#pragma setintsize mE
// Individual bit access constants
const char B0 = 0;
const char B1 = 1;
const char B2 = 2;
const char B3 = 3;
const char B4 = 4;
const char B5 = 5;
const char B6 = 6;
const char B7 = 7;
const char B8 = 8;
const char B9 = 9;
const char B10 = 10;
const char B11 = 11;
const char B12 = 12;
const char B13 = 13;
const char B14 = 14;
const char B15 = 15;
const char B16 = 16;
const char B17 = 17;
const char B18 = 18;
const char B19 = 19;
const char B20 = 20;
const char B21 = 21;
const char B22 = 22;
const char B23 = 23;
const char B24 = 24;
const char B25 = 25;
const char B26 = 26;
const char B27 = 27;
const char B28 = 28;
const char B29 = 29;
const char B30 = 30;
const char B31 = 31;

const unsigned long __FLASH_SIZE = 0x00040000;


// Interrupt Vector Table Constants

const IVT_INT_NMI                = 2;
const IVT_INT_Hard_Fault         = 3;
const IVT_INT_Mem_Manage_Fault   = 4;
const IVT_INT_Bus_Fault          = 5;
const IVT_INT_Usage_Fault        = 6;
const IVT_INT_Reserved7          = 7;
const IVT_INT_Reserved8          = 8;
const IVT_INT_Reserved9          = 9;
const IVT_INT_Reserved10         = 10;
const IVT_INT_SVCall             = 11;
const IVT_INT_DebugMonitor       = 12;
const IVT_INT_Reserved13         = 13;
const IVT_INT_PendableSrvReq     = 14;
const IVT_INT_SysTick            = 15;
const IVT_INT_DMA0_DMA16         = 16;
const IVT_INT_DMA1_DMA17         = 17;
const IVT_INT_DMA2_DMA18         = 18;
const IVT_INT_DMA3_DMA19         = 19;
const IVT_INT_DMA4_DMA20         = 20;
const IVT_INT_DMA5_DMA21         = 21;
const IVT_INT_DMA6_DMA22         = 22;
const IVT_INT_DMA7_DMA23         = 23;
const IVT_INT_DMA8_DMA24         = 24;
const IVT_INT_DMA9_DMA25         = 25;
const IVT_INT_DMA10_DMA26        = 26;
const IVT_INT_DMA11_DMA27        = 27;
const IVT_INT_DMA12_DMA28        = 28;
const IVT_INT_DMA13_DMA29        = 29;
const IVT_INT_DMA14_DMA30        = 30;
const IVT_INT_DMA15_DMA31        = 31;
const IVT_INT_DMA_Error          = 32;
const IVT_INT_MCM                = 33;
const IVT_INT_FTFA               = 34;
const IVT_INT_Read_Collision     = 35;
const IVT_INT_LVD_LVW            = 36;
const IVT_INT_LLWU               = 37;
const IVT_INT_WDOG_EWM           = 38;
const IVT_INT_TRNG0              = 39;
const IVT_INT_I2C0               = 40;
const IVT_INT_I2C1               = 41;
const IVT_INT_SPI0               = 42;
const IVT_INT_SPI1               = 43;
const IVT_INT_I2S0_Tx            = 44;
const IVT_INT_I2S0_Rx            = 45;
const IVT_INT_LPUART0            = 46;
const IVT_INT_LPUART1            = 47;
const IVT_INT_LPUART2            = 48;
const IVT_INT_LPUART3            = 49;
const IVT_INT_LPUART4            = 50;
const IVT_INT_Reserved51         = 51;
const IVT_INT_Reserved52         = 52;
const IVT_INT_EMVSIM0            = 53;
const IVT_INT_EMVSIM1            = 54;
const IVT_INT_ADC0               = 55;
const IVT_INT_CMP0               = 56;
const IVT_INT_CMP1               = 57;
const IVT_INT_FTM0               = 58;
const IVT_INT_FTM1               = 59;
const IVT_INT_FTM2               = 60;
const IVT_INT_CMT                = 61;
const IVT_INT_RTC                = 62;
const IVT_INT_RTC_Seconds        = 63;
const IVT_INT_PIT0CH0            = 64;
const IVT_INT_PIT0CH1            = 65;
const IVT_INT_PIT0CH2            = 66;
const IVT_INT_PIT0CH3            = 67;
const IVT_INT_PDB0               = 68;
const IVT_INT_USB0               = 69;
const IVT_INT_USBDCD             = 70;
const IVT_INT_Reserved71         = 71;
const IVT_INT_DAC0               = 72;
const IVT_INT_MCG                = 73;
const IVT_INT_LPTMR0_LPTMR1      = 74;
const IVT_INT_PORTA              = 75;
const IVT_INT_PORTB              = 76;
const IVT_INT_PORTC              = 77;
const IVT_INT_PORTD              = 78;
const IVT_INT_PORTE              = 79;
const IVT_INT_SWI                = 80;
const IVT_INT_SPI2               = 81;
const IVT_INT_Reserved82         = 82;
const IVT_INT_Reserved83         = 83;
const IVT_INT_Reserved84         = 84;
const IVT_INT_Reserved85         = 85;
const IVT_INT_FLEXIO0            = 86;
const IVT_INT_FTM3               = 87;
const IVT_INT_Reserved88         = 88;
const IVT_INT_Reserved89         = 89;
const IVT_INT_I2C2               = 90;
const IVT_INT_Reserved91         = 91;
const IVT_INT_Reserved92         = 92;
const IVT_INT_Reserved93         = 93;
const IVT_INT_Reserved94         = 94;
const IVT_INT_Reserved95         = 95;
const IVT_INT_Reserved96         = 96;
const IVT_INT_SDHC               = 97;
const IVT_INT_Reserved98         = 98;
const IVT_INT_Reserved99         = 99;
const IVT_INT_Reserved100        = 100;
const IVT_INT_Reserved101        = 101;
const IVT_INT_Reserved102        = 102;
const IVT_INT_TSI0               = 103;
const IVT_INT_TPM1               = 104;
const IVT_INT_TPM2               = 105;
const IVT_INT_Reserved106        = 106;
const IVT_INT_I2C3               = 107;
const IVT_INT_Reserved108        = 108;
const IVT_INT_Reserved109        = 109;
const IVT_INT_Reserved110        = 110;
const IVT_INT_Reserved111        = 111;
const IVT_INT_Reserved112        = 112;
const IVT_INT_Reserved113        = 113;
const IVT_INT_Reserved114        = 114;
const IVT_INT_Reserved115        = 115;
const IVT_INT_QuadSPI0           = 116;
const IVT_INT_Reserved117        = 117;
const IVT_INT_Reserved118        = 118;
const IVT_INT_Reserved119        = 119;
const IVT_INT_Reserved120        = 120;
const IVT_INT_Reserved121        = 121;
const IVT_INT_Reserved122        = 122;

const register unsigned long S0  = 0x0000;
const register unsigned long S1  = 0x0004;
const register unsigned long S2  = 0x0008;
const register unsigned long S3  = 0x000C;
const register unsigned long S4  = 0x0010;
const register unsigned long S5  = 0x0014;
const register unsigned long S6  = 0x0018;
const register unsigned long S7  = 0x001C;
const register unsigned long S8  = 0x0020;
const register unsigned long S9  = 0x0024;
const register unsigned long S10 = 0x0028;
const register unsigned long S11 = 0x002C;
const register unsigned long S12 = 0x0030;
const register unsigned long S13 = 0x0034;
const register unsigned long S14 = 0x0038;
const register unsigned long S15 = 0x003C;
const register unsigned long S16 = 0x0040;
const register unsigned long S17 = 0x0044;
const register unsigned long S18 = 0x0048;
const register unsigned long S19 = 0x004C;
const register unsigned long S20 = 0x0050;
const register unsigned long S21 = 0x0054;
const register unsigned long S22 = 0x0058;
const register unsigned long S23 = 0x005C;
const register unsigned long S24 = 0x0060;
const register unsigned long S25 = 0x0064;
const register unsigned long S26 = 0x0068;
const register unsigned long S27 = 0x006C;
const register unsigned long S28 = 0x0070;
const register unsigned long S29 = 0x0074;
const register unsigned long S30 = 0x0078;
const register unsigned long S31 = 0x007C;

const register unsigned long D0  = 0x0000;
const register unsigned long D1  = 0x0008;
const register unsigned long D2  = 0x0010;
const register unsigned long D3  = 0x0018;
const register unsigned long D4  = 0x0020;
const register unsigned long D5  = 0x0028;
const register unsigned long D6  = 0x0030;
const register unsigned long D7  = 0x0038;
const register unsigned long D8  = 0x0040;
const register unsigned long D9  = 0x0048;
const register unsigned long D10 = 0x0050;
const register unsigned long D11 = 0x0058;
const register unsigned long D12 = 0x0060;
const register unsigned long D13 = 0x0068;
const register unsigned long D14 = 0x0070;
const register unsigned long D15 = 0x0078;

// Working space registers
rx unsigned long R0  absolute 0x0000;
rx unsigned long R1  absolute 0x0004;
rx unsigned long R2  absolute 0x0008;
rx unsigned long R3  absolute 0x000C;
rx unsigned long R4  absolute 0x0010;
rx unsigned long R5  absolute 0x0014;
rx unsigned long R6  absolute 0x0018;
rx unsigned long R7  absolute 0x001C;
rx unsigned long R8  absolute 0x0020;
rx unsigned long R9  absolute 0x0024;
rx unsigned long R10 absolute 0x0028;
rx unsigned long R11 absolute 0x002C;
rx unsigned long R12 absolute 0x0030;
rx unsigned long R13 absolute 0x0034;
rx unsigned long R14 absolute 0x0038;
rx unsigned long R15 absolute 0x003C;

rx unsigned long SP  absolute 0x0034;
rx unsigned long LR  absolute 0x0038;
rx unsigned long PC  absolute 0x003C;

const unsigned short ICS_AUTO                  =     0;
const unsigned short ICS_OFF                   =     3;

// Special function registers (SFRs)
sfr unsigned long   volatile AIPS0_MPRA           absolute 0x40000000;
    const register unsigned short int MPL4 = 12;
    sbit  MPL4_bit at AIPS0_MPRA.B12;
    const register unsigned short int MTW4 = 13;
    sbit  MTW4_bit at AIPS0_MPRA.B13;
    const register unsigned short int MTR4 = 14;
    sbit  MTR4_bit at AIPS0_MPRA.B14;
    const register unsigned short int MPL3 = 16;
    sbit  MPL3_bit at AIPS0_MPRA.B16;
    const register unsigned short int MTW3 = 17;
    sbit  MTW3_bit at AIPS0_MPRA.B17;
    const register unsigned short int MTR3 = 18;
    sbit  MTR3_bit at AIPS0_MPRA.B18;
    const register unsigned short int MPL2 = 20;
    sbit  MPL2_bit at AIPS0_MPRA.B20;
    const register unsigned short int MTW2 = 21;
    sbit  MTW2_bit at AIPS0_MPRA.B21;
    const register unsigned short int MTR2 = 22;
    sbit  MTR2_bit at AIPS0_MPRA.B22;
    const register unsigned short int MPL1 = 24;
    sbit  MPL1_bit at AIPS0_MPRA.B24;
    const register unsigned short int MTW1 = 25;
    sbit  MTW1_bit at AIPS0_MPRA.B25;
    const register unsigned short int MTR1 = 26;
    sbit  MTR1_bit at AIPS0_MPRA.B26;
    const register unsigned short int MPL0 = 28;
    sbit  MPL0_bit at AIPS0_MPRA.B28;
    const register unsigned short int MTW0 = 29;
    sbit  MTW0_bit at AIPS0_MPRA.B29;
    const register unsigned short int MTR0 = 30;
    sbit  MTR0_bit at AIPS0_MPRA.B30;

sfr unsigned long   volatile AIPS0_PACRA          absolute 0x40000020;
    const register unsigned short int TP7 = 0;
    sbit  TP7_bit at AIPS0_PACRA.B0;
    const register unsigned short int WP7 = 1;
    sbit  WP7_bit at AIPS0_PACRA.B1;
    const register unsigned short int SP7 = 2;
    sbit  SP7_bit at AIPS0_PACRA.B2;
    const register unsigned short int TP6 = 4;
    sbit  TP6_bit at AIPS0_PACRA.B4;
    const register unsigned short int WP6 = 5;
    sbit  WP6_bit at AIPS0_PACRA.B5;
    const register unsigned short int SP6 = 6;
    sbit  SP6_bit at AIPS0_PACRA.B6;
    const register unsigned short int TP5 = 8;
    sbit  TP5_bit at AIPS0_PACRA.B8;
    const register unsigned short int WP5 = 9;
    sbit  WP5_bit at AIPS0_PACRA.B9;
    const register unsigned short int SP5 = 10;
    sbit  SP5_bit at AIPS0_PACRA.B10;
    const register unsigned short int TP4 = 12;
    sbit  TP4_bit at AIPS0_PACRA.B12;
    const register unsigned short int WP4 = 13;
    sbit  WP4_bit at AIPS0_PACRA.B13;
    const register unsigned short int SP4 = 14;
    sbit  SP4_bit at AIPS0_PACRA.B14;
    const register unsigned short int TP3 = 16;
    sbit  TP3_bit at AIPS0_PACRA.B16;
    const register unsigned short int WP3 = 17;
    sbit  WP3_bit at AIPS0_PACRA.B17;
    const register unsigned short int SP3 = 18;
    sbit  SP3_bit at AIPS0_PACRA.B18;
    const register unsigned short int TP2 = 20;
    sbit  TP2_bit at AIPS0_PACRA.B20;
    const register unsigned short int WP2 = 21;
    sbit  WP2_bit at AIPS0_PACRA.B21;
    const register unsigned short int SP2 = 22;
    sbit  SP2_bit at AIPS0_PACRA.B22;
    const register unsigned short int TP1 = 24;
    sbit  TP1_bit at AIPS0_PACRA.B24;
    const register unsigned short int WP1 = 25;
    sbit  WP1_bit at AIPS0_PACRA.B25;
    const register unsigned short int SP1 = 26;
    sbit  SP1_bit at AIPS0_PACRA.B26;
    const register unsigned short int TP0 = 28;
    sbit  TP0_bit at AIPS0_PACRA.B28;
    const register unsigned short int WP0 = 29;
    sbit  WP0_bit at AIPS0_PACRA.B29;
    const register unsigned short int SP0 = 30;
    sbit  SP0_bit at AIPS0_PACRA.B30;

sfr unsigned long   volatile AIPS0_PACRB          absolute 0x40000024;
    sbit  TP7_AIPS0_PACRB_bit at AIPS0_PACRB.B0;
    sbit  WP7_AIPS0_PACRB_bit at AIPS0_PACRB.B1;
    sbit  SP7_AIPS0_PACRB_bit at AIPS0_PACRB.B2;
    sbit  TP6_AIPS0_PACRB_bit at AIPS0_PACRB.B4;
    sbit  WP6_AIPS0_PACRB_bit at AIPS0_PACRB.B5;
    sbit  SP6_AIPS0_PACRB_bit at AIPS0_PACRB.B6;
    sbit  TP5_AIPS0_PACRB_bit at AIPS0_PACRB.B8;
    sbit  WP5_AIPS0_PACRB_bit at AIPS0_PACRB.B9;
    sbit  SP5_AIPS0_PACRB_bit at AIPS0_PACRB.B10;
    sbit  TP4_AIPS0_PACRB_bit at AIPS0_PACRB.B12;
    sbit  WP4_AIPS0_PACRB_bit at AIPS0_PACRB.B13;
    sbit  SP4_AIPS0_PACRB_bit at AIPS0_PACRB.B14;
    sbit  TP3_AIPS0_PACRB_bit at AIPS0_PACRB.B16;
    sbit  WP3_AIPS0_PACRB_bit at AIPS0_PACRB.B17;
    sbit  SP3_AIPS0_PACRB_bit at AIPS0_PACRB.B18;
    sbit  TP2_AIPS0_PACRB_bit at AIPS0_PACRB.B20;
    sbit  WP2_AIPS0_PACRB_bit at AIPS0_PACRB.B21;
    sbit  SP2_AIPS0_PACRB_bit at AIPS0_PACRB.B22;
    sbit  TP1_AIPS0_PACRB_bit at AIPS0_PACRB.B24;
    sbit  WP1_AIPS0_PACRB_bit at AIPS0_PACRB.B25;
    sbit  SP1_AIPS0_PACRB_bit at AIPS0_PACRB.B26;
    sbit  TP0_AIPS0_PACRB_bit at AIPS0_PACRB.B28;
    sbit  WP0_AIPS0_PACRB_bit at AIPS0_PACRB.B29;
    sbit  SP0_AIPS0_PACRB_bit at AIPS0_PACRB.B30;

sfr unsigned long   volatile AIPS0_PACRC          absolute 0x40000028;
    sbit  TP7_AIPS0_PACRC_bit at AIPS0_PACRC.B0;
    sbit  WP7_AIPS0_PACRC_bit at AIPS0_PACRC.B1;
    sbit  SP7_AIPS0_PACRC_bit at AIPS0_PACRC.B2;
    sbit  TP6_AIPS0_PACRC_bit at AIPS0_PACRC.B4;
    sbit  WP6_AIPS0_PACRC_bit at AIPS0_PACRC.B5;
    sbit  SP6_AIPS0_PACRC_bit at AIPS0_PACRC.B6;
    sbit  TP5_AIPS0_PACRC_bit at AIPS0_PACRC.B8;
    sbit  WP5_AIPS0_PACRC_bit at AIPS0_PACRC.B9;
    sbit  SP5_AIPS0_PACRC_bit at AIPS0_PACRC.B10;
    sbit  TP4_AIPS0_PACRC_bit at AIPS0_PACRC.B12;
    sbit  WP4_AIPS0_PACRC_bit at AIPS0_PACRC.B13;
    sbit  SP4_AIPS0_PACRC_bit at AIPS0_PACRC.B14;
    sbit  TP3_AIPS0_PACRC_bit at AIPS0_PACRC.B16;
    sbit  WP3_AIPS0_PACRC_bit at AIPS0_PACRC.B17;
    sbit  SP3_AIPS0_PACRC_bit at AIPS0_PACRC.B18;
    sbit  TP2_AIPS0_PACRC_bit at AIPS0_PACRC.B20;
    sbit  WP2_AIPS0_PACRC_bit at AIPS0_PACRC.B21;
    sbit  SP2_AIPS0_PACRC_bit at AIPS0_PACRC.B22;
    sbit  TP1_AIPS0_PACRC_bit at AIPS0_PACRC.B24;
    sbit  WP1_AIPS0_PACRC_bit at AIPS0_PACRC.B25;
    sbit  SP1_AIPS0_PACRC_bit at AIPS0_PACRC.B26;
    sbit  TP0_AIPS0_PACRC_bit at AIPS0_PACRC.B28;
    sbit  WP0_AIPS0_PACRC_bit at AIPS0_PACRC.B29;
    sbit  SP0_AIPS0_PACRC_bit at AIPS0_PACRC.B30;

sfr unsigned long   volatile AIPS0_PACRD          absolute 0x4000002C;
    sbit  TP7_AIPS0_PACRD_bit at AIPS0_PACRD.B0;
    sbit  WP7_AIPS0_PACRD_bit at AIPS0_PACRD.B1;
    sbit  SP7_AIPS0_PACRD_bit at AIPS0_PACRD.B2;
    sbit  TP6_AIPS0_PACRD_bit at AIPS0_PACRD.B4;
    sbit  WP6_AIPS0_PACRD_bit at AIPS0_PACRD.B5;
    sbit  SP6_AIPS0_PACRD_bit at AIPS0_PACRD.B6;
    sbit  TP5_AIPS0_PACRD_bit at AIPS0_PACRD.B8;
    sbit  WP5_AIPS0_PACRD_bit at AIPS0_PACRD.B9;
    sbit  SP5_AIPS0_PACRD_bit at AIPS0_PACRD.B10;
    sbit  TP4_AIPS0_PACRD_bit at AIPS0_PACRD.B12;
    sbit  WP4_AIPS0_PACRD_bit at AIPS0_PACRD.B13;
    sbit  SP4_AIPS0_PACRD_bit at AIPS0_PACRD.B14;
    sbit  TP3_AIPS0_PACRD_bit at AIPS0_PACRD.B16;
    sbit  WP3_AIPS0_PACRD_bit at AIPS0_PACRD.B17;
    sbit  SP3_AIPS0_PACRD_bit at AIPS0_PACRD.B18;
    sbit  TP2_AIPS0_PACRD_bit at AIPS0_PACRD.B20;
    sbit  WP2_AIPS0_PACRD_bit at AIPS0_PACRD.B21;
    sbit  SP2_AIPS0_PACRD_bit at AIPS0_PACRD.B22;
    sbit  TP1_AIPS0_PACRD_bit at AIPS0_PACRD.B24;
    sbit  WP1_AIPS0_PACRD_bit at AIPS0_PACRD.B25;
    sbit  SP1_AIPS0_PACRD_bit at AIPS0_PACRD.B26;
    sbit  TP0_AIPS0_PACRD_bit at AIPS0_PACRD.B28;
    sbit  WP0_AIPS0_PACRD_bit at AIPS0_PACRD.B29;
    sbit  SP0_AIPS0_PACRD_bit at AIPS0_PACRD.B30;

sfr unsigned long   volatile AIPS0_PACRE          absolute 0x40000040;
    sbit  TP7_AIPS0_PACRE_bit at AIPS0_PACRE.B0;
    sbit  WP7_AIPS0_PACRE_bit at AIPS0_PACRE.B1;
    sbit  SP7_AIPS0_PACRE_bit at AIPS0_PACRE.B2;
    sbit  TP6_AIPS0_PACRE_bit at AIPS0_PACRE.B4;
    sbit  WP6_AIPS0_PACRE_bit at AIPS0_PACRE.B5;
    sbit  SP6_AIPS0_PACRE_bit at AIPS0_PACRE.B6;
    sbit  TP5_AIPS0_PACRE_bit at AIPS0_PACRE.B8;
    sbit  WP5_AIPS0_PACRE_bit at AIPS0_PACRE.B9;
    sbit  SP5_AIPS0_PACRE_bit at AIPS0_PACRE.B10;
    sbit  TP4_AIPS0_PACRE_bit at AIPS0_PACRE.B12;
    sbit  WP4_AIPS0_PACRE_bit at AIPS0_PACRE.B13;
    sbit  SP4_AIPS0_PACRE_bit at AIPS0_PACRE.B14;
    sbit  TP3_AIPS0_PACRE_bit at AIPS0_PACRE.B16;
    sbit  WP3_AIPS0_PACRE_bit at AIPS0_PACRE.B17;
    sbit  SP3_AIPS0_PACRE_bit at AIPS0_PACRE.B18;
    sbit  TP2_AIPS0_PACRE_bit at AIPS0_PACRE.B20;
    sbit  WP2_AIPS0_PACRE_bit at AIPS0_PACRE.B21;
    sbit  SP2_AIPS0_PACRE_bit at AIPS0_PACRE.B22;
    sbit  TP1_AIPS0_PACRE_bit at AIPS0_PACRE.B24;
    sbit  WP1_AIPS0_PACRE_bit at AIPS0_PACRE.B25;
    sbit  SP1_AIPS0_PACRE_bit at AIPS0_PACRE.B26;
    sbit  TP0_AIPS0_PACRE_bit at AIPS0_PACRE.B28;
    sbit  WP0_AIPS0_PACRE_bit at AIPS0_PACRE.B29;
    sbit  SP0_AIPS0_PACRE_bit at AIPS0_PACRE.B30;

sfr unsigned long   volatile AIPS0_PACRF          absolute 0x40000044;
    sbit  TP7_AIPS0_PACRF_bit at AIPS0_PACRF.B0;
    sbit  WP7_AIPS0_PACRF_bit at AIPS0_PACRF.B1;
    sbit  SP7_AIPS0_PACRF_bit at AIPS0_PACRF.B2;
    sbit  TP6_AIPS0_PACRF_bit at AIPS0_PACRF.B4;
    sbit  WP6_AIPS0_PACRF_bit at AIPS0_PACRF.B5;
    sbit  SP6_AIPS0_PACRF_bit at AIPS0_PACRF.B6;
    sbit  TP5_AIPS0_PACRF_bit at AIPS0_PACRF.B8;
    sbit  WP5_AIPS0_PACRF_bit at AIPS0_PACRF.B9;
    sbit  SP5_AIPS0_PACRF_bit at AIPS0_PACRF.B10;
    sbit  TP4_AIPS0_PACRF_bit at AIPS0_PACRF.B12;
    sbit  WP4_AIPS0_PACRF_bit at AIPS0_PACRF.B13;
    sbit  SP4_AIPS0_PACRF_bit at AIPS0_PACRF.B14;
    sbit  TP3_AIPS0_PACRF_bit at AIPS0_PACRF.B16;
    sbit  WP3_AIPS0_PACRF_bit at AIPS0_PACRF.B17;
    sbit  SP3_AIPS0_PACRF_bit at AIPS0_PACRF.B18;
    sbit  TP2_AIPS0_PACRF_bit at AIPS0_PACRF.B20;
    sbit  WP2_AIPS0_PACRF_bit at AIPS0_PACRF.B21;
    sbit  SP2_AIPS0_PACRF_bit at AIPS0_PACRF.B22;
    sbit  TP1_AIPS0_PACRF_bit at AIPS0_PACRF.B24;
    sbit  WP1_AIPS0_PACRF_bit at AIPS0_PACRF.B25;
    sbit  SP1_AIPS0_PACRF_bit at AIPS0_PACRF.B26;
    sbit  TP0_AIPS0_PACRF_bit at AIPS0_PACRF.B28;
    sbit  WP0_AIPS0_PACRF_bit at AIPS0_PACRF.B29;
    sbit  SP0_AIPS0_PACRF_bit at AIPS0_PACRF.B30;

sfr unsigned long   volatile AIPS0_PACRG          absolute 0x40000048;
    sbit  TP7_AIPS0_PACRG_bit at AIPS0_PACRG.B0;
    sbit  WP7_AIPS0_PACRG_bit at AIPS0_PACRG.B1;
    sbit  SP7_AIPS0_PACRG_bit at AIPS0_PACRG.B2;
    sbit  TP6_AIPS0_PACRG_bit at AIPS0_PACRG.B4;
    sbit  WP6_AIPS0_PACRG_bit at AIPS0_PACRG.B5;
    sbit  SP6_AIPS0_PACRG_bit at AIPS0_PACRG.B6;
    sbit  TP5_AIPS0_PACRG_bit at AIPS0_PACRG.B8;
    sbit  WP5_AIPS0_PACRG_bit at AIPS0_PACRG.B9;
    sbit  SP5_AIPS0_PACRG_bit at AIPS0_PACRG.B10;
    sbit  TP4_AIPS0_PACRG_bit at AIPS0_PACRG.B12;
    sbit  WP4_AIPS0_PACRG_bit at AIPS0_PACRG.B13;
    sbit  SP4_AIPS0_PACRG_bit at AIPS0_PACRG.B14;
    sbit  TP3_AIPS0_PACRG_bit at AIPS0_PACRG.B16;
    sbit  WP3_AIPS0_PACRG_bit at AIPS0_PACRG.B17;
    sbit  SP3_AIPS0_PACRG_bit at AIPS0_PACRG.B18;
    sbit  TP2_AIPS0_PACRG_bit at AIPS0_PACRG.B20;
    sbit  WP2_AIPS0_PACRG_bit at AIPS0_PACRG.B21;
    sbit  SP2_AIPS0_PACRG_bit at AIPS0_PACRG.B22;
    sbit  TP1_AIPS0_PACRG_bit at AIPS0_PACRG.B24;
    sbit  WP1_AIPS0_PACRG_bit at AIPS0_PACRG.B25;
    sbit  SP1_AIPS0_PACRG_bit at AIPS0_PACRG.B26;
    sbit  TP0_AIPS0_PACRG_bit at AIPS0_PACRG.B28;
    sbit  WP0_AIPS0_PACRG_bit at AIPS0_PACRG.B29;
    sbit  SP0_AIPS0_PACRG_bit at AIPS0_PACRG.B30;

sfr unsigned long   volatile AIPS0_PACRH          absolute 0x4000004C;
    sbit  TP7_AIPS0_PACRH_bit at AIPS0_PACRH.B0;
    sbit  WP7_AIPS0_PACRH_bit at AIPS0_PACRH.B1;
    sbit  SP7_AIPS0_PACRH_bit at AIPS0_PACRH.B2;
    sbit  TP6_AIPS0_PACRH_bit at AIPS0_PACRH.B4;
    sbit  WP6_AIPS0_PACRH_bit at AIPS0_PACRH.B5;
    sbit  SP6_AIPS0_PACRH_bit at AIPS0_PACRH.B6;
    sbit  TP5_AIPS0_PACRH_bit at AIPS0_PACRH.B8;
    sbit  WP5_AIPS0_PACRH_bit at AIPS0_PACRH.B9;
    sbit  SP5_AIPS0_PACRH_bit at AIPS0_PACRH.B10;
    sbit  TP4_AIPS0_PACRH_bit at AIPS0_PACRH.B12;
    sbit  WP4_AIPS0_PACRH_bit at AIPS0_PACRH.B13;
    sbit  SP4_AIPS0_PACRH_bit at AIPS0_PACRH.B14;
    sbit  TP3_AIPS0_PACRH_bit at AIPS0_PACRH.B16;
    sbit  WP3_AIPS0_PACRH_bit at AIPS0_PACRH.B17;
    sbit  SP3_AIPS0_PACRH_bit at AIPS0_PACRH.B18;
    sbit  TP2_AIPS0_PACRH_bit at AIPS0_PACRH.B20;
    sbit  WP2_AIPS0_PACRH_bit at AIPS0_PACRH.B21;
    sbit  SP2_AIPS0_PACRH_bit at AIPS0_PACRH.B22;
    sbit  TP1_AIPS0_PACRH_bit at AIPS0_PACRH.B24;
    sbit  WP1_AIPS0_PACRH_bit at AIPS0_PACRH.B25;
    sbit  SP1_AIPS0_PACRH_bit at AIPS0_PACRH.B26;
    sbit  TP0_AIPS0_PACRH_bit at AIPS0_PACRH.B28;
    sbit  WP0_AIPS0_PACRH_bit at AIPS0_PACRH.B29;
    sbit  SP0_AIPS0_PACRH_bit at AIPS0_PACRH.B30;

sfr unsigned long   volatile AIPS0_PACRI          absolute 0x40000050;
    sbit  TP7_AIPS0_PACRI_bit at AIPS0_PACRI.B0;
    sbit  WP7_AIPS0_PACRI_bit at AIPS0_PACRI.B1;
    sbit  SP7_AIPS0_PACRI_bit at AIPS0_PACRI.B2;
    sbit  TP6_AIPS0_PACRI_bit at AIPS0_PACRI.B4;
    sbit  WP6_AIPS0_PACRI_bit at AIPS0_PACRI.B5;
    sbit  SP6_AIPS0_PACRI_bit at AIPS0_PACRI.B6;
    sbit  TP5_AIPS0_PACRI_bit at AIPS0_PACRI.B8;
    sbit  WP5_AIPS0_PACRI_bit at AIPS0_PACRI.B9;
    sbit  SP5_AIPS0_PACRI_bit at AIPS0_PACRI.B10;
    sbit  TP4_AIPS0_PACRI_bit at AIPS0_PACRI.B12;
    sbit  WP4_AIPS0_PACRI_bit at AIPS0_PACRI.B13;
    sbit  SP4_AIPS0_PACRI_bit at AIPS0_PACRI.B14;
    sbit  TP3_AIPS0_PACRI_bit at AIPS0_PACRI.B16;
    sbit  WP3_AIPS0_PACRI_bit at AIPS0_PACRI.B17;
    sbit  SP3_AIPS0_PACRI_bit at AIPS0_PACRI.B18;
    sbit  TP2_AIPS0_PACRI_bit at AIPS0_PACRI.B20;
    sbit  WP2_AIPS0_PACRI_bit at AIPS0_PACRI.B21;
    sbit  SP2_AIPS0_PACRI_bit at AIPS0_PACRI.B22;
    sbit  TP1_AIPS0_PACRI_bit at AIPS0_PACRI.B24;
    sbit  WP1_AIPS0_PACRI_bit at AIPS0_PACRI.B25;
    sbit  SP1_AIPS0_PACRI_bit at AIPS0_PACRI.B26;
    sbit  TP0_AIPS0_PACRI_bit at AIPS0_PACRI.B28;
    sbit  WP0_AIPS0_PACRI_bit at AIPS0_PACRI.B29;
    sbit  SP0_AIPS0_PACRI_bit at AIPS0_PACRI.B30;

sfr unsigned long   volatile AIPS0_PACRJ          absolute 0x40000054;
    sbit  TP7_AIPS0_PACRJ_bit at AIPS0_PACRJ.B0;
    sbit  WP7_AIPS0_PACRJ_bit at AIPS0_PACRJ.B1;
    sbit  SP7_AIPS0_PACRJ_bit at AIPS0_PACRJ.B2;
    sbit  TP6_AIPS0_PACRJ_bit at AIPS0_PACRJ.B4;
    sbit  WP6_AIPS0_PACRJ_bit at AIPS0_PACRJ.B5;
    sbit  SP6_AIPS0_PACRJ_bit at AIPS0_PACRJ.B6;
    sbit  TP5_AIPS0_PACRJ_bit at AIPS0_PACRJ.B8;
    sbit  WP5_AIPS0_PACRJ_bit at AIPS0_PACRJ.B9;
    sbit  SP5_AIPS0_PACRJ_bit at AIPS0_PACRJ.B10;
    sbit  TP4_AIPS0_PACRJ_bit at AIPS0_PACRJ.B12;
    sbit  WP4_AIPS0_PACRJ_bit at AIPS0_PACRJ.B13;
    sbit  SP4_AIPS0_PACRJ_bit at AIPS0_PACRJ.B14;
    sbit  TP3_AIPS0_PACRJ_bit at AIPS0_PACRJ.B16;
    sbit  WP3_AIPS0_PACRJ_bit at AIPS0_PACRJ.B17;
    sbit  SP3_AIPS0_PACRJ_bit at AIPS0_PACRJ.B18;
    sbit  TP2_AIPS0_PACRJ_bit at AIPS0_PACRJ.B20;
    sbit  WP2_AIPS0_PACRJ_bit at AIPS0_PACRJ.B21;
    sbit  SP2_AIPS0_PACRJ_bit at AIPS0_PACRJ.B22;
    sbit  TP1_AIPS0_PACRJ_bit at AIPS0_PACRJ.B24;
    sbit  WP1_AIPS0_PACRJ_bit at AIPS0_PACRJ.B25;
    sbit  SP1_AIPS0_PACRJ_bit at AIPS0_PACRJ.B26;
    sbit  TP0_AIPS0_PACRJ_bit at AIPS0_PACRJ.B28;
    sbit  WP0_AIPS0_PACRJ_bit at AIPS0_PACRJ.B29;
    sbit  SP0_AIPS0_PACRJ_bit at AIPS0_PACRJ.B30;

sfr unsigned long   volatile AIPS0_PACRK          absolute 0x40000058;
    sbit  TP7_AIPS0_PACRK_bit at AIPS0_PACRK.B0;
    sbit  WP7_AIPS0_PACRK_bit at AIPS0_PACRK.B1;
    sbit  SP7_AIPS0_PACRK_bit at AIPS0_PACRK.B2;
    sbit  TP6_AIPS0_PACRK_bit at AIPS0_PACRK.B4;
    sbit  WP6_AIPS0_PACRK_bit at AIPS0_PACRK.B5;
    sbit  SP6_AIPS0_PACRK_bit at AIPS0_PACRK.B6;
    sbit  TP5_AIPS0_PACRK_bit at AIPS0_PACRK.B8;
    sbit  WP5_AIPS0_PACRK_bit at AIPS0_PACRK.B9;
    sbit  SP5_AIPS0_PACRK_bit at AIPS0_PACRK.B10;
    sbit  TP4_AIPS0_PACRK_bit at AIPS0_PACRK.B12;
    sbit  WP4_AIPS0_PACRK_bit at AIPS0_PACRK.B13;
    sbit  SP4_AIPS0_PACRK_bit at AIPS0_PACRK.B14;
    sbit  TP3_AIPS0_PACRK_bit at AIPS0_PACRK.B16;
    sbit  WP3_AIPS0_PACRK_bit at AIPS0_PACRK.B17;
    sbit  SP3_AIPS0_PACRK_bit at AIPS0_PACRK.B18;
    sbit  TP2_AIPS0_PACRK_bit at AIPS0_PACRK.B20;
    sbit  WP2_AIPS0_PACRK_bit at AIPS0_PACRK.B21;
    sbit  SP2_AIPS0_PACRK_bit at AIPS0_PACRK.B22;
    sbit  TP1_AIPS0_PACRK_bit at AIPS0_PACRK.B24;
    sbit  WP1_AIPS0_PACRK_bit at AIPS0_PACRK.B25;
    sbit  SP1_AIPS0_PACRK_bit at AIPS0_PACRK.B26;
    sbit  TP0_AIPS0_PACRK_bit at AIPS0_PACRK.B28;
    sbit  WP0_AIPS0_PACRK_bit at AIPS0_PACRK.B29;
    sbit  SP0_AIPS0_PACRK_bit at AIPS0_PACRK.B30;

sfr unsigned long   volatile AIPS0_PACRL          absolute 0x4000005C;
    sbit  TP7_AIPS0_PACRL_bit at AIPS0_PACRL.B0;
    sbit  WP7_AIPS0_PACRL_bit at AIPS0_PACRL.B1;
    sbit  SP7_AIPS0_PACRL_bit at AIPS0_PACRL.B2;
    sbit  TP6_AIPS0_PACRL_bit at AIPS0_PACRL.B4;
    sbit  WP6_AIPS0_PACRL_bit at AIPS0_PACRL.B5;
    sbit  SP6_AIPS0_PACRL_bit at AIPS0_PACRL.B6;
    sbit  TP5_AIPS0_PACRL_bit at AIPS0_PACRL.B8;
    sbit  WP5_AIPS0_PACRL_bit at AIPS0_PACRL.B9;
    sbit  SP5_AIPS0_PACRL_bit at AIPS0_PACRL.B10;
    sbit  TP4_AIPS0_PACRL_bit at AIPS0_PACRL.B12;
    sbit  WP4_AIPS0_PACRL_bit at AIPS0_PACRL.B13;
    sbit  SP4_AIPS0_PACRL_bit at AIPS0_PACRL.B14;
    sbit  TP3_AIPS0_PACRL_bit at AIPS0_PACRL.B16;
    sbit  WP3_AIPS0_PACRL_bit at AIPS0_PACRL.B17;
    sbit  SP3_AIPS0_PACRL_bit at AIPS0_PACRL.B18;
    sbit  TP2_AIPS0_PACRL_bit at AIPS0_PACRL.B20;
    sbit  WP2_AIPS0_PACRL_bit at AIPS0_PACRL.B21;
    sbit  SP2_AIPS0_PACRL_bit at AIPS0_PACRL.B22;
    sbit  TP1_AIPS0_PACRL_bit at AIPS0_PACRL.B24;
    sbit  WP1_AIPS0_PACRL_bit at AIPS0_PACRL.B25;
    sbit  SP1_AIPS0_PACRL_bit at AIPS0_PACRL.B26;
    sbit  TP0_AIPS0_PACRL_bit at AIPS0_PACRL.B28;
    sbit  WP0_AIPS0_PACRL_bit at AIPS0_PACRL.B29;
    sbit  SP0_AIPS0_PACRL_bit at AIPS0_PACRL.B30;

sfr unsigned long   volatile AIPS0_PACRM          absolute 0x40000060;
    sbit  TP7_AIPS0_PACRM_bit at AIPS0_PACRM.B0;
    sbit  WP7_AIPS0_PACRM_bit at AIPS0_PACRM.B1;
    sbit  SP7_AIPS0_PACRM_bit at AIPS0_PACRM.B2;
    sbit  TP6_AIPS0_PACRM_bit at AIPS0_PACRM.B4;
    sbit  WP6_AIPS0_PACRM_bit at AIPS0_PACRM.B5;
    sbit  SP6_AIPS0_PACRM_bit at AIPS0_PACRM.B6;
    sbit  TP5_AIPS0_PACRM_bit at AIPS0_PACRM.B8;
    sbit  WP5_AIPS0_PACRM_bit at AIPS0_PACRM.B9;
    sbit  SP5_AIPS0_PACRM_bit at AIPS0_PACRM.B10;
    sbit  TP4_AIPS0_PACRM_bit at AIPS0_PACRM.B12;
    sbit  WP4_AIPS0_PACRM_bit at AIPS0_PACRM.B13;
    sbit  SP4_AIPS0_PACRM_bit at AIPS0_PACRM.B14;
    sbit  TP3_AIPS0_PACRM_bit at AIPS0_PACRM.B16;
    sbit  WP3_AIPS0_PACRM_bit at AIPS0_PACRM.B17;
    sbit  SP3_AIPS0_PACRM_bit at AIPS0_PACRM.B18;
    sbit  TP2_AIPS0_PACRM_bit at AIPS0_PACRM.B20;
    sbit  WP2_AIPS0_PACRM_bit at AIPS0_PACRM.B21;
    sbit  SP2_AIPS0_PACRM_bit at AIPS0_PACRM.B22;
    sbit  TP1_AIPS0_PACRM_bit at AIPS0_PACRM.B24;
    sbit  WP1_AIPS0_PACRM_bit at AIPS0_PACRM.B25;
    sbit  SP1_AIPS0_PACRM_bit at AIPS0_PACRM.B26;
    sbit  TP0_AIPS0_PACRM_bit at AIPS0_PACRM.B28;
    sbit  WP0_AIPS0_PACRM_bit at AIPS0_PACRM.B29;
    sbit  SP0_AIPS0_PACRM_bit at AIPS0_PACRM.B30;

sfr unsigned long   volatile AIPS0_PACRN          absolute 0x40000064;
    sbit  TP7_AIPS0_PACRN_bit at AIPS0_PACRN.B0;
    sbit  WP7_AIPS0_PACRN_bit at AIPS0_PACRN.B1;
    sbit  SP7_AIPS0_PACRN_bit at AIPS0_PACRN.B2;
    sbit  TP6_AIPS0_PACRN_bit at AIPS0_PACRN.B4;
    sbit  WP6_AIPS0_PACRN_bit at AIPS0_PACRN.B5;
    sbit  SP6_AIPS0_PACRN_bit at AIPS0_PACRN.B6;
    sbit  TP5_AIPS0_PACRN_bit at AIPS0_PACRN.B8;
    sbit  WP5_AIPS0_PACRN_bit at AIPS0_PACRN.B9;
    sbit  SP5_AIPS0_PACRN_bit at AIPS0_PACRN.B10;
    sbit  TP4_AIPS0_PACRN_bit at AIPS0_PACRN.B12;
    sbit  WP4_AIPS0_PACRN_bit at AIPS0_PACRN.B13;
    sbit  SP4_AIPS0_PACRN_bit at AIPS0_PACRN.B14;
    sbit  TP3_AIPS0_PACRN_bit at AIPS0_PACRN.B16;
    sbit  WP3_AIPS0_PACRN_bit at AIPS0_PACRN.B17;
    sbit  SP3_AIPS0_PACRN_bit at AIPS0_PACRN.B18;
    sbit  TP2_AIPS0_PACRN_bit at AIPS0_PACRN.B20;
    sbit  WP2_AIPS0_PACRN_bit at AIPS0_PACRN.B21;
    sbit  SP2_AIPS0_PACRN_bit at AIPS0_PACRN.B22;
    sbit  TP1_AIPS0_PACRN_bit at AIPS0_PACRN.B24;
    sbit  WP1_AIPS0_PACRN_bit at AIPS0_PACRN.B25;
    sbit  SP1_AIPS0_PACRN_bit at AIPS0_PACRN.B26;
    sbit  TP0_AIPS0_PACRN_bit at AIPS0_PACRN.B28;
    sbit  WP0_AIPS0_PACRN_bit at AIPS0_PACRN.B29;
    sbit  SP0_AIPS0_PACRN_bit at AIPS0_PACRN.B30;

sfr unsigned long   volatile AIPS0_PACRO          absolute 0x40000068;
    sbit  TP7_AIPS0_PACRO_bit at AIPS0_PACRO.B0;
    sbit  WP7_AIPS0_PACRO_bit at AIPS0_PACRO.B1;
    sbit  SP7_AIPS0_PACRO_bit at AIPS0_PACRO.B2;
    sbit  TP6_AIPS0_PACRO_bit at AIPS0_PACRO.B4;
    sbit  WP6_AIPS0_PACRO_bit at AIPS0_PACRO.B5;
    sbit  SP6_AIPS0_PACRO_bit at AIPS0_PACRO.B6;
    sbit  TP5_AIPS0_PACRO_bit at AIPS0_PACRO.B8;
    sbit  WP5_AIPS0_PACRO_bit at AIPS0_PACRO.B9;
    sbit  SP5_AIPS0_PACRO_bit at AIPS0_PACRO.B10;
    sbit  TP4_AIPS0_PACRO_bit at AIPS0_PACRO.B12;
    sbit  WP4_AIPS0_PACRO_bit at AIPS0_PACRO.B13;
    sbit  SP4_AIPS0_PACRO_bit at AIPS0_PACRO.B14;
    sbit  TP3_AIPS0_PACRO_bit at AIPS0_PACRO.B16;
    sbit  WP3_AIPS0_PACRO_bit at AIPS0_PACRO.B17;
    sbit  SP3_AIPS0_PACRO_bit at AIPS0_PACRO.B18;
    sbit  TP2_AIPS0_PACRO_bit at AIPS0_PACRO.B20;
    sbit  WP2_AIPS0_PACRO_bit at AIPS0_PACRO.B21;
    sbit  SP2_AIPS0_PACRO_bit at AIPS0_PACRO.B22;
    sbit  TP1_AIPS0_PACRO_bit at AIPS0_PACRO.B24;
    sbit  WP1_AIPS0_PACRO_bit at AIPS0_PACRO.B25;
    sbit  SP1_AIPS0_PACRO_bit at AIPS0_PACRO.B26;
    sbit  TP0_AIPS0_PACRO_bit at AIPS0_PACRO.B28;
    sbit  WP0_AIPS0_PACRO_bit at AIPS0_PACRO.B29;
    sbit  SP0_AIPS0_PACRO_bit at AIPS0_PACRO.B30;

sfr unsigned long   volatile AIPS0_PACRP          absolute 0x4000006C;
    sbit  TP7_AIPS0_PACRP_bit at AIPS0_PACRP.B0;
    sbit  WP7_AIPS0_PACRP_bit at AIPS0_PACRP.B1;
    sbit  SP7_AIPS0_PACRP_bit at AIPS0_PACRP.B2;
    sbit  TP6_AIPS0_PACRP_bit at AIPS0_PACRP.B4;
    sbit  WP6_AIPS0_PACRP_bit at AIPS0_PACRP.B5;
    sbit  SP6_AIPS0_PACRP_bit at AIPS0_PACRP.B6;
    sbit  TP5_AIPS0_PACRP_bit at AIPS0_PACRP.B8;
    sbit  WP5_AIPS0_PACRP_bit at AIPS0_PACRP.B9;
    sbit  SP5_AIPS0_PACRP_bit at AIPS0_PACRP.B10;
    sbit  TP4_AIPS0_PACRP_bit at AIPS0_PACRP.B12;
    sbit  WP4_AIPS0_PACRP_bit at AIPS0_PACRP.B13;
    sbit  SP4_AIPS0_PACRP_bit at AIPS0_PACRP.B14;
    sbit  TP3_AIPS0_PACRP_bit at AIPS0_PACRP.B16;
    sbit  WP3_AIPS0_PACRP_bit at AIPS0_PACRP.B17;
    sbit  SP3_AIPS0_PACRP_bit at AIPS0_PACRP.B18;
    sbit  TP2_AIPS0_PACRP_bit at AIPS0_PACRP.B20;
    sbit  WP2_AIPS0_PACRP_bit at AIPS0_PACRP.B21;
    sbit  SP2_AIPS0_PACRP_bit at AIPS0_PACRP.B22;
    sbit  TP1_AIPS0_PACRP_bit at AIPS0_PACRP.B24;
    sbit  WP1_AIPS0_PACRP_bit at AIPS0_PACRP.B25;
    sbit  SP1_AIPS0_PACRP_bit at AIPS0_PACRP.B26;
    sbit  TP0_AIPS0_PACRP_bit at AIPS0_PACRP.B28;
    sbit  WP0_AIPS0_PACRP_bit at AIPS0_PACRP.B29;
    sbit  SP0_AIPS0_PACRP_bit at AIPS0_PACRP.B30;

sfr unsigned long   volatile AIPS1_MPRA           absolute 0x40080000;
    sbit  MPL4_AIPS1_MPRA_bit at AIPS1_MPRA.B12;
    sbit  MTW4_AIPS1_MPRA_bit at AIPS1_MPRA.B13;
    sbit  MTR4_AIPS1_MPRA_bit at AIPS1_MPRA.B14;
    sbit  MPL3_AIPS1_MPRA_bit at AIPS1_MPRA.B16;
    sbit  MTW3_AIPS1_MPRA_bit at AIPS1_MPRA.B17;
    sbit  MTR3_AIPS1_MPRA_bit at AIPS1_MPRA.B18;
    sbit  MPL2_AIPS1_MPRA_bit at AIPS1_MPRA.B20;
    sbit  MTW2_AIPS1_MPRA_bit at AIPS1_MPRA.B21;
    sbit  MTR2_AIPS1_MPRA_bit at AIPS1_MPRA.B22;
    sbit  MPL1_AIPS1_MPRA_bit at AIPS1_MPRA.B24;
    sbit  MTW1_AIPS1_MPRA_bit at AIPS1_MPRA.B25;
    sbit  MTR1_AIPS1_MPRA_bit at AIPS1_MPRA.B26;
    sbit  MPL0_AIPS1_MPRA_bit at AIPS1_MPRA.B28;
    sbit  MTW0_AIPS1_MPRA_bit at AIPS1_MPRA.B29;
    sbit  MTR0_AIPS1_MPRA_bit at AIPS1_MPRA.B30;

sfr unsigned long   volatile AIPS1_PACRA          absolute 0x40080020;
    sbit  TP7_AIPS1_PACRA_bit at AIPS1_PACRA.B0;
    sbit  WP7_AIPS1_PACRA_bit at AIPS1_PACRA.B1;
    sbit  SP7_AIPS1_PACRA_bit at AIPS1_PACRA.B2;
    sbit  TP6_AIPS1_PACRA_bit at AIPS1_PACRA.B4;
    sbit  WP6_AIPS1_PACRA_bit at AIPS1_PACRA.B5;
    sbit  SP6_AIPS1_PACRA_bit at AIPS1_PACRA.B6;
    sbit  TP5_AIPS1_PACRA_bit at AIPS1_PACRA.B8;
    sbit  WP5_AIPS1_PACRA_bit at AIPS1_PACRA.B9;
    sbit  SP5_AIPS1_PACRA_bit at AIPS1_PACRA.B10;
    sbit  TP4_AIPS1_PACRA_bit at AIPS1_PACRA.B12;
    sbit  WP4_AIPS1_PACRA_bit at AIPS1_PACRA.B13;
    sbit  SP4_AIPS1_PACRA_bit at AIPS1_PACRA.B14;
    sbit  TP3_AIPS1_PACRA_bit at AIPS1_PACRA.B16;
    sbit  WP3_AIPS1_PACRA_bit at AIPS1_PACRA.B17;
    sbit  SP3_AIPS1_PACRA_bit at AIPS1_PACRA.B18;
    sbit  TP2_AIPS1_PACRA_bit at AIPS1_PACRA.B20;
    sbit  WP2_AIPS1_PACRA_bit at AIPS1_PACRA.B21;
    sbit  SP2_AIPS1_PACRA_bit at AIPS1_PACRA.B22;
    sbit  TP1_AIPS1_PACRA_bit at AIPS1_PACRA.B24;
    sbit  WP1_AIPS1_PACRA_bit at AIPS1_PACRA.B25;
    sbit  SP1_AIPS1_PACRA_bit at AIPS1_PACRA.B26;
    sbit  TP0_AIPS1_PACRA_bit at AIPS1_PACRA.B28;
    sbit  WP0_AIPS1_PACRA_bit at AIPS1_PACRA.B29;
    sbit  SP0_AIPS1_PACRA_bit at AIPS1_PACRA.B30;

sfr unsigned long   volatile AIPS1_PACRB          absolute 0x40080024;
    sbit  TP7_AIPS1_PACRB_bit at AIPS1_PACRB.B0;
    sbit  WP7_AIPS1_PACRB_bit at AIPS1_PACRB.B1;
    sbit  SP7_AIPS1_PACRB_bit at AIPS1_PACRB.B2;
    sbit  TP6_AIPS1_PACRB_bit at AIPS1_PACRB.B4;
    sbit  WP6_AIPS1_PACRB_bit at AIPS1_PACRB.B5;
    sbit  SP6_AIPS1_PACRB_bit at AIPS1_PACRB.B6;
    sbit  TP5_AIPS1_PACRB_bit at AIPS1_PACRB.B8;
    sbit  WP5_AIPS1_PACRB_bit at AIPS1_PACRB.B9;
    sbit  SP5_AIPS1_PACRB_bit at AIPS1_PACRB.B10;
    sbit  TP4_AIPS1_PACRB_bit at AIPS1_PACRB.B12;
    sbit  WP4_AIPS1_PACRB_bit at AIPS1_PACRB.B13;
    sbit  SP4_AIPS1_PACRB_bit at AIPS1_PACRB.B14;
    sbit  TP3_AIPS1_PACRB_bit at AIPS1_PACRB.B16;
    sbit  WP3_AIPS1_PACRB_bit at AIPS1_PACRB.B17;
    sbit  SP3_AIPS1_PACRB_bit at AIPS1_PACRB.B18;
    sbit  TP2_AIPS1_PACRB_bit at AIPS1_PACRB.B20;
    sbit  WP2_AIPS1_PACRB_bit at AIPS1_PACRB.B21;
    sbit  SP2_AIPS1_PACRB_bit at AIPS1_PACRB.B22;
    sbit  TP1_AIPS1_PACRB_bit at AIPS1_PACRB.B24;
    sbit  WP1_AIPS1_PACRB_bit at AIPS1_PACRB.B25;
    sbit  SP1_AIPS1_PACRB_bit at AIPS1_PACRB.B26;
    sbit  TP0_AIPS1_PACRB_bit at AIPS1_PACRB.B28;
    sbit  WP0_AIPS1_PACRB_bit at AIPS1_PACRB.B29;
    sbit  SP0_AIPS1_PACRB_bit at AIPS1_PACRB.B30;

sfr unsigned long   volatile AIPS1_PACRC          absolute 0x40080028;
    sbit  TP7_AIPS1_PACRC_bit at AIPS1_PACRC.B0;
    sbit  WP7_AIPS1_PACRC_bit at AIPS1_PACRC.B1;
    sbit  SP7_AIPS1_PACRC_bit at AIPS1_PACRC.B2;
    sbit  TP6_AIPS1_PACRC_bit at AIPS1_PACRC.B4;
    sbit  WP6_AIPS1_PACRC_bit at AIPS1_PACRC.B5;
    sbit  SP6_AIPS1_PACRC_bit at AIPS1_PACRC.B6;
    sbit  TP5_AIPS1_PACRC_bit at AIPS1_PACRC.B8;
    sbit  WP5_AIPS1_PACRC_bit at AIPS1_PACRC.B9;
    sbit  SP5_AIPS1_PACRC_bit at AIPS1_PACRC.B10;
    sbit  TP4_AIPS1_PACRC_bit at AIPS1_PACRC.B12;
    sbit  WP4_AIPS1_PACRC_bit at AIPS1_PACRC.B13;
    sbit  SP4_AIPS1_PACRC_bit at AIPS1_PACRC.B14;
    sbit  TP3_AIPS1_PACRC_bit at AIPS1_PACRC.B16;
    sbit  WP3_AIPS1_PACRC_bit at AIPS1_PACRC.B17;
    sbit  SP3_AIPS1_PACRC_bit at AIPS1_PACRC.B18;
    sbit  TP2_AIPS1_PACRC_bit at AIPS1_PACRC.B20;
    sbit  WP2_AIPS1_PACRC_bit at AIPS1_PACRC.B21;
    sbit  SP2_AIPS1_PACRC_bit at AIPS1_PACRC.B22;
    sbit  TP1_AIPS1_PACRC_bit at AIPS1_PACRC.B24;
    sbit  WP1_AIPS1_PACRC_bit at AIPS1_PACRC.B25;
    sbit  SP1_AIPS1_PACRC_bit at AIPS1_PACRC.B26;
    sbit  TP0_AIPS1_PACRC_bit at AIPS1_PACRC.B28;
    sbit  WP0_AIPS1_PACRC_bit at AIPS1_PACRC.B29;
    sbit  SP0_AIPS1_PACRC_bit at AIPS1_PACRC.B30;

sfr unsigned long   volatile AIPS1_PACRD          absolute 0x4008002C;
    sbit  TP7_AIPS1_PACRD_bit at AIPS1_PACRD.B0;
    sbit  WP7_AIPS1_PACRD_bit at AIPS1_PACRD.B1;
    sbit  SP7_AIPS1_PACRD_bit at AIPS1_PACRD.B2;
    sbit  TP6_AIPS1_PACRD_bit at AIPS1_PACRD.B4;
    sbit  WP6_AIPS1_PACRD_bit at AIPS1_PACRD.B5;
    sbit  SP6_AIPS1_PACRD_bit at AIPS1_PACRD.B6;
    sbit  TP5_AIPS1_PACRD_bit at AIPS1_PACRD.B8;
    sbit  WP5_AIPS1_PACRD_bit at AIPS1_PACRD.B9;
    sbit  SP5_AIPS1_PACRD_bit at AIPS1_PACRD.B10;
    sbit  TP4_AIPS1_PACRD_bit at AIPS1_PACRD.B12;
    sbit  WP4_AIPS1_PACRD_bit at AIPS1_PACRD.B13;
    sbit  SP4_AIPS1_PACRD_bit at AIPS1_PACRD.B14;
    sbit  TP3_AIPS1_PACRD_bit at AIPS1_PACRD.B16;
    sbit  WP3_AIPS1_PACRD_bit at AIPS1_PACRD.B17;
    sbit  SP3_AIPS1_PACRD_bit at AIPS1_PACRD.B18;
    sbit  TP2_AIPS1_PACRD_bit at AIPS1_PACRD.B20;
    sbit  WP2_AIPS1_PACRD_bit at AIPS1_PACRD.B21;
    sbit  SP2_AIPS1_PACRD_bit at AIPS1_PACRD.B22;
    sbit  TP1_AIPS1_PACRD_bit at AIPS1_PACRD.B24;
    sbit  WP1_AIPS1_PACRD_bit at AIPS1_PACRD.B25;
    sbit  SP1_AIPS1_PACRD_bit at AIPS1_PACRD.B26;
    sbit  TP0_AIPS1_PACRD_bit at AIPS1_PACRD.B28;
    sbit  WP0_AIPS1_PACRD_bit at AIPS1_PACRD.B29;
    sbit  SP0_AIPS1_PACRD_bit at AIPS1_PACRD.B30;

sfr unsigned long   volatile AIPS1_PACRE          absolute 0x40080040;
    sbit  TP7_AIPS1_PACRE_bit at AIPS1_PACRE.B0;
    sbit  WP7_AIPS1_PACRE_bit at AIPS1_PACRE.B1;
    sbit  SP7_AIPS1_PACRE_bit at AIPS1_PACRE.B2;
    sbit  TP6_AIPS1_PACRE_bit at AIPS1_PACRE.B4;
    sbit  WP6_AIPS1_PACRE_bit at AIPS1_PACRE.B5;
    sbit  SP6_AIPS1_PACRE_bit at AIPS1_PACRE.B6;
    sbit  TP5_AIPS1_PACRE_bit at AIPS1_PACRE.B8;
    sbit  WP5_AIPS1_PACRE_bit at AIPS1_PACRE.B9;
    sbit  SP5_AIPS1_PACRE_bit at AIPS1_PACRE.B10;
    sbit  TP4_AIPS1_PACRE_bit at AIPS1_PACRE.B12;
    sbit  WP4_AIPS1_PACRE_bit at AIPS1_PACRE.B13;
    sbit  SP4_AIPS1_PACRE_bit at AIPS1_PACRE.B14;
    sbit  TP3_AIPS1_PACRE_bit at AIPS1_PACRE.B16;
    sbit  WP3_AIPS1_PACRE_bit at AIPS1_PACRE.B17;
    sbit  SP3_AIPS1_PACRE_bit at AIPS1_PACRE.B18;
    sbit  TP2_AIPS1_PACRE_bit at AIPS1_PACRE.B20;
    sbit  WP2_AIPS1_PACRE_bit at AIPS1_PACRE.B21;
    sbit  SP2_AIPS1_PACRE_bit at AIPS1_PACRE.B22;
    sbit  TP1_AIPS1_PACRE_bit at AIPS1_PACRE.B24;
    sbit  WP1_AIPS1_PACRE_bit at AIPS1_PACRE.B25;
    sbit  SP1_AIPS1_PACRE_bit at AIPS1_PACRE.B26;
    sbit  TP0_AIPS1_PACRE_bit at AIPS1_PACRE.B28;
    sbit  WP0_AIPS1_PACRE_bit at AIPS1_PACRE.B29;
    sbit  SP0_AIPS1_PACRE_bit at AIPS1_PACRE.B30;

sfr unsigned long   volatile AIPS1_PACRF          absolute 0x40080044;
    sbit  TP7_AIPS1_PACRF_bit at AIPS1_PACRF.B0;
    sbit  WP7_AIPS1_PACRF_bit at AIPS1_PACRF.B1;
    sbit  SP7_AIPS1_PACRF_bit at AIPS1_PACRF.B2;
    sbit  TP6_AIPS1_PACRF_bit at AIPS1_PACRF.B4;
    sbit  WP6_AIPS1_PACRF_bit at AIPS1_PACRF.B5;
    sbit  SP6_AIPS1_PACRF_bit at AIPS1_PACRF.B6;
    sbit  TP5_AIPS1_PACRF_bit at AIPS1_PACRF.B8;
    sbit  WP5_AIPS1_PACRF_bit at AIPS1_PACRF.B9;
    sbit  SP5_AIPS1_PACRF_bit at AIPS1_PACRF.B10;
    sbit  TP4_AIPS1_PACRF_bit at AIPS1_PACRF.B12;
    sbit  WP4_AIPS1_PACRF_bit at AIPS1_PACRF.B13;
    sbit  SP4_AIPS1_PACRF_bit at AIPS1_PACRF.B14;
    sbit  TP3_AIPS1_PACRF_bit at AIPS1_PACRF.B16;
    sbit  WP3_AIPS1_PACRF_bit at AIPS1_PACRF.B17;
    sbit  SP3_AIPS1_PACRF_bit at AIPS1_PACRF.B18;
    sbit  TP2_AIPS1_PACRF_bit at AIPS1_PACRF.B20;
    sbit  WP2_AIPS1_PACRF_bit at AIPS1_PACRF.B21;
    sbit  SP2_AIPS1_PACRF_bit at AIPS1_PACRF.B22;
    sbit  TP1_AIPS1_PACRF_bit at AIPS1_PACRF.B24;
    sbit  WP1_AIPS1_PACRF_bit at AIPS1_PACRF.B25;
    sbit  SP1_AIPS1_PACRF_bit at AIPS1_PACRF.B26;
    sbit  TP0_AIPS1_PACRF_bit at AIPS1_PACRF.B28;
    sbit  WP0_AIPS1_PACRF_bit at AIPS1_PACRF.B29;
    sbit  SP0_AIPS1_PACRF_bit at AIPS1_PACRF.B30;

sfr unsigned long   volatile AIPS1_PACRG          absolute 0x40080048;
    sbit  TP7_AIPS1_PACRG_bit at AIPS1_PACRG.B0;
    sbit  WP7_AIPS1_PACRG_bit at AIPS1_PACRG.B1;
    sbit  SP7_AIPS1_PACRG_bit at AIPS1_PACRG.B2;
    sbit  TP6_AIPS1_PACRG_bit at AIPS1_PACRG.B4;
    sbit  WP6_AIPS1_PACRG_bit at AIPS1_PACRG.B5;
    sbit  SP6_AIPS1_PACRG_bit at AIPS1_PACRG.B6;
    sbit  TP5_AIPS1_PACRG_bit at AIPS1_PACRG.B8;
    sbit  WP5_AIPS1_PACRG_bit at AIPS1_PACRG.B9;
    sbit  SP5_AIPS1_PACRG_bit at AIPS1_PACRG.B10;
    sbit  TP4_AIPS1_PACRG_bit at AIPS1_PACRG.B12;
    sbit  WP4_AIPS1_PACRG_bit at AIPS1_PACRG.B13;
    sbit  SP4_AIPS1_PACRG_bit at AIPS1_PACRG.B14;
    sbit  TP3_AIPS1_PACRG_bit at AIPS1_PACRG.B16;
    sbit  WP3_AIPS1_PACRG_bit at AIPS1_PACRG.B17;
    sbit  SP3_AIPS1_PACRG_bit at AIPS1_PACRG.B18;
    sbit  TP2_AIPS1_PACRG_bit at AIPS1_PACRG.B20;
    sbit  WP2_AIPS1_PACRG_bit at AIPS1_PACRG.B21;
    sbit  SP2_AIPS1_PACRG_bit at AIPS1_PACRG.B22;
    sbit  TP1_AIPS1_PACRG_bit at AIPS1_PACRG.B24;
    sbit  WP1_AIPS1_PACRG_bit at AIPS1_PACRG.B25;
    sbit  SP1_AIPS1_PACRG_bit at AIPS1_PACRG.B26;
    sbit  TP0_AIPS1_PACRG_bit at AIPS1_PACRG.B28;
    sbit  WP0_AIPS1_PACRG_bit at AIPS1_PACRG.B29;
    sbit  SP0_AIPS1_PACRG_bit at AIPS1_PACRG.B30;

sfr unsigned long   volatile AIPS1_PACRH          absolute 0x4008004C;
    sbit  TP7_AIPS1_PACRH_bit at AIPS1_PACRH.B0;
    sbit  WP7_AIPS1_PACRH_bit at AIPS1_PACRH.B1;
    sbit  SP7_AIPS1_PACRH_bit at AIPS1_PACRH.B2;
    sbit  TP6_AIPS1_PACRH_bit at AIPS1_PACRH.B4;
    sbit  WP6_AIPS1_PACRH_bit at AIPS1_PACRH.B5;
    sbit  SP6_AIPS1_PACRH_bit at AIPS1_PACRH.B6;
    sbit  TP5_AIPS1_PACRH_bit at AIPS1_PACRH.B8;
    sbit  WP5_AIPS1_PACRH_bit at AIPS1_PACRH.B9;
    sbit  SP5_AIPS1_PACRH_bit at AIPS1_PACRH.B10;
    sbit  TP4_AIPS1_PACRH_bit at AIPS1_PACRH.B12;
    sbit  WP4_AIPS1_PACRH_bit at AIPS1_PACRH.B13;
    sbit  SP4_AIPS1_PACRH_bit at AIPS1_PACRH.B14;
    sbit  TP3_AIPS1_PACRH_bit at AIPS1_PACRH.B16;
    sbit  WP3_AIPS1_PACRH_bit at AIPS1_PACRH.B17;
    sbit  SP3_AIPS1_PACRH_bit at AIPS1_PACRH.B18;
    sbit  TP2_AIPS1_PACRH_bit at AIPS1_PACRH.B20;
    sbit  WP2_AIPS1_PACRH_bit at AIPS1_PACRH.B21;
    sbit  SP2_AIPS1_PACRH_bit at AIPS1_PACRH.B22;
    sbit  TP1_AIPS1_PACRH_bit at AIPS1_PACRH.B24;
    sbit  WP1_AIPS1_PACRH_bit at AIPS1_PACRH.B25;
    sbit  SP1_AIPS1_PACRH_bit at AIPS1_PACRH.B26;
    sbit  TP0_AIPS1_PACRH_bit at AIPS1_PACRH.B28;
    sbit  WP0_AIPS1_PACRH_bit at AIPS1_PACRH.B29;
    sbit  SP0_AIPS1_PACRH_bit at AIPS1_PACRH.B30;

sfr unsigned long   volatile AIPS1_PACRI          absolute 0x40080050;
    sbit  TP7_AIPS1_PACRI_bit at AIPS1_PACRI.B0;
    sbit  WP7_AIPS1_PACRI_bit at AIPS1_PACRI.B1;
    sbit  SP7_AIPS1_PACRI_bit at AIPS1_PACRI.B2;
    sbit  TP6_AIPS1_PACRI_bit at AIPS1_PACRI.B4;
    sbit  WP6_AIPS1_PACRI_bit at AIPS1_PACRI.B5;
    sbit  SP6_AIPS1_PACRI_bit at AIPS1_PACRI.B6;
    sbit  TP5_AIPS1_PACRI_bit at AIPS1_PACRI.B8;
    sbit  WP5_AIPS1_PACRI_bit at AIPS1_PACRI.B9;
    sbit  SP5_AIPS1_PACRI_bit at AIPS1_PACRI.B10;
    sbit  TP4_AIPS1_PACRI_bit at AIPS1_PACRI.B12;
    sbit  WP4_AIPS1_PACRI_bit at AIPS1_PACRI.B13;
    sbit  SP4_AIPS1_PACRI_bit at AIPS1_PACRI.B14;
    sbit  TP3_AIPS1_PACRI_bit at AIPS1_PACRI.B16;
    sbit  WP3_AIPS1_PACRI_bit at AIPS1_PACRI.B17;
    sbit  SP3_AIPS1_PACRI_bit at AIPS1_PACRI.B18;
    sbit  TP2_AIPS1_PACRI_bit at AIPS1_PACRI.B20;
    sbit  WP2_AIPS1_PACRI_bit at AIPS1_PACRI.B21;
    sbit  SP2_AIPS1_PACRI_bit at AIPS1_PACRI.B22;
    sbit  TP1_AIPS1_PACRI_bit at AIPS1_PACRI.B24;
    sbit  WP1_AIPS1_PACRI_bit at AIPS1_PACRI.B25;
    sbit  SP1_AIPS1_PACRI_bit at AIPS1_PACRI.B26;
    sbit  TP0_AIPS1_PACRI_bit at AIPS1_PACRI.B28;
    sbit  WP0_AIPS1_PACRI_bit at AIPS1_PACRI.B29;
    sbit  SP0_AIPS1_PACRI_bit at AIPS1_PACRI.B30;

sfr unsigned long   volatile AIPS1_PACRJ          absolute 0x40080054;
    sbit  TP7_AIPS1_PACRJ_bit at AIPS1_PACRJ.B0;
    sbit  WP7_AIPS1_PACRJ_bit at AIPS1_PACRJ.B1;
    sbit  SP7_AIPS1_PACRJ_bit at AIPS1_PACRJ.B2;
    sbit  TP6_AIPS1_PACRJ_bit at AIPS1_PACRJ.B4;
    sbit  WP6_AIPS1_PACRJ_bit at AIPS1_PACRJ.B5;
    sbit  SP6_AIPS1_PACRJ_bit at AIPS1_PACRJ.B6;
    sbit  TP5_AIPS1_PACRJ_bit at AIPS1_PACRJ.B8;
    sbit  WP5_AIPS1_PACRJ_bit at AIPS1_PACRJ.B9;
    sbit  SP5_AIPS1_PACRJ_bit at AIPS1_PACRJ.B10;
    sbit  TP4_AIPS1_PACRJ_bit at AIPS1_PACRJ.B12;
    sbit  WP4_AIPS1_PACRJ_bit at AIPS1_PACRJ.B13;
    sbit  SP4_AIPS1_PACRJ_bit at AIPS1_PACRJ.B14;
    sbit  TP3_AIPS1_PACRJ_bit at AIPS1_PACRJ.B16;
    sbit  WP3_AIPS1_PACRJ_bit at AIPS1_PACRJ.B17;
    sbit  SP3_AIPS1_PACRJ_bit at AIPS1_PACRJ.B18;
    sbit  TP2_AIPS1_PACRJ_bit at AIPS1_PACRJ.B20;
    sbit  WP2_AIPS1_PACRJ_bit at AIPS1_PACRJ.B21;
    sbit  SP2_AIPS1_PACRJ_bit at AIPS1_PACRJ.B22;
    sbit  TP1_AIPS1_PACRJ_bit at AIPS1_PACRJ.B24;
    sbit  WP1_AIPS1_PACRJ_bit at AIPS1_PACRJ.B25;
    sbit  SP1_AIPS1_PACRJ_bit at AIPS1_PACRJ.B26;
    sbit  TP0_AIPS1_PACRJ_bit at AIPS1_PACRJ.B28;
    sbit  WP0_AIPS1_PACRJ_bit at AIPS1_PACRJ.B29;
    sbit  SP0_AIPS1_PACRJ_bit at AIPS1_PACRJ.B30;

sfr unsigned long   volatile AIPS1_PACRK          absolute 0x40080058;
    sbit  TP7_AIPS1_PACRK_bit at AIPS1_PACRK.B0;
    sbit  WP7_AIPS1_PACRK_bit at AIPS1_PACRK.B1;
    sbit  SP7_AIPS1_PACRK_bit at AIPS1_PACRK.B2;
    sbit  TP6_AIPS1_PACRK_bit at AIPS1_PACRK.B4;
    sbit  WP6_AIPS1_PACRK_bit at AIPS1_PACRK.B5;
    sbit  SP6_AIPS1_PACRK_bit at AIPS1_PACRK.B6;
    sbit  TP5_AIPS1_PACRK_bit at AIPS1_PACRK.B8;
    sbit  WP5_AIPS1_PACRK_bit at AIPS1_PACRK.B9;
    sbit  SP5_AIPS1_PACRK_bit at AIPS1_PACRK.B10;
    sbit  TP4_AIPS1_PACRK_bit at AIPS1_PACRK.B12;
    sbit  WP4_AIPS1_PACRK_bit at AIPS1_PACRK.B13;
    sbit  SP4_AIPS1_PACRK_bit at AIPS1_PACRK.B14;
    sbit  TP3_AIPS1_PACRK_bit at AIPS1_PACRK.B16;
    sbit  WP3_AIPS1_PACRK_bit at AIPS1_PACRK.B17;
    sbit  SP3_AIPS1_PACRK_bit at AIPS1_PACRK.B18;
    sbit  TP2_AIPS1_PACRK_bit at AIPS1_PACRK.B20;
    sbit  WP2_AIPS1_PACRK_bit at AIPS1_PACRK.B21;
    sbit  SP2_AIPS1_PACRK_bit at AIPS1_PACRK.B22;
    sbit  TP1_AIPS1_PACRK_bit at AIPS1_PACRK.B24;
    sbit  WP1_AIPS1_PACRK_bit at AIPS1_PACRK.B25;
    sbit  SP1_AIPS1_PACRK_bit at AIPS1_PACRK.B26;
    sbit  TP0_AIPS1_PACRK_bit at AIPS1_PACRK.B28;
    sbit  WP0_AIPS1_PACRK_bit at AIPS1_PACRK.B29;
    sbit  SP0_AIPS1_PACRK_bit at AIPS1_PACRK.B30;

sfr unsigned long   volatile AIPS1_PACRL          absolute 0x4008005C;
    sbit  TP7_AIPS1_PACRL_bit at AIPS1_PACRL.B0;
    sbit  WP7_AIPS1_PACRL_bit at AIPS1_PACRL.B1;
    sbit  SP7_AIPS1_PACRL_bit at AIPS1_PACRL.B2;
    sbit  TP6_AIPS1_PACRL_bit at AIPS1_PACRL.B4;
    sbit  WP6_AIPS1_PACRL_bit at AIPS1_PACRL.B5;
    sbit  SP6_AIPS1_PACRL_bit at AIPS1_PACRL.B6;
    sbit  TP5_AIPS1_PACRL_bit at AIPS1_PACRL.B8;
    sbit  WP5_AIPS1_PACRL_bit at AIPS1_PACRL.B9;
    sbit  SP5_AIPS1_PACRL_bit at AIPS1_PACRL.B10;
    sbit  TP4_AIPS1_PACRL_bit at AIPS1_PACRL.B12;
    sbit  WP4_AIPS1_PACRL_bit at AIPS1_PACRL.B13;
    sbit  SP4_AIPS1_PACRL_bit at AIPS1_PACRL.B14;
    sbit  TP3_AIPS1_PACRL_bit at AIPS1_PACRL.B16;
    sbit  WP3_AIPS1_PACRL_bit at AIPS1_PACRL.B17;
    sbit  SP3_AIPS1_PACRL_bit at AIPS1_PACRL.B18;
    sbit  TP2_AIPS1_PACRL_bit at AIPS1_PACRL.B20;
    sbit  WP2_AIPS1_PACRL_bit at AIPS1_PACRL.B21;
    sbit  SP2_AIPS1_PACRL_bit at AIPS1_PACRL.B22;
    sbit  TP1_AIPS1_PACRL_bit at AIPS1_PACRL.B24;
    sbit  WP1_AIPS1_PACRL_bit at AIPS1_PACRL.B25;
    sbit  SP1_AIPS1_PACRL_bit at AIPS1_PACRL.B26;
    sbit  TP0_AIPS1_PACRL_bit at AIPS1_PACRL.B28;
    sbit  WP0_AIPS1_PACRL_bit at AIPS1_PACRL.B29;
    sbit  SP0_AIPS1_PACRL_bit at AIPS1_PACRL.B30;

sfr unsigned long   volatile AIPS1_PACRM          absolute 0x40080060;
    sbit  TP7_AIPS1_PACRM_bit at AIPS1_PACRM.B0;
    sbit  WP7_AIPS1_PACRM_bit at AIPS1_PACRM.B1;
    sbit  SP7_AIPS1_PACRM_bit at AIPS1_PACRM.B2;
    sbit  TP6_AIPS1_PACRM_bit at AIPS1_PACRM.B4;
    sbit  WP6_AIPS1_PACRM_bit at AIPS1_PACRM.B5;
    sbit  SP6_AIPS1_PACRM_bit at AIPS1_PACRM.B6;
    sbit  TP5_AIPS1_PACRM_bit at AIPS1_PACRM.B8;
    sbit  WP5_AIPS1_PACRM_bit at AIPS1_PACRM.B9;
    sbit  SP5_AIPS1_PACRM_bit at AIPS1_PACRM.B10;
    sbit  TP4_AIPS1_PACRM_bit at AIPS1_PACRM.B12;
    sbit  WP4_AIPS1_PACRM_bit at AIPS1_PACRM.B13;
    sbit  SP4_AIPS1_PACRM_bit at AIPS1_PACRM.B14;
    sbit  TP3_AIPS1_PACRM_bit at AIPS1_PACRM.B16;
    sbit  WP3_AIPS1_PACRM_bit at AIPS1_PACRM.B17;
    sbit  SP3_AIPS1_PACRM_bit at AIPS1_PACRM.B18;
    sbit  TP2_AIPS1_PACRM_bit at AIPS1_PACRM.B20;
    sbit  WP2_AIPS1_PACRM_bit at AIPS1_PACRM.B21;
    sbit  SP2_AIPS1_PACRM_bit at AIPS1_PACRM.B22;
    sbit  TP1_AIPS1_PACRM_bit at AIPS1_PACRM.B24;
    sbit  WP1_AIPS1_PACRM_bit at AIPS1_PACRM.B25;
    sbit  SP1_AIPS1_PACRM_bit at AIPS1_PACRM.B26;
    sbit  TP0_AIPS1_PACRM_bit at AIPS1_PACRM.B28;
    sbit  WP0_AIPS1_PACRM_bit at AIPS1_PACRM.B29;
    sbit  SP0_AIPS1_PACRM_bit at AIPS1_PACRM.B30;

sfr unsigned long   volatile AIPS1_PACRN          absolute 0x40080064;
    sbit  TP7_AIPS1_PACRN_bit at AIPS1_PACRN.B0;
    sbit  WP7_AIPS1_PACRN_bit at AIPS1_PACRN.B1;
    sbit  SP7_AIPS1_PACRN_bit at AIPS1_PACRN.B2;
    sbit  TP6_AIPS1_PACRN_bit at AIPS1_PACRN.B4;
    sbit  WP6_AIPS1_PACRN_bit at AIPS1_PACRN.B5;
    sbit  SP6_AIPS1_PACRN_bit at AIPS1_PACRN.B6;
    sbit  TP5_AIPS1_PACRN_bit at AIPS1_PACRN.B8;
    sbit  WP5_AIPS1_PACRN_bit at AIPS1_PACRN.B9;
    sbit  SP5_AIPS1_PACRN_bit at AIPS1_PACRN.B10;
    sbit  TP4_AIPS1_PACRN_bit at AIPS1_PACRN.B12;
    sbit  WP4_AIPS1_PACRN_bit at AIPS1_PACRN.B13;
    sbit  SP4_AIPS1_PACRN_bit at AIPS1_PACRN.B14;
    sbit  TP3_AIPS1_PACRN_bit at AIPS1_PACRN.B16;
    sbit  WP3_AIPS1_PACRN_bit at AIPS1_PACRN.B17;
    sbit  SP3_AIPS1_PACRN_bit at AIPS1_PACRN.B18;
    sbit  TP2_AIPS1_PACRN_bit at AIPS1_PACRN.B20;
    sbit  WP2_AIPS1_PACRN_bit at AIPS1_PACRN.B21;
    sbit  SP2_AIPS1_PACRN_bit at AIPS1_PACRN.B22;
    sbit  TP1_AIPS1_PACRN_bit at AIPS1_PACRN.B24;
    sbit  WP1_AIPS1_PACRN_bit at AIPS1_PACRN.B25;
    sbit  SP1_AIPS1_PACRN_bit at AIPS1_PACRN.B26;
    sbit  TP0_AIPS1_PACRN_bit at AIPS1_PACRN.B28;
    sbit  WP0_AIPS1_PACRN_bit at AIPS1_PACRN.B29;
    sbit  SP0_AIPS1_PACRN_bit at AIPS1_PACRN.B30;

sfr unsigned long   volatile AIPS1_PACRO          absolute 0x40080068;
    sbit  TP7_AIPS1_PACRO_bit at AIPS1_PACRO.B0;
    sbit  WP7_AIPS1_PACRO_bit at AIPS1_PACRO.B1;
    sbit  SP7_AIPS1_PACRO_bit at AIPS1_PACRO.B2;
    sbit  TP6_AIPS1_PACRO_bit at AIPS1_PACRO.B4;
    sbit  WP6_AIPS1_PACRO_bit at AIPS1_PACRO.B5;
    sbit  SP6_AIPS1_PACRO_bit at AIPS1_PACRO.B6;
    sbit  TP5_AIPS1_PACRO_bit at AIPS1_PACRO.B8;
    sbit  WP5_AIPS1_PACRO_bit at AIPS1_PACRO.B9;
    sbit  SP5_AIPS1_PACRO_bit at AIPS1_PACRO.B10;
    sbit  TP4_AIPS1_PACRO_bit at AIPS1_PACRO.B12;
    sbit  WP4_AIPS1_PACRO_bit at AIPS1_PACRO.B13;
    sbit  SP4_AIPS1_PACRO_bit at AIPS1_PACRO.B14;
    sbit  TP3_AIPS1_PACRO_bit at AIPS1_PACRO.B16;
    sbit  WP3_AIPS1_PACRO_bit at AIPS1_PACRO.B17;
    sbit  SP3_AIPS1_PACRO_bit at AIPS1_PACRO.B18;
    sbit  TP2_AIPS1_PACRO_bit at AIPS1_PACRO.B20;
    sbit  WP2_AIPS1_PACRO_bit at AIPS1_PACRO.B21;
    sbit  SP2_AIPS1_PACRO_bit at AIPS1_PACRO.B22;
    sbit  TP1_AIPS1_PACRO_bit at AIPS1_PACRO.B24;
    sbit  WP1_AIPS1_PACRO_bit at AIPS1_PACRO.B25;
    sbit  SP1_AIPS1_PACRO_bit at AIPS1_PACRO.B26;
    sbit  TP0_AIPS1_PACRO_bit at AIPS1_PACRO.B28;
    sbit  WP0_AIPS1_PACRO_bit at AIPS1_PACRO.B29;
    sbit  SP0_AIPS1_PACRO_bit at AIPS1_PACRO.B30;

sfr unsigned long   volatile AIPS1_PACRP          absolute 0x4008006C;
    sbit  TP7_AIPS1_PACRP_bit at AIPS1_PACRP.B0;
    sbit  WP7_AIPS1_PACRP_bit at AIPS1_PACRP.B1;
    sbit  SP7_AIPS1_PACRP_bit at AIPS1_PACRP.B2;
    sbit  TP6_AIPS1_PACRP_bit at AIPS1_PACRP.B4;
    sbit  WP6_AIPS1_PACRP_bit at AIPS1_PACRP.B5;
    sbit  SP6_AIPS1_PACRP_bit at AIPS1_PACRP.B6;
    sbit  TP5_AIPS1_PACRP_bit at AIPS1_PACRP.B8;
    sbit  WP5_AIPS1_PACRP_bit at AIPS1_PACRP.B9;
    sbit  SP5_AIPS1_PACRP_bit at AIPS1_PACRP.B10;
    sbit  TP4_AIPS1_PACRP_bit at AIPS1_PACRP.B12;
    sbit  WP4_AIPS1_PACRP_bit at AIPS1_PACRP.B13;
    sbit  SP4_AIPS1_PACRP_bit at AIPS1_PACRP.B14;
    sbit  TP3_AIPS1_PACRP_bit at AIPS1_PACRP.B16;
    sbit  WP3_AIPS1_PACRP_bit at AIPS1_PACRP.B17;
    sbit  SP3_AIPS1_PACRP_bit at AIPS1_PACRP.B18;
    sbit  TP2_AIPS1_PACRP_bit at AIPS1_PACRP.B20;
    sbit  WP2_AIPS1_PACRP_bit at AIPS1_PACRP.B21;
    sbit  SP2_AIPS1_PACRP_bit at AIPS1_PACRP.B22;
    sbit  TP1_AIPS1_PACRP_bit at AIPS1_PACRP.B24;
    sbit  WP1_AIPS1_PACRP_bit at AIPS1_PACRP.B25;
    sbit  SP1_AIPS1_PACRP_bit at AIPS1_PACRP.B26;
    sbit  TP0_AIPS1_PACRP_bit at AIPS1_PACRP.B28;
    sbit  WP0_AIPS1_PACRP_bit at AIPS1_PACRP.B29;
    sbit  SP0_AIPS1_PACRP_bit at AIPS1_PACRP.B30;

sfr unsigned long   volatile AXBS_PRS0            absolute 0x40004000;
    const register unsigned short int M00 = 0;
    sbit  M00_bit at AXBS_PRS0.B0;
    const register unsigned short int M01 = 1;
    sbit  M01_bit at AXBS_PRS0.B1;
    const register unsigned short int M02 = 2;
    sbit  M02_bit at AXBS_PRS0.B2;
    const register unsigned short int M10 = 4;
    sbit  M10_bit at AXBS_PRS0.B4;
    const register unsigned short int M11 = 5;
    sbit  M11_bit at AXBS_PRS0.B5;
    const register unsigned short int M12 = 6;
    sbit  M12_bit at AXBS_PRS0.B6;
    const register unsigned short int M20 = 8;
    sbit  M20_bit at AXBS_PRS0.B8;
    const register unsigned short int M21 = 9;
    sbit  M21_bit at AXBS_PRS0.B9;
    const register unsigned short int M22 = 10;
    sbit  M22_bit at AXBS_PRS0.B10;
    const register unsigned short int M30 = 12;
    sbit  M30_bit at AXBS_PRS0.B12;
    const register unsigned short int M31 = 13;
    sbit  M31_bit at AXBS_PRS0.B13;
    const register unsigned short int M32 = 14;
    sbit  M32_bit at AXBS_PRS0.B14;
    const register unsigned short int M40 = 16;
    sbit  M40_bit at AXBS_PRS0.B16;
    const register unsigned short int M41 = 17;
    sbit  M41_bit at AXBS_PRS0.B17;
    const register unsigned short int M42 = 18;
    sbit  M42_bit at AXBS_PRS0.B18;

sfr unsigned long   volatile AXBS_PRS1            absolute 0x40004100;
    sbit  M00_AXBS_PRS1_bit at AXBS_PRS1.B0;
    sbit  M01_AXBS_PRS1_bit at AXBS_PRS1.B1;
    sbit  M02_AXBS_PRS1_bit at AXBS_PRS1.B2;
    sbit  M10_AXBS_PRS1_bit at AXBS_PRS1.B4;
    sbit  M11_AXBS_PRS1_bit at AXBS_PRS1.B5;
    sbit  M12_AXBS_PRS1_bit at AXBS_PRS1.B6;
    sbit  M20_AXBS_PRS1_bit at AXBS_PRS1.B8;
    sbit  M21_AXBS_PRS1_bit at AXBS_PRS1.B9;
    sbit  M22_AXBS_PRS1_bit at AXBS_PRS1.B10;
    sbit  M30_AXBS_PRS1_bit at AXBS_PRS1.B12;
    sbit  M31_AXBS_PRS1_bit at AXBS_PRS1.B13;
    sbit  M32_AXBS_PRS1_bit at AXBS_PRS1.B14;
    sbit  M40_AXBS_PRS1_bit at AXBS_PRS1.B16;
    sbit  M41_AXBS_PRS1_bit at AXBS_PRS1.B17;
    sbit  M42_AXBS_PRS1_bit at AXBS_PRS1.B18;

sfr unsigned long   volatile AXBS_PRS2            absolute 0x40004200;
    sbit  M00_AXBS_PRS2_bit at AXBS_PRS2.B0;
    sbit  M01_AXBS_PRS2_bit at AXBS_PRS2.B1;
    sbit  M02_AXBS_PRS2_bit at AXBS_PRS2.B2;
    sbit  M10_AXBS_PRS2_bit at AXBS_PRS2.B4;
    sbit  M11_AXBS_PRS2_bit at AXBS_PRS2.B5;
    sbit  M12_AXBS_PRS2_bit at AXBS_PRS2.B6;
    sbit  M20_AXBS_PRS2_bit at AXBS_PRS2.B8;
    sbit  M21_AXBS_PRS2_bit at AXBS_PRS2.B9;
    sbit  M22_AXBS_PRS2_bit at AXBS_PRS2.B10;
    sbit  M30_AXBS_PRS2_bit at AXBS_PRS2.B12;
    sbit  M31_AXBS_PRS2_bit at AXBS_PRS2.B13;
    sbit  M32_AXBS_PRS2_bit at AXBS_PRS2.B14;
    sbit  M40_AXBS_PRS2_bit at AXBS_PRS2.B16;
    sbit  M41_AXBS_PRS2_bit at AXBS_PRS2.B17;
    sbit  M42_AXBS_PRS2_bit at AXBS_PRS2.B18;

sfr unsigned long   volatile AXBS_PRS3            absolute 0x40004300;
    sbit  M00_AXBS_PRS3_bit at AXBS_PRS3.B0;
    sbit  M01_AXBS_PRS3_bit at AXBS_PRS3.B1;
    sbit  M02_AXBS_PRS3_bit at AXBS_PRS3.B2;
    sbit  M10_AXBS_PRS3_bit at AXBS_PRS3.B4;
    sbit  M11_AXBS_PRS3_bit at AXBS_PRS3.B5;
    sbit  M12_AXBS_PRS3_bit at AXBS_PRS3.B6;
    sbit  M20_AXBS_PRS3_bit at AXBS_PRS3.B8;
    sbit  M21_AXBS_PRS3_bit at AXBS_PRS3.B9;
    sbit  M22_AXBS_PRS3_bit at AXBS_PRS3.B10;
    sbit  M30_AXBS_PRS3_bit at AXBS_PRS3.B12;
    sbit  M31_AXBS_PRS3_bit at AXBS_PRS3.B13;
    sbit  M32_AXBS_PRS3_bit at AXBS_PRS3.B14;
    sbit  M40_AXBS_PRS3_bit at AXBS_PRS3.B16;
    sbit  M41_AXBS_PRS3_bit at AXBS_PRS3.B17;
    sbit  M42_AXBS_PRS3_bit at AXBS_PRS3.B18;

sfr unsigned long   volatile AXBS_PRS4            absolute 0x40004400;
    sbit  M00_AXBS_PRS4_bit at AXBS_PRS4.B0;
    sbit  M01_AXBS_PRS4_bit at AXBS_PRS4.B1;
    sbit  M02_AXBS_PRS4_bit at AXBS_PRS4.B2;
    sbit  M10_AXBS_PRS4_bit at AXBS_PRS4.B4;
    sbit  M11_AXBS_PRS4_bit at AXBS_PRS4.B5;
    sbit  M12_AXBS_PRS4_bit at AXBS_PRS4.B6;
    sbit  M20_AXBS_PRS4_bit at AXBS_PRS4.B8;
    sbit  M21_AXBS_PRS4_bit at AXBS_PRS4.B9;
    sbit  M22_AXBS_PRS4_bit at AXBS_PRS4.B10;
    sbit  M30_AXBS_PRS4_bit at AXBS_PRS4.B12;
    sbit  M31_AXBS_PRS4_bit at AXBS_PRS4.B13;
    sbit  M32_AXBS_PRS4_bit at AXBS_PRS4.B14;
    sbit  M40_AXBS_PRS4_bit at AXBS_PRS4.B16;
    sbit  M41_AXBS_PRS4_bit at AXBS_PRS4.B17;
    sbit  M42_AXBS_PRS4_bit at AXBS_PRS4.B18;

sfr unsigned long   volatile AXBS_PRS5            absolute 0x40004500;
    sbit  M00_AXBS_PRS5_bit at AXBS_PRS5.B0;
    sbit  M01_AXBS_PRS5_bit at AXBS_PRS5.B1;
    sbit  M02_AXBS_PRS5_bit at AXBS_PRS5.B2;
    sbit  M10_AXBS_PRS5_bit at AXBS_PRS5.B4;
    sbit  M11_AXBS_PRS5_bit at AXBS_PRS5.B5;
    sbit  M12_AXBS_PRS5_bit at AXBS_PRS5.B6;
    sbit  M20_AXBS_PRS5_bit at AXBS_PRS5.B8;
    sbit  M21_AXBS_PRS5_bit at AXBS_PRS5.B9;
    sbit  M22_AXBS_PRS5_bit at AXBS_PRS5.B10;
    sbit  M30_AXBS_PRS5_bit at AXBS_PRS5.B12;
    sbit  M31_AXBS_PRS5_bit at AXBS_PRS5.B13;
    sbit  M32_AXBS_PRS5_bit at AXBS_PRS5.B14;
    sbit  M40_AXBS_PRS5_bit at AXBS_PRS5.B16;
    sbit  M41_AXBS_PRS5_bit at AXBS_PRS5.B17;
    sbit  M42_AXBS_PRS5_bit at AXBS_PRS5.B18;

sfr unsigned long   volatile AXBS_CRS0            absolute 0x40004010;
    const register unsigned short int PARK0 = 0;
    sbit  PARK0_bit at AXBS_CRS0.B0;
    const register unsigned short int PARK1 = 1;
    sbit  PARK1_bit at AXBS_CRS0.B1;
    const register unsigned short int PARK2 = 2;
    sbit  PARK2_bit at AXBS_CRS0.B2;
    const register unsigned short int PCTL0 = 4;
    sbit  PCTL0_bit at AXBS_CRS0.B4;
    const register unsigned short int PCTL1 = 5;
    sbit  PCTL1_bit at AXBS_CRS0.B5;
    const register unsigned short int ARB0 = 8;
    sbit  ARB0_bit at AXBS_CRS0.B8;
    const register unsigned short int ARB1 = 9;
    sbit  ARB1_bit at AXBS_CRS0.B9;
    const register unsigned short int HLP = 30;
    sbit  HLP_bit at AXBS_CRS0.B30;
    const register unsigned short int RO = 31;
    sbit  RO_bit at AXBS_CRS0.B31;

sfr unsigned long   volatile AXBS_CRS1            absolute 0x40004110;
    sbit  PARK0_AXBS_CRS1_bit at AXBS_CRS1.B0;
    sbit  PARK1_AXBS_CRS1_bit at AXBS_CRS1.B1;
    sbit  PARK2_AXBS_CRS1_bit at AXBS_CRS1.B2;
    sbit  PCTL0_AXBS_CRS1_bit at AXBS_CRS1.B4;
    sbit  PCTL1_AXBS_CRS1_bit at AXBS_CRS1.B5;
    sbit  ARB0_AXBS_CRS1_bit at AXBS_CRS1.B8;
    sbit  ARB1_AXBS_CRS1_bit at AXBS_CRS1.B9;
    sbit  HLP_AXBS_CRS1_bit at AXBS_CRS1.B30;
    sbit  RO_AXBS_CRS1_bit at AXBS_CRS1.B31;

sfr unsigned long   volatile AXBS_CRS2            absolute 0x40004210;
    sbit  PARK0_AXBS_CRS2_bit at AXBS_CRS2.B0;
    sbit  PARK1_AXBS_CRS2_bit at AXBS_CRS2.B1;
    sbit  PARK2_AXBS_CRS2_bit at AXBS_CRS2.B2;
    sbit  PCTL0_AXBS_CRS2_bit at AXBS_CRS2.B4;
    sbit  PCTL1_AXBS_CRS2_bit at AXBS_CRS2.B5;
    sbit  ARB0_AXBS_CRS2_bit at AXBS_CRS2.B8;
    sbit  ARB1_AXBS_CRS2_bit at AXBS_CRS2.B9;
    sbit  HLP_AXBS_CRS2_bit at AXBS_CRS2.B30;
    sbit  RO_AXBS_CRS2_bit at AXBS_CRS2.B31;

sfr unsigned long   volatile AXBS_CRS3            absolute 0x40004310;
    sbit  PARK0_AXBS_CRS3_bit at AXBS_CRS3.B0;
    sbit  PARK1_AXBS_CRS3_bit at AXBS_CRS3.B1;
    sbit  PARK2_AXBS_CRS3_bit at AXBS_CRS3.B2;
    sbit  PCTL0_AXBS_CRS3_bit at AXBS_CRS3.B4;
    sbit  PCTL1_AXBS_CRS3_bit at AXBS_CRS3.B5;
    sbit  ARB0_AXBS_CRS3_bit at AXBS_CRS3.B8;
    sbit  ARB1_AXBS_CRS3_bit at AXBS_CRS3.B9;
    sbit  HLP_AXBS_CRS3_bit at AXBS_CRS3.B30;
    sbit  RO_AXBS_CRS3_bit at AXBS_CRS3.B31;

sfr unsigned long   volatile AXBS_CRS4            absolute 0x40004410;
    sbit  PARK0_AXBS_CRS4_bit at AXBS_CRS4.B0;
    sbit  PARK1_AXBS_CRS4_bit at AXBS_CRS4.B1;
    sbit  PARK2_AXBS_CRS4_bit at AXBS_CRS4.B2;
    sbit  PCTL0_AXBS_CRS4_bit at AXBS_CRS4.B4;
    sbit  PCTL1_AXBS_CRS4_bit at AXBS_CRS4.B5;
    sbit  ARB0_AXBS_CRS4_bit at AXBS_CRS4.B8;
    sbit  ARB1_AXBS_CRS4_bit at AXBS_CRS4.B9;
    sbit  HLP_AXBS_CRS4_bit at AXBS_CRS4.B30;
    sbit  RO_AXBS_CRS4_bit at AXBS_CRS4.B31;

sfr unsigned long   volatile AXBS_CRS5            absolute 0x40004510;
    sbit  PARK0_AXBS_CRS5_bit at AXBS_CRS5.B0;
    sbit  PARK1_AXBS_CRS5_bit at AXBS_CRS5.B1;
    sbit  PARK2_AXBS_CRS5_bit at AXBS_CRS5.B2;
    sbit  PCTL0_AXBS_CRS5_bit at AXBS_CRS5.B4;
    sbit  PCTL1_AXBS_CRS5_bit at AXBS_CRS5.B5;
    sbit  ARB0_AXBS_CRS5_bit at AXBS_CRS5.B8;
    sbit  ARB1_AXBS_CRS5_bit at AXBS_CRS5.B9;
    sbit  HLP_AXBS_CRS5_bit at AXBS_CRS5.B30;
    sbit  RO_AXBS_CRS5_bit at AXBS_CRS5.B31;

sfr unsigned long   volatile AXBS_MGPCR0          absolute 0x40004800;
    const register unsigned short int AULB0 = 0;
    sbit  AULB0_bit at AXBS_MGPCR0.B0;
    const register unsigned short int AULB1 = 1;
    sbit  AULB1_bit at AXBS_MGPCR0.B1;
    const register unsigned short int AULB2 = 2;
    sbit  AULB2_bit at AXBS_MGPCR0.B2;

sfr unsigned long   volatile AXBS_MGPCR1          absolute 0x40004900;
    sbit  AULB0_AXBS_MGPCR1_bit at AXBS_MGPCR1.B0;
    sbit  AULB1_AXBS_MGPCR1_bit at AXBS_MGPCR1.B1;
    sbit  AULB2_AXBS_MGPCR1_bit at AXBS_MGPCR1.B2;

sfr unsigned long   volatile AXBS_MGPCR2          absolute 0x40004A00;
    sbit  AULB0_AXBS_MGPCR2_bit at AXBS_MGPCR2.B0;
    sbit  AULB1_AXBS_MGPCR2_bit at AXBS_MGPCR2.B1;
    sbit  AULB2_AXBS_MGPCR2_bit at AXBS_MGPCR2.B2;

sfr unsigned long   volatile AXBS_MGPCR3          absolute 0x40004B00;
    sbit  AULB0_AXBS_MGPCR3_bit at AXBS_MGPCR3.B0;
    sbit  AULB1_AXBS_MGPCR3_bit at AXBS_MGPCR3.B1;
    sbit  AULB2_AXBS_MGPCR3_bit at AXBS_MGPCR3.B2;

sfr unsigned long   volatile AXBS_MGPCR4          absolute 0x40004C00;
    sbit  AULB0_AXBS_MGPCR4_bit at AXBS_MGPCR4.B0;
    sbit  AULB1_AXBS_MGPCR4_bit at AXBS_MGPCR4.B1;
    sbit  AULB2_AXBS_MGPCR4_bit at AXBS_MGPCR4.B2;

sfr unsigned long   volatile DMA_CR               absolute 0x40008000;
    const register unsigned short int EDBG = 1;
    sbit  EDBG_bit at DMA_CR.B1;
    const register unsigned short int ERCA = 2;
    sbit  ERCA_bit at DMA_CR.B2;
    const register unsigned short int ERGA = 3;
    sbit  ERGA_bit at DMA_CR.B3;
    const register unsigned short int HOE = 4;
    sbit  HOE_bit at DMA_CR.B4;
    const register unsigned short int HALT = 5;
    sbit  HALT_bit at DMA_CR.B5;
    const register unsigned short int CLM = 6;
    sbit  CLM_bit at DMA_CR.B6;
    const register unsigned short int EMLM = 7;
    sbit  EMLM_bit at DMA_CR.B7;
    const register unsigned short int GRP0PRI = 8;
    sbit  GRP0PRI_bit at DMA_CR.B8;
    const register unsigned short int GRP1PRI = 10;
    sbit  GRP1PRI_bit at DMA_CR.B10;
    const register unsigned short int ECX = 16;
    sbit  ECX_bit at DMA_CR.B16;
    const register unsigned short int CX = 17;
    sbit  CX_bit at DMA_CR.B17;

sfr unsigned long   volatile DMA_ES               absolute 0x40008004;
    const register unsigned short int DBE = 0;
    sbit  DBE_bit at DMA_ES.B0;
    const register unsigned short int SBE = 1;
    sbit  SBE_bit at DMA_ES.B1;
    const register unsigned short int SGE = 2;
    sbit  SGE_bit at DMA_ES.B2;
    const register unsigned short int NCE = 3;
    sbit  NCE_bit at DMA_ES.B3;
    const register unsigned short int DOE = 4;
    sbit  DOE_bit at DMA_ES.B4;
    const register unsigned short int DAE = 5;
    sbit  DAE_bit at DMA_ES.B5;
    const register unsigned short int SOE = 6;
    sbit  SOE_bit at DMA_ES.B6;
    const register unsigned short int SAE = 7;
    sbit  SAE_bit at DMA_ES.B7;
    const register unsigned short int ERRCHN0 = 8;
    sbit  ERRCHN0_bit at DMA_ES.B8;
    const register unsigned short int ERRCHN1 = 9;
    sbit  ERRCHN1_bit at DMA_ES.B9;
    const register unsigned short int ERRCHN2 = 10;
    sbit  ERRCHN2_bit at DMA_ES.B10;
    const register unsigned short int ERRCHN3 = 11;
    sbit  ERRCHN3_bit at DMA_ES.B11;
    const register unsigned short int ERRCHN4 = 12;
    sbit  ERRCHN4_bit at DMA_ES.B12;
    const register unsigned short int CPE = 14;
    sbit  CPE_bit at DMA_ES.B14;
    const register unsigned short int GPE = 15;
    sbit  GPE_bit at DMA_ES.B15;
    sbit  ECX_DMA_ES_bit at DMA_ES.B16;
    const register unsigned short int VLD = 31;
    sbit  VLD_bit at DMA_ES.B31;

sfr unsigned long   volatile DMA_ERQ              absolute 0x4000800C;
    const register unsigned short int ERQ0 = 0;
    sbit  ERQ0_bit at DMA_ERQ.B0;
    const register unsigned short int ERQ1 = 1;
    sbit  ERQ1_bit at DMA_ERQ.B1;
    const register unsigned short int ERQ2 = 2;
    sbit  ERQ2_bit at DMA_ERQ.B2;
    const register unsigned short int ERQ3 = 3;
    sbit  ERQ3_bit at DMA_ERQ.B3;
    const register unsigned short int ERQ4 = 4;
    sbit  ERQ4_bit at DMA_ERQ.B4;
    const register unsigned short int ERQ5 = 5;
    sbit  ERQ5_bit at DMA_ERQ.B5;
    const register unsigned short int ERQ6 = 6;
    sbit  ERQ6_bit at DMA_ERQ.B6;
    const register unsigned short int ERQ7 = 7;
    sbit  ERQ7_bit at DMA_ERQ.B7;
    const register unsigned short int ERQ8 = 8;
    sbit  ERQ8_bit at DMA_ERQ.B8;
    const register unsigned short int ERQ9 = 9;
    sbit  ERQ9_bit at DMA_ERQ.B9;
    const register unsigned short int ERQ10 = 10;
    sbit  ERQ10_bit at DMA_ERQ.B10;
    const register unsigned short int ERQ11 = 11;
    sbit  ERQ11_bit at DMA_ERQ.B11;
    const register unsigned short int ERQ12 = 12;
    sbit  ERQ12_bit at DMA_ERQ.B12;
    const register unsigned short int ERQ13 = 13;
    sbit  ERQ13_bit at DMA_ERQ.B13;
    const register unsigned short int ERQ14 = 14;
    sbit  ERQ14_bit at DMA_ERQ.B14;
    const register unsigned short int ERQ15 = 15;
    sbit  ERQ15_bit at DMA_ERQ.B15;
    const register unsigned short int ERQ16 = 16;
    sbit  ERQ16_bit at DMA_ERQ.B16;
    const register unsigned short int ERQ17 = 17;
    sbit  ERQ17_bit at DMA_ERQ.B17;
    const register unsigned short int ERQ18 = 18;
    sbit  ERQ18_bit at DMA_ERQ.B18;
    const register unsigned short int ERQ19 = 19;
    sbit  ERQ19_bit at DMA_ERQ.B19;
    const register unsigned short int ERQ20 = 20;
    sbit  ERQ20_bit at DMA_ERQ.B20;
    const register unsigned short int ERQ21 = 21;
    sbit  ERQ21_bit at DMA_ERQ.B21;
    const register unsigned short int ERQ22 = 22;
    sbit  ERQ22_bit at DMA_ERQ.B22;
    const register unsigned short int ERQ23 = 23;
    sbit  ERQ23_bit at DMA_ERQ.B23;
    const register unsigned short int ERQ24 = 24;
    sbit  ERQ24_bit at DMA_ERQ.B24;
    const register unsigned short int ERQ25 = 25;
    sbit  ERQ25_bit at DMA_ERQ.B25;
    const register unsigned short int ERQ26 = 26;
    sbit  ERQ26_bit at DMA_ERQ.B26;
    const register unsigned short int ERQ27 = 27;
    sbit  ERQ27_bit at DMA_ERQ.B27;
    const register unsigned short int ERQ28 = 28;
    sbit  ERQ28_bit at DMA_ERQ.B28;
    const register unsigned short int ERQ29 = 29;
    sbit  ERQ29_bit at DMA_ERQ.B29;
    const register unsigned short int ERQ30 = 30;
    sbit  ERQ30_bit at DMA_ERQ.B30;
    const register unsigned short int ERQ31 = 31;
    sbit  ERQ31_bit at DMA_ERQ.B31;

sfr unsigned long   volatile DMA_EEI              absolute 0x40008014;
    const register unsigned short int EEI0 = 0;
    sbit  EEI0_bit at DMA_EEI.B0;
    const register unsigned short int EEI1 = 1;
    sbit  EEI1_bit at DMA_EEI.B1;
    const register unsigned short int EEI2 = 2;
    sbit  EEI2_bit at DMA_EEI.B2;
    const register unsigned short int EEI3 = 3;
    sbit  EEI3_bit at DMA_EEI.B3;
    const register unsigned short int EEI4 = 4;
    sbit  EEI4_bit at DMA_EEI.B4;
    const register unsigned short int EEI5 = 5;
    sbit  EEI5_bit at DMA_EEI.B5;
    const register unsigned short int EEI6 = 6;
    sbit  EEI6_bit at DMA_EEI.B6;
    const register unsigned short int EEI7 = 7;
    sbit  EEI7_bit at DMA_EEI.B7;
    const register unsigned short int EEI8 = 8;
    sbit  EEI8_bit at DMA_EEI.B8;
    const register unsigned short int EEI9 = 9;
    sbit  EEI9_bit at DMA_EEI.B9;
    const register unsigned short int EEI10 = 10;
    sbit  EEI10_bit at DMA_EEI.B10;
    const register unsigned short int EEI11 = 11;
    sbit  EEI11_bit at DMA_EEI.B11;
    const register unsigned short int EEI12 = 12;
    sbit  EEI12_bit at DMA_EEI.B12;
    const register unsigned short int EEI13 = 13;
    sbit  EEI13_bit at DMA_EEI.B13;
    const register unsigned short int EEI14 = 14;
    sbit  EEI14_bit at DMA_EEI.B14;
    const register unsigned short int EEI15 = 15;
    sbit  EEI15_bit at DMA_EEI.B15;
    const register unsigned short int EEI16 = 16;
    sbit  EEI16_bit at DMA_EEI.B16;
    const register unsigned short int EEI17 = 17;
    sbit  EEI17_bit at DMA_EEI.B17;
    const register unsigned short int EEI18 = 18;
    sbit  EEI18_bit at DMA_EEI.B18;
    const register unsigned short int EEI19 = 19;
    sbit  EEI19_bit at DMA_EEI.B19;
    const register unsigned short int EEI20 = 20;
    sbit  EEI20_bit at DMA_EEI.B20;
    const register unsigned short int EEI21 = 21;
    sbit  EEI21_bit at DMA_EEI.B21;
    const register unsigned short int EEI22 = 22;
    sbit  EEI22_bit at DMA_EEI.B22;
    const register unsigned short int EEI23 = 23;
    sbit  EEI23_bit at DMA_EEI.B23;
    const register unsigned short int EEI24 = 24;
    sbit  EEI24_bit at DMA_EEI.B24;
    const register unsigned short int EEI25 = 25;
    sbit  EEI25_bit at DMA_EEI.B25;
    const register unsigned short int EEI26 = 26;
    sbit  EEI26_bit at DMA_EEI.B26;
    const register unsigned short int EEI27 = 27;
    sbit  EEI27_bit at DMA_EEI.B27;
    const register unsigned short int EEI28 = 28;
    sbit  EEI28_bit at DMA_EEI.B28;
    const register unsigned short int EEI29 = 29;
    sbit  EEI29_bit at DMA_EEI.B29;
    const register unsigned short int EEI30 = 30;
    sbit  EEI30_bit at DMA_EEI.B30;
    const register unsigned short int EEI31 = 31;
    sbit  EEI31_bit at DMA_EEI.B31;

sfr unsigned short   volatile DMA_CEEI             absolute 0x40008018;
    const register unsigned short int CEEI0 = 0;
    sbit  CEEI0_bit at DMA_CEEI.B0;
    const register unsigned short int CEEI1 = 1;
    sbit  CEEI1_bit at DMA_CEEI.B1;
    const register unsigned short int CEEI2 = 2;
    sbit  CEEI2_bit at DMA_CEEI.B2;
    const register unsigned short int CEEI3 = 3;
    sbit  CEEI3_bit at DMA_CEEI.B3;
    const register unsigned short int CEEI4 = 4;
    sbit  CEEI4_bit at DMA_CEEI.B4;
    const register unsigned short int CAEE = 6;
    sbit  CAEE_bit at DMA_CEEI.B6;
    const register unsigned short int NOP = 7;
    sbit  NOP_bit at DMA_CEEI.B7;

sfr unsigned short   volatile DMA_SEEI             absolute 0x40008019;
    const register unsigned short int SEEI0 = 0;
    sbit  SEEI0_bit at DMA_SEEI.B0;
    const register unsigned short int SEEI1 = 1;
    sbit  SEEI1_bit at DMA_SEEI.B1;
    const register unsigned short int SEEI2 = 2;
    sbit  SEEI2_bit at DMA_SEEI.B2;
    const register unsigned short int SEEI3 = 3;
    sbit  SEEI3_bit at DMA_SEEI.B3;
    const register unsigned short int SEEI4 = 4;
    sbit  SEEI4_bit at DMA_SEEI.B4;
    const register unsigned short int SAEE = 6;
    sbit  SAEE_bit at DMA_SEEI.B6;
    sbit  NOP_DMA_SEEI_bit at DMA_SEEI.B7;

sfr unsigned short   volatile DMA_CERQ             absolute 0x4000801A;
    const register unsigned short int CERQ0 = 0;
    sbit  CERQ0_bit at DMA_CERQ.B0;
    const register unsigned short int CERQ1 = 1;
    sbit  CERQ1_bit at DMA_CERQ.B1;
    const register unsigned short int CERQ2 = 2;
    sbit  CERQ2_bit at DMA_CERQ.B2;
    const register unsigned short int CERQ3 = 3;
    sbit  CERQ3_bit at DMA_CERQ.B3;
    const register unsigned short int CERQ4 = 4;
    sbit  CERQ4_bit at DMA_CERQ.B4;
    const register unsigned short int CAER = 6;
    sbit  CAER_bit at DMA_CERQ.B6;
    sbit  NOP_DMA_CERQ_bit at DMA_CERQ.B7;

sfr unsigned short   volatile DMA_SERQ             absolute 0x4000801B;
    const register unsigned short int SERQ0 = 0;
    sbit  SERQ0_bit at DMA_SERQ.B0;
    const register unsigned short int SERQ1 = 1;
    sbit  SERQ1_bit at DMA_SERQ.B1;
    const register unsigned short int SERQ2 = 2;
    sbit  SERQ2_bit at DMA_SERQ.B2;
    const register unsigned short int SERQ3 = 3;
    sbit  SERQ3_bit at DMA_SERQ.B3;
    const register unsigned short int SERQ4 = 4;
    sbit  SERQ4_bit at DMA_SERQ.B4;
    const register unsigned short int SAER = 6;
    sbit  SAER_bit at DMA_SERQ.B6;
    sbit  NOP_DMA_SERQ_bit at DMA_SERQ.B7;

sfr unsigned short   volatile DMA_CDNE             absolute 0x4000801C;
    const register unsigned short int CDNE0 = 0;
    sbit  CDNE0_bit at DMA_CDNE.B0;
    const register unsigned short int CDNE1 = 1;
    sbit  CDNE1_bit at DMA_CDNE.B1;
    const register unsigned short int CDNE2 = 2;
    sbit  CDNE2_bit at DMA_CDNE.B2;
    const register unsigned short int CDNE3 = 3;
    sbit  CDNE3_bit at DMA_CDNE.B3;
    const register unsigned short int CDNE4 = 4;
    sbit  CDNE4_bit at DMA_CDNE.B4;
    const register unsigned short int CADN = 6;
    sbit  CADN_bit at DMA_CDNE.B6;
    sbit  NOP_DMA_CDNE_bit at DMA_CDNE.B7;

sfr unsigned short   volatile DMA_SSRT             absolute 0x4000801D;
    const register unsigned short int SSRT0 = 0;
    sbit  SSRT0_bit at DMA_SSRT.B0;
    const register unsigned short int SSRT1 = 1;
    sbit  SSRT1_bit at DMA_SSRT.B1;
    const register unsigned short int SSRT2 = 2;
    sbit  SSRT2_bit at DMA_SSRT.B2;
    const register unsigned short int SSRT3 = 3;
    sbit  SSRT3_bit at DMA_SSRT.B3;
    const register unsigned short int SSRT4 = 4;
    sbit  SSRT4_bit at DMA_SSRT.B4;
    const register unsigned short int SAST = 6;
    sbit  SAST_bit at DMA_SSRT.B6;
    sbit  NOP_DMA_SSRT_bit at DMA_SSRT.B7;

sfr unsigned short   volatile DMA_CERR             absolute 0x4000801E;
    const register unsigned short int CERR0 = 0;
    sbit  CERR0_bit at DMA_CERR.B0;
    const register unsigned short int CERR1 = 1;
    sbit  CERR1_bit at DMA_CERR.B1;
    const register unsigned short int CERR2 = 2;
    sbit  CERR2_bit at DMA_CERR.B2;
    const register unsigned short int CERR3 = 3;
    sbit  CERR3_bit at DMA_CERR.B3;
    const register unsigned short int CERR4 = 4;
    sbit  CERR4_bit at DMA_CERR.B4;
    const register unsigned short int CAEI = 6;
    sbit  CAEI_bit at DMA_CERR.B6;
    sbit  NOP_DMA_CERR_bit at DMA_CERR.B7;

sfr unsigned short   volatile DMA_CINT             absolute 0x4000801F;
    const register unsigned short int CINT0 = 0;
    sbit  CINT0_bit at DMA_CINT.B0;
    const register unsigned short int CINT1 = 1;
    sbit  CINT1_bit at DMA_CINT.B1;
    const register unsigned short int CINT2 = 2;
    sbit  CINT2_bit at DMA_CINT.B2;
    const register unsigned short int CINT3 = 3;
    sbit  CINT3_bit at DMA_CINT.B3;
    const register unsigned short int CINT4 = 4;
    sbit  CINT4_bit at DMA_CINT.B4;
    const register unsigned short int CAIR = 6;
    sbit  CAIR_bit at DMA_CINT.B6;
    sbit  NOP_DMA_CINT_bit at DMA_CINT.B7;

sfr unsigned long   volatile DMA_INT              absolute 0x40008024;
    const register unsigned short int INT0 = 0;
    sbit  INT0_bit at DMA_INT.B0;
    const register unsigned short int INT1 = 1;
    sbit  INT1_bit at DMA_INT.B1;
    const register unsigned short int INT2 = 2;
    sbit  INT2_bit at DMA_INT.B2;
    const register unsigned short int INT3 = 3;
    sbit  INT3_bit at DMA_INT.B3;
    const register unsigned short int INT4 = 4;
    sbit  INT4_bit at DMA_INT.B4;
    const register unsigned short int INT5 = 5;
    sbit  INT5_bit at DMA_INT.B5;
    const register unsigned short int INT6 = 6;
    sbit  INT6_bit at DMA_INT.B6;
    const register unsigned short int INT7 = 7;
    sbit  INT7_bit at DMA_INT.B7;
    const register unsigned short int INT8_ = 8;
    sbit  INT8_bit at DMA_INT.B8;
    const register unsigned short int INT9 = 9;
    sbit  INT9_bit at DMA_INT.B9;
    const register unsigned short int INT10 = 10;
    sbit  INT10_bit at DMA_INT.B10;
    const register unsigned short int INT11 = 11;
    sbit  INT11_bit at DMA_INT.B11;
    const register unsigned short int INT12 = 12;
    sbit  INT12_bit at DMA_INT.B12;
    const register unsigned short int INT13 = 13;
    sbit  INT13_bit at DMA_INT.B13;
    const register unsigned short int INT14 = 14;
    sbit  INT14_bit at DMA_INT.B14;
    const register unsigned short int INT15 = 15;
    sbit  INT15_bit at DMA_INT.B15;
    const register unsigned short int INT16 = 16;
    sbit  INT16_bit at DMA_INT.B16;
    const register unsigned short int INT17 = 17;
    sbit  INT17_bit at DMA_INT.B17;
    const register unsigned short int INT18 = 18;
    sbit  INT18_bit at DMA_INT.B18;
    const register unsigned short int INT19 = 19;
    sbit  INT19_bit at DMA_INT.B19;
    const register unsigned short int INT20 = 20;
    sbit  INT20_bit at DMA_INT.B20;
    const register unsigned short int INT21 = 21;
    sbit  INT21_bit at DMA_INT.B21;
    const register unsigned short int INT22 = 22;
    sbit  INT22_bit at DMA_INT.B22;
    const register unsigned short int INT23 = 23;
    sbit  INT23_bit at DMA_INT.B23;
    const register unsigned short int INT24 = 24;
    sbit  INT24_bit at DMA_INT.B24;
    const register unsigned short int INT25 = 25;
    sbit  INT25_bit at DMA_INT.B25;
    const register unsigned short int INT26 = 26;
    sbit  INT26_bit at DMA_INT.B26;
    const register unsigned short int INT27 = 27;
    sbit  INT27_bit at DMA_INT.B27;
    const register unsigned short int INT28 = 28;
    sbit  INT28_bit at DMA_INT.B28;
    const register unsigned short int INT29 = 29;
    sbit  INT29_bit at DMA_INT.B29;
    const register unsigned short int INT30 = 30;
    sbit  INT30_bit at DMA_INT.B30;
    const register unsigned short int INT31 = 31;
    sbit  INT31_bit at DMA_INT.B31;

sfr unsigned long   volatile DMA_ERR              absolute 0x4000802C;
    const register unsigned short int ERR0 = 0;
    sbit  ERR0_bit at DMA_ERR.B0;
    const register unsigned short int ERR1 = 1;
    sbit  ERR1_bit at DMA_ERR.B1;
    const register unsigned short int ERR2 = 2;
    sbit  ERR2_bit at DMA_ERR.B2;
    const register unsigned short int ERR3 = 3;
    sbit  ERR3_bit at DMA_ERR.B3;
    const register unsigned short int ERR4 = 4;
    sbit  ERR4_bit at DMA_ERR.B4;
    const register unsigned short int ERR5 = 5;
    sbit  ERR5_bit at DMA_ERR.B5;
    const register unsigned short int ERR6 = 6;
    sbit  ERR6_bit at DMA_ERR.B6;
    const register unsigned short int ERR7 = 7;
    sbit  ERR7_bit at DMA_ERR.B7;
    const register unsigned short int ERR8 = 8;
    sbit  ERR8_bit at DMA_ERR.B8;
    const register unsigned short int ERR9 = 9;
    sbit  ERR9_bit at DMA_ERR.B9;
    const register unsigned short int ERR10 = 10;
    sbit  ERR10_bit at DMA_ERR.B10;
    const register unsigned short int ERR11 = 11;
    sbit  ERR11_bit at DMA_ERR.B11;
    const register unsigned short int ERR12 = 12;
    sbit  ERR12_bit at DMA_ERR.B12;
    const register unsigned short int ERR13 = 13;
    sbit  ERR13_bit at DMA_ERR.B13;
    const register unsigned short int ERR14 = 14;
    sbit  ERR14_bit at DMA_ERR.B14;
    const register unsigned short int ERR15 = 15;
    sbit  ERR15_bit at DMA_ERR.B15;
    const register unsigned short int ERR16 = 16;
    sbit  ERR16_bit at DMA_ERR.B16;
    const register unsigned short int ERR17 = 17;
    sbit  ERR17_bit at DMA_ERR.B17;
    const register unsigned short int ERR18 = 18;
    sbit  ERR18_bit at DMA_ERR.B18;
    const register unsigned short int ERR19 = 19;
    sbit  ERR19_bit at DMA_ERR.B19;
    const register unsigned short int ERR20 = 20;
    sbit  ERR20_bit at DMA_ERR.B20;
    const register unsigned short int ERR21 = 21;
    sbit  ERR21_bit at DMA_ERR.B21;
    const register unsigned short int ERR22 = 22;
    sbit  ERR22_bit at DMA_ERR.B22;
    const register unsigned short int ERR23 = 23;
    sbit  ERR23_bit at DMA_ERR.B23;
    const register unsigned short int ERR24 = 24;
    sbit  ERR24_bit at DMA_ERR.B24;
    const register unsigned short int ERR25 = 25;
    sbit  ERR25_bit at DMA_ERR.B25;
    const register unsigned short int ERR26 = 26;
    sbit  ERR26_bit at DMA_ERR.B26;
    const register unsigned short int ERR27 = 27;
    sbit  ERR27_bit at DMA_ERR.B27;
    const register unsigned short int ERR28 = 28;
    sbit  ERR28_bit at DMA_ERR.B28;
    const register unsigned short int ERR29 = 29;
    sbit  ERR29_bit at DMA_ERR.B29;
    const register unsigned short int ERR30 = 30;
    sbit  ERR30_bit at DMA_ERR.B30;
    const register unsigned short int ERR31 = 31;
    sbit  ERR31_bit at DMA_ERR.B31;

sfr unsigned long   volatile DMA_HRS              absolute 0x40008034;
    const register unsigned short int HRS0 = 0;
    sbit  HRS0_bit at DMA_HRS.B0;
    const register unsigned short int HRS1 = 1;
    sbit  HRS1_bit at DMA_HRS.B1;
    const register unsigned short int HRS2 = 2;
    sbit  HRS2_bit at DMA_HRS.B2;
    const register unsigned short int HRS3 = 3;
    sbit  HRS3_bit at DMA_HRS.B3;
    const register unsigned short int HRS4 = 4;
    sbit  HRS4_bit at DMA_HRS.B4;
    const register unsigned short int HRS5 = 5;
    sbit  HRS5_bit at DMA_HRS.B5;
    const register unsigned short int HRS6 = 6;
    sbit  HRS6_bit at DMA_HRS.B6;
    const register unsigned short int HRS7 = 7;
    sbit  HRS7_bit at DMA_HRS.B7;
    const register unsigned short int HRS8 = 8;
    sbit  HRS8_bit at DMA_HRS.B8;
    const register unsigned short int HRS9 = 9;
    sbit  HRS9_bit at DMA_HRS.B9;
    const register unsigned short int HRS10 = 10;
    sbit  HRS10_bit at DMA_HRS.B10;
    const register unsigned short int HRS11 = 11;
    sbit  HRS11_bit at DMA_HRS.B11;
    const register unsigned short int HRS12 = 12;
    sbit  HRS12_bit at DMA_HRS.B12;
    const register unsigned short int HRS13 = 13;
    sbit  HRS13_bit at DMA_HRS.B13;
    const register unsigned short int HRS14 = 14;
    sbit  HRS14_bit at DMA_HRS.B14;
    const register unsigned short int HRS15 = 15;
    sbit  HRS15_bit at DMA_HRS.B15;
    const register unsigned short int HRS16 = 16;
    sbit  HRS16_bit at DMA_HRS.B16;
    const register unsigned short int HRS17 = 17;
    sbit  HRS17_bit at DMA_HRS.B17;
    const register unsigned short int HRS18 = 18;
    sbit  HRS18_bit at DMA_HRS.B18;
    const register unsigned short int HRS19 = 19;
    sbit  HRS19_bit at DMA_HRS.B19;
    const register unsigned short int HRS20 = 20;
    sbit  HRS20_bit at DMA_HRS.B20;
    const register unsigned short int HRS21 = 21;
    sbit  HRS21_bit at DMA_HRS.B21;
    const register unsigned short int HRS22 = 22;
    sbit  HRS22_bit at DMA_HRS.B22;
    const register unsigned short int HRS23 = 23;
    sbit  HRS23_bit at DMA_HRS.B23;
    const register unsigned short int HRS24 = 24;
    sbit  HRS24_bit at DMA_HRS.B24;
    const register unsigned short int HRS25 = 25;
    sbit  HRS25_bit at DMA_HRS.B25;
    const register unsigned short int HRS26 = 26;
    sbit  HRS26_bit at DMA_HRS.B26;
    const register unsigned short int HRS27 = 27;
    sbit  HRS27_bit at DMA_HRS.B27;
    const register unsigned short int HRS28 = 28;
    sbit  HRS28_bit at DMA_HRS.B28;
    const register unsigned short int HRS29 = 29;
    sbit  HRS29_bit at DMA_HRS.B29;
    const register unsigned short int HRS30 = 30;
    sbit  HRS30_bit at DMA_HRS.B30;
    const register unsigned short int HRS31 = 31;
    sbit  HRS31_bit at DMA_HRS.B31;

sfr unsigned long   volatile DMA_EARS             absolute 0x40008044;
    const register unsigned short int EDREQ_0 = 0;
    sbit  EDREQ_0_bit at DMA_EARS.B0;
    const register unsigned short int EDREQ_1 = 1;
    sbit  EDREQ_1_bit at DMA_EARS.B1;
    const register unsigned short int EDREQ_2 = 2;
    sbit  EDREQ_2_bit at DMA_EARS.B2;
    const register unsigned short int EDREQ_3 = 3;
    sbit  EDREQ_3_bit at DMA_EARS.B3;
    const register unsigned short int EDREQ_4 = 4;
    sbit  EDREQ_4_bit at DMA_EARS.B4;
    const register unsigned short int EDREQ_5 = 5;
    sbit  EDREQ_5_bit at DMA_EARS.B5;
    const register unsigned short int EDREQ_6 = 6;
    sbit  EDREQ_6_bit at DMA_EARS.B6;
    const register unsigned short int EDREQ_7 = 7;
    sbit  EDREQ_7_bit at DMA_EARS.B7;
    const register unsigned short int EDREQ_8 = 8;
    sbit  EDREQ_8_bit at DMA_EARS.B8;
    const register unsigned short int EDREQ_9 = 9;
    sbit  EDREQ_9_bit at DMA_EARS.B9;
    const register unsigned short int EDREQ_10 = 10;
    sbit  EDREQ_10_bit at DMA_EARS.B10;
    const register unsigned short int EDREQ_11 = 11;
    sbit  EDREQ_11_bit at DMA_EARS.B11;
    const register unsigned short int EDREQ_12 = 12;
    sbit  EDREQ_12_bit at DMA_EARS.B12;
    const register unsigned short int EDREQ_13 = 13;
    sbit  EDREQ_13_bit at DMA_EARS.B13;
    const register unsigned short int EDREQ_14 = 14;
    sbit  EDREQ_14_bit at DMA_EARS.B14;
    const register unsigned short int EDREQ_15 = 15;
    sbit  EDREQ_15_bit at DMA_EARS.B15;
    const register unsigned short int EDREQ_16 = 16;
    sbit  EDREQ_16_bit at DMA_EARS.B16;
    const register unsigned short int EDREQ_17 = 17;
    sbit  EDREQ_17_bit at DMA_EARS.B17;
    const register unsigned short int EDREQ_18 = 18;
    sbit  EDREQ_18_bit at DMA_EARS.B18;
    const register unsigned short int EDREQ_19 = 19;
    sbit  EDREQ_19_bit at DMA_EARS.B19;
    const register unsigned short int EDREQ_20 = 20;
    sbit  EDREQ_20_bit at DMA_EARS.B20;
    const register unsigned short int EDREQ_21 = 21;
    sbit  EDREQ_21_bit at DMA_EARS.B21;
    const register unsigned short int EDREQ_22 = 22;
    sbit  EDREQ_22_bit at DMA_EARS.B22;
    const register unsigned short int EDREQ_23 = 23;
    sbit  EDREQ_23_bit at DMA_EARS.B23;
    const register unsigned short int EDREQ_24 = 24;
    sbit  EDREQ_24_bit at DMA_EARS.B24;
    const register unsigned short int EDREQ_25 = 25;
    sbit  EDREQ_25_bit at DMA_EARS.B25;
    const register unsigned short int EDREQ_26 = 26;
    sbit  EDREQ_26_bit at DMA_EARS.B26;
    const register unsigned short int EDREQ_27 = 27;
    sbit  EDREQ_27_bit at DMA_EARS.B27;
    const register unsigned short int EDREQ_28 = 28;
    sbit  EDREQ_28_bit at DMA_EARS.B28;
    const register unsigned short int EDREQ_29 = 29;
    sbit  EDREQ_29_bit at DMA_EARS.B29;
    const register unsigned short int EDREQ_30 = 30;
    sbit  EDREQ_30_bit at DMA_EARS.B30;
    const register unsigned short int EDREQ_31 = 31;
    sbit  EDREQ_31_bit at DMA_EARS.B31;

sfr unsigned short   volatile DMA_DCHPRI3          absolute 0x40008100;
    const register unsigned short int CHPRI0 = 0;
    sbit  CHPRI0_bit at DMA_DCHPRI3.B0;
    const register unsigned short int CHPRI1 = 1;
    sbit  CHPRI1_bit at DMA_DCHPRI3.B1;
    const register unsigned short int CHPRI2 = 2;
    sbit  CHPRI2_bit at DMA_DCHPRI3.B2;
    const register unsigned short int CHPRI3 = 3;
    sbit  CHPRI3_bit at DMA_DCHPRI3.B3;
    const register unsigned short int GRPPRI0 = 4;
    sbit  GRPPRI0_bit at DMA_DCHPRI3.B4;
    const register unsigned short int GRPPRI1 = 5;
    sbit  GRPPRI1_bit at DMA_DCHPRI3.B5;
    const register unsigned short int DPA = 6;
    sbit  DPA_bit at DMA_DCHPRI3.B6;
    const register unsigned short int ECP = 7;
    sbit  ECP_bit at DMA_DCHPRI3.B7;

sfr unsigned short   volatile DMA_DCHPRI2          absolute 0x40008101;
    sbit  CHPRI0_DMA_DCHPRI2_bit at DMA_DCHPRI2.B0;
    sbit  CHPRI1_DMA_DCHPRI2_bit at DMA_DCHPRI2.B1;
    sbit  CHPRI2_DMA_DCHPRI2_bit at DMA_DCHPRI2.B2;
    sbit  CHPRI3_DMA_DCHPRI2_bit at DMA_DCHPRI2.B3;
    sbit  GRPPRI0_DMA_DCHPRI2_bit at DMA_DCHPRI2.B4;
    sbit  GRPPRI1_DMA_DCHPRI2_bit at DMA_DCHPRI2.B5;
    sbit  DPA_DMA_DCHPRI2_bit at DMA_DCHPRI2.B6;
    sbit  ECP_DMA_DCHPRI2_bit at DMA_DCHPRI2.B7;

sfr unsigned short   volatile DMA_DCHPRI1          absolute 0x40008102;
    sbit  CHPRI0_DMA_DCHPRI1_bit at DMA_DCHPRI1.B0;
    sbit  CHPRI1_DMA_DCHPRI1_bit at DMA_DCHPRI1.B1;
    sbit  CHPRI2_DMA_DCHPRI1_bit at DMA_DCHPRI1.B2;
    sbit  CHPRI3_DMA_DCHPRI1_bit at DMA_DCHPRI1.B3;
    sbit  GRPPRI0_DMA_DCHPRI1_bit at DMA_DCHPRI1.B4;
    sbit  GRPPRI1_DMA_DCHPRI1_bit at DMA_DCHPRI1.B5;
    sbit  DPA_DMA_DCHPRI1_bit at DMA_DCHPRI1.B6;
    sbit  ECP_DMA_DCHPRI1_bit at DMA_DCHPRI1.B7;

sfr unsigned short   volatile DMA_DCHPRI0          absolute 0x40008103;
    sbit  CHPRI0_DMA_DCHPRI0_bit at DMA_DCHPRI0.B0;
    sbit  CHPRI1_DMA_DCHPRI0_bit at DMA_DCHPRI0.B1;
    sbit  CHPRI2_DMA_DCHPRI0_bit at DMA_DCHPRI0.B2;
    sbit  CHPRI3_DMA_DCHPRI0_bit at DMA_DCHPRI0.B3;
    sbit  GRPPRI0_DMA_DCHPRI0_bit at DMA_DCHPRI0.B4;
    sbit  GRPPRI1_DMA_DCHPRI0_bit at DMA_DCHPRI0.B5;
    sbit  DPA_DMA_DCHPRI0_bit at DMA_DCHPRI0.B6;
    sbit  ECP_DMA_DCHPRI0_bit at DMA_DCHPRI0.B7;

sfr unsigned short   volatile DMA_DCHPRI7          absolute 0x40008104;
    sbit  CHPRI0_DMA_DCHPRI7_bit at DMA_DCHPRI7.B0;
    sbit  CHPRI1_DMA_DCHPRI7_bit at DMA_DCHPRI7.B1;
    sbit  CHPRI2_DMA_DCHPRI7_bit at DMA_DCHPRI7.B2;
    sbit  CHPRI3_DMA_DCHPRI7_bit at DMA_DCHPRI7.B3;
    sbit  GRPPRI0_DMA_DCHPRI7_bit at DMA_DCHPRI7.B4;
    sbit  GRPPRI1_DMA_DCHPRI7_bit at DMA_DCHPRI7.B5;
    sbit  DPA_DMA_DCHPRI7_bit at DMA_DCHPRI7.B6;
    sbit  ECP_DMA_DCHPRI7_bit at DMA_DCHPRI7.B7;

sfr unsigned short   volatile DMA_DCHPRI6          absolute 0x40008105;
    sbit  CHPRI0_DMA_DCHPRI6_bit at DMA_DCHPRI6.B0;
    sbit  CHPRI1_DMA_DCHPRI6_bit at DMA_DCHPRI6.B1;
    sbit  CHPRI2_DMA_DCHPRI6_bit at DMA_DCHPRI6.B2;
    sbit  CHPRI3_DMA_DCHPRI6_bit at DMA_DCHPRI6.B3;
    sbit  GRPPRI0_DMA_DCHPRI6_bit at DMA_DCHPRI6.B4;
    sbit  GRPPRI1_DMA_DCHPRI6_bit at DMA_DCHPRI6.B5;
    sbit  DPA_DMA_DCHPRI6_bit at DMA_DCHPRI6.B6;
    sbit  ECP_DMA_DCHPRI6_bit at DMA_DCHPRI6.B7;

sfr unsigned short   volatile DMA_DCHPRI5          absolute 0x40008106;
    sbit  CHPRI0_DMA_DCHPRI5_bit at DMA_DCHPRI5.B0;
    sbit  CHPRI1_DMA_DCHPRI5_bit at DMA_DCHPRI5.B1;
    sbit  CHPRI2_DMA_DCHPRI5_bit at DMA_DCHPRI5.B2;
    sbit  CHPRI3_DMA_DCHPRI5_bit at DMA_DCHPRI5.B3;
    sbit  GRPPRI0_DMA_DCHPRI5_bit at DMA_DCHPRI5.B4;
    sbit  GRPPRI1_DMA_DCHPRI5_bit at DMA_DCHPRI5.B5;
    sbit  DPA_DMA_DCHPRI5_bit at DMA_DCHPRI5.B6;
    sbit  ECP_DMA_DCHPRI5_bit at DMA_DCHPRI5.B7;

sfr unsigned short   volatile DMA_DCHPRI4          absolute 0x40008107;
    sbit  CHPRI0_DMA_DCHPRI4_bit at DMA_DCHPRI4.B0;
    sbit  CHPRI1_DMA_DCHPRI4_bit at DMA_DCHPRI4.B1;
    sbit  CHPRI2_DMA_DCHPRI4_bit at DMA_DCHPRI4.B2;
    sbit  CHPRI3_DMA_DCHPRI4_bit at DMA_DCHPRI4.B3;
    sbit  GRPPRI0_DMA_DCHPRI4_bit at DMA_DCHPRI4.B4;
    sbit  GRPPRI1_DMA_DCHPRI4_bit at DMA_DCHPRI4.B5;
    sbit  DPA_DMA_DCHPRI4_bit at DMA_DCHPRI4.B6;
    sbit  ECP_DMA_DCHPRI4_bit at DMA_DCHPRI4.B7;

sfr unsigned short   volatile DMA_DCHPRI11         absolute 0x40008108;
    sbit  CHPRI0_DMA_DCHPRI11_bit at DMA_DCHPRI11.B0;
    sbit  CHPRI1_DMA_DCHPRI11_bit at DMA_DCHPRI11.B1;
    sbit  CHPRI2_DMA_DCHPRI11_bit at DMA_DCHPRI11.B2;
    sbit  CHPRI3_DMA_DCHPRI11_bit at DMA_DCHPRI11.B3;
    sbit  GRPPRI0_DMA_DCHPRI11_bit at DMA_DCHPRI11.B4;
    sbit  GRPPRI1_DMA_DCHPRI11_bit at DMA_DCHPRI11.B5;
    sbit  DPA_DMA_DCHPRI11_bit at DMA_DCHPRI11.B6;
    sbit  ECP_DMA_DCHPRI11_bit at DMA_DCHPRI11.B7;

sfr unsigned short   volatile DMA_DCHPRI10         absolute 0x40008109;
    sbit  CHPRI0_DMA_DCHPRI10_bit at DMA_DCHPRI10.B0;
    sbit  CHPRI1_DMA_DCHPRI10_bit at DMA_DCHPRI10.B1;
    sbit  CHPRI2_DMA_DCHPRI10_bit at DMA_DCHPRI10.B2;
    sbit  CHPRI3_DMA_DCHPRI10_bit at DMA_DCHPRI10.B3;
    sbit  GRPPRI0_DMA_DCHPRI10_bit at DMA_DCHPRI10.B4;
    sbit  GRPPRI1_DMA_DCHPRI10_bit at DMA_DCHPRI10.B5;
    sbit  DPA_DMA_DCHPRI10_bit at DMA_DCHPRI10.B6;
    sbit  ECP_DMA_DCHPRI10_bit at DMA_DCHPRI10.B7;

sfr unsigned short   volatile DMA_DCHPRI9          absolute 0x4000810A;
    sbit  CHPRI0_DMA_DCHPRI9_bit at DMA_DCHPRI9.B0;
    sbit  CHPRI1_DMA_DCHPRI9_bit at DMA_DCHPRI9.B1;
    sbit  CHPRI2_DMA_DCHPRI9_bit at DMA_DCHPRI9.B2;
    sbit  CHPRI3_DMA_DCHPRI9_bit at DMA_DCHPRI9.B3;
    sbit  GRPPRI0_DMA_DCHPRI9_bit at DMA_DCHPRI9.B4;
    sbit  GRPPRI1_DMA_DCHPRI9_bit at DMA_DCHPRI9.B5;
    sbit  DPA_DMA_DCHPRI9_bit at DMA_DCHPRI9.B6;
    sbit  ECP_DMA_DCHPRI9_bit at DMA_DCHPRI9.B7;

sfr unsigned short   volatile DMA_DCHPRI8          absolute 0x4000810B;
    sbit  CHPRI0_DMA_DCHPRI8_bit at DMA_DCHPRI8.B0;
    sbit  CHPRI1_DMA_DCHPRI8_bit at DMA_DCHPRI8.B1;
    sbit  CHPRI2_DMA_DCHPRI8_bit at DMA_DCHPRI8.B2;
    sbit  CHPRI3_DMA_DCHPRI8_bit at DMA_DCHPRI8.B3;
    sbit  GRPPRI0_DMA_DCHPRI8_bit at DMA_DCHPRI8.B4;
    sbit  GRPPRI1_DMA_DCHPRI8_bit at DMA_DCHPRI8.B5;
    sbit  DPA_DMA_DCHPRI8_bit at DMA_DCHPRI8.B6;
    sbit  ECP_DMA_DCHPRI8_bit at DMA_DCHPRI8.B7;

sfr unsigned short   volatile DMA_DCHPRI15         absolute 0x4000810C;
    sbit  CHPRI0_DMA_DCHPRI15_bit at DMA_DCHPRI15.B0;
    sbit  CHPRI1_DMA_DCHPRI15_bit at DMA_DCHPRI15.B1;
    sbit  CHPRI2_DMA_DCHPRI15_bit at DMA_DCHPRI15.B2;
    sbit  CHPRI3_DMA_DCHPRI15_bit at DMA_DCHPRI15.B3;
    sbit  GRPPRI0_DMA_DCHPRI15_bit at DMA_DCHPRI15.B4;
    sbit  GRPPRI1_DMA_DCHPRI15_bit at DMA_DCHPRI15.B5;
    sbit  DPA_DMA_DCHPRI15_bit at DMA_DCHPRI15.B6;
    sbit  ECP_DMA_DCHPRI15_bit at DMA_DCHPRI15.B7;

sfr unsigned short   volatile DMA_DCHPRI14         absolute 0x4000810D;
    sbit  CHPRI0_DMA_DCHPRI14_bit at DMA_DCHPRI14.B0;
    sbit  CHPRI1_DMA_DCHPRI14_bit at DMA_DCHPRI14.B1;
    sbit  CHPRI2_DMA_DCHPRI14_bit at DMA_DCHPRI14.B2;
    sbit  CHPRI3_DMA_DCHPRI14_bit at DMA_DCHPRI14.B3;
    sbit  GRPPRI0_DMA_DCHPRI14_bit at DMA_DCHPRI14.B4;
    sbit  GRPPRI1_DMA_DCHPRI14_bit at DMA_DCHPRI14.B5;
    sbit  DPA_DMA_DCHPRI14_bit at DMA_DCHPRI14.B6;
    sbit  ECP_DMA_DCHPRI14_bit at DMA_DCHPRI14.B7;

sfr unsigned short   volatile DMA_DCHPRI13         absolute 0x4000810E;
    sbit  CHPRI0_DMA_DCHPRI13_bit at DMA_DCHPRI13.B0;
    sbit  CHPRI1_DMA_DCHPRI13_bit at DMA_DCHPRI13.B1;
    sbit  CHPRI2_DMA_DCHPRI13_bit at DMA_DCHPRI13.B2;
    sbit  CHPRI3_DMA_DCHPRI13_bit at DMA_DCHPRI13.B3;
    sbit  GRPPRI0_DMA_DCHPRI13_bit at DMA_DCHPRI13.B4;
    sbit  GRPPRI1_DMA_DCHPRI13_bit at DMA_DCHPRI13.B5;
    sbit  DPA_DMA_DCHPRI13_bit at DMA_DCHPRI13.B6;
    sbit  ECP_DMA_DCHPRI13_bit at DMA_DCHPRI13.B7;

sfr unsigned short   volatile DMA_DCHPRI12         absolute 0x4000810F;
    sbit  CHPRI0_DMA_DCHPRI12_bit at DMA_DCHPRI12.B0;
    sbit  CHPRI1_DMA_DCHPRI12_bit at DMA_DCHPRI12.B1;
    sbit  CHPRI2_DMA_DCHPRI12_bit at DMA_DCHPRI12.B2;
    sbit  CHPRI3_DMA_DCHPRI12_bit at DMA_DCHPRI12.B3;
    sbit  GRPPRI0_DMA_DCHPRI12_bit at DMA_DCHPRI12.B4;
    sbit  GRPPRI1_DMA_DCHPRI12_bit at DMA_DCHPRI12.B5;
    sbit  DPA_DMA_DCHPRI12_bit at DMA_DCHPRI12.B6;
    sbit  ECP_DMA_DCHPRI12_bit at DMA_DCHPRI12.B7;

sfr unsigned short   volatile DMA_DCHPRI19         absolute 0x40008110;
    sbit  CHPRI0_DMA_DCHPRI19_bit at DMA_DCHPRI19.B0;
    sbit  CHPRI1_DMA_DCHPRI19_bit at DMA_DCHPRI19.B1;
    sbit  CHPRI2_DMA_DCHPRI19_bit at DMA_DCHPRI19.B2;
    sbit  CHPRI3_DMA_DCHPRI19_bit at DMA_DCHPRI19.B3;
    sbit  GRPPRI0_DMA_DCHPRI19_bit at DMA_DCHPRI19.B4;
    sbit  GRPPRI1_DMA_DCHPRI19_bit at DMA_DCHPRI19.B5;
    sbit  DPA_DMA_DCHPRI19_bit at DMA_DCHPRI19.B6;
    sbit  ECP_DMA_DCHPRI19_bit at DMA_DCHPRI19.B7;

sfr unsigned short   volatile DMA_DCHPRI18         absolute 0x40008111;
    sbit  CHPRI0_DMA_DCHPRI18_bit at DMA_DCHPRI18.B0;
    sbit  CHPRI1_DMA_DCHPRI18_bit at DMA_DCHPRI18.B1;
    sbit  CHPRI2_DMA_DCHPRI18_bit at DMA_DCHPRI18.B2;
    sbit  CHPRI3_DMA_DCHPRI18_bit at DMA_DCHPRI18.B3;
    sbit  GRPPRI0_DMA_DCHPRI18_bit at DMA_DCHPRI18.B4;
    sbit  GRPPRI1_DMA_DCHPRI18_bit at DMA_DCHPRI18.B5;
    sbit  DPA_DMA_DCHPRI18_bit at DMA_DCHPRI18.B6;
    sbit  ECP_DMA_DCHPRI18_bit at DMA_DCHPRI18.B7;

sfr unsigned short   volatile DMA_DCHPRI17         absolute 0x40008112;
    sbit  CHPRI0_DMA_DCHPRI17_bit at DMA_DCHPRI17.B0;
    sbit  CHPRI1_DMA_DCHPRI17_bit at DMA_DCHPRI17.B1;
    sbit  CHPRI2_DMA_DCHPRI17_bit at DMA_DCHPRI17.B2;
    sbit  CHPRI3_DMA_DCHPRI17_bit at DMA_DCHPRI17.B3;
    sbit  GRPPRI0_DMA_DCHPRI17_bit at DMA_DCHPRI17.B4;
    sbit  GRPPRI1_DMA_DCHPRI17_bit at DMA_DCHPRI17.B5;
    sbit  DPA_DMA_DCHPRI17_bit at DMA_DCHPRI17.B6;
    sbit  ECP_DMA_DCHPRI17_bit at DMA_DCHPRI17.B7;

sfr unsigned short   volatile DMA_DCHPRI16         absolute 0x40008113;
    sbit  CHPRI0_DMA_DCHPRI16_bit at DMA_DCHPRI16.B0;
    sbit  CHPRI1_DMA_DCHPRI16_bit at DMA_DCHPRI16.B1;
    sbit  CHPRI2_DMA_DCHPRI16_bit at DMA_DCHPRI16.B2;
    sbit  CHPRI3_DMA_DCHPRI16_bit at DMA_DCHPRI16.B3;
    sbit  GRPPRI0_DMA_DCHPRI16_bit at DMA_DCHPRI16.B4;
    sbit  GRPPRI1_DMA_DCHPRI16_bit at DMA_DCHPRI16.B5;
    sbit  DPA_DMA_DCHPRI16_bit at DMA_DCHPRI16.B6;
    sbit  ECP_DMA_DCHPRI16_bit at DMA_DCHPRI16.B7;

sfr unsigned short   volatile DMA_DCHPRI23         absolute 0x40008114;
    sbit  CHPRI0_DMA_DCHPRI23_bit at DMA_DCHPRI23.B0;
    sbit  CHPRI1_DMA_DCHPRI23_bit at DMA_DCHPRI23.B1;
    sbit  CHPRI2_DMA_DCHPRI23_bit at DMA_DCHPRI23.B2;
    sbit  CHPRI3_DMA_DCHPRI23_bit at DMA_DCHPRI23.B3;
    sbit  GRPPRI0_DMA_DCHPRI23_bit at DMA_DCHPRI23.B4;
    sbit  GRPPRI1_DMA_DCHPRI23_bit at DMA_DCHPRI23.B5;
    sbit  DPA_DMA_DCHPRI23_bit at DMA_DCHPRI23.B6;
    sbit  ECP_DMA_DCHPRI23_bit at DMA_DCHPRI23.B7;

sfr unsigned short   volatile DMA_DCHPRI22         absolute 0x40008115;
    sbit  CHPRI0_DMA_DCHPRI22_bit at DMA_DCHPRI22.B0;
    sbit  CHPRI1_DMA_DCHPRI22_bit at DMA_DCHPRI22.B1;
    sbit  CHPRI2_DMA_DCHPRI22_bit at DMA_DCHPRI22.B2;
    sbit  CHPRI3_DMA_DCHPRI22_bit at DMA_DCHPRI22.B3;
    sbit  GRPPRI0_DMA_DCHPRI22_bit at DMA_DCHPRI22.B4;
    sbit  GRPPRI1_DMA_DCHPRI22_bit at DMA_DCHPRI22.B5;
    sbit  DPA_DMA_DCHPRI22_bit at DMA_DCHPRI22.B6;
    sbit  ECP_DMA_DCHPRI22_bit at DMA_DCHPRI22.B7;

sfr unsigned short   volatile DMA_DCHPRI21         absolute 0x40008116;
    sbit  CHPRI0_DMA_DCHPRI21_bit at DMA_DCHPRI21.B0;
    sbit  CHPRI1_DMA_DCHPRI21_bit at DMA_DCHPRI21.B1;
    sbit  CHPRI2_DMA_DCHPRI21_bit at DMA_DCHPRI21.B2;
    sbit  CHPRI3_DMA_DCHPRI21_bit at DMA_DCHPRI21.B3;
    sbit  GRPPRI0_DMA_DCHPRI21_bit at DMA_DCHPRI21.B4;
    sbit  GRPPRI1_DMA_DCHPRI21_bit at DMA_DCHPRI21.B5;
    sbit  DPA_DMA_DCHPRI21_bit at DMA_DCHPRI21.B6;
    sbit  ECP_DMA_DCHPRI21_bit at DMA_DCHPRI21.B7;

sfr unsigned short   volatile DMA_DCHPRI20         absolute 0x40008117;
    sbit  CHPRI0_DMA_DCHPRI20_bit at DMA_DCHPRI20.B0;
    sbit  CHPRI1_DMA_DCHPRI20_bit at DMA_DCHPRI20.B1;
    sbit  CHPRI2_DMA_DCHPRI20_bit at DMA_DCHPRI20.B2;
    sbit  CHPRI3_DMA_DCHPRI20_bit at DMA_DCHPRI20.B3;
    sbit  GRPPRI0_DMA_DCHPRI20_bit at DMA_DCHPRI20.B4;
    sbit  GRPPRI1_DMA_DCHPRI20_bit at DMA_DCHPRI20.B5;
    sbit  DPA_DMA_DCHPRI20_bit at DMA_DCHPRI20.B6;
    sbit  ECP_DMA_DCHPRI20_bit at DMA_DCHPRI20.B7;

sfr unsigned short   volatile DMA_DCHPRI27         absolute 0x40008118;
    sbit  CHPRI0_DMA_DCHPRI27_bit at DMA_DCHPRI27.B0;
    sbit  CHPRI1_DMA_DCHPRI27_bit at DMA_DCHPRI27.B1;
    sbit  CHPRI2_DMA_DCHPRI27_bit at DMA_DCHPRI27.B2;
    sbit  CHPRI3_DMA_DCHPRI27_bit at DMA_DCHPRI27.B3;
    sbit  GRPPRI0_DMA_DCHPRI27_bit at DMA_DCHPRI27.B4;
    sbit  GRPPRI1_DMA_DCHPRI27_bit at DMA_DCHPRI27.B5;
    sbit  DPA_DMA_DCHPRI27_bit at DMA_DCHPRI27.B6;
    sbit  ECP_DMA_DCHPRI27_bit at DMA_DCHPRI27.B7;

sfr unsigned short   volatile DMA_DCHPRI26         absolute 0x40008119;
    sbit  CHPRI0_DMA_DCHPRI26_bit at DMA_DCHPRI26.B0;
    sbit  CHPRI1_DMA_DCHPRI26_bit at DMA_DCHPRI26.B1;
    sbit  CHPRI2_DMA_DCHPRI26_bit at DMA_DCHPRI26.B2;
    sbit  CHPRI3_DMA_DCHPRI26_bit at DMA_DCHPRI26.B3;
    sbit  GRPPRI0_DMA_DCHPRI26_bit at DMA_DCHPRI26.B4;
    sbit  GRPPRI1_DMA_DCHPRI26_bit at DMA_DCHPRI26.B5;
    sbit  DPA_DMA_DCHPRI26_bit at DMA_DCHPRI26.B6;
    sbit  ECP_DMA_DCHPRI26_bit at DMA_DCHPRI26.B7;

sfr unsigned short   volatile DMA_DCHPRI25         absolute 0x4000811A;
    sbit  CHPRI0_DMA_DCHPRI25_bit at DMA_DCHPRI25.B0;
    sbit  CHPRI1_DMA_DCHPRI25_bit at DMA_DCHPRI25.B1;
    sbit  CHPRI2_DMA_DCHPRI25_bit at DMA_DCHPRI25.B2;
    sbit  CHPRI3_DMA_DCHPRI25_bit at DMA_DCHPRI25.B3;
    sbit  GRPPRI0_DMA_DCHPRI25_bit at DMA_DCHPRI25.B4;
    sbit  GRPPRI1_DMA_DCHPRI25_bit at DMA_DCHPRI25.B5;
    sbit  DPA_DMA_DCHPRI25_bit at DMA_DCHPRI25.B6;
    sbit  ECP_DMA_DCHPRI25_bit at DMA_DCHPRI25.B7;

sfr unsigned short   volatile DMA_DCHPRI24         absolute 0x4000811B;
    sbit  CHPRI0_DMA_DCHPRI24_bit at DMA_DCHPRI24.B0;
    sbit  CHPRI1_DMA_DCHPRI24_bit at DMA_DCHPRI24.B1;
    sbit  CHPRI2_DMA_DCHPRI24_bit at DMA_DCHPRI24.B2;
    sbit  CHPRI3_DMA_DCHPRI24_bit at DMA_DCHPRI24.B3;
    sbit  GRPPRI0_DMA_DCHPRI24_bit at DMA_DCHPRI24.B4;
    sbit  GRPPRI1_DMA_DCHPRI24_bit at DMA_DCHPRI24.B5;
    sbit  DPA_DMA_DCHPRI24_bit at DMA_DCHPRI24.B6;
    sbit  ECP_DMA_DCHPRI24_bit at DMA_DCHPRI24.B7;

sfr unsigned short   volatile DMA_DCHPRI31         absolute 0x4000811C;
    sbit  CHPRI0_DMA_DCHPRI31_bit at DMA_DCHPRI31.B0;
    sbit  CHPRI1_DMA_DCHPRI31_bit at DMA_DCHPRI31.B1;
    sbit  CHPRI2_DMA_DCHPRI31_bit at DMA_DCHPRI31.B2;
    sbit  CHPRI3_DMA_DCHPRI31_bit at DMA_DCHPRI31.B3;
    sbit  GRPPRI0_DMA_DCHPRI31_bit at DMA_DCHPRI31.B4;
    sbit  GRPPRI1_DMA_DCHPRI31_bit at DMA_DCHPRI31.B5;
    sbit  DPA_DMA_DCHPRI31_bit at DMA_DCHPRI31.B6;
    sbit  ECP_DMA_DCHPRI31_bit at DMA_DCHPRI31.B7;

sfr unsigned short   volatile DMA_DCHPRI30         absolute 0x4000811D;
    sbit  CHPRI0_DMA_DCHPRI30_bit at DMA_DCHPRI30.B0;
    sbit  CHPRI1_DMA_DCHPRI30_bit at DMA_DCHPRI30.B1;
    sbit  CHPRI2_DMA_DCHPRI30_bit at DMA_DCHPRI30.B2;
    sbit  CHPRI3_DMA_DCHPRI30_bit at DMA_DCHPRI30.B3;
    sbit  GRPPRI0_DMA_DCHPRI30_bit at DMA_DCHPRI30.B4;
    sbit  GRPPRI1_DMA_DCHPRI30_bit at DMA_DCHPRI30.B5;
    sbit  DPA_DMA_DCHPRI30_bit at DMA_DCHPRI30.B6;
    sbit  ECP_DMA_DCHPRI30_bit at DMA_DCHPRI30.B7;

sfr unsigned short   volatile DMA_DCHPRI29         absolute 0x4000811E;
    sbit  CHPRI0_DMA_DCHPRI29_bit at DMA_DCHPRI29.B0;
    sbit  CHPRI1_DMA_DCHPRI29_bit at DMA_DCHPRI29.B1;
    sbit  CHPRI2_DMA_DCHPRI29_bit at DMA_DCHPRI29.B2;
    sbit  CHPRI3_DMA_DCHPRI29_bit at DMA_DCHPRI29.B3;
    sbit  GRPPRI0_DMA_DCHPRI29_bit at DMA_DCHPRI29.B4;
    sbit  GRPPRI1_DMA_DCHPRI29_bit at DMA_DCHPRI29.B5;
    sbit  DPA_DMA_DCHPRI29_bit at DMA_DCHPRI29.B6;
    sbit  ECP_DMA_DCHPRI29_bit at DMA_DCHPRI29.B7;

sfr unsigned short   volatile DMA_DCHPRI28         absolute 0x4000811F;
    sbit  CHPRI0_DMA_DCHPRI28_bit at DMA_DCHPRI28.B0;
    sbit  CHPRI1_DMA_DCHPRI28_bit at DMA_DCHPRI28.B1;
    sbit  CHPRI2_DMA_DCHPRI28_bit at DMA_DCHPRI28.B2;
    sbit  CHPRI3_DMA_DCHPRI28_bit at DMA_DCHPRI28.B3;
    sbit  GRPPRI0_DMA_DCHPRI28_bit at DMA_DCHPRI28.B4;
    sbit  GRPPRI1_DMA_DCHPRI28_bit at DMA_DCHPRI28.B5;
    sbit  DPA_DMA_DCHPRI28_bit at DMA_DCHPRI28.B6;
    sbit  ECP_DMA_DCHPRI28_bit at DMA_DCHPRI28.B7;

sfr unsigned long   volatile DMA_TCD0_SADDR       absolute 0x40009000;
    const register unsigned short int SADDR0 = 0;
    sbit  SADDR0_bit at DMA_TCD0_SADDR.B0;
    const register unsigned short int SADDR1 = 1;
    sbit  SADDR1_bit at DMA_TCD0_SADDR.B1;
    const register unsigned short int SADDR2 = 2;
    sbit  SADDR2_bit at DMA_TCD0_SADDR.B2;
    const register unsigned short int SADDR3 = 3;
    sbit  SADDR3_bit at DMA_TCD0_SADDR.B3;
    const register unsigned short int SADDR4 = 4;
    sbit  SADDR4_bit at DMA_TCD0_SADDR.B4;
    const register unsigned short int SADDR5 = 5;
    sbit  SADDR5_bit at DMA_TCD0_SADDR.B5;
    const register unsigned short int SADDR6 = 6;
    sbit  SADDR6_bit at DMA_TCD0_SADDR.B6;
    const register unsigned short int SADDR7 = 7;
    sbit  SADDR7_bit at DMA_TCD0_SADDR.B7;
    const register unsigned short int SADDR8 = 8;
    sbit  SADDR8_bit at DMA_TCD0_SADDR.B8;
    const register unsigned short int SADDR9 = 9;
    sbit  SADDR9_bit at DMA_TCD0_SADDR.B9;
    const register unsigned short int SADDR10 = 10;
    sbit  SADDR10_bit at DMA_TCD0_SADDR.B10;
    const register unsigned short int SADDR11 = 11;
    sbit  SADDR11_bit at DMA_TCD0_SADDR.B11;
    const register unsigned short int SADDR12 = 12;
    sbit  SADDR12_bit at DMA_TCD0_SADDR.B12;
    const register unsigned short int SADDR13 = 13;
    sbit  SADDR13_bit at DMA_TCD0_SADDR.B13;
    const register unsigned short int SADDR14 = 14;
    sbit  SADDR14_bit at DMA_TCD0_SADDR.B14;
    const register unsigned short int SADDR15 = 15;
    sbit  SADDR15_bit at DMA_TCD0_SADDR.B15;
    const register unsigned short int SADDR16 = 16;
    sbit  SADDR16_bit at DMA_TCD0_SADDR.B16;
    const register unsigned short int SADDR17 = 17;
    sbit  SADDR17_bit at DMA_TCD0_SADDR.B17;
    const register unsigned short int SADDR18 = 18;
    sbit  SADDR18_bit at DMA_TCD0_SADDR.B18;
    const register unsigned short int SADDR19 = 19;
    sbit  SADDR19_bit at DMA_TCD0_SADDR.B19;
    const register unsigned short int SADDR20 = 20;
    sbit  SADDR20_bit at DMA_TCD0_SADDR.B20;
    const register unsigned short int SADDR21 = 21;
    sbit  SADDR21_bit at DMA_TCD0_SADDR.B21;
    const register unsigned short int SADDR22 = 22;
    sbit  SADDR22_bit at DMA_TCD0_SADDR.B22;
    const register unsigned short int SADDR23 = 23;
    sbit  SADDR23_bit at DMA_TCD0_SADDR.B23;
    const register unsigned short int SADDR24 = 24;
    sbit  SADDR24_bit at DMA_TCD0_SADDR.B24;
    const register unsigned short int SADDR25 = 25;
    sbit  SADDR25_bit at DMA_TCD0_SADDR.B25;
    const register unsigned short int SADDR26 = 26;
    sbit  SADDR26_bit at DMA_TCD0_SADDR.B26;
    const register unsigned short int SADDR27 = 27;
    sbit  SADDR27_bit at DMA_TCD0_SADDR.B27;
    const register unsigned short int SADDR28 = 28;
    sbit  SADDR28_bit at DMA_TCD0_SADDR.B28;
    const register unsigned short int SADDR29 = 29;
    sbit  SADDR29_bit at DMA_TCD0_SADDR.B29;
    const register unsigned short int SADDR30 = 30;
    sbit  SADDR30_bit at DMA_TCD0_SADDR.B30;
    const register unsigned short int SADDR31 = 31;
    sbit  SADDR31_bit at DMA_TCD0_SADDR.B31;

sfr unsigned long   volatile DMA_TCD1_SADDR       absolute 0x40009020;
    sbit  SADDR0_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B0;
    sbit  SADDR1_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B1;
    sbit  SADDR2_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B2;
    sbit  SADDR3_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B3;
    sbit  SADDR4_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B4;
    sbit  SADDR5_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B5;
    sbit  SADDR6_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B6;
    sbit  SADDR7_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B7;
    sbit  SADDR8_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B8;
    sbit  SADDR9_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B9;
    sbit  SADDR10_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B10;
    sbit  SADDR11_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B11;
    sbit  SADDR12_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B12;
    sbit  SADDR13_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B13;
    sbit  SADDR14_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B14;
    sbit  SADDR15_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B15;
    sbit  SADDR16_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B16;
    sbit  SADDR17_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B17;
    sbit  SADDR18_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B18;
    sbit  SADDR19_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B19;
    sbit  SADDR20_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B20;
    sbit  SADDR21_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B21;
    sbit  SADDR22_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B22;
    sbit  SADDR23_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B23;
    sbit  SADDR24_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B24;
    sbit  SADDR25_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B25;
    sbit  SADDR26_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B26;
    sbit  SADDR27_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B27;
    sbit  SADDR28_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B28;
    sbit  SADDR29_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B29;
    sbit  SADDR30_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B30;
    sbit  SADDR31_DMA_TCD1_SADDR_bit at DMA_TCD1_SADDR.B31;

sfr unsigned long   volatile DMA_TCD2_SADDR       absolute 0x40009040;
    sbit  SADDR0_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B0;
    sbit  SADDR1_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B1;
    sbit  SADDR2_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B2;
    sbit  SADDR3_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B3;
    sbit  SADDR4_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B4;
    sbit  SADDR5_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B5;
    sbit  SADDR6_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B6;
    sbit  SADDR7_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B7;
    sbit  SADDR8_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B8;
    sbit  SADDR9_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B9;
    sbit  SADDR10_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B10;
    sbit  SADDR11_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B11;
    sbit  SADDR12_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B12;
    sbit  SADDR13_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B13;
    sbit  SADDR14_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B14;
    sbit  SADDR15_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B15;
    sbit  SADDR16_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B16;
    sbit  SADDR17_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B17;
    sbit  SADDR18_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B18;
    sbit  SADDR19_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B19;
    sbit  SADDR20_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B20;
    sbit  SADDR21_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B21;
    sbit  SADDR22_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B22;
    sbit  SADDR23_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B23;
    sbit  SADDR24_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B24;
    sbit  SADDR25_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B25;
    sbit  SADDR26_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B26;
    sbit  SADDR27_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B27;
    sbit  SADDR28_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B28;
    sbit  SADDR29_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B29;
    sbit  SADDR30_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B30;
    sbit  SADDR31_DMA_TCD2_SADDR_bit at DMA_TCD2_SADDR.B31;

sfr unsigned long   volatile DMA_TCD3_SADDR       absolute 0x40009060;
    sbit  SADDR0_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B0;
    sbit  SADDR1_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B1;
    sbit  SADDR2_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B2;
    sbit  SADDR3_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B3;
    sbit  SADDR4_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B4;
    sbit  SADDR5_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B5;
    sbit  SADDR6_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B6;
    sbit  SADDR7_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B7;
    sbit  SADDR8_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B8;
    sbit  SADDR9_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B9;
    sbit  SADDR10_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B10;
    sbit  SADDR11_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B11;
    sbit  SADDR12_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B12;
    sbit  SADDR13_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B13;
    sbit  SADDR14_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B14;
    sbit  SADDR15_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B15;
    sbit  SADDR16_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B16;
    sbit  SADDR17_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B17;
    sbit  SADDR18_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B18;
    sbit  SADDR19_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B19;
    sbit  SADDR20_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B20;
    sbit  SADDR21_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B21;
    sbit  SADDR22_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B22;
    sbit  SADDR23_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B23;
    sbit  SADDR24_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B24;
    sbit  SADDR25_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B25;
    sbit  SADDR26_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B26;
    sbit  SADDR27_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B27;
    sbit  SADDR28_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B28;
    sbit  SADDR29_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B29;
    sbit  SADDR30_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B30;
    sbit  SADDR31_DMA_TCD3_SADDR_bit at DMA_TCD3_SADDR.B31;

sfr unsigned long   volatile DMA_TCD4_SADDR       absolute 0x40009080;
    sbit  SADDR0_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B0;
    sbit  SADDR1_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B1;
    sbit  SADDR2_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B2;
    sbit  SADDR3_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B3;
    sbit  SADDR4_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B4;
    sbit  SADDR5_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B5;
    sbit  SADDR6_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B6;
    sbit  SADDR7_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B7;
    sbit  SADDR8_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B8;
    sbit  SADDR9_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B9;
    sbit  SADDR10_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B10;
    sbit  SADDR11_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B11;
    sbit  SADDR12_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B12;
    sbit  SADDR13_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B13;
    sbit  SADDR14_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B14;
    sbit  SADDR15_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B15;
    sbit  SADDR16_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B16;
    sbit  SADDR17_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B17;
    sbit  SADDR18_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B18;
    sbit  SADDR19_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B19;
    sbit  SADDR20_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B20;
    sbit  SADDR21_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B21;
    sbit  SADDR22_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B22;
    sbit  SADDR23_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B23;
    sbit  SADDR24_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B24;
    sbit  SADDR25_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B25;
    sbit  SADDR26_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B26;
    sbit  SADDR27_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B27;
    sbit  SADDR28_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B28;
    sbit  SADDR29_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B29;
    sbit  SADDR30_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B30;
    sbit  SADDR31_DMA_TCD4_SADDR_bit at DMA_TCD4_SADDR.B31;

sfr unsigned long   volatile DMA_TCD5_SADDR       absolute 0x400090A0;
    sbit  SADDR0_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B0;
    sbit  SADDR1_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B1;
    sbit  SADDR2_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B2;
    sbit  SADDR3_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B3;
    sbit  SADDR4_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B4;
    sbit  SADDR5_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B5;
    sbit  SADDR6_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B6;
    sbit  SADDR7_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B7;
    sbit  SADDR8_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B8;
    sbit  SADDR9_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B9;
    sbit  SADDR10_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B10;
    sbit  SADDR11_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B11;
    sbit  SADDR12_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B12;
    sbit  SADDR13_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B13;
    sbit  SADDR14_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B14;
    sbit  SADDR15_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B15;
    sbit  SADDR16_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B16;
    sbit  SADDR17_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B17;
    sbit  SADDR18_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B18;
    sbit  SADDR19_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B19;
    sbit  SADDR20_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B20;
    sbit  SADDR21_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B21;
    sbit  SADDR22_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B22;
    sbit  SADDR23_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B23;
    sbit  SADDR24_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B24;
    sbit  SADDR25_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B25;
    sbit  SADDR26_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B26;
    sbit  SADDR27_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B27;
    sbit  SADDR28_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B28;
    sbit  SADDR29_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B29;
    sbit  SADDR30_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B30;
    sbit  SADDR31_DMA_TCD5_SADDR_bit at DMA_TCD5_SADDR.B31;

sfr unsigned long   volatile DMA_TCD6_SADDR       absolute 0x400090C0;
    sbit  SADDR0_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B0;
    sbit  SADDR1_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B1;
    sbit  SADDR2_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B2;
    sbit  SADDR3_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B3;
    sbit  SADDR4_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B4;
    sbit  SADDR5_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B5;
    sbit  SADDR6_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B6;
    sbit  SADDR7_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B7;
    sbit  SADDR8_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B8;
    sbit  SADDR9_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B9;
    sbit  SADDR10_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B10;
    sbit  SADDR11_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B11;
    sbit  SADDR12_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B12;
    sbit  SADDR13_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B13;
    sbit  SADDR14_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B14;
    sbit  SADDR15_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B15;
    sbit  SADDR16_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B16;
    sbit  SADDR17_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B17;
    sbit  SADDR18_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B18;
    sbit  SADDR19_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B19;
    sbit  SADDR20_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B20;
    sbit  SADDR21_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B21;
    sbit  SADDR22_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B22;
    sbit  SADDR23_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B23;
    sbit  SADDR24_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B24;
    sbit  SADDR25_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B25;
    sbit  SADDR26_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B26;
    sbit  SADDR27_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B27;
    sbit  SADDR28_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B28;
    sbit  SADDR29_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B29;
    sbit  SADDR30_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B30;
    sbit  SADDR31_DMA_TCD6_SADDR_bit at DMA_TCD6_SADDR.B31;

sfr unsigned long   volatile DMA_TCD7_SADDR       absolute 0x400090E0;
    sbit  SADDR0_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B0;
    sbit  SADDR1_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B1;
    sbit  SADDR2_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B2;
    sbit  SADDR3_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B3;
    sbit  SADDR4_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B4;
    sbit  SADDR5_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B5;
    sbit  SADDR6_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B6;
    sbit  SADDR7_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B7;
    sbit  SADDR8_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B8;
    sbit  SADDR9_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B9;
    sbit  SADDR10_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B10;
    sbit  SADDR11_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B11;
    sbit  SADDR12_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B12;
    sbit  SADDR13_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B13;
    sbit  SADDR14_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B14;
    sbit  SADDR15_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B15;
    sbit  SADDR16_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B16;
    sbit  SADDR17_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B17;
    sbit  SADDR18_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B18;
    sbit  SADDR19_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B19;
    sbit  SADDR20_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B20;
    sbit  SADDR21_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B21;
    sbit  SADDR22_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B22;
    sbit  SADDR23_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B23;
    sbit  SADDR24_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B24;
    sbit  SADDR25_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B25;
    sbit  SADDR26_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B26;
    sbit  SADDR27_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B27;
    sbit  SADDR28_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B28;
    sbit  SADDR29_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B29;
    sbit  SADDR30_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B30;
    sbit  SADDR31_DMA_TCD7_SADDR_bit at DMA_TCD7_SADDR.B31;

sfr unsigned long   volatile DMA_TCD8_SADDR       absolute 0x40009100;
    sbit  SADDR0_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B0;
    sbit  SADDR1_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B1;
    sbit  SADDR2_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B2;
    sbit  SADDR3_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B3;
    sbit  SADDR4_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B4;
    sbit  SADDR5_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B5;
    sbit  SADDR6_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B6;
    sbit  SADDR7_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B7;
    sbit  SADDR8_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B8;
    sbit  SADDR9_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B9;
    sbit  SADDR10_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B10;
    sbit  SADDR11_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B11;
    sbit  SADDR12_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B12;
    sbit  SADDR13_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B13;
    sbit  SADDR14_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B14;
    sbit  SADDR15_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B15;
    sbit  SADDR16_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B16;
    sbit  SADDR17_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B17;
    sbit  SADDR18_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B18;
    sbit  SADDR19_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B19;
    sbit  SADDR20_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B20;
    sbit  SADDR21_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B21;
    sbit  SADDR22_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B22;
    sbit  SADDR23_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B23;
    sbit  SADDR24_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B24;
    sbit  SADDR25_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B25;
    sbit  SADDR26_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B26;
    sbit  SADDR27_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B27;
    sbit  SADDR28_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B28;
    sbit  SADDR29_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B29;
    sbit  SADDR30_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B30;
    sbit  SADDR31_DMA_TCD8_SADDR_bit at DMA_TCD8_SADDR.B31;

sfr unsigned long   volatile DMA_TCD9_SADDR       absolute 0x40009120;
    sbit  SADDR0_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B0;
    sbit  SADDR1_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B1;
    sbit  SADDR2_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B2;
    sbit  SADDR3_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B3;
    sbit  SADDR4_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B4;
    sbit  SADDR5_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B5;
    sbit  SADDR6_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B6;
    sbit  SADDR7_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B7;
    sbit  SADDR8_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B8;
    sbit  SADDR9_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B9;
    sbit  SADDR10_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B10;
    sbit  SADDR11_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B11;
    sbit  SADDR12_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B12;
    sbit  SADDR13_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B13;
    sbit  SADDR14_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B14;
    sbit  SADDR15_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B15;
    sbit  SADDR16_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B16;
    sbit  SADDR17_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B17;
    sbit  SADDR18_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B18;
    sbit  SADDR19_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B19;
    sbit  SADDR20_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B20;
    sbit  SADDR21_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B21;
    sbit  SADDR22_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B22;
    sbit  SADDR23_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B23;
    sbit  SADDR24_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B24;
    sbit  SADDR25_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B25;
    sbit  SADDR26_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B26;
    sbit  SADDR27_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B27;
    sbit  SADDR28_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B28;
    sbit  SADDR29_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B29;
    sbit  SADDR30_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B30;
    sbit  SADDR31_DMA_TCD9_SADDR_bit at DMA_TCD9_SADDR.B31;

sfr unsigned long   volatile DMA_TCD10_SADDR      absolute 0x40009140;
    sbit  SADDR0_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B0;
    sbit  SADDR1_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B1;
    sbit  SADDR2_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B2;
    sbit  SADDR3_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B3;
    sbit  SADDR4_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B4;
    sbit  SADDR5_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B5;
    sbit  SADDR6_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B6;
    sbit  SADDR7_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B7;
    sbit  SADDR8_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B8;
    sbit  SADDR9_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B9;
    sbit  SADDR10_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B10;
    sbit  SADDR11_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B11;
    sbit  SADDR12_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B12;
    sbit  SADDR13_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B13;
    sbit  SADDR14_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B14;
    sbit  SADDR15_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B15;
    sbit  SADDR16_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B16;
    sbit  SADDR17_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B17;
    sbit  SADDR18_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B18;
    sbit  SADDR19_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B19;
    sbit  SADDR20_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B20;
    sbit  SADDR21_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B21;
    sbit  SADDR22_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B22;
    sbit  SADDR23_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B23;
    sbit  SADDR24_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B24;
    sbit  SADDR25_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B25;
    sbit  SADDR26_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B26;
    sbit  SADDR27_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B27;
    sbit  SADDR28_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B28;
    sbit  SADDR29_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B29;
    sbit  SADDR30_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B30;
    sbit  SADDR31_DMA_TCD10_SADDR_bit at DMA_TCD10_SADDR.B31;

sfr unsigned long   volatile DMA_TCD11_SADDR      absolute 0x40009160;
    sbit  SADDR0_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B0;
    sbit  SADDR1_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B1;
    sbit  SADDR2_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B2;
    sbit  SADDR3_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B3;
    sbit  SADDR4_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B4;
    sbit  SADDR5_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B5;
    sbit  SADDR6_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B6;
    sbit  SADDR7_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B7;
    sbit  SADDR8_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B8;
    sbit  SADDR9_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B9;
    sbit  SADDR10_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B10;
    sbit  SADDR11_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B11;
    sbit  SADDR12_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B12;
    sbit  SADDR13_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B13;
    sbit  SADDR14_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B14;
    sbit  SADDR15_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B15;
    sbit  SADDR16_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B16;
    sbit  SADDR17_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B17;
    sbit  SADDR18_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B18;
    sbit  SADDR19_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B19;
    sbit  SADDR20_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B20;
    sbit  SADDR21_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B21;
    sbit  SADDR22_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B22;
    sbit  SADDR23_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B23;
    sbit  SADDR24_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B24;
    sbit  SADDR25_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B25;
    sbit  SADDR26_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B26;
    sbit  SADDR27_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B27;
    sbit  SADDR28_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B28;
    sbit  SADDR29_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B29;
    sbit  SADDR30_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B30;
    sbit  SADDR31_DMA_TCD11_SADDR_bit at DMA_TCD11_SADDR.B31;

sfr unsigned long   volatile DMA_TCD12_SADDR      absolute 0x40009180;
    sbit  SADDR0_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B0;
    sbit  SADDR1_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B1;
    sbit  SADDR2_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B2;
    sbit  SADDR3_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B3;
    sbit  SADDR4_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B4;
    sbit  SADDR5_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B5;
    sbit  SADDR6_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B6;
    sbit  SADDR7_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B7;
    sbit  SADDR8_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B8;
    sbit  SADDR9_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B9;
    sbit  SADDR10_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B10;
    sbit  SADDR11_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B11;
    sbit  SADDR12_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B12;
    sbit  SADDR13_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B13;
    sbit  SADDR14_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B14;
    sbit  SADDR15_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B15;
    sbit  SADDR16_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B16;
    sbit  SADDR17_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B17;
    sbit  SADDR18_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B18;
    sbit  SADDR19_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B19;
    sbit  SADDR20_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B20;
    sbit  SADDR21_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B21;
    sbit  SADDR22_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B22;
    sbit  SADDR23_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B23;
    sbit  SADDR24_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B24;
    sbit  SADDR25_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B25;
    sbit  SADDR26_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B26;
    sbit  SADDR27_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B27;
    sbit  SADDR28_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B28;
    sbit  SADDR29_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B29;
    sbit  SADDR30_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B30;
    sbit  SADDR31_DMA_TCD12_SADDR_bit at DMA_TCD12_SADDR.B31;

sfr unsigned long   volatile DMA_TCD13_SADDR      absolute 0x400091A0;
    sbit  SADDR0_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B0;
    sbit  SADDR1_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B1;
    sbit  SADDR2_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B2;
    sbit  SADDR3_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B3;
    sbit  SADDR4_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B4;
    sbit  SADDR5_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B5;
    sbit  SADDR6_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B6;
    sbit  SADDR7_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B7;
    sbit  SADDR8_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B8;
    sbit  SADDR9_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B9;
    sbit  SADDR10_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B10;
    sbit  SADDR11_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B11;
    sbit  SADDR12_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B12;
    sbit  SADDR13_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B13;
    sbit  SADDR14_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B14;
    sbit  SADDR15_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B15;
    sbit  SADDR16_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B16;
    sbit  SADDR17_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B17;
    sbit  SADDR18_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B18;
    sbit  SADDR19_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B19;
    sbit  SADDR20_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B20;
    sbit  SADDR21_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B21;
    sbit  SADDR22_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B22;
    sbit  SADDR23_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B23;
    sbit  SADDR24_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B24;
    sbit  SADDR25_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B25;
    sbit  SADDR26_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B26;
    sbit  SADDR27_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B27;
    sbit  SADDR28_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B28;
    sbit  SADDR29_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B29;
    sbit  SADDR30_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B30;
    sbit  SADDR31_DMA_TCD13_SADDR_bit at DMA_TCD13_SADDR.B31;

sfr unsigned long   volatile DMA_TCD14_SADDR      absolute 0x400091C0;
    sbit  SADDR0_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B0;
    sbit  SADDR1_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B1;
    sbit  SADDR2_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B2;
    sbit  SADDR3_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B3;
    sbit  SADDR4_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B4;
    sbit  SADDR5_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B5;
    sbit  SADDR6_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B6;
    sbit  SADDR7_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B7;
    sbit  SADDR8_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B8;
    sbit  SADDR9_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B9;
    sbit  SADDR10_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B10;
    sbit  SADDR11_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B11;
    sbit  SADDR12_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B12;
    sbit  SADDR13_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B13;
    sbit  SADDR14_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B14;
    sbit  SADDR15_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B15;
    sbit  SADDR16_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B16;
    sbit  SADDR17_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B17;
    sbit  SADDR18_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B18;
    sbit  SADDR19_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B19;
    sbit  SADDR20_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B20;
    sbit  SADDR21_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B21;
    sbit  SADDR22_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B22;
    sbit  SADDR23_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B23;
    sbit  SADDR24_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B24;
    sbit  SADDR25_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B25;
    sbit  SADDR26_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B26;
    sbit  SADDR27_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B27;
    sbit  SADDR28_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B28;
    sbit  SADDR29_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B29;
    sbit  SADDR30_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B30;
    sbit  SADDR31_DMA_TCD14_SADDR_bit at DMA_TCD14_SADDR.B31;

sfr unsigned long   volatile DMA_TCD15_SADDR      absolute 0x400091E0;
    sbit  SADDR0_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B0;
    sbit  SADDR1_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B1;
    sbit  SADDR2_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B2;
    sbit  SADDR3_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B3;
    sbit  SADDR4_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B4;
    sbit  SADDR5_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B5;
    sbit  SADDR6_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B6;
    sbit  SADDR7_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B7;
    sbit  SADDR8_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B8;
    sbit  SADDR9_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B9;
    sbit  SADDR10_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B10;
    sbit  SADDR11_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B11;
    sbit  SADDR12_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B12;
    sbit  SADDR13_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B13;
    sbit  SADDR14_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B14;
    sbit  SADDR15_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B15;
    sbit  SADDR16_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B16;
    sbit  SADDR17_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B17;
    sbit  SADDR18_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B18;
    sbit  SADDR19_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B19;
    sbit  SADDR20_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B20;
    sbit  SADDR21_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B21;
    sbit  SADDR22_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B22;
    sbit  SADDR23_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B23;
    sbit  SADDR24_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B24;
    sbit  SADDR25_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B25;
    sbit  SADDR26_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B26;
    sbit  SADDR27_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B27;
    sbit  SADDR28_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B28;
    sbit  SADDR29_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B29;
    sbit  SADDR30_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B30;
    sbit  SADDR31_DMA_TCD15_SADDR_bit at DMA_TCD15_SADDR.B31;

sfr unsigned long   volatile DMA_TCD16_SADDR      absolute 0x40009200;
    sbit  SADDR0_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B0;
    sbit  SADDR1_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B1;
    sbit  SADDR2_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B2;
    sbit  SADDR3_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B3;
    sbit  SADDR4_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B4;
    sbit  SADDR5_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B5;
    sbit  SADDR6_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B6;
    sbit  SADDR7_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B7;
    sbit  SADDR8_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B8;
    sbit  SADDR9_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B9;
    sbit  SADDR10_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B10;
    sbit  SADDR11_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B11;
    sbit  SADDR12_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B12;
    sbit  SADDR13_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B13;
    sbit  SADDR14_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B14;
    sbit  SADDR15_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B15;
    sbit  SADDR16_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B16;
    sbit  SADDR17_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B17;
    sbit  SADDR18_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B18;
    sbit  SADDR19_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B19;
    sbit  SADDR20_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B20;
    sbit  SADDR21_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B21;
    sbit  SADDR22_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B22;
    sbit  SADDR23_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B23;
    sbit  SADDR24_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B24;
    sbit  SADDR25_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B25;
    sbit  SADDR26_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B26;
    sbit  SADDR27_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B27;
    sbit  SADDR28_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B28;
    sbit  SADDR29_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B29;
    sbit  SADDR30_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B30;
    sbit  SADDR31_DMA_TCD16_SADDR_bit at DMA_TCD16_SADDR.B31;

sfr unsigned long   volatile DMA_TCD17_SADDR      absolute 0x40009220;
    sbit  SADDR0_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B0;
    sbit  SADDR1_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B1;
    sbit  SADDR2_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B2;
    sbit  SADDR3_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B3;
    sbit  SADDR4_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B4;
    sbit  SADDR5_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B5;
    sbit  SADDR6_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B6;
    sbit  SADDR7_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B7;
    sbit  SADDR8_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B8;
    sbit  SADDR9_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B9;
    sbit  SADDR10_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B10;
    sbit  SADDR11_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B11;
    sbit  SADDR12_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B12;
    sbit  SADDR13_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B13;
    sbit  SADDR14_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B14;
    sbit  SADDR15_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B15;
    sbit  SADDR16_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B16;
    sbit  SADDR17_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B17;
    sbit  SADDR18_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B18;
    sbit  SADDR19_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B19;
    sbit  SADDR20_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B20;
    sbit  SADDR21_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B21;
    sbit  SADDR22_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B22;
    sbit  SADDR23_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B23;
    sbit  SADDR24_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B24;
    sbit  SADDR25_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B25;
    sbit  SADDR26_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B26;
    sbit  SADDR27_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B27;
    sbit  SADDR28_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B28;
    sbit  SADDR29_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B29;
    sbit  SADDR30_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B30;
    sbit  SADDR31_DMA_TCD17_SADDR_bit at DMA_TCD17_SADDR.B31;

sfr unsigned long   volatile DMA_TCD18_SADDR      absolute 0x40009240;
    sbit  SADDR0_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B0;
    sbit  SADDR1_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B1;
    sbit  SADDR2_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B2;
    sbit  SADDR3_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B3;
    sbit  SADDR4_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B4;
    sbit  SADDR5_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B5;
    sbit  SADDR6_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B6;
    sbit  SADDR7_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B7;
    sbit  SADDR8_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B8;
    sbit  SADDR9_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B9;
    sbit  SADDR10_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B10;
    sbit  SADDR11_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B11;
    sbit  SADDR12_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B12;
    sbit  SADDR13_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B13;
    sbit  SADDR14_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B14;
    sbit  SADDR15_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B15;
    sbit  SADDR16_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B16;
    sbit  SADDR17_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B17;
    sbit  SADDR18_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B18;
    sbit  SADDR19_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B19;
    sbit  SADDR20_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B20;
    sbit  SADDR21_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B21;
    sbit  SADDR22_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B22;
    sbit  SADDR23_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B23;
    sbit  SADDR24_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B24;
    sbit  SADDR25_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B25;
    sbit  SADDR26_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B26;
    sbit  SADDR27_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B27;
    sbit  SADDR28_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B28;
    sbit  SADDR29_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B29;
    sbit  SADDR30_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B30;
    sbit  SADDR31_DMA_TCD18_SADDR_bit at DMA_TCD18_SADDR.B31;

sfr unsigned long   volatile DMA_TCD19_SADDR      absolute 0x40009260;
    sbit  SADDR0_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B0;
    sbit  SADDR1_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B1;
    sbit  SADDR2_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B2;
    sbit  SADDR3_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B3;
    sbit  SADDR4_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B4;
    sbit  SADDR5_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B5;
    sbit  SADDR6_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B6;
    sbit  SADDR7_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B7;
    sbit  SADDR8_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B8;
    sbit  SADDR9_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B9;
    sbit  SADDR10_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B10;
    sbit  SADDR11_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B11;
    sbit  SADDR12_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B12;
    sbit  SADDR13_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B13;
    sbit  SADDR14_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B14;
    sbit  SADDR15_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B15;
    sbit  SADDR16_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B16;
    sbit  SADDR17_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B17;
    sbit  SADDR18_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B18;
    sbit  SADDR19_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B19;
    sbit  SADDR20_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B20;
    sbit  SADDR21_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B21;
    sbit  SADDR22_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B22;
    sbit  SADDR23_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B23;
    sbit  SADDR24_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B24;
    sbit  SADDR25_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B25;
    sbit  SADDR26_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B26;
    sbit  SADDR27_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B27;
    sbit  SADDR28_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B28;
    sbit  SADDR29_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B29;
    sbit  SADDR30_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B30;
    sbit  SADDR31_DMA_TCD19_SADDR_bit at DMA_TCD19_SADDR.B31;

sfr unsigned long   volatile DMA_TCD20_SADDR      absolute 0x40009280;
    sbit  SADDR0_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B0;
    sbit  SADDR1_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B1;
    sbit  SADDR2_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B2;
    sbit  SADDR3_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B3;
    sbit  SADDR4_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B4;
    sbit  SADDR5_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B5;
    sbit  SADDR6_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B6;
    sbit  SADDR7_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B7;
    sbit  SADDR8_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B8;
    sbit  SADDR9_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B9;
    sbit  SADDR10_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B10;
    sbit  SADDR11_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B11;
    sbit  SADDR12_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B12;
    sbit  SADDR13_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B13;
    sbit  SADDR14_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B14;
    sbit  SADDR15_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B15;
    sbit  SADDR16_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B16;
    sbit  SADDR17_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B17;
    sbit  SADDR18_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B18;
    sbit  SADDR19_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B19;
    sbit  SADDR20_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B20;
    sbit  SADDR21_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B21;
    sbit  SADDR22_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B22;
    sbit  SADDR23_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B23;
    sbit  SADDR24_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B24;
    sbit  SADDR25_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B25;
    sbit  SADDR26_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B26;
    sbit  SADDR27_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B27;
    sbit  SADDR28_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B28;
    sbit  SADDR29_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B29;
    sbit  SADDR30_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B30;
    sbit  SADDR31_DMA_TCD20_SADDR_bit at DMA_TCD20_SADDR.B31;

sfr unsigned long   volatile DMA_TCD21_SADDR      absolute 0x400092A0;
    sbit  SADDR0_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B0;
    sbit  SADDR1_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B1;
    sbit  SADDR2_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B2;
    sbit  SADDR3_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B3;
    sbit  SADDR4_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B4;
    sbit  SADDR5_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B5;
    sbit  SADDR6_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B6;
    sbit  SADDR7_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B7;
    sbit  SADDR8_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B8;
    sbit  SADDR9_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B9;
    sbit  SADDR10_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B10;
    sbit  SADDR11_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B11;
    sbit  SADDR12_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B12;
    sbit  SADDR13_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B13;
    sbit  SADDR14_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B14;
    sbit  SADDR15_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B15;
    sbit  SADDR16_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B16;
    sbit  SADDR17_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B17;
    sbit  SADDR18_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B18;
    sbit  SADDR19_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B19;
    sbit  SADDR20_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B20;
    sbit  SADDR21_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B21;
    sbit  SADDR22_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B22;
    sbit  SADDR23_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B23;
    sbit  SADDR24_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B24;
    sbit  SADDR25_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B25;
    sbit  SADDR26_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B26;
    sbit  SADDR27_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B27;
    sbit  SADDR28_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B28;
    sbit  SADDR29_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B29;
    sbit  SADDR30_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B30;
    sbit  SADDR31_DMA_TCD21_SADDR_bit at DMA_TCD21_SADDR.B31;

sfr unsigned long   volatile DMA_TCD22_SADDR      absolute 0x400092C0;
    sbit  SADDR0_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B0;
    sbit  SADDR1_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B1;
    sbit  SADDR2_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B2;
    sbit  SADDR3_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B3;
    sbit  SADDR4_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B4;
    sbit  SADDR5_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B5;
    sbit  SADDR6_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B6;
    sbit  SADDR7_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B7;
    sbit  SADDR8_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B8;
    sbit  SADDR9_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B9;
    sbit  SADDR10_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B10;
    sbit  SADDR11_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B11;
    sbit  SADDR12_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B12;
    sbit  SADDR13_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B13;
    sbit  SADDR14_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B14;
    sbit  SADDR15_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B15;
    sbit  SADDR16_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B16;
    sbit  SADDR17_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B17;
    sbit  SADDR18_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B18;
    sbit  SADDR19_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B19;
    sbit  SADDR20_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B20;
    sbit  SADDR21_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B21;
    sbit  SADDR22_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B22;
    sbit  SADDR23_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B23;
    sbit  SADDR24_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B24;
    sbit  SADDR25_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B25;
    sbit  SADDR26_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B26;
    sbit  SADDR27_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B27;
    sbit  SADDR28_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B28;
    sbit  SADDR29_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B29;
    sbit  SADDR30_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B30;
    sbit  SADDR31_DMA_TCD22_SADDR_bit at DMA_TCD22_SADDR.B31;

sfr unsigned long   volatile DMA_TCD23_SADDR      absolute 0x400092E0;
    sbit  SADDR0_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B0;
    sbit  SADDR1_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B1;
    sbit  SADDR2_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B2;
    sbit  SADDR3_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B3;
    sbit  SADDR4_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B4;
    sbit  SADDR5_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B5;
    sbit  SADDR6_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B6;
    sbit  SADDR7_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B7;
    sbit  SADDR8_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B8;
    sbit  SADDR9_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B9;
    sbit  SADDR10_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B10;
    sbit  SADDR11_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B11;
    sbit  SADDR12_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B12;
    sbit  SADDR13_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B13;
    sbit  SADDR14_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B14;
    sbit  SADDR15_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B15;
    sbit  SADDR16_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B16;
    sbit  SADDR17_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B17;
    sbit  SADDR18_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B18;
    sbit  SADDR19_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B19;
    sbit  SADDR20_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B20;
    sbit  SADDR21_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B21;
    sbit  SADDR22_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B22;
    sbit  SADDR23_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B23;
    sbit  SADDR24_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B24;
    sbit  SADDR25_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B25;
    sbit  SADDR26_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B26;
    sbit  SADDR27_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B27;
    sbit  SADDR28_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B28;
    sbit  SADDR29_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B29;
    sbit  SADDR30_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B30;
    sbit  SADDR31_DMA_TCD23_SADDR_bit at DMA_TCD23_SADDR.B31;

sfr unsigned long   volatile DMA_TCD24_SADDR      absolute 0x40009300;
    sbit  SADDR0_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B0;
    sbit  SADDR1_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B1;
    sbit  SADDR2_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B2;
    sbit  SADDR3_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B3;
    sbit  SADDR4_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B4;
    sbit  SADDR5_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B5;
    sbit  SADDR6_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B6;
    sbit  SADDR7_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B7;
    sbit  SADDR8_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B8;
    sbit  SADDR9_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B9;
    sbit  SADDR10_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B10;
    sbit  SADDR11_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B11;
    sbit  SADDR12_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B12;
    sbit  SADDR13_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B13;
    sbit  SADDR14_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B14;
    sbit  SADDR15_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B15;
    sbit  SADDR16_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B16;
    sbit  SADDR17_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B17;
    sbit  SADDR18_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B18;
    sbit  SADDR19_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B19;
    sbit  SADDR20_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B20;
    sbit  SADDR21_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B21;
    sbit  SADDR22_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B22;
    sbit  SADDR23_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B23;
    sbit  SADDR24_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B24;
    sbit  SADDR25_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B25;
    sbit  SADDR26_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B26;
    sbit  SADDR27_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B27;
    sbit  SADDR28_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B28;
    sbit  SADDR29_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B29;
    sbit  SADDR30_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B30;
    sbit  SADDR31_DMA_TCD24_SADDR_bit at DMA_TCD24_SADDR.B31;

sfr unsigned long   volatile DMA_TCD25_SADDR      absolute 0x40009320;
    sbit  SADDR0_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B0;
    sbit  SADDR1_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B1;
    sbit  SADDR2_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B2;
    sbit  SADDR3_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B3;
    sbit  SADDR4_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B4;
    sbit  SADDR5_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B5;
    sbit  SADDR6_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B6;
    sbit  SADDR7_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B7;
    sbit  SADDR8_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B8;
    sbit  SADDR9_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B9;
    sbit  SADDR10_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B10;
    sbit  SADDR11_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B11;
    sbit  SADDR12_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B12;
    sbit  SADDR13_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B13;
    sbit  SADDR14_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B14;
    sbit  SADDR15_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B15;
    sbit  SADDR16_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B16;
    sbit  SADDR17_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B17;
    sbit  SADDR18_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B18;
    sbit  SADDR19_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B19;
    sbit  SADDR20_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B20;
    sbit  SADDR21_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B21;
    sbit  SADDR22_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B22;
    sbit  SADDR23_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B23;
    sbit  SADDR24_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B24;
    sbit  SADDR25_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B25;
    sbit  SADDR26_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B26;
    sbit  SADDR27_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B27;
    sbit  SADDR28_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B28;
    sbit  SADDR29_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B29;
    sbit  SADDR30_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B30;
    sbit  SADDR31_DMA_TCD25_SADDR_bit at DMA_TCD25_SADDR.B31;

sfr unsigned long   volatile DMA_TCD26_SADDR      absolute 0x40009340;
    sbit  SADDR0_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B0;
    sbit  SADDR1_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B1;
    sbit  SADDR2_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B2;
    sbit  SADDR3_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B3;
    sbit  SADDR4_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B4;
    sbit  SADDR5_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B5;
    sbit  SADDR6_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B6;
    sbit  SADDR7_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B7;
    sbit  SADDR8_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B8;
    sbit  SADDR9_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B9;
    sbit  SADDR10_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B10;
    sbit  SADDR11_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B11;
    sbit  SADDR12_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B12;
    sbit  SADDR13_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B13;
    sbit  SADDR14_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B14;
    sbit  SADDR15_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B15;
    sbit  SADDR16_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B16;
    sbit  SADDR17_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B17;
    sbit  SADDR18_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B18;
    sbit  SADDR19_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B19;
    sbit  SADDR20_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B20;
    sbit  SADDR21_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B21;
    sbit  SADDR22_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B22;
    sbit  SADDR23_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B23;
    sbit  SADDR24_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B24;
    sbit  SADDR25_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B25;
    sbit  SADDR26_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B26;
    sbit  SADDR27_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B27;
    sbit  SADDR28_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B28;
    sbit  SADDR29_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B29;
    sbit  SADDR30_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B30;
    sbit  SADDR31_DMA_TCD26_SADDR_bit at DMA_TCD26_SADDR.B31;

sfr unsigned long   volatile DMA_TCD27_SADDR      absolute 0x40009360;
    sbit  SADDR0_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B0;
    sbit  SADDR1_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B1;
    sbit  SADDR2_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B2;
    sbit  SADDR3_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B3;
    sbit  SADDR4_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B4;
    sbit  SADDR5_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B5;
    sbit  SADDR6_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B6;
    sbit  SADDR7_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B7;
    sbit  SADDR8_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B8;
    sbit  SADDR9_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B9;
    sbit  SADDR10_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B10;
    sbit  SADDR11_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B11;
    sbit  SADDR12_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B12;
    sbit  SADDR13_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B13;
    sbit  SADDR14_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B14;
    sbit  SADDR15_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B15;
    sbit  SADDR16_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B16;
    sbit  SADDR17_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B17;
    sbit  SADDR18_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B18;
    sbit  SADDR19_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B19;
    sbit  SADDR20_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B20;
    sbit  SADDR21_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B21;
    sbit  SADDR22_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B22;
    sbit  SADDR23_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B23;
    sbit  SADDR24_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B24;
    sbit  SADDR25_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B25;
    sbit  SADDR26_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B26;
    sbit  SADDR27_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B27;
    sbit  SADDR28_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B28;
    sbit  SADDR29_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B29;
    sbit  SADDR30_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B30;
    sbit  SADDR31_DMA_TCD27_SADDR_bit at DMA_TCD27_SADDR.B31;

sfr unsigned long   volatile DMA_TCD28_SADDR      absolute 0x40009380;
    sbit  SADDR0_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B0;
    sbit  SADDR1_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B1;
    sbit  SADDR2_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B2;
    sbit  SADDR3_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B3;
    sbit  SADDR4_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B4;
    sbit  SADDR5_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B5;
    sbit  SADDR6_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B6;
    sbit  SADDR7_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B7;
    sbit  SADDR8_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B8;
    sbit  SADDR9_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B9;
    sbit  SADDR10_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B10;
    sbit  SADDR11_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B11;
    sbit  SADDR12_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B12;
    sbit  SADDR13_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B13;
    sbit  SADDR14_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B14;
    sbit  SADDR15_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B15;
    sbit  SADDR16_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B16;
    sbit  SADDR17_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B17;
    sbit  SADDR18_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B18;
    sbit  SADDR19_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B19;
    sbit  SADDR20_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B20;
    sbit  SADDR21_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B21;
    sbit  SADDR22_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B22;
    sbit  SADDR23_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B23;
    sbit  SADDR24_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B24;
    sbit  SADDR25_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B25;
    sbit  SADDR26_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B26;
    sbit  SADDR27_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B27;
    sbit  SADDR28_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B28;
    sbit  SADDR29_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B29;
    sbit  SADDR30_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B30;
    sbit  SADDR31_DMA_TCD28_SADDR_bit at DMA_TCD28_SADDR.B31;

sfr unsigned long   volatile DMA_TCD29_SADDR      absolute 0x400093A0;
    sbit  SADDR0_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B0;
    sbit  SADDR1_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B1;
    sbit  SADDR2_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B2;
    sbit  SADDR3_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B3;
    sbit  SADDR4_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B4;
    sbit  SADDR5_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B5;
    sbit  SADDR6_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B6;
    sbit  SADDR7_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B7;
    sbit  SADDR8_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B8;
    sbit  SADDR9_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B9;
    sbit  SADDR10_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B10;
    sbit  SADDR11_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B11;
    sbit  SADDR12_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B12;
    sbit  SADDR13_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B13;
    sbit  SADDR14_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B14;
    sbit  SADDR15_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B15;
    sbit  SADDR16_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B16;
    sbit  SADDR17_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B17;
    sbit  SADDR18_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B18;
    sbit  SADDR19_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B19;
    sbit  SADDR20_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B20;
    sbit  SADDR21_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B21;
    sbit  SADDR22_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B22;
    sbit  SADDR23_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B23;
    sbit  SADDR24_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B24;
    sbit  SADDR25_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B25;
    sbit  SADDR26_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B26;
    sbit  SADDR27_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B27;
    sbit  SADDR28_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B28;
    sbit  SADDR29_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B29;
    sbit  SADDR30_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B30;
    sbit  SADDR31_DMA_TCD29_SADDR_bit at DMA_TCD29_SADDR.B31;

sfr unsigned long   volatile DMA_TCD30_SADDR      absolute 0x400093C0;
    sbit  SADDR0_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B0;
    sbit  SADDR1_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B1;
    sbit  SADDR2_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B2;
    sbit  SADDR3_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B3;
    sbit  SADDR4_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B4;
    sbit  SADDR5_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B5;
    sbit  SADDR6_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B6;
    sbit  SADDR7_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B7;
    sbit  SADDR8_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B8;
    sbit  SADDR9_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B9;
    sbit  SADDR10_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B10;
    sbit  SADDR11_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B11;
    sbit  SADDR12_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B12;
    sbit  SADDR13_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B13;
    sbit  SADDR14_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B14;
    sbit  SADDR15_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B15;
    sbit  SADDR16_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B16;
    sbit  SADDR17_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B17;
    sbit  SADDR18_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B18;
    sbit  SADDR19_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B19;
    sbit  SADDR20_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B20;
    sbit  SADDR21_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B21;
    sbit  SADDR22_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B22;
    sbit  SADDR23_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B23;
    sbit  SADDR24_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B24;
    sbit  SADDR25_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B25;
    sbit  SADDR26_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B26;
    sbit  SADDR27_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B27;
    sbit  SADDR28_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B28;
    sbit  SADDR29_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B29;
    sbit  SADDR30_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B30;
    sbit  SADDR31_DMA_TCD30_SADDR_bit at DMA_TCD30_SADDR.B31;

sfr unsigned long   volatile DMA_TCD31_SADDR      absolute 0x400093E0;
    sbit  SADDR0_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B0;
    sbit  SADDR1_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B1;
    sbit  SADDR2_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B2;
    sbit  SADDR3_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B3;
    sbit  SADDR4_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B4;
    sbit  SADDR5_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B5;
    sbit  SADDR6_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B6;
    sbit  SADDR7_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B7;
    sbit  SADDR8_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B8;
    sbit  SADDR9_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B9;
    sbit  SADDR10_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B10;
    sbit  SADDR11_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B11;
    sbit  SADDR12_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B12;
    sbit  SADDR13_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B13;
    sbit  SADDR14_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B14;
    sbit  SADDR15_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B15;
    sbit  SADDR16_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B16;
    sbit  SADDR17_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B17;
    sbit  SADDR18_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B18;
    sbit  SADDR19_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B19;
    sbit  SADDR20_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B20;
    sbit  SADDR21_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B21;
    sbit  SADDR22_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B22;
    sbit  SADDR23_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B23;
    sbit  SADDR24_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B24;
    sbit  SADDR25_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B25;
    sbit  SADDR26_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B26;
    sbit  SADDR27_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B27;
    sbit  SADDR28_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B28;
    sbit  SADDR29_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B29;
    sbit  SADDR30_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B30;
    sbit  SADDR31_DMA_TCD31_SADDR_bit at DMA_TCD31_SADDR.B31;

sfr unsigned int   volatile DMA_TCD0_SOFF        absolute 0x40009004;
    const register unsigned short int SOFF0 = 0;
    sbit  SOFF0_bit at DMA_TCD0_SOFF.B0;
    const register unsigned short int SOFF1 = 1;
    sbit  SOFF1_bit at DMA_TCD0_SOFF.B1;
    const register unsigned short int SOFF2 = 2;
    sbit  SOFF2_bit at DMA_TCD0_SOFF.B2;
    const register unsigned short int SOFF3 = 3;
    sbit  SOFF3_bit at DMA_TCD0_SOFF.B3;
    const register unsigned short int SOFF4 = 4;
    sbit  SOFF4_bit at DMA_TCD0_SOFF.B4;
    const register unsigned short int SOFF5 = 5;
    sbit  SOFF5_bit at DMA_TCD0_SOFF.B5;
    const register unsigned short int SOFF6 = 6;
    sbit  SOFF6_bit at DMA_TCD0_SOFF.B6;
    const register unsigned short int SOFF7 = 7;
    sbit  SOFF7_bit at DMA_TCD0_SOFF.B7;
    const register unsigned short int SOFF8 = 8;
    sbit  SOFF8_bit at DMA_TCD0_SOFF.B8;
    const register unsigned short int SOFF9 = 9;
    sbit  SOFF9_bit at DMA_TCD0_SOFF.B9;
    const register unsigned short int SOFF10 = 10;
    sbit  SOFF10_bit at DMA_TCD0_SOFF.B10;
    const register unsigned short int SOFF11 = 11;
    sbit  SOFF11_bit at DMA_TCD0_SOFF.B11;
    const register unsigned short int SOFF12 = 12;
    sbit  SOFF12_bit at DMA_TCD0_SOFF.B12;
    const register unsigned short int SOFF13 = 13;
    sbit  SOFF13_bit at DMA_TCD0_SOFF.B13;
    const register unsigned short int SOFF14 = 14;
    sbit  SOFF14_bit at DMA_TCD0_SOFF.B14;
    const register unsigned short int SOFF15 = 15;
    sbit  SOFF15_bit at DMA_TCD0_SOFF.B15;

sfr unsigned int   volatile DMA_TCD1_SOFF        absolute 0x40009024;
    sbit  SOFF0_DMA_TCD1_SOFF_bit at DMA_TCD1_SOFF.B0;
    sbit  SOFF1_DMA_TCD1_SOFF_bit at DMA_TCD1_SOFF.B1;
    sbit  SOFF2_DMA_TCD1_SOFF_bit at DMA_TCD1_SOFF.B2;
    sbit  SOFF3_DMA_TCD1_SOFF_bit at DMA_TCD1_SOFF.B3;
    sbit  SOFF4_DMA_TCD1_SOFF_bit at DMA_TCD1_SOFF.B4;
    sbit  SOFF5_DMA_TCD1_SOFF_bit at DMA_TCD1_SOFF.B5;
    sbit  SOFF6_DMA_TCD1_SOFF_bit at DMA_TCD1_SOFF.B6;
    sbit  SOFF7_DMA_TCD1_SOFF_bit at DMA_TCD1_SOFF.B7;
    sbit  SOFF8_DMA_TCD1_SOFF_bit at DMA_TCD1_SOFF.B8;
    sbit  SOFF9_DMA_TCD1_SOFF_bit at DMA_TCD1_SOFF.B9;
    sbit  SOFF10_DMA_TCD1_SOFF_bit at DMA_TCD1_SOFF.B10;
    sbit  SOFF11_DMA_TCD1_SOFF_bit at DMA_TCD1_SOFF.B11;
    sbit  SOFF12_DMA_TCD1_SOFF_bit at DMA_TCD1_SOFF.B12;
    sbit  SOFF13_DMA_TCD1_SOFF_bit at DMA_TCD1_SOFF.B13;
    sbit  SOFF14_DMA_TCD1_SOFF_bit at DMA_TCD1_SOFF.B14;
    sbit  SOFF15_DMA_TCD1_SOFF_bit at DMA_TCD1_SOFF.B15;

sfr unsigned int   volatile DMA_TCD2_SOFF        absolute 0x40009044;
    sbit  SOFF0_DMA_TCD2_SOFF_bit at DMA_TCD2_SOFF.B0;
    sbit  SOFF1_DMA_TCD2_SOFF_bit at DMA_TCD2_SOFF.B1;
    sbit  SOFF2_DMA_TCD2_SOFF_bit at DMA_TCD2_SOFF.B2;
    sbit  SOFF3_DMA_TCD2_SOFF_bit at DMA_TCD2_SOFF.B3;
    sbit  SOFF4_DMA_TCD2_SOFF_bit at DMA_TCD2_SOFF.B4;
    sbit  SOFF5_DMA_TCD2_SOFF_bit at DMA_TCD2_SOFF.B5;
    sbit  SOFF6_DMA_TCD2_SOFF_bit at DMA_TCD2_SOFF.B6;
    sbit  SOFF7_DMA_TCD2_SOFF_bit at DMA_TCD2_SOFF.B7;
    sbit  SOFF8_DMA_TCD2_SOFF_bit at DMA_TCD2_SOFF.B8;
    sbit  SOFF9_DMA_TCD2_SOFF_bit at DMA_TCD2_SOFF.B9;
    sbit  SOFF10_DMA_TCD2_SOFF_bit at DMA_TCD2_SOFF.B10;
    sbit  SOFF11_DMA_TCD2_SOFF_bit at DMA_TCD2_SOFF.B11;
    sbit  SOFF12_DMA_TCD2_SOFF_bit at DMA_TCD2_SOFF.B12;
    sbit  SOFF13_DMA_TCD2_SOFF_bit at DMA_TCD2_SOFF.B13;
    sbit  SOFF14_DMA_TCD2_SOFF_bit at DMA_TCD2_SOFF.B14;
    sbit  SOFF15_DMA_TCD2_SOFF_bit at DMA_TCD2_SOFF.B15;

sfr unsigned int   volatile DMA_TCD3_SOFF        absolute 0x40009064;
    sbit  SOFF0_DMA_TCD3_SOFF_bit at DMA_TCD3_SOFF.B0;
    sbit  SOFF1_DMA_TCD3_SOFF_bit at DMA_TCD3_SOFF.B1;
    sbit  SOFF2_DMA_TCD3_SOFF_bit at DMA_TCD3_SOFF.B2;
    sbit  SOFF3_DMA_TCD3_SOFF_bit at DMA_TCD3_SOFF.B3;
    sbit  SOFF4_DMA_TCD3_SOFF_bit at DMA_TCD3_SOFF.B4;
    sbit  SOFF5_DMA_TCD3_SOFF_bit at DMA_TCD3_SOFF.B5;
    sbit  SOFF6_DMA_TCD3_SOFF_bit at DMA_TCD3_SOFF.B6;
    sbit  SOFF7_DMA_TCD3_SOFF_bit at DMA_TCD3_SOFF.B7;
    sbit  SOFF8_DMA_TCD3_SOFF_bit at DMA_TCD3_SOFF.B8;
    sbit  SOFF9_DMA_TCD3_SOFF_bit at DMA_TCD3_SOFF.B9;
    sbit  SOFF10_DMA_TCD3_SOFF_bit at DMA_TCD3_SOFF.B10;
    sbit  SOFF11_DMA_TCD3_SOFF_bit at DMA_TCD3_SOFF.B11;
    sbit  SOFF12_DMA_TCD3_SOFF_bit at DMA_TCD3_SOFF.B12;
    sbit  SOFF13_DMA_TCD3_SOFF_bit at DMA_TCD3_SOFF.B13;
    sbit  SOFF14_DMA_TCD3_SOFF_bit at DMA_TCD3_SOFF.B14;
    sbit  SOFF15_DMA_TCD3_SOFF_bit at DMA_TCD3_SOFF.B15;

sfr unsigned int   volatile DMA_TCD4_SOFF        absolute 0x40009084;
    sbit  SOFF0_DMA_TCD4_SOFF_bit at DMA_TCD4_SOFF.B0;
    sbit  SOFF1_DMA_TCD4_SOFF_bit at DMA_TCD4_SOFF.B1;
    sbit  SOFF2_DMA_TCD4_SOFF_bit at DMA_TCD4_SOFF.B2;
    sbit  SOFF3_DMA_TCD4_SOFF_bit at DMA_TCD4_SOFF.B3;
    sbit  SOFF4_DMA_TCD4_SOFF_bit at DMA_TCD4_SOFF.B4;
    sbit  SOFF5_DMA_TCD4_SOFF_bit at DMA_TCD4_SOFF.B5;
    sbit  SOFF6_DMA_TCD4_SOFF_bit at DMA_TCD4_SOFF.B6;
    sbit  SOFF7_DMA_TCD4_SOFF_bit at DMA_TCD4_SOFF.B7;
    sbit  SOFF8_DMA_TCD4_SOFF_bit at DMA_TCD4_SOFF.B8;
    sbit  SOFF9_DMA_TCD4_SOFF_bit at DMA_TCD4_SOFF.B9;
    sbit  SOFF10_DMA_TCD4_SOFF_bit at DMA_TCD4_SOFF.B10;
    sbit  SOFF11_DMA_TCD4_SOFF_bit at DMA_TCD4_SOFF.B11;
    sbit  SOFF12_DMA_TCD4_SOFF_bit at DMA_TCD4_SOFF.B12;
    sbit  SOFF13_DMA_TCD4_SOFF_bit at DMA_TCD4_SOFF.B13;
    sbit  SOFF14_DMA_TCD4_SOFF_bit at DMA_TCD4_SOFF.B14;
    sbit  SOFF15_DMA_TCD4_SOFF_bit at DMA_TCD4_SOFF.B15;

sfr unsigned int   volatile DMA_TCD5_SOFF        absolute 0x400090A4;
    sbit  SOFF0_DMA_TCD5_SOFF_bit at DMA_TCD5_SOFF.B0;
    sbit  SOFF1_DMA_TCD5_SOFF_bit at DMA_TCD5_SOFF.B1;
    sbit  SOFF2_DMA_TCD5_SOFF_bit at DMA_TCD5_SOFF.B2;
    sbit  SOFF3_DMA_TCD5_SOFF_bit at DMA_TCD5_SOFF.B3;
    sbit  SOFF4_DMA_TCD5_SOFF_bit at DMA_TCD5_SOFF.B4;
    sbit  SOFF5_DMA_TCD5_SOFF_bit at DMA_TCD5_SOFF.B5;
    sbit  SOFF6_DMA_TCD5_SOFF_bit at DMA_TCD5_SOFF.B6;
    sbit  SOFF7_DMA_TCD5_SOFF_bit at DMA_TCD5_SOFF.B7;
    sbit  SOFF8_DMA_TCD5_SOFF_bit at DMA_TCD5_SOFF.B8;
    sbit  SOFF9_DMA_TCD5_SOFF_bit at DMA_TCD5_SOFF.B9;
    sbit  SOFF10_DMA_TCD5_SOFF_bit at DMA_TCD5_SOFF.B10;
    sbit  SOFF11_DMA_TCD5_SOFF_bit at DMA_TCD5_SOFF.B11;
    sbit  SOFF12_DMA_TCD5_SOFF_bit at DMA_TCD5_SOFF.B12;
    sbit  SOFF13_DMA_TCD5_SOFF_bit at DMA_TCD5_SOFF.B13;
    sbit  SOFF14_DMA_TCD5_SOFF_bit at DMA_TCD5_SOFF.B14;
    sbit  SOFF15_DMA_TCD5_SOFF_bit at DMA_TCD5_SOFF.B15;

sfr unsigned int   volatile DMA_TCD6_SOFF        absolute 0x400090C4;
    sbit  SOFF0_DMA_TCD6_SOFF_bit at DMA_TCD6_SOFF.B0;
    sbit  SOFF1_DMA_TCD6_SOFF_bit at DMA_TCD6_SOFF.B1;
    sbit  SOFF2_DMA_TCD6_SOFF_bit at DMA_TCD6_SOFF.B2;
    sbit  SOFF3_DMA_TCD6_SOFF_bit at DMA_TCD6_SOFF.B3;
    sbit  SOFF4_DMA_TCD6_SOFF_bit at DMA_TCD6_SOFF.B4;
    sbit  SOFF5_DMA_TCD6_SOFF_bit at DMA_TCD6_SOFF.B5;
    sbit  SOFF6_DMA_TCD6_SOFF_bit at DMA_TCD6_SOFF.B6;
    sbit  SOFF7_DMA_TCD6_SOFF_bit at DMA_TCD6_SOFF.B7;
    sbit  SOFF8_DMA_TCD6_SOFF_bit at DMA_TCD6_SOFF.B8;
    sbit  SOFF9_DMA_TCD6_SOFF_bit at DMA_TCD6_SOFF.B9;
    sbit  SOFF10_DMA_TCD6_SOFF_bit at DMA_TCD6_SOFF.B10;
    sbit  SOFF11_DMA_TCD6_SOFF_bit at DMA_TCD6_SOFF.B11;
    sbit  SOFF12_DMA_TCD6_SOFF_bit at DMA_TCD6_SOFF.B12;
    sbit  SOFF13_DMA_TCD6_SOFF_bit at DMA_TCD6_SOFF.B13;
    sbit  SOFF14_DMA_TCD6_SOFF_bit at DMA_TCD6_SOFF.B14;
    sbit  SOFF15_DMA_TCD6_SOFF_bit at DMA_TCD6_SOFF.B15;

sfr unsigned int   volatile DMA_TCD7_SOFF        absolute 0x400090E4;
    sbit  SOFF0_DMA_TCD7_SOFF_bit at DMA_TCD7_SOFF.B0;
    sbit  SOFF1_DMA_TCD7_SOFF_bit at DMA_TCD7_SOFF.B1;
    sbit  SOFF2_DMA_TCD7_SOFF_bit at DMA_TCD7_SOFF.B2;
    sbit  SOFF3_DMA_TCD7_SOFF_bit at DMA_TCD7_SOFF.B3;
    sbit  SOFF4_DMA_TCD7_SOFF_bit at DMA_TCD7_SOFF.B4;
    sbit  SOFF5_DMA_TCD7_SOFF_bit at DMA_TCD7_SOFF.B5;
    sbit  SOFF6_DMA_TCD7_SOFF_bit at DMA_TCD7_SOFF.B6;
    sbit  SOFF7_DMA_TCD7_SOFF_bit at DMA_TCD7_SOFF.B7;
    sbit  SOFF8_DMA_TCD7_SOFF_bit at DMA_TCD7_SOFF.B8;
    sbit  SOFF9_DMA_TCD7_SOFF_bit at DMA_TCD7_SOFF.B9;
    sbit  SOFF10_DMA_TCD7_SOFF_bit at DMA_TCD7_SOFF.B10;
    sbit  SOFF11_DMA_TCD7_SOFF_bit at DMA_TCD7_SOFF.B11;
    sbit  SOFF12_DMA_TCD7_SOFF_bit at DMA_TCD7_SOFF.B12;
    sbit  SOFF13_DMA_TCD7_SOFF_bit at DMA_TCD7_SOFF.B13;
    sbit  SOFF14_DMA_TCD7_SOFF_bit at DMA_TCD7_SOFF.B14;
    sbit  SOFF15_DMA_TCD7_SOFF_bit at DMA_TCD7_SOFF.B15;

sfr unsigned int   volatile DMA_TCD8_SOFF        absolute 0x40009104;
    sbit  SOFF0_DMA_TCD8_SOFF_bit at DMA_TCD8_SOFF.B0;
    sbit  SOFF1_DMA_TCD8_SOFF_bit at DMA_TCD8_SOFF.B1;
    sbit  SOFF2_DMA_TCD8_SOFF_bit at DMA_TCD8_SOFF.B2;
    sbit  SOFF3_DMA_TCD8_SOFF_bit at DMA_TCD8_SOFF.B3;
    sbit  SOFF4_DMA_TCD8_SOFF_bit at DMA_TCD8_SOFF.B4;
    sbit  SOFF5_DMA_TCD8_SOFF_bit at DMA_TCD8_SOFF.B5;
    sbit  SOFF6_DMA_TCD8_SOFF_bit at DMA_TCD8_SOFF.B6;
    sbit  SOFF7_DMA_TCD8_SOFF_bit at DMA_TCD8_SOFF.B7;
    sbit  SOFF8_DMA_TCD8_SOFF_bit at DMA_TCD8_SOFF.B8;
    sbit  SOFF9_DMA_TCD8_SOFF_bit at DMA_TCD8_SOFF.B9;
    sbit  SOFF10_DMA_TCD8_SOFF_bit at DMA_TCD8_SOFF.B10;
    sbit  SOFF11_DMA_TCD8_SOFF_bit at DMA_TCD8_SOFF.B11;
    sbit  SOFF12_DMA_TCD8_SOFF_bit at DMA_TCD8_SOFF.B12;
    sbit  SOFF13_DMA_TCD8_SOFF_bit at DMA_TCD8_SOFF.B13;
    sbit  SOFF14_DMA_TCD8_SOFF_bit at DMA_TCD8_SOFF.B14;
    sbit  SOFF15_DMA_TCD8_SOFF_bit at DMA_TCD8_SOFF.B15;

sfr unsigned int   volatile DMA_TCD9_SOFF        absolute 0x40009124;
    sbit  SOFF0_DMA_TCD9_SOFF_bit at DMA_TCD9_SOFF.B0;
    sbit  SOFF1_DMA_TCD9_SOFF_bit at DMA_TCD9_SOFF.B1;
    sbit  SOFF2_DMA_TCD9_SOFF_bit at DMA_TCD9_SOFF.B2;
    sbit  SOFF3_DMA_TCD9_SOFF_bit at DMA_TCD9_SOFF.B3;
    sbit  SOFF4_DMA_TCD9_SOFF_bit at DMA_TCD9_SOFF.B4;
    sbit  SOFF5_DMA_TCD9_SOFF_bit at DMA_TCD9_SOFF.B5;
    sbit  SOFF6_DMA_TCD9_SOFF_bit at DMA_TCD9_SOFF.B6;
    sbit  SOFF7_DMA_TCD9_SOFF_bit at DMA_TCD9_SOFF.B7;
    sbit  SOFF8_DMA_TCD9_SOFF_bit at DMA_TCD9_SOFF.B8;
    sbit  SOFF9_DMA_TCD9_SOFF_bit at DMA_TCD9_SOFF.B9;
    sbit  SOFF10_DMA_TCD9_SOFF_bit at DMA_TCD9_SOFF.B10;
    sbit  SOFF11_DMA_TCD9_SOFF_bit at DMA_TCD9_SOFF.B11;
    sbit  SOFF12_DMA_TCD9_SOFF_bit at DMA_TCD9_SOFF.B12;
    sbit  SOFF13_DMA_TCD9_SOFF_bit at DMA_TCD9_SOFF.B13;
    sbit  SOFF14_DMA_TCD9_SOFF_bit at DMA_TCD9_SOFF.B14;
    sbit  SOFF15_DMA_TCD9_SOFF_bit at DMA_TCD9_SOFF.B15;

sfr unsigned int   volatile DMA_TCD10_SOFF       absolute 0x40009144;
    sbit  SOFF0_DMA_TCD10_SOFF_bit at DMA_TCD10_SOFF.B0;
    sbit  SOFF1_DMA_TCD10_SOFF_bit at DMA_TCD10_SOFF.B1;
    sbit  SOFF2_DMA_TCD10_SOFF_bit at DMA_TCD10_SOFF.B2;
    sbit  SOFF3_DMA_TCD10_SOFF_bit at DMA_TCD10_SOFF.B3;
    sbit  SOFF4_DMA_TCD10_SOFF_bit at DMA_TCD10_SOFF.B4;
    sbit  SOFF5_DMA_TCD10_SOFF_bit at DMA_TCD10_SOFF.B5;
    sbit  SOFF6_DMA_TCD10_SOFF_bit at DMA_TCD10_SOFF.B6;
    sbit  SOFF7_DMA_TCD10_SOFF_bit at DMA_TCD10_SOFF.B7;
    sbit  SOFF8_DMA_TCD10_SOFF_bit at DMA_TCD10_SOFF.B8;
    sbit  SOFF9_DMA_TCD10_SOFF_bit at DMA_TCD10_SOFF.B9;
    sbit  SOFF10_DMA_TCD10_SOFF_bit at DMA_TCD10_SOFF.B10;
    sbit  SOFF11_DMA_TCD10_SOFF_bit at DMA_TCD10_SOFF.B11;
    sbit  SOFF12_DMA_TCD10_SOFF_bit at DMA_TCD10_SOFF.B12;
    sbit  SOFF13_DMA_TCD10_SOFF_bit at DMA_TCD10_SOFF.B13;
    sbit  SOFF14_DMA_TCD10_SOFF_bit at DMA_TCD10_SOFF.B14;
    sbit  SOFF15_DMA_TCD10_SOFF_bit at DMA_TCD10_SOFF.B15;

sfr unsigned int   volatile DMA_TCD11_SOFF       absolute 0x40009164;
    sbit  SOFF0_DMA_TCD11_SOFF_bit at DMA_TCD11_SOFF.B0;
    sbit  SOFF1_DMA_TCD11_SOFF_bit at DMA_TCD11_SOFF.B1;
    sbit  SOFF2_DMA_TCD11_SOFF_bit at DMA_TCD11_SOFF.B2;
    sbit  SOFF3_DMA_TCD11_SOFF_bit at DMA_TCD11_SOFF.B3;
    sbit  SOFF4_DMA_TCD11_SOFF_bit at DMA_TCD11_SOFF.B4;
    sbit  SOFF5_DMA_TCD11_SOFF_bit at DMA_TCD11_SOFF.B5;
    sbit  SOFF6_DMA_TCD11_SOFF_bit at DMA_TCD11_SOFF.B6;
    sbit  SOFF7_DMA_TCD11_SOFF_bit at DMA_TCD11_SOFF.B7;
    sbit  SOFF8_DMA_TCD11_SOFF_bit at DMA_TCD11_SOFF.B8;
    sbit  SOFF9_DMA_TCD11_SOFF_bit at DMA_TCD11_SOFF.B9;
    sbit  SOFF10_DMA_TCD11_SOFF_bit at DMA_TCD11_SOFF.B10;
    sbit  SOFF11_DMA_TCD11_SOFF_bit at DMA_TCD11_SOFF.B11;
    sbit  SOFF12_DMA_TCD11_SOFF_bit at DMA_TCD11_SOFF.B12;
    sbit  SOFF13_DMA_TCD11_SOFF_bit at DMA_TCD11_SOFF.B13;
    sbit  SOFF14_DMA_TCD11_SOFF_bit at DMA_TCD11_SOFF.B14;
    sbit  SOFF15_DMA_TCD11_SOFF_bit at DMA_TCD11_SOFF.B15;

sfr unsigned int   volatile DMA_TCD12_SOFF       absolute 0x40009184;
    sbit  SOFF0_DMA_TCD12_SOFF_bit at DMA_TCD12_SOFF.B0;
    sbit  SOFF1_DMA_TCD12_SOFF_bit at DMA_TCD12_SOFF.B1;
    sbit  SOFF2_DMA_TCD12_SOFF_bit at DMA_TCD12_SOFF.B2;
    sbit  SOFF3_DMA_TCD12_SOFF_bit at DMA_TCD12_SOFF.B3;
    sbit  SOFF4_DMA_TCD12_SOFF_bit at DMA_TCD12_SOFF.B4;
    sbit  SOFF5_DMA_TCD12_SOFF_bit at DMA_TCD12_SOFF.B5;
    sbit  SOFF6_DMA_TCD12_SOFF_bit at DMA_TCD12_SOFF.B6;
    sbit  SOFF7_DMA_TCD12_SOFF_bit at DMA_TCD12_SOFF.B7;
    sbit  SOFF8_DMA_TCD12_SOFF_bit at DMA_TCD12_SOFF.B8;
    sbit  SOFF9_DMA_TCD12_SOFF_bit at DMA_TCD12_SOFF.B9;
    sbit  SOFF10_DMA_TCD12_SOFF_bit at DMA_TCD12_SOFF.B10;
    sbit  SOFF11_DMA_TCD12_SOFF_bit at DMA_TCD12_SOFF.B11;
    sbit  SOFF12_DMA_TCD12_SOFF_bit at DMA_TCD12_SOFF.B12;
    sbit  SOFF13_DMA_TCD12_SOFF_bit at DMA_TCD12_SOFF.B13;
    sbit  SOFF14_DMA_TCD12_SOFF_bit at DMA_TCD12_SOFF.B14;
    sbit  SOFF15_DMA_TCD12_SOFF_bit at DMA_TCD12_SOFF.B15;

sfr unsigned int   volatile DMA_TCD13_SOFF       absolute 0x400091A4;
    sbit  SOFF0_DMA_TCD13_SOFF_bit at DMA_TCD13_SOFF.B0;
    sbit  SOFF1_DMA_TCD13_SOFF_bit at DMA_TCD13_SOFF.B1;
    sbit  SOFF2_DMA_TCD13_SOFF_bit at DMA_TCD13_SOFF.B2;
    sbit  SOFF3_DMA_TCD13_SOFF_bit at DMA_TCD13_SOFF.B3;
    sbit  SOFF4_DMA_TCD13_SOFF_bit at DMA_TCD13_SOFF.B4;
    sbit  SOFF5_DMA_TCD13_SOFF_bit at DMA_TCD13_SOFF.B5;
    sbit  SOFF6_DMA_TCD13_SOFF_bit at DMA_TCD13_SOFF.B6;
    sbit  SOFF7_DMA_TCD13_SOFF_bit at DMA_TCD13_SOFF.B7;
    sbit  SOFF8_DMA_TCD13_SOFF_bit at DMA_TCD13_SOFF.B8;
    sbit  SOFF9_DMA_TCD13_SOFF_bit at DMA_TCD13_SOFF.B9;
    sbit  SOFF10_DMA_TCD13_SOFF_bit at DMA_TCD13_SOFF.B10;
    sbit  SOFF11_DMA_TCD13_SOFF_bit at DMA_TCD13_SOFF.B11;
    sbit  SOFF12_DMA_TCD13_SOFF_bit at DMA_TCD13_SOFF.B12;
    sbit  SOFF13_DMA_TCD13_SOFF_bit at DMA_TCD13_SOFF.B13;
    sbit  SOFF14_DMA_TCD13_SOFF_bit at DMA_TCD13_SOFF.B14;
    sbit  SOFF15_DMA_TCD13_SOFF_bit at DMA_TCD13_SOFF.B15;

sfr unsigned int   volatile DMA_TCD14_SOFF       absolute 0x400091C4;
    sbit  SOFF0_DMA_TCD14_SOFF_bit at DMA_TCD14_SOFF.B0;
    sbit  SOFF1_DMA_TCD14_SOFF_bit at DMA_TCD14_SOFF.B1;
    sbit  SOFF2_DMA_TCD14_SOFF_bit at DMA_TCD14_SOFF.B2;
    sbit  SOFF3_DMA_TCD14_SOFF_bit at DMA_TCD14_SOFF.B3;
    sbit  SOFF4_DMA_TCD14_SOFF_bit at DMA_TCD14_SOFF.B4;
    sbit  SOFF5_DMA_TCD14_SOFF_bit at DMA_TCD14_SOFF.B5;
    sbit  SOFF6_DMA_TCD14_SOFF_bit at DMA_TCD14_SOFF.B6;
    sbit  SOFF7_DMA_TCD14_SOFF_bit at DMA_TCD14_SOFF.B7;
    sbit  SOFF8_DMA_TCD14_SOFF_bit at DMA_TCD14_SOFF.B8;
    sbit  SOFF9_DMA_TCD14_SOFF_bit at DMA_TCD14_SOFF.B9;
    sbit  SOFF10_DMA_TCD14_SOFF_bit at DMA_TCD14_SOFF.B10;
    sbit  SOFF11_DMA_TCD14_SOFF_bit at DMA_TCD14_SOFF.B11;
    sbit  SOFF12_DMA_TCD14_SOFF_bit at DMA_TCD14_SOFF.B12;
    sbit  SOFF13_DMA_TCD14_SOFF_bit at DMA_TCD14_SOFF.B13;
    sbit  SOFF14_DMA_TCD14_SOFF_bit at DMA_TCD14_SOFF.B14;
    sbit  SOFF15_DMA_TCD14_SOFF_bit at DMA_TCD14_SOFF.B15;

sfr unsigned int   volatile DMA_TCD15_SOFF       absolute 0x400091E4;
    sbit  SOFF0_DMA_TCD15_SOFF_bit at DMA_TCD15_SOFF.B0;
    sbit  SOFF1_DMA_TCD15_SOFF_bit at DMA_TCD15_SOFF.B1;
    sbit  SOFF2_DMA_TCD15_SOFF_bit at DMA_TCD15_SOFF.B2;
    sbit  SOFF3_DMA_TCD15_SOFF_bit at DMA_TCD15_SOFF.B3;
    sbit  SOFF4_DMA_TCD15_SOFF_bit at DMA_TCD15_SOFF.B4;
    sbit  SOFF5_DMA_TCD15_SOFF_bit at DMA_TCD15_SOFF.B5;
    sbit  SOFF6_DMA_TCD15_SOFF_bit at DMA_TCD15_SOFF.B6;
    sbit  SOFF7_DMA_TCD15_SOFF_bit at DMA_TCD15_SOFF.B7;
    sbit  SOFF8_DMA_TCD15_SOFF_bit at DMA_TCD15_SOFF.B8;
    sbit  SOFF9_DMA_TCD15_SOFF_bit at DMA_TCD15_SOFF.B9;
    sbit  SOFF10_DMA_TCD15_SOFF_bit at DMA_TCD15_SOFF.B10;
    sbit  SOFF11_DMA_TCD15_SOFF_bit at DMA_TCD15_SOFF.B11;
    sbit  SOFF12_DMA_TCD15_SOFF_bit at DMA_TCD15_SOFF.B12;
    sbit  SOFF13_DMA_TCD15_SOFF_bit at DMA_TCD15_SOFF.B13;
    sbit  SOFF14_DMA_TCD15_SOFF_bit at DMA_TCD15_SOFF.B14;
    sbit  SOFF15_DMA_TCD15_SOFF_bit at DMA_TCD15_SOFF.B15;

sfr unsigned int   volatile DMA_TCD16_SOFF       absolute 0x40009204;
    sbit  SOFF0_DMA_TCD16_SOFF_bit at DMA_TCD16_SOFF.B0;
    sbit  SOFF1_DMA_TCD16_SOFF_bit at DMA_TCD16_SOFF.B1;
    sbit  SOFF2_DMA_TCD16_SOFF_bit at DMA_TCD16_SOFF.B2;
    sbit  SOFF3_DMA_TCD16_SOFF_bit at DMA_TCD16_SOFF.B3;
    sbit  SOFF4_DMA_TCD16_SOFF_bit at DMA_TCD16_SOFF.B4;
    sbit  SOFF5_DMA_TCD16_SOFF_bit at DMA_TCD16_SOFF.B5;
    sbit  SOFF6_DMA_TCD16_SOFF_bit at DMA_TCD16_SOFF.B6;
    sbit  SOFF7_DMA_TCD16_SOFF_bit at DMA_TCD16_SOFF.B7;
    sbit  SOFF8_DMA_TCD16_SOFF_bit at DMA_TCD16_SOFF.B8;
    sbit  SOFF9_DMA_TCD16_SOFF_bit at DMA_TCD16_SOFF.B9;
    sbit  SOFF10_DMA_TCD16_SOFF_bit at DMA_TCD16_SOFF.B10;
    sbit  SOFF11_DMA_TCD16_SOFF_bit at DMA_TCD16_SOFF.B11;
    sbit  SOFF12_DMA_TCD16_SOFF_bit at DMA_TCD16_SOFF.B12;
    sbit  SOFF13_DMA_TCD16_SOFF_bit at DMA_TCD16_SOFF.B13;
    sbit  SOFF14_DMA_TCD16_SOFF_bit at DMA_TCD16_SOFF.B14;
    sbit  SOFF15_DMA_TCD16_SOFF_bit at DMA_TCD16_SOFF.B15;

sfr unsigned int   volatile DMA_TCD17_SOFF       absolute 0x40009224;
    sbit  SOFF0_DMA_TCD17_SOFF_bit at DMA_TCD17_SOFF.B0;
    sbit  SOFF1_DMA_TCD17_SOFF_bit at DMA_TCD17_SOFF.B1;
    sbit  SOFF2_DMA_TCD17_SOFF_bit at DMA_TCD17_SOFF.B2;
    sbit  SOFF3_DMA_TCD17_SOFF_bit at DMA_TCD17_SOFF.B3;
    sbit  SOFF4_DMA_TCD17_SOFF_bit at DMA_TCD17_SOFF.B4;
    sbit  SOFF5_DMA_TCD17_SOFF_bit at DMA_TCD17_SOFF.B5;
    sbit  SOFF6_DMA_TCD17_SOFF_bit at DMA_TCD17_SOFF.B6;
    sbit  SOFF7_DMA_TCD17_SOFF_bit at DMA_TCD17_SOFF.B7;
    sbit  SOFF8_DMA_TCD17_SOFF_bit at DMA_TCD17_SOFF.B8;
    sbit  SOFF9_DMA_TCD17_SOFF_bit at DMA_TCD17_SOFF.B9;
    sbit  SOFF10_DMA_TCD17_SOFF_bit at DMA_TCD17_SOFF.B10;
    sbit  SOFF11_DMA_TCD17_SOFF_bit at DMA_TCD17_SOFF.B11;
    sbit  SOFF12_DMA_TCD17_SOFF_bit at DMA_TCD17_SOFF.B12;
    sbit  SOFF13_DMA_TCD17_SOFF_bit at DMA_TCD17_SOFF.B13;
    sbit  SOFF14_DMA_TCD17_SOFF_bit at DMA_TCD17_SOFF.B14;
    sbit  SOFF15_DMA_TCD17_SOFF_bit at DMA_TCD17_SOFF.B15;

sfr unsigned int   volatile DMA_TCD18_SOFF       absolute 0x40009244;
    sbit  SOFF0_DMA_TCD18_SOFF_bit at DMA_TCD18_SOFF.B0;
    sbit  SOFF1_DMA_TCD18_SOFF_bit at DMA_TCD18_SOFF.B1;
    sbit  SOFF2_DMA_TCD18_SOFF_bit at DMA_TCD18_SOFF.B2;
    sbit  SOFF3_DMA_TCD18_SOFF_bit at DMA_TCD18_SOFF.B3;
    sbit  SOFF4_DMA_TCD18_SOFF_bit at DMA_TCD18_SOFF.B4;
    sbit  SOFF5_DMA_TCD18_SOFF_bit at DMA_TCD18_SOFF.B5;
    sbit  SOFF6_DMA_TCD18_SOFF_bit at DMA_TCD18_SOFF.B6;
    sbit  SOFF7_DMA_TCD18_SOFF_bit at DMA_TCD18_SOFF.B7;
    sbit  SOFF8_DMA_TCD18_SOFF_bit at DMA_TCD18_SOFF.B8;
    sbit  SOFF9_DMA_TCD18_SOFF_bit at DMA_TCD18_SOFF.B9;
    sbit  SOFF10_DMA_TCD18_SOFF_bit at DMA_TCD18_SOFF.B10;
    sbit  SOFF11_DMA_TCD18_SOFF_bit at DMA_TCD18_SOFF.B11;
    sbit  SOFF12_DMA_TCD18_SOFF_bit at DMA_TCD18_SOFF.B12;
    sbit  SOFF13_DMA_TCD18_SOFF_bit at DMA_TCD18_SOFF.B13;
    sbit  SOFF14_DMA_TCD18_SOFF_bit at DMA_TCD18_SOFF.B14;
    sbit  SOFF15_DMA_TCD18_SOFF_bit at DMA_TCD18_SOFF.B15;

sfr unsigned int   volatile DMA_TCD19_SOFF       absolute 0x40009264;
    sbit  SOFF0_DMA_TCD19_SOFF_bit at DMA_TCD19_SOFF.B0;
    sbit  SOFF1_DMA_TCD19_SOFF_bit at DMA_TCD19_SOFF.B1;
    sbit  SOFF2_DMA_TCD19_SOFF_bit at DMA_TCD19_SOFF.B2;
    sbit  SOFF3_DMA_TCD19_SOFF_bit at DMA_TCD19_SOFF.B3;
    sbit  SOFF4_DMA_TCD19_SOFF_bit at DMA_TCD19_SOFF.B4;
    sbit  SOFF5_DMA_TCD19_SOFF_bit at DMA_TCD19_SOFF.B5;
    sbit  SOFF6_DMA_TCD19_SOFF_bit at DMA_TCD19_SOFF.B6;
    sbit  SOFF7_DMA_TCD19_SOFF_bit at DMA_TCD19_SOFF.B7;
    sbit  SOFF8_DMA_TCD19_SOFF_bit at DMA_TCD19_SOFF.B8;
    sbit  SOFF9_DMA_TCD19_SOFF_bit at DMA_TCD19_SOFF.B9;
    sbit  SOFF10_DMA_TCD19_SOFF_bit at DMA_TCD19_SOFF.B10;
    sbit  SOFF11_DMA_TCD19_SOFF_bit at DMA_TCD19_SOFF.B11;
    sbit  SOFF12_DMA_TCD19_SOFF_bit at DMA_TCD19_SOFF.B12;
    sbit  SOFF13_DMA_TCD19_SOFF_bit at DMA_TCD19_SOFF.B13;
    sbit  SOFF14_DMA_TCD19_SOFF_bit at DMA_TCD19_SOFF.B14;
    sbit  SOFF15_DMA_TCD19_SOFF_bit at DMA_TCD19_SOFF.B15;

sfr unsigned int   volatile DMA_TCD20_SOFF       absolute 0x40009284;
    sbit  SOFF0_DMA_TCD20_SOFF_bit at DMA_TCD20_SOFF.B0;
    sbit  SOFF1_DMA_TCD20_SOFF_bit at DMA_TCD20_SOFF.B1;
    sbit  SOFF2_DMA_TCD20_SOFF_bit at DMA_TCD20_SOFF.B2;
    sbit  SOFF3_DMA_TCD20_SOFF_bit at DMA_TCD20_SOFF.B3;
    sbit  SOFF4_DMA_TCD20_SOFF_bit at DMA_TCD20_SOFF.B4;
    sbit  SOFF5_DMA_TCD20_SOFF_bit at DMA_TCD20_SOFF.B5;
    sbit  SOFF6_DMA_TCD20_SOFF_bit at DMA_TCD20_SOFF.B6;
    sbit  SOFF7_DMA_TCD20_SOFF_bit at DMA_TCD20_SOFF.B7;
    sbit  SOFF8_DMA_TCD20_SOFF_bit at DMA_TCD20_SOFF.B8;
    sbit  SOFF9_DMA_TCD20_SOFF_bit at DMA_TCD20_SOFF.B9;
    sbit  SOFF10_DMA_TCD20_SOFF_bit at DMA_TCD20_SOFF.B10;
    sbit  SOFF11_DMA_TCD20_SOFF_bit at DMA_TCD20_SOFF.B11;
    sbit  SOFF12_DMA_TCD20_SOFF_bit at DMA_TCD20_SOFF.B12;
    sbit  SOFF13_DMA_TCD20_SOFF_bit at DMA_TCD20_SOFF.B13;
    sbit  SOFF14_DMA_TCD20_SOFF_bit at DMA_TCD20_SOFF.B14;
    sbit  SOFF15_DMA_TCD20_SOFF_bit at DMA_TCD20_SOFF.B15;

sfr unsigned int   volatile DMA_TCD21_SOFF       absolute 0x400092A4;
    sbit  SOFF0_DMA_TCD21_SOFF_bit at DMA_TCD21_SOFF.B0;
    sbit  SOFF1_DMA_TCD21_SOFF_bit at DMA_TCD21_SOFF.B1;
    sbit  SOFF2_DMA_TCD21_SOFF_bit at DMA_TCD21_SOFF.B2;
    sbit  SOFF3_DMA_TCD21_SOFF_bit at DMA_TCD21_SOFF.B3;
    sbit  SOFF4_DMA_TCD21_SOFF_bit at DMA_TCD21_SOFF.B4;
    sbit  SOFF5_DMA_TCD21_SOFF_bit at DMA_TCD21_SOFF.B5;
    sbit  SOFF6_DMA_TCD21_SOFF_bit at DMA_TCD21_SOFF.B6;
    sbit  SOFF7_DMA_TCD21_SOFF_bit at DMA_TCD21_SOFF.B7;
    sbit  SOFF8_DMA_TCD21_SOFF_bit at DMA_TCD21_SOFF.B8;
    sbit  SOFF9_DMA_TCD21_SOFF_bit at DMA_TCD21_SOFF.B9;
    sbit  SOFF10_DMA_TCD21_SOFF_bit at DMA_TCD21_SOFF.B10;
    sbit  SOFF11_DMA_TCD21_SOFF_bit at DMA_TCD21_SOFF.B11;
    sbit  SOFF12_DMA_TCD21_SOFF_bit at DMA_TCD21_SOFF.B12;
    sbit  SOFF13_DMA_TCD21_SOFF_bit at DMA_TCD21_SOFF.B13;
    sbit  SOFF14_DMA_TCD21_SOFF_bit at DMA_TCD21_SOFF.B14;
    sbit  SOFF15_DMA_TCD21_SOFF_bit at DMA_TCD21_SOFF.B15;

sfr unsigned int   volatile DMA_TCD22_SOFF       absolute 0x400092C4;
    sbit  SOFF0_DMA_TCD22_SOFF_bit at DMA_TCD22_SOFF.B0;
    sbit  SOFF1_DMA_TCD22_SOFF_bit at DMA_TCD22_SOFF.B1;
    sbit  SOFF2_DMA_TCD22_SOFF_bit at DMA_TCD22_SOFF.B2;
    sbit  SOFF3_DMA_TCD22_SOFF_bit at DMA_TCD22_SOFF.B3;
    sbit  SOFF4_DMA_TCD22_SOFF_bit at DMA_TCD22_SOFF.B4;
    sbit  SOFF5_DMA_TCD22_SOFF_bit at DMA_TCD22_SOFF.B5;
    sbit  SOFF6_DMA_TCD22_SOFF_bit at DMA_TCD22_SOFF.B6;
    sbit  SOFF7_DMA_TCD22_SOFF_bit at DMA_TCD22_SOFF.B7;
    sbit  SOFF8_DMA_TCD22_SOFF_bit at DMA_TCD22_SOFF.B8;
    sbit  SOFF9_DMA_TCD22_SOFF_bit at DMA_TCD22_SOFF.B9;
    sbit  SOFF10_DMA_TCD22_SOFF_bit at DMA_TCD22_SOFF.B10;
    sbit  SOFF11_DMA_TCD22_SOFF_bit at DMA_TCD22_SOFF.B11;
    sbit  SOFF12_DMA_TCD22_SOFF_bit at DMA_TCD22_SOFF.B12;
    sbit  SOFF13_DMA_TCD22_SOFF_bit at DMA_TCD22_SOFF.B13;
    sbit  SOFF14_DMA_TCD22_SOFF_bit at DMA_TCD22_SOFF.B14;
    sbit  SOFF15_DMA_TCD22_SOFF_bit at DMA_TCD22_SOFF.B15;

sfr unsigned int   volatile DMA_TCD23_SOFF       absolute 0x400092E4;
    sbit  SOFF0_DMA_TCD23_SOFF_bit at DMA_TCD23_SOFF.B0;
    sbit  SOFF1_DMA_TCD23_SOFF_bit at DMA_TCD23_SOFF.B1;
    sbit  SOFF2_DMA_TCD23_SOFF_bit at DMA_TCD23_SOFF.B2;
    sbit  SOFF3_DMA_TCD23_SOFF_bit at DMA_TCD23_SOFF.B3;
    sbit  SOFF4_DMA_TCD23_SOFF_bit at DMA_TCD23_SOFF.B4;
    sbit  SOFF5_DMA_TCD23_SOFF_bit at DMA_TCD23_SOFF.B5;
    sbit  SOFF6_DMA_TCD23_SOFF_bit at DMA_TCD23_SOFF.B6;
    sbit  SOFF7_DMA_TCD23_SOFF_bit at DMA_TCD23_SOFF.B7;
    sbit  SOFF8_DMA_TCD23_SOFF_bit at DMA_TCD23_SOFF.B8;
    sbit  SOFF9_DMA_TCD23_SOFF_bit at DMA_TCD23_SOFF.B9;
    sbit  SOFF10_DMA_TCD23_SOFF_bit at DMA_TCD23_SOFF.B10;
    sbit  SOFF11_DMA_TCD23_SOFF_bit at DMA_TCD23_SOFF.B11;
    sbit  SOFF12_DMA_TCD23_SOFF_bit at DMA_TCD23_SOFF.B12;
    sbit  SOFF13_DMA_TCD23_SOFF_bit at DMA_TCD23_SOFF.B13;
    sbit  SOFF14_DMA_TCD23_SOFF_bit at DMA_TCD23_SOFF.B14;
    sbit  SOFF15_DMA_TCD23_SOFF_bit at DMA_TCD23_SOFF.B15;

sfr unsigned int   volatile DMA_TCD24_SOFF       absolute 0x40009304;
    sbit  SOFF0_DMA_TCD24_SOFF_bit at DMA_TCD24_SOFF.B0;
    sbit  SOFF1_DMA_TCD24_SOFF_bit at DMA_TCD24_SOFF.B1;
    sbit  SOFF2_DMA_TCD24_SOFF_bit at DMA_TCD24_SOFF.B2;
    sbit  SOFF3_DMA_TCD24_SOFF_bit at DMA_TCD24_SOFF.B3;
    sbit  SOFF4_DMA_TCD24_SOFF_bit at DMA_TCD24_SOFF.B4;
    sbit  SOFF5_DMA_TCD24_SOFF_bit at DMA_TCD24_SOFF.B5;
    sbit  SOFF6_DMA_TCD24_SOFF_bit at DMA_TCD24_SOFF.B6;
    sbit  SOFF7_DMA_TCD24_SOFF_bit at DMA_TCD24_SOFF.B7;
    sbit  SOFF8_DMA_TCD24_SOFF_bit at DMA_TCD24_SOFF.B8;
    sbit  SOFF9_DMA_TCD24_SOFF_bit at DMA_TCD24_SOFF.B9;
    sbit  SOFF10_DMA_TCD24_SOFF_bit at DMA_TCD24_SOFF.B10;
    sbit  SOFF11_DMA_TCD24_SOFF_bit at DMA_TCD24_SOFF.B11;
    sbit  SOFF12_DMA_TCD24_SOFF_bit at DMA_TCD24_SOFF.B12;
    sbit  SOFF13_DMA_TCD24_SOFF_bit at DMA_TCD24_SOFF.B13;
    sbit  SOFF14_DMA_TCD24_SOFF_bit at DMA_TCD24_SOFF.B14;
    sbit  SOFF15_DMA_TCD24_SOFF_bit at DMA_TCD24_SOFF.B15;

sfr unsigned int   volatile DMA_TCD25_SOFF       absolute 0x40009324;
    sbit  SOFF0_DMA_TCD25_SOFF_bit at DMA_TCD25_SOFF.B0;
    sbit  SOFF1_DMA_TCD25_SOFF_bit at DMA_TCD25_SOFF.B1;
    sbit  SOFF2_DMA_TCD25_SOFF_bit at DMA_TCD25_SOFF.B2;
    sbit  SOFF3_DMA_TCD25_SOFF_bit at DMA_TCD25_SOFF.B3;
    sbit  SOFF4_DMA_TCD25_SOFF_bit at DMA_TCD25_SOFF.B4;
    sbit  SOFF5_DMA_TCD25_SOFF_bit at DMA_TCD25_SOFF.B5;
    sbit  SOFF6_DMA_TCD25_SOFF_bit at DMA_TCD25_SOFF.B6;
    sbit  SOFF7_DMA_TCD25_SOFF_bit at DMA_TCD25_SOFF.B7;
    sbit  SOFF8_DMA_TCD25_SOFF_bit at DMA_TCD25_SOFF.B8;
    sbit  SOFF9_DMA_TCD25_SOFF_bit at DMA_TCD25_SOFF.B9;
    sbit  SOFF10_DMA_TCD25_SOFF_bit at DMA_TCD25_SOFF.B10;
    sbit  SOFF11_DMA_TCD25_SOFF_bit at DMA_TCD25_SOFF.B11;
    sbit  SOFF12_DMA_TCD25_SOFF_bit at DMA_TCD25_SOFF.B12;
    sbit  SOFF13_DMA_TCD25_SOFF_bit at DMA_TCD25_SOFF.B13;
    sbit  SOFF14_DMA_TCD25_SOFF_bit at DMA_TCD25_SOFF.B14;
    sbit  SOFF15_DMA_TCD25_SOFF_bit at DMA_TCD25_SOFF.B15;

sfr unsigned int   volatile DMA_TCD26_SOFF       absolute 0x40009344;
    sbit  SOFF0_DMA_TCD26_SOFF_bit at DMA_TCD26_SOFF.B0;
    sbit  SOFF1_DMA_TCD26_SOFF_bit at DMA_TCD26_SOFF.B1;
    sbit  SOFF2_DMA_TCD26_SOFF_bit at DMA_TCD26_SOFF.B2;
    sbit  SOFF3_DMA_TCD26_SOFF_bit at DMA_TCD26_SOFF.B3;
    sbit  SOFF4_DMA_TCD26_SOFF_bit at DMA_TCD26_SOFF.B4;
    sbit  SOFF5_DMA_TCD26_SOFF_bit at DMA_TCD26_SOFF.B5;
    sbit  SOFF6_DMA_TCD26_SOFF_bit at DMA_TCD26_SOFF.B6;
    sbit  SOFF7_DMA_TCD26_SOFF_bit at DMA_TCD26_SOFF.B7;
    sbit  SOFF8_DMA_TCD26_SOFF_bit at DMA_TCD26_SOFF.B8;
    sbit  SOFF9_DMA_TCD26_SOFF_bit at DMA_TCD26_SOFF.B9;
    sbit  SOFF10_DMA_TCD26_SOFF_bit at DMA_TCD26_SOFF.B10;
    sbit  SOFF11_DMA_TCD26_SOFF_bit at DMA_TCD26_SOFF.B11;
    sbit  SOFF12_DMA_TCD26_SOFF_bit at DMA_TCD26_SOFF.B12;
    sbit  SOFF13_DMA_TCD26_SOFF_bit at DMA_TCD26_SOFF.B13;
    sbit  SOFF14_DMA_TCD26_SOFF_bit at DMA_TCD26_SOFF.B14;
    sbit  SOFF15_DMA_TCD26_SOFF_bit at DMA_TCD26_SOFF.B15;

sfr unsigned int   volatile DMA_TCD27_SOFF       absolute 0x40009364;
    sbit  SOFF0_DMA_TCD27_SOFF_bit at DMA_TCD27_SOFF.B0;
    sbit  SOFF1_DMA_TCD27_SOFF_bit at DMA_TCD27_SOFF.B1;
    sbit  SOFF2_DMA_TCD27_SOFF_bit at DMA_TCD27_SOFF.B2;
    sbit  SOFF3_DMA_TCD27_SOFF_bit at DMA_TCD27_SOFF.B3;
    sbit  SOFF4_DMA_TCD27_SOFF_bit at DMA_TCD27_SOFF.B4;
    sbit  SOFF5_DMA_TCD27_SOFF_bit at DMA_TCD27_SOFF.B5;
    sbit  SOFF6_DMA_TCD27_SOFF_bit at DMA_TCD27_SOFF.B6;
    sbit  SOFF7_DMA_TCD27_SOFF_bit at DMA_TCD27_SOFF.B7;
    sbit  SOFF8_DMA_TCD27_SOFF_bit at DMA_TCD27_SOFF.B8;
    sbit  SOFF9_DMA_TCD27_SOFF_bit at DMA_TCD27_SOFF.B9;
    sbit  SOFF10_DMA_TCD27_SOFF_bit at DMA_TCD27_SOFF.B10;
    sbit  SOFF11_DMA_TCD27_SOFF_bit at DMA_TCD27_SOFF.B11;
    sbit  SOFF12_DMA_TCD27_SOFF_bit at DMA_TCD27_SOFF.B12;
    sbit  SOFF13_DMA_TCD27_SOFF_bit at DMA_TCD27_SOFF.B13;
    sbit  SOFF14_DMA_TCD27_SOFF_bit at DMA_TCD27_SOFF.B14;
    sbit  SOFF15_DMA_TCD27_SOFF_bit at DMA_TCD27_SOFF.B15;

sfr unsigned int   volatile DMA_TCD28_SOFF       absolute 0x40009384;
    sbit  SOFF0_DMA_TCD28_SOFF_bit at DMA_TCD28_SOFF.B0;
    sbit  SOFF1_DMA_TCD28_SOFF_bit at DMA_TCD28_SOFF.B1;
    sbit  SOFF2_DMA_TCD28_SOFF_bit at DMA_TCD28_SOFF.B2;
    sbit  SOFF3_DMA_TCD28_SOFF_bit at DMA_TCD28_SOFF.B3;
    sbit  SOFF4_DMA_TCD28_SOFF_bit at DMA_TCD28_SOFF.B4;
    sbit  SOFF5_DMA_TCD28_SOFF_bit at DMA_TCD28_SOFF.B5;
    sbit  SOFF6_DMA_TCD28_SOFF_bit at DMA_TCD28_SOFF.B6;
    sbit  SOFF7_DMA_TCD28_SOFF_bit at DMA_TCD28_SOFF.B7;
    sbit  SOFF8_DMA_TCD28_SOFF_bit at DMA_TCD28_SOFF.B8;
    sbit  SOFF9_DMA_TCD28_SOFF_bit at DMA_TCD28_SOFF.B9;
    sbit  SOFF10_DMA_TCD28_SOFF_bit at DMA_TCD28_SOFF.B10;
    sbit  SOFF11_DMA_TCD28_SOFF_bit at DMA_TCD28_SOFF.B11;
    sbit  SOFF12_DMA_TCD28_SOFF_bit at DMA_TCD28_SOFF.B12;
    sbit  SOFF13_DMA_TCD28_SOFF_bit at DMA_TCD28_SOFF.B13;
    sbit  SOFF14_DMA_TCD28_SOFF_bit at DMA_TCD28_SOFF.B14;
    sbit  SOFF15_DMA_TCD28_SOFF_bit at DMA_TCD28_SOFF.B15;

sfr unsigned int   volatile DMA_TCD29_SOFF       absolute 0x400093A4;
    sbit  SOFF0_DMA_TCD29_SOFF_bit at DMA_TCD29_SOFF.B0;
    sbit  SOFF1_DMA_TCD29_SOFF_bit at DMA_TCD29_SOFF.B1;
    sbit  SOFF2_DMA_TCD29_SOFF_bit at DMA_TCD29_SOFF.B2;
    sbit  SOFF3_DMA_TCD29_SOFF_bit at DMA_TCD29_SOFF.B3;
    sbit  SOFF4_DMA_TCD29_SOFF_bit at DMA_TCD29_SOFF.B4;
    sbit  SOFF5_DMA_TCD29_SOFF_bit at DMA_TCD29_SOFF.B5;
    sbit  SOFF6_DMA_TCD29_SOFF_bit at DMA_TCD29_SOFF.B6;
    sbit  SOFF7_DMA_TCD29_SOFF_bit at DMA_TCD29_SOFF.B7;
    sbit  SOFF8_DMA_TCD29_SOFF_bit at DMA_TCD29_SOFF.B8;
    sbit  SOFF9_DMA_TCD29_SOFF_bit at DMA_TCD29_SOFF.B9;
    sbit  SOFF10_DMA_TCD29_SOFF_bit at DMA_TCD29_SOFF.B10;
    sbit  SOFF11_DMA_TCD29_SOFF_bit at DMA_TCD29_SOFF.B11;
    sbit  SOFF12_DMA_TCD29_SOFF_bit at DMA_TCD29_SOFF.B12;
    sbit  SOFF13_DMA_TCD29_SOFF_bit at DMA_TCD29_SOFF.B13;
    sbit  SOFF14_DMA_TCD29_SOFF_bit at DMA_TCD29_SOFF.B14;
    sbit  SOFF15_DMA_TCD29_SOFF_bit at DMA_TCD29_SOFF.B15;

sfr unsigned int   volatile DMA_TCD30_SOFF       absolute 0x400093C4;
    sbit  SOFF0_DMA_TCD30_SOFF_bit at DMA_TCD30_SOFF.B0;
    sbit  SOFF1_DMA_TCD30_SOFF_bit at DMA_TCD30_SOFF.B1;
    sbit  SOFF2_DMA_TCD30_SOFF_bit at DMA_TCD30_SOFF.B2;
    sbit  SOFF3_DMA_TCD30_SOFF_bit at DMA_TCD30_SOFF.B3;
    sbit  SOFF4_DMA_TCD30_SOFF_bit at DMA_TCD30_SOFF.B4;
    sbit  SOFF5_DMA_TCD30_SOFF_bit at DMA_TCD30_SOFF.B5;
    sbit  SOFF6_DMA_TCD30_SOFF_bit at DMA_TCD30_SOFF.B6;
    sbit  SOFF7_DMA_TCD30_SOFF_bit at DMA_TCD30_SOFF.B7;
    sbit  SOFF8_DMA_TCD30_SOFF_bit at DMA_TCD30_SOFF.B8;
    sbit  SOFF9_DMA_TCD30_SOFF_bit at DMA_TCD30_SOFF.B9;
    sbit  SOFF10_DMA_TCD30_SOFF_bit at DMA_TCD30_SOFF.B10;
    sbit  SOFF11_DMA_TCD30_SOFF_bit at DMA_TCD30_SOFF.B11;
    sbit  SOFF12_DMA_TCD30_SOFF_bit at DMA_TCD30_SOFF.B12;
    sbit  SOFF13_DMA_TCD30_SOFF_bit at DMA_TCD30_SOFF.B13;
    sbit  SOFF14_DMA_TCD30_SOFF_bit at DMA_TCD30_SOFF.B14;
    sbit  SOFF15_DMA_TCD30_SOFF_bit at DMA_TCD30_SOFF.B15;

sfr unsigned int   volatile DMA_TCD31_SOFF       absolute 0x400093E4;
    sbit  SOFF0_DMA_TCD31_SOFF_bit at DMA_TCD31_SOFF.B0;
    sbit  SOFF1_DMA_TCD31_SOFF_bit at DMA_TCD31_SOFF.B1;
    sbit  SOFF2_DMA_TCD31_SOFF_bit at DMA_TCD31_SOFF.B2;
    sbit  SOFF3_DMA_TCD31_SOFF_bit at DMA_TCD31_SOFF.B3;
    sbit  SOFF4_DMA_TCD31_SOFF_bit at DMA_TCD31_SOFF.B4;
    sbit  SOFF5_DMA_TCD31_SOFF_bit at DMA_TCD31_SOFF.B5;
    sbit  SOFF6_DMA_TCD31_SOFF_bit at DMA_TCD31_SOFF.B6;
    sbit  SOFF7_DMA_TCD31_SOFF_bit at DMA_TCD31_SOFF.B7;
    sbit  SOFF8_DMA_TCD31_SOFF_bit at DMA_TCD31_SOFF.B8;
    sbit  SOFF9_DMA_TCD31_SOFF_bit at DMA_TCD31_SOFF.B9;
    sbit  SOFF10_DMA_TCD31_SOFF_bit at DMA_TCD31_SOFF.B10;
    sbit  SOFF11_DMA_TCD31_SOFF_bit at DMA_TCD31_SOFF.B11;
    sbit  SOFF12_DMA_TCD31_SOFF_bit at DMA_TCD31_SOFF.B12;
    sbit  SOFF13_DMA_TCD31_SOFF_bit at DMA_TCD31_SOFF.B13;
    sbit  SOFF14_DMA_TCD31_SOFF_bit at DMA_TCD31_SOFF.B14;
    sbit  SOFF15_DMA_TCD31_SOFF_bit at DMA_TCD31_SOFF.B15;

sfr unsigned int   volatile DMA_TCD0_ATTR        absolute 0x40009006;
    const register unsigned short int DSIZE0 = 0;
    sbit  DSIZE0_bit at DMA_TCD0_ATTR.B0;
    const register unsigned short int DSIZE1 = 1;
    sbit  DSIZE1_bit at DMA_TCD0_ATTR.B1;
    const register unsigned short int DSIZE2 = 2;
    sbit  DSIZE2_bit at DMA_TCD0_ATTR.B2;
    const register unsigned short int DMOD0 = 3;
    sbit  DMOD0_bit at DMA_TCD0_ATTR.B3;
    const register unsigned short int DMOD1 = 4;
    sbit  DMOD1_bit at DMA_TCD0_ATTR.B4;
    const register unsigned short int DMOD2 = 5;
    sbit  DMOD2_bit at DMA_TCD0_ATTR.B5;
    const register unsigned short int DMOD3 = 6;
    sbit  DMOD3_bit at DMA_TCD0_ATTR.B6;
    const register unsigned short int DMOD4 = 7;
    sbit  DMOD4_bit at DMA_TCD0_ATTR.B7;
    const register unsigned short int SSIZE0 = 8;
    sbit  SSIZE0_bit at DMA_TCD0_ATTR.B8;
    const register unsigned short int SSIZE1 = 9;
    sbit  SSIZE1_bit at DMA_TCD0_ATTR.B9;
    const register unsigned short int SSIZE2 = 10;
    sbit  SSIZE2_bit at DMA_TCD0_ATTR.B10;
    const register unsigned short int SMOD0 = 11;
    sbit  SMOD0_bit at DMA_TCD0_ATTR.B11;
    const register unsigned short int SMOD1 = 12;
    sbit  SMOD1_bit at DMA_TCD0_ATTR.B12;
    const register unsigned short int SMOD2 = 13;
    sbit  SMOD2_bit at DMA_TCD0_ATTR.B13;
    const register unsigned short int SMOD3 = 14;
    sbit  SMOD3_bit at DMA_TCD0_ATTR.B14;
    const register unsigned short int SMOD4 = 15;
    sbit  SMOD4_bit at DMA_TCD0_ATTR.B15;

sfr unsigned int   volatile DMA_TCD1_ATTR        absolute 0x40009026;
    sbit  DSIZE0_DMA_TCD1_ATTR_bit at DMA_TCD1_ATTR.B0;
    sbit  DSIZE1_DMA_TCD1_ATTR_bit at DMA_TCD1_ATTR.B1;
    sbit  DSIZE2_DMA_TCD1_ATTR_bit at DMA_TCD1_ATTR.B2;
    sbit  DMOD0_DMA_TCD1_ATTR_bit at DMA_TCD1_ATTR.B3;
    sbit  DMOD1_DMA_TCD1_ATTR_bit at DMA_TCD1_ATTR.B4;
    sbit  DMOD2_DMA_TCD1_ATTR_bit at DMA_TCD1_ATTR.B5;
    sbit  DMOD3_DMA_TCD1_ATTR_bit at DMA_TCD1_ATTR.B6;
    sbit  DMOD4_DMA_TCD1_ATTR_bit at DMA_TCD1_ATTR.B7;
    sbit  SSIZE0_DMA_TCD1_ATTR_bit at DMA_TCD1_ATTR.B8;
    sbit  SSIZE1_DMA_TCD1_ATTR_bit at DMA_TCD1_ATTR.B9;
    sbit  SSIZE2_DMA_TCD1_ATTR_bit at DMA_TCD1_ATTR.B10;
    sbit  SMOD0_DMA_TCD1_ATTR_bit at DMA_TCD1_ATTR.B11;
    sbit  SMOD1_DMA_TCD1_ATTR_bit at DMA_TCD1_ATTR.B12;
    sbit  SMOD2_DMA_TCD1_ATTR_bit at DMA_TCD1_ATTR.B13;
    sbit  SMOD3_DMA_TCD1_ATTR_bit at DMA_TCD1_ATTR.B14;
    sbit  SMOD4_DMA_TCD1_ATTR_bit at DMA_TCD1_ATTR.B15;

sfr unsigned int   volatile DMA_TCD2_ATTR        absolute 0x40009046;
    sbit  DSIZE0_DMA_TCD2_ATTR_bit at DMA_TCD2_ATTR.B0;
    sbit  DSIZE1_DMA_TCD2_ATTR_bit at DMA_TCD2_ATTR.B1;
    sbit  DSIZE2_DMA_TCD2_ATTR_bit at DMA_TCD2_ATTR.B2;
    sbit  DMOD0_DMA_TCD2_ATTR_bit at DMA_TCD2_ATTR.B3;
    sbit  DMOD1_DMA_TCD2_ATTR_bit at DMA_TCD2_ATTR.B4;
    sbit  DMOD2_DMA_TCD2_ATTR_bit at DMA_TCD2_ATTR.B5;
    sbit  DMOD3_DMA_TCD2_ATTR_bit at DMA_TCD2_ATTR.B6;
    sbit  DMOD4_DMA_TCD2_ATTR_bit at DMA_TCD2_ATTR.B7;
    sbit  SSIZE0_DMA_TCD2_ATTR_bit at DMA_TCD2_ATTR.B8;
    sbit  SSIZE1_DMA_TCD2_ATTR_bit at DMA_TCD2_ATTR.B9;
    sbit  SSIZE2_DMA_TCD2_ATTR_bit at DMA_TCD2_ATTR.B10;
    sbit  SMOD0_DMA_TCD2_ATTR_bit at DMA_TCD2_ATTR.B11;
    sbit  SMOD1_DMA_TCD2_ATTR_bit at DMA_TCD2_ATTR.B12;
    sbit  SMOD2_DMA_TCD2_ATTR_bit at DMA_TCD2_ATTR.B13;
    sbit  SMOD3_DMA_TCD2_ATTR_bit at DMA_TCD2_ATTR.B14;
    sbit  SMOD4_DMA_TCD2_ATTR_bit at DMA_TCD2_ATTR.B15;

sfr unsigned int   volatile DMA_TCD3_ATTR        absolute 0x40009066;
    sbit  DSIZE0_DMA_TCD3_ATTR_bit at DMA_TCD3_ATTR.B0;
    sbit  DSIZE1_DMA_TCD3_ATTR_bit at DMA_TCD3_ATTR.B1;
    sbit  DSIZE2_DMA_TCD3_ATTR_bit at DMA_TCD3_ATTR.B2;
    sbit  DMOD0_DMA_TCD3_ATTR_bit at DMA_TCD3_ATTR.B3;
    sbit  DMOD1_DMA_TCD3_ATTR_bit at DMA_TCD3_ATTR.B4;
    sbit  DMOD2_DMA_TCD3_ATTR_bit at DMA_TCD3_ATTR.B5;
    sbit  DMOD3_DMA_TCD3_ATTR_bit at DMA_TCD3_ATTR.B6;
    sbit  DMOD4_DMA_TCD3_ATTR_bit at DMA_TCD3_ATTR.B7;
    sbit  SSIZE0_DMA_TCD3_ATTR_bit at DMA_TCD3_ATTR.B8;
    sbit  SSIZE1_DMA_TCD3_ATTR_bit at DMA_TCD3_ATTR.B9;
    sbit  SSIZE2_DMA_TCD3_ATTR_bit at DMA_TCD3_ATTR.B10;
    sbit  SMOD0_DMA_TCD3_ATTR_bit at DMA_TCD3_ATTR.B11;
    sbit  SMOD1_DMA_TCD3_ATTR_bit at DMA_TCD3_ATTR.B12;
    sbit  SMOD2_DMA_TCD3_ATTR_bit at DMA_TCD3_ATTR.B13;
    sbit  SMOD3_DMA_TCD3_ATTR_bit at DMA_TCD3_ATTR.B14;
    sbit  SMOD4_DMA_TCD3_ATTR_bit at DMA_TCD3_ATTR.B15;

sfr unsigned int   volatile DMA_TCD4_ATTR        absolute 0x40009086;
    sbit  DSIZE0_DMA_TCD4_ATTR_bit at DMA_TCD4_ATTR.B0;
    sbit  DSIZE1_DMA_TCD4_ATTR_bit at DMA_TCD4_ATTR.B1;
    sbit  DSIZE2_DMA_TCD4_ATTR_bit at DMA_TCD4_ATTR.B2;
    sbit  DMOD0_DMA_TCD4_ATTR_bit at DMA_TCD4_ATTR.B3;
    sbit  DMOD1_DMA_TCD4_ATTR_bit at DMA_TCD4_ATTR.B4;
    sbit  DMOD2_DMA_TCD4_ATTR_bit at DMA_TCD4_ATTR.B5;
    sbit  DMOD3_DMA_TCD4_ATTR_bit at DMA_TCD4_ATTR.B6;
    sbit  DMOD4_DMA_TCD4_ATTR_bit at DMA_TCD4_ATTR.B7;
    sbit  SSIZE0_DMA_TCD4_ATTR_bit at DMA_TCD4_ATTR.B8;
    sbit  SSIZE1_DMA_TCD4_ATTR_bit at DMA_TCD4_ATTR.B9;
    sbit  SSIZE2_DMA_TCD4_ATTR_bit at DMA_TCD4_ATTR.B10;
    sbit  SMOD0_DMA_TCD4_ATTR_bit at DMA_TCD4_ATTR.B11;
    sbit  SMOD1_DMA_TCD4_ATTR_bit at DMA_TCD4_ATTR.B12;
    sbit  SMOD2_DMA_TCD4_ATTR_bit at DMA_TCD4_ATTR.B13;
    sbit  SMOD3_DMA_TCD4_ATTR_bit at DMA_TCD4_ATTR.B14;
    sbit  SMOD4_DMA_TCD4_ATTR_bit at DMA_TCD4_ATTR.B15;

sfr unsigned int   volatile DMA_TCD5_ATTR        absolute 0x400090A6;
    sbit  DSIZE0_DMA_TCD5_ATTR_bit at DMA_TCD5_ATTR.B0;
    sbit  DSIZE1_DMA_TCD5_ATTR_bit at DMA_TCD5_ATTR.B1;
    sbit  DSIZE2_DMA_TCD5_ATTR_bit at DMA_TCD5_ATTR.B2;
    sbit  DMOD0_DMA_TCD5_ATTR_bit at DMA_TCD5_ATTR.B3;
    sbit  DMOD1_DMA_TCD5_ATTR_bit at DMA_TCD5_ATTR.B4;
    sbit  DMOD2_DMA_TCD5_ATTR_bit at DMA_TCD5_ATTR.B5;
    sbit  DMOD3_DMA_TCD5_ATTR_bit at DMA_TCD5_ATTR.B6;
    sbit  DMOD4_DMA_TCD5_ATTR_bit at DMA_TCD5_ATTR.B7;
    sbit  SSIZE0_DMA_TCD5_ATTR_bit at DMA_TCD5_ATTR.B8;
    sbit  SSIZE1_DMA_TCD5_ATTR_bit at DMA_TCD5_ATTR.B9;
    sbit  SSIZE2_DMA_TCD5_ATTR_bit at DMA_TCD5_ATTR.B10;
    sbit  SMOD0_DMA_TCD5_ATTR_bit at DMA_TCD5_ATTR.B11;
    sbit  SMOD1_DMA_TCD5_ATTR_bit at DMA_TCD5_ATTR.B12;
    sbit  SMOD2_DMA_TCD5_ATTR_bit at DMA_TCD5_ATTR.B13;
    sbit  SMOD3_DMA_TCD5_ATTR_bit at DMA_TCD5_ATTR.B14;
    sbit  SMOD4_DMA_TCD5_ATTR_bit at DMA_TCD5_ATTR.B15;

sfr unsigned int   volatile DMA_TCD6_ATTR        absolute 0x400090C6;
    sbit  DSIZE0_DMA_TCD6_ATTR_bit at DMA_TCD6_ATTR.B0;
    sbit  DSIZE1_DMA_TCD6_ATTR_bit at DMA_TCD6_ATTR.B1;
    sbit  DSIZE2_DMA_TCD6_ATTR_bit at DMA_TCD6_ATTR.B2;
    sbit  DMOD0_DMA_TCD6_ATTR_bit at DMA_TCD6_ATTR.B3;
    sbit  DMOD1_DMA_TCD6_ATTR_bit at DMA_TCD6_ATTR.B4;
    sbit  DMOD2_DMA_TCD6_ATTR_bit at DMA_TCD6_ATTR.B5;
    sbit  DMOD3_DMA_TCD6_ATTR_bit at DMA_TCD6_ATTR.B6;
    sbit  DMOD4_DMA_TCD6_ATTR_bit at DMA_TCD6_ATTR.B7;
    sbit  SSIZE0_DMA_TCD6_ATTR_bit at DMA_TCD6_ATTR.B8;
    sbit  SSIZE1_DMA_TCD6_ATTR_bit at DMA_TCD6_ATTR.B9;
    sbit  SSIZE2_DMA_TCD6_ATTR_bit at DMA_TCD6_ATTR.B10;
    sbit  SMOD0_DMA_TCD6_ATTR_bit at DMA_TCD6_ATTR.B11;
    sbit  SMOD1_DMA_TCD6_ATTR_bit at DMA_TCD6_ATTR.B12;
    sbit  SMOD2_DMA_TCD6_ATTR_bit at DMA_TCD6_ATTR.B13;
    sbit  SMOD3_DMA_TCD6_ATTR_bit at DMA_TCD6_ATTR.B14;
    sbit  SMOD4_DMA_TCD6_ATTR_bit at DMA_TCD6_ATTR.B15;

sfr unsigned int   volatile DMA_TCD7_ATTR        absolute 0x400090E6;
    sbit  DSIZE0_DMA_TCD7_ATTR_bit at DMA_TCD7_ATTR.B0;
    sbit  DSIZE1_DMA_TCD7_ATTR_bit at DMA_TCD7_ATTR.B1;
    sbit  DSIZE2_DMA_TCD7_ATTR_bit at DMA_TCD7_ATTR.B2;
    sbit  DMOD0_DMA_TCD7_ATTR_bit at DMA_TCD7_ATTR.B3;
    sbit  DMOD1_DMA_TCD7_ATTR_bit at DMA_TCD7_ATTR.B4;
    sbit  DMOD2_DMA_TCD7_ATTR_bit at DMA_TCD7_ATTR.B5;
    sbit  DMOD3_DMA_TCD7_ATTR_bit at DMA_TCD7_ATTR.B6;
    sbit  DMOD4_DMA_TCD7_ATTR_bit at DMA_TCD7_ATTR.B7;
    sbit  SSIZE0_DMA_TCD7_ATTR_bit at DMA_TCD7_ATTR.B8;
    sbit  SSIZE1_DMA_TCD7_ATTR_bit at DMA_TCD7_ATTR.B9;
    sbit  SSIZE2_DMA_TCD7_ATTR_bit at DMA_TCD7_ATTR.B10;
    sbit  SMOD0_DMA_TCD7_ATTR_bit at DMA_TCD7_ATTR.B11;
    sbit  SMOD1_DMA_TCD7_ATTR_bit at DMA_TCD7_ATTR.B12;
    sbit  SMOD2_DMA_TCD7_ATTR_bit at DMA_TCD7_ATTR.B13;
    sbit  SMOD3_DMA_TCD7_ATTR_bit at DMA_TCD7_ATTR.B14;
    sbit  SMOD4_DMA_TCD7_ATTR_bit at DMA_TCD7_ATTR.B15;

sfr unsigned int   volatile DMA_TCD8_ATTR        absolute 0x40009106;
    sbit  DSIZE0_DMA_TCD8_ATTR_bit at DMA_TCD8_ATTR.B0;
    sbit  DSIZE1_DMA_TCD8_ATTR_bit at DMA_TCD8_ATTR.B1;
    sbit  DSIZE2_DMA_TCD8_ATTR_bit at DMA_TCD8_ATTR.B2;
    sbit  DMOD0_DMA_TCD8_ATTR_bit at DMA_TCD8_ATTR.B3;
    sbit  DMOD1_DMA_TCD8_ATTR_bit at DMA_TCD8_ATTR.B4;
    sbit  DMOD2_DMA_TCD8_ATTR_bit at DMA_TCD8_ATTR.B5;
    sbit  DMOD3_DMA_TCD8_ATTR_bit at DMA_TCD8_ATTR.B6;
    sbit  DMOD4_DMA_TCD8_ATTR_bit at DMA_TCD8_ATTR.B7;
    sbit  SSIZE0_DMA_TCD8_ATTR_bit at DMA_TCD8_ATTR.B8;
    sbit  SSIZE1_DMA_TCD8_ATTR_bit at DMA_TCD8_ATTR.B9;
    sbit  SSIZE2_DMA_TCD8_ATTR_bit at DMA_TCD8_ATTR.B10;
    sbit  SMOD0_DMA_TCD8_ATTR_bit at DMA_TCD8_ATTR.B11;
    sbit  SMOD1_DMA_TCD8_ATTR_bit at DMA_TCD8_ATTR.B12;
    sbit  SMOD2_DMA_TCD8_ATTR_bit at DMA_TCD8_ATTR.B13;
    sbit  SMOD3_DMA_TCD8_ATTR_bit at DMA_TCD8_ATTR.B14;
    sbit  SMOD4_DMA_TCD8_ATTR_bit at DMA_TCD8_ATTR.B15;

sfr unsigned int   volatile DMA_TCD9_ATTR        absolute 0x40009126;
    sbit  DSIZE0_DMA_TCD9_ATTR_bit at DMA_TCD9_ATTR.B0;
    sbit  DSIZE1_DMA_TCD9_ATTR_bit at DMA_TCD9_ATTR.B1;
    sbit  DSIZE2_DMA_TCD9_ATTR_bit at DMA_TCD9_ATTR.B2;
    sbit  DMOD0_DMA_TCD9_ATTR_bit at DMA_TCD9_ATTR.B3;
    sbit  DMOD1_DMA_TCD9_ATTR_bit at DMA_TCD9_ATTR.B4;
    sbit  DMOD2_DMA_TCD9_ATTR_bit at DMA_TCD9_ATTR.B5;
    sbit  DMOD3_DMA_TCD9_ATTR_bit at DMA_TCD9_ATTR.B6;
    sbit  DMOD4_DMA_TCD9_ATTR_bit at DMA_TCD9_ATTR.B7;
    sbit  SSIZE0_DMA_TCD9_ATTR_bit at DMA_TCD9_ATTR.B8;
    sbit  SSIZE1_DMA_TCD9_ATTR_bit at DMA_TCD9_ATTR.B9;
    sbit  SSIZE2_DMA_TCD9_ATTR_bit at DMA_TCD9_ATTR.B10;
    sbit  SMOD0_DMA_TCD9_ATTR_bit at DMA_TCD9_ATTR.B11;
    sbit  SMOD1_DMA_TCD9_ATTR_bit at DMA_TCD9_ATTR.B12;
    sbit  SMOD2_DMA_TCD9_ATTR_bit at DMA_TCD9_ATTR.B13;
    sbit  SMOD3_DMA_TCD9_ATTR_bit at DMA_TCD9_ATTR.B14;
    sbit  SMOD4_DMA_TCD9_ATTR_bit at DMA_TCD9_ATTR.B15;

sfr unsigned int   volatile DMA_TCD10_ATTR       absolute 0x40009146;
    sbit  DSIZE0_DMA_TCD10_ATTR_bit at DMA_TCD10_ATTR.B0;
    sbit  DSIZE1_DMA_TCD10_ATTR_bit at DMA_TCD10_ATTR.B1;
    sbit  DSIZE2_DMA_TCD10_ATTR_bit at DMA_TCD10_ATTR.B2;
    sbit  DMOD0_DMA_TCD10_ATTR_bit at DMA_TCD10_ATTR.B3;
    sbit  DMOD1_DMA_TCD10_ATTR_bit at DMA_TCD10_ATTR.B4;
    sbit  DMOD2_DMA_TCD10_ATTR_bit at DMA_TCD10_ATTR.B5;
    sbit  DMOD3_DMA_TCD10_ATTR_bit at DMA_TCD10_ATTR.B6;
    sbit  DMOD4_DMA_TCD10_ATTR_bit at DMA_TCD10_ATTR.B7;
    sbit  SSIZE0_DMA_TCD10_ATTR_bit at DMA_TCD10_ATTR.B8;
    sbit  SSIZE1_DMA_TCD10_ATTR_bit at DMA_TCD10_ATTR.B9;
    sbit  SSIZE2_DMA_TCD10_ATTR_bit at DMA_TCD10_ATTR.B10;
    sbit  SMOD0_DMA_TCD10_ATTR_bit at DMA_TCD10_ATTR.B11;
    sbit  SMOD1_DMA_TCD10_ATTR_bit at DMA_TCD10_ATTR.B12;
    sbit  SMOD2_DMA_TCD10_ATTR_bit at DMA_TCD10_ATTR.B13;
    sbit  SMOD3_DMA_TCD10_ATTR_bit at DMA_TCD10_ATTR.B14;
    sbit  SMOD4_DMA_TCD10_ATTR_bit at DMA_TCD10_ATTR.B15;

sfr unsigned int   volatile DMA_TCD11_ATTR       absolute 0x40009166;
    sbit  DSIZE0_DMA_TCD11_ATTR_bit at DMA_TCD11_ATTR.B0;
    sbit  DSIZE1_DMA_TCD11_ATTR_bit at DMA_TCD11_ATTR.B1;
    sbit  DSIZE2_DMA_TCD11_ATTR_bit at DMA_TCD11_ATTR.B2;
    sbit  DMOD0_DMA_TCD11_ATTR_bit at DMA_TCD11_ATTR.B3;
    sbit  DMOD1_DMA_TCD11_ATTR_bit at DMA_TCD11_ATTR.B4;
    sbit  DMOD2_DMA_TCD11_ATTR_bit at DMA_TCD11_ATTR.B5;
    sbit  DMOD3_DMA_TCD11_ATTR_bit at DMA_TCD11_ATTR.B6;
    sbit  DMOD4_DMA_TCD11_ATTR_bit at DMA_TCD11_ATTR.B7;
    sbit  SSIZE0_DMA_TCD11_ATTR_bit at DMA_TCD11_ATTR.B8;
    sbit  SSIZE1_DMA_TCD11_ATTR_bit at DMA_TCD11_ATTR.B9;
    sbit  SSIZE2_DMA_TCD11_ATTR_bit at DMA_TCD11_ATTR.B10;
    sbit  SMOD0_DMA_TCD11_ATTR_bit at DMA_TCD11_ATTR.B11;
    sbit  SMOD1_DMA_TCD11_ATTR_bit at DMA_TCD11_ATTR.B12;
    sbit  SMOD2_DMA_TCD11_ATTR_bit at DMA_TCD11_ATTR.B13;
    sbit  SMOD3_DMA_TCD11_ATTR_bit at DMA_TCD11_ATTR.B14;
    sbit  SMOD4_DMA_TCD11_ATTR_bit at DMA_TCD11_ATTR.B15;

sfr unsigned int   volatile DMA_TCD12_ATTR       absolute 0x40009186;
    sbit  DSIZE0_DMA_TCD12_ATTR_bit at DMA_TCD12_ATTR.B0;
    sbit  DSIZE1_DMA_TCD12_ATTR_bit at DMA_TCD12_ATTR.B1;
    sbit  DSIZE2_DMA_TCD12_ATTR_bit at DMA_TCD12_ATTR.B2;
    sbit  DMOD0_DMA_TCD12_ATTR_bit at DMA_TCD12_ATTR.B3;
    sbit  DMOD1_DMA_TCD12_ATTR_bit at DMA_TCD12_ATTR.B4;
    sbit  DMOD2_DMA_TCD12_ATTR_bit at DMA_TCD12_ATTR.B5;
    sbit  DMOD3_DMA_TCD12_ATTR_bit at DMA_TCD12_ATTR.B6;
    sbit  DMOD4_DMA_TCD12_ATTR_bit at DMA_TCD12_ATTR.B7;
    sbit  SSIZE0_DMA_TCD12_ATTR_bit at DMA_TCD12_ATTR.B8;
    sbit  SSIZE1_DMA_TCD12_ATTR_bit at DMA_TCD12_ATTR.B9;
    sbit  SSIZE2_DMA_TCD12_ATTR_bit at DMA_TCD12_ATTR.B10;
    sbit  SMOD0_DMA_TCD12_ATTR_bit at DMA_TCD12_ATTR.B11;
    sbit  SMOD1_DMA_TCD12_ATTR_bit at DMA_TCD12_ATTR.B12;
    sbit  SMOD2_DMA_TCD12_ATTR_bit at DMA_TCD12_ATTR.B13;
    sbit  SMOD3_DMA_TCD12_ATTR_bit at DMA_TCD12_ATTR.B14;
    sbit  SMOD4_DMA_TCD12_ATTR_bit at DMA_TCD12_ATTR.B15;

sfr unsigned int   volatile DMA_TCD13_ATTR       absolute 0x400091A6;
    sbit  DSIZE0_DMA_TCD13_ATTR_bit at DMA_TCD13_ATTR.B0;
    sbit  DSIZE1_DMA_TCD13_ATTR_bit at DMA_TCD13_ATTR.B1;
    sbit  DSIZE2_DMA_TCD13_ATTR_bit at DMA_TCD13_ATTR.B2;
    sbit  DMOD0_DMA_TCD13_ATTR_bit at DMA_TCD13_ATTR.B3;
    sbit  DMOD1_DMA_TCD13_ATTR_bit at DMA_TCD13_ATTR.B4;
    sbit  DMOD2_DMA_TCD13_ATTR_bit at DMA_TCD13_ATTR.B5;
    sbit  DMOD3_DMA_TCD13_ATTR_bit at DMA_TCD13_ATTR.B6;
    sbit  DMOD4_DMA_TCD13_ATTR_bit at DMA_TCD13_ATTR.B7;
    sbit  SSIZE0_DMA_TCD13_ATTR_bit at DMA_TCD13_ATTR.B8;
    sbit  SSIZE1_DMA_TCD13_ATTR_bit at DMA_TCD13_ATTR.B9;
    sbit  SSIZE2_DMA_TCD13_ATTR_bit at DMA_TCD13_ATTR.B10;
    sbit  SMOD0_DMA_TCD13_ATTR_bit at DMA_TCD13_ATTR.B11;
    sbit  SMOD1_DMA_TCD13_ATTR_bit at DMA_TCD13_ATTR.B12;
    sbit  SMOD2_DMA_TCD13_ATTR_bit at DMA_TCD13_ATTR.B13;
    sbit  SMOD3_DMA_TCD13_ATTR_bit at DMA_TCD13_ATTR.B14;
    sbit  SMOD4_DMA_TCD13_ATTR_bit at DMA_TCD13_ATTR.B15;

sfr unsigned int   volatile DMA_TCD14_ATTR       absolute 0x400091C6;
    sbit  DSIZE0_DMA_TCD14_ATTR_bit at DMA_TCD14_ATTR.B0;
    sbit  DSIZE1_DMA_TCD14_ATTR_bit at DMA_TCD14_ATTR.B1;
    sbit  DSIZE2_DMA_TCD14_ATTR_bit at DMA_TCD14_ATTR.B2;
    sbit  DMOD0_DMA_TCD14_ATTR_bit at DMA_TCD14_ATTR.B3;
    sbit  DMOD1_DMA_TCD14_ATTR_bit at DMA_TCD14_ATTR.B4;
    sbit  DMOD2_DMA_TCD14_ATTR_bit at DMA_TCD14_ATTR.B5;
    sbit  DMOD3_DMA_TCD14_ATTR_bit at DMA_TCD14_ATTR.B6;
    sbit  DMOD4_DMA_TCD14_ATTR_bit at DMA_TCD14_ATTR.B7;
    sbit  SSIZE0_DMA_TCD14_ATTR_bit at DMA_TCD14_ATTR.B8;
    sbit  SSIZE1_DMA_TCD14_ATTR_bit at DMA_TCD14_ATTR.B9;
    sbit  SSIZE2_DMA_TCD14_ATTR_bit at DMA_TCD14_ATTR.B10;
    sbit  SMOD0_DMA_TCD14_ATTR_bit at DMA_TCD14_ATTR.B11;
    sbit  SMOD1_DMA_TCD14_ATTR_bit at DMA_TCD14_ATTR.B12;
    sbit  SMOD2_DMA_TCD14_ATTR_bit at DMA_TCD14_ATTR.B13;
    sbit  SMOD3_DMA_TCD14_ATTR_bit at DMA_TCD14_ATTR.B14;
    sbit  SMOD4_DMA_TCD14_ATTR_bit at DMA_TCD14_ATTR.B15;

sfr unsigned int   volatile DMA_TCD15_ATTR       absolute 0x400091E6;
    sbit  DSIZE0_DMA_TCD15_ATTR_bit at DMA_TCD15_ATTR.B0;
    sbit  DSIZE1_DMA_TCD15_ATTR_bit at DMA_TCD15_ATTR.B1;
    sbit  DSIZE2_DMA_TCD15_ATTR_bit at DMA_TCD15_ATTR.B2;
    sbit  DMOD0_DMA_TCD15_ATTR_bit at DMA_TCD15_ATTR.B3;
    sbit  DMOD1_DMA_TCD15_ATTR_bit at DMA_TCD15_ATTR.B4;
    sbit  DMOD2_DMA_TCD15_ATTR_bit at DMA_TCD15_ATTR.B5;
    sbit  DMOD3_DMA_TCD15_ATTR_bit at DMA_TCD15_ATTR.B6;
    sbit  DMOD4_DMA_TCD15_ATTR_bit at DMA_TCD15_ATTR.B7;
    sbit  SSIZE0_DMA_TCD15_ATTR_bit at DMA_TCD15_ATTR.B8;
    sbit  SSIZE1_DMA_TCD15_ATTR_bit at DMA_TCD15_ATTR.B9;
    sbit  SSIZE2_DMA_TCD15_ATTR_bit at DMA_TCD15_ATTR.B10;
    sbit  SMOD0_DMA_TCD15_ATTR_bit at DMA_TCD15_ATTR.B11;
    sbit  SMOD1_DMA_TCD15_ATTR_bit at DMA_TCD15_ATTR.B12;
    sbit  SMOD2_DMA_TCD15_ATTR_bit at DMA_TCD15_ATTR.B13;
    sbit  SMOD3_DMA_TCD15_ATTR_bit at DMA_TCD15_ATTR.B14;
    sbit  SMOD4_DMA_TCD15_ATTR_bit at DMA_TCD15_ATTR.B15;

sfr unsigned int   volatile DMA_TCD16_ATTR       absolute 0x40009206;
    sbit  DSIZE0_DMA_TCD16_ATTR_bit at DMA_TCD16_ATTR.B0;
    sbit  DSIZE1_DMA_TCD16_ATTR_bit at DMA_TCD16_ATTR.B1;
    sbit  DSIZE2_DMA_TCD16_ATTR_bit at DMA_TCD16_ATTR.B2;
    sbit  DMOD0_DMA_TCD16_ATTR_bit at DMA_TCD16_ATTR.B3;
    sbit  DMOD1_DMA_TCD16_ATTR_bit at DMA_TCD16_ATTR.B4;
    sbit  DMOD2_DMA_TCD16_ATTR_bit at DMA_TCD16_ATTR.B5;
    sbit  DMOD3_DMA_TCD16_ATTR_bit at DMA_TCD16_ATTR.B6;
    sbit  DMOD4_DMA_TCD16_ATTR_bit at DMA_TCD16_ATTR.B7;
    sbit  SSIZE0_DMA_TCD16_ATTR_bit at DMA_TCD16_ATTR.B8;
    sbit  SSIZE1_DMA_TCD16_ATTR_bit at DMA_TCD16_ATTR.B9;
    sbit  SSIZE2_DMA_TCD16_ATTR_bit at DMA_TCD16_ATTR.B10;
    sbit  SMOD0_DMA_TCD16_ATTR_bit at DMA_TCD16_ATTR.B11;
    sbit  SMOD1_DMA_TCD16_ATTR_bit at DMA_TCD16_ATTR.B12;
    sbit  SMOD2_DMA_TCD16_ATTR_bit at DMA_TCD16_ATTR.B13;
    sbit  SMOD3_DMA_TCD16_ATTR_bit at DMA_TCD16_ATTR.B14;
    sbit  SMOD4_DMA_TCD16_ATTR_bit at DMA_TCD16_ATTR.B15;

sfr unsigned int   volatile DMA_TCD17_ATTR       absolute 0x40009226;
    sbit  DSIZE0_DMA_TCD17_ATTR_bit at DMA_TCD17_ATTR.B0;
    sbit  DSIZE1_DMA_TCD17_ATTR_bit at DMA_TCD17_ATTR.B1;
    sbit  DSIZE2_DMA_TCD17_ATTR_bit at DMA_TCD17_ATTR.B2;
    sbit  DMOD0_DMA_TCD17_ATTR_bit at DMA_TCD17_ATTR.B3;
    sbit  DMOD1_DMA_TCD17_ATTR_bit at DMA_TCD17_ATTR.B4;
    sbit  DMOD2_DMA_TCD17_ATTR_bit at DMA_TCD17_ATTR.B5;
    sbit  DMOD3_DMA_TCD17_ATTR_bit at DMA_TCD17_ATTR.B6;
    sbit  DMOD4_DMA_TCD17_ATTR_bit at DMA_TCD17_ATTR.B7;
    sbit  SSIZE0_DMA_TCD17_ATTR_bit at DMA_TCD17_ATTR.B8;
    sbit  SSIZE1_DMA_TCD17_ATTR_bit at DMA_TCD17_ATTR.B9;
    sbit  SSIZE2_DMA_TCD17_ATTR_bit at DMA_TCD17_ATTR.B10;
    sbit  SMOD0_DMA_TCD17_ATTR_bit at DMA_TCD17_ATTR.B11;
    sbit  SMOD1_DMA_TCD17_ATTR_bit at DMA_TCD17_ATTR.B12;
    sbit  SMOD2_DMA_TCD17_ATTR_bit at DMA_TCD17_ATTR.B13;
    sbit  SMOD3_DMA_TCD17_ATTR_bit at DMA_TCD17_ATTR.B14;
    sbit  SMOD4_DMA_TCD17_ATTR_bit at DMA_TCD17_ATTR.B15;

sfr unsigned int   volatile DMA_TCD18_ATTR       absolute 0x40009246;
    sbit  DSIZE0_DMA_TCD18_ATTR_bit at DMA_TCD18_ATTR.B0;
    sbit  DSIZE1_DMA_TCD18_ATTR_bit at DMA_TCD18_ATTR.B1;
    sbit  DSIZE2_DMA_TCD18_ATTR_bit at DMA_TCD18_ATTR.B2;
    sbit  DMOD0_DMA_TCD18_ATTR_bit at DMA_TCD18_ATTR.B3;
    sbit  DMOD1_DMA_TCD18_ATTR_bit at DMA_TCD18_ATTR.B4;
    sbit  DMOD2_DMA_TCD18_ATTR_bit at DMA_TCD18_ATTR.B5;
    sbit  DMOD3_DMA_TCD18_ATTR_bit at DMA_TCD18_ATTR.B6;
    sbit  DMOD4_DMA_TCD18_ATTR_bit at DMA_TCD18_ATTR.B7;
    sbit  SSIZE0_DMA_TCD18_ATTR_bit at DMA_TCD18_ATTR.B8;
    sbit  SSIZE1_DMA_TCD18_ATTR_bit at DMA_TCD18_ATTR.B9;
    sbit  SSIZE2_DMA_TCD18_ATTR_bit at DMA_TCD18_ATTR.B10;
    sbit  SMOD0_DMA_TCD18_ATTR_bit at DMA_TCD18_ATTR.B11;
    sbit  SMOD1_DMA_TCD18_ATTR_bit at DMA_TCD18_ATTR.B12;
    sbit  SMOD2_DMA_TCD18_ATTR_bit at DMA_TCD18_ATTR.B13;
    sbit  SMOD3_DMA_TCD18_ATTR_bit at DMA_TCD18_ATTR.B14;
    sbit  SMOD4_DMA_TCD18_ATTR_bit at DMA_TCD18_ATTR.B15;

sfr unsigned int   volatile DMA_TCD19_ATTR       absolute 0x40009266;
    sbit  DSIZE0_DMA_TCD19_ATTR_bit at DMA_TCD19_ATTR.B0;
    sbit  DSIZE1_DMA_TCD19_ATTR_bit at DMA_TCD19_ATTR.B1;
    sbit  DSIZE2_DMA_TCD19_ATTR_bit at DMA_TCD19_ATTR.B2;
    sbit  DMOD0_DMA_TCD19_ATTR_bit at DMA_TCD19_ATTR.B3;
    sbit  DMOD1_DMA_TCD19_ATTR_bit at DMA_TCD19_ATTR.B4;
    sbit  DMOD2_DMA_TCD19_ATTR_bit at DMA_TCD19_ATTR.B5;
    sbit  DMOD3_DMA_TCD19_ATTR_bit at DMA_TCD19_ATTR.B6;
    sbit  DMOD4_DMA_TCD19_ATTR_bit at DMA_TCD19_ATTR.B7;
    sbit  SSIZE0_DMA_TCD19_ATTR_bit at DMA_TCD19_ATTR.B8;
    sbit  SSIZE1_DMA_TCD19_ATTR_bit at DMA_TCD19_ATTR.B9;
    sbit  SSIZE2_DMA_TCD19_ATTR_bit at DMA_TCD19_ATTR.B10;
    sbit  SMOD0_DMA_TCD19_ATTR_bit at DMA_TCD19_ATTR.B11;
    sbit  SMOD1_DMA_TCD19_ATTR_bit at DMA_TCD19_ATTR.B12;
    sbit  SMOD2_DMA_TCD19_ATTR_bit at DMA_TCD19_ATTR.B13;
    sbit  SMOD3_DMA_TCD19_ATTR_bit at DMA_TCD19_ATTR.B14;
    sbit  SMOD4_DMA_TCD19_ATTR_bit at DMA_TCD19_ATTR.B15;

sfr unsigned int   volatile DMA_TCD20_ATTR       absolute 0x40009286;
    sbit  DSIZE0_DMA_TCD20_ATTR_bit at DMA_TCD20_ATTR.B0;
    sbit  DSIZE1_DMA_TCD20_ATTR_bit at DMA_TCD20_ATTR.B1;
    sbit  DSIZE2_DMA_TCD20_ATTR_bit at DMA_TCD20_ATTR.B2;
    sbit  DMOD0_DMA_TCD20_ATTR_bit at DMA_TCD20_ATTR.B3;
    sbit  DMOD1_DMA_TCD20_ATTR_bit at DMA_TCD20_ATTR.B4;
    sbit  DMOD2_DMA_TCD20_ATTR_bit at DMA_TCD20_ATTR.B5;
    sbit  DMOD3_DMA_TCD20_ATTR_bit at DMA_TCD20_ATTR.B6;
    sbit  DMOD4_DMA_TCD20_ATTR_bit at DMA_TCD20_ATTR.B7;
    sbit  SSIZE0_DMA_TCD20_ATTR_bit at DMA_TCD20_ATTR.B8;
    sbit  SSIZE1_DMA_TCD20_ATTR_bit at DMA_TCD20_ATTR.B9;
    sbit  SSIZE2_DMA_TCD20_ATTR_bit at DMA_TCD20_ATTR.B10;
    sbit  SMOD0_DMA_TCD20_ATTR_bit at DMA_TCD20_ATTR.B11;
    sbit  SMOD1_DMA_TCD20_ATTR_bit at DMA_TCD20_ATTR.B12;
    sbit  SMOD2_DMA_TCD20_ATTR_bit at DMA_TCD20_ATTR.B13;
    sbit  SMOD3_DMA_TCD20_ATTR_bit at DMA_TCD20_ATTR.B14;
    sbit  SMOD4_DMA_TCD20_ATTR_bit at DMA_TCD20_ATTR.B15;

sfr unsigned int   volatile DMA_TCD21_ATTR       absolute 0x400092A6;
    sbit  DSIZE0_DMA_TCD21_ATTR_bit at DMA_TCD21_ATTR.B0;
    sbit  DSIZE1_DMA_TCD21_ATTR_bit at DMA_TCD21_ATTR.B1;
    sbit  DSIZE2_DMA_TCD21_ATTR_bit at DMA_TCD21_ATTR.B2;
    sbit  DMOD0_DMA_TCD21_ATTR_bit at DMA_TCD21_ATTR.B3;
    sbit  DMOD1_DMA_TCD21_ATTR_bit at DMA_TCD21_ATTR.B4;
    sbit  DMOD2_DMA_TCD21_ATTR_bit at DMA_TCD21_ATTR.B5;
    sbit  DMOD3_DMA_TCD21_ATTR_bit at DMA_TCD21_ATTR.B6;
    sbit  DMOD4_DMA_TCD21_ATTR_bit at DMA_TCD21_ATTR.B7;
    sbit  SSIZE0_DMA_TCD21_ATTR_bit at DMA_TCD21_ATTR.B8;
    sbit  SSIZE1_DMA_TCD21_ATTR_bit at DMA_TCD21_ATTR.B9;
    sbit  SSIZE2_DMA_TCD21_ATTR_bit at DMA_TCD21_ATTR.B10;
    sbit  SMOD0_DMA_TCD21_ATTR_bit at DMA_TCD21_ATTR.B11;
    sbit  SMOD1_DMA_TCD21_ATTR_bit at DMA_TCD21_ATTR.B12;
    sbit  SMOD2_DMA_TCD21_ATTR_bit at DMA_TCD21_ATTR.B13;
    sbit  SMOD3_DMA_TCD21_ATTR_bit at DMA_TCD21_ATTR.B14;
    sbit  SMOD4_DMA_TCD21_ATTR_bit at DMA_TCD21_ATTR.B15;

sfr unsigned int   volatile DMA_TCD22_ATTR       absolute 0x400092C6;
    sbit  DSIZE0_DMA_TCD22_ATTR_bit at DMA_TCD22_ATTR.B0;
    sbit  DSIZE1_DMA_TCD22_ATTR_bit at DMA_TCD22_ATTR.B1;
    sbit  DSIZE2_DMA_TCD22_ATTR_bit at DMA_TCD22_ATTR.B2;
    sbit  DMOD0_DMA_TCD22_ATTR_bit at DMA_TCD22_ATTR.B3;
    sbit  DMOD1_DMA_TCD22_ATTR_bit at DMA_TCD22_ATTR.B4;
    sbit  DMOD2_DMA_TCD22_ATTR_bit at DMA_TCD22_ATTR.B5;
    sbit  DMOD3_DMA_TCD22_ATTR_bit at DMA_TCD22_ATTR.B6;
    sbit  DMOD4_DMA_TCD22_ATTR_bit at DMA_TCD22_ATTR.B7;
    sbit  SSIZE0_DMA_TCD22_ATTR_bit at DMA_TCD22_ATTR.B8;
    sbit  SSIZE1_DMA_TCD22_ATTR_bit at DMA_TCD22_ATTR.B9;
    sbit  SSIZE2_DMA_TCD22_ATTR_bit at DMA_TCD22_ATTR.B10;
    sbit  SMOD0_DMA_TCD22_ATTR_bit at DMA_TCD22_ATTR.B11;
    sbit  SMOD1_DMA_TCD22_ATTR_bit at DMA_TCD22_ATTR.B12;
    sbit  SMOD2_DMA_TCD22_ATTR_bit at DMA_TCD22_ATTR.B13;
    sbit  SMOD3_DMA_TCD22_ATTR_bit at DMA_TCD22_ATTR.B14;
    sbit  SMOD4_DMA_TCD22_ATTR_bit at DMA_TCD22_ATTR.B15;

sfr unsigned int   volatile DMA_TCD23_ATTR       absolute 0x400092E6;
    sbit  DSIZE0_DMA_TCD23_ATTR_bit at DMA_TCD23_ATTR.B0;
    sbit  DSIZE1_DMA_TCD23_ATTR_bit at DMA_TCD23_ATTR.B1;
    sbit  DSIZE2_DMA_TCD23_ATTR_bit at DMA_TCD23_ATTR.B2;
    sbit  DMOD0_DMA_TCD23_ATTR_bit at DMA_TCD23_ATTR.B3;
    sbit  DMOD1_DMA_TCD23_ATTR_bit at DMA_TCD23_ATTR.B4;
    sbit  DMOD2_DMA_TCD23_ATTR_bit at DMA_TCD23_ATTR.B5;
    sbit  DMOD3_DMA_TCD23_ATTR_bit at DMA_TCD23_ATTR.B6;
    sbit  DMOD4_DMA_TCD23_ATTR_bit at DMA_TCD23_ATTR.B7;
    sbit  SSIZE0_DMA_TCD23_ATTR_bit at DMA_TCD23_ATTR.B8;
    sbit  SSIZE1_DMA_TCD23_ATTR_bit at DMA_TCD23_ATTR.B9;
    sbit  SSIZE2_DMA_TCD23_ATTR_bit at DMA_TCD23_ATTR.B10;
    sbit  SMOD0_DMA_TCD23_ATTR_bit at DMA_TCD23_ATTR.B11;
    sbit  SMOD1_DMA_TCD23_ATTR_bit at DMA_TCD23_ATTR.B12;
    sbit  SMOD2_DMA_TCD23_ATTR_bit at DMA_TCD23_ATTR.B13;
    sbit  SMOD3_DMA_TCD23_ATTR_bit at DMA_TCD23_ATTR.B14;
    sbit  SMOD4_DMA_TCD23_ATTR_bit at DMA_TCD23_ATTR.B15;

sfr unsigned int   volatile DMA_TCD24_ATTR       absolute 0x40009306;
    sbit  DSIZE0_DMA_TCD24_ATTR_bit at DMA_TCD24_ATTR.B0;
    sbit  DSIZE1_DMA_TCD24_ATTR_bit at DMA_TCD24_ATTR.B1;
    sbit  DSIZE2_DMA_TCD24_ATTR_bit at DMA_TCD24_ATTR.B2;
    sbit  DMOD0_DMA_TCD24_ATTR_bit at DMA_TCD24_ATTR.B3;
    sbit  DMOD1_DMA_TCD24_ATTR_bit at DMA_TCD24_ATTR.B4;
    sbit  DMOD2_DMA_TCD24_ATTR_bit at DMA_TCD24_ATTR.B5;
    sbit  DMOD3_DMA_TCD24_ATTR_bit at DMA_TCD24_ATTR.B6;
    sbit  DMOD4_DMA_TCD24_ATTR_bit at DMA_TCD24_ATTR.B7;
    sbit  SSIZE0_DMA_TCD24_ATTR_bit at DMA_TCD24_ATTR.B8;
    sbit  SSIZE1_DMA_TCD24_ATTR_bit at DMA_TCD24_ATTR.B9;
    sbit  SSIZE2_DMA_TCD24_ATTR_bit at DMA_TCD24_ATTR.B10;
    sbit  SMOD0_DMA_TCD24_ATTR_bit at DMA_TCD24_ATTR.B11;
    sbit  SMOD1_DMA_TCD24_ATTR_bit at DMA_TCD24_ATTR.B12;
    sbit  SMOD2_DMA_TCD24_ATTR_bit at DMA_TCD24_ATTR.B13;
    sbit  SMOD3_DMA_TCD24_ATTR_bit at DMA_TCD24_ATTR.B14;
    sbit  SMOD4_DMA_TCD24_ATTR_bit at DMA_TCD24_ATTR.B15;

sfr unsigned int   volatile DMA_TCD25_ATTR       absolute 0x40009326;
    sbit  DSIZE0_DMA_TCD25_ATTR_bit at DMA_TCD25_ATTR.B0;
    sbit  DSIZE1_DMA_TCD25_ATTR_bit at DMA_TCD25_ATTR.B1;
    sbit  DSIZE2_DMA_TCD25_ATTR_bit at DMA_TCD25_ATTR.B2;
    sbit  DMOD0_DMA_TCD25_ATTR_bit at DMA_TCD25_ATTR.B3;
    sbit  DMOD1_DMA_TCD25_ATTR_bit at DMA_TCD25_ATTR.B4;
    sbit  DMOD2_DMA_TCD25_ATTR_bit at DMA_TCD25_ATTR.B5;
    sbit  DMOD3_DMA_TCD25_ATTR_bit at DMA_TCD25_ATTR.B6;
    sbit  DMOD4_DMA_TCD25_ATTR_bit at DMA_TCD25_ATTR.B7;
    sbit  SSIZE0_DMA_TCD25_ATTR_bit at DMA_TCD25_ATTR.B8;
    sbit  SSIZE1_DMA_TCD25_ATTR_bit at DMA_TCD25_ATTR.B9;
    sbit  SSIZE2_DMA_TCD25_ATTR_bit at DMA_TCD25_ATTR.B10;
    sbit  SMOD0_DMA_TCD25_ATTR_bit at DMA_TCD25_ATTR.B11;
    sbit  SMOD1_DMA_TCD25_ATTR_bit at DMA_TCD25_ATTR.B12;
    sbit  SMOD2_DMA_TCD25_ATTR_bit at DMA_TCD25_ATTR.B13;
    sbit  SMOD3_DMA_TCD25_ATTR_bit at DMA_TCD25_ATTR.B14;
    sbit  SMOD4_DMA_TCD25_ATTR_bit at DMA_TCD25_ATTR.B15;

sfr unsigned int   volatile DMA_TCD26_ATTR       absolute 0x40009346;
    sbit  DSIZE0_DMA_TCD26_ATTR_bit at DMA_TCD26_ATTR.B0;
    sbit  DSIZE1_DMA_TCD26_ATTR_bit at DMA_TCD26_ATTR.B1;
    sbit  DSIZE2_DMA_TCD26_ATTR_bit at DMA_TCD26_ATTR.B2;
    sbit  DMOD0_DMA_TCD26_ATTR_bit at DMA_TCD26_ATTR.B3;
    sbit  DMOD1_DMA_TCD26_ATTR_bit at DMA_TCD26_ATTR.B4;
    sbit  DMOD2_DMA_TCD26_ATTR_bit at DMA_TCD26_ATTR.B5;
    sbit  DMOD3_DMA_TCD26_ATTR_bit at DMA_TCD26_ATTR.B6;
    sbit  DMOD4_DMA_TCD26_ATTR_bit at DMA_TCD26_ATTR.B7;
    sbit  SSIZE0_DMA_TCD26_ATTR_bit at DMA_TCD26_ATTR.B8;
    sbit  SSIZE1_DMA_TCD26_ATTR_bit at DMA_TCD26_ATTR.B9;
    sbit  SSIZE2_DMA_TCD26_ATTR_bit at DMA_TCD26_ATTR.B10;
    sbit  SMOD0_DMA_TCD26_ATTR_bit at DMA_TCD26_ATTR.B11;
    sbit  SMOD1_DMA_TCD26_ATTR_bit at DMA_TCD26_ATTR.B12;
    sbit  SMOD2_DMA_TCD26_ATTR_bit at DMA_TCD26_ATTR.B13;
    sbit  SMOD3_DMA_TCD26_ATTR_bit at DMA_TCD26_ATTR.B14;
    sbit  SMOD4_DMA_TCD26_ATTR_bit at DMA_TCD26_ATTR.B15;

sfr unsigned int   volatile DMA_TCD27_ATTR       absolute 0x40009366;
    sbit  DSIZE0_DMA_TCD27_ATTR_bit at DMA_TCD27_ATTR.B0;
    sbit  DSIZE1_DMA_TCD27_ATTR_bit at DMA_TCD27_ATTR.B1;
    sbit  DSIZE2_DMA_TCD27_ATTR_bit at DMA_TCD27_ATTR.B2;
    sbit  DMOD0_DMA_TCD27_ATTR_bit at DMA_TCD27_ATTR.B3;
    sbit  DMOD1_DMA_TCD27_ATTR_bit at DMA_TCD27_ATTR.B4;
    sbit  DMOD2_DMA_TCD27_ATTR_bit at DMA_TCD27_ATTR.B5;
    sbit  DMOD3_DMA_TCD27_ATTR_bit at DMA_TCD27_ATTR.B6;
    sbit  DMOD4_DMA_TCD27_ATTR_bit at DMA_TCD27_ATTR.B7;
    sbit  SSIZE0_DMA_TCD27_ATTR_bit at DMA_TCD27_ATTR.B8;
    sbit  SSIZE1_DMA_TCD27_ATTR_bit at DMA_TCD27_ATTR.B9;
    sbit  SSIZE2_DMA_TCD27_ATTR_bit at DMA_TCD27_ATTR.B10;
    sbit  SMOD0_DMA_TCD27_ATTR_bit at DMA_TCD27_ATTR.B11;
    sbit  SMOD1_DMA_TCD27_ATTR_bit at DMA_TCD27_ATTR.B12;
    sbit  SMOD2_DMA_TCD27_ATTR_bit at DMA_TCD27_ATTR.B13;
    sbit  SMOD3_DMA_TCD27_ATTR_bit at DMA_TCD27_ATTR.B14;
    sbit  SMOD4_DMA_TCD27_ATTR_bit at DMA_TCD27_ATTR.B15;

sfr unsigned int   volatile DMA_TCD28_ATTR       absolute 0x40009386;
    sbit  DSIZE0_DMA_TCD28_ATTR_bit at DMA_TCD28_ATTR.B0;
    sbit  DSIZE1_DMA_TCD28_ATTR_bit at DMA_TCD28_ATTR.B1;
    sbit  DSIZE2_DMA_TCD28_ATTR_bit at DMA_TCD28_ATTR.B2;
    sbit  DMOD0_DMA_TCD28_ATTR_bit at DMA_TCD28_ATTR.B3;
    sbit  DMOD1_DMA_TCD28_ATTR_bit at DMA_TCD28_ATTR.B4;
    sbit  DMOD2_DMA_TCD28_ATTR_bit at DMA_TCD28_ATTR.B5;
    sbit  DMOD3_DMA_TCD28_ATTR_bit at DMA_TCD28_ATTR.B6;
    sbit  DMOD4_DMA_TCD28_ATTR_bit at DMA_TCD28_ATTR.B7;
    sbit  SSIZE0_DMA_TCD28_ATTR_bit at DMA_TCD28_ATTR.B8;
    sbit  SSIZE1_DMA_TCD28_ATTR_bit at DMA_TCD28_ATTR.B9;
    sbit  SSIZE2_DMA_TCD28_ATTR_bit at DMA_TCD28_ATTR.B10;
    sbit  SMOD0_DMA_TCD28_ATTR_bit at DMA_TCD28_ATTR.B11;
    sbit  SMOD1_DMA_TCD28_ATTR_bit at DMA_TCD28_ATTR.B12;
    sbit  SMOD2_DMA_TCD28_ATTR_bit at DMA_TCD28_ATTR.B13;
    sbit  SMOD3_DMA_TCD28_ATTR_bit at DMA_TCD28_ATTR.B14;
    sbit  SMOD4_DMA_TCD28_ATTR_bit at DMA_TCD28_ATTR.B15;

sfr unsigned int   volatile DMA_TCD29_ATTR       absolute 0x400093A6;
    sbit  DSIZE0_DMA_TCD29_ATTR_bit at DMA_TCD29_ATTR.B0;
    sbit  DSIZE1_DMA_TCD29_ATTR_bit at DMA_TCD29_ATTR.B1;
    sbit  DSIZE2_DMA_TCD29_ATTR_bit at DMA_TCD29_ATTR.B2;
    sbit  DMOD0_DMA_TCD29_ATTR_bit at DMA_TCD29_ATTR.B3;
    sbit  DMOD1_DMA_TCD29_ATTR_bit at DMA_TCD29_ATTR.B4;
    sbit  DMOD2_DMA_TCD29_ATTR_bit at DMA_TCD29_ATTR.B5;
    sbit  DMOD3_DMA_TCD29_ATTR_bit at DMA_TCD29_ATTR.B6;
    sbit  DMOD4_DMA_TCD29_ATTR_bit at DMA_TCD29_ATTR.B7;
    sbit  SSIZE0_DMA_TCD29_ATTR_bit at DMA_TCD29_ATTR.B8;
    sbit  SSIZE1_DMA_TCD29_ATTR_bit at DMA_TCD29_ATTR.B9;
    sbit  SSIZE2_DMA_TCD29_ATTR_bit at DMA_TCD29_ATTR.B10;
    sbit  SMOD0_DMA_TCD29_ATTR_bit at DMA_TCD29_ATTR.B11;
    sbit  SMOD1_DMA_TCD29_ATTR_bit at DMA_TCD29_ATTR.B12;
    sbit  SMOD2_DMA_TCD29_ATTR_bit at DMA_TCD29_ATTR.B13;
    sbit  SMOD3_DMA_TCD29_ATTR_bit at DMA_TCD29_ATTR.B14;
    sbit  SMOD4_DMA_TCD29_ATTR_bit at DMA_TCD29_ATTR.B15;

sfr unsigned int   volatile DMA_TCD30_ATTR       absolute 0x400093C6;
    sbit  DSIZE0_DMA_TCD30_ATTR_bit at DMA_TCD30_ATTR.B0;
    sbit  DSIZE1_DMA_TCD30_ATTR_bit at DMA_TCD30_ATTR.B1;
    sbit  DSIZE2_DMA_TCD30_ATTR_bit at DMA_TCD30_ATTR.B2;
    sbit  DMOD0_DMA_TCD30_ATTR_bit at DMA_TCD30_ATTR.B3;
    sbit  DMOD1_DMA_TCD30_ATTR_bit at DMA_TCD30_ATTR.B4;
    sbit  DMOD2_DMA_TCD30_ATTR_bit at DMA_TCD30_ATTR.B5;
    sbit  DMOD3_DMA_TCD30_ATTR_bit at DMA_TCD30_ATTR.B6;
    sbit  DMOD4_DMA_TCD30_ATTR_bit at DMA_TCD30_ATTR.B7;
    sbit  SSIZE0_DMA_TCD30_ATTR_bit at DMA_TCD30_ATTR.B8;
    sbit  SSIZE1_DMA_TCD30_ATTR_bit at DMA_TCD30_ATTR.B9;
    sbit  SSIZE2_DMA_TCD30_ATTR_bit at DMA_TCD30_ATTR.B10;
    sbit  SMOD0_DMA_TCD30_ATTR_bit at DMA_TCD30_ATTR.B11;
    sbit  SMOD1_DMA_TCD30_ATTR_bit at DMA_TCD30_ATTR.B12;
    sbit  SMOD2_DMA_TCD30_ATTR_bit at DMA_TCD30_ATTR.B13;
    sbit  SMOD3_DMA_TCD30_ATTR_bit at DMA_TCD30_ATTR.B14;
    sbit  SMOD4_DMA_TCD30_ATTR_bit at DMA_TCD30_ATTR.B15;

sfr unsigned int   volatile DMA_TCD31_ATTR       absolute 0x400093E6;
    sbit  DSIZE0_DMA_TCD31_ATTR_bit at DMA_TCD31_ATTR.B0;
    sbit  DSIZE1_DMA_TCD31_ATTR_bit at DMA_TCD31_ATTR.B1;
    sbit  DSIZE2_DMA_TCD31_ATTR_bit at DMA_TCD31_ATTR.B2;
    sbit  DMOD0_DMA_TCD31_ATTR_bit at DMA_TCD31_ATTR.B3;
    sbit  DMOD1_DMA_TCD31_ATTR_bit at DMA_TCD31_ATTR.B4;
    sbit  DMOD2_DMA_TCD31_ATTR_bit at DMA_TCD31_ATTR.B5;
    sbit  DMOD3_DMA_TCD31_ATTR_bit at DMA_TCD31_ATTR.B6;
    sbit  DMOD4_DMA_TCD31_ATTR_bit at DMA_TCD31_ATTR.B7;
    sbit  SSIZE0_DMA_TCD31_ATTR_bit at DMA_TCD31_ATTR.B8;
    sbit  SSIZE1_DMA_TCD31_ATTR_bit at DMA_TCD31_ATTR.B9;
    sbit  SSIZE2_DMA_TCD31_ATTR_bit at DMA_TCD31_ATTR.B10;
    sbit  SMOD0_DMA_TCD31_ATTR_bit at DMA_TCD31_ATTR.B11;
    sbit  SMOD1_DMA_TCD31_ATTR_bit at DMA_TCD31_ATTR.B12;
    sbit  SMOD2_DMA_TCD31_ATTR_bit at DMA_TCD31_ATTR.B13;
    sbit  SMOD3_DMA_TCD31_ATTR_bit at DMA_TCD31_ATTR.B14;
    sbit  SMOD4_DMA_TCD31_ATTR_bit at DMA_TCD31_ATTR.B15;

sfr unsigned long   volatile DMA_TCD0_NBYTES_MLNO absolute 0x40009008;
    const register unsigned short int NBYTES0 = 0;
    sbit  NBYTES0_bit at DMA_TCD0_NBYTES_MLNO.B0;
    const register unsigned short int NBYTES1 = 1;
    sbit  NBYTES1_bit at DMA_TCD0_NBYTES_MLNO.B1;
    const register unsigned short int NBYTES2 = 2;
    sbit  NBYTES2_bit at DMA_TCD0_NBYTES_MLNO.B2;
    const register unsigned short int NBYTES3 = 3;
    sbit  NBYTES3_bit at DMA_TCD0_NBYTES_MLNO.B3;
    const register unsigned short int NBYTES4 = 4;
    sbit  NBYTES4_bit at DMA_TCD0_NBYTES_MLNO.B4;
    const register unsigned short int NBYTES5 = 5;
    sbit  NBYTES5_bit at DMA_TCD0_NBYTES_MLNO.B5;
    const register unsigned short int NBYTES6 = 6;
    sbit  NBYTES6_bit at DMA_TCD0_NBYTES_MLNO.B6;
    const register unsigned short int NBYTES7 = 7;
    sbit  NBYTES7_bit at DMA_TCD0_NBYTES_MLNO.B7;
    const register unsigned short int NBYTES8 = 8;
    sbit  NBYTES8_bit at DMA_TCD0_NBYTES_MLNO.B8;
    const register unsigned short int NBYTES9 = 9;
    sbit  NBYTES9_bit at DMA_TCD0_NBYTES_MLNO.B9;
    const register unsigned short int NBYTES10 = 10;
    sbit  NBYTES10_bit at DMA_TCD0_NBYTES_MLNO.B10;
    const register unsigned short int NBYTES11 = 11;
    sbit  NBYTES11_bit at DMA_TCD0_NBYTES_MLNO.B11;
    const register unsigned short int NBYTES12 = 12;
    sbit  NBYTES12_bit at DMA_TCD0_NBYTES_MLNO.B12;
    const register unsigned short int NBYTES13 = 13;
    sbit  NBYTES13_bit at DMA_TCD0_NBYTES_MLNO.B13;
    const register unsigned short int NBYTES14 = 14;
    sbit  NBYTES14_bit at DMA_TCD0_NBYTES_MLNO.B14;
    const register unsigned short int NBYTES15 = 15;
    sbit  NBYTES15_bit at DMA_TCD0_NBYTES_MLNO.B15;
    const register unsigned short int NBYTES16 = 16;
    sbit  NBYTES16_bit at DMA_TCD0_NBYTES_MLNO.B16;
    const register unsigned short int NBYTES17 = 17;
    sbit  NBYTES17_bit at DMA_TCD0_NBYTES_MLNO.B17;
    const register unsigned short int NBYTES18 = 18;
    sbit  NBYTES18_bit at DMA_TCD0_NBYTES_MLNO.B18;
    const register unsigned short int NBYTES19 = 19;
    sbit  NBYTES19_bit at DMA_TCD0_NBYTES_MLNO.B19;
    const register unsigned short int NBYTES20 = 20;
    sbit  NBYTES20_bit at DMA_TCD0_NBYTES_MLNO.B20;
    const register unsigned short int NBYTES21 = 21;
    sbit  NBYTES21_bit at DMA_TCD0_NBYTES_MLNO.B21;
    const register unsigned short int NBYTES22 = 22;
    sbit  NBYTES22_bit at DMA_TCD0_NBYTES_MLNO.B22;
    const register unsigned short int NBYTES23 = 23;
    sbit  NBYTES23_bit at DMA_TCD0_NBYTES_MLNO.B23;
    const register unsigned short int NBYTES24 = 24;
    sbit  NBYTES24_bit at DMA_TCD0_NBYTES_MLNO.B24;
    const register unsigned short int NBYTES25 = 25;
    sbit  NBYTES25_bit at DMA_TCD0_NBYTES_MLNO.B25;
    const register unsigned short int NBYTES26 = 26;
    sbit  NBYTES26_bit at DMA_TCD0_NBYTES_MLNO.B26;
    const register unsigned short int NBYTES27 = 27;
    sbit  NBYTES27_bit at DMA_TCD0_NBYTES_MLNO.B27;
    const register unsigned short int NBYTES28 = 28;
    sbit  NBYTES28_bit at DMA_TCD0_NBYTES_MLNO.B28;
    const register unsigned short int NBYTES29 = 29;
    sbit  NBYTES29_bit at DMA_TCD0_NBYTES_MLNO.B29;
    const register unsigned short int NBYTES30 = 30;
    sbit  NBYTES30_bit at DMA_TCD0_NBYTES_MLNO.B30;
    const register unsigned short int NBYTES31 = 31;
    sbit  NBYTES31_bit at DMA_TCD0_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD1_NBYTES_MLNO absolute 0x40009028;
    sbit  NBYTES0_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD1_NBYTES_MLNO_bit at DMA_TCD1_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD2_NBYTES_MLNO absolute 0x40009048;
    sbit  NBYTES0_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD2_NBYTES_MLNO_bit at DMA_TCD2_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD3_NBYTES_MLNO absolute 0x40009068;
    sbit  NBYTES0_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD3_NBYTES_MLNO_bit at DMA_TCD3_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD4_NBYTES_MLNO absolute 0x40009088;
    sbit  NBYTES0_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD4_NBYTES_MLNO_bit at DMA_TCD4_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD5_NBYTES_MLNO absolute 0x400090A8;
    sbit  NBYTES0_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD5_NBYTES_MLNO_bit at DMA_TCD5_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD6_NBYTES_MLNO absolute 0x400090C8;
    sbit  NBYTES0_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD6_NBYTES_MLNO_bit at DMA_TCD6_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD7_NBYTES_MLNO absolute 0x400090E8;
    sbit  NBYTES0_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD7_NBYTES_MLNO_bit at DMA_TCD7_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD8_NBYTES_MLNO absolute 0x40009108;
    sbit  NBYTES0_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD8_NBYTES_MLNO_bit at DMA_TCD8_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD9_NBYTES_MLNO absolute 0x40009128;
    sbit  NBYTES0_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD9_NBYTES_MLNO_bit at DMA_TCD9_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD10_NBYTES_MLNO absolute 0x40009148;
    sbit  NBYTES0_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD10_NBYTES_MLNO_bit at DMA_TCD10_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD11_NBYTES_MLNO absolute 0x40009168;
    sbit  NBYTES0_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD11_NBYTES_MLNO_bit at DMA_TCD11_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD12_NBYTES_MLNO absolute 0x40009188;
    sbit  NBYTES0_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD12_NBYTES_MLNO_bit at DMA_TCD12_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD13_NBYTES_MLNO absolute 0x400091A8;
    sbit  NBYTES0_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD13_NBYTES_MLNO_bit at DMA_TCD13_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD14_NBYTES_MLNO absolute 0x400091C8;
    sbit  NBYTES0_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD14_NBYTES_MLNO_bit at DMA_TCD14_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD15_NBYTES_MLNO absolute 0x400091E8;
    sbit  NBYTES0_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD15_NBYTES_MLNO_bit at DMA_TCD15_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD16_NBYTES_MLNO absolute 0x40009208;
    sbit  NBYTES0_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD16_NBYTES_MLNO_bit at DMA_TCD16_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD17_NBYTES_MLNO absolute 0x40009228;
    sbit  NBYTES0_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD17_NBYTES_MLNO_bit at DMA_TCD17_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD18_NBYTES_MLNO absolute 0x40009248;
    sbit  NBYTES0_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD18_NBYTES_MLNO_bit at DMA_TCD18_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD19_NBYTES_MLNO absolute 0x40009268;
    sbit  NBYTES0_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD19_NBYTES_MLNO_bit at DMA_TCD19_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD20_NBYTES_MLNO absolute 0x40009288;
    sbit  NBYTES0_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD20_NBYTES_MLNO_bit at DMA_TCD20_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD21_NBYTES_MLNO absolute 0x400092A8;
    sbit  NBYTES0_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD21_NBYTES_MLNO_bit at DMA_TCD21_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD22_NBYTES_MLNO absolute 0x400092C8;
    sbit  NBYTES0_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD22_NBYTES_MLNO_bit at DMA_TCD22_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD23_NBYTES_MLNO absolute 0x400092E8;
    sbit  NBYTES0_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD23_NBYTES_MLNO_bit at DMA_TCD23_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD24_NBYTES_MLNO absolute 0x40009308;
    sbit  NBYTES0_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD24_NBYTES_MLNO_bit at DMA_TCD24_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD25_NBYTES_MLNO absolute 0x40009328;
    sbit  NBYTES0_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD25_NBYTES_MLNO_bit at DMA_TCD25_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD26_NBYTES_MLNO absolute 0x40009348;
    sbit  NBYTES0_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD26_NBYTES_MLNO_bit at DMA_TCD26_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD27_NBYTES_MLNO absolute 0x40009368;
    sbit  NBYTES0_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD27_NBYTES_MLNO_bit at DMA_TCD27_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD28_NBYTES_MLNO absolute 0x40009388;
    sbit  NBYTES0_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD28_NBYTES_MLNO_bit at DMA_TCD28_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD29_NBYTES_MLNO absolute 0x400093A8;
    sbit  NBYTES0_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD29_NBYTES_MLNO_bit at DMA_TCD29_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD30_NBYTES_MLNO absolute 0x400093C8;
    sbit  NBYTES0_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD30_NBYTES_MLNO_bit at DMA_TCD30_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD31_NBYTES_MLNO absolute 0x400093E8;
    sbit  NBYTES0_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B0;
    sbit  NBYTES1_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B1;
    sbit  NBYTES2_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B2;
    sbit  NBYTES3_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B3;
    sbit  NBYTES4_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B4;
    sbit  NBYTES5_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B5;
    sbit  NBYTES6_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B6;
    sbit  NBYTES7_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B7;
    sbit  NBYTES8_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B8;
    sbit  NBYTES9_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B9;
    sbit  NBYTES10_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B10;
    sbit  NBYTES11_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B11;
    sbit  NBYTES12_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B12;
    sbit  NBYTES13_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B13;
    sbit  NBYTES14_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B14;
    sbit  NBYTES15_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B15;
    sbit  NBYTES16_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B16;
    sbit  NBYTES17_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B17;
    sbit  NBYTES18_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B18;
    sbit  NBYTES19_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B19;
    sbit  NBYTES20_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B20;
    sbit  NBYTES21_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B21;
    sbit  NBYTES22_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B22;
    sbit  NBYTES23_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B23;
    sbit  NBYTES24_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B24;
    sbit  NBYTES25_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B25;
    sbit  NBYTES26_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B26;
    sbit  NBYTES27_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B27;
    sbit  NBYTES28_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B28;
    sbit  NBYTES29_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B29;
    sbit  NBYTES30_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B30;
    sbit  NBYTES31_DMA_TCD31_NBYTES_MLNO_bit at DMA_TCD31_NBYTES_MLNO.B31;

sfr unsigned long   volatile DMA_TCD0_NBYTES_MLOFFNO absolute 0x40009008;
    sbit  NBYTES0_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD0_NBYTES_MLOFFNO_bit at DMA_TCD0_NBYTES_MLOFFNO.B29;
    const register unsigned short int DMLOE = 30;
    sbit  DMLOE_bit at DMA_TCD0_NBYTES_MLOFFNO.B30;
    const register unsigned short int SMLOE = 31;
    sbit  SMLOE_bit at DMA_TCD0_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD1_NBYTES_MLOFFNO absolute 0x40009028;
    sbit  NBYTES0_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD1_NBYTES_MLOFFNO_bit at DMA_TCD1_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD2_NBYTES_MLOFFNO absolute 0x40009048;
    sbit  NBYTES0_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD2_NBYTES_MLOFFNO_bit at DMA_TCD2_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD3_NBYTES_MLOFFNO absolute 0x40009068;
    sbit  NBYTES0_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD3_NBYTES_MLOFFNO_bit at DMA_TCD3_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD4_NBYTES_MLOFFNO absolute 0x40009088;
    sbit  NBYTES0_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD4_NBYTES_MLOFFNO_bit at DMA_TCD4_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD5_NBYTES_MLOFFNO absolute 0x400090A8;
    sbit  NBYTES0_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD5_NBYTES_MLOFFNO_bit at DMA_TCD5_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD6_NBYTES_MLOFFNO absolute 0x400090C8;
    sbit  NBYTES0_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD6_NBYTES_MLOFFNO_bit at DMA_TCD6_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD7_NBYTES_MLOFFNO absolute 0x400090E8;
    sbit  NBYTES0_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD7_NBYTES_MLOFFNO_bit at DMA_TCD7_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD8_NBYTES_MLOFFNO absolute 0x40009108;
    sbit  NBYTES0_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD8_NBYTES_MLOFFNO_bit at DMA_TCD8_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD9_NBYTES_MLOFFNO absolute 0x40009128;
    sbit  NBYTES0_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD9_NBYTES_MLOFFNO_bit at DMA_TCD9_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD10_NBYTES_MLOFFNO absolute 0x40009148;
    sbit  NBYTES0_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD10_NBYTES_MLOFFNO_bit at DMA_TCD10_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD11_NBYTES_MLOFFNO absolute 0x40009168;
    sbit  NBYTES0_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD11_NBYTES_MLOFFNO_bit at DMA_TCD11_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD12_NBYTES_MLOFFNO absolute 0x40009188;
    sbit  NBYTES0_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD12_NBYTES_MLOFFNO_bit at DMA_TCD12_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD13_NBYTES_MLOFFNO absolute 0x400091A8;
    sbit  NBYTES0_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD13_NBYTES_MLOFFNO_bit at DMA_TCD13_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD14_NBYTES_MLOFFNO absolute 0x400091C8;
    sbit  NBYTES0_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD14_NBYTES_MLOFFNO_bit at DMA_TCD14_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD15_NBYTES_MLOFFNO absolute 0x400091E8;
    sbit  NBYTES0_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD15_NBYTES_MLOFFNO_bit at DMA_TCD15_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD16_NBYTES_MLOFFNO absolute 0x40009208;
    sbit  NBYTES0_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD16_NBYTES_MLOFFNO_bit at DMA_TCD16_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD17_NBYTES_MLOFFNO absolute 0x40009228;
    sbit  NBYTES0_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD17_NBYTES_MLOFFNO_bit at DMA_TCD17_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD18_NBYTES_MLOFFNO absolute 0x40009248;
    sbit  NBYTES0_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD18_NBYTES_MLOFFNO_bit at DMA_TCD18_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD19_NBYTES_MLOFFNO absolute 0x40009268;
    sbit  NBYTES0_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD19_NBYTES_MLOFFNO_bit at DMA_TCD19_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD20_NBYTES_MLOFFNO absolute 0x40009288;
    sbit  NBYTES0_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD20_NBYTES_MLOFFNO_bit at DMA_TCD20_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD21_NBYTES_MLOFFNO absolute 0x400092A8;
    sbit  NBYTES0_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD21_NBYTES_MLOFFNO_bit at DMA_TCD21_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD22_NBYTES_MLOFFNO absolute 0x400092C8;
    sbit  NBYTES0_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD22_NBYTES_MLOFFNO_bit at DMA_TCD22_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD23_NBYTES_MLOFFNO absolute 0x400092E8;
    sbit  NBYTES0_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD23_NBYTES_MLOFFNO_bit at DMA_TCD23_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD24_NBYTES_MLOFFNO absolute 0x40009308;
    sbit  NBYTES0_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD24_NBYTES_MLOFFNO_bit at DMA_TCD24_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD25_NBYTES_MLOFFNO absolute 0x40009328;
    sbit  NBYTES0_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD25_NBYTES_MLOFFNO_bit at DMA_TCD25_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD26_NBYTES_MLOFFNO absolute 0x40009348;
    sbit  NBYTES0_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD26_NBYTES_MLOFFNO_bit at DMA_TCD26_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD27_NBYTES_MLOFFNO absolute 0x40009368;
    sbit  NBYTES0_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD27_NBYTES_MLOFFNO_bit at DMA_TCD27_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD28_NBYTES_MLOFFNO absolute 0x40009388;
    sbit  NBYTES0_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD28_NBYTES_MLOFFNO_bit at DMA_TCD28_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD29_NBYTES_MLOFFNO absolute 0x400093A8;
    sbit  NBYTES0_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD29_NBYTES_MLOFFNO_bit at DMA_TCD29_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD30_NBYTES_MLOFFNO absolute 0x400093C8;
    sbit  NBYTES0_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD30_NBYTES_MLOFFNO_bit at DMA_TCD30_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD31_NBYTES_MLOFFNO absolute 0x400093E8;
    sbit  NBYTES0_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B0;
    sbit  NBYTES1_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B1;
    sbit  NBYTES2_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B2;
    sbit  NBYTES3_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B3;
    sbit  NBYTES4_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B4;
    sbit  NBYTES5_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B5;
    sbit  NBYTES6_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B6;
    sbit  NBYTES7_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B7;
    sbit  NBYTES8_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B8;
    sbit  NBYTES9_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B9;
    sbit  NBYTES10_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B10;
    sbit  NBYTES11_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B11;
    sbit  NBYTES12_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B12;
    sbit  NBYTES13_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B13;
    sbit  NBYTES14_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B14;
    sbit  NBYTES15_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B15;
    sbit  NBYTES16_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B16;
    sbit  NBYTES17_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B17;
    sbit  NBYTES18_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B18;
    sbit  NBYTES19_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B19;
    sbit  NBYTES20_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B20;
    sbit  NBYTES21_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B21;
    sbit  NBYTES22_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B22;
    sbit  NBYTES23_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B23;
    sbit  NBYTES24_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B24;
    sbit  NBYTES25_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B25;
    sbit  NBYTES26_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B26;
    sbit  NBYTES27_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B27;
    sbit  NBYTES28_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B28;
    sbit  NBYTES29_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B29;
    sbit  DMLOE_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B30;
    sbit  SMLOE_DMA_TCD31_NBYTES_MLOFFNO_bit at DMA_TCD31_NBYTES_MLOFFNO.B31;

sfr unsigned long   volatile DMA_TCD0_NBYTES_MLOFFYES absolute 0x40009008;
    sbit  NBYTES0_DMA_TCD0_NBYTES_MLOFFYES_bit at DMA_TCD0_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD0_NBYTES_MLOFFYES_bit at DMA_TCD0_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD0_NBYTES_MLOFFYES_bit at DMA_TCD0_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD0_NBYTES_MLOFFYES_bit at DMA_TCD0_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD0_NBYTES_MLOFFYES_bit at DMA_TCD0_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD0_NBYTES_MLOFFYES_bit at DMA_TCD0_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD0_NBYTES_MLOFFYES_bit at DMA_TCD0_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD0_NBYTES_MLOFFYES_bit at DMA_TCD0_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD0_NBYTES_MLOFFYES_bit at DMA_TCD0_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD0_NBYTES_MLOFFYES_bit at DMA_TCD0_NBYTES_MLOFFYES.B9;
    const register unsigned short int MLOFF0 = 10;
    sbit  MLOFF0_bit at DMA_TCD0_NBYTES_MLOFFYES.B10;
    const register unsigned short int MLOFF1 = 11;
    sbit  MLOFF1_bit at DMA_TCD0_NBYTES_MLOFFYES.B11;
    const register unsigned short int MLOFF2 = 12;
    sbit  MLOFF2_bit at DMA_TCD0_NBYTES_MLOFFYES.B12;
    const register unsigned short int MLOFF3 = 13;
    sbit  MLOFF3_bit at DMA_TCD0_NBYTES_MLOFFYES.B13;
    const register unsigned short int MLOFF4 = 14;
    sbit  MLOFF4_bit at DMA_TCD0_NBYTES_MLOFFYES.B14;
    const register unsigned short int MLOFF5 = 15;
    sbit  MLOFF5_bit at DMA_TCD0_NBYTES_MLOFFYES.B15;
    const register unsigned short int MLOFF6 = 16;
    sbit  MLOFF6_bit at DMA_TCD0_NBYTES_MLOFFYES.B16;
    const register unsigned short int MLOFF7 = 17;
    sbit  MLOFF7_bit at DMA_TCD0_NBYTES_MLOFFYES.B17;
    const register unsigned short int MLOFF8 = 18;
    sbit  MLOFF8_bit at DMA_TCD0_NBYTES_MLOFFYES.B18;
    const register unsigned short int MLOFF9 = 19;
    sbit  MLOFF9_bit at DMA_TCD0_NBYTES_MLOFFYES.B19;
    const register unsigned short int MLOFF10 = 20;
    sbit  MLOFF10_bit at DMA_TCD0_NBYTES_MLOFFYES.B20;
    const register unsigned short int MLOFF11 = 21;
    sbit  MLOFF11_bit at DMA_TCD0_NBYTES_MLOFFYES.B21;
    const register unsigned short int MLOFF12 = 22;
    sbit  MLOFF12_bit at DMA_TCD0_NBYTES_MLOFFYES.B22;
    const register unsigned short int MLOFF13 = 23;
    sbit  MLOFF13_bit at DMA_TCD0_NBYTES_MLOFFYES.B23;
    const register unsigned short int MLOFF14 = 24;
    sbit  MLOFF14_bit at DMA_TCD0_NBYTES_MLOFFYES.B24;
    const register unsigned short int MLOFF15 = 25;
    sbit  MLOFF15_bit at DMA_TCD0_NBYTES_MLOFFYES.B25;
    const register unsigned short int MLOFF16 = 26;
    sbit  MLOFF16_bit at DMA_TCD0_NBYTES_MLOFFYES.B26;
    const register unsigned short int MLOFF17 = 27;
    sbit  MLOFF17_bit at DMA_TCD0_NBYTES_MLOFFYES.B27;
    const register unsigned short int MLOFF18 = 28;
    sbit  MLOFF18_bit at DMA_TCD0_NBYTES_MLOFFYES.B28;
    const register unsigned short int MLOFF19 = 29;
    sbit  MLOFF19_bit at DMA_TCD0_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD0_NBYTES_MLOFFYES_bit at DMA_TCD0_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD0_NBYTES_MLOFFYES_bit at DMA_TCD0_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD1_NBYTES_MLOFFYES absolute 0x40009028;
    sbit  NBYTES0_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD1_NBYTES_MLOFFYES_bit at DMA_TCD1_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD2_NBYTES_MLOFFYES absolute 0x40009048;
    sbit  NBYTES0_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD2_NBYTES_MLOFFYES_bit at DMA_TCD2_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD3_NBYTES_MLOFFYES absolute 0x40009068;
    sbit  NBYTES0_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD3_NBYTES_MLOFFYES_bit at DMA_TCD3_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD4_NBYTES_MLOFFYES absolute 0x40009088;
    sbit  NBYTES0_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD4_NBYTES_MLOFFYES_bit at DMA_TCD4_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD5_NBYTES_MLOFFYES absolute 0x400090A8;
    sbit  NBYTES0_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD5_NBYTES_MLOFFYES_bit at DMA_TCD5_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD6_NBYTES_MLOFFYES absolute 0x400090C8;
    sbit  NBYTES0_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD6_NBYTES_MLOFFYES_bit at DMA_TCD6_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD7_NBYTES_MLOFFYES absolute 0x400090E8;
    sbit  NBYTES0_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD7_NBYTES_MLOFFYES_bit at DMA_TCD7_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD8_NBYTES_MLOFFYES absolute 0x40009108;
    sbit  NBYTES0_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD8_NBYTES_MLOFFYES_bit at DMA_TCD8_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD9_NBYTES_MLOFFYES absolute 0x40009128;
    sbit  NBYTES0_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD9_NBYTES_MLOFFYES_bit at DMA_TCD9_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD10_NBYTES_MLOFFYES absolute 0x40009148;
    sbit  NBYTES0_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD10_NBYTES_MLOFFYES_bit at DMA_TCD10_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD11_NBYTES_MLOFFYES absolute 0x40009168;
    sbit  NBYTES0_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD11_NBYTES_MLOFFYES_bit at DMA_TCD11_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD12_NBYTES_MLOFFYES absolute 0x40009188;
    sbit  NBYTES0_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD12_NBYTES_MLOFFYES_bit at DMA_TCD12_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD13_NBYTES_MLOFFYES absolute 0x400091A8;
    sbit  NBYTES0_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD13_NBYTES_MLOFFYES_bit at DMA_TCD13_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD14_NBYTES_MLOFFYES absolute 0x400091C8;
    sbit  NBYTES0_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD14_NBYTES_MLOFFYES_bit at DMA_TCD14_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD15_NBYTES_MLOFFYES absolute 0x400091E8;
    sbit  NBYTES0_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD15_NBYTES_MLOFFYES_bit at DMA_TCD15_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD16_NBYTES_MLOFFYES absolute 0x40009208;
    sbit  NBYTES0_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD16_NBYTES_MLOFFYES_bit at DMA_TCD16_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD17_NBYTES_MLOFFYES absolute 0x40009228;
    sbit  NBYTES0_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD17_NBYTES_MLOFFYES_bit at DMA_TCD17_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD18_NBYTES_MLOFFYES absolute 0x40009248;
    sbit  NBYTES0_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD18_NBYTES_MLOFFYES_bit at DMA_TCD18_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD19_NBYTES_MLOFFYES absolute 0x40009268;
    sbit  NBYTES0_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD19_NBYTES_MLOFFYES_bit at DMA_TCD19_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD20_NBYTES_MLOFFYES absolute 0x40009288;
    sbit  NBYTES0_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD20_NBYTES_MLOFFYES_bit at DMA_TCD20_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD21_NBYTES_MLOFFYES absolute 0x400092A8;
    sbit  NBYTES0_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD21_NBYTES_MLOFFYES_bit at DMA_TCD21_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD22_NBYTES_MLOFFYES absolute 0x400092C8;
    sbit  NBYTES0_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD22_NBYTES_MLOFFYES_bit at DMA_TCD22_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD23_NBYTES_MLOFFYES absolute 0x400092E8;
    sbit  NBYTES0_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD23_NBYTES_MLOFFYES_bit at DMA_TCD23_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD24_NBYTES_MLOFFYES absolute 0x40009308;
    sbit  NBYTES0_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD24_NBYTES_MLOFFYES_bit at DMA_TCD24_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD25_NBYTES_MLOFFYES absolute 0x40009328;
    sbit  NBYTES0_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD25_NBYTES_MLOFFYES_bit at DMA_TCD25_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD26_NBYTES_MLOFFYES absolute 0x40009348;
    sbit  NBYTES0_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD26_NBYTES_MLOFFYES_bit at DMA_TCD26_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD27_NBYTES_MLOFFYES absolute 0x40009368;
    sbit  NBYTES0_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD27_NBYTES_MLOFFYES_bit at DMA_TCD27_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD28_NBYTES_MLOFFYES absolute 0x40009388;
    sbit  NBYTES0_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD28_NBYTES_MLOFFYES_bit at DMA_TCD28_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD29_NBYTES_MLOFFYES absolute 0x400093A8;
    sbit  NBYTES0_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD29_NBYTES_MLOFFYES_bit at DMA_TCD29_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD30_NBYTES_MLOFFYES absolute 0x400093C8;
    sbit  NBYTES0_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD30_NBYTES_MLOFFYES_bit at DMA_TCD30_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD31_NBYTES_MLOFFYES absolute 0x400093E8;
    sbit  NBYTES0_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B0;
    sbit  NBYTES1_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B1;
    sbit  NBYTES2_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B2;
    sbit  NBYTES3_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B3;
    sbit  NBYTES4_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B4;
    sbit  NBYTES5_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B5;
    sbit  NBYTES6_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B6;
    sbit  NBYTES7_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B7;
    sbit  NBYTES8_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B8;
    sbit  NBYTES9_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B9;
    sbit  MLOFF0_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B10;
    sbit  MLOFF1_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B11;
    sbit  MLOFF2_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B12;
    sbit  MLOFF3_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B13;
    sbit  MLOFF4_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B14;
    sbit  MLOFF5_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B15;
    sbit  MLOFF6_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B16;
    sbit  MLOFF7_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B17;
    sbit  MLOFF8_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B18;
    sbit  MLOFF9_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B19;
    sbit  MLOFF10_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B20;
    sbit  MLOFF11_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B21;
    sbit  MLOFF12_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B22;
    sbit  MLOFF13_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B23;
    sbit  MLOFF14_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B24;
    sbit  MLOFF15_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B25;
    sbit  MLOFF16_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B26;
    sbit  MLOFF17_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B27;
    sbit  MLOFF18_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B28;
    sbit  MLOFF19_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B29;
    sbit  DMLOE_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B30;
    sbit  SMLOE_DMA_TCD31_NBYTES_MLOFFYES_bit at DMA_TCD31_NBYTES_MLOFFYES.B31;

sfr unsigned long   volatile DMA_TCD0_SLAST       absolute 0x4000900C;
    const register unsigned short int SLAST0 = 0;
    sbit  SLAST0_bit at DMA_TCD0_SLAST.B0;
    const register unsigned short int SLAST1 = 1;
    sbit  SLAST1_bit at DMA_TCD0_SLAST.B1;
    const register unsigned short int SLAST2 = 2;
    sbit  SLAST2_bit at DMA_TCD0_SLAST.B2;
    const register unsigned short int SLAST3 = 3;
    sbit  SLAST3_bit at DMA_TCD0_SLAST.B3;
    const register unsigned short int SLAST4 = 4;
    sbit  SLAST4_bit at DMA_TCD0_SLAST.B4;
    const register unsigned short int SLAST5 = 5;
    sbit  SLAST5_bit at DMA_TCD0_SLAST.B5;
    const register unsigned short int SLAST6 = 6;
    sbit  SLAST6_bit at DMA_TCD0_SLAST.B6;
    const register unsigned short int SLAST7 = 7;
    sbit  SLAST7_bit at DMA_TCD0_SLAST.B7;
    const register unsigned short int SLAST8 = 8;
    sbit  SLAST8_bit at DMA_TCD0_SLAST.B8;
    const register unsigned short int SLAST9 = 9;
    sbit  SLAST9_bit at DMA_TCD0_SLAST.B9;
    const register unsigned short int SLAST10 = 10;
    sbit  SLAST10_bit at DMA_TCD0_SLAST.B10;
    const register unsigned short int SLAST11 = 11;
    sbit  SLAST11_bit at DMA_TCD0_SLAST.B11;
    const register unsigned short int SLAST12 = 12;
    sbit  SLAST12_bit at DMA_TCD0_SLAST.B12;
    const register unsigned short int SLAST13 = 13;
    sbit  SLAST13_bit at DMA_TCD0_SLAST.B13;
    const register unsigned short int SLAST14 = 14;
    sbit  SLAST14_bit at DMA_TCD0_SLAST.B14;
    const register unsigned short int SLAST15 = 15;
    sbit  SLAST15_bit at DMA_TCD0_SLAST.B15;
    const register unsigned short int SLAST16 = 16;
    sbit  SLAST16_bit at DMA_TCD0_SLAST.B16;
    const register unsigned short int SLAST17 = 17;
    sbit  SLAST17_bit at DMA_TCD0_SLAST.B17;
    const register unsigned short int SLAST18 = 18;
    sbit  SLAST18_bit at DMA_TCD0_SLAST.B18;
    const register unsigned short int SLAST19 = 19;
    sbit  SLAST19_bit at DMA_TCD0_SLAST.B19;
    const register unsigned short int SLAST20 = 20;
    sbit  SLAST20_bit at DMA_TCD0_SLAST.B20;
    const register unsigned short int SLAST21 = 21;
    sbit  SLAST21_bit at DMA_TCD0_SLAST.B21;
    const register unsigned short int SLAST22 = 22;
    sbit  SLAST22_bit at DMA_TCD0_SLAST.B22;
    const register unsigned short int SLAST23 = 23;
    sbit  SLAST23_bit at DMA_TCD0_SLAST.B23;
    const register unsigned short int SLAST24 = 24;
    sbit  SLAST24_bit at DMA_TCD0_SLAST.B24;
    const register unsigned short int SLAST25 = 25;
    sbit  SLAST25_bit at DMA_TCD0_SLAST.B25;
    const register unsigned short int SLAST26 = 26;
    sbit  SLAST26_bit at DMA_TCD0_SLAST.B26;
    const register unsigned short int SLAST27 = 27;
    sbit  SLAST27_bit at DMA_TCD0_SLAST.B27;
    const register unsigned short int SLAST28 = 28;
    sbit  SLAST28_bit at DMA_TCD0_SLAST.B28;
    const register unsigned short int SLAST29 = 29;
    sbit  SLAST29_bit at DMA_TCD0_SLAST.B29;
    const register unsigned short int SLAST30 = 30;
    sbit  SLAST30_bit at DMA_TCD0_SLAST.B30;
    const register unsigned short int SLAST31 = 31;
    sbit  SLAST31_bit at DMA_TCD0_SLAST.B31;

sfr unsigned long   volatile DMA_TCD1_SLAST       absolute 0x4000902C;
    sbit  SLAST0_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B0;
    sbit  SLAST1_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B1;
    sbit  SLAST2_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B2;
    sbit  SLAST3_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B3;
    sbit  SLAST4_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B4;
    sbit  SLAST5_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B5;
    sbit  SLAST6_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B6;
    sbit  SLAST7_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B7;
    sbit  SLAST8_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B8;
    sbit  SLAST9_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B9;
    sbit  SLAST10_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B10;
    sbit  SLAST11_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B11;
    sbit  SLAST12_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B12;
    sbit  SLAST13_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B13;
    sbit  SLAST14_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B14;
    sbit  SLAST15_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B15;
    sbit  SLAST16_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B16;
    sbit  SLAST17_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B17;
    sbit  SLAST18_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B18;
    sbit  SLAST19_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B19;
    sbit  SLAST20_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B20;
    sbit  SLAST21_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B21;
    sbit  SLAST22_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B22;
    sbit  SLAST23_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B23;
    sbit  SLAST24_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B24;
    sbit  SLAST25_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B25;
    sbit  SLAST26_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B26;
    sbit  SLAST27_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B27;
    sbit  SLAST28_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B28;
    sbit  SLAST29_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B29;
    sbit  SLAST30_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B30;
    sbit  SLAST31_DMA_TCD1_SLAST_bit at DMA_TCD1_SLAST.B31;

sfr unsigned long   volatile DMA_TCD2_SLAST       absolute 0x4000904C;
    sbit  SLAST0_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B0;
    sbit  SLAST1_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B1;
    sbit  SLAST2_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B2;
    sbit  SLAST3_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B3;
    sbit  SLAST4_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B4;
    sbit  SLAST5_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B5;
    sbit  SLAST6_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B6;
    sbit  SLAST7_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B7;
    sbit  SLAST8_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B8;
    sbit  SLAST9_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B9;
    sbit  SLAST10_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B10;
    sbit  SLAST11_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B11;
    sbit  SLAST12_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B12;
    sbit  SLAST13_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B13;
    sbit  SLAST14_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B14;
    sbit  SLAST15_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B15;
    sbit  SLAST16_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B16;
    sbit  SLAST17_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B17;
    sbit  SLAST18_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B18;
    sbit  SLAST19_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B19;
    sbit  SLAST20_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B20;
    sbit  SLAST21_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B21;
    sbit  SLAST22_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B22;
    sbit  SLAST23_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B23;
    sbit  SLAST24_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B24;
    sbit  SLAST25_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B25;
    sbit  SLAST26_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B26;
    sbit  SLAST27_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B27;
    sbit  SLAST28_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B28;
    sbit  SLAST29_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B29;
    sbit  SLAST30_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B30;
    sbit  SLAST31_DMA_TCD2_SLAST_bit at DMA_TCD2_SLAST.B31;

sfr unsigned long   volatile DMA_TCD3_SLAST       absolute 0x4000906C;
    sbit  SLAST0_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B0;
    sbit  SLAST1_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B1;
    sbit  SLAST2_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B2;
    sbit  SLAST3_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B3;
    sbit  SLAST4_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B4;
    sbit  SLAST5_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B5;
    sbit  SLAST6_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B6;
    sbit  SLAST7_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B7;
    sbit  SLAST8_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B8;
    sbit  SLAST9_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B9;
    sbit  SLAST10_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B10;
    sbit  SLAST11_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B11;
    sbit  SLAST12_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B12;
    sbit  SLAST13_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B13;
    sbit  SLAST14_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B14;
    sbit  SLAST15_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B15;
    sbit  SLAST16_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B16;
    sbit  SLAST17_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B17;
    sbit  SLAST18_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B18;
    sbit  SLAST19_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B19;
    sbit  SLAST20_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B20;
    sbit  SLAST21_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B21;
    sbit  SLAST22_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B22;
    sbit  SLAST23_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B23;
    sbit  SLAST24_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B24;
    sbit  SLAST25_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B25;
    sbit  SLAST26_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B26;
    sbit  SLAST27_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B27;
    sbit  SLAST28_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B28;
    sbit  SLAST29_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B29;
    sbit  SLAST30_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B30;
    sbit  SLAST31_DMA_TCD3_SLAST_bit at DMA_TCD3_SLAST.B31;

sfr unsigned long   volatile DMA_TCD4_SLAST       absolute 0x4000908C;
    sbit  SLAST0_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B0;
    sbit  SLAST1_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B1;
    sbit  SLAST2_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B2;
    sbit  SLAST3_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B3;
    sbit  SLAST4_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B4;
    sbit  SLAST5_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B5;
    sbit  SLAST6_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B6;
    sbit  SLAST7_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B7;
    sbit  SLAST8_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B8;
    sbit  SLAST9_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B9;
    sbit  SLAST10_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B10;
    sbit  SLAST11_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B11;
    sbit  SLAST12_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B12;
    sbit  SLAST13_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B13;
    sbit  SLAST14_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B14;
    sbit  SLAST15_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B15;
    sbit  SLAST16_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B16;
    sbit  SLAST17_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B17;
    sbit  SLAST18_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B18;
    sbit  SLAST19_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B19;
    sbit  SLAST20_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B20;
    sbit  SLAST21_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B21;
    sbit  SLAST22_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B22;
    sbit  SLAST23_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B23;
    sbit  SLAST24_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B24;
    sbit  SLAST25_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B25;
    sbit  SLAST26_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B26;
    sbit  SLAST27_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B27;
    sbit  SLAST28_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B28;
    sbit  SLAST29_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B29;
    sbit  SLAST30_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B30;
    sbit  SLAST31_DMA_TCD4_SLAST_bit at DMA_TCD4_SLAST.B31;

sfr unsigned long   volatile DMA_TCD5_SLAST       absolute 0x400090AC;
    sbit  SLAST0_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B0;
    sbit  SLAST1_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B1;
    sbit  SLAST2_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B2;
    sbit  SLAST3_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B3;
    sbit  SLAST4_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B4;
    sbit  SLAST5_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B5;
    sbit  SLAST6_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B6;
    sbit  SLAST7_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B7;
    sbit  SLAST8_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B8;
    sbit  SLAST9_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B9;
    sbit  SLAST10_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B10;
    sbit  SLAST11_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B11;
    sbit  SLAST12_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B12;
    sbit  SLAST13_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B13;
    sbit  SLAST14_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B14;
    sbit  SLAST15_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B15;
    sbit  SLAST16_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B16;
    sbit  SLAST17_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B17;
    sbit  SLAST18_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B18;
    sbit  SLAST19_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B19;
    sbit  SLAST20_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B20;
    sbit  SLAST21_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B21;
    sbit  SLAST22_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B22;
    sbit  SLAST23_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B23;
    sbit  SLAST24_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B24;
    sbit  SLAST25_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B25;
    sbit  SLAST26_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B26;
    sbit  SLAST27_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B27;
    sbit  SLAST28_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B28;
    sbit  SLAST29_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B29;
    sbit  SLAST30_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B30;
    sbit  SLAST31_DMA_TCD5_SLAST_bit at DMA_TCD5_SLAST.B31;

sfr unsigned long   volatile DMA_TCD6_SLAST       absolute 0x400090CC;
    sbit  SLAST0_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B0;
    sbit  SLAST1_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B1;
    sbit  SLAST2_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B2;
    sbit  SLAST3_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B3;
    sbit  SLAST4_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B4;
    sbit  SLAST5_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B5;
    sbit  SLAST6_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B6;
    sbit  SLAST7_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B7;
    sbit  SLAST8_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B8;
    sbit  SLAST9_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B9;
    sbit  SLAST10_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B10;
    sbit  SLAST11_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B11;
    sbit  SLAST12_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B12;
    sbit  SLAST13_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B13;
    sbit  SLAST14_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B14;
    sbit  SLAST15_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B15;
    sbit  SLAST16_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B16;
    sbit  SLAST17_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B17;
    sbit  SLAST18_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B18;
    sbit  SLAST19_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B19;
    sbit  SLAST20_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B20;
    sbit  SLAST21_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B21;
    sbit  SLAST22_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B22;
    sbit  SLAST23_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B23;
    sbit  SLAST24_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B24;
    sbit  SLAST25_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B25;
    sbit  SLAST26_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B26;
    sbit  SLAST27_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B27;
    sbit  SLAST28_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B28;
    sbit  SLAST29_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B29;
    sbit  SLAST30_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B30;
    sbit  SLAST31_DMA_TCD6_SLAST_bit at DMA_TCD6_SLAST.B31;

sfr unsigned long   volatile DMA_TCD7_SLAST       absolute 0x400090EC;
    sbit  SLAST0_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B0;
    sbit  SLAST1_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B1;
    sbit  SLAST2_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B2;
    sbit  SLAST3_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B3;
    sbit  SLAST4_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B4;
    sbit  SLAST5_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B5;
    sbit  SLAST6_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B6;
    sbit  SLAST7_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B7;
    sbit  SLAST8_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B8;
    sbit  SLAST9_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B9;
    sbit  SLAST10_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B10;
    sbit  SLAST11_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B11;
    sbit  SLAST12_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B12;
    sbit  SLAST13_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B13;
    sbit  SLAST14_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B14;
    sbit  SLAST15_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B15;
    sbit  SLAST16_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B16;
    sbit  SLAST17_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B17;
    sbit  SLAST18_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B18;
    sbit  SLAST19_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B19;
    sbit  SLAST20_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B20;
    sbit  SLAST21_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B21;
    sbit  SLAST22_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B22;
    sbit  SLAST23_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B23;
    sbit  SLAST24_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B24;
    sbit  SLAST25_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B25;
    sbit  SLAST26_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B26;
    sbit  SLAST27_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B27;
    sbit  SLAST28_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B28;
    sbit  SLAST29_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B29;
    sbit  SLAST30_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B30;
    sbit  SLAST31_DMA_TCD7_SLAST_bit at DMA_TCD7_SLAST.B31;

sfr unsigned long   volatile DMA_TCD8_SLAST       absolute 0x4000910C;
    sbit  SLAST0_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B0;
    sbit  SLAST1_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B1;
    sbit  SLAST2_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B2;
    sbit  SLAST3_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B3;
    sbit  SLAST4_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B4;
    sbit  SLAST5_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B5;
    sbit  SLAST6_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B6;
    sbit  SLAST7_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B7;
    sbit  SLAST8_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B8;
    sbit  SLAST9_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B9;
    sbit  SLAST10_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B10;
    sbit  SLAST11_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B11;
    sbit  SLAST12_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B12;
    sbit  SLAST13_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B13;
    sbit  SLAST14_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B14;
    sbit  SLAST15_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B15;
    sbit  SLAST16_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B16;
    sbit  SLAST17_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B17;
    sbit  SLAST18_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B18;
    sbit  SLAST19_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B19;
    sbit  SLAST20_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B20;
    sbit  SLAST21_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B21;
    sbit  SLAST22_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B22;
    sbit  SLAST23_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B23;
    sbit  SLAST24_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B24;
    sbit  SLAST25_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B25;
    sbit  SLAST26_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B26;
    sbit  SLAST27_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B27;
    sbit  SLAST28_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B28;
    sbit  SLAST29_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B29;
    sbit  SLAST30_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B30;
    sbit  SLAST31_DMA_TCD8_SLAST_bit at DMA_TCD8_SLAST.B31;

sfr unsigned long   volatile DMA_TCD9_SLAST       absolute 0x4000912C;
    sbit  SLAST0_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B0;
    sbit  SLAST1_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B1;
    sbit  SLAST2_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B2;
    sbit  SLAST3_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B3;
    sbit  SLAST4_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B4;
    sbit  SLAST5_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B5;
    sbit  SLAST6_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B6;
    sbit  SLAST7_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B7;
    sbit  SLAST8_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B8;
    sbit  SLAST9_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B9;
    sbit  SLAST10_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B10;
    sbit  SLAST11_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B11;
    sbit  SLAST12_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B12;
    sbit  SLAST13_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B13;
    sbit  SLAST14_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B14;
    sbit  SLAST15_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B15;
    sbit  SLAST16_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B16;
    sbit  SLAST17_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B17;
    sbit  SLAST18_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B18;
    sbit  SLAST19_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B19;
    sbit  SLAST20_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B20;
    sbit  SLAST21_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B21;
    sbit  SLAST22_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B22;
    sbit  SLAST23_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B23;
    sbit  SLAST24_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B24;
    sbit  SLAST25_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B25;
    sbit  SLAST26_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B26;
    sbit  SLAST27_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B27;
    sbit  SLAST28_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B28;
    sbit  SLAST29_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B29;
    sbit  SLAST30_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B30;
    sbit  SLAST31_DMA_TCD9_SLAST_bit at DMA_TCD9_SLAST.B31;

sfr unsigned long   volatile DMA_TCD10_SLAST      absolute 0x4000914C;
    sbit  SLAST0_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B0;
    sbit  SLAST1_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B1;
    sbit  SLAST2_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B2;
    sbit  SLAST3_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B3;
    sbit  SLAST4_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B4;
    sbit  SLAST5_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B5;
    sbit  SLAST6_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B6;
    sbit  SLAST7_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B7;
    sbit  SLAST8_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B8;
    sbit  SLAST9_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B9;
    sbit  SLAST10_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B10;
    sbit  SLAST11_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B11;
    sbit  SLAST12_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B12;
    sbit  SLAST13_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B13;
    sbit  SLAST14_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B14;
    sbit  SLAST15_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B15;
    sbit  SLAST16_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B16;
    sbit  SLAST17_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B17;
    sbit  SLAST18_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B18;
    sbit  SLAST19_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B19;
    sbit  SLAST20_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B20;
    sbit  SLAST21_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B21;
    sbit  SLAST22_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B22;
    sbit  SLAST23_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B23;
    sbit  SLAST24_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B24;
    sbit  SLAST25_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B25;
    sbit  SLAST26_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B26;
    sbit  SLAST27_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B27;
    sbit  SLAST28_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B28;
    sbit  SLAST29_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B29;
    sbit  SLAST30_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B30;
    sbit  SLAST31_DMA_TCD10_SLAST_bit at DMA_TCD10_SLAST.B31;

sfr unsigned long   volatile DMA_TCD11_SLAST      absolute 0x4000916C;
    sbit  SLAST0_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B0;
    sbit  SLAST1_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B1;
    sbit  SLAST2_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B2;
    sbit  SLAST3_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B3;
    sbit  SLAST4_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B4;
    sbit  SLAST5_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B5;
    sbit  SLAST6_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B6;
    sbit  SLAST7_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B7;
    sbit  SLAST8_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B8;
    sbit  SLAST9_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B9;
    sbit  SLAST10_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B10;
    sbit  SLAST11_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B11;
    sbit  SLAST12_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B12;
    sbit  SLAST13_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B13;
    sbit  SLAST14_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B14;
    sbit  SLAST15_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B15;
    sbit  SLAST16_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B16;
    sbit  SLAST17_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B17;
    sbit  SLAST18_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B18;
    sbit  SLAST19_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B19;
    sbit  SLAST20_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B20;
    sbit  SLAST21_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B21;
    sbit  SLAST22_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B22;
    sbit  SLAST23_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B23;
    sbit  SLAST24_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B24;
    sbit  SLAST25_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B25;
    sbit  SLAST26_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B26;
    sbit  SLAST27_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B27;
    sbit  SLAST28_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B28;
    sbit  SLAST29_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B29;
    sbit  SLAST30_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B30;
    sbit  SLAST31_DMA_TCD11_SLAST_bit at DMA_TCD11_SLAST.B31;

sfr unsigned long   volatile DMA_TCD12_SLAST      absolute 0x4000918C;
    sbit  SLAST0_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B0;
    sbit  SLAST1_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B1;
    sbit  SLAST2_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B2;
    sbit  SLAST3_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B3;
    sbit  SLAST4_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B4;
    sbit  SLAST5_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B5;
    sbit  SLAST6_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B6;
    sbit  SLAST7_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B7;
    sbit  SLAST8_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B8;
    sbit  SLAST9_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B9;
    sbit  SLAST10_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B10;
    sbit  SLAST11_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B11;
    sbit  SLAST12_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B12;
    sbit  SLAST13_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B13;
    sbit  SLAST14_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B14;
    sbit  SLAST15_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B15;
    sbit  SLAST16_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B16;
    sbit  SLAST17_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B17;
    sbit  SLAST18_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B18;
    sbit  SLAST19_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B19;
    sbit  SLAST20_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B20;
    sbit  SLAST21_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B21;
    sbit  SLAST22_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B22;
    sbit  SLAST23_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B23;
    sbit  SLAST24_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B24;
    sbit  SLAST25_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B25;
    sbit  SLAST26_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B26;
    sbit  SLAST27_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B27;
    sbit  SLAST28_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B28;
    sbit  SLAST29_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B29;
    sbit  SLAST30_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B30;
    sbit  SLAST31_DMA_TCD12_SLAST_bit at DMA_TCD12_SLAST.B31;

sfr unsigned long   volatile DMA_TCD13_SLAST      absolute 0x400091AC;
    sbit  SLAST0_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B0;
    sbit  SLAST1_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B1;
    sbit  SLAST2_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B2;
    sbit  SLAST3_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B3;
    sbit  SLAST4_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B4;
    sbit  SLAST5_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B5;
    sbit  SLAST6_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B6;
    sbit  SLAST7_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B7;
    sbit  SLAST8_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B8;
    sbit  SLAST9_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B9;
    sbit  SLAST10_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B10;
    sbit  SLAST11_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B11;
    sbit  SLAST12_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B12;
    sbit  SLAST13_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B13;
    sbit  SLAST14_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B14;
    sbit  SLAST15_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B15;
    sbit  SLAST16_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B16;
    sbit  SLAST17_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B17;
    sbit  SLAST18_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B18;
    sbit  SLAST19_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B19;
    sbit  SLAST20_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B20;
    sbit  SLAST21_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B21;
    sbit  SLAST22_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B22;
    sbit  SLAST23_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B23;
    sbit  SLAST24_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B24;
    sbit  SLAST25_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B25;
    sbit  SLAST26_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B26;
    sbit  SLAST27_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B27;
    sbit  SLAST28_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B28;
    sbit  SLAST29_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B29;
    sbit  SLAST30_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B30;
    sbit  SLAST31_DMA_TCD13_SLAST_bit at DMA_TCD13_SLAST.B31;

sfr unsigned long   volatile DMA_TCD14_SLAST      absolute 0x400091CC;
    sbit  SLAST0_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B0;
    sbit  SLAST1_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B1;
    sbit  SLAST2_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B2;
    sbit  SLAST3_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B3;
    sbit  SLAST4_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B4;
    sbit  SLAST5_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B5;
    sbit  SLAST6_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B6;
    sbit  SLAST7_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B7;
    sbit  SLAST8_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B8;
    sbit  SLAST9_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B9;
    sbit  SLAST10_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B10;
    sbit  SLAST11_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B11;
    sbit  SLAST12_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B12;
    sbit  SLAST13_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B13;
    sbit  SLAST14_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B14;
    sbit  SLAST15_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B15;
    sbit  SLAST16_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B16;
    sbit  SLAST17_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B17;
    sbit  SLAST18_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B18;
    sbit  SLAST19_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B19;
    sbit  SLAST20_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B20;
    sbit  SLAST21_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B21;
    sbit  SLAST22_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B22;
    sbit  SLAST23_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B23;
    sbit  SLAST24_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B24;
    sbit  SLAST25_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B25;
    sbit  SLAST26_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B26;
    sbit  SLAST27_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B27;
    sbit  SLAST28_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B28;
    sbit  SLAST29_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B29;
    sbit  SLAST30_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B30;
    sbit  SLAST31_DMA_TCD14_SLAST_bit at DMA_TCD14_SLAST.B31;

sfr unsigned long   volatile DMA_TCD15_SLAST      absolute 0x400091EC;
    sbit  SLAST0_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B0;
    sbit  SLAST1_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B1;
    sbit  SLAST2_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B2;
    sbit  SLAST3_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B3;
    sbit  SLAST4_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B4;
    sbit  SLAST5_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B5;
    sbit  SLAST6_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B6;
    sbit  SLAST7_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B7;
    sbit  SLAST8_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B8;
    sbit  SLAST9_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B9;
    sbit  SLAST10_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B10;
    sbit  SLAST11_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B11;
    sbit  SLAST12_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B12;
    sbit  SLAST13_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B13;
    sbit  SLAST14_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B14;
    sbit  SLAST15_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B15;
    sbit  SLAST16_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B16;
    sbit  SLAST17_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B17;
    sbit  SLAST18_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B18;
    sbit  SLAST19_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B19;
    sbit  SLAST20_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B20;
    sbit  SLAST21_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B21;
    sbit  SLAST22_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B22;
    sbit  SLAST23_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B23;
    sbit  SLAST24_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B24;
    sbit  SLAST25_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B25;
    sbit  SLAST26_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B26;
    sbit  SLAST27_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B27;
    sbit  SLAST28_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B28;
    sbit  SLAST29_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B29;
    sbit  SLAST30_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B30;
    sbit  SLAST31_DMA_TCD15_SLAST_bit at DMA_TCD15_SLAST.B31;

sfr unsigned long   volatile DMA_TCD16_SLAST      absolute 0x4000920C;
    sbit  SLAST0_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B0;
    sbit  SLAST1_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B1;
    sbit  SLAST2_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B2;
    sbit  SLAST3_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B3;
    sbit  SLAST4_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B4;
    sbit  SLAST5_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B5;
    sbit  SLAST6_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B6;
    sbit  SLAST7_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B7;
    sbit  SLAST8_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B8;
    sbit  SLAST9_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B9;
    sbit  SLAST10_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B10;
    sbit  SLAST11_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B11;
    sbit  SLAST12_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B12;
    sbit  SLAST13_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B13;
    sbit  SLAST14_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B14;
    sbit  SLAST15_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B15;
    sbit  SLAST16_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B16;
    sbit  SLAST17_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B17;
    sbit  SLAST18_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B18;
    sbit  SLAST19_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B19;
    sbit  SLAST20_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B20;
    sbit  SLAST21_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B21;
    sbit  SLAST22_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B22;
    sbit  SLAST23_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B23;
    sbit  SLAST24_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B24;
    sbit  SLAST25_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B25;
    sbit  SLAST26_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B26;
    sbit  SLAST27_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B27;
    sbit  SLAST28_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B28;
    sbit  SLAST29_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B29;
    sbit  SLAST30_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B30;
    sbit  SLAST31_DMA_TCD16_SLAST_bit at DMA_TCD16_SLAST.B31;

sfr unsigned long   volatile DMA_TCD17_SLAST      absolute 0x4000922C;
    sbit  SLAST0_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B0;
    sbit  SLAST1_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B1;
    sbit  SLAST2_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B2;
    sbit  SLAST3_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B3;
    sbit  SLAST4_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B4;
    sbit  SLAST5_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B5;
    sbit  SLAST6_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B6;
    sbit  SLAST7_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B7;
    sbit  SLAST8_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B8;
    sbit  SLAST9_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B9;
    sbit  SLAST10_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B10;
    sbit  SLAST11_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B11;
    sbit  SLAST12_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B12;
    sbit  SLAST13_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B13;
    sbit  SLAST14_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B14;
    sbit  SLAST15_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B15;
    sbit  SLAST16_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B16;
    sbit  SLAST17_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B17;
    sbit  SLAST18_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B18;
    sbit  SLAST19_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B19;
    sbit  SLAST20_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B20;
    sbit  SLAST21_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B21;
    sbit  SLAST22_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B22;
    sbit  SLAST23_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B23;
    sbit  SLAST24_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B24;
    sbit  SLAST25_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B25;
    sbit  SLAST26_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B26;
    sbit  SLAST27_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B27;
    sbit  SLAST28_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B28;
    sbit  SLAST29_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B29;
    sbit  SLAST30_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B30;
    sbit  SLAST31_DMA_TCD17_SLAST_bit at DMA_TCD17_SLAST.B31;

sfr unsigned long   volatile DMA_TCD18_SLAST      absolute 0x4000924C;
    sbit  SLAST0_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B0;
    sbit  SLAST1_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B1;
    sbit  SLAST2_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B2;
    sbit  SLAST3_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B3;
    sbit  SLAST4_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B4;
    sbit  SLAST5_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B5;
    sbit  SLAST6_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B6;
    sbit  SLAST7_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B7;
    sbit  SLAST8_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B8;
    sbit  SLAST9_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B9;
    sbit  SLAST10_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B10;
    sbit  SLAST11_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B11;
    sbit  SLAST12_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B12;
    sbit  SLAST13_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B13;
    sbit  SLAST14_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B14;
    sbit  SLAST15_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B15;
    sbit  SLAST16_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B16;
    sbit  SLAST17_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B17;
    sbit  SLAST18_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B18;
    sbit  SLAST19_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B19;
    sbit  SLAST20_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B20;
    sbit  SLAST21_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B21;
    sbit  SLAST22_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B22;
    sbit  SLAST23_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B23;
    sbit  SLAST24_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B24;
    sbit  SLAST25_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B25;
    sbit  SLAST26_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B26;
    sbit  SLAST27_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B27;
    sbit  SLAST28_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B28;
    sbit  SLAST29_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B29;
    sbit  SLAST30_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B30;
    sbit  SLAST31_DMA_TCD18_SLAST_bit at DMA_TCD18_SLAST.B31;

sfr unsigned long   volatile DMA_TCD19_SLAST      absolute 0x4000926C;
    sbit  SLAST0_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B0;
    sbit  SLAST1_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B1;
    sbit  SLAST2_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B2;
    sbit  SLAST3_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B3;
    sbit  SLAST4_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B4;
    sbit  SLAST5_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B5;
    sbit  SLAST6_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B6;
    sbit  SLAST7_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B7;
    sbit  SLAST8_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B8;
    sbit  SLAST9_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B9;
    sbit  SLAST10_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B10;
    sbit  SLAST11_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B11;
    sbit  SLAST12_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B12;
    sbit  SLAST13_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B13;
    sbit  SLAST14_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B14;
    sbit  SLAST15_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B15;
    sbit  SLAST16_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B16;
    sbit  SLAST17_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B17;
    sbit  SLAST18_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B18;
    sbit  SLAST19_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B19;
    sbit  SLAST20_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B20;
    sbit  SLAST21_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B21;
    sbit  SLAST22_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B22;
    sbit  SLAST23_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B23;
    sbit  SLAST24_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B24;
    sbit  SLAST25_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B25;
    sbit  SLAST26_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B26;
    sbit  SLAST27_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B27;
    sbit  SLAST28_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B28;
    sbit  SLAST29_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B29;
    sbit  SLAST30_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B30;
    sbit  SLAST31_DMA_TCD19_SLAST_bit at DMA_TCD19_SLAST.B31;

sfr unsigned long   volatile DMA_TCD20_SLAST      absolute 0x4000928C;
    sbit  SLAST0_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B0;
    sbit  SLAST1_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B1;
    sbit  SLAST2_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B2;
    sbit  SLAST3_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B3;
    sbit  SLAST4_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B4;
    sbit  SLAST5_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B5;
    sbit  SLAST6_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B6;
    sbit  SLAST7_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B7;
    sbit  SLAST8_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B8;
    sbit  SLAST9_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B9;
    sbit  SLAST10_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B10;
    sbit  SLAST11_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B11;
    sbit  SLAST12_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B12;
    sbit  SLAST13_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B13;
    sbit  SLAST14_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B14;
    sbit  SLAST15_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B15;
    sbit  SLAST16_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B16;
    sbit  SLAST17_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B17;
    sbit  SLAST18_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B18;
    sbit  SLAST19_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B19;
    sbit  SLAST20_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B20;
    sbit  SLAST21_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B21;
    sbit  SLAST22_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B22;
    sbit  SLAST23_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B23;
    sbit  SLAST24_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B24;
    sbit  SLAST25_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B25;
    sbit  SLAST26_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B26;
    sbit  SLAST27_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B27;
    sbit  SLAST28_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B28;
    sbit  SLAST29_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B29;
    sbit  SLAST30_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B30;
    sbit  SLAST31_DMA_TCD20_SLAST_bit at DMA_TCD20_SLAST.B31;

sfr unsigned long   volatile DMA_TCD21_SLAST      absolute 0x400092AC;
    sbit  SLAST0_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B0;
    sbit  SLAST1_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B1;
    sbit  SLAST2_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B2;
    sbit  SLAST3_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B3;
    sbit  SLAST4_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B4;
    sbit  SLAST5_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B5;
    sbit  SLAST6_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B6;
    sbit  SLAST7_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B7;
    sbit  SLAST8_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B8;
    sbit  SLAST9_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B9;
    sbit  SLAST10_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B10;
    sbit  SLAST11_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B11;
    sbit  SLAST12_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B12;
    sbit  SLAST13_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B13;
    sbit  SLAST14_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B14;
    sbit  SLAST15_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B15;
    sbit  SLAST16_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B16;
    sbit  SLAST17_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B17;
    sbit  SLAST18_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B18;
    sbit  SLAST19_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B19;
    sbit  SLAST20_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B20;
    sbit  SLAST21_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B21;
    sbit  SLAST22_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B22;
    sbit  SLAST23_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B23;
    sbit  SLAST24_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B24;
    sbit  SLAST25_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B25;
    sbit  SLAST26_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B26;
    sbit  SLAST27_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B27;
    sbit  SLAST28_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B28;
    sbit  SLAST29_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B29;
    sbit  SLAST30_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B30;
    sbit  SLAST31_DMA_TCD21_SLAST_bit at DMA_TCD21_SLAST.B31;

sfr unsigned long   volatile DMA_TCD22_SLAST      absolute 0x400092CC;
    sbit  SLAST0_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B0;
    sbit  SLAST1_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B1;
    sbit  SLAST2_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B2;
    sbit  SLAST3_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B3;
    sbit  SLAST4_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B4;
    sbit  SLAST5_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B5;
    sbit  SLAST6_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B6;
    sbit  SLAST7_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B7;
    sbit  SLAST8_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B8;
    sbit  SLAST9_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B9;
    sbit  SLAST10_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B10;
    sbit  SLAST11_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B11;
    sbit  SLAST12_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B12;
    sbit  SLAST13_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B13;
    sbit  SLAST14_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B14;
    sbit  SLAST15_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B15;
    sbit  SLAST16_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B16;
    sbit  SLAST17_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B17;
    sbit  SLAST18_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B18;
    sbit  SLAST19_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B19;
    sbit  SLAST20_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B20;
    sbit  SLAST21_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B21;
    sbit  SLAST22_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B22;
    sbit  SLAST23_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B23;
    sbit  SLAST24_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B24;
    sbit  SLAST25_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B25;
    sbit  SLAST26_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B26;
    sbit  SLAST27_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B27;
    sbit  SLAST28_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B28;
    sbit  SLAST29_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B29;
    sbit  SLAST30_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B30;
    sbit  SLAST31_DMA_TCD22_SLAST_bit at DMA_TCD22_SLAST.B31;

sfr unsigned long   volatile DMA_TCD23_SLAST      absolute 0x400092EC;
    sbit  SLAST0_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B0;
    sbit  SLAST1_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B1;
    sbit  SLAST2_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B2;
    sbit  SLAST3_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B3;
    sbit  SLAST4_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B4;
    sbit  SLAST5_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B5;
    sbit  SLAST6_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B6;
    sbit  SLAST7_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B7;
    sbit  SLAST8_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B8;
    sbit  SLAST9_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B9;
    sbit  SLAST10_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B10;
    sbit  SLAST11_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B11;
    sbit  SLAST12_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B12;
    sbit  SLAST13_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B13;
    sbit  SLAST14_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B14;
    sbit  SLAST15_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B15;
    sbit  SLAST16_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B16;
    sbit  SLAST17_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B17;
    sbit  SLAST18_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B18;
    sbit  SLAST19_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B19;
    sbit  SLAST20_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B20;
    sbit  SLAST21_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B21;
    sbit  SLAST22_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B22;
    sbit  SLAST23_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B23;
    sbit  SLAST24_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B24;
    sbit  SLAST25_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B25;
    sbit  SLAST26_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B26;
    sbit  SLAST27_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B27;
    sbit  SLAST28_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B28;
    sbit  SLAST29_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B29;
    sbit  SLAST30_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B30;
    sbit  SLAST31_DMA_TCD23_SLAST_bit at DMA_TCD23_SLAST.B31;

sfr unsigned long   volatile DMA_TCD24_SLAST      absolute 0x4000930C;
    sbit  SLAST0_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B0;
    sbit  SLAST1_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B1;
    sbit  SLAST2_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B2;
    sbit  SLAST3_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B3;
    sbit  SLAST4_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B4;
    sbit  SLAST5_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B5;
    sbit  SLAST6_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B6;
    sbit  SLAST7_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B7;
    sbit  SLAST8_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B8;
    sbit  SLAST9_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B9;
    sbit  SLAST10_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B10;
    sbit  SLAST11_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B11;
    sbit  SLAST12_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B12;
    sbit  SLAST13_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B13;
    sbit  SLAST14_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B14;
    sbit  SLAST15_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B15;
    sbit  SLAST16_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B16;
    sbit  SLAST17_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B17;
    sbit  SLAST18_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B18;
    sbit  SLAST19_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B19;
    sbit  SLAST20_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B20;
    sbit  SLAST21_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B21;
    sbit  SLAST22_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B22;
    sbit  SLAST23_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B23;
    sbit  SLAST24_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B24;
    sbit  SLAST25_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B25;
    sbit  SLAST26_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B26;
    sbit  SLAST27_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B27;
    sbit  SLAST28_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B28;
    sbit  SLAST29_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B29;
    sbit  SLAST30_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B30;
    sbit  SLAST31_DMA_TCD24_SLAST_bit at DMA_TCD24_SLAST.B31;

sfr unsigned long   volatile DMA_TCD25_SLAST      absolute 0x4000932C;
    sbit  SLAST0_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B0;
    sbit  SLAST1_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B1;
    sbit  SLAST2_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B2;
    sbit  SLAST3_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B3;
    sbit  SLAST4_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B4;
    sbit  SLAST5_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B5;
    sbit  SLAST6_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B6;
    sbit  SLAST7_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B7;
    sbit  SLAST8_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B8;
    sbit  SLAST9_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B9;
    sbit  SLAST10_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B10;
    sbit  SLAST11_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B11;
    sbit  SLAST12_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B12;
    sbit  SLAST13_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B13;
    sbit  SLAST14_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B14;
    sbit  SLAST15_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B15;
    sbit  SLAST16_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B16;
    sbit  SLAST17_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B17;
    sbit  SLAST18_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B18;
    sbit  SLAST19_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B19;
    sbit  SLAST20_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B20;
    sbit  SLAST21_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B21;
    sbit  SLAST22_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B22;
    sbit  SLAST23_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B23;
    sbit  SLAST24_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B24;
    sbit  SLAST25_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B25;
    sbit  SLAST26_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B26;
    sbit  SLAST27_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B27;
    sbit  SLAST28_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B28;
    sbit  SLAST29_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B29;
    sbit  SLAST30_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B30;
    sbit  SLAST31_DMA_TCD25_SLAST_bit at DMA_TCD25_SLAST.B31;

sfr unsigned long   volatile DMA_TCD26_SLAST      absolute 0x4000934C;
    sbit  SLAST0_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B0;
    sbit  SLAST1_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B1;
    sbit  SLAST2_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B2;
    sbit  SLAST3_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B3;
    sbit  SLAST4_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B4;
    sbit  SLAST5_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B5;
    sbit  SLAST6_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B6;
    sbit  SLAST7_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B7;
    sbit  SLAST8_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B8;
    sbit  SLAST9_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B9;
    sbit  SLAST10_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B10;
    sbit  SLAST11_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B11;
    sbit  SLAST12_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B12;
    sbit  SLAST13_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B13;
    sbit  SLAST14_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B14;
    sbit  SLAST15_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B15;
    sbit  SLAST16_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B16;
    sbit  SLAST17_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B17;
    sbit  SLAST18_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B18;
    sbit  SLAST19_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B19;
    sbit  SLAST20_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B20;
    sbit  SLAST21_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B21;
    sbit  SLAST22_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B22;
    sbit  SLAST23_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B23;
    sbit  SLAST24_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B24;
    sbit  SLAST25_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B25;
    sbit  SLAST26_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B26;
    sbit  SLAST27_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B27;
    sbit  SLAST28_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B28;
    sbit  SLAST29_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B29;
    sbit  SLAST30_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B30;
    sbit  SLAST31_DMA_TCD26_SLAST_bit at DMA_TCD26_SLAST.B31;

sfr unsigned long   volatile DMA_TCD27_SLAST      absolute 0x4000936C;
    sbit  SLAST0_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B0;
    sbit  SLAST1_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B1;
    sbit  SLAST2_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B2;
    sbit  SLAST3_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B3;
    sbit  SLAST4_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B4;
    sbit  SLAST5_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B5;
    sbit  SLAST6_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B6;
    sbit  SLAST7_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B7;
    sbit  SLAST8_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B8;
    sbit  SLAST9_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B9;
    sbit  SLAST10_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B10;
    sbit  SLAST11_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B11;
    sbit  SLAST12_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B12;
    sbit  SLAST13_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B13;
    sbit  SLAST14_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B14;
    sbit  SLAST15_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B15;
    sbit  SLAST16_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B16;
    sbit  SLAST17_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B17;
    sbit  SLAST18_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B18;
    sbit  SLAST19_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B19;
    sbit  SLAST20_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B20;
    sbit  SLAST21_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B21;
    sbit  SLAST22_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B22;
    sbit  SLAST23_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B23;
    sbit  SLAST24_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B24;
    sbit  SLAST25_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B25;
    sbit  SLAST26_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B26;
    sbit  SLAST27_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B27;
    sbit  SLAST28_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B28;
    sbit  SLAST29_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B29;
    sbit  SLAST30_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B30;
    sbit  SLAST31_DMA_TCD27_SLAST_bit at DMA_TCD27_SLAST.B31;

sfr unsigned long   volatile DMA_TCD28_SLAST      absolute 0x4000938C;
    sbit  SLAST0_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B0;
    sbit  SLAST1_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B1;
    sbit  SLAST2_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B2;
    sbit  SLAST3_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B3;
    sbit  SLAST4_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B4;
    sbit  SLAST5_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B5;
    sbit  SLAST6_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B6;
    sbit  SLAST7_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B7;
    sbit  SLAST8_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B8;
    sbit  SLAST9_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B9;
    sbit  SLAST10_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B10;
    sbit  SLAST11_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B11;
    sbit  SLAST12_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B12;
    sbit  SLAST13_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B13;
    sbit  SLAST14_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B14;
    sbit  SLAST15_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B15;
    sbit  SLAST16_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B16;
    sbit  SLAST17_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B17;
    sbit  SLAST18_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B18;
    sbit  SLAST19_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B19;
    sbit  SLAST20_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B20;
    sbit  SLAST21_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B21;
    sbit  SLAST22_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B22;
    sbit  SLAST23_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B23;
    sbit  SLAST24_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B24;
    sbit  SLAST25_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B25;
    sbit  SLAST26_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B26;
    sbit  SLAST27_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B27;
    sbit  SLAST28_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B28;
    sbit  SLAST29_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B29;
    sbit  SLAST30_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B30;
    sbit  SLAST31_DMA_TCD28_SLAST_bit at DMA_TCD28_SLAST.B31;

sfr unsigned long   volatile DMA_TCD29_SLAST      absolute 0x400093AC;
    sbit  SLAST0_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B0;
    sbit  SLAST1_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B1;
    sbit  SLAST2_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B2;
    sbit  SLAST3_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B3;
    sbit  SLAST4_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B4;
    sbit  SLAST5_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B5;
    sbit  SLAST6_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B6;
    sbit  SLAST7_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B7;
    sbit  SLAST8_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B8;
    sbit  SLAST9_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B9;
    sbit  SLAST10_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B10;
    sbit  SLAST11_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B11;
    sbit  SLAST12_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B12;
    sbit  SLAST13_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B13;
    sbit  SLAST14_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B14;
    sbit  SLAST15_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B15;
    sbit  SLAST16_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B16;
    sbit  SLAST17_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B17;
    sbit  SLAST18_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B18;
    sbit  SLAST19_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B19;
    sbit  SLAST20_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B20;
    sbit  SLAST21_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B21;
    sbit  SLAST22_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B22;
    sbit  SLAST23_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B23;
    sbit  SLAST24_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B24;
    sbit  SLAST25_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B25;
    sbit  SLAST26_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B26;
    sbit  SLAST27_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B27;
    sbit  SLAST28_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B28;
    sbit  SLAST29_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B29;
    sbit  SLAST30_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B30;
    sbit  SLAST31_DMA_TCD29_SLAST_bit at DMA_TCD29_SLAST.B31;

sfr unsigned long   volatile DMA_TCD30_SLAST      absolute 0x400093CC;
    sbit  SLAST0_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B0;
    sbit  SLAST1_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B1;
    sbit  SLAST2_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B2;
    sbit  SLAST3_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B3;
    sbit  SLAST4_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B4;
    sbit  SLAST5_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B5;
    sbit  SLAST6_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B6;
    sbit  SLAST7_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B7;
    sbit  SLAST8_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B8;
    sbit  SLAST9_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B9;
    sbit  SLAST10_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B10;
    sbit  SLAST11_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B11;
    sbit  SLAST12_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B12;
    sbit  SLAST13_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B13;
    sbit  SLAST14_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B14;
    sbit  SLAST15_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B15;
    sbit  SLAST16_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B16;
    sbit  SLAST17_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B17;
    sbit  SLAST18_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B18;
    sbit  SLAST19_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B19;
    sbit  SLAST20_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B20;
    sbit  SLAST21_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B21;
    sbit  SLAST22_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B22;
    sbit  SLAST23_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B23;
    sbit  SLAST24_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B24;
    sbit  SLAST25_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B25;
    sbit  SLAST26_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B26;
    sbit  SLAST27_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B27;
    sbit  SLAST28_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B28;
    sbit  SLAST29_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B29;
    sbit  SLAST30_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B30;
    sbit  SLAST31_DMA_TCD30_SLAST_bit at DMA_TCD30_SLAST.B31;

sfr unsigned long   volatile DMA_TCD31_SLAST      absolute 0x400093EC;
    sbit  SLAST0_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B0;
    sbit  SLAST1_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B1;
    sbit  SLAST2_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B2;
    sbit  SLAST3_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B3;
    sbit  SLAST4_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B4;
    sbit  SLAST5_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B5;
    sbit  SLAST6_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B6;
    sbit  SLAST7_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B7;
    sbit  SLAST8_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B8;
    sbit  SLAST9_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B9;
    sbit  SLAST10_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B10;
    sbit  SLAST11_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B11;
    sbit  SLAST12_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B12;
    sbit  SLAST13_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B13;
    sbit  SLAST14_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B14;
    sbit  SLAST15_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B15;
    sbit  SLAST16_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B16;
    sbit  SLAST17_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B17;
    sbit  SLAST18_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B18;
    sbit  SLAST19_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B19;
    sbit  SLAST20_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B20;
    sbit  SLAST21_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B21;
    sbit  SLAST22_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B22;
    sbit  SLAST23_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B23;
    sbit  SLAST24_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B24;
    sbit  SLAST25_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B25;
    sbit  SLAST26_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B26;
    sbit  SLAST27_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B27;
    sbit  SLAST28_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B28;
    sbit  SLAST29_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B29;
    sbit  SLAST30_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B30;
    sbit  SLAST31_DMA_TCD31_SLAST_bit at DMA_TCD31_SLAST.B31;

sfr unsigned long   volatile DMA_TCD0_DADDR       absolute 0x40009010;
    const register unsigned short int DADDR0 = 0;
    sbit  DADDR0_bit at DMA_TCD0_DADDR.B0;
    const register unsigned short int DADDR1 = 1;
    sbit  DADDR1_bit at DMA_TCD0_DADDR.B1;
    const register unsigned short int DADDR2 = 2;
    sbit  DADDR2_bit at DMA_TCD0_DADDR.B2;
    const register unsigned short int DADDR3 = 3;
    sbit  DADDR3_bit at DMA_TCD0_DADDR.B3;
    const register unsigned short int DADDR4 = 4;
    sbit  DADDR4_bit at DMA_TCD0_DADDR.B4;
    const register unsigned short int DADDR5 = 5;
    sbit  DADDR5_bit at DMA_TCD0_DADDR.B5;
    const register unsigned short int DADDR6 = 6;
    sbit  DADDR6_bit at DMA_TCD0_DADDR.B6;
    const register unsigned short int DADDR7 = 7;
    sbit  DADDR7_bit at DMA_TCD0_DADDR.B7;
    const register unsigned short int DADDR8 = 8;
    sbit  DADDR8_bit at DMA_TCD0_DADDR.B8;
    const register unsigned short int DADDR9 = 9;
    sbit  DADDR9_bit at DMA_TCD0_DADDR.B9;
    const register unsigned short int DADDR10 = 10;
    sbit  DADDR10_bit at DMA_TCD0_DADDR.B10;
    const register unsigned short int DADDR11 = 11;
    sbit  DADDR11_bit at DMA_TCD0_DADDR.B11;
    const register unsigned short int DADDR12 = 12;
    sbit  DADDR12_bit at DMA_TCD0_DADDR.B12;
    const register unsigned short int DADDR13 = 13;
    sbit  DADDR13_bit at DMA_TCD0_DADDR.B13;
    const register unsigned short int DADDR14 = 14;
    sbit  DADDR14_bit at DMA_TCD0_DADDR.B14;
    const register unsigned short int DADDR15 = 15;
    sbit  DADDR15_bit at DMA_TCD0_DADDR.B15;
    const register unsigned short int DADDR16 = 16;
    sbit  DADDR16_bit at DMA_TCD0_DADDR.B16;
    const register unsigned short int DADDR17 = 17;
    sbit  DADDR17_bit at DMA_TCD0_DADDR.B17;
    const register unsigned short int DADDR18 = 18;
    sbit  DADDR18_bit at DMA_TCD0_DADDR.B18;
    const register unsigned short int DADDR19 = 19;
    sbit  DADDR19_bit at DMA_TCD0_DADDR.B19;
    const register unsigned short int DADDR20 = 20;
    sbit  DADDR20_bit at DMA_TCD0_DADDR.B20;
    const register unsigned short int DADDR21 = 21;
    sbit  DADDR21_bit at DMA_TCD0_DADDR.B21;
    const register unsigned short int DADDR22 = 22;
    sbit  DADDR22_bit at DMA_TCD0_DADDR.B22;
    const register unsigned short int DADDR23 = 23;
    sbit  DADDR23_bit at DMA_TCD0_DADDR.B23;
    const register unsigned short int DADDR24 = 24;
    sbit  DADDR24_bit at DMA_TCD0_DADDR.B24;
    const register unsigned short int DADDR25 = 25;
    sbit  DADDR25_bit at DMA_TCD0_DADDR.B25;
    const register unsigned short int DADDR26 = 26;
    sbit  DADDR26_bit at DMA_TCD0_DADDR.B26;
    const register unsigned short int DADDR27 = 27;
    sbit  DADDR27_bit at DMA_TCD0_DADDR.B27;
    const register unsigned short int DADDR28 = 28;
    sbit  DADDR28_bit at DMA_TCD0_DADDR.B28;
    const register unsigned short int DADDR29 = 29;
    sbit  DADDR29_bit at DMA_TCD0_DADDR.B29;
    const register unsigned short int DADDR30 = 30;
    sbit  DADDR30_bit at DMA_TCD0_DADDR.B30;
    const register unsigned short int DADDR31 = 31;
    sbit  DADDR31_bit at DMA_TCD0_DADDR.B31;

sfr unsigned long   volatile DMA_TCD1_DADDR       absolute 0x40009030;
    sbit  DADDR0_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B0;
    sbit  DADDR1_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B1;
    sbit  DADDR2_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B2;
    sbit  DADDR3_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B3;
    sbit  DADDR4_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B4;
    sbit  DADDR5_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B5;
    sbit  DADDR6_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B6;
    sbit  DADDR7_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B7;
    sbit  DADDR8_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B8;
    sbit  DADDR9_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B9;
    sbit  DADDR10_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B10;
    sbit  DADDR11_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B11;
    sbit  DADDR12_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B12;
    sbit  DADDR13_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B13;
    sbit  DADDR14_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B14;
    sbit  DADDR15_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B15;
    sbit  DADDR16_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B16;
    sbit  DADDR17_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B17;
    sbit  DADDR18_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B18;
    sbit  DADDR19_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B19;
    sbit  DADDR20_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B20;
    sbit  DADDR21_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B21;
    sbit  DADDR22_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B22;
    sbit  DADDR23_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B23;
    sbit  DADDR24_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B24;
    sbit  DADDR25_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B25;
    sbit  DADDR26_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B26;
    sbit  DADDR27_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B27;
    sbit  DADDR28_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B28;
    sbit  DADDR29_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B29;
    sbit  DADDR30_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B30;
    sbit  DADDR31_DMA_TCD1_DADDR_bit at DMA_TCD1_DADDR.B31;

sfr unsigned long   volatile DMA_TCD2_DADDR       absolute 0x40009050;
    sbit  DADDR0_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B0;
    sbit  DADDR1_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B1;
    sbit  DADDR2_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B2;
    sbit  DADDR3_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B3;
    sbit  DADDR4_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B4;
    sbit  DADDR5_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B5;
    sbit  DADDR6_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B6;
    sbit  DADDR7_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B7;
    sbit  DADDR8_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B8;
    sbit  DADDR9_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B9;
    sbit  DADDR10_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B10;
    sbit  DADDR11_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B11;
    sbit  DADDR12_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B12;
    sbit  DADDR13_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B13;
    sbit  DADDR14_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B14;
    sbit  DADDR15_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B15;
    sbit  DADDR16_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B16;
    sbit  DADDR17_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B17;
    sbit  DADDR18_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B18;
    sbit  DADDR19_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B19;
    sbit  DADDR20_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B20;
    sbit  DADDR21_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B21;
    sbit  DADDR22_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B22;
    sbit  DADDR23_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B23;
    sbit  DADDR24_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B24;
    sbit  DADDR25_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B25;
    sbit  DADDR26_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B26;
    sbit  DADDR27_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B27;
    sbit  DADDR28_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B28;
    sbit  DADDR29_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B29;
    sbit  DADDR30_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B30;
    sbit  DADDR31_DMA_TCD2_DADDR_bit at DMA_TCD2_DADDR.B31;

sfr unsigned long   volatile DMA_TCD3_DADDR       absolute 0x40009070;
    sbit  DADDR0_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B0;
    sbit  DADDR1_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B1;
    sbit  DADDR2_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B2;
    sbit  DADDR3_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B3;
    sbit  DADDR4_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B4;
    sbit  DADDR5_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B5;
    sbit  DADDR6_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B6;
    sbit  DADDR7_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B7;
    sbit  DADDR8_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B8;
    sbit  DADDR9_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B9;
    sbit  DADDR10_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B10;
    sbit  DADDR11_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B11;
    sbit  DADDR12_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B12;
    sbit  DADDR13_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B13;
    sbit  DADDR14_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B14;
    sbit  DADDR15_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B15;
    sbit  DADDR16_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B16;
    sbit  DADDR17_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B17;
    sbit  DADDR18_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B18;
    sbit  DADDR19_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B19;
    sbit  DADDR20_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B20;
    sbit  DADDR21_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B21;
    sbit  DADDR22_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B22;
    sbit  DADDR23_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B23;
    sbit  DADDR24_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B24;
    sbit  DADDR25_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B25;
    sbit  DADDR26_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B26;
    sbit  DADDR27_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B27;
    sbit  DADDR28_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B28;
    sbit  DADDR29_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B29;
    sbit  DADDR30_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B30;
    sbit  DADDR31_DMA_TCD3_DADDR_bit at DMA_TCD3_DADDR.B31;

sfr unsigned long   volatile DMA_TCD4_DADDR       absolute 0x40009090;
    sbit  DADDR0_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B0;
    sbit  DADDR1_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B1;
    sbit  DADDR2_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B2;
    sbit  DADDR3_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B3;
    sbit  DADDR4_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B4;
    sbit  DADDR5_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B5;
    sbit  DADDR6_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B6;
    sbit  DADDR7_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B7;
    sbit  DADDR8_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B8;
    sbit  DADDR9_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B9;
    sbit  DADDR10_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B10;
    sbit  DADDR11_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B11;
    sbit  DADDR12_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B12;
    sbit  DADDR13_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B13;
    sbit  DADDR14_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B14;
    sbit  DADDR15_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B15;
    sbit  DADDR16_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B16;
    sbit  DADDR17_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B17;
    sbit  DADDR18_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B18;
    sbit  DADDR19_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B19;
    sbit  DADDR20_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B20;
    sbit  DADDR21_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B21;
    sbit  DADDR22_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B22;
    sbit  DADDR23_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B23;
    sbit  DADDR24_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B24;
    sbit  DADDR25_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B25;
    sbit  DADDR26_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B26;
    sbit  DADDR27_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B27;
    sbit  DADDR28_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B28;
    sbit  DADDR29_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B29;
    sbit  DADDR30_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B30;
    sbit  DADDR31_DMA_TCD4_DADDR_bit at DMA_TCD4_DADDR.B31;

sfr unsigned long   volatile DMA_TCD5_DADDR       absolute 0x400090B0;
    sbit  DADDR0_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B0;
    sbit  DADDR1_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B1;
    sbit  DADDR2_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B2;
    sbit  DADDR3_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B3;
    sbit  DADDR4_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B4;
    sbit  DADDR5_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B5;
    sbit  DADDR6_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B6;
    sbit  DADDR7_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B7;
    sbit  DADDR8_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B8;
    sbit  DADDR9_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B9;
    sbit  DADDR10_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B10;
    sbit  DADDR11_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B11;
    sbit  DADDR12_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B12;
    sbit  DADDR13_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B13;
    sbit  DADDR14_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B14;
    sbit  DADDR15_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B15;
    sbit  DADDR16_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B16;
    sbit  DADDR17_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B17;
    sbit  DADDR18_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B18;
    sbit  DADDR19_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B19;
    sbit  DADDR20_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B20;
    sbit  DADDR21_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B21;
    sbit  DADDR22_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B22;
    sbit  DADDR23_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B23;
    sbit  DADDR24_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B24;
    sbit  DADDR25_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B25;
    sbit  DADDR26_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B26;
    sbit  DADDR27_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B27;
    sbit  DADDR28_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B28;
    sbit  DADDR29_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B29;
    sbit  DADDR30_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B30;
    sbit  DADDR31_DMA_TCD5_DADDR_bit at DMA_TCD5_DADDR.B31;

sfr unsigned long   volatile DMA_TCD6_DADDR       absolute 0x400090D0;
    sbit  DADDR0_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B0;
    sbit  DADDR1_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B1;
    sbit  DADDR2_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B2;
    sbit  DADDR3_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B3;
    sbit  DADDR4_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B4;
    sbit  DADDR5_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B5;
    sbit  DADDR6_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B6;
    sbit  DADDR7_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B7;
    sbit  DADDR8_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B8;
    sbit  DADDR9_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B9;
    sbit  DADDR10_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B10;
    sbit  DADDR11_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B11;
    sbit  DADDR12_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B12;
    sbit  DADDR13_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B13;
    sbit  DADDR14_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B14;
    sbit  DADDR15_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B15;
    sbit  DADDR16_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B16;
    sbit  DADDR17_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B17;
    sbit  DADDR18_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B18;
    sbit  DADDR19_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B19;
    sbit  DADDR20_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B20;
    sbit  DADDR21_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B21;
    sbit  DADDR22_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B22;
    sbit  DADDR23_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B23;
    sbit  DADDR24_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B24;
    sbit  DADDR25_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B25;
    sbit  DADDR26_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B26;
    sbit  DADDR27_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B27;
    sbit  DADDR28_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B28;
    sbit  DADDR29_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B29;
    sbit  DADDR30_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B30;
    sbit  DADDR31_DMA_TCD6_DADDR_bit at DMA_TCD6_DADDR.B31;

sfr unsigned long   volatile DMA_TCD7_DADDR       absolute 0x400090F0;
    sbit  DADDR0_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B0;
    sbit  DADDR1_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B1;
    sbit  DADDR2_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B2;
    sbit  DADDR3_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B3;
    sbit  DADDR4_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B4;
    sbit  DADDR5_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B5;
    sbit  DADDR6_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B6;
    sbit  DADDR7_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B7;
    sbit  DADDR8_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B8;
    sbit  DADDR9_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B9;
    sbit  DADDR10_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B10;
    sbit  DADDR11_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B11;
    sbit  DADDR12_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B12;
    sbit  DADDR13_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B13;
    sbit  DADDR14_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B14;
    sbit  DADDR15_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B15;
    sbit  DADDR16_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B16;
    sbit  DADDR17_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B17;
    sbit  DADDR18_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B18;
    sbit  DADDR19_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B19;
    sbit  DADDR20_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B20;
    sbit  DADDR21_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B21;
    sbit  DADDR22_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B22;
    sbit  DADDR23_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B23;
    sbit  DADDR24_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B24;
    sbit  DADDR25_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B25;
    sbit  DADDR26_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B26;
    sbit  DADDR27_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B27;
    sbit  DADDR28_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B28;
    sbit  DADDR29_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B29;
    sbit  DADDR30_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B30;
    sbit  DADDR31_DMA_TCD7_DADDR_bit at DMA_TCD7_DADDR.B31;

sfr unsigned long   volatile DMA_TCD8_DADDR       absolute 0x40009110;
    sbit  DADDR0_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B0;
    sbit  DADDR1_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B1;
    sbit  DADDR2_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B2;
    sbit  DADDR3_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B3;
    sbit  DADDR4_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B4;
    sbit  DADDR5_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B5;
    sbit  DADDR6_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B6;
    sbit  DADDR7_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B7;
    sbit  DADDR8_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B8;
    sbit  DADDR9_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B9;
    sbit  DADDR10_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B10;
    sbit  DADDR11_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B11;
    sbit  DADDR12_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B12;
    sbit  DADDR13_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B13;
    sbit  DADDR14_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B14;
    sbit  DADDR15_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B15;
    sbit  DADDR16_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B16;
    sbit  DADDR17_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B17;
    sbit  DADDR18_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B18;
    sbit  DADDR19_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B19;
    sbit  DADDR20_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B20;
    sbit  DADDR21_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B21;
    sbit  DADDR22_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B22;
    sbit  DADDR23_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B23;
    sbit  DADDR24_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B24;
    sbit  DADDR25_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B25;
    sbit  DADDR26_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B26;
    sbit  DADDR27_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B27;
    sbit  DADDR28_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B28;
    sbit  DADDR29_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B29;
    sbit  DADDR30_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B30;
    sbit  DADDR31_DMA_TCD8_DADDR_bit at DMA_TCD8_DADDR.B31;

sfr unsigned long   volatile DMA_TCD9_DADDR       absolute 0x40009130;
    sbit  DADDR0_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B0;
    sbit  DADDR1_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B1;
    sbit  DADDR2_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B2;
    sbit  DADDR3_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B3;
    sbit  DADDR4_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B4;
    sbit  DADDR5_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B5;
    sbit  DADDR6_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B6;
    sbit  DADDR7_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B7;
    sbit  DADDR8_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B8;
    sbit  DADDR9_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B9;
    sbit  DADDR10_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B10;
    sbit  DADDR11_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B11;
    sbit  DADDR12_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B12;
    sbit  DADDR13_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B13;
    sbit  DADDR14_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B14;
    sbit  DADDR15_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B15;
    sbit  DADDR16_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B16;
    sbit  DADDR17_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B17;
    sbit  DADDR18_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B18;
    sbit  DADDR19_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B19;
    sbit  DADDR20_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B20;
    sbit  DADDR21_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B21;
    sbit  DADDR22_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B22;
    sbit  DADDR23_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B23;
    sbit  DADDR24_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B24;
    sbit  DADDR25_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B25;
    sbit  DADDR26_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B26;
    sbit  DADDR27_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B27;
    sbit  DADDR28_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B28;
    sbit  DADDR29_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B29;
    sbit  DADDR30_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B30;
    sbit  DADDR31_DMA_TCD9_DADDR_bit at DMA_TCD9_DADDR.B31;

sfr unsigned long   volatile DMA_TCD10_DADDR      absolute 0x40009150;
    sbit  DADDR0_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B0;
    sbit  DADDR1_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B1;
    sbit  DADDR2_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B2;
    sbit  DADDR3_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B3;
    sbit  DADDR4_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B4;
    sbit  DADDR5_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B5;
    sbit  DADDR6_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B6;
    sbit  DADDR7_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B7;
    sbit  DADDR8_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B8;
    sbit  DADDR9_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B9;
    sbit  DADDR10_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B10;
    sbit  DADDR11_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B11;
    sbit  DADDR12_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B12;
    sbit  DADDR13_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B13;
    sbit  DADDR14_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B14;
    sbit  DADDR15_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B15;
    sbit  DADDR16_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B16;
    sbit  DADDR17_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B17;
    sbit  DADDR18_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B18;
    sbit  DADDR19_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B19;
    sbit  DADDR20_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B20;
    sbit  DADDR21_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B21;
    sbit  DADDR22_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B22;
    sbit  DADDR23_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B23;
    sbit  DADDR24_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B24;
    sbit  DADDR25_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B25;
    sbit  DADDR26_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B26;
    sbit  DADDR27_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B27;
    sbit  DADDR28_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B28;
    sbit  DADDR29_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B29;
    sbit  DADDR30_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B30;
    sbit  DADDR31_DMA_TCD10_DADDR_bit at DMA_TCD10_DADDR.B31;

sfr unsigned long   volatile DMA_TCD11_DADDR      absolute 0x40009170;
    sbit  DADDR0_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B0;
    sbit  DADDR1_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B1;
    sbit  DADDR2_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B2;
    sbit  DADDR3_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B3;
    sbit  DADDR4_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B4;
    sbit  DADDR5_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B5;
    sbit  DADDR6_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B6;
    sbit  DADDR7_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B7;
    sbit  DADDR8_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B8;
    sbit  DADDR9_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B9;
    sbit  DADDR10_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B10;
    sbit  DADDR11_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B11;
    sbit  DADDR12_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B12;
    sbit  DADDR13_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B13;
    sbit  DADDR14_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B14;
    sbit  DADDR15_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B15;
    sbit  DADDR16_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B16;
    sbit  DADDR17_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B17;
    sbit  DADDR18_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B18;
    sbit  DADDR19_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B19;
    sbit  DADDR20_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B20;
    sbit  DADDR21_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B21;
    sbit  DADDR22_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B22;
    sbit  DADDR23_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B23;
    sbit  DADDR24_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B24;
    sbit  DADDR25_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B25;
    sbit  DADDR26_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B26;
    sbit  DADDR27_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B27;
    sbit  DADDR28_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B28;
    sbit  DADDR29_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B29;
    sbit  DADDR30_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B30;
    sbit  DADDR31_DMA_TCD11_DADDR_bit at DMA_TCD11_DADDR.B31;

sfr unsigned long   volatile DMA_TCD12_DADDR      absolute 0x40009190;
    sbit  DADDR0_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B0;
    sbit  DADDR1_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B1;
    sbit  DADDR2_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B2;
    sbit  DADDR3_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B3;
    sbit  DADDR4_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B4;
    sbit  DADDR5_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B5;
    sbit  DADDR6_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B6;
    sbit  DADDR7_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B7;
    sbit  DADDR8_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B8;
    sbit  DADDR9_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B9;
    sbit  DADDR10_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B10;
    sbit  DADDR11_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B11;
    sbit  DADDR12_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B12;
    sbit  DADDR13_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B13;
    sbit  DADDR14_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B14;
    sbit  DADDR15_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B15;
    sbit  DADDR16_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B16;
    sbit  DADDR17_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B17;
    sbit  DADDR18_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B18;
    sbit  DADDR19_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B19;
    sbit  DADDR20_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B20;
    sbit  DADDR21_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B21;
    sbit  DADDR22_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B22;
    sbit  DADDR23_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B23;
    sbit  DADDR24_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B24;
    sbit  DADDR25_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B25;
    sbit  DADDR26_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B26;
    sbit  DADDR27_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B27;
    sbit  DADDR28_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B28;
    sbit  DADDR29_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B29;
    sbit  DADDR30_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B30;
    sbit  DADDR31_DMA_TCD12_DADDR_bit at DMA_TCD12_DADDR.B31;

sfr unsigned long   volatile DMA_TCD13_DADDR      absolute 0x400091B0;
    sbit  DADDR0_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B0;
    sbit  DADDR1_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B1;
    sbit  DADDR2_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B2;
    sbit  DADDR3_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B3;
    sbit  DADDR4_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B4;
    sbit  DADDR5_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B5;
    sbit  DADDR6_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B6;
    sbit  DADDR7_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B7;
    sbit  DADDR8_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B8;
    sbit  DADDR9_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B9;
    sbit  DADDR10_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B10;
    sbit  DADDR11_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B11;
    sbit  DADDR12_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B12;
    sbit  DADDR13_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B13;
    sbit  DADDR14_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B14;
    sbit  DADDR15_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B15;
    sbit  DADDR16_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B16;
    sbit  DADDR17_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B17;
    sbit  DADDR18_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B18;
    sbit  DADDR19_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B19;
    sbit  DADDR20_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B20;
    sbit  DADDR21_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B21;
    sbit  DADDR22_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B22;
    sbit  DADDR23_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B23;
    sbit  DADDR24_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B24;
    sbit  DADDR25_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B25;
    sbit  DADDR26_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B26;
    sbit  DADDR27_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B27;
    sbit  DADDR28_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B28;
    sbit  DADDR29_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B29;
    sbit  DADDR30_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B30;
    sbit  DADDR31_DMA_TCD13_DADDR_bit at DMA_TCD13_DADDR.B31;

sfr unsigned long   volatile DMA_TCD14_DADDR      absolute 0x400091D0;
    sbit  DADDR0_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B0;
    sbit  DADDR1_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B1;
    sbit  DADDR2_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B2;
    sbit  DADDR3_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B3;
    sbit  DADDR4_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B4;
    sbit  DADDR5_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B5;
    sbit  DADDR6_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B6;
    sbit  DADDR7_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B7;
    sbit  DADDR8_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B8;
    sbit  DADDR9_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B9;
    sbit  DADDR10_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B10;
    sbit  DADDR11_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B11;
    sbit  DADDR12_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B12;
    sbit  DADDR13_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B13;
    sbit  DADDR14_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B14;
    sbit  DADDR15_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B15;
    sbit  DADDR16_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B16;
    sbit  DADDR17_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B17;
    sbit  DADDR18_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B18;
    sbit  DADDR19_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B19;
    sbit  DADDR20_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B20;
    sbit  DADDR21_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B21;
    sbit  DADDR22_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B22;
    sbit  DADDR23_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B23;
    sbit  DADDR24_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B24;
    sbit  DADDR25_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B25;
    sbit  DADDR26_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B26;
    sbit  DADDR27_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B27;
    sbit  DADDR28_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B28;
    sbit  DADDR29_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B29;
    sbit  DADDR30_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B30;
    sbit  DADDR31_DMA_TCD14_DADDR_bit at DMA_TCD14_DADDR.B31;

sfr unsigned long   volatile DMA_TCD15_DADDR      absolute 0x400091F0;
    sbit  DADDR0_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B0;
    sbit  DADDR1_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B1;
    sbit  DADDR2_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B2;
    sbit  DADDR3_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B3;
    sbit  DADDR4_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B4;
    sbit  DADDR5_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B5;
    sbit  DADDR6_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B6;
    sbit  DADDR7_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B7;
    sbit  DADDR8_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B8;
    sbit  DADDR9_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B9;
    sbit  DADDR10_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B10;
    sbit  DADDR11_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B11;
    sbit  DADDR12_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B12;
    sbit  DADDR13_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B13;
    sbit  DADDR14_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B14;
    sbit  DADDR15_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B15;
    sbit  DADDR16_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B16;
    sbit  DADDR17_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B17;
    sbit  DADDR18_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B18;
    sbit  DADDR19_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B19;
    sbit  DADDR20_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B20;
    sbit  DADDR21_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B21;
    sbit  DADDR22_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B22;
    sbit  DADDR23_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B23;
    sbit  DADDR24_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B24;
    sbit  DADDR25_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B25;
    sbit  DADDR26_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B26;
    sbit  DADDR27_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B27;
    sbit  DADDR28_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B28;
    sbit  DADDR29_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B29;
    sbit  DADDR30_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B30;
    sbit  DADDR31_DMA_TCD15_DADDR_bit at DMA_TCD15_DADDR.B31;

sfr unsigned long   volatile DMA_TCD16_DADDR      absolute 0x40009210;
    sbit  DADDR0_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B0;
    sbit  DADDR1_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B1;
    sbit  DADDR2_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B2;
    sbit  DADDR3_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B3;
    sbit  DADDR4_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B4;
    sbit  DADDR5_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B5;
    sbit  DADDR6_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B6;
    sbit  DADDR7_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B7;
    sbit  DADDR8_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B8;
    sbit  DADDR9_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B9;
    sbit  DADDR10_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B10;
    sbit  DADDR11_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B11;
    sbit  DADDR12_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B12;
    sbit  DADDR13_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B13;
    sbit  DADDR14_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B14;
    sbit  DADDR15_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B15;
    sbit  DADDR16_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B16;
    sbit  DADDR17_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B17;
    sbit  DADDR18_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B18;
    sbit  DADDR19_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B19;
    sbit  DADDR20_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B20;
    sbit  DADDR21_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B21;
    sbit  DADDR22_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B22;
    sbit  DADDR23_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B23;
    sbit  DADDR24_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B24;
    sbit  DADDR25_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B25;
    sbit  DADDR26_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B26;
    sbit  DADDR27_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B27;
    sbit  DADDR28_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B28;
    sbit  DADDR29_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B29;
    sbit  DADDR30_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B30;
    sbit  DADDR31_DMA_TCD16_DADDR_bit at DMA_TCD16_DADDR.B31;

sfr unsigned long   volatile DMA_TCD17_DADDR      absolute 0x40009230;
    sbit  DADDR0_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B0;
    sbit  DADDR1_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B1;
    sbit  DADDR2_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B2;
    sbit  DADDR3_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B3;
    sbit  DADDR4_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B4;
    sbit  DADDR5_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B5;
    sbit  DADDR6_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B6;
    sbit  DADDR7_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B7;
    sbit  DADDR8_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B8;
    sbit  DADDR9_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B9;
    sbit  DADDR10_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B10;
    sbit  DADDR11_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B11;
    sbit  DADDR12_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B12;
    sbit  DADDR13_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B13;
    sbit  DADDR14_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B14;
    sbit  DADDR15_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B15;
    sbit  DADDR16_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B16;
    sbit  DADDR17_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B17;
    sbit  DADDR18_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B18;
    sbit  DADDR19_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B19;
    sbit  DADDR20_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B20;
    sbit  DADDR21_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B21;
    sbit  DADDR22_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B22;
    sbit  DADDR23_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B23;
    sbit  DADDR24_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B24;
    sbit  DADDR25_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B25;
    sbit  DADDR26_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B26;
    sbit  DADDR27_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B27;
    sbit  DADDR28_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B28;
    sbit  DADDR29_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B29;
    sbit  DADDR30_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B30;
    sbit  DADDR31_DMA_TCD17_DADDR_bit at DMA_TCD17_DADDR.B31;

sfr unsigned long   volatile DMA_TCD18_DADDR      absolute 0x40009250;
    sbit  DADDR0_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B0;
    sbit  DADDR1_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B1;
    sbit  DADDR2_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B2;
    sbit  DADDR3_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B3;
    sbit  DADDR4_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B4;
    sbit  DADDR5_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B5;
    sbit  DADDR6_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B6;
    sbit  DADDR7_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B7;
    sbit  DADDR8_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B8;
    sbit  DADDR9_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B9;
    sbit  DADDR10_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B10;
    sbit  DADDR11_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B11;
    sbit  DADDR12_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B12;
    sbit  DADDR13_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B13;
    sbit  DADDR14_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B14;
    sbit  DADDR15_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B15;
    sbit  DADDR16_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B16;
    sbit  DADDR17_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B17;
    sbit  DADDR18_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B18;
    sbit  DADDR19_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B19;
    sbit  DADDR20_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B20;
    sbit  DADDR21_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B21;
    sbit  DADDR22_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B22;
    sbit  DADDR23_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B23;
    sbit  DADDR24_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B24;
    sbit  DADDR25_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B25;
    sbit  DADDR26_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B26;
    sbit  DADDR27_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B27;
    sbit  DADDR28_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B28;
    sbit  DADDR29_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B29;
    sbit  DADDR30_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B30;
    sbit  DADDR31_DMA_TCD18_DADDR_bit at DMA_TCD18_DADDR.B31;

sfr unsigned long   volatile DMA_TCD19_DADDR      absolute 0x40009270;
    sbit  DADDR0_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B0;
    sbit  DADDR1_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B1;
    sbit  DADDR2_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B2;
    sbit  DADDR3_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B3;
    sbit  DADDR4_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B4;
    sbit  DADDR5_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B5;
    sbit  DADDR6_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B6;
    sbit  DADDR7_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B7;
    sbit  DADDR8_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B8;
    sbit  DADDR9_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B9;
    sbit  DADDR10_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B10;
    sbit  DADDR11_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B11;
    sbit  DADDR12_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B12;
    sbit  DADDR13_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B13;
    sbit  DADDR14_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B14;
    sbit  DADDR15_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B15;
    sbit  DADDR16_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B16;
    sbit  DADDR17_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B17;
    sbit  DADDR18_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B18;
    sbit  DADDR19_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B19;
    sbit  DADDR20_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B20;
    sbit  DADDR21_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B21;
    sbit  DADDR22_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B22;
    sbit  DADDR23_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B23;
    sbit  DADDR24_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B24;
    sbit  DADDR25_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B25;
    sbit  DADDR26_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B26;
    sbit  DADDR27_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B27;
    sbit  DADDR28_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B28;
    sbit  DADDR29_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B29;
    sbit  DADDR30_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B30;
    sbit  DADDR31_DMA_TCD19_DADDR_bit at DMA_TCD19_DADDR.B31;

sfr unsigned long   volatile DMA_TCD20_DADDR      absolute 0x40009290;
    sbit  DADDR0_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B0;
    sbit  DADDR1_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B1;
    sbit  DADDR2_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B2;
    sbit  DADDR3_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B3;
    sbit  DADDR4_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B4;
    sbit  DADDR5_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B5;
    sbit  DADDR6_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B6;
    sbit  DADDR7_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B7;
    sbit  DADDR8_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B8;
    sbit  DADDR9_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B9;
    sbit  DADDR10_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B10;
    sbit  DADDR11_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B11;
    sbit  DADDR12_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B12;
    sbit  DADDR13_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B13;
    sbit  DADDR14_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B14;
    sbit  DADDR15_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B15;
    sbit  DADDR16_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B16;
    sbit  DADDR17_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B17;
    sbit  DADDR18_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B18;
    sbit  DADDR19_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B19;
    sbit  DADDR20_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B20;
    sbit  DADDR21_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B21;
    sbit  DADDR22_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B22;
    sbit  DADDR23_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B23;
    sbit  DADDR24_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B24;
    sbit  DADDR25_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B25;
    sbit  DADDR26_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B26;
    sbit  DADDR27_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B27;
    sbit  DADDR28_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B28;
    sbit  DADDR29_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B29;
    sbit  DADDR30_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B30;
    sbit  DADDR31_DMA_TCD20_DADDR_bit at DMA_TCD20_DADDR.B31;

sfr unsigned long   volatile DMA_TCD21_DADDR      absolute 0x400092B0;
    sbit  DADDR0_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B0;
    sbit  DADDR1_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B1;
    sbit  DADDR2_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B2;
    sbit  DADDR3_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B3;
    sbit  DADDR4_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B4;
    sbit  DADDR5_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B5;
    sbit  DADDR6_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B6;
    sbit  DADDR7_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B7;
    sbit  DADDR8_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B8;
    sbit  DADDR9_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B9;
    sbit  DADDR10_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B10;
    sbit  DADDR11_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B11;
    sbit  DADDR12_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B12;
    sbit  DADDR13_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B13;
    sbit  DADDR14_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B14;
    sbit  DADDR15_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B15;
    sbit  DADDR16_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B16;
    sbit  DADDR17_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B17;
    sbit  DADDR18_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B18;
    sbit  DADDR19_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B19;
    sbit  DADDR20_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B20;
    sbit  DADDR21_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B21;
    sbit  DADDR22_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B22;
    sbit  DADDR23_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B23;
    sbit  DADDR24_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B24;
    sbit  DADDR25_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B25;
    sbit  DADDR26_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B26;
    sbit  DADDR27_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B27;
    sbit  DADDR28_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B28;
    sbit  DADDR29_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B29;
    sbit  DADDR30_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B30;
    sbit  DADDR31_DMA_TCD21_DADDR_bit at DMA_TCD21_DADDR.B31;

sfr unsigned long   volatile DMA_TCD22_DADDR      absolute 0x400092D0;
    sbit  DADDR0_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B0;
    sbit  DADDR1_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B1;
    sbit  DADDR2_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B2;
    sbit  DADDR3_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B3;
    sbit  DADDR4_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B4;
    sbit  DADDR5_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B5;
    sbit  DADDR6_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B6;
    sbit  DADDR7_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B7;
    sbit  DADDR8_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B8;
    sbit  DADDR9_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B9;
    sbit  DADDR10_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B10;
    sbit  DADDR11_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B11;
    sbit  DADDR12_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B12;
    sbit  DADDR13_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B13;
    sbit  DADDR14_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B14;
    sbit  DADDR15_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B15;
    sbit  DADDR16_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B16;
    sbit  DADDR17_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B17;
    sbit  DADDR18_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B18;
    sbit  DADDR19_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B19;
    sbit  DADDR20_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B20;
    sbit  DADDR21_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B21;
    sbit  DADDR22_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B22;
    sbit  DADDR23_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B23;
    sbit  DADDR24_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B24;
    sbit  DADDR25_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B25;
    sbit  DADDR26_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B26;
    sbit  DADDR27_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B27;
    sbit  DADDR28_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B28;
    sbit  DADDR29_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B29;
    sbit  DADDR30_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B30;
    sbit  DADDR31_DMA_TCD22_DADDR_bit at DMA_TCD22_DADDR.B31;

sfr unsigned long   volatile DMA_TCD23_DADDR      absolute 0x400092F0;
    sbit  DADDR0_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B0;
    sbit  DADDR1_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B1;
    sbit  DADDR2_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B2;
    sbit  DADDR3_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B3;
    sbit  DADDR4_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B4;
    sbit  DADDR5_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B5;
    sbit  DADDR6_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B6;
    sbit  DADDR7_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B7;
    sbit  DADDR8_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B8;
    sbit  DADDR9_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B9;
    sbit  DADDR10_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B10;
    sbit  DADDR11_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B11;
    sbit  DADDR12_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B12;
    sbit  DADDR13_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B13;
    sbit  DADDR14_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B14;
    sbit  DADDR15_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B15;
    sbit  DADDR16_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B16;
    sbit  DADDR17_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B17;
    sbit  DADDR18_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B18;
    sbit  DADDR19_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B19;
    sbit  DADDR20_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B20;
    sbit  DADDR21_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B21;
    sbit  DADDR22_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B22;
    sbit  DADDR23_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B23;
    sbit  DADDR24_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B24;
    sbit  DADDR25_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B25;
    sbit  DADDR26_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B26;
    sbit  DADDR27_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B27;
    sbit  DADDR28_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B28;
    sbit  DADDR29_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B29;
    sbit  DADDR30_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B30;
    sbit  DADDR31_DMA_TCD23_DADDR_bit at DMA_TCD23_DADDR.B31;

sfr unsigned long   volatile DMA_TCD24_DADDR      absolute 0x40009310;
    sbit  DADDR0_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B0;
    sbit  DADDR1_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B1;
    sbit  DADDR2_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B2;
    sbit  DADDR3_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B3;
    sbit  DADDR4_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B4;
    sbit  DADDR5_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B5;
    sbit  DADDR6_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B6;
    sbit  DADDR7_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B7;
    sbit  DADDR8_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B8;
    sbit  DADDR9_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B9;
    sbit  DADDR10_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B10;
    sbit  DADDR11_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B11;
    sbit  DADDR12_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B12;
    sbit  DADDR13_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B13;
    sbit  DADDR14_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B14;
    sbit  DADDR15_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B15;
    sbit  DADDR16_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B16;
    sbit  DADDR17_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B17;
    sbit  DADDR18_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B18;
    sbit  DADDR19_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B19;
    sbit  DADDR20_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B20;
    sbit  DADDR21_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B21;
    sbit  DADDR22_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B22;
    sbit  DADDR23_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B23;
    sbit  DADDR24_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B24;
    sbit  DADDR25_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B25;
    sbit  DADDR26_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B26;
    sbit  DADDR27_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B27;
    sbit  DADDR28_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B28;
    sbit  DADDR29_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B29;
    sbit  DADDR30_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B30;
    sbit  DADDR31_DMA_TCD24_DADDR_bit at DMA_TCD24_DADDR.B31;

sfr unsigned long   volatile DMA_TCD25_DADDR      absolute 0x40009330;
    sbit  DADDR0_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B0;
    sbit  DADDR1_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B1;
    sbit  DADDR2_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B2;
    sbit  DADDR3_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B3;
    sbit  DADDR4_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B4;
    sbit  DADDR5_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B5;
    sbit  DADDR6_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B6;
    sbit  DADDR7_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B7;
    sbit  DADDR8_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B8;
    sbit  DADDR9_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B9;
    sbit  DADDR10_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B10;
    sbit  DADDR11_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B11;
    sbit  DADDR12_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B12;
    sbit  DADDR13_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B13;
    sbit  DADDR14_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B14;
    sbit  DADDR15_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B15;
    sbit  DADDR16_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B16;
    sbit  DADDR17_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B17;
    sbit  DADDR18_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B18;
    sbit  DADDR19_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B19;
    sbit  DADDR20_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B20;
    sbit  DADDR21_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B21;
    sbit  DADDR22_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B22;
    sbit  DADDR23_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B23;
    sbit  DADDR24_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B24;
    sbit  DADDR25_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B25;
    sbit  DADDR26_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B26;
    sbit  DADDR27_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B27;
    sbit  DADDR28_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B28;
    sbit  DADDR29_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B29;
    sbit  DADDR30_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B30;
    sbit  DADDR31_DMA_TCD25_DADDR_bit at DMA_TCD25_DADDR.B31;

sfr unsigned long   volatile DMA_TCD26_DADDR      absolute 0x40009350;
    sbit  DADDR0_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B0;
    sbit  DADDR1_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B1;
    sbit  DADDR2_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B2;
    sbit  DADDR3_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B3;
    sbit  DADDR4_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B4;
    sbit  DADDR5_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B5;
    sbit  DADDR6_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B6;
    sbit  DADDR7_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B7;
    sbit  DADDR8_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B8;
    sbit  DADDR9_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B9;
    sbit  DADDR10_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B10;
    sbit  DADDR11_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B11;
    sbit  DADDR12_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B12;
    sbit  DADDR13_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B13;
    sbit  DADDR14_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B14;
    sbit  DADDR15_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B15;
    sbit  DADDR16_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B16;
    sbit  DADDR17_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B17;
    sbit  DADDR18_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B18;
    sbit  DADDR19_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B19;
    sbit  DADDR20_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B20;
    sbit  DADDR21_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B21;
    sbit  DADDR22_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B22;
    sbit  DADDR23_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B23;
    sbit  DADDR24_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B24;
    sbit  DADDR25_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B25;
    sbit  DADDR26_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B26;
    sbit  DADDR27_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B27;
    sbit  DADDR28_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B28;
    sbit  DADDR29_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B29;
    sbit  DADDR30_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B30;
    sbit  DADDR31_DMA_TCD26_DADDR_bit at DMA_TCD26_DADDR.B31;

sfr unsigned long   volatile DMA_TCD27_DADDR      absolute 0x40009370;
    sbit  DADDR0_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B0;
    sbit  DADDR1_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B1;
    sbit  DADDR2_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B2;
    sbit  DADDR3_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B3;
    sbit  DADDR4_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B4;
    sbit  DADDR5_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B5;
    sbit  DADDR6_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B6;
    sbit  DADDR7_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B7;
    sbit  DADDR8_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B8;
    sbit  DADDR9_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B9;
    sbit  DADDR10_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B10;
    sbit  DADDR11_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B11;
    sbit  DADDR12_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B12;
    sbit  DADDR13_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B13;
    sbit  DADDR14_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B14;
    sbit  DADDR15_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B15;
    sbit  DADDR16_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B16;
    sbit  DADDR17_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B17;
    sbit  DADDR18_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B18;
    sbit  DADDR19_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B19;
    sbit  DADDR20_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B20;
    sbit  DADDR21_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B21;
    sbit  DADDR22_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B22;
    sbit  DADDR23_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B23;
    sbit  DADDR24_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B24;
    sbit  DADDR25_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B25;
    sbit  DADDR26_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B26;
    sbit  DADDR27_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B27;
    sbit  DADDR28_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B28;
    sbit  DADDR29_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B29;
    sbit  DADDR30_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B30;
    sbit  DADDR31_DMA_TCD27_DADDR_bit at DMA_TCD27_DADDR.B31;

sfr unsigned long   volatile DMA_TCD28_DADDR      absolute 0x40009390;
    sbit  DADDR0_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B0;
    sbit  DADDR1_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B1;
    sbit  DADDR2_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B2;
    sbit  DADDR3_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B3;
    sbit  DADDR4_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B4;
    sbit  DADDR5_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B5;
    sbit  DADDR6_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B6;
    sbit  DADDR7_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B7;
    sbit  DADDR8_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B8;
    sbit  DADDR9_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B9;
    sbit  DADDR10_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B10;
    sbit  DADDR11_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B11;
    sbit  DADDR12_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B12;
    sbit  DADDR13_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B13;
    sbit  DADDR14_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B14;
    sbit  DADDR15_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B15;
    sbit  DADDR16_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B16;
    sbit  DADDR17_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B17;
    sbit  DADDR18_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B18;
    sbit  DADDR19_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B19;
    sbit  DADDR20_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B20;
    sbit  DADDR21_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B21;
    sbit  DADDR22_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B22;
    sbit  DADDR23_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B23;
    sbit  DADDR24_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B24;
    sbit  DADDR25_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B25;
    sbit  DADDR26_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B26;
    sbit  DADDR27_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B27;
    sbit  DADDR28_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B28;
    sbit  DADDR29_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B29;
    sbit  DADDR30_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B30;
    sbit  DADDR31_DMA_TCD28_DADDR_bit at DMA_TCD28_DADDR.B31;

sfr unsigned long   volatile DMA_TCD29_DADDR      absolute 0x400093B0;
    sbit  DADDR0_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B0;
    sbit  DADDR1_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B1;
    sbit  DADDR2_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B2;
    sbit  DADDR3_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B3;
    sbit  DADDR4_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B4;
    sbit  DADDR5_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B5;
    sbit  DADDR6_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B6;
    sbit  DADDR7_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B7;
    sbit  DADDR8_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B8;
    sbit  DADDR9_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B9;
    sbit  DADDR10_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B10;
    sbit  DADDR11_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B11;
    sbit  DADDR12_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B12;
    sbit  DADDR13_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B13;
    sbit  DADDR14_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B14;
    sbit  DADDR15_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B15;
    sbit  DADDR16_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B16;
    sbit  DADDR17_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B17;
    sbit  DADDR18_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B18;
    sbit  DADDR19_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B19;
    sbit  DADDR20_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B20;
    sbit  DADDR21_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B21;
    sbit  DADDR22_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B22;
    sbit  DADDR23_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B23;
    sbit  DADDR24_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B24;
    sbit  DADDR25_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B25;
    sbit  DADDR26_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B26;
    sbit  DADDR27_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B27;
    sbit  DADDR28_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B28;
    sbit  DADDR29_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B29;
    sbit  DADDR30_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B30;
    sbit  DADDR31_DMA_TCD29_DADDR_bit at DMA_TCD29_DADDR.B31;

sfr unsigned long   volatile DMA_TCD30_DADDR      absolute 0x400093D0;
    sbit  DADDR0_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B0;
    sbit  DADDR1_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B1;
    sbit  DADDR2_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B2;
    sbit  DADDR3_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B3;
    sbit  DADDR4_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B4;
    sbit  DADDR5_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B5;
    sbit  DADDR6_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B6;
    sbit  DADDR7_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B7;
    sbit  DADDR8_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B8;
    sbit  DADDR9_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B9;
    sbit  DADDR10_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B10;
    sbit  DADDR11_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B11;
    sbit  DADDR12_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B12;
    sbit  DADDR13_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B13;
    sbit  DADDR14_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B14;
    sbit  DADDR15_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B15;
    sbit  DADDR16_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B16;
    sbit  DADDR17_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B17;
    sbit  DADDR18_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B18;
    sbit  DADDR19_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B19;
    sbit  DADDR20_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B20;
    sbit  DADDR21_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B21;
    sbit  DADDR22_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B22;
    sbit  DADDR23_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B23;
    sbit  DADDR24_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B24;
    sbit  DADDR25_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B25;
    sbit  DADDR26_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B26;
    sbit  DADDR27_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B27;
    sbit  DADDR28_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B28;
    sbit  DADDR29_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B29;
    sbit  DADDR30_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B30;
    sbit  DADDR31_DMA_TCD30_DADDR_bit at DMA_TCD30_DADDR.B31;

sfr unsigned long   volatile DMA_TCD31_DADDR      absolute 0x400093F0;
    sbit  DADDR0_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B0;
    sbit  DADDR1_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B1;
    sbit  DADDR2_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B2;
    sbit  DADDR3_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B3;
    sbit  DADDR4_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B4;
    sbit  DADDR5_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B5;
    sbit  DADDR6_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B6;
    sbit  DADDR7_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B7;
    sbit  DADDR8_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B8;
    sbit  DADDR9_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B9;
    sbit  DADDR10_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B10;
    sbit  DADDR11_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B11;
    sbit  DADDR12_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B12;
    sbit  DADDR13_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B13;
    sbit  DADDR14_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B14;
    sbit  DADDR15_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B15;
    sbit  DADDR16_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B16;
    sbit  DADDR17_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B17;
    sbit  DADDR18_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B18;
    sbit  DADDR19_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B19;
    sbit  DADDR20_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B20;
    sbit  DADDR21_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B21;
    sbit  DADDR22_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B22;
    sbit  DADDR23_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B23;
    sbit  DADDR24_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B24;
    sbit  DADDR25_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B25;
    sbit  DADDR26_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B26;
    sbit  DADDR27_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B27;
    sbit  DADDR28_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B28;
    sbit  DADDR29_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B29;
    sbit  DADDR30_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B30;
    sbit  DADDR31_DMA_TCD31_DADDR_bit at DMA_TCD31_DADDR.B31;

sfr unsigned int   volatile DMA_TCD0_DOFF        absolute 0x40009014;
    const register unsigned short int DOFF0 = 0;
    sbit  DOFF0_bit at DMA_TCD0_DOFF.B0;
    const register unsigned short int DOFF1 = 1;
    sbit  DOFF1_bit at DMA_TCD0_DOFF.B1;
    const register unsigned short int DOFF2 = 2;
    sbit  DOFF2_bit at DMA_TCD0_DOFF.B2;
    const register unsigned short int DOFF3 = 3;
    sbit  DOFF3_bit at DMA_TCD0_DOFF.B3;
    const register unsigned short int DOFF4 = 4;
    sbit  DOFF4_bit at DMA_TCD0_DOFF.B4;
    const register unsigned short int DOFF5 = 5;
    sbit  DOFF5_bit at DMA_TCD0_DOFF.B5;
    const register unsigned short int DOFF6 = 6;
    sbit  DOFF6_bit at DMA_TCD0_DOFF.B6;
    const register unsigned short int DOFF7 = 7;
    sbit  DOFF7_bit at DMA_TCD0_DOFF.B7;
    const register unsigned short int DOFF8 = 8;
    sbit  DOFF8_bit at DMA_TCD0_DOFF.B8;
    const register unsigned short int DOFF9 = 9;
    sbit  DOFF9_bit at DMA_TCD0_DOFF.B9;
    const register unsigned short int DOFF10 = 10;
    sbit  DOFF10_bit at DMA_TCD0_DOFF.B10;
    const register unsigned short int DOFF11 = 11;
    sbit  DOFF11_bit at DMA_TCD0_DOFF.B11;
    const register unsigned short int DOFF12 = 12;
    sbit  DOFF12_bit at DMA_TCD0_DOFF.B12;
    const register unsigned short int DOFF13 = 13;
    sbit  DOFF13_bit at DMA_TCD0_DOFF.B13;
    const register unsigned short int DOFF14 = 14;
    sbit  DOFF14_bit at DMA_TCD0_DOFF.B14;
    const register unsigned short int DOFF15 = 15;
    sbit  DOFF15_bit at DMA_TCD0_DOFF.B15;

sfr unsigned int   volatile DMA_TCD1_DOFF        absolute 0x40009034;
    sbit  DOFF0_DMA_TCD1_DOFF_bit at DMA_TCD1_DOFF.B0;
    sbit  DOFF1_DMA_TCD1_DOFF_bit at DMA_TCD1_DOFF.B1;
    sbit  DOFF2_DMA_TCD1_DOFF_bit at DMA_TCD1_DOFF.B2;
    sbit  DOFF3_DMA_TCD1_DOFF_bit at DMA_TCD1_DOFF.B3;
    sbit  DOFF4_DMA_TCD1_DOFF_bit at DMA_TCD1_DOFF.B4;
    sbit  DOFF5_DMA_TCD1_DOFF_bit at DMA_TCD1_DOFF.B5;
    sbit  DOFF6_DMA_TCD1_DOFF_bit at DMA_TCD1_DOFF.B6;
    sbit  DOFF7_DMA_TCD1_DOFF_bit at DMA_TCD1_DOFF.B7;
    sbit  DOFF8_DMA_TCD1_DOFF_bit at DMA_TCD1_DOFF.B8;
    sbit  DOFF9_DMA_TCD1_DOFF_bit at DMA_TCD1_DOFF.B9;
    sbit  DOFF10_DMA_TCD1_DOFF_bit at DMA_TCD1_DOFF.B10;
    sbit  DOFF11_DMA_TCD1_DOFF_bit at DMA_TCD1_DOFF.B11;
    sbit  DOFF12_DMA_TCD1_DOFF_bit at DMA_TCD1_DOFF.B12;
    sbit  DOFF13_DMA_TCD1_DOFF_bit at DMA_TCD1_DOFF.B13;
    sbit  DOFF14_DMA_TCD1_DOFF_bit at DMA_TCD1_DOFF.B14;
    sbit  DOFF15_DMA_TCD1_DOFF_bit at DMA_TCD1_DOFF.B15;

sfr unsigned int   volatile DMA_TCD2_DOFF        absolute 0x40009054;
    sbit  DOFF0_DMA_TCD2_DOFF_bit at DMA_TCD2_DOFF.B0;
    sbit  DOFF1_DMA_TCD2_DOFF_bit at DMA_TCD2_DOFF.B1;
    sbit  DOFF2_DMA_TCD2_DOFF_bit at DMA_TCD2_DOFF.B2;
    sbit  DOFF3_DMA_TCD2_DOFF_bit at DMA_TCD2_DOFF.B3;
    sbit  DOFF4_DMA_TCD2_DOFF_bit at DMA_TCD2_DOFF.B4;
    sbit  DOFF5_DMA_TCD2_DOFF_bit at DMA_TCD2_DOFF.B5;
    sbit  DOFF6_DMA_TCD2_DOFF_bit at DMA_TCD2_DOFF.B6;
    sbit  DOFF7_DMA_TCD2_DOFF_bit at DMA_TCD2_DOFF.B7;
    sbit  DOFF8_DMA_TCD2_DOFF_bit at DMA_TCD2_DOFF.B8;
    sbit  DOFF9_DMA_TCD2_DOFF_bit at DMA_TCD2_DOFF.B9;
    sbit  DOFF10_DMA_TCD2_DOFF_bit at DMA_TCD2_DOFF.B10;
    sbit  DOFF11_DMA_TCD2_DOFF_bit at DMA_TCD2_DOFF.B11;
    sbit  DOFF12_DMA_TCD2_DOFF_bit at DMA_TCD2_DOFF.B12;
    sbit  DOFF13_DMA_TCD2_DOFF_bit at DMA_TCD2_DOFF.B13;
    sbit  DOFF14_DMA_TCD2_DOFF_bit at DMA_TCD2_DOFF.B14;
    sbit  DOFF15_DMA_TCD2_DOFF_bit at DMA_TCD2_DOFF.B15;

sfr unsigned int   volatile DMA_TCD3_DOFF        absolute 0x40009074;
    sbit  DOFF0_DMA_TCD3_DOFF_bit at DMA_TCD3_DOFF.B0;
    sbit  DOFF1_DMA_TCD3_DOFF_bit at DMA_TCD3_DOFF.B1;
    sbit  DOFF2_DMA_TCD3_DOFF_bit at DMA_TCD3_DOFF.B2;
    sbit  DOFF3_DMA_TCD3_DOFF_bit at DMA_TCD3_DOFF.B3;
    sbit  DOFF4_DMA_TCD3_DOFF_bit at DMA_TCD3_DOFF.B4;
    sbit  DOFF5_DMA_TCD3_DOFF_bit at DMA_TCD3_DOFF.B5;
    sbit  DOFF6_DMA_TCD3_DOFF_bit at DMA_TCD3_DOFF.B6;
    sbit  DOFF7_DMA_TCD3_DOFF_bit at DMA_TCD3_DOFF.B7;
    sbit  DOFF8_DMA_TCD3_DOFF_bit at DMA_TCD3_DOFF.B8;
    sbit  DOFF9_DMA_TCD3_DOFF_bit at DMA_TCD3_DOFF.B9;
    sbit  DOFF10_DMA_TCD3_DOFF_bit at DMA_TCD3_DOFF.B10;
    sbit  DOFF11_DMA_TCD3_DOFF_bit at DMA_TCD3_DOFF.B11;
    sbit  DOFF12_DMA_TCD3_DOFF_bit at DMA_TCD3_DOFF.B12;
    sbit  DOFF13_DMA_TCD3_DOFF_bit at DMA_TCD3_DOFF.B13;
    sbit  DOFF14_DMA_TCD3_DOFF_bit at DMA_TCD3_DOFF.B14;
    sbit  DOFF15_DMA_TCD3_DOFF_bit at DMA_TCD3_DOFF.B15;

sfr unsigned int   volatile DMA_TCD4_DOFF        absolute 0x40009094;
    sbit  DOFF0_DMA_TCD4_DOFF_bit at DMA_TCD4_DOFF.B0;
    sbit  DOFF1_DMA_TCD4_DOFF_bit at DMA_TCD4_DOFF.B1;
    sbit  DOFF2_DMA_TCD4_DOFF_bit at DMA_TCD4_DOFF.B2;
    sbit  DOFF3_DMA_TCD4_DOFF_bit at DMA_TCD4_DOFF.B3;
    sbit  DOFF4_DMA_TCD4_DOFF_bit at DMA_TCD4_DOFF.B4;
    sbit  DOFF5_DMA_TCD4_DOFF_bit at DMA_TCD4_DOFF.B5;
    sbit  DOFF6_DMA_TCD4_DOFF_bit at DMA_TCD4_DOFF.B6;
    sbit  DOFF7_DMA_TCD4_DOFF_bit at DMA_TCD4_DOFF.B7;
    sbit  DOFF8_DMA_TCD4_DOFF_bit at DMA_TCD4_DOFF.B8;
    sbit  DOFF9_DMA_TCD4_DOFF_bit at DMA_TCD4_DOFF.B9;
    sbit  DOFF10_DMA_TCD4_DOFF_bit at DMA_TCD4_DOFF.B10;
    sbit  DOFF11_DMA_TCD4_DOFF_bit at DMA_TCD4_DOFF.B11;
    sbit  DOFF12_DMA_TCD4_DOFF_bit at DMA_TCD4_DOFF.B12;
    sbit  DOFF13_DMA_TCD4_DOFF_bit at DMA_TCD4_DOFF.B13;
    sbit  DOFF14_DMA_TCD4_DOFF_bit at DMA_TCD4_DOFF.B14;
    sbit  DOFF15_DMA_TCD4_DOFF_bit at DMA_TCD4_DOFF.B15;

sfr unsigned int   volatile DMA_TCD5_DOFF        absolute 0x400090B4;
    sbit  DOFF0_DMA_TCD5_DOFF_bit at DMA_TCD5_DOFF.B0;
    sbit  DOFF1_DMA_TCD5_DOFF_bit at DMA_TCD5_DOFF.B1;
    sbit  DOFF2_DMA_TCD5_DOFF_bit at DMA_TCD5_DOFF.B2;
    sbit  DOFF3_DMA_TCD5_DOFF_bit at DMA_TCD5_DOFF.B3;
    sbit  DOFF4_DMA_TCD5_DOFF_bit at DMA_TCD5_DOFF.B4;
    sbit  DOFF5_DMA_TCD5_DOFF_bit at DMA_TCD5_DOFF.B5;
    sbit  DOFF6_DMA_TCD5_DOFF_bit at DMA_TCD5_DOFF.B6;
    sbit  DOFF7_DMA_TCD5_DOFF_bit at DMA_TCD5_DOFF.B7;
    sbit  DOFF8_DMA_TCD5_DOFF_bit at DMA_TCD5_DOFF.B8;
    sbit  DOFF9_DMA_TCD5_DOFF_bit at DMA_TCD5_DOFF.B9;
    sbit  DOFF10_DMA_TCD5_DOFF_bit at DMA_TCD5_DOFF.B10;
    sbit  DOFF11_DMA_TCD5_DOFF_bit at DMA_TCD5_DOFF.B11;
    sbit  DOFF12_DMA_TCD5_DOFF_bit at DMA_TCD5_DOFF.B12;
    sbit  DOFF13_DMA_TCD5_DOFF_bit at DMA_TCD5_DOFF.B13;
    sbit  DOFF14_DMA_TCD5_DOFF_bit at DMA_TCD5_DOFF.B14;
    sbit  DOFF15_DMA_TCD5_DOFF_bit at DMA_TCD5_DOFF.B15;

sfr unsigned int   volatile DMA_TCD6_DOFF        absolute 0x400090D4;
    sbit  DOFF0_DMA_TCD6_DOFF_bit at DMA_TCD6_DOFF.B0;
    sbit  DOFF1_DMA_TCD6_DOFF_bit at DMA_TCD6_DOFF.B1;
    sbit  DOFF2_DMA_TCD6_DOFF_bit at DMA_TCD6_DOFF.B2;
    sbit  DOFF3_DMA_TCD6_DOFF_bit at DMA_TCD6_DOFF.B3;
    sbit  DOFF4_DMA_TCD6_DOFF_bit at DMA_TCD6_DOFF.B4;
    sbit  DOFF5_DMA_TCD6_DOFF_bit at DMA_TCD6_DOFF.B5;
    sbit  DOFF6_DMA_TCD6_DOFF_bit at DMA_TCD6_DOFF.B6;
    sbit  DOFF7_DMA_TCD6_DOFF_bit at DMA_TCD6_DOFF.B7;
    sbit  DOFF8_DMA_TCD6_DOFF_bit at DMA_TCD6_DOFF.B8;
    sbit  DOFF9_DMA_TCD6_DOFF_bit at DMA_TCD6_DOFF.B9;
    sbit  DOFF10_DMA_TCD6_DOFF_bit at DMA_TCD6_DOFF.B10;
    sbit  DOFF11_DMA_TCD6_DOFF_bit at DMA_TCD6_DOFF.B11;
    sbit  DOFF12_DMA_TCD6_DOFF_bit at DMA_TCD6_DOFF.B12;
    sbit  DOFF13_DMA_TCD6_DOFF_bit at DMA_TCD6_DOFF.B13;
    sbit  DOFF14_DMA_TCD6_DOFF_bit at DMA_TCD6_DOFF.B14;
    sbit  DOFF15_DMA_TCD6_DOFF_bit at DMA_TCD6_DOFF.B15;

sfr unsigned int   volatile DMA_TCD7_DOFF        absolute 0x400090F4;
    sbit  DOFF0_DMA_TCD7_DOFF_bit at DMA_TCD7_DOFF.B0;
    sbit  DOFF1_DMA_TCD7_DOFF_bit at DMA_TCD7_DOFF.B1;
    sbit  DOFF2_DMA_TCD7_DOFF_bit at DMA_TCD7_DOFF.B2;
    sbit  DOFF3_DMA_TCD7_DOFF_bit at DMA_TCD7_DOFF.B3;
    sbit  DOFF4_DMA_TCD7_DOFF_bit at DMA_TCD7_DOFF.B4;
    sbit  DOFF5_DMA_TCD7_DOFF_bit at DMA_TCD7_DOFF.B5;
    sbit  DOFF6_DMA_TCD7_DOFF_bit at DMA_TCD7_DOFF.B6;
    sbit  DOFF7_DMA_TCD7_DOFF_bit at DMA_TCD7_DOFF.B7;
    sbit  DOFF8_DMA_TCD7_DOFF_bit at DMA_TCD7_DOFF.B8;
    sbit  DOFF9_DMA_TCD7_DOFF_bit at DMA_TCD7_DOFF.B9;
    sbit  DOFF10_DMA_TCD7_DOFF_bit at DMA_TCD7_DOFF.B10;
    sbit  DOFF11_DMA_TCD7_DOFF_bit at DMA_TCD7_DOFF.B11;
    sbit  DOFF12_DMA_TCD7_DOFF_bit at DMA_TCD7_DOFF.B12;
    sbit  DOFF13_DMA_TCD7_DOFF_bit at DMA_TCD7_DOFF.B13;
    sbit  DOFF14_DMA_TCD7_DOFF_bit at DMA_TCD7_DOFF.B14;
    sbit  DOFF15_DMA_TCD7_DOFF_bit at DMA_TCD7_DOFF.B15;

sfr unsigned int   volatile DMA_TCD8_DOFF        absolute 0x40009114;
    sbit  DOFF0_DMA_TCD8_DOFF_bit at DMA_TCD8_DOFF.B0;
    sbit  DOFF1_DMA_TCD8_DOFF_bit at DMA_TCD8_DOFF.B1;
    sbit  DOFF2_DMA_TCD8_DOFF_bit at DMA_TCD8_DOFF.B2;
    sbit  DOFF3_DMA_TCD8_DOFF_bit at DMA_TCD8_DOFF.B3;
    sbit  DOFF4_DMA_TCD8_DOFF_bit at DMA_TCD8_DOFF.B4;
    sbit  DOFF5_DMA_TCD8_DOFF_bit at DMA_TCD8_DOFF.B5;
    sbit  DOFF6_DMA_TCD8_DOFF_bit at DMA_TCD8_DOFF.B6;
    sbit  DOFF7_DMA_TCD8_DOFF_bit at DMA_TCD8_DOFF.B7;
    sbit  DOFF8_DMA_TCD8_DOFF_bit at DMA_TCD8_DOFF.B8;
    sbit  DOFF9_DMA_TCD8_DOFF_bit at DMA_TCD8_DOFF.B9;
    sbit  DOFF10_DMA_TCD8_DOFF_bit at DMA_TCD8_DOFF.B10;
    sbit  DOFF11_DMA_TCD8_DOFF_bit at DMA_TCD8_DOFF.B11;
    sbit  DOFF12_DMA_TCD8_DOFF_bit at DMA_TCD8_DOFF.B12;
    sbit  DOFF13_DMA_TCD8_DOFF_bit at DMA_TCD8_DOFF.B13;
    sbit  DOFF14_DMA_TCD8_DOFF_bit at DMA_TCD8_DOFF.B14;
    sbit  DOFF15_DMA_TCD8_DOFF_bit at DMA_TCD8_DOFF.B15;

sfr unsigned int   volatile DMA_TCD9_DOFF        absolute 0x40009134;
    sbit  DOFF0_DMA_TCD9_DOFF_bit at DMA_TCD9_DOFF.B0;
    sbit  DOFF1_DMA_TCD9_DOFF_bit at DMA_TCD9_DOFF.B1;
    sbit  DOFF2_DMA_TCD9_DOFF_bit at DMA_TCD9_DOFF.B2;
    sbit  DOFF3_DMA_TCD9_DOFF_bit at DMA_TCD9_DOFF.B3;
    sbit  DOFF4_DMA_TCD9_DOFF_bit at DMA_TCD9_DOFF.B4;
    sbit  DOFF5_DMA_TCD9_DOFF_bit at DMA_TCD9_DOFF.B5;
    sbit  DOFF6_DMA_TCD9_DOFF_bit at DMA_TCD9_DOFF.B6;
    sbit  DOFF7_DMA_TCD9_DOFF_bit at DMA_TCD9_DOFF.B7;
    sbit  DOFF8_DMA_TCD9_DOFF_bit at DMA_TCD9_DOFF.B8;
    sbit  DOFF9_DMA_TCD9_DOFF_bit at DMA_TCD9_DOFF.B9;
    sbit  DOFF10_DMA_TCD9_DOFF_bit at DMA_TCD9_DOFF.B10;
    sbit  DOFF11_DMA_TCD9_DOFF_bit at DMA_TCD9_DOFF.B11;
    sbit  DOFF12_DMA_TCD9_DOFF_bit at DMA_TCD9_DOFF.B12;
    sbit  DOFF13_DMA_TCD9_DOFF_bit at DMA_TCD9_DOFF.B13;
    sbit  DOFF14_DMA_TCD9_DOFF_bit at DMA_TCD9_DOFF.B14;
    sbit  DOFF15_DMA_TCD9_DOFF_bit at DMA_TCD9_DOFF.B15;

sfr unsigned int   volatile DMA_TCD10_DOFF       absolute 0x40009154;
    sbit  DOFF0_DMA_TCD10_DOFF_bit at DMA_TCD10_DOFF.B0;
    sbit  DOFF1_DMA_TCD10_DOFF_bit at DMA_TCD10_DOFF.B1;
    sbit  DOFF2_DMA_TCD10_DOFF_bit at DMA_TCD10_DOFF.B2;
    sbit  DOFF3_DMA_TCD10_DOFF_bit at DMA_TCD10_DOFF.B3;
    sbit  DOFF4_DMA_TCD10_DOFF_bit at DMA_TCD10_DOFF.B4;
    sbit  DOFF5_DMA_TCD10_DOFF_bit at DMA_TCD10_DOFF.B5;
    sbit  DOFF6_DMA_TCD10_DOFF_bit at DMA_TCD10_DOFF.B6;
    sbit  DOFF7_DMA_TCD10_DOFF_bit at DMA_TCD10_DOFF.B7;
    sbit  DOFF8_DMA_TCD10_DOFF_bit at DMA_TCD10_DOFF.B8;
    sbit  DOFF9_DMA_TCD10_DOFF_bit at DMA_TCD10_DOFF.B9;
    sbit  DOFF10_DMA_TCD10_DOFF_bit at DMA_TCD10_DOFF.B10;
    sbit  DOFF11_DMA_TCD10_DOFF_bit at DMA_TCD10_DOFF.B11;
    sbit  DOFF12_DMA_TCD10_DOFF_bit at DMA_TCD10_DOFF.B12;
    sbit  DOFF13_DMA_TCD10_DOFF_bit at DMA_TCD10_DOFF.B13;
    sbit  DOFF14_DMA_TCD10_DOFF_bit at DMA_TCD10_DOFF.B14;
    sbit  DOFF15_DMA_TCD10_DOFF_bit at DMA_TCD10_DOFF.B15;

sfr unsigned int   volatile DMA_TCD11_DOFF       absolute 0x40009174;
    sbit  DOFF0_DMA_TCD11_DOFF_bit at DMA_TCD11_DOFF.B0;
    sbit  DOFF1_DMA_TCD11_DOFF_bit at DMA_TCD11_DOFF.B1;
    sbit  DOFF2_DMA_TCD11_DOFF_bit at DMA_TCD11_DOFF.B2;
    sbit  DOFF3_DMA_TCD11_DOFF_bit at DMA_TCD11_DOFF.B3;
    sbit  DOFF4_DMA_TCD11_DOFF_bit at DMA_TCD11_DOFF.B4;
    sbit  DOFF5_DMA_TCD11_DOFF_bit at DMA_TCD11_DOFF.B5;
    sbit  DOFF6_DMA_TCD11_DOFF_bit at DMA_TCD11_DOFF.B6;
    sbit  DOFF7_DMA_TCD11_DOFF_bit at DMA_TCD11_DOFF.B7;
    sbit  DOFF8_DMA_TCD11_DOFF_bit at DMA_TCD11_DOFF.B8;
    sbit  DOFF9_DMA_TCD11_DOFF_bit at DMA_TCD11_DOFF.B9;
    sbit  DOFF10_DMA_TCD11_DOFF_bit at DMA_TCD11_DOFF.B10;
    sbit  DOFF11_DMA_TCD11_DOFF_bit at DMA_TCD11_DOFF.B11;
    sbit  DOFF12_DMA_TCD11_DOFF_bit at DMA_TCD11_DOFF.B12;
    sbit  DOFF13_DMA_TCD11_DOFF_bit at DMA_TCD11_DOFF.B13;
    sbit  DOFF14_DMA_TCD11_DOFF_bit at DMA_TCD11_DOFF.B14;
    sbit  DOFF15_DMA_TCD11_DOFF_bit at DMA_TCD11_DOFF.B15;

sfr unsigned int   volatile DMA_TCD12_DOFF       absolute 0x40009194;
    sbit  DOFF0_DMA_TCD12_DOFF_bit at DMA_TCD12_DOFF.B0;
    sbit  DOFF1_DMA_TCD12_DOFF_bit at DMA_TCD12_DOFF.B1;
    sbit  DOFF2_DMA_TCD12_DOFF_bit at DMA_TCD12_DOFF.B2;
    sbit  DOFF3_DMA_TCD12_DOFF_bit at DMA_TCD12_DOFF.B3;
    sbit  DOFF4_DMA_TCD12_DOFF_bit at DMA_TCD12_DOFF.B4;
    sbit  DOFF5_DMA_TCD12_DOFF_bit at DMA_TCD12_DOFF.B5;
    sbit  DOFF6_DMA_TCD12_DOFF_bit at DMA_TCD12_DOFF.B6;
    sbit  DOFF7_DMA_TCD12_DOFF_bit at DMA_TCD12_DOFF.B7;
    sbit  DOFF8_DMA_TCD12_DOFF_bit at DMA_TCD12_DOFF.B8;
    sbit  DOFF9_DMA_TCD12_DOFF_bit at DMA_TCD12_DOFF.B9;
    sbit  DOFF10_DMA_TCD12_DOFF_bit at DMA_TCD12_DOFF.B10;
    sbit  DOFF11_DMA_TCD12_DOFF_bit at DMA_TCD12_DOFF.B11;
    sbit  DOFF12_DMA_TCD12_DOFF_bit at DMA_TCD12_DOFF.B12;
    sbit  DOFF13_DMA_TCD12_DOFF_bit at DMA_TCD12_DOFF.B13;
    sbit  DOFF14_DMA_TCD12_DOFF_bit at DMA_TCD12_DOFF.B14;
    sbit  DOFF15_DMA_TCD12_DOFF_bit at DMA_TCD12_DOFF.B15;

sfr unsigned int   volatile DMA_TCD13_DOFF       absolute 0x400091B4;
    sbit  DOFF0_DMA_TCD13_DOFF_bit at DMA_TCD13_DOFF.B0;
    sbit  DOFF1_DMA_TCD13_DOFF_bit at DMA_TCD13_DOFF.B1;
    sbit  DOFF2_DMA_TCD13_DOFF_bit at DMA_TCD13_DOFF.B2;
    sbit  DOFF3_DMA_TCD13_DOFF_bit at DMA_TCD13_DOFF.B3;
    sbit  DOFF4_DMA_TCD13_DOFF_bit at DMA_TCD13_DOFF.B4;
    sbit  DOFF5_DMA_TCD13_DOFF_bit at DMA_TCD13_DOFF.B5;
    sbit  DOFF6_DMA_TCD13_DOFF_bit at DMA_TCD13_DOFF.B6;
    sbit  DOFF7_DMA_TCD13_DOFF_bit at DMA_TCD13_DOFF.B7;
    sbit  DOFF8_DMA_TCD13_DOFF_bit at DMA_TCD13_DOFF.B8;
    sbit  DOFF9_DMA_TCD13_DOFF_bit at DMA_TCD13_DOFF.B9;
    sbit  DOFF10_DMA_TCD13_DOFF_bit at DMA_TCD13_DOFF.B10;
    sbit  DOFF11_DMA_TCD13_DOFF_bit at DMA_TCD13_DOFF.B11;
    sbit  DOFF12_DMA_TCD13_DOFF_bit at DMA_TCD13_DOFF.B12;
    sbit  DOFF13_DMA_TCD13_DOFF_bit at DMA_TCD13_DOFF.B13;
    sbit  DOFF14_DMA_TCD13_DOFF_bit at DMA_TCD13_DOFF.B14;
    sbit  DOFF15_DMA_TCD13_DOFF_bit at DMA_TCD13_DOFF.B15;

sfr unsigned int   volatile DMA_TCD14_DOFF       absolute 0x400091D4;
    sbit  DOFF0_DMA_TCD14_DOFF_bit at DMA_TCD14_DOFF.B0;
    sbit  DOFF1_DMA_TCD14_DOFF_bit at DMA_TCD14_DOFF.B1;
    sbit  DOFF2_DMA_TCD14_DOFF_bit at DMA_TCD14_DOFF.B2;
    sbit  DOFF3_DMA_TCD14_DOFF_bit at DMA_TCD14_DOFF.B3;
    sbit  DOFF4_DMA_TCD14_DOFF_bit at DMA_TCD14_DOFF.B4;
    sbit  DOFF5_DMA_TCD14_DOFF_bit at DMA_TCD14_DOFF.B5;
    sbit  DOFF6_DMA_TCD14_DOFF_bit at DMA_TCD14_DOFF.B6;
    sbit  DOFF7_DMA_TCD14_DOFF_bit at DMA_TCD14_DOFF.B7;
    sbit  DOFF8_DMA_TCD14_DOFF_bit at DMA_TCD14_DOFF.B8;
    sbit  DOFF9_DMA_TCD14_DOFF_bit at DMA_TCD14_DOFF.B9;
    sbit  DOFF10_DMA_TCD14_DOFF_bit at DMA_TCD14_DOFF.B10;
    sbit  DOFF11_DMA_TCD14_DOFF_bit at DMA_TCD14_DOFF.B11;
    sbit  DOFF12_DMA_TCD14_DOFF_bit at DMA_TCD14_DOFF.B12;
    sbit  DOFF13_DMA_TCD14_DOFF_bit at DMA_TCD14_DOFF.B13;
    sbit  DOFF14_DMA_TCD14_DOFF_bit at DMA_TCD14_DOFF.B14;
    sbit  DOFF15_DMA_TCD14_DOFF_bit at DMA_TCD14_DOFF.B15;

sfr unsigned int   volatile DMA_TCD15_DOFF       absolute 0x400091F4;
    sbit  DOFF0_DMA_TCD15_DOFF_bit at DMA_TCD15_DOFF.B0;
    sbit  DOFF1_DMA_TCD15_DOFF_bit at DMA_TCD15_DOFF.B1;
    sbit  DOFF2_DMA_TCD15_DOFF_bit at DMA_TCD15_DOFF.B2;
    sbit  DOFF3_DMA_TCD15_DOFF_bit at DMA_TCD15_DOFF.B3;
    sbit  DOFF4_DMA_TCD15_DOFF_bit at DMA_TCD15_DOFF.B4;
    sbit  DOFF5_DMA_TCD15_DOFF_bit at DMA_TCD15_DOFF.B5;
    sbit  DOFF6_DMA_TCD15_DOFF_bit at DMA_TCD15_DOFF.B6;
    sbit  DOFF7_DMA_TCD15_DOFF_bit at DMA_TCD15_DOFF.B7;
    sbit  DOFF8_DMA_TCD15_DOFF_bit at DMA_TCD15_DOFF.B8;
    sbit  DOFF9_DMA_TCD15_DOFF_bit at DMA_TCD15_DOFF.B9;
    sbit  DOFF10_DMA_TCD15_DOFF_bit at DMA_TCD15_DOFF.B10;
    sbit  DOFF11_DMA_TCD15_DOFF_bit at DMA_TCD15_DOFF.B11;
    sbit  DOFF12_DMA_TCD15_DOFF_bit at DMA_TCD15_DOFF.B12;
    sbit  DOFF13_DMA_TCD15_DOFF_bit at DMA_TCD15_DOFF.B13;
    sbit  DOFF14_DMA_TCD15_DOFF_bit at DMA_TCD15_DOFF.B14;
    sbit  DOFF15_DMA_TCD15_DOFF_bit at DMA_TCD15_DOFF.B15;

sfr unsigned int   volatile DMA_TCD16_DOFF       absolute 0x40009214;
    sbit  DOFF0_DMA_TCD16_DOFF_bit at DMA_TCD16_DOFF.B0;
    sbit  DOFF1_DMA_TCD16_DOFF_bit at DMA_TCD16_DOFF.B1;
    sbit  DOFF2_DMA_TCD16_DOFF_bit at DMA_TCD16_DOFF.B2;
    sbit  DOFF3_DMA_TCD16_DOFF_bit at DMA_TCD16_DOFF.B3;
    sbit  DOFF4_DMA_TCD16_DOFF_bit at DMA_TCD16_DOFF.B4;
    sbit  DOFF5_DMA_TCD16_DOFF_bit at DMA_TCD16_DOFF.B5;
    sbit  DOFF6_DMA_TCD16_DOFF_bit at DMA_TCD16_DOFF.B6;
    sbit  DOFF7_DMA_TCD16_DOFF_bit at DMA_TCD16_DOFF.B7;
    sbit  DOFF8_DMA_TCD16_DOFF_bit at DMA_TCD16_DOFF.B8;
    sbit  DOFF9_DMA_TCD16_DOFF_bit at DMA_TCD16_DOFF.B9;
    sbit  DOFF10_DMA_TCD16_DOFF_bit at DMA_TCD16_DOFF.B10;
    sbit  DOFF11_DMA_TCD16_DOFF_bit at DMA_TCD16_DOFF.B11;
    sbit  DOFF12_DMA_TCD16_DOFF_bit at DMA_TCD16_DOFF.B12;
    sbit  DOFF13_DMA_TCD16_DOFF_bit at DMA_TCD16_DOFF.B13;
    sbit  DOFF14_DMA_TCD16_DOFF_bit at DMA_TCD16_DOFF.B14;
    sbit  DOFF15_DMA_TCD16_DOFF_bit at DMA_TCD16_DOFF.B15;

sfr unsigned int   volatile DMA_TCD17_DOFF       absolute 0x40009234;
    sbit  DOFF0_DMA_TCD17_DOFF_bit at DMA_TCD17_DOFF.B0;
    sbit  DOFF1_DMA_TCD17_DOFF_bit at DMA_TCD17_DOFF.B1;
    sbit  DOFF2_DMA_TCD17_DOFF_bit at DMA_TCD17_DOFF.B2;
    sbit  DOFF3_DMA_TCD17_DOFF_bit at DMA_TCD17_DOFF.B3;
    sbit  DOFF4_DMA_TCD17_DOFF_bit at DMA_TCD17_DOFF.B4;
    sbit  DOFF5_DMA_TCD17_DOFF_bit at DMA_TCD17_DOFF.B5;
    sbit  DOFF6_DMA_TCD17_DOFF_bit at DMA_TCD17_DOFF.B6;
    sbit  DOFF7_DMA_TCD17_DOFF_bit at DMA_TCD17_DOFF.B7;
    sbit  DOFF8_DMA_TCD17_DOFF_bit at DMA_TCD17_DOFF.B8;
    sbit  DOFF9_DMA_TCD17_DOFF_bit at DMA_TCD17_DOFF.B9;
    sbit  DOFF10_DMA_TCD17_DOFF_bit at DMA_TCD17_DOFF.B10;
    sbit  DOFF11_DMA_TCD17_DOFF_bit at DMA_TCD17_DOFF.B11;
    sbit  DOFF12_DMA_TCD17_DOFF_bit at DMA_TCD17_DOFF.B12;
    sbit  DOFF13_DMA_TCD17_DOFF_bit at DMA_TCD17_DOFF.B13;
    sbit  DOFF14_DMA_TCD17_DOFF_bit at DMA_TCD17_DOFF.B14;
    sbit  DOFF15_DMA_TCD17_DOFF_bit at DMA_TCD17_DOFF.B15;

sfr unsigned int   volatile DMA_TCD18_DOFF       absolute 0x40009254;
    sbit  DOFF0_DMA_TCD18_DOFF_bit at DMA_TCD18_DOFF.B0;
    sbit  DOFF1_DMA_TCD18_DOFF_bit at DMA_TCD18_DOFF.B1;
    sbit  DOFF2_DMA_TCD18_DOFF_bit at DMA_TCD18_DOFF.B2;
    sbit  DOFF3_DMA_TCD18_DOFF_bit at DMA_TCD18_DOFF.B3;
    sbit  DOFF4_DMA_TCD18_DOFF_bit at DMA_TCD18_DOFF.B4;
    sbit  DOFF5_DMA_TCD18_DOFF_bit at DMA_TCD18_DOFF.B5;
    sbit  DOFF6_DMA_TCD18_DOFF_bit at DMA_TCD18_DOFF.B6;
    sbit  DOFF7_DMA_TCD18_DOFF_bit at DMA_TCD18_DOFF.B7;
    sbit  DOFF8_DMA_TCD18_DOFF_bit at DMA_TCD18_DOFF.B8;
    sbit  DOFF9_DMA_TCD18_DOFF_bit at DMA_TCD18_DOFF.B9;
    sbit  DOFF10_DMA_TCD18_DOFF_bit at DMA_TCD18_DOFF.B10;
    sbit  DOFF11_DMA_TCD18_DOFF_bit at DMA_TCD18_DOFF.B11;
    sbit  DOFF12_DMA_TCD18_DOFF_bit at DMA_TCD18_DOFF.B12;
    sbit  DOFF13_DMA_TCD18_DOFF_bit at DMA_TCD18_DOFF.B13;
    sbit  DOFF14_DMA_TCD18_DOFF_bit at DMA_TCD18_DOFF.B14;
    sbit  DOFF15_DMA_TCD18_DOFF_bit at DMA_TCD18_DOFF.B15;

sfr unsigned int   volatile DMA_TCD19_DOFF       absolute 0x40009274;
    sbit  DOFF0_DMA_TCD19_DOFF_bit at DMA_TCD19_DOFF.B0;
    sbit  DOFF1_DMA_TCD19_DOFF_bit at DMA_TCD19_DOFF.B1;
    sbit  DOFF2_DMA_TCD19_DOFF_bit at DMA_TCD19_DOFF.B2;
    sbit  DOFF3_DMA_TCD19_DOFF_bit at DMA_TCD19_DOFF.B3;
    sbit  DOFF4_DMA_TCD19_DOFF_bit at DMA_TCD19_DOFF.B4;
    sbit  DOFF5_DMA_TCD19_DOFF_bit at DMA_TCD19_DOFF.B5;
    sbit  DOFF6_DMA_TCD19_DOFF_bit at DMA_TCD19_DOFF.B6;
    sbit  DOFF7_DMA_TCD19_DOFF_bit at DMA_TCD19_DOFF.B7;
    sbit  DOFF8_DMA_TCD19_DOFF_bit at DMA_TCD19_DOFF.B8;
    sbit  DOFF9_DMA_TCD19_DOFF_bit at DMA_TCD19_DOFF.B9;
    sbit  DOFF10_DMA_TCD19_DOFF_bit at DMA_TCD19_DOFF.B10;
    sbit  DOFF11_DMA_TCD19_DOFF_bit at DMA_TCD19_DOFF.B11;
    sbit  DOFF12_DMA_TCD19_DOFF_bit at DMA_TCD19_DOFF.B12;
    sbit  DOFF13_DMA_TCD19_DOFF_bit at DMA_TCD19_DOFF.B13;
    sbit  DOFF14_DMA_TCD19_DOFF_bit at DMA_TCD19_DOFF.B14;
    sbit  DOFF15_DMA_TCD19_DOFF_bit at DMA_TCD19_DOFF.B15;

sfr unsigned int   volatile DMA_TCD20_DOFF       absolute 0x40009294;
    sbit  DOFF0_DMA_TCD20_DOFF_bit at DMA_TCD20_DOFF.B0;
    sbit  DOFF1_DMA_TCD20_DOFF_bit at DMA_TCD20_DOFF.B1;
    sbit  DOFF2_DMA_TCD20_DOFF_bit at DMA_TCD20_DOFF.B2;
    sbit  DOFF3_DMA_TCD20_DOFF_bit at DMA_TCD20_DOFF.B3;
    sbit  DOFF4_DMA_TCD20_DOFF_bit at DMA_TCD20_DOFF.B4;
    sbit  DOFF5_DMA_TCD20_DOFF_bit at DMA_TCD20_DOFF.B5;
    sbit  DOFF6_DMA_TCD20_DOFF_bit at DMA_TCD20_DOFF.B6;
    sbit  DOFF7_DMA_TCD20_DOFF_bit at DMA_TCD20_DOFF.B7;
    sbit  DOFF8_DMA_TCD20_DOFF_bit at DMA_TCD20_DOFF.B8;
    sbit  DOFF9_DMA_TCD20_DOFF_bit at DMA_TCD20_DOFF.B9;
    sbit  DOFF10_DMA_TCD20_DOFF_bit at DMA_TCD20_DOFF.B10;
    sbit  DOFF11_DMA_TCD20_DOFF_bit at DMA_TCD20_DOFF.B11;
    sbit  DOFF12_DMA_TCD20_DOFF_bit at DMA_TCD20_DOFF.B12;
    sbit  DOFF13_DMA_TCD20_DOFF_bit at DMA_TCD20_DOFF.B13;
    sbit  DOFF14_DMA_TCD20_DOFF_bit at DMA_TCD20_DOFF.B14;
    sbit  DOFF15_DMA_TCD20_DOFF_bit at DMA_TCD20_DOFF.B15;

sfr unsigned int   volatile DMA_TCD21_DOFF       absolute 0x400092B4;
    sbit  DOFF0_DMA_TCD21_DOFF_bit at DMA_TCD21_DOFF.B0;
    sbit  DOFF1_DMA_TCD21_DOFF_bit at DMA_TCD21_DOFF.B1;
    sbit  DOFF2_DMA_TCD21_DOFF_bit at DMA_TCD21_DOFF.B2;
    sbit  DOFF3_DMA_TCD21_DOFF_bit at DMA_TCD21_DOFF.B3;
    sbit  DOFF4_DMA_TCD21_DOFF_bit at DMA_TCD21_DOFF.B4;
    sbit  DOFF5_DMA_TCD21_DOFF_bit at DMA_TCD21_DOFF.B5;
    sbit  DOFF6_DMA_TCD21_DOFF_bit at DMA_TCD21_DOFF.B6;
    sbit  DOFF7_DMA_TCD21_DOFF_bit at DMA_TCD21_DOFF.B7;
    sbit  DOFF8_DMA_TCD21_DOFF_bit at DMA_TCD21_DOFF.B8;
    sbit  DOFF9_DMA_TCD21_DOFF_bit at DMA_TCD21_DOFF.B9;
    sbit  DOFF10_DMA_TCD21_DOFF_bit at DMA_TCD21_DOFF.B10;
    sbit  DOFF11_DMA_TCD21_DOFF_bit at DMA_TCD21_DOFF.B11;
    sbit  DOFF12_DMA_TCD21_DOFF_bit at DMA_TCD21_DOFF.B12;
    sbit  DOFF13_DMA_TCD21_DOFF_bit at DMA_TCD21_DOFF.B13;
    sbit  DOFF14_DMA_TCD21_DOFF_bit at DMA_TCD21_DOFF.B14;
    sbit  DOFF15_DMA_TCD21_DOFF_bit at DMA_TCD21_DOFF.B15;

sfr unsigned int   volatile DMA_TCD22_DOFF       absolute 0x400092D4;
    sbit  DOFF0_DMA_TCD22_DOFF_bit at DMA_TCD22_DOFF.B0;
    sbit  DOFF1_DMA_TCD22_DOFF_bit at DMA_TCD22_DOFF.B1;
    sbit  DOFF2_DMA_TCD22_DOFF_bit at DMA_TCD22_DOFF.B2;
    sbit  DOFF3_DMA_TCD22_DOFF_bit at DMA_TCD22_DOFF.B3;
    sbit  DOFF4_DMA_TCD22_DOFF_bit at DMA_TCD22_DOFF.B4;
    sbit  DOFF5_DMA_TCD22_DOFF_bit at DMA_TCD22_DOFF.B5;
    sbit  DOFF6_DMA_TCD22_DOFF_bit at DMA_TCD22_DOFF.B6;
    sbit  DOFF7_DMA_TCD22_DOFF_bit at DMA_TCD22_DOFF.B7;
    sbit  DOFF8_DMA_TCD22_DOFF_bit at DMA_TCD22_DOFF.B8;
    sbit  DOFF9_DMA_TCD22_DOFF_bit at DMA_TCD22_DOFF.B9;
    sbit  DOFF10_DMA_TCD22_DOFF_bit at DMA_TCD22_DOFF.B10;
    sbit  DOFF11_DMA_TCD22_DOFF_bit at DMA_TCD22_DOFF.B11;
    sbit  DOFF12_DMA_TCD22_DOFF_bit at DMA_TCD22_DOFF.B12;
    sbit  DOFF13_DMA_TCD22_DOFF_bit at DMA_TCD22_DOFF.B13;
    sbit  DOFF14_DMA_TCD22_DOFF_bit at DMA_TCD22_DOFF.B14;
    sbit  DOFF15_DMA_TCD22_DOFF_bit at DMA_TCD22_DOFF.B15;

sfr unsigned int   volatile DMA_TCD23_DOFF       absolute 0x400092F4;
    sbit  DOFF0_DMA_TCD23_DOFF_bit at DMA_TCD23_DOFF.B0;
    sbit  DOFF1_DMA_TCD23_DOFF_bit at DMA_TCD23_DOFF.B1;
    sbit  DOFF2_DMA_TCD23_DOFF_bit at DMA_TCD23_DOFF.B2;
    sbit  DOFF3_DMA_TCD23_DOFF_bit at DMA_TCD23_DOFF.B3;
    sbit  DOFF4_DMA_TCD23_DOFF_bit at DMA_TCD23_DOFF.B4;
    sbit  DOFF5_DMA_TCD23_DOFF_bit at DMA_TCD23_DOFF.B5;
    sbit  DOFF6_DMA_TCD23_DOFF_bit at DMA_TCD23_DOFF.B6;
    sbit  DOFF7_DMA_TCD23_DOFF_bit at DMA_TCD23_DOFF.B7;
    sbit  DOFF8_DMA_TCD23_DOFF_bit at DMA_TCD23_DOFF.B8;
    sbit  DOFF9_DMA_TCD23_DOFF_bit at DMA_TCD23_DOFF.B9;
    sbit  DOFF10_DMA_TCD23_DOFF_bit at DMA_TCD23_DOFF.B10;
    sbit  DOFF11_DMA_TCD23_DOFF_bit at DMA_TCD23_DOFF.B11;
    sbit  DOFF12_DMA_TCD23_DOFF_bit at DMA_TCD23_DOFF.B12;
    sbit  DOFF13_DMA_TCD23_DOFF_bit at DMA_TCD23_DOFF.B13;
    sbit  DOFF14_DMA_TCD23_DOFF_bit at DMA_TCD23_DOFF.B14;
    sbit  DOFF15_DMA_TCD23_DOFF_bit at DMA_TCD23_DOFF.B15;

sfr unsigned int   volatile DMA_TCD24_DOFF       absolute 0x40009314;
    sbit  DOFF0_DMA_TCD24_DOFF_bit at DMA_TCD24_DOFF.B0;
    sbit  DOFF1_DMA_TCD24_DOFF_bit at DMA_TCD24_DOFF.B1;
    sbit  DOFF2_DMA_TCD24_DOFF_bit at DMA_TCD24_DOFF.B2;
    sbit  DOFF3_DMA_TCD24_DOFF_bit at DMA_TCD24_DOFF.B3;
    sbit  DOFF4_DMA_TCD24_DOFF_bit at DMA_TCD24_DOFF.B4;
    sbit  DOFF5_DMA_TCD24_DOFF_bit at DMA_TCD24_DOFF.B5;
    sbit  DOFF6_DMA_TCD24_DOFF_bit at DMA_TCD24_DOFF.B6;
    sbit  DOFF7_DMA_TCD24_DOFF_bit at DMA_TCD24_DOFF.B7;
    sbit  DOFF8_DMA_TCD24_DOFF_bit at DMA_TCD24_DOFF.B8;
    sbit  DOFF9_DMA_TCD24_DOFF_bit at DMA_TCD24_DOFF.B9;
    sbit  DOFF10_DMA_TCD24_DOFF_bit at DMA_TCD24_DOFF.B10;
    sbit  DOFF11_DMA_TCD24_DOFF_bit at DMA_TCD24_DOFF.B11;
    sbit  DOFF12_DMA_TCD24_DOFF_bit at DMA_TCD24_DOFF.B12;
    sbit  DOFF13_DMA_TCD24_DOFF_bit at DMA_TCD24_DOFF.B13;
    sbit  DOFF14_DMA_TCD24_DOFF_bit at DMA_TCD24_DOFF.B14;
    sbit  DOFF15_DMA_TCD24_DOFF_bit at DMA_TCD24_DOFF.B15;

sfr unsigned int   volatile DMA_TCD25_DOFF       absolute 0x40009334;
    sbit  DOFF0_DMA_TCD25_DOFF_bit at DMA_TCD25_DOFF.B0;
    sbit  DOFF1_DMA_TCD25_DOFF_bit at DMA_TCD25_DOFF.B1;
    sbit  DOFF2_DMA_TCD25_DOFF_bit at DMA_TCD25_DOFF.B2;
    sbit  DOFF3_DMA_TCD25_DOFF_bit at DMA_TCD25_DOFF.B3;
    sbit  DOFF4_DMA_TCD25_DOFF_bit at DMA_TCD25_DOFF.B4;
    sbit  DOFF5_DMA_TCD25_DOFF_bit at DMA_TCD25_DOFF.B5;
    sbit  DOFF6_DMA_TCD25_DOFF_bit at DMA_TCD25_DOFF.B6;
    sbit  DOFF7_DMA_TCD25_DOFF_bit at DMA_TCD25_DOFF.B7;
    sbit  DOFF8_DMA_TCD25_DOFF_bit at DMA_TCD25_DOFF.B8;
    sbit  DOFF9_DMA_TCD25_DOFF_bit at DMA_TCD25_DOFF.B9;
    sbit  DOFF10_DMA_TCD25_DOFF_bit at DMA_TCD25_DOFF.B10;
    sbit  DOFF11_DMA_TCD25_DOFF_bit at DMA_TCD25_DOFF.B11;
    sbit  DOFF12_DMA_TCD25_DOFF_bit at DMA_TCD25_DOFF.B12;
    sbit  DOFF13_DMA_TCD25_DOFF_bit at DMA_TCD25_DOFF.B13;
    sbit  DOFF14_DMA_TCD25_DOFF_bit at DMA_TCD25_DOFF.B14;
    sbit  DOFF15_DMA_TCD25_DOFF_bit at DMA_TCD25_DOFF.B15;

sfr unsigned int   volatile DMA_TCD26_DOFF       absolute 0x40009354;
    sbit  DOFF0_DMA_TCD26_DOFF_bit at DMA_TCD26_DOFF.B0;
    sbit  DOFF1_DMA_TCD26_DOFF_bit at DMA_TCD26_DOFF.B1;
    sbit  DOFF2_DMA_TCD26_DOFF_bit at DMA_TCD26_DOFF.B2;
    sbit  DOFF3_DMA_TCD26_DOFF_bit at DMA_TCD26_DOFF.B3;
    sbit  DOFF4_DMA_TCD26_DOFF_bit at DMA_TCD26_DOFF.B4;
    sbit  DOFF5_DMA_TCD26_DOFF_bit at DMA_TCD26_DOFF.B5;
    sbit  DOFF6_DMA_TCD26_DOFF_bit at DMA_TCD26_DOFF.B6;
    sbit  DOFF7_DMA_TCD26_DOFF_bit at DMA_TCD26_DOFF.B7;
    sbit  DOFF8_DMA_TCD26_DOFF_bit at DMA_TCD26_DOFF.B8;
    sbit  DOFF9_DMA_TCD26_DOFF_bit at DMA_TCD26_DOFF.B9;
    sbit  DOFF10_DMA_TCD26_DOFF_bit at DMA_TCD26_DOFF.B10;
    sbit  DOFF11_DMA_TCD26_DOFF_bit at DMA_TCD26_DOFF.B11;
    sbit  DOFF12_DMA_TCD26_DOFF_bit at DMA_TCD26_DOFF.B12;
    sbit  DOFF13_DMA_TCD26_DOFF_bit at DMA_TCD26_DOFF.B13;
    sbit  DOFF14_DMA_TCD26_DOFF_bit at DMA_TCD26_DOFF.B14;
    sbit  DOFF15_DMA_TCD26_DOFF_bit at DMA_TCD26_DOFF.B15;

sfr unsigned int   volatile DMA_TCD27_DOFF       absolute 0x40009374;
    sbit  DOFF0_DMA_TCD27_DOFF_bit at DMA_TCD27_DOFF.B0;
    sbit  DOFF1_DMA_TCD27_DOFF_bit at DMA_TCD27_DOFF.B1;
    sbit  DOFF2_DMA_TCD27_DOFF_bit at DMA_TCD27_DOFF.B2;
    sbit  DOFF3_DMA_TCD27_DOFF_bit at DMA_TCD27_DOFF.B3;
    sbit  DOFF4_DMA_TCD27_DOFF_bit at DMA_TCD27_DOFF.B4;
    sbit  DOFF5_DMA_TCD27_DOFF_bit at DMA_TCD27_DOFF.B5;
    sbit  DOFF6_DMA_TCD27_DOFF_bit at DMA_TCD27_DOFF.B6;
    sbit  DOFF7_DMA_TCD27_DOFF_bit at DMA_TCD27_DOFF.B7;
    sbit  DOFF8_DMA_TCD27_DOFF_bit at DMA_TCD27_DOFF.B8;
    sbit  DOFF9_DMA_TCD27_DOFF_bit at DMA_TCD27_DOFF.B9;
    sbit  DOFF10_DMA_TCD27_DOFF_bit at DMA_TCD27_DOFF.B10;
    sbit  DOFF11_DMA_TCD27_DOFF_bit at DMA_TCD27_DOFF.B11;
    sbit  DOFF12_DMA_TCD27_DOFF_bit at DMA_TCD27_DOFF.B12;
    sbit  DOFF13_DMA_TCD27_DOFF_bit at DMA_TCD27_DOFF.B13;
    sbit  DOFF14_DMA_TCD27_DOFF_bit at DMA_TCD27_DOFF.B14;
    sbit  DOFF15_DMA_TCD27_DOFF_bit at DMA_TCD27_DOFF.B15;

sfr unsigned int   volatile DMA_TCD28_DOFF       absolute 0x40009394;
    sbit  DOFF0_DMA_TCD28_DOFF_bit at DMA_TCD28_DOFF.B0;
    sbit  DOFF1_DMA_TCD28_DOFF_bit at DMA_TCD28_DOFF.B1;
    sbit  DOFF2_DMA_TCD28_DOFF_bit at DMA_TCD28_DOFF.B2;
    sbit  DOFF3_DMA_TCD28_DOFF_bit at DMA_TCD28_DOFF.B3;
    sbit  DOFF4_DMA_TCD28_DOFF_bit at DMA_TCD28_DOFF.B4;
    sbit  DOFF5_DMA_TCD28_DOFF_bit at DMA_TCD28_DOFF.B5;
    sbit  DOFF6_DMA_TCD28_DOFF_bit at DMA_TCD28_DOFF.B6;
    sbit  DOFF7_DMA_TCD28_DOFF_bit at DMA_TCD28_DOFF.B7;
    sbit  DOFF8_DMA_TCD28_DOFF_bit at DMA_TCD28_DOFF.B8;
    sbit  DOFF9_DMA_TCD28_DOFF_bit at DMA_TCD28_DOFF.B9;
    sbit  DOFF10_DMA_TCD28_DOFF_bit at DMA_TCD28_DOFF.B10;
    sbit  DOFF11_DMA_TCD28_DOFF_bit at DMA_TCD28_DOFF.B11;
    sbit  DOFF12_DMA_TCD28_DOFF_bit at DMA_TCD28_DOFF.B12;
    sbit  DOFF13_DMA_TCD28_DOFF_bit at DMA_TCD28_DOFF.B13;
    sbit  DOFF14_DMA_TCD28_DOFF_bit at DMA_TCD28_DOFF.B14;
    sbit  DOFF15_DMA_TCD28_DOFF_bit at DMA_TCD28_DOFF.B15;

sfr unsigned int   volatile DMA_TCD29_DOFF       absolute 0x400093B4;
    sbit  DOFF0_DMA_TCD29_DOFF_bit at DMA_TCD29_DOFF.B0;
    sbit  DOFF1_DMA_TCD29_DOFF_bit at DMA_TCD29_DOFF.B1;
    sbit  DOFF2_DMA_TCD29_DOFF_bit at DMA_TCD29_DOFF.B2;
    sbit  DOFF3_DMA_TCD29_DOFF_bit at DMA_TCD29_DOFF.B3;
    sbit  DOFF4_DMA_TCD29_DOFF_bit at DMA_TCD29_DOFF.B4;
    sbit  DOFF5_DMA_TCD29_DOFF_bit at DMA_TCD29_DOFF.B5;
    sbit  DOFF6_DMA_TCD29_DOFF_bit at DMA_TCD29_DOFF.B6;
    sbit  DOFF7_DMA_TCD29_DOFF_bit at DMA_TCD29_DOFF.B7;
    sbit  DOFF8_DMA_TCD29_DOFF_bit at DMA_TCD29_DOFF.B8;
    sbit  DOFF9_DMA_TCD29_DOFF_bit at DMA_TCD29_DOFF.B9;
    sbit  DOFF10_DMA_TCD29_DOFF_bit at DMA_TCD29_DOFF.B10;
    sbit  DOFF11_DMA_TCD29_DOFF_bit at DMA_TCD29_DOFF.B11;
    sbit  DOFF12_DMA_TCD29_DOFF_bit at DMA_TCD29_DOFF.B12;
    sbit  DOFF13_DMA_TCD29_DOFF_bit at DMA_TCD29_DOFF.B13;
    sbit  DOFF14_DMA_TCD29_DOFF_bit at DMA_TCD29_DOFF.B14;
    sbit  DOFF15_DMA_TCD29_DOFF_bit at DMA_TCD29_DOFF.B15;

sfr unsigned int   volatile DMA_TCD30_DOFF       absolute 0x400093D4;
    sbit  DOFF0_DMA_TCD30_DOFF_bit at DMA_TCD30_DOFF.B0;
    sbit  DOFF1_DMA_TCD30_DOFF_bit at DMA_TCD30_DOFF.B1;
    sbit  DOFF2_DMA_TCD30_DOFF_bit at DMA_TCD30_DOFF.B2;
    sbit  DOFF3_DMA_TCD30_DOFF_bit at DMA_TCD30_DOFF.B3;
    sbit  DOFF4_DMA_TCD30_DOFF_bit at DMA_TCD30_DOFF.B4;
    sbit  DOFF5_DMA_TCD30_DOFF_bit at DMA_TCD30_DOFF.B5;
    sbit  DOFF6_DMA_TCD30_DOFF_bit at DMA_TCD30_DOFF.B6;
    sbit  DOFF7_DMA_TCD30_DOFF_bit at DMA_TCD30_DOFF.B7;
    sbit  DOFF8_DMA_TCD30_DOFF_bit at DMA_TCD30_DOFF.B8;
    sbit  DOFF9_DMA_TCD30_DOFF_bit at DMA_TCD30_DOFF.B9;
    sbit  DOFF10_DMA_TCD30_DOFF_bit at DMA_TCD30_DOFF.B10;
    sbit  DOFF11_DMA_TCD30_DOFF_bit at DMA_TCD30_DOFF.B11;
    sbit  DOFF12_DMA_TCD30_DOFF_bit at DMA_TCD30_DOFF.B12;
    sbit  DOFF13_DMA_TCD30_DOFF_bit at DMA_TCD30_DOFF.B13;
    sbit  DOFF14_DMA_TCD30_DOFF_bit at DMA_TCD30_DOFF.B14;
    sbit  DOFF15_DMA_TCD30_DOFF_bit at DMA_TCD30_DOFF.B15;

sfr unsigned int   volatile DMA_TCD31_DOFF       absolute 0x400093F4;
    sbit  DOFF0_DMA_TCD31_DOFF_bit at DMA_TCD31_DOFF.B0;
    sbit  DOFF1_DMA_TCD31_DOFF_bit at DMA_TCD31_DOFF.B1;
    sbit  DOFF2_DMA_TCD31_DOFF_bit at DMA_TCD31_DOFF.B2;
    sbit  DOFF3_DMA_TCD31_DOFF_bit at DMA_TCD31_DOFF.B3;
    sbit  DOFF4_DMA_TCD31_DOFF_bit at DMA_TCD31_DOFF.B4;
    sbit  DOFF5_DMA_TCD31_DOFF_bit at DMA_TCD31_DOFF.B5;
    sbit  DOFF6_DMA_TCD31_DOFF_bit at DMA_TCD31_DOFF.B6;
    sbit  DOFF7_DMA_TCD31_DOFF_bit at DMA_TCD31_DOFF.B7;
    sbit  DOFF8_DMA_TCD31_DOFF_bit at DMA_TCD31_DOFF.B8;
    sbit  DOFF9_DMA_TCD31_DOFF_bit at DMA_TCD31_DOFF.B9;
    sbit  DOFF10_DMA_TCD31_DOFF_bit at DMA_TCD31_DOFF.B10;
    sbit  DOFF11_DMA_TCD31_DOFF_bit at DMA_TCD31_DOFF.B11;
    sbit  DOFF12_DMA_TCD31_DOFF_bit at DMA_TCD31_DOFF.B12;
    sbit  DOFF13_DMA_TCD31_DOFF_bit at DMA_TCD31_DOFF.B13;
    sbit  DOFF14_DMA_TCD31_DOFF_bit at DMA_TCD31_DOFF.B14;
    sbit  DOFF15_DMA_TCD31_DOFF_bit at DMA_TCD31_DOFF.B15;

sfr unsigned int   volatile DMA_TCD0_CITER_ELINKNO absolute 0x40009016;
    const register unsigned short int CITER0 = 0;
    sbit  CITER0_bit at DMA_TCD0_CITER_ELINKNO.B0;
    const register unsigned short int CITER1 = 1;
    sbit  CITER1_bit at DMA_TCD0_CITER_ELINKNO.B1;
    const register unsigned short int CITER2 = 2;
    sbit  CITER2_bit at DMA_TCD0_CITER_ELINKNO.B2;
    const register unsigned short int CITER3 = 3;
    sbit  CITER3_bit at DMA_TCD0_CITER_ELINKNO.B3;
    const register unsigned short int CITER4 = 4;
    sbit  CITER4_bit at DMA_TCD0_CITER_ELINKNO.B4;
    const register unsigned short int CITER5 = 5;
    sbit  CITER5_bit at DMA_TCD0_CITER_ELINKNO.B5;
    const register unsigned short int CITER6 = 6;
    sbit  CITER6_bit at DMA_TCD0_CITER_ELINKNO.B6;
    const register unsigned short int CITER7 = 7;
    sbit  CITER7_bit at DMA_TCD0_CITER_ELINKNO.B7;
    const register unsigned short int CITER8 = 8;
    sbit  CITER8_bit at DMA_TCD0_CITER_ELINKNO.B8;
    const register unsigned short int CITER9 = 9;
    sbit  CITER9_bit at DMA_TCD0_CITER_ELINKNO.B9;
    const register unsigned short int CITER10 = 10;
    sbit  CITER10_bit at DMA_TCD0_CITER_ELINKNO.B10;
    const register unsigned short int CITER11 = 11;
    sbit  CITER11_bit at DMA_TCD0_CITER_ELINKNO.B11;
    const register unsigned short int CITER12 = 12;
    sbit  CITER12_bit at DMA_TCD0_CITER_ELINKNO.B12;
    const register unsigned short int CITER13 = 13;
    sbit  CITER13_bit at DMA_TCD0_CITER_ELINKNO.B13;
    const register unsigned short int CITER14 = 14;
    sbit  CITER14_bit at DMA_TCD0_CITER_ELINKNO.B14;
    const register unsigned short int ELINK = 15;
    sbit  ELINK_bit at DMA_TCD0_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD1_CITER_ELINKNO absolute 0x40009036;
    sbit  CITER0_DMA_TCD1_CITER_ELINKNO_bit at DMA_TCD1_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD1_CITER_ELINKNO_bit at DMA_TCD1_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD1_CITER_ELINKNO_bit at DMA_TCD1_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD1_CITER_ELINKNO_bit at DMA_TCD1_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD1_CITER_ELINKNO_bit at DMA_TCD1_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD1_CITER_ELINKNO_bit at DMA_TCD1_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD1_CITER_ELINKNO_bit at DMA_TCD1_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD1_CITER_ELINKNO_bit at DMA_TCD1_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD1_CITER_ELINKNO_bit at DMA_TCD1_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD1_CITER_ELINKNO_bit at DMA_TCD1_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD1_CITER_ELINKNO_bit at DMA_TCD1_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD1_CITER_ELINKNO_bit at DMA_TCD1_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD1_CITER_ELINKNO_bit at DMA_TCD1_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD1_CITER_ELINKNO_bit at DMA_TCD1_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD1_CITER_ELINKNO_bit at DMA_TCD1_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD1_CITER_ELINKNO_bit at DMA_TCD1_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD2_CITER_ELINKNO absolute 0x40009056;
    sbit  CITER0_DMA_TCD2_CITER_ELINKNO_bit at DMA_TCD2_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD2_CITER_ELINKNO_bit at DMA_TCD2_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD2_CITER_ELINKNO_bit at DMA_TCD2_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD2_CITER_ELINKNO_bit at DMA_TCD2_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD2_CITER_ELINKNO_bit at DMA_TCD2_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD2_CITER_ELINKNO_bit at DMA_TCD2_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD2_CITER_ELINKNO_bit at DMA_TCD2_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD2_CITER_ELINKNO_bit at DMA_TCD2_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD2_CITER_ELINKNO_bit at DMA_TCD2_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD2_CITER_ELINKNO_bit at DMA_TCD2_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD2_CITER_ELINKNO_bit at DMA_TCD2_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD2_CITER_ELINKNO_bit at DMA_TCD2_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD2_CITER_ELINKNO_bit at DMA_TCD2_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD2_CITER_ELINKNO_bit at DMA_TCD2_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD2_CITER_ELINKNO_bit at DMA_TCD2_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD2_CITER_ELINKNO_bit at DMA_TCD2_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD3_CITER_ELINKNO absolute 0x40009076;
    sbit  CITER0_DMA_TCD3_CITER_ELINKNO_bit at DMA_TCD3_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD3_CITER_ELINKNO_bit at DMA_TCD3_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD3_CITER_ELINKNO_bit at DMA_TCD3_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD3_CITER_ELINKNO_bit at DMA_TCD3_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD3_CITER_ELINKNO_bit at DMA_TCD3_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD3_CITER_ELINKNO_bit at DMA_TCD3_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD3_CITER_ELINKNO_bit at DMA_TCD3_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD3_CITER_ELINKNO_bit at DMA_TCD3_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD3_CITER_ELINKNO_bit at DMA_TCD3_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD3_CITER_ELINKNO_bit at DMA_TCD3_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD3_CITER_ELINKNO_bit at DMA_TCD3_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD3_CITER_ELINKNO_bit at DMA_TCD3_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD3_CITER_ELINKNO_bit at DMA_TCD3_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD3_CITER_ELINKNO_bit at DMA_TCD3_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD3_CITER_ELINKNO_bit at DMA_TCD3_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD3_CITER_ELINKNO_bit at DMA_TCD3_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD4_CITER_ELINKNO absolute 0x40009096;
    sbit  CITER0_DMA_TCD4_CITER_ELINKNO_bit at DMA_TCD4_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD4_CITER_ELINKNO_bit at DMA_TCD4_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD4_CITER_ELINKNO_bit at DMA_TCD4_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD4_CITER_ELINKNO_bit at DMA_TCD4_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD4_CITER_ELINKNO_bit at DMA_TCD4_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD4_CITER_ELINKNO_bit at DMA_TCD4_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD4_CITER_ELINKNO_bit at DMA_TCD4_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD4_CITER_ELINKNO_bit at DMA_TCD4_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD4_CITER_ELINKNO_bit at DMA_TCD4_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD4_CITER_ELINKNO_bit at DMA_TCD4_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD4_CITER_ELINKNO_bit at DMA_TCD4_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD4_CITER_ELINKNO_bit at DMA_TCD4_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD4_CITER_ELINKNO_bit at DMA_TCD4_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD4_CITER_ELINKNO_bit at DMA_TCD4_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD4_CITER_ELINKNO_bit at DMA_TCD4_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD4_CITER_ELINKNO_bit at DMA_TCD4_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD5_CITER_ELINKNO absolute 0x400090B6;
    sbit  CITER0_DMA_TCD5_CITER_ELINKNO_bit at DMA_TCD5_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD5_CITER_ELINKNO_bit at DMA_TCD5_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD5_CITER_ELINKNO_bit at DMA_TCD5_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD5_CITER_ELINKNO_bit at DMA_TCD5_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD5_CITER_ELINKNO_bit at DMA_TCD5_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD5_CITER_ELINKNO_bit at DMA_TCD5_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD5_CITER_ELINKNO_bit at DMA_TCD5_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD5_CITER_ELINKNO_bit at DMA_TCD5_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD5_CITER_ELINKNO_bit at DMA_TCD5_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD5_CITER_ELINKNO_bit at DMA_TCD5_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD5_CITER_ELINKNO_bit at DMA_TCD5_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD5_CITER_ELINKNO_bit at DMA_TCD5_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD5_CITER_ELINKNO_bit at DMA_TCD5_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD5_CITER_ELINKNO_bit at DMA_TCD5_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD5_CITER_ELINKNO_bit at DMA_TCD5_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD5_CITER_ELINKNO_bit at DMA_TCD5_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD6_CITER_ELINKNO absolute 0x400090D6;
    sbit  CITER0_DMA_TCD6_CITER_ELINKNO_bit at DMA_TCD6_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD6_CITER_ELINKNO_bit at DMA_TCD6_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD6_CITER_ELINKNO_bit at DMA_TCD6_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD6_CITER_ELINKNO_bit at DMA_TCD6_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD6_CITER_ELINKNO_bit at DMA_TCD6_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD6_CITER_ELINKNO_bit at DMA_TCD6_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD6_CITER_ELINKNO_bit at DMA_TCD6_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD6_CITER_ELINKNO_bit at DMA_TCD6_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD6_CITER_ELINKNO_bit at DMA_TCD6_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD6_CITER_ELINKNO_bit at DMA_TCD6_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD6_CITER_ELINKNO_bit at DMA_TCD6_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD6_CITER_ELINKNO_bit at DMA_TCD6_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD6_CITER_ELINKNO_bit at DMA_TCD6_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD6_CITER_ELINKNO_bit at DMA_TCD6_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD6_CITER_ELINKNO_bit at DMA_TCD6_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD6_CITER_ELINKNO_bit at DMA_TCD6_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD7_CITER_ELINKNO absolute 0x400090F6;
    sbit  CITER0_DMA_TCD7_CITER_ELINKNO_bit at DMA_TCD7_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD7_CITER_ELINKNO_bit at DMA_TCD7_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD7_CITER_ELINKNO_bit at DMA_TCD7_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD7_CITER_ELINKNO_bit at DMA_TCD7_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD7_CITER_ELINKNO_bit at DMA_TCD7_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD7_CITER_ELINKNO_bit at DMA_TCD7_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD7_CITER_ELINKNO_bit at DMA_TCD7_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD7_CITER_ELINKNO_bit at DMA_TCD7_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD7_CITER_ELINKNO_bit at DMA_TCD7_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD7_CITER_ELINKNO_bit at DMA_TCD7_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD7_CITER_ELINKNO_bit at DMA_TCD7_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD7_CITER_ELINKNO_bit at DMA_TCD7_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD7_CITER_ELINKNO_bit at DMA_TCD7_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD7_CITER_ELINKNO_bit at DMA_TCD7_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD7_CITER_ELINKNO_bit at DMA_TCD7_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD7_CITER_ELINKNO_bit at DMA_TCD7_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD8_CITER_ELINKNO absolute 0x40009116;
    sbit  CITER0_DMA_TCD8_CITER_ELINKNO_bit at DMA_TCD8_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD8_CITER_ELINKNO_bit at DMA_TCD8_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD8_CITER_ELINKNO_bit at DMA_TCD8_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD8_CITER_ELINKNO_bit at DMA_TCD8_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD8_CITER_ELINKNO_bit at DMA_TCD8_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD8_CITER_ELINKNO_bit at DMA_TCD8_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD8_CITER_ELINKNO_bit at DMA_TCD8_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD8_CITER_ELINKNO_bit at DMA_TCD8_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD8_CITER_ELINKNO_bit at DMA_TCD8_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD8_CITER_ELINKNO_bit at DMA_TCD8_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD8_CITER_ELINKNO_bit at DMA_TCD8_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD8_CITER_ELINKNO_bit at DMA_TCD8_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD8_CITER_ELINKNO_bit at DMA_TCD8_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD8_CITER_ELINKNO_bit at DMA_TCD8_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD8_CITER_ELINKNO_bit at DMA_TCD8_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD8_CITER_ELINKNO_bit at DMA_TCD8_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD9_CITER_ELINKNO absolute 0x40009136;
    sbit  CITER0_DMA_TCD9_CITER_ELINKNO_bit at DMA_TCD9_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD9_CITER_ELINKNO_bit at DMA_TCD9_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD9_CITER_ELINKNO_bit at DMA_TCD9_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD9_CITER_ELINKNO_bit at DMA_TCD9_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD9_CITER_ELINKNO_bit at DMA_TCD9_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD9_CITER_ELINKNO_bit at DMA_TCD9_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD9_CITER_ELINKNO_bit at DMA_TCD9_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD9_CITER_ELINKNO_bit at DMA_TCD9_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD9_CITER_ELINKNO_bit at DMA_TCD9_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD9_CITER_ELINKNO_bit at DMA_TCD9_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD9_CITER_ELINKNO_bit at DMA_TCD9_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD9_CITER_ELINKNO_bit at DMA_TCD9_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD9_CITER_ELINKNO_bit at DMA_TCD9_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD9_CITER_ELINKNO_bit at DMA_TCD9_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD9_CITER_ELINKNO_bit at DMA_TCD9_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD9_CITER_ELINKNO_bit at DMA_TCD9_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD10_CITER_ELINKNO absolute 0x40009156;
    sbit  CITER0_DMA_TCD10_CITER_ELINKNO_bit at DMA_TCD10_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD10_CITER_ELINKNO_bit at DMA_TCD10_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD10_CITER_ELINKNO_bit at DMA_TCD10_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD10_CITER_ELINKNO_bit at DMA_TCD10_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD10_CITER_ELINKNO_bit at DMA_TCD10_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD10_CITER_ELINKNO_bit at DMA_TCD10_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD10_CITER_ELINKNO_bit at DMA_TCD10_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD10_CITER_ELINKNO_bit at DMA_TCD10_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD10_CITER_ELINKNO_bit at DMA_TCD10_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD10_CITER_ELINKNO_bit at DMA_TCD10_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD10_CITER_ELINKNO_bit at DMA_TCD10_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD10_CITER_ELINKNO_bit at DMA_TCD10_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD10_CITER_ELINKNO_bit at DMA_TCD10_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD10_CITER_ELINKNO_bit at DMA_TCD10_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD10_CITER_ELINKNO_bit at DMA_TCD10_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD10_CITER_ELINKNO_bit at DMA_TCD10_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD11_CITER_ELINKNO absolute 0x40009176;
    sbit  CITER0_DMA_TCD11_CITER_ELINKNO_bit at DMA_TCD11_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD11_CITER_ELINKNO_bit at DMA_TCD11_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD11_CITER_ELINKNO_bit at DMA_TCD11_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD11_CITER_ELINKNO_bit at DMA_TCD11_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD11_CITER_ELINKNO_bit at DMA_TCD11_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD11_CITER_ELINKNO_bit at DMA_TCD11_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD11_CITER_ELINKNO_bit at DMA_TCD11_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD11_CITER_ELINKNO_bit at DMA_TCD11_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD11_CITER_ELINKNO_bit at DMA_TCD11_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD11_CITER_ELINKNO_bit at DMA_TCD11_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD11_CITER_ELINKNO_bit at DMA_TCD11_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD11_CITER_ELINKNO_bit at DMA_TCD11_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD11_CITER_ELINKNO_bit at DMA_TCD11_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD11_CITER_ELINKNO_bit at DMA_TCD11_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD11_CITER_ELINKNO_bit at DMA_TCD11_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD11_CITER_ELINKNO_bit at DMA_TCD11_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD12_CITER_ELINKNO absolute 0x40009196;
    sbit  CITER0_DMA_TCD12_CITER_ELINKNO_bit at DMA_TCD12_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD12_CITER_ELINKNO_bit at DMA_TCD12_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD12_CITER_ELINKNO_bit at DMA_TCD12_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD12_CITER_ELINKNO_bit at DMA_TCD12_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD12_CITER_ELINKNO_bit at DMA_TCD12_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD12_CITER_ELINKNO_bit at DMA_TCD12_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD12_CITER_ELINKNO_bit at DMA_TCD12_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD12_CITER_ELINKNO_bit at DMA_TCD12_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD12_CITER_ELINKNO_bit at DMA_TCD12_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD12_CITER_ELINKNO_bit at DMA_TCD12_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD12_CITER_ELINKNO_bit at DMA_TCD12_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD12_CITER_ELINKNO_bit at DMA_TCD12_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD12_CITER_ELINKNO_bit at DMA_TCD12_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD12_CITER_ELINKNO_bit at DMA_TCD12_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD12_CITER_ELINKNO_bit at DMA_TCD12_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD12_CITER_ELINKNO_bit at DMA_TCD12_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD13_CITER_ELINKNO absolute 0x400091B6;
    sbit  CITER0_DMA_TCD13_CITER_ELINKNO_bit at DMA_TCD13_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD13_CITER_ELINKNO_bit at DMA_TCD13_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD13_CITER_ELINKNO_bit at DMA_TCD13_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD13_CITER_ELINKNO_bit at DMA_TCD13_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD13_CITER_ELINKNO_bit at DMA_TCD13_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD13_CITER_ELINKNO_bit at DMA_TCD13_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD13_CITER_ELINKNO_bit at DMA_TCD13_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD13_CITER_ELINKNO_bit at DMA_TCD13_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD13_CITER_ELINKNO_bit at DMA_TCD13_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD13_CITER_ELINKNO_bit at DMA_TCD13_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD13_CITER_ELINKNO_bit at DMA_TCD13_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD13_CITER_ELINKNO_bit at DMA_TCD13_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD13_CITER_ELINKNO_bit at DMA_TCD13_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD13_CITER_ELINKNO_bit at DMA_TCD13_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD13_CITER_ELINKNO_bit at DMA_TCD13_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD13_CITER_ELINKNO_bit at DMA_TCD13_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD14_CITER_ELINKNO absolute 0x400091D6;
    sbit  CITER0_DMA_TCD14_CITER_ELINKNO_bit at DMA_TCD14_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD14_CITER_ELINKNO_bit at DMA_TCD14_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD14_CITER_ELINKNO_bit at DMA_TCD14_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD14_CITER_ELINKNO_bit at DMA_TCD14_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD14_CITER_ELINKNO_bit at DMA_TCD14_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD14_CITER_ELINKNO_bit at DMA_TCD14_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD14_CITER_ELINKNO_bit at DMA_TCD14_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD14_CITER_ELINKNO_bit at DMA_TCD14_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD14_CITER_ELINKNO_bit at DMA_TCD14_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD14_CITER_ELINKNO_bit at DMA_TCD14_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD14_CITER_ELINKNO_bit at DMA_TCD14_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD14_CITER_ELINKNO_bit at DMA_TCD14_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD14_CITER_ELINKNO_bit at DMA_TCD14_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD14_CITER_ELINKNO_bit at DMA_TCD14_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD14_CITER_ELINKNO_bit at DMA_TCD14_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD14_CITER_ELINKNO_bit at DMA_TCD14_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD15_CITER_ELINKNO absolute 0x400091F6;
    sbit  CITER0_DMA_TCD15_CITER_ELINKNO_bit at DMA_TCD15_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD15_CITER_ELINKNO_bit at DMA_TCD15_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD15_CITER_ELINKNO_bit at DMA_TCD15_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD15_CITER_ELINKNO_bit at DMA_TCD15_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD15_CITER_ELINKNO_bit at DMA_TCD15_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD15_CITER_ELINKNO_bit at DMA_TCD15_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD15_CITER_ELINKNO_bit at DMA_TCD15_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD15_CITER_ELINKNO_bit at DMA_TCD15_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD15_CITER_ELINKNO_bit at DMA_TCD15_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD15_CITER_ELINKNO_bit at DMA_TCD15_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD15_CITER_ELINKNO_bit at DMA_TCD15_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD15_CITER_ELINKNO_bit at DMA_TCD15_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD15_CITER_ELINKNO_bit at DMA_TCD15_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD15_CITER_ELINKNO_bit at DMA_TCD15_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD15_CITER_ELINKNO_bit at DMA_TCD15_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD15_CITER_ELINKNO_bit at DMA_TCD15_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD16_CITER_ELINKNO absolute 0x40009216;
    sbit  CITER0_DMA_TCD16_CITER_ELINKNO_bit at DMA_TCD16_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD16_CITER_ELINKNO_bit at DMA_TCD16_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD16_CITER_ELINKNO_bit at DMA_TCD16_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD16_CITER_ELINKNO_bit at DMA_TCD16_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD16_CITER_ELINKNO_bit at DMA_TCD16_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD16_CITER_ELINKNO_bit at DMA_TCD16_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD16_CITER_ELINKNO_bit at DMA_TCD16_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD16_CITER_ELINKNO_bit at DMA_TCD16_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD16_CITER_ELINKNO_bit at DMA_TCD16_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD16_CITER_ELINKNO_bit at DMA_TCD16_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD16_CITER_ELINKNO_bit at DMA_TCD16_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD16_CITER_ELINKNO_bit at DMA_TCD16_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD16_CITER_ELINKNO_bit at DMA_TCD16_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD16_CITER_ELINKNO_bit at DMA_TCD16_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD16_CITER_ELINKNO_bit at DMA_TCD16_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD16_CITER_ELINKNO_bit at DMA_TCD16_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD17_CITER_ELINKNO absolute 0x40009236;
    sbit  CITER0_DMA_TCD17_CITER_ELINKNO_bit at DMA_TCD17_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD17_CITER_ELINKNO_bit at DMA_TCD17_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD17_CITER_ELINKNO_bit at DMA_TCD17_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD17_CITER_ELINKNO_bit at DMA_TCD17_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD17_CITER_ELINKNO_bit at DMA_TCD17_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD17_CITER_ELINKNO_bit at DMA_TCD17_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD17_CITER_ELINKNO_bit at DMA_TCD17_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD17_CITER_ELINKNO_bit at DMA_TCD17_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD17_CITER_ELINKNO_bit at DMA_TCD17_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD17_CITER_ELINKNO_bit at DMA_TCD17_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD17_CITER_ELINKNO_bit at DMA_TCD17_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD17_CITER_ELINKNO_bit at DMA_TCD17_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD17_CITER_ELINKNO_bit at DMA_TCD17_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD17_CITER_ELINKNO_bit at DMA_TCD17_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD17_CITER_ELINKNO_bit at DMA_TCD17_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD17_CITER_ELINKNO_bit at DMA_TCD17_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD18_CITER_ELINKNO absolute 0x40009256;
    sbit  CITER0_DMA_TCD18_CITER_ELINKNO_bit at DMA_TCD18_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD18_CITER_ELINKNO_bit at DMA_TCD18_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD18_CITER_ELINKNO_bit at DMA_TCD18_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD18_CITER_ELINKNO_bit at DMA_TCD18_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD18_CITER_ELINKNO_bit at DMA_TCD18_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD18_CITER_ELINKNO_bit at DMA_TCD18_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD18_CITER_ELINKNO_bit at DMA_TCD18_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD18_CITER_ELINKNO_bit at DMA_TCD18_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD18_CITER_ELINKNO_bit at DMA_TCD18_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD18_CITER_ELINKNO_bit at DMA_TCD18_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD18_CITER_ELINKNO_bit at DMA_TCD18_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD18_CITER_ELINKNO_bit at DMA_TCD18_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD18_CITER_ELINKNO_bit at DMA_TCD18_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD18_CITER_ELINKNO_bit at DMA_TCD18_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD18_CITER_ELINKNO_bit at DMA_TCD18_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD18_CITER_ELINKNO_bit at DMA_TCD18_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD19_CITER_ELINKNO absolute 0x40009276;
    sbit  CITER0_DMA_TCD19_CITER_ELINKNO_bit at DMA_TCD19_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD19_CITER_ELINKNO_bit at DMA_TCD19_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD19_CITER_ELINKNO_bit at DMA_TCD19_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD19_CITER_ELINKNO_bit at DMA_TCD19_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD19_CITER_ELINKNO_bit at DMA_TCD19_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD19_CITER_ELINKNO_bit at DMA_TCD19_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD19_CITER_ELINKNO_bit at DMA_TCD19_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD19_CITER_ELINKNO_bit at DMA_TCD19_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD19_CITER_ELINKNO_bit at DMA_TCD19_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD19_CITER_ELINKNO_bit at DMA_TCD19_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD19_CITER_ELINKNO_bit at DMA_TCD19_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD19_CITER_ELINKNO_bit at DMA_TCD19_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD19_CITER_ELINKNO_bit at DMA_TCD19_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD19_CITER_ELINKNO_bit at DMA_TCD19_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD19_CITER_ELINKNO_bit at DMA_TCD19_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD19_CITER_ELINKNO_bit at DMA_TCD19_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD20_CITER_ELINKNO absolute 0x40009296;
    sbit  CITER0_DMA_TCD20_CITER_ELINKNO_bit at DMA_TCD20_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD20_CITER_ELINKNO_bit at DMA_TCD20_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD20_CITER_ELINKNO_bit at DMA_TCD20_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD20_CITER_ELINKNO_bit at DMA_TCD20_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD20_CITER_ELINKNO_bit at DMA_TCD20_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD20_CITER_ELINKNO_bit at DMA_TCD20_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD20_CITER_ELINKNO_bit at DMA_TCD20_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD20_CITER_ELINKNO_bit at DMA_TCD20_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD20_CITER_ELINKNO_bit at DMA_TCD20_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD20_CITER_ELINKNO_bit at DMA_TCD20_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD20_CITER_ELINKNO_bit at DMA_TCD20_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD20_CITER_ELINKNO_bit at DMA_TCD20_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD20_CITER_ELINKNO_bit at DMA_TCD20_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD20_CITER_ELINKNO_bit at DMA_TCD20_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD20_CITER_ELINKNO_bit at DMA_TCD20_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD20_CITER_ELINKNO_bit at DMA_TCD20_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD21_CITER_ELINKNO absolute 0x400092B6;
    sbit  CITER0_DMA_TCD21_CITER_ELINKNO_bit at DMA_TCD21_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD21_CITER_ELINKNO_bit at DMA_TCD21_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD21_CITER_ELINKNO_bit at DMA_TCD21_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD21_CITER_ELINKNO_bit at DMA_TCD21_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD21_CITER_ELINKNO_bit at DMA_TCD21_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD21_CITER_ELINKNO_bit at DMA_TCD21_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD21_CITER_ELINKNO_bit at DMA_TCD21_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD21_CITER_ELINKNO_bit at DMA_TCD21_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD21_CITER_ELINKNO_bit at DMA_TCD21_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD21_CITER_ELINKNO_bit at DMA_TCD21_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD21_CITER_ELINKNO_bit at DMA_TCD21_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD21_CITER_ELINKNO_bit at DMA_TCD21_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD21_CITER_ELINKNO_bit at DMA_TCD21_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD21_CITER_ELINKNO_bit at DMA_TCD21_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD21_CITER_ELINKNO_bit at DMA_TCD21_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD21_CITER_ELINKNO_bit at DMA_TCD21_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD22_CITER_ELINKNO absolute 0x400092D6;
    sbit  CITER0_DMA_TCD22_CITER_ELINKNO_bit at DMA_TCD22_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD22_CITER_ELINKNO_bit at DMA_TCD22_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD22_CITER_ELINKNO_bit at DMA_TCD22_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD22_CITER_ELINKNO_bit at DMA_TCD22_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD22_CITER_ELINKNO_bit at DMA_TCD22_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD22_CITER_ELINKNO_bit at DMA_TCD22_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD22_CITER_ELINKNO_bit at DMA_TCD22_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD22_CITER_ELINKNO_bit at DMA_TCD22_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD22_CITER_ELINKNO_bit at DMA_TCD22_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD22_CITER_ELINKNO_bit at DMA_TCD22_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD22_CITER_ELINKNO_bit at DMA_TCD22_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD22_CITER_ELINKNO_bit at DMA_TCD22_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD22_CITER_ELINKNO_bit at DMA_TCD22_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD22_CITER_ELINKNO_bit at DMA_TCD22_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD22_CITER_ELINKNO_bit at DMA_TCD22_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD22_CITER_ELINKNO_bit at DMA_TCD22_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD23_CITER_ELINKNO absolute 0x400092F6;
    sbit  CITER0_DMA_TCD23_CITER_ELINKNO_bit at DMA_TCD23_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD23_CITER_ELINKNO_bit at DMA_TCD23_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD23_CITER_ELINKNO_bit at DMA_TCD23_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD23_CITER_ELINKNO_bit at DMA_TCD23_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD23_CITER_ELINKNO_bit at DMA_TCD23_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD23_CITER_ELINKNO_bit at DMA_TCD23_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD23_CITER_ELINKNO_bit at DMA_TCD23_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD23_CITER_ELINKNO_bit at DMA_TCD23_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD23_CITER_ELINKNO_bit at DMA_TCD23_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD23_CITER_ELINKNO_bit at DMA_TCD23_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD23_CITER_ELINKNO_bit at DMA_TCD23_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD23_CITER_ELINKNO_bit at DMA_TCD23_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD23_CITER_ELINKNO_bit at DMA_TCD23_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD23_CITER_ELINKNO_bit at DMA_TCD23_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD23_CITER_ELINKNO_bit at DMA_TCD23_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD23_CITER_ELINKNO_bit at DMA_TCD23_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD24_CITER_ELINKNO absolute 0x40009316;
    sbit  CITER0_DMA_TCD24_CITER_ELINKNO_bit at DMA_TCD24_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD24_CITER_ELINKNO_bit at DMA_TCD24_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD24_CITER_ELINKNO_bit at DMA_TCD24_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD24_CITER_ELINKNO_bit at DMA_TCD24_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD24_CITER_ELINKNO_bit at DMA_TCD24_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD24_CITER_ELINKNO_bit at DMA_TCD24_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD24_CITER_ELINKNO_bit at DMA_TCD24_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD24_CITER_ELINKNO_bit at DMA_TCD24_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD24_CITER_ELINKNO_bit at DMA_TCD24_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD24_CITER_ELINKNO_bit at DMA_TCD24_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD24_CITER_ELINKNO_bit at DMA_TCD24_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD24_CITER_ELINKNO_bit at DMA_TCD24_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD24_CITER_ELINKNO_bit at DMA_TCD24_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD24_CITER_ELINKNO_bit at DMA_TCD24_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD24_CITER_ELINKNO_bit at DMA_TCD24_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD24_CITER_ELINKNO_bit at DMA_TCD24_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD25_CITER_ELINKNO absolute 0x40009336;
    sbit  CITER0_DMA_TCD25_CITER_ELINKNO_bit at DMA_TCD25_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD25_CITER_ELINKNO_bit at DMA_TCD25_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD25_CITER_ELINKNO_bit at DMA_TCD25_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD25_CITER_ELINKNO_bit at DMA_TCD25_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD25_CITER_ELINKNO_bit at DMA_TCD25_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD25_CITER_ELINKNO_bit at DMA_TCD25_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD25_CITER_ELINKNO_bit at DMA_TCD25_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD25_CITER_ELINKNO_bit at DMA_TCD25_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD25_CITER_ELINKNO_bit at DMA_TCD25_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD25_CITER_ELINKNO_bit at DMA_TCD25_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD25_CITER_ELINKNO_bit at DMA_TCD25_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD25_CITER_ELINKNO_bit at DMA_TCD25_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD25_CITER_ELINKNO_bit at DMA_TCD25_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD25_CITER_ELINKNO_bit at DMA_TCD25_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD25_CITER_ELINKNO_bit at DMA_TCD25_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD25_CITER_ELINKNO_bit at DMA_TCD25_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD26_CITER_ELINKNO absolute 0x40009356;
    sbit  CITER0_DMA_TCD26_CITER_ELINKNO_bit at DMA_TCD26_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD26_CITER_ELINKNO_bit at DMA_TCD26_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD26_CITER_ELINKNO_bit at DMA_TCD26_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD26_CITER_ELINKNO_bit at DMA_TCD26_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD26_CITER_ELINKNO_bit at DMA_TCD26_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD26_CITER_ELINKNO_bit at DMA_TCD26_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD26_CITER_ELINKNO_bit at DMA_TCD26_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD26_CITER_ELINKNO_bit at DMA_TCD26_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD26_CITER_ELINKNO_bit at DMA_TCD26_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD26_CITER_ELINKNO_bit at DMA_TCD26_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD26_CITER_ELINKNO_bit at DMA_TCD26_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD26_CITER_ELINKNO_bit at DMA_TCD26_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD26_CITER_ELINKNO_bit at DMA_TCD26_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD26_CITER_ELINKNO_bit at DMA_TCD26_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD26_CITER_ELINKNO_bit at DMA_TCD26_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD26_CITER_ELINKNO_bit at DMA_TCD26_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD27_CITER_ELINKNO absolute 0x40009376;
    sbit  CITER0_DMA_TCD27_CITER_ELINKNO_bit at DMA_TCD27_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD27_CITER_ELINKNO_bit at DMA_TCD27_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD27_CITER_ELINKNO_bit at DMA_TCD27_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD27_CITER_ELINKNO_bit at DMA_TCD27_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD27_CITER_ELINKNO_bit at DMA_TCD27_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD27_CITER_ELINKNO_bit at DMA_TCD27_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD27_CITER_ELINKNO_bit at DMA_TCD27_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD27_CITER_ELINKNO_bit at DMA_TCD27_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD27_CITER_ELINKNO_bit at DMA_TCD27_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD27_CITER_ELINKNO_bit at DMA_TCD27_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD27_CITER_ELINKNO_bit at DMA_TCD27_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD27_CITER_ELINKNO_bit at DMA_TCD27_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD27_CITER_ELINKNO_bit at DMA_TCD27_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD27_CITER_ELINKNO_bit at DMA_TCD27_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD27_CITER_ELINKNO_bit at DMA_TCD27_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD27_CITER_ELINKNO_bit at DMA_TCD27_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD28_CITER_ELINKNO absolute 0x40009396;
    sbit  CITER0_DMA_TCD28_CITER_ELINKNO_bit at DMA_TCD28_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD28_CITER_ELINKNO_bit at DMA_TCD28_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD28_CITER_ELINKNO_bit at DMA_TCD28_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD28_CITER_ELINKNO_bit at DMA_TCD28_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD28_CITER_ELINKNO_bit at DMA_TCD28_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD28_CITER_ELINKNO_bit at DMA_TCD28_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD28_CITER_ELINKNO_bit at DMA_TCD28_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD28_CITER_ELINKNO_bit at DMA_TCD28_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD28_CITER_ELINKNO_bit at DMA_TCD28_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD28_CITER_ELINKNO_bit at DMA_TCD28_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD28_CITER_ELINKNO_bit at DMA_TCD28_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD28_CITER_ELINKNO_bit at DMA_TCD28_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD28_CITER_ELINKNO_bit at DMA_TCD28_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD28_CITER_ELINKNO_bit at DMA_TCD28_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD28_CITER_ELINKNO_bit at DMA_TCD28_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD28_CITER_ELINKNO_bit at DMA_TCD28_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD29_CITER_ELINKNO absolute 0x400093B6;
    sbit  CITER0_DMA_TCD29_CITER_ELINKNO_bit at DMA_TCD29_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD29_CITER_ELINKNO_bit at DMA_TCD29_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD29_CITER_ELINKNO_bit at DMA_TCD29_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD29_CITER_ELINKNO_bit at DMA_TCD29_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD29_CITER_ELINKNO_bit at DMA_TCD29_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD29_CITER_ELINKNO_bit at DMA_TCD29_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD29_CITER_ELINKNO_bit at DMA_TCD29_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD29_CITER_ELINKNO_bit at DMA_TCD29_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD29_CITER_ELINKNO_bit at DMA_TCD29_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD29_CITER_ELINKNO_bit at DMA_TCD29_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD29_CITER_ELINKNO_bit at DMA_TCD29_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD29_CITER_ELINKNO_bit at DMA_TCD29_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD29_CITER_ELINKNO_bit at DMA_TCD29_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD29_CITER_ELINKNO_bit at DMA_TCD29_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD29_CITER_ELINKNO_bit at DMA_TCD29_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD29_CITER_ELINKNO_bit at DMA_TCD29_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD30_CITER_ELINKNO absolute 0x400093D6;
    sbit  CITER0_DMA_TCD30_CITER_ELINKNO_bit at DMA_TCD30_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD30_CITER_ELINKNO_bit at DMA_TCD30_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD30_CITER_ELINKNO_bit at DMA_TCD30_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD30_CITER_ELINKNO_bit at DMA_TCD30_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD30_CITER_ELINKNO_bit at DMA_TCD30_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD30_CITER_ELINKNO_bit at DMA_TCD30_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD30_CITER_ELINKNO_bit at DMA_TCD30_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD30_CITER_ELINKNO_bit at DMA_TCD30_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD30_CITER_ELINKNO_bit at DMA_TCD30_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD30_CITER_ELINKNO_bit at DMA_TCD30_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD30_CITER_ELINKNO_bit at DMA_TCD30_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD30_CITER_ELINKNO_bit at DMA_TCD30_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD30_CITER_ELINKNO_bit at DMA_TCD30_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD30_CITER_ELINKNO_bit at DMA_TCD30_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD30_CITER_ELINKNO_bit at DMA_TCD30_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD30_CITER_ELINKNO_bit at DMA_TCD30_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD31_CITER_ELINKNO absolute 0x400093F6;
    sbit  CITER0_DMA_TCD31_CITER_ELINKNO_bit at DMA_TCD31_CITER_ELINKNO.B0;
    sbit  CITER1_DMA_TCD31_CITER_ELINKNO_bit at DMA_TCD31_CITER_ELINKNO.B1;
    sbit  CITER2_DMA_TCD31_CITER_ELINKNO_bit at DMA_TCD31_CITER_ELINKNO.B2;
    sbit  CITER3_DMA_TCD31_CITER_ELINKNO_bit at DMA_TCD31_CITER_ELINKNO.B3;
    sbit  CITER4_DMA_TCD31_CITER_ELINKNO_bit at DMA_TCD31_CITER_ELINKNO.B4;
    sbit  CITER5_DMA_TCD31_CITER_ELINKNO_bit at DMA_TCD31_CITER_ELINKNO.B5;
    sbit  CITER6_DMA_TCD31_CITER_ELINKNO_bit at DMA_TCD31_CITER_ELINKNO.B6;
    sbit  CITER7_DMA_TCD31_CITER_ELINKNO_bit at DMA_TCD31_CITER_ELINKNO.B7;
    sbit  CITER8_DMA_TCD31_CITER_ELINKNO_bit at DMA_TCD31_CITER_ELINKNO.B8;
    sbit  CITER9_DMA_TCD31_CITER_ELINKNO_bit at DMA_TCD31_CITER_ELINKNO.B9;
    sbit  CITER10_DMA_TCD31_CITER_ELINKNO_bit at DMA_TCD31_CITER_ELINKNO.B10;
    sbit  CITER11_DMA_TCD31_CITER_ELINKNO_bit at DMA_TCD31_CITER_ELINKNO.B11;
    sbit  CITER12_DMA_TCD31_CITER_ELINKNO_bit at DMA_TCD31_CITER_ELINKNO.B12;
    sbit  CITER13_DMA_TCD31_CITER_ELINKNO_bit at DMA_TCD31_CITER_ELINKNO.B13;
    sbit  CITER14_DMA_TCD31_CITER_ELINKNO_bit at DMA_TCD31_CITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD31_CITER_ELINKNO_bit at DMA_TCD31_CITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD0_CITER_ELINKYES absolute 0x40009016;
    sbit  CITER0_DMA_TCD0_CITER_ELINKYES_bit at DMA_TCD0_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD0_CITER_ELINKYES_bit at DMA_TCD0_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD0_CITER_ELINKYES_bit at DMA_TCD0_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD0_CITER_ELINKYES_bit at DMA_TCD0_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD0_CITER_ELINKYES_bit at DMA_TCD0_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD0_CITER_ELINKYES_bit at DMA_TCD0_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD0_CITER_ELINKYES_bit at DMA_TCD0_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD0_CITER_ELINKYES_bit at DMA_TCD0_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD0_CITER_ELINKYES_bit at DMA_TCD0_CITER_ELINKYES.B8;
    const register unsigned short int LINKCH0 = 9;
    sbit  LINKCH0_bit at DMA_TCD0_CITER_ELINKYES.B9;
    const register unsigned short int LINKCH1 = 10;
    sbit  LINKCH1_bit at DMA_TCD0_CITER_ELINKYES.B10;
    const register unsigned short int LINKCH2 = 11;
    sbit  LINKCH2_bit at DMA_TCD0_CITER_ELINKYES.B11;
    const register unsigned short int LINKCH3 = 12;
    sbit  LINKCH3_bit at DMA_TCD0_CITER_ELINKYES.B12;
    const register unsigned short int LINKCH4 = 13;
    sbit  LINKCH4_bit at DMA_TCD0_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD0_CITER_ELINKYES_bit at DMA_TCD0_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD1_CITER_ELINKYES absolute 0x40009036;
    sbit  CITER0_DMA_TCD1_CITER_ELINKYES_bit at DMA_TCD1_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD1_CITER_ELINKYES_bit at DMA_TCD1_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD1_CITER_ELINKYES_bit at DMA_TCD1_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD1_CITER_ELINKYES_bit at DMA_TCD1_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD1_CITER_ELINKYES_bit at DMA_TCD1_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD1_CITER_ELINKYES_bit at DMA_TCD1_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD1_CITER_ELINKYES_bit at DMA_TCD1_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD1_CITER_ELINKYES_bit at DMA_TCD1_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD1_CITER_ELINKYES_bit at DMA_TCD1_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD1_CITER_ELINKYES_bit at DMA_TCD1_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD1_CITER_ELINKYES_bit at DMA_TCD1_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD1_CITER_ELINKYES_bit at DMA_TCD1_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD1_CITER_ELINKYES_bit at DMA_TCD1_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD1_CITER_ELINKYES_bit at DMA_TCD1_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD1_CITER_ELINKYES_bit at DMA_TCD1_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD2_CITER_ELINKYES absolute 0x40009056;
    sbit  CITER0_DMA_TCD2_CITER_ELINKYES_bit at DMA_TCD2_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD2_CITER_ELINKYES_bit at DMA_TCD2_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD2_CITER_ELINKYES_bit at DMA_TCD2_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD2_CITER_ELINKYES_bit at DMA_TCD2_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD2_CITER_ELINKYES_bit at DMA_TCD2_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD2_CITER_ELINKYES_bit at DMA_TCD2_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD2_CITER_ELINKYES_bit at DMA_TCD2_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD2_CITER_ELINKYES_bit at DMA_TCD2_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD2_CITER_ELINKYES_bit at DMA_TCD2_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD2_CITER_ELINKYES_bit at DMA_TCD2_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD2_CITER_ELINKYES_bit at DMA_TCD2_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD2_CITER_ELINKYES_bit at DMA_TCD2_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD2_CITER_ELINKYES_bit at DMA_TCD2_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD2_CITER_ELINKYES_bit at DMA_TCD2_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD2_CITER_ELINKYES_bit at DMA_TCD2_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD3_CITER_ELINKYES absolute 0x40009076;
    sbit  CITER0_DMA_TCD3_CITER_ELINKYES_bit at DMA_TCD3_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD3_CITER_ELINKYES_bit at DMA_TCD3_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD3_CITER_ELINKYES_bit at DMA_TCD3_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD3_CITER_ELINKYES_bit at DMA_TCD3_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD3_CITER_ELINKYES_bit at DMA_TCD3_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD3_CITER_ELINKYES_bit at DMA_TCD3_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD3_CITER_ELINKYES_bit at DMA_TCD3_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD3_CITER_ELINKYES_bit at DMA_TCD3_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD3_CITER_ELINKYES_bit at DMA_TCD3_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD3_CITER_ELINKYES_bit at DMA_TCD3_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD3_CITER_ELINKYES_bit at DMA_TCD3_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD3_CITER_ELINKYES_bit at DMA_TCD3_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD3_CITER_ELINKYES_bit at DMA_TCD3_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD3_CITER_ELINKYES_bit at DMA_TCD3_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD3_CITER_ELINKYES_bit at DMA_TCD3_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD4_CITER_ELINKYES absolute 0x40009096;
    sbit  CITER0_DMA_TCD4_CITER_ELINKYES_bit at DMA_TCD4_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD4_CITER_ELINKYES_bit at DMA_TCD4_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD4_CITER_ELINKYES_bit at DMA_TCD4_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD4_CITER_ELINKYES_bit at DMA_TCD4_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD4_CITER_ELINKYES_bit at DMA_TCD4_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD4_CITER_ELINKYES_bit at DMA_TCD4_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD4_CITER_ELINKYES_bit at DMA_TCD4_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD4_CITER_ELINKYES_bit at DMA_TCD4_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD4_CITER_ELINKYES_bit at DMA_TCD4_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD4_CITER_ELINKYES_bit at DMA_TCD4_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD4_CITER_ELINKYES_bit at DMA_TCD4_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD4_CITER_ELINKYES_bit at DMA_TCD4_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD4_CITER_ELINKYES_bit at DMA_TCD4_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD4_CITER_ELINKYES_bit at DMA_TCD4_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD4_CITER_ELINKYES_bit at DMA_TCD4_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD5_CITER_ELINKYES absolute 0x400090B6;
    sbit  CITER0_DMA_TCD5_CITER_ELINKYES_bit at DMA_TCD5_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD5_CITER_ELINKYES_bit at DMA_TCD5_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD5_CITER_ELINKYES_bit at DMA_TCD5_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD5_CITER_ELINKYES_bit at DMA_TCD5_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD5_CITER_ELINKYES_bit at DMA_TCD5_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD5_CITER_ELINKYES_bit at DMA_TCD5_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD5_CITER_ELINKYES_bit at DMA_TCD5_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD5_CITER_ELINKYES_bit at DMA_TCD5_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD5_CITER_ELINKYES_bit at DMA_TCD5_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD5_CITER_ELINKYES_bit at DMA_TCD5_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD5_CITER_ELINKYES_bit at DMA_TCD5_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD5_CITER_ELINKYES_bit at DMA_TCD5_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD5_CITER_ELINKYES_bit at DMA_TCD5_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD5_CITER_ELINKYES_bit at DMA_TCD5_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD5_CITER_ELINKYES_bit at DMA_TCD5_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD6_CITER_ELINKYES absolute 0x400090D6;
    sbit  CITER0_DMA_TCD6_CITER_ELINKYES_bit at DMA_TCD6_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD6_CITER_ELINKYES_bit at DMA_TCD6_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD6_CITER_ELINKYES_bit at DMA_TCD6_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD6_CITER_ELINKYES_bit at DMA_TCD6_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD6_CITER_ELINKYES_bit at DMA_TCD6_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD6_CITER_ELINKYES_bit at DMA_TCD6_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD6_CITER_ELINKYES_bit at DMA_TCD6_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD6_CITER_ELINKYES_bit at DMA_TCD6_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD6_CITER_ELINKYES_bit at DMA_TCD6_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD6_CITER_ELINKYES_bit at DMA_TCD6_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD6_CITER_ELINKYES_bit at DMA_TCD6_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD6_CITER_ELINKYES_bit at DMA_TCD6_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD6_CITER_ELINKYES_bit at DMA_TCD6_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD6_CITER_ELINKYES_bit at DMA_TCD6_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD6_CITER_ELINKYES_bit at DMA_TCD6_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD7_CITER_ELINKYES absolute 0x400090F6;
    sbit  CITER0_DMA_TCD7_CITER_ELINKYES_bit at DMA_TCD7_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD7_CITER_ELINKYES_bit at DMA_TCD7_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD7_CITER_ELINKYES_bit at DMA_TCD7_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD7_CITER_ELINKYES_bit at DMA_TCD7_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD7_CITER_ELINKYES_bit at DMA_TCD7_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD7_CITER_ELINKYES_bit at DMA_TCD7_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD7_CITER_ELINKYES_bit at DMA_TCD7_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD7_CITER_ELINKYES_bit at DMA_TCD7_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD7_CITER_ELINKYES_bit at DMA_TCD7_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD7_CITER_ELINKYES_bit at DMA_TCD7_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD7_CITER_ELINKYES_bit at DMA_TCD7_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD7_CITER_ELINKYES_bit at DMA_TCD7_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD7_CITER_ELINKYES_bit at DMA_TCD7_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD7_CITER_ELINKYES_bit at DMA_TCD7_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD7_CITER_ELINKYES_bit at DMA_TCD7_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD8_CITER_ELINKYES absolute 0x40009116;
    sbit  CITER0_DMA_TCD8_CITER_ELINKYES_bit at DMA_TCD8_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD8_CITER_ELINKYES_bit at DMA_TCD8_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD8_CITER_ELINKYES_bit at DMA_TCD8_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD8_CITER_ELINKYES_bit at DMA_TCD8_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD8_CITER_ELINKYES_bit at DMA_TCD8_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD8_CITER_ELINKYES_bit at DMA_TCD8_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD8_CITER_ELINKYES_bit at DMA_TCD8_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD8_CITER_ELINKYES_bit at DMA_TCD8_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD8_CITER_ELINKYES_bit at DMA_TCD8_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD8_CITER_ELINKYES_bit at DMA_TCD8_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD8_CITER_ELINKYES_bit at DMA_TCD8_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD8_CITER_ELINKYES_bit at DMA_TCD8_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD8_CITER_ELINKYES_bit at DMA_TCD8_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD8_CITER_ELINKYES_bit at DMA_TCD8_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD8_CITER_ELINKYES_bit at DMA_TCD8_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD9_CITER_ELINKYES absolute 0x40009136;
    sbit  CITER0_DMA_TCD9_CITER_ELINKYES_bit at DMA_TCD9_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD9_CITER_ELINKYES_bit at DMA_TCD9_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD9_CITER_ELINKYES_bit at DMA_TCD9_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD9_CITER_ELINKYES_bit at DMA_TCD9_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD9_CITER_ELINKYES_bit at DMA_TCD9_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD9_CITER_ELINKYES_bit at DMA_TCD9_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD9_CITER_ELINKYES_bit at DMA_TCD9_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD9_CITER_ELINKYES_bit at DMA_TCD9_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD9_CITER_ELINKYES_bit at DMA_TCD9_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD9_CITER_ELINKYES_bit at DMA_TCD9_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD9_CITER_ELINKYES_bit at DMA_TCD9_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD9_CITER_ELINKYES_bit at DMA_TCD9_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD9_CITER_ELINKYES_bit at DMA_TCD9_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD9_CITER_ELINKYES_bit at DMA_TCD9_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD9_CITER_ELINKYES_bit at DMA_TCD9_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD10_CITER_ELINKYES absolute 0x40009156;
    sbit  CITER0_DMA_TCD10_CITER_ELINKYES_bit at DMA_TCD10_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD10_CITER_ELINKYES_bit at DMA_TCD10_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD10_CITER_ELINKYES_bit at DMA_TCD10_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD10_CITER_ELINKYES_bit at DMA_TCD10_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD10_CITER_ELINKYES_bit at DMA_TCD10_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD10_CITER_ELINKYES_bit at DMA_TCD10_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD10_CITER_ELINKYES_bit at DMA_TCD10_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD10_CITER_ELINKYES_bit at DMA_TCD10_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD10_CITER_ELINKYES_bit at DMA_TCD10_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD10_CITER_ELINKYES_bit at DMA_TCD10_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD10_CITER_ELINKYES_bit at DMA_TCD10_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD10_CITER_ELINKYES_bit at DMA_TCD10_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD10_CITER_ELINKYES_bit at DMA_TCD10_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD10_CITER_ELINKYES_bit at DMA_TCD10_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD10_CITER_ELINKYES_bit at DMA_TCD10_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD11_CITER_ELINKYES absolute 0x40009176;
    sbit  CITER0_DMA_TCD11_CITER_ELINKYES_bit at DMA_TCD11_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD11_CITER_ELINKYES_bit at DMA_TCD11_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD11_CITER_ELINKYES_bit at DMA_TCD11_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD11_CITER_ELINKYES_bit at DMA_TCD11_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD11_CITER_ELINKYES_bit at DMA_TCD11_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD11_CITER_ELINKYES_bit at DMA_TCD11_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD11_CITER_ELINKYES_bit at DMA_TCD11_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD11_CITER_ELINKYES_bit at DMA_TCD11_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD11_CITER_ELINKYES_bit at DMA_TCD11_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD11_CITER_ELINKYES_bit at DMA_TCD11_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD11_CITER_ELINKYES_bit at DMA_TCD11_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD11_CITER_ELINKYES_bit at DMA_TCD11_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD11_CITER_ELINKYES_bit at DMA_TCD11_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD11_CITER_ELINKYES_bit at DMA_TCD11_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD11_CITER_ELINKYES_bit at DMA_TCD11_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD12_CITER_ELINKYES absolute 0x40009196;
    sbit  CITER0_DMA_TCD12_CITER_ELINKYES_bit at DMA_TCD12_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD12_CITER_ELINKYES_bit at DMA_TCD12_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD12_CITER_ELINKYES_bit at DMA_TCD12_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD12_CITER_ELINKYES_bit at DMA_TCD12_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD12_CITER_ELINKYES_bit at DMA_TCD12_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD12_CITER_ELINKYES_bit at DMA_TCD12_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD12_CITER_ELINKYES_bit at DMA_TCD12_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD12_CITER_ELINKYES_bit at DMA_TCD12_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD12_CITER_ELINKYES_bit at DMA_TCD12_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD12_CITER_ELINKYES_bit at DMA_TCD12_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD12_CITER_ELINKYES_bit at DMA_TCD12_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD12_CITER_ELINKYES_bit at DMA_TCD12_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD12_CITER_ELINKYES_bit at DMA_TCD12_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD12_CITER_ELINKYES_bit at DMA_TCD12_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD12_CITER_ELINKYES_bit at DMA_TCD12_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD13_CITER_ELINKYES absolute 0x400091B6;
    sbit  CITER0_DMA_TCD13_CITER_ELINKYES_bit at DMA_TCD13_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD13_CITER_ELINKYES_bit at DMA_TCD13_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD13_CITER_ELINKYES_bit at DMA_TCD13_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD13_CITER_ELINKYES_bit at DMA_TCD13_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD13_CITER_ELINKYES_bit at DMA_TCD13_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD13_CITER_ELINKYES_bit at DMA_TCD13_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD13_CITER_ELINKYES_bit at DMA_TCD13_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD13_CITER_ELINKYES_bit at DMA_TCD13_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD13_CITER_ELINKYES_bit at DMA_TCD13_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD13_CITER_ELINKYES_bit at DMA_TCD13_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD13_CITER_ELINKYES_bit at DMA_TCD13_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD13_CITER_ELINKYES_bit at DMA_TCD13_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD13_CITER_ELINKYES_bit at DMA_TCD13_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD13_CITER_ELINKYES_bit at DMA_TCD13_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD13_CITER_ELINKYES_bit at DMA_TCD13_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD14_CITER_ELINKYES absolute 0x400091D6;
    sbit  CITER0_DMA_TCD14_CITER_ELINKYES_bit at DMA_TCD14_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD14_CITER_ELINKYES_bit at DMA_TCD14_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD14_CITER_ELINKYES_bit at DMA_TCD14_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD14_CITER_ELINKYES_bit at DMA_TCD14_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD14_CITER_ELINKYES_bit at DMA_TCD14_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD14_CITER_ELINKYES_bit at DMA_TCD14_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD14_CITER_ELINKYES_bit at DMA_TCD14_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD14_CITER_ELINKYES_bit at DMA_TCD14_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD14_CITER_ELINKYES_bit at DMA_TCD14_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD14_CITER_ELINKYES_bit at DMA_TCD14_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD14_CITER_ELINKYES_bit at DMA_TCD14_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD14_CITER_ELINKYES_bit at DMA_TCD14_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD14_CITER_ELINKYES_bit at DMA_TCD14_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD14_CITER_ELINKYES_bit at DMA_TCD14_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD14_CITER_ELINKYES_bit at DMA_TCD14_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD15_CITER_ELINKYES absolute 0x400091F6;
    sbit  CITER0_DMA_TCD15_CITER_ELINKYES_bit at DMA_TCD15_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD15_CITER_ELINKYES_bit at DMA_TCD15_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD15_CITER_ELINKYES_bit at DMA_TCD15_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD15_CITER_ELINKYES_bit at DMA_TCD15_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD15_CITER_ELINKYES_bit at DMA_TCD15_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD15_CITER_ELINKYES_bit at DMA_TCD15_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD15_CITER_ELINKYES_bit at DMA_TCD15_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD15_CITER_ELINKYES_bit at DMA_TCD15_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD15_CITER_ELINKYES_bit at DMA_TCD15_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD15_CITER_ELINKYES_bit at DMA_TCD15_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD15_CITER_ELINKYES_bit at DMA_TCD15_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD15_CITER_ELINKYES_bit at DMA_TCD15_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD15_CITER_ELINKYES_bit at DMA_TCD15_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD15_CITER_ELINKYES_bit at DMA_TCD15_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD15_CITER_ELINKYES_bit at DMA_TCD15_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD16_CITER_ELINKYES absolute 0x40009216;
    sbit  CITER0_DMA_TCD16_CITER_ELINKYES_bit at DMA_TCD16_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD16_CITER_ELINKYES_bit at DMA_TCD16_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD16_CITER_ELINKYES_bit at DMA_TCD16_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD16_CITER_ELINKYES_bit at DMA_TCD16_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD16_CITER_ELINKYES_bit at DMA_TCD16_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD16_CITER_ELINKYES_bit at DMA_TCD16_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD16_CITER_ELINKYES_bit at DMA_TCD16_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD16_CITER_ELINKYES_bit at DMA_TCD16_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD16_CITER_ELINKYES_bit at DMA_TCD16_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD16_CITER_ELINKYES_bit at DMA_TCD16_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD16_CITER_ELINKYES_bit at DMA_TCD16_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD16_CITER_ELINKYES_bit at DMA_TCD16_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD16_CITER_ELINKYES_bit at DMA_TCD16_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD16_CITER_ELINKYES_bit at DMA_TCD16_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD16_CITER_ELINKYES_bit at DMA_TCD16_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD17_CITER_ELINKYES absolute 0x40009236;
    sbit  CITER0_DMA_TCD17_CITER_ELINKYES_bit at DMA_TCD17_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD17_CITER_ELINKYES_bit at DMA_TCD17_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD17_CITER_ELINKYES_bit at DMA_TCD17_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD17_CITER_ELINKYES_bit at DMA_TCD17_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD17_CITER_ELINKYES_bit at DMA_TCD17_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD17_CITER_ELINKYES_bit at DMA_TCD17_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD17_CITER_ELINKYES_bit at DMA_TCD17_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD17_CITER_ELINKYES_bit at DMA_TCD17_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD17_CITER_ELINKYES_bit at DMA_TCD17_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD17_CITER_ELINKYES_bit at DMA_TCD17_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD17_CITER_ELINKYES_bit at DMA_TCD17_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD17_CITER_ELINKYES_bit at DMA_TCD17_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD17_CITER_ELINKYES_bit at DMA_TCD17_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD17_CITER_ELINKYES_bit at DMA_TCD17_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD17_CITER_ELINKYES_bit at DMA_TCD17_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD18_CITER_ELINKYES absolute 0x40009256;
    sbit  CITER0_DMA_TCD18_CITER_ELINKYES_bit at DMA_TCD18_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD18_CITER_ELINKYES_bit at DMA_TCD18_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD18_CITER_ELINKYES_bit at DMA_TCD18_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD18_CITER_ELINKYES_bit at DMA_TCD18_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD18_CITER_ELINKYES_bit at DMA_TCD18_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD18_CITER_ELINKYES_bit at DMA_TCD18_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD18_CITER_ELINKYES_bit at DMA_TCD18_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD18_CITER_ELINKYES_bit at DMA_TCD18_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD18_CITER_ELINKYES_bit at DMA_TCD18_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD18_CITER_ELINKYES_bit at DMA_TCD18_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD18_CITER_ELINKYES_bit at DMA_TCD18_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD18_CITER_ELINKYES_bit at DMA_TCD18_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD18_CITER_ELINKYES_bit at DMA_TCD18_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD18_CITER_ELINKYES_bit at DMA_TCD18_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD18_CITER_ELINKYES_bit at DMA_TCD18_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD19_CITER_ELINKYES absolute 0x40009276;
    sbit  CITER0_DMA_TCD19_CITER_ELINKYES_bit at DMA_TCD19_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD19_CITER_ELINKYES_bit at DMA_TCD19_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD19_CITER_ELINKYES_bit at DMA_TCD19_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD19_CITER_ELINKYES_bit at DMA_TCD19_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD19_CITER_ELINKYES_bit at DMA_TCD19_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD19_CITER_ELINKYES_bit at DMA_TCD19_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD19_CITER_ELINKYES_bit at DMA_TCD19_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD19_CITER_ELINKYES_bit at DMA_TCD19_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD19_CITER_ELINKYES_bit at DMA_TCD19_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD19_CITER_ELINKYES_bit at DMA_TCD19_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD19_CITER_ELINKYES_bit at DMA_TCD19_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD19_CITER_ELINKYES_bit at DMA_TCD19_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD19_CITER_ELINKYES_bit at DMA_TCD19_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD19_CITER_ELINKYES_bit at DMA_TCD19_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD19_CITER_ELINKYES_bit at DMA_TCD19_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD20_CITER_ELINKYES absolute 0x40009296;
    sbit  CITER0_DMA_TCD20_CITER_ELINKYES_bit at DMA_TCD20_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD20_CITER_ELINKYES_bit at DMA_TCD20_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD20_CITER_ELINKYES_bit at DMA_TCD20_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD20_CITER_ELINKYES_bit at DMA_TCD20_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD20_CITER_ELINKYES_bit at DMA_TCD20_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD20_CITER_ELINKYES_bit at DMA_TCD20_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD20_CITER_ELINKYES_bit at DMA_TCD20_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD20_CITER_ELINKYES_bit at DMA_TCD20_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD20_CITER_ELINKYES_bit at DMA_TCD20_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD20_CITER_ELINKYES_bit at DMA_TCD20_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD20_CITER_ELINKYES_bit at DMA_TCD20_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD20_CITER_ELINKYES_bit at DMA_TCD20_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD20_CITER_ELINKYES_bit at DMA_TCD20_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD20_CITER_ELINKYES_bit at DMA_TCD20_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD20_CITER_ELINKYES_bit at DMA_TCD20_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD21_CITER_ELINKYES absolute 0x400092B6;
    sbit  CITER0_DMA_TCD21_CITER_ELINKYES_bit at DMA_TCD21_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD21_CITER_ELINKYES_bit at DMA_TCD21_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD21_CITER_ELINKYES_bit at DMA_TCD21_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD21_CITER_ELINKYES_bit at DMA_TCD21_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD21_CITER_ELINKYES_bit at DMA_TCD21_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD21_CITER_ELINKYES_bit at DMA_TCD21_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD21_CITER_ELINKYES_bit at DMA_TCD21_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD21_CITER_ELINKYES_bit at DMA_TCD21_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD21_CITER_ELINKYES_bit at DMA_TCD21_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD21_CITER_ELINKYES_bit at DMA_TCD21_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD21_CITER_ELINKYES_bit at DMA_TCD21_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD21_CITER_ELINKYES_bit at DMA_TCD21_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD21_CITER_ELINKYES_bit at DMA_TCD21_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD21_CITER_ELINKYES_bit at DMA_TCD21_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD21_CITER_ELINKYES_bit at DMA_TCD21_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD22_CITER_ELINKYES absolute 0x400092D6;
    sbit  CITER0_DMA_TCD22_CITER_ELINKYES_bit at DMA_TCD22_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD22_CITER_ELINKYES_bit at DMA_TCD22_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD22_CITER_ELINKYES_bit at DMA_TCD22_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD22_CITER_ELINKYES_bit at DMA_TCD22_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD22_CITER_ELINKYES_bit at DMA_TCD22_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD22_CITER_ELINKYES_bit at DMA_TCD22_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD22_CITER_ELINKYES_bit at DMA_TCD22_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD22_CITER_ELINKYES_bit at DMA_TCD22_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD22_CITER_ELINKYES_bit at DMA_TCD22_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD22_CITER_ELINKYES_bit at DMA_TCD22_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD22_CITER_ELINKYES_bit at DMA_TCD22_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD22_CITER_ELINKYES_bit at DMA_TCD22_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD22_CITER_ELINKYES_bit at DMA_TCD22_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD22_CITER_ELINKYES_bit at DMA_TCD22_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD22_CITER_ELINKYES_bit at DMA_TCD22_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD23_CITER_ELINKYES absolute 0x400092F6;
    sbit  CITER0_DMA_TCD23_CITER_ELINKYES_bit at DMA_TCD23_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD23_CITER_ELINKYES_bit at DMA_TCD23_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD23_CITER_ELINKYES_bit at DMA_TCD23_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD23_CITER_ELINKYES_bit at DMA_TCD23_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD23_CITER_ELINKYES_bit at DMA_TCD23_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD23_CITER_ELINKYES_bit at DMA_TCD23_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD23_CITER_ELINKYES_bit at DMA_TCD23_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD23_CITER_ELINKYES_bit at DMA_TCD23_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD23_CITER_ELINKYES_bit at DMA_TCD23_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD23_CITER_ELINKYES_bit at DMA_TCD23_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD23_CITER_ELINKYES_bit at DMA_TCD23_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD23_CITER_ELINKYES_bit at DMA_TCD23_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD23_CITER_ELINKYES_bit at DMA_TCD23_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD23_CITER_ELINKYES_bit at DMA_TCD23_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD23_CITER_ELINKYES_bit at DMA_TCD23_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD24_CITER_ELINKYES absolute 0x40009316;
    sbit  CITER0_DMA_TCD24_CITER_ELINKYES_bit at DMA_TCD24_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD24_CITER_ELINKYES_bit at DMA_TCD24_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD24_CITER_ELINKYES_bit at DMA_TCD24_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD24_CITER_ELINKYES_bit at DMA_TCD24_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD24_CITER_ELINKYES_bit at DMA_TCD24_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD24_CITER_ELINKYES_bit at DMA_TCD24_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD24_CITER_ELINKYES_bit at DMA_TCD24_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD24_CITER_ELINKYES_bit at DMA_TCD24_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD24_CITER_ELINKYES_bit at DMA_TCD24_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD24_CITER_ELINKYES_bit at DMA_TCD24_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD24_CITER_ELINKYES_bit at DMA_TCD24_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD24_CITER_ELINKYES_bit at DMA_TCD24_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD24_CITER_ELINKYES_bit at DMA_TCD24_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD24_CITER_ELINKYES_bit at DMA_TCD24_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD24_CITER_ELINKYES_bit at DMA_TCD24_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD25_CITER_ELINKYES absolute 0x40009336;
    sbit  CITER0_DMA_TCD25_CITER_ELINKYES_bit at DMA_TCD25_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD25_CITER_ELINKYES_bit at DMA_TCD25_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD25_CITER_ELINKYES_bit at DMA_TCD25_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD25_CITER_ELINKYES_bit at DMA_TCD25_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD25_CITER_ELINKYES_bit at DMA_TCD25_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD25_CITER_ELINKYES_bit at DMA_TCD25_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD25_CITER_ELINKYES_bit at DMA_TCD25_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD25_CITER_ELINKYES_bit at DMA_TCD25_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD25_CITER_ELINKYES_bit at DMA_TCD25_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD25_CITER_ELINKYES_bit at DMA_TCD25_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD25_CITER_ELINKYES_bit at DMA_TCD25_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD25_CITER_ELINKYES_bit at DMA_TCD25_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD25_CITER_ELINKYES_bit at DMA_TCD25_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD25_CITER_ELINKYES_bit at DMA_TCD25_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD25_CITER_ELINKYES_bit at DMA_TCD25_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD26_CITER_ELINKYES absolute 0x40009356;
    sbit  CITER0_DMA_TCD26_CITER_ELINKYES_bit at DMA_TCD26_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD26_CITER_ELINKYES_bit at DMA_TCD26_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD26_CITER_ELINKYES_bit at DMA_TCD26_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD26_CITER_ELINKYES_bit at DMA_TCD26_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD26_CITER_ELINKYES_bit at DMA_TCD26_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD26_CITER_ELINKYES_bit at DMA_TCD26_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD26_CITER_ELINKYES_bit at DMA_TCD26_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD26_CITER_ELINKYES_bit at DMA_TCD26_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD26_CITER_ELINKYES_bit at DMA_TCD26_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD26_CITER_ELINKYES_bit at DMA_TCD26_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD26_CITER_ELINKYES_bit at DMA_TCD26_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD26_CITER_ELINKYES_bit at DMA_TCD26_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD26_CITER_ELINKYES_bit at DMA_TCD26_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD26_CITER_ELINKYES_bit at DMA_TCD26_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD26_CITER_ELINKYES_bit at DMA_TCD26_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD27_CITER_ELINKYES absolute 0x40009376;
    sbit  CITER0_DMA_TCD27_CITER_ELINKYES_bit at DMA_TCD27_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD27_CITER_ELINKYES_bit at DMA_TCD27_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD27_CITER_ELINKYES_bit at DMA_TCD27_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD27_CITER_ELINKYES_bit at DMA_TCD27_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD27_CITER_ELINKYES_bit at DMA_TCD27_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD27_CITER_ELINKYES_bit at DMA_TCD27_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD27_CITER_ELINKYES_bit at DMA_TCD27_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD27_CITER_ELINKYES_bit at DMA_TCD27_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD27_CITER_ELINKYES_bit at DMA_TCD27_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD27_CITER_ELINKYES_bit at DMA_TCD27_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD27_CITER_ELINKYES_bit at DMA_TCD27_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD27_CITER_ELINKYES_bit at DMA_TCD27_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD27_CITER_ELINKYES_bit at DMA_TCD27_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD27_CITER_ELINKYES_bit at DMA_TCD27_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD27_CITER_ELINKYES_bit at DMA_TCD27_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD28_CITER_ELINKYES absolute 0x40009396;
    sbit  CITER0_DMA_TCD28_CITER_ELINKYES_bit at DMA_TCD28_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD28_CITER_ELINKYES_bit at DMA_TCD28_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD28_CITER_ELINKYES_bit at DMA_TCD28_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD28_CITER_ELINKYES_bit at DMA_TCD28_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD28_CITER_ELINKYES_bit at DMA_TCD28_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD28_CITER_ELINKYES_bit at DMA_TCD28_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD28_CITER_ELINKYES_bit at DMA_TCD28_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD28_CITER_ELINKYES_bit at DMA_TCD28_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD28_CITER_ELINKYES_bit at DMA_TCD28_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD28_CITER_ELINKYES_bit at DMA_TCD28_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD28_CITER_ELINKYES_bit at DMA_TCD28_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD28_CITER_ELINKYES_bit at DMA_TCD28_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD28_CITER_ELINKYES_bit at DMA_TCD28_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD28_CITER_ELINKYES_bit at DMA_TCD28_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD28_CITER_ELINKYES_bit at DMA_TCD28_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD29_CITER_ELINKYES absolute 0x400093B6;
    sbit  CITER0_DMA_TCD29_CITER_ELINKYES_bit at DMA_TCD29_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD29_CITER_ELINKYES_bit at DMA_TCD29_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD29_CITER_ELINKYES_bit at DMA_TCD29_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD29_CITER_ELINKYES_bit at DMA_TCD29_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD29_CITER_ELINKYES_bit at DMA_TCD29_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD29_CITER_ELINKYES_bit at DMA_TCD29_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD29_CITER_ELINKYES_bit at DMA_TCD29_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD29_CITER_ELINKYES_bit at DMA_TCD29_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD29_CITER_ELINKYES_bit at DMA_TCD29_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD29_CITER_ELINKYES_bit at DMA_TCD29_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD29_CITER_ELINKYES_bit at DMA_TCD29_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD29_CITER_ELINKYES_bit at DMA_TCD29_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD29_CITER_ELINKYES_bit at DMA_TCD29_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD29_CITER_ELINKYES_bit at DMA_TCD29_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD29_CITER_ELINKYES_bit at DMA_TCD29_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD30_CITER_ELINKYES absolute 0x400093D6;
    sbit  CITER0_DMA_TCD30_CITER_ELINKYES_bit at DMA_TCD30_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD30_CITER_ELINKYES_bit at DMA_TCD30_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD30_CITER_ELINKYES_bit at DMA_TCD30_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD30_CITER_ELINKYES_bit at DMA_TCD30_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD30_CITER_ELINKYES_bit at DMA_TCD30_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD30_CITER_ELINKYES_bit at DMA_TCD30_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD30_CITER_ELINKYES_bit at DMA_TCD30_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD30_CITER_ELINKYES_bit at DMA_TCD30_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD30_CITER_ELINKYES_bit at DMA_TCD30_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD30_CITER_ELINKYES_bit at DMA_TCD30_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD30_CITER_ELINKYES_bit at DMA_TCD30_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD30_CITER_ELINKYES_bit at DMA_TCD30_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD30_CITER_ELINKYES_bit at DMA_TCD30_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD30_CITER_ELINKYES_bit at DMA_TCD30_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD30_CITER_ELINKYES_bit at DMA_TCD30_CITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD31_CITER_ELINKYES absolute 0x400093F6;
    sbit  CITER0_DMA_TCD31_CITER_ELINKYES_bit at DMA_TCD31_CITER_ELINKYES.B0;
    sbit  CITER1_DMA_TCD31_CITER_ELINKYES_bit at DMA_TCD31_CITER_ELINKYES.B1;
    sbit  CITER2_DMA_TCD31_CITER_ELINKYES_bit at DMA_TCD31_CITER_ELINKYES.B2;
    sbit  CITER3_DMA_TCD31_CITER_ELINKYES_bit at DMA_TCD31_CITER_ELINKYES.B3;
    sbit  CITER4_DMA_TCD31_CITER_ELINKYES_bit at DMA_TCD31_CITER_ELINKYES.B4;
    sbit  CITER5_DMA_TCD31_CITER_ELINKYES_bit at DMA_TCD31_CITER_ELINKYES.B5;
    sbit  CITER6_DMA_TCD31_CITER_ELINKYES_bit at DMA_TCD31_CITER_ELINKYES.B6;
    sbit  CITER7_DMA_TCD31_CITER_ELINKYES_bit at DMA_TCD31_CITER_ELINKYES.B7;
    sbit  CITER8_DMA_TCD31_CITER_ELINKYES_bit at DMA_TCD31_CITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD31_CITER_ELINKYES_bit at DMA_TCD31_CITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD31_CITER_ELINKYES_bit at DMA_TCD31_CITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD31_CITER_ELINKYES_bit at DMA_TCD31_CITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD31_CITER_ELINKYES_bit at DMA_TCD31_CITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD31_CITER_ELINKYES_bit at DMA_TCD31_CITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD31_CITER_ELINKYES_bit at DMA_TCD31_CITER_ELINKYES.B15;

sfr unsigned long   volatile DMA_TCD0_DLASTSGA    absolute 0x40009018;
    const register unsigned short int DLASTSGA0 = 0;
    sbit  DLASTSGA0_bit at DMA_TCD0_DLASTSGA.B0;
    const register unsigned short int DLASTSGA1 = 1;
    sbit  DLASTSGA1_bit at DMA_TCD0_DLASTSGA.B1;
    const register unsigned short int DLASTSGA2 = 2;
    sbit  DLASTSGA2_bit at DMA_TCD0_DLASTSGA.B2;
    const register unsigned short int DLASTSGA3 = 3;
    sbit  DLASTSGA3_bit at DMA_TCD0_DLASTSGA.B3;
    const register unsigned short int DLASTSGA4 = 4;
    sbit  DLASTSGA4_bit at DMA_TCD0_DLASTSGA.B4;
    const register unsigned short int DLASTSGA5 = 5;
    sbit  DLASTSGA5_bit at DMA_TCD0_DLASTSGA.B5;
    const register unsigned short int DLASTSGA6 = 6;
    sbit  DLASTSGA6_bit at DMA_TCD0_DLASTSGA.B6;
    const register unsigned short int DLASTSGA7 = 7;
    sbit  DLASTSGA7_bit at DMA_TCD0_DLASTSGA.B7;
    const register unsigned short int DLASTSGA8 = 8;
    sbit  DLASTSGA8_bit at DMA_TCD0_DLASTSGA.B8;
    const register unsigned short int DLASTSGA9 = 9;
    sbit  DLASTSGA9_bit at DMA_TCD0_DLASTSGA.B9;
    const register unsigned short int DLASTSGA10 = 10;
    sbit  DLASTSGA10_bit at DMA_TCD0_DLASTSGA.B10;
    const register unsigned short int DLASTSGA11 = 11;
    sbit  DLASTSGA11_bit at DMA_TCD0_DLASTSGA.B11;
    const register unsigned short int DLASTSGA12 = 12;
    sbit  DLASTSGA12_bit at DMA_TCD0_DLASTSGA.B12;
    const register unsigned short int DLASTSGA13 = 13;
    sbit  DLASTSGA13_bit at DMA_TCD0_DLASTSGA.B13;
    const register unsigned short int DLASTSGA14 = 14;
    sbit  DLASTSGA14_bit at DMA_TCD0_DLASTSGA.B14;
    const register unsigned short int DLASTSGA15 = 15;
    sbit  DLASTSGA15_bit at DMA_TCD0_DLASTSGA.B15;
    const register unsigned short int DLASTSGA16 = 16;
    sbit  DLASTSGA16_bit at DMA_TCD0_DLASTSGA.B16;
    const register unsigned short int DLASTSGA17 = 17;
    sbit  DLASTSGA17_bit at DMA_TCD0_DLASTSGA.B17;
    const register unsigned short int DLASTSGA18 = 18;
    sbit  DLASTSGA18_bit at DMA_TCD0_DLASTSGA.B18;
    const register unsigned short int DLASTSGA19 = 19;
    sbit  DLASTSGA19_bit at DMA_TCD0_DLASTSGA.B19;
    const register unsigned short int DLASTSGA20 = 20;
    sbit  DLASTSGA20_bit at DMA_TCD0_DLASTSGA.B20;
    const register unsigned short int DLASTSGA21 = 21;
    sbit  DLASTSGA21_bit at DMA_TCD0_DLASTSGA.B21;
    const register unsigned short int DLASTSGA22 = 22;
    sbit  DLASTSGA22_bit at DMA_TCD0_DLASTSGA.B22;
    const register unsigned short int DLASTSGA23 = 23;
    sbit  DLASTSGA23_bit at DMA_TCD0_DLASTSGA.B23;
    const register unsigned short int DLASTSGA24 = 24;
    sbit  DLASTSGA24_bit at DMA_TCD0_DLASTSGA.B24;
    const register unsigned short int DLASTSGA25 = 25;
    sbit  DLASTSGA25_bit at DMA_TCD0_DLASTSGA.B25;
    const register unsigned short int DLASTSGA26 = 26;
    sbit  DLASTSGA26_bit at DMA_TCD0_DLASTSGA.B26;
    const register unsigned short int DLASTSGA27 = 27;
    sbit  DLASTSGA27_bit at DMA_TCD0_DLASTSGA.B27;
    const register unsigned short int DLASTSGA28 = 28;
    sbit  DLASTSGA28_bit at DMA_TCD0_DLASTSGA.B28;
    const register unsigned short int DLASTSGA29 = 29;
    sbit  DLASTSGA29_bit at DMA_TCD0_DLASTSGA.B29;
    const register unsigned short int DLASTSGA30 = 30;
    sbit  DLASTSGA30_bit at DMA_TCD0_DLASTSGA.B30;
    const register unsigned short int DLASTSGA31 = 31;
    sbit  DLASTSGA31_bit at DMA_TCD0_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD1_DLASTSGA    absolute 0x40009038;
    sbit  DLASTSGA0_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD1_DLASTSGA_bit at DMA_TCD1_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD2_DLASTSGA    absolute 0x40009058;
    sbit  DLASTSGA0_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD2_DLASTSGA_bit at DMA_TCD2_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD3_DLASTSGA    absolute 0x40009078;
    sbit  DLASTSGA0_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD3_DLASTSGA_bit at DMA_TCD3_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD4_DLASTSGA    absolute 0x40009098;
    sbit  DLASTSGA0_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD4_DLASTSGA_bit at DMA_TCD4_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD5_DLASTSGA    absolute 0x400090B8;
    sbit  DLASTSGA0_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD5_DLASTSGA_bit at DMA_TCD5_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD6_DLASTSGA    absolute 0x400090D8;
    sbit  DLASTSGA0_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD6_DLASTSGA_bit at DMA_TCD6_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD7_DLASTSGA    absolute 0x400090F8;
    sbit  DLASTSGA0_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD7_DLASTSGA_bit at DMA_TCD7_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD8_DLASTSGA    absolute 0x40009118;
    sbit  DLASTSGA0_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD8_DLASTSGA_bit at DMA_TCD8_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD9_DLASTSGA    absolute 0x40009138;
    sbit  DLASTSGA0_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD9_DLASTSGA_bit at DMA_TCD9_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD10_DLASTSGA   absolute 0x40009158;
    sbit  DLASTSGA0_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD10_DLASTSGA_bit at DMA_TCD10_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD11_DLASTSGA   absolute 0x40009178;
    sbit  DLASTSGA0_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD11_DLASTSGA_bit at DMA_TCD11_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD12_DLASTSGA   absolute 0x40009198;
    sbit  DLASTSGA0_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD12_DLASTSGA_bit at DMA_TCD12_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD13_DLASTSGA   absolute 0x400091B8;
    sbit  DLASTSGA0_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD13_DLASTSGA_bit at DMA_TCD13_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD14_DLASTSGA   absolute 0x400091D8;
    sbit  DLASTSGA0_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD14_DLASTSGA_bit at DMA_TCD14_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD15_DLASTSGA   absolute 0x400091F8;
    sbit  DLASTSGA0_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD15_DLASTSGA_bit at DMA_TCD15_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD16_DLASTSGA   absolute 0x40009218;
    sbit  DLASTSGA0_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD16_DLASTSGA_bit at DMA_TCD16_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD17_DLASTSGA   absolute 0x40009238;
    sbit  DLASTSGA0_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD17_DLASTSGA_bit at DMA_TCD17_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD18_DLASTSGA   absolute 0x40009258;
    sbit  DLASTSGA0_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD18_DLASTSGA_bit at DMA_TCD18_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD19_DLASTSGA   absolute 0x40009278;
    sbit  DLASTSGA0_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD19_DLASTSGA_bit at DMA_TCD19_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD20_DLASTSGA   absolute 0x40009298;
    sbit  DLASTSGA0_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD20_DLASTSGA_bit at DMA_TCD20_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD21_DLASTSGA   absolute 0x400092B8;
    sbit  DLASTSGA0_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD21_DLASTSGA_bit at DMA_TCD21_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD22_DLASTSGA   absolute 0x400092D8;
    sbit  DLASTSGA0_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD22_DLASTSGA_bit at DMA_TCD22_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD23_DLASTSGA   absolute 0x400092F8;
    sbit  DLASTSGA0_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD23_DLASTSGA_bit at DMA_TCD23_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD24_DLASTSGA   absolute 0x40009318;
    sbit  DLASTSGA0_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD24_DLASTSGA_bit at DMA_TCD24_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD25_DLASTSGA   absolute 0x40009338;
    sbit  DLASTSGA0_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD25_DLASTSGA_bit at DMA_TCD25_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD26_DLASTSGA   absolute 0x40009358;
    sbit  DLASTSGA0_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD26_DLASTSGA_bit at DMA_TCD26_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD27_DLASTSGA   absolute 0x40009378;
    sbit  DLASTSGA0_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD27_DLASTSGA_bit at DMA_TCD27_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD28_DLASTSGA   absolute 0x40009398;
    sbit  DLASTSGA0_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD28_DLASTSGA_bit at DMA_TCD28_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD29_DLASTSGA   absolute 0x400093B8;
    sbit  DLASTSGA0_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD29_DLASTSGA_bit at DMA_TCD29_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD30_DLASTSGA   absolute 0x400093D8;
    sbit  DLASTSGA0_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD30_DLASTSGA_bit at DMA_TCD30_DLASTSGA.B31;

sfr unsigned long   volatile DMA_TCD31_DLASTSGA   absolute 0x400093F8;
    sbit  DLASTSGA0_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B0;
    sbit  DLASTSGA1_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B1;
    sbit  DLASTSGA2_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B2;
    sbit  DLASTSGA3_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B3;
    sbit  DLASTSGA4_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B4;
    sbit  DLASTSGA5_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B5;
    sbit  DLASTSGA6_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B6;
    sbit  DLASTSGA7_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B7;
    sbit  DLASTSGA8_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B8;
    sbit  DLASTSGA9_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B9;
    sbit  DLASTSGA10_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B10;
    sbit  DLASTSGA11_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B11;
    sbit  DLASTSGA12_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B12;
    sbit  DLASTSGA13_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B13;
    sbit  DLASTSGA14_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B14;
    sbit  DLASTSGA15_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B15;
    sbit  DLASTSGA16_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B16;
    sbit  DLASTSGA17_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B17;
    sbit  DLASTSGA18_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B18;
    sbit  DLASTSGA19_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B19;
    sbit  DLASTSGA20_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B20;
    sbit  DLASTSGA21_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B21;
    sbit  DLASTSGA22_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B22;
    sbit  DLASTSGA23_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B23;
    sbit  DLASTSGA24_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B24;
    sbit  DLASTSGA25_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B25;
    sbit  DLASTSGA26_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B26;
    sbit  DLASTSGA27_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B27;
    sbit  DLASTSGA28_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B28;
    sbit  DLASTSGA29_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B29;
    sbit  DLASTSGA30_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B30;
    sbit  DLASTSGA31_DMA_TCD31_DLASTSGA_bit at DMA_TCD31_DLASTSGA.B31;

sfr unsigned int   volatile DMA_TCD0_CSR         absolute 0x4000901C;
    const register unsigned short int START = 0;
    sbit  START_bit at DMA_TCD0_CSR.B0;
    const register unsigned short int INTMAJOR = 1;
    sbit  INTMAJOR_bit at DMA_TCD0_CSR.B1;
    const register unsigned short int INTHALF = 2;
    sbit  INTHALF_bit at DMA_TCD0_CSR.B2;
    const register unsigned short int DREQ = 3;
    sbit  DREQ_bit at DMA_TCD0_CSR.B3;
    const register unsigned short int ESG = 4;
    sbit  ESG_bit at DMA_TCD0_CSR.B4;
    const register unsigned short int MAJORELINK = 5;
    sbit  MAJORELINK_bit at DMA_TCD0_CSR.B5;
    const register unsigned short int ACTIVE = 6;
    sbit  ACTIVE_bit at DMA_TCD0_CSR.B6;
    const register unsigned short int DONE = 7;
    sbit  DONE_bit at DMA_TCD0_CSR.B7;
    const register unsigned short int MAJORLINKCH0 = 8;
    sbit  MAJORLINKCH0_bit at DMA_TCD0_CSR.B8;
    const register unsigned short int MAJORLINKCH1 = 9;
    sbit  MAJORLINKCH1_bit at DMA_TCD0_CSR.B9;
    const register unsigned short int MAJORLINKCH2 = 10;
    sbit  MAJORLINKCH2_bit at DMA_TCD0_CSR.B10;
    const register unsigned short int MAJORLINKCH3 = 11;
    sbit  MAJORLINKCH3_bit at DMA_TCD0_CSR.B11;
    const register unsigned short int MAJORLINKCH4 = 12;
    sbit  MAJORLINKCH4_bit at DMA_TCD0_CSR.B12;
    const register unsigned short int BWC0 = 14;
    sbit  BWC0_bit at DMA_TCD0_CSR.B14;
    const register unsigned short int BWC1 = 15;
    sbit  BWC1_bit at DMA_TCD0_CSR.B15;

sfr unsigned int   volatile DMA_TCD1_CSR         absolute 0x4000903C;
    sbit  START_DMA_TCD1_CSR_bit at DMA_TCD1_CSR.B0;
    sbit  INTMAJOR_DMA_TCD1_CSR_bit at DMA_TCD1_CSR.B1;
    sbit  INTHALF_DMA_TCD1_CSR_bit at DMA_TCD1_CSR.B2;
    sbit  DREQ_DMA_TCD1_CSR_bit at DMA_TCD1_CSR.B3;
    sbit  ESG_DMA_TCD1_CSR_bit at DMA_TCD1_CSR.B4;
    sbit  MAJORELINK_DMA_TCD1_CSR_bit at DMA_TCD1_CSR.B5;
    sbit  ACTIVE_DMA_TCD1_CSR_bit at DMA_TCD1_CSR.B6;
    sbit  DONE_DMA_TCD1_CSR_bit at DMA_TCD1_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD1_CSR_bit at DMA_TCD1_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD1_CSR_bit at DMA_TCD1_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD1_CSR_bit at DMA_TCD1_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD1_CSR_bit at DMA_TCD1_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD1_CSR_bit at DMA_TCD1_CSR.B12;
    sbit  BWC0_DMA_TCD1_CSR_bit at DMA_TCD1_CSR.B14;
    sbit  BWC1_DMA_TCD1_CSR_bit at DMA_TCD1_CSR.B15;

sfr unsigned int   volatile DMA_TCD2_CSR         absolute 0x4000905C;
    sbit  START_DMA_TCD2_CSR_bit at DMA_TCD2_CSR.B0;
    sbit  INTMAJOR_DMA_TCD2_CSR_bit at DMA_TCD2_CSR.B1;
    sbit  INTHALF_DMA_TCD2_CSR_bit at DMA_TCD2_CSR.B2;
    sbit  DREQ_DMA_TCD2_CSR_bit at DMA_TCD2_CSR.B3;
    sbit  ESG_DMA_TCD2_CSR_bit at DMA_TCD2_CSR.B4;
    sbit  MAJORELINK_DMA_TCD2_CSR_bit at DMA_TCD2_CSR.B5;
    sbit  ACTIVE_DMA_TCD2_CSR_bit at DMA_TCD2_CSR.B6;
    sbit  DONE_DMA_TCD2_CSR_bit at DMA_TCD2_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD2_CSR_bit at DMA_TCD2_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD2_CSR_bit at DMA_TCD2_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD2_CSR_bit at DMA_TCD2_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD2_CSR_bit at DMA_TCD2_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD2_CSR_bit at DMA_TCD2_CSR.B12;
    sbit  BWC0_DMA_TCD2_CSR_bit at DMA_TCD2_CSR.B14;
    sbit  BWC1_DMA_TCD2_CSR_bit at DMA_TCD2_CSR.B15;

sfr unsigned int   volatile DMA_TCD3_CSR         absolute 0x4000907C;
    sbit  START_DMA_TCD3_CSR_bit at DMA_TCD3_CSR.B0;
    sbit  INTMAJOR_DMA_TCD3_CSR_bit at DMA_TCD3_CSR.B1;
    sbit  INTHALF_DMA_TCD3_CSR_bit at DMA_TCD3_CSR.B2;
    sbit  DREQ_DMA_TCD3_CSR_bit at DMA_TCD3_CSR.B3;
    sbit  ESG_DMA_TCD3_CSR_bit at DMA_TCD3_CSR.B4;
    sbit  MAJORELINK_DMA_TCD3_CSR_bit at DMA_TCD3_CSR.B5;
    sbit  ACTIVE_DMA_TCD3_CSR_bit at DMA_TCD3_CSR.B6;
    sbit  DONE_DMA_TCD3_CSR_bit at DMA_TCD3_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD3_CSR_bit at DMA_TCD3_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD3_CSR_bit at DMA_TCD3_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD3_CSR_bit at DMA_TCD3_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD3_CSR_bit at DMA_TCD3_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD3_CSR_bit at DMA_TCD3_CSR.B12;
    sbit  BWC0_DMA_TCD3_CSR_bit at DMA_TCD3_CSR.B14;
    sbit  BWC1_DMA_TCD3_CSR_bit at DMA_TCD3_CSR.B15;

sfr unsigned int   volatile DMA_TCD4_CSR         absolute 0x4000909C;
    sbit  START_DMA_TCD4_CSR_bit at DMA_TCD4_CSR.B0;
    sbit  INTMAJOR_DMA_TCD4_CSR_bit at DMA_TCD4_CSR.B1;
    sbit  INTHALF_DMA_TCD4_CSR_bit at DMA_TCD4_CSR.B2;
    sbit  DREQ_DMA_TCD4_CSR_bit at DMA_TCD4_CSR.B3;
    sbit  ESG_DMA_TCD4_CSR_bit at DMA_TCD4_CSR.B4;
    sbit  MAJORELINK_DMA_TCD4_CSR_bit at DMA_TCD4_CSR.B5;
    sbit  ACTIVE_DMA_TCD4_CSR_bit at DMA_TCD4_CSR.B6;
    sbit  DONE_DMA_TCD4_CSR_bit at DMA_TCD4_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD4_CSR_bit at DMA_TCD4_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD4_CSR_bit at DMA_TCD4_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD4_CSR_bit at DMA_TCD4_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD4_CSR_bit at DMA_TCD4_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD4_CSR_bit at DMA_TCD4_CSR.B12;
    sbit  BWC0_DMA_TCD4_CSR_bit at DMA_TCD4_CSR.B14;
    sbit  BWC1_DMA_TCD4_CSR_bit at DMA_TCD4_CSR.B15;

sfr unsigned int   volatile DMA_TCD5_CSR         absolute 0x400090BC;
    sbit  START_DMA_TCD5_CSR_bit at DMA_TCD5_CSR.B0;
    sbit  INTMAJOR_DMA_TCD5_CSR_bit at DMA_TCD5_CSR.B1;
    sbit  INTHALF_DMA_TCD5_CSR_bit at DMA_TCD5_CSR.B2;
    sbit  DREQ_DMA_TCD5_CSR_bit at DMA_TCD5_CSR.B3;
    sbit  ESG_DMA_TCD5_CSR_bit at DMA_TCD5_CSR.B4;
    sbit  MAJORELINK_DMA_TCD5_CSR_bit at DMA_TCD5_CSR.B5;
    sbit  ACTIVE_DMA_TCD5_CSR_bit at DMA_TCD5_CSR.B6;
    sbit  DONE_DMA_TCD5_CSR_bit at DMA_TCD5_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD5_CSR_bit at DMA_TCD5_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD5_CSR_bit at DMA_TCD5_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD5_CSR_bit at DMA_TCD5_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD5_CSR_bit at DMA_TCD5_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD5_CSR_bit at DMA_TCD5_CSR.B12;
    sbit  BWC0_DMA_TCD5_CSR_bit at DMA_TCD5_CSR.B14;
    sbit  BWC1_DMA_TCD5_CSR_bit at DMA_TCD5_CSR.B15;

sfr unsigned int   volatile DMA_TCD6_CSR         absolute 0x400090DC;
    sbit  START_DMA_TCD6_CSR_bit at DMA_TCD6_CSR.B0;
    sbit  INTMAJOR_DMA_TCD6_CSR_bit at DMA_TCD6_CSR.B1;
    sbit  INTHALF_DMA_TCD6_CSR_bit at DMA_TCD6_CSR.B2;
    sbit  DREQ_DMA_TCD6_CSR_bit at DMA_TCD6_CSR.B3;
    sbit  ESG_DMA_TCD6_CSR_bit at DMA_TCD6_CSR.B4;
    sbit  MAJORELINK_DMA_TCD6_CSR_bit at DMA_TCD6_CSR.B5;
    sbit  ACTIVE_DMA_TCD6_CSR_bit at DMA_TCD6_CSR.B6;
    sbit  DONE_DMA_TCD6_CSR_bit at DMA_TCD6_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD6_CSR_bit at DMA_TCD6_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD6_CSR_bit at DMA_TCD6_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD6_CSR_bit at DMA_TCD6_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD6_CSR_bit at DMA_TCD6_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD6_CSR_bit at DMA_TCD6_CSR.B12;
    sbit  BWC0_DMA_TCD6_CSR_bit at DMA_TCD6_CSR.B14;
    sbit  BWC1_DMA_TCD6_CSR_bit at DMA_TCD6_CSR.B15;

sfr unsigned int   volatile DMA_TCD7_CSR         absolute 0x400090FC;
    sbit  START_DMA_TCD7_CSR_bit at DMA_TCD7_CSR.B0;
    sbit  INTMAJOR_DMA_TCD7_CSR_bit at DMA_TCD7_CSR.B1;
    sbit  INTHALF_DMA_TCD7_CSR_bit at DMA_TCD7_CSR.B2;
    sbit  DREQ_DMA_TCD7_CSR_bit at DMA_TCD7_CSR.B3;
    sbit  ESG_DMA_TCD7_CSR_bit at DMA_TCD7_CSR.B4;
    sbit  MAJORELINK_DMA_TCD7_CSR_bit at DMA_TCD7_CSR.B5;
    sbit  ACTIVE_DMA_TCD7_CSR_bit at DMA_TCD7_CSR.B6;
    sbit  DONE_DMA_TCD7_CSR_bit at DMA_TCD7_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD7_CSR_bit at DMA_TCD7_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD7_CSR_bit at DMA_TCD7_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD7_CSR_bit at DMA_TCD7_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD7_CSR_bit at DMA_TCD7_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD7_CSR_bit at DMA_TCD7_CSR.B12;
    sbit  BWC0_DMA_TCD7_CSR_bit at DMA_TCD7_CSR.B14;
    sbit  BWC1_DMA_TCD7_CSR_bit at DMA_TCD7_CSR.B15;

sfr unsigned int   volatile DMA_TCD8_CSR         absolute 0x4000911C;
    sbit  START_DMA_TCD8_CSR_bit at DMA_TCD8_CSR.B0;
    sbit  INTMAJOR_DMA_TCD8_CSR_bit at DMA_TCD8_CSR.B1;
    sbit  INTHALF_DMA_TCD8_CSR_bit at DMA_TCD8_CSR.B2;
    sbit  DREQ_DMA_TCD8_CSR_bit at DMA_TCD8_CSR.B3;
    sbit  ESG_DMA_TCD8_CSR_bit at DMA_TCD8_CSR.B4;
    sbit  MAJORELINK_DMA_TCD8_CSR_bit at DMA_TCD8_CSR.B5;
    sbit  ACTIVE_DMA_TCD8_CSR_bit at DMA_TCD8_CSR.B6;
    sbit  DONE_DMA_TCD8_CSR_bit at DMA_TCD8_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD8_CSR_bit at DMA_TCD8_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD8_CSR_bit at DMA_TCD8_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD8_CSR_bit at DMA_TCD8_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD8_CSR_bit at DMA_TCD8_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD8_CSR_bit at DMA_TCD8_CSR.B12;
    sbit  BWC0_DMA_TCD8_CSR_bit at DMA_TCD8_CSR.B14;
    sbit  BWC1_DMA_TCD8_CSR_bit at DMA_TCD8_CSR.B15;

sfr unsigned int   volatile DMA_TCD9_CSR         absolute 0x4000913C;
    sbit  START_DMA_TCD9_CSR_bit at DMA_TCD9_CSR.B0;
    sbit  INTMAJOR_DMA_TCD9_CSR_bit at DMA_TCD9_CSR.B1;
    sbit  INTHALF_DMA_TCD9_CSR_bit at DMA_TCD9_CSR.B2;
    sbit  DREQ_DMA_TCD9_CSR_bit at DMA_TCD9_CSR.B3;
    sbit  ESG_DMA_TCD9_CSR_bit at DMA_TCD9_CSR.B4;
    sbit  MAJORELINK_DMA_TCD9_CSR_bit at DMA_TCD9_CSR.B5;
    sbit  ACTIVE_DMA_TCD9_CSR_bit at DMA_TCD9_CSR.B6;
    sbit  DONE_DMA_TCD9_CSR_bit at DMA_TCD9_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD9_CSR_bit at DMA_TCD9_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD9_CSR_bit at DMA_TCD9_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD9_CSR_bit at DMA_TCD9_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD9_CSR_bit at DMA_TCD9_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD9_CSR_bit at DMA_TCD9_CSR.B12;
    sbit  BWC0_DMA_TCD9_CSR_bit at DMA_TCD9_CSR.B14;
    sbit  BWC1_DMA_TCD9_CSR_bit at DMA_TCD9_CSR.B15;

sfr unsigned int   volatile DMA_TCD10_CSR        absolute 0x4000915C;
    sbit  START_DMA_TCD10_CSR_bit at DMA_TCD10_CSR.B0;
    sbit  INTMAJOR_DMA_TCD10_CSR_bit at DMA_TCD10_CSR.B1;
    sbit  INTHALF_DMA_TCD10_CSR_bit at DMA_TCD10_CSR.B2;
    sbit  DREQ_DMA_TCD10_CSR_bit at DMA_TCD10_CSR.B3;
    sbit  ESG_DMA_TCD10_CSR_bit at DMA_TCD10_CSR.B4;
    sbit  MAJORELINK_DMA_TCD10_CSR_bit at DMA_TCD10_CSR.B5;
    sbit  ACTIVE_DMA_TCD10_CSR_bit at DMA_TCD10_CSR.B6;
    sbit  DONE_DMA_TCD10_CSR_bit at DMA_TCD10_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD10_CSR_bit at DMA_TCD10_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD10_CSR_bit at DMA_TCD10_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD10_CSR_bit at DMA_TCD10_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD10_CSR_bit at DMA_TCD10_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD10_CSR_bit at DMA_TCD10_CSR.B12;
    sbit  BWC0_DMA_TCD10_CSR_bit at DMA_TCD10_CSR.B14;
    sbit  BWC1_DMA_TCD10_CSR_bit at DMA_TCD10_CSR.B15;

sfr unsigned int   volatile DMA_TCD11_CSR        absolute 0x4000917C;
    sbit  START_DMA_TCD11_CSR_bit at DMA_TCD11_CSR.B0;
    sbit  INTMAJOR_DMA_TCD11_CSR_bit at DMA_TCD11_CSR.B1;
    sbit  INTHALF_DMA_TCD11_CSR_bit at DMA_TCD11_CSR.B2;
    sbit  DREQ_DMA_TCD11_CSR_bit at DMA_TCD11_CSR.B3;
    sbit  ESG_DMA_TCD11_CSR_bit at DMA_TCD11_CSR.B4;
    sbit  MAJORELINK_DMA_TCD11_CSR_bit at DMA_TCD11_CSR.B5;
    sbit  ACTIVE_DMA_TCD11_CSR_bit at DMA_TCD11_CSR.B6;
    sbit  DONE_DMA_TCD11_CSR_bit at DMA_TCD11_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD11_CSR_bit at DMA_TCD11_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD11_CSR_bit at DMA_TCD11_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD11_CSR_bit at DMA_TCD11_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD11_CSR_bit at DMA_TCD11_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD11_CSR_bit at DMA_TCD11_CSR.B12;
    sbit  BWC0_DMA_TCD11_CSR_bit at DMA_TCD11_CSR.B14;
    sbit  BWC1_DMA_TCD11_CSR_bit at DMA_TCD11_CSR.B15;

sfr unsigned int   volatile DMA_TCD12_CSR        absolute 0x4000919C;
    sbit  START_DMA_TCD12_CSR_bit at DMA_TCD12_CSR.B0;
    sbit  INTMAJOR_DMA_TCD12_CSR_bit at DMA_TCD12_CSR.B1;
    sbit  INTHALF_DMA_TCD12_CSR_bit at DMA_TCD12_CSR.B2;
    sbit  DREQ_DMA_TCD12_CSR_bit at DMA_TCD12_CSR.B3;
    sbit  ESG_DMA_TCD12_CSR_bit at DMA_TCD12_CSR.B4;
    sbit  MAJORELINK_DMA_TCD12_CSR_bit at DMA_TCD12_CSR.B5;
    sbit  ACTIVE_DMA_TCD12_CSR_bit at DMA_TCD12_CSR.B6;
    sbit  DONE_DMA_TCD12_CSR_bit at DMA_TCD12_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD12_CSR_bit at DMA_TCD12_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD12_CSR_bit at DMA_TCD12_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD12_CSR_bit at DMA_TCD12_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD12_CSR_bit at DMA_TCD12_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD12_CSR_bit at DMA_TCD12_CSR.B12;
    sbit  BWC0_DMA_TCD12_CSR_bit at DMA_TCD12_CSR.B14;
    sbit  BWC1_DMA_TCD12_CSR_bit at DMA_TCD12_CSR.B15;

sfr unsigned int   volatile DMA_TCD13_CSR        absolute 0x400091BC;
    sbit  START_DMA_TCD13_CSR_bit at DMA_TCD13_CSR.B0;
    sbit  INTMAJOR_DMA_TCD13_CSR_bit at DMA_TCD13_CSR.B1;
    sbit  INTHALF_DMA_TCD13_CSR_bit at DMA_TCD13_CSR.B2;
    sbit  DREQ_DMA_TCD13_CSR_bit at DMA_TCD13_CSR.B3;
    sbit  ESG_DMA_TCD13_CSR_bit at DMA_TCD13_CSR.B4;
    sbit  MAJORELINK_DMA_TCD13_CSR_bit at DMA_TCD13_CSR.B5;
    sbit  ACTIVE_DMA_TCD13_CSR_bit at DMA_TCD13_CSR.B6;
    sbit  DONE_DMA_TCD13_CSR_bit at DMA_TCD13_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD13_CSR_bit at DMA_TCD13_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD13_CSR_bit at DMA_TCD13_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD13_CSR_bit at DMA_TCD13_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD13_CSR_bit at DMA_TCD13_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD13_CSR_bit at DMA_TCD13_CSR.B12;
    sbit  BWC0_DMA_TCD13_CSR_bit at DMA_TCD13_CSR.B14;
    sbit  BWC1_DMA_TCD13_CSR_bit at DMA_TCD13_CSR.B15;

sfr unsigned int   volatile DMA_TCD14_CSR        absolute 0x400091DC;
    sbit  START_DMA_TCD14_CSR_bit at DMA_TCD14_CSR.B0;
    sbit  INTMAJOR_DMA_TCD14_CSR_bit at DMA_TCD14_CSR.B1;
    sbit  INTHALF_DMA_TCD14_CSR_bit at DMA_TCD14_CSR.B2;
    sbit  DREQ_DMA_TCD14_CSR_bit at DMA_TCD14_CSR.B3;
    sbit  ESG_DMA_TCD14_CSR_bit at DMA_TCD14_CSR.B4;
    sbit  MAJORELINK_DMA_TCD14_CSR_bit at DMA_TCD14_CSR.B5;
    sbit  ACTIVE_DMA_TCD14_CSR_bit at DMA_TCD14_CSR.B6;
    sbit  DONE_DMA_TCD14_CSR_bit at DMA_TCD14_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD14_CSR_bit at DMA_TCD14_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD14_CSR_bit at DMA_TCD14_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD14_CSR_bit at DMA_TCD14_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD14_CSR_bit at DMA_TCD14_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD14_CSR_bit at DMA_TCD14_CSR.B12;
    sbit  BWC0_DMA_TCD14_CSR_bit at DMA_TCD14_CSR.B14;
    sbit  BWC1_DMA_TCD14_CSR_bit at DMA_TCD14_CSR.B15;

sfr unsigned int   volatile DMA_TCD15_CSR        absolute 0x400091FC;
    sbit  START_DMA_TCD15_CSR_bit at DMA_TCD15_CSR.B0;
    sbit  INTMAJOR_DMA_TCD15_CSR_bit at DMA_TCD15_CSR.B1;
    sbit  INTHALF_DMA_TCD15_CSR_bit at DMA_TCD15_CSR.B2;
    sbit  DREQ_DMA_TCD15_CSR_bit at DMA_TCD15_CSR.B3;
    sbit  ESG_DMA_TCD15_CSR_bit at DMA_TCD15_CSR.B4;
    sbit  MAJORELINK_DMA_TCD15_CSR_bit at DMA_TCD15_CSR.B5;
    sbit  ACTIVE_DMA_TCD15_CSR_bit at DMA_TCD15_CSR.B6;
    sbit  DONE_DMA_TCD15_CSR_bit at DMA_TCD15_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD15_CSR_bit at DMA_TCD15_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD15_CSR_bit at DMA_TCD15_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD15_CSR_bit at DMA_TCD15_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD15_CSR_bit at DMA_TCD15_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD15_CSR_bit at DMA_TCD15_CSR.B12;
    sbit  BWC0_DMA_TCD15_CSR_bit at DMA_TCD15_CSR.B14;
    sbit  BWC1_DMA_TCD15_CSR_bit at DMA_TCD15_CSR.B15;

sfr unsigned int   volatile DMA_TCD16_CSR        absolute 0x4000921C;
    sbit  START_DMA_TCD16_CSR_bit at DMA_TCD16_CSR.B0;
    sbit  INTMAJOR_DMA_TCD16_CSR_bit at DMA_TCD16_CSR.B1;
    sbit  INTHALF_DMA_TCD16_CSR_bit at DMA_TCD16_CSR.B2;
    sbit  DREQ_DMA_TCD16_CSR_bit at DMA_TCD16_CSR.B3;
    sbit  ESG_DMA_TCD16_CSR_bit at DMA_TCD16_CSR.B4;
    sbit  MAJORELINK_DMA_TCD16_CSR_bit at DMA_TCD16_CSR.B5;
    sbit  ACTIVE_DMA_TCD16_CSR_bit at DMA_TCD16_CSR.B6;
    sbit  DONE_DMA_TCD16_CSR_bit at DMA_TCD16_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD16_CSR_bit at DMA_TCD16_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD16_CSR_bit at DMA_TCD16_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD16_CSR_bit at DMA_TCD16_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD16_CSR_bit at DMA_TCD16_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD16_CSR_bit at DMA_TCD16_CSR.B12;
    sbit  BWC0_DMA_TCD16_CSR_bit at DMA_TCD16_CSR.B14;
    sbit  BWC1_DMA_TCD16_CSR_bit at DMA_TCD16_CSR.B15;

sfr unsigned int   volatile DMA_TCD17_CSR        absolute 0x4000923C;
    sbit  START_DMA_TCD17_CSR_bit at DMA_TCD17_CSR.B0;
    sbit  INTMAJOR_DMA_TCD17_CSR_bit at DMA_TCD17_CSR.B1;
    sbit  INTHALF_DMA_TCD17_CSR_bit at DMA_TCD17_CSR.B2;
    sbit  DREQ_DMA_TCD17_CSR_bit at DMA_TCD17_CSR.B3;
    sbit  ESG_DMA_TCD17_CSR_bit at DMA_TCD17_CSR.B4;
    sbit  MAJORELINK_DMA_TCD17_CSR_bit at DMA_TCD17_CSR.B5;
    sbit  ACTIVE_DMA_TCD17_CSR_bit at DMA_TCD17_CSR.B6;
    sbit  DONE_DMA_TCD17_CSR_bit at DMA_TCD17_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD17_CSR_bit at DMA_TCD17_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD17_CSR_bit at DMA_TCD17_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD17_CSR_bit at DMA_TCD17_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD17_CSR_bit at DMA_TCD17_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD17_CSR_bit at DMA_TCD17_CSR.B12;
    sbit  BWC0_DMA_TCD17_CSR_bit at DMA_TCD17_CSR.B14;
    sbit  BWC1_DMA_TCD17_CSR_bit at DMA_TCD17_CSR.B15;

sfr unsigned int   volatile DMA_TCD18_CSR        absolute 0x4000925C;
    sbit  START_DMA_TCD18_CSR_bit at DMA_TCD18_CSR.B0;
    sbit  INTMAJOR_DMA_TCD18_CSR_bit at DMA_TCD18_CSR.B1;
    sbit  INTHALF_DMA_TCD18_CSR_bit at DMA_TCD18_CSR.B2;
    sbit  DREQ_DMA_TCD18_CSR_bit at DMA_TCD18_CSR.B3;
    sbit  ESG_DMA_TCD18_CSR_bit at DMA_TCD18_CSR.B4;
    sbit  MAJORELINK_DMA_TCD18_CSR_bit at DMA_TCD18_CSR.B5;
    sbit  ACTIVE_DMA_TCD18_CSR_bit at DMA_TCD18_CSR.B6;
    sbit  DONE_DMA_TCD18_CSR_bit at DMA_TCD18_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD18_CSR_bit at DMA_TCD18_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD18_CSR_bit at DMA_TCD18_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD18_CSR_bit at DMA_TCD18_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD18_CSR_bit at DMA_TCD18_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD18_CSR_bit at DMA_TCD18_CSR.B12;
    sbit  BWC0_DMA_TCD18_CSR_bit at DMA_TCD18_CSR.B14;
    sbit  BWC1_DMA_TCD18_CSR_bit at DMA_TCD18_CSR.B15;

sfr unsigned int   volatile DMA_TCD19_CSR        absolute 0x4000927C;
    sbit  START_DMA_TCD19_CSR_bit at DMA_TCD19_CSR.B0;
    sbit  INTMAJOR_DMA_TCD19_CSR_bit at DMA_TCD19_CSR.B1;
    sbit  INTHALF_DMA_TCD19_CSR_bit at DMA_TCD19_CSR.B2;
    sbit  DREQ_DMA_TCD19_CSR_bit at DMA_TCD19_CSR.B3;
    sbit  ESG_DMA_TCD19_CSR_bit at DMA_TCD19_CSR.B4;
    sbit  MAJORELINK_DMA_TCD19_CSR_bit at DMA_TCD19_CSR.B5;
    sbit  ACTIVE_DMA_TCD19_CSR_bit at DMA_TCD19_CSR.B6;
    sbit  DONE_DMA_TCD19_CSR_bit at DMA_TCD19_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD19_CSR_bit at DMA_TCD19_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD19_CSR_bit at DMA_TCD19_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD19_CSR_bit at DMA_TCD19_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD19_CSR_bit at DMA_TCD19_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD19_CSR_bit at DMA_TCD19_CSR.B12;
    sbit  BWC0_DMA_TCD19_CSR_bit at DMA_TCD19_CSR.B14;
    sbit  BWC1_DMA_TCD19_CSR_bit at DMA_TCD19_CSR.B15;

sfr unsigned int   volatile DMA_TCD20_CSR        absolute 0x4000929C;
    sbit  START_DMA_TCD20_CSR_bit at DMA_TCD20_CSR.B0;
    sbit  INTMAJOR_DMA_TCD20_CSR_bit at DMA_TCD20_CSR.B1;
    sbit  INTHALF_DMA_TCD20_CSR_bit at DMA_TCD20_CSR.B2;
    sbit  DREQ_DMA_TCD20_CSR_bit at DMA_TCD20_CSR.B3;
    sbit  ESG_DMA_TCD20_CSR_bit at DMA_TCD20_CSR.B4;
    sbit  MAJORELINK_DMA_TCD20_CSR_bit at DMA_TCD20_CSR.B5;
    sbit  ACTIVE_DMA_TCD20_CSR_bit at DMA_TCD20_CSR.B6;
    sbit  DONE_DMA_TCD20_CSR_bit at DMA_TCD20_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD20_CSR_bit at DMA_TCD20_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD20_CSR_bit at DMA_TCD20_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD20_CSR_bit at DMA_TCD20_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD20_CSR_bit at DMA_TCD20_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD20_CSR_bit at DMA_TCD20_CSR.B12;
    sbit  BWC0_DMA_TCD20_CSR_bit at DMA_TCD20_CSR.B14;
    sbit  BWC1_DMA_TCD20_CSR_bit at DMA_TCD20_CSR.B15;

sfr unsigned int   volatile DMA_TCD21_CSR        absolute 0x400092BC;
    sbit  START_DMA_TCD21_CSR_bit at DMA_TCD21_CSR.B0;
    sbit  INTMAJOR_DMA_TCD21_CSR_bit at DMA_TCD21_CSR.B1;
    sbit  INTHALF_DMA_TCD21_CSR_bit at DMA_TCD21_CSR.B2;
    sbit  DREQ_DMA_TCD21_CSR_bit at DMA_TCD21_CSR.B3;
    sbit  ESG_DMA_TCD21_CSR_bit at DMA_TCD21_CSR.B4;
    sbit  MAJORELINK_DMA_TCD21_CSR_bit at DMA_TCD21_CSR.B5;
    sbit  ACTIVE_DMA_TCD21_CSR_bit at DMA_TCD21_CSR.B6;
    sbit  DONE_DMA_TCD21_CSR_bit at DMA_TCD21_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD21_CSR_bit at DMA_TCD21_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD21_CSR_bit at DMA_TCD21_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD21_CSR_bit at DMA_TCD21_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD21_CSR_bit at DMA_TCD21_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD21_CSR_bit at DMA_TCD21_CSR.B12;
    sbit  BWC0_DMA_TCD21_CSR_bit at DMA_TCD21_CSR.B14;
    sbit  BWC1_DMA_TCD21_CSR_bit at DMA_TCD21_CSR.B15;

sfr unsigned int   volatile DMA_TCD22_CSR        absolute 0x400092DC;
    sbit  START_DMA_TCD22_CSR_bit at DMA_TCD22_CSR.B0;
    sbit  INTMAJOR_DMA_TCD22_CSR_bit at DMA_TCD22_CSR.B1;
    sbit  INTHALF_DMA_TCD22_CSR_bit at DMA_TCD22_CSR.B2;
    sbit  DREQ_DMA_TCD22_CSR_bit at DMA_TCD22_CSR.B3;
    sbit  ESG_DMA_TCD22_CSR_bit at DMA_TCD22_CSR.B4;
    sbit  MAJORELINK_DMA_TCD22_CSR_bit at DMA_TCD22_CSR.B5;
    sbit  ACTIVE_DMA_TCD22_CSR_bit at DMA_TCD22_CSR.B6;
    sbit  DONE_DMA_TCD22_CSR_bit at DMA_TCD22_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD22_CSR_bit at DMA_TCD22_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD22_CSR_bit at DMA_TCD22_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD22_CSR_bit at DMA_TCD22_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD22_CSR_bit at DMA_TCD22_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD22_CSR_bit at DMA_TCD22_CSR.B12;
    sbit  BWC0_DMA_TCD22_CSR_bit at DMA_TCD22_CSR.B14;
    sbit  BWC1_DMA_TCD22_CSR_bit at DMA_TCD22_CSR.B15;

sfr unsigned int   volatile DMA_TCD23_CSR        absolute 0x400092FC;
    sbit  START_DMA_TCD23_CSR_bit at DMA_TCD23_CSR.B0;
    sbit  INTMAJOR_DMA_TCD23_CSR_bit at DMA_TCD23_CSR.B1;
    sbit  INTHALF_DMA_TCD23_CSR_bit at DMA_TCD23_CSR.B2;
    sbit  DREQ_DMA_TCD23_CSR_bit at DMA_TCD23_CSR.B3;
    sbit  ESG_DMA_TCD23_CSR_bit at DMA_TCD23_CSR.B4;
    sbit  MAJORELINK_DMA_TCD23_CSR_bit at DMA_TCD23_CSR.B5;
    sbit  ACTIVE_DMA_TCD23_CSR_bit at DMA_TCD23_CSR.B6;
    sbit  DONE_DMA_TCD23_CSR_bit at DMA_TCD23_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD23_CSR_bit at DMA_TCD23_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD23_CSR_bit at DMA_TCD23_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD23_CSR_bit at DMA_TCD23_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD23_CSR_bit at DMA_TCD23_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD23_CSR_bit at DMA_TCD23_CSR.B12;
    sbit  BWC0_DMA_TCD23_CSR_bit at DMA_TCD23_CSR.B14;
    sbit  BWC1_DMA_TCD23_CSR_bit at DMA_TCD23_CSR.B15;

sfr unsigned int   volatile DMA_TCD24_CSR        absolute 0x4000931C;
    sbit  START_DMA_TCD24_CSR_bit at DMA_TCD24_CSR.B0;
    sbit  INTMAJOR_DMA_TCD24_CSR_bit at DMA_TCD24_CSR.B1;
    sbit  INTHALF_DMA_TCD24_CSR_bit at DMA_TCD24_CSR.B2;
    sbit  DREQ_DMA_TCD24_CSR_bit at DMA_TCD24_CSR.B3;
    sbit  ESG_DMA_TCD24_CSR_bit at DMA_TCD24_CSR.B4;
    sbit  MAJORELINK_DMA_TCD24_CSR_bit at DMA_TCD24_CSR.B5;
    sbit  ACTIVE_DMA_TCD24_CSR_bit at DMA_TCD24_CSR.B6;
    sbit  DONE_DMA_TCD24_CSR_bit at DMA_TCD24_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD24_CSR_bit at DMA_TCD24_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD24_CSR_bit at DMA_TCD24_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD24_CSR_bit at DMA_TCD24_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD24_CSR_bit at DMA_TCD24_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD24_CSR_bit at DMA_TCD24_CSR.B12;
    sbit  BWC0_DMA_TCD24_CSR_bit at DMA_TCD24_CSR.B14;
    sbit  BWC1_DMA_TCD24_CSR_bit at DMA_TCD24_CSR.B15;

sfr unsigned int   volatile DMA_TCD25_CSR        absolute 0x4000933C;
    sbit  START_DMA_TCD25_CSR_bit at DMA_TCD25_CSR.B0;
    sbit  INTMAJOR_DMA_TCD25_CSR_bit at DMA_TCD25_CSR.B1;
    sbit  INTHALF_DMA_TCD25_CSR_bit at DMA_TCD25_CSR.B2;
    sbit  DREQ_DMA_TCD25_CSR_bit at DMA_TCD25_CSR.B3;
    sbit  ESG_DMA_TCD25_CSR_bit at DMA_TCD25_CSR.B4;
    sbit  MAJORELINK_DMA_TCD25_CSR_bit at DMA_TCD25_CSR.B5;
    sbit  ACTIVE_DMA_TCD25_CSR_bit at DMA_TCD25_CSR.B6;
    sbit  DONE_DMA_TCD25_CSR_bit at DMA_TCD25_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD25_CSR_bit at DMA_TCD25_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD25_CSR_bit at DMA_TCD25_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD25_CSR_bit at DMA_TCD25_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD25_CSR_bit at DMA_TCD25_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD25_CSR_bit at DMA_TCD25_CSR.B12;
    sbit  BWC0_DMA_TCD25_CSR_bit at DMA_TCD25_CSR.B14;
    sbit  BWC1_DMA_TCD25_CSR_bit at DMA_TCD25_CSR.B15;

sfr unsigned int   volatile DMA_TCD26_CSR        absolute 0x4000935C;
    sbit  START_DMA_TCD26_CSR_bit at DMA_TCD26_CSR.B0;
    sbit  INTMAJOR_DMA_TCD26_CSR_bit at DMA_TCD26_CSR.B1;
    sbit  INTHALF_DMA_TCD26_CSR_bit at DMA_TCD26_CSR.B2;
    sbit  DREQ_DMA_TCD26_CSR_bit at DMA_TCD26_CSR.B3;
    sbit  ESG_DMA_TCD26_CSR_bit at DMA_TCD26_CSR.B4;
    sbit  MAJORELINK_DMA_TCD26_CSR_bit at DMA_TCD26_CSR.B5;
    sbit  ACTIVE_DMA_TCD26_CSR_bit at DMA_TCD26_CSR.B6;
    sbit  DONE_DMA_TCD26_CSR_bit at DMA_TCD26_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD26_CSR_bit at DMA_TCD26_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD26_CSR_bit at DMA_TCD26_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD26_CSR_bit at DMA_TCD26_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD26_CSR_bit at DMA_TCD26_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD26_CSR_bit at DMA_TCD26_CSR.B12;
    sbit  BWC0_DMA_TCD26_CSR_bit at DMA_TCD26_CSR.B14;
    sbit  BWC1_DMA_TCD26_CSR_bit at DMA_TCD26_CSR.B15;

sfr unsigned int   volatile DMA_TCD27_CSR        absolute 0x4000937C;
    sbit  START_DMA_TCD27_CSR_bit at DMA_TCD27_CSR.B0;
    sbit  INTMAJOR_DMA_TCD27_CSR_bit at DMA_TCD27_CSR.B1;
    sbit  INTHALF_DMA_TCD27_CSR_bit at DMA_TCD27_CSR.B2;
    sbit  DREQ_DMA_TCD27_CSR_bit at DMA_TCD27_CSR.B3;
    sbit  ESG_DMA_TCD27_CSR_bit at DMA_TCD27_CSR.B4;
    sbit  MAJORELINK_DMA_TCD27_CSR_bit at DMA_TCD27_CSR.B5;
    sbit  ACTIVE_DMA_TCD27_CSR_bit at DMA_TCD27_CSR.B6;
    sbit  DONE_DMA_TCD27_CSR_bit at DMA_TCD27_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD27_CSR_bit at DMA_TCD27_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD27_CSR_bit at DMA_TCD27_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD27_CSR_bit at DMA_TCD27_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD27_CSR_bit at DMA_TCD27_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD27_CSR_bit at DMA_TCD27_CSR.B12;
    sbit  BWC0_DMA_TCD27_CSR_bit at DMA_TCD27_CSR.B14;
    sbit  BWC1_DMA_TCD27_CSR_bit at DMA_TCD27_CSR.B15;

sfr unsigned int   volatile DMA_TCD28_CSR        absolute 0x4000939C;
    sbit  START_DMA_TCD28_CSR_bit at DMA_TCD28_CSR.B0;
    sbit  INTMAJOR_DMA_TCD28_CSR_bit at DMA_TCD28_CSR.B1;
    sbit  INTHALF_DMA_TCD28_CSR_bit at DMA_TCD28_CSR.B2;
    sbit  DREQ_DMA_TCD28_CSR_bit at DMA_TCD28_CSR.B3;
    sbit  ESG_DMA_TCD28_CSR_bit at DMA_TCD28_CSR.B4;
    sbit  MAJORELINK_DMA_TCD28_CSR_bit at DMA_TCD28_CSR.B5;
    sbit  ACTIVE_DMA_TCD28_CSR_bit at DMA_TCD28_CSR.B6;
    sbit  DONE_DMA_TCD28_CSR_bit at DMA_TCD28_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD28_CSR_bit at DMA_TCD28_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD28_CSR_bit at DMA_TCD28_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD28_CSR_bit at DMA_TCD28_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD28_CSR_bit at DMA_TCD28_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD28_CSR_bit at DMA_TCD28_CSR.B12;
    sbit  BWC0_DMA_TCD28_CSR_bit at DMA_TCD28_CSR.B14;
    sbit  BWC1_DMA_TCD28_CSR_bit at DMA_TCD28_CSR.B15;

sfr unsigned int   volatile DMA_TCD29_CSR        absolute 0x400093BC;
    sbit  START_DMA_TCD29_CSR_bit at DMA_TCD29_CSR.B0;
    sbit  INTMAJOR_DMA_TCD29_CSR_bit at DMA_TCD29_CSR.B1;
    sbit  INTHALF_DMA_TCD29_CSR_bit at DMA_TCD29_CSR.B2;
    sbit  DREQ_DMA_TCD29_CSR_bit at DMA_TCD29_CSR.B3;
    sbit  ESG_DMA_TCD29_CSR_bit at DMA_TCD29_CSR.B4;
    sbit  MAJORELINK_DMA_TCD29_CSR_bit at DMA_TCD29_CSR.B5;
    sbit  ACTIVE_DMA_TCD29_CSR_bit at DMA_TCD29_CSR.B6;
    sbit  DONE_DMA_TCD29_CSR_bit at DMA_TCD29_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD29_CSR_bit at DMA_TCD29_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD29_CSR_bit at DMA_TCD29_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD29_CSR_bit at DMA_TCD29_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD29_CSR_bit at DMA_TCD29_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD29_CSR_bit at DMA_TCD29_CSR.B12;
    sbit  BWC0_DMA_TCD29_CSR_bit at DMA_TCD29_CSR.B14;
    sbit  BWC1_DMA_TCD29_CSR_bit at DMA_TCD29_CSR.B15;

sfr unsigned int   volatile DMA_TCD30_CSR        absolute 0x400093DC;
    sbit  START_DMA_TCD30_CSR_bit at DMA_TCD30_CSR.B0;
    sbit  INTMAJOR_DMA_TCD30_CSR_bit at DMA_TCD30_CSR.B1;
    sbit  INTHALF_DMA_TCD30_CSR_bit at DMA_TCD30_CSR.B2;
    sbit  DREQ_DMA_TCD30_CSR_bit at DMA_TCD30_CSR.B3;
    sbit  ESG_DMA_TCD30_CSR_bit at DMA_TCD30_CSR.B4;
    sbit  MAJORELINK_DMA_TCD30_CSR_bit at DMA_TCD30_CSR.B5;
    sbit  ACTIVE_DMA_TCD30_CSR_bit at DMA_TCD30_CSR.B6;
    sbit  DONE_DMA_TCD30_CSR_bit at DMA_TCD30_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD30_CSR_bit at DMA_TCD30_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD30_CSR_bit at DMA_TCD30_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD30_CSR_bit at DMA_TCD30_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD30_CSR_bit at DMA_TCD30_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD30_CSR_bit at DMA_TCD30_CSR.B12;
    sbit  BWC0_DMA_TCD30_CSR_bit at DMA_TCD30_CSR.B14;
    sbit  BWC1_DMA_TCD30_CSR_bit at DMA_TCD30_CSR.B15;

sfr unsigned int   volatile DMA_TCD31_CSR        absolute 0x400093FC;
    sbit  START_DMA_TCD31_CSR_bit at DMA_TCD31_CSR.B0;
    sbit  INTMAJOR_DMA_TCD31_CSR_bit at DMA_TCD31_CSR.B1;
    sbit  INTHALF_DMA_TCD31_CSR_bit at DMA_TCD31_CSR.B2;
    sbit  DREQ_DMA_TCD31_CSR_bit at DMA_TCD31_CSR.B3;
    sbit  ESG_DMA_TCD31_CSR_bit at DMA_TCD31_CSR.B4;
    sbit  MAJORELINK_DMA_TCD31_CSR_bit at DMA_TCD31_CSR.B5;
    sbit  ACTIVE_DMA_TCD31_CSR_bit at DMA_TCD31_CSR.B6;
    sbit  DONE_DMA_TCD31_CSR_bit at DMA_TCD31_CSR.B7;
    sbit  MAJORLINKCH0_DMA_TCD31_CSR_bit at DMA_TCD31_CSR.B8;
    sbit  MAJORLINKCH1_DMA_TCD31_CSR_bit at DMA_TCD31_CSR.B9;
    sbit  MAJORLINKCH2_DMA_TCD31_CSR_bit at DMA_TCD31_CSR.B10;
    sbit  MAJORLINKCH3_DMA_TCD31_CSR_bit at DMA_TCD31_CSR.B11;
    sbit  MAJORLINKCH4_DMA_TCD31_CSR_bit at DMA_TCD31_CSR.B12;
    sbit  BWC0_DMA_TCD31_CSR_bit at DMA_TCD31_CSR.B14;
    sbit  BWC1_DMA_TCD31_CSR_bit at DMA_TCD31_CSR.B15;

sfr unsigned int   volatile DMA_TCD0_BITER_ELINKNO absolute 0x4000901E;
    const register unsigned short int BITER0 = 0;
    sbit  BITER0_bit at DMA_TCD0_BITER_ELINKNO.B0;
    const register unsigned short int BITER1 = 1;
    sbit  BITER1_bit at DMA_TCD0_BITER_ELINKNO.B1;
    const register unsigned short int BITER2 = 2;
    sbit  BITER2_bit at DMA_TCD0_BITER_ELINKNO.B2;
    const register unsigned short int BITER3 = 3;
    sbit  BITER3_bit at DMA_TCD0_BITER_ELINKNO.B3;
    const register unsigned short int BITER4 = 4;
    sbit  BITER4_bit at DMA_TCD0_BITER_ELINKNO.B4;
    const register unsigned short int BITER5 = 5;
    sbit  BITER5_bit at DMA_TCD0_BITER_ELINKNO.B5;
    const register unsigned short int BITER6 = 6;
    sbit  BITER6_bit at DMA_TCD0_BITER_ELINKNO.B6;
    const register unsigned short int BITER7 = 7;
    sbit  BITER7_bit at DMA_TCD0_BITER_ELINKNO.B7;
    const register unsigned short int BITER8 = 8;
    sbit  BITER8_bit at DMA_TCD0_BITER_ELINKNO.B8;
    const register unsigned short int BITER9 = 9;
    sbit  BITER9_bit at DMA_TCD0_BITER_ELINKNO.B9;
    const register unsigned short int BITER10 = 10;
    sbit  BITER10_bit at DMA_TCD0_BITER_ELINKNO.B10;
    const register unsigned short int BITER11 = 11;
    sbit  BITER11_bit at DMA_TCD0_BITER_ELINKNO.B11;
    const register unsigned short int BITER12 = 12;
    sbit  BITER12_bit at DMA_TCD0_BITER_ELINKNO.B12;
    const register unsigned short int BITER13 = 13;
    sbit  BITER13_bit at DMA_TCD0_BITER_ELINKNO.B13;
    const register unsigned short int BITER14 = 14;
    sbit  BITER14_bit at DMA_TCD0_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD0_BITER_ELINKNO_bit at DMA_TCD0_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD1_BITER_ELINKNO absolute 0x4000903E;
    sbit  BITER0_DMA_TCD1_BITER_ELINKNO_bit at DMA_TCD1_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD1_BITER_ELINKNO_bit at DMA_TCD1_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD1_BITER_ELINKNO_bit at DMA_TCD1_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD1_BITER_ELINKNO_bit at DMA_TCD1_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD1_BITER_ELINKNO_bit at DMA_TCD1_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD1_BITER_ELINKNO_bit at DMA_TCD1_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD1_BITER_ELINKNO_bit at DMA_TCD1_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD1_BITER_ELINKNO_bit at DMA_TCD1_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD1_BITER_ELINKNO_bit at DMA_TCD1_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD1_BITER_ELINKNO_bit at DMA_TCD1_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD1_BITER_ELINKNO_bit at DMA_TCD1_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD1_BITER_ELINKNO_bit at DMA_TCD1_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD1_BITER_ELINKNO_bit at DMA_TCD1_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD1_BITER_ELINKNO_bit at DMA_TCD1_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD1_BITER_ELINKNO_bit at DMA_TCD1_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD1_BITER_ELINKNO_bit at DMA_TCD1_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD2_BITER_ELINKNO absolute 0x4000905E;
    sbit  BITER0_DMA_TCD2_BITER_ELINKNO_bit at DMA_TCD2_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD2_BITER_ELINKNO_bit at DMA_TCD2_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD2_BITER_ELINKNO_bit at DMA_TCD2_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD2_BITER_ELINKNO_bit at DMA_TCD2_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD2_BITER_ELINKNO_bit at DMA_TCD2_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD2_BITER_ELINKNO_bit at DMA_TCD2_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD2_BITER_ELINKNO_bit at DMA_TCD2_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD2_BITER_ELINKNO_bit at DMA_TCD2_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD2_BITER_ELINKNO_bit at DMA_TCD2_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD2_BITER_ELINKNO_bit at DMA_TCD2_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD2_BITER_ELINKNO_bit at DMA_TCD2_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD2_BITER_ELINKNO_bit at DMA_TCD2_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD2_BITER_ELINKNO_bit at DMA_TCD2_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD2_BITER_ELINKNO_bit at DMA_TCD2_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD2_BITER_ELINKNO_bit at DMA_TCD2_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD2_BITER_ELINKNO_bit at DMA_TCD2_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD3_BITER_ELINKNO absolute 0x4000907E;
    sbit  BITER0_DMA_TCD3_BITER_ELINKNO_bit at DMA_TCD3_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD3_BITER_ELINKNO_bit at DMA_TCD3_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD3_BITER_ELINKNO_bit at DMA_TCD3_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD3_BITER_ELINKNO_bit at DMA_TCD3_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD3_BITER_ELINKNO_bit at DMA_TCD3_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD3_BITER_ELINKNO_bit at DMA_TCD3_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD3_BITER_ELINKNO_bit at DMA_TCD3_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD3_BITER_ELINKNO_bit at DMA_TCD3_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD3_BITER_ELINKNO_bit at DMA_TCD3_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD3_BITER_ELINKNO_bit at DMA_TCD3_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD3_BITER_ELINKNO_bit at DMA_TCD3_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD3_BITER_ELINKNO_bit at DMA_TCD3_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD3_BITER_ELINKNO_bit at DMA_TCD3_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD3_BITER_ELINKNO_bit at DMA_TCD3_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD3_BITER_ELINKNO_bit at DMA_TCD3_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD3_BITER_ELINKNO_bit at DMA_TCD3_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD4_BITER_ELINKNO absolute 0x4000909E;
    sbit  BITER0_DMA_TCD4_BITER_ELINKNO_bit at DMA_TCD4_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD4_BITER_ELINKNO_bit at DMA_TCD4_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD4_BITER_ELINKNO_bit at DMA_TCD4_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD4_BITER_ELINKNO_bit at DMA_TCD4_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD4_BITER_ELINKNO_bit at DMA_TCD4_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD4_BITER_ELINKNO_bit at DMA_TCD4_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD4_BITER_ELINKNO_bit at DMA_TCD4_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD4_BITER_ELINKNO_bit at DMA_TCD4_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD4_BITER_ELINKNO_bit at DMA_TCD4_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD4_BITER_ELINKNO_bit at DMA_TCD4_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD4_BITER_ELINKNO_bit at DMA_TCD4_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD4_BITER_ELINKNO_bit at DMA_TCD4_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD4_BITER_ELINKNO_bit at DMA_TCD4_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD4_BITER_ELINKNO_bit at DMA_TCD4_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD4_BITER_ELINKNO_bit at DMA_TCD4_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD4_BITER_ELINKNO_bit at DMA_TCD4_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD5_BITER_ELINKNO absolute 0x400090BE;
    sbit  BITER0_DMA_TCD5_BITER_ELINKNO_bit at DMA_TCD5_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD5_BITER_ELINKNO_bit at DMA_TCD5_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD5_BITER_ELINKNO_bit at DMA_TCD5_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD5_BITER_ELINKNO_bit at DMA_TCD5_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD5_BITER_ELINKNO_bit at DMA_TCD5_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD5_BITER_ELINKNO_bit at DMA_TCD5_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD5_BITER_ELINKNO_bit at DMA_TCD5_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD5_BITER_ELINKNO_bit at DMA_TCD5_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD5_BITER_ELINKNO_bit at DMA_TCD5_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD5_BITER_ELINKNO_bit at DMA_TCD5_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD5_BITER_ELINKNO_bit at DMA_TCD5_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD5_BITER_ELINKNO_bit at DMA_TCD5_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD5_BITER_ELINKNO_bit at DMA_TCD5_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD5_BITER_ELINKNO_bit at DMA_TCD5_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD5_BITER_ELINKNO_bit at DMA_TCD5_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD5_BITER_ELINKNO_bit at DMA_TCD5_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD6_BITER_ELINKNO absolute 0x400090DE;
    sbit  BITER0_DMA_TCD6_BITER_ELINKNO_bit at DMA_TCD6_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD6_BITER_ELINKNO_bit at DMA_TCD6_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD6_BITER_ELINKNO_bit at DMA_TCD6_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD6_BITER_ELINKNO_bit at DMA_TCD6_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD6_BITER_ELINKNO_bit at DMA_TCD6_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD6_BITER_ELINKNO_bit at DMA_TCD6_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD6_BITER_ELINKNO_bit at DMA_TCD6_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD6_BITER_ELINKNO_bit at DMA_TCD6_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD6_BITER_ELINKNO_bit at DMA_TCD6_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD6_BITER_ELINKNO_bit at DMA_TCD6_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD6_BITER_ELINKNO_bit at DMA_TCD6_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD6_BITER_ELINKNO_bit at DMA_TCD6_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD6_BITER_ELINKNO_bit at DMA_TCD6_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD6_BITER_ELINKNO_bit at DMA_TCD6_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD6_BITER_ELINKNO_bit at DMA_TCD6_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD6_BITER_ELINKNO_bit at DMA_TCD6_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD7_BITER_ELINKNO absolute 0x400090FE;
    sbit  BITER0_DMA_TCD7_BITER_ELINKNO_bit at DMA_TCD7_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD7_BITER_ELINKNO_bit at DMA_TCD7_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD7_BITER_ELINKNO_bit at DMA_TCD7_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD7_BITER_ELINKNO_bit at DMA_TCD7_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD7_BITER_ELINKNO_bit at DMA_TCD7_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD7_BITER_ELINKNO_bit at DMA_TCD7_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD7_BITER_ELINKNO_bit at DMA_TCD7_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD7_BITER_ELINKNO_bit at DMA_TCD7_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD7_BITER_ELINKNO_bit at DMA_TCD7_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD7_BITER_ELINKNO_bit at DMA_TCD7_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD7_BITER_ELINKNO_bit at DMA_TCD7_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD7_BITER_ELINKNO_bit at DMA_TCD7_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD7_BITER_ELINKNO_bit at DMA_TCD7_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD7_BITER_ELINKNO_bit at DMA_TCD7_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD7_BITER_ELINKNO_bit at DMA_TCD7_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD7_BITER_ELINKNO_bit at DMA_TCD7_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD8_BITER_ELINKNO absolute 0x4000911E;
    sbit  BITER0_DMA_TCD8_BITER_ELINKNO_bit at DMA_TCD8_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD8_BITER_ELINKNO_bit at DMA_TCD8_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD8_BITER_ELINKNO_bit at DMA_TCD8_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD8_BITER_ELINKNO_bit at DMA_TCD8_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD8_BITER_ELINKNO_bit at DMA_TCD8_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD8_BITER_ELINKNO_bit at DMA_TCD8_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD8_BITER_ELINKNO_bit at DMA_TCD8_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD8_BITER_ELINKNO_bit at DMA_TCD8_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD8_BITER_ELINKNO_bit at DMA_TCD8_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD8_BITER_ELINKNO_bit at DMA_TCD8_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD8_BITER_ELINKNO_bit at DMA_TCD8_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD8_BITER_ELINKNO_bit at DMA_TCD8_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD8_BITER_ELINKNO_bit at DMA_TCD8_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD8_BITER_ELINKNO_bit at DMA_TCD8_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD8_BITER_ELINKNO_bit at DMA_TCD8_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD8_BITER_ELINKNO_bit at DMA_TCD8_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD9_BITER_ELINKNO absolute 0x4000913E;
    sbit  BITER0_DMA_TCD9_BITER_ELINKNO_bit at DMA_TCD9_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD9_BITER_ELINKNO_bit at DMA_TCD9_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD9_BITER_ELINKNO_bit at DMA_TCD9_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD9_BITER_ELINKNO_bit at DMA_TCD9_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD9_BITER_ELINKNO_bit at DMA_TCD9_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD9_BITER_ELINKNO_bit at DMA_TCD9_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD9_BITER_ELINKNO_bit at DMA_TCD9_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD9_BITER_ELINKNO_bit at DMA_TCD9_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD9_BITER_ELINKNO_bit at DMA_TCD9_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD9_BITER_ELINKNO_bit at DMA_TCD9_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD9_BITER_ELINKNO_bit at DMA_TCD9_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD9_BITER_ELINKNO_bit at DMA_TCD9_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD9_BITER_ELINKNO_bit at DMA_TCD9_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD9_BITER_ELINKNO_bit at DMA_TCD9_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD9_BITER_ELINKNO_bit at DMA_TCD9_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD9_BITER_ELINKNO_bit at DMA_TCD9_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD10_BITER_ELINKNO absolute 0x4000915E;
    sbit  BITER0_DMA_TCD10_BITER_ELINKNO_bit at DMA_TCD10_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD10_BITER_ELINKNO_bit at DMA_TCD10_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD10_BITER_ELINKNO_bit at DMA_TCD10_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD10_BITER_ELINKNO_bit at DMA_TCD10_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD10_BITER_ELINKNO_bit at DMA_TCD10_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD10_BITER_ELINKNO_bit at DMA_TCD10_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD10_BITER_ELINKNO_bit at DMA_TCD10_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD10_BITER_ELINKNO_bit at DMA_TCD10_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD10_BITER_ELINKNO_bit at DMA_TCD10_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD10_BITER_ELINKNO_bit at DMA_TCD10_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD10_BITER_ELINKNO_bit at DMA_TCD10_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD10_BITER_ELINKNO_bit at DMA_TCD10_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD10_BITER_ELINKNO_bit at DMA_TCD10_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD10_BITER_ELINKNO_bit at DMA_TCD10_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD10_BITER_ELINKNO_bit at DMA_TCD10_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD10_BITER_ELINKNO_bit at DMA_TCD10_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD11_BITER_ELINKNO absolute 0x4000917E;
    sbit  BITER0_DMA_TCD11_BITER_ELINKNO_bit at DMA_TCD11_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD11_BITER_ELINKNO_bit at DMA_TCD11_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD11_BITER_ELINKNO_bit at DMA_TCD11_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD11_BITER_ELINKNO_bit at DMA_TCD11_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD11_BITER_ELINKNO_bit at DMA_TCD11_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD11_BITER_ELINKNO_bit at DMA_TCD11_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD11_BITER_ELINKNO_bit at DMA_TCD11_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD11_BITER_ELINKNO_bit at DMA_TCD11_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD11_BITER_ELINKNO_bit at DMA_TCD11_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD11_BITER_ELINKNO_bit at DMA_TCD11_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD11_BITER_ELINKNO_bit at DMA_TCD11_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD11_BITER_ELINKNO_bit at DMA_TCD11_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD11_BITER_ELINKNO_bit at DMA_TCD11_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD11_BITER_ELINKNO_bit at DMA_TCD11_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD11_BITER_ELINKNO_bit at DMA_TCD11_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD11_BITER_ELINKNO_bit at DMA_TCD11_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD12_BITER_ELINKNO absolute 0x4000919E;
    sbit  BITER0_DMA_TCD12_BITER_ELINKNO_bit at DMA_TCD12_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD12_BITER_ELINKNO_bit at DMA_TCD12_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD12_BITER_ELINKNO_bit at DMA_TCD12_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD12_BITER_ELINKNO_bit at DMA_TCD12_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD12_BITER_ELINKNO_bit at DMA_TCD12_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD12_BITER_ELINKNO_bit at DMA_TCD12_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD12_BITER_ELINKNO_bit at DMA_TCD12_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD12_BITER_ELINKNO_bit at DMA_TCD12_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD12_BITER_ELINKNO_bit at DMA_TCD12_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD12_BITER_ELINKNO_bit at DMA_TCD12_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD12_BITER_ELINKNO_bit at DMA_TCD12_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD12_BITER_ELINKNO_bit at DMA_TCD12_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD12_BITER_ELINKNO_bit at DMA_TCD12_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD12_BITER_ELINKNO_bit at DMA_TCD12_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD12_BITER_ELINKNO_bit at DMA_TCD12_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD12_BITER_ELINKNO_bit at DMA_TCD12_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD13_BITER_ELINKNO absolute 0x400091BE;
    sbit  BITER0_DMA_TCD13_BITER_ELINKNO_bit at DMA_TCD13_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD13_BITER_ELINKNO_bit at DMA_TCD13_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD13_BITER_ELINKNO_bit at DMA_TCD13_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD13_BITER_ELINKNO_bit at DMA_TCD13_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD13_BITER_ELINKNO_bit at DMA_TCD13_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD13_BITER_ELINKNO_bit at DMA_TCD13_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD13_BITER_ELINKNO_bit at DMA_TCD13_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD13_BITER_ELINKNO_bit at DMA_TCD13_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD13_BITER_ELINKNO_bit at DMA_TCD13_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD13_BITER_ELINKNO_bit at DMA_TCD13_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD13_BITER_ELINKNO_bit at DMA_TCD13_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD13_BITER_ELINKNO_bit at DMA_TCD13_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD13_BITER_ELINKNO_bit at DMA_TCD13_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD13_BITER_ELINKNO_bit at DMA_TCD13_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD13_BITER_ELINKNO_bit at DMA_TCD13_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD13_BITER_ELINKNO_bit at DMA_TCD13_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD14_BITER_ELINKNO absolute 0x400091DE;
    sbit  BITER0_DMA_TCD14_BITER_ELINKNO_bit at DMA_TCD14_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD14_BITER_ELINKNO_bit at DMA_TCD14_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD14_BITER_ELINKNO_bit at DMA_TCD14_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD14_BITER_ELINKNO_bit at DMA_TCD14_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD14_BITER_ELINKNO_bit at DMA_TCD14_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD14_BITER_ELINKNO_bit at DMA_TCD14_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD14_BITER_ELINKNO_bit at DMA_TCD14_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD14_BITER_ELINKNO_bit at DMA_TCD14_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD14_BITER_ELINKNO_bit at DMA_TCD14_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD14_BITER_ELINKNO_bit at DMA_TCD14_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD14_BITER_ELINKNO_bit at DMA_TCD14_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD14_BITER_ELINKNO_bit at DMA_TCD14_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD14_BITER_ELINKNO_bit at DMA_TCD14_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD14_BITER_ELINKNO_bit at DMA_TCD14_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD14_BITER_ELINKNO_bit at DMA_TCD14_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD14_BITER_ELINKNO_bit at DMA_TCD14_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD15_BITER_ELINKNO absolute 0x400091FE;
    sbit  BITER0_DMA_TCD15_BITER_ELINKNO_bit at DMA_TCD15_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD15_BITER_ELINKNO_bit at DMA_TCD15_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD15_BITER_ELINKNO_bit at DMA_TCD15_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD15_BITER_ELINKNO_bit at DMA_TCD15_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD15_BITER_ELINKNO_bit at DMA_TCD15_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD15_BITER_ELINKNO_bit at DMA_TCD15_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD15_BITER_ELINKNO_bit at DMA_TCD15_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD15_BITER_ELINKNO_bit at DMA_TCD15_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD15_BITER_ELINKNO_bit at DMA_TCD15_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD15_BITER_ELINKNO_bit at DMA_TCD15_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD15_BITER_ELINKNO_bit at DMA_TCD15_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD15_BITER_ELINKNO_bit at DMA_TCD15_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD15_BITER_ELINKNO_bit at DMA_TCD15_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD15_BITER_ELINKNO_bit at DMA_TCD15_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD15_BITER_ELINKNO_bit at DMA_TCD15_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD15_BITER_ELINKNO_bit at DMA_TCD15_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD16_BITER_ELINKNO absolute 0x4000921E;
    sbit  BITER0_DMA_TCD16_BITER_ELINKNO_bit at DMA_TCD16_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD16_BITER_ELINKNO_bit at DMA_TCD16_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD16_BITER_ELINKNO_bit at DMA_TCD16_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD16_BITER_ELINKNO_bit at DMA_TCD16_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD16_BITER_ELINKNO_bit at DMA_TCD16_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD16_BITER_ELINKNO_bit at DMA_TCD16_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD16_BITER_ELINKNO_bit at DMA_TCD16_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD16_BITER_ELINKNO_bit at DMA_TCD16_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD16_BITER_ELINKNO_bit at DMA_TCD16_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD16_BITER_ELINKNO_bit at DMA_TCD16_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD16_BITER_ELINKNO_bit at DMA_TCD16_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD16_BITER_ELINKNO_bit at DMA_TCD16_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD16_BITER_ELINKNO_bit at DMA_TCD16_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD16_BITER_ELINKNO_bit at DMA_TCD16_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD16_BITER_ELINKNO_bit at DMA_TCD16_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD16_BITER_ELINKNO_bit at DMA_TCD16_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD17_BITER_ELINKNO absolute 0x4000923E;
    sbit  BITER0_DMA_TCD17_BITER_ELINKNO_bit at DMA_TCD17_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD17_BITER_ELINKNO_bit at DMA_TCD17_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD17_BITER_ELINKNO_bit at DMA_TCD17_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD17_BITER_ELINKNO_bit at DMA_TCD17_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD17_BITER_ELINKNO_bit at DMA_TCD17_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD17_BITER_ELINKNO_bit at DMA_TCD17_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD17_BITER_ELINKNO_bit at DMA_TCD17_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD17_BITER_ELINKNO_bit at DMA_TCD17_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD17_BITER_ELINKNO_bit at DMA_TCD17_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD17_BITER_ELINKNO_bit at DMA_TCD17_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD17_BITER_ELINKNO_bit at DMA_TCD17_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD17_BITER_ELINKNO_bit at DMA_TCD17_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD17_BITER_ELINKNO_bit at DMA_TCD17_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD17_BITER_ELINKNO_bit at DMA_TCD17_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD17_BITER_ELINKNO_bit at DMA_TCD17_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD17_BITER_ELINKNO_bit at DMA_TCD17_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD18_BITER_ELINKNO absolute 0x4000925E;
    sbit  BITER0_DMA_TCD18_BITER_ELINKNO_bit at DMA_TCD18_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD18_BITER_ELINKNO_bit at DMA_TCD18_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD18_BITER_ELINKNO_bit at DMA_TCD18_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD18_BITER_ELINKNO_bit at DMA_TCD18_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD18_BITER_ELINKNO_bit at DMA_TCD18_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD18_BITER_ELINKNO_bit at DMA_TCD18_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD18_BITER_ELINKNO_bit at DMA_TCD18_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD18_BITER_ELINKNO_bit at DMA_TCD18_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD18_BITER_ELINKNO_bit at DMA_TCD18_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD18_BITER_ELINKNO_bit at DMA_TCD18_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD18_BITER_ELINKNO_bit at DMA_TCD18_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD18_BITER_ELINKNO_bit at DMA_TCD18_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD18_BITER_ELINKNO_bit at DMA_TCD18_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD18_BITER_ELINKNO_bit at DMA_TCD18_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD18_BITER_ELINKNO_bit at DMA_TCD18_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD18_BITER_ELINKNO_bit at DMA_TCD18_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD19_BITER_ELINKNO absolute 0x4000927E;
    sbit  BITER0_DMA_TCD19_BITER_ELINKNO_bit at DMA_TCD19_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD19_BITER_ELINKNO_bit at DMA_TCD19_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD19_BITER_ELINKNO_bit at DMA_TCD19_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD19_BITER_ELINKNO_bit at DMA_TCD19_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD19_BITER_ELINKNO_bit at DMA_TCD19_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD19_BITER_ELINKNO_bit at DMA_TCD19_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD19_BITER_ELINKNO_bit at DMA_TCD19_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD19_BITER_ELINKNO_bit at DMA_TCD19_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD19_BITER_ELINKNO_bit at DMA_TCD19_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD19_BITER_ELINKNO_bit at DMA_TCD19_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD19_BITER_ELINKNO_bit at DMA_TCD19_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD19_BITER_ELINKNO_bit at DMA_TCD19_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD19_BITER_ELINKNO_bit at DMA_TCD19_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD19_BITER_ELINKNO_bit at DMA_TCD19_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD19_BITER_ELINKNO_bit at DMA_TCD19_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD19_BITER_ELINKNO_bit at DMA_TCD19_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD20_BITER_ELINKNO absolute 0x4000929E;
    sbit  BITER0_DMA_TCD20_BITER_ELINKNO_bit at DMA_TCD20_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD20_BITER_ELINKNO_bit at DMA_TCD20_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD20_BITER_ELINKNO_bit at DMA_TCD20_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD20_BITER_ELINKNO_bit at DMA_TCD20_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD20_BITER_ELINKNO_bit at DMA_TCD20_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD20_BITER_ELINKNO_bit at DMA_TCD20_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD20_BITER_ELINKNO_bit at DMA_TCD20_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD20_BITER_ELINKNO_bit at DMA_TCD20_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD20_BITER_ELINKNO_bit at DMA_TCD20_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD20_BITER_ELINKNO_bit at DMA_TCD20_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD20_BITER_ELINKNO_bit at DMA_TCD20_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD20_BITER_ELINKNO_bit at DMA_TCD20_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD20_BITER_ELINKNO_bit at DMA_TCD20_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD20_BITER_ELINKNO_bit at DMA_TCD20_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD20_BITER_ELINKNO_bit at DMA_TCD20_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD20_BITER_ELINKNO_bit at DMA_TCD20_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD21_BITER_ELINKNO absolute 0x400092BE;
    sbit  BITER0_DMA_TCD21_BITER_ELINKNO_bit at DMA_TCD21_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD21_BITER_ELINKNO_bit at DMA_TCD21_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD21_BITER_ELINKNO_bit at DMA_TCD21_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD21_BITER_ELINKNO_bit at DMA_TCD21_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD21_BITER_ELINKNO_bit at DMA_TCD21_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD21_BITER_ELINKNO_bit at DMA_TCD21_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD21_BITER_ELINKNO_bit at DMA_TCD21_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD21_BITER_ELINKNO_bit at DMA_TCD21_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD21_BITER_ELINKNO_bit at DMA_TCD21_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD21_BITER_ELINKNO_bit at DMA_TCD21_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD21_BITER_ELINKNO_bit at DMA_TCD21_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD21_BITER_ELINKNO_bit at DMA_TCD21_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD21_BITER_ELINKNO_bit at DMA_TCD21_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD21_BITER_ELINKNO_bit at DMA_TCD21_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD21_BITER_ELINKNO_bit at DMA_TCD21_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD21_BITER_ELINKNO_bit at DMA_TCD21_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD22_BITER_ELINKNO absolute 0x400092DE;
    sbit  BITER0_DMA_TCD22_BITER_ELINKNO_bit at DMA_TCD22_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD22_BITER_ELINKNO_bit at DMA_TCD22_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD22_BITER_ELINKNO_bit at DMA_TCD22_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD22_BITER_ELINKNO_bit at DMA_TCD22_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD22_BITER_ELINKNO_bit at DMA_TCD22_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD22_BITER_ELINKNO_bit at DMA_TCD22_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD22_BITER_ELINKNO_bit at DMA_TCD22_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD22_BITER_ELINKNO_bit at DMA_TCD22_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD22_BITER_ELINKNO_bit at DMA_TCD22_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD22_BITER_ELINKNO_bit at DMA_TCD22_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD22_BITER_ELINKNO_bit at DMA_TCD22_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD22_BITER_ELINKNO_bit at DMA_TCD22_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD22_BITER_ELINKNO_bit at DMA_TCD22_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD22_BITER_ELINKNO_bit at DMA_TCD22_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD22_BITER_ELINKNO_bit at DMA_TCD22_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD22_BITER_ELINKNO_bit at DMA_TCD22_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD23_BITER_ELINKNO absolute 0x400092FE;
    sbit  BITER0_DMA_TCD23_BITER_ELINKNO_bit at DMA_TCD23_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD23_BITER_ELINKNO_bit at DMA_TCD23_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD23_BITER_ELINKNO_bit at DMA_TCD23_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD23_BITER_ELINKNO_bit at DMA_TCD23_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD23_BITER_ELINKNO_bit at DMA_TCD23_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD23_BITER_ELINKNO_bit at DMA_TCD23_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD23_BITER_ELINKNO_bit at DMA_TCD23_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD23_BITER_ELINKNO_bit at DMA_TCD23_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD23_BITER_ELINKNO_bit at DMA_TCD23_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD23_BITER_ELINKNO_bit at DMA_TCD23_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD23_BITER_ELINKNO_bit at DMA_TCD23_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD23_BITER_ELINKNO_bit at DMA_TCD23_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD23_BITER_ELINKNO_bit at DMA_TCD23_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD23_BITER_ELINKNO_bit at DMA_TCD23_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD23_BITER_ELINKNO_bit at DMA_TCD23_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD23_BITER_ELINKNO_bit at DMA_TCD23_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD24_BITER_ELINKNO absolute 0x4000931E;
    sbit  BITER0_DMA_TCD24_BITER_ELINKNO_bit at DMA_TCD24_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD24_BITER_ELINKNO_bit at DMA_TCD24_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD24_BITER_ELINKNO_bit at DMA_TCD24_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD24_BITER_ELINKNO_bit at DMA_TCD24_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD24_BITER_ELINKNO_bit at DMA_TCD24_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD24_BITER_ELINKNO_bit at DMA_TCD24_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD24_BITER_ELINKNO_bit at DMA_TCD24_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD24_BITER_ELINKNO_bit at DMA_TCD24_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD24_BITER_ELINKNO_bit at DMA_TCD24_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD24_BITER_ELINKNO_bit at DMA_TCD24_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD24_BITER_ELINKNO_bit at DMA_TCD24_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD24_BITER_ELINKNO_bit at DMA_TCD24_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD24_BITER_ELINKNO_bit at DMA_TCD24_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD24_BITER_ELINKNO_bit at DMA_TCD24_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD24_BITER_ELINKNO_bit at DMA_TCD24_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD24_BITER_ELINKNO_bit at DMA_TCD24_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD25_BITER_ELINKNO absolute 0x4000933E;
    sbit  BITER0_DMA_TCD25_BITER_ELINKNO_bit at DMA_TCD25_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD25_BITER_ELINKNO_bit at DMA_TCD25_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD25_BITER_ELINKNO_bit at DMA_TCD25_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD25_BITER_ELINKNO_bit at DMA_TCD25_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD25_BITER_ELINKNO_bit at DMA_TCD25_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD25_BITER_ELINKNO_bit at DMA_TCD25_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD25_BITER_ELINKNO_bit at DMA_TCD25_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD25_BITER_ELINKNO_bit at DMA_TCD25_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD25_BITER_ELINKNO_bit at DMA_TCD25_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD25_BITER_ELINKNO_bit at DMA_TCD25_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD25_BITER_ELINKNO_bit at DMA_TCD25_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD25_BITER_ELINKNO_bit at DMA_TCD25_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD25_BITER_ELINKNO_bit at DMA_TCD25_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD25_BITER_ELINKNO_bit at DMA_TCD25_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD25_BITER_ELINKNO_bit at DMA_TCD25_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD25_BITER_ELINKNO_bit at DMA_TCD25_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD26_BITER_ELINKNO absolute 0x4000935E;
    sbit  BITER0_DMA_TCD26_BITER_ELINKNO_bit at DMA_TCD26_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD26_BITER_ELINKNO_bit at DMA_TCD26_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD26_BITER_ELINKNO_bit at DMA_TCD26_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD26_BITER_ELINKNO_bit at DMA_TCD26_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD26_BITER_ELINKNO_bit at DMA_TCD26_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD26_BITER_ELINKNO_bit at DMA_TCD26_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD26_BITER_ELINKNO_bit at DMA_TCD26_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD26_BITER_ELINKNO_bit at DMA_TCD26_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD26_BITER_ELINKNO_bit at DMA_TCD26_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD26_BITER_ELINKNO_bit at DMA_TCD26_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD26_BITER_ELINKNO_bit at DMA_TCD26_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD26_BITER_ELINKNO_bit at DMA_TCD26_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD26_BITER_ELINKNO_bit at DMA_TCD26_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD26_BITER_ELINKNO_bit at DMA_TCD26_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD26_BITER_ELINKNO_bit at DMA_TCD26_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD26_BITER_ELINKNO_bit at DMA_TCD26_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD27_BITER_ELINKNO absolute 0x4000937E;
    sbit  BITER0_DMA_TCD27_BITER_ELINKNO_bit at DMA_TCD27_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD27_BITER_ELINKNO_bit at DMA_TCD27_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD27_BITER_ELINKNO_bit at DMA_TCD27_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD27_BITER_ELINKNO_bit at DMA_TCD27_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD27_BITER_ELINKNO_bit at DMA_TCD27_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD27_BITER_ELINKNO_bit at DMA_TCD27_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD27_BITER_ELINKNO_bit at DMA_TCD27_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD27_BITER_ELINKNO_bit at DMA_TCD27_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD27_BITER_ELINKNO_bit at DMA_TCD27_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD27_BITER_ELINKNO_bit at DMA_TCD27_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD27_BITER_ELINKNO_bit at DMA_TCD27_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD27_BITER_ELINKNO_bit at DMA_TCD27_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD27_BITER_ELINKNO_bit at DMA_TCD27_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD27_BITER_ELINKNO_bit at DMA_TCD27_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD27_BITER_ELINKNO_bit at DMA_TCD27_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD27_BITER_ELINKNO_bit at DMA_TCD27_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD28_BITER_ELINKNO absolute 0x4000939E;
    sbit  BITER0_DMA_TCD28_BITER_ELINKNO_bit at DMA_TCD28_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD28_BITER_ELINKNO_bit at DMA_TCD28_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD28_BITER_ELINKNO_bit at DMA_TCD28_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD28_BITER_ELINKNO_bit at DMA_TCD28_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD28_BITER_ELINKNO_bit at DMA_TCD28_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD28_BITER_ELINKNO_bit at DMA_TCD28_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD28_BITER_ELINKNO_bit at DMA_TCD28_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD28_BITER_ELINKNO_bit at DMA_TCD28_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD28_BITER_ELINKNO_bit at DMA_TCD28_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD28_BITER_ELINKNO_bit at DMA_TCD28_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD28_BITER_ELINKNO_bit at DMA_TCD28_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD28_BITER_ELINKNO_bit at DMA_TCD28_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD28_BITER_ELINKNO_bit at DMA_TCD28_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD28_BITER_ELINKNO_bit at DMA_TCD28_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD28_BITER_ELINKNO_bit at DMA_TCD28_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD28_BITER_ELINKNO_bit at DMA_TCD28_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD29_BITER_ELINKNO absolute 0x400093BE;
    sbit  BITER0_DMA_TCD29_BITER_ELINKNO_bit at DMA_TCD29_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD29_BITER_ELINKNO_bit at DMA_TCD29_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD29_BITER_ELINKNO_bit at DMA_TCD29_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD29_BITER_ELINKNO_bit at DMA_TCD29_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD29_BITER_ELINKNO_bit at DMA_TCD29_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD29_BITER_ELINKNO_bit at DMA_TCD29_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD29_BITER_ELINKNO_bit at DMA_TCD29_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD29_BITER_ELINKNO_bit at DMA_TCD29_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD29_BITER_ELINKNO_bit at DMA_TCD29_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD29_BITER_ELINKNO_bit at DMA_TCD29_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD29_BITER_ELINKNO_bit at DMA_TCD29_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD29_BITER_ELINKNO_bit at DMA_TCD29_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD29_BITER_ELINKNO_bit at DMA_TCD29_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD29_BITER_ELINKNO_bit at DMA_TCD29_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD29_BITER_ELINKNO_bit at DMA_TCD29_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD29_BITER_ELINKNO_bit at DMA_TCD29_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD30_BITER_ELINKNO absolute 0x400093DE;
    sbit  BITER0_DMA_TCD30_BITER_ELINKNO_bit at DMA_TCD30_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD30_BITER_ELINKNO_bit at DMA_TCD30_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD30_BITER_ELINKNO_bit at DMA_TCD30_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD30_BITER_ELINKNO_bit at DMA_TCD30_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD30_BITER_ELINKNO_bit at DMA_TCD30_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD30_BITER_ELINKNO_bit at DMA_TCD30_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD30_BITER_ELINKNO_bit at DMA_TCD30_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD30_BITER_ELINKNO_bit at DMA_TCD30_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD30_BITER_ELINKNO_bit at DMA_TCD30_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD30_BITER_ELINKNO_bit at DMA_TCD30_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD30_BITER_ELINKNO_bit at DMA_TCD30_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD30_BITER_ELINKNO_bit at DMA_TCD30_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD30_BITER_ELINKNO_bit at DMA_TCD30_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD30_BITER_ELINKNO_bit at DMA_TCD30_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD30_BITER_ELINKNO_bit at DMA_TCD30_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD30_BITER_ELINKNO_bit at DMA_TCD30_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD31_BITER_ELINKNO absolute 0x400093FE;
    sbit  BITER0_DMA_TCD31_BITER_ELINKNO_bit at DMA_TCD31_BITER_ELINKNO.B0;
    sbit  BITER1_DMA_TCD31_BITER_ELINKNO_bit at DMA_TCD31_BITER_ELINKNO.B1;
    sbit  BITER2_DMA_TCD31_BITER_ELINKNO_bit at DMA_TCD31_BITER_ELINKNO.B2;
    sbit  BITER3_DMA_TCD31_BITER_ELINKNO_bit at DMA_TCD31_BITER_ELINKNO.B3;
    sbit  BITER4_DMA_TCD31_BITER_ELINKNO_bit at DMA_TCD31_BITER_ELINKNO.B4;
    sbit  BITER5_DMA_TCD31_BITER_ELINKNO_bit at DMA_TCD31_BITER_ELINKNO.B5;
    sbit  BITER6_DMA_TCD31_BITER_ELINKNO_bit at DMA_TCD31_BITER_ELINKNO.B6;
    sbit  BITER7_DMA_TCD31_BITER_ELINKNO_bit at DMA_TCD31_BITER_ELINKNO.B7;
    sbit  BITER8_DMA_TCD31_BITER_ELINKNO_bit at DMA_TCD31_BITER_ELINKNO.B8;
    sbit  BITER9_DMA_TCD31_BITER_ELINKNO_bit at DMA_TCD31_BITER_ELINKNO.B9;
    sbit  BITER10_DMA_TCD31_BITER_ELINKNO_bit at DMA_TCD31_BITER_ELINKNO.B10;
    sbit  BITER11_DMA_TCD31_BITER_ELINKNO_bit at DMA_TCD31_BITER_ELINKNO.B11;
    sbit  BITER12_DMA_TCD31_BITER_ELINKNO_bit at DMA_TCD31_BITER_ELINKNO.B12;
    sbit  BITER13_DMA_TCD31_BITER_ELINKNO_bit at DMA_TCD31_BITER_ELINKNO.B13;
    sbit  BITER14_DMA_TCD31_BITER_ELINKNO_bit at DMA_TCD31_BITER_ELINKNO.B14;
    sbit  ELINK_DMA_TCD31_BITER_ELINKNO_bit at DMA_TCD31_BITER_ELINKNO.B15;

sfr unsigned int   volatile DMA_TCD0_BITER_ELINKYES absolute 0x4000901E;
    sbit  BITER0_DMA_TCD0_BITER_ELINKYES_bit at DMA_TCD0_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD0_BITER_ELINKYES_bit at DMA_TCD0_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD0_BITER_ELINKYES_bit at DMA_TCD0_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD0_BITER_ELINKYES_bit at DMA_TCD0_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD0_BITER_ELINKYES_bit at DMA_TCD0_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD0_BITER_ELINKYES_bit at DMA_TCD0_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD0_BITER_ELINKYES_bit at DMA_TCD0_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD0_BITER_ELINKYES_bit at DMA_TCD0_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD0_BITER_ELINKYES_bit at DMA_TCD0_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD0_BITER_ELINKYES_bit at DMA_TCD0_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD0_BITER_ELINKYES_bit at DMA_TCD0_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD0_BITER_ELINKYES_bit at DMA_TCD0_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD0_BITER_ELINKYES_bit at DMA_TCD0_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD0_BITER_ELINKYES_bit at DMA_TCD0_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD0_BITER_ELINKYES_bit at DMA_TCD0_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD1_BITER_ELINKYES absolute 0x4000903E;
    sbit  BITER0_DMA_TCD1_BITER_ELINKYES_bit at DMA_TCD1_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD1_BITER_ELINKYES_bit at DMA_TCD1_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD1_BITER_ELINKYES_bit at DMA_TCD1_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD1_BITER_ELINKYES_bit at DMA_TCD1_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD1_BITER_ELINKYES_bit at DMA_TCD1_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD1_BITER_ELINKYES_bit at DMA_TCD1_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD1_BITER_ELINKYES_bit at DMA_TCD1_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD1_BITER_ELINKYES_bit at DMA_TCD1_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD1_BITER_ELINKYES_bit at DMA_TCD1_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD1_BITER_ELINKYES_bit at DMA_TCD1_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD1_BITER_ELINKYES_bit at DMA_TCD1_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD1_BITER_ELINKYES_bit at DMA_TCD1_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD1_BITER_ELINKYES_bit at DMA_TCD1_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD1_BITER_ELINKYES_bit at DMA_TCD1_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD1_BITER_ELINKYES_bit at DMA_TCD1_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD2_BITER_ELINKYES absolute 0x4000905E;
    sbit  BITER0_DMA_TCD2_BITER_ELINKYES_bit at DMA_TCD2_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD2_BITER_ELINKYES_bit at DMA_TCD2_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD2_BITER_ELINKYES_bit at DMA_TCD2_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD2_BITER_ELINKYES_bit at DMA_TCD2_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD2_BITER_ELINKYES_bit at DMA_TCD2_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD2_BITER_ELINKYES_bit at DMA_TCD2_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD2_BITER_ELINKYES_bit at DMA_TCD2_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD2_BITER_ELINKYES_bit at DMA_TCD2_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD2_BITER_ELINKYES_bit at DMA_TCD2_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD2_BITER_ELINKYES_bit at DMA_TCD2_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD2_BITER_ELINKYES_bit at DMA_TCD2_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD2_BITER_ELINKYES_bit at DMA_TCD2_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD2_BITER_ELINKYES_bit at DMA_TCD2_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD2_BITER_ELINKYES_bit at DMA_TCD2_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD2_BITER_ELINKYES_bit at DMA_TCD2_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD3_BITER_ELINKYES absolute 0x4000907E;
    sbit  BITER0_DMA_TCD3_BITER_ELINKYES_bit at DMA_TCD3_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD3_BITER_ELINKYES_bit at DMA_TCD3_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD3_BITER_ELINKYES_bit at DMA_TCD3_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD3_BITER_ELINKYES_bit at DMA_TCD3_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD3_BITER_ELINKYES_bit at DMA_TCD3_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD3_BITER_ELINKYES_bit at DMA_TCD3_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD3_BITER_ELINKYES_bit at DMA_TCD3_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD3_BITER_ELINKYES_bit at DMA_TCD3_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD3_BITER_ELINKYES_bit at DMA_TCD3_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD3_BITER_ELINKYES_bit at DMA_TCD3_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD3_BITER_ELINKYES_bit at DMA_TCD3_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD3_BITER_ELINKYES_bit at DMA_TCD3_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD3_BITER_ELINKYES_bit at DMA_TCD3_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD3_BITER_ELINKYES_bit at DMA_TCD3_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD3_BITER_ELINKYES_bit at DMA_TCD3_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD4_BITER_ELINKYES absolute 0x4000909E;
    sbit  BITER0_DMA_TCD4_BITER_ELINKYES_bit at DMA_TCD4_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD4_BITER_ELINKYES_bit at DMA_TCD4_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD4_BITER_ELINKYES_bit at DMA_TCD4_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD4_BITER_ELINKYES_bit at DMA_TCD4_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD4_BITER_ELINKYES_bit at DMA_TCD4_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD4_BITER_ELINKYES_bit at DMA_TCD4_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD4_BITER_ELINKYES_bit at DMA_TCD4_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD4_BITER_ELINKYES_bit at DMA_TCD4_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD4_BITER_ELINKYES_bit at DMA_TCD4_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD4_BITER_ELINKYES_bit at DMA_TCD4_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD4_BITER_ELINKYES_bit at DMA_TCD4_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD4_BITER_ELINKYES_bit at DMA_TCD4_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD4_BITER_ELINKYES_bit at DMA_TCD4_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD4_BITER_ELINKYES_bit at DMA_TCD4_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD4_BITER_ELINKYES_bit at DMA_TCD4_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD5_BITER_ELINKYES absolute 0x400090BE;
    sbit  BITER0_DMA_TCD5_BITER_ELINKYES_bit at DMA_TCD5_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD5_BITER_ELINKYES_bit at DMA_TCD5_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD5_BITER_ELINKYES_bit at DMA_TCD5_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD5_BITER_ELINKYES_bit at DMA_TCD5_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD5_BITER_ELINKYES_bit at DMA_TCD5_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD5_BITER_ELINKYES_bit at DMA_TCD5_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD5_BITER_ELINKYES_bit at DMA_TCD5_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD5_BITER_ELINKYES_bit at DMA_TCD5_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD5_BITER_ELINKYES_bit at DMA_TCD5_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD5_BITER_ELINKYES_bit at DMA_TCD5_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD5_BITER_ELINKYES_bit at DMA_TCD5_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD5_BITER_ELINKYES_bit at DMA_TCD5_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD5_BITER_ELINKYES_bit at DMA_TCD5_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD5_BITER_ELINKYES_bit at DMA_TCD5_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD5_BITER_ELINKYES_bit at DMA_TCD5_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD6_BITER_ELINKYES absolute 0x400090DE;
    sbit  BITER0_DMA_TCD6_BITER_ELINKYES_bit at DMA_TCD6_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD6_BITER_ELINKYES_bit at DMA_TCD6_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD6_BITER_ELINKYES_bit at DMA_TCD6_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD6_BITER_ELINKYES_bit at DMA_TCD6_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD6_BITER_ELINKYES_bit at DMA_TCD6_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD6_BITER_ELINKYES_bit at DMA_TCD6_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD6_BITER_ELINKYES_bit at DMA_TCD6_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD6_BITER_ELINKYES_bit at DMA_TCD6_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD6_BITER_ELINKYES_bit at DMA_TCD6_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD6_BITER_ELINKYES_bit at DMA_TCD6_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD6_BITER_ELINKYES_bit at DMA_TCD6_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD6_BITER_ELINKYES_bit at DMA_TCD6_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD6_BITER_ELINKYES_bit at DMA_TCD6_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD6_BITER_ELINKYES_bit at DMA_TCD6_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD6_BITER_ELINKYES_bit at DMA_TCD6_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD7_BITER_ELINKYES absolute 0x400090FE;
    sbit  BITER0_DMA_TCD7_BITER_ELINKYES_bit at DMA_TCD7_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD7_BITER_ELINKYES_bit at DMA_TCD7_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD7_BITER_ELINKYES_bit at DMA_TCD7_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD7_BITER_ELINKYES_bit at DMA_TCD7_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD7_BITER_ELINKYES_bit at DMA_TCD7_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD7_BITER_ELINKYES_bit at DMA_TCD7_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD7_BITER_ELINKYES_bit at DMA_TCD7_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD7_BITER_ELINKYES_bit at DMA_TCD7_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD7_BITER_ELINKYES_bit at DMA_TCD7_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD7_BITER_ELINKYES_bit at DMA_TCD7_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD7_BITER_ELINKYES_bit at DMA_TCD7_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD7_BITER_ELINKYES_bit at DMA_TCD7_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD7_BITER_ELINKYES_bit at DMA_TCD7_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD7_BITER_ELINKYES_bit at DMA_TCD7_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD7_BITER_ELINKYES_bit at DMA_TCD7_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD8_BITER_ELINKYES absolute 0x4000911E;
    sbit  BITER0_DMA_TCD8_BITER_ELINKYES_bit at DMA_TCD8_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD8_BITER_ELINKYES_bit at DMA_TCD8_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD8_BITER_ELINKYES_bit at DMA_TCD8_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD8_BITER_ELINKYES_bit at DMA_TCD8_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD8_BITER_ELINKYES_bit at DMA_TCD8_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD8_BITER_ELINKYES_bit at DMA_TCD8_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD8_BITER_ELINKYES_bit at DMA_TCD8_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD8_BITER_ELINKYES_bit at DMA_TCD8_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD8_BITER_ELINKYES_bit at DMA_TCD8_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD8_BITER_ELINKYES_bit at DMA_TCD8_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD8_BITER_ELINKYES_bit at DMA_TCD8_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD8_BITER_ELINKYES_bit at DMA_TCD8_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD8_BITER_ELINKYES_bit at DMA_TCD8_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD8_BITER_ELINKYES_bit at DMA_TCD8_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD8_BITER_ELINKYES_bit at DMA_TCD8_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD9_BITER_ELINKYES absolute 0x4000913E;
    sbit  BITER0_DMA_TCD9_BITER_ELINKYES_bit at DMA_TCD9_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD9_BITER_ELINKYES_bit at DMA_TCD9_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD9_BITER_ELINKYES_bit at DMA_TCD9_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD9_BITER_ELINKYES_bit at DMA_TCD9_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD9_BITER_ELINKYES_bit at DMA_TCD9_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD9_BITER_ELINKYES_bit at DMA_TCD9_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD9_BITER_ELINKYES_bit at DMA_TCD9_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD9_BITER_ELINKYES_bit at DMA_TCD9_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD9_BITER_ELINKYES_bit at DMA_TCD9_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD9_BITER_ELINKYES_bit at DMA_TCD9_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD9_BITER_ELINKYES_bit at DMA_TCD9_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD9_BITER_ELINKYES_bit at DMA_TCD9_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD9_BITER_ELINKYES_bit at DMA_TCD9_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD9_BITER_ELINKYES_bit at DMA_TCD9_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD9_BITER_ELINKYES_bit at DMA_TCD9_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD10_BITER_ELINKYES absolute 0x4000915E;
    sbit  BITER0_DMA_TCD10_BITER_ELINKYES_bit at DMA_TCD10_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD10_BITER_ELINKYES_bit at DMA_TCD10_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD10_BITER_ELINKYES_bit at DMA_TCD10_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD10_BITER_ELINKYES_bit at DMA_TCD10_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD10_BITER_ELINKYES_bit at DMA_TCD10_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD10_BITER_ELINKYES_bit at DMA_TCD10_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD10_BITER_ELINKYES_bit at DMA_TCD10_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD10_BITER_ELINKYES_bit at DMA_TCD10_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD10_BITER_ELINKYES_bit at DMA_TCD10_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD10_BITER_ELINKYES_bit at DMA_TCD10_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD10_BITER_ELINKYES_bit at DMA_TCD10_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD10_BITER_ELINKYES_bit at DMA_TCD10_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD10_BITER_ELINKYES_bit at DMA_TCD10_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD10_BITER_ELINKYES_bit at DMA_TCD10_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD10_BITER_ELINKYES_bit at DMA_TCD10_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD11_BITER_ELINKYES absolute 0x4000917E;
    sbit  BITER0_DMA_TCD11_BITER_ELINKYES_bit at DMA_TCD11_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD11_BITER_ELINKYES_bit at DMA_TCD11_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD11_BITER_ELINKYES_bit at DMA_TCD11_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD11_BITER_ELINKYES_bit at DMA_TCD11_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD11_BITER_ELINKYES_bit at DMA_TCD11_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD11_BITER_ELINKYES_bit at DMA_TCD11_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD11_BITER_ELINKYES_bit at DMA_TCD11_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD11_BITER_ELINKYES_bit at DMA_TCD11_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD11_BITER_ELINKYES_bit at DMA_TCD11_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD11_BITER_ELINKYES_bit at DMA_TCD11_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD11_BITER_ELINKYES_bit at DMA_TCD11_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD11_BITER_ELINKYES_bit at DMA_TCD11_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD11_BITER_ELINKYES_bit at DMA_TCD11_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD11_BITER_ELINKYES_bit at DMA_TCD11_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD11_BITER_ELINKYES_bit at DMA_TCD11_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD12_BITER_ELINKYES absolute 0x4000919E;
    sbit  BITER0_DMA_TCD12_BITER_ELINKYES_bit at DMA_TCD12_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD12_BITER_ELINKYES_bit at DMA_TCD12_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD12_BITER_ELINKYES_bit at DMA_TCD12_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD12_BITER_ELINKYES_bit at DMA_TCD12_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD12_BITER_ELINKYES_bit at DMA_TCD12_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD12_BITER_ELINKYES_bit at DMA_TCD12_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD12_BITER_ELINKYES_bit at DMA_TCD12_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD12_BITER_ELINKYES_bit at DMA_TCD12_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD12_BITER_ELINKYES_bit at DMA_TCD12_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD12_BITER_ELINKYES_bit at DMA_TCD12_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD12_BITER_ELINKYES_bit at DMA_TCD12_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD12_BITER_ELINKYES_bit at DMA_TCD12_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD12_BITER_ELINKYES_bit at DMA_TCD12_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD12_BITER_ELINKYES_bit at DMA_TCD12_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD12_BITER_ELINKYES_bit at DMA_TCD12_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD13_BITER_ELINKYES absolute 0x400091BE;
    sbit  BITER0_DMA_TCD13_BITER_ELINKYES_bit at DMA_TCD13_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD13_BITER_ELINKYES_bit at DMA_TCD13_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD13_BITER_ELINKYES_bit at DMA_TCD13_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD13_BITER_ELINKYES_bit at DMA_TCD13_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD13_BITER_ELINKYES_bit at DMA_TCD13_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD13_BITER_ELINKYES_bit at DMA_TCD13_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD13_BITER_ELINKYES_bit at DMA_TCD13_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD13_BITER_ELINKYES_bit at DMA_TCD13_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD13_BITER_ELINKYES_bit at DMA_TCD13_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD13_BITER_ELINKYES_bit at DMA_TCD13_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD13_BITER_ELINKYES_bit at DMA_TCD13_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD13_BITER_ELINKYES_bit at DMA_TCD13_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD13_BITER_ELINKYES_bit at DMA_TCD13_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD13_BITER_ELINKYES_bit at DMA_TCD13_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD13_BITER_ELINKYES_bit at DMA_TCD13_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD14_BITER_ELINKYES absolute 0x400091DE;
    sbit  BITER0_DMA_TCD14_BITER_ELINKYES_bit at DMA_TCD14_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD14_BITER_ELINKYES_bit at DMA_TCD14_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD14_BITER_ELINKYES_bit at DMA_TCD14_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD14_BITER_ELINKYES_bit at DMA_TCD14_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD14_BITER_ELINKYES_bit at DMA_TCD14_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD14_BITER_ELINKYES_bit at DMA_TCD14_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD14_BITER_ELINKYES_bit at DMA_TCD14_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD14_BITER_ELINKYES_bit at DMA_TCD14_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD14_BITER_ELINKYES_bit at DMA_TCD14_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD14_BITER_ELINKYES_bit at DMA_TCD14_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD14_BITER_ELINKYES_bit at DMA_TCD14_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD14_BITER_ELINKYES_bit at DMA_TCD14_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD14_BITER_ELINKYES_bit at DMA_TCD14_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD14_BITER_ELINKYES_bit at DMA_TCD14_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD14_BITER_ELINKYES_bit at DMA_TCD14_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD15_BITER_ELINKYES absolute 0x400091FE;
    sbit  BITER0_DMA_TCD15_BITER_ELINKYES_bit at DMA_TCD15_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD15_BITER_ELINKYES_bit at DMA_TCD15_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD15_BITER_ELINKYES_bit at DMA_TCD15_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD15_BITER_ELINKYES_bit at DMA_TCD15_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD15_BITER_ELINKYES_bit at DMA_TCD15_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD15_BITER_ELINKYES_bit at DMA_TCD15_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD15_BITER_ELINKYES_bit at DMA_TCD15_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD15_BITER_ELINKYES_bit at DMA_TCD15_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD15_BITER_ELINKYES_bit at DMA_TCD15_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD15_BITER_ELINKYES_bit at DMA_TCD15_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD15_BITER_ELINKYES_bit at DMA_TCD15_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD15_BITER_ELINKYES_bit at DMA_TCD15_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD15_BITER_ELINKYES_bit at DMA_TCD15_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD15_BITER_ELINKYES_bit at DMA_TCD15_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD15_BITER_ELINKYES_bit at DMA_TCD15_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD16_BITER_ELINKYES absolute 0x4000921E;
    sbit  BITER0_DMA_TCD16_BITER_ELINKYES_bit at DMA_TCD16_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD16_BITER_ELINKYES_bit at DMA_TCD16_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD16_BITER_ELINKYES_bit at DMA_TCD16_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD16_BITER_ELINKYES_bit at DMA_TCD16_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD16_BITER_ELINKYES_bit at DMA_TCD16_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD16_BITER_ELINKYES_bit at DMA_TCD16_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD16_BITER_ELINKYES_bit at DMA_TCD16_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD16_BITER_ELINKYES_bit at DMA_TCD16_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD16_BITER_ELINKYES_bit at DMA_TCD16_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD16_BITER_ELINKYES_bit at DMA_TCD16_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD16_BITER_ELINKYES_bit at DMA_TCD16_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD16_BITER_ELINKYES_bit at DMA_TCD16_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD16_BITER_ELINKYES_bit at DMA_TCD16_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD16_BITER_ELINKYES_bit at DMA_TCD16_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD16_BITER_ELINKYES_bit at DMA_TCD16_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD17_BITER_ELINKYES absolute 0x4000923E;
    sbit  BITER0_DMA_TCD17_BITER_ELINKYES_bit at DMA_TCD17_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD17_BITER_ELINKYES_bit at DMA_TCD17_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD17_BITER_ELINKYES_bit at DMA_TCD17_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD17_BITER_ELINKYES_bit at DMA_TCD17_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD17_BITER_ELINKYES_bit at DMA_TCD17_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD17_BITER_ELINKYES_bit at DMA_TCD17_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD17_BITER_ELINKYES_bit at DMA_TCD17_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD17_BITER_ELINKYES_bit at DMA_TCD17_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD17_BITER_ELINKYES_bit at DMA_TCD17_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD17_BITER_ELINKYES_bit at DMA_TCD17_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD17_BITER_ELINKYES_bit at DMA_TCD17_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD17_BITER_ELINKYES_bit at DMA_TCD17_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD17_BITER_ELINKYES_bit at DMA_TCD17_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD17_BITER_ELINKYES_bit at DMA_TCD17_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD17_BITER_ELINKYES_bit at DMA_TCD17_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD18_BITER_ELINKYES absolute 0x4000925E;
    sbit  BITER0_DMA_TCD18_BITER_ELINKYES_bit at DMA_TCD18_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD18_BITER_ELINKYES_bit at DMA_TCD18_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD18_BITER_ELINKYES_bit at DMA_TCD18_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD18_BITER_ELINKYES_bit at DMA_TCD18_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD18_BITER_ELINKYES_bit at DMA_TCD18_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD18_BITER_ELINKYES_bit at DMA_TCD18_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD18_BITER_ELINKYES_bit at DMA_TCD18_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD18_BITER_ELINKYES_bit at DMA_TCD18_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD18_BITER_ELINKYES_bit at DMA_TCD18_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD18_BITER_ELINKYES_bit at DMA_TCD18_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD18_BITER_ELINKYES_bit at DMA_TCD18_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD18_BITER_ELINKYES_bit at DMA_TCD18_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD18_BITER_ELINKYES_bit at DMA_TCD18_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD18_BITER_ELINKYES_bit at DMA_TCD18_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD18_BITER_ELINKYES_bit at DMA_TCD18_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD19_BITER_ELINKYES absolute 0x4000927E;
    sbit  BITER0_DMA_TCD19_BITER_ELINKYES_bit at DMA_TCD19_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD19_BITER_ELINKYES_bit at DMA_TCD19_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD19_BITER_ELINKYES_bit at DMA_TCD19_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD19_BITER_ELINKYES_bit at DMA_TCD19_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD19_BITER_ELINKYES_bit at DMA_TCD19_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD19_BITER_ELINKYES_bit at DMA_TCD19_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD19_BITER_ELINKYES_bit at DMA_TCD19_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD19_BITER_ELINKYES_bit at DMA_TCD19_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD19_BITER_ELINKYES_bit at DMA_TCD19_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD19_BITER_ELINKYES_bit at DMA_TCD19_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD19_BITER_ELINKYES_bit at DMA_TCD19_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD19_BITER_ELINKYES_bit at DMA_TCD19_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD19_BITER_ELINKYES_bit at DMA_TCD19_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD19_BITER_ELINKYES_bit at DMA_TCD19_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD19_BITER_ELINKYES_bit at DMA_TCD19_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD20_BITER_ELINKYES absolute 0x4000929E;
    sbit  BITER0_DMA_TCD20_BITER_ELINKYES_bit at DMA_TCD20_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD20_BITER_ELINKYES_bit at DMA_TCD20_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD20_BITER_ELINKYES_bit at DMA_TCD20_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD20_BITER_ELINKYES_bit at DMA_TCD20_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD20_BITER_ELINKYES_bit at DMA_TCD20_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD20_BITER_ELINKYES_bit at DMA_TCD20_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD20_BITER_ELINKYES_bit at DMA_TCD20_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD20_BITER_ELINKYES_bit at DMA_TCD20_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD20_BITER_ELINKYES_bit at DMA_TCD20_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD20_BITER_ELINKYES_bit at DMA_TCD20_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD20_BITER_ELINKYES_bit at DMA_TCD20_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD20_BITER_ELINKYES_bit at DMA_TCD20_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD20_BITER_ELINKYES_bit at DMA_TCD20_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD20_BITER_ELINKYES_bit at DMA_TCD20_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD20_BITER_ELINKYES_bit at DMA_TCD20_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD21_BITER_ELINKYES absolute 0x400092BE;
    sbit  BITER0_DMA_TCD21_BITER_ELINKYES_bit at DMA_TCD21_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD21_BITER_ELINKYES_bit at DMA_TCD21_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD21_BITER_ELINKYES_bit at DMA_TCD21_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD21_BITER_ELINKYES_bit at DMA_TCD21_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD21_BITER_ELINKYES_bit at DMA_TCD21_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD21_BITER_ELINKYES_bit at DMA_TCD21_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD21_BITER_ELINKYES_bit at DMA_TCD21_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD21_BITER_ELINKYES_bit at DMA_TCD21_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD21_BITER_ELINKYES_bit at DMA_TCD21_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD21_BITER_ELINKYES_bit at DMA_TCD21_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD21_BITER_ELINKYES_bit at DMA_TCD21_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD21_BITER_ELINKYES_bit at DMA_TCD21_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD21_BITER_ELINKYES_bit at DMA_TCD21_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD21_BITER_ELINKYES_bit at DMA_TCD21_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD21_BITER_ELINKYES_bit at DMA_TCD21_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD22_BITER_ELINKYES absolute 0x400092DE;
    sbit  BITER0_DMA_TCD22_BITER_ELINKYES_bit at DMA_TCD22_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD22_BITER_ELINKYES_bit at DMA_TCD22_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD22_BITER_ELINKYES_bit at DMA_TCD22_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD22_BITER_ELINKYES_bit at DMA_TCD22_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD22_BITER_ELINKYES_bit at DMA_TCD22_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD22_BITER_ELINKYES_bit at DMA_TCD22_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD22_BITER_ELINKYES_bit at DMA_TCD22_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD22_BITER_ELINKYES_bit at DMA_TCD22_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD22_BITER_ELINKYES_bit at DMA_TCD22_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD22_BITER_ELINKYES_bit at DMA_TCD22_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD22_BITER_ELINKYES_bit at DMA_TCD22_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD22_BITER_ELINKYES_bit at DMA_TCD22_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD22_BITER_ELINKYES_bit at DMA_TCD22_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD22_BITER_ELINKYES_bit at DMA_TCD22_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD22_BITER_ELINKYES_bit at DMA_TCD22_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD23_BITER_ELINKYES absolute 0x400092FE;
    sbit  BITER0_DMA_TCD23_BITER_ELINKYES_bit at DMA_TCD23_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD23_BITER_ELINKYES_bit at DMA_TCD23_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD23_BITER_ELINKYES_bit at DMA_TCD23_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD23_BITER_ELINKYES_bit at DMA_TCD23_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD23_BITER_ELINKYES_bit at DMA_TCD23_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD23_BITER_ELINKYES_bit at DMA_TCD23_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD23_BITER_ELINKYES_bit at DMA_TCD23_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD23_BITER_ELINKYES_bit at DMA_TCD23_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD23_BITER_ELINKYES_bit at DMA_TCD23_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD23_BITER_ELINKYES_bit at DMA_TCD23_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD23_BITER_ELINKYES_bit at DMA_TCD23_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD23_BITER_ELINKYES_bit at DMA_TCD23_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD23_BITER_ELINKYES_bit at DMA_TCD23_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD23_BITER_ELINKYES_bit at DMA_TCD23_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD23_BITER_ELINKYES_bit at DMA_TCD23_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD24_BITER_ELINKYES absolute 0x4000931E;
    sbit  BITER0_DMA_TCD24_BITER_ELINKYES_bit at DMA_TCD24_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD24_BITER_ELINKYES_bit at DMA_TCD24_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD24_BITER_ELINKYES_bit at DMA_TCD24_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD24_BITER_ELINKYES_bit at DMA_TCD24_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD24_BITER_ELINKYES_bit at DMA_TCD24_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD24_BITER_ELINKYES_bit at DMA_TCD24_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD24_BITER_ELINKYES_bit at DMA_TCD24_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD24_BITER_ELINKYES_bit at DMA_TCD24_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD24_BITER_ELINKYES_bit at DMA_TCD24_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD24_BITER_ELINKYES_bit at DMA_TCD24_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD24_BITER_ELINKYES_bit at DMA_TCD24_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD24_BITER_ELINKYES_bit at DMA_TCD24_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD24_BITER_ELINKYES_bit at DMA_TCD24_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD24_BITER_ELINKYES_bit at DMA_TCD24_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD24_BITER_ELINKYES_bit at DMA_TCD24_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD25_BITER_ELINKYES absolute 0x4000933E;
    sbit  BITER0_DMA_TCD25_BITER_ELINKYES_bit at DMA_TCD25_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD25_BITER_ELINKYES_bit at DMA_TCD25_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD25_BITER_ELINKYES_bit at DMA_TCD25_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD25_BITER_ELINKYES_bit at DMA_TCD25_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD25_BITER_ELINKYES_bit at DMA_TCD25_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD25_BITER_ELINKYES_bit at DMA_TCD25_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD25_BITER_ELINKYES_bit at DMA_TCD25_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD25_BITER_ELINKYES_bit at DMA_TCD25_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD25_BITER_ELINKYES_bit at DMA_TCD25_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD25_BITER_ELINKYES_bit at DMA_TCD25_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD25_BITER_ELINKYES_bit at DMA_TCD25_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD25_BITER_ELINKYES_bit at DMA_TCD25_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD25_BITER_ELINKYES_bit at DMA_TCD25_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD25_BITER_ELINKYES_bit at DMA_TCD25_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD25_BITER_ELINKYES_bit at DMA_TCD25_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD26_BITER_ELINKYES absolute 0x4000935E;
    sbit  BITER0_DMA_TCD26_BITER_ELINKYES_bit at DMA_TCD26_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD26_BITER_ELINKYES_bit at DMA_TCD26_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD26_BITER_ELINKYES_bit at DMA_TCD26_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD26_BITER_ELINKYES_bit at DMA_TCD26_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD26_BITER_ELINKYES_bit at DMA_TCD26_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD26_BITER_ELINKYES_bit at DMA_TCD26_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD26_BITER_ELINKYES_bit at DMA_TCD26_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD26_BITER_ELINKYES_bit at DMA_TCD26_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD26_BITER_ELINKYES_bit at DMA_TCD26_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD26_BITER_ELINKYES_bit at DMA_TCD26_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD26_BITER_ELINKYES_bit at DMA_TCD26_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD26_BITER_ELINKYES_bit at DMA_TCD26_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD26_BITER_ELINKYES_bit at DMA_TCD26_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD26_BITER_ELINKYES_bit at DMA_TCD26_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD26_BITER_ELINKYES_bit at DMA_TCD26_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD27_BITER_ELINKYES absolute 0x4000937E;
    sbit  BITER0_DMA_TCD27_BITER_ELINKYES_bit at DMA_TCD27_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD27_BITER_ELINKYES_bit at DMA_TCD27_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD27_BITER_ELINKYES_bit at DMA_TCD27_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD27_BITER_ELINKYES_bit at DMA_TCD27_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD27_BITER_ELINKYES_bit at DMA_TCD27_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD27_BITER_ELINKYES_bit at DMA_TCD27_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD27_BITER_ELINKYES_bit at DMA_TCD27_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD27_BITER_ELINKYES_bit at DMA_TCD27_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD27_BITER_ELINKYES_bit at DMA_TCD27_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD27_BITER_ELINKYES_bit at DMA_TCD27_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD27_BITER_ELINKYES_bit at DMA_TCD27_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD27_BITER_ELINKYES_bit at DMA_TCD27_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD27_BITER_ELINKYES_bit at DMA_TCD27_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD27_BITER_ELINKYES_bit at DMA_TCD27_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD27_BITER_ELINKYES_bit at DMA_TCD27_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD28_BITER_ELINKYES absolute 0x4000939E;
    sbit  BITER0_DMA_TCD28_BITER_ELINKYES_bit at DMA_TCD28_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD28_BITER_ELINKYES_bit at DMA_TCD28_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD28_BITER_ELINKYES_bit at DMA_TCD28_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD28_BITER_ELINKYES_bit at DMA_TCD28_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD28_BITER_ELINKYES_bit at DMA_TCD28_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD28_BITER_ELINKYES_bit at DMA_TCD28_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD28_BITER_ELINKYES_bit at DMA_TCD28_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD28_BITER_ELINKYES_bit at DMA_TCD28_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD28_BITER_ELINKYES_bit at DMA_TCD28_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD28_BITER_ELINKYES_bit at DMA_TCD28_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD28_BITER_ELINKYES_bit at DMA_TCD28_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD28_BITER_ELINKYES_bit at DMA_TCD28_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD28_BITER_ELINKYES_bit at DMA_TCD28_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD28_BITER_ELINKYES_bit at DMA_TCD28_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD28_BITER_ELINKYES_bit at DMA_TCD28_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD29_BITER_ELINKYES absolute 0x400093BE;
    sbit  BITER0_DMA_TCD29_BITER_ELINKYES_bit at DMA_TCD29_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD29_BITER_ELINKYES_bit at DMA_TCD29_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD29_BITER_ELINKYES_bit at DMA_TCD29_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD29_BITER_ELINKYES_bit at DMA_TCD29_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD29_BITER_ELINKYES_bit at DMA_TCD29_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD29_BITER_ELINKYES_bit at DMA_TCD29_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD29_BITER_ELINKYES_bit at DMA_TCD29_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD29_BITER_ELINKYES_bit at DMA_TCD29_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD29_BITER_ELINKYES_bit at DMA_TCD29_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD29_BITER_ELINKYES_bit at DMA_TCD29_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD29_BITER_ELINKYES_bit at DMA_TCD29_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD29_BITER_ELINKYES_bit at DMA_TCD29_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD29_BITER_ELINKYES_bit at DMA_TCD29_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD29_BITER_ELINKYES_bit at DMA_TCD29_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD29_BITER_ELINKYES_bit at DMA_TCD29_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD30_BITER_ELINKYES absolute 0x400093DE;
    sbit  BITER0_DMA_TCD30_BITER_ELINKYES_bit at DMA_TCD30_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD30_BITER_ELINKYES_bit at DMA_TCD30_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD30_BITER_ELINKYES_bit at DMA_TCD30_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD30_BITER_ELINKYES_bit at DMA_TCD30_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD30_BITER_ELINKYES_bit at DMA_TCD30_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD30_BITER_ELINKYES_bit at DMA_TCD30_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD30_BITER_ELINKYES_bit at DMA_TCD30_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD30_BITER_ELINKYES_bit at DMA_TCD30_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD30_BITER_ELINKYES_bit at DMA_TCD30_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD30_BITER_ELINKYES_bit at DMA_TCD30_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD30_BITER_ELINKYES_bit at DMA_TCD30_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD30_BITER_ELINKYES_bit at DMA_TCD30_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD30_BITER_ELINKYES_bit at DMA_TCD30_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD30_BITER_ELINKYES_bit at DMA_TCD30_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD30_BITER_ELINKYES_bit at DMA_TCD30_BITER_ELINKYES.B15;

sfr unsigned int   volatile DMA_TCD31_BITER_ELINKYES absolute 0x400093FE;
    sbit  BITER0_DMA_TCD31_BITER_ELINKYES_bit at DMA_TCD31_BITER_ELINKYES.B0;
    sbit  BITER1_DMA_TCD31_BITER_ELINKYES_bit at DMA_TCD31_BITER_ELINKYES.B1;
    sbit  BITER2_DMA_TCD31_BITER_ELINKYES_bit at DMA_TCD31_BITER_ELINKYES.B2;
    sbit  BITER3_DMA_TCD31_BITER_ELINKYES_bit at DMA_TCD31_BITER_ELINKYES.B3;
    sbit  BITER4_DMA_TCD31_BITER_ELINKYES_bit at DMA_TCD31_BITER_ELINKYES.B4;
    sbit  BITER5_DMA_TCD31_BITER_ELINKYES_bit at DMA_TCD31_BITER_ELINKYES.B5;
    sbit  BITER6_DMA_TCD31_BITER_ELINKYES_bit at DMA_TCD31_BITER_ELINKYES.B6;
    sbit  BITER7_DMA_TCD31_BITER_ELINKYES_bit at DMA_TCD31_BITER_ELINKYES.B7;
    sbit  BITER8_DMA_TCD31_BITER_ELINKYES_bit at DMA_TCD31_BITER_ELINKYES.B8;
    sbit  LINKCH0_DMA_TCD31_BITER_ELINKYES_bit at DMA_TCD31_BITER_ELINKYES.B9;
    sbit  LINKCH1_DMA_TCD31_BITER_ELINKYES_bit at DMA_TCD31_BITER_ELINKYES.B10;
    sbit  LINKCH2_DMA_TCD31_BITER_ELINKYES_bit at DMA_TCD31_BITER_ELINKYES.B11;
    sbit  LINKCH3_DMA_TCD31_BITER_ELINKYES_bit at DMA_TCD31_BITER_ELINKYES.B12;
    sbit  LINKCH4_DMA_TCD31_BITER_ELINKYES_bit at DMA_TCD31_BITER_ELINKYES.B13;
    sbit  ELINK_DMA_TCD31_BITER_ELINKYES_bit at DMA_TCD31_BITER_ELINKYES.B15;

sfr unsigned long   volatile FB_CSAR0             absolute 0x4000C000;
    const register unsigned short int BA0 = 16;
    sbit  BA0_bit at FB_CSAR0.B16;
    const register unsigned short int BA1 = 17;
    sbit  BA1_bit at FB_CSAR0.B17;
    const register unsigned short int BA2 = 18;
    sbit  BA2_bit at FB_CSAR0.B18;
    const register unsigned short int BA3 = 19;
    sbit  BA3_bit at FB_CSAR0.B19;
    const register unsigned short int BA4 = 20;
    sbit  BA4_bit at FB_CSAR0.B20;
    const register unsigned short int BA5 = 21;
    sbit  BA5_bit at FB_CSAR0.B21;
    const register unsigned short int BA6 = 22;
    sbit  BA6_bit at FB_CSAR0.B22;
    const register unsigned short int BA7 = 23;
    sbit  BA7_bit at FB_CSAR0.B23;
    const register unsigned short int BA8 = 24;
    sbit  BA8_bit at FB_CSAR0.B24;
    const register unsigned short int BA9 = 25;
    sbit  BA9_bit at FB_CSAR0.B25;
    const register unsigned short int BA10 = 26;
    sbit  BA10_bit at FB_CSAR0.B26;
    const register unsigned short int BA11 = 27;
    sbit  BA11_bit at FB_CSAR0.B27;
    const register unsigned short int BA12 = 28;
    sbit  BA12_bit at FB_CSAR0.B28;
    const register unsigned short int BA13 = 29;
    sbit  BA13_bit at FB_CSAR0.B29;
    const register unsigned short int BA14 = 30;
    sbit  BA14_bit at FB_CSAR0.B30;
    const register unsigned short int BA15 = 31;
    sbit  BA15_bit at FB_CSAR0.B31;

sfr unsigned long   volatile FB_CSAR1             absolute 0x4000C00C;
    sbit  BA0_FB_CSAR1_bit at FB_CSAR1.B16;
    sbit  BA1_FB_CSAR1_bit at FB_CSAR1.B17;
    sbit  BA2_FB_CSAR1_bit at FB_CSAR1.B18;
    sbit  BA3_FB_CSAR1_bit at FB_CSAR1.B19;
    sbit  BA4_FB_CSAR1_bit at FB_CSAR1.B20;
    sbit  BA5_FB_CSAR1_bit at FB_CSAR1.B21;
    sbit  BA6_FB_CSAR1_bit at FB_CSAR1.B22;
    sbit  BA7_FB_CSAR1_bit at FB_CSAR1.B23;
    sbit  BA8_FB_CSAR1_bit at FB_CSAR1.B24;
    sbit  BA9_FB_CSAR1_bit at FB_CSAR1.B25;
    sbit  BA10_FB_CSAR1_bit at FB_CSAR1.B26;
    sbit  BA11_FB_CSAR1_bit at FB_CSAR1.B27;
    sbit  BA12_FB_CSAR1_bit at FB_CSAR1.B28;
    sbit  BA13_FB_CSAR1_bit at FB_CSAR1.B29;
    sbit  BA14_FB_CSAR1_bit at FB_CSAR1.B30;
    sbit  BA15_FB_CSAR1_bit at FB_CSAR1.B31;

sfr unsigned long   volatile FB_CSAR2             absolute 0x4000C018;
    sbit  BA0_FB_CSAR2_bit at FB_CSAR2.B16;
    sbit  BA1_FB_CSAR2_bit at FB_CSAR2.B17;
    sbit  BA2_FB_CSAR2_bit at FB_CSAR2.B18;
    sbit  BA3_FB_CSAR2_bit at FB_CSAR2.B19;
    sbit  BA4_FB_CSAR2_bit at FB_CSAR2.B20;
    sbit  BA5_FB_CSAR2_bit at FB_CSAR2.B21;
    sbit  BA6_FB_CSAR2_bit at FB_CSAR2.B22;
    sbit  BA7_FB_CSAR2_bit at FB_CSAR2.B23;
    sbit  BA8_FB_CSAR2_bit at FB_CSAR2.B24;
    sbit  BA9_FB_CSAR2_bit at FB_CSAR2.B25;
    sbit  BA10_FB_CSAR2_bit at FB_CSAR2.B26;
    sbit  BA11_FB_CSAR2_bit at FB_CSAR2.B27;
    sbit  BA12_FB_CSAR2_bit at FB_CSAR2.B28;
    sbit  BA13_FB_CSAR2_bit at FB_CSAR2.B29;
    sbit  BA14_FB_CSAR2_bit at FB_CSAR2.B30;
    sbit  BA15_FB_CSAR2_bit at FB_CSAR2.B31;

sfr unsigned long   volatile FB_CSAR3             absolute 0x4000C024;
    sbit  BA0_FB_CSAR3_bit at FB_CSAR3.B16;
    sbit  BA1_FB_CSAR3_bit at FB_CSAR3.B17;
    sbit  BA2_FB_CSAR3_bit at FB_CSAR3.B18;
    sbit  BA3_FB_CSAR3_bit at FB_CSAR3.B19;
    sbit  BA4_FB_CSAR3_bit at FB_CSAR3.B20;
    sbit  BA5_FB_CSAR3_bit at FB_CSAR3.B21;
    sbit  BA6_FB_CSAR3_bit at FB_CSAR3.B22;
    sbit  BA7_FB_CSAR3_bit at FB_CSAR3.B23;
    sbit  BA8_FB_CSAR3_bit at FB_CSAR3.B24;
    sbit  BA9_FB_CSAR3_bit at FB_CSAR3.B25;
    sbit  BA10_FB_CSAR3_bit at FB_CSAR3.B26;
    sbit  BA11_FB_CSAR3_bit at FB_CSAR3.B27;
    sbit  BA12_FB_CSAR3_bit at FB_CSAR3.B28;
    sbit  BA13_FB_CSAR3_bit at FB_CSAR3.B29;
    sbit  BA14_FB_CSAR3_bit at FB_CSAR3.B30;
    sbit  BA15_FB_CSAR3_bit at FB_CSAR3.B31;

sfr unsigned long   volatile FB_CSAR4             absolute 0x4000C030;
    sbit  BA0_FB_CSAR4_bit at FB_CSAR4.B16;
    sbit  BA1_FB_CSAR4_bit at FB_CSAR4.B17;
    sbit  BA2_FB_CSAR4_bit at FB_CSAR4.B18;
    sbit  BA3_FB_CSAR4_bit at FB_CSAR4.B19;
    sbit  BA4_FB_CSAR4_bit at FB_CSAR4.B20;
    sbit  BA5_FB_CSAR4_bit at FB_CSAR4.B21;
    sbit  BA6_FB_CSAR4_bit at FB_CSAR4.B22;
    sbit  BA7_FB_CSAR4_bit at FB_CSAR4.B23;
    sbit  BA8_FB_CSAR4_bit at FB_CSAR4.B24;
    sbit  BA9_FB_CSAR4_bit at FB_CSAR4.B25;
    sbit  BA10_FB_CSAR4_bit at FB_CSAR4.B26;
    sbit  BA11_FB_CSAR4_bit at FB_CSAR4.B27;
    sbit  BA12_FB_CSAR4_bit at FB_CSAR4.B28;
    sbit  BA13_FB_CSAR4_bit at FB_CSAR4.B29;
    sbit  BA14_FB_CSAR4_bit at FB_CSAR4.B30;
    sbit  BA15_FB_CSAR4_bit at FB_CSAR4.B31;

sfr unsigned long   volatile FB_CSAR5             absolute 0x4000C03C;
    sbit  BA0_FB_CSAR5_bit at FB_CSAR5.B16;
    sbit  BA1_FB_CSAR5_bit at FB_CSAR5.B17;
    sbit  BA2_FB_CSAR5_bit at FB_CSAR5.B18;
    sbit  BA3_FB_CSAR5_bit at FB_CSAR5.B19;
    sbit  BA4_FB_CSAR5_bit at FB_CSAR5.B20;
    sbit  BA5_FB_CSAR5_bit at FB_CSAR5.B21;
    sbit  BA6_FB_CSAR5_bit at FB_CSAR5.B22;
    sbit  BA7_FB_CSAR5_bit at FB_CSAR5.B23;
    sbit  BA8_FB_CSAR5_bit at FB_CSAR5.B24;
    sbit  BA9_FB_CSAR5_bit at FB_CSAR5.B25;
    sbit  BA10_FB_CSAR5_bit at FB_CSAR5.B26;
    sbit  BA11_FB_CSAR5_bit at FB_CSAR5.B27;
    sbit  BA12_FB_CSAR5_bit at FB_CSAR5.B28;
    sbit  BA13_FB_CSAR5_bit at FB_CSAR5.B29;
    sbit  BA14_FB_CSAR5_bit at FB_CSAR5.B30;
    sbit  BA15_FB_CSAR5_bit at FB_CSAR5.B31;

sfr unsigned long   volatile FB_CSMR0             absolute 0x4000C004;
    const register unsigned short int V = 0;
    sbit  V_bit at FB_CSMR0.B0;
    const register unsigned short int WP = 8;
    sbit  WP_bit at FB_CSMR0.B8;
    const register unsigned short int BAM0 = 16;
    sbit  BAM0_bit at FB_CSMR0.B16;
    const register unsigned short int BAM1 = 17;
    sbit  BAM1_bit at FB_CSMR0.B17;
    const register unsigned short int BAM2 = 18;
    sbit  BAM2_bit at FB_CSMR0.B18;
    const register unsigned short int BAM3 = 19;
    sbit  BAM3_bit at FB_CSMR0.B19;
    const register unsigned short int BAM4 = 20;
    sbit  BAM4_bit at FB_CSMR0.B20;
    const register unsigned short int BAM5 = 21;
    sbit  BAM5_bit at FB_CSMR0.B21;
    const register unsigned short int BAM6 = 22;
    sbit  BAM6_bit at FB_CSMR0.B22;
    const register unsigned short int BAM7 = 23;
    sbit  BAM7_bit at FB_CSMR0.B23;
    const register unsigned short int BAM8 = 24;
    sbit  BAM8_bit at FB_CSMR0.B24;
    const register unsigned short int BAM9 = 25;
    sbit  BAM9_bit at FB_CSMR0.B25;
    const register unsigned short int BAM10 = 26;
    sbit  BAM10_bit at FB_CSMR0.B26;
    const register unsigned short int BAM11 = 27;
    sbit  BAM11_bit at FB_CSMR0.B27;
    const register unsigned short int BAM12 = 28;
    sbit  BAM12_bit at FB_CSMR0.B28;
    const register unsigned short int BAM13 = 29;
    sbit  BAM13_bit at FB_CSMR0.B29;
    const register unsigned short int BAM14 = 30;
    sbit  BAM14_bit at FB_CSMR0.B30;
    const register unsigned short int BAM15 = 31;
    sbit  BAM15_bit at FB_CSMR0.B31;

sfr unsigned long   volatile FB_CSMR1             absolute 0x4000C010;
    sbit  V_FB_CSMR1_bit at FB_CSMR1.B0;
    sbit  WP_FB_CSMR1_bit at FB_CSMR1.B8;
    sbit  BAM0_FB_CSMR1_bit at FB_CSMR1.B16;
    sbit  BAM1_FB_CSMR1_bit at FB_CSMR1.B17;
    sbit  BAM2_FB_CSMR1_bit at FB_CSMR1.B18;
    sbit  BAM3_FB_CSMR1_bit at FB_CSMR1.B19;
    sbit  BAM4_FB_CSMR1_bit at FB_CSMR1.B20;
    sbit  BAM5_FB_CSMR1_bit at FB_CSMR1.B21;
    sbit  BAM6_FB_CSMR1_bit at FB_CSMR1.B22;
    sbit  BAM7_FB_CSMR1_bit at FB_CSMR1.B23;
    sbit  BAM8_FB_CSMR1_bit at FB_CSMR1.B24;
    sbit  BAM9_FB_CSMR1_bit at FB_CSMR1.B25;
    sbit  BAM10_FB_CSMR1_bit at FB_CSMR1.B26;
    sbit  BAM11_FB_CSMR1_bit at FB_CSMR1.B27;
    sbit  BAM12_FB_CSMR1_bit at FB_CSMR1.B28;
    sbit  BAM13_FB_CSMR1_bit at FB_CSMR1.B29;
    sbit  BAM14_FB_CSMR1_bit at FB_CSMR1.B30;
    sbit  BAM15_FB_CSMR1_bit at FB_CSMR1.B31;

sfr unsigned long   volatile FB_CSMR2             absolute 0x4000C01C;
    sbit  V_FB_CSMR2_bit at FB_CSMR2.B0;
    sbit  WP_FB_CSMR2_bit at FB_CSMR2.B8;
    sbit  BAM0_FB_CSMR2_bit at FB_CSMR2.B16;
    sbit  BAM1_FB_CSMR2_bit at FB_CSMR2.B17;
    sbit  BAM2_FB_CSMR2_bit at FB_CSMR2.B18;
    sbit  BAM3_FB_CSMR2_bit at FB_CSMR2.B19;
    sbit  BAM4_FB_CSMR2_bit at FB_CSMR2.B20;
    sbit  BAM5_FB_CSMR2_bit at FB_CSMR2.B21;
    sbit  BAM6_FB_CSMR2_bit at FB_CSMR2.B22;
    sbit  BAM7_FB_CSMR2_bit at FB_CSMR2.B23;
    sbit  BAM8_FB_CSMR2_bit at FB_CSMR2.B24;
    sbit  BAM9_FB_CSMR2_bit at FB_CSMR2.B25;
    sbit  BAM10_FB_CSMR2_bit at FB_CSMR2.B26;
    sbit  BAM11_FB_CSMR2_bit at FB_CSMR2.B27;
    sbit  BAM12_FB_CSMR2_bit at FB_CSMR2.B28;
    sbit  BAM13_FB_CSMR2_bit at FB_CSMR2.B29;
    sbit  BAM14_FB_CSMR2_bit at FB_CSMR2.B30;
    sbit  BAM15_FB_CSMR2_bit at FB_CSMR2.B31;

sfr unsigned long   volatile FB_CSMR3             absolute 0x4000C028;
    sbit  V_FB_CSMR3_bit at FB_CSMR3.B0;
    sbit  WP_FB_CSMR3_bit at FB_CSMR3.B8;
    sbit  BAM0_FB_CSMR3_bit at FB_CSMR3.B16;
    sbit  BAM1_FB_CSMR3_bit at FB_CSMR3.B17;
    sbit  BAM2_FB_CSMR3_bit at FB_CSMR3.B18;
    sbit  BAM3_FB_CSMR3_bit at FB_CSMR3.B19;
    sbit  BAM4_FB_CSMR3_bit at FB_CSMR3.B20;
    sbit  BAM5_FB_CSMR3_bit at FB_CSMR3.B21;
    sbit  BAM6_FB_CSMR3_bit at FB_CSMR3.B22;
    sbit  BAM7_FB_CSMR3_bit at FB_CSMR3.B23;
    sbit  BAM8_FB_CSMR3_bit at FB_CSMR3.B24;
    sbit  BAM9_FB_CSMR3_bit at FB_CSMR3.B25;
    sbit  BAM10_FB_CSMR3_bit at FB_CSMR3.B26;
    sbit  BAM11_FB_CSMR3_bit at FB_CSMR3.B27;
    sbit  BAM12_FB_CSMR3_bit at FB_CSMR3.B28;
    sbit  BAM13_FB_CSMR3_bit at FB_CSMR3.B29;
    sbit  BAM14_FB_CSMR3_bit at FB_CSMR3.B30;
    sbit  BAM15_FB_CSMR3_bit at FB_CSMR3.B31;

sfr unsigned long   volatile FB_CSMR4             absolute 0x4000C034;
    sbit  V_FB_CSMR4_bit at FB_CSMR4.B0;
    sbit  WP_FB_CSMR4_bit at FB_CSMR4.B8;
    sbit  BAM0_FB_CSMR4_bit at FB_CSMR4.B16;
    sbit  BAM1_FB_CSMR4_bit at FB_CSMR4.B17;
    sbit  BAM2_FB_CSMR4_bit at FB_CSMR4.B18;
    sbit  BAM3_FB_CSMR4_bit at FB_CSMR4.B19;
    sbit  BAM4_FB_CSMR4_bit at FB_CSMR4.B20;
    sbit  BAM5_FB_CSMR4_bit at FB_CSMR4.B21;
    sbit  BAM6_FB_CSMR4_bit at FB_CSMR4.B22;
    sbit  BAM7_FB_CSMR4_bit at FB_CSMR4.B23;
    sbit  BAM8_FB_CSMR4_bit at FB_CSMR4.B24;
    sbit  BAM9_FB_CSMR4_bit at FB_CSMR4.B25;
    sbit  BAM10_FB_CSMR4_bit at FB_CSMR4.B26;
    sbit  BAM11_FB_CSMR4_bit at FB_CSMR4.B27;
    sbit  BAM12_FB_CSMR4_bit at FB_CSMR4.B28;
    sbit  BAM13_FB_CSMR4_bit at FB_CSMR4.B29;
    sbit  BAM14_FB_CSMR4_bit at FB_CSMR4.B30;
    sbit  BAM15_FB_CSMR4_bit at FB_CSMR4.B31;

sfr unsigned long   volatile FB_CSMR5             absolute 0x4000C040;
    sbit  V_FB_CSMR5_bit at FB_CSMR5.B0;
    sbit  WP_FB_CSMR5_bit at FB_CSMR5.B8;
    sbit  BAM0_FB_CSMR5_bit at FB_CSMR5.B16;
    sbit  BAM1_FB_CSMR5_bit at FB_CSMR5.B17;
    sbit  BAM2_FB_CSMR5_bit at FB_CSMR5.B18;
    sbit  BAM3_FB_CSMR5_bit at FB_CSMR5.B19;
    sbit  BAM4_FB_CSMR5_bit at FB_CSMR5.B20;
    sbit  BAM5_FB_CSMR5_bit at FB_CSMR5.B21;
    sbit  BAM6_FB_CSMR5_bit at FB_CSMR5.B22;
    sbit  BAM7_FB_CSMR5_bit at FB_CSMR5.B23;
    sbit  BAM8_FB_CSMR5_bit at FB_CSMR5.B24;
    sbit  BAM9_FB_CSMR5_bit at FB_CSMR5.B25;
    sbit  BAM10_FB_CSMR5_bit at FB_CSMR5.B26;
    sbit  BAM11_FB_CSMR5_bit at FB_CSMR5.B27;
    sbit  BAM12_FB_CSMR5_bit at FB_CSMR5.B28;
    sbit  BAM13_FB_CSMR5_bit at FB_CSMR5.B29;
    sbit  BAM14_FB_CSMR5_bit at FB_CSMR5.B30;
    sbit  BAM15_FB_CSMR5_bit at FB_CSMR5.B31;

sfr unsigned long   volatile FB_CSCR0             absolute 0x4000C008;
    const register unsigned short int BSTW = 3;
    sbit  BSTW_bit at FB_CSCR0.B3;
    const register unsigned short int BSTR = 4;
    sbit  BSTR_bit at FB_CSCR0.B4;
    const register unsigned short int BEM = 5;
    sbit  BEM_bit at FB_CSCR0.B5;
    const register unsigned short int PS0 = 6;
    sbit  PS0_bit at FB_CSCR0.B6;
    const register unsigned short int PS1 = 7;
    sbit  PS1_bit at FB_CSCR0.B7;
    const register unsigned short int AA = 8;
    sbit  AA_bit at FB_CSCR0.B8;
    const register unsigned short int BLS = 9;
    sbit  BLS_bit at FB_CSCR0.B9;
    const register unsigned short int WS0 = 10;
    sbit  WS0_bit at FB_CSCR0.B10;
    const register unsigned short int WS1 = 11;
    sbit  WS1_bit at FB_CSCR0.B11;
    const register unsigned short int WS2 = 12;
    sbit  WS2_bit at FB_CSCR0.B12;
    const register unsigned short int WS3 = 13;
    sbit  WS3_bit at FB_CSCR0.B13;
    const register unsigned short int WS4 = 14;
    sbit  WS4_bit at FB_CSCR0.B14;
    const register unsigned short int WS5 = 15;
    sbit  WS5_bit at FB_CSCR0.B15;
    const register unsigned short int WRAH0 = 16;
    sbit  WRAH0_bit at FB_CSCR0.B16;
    const register unsigned short int WRAH1 = 17;
    sbit  WRAH1_bit at FB_CSCR0.B17;
    const register unsigned short int RDAH0 = 18;
    sbit  RDAH0_bit at FB_CSCR0.B18;
    const register unsigned short int RDAH1 = 19;
    sbit  RDAH1_bit at FB_CSCR0.B19;
    const register unsigned short int ASET0 = 20;
    sbit  ASET0_bit at FB_CSCR0.B20;
    const register unsigned short int ASET1 = 21;
    sbit  ASET1_bit at FB_CSCR0.B21;
    const register unsigned short int EXTS = 22;
    sbit  EXTS_bit at FB_CSCR0.B22;
    const register unsigned short int SWSEN = 23;
    sbit  SWSEN_bit at FB_CSCR0.B23;
    const register unsigned short int SWS0 = 26;
    sbit  SWS0_bit at FB_CSCR0.B26;
    const register unsigned short int SWS1 = 27;
    sbit  SWS1_bit at FB_CSCR0.B27;
    const register unsigned short int SWS2 = 28;
    sbit  SWS2_bit at FB_CSCR0.B28;
    const register unsigned short int SWS3 = 29;
    sbit  SWS3_bit at FB_CSCR0.B29;
    const register unsigned short int SWS4 = 30;
    sbit  SWS4_bit at FB_CSCR0.B30;
    const register unsigned short int SWS5 = 31;
    sbit  SWS5_bit at FB_CSCR0.B31;

sfr unsigned long   volatile FB_CSCR1             absolute 0x4000C014;
    sbit  BSTW_FB_CSCR1_bit at FB_CSCR1.B3;
    sbit  BSTR_FB_CSCR1_bit at FB_CSCR1.B4;
    sbit  BEM_FB_CSCR1_bit at FB_CSCR1.B5;
    sbit  PS0_FB_CSCR1_bit at FB_CSCR1.B6;
    sbit  PS1_FB_CSCR1_bit at FB_CSCR1.B7;
    sbit  AA_FB_CSCR1_bit at FB_CSCR1.B8;
    sbit  BLS_FB_CSCR1_bit at FB_CSCR1.B9;
    sbit  WS0_FB_CSCR1_bit at FB_CSCR1.B10;
    sbit  WS1_FB_CSCR1_bit at FB_CSCR1.B11;
    sbit  WS2_FB_CSCR1_bit at FB_CSCR1.B12;
    sbit  WS3_FB_CSCR1_bit at FB_CSCR1.B13;
    sbit  WS4_FB_CSCR1_bit at FB_CSCR1.B14;
    sbit  WS5_FB_CSCR1_bit at FB_CSCR1.B15;
    sbit  WRAH0_FB_CSCR1_bit at FB_CSCR1.B16;
    sbit  WRAH1_FB_CSCR1_bit at FB_CSCR1.B17;
    sbit  RDAH0_FB_CSCR1_bit at FB_CSCR1.B18;
    sbit  RDAH1_FB_CSCR1_bit at FB_CSCR1.B19;
    sbit  ASET0_FB_CSCR1_bit at FB_CSCR1.B20;
    sbit  ASET1_FB_CSCR1_bit at FB_CSCR1.B21;
    sbit  EXTS_FB_CSCR1_bit at FB_CSCR1.B22;
    sbit  SWSEN_FB_CSCR1_bit at FB_CSCR1.B23;
    sbit  SWS0_FB_CSCR1_bit at FB_CSCR1.B26;
    sbit  SWS1_FB_CSCR1_bit at FB_CSCR1.B27;
    sbit  SWS2_FB_CSCR1_bit at FB_CSCR1.B28;
    sbit  SWS3_FB_CSCR1_bit at FB_CSCR1.B29;
    sbit  SWS4_FB_CSCR1_bit at FB_CSCR1.B30;
    sbit  SWS5_FB_CSCR1_bit at FB_CSCR1.B31;

sfr unsigned long   volatile FB_CSCR2             absolute 0x4000C020;
    sbit  BSTW_FB_CSCR2_bit at FB_CSCR2.B3;
    sbit  BSTR_FB_CSCR2_bit at FB_CSCR2.B4;
    sbit  BEM_FB_CSCR2_bit at FB_CSCR2.B5;
    sbit  PS0_FB_CSCR2_bit at FB_CSCR2.B6;
    sbit  PS1_FB_CSCR2_bit at FB_CSCR2.B7;
    sbit  AA_FB_CSCR2_bit at FB_CSCR2.B8;
    sbit  BLS_FB_CSCR2_bit at FB_CSCR2.B9;
    sbit  WS0_FB_CSCR2_bit at FB_CSCR2.B10;
    sbit  WS1_FB_CSCR2_bit at FB_CSCR2.B11;
    sbit  WS2_FB_CSCR2_bit at FB_CSCR2.B12;
    sbit  WS3_FB_CSCR2_bit at FB_CSCR2.B13;
    sbit  WS4_FB_CSCR2_bit at FB_CSCR2.B14;
    sbit  WS5_FB_CSCR2_bit at FB_CSCR2.B15;
    sbit  WRAH0_FB_CSCR2_bit at FB_CSCR2.B16;
    sbit  WRAH1_FB_CSCR2_bit at FB_CSCR2.B17;
    sbit  RDAH0_FB_CSCR2_bit at FB_CSCR2.B18;
    sbit  RDAH1_FB_CSCR2_bit at FB_CSCR2.B19;
    sbit  ASET0_FB_CSCR2_bit at FB_CSCR2.B20;
    sbit  ASET1_FB_CSCR2_bit at FB_CSCR2.B21;
    sbit  EXTS_FB_CSCR2_bit at FB_CSCR2.B22;
    sbit  SWSEN_FB_CSCR2_bit at FB_CSCR2.B23;
    sbit  SWS0_FB_CSCR2_bit at FB_CSCR2.B26;
    sbit  SWS1_FB_CSCR2_bit at FB_CSCR2.B27;
    sbit  SWS2_FB_CSCR2_bit at FB_CSCR2.B28;
    sbit  SWS3_FB_CSCR2_bit at FB_CSCR2.B29;
    sbit  SWS4_FB_CSCR2_bit at FB_CSCR2.B30;
    sbit  SWS5_FB_CSCR2_bit at FB_CSCR2.B31;

sfr unsigned long   volatile FB_CSCR3             absolute 0x4000C02C;
    sbit  BSTW_FB_CSCR3_bit at FB_CSCR3.B3;
    sbit  BSTR_FB_CSCR3_bit at FB_CSCR3.B4;
    sbit  BEM_FB_CSCR3_bit at FB_CSCR3.B5;
    sbit  PS0_FB_CSCR3_bit at FB_CSCR3.B6;
    sbit  PS1_FB_CSCR3_bit at FB_CSCR3.B7;
    sbit  AA_FB_CSCR3_bit at FB_CSCR3.B8;
    sbit  BLS_FB_CSCR3_bit at FB_CSCR3.B9;
    sbit  WS0_FB_CSCR3_bit at FB_CSCR3.B10;
    sbit  WS1_FB_CSCR3_bit at FB_CSCR3.B11;
    sbit  WS2_FB_CSCR3_bit at FB_CSCR3.B12;
    sbit  WS3_FB_CSCR3_bit at FB_CSCR3.B13;
    sbit  WS4_FB_CSCR3_bit at FB_CSCR3.B14;
    sbit  WS5_FB_CSCR3_bit at FB_CSCR3.B15;
    sbit  WRAH0_FB_CSCR3_bit at FB_CSCR3.B16;
    sbit  WRAH1_FB_CSCR3_bit at FB_CSCR3.B17;
    sbit  RDAH0_FB_CSCR3_bit at FB_CSCR3.B18;
    sbit  RDAH1_FB_CSCR3_bit at FB_CSCR3.B19;
    sbit  ASET0_FB_CSCR3_bit at FB_CSCR3.B20;
    sbit  ASET1_FB_CSCR3_bit at FB_CSCR3.B21;
    sbit  EXTS_FB_CSCR3_bit at FB_CSCR3.B22;
    sbit  SWSEN_FB_CSCR3_bit at FB_CSCR3.B23;
    sbit  SWS0_FB_CSCR3_bit at FB_CSCR3.B26;
    sbit  SWS1_FB_CSCR3_bit at FB_CSCR3.B27;
    sbit  SWS2_FB_CSCR3_bit at FB_CSCR3.B28;
    sbit  SWS3_FB_CSCR3_bit at FB_CSCR3.B29;
    sbit  SWS4_FB_CSCR3_bit at FB_CSCR3.B30;
    sbit  SWS5_FB_CSCR3_bit at FB_CSCR3.B31;

sfr unsigned long   volatile FB_CSCR4             absolute 0x4000C038;
    sbit  BSTW_FB_CSCR4_bit at FB_CSCR4.B3;
    sbit  BSTR_FB_CSCR4_bit at FB_CSCR4.B4;
    sbit  BEM_FB_CSCR4_bit at FB_CSCR4.B5;
    sbit  PS0_FB_CSCR4_bit at FB_CSCR4.B6;
    sbit  PS1_FB_CSCR4_bit at FB_CSCR4.B7;
    sbit  AA_FB_CSCR4_bit at FB_CSCR4.B8;
    sbit  BLS_FB_CSCR4_bit at FB_CSCR4.B9;
    sbit  WS0_FB_CSCR4_bit at FB_CSCR4.B10;
    sbit  WS1_FB_CSCR4_bit at FB_CSCR4.B11;
    sbit  WS2_FB_CSCR4_bit at FB_CSCR4.B12;
    sbit  WS3_FB_CSCR4_bit at FB_CSCR4.B13;
    sbit  WS4_FB_CSCR4_bit at FB_CSCR4.B14;
    sbit  WS5_FB_CSCR4_bit at FB_CSCR4.B15;
    sbit  WRAH0_FB_CSCR4_bit at FB_CSCR4.B16;
    sbit  WRAH1_FB_CSCR4_bit at FB_CSCR4.B17;
    sbit  RDAH0_FB_CSCR4_bit at FB_CSCR4.B18;
    sbit  RDAH1_FB_CSCR4_bit at FB_CSCR4.B19;
    sbit  ASET0_FB_CSCR4_bit at FB_CSCR4.B20;
    sbit  ASET1_FB_CSCR4_bit at FB_CSCR4.B21;
    sbit  EXTS_FB_CSCR4_bit at FB_CSCR4.B22;
    sbit  SWSEN_FB_CSCR4_bit at FB_CSCR4.B23;
    sbit  SWS0_FB_CSCR4_bit at FB_CSCR4.B26;
    sbit  SWS1_FB_CSCR4_bit at FB_CSCR4.B27;
    sbit  SWS2_FB_CSCR4_bit at FB_CSCR4.B28;
    sbit  SWS3_FB_CSCR4_bit at FB_CSCR4.B29;
    sbit  SWS4_FB_CSCR4_bit at FB_CSCR4.B30;
    sbit  SWS5_FB_CSCR4_bit at FB_CSCR4.B31;

sfr unsigned long   volatile FB_CSCR5             absolute 0x4000C044;
    sbit  BSTW_FB_CSCR5_bit at FB_CSCR5.B3;
    sbit  BSTR_FB_CSCR5_bit at FB_CSCR5.B4;
    sbit  BEM_FB_CSCR5_bit at FB_CSCR5.B5;
    sbit  PS0_FB_CSCR5_bit at FB_CSCR5.B6;
    sbit  PS1_FB_CSCR5_bit at FB_CSCR5.B7;
    sbit  AA_FB_CSCR5_bit at FB_CSCR5.B8;
    sbit  BLS_FB_CSCR5_bit at FB_CSCR5.B9;
    sbit  WS0_FB_CSCR5_bit at FB_CSCR5.B10;
    sbit  WS1_FB_CSCR5_bit at FB_CSCR5.B11;
    sbit  WS2_FB_CSCR5_bit at FB_CSCR5.B12;
    sbit  WS3_FB_CSCR5_bit at FB_CSCR5.B13;
    sbit  WS4_FB_CSCR5_bit at FB_CSCR5.B14;
    sbit  WS5_FB_CSCR5_bit at FB_CSCR5.B15;
    sbit  WRAH0_FB_CSCR5_bit at FB_CSCR5.B16;
    sbit  WRAH1_FB_CSCR5_bit at FB_CSCR5.B17;
    sbit  RDAH0_FB_CSCR5_bit at FB_CSCR5.B18;
    sbit  RDAH1_FB_CSCR5_bit at FB_CSCR5.B19;
    sbit  ASET0_FB_CSCR5_bit at FB_CSCR5.B20;
    sbit  ASET1_FB_CSCR5_bit at FB_CSCR5.B21;
    sbit  EXTS_FB_CSCR5_bit at FB_CSCR5.B22;
    sbit  SWSEN_FB_CSCR5_bit at FB_CSCR5.B23;
    sbit  SWS0_FB_CSCR5_bit at FB_CSCR5.B26;
    sbit  SWS1_FB_CSCR5_bit at FB_CSCR5.B27;
    sbit  SWS2_FB_CSCR5_bit at FB_CSCR5.B28;
    sbit  SWS3_FB_CSCR5_bit at FB_CSCR5.B29;
    sbit  SWS4_FB_CSCR5_bit at FB_CSCR5.B30;
    sbit  SWS5_FB_CSCR5_bit at FB_CSCR5.B31;

sfr unsigned long   volatile FB_CSPMCR            absolute 0x4000C060;
    const register unsigned short int GROUP50 = 12;
    sbit  GROUP50_bit at FB_CSPMCR.B12;
    const register unsigned short int GROUP51 = 13;
    sbit  GROUP51_bit at FB_CSPMCR.B13;
    const register unsigned short int GROUP52 = 14;
    sbit  GROUP52_bit at FB_CSPMCR.B14;
    const register unsigned short int GROUP53 = 15;
    sbit  GROUP53_bit at FB_CSPMCR.B15;
    const register unsigned short int GROUP40 = 16;
    sbit  GROUP40_bit at FB_CSPMCR.B16;
    const register unsigned short int GROUP41 = 17;
    sbit  GROUP41_bit at FB_CSPMCR.B17;
    const register unsigned short int GROUP42 = 18;
    sbit  GROUP42_bit at FB_CSPMCR.B18;
    const register unsigned short int GROUP43 = 19;
    sbit  GROUP43_bit at FB_CSPMCR.B19;
    const register unsigned short int GROUP30 = 20;
    sbit  GROUP30_bit at FB_CSPMCR.B20;
    const register unsigned short int GROUP31 = 21;
    sbit  GROUP31_bit at FB_CSPMCR.B21;
    const register unsigned short int GROUP32 = 22;
    sbit  GROUP32_bit at FB_CSPMCR.B22;
    const register unsigned short int GROUP33 = 23;
    sbit  GROUP33_bit at FB_CSPMCR.B23;
    const register unsigned short int GROUP20 = 24;
    sbit  GROUP20_bit at FB_CSPMCR.B24;
    const register unsigned short int GROUP21 = 25;
    sbit  GROUP21_bit at FB_CSPMCR.B25;
    const register unsigned short int GROUP22 = 26;
    sbit  GROUP22_bit at FB_CSPMCR.B26;
    const register unsigned short int GROUP23 = 27;
    sbit  GROUP23_bit at FB_CSPMCR.B27;
    const register unsigned short int GROUP10 = 28;
    sbit  GROUP10_bit at FB_CSPMCR.B28;
    const register unsigned short int GROUP11 = 29;
    sbit  GROUP11_bit at FB_CSPMCR.B29;
    const register unsigned short int GROUP12 = 30;
    sbit  GROUP12_bit at FB_CSPMCR.B30;
    const register unsigned short int GROUP13 = 31;
    sbit  GROUP13_bit at FB_CSPMCR.B31;

sfr unsigned long   volatile MPU_CESR             absolute 0x4000D000;
    sbit  VLD_MPU_CESR_bit at MPU_CESR.B0;
    const register unsigned short int NRGD0 = 8;
    sbit  NRGD0_bit at MPU_CESR.B8;
    const register unsigned short int NRGD1 = 9;
    sbit  NRGD1_bit at MPU_CESR.B9;
    const register unsigned short int NRGD2 = 10;
    sbit  NRGD2_bit at MPU_CESR.B10;
    const register unsigned short int NRGD3 = 11;
    sbit  NRGD3_bit at MPU_CESR.B11;
    const register unsigned short int NSP0 = 12;
    sbit  NSP0_bit at MPU_CESR.B12;
    const register unsigned short int NSP1 = 13;
    sbit  NSP1_bit at MPU_CESR.B13;
    const register unsigned short int NSP2 = 14;
    sbit  NSP2_bit at MPU_CESR.B14;
    const register unsigned short int NSP3 = 15;
    sbit  NSP3_bit at MPU_CESR.B15;
    const register unsigned short int HRL0 = 16;
    sbit  HRL0_bit at MPU_CESR.B16;
    const register unsigned short int HRL1 = 17;
    sbit  HRL1_bit at MPU_CESR.B17;
    const register unsigned short int HRL2 = 18;
    sbit  HRL2_bit at MPU_CESR.B18;
    const register unsigned short int HRL3 = 19;
    sbit  HRL3_bit at MPU_CESR.B19;
    const register unsigned short int SPERR0 = 27;
    sbit  SPERR0_bit at MPU_CESR.B27;
    const register unsigned short int SPERR1 = 28;
    sbit  SPERR1_bit at MPU_CESR.B28;
    const register unsigned short int SPERR2 = 29;
    sbit  SPERR2_bit at MPU_CESR.B29;
    const register unsigned short int SPERR3 = 30;
    sbit  SPERR3_bit at MPU_CESR.B30;
    const register unsigned short int SPERR4 = 31;
    sbit  SPERR4_bit at MPU_CESR.B31;

sfr unsigned long   volatile MPU_EAR0             absolute 0x4000D010;
    const register unsigned short int EADDR0 = 0;
    sbit  EADDR0_bit at MPU_EAR0.B0;
    const register unsigned short int EADDR1 = 1;
    sbit  EADDR1_bit at MPU_EAR0.B1;
    const register unsigned short int EADDR2 = 2;
    sbit  EADDR2_bit at MPU_EAR0.B2;
    const register unsigned short int EADDR3 = 3;
    sbit  EADDR3_bit at MPU_EAR0.B3;
    const register unsigned short int EADDR4 = 4;
    sbit  EADDR4_bit at MPU_EAR0.B4;
    const register unsigned short int EADDR5 = 5;
    sbit  EADDR5_bit at MPU_EAR0.B5;
    const register unsigned short int EADDR6 = 6;
    sbit  EADDR6_bit at MPU_EAR0.B6;
    const register unsigned short int EADDR7 = 7;
    sbit  EADDR7_bit at MPU_EAR0.B7;
    const register unsigned short int EADDR8 = 8;
    sbit  EADDR8_bit at MPU_EAR0.B8;
    const register unsigned short int EADDR9 = 9;
    sbit  EADDR9_bit at MPU_EAR0.B9;
    const register unsigned short int EADDR10 = 10;
    sbit  EADDR10_bit at MPU_EAR0.B10;
    const register unsigned short int EADDR11 = 11;
    sbit  EADDR11_bit at MPU_EAR0.B11;
    const register unsigned short int EADDR12 = 12;
    sbit  EADDR12_bit at MPU_EAR0.B12;
    const register unsigned short int EADDR13 = 13;
    sbit  EADDR13_bit at MPU_EAR0.B13;
    const register unsigned short int EADDR14 = 14;
    sbit  EADDR14_bit at MPU_EAR0.B14;
    const register unsigned short int EADDR15 = 15;
    sbit  EADDR15_bit at MPU_EAR0.B15;
    const register unsigned short int EADDR16 = 16;
    sbit  EADDR16_bit at MPU_EAR0.B16;
    const register unsigned short int EADDR17 = 17;
    sbit  EADDR17_bit at MPU_EAR0.B17;
    const register unsigned short int EADDR18 = 18;
    sbit  EADDR18_bit at MPU_EAR0.B18;
    const register unsigned short int EADDR19 = 19;
    sbit  EADDR19_bit at MPU_EAR0.B19;
    const register unsigned short int EADDR20 = 20;
    sbit  EADDR20_bit at MPU_EAR0.B20;
    const register unsigned short int EADDR21 = 21;
    sbit  EADDR21_bit at MPU_EAR0.B21;
    const register unsigned short int EADDR22 = 22;
    sbit  EADDR22_bit at MPU_EAR0.B22;
    const register unsigned short int EADDR23 = 23;
    sbit  EADDR23_bit at MPU_EAR0.B23;
    const register unsigned short int EADDR24 = 24;
    sbit  EADDR24_bit at MPU_EAR0.B24;
    const register unsigned short int EADDR25 = 25;
    sbit  EADDR25_bit at MPU_EAR0.B25;
    const register unsigned short int EADDR26 = 26;
    sbit  EADDR26_bit at MPU_EAR0.B26;
    const register unsigned short int EADDR27 = 27;
    sbit  EADDR27_bit at MPU_EAR0.B27;
    const register unsigned short int EADDR28 = 28;
    sbit  EADDR28_bit at MPU_EAR0.B28;
    const register unsigned short int EADDR29 = 29;
    sbit  EADDR29_bit at MPU_EAR0.B29;
    const register unsigned short int EADDR30 = 30;
    sbit  EADDR30_bit at MPU_EAR0.B30;
    const register unsigned short int EADDR31 = 31;
    sbit  EADDR31_bit at MPU_EAR0.B31;

sfr unsigned long   volatile MPU_EAR1             absolute 0x4000D018;
    sbit  EADDR0_MPU_EAR1_bit at MPU_EAR1.B0;
    sbit  EADDR1_MPU_EAR1_bit at MPU_EAR1.B1;
    sbit  EADDR2_MPU_EAR1_bit at MPU_EAR1.B2;
    sbit  EADDR3_MPU_EAR1_bit at MPU_EAR1.B3;
    sbit  EADDR4_MPU_EAR1_bit at MPU_EAR1.B4;
    sbit  EADDR5_MPU_EAR1_bit at MPU_EAR1.B5;
    sbit  EADDR6_MPU_EAR1_bit at MPU_EAR1.B6;
    sbit  EADDR7_MPU_EAR1_bit at MPU_EAR1.B7;
    sbit  EADDR8_MPU_EAR1_bit at MPU_EAR1.B8;
    sbit  EADDR9_MPU_EAR1_bit at MPU_EAR1.B9;
    sbit  EADDR10_MPU_EAR1_bit at MPU_EAR1.B10;
    sbit  EADDR11_MPU_EAR1_bit at MPU_EAR1.B11;
    sbit  EADDR12_MPU_EAR1_bit at MPU_EAR1.B12;
    sbit  EADDR13_MPU_EAR1_bit at MPU_EAR1.B13;
    sbit  EADDR14_MPU_EAR1_bit at MPU_EAR1.B14;
    sbit  EADDR15_MPU_EAR1_bit at MPU_EAR1.B15;
    sbit  EADDR16_MPU_EAR1_bit at MPU_EAR1.B16;
    sbit  EADDR17_MPU_EAR1_bit at MPU_EAR1.B17;
    sbit  EADDR18_MPU_EAR1_bit at MPU_EAR1.B18;
    sbit  EADDR19_MPU_EAR1_bit at MPU_EAR1.B19;
    sbit  EADDR20_MPU_EAR1_bit at MPU_EAR1.B20;
    sbit  EADDR21_MPU_EAR1_bit at MPU_EAR1.B21;
    sbit  EADDR22_MPU_EAR1_bit at MPU_EAR1.B22;
    sbit  EADDR23_MPU_EAR1_bit at MPU_EAR1.B23;
    sbit  EADDR24_MPU_EAR1_bit at MPU_EAR1.B24;
    sbit  EADDR25_MPU_EAR1_bit at MPU_EAR1.B25;
    sbit  EADDR26_MPU_EAR1_bit at MPU_EAR1.B26;
    sbit  EADDR27_MPU_EAR1_bit at MPU_EAR1.B27;
    sbit  EADDR28_MPU_EAR1_bit at MPU_EAR1.B28;
    sbit  EADDR29_MPU_EAR1_bit at MPU_EAR1.B29;
    sbit  EADDR30_MPU_EAR1_bit at MPU_EAR1.B30;
    sbit  EADDR31_MPU_EAR1_bit at MPU_EAR1.B31;

sfr unsigned long   volatile MPU_EAR2             absolute 0x4000D020;
    sbit  EADDR0_MPU_EAR2_bit at MPU_EAR2.B0;
    sbit  EADDR1_MPU_EAR2_bit at MPU_EAR2.B1;
    sbit  EADDR2_MPU_EAR2_bit at MPU_EAR2.B2;
    sbit  EADDR3_MPU_EAR2_bit at MPU_EAR2.B3;
    sbit  EADDR4_MPU_EAR2_bit at MPU_EAR2.B4;
    sbit  EADDR5_MPU_EAR2_bit at MPU_EAR2.B5;
    sbit  EADDR6_MPU_EAR2_bit at MPU_EAR2.B6;
    sbit  EADDR7_MPU_EAR2_bit at MPU_EAR2.B7;
    sbit  EADDR8_MPU_EAR2_bit at MPU_EAR2.B8;
    sbit  EADDR9_MPU_EAR2_bit at MPU_EAR2.B9;
    sbit  EADDR10_MPU_EAR2_bit at MPU_EAR2.B10;
    sbit  EADDR11_MPU_EAR2_bit at MPU_EAR2.B11;
    sbit  EADDR12_MPU_EAR2_bit at MPU_EAR2.B12;
    sbit  EADDR13_MPU_EAR2_bit at MPU_EAR2.B13;
    sbit  EADDR14_MPU_EAR2_bit at MPU_EAR2.B14;
    sbit  EADDR15_MPU_EAR2_bit at MPU_EAR2.B15;
    sbit  EADDR16_MPU_EAR2_bit at MPU_EAR2.B16;
    sbit  EADDR17_MPU_EAR2_bit at MPU_EAR2.B17;
    sbit  EADDR18_MPU_EAR2_bit at MPU_EAR2.B18;
    sbit  EADDR19_MPU_EAR2_bit at MPU_EAR2.B19;
    sbit  EADDR20_MPU_EAR2_bit at MPU_EAR2.B20;
    sbit  EADDR21_MPU_EAR2_bit at MPU_EAR2.B21;
    sbit  EADDR22_MPU_EAR2_bit at MPU_EAR2.B22;
    sbit  EADDR23_MPU_EAR2_bit at MPU_EAR2.B23;
    sbit  EADDR24_MPU_EAR2_bit at MPU_EAR2.B24;
    sbit  EADDR25_MPU_EAR2_bit at MPU_EAR2.B25;
    sbit  EADDR26_MPU_EAR2_bit at MPU_EAR2.B26;
    sbit  EADDR27_MPU_EAR2_bit at MPU_EAR2.B27;
    sbit  EADDR28_MPU_EAR2_bit at MPU_EAR2.B28;
    sbit  EADDR29_MPU_EAR2_bit at MPU_EAR2.B29;
    sbit  EADDR30_MPU_EAR2_bit at MPU_EAR2.B30;
    sbit  EADDR31_MPU_EAR2_bit at MPU_EAR2.B31;

sfr unsigned long   volatile MPU_EAR3             absolute 0x4000D028;
    sbit  EADDR0_MPU_EAR3_bit at MPU_EAR3.B0;
    sbit  EADDR1_MPU_EAR3_bit at MPU_EAR3.B1;
    sbit  EADDR2_MPU_EAR3_bit at MPU_EAR3.B2;
    sbit  EADDR3_MPU_EAR3_bit at MPU_EAR3.B3;
    sbit  EADDR4_MPU_EAR3_bit at MPU_EAR3.B4;
    sbit  EADDR5_MPU_EAR3_bit at MPU_EAR3.B5;
    sbit  EADDR6_MPU_EAR3_bit at MPU_EAR3.B6;
    sbit  EADDR7_MPU_EAR3_bit at MPU_EAR3.B7;
    sbit  EADDR8_MPU_EAR3_bit at MPU_EAR3.B8;
    sbit  EADDR9_MPU_EAR3_bit at MPU_EAR3.B9;
    sbit  EADDR10_MPU_EAR3_bit at MPU_EAR3.B10;
    sbit  EADDR11_MPU_EAR3_bit at MPU_EAR3.B11;
    sbit  EADDR12_MPU_EAR3_bit at MPU_EAR3.B12;
    sbit  EADDR13_MPU_EAR3_bit at MPU_EAR3.B13;
    sbit  EADDR14_MPU_EAR3_bit at MPU_EAR3.B14;
    sbit  EADDR15_MPU_EAR3_bit at MPU_EAR3.B15;
    sbit  EADDR16_MPU_EAR3_bit at MPU_EAR3.B16;
    sbit  EADDR17_MPU_EAR3_bit at MPU_EAR3.B17;
    sbit  EADDR18_MPU_EAR3_bit at MPU_EAR3.B18;
    sbit  EADDR19_MPU_EAR3_bit at MPU_EAR3.B19;
    sbit  EADDR20_MPU_EAR3_bit at MPU_EAR3.B20;
    sbit  EADDR21_MPU_EAR3_bit at MPU_EAR3.B21;
    sbit  EADDR22_MPU_EAR3_bit at MPU_EAR3.B22;
    sbit  EADDR23_MPU_EAR3_bit at MPU_EAR3.B23;
    sbit  EADDR24_MPU_EAR3_bit at MPU_EAR3.B24;
    sbit  EADDR25_MPU_EAR3_bit at MPU_EAR3.B25;
    sbit  EADDR26_MPU_EAR3_bit at MPU_EAR3.B26;
    sbit  EADDR27_MPU_EAR3_bit at MPU_EAR3.B27;
    sbit  EADDR28_MPU_EAR3_bit at MPU_EAR3.B28;
    sbit  EADDR29_MPU_EAR3_bit at MPU_EAR3.B29;
    sbit  EADDR30_MPU_EAR3_bit at MPU_EAR3.B30;
    sbit  EADDR31_MPU_EAR3_bit at MPU_EAR3.B31;

sfr unsigned long   volatile MPU_EAR4             absolute 0x4000D030;
    sbit  EADDR0_MPU_EAR4_bit at MPU_EAR4.B0;
    sbit  EADDR1_MPU_EAR4_bit at MPU_EAR4.B1;
    sbit  EADDR2_MPU_EAR4_bit at MPU_EAR4.B2;
    sbit  EADDR3_MPU_EAR4_bit at MPU_EAR4.B3;
    sbit  EADDR4_MPU_EAR4_bit at MPU_EAR4.B4;
    sbit  EADDR5_MPU_EAR4_bit at MPU_EAR4.B5;
    sbit  EADDR6_MPU_EAR4_bit at MPU_EAR4.B6;
    sbit  EADDR7_MPU_EAR4_bit at MPU_EAR4.B7;
    sbit  EADDR8_MPU_EAR4_bit at MPU_EAR4.B8;
    sbit  EADDR9_MPU_EAR4_bit at MPU_EAR4.B9;
    sbit  EADDR10_MPU_EAR4_bit at MPU_EAR4.B10;
    sbit  EADDR11_MPU_EAR4_bit at MPU_EAR4.B11;
    sbit  EADDR12_MPU_EAR4_bit at MPU_EAR4.B12;
    sbit  EADDR13_MPU_EAR4_bit at MPU_EAR4.B13;
    sbit  EADDR14_MPU_EAR4_bit at MPU_EAR4.B14;
    sbit  EADDR15_MPU_EAR4_bit at MPU_EAR4.B15;
    sbit  EADDR16_MPU_EAR4_bit at MPU_EAR4.B16;
    sbit  EADDR17_MPU_EAR4_bit at MPU_EAR4.B17;
    sbit  EADDR18_MPU_EAR4_bit at MPU_EAR4.B18;
    sbit  EADDR19_MPU_EAR4_bit at MPU_EAR4.B19;
    sbit  EADDR20_MPU_EAR4_bit at MPU_EAR4.B20;
    sbit  EADDR21_MPU_EAR4_bit at MPU_EAR4.B21;
    sbit  EADDR22_MPU_EAR4_bit at MPU_EAR4.B22;
    sbit  EADDR23_MPU_EAR4_bit at MPU_EAR4.B23;
    sbit  EADDR24_MPU_EAR4_bit at MPU_EAR4.B24;
    sbit  EADDR25_MPU_EAR4_bit at MPU_EAR4.B25;
    sbit  EADDR26_MPU_EAR4_bit at MPU_EAR4.B26;
    sbit  EADDR27_MPU_EAR4_bit at MPU_EAR4.B27;
    sbit  EADDR28_MPU_EAR4_bit at MPU_EAR4.B28;
    sbit  EADDR29_MPU_EAR4_bit at MPU_EAR4.B29;
    sbit  EADDR30_MPU_EAR4_bit at MPU_EAR4.B30;
    sbit  EADDR31_MPU_EAR4_bit at MPU_EAR4.B31;

sfr unsigned long   volatile MPU_EDR0             absolute 0x4000D014;
    const register unsigned short int ERW = 0;
    sbit  ERW_bit at MPU_EDR0.B0;
    const register unsigned short int EATTR0 = 1;
    sbit  EATTR0_bit at MPU_EDR0.B1;
    const register unsigned short int EATTR1 = 2;
    sbit  EATTR1_bit at MPU_EDR0.B2;
    const register unsigned short int EATTR2 = 3;
    sbit  EATTR2_bit at MPU_EDR0.B3;
    const register unsigned short int EMN0 = 4;
    sbit  EMN0_bit at MPU_EDR0.B4;
    const register unsigned short int EMN1 = 5;
    sbit  EMN1_bit at MPU_EDR0.B5;
    const register unsigned short int EMN2 = 6;
    sbit  EMN2_bit at MPU_EDR0.B6;
    const register unsigned short int EMN3 = 7;
    sbit  EMN3_bit at MPU_EDR0.B7;
    const register unsigned short int EPID0 = 8;
    sbit  EPID0_bit at MPU_EDR0.B8;
    const register unsigned short int EPID1 = 9;
    sbit  EPID1_bit at MPU_EDR0.B9;
    const register unsigned short int EPID2 = 10;
    sbit  EPID2_bit at MPU_EDR0.B10;
    const register unsigned short int EPID3 = 11;
    sbit  EPID3_bit at MPU_EDR0.B11;
    const register unsigned short int EPID4 = 12;
    sbit  EPID4_bit at MPU_EDR0.B12;
    const register unsigned short int EPID5 = 13;
    sbit  EPID5_bit at MPU_EDR0.B13;
    const register unsigned short int EPID6 = 14;
    sbit  EPID6_bit at MPU_EDR0.B14;
    const register unsigned short int EPID7 = 15;
    sbit  EPID7_bit at MPU_EDR0.B15;
    const register unsigned short int EACD0 = 16;
    sbit  EACD0_bit at MPU_EDR0.B16;
    const register unsigned short int EACD1 = 17;
    sbit  EACD1_bit at MPU_EDR0.B17;
    const register unsigned short int EACD2 = 18;
    sbit  EACD2_bit at MPU_EDR0.B18;
    const register unsigned short int EACD3 = 19;
    sbit  EACD3_bit at MPU_EDR0.B19;
    const register unsigned short int EACD4 = 20;
    sbit  EACD4_bit at MPU_EDR0.B20;
    const register unsigned short int EACD5 = 21;
    sbit  EACD5_bit at MPU_EDR0.B21;
    const register unsigned short int EACD6 = 22;
    sbit  EACD6_bit at MPU_EDR0.B22;
    const register unsigned short int EACD7 = 23;
    sbit  EACD7_bit at MPU_EDR0.B23;
    const register unsigned short int EACD8 = 24;
    sbit  EACD8_bit at MPU_EDR0.B24;
    const register unsigned short int EACD9 = 25;
    sbit  EACD9_bit at MPU_EDR0.B25;
    const register unsigned short int EACD10 = 26;
    sbit  EACD10_bit at MPU_EDR0.B26;
    const register unsigned short int EACD11 = 27;
    sbit  EACD11_bit at MPU_EDR0.B27;
    const register unsigned short int EACD12 = 28;
    sbit  EACD12_bit at MPU_EDR0.B28;
    const register unsigned short int EACD13 = 29;
    sbit  EACD13_bit at MPU_EDR0.B29;
    const register unsigned short int EACD14 = 30;
    sbit  EACD14_bit at MPU_EDR0.B30;
    const register unsigned short int EACD15 = 31;
    sbit  EACD15_bit at MPU_EDR0.B31;

sfr unsigned long   volatile MPU_EDR1             absolute 0x4000D01C;
    sbit  ERW_MPU_EDR1_bit at MPU_EDR1.B0;
    sbit  EATTR0_MPU_EDR1_bit at MPU_EDR1.B1;
    sbit  EATTR1_MPU_EDR1_bit at MPU_EDR1.B2;
    sbit  EATTR2_MPU_EDR1_bit at MPU_EDR1.B3;
    sbit  EMN0_MPU_EDR1_bit at MPU_EDR1.B4;
    sbit  EMN1_MPU_EDR1_bit at MPU_EDR1.B5;
    sbit  EMN2_MPU_EDR1_bit at MPU_EDR1.B6;
    sbit  EMN3_MPU_EDR1_bit at MPU_EDR1.B7;
    sbit  EPID0_MPU_EDR1_bit at MPU_EDR1.B8;
    sbit  EPID1_MPU_EDR1_bit at MPU_EDR1.B9;
    sbit  EPID2_MPU_EDR1_bit at MPU_EDR1.B10;
    sbit  EPID3_MPU_EDR1_bit at MPU_EDR1.B11;
    sbit  EPID4_MPU_EDR1_bit at MPU_EDR1.B12;
    sbit  EPID5_MPU_EDR1_bit at MPU_EDR1.B13;
    sbit  EPID6_MPU_EDR1_bit at MPU_EDR1.B14;
    sbit  EPID7_MPU_EDR1_bit at MPU_EDR1.B15;
    sbit  EACD0_MPU_EDR1_bit at MPU_EDR1.B16;
    sbit  EACD1_MPU_EDR1_bit at MPU_EDR1.B17;
    sbit  EACD2_MPU_EDR1_bit at MPU_EDR1.B18;
    sbit  EACD3_MPU_EDR1_bit at MPU_EDR1.B19;
    sbit  EACD4_MPU_EDR1_bit at MPU_EDR1.B20;
    sbit  EACD5_MPU_EDR1_bit at MPU_EDR1.B21;
    sbit  EACD6_MPU_EDR1_bit at MPU_EDR1.B22;
    sbit  EACD7_MPU_EDR1_bit at MPU_EDR1.B23;
    sbit  EACD8_MPU_EDR1_bit at MPU_EDR1.B24;
    sbit  EACD9_MPU_EDR1_bit at MPU_EDR1.B25;
    sbit  EACD10_MPU_EDR1_bit at MPU_EDR1.B26;
    sbit  EACD11_MPU_EDR1_bit at MPU_EDR1.B27;
    sbit  EACD12_MPU_EDR1_bit at MPU_EDR1.B28;
    sbit  EACD13_MPU_EDR1_bit at MPU_EDR1.B29;
    sbit  EACD14_MPU_EDR1_bit at MPU_EDR1.B30;
    sbit  EACD15_MPU_EDR1_bit at MPU_EDR1.B31;

sfr unsigned long   volatile MPU_EDR2             absolute 0x4000D024;
    sbit  ERW_MPU_EDR2_bit at MPU_EDR2.B0;
    sbit  EATTR0_MPU_EDR2_bit at MPU_EDR2.B1;
    sbit  EATTR1_MPU_EDR2_bit at MPU_EDR2.B2;
    sbit  EATTR2_MPU_EDR2_bit at MPU_EDR2.B3;
    sbit  EMN0_MPU_EDR2_bit at MPU_EDR2.B4;
    sbit  EMN1_MPU_EDR2_bit at MPU_EDR2.B5;
    sbit  EMN2_MPU_EDR2_bit at MPU_EDR2.B6;
    sbit  EMN3_MPU_EDR2_bit at MPU_EDR2.B7;
    sbit  EPID0_MPU_EDR2_bit at MPU_EDR2.B8;
    sbit  EPID1_MPU_EDR2_bit at MPU_EDR2.B9;
    sbit  EPID2_MPU_EDR2_bit at MPU_EDR2.B10;
    sbit  EPID3_MPU_EDR2_bit at MPU_EDR2.B11;
    sbit  EPID4_MPU_EDR2_bit at MPU_EDR2.B12;
    sbit  EPID5_MPU_EDR2_bit at MPU_EDR2.B13;
    sbit  EPID6_MPU_EDR2_bit at MPU_EDR2.B14;
    sbit  EPID7_MPU_EDR2_bit at MPU_EDR2.B15;
    sbit  EACD0_MPU_EDR2_bit at MPU_EDR2.B16;
    sbit  EACD1_MPU_EDR2_bit at MPU_EDR2.B17;
    sbit  EACD2_MPU_EDR2_bit at MPU_EDR2.B18;
    sbit  EACD3_MPU_EDR2_bit at MPU_EDR2.B19;
    sbit  EACD4_MPU_EDR2_bit at MPU_EDR2.B20;
    sbit  EACD5_MPU_EDR2_bit at MPU_EDR2.B21;
    sbit  EACD6_MPU_EDR2_bit at MPU_EDR2.B22;
    sbit  EACD7_MPU_EDR2_bit at MPU_EDR2.B23;
    sbit  EACD8_MPU_EDR2_bit at MPU_EDR2.B24;
    sbit  EACD9_MPU_EDR2_bit at MPU_EDR2.B25;
    sbit  EACD10_MPU_EDR2_bit at MPU_EDR2.B26;
    sbit  EACD11_MPU_EDR2_bit at MPU_EDR2.B27;
    sbit  EACD12_MPU_EDR2_bit at MPU_EDR2.B28;
    sbit  EACD13_MPU_EDR2_bit at MPU_EDR2.B29;
    sbit  EACD14_MPU_EDR2_bit at MPU_EDR2.B30;
    sbit  EACD15_MPU_EDR2_bit at MPU_EDR2.B31;

sfr unsigned long   volatile MPU_EDR3             absolute 0x4000D02C;
    sbit  ERW_MPU_EDR3_bit at MPU_EDR3.B0;
    sbit  EATTR0_MPU_EDR3_bit at MPU_EDR3.B1;
    sbit  EATTR1_MPU_EDR3_bit at MPU_EDR3.B2;
    sbit  EATTR2_MPU_EDR3_bit at MPU_EDR3.B3;
    sbit  EMN0_MPU_EDR3_bit at MPU_EDR3.B4;
    sbit  EMN1_MPU_EDR3_bit at MPU_EDR3.B5;
    sbit  EMN2_MPU_EDR3_bit at MPU_EDR3.B6;
    sbit  EMN3_MPU_EDR3_bit at MPU_EDR3.B7;
    sbit  EPID0_MPU_EDR3_bit at MPU_EDR3.B8;
    sbit  EPID1_MPU_EDR3_bit at MPU_EDR3.B9;
    sbit  EPID2_MPU_EDR3_bit at MPU_EDR3.B10;
    sbit  EPID3_MPU_EDR3_bit at MPU_EDR3.B11;
    sbit  EPID4_MPU_EDR3_bit at MPU_EDR3.B12;
    sbit  EPID5_MPU_EDR3_bit at MPU_EDR3.B13;
    sbit  EPID6_MPU_EDR3_bit at MPU_EDR3.B14;
    sbit  EPID7_MPU_EDR3_bit at MPU_EDR3.B15;
    sbit  EACD0_MPU_EDR3_bit at MPU_EDR3.B16;
    sbit  EACD1_MPU_EDR3_bit at MPU_EDR3.B17;
    sbit  EACD2_MPU_EDR3_bit at MPU_EDR3.B18;
    sbit  EACD3_MPU_EDR3_bit at MPU_EDR3.B19;
    sbit  EACD4_MPU_EDR3_bit at MPU_EDR3.B20;
    sbit  EACD5_MPU_EDR3_bit at MPU_EDR3.B21;
    sbit  EACD6_MPU_EDR3_bit at MPU_EDR3.B22;
    sbit  EACD7_MPU_EDR3_bit at MPU_EDR3.B23;
    sbit  EACD8_MPU_EDR3_bit at MPU_EDR3.B24;
    sbit  EACD9_MPU_EDR3_bit at MPU_EDR3.B25;
    sbit  EACD10_MPU_EDR3_bit at MPU_EDR3.B26;
    sbit  EACD11_MPU_EDR3_bit at MPU_EDR3.B27;
    sbit  EACD12_MPU_EDR3_bit at MPU_EDR3.B28;
    sbit  EACD13_MPU_EDR3_bit at MPU_EDR3.B29;
    sbit  EACD14_MPU_EDR3_bit at MPU_EDR3.B30;
    sbit  EACD15_MPU_EDR3_bit at MPU_EDR3.B31;

sfr unsigned long   volatile MPU_EDR4             absolute 0x4000D034;
    sbit  ERW_MPU_EDR4_bit at MPU_EDR4.B0;
    sbit  EATTR0_MPU_EDR4_bit at MPU_EDR4.B1;
    sbit  EATTR1_MPU_EDR4_bit at MPU_EDR4.B2;
    sbit  EATTR2_MPU_EDR4_bit at MPU_EDR4.B3;
    sbit  EMN0_MPU_EDR4_bit at MPU_EDR4.B4;
    sbit  EMN1_MPU_EDR4_bit at MPU_EDR4.B5;
    sbit  EMN2_MPU_EDR4_bit at MPU_EDR4.B6;
    sbit  EMN3_MPU_EDR4_bit at MPU_EDR4.B7;
    sbit  EPID0_MPU_EDR4_bit at MPU_EDR4.B8;
    sbit  EPID1_MPU_EDR4_bit at MPU_EDR4.B9;
    sbit  EPID2_MPU_EDR4_bit at MPU_EDR4.B10;
    sbit  EPID3_MPU_EDR4_bit at MPU_EDR4.B11;
    sbit  EPID4_MPU_EDR4_bit at MPU_EDR4.B12;
    sbit  EPID5_MPU_EDR4_bit at MPU_EDR4.B13;
    sbit  EPID6_MPU_EDR4_bit at MPU_EDR4.B14;
    sbit  EPID7_MPU_EDR4_bit at MPU_EDR4.B15;
    sbit  EACD0_MPU_EDR4_bit at MPU_EDR4.B16;
    sbit  EACD1_MPU_EDR4_bit at MPU_EDR4.B17;
    sbit  EACD2_MPU_EDR4_bit at MPU_EDR4.B18;
    sbit  EACD3_MPU_EDR4_bit at MPU_EDR4.B19;
    sbit  EACD4_MPU_EDR4_bit at MPU_EDR4.B20;
    sbit  EACD5_MPU_EDR4_bit at MPU_EDR4.B21;
    sbit  EACD6_MPU_EDR4_bit at MPU_EDR4.B22;
    sbit  EACD7_MPU_EDR4_bit at MPU_EDR4.B23;
    sbit  EACD8_MPU_EDR4_bit at MPU_EDR4.B24;
    sbit  EACD9_MPU_EDR4_bit at MPU_EDR4.B25;
    sbit  EACD10_MPU_EDR4_bit at MPU_EDR4.B26;
    sbit  EACD11_MPU_EDR4_bit at MPU_EDR4.B27;
    sbit  EACD12_MPU_EDR4_bit at MPU_EDR4.B28;
    sbit  EACD13_MPU_EDR4_bit at MPU_EDR4.B29;
    sbit  EACD14_MPU_EDR4_bit at MPU_EDR4.B30;
    sbit  EACD15_MPU_EDR4_bit at MPU_EDR4.B31;

sfr unsigned long   volatile MPU_RGD0_WORD0       absolute 0x4000D400;
    const register unsigned short int SRTADDR0 = 5;
    sbit  SRTADDR0_bit at MPU_RGD0_WORD0.B5;
    const register unsigned short int SRTADDR1 = 6;
    sbit  SRTADDR1_bit at MPU_RGD0_WORD0.B6;
    const register unsigned short int SRTADDR2 = 7;
    sbit  SRTADDR2_bit at MPU_RGD0_WORD0.B7;
    const register unsigned short int SRTADDR3 = 8;
    sbit  SRTADDR3_bit at MPU_RGD0_WORD0.B8;
    const register unsigned short int SRTADDR4 = 9;
    sbit  SRTADDR4_bit at MPU_RGD0_WORD0.B9;
    const register unsigned short int SRTADDR5 = 10;
    sbit  SRTADDR5_bit at MPU_RGD0_WORD0.B10;
    const register unsigned short int SRTADDR6 = 11;
    sbit  SRTADDR6_bit at MPU_RGD0_WORD0.B11;
    const register unsigned short int SRTADDR7 = 12;
    sbit  SRTADDR7_bit at MPU_RGD0_WORD0.B12;
    const register unsigned short int SRTADDR8 = 13;
    sbit  SRTADDR8_bit at MPU_RGD0_WORD0.B13;
    const register unsigned short int SRTADDR9 = 14;
    sbit  SRTADDR9_bit at MPU_RGD0_WORD0.B14;
    const register unsigned short int SRTADDR10 = 15;
    sbit  SRTADDR10_bit at MPU_RGD0_WORD0.B15;
    const register unsigned short int SRTADDR11 = 16;
    sbit  SRTADDR11_bit at MPU_RGD0_WORD0.B16;
    const register unsigned short int SRTADDR12 = 17;
    sbit  SRTADDR12_bit at MPU_RGD0_WORD0.B17;
    const register unsigned short int SRTADDR13 = 18;
    sbit  SRTADDR13_bit at MPU_RGD0_WORD0.B18;
    const register unsigned short int SRTADDR14 = 19;
    sbit  SRTADDR14_bit at MPU_RGD0_WORD0.B19;
    const register unsigned short int SRTADDR15 = 20;
    sbit  SRTADDR15_bit at MPU_RGD0_WORD0.B20;
    const register unsigned short int SRTADDR16 = 21;
    sbit  SRTADDR16_bit at MPU_RGD0_WORD0.B21;
    const register unsigned short int SRTADDR17 = 22;
    sbit  SRTADDR17_bit at MPU_RGD0_WORD0.B22;
    const register unsigned short int SRTADDR18 = 23;
    sbit  SRTADDR18_bit at MPU_RGD0_WORD0.B23;
    const register unsigned short int SRTADDR19 = 24;
    sbit  SRTADDR19_bit at MPU_RGD0_WORD0.B24;
    const register unsigned short int SRTADDR20 = 25;
    sbit  SRTADDR20_bit at MPU_RGD0_WORD0.B25;
    const register unsigned short int SRTADDR21 = 26;
    sbit  SRTADDR21_bit at MPU_RGD0_WORD0.B26;
    const register unsigned short int SRTADDR22 = 27;
    sbit  SRTADDR22_bit at MPU_RGD0_WORD0.B27;
    const register unsigned short int SRTADDR23 = 28;
    sbit  SRTADDR23_bit at MPU_RGD0_WORD0.B28;
    const register unsigned short int SRTADDR24 = 29;
    sbit  SRTADDR24_bit at MPU_RGD0_WORD0.B29;
    const register unsigned short int SRTADDR25 = 30;
    sbit  SRTADDR25_bit at MPU_RGD0_WORD0.B30;
    const register unsigned short int SRTADDR26 = 31;
    sbit  SRTADDR26_bit at MPU_RGD0_WORD0.B31;

sfr unsigned long   volatile MPU_RGD1_WORD0       absolute 0x4000D410;
    sbit  SRTADDR0_MPU_RGD1_WORD0_bit at MPU_RGD1_WORD0.B5;
    sbit  SRTADDR1_MPU_RGD1_WORD0_bit at MPU_RGD1_WORD0.B6;
    sbit  SRTADDR2_MPU_RGD1_WORD0_bit at MPU_RGD1_WORD0.B7;
    sbit  SRTADDR3_MPU_RGD1_WORD0_bit at MPU_RGD1_WORD0.B8;
    sbit  SRTADDR4_MPU_RGD1_WORD0_bit at MPU_RGD1_WORD0.B9;
    sbit  SRTADDR5_MPU_RGD1_WORD0_bit at MPU_RGD1_WORD0.B10;
    sbit  SRTADDR6_MPU_RGD1_WORD0_bit at MPU_RGD1_WORD0.B11;
    sbit  SRTADDR7_MPU_RGD1_WORD0_bit at MPU_RGD1_WORD0.B12;
    sbit  SRTADDR8_MPU_RGD1_WORD0_bit at MPU_RGD1_WORD0.B13;
    sbit  SRTADDR9_MPU_RGD1_WORD0_bit at MPU_RGD1_WORD0.B14;
    sbit  SRTADDR10_MPU_RGD1_WORD0_bit at MPU_RGD1_WORD0.B15;
    sbit  SRTADDR11_MPU_RGD1_WORD0_bit at MPU_RGD1_WORD0.B16;
    sbit  SRTADDR12_MPU_RGD1_WORD0_bit at MPU_RGD1_WORD0.B17;
    sbit  SRTADDR13_MPU_RGD1_WORD0_bit at MPU_RGD1_WORD0.B18;
    sbit  SRTADDR14_MPU_RGD1_WORD0_bit at MPU_RGD1_WORD0.B19;
    sbit  SRTADDR15_MPU_RGD1_WORD0_bit at MPU_RGD1_WORD0.B20;
    sbit  SRTADDR16_MPU_RGD1_WORD0_bit at MPU_RGD1_WORD0.B21;
    sbit  SRTADDR17_MPU_RGD1_WORD0_bit at MPU_RGD1_WORD0.B22;
    sbit  SRTADDR18_MPU_RGD1_WORD0_bit at MPU_RGD1_WORD0.B23;
    sbit  SRTADDR19_MPU_RGD1_WORD0_bit at MPU_RGD1_WORD0.B24;
    sbit  SRTADDR20_MPU_RGD1_WORD0_bit at MPU_RGD1_WORD0.B25;
    sbit  SRTADDR21_MPU_RGD1_WORD0_bit at MPU_RGD1_WORD0.B26;
    sbit  SRTADDR22_MPU_RGD1_WORD0_bit at MPU_RGD1_WORD0.B27;
    sbit  SRTADDR23_MPU_RGD1_WORD0_bit at MPU_RGD1_WORD0.B28;
    sbit  SRTADDR24_MPU_RGD1_WORD0_bit at MPU_RGD1_WORD0.B29;
    sbit  SRTADDR25_MPU_RGD1_WORD0_bit at MPU_RGD1_WORD0.B30;
    sbit  SRTADDR26_MPU_RGD1_WORD0_bit at MPU_RGD1_WORD0.B31;

sfr unsigned long   volatile MPU_RGD2_WORD0       absolute 0x4000D420;
    sbit  SRTADDR0_MPU_RGD2_WORD0_bit at MPU_RGD2_WORD0.B5;
    sbit  SRTADDR1_MPU_RGD2_WORD0_bit at MPU_RGD2_WORD0.B6;
    sbit  SRTADDR2_MPU_RGD2_WORD0_bit at MPU_RGD2_WORD0.B7;
    sbit  SRTADDR3_MPU_RGD2_WORD0_bit at MPU_RGD2_WORD0.B8;
    sbit  SRTADDR4_MPU_RGD2_WORD0_bit at MPU_RGD2_WORD0.B9;
    sbit  SRTADDR5_MPU_RGD2_WORD0_bit at MPU_RGD2_WORD0.B10;
    sbit  SRTADDR6_MPU_RGD2_WORD0_bit at MPU_RGD2_WORD0.B11;
    sbit  SRTADDR7_MPU_RGD2_WORD0_bit at MPU_RGD2_WORD0.B12;
    sbit  SRTADDR8_MPU_RGD2_WORD0_bit at MPU_RGD2_WORD0.B13;
    sbit  SRTADDR9_MPU_RGD2_WORD0_bit at MPU_RGD2_WORD0.B14;
    sbit  SRTADDR10_MPU_RGD2_WORD0_bit at MPU_RGD2_WORD0.B15;
    sbit  SRTADDR11_MPU_RGD2_WORD0_bit at MPU_RGD2_WORD0.B16;
    sbit  SRTADDR12_MPU_RGD2_WORD0_bit at MPU_RGD2_WORD0.B17;
    sbit  SRTADDR13_MPU_RGD2_WORD0_bit at MPU_RGD2_WORD0.B18;
    sbit  SRTADDR14_MPU_RGD2_WORD0_bit at MPU_RGD2_WORD0.B19;
    sbit  SRTADDR15_MPU_RGD2_WORD0_bit at MPU_RGD2_WORD0.B20;
    sbit  SRTADDR16_MPU_RGD2_WORD0_bit at MPU_RGD2_WORD0.B21;
    sbit  SRTADDR17_MPU_RGD2_WORD0_bit at MPU_RGD2_WORD0.B22;
    sbit  SRTADDR18_MPU_RGD2_WORD0_bit at MPU_RGD2_WORD0.B23;
    sbit  SRTADDR19_MPU_RGD2_WORD0_bit at MPU_RGD2_WORD0.B24;
    sbit  SRTADDR20_MPU_RGD2_WORD0_bit at MPU_RGD2_WORD0.B25;
    sbit  SRTADDR21_MPU_RGD2_WORD0_bit at MPU_RGD2_WORD0.B26;
    sbit  SRTADDR22_MPU_RGD2_WORD0_bit at MPU_RGD2_WORD0.B27;
    sbit  SRTADDR23_MPU_RGD2_WORD0_bit at MPU_RGD2_WORD0.B28;
    sbit  SRTADDR24_MPU_RGD2_WORD0_bit at MPU_RGD2_WORD0.B29;
    sbit  SRTADDR25_MPU_RGD2_WORD0_bit at MPU_RGD2_WORD0.B30;
    sbit  SRTADDR26_MPU_RGD2_WORD0_bit at MPU_RGD2_WORD0.B31;

sfr unsigned long   volatile MPU_RGD3_WORD0       absolute 0x4000D430;
    sbit  SRTADDR0_MPU_RGD3_WORD0_bit at MPU_RGD3_WORD0.B5;
    sbit  SRTADDR1_MPU_RGD3_WORD0_bit at MPU_RGD3_WORD0.B6;
    sbit  SRTADDR2_MPU_RGD3_WORD0_bit at MPU_RGD3_WORD0.B7;
    sbit  SRTADDR3_MPU_RGD3_WORD0_bit at MPU_RGD3_WORD0.B8;
    sbit  SRTADDR4_MPU_RGD3_WORD0_bit at MPU_RGD3_WORD0.B9;
    sbit  SRTADDR5_MPU_RGD3_WORD0_bit at MPU_RGD3_WORD0.B10;
    sbit  SRTADDR6_MPU_RGD3_WORD0_bit at MPU_RGD3_WORD0.B11;
    sbit  SRTADDR7_MPU_RGD3_WORD0_bit at MPU_RGD3_WORD0.B12;
    sbit  SRTADDR8_MPU_RGD3_WORD0_bit at MPU_RGD3_WORD0.B13;
    sbit  SRTADDR9_MPU_RGD3_WORD0_bit at MPU_RGD3_WORD0.B14;
    sbit  SRTADDR10_MPU_RGD3_WORD0_bit at MPU_RGD3_WORD0.B15;
    sbit  SRTADDR11_MPU_RGD3_WORD0_bit at MPU_RGD3_WORD0.B16;
    sbit  SRTADDR12_MPU_RGD3_WORD0_bit at MPU_RGD3_WORD0.B17;
    sbit  SRTADDR13_MPU_RGD3_WORD0_bit at MPU_RGD3_WORD0.B18;
    sbit  SRTADDR14_MPU_RGD3_WORD0_bit at MPU_RGD3_WORD0.B19;
    sbit  SRTADDR15_MPU_RGD3_WORD0_bit at MPU_RGD3_WORD0.B20;
    sbit  SRTADDR16_MPU_RGD3_WORD0_bit at MPU_RGD3_WORD0.B21;
    sbit  SRTADDR17_MPU_RGD3_WORD0_bit at MPU_RGD3_WORD0.B22;
    sbit  SRTADDR18_MPU_RGD3_WORD0_bit at MPU_RGD3_WORD0.B23;
    sbit  SRTADDR19_MPU_RGD3_WORD0_bit at MPU_RGD3_WORD0.B24;
    sbit  SRTADDR20_MPU_RGD3_WORD0_bit at MPU_RGD3_WORD0.B25;
    sbit  SRTADDR21_MPU_RGD3_WORD0_bit at MPU_RGD3_WORD0.B26;
    sbit  SRTADDR22_MPU_RGD3_WORD0_bit at MPU_RGD3_WORD0.B27;
    sbit  SRTADDR23_MPU_RGD3_WORD0_bit at MPU_RGD3_WORD0.B28;
    sbit  SRTADDR24_MPU_RGD3_WORD0_bit at MPU_RGD3_WORD0.B29;
    sbit  SRTADDR25_MPU_RGD3_WORD0_bit at MPU_RGD3_WORD0.B30;
    sbit  SRTADDR26_MPU_RGD3_WORD0_bit at MPU_RGD3_WORD0.B31;

sfr unsigned long   volatile MPU_RGD4_WORD0       absolute 0x4000D440;
    sbit  SRTADDR0_MPU_RGD4_WORD0_bit at MPU_RGD4_WORD0.B5;
    sbit  SRTADDR1_MPU_RGD4_WORD0_bit at MPU_RGD4_WORD0.B6;
    sbit  SRTADDR2_MPU_RGD4_WORD0_bit at MPU_RGD4_WORD0.B7;
    sbit  SRTADDR3_MPU_RGD4_WORD0_bit at MPU_RGD4_WORD0.B8;
    sbit  SRTADDR4_MPU_RGD4_WORD0_bit at MPU_RGD4_WORD0.B9;
    sbit  SRTADDR5_MPU_RGD4_WORD0_bit at MPU_RGD4_WORD0.B10;
    sbit  SRTADDR6_MPU_RGD4_WORD0_bit at MPU_RGD4_WORD0.B11;
    sbit  SRTADDR7_MPU_RGD4_WORD0_bit at MPU_RGD4_WORD0.B12;
    sbit  SRTADDR8_MPU_RGD4_WORD0_bit at MPU_RGD4_WORD0.B13;
    sbit  SRTADDR9_MPU_RGD4_WORD0_bit at MPU_RGD4_WORD0.B14;
    sbit  SRTADDR10_MPU_RGD4_WORD0_bit at MPU_RGD4_WORD0.B15;
    sbit  SRTADDR11_MPU_RGD4_WORD0_bit at MPU_RGD4_WORD0.B16;
    sbit  SRTADDR12_MPU_RGD4_WORD0_bit at MPU_RGD4_WORD0.B17;
    sbit  SRTADDR13_MPU_RGD4_WORD0_bit at MPU_RGD4_WORD0.B18;
    sbit  SRTADDR14_MPU_RGD4_WORD0_bit at MPU_RGD4_WORD0.B19;
    sbit  SRTADDR15_MPU_RGD4_WORD0_bit at MPU_RGD4_WORD0.B20;
    sbit  SRTADDR16_MPU_RGD4_WORD0_bit at MPU_RGD4_WORD0.B21;
    sbit  SRTADDR17_MPU_RGD4_WORD0_bit at MPU_RGD4_WORD0.B22;
    sbit  SRTADDR18_MPU_RGD4_WORD0_bit at MPU_RGD4_WORD0.B23;
    sbit  SRTADDR19_MPU_RGD4_WORD0_bit at MPU_RGD4_WORD0.B24;
    sbit  SRTADDR20_MPU_RGD4_WORD0_bit at MPU_RGD4_WORD0.B25;
    sbit  SRTADDR21_MPU_RGD4_WORD0_bit at MPU_RGD4_WORD0.B26;
    sbit  SRTADDR22_MPU_RGD4_WORD0_bit at MPU_RGD4_WORD0.B27;
    sbit  SRTADDR23_MPU_RGD4_WORD0_bit at MPU_RGD4_WORD0.B28;
    sbit  SRTADDR24_MPU_RGD4_WORD0_bit at MPU_RGD4_WORD0.B29;
    sbit  SRTADDR25_MPU_RGD4_WORD0_bit at MPU_RGD4_WORD0.B30;
    sbit  SRTADDR26_MPU_RGD4_WORD0_bit at MPU_RGD4_WORD0.B31;

sfr unsigned long   volatile MPU_RGD5_WORD0       absolute 0x4000D450;
    sbit  SRTADDR0_MPU_RGD5_WORD0_bit at MPU_RGD5_WORD0.B5;
    sbit  SRTADDR1_MPU_RGD5_WORD0_bit at MPU_RGD5_WORD0.B6;
    sbit  SRTADDR2_MPU_RGD5_WORD0_bit at MPU_RGD5_WORD0.B7;
    sbit  SRTADDR3_MPU_RGD5_WORD0_bit at MPU_RGD5_WORD0.B8;
    sbit  SRTADDR4_MPU_RGD5_WORD0_bit at MPU_RGD5_WORD0.B9;
    sbit  SRTADDR5_MPU_RGD5_WORD0_bit at MPU_RGD5_WORD0.B10;
    sbit  SRTADDR6_MPU_RGD5_WORD0_bit at MPU_RGD5_WORD0.B11;
    sbit  SRTADDR7_MPU_RGD5_WORD0_bit at MPU_RGD5_WORD0.B12;
    sbit  SRTADDR8_MPU_RGD5_WORD0_bit at MPU_RGD5_WORD0.B13;
    sbit  SRTADDR9_MPU_RGD5_WORD0_bit at MPU_RGD5_WORD0.B14;
    sbit  SRTADDR10_MPU_RGD5_WORD0_bit at MPU_RGD5_WORD0.B15;
    sbit  SRTADDR11_MPU_RGD5_WORD0_bit at MPU_RGD5_WORD0.B16;
    sbit  SRTADDR12_MPU_RGD5_WORD0_bit at MPU_RGD5_WORD0.B17;
    sbit  SRTADDR13_MPU_RGD5_WORD0_bit at MPU_RGD5_WORD0.B18;
    sbit  SRTADDR14_MPU_RGD5_WORD0_bit at MPU_RGD5_WORD0.B19;
    sbit  SRTADDR15_MPU_RGD5_WORD0_bit at MPU_RGD5_WORD0.B20;
    sbit  SRTADDR16_MPU_RGD5_WORD0_bit at MPU_RGD5_WORD0.B21;
    sbit  SRTADDR17_MPU_RGD5_WORD0_bit at MPU_RGD5_WORD0.B22;
    sbit  SRTADDR18_MPU_RGD5_WORD0_bit at MPU_RGD5_WORD0.B23;
    sbit  SRTADDR19_MPU_RGD5_WORD0_bit at MPU_RGD5_WORD0.B24;
    sbit  SRTADDR20_MPU_RGD5_WORD0_bit at MPU_RGD5_WORD0.B25;
    sbit  SRTADDR21_MPU_RGD5_WORD0_bit at MPU_RGD5_WORD0.B26;
    sbit  SRTADDR22_MPU_RGD5_WORD0_bit at MPU_RGD5_WORD0.B27;
    sbit  SRTADDR23_MPU_RGD5_WORD0_bit at MPU_RGD5_WORD0.B28;
    sbit  SRTADDR24_MPU_RGD5_WORD0_bit at MPU_RGD5_WORD0.B29;
    sbit  SRTADDR25_MPU_RGD5_WORD0_bit at MPU_RGD5_WORD0.B30;
    sbit  SRTADDR26_MPU_RGD5_WORD0_bit at MPU_RGD5_WORD0.B31;

sfr unsigned long   volatile MPU_RGD6_WORD0       absolute 0x4000D460;
    sbit  SRTADDR0_MPU_RGD6_WORD0_bit at MPU_RGD6_WORD0.B5;
    sbit  SRTADDR1_MPU_RGD6_WORD0_bit at MPU_RGD6_WORD0.B6;
    sbit  SRTADDR2_MPU_RGD6_WORD0_bit at MPU_RGD6_WORD0.B7;
    sbit  SRTADDR3_MPU_RGD6_WORD0_bit at MPU_RGD6_WORD0.B8;
    sbit  SRTADDR4_MPU_RGD6_WORD0_bit at MPU_RGD6_WORD0.B9;
    sbit  SRTADDR5_MPU_RGD6_WORD0_bit at MPU_RGD6_WORD0.B10;
    sbit  SRTADDR6_MPU_RGD6_WORD0_bit at MPU_RGD6_WORD0.B11;
    sbit  SRTADDR7_MPU_RGD6_WORD0_bit at MPU_RGD6_WORD0.B12;
    sbit  SRTADDR8_MPU_RGD6_WORD0_bit at MPU_RGD6_WORD0.B13;
    sbit  SRTADDR9_MPU_RGD6_WORD0_bit at MPU_RGD6_WORD0.B14;
    sbit  SRTADDR10_MPU_RGD6_WORD0_bit at MPU_RGD6_WORD0.B15;
    sbit  SRTADDR11_MPU_RGD6_WORD0_bit at MPU_RGD6_WORD0.B16;
    sbit  SRTADDR12_MPU_RGD6_WORD0_bit at MPU_RGD6_WORD0.B17;
    sbit  SRTADDR13_MPU_RGD6_WORD0_bit at MPU_RGD6_WORD0.B18;
    sbit  SRTADDR14_MPU_RGD6_WORD0_bit at MPU_RGD6_WORD0.B19;
    sbit  SRTADDR15_MPU_RGD6_WORD0_bit at MPU_RGD6_WORD0.B20;
    sbit  SRTADDR16_MPU_RGD6_WORD0_bit at MPU_RGD6_WORD0.B21;
    sbit  SRTADDR17_MPU_RGD6_WORD0_bit at MPU_RGD6_WORD0.B22;
    sbit  SRTADDR18_MPU_RGD6_WORD0_bit at MPU_RGD6_WORD0.B23;
    sbit  SRTADDR19_MPU_RGD6_WORD0_bit at MPU_RGD6_WORD0.B24;
    sbit  SRTADDR20_MPU_RGD6_WORD0_bit at MPU_RGD6_WORD0.B25;
    sbit  SRTADDR21_MPU_RGD6_WORD0_bit at MPU_RGD6_WORD0.B26;
    sbit  SRTADDR22_MPU_RGD6_WORD0_bit at MPU_RGD6_WORD0.B27;
    sbit  SRTADDR23_MPU_RGD6_WORD0_bit at MPU_RGD6_WORD0.B28;
    sbit  SRTADDR24_MPU_RGD6_WORD0_bit at MPU_RGD6_WORD0.B29;
    sbit  SRTADDR25_MPU_RGD6_WORD0_bit at MPU_RGD6_WORD0.B30;
    sbit  SRTADDR26_MPU_RGD6_WORD0_bit at MPU_RGD6_WORD0.B31;

sfr unsigned long   volatile MPU_RGD7_WORD0       absolute 0x4000D470;
    sbit  SRTADDR0_MPU_RGD7_WORD0_bit at MPU_RGD7_WORD0.B5;
    sbit  SRTADDR1_MPU_RGD7_WORD0_bit at MPU_RGD7_WORD0.B6;
    sbit  SRTADDR2_MPU_RGD7_WORD0_bit at MPU_RGD7_WORD0.B7;
    sbit  SRTADDR3_MPU_RGD7_WORD0_bit at MPU_RGD7_WORD0.B8;
    sbit  SRTADDR4_MPU_RGD7_WORD0_bit at MPU_RGD7_WORD0.B9;
    sbit  SRTADDR5_MPU_RGD7_WORD0_bit at MPU_RGD7_WORD0.B10;
    sbit  SRTADDR6_MPU_RGD7_WORD0_bit at MPU_RGD7_WORD0.B11;
    sbit  SRTADDR7_MPU_RGD7_WORD0_bit at MPU_RGD7_WORD0.B12;
    sbit  SRTADDR8_MPU_RGD7_WORD0_bit at MPU_RGD7_WORD0.B13;
    sbit  SRTADDR9_MPU_RGD7_WORD0_bit at MPU_RGD7_WORD0.B14;
    sbit  SRTADDR10_MPU_RGD7_WORD0_bit at MPU_RGD7_WORD0.B15;
    sbit  SRTADDR11_MPU_RGD7_WORD0_bit at MPU_RGD7_WORD0.B16;
    sbit  SRTADDR12_MPU_RGD7_WORD0_bit at MPU_RGD7_WORD0.B17;
    sbit  SRTADDR13_MPU_RGD7_WORD0_bit at MPU_RGD7_WORD0.B18;
    sbit  SRTADDR14_MPU_RGD7_WORD0_bit at MPU_RGD7_WORD0.B19;
    sbit  SRTADDR15_MPU_RGD7_WORD0_bit at MPU_RGD7_WORD0.B20;
    sbit  SRTADDR16_MPU_RGD7_WORD0_bit at MPU_RGD7_WORD0.B21;
    sbit  SRTADDR17_MPU_RGD7_WORD0_bit at MPU_RGD7_WORD0.B22;
    sbit  SRTADDR18_MPU_RGD7_WORD0_bit at MPU_RGD7_WORD0.B23;
    sbit  SRTADDR19_MPU_RGD7_WORD0_bit at MPU_RGD7_WORD0.B24;
    sbit  SRTADDR20_MPU_RGD7_WORD0_bit at MPU_RGD7_WORD0.B25;
    sbit  SRTADDR21_MPU_RGD7_WORD0_bit at MPU_RGD7_WORD0.B26;
    sbit  SRTADDR22_MPU_RGD7_WORD0_bit at MPU_RGD7_WORD0.B27;
    sbit  SRTADDR23_MPU_RGD7_WORD0_bit at MPU_RGD7_WORD0.B28;
    sbit  SRTADDR24_MPU_RGD7_WORD0_bit at MPU_RGD7_WORD0.B29;
    sbit  SRTADDR25_MPU_RGD7_WORD0_bit at MPU_RGD7_WORD0.B30;
    sbit  SRTADDR26_MPU_RGD7_WORD0_bit at MPU_RGD7_WORD0.B31;

sfr unsigned long   volatile MPU_RGD8_WORD0       absolute 0x4000D480;
    sbit  SRTADDR0_MPU_RGD8_WORD0_bit at MPU_RGD8_WORD0.B5;
    sbit  SRTADDR1_MPU_RGD8_WORD0_bit at MPU_RGD8_WORD0.B6;
    sbit  SRTADDR2_MPU_RGD8_WORD0_bit at MPU_RGD8_WORD0.B7;
    sbit  SRTADDR3_MPU_RGD8_WORD0_bit at MPU_RGD8_WORD0.B8;
    sbit  SRTADDR4_MPU_RGD8_WORD0_bit at MPU_RGD8_WORD0.B9;
    sbit  SRTADDR5_MPU_RGD8_WORD0_bit at MPU_RGD8_WORD0.B10;
    sbit  SRTADDR6_MPU_RGD8_WORD0_bit at MPU_RGD8_WORD0.B11;
    sbit  SRTADDR7_MPU_RGD8_WORD0_bit at MPU_RGD8_WORD0.B12;
    sbit  SRTADDR8_MPU_RGD8_WORD0_bit at MPU_RGD8_WORD0.B13;
    sbit  SRTADDR9_MPU_RGD8_WORD0_bit at MPU_RGD8_WORD0.B14;
    sbit  SRTADDR10_MPU_RGD8_WORD0_bit at MPU_RGD8_WORD0.B15;
    sbit  SRTADDR11_MPU_RGD8_WORD0_bit at MPU_RGD8_WORD0.B16;
    sbit  SRTADDR12_MPU_RGD8_WORD0_bit at MPU_RGD8_WORD0.B17;
    sbit  SRTADDR13_MPU_RGD8_WORD0_bit at MPU_RGD8_WORD0.B18;
    sbit  SRTADDR14_MPU_RGD8_WORD0_bit at MPU_RGD8_WORD0.B19;
    sbit  SRTADDR15_MPU_RGD8_WORD0_bit at MPU_RGD8_WORD0.B20;
    sbit  SRTADDR16_MPU_RGD8_WORD0_bit at MPU_RGD8_WORD0.B21;
    sbit  SRTADDR17_MPU_RGD8_WORD0_bit at MPU_RGD8_WORD0.B22;
    sbit  SRTADDR18_MPU_RGD8_WORD0_bit at MPU_RGD8_WORD0.B23;
    sbit  SRTADDR19_MPU_RGD8_WORD0_bit at MPU_RGD8_WORD0.B24;
    sbit  SRTADDR20_MPU_RGD8_WORD0_bit at MPU_RGD8_WORD0.B25;
    sbit  SRTADDR21_MPU_RGD8_WORD0_bit at MPU_RGD8_WORD0.B26;
    sbit  SRTADDR22_MPU_RGD8_WORD0_bit at MPU_RGD8_WORD0.B27;
    sbit  SRTADDR23_MPU_RGD8_WORD0_bit at MPU_RGD8_WORD0.B28;
    sbit  SRTADDR24_MPU_RGD8_WORD0_bit at MPU_RGD8_WORD0.B29;
    sbit  SRTADDR25_MPU_RGD8_WORD0_bit at MPU_RGD8_WORD0.B30;
    sbit  SRTADDR26_MPU_RGD8_WORD0_bit at MPU_RGD8_WORD0.B31;

sfr unsigned long   volatile MPU_RGD9_WORD0       absolute 0x4000D490;
    sbit  SRTADDR0_MPU_RGD9_WORD0_bit at MPU_RGD9_WORD0.B5;
    sbit  SRTADDR1_MPU_RGD9_WORD0_bit at MPU_RGD9_WORD0.B6;
    sbit  SRTADDR2_MPU_RGD9_WORD0_bit at MPU_RGD9_WORD0.B7;
    sbit  SRTADDR3_MPU_RGD9_WORD0_bit at MPU_RGD9_WORD0.B8;
    sbit  SRTADDR4_MPU_RGD9_WORD0_bit at MPU_RGD9_WORD0.B9;
    sbit  SRTADDR5_MPU_RGD9_WORD0_bit at MPU_RGD9_WORD0.B10;
    sbit  SRTADDR6_MPU_RGD9_WORD0_bit at MPU_RGD9_WORD0.B11;
    sbit  SRTADDR7_MPU_RGD9_WORD0_bit at MPU_RGD9_WORD0.B12;
    sbit  SRTADDR8_MPU_RGD9_WORD0_bit at MPU_RGD9_WORD0.B13;
    sbit  SRTADDR9_MPU_RGD9_WORD0_bit at MPU_RGD9_WORD0.B14;
    sbit  SRTADDR10_MPU_RGD9_WORD0_bit at MPU_RGD9_WORD0.B15;
    sbit  SRTADDR11_MPU_RGD9_WORD0_bit at MPU_RGD9_WORD0.B16;
    sbit  SRTADDR12_MPU_RGD9_WORD0_bit at MPU_RGD9_WORD0.B17;
    sbit  SRTADDR13_MPU_RGD9_WORD0_bit at MPU_RGD9_WORD0.B18;
    sbit  SRTADDR14_MPU_RGD9_WORD0_bit at MPU_RGD9_WORD0.B19;
    sbit  SRTADDR15_MPU_RGD9_WORD0_bit at MPU_RGD9_WORD0.B20;
    sbit  SRTADDR16_MPU_RGD9_WORD0_bit at MPU_RGD9_WORD0.B21;
    sbit  SRTADDR17_MPU_RGD9_WORD0_bit at MPU_RGD9_WORD0.B22;
    sbit  SRTADDR18_MPU_RGD9_WORD0_bit at MPU_RGD9_WORD0.B23;
    sbit  SRTADDR19_MPU_RGD9_WORD0_bit at MPU_RGD9_WORD0.B24;
    sbit  SRTADDR20_MPU_RGD9_WORD0_bit at MPU_RGD9_WORD0.B25;
    sbit  SRTADDR21_MPU_RGD9_WORD0_bit at MPU_RGD9_WORD0.B26;
    sbit  SRTADDR22_MPU_RGD9_WORD0_bit at MPU_RGD9_WORD0.B27;
    sbit  SRTADDR23_MPU_RGD9_WORD0_bit at MPU_RGD9_WORD0.B28;
    sbit  SRTADDR24_MPU_RGD9_WORD0_bit at MPU_RGD9_WORD0.B29;
    sbit  SRTADDR25_MPU_RGD9_WORD0_bit at MPU_RGD9_WORD0.B30;
    sbit  SRTADDR26_MPU_RGD9_WORD0_bit at MPU_RGD9_WORD0.B31;

sfr unsigned long   volatile MPU_RGD10_WORD0      absolute 0x4000D4A0;
    sbit  SRTADDR0_MPU_RGD10_WORD0_bit at MPU_RGD10_WORD0.B5;
    sbit  SRTADDR1_MPU_RGD10_WORD0_bit at MPU_RGD10_WORD0.B6;
    sbit  SRTADDR2_MPU_RGD10_WORD0_bit at MPU_RGD10_WORD0.B7;
    sbit  SRTADDR3_MPU_RGD10_WORD0_bit at MPU_RGD10_WORD0.B8;
    sbit  SRTADDR4_MPU_RGD10_WORD0_bit at MPU_RGD10_WORD0.B9;
    sbit  SRTADDR5_MPU_RGD10_WORD0_bit at MPU_RGD10_WORD0.B10;
    sbit  SRTADDR6_MPU_RGD10_WORD0_bit at MPU_RGD10_WORD0.B11;
    sbit  SRTADDR7_MPU_RGD10_WORD0_bit at MPU_RGD10_WORD0.B12;
    sbit  SRTADDR8_MPU_RGD10_WORD0_bit at MPU_RGD10_WORD0.B13;
    sbit  SRTADDR9_MPU_RGD10_WORD0_bit at MPU_RGD10_WORD0.B14;
    sbit  SRTADDR10_MPU_RGD10_WORD0_bit at MPU_RGD10_WORD0.B15;
    sbit  SRTADDR11_MPU_RGD10_WORD0_bit at MPU_RGD10_WORD0.B16;
    sbit  SRTADDR12_MPU_RGD10_WORD0_bit at MPU_RGD10_WORD0.B17;
    sbit  SRTADDR13_MPU_RGD10_WORD0_bit at MPU_RGD10_WORD0.B18;
    sbit  SRTADDR14_MPU_RGD10_WORD0_bit at MPU_RGD10_WORD0.B19;
    sbit  SRTADDR15_MPU_RGD10_WORD0_bit at MPU_RGD10_WORD0.B20;
    sbit  SRTADDR16_MPU_RGD10_WORD0_bit at MPU_RGD10_WORD0.B21;
    sbit  SRTADDR17_MPU_RGD10_WORD0_bit at MPU_RGD10_WORD0.B22;
    sbit  SRTADDR18_MPU_RGD10_WORD0_bit at MPU_RGD10_WORD0.B23;
    sbit  SRTADDR19_MPU_RGD10_WORD0_bit at MPU_RGD10_WORD0.B24;
    sbit  SRTADDR20_MPU_RGD10_WORD0_bit at MPU_RGD10_WORD0.B25;
    sbit  SRTADDR21_MPU_RGD10_WORD0_bit at MPU_RGD10_WORD0.B26;
    sbit  SRTADDR22_MPU_RGD10_WORD0_bit at MPU_RGD10_WORD0.B27;
    sbit  SRTADDR23_MPU_RGD10_WORD0_bit at MPU_RGD10_WORD0.B28;
    sbit  SRTADDR24_MPU_RGD10_WORD0_bit at MPU_RGD10_WORD0.B29;
    sbit  SRTADDR25_MPU_RGD10_WORD0_bit at MPU_RGD10_WORD0.B30;
    sbit  SRTADDR26_MPU_RGD10_WORD0_bit at MPU_RGD10_WORD0.B31;

sfr unsigned long   volatile MPU_RGD11_WORD0      absolute 0x4000D4B0;
    sbit  SRTADDR0_MPU_RGD11_WORD0_bit at MPU_RGD11_WORD0.B5;
    sbit  SRTADDR1_MPU_RGD11_WORD0_bit at MPU_RGD11_WORD0.B6;
    sbit  SRTADDR2_MPU_RGD11_WORD0_bit at MPU_RGD11_WORD0.B7;
    sbit  SRTADDR3_MPU_RGD11_WORD0_bit at MPU_RGD11_WORD0.B8;
    sbit  SRTADDR4_MPU_RGD11_WORD0_bit at MPU_RGD11_WORD0.B9;
    sbit  SRTADDR5_MPU_RGD11_WORD0_bit at MPU_RGD11_WORD0.B10;
    sbit  SRTADDR6_MPU_RGD11_WORD0_bit at MPU_RGD11_WORD0.B11;
    sbit  SRTADDR7_MPU_RGD11_WORD0_bit at MPU_RGD11_WORD0.B12;
    sbit  SRTADDR8_MPU_RGD11_WORD0_bit at MPU_RGD11_WORD0.B13;
    sbit  SRTADDR9_MPU_RGD11_WORD0_bit at MPU_RGD11_WORD0.B14;
    sbit  SRTADDR10_MPU_RGD11_WORD0_bit at MPU_RGD11_WORD0.B15;
    sbit  SRTADDR11_MPU_RGD11_WORD0_bit at MPU_RGD11_WORD0.B16;
    sbit  SRTADDR12_MPU_RGD11_WORD0_bit at MPU_RGD11_WORD0.B17;
    sbit  SRTADDR13_MPU_RGD11_WORD0_bit at MPU_RGD11_WORD0.B18;
    sbit  SRTADDR14_MPU_RGD11_WORD0_bit at MPU_RGD11_WORD0.B19;
    sbit  SRTADDR15_MPU_RGD11_WORD0_bit at MPU_RGD11_WORD0.B20;
    sbit  SRTADDR16_MPU_RGD11_WORD0_bit at MPU_RGD11_WORD0.B21;
    sbit  SRTADDR17_MPU_RGD11_WORD0_bit at MPU_RGD11_WORD0.B22;
    sbit  SRTADDR18_MPU_RGD11_WORD0_bit at MPU_RGD11_WORD0.B23;
    sbit  SRTADDR19_MPU_RGD11_WORD0_bit at MPU_RGD11_WORD0.B24;
    sbit  SRTADDR20_MPU_RGD11_WORD0_bit at MPU_RGD11_WORD0.B25;
    sbit  SRTADDR21_MPU_RGD11_WORD0_bit at MPU_RGD11_WORD0.B26;
    sbit  SRTADDR22_MPU_RGD11_WORD0_bit at MPU_RGD11_WORD0.B27;
    sbit  SRTADDR23_MPU_RGD11_WORD0_bit at MPU_RGD11_WORD0.B28;
    sbit  SRTADDR24_MPU_RGD11_WORD0_bit at MPU_RGD11_WORD0.B29;
    sbit  SRTADDR25_MPU_RGD11_WORD0_bit at MPU_RGD11_WORD0.B30;
    sbit  SRTADDR26_MPU_RGD11_WORD0_bit at MPU_RGD11_WORD0.B31;

sfr unsigned long   volatile MPU_RGD0_WORD1       absolute 0x4000D404;
    const register unsigned short int ENDADDR0 = 5;
    sbit  ENDADDR0_bit at MPU_RGD0_WORD1.B5;
    const register unsigned short int ENDADDR1 = 6;
    sbit  ENDADDR1_bit at MPU_RGD0_WORD1.B6;
    const register unsigned short int ENDADDR2 = 7;
    sbit  ENDADDR2_bit at MPU_RGD0_WORD1.B7;
    const register unsigned short int ENDADDR3 = 8;
    sbit  ENDADDR3_bit at MPU_RGD0_WORD1.B8;
    const register unsigned short int ENDADDR4 = 9;
    sbit  ENDADDR4_bit at MPU_RGD0_WORD1.B9;
    const register unsigned short int ENDADDR5 = 10;
    sbit  ENDADDR5_bit at MPU_RGD0_WORD1.B10;
    const register unsigned short int ENDADDR6 = 11;
    sbit  ENDADDR6_bit at MPU_RGD0_WORD1.B11;
    const register unsigned short int ENDADDR7 = 12;
    sbit  ENDADDR7_bit at MPU_RGD0_WORD1.B12;
    const register unsigned short int ENDADDR8 = 13;
    sbit  ENDADDR8_bit at MPU_RGD0_WORD1.B13;
    const register unsigned short int ENDADDR9 = 14;
    sbit  ENDADDR9_bit at MPU_RGD0_WORD1.B14;
    const register unsigned short int ENDADDR10 = 15;
    sbit  ENDADDR10_bit at MPU_RGD0_WORD1.B15;
    const register unsigned short int ENDADDR11 = 16;
    sbit  ENDADDR11_bit at MPU_RGD0_WORD1.B16;
    const register unsigned short int ENDADDR12 = 17;
    sbit  ENDADDR12_bit at MPU_RGD0_WORD1.B17;
    const register unsigned short int ENDADDR13 = 18;
    sbit  ENDADDR13_bit at MPU_RGD0_WORD1.B18;
    const register unsigned short int ENDADDR14 = 19;
    sbit  ENDADDR14_bit at MPU_RGD0_WORD1.B19;
    const register unsigned short int ENDADDR15 = 20;
    sbit  ENDADDR15_bit at MPU_RGD0_WORD1.B20;
    const register unsigned short int ENDADDR16 = 21;
    sbit  ENDADDR16_bit at MPU_RGD0_WORD1.B21;
    const register unsigned short int ENDADDR17 = 22;
    sbit  ENDADDR17_bit at MPU_RGD0_WORD1.B22;
    const register unsigned short int ENDADDR18 = 23;
    sbit  ENDADDR18_bit at MPU_RGD0_WORD1.B23;
    const register unsigned short int ENDADDR19 = 24;
    sbit  ENDADDR19_bit at MPU_RGD0_WORD1.B24;
    const register unsigned short int ENDADDR20 = 25;
    sbit  ENDADDR20_bit at MPU_RGD0_WORD1.B25;
    const register unsigned short int ENDADDR21 = 26;
    sbit  ENDADDR21_bit at MPU_RGD0_WORD1.B26;
    const register unsigned short int ENDADDR22 = 27;
    sbit  ENDADDR22_bit at MPU_RGD0_WORD1.B27;
    const register unsigned short int ENDADDR23 = 28;
    sbit  ENDADDR23_bit at MPU_RGD0_WORD1.B28;
    const register unsigned short int ENDADDR24 = 29;
    sbit  ENDADDR24_bit at MPU_RGD0_WORD1.B29;
    const register unsigned short int ENDADDR25 = 30;
    sbit  ENDADDR25_bit at MPU_RGD0_WORD1.B30;
    const register unsigned short int ENDADDR26 = 31;
    sbit  ENDADDR26_bit at MPU_RGD0_WORD1.B31;

sfr unsigned long   volatile MPU_RGD1_WORD1       absolute 0x4000D414;
    sbit  ENDADDR0_MPU_RGD1_WORD1_bit at MPU_RGD1_WORD1.B5;
    sbit  ENDADDR1_MPU_RGD1_WORD1_bit at MPU_RGD1_WORD1.B6;
    sbit  ENDADDR2_MPU_RGD1_WORD1_bit at MPU_RGD1_WORD1.B7;
    sbit  ENDADDR3_MPU_RGD1_WORD1_bit at MPU_RGD1_WORD1.B8;
    sbit  ENDADDR4_MPU_RGD1_WORD1_bit at MPU_RGD1_WORD1.B9;
    sbit  ENDADDR5_MPU_RGD1_WORD1_bit at MPU_RGD1_WORD1.B10;
    sbit  ENDADDR6_MPU_RGD1_WORD1_bit at MPU_RGD1_WORD1.B11;
    sbit  ENDADDR7_MPU_RGD1_WORD1_bit at MPU_RGD1_WORD1.B12;
    sbit  ENDADDR8_MPU_RGD1_WORD1_bit at MPU_RGD1_WORD1.B13;
    sbit  ENDADDR9_MPU_RGD1_WORD1_bit at MPU_RGD1_WORD1.B14;
    sbit  ENDADDR10_MPU_RGD1_WORD1_bit at MPU_RGD1_WORD1.B15;
    sbit  ENDADDR11_MPU_RGD1_WORD1_bit at MPU_RGD1_WORD1.B16;
    sbit  ENDADDR12_MPU_RGD1_WORD1_bit at MPU_RGD1_WORD1.B17;
    sbit  ENDADDR13_MPU_RGD1_WORD1_bit at MPU_RGD1_WORD1.B18;
    sbit  ENDADDR14_MPU_RGD1_WORD1_bit at MPU_RGD1_WORD1.B19;
    sbit  ENDADDR15_MPU_RGD1_WORD1_bit at MPU_RGD1_WORD1.B20;
    sbit  ENDADDR16_MPU_RGD1_WORD1_bit at MPU_RGD1_WORD1.B21;
    sbit  ENDADDR17_MPU_RGD1_WORD1_bit at MPU_RGD1_WORD1.B22;
    sbit  ENDADDR18_MPU_RGD1_WORD1_bit at MPU_RGD1_WORD1.B23;
    sbit  ENDADDR19_MPU_RGD1_WORD1_bit at MPU_RGD1_WORD1.B24;
    sbit  ENDADDR20_MPU_RGD1_WORD1_bit at MPU_RGD1_WORD1.B25;
    sbit  ENDADDR21_MPU_RGD1_WORD1_bit at MPU_RGD1_WORD1.B26;
    sbit  ENDADDR22_MPU_RGD1_WORD1_bit at MPU_RGD1_WORD1.B27;
    sbit  ENDADDR23_MPU_RGD1_WORD1_bit at MPU_RGD1_WORD1.B28;
    sbit  ENDADDR24_MPU_RGD1_WORD1_bit at MPU_RGD1_WORD1.B29;
    sbit  ENDADDR25_MPU_RGD1_WORD1_bit at MPU_RGD1_WORD1.B30;
    sbit  ENDADDR26_MPU_RGD1_WORD1_bit at MPU_RGD1_WORD1.B31;

sfr unsigned long   volatile MPU_RGD2_WORD1       absolute 0x4000D424;
    sbit  ENDADDR0_MPU_RGD2_WORD1_bit at MPU_RGD2_WORD1.B5;
    sbit  ENDADDR1_MPU_RGD2_WORD1_bit at MPU_RGD2_WORD1.B6;
    sbit  ENDADDR2_MPU_RGD2_WORD1_bit at MPU_RGD2_WORD1.B7;
    sbit  ENDADDR3_MPU_RGD2_WORD1_bit at MPU_RGD2_WORD1.B8;
    sbit  ENDADDR4_MPU_RGD2_WORD1_bit at MPU_RGD2_WORD1.B9;
    sbit  ENDADDR5_MPU_RGD2_WORD1_bit at MPU_RGD2_WORD1.B10;
    sbit  ENDADDR6_MPU_RGD2_WORD1_bit at MPU_RGD2_WORD1.B11;
    sbit  ENDADDR7_MPU_RGD2_WORD1_bit at MPU_RGD2_WORD1.B12;
    sbit  ENDADDR8_MPU_RGD2_WORD1_bit at MPU_RGD2_WORD1.B13;
    sbit  ENDADDR9_MPU_RGD2_WORD1_bit at MPU_RGD2_WORD1.B14;
    sbit  ENDADDR10_MPU_RGD2_WORD1_bit at MPU_RGD2_WORD1.B15;
    sbit  ENDADDR11_MPU_RGD2_WORD1_bit at MPU_RGD2_WORD1.B16;
    sbit  ENDADDR12_MPU_RGD2_WORD1_bit at MPU_RGD2_WORD1.B17;
    sbit  ENDADDR13_MPU_RGD2_WORD1_bit at MPU_RGD2_WORD1.B18;
    sbit  ENDADDR14_MPU_RGD2_WORD1_bit at MPU_RGD2_WORD1.B19;
    sbit  ENDADDR15_MPU_RGD2_WORD1_bit at MPU_RGD2_WORD1.B20;
    sbit  ENDADDR16_MPU_RGD2_WORD1_bit at MPU_RGD2_WORD1.B21;
    sbit  ENDADDR17_MPU_RGD2_WORD1_bit at MPU_RGD2_WORD1.B22;
    sbit  ENDADDR18_MPU_RGD2_WORD1_bit at MPU_RGD2_WORD1.B23;
    sbit  ENDADDR19_MPU_RGD2_WORD1_bit at MPU_RGD2_WORD1.B24;
    sbit  ENDADDR20_MPU_RGD2_WORD1_bit at MPU_RGD2_WORD1.B25;
    sbit  ENDADDR21_MPU_RGD2_WORD1_bit at MPU_RGD2_WORD1.B26;
    sbit  ENDADDR22_MPU_RGD2_WORD1_bit at MPU_RGD2_WORD1.B27;
    sbit  ENDADDR23_MPU_RGD2_WORD1_bit at MPU_RGD2_WORD1.B28;
    sbit  ENDADDR24_MPU_RGD2_WORD1_bit at MPU_RGD2_WORD1.B29;
    sbit  ENDADDR25_MPU_RGD2_WORD1_bit at MPU_RGD2_WORD1.B30;
    sbit  ENDADDR26_MPU_RGD2_WORD1_bit at MPU_RGD2_WORD1.B31;

sfr unsigned long   volatile MPU_RGD3_WORD1       absolute 0x4000D434;
    sbit  ENDADDR0_MPU_RGD3_WORD1_bit at MPU_RGD3_WORD1.B5;
    sbit  ENDADDR1_MPU_RGD3_WORD1_bit at MPU_RGD3_WORD1.B6;
    sbit  ENDADDR2_MPU_RGD3_WORD1_bit at MPU_RGD3_WORD1.B7;
    sbit  ENDADDR3_MPU_RGD3_WORD1_bit at MPU_RGD3_WORD1.B8;
    sbit  ENDADDR4_MPU_RGD3_WORD1_bit at MPU_RGD3_WORD1.B9;
    sbit  ENDADDR5_MPU_RGD3_WORD1_bit at MPU_RGD3_WORD1.B10;
    sbit  ENDADDR6_MPU_RGD3_WORD1_bit at MPU_RGD3_WORD1.B11;
    sbit  ENDADDR7_MPU_RGD3_WORD1_bit at MPU_RGD3_WORD1.B12;
    sbit  ENDADDR8_MPU_RGD3_WORD1_bit at MPU_RGD3_WORD1.B13;
    sbit  ENDADDR9_MPU_RGD3_WORD1_bit at MPU_RGD3_WORD1.B14;
    sbit  ENDADDR10_MPU_RGD3_WORD1_bit at MPU_RGD3_WORD1.B15;
    sbit  ENDADDR11_MPU_RGD3_WORD1_bit at MPU_RGD3_WORD1.B16;
    sbit  ENDADDR12_MPU_RGD3_WORD1_bit at MPU_RGD3_WORD1.B17;
    sbit  ENDADDR13_MPU_RGD3_WORD1_bit at MPU_RGD3_WORD1.B18;
    sbit  ENDADDR14_MPU_RGD3_WORD1_bit at MPU_RGD3_WORD1.B19;
    sbit  ENDADDR15_MPU_RGD3_WORD1_bit at MPU_RGD3_WORD1.B20;
    sbit  ENDADDR16_MPU_RGD3_WORD1_bit at MPU_RGD3_WORD1.B21;
    sbit  ENDADDR17_MPU_RGD3_WORD1_bit at MPU_RGD3_WORD1.B22;
    sbit  ENDADDR18_MPU_RGD3_WORD1_bit at MPU_RGD3_WORD1.B23;
    sbit  ENDADDR19_MPU_RGD3_WORD1_bit at MPU_RGD3_WORD1.B24;
    sbit  ENDADDR20_MPU_RGD3_WORD1_bit at MPU_RGD3_WORD1.B25;
    sbit  ENDADDR21_MPU_RGD3_WORD1_bit at MPU_RGD3_WORD1.B26;
    sbit  ENDADDR22_MPU_RGD3_WORD1_bit at MPU_RGD3_WORD1.B27;
    sbit  ENDADDR23_MPU_RGD3_WORD1_bit at MPU_RGD3_WORD1.B28;
    sbit  ENDADDR24_MPU_RGD3_WORD1_bit at MPU_RGD3_WORD1.B29;
    sbit  ENDADDR25_MPU_RGD3_WORD1_bit at MPU_RGD3_WORD1.B30;
    sbit  ENDADDR26_MPU_RGD3_WORD1_bit at MPU_RGD3_WORD1.B31;

sfr unsigned long   volatile MPU_RGD4_WORD1       absolute 0x4000D444;
    sbit  ENDADDR0_MPU_RGD4_WORD1_bit at MPU_RGD4_WORD1.B5;
    sbit  ENDADDR1_MPU_RGD4_WORD1_bit at MPU_RGD4_WORD1.B6;
    sbit  ENDADDR2_MPU_RGD4_WORD1_bit at MPU_RGD4_WORD1.B7;
    sbit  ENDADDR3_MPU_RGD4_WORD1_bit at MPU_RGD4_WORD1.B8;
    sbit  ENDADDR4_MPU_RGD4_WORD1_bit at MPU_RGD4_WORD1.B9;
    sbit  ENDADDR5_MPU_RGD4_WORD1_bit at MPU_RGD4_WORD1.B10;
    sbit  ENDADDR6_MPU_RGD4_WORD1_bit at MPU_RGD4_WORD1.B11;
    sbit  ENDADDR7_MPU_RGD4_WORD1_bit at MPU_RGD4_WORD1.B12;
    sbit  ENDADDR8_MPU_RGD4_WORD1_bit at MPU_RGD4_WORD1.B13;
    sbit  ENDADDR9_MPU_RGD4_WORD1_bit at MPU_RGD4_WORD1.B14;
    sbit  ENDADDR10_MPU_RGD4_WORD1_bit at MPU_RGD4_WORD1.B15;
    sbit  ENDADDR11_MPU_RGD4_WORD1_bit at MPU_RGD4_WORD1.B16;
    sbit  ENDADDR12_MPU_RGD4_WORD1_bit at MPU_RGD4_WORD1.B17;
    sbit  ENDADDR13_MPU_RGD4_WORD1_bit at MPU_RGD4_WORD1.B18;
    sbit  ENDADDR14_MPU_RGD4_WORD1_bit at MPU_RGD4_WORD1.B19;
    sbit  ENDADDR15_MPU_RGD4_WORD1_bit at MPU_RGD4_WORD1.B20;
    sbit  ENDADDR16_MPU_RGD4_WORD1_bit at MPU_RGD4_WORD1.B21;
    sbit  ENDADDR17_MPU_RGD4_WORD1_bit at MPU_RGD4_WORD1.B22;
    sbit  ENDADDR18_MPU_RGD4_WORD1_bit at MPU_RGD4_WORD1.B23;
    sbit  ENDADDR19_MPU_RGD4_WORD1_bit at MPU_RGD4_WORD1.B24;
    sbit  ENDADDR20_MPU_RGD4_WORD1_bit at MPU_RGD4_WORD1.B25;
    sbit  ENDADDR21_MPU_RGD4_WORD1_bit at MPU_RGD4_WORD1.B26;
    sbit  ENDADDR22_MPU_RGD4_WORD1_bit at MPU_RGD4_WORD1.B27;
    sbit  ENDADDR23_MPU_RGD4_WORD1_bit at MPU_RGD4_WORD1.B28;
    sbit  ENDADDR24_MPU_RGD4_WORD1_bit at MPU_RGD4_WORD1.B29;
    sbit  ENDADDR25_MPU_RGD4_WORD1_bit at MPU_RGD4_WORD1.B30;
    sbit  ENDADDR26_MPU_RGD4_WORD1_bit at MPU_RGD4_WORD1.B31;

sfr unsigned long   volatile MPU_RGD5_WORD1       absolute 0x4000D454;
    sbit  ENDADDR0_MPU_RGD5_WORD1_bit at MPU_RGD5_WORD1.B5;
    sbit  ENDADDR1_MPU_RGD5_WORD1_bit at MPU_RGD5_WORD1.B6;
    sbit  ENDADDR2_MPU_RGD5_WORD1_bit at MPU_RGD5_WORD1.B7;
    sbit  ENDADDR3_MPU_RGD5_WORD1_bit at MPU_RGD5_WORD1.B8;
    sbit  ENDADDR4_MPU_RGD5_WORD1_bit at MPU_RGD5_WORD1.B9;
    sbit  ENDADDR5_MPU_RGD5_WORD1_bit at MPU_RGD5_WORD1.B10;
    sbit  ENDADDR6_MPU_RGD5_WORD1_bit at MPU_RGD5_WORD1.B11;
    sbit  ENDADDR7_MPU_RGD5_WORD1_bit at MPU_RGD5_WORD1.B12;
    sbit  ENDADDR8_MPU_RGD5_WORD1_bit at MPU_RGD5_WORD1.B13;
    sbit  ENDADDR9_MPU_RGD5_WORD1_bit at MPU_RGD5_WORD1.B14;
    sbit  ENDADDR10_MPU_RGD5_WORD1_bit at MPU_RGD5_WORD1.B15;
    sbit  ENDADDR11_MPU_RGD5_WORD1_bit at MPU_RGD5_WORD1.B16;
    sbit  ENDADDR12_MPU_RGD5_WORD1_bit at MPU_RGD5_WORD1.B17;
    sbit  ENDADDR13_MPU_RGD5_WORD1_bit at MPU_RGD5_WORD1.B18;
    sbit  ENDADDR14_MPU_RGD5_WORD1_bit at MPU_RGD5_WORD1.B19;
    sbit  ENDADDR15_MPU_RGD5_WORD1_bit at MPU_RGD5_WORD1.B20;
    sbit  ENDADDR16_MPU_RGD5_WORD1_bit at MPU_RGD5_WORD1.B21;
    sbit  ENDADDR17_MPU_RGD5_WORD1_bit at MPU_RGD5_WORD1.B22;
    sbit  ENDADDR18_MPU_RGD5_WORD1_bit at MPU_RGD5_WORD1.B23;
    sbit  ENDADDR19_MPU_RGD5_WORD1_bit at MPU_RGD5_WORD1.B24;
    sbit  ENDADDR20_MPU_RGD5_WORD1_bit at MPU_RGD5_WORD1.B25;
    sbit  ENDADDR21_MPU_RGD5_WORD1_bit at MPU_RGD5_WORD1.B26;
    sbit  ENDADDR22_MPU_RGD5_WORD1_bit at MPU_RGD5_WORD1.B27;
    sbit  ENDADDR23_MPU_RGD5_WORD1_bit at MPU_RGD5_WORD1.B28;
    sbit  ENDADDR24_MPU_RGD5_WORD1_bit at MPU_RGD5_WORD1.B29;
    sbit  ENDADDR25_MPU_RGD5_WORD1_bit at MPU_RGD5_WORD1.B30;
    sbit  ENDADDR26_MPU_RGD5_WORD1_bit at MPU_RGD5_WORD1.B31;

sfr unsigned long   volatile MPU_RGD6_WORD1       absolute 0x4000D464;
    sbit  ENDADDR0_MPU_RGD6_WORD1_bit at MPU_RGD6_WORD1.B5;
    sbit  ENDADDR1_MPU_RGD6_WORD1_bit at MPU_RGD6_WORD1.B6;
    sbit  ENDADDR2_MPU_RGD6_WORD1_bit at MPU_RGD6_WORD1.B7;
    sbit  ENDADDR3_MPU_RGD6_WORD1_bit at MPU_RGD6_WORD1.B8;
    sbit  ENDADDR4_MPU_RGD6_WORD1_bit at MPU_RGD6_WORD1.B9;
    sbit  ENDADDR5_MPU_RGD6_WORD1_bit at MPU_RGD6_WORD1.B10;
    sbit  ENDADDR6_MPU_RGD6_WORD1_bit at MPU_RGD6_WORD1.B11;
    sbit  ENDADDR7_MPU_RGD6_WORD1_bit at MPU_RGD6_WORD1.B12;
    sbit  ENDADDR8_MPU_RGD6_WORD1_bit at MPU_RGD6_WORD1.B13;
    sbit  ENDADDR9_MPU_RGD6_WORD1_bit at MPU_RGD6_WORD1.B14;
    sbit  ENDADDR10_MPU_RGD6_WORD1_bit at MPU_RGD6_WORD1.B15;
    sbit  ENDADDR11_MPU_RGD6_WORD1_bit at MPU_RGD6_WORD1.B16;
    sbit  ENDADDR12_MPU_RGD6_WORD1_bit at MPU_RGD6_WORD1.B17;
    sbit  ENDADDR13_MPU_RGD6_WORD1_bit at MPU_RGD6_WORD1.B18;
    sbit  ENDADDR14_MPU_RGD6_WORD1_bit at MPU_RGD6_WORD1.B19;
    sbit  ENDADDR15_MPU_RGD6_WORD1_bit at MPU_RGD6_WORD1.B20;
    sbit  ENDADDR16_MPU_RGD6_WORD1_bit at MPU_RGD6_WORD1.B21;
    sbit  ENDADDR17_MPU_RGD6_WORD1_bit at MPU_RGD6_WORD1.B22;
    sbit  ENDADDR18_MPU_RGD6_WORD1_bit at MPU_RGD6_WORD1.B23;
    sbit  ENDADDR19_MPU_RGD6_WORD1_bit at MPU_RGD6_WORD1.B24;
    sbit  ENDADDR20_MPU_RGD6_WORD1_bit at MPU_RGD6_WORD1.B25;
    sbit  ENDADDR21_MPU_RGD6_WORD1_bit at MPU_RGD6_WORD1.B26;
    sbit  ENDADDR22_MPU_RGD6_WORD1_bit at MPU_RGD6_WORD1.B27;
    sbit  ENDADDR23_MPU_RGD6_WORD1_bit at MPU_RGD6_WORD1.B28;
    sbit  ENDADDR24_MPU_RGD6_WORD1_bit at MPU_RGD6_WORD1.B29;
    sbit  ENDADDR25_MPU_RGD6_WORD1_bit at MPU_RGD6_WORD1.B30;
    sbit  ENDADDR26_MPU_RGD6_WORD1_bit at MPU_RGD6_WORD1.B31;

sfr unsigned long   volatile MPU_RGD7_WORD1       absolute 0x4000D474;
    sbit  ENDADDR0_MPU_RGD7_WORD1_bit at MPU_RGD7_WORD1.B5;
    sbit  ENDADDR1_MPU_RGD7_WORD1_bit at MPU_RGD7_WORD1.B6;
    sbit  ENDADDR2_MPU_RGD7_WORD1_bit at MPU_RGD7_WORD1.B7;
    sbit  ENDADDR3_MPU_RGD7_WORD1_bit at MPU_RGD7_WORD1.B8;
    sbit  ENDADDR4_MPU_RGD7_WORD1_bit at MPU_RGD7_WORD1.B9;
    sbit  ENDADDR5_MPU_RGD7_WORD1_bit at MPU_RGD7_WORD1.B10;
    sbit  ENDADDR6_MPU_RGD7_WORD1_bit at MPU_RGD7_WORD1.B11;
    sbit  ENDADDR7_MPU_RGD7_WORD1_bit at MPU_RGD7_WORD1.B12;
    sbit  ENDADDR8_MPU_RGD7_WORD1_bit at MPU_RGD7_WORD1.B13;
    sbit  ENDADDR9_MPU_RGD7_WORD1_bit at MPU_RGD7_WORD1.B14;
    sbit  ENDADDR10_MPU_RGD7_WORD1_bit at MPU_RGD7_WORD1.B15;
    sbit  ENDADDR11_MPU_RGD7_WORD1_bit at MPU_RGD7_WORD1.B16;
    sbit  ENDADDR12_MPU_RGD7_WORD1_bit at MPU_RGD7_WORD1.B17;
    sbit  ENDADDR13_MPU_RGD7_WORD1_bit at MPU_RGD7_WORD1.B18;
    sbit  ENDADDR14_MPU_RGD7_WORD1_bit at MPU_RGD7_WORD1.B19;
    sbit  ENDADDR15_MPU_RGD7_WORD1_bit at MPU_RGD7_WORD1.B20;
    sbit  ENDADDR16_MPU_RGD7_WORD1_bit at MPU_RGD7_WORD1.B21;
    sbit  ENDADDR17_MPU_RGD7_WORD1_bit at MPU_RGD7_WORD1.B22;
    sbit  ENDADDR18_MPU_RGD7_WORD1_bit at MPU_RGD7_WORD1.B23;
    sbit  ENDADDR19_MPU_RGD7_WORD1_bit at MPU_RGD7_WORD1.B24;
    sbit  ENDADDR20_MPU_RGD7_WORD1_bit at MPU_RGD7_WORD1.B25;
    sbit  ENDADDR21_MPU_RGD7_WORD1_bit at MPU_RGD7_WORD1.B26;
    sbit  ENDADDR22_MPU_RGD7_WORD1_bit at MPU_RGD7_WORD1.B27;
    sbit  ENDADDR23_MPU_RGD7_WORD1_bit at MPU_RGD7_WORD1.B28;
    sbit  ENDADDR24_MPU_RGD7_WORD1_bit at MPU_RGD7_WORD1.B29;
    sbit  ENDADDR25_MPU_RGD7_WORD1_bit at MPU_RGD7_WORD1.B30;
    sbit  ENDADDR26_MPU_RGD7_WORD1_bit at MPU_RGD7_WORD1.B31;

sfr unsigned long   volatile MPU_RGD8_WORD1       absolute 0x4000D484;
    sbit  ENDADDR0_MPU_RGD8_WORD1_bit at MPU_RGD8_WORD1.B5;
    sbit  ENDADDR1_MPU_RGD8_WORD1_bit at MPU_RGD8_WORD1.B6;
    sbit  ENDADDR2_MPU_RGD8_WORD1_bit at MPU_RGD8_WORD1.B7;
    sbit  ENDADDR3_MPU_RGD8_WORD1_bit at MPU_RGD8_WORD1.B8;
    sbit  ENDADDR4_MPU_RGD8_WORD1_bit at MPU_RGD8_WORD1.B9;
    sbit  ENDADDR5_MPU_RGD8_WORD1_bit at MPU_RGD8_WORD1.B10;
    sbit  ENDADDR6_MPU_RGD8_WORD1_bit at MPU_RGD8_WORD1.B11;
    sbit  ENDADDR7_MPU_RGD8_WORD1_bit at MPU_RGD8_WORD1.B12;
    sbit  ENDADDR8_MPU_RGD8_WORD1_bit at MPU_RGD8_WORD1.B13;
    sbit  ENDADDR9_MPU_RGD8_WORD1_bit at MPU_RGD8_WORD1.B14;
    sbit  ENDADDR10_MPU_RGD8_WORD1_bit at MPU_RGD8_WORD1.B15;
    sbit  ENDADDR11_MPU_RGD8_WORD1_bit at MPU_RGD8_WORD1.B16;
    sbit  ENDADDR12_MPU_RGD8_WORD1_bit at MPU_RGD8_WORD1.B17;
    sbit  ENDADDR13_MPU_RGD8_WORD1_bit at MPU_RGD8_WORD1.B18;
    sbit  ENDADDR14_MPU_RGD8_WORD1_bit at MPU_RGD8_WORD1.B19;
    sbit  ENDADDR15_MPU_RGD8_WORD1_bit at MPU_RGD8_WORD1.B20;
    sbit  ENDADDR16_MPU_RGD8_WORD1_bit at MPU_RGD8_WORD1.B21;
    sbit  ENDADDR17_MPU_RGD8_WORD1_bit at MPU_RGD8_WORD1.B22;
    sbit  ENDADDR18_MPU_RGD8_WORD1_bit at MPU_RGD8_WORD1.B23;
    sbit  ENDADDR19_MPU_RGD8_WORD1_bit at MPU_RGD8_WORD1.B24;
    sbit  ENDADDR20_MPU_RGD8_WORD1_bit at MPU_RGD8_WORD1.B25;
    sbit  ENDADDR21_MPU_RGD8_WORD1_bit at MPU_RGD8_WORD1.B26;
    sbit  ENDADDR22_MPU_RGD8_WORD1_bit at MPU_RGD8_WORD1.B27;
    sbit  ENDADDR23_MPU_RGD8_WORD1_bit at MPU_RGD8_WORD1.B28;
    sbit  ENDADDR24_MPU_RGD8_WORD1_bit at MPU_RGD8_WORD1.B29;
    sbit  ENDADDR25_MPU_RGD8_WORD1_bit at MPU_RGD8_WORD1.B30;
    sbit  ENDADDR26_MPU_RGD8_WORD1_bit at MPU_RGD8_WORD1.B31;

sfr unsigned long   volatile MPU_RGD9_WORD1       absolute 0x4000D494;
    sbit  ENDADDR0_MPU_RGD9_WORD1_bit at MPU_RGD9_WORD1.B5;
    sbit  ENDADDR1_MPU_RGD9_WORD1_bit at MPU_RGD9_WORD1.B6;
    sbit  ENDADDR2_MPU_RGD9_WORD1_bit at MPU_RGD9_WORD1.B7;
    sbit  ENDADDR3_MPU_RGD9_WORD1_bit at MPU_RGD9_WORD1.B8;
    sbit  ENDADDR4_MPU_RGD9_WORD1_bit at MPU_RGD9_WORD1.B9;
    sbit  ENDADDR5_MPU_RGD9_WORD1_bit at MPU_RGD9_WORD1.B10;
    sbit  ENDADDR6_MPU_RGD9_WORD1_bit at MPU_RGD9_WORD1.B11;
    sbit  ENDADDR7_MPU_RGD9_WORD1_bit at MPU_RGD9_WORD1.B12;
    sbit  ENDADDR8_MPU_RGD9_WORD1_bit at MPU_RGD9_WORD1.B13;
    sbit  ENDADDR9_MPU_RGD9_WORD1_bit at MPU_RGD9_WORD1.B14;
    sbit  ENDADDR10_MPU_RGD9_WORD1_bit at MPU_RGD9_WORD1.B15;
    sbit  ENDADDR11_MPU_RGD9_WORD1_bit at MPU_RGD9_WORD1.B16;
    sbit  ENDADDR12_MPU_RGD9_WORD1_bit at MPU_RGD9_WORD1.B17;
    sbit  ENDADDR13_MPU_RGD9_WORD1_bit at MPU_RGD9_WORD1.B18;
    sbit  ENDADDR14_MPU_RGD9_WORD1_bit at MPU_RGD9_WORD1.B19;
    sbit  ENDADDR15_MPU_RGD9_WORD1_bit at MPU_RGD9_WORD1.B20;
    sbit  ENDADDR16_MPU_RGD9_WORD1_bit at MPU_RGD9_WORD1.B21;
    sbit  ENDADDR17_MPU_RGD9_WORD1_bit at MPU_RGD9_WORD1.B22;
    sbit  ENDADDR18_MPU_RGD9_WORD1_bit at MPU_RGD9_WORD1.B23;
    sbit  ENDADDR19_MPU_RGD9_WORD1_bit at MPU_RGD9_WORD1.B24;
    sbit  ENDADDR20_MPU_RGD9_WORD1_bit at MPU_RGD9_WORD1.B25;
    sbit  ENDADDR21_MPU_RGD9_WORD1_bit at MPU_RGD9_WORD1.B26;
    sbit  ENDADDR22_MPU_RGD9_WORD1_bit at MPU_RGD9_WORD1.B27;
    sbit  ENDADDR23_MPU_RGD9_WORD1_bit at MPU_RGD9_WORD1.B28;
    sbit  ENDADDR24_MPU_RGD9_WORD1_bit at MPU_RGD9_WORD1.B29;
    sbit  ENDADDR25_MPU_RGD9_WORD1_bit at MPU_RGD9_WORD1.B30;
    sbit  ENDADDR26_MPU_RGD9_WORD1_bit at MPU_RGD9_WORD1.B31;

sfr unsigned long   volatile MPU_RGD10_WORD1      absolute 0x4000D4A4;
    sbit  ENDADDR0_MPU_RGD10_WORD1_bit at MPU_RGD10_WORD1.B5;
    sbit  ENDADDR1_MPU_RGD10_WORD1_bit at MPU_RGD10_WORD1.B6;
    sbit  ENDADDR2_MPU_RGD10_WORD1_bit at MPU_RGD10_WORD1.B7;
    sbit  ENDADDR3_MPU_RGD10_WORD1_bit at MPU_RGD10_WORD1.B8;
    sbit  ENDADDR4_MPU_RGD10_WORD1_bit at MPU_RGD10_WORD1.B9;
    sbit  ENDADDR5_MPU_RGD10_WORD1_bit at MPU_RGD10_WORD1.B10;
    sbit  ENDADDR6_MPU_RGD10_WORD1_bit at MPU_RGD10_WORD1.B11;
    sbit  ENDADDR7_MPU_RGD10_WORD1_bit at MPU_RGD10_WORD1.B12;
    sbit  ENDADDR8_MPU_RGD10_WORD1_bit at MPU_RGD10_WORD1.B13;
    sbit  ENDADDR9_MPU_RGD10_WORD1_bit at MPU_RGD10_WORD1.B14;
    sbit  ENDADDR10_MPU_RGD10_WORD1_bit at MPU_RGD10_WORD1.B15;
    sbit  ENDADDR11_MPU_RGD10_WORD1_bit at MPU_RGD10_WORD1.B16;
    sbit  ENDADDR12_MPU_RGD10_WORD1_bit at MPU_RGD10_WORD1.B17;
    sbit  ENDADDR13_MPU_RGD10_WORD1_bit at MPU_RGD10_WORD1.B18;
    sbit  ENDADDR14_MPU_RGD10_WORD1_bit at MPU_RGD10_WORD1.B19;
    sbit  ENDADDR15_MPU_RGD10_WORD1_bit at MPU_RGD10_WORD1.B20;
    sbit  ENDADDR16_MPU_RGD10_WORD1_bit at MPU_RGD10_WORD1.B21;
    sbit  ENDADDR17_MPU_RGD10_WORD1_bit at MPU_RGD10_WORD1.B22;
    sbit  ENDADDR18_MPU_RGD10_WORD1_bit at MPU_RGD10_WORD1.B23;
    sbit  ENDADDR19_MPU_RGD10_WORD1_bit at MPU_RGD10_WORD1.B24;
    sbit  ENDADDR20_MPU_RGD10_WORD1_bit at MPU_RGD10_WORD1.B25;
    sbit  ENDADDR21_MPU_RGD10_WORD1_bit at MPU_RGD10_WORD1.B26;
    sbit  ENDADDR22_MPU_RGD10_WORD1_bit at MPU_RGD10_WORD1.B27;
    sbit  ENDADDR23_MPU_RGD10_WORD1_bit at MPU_RGD10_WORD1.B28;
    sbit  ENDADDR24_MPU_RGD10_WORD1_bit at MPU_RGD10_WORD1.B29;
    sbit  ENDADDR25_MPU_RGD10_WORD1_bit at MPU_RGD10_WORD1.B30;
    sbit  ENDADDR26_MPU_RGD10_WORD1_bit at MPU_RGD10_WORD1.B31;

sfr unsigned long   volatile MPU_RGD11_WORD1      absolute 0x4000D4B4;
    sbit  ENDADDR0_MPU_RGD11_WORD1_bit at MPU_RGD11_WORD1.B5;
    sbit  ENDADDR1_MPU_RGD11_WORD1_bit at MPU_RGD11_WORD1.B6;
    sbit  ENDADDR2_MPU_RGD11_WORD1_bit at MPU_RGD11_WORD1.B7;
    sbit  ENDADDR3_MPU_RGD11_WORD1_bit at MPU_RGD11_WORD1.B8;
    sbit  ENDADDR4_MPU_RGD11_WORD1_bit at MPU_RGD11_WORD1.B9;
    sbit  ENDADDR5_MPU_RGD11_WORD1_bit at MPU_RGD11_WORD1.B10;
    sbit  ENDADDR6_MPU_RGD11_WORD1_bit at MPU_RGD11_WORD1.B11;
    sbit  ENDADDR7_MPU_RGD11_WORD1_bit at MPU_RGD11_WORD1.B12;
    sbit  ENDADDR8_MPU_RGD11_WORD1_bit at MPU_RGD11_WORD1.B13;
    sbit  ENDADDR9_MPU_RGD11_WORD1_bit at MPU_RGD11_WORD1.B14;
    sbit  ENDADDR10_MPU_RGD11_WORD1_bit at MPU_RGD11_WORD1.B15;
    sbit  ENDADDR11_MPU_RGD11_WORD1_bit at MPU_RGD11_WORD1.B16;
    sbit  ENDADDR12_MPU_RGD11_WORD1_bit at MPU_RGD11_WORD1.B17;
    sbit  ENDADDR13_MPU_RGD11_WORD1_bit at MPU_RGD11_WORD1.B18;
    sbit  ENDADDR14_MPU_RGD11_WORD1_bit at MPU_RGD11_WORD1.B19;
    sbit  ENDADDR15_MPU_RGD11_WORD1_bit at MPU_RGD11_WORD1.B20;
    sbit  ENDADDR16_MPU_RGD11_WORD1_bit at MPU_RGD11_WORD1.B21;
    sbit  ENDADDR17_MPU_RGD11_WORD1_bit at MPU_RGD11_WORD1.B22;
    sbit  ENDADDR18_MPU_RGD11_WORD1_bit at MPU_RGD11_WORD1.B23;
    sbit  ENDADDR19_MPU_RGD11_WORD1_bit at MPU_RGD11_WORD1.B24;
    sbit  ENDADDR20_MPU_RGD11_WORD1_bit at MPU_RGD11_WORD1.B25;
    sbit  ENDADDR21_MPU_RGD11_WORD1_bit at MPU_RGD11_WORD1.B26;
    sbit  ENDADDR22_MPU_RGD11_WORD1_bit at MPU_RGD11_WORD1.B27;
    sbit  ENDADDR23_MPU_RGD11_WORD1_bit at MPU_RGD11_WORD1.B28;
    sbit  ENDADDR24_MPU_RGD11_WORD1_bit at MPU_RGD11_WORD1.B29;
    sbit  ENDADDR25_MPU_RGD11_WORD1_bit at MPU_RGD11_WORD1.B30;
    sbit  ENDADDR26_MPU_RGD11_WORD1_bit at MPU_RGD11_WORD1.B31;

sfr unsigned long   volatile MPU_RGD0_WORD2       absolute 0x4000D408;
    const register unsigned short int M0UM0 = 0;
    sbit  M0UM0_bit at MPU_RGD0_WORD2.B0;
    const register unsigned short int M0UM1 = 1;
    sbit  M0UM1_bit at MPU_RGD0_WORD2.B1;
    const register unsigned short int M0UM2 = 2;
    sbit  M0UM2_bit at MPU_RGD0_WORD2.B2;
    const register unsigned short int M0SM0 = 3;
    sbit  M0SM0_bit at MPU_RGD0_WORD2.B3;
    const register unsigned short int M0SM1 = 4;
    sbit  M0SM1_bit at MPU_RGD0_WORD2.B4;
    const register unsigned short int M0PE = 5;
    sbit  M0PE_bit at MPU_RGD0_WORD2.B5;
    const register unsigned short int M1UM0 = 6;
    sbit  M1UM0_bit at MPU_RGD0_WORD2.B6;
    const register unsigned short int M1UM1 = 7;
    sbit  M1UM1_bit at MPU_RGD0_WORD2.B7;
    const register unsigned short int M1UM2 = 8;
    sbit  M1UM2_bit at MPU_RGD0_WORD2.B8;
    const register unsigned short int M1SM0 = 9;
    sbit  M1SM0_bit at MPU_RGD0_WORD2.B9;
    const register unsigned short int M1SM1 = 10;
    sbit  M1SM1_bit at MPU_RGD0_WORD2.B10;
    const register unsigned short int M1PE = 11;
    sbit  M1PE_bit at MPU_RGD0_WORD2.B11;
    const register unsigned short int M2UM0 = 12;
    sbit  M2UM0_bit at MPU_RGD0_WORD2.B12;
    const register unsigned short int M2UM1 = 13;
    sbit  M2UM1_bit at MPU_RGD0_WORD2.B13;
    const register unsigned short int M2UM2 = 14;
    sbit  M2UM2_bit at MPU_RGD0_WORD2.B14;
    const register unsigned short int M2SM0 = 15;
    sbit  M2SM0_bit at MPU_RGD0_WORD2.B15;
    const register unsigned short int M2SM1 = 16;
    sbit  M2SM1_bit at MPU_RGD0_WORD2.B16;
    const register unsigned short int M2PE = 17;
    sbit  M2PE_bit at MPU_RGD0_WORD2.B17;
    const register unsigned short int M3UM0 = 18;
    sbit  M3UM0_bit at MPU_RGD0_WORD2.B18;
    const register unsigned short int M3UM1 = 19;
    sbit  M3UM1_bit at MPU_RGD0_WORD2.B19;
    const register unsigned short int M3UM2 = 20;
    sbit  M3UM2_bit at MPU_RGD0_WORD2.B20;
    const register unsigned short int M3SM0 = 21;
    sbit  M3SM0_bit at MPU_RGD0_WORD2.B21;
    const register unsigned short int M3SM1 = 22;
    sbit  M3SM1_bit at MPU_RGD0_WORD2.B22;
    const register unsigned short int M3PE = 23;
    sbit  M3PE_bit at MPU_RGD0_WORD2.B23;
    const register unsigned short int M4WE = 24;
    sbit  M4WE_bit at MPU_RGD0_WORD2.B24;
    const register unsigned short int M4RE = 25;
    sbit  M4RE_bit at MPU_RGD0_WORD2.B25;
    const register unsigned short int M5WE = 26;
    sbit  M5WE_bit at MPU_RGD0_WORD2.B26;
    const register unsigned short int M5RE = 27;
    sbit  M5RE_bit at MPU_RGD0_WORD2.B27;
    const register unsigned short int M6WE = 28;
    sbit  M6WE_bit at MPU_RGD0_WORD2.B28;
    const register unsigned short int M6RE = 29;
    sbit  M6RE_bit at MPU_RGD0_WORD2.B29;
    const register unsigned short int M7WE = 30;
    sbit  M7WE_bit at MPU_RGD0_WORD2.B30;
    const register unsigned short int M7RE = 31;
    sbit  M7RE_bit at MPU_RGD0_WORD2.B31;

sfr unsigned long   volatile MPU_RGD1_WORD2       absolute 0x4000D418;
    sbit  M0UM0_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B0;
    sbit  M0UM1_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B1;
    sbit  M0UM2_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B2;
    sbit  M0SM0_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B3;
    sbit  M0SM1_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B4;
    sbit  M0PE_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B5;
    sbit  M1UM0_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B6;
    sbit  M1UM1_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B7;
    sbit  M1UM2_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B8;
    sbit  M1SM0_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B9;
    sbit  M1SM1_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B10;
    sbit  M1PE_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B11;
    sbit  M2UM0_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B12;
    sbit  M2UM1_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B13;
    sbit  M2UM2_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B14;
    sbit  M2SM0_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B15;
    sbit  M2SM1_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B16;
    sbit  M2PE_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B17;
    sbit  M3UM0_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B18;
    sbit  M3UM1_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B19;
    sbit  M3UM2_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B20;
    sbit  M3SM0_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B21;
    sbit  M3SM1_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B22;
    sbit  M3PE_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B23;
    sbit  M4WE_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B24;
    sbit  M4RE_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B25;
    sbit  M5WE_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B26;
    sbit  M5RE_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B27;
    sbit  M6WE_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B28;
    sbit  M6RE_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B29;
    sbit  M7WE_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B30;
    sbit  M7RE_MPU_RGD1_WORD2_bit at MPU_RGD1_WORD2.B31;

sfr unsigned long   volatile MPU_RGD2_WORD2       absolute 0x4000D428;
    sbit  M0UM0_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B0;
    sbit  M0UM1_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B1;
    sbit  M0UM2_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B2;
    sbit  M0SM0_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B3;
    sbit  M0SM1_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B4;
    sbit  M0PE_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B5;
    sbit  M1UM0_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B6;
    sbit  M1UM1_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B7;
    sbit  M1UM2_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B8;
    sbit  M1SM0_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B9;
    sbit  M1SM1_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B10;
    sbit  M1PE_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B11;
    sbit  M2UM0_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B12;
    sbit  M2UM1_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B13;
    sbit  M2UM2_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B14;
    sbit  M2SM0_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B15;
    sbit  M2SM1_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B16;
    sbit  M2PE_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B17;
    sbit  M3UM0_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B18;
    sbit  M3UM1_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B19;
    sbit  M3UM2_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B20;
    sbit  M3SM0_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B21;
    sbit  M3SM1_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B22;
    sbit  M3PE_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B23;
    sbit  M4WE_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B24;
    sbit  M4RE_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B25;
    sbit  M5WE_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B26;
    sbit  M5RE_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B27;
    sbit  M6WE_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B28;
    sbit  M6RE_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B29;
    sbit  M7WE_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B30;
    sbit  M7RE_MPU_RGD2_WORD2_bit at MPU_RGD2_WORD2.B31;

sfr unsigned long   volatile MPU_RGD3_WORD2       absolute 0x4000D438;
    sbit  M0UM0_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B0;
    sbit  M0UM1_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B1;
    sbit  M0UM2_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B2;
    sbit  M0SM0_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B3;
    sbit  M0SM1_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B4;
    sbit  M0PE_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B5;
    sbit  M1UM0_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B6;
    sbit  M1UM1_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B7;
    sbit  M1UM2_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B8;
    sbit  M1SM0_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B9;
    sbit  M1SM1_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B10;
    sbit  M1PE_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B11;
    sbit  M2UM0_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B12;
    sbit  M2UM1_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B13;
    sbit  M2UM2_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B14;
    sbit  M2SM0_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B15;
    sbit  M2SM1_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B16;
    sbit  M2PE_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B17;
    sbit  M3UM0_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B18;
    sbit  M3UM1_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B19;
    sbit  M3UM2_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B20;
    sbit  M3SM0_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B21;
    sbit  M3SM1_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B22;
    sbit  M3PE_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B23;
    sbit  M4WE_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B24;
    sbit  M4RE_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B25;
    sbit  M5WE_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B26;
    sbit  M5RE_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B27;
    sbit  M6WE_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B28;
    sbit  M6RE_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B29;
    sbit  M7WE_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B30;
    sbit  M7RE_MPU_RGD3_WORD2_bit at MPU_RGD3_WORD2.B31;

sfr unsigned long   volatile MPU_RGD4_WORD2       absolute 0x4000D448;
    sbit  M0UM0_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B0;
    sbit  M0UM1_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B1;
    sbit  M0UM2_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B2;
    sbit  M0SM0_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B3;
    sbit  M0SM1_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B4;
    sbit  M0PE_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B5;
    sbit  M1UM0_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B6;
    sbit  M1UM1_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B7;
    sbit  M1UM2_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B8;
    sbit  M1SM0_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B9;
    sbit  M1SM1_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B10;
    sbit  M1PE_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B11;
    sbit  M2UM0_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B12;
    sbit  M2UM1_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B13;
    sbit  M2UM2_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B14;
    sbit  M2SM0_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B15;
    sbit  M2SM1_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B16;
    sbit  M2PE_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B17;
    sbit  M3UM0_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B18;
    sbit  M3UM1_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B19;
    sbit  M3UM2_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B20;
    sbit  M3SM0_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B21;
    sbit  M3SM1_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B22;
    sbit  M3PE_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B23;
    sbit  M4WE_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B24;
    sbit  M4RE_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B25;
    sbit  M5WE_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B26;
    sbit  M5RE_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B27;
    sbit  M6WE_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B28;
    sbit  M6RE_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B29;
    sbit  M7WE_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B30;
    sbit  M7RE_MPU_RGD4_WORD2_bit at MPU_RGD4_WORD2.B31;

sfr unsigned long   volatile MPU_RGD5_WORD2       absolute 0x4000D458;
    sbit  M0UM0_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B0;
    sbit  M0UM1_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B1;
    sbit  M0UM2_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B2;
    sbit  M0SM0_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B3;
    sbit  M0SM1_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B4;
    sbit  M0PE_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B5;
    sbit  M1UM0_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B6;
    sbit  M1UM1_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B7;
    sbit  M1UM2_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B8;
    sbit  M1SM0_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B9;
    sbit  M1SM1_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B10;
    sbit  M1PE_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B11;
    sbit  M2UM0_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B12;
    sbit  M2UM1_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B13;
    sbit  M2UM2_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B14;
    sbit  M2SM0_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B15;
    sbit  M2SM1_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B16;
    sbit  M2PE_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B17;
    sbit  M3UM0_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B18;
    sbit  M3UM1_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B19;
    sbit  M3UM2_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B20;
    sbit  M3SM0_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B21;
    sbit  M3SM1_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B22;
    sbit  M3PE_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B23;
    sbit  M4WE_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B24;
    sbit  M4RE_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B25;
    sbit  M5WE_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B26;
    sbit  M5RE_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B27;
    sbit  M6WE_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B28;
    sbit  M6RE_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B29;
    sbit  M7WE_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B30;
    sbit  M7RE_MPU_RGD5_WORD2_bit at MPU_RGD5_WORD2.B31;

sfr unsigned long   volatile MPU_RGD6_WORD2       absolute 0x4000D468;
    sbit  M0UM0_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B0;
    sbit  M0UM1_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B1;
    sbit  M0UM2_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B2;
    sbit  M0SM0_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B3;
    sbit  M0SM1_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B4;
    sbit  M0PE_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B5;
    sbit  M1UM0_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B6;
    sbit  M1UM1_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B7;
    sbit  M1UM2_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B8;
    sbit  M1SM0_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B9;
    sbit  M1SM1_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B10;
    sbit  M1PE_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B11;
    sbit  M2UM0_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B12;
    sbit  M2UM1_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B13;
    sbit  M2UM2_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B14;
    sbit  M2SM0_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B15;
    sbit  M2SM1_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B16;
    sbit  M2PE_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B17;
    sbit  M3UM0_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B18;
    sbit  M3UM1_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B19;
    sbit  M3UM2_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B20;
    sbit  M3SM0_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B21;
    sbit  M3SM1_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B22;
    sbit  M3PE_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B23;
    sbit  M4WE_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B24;
    sbit  M4RE_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B25;
    sbit  M5WE_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B26;
    sbit  M5RE_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B27;
    sbit  M6WE_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B28;
    sbit  M6RE_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B29;
    sbit  M7WE_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B30;
    sbit  M7RE_MPU_RGD6_WORD2_bit at MPU_RGD6_WORD2.B31;

sfr unsigned long   volatile MPU_RGD7_WORD2       absolute 0x4000D478;
    sbit  M0UM0_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B0;
    sbit  M0UM1_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B1;
    sbit  M0UM2_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B2;
    sbit  M0SM0_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B3;
    sbit  M0SM1_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B4;
    sbit  M0PE_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B5;
    sbit  M1UM0_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B6;
    sbit  M1UM1_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B7;
    sbit  M1UM2_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B8;
    sbit  M1SM0_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B9;
    sbit  M1SM1_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B10;
    sbit  M1PE_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B11;
    sbit  M2UM0_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B12;
    sbit  M2UM1_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B13;
    sbit  M2UM2_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B14;
    sbit  M2SM0_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B15;
    sbit  M2SM1_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B16;
    sbit  M2PE_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B17;
    sbit  M3UM0_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B18;
    sbit  M3UM1_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B19;
    sbit  M3UM2_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B20;
    sbit  M3SM0_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B21;
    sbit  M3SM1_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B22;
    sbit  M3PE_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B23;
    sbit  M4WE_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B24;
    sbit  M4RE_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B25;
    sbit  M5WE_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B26;
    sbit  M5RE_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B27;
    sbit  M6WE_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B28;
    sbit  M6RE_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B29;
    sbit  M7WE_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B30;
    sbit  M7RE_MPU_RGD7_WORD2_bit at MPU_RGD7_WORD2.B31;

sfr unsigned long   volatile MPU_RGD8_WORD2       absolute 0x4000D488;
    sbit  M0UM0_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B0;
    sbit  M0UM1_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B1;
    sbit  M0UM2_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B2;
    sbit  M0SM0_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B3;
    sbit  M0SM1_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B4;
    sbit  M0PE_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B5;
    sbit  M1UM0_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B6;
    sbit  M1UM1_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B7;
    sbit  M1UM2_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B8;
    sbit  M1SM0_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B9;
    sbit  M1SM1_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B10;
    sbit  M1PE_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B11;
    sbit  M2UM0_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B12;
    sbit  M2UM1_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B13;
    sbit  M2UM2_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B14;
    sbit  M2SM0_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B15;
    sbit  M2SM1_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B16;
    sbit  M2PE_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B17;
    sbit  M3UM0_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B18;
    sbit  M3UM1_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B19;
    sbit  M3UM2_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B20;
    sbit  M3SM0_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B21;
    sbit  M3SM1_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B22;
    sbit  M3PE_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B23;
    sbit  M4WE_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B24;
    sbit  M4RE_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B25;
    sbit  M5WE_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B26;
    sbit  M5RE_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B27;
    sbit  M6WE_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B28;
    sbit  M6RE_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B29;
    sbit  M7WE_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B30;
    sbit  M7RE_MPU_RGD8_WORD2_bit at MPU_RGD8_WORD2.B31;

sfr unsigned long   volatile MPU_RGD9_WORD2       absolute 0x4000D498;
    sbit  M0UM0_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B0;
    sbit  M0UM1_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B1;
    sbit  M0UM2_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B2;
    sbit  M0SM0_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B3;
    sbit  M0SM1_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B4;
    sbit  M0PE_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B5;
    sbit  M1UM0_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B6;
    sbit  M1UM1_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B7;
    sbit  M1UM2_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B8;
    sbit  M1SM0_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B9;
    sbit  M1SM1_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B10;
    sbit  M1PE_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B11;
    sbit  M2UM0_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B12;
    sbit  M2UM1_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B13;
    sbit  M2UM2_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B14;
    sbit  M2SM0_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B15;
    sbit  M2SM1_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B16;
    sbit  M2PE_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B17;
    sbit  M3UM0_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B18;
    sbit  M3UM1_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B19;
    sbit  M3UM2_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B20;
    sbit  M3SM0_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B21;
    sbit  M3SM1_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B22;
    sbit  M3PE_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B23;
    sbit  M4WE_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B24;
    sbit  M4RE_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B25;
    sbit  M5WE_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B26;
    sbit  M5RE_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B27;
    sbit  M6WE_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B28;
    sbit  M6RE_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B29;
    sbit  M7WE_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B30;
    sbit  M7RE_MPU_RGD9_WORD2_bit at MPU_RGD9_WORD2.B31;

sfr unsigned long   volatile MPU_RGD10_WORD2      absolute 0x4000D4A8;
    sbit  M0UM0_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B0;
    sbit  M0UM1_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B1;
    sbit  M0UM2_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B2;
    sbit  M0SM0_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B3;
    sbit  M0SM1_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B4;
    sbit  M0PE_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B5;
    sbit  M1UM0_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B6;
    sbit  M1UM1_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B7;
    sbit  M1UM2_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B8;
    sbit  M1SM0_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B9;
    sbit  M1SM1_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B10;
    sbit  M1PE_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B11;
    sbit  M2UM0_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B12;
    sbit  M2UM1_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B13;
    sbit  M2UM2_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B14;
    sbit  M2SM0_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B15;
    sbit  M2SM1_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B16;
    sbit  M2PE_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B17;
    sbit  M3UM0_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B18;
    sbit  M3UM1_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B19;
    sbit  M3UM2_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B20;
    sbit  M3SM0_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B21;
    sbit  M3SM1_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B22;
    sbit  M3PE_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B23;
    sbit  M4WE_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B24;
    sbit  M4RE_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B25;
    sbit  M5WE_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B26;
    sbit  M5RE_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B27;
    sbit  M6WE_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B28;
    sbit  M6RE_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B29;
    sbit  M7WE_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B30;
    sbit  M7RE_MPU_RGD10_WORD2_bit at MPU_RGD10_WORD2.B31;

sfr unsigned long   volatile MPU_RGD11_WORD2      absolute 0x4000D4B8;
    sbit  M0UM0_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B0;
    sbit  M0UM1_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B1;
    sbit  M0UM2_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B2;
    sbit  M0SM0_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B3;
    sbit  M0SM1_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B4;
    sbit  M0PE_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B5;
    sbit  M1UM0_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B6;
    sbit  M1UM1_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B7;
    sbit  M1UM2_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B8;
    sbit  M1SM0_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B9;
    sbit  M1SM1_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B10;
    sbit  M1PE_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B11;
    sbit  M2UM0_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B12;
    sbit  M2UM1_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B13;
    sbit  M2UM2_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B14;
    sbit  M2SM0_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B15;
    sbit  M2SM1_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B16;
    sbit  M2PE_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B17;
    sbit  M3UM0_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B18;
    sbit  M3UM1_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B19;
    sbit  M3UM2_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B20;
    sbit  M3SM0_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B21;
    sbit  M3SM1_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B22;
    sbit  M3PE_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B23;
    sbit  M4WE_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B24;
    sbit  M4RE_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B25;
    sbit  M5WE_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B26;
    sbit  M5RE_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B27;
    sbit  M6WE_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B28;
    sbit  M6RE_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B29;
    sbit  M7WE_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B30;
    sbit  M7RE_MPU_RGD11_WORD2_bit at MPU_RGD11_WORD2.B31;

sfr unsigned long   volatile MPU_RGD0_WORD3       absolute 0x4000D40C;
    sbit  VLD_MPU_RGD0_WORD3_bit at MPU_RGD0_WORD3.B0;
    const register unsigned short int PIDMASK0 = 16;
    sbit  PIDMASK0_bit at MPU_RGD0_WORD3.B16;
    const register unsigned short int PIDMASK1 = 17;
    sbit  PIDMASK1_bit at MPU_RGD0_WORD3.B17;
    const register unsigned short int PIDMASK2 = 18;
    sbit  PIDMASK2_bit at MPU_RGD0_WORD3.B18;
    const register unsigned short int PIDMASK3 = 19;
    sbit  PIDMASK3_bit at MPU_RGD0_WORD3.B19;
    const register unsigned short int PIDMASK4 = 20;
    sbit  PIDMASK4_bit at MPU_RGD0_WORD3.B20;
    const register unsigned short int PIDMASK5 = 21;
    sbit  PIDMASK5_bit at MPU_RGD0_WORD3.B21;
    const register unsigned short int PIDMASK6 = 22;
    sbit  PIDMASK6_bit at MPU_RGD0_WORD3.B22;
    const register unsigned short int PIDMASK7 = 23;
    sbit  PIDMASK7_bit at MPU_RGD0_WORD3.B23;
    const register unsigned short int PID0 = 24;
    sbit  PID0_bit at MPU_RGD0_WORD3.B24;
    const register unsigned short int PID1 = 25;
    sbit  PID1_bit at MPU_RGD0_WORD3.B25;
    const register unsigned short int PID2 = 26;
    sbit  PID2_bit at MPU_RGD0_WORD3.B26;
    const register unsigned short int PID3 = 27;
    sbit  PID3_bit at MPU_RGD0_WORD3.B27;
    const register unsigned short int PID4 = 28;
    sbit  PID4_bit at MPU_RGD0_WORD3.B28;
    const register unsigned short int PID5 = 29;
    sbit  PID5_bit at MPU_RGD0_WORD3.B29;
    const register unsigned short int PID6 = 30;
    sbit  PID6_bit at MPU_RGD0_WORD3.B30;
    const register unsigned short int PID7 = 31;
    sbit  PID7_bit at MPU_RGD0_WORD3.B31;

sfr unsigned long   volatile MPU_RGD1_WORD3       absolute 0x4000D41C;
    sbit  VLD_MPU_RGD1_WORD3_bit at MPU_RGD1_WORD3.B0;
    sbit  PIDMASK0_MPU_RGD1_WORD3_bit at MPU_RGD1_WORD3.B16;
    sbit  PIDMASK1_MPU_RGD1_WORD3_bit at MPU_RGD1_WORD3.B17;
    sbit  PIDMASK2_MPU_RGD1_WORD3_bit at MPU_RGD1_WORD3.B18;
    sbit  PIDMASK3_MPU_RGD1_WORD3_bit at MPU_RGD1_WORD3.B19;
    sbit  PIDMASK4_MPU_RGD1_WORD3_bit at MPU_RGD1_WORD3.B20;
    sbit  PIDMASK5_MPU_RGD1_WORD3_bit at MPU_RGD1_WORD3.B21;
    sbit  PIDMASK6_MPU_RGD1_WORD3_bit at MPU_RGD1_WORD3.B22;
    sbit  PIDMASK7_MPU_RGD1_WORD3_bit at MPU_RGD1_WORD3.B23;
    sbit  PID0_MPU_RGD1_WORD3_bit at MPU_RGD1_WORD3.B24;
    sbit  PID1_MPU_RGD1_WORD3_bit at MPU_RGD1_WORD3.B25;
    sbit  PID2_MPU_RGD1_WORD3_bit at MPU_RGD1_WORD3.B26;
    sbit  PID3_MPU_RGD1_WORD3_bit at MPU_RGD1_WORD3.B27;
    sbit  PID4_MPU_RGD1_WORD3_bit at MPU_RGD1_WORD3.B28;
    sbit  PID5_MPU_RGD1_WORD3_bit at MPU_RGD1_WORD3.B29;
    sbit  PID6_MPU_RGD1_WORD3_bit at MPU_RGD1_WORD3.B30;
    sbit  PID7_MPU_RGD1_WORD3_bit at MPU_RGD1_WORD3.B31;

sfr unsigned long   volatile MPU_RGD2_WORD3       absolute 0x4000D42C;
    sbit  VLD_MPU_RGD2_WORD3_bit at MPU_RGD2_WORD3.B0;
    sbit  PIDMASK0_MPU_RGD2_WORD3_bit at MPU_RGD2_WORD3.B16;
    sbit  PIDMASK1_MPU_RGD2_WORD3_bit at MPU_RGD2_WORD3.B17;
    sbit  PIDMASK2_MPU_RGD2_WORD3_bit at MPU_RGD2_WORD3.B18;
    sbit  PIDMASK3_MPU_RGD2_WORD3_bit at MPU_RGD2_WORD3.B19;
    sbit  PIDMASK4_MPU_RGD2_WORD3_bit at MPU_RGD2_WORD3.B20;
    sbit  PIDMASK5_MPU_RGD2_WORD3_bit at MPU_RGD2_WORD3.B21;
    sbit  PIDMASK6_MPU_RGD2_WORD3_bit at MPU_RGD2_WORD3.B22;
    sbit  PIDMASK7_MPU_RGD2_WORD3_bit at MPU_RGD2_WORD3.B23;
    sbit  PID0_MPU_RGD2_WORD3_bit at MPU_RGD2_WORD3.B24;
    sbit  PID1_MPU_RGD2_WORD3_bit at MPU_RGD2_WORD3.B25;
    sbit  PID2_MPU_RGD2_WORD3_bit at MPU_RGD2_WORD3.B26;
    sbit  PID3_MPU_RGD2_WORD3_bit at MPU_RGD2_WORD3.B27;
    sbit  PID4_MPU_RGD2_WORD3_bit at MPU_RGD2_WORD3.B28;
    sbit  PID5_MPU_RGD2_WORD3_bit at MPU_RGD2_WORD3.B29;
    sbit  PID6_MPU_RGD2_WORD3_bit at MPU_RGD2_WORD3.B30;
    sbit  PID7_MPU_RGD2_WORD3_bit at MPU_RGD2_WORD3.B31;

sfr unsigned long   volatile MPU_RGD3_WORD3       absolute 0x4000D43C;
    sbit  VLD_MPU_RGD3_WORD3_bit at MPU_RGD3_WORD3.B0;
    sbit  PIDMASK0_MPU_RGD3_WORD3_bit at MPU_RGD3_WORD3.B16;
    sbit  PIDMASK1_MPU_RGD3_WORD3_bit at MPU_RGD3_WORD3.B17;
    sbit  PIDMASK2_MPU_RGD3_WORD3_bit at MPU_RGD3_WORD3.B18;
    sbit  PIDMASK3_MPU_RGD3_WORD3_bit at MPU_RGD3_WORD3.B19;
    sbit  PIDMASK4_MPU_RGD3_WORD3_bit at MPU_RGD3_WORD3.B20;
    sbit  PIDMASK5_MPU_RGD3_WORD3_bit at MPU_RGD3_WORD3.B21;
    sbit  PIDMASK6_MPU_RGD3_WORD3_bit at MPU_RGD3_WORD3.B22;
    sbit  PIDMASK7_MPU_RGD3_WORD3_bit at MPU_RGD3_WORD3.B23;
    sbit  PID0_MPU_RGD3_WORD3_bit at MPU_RGD3_WORD3.B24;
    sbit  PID1_MPU_RGD3_WORD3_bit at MPU_RGD3_WORD3.B25;
    sbit  PID2_MPU_RGD3_WORD3_bit at MPU_RGD3_WORD3.B26;
    sbit  PID3_MPU_RGD3_WORD3_bit at MPU_RGD3_WORD3.B27;
    sbit  PID4_MPU_RGD3_WORD3_bit at MPU_RGD3_WORD3.B28;
    sbit  PID5_MPU_RGD3_WORD3_bit at MPU_RGD3_WORD3.B29;
    sbit  PID6_MPU_RGD3_WORD3_bit at MPU_RGD3_WORD3.B30;
    sbit  PID7_MPU_RGD3_WORD3_bit at MPU_RGD3_WORD3.B31;

sfr unsigned long   volatile MPU_RGD4_WORD3       absolute 0x4000D44C;
    sbit  VLD_MPU_RGD4_WORD3_bit at MPU_RGD4_WORD3.B0;
    sbit  PIDMASK0_MPU_RGD4_WORD3_bit at MPU_RGD4_WORD3.B16;
    sbit  PIDMASK1_MPU_RGD4_WORD3_bit at MPU_RGD4_WORD3.B17;
    sbit  PIDMASK2_MPU_RGD4_WORD3_bit at MPU_RGD4_WORD3.B18;
    sbit  PIDMASK3_MPU_RGD4_WORD3_bit at MPU_RGD4_WORD3.B19;
    sbit  PIDMASK4_MPU_RGD4_WORD3_bit at MPU_RGD4_WORD3.B20;
    sbit  PIDMASK5_MPU_RGD4_WORD3_bit at MPU_RGD4_WORD3.B21;
    sbit  PIDMASK6_MPU_RGD4_WORD3_bit at MPU_RGD4_WORD3.B22;
    sbit  PIDMASK7_MPU_RGD4_WORD3_bit at MPU_RGD4_WORD3.B23;
    sbit  PID0_MPU_RGD4_WORD3_bit at MPU_RGD4_WORD3.B24;
    sbit  PID1_MPU_RGD4_WORD3_bit at MPU_RGD4_WORD3.B25;
    sbit  PID2_MPU_RGD4_WORD3_bit at MPU_RGD4_WORD3.B26;
    sbit  PID3_MPU_RGD4_WORD3_bit at MPU_RGD4_WORD3.B27;
    sbit  PID4_MPU_RGD4_WORD3_bit at MPU_RGD4_WORD3.B28;
    sbit  PID5_MPU_RGD4_WORD3_bit at MPU_RGD4_WORD3.B29;
    sbit  PID6_MPU_RGD4_WORD3_bit at MPU_RGD4_WORD3.B30;
    sbit  PID7_MPU_RGD4_WORD3_bit at MPU_RGD4_WORD3.B31;

sfr unsigned long   volatile MPU_RGD5_WORD3       absolute 0x4000D45C;
    sbit  VLD_MPU_RGD5_WORD3_bit at MPU_RGD5_WORD3.B0;
    sbit  PIDMASK0_MPU_RGD5_WORD3_bit at MPU_RGD5_WORD3.B16;
    sbit  PIDMASK1_MPU_RGD5_WORD3_bit at MPU_RGD5_WORD3.B17;
    sbit  PIDMASK2_MPU_RGD5_WORD3_bit at MPU_RGD5_WORD3.B18;
    sbit  PIDMASK3_MPU_RGD5_WORD3_bit at MPU_RGD5_WORD3.B19;
    sbit  PIDMASK4_MPU_RGD5_WORD3_bit at MPU_RGD5_WORD3.B20;
    sbit  PIDMASK5_MPU_RGD5_WORD3_bit at MPU_RGD5_WORD3.B21;
    sbit  PIDMASK6_MPU_RGD5_WORD3_bit at MPU_RGD5_WORD3.B22;
    sbit  PIDMASK7_MPU_RGD5_WORD3_bit at MPU_RGD5_WORD3.B23;
    sbit  PID0_MPU_RGD5_WORD3_bit at MPU_RGD5_WORD3.B24;
    sbit  PID1_MPU_RGD5_WORD3_bit at MPU_RGD5_WORD3.B25;
    sbit  PID2_MPU_RGD5_WORD3_bit at MPU_RGD5_WORD3.B26;
    sbit  PID3_MPU_RGD5_WORD3_bit at MPU_RGD5_WORD3.B27;
    sbit  PID4_MPU_RGD5_WORD3_bit at MPU_RGD5_WORD3.B28;
    sbit  PID5_MPU_RGD5_WORD3_bit at MPU_RGD5_WORD3.B29;
    sbit  PID6_MPU_RGD5_WORD3_bit at MPU_RGD5_WORD3.B30;
    sbit  PID7_MPU_RGD5_WORD3_bit at MPU_RGD5_WORD3.B31;

sfr unsigned long   volatile MPU_RGD6_WORD3       absolute 0x4000D46C;
    sbit  VLD_MPU_RGD6_WORD3_bit at MPU_RGD6_WORD3.B0;
    sbit  PIDMASK0_MPU_RGD6_WORD3_bit at MPU_RGD6_WORD3.B16;
    sbit  PIDMASK1_MPU_RGD6_WORD3_bit at MPU_RGD6_WORD3.B17;
    sbit  PIDMASK2_MPU_RGD6_WORD3_bit at MPU_RGD6_WORD3.B18;
    sbit  PIDMASK3_MPU_RGD6_WORD3_bit at MPU_RGD6_WORD3.B19;
    sbit  PIDMASK4_MPU_RGD6_WORD3_bit at MPU_RGD6_WORD3.B20;
    sbit  PIDMASK5_MPU_RGD6_WORD3_bit at MPU_RGD6_WORD3.B21;
    sbit  PIDMASK6_MPU_RGD6_WORD3_bit at MPU_RGD6_WORD3.B22;
    sbit  PIDMASK7_MPU_RGD6_WORD3_bit at MPU_RGD6_WORD3.B23;
    sbit  PID0_MPU_RGD6_WORD3_bit at MPU_RGD6_WORD3.B24;
    sbit  PID1_MPU_RGD6_WORD3_bit at MPU_RGD6_WORD3.B25;
    sbit  PID2_MPU_RGD6_WORD3_bit at MPU_RGD6_WORD3.B26;
    sbit  PID3_MPU_RGD6_WORD3_bit at MPU_RGD6_WORD3.B27;
    sbit  PID4_MPU_RGD6_WORD3_bit at MPU_RGD6_WORD3.B28;
    sbit  PID5_MPU_RGD6_WORD3_bit at MPU_RGD6_WORD3.B29;
    sbit  PID6_MPU_RGD6_WORD3_bit at MPU_RGD6_WORD3.B30;
    sbit  PID7_MPU_RGD6_WORD3_bit at MPU_RGD6_WORD3.B31;

sfr unsigned long   volatile MPU_RGD7_WORD3       absolute 0x4000D47C;
    sbit  VLD_MPU_RGD7_WORD3_bit at MPU_RGD7_WORD3.B0;
    sbit  PIDMASK0_MPU_RGD7_WORD3_bit at MPU_RGD7_WORD3.B16;
    sbit  PIDMASK1_MPU_RGD7_WORD3_bit at MPU_RGD7_WORD3.B17;
    sbit  PIDMASK2_MPU_RGD7_WORD3_bit at MPU_RGD7_WORD3.B18;
    sbit  PIDMASK3_MPU_RGD7_WORD3_bit at MPU_RGD7_WORD3.B19;
    sbit  PIDMASK4_MPU_RGD7_WORD3_bit at MPU_RGD7_WORD3.B20;
    sbit  PIDMASK5_MPU_RGD7_WORD3_bit at MPU_RGD7_WORD3.B21;
    sbit  PIDMASK6_MPU_RGD7_WORD3_bit at MPU_RGD7_WORD3.B22;
    sbit  PIDMASK7_MPU_RGD7_WORD3_bit at MPU_RGD7_WORD3.B23;
    sbit  PID0_MPU_RGD7_WORD3_bit at MPU_RGD7_WORD3.B24;
    sbit  PID1_MPU_RGD7_WORD3_bit at MPU_RGD7_WORD3.B25;
    sbit  PID2_MPU_RGD7_WORD3_bit at MPU_RGD7_WORD3.B26;
    sbit  PID3_MPU_RGD7_WORD3_bit at MPU_RGD7_WORD3.B27;
    sbit  PID4_MPU_RGD7_WORD3_bit at MPU_RGD7_WORD3.B28;
    sbit  PID5_MPU_RGD7_WORD3_bit at MPU_RGD7_WORD3.B29;
    sbit  PID6_MPU_RGD7_WORD3_bit at MPU_RGD7_WORD3.B30;
    sbit  PID7_MPU_RGD7_WORD3_bit at MPU_RGD7_WORD3.B31;

sfr unsigned long   volatile MPU_RGD8_WORD3       absolute 0x4000D48C;
    sbit  VLD_MPU_RGD8_WORD3_bit at MPU_RGD8_WORD3.B0;
    sbit  PIDMASK0_MPU_RGD8_WORD3_bit at MPU_RGD8_WORD3.B16;
    sbit  PIDMASK1_MPU_RGD8_WORD3_bit at MPU_RGD8_WORD3.B17;
    sbit  PIDMASK2_MPU_RGD8_WORD3_bit at MPU_RGD8_WORD3.B18;
    sbit  PIDMASK3_MPU_RGD8_WORD3_bit at MPU_RGD8_WORD3.B19;
    sbit  PIDMASK4_MPU_RGD8_WORD3_bit at MPU_RGD8_WORD3.B20;
    sbit  PIDMASK5_MPU_RGD8_WORD3_bit at MPU_RGD8_WORD3.B21;
    sbit  PIDMASK6_MPU_RGD8_WORD3_bit at MPU_RGD8_WORD3.B22;
    sbit  PIDMASK7_MPU_RGD8_WORD3_bit at MPU_RGD8_WORD3.B23;
    sbit  PID0_MPU_RGD8_WORD3_bit at MPU_RGD8_WORD3.B24;
    sbit  PID1_MPU_RGD8_WORD3_bit at MPU_RGD8_WORD3.B25;
    sbit  PID2_MPU_RGD8_WORD3_bit at MPU_RGD8_WORD3.B26;
    sbit  PID3_MPU_RGD8_WORD3_bit at MPU_RGD8_WORD3.B27;
    sbit  PID4_MPU_RGD8_WORD3_bit at MPU_RGD8_WORD3.B28;
    sbit  PID5_MPU_RGD8_WORD3_bit at MPU_RGD8_WORD3.B29;
    sbit  PID6_MPU_RGD8_WORD3_bit at MPU_RGD8_WORD3.B30;
    sbit  PID7_MPU_RGD8_WORD3_bit at MPU_RGD8_WORD3.B31;

sfr unsigned long   volatile MPU_RGD9_WORD3       absolute 0x4000D49C;
    sbit  VLD_MPU_RGD9_WORD3_bit at MPU_RGD9_WORD3.B0;
    sbit  PIDMASK0_MPU_RGD9_WORD3_bit at MPU_RGD9_WORD3.B16;
    sbit  PIDMASK1_MPU_RGD9_WORD3_bit at MPU_RGD9_WORD3.B17;
    sbit  PIDMASK2_MPU_RGD9_WORD3_bit at MPU_RGD9_WORD3.B18;
    sbit  PIDMASK3_MPU_RGD9_WORD3_bit at MPU_RGD9_WORD3.B19;
    sbit  PIDMASK4_MPU_RGD9_WORD3_bit at MPU_RGD9_WORD3.B20;
    sbit  PIDMASK5_MPU_RGD9_WORD3_bit at MPU_RGD9_WORD3.B21;
    sbit  PIDMASK6_MPU_RGD9_WORD3_bit at MPU_RGD9_WORD3.B22;
    sbit  PIDMASK7_MPU_RGD9_WORD3_bit at MPU_RGD9_WORD3.B23;
    sbit  PID0_MPU_RGD9_WORD3_bit at MPU_RGD9_WORD3.B24;
    sbit  PID1_MPU_RGD9_WORD3_bit at MPU_RGD9_WORD3.B25;
    sbit  PID2_MPU_RGD9_WORD3_bit at MPU_RGD9_WORD3.B26;
    sbit  PID3_MPU_RGD9_WORD3_bit at MPU_RGD9_WORD3.B27;
    sbit  PID4_MPU_RGD9_WORD3_bit at MPU_RGD9_WORD3.B28;
    sbit  PID5_MPU_RGD9_WORD3_bit at MPU_RGD9_WORD3.B29;
    sbit  PID6_MPU_RGD9_WORD3_bit at MPU_RGD9_WORD3.B30;
    sbit  PID7_MPU_RGD9_WORD3_bit at MPU_RGD9_WORD3.B31;

sfr unsigned long   volatile MPU_RGD10_WORD3      absolute 0x4000D4AC;
    sbit  VLD_MPU_RGD10_WORD3_bit at MPU_RGD10_WORD3.B0;
    sbit  PIDMASK0_MPU_RGD10_WORD3_bit at MPU_RGD10_WORD3.B16;
    sbit  PIDMASK1_MPU_RGD10_WORD3_bit at MPU_RGD10_WORD3.B17;
    sbit  PIDMASK2_MPU_RGD10_WORD3_bit at MPU_RGD10_WORD3.B18;
    sbit  PIDMASK3_MPU_RGD10_WORD3_bit at MPU_RGD10_WORD3.B19;
    sbit  PIDMASK4_MPU_RGD10_WORD3_bit at MPU_RGD10_WORD3.B20;
    sbit  PIDMASK5_MPU_RGD10_WORD3_bit at MPU_RGD10_WORD3.B21;
    sbit  PIDMASK6_MPU_RGD10_WORD3_bit at MPU_RGD10_WORD3.B22;
    sbit  PIDMASK7_MPU_RGD10_WORD3_bit at MPU_RGD10_WORD3.B23;
    sbit  PID0_MPU_RGD10_WORD3_bit at MPU_RGD10_WORD3.B24;
    sbit  PID1_MPU_RGD10_WORD3_bit at MPU_RGD10_WORD3.B25;
    sbit  PID2_MPU_RGD10_WORD3_bit at MPU_RGD10_WORD3.B26;
    sbit  PID3_MPU_RGD10_WORD3_bit at MPU_RGD10_WORD3.B27;
    sbit  PID4_MPU_RGD10_WORD3_bit at MPU_RGD10_WORD3.B28;
    sbit  PID5_MPU_RGD10_WORD3_bit at MPU_RGD10_WORD3.B29;
    sbit  PID6_MPU_RGD10_WORD3_bit at MPU_RGD10_WORD3.B30;
    sbit  PID7_MPU_RGD10_WORD3_bit at MPU_RGD10_WORD3.B31;

sfr unsigned long   volatile MPU_RGD11_WORD3      absolute 0x4000D4BC;
    sbit  VLD_MPU_RGD11_WORD3_bit at MPU_RGD11_WORD3.B0;
    sbit  PIDMASK0_MPU_RGD11_WORD3_bit at MPU_RGD11_WORD3.B16;
    sbit  PIDMASK1_MPU_RGD11_WORD3_bit at MPU_RGD11_WORD3.B17;
    sbit  PIDMASK2_MPU_RGD11_WORD3_bit at MPU_RGD11_WORD3.B18;
    sbit  PIDMASK3_MPU_RGD11_WORD3_bit at MPU_RGD11_WORD3.B19;
    sbit  PIDMASK4_MPU_RGD11_WORD3_bit at MPU_RGD11_WORD3.B20;
    sbit  PIDMASK5_MPU_RGD11_WORD3_bit at MPU_RGD11_WORD3.B21;
    sbit  PIDMASK6_MPU_RGD11_WORD3_bit at MPU_RGD11_WORD3.B22;
    sbit  PIDMASK7_MPU_RGD11_WORD3_bit at MPU_RGD11_WORD3.B23;
    sbit  PID0_MPU_RGD11_WORD3_bit at MPU_RGD11_WORD3.B24;
    sbit  PID1_MPU_RGD11_WORD3_bit at MPU_RGD11_WORD3.B25;
    sbit  PID2_MPU_RGD11_WORD3_bit at MPU_RGD11_WORD3.B26;
    sbit  PID3_MPU_RGD11_WORD3_bit at MPU_RGD11_WORD3.B27;
    sbit  PID4_MPU_RGD11_WORD3_bit at MPU_RGD11_WORD3.B28;
    sbit  PID5_MPU_RGD11_WORD3_bit at MPU_RGD11_WORD3.B29;
    sbit  PID6_MPU_RGD11_WORD3_bit at MPU_RGD11_WORD3.B30;
    sbit  PID7_MPU_RGD11_WORD3_bit at MPU_RGD11_WORD3.B31;

sfr unsigned long   volatile MPU_RGDAAC0          absolute 0x4000D800;
    sbit  M0UM0_MPU_RGDAAC0_bit at MPU_RGDAAC0.B0;
    sbit  M0UM1_MPU_RGDAAC0_bit at MPU_RGDAAC0.B1;
    sbit  M0UM2_MPU_RGDAAC0_bit at MPU_RGDAAC0.B2;
    sbit  M0SM0_MPU_RGDAAC0_bit at MPU_RGDAAC0.B3;
    sbit  M0SM1_MPU_RGDAAC0_bit at MPU_RGDAAC0.B4;
    sbit  M0PE_MPU_RGDAAC0_bit at MPU_RGDAAC0.B5;
    sbit  M1UM0_MPU_RGDAAC0_bit at MPU_RGDAAC0.B6;
    sbit  M1UM1_MPU_RGDAAC0_bit at MPU_RGDAAC0.B7;
    sbit  M1UM2_MPU_RGDAAC0_bit at MPU_RGDAAC0.B8;
    sbit  M1SM0_MPU_RGDAAC0_bit at MPU_RGDAAC0.B9;
    sbit  M1SM1_MPU_RGDAAC0_bit at MPU_RGDAAC0.B10;
    sbit  M1PE_MPU_RGDAAC0_bit at MPU_RGDAAC0.B11;
    sbit  M2UM0_MPU_RGDAAC0_bit at MPU_RGDAAC0.B12;
    sbit  M2UM1_MPU_RGDAAC0_bit at MPU_RGDAAC0.B13;
    sbit  M2UM2_MPU_RGDAAC0_bit at MPU_RGDAAC0.B14;
    sbit  M2SM0_MPU_RGDAAC0_bit at MPU_RGDAAC0.B15;
    sbit  M2SM1_MPU_RGDAAC0_bit at MPU_RGDAAC0.B16;
    sbit  M2PE_MPU_RGDAAC0_bit at MPU_RGDAAC0.B17;
    sbit  M3UM0_MPU_RGDAAC0_bit at MPU_RGDAAC0.B18;
    sbit  M3UM1_MPU_RGDAAC0_bit at MPU_RGDAAC0.B19;
    sbit  M3UM2_MPU_RGDAAC0_bit at MPU_RGDAAC0.B20;
    sbit  M3SM0_MPU_RGDAAC0_bit at MPU_RGDAAC0.B21;
    sbit  M3SM1_MPU_RGDAAC0_bit at MPU_RGDAAC0.B22;
    sbit  M3PE_MPU_RGDAAC0_bit at MPU_RGDAAC0.B23;
    sbit  M4WE_MPU_RGDAAC0_bit at MPU_RGDAAC0.B24;
    sbit  M4RE_MPU_RGDAAC0_bit at MPU_RGDAAC0.B25;
    sbit  M5WE_MPU_RGDAAC0_bit at MPU_RGDAAC0.B26;
    sbit  M5RE_MPU_RGDAAC0_bit at MPU_RGDAAC0.B27;
    sbit  M6WE_MPU_RGDAAC0_bit at MPU_RGDAAC0.B28;
    sbit  M6RE_MPU_RGDAAC0_bit at MPU_RGDAAC0.B29;
    sbit  M7WE_MPU_RGDAAC0_bit at MPU_RGDAAC0.B30;
    sbit  M7RE_MPU_RGDAAC0_bit at MPU_RGDAAC0.B31;

sfr unsigned long   volatile MPU_RGDAAC1          absolute 0x4000D804;
    sbit  M0UM0_MPU_RGDAAC1_bit at MPU_RGDAAC1.B0;
    sbit  M0UM1_MPU_RGDAAC1_bit at MPU_RGDAAC1.B1;
    sbit  M0UM2_MPU_RGDAAC1_bit at MPU_RGDAAC1.B2;
    sbit  M0SM0_MPU_RGDAAC1_bit at MPU_RGDAAC1.B3;
    sbit  M0SM1_MPU_RGDAAC1_bit at MPU_RGDAAC1.B4;
    sbit  M0PE_MPU_RGDAAC1_bit at MPU_RGDAAC1.B5;
    sbit  M1UM0_MPU_RGDAAC1_bit at MPU_RGDAAC1.B6;
    sbit  M1UM1_MPU_RGDAAC1_bit at MPU_RGDAAC1.B7;
    sbit  M1UM2_MPU_RGDAAC1_bit at MPU_RGDAAC1.B8;
    sbit  M1SM0_MPU_RGDAAC1_bit at MPU_RGDAAC1.B9;
    sbit  M1SM1_MPU_RGDAAC1_bit at MPU_RGDAAC1.B10;
    sbit  M1PE_MPU_RGDAAC1_bit at MPU_RGDAAC1.B11;
    sbit  M2UM0_MPU_RGDAAC1_bit at MPU_RGDAAC1.B12;
    sbit  M2UM1_MPU_RGDAAC1_bit at MPU_RGDAAC1.B13;
    sbit  M2UM2_MPU_RGDAAC1_bit at MPU_RGDAAC1.B14;
    sbit  M2SM0_MPU_RGDAAC1_bit at MPU_RGDAAC1.B15;
    sbit  M2SM1_MPU_RGDAAC1_bit at MPU_RGDAAC1.B16;
    sbit  M2PE_MPU_RGDAAC1_bit at MPU_RGDAAC1.B17;
    sbit  M3UM0_MPU_RGDAAC1_bit at MPU_RGDAAC1.B18;
    sbit  M3UM1_MPU_RGDAAC1_bit at MPU_RGDAAC1.B19;
    sbit  M3UM2_MPU_RGDAAC1_bit at MPU_RGDAAC1.B20;
    sbit  M3SM0_MPU_RGDAAC1_bit at MPU_RGDAAC1.B21;
    sbit  M3SM1_MPU_RGDAAC1_bit at MPU_RGDAAC1.B22;
    sbit  M3PE_MPU_RGDAAC1_bit at MPU_RGDAAC1.B23;
    sbit  M4WE_MPU_RGDAAC1_bit at MPU_RGDAAC1.B24;
    sbit  M4RE_MPU_RGDAAC1_bit at MPU_RGDAAC1.B25;
    sbit  M5WE_MPU_RGDAAC1_bit at MPU_RGDAAC1.B26;
    sbit  M5RE_MPU_RGDAAC1_bit at MPU_RGDAAC1.B27;
    sbit  M6WE_MPU_RGDAAC1_bit at MPU_RGDAAC1.B28;
    sbit  M6RE_MPU_RGDAAC1_bit at MPU_RGDAAC1.B29;
    sbit  M7WE_MPU_RGDAAC1_bit at MPU_RGDAAC1.B30;
    sbit  M7RE_MPU_RGDAAC1_bit at MPU_RGDAAC1.B31;

sfr unsigned long   volatile MPU_RGDAAC2          absolute 0x4000D808;
    sbit  M0UM0_MPU_RGDAAC2_bit at MPU_RGDAAC2.B0;
    sbit  M0UM1_MPU_RGDAAC2_bit at MPU_RGDAAC2.B1;
    sbit  M0UM2_MPU_RGDAAC2_bit at MPU_RGDAAC2.B2;
    sbit  M0SM0_MPU_RGDAAC2_bit at MPU_RGDAAC2.B3;
    sbit  M0SM1_MPU_RGDAAC2_bit at MPU_RGDAAC2.B4;
    sbit  M0PE_MPU_RGDAAC2_bit at MPU_RGDAAC2.B5;
    sbit  M1UM0_MPU_RGDAAC2_bit at MPU_RGDAAC2.B6;
    sbit  M1UM1_MPU_RGDAAC2_bit at MPU_RGDAAC2.B7;
    sbit  M1UM2_MPU_RGDAAC2_bit at MPU_RGDAAC2.B8;
    sbit  M1SM0_MPU_RGDAAC2_bit at MPU_RGDAAC2.B9;
    sbit  M1SM1_MPU_RGDAAC2_bit at MPU_RGDAAC2.B10;
    sbit  M1PE_MPU_RGDAAC2_bit at MPU_RGDAAC2.B11;
    sbit  M2UM0_MPU_RGDAAC2_bit at MPU_RGDAAC2.B12;
    sbit  M2UM1_MPU_RGDAAC2_bit at MPU_RGDAAC2.B13;
    sbit  M2UM2_MPU_RGDAAC2_bit at MPU_RGDAAC2.B14;
    sbit  M2SM0_MPU_RGDAAC2_bit at MPU_RGDAAC2.B15;
    sbit  M2SM1_MPU_RGDAAC2_bit at MPU_RGDAAC2.B16;
    sbit  M2PE_MPU_RGDAAC2_bit at MPU_RGDAAC2.B17;
    sbit  M3UM0_MPU_RGDAAC2_bit at MPU_RGDAAC2.B18;
    sbit  M3UM1_MPU_RGDAAC2_bit at MPU_RGDAAC2.B19;
    sbit  M3UM2_MPU_RGDAAC2_bit at MPU_RGDAAC2.B20;
    sbit  M3SM0_MPU_RGDAAC2_bit at MPU_RGDAAC2.B21;
    sbit  M3SM1_MPU_RGDAAC2_bit at MPU_RGDAAC2.B22;
    sbit  M3PE_MPU_RGDAAC2_bit at MPU_RGDAAC2.B23;
    sbit  M4WE_MPU_RGDAAC2_bit at MPU_RGDAAC2.B24;
    sbit  M4RE_MPU_RGDAAC2_bit at MPU_RGDAAC2.B25;
    sbit  M5WE_MPU_RGDAAC2_bit at MPU_RGDAAC2.B26;
    sbit  M5RE_MPU_RGDAAC2_bit at MPU_RGDAAC2.B27;
    sbit  M6WE_MPU_RGDAAC2_bit at MPU_RGDAAC2.B28;
    sbit  M6RE_MPU_RGDAAC2_bit at MPU_RGDAAC2.B29;
    sbit  M7WE_MPU_RGDAAC2_bit at MPU_RGDAAC2.B30;
    sbit  M7RE_MPU_RGDAAC2_bit at MPU_RGDAAC2.B31;

sfr unsigned long   volatile MPU_RGDAAC3          absolute 0x4000D80C;
    sbit  M0UM0_MPU_RGDAAC3_bit at MPU_RGDAAC3.B0;
    sbit  M0UM1_MPU_RGDAAC3_bit at MPU_RGDAAC3.B1;
    sbit  M0UM2_MPU_RGDAAC3_bit at MPU_RGDAAC3.B2;
    sbit  M0SM0_MPU_RGDAAC3_bit at MPU_RGDAAC3.B3;
    sbit  M0SM1_MPU_RGDAAC3_bit at MPU_RGDAAC3.B4;
    sbit  M0PE_MPU_RGDAAC3_bit at MPU_RGDAAC3.B5;
    sbit  M1UM0_MPU_RGDAAC3_bit at MPU_RGDAAC3.B6;
    sbit  M1UM1_MPU_RGDAAC3_bit at MPU_RGDAAC3.B7;
    sbit  M1UM2_MPU_RGDAAC3_bit at MPU_RGDAAC3.B8;
    sbit  M1SM0_MPU_RGDAAC3_bit at MPU_RGDAAC3.B9;
    sbit  M1SM1_MPU_RGDAAC3_bit at MPU_RGDAAC3.B10;
    sbit  M1PE_MPU_RGDAAC3_bit at MPU_RGDAAC3.B11;
    sbit  M2UM0_MPU_RGDAAC3_bit at MPU_RGDAAC3.B12;
    sbit  M2UM1_MPU_RGDAAC3_bit at MPU_RGDAAC3.B13;
    sbit  M2UM2_MPU_RGDAAC3_bit at MPU_RGDAAC3.B14;
    sbit  M2SM0_MPU_RGDAAC3_bit at MPU_RGDAAC3.B15;
    sbit  M2SM1_MPU_RGDAAC3_bit at MPU_RGDAAC3.B16;
    sbit  M2PE_MPU_RGDAAC3_bit at MPU_RGDAAC3.B17;
    sbit  M3UM0_MPU_RGDAAC3_bit at MPU_RGDAAC3.B18;
    sbit  M3UM1_MPU_RGDAAC3_bit at MPU_RGDAAC3.B19;
    sbit  M3UM2_MPU_RGDAAC3_bit at MPU_RGDAAC3.B20;
    sbit  M3SM0_MPU_RGDAAC3_bit at MPU_RGDAAC3.B21;
    sbit  M3SM1_MPU_RGDAAC3_bit at MPU_RGDAAC3.B22;
    sbit  M3PE_MPU_RGDAAC3_bit at MPU_RGDAAC3.B23;
    sbit  M4WE_MPU_RGDAAC3_bit at MPU_RGDAAC3.B24;
    sbit  M4RE_MPU_RGDAAC3_bit at MPU_RGDAAC3.B25;
    sbit  M5WE_MPU_RGDAAC3_bit at MPU_RGDAAC3.B26;
    sbit  M5RE_MPU_RGDAAC3_bit at MPU_RGDAAC3.B27;
    sbit  M6WE_MPU_RGDAAC3_bit at MPU_RGDAAC3.B28;
    sbit  M6RE_MPU_RGDAAC3_bit at MPU_RGDAAC3.B29;
    sbit  M7WE_MPU_RGDAAC3_bit at MPU_RGDAAC3.B30;
    sbit  M7RE_MPU_RGDAAC3_bit at MPU_RGDAAC3.B31;

sfr unsigned long   volatile MPU_RGDAAC4          absolute 0x4000D810;
    sbit  M0UM0_MPU_RGDAAC4_bit at MPU_RGDAAC4.B0;
    sbit  M0UM1_MPU_RGDAAC4_bit at MPU_RGDAAC4.B1;
    sbit  M0UM2_MPU_RGDAAC4_bit at MPU_RGDAAC4.B2;
    sbit  M0SM0_MPU_RGDAAC4_bit at MPU_RGDAAC4.B3;
    sbit  M0SM1_MPU_RGDAAC4_bit at MPU_RGDAAC4.B4;
    sbit  M0PE_MPU_RGDAAC4_bit at MPU_RGDAAC4.B5;
    sbit  M1UM0_MPU_RGDAAC4_bit at MPU_RGDAAC4.B6;
    sbit  M1UM1_MPU_RGDAAC4_bit at MPU_RGDAAC4.B7;
    sbit  M1UM2_MPU_RGDAAC4_bit at MPU_RGDAAC4.B8;
    sbit  M1SM0_MPU_RGDAAC4_bit at MPU_RGDAAC4.B9;
    sbit  M1SM1_MPU_RGDAAC4_bit at MPU_RGDAAC4.B10;
    sbit  M1PE_MPU_RGDAAC4_bit at MPU_RGDAAC4.B11;
    sbit  M2UM0_MPU_RGDAAC4_bit at MPU_RGDAAC4.B12;
    sbit  M2UM1_MPU_RGDAAC4_bit at MPU_RGDAAC4.B13;
    sbit  M2UM2_MPU_RGDAAC4_bit at MPU_RGDAAC4.B14;
    sbit  M2SM0_MPU_RGDAAC4_bit at MPU_RGDAAC4.B15;
    sbit  M2SM1_MPU_RGDAAC4_bit at MPU_RGDAAC4.B16;
    sbit  M2PE_MPU_RGDAAC4_bit at MPU_RGDAAC4.B17;
    sbit  M3UM0_MPU_RGDAAC4_bit at MPU_RGDAAC4.B18;
    sbit  M3UM1_MPU_RGDAAC4_bit at MPU_RGDAAC4.B19;
    sbit  M3UM2_MPU_RGDAAC4_bit at MPU_RGDAAC4.B20;
    sbit  M3SM0_MPU_RGDAAC4_bit at MPU_RGDAAC4.B21;
    sbit  M3SM1_MPU_RGDAAC4_bit at MPU_RGDAAC4.B22;
    sbit  M3PE_MPU_RGDAAC4_bit at MPU_RGDAAC4.B23;
    sbit  M4WE_MPU_RGDAAC4_bit at MPU_RGDAAC4.B24;
    sbit  M4RE_MPU_RGDAAC4_bit at MPU_RGDAAC4.B25;
    sbit  M5WE_MPU_RGDAAC4_bit at MPU_RGDAAC4.B26;
    sbit  M5RE_MPU_RGDAAC4_bit at MPU_RGDAAC4.B27;
    sbit  M6WE_MPU_RGDAAC4_bit at MPU_RGDAAC4.B28;
    sbit  M6RE_MPU_RGDAAC4_bit at MPU_RGDAAC4.B29;
    sbit  M7WE_MPU_RGDAAC4_bit at MPU_RGDAAC4.B30;
    sbit  M7RE_MPU_RGDAAC4_bit at MPU_RGDAAC4.B31;

sfr unsigned long   volatile MPU_RGDAAC5          absolute 0x4000D814;
    sbit  M0UM0_MPU_RGDAAC5_bit at MPU_RGDAAC5.B0;
    sbit  M0UM1_MPU_RGDAAC5_bit at MPU_RGDAAC5.B1;
    sbit  M0UM2_MPU_RGDAAC5_bit at MPU_RGDAAC5.B2;
    sbit  M0SM0_MPU_RGDAAC5_bit at MPU_RGDAAC5.B3;
    sbit  M0SM1_MPU_RGDAAC5_bit at MPU_RGDAAC5.B4;
    sbit  M0PE_MPU_RGDAAC5_bit at MPU_RGDAAC5.B5;
    sbit  M1UM0_MPU_RGDAAC5_bit at MPU_RGDAAC5.B6;
    sbit  M1UM1_MPU_RGDAAC5_bit at MPU_RGDAAC5.B7;
    sbit  M1UM2_MPU_RGDAAC5_bit at MPU_RGDAAC5.B8;
    sbit  M1SM0_MPU_RGDAAC5_bit at MPU_RGDAAC5.B9;
    sbit  M1SM1_MPU_RGDAAC5_bit at MPU_RGDAAC5.B10;
    sbit  M1PE_MPU_RGDAAC5_bit at MPU_RGDAAC5.B11;
    sbit  M2UM0_MPU_RGDAAC5_bit at MPU_RGDAAC5.B12;
    sbit  M2UM1_MPU_RGDAAC5_bit at MPU_RGDAAC5.B13;
    sbit  M2UM2_MPU_RGDAAC5_bit at MPU_RGDAAC5.B14;
    sbit  M2SM0_MPU_RGDAAC5_bit at MPU_RGDAAC5.B15;
    sbit  M2SM1_MPU_RGDAAC5_bit at MPU_RGDAAC5.B16;
    sbit  M2PE_MPU_RGDAAC5_bit at MPU_RGDAAC5.B17;
    sbit  M3UM0_MPU_RGDAAC5_bit at MPU_RGDAAC5.B18;
    sbit  M3UM1_MPU_RGDAAC5_bit at MPU_RGDAAC5.B19;
    sbit  M3UM2_MPU_RGDAAC5_bit at MPU_RGDAAC5.B20;
    sbit  M3SM0_MPU_RGDAAC5_bit at MPU_RGDAAC5.B21;
    sbit  M3SM1_MPU_RGDAAC5_bit at MPU_RGDAAC5.B22;
    sbit  M3PE_MPU_RGDAAC5_bit at MPU_RGDAAC5.B23;
    sbit  M4WE_MPU_RGDAAC5_bit at MPU_RGDAAC5.B24;
    sbit  M4RE_MPU_RGDAAC5_bit at MPU_RGDAAC5.B25;
    sbit  M5WE_MPU_RGDAAC5_bit at MPU_RGDAAC5.B26;
    sbit  M5RE_MPU_RGDAAC5_bit at MPU_RGDAAC5.B27;
    sbit  M6WE_MPU_RGDAAC5_bit at MPU_RGDAAC5.B28;
    sbit  M6RE_MPU_RGDAAC5_bit at MPU_RGDAAC5.B29;
    sbit  M7WE_MPU_RGDAAC5_bit at MPU_RGDAAC5.B30;
    sbit  M7RE_MPU_RGDAAC5_bit at MPU_RGDAAC5.B31;

sfr unsigned long   volatile MPU_RGDAAC6          absolute 0x4000D818;
    sbit  M0UM0_MPU_RGDAAC6_bit at MPU_RGDAAC6.B0;
    sbit  M0UM1_MPU_RGDAAC6_bit at MPU_RGDAAC6.B1;
    sbit  M0UM2_MPU_RGDAAC6_bit at MPU_RGDAAC6.B2;
    sbit  M0SM0_MPU_RGDAAC6_bit at MPU_RGDAAC6.B3;
    sbit  M0SM1_MPU_RGDAAC6_bit at MPU_RGDAAC6.B4;
    sbit  M0PE_MPU_RGDAAC6_bit at MPU_RGDAAC6.B5;
    sbit  M1UM0_MPU_RGDAAC6_bit at MPU_RGDAAC6.B6;
    sbit  M1UM1_MPU_RGDAAC6_bit at MPU_RGDAAC6.B7;
    sbit  M1UM2_MPU_RGDAAC6_bit at MPU_RGDAAC6.B8;
    sbit  M1SM0_MPU_RGDAAC6_bit at MPU_RGDAAC6.B9;
    sbit  M1SM1_MPU_RGDAAC6_bit at MPU_RGDAAC6.B10;
    sbit  M1PE_MPU_RGDAAC6_bit at MPU_RGDAAC6.B11;
    sbit  M2UM0_MPU_RGDAAC6_bit at MPU_RGDAAC6.B12;
    sbit  M2UM1_MPU_RGDAAC6_bit at MPU_RGDAAC6.B13;
    sbit  M2UM2_MPU_RGDAAC6_bit at MPU_RGDAAC6.B14;
    sbit  M2SM0_MPU_RGDAAC6_bit at MPU_RGDAAC6.B15;
    sbit  M2SM1_MPU_RGDAAC6_bit at MPU_RGDAAC6.B16;
    sbit  M2PE_MPU_RGDAAC6_bit at MPU_RGDAAC6.B17;
    sbit  M3UM0_MPU_RGDAAC6_bit at MPU_RGDAAC6.B18;
    sbit  M3UM1_MPU_RGDAAC6_bit at MPU_RGDAAC6.B19;
    sbit  M3UM2_MPU_RGDAAC6_bit at MPU_RGDAAC6.B20;
    sbit  M3SM0_MPU_RGDAAC6_bit at MPU_RGDAAC6.B21;
    sbit  M3SM1_MPU_RGDAAC6_bit at MPU_RGDAAC6.B22;
    sbit  M3PE_MPU_RGDAAC6_bit at MPU_RGDAAC6.B23;
    sbit  M4WE_MPU_RGDAAC6_bit at MPU_RGDAAC6.B24;
    sbit  M4RE_MPU_RGDAAC6_bit at MPU_RGDAAC6.B25;
    sbit  M5WE_MPU_RGDAAC6_bit at MPU_RGDAAC6.B26;
    sbit  M5RE_MPU_RGDAAC6_bit at MPU_RGDAAC6.B27;
    sbit  M6WE_MPU_RGDAAC6_bit at MPU_RGDAAC6.B28;
    sbit  M6RE_MPU_RGDAAC6_bit at MPU_RGDAAC6.B29;
    sbit  M7WE_MPU_RGDAAC6_bit at MPU_RGDAAC6.B30;
    sbit  M7RE_MPU_RGDAAC6_bit at MPU_RGDAAC6.B31;

sfr unsigned long   volatile MPU_RGDAAC7          absolute 0x4000D81C;
    sbit  M0UM0_MPU_RGDAAC7_bit at MPU_RGDAAC7.B0;
    sbit  M0UM1_MPU_RGDAAC7_bit at MPU_RGDAAC7.B1;
    sbit  M0UM2_MPU_RGDAAC7_bit at MPU_RGDAAC7.B2;
    sbit  M0SM0_MPU_RGDAAC7_bit at MPU_RGDAAC7.B3;
    sbit  M0SM1_MPU_RGDAAC7_bit at MPU_RGDAAC7.B4;
    sbit  M0PE_MPU_RGDAAC7_bit at MPU_RGDAAC7.B5;
    sbit  M1UM0_MPU_RGDAAC7_bit at MPU_RGDAAC7.B6;
    sbit  M1UM1_MPU_RGDAAC7_bit at MPU_RGDAAC7.B7;
    sbit  M1UM2_MPU_RGDAAC7_bit at MPU_RGDAAC7.B8;
    sbit  M1SM0_MPU_RGDAAC7_bit at MPU_RGDAAC7.B9;
    sbit  M1SM1_MPU_RGDAAC7_bit at MPU_RGDAAC7.B10;
    sbit  M1PE_MPU_RGDAAC7_bit at MPU_RGDAAC7.B11;
    sbit  M2UM0_MPU_RGDAAC7_bit at MPU_RGDAAC7.B12;
    sbit  M2UM1_MPU_RGDAAC7_bit at MPU_RGDAAC7.B13;
    sbit  M2UM2_MPU_RGDAAC7_bit at MPU_RGDAAC7.B14;
    sbit  M2SM0_MPU_RGDAAC7_bit at MPU_RGDAAC7.B15;
    sbit  M2SM1_MPU_RGDAAC7_bit at MPU_RGDAAC7.B16;
    sbit  M2PE_MPU_RGDAAC7_bit at MPU_RGDAAC7.B17;
    sbit  M3UM0_MPU_RGDAAC7_bit at MPU_RGDAAC7.B18;
    sbit  M3UM1_MPU_RGDAAC7_bit at MPU_RGDAAC7.B19;
    sbit  M3UM2_MPU_RGDAAC7_bit at MPU_RGDAAC7.B20;
    sbit  M3SM0_MPU_RGDAAC7_bit at MPU_RGDAAC7.B21;
    sbit  M3SM1_MPU_RGDAAC7_bit at MPU_RGDAAC7.B22;
    sbit  M3PE_MPU_RGDAAC7_bit at MPU_RGDAAC7.B23;
    sbit  M4WE_MPU_RGDAAC7_bit at MPU_RGDAAC7.B24;
    sbit  M4RE_MPU_RGDAAC7_bit at MPU_RGDAAC7.B25;
    sbit  M5WE_MPU_RGDAAC7_bit at MPU_RGDAAC7.B26;
    sbit  M5RE_MPU_RGDAAC7_bit at MPU_RGDAAC7.B27;
    sbit  M6WE_MPU_RGDAAC7_bit at MPU_RGDAAC7.B28;
    sbit  M6RE_MPU_RGDAAC7_bit at MPU_RGDAAC7.B29;
    sbit  M7WE_MPU_RGDAAC7_bit at MPU_RGDAAC7.B30;
    sbit  M7RE_MPU_RGDAAC7_bit at MPU_RGDAAC7.B31;

sfr unsigned long   volatile MPU_RGDAAC8          absolute 0x4000D820;
    sbit  M0UM0_MPU_RGDAAC8_bit at MPU_RGDAAC8.B0;
    sbit  M0UM1_MPU_RGDAAC8_bit at MPU_RGDAAC8.B1;
    sbit  M0UM2_MPU_RGDAAC8_bit at MPU_RGDAAC8.B2;
    sbit  M0SM0_MPU_RGDAAC8_bit at MPU_RGDAAC8.B3;
    sbit  M0SM1_MPU_RGDAAC8_bit at MPU_RGDAAC8.B4;
    sbit  M0PE_MPU_RGDAAC8_bit at MPU_RGDAAC8.B5;
    sbit  M1UM0_MPU_RGDAAC8_bit at MPU_RGDAAC8.B6;
    sbit  M1UM1_MPU_RGDAAC8_bit at MPU_RGDAAC8.B7;
    sbit  M1UM2_MPU_RGDAAC8_bit at MPU_RGDAAC8.B8;
    sbit  M1SM0_MPU_RGDAAC8_bit at MPU_RGDAAC8.B9;
    sbit  M1SM1_MPU_RGDAAC8_bit at MPU_RGDAAC8.B10;
    sbit  M1PE_MPU_RGDAAC8_bit at MPU_RGDAAC8.B11;
    sbit  M2UM0_MPU_RGDAAC8_bit at MPU_RGDAAC8.B12;
    sbit  M2UM1_MPU_RGDAAC8_bit at MPU_RGDAAC8.B13;
    sbit  M2UM2_MPU_RGDAAC8_bit at MPU_RGDAAC8.B14;
    sbit  M2SM0_MPU_RGDAAC8_bit at MPU_RGDAAC8.B15;
    sbit  M2SM1_MPU_RGDAAC8_bit at MPU_RGDAAC8.B16;
    sbit  M2PE_MPU_RGDAAC8_bit at MPU_RGDAAC8.B17;
    sbit  M3UM0_MPU_RGDAAC8_bit at MPU_RGDAAC8.B18;
    sbit  M3UM1_MPU_RGDAAC8_bit at MPU_RGDAAC8.B19;
    sbit  M3UM2_MPU_RGDAAC8_bit at MPU_RGDAAC8.B20;
    sbit  M3SM0_MPU_RGDAAC8_bit at MPU_RGDAAC8.B21;
    sbit  M3SM1_MPU_RGDAAC8_bit at MPU_RGDAAC8.B22;
    sbit  M3PE_MPU_RGDAAC8_bit at MPU_RGDAAC8.B23;
    sbit  M4WE_MPU_RGDAAC8_bit at MPU_RGDAAC8.B24;
    sbit  M4RE_MPU_RGDAAC8_bit at MPU_RGDAAC8.B25;
    sbit  M5WE_MPU_RGDAAC8_bit at MPU_RGDAAC8.B26;
    sbit  M5RE_MPU_RGDAAC8_bit at MPU_RGDAAC8.B27;
    sbit  M6WE_MPU_RGDAAC8_bit at MPU_RGDAAC8.B28;
    sbit  M6RE_MPU_RGDAAC8_bit at MPU_RGDAAC8.B29;
    sbit  M7WE_MPU_RGDAAC8_bit at MPU_RGDAAC8.B30;
    sbit  M7RE_MPU_RGDAAC8_bit at MPU_RGDAAC8.B31;

sfr unsigned long   volatile MPU_RGDAAC9          absolute 0x4000D824;
    sbit  M0UM0_MPU_RGDAAC9_bit at MPU_RGDAAC9.B0;
    sbit  M0UM1_MPU_RGDAAC9_bit at MPU_RGDAAC9.B1;
    sbit  M0UM2_MPU_RGDAAC9_bit at MPU_RGDAAC9.B2;
    sbit  M0SM0_MPU_RGDAAC9_bit at MPU_RGDAAC9.B3;
    sbit  M0SM1_MPU_RGDAAC9_bit at MPU_RGDAAC9.B4;
    sbit  M0PE_MPU_RGDAAC9_bit at MPU_RGDAAC9.B5;
    sbit  M1UM0_MPU_RGDAAC9_bit at MPU_RGDAAC9.B6;
    sbit  M1UM1_MPU_RGDAAC9_bit at MPU_RGDAAC9.B7;
    sbit  M1UM2_MPU_RGDAAC9_bit at MPU_RGDAAC9.B8;
    sbit  M1SM0_MPU_RGDAAC9_bit at MPU_RGDAAC9.B9;
    sbit  M1SM1_MPU_RGDAAC9_bit at MPU_RGDAAC9.B10;
    sbit  M1PE_MPU_RGDAAC9_bit at MPU_RGDAAC9.B11;
    sbit  M2UM0_MPU_RGDAAC9_bit at MPU_RGDAAC9.B12;
    sbit  M2UM1_MPU_RGDAAC9_bit at MPU_RGDAAC9.B13;
    sbit  M2UM2_MPU_RGDAAC9_bit at MPU_RGDAAC9.B14;
    sbit  M2SM0_MPU_RGDAAC9_bit at MPU_RGDAAC9.B15;
    sbit  M2SM1_MPU_RGDAAC9_bit at MPU_RGDAAC9.B16;
    sbit  M2PE_MPU_RGDAAC9_bit at MPU_RGDAAC9.B17;
    sbit  M3UM0_MPU_RGDAAC9_bit at MPU_RGDAAC9.B18;
    sbit  M3UM1_MPU_RGDAAC9_bit at MPU_RGDAAC9.B19;
    sbit  M3UM2_MPU_RGDAAC9_bit at MPU_RGDAAC9.B20;
    sbit  M3SM0_MPU_RGDAAC9_bit at MPU_RGDAAC9.B21;
    sbit  M3SM1_MPU_RGDAAC9_bit at MPU_RGDAAC9.B22;
    sbit  M3PE_MPU_RGDAAC9_bit at MPU_RGDAAC9.B23;
    sbit  M4WE_MPU_RGDAAC9_bit at MPU_RGDAAC9.B24;
    sbit  M4RE_MPU_RGDAAC9_bit at MPU_RGDAAC9.B25;
    sbit  M5WE_MPU_RGDAAC9_bit at MPU_RGDAAC9.B26;
    sbit  M5RE_MPU_RGDAAC9_bit at MPU_RGDAAC9.B27;
    sbit  M6WE_MPU_RGDAAC9_bit at MPU_RGDAAC9.B28;
    sbit  M6RE_MPU_RGDAAC9_bit at MPU_RGDAAC9.B29;
    sbit  M7WE_MPU_RGDAAC9_bit at MPU_RGDAAC9.B30;
    sbit  M7RE_MPU_RGDAAC9_bit at MPU_RGDAAC9.B31;

sfr unsigned long   volatile MPU_RGDAAC10         absolute 0x4000D828;
    sbit  M0UM0_MPU_RGDAAC10_bit at MPU_RGDAAC10.B0;
    sbit  M0UM1_MPU_RGDAAC10_bit at MPU_RGDAAC10.B1;
    sbit  M0UM2_MPU_RGDAAC10_bit at MPU_RGDAAC10.B2;
    sbit  M0SM0_MPU_RGDAAC10_bit at MPU_RGDAAC10.B3;
    sbit  M0SM1_MPU_RGDAAC10_bit at MPU_RGDAAC10.B4;
    sbit  M0PE_MPU_RGDAAC10_bit at MPU_RGDAAC10.B5;
    sbit  M1UM0_MPU_RGDAAC10_bit at MPU_RGDAAC10.B6;
    sbit  M1UM1_MPU_RGDAAC10_bit at MPU_RGDAAC10.B7;
    sbit  M1UM2_MPU_RGDAAC10_bit at MPU_RGDAAC10.B8;
    sbit  M1SM0_MPU_RGDAAC10_bit at MPU_RGDAAC10.B9;
    sbit  M1SM1_MPU_RGDAAC10_bit at MPU_RGDAAC10.B10;
    sbit  M1PE_MPU_RGDAAC10_bit at MPU_RGDAAC10.B11;
    sbit  M2UM0_MPU_RGDAAC10_bit at MPU_RGDAAC10.B12;
    sbit  M2UM1_MPU_RGDAAC10_bit at MPU_RGDAAC10.B13;
    sbit  M2UM2_MPU_RGDAAC10_bit at MPU_RGDAAC10.B14;
    sbit  M2SM0_MPU_RGDAAC10_bit at MPU_RGDAAC10.B15;
    sbit  M2SM1_MPU_RGDAAC10_bit at MPU_RGDAAC10.B16;
    sbit  M2PE_MPU_RGDAAC10_bit at MPU_RGDAAC10.B17;
    sbit  M3UM0_MPU_RGDAAC10_bit at MPU_RGDAAC10.B18;
    sbit  M3UM1_MPU_RGDAAC10_bit at MPU_RGDAAC10.B19;
    sbit  M3UM2_MPU_RGDAAC10_bit at MPU_RGDAAC10.B20;
    sbit  M3SM0_MPU_RGDAAC10_bit at MPU_RGDAAC10.B21;
    sbit  M3SM1_MPU_RGDAAC10_bit at MPU_RGDAAC10.B22;
    sbit  M3PE_MPU_RGDAAC10_bit at MPU_RGDAAC10.B23;
    sbit  M4WE_MPU_RGDAAC10_bit at MPU_RGDAAC10.B24;
    sbit  M4RE_MPU_RGDAAC10_bit at MPU_RGDAAC10.B25;
    sbit  M5WE_MPU_RGDAAC10_bit at MPU_RGDAAC10.B26;
    sbit  M5RE_MPU_RGDAAC10_bit at MPU_RGDAAC10.B27;
    sbit  M6WE_MPU_RGDAAC10_bit at MPU_RGDAAC10.B28;
    sbit  M6RE_MPU_RGDAAC10_bit at MPU_RGDAAC10.B29;
    sbit  M7WE_MPU_RGDAAC10_bit at MPU_RGDAAC10.B30;
    sbit  M7RE_MPU_RGDAAC10_bit at MPU_RGDAAC10.B31;

sfr unsigned long   volatile MPU_RGDAAC11         absolute 0x4000D82C;
    sbit  M0UM0_MPU_RGDAAC11_bit at MPU_RGDAAC11.B0;
    sbit  M0UM1_MPU_RGDAAC11_bit at MPU_RGDAAC11.B1;
    sbit  M0UM2_MPU_RGDAAC11_bit at MPU_RGDAAC11.B2;
    sbit  M0SM0_MPU_RGDAAC11_bit at MPU_RGDAAC11.B3;
    sbit  M0SM1_MPU_RGDAAC11_bit at MPU_RGDAAC11.B4;
    sbit  M0PE_MPU_RGDAAC11_bit at MPU_RGDAAC11.B5;
    sbit  M1UM0_MPU_RGDAAC11_bit at MPU_RGDAAC11.B6;
    sbit  M1UM1_MPU_RGDAAC11_bit at MPU_RGDAAC11.B7;
    sbit  M1UM2_MPU_RGDAAC11_bit at MPU_RGDAAC11.B8;
    sbit  M1SM0_MPU_RGDAAC11_bit at MPU_RGDAAC11.B9;
    sbit  M1SM1_MPU_RGDAAC11_bit at MPU_RGDAAC11.B10;
    sbit  M1PE_MPU_RGDAAC11_bit at MPU_RGDAAC11.B11;
    sbit  M2UM0_MPU_RGDAAC11_bit at MPU_RGDAAC11.B12;
    sbit  M2UM1_MPU_RGDAAC11_bit at MPU_RGDAAC11.B13;
    sbit  M2UM2_MPU_RGDAAC11_bit at MPU_RGDAAC11.B14;
    sbit  M2SM0_MPU_RGDAAC11_bit at MPU_RGDAAC11.B15;
    sbit  M2SM1_MPU_RGDAAC11_bit at MPU_RGDAAC11.B16;
    sbit  M2PE_MPU_RGDAAC11_bit at MPU_RGDAAC11.B17;
    sbit  M3UM0_MPU_RGDAAC11_bit at MPU_RGDAAC11.B18;
    sbit  M3UM1_MPU_RGDAAC11_bit at MPU_RGDAAC11.B19;
    sbit  M3UM2_MPU_RGDAAC11_bit at MPU_RGDAAC11.B20;
    sbit  M3SM0_MPU_RGDAAC11_bit at MPU_RGDAAC11.B21;
    sbit  M3SM1_MPU_RGDAAC11_bit at MPU_RGDAAC11.B22;
    sbit  M3PE_MPU_RGDAAC11_bit at MPU_RGDAAC11.B23;
    sbit  M4WE_MPU_RGDAAC11_bit at MPU_RGDAAC11.B24;
    sbit  M4RE_MPU_RGDAAC11_bit at MPU_RGDAAC11.B25;
    sbit  M5WE_MPU_RGDAAC11_bit at MPU_RGDAAC11.B26;
    sbit  M5RE_MPU_RGDAAC11_bit at MPU_RGDAAC11.B27;
    sbit  M6WE_MPU_RGDAAC11_bit at MPU_RGDAAC11.B28;
    sbit  M6RE_MPU_RGDAAC11_bit at MPU_RGDAAC11.B29;
    sbit  M7WE_MPU_RGDAAC11_bit at MPU_RGDAAC11.B30;
    sbit  M7RE_MPU_RGDAAC11_bit at MPU_RGDAAC11.B31;

sfr unsigned int   volatile SDRAM_CTRL           absolute 0x4000F042;
    const register unsigned short int RC0 = 0;
    sbit  RC0_bit at SDRAM_CTRL.B0;
    const register unsigned short int RC1 = 1;
    sbit  RC1_bit at SDRAM_CTRL.B1;
    const register unsigned short int RC2 = 2;
    sbit  RC2_bit at SDRAM_CTRL.B2;
    const register unsigned short int RC3 = 3;
    sbit  RC3_bit at SDRAM_CTRL.B3;
    const register unsigned short int RC4 = 4;
    sbit  RC4_bit at SDRAM_CTRL.B4;
    const register unsigned short int RC5 = 5;
    sbit  RC5_bit at SDRAM_CTRL.B5;
    const register unsigned short int RC6 = 6;
    sbit  RC6_bit at SDRAM_CTRL.B6;
    const register unsigned short int RC7 = 7;
    sbit  RC7_bit at SDRAM_CTRL.B7;
    const register unsigned short int RC8 = 8;
    sbit  RC8_bit at SDRAM_CTRL.B8;
    const register unsigned short int RTIM0 = 9;
    sbit  RTIM0_bit at SDRAM_CTRL.B9;
    const register unsigned short int RTIM1 = 10;
    sbit  RTIM1_bit at SDRAM_CTRL.B10;
    const register unsigned short int IS_ = 11;
    sbit  IS_bit at SDRAM_CTRL.B11;

sfr unsigned long   volatile SDRAM_AC0            absolute 0x4000F048;
    const register unsigned short int IP = 3;
    sbit  IP_bit at SDRAM_AC0.B3;
    sbit  PS0_SDRAM_AC0_bit at SDRAM_AC0.B4;
    sbit  PS1_SDRAM_AC0_bit at SDRAM_AC0.B5;
    const register unsigned short int IMRS = 6;
    sbit  IMRS_bit at SDRAM_AC0.B6;
    const register unsigned short int CBM0 = 8;
    sbit  CBM0_bit at SDRAM_AC0.B8;
    const register unsigned short int CBM1 = 9;
    sbit  CBM1_bit at SDRAM_AC0.B9;
    const register unsigned short int CBM2 = 10;
    sbit  CBM2_bit at SDRAM_AC0.B10;
    const register unsigned short int CASL0 = 12;
    sbit  CASL0_bit at SDRAM_AC0.B12;
    const register unsigned short int CASL1 = 13;
    sbit  CASL1_bit at SDRAM_AC0.B13;
    const register unsigned short int RE = 15;
    sbit  RE_bit at SDRAM_AC0.B15;
    sbit  BA0_SDRAM_AC0_bit at SDRAM_AC0.B18;
    sbit  BA1_SDRAM_AC0_bit at SDRAM_AC0.B19;
    sbit  BA2_SDRAM_AC0_bit at SDRAM_AC0.B20;
    sbit  BA3_SDRAM_AC0_bit at SDRAM_AC0.B21;
    sbit  BA4_SDRAM_AC0_bit at SDRAM_AC0.B22;
    sbit  BA5_SDRAM_AC0_bit at SDRAM_AC0.B23;
    sbit  BA6_SDRAM_AC0_bit at SDRAM_AC0.B24;
    sbit  BA7_SDRAM_AC0_bit at SDRAM_AC0.B25;
    sbit  BA8_SDRAM_AC0_bit at SDRAM_AC0.B26;
    sbit  BA9_SDRAM_AC0_bit at SDRAM_AC0.B27;
    sbit  BA10_SDRAM_AC0_bit at SDRAM_AC0.B28;
    sbit  BA11_SDRAM_AC0_bit at SDRAM_AC0.B29;
    sbit  BA12_SDRAM_AC0_bit at SDRAM_AC0.B30;
    sbit  BA13_SDRAM_AC0_bit at SDRAM_AC0.B31;

sfr unsigned long   volatile SDRAM_AC1            absolute 0x4000F050;
    sbit  IP_SDRAM_AC1_bit at SDRAM_AC1.B3;
    sbit  PS0_SDRAM_AC1_bit at SDRAM_AC1.B4;
    sbit  PS1_SDRAM_AC1_bit at SDRAM_AC1.B5;
    sbit  IMRS_SDRAM_AC1_bit at SDRAM_AC1.B6;
    sbit  CBM0_SDRAM_AC1_bit at SDRAM_AC1.B8;
    sbit  CBM1_SDRAM_AC1_bit at SDRAM_AC1.B9;
    sbit  CBM2_SDRAM_AC1_bit at SDRAM_AC1.B10;
    sbit  CASL0_SDRAM_AC1_bit at SDRAM_AC1.B12;
    sbit  CASL1_SDRAM_AC1_bit at SDRAM_AC1.B13;
    sbit  RE_SDRAM_AC1_bit at SDRAM_AC1.B15;
    sbit  BA0_SDRAM_AC1_bit at SDRAM_AC1.B18;
    sbit  BA1_SDRAM_AC1_bit at SDRAM_AC1.B19;
    sbit  BA2_SDRAM_AC1_bit at SDRAM_AC1.B20;
    sbit  BA3_SDRAM_AC1_bit at SDRAM_AC1.B21;
    sbit  BA4_SDRAM_AC1_bit at SDRAM_AC1.B22;
    sbit  BA5_SDRAM_AC1_bit at SDRAM_AC1.B23;
    sbit  BA6_SDRAM_AC1_bit at SDRAM_AC1.B24;
    sbit  BA7_SDRAM_AC1_bit at SDRAM_AC1.B25;
    sbit  BA8_SDRAM_AC1_bit at SDRAM_AC1.B26;
    sbit  BA9_SDRAM_AC1_bit at SDRAM_AC1.B27;
    sbit  BA10_SDRAM_AC1_bit at SDRAM_AC1.B28;
    sbit  BA11_SDRAM_AC1_bit at SDRAM_AC1.B29;
    sbit  BA12_SDRAM_AC1_bit at SDRAM_AC1.B30;
    sbit  BA13_SDRAM_AC1_bit at SDRAM_AC1.B31;

sfr unsigned long   volatile SDRAM_CM0            absolute 0x4000F04C;
    sbit  V_SDRAM_CM0_bit at SDRAM_CM0.B0;
    sbit  WP_SDRAM_CM0_bit at SDRAM_CM0.B8;
    sbit  BAM0_SDRAM_CM0_bit at SDRAM_CM0.B18;
    sbit  BAM1_SDRAM_CM0_bit at SDRAM_CM0.B19;
    sbit  BAM2_SDRAM_CM0_bit at SDRAM_CM0.B20;
    sbit  BAM3_SDRAM_CM0_bit at SDRAM_CM0.B21;
    sbit  BAM4_SDRAM_CM0_bit at SDRAM_CM0.B22;
    sbit  BAM5_SDRAM_CM0_bit at SDRAM_CM0.B23;
    sbit  BAM6_SDRAM_CM0_bit at SDRAM_CM0.B24;
    sbit  BAM7_SDRAM_CM0_bit at SDRAM_CM0.B25;
    sbit  BAM8_SDRAM_CM0_bit at SDRAM_CM0.B26;
    sbit  BAM9_SDRAM_CM0_bit at SDRAM_CM0.B27;
    sbit  BAM10_SDRAM_CM0_bit at SDRAM_CM0.B28;
    sbit  BAM11_SDRAM_CM0_bit at SDRAM_CM0.B29;
    sbit  BAM12_SDRAM_CM0_bit at SDRAM_CM0.B30;
    sbit  BAM13_SDRAM_CM0_bit at SDRAM_CM0.B31;

sfr unsigned long   volatile SDRAM_CM1            absolute 0x4000F054;
    sbit  V_SDRAM_CM1_bit at SDRAM_CM1.B0;
    sbit  WP_SDRAM_CM1_bit at SDRAM_CM1.B8;
    sbit  BAM0_SDRAM_CM1_bit at SDRAM_CM1.B18;
    sbit  BAM1_SDRAM_CM1_bit at SDRAM_CM1.B19;
    sbit  BAM2_SDRAM_CM1_bit at SDRAM_CM1.B20;
    sbit  BAM3_SDRAM_CM1_bit at SDRAM_CM1.B21;
    sbit  BAM4_SDRAM_CM1_bit at SDRAM_CM1.B22;
    sbit  BAM5_SDRAM_CM1_bit at SDRAM_CM1.B23;
    sbit  BAM6_SDRAM_CM1_bit at SDRAM_CM1.B24;
    sbit  BAM7_SDRAM_CM1_bit at SDRAM_CM1.B25;
    sbit  BAM8_SDRAM_CM1_bit at SDRAM_CM1.B26;
    sbit  BAM9_SDRAM_CM1_bit at SDRAM_CM1.B27;
    sbit  BAM10_SDRAM_CM1_bit at SDRAM_CM1.B28;
    sbit  BAM11_SDRAM_CM1_bit at SDRAM_CM1.B29;
    sbit  BAM12_SDRAM_CM1_bit at SDRAM_CM1.B30;
    sbit  BAM13_SDRAM_CM1_bit at SDRAM_CM1.B31;

sfr unsigned long   volatile FMC_PFAPR            absolute 0x4001F000;
    const register unsigned short int M0AP0 = 0;
    sbit  M0AP0_bit at FMC_PFAPR.B0;
    const register unsigned short int M0AP1 = 1;
    sbit  M0AP1_bit at FMC_PFAPR.B1;
    const register unsigned short int M1AP0 = 2;
    sbit  M1AP0_bit at FMC_PFAPR.B2;
    const register unsigned short int M1AP1 = 3;
    sbit  M1AP1_bit at FMC_PFAPR.B3;
    const register unsigned short int M2AP0 = 4;
    sbit  M2AP0_bit at FMC_PFAPR.B4;
    const register unsigned short int M2AP1 = 5;
    sbit  M2AP1_bit at FMC_PFAPR.B5;
    const register unsigned short int M3AP0 = 6;
    sbit  M3AP0_bit at FMC_PFAPR.B6;
    const register unsigned short int M3AP1 = 7;
    sbit  M3AP1_bit at FMC_PFAPR.B7;
    const register unsigned short int M4AP0 = 8;
    sbit  M4AP0_bit at FMC_PFAPR.B8;
    const register unsigned short int M4AP1 = 9;
    sbit  M4AP1_bit at FMC_PFAPR.B9;
    const register unsigned short int M0PFD = 16;
    sbit  M0PFD_bit at FMC_PFAPR.B16;
    const register unsigned short int M1PFD = 17;
    sbit  M1PFD_bit at FMC_PFAPR.B17;
    const register unsigned short int M2PFD = 18;
    sbit  M2PFD_bit at FMC_PFAPR.B18;
    const register unsigned short int M3PFD = 19;
    sbit  M3PFD_bit at FMC_PFAPR.B19;
    const register unsigned short int M4PFD = 20;
    sbit  M4PFD_bit at FMC_PFAPR.B20;

sfr unsigned long   volatile FMC_PFB0CR           absolute 0x4001F004;
    const register unsigned short int B0SEBE = 0;
    sbit  B0SEBE_bit at FMC_PFB0CR.B0;
    const register unsigned short int B0IPE = 1;
    sbit  B0IPE_bit at FMC_PFB0CR.B1;
    const register unsigned short int B0DPE = 2;
    sbit  B0DPE_bit at FMC_PFB0CR.B2;
    const register unsigned short int B0ICE = 3;
    sbit  B0ICE_bit at FMC_PFB0CR.B3;
    const register unsigned short int B0DCE = 4;
    sbit  B0DCE_bit at FMC_PFB0CR.B4;
    const register unsigned short int CRC0 = 5;
    sbit  CRC0_bit at FMC_PFB0CR.B5;
    const register unsigned short int CRC1 = 6;
    sbit  CRC1_bit at FMC_PFB0CR.B6;
    const register unsigned short int CRC2 = 7;
    sbit  CRC2_bit at FMC_PFB0CR.B7;
    const register unsigned short int B0MW0 = 17;
    sbit  B0MW0_bit at FMC_PFB0CR.B17;
    const register unsigned short int B0MW1 = 18;
    sbit  B0MW1_bit at FMC_PFB0CR.B18;
    const register unsigned short int S_B_INV = 19;
    sbit  S_B_INV_bit at FMC_PFB0CR.B19;
    const register unsigned short int CINV_WAY0 = 20;
    sbit  CINV_WAY0_bit at FMC_PFB0CR.B20;
    const register unsigned short int CINV_WAY1 = 21;
    sbit  CINV_WAY1_bit at FMC_PFB0CR.B21;
    const register unsigned short int CINV_WAY2 = 22;
    sbit  CINV_WAY2_bit at FMC_PFB0CR.B22;
    const register unsigned short int CINV_WAY3 = 23;
    sbit  CINV_WAY3_bit at FMC_PFB0CR.B23;
    const register unsigned short int CLCK_WAY0 = 24;
    sbit  CLCK_WAY0_bit at FMC_PFB0CR.B24;
    const register unsigned short int CLCK_WAY1 = 25;
    sbit  CLCK_WAY1_bit at FMC_PFB0CR.B25;
    const register unsigned short int CLCK_WAY2 = 26;
    sbit  CLCK_WAY2_bit at FMC_PFB0CR.B26;
    const register unsigned short int CLCK_WAY3 = 27;
    sbit  CLCK_WAY3_bit at FMC_PFB0CR.B27;
    const register unsigned short int B0RWSC0 = 28;
    sbit  B0RWSC0_bit at FMC_PFB0CR.B28;
    const register unsigned short int B0RWSC1 = 29;
    sbit  B0RWSC1_bit at FMC_PFB0CR.B29;
    const register unsigned short int B0RWSC2 = 30;
    sbit  B0RWSC2_bit at FMC_PFB0CR.B30;
    const register unsigned short int B0RWSC3 = 31;
    sbit  B0RWSC3_bit at FMC_PFB0CR.B31;

sfr unsigned long   volatile FMC_Reserved         absolute 0x4001F008;
sfr unsigned long   volatile FMC_TAGVDW0S0        absolute 0x4001F100;
    const register unsigned short int valid = 0;
    sbit  valid_bit at FMC_TAGVDW0S0.B0;
    const register unsigned short int cache_tag0 = 6;
    sbit  cache_tag0_bit at FMC_TAGVDW0S0.B6;
    const register unsigned short int cache_tag1 = 7;
    sbit  cache_tag1_bit at FMC_TAGVDW0S0.B7;
    const register unsigned short int cache_tag2 = 8;
    sbit  cache_tag2_bit at FMC_TAGVDW0S0.B8;
    const register unsigned short int cache_tag3 = 9;
    sbit  cache_tag3_bit at FMC_TAGVDW0S0.B9;
    const register unsigned short int cache_tag4 = 10;
    sbit  cache_tag4_bit at FMC_TAGVDW0S0.B10;
    const register unsigned short int cache_tag5 = 11;
    sbit  cache_tag5_bit at FMC_TAGVDW0S0.B11;
    const register unsigned short int cache_tag6 = 12;
    sbit  cache_tag6_bit at FMC_TAGVDW0S0.B12;
    const register unsigned short int cache_tag7 = 13;
    sbit  cache_tag7_bit at FMC_TAGVDW0S0.B13;
    const register unsigned short int cache_tag8 = 14;
    sbit  cache_tag8_bit at FMC_TAGVDW0S0.B14;
    const register unsigned short int cache_tag9 = 15;
    sbit  cache_tag9_bit at FMC_TAGVDW0S0.B15;
    const register unsigned short int cache_tag10 = 16;
    sbit  cache_tag10_bit at FMC_TAGVDW0S0.B16;
    const register unsigned short int cache_tag11 = 17;
    sbit  cache_tag11_bit at FMC_TAGVDW0S0.B17;
    const register unsigned short int cache_tag12 = 18;
    sbit  cache_tag12_bit at FMC_TAGVDW0S0.B18;
    const register unsigned short int cache_tag13 = 19;
    sbit  cache_tag13_bit at FMC_TAGVDW0S0.B19;

sfr unsigned long   volatile FMC_TAGVDW0S1        absolute 0x4001F104;
    sbit  valid_FMC_TAGVDW0S1_bit at FMC_TAGVDW0S1.B0;
    sbit  cache_tag0_FMC_TAGVDW0S1_bit at FMC_TAGVDW0S1.B6;
    sbit  cache_tag1_FMC_TAGVDW0S1_bit at FMC_TAGVDW0S1.B7;
    sbit  cache_tag2_FMC_TAGVDW0S1_bit at FMC_TAGVDW0S1.B8;
    sbit  cache_tag3_FMC_TAGVDW0S1_bit at FMC_TAGVDW0S1.B9;
    sbit  cache_tag4_FMC_TAGVDW0S1_bit at FMC_TAGVDW0S1.B10;
    sbit  cache_tag5_FMC_TAGVDW0S1_bit at FMC_TAGVDW0S1.B11;
    sbit  cache_tag6_FMC_TAGVDW0S1_bit at FMC_TAGVDW0S1.B12;
    sbit  cache_tag7_FMC_TAGVDW0S1_bit at FMC_TAGVDW0S1.B13;
    sbit  cache_tag8_FMC_TAGVDW0S1_bit at FMC_TAGVDW0S1.B14;
    sbit  cache_tag9_FMC_TAGVDW0S1_bit at FMC_TAGVDW0S1.B15;
    sbit  cache_tag10_FMC_TAGVDW0S1_bit at FMC_TAGVDW0S1.B16;
    sbit  cache_tag11_FMC_TAGVDW0S1_bit at FMC_TAGVDW0S1.B17;
    sbit  cache_tag12_FMC_TAGVDW0S1_bit at FMC_TAGVDW0S1.B18;
    sbit  cache_tag13_FMC_TAGVDW0S1_bit at FMC_TAGVDW0S1.B19;

sfr unsigned long   volatile FMC_TAGVDW0S2        absolute 0x4001F108;
    sbit  valid_FMC_TAGVDW0S2_bit at FMC_TAGVDW0S2.B0;
    sbit  cache_tag0_FMC_TAGVDW0S2_bit at FMC_TAGVDW0S2.B6;
    sbit  cache_tag1_FMC_TAGVDW0S2_bit at FMC_TAGVDW0S2.B7;
    sbit  cache_tag2_FMC_TAGVDW0S2_bit at FMC_TAGVDW0S2.B8;
    sbit  cache_tag3_FMC_TAGVDW0S2_bit at FMC_TAGVDW0S2.B9;
    sbit  cache_tag4_FMC_TAGVDW0S2_bit at FMC_TAGVDW0S2.B10;
    sbit  cache_tag5_FMC_TAGVDW0S2_bit at FMC_TAGVDW0S2.B11;
    sbit  cache_tag6_FMC_TAGVDW0S2_bit at FMC_TAGVDW0S2.B12;
    sbit  cache_tag7_FMC_TAGVDW0S2_bit at FMC_TAGVDW0S2.B13;
    sbit  cache_tag8_FMC_TAGVDW0S2_bit at FMC_TAGVDW0S2.B14;
    sbit  cache_tag9_FMC_TAGVDW0S2_bit at FMC_TAGVDW0S2.B15;
    sbit  cache_tag10_FMC_TAGVDW0S2_bit at FMC_TAGVDW0S2.B16;
    sbit  cache_tag11_FMC_TAGVDW0S2_bit at FMC_TAGVDW0S2.B17;
    sbit  cache_tag12_FMC_TAGVDW0S2_bit at FMC_TAGVDW0S2.B18;
    sbit  cache_tag13_FMC_TAGVDW0S2_bit at FMC_TAGVDW0S2.B19;

sfr unsigned long   volatile FMC_TAGVDW0S3        absolute 0x4001F10C;
    sbit  valid_FMC_TAGVDW0S3_bit at FMC_TAGVDW0S3.B0;
    sbit  cache_tag0_FMC_TAGVDW0S3_bit at FMC_TAGVDW0S3.B6;
    sbit  cache_tag1_FMC_TAGVDW0S3_bit at FMC_TAGVDW0S3.B7;
    sbit  cache_tag2_FMC_TAGVDW0S3_bit at FMC_TAGVDW0S3.B8;
    sbit  cache_tag3_FMC_TAGVDW0S3_bit at FMC_TAGVDW0S3.B9;
    sbit  cache_tag4_FMC_TAGVDW0S3_bit at FMC_TAGVDW0S3.B10;
    sbit  cache_tag5_FMC_TAGVDW0S3_bit at FMC_TAGVDW0S3.B11;
    sbit  cache_tag6_FMC_TAGVDW0S3_bit at FMC_TAGVDW0S3.B12;
    sbit  cache_tag7_FMC_TAGVDW0S3_bit at FMC_TAGVDW0S3.B13;
    sbit  cache_tag8_FMC_TAGVDW0S3_bit at FMC_TAGVDW0S3.B14;
    sbit  cache_tag9_FMC_TAGVDW0S3_bit at FMC_TAGVDW0S3.B15;
    sbit  cache_tag10_FMC_TAGVDW0S3_bit at FMC_TAGVDW0S3.B16;
    sbit  cache_tag11_FMC_TAGVDW0S3_bit at FMC_TAGVDW0S3.B17;
    sbit  cache_tag12_FMC_TAGVDW0S3_bit at FMC_TAGVDW0S3.B18;
    sbit  cache_tag13_FMC_TAGVDW0S3_bit at FMC_TAGVDW0S3.B19;

sfr unsigned long   volatile FMC_TAGVDW1S0        absolute 0x4001F110;
    sbit  valid_FMC_TAGVDW1S0_bit at FMC_TAGVDW1S0.B0;
    sbit  cache_tag0_FMC_TAGVDW1S0_bit at FMC_TAGVDW1S0.B6;
    sbit  cache_tag1_FMC_TAGVDW1S0_bit at FMC_TAGVDW1S0.B7;
    sbit  cache_tag2_FMC_TAGVDW1S0_bit at FMC_TAGVDW1S0.B8;
    sbit  cache_tag3_FMC_TAGVDW1S0_bit at FMC_TAGVDW1S0.B9;
    sbit  cache_tag4_FMC_TAGVDW1S0_bit at FMC_TAGVDW1S0.B10;
    sbit  cache_tag5_FMC_TAGVDW1S0_bit at FMC_TAGVDW1S0.B11;
    sbit  cache_tag6_FMC_TAGVDW1S0_bit at FMC_TAGVDW1S0.B12;
    sbit  cache_tag7_FMC_TAGVDW1S0_bit at FMC_TAGVDW1S0.B13;
    sbit  cache_tag8_FMC_TAGVDW1S0_bit at FMC_TAGVDW1S0.B14;
    sbit  cache_tag9_FMC_TAGVDW1S0_bit at FMC_TAGVDW1S0.B15;
    sbit  cache_tag10_FMC_TAGVDW1S0_bit at FMC_TAGVDW1S0.B16;
    sbit  cache_tag11_FMC_TAGVDW1S0_bit at FMC_TAGVDW1S0.B17;
    sbit  cache_tag12_FMC_TAGVDW1S0_bit at FMC_TAGVDW1S0.B18;
    sbit  cache_tag13_FMC_TAGVDW1S0_bit at FMC_TAGVDW1S0.B19;

sfr unsigned long   volatile FMC_TAGVDW1S1        absolute 0x4001F114;
    sbit  valid_FMC_TAGVDW1S1_bit at FMC_TAGVDW1S1.B0;
    sbit  cache_tag0_FMC_TAGVDW1S1_bit at FMC_TAGVDW1S1.B6;
    sbit  cache_tag1_FMC_TAGVDW1S1_bit at FMC_TAGVDW1S1.B7;
    sbit  cache_tag2_FMC_TAGVDW1S1_bit at FMC_TAGVDW1S1.B8;
    sbit  cache_tag3_FMC_TAGVDW1S1_bit at FMC_TAGVDW1S1.B9;
    sbit  cache_tag4_FMC_TAGVDW1S1_bit at FMC_TAGVDW1S1.B10;
    sbit  cache_tag5_FMC_TAGVDW1S1_bit at FMC_TAGVDW1S1.B11;
    sbit  cache_tag6_FMC_TAGVDW1S1_bit at FMC_TAGVDW1S1.B12;
    sbit  cache_tag7_FMC_TAGVDW1S1_bit at FMC_TAGVDW1S1.B13;
    sbit  cache_tag8_FMC_TAGVDW1S1_bit at FMC_TAGVDW1S1.B14;
    sbit  cache_tag9_FMC_TAGVDW1S1_bit at FMC_TAGVDW1S1.B15;
    sbit  cache_tag10_FMC_TAGVDW1S1_bit at FMC_TAGVDW1S1.B16;
    sbit  cache_tag11_FMC_TAGVDW1S1_bit at FMC_TAGVDW1S1.B17;
    sbit  cache_tag12_FMC_TAGVDW1S1_bit at FMC_TAGVDW1S1.B18;
    sbit  cache_tag13_FMC_TAGVDW1S1_bit at FMC_TAGVDW1S1.B19;

sfr unsigned long   volatile FMC_TAGVDW1S2        absolute 0x4001F118;
    sbit  valid_FMC_TAGVDW1S2_bit at FMC_TAGVDW1S2.B0;
    sbit  cache_tag0_FMC_TAGVDW1S2_bit at FMC_TAGVDW1S2.B6;
    sbit  cache_tag1_FMC_TAGVDW1S2_bit at FMC_TAGVDW1S2.B7;
    sbit  cache_tag2_FMC_TAGVDW1S2_bit at FMC_TAGVDW1S2.B8;
    sbit  cache_tag3_FMC_TAGVDW1S2_bit at FMC_TAGVDW1S2.B9;
    sbit  cache_tag4_FMC_TAGVDW1S2_bit at FMC_TAGVDW1S2.B10;
    sbit  cache_tag5_FMC_TAGVDW1S2_bit at FMC_TAGVDW1S2.B11;
    sbit  cache_tag6_FMC_TAGVDW1S2_bit at FMC_TAGVDW1S2.B12;
    sbit  cache_tag7_FMC_TAGVDW1S2_bit at FMC_TAGVDW1S2.B13;
    sbit  cache_tag8_FMC_TAGVDW1S2_bit at FMC_TAGVDW1S2.B14;
    sbit  cache_tag9_FMC_TAGVDW1S2_bit at FMC_TAGVDW1S2.B15;
    sbit  cache_tag10_FMC_TAGVDW1S2_bit at FMC_TAGVDW1S2.B16;
    sbit  cache_tag11_FMC_TAGVDW1S2_bit at FMC_TAGVDW1S2.B17;
    sbit  cache_tag12_FMC_TAGVDW1S2_bit at FMC_TAGVDW1S2.B18;
    sbit  cache_tag13_FMC_TAGVDW1S2_bit at FMC_TAGVDW1S2.B19;

sfr unsigned long   volatile FMC_TAGVDW1S3        absolute 0x4001F11C;
    sbit  valid_FMC_TAGVDW1S3_bit at FMC_TAGVDW1S3.B0;
    sbit  cache_tag0_FMC_TAGVDW1S3_bit at FMC_TAGVDW1S3.B6;
    sbit  cache_tag1_FMC_TAGVDW1S3_bit at FMC_TAGVDW1S3.B7;
    sbit  cache_tag2_FMC_TAGVDW1S3_bit at FMC_TAGVDW1S3.B8;
    sbit  cache_tag3_FMC_TAGVDW1S3_bit at FMC_TAGVDW1S3.B9;
    sbit  cache_tag4_FMC_TAGVDW1S3_bit at FMC_TAGVDW1S3.B10;
    sbit  cache_tag5_FMC_TAGVDW1S3_bit at FMC_TAGVDW1S3.B11;
    sbit  cache_tag6_FMC_TAGVDW1S3_bit at FMC_TAGVDW1S3.B12;
    sbit  cache_tag7_FMC_TAGVDW1S3_bit at FMC_TAGVDW1S3.B13;
    sbit  cache_tag8_FMC_TAGVDW1S3_bit at FMC_TAGVDW1S3.B14;
    sbit  cache_tag9_FMC_TAGVDW1S3_bit at FMC_TAGVDW1S3.B15;
    sbit  cache_tag10_FMC_TAGVDW1S3_bit at FMC_TAGVDW1S3.B16;
    sbit  cache_tag11_FMC_TAGVDW1S3_bit at FMC_TAGVDW1S3.B17;
    sbit  cache_tag12_FMC_TAGVDW1S3_bit at FMC_TAGVDW1S3.B18;
    sbit  cache_tag13_FMC_TAGVDW1S3_bit at FMC_TAGVDW1S3.B19;

sfr unsigned long   volatile FMC_TAGVDW2S0        absolute 0x4001F120;
    sbit  valid_FMC_TAGVDW2S0_bit at FMC_TAGVDW2S0.B0;
    sbit  cache_tag0_FMC_TAGVDW2S0_bit at FMC_TAGVDW2S0.B6;
    sbit  cache_tag1_FMC_TAGVDW2S0_bit at FMC_TAGVDW2S0.B7;
    sbit  cache_tag2_FMC_TAGVDW2S0_bit at FMC_TAGVDW2S0.B8;
    sbit  cache_tag3_FMC_TAGVDW2S0_bit at FMC_TAGVDW2S0.B9;
    sbit  cache_tag4_FMC_TAGVDW2S0_bit at FMC_TAGVDW2S0.B10;
    sbit  cache_tag5_FMC_TAGVDW2S0_bit at FMC_TAGVDW2S0.B11;
    sbit  cache_tag6_FMC_TAGVDW2S0_bit at FMC_TAGVDW2S0.B12;
    sbit  cache_tag7_FMC_TAGVDW2S0_bit at FMC_TAGVDW2S0.B13;
    sbit  cache_tag8_FMC_TAGVDW2S0_bit at FMC_TAGVDW2S0.B14;
    sbit  cache_tag9_FMC_TAGVDW2S0_bit at FMC_TAGVDW2S0.B15;
    sbit  cache_tag10_FMC_TAGVDW2S0_bit at FMC_TAGVDW2S0.B16;
    sbit  cache_tag11_FMC_TAGVDW2S0_bit at FMC_TAGVDW2S0.B17;
    sbit  cache_tag12_FMC_TAGVDW2S0_bit at FMC_TAGVDW2S0.B18;
    sbit  cache_tag13_FMC_TAGVDW2S0_bit at FMC_TAGVDW2S0.B19;

sfr unsigned long   volatile FMC_TAGVDW2S1        absolute 0x4001F124;
    sbit  valid_FMC_TAGVDW2S1_bit at FMC_TAGVDW2S1.B0;
    sbit  cache_tag0_FMC_TAGVDW2S1_bit at FMC_TAGVDW2S1.B6;
    sbit  cache_tag1_FMC_TAGVDW2S1_bit at FMC_TAGVDW2S1.B7;
    sbit  cache_tag2_FMC_TAGVDW2S1_bit at FMC_TAGVDW2S1.B8;
    sbit  cache_tag3_FMC_TAGVDW2S1_bit at FMC_TAGVDW2S1.B9;
    sbit  cache_tag4_FMC_TAGVDW2S1_bit at FMC_TAGVDW2S1.B10;
    sbit  cache_tag5_FMC_TAGVDW2S1_bit at FMC_TAGVDW2S1.B11;
    sbit  cache_tag6_FMC_TAGVDW2S1_bit at FMC_TAGVDW2S1.B12;
    sbit  cache_tag7_FMC_TAGVDW2S1_bit at FMC_TAGVDW2S1.B13;
    sbit  cache_tag8_FMC_TAGVDW2S1_bit at FMC_TAGVDW2S1.B14;
    sbit  cache_tag9_FMC_TAGVDW2S1_bit at FMC_TAGVDW2S1.B15;
    sbit  cache_tag10_FMC_TAGVDW2S1_bit at FMC_TAGVDW2S1.B16;
    sbit  cache_tag11_FMC_TAGVDW2S1_bit at FMC_TAGVDW2S1.B17;
    sbit  cache_tag12_FMC_TAGVDW2S1_bit at FMC_TAGVDW2S1.B18;
    sbit  cache_tag13_FMC_TAGVDW2S1_bit at FMC_TAGVDW2S1.B19;

sfr unsigned long   volatile FMC_TAGVDW2S2        absolute 0x4001F128;
    sbit  valid_FMC_TAGVDW2S2_bit at FMC_TAGVDW2S2.B0;
    sbit  cache_tag0_FMC_TAGVDW2S2_bit at FMC_TAGVDW2S2.B6;
    sbit  cache_tag1_FMC_TAGVDW2S2_bit at FMC_TAGVDW2S2.B7;
    sbit  cache_tag2_FMC_TAGVDW2S2_bit at FMC_TAGVDW2S2.B8;
    sbit  cache_tag3_FMC_TAGVDW2S2_bit at FMC_TAGVDW2S2.B9;
    sbit  cache_tag4_FMC_TAGVDW2S2_bit at FMC_TAGVDW2S2.B10;
    sbit  cache_tag5_FMC_TAGVDW2S2_bit at FMC_TAGVDW2S2.B11;
    sbit  cache_tag6_FMC_TAGVDW2S2_bit at FMC_TAGVDW2S2.B12;
    sbit  cache_tag7_FMC_TAGVDW2S2_bit at FMC_TAGVDW2S2.B13;
    sbit  cache_tag8_FMC_TAGVDW2S2_bit at FMC_TAGVDW2S2.B14;
    sbit  cache_tag9_FMC_TAGVDW2S2_bit at FMC_TAGVDW2S2.B15;
    sbit  cache_tag10_FMC_TAGVDW2S2_bit at FMC_TAGVDW2S2.B16;
    sbit  cache_tag11_FMC_TAGVDW2S2_bit at FMC_TAGVDW2S2.B17;
    sbit  cache_tag12_FMC_TAGVDW2S2_bit at FMC_TAGVDW2S2.B18;
    sbit  cache_tag13_FMC_TAGVDW2S2_bit at FMC_TAGVDW2S2.B19;

sfr unsigned long   volatile FMC_TAGVDW2S3        absolute 0x4001F12C;
    sbit  valid_FMC_TAGVDW2S3_bit at FMC_TAGVDW2S3.B0;
    sbit  cache_tag0_FMC_TAGVDW2S3_bit at FMC_TAGVDW2S3.B6;
    sbit  cache_tag1_FMC_TAGVDW2S3_bit at FMC_TAGVDW2S3.B7;
    sbit  cache_tag2_FMC_TAGVDW2S3_bit at FMC_TAGVDW2S3.B8;
    sbit  cache_tag3_FMC_TAGVDW2S3_bit at FMC_TAGVDW2S3.B9;
    sbit  cache_tag4_FMC_TAGVDW2S3_bit at FMC_TAGVDW2S3.B10;
    sbit  cache_tag5_FMC_TAGVDW2S3_bit at FMC_TAGVDW2S3.B11;
    sbit  cache_tag6_FMC_TAGVDW2S3_bit at FMC_TAGVDW2S3.B12;
    sbit  cache_tag7_FMC_TAGVDW2S3_bit at FMC_TAGVDW2S3.B13;
    sbit  cache_tag8_FMC_TAGVDW2S3_bit at FMC_TAGVDW2S3.B14;
    sbit  cache_tag9_FMC_TAGVDW2S3_bit at FMC_TAGVDW2S3.B15;
    sbit  cache_tag10_FMC_TAGVDW2S3_bit at FMC_TAGVDW2S3.B16;
    sbit  cache_tag11_FMC_TAGVDW2S3_bit at FMC_TAGVDW2S3.B17;
    sbit  cache_tag12_FMC_TAGVDW2S3_bit at FMC_TAGVDW2S3.B18;
    sbit  cache_tag13_FMC_TAGVDW2S3_bit at FMC_TAGVDW2S3.B19;

sfr unsigned long   volatile FMC_TAGVDW3S0        absolute 0x4001F130;
    sbit  valid_FMC_TAGVDW3S0_bit at FMC_TAGVDW3S0.B0;
    sbit  cache_tag0_FMC_TAGVDW3S0_bit at FMC_TAGVDW3S0.B6;
    sbit  cache_tag1_FMC_TAGVDW3S0_bit at FMC_TAGVDW3S0.B7;
    sbit  cache_tag2_FMC_TAGVDW3S0_bit at FMC_TAGVDW3S0.B8;
    sbit  cache_tag3_FMC_TAGVDW3S0_bit at FMC_TAGVDW3S0.B9;
    sbit  cache_tag4_FMC_TAGVDW3S0_bit at FMC_TAGVDW3S0.B10;
    sbit  cache_tag5_FMC_TAGVDW3S0_bit at FMC_TAGVDW3S0.B11;
    sbit  cache_tag6_FMC_TAGVDW3S0_bit at FMC_TAGVDW3S0.B12;
    sbit  cache_tag7_FMC_TAGVDW3S0_bit at FMC_TAGVDW3S0.B13;
    sbit  cache_tag8_FMC_TAGVDW3S0_bit at FMC_TAGVDW3S0.B14;
    sbit  cache_tag9_FMC_TAGVDW3S0_bit at FMC_TAGVDW3S0.B15;
    sbit  cache_tag10_FMC_TAGVDW3S0_bit at FMC_TAGVDW3S0.B16;
    sbit  cache_tag11_FMC_TAGVDW3S0_bit at FMC_TAGVDW3S0.B17;
    sbit  cache_tag12_FMC_TAGVDW3S0_bit at FMC_TAGVDW3S0.B18;
    sbit  cache_tag13_FMC_TAGVDW3S0_bit at FMC_TAGVDW3S0.B19;

sfr unsigned long   volatile FMC_TAGVDW3S1        absolute 0x4001F134;
    sbit  valid_FMC_TAGVDW3S1_bit at FMC_TAGVDW3S1.B0;
    sbit  cache_tag0_FMC_TAGVDW3S1_bit at FMC_TAGVDW3S1.B6;
    sbit  cache_tag1_FMC_TAGVDW3S1_bit at FMC_TAGVDW3S1.B7;
    sbit  cache_tag2_FMC_TAGVDW3S1_bit at FMC_TAGVDW3S1.B8;
    sbit  cache_tag3_FMC_TAGVDW3S1_bit at FMC_TAGVDW3S1.B9;
    sbit  cache_tag4_FMC_TAGVDW3S1_bit at FMC_TAGVDW3S1.B10;
    sbit  cache_tag5_FMC_TAGVDW3S1_bit at FMC_TAGVDW3S1.B11;
    sbit  cache_tag6_FMC_TAGVDW3S1_bit at FMC_TAGVDW3S1.B12;
    sbit  cache_tag7_FMC_TAGVDW3S1_bit at FMC_TAGVDW3S1.B13;
    sbit  cache_tag8_FMC_TAGVDW3S1_bit at FMC_TAGVDW3S1.B14;
    sbit  cache_tag9_FMC_TAGVDW3S1_bit at FMC_TAGVDW3S1.B15;
    sbit  cache_tag10_FMC_TAGVDW3S1_bit at FMC_TAGVDW3S1.B16;
    sbit  cache_tag11_FMC_TAGVDW3S1_bit at FMC_TAGVDW3S1.B17;
    sbit  cache_tag12_FMC_TAGVDW3S1_bit at FMC_TAGVDW3S1.B18;
    sbit  cache_tag13_FMC_TAGVDW3S1_bit at FMC_TAGVDW3S1.B19;

sfr unsigned long   volatile FMC_TAGVDW3S2        absolute 0x4001F138;
    sbit  valid_FMC_TAGVDW3S2_bit at FMC_TAGVDW3S2.B0;
    sbit  cache_tag0_FMC_TAGVDW3S2_bit at FMC_TAGVDW3S2.B6;
    sbit  cache_tag1_FMC_TAGVDW3S2_bit at FMC_TAGVDW3S2.B7;
    sbit  cache_tag2_FMC_TAGVDW3S2_bit at FMC_TAGVDW3S2.B8;
    sbit  cache_tag3_FMC_TAGVDW3S2_bit at FMC_TAGVDW3S2.B9;
    sbit  cache_tag4_FMC_TAGVDW3S2_bit at FMC_TAGVDW3S2.B10;
    sbit  cache_tag5_FMC_TAGVDW3S2_bit at FMC_TAGVDW3S2.B11;
    sbit  cache_tag6_FMC_TAGVDW3S2_bit at FMC_TAGVDW3S2.B12;
    sbit  cache_tag7_FMC_TAGVDW3S2_bit at FMC_TAGVDW3S2.B13;
    sbit  cache_tag8_FMC_TAGVDW3S2_bit at FMC_TAGVDW3S2.B14;
    sbit  cache_tag9_FMC_TAGVDW3S2_bit at FMC_TAGVDW3S2.B15;
    sbit  cache_tag10_FMC_TAGVDW3S2_bit at FMC_TAGVDW3S2.B16;
    sbit  cache_tag11_FMC_TAGVDW3S2_bit at FMC_TAGVDW3S2.B17;
    sbit  cache_tag12_FMC_TAGVDW3S2_bit at FMC_TAGVDW3S2.B18;
    sbit  cache_tag13_FMC_TAGVDW3S2_bit at FMC_TAGVDW3S2.B19;

sfr unsigned long   volatile FMC_TAGVDW3S3        absolute 0x4001F13C;
    sbit  valid_FMC_TAGVDW3S3_bit at FMC_TAGVDW3S3.B0;
    sbit  cache_tag0_FMC_TAGVDW3S3_bit at FMC_TAGVDW3S3.B6;
    sbit  cache_tag1_FMC_TAGVDW3S3_bit at FMC_TAGVDW3S3.B7;
    sbit  cache_tag2_FMC_TAGVDW3S3_bit at FMC_TAGVDW3S3.B8;
    sbit  cache_tag3_FMC_TAGVDW3S3_bit at FMC_TAGVDW3S3.B9;
    sbit  cache_tag4_FMC_TAGVDW3S3_bit at FMC_TAGVDW3S3.B10;
    sbit  cache_tag5_FMC_TAGVDW3S3_bit at FMC_TAGVDW3S3.B11;
    sbit  cache_tag6_FMC_TAGVDW3S3_bit at FMC_TAGVDW3S3.B12;
    sbit  cache_tag7_FMC_TAGVDW3S3_bit at FMC_TAGVDW3S3.B13;
    sbit  cache_tag8_FMC_TAGVDW3S3_bit at FMC_TAGVDW3S3.B14;
    sbit  cache_tag9_FMC_TAGVDW3S3_bit at FMC_TAGVDW3S3.B15;
    sbit  cache_tag10_FMC_TAGVDW3S3_bit at FMC_TAGVDW3S3.B16;
    sbit  cache_tag11_FMC_TAGVDW3S3_bit at FMC_TAGVDW3S3.B17;
    sbit  cache_tag12_FMC_TAGVDW3S3_bit at FMC_TAGVDW3S3.B18;
    sbit  cache_tag13_FMC_TAGVDW3S3_bit at FMC_TAGVDW3S3.B19;

sfr unsigned long   volatile FMC_DATAW0S0UM       absolute 0x4001F200;
    const register unsigned short int data0 = 0;
    sbit  data0_bit at FMC_DATAW0S0UM.B0;
    const register unsigned short int data1 = 1;
    sbit  data1_bit at FMC_DATAW0S0UM.B1;
    const register unsigned short int data2 = 2;
    sbit  data2_bit at FMC_DATAW0S0UM.B2;
    const register unsigned short int data3 = 3;
    sbit  data3_bit at FMC_DATAW0S0UM.B3;
    const register unsigned short int data4 = 4;
    sbit  data4_bit at FMC_DATAW0S0UM.B4;
    const register unsigned short int data5 = 5;
    sbit  data5_bit at FMC_DATAW0S0UM.B5;
    const register unsigned short int data6 = 6;
    sbit  data6_bit at FMC_DATAW0S0UM.B6;
    const register unsigned short int data7 = 7;
    sbit  data7_bit at FMC_DATAW0S0UM.B7;
    const register unsigned short int data8 = 8;
    sbit  data8_bit at FMC_DATAW0S0UM.B8;
    const register unsigned short int data9 = 9;
    sbit  data9_bit at FMC_DATAW0S0UM.B9;
    const register unsigned short int data10 = 10;
    sbit  data10_bit at FMC_DATAW0S0UM.B10;
    const register unsigned short int data11 = 11;
    sbit  data11_bit at FMC_DATAW0S0UM.B11;
    const register unsigned short int data12 = 12;
    sbit  data12_bit at FMC_DATAW0S0UM.B12;
    const register unsigned short int data13 = 13;
    sbit  data13_bit at FMC_DATAW0S0UM.B13;
    const register unsigned short int data14 = 14;
    sbit  data14_bit at FMC_DATAW0S0UM.B14;
    const register unsigned short int data15 = 15;
    sbit  data15_bit at FMC_DATAW0S0UM.B15;
    const register unsigned short int data16 = 16;
    sbit  data16_bit at FMC_DATAW0S0UM.B16;
    const register unsigned short int data17 = 17;
    sbit  data17_bit at FMC_DATAW0S0UM.B17;
    const register unsigned short int data18 = 18;
    sbit  data18_bit at FMC_DATAW0S0UM.B18;
    const register unsigned short int data19 = 19;
    sbit  data19_bit at FMC_DATAW0S0UM.B19;
    const register unsigned short int data20 = 20;
    sbit  data20_bit at FMC_DATAW0S0UM.B20;
    const register unsigned short int data21 = 21;
    sbit  data21_bit at FMC_DATAW0S0UM.B21;
    const register unsigned short int data22 = 22;
    sbit  data22_bit at FMC_DATAW0S0UM.B22;
    const register unsigned short int data23 = 23;
    sbit  data23_bit at FMC_DATAW0S0UM.B23;
    const register unsigned short int data24 = 24;
    sbit  data24_bit at FMC_DATAW0S0UM.B24;
    const register unsigned short int data25 = 25;
    sbit  data25_bit at FMC_DATAW0S0UM.B25;
    const register unsigned short int data26 = 26;
    sbit  data26_bit at FMC_DATAW0S0UM.B26;
    const register unsigned short int data27 = 27;
    sbit  data27_bit at FMC_DATAW0S0UM.B27;
    const register unsigned short int data28 = 28;
    sbit  data28_bit at FMC_DATAW0S0UM.B28;
    const register unsigned short int data29 = 29;
    sbit  data29_bit at FMC_DATAW0S0UM.B29;
    const register unsigned short int data30 = 30;
    sbit  data30_bit at FMC_DATAW0S0UM.B30;
    const register unsigned short int data31 = 31;
    sbit  data31_bit at FMC_DATAW0S0UM.B31;

sfr unsigned long   volatile FMC_DATAW0S1UM       absolute 0x4001F210;
    sbit  data0_FMC_DATAW0S1UM_bit at FMC_DATAW0S1UM.B0;
    sbit  data1_FMC_DATAW0S1UM_bit at FMC_DATAW0S1UM.B1;
    sbit  data2_FMC_DATAW0S1UM_bit at FMC_DATAW0S1UM.B2;
    sbit  data3_FMC_DATAW0S1UM_bit at FMC_DATAW0S1UM.B3;
    sbit  data4_FMC_DATAW0S1UM_bit at FMC_DATAW0S1UM.B4;
    sbit  data5_FMC_DATAW0S1UM_bit at FMC_DATAW0S1UM.B5;
    sbit  data6_FMC_DATAW0S1UM_bit at FMC_DATAW0S1UM.B6;
    sbit  data7_FMC_DATAW0S1UM_bit at FMC_DATAW0S1UM.B7;
    sbit  data8_FMC_DATAW0S1UM_bit at FMC_DATAW0S1UM.B8;
    sbit  data9_FMC_DATAW0S1UM_bit at FMC_DATAW0S1UM.B9;
    sbit  data10_FMC_DATAW0S1UM_bit at FMC_DATAW0S1UM.B10;
    sbit  data11_FMC_DATAW0S1UM_bit at FMC_DATAW0S1UM.B11;
    sbit  data12_FMC_DATAW0S1UM_bit at FMC_DATAW0S1UM.B12;
    sbit  data13_FMC_DATAW0S1UM_bit at FMC_DATAW0S1UM.B13;
    sbit  data14_FMC_DATAW0S1UM_bit at FMC_DATAW0S1UM.B14;
    sbit  data15_FMC_DATAW0S1UM_bit at FMC_DATAW0S1UM.B15;
    sbit  data16_FMC_DATAW0S1UM_bit at FMC_DATAW0S1UM.B16;
    sbit  data17_FMC_DATAW0S1UM_bit at FMC_DATAW0S1UM.B17;
    sbit  data18_FMC_DATAW0S1UM_bit at FMC_DATAW0S1UM.B18;
    sbit  data19_FMC_DATAW0S1UM_bit at FMC_DATAW0S1UM.B19;
    sbit  data20_FMC_DATAW0S1UM_bit at FMC_DATAW0S1UM.B20;
    sbit  data21_FMC_DATAW0S1UM_bit at FMC_DATAW0S1UM.B21;
    sbit  data22_FMC_DATAW0S1UM_bit at FMC_DATAW0S1UM.B22;
    sbit  data23_FMC_DATAW0S1UM_bit at FMC_DATAW0S1UM.B23;
    sbit  data24_FMC_DATAW0S1UM_bit at FMC_DATAW0S1UM.B24;
    sbit  data25_FMC_DATAW0S1UM_bit at FMC_DATAW0S1UM.B25;
    sbit  data26_FMC_DATAW0S1UM_bit at FMC_DATAW0S1UM.B26;
    sbit  data27_FMC_DATAW0S1UM_bit at FMC_DATAW0S1UM.B27;
    sbit  data28_FMC_DATAW0S1UM_bit at FMC_DATAW0S1UM.B28;
    sbit  data29_FMC_DATAW0S1UM_bit at FMC_DATAW0S1UM.B29;
    sbit  data30_FMC_DATAW0S1UM_bit at FMC_DATAW0S1UM.B30;
    sbit  data31_FMC_DATAW0S1UM_bit at FMC_DATAW0S1UM.B31;

sfr unsigned long   volatile FMC_DATAW0S2UM       absolute 0x4001F220;
    sbit  data0_FMC_DATAW0S2UM_bit at FMC_DATAW0S2UM.B0;
    sbit  data1_FMC_DATAW0S2UM_bit at FMC_DATAW0S2UM.B1;
    sbit  data2_FMC_DATAW0S2UM_bit at FMC_DATAW0S2UM.B2;
    sbit  data3_FMC_DATAW0S2UM_bit at FMC_DATAW0S2UM.B3;
    sbit  data4_FMC_DATAW0S2UM_bit at FMC_DATAW0S2UM.B4;
    sbit  data5_FMC_DATAW0S2UM_bit at FMC_DATAW0S2UM.B5;
    sbit  data6_FMC_DATAW0S2UM_bit at FMC_DATAW0S2UM.B6;
    sbit  data7_FMC_DATAW0S2UM_bit at FMC_DATAW0S2UM.B7;
    sbit  data8_FMC_DATAW0S2UM_bit at FMC_DATAW0S2UM.B8;
    sbit  data9_FMC_DATAW0S2UM_bit at FMC_DATAW0S2UM.B9;
    sbit  data10_FMC_DATAW0S2UM_bit at FMC_DATAW0S2UM.B10;
    sbit  data11_FMC_DATAW0S2UM_bit at FMC_DATAW0S2UM.B11;
    sbit  data12_FMC_DATAW0S2UM_bit at FMC_DATAW0S2UM.B12;
    sbit  data13_FMC_DATAW0S2UM_bit at FMC_DATAW0S2UM.B13;
    sbit  data14_FMC_DATAW0S2UM_bit at FMC_DATAW0S2UM.B14;
    sbit  data15_FMC_DATAW0S2UM_bit at FMC_DATAW0S2UM.B15;
    sbit  data16_FMC_DATAW0S2UM_bit at FMC_DATAW0S2UM.B16;
    sbit  data17_FMC_DATAW0S2UM_bit at FMC_DATAW0S2UM.B17;
    sbit  data18_FMC_DATAW0S2UM_bit at FMC_DATAW0S2UM.B18;
    sbit  data19_FMC_DATAW0S2UM_bit at FMC_DATAW0S2UM.B19;
    sbit  data20_FMC_DATAW0S2UM_bit at FMC_DATAW0S2UM.B20;
    sbit  data21_FMC_DATAW0S2UM_bit at FMC_DATAW0S2UM.B21;
    sbit  data22_FMC_DATAW0S2UM_bit at FMC_DATAW0S2UM.B22;
    sbit  data23_FMC_DATAW0S2UM_bit at FMC_DATAW0S2UM.B23;
    sbit  data24_FMC_DATAW0S2UM_bit at FMC_DATAW0S2UM.B24;
    sbit  data25_FMC_DATAW0S2UM_bit at FMC_DATAW0S2UM.B25;
    sbit  data26_FMC_DATAW0S2UM_bit at FMC_DATAW0S2UM.B26;
    sbit  data27_FMC_DATAW0S2UM_bit at FMC_DATAW0S2UM.B27;
    sbit  data28_FMC_DATAW0S2UM_bit at FMC_DATAW0S2UM.B28;
    sbit  data29_FMC_DATAW0S2UM_bit at FMC_DATAW0S2UM.B29;
    sbit  data30_FMC_DATAW0S2UM_bit at FMC_DATAW0S2UM.B30;
    sbit  data31_FMC_DATAW0S2UM_bit at FMC_DATAW0S2UM.B31;

sfr unsigned long   volatile FMC_DATAW0S3UM       absolute 0x4001F230;
    sbit  data0_FMC_DATAW0S3UM_bit at FMC_DATAW0S3UM.B0;
    sbit  data1_FMC_DATAW0S3UM_bit at FMC_DATAW0S3UM.B1;
    sbit  data2_FMC_DATAW0S3UM_bit at FMC_DATAW0S3UM.B2;
    sbit  data3_FMC_DATAW0S3UM_bit at FMC_DATAW0S3UM.B3;
    sbit  data4_FMC_DATAW0S3UM_bit at FMC_DATAW0S3UM.B4;
    sbit  data5_FMC_DATAW0S3UM_bit at FMC_DATAW0S3UM.B5;
    sbit  data6_FMC_DATAW0S3UM_bit at FMC_DATAW0S3UM.B6;
    sbit  data7_FMC_DATAW0S3UM_bit at FMC_DATAW0S3UM.B7;
    sbit  data8_FMC_DATAW0S3UM_bit at FMC_DATAW0S3UM.B8;
    sbit  data9_FMC_DATAW0S3UM_bit at FMC_DATAW0S3UM.B9;
    sbit  data10_FMC_DATAW0S3UM_bit at FMC_DATAW0S3UM.B10;
    sbit  data11_FMC_DATAW0S3UM_bit at FMC_DATAW0S3UM.B11;
    sbit  data12_FMC_DATAW0S3UM_bit at FMC_DATAW0S3UM.B12;
    sbit  data13_FMC_DATAW0S3UM_bit at FMC_DATAW0S3UM.B13;
    sbit  data14_FMC_DATAW0S3UM_bit at FMC_DATAW0S3UM.B14;
    sbit  data15_FMC_DATAW0S3UM_bit at FMC_DATAW0S3UM.B15;
    sbit  data16_FMC_DATAW0S3UM_bit at FMC_DATAW0S3UM.B16;
    sbit  data17_FMC_DATAW0S3UM_bit at FMC_DATAW0S3UM.B17;
    sbit  data18_FMC_DATAW0S3UM_bit at FMC_DATAW0S3UM.B18;
    sbit  data19_FMC_DATAW0S3UM_bit at FMC_DATAW0S3UM.B19;
    sbit  data20_FMC_DATAW0S3UM_bit at FMC_DATAW0S3UM.B20;
    sbit  data21_FMC_DATAW0S3UM_bit at FMC_DATAW0S3UM.B21;
    sbit  data22_FMC_DATAW0S3UM_bit at FMC_DATAW0S3UM.B22;
    sbit  data23_FMC_DATAW0S3UM_bit at FMC_DATAW0S3UM.B23;
    sbit  data24_FMC_DATAW0S3UM_bit at FMC_DATAW0S3UM.B24;
    sbit  data25_FMC_DATAW0S3UM_bit at FMC_DATAW0S3UM.B25;
    sbit  data26_FMC_DATAW0S3UM_bit at FMC_DATAW0S3UM.B26;
    sbit  data27_FMC_DATAW0S3UM_bit at FMC_DATAW0S3UM.B27;
    sbit  data28_FMC_DATAW0S3UM_bit at FMC_DATAW0S3UM.B28;
    sbit  data29_FMC_DATAW0S3UM_bit at FMC_DATAW0S3UM.B29;
    sbit  data30_FMC_DATAW0S3UM_bit at FMC_DATAW0S3UM.B30;
    sbit  data31_FMC_DATAW0S3UM_bit at FMC_DATAW0S3UM.B31;

sfr unsigned long   volatile FMC_DATAW0S0MU       absolute 0x4001F204;
    sbit  data0_FMC_DATAW0S0MU_bit at FMC_DATAW0S0MU.B0;
    sbit  data1_FMC_DATAW0S0MU_bit at FMC_DATAW0S0MU.B1;
    sbit  data2_FMC_DATAW0S0MU_bit at FMC_DATAW0S0MU.B2;
    sbit  data3_FMC_DATAW0S0MU_bit at FMC_DATAW0S0MU.B3;
    sbit  data4_FMC_DATAW0S0MU_bit at FMC_DATAW0S0MU.B4;
    sbit  data5_FMC_DATAW0S0MU_bit at FMC_DATAW0S0MU.B5;
    sbit  data6_FMC_DATAW0S0MU_bit at FMC_DATAW0S0MU.B6;
    sbit  data7_FMC_DATAW0S0MU_bit at FMC_DATAW0S0MU.B7;
    sbit  data8_FMC_DATAW0S0MU_bit at FMC_DATAW0S0MU.B8;
    sbit  data9_FMC_DATAW0S0MU_bit at FMC_DATAW0S0MU.B9;
    sbit  data10_FMC_DATAW0S0MU_bit at FMC_DATAW0S0MU.B10;
    sbit  data11_FMC_DATAW0S0MU_bit at FMC_DATAW0S0MU.B11;
    sbit  data12_FMC_DATAW0S0MU_bit at FMC_DATAW0S0MU.B12;
    sbit  data13_FMC_DATAW0S0MU_bit at FMC_DATAW0S0MU.B13;
    sbit  data14_FMC_DATAW0S0MU_bit at FMC_DATAW0S0MU.B14;
    sbit  data15_FMC_DATAW0S0MU_bit at FMC_DATAW0S0MU.B15;
    sbit  data16_FMC_DATAW0S0MU_bit at FMC_DATAW0S0MU.B16;
    sbit  data17_FMC_DATAW0S0MU_bit at FMC_DATAW0S0MU.B17;
    sbit  data18_FMC_DATAW0S0MU_bit at FMC_DATAW0S0MU.B18;
    sbit  data19_FMC_DATAW0S0MU_bit at FMC_DATAW0S0MU.B19;
    sbit  data20_FMC_DATAW0S0MU_bit at FMC_DATAW0S0MU.B20;
    sbit  data21_FMC_DATAW0S0MU_bit at FMC_DATAW0S0MU.B21;
    sbit  data22_FMC_DATAW0S0MU_bit at FMC_DATAW0S0MU.B22;
    sbit  data23_FMC_DATAW0S0MU_bit at FMC_DATAW0S0MU.B23;
    sbit  data24_FMC_DATAW0S0MU_bit at FMC_DATAW0S0MU.B24;
    sbit  data25_FMC_DATAW0S0MU_bit at FMC_DATAW0S0MU.B25;
    sbit  data26_FMC_DATAW0S0MU_bit at FMC_DATAW0S0MU.B26;
    sbit  data27_FMC_DATAW0S0MU_bit at FMC_DATAW0S0MU.B27;
    sbit  data28_FMC_DATAW0S0MU_bit at FMC_DATAW0S0MU.B28;
    sbit  data29_FMC_DATAW0S0MU_bit at FMC_DATAW0S0MU.B29;
    sbit  data30_FMC_DATAW0S0MU_bit at FMC_DATAW0S0MU.B30;
    sbit  data31_FMC_DATAW0S0MU_bit at FMC_DATAW0S0MU.B31;

sfr unsigned long   volatile FMC_DATAW0S1MU       absolute 0x4001F214;
    sbit  data0_FMC_DATAW0S1MU_bit at FMC_DATAW0S1MU.B0;
    sbit  data1_FMC_DATAW0S1MU_bit at FMC_DATAW0S1MU.B1;
    sbit  data2_FMC_DATAW0S1MU_bit at FMC_DATAW0S1MU.B2;
    sbit  data3_FMC_DATAW0S1MU_bit at FMC_DATAW0S1MU.B3;
    sbit  data4_FMC_DATAW0S1MU_bit at FMC_DATAW0S1MU.B4;
    sbit  data5_FMC_DATAW0S1MU_bit at FMC_DATAW0S1MU.B5;
    sbit  data6_FMC_DATAW0S1MU_bit at FMC_DATAW0S1MU.B6;
    sbit  data7_FMC_DATAW0S1MU_bit at FMC_DATAW0S1MU.B7;
    sbit  data8_FMC_DATAW0S1MU_bit at FMC_DATAW0S1MU.B8;
    sbit  data9_FMC_DATAW0S1MU_bit at FMC_DATAW0S1MU.B9;
    sbit  data10_FMC_DATAW0S1MU_bit at FMC_DATAW0S1MU.B10;
    sbit  data11_FMC_DATAW0S1MU_bit at FMC_DATAW0S1MU.B11;
    sbit  data12_FMC_DATAW0S1MU_bit at FMC_DATAW0S1MU.B12;
    sbit  data13_FMC_DATAW0S1MU_bit at FMC_DATAW0S1MU.B13;
    sbit  data14_FMC_DATAW0S1MU_bit at FMC_DATAW0S1MU.B14;
    sbit  data15_FMC_DATAW0S1MU_bit at FMC_DATAW0S1MU.B15;
    sbit  data16_FMC_DATAW0S1MU_bit at FMC_DATAW0S1MU.B16;
    sbit  data17_FMC_DATAW0S1MU_bit at FMC_DATAW0S1MU.B17;
    sbit  data18_FMC_DATAW0S1MU_bit at FMC_DATAW0S1MU.B18;
    sbit  data19_FMC_DATAW0S1MU_bit at FMC_DATAW0S1MU.B19;
    sbit  data20_FMC_DATAW0S1MU_bit at FMC_DATAW0S1MU.B20;
    sbit  data21_FMC_DATAW0S1MU_bit at FMC_DATAW0S1MU.B21;
    sbit  data22_FMC_DATAW0S1MU_bit at FMC_DATAW0S1MU.B22;
    sbit  data23_FMC_DATAW0S1MU_bit at FMC_DATAW0S1MU.B23;
    sbit  data24_FMC_DATAW0S1MU_bit at FMC_DATAW0S1MU.B24;
    sbit  data25_FMC_DATAW0S1MU_bit at FMC_DATAW0S1MU.B25;
    sbit  data26_FMC_DATAW0S1MU_bit at FMC_DATAW0S1MU.B26;
    sbit  data27_FMC_DATAW0S1MU_bit at FMC_DATAW0S1MU.B27;
    sbit  data28_FMC_DATAW0S1MU_bit at FMC_DATAW0S1MU.B28;
    sbit  data29_FMC_DATAW0S1MU_bit at FMC_DATAW0S1MU.B29;
    sbit  data30_FMC_DATAW0S1MU_bit at FMC_DATAW0S1MU.B30;
    sbit  data31_FMC_DATAW0S1MU_bit at FMC_DATAW0S1MU.B31;

sfr unsigned long   volatile FMC_DATAW0S2MU       absolute 0x4001F224;
    sbit  data0_FMC_DATAW0S2MU_bit at FMC_DATAW0S2MU.B0;
    sbit  data1_FMC_DATAW0S2MU_bit at FMC_DATAW0S2MU.B1;
    sbit  data2_FMC_DATAW0S2MU_bit at FMC_DATAW0S2MU.B2;
    sbit  data3_FMC_DATAW0S2MU_bit at FMC_DATAW0S2MU.B3;
    sbit  data4_FMC_DATAW0S2MU_bit at FMC_DATAW0S2MU.B4;
    sbit  data5_FMC_DATAW0S2MU_bit at FMC_DATAW0S2MU.B5;
    sbit  data6_FMC_DATAW0S2MU_bit at FMC_DATAW0S2MU.B6;
    sbit  data7_FMC_DATAW0S2MU_bit at FMC_DATAW0S2MU.B7;
    sbit  data8_FMC_DATAW0S2MU_bit at FMC_DATAW0S2MU.B8;
    sbit  data9_FMC_DATAW0S2MU_bit at FMC_DATAW0S2MU.B9;
    sbit  data10_FMC_DATAW0S2MU_bit at FMC_DATAW0S2MU.B10;
    sbit  data11_FMC_DATAW0S2MU_bit at FMC_DATAW0S2MU.B11;
    sbit  data12_FMC_DATAW0S2MU_bit at FMC_DATAW0S2MU.B12;
    sbit  data13_FMC_DATAW0S2MU_bit at FMC_DATAW0S2MU.B13;
    sbit  data14_FMC_DATAW0S2MU_bit at FMC_DATAW0S2MU.B14;
    sbit  data15_FMC_DATAW0S2MU_bit at FMC_DATAW0S2MU.B15;
    sbit  data16_FMC_DATAW0S2MU_bit at FMC_DATAW0S2MU.B16;
    sbit  data17_FMC_DATAW0S2MU_bit at FMC_DATAW0S2MU.B17;
    sbit  data18_FMC_DATAW0S2MU_bit at FMC_DATAW0S2MU.B18;
    sbit  data19_FMC_DATAW0S2MU_bit at FMC_DATAW0S2MU.B19;
    sbit  data20_FMC_DATAW0S2MU_bit at FMC_DATAW0S2MU.B20;
    sbit  data21_FMC_DATAW0S2MU_bit at FMC_DATAW0S2MU.B21;
    sbit  data22_FMC_DATAW0S2MU_bit at FMC_DATAW0S2MU.B22;
    sbit  data23_FMC_DATAW0S2MU_bit at FMC_DATAW0S2MU.B23;
    sbit  data24_FMC_DATAW0S2MU_bit at FMC_DATAW0S2MU.B24;
    sbit  data25_FMC_DATAW0S2MU_bit at FMC_DATAW0S2MU.B25;
    sbit  data26_FMC_DATAW0S2MU_bit at FMC_DATAW0S2MU.B26;
    sbit  data27_FMC_DATAW0S2MU_bit at FMC_DATAW0S2MU.B27;
    sbit  data28_FMC_DATAW0S2MU_bit at FMC_DATAW0S2MU.B28;
    sbit  data29_FMC_DATAW0S2MU_bit at FMC_DATAW0S2MU.B29;
    sbit  data30_FMC_DATAW0S2MU_bit at FMC_DATAW0S2MU.B30;
    sbit  data31_FMC_DATAW0S2MU_bit at FMC_DATAW0S2MU.B31;

sfr unsigned long   volatile FMC_DATAW0S3MU       absolute 0x4001F234;
    sbit  data0_FMC_DATAW0S3MU_bit at FMC_DATAW0S3MU.B0;
    sbit  data1_FMC_DATAW0S3MU_bit at FMC_DATAW0S3MU.B1;
    sbit  data2_FMC_DATAW0S3MU_bit at FMC_DATAW0S3MU.B2;
    sbit  data3_FMC_DATAW0S3MU_bit at FMC_DATAW0S3MU.B3;
    sbit  data4_FMC_DATAW0S3MU_bit at FMC_DATAW0S3MU.B4;
    sbit  data5_FMC_DATAW0S3MU_bit at FMC_DATAW0S3MU.B5;
    sbit  data6_FMC_DATAW0S3MU_bit at FMC_DATAW0S3MU.B6;
    sbit  data7_FMC_DATAW0S3MU_bit at FMC_DATAW0S3MU.B7;
    sbit  data8_FMC_DATAW0S3MU_bit at FMC_DATAW0S3MU.B8;
    sbit  data9_FMC_DATAW0S3MU_bit at FMC_DATAW0S3MU.B9;
    sbit  data10_FMC_DATAW0S3MU_bit at FMC_DATAW0S3MU.B10;
    sbit  data11_FMC_DATAW0S3MU_bit at FMC_DATAW0S3MU.B11;
    sbit  data12_FMC_DATAW0S3MU_bit at FMC_DATAW0S3MU.B12;
    sbit  data13_FMC_DATAW0S3MU_bit at FMC_DATAW0S3MU.B13;
    sbit  data14_FMC_DATAW0S3MU_bit at FMC_DATAW0S3MU.B14;
    sbit  data15_FMC_DATAW0S3MU_bit at FMC_DATAW0S3MU.B15;
    sbit  data16_FMC_DATAW0S3MU_bit at FMC_DATAW0S3MU.B16;
    sbit  data17_FMC_DATAW0S3MU_bit at FMC_DATAW0S3MU.B17;
    sbit  data18_FMC_DATAW0S3MU_bit at FMC_DATAW0S3MU.B18;
    sbit  data19_FMC_DATAW0S3MU_bit at FMC_DATAW0S3MU.B19;
    sbit  data20_FMC_DATAW0S3MU_bit at FMC_DATAW0S3MU.B20;
    sbit  data21_FMC_DATAW0S3MU_bit at FMC_DATAW0S3MU.B21;
    sbit  data22_FMC_DATAW0S3MU_bit at FMC_DATAW0S3MU.B22;
    sbit  data23_FMC_DATAW0S3MU_bit at FMC_DATAW0S3MU.B23;
    sbit  data24_FMC_DATAW0S3MU_bit at FMC_DATAW0S3MU.B24;
    sbit  data25_FMC_DATAW0S3MU_bit at FMC_DATAW0S3MU.B25;
    sbit  data26_FMC_DATAW0S3MU_bit at FMC_DATAW0S3MU.B26;
    sbit  data27_FMC_DATAW0S3MU_bit at FMC_DATAW0S3MU.B27;
    sbit  data28_FMC_DATAW0S3MU_bit at FMC_DATAW0S3MU.B28;
    sbit  data29_FMC_DATAW0S3MU_bit at FMC_DATAW0S3MU.B29;
    sbit  data30_FMC_DATAW0S3MU_bit at FMC_DATAW0S3MU.B30;
    sbit  data31_FMC_DATAW0S3MU_bit at FMC_DATAW0S3MU.B31;

sfr unsigned long   volatile FMC_DATAW0S0ML       absolute 0x4001F208;
    sbit  data0_FMC_DATAW0S0ML_bit at FMC_DATAW0S0ML.B0;
    sbit  data1_FMC_DATAW0S0ML_bit at FMC_DATAW0S0ML.B1;
    sbit  data2_FMC_DATAW0S0ML_bit at FMC_DATAW0S0ML.B2;
    sbit  data3_FMC_DATAW0S0ML_bit at FMC_DATAW0S0ML.B3;
    sbit  data4_FMC_DATAW0S0ML_bit at FMC_DATAW0S0ML.B4;
    sbit  data5_FMC_DATAW0S0ML_bit at FMC_DATAW0S0ML.B5;
    sbit  data6_FMC_DATAW0S0ML_bit at FMC_DATAW0S0ML.B6;
    sbit  data7_FMC_DATAW0S0ML_bit at FMC_DATAW0S0ML.B7;
    sbit  data8_FMC_DATAW0S0ML_bit at FMC_DATAW0S0ML.B8;
    sbit  data9_FMC_DATAW0S0ML_bit at FMC_DATAW0S0ML.B9;
    sbit  data10_FMC_DATAW0S0ML_bit at FMC_DATAW0S0ML.B10;
    sbit  data11_FMC_DATAW0S0ML_bit at FMC_DATAW0S0ML.B11;
    sbit  data12_FMC_DATAW0S0ML_bit at FMC_DATAW0S0ML.B12;
    sbit  data13_FMC_DATAW0S0ML_bit at FMC_DATAW0S0ML.B13;
    sbit  data14_FMC_DATAW0S0ML_bit at FMC_DATAW0S0ML.B14;
    sbit  data15_FMC_DATAW0S0ML_bit at FMC_DATAW0S0ML.B15;
    sbit  data16_FMC_DATAW0S0ML_bit at FMC_DATAW0S0ML.B16;
    sbit  data17_FMC_DATAW0S0ML_bit at FMC_DATAW0S0ML.B17;
    sbit  data18_FMC_DATAW0S0ML_bit at FMC_DATAW0S0ML.B18;
    sbit  data19_FMC_DATAW0S0ML_bit at FMC_DATAW0S0ML.B19;
    sbit  data20_FMC_DATAW0S0ML_bit at FMC_DATAW0S0ML.B20;
    sbit  data21_FMC_DATAW0S0ML_bit at FMC_DATAW0S0ML.B21;
    sbit  data22_FMC_DATAW0S0ML_bit at FMC_DATAW0S0ML.B22;
    sbit  data23_FMC_DATAW0S0ML_bit at FMC_DATAW0S0ML.B23;
    sbit  data24_FMC_DATAW0S0ML_bit at FMC_DATAW0S0ML.B24;
    sbit  data25_FMC_DATAW0S0ML_bit at FMC_DATAW0S0ML.B25;
    sbit  data26_FMC_DATAW0S0ML_bit at FMC_DATAW0S0ML.B26;
    sbit  data27_FMC_DATAW0S0ML_bit at FMC_DATAW0S0ML.B27;
    sbit  data28_FMC_DATAW0S0ML_bit at FMC_DATAW0S0ML.B28;
    sbit  data29_FMC_DATAW0S0ML_bit at FMC_DATAW0S0ML.B29;
    sbit  data30_FMC_DATAW0S0ML_bit at FMC_DATAW0S0ML.B30;
    sbit  data31_FMC_DATAW0S0ML_bit at FMC_DATAW0S0ML.B31;

sfr unsigned long   volatile FMC_DATAW0S1ML       absolute 0x4001F218;
    sbit  data0_FMC_DATAW0S1ML_bit at FMC_DATAW0S1ML.B0;
    sbit  data1_FMC_DATAW0S1ML_bit at FMC_DATAW0S1ML.B1;
    sbit  data2_FMC_DATAW0S1ML_bit at FMC_DATAW0S1ML.B2;
    sbit  data3_FMC_DATAW0S1ML_bit at FMC_DATAW0S1ML.B3;
    sbit  data4_FMC_DATAW0S1ML_bit at FMC_DATAW0S1ML.B4;
    sbit  data5_FMC_DATAW0S1ML_bit at FMC_DATAW0S1ML.B5;
    sbit  data6_FMC_DATAW0S1ML_bit at FMC_DATAW0S1ML.B6;
    sbit  data7_FMC_DATAW0S1ML_bit at FMC_DATAW0S1ML.B7;
    sbit  data8_FMC_DATAW0S1ML_bit at FMC_DATAW0S1ML.B8;
    sbit  data9_FMC_DATAW0S1ML_bit at FMC_DATAW0S1ML.B9;
    sbit  data10_FMC_DATAW0S1ML_bit at FMC_DATAW0S1ML.B10;
    sbit  data11_FMC_DATAW0S1ML_bit at FMC_DATAW0S1ML.B11;
    sbit  data12_FMC_DATAW0S1ML_bit at FMC_DATAW0S1ML.B12;
    sbit  data13_FMC_DATAW0S1ML_bit at FMC_DATAW0S1ML.B13;
    sbit  data14_FMC_DATAW0S1ML_bit at FMC_DATAW0S1ML.B14;
    sbit  data15_FMC_DATAW0S1ML_bit at FMC_DATAW0S1ML.B15;
    sbit  data16_FMC_DATAW0S1ML_bit at FMC_DATAW0S1ML.B16;
    sbit  data17_FMC_DATAW0S1ML_bit at FMC_DATAW0S1ML.B17;
    sbit  data18_FMC_DATAW0S1ML_bit at FMC_DATAW0S1ML.B18;
    sbit  data19_FMC_DATAW0S1ML_bit at FMC_DATAW0S1ML.B19;
    sbit  data20_FMC_DATAW0S1ML_bit at FMC_DATAW0S1ML.B20;
    sbit  data21_FMC_DATAW0S1ML_bit at FMC_DATAW0S1ML.B21;
    sbit  data22_FMC_DATAW0S1ML_bit at FMC_DATAW0S1ML.B22;
    sbit  data23_FMC_DATAW0S1ML_bit at FMC_DATAW0S1ML.B23;
    sbit  data24_FMC_DATAW0S1ML_bit at FMC_DATAW0S1ML.B24;
    sbit  data25_FMC_DATAW0S1ML_bit at FMC_DATAW0S1ML.B25;
    sbit  data26_FMC_DATAW0S1ML_bit at FMC_DATAW0S1ML.B26;
    sbit  data27_FMC_DATAW0S1ML_bit at FMC_DATAW0S1ML.B27;
    sbit  data28_FMC_DATAW0S1ML_bit at FMC_DATAW0S1ML.B28;
    sbit  data29_FMC_DATAW0S1ML_bit at FMC_DATAW0S1ML.B29;
    sbit  data30_FMC_DATAW0S1ML_bit at FMC_DATAW0S1ML.B30;
    sbit  data31_FMC_DATAW0S1ML_bit at FMC_DATAW0S1ML.B31;

sfr unsigned long   volatile FMC_DATAW0S2ML       absolute 0x4001F228;
    sbit  data0_FMC_DATAW0S2ML_bit at FMC_DATAW0S2ML.B0;
    sbit  data1_FMC_DATAW0S2ML_bit at FMC_DATAW0S2ML.B1;
    sbit  data2_FMC_DATAW0S2ML_bit at FMC_DATAW0S2ML.B2;
    sbit  data3_FMC_DATAW0S2ML_bit at FMC_DATAW0S2ML.B3;
    sbit  data4_FMC_DATAW0S2ML_bit at FMC_DATAW0S2ML.B4;
    sbit  data5_FMC_DATAW0S2ML_bit at FMC_DATAW0S2ML.B5;
    sbit  data6_FMC_DATAW0S2ML_bit at FMC_DATAW0S2ML.B6;
    sbit  data7_FMC_DATAW0S2ML_bit at FMC_DATAW0S2ML.B7;
    sbit  data8_FMC_DATAW0S2ML_bit at FMC_DATAW0S2ML.B8;
    sbit  data9_FMC_DATAW0S2ML_bit at FMC_DATAW0S2ML.B9;
    sbit  data10_FMC_DATAW0S2ML_bit at FMC_DATAW0S2ML.B10;
    sbit  data11_FMC_DATAW0S2ML_bit at FMC_DATAW0S2ML.B11;
    sbit  data12_FMC_DATAW0S2ML_bit at FMC_DATAW0S2ML.B12;
    sbit  data13_FMC_DATAW0S2ML_bit at FMC_DATAW0S2ML.B13;
    sbit  data14_FMC_DATAW0S2ML_bit at FMC_DATAW0S2ML.B14;
    sbit  data15_FMC_DATAW0S2ML_bit at FMC_DATAW0S2ML.B15;
    sbit  data16_FMC_DATAW0S2ML_bit at FMC_DATAW0S2ML.B16;
    sbit  data17_FMC_DATAW0S2ML_bit at FMC_DATAW0S2ML.B17;
    sbit  data18_FMC_DATAW0S2ML_bit at FMC_DATAW0S2ML.B18;
    sbit  data19_FMC_DATAW0S2ML_bit at FMC_DATAW0S2ML.B19;
    sbit  data20_FMC_DATAW0S2ML_bit at FMC_DATAW0S2ML.B20;
    sbit  data21_FMC_DATAW0S2ML_bit at FMC_DATAW0S2ML.B21;
    sbit  data22_FMC_DATAW0S2ML_bit at FMC_DATAW0S2ML.B22;
    sbit  data23_FMC_DATAW0S2ML_bit at FMC_DATAW0S2ML.B23;
    sbit  data24_FMC_DATAW0S2ML_bit at FMC_DATAW0S2ML.B24;
    sbit  data25_FMC_DATAW0S2ML_bit at FMC_DATAW0S2ML.B25;
    sbit  data26_FMC_DATAW0S2ML_bit at FMC_DATAW0S2ML.B26;
    sbit  data27_FMC_DATAW0S2ML_bit at FMC_DATAW0S2ML.B27;
    sbit  data28_FMC_DATAW0S2ML_bit at FMC_DATAW0S2ML.B28;
    sbit  data29_FMC_DATAW0S2ML_bit at FMC_DATAW0S2ML.B29;
    sbit  data30_FMC_DATAW0S2ML_bit at FMC_DATAW0S2ML.B30;
    sbit  data31_FMC_DATAW0S2ML_bit at FMC_DATAW0S2ML.B31;

sfr unsigned long   volatile FMC_DATAW0S3ML       absolute 0x4001F238;
    sbit  data0_FMC_DATAW0S3ML_bit at FMC_DATAW0S3ML.B0;
    sbit  data1_FMC_DATAW0S3ML_bit at FMC_DATAW0S3ML.B1;
    sbit  data2_FMC_DATAW0S3ML_bit at FMC_DATAW0S3ML.B2;
    sbit  data3_FMC_DATAW0S3ML_bit at FMC_DATAW0S3ML.B3;
    sbit  data4_FMC_DATAW0S3ML_bit at FMC_DATAW0S3ML.B4;
    sbit  data5_FMC_DATAW0S3ML_bit at FMC_DATAW0S3ML.B5;
    sbit  data6_FMC_DATAW0S3ML_bit at FMC_DATAW0S3ML.B6;
    sbit  data7_FMC_DATAW0S3ML_bit at FMC_DATAW0S3ML.B7;
    sbit  data8_FMC_DATAW0S3ML_bit at FMC_DATAW0S3ML.B8;
    sbit  data9_FMC_DATAW0S3ML_bit at FMC_DATAW0S3ML.B9;
    sbit  data10_FMC_DATAW0S3ML_bit at FMC_DATAW0S3ML.B10;
    sbit  data11_FMC_DATAW0S3ML_bit at FMC_DATAW0S3ML.B11;
    sbit  data12_FMC_DATAW0S3ML_bit at FMC_DATAW0S3ML.B12;
    sbit  data13_FMC_DATAW0S3ML_bit at FMC_DATAW0S3ML.B13;
    sbit  data14_FMC_DATAW0S3ML_bit at FMC_DATAW0S3ML.B14;
    sbit  data15_FMC_DATAW0S3ML_bit at FMC_DATAW0S3ML.B15;
    sbit  data16_FMC_DATAW0S3ML_bit at FMC_DATAW0S3ML.B16;
    sbit  data17_FMC_DATAW0S3ML_bit at FMC_DATAW0S3ML.B17;
    sbit  data18_FMC_DATAW0S3ML_bit at FMC_DATAW0S3ML.B18;
    sbit  data19_FMC_DATAW0S3ML_bit at FMC_DATAW0S3ML.B19;
    sbit  data20_FMC_DATAW0S3ML_bit at FMC_DATAW0S3ML.B20;
    sbit  data21_FMC_DATAW0S3ML_bit at FMC_DATAW0S3ML.B21;
    sbit  data22_FMC_DATAW0S3ML_bit at FMC_DATAW0S3ML.B22;
    sbit  data23_FMC_DATAW0S3ML_bit at FMC_DATAW0S3ML.B23;
    sbit  data24_FMC_DATAW0S3ML_bit at FMC_DATAW0S3ML.B24;
    sbit  data25_FMC_DATAW0S3ML_bit at FMC_DATAW0S3ML.B25;
    sbit  data26_FMC_DATAW0S3ML_bit at FMC_DATAW0S3ML.B26;
    sbit  data27_FMC_DATAW0S3ML_bit at FMC_DATAW0S3ML.B27;
    sbit  data28_FMC_DATAW0S3ML_bit at FMC_DATAW0S3ML.B28;
    sbit  data29_FMC_DATAW0S3ML_bit at FMC_DATAW0S3ML.B29;
    sbit  data30_FMC_DATAW0S3ML_bit at FMC_DATAW0S3ML.B30;
    sbit  data31_FMC_DATAW0S3ML_bit at FMC_DATAW0S3ML.B31;

sfr unsigned long   volatile FMC_DATAW0S0LM       absolute 0x4001F20C;
    sbit  data0_FMC_DATAW0S0LM_bit at FMC_DATAW0S0LM.B0;
    sbit  data1_FMC_DATAW0S0LM_bit at FMC_DATAW0S0LM.B1;
    sbit  data2_FMC_DATAW0S0LM_bit at FMC_DATAW0S0LM.B2;
    sbit  data3_FMC_DATAW0S0LM_bit at FMC_DATAW0S0LM.B3;
    sbit  data4_FMC_DATAW0S0LM_bit at FMC_DATAW0S0LM.B4;
    sbit  data5_FMC_DATAW0S0LM_bit at FMC_DATAW0S0LM.B5;
    sbit  data6_FMC_DATAW0S0LM_bit at FMC_DATAW0S0LM.B6;
    sbit  data7_FMC_DATAW0S0LM_bit at FMC_DATAW0S0LM.B7;
    sbit  data8_FMC_DATAW0S0LM_bit at FMC_DATAW0S0LM.B8;
    sbit  data9_FMC_DATAW0S0LM_bit at FMC_DATAW0S0LM.B9;
    sbit  data10_FMC_DATAW0S0LM_bit at FMC_DATAW0S0LM.B10;
    sbit  data11_FMC_DATAW0S0LM_bit at FMC_DATAW0S0LM.B11;
    sbit  data12_FMC_DATAW0S0LM_bit at FMC_DATAW0S0LM.B12;
    sbit  data13_FMC_DATAW0S0LM_bit at FMC_DATAW0S0LM.B13;
    sbit  data14_FMC_DATAW0S0LM_bit at FMC_DATAW0S0LM.B14;
    sbit  data15_FMC_DATAW0S0LM_bit at FMC_DATAW0S0LM.B15;
    sbit  data16_FMC_DATAW0S0LM_bit at FMC_DATAW0S0LM.B16;
    sbit  data17_FMC_DATAW0S0LM_bit at FMC_DATAW0S0LM.B17;
    sbit  data18_FMC_DATAW0S0LM_bit at FMC_DATAW0S0LM.B18;
    sbit  data19_FMC_DATAW0S0LM_bit at FMC_DATAW0S0LM.B19;
    sbit  data20_FMC_DATAW0S0LM_bit at FMC_DATAW0S0LM.B20;
    sbit  data21_FMC_DATAW0S0LM_bit at FMC_DATAW0S0LM.B21;
    sbit  data22_FMC_DATAW0S0LM_bit at FMC_DATAW0S0LM.B22;
    sbit  data23_FMC_DATAW0S0LM_bit at FMC_DATAW0S0LM.B23;
    sbit  data24_FMC_DATAW0S0LM_bit at FMC_DATAW0S0LM.B24;
    sbit  data25_FMC_DATAW0S0LM_bit at FMC_DATAW0S0LM.B25;
    sbit  data26_FMC_DATAW0S0LM_bit at FMC_DATAW0S0LM.B26;
    sbit  data27_FMC_DATAW0S0LM_bit at FMC_DATAW0S0LM.B27;
    sbit  data28_FMC_DATAW0S0LM_bit at FMC_DATAW0S0LM.B28;
    sbit  data29_FMC_DATAW0S0LM_bit at FMC_DATAW0S0LM.B29;
    sbit  data30_FMC_DATAW0S0LM_bit at FMC_DATAW0S0LM.B30;
    sbit  data31_FMC_DATAW0S0LM_bit at FMC_DATAW0S0LM.B31;

sfr unsigned long   volatile FMC_DATAW0S1LM       absolute 0x4001F21C;
    sbit  data0_FMC_DATAW0S1LM_bit at FMC_DATAW0S1LM.B0;
    sbit  data1_FMC_DATAW0S1LM_bit at FMC_DATAW0S1LM.B1;
    sbit  data2_FMC_DATAW0S1LM_bit at FMC_DATAW0S1LM.B2;
    sbit  data3_FMC_DATAW0S1LM_bit at FMC_DATAW0S1LM.B3;
    sbit  data4_FMC_DATAW0S1LM_bit at FMC_DATAW0S1LM.B4;
    sbit  data5_FMC_DATAW0S1LM_bit at FMC_DATAW0S1LM.B5;
    sbit  data6_FMC_DATAW0S1LM_bit at FMC_DATAW0S1LM.B6;
    sbit  data7_FMC_DATAW0S1LM_bit at FMC_DATAW0S1LM.B7;
    sbit  data8_FMC_DATAW0S1LM_bit at FMC_DATAW0S1LM.B8;
    sbit  data9_FMC_DATAW0S1LM_bit at FMC_DATAW0S1LM.B9;
    sbit  data10_FMC_DATAW0S1LM_bit at FMC_DATAW0S1LM.B10;
    sbit  data11_FMC_DATAW0S1LM_bit at FMC_DATAW0S1LM.B11;
    sbit  data12_FMC_DATAW0S1LM_bit at FMC_DATAW0S1LM.B12;
    sbit  data13_FMC_DATAW0S1LM_bit at FMC_DATAW0S1LM.B13;
    sbit  data14_FMC_DATAW0S1LM_bit at FMC_DATAW0S1LM.B14;
    sbit  data15_FMC_DATAW0S1LM_bit at FMC_DATAW0S1LM.B15;
    sbit  data16_FMC_DATAW0S1LM_bit at FMC_DATAW0S1LM.B16;
    sbit  data17_FMC_DATAW0S1LM_bit at FMC_DATAW0S1LM.B17;
    sbit  data18_FMC_DATAW0S1LM_bit at FMC_DATAW0S1LM.B18;
    sbit  data19_FMC_DATAW0S1LM_bit at FMC_DATAW0S1LM.B19;
    sbit  data20_FMC_DATAW0S1LM_bit at FMC_DATAW0S1LM.B20;
    sbit  data21_FMC_DATAW0S1LM_bit at FMC_DATAW0S1LM.B21;
    sbit  data22_FMC_DATAW0S1LM_bit at FMC_DATAW0S1LM.B22;
    sbit  data23_FMC_DATAW0S1LM_bit at FMC_DATAW0S1LM.B23;
    sbit  data24_FMC_DATAW0S1LM_bit at FMC_DATAW0S1LM.B24;
    sbit  data25_FMC_DATAW0S1LM_bit at FMC_DATAW0S1LM.B25;
    sbit  data26_FMC_DATAW0S1LM_bit at FMC_DATAW0S1LM.B26;
    sbit  data27_FMC_DATAW0S1LM_bit at FMC_DATAW0S1LM.B27;
    sbit  data28_FMC_DATAW0S1LM_bit at FMC_DATAW0S1LM.B28;
    sbit  data29_FMC_DATAW0S1LM_bit at FMC_DATAW0S1LM.B29;
    sbit  data30_FMC_DATAW0S1LM_bit at FMC_DATAW0S1LM.B30;
    sbit  data31_FMC_DATAW0S1LM_bit at FMC_DATAW0S1LM.B31;

sfr unsigned long   volatile FMC_DATAW0S2LM       absolute 0x4001F22C;
    sbit  data0_FMC_DATAW0S2LM_bit at FMC_DATAW0S2LM.B0;
    sbit  data1_FMC_DATAW0S2LM_bit at FMC_DATAW0S2LM.B1;
    sbit  data2_FMC_DATAW0S2LM_bit at FMC_DATAW0S2LM.B2;
    sbit  data3_FMC_DATAW0S2LM_bit at FMC_DATAW0S2LM.B3;
    sbit  data4_FMC_DATAW0S2LM_bit at FMC_DATAW0S2LM.B4;
    sbit  data5_FMC_DATAW0S2LM_bit at FMC_DATAW0S2LM.B5;
    sbit  data6_FMC_DATAW0S2LM_bit at FMC_DATAW0S2LM.B6;
    sbit  data7_FMC_DATAW0S2LM_bit at FMC_DATAW0S2LM.B7;
    sbit  data8_FMC_DATAW0S2LM_bit at FMC_DATAW0S2LM.B8;
    sbit  data9_FMC_DATAW0S2LM_bit at FMC_DATAW0S2LM.B9;
    sbit  data10_FMC_DATAW0S2LM_bit at FMC_DATAW0S2LM.B10;
    sbit  data11_FMC_DATAW0S2LM_bit at FMC_DATAW0S2LM.B11;
    sbit  data12_FMC_DATAW0S2LM_bit at FMC_DATAW0S2LM.B12;
    sbit  data13_FMC_DATAW0S2LM_bit at FMC_DATAW0S2LM.B13;
    sbit  data14_FMC_DATAW0S2LM_bit at FMC_DATAW0S2LM.B14;
    sbit  data15_FMC_DATAW0S2LM_bit at FMC_DATAW0S2LM.B15;
    sbit  data16_FMC_DATAW0S2LM_bit at FMC_DATAW0S2LM.B16;
    sbit  data17_FMC_DATAW0S2LM_bit at FMC_DATAW0S2LM.B17;
    sbit  data18_FMC_DATAW0S2LM_bit at FMC_DATAW0S2LM.B18;
    sbit  data19_FMC_DATAW0S2LM_bit at FMC_DATAW0S2LM.B19;
    sbit  data20_FMC_DATAW0S2LM_bit at FMC_DATAW0S2LM.B20;
    sbit  data21_FMC_DATAW0S2LM_bit at FMC_DATAW0S2LM.B21;
    sbit  data22_FMC_DATAW0S2LM_bit at FMC_DATAW0S2LM.B22;
    sbit  data23_FMC_DATAW0S2LM_bit at FMC_DATAW0S2LM.B23;
    sbit  data24_FMC_DATAW0S2LM_bit at FMC_DATAW0S2LM.B24;
    sbit  data25_FMC_DATAW0S2LM_bit at FMC_DATAW0S2LM.B25;
    sbit  data26_FMC_DATAW0S2LM_bit at FMC_DATAW0S2LM.B26;
    sbit  data27_FMC_DATAW0S2LM_bit at FMC_DATAW0S2LM.B27;
    sbit  data28_FMC_DATAW0S2LM_bit at FMC_DATAW0S2LM.B28;
    sbit  data29_FMC_DATAW0S2LM_bit at FMC_DATAW0S2LM.B29;
    sbit  data30_FMC_DATAW0S2LM_bit at FMC_DATAW0S2LM.B30;
    sbit  data31_FMC_DATAW0S2LM_bit at FMC_DATAW0S2LM.B31;

sfr unsigned long   volatile FMC_DATAW0S3LM       absolute 0x4001F23C;
    sbit  data0_FMC_DATAW0S3LM_bit at FMC_DATAW0S3LM.B0;
    sbit  data1_FMC_DATAW0S3LM_bit at FMC_DATAW0S3LM.B1;
    sbit  data2_FMC_DATAW0S3LM_bit at FMC_DATAW0S3LM.B2;
    sbit  data3_FMC_DATAW0S3LM_bit at FMC_DATAW0S3LM.B3;
    sbit  data4_FMC_DATAW0S3LM_bit at FMC_DATAW0S3LM.B4;
    sbit  data5_FMC_DATAW0S3LM_bit at FMC_DATAW0S3LM.B5;
    sbit  data6_FMC_DATAW0S3LM_bit at FMC_DATAW0S3LM.B6;
    sbit  data7_FMC_DATAW0S3LM_bit at FMC_DATAW0S3LM.B7;
    sbit  data8_FMC_DATAW0S3LM_bit at FMC_DATAW0S3LM.B8;
    sbit  data9_FMC_DATAW0S3LM_bit at FMC_DATAW0S3LM.B9;
    sbit  data10_FMC_DATAW0S3LM_bit at FMC_DATAW0S3LM.B10;
    sbit  data11_FMC_DATAW0S3LM_bit at FMC_DATAW0S3LM.B11;
    sbit  data12_FMC_DATAW0S3LM_bit at FMC_DATAW0S3LM.B12;
    sbit  data13_FMC_DATAW0S3LM_bit at FMC_DATAW0S3LM.B13;
    sbit  data14_FMC_DATAW0S3LM_bit at FMC_DATAW0S3LM.B14;
    sbit  data15_FMC_DATAW0S3LM_bit at FMC_DATAW0S3LM.B15;
    sbit  data16_FMC_DATAW0S3LM_bit at FMC_DATAW0S3LM.B16;
    sbit  data17_FMC_DATAW0S3LM_bit at FMC_DATAW0S3LM.B17;
    sbit  data18_FMC_DATAW0S3LM_bit at FMC_DATAW0S3LM.B18;
    sbit  data19_FMC_DATAW0S3LM_bit at FMC_DATAW0S3LM.B19;
    sbit  data20_FMC_DATAW0S3LM_bit at FMC_DATAW0S3LM.B20;
    sbit  data21_FMC_DATAW0S3LM_bit at FMC_DATAW0S3LM.B21;
    sbit  data22_FMC_DATAW0S3LM_bit at FMC_DATAW0S3LM.B22;
    sbit  data23_FMC_DATAW0S3LM_bit at FMC_DATAW0S3LM.B23;
    sbit  data24_FMC_DATAW0S3LM_bit at FMC_DATAW0S3LM.B24;
    sbit  data25_FMC_DATAW0S3LM_bit at FMC_DATAW0S3LM.B25;
    sbit  data26_FMC_DATAW0S3LM_bit at FMC_DATAW0S3LM.B26;
    sbit  data27_FMC_DATAW0S3LM_bit at FMC_DATAW0S3LM.B27;
    sbit  data28_FMC_DATAW0S3LM_bit at FMC_DATAW0S3LM.B28;
    sbit  data29_FMC_DATAW0S3LM_bit at FMC_DATAW0S3LM.B29;
    sbit  data30_FMC_DATAW0S3LM_bit at FMC_DATAW0S3LM.B30;
    sbit  data31_FMC_DATAW0S3LM_bit at FMC_DATAW0S3LM.B31;

sfr unsigned long   volatile FMC_DATAW1S0UM       absolute 0x4001F240;
    sbit  data0_FMC_DATAW1S0UM_bit at FMC_DATAW1S0UM.B0;
    sbit  data1_FMC_DATAW1S0UM_bit at FMC_DATAW1S0UM.B1;
    sbit  data2_FMC_DATAW1S0UM_bit at FMC_DATAW1S0UM.B2;
    sbit  data3_FMC_DATAW1S0UM_bit at FMC_DATAW1S0UM.B3;
    sbit  data4_FMC_DATAW1S0UM_bit at FMC_DATAW1S0UM.B4;
    sbit  data5_FMC_DATAW1S0UM_bit at FMC_DATAW1S0UM.B5;
    sbit  data6_FMC_DATAW1S0UM_bit at FMC_DATAW1S0UM.B6;
    sbit  data7_FMC_DATAW1S0UM_bit at FMC_DATAW1S0UM.B7;
    sbit  data8_FMC_DATAW1S0UM_bit at FMC_DATAW1S0UM.B8;
    sbit  data9_FMC_DATAW1S0UM_bit at FMC_DATAW1S0UM.B9;
    sbit  data10_FMC_DATAW1S0UM_bit at FMC_DATAW1S0UM.B10;
    sbit  data11_FMC_DATAW1S0UM_bit at FMC_DATAW1S0UM.B11;
    sbit  data12_FMC_DATAW1S0UM_bit at FMC_DATAW1S0UM.B12;
    sbit  data13_FMC_DATAW1S0UM_bit at FMC_DATAW1S0UM.B13;
    sbit  data14_FMC_DATAW1S0UM_bit at FMC_DATAW1S0UM.B14;
    sbit  data15_FMC_DATAW1S0UM_bit at FMC_DATAW1S0UM.B15;
    sbit  data16_FMC_DATAW1S0UM_bit at FMC_DATAW1S0UM.B16;
    sbit  data17_FMC_DATAW1S0UM_bit at FMC_DATAW1S0UM.B17;
    sbit  data18_FMC_DATAW1S0UM_bit at FMC_DATAW1S0UM.B18;
    sbit  data19_FMC_DATAW1S0UM_bit at FMC_DATAW1S0UM.B19;
    sbit  data20_FMC_DATAW1S0UM_bit at FMC_DATAW1S0UM.B20;
    sbit  data21_FMC_DATAW1S0UM_bit at FMC_DATAW1S0UM.B21;
    sbit  data22_FMC_DATAW1S0UM_bit at FMC_DATAW1S0UM.B22;
    sbit  data23_FMC_DATAW1S0UM_bit at FMC_DATAW1S0UM.B23;
    sbit  data24_FMC_DATAW1S0UM_bit at FMC_DATAW1S0UM.B24;
    sbit  data25_FMC_DATAW1S0UM_bit at FMC_DATAW1S0UM.B25;
    sbit  data26_FMC_DATAW1S0UM_bit at FMC_DATAW1S0UM.B26;
    sbit  data27_FMC_DATAW1S0UM_bit at FMC_DATAW1S0UM.B27;
    sbit  data28_FMC_DATAW1S0UM_bit at FMC_DATAW1S0UM.B28;
    sbit  data29_FMC_DATAW1S0UM_bit at FMC_DATAW1S0UM.B29;
    sbit  data30_FMC_DATAW1S0UM_bit at FMC_DATAW1S0UM.B30;
    sbit  data31_FMC_DATAW1S0UM_bit at FMC_DATAW1S0UM.B31;

sfr unsigned long   volatile FMC_DATAW1S1UM       absolute 0x4001F250;
    sbit  data0_FMC_DATAW1S1UM_bit at FMC_DATAW1S1UM.B0;
    sbit  data1_FMC_DATAW1S1UM_bit at FMC_DATAW1S1UM.B1;
    sbit  data2_FMC_DATAW1S1UM_bit at FMC_DATAW1S1UM.B2;
    sbit  data3_FMC_DATAW1S1UM_bit at FMC_DATAW1S1UM.B3;
    sbit  data4_FMC_DATAW1S1UM_bit at FMC_DATAW1S1UM.B4;
    sbit  data5_FMC_DATAW1S1UM_bit at FMC_DATAW1S1UM.B5;
    sbit  data6_FMC_DATAW1S1UM_bit at FMC_DATAW1S1UM.B6;
    sbit  data7_FMC_DATAW1S1UM_bit at FMC_DATAW1S1UM.B7;
    sbit  data8_FMC_DATAW1S1UM_bit at FMC_DATAW1S1UM.B8;
    sbit  data9_FMC_DATAW1S1UM_bit at FMC_DATAW1S1UM.B9;
    sbit  data10_FMC_DATAW1S1UM_bit at FMC_DATAW1S1UM.B10;
    sbit  data11_FMC_DATAW1S1UM_bit at FMC_DATAW1S1UM.B11;
    sbit  data12_FMC_DATAW1S1UM_bit at FMC_DATAW1S1UM.B12;
    sbit  data13_FMC_DATAW1S1UM_bit at FMC_DATAW1S1UM.B13;
    sbit  data14_FMC_DATAW1S1UM_bit at FMC_DATAW1S1UM.B14;
    sbit  data15_FMC_DATAW1S1UM_bit at FMC_DATAW1S1UM.B15;
    sbit  data16_FMC_DATAW1S1UM_bit at FMC_DATAW1S1UM.B16;
    sbit  data17_FMC_DATAW1S1UM_bit at FMC_DATAW1S1UM.B17;
    sbit  data18_FMC_DATAW1S1UM_bit at FMC_DATAW1S1UM.B18;
    sbit  data19_FMC_DATAW1S1UM_bit at FMC_DATAW1S1UM.B19;
    sbit  data20_FMC_DATAW1S1UM_bit at FMC_DATAW1S1UM.B20;
    sbit  data21_FMC_DATAW1S1UM_bit at FMC_DATAW1S1UM.B21;
    sbit  data22_FMC_DATAW1S1UM_bit at FMC_DATAW1S1UM.B22;
    sbit  data23_FMC_DATAW1S1UM_bit at FMC_DATAW1S1UM.B23;
    sbit  data24_FMC_DATAW1S1UM_bit at FMC_DATAW1S1UM.B24;
    sbit  data25_FMC_DATAW1S1UM_bit at FMC_DATAW1S1UM.B25;
    sbit  data26_FMC_DATAW1S1UM_bit at FMC_DATAW1S1UM.B26;
    sbit  data27_FMC_DATAW1S1UM_bit at FMC_DATAW1S1UM.B27;
    sbit  data28_FMC_DATAW1S1UM_bit at FMC_DATAW1S1UM.B28;
    sbit  data29_FMC_DATAW1S1UM_bit at FMC_DATAW1S1UM.B29;
    sbit  data30_FMC_DATAW1S1UM_bit at FMC_DATAW1S1UM.B30;
    sbit  data31_FMC_DATAW1S1UM_bit at FMC_DATAW1S1UM.B31;

sfr unsigned long   volatile FMC_DATAW1S2UM       absolute 0x4001F260;
    sbit  data0_FMC_DATAW1S2UM_bit at FMC_DATAW1S2UM.B0;
    sbit  data1_FMC_DATAW1S2UM_bit at FMC_DATAW1S2UM.B1;
    sbit  data2_FMC_DATAW1S2UM_bit at FMC_DATAW1S2UM.B2;
    sbit  data3_FMC_DATAW1S2UM_bit at FMC_DATAW1S2UM.B3;
    sbit  data4_FMC_DATAW1S2UM_bit at FMC_DATAW1S2UM.B4;
    sbit  data5_FMC_DATAW1S2UM_bit at FMC_DATAW1S2UM.B5;
    sbit  data6_FMC_DATAW1S2UM_bit at FMC_DATAW1S2UM.B6;
    sbit  data7_FMC_DATAW1S2UM_bit at FMC_DATAW1S2UM.B7;
    sbit  data8_FMC_DATAW1S2UM_bit at FMC_DATAW1S2UM.B8;
    sbit  data9_FMC_DATAW1S2UM_bit at FMC_DATAW1S2UM.B9;
    sbit  data10_FMC_DATAW1S2UM_bit at FMC_DATAW1S2UM.B10;
    sbit  data11_FMC_DATAW1S2UM_bit at FMC_DATAW1S2UM.B11;
    sbit  data12_FMC_DATAW1S2UM_bit at FMC_DATAW1S2UM.B12;
    sbit  data13_FMC_DATAW1S2UM_bit at FMC_DATAW1S2UM.B13;
    sbit  data14_FMC_DATAW1S2UM_bit at FMC_DATAW1S2UM.B14;
    sbit  data15_FMC_DATAW1S2UM_bit at FMC_DATAW1S2UM.B15;
    sbit  data16_FMC_DATAW1S2UM_bit at FMC_DATAW1S2UM.B16;
    sbit  data17_FMC_DATAW1S2UM_bit at FMC_DATAW1S2UM.B17;
    sbit  data18_FMC_DATAW1S2UM_bit at FMC_DATAW1S2UM.B18;
    sbit  data19_FMC_DATAW1S2UM_bit at FMC_DATAW1S2UM.B19;
    sbit  data20_FMC_DATAW1S2UM_bit at FMC_DATAW1S2UM.B20;
    sbit  data21_FMC_DATAW1S2UM_bit at FMC_DATAW1S2UM.B21;
    sbit  data22_FMC_DATAW1S2UM_bit at FMC_DATAW1S2UM.B22;
    sbit  data23_FMC_DATAW1S2UM_bit at FMC_DATAW1S2UM.B23;
    sbit  data24_FMC_DATAW1S2UM_bit at FMC_DATAW1S2UM.B24;
    sbit  data25_FMC_DATAW1S2UM_bit at FMC_DATAW1S2UM.B25;
    sbit  data26_FMC_DATAW1S2UM_bit at FMC_DATAW1S2UM.B26;
    sbit  data27_FMC_DATAW1S2UM_bit at FMC_DATAW1S2UM.B27;
    sbit  data28_FMC_DATAW1S2UM_bit at FMC_DATAW1S2UM.B28;
    sbit  data29_FMC_DATAW1S2UM_bit at FMC_DATAW1S2UM.B29;
    sbit  data30_FMC_DATAW1S2UM_bit at FMC_DATAW1S2UM.B30;
    sbit  data31_FMC_DATAW1S2UM_bit at FMC_DATAW1S2UM.B31;

sfr unsigned long   volatile FMC_DATAW1S3UM       absolute 0x4001F270;
    sbit  data0_FMC_DATAW1S3UM_bit at FMC_DATAW1S3UM.B0;
    sbit  data1_FMC_DATAW1S3UM_bit at FMC_DATAW1S3UM.B1;
    sbit  data2_FMC_DATAW1S3UM_bit at FMC_DATAW1S3UM.B2;
    sbit  data3_FMC_DATAW1S3UM_bit at FMC_DATAW1S3UM.B3;
    sbit  data4_FMC_DATAW1S3UM_bit at FMC_DATAW1S3UM.B4;
    sbit  data5_FMC_DATAW1S3UM_bit at FMC_DATAW1S3UM.B5;
    sbit  data6_FMC_DATAW1S3UM_bit at FMC_DATAW1S3UM.B6;
    sbit  data7_FMC_DATAW1S3UM_bit at FMC_DATAW1S3UM.B7;
    sbit  data8_FMC_DATAW1S3UM_bit at FMC_DATAW1S3UM.B8;
    sbit  data9_FMC_DATAW1S3UM_bit at FMC_DATAW1S3UM.B9;
    sbit  data10_FMC_DATAW1S3UM_bit at FMC_DATAW1S3UM.B10;
    sbit  data11_FMC_DATAW1S3UM_bit at FMC_DATAW1S3UM.B11;
    sbit  data12_FMC_DATAW1S3UM_bit at FMC_DATAW1S3UM.B12;
    sbit  data13_FMC_DATAW1S3UM_bit at FMC_DATAW1S3UM.B13;
    sbit  data14_FMC_DATAW1S3UM_bit at FMC_DATAW1S3UM.B14;
    sbit  data15_FMC_DATAW1S3UM_bit at FMC_DATAW1S3UM.B15;
    sbit  data16_FMC_DATAW1S3UM_bit at FMC_DATAW1S3UM.B16;
    sbit  data17_FMC_DATAW1S3UM_bit at FMC_DATAW1S3UM.B17;
    sbit  data18_FMC_DATAW1S3UM_bit at FMC_DATAW1S3UM.B18;
    sbit  data19_FMC_DATAW1S3UM_bit at FMC_DATAW1S3UM.B19;
    sbit  data20_FMC_DATAW1S3UM_bit at FMC_DATAW1S3UM.B20;
    sbit  data21_FMC_DATAW1S3UM_bit at FMC_DATAW1S3UM.B21;
    sbit  data22_FMC_DATAW1S3UM_bit at FMC_DATAW1S3UM.B22;
    sbit  data23_FMC_DATAW1S3UM_bit at FMC_DATAW1S3UM.B23;
    sbit  data24_FMC_DATAW1S3UM_bit at FMC_DATAW1S3UM.B24;
    sbit  data25_FMC_DATAW1S3UM_bit at FMC_DATAW1S3UM.B25;
    sbit  data26_FMC_DATAW1S3UM_bit at FMC_DATAW1S3UM.B26;
    sbit  data27_FMC_DATAW1S3UM_bit at FMC_DATAW1S3UM.B27;
    sbit  data28_FMC_DATAW1S3UM_bit at FMC_DATAW1S3UM.B28;
    sbit  data29_FMC_DATAW1S3UM_bit at FMC_DATAW1S3UM.B29;
    sbit  data30_FMC_DATAW1S3UM_bit at FMC_DATAW1S3UM.B30;
    sbit  data31_FMC_DATAW1S3UM_bit at FMC_DATAW1S3UM.B31;

sfr unsigned long   volatile FMC_DATAW1S0MU       absolute 0x4001F244;
    sbit  data0_FMC_DATAW1S0MU_bit at FMC_DATAW1S0MU.B0;
    sbit  data1_FMC_DATAW1S0MU_bit at FMC_DATAW1S0MU.B1;
    sbit  data2_FMC_DATAW1S0MU_bit at FMC_DATAW1S0MU.B2;
    sbit  data3_FMC_DATAW1S0MU_bit at FMC_DATAW1S0MU.B3;
    sbit  data4_FMC_DATAW1S0MU_bit at FMC_DATAW1S0MU.B4;
    sbit  data5_FMC_DATAW1S0MU_bit at FMC_DATAW1S0MU.B5;
    sbit  data6_FMC_DATAW1S0MU_bit at FMC_DATAW1S0MU.B6;
    sbit  data7_FMC_DATAW1S0MU_bit at FMC_DATAW1S0MU.B7;
    sbit  data8_FMC_DATAW1S0MU_bit at FMC_DATAW1S0MU.B8;
    sbit  data9_FMC_DATAW1S0MU_bit at FMC_DATAW1S0MU.B9;
    sbit  data10_FMC_DATAW1S0MU_bit at FMC_DATAW1S0MU.B10;
    sbit  data11_FMC_DATAW1S0MU_bit at FMC_DATAW1S0MU.B11;
    sbit  data12_FMC_DATAW1S0MU_bit at FMC_DATAW1S0MU.B12;
    sbit  data13_FMC_DATAW1S0MU_bit at FMC_DATAW1S0MU.B13;
    sbit  data14_FMC_DATAW1S0MU_bit at FMC_DATAW1S0MU.B14;
    sbit  data15_FMC_DATAW1S0MU_bit at FMC_DATAW1S0MU.B15;
    sbit  data16_FMC_DATAW1S0MU_bit at FMC_DATAW1S0MU.B16;
    sbit  data17_FMC_DATAW1S0MU_bit at FMC_DATAW1S0MU.B17;
    sbit  data18_FMC_DATAW1S0MU_bit at FMC_DATAW1S0MU.B18;
    sbit  data19_FMC_DATAW1S0MU_bit at FMC_DATAW1S0MU.B19;
    sbit  data20_FMC_DATAW1S0MU_bit at FMC_DATAW1S0MU.B20;
    sbit  data21_FMC_DATAW1S0MU_bit at FMC_DATAW1S0MU.B21;
    sbit  data22_FMC_DATAW1S0MU_bit at FMC_DATAW1S0MU.B22;
    sbit  data23_FMC_DATAW1S0MU_bit at FMC_DATAW1S0MU.B23;
    sbit  data24_FMC_DATAW1S0MU_bit at FMC_DATAW1S0MU.B24;
    sbit  data25_FMC_DATAW1S0MU_bit at FMC_DATAW1S0MU.B25;
    sbit  data26_FMC_DATAW1S0MU_bit at FMC_DATAW1S0MU.B26;
    sbit  data27_FMC_DATAW1S0MU_bit at FMC_DATAW1S0MU.B27;
    sbit  data28_FMC_DATAW1S0MU_bit at FMC_DATAW1S0MU.B28;
    sbit  data29_FMC_DATAW1S0MU_bit at FMC_DATAW1S0MU.B29;
    sbit  data30_FMC_DATAW1S0MU_bit at FMC_DATAW1S0MU.B30;
    sbit  data31_FMC_DATAW1S0MU_bit at FMC_DATAW1S0MU.B31;

sfr unsigned long   volatile FMC_DATAW1S1MU       absolute 0x4001F254;
    sbit  data0_FMC_DATAW1S1MU_bit at FMC_DATAW1S1MU.B0;
    sbit  data1_FMC_DATAW1S1MU_bit at FMC_DATAW1S1MU.B1;
    sbit  data2_FMC_DATAW1S1MU_bit at FMC_DATAW1S1MU.B2;
    sbit  data3_FMC_DATAW1S1MU_bit at FMC_DATAW1S1MU.B3;
    sbit  data4_FMC_DATAW1S1MU_bit at FMC_DATAW1S1MU.B4;
    sbit  data5_FMC_DATAW1S1MU_bit at FMC_DATAW1S1MU.B5;
    sbit  data6_FMC_DATAW1S1MU_bit at FMC_DATAW1S1MU.B6;
    sbit  data7_FMC_DATAW1S1MU_bit at FMC_DATAW1S1MU.B7;
    sbit  data8_FMC_DATAW1S1MU_bit at FMC_DATAW1S1MU.B8;
    sbit  data9_FMC_DATAW1S1MU_bit at FMC_DATAW1S1MU.B9;
    sbit  data10_FMC_DATAW1S1MU_bit at FMC_DATAW1S1MU.B10;
    sbit  data11_FMC_DATAW1S1MU_bit at FMC_DATAW1S1MU.B11;
    sbit  data12_FMC_DATAW1S1MU_bit at FMC_DATAW1S1MU.B12;
    sbit  data13_FMC_DATAW1S1MU_bit at FMC_DATAW1S1MU.B13;
    sbit  data14_FMC_DATAW1S1MU_bit at FMC_DATAW1S1MU.B14;
    sbit  data15_FMC_DATAW1S1MU_bit at FMC_DATAW1S1MU.B15;
    sbit  data16_FMC_DATAW1S1MU_bit at FMC_DATAW1S1MU.B16;
    sbit  data17_FMC_DATAW1S1MU_bit at FMC_DATAW1S1MU.B17;
    sbit  data18_FMC_DATAW1S1MU_bit at FMC_DATAW1S1MU.B18;
    sbit  data19_FMC_DATAW1S1MU_bit at FMC_DATAW1S1MU.B19;
    sbit  data20_FMC_DATAW1S1MU_bit at FMC_DATAW1S1MU.B20;
    sbit  data21_FMC_DATAW1S1MU_bit at FMC_DATAW1S1MU.B21;
    sbit  data22_FMC_DATAW1S1MU_bit at FMC_DATAW1S1MU.B22;
    sbit  data23_FMC_DATAW1S1MU_bit at FMC_DATAW1S1MU.B23;
    sbit  data24_FMC_DATAW1S1MU_bit at FMC_DATAW1S1MU.B24;
    sbit  data25_FMC_DATAW1S1MU_bit at FMC_DATAW1S1MU.B25;
    sbit  data26_FMC_DATAW1S1MU_bit at FMC_DATAW1S1MU.B26;
    sbit  data27_FMC_DATAW1S1MU_bit at FMC_DATAW1S1MU.B27;
    sbit  data28_FMC_DATAW1S1MU_bit at FMC_DATAW1S1MU.B28;
    sbit  data29_FMC_DATAW1S1MU_bit at FMC_DATAW1S1MU.B29;
    sbit  data30_FMC_DATAW1S1MU_bit at FMC_DATAW1S1MU.B30;
    sbit  data31_FMC_DATAW1S1MU_bit at FMC_DATAW1S1MU.B31;

sfr unsigned long   volatile FMC_DATAW1S2MU       absolute 0x4001F264;
    sbit  data0_FMC_DATAW1S2MU_bit at FMC_DATAW1S2MU.B0;
    sbit  data1_FMC_DATAW1S2MU_bit at FMC_DATAW1S2MU.B1;
    sbit  data2_FMC_DATAW1S2MU_bit at FMC_DATAW1S2MU.B2;
    sbit  data3_FMC_DATAW1S2MU_bit at FMC_DATAW1S2MU.B3;
    sbit  data4_FMC_DATAW1S2MU_bit at FMC_DATAW1S2MU.B4;
    sbit  data5_FMC_DATAW1S2MU_bit at FMC_DATAW1S2MU.B5;
    sbit  data6_FMC_DATAW1S2MU_bit at FMC_DATAW1S2MU.B6;
    sbit  data7_FMC_DATAW1S2MU_bit at FMC_DATAW1S2MU.B7;
    sbit  data8_FMC_DATAW1S2MU_bit at FMC_DATAW1S2MU.B8;
    sbit  data9_FMC_DATAW1S2MU_bit at FMC_DATAW1S2MU.B9;
    sbit  data10_FMC_DATAW1S2MU_bit at FMC_DATAW1S2MU.B10;
    sbit  data11_FMC_DATAW1S2MU_bit at FMC_DATAW1S2MU.B11;
    sbit  data12_FMC_DATAW1S2MU_bit at FMC_DATAW1S2MU.B12;
    sbit  data13_FMC_DATAW1S2MU_bit at FMC_DATAW1S2MU.B13;
    sbit  data14_FMC_DATAW1S2MU_bit at FMC_DATAW1S2MU.B14;
    sbit  data15_FMC_DATAW1S2MU_bit at FMC_DATAW1S2MU.B15;
    sbit  data16_FMC_DATAW1S2MU_bit at FMC_DATAW1S2MU.B16;
    sbit  data17_FMC_DATAW1S2MU_bit at FMC_DATAW1S2MU.B17;
    sbit  data18_FMC_DATAW1S2MU_bit at FMC_DATAW1S2MU.B18;
    sbit  data19_FMC_DATAW1S2MU_bit at FMC_DATAW1S2MU.B19;
    sbit  data20_FMC_DATAW1S2MU_bit at FMC_DATAW1S2MU.B20;
    sbit  data21_FMC_DATAW1S2MU_bit at FMC_DATAW1S2MU.B21;
    sbit  data22_FMC_DATAW1S2MU_bit at FMC_DATAW1S2MU.B22;
    sbit  data23_FMC_DATAW1S2MU_bit at FMC_DATAW1S2MU.B23;
    sbit  data24_FMC_DATAW1S2MU_bit at FMC_DATAW1S2MU.B24;
    sbit  data25_FMC_DATAW1S2MU_bit at FMC_DATAW1S2MU.B25;
    sbit  data26_FMC_DATAW1S2MU_bit at FMC_DATAW1S2MU.B26;
    sbit  data27_FMC_DATAW1S2MU_bit at FMC_DATAW1S2MU.B27;
    sbit  data28_FMC_DATAW1S2MU_bit at FMC_DATAW1S2MU.B28;
    sbit  data29_FMC_DATAW1S2MU_bit at FMC_DATAW1S2MU.B29;
    sbit  data30_FMC_DATAW1S2MU_bit at FMC_DATAW1S2MU.B30;
    sbit  data31_FMC_DATAW1S2MU_bit at FMC_DATAW1S2MU.B31;

sfr unsigned long   volatile FMC_DATAW1S3MU       absolute 0x4001F274;
    sbit  data0_FMC_DATAW1S3MU_bit at FMC_DATAW1S3MU.B0;
    sbit  data1_FMC_DATAW1S3MU_bit at FMC_DATAW1S3MU.B1;
    sbit  data2_FMC_DATAW1S3MU_bit at FMC_DATAW1S3MU.B2;
    sbit  data3_FMC_DATAW1S3MU_bit at FMC_DATAW1S3MU.B3;
    sbit  data4_FMC_DATAW1S3MU_bit at FMC_DATAW1S3MU.B4;
    sbit  data5_FMC_DATAW1S3MU_bit at FMC_DATAW1S3MU.B5;
    sbit  data6_FMC_DATAW1S3MU_bit at FMC_DATAW1S3MU.B6;
    sbit  data7_FMC_DATAW1S3MU_bit at FMC_DATAW1S3MU.B7;
    sbit  data8_FMC_DATAW1S3MU_bit at FMC_DATAW1S3MU.B8;
    sbit  data9_FMC_DATAW1S3MU_bit at FMC_DATAW1S3MU.B9;
    sbit  data10_FMC_DATAW1S3MU_bit at FMC_DATAW1S3MU.B10;
    sbit  data11_FMC_DATAW1S3MU_bit at FMC_DATAW1S3MU.B11;
    sbit  data12_FMC_DATAW1S3MU_bit at FMC_DATAW1S3MU.B12;
    sbit  data13_FMC_DATAW1S3MU_bit at FMC_DATAW1S3MU.B13;
    sbit  data14_FMC_DATAW1S3MU_bit at FMC_DATAW1S3MU.B14;
    sbit  data15_FMC_DATAW1S3MU_bit at FMC_DATAW1S3MU.B15;
    sbit  data16_FMC_DATAW1S3MU_bit at FMC_DATAW1S3MU.B16;
    sbit  data17_FMC_DATAW1S3MU_bit at FMC_DATAW1S3MU.B17;
    sbit  data18_FMC_DATAW1S3MU_bit at FMC_DATAW1S3MU.B18;
    sbit  data19_FMC_DATAW1S3MU_bit at FMC_DATAW1S3MU.B19;
    sbit  data20_FMC_DATAW1S3MU_bit at FMC_DATAW1S3MU.B20;
    sbit  data21_FMC_DATAW1S3MU_bit at FMC_DATAW1S3MU.B21;
    sbit  data22_FMC_DATAW1S3MU_bit at FMC_DATAW1S3MU.B22;
    sbit  data23_FMC_DATAW1S3MU_bit at FMC_DATAW1S3MU.B23;
    sbit  data24_FMC_DATAW1S3MU_bit at FMC_DATAW1S3MU.B24;
    sbit  data25_FMC_DATAW1S3MU_bit at FMC_DATAW1S3MU.B25;
    sbit  data26_FMC_DATAW1S3MU_bit at FMC_DATAW1S3MU.B26;
    sbit  data27_FMC_DATAW1S3MU_bit at FMC_DATAW1S3MU.B27;
    sbit  data28_FMC_DATAW1S3MU_bit at FMC_DATAW1S3MU.B28;
    sbit  data29_FMC_DATAW1S3MU_bit at FMC_DATAW1S3MU.B29;
    sbit  data30_FMC_DATAW1S3MU_bit at FMC_DATAW1S3MU.B30;
    sbit  data31_FMC_DATAW1S3MU_bit at FMC_DATAW1S3MU.B31;

sfr unsigned long   volatile FMC_DATAW1S0ML       absolute 0x4001F248;
    sbit  data0_FMC_DATAW1S0ML_bit at FMC_DATAW1S0ML.B0;
    sbit  data1_FMC_DATAW1S0ML_bit at FMC_DATAW1S0ML.B1;
    sbit  data2_FMC_DATAW1S0ML_bit at FMC_DATAW1S0ML.B2;
    sbit  data3_FMC_DATAW1S0ML_bit at FMC_DATAW1S0ML.B3;
    sbit  data4_FMC_DATAW1S0ML_bit at FMC_DATAW1S0ML.B4;
    sbit  data5_FMC_DATAW1S0ML_bit at FMC_DATAW1S0ML.B5;
    sbit  data6_FMC_DATAW1S0ML_bit at FMC_DATAW1S0ML.B6;
    sbit  data7_FMC_DATAW1S0ML_bit at FMC_DATAW1S0ML.B7;
    sbit  data8_FMC_DATAW1S0ML_bit at FMC_DATAW1S0ML.B8;
    sbit  data9_FMC_DATAW1S0ML_bit at FMC_DATAW1S0ML.B9;
    sbit  data10_FMC_DATAW1S0ML_bit at FMC_DATAW1S0ML.B10;
    sbit  data11_FMC_DATAW1S0ML_bit at FMC_DATAW1S0ML.B11;
    sbit  data12_FMC_DATAW1S0ML_bit at FMC_DATAW1S0ML.B12;
    sbit  data13_FMC_DATAW1S0ML_bit at FMC_DATAW1S0ML.B13;
    sbit  data14_FMC_DATAW1S0ML_bit at FMC_DATAW1S0ML.B14;
    sbit  data15_FMC_DATAW1S0ML_bit at FMC_DATAW1S0ML.B15;
    sbit  data16_FMC_DATAW1S0ML_bit at FMC_DATAW1S0ML.B16;
    sbit  data17_FMC_DATAW1S0ML_bit at FMC_DATAW1S0ML.B17;
    sbit  data18_FMC_DATAW1S0ML_bit at FMC_DATAW1S0ML.B18;
    sbit  data19_FMC_DATAW1S0ML_bit at FMC_DATAW1S0ML.B19;
    sbit  data20_FMC_DATAW1S0ML_bit at FMC_DATAW1S0ML.B20;
    sbit  data21_FMC_DATAW1S0ML_bit at FMC_DATAW1S0ML.B21;
    sbit  data22_FMC_DATAW1S0ML_bit at FMC_DATAW1S0ML.B22;
    sbit  data23_FMC_DATAW1S0ML_bit at FMC_DATAW1S0ML.B23;
    sbit  data24_FMC_DATAW1S0ML_bit at FMC_DATAW1S0ML.B24;
    sbit  data25_FMC_DATAW1S0ML_bit at FMC_DATAW1S0ML.B25;
    sbit  data26_FMC_DATAW1S0ML_bit at FMC_DATAW1S0ML.B26;
    sbit  data27_FMC_DATAW1S0ML_bit at FMC_DATAW1S0ML.B27;
    sbit  data28_FMC_DATAW1S0ML_bit at FMC_DATAW1S0ML.B28;
    sbit  data29_FMC_DATAW1S0ML_bit at FMC_DATAW1S0ML.B29;
    sbit  data30_FMC_DATAW1S0ML_bit at FMC_DATAW1S0ML.B30;
    sbit  data31_FMC_DATAW1S0ML_bit at FMC_DATAW1S0ML.B31;

sfr unsigned long   volatile FMC_DATAW1S1ML       absolute 0x4001F258;
    sbit  data0_FMC_DATAW1S1ML_bit at FMC_DATAW1S1ML.B0;
    sbit  data1_FMC_DATAW1S1ML_bit at FMC_DATAW1S1ML.B1;
    sbit  data2_FMC_DATAW1S1ML_bit at FMC_DATAW1S1ML.B2;
    sbit  data3_FMC_DATAW1S1ML_bit at FMC_DATAW1S1ML.B3;
    sbit  data4_FMC_DATAW1S1ML_bit at FMC_DATAW1S1ML.B4;
    sbit  data5_FMC_DATAW1S1ML_bit at FMC_DATAW1S1ML.B5;
    sbit  data6_FMC_DATAW1S1ML_bit at FMC_DATAW1S1ML.B6;
    sbit  data7_FMC_DATAW1S1ML_bit at FMC_DATAW1S1ML.B7;
    sbit  data8_FMC_DATAW1S1ML_bit at FMC_DATAW1S1ML.B8;
    sbit  data9_FMC_DATAW1S1ML_bit at FMC_DATAW1S1ML.B9;
    sbit  data10_FMC_DATAW1S1ML_bit at FMC_DATAW1S1ML.B10;
    sbit  data11_FMC_DATAW1S1ML_bit at FMC_DATAW1S1ML.B11;
    sbit  data12_FMC_DATAW1S1ML_bit at FMC_DATAW1S1ML.B12;
    sbit  data13_FMC_DATAW1S1ML_bit at FMC_DATAW1S1ML.B13;
    sbit  data14_FMC_DATAW1S1ML_bit at FMC_DATAW1S1ML.B14;
    sbit  data15_FMC_DATAW1S1ML_bit at FMC_DATAW1S1ML.B15;
    sbit  data16_FMC_DATAW1S1ML_bit at FMC_DATAW1S1ML.B16;
    sbit  data17_FMC_DATAW1S1ML_bit at FMC_DATAW1S1ML.B17;
    sbit  data18_FMC_DATAW1S1ML_bit at FMC_DATAW1S1ML.B18;
    sbit  data19_FMC_DATAW1S1ML_bit at FMC_DATAW1S1ML.B19;
    sbit  data20_FMC_DATAW1S1ML_bit at FMC_DATAW1S1ML.B20;
    sbit  data21_FMC_DATAW1S1ML_bit at FMC_DATAW1S1ML.B21;
    sbit  data22_FMC_DATAW1S1ML_bit at FMC_DATAW1S1ML.B22;
    sbit  data23_FMC_DATAW1S1ML_bit at FMC_DATAW1S1ML.B23;
    sbit  data24_FMC_DATAW1S1ML_bit at FMC_DATAW1S1ML.B24;
    sbit  data25_FMC_DATAW1S1ML_bit at FMC_DATAW1S1ML.B25;
    sbit  data26_FMC_DATAW1S1ML_bit at FMC_DATAW1S1ML.B26;
    sbit  data27_FMC_DATAW1S1ML_bit at FMC_DATAW1S1ML.B27;
    sbit  data28_FMC_DATAW1S1ML_bit at FMC_DATAW1S1ML.B28;
    sbit  data29_FMC_DATAW1S1ML_bit at FMC_DATAW1S1ML.B29;
    sbit  data30_FMC_DATAW1S1ML_bit at FMC_DATAW1S1ML.B30;
    sbit  data31_FMC_DATAW1S1ML_bit at FMC_DATAW1S1ML.B31;

sfr unsigned long   volatile FMC_DATAW1S2ML       absolute 0x4001F268;
    sbit  data0_FMC_DATAW1S2ML_bit at FMC_DATAW1S2ML.B0;
    sbit  data1_FMC_DATAW1S2ML_bit at FMC_DATAW1S2ML.B1;
    sbit  data2_FMC_DATAW1S2ML_bit at FMC_DATAW1S2ML.B2;
    sbit  data3_FMC_DATAW1S2ML_bit at FMC_DATAW1S2ML.B3;
    sbit  data4_FMC_DATAW1S2ML_bit at FMC_DATAW1S2ML.B4;
    sbit  data5_FMC_DATAW1S2ML_bit at FMC_DATAW1S2ML.B5;
    sbit  data6_FMC_DATAW1S2ML_bit at FMC_DATAW1S2ML.B6;
    sbit  data7_FMC_DATAW1S2ML_bit at FMC_DATAW1S2ML.B7;
    sbit  data8_FMC_DATAW1S2ML_bit at FMC_DATAW1S2ML.B8;
    sbit  data9_FMC_DATAW1S2ML_bit at FMC_DATAW1S2ML.B9;
    sbit  data10_FMC_DATAW1S2ML_bit at FMC_DATAW1S2ML.B10;
    sbit  data11_FMC_DATAW1S2ML_bit at FMC_DATAW1S2ML.B11;
    sbit  data12_FMC_DATAW1S2ML_bit at FMC_DATAW1S2ML.B12;
    sbit  data13_FMC_DATAW1S2ML_bit at FMC_DATAW1S2ML.B13;
    sbit  data14_FMC_DATAW1S2ML_bit at FMC_DATAW1S2ML.B14;
    sbit  data15_FMC_DATAW1S2ML_bit at FMC_DATAW1S2ML.B15;
    sbit  data16_FMC_DATAW1S2ML_bit at FMC_DATAW1S2ML.B16;
    sbit  data17_FMC_DATAW1S2ML_bit at FMC_DATAW1S2ML.B17;
    sbit  data18_FMC_DATAW1S2ML_bit at FMC_DATAW1S2ML.B18;
    sbit  data19_FMC_DATAW1S2ML_bit at FMC_DATAW1S2ML.B19;
    sbit  data20_FMC_DATAW1S2ML_bit at FMC_DATAW1S2ML.B20;
    sbit  data21_FMC_DATAW1S2ML_bit at FMC_DATAW1S2ML.B21;
    sbit  data22_FMC_DATAW1S2ML_bit at FMC_DATAW1S2ML.B22;
    sbit  data23_FMC_DATAW1S2ML_bit at FMC_DATAW1S2ML.B23;
    sbit  data24_FMC_DATAW1S2ML_bit at FMC_DATAW1S2ML.B24;
    sbit  data25_FMC_DATAW1S2ML_bit at FMC_DATAW1S2ML.B25;
    sbit  data26_FMC_DATAW1S2ML_bit at FMC_DATAW1S2ML.B26;
    sbit  data27_FMC_DATAW1S2ML_bit at FMC_DATAW1S2ML.B27;
    sbit  data28_FMC_DATAW1S2ML_bit at FMC_DATAW1S2ML.B28;
    sbit  data29_FMC_DATAW1S2ML_bit at FMC_DATAW1S2ML.B29;
    sbit  data30_FMC_DATAW1S2ML_bit at FMC_DATAW1S2ML.B30;
    sbit  data31_FMC_DATAW1S2ML_bit at FMC_DATAW1S2ML.B31;

sfr unsigned long   volatile FMC_DATAW1S3ML       absolute 0x4001F278;
    sbit  data0_FMC_DATAW1S3ML_bit at FMC_DATAW1S3ML.B0;
    sbit  data1_FMC_DATAW1S3ML_bit at FMC_DATAW1S3ML.B1;
    sbit  data2_FMC_DATAW1S3ML_bit at FMC_DATAW1S3ML.B2;
    sbit  data3_FMC_DATAW1S3ML_bit at FMC_DATAW1S3ML.B3;
    sbit  data4_FMC_DATAW1S3ML_bit at FMC_DATAW1S3ML.B4;
    sbit  data5_FMC_DATAW1S3ML_bit at FMC_DATAW1S3ML.B5;
    sbit  data6_FMC_DATAW1S3ML_bit at FMC_DATAW1S3ML.B6;
    sbit  data7_FMC_DATAW1S3ML_bit at FMC_DATAW1S3ML.B7;
    sbit  data8_FMC_DATAW1S3ML_bit at FMC_DATAW1S3ML.B8;
    sbit  data9_FMC_DATAW1S3ML_bit at FMC_DATAW1S3ML.B9;
    sbit  data10_FMC_DATAW1S3ML_bit at FMC_DATAW1S3ML.B10;
    sbit  data11_FMC_DATAW1S3ML_bit at FMC_DATAW1S3ML.B11;
    sbit  data12_FMC_DATAW1S3ML_bit at FMC_DATAW1S3ML.B12;
    sbit  data13_FMC_DATAW1S3ML_bit at FMC_DATAW1S3ML.B13;
    sbit  data14_FMC_DATAW1S3ML_bit at FMC_DATAW1S3ML.B14;
    sbit  data15_FMC_DATAW1S3ML_bit at FMC_DATAW1S3ML.B15;
    sbit  data16_FMC_DATAW1S3ML_bit at FMC_DATAW1S3ML.B16;
    sbit  data17_FMC_DATAW1S3ML_bit at FMC_DATAW1S3ML.B17;
    sbit  data18_FMC_DATAW1S3ML_bit at FMC_DATAW1S3ML.B18;
    sbit  data19_FMC_DATAW1S3ML_bit at FMC_DATAW1S3ML.B19;
    sbit  data20_FMC_DATAW1S3ML_bit at FMC_DATAW1S3ML.B20;
    sbit  data21_FMC_DATAW1S3ML_bit at FMC_DATAW1S3ML.B21;
    sbit  data22_FMC_DATAW1S3ML_bit at FMC_DATAW1S3ML.B22;
    sbit  data23_FMC_DATAW1S3ML_bit at FMC_DATAW1S3ML.B23;
    sbit  data24_FMC_DATAW1S3ML_bit at FMC_DATAW1S3ML.B24;
    sbit  data25_FMC_DATAW1S3ML_bit at FMC_DATAW1S3ML.B25;
    sbit  data26_FMC_DATAW1S3ML_bit at FMC_DATAW1S3ML.B26;
    sbit  data27_FMC_DATAW1S3ML_bit at FMC_DATAW1S3ML.B27;
    sbit  data28_FMC_DATAW1S3ML_bit at FMC_DATAW1S3ML.B28;
    sbit  data29_FMC_DATAW1S3ML_bit at FMC_DATAW1S3ML.B29;
    sbit  data30_FMC_DATAW1S3ML_bit at FMC_DATAW1S3ML.B30;
    sbit  data31_FMC_DATAW1S3ML_bit at FMC_DATAW1S3ML.B31;

sfr unsigned long   volatile FMC_DATAW1S0LM       absolute 0x4001F24C;
    sbit  data0_FMC_DATAW1S0LM_bit at FMC_DATAW1S0LM.B0;
    sbit  data1_FMC_DATAW1S0LM_bit at FMC_DATAW1S0LM.B1;
    sbit  data2_FMC_DATAW1S0LM_bit at FMC_DATAW1S0LM.B2;
    sbit  data3_FMC_DATAW1S0LM_bit at FMC_DATAW1S0LM.B3;
    sbit  data4_FMC_DATAW1S0LM_bit at FMC_DATAW1S0LM.B4;
    sbit  data5_FMC_DATAW1S0LM_bit at FMC_DATAW1S0LM.B5;
    sbit  data6_FMC_DATAW1S0LM_bit at FMC_DATAW1S0LM.B6;
    sbit  data7_FMC_DATAW1S0LM_bit at FMC_DATAW1S0LM.B7;
    sbit  data8_FMC_DATAW1S0LM_bit at FMC_DATAW1S0LM.B8;
    sbit  data9_FMC_DATAW1S0LM_bit at FMC_DATAW1S0LM.B9;
    sbit  data10_FMC_DATAW1S0LM_bit at FMC_DATAW1S0LM.B10;
    sbit  data11_FMC_DATAW1S0LM_bit at FMC_DATAW1S0LM.B11;
    sbit  data12_FMC_DATAW1S0LM_bit at FMC_DATAW1S0LM.B12;
    sbit  data13_FMC_DATAW1S0LM_bit at FMC_DATAW1S0LM.B13;
    sbit  data14_FMC_DATAW1S0LM_bit at FMC_DATAW1S0LM.B14;
    sbit  data15_FMC_DATAW1S0LM_bit at FMC_DATAW1S0LM.B15;
    sbit  data16_FMC_DATAW1S0LM_bit at FMC_DATAW1S0LM.B16;
    sbit  data17_FMC_DATAW1S0LM_bit at FMC_DATAW1S0LM.B17;
    sbit  data18_FMC_DATAW1S0LM_bit at FMC_DATAW1S0LM.B18;
    sbit  data19_FMC_DATAW1S0LM_bit at FMC_DATAW1S0LM.B19;
    sbit  data20_FMC_DATAW1S0LM_bit at FMC_DATAW1S0LM.B20;
    sbit  data21_FMC_DATAW1S0LM_bit at FMC_DATAW1S0LM.B21;
    sbit  data22_FMC_DATAW1S0LM_bit at FMC_DATAW1S0LM.B22;
    sbit  data23_FMC_DATAW1S0LM_bit at FMC_DATAW1S0LM.B23;
    sbit  data24_FMC_DATAW1S0LM_bit at FMC_DATAW1S0LM.B24;
    sbit  data25_FMC_DATAW1S0LM_bit at FMC_DATAW1S0LM.B25;
    sbit  data26_FMC_DATAW1S0LM_bit at FMC_DATAW1S0LM.B26;
    sbit  data27_FMC_DATAW1S0LM_bit at FMC_DATAW1S0LM.B27;
    sbit  data28_FMC_DATAW1S0LM_bit at FMC_DATAW1S0LM.B28;
    sbit  data29_FMC_DATAW1S0LM_bit at FMC_DATAW1S0LM.B29;
    sbit  data30_FMC_DATAW1S0LM_bit at FMC_DATAW1S0LM.B30;
    sbit  data31_FMC_DATAW1S0LM_bit at FMC_DATAW1S0LM.B31;

sfr unsigned long   volatile FMC_DATAW1S1LM       absolute 0x4001F25C;
    sbit  data0_FMC_DATAW1S1LM_bit at FMC_DATAW1S1LM.B0;
    sbit  data1_FMC_DATAW1S1LM_bit at FMC_DATAW1S1LM.B1;
    sbit  data2_FMC_DATAW1S1LM_bit at FMC_DATAW1S1LM.B2;
    sbit  data3_FMC_DATAW1S1LM_bit at FMC_DATAW1S1LM.B3;
    sbit  data4_FMC_DATAW1S1LM_bit at FMC_DATAW1S1LM.B4;
    sbit  data5_FMC_DATAW1S1LM_bit at FMC_DATAW1S1LM.B5;
    sbit  data6_FMC_DATAW1S1LM_bit at FMC_DATAW1S1LM.B6;
    sbit  data7_FMC_DATAW1S1LM_bit at FMC_DATAW1S1LM.B7;
    sbit  data8_FMC_DATAW1S1LM_bit at FMC_DATAW1S1LM.B8;
    sbit  data9_FMC_DATAW1S1LM_bit at FMC_DATAW1S1LM.B9;
    sbit  data10_FMC_DATAW1S1LM_bit at FMC_DATAW1S1LM.B10;
    sbit  data11_FMC_DATAW1S1LM_bit at FMC_DATAW1S1LM.B11;
    sbit  data12_FMC_DATAW1S1LM_bit at FMC_DATAW1S1LM.B12;
    sbit  data13_FMC_DATAW1S1LM_bit at FMC_DATAW1S1LM.B13;
    sbit  data14_FMC_DATAW1S1LM_bit at FMC_DATAW1S1LM.B14;
    sbit  data15_FMC_DATAW1S1LM_bit at FMC_DATAW1S1LM.B15;
    sbit  data16_FMC_DATAW1S1LM_bit at FMC_DATAW1S1LM.B16;
    sbit  data17_FMC_DATAW1S1LM_bit at FMC_DATAW1S1LM.B17;
    sbit  data18_FMC_DATAW1S1LM_bit at FMC_DATAW1S1LM.B18;
    sbit  data19_FMC_DATAW1S1LM_bit at FMC_DATAW1S1LM.B19;
    sbit  data20_FMC_DATAW1S1LM_bit at FMC_DATAW1S1LM.B20;
    sbit  data21_FMC_DATAW1S1LM_bit at FMC_DATAW1S1LM.B21;
    sbit  data22_FMC_DATAW1S1LM_bit at FMC_DATAW1S1LM.B22;
    sbit  data23_FMC_DATAW1S1LM_bit at FMC_DATAW1S1LM.B23;
    sbit  data24_FMC_DATAW1S1LM_bit at FMC_DATAW1S1LM.B24;
    sbit  data25_FMC_DATAW1S1LM_bit at FMC_DATAW1S1LM.B25;
    sbit  data26_FMC_DATAW1S1LM_bit at FMC_DATAW1S1LM.B26;
    sbit  data27_FMC_DATAW1S1LM_bit at FMC_DATAW1S1LM.B27;
    sbit  data28_FMC_DATAW1S1LM_bit at FMC_DATAW1S1LM.B28;
    sbit  data29_FMC_DATAW1S1LM_bit at FMC_DATAW1S1LM.B29;
    sbit  data30_FMC_DATAW1S1LM_bit at FMC_DATAW1S1LM.B30;
    sbit  data31_FMC_DATAW1S1LM_bit at FMC_DATAW1S1LM.B31;

sfr unsigned long   volatile FMC_DATAW1S2LM       absolute 0x4001F26C;
    sbit  data0_FMC_DATAW1S2LM_bit at FMC_DATAW1S2LM.B0;
    sbit  data1_FMC_DATAW1S2LM_bit at FMC_DATAW1S2LM.B1;
    sbit  data2_FMC_DATAW1S2LM_bit at FMC_DATAW1S2LM.B2;
    sbit  data3_FMC_DATAW1S2LM_bit at FMC_DATAW1S2LM.B3;
    sbit  data4_FMC_DATAW1S2LM_bit at FMC_DATAW1S2LM.B4;
    sbit  data5_FMC_DATAW1S2LM_bit at FMC_DATAW1S2LM.B5;
    sbit  data6_FMC_DATAW1S2LM_bit at FMC_DATAW1S2LM.B6;
    sbit  data7_FMC_DATAW1S2LM_bit at FMC_DATAW1S2LM.B7;
    sbit  data8_FMC_DATAW1S2LM_bit at FMC_DATAW1S2LM.B8;
    sbit  data9_FMC_DATAW1S2LM_bit at FMC_DATAW1S2LM.B9;
    sbit  data10_FMC_DATAW1S2LM_bit at FMC_DATAW1S2LM.B10;
    sbit  data11_FMC_DATAW1S2LM_bit at FMC_DATAW1S2LM.B11;
    sbit  data12_FMC_DATAW1S2LM_bit at FMC_DATAW1S2LM.B12;
    sbit  data13_FMC_DATAW1S2LM_bit at FMC_DATAW1S2LM.B13;
    sbit  data14_FMC_DATAW1S2LM_bit at FMC_DATAW1S2LM.B14;
    sbit  data15_FMC_DATAW1S2LM_bit at FMC_DATAW1S2LM.B15;
    sbit  data16_FMC_DATAW1S2LM_bit at FMC_DATAW1S2LM.B16;
    sbit  data17_FMC_DATAW1S2LM_bit at FMC_DATAW1S2LM.B17;
    sbit  data18_FMC_DATAW1S2LM_bit at FMC_DATAW1S2LM.B18;
    sbit  data19_FMC_DATAW1S2LM_bit at FMC_DATAW1S2LM.B19;
    sbit  data20_FMC_DATAW1S2LM_bit at FMC_DATAW1S2LM.B20;
    sbit  data21_FMC_DATAW1S2LM_bit at FMC_DATAW1S2LM.B21;
    sbit  data22_FMC_DATAW1S2LM_bit at FMC_DATAW1S2LM.B22;
    sbit  data23_FMC_DATAW1S2LM_bit at FMC_DATAW1S2LM.B23;
    sbit  data24_FMC_DATAW1S2LM_bit at FMC_DATAW1S2LM.B24;
    sbit  data25_FMC_DATAW1S2LM_bit at FMC_DATAW1S2LM.B25;
    sbit  data26_FMC_DATAW1S2LM_bit at FMC_DATAW1S2LM.B26;
    sbit  data27_FMC_DATAW1S2LM_bit at FMC_DATAW1S2LM.B27;
    sbit  data28_FMC_DATAW1S2LM_bit at FMC_DATAW1S2LM.B28;
    sbit  data29_FMC_DATAW1S2LM_bit at FMC_DATAW1S2LM.B29;
    sbit  data30_FMC_DATAW1S2LM_bit at FMC_DATAW1S2LM.B30;
    sbit  data31_FMC_DATAW1S2LM_bit at FMC_DATAW1S2LM.B31;

sfr unsigned long   volatile FMC_DATAW1S3LM       absolute 0x4001F27C;
    sbit  data0_FMC_DATAW1S3LM_bit at FMC_DATAW1S3LM.B0;
    sbit  data1_FMC_DATAW1S3LM_bit at FMC_DATAW1S3LM.B1;
    sbit  data2_FMC_DATAW1S3LM_bit at FMC_DATAW1S3LM.B2;
    sbit  data3_FMC_DATAW1S3LM_bit at FMC_DATAW1S3LM.B3;
    sbit  data4_FMC_DATAW1S3LM_bit at FMC_DATAW1S3LM.B4;
    sbit  data5_FMC_DATAW1S3LM_bit at FMC_DATAW1S3LM.B5;
    sbit  data6_FMC_DATAW1S3LM_bit at FMC_DATAW1S3LM.B6;
    sbit  data7_FMC_DATAW1S3LM_bit at FMC_DATAW1S3LM.B7;
    sbit  data8_FMC_DATAW1S3LM_bit at FMC_DATAW1S3LM.B8;
    sbit  data9_FMC_DATAW1S3LM_bit at FMC_DATAW1S3LM.B9;
    sbit  data10_FMC_DATAW1S3LM_bit at FMC_DATAW1S3LM.B10;
    sbit  data11_FMC_DATAW1S3LM_bit at FMC_DATAW1S3LM.B11;
    sbit  data12_FMC_DATAW1S3LM_bit at FMC_DATAW1S3LM.B12;
    sbit  data13_FMC_DATAW1S3LM_bit at FMC_DATAW1S3LM.B13;
    sbit  data14_FMC_DATAW1S3LM_bit at FMC_DATAW1S3LM.B14;
    sbit  data15_FMC_DATAW1S3LM_bit at FMC_DATAW1S3LM.B15;
    sbit  data16_FMC_DATAW1S3LM_bit at FMC_DATAW1S3LM.B16;
    sbit  data17_FMC_DATAW1S3LM_bit at FMC_DATAW1S3LM.B17;
    sbit  data18_FMC_DATAW1S3LM_bit at FMC_DATAW1S3LM.B18;
    sbit  data19_FMC_DATAW1S3LM_bit at FMC_DATAW1S3LM.B19;
    sbit  data20_FMC_DATAW1S3LM_bit at FMC_DATAW1S3LM.B20;
    sbit  data21_FMC_DATAW1S3LM_bit at FMC_DATAW1S3LM.B21;
    sbit  data22_FMC_DATAW1S3LM_bit at FMC_DATAW1S3LM.B22;
    sbit  data23_FMC_DATAW1S3LM_bit at FMC_DATAW1S3LM.B23;
    sbit  data24_FMC_DATAW1S3LM_bit at FMC_DATAW1S3LM.B24;
    sbit  data25_FMC_DATAW1S3LM_bit at FMC_DATAW1S3LM.B25;
    sbit  data26_FMC_DATAW1S3LM_bit at FMC_DATAW1S3LM.B26;
    sbit  data27_FMC_DATAW1S3LM_bit at FMC_DATAW1S3LM.B27;
    sbit  data28_FMC_DATAW1S3LM_bit at FMC_DATAW1S3LM.B28;
    sbit  data29_FMC_DATAW1S3LM_bit at FMC_DATAW1S3LM.B29;
    sbit  data30_FMC_DATAW1S3LM_bit at FMC_DATAW1S3LM.B30;
    sbit  data31_FMC_DATAW1S3LM_bit at FMC_DATAW1S3LM.B31;

sfr unsigned long   volatile FMC_DATAW2S0UM       absolute 0x4001F280;
    sbit  data0_FMC_DATAW2S0UM_bit at FMC_DATAW2S0UM.B0;
    sbit  data1_FMC_DATAW2S0UM_bit at FMC_DATAW2S0UM.B1;
    sbit  data2_FMC_DATAW2S0UM_bit at FMC_DATAW2S0UM.B2;
    sbit  data3_FMC_DATAW2S0UM_bit at FMC_DATAW2S0UM.B3;
    sbit  data4_FMC_DATAW2S0UM_bit at FMC_DATAW2S0UM.B4;
    sbit  data5_FMC_DATAW2S0UM_bit at FMC_DATAW2S0UM.B5;
    sbit  data6_FMC_DATAW2S0UM_bit at FMC_DATAW2S0UM.B6;
    sbit  data7_FMC_DATAW2S0UM_bit at FMC_DATAW2S0UM.B7;
    sbit  data8_FMC_DATAW2S0UM_bit at FMC_DATAW2S0UM.B8;
    sbit  data9_FMC_DATAW2S0UM_bit at FMC_DATAW2S0UM.B9;
    sbit  data10_FMC_DATAW2S0UM_bit at FMC_DATAW2S0UM.B10;
    sbit  data11_FMC_DATAW2S0UM_bit at FMC_DATAW2S0UM.B11;
    sbit  data12_FMC_DATAW2S0UM_bit at FMC_DATAW2S0UM.B12;
    sbit  data13_FMC_DATAW2S0UM_bit at FMC_DATAW2S0UM.B13;
    sbit  data14_FMC_DATAW2S0UM_bit at FMC_DATAW2S0UM.B14;
    sbit  data15_FMC_DATAW2S0UM_bit at FMC_DATAW2S0UM.B15;
    sbit  data16_FMC_DATAW2S0UM_bit at FMC_DATAW2S0UM.B16;
    sbit  data17_FMC_DATAW2S0UM_bit at FMC_DATAW2S0UM.B17;
    sbit  data18_FMC_DATAW2S0UM_bit at FMC_DATAW2S0UM.B18;
    sbit  data19_FMC_DATAW2S0UM_bit at FMC_DATAW2S0UM.B19;
    sbit  data20_FMC_DATAW2S0UM_bit at FMC_DATAW2S0UM.B20;
    sbit  data21_FMC_DATAW2S0UM_bit at FMC_DATAW2S0UM.B21;
    sbit  data22_FMC_DATAW2S0UM_bit at FMC_DATAW2S0UM.B22;
    sbit  data23_FMC_DATAW2S0UM_bit at FMC_DATAW2S0UM.B23;
    sbit  data24_FMC_DATAW2S0UM_bit at FMC_DATAW2S0UM.B24;
    sbit  data25_FMC_DATAW2S0UM_bit at FMC_DATAW2S0UM.B25;
    sbit  data26_FMC_DATAW2S0UM_bit at FMC_DATAW2S0UM.B26;
    sbit  data27_FMC_DATAW2S0UM_bit at FMC_DATAW2S0UM.B27;
    sbit  data28_FMC_DATAW2S0UM_bit at FMC_DATAW2S0UM.B28;
    sbit  data29_FMC_DATAW2S0UM_bit at FMC_DATAW2S0UM.B29;
    sbit  data30_FMC_DATAW2S0UM_bit at FMC_DATAW2S0UM.B30;
    sbit  data31_FMC_DATAW2S0UM_bit at FMC_DATAW2S0UM.B31;

sfr unsigned long   volatile FMC_DATAW2S1UM       absolute 0x4001F290;
    sbit  data0_FMC_DATAW2S1UM_bit at FMC_DATAW2S1UM.B0;
    sbit  data1_FMC_DATAW2S1UM_bit at FMC_DATAW2S1UM.B1;
    sbit  data2_FMC_DATAW2S1UM_bit at FMC_DATAW2S1UM.B2;
    sbit  data3_FMC_DATAW2S1UM_bit at FMC_DATAW2S1UM.B3;
    sbit  data4_FMC_DATAW2S1UM_bit at FMC_DATAW2S1UM.B4;
    sbit  data5_FMC_DATAW2S1UM_bit at FMC_DATAW2S1UM.B5;
    sbit  data6_FMC_DATAW2S1UM_bit at FMC_DATAW2S1UM.B6;
    sbit  data7_FMC_DATAW2S1UM_bit at FMC_DATAW2S1UM.B7;
    sbit  data8_FMC_DATAW2S1UM_bit at FMC_DATAW2S1UM.B8;
    sbit  data9_FMC_DATAW2S1UM_bit at FMC_DATAW2S1UM.B9;
    sbit  data10_FMC_DATAW2S1UM_bit at FMC_DATAW2S1UM.B10;
    sbit  data11_FMC_DATAW2S1UM_bit at FMC_DATAW2S1UM.B11;
    sbit  data12_FMC_DATAW2S1UM_bit at FMC_DATAW2S1UM.B12;
    sbit  data13_FMC_DATAW2S1UM_bit at FMC_DATAW2S1UM.B13;
    sbit  data14_FMC_DATAW2S1UM_bit at FMC_DATAW2S1UM.B14;
    sbit  data15_FMC_DATAW2S1UM_bit at FMC_DATAW2S1UM.B15;
    sbit  data16_FMC_DATAW2S1UM_bit at FMC_DATAW2S1UM.B16;
    sbit  data17_FMC_DATAW2S1UM_bit at FMC_DATAW2S1UM.B17;
    sbit  data18_FMC_DATAW2S1UM_bit at FMC_DATAW2S1UM.B18;
    sbit  data19_FMC_DATAW2S1UM_bit at FMC_DATAW2S1UM.B19;
    sbit  data20_FMC_DATAW2S1UM_bit at FMC_DATAW2S1UM.B20;
    sbit  data21_FMC_DATAW2S1UM_bit at FMC_DATAW2S1UM.B21;
    sbit  data22_FMC_DATAW2S1UM_bit at FMC_DATAW2S1UM.B22;
    sbit  data23_FMC_DATAW2S1UM_bit at FMC_DATAW2S1UM.B23;
    sbit  data24_FMC_DATAW2S1UM_bit at FMC_DATAW2S1UM.B24;
    sbit  data25_FMC_DATAW2S1UM_bit at FMC_DATAW2S1UM.B25;
    sbit  data26_FMC_DATAW2S1UM_bit at FMC_DATAW2S1UM.B26;
    sbit  data27_FMC_DATAW2S1UM_bit at FMC_DATAW2S1UM.B27;
    sbit  data28_FMC_DATAW2S1UM_bit at FMC_DATAW2S1UM.B28;
    sbit  data29_FMC_DATAW2S1UM_bit at FMC_DATAW2S1UM.B29;
    sbit  data30_FMC_DATAW2S1UM_bit at FMC_DATAW2S1UM.B30;
    sbit  data31_FMC_DATAW2S1UM_bit at FMC_DATAW2S1UM.B31;

sfr unsigned long   volatile FMC_DATAW2S2UM       absolute 0x4001F2A0;
    sbit  data0_FMC_DATAW2S2UM_bit at FMC_DATAW2S2UM.B0;
    sbit  data1_FMC_DATAW2S2UM_bit at FMC_DATAW2S2UM.B1;
    sbit  data2_FMC_DATAW2S2UM_bit at FMC_DATAW2S2UM.B2;
    sbit  data3_FMC_DATAW2S2UM_bit at FMC_DATAW2S2UM.B3;
    sbit  data4_FMC_DATAW2S2UM_bit at FMC_DATAW2S2UM.B4;
    sbit  data5_FMC_DATAW2S2UM_bit at FMC_DATAW2S2UM.B5;
    sbit  data6_FMC_DATAW2S2UM_bit at FMC_DATAW2S2UM.B6;
    sbit  data7_FMC_DATAW2S2UM_bit at FMC_DATAW2S2UM.B7;
    sbit  data8_FMC_DATAW2S2UM_bit at FMC_DATAW2S2UM.B8;
    sbit  data9_FMC_DATAW2S2UM_bit at FMC_DATAW2S2UM.B9;
    sbit  data10_FMC_DATAW2S2UM_bit at FMC_DATAW2S2UM.B10;
    sbit  data11_FMC_DATAW2S2UM_bit at FMC_DATAW2S2UM.B11;
    sbit  data12_FMC_DATAW2S2UM_bit at FMC_DATAW2S2UM.B12;
    sbit  data13_FMC_DATAW2S2UM_bit at FMC_DATAW2S2UM.B13;
    sbit  data14_FMC_DATAW2S2UM_bit at FMC_DATAW2S2UM.B14;
    sbit  data15_FMC_DATAW2S2UM_bit at FMC_DATAW2S2UM.B15;
    sbit  data16_FMC_DATAW2S2UM_bit at FMC_DATAW2S2UM.B16;
    sbit  data17_FMC_DATAW2S2UM_bit at FMC_DATAW2S2UM.B17;
    sbit  data18_FMC_DATAW2S2UM_bit at FMC_DATAW2S2UM.B18;
    sbit  data19_FMC_DATAW2S2UM_bit at FMC_DATAW2S2UM.B19;
    sbit  data20_FMC_DATAW2S2UM_bit at FMC_DATAW2S2UM.B20;
    sbit  data21_FMC_DATAW2S2UM_bit at FMC_DATAW2S2UM.B21;
    sbit  data22_FMC_DATAW2S2UM_bit at FMC_DATAW2S2UM.B22;
    sbit  data23_FMC_DATAW2S2UM_bit at FMC_DATAW2S2UM.B23;
    sbit  data24_FMC_DATAW2S2UM_bit at FMC_DATAW2S2UM.B24;
    sbit  data25_FMC_DATAW2S2UM_bit at FMC_DATAW2S2UM.B25;
    sbit  data26_FMC_DATAW2S2UM_bit at FMC_DATAW2S2UM.B26;
    sbit  data27_FMC_DATAW2S2UM_bit at FMC_DATAW2S2UM.B27;
    sbit  data28_FMC_DATAW2S2UM_bit at FMC_DATAW2S2UM.B28;
    sbit  data29_FMC_DATAW2S2UM_bit at FMC_DATAW2S2UM.B29;
    sbit  data30_FMC_DATAW2S2UM_bit at FMC_DATAW2S2UM.B30;
    sbit  data31_FMC_DATAW2S2UM_bit at FMC_DATAW2S2UM.B31;

sfr unsigned long   volatile FMC_DATAW2S3UM       absolute 0x4001F2B0;
    sbit  data0_FMC_DATAW2S3UM_bit at FMC_DATAW2S3UM.B0;
    sbit  data1_FMC_DATAW2S3UM_bit at FMC_DATAW2S3UM.B1;
    sbit  data2_FMC_DATAW2S3UM_bit at FMC_DATAW2S3UM.B2;
    sbit  data3_FMC_DATAW2S3UM_bit at FMC_DATAW2S3UM.B3;
    sbit  data4_FMC_DATAW2S3UM_bit at FMC_DATAW2S3UM.B4;
    sbit  data5_FMC_DATAW2S3UM_bit at FMC_DATAW2S3UM.B5;
    sbit  data6_FMC_DATAW2S3UM_bit at FMC_DATAW2S3UM.B6;
    sbit  data7_FMC_DATAW2S3UM_bit at FMC_DATAW2S3UM.B7;
    sbit  data8_FMC_DATAW2S3UM_bit at FMC_DATAW2S3UM.B8;
    sbit  data9_FMC_DATAW2S3UM_bit at FMC_DATAW2S3UM.B9;
    sbit  data10_FMC_DATAW2S3UM_bit at FMC_DATAW2S3UM.B10;
    sbit  data11_FMC_DATAW2S3UM_bit at FMC_DATAW2S3UM.B11;
    sbit  data12_FMC_DATAW2S3UM_bit at FMC_DATAW2S3UM.B12;
    sbit  data13_FMC_DATAW2S3UM_bit at FMC_DATAW2S3UM.B13;
    sbit  data14_FMC_DATAW2S3UM_bit at FMC_DATAW2S3UM.B14;
    sbit  data15_FMC_DATAW2S3UM_bit at FMC_DATAW2S3UM.B15;
    sbit  data16_FMC_DATAW2S3UM_bit at FMC_DATAW2S3UM.B16;
    sbit  data17_FMC_DATAW2S3UM_bit at FMC_DATAW2S3UM.B17;
    sbit  data18_FMC_DATAW2S3UM_bit at FMC_DATAW2S3UM.B18;
    sbit  data19_FMC_DATAW2S3UM_bit at FMC_DATAW2S3UM.B19;
    sbit  data20_FMC_DATAW2S3UM_bit at FMC_DATAW2S3UM.B20;
    sbit  data21_FMC_DATAW2S3UM_bit at FMC_DATAW2S3UM.B21;
    sbit  data22_FMC_DATAW2S3UM_bit at FMC_DATAW2S3UM.B22;
    sbit  data23_FMC_DATAW2S3UM_bit at FMC_DATAW2S3UM.B23;
    sbit  data24_FMC_DATAW2S3UM_bit at FMC_DATAW2S3UM.B24;
    sbit  data25_FMC_DATAW2S3UM_bit at FMC_DATAW2S3UM.B25;
    sbit  data26_FMC_DATAW2S3UM_bit at FMC_DATAW2S3UM.B26;
    sbit  data27_FMC_DATAW2S3UM_bit at FMC_DATAW2S3UM.B27;
    sbit  data28_FMC_DATAW2S3UM_bit at FMC_DATAW2S3UM.B28;
    sbit  data29_FMC_DATAW2S3UM_bit at FMC_DATAW2S3UM.B29;
    sbit  data30_FMC_DATAW2S3UM_bit at FMC_DATAW2S3UM.B30;
    sbit  data31_FMC_DATAW2S3UM_bit at FMC_DATAW2S3UM.B31;

sfr unsigned long   volatile FMC_DATAW2S0MU       absolute 0x4001F284;
    sbit  data0_FMC_DATAW2S0MU_bit at FMC_DATAW2S0MU.B0;
    sbit  data1_FMC_DATAW2S0MU_bit at FMC_DATAW2S0MU.B1;
    sbit  data2_FMC_DATAW2S0MU_bit at FMC_DATAW2S0MU.B2;
    sbit  data3_FMC_DATAW2S0MU_bit at FMC_DATAW2S0MU.B3;
    sbit  data4_FMC_DATAW2S0MU_bit at FMC_DATAW2S0MU.B4;
    sbit  data5_FMC_DATAW2S0MU_bit at FMC_DATAW2S0MU.B5;
    sbit  data6_FMC_DATAW2S0MU_bit at FMC_DATAW2S0MU.B6;
    sbit  data7_FMC_DATAW2S0MU_bit at FMC_DATAW2S0MU.B7;
    sbit  data8_FMC_DATAW2S0MU_bit at FMC_DATAW2S0MU.B8;
    sbit  data9_FMC_DATAW2S0MU_bit at FMC_DATAW2S0MU.B9;
    sbit  data10_FMC_DATAW2S0MU_bit at FMC_DATAW2S0MU.B10;
    sbit  data11_FMC_DATAW2S0MU_bit at FMC_DATAW2S0MU.B11;
    sbit  data12_FMC_DATAW2S0MU_bit at FMC_DATAW2S0MU.B12;
    sbit  data13_FMC_DATAW2S0MU_bit at FMC_DATAW2S0MU.B13;
    sbit  data14_FMC_DATAW2S0MU_bit at FMC_DATAW2S0MU.B14;
    sbit  data15_FMC_DATAW2S0MU_bit at FMC_DATAW2S0MU.B15;
    sbit  data16_FMC_DATAW2S0MU_bit at FMC_DATAW2S0MU.B16;
    sbit  data17_FMC_DATAW2S0MU_bit at FMC_DATAW2S0MU.B17;
    sbit  data18_FMC_DATAW2S0MU_bit at FMC_DATAW2S0MU.B18;
    sbit  data19_FMC_DATAW2S0MU_bit at FMC_DATAW2S0MU.B19;
    sbit  data20_FMC_DATAW2S0MU_bit at FMC_DATAW2S0MU.B20;
    sbit  data21_FMC_DATAW2S0MU_bit at FMC_DATAW2S0MU.B21;
    sbit  data22_FMC_DATAW2S0MU_bit at FMC_DATAW2S0MU.B22;
    sbit  data23_FMC_DATAW2S0MU_bit at FMC_DATAW2S0MU.B23;
    sbit  data24_FMC_DATAW2S0MU_bit at FMC_DATAW2S0MU.B24;
    sbit  data25_FMC_DATAW2S0MU_bit at FMC_DATAW2S0MU.B25;
    sbit  data26_FMC_DATAW2S0MU_bit at FMC_DATAW2S0MU.B26;
    sbit  data27_FMC_DATAW2S0MU_bit at FMC_DATAW2S0MU.B27;
    sbit  data28_FMC_DATAW2S0MU_bit at FMC_DATAW2S0MU.B28;
    sbit  data29_FMC_DATAW2S0MU_bit at FMC_DATAW2S0MU.B29;
    sbit  data30_FMC_DATAW2S0MU_bit at FMC_DATAW2S0MU.B30;
    sbit  data31_FMC_DATAW2S0MU_bit at FMC_DATAW2S0MU.B31;

sfr unsigned long   volatile FMC_DATAW2S1MU       absolute 0x4001F294;
    sbit  data0_FMC_DATAW2S1MU_bit at FMC_DATAW2S1MU.B0;
    sbit  data1_FMC_DATAW2S1MU_bit at FMC_DATAW2S1MU.B1;
    sbit  data2_FMC_DATAW2S1MU_bit at FMC_DATAW2S1MU.B2;
    sbit  data3_FMC_DATAW2S1MU_bit at FMC_DATAW2S1MU.B3;
    sbit  data4_FMC_DATAW2S1MU_bit at FMC_DATAW2S1MU.B4;
    sbit  data5_FMC_DATAW2S1MU_bit at FMC_DATAW2S1MU.B5;
    sbit  data6_FMC_DATAW2S1MU_bit at FMC_DATAW2S1MU.B6;
    sbit  data7_FMC_DATAW2S1MU_bit at FMC_DATAW2S1MU.B7;
    sbit  data8_FMC_DATAW2S1MU_bit at FMC_DATAW2S1MU.B8;
    sbit  data9_FMC_DATAW2S1MU_bit at FMC_DATAW2S1MU.B9;
    sbit  data10_FMC_DATAW2S1MU_bit at FMC_DATAW2S1MU.B10;
    sbit  data11_FMC_DATAW2S1MU_bit at FMC_DATAW2S1MU.B11;
    sbit  data12_FMC_DATAW2S1MU_bit at FMC_DATAW2S1MU.B12;
    sbit  data13_FMC_DATAW2S1MU_bit at FMC_DATAW2S1MU.B13;
    sbit  data14_FMC_DATAW2S1MU_bit at FMC_DATAW2S1MU.B14;
    sbit  data15_FMC_DATAW2S1MU_bit at FMC_DATAW2S1MU.B15;
    sbit  data16_FMC_DATAW2S1MU_bit at FMC_DATAW2S1MU.B16;
    sbit  data17_FMC_DATAW2S1MU_bit at FMC_DATAW2S1MU.B17;
    sbit  data18_FMC_DATAW2S1MU_bit at FMC_DATAW2S1MU.B18;
    sbit  data19_FMC_DATAW2S1MU_bit at FMC_DATAW2S1MU.B19;
    sbit  data20_FMC_DATAW2S1MU_bit at FMC_DATAW2S1MU.B20;
    sbit  data21_FMC_DATAW2S1MU_bit at FMC_DATAW2S1MU.B21;
    sbit  data22_FMC_DATAW2S1MU_bit at FMC_DATAW2S1MU.B22;
    sbit  data23_FMC_DATAW2S1MU_bit at FMC_DATAW2S1MU.B23;
    sbit  data24_FMC_DATAW2S1MU_bit at FMC_DATAW2S1MU.B24;
    sbit  data25_FMC_DATAW2S1MU_bit at FMC_DATAW2S1MU.B25;
    sbit  data26_FMC_DATAW2S1MU_bit at FMC_DATAW2S1MU.B26;
    sbit  data27_FMC_DATAW2S1MU_bit at FMC_DATAW2S1MU.B27;
    sbit  data28_FMC_DATAW2S1MU_bit at FMC_DATAW2S1MU.B28;
    sbit  data29_FMC_DATAW2S1MU_bit at FMC_DATAW2S1MU.B29;
    sbit  data30_FMC_DATAW2S1MU_bit at FMC_DATAW2S1MU.B30;
    sbit  data31_FMC_DATAW2S1MU_bit at FMC_DATAW2S1MU.B31;

sfr unsigned long   volatile FMC_DATAW2S2MU       absolute 0x4001F2A4;
    sbit  data0_FMC_DATAW2S2MU_bit at FMC_DATAW2S2MU.B0;
    sbit  data1_FMC_DATAW2S2MU_bit at FMC_DATAW2S2MU.B1;
    sbit  data2_FMC_DATAW2S2MU_bit at FMC_DATAW2S2MU.B2;
    sbit  data3_FMC_DATAW2S2MU_bit at FMC_DATAW2S2MU.B3;
    sbit  data4_FMC_DATAW2S2MU_bit at FMC_DATAW2S2MU.B4;
    sbit  data5_FMC_DATAW2S2MU_bit at FMC_DATAW2S2MU.B5;
    sbit  data6_FMC_DATAW2S2MU_bit at FMC_DATAW2S2MU.B6;
    sbit  data7_FMC_DATAW2S2MU_bit at FMC_DATAW2S2MU.B7;
    sbit  data8_FMC_DATAW2S2MU_bit at FMC_DATAW2S2MU.B8;
    sbit  data9_FMC_DATAW2S2MU_bit at FMC_DATAW2S2MU.B9;
    sbit  data10_FMC_DATAW2S2MU_bit at FMC_DATAW2S2MU.B10;
    sbit  data11_FMC_DATAW2S2MU_bit at FMC_DATAW2S2MU.B11;
    sbit  data12_FMC_DATAW2S2MU_bit at FMC_DATAW2S2MU.B12;
    sbit  data13_FMC_DATAW2S2MU_bit at FMC_DATAW2S2MU.B13;
    sbit  data14_FMC_DATAW2S2MU_bit at FMC_DATAW2S2MU.B14;
    sbit  data15_FMC_DATAW2S2MU_bit at FMC_DATAW2S2MU.B15;
    sbit  data16_FMC_DATAW2S2MU_bit at FMC_DATAW2S2MU.B16;
    sbit  data17_FMC_DATAW2S2MU_bit at FMC_DATAW2S2MU.B17;
    sbit  data18_FMC_DATAW2S2MU_bit at FMC_DATAW2S2MU.B18;
    sbit  data19_FMC_DATAW2S2MU_bit at FMC_DATAW2S2MU.B19;
    sbit  data20_FMC_DATAW2S2MU_bit at FMC_DATAW2S2MU.B20;
    sbit  data21_FMC_DATAW2S2MU_bit at FMC_DATAW2S2MU.B21;
    sbit  data22_FMC_DATAW2S2MU_bit at FMC_DATAW2S2MU.B22;
    sbit  data23_FMC_DATAW2S2MU_bit at FMC_DATAW2S2MU.B23;
    sbit  data24_FMC_DATAW2S2MU_bit at FMC_DATAW2S2MU.B24;
    sbit  data25_FMC_DATAW2S2MU_bit at FMC_DATAW2S2MU.B25;
    sbit  data26_FMC_DATAW2S2MU_bit at FMC_DATAW2S2MU.B26;
    sbit  data27_FMC_DATAW2S2MU_bit at FMC_DATAW2S2MU.B27;
    sbit  data28_FMC_DATAW2S2MU_bit at FMC_DATAW2S2MU.B28;
    sbit  data29_FMC_DATAW2S2MU_bit at FMC_DATAW2S2MU.B29;
    sbit  data30_FMC_DATAW2S2MU_bit at FMC_DATAW2S2MU.B30;
    sbit  data31_FMC_DATAW2S2MU_bit at FMC_DATAW2S2MU.B31;

sfr unsigned long   volatile FMC_DATAW2S3MU       absolute 0x4001F2B4;
    sbit  data0_FMC_DATAW2S3MU_bit at FMC_DATAW2S3MU.B0;
    sbit  data1_FMC_DATAW2S3MU_bit at FMC_DATAW2S3MU.B1;
    sbit  data2_FMC_DATAW2S3MU_bit at FMC_DATAW2S3MU.B2;
    sbit  data3_FMC_DATAW2S3MU_bit at FMC_DATAW2S3MU.B3;
    sbit  data4_FMC_DATAW2S3MU_bit at FMC_DATAW2S3MU.B4;
    sbit  data5_FMC_DATAW2S3MU_bit at FMC_DATAW2S3MU.B5;
    sbit  data6_FMC_DATAW2S3MU_bit at FMC_DATAW2S3MU.B6;
    sbit  data7_FMC_DATAW2S3MU_bit at FMC_DATAW2S3MU.B7;
    sbit  data8_FMC_DATAW2S3MU_bit at FMC_DATAW2S3MU.B8;
    sbit  data9_FMC_DATAW2S3MU_bit at FMC_DATAW2S3MU.B9;
    sbit  data10_FMC_DATAW2S3MU_bit at FMC_DATAW2S3MU.B10;
    sbit  data11_FMC_DATAW2S3MU_bit at FMC_DATAW2S3MU.B11;
    sbit  data12_FMC_DATAW2S3MU_bit at FMC_DATAW2S3MU.B12;
    sbit  data13_FMC_DATAW2S3MU_bit at FMC_DATAW2S3MU.B13;
    sbit  data14_FMC_DATAW2S3MU_bit at FMC_DATAW2S3MU.B14;
    sbit  data15_FMC_DATAW2S3MU_bit at FMC_DATAW2S3MU.B15;
    sbit  data16_FMC_DATAW2S3MU_bit at FMC_DATAW2S3MU.B16;
    sbit  data17_FMC_DATAW2S3MU_bit at FMC_DATAW2S3MU.B17;
    sbit  data18_FMC_DATAW2S3MU_bit at FMC_DATAW2S3MU.B18;
    sbit  data19_FMC_DATAW2S3MU_bit at FMC_DATAW2S3MU.B19;
    sbit  data20_FMC_DATAW2S3MU_bit at FMC_DATAW2S3MU.B20;
    sbit  data21_FMC_DATAW2S3MU_bit at FMC_DATAW2S3MU.B21;
    sbit  data22_FMC_DATAW2S3MU_bit at FMC_DATAW2S3MU.B22;
    sbit  data23_FMC_DATAW2S3MU_bit at FMC_DATAW2S3MU.B23;
    sbit  data24_FMC_DATAW2S3MU_bit at FMC_DATAW2S3MU.B24;
    sbit  data25_FMC_DATAW2S3MU_bit at FMC_DATAW2S3MU.B25;
    sbit  data26_FMC_DATAW2S3MU_bit at FMC_DATAW2S3MU.B26;
    sbit  data27_FMC_DATAW2S3MU_bit at FMC_DATAW2S3MU.B27;
    sbit  data28_FMC_DATAW2S3MU_bit at FMC_DATAW2S3MU.B28;
    sbit  data29_FMC_DATAW2S3MU_bit at FMC_DATAW2S3MU.B29;
    sbit  data30_FMC_DATAW2S3MU_bit at FMC_DATAW2S3MU.B30;
    sbit  data31_FMC_DATAW2S3MU_bit at FMC_DATAW2S3MU.B31;

sfr unsigned long   volatile FMC_DATAW2S0ML       absolute 0x4001F288;
    sbit  data0_FMC_DATAW2S0ML_bit at FMC_DATAW2S0ML.B0;
    sbit  data1_FMC_DATAW2S0ML_bit at FMC_DATAW2S0ML.B1;
    sbit  data2_FMC_DATAW2S0ML_bit at FMC_DATAW2S0ML.B2;
    sbit  data3_FMC_DATAW2S0ML_bit at FMC_DATAW2S0ML.B3;
    sbit  data4_FMC_DATAW2S0ML_bit at FMC_DATAW2S0ML.B4;
    sbit  data5_FMC_DATAW2S0ML_bit at FMC_DATAW2S0ML.B5;
    sbit  data6_FMC_DATAW2S0ML_bit at FMC_DATAW2S0ML.B6;
    sbit  data7_FMC_DATAW2S0ML_bit at FMC_DATAW2S0ML.B7;
    sbit  data8_FMC_DATAW2S0ML_bit at FMC_DATAW2S0ML.B8;
    sbit  data9_FMC_DATAW2S0ML_bit at FMC_DATAW2S0ML.B9;
    sbit  data10_FMC_DATAW2S0ML_bit at FMC_DATAW2S0ML.B10;
    sbit  data11_FMC_DATAW2S0ML_bit at FMC_DATAW2S0ML.B11;
    sbit  data12_FMC_DATAW2S0ML_bit at FMC_DATAW2S0ML.B12;
    sbit  data13_FMC_DATAW2S0ML_bit at FMC_DATAW2S0ML.B13;
    sbit  data14_FMC_DATAW2S0ML_bit at FMC_DATAW2S0ML.B14;
    sbit  data15_FMC_DATAW2S0ML_bit at FMC_DATAW2S0ML.B15;
    sbit  data16_FMC_DATAW2S0ML_bit at FMC_DATAW2S0ML.B16;
    sbit  data17_FMC_DATAW2S0ML_bit at FMC_DATAW2S0ML.B17;
    sbit  data18_FMC_DATAW2S0ML_bit at FMC_DATAW2S0ML.B18;
    sbit  data19_FMC_DATAW2S0ML_bit at FMC_DATAW2S0ML.B19;
    sbit  data20_FMC_DATAW2S0ML_bit at FMC_DATAW2S0ML.B20;
    sbit  data21_FMC_DATAW2S0ML_bit at FMC_DATAW2S0ML.B21;
    sbit  data22_FMC_DATAW2S0ML_bit at FMC_DATAW2S0ML.B22;
    sbit  data23_FMC_DATAW2S0ML_bit at FMC_DATAW2S0ML.B23;
    sbit  data24_FMC_DATAW2S0ML_bit at FMC_DATAW2S0ML.B24;
    sbit  data25_FMC_DATAW2S0ML_bit at FMC_DATAW2S0ML.B25;
    sbit  data26_FMC_DATAW2S0ML_bit at FMC_DATAW2S0ML.B26;
    sbit  data27_FMC_DATAW2S0ML_bit at FMC_DATAW2S0ML.B27;
    sbit  data28_FMC_DATAW2S0ML_bit at FMC_DATAW2S0ML.B28;
    sbit  data29_FMC_DATAW2S0ML_bit at FMC_DATAW2S0ML.B29;
    sbit  data30_FMC_DATAW2S0ML_bit at FMC_DATAW2S0ML.B30;
    sbit  data31_FMC_DATAW2S0ML_bit at FMC_DATAW2S0ML.B31;

sfr unsigned long   volatile FMC_DATAW2S1ML       absolute 0x4001F298;
    sbit  data0_FMC_DATAW2S1ML_bit at FMC_DATAW2S1ML.B0;
    sbit  data1_FMC_DATAW2S1ML_bit at FMC_DATAW2S1ML.B1;
    sbit  data2_FMC_DATAW2S1ML_bit at FMC_DATAW2S1ML.B2;
    sbit  data3_FMC_DATAW2S1ML_bit at FMC_DATAW2S1ML.B3;
    sbit  data4_FMC_DATAW2S1ML_bit at FMC_DATAW2S1ML.B4;
    sbit  data5_FMC_DATAW2S1ML_bit at FMC_DATAW2S1ML.B5;
    sbit  data6_FMC_DATAW2S1ML_bit at FMC_DATAW2S1ML.B6;
    sbit  data7_FMC_DATAW2S1ML_bit at FMC_DATAW2S1ML.B7;
    sbit  data8_FMC_DATAW2S1ML_bit at FMC_DATAW2S1ML.B8;
    sbit  data9_FMC_DATAW2S1ML_bit at FMC_DATAW2S1ML.B9;
    sbit  data10_FMC_DATAW2S1ML_bit at FMC_DATAW2S1ML.B10;
    sbit  data11_FMC_DATAW2S1ML_bit at FMC_DATAW2S1ML.B11;
    sbit  data12_FMC_DATAW2S1ML_bit at FMC_DATAW2S1ML.B12;
    sbit  data13_FMC_DATAW2S1ML_bit at FMC_DATAW2S1ML.B13;
    sbit  data14_FMC_DATAW2S1ML_bit at FMC_DATAW2S1ML.B14;
    sbit  data15_FMC_DATAW2S1ML_bit at FMC_DATAW2S1ML.B15;
    sbit  data16_FMC_DATAW2S1ML_bit at FMC_DATAW2S1ML.B16;
    sbit  data17_FMC_DATAW2S1ML_bit at FMC_DATAW2S1ML.B17;
    sbit  data18_FMC_DATAW2S1ML_bit at FMC_DATAW2S1ML.B18;
    sbit  data19_FMC_DATAW2S1ML_bit at FMC_DATAW2S1ML.B19;
    sbit  data20_FMC_DATAW2S1ML_bit at FMC_DATAW2S1ML.B20;
    sbit  data21_FMC_DATAW2S1ML_bit at FMC_DATAW2S1ML.B21;
    sbit  data22_FMC_DATAW2S1ML_bit at FMC_DATAW2S1ML.B22;
    sbit  data23_FMC_DATAW2S1ML_bit at FMC_DATAW2S1ML.B23;
    sbit  data24_FMC_DATAW2S1ML_bit at FMC_DATAW2S1ML.B24;
    sbit  data25_FMC_DATAW2S1ML_bit at FMC_DATAW2S1ML.B25;
    sbit  data26_FMC_DATAW2S1ML_bit at FMC_DATAW2S1ML.B26;
    sbit  data27_FMC_DATAW2S1ML_bit at FMC_DATAW2S1ML.B27;
    sbit  data28_FMC_DATAW2S1ML_bit at FMC_DATAW2S1ML.B28;
    sbit  data29_FMC_DATAW2S1ML_bit at FMC_DATAW2S1ML.B29;
    sbit  data30_FMC_DATAW2S1ML_bit at FMC_DATAW2S1ML.B30;
    sbit  data31_FMC_DATAW2S1ML_bit at FMC_DATAW2S1ML.B31;

sfr unsigned long   volatile FMC_DATAW2S2ML       absolute 0x4001F2A8;
    sbit  data0_FMC_DATAW2S2ML_bit at FMC_DATAW2S2ML.B0;
    sbit  data1_FMC_DATAW2S2ML_bit at FMC_DATAW2S2ML.B1;
    sbit  data2_FMC_DATAW2S2ML_bit at FMC_DATAW2S2ML.B2;
    sbit  data3_FMC_DATAW2S2ML_bit at FMC_DATAW2S2ML.B3;
    sbit  data4_FMC_DATAW2S2ML_bit at FMC_DATAW2S2ML.B4;
    sbit  data5_FMC_DATAW2S2ML_bit at FMC_DATAW2S2ML.B5;
    sbit  data6_FMC_DATAW2S2ML_bit at FMC_DATAW2S2ML.B6;
    sbit  data7_FMC_DATAW2S2ML_bit at FMC_DATAW2S2ML.B7;
    sbit  data8_FMC_DATAW2S2ML_bit at FMC_DATAW2S2ML.B8;
    sbit  data9_FMC_DATAW2S2ML_bit at FMC_DATAW2S2ML.B9;
    sbit  data10_FMC_DATAW2S2ML_bit at FMC_DATAW2S2ML.B10;
    sbit  data11_FMC_DATAW2S2ML_bit at FMC_DATAW2S2ML.B11;
    sbit  data12_FMC_DATAW2S2ML_bit at FMC_DATAW2S2ML.B12;
    sbit  data13_FMC_DATAW2S2ML_bit at FMC_DATAW2S2ML.B13;
    sbit  data14_FMC_DATAW2S2ML_bit at FMC_DATAW2S2ML.B14;
    sbit  data15_FMC_DATAW2S2ML_bit at FMC_DATAW2S2ML.B15;
    sbit  data16_FMC_DATAW2S2ML_bit at FMC_DATAW2S2ML.B16;
    sbit  data17_FMC_DATAW2S2ML_bit at FMC_DATAW2S2ML.B17;
    sbit  data18_FMC_DATAW2S2ML_bit at FMC_DATAW2S2ML.B18;
    sbit  data19_FMC_DATAW2S2ML_bit at FMC_DATAW2S2ML.B19;
    sbit  data20_FMC_DATAW2S2ML_bit at FMC_DATAW2S2ML.B20;
    sbit  data21_FMC_DATAW2S2ML_bit at FMC_DATAW2S2ML.B21;
    sbit  data22_FMC_DATAW2S2ML_bit at FMC_DATAW2S2ML.B22;
    sbit  data23_FMC_DATAW2S2ML_bit at FMC_DATAW2S2ML.B23;
    sbit  data24_FMC_DATAW2S2ML_bit at FMC_DATAW2S2ML.B24;
    sbit  data25_FMC_DATAW2S2ML_bit at FMC_DATAW2S2ML.B25;
    sbit  data26_FMC_DATAW2S2ML_bit at FMC_DATAW2S2ML.B26;
    sbit  data27_FMC_DATAW2S2ML_bit at FMC_DATAW2S2ML.B27;
    sbit  data28_FMC_DATAW2S2ML_bit at FMC_DATAW2S2ML.B28;
    sbit  data29_FMC_DATAW2S2ML_bit at FMC_DATAW2S2ML.B29;
    sbit  data30_FMC_DATAW2S2ML_bit at FMC_DATAW2S2ML.B30;
    sbit  data31_FMC_DATAW2S2ML_bit at FMC_DATAW2S2ML.B31;

sfr unsigned long   volatile FMC_DATAW2S3ML       absolute 0x4001F2B8;
    sbit  data0_FMC_DATAW2S3ML_bit at FMC_DATAW2S3ML.B0;
    sbit  data1_FMC_DATAW2S3ML_bit at FMC_DATAW2S3ML.B1;
    sbit  data2_FMC_DATAW2S3ML_bit at FMC_DATAW2S3ML.B2;
    sbit  data3_FMC_DATAW2S3ML_bit at FMC_DATAW2S3ML.B3;
    sbit  data4_FMC_DATAW2S3ML_bit at FMC_DATAW2S3ML.B4;
    sbit  data5_FMC_DATAW2S3ML_bit at FMC_DATAW2S3ML.B5;
    sbit  data6_FMC_DATAW2S3ML_bit at FMC_DATAW2S3ML.B6;
    sbit  data7_FMC_DATAW2S3ML_bit at FMC_DATAW2S3ML.B7;
    sbit  data8_FMC_DATAW2S3ML_bit at FMC_DATAW2S3ML.B8;
    sbit  data9_FMC_DATAW2S3ML_bit at FMC_DATAW2S3ML.B9;
    sbit  data10_FMC_DATAW2S3ML_bit at FMC_DATAW2S3ML.B10;
    sbit  data11_FMC_DATAW2S3ML_bit at FMC_DATAW2S3ML.B11;
    sbit  data12_FMC_DATAW2S3ML_bit at FMC_DATAW2S3ML.B12;
    sbit  data13_FMC_DATAW2S3ML_bit at FMC_DATAW2S3ML.B13;
    sbit  data14_FMC_DATAW2S3ML_bit at FMC_DATAW2S3ML.B14;
    sbit  data15_FMC_DATAW2S3ML_bit at FMC_DATAW2S3ML.B15;
    sbit  data16_FMC_DATAW2S3ML_bit at FMC_DATAW2S3ML.B16;
    sbit  data17_FMC_DATAW2S3ML_bit at FMC_DATAW2S3ML.B17;
    sbit  data18_FMC_DATAW2S3ML_bit at FMC_DATAW2S3ML.B18;
    sbit  data19_FMC_DATAW2S3ML_bit at FMC_DATAW2S3ML.B19;
    sbit  data20_FMC_DATAW2S3ML_bit at FMC_DATAW2S3ML.B20;
    sbit  data21_FMC_DATAW2S3ML_bit at FMC_DATAW2S3ML.B21;
    sbit  data22_FMC_DATAW2S3ML_bit at FMC_DATAW2S3ML.B22;
    sbit  data23_FMC_DATAW2S3ML_bit at FMC_DATAW2S3ML.B23;
    sbit  data24_FMC_DATAW2S3ML_bit at FMC_DATAW2S3ML.B24;
    sbit  data25_FMC_DATAW2S3ML_bit at FMC_DATAW2S3ML.B25;
    sbit  data26_FMC_DATAW2S3ML_bit at FMC_DATAW2S3ML.B26;
    sbit  data27_FMC_DATAW2S3ML_bit at FMC_DATAW2S3ML.B27;
    sbit  data28_FMC_DATAW2S3ML_bit at FMC_DATAW2S3ML.B28;
    sbit  data29_FMC_DATAW2S3ML_bit at FMC_DATAW2S3ML.B29;
    sbit  data30_FMC_DATAW2S3ML_bit at FMC_DATAW2S3ML.B30;
    sbit  data31_FMC_DATAW2S3ML_bit at FMC_DATAW2S3ML.B31;

sfr unsigned long   volatile FMC_DATAW2S0LM       absolute 0x4001F28C;
    sbit  data0_FMC_DATAW2S0LM_bit at FMC_DATAW2S0LM.B0;
    sbit  data1_FMC_DATAW2S0LM_bit at FMC_DATAW2S0LM.B1;
    sbit  data2_FMC_DATAW2S0LM_bit at FMC_DATAW2S0LM.B2;
    sbit  data3_FMC_DATAW2S0LM_bit at FMC_DATAW2S0LM.B3;
    sbit  data4_FMC_DATAW2S0LM_bit at FMC_DATAW2S0LM.B4;
    sbit  data5_FMC_DATAW2S0LM_bit at FMC_DATAW2S0LM.B5;
    sbit  data6_FMC_DATAW2S0LM_bit at FMC_DATAW2S0LM.B6;
    sbit  data7_FMC_DATAW2S0LM_bit at FMC_DATAW2S0LM.B7;
    sbit  data8_FMC_DATAW2S0LM_bit at FMC_DATAW2S0LM.B8;
    sbit  data9_FMC_DATAW2S0LM_bit at FMC_DATAW2S0LM.B9;
    sbit  data10_FMC_DATAW2S0LM_bit at FMC_DATAW2S0LM.B10;
    sbit  data11_FMC_DATAW2S0LM_bit at FMC_DATAW2S0LM.B11;
    sbit  data12_FMC_DATAW2S0LM_bit at FMC_DATAW2S0LM.B12;
    sbit  data13_FMC_DATAW2S0LM_bit at FMC_DATAW2S0LM.B13;
    sbit  data14_FMC_DATAW2S0LM_bit at FMC_DATAW2S0LM.B14;
    sbit  data15_FMC_DATAW2S0LM_bit at FMC_DATAW2S0LM.B15;
    sbit  data16_FMC_DATAW2S0LM_bit at FMC_DATAW2S0LM.B16;
    sbit  data17_FMC_DATAW2S0LM_bit at FMC_DATAW2S0LM.B17;
    sbit  data18_FMC_DATAW2S0LM_bit at FMC_DATAW2S0LM.B18;
    sbit  data19_FMC_DATAW2S0LM_bit at FMC_DATAW2S0LM.B19;
    sbit  data20_FMC_DATAW2S0LM_bit at FMC_DATAW2S0LM.B20;
    sbit  data21_FMC_DATAW2S0LM_bit at FMC_DATAW2S0LM.B21;
    sbit  data22_FMC_DATAW2S0LM_bit at FMC_DATAW2S0LM.B22;
    sbit  data23_FMC_DATAW2S0LM_bit at FMC_DATAW2S0LM.B23;
    sbit  data24_FMC_DATAW2S0LM_bit at FMC_DATAW2S0LM.B24;
    sbit  data25_FMC_DATAW2S0LM_bit at FMC_DATAW2S0LM.B25;
    sbit  data26_FMC_DATAW2S0LM_bit at FMC_DATAW2S0LM.B26;
    sbit  data27_FMC_DATAW2S0LM_bit at FMC_DATAW2S0LM.B27;
    sbit  data28_FMC_DATAW2S0LM_bit at FMC_DATAW2S0LM.B28;
    sbit  data29_FMC_DATAW2S0LM_bit at FMC_DATAW2S0LM.B29;
    sbit  data30_FMC_DATAW2S0LM_bit at FMC_DATAW2S0LM.B30;
    sbit  data31_FMC_DATAW2S0LM_bit at FMC_DATAW2S0LM.B31;

sfr unsigned long   volatile FMC_DATAW2S1LM       absolute 0x4001F29C;
    sbit  data0_FMC_DATAW2S1LM_bit at FMC_DATAW2S1LM.B0;
    sbit  data1_FMC_DATAW2S1LM_bit at FMC_DATAW2S1LM.B1;
    sbit  data2_FMC_DATAW2S1LM_bit at FMC_DATAW2S1LM.B2;
    sbit  data3_FMC_DATAW2S1LM_bit at FMC_DATAW2S1LM.B3;
    sbit  data4_FMC_DATAW2S1LM_bit at FMC_DATAW2S1LM.B4;
    sbit  data5_FMC_DATAW2S1LM_bit at FMC_DATAW2S1LM.B5;
    sbit  data6_FMC_DATAW2S1LM_bit at FMC_DATAW2S1LM.B6;
    sbit  data7_FMC_DATAW2S1LM_bit at FMC_DATAW2S1LM.B7;
    sbit  data8_FMC_DATAW2S1LM_bit at FMC_DATAW2S1LM.B8;
    sbit  data9_FMC_DATAW2S1LM_bit at FMC_DATAW2S1LM.B9;
    sbit  data10_FMC_DATAW2S1LM_bit at FMC_DATAW2S1LM.B10;
    sbit  data11_FMC_DATAW2S1LM_bit at FMC_DATAW2S1LM.B11;
    sbit  data12_FMC_DATAW2S1LM_bit at FMC_DATAW2S1LM.B12;
    sbit  data13_FMC_DATAW2S1LM_bit at FMC_DATAW2S1LM.B13;
    sbit  data14_FMC_DATAW2S1LM_bit at FMC_DATAW2S1LM.B14;
    sbit  data15_FMC_DATAW2S1LM_bit at FMC_DATAW2S1LM.B15;
    sbit  data16_FMC_DATAW2S1LM_bit at FMC_DATAW2S1LM.B16;
    sbit  data17_FMC_DATAW2S1LM_bit at FMC_DATAW2S1LM.B17;
    sbit  data18_FMC_DATAW2S1LM_bit at FMC_DATAW2S1LM.B18;
    sbit  data19_FMC_DATAW2S1LM_bit at FMC_DATAW2S1LM.B19;
    sbit  data20_FMC_DATAW2S1LM_bit at FMC_DATAW2S1LM.B20;
    sbit  data21_FMC_DATAW2S1LM_bit at FMC_DATAW2S1LM.B21;
    sbit  data22_FMC_DATAW2S1LM_bit at FMC_DATAW2S1LM.B22;
    sbit  data23_FMC_DATAW2S1LM_bit at FMC_DATAW2S1LM.B23;
    sbit  data24_FMC_DATAW2S1LM_bit at FMC_DATAW2S1LM.B24;
    sbit  data25_FMC_DATAW2S1LM_bit at FMC_DATAW2S1LM.B25;
    sbit  data26_FMC_DATAW2S1LM_bit at FMC_DATAW2S1LM.B26;
    sbit  data27_FMC_DATAW2S1LM_bit at FMC_DATAW2S1LM.B27;
    sbit  data28_FMC_DATAW2S1LM_bit at FMC_DATAW2S1LM.B28;
    sbit  data29_FMC_DATAW2S1LM_bit at FMC_DATAW2S1LM.B29;
    sbit  data30_FMC_DATAW2S1LM_bit at FMC_DATAW2S1LM.B30;
    sbit  data31_FMC_DATAW2S1LM_bit at FMC_DATAW2S1LM.B31;

sfr unsigned long   volatile FMC_DATAW2S2LM       absolute 0x4001F2AC;
    sbit  data0_FMC_DATAW2S2LM_bit at FMC_DATAW2S2LM.B0;
    sbit  data1_FMC_DATAW2S2LM_bit at FMC_DATAW2S2LM.B1;
    sbit  data2_FMC_DATAW2S2LM_bit at FMC_DATAW2S2LM.B2;
    sbit  data3_FMC_DATAW2S2LM_bit at FMC_DATAW2S2LM.B3;
    sbit  data4_FMC_DATAW2S2LM_bit at FMC_DATAW2S2LM.B4;
    sbit  data5_FMC_DATAW2S2LM_bit at FMC_DATAW2S2LM.B5;
    sbit  data6_FMC_DATAW2S2LM_bit at FMC_DATAW2S2LM.B6;
    sbit  data7_FMC_DATAW2S2LM_bit at FMC_DATAW2S2LM.B7;
    sbit  data8_FMC_DATAW2S2LM_bit at FMC_DATAW2S2LM.B8;
    sbit  data9_FMC_DATAW2S2LM_bit at FMC_DATAW2S2LM.B9;
    sbit  data10_FMC_DATAW2S2LM_bit at FMC_DATAW2S2LM.B10;
    sbit  data11_FMC_DATAW2S2LM_bit at FMC_DATAW2S2LM.B11;
    sbit  data12_FMC_DATAW2S2LM_bit at FMC_DATAW2S2LM.B12;
    sbit  data13_FMC_DATAW2S2LM_bit at FMC_DATAW2S2LM.B13;
    sbit  data14_FMC_DATAW2S2LM_bit at FMC_DATAW2S2LM.B14;
    sbit  data15_FMC_DATAW2S2LM_bit at FMC_DATAW2S2LM.B15;
    sbit  data16_FMC_DATAW2S2LM_bit at FMC_DATAW2S2LM.B16;
    sbit  data17_FMC_DATAW2S2LM_bit at FMC_DATAW2S2LM.B17;
    sbit  data18_FMC_DATAW2S2LM_bit at FMC_DATAW2S2LM.B18;
    sbit  data19_FMC_DATAW2S2LM_bit at FMC_DATAW2S2LM.B19;
    sbit  data20_FMC_DATAW2S2LM_bit at FMC_DATAW2S2LM.B20;
    sbit  data21_FMC_DATAW2S2LM_bit at FMC_DATAW2S2LM.B21;
    sbit  data22_FMC_DATAW2S2LM_bit at FMC_DATAW2S2LM.B22;
    sbit  data23_FMC_DATAW2S2LM_bit at FMC_DATAW2S2LM.B23;
    sbit  data24_FMC_DATAW2S2LM_bit at FMC_DATAW2S2LM.B24;
    sbit  data25_FMC_DATAW2S2LM_bit at FMC_DATAW2S2LM.B25;
    sbit  data26_FMC_DATAW2S2LM_bit at FMC_DATAW2S2LM.B26;
    sbit  data27_FMC_DATAW2S2LM_bit at FMC_DATAW2S2LM.B27;
    sbit  data28_FMC_DATAW2S2LM_bit at FMC_DATAW2S2LM.B28;
    sbit  data29_FMC_DATAW2S2LM_bit at FMC_DATAW2S2LM.B29;
    sbit  data30_FMC_DATAW2S2LM_bit at FMC_DATAW2S2LM.B30;
    sbit  data31_FMC_DATAW2S2LM_bit at FMC_DATAW2S2LM.B31;

sfr unsigned long   volatile FMC_DATAW2S3LM       absolute 0x4001F2BC;
    sbit  data0_FMC_DATAW2S3LM_bit at FMC_DATAW2S3LM.B0;
    sbit  data1_FMC_DATAW2S3LM_bit at FMC_DATAW2S3LM.B1;
    sbit  data2_FMC_DATAW2S3LM_bit at FMC_DATAW2S3LM.B2;
    sbit  data3_FMC_DATAW2S3LM_bit at FMC_DATAW2S3LM.B3;
    sbit  data4_FMC_DATAW2S3LM_bit at FMC_DATAW2S3LM.B4;
    sbit  data5_FMC_DATAW2S3LM_bit at FMC_DATAW2S3LM.B5;
    sbit  data6_FMC_DATAW2S3LM_bit at FMC_DATAW2S3LM.B6;
    sbit  data7_FMC_DATAW2S3LM_bit at FMC_DATAW2S3LM.B7;
    sbit  data8_FMC_DATAW2S3LM_bit at FMC_DATAW2S3LM.B8;
    sbit  data9_FMC_DATAW2S3LM_bit at FMC_DATAW2S3LM.B9;
    sbit  data10_FMC_DATAW2S3LM_bit at FMC_DATAW2S3LM.B10;
    sbit  data11_FMC_DATAW2S3LM_bit at FMC_DATAW2S3LM.B11;
    sbit  data12_FMC_DATAW2S3LM_bit at FMC_DATAW2S3LM.B12;
    sbit  data13_FMC_DATAW2S3LM_bit at FMC_DATAW2S3LM.B13;
    sbit  data14_FMC_DATAW2S3LM_bit at FMC_DATAW2S3LM.B14;
    sbit  data15_FMC_DATAW2S3LM_bit at FMC_DATAW2S3LM.B15;
    sbit  data16_FMC_DATAW2S3LM_bit at FMC_DATAW2S3LM.B16;
    sbit  data17_FMC_DATAW2S3LM_bit at FMC_DATAW2S3LM.B17;
    sbit  data18_FMC_DATAW2S3LM_bit at FMC_DATAW2S3LM.B18;
    sbit  data19_FMC_DATAW2S3LM_bit at FMC_DATAW2S3LM.B19;
    sbit  data20_FMC_DATAW2S3LM_bit at FMC_DATAW2S3LM.B20;
    sbit  data21_FMC_DATAW2S3LM_bit at FMC_DATAW2S3LM.B21;
    sbit  data22_FMC_DATAW2S3LM_bit at FMC_DATAW2S3LM.B22;
    sbit  data23_FMC_DATAW2S3LM_bit at FMC_DATAW2S3LM.B23;
    sbit  data24_FMC_DATAW2S3LM_bit at FMC_DATAW2S3LM.B24;
    sbit  data25_FMC_DATAW2S3LM_bit at FMC_DATAW2S3LM.B25;
    sbit  data26_FMC_DATAW2S3LM_bit at FMC_DATAW2S3LM.B26;
    sbit  data27_FMC_DATAW2S3LM_bit at FMC_DATAW2S3LM.B27;
    sbit  data28_FMC_DATAW2S3LM_bit at FMC_DATAW2S3LM.B28;
    sbit  data29_FMC_DATAW2S3LM_bit at FMC_DATAW2S3LM.B29;
    sbit  data30_FMC_DATAW2S3LM_bit at FMC_DATAW2S3LM.B30;
    sbit  data31_FMC_DATAW2S3LM_bit at FMC_DATAW2S3LM.B31;

sfr unsigned long   volatile FMC_DATAW3S0UM       absolute 0x4001F2C0;
    sbit  data0_FMC_DATAW3S0UM_bit at FMC_DATAW3S0UM.B0;
    sbit  data1_FMC_DATAW3S0UM_bit at FMC_DATAW3S0UM.B1;
    sbit  data2_FMC_DATAW3S0UM_bit at FMC_DATAW3S0UM.B2;
    sbit  data3_FMC_DATAW3S0UM_bit at FMC_DATAW3S0UM.B3;
    sbit  data4_FMC_DATAW3S0UM_bit at FMC_DATAW3S0UM.B4;
    sbit  data5_FMC_DATAW3S0UM_bit at FMC_DATAW3S0UM.B5;
    sbit  data6_FMC_DATAW3S0UM_bit at FMC_DATAW3S0UM.B6;
    sbit  data7_FMC_DATAW3S0UM_bit at FMC_DATAW3S0UM.B7;
    sbit  data8_FMC_DATAW3S0UM_bit at FMC_DATAW3S0UM.B8;
    sbit  data9_FMC_DATAW3S0UM_bit at FMC_DATAW3S0UM.B9;
    sbit  data10_FMC_DATAW3S0UM_bit at FMC_DATAW3S0UM.B10;
    sbit  data11_FMC_DATAW3S0UM_bit at FMC_DATAW3S0UM.B11;
    sbit  data12_FMC_DATAW3S0UM_bit at FMC_DATAW3S0UM.B12;
    sbit  data13_FMC_DATAW3S0UM_bit at FMC_DATAW3S0UM.B13;
    sbit  data14_FMC_DATAW3S0UM_bit at FMC_DATAW3S0UM.B14;
    sbit  data15_FMC_DATAW3S0UM_bit at FMC_DATAW3S0UM.B15;
    sbit  data16_FMC_DATAW3S0UM_bit at FMC_DATAW3S0UM.B16;
    sbit  data17_FMC_DATAW3S0UM_bit at FMC_DATAW3S0UM.B17;
    sbit  data18_FMC_DATAW3S0UM_bit at FMC_DATAW3S0UM.B18;
    sbit  data19_FMC_DATAW3S0UM_bit at FMC_DATAW3S0UM.B19;
    sbit  data20_FMC_DATAW3S0UM_bit at FMC_DATAW3S0UM.B20;
    sbit  data21_FMC_DATAW3S0UM_bit at FMC_DATAW3S0UM.B21;
    sbit  data22_FMC_DATAW3S0UM_bit at FMC_DATAW3S0UM.B22;
    sbit  data23_FMC_DATAW3S0UM_bit at FMC_DATAW3S0UM.B23;
    sbit  data24_FMC_DATAW3S0UM_bit at FMC_DATAW3S0UM.B24;
    sbit  data25_FMC_DATAW3S0UM_bit at FMC_DATAW3S0UM.B25;
    sbit  data26_FMC_DATAW3S0UM_bit at FMC_DATAW3S0UM.B26;
    sbit  data27_FMC_DATAW3S0UM_bit at FMC_DATAW3S0UM.B27;
    sbit  data28_FMC_DATAW3S0UM_bit at FMC_DATAW3S0UM.B28;
    sbit  data29_FMC_DATAW3S0UM_bit at FMC_DATAW3S0UM.B29;
    sbit  data30_FMC_DATAW3S0UM_bit at FMC_DATAW3S0UM.B30;
    sbit  data31_FMC_DATAW3S0UM_bit at FMC_DATAW3S0UM.B31;

sfr unsigned long   volatile FMC_DATAW3S1UM       absolute 0x4001F2D0;
    sbit  data0_FMC_DATAW3S1UM_bit at FMC_DATAW3S1UM.B0;
    sbit  data1_FMC_DATAW3S1UM_bit at FMC_DATAW3S1UM.B1;
    sbit  data2_FMC_DATAW3S1UM_bit at FMC_DATAW3S1UM.B2;
    sbit  data3_FMC_DATAW3S1UM_bit at FMC_DATAW3S1UM.B3;
    sbit  data4_FMC_DATAW3S1UM_bit at FMC_DATAW3S1UM.B4;
    sbit  data5_FMC_DATAW3S1UM_bit at FMC_DATAW3S1UM.B5;
    sbit  data6_FMC_DATAW3S1UM_bit at FMC_DATAW3S1UM.B6;
    sbit  data7_FMC_DATAW3S1UM_bit at FMC_DATAW3S1UM.B7;
    sbit  data8_FMC_DATAW3S1UM_bit at FMC_DATAW3S1UM.B8;
    sbit  data9_FMC_DATAW3S1UM_bit at FMC_DATAW3S1UM.B9;
    sbit  data10_FMC_DATAW3S1UM_bit at FMC_DATAW3S1UM.B10;
    sbit  data11_FMC_DATAW3S1UM_bit at FMC_DATAW3S1UM.B11;
    sbit  data12_FMC_DATAW3S1UM_bit at FMC_DATAW3S1UM.B12;
    sbit  data13_FMC_DATAW3S1UM_bit at FMC_DATAW3S1UM.B13;
    sbit  data14_FMC_DATAW3S1UM_bit at FMC_DATAW3S1UM.B14;
    sbit  data15_FMC_DATAW3S1UM_bit at FMC_DATAW3S1UM.B15;
    sbit  data16_FMC_DATAW3S1UM_bit at FMC_DATAW3S1UM.B16;
    sbit  data17_FMC_DATAW3S1UM_bit at FMC_DATAW3S1UM.B17;
    sbit  data18_FMC_DATAW3S1UM_bit at FMC_DATAW3S1UM.B18;
    sbit  data19_FMC_DATAW3S1UM_bit at FMC_DATAW3S1UM.B19;
    sbit  data20_FMC_DATAW3S1UM_bit at FMC_DATAW3S1UM.B20;
    sbit  data21_FMC_DATAW3S1UM_bit at FMC_DATAW3S1UM.B21;
    sbit  data22_FMC_DATAW3S1UM_bit at FMC_DATAW3S1UM.B22;
    sbit  data23_FMC_DATAW3S1UM_bit at FMC_DATAW3S1UM.B23;
    sbit  data24_FMC_DATAW3S1UM_bit at FMC_DATAW3S1UM.B24;
    sbit  data25_FMC_DATAW3S1UM_bit at FMC_DATAW3S1UM.B25;
    sbit  data26_FMC_DATAW3S1UM_bit at FMC_DATAW3S1UM.B26;
    sbit  data27_FMC_DATAW3S1UM_bit at FMC_DATAW3S1UM.B27;
    sbit  data28_FMC_DATAW3S1UM_bit at FMC_DATAW3S1UM.B28;
    sbit  data29_FMC_DATAW3S1UM_bit at FMC_DATAW3S1UM.B29;
    sbit  data30_FMC_DATAW3S1UM_bit at FMC_DATAW3S1UM.B30;
    sbit  data31_FMC_DATAW3S1UM_bit at FMC_DATAW3S1UM.B31;

sfr unsigned long   volatile FMC_DATAW3S2UM       absolute 0x4001F2E0;
    sbit  data0_FMC_DATAW3S2UM_bit at FMC_DATAW3S2UM.B0;
    sbit  data1_FMC_DATAW3S2UM_bit at FMC_DATAW3S2UM.B1;
    sbit  data2_FMC_DATAW3S2UM_bit at FMC_DATAW3S2UM.B2;
    sbit  data3_FMC_DATAW3S2UM_bit at FMC_DATAW3S2UM.B3;
    sbit  data4_FMC_DATAW3S2UM_bit at FMC_DATAW3S2UM.B4;
    sbit  data5_FMC_DATAW3S2UM_bit at FMC_DATAW3S2UM.B5;
    sbit  data6_FMC_DATAW3S2UM_bit at FMC_DATAW3S2UM.B6;
    sbit  data7_FMC_DATAW3S2UM_bit at FMC_DATAW3S2UM.B7;
    sbit  data8_FMC_DATAW3S2UM_bit at FMC_DATAW3S2UM.B8;
    sbit  data9_FMC_DATAW3S2UM_bit at FMC_DATAW3S2UM.B9;
    sbit  data10_FMC_DATAW3S2UM_bit at FMC_DATAW3S2UM.B10;
    sbit  data11_FMC_DATAW3S2UM_bit at FMC_DATAW3S2UM.B11;
    sbit  data12_FMC_DATAW3S2UM_bit at FMC_DATAW3S2UM.B12;
    sbit  data13_FMC_DATAW3S2UM_bit at FMC_DATAW3S2UM.B13;
    sbit  data14_FMC_DATAW3S2UM_bit at FMC_DATAW3S2UM.B14;
    sbit  data15_FMC_DATAW3S2UM_bit at FMC_DATAW3S2UM.B15;
    sbit  data16_FMC_DATAW3S2UM_bit at FMC_DATAW3S2UM.B16;
    sbit  data17_FMC_DATAW3S2UM_bit at FMC_DATAW3S2UM.B17;
    sbit  data18_FMC_DATAW3S2UM_bit at FMC_DATAW3S2UM.B18;
    sbit  data19_FMC_DATAW3S2UM_bit at FMC_DATAW3S2UM.B19;
    sbit  data20_FMC_DATAW3S2UM_bit at FMC_DATAW3S2UM.B20;
    sbit  data21_FMC_DATAW3S2UM_bit at FMC_DATAW3S2UM.B21;
    sbit  data22_FMC_DATAW3S2UM_bit at FMC_DATAW3S2UM.B22;
    sbit  data23_FMC_DATAW3S2UM_bit at FMC_DATAW3S2UM.B23;
    sbit  data24_FMC_DATAW3S2UM_bit at FMC_DATAW3S2UM.B24;
    sbit  data25_FMC_DATAW3S2UM_bit at FMC_DATAW3S2UM.B25;
    sbit  data26_FMC_DATAW3S2UM_bit at FMC_DATAW3S2UM.B26;
    sbit  data27_FMC_DATAW3S2UM_bit at FMC_DATAW3S2UM.B27;
    sbit  data28_FMC_DATAW3S2UM_bit at FMC_DATAW3S2UM.B28;
    sbit  data29_FMC_DATAW3S2UM_bit at FMC_DATAW3S2UM.B29;
    sbit  data30_FMC_DATAW3S2UM_bit at FMC_DATAW3S2UM.B30;
    sbit  data31_FMC_DATAW3S2UM_bit at FMC_DATAW3S2UM.B31;

sfr unsigned long   volatile FMC_DATAW3S3UM       absolute 0x4001F2F0;
    sbit  data0_FMC_DATAW3S3UM_bit at FMC_DATAW3S3UM.B0;
    sbit  data1_FMC_DATAW3S3UM_bit at FMC_DATAW3S3UM.B1;
    sbit  data2_FMC_DATAW3S3UM_bit at FMC_DATAW3S3UM.B2;
    sbit  data3_FMC_DATAW3S3UM_bit at FMC_DATAW3S3UM.B3;
    sbit  data4_FMC_DATAW3S3UM_bit at FMC_DATAW3S3UM.B4;
    sbit  data5_FMC_DATAW3S3UM_bit at FMC_DATAW3S3UM.B5;
    sbit  data6_FMC_DATAW3S3UM_bit at FMC_DATAW3S3UM.B6;
    sbit  data7_FMC_DATAW3S3UM_bit at FMC_DATAW3S3UM.B7;
    sbit  data8_FMC_DATAW3S3UM_bit at FMC_DATAW3S3UM.B8;
    sbit  data9_FMC_DATAW3S3UM_bit at FMC_DATAW3S3UM.B9;
    sbit  data10_FMC_DATAW3S3UM_bit at FMC_DATAW3S3UM.B10;
    sbit  data11_FMC_DATAW3S3UM_bit at FMC_DATAW3S3UM.B11;
    sbit  data12_FMC_DATAW3S3UM_bit at FMC_DATAW3S3UM.B12;
    sbit  data13_FMC_DATAW3S3UM_bit at FMC_DATAW3S3UM.B13;
    sbit  data14_FMC_DATAW3S3UM_bit at FMC_DATAW3S3UM.B14;
    sbit  data15_FMC_DATAW3S3UM_bit at FMC_DATAW3S3UM.B15;
    sbit  data16_FMC_DATAW3S3UM_bit at FMC_DATAW3S3UM.B16;
    sbit  data17_FMC_DATAW3S3UM_bit at FMC_DATAW3S3UM.B17;
    sbit  data18_FMC_DATAW3S3UM_bit at FMC_DATAW3S3UM.B18;
    sbit  data19_FMC_DATAW3S3UM_bit at FMC_DATAW3S3UM.B19;
    sbit  data20_FMC_DATAW3S3UM_bit at FMC_DATAW3S3UM.B20;
    sbit  data21_FMC_DATAW3S3UM_bit at FMC_DATAW3S3UM.B21;
    sbit  data22_FMC_DATAW3S3UM_bit at FMC_DATAW3S3UM.B22;
    sbit  data23_FMC_DATAW3S3UM_bit at FMC_DATAW3S3UM.B23;
    sbit  data24_FMC_DATAW3S3UM_bit at FMC_DATAW3S3UM.B24;
    sbit  data25_FMC_DATAW3S3UM_bit at FMC_DATAW3S3UM.B25;
    sbit  data26_FMC_DATAW3S3UM_bit at FMC_DATAW3S3UM.B26;
    sbit  data27_FMC_DATAW3S3UM_bit at FMC_DATAW3S3UM.B27;
    sbit  data28_FMC_DATAW3S3UM_bit at FMC_DATAW3S3UM.B28;
    sbit  data29_FMC_DATAW3S3UM_bit at FMC_DATAW3S3UM.B29;
    sbit  data30_FMC_DATAW3S3UM_bit at FMC_DATAW3S3UM.B30;
    sbit  data31_FMC_DATAW3S3UM_bit at FMC_DATAW3S3UM.B31;

sfr unsigned long   volatile FMC_DATAW3S0MU       absolute 0x4001F2C4;
    sbit  data0_FMC_DATAW3S0MU_bit at FMC_DATAW3S0MU.B0;
    sbit  data1_FMC_DATAW3S0MU_bit at FMC_DATAW3S0MU.B1;
    sbit  data2_FMC_DATAW3S0MU_bit at FMC_DATAW3S0MU.B2;
    sbit  data3_FMC_DATAW3S0MU_bit at FMC_DATAW3S0MU.B3;
    sbit  data4_FMC_DATAW3S0MU_bit at FMC_DATAW3S0MU.B4;
    sbit  data5_FMC_DATAW3S0MU_bit at FMC_DATAW3S0MU.B5;
    sbit  data6_FMC_DATAW3S0MU_bit at FMC_DATAW3S0MU.B6;
    sbit  data7_FMC_DATAW3S0MU_bit at FMC_DATAW3S0MU.B7;
    sbit  data8_FMC_DATAW3S0MU_bit at FMC_DATAW3S0MU.B8;
    sbit  data9_FMC_DATAW3S0MU_bit at FMC_DATAW3S0MU.B9;
    sbit  data10_FMC_DATAW3S0MU_bit at FMC_DATAW3S0MU.B10;
    sbit  data11_FMC_DATAW3S0MU_bit at FMC_DATAW3S0MU.B11;
    sbit  data12_FMC_DATAW3S0MU_bit at FMC_DATAW3S0MU.B12;
    sbit  data13_FMC_DATAW3S0MU_bit at FMC_DATAW3S0MU.B13;
    sbit  data14_FMC_DATAW3S0MU_bit at FMC_DATAW3S0MU.B14;
    sbit  data15_FMC_DATAW3S0MU_bit at FMC_DATAW3S0MU.B15;
    sbit  data16_FMC_DATAW3S0MU_bit at FMC_DATAW3S0MU.B16;
    sbit  data17_FMC_DATAW3S0MU_bit at FMC_DATAW3S0MU.B17;
    sbit  data18_FMC_DATAW3S0MU_bit at FMC_DATAW3S0MU.B18;
    sbit  data19_FMC_DATAW3S0MU_bit at FMC_DATAW3S0MU.B19;
    sbit  data20_FMC_DATAW3S0MU_bit at FMC_DATAW3S0MU.B20;
    sbit  data21_FMC_DATAW3S0MU_bit at FMC_DATAW3S0MU.B21;
    sbit  data22_FMC_DATAW3S0MU_bit at FMC_DATAW3S0MU.B22;
    sbit  data23_FMC_DATAW3S0MU_bit at FMC_DATAW3S0MU.B23;
    sbit  data24_FMC_DATAW3S0MU_bit at FMC_DATAW3S0MU.B24;
    sbit  data25_FMC_DATAW3S0MU_bit at FMC_DATAW3S0MU.B25;
    sbit  data26_FMC_DATAW3S0MU_bit at FMC_DATAW3S0MU.B26;
    sbit  data27_FMC_DATAW3S0MU_bit at FMC_DATAW3S0MU.B27;
    sbit  data28_FMC_DATAW3S0MU_bit at FMC_DATAW3S0MU.B28;
    sbit  data29_FMC_DATAW3S0MU_bit at FMC_DATAW3S0MU.B29;
    sbit  data30_FMC_DATAW3S0MU_bit at FMC_DATAW3S0MU.B30;
    sbit  data31_FMC_DATAW3S0MU_bit at FMC_DATAW3S0MU.B31;

sfr unsigned long   volatile FMC_DATAW3S1MU       absolute 0x4001F2D4;
    sbit  data0_FMC_DATAW3S1MU_bit at FMC_DATAW3S1MU.B0;
    sbit  data1_FMC_DATAW3S1MU_bit at FMC_DATAW3S1MU.B1;
    sbit  data2_FMC_DATAW3S1MU_bit at FMC_DATAW3S1MU.B2;
    sbit  data3_FMC_DATAW3S1MU_bit at FMC_DATAW3S1MU.B3;
    sbit  data4_FMC_DATAW3S1MU_bit at FMC_DATAW3S1MU.B4;
    sbit  data5_FMC_DATAW3S1MU_bit at FMC_DATAW3S1MU.B5;
    sbit  data6_FMC_DATAW3S1MU_bit at FMC_DATAW3S1MU.B6;
    sbit  data7_FMC_DATAW3S1MU_bit at FMC_DATAW3S1MU.B7;
    sbit  data8_FMC_DATAW3S1MU_bit at FMC_DATAW3S1MU.B8;
    sbit  data9_FMC_DATAW3S1MU_bit at FMC_DATAW3S1MU.B9;
    sbit  data10_FMC_DATAW3S1MU_bit at FMC_DATAW3S1MU.B10;
    sbit  data11_FMC_DATAW3S1MU_bit at FMC_DATAW3S1MU.B11;
    sbit  data12_FMC_DATAW3S1MU_bit at FMC_DATAW3S1MU.B12;
    sbit  data13_FMC_DATAW3S1MU_bit at FMC_DATAW3S1MU.B13;
    sbit  data14_FMC_DATAW3S1MU_bit at FMC_DATAW3S1MU.B14;
    sbit  data15_FMC_DATAW3S1MU_bit at FMC_DATAW3S1MU.B15;
    sbit  data16_FMC_DATAW3S1MU_bit at FMC_DATAW3S1MU.B16;
    sbit  data17_FMC_DATAW3S1MU_bit at FMC_DATAW3S1MU.B17;
    sbit  data18_FMC_DATAW3S1MU_bit at FMC_DATAW3S1MU.B18;
    sbit  data19_FMC_DATAW3S1MU_bit at FMC_DATAW3S1MU.B19;
    sbit  data20_FMC_DATAW3S1MU_bit at FMC_DATAW3S1MU.B20;
    sbit  data21_FMC_DATAW3S1MU_bit at FMC_DATAW3S1MU.B21;
    sbit  data22_FMC_DATAW3S1MU_bit at FMC_DATAW3S1MU.B22;
    sbit  data23_FMC_DATAW3S1MU_bit at FMC_DATAW3S1MU.B23;
    sbit  data24_FMC_DATAW3S1MU_bit at FMC_DATAW3S1MU.B24;
    sbit  data25_FMC_DATAW3S1MU_bit at FMC_DATAW3S1MU.B25;
    sbit  data26_FMC_DATAW3S1MU_bit at FMC_DATAW3S1MU.B26;
    sbit  data27_FMC_DATAW3S1MU_bit at FMC_DATAW3S1MU.B27;
    sbit  data28_FMC_DATAW3S1MU_bit at FMC_DATAW3S1MU.B28;
    sbit  data29_FMC_DATAW3S1MU_bit at FMC_DATAW3S1MU.B29;
    sbit  data30_FMC_DATAW3S1MU_bit at FMC_DATAW3S1MU.B30;
    sbit  data31_FMC_DATAW3S1MU_bit at FMC_DATAW3S1MU.B31;

sfr unsigned long   volatile FMC_DATAW3S2MU       absolute 0x4001F2E4;
    sbit  data0_FMC_DATAW3S2MU_bit at FMC_DATAW3S2MU.B0;
    sbit  data1_FMC_DATAW3S2MU_bit at FMC_DATAW3S2MU.B1;
    sbit  data2_FMC_DATAW3S2MU_bit at FMC_DATAW3S2MU.B2;
    sbit  data3_FMC_DATAW3S2MU_bit at FMC_DATAW3S2MU.B3;
    sbit  data4_FMC_DATAW3S2MU_bit at FMC_DATAW3S2MU.B4;
    sbit  data5_FMC_DATAW3S2MU_bit at FMC_DATAW3S2MU.B5;
    sbit  data6_FMC_DATAW3S2MU_bit at FMC_DATAW3S2MU.B6;
    sbit  data7_FMC_DATAW3S2MU_bit at FMC_DATAW3S2MU.B7;
    sbit  data8_FMC_DATAW3S2MU_bit at FMC_DATAW3S2MU.B8;
    sbit  data9_FMC_DATAW3S2MU_bit at FMC_DATAW3S2MU.B9;
    sbit  data10_FMC_DATAW3S2MU_bit at FMC_DATAW3S2MU.B10;
    sbit  data11_FMC_DATAW3S2MU_bit at FMC_DATAW3S2MU.B11;
    sbit  data12_FMC_DATAW3S2MU_bit at FMC_DATAW3S2MU.B12;
    sbit  data13_FMC_DATAW3S2MU_bit at FMC_DATAW3S2MU.B13;
    sbit  data14_FMC_DATAW3S2MU_bit at FMC_DATAW3S2MU.B14;
    sbit  data15_FMC_DATAW3S2MU_bit at FMC_DATAW3S2MU.B15;
    sbit  data16_FMC_DATAW3S2MU_bit at FMC_DATAW3S2MU.B16;
    sbit  data17_FMC_DATAW3S2MU_bit at FMC_DATAW3S2MU.B17;
    sbit  data18_FMC_DATAW3S2MU_bit at FMC_DATAW3S2MU.B18;
    sbit  data19_FMC_DATAW3S2MU_bit at FMC_DATAW3S2MU.B19;
    sbit  data20_FMC_DATAW3S2MU_bit at FMC_DATAW3S2MU.B20;
    sbit  data21_FMC_DATAW3S2MU_bit at FMC_DATAW3S2MU.B21;
    sbit  data22_FMC_DATAW3S2MU_bit at FMC_DATAW3S2MU.B22;
    sbit  data23_FMC_DATAW3S2MU_bit at FMC_DATAW3S2MU.B23;
    sbit  data24_FMC_DATAW3S2MU_bit at FMC_DATAW3S2MU.B24;
    sbit  data25_FMC_DATAW3S2MU_bit at FMC_DATAW3S2MU.B25;
    sbit  data26_FMC_DATAW3S2MU_bit at FMC_DATAW3S2MU.B26;
    sbit  data27_FMC_DATAW3S2MU_bit at FMC_DATAW3S2MU.B27;
    sbit  data28_FMC_DATAW3S2MU_bit at FMC_DATAW3S2MU.B28;
    sbit  data29_FMC_DATAW3S2MU_bit at FMC_DATAW3S2MU.B29;
    sbit  data30_FMC_DATAW3S2MU_bit at FMC_DATAW3S2MU.B30;
    sbit  data31_FMC_DATAW3S2MU_bit at FMC_DATAW3S2MU.B31;

sfr unsigned long   volatile FMC_DATAW3S3MU       absolute 0x4001F2F4;
    sbit  data0_FMC_DATAW3S3MU_bit at FMC_DATAW3S3MU.B0;
    sbit  data1_FMC_DATAW3S3MU_bit at FMC_DATAW3S3MU.B1;
    sbit  data2_FMC_DATAW3S3MU_bit at FMC_DATAW3S3MU.B2;
    sbit  data3_FMC_DATAW3S3MU_bit at FMC_DATAW3S3MU.B3;
    sbit  data4_FMC_DATAW3S3MU_bit at FMC_DATAW3S3MU.B4;
    sbit  data5_FMC_DATAW3S3MU_bit at FMC_DATAW3S3MU.B5;
    sbit  data6_FMC_DATAW3S3MU_bit at FMC_DATAW3S3MU.B6;
    sbit  data7_FMC_DATAW3S3MU_bit at FMC_DATAW3S3MU.B7;
    sbit  data8_FMC_DATAW3S3MU_bit at FMC_DATAW3S3MU.B8;
    sbit  data9_FMC_DATAW3S3MU_bit at FMC_DATAW3S3MU.B9;
    sbit  data10_FMC_DATAW3S3MU_bit at FMC_DATAW3S3MU.B10;
    sbit  data11_FMC_DATAW3S3MU_bit at FMC_DATAW3S3MU.B11;
    sbit  data12_FMC_DATAW3S3MU_bit at FMC_DATAW3S3MU.B12;
    sbit  data13_FMC_DATAW3S3MU_bit at FMC_DATAW3S3MU.B13;
    sbit  data14_FMC_DATAW3S3MU_bit at FMC_DATAW3S3MU.B14;
    sbit  data15_FMC_DATAW3S3MU_bit at FMC_DATAW3S3MU.B15;
    sbit  data16_FMC_DATAW3S3MU_bit at FMC_DATAW3S3MU.B16;
    sbit  data17_FMC_DATAW3S3MU_bit at FMC_DATAW3S3MU.B17;
    sbit  data18_FMC_DATAW3S3MU_bit at FMC_DATAW3S3MU.B18;
    sbit  data19_FMC_DATAW3S3MU_bit at FMC_DATAW3S3MU.B19;
    sbit  data20_FMC_DATAW3S3MU_bit at FMC_DATAW3S3MU.B20;
    sbit  data21_FMC_DATAW3S3MU_bit at FMC_DATAW3S3MU.B21;
    sbit  data22_FMC_DATAW3S3MU_bit at FMC_DATAW3S3MU.B22;
    sbit  data23_FMC_DATAW3S3MU_bit at FMC_DATAW3S3MU.B23;
    sbit  data24_FMC_DATAW3S3MU_bit at FMC_DATAW3S3MU.B24;
    sbit  data25_FMC_DATAW3S3MU_bit at FMC_DATAW3S3MU.B25;
    sbit  data26_FMC_DATAW3S3MU_bit at FMC_DATAW3S3MU.B26;
    sbit  data27_FMC_DATAW3S3MU_bit at FMC_DATAW3S3MU.B27;
    sbit  data28_FMC_DATAW3S3MU_bit at FMC_DATAW3S3MU.B28;
    sbit  data29_FMC_DATAW3S3MU_bit at FMC_DATAW3S3MU.B29;
    sbit  data30_FMC_DATAW3S3MU_bit at FMC_DATAW3S3MU.B30;
    sbit  data31_FMC_DATAW3S3MU_bit at FMC_DATAW3S3MU.B31;

sfr unsigned long   volatile FMC_DATAW3S0ML       absolute 0x4001F2C8;
    sbit  data0_FMC_DATAW3S0ML_bit at FMC_DATAW3S0ML.B0;
    sbit  data1_FMC_DATAW3S0ML_bit at FMC_DATAW3S0ML.B1;
    sbit  data2_FMC_DATAW3S0ML_bit at FMC_DATAW3S0ML.B2;
    sbit  data3_FMC_DATAW3S0ML_bit at FMC_DATAW3S0ML.B3;
    sbit  data4_FMC_DATAW3S0ML_bit at FMC_DATAW3S0ML.B4;
    sbit  data5_FMC_DATAW3S0ML_bit at FMC_DATAW3S0ML.B5;
    sbit  data6_FMC_DATAW3S0ML_bit at FMC_DATAW3S0ML.B6;
    sbit  data7_FMC_DATAW3S0ML_bit at FMC_DATAW3S0ML.B7;
    sbit  data8_FMC_DATAW3S0ML_bit at FMC_DATAW3S0ML.B8;
    sbit  data9_FMC_DATAW3S0ML_bit at FMC_DATAW3S0ML.B9;
    sbit  data10_FMC_DATAW3S0ML_bit at FMC_DATAW3S0ML.B10;
    sbit  data11_FMC_DATAW3S0ML_bit at FMC_DATAW3S0ML.B11;
    sbit  data12_FMC_DATAW3S0ML_bit at FMC_DATAW3S0ML.B12;
    sbit  data13_FMC_DATAW3S0ML_bit at FMC_DATAW3S0ML.B13;
    sbit  data14_FMC_DATAW3S0ML_bit at FMC_DATAW3S0ML.B14;
    sbit  data15_FMC_DATAW3S0ML_bit at FMC_DATAW3S0ML.B15;
    sbit  data16_FMC_DATAW3S0ML_bit at FMC_DATAW3S0ML.B16;
    sbit  data17_FMC_DATAW3S0ML_bit at FMC_DATAW3S0ML.B17;
    sbit  data18_FMC_DATAW3S0ML_bit at FMC_DATAW3S0ML.B18;
    sbit  data19_FMC_DATAW3S0ML_bit at FMC_DATAW3S0ML.B19;
    sbit  data20_FMC_DATAW3S0ML_bit at FMC_DATAW3S0ML.B20;
    sbit  data21_FMC_DATAW3S0ML_bit at FMC_DATAW3S0ML.B21;
    sbit  data22_FMC_DATAW3S0ML_bit at FMC_DATAW3S0ML.B22;
    sbit  data23_FMC_DATAW3S0ML_bit at FMC_DATAW3S0ML.B23;
    sbit  data24_FMC_DATAW3S0ML_bit at FMC_DATAW3S0ML.B24;
    sbit  data25_FMC_DATAW3S0ML_bit at FMC_DATAW3S0ML.B25;
    sbit  data26_FMC_DATAW3S0ML_bit at FMC_DATAW3S0ML.B26;
    sbit  data27_FMC_DATAW3S0ML_bit at FMC_DATAW3S0ML.B27;
    sbit  data28_FMC_DATAW3S0ML_bit at FMC_DATAW3S0ML.B28;
    sbit  data29_FMC_DATAW3S0ML_bit at FMC_DATAW3S0ML.B29;
    sbit  data30_FMC_DATAW3S0ML_bit at FMC_DATAW3S0ML.B30;
    sbit  data31_FMC_DATAW3S0ML_bit at FMC_DATAW3S0ML.B31;

sfr unsigned long   volatile FMC_DATAW3S1ML       absolute 0x4001F2D8;
    sbit  data0_FMC_DATAW3S1ML_bit at FMC_DATAW3S1ML.B0;
    sbit  data1_FMC_DATAW3S1ML_bit at FMC_DATAW3S1ML.B1;
    sbit  data2_FMC_DATAW3S1ML_bit at FMC_DATAW3S1ML.B2;
    sbit  data3_FMC_DATAW3S1ML_bit at FMC_DATAW3S1ML.B3;
    sbit  data4_FMC_DATAW3S1ML_bit at FMC_DATAW3S1ML.B4;
    sbit  data5_FMC_DATAW3S1ML_bit at FMC_DATAW3S1ML.B5;
    sbit  data6_FMC_DATAW3S1ML_bit at FMC_DATAW3S1ML.B6;
    sbit  data7_FMC_DATAW3S1ML_bit at FMC_DATAW3S1ML.B7;
    sbit  data8_FMC_DATAW3S1ML_bit at FMC_DATAW3S1ML.B8;
    sbit  data9_FMC_DATAW3S1ML_bit at FMC_DATAW3S1ML.B9;
    sbit  data10_FMC_DATAW3S1ML_bit at FMC_DATAW3S1ML.B10;
    sbit  data11_FMC_DATAW3S1ML_bit at FMC_DATAW3S1ML.B11;
    sbit  data12_FMC_DATAW3S1ML_bit at FMC_DATAW3S1ML.B12;
    sbit  data13_FMC_DATAW3S1ML_bit at FMC_DATAW3S1ML.B13;
    sbit  data14_FMC_DATAW3S1ML_bit at FMC_DATAW3S1ML.B14;
    sbit  data15_FMC_DATAW3S1ML_bit at FMC_DATAW3S1ML.B15;
    sbit  data16_FMC_DATAW3S1ML_bit at FMC_DATAW3S1ML.B16;
    sbit  data17_FMC_DATAW3S1ML_bit at FMC_DATAW3S1ML.B17;
    sbit  data18_FMC_DATAW3S1ML_bit at FMC_DATAW3S1ML.B18;
    sbit  data19_FMC_DATAW3S1ML_bit at FMC_DATAW3S1ML.B19;
    sbit  data20_FMC_DATAW3S1ML_bit at FMC_DATAW3S1ML.B20;
    sbit  data21_FMC_DATAW3S1ML_bit at FMC_DATAW3S1ML.B21;
    sbit  data22_FMC_DATAW3S1ML_bit at FMC_DATAW3S1ML.B22;
    sbit  data23_FMC_DATAW3S1ML_bit at FMC_DATAW3S1ML.B23;
    sbit  data24_FMC_DATAW3S1ML_bit at FMC_DATAW3S1ML.B24;
    sbit  data25_FMC_DATAW3S1ML_bit at FMC_DATAW3S1ML.B25;
    sbit  data26_FMC_DATAW3S1ML_bit at FMC_DATAW3S1ML.B26;
    sbit  data27_FMC_DATAW3S1ML_bit at FMC_DATAW3S1ML.B27;
    sbit  data28_FMC_DATAW3S1ML_bit at FMC_DATAW3S1ML.B28;
    sbit  data29_FMC_DATAW3S1ML_bit at FMC_DATAW3S1ML.B29;
    sbit  data30_FMC_DATAW3S1ML_bit at FMC_DATAW3S1ML.B30;
    sbit  data31_FMC_DATAW3S1ML_bit at FMC_DATAW3S1ML.B31;

sfr unsigned long   volatile FMC_DATAW3S2ML       absolute 0x4001F2E8;
    sbit  data0_FMC_DATAW3S2ML_bit at FMC_DATAW3S2ML.B0;
    sbit  data1_FMC_DATAW3S2ML_bit at FMC_DATAW3S2ML.B1;
    sbit  data2_FMC_DATAW3S2ML_bit at FMC_DATAW3S2ML.B2;
    sbit  data3_FMC_DATAW3S2ML_bit at FMC_DATAW3S2ML.B3;
    sbit  data4_FMC_DATAW3S2ML_bit at FMC_DATAW3S2ML.B4;
    sbit  data5_FMC_DATAW3S2ML_bit at FMC_DATAW3S2ML.B5;
    sbit  data6_FMC_DATAW3S2ML_bit at FMC_DATAW3S2ML.B6;
    sbit  data7_FMC_DATAW3S2ML_bit at FMC_DATAW3S2ML.B7;
    sbit  data8_FMC_DATAW3S2ML_bit at FMC_DATAW3S2ML.B8;
    sbit  data9_FMC_DATAW3S2ML_bit at FMC_DATAW3S2ML.B9;
    sbit  data10_FMC_DATAW3S2ML_bit at FMC_DATAW3S2ML.B10;
    sbit  data11_FMC_DATAW3S2ML_bit at FMC_DATAW3S2ML.B11;
    sbit  data12_FMC_DATAW3S2ML_bit at FMC_DATAW3S2ML.B12;
    sbit  data13_FMC_DATAW3S2ML_bit at FMC_DATAW3S2ML.B13;
    sbit  data14_FMC_DATAW3S2ML_bit at FMC_DATAW3S2ML.B14;
    sbit  data15_FMC_DATAW3S2ML_bit at FMC_DATAW3S2ML.B15;
    sbit  data16_FMC_DATAW3S2ML_bit at FMC_DATAW3S2ML.B16;
    sbit  data17_FMC_DATAW3S2ML_bit at FMC_DATAW3S2ML.B17;
    sbit  data18_FMC_DATAW3S2ML_bit at FMC_DATAW3S2ML.B18;
    sbit  data19_FMC_DATAW3S2ML_bit at FMC_DATAW3S2ML.B19;
    sbit  data20_FMC_DATAW3S2ML_bit at FMC_DATAW3S2ML.B20;
    sbit  data21_FMC_DATAW3S2ML_bit at FMC_DATAW3S2ML.B21;
    sbit  data22_FMC_DATAW3S2ML_bit at FMC_DATAW3S2ML.B22;
    sbit  data23_FMC_DATAW3S2ML_bit at FMC_DATAW3S2ML.B23;
    sbit  data24_FMC_DATAW3S2ML_bit at FMC_DATAW3S2ML.B24;
    sbit  data25_FMC_DATAW3S2ML_bit at FMC_DATAW3S2ML.B25;
    sbit  data26_FMC_DATAW3S2ML_bit at FMC_DATAW3S2ML.B26;
    sbit  data27_FMC_DATAW3S2ML_bit at FMC_DATAW3S2ML.B27;
    sbit  data28_FMC_DATAW3S2ML_bit at FMC_DATAW3S2ML.B28;
    sbit  data29_FMC_DATAW3S2ML_bit at FMC_DATAW3S2ML.B29;
    sbit  data30_FMC_DATAW3S2ML_bit at FMC_DATAW3S2ML.B30;
    sbit  data31_FMC_DATAW3S2ML_bit at FMC_DATAW3S2ML.B31;

sfr unsigned long   volatile FMC_DATAW3S3ML       absolute 0x4001F2F8;
    sbit  data0_FMC_DATAW3S3ML_bit at FMC_DATAW3S3ML.B0;
    sbit  data1_FMC_DATAW3S3ML_bit at FMC_DATAW3S3ML.B1;
    sbit  data2_FMC_DATAW3S3ML_bit at FMC_DATAW3S3ML.B2;
    sbit  data3_FMC_DATAW3S3ML_bit at FMC_DATAW3S3ML.B3;
    sbit  data4_FMC_DATAW3S3ML_bit at FMC_DATAW3S3ML.B4;
    sbit  data5_FMC_DATAW3S3ML_bit at FMC_DATAW3S3ML.B5;
    sbit  data6_FMC_DATAW3S3ML_bit at FMC_DATAW3S3ML.B6;
    sbit  data7_FMC_DATAW3S3ML_bit at FMC_DATAW3S3ML.B7;
    sbit  data8_FMC_DATAW3S3ML_bit at FMC_DATAW3S3ML.B8;
    sbit  data9_FMC_DATAW3S3ML_bit at FMC_DATAW3S3ML.B9;
    sbit  data10_FMC_DATAW3S3ML_bit at FMC_DATAW3S3ML.B10;
    sbit  data11_FMC_DATAW3S3ML_bit at FMC_DATAW3S3ML.B11;
    sbit  data12_FMC_DATAW3S3ML_bit at FMC_DATAW3S3ML.B12;
    sbit  data13_FMC_DATAW3S3ML_bit at FMC_DATAW3S3ML.B13;
    sbit  data14_FMC_DATAW3S3ML_bit at FMC_DATAW3S3ML.B14;
    sbit  data15_FMC_DATAW3S3ML_bit at FMC_DATAW3S3ML.B15;
    sbit  data16_FMC_DATAW3S3ML_bit at FMC_DATAW3S3ML.B16;
    sbit  data17_FMC_DATAW3S3ML_bit at FMC_DATAW3S3ML.B17;
    sbit  data18_FMC_DATAW3S3ML_bit at FMC_DATAW3S3ML.B18;
    sbit  data19_FMC_DATAW3S3ML_bit at FMC_DATAW3S3ML.B19;
    sbit  data20_FMC_DATAW3S3ML_bit at FMC_DATAW3S3ML.B20;
    sbit  data21_FMC_DATAW3S3ML_bit at FMC_DATAW3S3ML.B21;
    sbit  data22_FMC_DATAW3S3ML_bit at FMC_DATAW3S3ML.B22;
    sbit  data23_FMC_DATAW3S3ML_bit at FMC_DATAW3S3ML.B23;
    sbit  data24_FMC_DATAW3S3ML_bit at FMC_DATAW3S3ML.B24;
    sbit  data25_FMC_DATAW3S3ML_bit at FMC_DATAW3S3ML.B25;
    sbit  data26_FMC_DATAW3S3ML_bit at FMC_DATAW3S3ML.B26;
    sbit  data27_FMC_DATAW3S3ML_bit at FMC_DATAW3S3ML.B27;
    sbit  data28_FMC_DATAW3S3ML_bit at FMC_DATAW3S3ML.B28;
    sbit  data29_FMC_DATAW3S3ML_bit at FMC_DATAW3S3ML.B29;
    sbit  data30_FMC_DATAW3S3ML_bit at FMC_DATAW3S3ML.B30;
    sbit  data31_FMC_DATAW3S3ML_bit at FMC_DATAW3S3ML.B31;

sfr unsigned long   volatile FMC_DATAW3S0LM       absolute 0x4001F2CC;
    sbit  data0_FMC_DATAW3S0LM_bit at FMC_DATAW3S0LM.B0;
    sbit  data1_FMC_DATAW3S0LM_bit at FMC_DATAW3S0LM.B1;
    sbit  data2_FMC_DATAW3S0LM_bit at FMC_DATAW3S0LM.B2;
    sbit  data3_FMC_DATAW3S0LM_bit at FMC_DATAW3S0LM.B3;
    sbit  data4_FMC_DATAW3S0LM_bit at FMC_DATAW3S0LM.B4;
    sbit  data5_FMC_DATAW3S0LM_bit at FMC_DATAW3S0LM.B5;
    sbit  data6_FMC_DATAW3S0LM_bit at FMC_DATAW3S0LM.B6;
    sbit  data7_FMC_DATAW3S0LM_bit at FMC_DATAW3S0LM.B7;
    sbit  data8_FMC_DATAW3S0LM_bit at FMC_DATAW3S0LM.B8;
    sbit  data9_FMC_DATAW3S0LM_bit at FMC_DATAW3S0LM.B9;
    sbit  data10_FMC_DATAW3S0LM_bit at FMC_DATAW3S0LM.B10;
    sbit  data11_FMC_DATAW3S0LM_bit at FMC_DATAW3S0LM.B11;
    sbit  data12_FMC_DATAW3S0LM_bit at FMC_DATAW3S0LM.B12;
    sbit  data13_FMC_DATAW3S0LM_bit at FMC_DATAW3S0LM.B13;
    sbit  data14_FMC_DATAW3S0LM_bit at FMC_DATAW3S0LM.B14;
    sbit  data15_FMC_DATAW3S0LM_bit at FMC_DATAW3S0LM.B15;
    sbit  data16_FMC_DATAW3S0LM_bit at FMC_DATAW3S0LM.B16;
    sbit  data17_FMC_DATAW3S0LM_bit at FMC_DATAW3S0LM.B17;
    sbit  data18_FMC_DATAW3S0LM_bit at FMC_DATAW3S0LM.B18;
    sbit  data19_FMC_DATAW3S0LM_bit at FMC_DATAW3S0LM.B19;
    sbit  data20_FMC_DATAW3S0LM_bit at FMC_DATAW3S0LM.B20;
    sbit  data21_FMC_DATAW3S0LM_bit at FMC_DATAW3S0LM.B21;
    sbit  data22_FMC_DATAW3S0LM_bit at FMC_DATAW3S0LM.B22;
    sbit  data23_FMC_DATAW3S0LM_bit at FMC_DATAW3S0LM.B23;
    sbit  data24_FMC_DATAW3S0LM_bit at FMC_DATAW3S0LM.B24;
    sbit  data25_FMC_DATAW3S0LM_bit at FMC_DATAW3S0LM.B25;
    sbit  data26_FMC_DATAW3S0LM_bit at FMC_DATAW3S0LM.B26;
    sbit  data27_FMC_DATAW3S0LM_bit at FMC_DATAW3S0LM.B27;
    sbit  data28_FMC_DATAW3S0LM_bit at FMC_DATAW3S0LM.B28;
    sbit  data29_FMC_DATAW3S0LM_bit at FMC_DATAW3S0LM.B29;
    sbit  data30_FMC_DATAW3S0LM_bit at FMC_DATAW3S0LM.B30;
    sbit  data31_FMC_DATAW3S0LM_bit at FMC_DATAW3S0LM.B31;

sfr unsigned long   volatile FMC_DATAW3S1LM       absolute 0x4001F2DC;
    sbit  data0_FMC_DATAW3S1LM_bit at FMC_DATAW3S1LM.B0;
    sbit  data1_FMC_DATAW3S1LM_bit at FMC_DATAW3S1LM.B1;
    sbit  data2_FMC_DATAW3S1LM_bit at FMC_DATAW3S1LM.B2;
    sbit  data3_FMC_DATAW3S1LM_bit at FMC_DATAW3S1LM.B3;
    sbit  data4_FMC_DATAW3S1LM_bit at FMC_DATAW3S1LM.B4;
    sbit  data5_FMC_DATAW3S1LM_bit at FMC_DATAW3S1LM.B5;
    sbit  data6_FMC_DATAW3S1LM_bit at FMC_DATAW3S1LM.B6;
    sbit  data7_FMC_DATAW3S1LM_bit at FMC_DATAW3S1LM.B7;
    sbit  data8_FMC_DATAW3S1LM_bit at FMC_DATAW3S1LM.B8;
    sbit  data9_FMC_DATAW3S1LM_bit at FMC_DATAW3S1LM.B9;
    sbit  data10_FMC_DATAW3S1LM_bit at FMC_DATAW3S1LM.B10;
    sbit  data11_FMC_DATAW3S1LM_bit at FMC_DATAW3S1LM.B11;
    sbit  data12_FMC_DATAW3S1LM_bit at FMC_DATAW3S1LM.B12;
    sbit  data13_FMC_DATAW3S1LM_bit at FMC_DATAW3S1LM.B13;
    sbit  data14_FMC_DATAW3S1LM_bit at FMC_DATAW3S1LM.B14;
    sbit  data15_FMC_DATAW3S1LM_bit at FMC_DATAW3S1LM.B15;
    sbit  data16_FMC_DATAW3S1LM_bit at FMC_DATAW3S1LM.B16;
    sbit  data17_FMC_DATAW3S1LM_bit at FMC_DATAW3S1LM.B17;
    sbit  data18_FMC_DATAW3S1LM_bit at FMC_DATAW3S1LM.B18;
    sbit  data19_FMC_DATAW3S1LM_bit at FMC_DATAW3S1LM.B19;
    sbit  data20_FMC_DATAW3S1LM_bit at FMC_DATAW3S1LM.B20;
    sbit  data21_FMC_DATAW3S1LM_bit at FMC_DATAW3S1LM.B21;
    sbit  data22_FMC_DATAW3S1LM_bit at FMC_DATAW3S1LM.B22;
    sbit  data23_FMC_DATAW3S1LM_bit at FMC_DATAW3S1LM.B23;
    sbit  data24_FMC_DATAW3S1LM_bit at FMC_DATAW3S1LM.B24;
    sbit  data25_FMC_DATAW3S1LM_bit at FMC_DATAW3S1LM.B25;
    sbit  data26_FMC_DATAW3S1LM_bit at FMC_DATAW3S1LM.B26;
    sbit  data27_FMC_DATAW3S1LM_bit at FMC_DATAW3S1LM.B27;
    sbit  data28_FMC_DATAW3S1LM_bit at FMC_DATAW3S1LM.B28;
    sbit  data29_FMC_DATAW3S1LM_bit at FMC_DATAW3S1LM.B29;
    sbit  data30_FMC_DATAW3S1LM_bit at FMC_DATAW3S1LM.B30;
    sbit  data31_FMC_DATAW3S1LM_bit at FMC_DATAW3S1LM.B31;

sfr unsigned long   volatile FMC_DATAW3S2LM       absolute 0x4001F2EC;
    sbit  data0_FMC_DATAW3S2LM_bit at FMC_DATAW3S2LM.B0;
    sbit  data1_FMC_DATAW3S2LM_bit at FMC_DATAW3S2LM.B1;
    sbit  data2_FMC_DATAW3S2LM_bit at FMC_DATAW3S2LM.B2;
    sbit  data3_FMC_DATAW3S2LM_bit at FMC_DATAW3S2LM.B3;
    sbit  data4_FMC_DATAW3S2LM_bit at FMC_DATAW3S2LM.B4;
    sbit  data5_FMC_DATAW3S2LM_bit at FMC_DATAW3S2LM.B5;
    sbit  data6_FMC_DATAW3S2LM_bit at FMC_DATAW3S2LM.B6;
    sbit  data7_FMC_DATAW3S2LM_bit at FMC_DATAW3S2LM.B7;
    sbit  data8_FMC_DATAW3S2LM_bit at FMC_DATAW3S2LM.B8;
    sbit  data9_FMC_DATAW3S2LM_bit at FMC_DATAW3S2LM.B9;
    sbit  data10_FMC_DATAW3S2LM_bit at FMC_DATAW3S2LM.B10;
    sbit  data11_FMC_DATAW3S2LM_bit at FMC_DATAW3S2LM.B11;
    sbit  data12_FMC_DATAW3S2LM_bit at FMC_DATAW3S2LM.B12;
    sbit  data13_FMC_DATAW3S2LM_bit at FMC_DATAW3S2LM.B13;
    sbit  data14_FMC_DATAW3S2LM_bit at FMC_DATAW3S2LM.B14;
    sbit  data15_FMC_DATAW3S2LM_bit at FMC_DATAW3S2LM.B15;
    sbit  data16_FMC_DATAW3S2LM_bit at FMC_DATAW3S2LM.B16;
    sbit  data17_FMC_DATAW3S2LM_bit at FMC_DATAW3S2LM.B17;
    sbit  data18_FMC_DATAW3S2LM_bit at FMC_DATAW3S2LM.B18;
    sbit  data19_FMC_DATAW3S2LM_bit at FMC_DATAW3S2LM.B19;
    sbit  data20_FMC_DATAW3S2LM_bit at FMC_DATAW3S2LM.B20;
    sbit  data21_FMC_DATAW3S2LM_bit at FMC_DATAW3S2LM.B21;
    sbit  data22_FMC_DATAW3S2LM_bit at FMC_DATAW3S2LM.B22;
    sbit  data23_FMC_DATAW3S2LM_bit at FMC_DATAW3S2LM.B23;
    sbit  data24_FMC_DATAW3S2LM_bit at FMC_DATAW3S2LM.B24;
    sbit  data25_FMC_DATAW3S2LM_bit at FMC_DATAW3S2LM.B25;
    sbit  data26_FMC_DATAW3S2LM_bit at FMC_DATAW3S2LM.B26;
    sbit  data27_FMC_DATAW3S2LM_bit at FMC_DATAW3S2LM.B27;
    sbit  data28_FMC_DATAW3S2LM_bit at FMC_DATAW3S2LM.B28;
    sbit  data29_FMC_DATAW3S2LM_bit at FMC_DATAW3S2LM.B29;
    sbit  data30_FMC_DATAW3S2LM_bit at FMC_DATAW3S2LM.B30;
    sbit  data31_FMC_DATAW3S2LM_bit at FMC_DATAW3S2LM.B31;

sfr unsigned long   volatile FMC_DATAW3S3LM       absolute 0x4001F2FC;
    sbit  data0_FMC_DATAW3S3LM_bit at FMC_DATAW3S3LM.B0;
    sbit  data1_FMC_DATAW3S3LM_bit at FMC_DATAW3S3LM.B1;
    sbit  data2_FMC_DATAW3S3LM_bit at FMC_DATAW3S3LM.B2;
    sbit  data3_FMC_DATAW3S3LM_bit at FMC_DATAW3S3LM.B3;
    sbit  data4_FMC_DATAW3S3LM_bit at FMC_DATAW3S3LM.B4;
    sbit  data5_FMC_DATAW3S3LM_bit at FMC_DATAW3S3LM.B5;
    sbit  data6_FMC_DATAW3S3LM_bit at FMC_DATAW3S3LM.B6;
    sbit  data7_FMC_DATAW3S3LM_bit at FMC_DATAW3S3LM.B7;
    sbit  data8_FMC_DATAW3S3LM_bit at FMC_DATAW3S3LM.B8;
    sbit  data9_FMC_DATAW3S3LM_bit at FMC_DATAW3S3LM.B9;
    sbit  data10_FMC_DATAW3S3LM_bit at FMC_DATAW3S3LM.B10;
    sbit  data11_FMC_DATAW3S3LM_bit at FMC_DATAW3S3LM.B11;
    sbit  data12_FMC_DATAW3S3LM_bit at FMC_DATAW3S3LM.B12;
    sbit  data13_FMC_DATAW3S3LM_bit at FMC_DATAW3S3LM.B13;
    sbit  data14_FMC_DATAW3S3LM_bit at FMC_DATAW3S3LM.B14;
    sbit  data15_FMC_DATAW3S3LM_bit at FMC_DATAW3S3LM.B15;
    sbit  data16_FMC_DATAW3S3LM_bit at FMC_DATAW3S3LM.B16;
    sbit  data17_FMC_DATAW3S3LM_bit at FMC_DATAW3S3LM.B17;
    sbit  data18_FMC_DATAW3S3LM_bit at FMC_DATAW3S3LM.B18;
    sbit  data19_FMC_DATAW3S3LM_bit at FMC_DATAW3S3LM.B19;
    sbit  data20_FMC_DATAW3S3LM_bit at FMC_DATAW3S3LM.B20;
    sbit  data21_FMC_DATAW3S3LM_bit at FMC_DATAW3S3LM.B21;
    sbit  data22_FMC_DATAW3S3LM_bit at FMC_DATAW3S3LM.B22;
    sbit  data23_FMC_DATAW3S3LM_bit at FMC_DATAW3S3LM.B23;
    sbit  data24_FMC_DATAW3S3LM_bit at FMC_DATAW3S3LM.B24;
    sbit  data25_FMC_DATAW3S3LM_bit at FMC_DATAW3S3LM.B25;
    sbit  data26_FMC_DATAW3S3LM_bit at FMC_DATAW3S3LM.B26;
    sbit  data27_FMC_DATAW3S3LM_bit at FMC_DATAW3S3LM.B27;
    sbit  data28_FMC_DATAW3S3LM_bit at FMC_DATAW3S3LM.B28;
    sbit  data29_FMC_DATAW3S3LM_bit at FMC_DATAW3S3LM.B29;
    sbit  data30_FMC_DATAW3S3LM_bit at FMC_DATAW3S3LM.B30;
    sbit  data31_FMC_DATAW3S3LM_bit at FMC_DATAW3S3LM.B31;

sfr unsigned short   volatile FTFA_FSTAT           absolute 0x40020000;
    const register unsigned short int MGSTAT0 = 0;
    sbit  MGSTAT0_bit at FTFA_FSTAT.B0;
    const register unsigned short int FPVIOL = 4;
    sbit  FPVIOL_bit at FTFA_FSTAT.B4;
    const register unsigned short int ACCERR = 5;
    sbit  ACCERR_bit at FTFA_FSTAT.B5;
    const register unsigned short int RDCOLERR = 6;
    sbit  RDCOLERR_bit at FTFA_FSTAT.B6;
    const register unsigned short int CCIF = 7;
    sbit  CCIF_bit at FTFA_FSTAT.B7;

sfr unsigned short   volatile FTFA_FCNFG           absolute 0x40020001;
    const register unsigned short int ERSSUSP = 4;
    sbit  ERSSUSP_bit at FTFA_FCNFG.B4;
    const register unsigned short int ERSAREQ = 5;
    sbit  ERSAREQ_bit at FTFA_FCNFG.B5;
    const register unsigned short int RDCOLLIE = 6;
    sbit  RDCOLLIE_bit at FTFA_FCNFG.B6;
    const register unsigned short int CCIE = 7;
    sbit  CCIE_bit at FTFA_FCNFG.B7;

sfr unsigned short   volatile FTFA_FSEC            absolute 0x40020002;
    const register unsigned short int SEC0 = 0;
    sbit  SEC0_bit at FTFA_FSEC.B0;
    const register unsigned short int SEC1 = 1;
    sbit  SEC1_bit at FTFA_FSEC.B1;
    const register unsigned short int FSLACC0 = 2;
    sbit  FSLACC0_bit at FTFA_FSEC.B2;
    const register unsigned short int FSLACC1 = 3;
    sbit  FSLACC1_bit at FTFA_FSEC.B3;
    const register unsigned short int MEEN0 = 4;
    sbit  MEEN0_bit at FTFA_FSEC.B4;
    const register unsigned short int MEEN1 = 5;
    sbit  MEEN1_bit at FTFA_FSEC.B5;
    const register unsigned short int KEYEN0 = 6;
    sbit  KEYEN0_bit at FTFA_FSEC.B6;
    const register unsigned short int KEYEN1 = 7;
    sbit  KEYEN1_bit at FTFA_FSEC.B7;

sfr unsigned short   volatile FTFA_FOPT            absolute 0x40020003;
    const register unsigned short int OPT0 = 0;
    sbit  OPT0_bit at FTFA_FOPT.B0;
    const register unsigned short int OPT1 = 1;
    sbit  OPT1_bit at FTFA_FOPT.B1;
    const register unsigned short int OPT2 = 2;
    sbit  OPT2_bit at FTFA_FOPT.B2;
    const register unsigned short int OPT3 = 3;
    sbit  OPT3_bit at FTFA_FOPT.B3;
    const register unsigned short int OPT4 = 4;
    sbit  OPT4_bit at FTFA_FOPT.B4;
    const register unsigned short int OPT5 = 5;
    sbit  OPT5_bit at FTFA_FOPT.B5;
    const register unsigned short int OPT6 = 6;
    sbit  OPT6_bit at FTFA_FOPT.B6;
    const register unsigned short int OPT7 = 7;
    sbit  OPT7_bit at FTFA_FOPT.B7;

sfr unsigned short   volatile FTFA_FCCOB3          absolute 0x40020004;
    const register unsigned short int CCOBn0 = 0;
    sbit  CCOBn0_bit at FTFA_FCCOB3.B0;
    const register unsigned short int CCOBn1 = 1;
    sbit  CCOBn1_bit at FTFA_FCCOB3.B1;
    const register unsigned short int CCOBn2 = 2;
    sbit  CCOBn2_bit at FTFA_FCCOB3.B2;
    const register unsigned short int CCOBn3 = 3;
    sbit  CCOBn3_bit at FTFA_FCCOB3.B3;
    const register unsigned short int CCOBn4 = 4;
    sbit  CCOBn4_bit at FTFA_FCCOB3.B4;
    const register unsigned short int CCOBn5 = 5;
    sbit  CCOBn5_bit at FTFA_FCCOB3.B5;
    const register unsigned short int CCOBn6 = 6;
    sbit  CCOBn6_bit at FTFA_FCCOB3.B6;
    const register unsigned short int CCOBn7 = 7;
    sbit  CCOBn7_bit at FTFA_FCCOB3.B7;

sfr unsigned short   volatile FTFA_FCCOB2          absolute 0x40020005;
    sbit  CCOBn0_FTFA_FCCOB2_bit at FTFA_FCCOB2.B0;
    sbit  CCOBn1_FTFA_FCCOB2_bit at FTFA_FCCOB2.B1;
    sbit  CCOBn2_FTFA_FCCOB2_bit at FTFA_FCCOB2.B2;
    sbit  CCOBn3_FTFA_FCCOB2_bit at FTFA_FCCOB2.B3;
    sbit  CCOBn4_FTFA_FCCOB2_bit at FTFA_FCCOB2.B4;
    sbit  CCOBn5_FTFA_FCCOB2_bit at FTFA_FCCOB2.B5;
    sbit  CCOBn6_FTFA_FCCOB2_bit at FTFA_FCCOB2.B6;
    sbit  CCOBn7_FTFA_FCCOB2_bit at FTFA_FCCOB2.B7;

sfr unsigned short   volatile FTFA_FCCOB1          absolute 0x40020006;
    sbit  CCOBn0_FTFA_FCCOB1_bit at FTFA_FCCOB1.B0;
    sbit  CCOBn1_FTFA_FCCOB1_bit at FTFA_FCCOB1.B1;
    sbit  CCOBn2_FTFA_FCCOB1_bit at FTFA_FCCOB1.B2;
    sbit  CCOBn3_FTFA_FCCOB1_bit at FTFA_FCCOB1.B3;
    sbit  CCOBn4_FTFA_FCCOB1_bit at FTFA_FCCOB1.B4;
    sbit  CCOBn5_FTFA_FCCOB1_bit at FTFA_FCCOB1.B5;
    sbit  CCOBn6_FTFA_FCCOB1_bit at FTFA_FCCOB1.B6;
    sbit  CCOBn7_FTFA_FCCOB1_bit at FTFA_FCCOB1.B7;

sfr unsigned short   volatile FTFA_FCCOB0          absolute 0x40020007;
    sbit  CCOBn0_FTFA_FCCOB0_bit at FTFA_FCCOB0.B0;
    sbit  CCOBn1_FTFA_FCCOB0_bit at FTFA_FCCOB0.B1;
    sbit  CCOBn2_FTFA_FCCOB0_bit at FTFA_FCCOB0.B2;
    sbit  CCOBn3_FTFA_FCCOB0_bit at FTFA_FCCOB0.B3;
    sbit  CCOBn4_FTFA_FCCOB0_bit at FTFA_FCCOB0.B4;
    sbit  CCOBn5_FTFA_FCCOB0_bit at FTFA_FCCOB0.B5;
    sbit  CCOBn6_FTFA_FCCOB0_bit at FTFA_FCCOB0.B6;
    sbit  CCOBn7_FTFA_FCCOB0_bit at FTFA_FCCOB0.B7;

sfr unsigned short   volatile FTFA_FCCOB7          absolute 0x40020008;
    sbit  CCOBn0_FTFA_FCCOB7_bit at FTFA_FCCOB7.B0;
    sbit  CCOBn1_FTFA_FCCOB7_bit at FTFA_FCCOB7.B1;
    sbit  CCOBn2_FTFA_FCCOB7_bit at FTFA_FCCOB7.B2;
    sbit  CCOBn3_FTFA_FCCOB7_bit at FTFA_FCCOB7.B3;
    sbit  CCOBn4_FTFA_FCCOB7_bit at FTFA_FCCOB7.B4;
    sbit  CCOBn5_FTFA_FCCOB7_bit at FTFA_FCCOB7.B5;
    sbit  CCOBn6_FTFA_FCCOB7_bit at FTFA_FCCOB7.B6;
    sbit  CCOBn7_FTFA_FCCOB7_bit at FTFA_FCCOB7.B7;

sfr unsigned short   volatile FTFA_FCCOB6          absolute 0x40020009;
    sbit  CCOBn0_FTFA_FCCOB6_bit at FTFA_FCCOB6.B0;
    sbit  CCOBn1_FTFA_FCCOB6_bit at FTFA_FCCOB6.B1;
    sbit  CCOBn2_FTFA_FCCOB6_bit at FTFA_FCCOB6.B2;
    sbit  CCOBn3_FTFA_FCCOB6_bit at FTFA_FCCOB6.B3;
    sbit  CCOBn4_FTFA_FCCOB6_bit at FTFA_FCCOB6.B4;
    sbit  CCOBn5_FTFA_FCCOB6_bit at FTFA_FCCOB6.B5;
    sbit  CCOBn6_FTFA_FCCOB6_bit at FTFA_FCCOB6.B6;
    sbit  CCOBn7_FTFA_FCCOB6_bit at FTFA_FCCOB6.B7;

sfr unsigned short   volatile FTFA_FCCOB5          absolute 0x4002000A;
    sbit  CCOBn0_FTFA_FCCOB5_bit at FTFA_FCCOB5.B0;
    sbit  CCOBn1_FTFA_FCCOB5_bit at FTFA_FCCOB5.B1;
    sbit  CCOBn2_FTFA_FCCOB5_bit at FTFA_FCCOB5.B2;
    sbit  CCOBn3_FTFA_FCCOB5_bit at FTFA_FCCOB5.B3;
    sbit  CCOBn4_FTFA_FCCOB5_bit at FTFA_FCCOB5.B4;
    sbit  CCOBn5_FTFA_FCCOB5_bit at FTFA_FCCOB5.B5;
    sbit  CCOBn6_FTFA_FCCOB5_bit at FTFA_FCCOB5.B6;
    sbit  CCOBn7_FTFA_FCCOB5_bit at FTFA_FCCOB5.B7;

sfr unsigned short   volatile FTFA_FCCOB4          absolute 0x4002000B;
    sbit  CCOBn0_FTFA_FCCOB4_bit at FTFA_FCCOB4.B0;
    sbit  CCOBn1_FTFA_FCCOB4_bit at FTFA_FCCOB4.B1;
    sbit  CCOBn2_FTFA_FCCOB4_bit at FTFA_FCCOB4.B2;
    sbit  CCOBn3_FTFA_FCCOB4_bit at FTFA_FCCOB4.B3;
    sbit  CCOBn4_FTFA_FCCOB4_bit at FTFA_FCCOB4.B4;
    sbit  CCOBn5_FTFA_FCCOB4_bit at FTFA_FCCOB4.B5;
    sbit  CCOBn6_FTFA_FCCOB4_bit at FTFA_FCCOB4.B6;
    sbit  CCOBn7_FTFA_FCCOB4_bit at FTFA_FCCOB4.B7;

sfr unsigned short   volatile FTFA_FCCOBB          absolute 0x4002000C;
    sbit  CCOBn0_FTFA_FCCOBB_bit at FTFA_FCCOBB.B0;
    sbit  CCOBn1_FTFA_FCCOBB_bit at FTFA_FCCOBB.B1;
    sbit  CCOBn2_FTFA_FCCOBB_bit at FTFA_FCCOBB.B2;
    sbit  CCOBn3_FTFA_FCCOBB_bit at FTFA_FCCOBB.B3;
    sbit  CCOBn4_FTFA_FCCOBB_bit at FTFA_FCCOBB.B4;
    sbit  CCOBn5_FTFA_FCCOBB_bit at FTFA_FCCOBB.B5;
    sbit  CCOBn6_FTFA_FCCOBB_bit at FTFA_FCCOBB.B6;
    sbit  CCOBn7_FTFA_FCCOBB_bit at FTFA_FCCOBB.B7;

sfr unsigned short   volatile FTFA_FCCOBA          absolute 0x4002000D;
    sbit  CCOBn0_FTFA_FCCOBA_bit at FTFA_FCCOBA.B0;
    sbit  CCOBn1_FTFA_FCCOBA_bit at FTFA_FCCOBA.B1;
    sbit  CCOBn2_FTFA_FCCOBA_bit at FTFA_FCCOBA.B2;
    sbit  CCOBn3_FTFA_FCCOBA_bit at FTFA_FCCOBA.B3;
    sbit  CCOBn4_FTFA_FCCOBA_bit at FTFA_FCCOBA.B4;
    sbit  CCOBn5_FTFA_FCCOBA_bit at FTFA_FCCOBA.B5;
    sbit  CCOBn6_FTFA_FCCOBA_bit at FTFA_FCCOBA.B6;
    sbit  CCOBn7_FTFA_FCCOBA_bit at FTFA_FCCOBA.B7;

sfr unsigned short   volatile FTFA_FCCOB9          absolute 0x4002000E;
    sbit  CCOBn0_FTFA_FCCOB9_bit at FTFA_FCCOB9.B0;
    sbit  CCOBn1_FTFA_FCCOB9_bit at FTFA_FCCOB9.B1;
    sbit  CCOBn2_FTFA_FCCOB9_bit at FTFA_FCCOB9.B2;
    sbit  CCOBn3_FTFA_FCCOB9_bit at FTFA_FCCOB9.B3;
    sbit  CCOBn4_FTFA_FCCOB9_bit at FTFA_FCCOB9.B4;
    sbit  CCOBn5_FTFA_FCCOB9_bit at FTFA_FCCOB9.B5;
    sbit  CCOBn6_FTFA_FCCOB9_bit at FTFA_FCCOB9.B6;
    sbit  CCOBn7_FTFA_FCCOB9_bit at FTFA_FCCOB9.B7;

sfr unsigned short   volatile FTFA_FCCOB8          absolute 0x4002000F;
    sbit  CCOBn0_FTFA_FCCOB8_bit at FTFA_FCCOB8.B0;
    sbit  CCOBn1_FTFA_FCCOB8_bit at FTFA_FCCOB8.B1;
    sbit  CCOBn2_FTFA_FCCOB8_bit at FTFA_FCCOB8.B2;
    sbit  CCOBn3_FTFA_FCCOB8_bit at FTFA_FCCOB8.B3;
    sbit  CCOBn4_FTFA_FCCOB8_bit at FTFA_FCCOB8.B4;
    sbit  CCOBn5_FTFA_FCCOB8_bit at FTFA_FCCOB8.B5;
    sbit  CCOBn6_FTFA_FCCOB8_bit at FTFA_FCCOB8.B6;
    sbit  CCOBn7_FTFA_FCCOB8_bit at FTFA_FCCOB8.B7;

sfr unsigned short   volatile FTFA_FPROT3          absolute 0x40020010;
    const register unsigned short int PROT0 = 0;
    sbit  PROT0_bit at FTFA_FPROT3.B0;
    const register unsigned short int PROT1 = 1;
    sbit  PROT1_bit at FTFA_FPROT3.B1;
    const register unsigned short int PROT2 = 2;
    sbit  PROT2_bit at FTFA_FPROT3.B2;
    const register unsigned short int PROT3 = 3;
    sbit  PROT3_bit at FTFA_FPROT3.B3;
    const register unsigned short int PROT4 = 4;
    sbit  PROT4_bit at FTFA_FPROT3.B4;
    const register unsigned short int PROT5 = 5;
    sbit  PROT5_bit at FTFA_FPROT3.B5;
    const register unsigned short int PROT6 = 6;
    sbit  PROT6_bit at FTFA_FPROT3.B6;
    const register unsigned short int PROT7 = 7;
    sbit  PROT7_bit at FTFA_FPROT3.B7;

sfr unsigned short   volatile FTFA_FPROT2          absolute 0x40020011;
    sbit  PROT0_FTFA_FPROT2_bit at FTFA_FPROT2.B0;
    sbit  PROT1_FTFA_FPROT2_bit at FTFA_FPROT2.B1;
    sbit  PROT2_FTFA_FPROT2_bit at FTFA_FPROT2.B2;
    sbit  PROT3_FTFA_FPROT2_bit at FTFA_FPROT2.B3;
    sbit  PROT4_FTFA_FPROT2_bit at FTFA_FPROT2.B4;
    sbit  PROT5_FTFA_FPROT2_bit at FTFA_FPROT2.B5;
    sbit  PROT6_FTFA_FPROT2_bit at FTFA_FPROT2.B6;
    sbit  PROT7_FTFA_FPROT2_bit at FTFA_FPROT2.B7;

sfr unsigned short   volatile FTFA_FPROT1          absolute 0x40020012;
    sbit  PROT0_FTFA_FPROT1_bit at FTFA_FPROT1.B0;
    sbit  PROT1_FTFA_FPROT1_bit at FTFA_FPROT1.B1;
    sbit  PROT2_FTFA_FPROT1_bit at FTFA_FPROT1.B2;
    sbit  PROT3_FTFA_FPROT1_bit at FTFA_FPROT1.B3;
    sbit  PROT4_FTFA_FPROT1_bit at FTFA_FPROT1.B4;
    sbit  PROT5_FTFA_FPROT1_bit at FTFA_FPROT1.B5;
    sbit  PROT6_FTFA_FPROT1_bit at FTFA_FPROT1.B6;
    sbit  PROT7_FTFA_FPROT1_bit at FTFA_FPROT1.B7;

sfr unsigned short   volatile FTFA_FPROT0          absolute 0x40020013;
    sbit  PROT0_FTFA_FPROT0_bit at FTFA_FPROT0.B0;
    sbit  PROT1_FTFA_FPROT0_bit at FTFA_FPROT0.B1;
    sbit  PROT2_FTFA_FPROT0_bit at FTFA_FPROT0.B2;
    sbit  PROT3_FTFA_FPROT0_bit at FTFA_FPROT0.B3;
    sbit  PROT4_FTFA_FPROT0_bit at FTFA_FPROT0.B4;
    sbit  PROT5_FTFA_FPROT0_bit at FTFA_FPROT0.B5;
    sbit  PROT6_FTFA_FPROT0_bit at FTFA_FPROT0.B6;
    sbit  PROT7_FTFA_FPROT0_bit at FTFA_FPROT0.B7;

sfr unsigned short   volatile FTFA_XACCH3          absolute 0x40020018;
    const register unsigned short int XA0 = 0;
    sbit  XA0_bit at FTFA_XACCH3.B0;
    const register unsigned short int XA1 = 1;
    sbit  XA1_bit at FTFA_XACCH3.B1;
    const register unsigned short int XA2 = 2;
    sbit  XA2_bit at FTFA_XACCH3.B2;
    const register unsigned short int XA3 = 3;
    sbit  XA3_bit at FTFA_XACCH3.B3;
    const register unsigned short int XA4 = 4;
    sbit  XA4_bit at FTFA_XACCH3.B4;
    const register unsigned short int XA5 = 5;
    sbit  XA5_bit at FTFA_XACCH3.B5;
    const register unsigned short int XA6 = 6;
    sbit  XA6_bit at FTFA_XACCH3.B6;
    const register unsigned short int XA7 = 7;
    sbit  XA7_bit at FTFA_XACCH3.B7;

sfr unsigned short   volatile FTFA_XACCH2          absolute 0x40020019;
    sbit  XA0_FTFA_XACCH2_bit at FTFA_XACCH2.B0;
    sbit  XA1_FTFA_XACCH2_bit at FTFA_XACCH2.B1;
    sbit  XA2_FTFA_XACCH2_bit at FTFA_XACCH2.B2;
    sbit  XA3_FTFA_XACCH2_bit at FTFA_XACCH2.B3;
    sbit  XA4_FTFA_XACCH2_bit at FTFA_XACCH2.B4;
    sbit  XA5_FTFA_XACCH2_bit at FTFA_XACCH2.B5;
    sbit  XA6_FTFA_XACCH2_bit at FTFA_XACCH2.B6;
    sbit  XA7_FTFA_XACCH2_bit at FTFA_XACCH2.B7;

sfr unsigned short   volatile FTFA_XACCH1          absolute 0x4002001A;
    sbit  XA0_FTFA_XACCH1_bit at FTFA_XACCH1.B0;
    sbit  XA1_FTFA_XACCH1_bit at FTFA_XACCH1.B1;
    sbit  XA2_FTFA_XACCH1_bit at FTFA_XACCH1.B2;
    sbit  XA3_FTFA_XACCH1_bit at FTFA_XACCH1.B3;
    sbit  XA4_FTFA_XACCH1_bit at FTFA_XACCH1.B4;
    sbit  XA5_FTFA_XACCH1_bit at FTFA_XACCH1.B5;
    sbit  XA6_FTFA_XACCH1_bit at FTFA_XACCH1.B6;
    sbit  XA7_FTFA_XACCH1_bit at FTFA_XACCH1.B7;

sfr unsigned short   volatile FTFA_XACCH0          absolute 0x4002001B;
    sbit  XA0_FTFA_XACCH0_bit at FTFA_XACCH0.B0;
    sbit  XA1_FTFA_XACCH0_bit at FTFA_XACCH0.B1;
    sbit  XA2_FTFA_XACCH0_bit at FTFA_XACCH0.B2;
    sbit  XA3_FTFA_XACCH0_bit at FTFA_XACCH0.B3;
    sbit  XA4_FTFA_XACCH0_bit at FTFA_XACCH0.B4;
    sbit  XA5_FTFA_XACCH0_bit at FTFA_XACCH0.B5;
    sbit  XA6_FTFA_XACCH0_bit at FTFA_XACCH0.B6;
    sbit  XA7_FTFA_XACCH0_bit at FTFA_XACCH0.B7;

sfr unsigned short   volatile FTFA_XACCL3          absolute 0x4002001C;
    sbit  XA0_FTFA_XACCL3_bit at FTFA_XACCL3.B0;
    sbit  XA1_FTFA_XACCL3_bit at FTFA_XACCL3.B1;
    sbit  XA2_FTFA_XACCL3_bit at FTFA_XACCL3.B2;
    sbit  XA3_FTFA_XACCL3_bit at FTFA_XACCL3.B3;
    sbit  XA4_FTFA_XACCL3_bit at FTFA_XACCL3.B4;
    sbit  XA5_FTFA_XACCL3_bit at FTFA_XACCL3.B5;
    sbit  XA6_FTFA_XACCL3_bit at FTFA_XACCL3.B6;
    sbit  XA7_FTFA_XACCL3_bit at FTFA_XACCL3.B7;

sfr unsigned short   volatile FTFA_XACCL2          absolute 0x4002001D;
    sbit  XA0_FTFA_XACCL2_bit at FTFA_XACCL2.B0;
    sbit  XA1_FTFA_XACCL2_bit at FTFA_XACCL2.B1;
    sbit  XA2_FTFA_XACCL2_bit at FTFA_XACCL2.B2;
    sbit  XA3_FTFA_XACCL2_bit at FTFA_XACCL2.B3;
    sbit  XA4_FTFA_XACCL2_bit at FTFA_XACCL2.B4;
    sbit  XA5_FTFA_XACCL2_bit at FTFA_XACCL2.B5;
    sbit  XA6_FTFA_XACCL2_bit at FTFA_XACCL2.B6;
    sbit  XA7_FTFA_XACCL2_bit at FTFA_XACCL2.B7;

sfr unsigned short   volatile FTFA_XACCL1          absolute 0x4002001E;
    sbit  XA0_FTFA_XACCL1_bit at FTFA_XACCL1.B0;
    sbit  XA1_FTFA_XACCL1_bit at FTFA_XACCL1.B1;
    sbit  XA2_FTFA_XACCL1_bit at FTFA_XACCL1.B2;
    sbit  XA3_FTFA_XACCL1_bit at FTFA_XACCL1.B3;
    sbit  XA4_FTFA_XACCL1_bit at FTFA_XACCL1.B4;
    sbit  XA5_FTFA_XACCL1_bit at FTFA_XACCL1.B5;
    sbit  XA6_FTFA_XACCL1_bit at FTFA_XACCL1.B6;
    sbit  XA7_FTFA_XACCL1_bit at FTFA_XACCL1.B7;

sfr unsigned short   volatile FTFA_XACCL0          absolute 0x4002001F;
    sbit  XA0_FTFA_XACCL0_bit at FTFA_XACCL0.B0;
    sbit  XA1_FTFA_XACCL0_bit at FTFA_XACCL0.B1;
    sbit  XA2_FTFA_XACCL0_bit at FTFA_XACCL0.B2;
    sbit  XA3_FTFA_XACCL0_bit at FTFA_XACCL0.B3;
    sbit  XA4_FTFA_XACCL0_bit at FTFA_XACCL0.B4;
    sbit  XA5_FTFA_XACCL0_bit at FTFA_XACCL0.B5;
    sbit  XA6_FTFA_XACCL0_bit at FTFA_XACCL0.B6;
    sbit  XA7_FTFA_XACCL0_bit at FTFA_XACCL0.B7;

sfr unsigned short   volatile FTFA_SACCH3          absolute 0x40020020;
    const register unsigned short int SA0 = 0;
    sbit  SA0_bit at FTFA_SACCH3.B0;
    const register unsigned short int SA1 = 1;
    sbit  SA1_bit at FTFA_SACCH3.B1;
    const register unsigned short int SA2 = 2;
    sbit  SA2_bit at FTFA_SACCH3.B2;
    const register unsigned short int SA3 = 3;
    sbit  SA3_bit at FTFA_SACCH3.B3;
    const register unsigned short int SA4 = 4;
    sbit  SA4_bit at FTFA_SACCH3.B4;
    const register unsigned short int SA5 = 5;
    sbit  SA5_bit at FTFA_SACCH3.B5;
    const register unsigned short int SA6 = 6;
    sbit  SA6_bit at FTFA_SACCH3.B6;
    const register unsigned short int SA7 = 7;
    sbit  SA7_bit at FTFA_SACCH3.B7;

sfr unsigned short   volatile FTFA_SACCH2          absolute 0x40020021;
    sbit  SA0_FTFA_SACCH2_bit at FTFA_SACCH2.B0;
    sbit  SA1_FTFA_SACCH2_bit at FTFA_SACCH2.B1;
    sbit  SA2_FTFA_SACCH2_bit at FTFA_SACCH2.B2;
    sbit  SA3_FTFA_SACCH2_bit at FTFA_SACCH2.B3;
    sbit  SA4_FTFA_SACCH2_bit at FTFA_SACCH2.B4;
    sbit  SA5_FTFA_SACCH2_bit at FTFA_SACCH2.B5;
    sbit  SA6_FTFA_SACCH2_bit at FTFA_SACCH2.B6;
    sbit  SA7_FTFA_SACCH2_bit at FTFA_SACCH2.B7;

sfr unsigned short   volatile FTFA_SACCH1          absolute 0x40020022;
    sbit  SA0_FTFA_SACCH1_bit at FTFA_SACCH1.B0;
    sbit  SA1_FTFA_SACCH1_bit at FTFA_SACCH1.B1;
    sbit  SA2_FTFA_SACCH1_bit at FTFA_SACCH1.B2;
    sbit  SA3_FTFA_SACCH1_bit at FTFA_SACCH1.B3;
    sbit  SA4_FTFA_SACCH1_bit at FTFA_SACCH1.B4;
    sbit  SA5_FTFA_SACCH1_bit at FTFA_SACCH1.B5;
    sbit  SA6_FTFA_SACCH1_bit at FTFA_SACCH1.B6;
    sbit  SA7_FTFA_SACCH1_bit at FTFA_SACCH1.B7;

sfr unsigned short   volatile FTFA_SACCH0          absolute 0x40020023;
    sbit  SA0_FTFA_SACCH0_bit at FTFA_SACCH0.B0;
    sbit  SA1_FTFA_SACCH0_bit at FTFA_SACCH0.B1;
    sbit  SA2_FTFA_SACCH0_bit at FTFA_SACCH0.B2;
    sbit  SA3_FTFA_SACCH0_bit at FTFA_SACCH0.B3;
    sbit  SA4_FTFA_SACCH0_bit at FTFA_SACCH0.B4;
    sbit  SA5_FTFA_SACCH0_bit at FTFA_SACCH0.B5;
    sbit  SA6_FTFA_SACCH0_bit at FTFA_SACCH0.B6;
    sbit  SA7_FTFA_SACCH0_bit at FTFA_SACCH0.B7;

sfr unsigned short   volatile FTFA_SACCL3          absolute 0x40020024;
    sbit  SA0_FTFA_SACCL3_bit at FTFA_SACCL3.B0;
    sbit  SA1_FTFA_SACCL3_bit at FTFA_SACCL3.B1;
    sbit  SA2_FTFA_SACCL3_bit at FTFA_SACCL3.B2;
    sbit  SA3_FTFA_SACCL3_bit at FTFA_SACCL3.B3;
    sbit  SA4_FTFA_SACCL3_bit at FTFA_SACCL3.B4;
    sbit  SA5_FTFA_SACCL3_bit at FTFA_SACCL3.B5;
    sbit  SA6_FTFA_SACCL3_bit at FTFA_SACCL3.B6;
    sbit  SA7_FTFA_SACCL3_bit at FTFA_SACCL3.B7;

sfr unsigned short   volatile FTFA_SACCL2          absolute 0x40020025;
    sbit  SA0_FTFA_SACCL2_bit at FTFA_SACCL2.B0;
    sbit  SA1_FTFA_SACCL2_bit at FTFA_SACCL2.B1;
    sbit  SA2_FTFA_SACCL2_bit at FTFA_SACCL2.B2;
    sbit  SA3_FTFA_SACCL2_bit at FTFA_SACCL2.B3;
    sbit  SA4_FTFA_SACCL2_bit at FTFA_SACCL2.B4;
    sbit  SA5_FTFA_SACCL2_bit at FTFA_SACCL2.B5;
    sbit  SA6_FTFA_SACCL2_bit at FTFA_SACCL2.B6;
    sbit  SA7_FTFA_SACCL2_bit at FTFA_SACCL2.B7;

sfr unsigned short   volatile FTFA_SACCL1          absolute 0x40020026;
    sbit  SA0_FTFA_SACCL1_bit at FTFA_SACCL1.B0;
    sbit  SA1_FTFA_SACCL1_bit at FTFA_SACCL1.B1;
    sbit  SA2_FTFA_SACCL1_bit at FTFA_SACCL1.B2;
    sbit  SA3_FTFA_SACCL1_bit at FTFA_SACCL1.B3;
    sbit  SA4_FTFA_SACCL1_bit at FTFA_SACCL1.B4;
    sbit  SA5_FTFA_SACCL1_bit at FTFA_SACCL1.B5;
    sbit  SA6_FTFA_SACCL1_bit at FTFA_SACCL1.B6;
    sbit  SA7_FTFA_SACCL1_bit at FTFA_SACCL1.B7;

sfr unsigned short   volatile FTFA_SACCL0          absolute 0x40020027;
    sbit  SA0_FTFA_SACCL0_bit at FTFA_SACCL0.B0;
    sbit  SA1_FTFA_SACCL0_bit at FTFA_SACCL0.B1;
    sbit  SA2_FTFA_SACCL0_bit at FTFA_SACCL0.B2;
    sbit  SA3_FTFA_SACCL0_bit at FTFA_SACCL0.B3;
    sbit  SA4_FTFA_SACCL0_bit at FTFA_SACCL0.B4;
    sbit  SA5_FTFA_SACCL0_bit at FTFA_SACCL0.B5;
    sbit  SA6_FTFA_SACCL0_bit at FTFA_SACCL0.B6;
    sbit  SA7_FTFA_SACCL0_bit at FTFA_SACCL0.B7;

sfr unsigned short   volatile FTFA_FACSS           absolute 0x40020028;
    const register unsigned short int SGSIZE0 = 0;
    sbit  SGSIZE0_bit at FTFA_FACSS.B0;
    const register unsigned short int SGSIZE1 = 1;
    sbit  SGSIZE1_bit at FTFA_FACSS.B1;
    const register unsigned short int SGSIZE2 = 2;
    sbit  SGSIZE2_bit at FTFA_FACSS.B2;
    const register unsigned short int SGSIZE3 = 3;
    sbit  SGSIZE3_bit at FTFA_FACSS.B3;
    const register unsigned short int SGSIZE4 = 4;
    sbit  SGSIZE4_bit at FTFA_FACSS.B4;
    const register unsigned short int SGSIZE5 = 5;
    sbit  SGSIZE5_bit at FTFA_FACSS.B5;
    const register unsigned short int SGSIZE6 = 6;
    sbit  SGSIZE6_bit at FTFA_FACSS.B6;
    const register unsigned short int SGSIZE7 = 7;
    sbit  SGSIZE7_bit at FTFA_FACSS.B7;

sfr unsigned short   volatile FTFA_FACSN           absolute 0x4002002B;
    const register unsigned short int NUMSG0 = 0;
    sbit  NUMSG0_bit at FTFA_FACSN.B0;
    const register unsigned short int NUMSG1 = 1;
    sbit  NUMSG1_bit at FTFA_FACSN.B1;
    const register unsigned short int NUMSG2 = 2;
    sbit  NUMSG2_bit at FTFA_FACSN.B2;
    const register unsigned short int NUMSG3 = 3;
    sbit  NUMSG3_bit at FTFA_FACSN.B3;
    const register unsigned short int NUMSG4 = 4;
    sbit  NUMSG4_bit at FTFA_FACSN.B4;
    const register unsigned short int NUMSG5 = 5;
    sbit  NUMSG5_bit at FTFA_FACSN.B5;
    const register unsigned short int NUMSG6 = 6;
    sbit  NUMSG6_bit at FTFA_FACSN.B6;
    const register unsigned short int NUMSG7 = 7;
    sbit  NUMSG7_bit at FTFA_FACSN.B7;

sfr unsigned short   volatile DMAMUX_CHCFG0        absolute 0x40021000;
    const register unsigned short int SOURCE0 = 0;
    sbit  SOURCE0_bit at DMAMUX_CHCFG0.B0;
    const register unsigned short int SOURCE1 = 1;
    sbit  SOURCE1_bit at DMAMUX_CHCFG0.B1;
    const register unsigned short int SOURCE2 = 2;
    sbit  SOURCE2_bit at DMAMUX_CHCFG0.B2;
    const register unsigned short int SOURCE3 = 3;
    sbit  SOURCE3_bit at DMAMUX_CHCFG0.B3;
    const register unsigned short int SOURCE4 = 4;
    sbit  SOURCE4_bit at DMAMUX_CHCFG0.B4;
    const register unsigned short int SOURCE5 = 5;
    sbit  SOURCE5_bit at DMAMUX_CHCFG0.B5;
    const register unsigned short int TRIG = 6;
    sbit  TRIG_bit at DMAMUX_CHCFG0.B6;
    const register unsigned short int ENBL = 7;
    sbit  ENBL_bit at DMAMUX_CHCFG0.B7;

sfr unsigned short   volatile DMAMUX_CHCFG1        absolute 0x40021001;
    sbit  SOURCE0_DMAMUX_CHCFG1_bit at DMAMUX_CHCFG1.B0;
    sbit  SOURCE1_DMAMUX_CHCFG1_bit at DMAMUX_CHCFG1.B1;
    sbit  SOURCE2_DMAMUX_CHCFG1_bit at DMAMUX_CHCFG1.B2;
    sbit  SOURCE3_DMAMUX_CHCFG1_bit at DMAMUX_CHCFG1.B3;
    sbit  SOURCE4_DMAMUX_CHCFG1_bit at DMAMUX_CHCFG1.B4;
    sbit  SOURCE5_DMAMUX_CHCFG1_bit at DMAMUX_CHCFG1.B5;
    sbit  TRIG_DMAMUX_CHCFG1_bit at DMAMUX_CHCFG1.B6;
    sbit  ENBL_DMAMUX_CHCFG1_bit at DMAMUX_CHCFG1.B7;

sfr unsigned short   volatile DMAMUX_CHCFG2        absolute 0x40021002;
    sbit  SOURCE0_DMAMUX_CHCFG2_bit at DMAMUX_CHCFG2.B0;
    sbit  SOURCE1_DMAMUX_CHCFG2_bit at DMAMUX_CHCFG2.B1;
    sbit  SOURCE2_DMAMUX_CHCFG2_bit at DMAMUX_CHCFG2.B2;
    sbit  SOURCE3_DMAMUX_CHCFG2_bit at DMAMUX_CHCFG2.B3;
    sbit  SOURCE4_DMAMUX_CHCFG2_bit at DMAMUX_CHCFG2.B4;
    sbit  SOURCE5_DMAMUX_CHCFG2_bit at DMAMUX_CHCFG2.B5;
    sbit  TRIG_DMAMUX_CHCFG2_bit at DMAMUX_CHCFG2.B6;
    sbit  ENBL_DMAMUX_CHCFG2_bit at DMAMUX_CHCFG2.B7;

sfr unsigned short   volatile DMAMUX_CHCFG3        absolute 0x40021003;
    sbit  SOURCE0_DMAMUX_CHCFG3_bit at DMAMUX_CHCFG3.B0;
    sbit  SOURCE1_DMAMUX_CHCFG3_bit at DMAMUX_CHCFG3.B1;
    sbit  SOURCE2_DMAMUX_CHCFG3_bit at DMAMUX_CHCFG3.B2;
    sbit  SOURCE3_DMAMUX_CHCFG3_bit at DMAMUX_CHCFG3.B3;
    sbit  SOURCE4_DMAMUX_CHCFG3_bit at DMAMUX_CHCFG3.B4;
    sbit  SOURCE5_DMAMUX_CHCFG3_bit at DMAMUX_CHCFG3.B5;
    sbit  TRIG_DMAMUX_CHCFG3_bit at DMAMUX_CHCFG3.B6;
    sbit  ENBL_DMAMUX_CHCFG3_bit at DMAMUX_CHCFG3.B7;

sfr unsigned short   volatile DMAMUX_CHCFG4        absolute 0x40021004;
    sbit  SOURCE0_DMAMUX_CHCFG4_bit at DMAMUX_CHCFG4.B0;
    sbit  SOURCE1_DMAMUX_CHCFG4_bit at DMAMUX_CHCFG4.B1;
    sbit  SOURCE2_DMAMUX_CHCFG4_bit at DMAMUX_CHCFG4.B2;
    sbit  SOURCE3_DMAMUX_CHCFG4_bit at DMAMUX_CHCFG4.B3;
    sbit  SOURCE4_DMAMUX_CHCFG4_bit at DMAMUX_CHCFG4.B4;
    sbit  SOURCE5_DMAMUX_CHCFG4_bit at DMAMUX_CHCFG4.B5;
    sbit  TRIG_DMAMUX_CHCFG4_bit at DMAMUX_CHCFG4.B6;
    sbit  ENBL_DMAMUX_CHCFG4_bit at DMAMUX_CHCFG4.B7;

sfr unsigned short   volatile DMAMUX_CHCFG5        absolute 0x40021005;
    sbit  SOURCE0_DMAMUX_CHCFG5_bit at DMAMUX_CHCFG5.B0;
    sbit  SOURCE1_DMAMUX_CHCFG5_bit at DMAMUX_CHCFG5.B1;
    sbit  SOURCE2_DMAMUX_CHCFG5_bit at DMAMUX_CHCFG5.B2;
    sbit  SOURCE3_DMAMUX_CHCFG5_bit at DMAMUX_CHCFG5.B3;
    sbit  SOURCE4_DMAMUX_CHCFG5_bit at DMAMUX_CHCFG5.B4;
    sbit  SOURCE5_DMAMUX_CHCFG5_bit at DMAMUX_CHCFG5.B5;
    sbit  TRIG_DMAMUX_CHCFG5_bit at DMAMUX_CHCFG5.B6;
    sbit  ENBL_DMAMUX_CHCFG5_bit at DMAMUX_CHCFG5.B7;

sfr unsigned short   volatile DMAMUX_CHCFG6        absolute 0x40021006;
    sbit  SOURCE0_DMAMUX_CHCFG6_bit at DMAMUX_CHCFG6.B0;
    sbit  SOURCE1_DMAMUX_CHCFG6_bit at DMAMUX_CHCFG6.B1;
    sbit  SOURCE2_DMAMUX_CHCFG6_bit at DMAMUX_CHCFG6.B2;
    sbit  SOURCE3_DMAMUX_CHCFG6_bit at DMAMUX_CHCFG6.B3;
    sbit  SOURCE4_DMAMUX_CHCFG6_bit at DMAMUX_CHCFG6.B4;
    sbit  SOURCE5_DMAMUX_CHCFG6_bit at DMAMUX_CHCFG6.B5;
    sbit  TRIG_DMAMUX_CHCFG6_bit at DMAMUX_CHCFG6.B6;
    sbit  ENBL_DMAMUX_CHCFG6_bit at DMAMUX_CHCFG6.B7;

sfr unsigned short   volatile DMAMUX_CHCFG7        absolute 0x40021007;
    sbit  SOURCE0_DMAMUX_CHCFG7_bit at DMAMUX_CHCFG7.B0;
    sbit  SOURCE1_DMAMUX_CHCFG7_bit at DMAMUX_CHCFG7.B1;
    sbit  SOURCE2_DMAMUX_CHCFG7_bit at DMAMUX_CHCFG7.B2;
    sbit  SOURCE3_DMAMUX_CHCFG7_bit at DMAMUX_CHCFG7.B3;
    sbit  SOURCE4_DMAMUX_CHCFG7_bit at DMAMUX_CHCFG7.B4;
    sbit  SOURCE5_DMAMUX_CHCFG7_bit at DMAMUX_CHCFG7.B5;
    sbit  TRIG_DMAMUX_CHCFG7_bit at DMAMUX_CHCFG7.B6;
    sbit  ENBL_DMAMUX_CHCFG7_bit at DMAMUX_CHCFG7.B7;

sfr unsigned short   volatile DMAMUX_CHCFG8        absolute 0x40021008;
    sbit  SOURCE0_DMAMUX_CHCFG8_bit at DMAMUX_CHCFG8.B0;
    sbit  SOURCE1_DMAMUX_CHCFG8_bit at DMAMUX_CHCFG8.B1;
    sbit  SOURCE2_DMAMUX_CHCFG8_bit at DMAMUX_CHCFG8.B2;
    sbit  SOURCE3_DMAMUX_CHCFG8_bit at DMAMUX_CHCFG8.B3;
    sbit  SOURCE4_DMAMUX_CHCFG8_bit at DMAMUX_CHCFG8.B4;
    sbit  SOURCE5_DMAMUX_CHCFG8_bit at DMAMUX_CHCFG8.B5;
    sbit  TRIG_DMAMUX_CHCFG8_bit at DMAMUX_CHCFG8.B6;
    sbit  ENBL_DMAMUX_CHCFG8_bit at DMAMUX_CHCFG8.B7;

sfr unsigned short   volatile DMAMUX_CHCFG9        absolute 0x40021009;
    sbit  SOURCE0_DMAMUX_CHCFG9_bit at DMAMUX_CHCFG9.B0;
    sbit  SOURCE1_DMAMUX_CHCFG9_bit at DMAMUX_CHCFG9.B1;
    sbit  SOURCE2_DMAMUX_CHCFG9_bit at DMAMUX_CHCFG9.B2;
    sbit  SOURCE3_DMAMUX_CHCFG9_bit at DMAMUX_CHCFG9.B3;
    sbit  SOURCE4_DMAMUX_CHCFG9_bit at DMAMUX_CHCFG9.B4;
    sbit  SOURCE5_DMAMUX_CHCFG9_bit at DMAMUX_CHCFG9.B5;
    sbit  TRIG_DMAMUX_CHCFG9_bit at DMAMUX_CHCFG9.B6;
    sbit  ENBL_DMAMUX_CHCFG9_bit at DMAMUX_CHCFG9.B7;

sfr unsigned short   volatile DMAMUX_CHCFG10       absolute 0x4002100A;
    sbit  SOURCE0_DMAMUX_CHCFG10_bit at DMAMUX_CHCFG10.B0;
    sbit  SOURCE1_DMAMUX_CHCFG10_bit at DMAMUX_CHCFG10.B1;
    sbit  SOURCE2_DMAMUX_CHCFG10_bit at DMAMUX_CHCFG10.B2;
    sbit  SOURCE3_DMAMUX_CHCFG10_bit at DMAMUX_CHCFG10.B3;
    sbit  SOURCE4_DMAMUX_CHCFG10_bit at DMAMUX_CHCFG10.B4;
    sbit  SOURCE5_DMAMUX_CHCFG10_bit at DMAMUX_CHCFG10.B5;
    sbit  TRIG_DMAMUX_CHCFG10_bit at DMAMUX_CHCFG10.B6;
    sbit  ENBL_DMAMUX_CHCFG10_bit at DMAMUX_CHCFG10.B7;

sfr unsigned short   volatile DMAMUX_CHCFG11       absolute 0x4002100B;
    sbit  SOURCE0_DMAMUX_CHCFG11_bit at DMAMUX_CHCFG11.B0;
    sbit  SOURCE1_DMAMUX_CHCFG11_bit at DMAMUX_CHCFG11.B1;
    sbit  SOURCE2_DMAMUX_CHCFG11_bit at DMAMUX_CHCFG11.B2;
    sbit  SOURCE3_DMAMUX_CHCFG11_bit at DMAMUX_CHCFG11.B3;
    sbit  SOURCE4_DMAMUX_CHCFG11_bit at DMAMUX_CHCFG11.B4;
    sbit  SOURCE5_DMAMUX_CHCFG11_bit at DMAMUX_CHCFG11.B5;
    sbit  TRIG_DMAMUX_CHCFG11_bit at DMAMUX_CHCFG11.B6;
    sbit  ENBL_DMAMUX_CHCFG11_bit at DMAMUX_CHCFG11.B7;

sfr unsigned short   volatile DMAMUX_CHCFG12       absolute 0x4002100C;
    sbit  SOURCE0_DMAMUX_CHCFG12_bit at DMAMUX_CHCFG12.B0;
    sbit  SOURCE1_DMAMUX_CHCFG12_bit at DMAMUX_CHCFG12.B1;
    sbit  SOURCE2_DMAMUX_CHCFG12_bit at DMAMUX_CHCFG12.B2;
    sbit  SOURCE3_DMAMUX_CHCFG12_bit at DMAMUX_CHCFG12.B3;
    sbit  SOURCE4_DMAMUX_CHCFG12_bit at DMAMUX_CHCFG12.B4;
    sbit  SOURCE5_DMAMUX_CHCFG12_bit at DMAMUX_CHCFG12.B5;
    sbit  TRIG_DMAMUX_CHCFG12_bit at DMAMUX_CHCFG12.B6;
    sbit  ENBL_DMAMUX_CHCFG12_bit at DMAMUX_CHCFG12.B7;

sfr unsigned short   volatile DMAMUX_CHCFG13       absolute 0x4002100D;
    sbit  SOURCE0_DMAMUX_CHCFG13_bit at DMAMUX_CHCFG13.B0;
    sbit  SOURCE1_DMAMUX_CHCFG13_bit at DMAMUX_CHCFG13.B1;
    sbit  SOURCE2_DMAMUX_CHCFG13_bit at DMAMUX_CHCFG13.B2;
    sbit  SOURCE3_DMAMUX_CHCFG13_bit at DMAMUX_CHCFG13.B3;
    sbit  SOURCE4_DMAMUX_CHCFG13_bit at DMAMUX_CHCFG13.B4;
    sbit  SOURCE5_DMAMUX_CHCFG13_bit at DMAMUX_CHCFG13.B5;
    sbit  TRIG_DMAMUX_CHCFG13_bit at DMAMUX_CHCFG13.B6;
    sbit  ENBL_DMAMUX_CHCFG13_bit at DMAMUX_CHCFG13.B7;

sfr unsigned short   volatile DMAMUX_CHCFG14       absolute 0x4002100E;
    sbit  SOURCE0_DMAMUX_CHCFG14_bit at DMAMUX_CHCFG14.B0;
    sbit  SOURCE1_DMAMUX_CHCFG14_bit at DMAMUX_CHCFG14.B1;
    sbit  SOURCE2_DMAMUX_CHCFG14_bit at DMAMUX_CHCFG14.B2;
    sbit  SOURCE3_DMAMUX_CHCFG14_bit at DMAMUX_CHCFG14.B3;
    sbit  SOURCE4_DMAMUX_CHCFG14_bit at DMAMUX_CHCFG14.B4;
    sbit  SOURCE5_DMAMUX_CHCFG14_bit at DMAMUX_CHCFG14.B5;
    sbit  TRIG_DMAMUX_CHCFG14_bit at DMAMUX_CHCFG14.B6;
    sbit  ENBL_DMAMUX_CHCFG14_bit at DMAMUX_CHCFG14.B7;

sfr unsigned short   volatile DMAMUX_CHCFG15       absolute 0x4002100F;
    sbit  SOURCE0_DMAMUX_CHCFG15_bit at DMAMUX_CHCFG15.B0;
    sbit  SOURCE1_DMAMUX_CHCFG15_bit at DMAMUX_CHCFG15.B1;
    sbit  SOURCE2_DMAMUX_CHCFG15_bit at DMAMUX_CHCFG15.B2;
    sbit  SOURCE3_DMAMUX_CHCFG15_bit at DMAMUX_CHCFG15.B3;
    sbit  SOURCE4_DMAMUX_CHCFG15_bit at DMAMUX_CHCFG15.B4;
    sbit  SOURCE5_DMAMUX_CHCFG15_bit at DMAMUX_CHCFG15.B5;
    sbit  TRIG_DMAMUX_CHCFG15_bit at DMAMUX_CHCFG15.B6;
    sbit  ENBL_DMAMUX_CHCFG15_bit at DMAMUX_CHCFG15.B7;

sfr unsigned short   volatile DMAMUX_CHCFG16       absolute 0x40021010;
    sbit  SOURCE0_DMAMUX_CHCFG16_bit at DMAMUX_CHCFG16.B0;
    sbit  SOURCE1_DMAMUX_CHCFG16_bit at DMAMUX_CHCFG16.B1;
    sbit  SOURCE2_DMAMUX_CHCFG16_bit at DMAMUX_CHCFG16.B2;
    sbit  SOURCE3_DMAMUX_CHCFG16_bit at DMAMUX_CHCFG16.B3;
    sbit  SOURCE4_DMAMUX_CHCFG16_bit at DMAMUX_CHCFG16.B4;
    sbit  SOURCE5_DMAMUX_CHCFG16_bit at DMAMUX_CHCFG16.B5;
    sbit  TRIG_DMAMUX_CHCFG16_bit at DMAMUX_CHCFG16.B6;
    sbit  ENBL_DMAMUX_CHCFG16_bit at DMAMUX_CHCFG16.B7;

sfr unsigned short   volatile DMAMUX_CHCFG17       absolute 0x40021011;
    sbit  SOURCE0_DMAMUX_CHCFG17_bit at DMAMUX_CHCFG17.B0;
    sbit  SOURCE1_DMAMUX_CHCFG17_bit at DMAMUX_CHCFG17.B1;
    sbit  SOURCE2_DMAMUX_CHCFG17_bit at DMAMUX_CHCFG17.B2;
    sbit  SOURCE3_DMAMUX_CHCFG17_bit at DMAMUX_CHCFG17.B3;
    sbit  SOURCE4_DMAMUX_CHCFG17_bit at DMAMUX_CHCFG17.B4;
    sbit  SOURCE5_DMAMUX_CHCFG17_bit at DMAMUX_CHCFG17.B5;
    sbit  TRIG_DMAMUX_CHCFG17_bit at DMAMUX_CHCFG17.B6;
    sbit  ENBL_DMAMUX_CHCFG17_bit at DMAMUX_CHCFG17.B7;

sfr unsigned short   volatile DMAMUX_CHCFG18       absolute 0x40021012;
    sbit  SOURCE0_DMAMUX_CHCFG18_bit at DMAMUX_CHCFG18.B0;
    sbit  SOURCE1_DMAMUX_CHCFG18_bit at DMAMUX_CHCFG18.B1;
    sbit  SOURCE2_DMAMUX_CHCFG18_bit at DMAMUX_CHCFG18.B2;
    sbit  SOURCE3_DMAMUX_CHCFG18_bit at DMAMUX_CHCFG18.B3;
    sbit  SOURCE4_DMAMUX_CHCFG18_bit at DMAMUX_CHCFG18.B4;
    sbit  SOURCE5_DMAMUX_CHCFG18_bit at DMAMUX_CHCFG18.B5;
    sbit  TRIG_DMAMUX_CHCFG18_bit at DMAMUX_CHCFG18.B6;
    sbit  ENBL_DMAMUX_CHCFG18_bit at DMAMUX_CHCFG18.B7;

sfr unsigned short   volatile DMAMUX_CHCFG19       absolute 0x40021013;
    sbit  SOURCE0_DMAMUX_CHCFG19_bit at DMAMUX_CHCFG19.B0;
    sbit  SOURCE1_DMAMUX_CHCFG19_bit at DMAMUX_CHCFG19.B1;
    sbit  SOURCE2_DMAMUX_CHCFG19_bit at DMAMUX_CHCFG19.B2;
    sbit  SOURCE3_DMAMUX_CHCFG19_bit at DMAMUX_CHCFG19.B3;
    sbit  SOURCE4_DMAMUX_CHCFG19_bit at DMAMUX_CHCFG19.B4;
    sbit  SOURCE5_DMAMUX_CHCFG19_bit at DMAMUX_CHCFG19.B5;
    sbit  TRIG_DMAMUX_CHCFG19_bit at DMAMUX_CHCFG19.B6;
    sbit  ENBL_DMAMUX_CHCFG19_bit at DMAMUX_CHCFG19.B7;

sfr unsigned short   volatile DMAMUX_CHCFG20       absolute 0x40021014;
    sbit  SOURCE0_DMAMUX_CHCFG20_bit at DMAMUX_CHCFG20.B0;
    sbit  SOURCE1_DMAMUX_CHCFG20_bit at DMAMUX_CHCFG20.B1;
    sbit  SOURCE2_DMAMUX_CHCFG20_bit at DMAMUX_CHCFG20.B2;
    sbit  SOURCE3_DMAMUX_CHCFG20_bit at DMAMUX_CHCFG20.B3;
    sbit  SOURCE4_DMAMUX_CHCFG20_bit at DMAMUX_CHCFG20.B4;
    sbit  SOURCE5_DMAMUX_CHCFG20_bit at DMAMUX_CHCFG20.B5;
    sbit  TRIG_DMAMUX_CHCFG20_bit at DMAMUX_CHCFG20.B6;
    sbit  ENBL_DMAMUX_CHCFG20_bit at DMAMUX_CHCFG20.B7;

sfr unsigned short   volatile DMAMUX_CHCFG21       absolute 0x40021015;
    sbit  SOURCE0_DMAMUX_CHCFG21_bit at DMAMUX_CHCFG21.B0;
    sbit  SOURCE1_DMAMUX_CHCFG21_bit at DMAMUX_CHCFG21.B1;
    sbit  SOURCE2_DMAMUX_CHCFG21_bit at DMAMUX_CHCFG21.B2;
    sbit  SOURCE3_DMAMUX_CHCFG21_bit at DMAMUX_CHCFG21.B3;
    sbit  SOURCE4_DMAMUX_CHCFG21_bit at DMAMUX_CHCFG21.B4;
    sbit  SOURCE5_DMAMUX_CHCFG21_bit at DMAMUX_CHCFG21.B5;
    sbit  TRIG_DMAMUX_CHCFG21_bit at DMAMUX_CHCFG21.B6;
    sbit  ENBL_DMAMUX_CHCFG21_bit at DMAMUX_CHCFG21.B7;

sfr unsigned short   volatile DMAMUX_CHCFG22       absolute 0x40021016;
    sbit  SOURCE0_DMAMUX_CHCFG22_bit at DMAMUX_CHCFG22.B0;
    sbit  SOURCE1_DMAMUX_CHCFG22_bit at DMAMUX_CHCFG22.B1;
    sbit  SOURCE2_DMAMUX_CHCFG22_bit at DMAMUX_CHCFG22.B2;
    sbit  SOURCE3_DMAMUX_CHCFG22_bit at DMAMUX_CHCFG22.B3;
    sbit  SOURCE4_DMAMUX_CHCFG22_bit at DMAMUX_CHCFG22.B4;
    sbit  SOURCE5_DMAMUX_CHCFG22_bit at DMAMUX_CHCFG22.B5;
    sbit  TRIG_DMAMUX_CHCFG22_bit at DMAMUX_CHCFG22.B6;
    sbit  ENBL_DMAMUX_CHCFG22_bit at DMAMUX_CHCFG22.B7;

sfr unsigned short   volatile DMAMUX_CHCFG23       absolute 0x40021017;
    sbit  SOURCE0_DMAMUX_CHCFG23_bit at DMAMUX_CHCFG23.B0;
    sbit  SOURCE1_DMAMUX_CHCFG23_bit at DMAMUX_CHCFG23.B1;
    sbit  SOURCE2_DMAMUX_CHCFG23_bit at DMAMUX_CHCFG23.B2;
    sbit  SOURCE3_DMAMUX_CHCFG23_bit at DMAMUX_CHCFG23.B3;
    sbit  SOURCE4_DMAMUX_CHCFG23_bit at DMAMUX_CHCFG23.B4;
    sbit  SOURCE5_DMAMUX_CHCFG23_bit at DMAMUX_CHCFG23.B5;
    sbit  TRIG_DMAMUX_CHCFG23_bit at DMAMUX_CHCFG23.B6;
    sbit  ENBL_DMAMUX_CHCFG23_bit at DMAMUX_CHCFG23.B7;

sfr unsigned short   volatile DMAMUX_CHCFG24       absolute 0x40021018;
    sbit  SOURCE0_DMAMUX_CHCFG24_bit at DMAMUX_CHCFG24.B0;
    sbit  SOURCE1_DMAMUX_CHCFG24_bit at DMAMUX_CHCFG24.B1;
    sbit  SOURCE2_DMAMUX_CHCFG24_bit at DMAMUX_CHCFG24.B2;
    sbit  SOURCE3_DMAMUX_CHCFG24_bit at DMAMUX_CHCFG24.B3;
    sbit  SOURCE4_DMAMUX_CHCFG24_bit at DMAMUX_CHCFG24.B4;
    sbit  SOURCE5_DMAMUX_CHCFG24_bit at DMAMUX_CHCFG24.B5;
    sbit  TRIG_DMAMUX_CHCFG24_bit at DMAMUX_CHCFG24.B6;
    sbit  ENBL_DMAMUX_CHCFG24_bit at DMAMUX_CHCFG24.B7;

sfr unsigned short   volatile DMAMUX_CHCFG25       absolute 0x40021019;
    sbit  SOURCE0_DMAMUX_CHCFG25_bit at DMAMUX_CHCFG25.B0;
    sbit  SOURCE1_DMAMUX_CHCFG25_bit at DMAMUX_CHCFG25.B1;
    sbit  SOURCE2_DMAMUX_CHCFG25_bit at DMAMUX_CHCFG25.B2;
    sbit  SOURCE3_DMAMUX_CHCFG25_bit at DMAMUX_CHCFG25.B3;
    sbit  SOURCE4_DMAMUX_CHCFG25_bit at DMAMUX_CHCFG25.B4;
    sbit  SOURCE5_DMAMUX_CHCFG25_bit at DMAMUX_CHCFG25.B5;
    sbit  TRIG_DMAMUX_CHCFG25_bit at DMAMUX_CHCFG25.B6;
    sbit  ENBL_DMAMUX_CHCFG25_bit at DMAMUX_CHCFG25.B7;

sfr unsigned short   volatile DMAMUX_CHCFG26       absolute 0x4002101A;
    sbit  SOURCE0_DMAMUX_CHCFG26_bit at DMAMUX_CHCFG26.B0;
    sbit  SOURCE1_DMAMUX_CHCFG26_bit at DMAMUX_CHCFG26.B1;
    sbit  SOURCE2_DMAMUX_CHCFG26_bit at DMAMUX_CHCFG26.B2;
    sbit  SOURCE3_DMAMUX_CHCFG26_bit at DMAMUX_CHCFG26.B3;
    sbit  SOURCE4_DMAMUX_CHCFG26_bit at DMAMUX_CHCFG26.B4;
    sbit  SOURCE5_DMAMUX_CHCFG26_bit at DMAMUX_CHCFG26.B5;
    sbit  TRIG_DMAMUX_CHCFG26_bit at DMAMUX_CHCFG26.B6;
    sbit  ENBL_DMAMUX_CHCFG26_bit at DMAMUX_CHCFG26.B7;

sfr unsigned short   volatile DMAMUX_CHCFG27       absolute 0x4002101B;
    sbit  SOURCE0_DMAMUX_CHCFG27_bit at DMAMUX_CHCFG27.B0;
    sbit  SOURCE1_DMAMUX_CHCFG27_bit at DMAMUX_CHCFG27.B1;
    sbit  SOURCE2_DMAMUX_CHCFG27_bit at DMAMUX_CHCFG27.B2;
    sbit  SOURCE3_DMAMUX_CHCFG27_bit at DMAMUX_CHCFG27.B3;
    sbit  SOURCE4_DMAMUX_CHCFG27_bit at DMAMUX_CHCFG27.B4;
    sbit  SOURCE5_DMAMUX_CHCFG27_bit at DMAMUX_CHCFG27.B5;
    sbit  TRIG_DMAMUX_CHCFG27_bit at DMAMUX_CHCFG27.B6;
    sbit  ENBL_DMAMUX_CHCFG27_bit at DMAMUX_CHCFG27.B7;

sfr unsigned short   volatile DMAMUX_CHCFG28       absolute 0x4002101C;
    sbit  SOURCE0_DMAMUX_CHCFG28_bit at DMAMUX_CHCFG28.B0;
    sbit  SOURCE1_DMAMUX_CHCFG28_bit at DMAMUX_CHCFG28.B1;
    sbit  SOURCE2_DMAMUX_CHCFG28_bit at DMAMUX_CHCFG28.B2;
    sbit  SOURCE3_DMAMUX_CHCFG28_bit at DMAMUX_CHCFG28.B3;
    sbit  SOURCE4_DMAMUX_CHCFG28_bit at DMAMUX_CHCFG28.B4;
    sbit  SOURCE5_DMAMUX_CHCFG28_bit at DMAMUX_CHCFG28.B5;
    sbit  TRIG_DMAMUX_CHCFG28_bit at DMAMUX_CHCFG28.B6;
    sbit  ENBL_DMAMUX_CHCFG28_bit at DMAMUX_CHCFG28.B7;

sfr unsigned short   volatile DMAMUX_CHCFG29       absolute 0x4002101D;
    sbit  SOURCE0_DMAMUX_CHCFG29_bit at DMAMUX_CHCFG29.B0;
    sbit  SOURCE1_DMAMUX_CHCFG29_bit at DMAMUX_CHCFG29.B1;
    sbit  SOURCE2_DMAMUX_CHCFG29_bit at DMAMUX_CHCFG29.B2;
    sbit  SOURCE3_DMAMUX_CHCFG29_bit at DMAMUX_CHCFG29.B3;
    sbit  SOURCE4_DMAMUX_CHCFG29_bit at DMAMUX_CHCFG29.B4;
    sbit  SOURCE5_DMAMUX_CHCFG29_bit at DMAMUX_CHCFG29.B5;
    sbit  TRIG_DMAMUX_CHCFG29_bit at DMAMUX_CHCFG29.B6;
    sbit  ENBL_DMAMUX_CHCFG29_bit at DMAMUX_CHCFG29.B7;

sfr unsigned short   volatile DMAMUX_CHCFG30       absolute 0x4002101E;
    sbit  SOURCE0_DMAMUX_CHCFG30_bit at DMAMUX_CHCFG30.B0;
    sbit  SOURCE1_DMAMUX_CHCFG30_bit at DMAMUX_CHCFG30.B1;
    sbit  SOURCE2_DMAMUX_CHCFG30_bit at DMAMUX_CHCFG30.B2;
    sbit  SOURCE3_DMAMUX_CHCFG30_bit at DMAMUX_CHCFG30.B3;
    sbit  SOURCE4_DMAMUX_CHCFG30_bit at DMAMUX_CHCFG30.B4;
    sbit  SOURCE5_DMAMUX_CHCFG30_bit at DMAMUX_CHCFG30.B5;
    sbit  TRIG_DMAMUX_CHCFG30_bit at DMAMUX_CHCFG30.B6;
    sbit  ENBL_DMAMUX_CHCFG30_bit at DMAMUX_CHCFG30.B7;

sfr unsigned short   volatile DMAMUX_CHCFG31       absolute 0x4002101F;
    sbit  SOURCE0_DMAMUX_CHCFG31_bit at DMAMUX_CHCFG31.B0;
    sbit  SOURCE1_DMAMUX_CHCFG31_bit at DMAMUX_CHCFG31.B1;
    sbit  SOURCE2_DMAMUX_CHCFG31_bit at DMAMUX_CHCFG31.B2;
    sbit  SOURCE3_DMAMUX_CHCFG31_bit at DMAMUX_CHCFG31.B3;
    sbit  SOURCE4_DMAMUX_CHCFG31_bit at DMAMUX_CHCFG31.B4;
    sbit  SOURCE5_DMAMUX_CHCFG31_bit at DMAMUX_CHCFG31.B5;
    sbit  TRIG_DMAMUX_CHCFG31_bit at DMAMUX_CHCFG31.B6;
    sbit  ENBL_DMAMUX_CHCFG31_bit at DMAMUX_CHCFG31.B7;

sfr unsigned long   volatile SPI0_MCR             absolute 0x4002C000;
    sbit  HALT_SPI0_MCR_bit at SPI0_MCR.B0;
    const register unsigned short int SMPL_PT0 = 8;
    sbit  SMPL_PT0_bit at SPI0_MCR.B8;
    const register unsigned short int SMPL_PT1 = 9;
    sbit  SMPL_PT1_bit at SPI0_MCR.B9;
    const register unsigned short int CLR_RXF = 10;
    sbit  CLR_RXF_bit at SPI0_MCR.B10;
    const register unsigned short int CLR_TXF = 11;
    sbit  CLR_TXF_bit at SPI0_MCR.B11;
    const register unsigned short int DIS_RXF = 12;
    sbit  DIS_RXF_bit at SPI0_MCR.B12;
    const register unsigned short int DIS_TXF = 13;
    sbit  DIS_TXF_bit at SPI0_MCR.B13;
    const register unsigned short int MDIS = 14;
    sbit  MDIS_bit at SPI0_MCR.B14;
    const register unsigned short int DOZE = 15;
    sbit  DOZE_bit at SPI0_MCR.B15;
    const register unsigned short int PCSIS0 = 16;
    sbit  PCSIS0_bit at SPI0_MCR.B16;
    const register unsigned short int PCSIS1 = 17;
    sbit  PCSIS1_bit at SPI0_MCR.B17;
    const register unsigned short int PCSIS2 = 18;
    sbit  PCSIS2_bit at SPI0_MCR.B18;
    const register unsigned short int PCSIS3 = 19;
    sbit  PCSIS3_bit at SPI0_MCR.B19;
    const register unsigned short int PCSIS4 = 20;
    sbit  PCSIS4_bit at SPI0_MCR.B20;
    const register unsigned short int PCSIS5 = 21;
    sbit  PCSIS5_bit at SPI0_MCR.B21;
    const register unsigned short int ROOE = 24;
    sbit  ROOE_bit at SPI0_MCR.B24;
    const register unsigned short int PCSSE = 25;
    sbit  PCSSE_bit at SPI0_MCR.B25;
    const register unsigned short int MTFE = 26;
    sbit  MTFE_bit at SPI0_MCR.B26;
    const register unsigned short int FRZ = 27;
    sbit  FRZ_bit at SPI0_MCR.B27;
    const register unsigned short int DCONF0 = 28;
    sbit  DCONF0_bit at SPI0_MCR.B28;
    const register unsigned short int DCONF1 = 29;
    sbit  DCONF1_bit at SPI0_MCR.B29;
    const register unsigned short int CONT_SCKE = 30;
    sbit  CONT_SCKE_bit at SPI0_MCR.B30;
    const register unsigned short int MSTR = 31;
    sbit  MSTR_bit at SPI0_MCR.B31;

sfr unsigned long   volatile SPI0_TCR             absolute 0x4002C008;
    const register unsigned short int SPI_TCNT0 = 16;
    sbit  SPI_TCNT0_bit at SPI0_TCR.B16;
    const register unsigned short int SPI_TCNT1 = 17;
    sbit  SPI_TCNT1_bit at SPI0_TCR.B17;
    const register unsigned short int SPI_TCNT2 = 18;
    sbit  SPI_TCNT2_bit at SPI0_TCR.B18;
    const register unsigned short int SPI_TCNT3 = 19;
    sbit  SPI_TCNT3_bit at SPI0_TCR.B19;
    const register unsigned short int SPI_TCNT4 = 20;
    sbit  SPI_TCNT4_bit at SPI0_TCR.B20;
    const register unsigned short int SPI_TCNT5 = 21;
    sbit  SPI_TCNT5_bit at SPI0_TCR.B21;
    const register unsigned short int SPI_TCNT6 = 22;
    sbit  SPI_TCNT6_bit at SPI0_TCR.B22;
    const register unsigned short int SPI_TCNT7 = 23;
    sbit  SPI_TCNT7_bit at SPI0_TCR.B23;
    const register unsigned short int SPI_TCNT8 = 24;
    sbit  SPI_TCNT8_bit at SPI0_TCR.B24;
    const register unsigned short int SPI_TCNT9 = 25;
    sbit  SPI_TCNT9_bit at SPI0_TCR.B25;
    const register unsigned short int SPI_TCNT10 = 26;
    sbit  SPI_TCNT10_bit at SPI0_TCR.B26;
    const register unsigned short int SPI_TCNT11 = 27;
    sbit  SPI_TCNT11_bit at SPI0_TCR.B27;
    const register unsigned short int SPI_TCNT12 = 28;
    sbit  SPI_TCNT12_bit at SPI0_TCR.B28;
    const register unsigned short int SPI_TCNT13 = 29;
    sbit  SPI_TCNT13_bit at SPI0_TCR.B29;
    const register unsigned short int SPI_TCNT14 = 30;
    sbit  SPI_TCNT14_bit at SPI0_TCR.B30;
    const register unsigned short int SPI_TCNT15 = 31;
    sbit  SPI_TCNT15_bit at SPI0_TCR.B31;

sfr unsigned long   volatile SPI0_CTAR0           absolute 0x4002C00C;
    const register unsigned short int BR0 = 0;
    sbit  BR0_bit at SPI0_CTAR0.B0;
    const register unsigned short int BR1 = 1;
    sbit  BR1_bit at SPI0_CTAR0.B1;
    const register unsigned short int BR2 = 2;
    sbit  BR2_bit at SPI0_CTAR0.B2;
    const register unsigned short int BR3 = 3;
    sbit  BR3_bit at SPI0_CTAR0.B3;
    const register unsigned short int DT0 = 4;
    sbit  DT0_bit at SPI0_CTAR0.B4;
    const register unsigned short int DT1 = 5;
    sbit  DT1_bit at SPI0_CTAR0.B5;
    const register unsigned short int DT2 = 6;
    sbit  DT2_bit at SPI0_CTAR0.B6;
    const register unsigned short int DT3 = 7;
    sbit  DT3_bit at SPI0_CTAR0.B7;
    const register unsigned short int ASC0 = 8;
    sbit  ASC0_bit at SPI0_CTAR0.B8;
    const register unsigned short int ASC1 = 9;
    sbit  ASC1_bit at SPI0_CTAR0.B9;
    const register unsigned short int ASC2 = 10;
    sbit  ASC2_bit at SPI0_CTAR0.B10;
    const register unsigned short int ASC3 = 11;
    sbit  ASC3_bit at SPI0_CTAR0.B11;
    const register unsigned short int CSSCK0 = 12;
    sbit  CSSCK0_bit at SPI0_CTAR0.B12;
    const register unsigned short int CSSCK1 = 13;
    sbit  CSSCK1_bit at SPI0_CTAR0.B13;
    const register unsigned short int CSSCK2 = 14;
    sbit  CSSCK2_bit at SPI0_CTAR0.B14;
    const register unsigned short int CSSCK3 = 15;
    sbit  CSSCK3_bit at SPI0_CTAR0.B15;
    const register unsigned short int PBR0 = 16;
    sbit  PBR0_bit at SPI0_CTAR0.B16;
    const register unsigned short int PBR1 = 17;
    sbit  PBR1_bit at SPI0_CTAR0.B17;
    const register unsigned short int PDT0 = 18;
    sbit  PDT0_bit at SPI0_CTAR0.B18;
    const register unsigned short int PDT1 = 19;
    sbit  PDT1_bit at SPI0_CTAR0.B19;
    const register unsigned short int PASC0 = 20;
    sbit  PASC0_bit at SPI0_CTAR0.B20;
    const register unsigned short int PASC1 = 21;
    sbit  PASC1_bit at SPI0_CTAR0.B21;
    const register unsigned short int PCSSCK0 = 22;
    sbit  PCSSCK0_bit at SPI0_CTAR0.B22;
    const register unsigned short int PCSSCK1 = 23;
    sbit  PCSSCK1_bit at SPI0_CTAR0.B23;
    const register unsigned short int LSBFE = 24;
    sbit  LSBFE_bit at SPI0_CTAR0.B24;
    const register unsigned short int CPHA = 25;
    sbit  CPHA_bit at SPI0_CTAR0.B25;
    const register unsigned short int CPOL = 26;
    sbit  CPOL_bit at SPI0_CTAR0.B26;
    const register unsigned short int FMSZ0 = 27;
    sbit  FMSZ0_bit at SPI0_CTAR0.B27;
    const register unsigned short int FMSZ1 = 28;
    sbit  FMSZ1_bit at SPI0_CTAR0.B28;
    const register unsigned short int FMSZ2 = 29;
    sbit  FMSZ2_bit at SPI0_CTAR0.B29;
    const register unsigned short int FMSZ3 = 30;
    sbit  FMSZ3_bit at SPI0_CTAR0.B30;
    const register unsigned short int DBR = 31;
    sbit  DBR_bit at SPI0_CTAR0.B31;

sfr unsigned long   volatile SPI0_CTAR1           absolute 0x4002C010;
    sbit  BR0_SPI0_CTAR1_bit at SPI0_CTAR1.B0;
    sbit  BR1_SPI0_CTAR1_bit at SPI0_CTAR1.B1;
    sbit  BR2_SPI0_CTAR1_bit at SPI0_CTAR1.B2;
    sbit  BR3_SPI0_CTAR1_bit at SPI0_CTAR1.B3;
    sbit  DT0_SPI0_CTAR1_bit at SPI0_CTAR1.B4;
    sbit  DT1_SPI0_CTAR1_bit at SPI0_CTAR1.B5;
    sbit  DT2_SPI0_CTAR1_bit at SPI0_CTAR1.B6;
    sbit  DT3_SPI0_CTAR1_bit at SPI0_CTAR1.B7;
    sbit  ASC0_SPI0_CTAR1_bit at SPI0_CTAR1.B8;
    sbit  ASC1_SPI0_CTAR1_bit at SPI0_CTAR1.B9;
    sbit  ASC2_SPI0_CTAR1_bit at SPI0_CTAR1.B10;
    sbit  ASC3_SPI0_CTAR1_bit at SPI0_CTAR1.B11;
    sbit  CSSCK0_SPI0_CTAR1_bit at SPI0_CTAR1.B12;
    sbit  CSSCK1_SPI0_CTAR1_bit at SPI0_CTAR1.B13;
    sbit  CSSCK2_SPI0_CTAR1_bit at SPI0_CTAR1.B14;
    sbit  CSSCK3_SPI0_CTAR1_bit at SPI0_CTAR1.B15;
    sbit  PBR0_SPI0_CTAR1_bit at SPI0_CTAR1.B16;
    sbit  PBR1_SPI0_CTAR1_bit at SPI0_CTAR1.B17;
    sbit  PDT0_SPI0_CTAR1_bit at SPI0_CTAR1.B18;
    sbit  PDT1_SPI0_CTAR1_bit at SPI0_CTAR1.B19;
    sbit  PASC0_SPI0_CTAR1_bit at SPI0_CTAR1.B20;
    sbit  PASC1_SPI0_CTAR1_bit at SPI0_CTAR1.B21;
    sbit  PCSSCK0_SPI0_CTAR1_bit at SPI0_CTAR1.B22;
    sbit  PCSSCK1_SPI0_CTAR1_bit at SPI0_CTAR1.B23;
    sbit  LSBFE_SPI0_CTAR1_bit at SPI0_CTAR1.B24;
    sbit  CPHA_SPI0_CTAR1_bit at SPI0_CTAR1.B25;
    sbit  CPOL_SPI0_CTAR1_bit at SPI0_CTAR1.B26;
    sbit  FMSZ0_SPI0_CTAR1_bit at SPI0_CTAR1.B27;
    sbit  FMSZ1_SPI0_CTAR1_bit at SPI0_CTAR1.B28;
    sbit  FMSZ2_SPI0_CTAR1_bit at SPI0_CTAR1.B29;
    sbit  FMSZ3_SPI0_CTAR1_bit at SPI0_CTAR1.B30;
    sbit  DBR_SPI0_CTAR1_bit at SPI0_CTAR1.B31;

sfr unsigned long   volatile SPI0_CTAR_SLAVE      absolute 0x4002C00C;
    sbit  CPHA_SPI0_CTAR_SLAVE_bit at SPI0_CTAR_SLAVE.B25;
    sbit  CPOL_SPI0_CTAR_SLAVE_bit at SPI0_CTAR_SLAVE.B26;
    sbit  FMSZ0_SPI0_CTAR_SLAVE_bit at SPI0_CTAR_SLAVE.B27;
    sbit  FMSZ1_SPI0_CTAR_SLAVE_bit at SPI0_CTAR_SLAVE.B28;
    sbit  FMSZ2_SPI0_CTAR_SLAVE_bit at SPI0_CTAR_SLAVE.B29;
    sbit  FMSZ3_SPI0_CTAR_SLAVE_bit at SPI0_CTAR_SLAVE.B30;

sfr unsigned long   volatile SPI0_SR              absolute 0x4002C02C;
    const register unsigned short int POPNXTPTR0 = 0;
    sbit  POPNXTPTR0_bit at SPI0_SR.B0;
    const register unsigned short int POPNXTPTR1 = 1;
    sbit  POPNXTPTR1_bit at SPI0_SR.B1;
    const register unsigned short int POPNXTPTR2 = 2;
    sbit  POPNXTPTR2_bit at SPI0_SR.B2;
    const register unsigned short int POPNXTPTR3 = 3;
    sbit  POPNXTPTR3_bit at SPI0_SR.B3;
    const register unsigned short int RXCTR0 = 4;
    sbit  RXCTR0_bit at SPI0_SR.B4;
    const register unsigned short int RXCTR1 = 5;
    sbit  RXCTR1_bit at SPI0_SR.B5;
    const register unsigned short int RXCTR2 = 6;
    sbit  RXCTR2_bit at SPI0_SR.B6;
    const register unsigned short int RXCTR3 = 7;
    sbit  RXCTR3_bit at SPI0_SR.B7;
    const register unsigned short int TXNXTPTR0 = 8;
    sbit  TXNXTPTR0_bit at SPI0_SR.B8;
    const register unsigned short int TXNXTPTR1 = 9;
    sbit  TXNXTPTR1_bit at SPI0_SR.B9;
    const register unsigned short int TXNXTPTR2 = 10;
    sbit  TXNXTPTR2_bit at SPI0_SR.B10;
    const register unsigned short int TXNXTPTR3 = 11;
    sbit  TXNXTPTR3_bit at SPI0_SR.B11;
    const register unsigned short int TXCTR0 = 12;
    sbit  TXCTR0_bit at SPI0_SR.B12;
    const register unsigned short int TXCTR1 = 13;
    sbit  TXCTR1_bit at SPI0_SR.B13;
    const register unsigned short int TXCTR2 = 14;
    sbit  TXCTR2_bit at SPI0_SR.B14;
    const register unsigned short int TXCTR3 = 15;
    sbit  TXCTR3_bit at SPI0_SR.B15;
    const register unsigned short int RFDF = 17;
    sbit  RFDF_bit at SPI0_SR.B17;
    const register unsigned short int RFOF = 19;
    sbit  RFOF_bit at SPI0_SR.B19;
    const register unsigned short int TFFF = 25;
    sbit  TFFF_bit at SPI0_SR.B25;
    const register unsigned short int TFUF = 27;
    sbit  TFUF_bit at SPI0_SR.B27;
    const register unsigned short int EOQF = 28;
    sbit  EOQF_bit at SPI0_SR.B28;
    const register unsigned short int TXRXS = 30;
    sbit  TXRXS_bit at SPI0_SR.B30;
    const register unsigned short int TCF = 31;
    sbit  TCF_bit at SPI0_SR.B31;

sfr unsigned long   volatile SPI0_RSER            absolute 0x4002C030;
    const register unsigned short int RFDF_DIRS = 16;
    sbit  RFDF_DIRS_bit at SPI0_RSER.B16;
    const register unsigned short int RFDF_RE = 17;
    sbit  RFDF_RE_bit at SPI0_RSER.B17;
    const register unsigned short int RFOF_RE = 19;
    sbit  RFOF_RE_bit at SPI0_RSER.B19;
    const register unsigned short int TFFF_DIRS = 24;
    sbit  TFFF_DIRS_bit at SPI0_RSER.B24;
    const register unsigned short int TFFF_RE = 25;
    sbit  TFFF_RE_bit at SPI0_RSER.B25;
    const register unsigned short int TFUF_RE = 27;
    sbit  TFUF_RE_bit at SPI0_RSER.B27;
    const register unsigned short int EOQF_RE = 28;
    sbit  EOQF_RE_bit at SPI0_RSER.B28;
    const register unsigned short int TCF_RE = 31;
    sbit  TCF_RE_bit at SPI0_RSER.B31;

sfr unsigned long   volatile SPI0_PUSHR           absolute 0x4002C034;
    const register unsigned short int TXDATA0 = 0;
    sbit  TXDATA0_bit at SPI0_PUSHR.B0;
    const register unsigned short int TXDATA1 = 1;
    sbit  TXDATA1_bit at SPI0_PUSHR.B1;
    const register unsigned short int TXDATA2 = 2;
    sbit  TXDATA2_bit at SPI0_PUSHR.B2;
    const register unsigned short int TXDATA3 = 3;
    sbit  TXDATA3_bit at SPI0_PUSHR.B3;
    const register unsigned short int TXDATA4 = 4;
    sbit  TXDATA4_bit at SPI0_PUSHR.B4;
    const register unsigned short int TXDATA5 = 5;
    sbit  TXDATA5_bit at SPI0_PUSHR.B5;
    const register unsigned short int TXDATA6 = 6;
    sbit  TXDATA6_bit at SPI0_PUSHR.B6;
    const register unsigned short int TXDATA7 = 7;
    sbit  TXDATA7_bit at SPI0_PUSHR.B7;
    const register unsigned short int TXDATA8 = 8;
    sbit  TXDATA8_bit at SPI0_PUSHR.B8;
    const register unsigned short int TXDATA9 = 9;
    sbit  TXDATA9_bit at SPI0_PUSHR.B9;
    const register unsigned short int TXDATA10 = 10;
    sbit  TXDATA10_bit at SPI0_PUSHR.B10;
    const register unsigned short int TXDATA11 = 11;
    sbit  TXDATA11_bit at SPI0_PUSHR.B11;
    const register unsigned short int TXDATA12 = 12;
    sbit  TXDATA12_bit at SPI0_PUSHR.B12;
    const register unsigned short int TXDATA13 = 13;
    sbit  TXDATA13_bit at SPI0_PUSHR.B13;
    const register unsigned short int TXDATA14 = 14;
    sbit  TXDATA14_bit at SPI0_PUSHR.B14;
    const register unsigned short int TXDATA15 = 15;
    sbit  TXDATA15_bit at SPI0_PUSHR.B15;
    const register unsigned short int PCS0 = 16;
    sbit  PCS0_bit at SPI0_PUSHR.B16;
    const register unsigned short int PCS1 = 17;
    sbit  PCS1_bit at SPI0_PUSHR.B17;
    const register unsigned short int PCS2 = 18;
    sbit  PCS2_bit at SPI0_PUSHR.B18;
    const register unsigned short int PCS3 = 19;
    sbit  PCS3_bit at SPI0_PUSHR.B19;
    const register unsigned short int PCS4 = 20;
    sbit  PCS4_bit at SPI0_PUSHR.B20;
    const register unsigned short int PCS5 = 21;
    sbit  PCS5_bit at SPI0_PUSHR.B21;
    const register unsigned short int CTCNT = 26;
    sbit  CTCNT_bit at SPI0_PUSHR.B26;
    const register unsigned short int EOQ = 27;
    sbit  EOQ_bit at SPI0_PUSHR.B27;
    const register unsigned short int CTAS0 = 28;
    sbit  CTAS0_bit at SPI0_PUSHR.B28;
    const register unsigned short int CTAS1 = 29;
    sbit  CTAS1_bit at SPI0_PUSHR.B29;
    const register unsigned short int CTAS2 = 30;
    sbit  CTAS2_bit at SPI0_PUSHR.B30;
    const register unsigned short int CONT = 31;
    sbit  CONT_bit at SPI0_PUSHR.B31;

sfr unsigned long   volatile SPI0_PUSHR_SLAVE     absolute 0x4002C034;
    sbit  TXDATA0_SPI0_PUSHR_SLAVE_bit at SPI0_PUSHR_SLAVE.B0;
    sbit  TXDATA1_SPI0_PUSHR_SLAVE_bit at SPI0_PUSHR_SLAVE.B1;
    sbit  TXDATA2_SPI0_PUSHR_SLAVE_bit at SPI0_PUSHR_SLAVE.B2;
    sbit  TXDATA3_SPI0_PUSHR_SLAVE_bit at SPI0_PUSHR_SLAVE.B3;
    sbit  TXDATA4_SPI0_PUSHR_SLAVE_bit at SPI0_PUSHR_SLAVE.B4;
    sbit  TXDATA5_SPI0_PUSHR_SLAVE_bit at SPI0_PUSHR_SLAVE.B5;
    sbit  TXDATA6_SPI0_PUSHR_SLAVE_bit at SPI0_PUSHR_SLAVE.B6;
    sbit  TXDATA7_SPI0_PUSHR_SLAVE_bit at SPI0_PUSHR_SLAVE.B7;
    sbit  TXDATA8_SPI0_PUSHR_SLAVE_bit at SPI0_PUSHR_SLAVE.B8;
    sbit  TXDATA9_SPI0_PUSHR_SLAVE_bit at SPI0_PUSHR_SLAVE.B9;
    sbit  TXDATA10_SPI0_PUSHR_SLAVE_bit at SPI0_PUSHR_SLAVE.B10;
    sbit  TXDATA11_SPI0_PUSHR_SLAVE_bit at SPI0_PUSHR_SLAVE.B11;
    sbit  TXDATA12_SPI0_PUSHR_SLAVE_bit at SPI0_PUSHR_SLAVE.B12;
    sbit  TXDATA13_SPI0_PUSHR_SLAVE_bit at SPI0_PUSHR_SLAVE.B13;
    sbit  TXDATA14_SPI0_PUSHR_SLAVE_bit at SPI0_PUSHR_SLAVE.B14;
    sbit  TXDATA15_SPI0_PUSHR_SLAVE_bit at SPI0_PUSHR_SLAVE.B15;

sfr unsigned long   volatile SPI0_POPR            absolute 0x4002C038;
    const register unsigned short int RXDATA0 = 0;
    sbit  RXDATA0_bit at SPI0_POPR.B0;
    const register unsigned short int RXDATA1 = 1;
    sbit  RXDATA1_bit at SPI0_POPR.B1;
    const register unsigned short int RXDATA2 = 2;
    sbit  RXDATA2_bit at SPI0_POPR.B2;
    const register unsigned short int RXDATA3 = 3;
    sbit  RXDATA3_bit at SPI0_POPR.B3;
    const register unsigned short int RXDATA4 = 4;
    sbit  RXDATA4_bit at SPI0_POPR.B4;
    const register unsigned short int RXDATA5 = 5;
    sbit  RXDATA5_bit at SPI0_POPR.B5;
    const register unsigned short int RXDATA6 = 6;
    sbit  RXDATA6_bit at SPI0_POPR.B6;
    const register unsigned short int RXDATA7 = 7;
    sbit  RXDATA7_bit at SPI0_POPR.B7;
    const register unsigned short int RXDATA8 = 8;
    sbit  RXDATA8_bit at SPI0_POPR.B8;
    const register unsigned short int RXDATA9 = 9;
    sbit  RXDATA9_bit at SPI0_POPR.B9;
    const register unsigned short int RXDATA10 = 10;
    sbit  RXDATA10_bit at SPI0_POPR.B10;
    const register unsigned short int RXDATA11 = 11;
    sbit  RXDATA11_bit at SPI0_POPR.B11;
    const register unsigned short int RXDATA12 = 12;
    sbit  RXDATA12_bit at SPI0_POPR.B12;
    const register unsigned short int RXDATA13 = 13;
    sbit  RXDATA13_bit at SPI0_POPR.B13;
    const register unsigned short int RXDATA14 = 14;
    sbit  RXDATA14_bit at SPI0_POPR.B14;
    const register unsigned short int RXDATA15 = 15;
    sbit  RXDATA15_bit at SPI0_POPR.B15;
    const register unsigned short int RXDATA16 = 16;
    sbit  RXDATA16_bit at SPI0_POPR.B16;
    const register unsigned short int RXDATA17 = 17;
    sbit  RXDATA17_bit at SPI0_POPR.B17;
    const register unsigned short int RXDATA18 = 18;
    sbit  RXDATA18_bit at SPI0_POPR.B18;
    const register unsigned short int RXDATA19 = 19;
    sbit  RXDATA19_bit at SPI0_POPR.B19;
    const register unsigned short int RXDATA20 = 20;
    sbit  RXDATA20_bit at SPI0_POPR.B20;
    const register unsigned short int RXDATA21 = 21;
    sbit  RXDATA21_bit at SPI0_POPR.B21;
    const register unsigned short int RXDATA22 = 22;
    sbit  RXDATA22_bit at SPI0_POPR.B22;
    const register unsigned short int RXDATA23 = 23;
    sbit  RXDATA23_bit at SPI0_POPR.B23;
    const register unsigned short int RXDATA24 = 24;
    sbit  RXDATA24_bit at SPI0_POPR.B24;
    const register unsigned short int RXDATA25 = 25;
    sbit  RXDATA25_bit at SPI0_POPR.B25;
    const register unsigned short int RXDATA26 = 26;
    sbit  RXDATA26_bit at SPI0_POPR.B26;
    const register unsigned short int RXDATA27 = 27;
    sbit  RXDATA27_bit at SPI0_POPR.B27;
    const register unsigned short int RXDATA28 = 28;
    sbit  RXDATA28_bit at SPI0_POPR.B28;
    const register unsigned short int RXDATA29 = 29;
    sbit  RXDATA29_bit at SPI0_POPR.B29;
    const register unsigned short int RXDATA30 = 30;
    sbit  RXDATA30_bit at SPI0_POPR.B30;
    const register unsigned short int RXDATA31 = 31;
    sbit  RXDATA31_bit at SPI0_POPR.B31;

sfr unsigned long   volatile SPI0_TXFR0           absolute 0x4002C03C;
    sbit  TXDATA0_SPI0_TXFR0_bit at SPI0_TXFR0.B0;
    sbit  TXDATA1_SPI0_TXFR0_bit at SPI0_TXFR0.B1;
    sbit  TXDATA2_SPI0_TXFR0_bit at SPI0_TXFR0.B2;
    sbit  TXDATA3_SPI0_TXFR0_bit at SPI0_TXFR0.B3;
    sbit  TXDATA4_SPI0_TXFR0_bit at SPI0_TXFR0.B4;
    sbit  TXDATA5_SPI0_TXFR0_bit at SPI0_TXFR0.B5;
    sbit  TXDATA6_SPI0_TXFR0_bit at SPI0_TXFR0.B6;
    sbit  TXDATA7_SPI0_TXFR0_bit at SPI0_TXFR0.B7;
    sbit  TXDATA8_SPI0_TXFR0_bit at SPI0_TXFR0.B8;
    sbit  TXDATA9_SPI0_TXFR0_bit at SPI0_TXFR0.B9;
    sbit  TXDATA10_SPI0_TXFR0_bit at SPI0_TXFR0.B10;
    sbit  TXDATA11_SPI0_TXFR0_bit at SPI0_TXFR0.B11;
    sbit  TXDATA12_SPI0_TXFR0_bit at SPI0_TXFR0.B12;
    sbit  TXDATA13_SPI0_TXFR0_bit at SPI0_TXFR0.B13;
    sbit  TXDATA14_SPI0_TXFR0_bit at SPI0_TXFR0.B14;
    sbit  TXDATA15_SPI0_TXFR0_bit at SPI0_TXFR0.B15;
    const register unsigned short int TXCMD_TXDATA0 = 16;
    sbit  TXCMD_TXDATA0_bit at SPI0_TXFR0.B16;
    const register unsigned short int TXCMD_TXDATA1 = 17;
    sbit  TXCMD_TXDATA1_bit at SPI0_TXFR0.B17;
    const register unsigned short int TXCMD_TXDATA2 = 18;
    sbit  TXCMD_TXDATA2_bit at SPI0_TXFR0.B18;
    const register unsigned short int TXCMD_TXDATA3 = 19;
    sbit  TXCMD_TXDATA3_bit at SPI0_TXFR0.B19;
    const register unsigned short int TXCMD_TXDATA4 = 20;
    sbit  TXCMD_TXDATA4_bit at SPI0_TXFR0.B20;
    const register unsigned short int TXCMD_TXDATA5 = 21;
    sbit  TXCMD_TXDATA5_bit at SPI0_TXFR0.B21;
    const register unsigned short int TXCMD_TXDATA6 = 22;
    sbit  TXCMD_TXDATA6_bit at SPI0_TXFR0.B22;
    const register unsigned short int TXCMD_TXDATA7 = 23;
    sbit  TXCMD_TXDATA7_bit at SPI0_TXFR0.B23;
    const register unsigned short int TXCMD_TXDATA8 = 24;
    sbit  TXCMD_TXDATA8_bit at SPI0_TXFR0.B24;
    const register unsigned short int TXCMD_TXDATA9 = 25;
    sbit  TXCMD_TXDATA9_bit at SPI0_TXFR0.B25;
    const register unsigned short int TXCMD_TXDATA10 = 26;
    sbit  TXCMD_TXDATA10_bit at SPI0_TXFR0.B26;
    const register unsigned short int TXCMD_TXDATA11 = 27;
    sbit  TXCMD_TXDATA11_bit at SPI0_TXFR0.B27;
    const register unsigned short int TXCMD_TXDATA12 = 28;
    sbit  TXCMD_TXDATA12_bit at SPI0_TXFR0.B28;
    const register unsigned short int TXCMD_TXDATA13 = 29;
    sbit  TXCMD_TXDATA13_bit at SPI0_TXFR0.B29;
    const register unsigned short int TXCMD_TXDATA14 = 30;
    sbit  TXCMD_TXDATA14_bit at SPI0_TXFR0.B30;
    const register unsigned short int TXCMD_TXDATA15 = 31;
    sbit  TXCMD_TXDATA15_bit at SPI0_TXFR0.B31;

sfr unsigned long   volatile SPI0_TXFR1           absolute 0x4002C040;
    sbit  TXDATA0_SPI0_TXFR1_bit at SPI0_TXFR1.B0;
    sbit  TXDATA1_SPI0_TXFR1_bit at SPI0_TXFR1.B1;
    sbit  TXDATA2_SPI0_TXFR1_bit at SPI0_TXFR1.B2;
    sbit  TXDATA3_SPI0_TXFR1_bit at SPI0_TXFR1.B3;
    sbit  TXDATA4_SPI0_TXFR1_bit at SPI0_TXFR1.B4;
    sbit  TXDATA5_SPI0_TXFR1_bit at SPI0_TXFR1.B5;
    sbit  TXDATA6_SPI0_TXFR1_bit at SPI0_TXFR1.B6;
    sbit  TXDATA7_SPI0_TXFR1_bit at SPI0_TXFR1.B7;
    sbit  TXDATA8_SPI0_TXFR1_bit at SPI0_TXFR1.B8;
    sbit  TXDATA9_SPI0_TXFR1_bit at SPI0_TXFR1.B9;
    sbit  TXDATA10_SPI0_TXFR1_bit at SPI0_TXFR1.B10;
    sbit  TXDATA11_SPI0_TXFR1_bit at SPI0_TXFR1.B11;
    sbit  TXDATA12_SPI0_TXFR1_bit at SPI0_TXFR1.B12;
    sbit  TXDATA13_SPI0_TXFR1_bit at SPI0_TXFR1.B13;
    sbit  TXDATA14_SPI0_TXFR1_bit at SPI0_TXFR1.B14;
    sbit  TXDATA15_SPI0_TXFR1_bit at SPI0_TXFR1.B15;
    sbit  TXCMD_TXDATA0_SPI0_TXFR1_bit at SPI0_TXFR1.B16;
    sbit  TXCMD_TXDATA1_SPI0_TXFR1_bit at SPI0_TXFR1.B17;
    sbit  TXCMD_TXDATA2_SPI0_TXFR1_bit at SPI0_TXFR1.B18;
    sbit  TXCMD_TXDATA3_SPI0_TXFR1_bit at SPI0_TXFR1.B19;
    sbit  TXCMD_TXDATA4_SPI0_TXFR1_bit at SPI0_TXFR1.B20;
    sbit  TXCMD_TXDATA5_SPI0_TXFR1_bit at SPI0_TXFR1.B21;
    sbit  TXCMD_TXDATA6_SPI0_TXFR1_bit at SPI0_TXFR1.B22;
    sbit  TXCMD_TXDATA7_SPI0_TXFR1_bit at SPI0_TXFR1.B23;
    sbit  TXCMD_TXDATA8_SPI0_TXFR1_bit at SPI0_TXFR1.B24;
    sbit  TXCMD_TXDATA9_SPI0_TXFR1_bit at SPI0_TXFR1.B25;
    sbit  TXCMD_TXDATA10_SPI0_TXFR1_bit at SPI0_TXFR1.B26;
    sbit  TXCMD_TXDATA11_SPI0_TXFR1_bit at SPI0_TXFR1.B27;
    sbit  TXCMD_TXDATA12_SPI0_TXFR1_bit at SPI0_TXFR1.B28;
    sbit  TXCMD_TXDATA13_SPI0_TXFR1_bit at SPI0_TXFR1.B29;
    sbit  TXCMD_TXDATA14_SPI0_TXFR1_bit at SPI0_TXFR1.B30;
    sbit  TXCMD_TXDATA15_SPI0_TXFR1_bit at SPI0_TXFR1.B31;

sfr unsigned long   volatile SPI0_TXFR2           absolute 0x4002C044;
    sbit  TXDATA0_SPI0_TXFR2_bit at SPI0_TXFR2.B0;
    sbit  TXDATA1_SPI0_TXFR2_bit at SPI0_TXFR2.B1;
    sbit  TXDATA2_SPI0_TXFR2_bit at SPI0_TXFR2.B2;
    sbit  TXDATA3_SPI0_TXFR2_bit at SPI0_TXFR2.B3;
    sbit  TXDATA4_SPI0_TXFR2_bit at SPI0_TXFR2.B4;
    sbit  TXDATA5_SPI0_TXFR2_bit at SPI0_TXFR2.B5;
    sbit  TXDATA6_SPI0_TXFR2_bit at SPI0_TXFR2.B6;
    sbit  TXDATA7_SPI0_TXFR2_bit at SPI0_TXFR2.B7;
    sbit  TXDATA8_SPI0_TXFR2_bit at SPI0_TXFR2.B8;
    sbit  TXDATA9_SPI0_TXFR2_bit at SPI0_TXFR2.B9;
    sbit  TXDATA10_SPI0_TXFR2_bit at SPI0_TXFR2.B10;
    sbit  TXDATA11_SPI0_TXFR2_bit at SPI0_TXFR2.B11;
    sbit  TXDATA12_SPI0_TXFR2_bit at SPI0_TXFR2.B12;
    sbit  TXDATA13_SPI0_TXFR2_bit at SPI0_TXFR2.B13;
    sbit  TXDATA14_SPI0_TXFR2_bit at SPI0_TXFR2.B14;
    sbit  TXDATA15_SPI0_TXFR2_bit at SPI0_TXFR2.B15;
    sbit  TXCMD_TXDATA0_SPI0_TXFR2_bit at SPI0_TXFR2.B16;
    sbit  TXCMD_TXDATA1_SPI0_TXFR2_bit at SPI0_TXFR2.B17;
    sbit  TXCMD_TXDATA2_SPI0_TXFR2_bit at SPI0_TXFR2.B18;
    sbit  TXCMD_TXDATA3_SPI0_TXFR2_bit at SPI0_TXFR2.B19;
    sbit  TXCMD_TXDATA4_SPI0_TXFR2_bit at SPI0_TXFR2.B20;
    sbit  TXCMD_TXDATA5_SPI0_TXFR2_bit at SPI0_TXFR2.B21;
    sbit  TXCMD_TXDATA6_SPI0_TXFR2_bit at SPI0_TXFR2.B22;
    sbit  TXCMD_TXDATA7_SPI0_TXFR2_bit at SPI0_TXFR2.B23;
    sbit  TXCMD_TXDATA8_SPI0_TXFR2_bit at SPI0_TXFR2.B24;
    sbit  TXCMD_TXDATA9_SPI0_TXFR2_bit at SPI0_TXFR2.B25;
    sbit  TXCMD_TXDATA10_SPI0_TXFR2_bit at SPI0_TXFR2.B26;
    sbit  TXCMD_TXDATA11_SPI0_TXFR2_bit at SPI0_TXFR2.B27;
    sbit  TXCMD_TXDATA12_SPI0_TXFR2_bit at SPI0_TXFR2.B28;
    sbit  TXCMD_TXDATA13_SPI0_TXFR2_bit at SPI0_TXFR2.B29;
    sbit  TXCMD_TXDATA14_SPI0_TXFR2_bit at SPI0_TXFR2.B30;
    sbit  TXCMD_TXDATA15_SPI0_TXFR2_bit at SPI0_TXFR2.B31;

sfr unsigned long   volatile SPI0_TXFR3           absolute 0x4002C048;
    sbit  TXDATA0_SPI0_TXFR3_bit at SPI0_TXFR3.B0;
    sbit  TXDATA1_SPI0_TXFR3_bit at SPI0_TXFR3.B1;
    sbit  TXDATA2_SPI0_TXFR3_bit at SPI0_TXFR3.B2;
    sbit  TXDATA3_SPI0_TXFR3_bit at SPI0_TXFR3.B3;
    sbit  TXDATA4_SPI0_TXFR3_bit at SPI0_TXFR3.B4;
    sbit  TXDATA5_SPI0_TXFR3_bit at SPI0_TXFR3.B5;
    sbit  TXDATA6_SPI0_TXFR3_bit at SPI0_TXFR3.B6;
    sbit  TXDATA7_SPI0_TXFR3_bit at SPI0_TXFR3.B7;
    sbit  TXDATA8_SPI0_TXFR3_bit at SPI0_TXFR3.B8;
    sbit  TXDATA9_SPI0_TXFR3_bit at SPI0_TXFR3.B9;
    sbit  TXDATA10_SPI0_TXFR3_bit at SPI0_TXFR3.B10;
    sbit  TXDATA11_SPI0_TXFR3_bit at SPI0_TXFR3.B11;
    sbit  TXDATA12_SPI0_TXFR3_bit at SPI0_TXFR3.B12;
    sbit  TXDATA13_SPI0_TXFR3_bit at SPI0_TXFR3.B13;
    sbit  TXDATA14_SPI0_TXFR3_bit at SPI0_TXFR3.B14;
    sbit  TXDATA15_SPI0_TXFR3_bit at SPI0_TXFR3.B15;
    sbit  TXCMD_TXDATA0_SPI0_TXFR3_bit at SPI0_TXFR3.B16;
    sbit  TXCMD_TXDATA1_SPI0_TXFR3_bit at SPI0_TXFR3.B17;
    sbit  TXCMD_TXDATA2_SPI0_TXFR3_bit at SPI0_TXFR3.B18;
    sbit  TXCMD_TXDATA3_SPI0_TXFR3_bit at SPI0_TXFR3.B19;
    sbit  TXCMD_TXDATA4_SPI0_TXFR3_bit at SPI0_TXFR3.B20;
    sbit  TXCMD_TXDATA5_SPI0_TXFR3_bit at SPI0_TXFR3.B21;
    sbit  TXCMD_TXDATA6_SPI0_TXFR3_bit at SPI0_TXFR3.B22;
    sbit  TXCMD_TXDATA7_SPI0_TXFR3_bit at SPI0_TXFR3.B23;
    sbit  TXCMD_TXDATA8_SPI0_TXFR3_bit at SPI0_TXFR3.B24;
    sbit  TXCMD_TXDATA9_SPI0_TXFR3_bit at SPI0_TXFR3.B25;
    sbit  TXCMD_TXDATA10_SPI0_TXFR3_bit at SPI0_TXFR3.B26;
    sbit  TXCMD_TXDATA11_SPI0_TXFR3_bit at SPI0_TXFR3.B27;
    sbit  TXCMD_TXDATA12_SPI0_TXFR3_bit at SPI0_TXFR3.B28;
    sbit  TXCMD_TXDATA13_SPI0_TXFR3_bit at SPI0_TXFR3.B29;
    sbit  TXCMD_TXDATA14_SPI0_TXFR3_bit at SPI0_TXFR3.B30;
    sbit  TXCMD_TXDATA15_SPI0_TXFR3_bit at SPI0_TXFR3.B31;

sfr unsigned long   volatile SPI0_RXFR0           absolute 0x4002C07C;
    sbit  RXDATA0_SPI0_RXFR0_bit at SPI0_RXFR0.B0;
    sbit  RXDATA1_SPI0_RXFR0_bit at SPI0_RXFR0.B1;
    sbit  RXDATA2_SPI0_RXFR0_bit at SPI0_RXFR0.B2;
    sbit  RXDATA3_SPI0_RXFR0_bit at SPI0_RXFR0.B3;
    sbit  RXDATA4_SPI0_RXFR0_bit at SPI0_RXFR0.B4;
    sbit  RXDATA5_SPI0_RXFR0_bit at SPI0_RXFR0.B5;
    sbit  RXDATA6_SPI0_RXFR0_bit at SPI0_RXFR0.B6;
    sbit  RXDATA7_SPI0_RXFR0_bit at SPI0_RXFR0.B7;
    sbit  RXDATA8_SPI0_RXFR0_bit at SPI0_RXFR0.B8;
    sbit  RXDATA9_SPI0_RXFR0_bit at SPI0_RXFR0.B9;
    sbit  RXDATA10_SPI0_RXFR0_bit at SPI0_RXFR0.B10;
    sbit  RXDATA11_SPI0_RXFR0_bit at SPI0_RXFR0.B11;
    sbit  RXDATA12_SPI0_RXFR0_bit at SPI0_RXFR0.B12;
    sbit  RXDATA13_SPI0_RXFR0_bit at SPI0_RXFR0.B13;
    sbit  RXDATA14_SPI0_RXFR0_bit at SPI0_RXFR0.B14;
    sbit  RXDATA15_SPI0_RXFR0_bit at SPI0_RXFR0.B15;
    sbit  RXDATA16_SPI0_RXFR0_bit at SPI0_RXFR0.B16;
    sbit  RXDATA17_SPI0_RXFR0_bit at SPI0_RXFR0.B17;
    sbit  RXDATA18_SPI0_RXFR0_bit at SPI0_RXFR0.B18;
    sbit  RXDATA19_SPI0_RXFR0_bit at SPI0_RXFR0.B19;
    sbit  RXDATA20_SPI0_RXFR0_bit at SPI0_RXFR0.B20;
    sbit  RXDATA21_SPI0_RXFR0_bit at SPI0_RXFR0.B21;
    sbit  RXDATA22_SPI0_RXFR0_bit at SPI0_RXFR0.B22;
    sbit  RXDATA23_SPI0_RXFR0_bit at SPI0_RXFR0.B23;
    sbit  RXDATA24_SPI0_RXFR0_bit at SPI0_RXFR0.B24;
    sbit  RXDATA25_SPI0_RXFR0_bit at SPI0_RXFR0.B25;
    sbit  RXDATA26_SPI0_RXFR0_bit at SPI0_RXFR0.B26;
    sbit  RXDATA27_SPI0_RXFR0_bit at SPI0_RXFR0.B27;
    sbit  RXDATA28_SPI0_RXFR0_bit at SPI0_RXFR0.B28;
    sbit  RXDATA29_SPI0_RXFR0_bit at SPI0_RXFR0.B29;
    sbit  RXDATA30_SPI0_RXFR0_bit at SPI0_RXFR0.B30;
    sbit  RXDATA31_SPI0_RXFR0_bit at SPI0_RXFR0.B31;

sfr unsigned long   volatile SPI0_RXFR1           absolute 0x4002C080;
    sbit  RXDATA0_SPI0_RXFR1_bit at SPI0_RXFR1.B0;
    sbit  RXDATA1_SPI0_RXFR1_bit at SPI0_RXFR1.B1;
    sbit  RXDATA2_SPI0_RXFR1_bit at SPI0_RXFR1.B2;
    sbit  RXDATA3_SPI0_RXFR1_bit at SPI0_RXFR1.B3;
    sbit  RXDATA4_SPI0_RXFR1_bit at SPI0_RXFR1.B4;
    sbit  RXDATA5_SPI0_RXFR1_bit at SPI0_RXFR1.B5;
    sbit  RXDATA6_SPI0_RXFR1_bit at SPI0_RXFR1.B6;
    sbit  RXDATA7_SPI0_RXFR1_bit at SPI0_RXFR1.B7;
    sbit  RXDATA8_SPI0_RXFR1_bit at SPI0_RXFR1.B8;
    sbit  RXDATA9_SPI0_RXFR1_bit at SPI0_RXFR1.B9;
    sbit  RXDATA10_SPI0_RXFR1_bit at SPI0_RXFR1.B10;
    sbit  RXDATA11_SPI0_RXFR1_bit at SPI0_RXFR1.B11;
    sbit  RXDATA12_SPI0_RXFR1_bit at SPI0_RXFR1.B12;
    sbit  RXDATA13_SPI0_RXFR1_bit at SPI0_RXFR1.B13;
    sbit  RXDATA14_SPI0_RXFR1_bit at SPI0_RXFR1.B14;
    sbit  RXDATA15_SPI0_RXFR1_bit at SPI0_RXFR1.B15;
    sbit  RXDATA16_SPI0_RXFR1_bit at SPI0_RXFR1.B16;
    sbit  RXDATA17_SPI0_RXFR1_bit at SPI0_RXFR1.B17;
    sbit  RXDATA18_SPI0_RXFR1_bit at SPI0_RXFR1.B18;
    sbit  RXDATA19_SPI0_RXFR1_bit at SPI0_RXFR1.B19;
    sbit  RXDATA20_SPI0_RXFR1_bit at SPI0_RXFR1.B20;
    sbit  RXDATA21_SPI0_RXFR1_bit at SPI0_RXFR1.B21;
    sbit  RXDATA22_SPI0_RXFR1_bit at SPI0_RXFR1.B22;
    sbit  RXDATA23_SPI0_RXFR1_bit at SPI0_RXFR1.B23;
    sbit  RXDATA24_SPI0_RXFR1_bit at SPI0_RXFR1.B24;
    sbit  RXDATA25_SPI0_RXFR1_bit at SPI0_RXFR1.B25;
    sbit  RXDATA26_SPI0_RXFR1_bit at SPI0_RXFR1.B26;
    sbit  RXDATA27_SPI0_RXFR1_bit at SPI0_RXFR1.B27;
    sbit  RXDATA28_SPI0_RXFR1_bit at SPI0_RXFR1.B28;
    sbit  RXDATA29_SPI0_RXFR1_bit at SPI0_RXFR1.B29;
    sbit  RXDATA30_SPI0_RXFR1_bit at SPI0_RXFR1.B30;
    sbit  RXDATA31_SPI0_RXFR1_bit at SPI0_RXFR1.B31;

sfr unsigned long   volatile SPI0_RXFR2           absolute 0x4002C084;
    sbit  RXDATA0_SPI0_RXFR2_bit at SPI0_RXFR2.B0;
    sbit  RXDATA1_SPI0_RXFR2_bit at SPI0_RXFR2.B1;
    sbit  RXDATA2_SPI0_RXFR2_bit at SPI0_RXFR2.B2;
    sbit  RXDATA3_SPI0_RXFR2_bit at SPI0_RXFR2.B3;
    sbit  RXDATA4_SPI0_RXFR2_bit at SPI0_RXFR2.B4;
    sbit  RXDATA5_SPI0_RXFR2_bit at SPI0_RXFR2.B5;
    sbit  RXDATA6_SPI0_RXFR2_bit at SPI0_RXFR2.B6;
    sbit  RXDATA7_SPI0_RXFR2_bit at SPI0_RXFR2.B7;
    sbit  RXDATA8_SPI0_RXFR2_bit at SPI0_RXFR2.B8;
    sbit  RXDATA9_SPI0_RXFR2_bit at SPI0_RXFR2.B9;
    sbit  RXDATA10_SPI0_RXFR2_bit at SPI0_RXFR2.B10;
    sbit  RXDATA11_SPI0_RXFR2_bit at SPI0_RXFR2.B11;
    sbit  RXDATA12_SPI0_RXFR2_bit at SPI0_RXFR2.B12;
    sbit  RXDATA13_SPI0_RXFR2_bit at SPI0_RXFR2.B13;
    sbit  RXDATA14_SPI0_RXFR2_bit at SPI0_RXFR2.B14;
    sbit  RXDATA15_SPI0_RXFR2_bit at SPI0_RXFR2.B15;
    sbit  RXDATA16_SPI0_RXFR2_bit at SPI0_RXFR2.B16;
    sbit  RXDATA17_SPI0_RXFR2_bit at SPI0_RXFR2.B17;
    sbit  RXDATA18_SPI0_RXFR2_bit at SPI0_RXFR2.B18;
    sbit  RXDATA19_SPI0_RXFR2_bit at SPI0_RXFR2.B19;
    sbit  RXDATA20_SPI0_RXFR2_bit at SPI0_RXFR2.B20;
    sbit  RXDATA21_SPI0_RXFR2_bit at SPI0_RXFR2.B21;
    sbit  RXDATA22_SPI0_RXFR2_bit at SPI0_RXFR2.B22;
    sbit  RXDATA23_SPI0_RXFR2_bit at SPI0_RXFR2.B23;
    sbit  RXDATA24_SPI0_RXFR2_bit at SPI0_RXFR2.B24;
    sbit  RXDATA25_SPI0_RXFR2_bit at SPI0_RXFR2.B25;
    sbit  RXDATA26_SPI0_RXFR2_bit at SPI0_RXFR2.B26;
    sbit  RXDATA27_SPI0_RXFR2_bit at SPI0_RXFR2.B27;
    sbit  RXDATA28_SPI0_RXFR2_bit at SPI0_RXFR2.B28;
    sbit  RXDATA29_SPI0_RXFR2_bit at SPI0_RXFR2.B29;
    sbit  RXDATA30_SPI0_RXFR2_bit at SPI0_RXFR2.B30;
    sbit  RXDATA31_SPI0_RXFR2_bit at SPI0_RXFR2.B31;

sfr unsigned long   volatile SPI0_RXFR3           absolute 0x4002C088;
    sbit  RXDATA0_SPI0_RXFR3_bit at SPI0_RXFR3.B0;
    sbit  RXDATA1_SPI0_RXFR3_bit at SPI0_RXFR3.B1;
    sbit  RXDATA2_SPI0_RXFR3_bit at SPI0_RXFR3.B2;
    sbit  RXDATA3_SPI0_RXFR3_bit at SPI0_RXFR3.B3;
    sbit  RXDATA4_SPI0_RXFR3_bit at SPI0_RXFR3.B4;
    sbit  RXDATA5_SPI0_RXFR3_bit at SPI0_RXFR3.B5;
    sbit  RXDATA6_SPI0_RXFR3_bit at SPI0_RXFR3.B6;
    sbit  RXDATA7_SPI0_RXFR3_bit at SPI0_RXFR3.B7;
    sbit  RXDATA8_SPI0_RXFR3_bit at SPI0_RXFR3.B8;
    sbit  RXDATA9_SPI0_RXFR3_bit at SPI0_RXFR3.B9;
    sbit  RXDATA10_SPI0_RXFR3_bit at SPI0_RXFR3.B10;
    sbit  RXDATA11_SPI0_RXFR3_bit at SPI0_RXFR3.B11;
    sbit  RXDATA12_SPI0_RXFR3_bit at SPI0_RXFR3.B12;
    sbit  RXDATA13_SPI0_RXFR3_bit at SPI0_RXFR3.B13;
    sbit  RXDATA14_SPI0_RXFR3_bit at SPI0_RXFR3.B14;
    sbit  RXDATA15_SPI0_RXFR3_bit at SPI0_RXFR3.B15;
    sbit  RXDATA16_SPI0_RXFR3_bit at SPI0_RXFR3.B16;
    sbit  RXDATA17_SPI0_RXFR3_bit at SPI0_RXFR3.B17;
    sbit  RXDATA18_SPI0_RXFR3_bit at SPI0_RXFR3.B18;
    sbit  RXDATA19_SPI0_RXFR3_bit at SPI0_RXFR3.B19;
    sbit  RXDATA20_SPI0_RXFR3_bit at SPI0_RXFR3.B20;
    sbit  RXDATA21_SPI0_RXFR3_bit at SPI0_RXFR3.B21;
    sbit  RXDATA22_SPI0_RXFR3_bit at SPI0_RXFR3.B22;
    sbit  RXDATA23_SPI0_RXFR3_bit at SPI0_RXFR3.B23;
    sbit  RXDATA24_SPI0_RXFR3_bit at SPI0_RXFR3.B24;
    sbit  RXDATA25_SPI0_RXFR3_bit at SPI0_RXFR3.B25;
    sbit  RXDATA26_SPI0_RXFR3_bit at SPI0_RXFR3.B26;
    sbit  RXDATA27_SPI0_RXFR3_bit at SPI0_RXFR3.B27;
    sbit  RXDATA28_SPI0_RXFR3_bit at SPI0_RXFR3.B28;
    sbit  RXDATA29_SPI0_RXFR3_bit at SPI0_RXFR3.B29;
    sbit  RXDATA30_SPI0_RXFR3_bit at SPI0_RXFR3.B30;
    sbit  RXDATA31_SPI0_RXFR3_bit at SPI0_RXFR3.B31;

sfr unsigned long   volatile SPI1_MCR             absolute 0x4002D000;
    sbit  HALT_SPI1_MCR_bit at SPI1_MCR.B0;
    sbit  SMPL_PT0_SPI1_MCR_bit at SPI1_MCR.B8;
    sbit  SMPL_PT1_SPI1_MCR_bit at SPI1_MCR.B9;
    sbit  CLR_RXF_SPI1_MCR_bit at SPI1_MCR.B10;
    sbit  CLR_TXF_SPI1_MCR_bit at SPI1_MCR.B11;
    sbit  DIS_RXF_SPI1_MCR_bit at SPI1_MCR.B12;
    sbit  DIS_TXF_SPI1_MCR_bit at SPI1_MCR.B13;
    sbit  MDIS_SPI1_MCR_bit at SPI1_MCR.B14;
    sbit  DOZE_SPI1_MCR_bit at SPI1_MCR.B15;
    sbit  PCSIS0_SPI1_MCR_bit at SPI1_MCR.B16;
    sbit  PCSIS1_SPI1_MCR_bit at SPI1_MCR.B17;
    sbit  PCSIS2_SPI1_MCR_bit at SPI1_MCR.B18;
    sbit  PCSIS3_SPI1_MCR_bit at SPI1_MCR.B19;
    sbit  PCSIS4_SPI1_MCR_bit at SPI1_MCR.B20;
    sbit  PCSIS5_SPI1_MCR_bit at SPI1_MCR.B21;
    sbit  ROOE_SPI1_MCR_bit at SPI1_MCR.B24;
    sbit  PCSSE_SPI1_MCR_bit at SPI1_MCR.B25;
    sbit  MTFE_SPI1_MCR_bit at SPI1_MCR.B26;
    sbit  FRZ_SPI1_MCR_bit at SPI1_MCR.B27;
    sbit  DCONF0_SPI1_MCR_bit at SPI1_MCR.B28;
    sbit  DCONF1_SPI1_MCR_bit at SPI1_MCR.B29;
    sbit  CONT_SCKE_SPI1_MCR_bit at SPI1_MCR.B30;
    sbit  MSTR_SPI1_MCR_bit at SPI1_MCR.B31;

sfr unsigned long   volatile SPI1_TCR             absolute 0x4002D008;
    sbit  SPI_TCNT0_SPI1_TCR_bit at SPI1_TCR.B16;
    sbit  SPI_TCNT1_SPI1_TCR_bit at SPI1_TCR.B17;
    sbit  SPI_TCNT2_SPI1_TCR_bit at SPI1_TCR.B18;
    sbit  SPI_TCNT3_SPI1_TCR_bit at SPI1_TCR.B19;
    sbit  SPI_TCNT4_SPI1_TCR_bit at SPI1_TCR.B20;
    sbit  SPI_TCNT5_SPI1_TCR_bit at SPI1_TCR.B21;
    sbit  SPI_TCNT6_SPI1_TCR_bit at SPI1_TCR.B22;
    sbit  SPI_TCNT7_SPI1_TCR_bit at SPI1_TCR.B23;
    sbit  SPI_TCNT8_SPI1_TCR_bit at SPI1_TCR.B24;
    sbit  SPI_TCNT9_SPI1_TCR_bit at SPI1_TCR.B25;
    sbit  SPI_TCNT10_SPI1_TCR_bit at SPI1_TCR.B26;
    sbit  SPI_TCNT11_SPI1_TCR_bit at SPI1_TCR.B27;
    sbit  SPI_TCNT12_SPI1_TCR_bit at SPI1_TCR.B28;
    sbit  SPI_TCNT13_SPI1_TCR_bit at SPI1_TCR.B29;
    sbit  SPI_TCNT14_SPI1_TCR_bit at SPI1_TCR.B30;
    sbit  SPI_TCNT15_SPI1_TCR_bit at SPI1_TCR.B31;

sfr unsigned long   volatile SPI1_CTAR0           absolute 0x4002D00C;
    sbit  BR0_SPI1_CTAR0_bit at SPI1_CTAR0.B0;
    sbit  BR1_SPI1_CTAR0_bit at SPI1_CTAR0.B1;
    sbit  BR2_SPI1_CTAR0_bit at SPI1_CTAR0.B2;
    sbit  BR3_SPI1_CTAR0_bit at SPI1_CTAR0.B3;
    sbit  DT0_SPI1_CTAR0_bit at SPI1_CTAR0.B4;
    sbit  DT1_SPI1_CTAR0_bit at SPI1_CTAR0.B5;
    sbit  DT2_SPI1_CTAR0_bit at SPI1_CTAR0.B6;
    sbit  DT3_SPI1_CTAR0_bit at SPI1_CTAR0.B7;
    sbit  ASC0_SPI1_CTAR0_bit at SPI1_CTAR0.B8;
    sbit  ASC1_SPI1_CTAR0_bit at SPI1_CTAR0.B9;
    sbit  ASC2_SPI1_CTAR0_bit at SPI1_CTAR0.B10;
    sbit  ASC3_SPI1_CTAR0_bit at SPI1_CTAR0.B11;
    sbit  CSSCK0_SPI1_CTAR0_bit at SPI1_CTAR0.B12;
    sbit  CSSCK1_SPI1_CTAR0_bit at SPI1_CTAR0.B13;
    sbit  CSSCK2_SPI1_CTAR0_bit at SPI1_CTAR0.B14;
    sbit  CSSCK3_SPI1_CTAR0_bit at SPI1_CTAR0.B15;
    sbit  PBR0_SPI1_CTAR0_bit at SPI1_CTAR0.B16;
    sbit  PBR1_SPI1_CTAR0_bit at SPI1_CTAR0.B17;
    sbit  PDT0_SPI1_CTAR0_bit at SPI1_CTAR0.B18;
    sbit  PDT1_SPI1_CTAR0_bit at SPI1_CTAR0.B19;
    sbit  PASC0_SPI1_CTAR0_bit at SPI1_CTAR0.B20;
    sbit  PASC1_SPI1_CTAR0_bit at SPI1_CTAR0.B21;
    sbit  PCSSCK0_SPI1_CTAR0_bit at SPI1_CTAR0.B22;
    sbit  PCSSCK1_SPI1_CTAR0_bit at SPI1_CTAR0.B23;
    sbit  LSBFE_SPI1_CTAR0_bit at SPI1_CTAR0.B24;
    sbit  CPHA_SPI1_CTAR0_bit at SPI1_CTAR0.B25;
    sbit  CPOL_SPI1_CTAR0_bit at SPI1_CTAR0.B26;
    sbit  FMSZ0_SPI1_CTAR0_bit at SPI1_CTAR0.B27;
    sbit  FMSZ1_SPI1_CTAR0_bit at SPI1_CTAR0.B28;
    sbit  FMSZ2_SPI1_CTAR0_bit at SPI1_CTAR0.B29;
    sbit  FMSZ3_SPI1_CTAR0_bit at SPI1_CTAR0.B30;
    sbit  DBR_SPI1_CTAR0_bit at SPI1_CTAR0.B31;

sfr unsigned long   volatile SPI1_CTAR1           absolute 0x4002D010;
    sbit  BR0_SPI1_CTAR1_bit at SPI1_CTAR1.B0;
    sbit  BR1_SPI1_CTAR1_bit at SPI1_CTAR1.B1;
    sbit  BR2_SPI1_CTAR1_bit at SPI1_CTAR1.B2;
    sbit  BR3_SPI1_CTAR1_bit at SPI1_CTAR1.B3;
    sbit  DT0_SPI1_CTAR1_bit at SPI1_CTAR1.B4;
    sbit  DT1_SPI1_CTAR1_bit at SPI1_CTAR1.B5;
    sbit  DT2_SPI1_CTAR1_bit at SPI1_CTAR1.B6;
    sbit  DT3_SPI1_CTAR1_bit at SPI1_CTAR1.B7;
    sbit  ASC0_SPI1_CTAR1_bit at SPI1_CTAR1.B8;
    sbit  ASC1_SPI1_CTAR1_bit at SPI1_CTAR1.B9;
    sbit  ASC2_SPI1_CTAR1_bit at SPI1_CTAR1.B10;
    sbit  ASC3_SPI1_CTAR1_bit at SPI1_CTAR1.B11;
    sbit  CSSCK0_SPI1_CTAR1_bit at SPI1_CTAR1.B12;
    sbit  CSSCK1_SPI1_CTAR1_bit at SPI1_CTAR1.B13;
    sbit  CSSCK2_SPI1_CTAR1_bit at SPI1_CTAR1.B14;
    sbit  CSSCK3_SPI1_CTAR1_bit at SPI1_CTAR1.B15;
    sbit  PBR0_SPI1_CTAR1_bit at SPI1_CTAR1.B16;
    sbit  PBR1_SPI1_CTAR1_bit at SPI1_CTAR1.B17;
    sbit  PDT0_SPI1_CTAR1_bit at SPI1_CTAR1.B18;
    sbit  PDT1_SPI1_CTAR1_bit at SPI1_CTAR1.B19;
    sbit  PASC0_SPI1_CTAR1_bit at SPI1_CTAR1.B20;
    sbit  PASC1_SPI1_CTAR1_bit at SPI1_CTAR1.B21;
    sbit  PCSSCK0_SPI1_CTAR1_bit at SPI1_CTAR1.B22;
    sbit  PCSSCK1_SPI1_CTAR1_bit at SPI1_CTAR1.B23;
    sbit  LSBFE_SPI1_CTAR1_bit at SPI1_CTAR1.B24;
    sbit  CPHA_SPI1_CTAR1_bit at SPI1_CTAR1.B25;
    sbit  CPOL_SPI1_CTAR1_bit at SPI1_CTAR1.B26;
    sbit  FMSZ0_SPI1_CTAR1_bit at SPI1_CTAR1.B27;
    sbit  FMSZ1_SPI1_CTAR1_bit at SPI1_CTAR1.B28;
    sbit  FMSZ2_SPI1_CTAR1_bit at SPI1_CTAR1.B29;
    sbit  FMSZ3_SPI1_CTAR1_bit at SPI1_CTAR1.B30;
    sbit  DBR_SPI1_CTAR1_bit at SPI1_CTAR1.B31;

sfr unsigned long   volatile SPI1_CTAR_SLAVE      absolute 0x4002D00C;
    sbit  CPHA_SPI1_CTAR_SLAVE_bit at SPI1_CTAR_SLAVE.B25;
    sbit  CPOL_SPI1_CTAR_SLAVE_bit at SPI1_CTAR_SLAVE.B26;
    sbit  FMSZ0_SPI1_CTAR_SLAVE_bit at SPI1_CTAR_SLAVE.B27;
    sbit  FMSZ1_SPI1_CTAR_SLAVE_bit at SPI1_CTAR_SLAVE.B28;
    sbit  FMSZ2_SPI1_CTAR_SLAVE_bit at SPI1_CTAR_SLAVE.B29;
    sbit  FMSZ3_SPI1_CTAR_SLAVE_bit at SPI1_CTAR_SLAVE.B30;

sfr unsigned long   volatile SPI1_SR              absolute 0x4002D02C;
    sbit  POPNXTPTR0_SPI1_SR_bit at SPI1_SR.B0;
    sbit  POPNXTPTR1_SPI1_SR_bit at SPI1_SR.B1;
    sbit  POPNXTPTR2_SPI1_SR_bit at SPI1_SR.B2;
    sbit  POPNXTPTR3_SPI1_SR_bit at SPI1_SR.B3;
    sbit  RXCTR0_SPI1_SR_bit at SPI1_SR.B4;
    sbit  RXCTR1_SPI1_SR_bit at SPI1_SR.B5;
    sbit  RXCTR2_SPI1_SR_bit at SPI1_SR.B6;
    sbit  RXCTR3_SPI1_SR_bit at SPI1_SR.B7;
    sbit  TXNXTPTR0_SPI1_SR_bit at SPI1_SR.B8;
    sbit  TXNXTPTR1_SPI1_SR_bit at SPI1_SR.B9;
    sbit  TXNXTPTR2_SPI1_SR_bit at SPI1_SR.B10;
    sbit  TXNXTPTR3_SPI1_SR_bit at SPI1_SR.B11;
    sbit  TXCTR0_SPI1_SR_bit at SPI1_SR.B12;
    sbit  TXCTR1_SPI1_SR_bit at SPI1_SR.B13;
    sbit  TXCTR2_SPI1_SR_bit at SPI1_SR.B14;
    sbit  TXCTR3_SPI1_SR_bit at SPI1_SR.B15;
    sbit  RFDF_SPI1_SR_bit at SPI1_SR.B17;
    sbit  RFOF_SPI1_SR_bit at SPI1_SR.B19;
    sbit  TFFF_SPI1_SR_bit at SPI1_SR.B25;
    sbit  TFUF_SPI1_SR_bit at SPI1_SR.B27;
    sbit  EOQF_SPI1_SR_bit at SPI1_SR.B28;
    sbit  TXRXS_SPI1_SR_bit at SPI1_SR.B30;
    sbit  TCF_SPI1_SR_bit at SPI1_SR.B31;

sfr unsigned long   volatile SPI1_RSER            absolute 0x4002D030;
    sbit  RFDF_DIRS_SPI1_RSER_bit at SPI1_RSER.B16;
    sbit  RFDF_RE_SPI1_RSER_bit at SPI1_RSER.B17;
    sbit  RFOF_RE_SPI1_RSER_bit at SPI1_RSER.B19;
    sbit  TFFF_DIRS_SPI1_RSER_bit at SPI1_RSER.B24;
    sbit  TFFF_RE_SPI1_RSER_bit at SPI1_RSER.B25;
    sbit  TFUF_RE_SPI1_RSER_bit at SPI1_RSER.B27;
    sbit  EOQF_RE_SPI1_RSER_bit at SPI1_RSER.B28;
    sbit  TCF_RE_SPI1_RSER_bit at SPI1_RSER.B31;

sfr unsigned long   volatile SPI1_PUSHR           absolute 0x4002D034;
    sbit  TXDATA0_SPI1_PUSHR_bit at SPI1_PUSHR.B0;
    sbit  TXDATA1_SPI1_PUSHR_bit at SPI1_PUSHR.B1;
    sbit  TXDATA2_SPI1_PUSHR_bit at SPI1_PUSHR.B2;
    sbit  TXDATA3_SPI1_PUSHR_bit at SPI1_PUSHR.B3;
    sbit  TXDATA4_SPI1_PUSHR_bit at SPI1_PUSHR.B4;
    sbit  TXDATA5_SPI1_PUSHR_bit at SPI1_PUSHR.B5;
    sbit  TXDATA6_SPI1_PUSHR_bit at SPI1_PUSHR.B6;
    sbit  TXDATA7_SPI1_PUSHR_bit at SPI1_PUSHR.B7;
    sbit  TXDATA8_SPI1_PUSHR_bit at SPI1_PUSHR.B8;
    sbit  TXDATA9_SPI1_PUSHR_bit at SPI1_PUSHR.B9;
    sbit  TXDATA10_SPI1_PUSHR_bit at SPI1_PUSHR.B10;
    sbit  TXDATA11_SPI1_PUSHR_bit at SPI1_PUSHR.B11;
    sbit  TXDATA12_SPI1_PUSHR_bit at SPI1_PUSHR.B12;
    sbit  TXDATA13_SPI1_PUSHR_bit at SPI1_PUSHR.B13;
    sbit  TXDATA14_SPI1_PUSHR_bit at SPI1_PUSHR.B14;
    sbit  TXDATA15_SPI1_PUSHR_bit at SPI1_PUSHR.B15;
    sbit  PCS0_SPI1_PUSHR_bit at SPI1_PUSHR.B16;
    sbit  PCS1_SPI1_PUSHR_bit at SPI1_PUSHR.B17;
    sbit  PCS2_SPI1_PUSHR_bit at SPI1_PUSHR.B18;
    sbit  PCS3_SPI1_PUSHR_bit at SPI1_PUSHR.B19;
    sbit  PCS4_SPI1_PUSHR_bit at SPI1_PUSHR.B20;
    sbit  PCS5_SPI1_PUSHR_bit at SPI1_PUSHR.B21;
    sbit  CTCNT_SPI1_PUSHR_bit at SPI1_PUSHR.B26;
    sbit  EOQ_SPI1_PUSHR_bit at SPI1_PUSHR.B27;
    sbit  CTAS0_SPI1_PUSHR_bit at SPI1_PUSHR.B28;
    sbit  CTAS1_SPI1_PUSHR_bit at SPI1_PUSHR.B29;
    sbit  CTAS2_SPI1_PUSHR_bit at SPI1_PUSHR.B30;
    sbit  CONT_SPI1_PUSHR_bit at SPI1_PUSHR.B31;

sfr unsigned long   volatile SPI1_PUSHR_SLAVE     absolute 0x4002D034;
    sbit  TXDATA0_SPI1_PUSHR_SLAVE_bit at SPI1_PUSHR_SLAVE.B0;
    sbit  TXDATA1_SPI1_PUSHR_SLAVE_bit at SPI1_PUSHR_SLAVE.B1;
    sbit  TXDATA2_SPI1_PUSHR_SLAVE_bit at SPI1_PUSHR_SLAVE.B2;
    sbit  TXDATA3_SPI1_PUSHR_SLAVE_bit at SPI1_PUSHR_SLAVE.B3;
    sbit  TXDATA4_SPI1_PUSHR_SLAVE_bit at SPI1_PUSHR_SLAVE.B4;
    sbit  TXDATA5_SPI1_PUSHR_SLAVE_bit at SPI1_PUSHR_SLAVE.B5;
    sbit  TXDATA6_SPI1_PUSHR_SLAVE_bit at SPI1_PUSHR_SLAVE.B6;
    sbit  TXDATA7_SPI1_PUSHR_SLAVE_bit at SPI1_PUSHR_SLAVE.B7;
    sbit  TXDATA8_SPI1_PUSHR_SLAVE_bit at SPI1_PUSHR_SLAVE.B8;
    sbit  TXDATA9_SPI1_PUSHR_SLAVE_bit at SPI1_PUSHR_SLAVE.B9;
    sbit  TXDATA10_SPI1_PUSHR_SLAVE_bit at SPI1_PUSHR_SLAVE.B10;
    sbit  TXDATA11_SPI1_PUSHR_SLAVE_bit at SPI1_PUSHR_SLAVE.B11;
    sbit  TXDATA12_SPI1_PUSHR_SLAVE_bit at SPI1_PUSHR_SLAVE.B12;
    sbit  TXDATA13_SPI1_PUSHR_SLAVE_bit at SPI1_PUSHR_SLAVE.B13;
    sbit  TXDATA14_SPI1_PUSHR_SLAVE_bit at SPI1_PUSHR_SLAVE.B14;
    sbit  TXDATA15_SPI1_PUSHR_SLAVE_bit at SPI1_PUSHR_SLAVE.B15;

sfr unsigned long   volatile SPI1_POPR            absolute 0x4002D038;
    sbit  RXDATA0_SPI1_POPR_bit at SPI1_POPR.B0;
    sbit  RXDATA1_SPI1_POPR_bit at SPI1_POPR.B1;
    sbit  RXDATA2_SPI1_POPR_bit at SPI1_POPR.B2;
    sbit  RXDATA3_SPI1_POPR_bit at SPI1_POPR.B3;
    sbit  RXDATA4_SPI1_POPR_bit at SPI1_POPR.B4;
    sbit  RXDATA5_SPI1_POPR_bit at SPI1_POPR.B5;
    sbit  RXDATA6_SPI1_POPR_bit at SPI1_POPR.B6;
    sbit  RXDATA7_SPI1_POPR_bit at SPI1_POPR.B7;
    sbit  RXDATA8_SPI1_POPR_bit at SPI1_POPR.B8;
    sbit  RXDATA9_SPI1_POPR_bit at SPI1_POPR.B9;
    sbit  RXDATA10_SPI1_POPR_bit at SPI1_POPR.B10;
    sbit  RXDATA11_SPI1_POPR_bit at SPI1_POPR.B11;
    sbit  RXDATA12_SPI1_POPR_bit at SPI1_POPR.B12;
    sbit  RXDATA13_SPI1_POPR_bit at SPI1_POPR.B13;
    sbit  RXDATA14_SPI1_POPR_bit at SPI1_POPR.B14;
    sbit  RXDATA15_SPI1_POPR_bit at SPI1_POPR.B15;
    sbit  RXDATA16_SPI1_POPR_bit at SPI1_POPR.B16;
    sbit  RXDATA17_SPI1_POPR_bit at SPI1_POPR.B17;
    sbit  RXDATA18_SPI1_POPR_bit at SPI1_POPR.B18;
    sbit  RXDATA19_SPI1_POPR_bit at SPI1_POPR.B19;
    sbit  RXDATA20_SPI1_POPR_bit at SPI1_POPR.B20;
    sbit  RXDATA21_SPI1_POPR_bit at SPI1_POPR.B21;
    sbit  RXDATA22_SPI1_POPR_bit at SPI1_POPR.B22;
    sbit  RXDATA23_SPI1_POPR_bit at SPI1_POPR.B23;
    sbit  RXDATA24_SPI1_POPR_bit at SPI1_POPR.B24;
    sbit  RXDATA25_SPI1_POPR_bit at SPI1_POPR.B25;
    sbit  RXDATA26_SPI1_POPR_bit at SPI1_POPR.B26;
    sbit  RXDATA27_SPI1_POPR_bit at SPI1_POPR.B27;
    sbit  RXDATA28_SPI1_POPR_bit at SPI1_POPR.B28;
    sbit  RXDATA29_SPI1_POPR_bit at SPI1_POPR.B29;
    sbit  RXDATA30_SPI1_POPR_bit at SPI1_POPR.B30;
    sbit  RXDATA31_SPI1_POPR_bit at SPI1_POPR.B31;

sfr unsigned long   volatile SPI1_TXFR0           absolute 0x4002D03C;
    sbit  TXDATA0_SPI1_TXFR0_bit at SPI1_TXFR0.B0;
    sbit  TXDATA1_SPI1_TXFR0_bit at SPI1_TXFR0.B1;
    sbit  TXDATA2_SPI1_TXFR0_bit at SPI1_TXFR0.B2;
    sbit  TXDATA3_SPI1_TXFR0_bit at SPI1_TXFR0.B3;
    sbit  TXDATA4_SPI1_TXFR0_bit at SPI1_TXFR0.B4;
    sbit  TXDATA5_SPI1_TXFR0_bit at SPI1_TXFR0.B5;
    sbit  TXDATA6_SPI1_TXFR0_bit at SPI1_TXFR0.B6;
    sbit  TXDATA7_SPI1_TXFR0_bit at SPI1_TXFR0.B7;
    sbit  TXDATA8_SPI1_TXFR0_bit at SPI1_TXFR0.B8;
    sbit  TXDATA9_SPI1_TXFR0_bit at SPI1_TXFR0.B9;
    sbit  TXDATA10_SPI1_TXFR0_bit at SPI1_TXFR0.B10;
    sbit  TXDATA11_SPI1_TXFR0_bit at SPI1_TXFR0.B11;
    sbit  TXDATA12_SPI1_TXFR0_bit at SPI1_TXFR0.B12;
    sbit  TXDATA13_SPI1_TXFR0_bit at SPI1_TXFR0.B13;
    sbit  TXDATA14_SPI1_TXFR0_bit at SPI1_TXFR0.B14;
    sbit  TXDATA15_SPI1_TXFR0_bit at SPI1_TXFR0.B15;
    sbit  TXCMD_TXDATA0_SPI1_TXFR0_bit at SPI1_TXFR0.B16;
    sbit  TXCMD_TXDATA1_SPI1_TXFR0_bit at SPI1_TXFR0.B17;
    sbit  TXCMD_TXDATA2_SPI1_TXFR0_bit at SPI1_TXFR0.B18;
    sbit  TXCMD_TXDATA3_SPI1_TXFR0_bit at SPI1_TXFR0.B19;
    sbit  TXCMD_TXDATA4_SPI1_TXFR0_bit at SPI1_TXFR0.B20;
    sbit  TXCMD_TXDATA5_SPI1_TXFR0_bit at SPI1_TXFR0.B21;
    sbit  TXCMD_TXDATA6_SPI1_TXFR0_bit at SPI1_TXFR0.B22;
    sbit  TXCMD_TXDATA7_SPI1_TXFR0_bit at SPI1_TXFR0.B23;
    sbit  TXCMD_TXDATA8_SPI1_TXFR0_bit at SPI1_TXFR0.B24;
    sbit  TXCMD_TXDATA9_SPI1_TXFR0_bit at SPI1_TXFR0.B25;
    sbit  TXCMD_TXDATA10_SPI1_TXFR0_bit at SPI1_TXFR0.B26;
    sbit  TXCMD_TXDATA11_SPI1_TXFR0_bit at SPI1_TXFR0.B27;
    sbit  TXCMD_TXDATA12_SPI1_TXFR0_bit at SPI1_TXFR0.B28;
    sbit  TXCMD_TXDATA13_SPI1_TXFR0_bit at SPI1_TXFR0.B29;
    sbit  TXCMD_TXDATA14_SPI1_TXFR0_bit at SPI1_TXFR0.B30;
    sbit  TXCMD_TXDATA15_SPI1_TXFR0_bit at SPI1_TXFR0.B31;

sfr unsigned long   volatile SPI1_TXFR1           absolute 0x4002D040;
    sbit  TXDATA0_SPI1_TXFR1_bit at SPI1_TXFR1.B0;
    sbit  TXDATA1_SPI1_TXFR1_bit at SPI1_TXFR1.B1;
    sbit  TXDATA2_SPI1_TXFR1_bit at SPI1_TXFR1.B2;
    sbit  TXDATA3_SPI1_TXFR1_bit at SPI1_TXFR1.B3;
    sbit  TXDATA4_SPI1_TXFR1_bit at SPI1_TXFR1.B4;
    sbit  TXDATA5_SPI1_TXFR1_bit at SPI1_TXFR1.B5;
    sbit  TXDATA6_SPI1_TXFR1_bit at SPI1_TXFR1.B6;
    sbit  TXDATA7_SPI1_TXFR1_bit at SPI1_TXFR1.B7;
    sbit  TXDATA8_SPI1_TXFR1_bit at SPI1_TXFR1.B8;
    sbit  TXDATA9_SPI1_TXFR1_bit at SPI1_TXFR1.B9;
    sbit  TXDATA10_SPI1_TXFR1_bit at SPI1_TXFR1.B10;
    sbit  TXDATA11_SPI1_TXFR1_bit at SPI1_TXFR1.B11;
    sbit  TXDATA12_SPI1_TXFR1_bit at SPI1_TXFR1.B12;
    sbit  TXDATA13_SPI1_TXFR1_bit at SPI1_TXFR1.B13;
    sbit  TXDATA14_SPI1_TXFR1_bit at SPI1_TXFR1.B14;
    sbit  TXDATA15_SPI1_TXFR1_bit at SPI1_TXFR1.B15;
    sbit  TXCMD_TXDATA0_SPI1_TXFR1_bit at SPI1_TXFR1.B16;
    sbit  TXCMD_TXDATA1_SPI1_TXFR1_bit at SPI1_TXFR1.B17;
    sbit  TXCMD_TXDATA2_SPI1_TXFR1_bit at SPI1_TXFR1.B18;
    sbit  TXCMD_TXDATA3_SPI1_TXFR1_bit at SPI1_TXFR1.B19;
    sbit  TXCMD_TXDATA4_SPI1_TXFR1_bit at SPI1_TXFR1.B20;
    sbit  TXCMD_TXDATA5_SPI1_TXFR1_bit at SPI1_TXFR1.B21;
    sbit  TXCMD_TXDATA6_SPI1_TXFR1_bit at SPI1_TXFR1.B22;
    sbit  TXCMD_TXDATA7_SPI1_TXFR1_bit at SPI1_TXFR1.B23;
    sbit  TXCMD_TXDATA8_SPI1_TXFR1_bit at SPI1_TXFR1.B24;
    sbit  TXCMD_TXDATA9_SPI1_TXFR1_bit at SPI1_TXFR1.B25;
    sbit  TXCMD_TXDATA10_SPI1_TXFR1_bit at SPI1_TXFR1.B26;
    sbit  TXCMD_TXDATA11_SPI1_TXFR1_bit at SPI1_TXFR1.B27;
    sbit  TXCMD_TXDATA12_SPI1_TXFR1_bit at SPI1_TXFR1.B28;
    sbit  TXCMD_TXDATA13_SPI1_TXFR1_bit at SPI1_TXFR1.B29;
    sbit  TXCMD_TXDATA14_SPI1_TXFR1_bit at SPI1_TXFR1.B30;
    sbit  TXCMD_TXDATA15_SPI1_TXFR1_bit at SPI1_TXFR1.B31;

sfr unsigned long   volatile SPI1_TXFR2           absolute 0x4002D044;
    sbit  TXDATA0_SPI1_TXFR2_bit at SPI1_TXFR2.B0;
    sbit  TXDATA1_SPI1_TXFR2_bit at SPI1_TXFR2.B1;
    sbit  TXDATA2_SPI1_TXFR2_bit at SPI1_TXFR2.B2;
    sbit  TXDATA3_SPI1_TXFR2_bit at SPI1_TXFR2.B3;
    sbit  TXDATA4_SPI1_TXFR2_bit at SPI1_TXFR2.B4;
    sbit  TXDATA5_SPI1_TXFR2_bit at SPI1_TXFR2.B5;
    sbit  TXDATA6_SPI1_TXFR2_bit at SPI1_TXFR2.B6;
    sbit  TXDATA7_SPI1_TXFR2_bit at SPI1_TXFR2.B7;
    sbit  TXDATA8_SPI1_TXFR2_bit at SPI1_TXFR2.B8;
    sbit  TXDATA9_SPI1_TXFR2_bit at SPI1_TXFR2.B9;
    sbit  TXDATA10_SPI1_TXFR2_bit at SPI1_TXFR2.B10;
    sbit  TXDATA11_SPI1_TXFR2_bit at SPI1_TXFR2.B11;
    sbit  TXDATA12_SPI1_TXFR2_bit at SPI1_TXFR2.B12;
    sbit  TXDATA13_SPI1_TXFR2_bit at SPI1_TXFR2.B13;
    sbit  TXDATA14_SPI1_TXFR2_bit at SPI1_TXFR2.B14;
    sbit  TXDATA15_SPI1_TXFR2_bit at SPI1_TXFR2.B15;
    sbit  TXCMD_TXDATA0_SPI1_TXFR2_bit at SPI1_TXFR2.B16;
    sbit  TXCMD_TXDATA1_SPI1_TXFR2_bit at SPI1_TXFR2.B17;
    sbit  TXCMD_TXDATA2_SPI1_TXFR2_bit at SPI1_TXFR2.B18;
    sbit  TXCMD_TXDATA3_SPI1_TXFR2_bit at SPI1_TXFR2.B19;
    sbit  TXCMD_TXDATA4_SPI1_TXFR2_bit at SPI1_TXFR2.B20;
    sbit  TXCMD_TXDATA5_SPI1_TXFR2_bit at SPI1_TXFR2.B21;
    sbit  TXCMD_TXDATA6_SPI1_TXFR2_bit at SPI1_TXFR2.B22;
    sbit  TXCMD_TXDATA7_SPI1_TXFR2_bit at SPI1_TXFR2.B23;
    sbit  TXCMD_TXDATA8_SPI1_TXFR2_bit at SPI1_TXFR2.B24;
    sbit  TXCMD_TXDATA9_SPI1_TXFR2_bit at SPI1_TXFR2.B25;
    sbit  TXCMD_TXDATA10_SPI1_TXFR2_bit at SPI1_TXFR2.B26;
    sbit  TXCMD_TXDATA11_SPI1_TXFR2_bit at SPI1_TXFR2.B27;
    sbit  TXCMD_TXDATA12_SPI1_TXFR2_bit at SPI1_TXFR2.B28;
    sbit  TXCMD_TXDATA13_SPI1_TXFR2_bit at SPI1_TXFR2.B29;
    sbit  TXCMD_TXDATA14_SPI1_TXFR2_bit at SPI1_TXFR2.B30;
    sbit  TXCMD_TXDATA15_SPI1_TXFR2_bit at SPI1_TXFR2.B31;

sfr unsigned long   volatile SPI1_TXFR3           absolute 0x4002D048;
    sbit  TXDATA0_SPI1_TXFR3_bit at SPI1_TXFR3.B0;
    sbit  TXDATA1_SPI1_TXFR3_bit at SPI1_TXFR3.B1;
    sbit  TXDATA2_SPI1_TXFR3_bit at SPI1_TXFR3.B2;
    sbit  TXDATA3_SPI1_TXFR3_bit at SPI1_TXFR3.B3;
    sbit  TXDATA4_SPI1_TXFR3_bit at SPI1_TXFR3.B4;
    sbit  TXDATA5_SPI1_TXFR3_bit at SPI1_TXFR3.B5;
    sbit  TXDATA6_SPI1_TXFR3_bit at SPI1_TXFR3.B6;
    sbit  TXDATA7_SPI1_TXFR3_bit at SPI1_TXFR3.B7;
    sbit  TXDATA8_SPI1_TXFR3_bit at SPI1_TXFR3.B8;
    sbit  TXDATA9_SPI1_TXFR3_bit at SPI1_TXFR3.B9;
    sbit  TXDATA10_SPI1_TXFR3_bit at SPI1_TXFR3.B10;
    sbit  TXDATA11_SPI1_TXFR3_bit at SPI1_TXFR3.B11;
    sbit  TXDATA12_SPI1_TXFR3_bit at SPI1_TXFR3.B12;
    sbit  TXDATA13_SPI1_TXFR3_bit at SPI1_TXFR3.B13;
    sbit  TXDATA14_SPI1_TXFR3_bit at SPI1_TXFR3.B14;
    sbit  TXDATA15_SPI1_TXFR3_bit at SPI1_TXFR3.B15;
    sbit  TXCMD_TXDATA0_SPI1_TXFR3_bit at SPI1_TXFR3.B16;
    sbit  TXCMD_TXDATA1_SPI1_TXFR3_bit at SPI1_TXFR3.B17;
    sbit  TXCMD_TXDATA2_SPI1_TXFR3_bit at SPI1_TXFR3.B18;
    sbit  TXCMD_TXDATA3_SPI1_TXFR3_bit at SPI1_TXFR3.B19;
    sbit  TXCMD_TXDATA4_SPI1_TXFR3_bit at SPI1_TXFR3.B20;
    sbit  TXCMD_TXDATA5_SPI1_TXFR3_bit at SPI1_TXFR3.B21;
    sbit  TXCMD_TXDATA6_SPI1_TXFR3_bit at SPI1_TXFR3.B22;
    sbit  TXCMD_TXDATA7_SPI1_TXFR3_bit at SPI1_TXFR3.B23;
    sbit  TXCMD_TXDATA8_SPI1_TXFR3_bit at SPI1_TXFR3.B24;
    sbit  TXCMD_TXDATA9_SPI1_TXFR3_bit at SPI1_TXFR3.B25;
    sbit  TXCMD_TXDATA10_SPI1_TXFR3_bit at SPI1_TXFR3.B26;
    sbit  TXCMD_TXDATA11_SPI1_TXFR3_bit at SPI1_TXFR3.B27;
    sbit  TXCMD_TXDATA12_SPI1_TXFR3_bit at SPI1_TXFR3.B28;
    sbit  TXCMD_TXDATA13_SPI1_TXFR3_bit at SPI1_TXFR3.B29;
    sbit  TXCMD_TXDATA14_SPI1_TXFR3_bit at SPI1_TXFR3.B30;
    sbit  TXCMD_TXDATA15_SPI1_TXFR3_bit at SPI1_TXFR3.B31;

sfr unsigned long   volatile SPI1_RXFR0           absolute 0x4002D07C;
    sbit  RXDATA0_SPI1_RXFR0_bit at SPI1_RXFR0.B0;
    sbit  RXDATA1_SPI1_RXFR0_bit at SPI1_RXFR0.B1;
    sbit  RXDATA2_SPI1_RXFR0_bit at SPI1_RXFR0.B2;
    sbit  RXDATA3_SPI1_RXFR0_bit at SPI1_RXFR0.B3;
    sbit  RXDATA4_SPI1_RXFR0_bit at SPI1_RXFR0.B4;
    sbit  RXDATA5_SPI1_RXFR0_bit at SPI1_RXFR0.B5;
    sbit  RXDATA6_SPI1_RXFR0_bit at SPI1_RXFR0.B6;
    sbit  RXDATA7_SPI1_RXFR0_bit at SPI1_RXFR0.B7;
    sbit  RXDATA8_SPI1_RXFR0_bit at SPI1_RXFR0.B8;
    sbit  RXDATA9_SPI1_RXFR0_bit at SPI1_RXFR0.B9;
    sbit  RXDATA10_SPI1_RXFR0_bit at SPI1_RXFR0.B10;
    sbit  RXDATA11_SPI1_RXFR0_bit at SPI1_RXFR0.B11;
    sbit  RXDATA12_SPI1_RXFR0_bit at SPI1_RXFR0.B12;
    sbit  RXDATA13_SPI1_RXFR0_bit at SPI1_RXFR0.B13;
    sbit  RXDATA14_SPI1_RXFR0_bit at SPI1_RXFR0.B14;
    sbit  RXDATA15_SPI1_RXFR0_bit at SPI1_RXFR0.B15;
    sbit  RXDATA16_SPI1_RXFR0_bit at SPI1_RXFR0.B16;
    sbit  RXDATA17_SPI1_RXFR0_bit at SPI1_RXFR0.B17;
    sbit  RXDATA18_SPI1_RXFR0_bit at SPI1_RXFR0.B18;
    sbit  RXDATA19_SPI1_RXFR0_bit at SPI1_RXFR0.B19;
    sbit  RXDATA20_SPI1_RXFR0_bit at SPI1_RXFR0.B20;
    sbit  RXDATA21_SPI1_RXFR0_bit at SPI1_RXFR0.B21;
    sbit  RXDATA22_SPI1_RXFR0_bit at SPI1_RXFR0.B22;
    sbit  RXDATA23_SPI1_RXFR0_bit at SPI1_RXFR0.B23;
    sbit  RXDATA24_SPI1_RXFR0_bit at SPI1_RXFR0.B24;
    sbit  RXDATA25_SPI1_RXFR0_bit at SPI1_RXFR0.B25;
    sbit  RXDATA26_SPI1_RXFR0_bit at SPI1_RXFR0.B26;
    sbit  RXDATA27_SPI1_RXFR0_bit at SPI1_RXFR0.B27;
    sbit  RXDATA28_SPI1_RXFR0_bit at SPI1_RXFR0.B28;
    sbit  RXDATA29_SPI1_RXFR0_bit at SPI1_RXFR0.B29;
    sbit  RXDATA30_SPI1_RXFR0_bit at SPI1_RXFR0.B30;
    sbit  RXDATA31_SPI1_RXFR0_bit at SPI1_RXFR0.B31;

sfr unsigned long   volatile SPI1_RXFR1           absolute 0x4002D080;
    sbit  RXDATA0_SPI1_RXFR1_bit at SPI1_RXFR1.B0;
    sbit  RXDATA1_SPI1_RXFR1_bit at SPI1_RXFR1.B1;
    sbit  RXDATA2_SPI1_RXFR1_bit at SPI1_RXFR1.B2;
    sbit  RXDATA3_SPI1_RXFR1_bit at SPI1_RXFR1.B3;
    sbit  RXDATA4_SPI1_RXFR1_bit at SPI1_RXFR1.B4;
    sbit  RXDATA5_SPI1_RXFR1_bit at SPI1_RXFR1.B5;
    sbit  RXDATA6_SPI1_RXFR1_bit at SPI1_RXFR1.B6;
    sbit  RXDATA7_SPI1_RXFR1_bit at SPI1_RXFR1.B7;
    sbit  RXDATA8_SPI1_RXFR1_bit at SPI1_RXFR1.B8;
    sbit  RXDATA9_SPI1_RXFR1_bit at SPI1_RXFR1.B9;
    sbit  RXDATA10_SPI1_RXFR1_bit at SPI1_RXFR1.B10;
    sbit  RXDATA11_SPI1_RXFR1_bit at SPI1_RXFR1.B11;
    sbit  RXDATA12_SPI1_RXFR1_bit at SPI1_RXFR1.B12;
    sbit  RXDATA13_SPI1_RXFR1_bit at SPI1_RXFR1.B13;
    sbit  RXDATA14_SPI1_RXFR1_bit at SPI1_RXFR1.B14;
    sbit  RXDATA15_SPI1_RXFR1_bit at SPI1_RXFR1.B15;
    sbit  RXDATA16_SPI1_RXFR1_bit at SPI1_RXFR1.B16;
    sbit  RXDATA17_SPI1_RXFR1_bit at SPI1_RXFR1.B17;
    sbit  RXDATA18_SPI1_RXFR1_bit at SPI1_RXFR1.B18;
    sbit  RXDATA19_SPI1_RXFR1_bit at SPI1_RXFR1.B19;
    sbit  RXDATA20_SPI1_RXFR1_bit at SPI1_RXFR1.B20;
    sbit  RXDATA21_SPI1_RXFR1_bit at SPI1_RXFR1.B21;
    sbit  RXDATA22_SPI1_RXFR1_bit at SPI1_RXFR1.B22;
    sbit  RXDATA23_SPI1_RXFR1_bit at SPI1_RXFR1.B23;
    sbit  RXDATA24_SPI1_RXFR1_bit at SPI1_RXFR1.B24;
    sbit  RXDATA25_SPI1_RXFR1_bit at SPI1_RXFR1.B25;
    sbit  RXDATA26_SPI1_RXFR1_bit at SPI1_RXFR1.B26;
    sbit  RXDATA27_SPI1_RXFR1_bit at SPI1_RXFR1.B27;
    sbit  RXDATA28_SPI1_RXFR1_bit at SPI1_RXFR1.B28;
    sbit  RXDATA29_SPI1_RXFR1_bit at SPI1_RXFR1.B29;
    sbit  RXDATA30_SPI1_RXFR1_bit at SPI1_RXFR1.B30;
    sbit  RXDATA31_SPI1_RXFR1_bit at SPI1_RXFR1.B31;

sfr unsigned long   volatile SPI1_RXFR2           absolute 0x4002D084;
    sbit  RXDATA0_SPI1_RXFR2_bit at SPI1_RXFR2.B0;
    sbit  RXDATA1_SPI1_RXFR2_bit at SPI1_RXFR2.B1;
    sbit  RXDATA2_SPI1_RXFR2_bit at SPI1_RXFR2.B2;
    sbit  RXDATA3_SPI1_RXFR2_bit at SPI1_RXFR2.B3;
    sbit  RXDATA4_SPI1_RXFR2_bit at SPI1_RXFR2.B4;
    sbit  RXDATA5_SPI1_RXFR2_bit at SPI1_RXFR2.B5;
    sbit  RXDATA6_SPI1_RXFR2_bit at SPI1_RXFR2.B6;
    sbit  RXDATA7_SPI1_RXFR2_bit at SPI1_RXFR2.B7;
    sbit  RXDATA8_SPI1_RXFR2_bit at SPI1_RXFR2.B8;
    sbit  RXDATA9_SPI1_RXFR2_bit at SPI1_RXFR2.B9;
    sbit  RXDATA10_SPI1_RXFR2_bit at SPI1_RXFR2.B10;
    sbit  RXDATA11_SPI1_RXFR2_bit at SPI1_RXFR2.B11;
    sbit  RXDATA12_SPI1_RXFR2_bit at SPI1_RXFR2.B12;
    sbit  RXDATA13_SPI1_RXFR2_bit at SPI1_RXFR2.B13;
    sbit  RXDATA14_SPI1_RXFR2_bit at SPI1_RXFR2.B14;
    sbit  RXDATA15_SPI1_RXFR2_bit at SPI1_RXFR2.B15;
    sbit  RXDATA16_SPI1_RXFR2_bit at SPI1_RXFR2.B16;
    sbit  RXDATA17_SPI1_RXFR2_bit at SPI1_RXFR2.B17;
    sbit  RXDATA18_SPI1_RXFR2_bit at SPI1_RXFR2.B18;
    sbit  RXDATA19_SPI1_RXFR2_bit at SPI1_RXFR2.B19;
    sbit  RXDATA20_SPI1_RXFR2_bit at SPI1_RXFR2.B20;
    sbit  RXDATA21_SPI1_RXFR2_bit at SPI1_RXFR2.B21;
    sbit  RXDATA22_SPI1_RXFR2_bit at SPI1_RXFR2.B22;
    sbit  RXDATA23_SPI1_RXFR2_bit at SPI1_RXFR2.B23;
    sbit  RXDATA24_SPI1_RXFR2_bit at SPI1_RXFR2.B24;
    sbit  RXDATA25_SPI1_RXFR2_bit at SPI1_RXFR2.B25;
    sbit  RXDATA26_SPI1_RXFR2_bit at SPI1_RXFR2.B26;
    sbit  RXDATA27_SPI1_RXFR2_bit at SPI1_RXFR2.B27;
    sbit  RXDATA28_SPI1_RXFR2_bit at SPI1_RXFR2.B28;
    sbit  RXDATA29_SPI1_RXFR2_bit at SPI1_RXFR2.B29;
    sbit  RXDATA30_SPI1_RXFR2_bit at SPI1_RXFR2.B30;
    sbit  RXDATA31_SPI1_RXFR2_bit at SPI1_RXFR2.B31;

sfr unsigned long   volatile SPI1_RXFR3           absolute 0x4002D088;
    sbit  RXDATA0_SPI1_RXFR3_bit at SPI1_RXFR3.B0;
    sbit  RXDATA1_SPI1_RXFR3_bit at SPI1_RXFR3.B1;
    sbit  RXDATA2_SPI1_RXFR3_bit at SPI1_RXFR3.B2;
    sbit  RXDATA3_SPI1_RXFR3_bit at SPI1_RXFR3.B3;
    sbit  RXDATA4_SPI1_RXFR3_bit at SPI1_RXFR3.B4;
    sbit  RXDATA5_SPI1_RXFR3_bit at SPI1_RXFR3.B5;
    sbit  RXDATA6_SPI1_RXFR3_bit at SPI1_RXFR3.B6;
    sbit  RXDATA7_SPI1_RXFR3_bit at SPI1_RXFR3.B7;
    sbit  RXDATA8_SPI1_RXFR3_bit at SPI1_RXFR3.B8;
    sbit  RXDATA9_SPI1_RXFR3_bit at SPI1_RXFR3.B9;
    sbit  RXDATA10_SPI1_RXFR3_bit at SPI1_RXFR3.B10;
    sbit  RXDATA11_SPI1_RXFR3_bit at SPI1_RXFR3.B11;
    sbit  RXDATA12_SPI1_RXFR3_bit at SPI1_RXFR3.B12;
    sbit  RXDATA13_SPI1_RXFR3_bit at SPI1_RXFR3.B13;
    sbit  RXDATA14_SPI1_RXFR3_bit at SPI1_RXFR3.B14;
    sbit  RXDATA15_SPI1_RXFR3_bit at SPI1_RXFR3.B15;
    sbit  RXDATA16_SPI1_RXFR3_bit at SPI1_RXFR3.B16;
    sbit  RXDATA17_SPI1_RXFR3_bit at SPI1_RXFR3.B17;
    sbit  RXDATA18_SPI1_RXFR3_bit at SPI1_RXFR3.B18;
    sbit  RXDATA19_SPI1_RXFR3_bit at SPI1_RXFR3.B19;
    sbit  RXDATA20_SPI1_RXFR3_bit at SPI1_RXFR3.B20;
    sbit  RXDATA21_SPI1_RXFR3_bit at SPI1_RXFR3.B21;
    sbit  RXDATA22_SPI1_RXFR3_bit at SPI1_RXFR3.B22;
    sbit  RXDATA23_SPI1_RXFR3_bit at SPI1_RXFR3.B23;
    sbit  RXDATA24_SPI1_RXFR3_bit at SPI1_RXFR3.B24;
    sbit  RXDATA25_SPI1_RXFR3_bit at SPI1_RXFR3.B25;
    sbit  RXDATA26_SPI1_RXFR3_bit at SPI1_RXFR3.B26;
    sbit  RXDATA27_SPI1_RXFR3_bit at SPI1_RXFR3.B27;
    sbit  RXDATA28_SPI1_RXFR3_bit at SPI1_RXFR3.B28;
    sbit  RXDATA29_SPI1_RXFR3_bit at SPI1_RXFR3.B29;
    sbit  RXDATA30_SPI1_RXFR3_bit at SPI1_RXFR3.B30;
    sbit  RXDATA31_SPI1_RXFR3_bit at SPI1_RXFR3.B31;

sfr unsigned long   volatile SPI2_MCR             absolute 0x400AC000;
    sbit  HALT_SPI2_MCR_bit at SPI2_MCR.B0;
    sbit  SMPL_PT0_SPI2_MCR_bit at SPI2_MCR.B8;
    sbit  SMPL_PT1_SPI2_MCR_bit at SPI2_MCR.B9;
    sbit  CLR_RXF_SPI2_MCR_bit at SPI2_MCR.B10;
    sbit  CLR_TXF_SPI2_MCR_bit at SPI2_MCR.B11;
    sbit  DIS_RXF_SPI2_MCR_bit at SPI2_MCR.B12;
    sbit  DIS_TXF_SPI2_MCR_bit at SPI2_MCR.B13;
    sbit  MDIS_SPI2_MCR_bit at SPI2_MCR.B14;
    sbit  DOZE_SPI2_MCR_bit at SPI2_MCR.B15;
    sbit  PCSIS0_SPI2_MCR_bit at SPI2_MCR.B16;
    sbit  PCSIS1_SPI2_MCR_bit at SPI2_MCR.B17;
    sbit  PCSIS2_SPI2_MCR_bit at SPI2_MCR.B18;
    sbit  PCSIS3_SPI2_MCR_bit at SPI2_MCR.B19;
    sbit  PCSIS4_SPI2_MCR_bit at SPI2_MCR.B20;
    sbit  PCSIS5_SPI2_MCR_bit at SPI2_MCR.B21;
    sbit  ROOE_SPI2_MCR_bit at SPI2_MCR.B24;
    sbit  PCSSE_SPI2_MCR_bit at SPI2_MCR.B25;
    sbit  MTFE_SPI2_MCR_bit at SPI2_MCR.B26;
    sbit  FRZ_SPI2_MCR_bit at SPI2_MCR.B27;
    sbit  DCONF0_SPI2_MCR_bit at SPI2_MCR.B28;
    sbit  DCONF1_SPI2_MCR_bit at SPI2_MCR.B29;
    sbit  CONT_SCKE_SPI2_MCR_bit at SPI2_MCR.B30;
    sbit  MSTR_SPI2_MCR_bit at SPI2_MCR.B31;

sfr unsigned long   volatile SPI2_TCR             absolute 0x400AC008;
    sbit  SPI_TCNT0_SPI2_TCR_bit at SPI2_TCR.B16;
    sbit  SPI_TCNT1_SPI2_TCR_bit at SPI2_TCR.B17;
    sbit  SPI_TCNT2_SPI2_TCR_bit at SPI2_TCR.B18;
    sbit  SPI_TCNT3_SPI2_TCR_bit at SPI2_TCR.B19;
    sbit  SPI_TCNT4_SPI2_TCR_bit at SPI2_TCR.B20;
    sbit  SPI_TCNT5_SPI2_TCR_bit at SPI2_TCR.B21;
    sbit  SPI_TCNT6_SPI2_TCR_bit at SPI2_TCR.B22;
    sbit  SPI_TCNT7_SPI2_TCR_bit at SPI2_TCR.B23;
    sbit  SPI_TCNT8_SPI2_TCR_bit at SPI2_TCR.B24;
    sbit  SPI_TCNT9_SPI2_TCR_bit at SPI2_TCR.B25;
    sbit  SPI_TCNT10_SPI2_TCR_bit at SPI2_TCR.B26;
    sbit  SPI_TCNT11_SPI2_TCR_bit at SPI2_TCR.B27;
    sbit  SPI_TCNT12_SPI2_TCR_bit at SPI2_TCR.B28;
    sbit  SPI_TCNT13_SPI2_TCR_bit at SPI2_TCR.B29;
    sbit  SPI_TCNT14_SPI2_TCR_bit at SPI2_TCR.B30;
    sbit  SPI_TCNT15_SPI2_TCR_bit at SPI2_TCR.B31;

sfr unsigned long   volatile SPI2_CTAR0           absolute 0x400AC00C;
    sbit  BR0_SPI2_CTAR0_bit at SPI2_CTAR0.B0;
    sbit  BR1_SPI2_CTAR0_bit at SPI2_CTAR0.B1;
    sbit  BR2_SPI2_CTAR0_bit at SPI2_CTAR0.B2;
    sbit  BR3_SPI2_CTAR0_bit at SPI2_CTAR0.B3;
    sbit  DT0_SPI2_CTAR0_bit at SPI2_CTAR0.B4;
    sbit  DT1_SPI2_CTAR0_bit at SPI2_CTAR0.B5;
    sbit  DT2_SPI2_CTAR0_bit at SPI2_CTAR0.B6;
    sbit  DT3_SPI2_CTAR0_bit at SPI2_CTAR0.B7;
    sbit  ASC0_SPI2_CTAR0_bit at SPI2_CTAR0.B8;
    sbit  ASC1_SPI2_CTAR0_bit at SPI2_CTAR0.B9;
    sbit  ASC2_SPI2_CTAR0_bit at SPI2_CTAR0.B10;
    sbit  ASC3_SPI2_CTAR0_bit at SPI2_CTAR0.B11;
    sbit  CSSCK0_SPI2_CTAR0_bit at SPI2_CTAR0.B12;
    sbit  CSSCK1_SPI2_CTAR0_bit at SPI2_CTAR0.B13;
    sbit  CSSCK2_SPI2_CTAR0_bit at SPI2_CTAR0.B14;
    sbit  CSSCK3_SPI2_CTAR0_bit at SPI2_CTAR0.B15;
    sbit  PBR0_SPI2_CTAR0_bit at SPI2_CTAR0.B16;
    sbit  PBR1_SPI2_CTAR0_bit at SPI2_CTAR0.B17;
    sbit  PDT0_SPI2_CTAR0_bit at SPI2_CTAR0.B18;
    sbit  PDT1_SPI2_CTAR0_bit at SPI2_CTAR0.B19;
    sbit  PASC0_SPI2_CTAR0_bit at SPI2_CTAR0.B20;
    sbit  PASC1_SPI2_CTAR0_bit at SPI2_CTAR0.B21;
    sbit  PCSSCK0_SPI2_CTAR0_bit at SPI2_CTAR0.B22;
    sbit  PCSSCK1_SPI2_CTAR0_bit at SPI2_CTAR0.B23;
    sbit  LSBFE_SPI2_CTAR0_bit at SPI2_CTAR0.B24;
    sbit  CPHA_SPI2_CTAR0_bit at SPI2_CTAR0.B25;
    sbit  CPOL_SPI2_CTAR0_bit at SPI2_CTAR0.B26;
    sbit  FMSZ0_SPI2_CTAR0_bit at SPI2_CTAR0.B27;
    sbit  FMSZ1_SPI2_CTAR0_bit at SPI2_CTAR0.B28;
    sbit  FMSZ2_SPI2_CTAR0_bit at SPI2_CTAR0.B29;
    sbit  FMSZ3_SPI2_CTAR0_bit at SPI2_CTAR0.B30;
    sbit  DBR_SPI2_CTAR0_bit at SPI2_CTAR0.B31;

sfr unsigned long   volatile SPI2_CTAR1           absolute 0x400AC010;
    sbit  BR0_SPI2_CTAR1_bit at SPI2_CTAR1.B0;
    sbit  BR1_SPI2_CTAR1_bit at SPI2_CTAR1.B1;
    sbit  BR2_SPI2_CTAR1_bit at SPI2_CTAR1.B2;
    sbit  BR3_SPI2_CTAR1_bit at SPI2_CTAR1.B3;
    sbit  DT0_SPI2_CTAR1_bit at SPI2_CTAR1.B4;
    sbit  DT1_SPI2_CTAR1_bit at SPI2_CTAR1.B5;
    sbit  DT2_SPI2_CTAR1_bit at SPI2_CTAR1.B6;
    sbit  DT3_SPI2_CTAR1_bit at SPI2_CTAR1.B7;
    sbit  ASC0_SPI2_CTAR1_bit at SPI2_CTAR1.B8;
    sbit  ASC1_SPI2_CTAR1_bit at SPI2_CTAR1.B9;
    sbit  ASC2_SPI2_CTAR1_bit at SPI2_CTAR1.B10;
    sbit  ASC3_SPI2_CTAR1_bit at SPI2_CTAR1.B11;
    sbit  CSSCK0_SPI2_CTAR1_bit at SPI2_CTAR1.B12;
    sbit  CSSCK1_SPI2_CTAR1_bit at SPI2_CTAR1.B13;
    sbit  CSSCK2_SPI2_CTAR1_bit at SPI2_CTAR1.B14;
    sbit  CSSCK3_SPI2_CTAR1_bit at SPI2_CTAR1.B15;
    sbit  PBR0_SPI2_CTAR1_bit at SPI2_CTAR1.B16;
    sbit  PBR1_SPI2_CTAR1_bit at SPI2_CTAR1.B17;
    sbit  PDT0_SPI2_CTAR1_bit at SPI2_CTAR1.B18;
    sbit  PDT1_SPI2_CTAR1_bit at SPI2_CTAR1.B19;
    sbit  PASC0_SPI2_CTAR1_bit at SPI2_CTAR1.B20;
    sbit  PASC1_SPI2_CTAR1_bit at SPI2_CTAR1.B21;
    sbit  PCSSCK0_SPI2_CTAR1_bit at SPI2_CTAR1.B22;
    sbit  PCSSCK1_SPI2_CTAR1_bit at SPI2_CTAR1.B23;
    sbit  LSBFE_SPI2_CTAR1_bit at SPI2_CTAR1.B24;
    sbit  CPHA_SPI2_CTAR1_bit at SPI2_CTAR1.B25;
    sbit  CPOL_SPI2_CTAR1_bit at SPI2_CTAR1.B26;
    sbit  FMSZ0_SPI2_CTAR1_bit at SPI2_CTAR1.B27;
    sbit  FMSZ1_SPI2_CTAR1_bit at SPI2_CTAR1.B28;
    sbit  FMSZ2_SPI2_CTAR1_bit at SPI2_CTAR1.B29;
    sbit  FMSZ3_SPI2_CTAR1_bit at SPI2_CTAR1.B30;
    sbit  DBR_SPI2_CTAR1_bit at SPI2_CTAR1.B31;

sfr unsigned long   volatile SPI2_CTAR_SLAVE      absolute 0x400AC00C;
    sbit  CPHA_SPI2_CTAR_SLAVE_bit at SPI2_CTAR_SLAVE.B25;
    sbit  CPOL_SPI2_CTAR_SLAVE_bit at SPI2_CTAR_SLAVE.B26;
    sbit  FMSZ0_SPI2_CTAR_SLAVE_bit at SPI2_CTAR_SLAVE.B27;
    sbit  FMSZ1_SPI2_CTAR_SLAVE_bit at SPI2_CTAR_SLAVE.B28;
    sbit  FMSZ2_SPI2_CTAR_SLAVE_bit at SPI2_CTAR_SLAVE.B29;
    sbit  FMSZ3_SPI2_CTAR_SLAVE_bit at SPI2_CTAR_SLAVE.B30;

sfr unsigned long   volatile SPI2_SR              absolute 0x400AC02C;
    sbit  POPNXTPTR0_SPI2_SR_bit at SPI2_SR.B0;
    sbit  POPNXTPTR1_SPI2_SR_bit at SPI2_SR.B1;
    sbit  POPNXTPTR2_SPI2_SR_bit at SPI2_SR.B2;
    sbit  POPNXTPTR3_SPI2_SR_bit at SPI2_SR.B3;
    sbit  RXCTR0_SPI2_SR_bit at SPI2_SR.B4;
    sbit  RXCTR1_SPI2_SR_bit at SPI2_SR.B5;
    sbit  RXCTR2_SPI2_SR_bit at SPI2_SR.B6;
    sbit  RXCTR3_SPI2_SR_bit at SPI2_SR.B7;
    sbit  TXNXTPTR0_SPI2_SR_bit at SPI2_SR.B8;
    sbit  TXNXTPTR1_SPI2_SR_bit at SPI2_SR.B9;
    sbit  TXNXTPTR2_SPI2_SR_bit at SPI2_SR.B10;
    sbit  TXNXTPTR3_SPI2_SR_bit at SPI2_SR.B11;
    sbit  TXCTR0_SPI2_SR_bit at SPI2_SR.B12;
    sbit  TXCTR1_SPI2_SR_bit at SPI2_SR.B13;
    sbit  TXCTR2_SPI2_SR_bit at SPI2_SR.B14;
    sbit  TXCTR3_SPI2_SR_bit at SPI2_SR.B15;
    sbit  RFDF_SPI2_SR_bit at SPI2_SR.B17;
    sbit  RFOF_SPI2_SR_bit at SPI2_SR.B19;
    sbit  TFFF_SPI2_SR_bit at SPI2_SR.B25;
    sbit  TFUF_SPI2_SR_bit at SPI2_SR.B27;
    sbit  EOQF_SPI2_SR_bit at SPI2_SR.B28;
    sbit  TXRXS_SPI2_SR_bit at SPI2_SR.B30;
    sbit  TCF_SPI2_SR_bit at SPI2_SR.B31;

sfr unsigned long   volatile SPI2_RSER            absolute 0x400AC030;
    sbit  RFDF_DIRS_SPI2_RSER_bit at SPI2_RSER.B16;
    sbit  RFDF_RE_SPI2_RSER_bit at SPI2_RSER.B17;
    sbit  RFOF_RE_SPI2_RSER_bit at SPI2_RSER.B19;
    sbit  TFFF_DIRS_SPI2_RSER_bit at SPI2_RSER.B24;
    sbit  TFFF_RE_SPI2_RSER_bit at SPI2_RSER.B25;
    sbit  TFUF_RE_SPI2_RSER_bit at SPI2_RSER.B27;
    sbit  EOQF_RE_SPI2_RSER_bit at SPI2_RSER.B28;
    sbit  TCF_RE_SPI2_RSER_bit at SPI2_RSER.B31;

sfr unsigned long   volatile SPI2_PUSHR           absolute 0x400AC034;
    sbit  TXDATA0_SPI2_PUSHR_bit at SPI2_PUSHR.B0;
    sbit  TXDATA1_SPI2_PUSHR_bit at SPI2_PUSHR.B1;
    sbit  TXDATA2_SPI2_PUSHR_bit at SPI2_PUSHR.B2;
    sbit  TXDATA3_SPI2_PUSHR_bit at SPI2_PUSHR.B3;
    sbit  TXDATA4_SPI2_PUSHR_bit at SPI2_PUSHR.B4;
    sbit  TXDATA5_SPI2_PUSHR_bit at SPI2_PUSHR.B5;
    sbit  TXDATA6_SPI2_PUSHR_bit at SPI2_PUSHR.B6;
    sbit  TXDATA7_SPI2_PUSHR_bit at SPI2_PUSHR.B7;
    sbit  TXDATA8_SPI2_PUSHR_bit at SPI2_PUSHR.B8;
    sbit  TXDATA9_SPI2_PUSHR_bit at SPI2_PUSHR.B9;
    sbit  TXDATA10_SPI2_PUSHR_bit at SPI2_PUSHR.B10;
    sbit  TXDATA11_SPI2_PUSHR_bit at SPI2_PUSHR.B11;
    sbit  TXDATA12_SPI2_PUSHR_bit at SPI2_PUSHR.B12;
    sbit  TXDATA13_SPI2_PUSHR_bit at SPI2_PUSHR.B13;
    sbit  TXDATA14_SPI2_PUSHR_bit at SPI2_PUSHR.B14;
    sbit  TXDATA15_SPI2_PUSHR_bit at SPI2_PUSHR.B15;
    sbit  PCS0_SPI2_PUSHR_bit at SPI2_PUSHR.B16;
    sbit  PCS1_SPI2_PUSHR_bit at SPI2_PUSHR.B17;
    sbit  PCS2_SPI2_PUSHR_bit at SPI2_PUSHR.B18;
    sbit  PCS3_SPI2_PUSHR_bit at SPI2_PUSHR.B19;
    sbit  PCS4_SPI2_PUSHR_bit at SPI2_PUSHR.B20;
    sbit  PCS5_SPI2_PUSHR_bit at SPI2_PUSHR.B21;
    sbit  CTCNT_SPI2_PUSHR_bit at SPI2_PUSHR.B26;
    sbit  EOQ_SPI2_PUSHR_bit at SPI2_PUSHR.B27;
    sbit  CTAS0_SPI2_PUSHR_bit at SPI2_PUSHR.B28;
    sbit  CTAS1_SPI2_PUSHR_bit at SPI2_PUSHR.B29;
    sbit  CTAS2_SPI2_PUSHR_bit at SPI2_PUSHR.B30;
    sbit  CONT_SPI2_PUSHR_bit at SPI2_PUSHR.B31;

sfr unsigned long   volatile SPI2_PUSHR_SLAVE     absolute 0x400AC034;
    sbit  TXDATA0_SPI2_PUSHR_SLAVE_bit at SPI2_PUSHR_SLAVE.B0;
    sbit  TXDATA1_SPI2_PUSHR_SLAVE_bit at SPI2_PUSHR_SLAVE.B1;
    sbit  TXDATA2_SPI2_PUSHR_SLAVE_bit at SPI2_PUSHR_SLAVE.B2;
    sbit  TXDATA3_SPI2_PUSHR_SLAVE_bit at SPI2_PUSHR_SLAVE.B3;
    sbit  TXDATA4_SPI2_PUSHR_SLAVE_bit at SPI2_PUSHR_SLAVE.B4;
    sbit  TXDATA5_SPI2_PUSHR_SLAVE_bit at SPI2_PUSHR_SLAVE.B5;
    sbit  TXDATA6_SPI2_PUSHR_SLAVE_bit at SPI2_PUSHR_SLAVE.B6;
    sbit  TXDATA7_SPI2_PUSHR_SLAVE_bit at SPI2_PUSHR_SLAVE.B7;
    sbit  TXDATA8_SPI2_PUSHR_SLAVE_bit at SPI2_PUSHR_SLAVE.B8;
    sbit  TXDATA9_SPI2_PUSHR_SLAVE_bit at SPI2_PUSHR_SLAVE.B9;
    sbit  TXDATA10_SPI2_PUSHR_SLAVE_bit at SPI2_PUSHR_SLAVE.B10;
    sbit  TXDATA11_SPI2_PUSHR_SLAVE_bit at SPI2_PUSHR_SLAVE.B11;
    sbit  TXDATA12_SPI2_PUSHR_SLAVE_bit at SPI2_PUSHR_SLAVE.B12;
    sbit  TXDATA13_SPI2_PUSHR_SLAVE_bit at SPI2_PUSHR_SLAVE.B13;
    sbit  TXDATA14_SPI2_PUSHR_SLAVE_bit at SPI2_PUSHR_SLAVE.B14;
    sbit  TXDATA15_SPI2_PUSHR_SLAVE_bit at SPI2_PUSHR_SLAVE.B15;

sfr unsigned long   volatile SPI2_POPR            absolute 0x400AC038;
    sbit  RXDATA0_SPI2_POPR_bit at SPI2_POPR.B0;
    sbit  RXDATA1_SPI2_POPR_bit at SPI2_POPR.B1;
    sbit  RXDATA2_SPI2_POPR_bit at SPI2_POPR.B2;
    sbit  RXDATA3_SPI2_POPR_bit at SPI2_POPR.B3;
    sbit  RXDATA4_SPI2_POPR_bit at SPI2_POPR.B4;
    sbit  RXDATA5_SPI2_POPR_bit at SPI2_POPR.B5;
    sbit  RXDATA6_SPI2_POPR_bit at SPI2_POPR.B6;
    sbit  RXDATA7_SPI2_POPR_bit at SPI2_POPR.B7;
    sbit  RXDATA8_SPI2_POPR_bit at SPI2_POPR.B8;
    sbit  RXDATA9_SPI2_POPR_bit at SPI2_POPR.B9;
    sbit  RXDATA10_SPI2_POPR_bit at SPI2_POPR.B10;
    sbit  RXDATA11_SPI2_POPR_bit at SPI2_POPR.B11;
    sbit  RXDATA12_SPI2_POPR_bit at SPI2_POPR.B12;
    sbit  RXDATA13_SPI2_POPR_bit at SPI2_POPR.B13;
    sbit  RXDATA14_SPI2_POPR_bit at SPI2_POPR.B14;
    sbit  RXDATA15_SPI2_POPR_bit at SPI2_POPR.B15;
    sbit  RXDATA16_SPI2_POPR_bit at SPI2_POPR.B16;
    sbit  RXDATA17_SPI2_POPR_bit at SPI2_POPR.B17;
    sbit  RXDATA18_SPI2_POPR_bit at SPI2_POPR.B18;
    sbit  RXDATA19_SPI2_POPR_bit at SPI2_POPR.B19;
    sbit  RXDATA20_SPI2_POPR_bit at SPI2_POPR.B20;
    sbit  RXDATA21_SPI2_POPR_bit at SPI2_POPR.B21;
    sbit  RXDATA22_SPI2_POPR_bit at SPI2_POPR.B22;
    sbit  RXDATA23_SPI2_POPR_bit at SPI2_POPR.B23;
    sbit  RXDATA24_SPI2_POPR_bit at SPI2_POPR.B24;
    sbit  RXDATA25_SPI2_POPR_bit at SPI2_POPR.B25;
    sbit  RXDATA26_SPI2_POPR_bit at SPI2_POPR.B26;
    sbit  RXDATA27_SPI2_POPR_bit at SPI2_POPR.B27;
    sbit  RXDATA28_SPI2_POPR_bit at SPI2_POPR.B28;
    sbit  RXDATA29_SPI2_POPR_bit at SPI2_POPR.B29;
    sbit  RXDATA30_SPI2_POPR_bit at SPI2_POPR.B30;
    sbit  RXDATA31_SPI2_POPR_bit at SPI2_POPR.B31;

sfr unsigned long   volatile SPI2_TXFR0           absolute 0x400AC03C;
    sbit  TXDATA0_SPI2_TXFR0_bit at SPI2_TXFR0.B0;
    sbit  TXDATA1_SPI2_TXFR0_bit at SPI2_TXFR0.B1;
    sbit  TXDATA2_SPI2_TXFR0_bit at SPI2_TXFR0.B2;
    sbit  TXDATA3_SPI2_TXFR0_bit at SPI2_TXFR0.B3;
    sbit  TXDATA4_SPI2_TXFR0_bit at SPI2_TXFR0.B4;
    sbit  TXDATA5_SPI2_TXFR0_bit at SPI2_TXFR0.B5;
    sbit  TXDATA6_SPI2_TXFR0_bit at SPI2_TXFR0.B6;
    sbit  TXDATA7_SPI2_TXFR0_bit at SPI2_TXFR0.B7;
    sbit  TXDATA8_SPI2_TXFR0_bit at SPI2_TXFR0.B8;
    sbit  TXDATA9_SPI2_TXFR0_bit at SPI2_TXFR0.B9;
    sbit  TXDATA10_SPI2_TXFR0_bit at SPI2_TXFR0.B10;
    sbit  TXDATA11_SPI2_TXFR0_bit at SPI2_TXFR0.B11;
    sbit  TXDATA12_SPI2_TXFR0_bit at SPI2_TXFR0.B12;
    sbit  TXDATA13_SPI2_TXFR0_bit at SPI2_TXFR0.B13;
    sbit  TXDATA14_SPI2_TXFR0_bit at SPI2_TXFR0.B14;
    sbit  TXDATA15_SPI2_TXFR0_bit at SPI2_TXFR0.B15;
    sbit  TXCMD_TXDATA0_SPI2_TXFR0_bit at SPI2_TXFR0.B16;
    sbit  TXCMD_TXDATA1_SPI2_TXFR0_bit at SPI2_TXFR0.B17;
    sbit  TXCMD_TXDATA2_SPI2_TXFR0_bit at SPI2_TXFR0.B18;
    sbit  TXCMD_TXDATA3_SPI2_TXFR0_bit at SPI2_TXFR0.B19;
    sbit  TXCMD_TXDATA4_SPI2_TXFR0_bit at SPI2_TXFR0.B20;
    sbit  TXCMD_TXDATA5_SPI2_TXFR0_bit at SPI2_TXFR0.B21;
    sbit  TXCMD_TXDATA6_SPI2_TXFR0_bit at SPI2_TXFR0.B22;
    sbit  TXCMD_TXDATA7_SPI2_TXFR0_bit at SPI2_TXFR0.B23;
    sbit  TXCMD_TXDATA8_SPI2_TXFR0_bit at SPI2_TXFR0.B24;
    sbit  TXCMD_TXDATA9_SPI2_TXFR0_bit at SPI2_TXFR0.B25;
    sbit  TXCMD_TXDATA10_SPI2_TXFR0_bit at SPI2_TXFR0.B26;
    sbit  TXCMD_TXDATA11_SPI2_TXFR0_bit at SPI2_TXFR0.B27;
    sbit  TXCMD_TXDATA12_SPI2_TXFR0_bit at SPI2_TXFR0.B28;
    sbit  TXCMD_TXDATA13_SPI2_TXFR0_bit at SPI2_TXFR0.B29;
    sbit  TXCMD_TXDATA14_SPI2_TXFR0_bit at SPI2_TXFR0.B30;
    sbit  TXCMD_TXDATA15_SPI2_TXFR0_bit at SPI2_TXFR0.B31;

sfr unsigned long   volatile SPI2_TXFR1           absolute 0x400AC040;
    sbit  TXDATA0_SPI2_TXFR1_bit at SPI2_TXFR1.B0;
    sbit  TXDATA1_SPI2_TXFR1_bit at SPI2_TXFR1.B1;
    sbit  TXDATA2_SPI2_TXFR1_bit at SPI2_TXFR1.B2;
    sbit  TXDATA3_SPI2_TXFR1_bit at SPI2_TXFR1.B3;
    sbit  TXDATA4_SPI2_TXFR1_bit at SPI2_TXFR1.B4;
    sbit  TXDATA5_SPI2_TXFR1_bit at SPI2_TXFR1.B5;
    sbit  TXDATA6_SPI2_TXFR1_bit at SPI2_TXFR1.B6;
    sbit  TXDATA7_SPI2_TXFR1_bit at SPI2_TXFR1.B7;
    sbit  TXDATA8_SPI2_TXFR1_bit at SPI2_TXFR1.B8;
    sbit  TXDATA9_SPI2_TXFR1_bit at SPI2_TXFR1.B9;
    sbit  TXDATA10_SPI2_TXFR1_bit at SPI2_TXFR1.B10;
    sbit  TXDATA11_SPI2_TXFR1_bit at SPI2_TXFR1.B11;
    sbit  TXDATA12_SPI2_TXFR1_bit at SPI2_TXFR1.B12;
    sbit  TXDATA13_SPI2_TXFR1_bit at SPI2_TXFR1.B13;
    sbit  TXDATA14_SPI2_TXFR1_bit at SPI2_TXFR1.B14;
    sbit  TXDATA15_SPI2_TXFR1_bit at SPI2_TXFR1.B15;
    sbit  TXCMD_TXDATA0_SPI2_TXFR1_bit at SPI2_TXFR1.B16;
    sbit  TXCMD_TXDATA1_SPI2_TXFR1_bit at SPI2_TXFR1.B17;
    sbit  TXCMD_TXDATA2_SPI2_TXFR1_bit at SPI2_TXFR1.B18;
    sbit  TXCMD_TXDATA3_SPI2_TXFR1_bit at SPI2_TXFR1.B19;
    sbit  TXCMD_TXDATA4_SPI2_TXFR1_bit at SPI2_TXFR1.B20;
    sbit  TXCMD_TXDATA5_SPI2_TXFR1_bit at SPI2_TXFR1.B21;
    sbit  TXCMD_TXDATA6_SPI2_TXFR1_bit at SPI2_TXFR1.B22;
    sbit  TXCMD_TXDATA7_SPI2_TXFR1_bit at SPI2_TXFR1.B23;
    sbit  TXCMD_TXDATA8_SPI2_TXFR1_bit at SPI2_TXFR1.B24;
    sbit  TXCMD_TXDATA9_SPI2_TXFR1_bit at SPI2_TXFR1.B25;
    sbit  TXCMD_TXDATA10_SPI2_TXFR1_bit at SPI2_TXFR1.B26;
    sbit  TXCMD_TXDATA11_SPI2_TXFR1_bit at SPI2_TXFR1.B27;
    sbit  TXCMD_TXDATA12_SPI2_TXFR1_bit at SPI2_TXFR1.B28;
    sbit  TXCMD_TXDATA13_SPI2_TXFR1_bit at SPI2_TXFR1.B29;
    sbit  TXCMD_TXDATA14_SPI2_TXFR1_bit at SPI2_TXFR1.B30;
    sbit  TXCMD_TXDATA15_SPI2_TXFR1_bit at SPI2_TXFR1.B31;

sfr unsigned long   volatile SPI2_TXFR2           absolute 0x400AC044;
    sbit  TXDATA0_SPI2_TXFR2_bit at SPI2_TXFR2.B0;
    sbit  TXDATA1_SPI2_TXFR2_bit at SPI2_TXFR2.B1;
    sbit  TXDATA2_SPI2_TXFR2_bit at SPI2_TXFR2.B2;
    sbit  TXDATA3_SPI2_TXFR2_bit at SPI2_TXFR2.B3;
    sbit  TXDATA4_SPI2_TXFR2_bit at SPI2_TXFR2.B4;
    sbit  TXDATA5_SPI2_TXFR2_bit at SPI2_TXFR2.B5;
    sbit  TXDATA6_SPI2_TXFR2_bit at SPI2_TXFR2.B6;
    sbit  TXDATA7_SPI2_TXFR2_bit at SPI2_TXFR2.B7;
    sbit  TXDATA8_SPI2_TXFR2_bit at SPI2_TXFR2.B8;
    sbit  TXDATA9_SPI2_TXFR2_bit at SPI2_TXFR2.B9;
    sbit  TXDATA10_SPI2_TXFR2_bit at SPI2_TXFR2.B10;
    sbit  TXDATA11_SPI2_TXFR2_bit at SPI2_TXFR2.B11;
    sbit  TXDATA12_SPI2_TXFR2_bit at SPI2_TXFR2.B12;
    sbit  TXDATA13_SPI2_TXFR2_bit at SPI2_TXFR2.B13;
    sbit  TXDATA14_SPI2_TXFR2_bit at SPI2_TXFR2.B14;
    sbit  TXDATA15_SPI2_TXFR2_bit at SPI2_TXFR2.B15;
    sbit  TXCMD_TXDATA0_SPI2_TXFR2_bit at SPI2_TXFR2.B16;
    sbit  TXCMD_TXDATA1_SPI2_TXFR2_bit at SPI2_TXFR2.B17;
    sbit  TXCMD_TXDATA2_SPI2_TXFR2_bit at SPI2_TXFR2.B18;
    sbit  TXCMD_TXDATA3_SPI2_TXFR2_bit at SPI2_TXFR2.B19;
    sbit  TXCMD_TXDATA4_SPI2_TXFR2_bit at SPI2_TXFR2.B20;
    sbit  TXCMD_TXDATA5_SPI2_TXFR2_bit at SPI2_TXFR2.B21;
    sbit  TXCMD_TXDATA6_SPI2_TXFR2_bit at SPI2_TXFR2.B22;
    sbit  TXCMD_TXDATA7_SPI2_TXFR2_bit at SPI2_TXFR2.B23;
    sbit  TXCMD_TXDATA8_SPI2_TXFR2_bit at SPI2_TXFR2.B24;
    sbit  TXCMD_TXDATA9_SPI2_TXFR2_bit at SPI2_TXFR2.B25;
    sbit  TXCMD_TXDATA10_SPI2_TXFR2_bit at SPI2_TXFR2.B26;
    sbit  TXCMD_TXDATA11_SPI2_TXFR2_bit at SPI2_TXFR2.B27;
    sbit  TXCMD_TXDATA12_SPI2_TXFR2_bit at SPI2_TXFR2.B28;
    sbit  TXCMD_TXDATA13_SPI2_TXFR2_bit at SPI2_TXFR2.B29;
    sbit  TXCMD_TXDATA14_SPI2_TXFR2_bit at SPI2_TXFR2.B30;
    sbit  TXCMD_TXDATA15_SPI2_TXFR2_bit at SPI2_TXFR2.B31;

sfr unsigned long   volatile SPI2_TXFR3           absolute 0x400AC048;
    sbit  TXDATA0_SPI2_TXFR3_bit at SPI2_TXFR3.B0;
    sbit  TXDATA1_SPI2_TXFR3_bit at SPI2_TXFR3.B1;
    sbit  TXDATA2_SPI2_TXFR3_bit at SPI2_TXFR3.B2;
    sbit  TXDATA3_SPI2_TXFR3_bit at SPI2_TXFR3.B3;
    sbit  TXDATA4_SPI2_TXFR3_bit at SPI2_TXFR3.B4;
    sbit  TXDATA5_SPI2_TXFR3_bit at SPI2_TXFR3.B5;
    sbit  TXDATA6_SPI2_TXFR3_bit at SPI2_TXFR3.B6;
    sbit  TXDATA7_SPI2_TXFR3_bit at SPI2_TXFR3.B7;
    sbit  TXDATA8_SPI2_TXFR3_bit at SPI2_TXFR3.B8;
    sbit  TXDATA9_SPI2_TXFR3_bit at SPI2_TXFR3.B9;
    sbit  TXDATA10_SPI2_TXFR3_bit at SPI2_TXFR3.B10;
    sbit  TXDATA11_SPI2_TXFR3_bit at SPI2_TXFR3.B11;
    sbit  TXDATA12_SPI2_TXFR3_bit at SPI2_TXFR3.B12;
    sbit  TXDATA13_SPI2_TXFR3_bit at SPI2_TXFR3.B13;
    sbit  TXDATA14_SPI2_TXFR3_bit at SPI2_TXFR3.B14;
    sbit  TXDATA15_SPI2_TXFR3_bit at SPI2_TXFR3.B15;
    sbit  TXCMD_TXDATA0_SPI2_TXFR3_bit at SPI2_TXFR3.B16;
    sbit  TXCMD_TXDATA1_SPI2_TXFR3_bit at SPI2_TXFR3.B17;
    sbit  TXCMD_TXDATA2_SPI2_TXFR3_bit at SPI2_TXFR3.B18;
    sbit  TXCMD_TXDATA3_SPI2_TXFR3_bit at SPI2_TXFR3.B19;
    sbit  TXCMD_TXDATA4_SPI2_TXFR3_bit at SPI2_TXFR3.B20;
    sbit  TXCMD_TXDATA5_SPI2_TXFR3_bit at SPI2_TXFR3.B21;
    sbit  TXCMD_TXDATA6_SPI2_TXFR3_bit at SPI2_TXFR3.B22;
    sbit  TXCMD_TXDATA7_SPI2_TXFR3_bit at SPI2_TXFR3.B23;
    sbit  TXCMD_TXDATA8_SPI2_TXFR3_bit at SPI2_TXFR3.B24;
    sbit  TXCMD_TXDATA9_SPI2_TXFR3_bit at SPI2_TXFR3.B25;
    sbit  TXCMD_TXDATA10_SPI2_TXFR3_bit at SPI2_TXFR3.B26;
    sbit  TXCMD_TXDATA11_SPI2_TXFR3_bit at SPI2_TXFR3.B27;
    sbit  TXCMD_TXDATA12_SPI2_TXFR3_bit at SPI2_TXFR3.B28;
    sbit  TXCMD_TXDATA13_SPI2_TXFR3_bit at SPI2_TXFR3.B29;
    sbit  TXCMD_TXDATA14_SPI2_TXFR3_bit at SPI2_TXFR3.B30;
    sbit  TXCMD_TXDATA15_SPI2_TXFR3_bit at SPI2_TXFR3.B31;

sfr unsigned long   volatile SPI2_RXFR0           absolute 0x400AC07C;
    sbit  RXDATA0_SPI2_RXFR0_bit at SPI2_RXFR0.B0;
    sbit  RXDATA1_SPI2_RXFR0_bit at SPI2_RXFR0.B1;
    sbit  RXDATA2_SPI2_RXFR0_bit at SPI2_RXFR0.B2;
    sbit  RXDATA3_SPI2_RXFR0_bit at SPI2_RXFR0.B3;
    sbit  RXDATA4_SPI2_RXFR0_bit at SPI2_RXFR0.B4;
    sbit  RXDATA5_SPI2_RXFR0_bit at SPI2_RXFR0.B5;
    sbit  RXDATA6_SPI2_RXFR0_bit at SPI2_RXFR0.B6;
    sbit  RXDATA7_SPI2_RXFR0_bit at SPI2_RXFR0.B7;
    sbit  RXDATA8_SPI2_RXFR0_bit at SPI2_RXFR0.B8;
    sbit  RXDATA9_SPI2_RXFR0_bit at SPI2_RXFR0.B9;
    sbit  RXDATA10_SPI2_RXFR0_bit at SPI2_RXFR0.B10;
    sbit  RXDATA11_SPI2_RXFR0_bit at SPI2_RXFR0.B11;
    sbit  RXDATA12_SPI2_RXFR0_bit at SPI2_RXFR0.B12;
    sbit  RXDATA13_SPI2_RXFR0_bit at SPI2_RXFR0.B13;
    sbit  RXDATA14_SPI2_RXFR0_bit at SPI2_RXFR0.B14;
    sbit  RXDATA15_SPI2_RXFR0_bit at SPI2_RXFR0.B15;
    sbit  RXDATA16_SPI2_RXFR0_bit at SPI2_RXFR0.B16;
    sbit  RXDATA17_SPI2_RXFR0_bit at SPI2_RXFR0.B17;
    sbit  RXDATA18_SPI2_RXFR0_bit at SPI2_RXFR0.B18;
    sbit  RXDATA19_SPI2_RXFR0_bit at SPI2_RXFR0.B19;
    sbit  RXDATA20_SPI2_RXFR0_bit at SPI2_RXFR0.B20;
    sbit  RXDATA21_SPI2_RXFR0_bit at SPI2_RXFR0.B21;
    sbit  RXDATA22_SPI2_RXFR0_bit at SPI2_RXFR0.B22;
    sbit  RXDATA23_SPI2_RXFR0_bit at SPI2_RXFR0.B23;
    sbit  RXDATA24_SPI2_RXFR0_bit at SPI2_RXFR0.B24;
    sbit  RXDATA25_SPI2_RXFR0_bit at SPI2_RXFR0.B25;
    sbit  RXDATA26_SPI2_RXFR0_bit at SPI2_RXFR0.B26;
    sbit  RXDATA27_SPI2_RXFR0_bit at SPI2_RXFR0.B27;
    sbit  RXDATA28_SPI2_RXFR0_bit at SPI2_RXFR0.B28;
    sbit  RXDATA29_SPI2_RXFR0_bit at SPI2_RXFR0.B29;
    sbit  RXDATA30_SPI2_RXFR0_bit at SPI2_RXFR0.B30;
    sbit  RXDATA31_SPI2_RXFR0_bit at SPI2_RXFR0.B31;

sfr unsigned long   volatile SPI2_RXFR1           absolute 0x400AC080;
    sbit  RXDATA0_SPI2_RXFR1_bit at SPI2_RXFR1.B0;
    sbit  RXDATA1_SPI2_RXFR1_bit at SPI2_RXFR1.B1;
    sbit  RXDATA2_SPI2_RXFR1_bit at SPI2_RXFR1.B2;
    sbit  RXDATA3_SPI2_RXFR1_bit at SPI2_RXFR1.B3;
    sbit  RXDATA4_SPI2_RXFR1_bit at SPI2_RXFR1.B4;
    sbit  RXDATA5_SPI2_RXFR1_bit at SPI2_RXFR1.B5;
    sbit  RXDATA6_SPI2_RXFR1_bit at SPI2_RXFR1.B6;
    sbit  RXDATA7_SPI2_RXFR1_bit at SPI2_RXFR1.B7;
    sbit  RXDATA8_SPI2_RXFR1_bit at SPI2_RXFR1.B8;
    sbit  RXDATA9_SPI2_RXFR1_bit at SPI2_RXFR1.B9;
    sbit  RXDATA10_SPI2_RXFR1_bit at SPI2_RXFR1.B10;
    sbit  RXDATA11_SPI2_RXFR1_bit at SPI2_RXFR1.B11;
    sbit  RXDATA12_SPI2_RXFR1_bit at SPI2_RXFR1.B12;
    sbit  RXDATA13_SPI2_RXFR1_bit at SPI2_RXFR1.B13;
    sbit  RXDATA14_SPI2_RXFR1_bit at SPI2_RXFR1.B14;
    sbit  RXDATA15_SPI2_RXFR1_bit at SPI2_RXFR1.B15;
    sbit  RXDATA16_SPI2_RXFR1_bit at SPI2_RXFR1.B16;
    sbit  RXDATA17_SPI2_RXFR1_bit at SPI2_RXFR1.B17;
    sbit  RXDATA18_SPI2_RXFR1_bit at SPI2_RXFR1.B18;
    sbit  RXDATA19_SPI2_RXFR1_bit at SPI2_RXFR1.B19;
    sbit  RXDATA20_SPI2_RXFR1_bit at SPI2_RXFR1.B20;
    sbit  RXDATA21_SPI2_RXFR1_bit at SPI2_RXFR1.B21;
    sbit  RXDATA22_SPI2_RXFR1_bit at SPI2_RXFR1.B22;
    sbit  RXDATA23_SPI2_RXFR1_bit at SPI2_RXFR1.B23;
    sbit  RXDATA24_SPI2_RXFR1_bit at SPI2_RXFR1.B24;
    sbit  RXDATA25_SPI2_RXFR1_bit at SPI2_RXFR1.B25;
    sbit  RXDATA26_SPI2_RXFR1_bit at SPI2_RXFR1.B26;
    sbit  RXDATA27_SPI2_RXFR1_bit at SPI2_RXFR1.B27;
    sbit  RXDATA28_SPI2_RXFR1_bit at SPI2_RXFR1.B28;
    sbit  RXDATA29_SPI2_RXFR1_bit at SPI2_RXFR1.B29;
    sbit  RXDATA30_SPI2_RXFR1_bit at SPI2_RXFR1.B30;
    sbit  RXDATA31_SPI2_RXFR1_bit at SPI2_RXFR1.B31;

sfr unsigned long   volatile SPI2_RXFR2           absolute 0x400AC084;
    sbit  RXDATA0_SPI2_RXFR2_bit at SPI2_RXFR2.B0;
    sbit  RXDATA1_SPI2_RXFR2_bit at SPI2_RXFR2.B1;
    sbit  RXDATA2_SPI2_RXFR2_bit at SPI2_RXFR2.B2;
    sbit  RXDATA3_SPI2_RXFR2_bit at SPI2_RXFR2.B3;
    sbit  RXDATA4_SPI2_RXFR2_bit at SPI2_RXFR2.B4;
    sbit  RXDATA5_SPI2_RXFR2_bit at SPI2_RXFR2.B5;
    sbit  RXDATA6_SPI2_RXFR2_bit at SPI2_RXFR2.B6;
    sbit  RXDATA7_SPI2_RXFR2_bit at SPI2_RXFR2.B7;
    sbit  RXDATA8_SPI2_RXFR2_bit at SPI2_RXFR2.B8;
    sbit  RXDATA9_SPI2_RXFR2_bit at SPI2_RXFR2.B9;
    sbit  RXDATA10_SPI2_RXFR2_bit at SPI2_RXFR2.B10;
    sbit  RXDATA11_SPI2_RXFR2_bit at SPI2_RXFR2.B11;
    sbit  RXDATA12_SPI2_RXFR2_bit at SPI2_RXFR2.B12;
    sbit  RXDATA13_SPI2_RXFR2_bit at SPI2_RXFR2.B13;
    sbit  RXDATA14_SPI2_RXFR2_bit at SPI2_RXFR2.B14;
    sbit  RXDATA15_SPI2_RXFR2_bit at SPI2_RXFR2.B15;
    sbit  RXDATA16_SPI2_RXFR2_bit at SPI2_RXFR2.B16;
    sbit  RXDATA17_SPI2_RXFR2_bit at SPI2_RXFR2.B17;
    sbit  RXDATA18_SPI2_RXFR2_bit at SPI2_RXFR2.B18;
    sbit  RXDATA19_SPI2_RXFR2_bit at SPI2_RXFR2.B19;
    sbit  RXDATA20_SPI2_RXFR2_bit at SPI2_RXFR2.B20;
    sbit  RXDATA21_SPI2_RXFR2_bit at SPI2_RXFR2.B21;
    sbit  RXDATA22_SPI2_RXFR2_bit at SPI2_RXFR2.B22;
    sbit  RXDATA23_SPI2_RXFR2_bit at SPI2_RXFR2.B23;
    sbit  RXDATA24_SPI2_RXFR2_bit at SPI2_RXFR2.B24;
    sbit  RXDATA25_SPI2_RXFR2_bit at SPI2_RXFR2.B25;
    sbit  RXDATA26_SPI2_RXFR2_bit at SPI2_RXFR2.B26;
    sbit  RXDATA27_SPI2_RXFR2_bit at SPI2_RXFR2.B27;
    sbit  RXDATA28_SPI2_RXFR2_bit at SPI2_RXFR2.B28;
    sbit  RXDATA29_SPI2_RXFR2_bit at SPI2_RXFR2.B29;
    sbit  RXDATA30_SPI2_RXFR2_bit at SPI2_RXFR2.B30;
    sbit  RXDATA31_SPI2_RXFR2_bit at SPI2_RXFR2.B31;

sfr unsigned long   volatile SPI2_RXFR3           absolute 0x400AC088;
    sbit  RXDATA0_SPI2_RXFR3_bit at SPI2_RXFR3.B0;
    sbit  RXDATA1_SPI2_RXFR3_bit at SPI2_RXFR3.B1;
    sbit  RXDATA2_SPI2_RXFR3_bit at SPI2_RXFR3.B2;
    sbit  RXDATA3_SPI2_RXFR3_bit at SPI2_RXFR3.B3;
    sbit  RXDATA4_SPI2_RXFR3_bit at SPI2_RXFR3.B4;
    sbit  RXDATA5_SPI2_RXFR3_bit at SPI2_RXFR3.B5;
    sbit  RXDATA6_SPI2_RXFR3_bit at SPI2_RXFR3.B6;
    sbit  RXDATA7_SPI2_RXFR3_bit at SPI2_RXFR3.B7;
    sbit  RXDATA8_SPI2_RXFR3_bit at SPI2_RXFR3.B8;
    sbit  RXDATA9_SPI2_RXFR3_bit at SPI2_RXFR3.B9;
    sbit  RXDATA10_SPI2_RXFR3_bit at SPI2_RXFR3.B10;
    sbit  RXDATA11_SPI2_RXFR3_bit at SPI2_RXFR3.B11;
    sbit  RXDATA12_SPI2_RXFR3_bit at SPI2_RXFR3.B12;
    sbit  RXDATA13_SPI2_RXFR3_bit at SPI2_RXFR3.B13;
    sbit  RXDATA14_SPI2_RXFR3_bit at SPI2_RXFR3.B14;
    sbit  RXDATA15_SPI2_RXFR3_bit at SPI2_RXFR3.B15;
    sbit  RXDATA16_SPI2_RXFR3_bit at SPI2_RXFR3.B16;
    sbit  RXDATA17_SPI2_RXFR3_bit at SPI2_RXFR3.B17;
    sbit  RXDATA18_SPI2_RXFR3_bit at SPI2_RXFR3.B18;
    sbit  RXDATA19_SPI2_RXFR3_bit at SPI2_RXFR3.B19;
    sbit  RXDATA20_SPI2_RXFR3_bit at SPI2_RXFR3.B20;
    sbit  RXDATA21_SPI2_RXFR3_bit at SPI2_RXFR3.B21;
    sbit  RXDATA22_SPI2_RXFR3_bit at SPI2_RXFR3.B22;
    sbit  RXDATA23_SPI2_RXFR3_bit at SPI2_RXFR3.B23;
    sbit  RXDATA24_SPI2_RXFR3_bit at SPI2_RXFR3.B24;
    sbit  RXDATA25_SPI2_RXFR3_bit at SPI2_RXFR3.B25;
    sbit  RXDATA26_SPI2_RXFR3_bit at SPI2_RXFR3.B26;
    sbit  RXDATA27_SPI2_RXFR3_bit at SPI2_RXFR3.B27;
    sbit  RXDATA28_SPI2_RXFR3_bit at SPI2_RXFR3.B28;
    sbit  RXDATA29_SPI2_RXFR3_bit at SPI2_RXFR3.B29;
    sbit  RXDATA30_SPI2_RXFR3_bit at SPI2_RXFR3.B30;
    sbit  RXDATA31_SPI2_RXFR3_bit at SPI2_RXFR3.B31;

sfr unsigned long   volatile I2S0_TCSR            absolute 0x4002F000;
    const register unsigned short int FRDE = 0;
    sbit  FRDE_bit at I2S0_TCSR.B0;
    const register unsigned short int FWDE = 1;
    sbit  FWDE_bit at I2S0_TCSR.B1;
    const register unsigned short int FRIE = 8;
    sbit  FRIE_bit at I2S0_TCSR.B8;
    const register unsigned short int FWIE = 9;
    sbit  FWIE_bit at I2S0_TCSR.B9;
    const register unsigned short int FEIE = 10;
    sbit  FEIE_bit at I2S0_TCSR.B10;
    const register unsigned short int SEIE = 11;
    sbit  SEIE_bit at I2S0_TCSR.B11;
    const register unsigned short int WSIE = 12;
    sbit  WSIE_bit at I2S0_TCSR.B12;
    const register unsigned short int FRF = 16;
    sbit  FRF_bit at I2S0_TCSR.B16;
    const register unsigned short int FWF = 17;
    sbit  FWF_bit at I2S0_TCSR.B17;
    const register unsigned short int FEF = 18;
    sbit  FEF_bit at I2S0_TCSR.B18;
    const register unsigned short int SEF = 19;
    sbit  SEF_bit at I2S0_TCSR.B19;
    const register unsigned short int WSF = 20;
    sbit  WSF_bit at I2S0_TCSR.B20;
    const register unsigned short int SR = 24;
    sbit  SR_bit at I2S0_TCSR.B24;
    const register unsigned short int FR = 25;
    sbit  FR_bit at I2S0_TCSR.B25;
    const register unsigned short int BCE = 28;
    sbit  BCE_bit at I2S0_TCSR.B28;
    const register unsigned short int DBGE = 29;
    sbit  DBGE_bit at I2S0_TCSR.B29;
    const register unsigned short int STOPE = 30;
    sbit  STOPE_bit at I2S0_TCSR.B30;
    const register unsigned short int TE = 31;
    sbit  TE_bit at I2S0_TCSR.B31;

sfr unsigned long   volatile I2S0_TCR1            absolute 0x4002F004;
    const register unsigned short int TFW0 = 0;
    sbit  TFW0_bit at I2S0_TCR1.B0;
    const register unsigned short int TFW1 = 1;
    sbit  TFW1_bit at I2S0_TCR1.B1;
    const register unsigned short int TFW2 = 2;
    sbit  TFW2_bit at I2S0_TCR1.B2;

sfr unsigned long   volatile I2S0_TCR2            absolute 0x4002F008;
    const register unsigned short int DIV0 = 0;
    sbit  DIV0_bit at I2S0_TCR2.B0;
    const register unsigned short int DIV1 = 1;
    sbit  DIV1_bit at I2S0_TCR2.B1;
    const register unsigned short int DIV2 = 2;
    sbit  DIV2_bit at I2S0_TCR2.B2;
    const register unsigned short int DIV3 = 3;
    sbit  DIV3_bit at I2S0_TCR2.B3;
    const register unsigned short int DIV4 = 4;
    sbit  DIV4_bit at I2S0_TCR2.B4;
    const register unsigned short int DIV5 = 5;
    sbit  DIV5_bit at I2S0_TCR2.B5;
    const register unsigned short int DIV6 = 6;
    sbit  DIV6_bit at I2S0_TCR2.B6;
    const register unsigned short int DIV7 = 7;
    sbit  DIV7_bit at I2S0_TCR2.B7;
    const register unsigned short int BCD = 24;
    sbit  BCD_bit at I2S0_TCR2.B24;
    const register unsigned short int BCP = 25;
    sbit  BCP_bit at I2S0_TCR2.B25;
    const register unsigned short int MSEL0 = 26;
    sbit  MSEL0_bit at I2S0_TCR2.B26;
    const register unsigned short int MSEL1 = 27;
    sbit  MSEL1_bit at I2S0_TCR2.B27;
    const register unsigned short int BCI = 28;
    sbit  BCI_bit at I2S0_TCR2.B28;
    const register unsigned short int BCS = 29;
    sbit  BCS_bit at I2S0_TCR2.B29;
    const register unsigned short int SYNC0 = 30;
    sbit  SYNC0_bit at I2S0_TCR2.B30;
    const register unsigned short int SYNC1 = 31;
    sbit  SYNC1_bit at I2S0_TCR2.B31;

sfr unsigned long   volatile I2S0_TCR3            absolute 0x4002F00C;
    const register unsigned short int WDFL0 = 0;
    sbit  WDFL0_bit at I2S0_TCR3.B0;
    const register unsigned short int WDFL1 = 1;
    sbit  WDFL1_bit at I2S0_TCR3.B1;
    const register unsigned short int WDFL2 = 2;
    sbit  WDFL2_bit at I2S0_TCR3.B2;
    const register unsigned short int WDFL3 = 3;
    sbit  WDFL3_bit at I2S0_TCR3.B3;
    const register unsigned short int WDFL4 = 4;
    sbit  WDFL4_bit at I2S0_TCR3.B4;
    const register unsigned short int TCE0 = 16;
    sbit  TCE0_bit at I2S0_TCR3.B16;
    const register unsigned short int TCE1 = 17;
    sbit  TCE1_bit at I2S0_TCR3.B17;
    const register unsigned short int CFR0 = 24;
    sbit  CFR0_bit at I2S0_TCR3.B24;
    const register unsigned short int CFR1 = 25;
    sbit  CFR1_bit at I2S0_TCR3.B25;

sfr unsigned long   volatile I2S0_TCR4            absolute 0x4002F010;
    const register unsigned short int FSD = 0;
    sbit  FSD_bit at I2S0_TCR4.B0;
    const register unsigned short int FSP = 1;
    sbit  FSP_bit at I2S0_TCR4.B1;
    const register unsigned short int ONDEM = 2;
    sbit  ONDEM_bit at I2S0_TCR4.B2;
    const register unsigned short int FSE = 3;
    sbit  FSE_bit at I2S0_TCR4.B3;
    const register unsigned short int MF = 4;
    sbit  MF_bit at I2S0_TCR4.B4;
    const register unsigned short int SYWD0 = 8;
    sbit  SYWD0_bit at I2S0_TCR4.B8;
    const register unsigned short int SYWD1 = 9;
    sbit  SYWD1_bit at I2S0_TCR4.B9;
    const register unsigned short int SYWD2 = 10;
    sbit  SYWD2_bit at I2S0_TCR4.B10;
    const register unsigned short int SYWD3 = 11;
    sbit  SYWD3_bit at I2S0_TCR4.B11;
    const register unsigned short int SYWD4 = 12;
    sbit  SYWD4_bit at I2S0_TCR4.B12;
    const register unsigned short int FRSZ0 = 16;
    sbit  FRSZ0_bit at I2S0_TCR4.B16;
    const register unsigned short int FRSZ1 = 17;
    sbit  FRSZ1_bit at I2S0_TCR4.B17;
    const register unsigned short int FRSZ2 = 18;
    sbit  FRSZ2_bit at I2S0_TCR4.B18;
    const register unsigned short int FRSZ3 = 19;
    sbit  FRSZ3_bit at I2S0_TCR4.B19;
    const register unsigned short int FRSZ4 = 20;
    sbit  FRSZ4_bit at I2S0_TCR4.B20;
    const register unsigned short int FPACK0 = 24;
    sbit  FPACK0_bit at I2S0_TCR4.B24;
    const register unsigned short int FPACK1 = 25;
    sbit  FPACK1_bit at I2S0_TCR4.B25;
    const register unsigned short int FCOMB0 = 26;
    sbit  FCOMB0_bit at I2S0_TCR4.B26;
    const register unsigned short int FCOMB1 = 27;
    sbit  FCOMB1_bit at I2S0_TCR4.B27;
    const register unsigned short int FCONT = 28;
    sbit  FCONT_bit at I2S0_TCR4.B28;

sfr unsigned long   volatile I2S0_TCR5            absolute 0x4002F014;
    const register unsigned short int FBT0 = 8;
    sbit  FBT0_bit at I2S0_TCR5.B8;
    const register unsigned short int FBT1 = 9;
    sbit  FBT1_bit at I2S0_TCR5.B9;
    const register unsigned short int FBT2 = 10;
    sbit  FBT2_bit at I2S0_TCR5.B10;
    const register unsigned short int FBT3 = 11;
    sbit  FBT3_bit at I2S0_TCR5.B11;
    const register unsigned short int FBT4 = 12;
    sbit  FBT4_bit at I2S0_TCR5.B12;
    const register unsigned short int W0W0 = 16;
    sbit  W0W0_bit at I2S0_TCR5.B16;
    const register unsigned short int W0W1 = 17;
    sbit  W0W1_bit at I2S0_TCR5.B17;
    const register unsigned short int W0W2 = 18;
    sbit  W0W2_bit at I2S0_TCR5.B18;
    const register unsigned short int W0W3 = 19;
    sbit  W0W3_bit at I2S0_TCR5.B19;
    const register unsigned short int W0W4 = 20;
    sbit  W0W4_bit at I2S0_TCR5.B20;
    const register unsigned short int WNW0 = 24;
    sbit  WNW0_bit at I2S0_TCR5.B24;
    const register unsigned short int WNW1 = 25;
    sbit  WNW1_bit at I2S0_TCR5.B25;
    const register unsigned short int WNW2 = 26;
    sbit  WNW2_bit at I2S0_TCR5.B26;
    const register unsigned short int WNW3 = 27;
    sbit  WNW3_bit at I2S0_TCR5.B27;
    const register unsigned short int WNW4 = 28;
    sbit  WNW4_bit at I2S0_TCR5.B28;

sfr unsigned long   volatile I2S0_TDR0            absolute 0x4002F020;
    const register unsigned short int TDR0 = 0;
    sbit  TDR0_bit at I2S0_TDR0.B0;
    const register unsigned short int TDR1 = 1;
    sbit  TDR1_bit at I2S0_TDR0.B1;
    const register unsigned short int TDR2 = 2;
    sbit  TDR2_bit at I2S0_TDR0.B2;
    const register unsigned short int TDR3 = 3;
    sbit  TDR3_bit at I2S0_TDR0.B3;
    const register unsigned short int TDR4 = 4;
    sbit  TDR4_bit at I2S0_TDR0.B4;
    const register unsigned short int TDR5 = 5;
    sbit  TDR5_bit at I2S0_TDR0.B5;
    const register unsigned short int TDR6 = 6;
    sbit  TDR6_bit at I2S0_TDR0.B6;
    const register unsigned short int TDR7 = 7;
    sbit  TDR7_bit at I2S0_TDR0.B7;
    const register unsigned short int TDR8 = 8;
    sbit  TDR8_bit at I2S0_TDR0.B8;
    const register unsigned short int TDR9 = 9;
    sbit  TDR9_bit at I2S0_TDR0.B9;
    const register unsigned short int TDR10 = 10;
    sbit  TDR10_bit at I2S0_TDR0.B10;
    const register unsigned short int TDR11 = 11;
    sbit  TDR11_bit at I2S0_TDR0.B11;
    const register unsigned short int TDR12 = 12;
    sbit  TDR12_bit at I2S0_TDR0.B12;
    const register unsigned short int TDR13 = 13;
    sbit  TDR13_bit at I2S0_TDR0.B13;
    const register unsigned short int TDR14 = 14;
    sbit  TDR14_bit at I2S0_TDR0.B14;
    const register unsigned short int TDR15 = 15;
    sbit  TDR15_bit at I2S0_TDR0.B15;
    const register unsigned short int TDR16 = 16;
    sbit  TDR16_bit at I2S0_TDR0.B16;
    const register unsigned short int TDR17 = 17;
    sbit  TDR17_bit at I2S0_TDR0.B17;
    const register unsigned short int TDR18 = 18;
    sbit  TDR18_bit at I2S0_TDR0.B18;
    const register unsigned short int TDR19 = 19;
    sbit  TDR19_bit at I2S0_TDR0.B19;
    const register unsigned short int TDR20 = 20;
    sbit  TDR20_bit at I2S0_TDR0.B20;
    const register unsigned short int TDR21 = 21;
    sbit  TDR21_bit at I2S0_TDR0.B21;
    const register unsigned short int TDR22 = 22;
    sbit  TDR22_bit at I2S0_TDR0.B22;
    const register unsigned short int TDR23 = 23;
    sbit  TDR23_bit at I2S0_TDR0.B23;
    const register unsigned short int TDR24 = 24;
    sbit  TDR24_bit at I2S0_TDR0.B24;
    const register unsigned short int TDR25 = 25;
    sbit  TDR25_bit at I2S0_TDR0.B25;
    const register unsigned short int TDR26 = 26;
    sbit  TDR26_bit at I2S0_TDR0.B26;
    const register unsigned short int TDR27 = 27;
    sbit  TDR27_bit at I2S0_TDR0.B27;
    const register unsigned short int TDR28 = 28;
    sbit  TDR28_bit at I2S0_TDR0.B28;
    const register unsigned short int TDR29 = 29;
    sbit  TDR29_bit at I2S0_TDR0.B29;
    const register unsigned short int TDR30 = 30;
    sbit  TDR30_bit at I2S0_TDR0.B30;
    const register unsigned short int TDR31 = 31;
    sbit  TDR31_bit at I2S0_TDR0.B31;

sfr unsigned long   volatile I2S0_TDR1            absolute 0x4002F024;
    sbit  TDR0_I2S0_TDR1_bit at I2S0_TDR1.B0;
    sbit  TDR1_I2S0_TDR1_bit at I2S0_TDR1.B1;
    sbit  TDR2_I2S0_TDR1_bit at I2S0_TDR1.B2;
    sbit  TDR3_I2S0_TDR1_bit at I2S0_TDR1.B3;
    sbit  TDR4_I2S0_TDR1_bit at I2S0_TDR1.B4;
    sbit  TDR5_I2S0_TDR1_bit at I2S0_TDR1.B5;
    sbit  TDR6_I2S0_TDR1_bit at I2S0_TDR1.B6;
    sbit  TDR7_I2S0_TDR1_bit at I2S0_TDR1.B7;
    sbit  TDR8_I2S0_TDR1_bit at I2S0_TDR1.B8;
    sbit  TDR9_I2S0_TDR1_bit at I2S0_TDR1.B9;
    sbit  TDR10_I2S0_TDR1_bit at I2S0_TDR1.B10;
    sbit  TDR11_I2S0_TDR1_bit at I2S0_TDR1.B11;
    sbit  TDR12_I2S0_TDR1_bit at I2S0_TDR1.B12;
    sbit  TDR13_I2S0_TDR1_bit at I2S0_TDR1.B13;
    sbit  TDR14_I2S0_TDR1_bit at I2S0_TDR1.B14;
    sbit  TDR15_I2S0_TDR1_bit at I2S0_TDR1.B15;
    sbit  TDR16_I2S0_TDR1_bit at I2S0_TDR1.B16;
    sbit  TDR17_I2S0_TDR1_bit at I2S0_TDR1.B17;
    sbit  TDR18_I2S0_TDR1_bit at I2S0_TDR1.B18;
    sbit  TDR19_I2S0_TDR1_bit at I2S0_TDR1.B19;
    sbit  TDR20_I2S0_TDR1_bit at I2S0_TDR1.B20;
    sbit  TDR21_I2S0_TDR1_bit at I2S0_TDR1.B21;
    sbit  TDR22_I2S0_TDR1_bit at I2S0_TDR1.B22;
    sbit  TDR23_I2S0_TDR1_bit at I2S0_TDR1.B23;
    sbit  TDR24_I2S0_TDR1_bit at I2S0_TDR1.B24;
    sbit  TDR25_I2S0_TDR1_bit at I2S0_TDR1.B25;
    sbit  TDR26_I2S0_TDR1_bit at I2S0_TDR1.B26;
    sbit  TDR27_I2S0_TDR1_bit at I2S0_TDR1.B27;
    sbit  TDR28_I2S0_TDR1_bit at I2S0_TDR1.B28;
    sbit  TDR29_I2S0_TDR1_bit at I2S0_TDR1.B29;
    sbit  TDR30_I2S0_TDR1_bit at I2S0_TDR1.B30;
    sbit  TDR31_I2S0_TDR1_bit at I2S0_TDR1.B31;

sfr unsigned long   volatile I2S0_TFR0            absolute 0x4002F040;
    const register unsigned short int RFP0 = 0;
    sbit  RFP0_bit at I2S0_TFR0.B0;
    const register unsigned short int RFP1 = 1;
    sbit  RFP1_bit at I2S0_TFR0.B1;
    const register unsigned short int RFP2 = 2;
    sbit  RFP2_bit at I2S0_TFR0.B2;
    const register unsigned short int RFP3 = 3;
    sbit  RFP3_bit at I2S0_TFR0.B3;
    const register unsigned short int WFP0 = 16;
    sbit  WFP0_bit at I2S0_TFR0.B16;
    const register unsigned short int WFP1 = 17;
    sbit  WFP1_bit at I2S0_TFR0.B17;
    const register unsigned short int WFP2 = 18;
    sbit  WFP2_bit at I2S0_TFR0.B18;
    const register unsigned short int WFP3 = 19;
    sbit  WFP3_bit at I2S0_TFR0.B19;
    const register unsigned short int WCP = 31;
    sbit  WCP_bit at I2S0_TFR0.B31;

sfr unsigned long   volatile I2S0_TFR1            absolute 0x4002F044;
    sbit  RFP0_I2S0_TFR1_bit at I2S0_TFR1.B0;
    sbit  RFP1_I2S0_TFR1_bit at I2S0_TFR1.B1;
    sbit  RFP2_I2S0_TFR1_bit at I2S0_TFR1.B2;
    sbit  RFP3_I2S0_TFR1_bit at I2S0_TFR1.B3;
    sbit  WFP0_I2S0_TFR1_bit at I2S0_TFR1.B16;
    sbit  WFP1_I2S0_TFR1_bit at I2S0_TFR1.B17;
    sbit  WFP2_I2S0_TFR1_bit at I2S0_TFR1.B18;
    sbit  WFP3_I2S0_TFR1_bit at I2S0_TFR1.B19;
    sbit  WCP_I2S0_TFR1_bit at I2S0_TFR1.B31;

sfr unsigned long   volatile I2S0_TMR             absolute 0x4002F060;
    const register unsigned short int TWM0 = 0;
    sbit  TWM0_bit at I2S0_TMR.B0;
    const register unsigned short int TWM1 = 1;
    sbit  TWM1_bit at I2S0_TMR.B1;
    const register unsigned short int TWM2 = 2;
    sbit  TWM2_bit at I2S0_TMR.B2;
    const register unsigned short int TWM3 = 3;
    sbit  TWM3_bit at I2S0_TMR.B3;
    const register unsigned short int TWM4 = 4;
    sbit  TWM4_bit at I2S0_TMR.B4;
    const register unsigned short int TWM5 = 5;
    sbit  TWM5_bit at I2S0_TMR.B5;
    const register unsigned short int TWM6 = 6;
    sbit  TWM6_bit at I2S0_TMR.B6;
    const register unsigned short int TWM7 = 7;
    sbit  TWM7_bit at I2S0_TMR.B7;
    const register unsigned short int TWM8 = 8;
    sbit  TWM8_bit at I2S0_TMR.B8;
    const register unsigned short int TWM9 = 9;
    sbit  TWM9_bit at I2S0_TMR.B9;
    const register unsigned short int TWM10 = 10;
    sbit  TWM10_bit at I2S0_TMR.B10;
    const register unsigned short int TWM11 = 11;
    sbit  TWM11_bit at I2S0_TMR.B11;
    const register unsigned short int TWM12 = 12;
    sbit  TWM12_bit at I2S0_TMR.B12;
    const register unsigned short int TWM13 = 13;
    sbit  TWM13_bit at I2S0_TMR.B13;
    const register unsigned short int TWM14 = 14;
    sbit  TWM14_bit at I2S0_TMR.B14;
    const register unsigned short int TWM15 = 15;
    sbit  TWM15_bit at I2S0_TMR.B15;
    const register unsigned short int TWM16 = 16;
    sbit  TWM16_bit at I2S0_TMR.B16;
    const register unsigned short int TWM17 = 17;
    sbit  TWM17_bit at I2S0_TMR.B17;
    const register unsigned short int TWM18 = 18;
    sbit  TWM18_bit at I2S0_TMR.B18;
    const register unsigned short int TWM19 = 19;
    sbit  TWM19_bit at I2S0_TMR.B19;
    const register unsigned short int TWM20 = 20;
    sbit  TWM20_bit at I2S0_TMR.B20;
    const register unsigned short int TWM21 = 21;
    sbit  TWM21_bit at I2S0_TMR.B21;
    const register unsigned short int TWM22 = 22;
    sbit  TWM22_bit at I2S0_TMR.B22;
    const register unsigned short int TWM23 = 23;
    sbit  TWM23_bit at I2S0_TMR.B23;
    const register unsigned short int TWM24 = 24;
    sbit  TWM24_bit at I2S0_TMR.B24;
    const register unsigned short int TWM25 = 25;
    sbit  TWM25_bit at I2S0_TMR.B25;
    const register unsigned short int TWM26 = 26;
    sbit  TWM26_bit at I2S0_TMR.B26;
    const register unsigned short int TWM27 = 27;
    sbit  TWM27_bit at I2S0_TMR.B27;
    const register unsigned short int TWM28 = 28;
    sbit  TWM28_bit at I2S0_TMR.B28;
    const register unsigned short int TWM29 = 29;
    sbit  TWM29_bit at I2S0_TMR.B29;
    const register unsigned short int TWM30 = 30;
    sbit  TWM30_bit at I2S0_TMR.B30;
    const register unsigned short int TWM31 = 31;
    sbit  TWM31_bit at I2S0_TMR.B31;

sfr unsigned long   volatile I2S0_RCSR            absolute 0x4002F080;
    sbit  FRDE_I2S0_RCSR_bit at I2S0_RCSR.B0;
    sbit  FWDE_I2S0_RCSR_bit at I2S0_RCSR.B1;
    sbit  FRIE_I2S0_RCSR_bit at I2S0_RCSR.B8;
    sbit  FWIE_I2S0_RCSR_bit at I2S0_RCSR.B9;
    sbit  FEIE_I2S0_RCSR_bit at I2S0_RCSR.B10;
    sbit  SEIE_I2S0_RCSR_bit at I2S0_RCSR.B11;
    sbit  WSIE_I2S0_RCSR_bit at I2S0_RCSR.B12;
    sbit  FRF_I2S0_RCSR_bit at I2S0_RCSR.B16;
    sbit  FWF_I2S0_RCSR_bit at I2S0_RCSR.B17;
    sbit  FEF_I2S0_RCSR_bit at I2S0_RCSR.B18;
    sbit  SEF_I2S0_RCSR_bit at I2S0_RCSR.B19;
    sbit  WSF_I2S0_RCSR_bit at I2S0_RCSR.B20;
    sbit  SR_I2S0_RCSR_bit at I2S0_RCSR.B24;
    sbit  FR_I2S0_RCSR_bit at I2S0_RCSR.B25;
    sbit  BCE_I2S0_RCSR_bit at I2S0_RCSR.B28;
    sbit  DBGE_I2S0_RCSR_bit at I2S0_RCSR.B29;
    sbit  STOPE_I2S0_RCSR_bit at I2S0_RCSR.B30;
    sbit  RE_I2S0_RCSR_bit at I2S0_RCSR.B31;

sfr unsigned long   volatile I2S0_RCR1            absolute 0x4002F084;
    const register unsigned short int RFW0 = 0;
    sbit  RFW0_bit at I2S0_RCR1.B0;
    const register unsigned short int RFW1 = 1;
    sbit  RFW1_bit at I2S0_RCR1.B1;
    const register unsigned short int RFW2 = 2;
    sbit  RFW2_bit at I2S0_RCR1.B2;

sfr unsigned long   volatile I2S0_RCR2            absolute 0x4002F088;
    sbit  DIV0_I2S0_RCR2_bit at I2S0_RCR2.B0;
    sbit  DIV1_I2S0_RCR2_bit at I2S0_RCR2.B1;
    sbit  DIV2_I2S0_RCR2_bit at I2S0_RCR2.B2;
    sbit  DIV3_I2S0_RCR2_bit at I2S0_RCR2.B3;
    sbit  DIV4_I2S0_RCR2_bit at I2S0_RCR2.B4;
    sbit  DIV5_I2S0_RCR2_bit at I2S0_RCR2.B5;
    sbit  DIV6_I2S0_RCR2_bit at I2S0_RCR2.B6;
    sbit  DIV7_I2S0_RCR2_bit at I2S0_RCR2.B7;
    sbit  BCD_I2S0_RCR2_bit at I2S0_RCR2.B24;
    sbit  BCP_I2S0_RCR2_bit at I2S0_RCR2.B25;
    sbit  MSEL0_I2S0_RCR2_bit at I2S0_RCR2.B26;
    sbit  MSEL1_I2S0_RCR2_bit at I2S0_RCR2.B27;
    sbit  BCI_I2S0_RCR2_bit at I2S0_RCR2.B28;
    sbit  BCS_I2S0_RCR2_bit at I2S0_RCR2.B29;
    sbit  SYNC0_I2S0_RCR2_bit at I2S0_RCR2.B30;
    sbit  SYNC1_I2S0_RCR2_bit at I2S0_RCR2.B31;

sfr unsigned long   volatile I2S0_RCR3            absolute 0x4002F08C;
    sbit  WDFL0_I2S0_RCR3_bit at I2S0_RCR3.B0;
    sbit  WDFL1_I2S0_RCR3_bit at I2S0_RCR3.B1;
    sbit  WDFL2_I2S0_RCR3_bit at I2S0_RCR3.B2;
    sbit  WDFL3_I2S0_RCR3_bit at I2S0_RCR3.B3;
    sbit  WDFL4_I2S0_RCR3_bit at I2S0_RCR3.B4;
    const register unsigned short int RCE0 = 16;
    sbit  RCE0_bit at I2S0_RCR3.B16;
    const register unsigned short int RCE1 = 17;
    sbit  RCE1_bit at I2S0_RCR3.B17;
    sbit  CFR0_I2S0_RCR3_bit at I2S0_RCR3.B24;
    sbit  CFR1_I2S0_RCR3_bit at I2S0_RCR3.B25;

sfr unsigned long   volatile I2S0_RCR4            absolute 0x4002F090;
    sbit  FSD_I2S0_RCR4_bit at I2S0_RCR4.B0;
    sbit  FSP_I2S0_RCR4_bit at I2S0_RCR4.B1;
    sbit  ONDEM_I2S0_RCR4_bit at I2S0_RCR4.B2;
    sbit  FSE_I2S0_RCR4_bit at I2S0_RCR4.B3;
    sbit  MF_I2S0_RCR4_bit at I2S0_RCR4.B4;
    sbit  SYWD0_I2S0_RCR4_bit at I2S0_RCR4.B8;
    sbit  SYWD1_I2S0_RCR4_bit at I2S0_RCR4.B9;
    sbit  SYWD2_I2S0_RCR4_bit at I2S0_RCR4.B10;
    sbit  SYWD3_I2S0_RCR4_bit at I2S0_RCR4.B11;
    sbit  SYWD4_I2S0_RCR4_bit at I2S0_RCR4.B12;
    sbit  FRSZ0_I2S0_RCR4_bit at I2S0_RCR4.B16;
    sbit  FRSZ1_I2S0_RCR4_bit at I2S0_RCR4.B17;
    sbit  FRSZ2_I2S0_RCR4_bit at I2S0_RCR4.B18;
    sbit  FRSZ3_I2S0_RCR4_bit at I2S0_RCR4.B19;
    sbit  FRSZ4_I2S0_RCR4_bit at I2S0_RCR4.B20;
    sbit  FPACK0_I2S0_RCR4_bit at I2S0_RCR4.B24;
    sbit  FPACK1_I2S0_RCR4_bit at I2S0_RCR4.B25;
    sbit  FCOMB0_I2S0_RCR4_bit at I2S0_RCR4.B26;
    sbit  FCOMB1_I2S0_RCR4_bit at I2S0_RCR4.B27;
    sbit  FCONT_I2S0_RCR4_bit at I2S0_RCR4.B28;

sfr unsigned long   volatile I2S0_RCR5            absolute 0x4002F094;
    sbit  FBT0_I2S0_RCR5_bit at I2S0_RCR5.B8;
    sbit  FBT1_I2S0_RCR5_bit at I2S0_RCR5.B9;
    sbit  FBT2_I2S0_RCR5_bit at I2S0_RCR5.B10;
    sbit  FBT3_I2S0_RCR5_bit at I2S0_RCR5.B11;
    sbit  FBT4_I2S0_RCR5_bit at I2S0_RCR5.B12;
    sbit  W0W0_I2S0_RCR5_bit at I2S0_RCR5.B16;
    sbit  W0W1_I2S0_RCR5_bit at I2S0_RCR5.B17;
    sbit  W0W2_I2S0_RCR5_bit at I2S0_RCR5.B18;
    sbit  W0W3_I2S0_RCR5_bit at I2S0_RCR5.B19;
    sbit  W0W4_I2S0_RCR5_bit at I2S0_RCR5.B20;
    sbit  WNW0_I2S0_RCR5_bit at I2S0_RCR5.B24;
    sbit  WNW1_I2S0_RCR5_bit at I2S0_RCR5.B25;
    sbit  WNW2_I2S0_RCR5_bit at I2S0_RCR5.B26;
    sbit  WNW3_I2S0_RCR5_bit at I2S0_RCR5.B27;
    sbit  WNW4_I2S0_RCR5_bit at I2S0_RCR5.B28;

sfr unsigned long   volatile I2S0_RDR0            absolute 0x4002F0A0;
    const register unsigned short int RDR0 = 0;
    sbit  RDR0_bit at I2S0_RDR0.B0;
    const register unsigned short int RDR1 = 1;
    sbit  RDR1_bit at I2S0_RDR0.B1;
    const register unsigned short int RDR2 = 2;
    sbit  RDR2_bit at I2S0_RDR0.B2;
    const register unsigned short int RDR3 = 3;
    sbit  RDR3_bit at I2S0_RDR0.B3;
    const register unsigned short int RDR4 = 4;
    sbit  RDR4_bit at I2S0_RDR0.B4;
    const register unsigned short int RDR5 = 5;
    sbit  RDR5_bit at I2S0_RDR0.B5;
    const register unsigned short int RDR6 = 6;
    sbit  RDR6_bit at I2S0_RDR0.B6;
    const register unsigned short int RDR7 = 7;
    sbit  RDR7_bit at I2S0_RDR0.B7;
    const register unsigned short int RDR8 = 8;
    sbit  RDR8_bit at I2S0_RDR0.B8;
    const register unsigned short int RDR9 = 9;
    sbit  RDR9_bit at I2S0_RDR0.B9;
    const register unsigned short int RDR10 = 10;
    sbit  RDR10_bit at I2S0_RDR0.B10;
    const register unsigned short int RDR11 = 11;
    sbit  RDR11_bit at I2S0_RDR0.B11;
    const register unsigned short int RDR12 = 12;
    sbit  RDR12_bit at I2S0_RDR0.B12;
    const register unsigned short int RDR13 = 13;
    sbit  RDR13_bit at I2S0_RDR0.B13;
    const register unsigned short int RDR14 = 14;
    sbit  RDR14_bit at I2S0_RDR0.B14;
    const register unsigned short int RDR15 = 15;
    sbit  RDR15_bit at I2S0_RDR0.B15;
    const register unsigned short int RDR16 = 16;
    sbit  RDR16_bit at I2S0_RDR0.B16;
    const register unsigned short int RDR17 = 17;
    sbit  RDR17_bit at I2S0_RDR0.B17;
    const register unsigned short int RDR18 = 18;
    sbit  RDR18_bit at I2S0_RDR0.B18;
    const register unsigned short int RDR19 = 19;
    sbit  RDR19_bit at I2S0_RDR0.B19;
    const register unsigned short int RDR20 = 20;
    sbit  RDR20_bit at I2S0_RDR0.B20;
    const register unsigned short int RDR21 = 21;
    sbit  RDR21_bit at I2S0_RDR0.B21;
    const register unsigned short int RDR22 = 22;
    sbit  RDR22_bit at I2S0_RDR0.B22;
    const register unsigned short int RDR23 = 23;
    sbit  RDR23_bit at I2S0_RDR0.B23;
    const register unsigned short int RDR24 = 24;
    sbit  RDR24_bit at I2S0_RDR0.B24;
    const register unsigned short int RDR25 = 25;
    sbit  RDR25_bit at I2S0_RDR0.B25;
    const register unsigned short int RDR26 = 26;
    sbit  RDR26_bit at I2S0_RDR0.B26;
    const register unsigned short int RDR27 = 27;
    sbit  RDR27_bit at I2S0_RDR0.B27;
    const register unsigned short int RDR28 = 28;
    sbit  RDR28_bit at I2S0_RDR0.B28;
    const register unsigned short int RDR29 = 29;
    sbit  RDR29_bit at I2S0_RDR0.B29;
    const register unsigned short int RDR30 = 30;
    sbit  RDR30_bit at I2S0_RDR0.B30;
    const register unsigned short int RDR31 = 31;
    sbit  RDR31_bit at I2S0_RDR0.B31;

sfr unsigned long   volatile I2S0_RDR1            absolute 0x4002F0A4;
    sbit  RDR0_I2S0_RDR1_bit at I2S0_RDR1.B0;
    sbit  RDR1_I2S0_RDR1_bit at I2S0_RDR1.B1;
    sbit  RDR2_I2S0_RDR1_bit at I2S0_RDR1.B2;
    sbit  RDR3_I2S0_RDR1_bit at I2S0_RDR1.B3;
    sbit  RDR4_I2S0_RDR1_bit at I2S0_RDR1.B4;
    sbit  RDR5_I2S0_RDR1_bit at I2S0_RDR1.B5;
    sbit  RDR6_I2S0_RDR1_bit at I2S0_RDR1.B6;
    sbit  RDR7_I2S0_RDR1_bit at I2S0_RDR1.B7;
    sbit  RDR8_I2S0_RDR1_bit at I2S0_RDR1.B8;
    sbit  RDR9_I2S0_RDR1_bit at I2S0_RDR1.B9;
    sbit  RDR10_I2S0_RDR1_bit at I2S0_RDR1.B10;
    sbit  RDR11_I2S0_RDR1_bit at I2S0_RDR1.B11;
    sbit  RDR12_I2S0_RDR1_bit at I2S0_RDR1.B12;
    sbit  RDR13_I2S0_RDR1_bit at I2S0_RDR1.B13;
    sbit  RDR14_I2S0_RDR1_bit at I2S0_RDR1.B14;
    sbit  RDR15_I2S0_RDR1_bit at I2S0_RDR1.B15;
    sbit  RDR16_I2S0_RDR1_bit at I2S0_RDR1.B16;
    sbit  RDR17_I2S0_RDR1_bit at I2S0_RDR1.B17;
    sbit  RDR18_I2S0_RDR1_bit at I2S0_RDR1.B18;
    sbit  RDR19_I2S0_RDR1_bit at I2S0_RDR1.B19;
    sbit  RDR20_I2S0_RDR1_bit at I2S0_RDR1.B20;
    sbit  RDR21_I2S0_RDR1_bit at I2S0_RDR1.B21;
    sbit  RDR22_I2S0_RDR1_bit at I2S0_RDR1.B22;
    sbit  RDR23_I2S0_RDR1_bit at I2S0_RDR1.B23;
    sbit  RDR24_I2S0_RDR1_bit at I2S0_RDR1.B24;
    sbit  RDR25_I2S0_RDR1_bit at I2S0_RDR1.B25;
    sbit  RDR26_I2S0_RDR1_bit at I2S0_RDR1.B26;
    sbit  RDR27_I2S0_RDR1_bit at I2S0_RDR1.B27;
    sbit  RDR28_I2S0_RDR1_bit at I2S0_RDR1.B28;
    sbit  RDR29_I2S0_RDR1_bit at I2S0_RDR1.B29;
    sbit  RDR30_I2S0_RDR1_bit at I2S0_RDR1.B30;
    sbit  RDR31_I2S0_RDR1_bit at I2S0_RDR1.B31;

sfr unsigned long   volatile I2S0_RFR0            absolute 0x4002F0C0;
    sbit  RFP0_I2S0_RFR0_bit at I2S0_RFR0.B0;
    sbit  RFP1_I2S0_RFR0_bit at I2S0_RFR0.B1;
    sbit  RFP2_I2S0_RFR0_bit at I2S0_RFR0.B2;
    sbit  RFP3_I2S0_RFR0_bit at I2S0_RFR0.B3;
    const register unsigned short int RCP = 15;
    sbit  RCP_bit at I2S0_RFR0.B15;
    sbit  WFP0_I2S0_RFR0_bit at I2S0_RFR0.B16;
    sbit  WFP1_I2S0_RFR0_bit at I2S0_RFR0.B17;
    sbit  WFP2_I2S0_RFR0_bit at I2S0_RFR0.B18;
    sbit  WFP3_I2S0_RFR0_bit at I2S0_RFR0.B19;

sfr unsigned long   volatile I2S0_RFR1            absolute 0x4002F0C4;
    sbit  RFP0_I2S0_RFR1_bit at I2S0_RFR1.B0;
    sbit  RFP1_I2S0_RFR1_bit at I2S0_RFR1.B1;
    sbit  RFP2_I2S0_RFR1_bit at I2S0_RFR1.B2;
    sbit  RFP3_I2S0_RFR1_bit at I2S0_RFR1.B3;
    sbit  RCP_I2S0_RFR1_bit at I2S0_RFR1.B15;
    sbit  WFP0_I2S0_RFR1_bit at I2S0_RFR1.B16;
    sbit  WFP1_I2S0_RFR1_bit at I2S0_RFR1.B17;
    sbit  WFP2_I2S0_RFR1_bit at I2S0_RFR1.B18;
    sbit  WFP3_I2S0_RFR1_bit at I2S0_RFR1.B19;

sfr unsigned long   volatile I2S0_RMR             absolute 0x4002F0E0;
    const register unsigned short int RWM0 = 0;
    sbit  RWM0_bit at I2S0_RMR.B0;
    const register unsigned short int RWM1 = 1;
    sbit  RWM1_bit at I2S0_RMR.B1;
    const register unsigned short int RWM2 = 2;
    sbit  RWM2_bit at I2S0_RMR.B2;
    const register unsigned short int RWM3 = 3;
    sbit  RWM3_bit at I2S0_RMR.B3;
    const register unsigned short int RWM4 = 4;
    sbit  RWM4_bit at I2S0_RMR.B4;
    const register unsigned short int RWM5 = 5;
    sbit  RWM5_bit at I2S0_RMR.B5;
    const register unsigned short int RWM6 = 6;
    sbit  RWM6_bit at I2S0_RMR.B6;
    const register unsigned short int RWM7 = 7;
    sbit  RWM7_bit at I2S0_RMR.B7;
    const register unsigned short int RWM8 = 8;
    sbit  RWM8_bit at I2S0_RMR.B8;
    const register unsigned short int RWM9 = 9;
    sbit  RWM9_bit at I2S0_RMR.B9;
    const register unsigned short int RWM10 = 10;
    sbit  RWM10_bit at I2S0_RMR.B10;
    const register unsigned short int RWM11 = 11;
    sbit  RWM11_bit at I2S0_RMR.B11;
    const register unsigned short int RWM12 = 12;
    sbit  RWM12_bit at I2S0_RMR.B12;
    const register unsigned short int RWM13 = 13;
    sbit  RWM13_bit at I2S0_RMR.B13;
    const register unsigned short int RWM14 = 14;
    sbit  RWM14_bit at I2S0_RMR.B14;
    const register unsigned short int RWM15 = 15;
    sbit  RWM15_bit at I2S0_RMR.B15;
    const register unsigned short int RWM16 = 16;
    sbit  RWM16_bit at I2S0_RMR.B16;
    const register unsigned short int RWM17 = 17;
    sbit  RWM17_bit at I2S0_RMR.B17;
    const register unsigned short int RWM18 = 18;
    sbit  RWM18_bit at I2S0_RMR.B18;
    const register unsigned short int RWM19 = 19;
    sbit  RWM19_bit at I2S0_RMR.B19;
    const register unsigned short int RWM20 = 20;
    sbit  RWM20_bit at I2S0_RMR.B20;
    const register unsigned short int RWM21 = 21;
    sbit  RWM21_bit at I2S0_RMR.B21;
    const register unsigned short int RWM22 = 22;
    sbit  RWM22_bit at I2S0_RMR.B22;
    const register unsigned short int RWM23 = 23;
    sbit  RWM23_bit at I2S0_RMR.B23;
    const register unsigned short int RWM24 = 24;
    sbit  RWM24_bit at I2S0_RMR.B24;
    const register unsigned short int RWM25 = 25;
    sbit  RWM25_bit at I2S0_RMR.B25;
    const register unsigned short int RWM26 = 26;
    sbit  RWM26_bit at I2S0_RMR.B26;
    const register unsigned short int RWM27 = 27;
    sbit  RWM27_bit at I2S0_RMR.B27;
    const register unsigned short int RWM28 = 28;
    sbit  RWM28_bit at I2S0_RMR.B28;
    const register unsigned short int RWM29 = 29;
    sbit  RWM29_bit at I2S0_RMR.B29;
    const register unsigned short int RWM30 = 30;
    sbit  RWM30_bit at I2S0_RMR.B30;
    const register unsigned short int RWM31 = 31;
    sbit  RWM31_bit at I2S0_RMR.B31;

sfr unsigned long   volatile I2S0_MCR             absolute 0x4002F100;
    const register unsigned short int MICS0 = 24;
    sbit  MICS0_bit at I2S0_MCR.B24;
    const register unsigned short int MICS1 = 25;
    sbit  MICS1_bit at I2S0_MCR.B25;
    const register unsigned short int MOE = 30;
    sbit  MOE_bit at I2S0_MCR.B30;
    const register unsigned short int DUF = 31;
    sbit  DUF_bit at I2S0_MCR.B31;

sfr unsigned long   volatile I2S0_MDR             absolute 0x4002F104;
    const register unsigned short int DIVIDE0 = 0;
    sbit  DIVIDE0_bit at I2S0_MDR.B0;
    const register unsigned short int DIVIDE1 = 1;
    sbit  DIVIDE1_bit at I2S0_MDR.B1;
    const register unsigned short int DIVIDE2 = 2;
    sbit  DIVIDE2_bit at I2S0_MDR.B2;
    const register unsigned short int DIVIDE3 = 3;
    sbit  DIVIDE3_bit at I2S0_MDR.B3;
    const register unsigned short int DIVIDE4 = 4;
    sbit  DIVIDE4_bit at I2S0_MDR.B4;
    const register unsigned short int DIVIDE5 = 5;
    sbit  DIVIDE5_bit at I2S0_MDR.B5;
    const register unsigned short int DIVIDE6 = 6;
    sbit  DIVIDE6_bit at I2S0_MDR.B6;
    const register unsigned short int DIVIDE7 = 7;
    sbit  DIVIDE7_bit at I2S0_MDR.B7;
    const register unsigned short int DIVIDE8 = 8;
    sbit  DIVIDE8_bit at I2S0_MDR.B8;
    const register unsigned short int DIVIDE9 = 9;
    sbit  DIVIDE9_bit at I2S0_MDR.B9;
    const register unsigned short int DIVIDE10 = 10;
    sbit  DIVIDE10_bit at I2S0_MDR.B10;
    const register unsigned short int DIVIDE11 = 11;
    sbit  DIVIDE11_bit at I2S0_MDR.B11;
    const register unsigned short int FRACT0 = 12;
    sbit  FRACT0_bit at I2S0_MDR.B12;
    const register unsigned short int FRACT1 = 13;
    sbit  FRACT1_bit at I2S0_MDR.B13;
    const register unsigned short int FRACT2 = 14;
    sbit  FRACT2_bit at I2S0_MDR.B14;
    const register unsigned short int FRACT3 = 15;
    sbit  FRACT3_bit at I2S0_MDR.B15;
    const register unsigned short int FRACT4 = 16;
    sbit  FRACT4_bit at I2S0_MDR.B16;
    const register unsigned short int FRACT5 = 17;
    sbit  FRACT5_bit at I2S0_MDR.B17;
    const register unsigned short int FRACT6 = 18;
    sbit  FRACT6_bit at I2S0_MDR.B18;
    const register unsigned short int FRACT7 = 19;
    sbit  FRACT7_bit at I2S0_MDR.B19;

sfr unsigned long   volatile CRC_DATA             absolute 0x40032000;
    const register unsigned short int LL0 = 0;
    sbit  LL0_bit at CRC_DATA.B0;
    const register unsigned short int LL1 = 1;
    sbit  LL1_bit at CRC_DATA.B1;
    const register unsigned short int LL2 = 2;
    sbit  LL2_bit at CRC_DATA.B2;
    const register unsigned short int LL3 = 3;
    sbit  LL3_bit at CRC_DATA.B3;
    const register unsigned short int LL4 = 4;
    sbit  LL4_bit at CRC_DATA.B4;
    const register unsigned short int LL5 = 5;
    sbit  LL5_bit at CRC_DATA.B5;
    const register unsigned short int LL6 = 6;
    sbit  LL6_bit at CRC_DATA.B6;
    const register unsigned short int LL7 = 7;
    sbit  LL7_bit at CRC_DATA.B7;
    const register unsigned short int LU0 = 8;
    sbit  LU0_bit at CRC_DATA.B8;
    const register unsigned short int LU1 = 9;
    sbit  LU1_bit at CRC_DATA.B9;
    const register unsigned short int LU2 = 10;
    sbit  LU2_bit at CRC_DATA.B10;
    const register unsigned short int LU3 = 11;
    sbit  LU3_bit at CRC_DATA.B11;
    const register unsigned short int LU4 = 12;
    sbit  LU4_bit at CRC_DATA.B12;
    const register unsigned short int LU5 = 13;
    sbit  LU5_bit at CRC_DATA.B13;
    const register unsigned short int LU6 = 14;
    sbit  LU6_bit at CRC_DATA.B14;
    const register unsigned short int LU7 = 15;
    sbit  LU7_bit at CRC_DATA.B15;
    const register unsigned short int HL0 = 16;
    sbit  HL0_bit at CRC_DATA.B16;
    const register unsigned short int HL1 = 17;
    sbit  HL1_bit at CRC_DATA.B17;
    const register unsigned short int HL2 = 18;
    sbit  HL2_bit at CRC_DATA.B18;
    const register unsigned short int HL3 = 19;
    sbit  HL3_bit at CRC_DATA.B19;
    const register unsigned short int HL4 = 20;
    sbit  HL4_bit at CRC_DATA.B20;
    const register unsigned short int HL5 = 21;
    sbit  HL5_bit at CRC_DATA.B21;
    const register unsigned short int HL6 = 22;
    sbit  HL6_bit at CRC_DATA.B22;
    const register unsigned short int HL7 = 23;
    sbit  HL7_bit at CRC_DATA.B23;
    const register unsigned short int HU0 = 24;
    sbit  HU0_bit at CRC_DATA.B24;
    const register unsigned short int HU1 = 25;
    sbit  HU1_bit at CRC_DATA.B25;
    const register unsigned short int HU2 = 26;
    sbit  HU2_bit at CRC_DATA.B26;
    const register unsigned short int HU3 = 27;
    sbit  HU3_bit at CRC_DATA.B27;
    const register unsigned short int HU4 = 28;
    sbit  HU4_bit at CRC_DATA.B28;
    const register unsigned short int HU5 = 29;
    sbit  HU5_bit at CRC_DATA.B29;
    const register unsigned short int HU6 = 30;
    sbit  HU6_bit at CRC_DATA.B30;
    const register unsigned short int HU7 = 31;
    sbit  HU7_bit at CRC_DATA.B31;

sfr unsigned int   volatile CRC_DATAL            absolute 0x40032000;
    const register unsigned short int DATAL0 = 0;
    sbit  DATAL0_bit at CRC_DATAL.B0;
    const register unsigned short int DATAL1 = 1;
    sbit  DATAL1_bit at CRC_DATAL.B1;
    const register unsigned short int DATAL2 = 2;
    sbit  DATAL2_bit at CRC_DATAL.B2;
    const register unsigned short int DATAL3 = 3;
    sbit  DATAL3_bit at CRC_DATAL.B3;
    const register unsigned short int DATAL4 = 4;
    sbit  DATAL4_bit at CRC_DATAL.B4;
    const register unsigned short int DATAL5 = 5;
    sbit  DATAL5_bit at CRC_DATAL.B5;
    const register unsigned short int DATAL6 = 6;
    sbit  DATAL6_bit at CRC_DATAL.B6;
    const register unsigned short int DATAL7 = 7;
    sbit  DATAL7_bit at CRC_DATAL.B7;
    const register unsigned short int DATAL8 = 8;
    sbit  DATAL8_bit at CRC_DATAL.B8;
    const register unsigned short int DATAL9 = 9;
    sbit  DATAL9_bit at CRC_DATAL.B9;
    const register unsigned short int DATAL10 = 10;
    sbit  DATAL10_bit at CRC_DATAL.B10;
    const register unsigned short int DATAL11 = 11;
    sbit  DATAL11_bit at CRC_DATAL.B11;
    const register unsigned short int DATAL12 = 12;
    sbit  DATAL12_bit at CRC_DATAL.B12;
    const register unsigned short int DATAL13 = 13;
    sbit  DATAL13_bit at CRC_DATAL.B13;
    const register unsigned short int DATAL14 = 14;
    sbit  DATAL14_bit at CRC_DATAL.B14;
    const register unsigned short int DATAL15 = 15;
    sbit  DATAL15_bit at CRC_DATAL.B15;

sfr unsigned short   volatile CRC_DATALL           absolute 0x40032000;
    const register unsigned short int DATALL0 = 0;
    sbit  DATALL0_bit at CRC_DATALL.B0;
    const register unsigned short int DATALL1 = 1;
    sbit  DATALL1_bit at CRC_DATALL.B1;
    const register unsigned short int DATALL2 = 2;
    sbit  DATALL2_bit at CRC_DATALL.B2;
    const register unsigned short int DATALL3 = 3;
    sbit  DATALL3_bit at CRC_DATALL.B3;
    const register unsigned short int DATALL4 = 4;
    sbit  DATALL4_bit at CRC_DATALL.B4;
    const register unsigned short int DATALL5 = 5;
    sbit  DATALL5_bit at CRC_DATALL.B5;
    const register unsigned short int DATALL6 = 6;
    sbit  DATALL6_bit at CRC_DATALL.B6;
    const register unsigned short int DATALL7 = 7;
    sbit  DATALL7_bit at CRC_DATALL.B7;

sfr unsigned short   volatile CRC_DATALU           absolute 0x40032001;
    const register unsigned short int DATALU0 = 0;
    sbit  DATALU0_bit at CRC_DATALU.B0;
    const register unsigned short int DATALU1 = 1;
    sbit  DATALU1_bit at CRC_DATALU.B1;
    const register unsigned short int DATALU2 = 2;
    sbit  DATALU2_bit at CRC_DATALU.B2;
    const register unsigned short int DATALU3 = 3;
    sbit  DATALU3_bit at CRC_DATALU.B3;
    const register unsigned short int DATALU4 = 4;
    sbit  DATALU4_bit at CRC_DATALU.B4;
    const register unsigned short int DATALU5 = 5;
    sbit  DATALU5_bit at CRC_DATALU.B5;
    const register unsigned short int DATALU6 = 6;
    sbit  DATALU6_bit at CRC_DATALU.B6;
    const register unsigned short int DATALU7 = 7;
    sbit  DATALU7_bit at CRC_DATALU.B7;

sfr unsigned int   volatile CRC_DATAH            absolute 0x40032002;
    const register unsigned short int DATAH0 = 0;
    sbit  DATAH0_bit at CRC_DATAH.B0;
    const register unsigned short int DATAH1 = 1;
    sbit  DATAH1_bit at CRC_DATAH.B1;
    const register unsigned short int DATAH2 = 2;
    sbit  DATAH2_bit at CRC_DATAH.B2;
    const register unsigned short int DATAH3 = 3;
    sbit  DATAH3_bit at CRC_DATAH.B3;
    const register unsigned short int DATAH4 = 4;
    sbit  DATAH4_bit at CRC_DATAH.B4;
    const register unsigned short int DATAH5 = 5;
    sbit  DATAH5_bit at CRC_DATAH.B5;
    const register unsigned short int DATAH6 = 6;
    sbit  DATAH6_bit at CRC_DATAH.B6;
    const register unsigned short int DATAH7 = 7;
    sbit  DATAH7_bit at CRC_DATAH.B7;
    const register unsigned short int DATAH8 = 8;
    sbit  DATAH8_bit at CRC_DATAH.B8;
    const register unsigned short int DATAH9 = 9;
    sbit  DATAH9_bit at CRC_DATAH.B9;
    const register unsigned short int DATAH10 = 10;
    sbit  DATAH10_bit at CRC_DATAH.B10;
    const register unsigned short int DATAH11 = 11;
    sbit  DATAH11_bit at CRC_DATAH.B11;
    const register unsigned short int DATAH12 = 12;
    sbit  DATAH12_bit at CRC_DATAH.B12;
    const register unsigned short int DATAH13 = 13;
    sbit  DATAH13_bit at CRC_DATAH.B13;
    const register unsigned short int DATAH14 = 14;
    sbit  DATAH14_bit at CRC_DATAH.B14;
    const register unsigned short int DATAH15 = 15;
    sbit  DATAH15_bit at CRC_DATAH.B15;

sfr unsigned short   volatile CRC_DATAHL           absolute 0x40032002;
    const register unsigned short int DATAHL0 = 0;
    sbit  DATAHL0_bit at CRC_DATAHL.B0;
    const register unsigned short int DATAHL1 = 1;
    sbit  DATAHL1_bit at CRC_DATAHL.B1;
    const register unsigned short int DATAHL2 = 2;
    sbit  DATAHL2_bit at CRC_DATAHL.B2;
    const register unsigned short int DATAHL3 = 3;
    sbit  DATAHL3_bit at CRC_DATAHL.B3;
    const register unsigned short int DATAHL4 = 4;
    sbit  DATAHL4_bit at CRC_DATAHL.B4;
    const register unsigned short int DATAHL5 = 5;
    sbit  DATAHL5_bit at CRC_DATAHL.B5;
    const register unsigned short int DATAHL6 = 6;
    sbit  DATAHL6_bit at CRC_DATAHL.B6;
    const register unsigned short int DATAHL7 = 7;
    sbit  DATAHL7_bit at CRC_DATAHL.B7;

sfr unsigned short   volatile CRC_DATAHU           absolute 0x40032003;
    const register unsigned short int DATAHU0 = 0;
    sbit  DATAHU0_bit at CRC_DATAHU.B0;
    const register unsigned short int DATAHU1 = 1;
    sbit  DATAHU1_bit at CRC_DATAHU.B1;
    const register unsigned short int DATAHU2 = 2;
    sbit  DATAHU2_bit at CRC_DATAHU.B2;
    const register unsigned short int DATAHU3 = 3;
    sbit  DATAHU3_bit at CRC_DATAHU.B3;
    const register unsigned short int DATAHU4 = 4;
    sbit  DATAHU4_bit at CRC_DATAHU.B4;
    const register unsigned short int DATAHU5 = 5;
    sbit  DATAHU5_bit at CRC_DATAHU.B5;
    const register unsigned short int DATAHU6 = 6;
    sbit  DATAHU6_bit at CRC_DATAHU.B6;
    const register unsigned short int DATAHU7 = 7;
    sbit  DATAHU7_bit at CRC_DATAHU.B7;

sfr unsigned long   volatile CRC_GPOLY            absolute 0x40032004;
    const register unsigned short int LOW0 = 0;
    sbit  LOW0_bit at CRC_GPOLY.B0;
    const register unsigned short int LOW1 = 1;
    sbit  LOW1_bit at CRC_GPOLY.B1;
    const register unsigned short int LOW2 = 2;
    sbit  LOW2_bit at CRC_GPOLY.B2;
    const register unsigned short int LOW3 = 3;
    sbit  LOW3_bit at CRC_GPOLY.B3;
    const register unsigned short int LOW4 = 4;
    sbit  LOW4_bit at CRC_GPOLY.B4;
    const register unsigned short int LOW5 = 5;
    sbit  LOW5_bit at CRC_GPOLY.B5;
    const register unsigned short int LOW6 = 6;
    sbit  LOW6_bit at CRC_GPOLY.B6;
    const register unsigned short int LOW7 = 7;
    sbit  LOW7_bit at CRC_GPOLY.B7;
    const register unsigned short int LOW8 = 8;
    sbit  LOW8_bit at CRC_GPOLY.B8;
    const register unsigned short int LOW9 = 9;
    sbit  LOW9_bit at CRC_GPOLY.B9;
    const register unsigned short int LOW10 = 10;
    sbit  LOW10_bit at CRC_GPOLY.B10;
    const register unsigned short int LOW11 = 11;
    sbit  LOW11_bit at CRC_GPOLY.B11;
    const register unsigned short int LOW12 = 12;
    sbit  LOW12_bit at CRC_GPOLY.B12;
    const register unsigned short int LOW13 = 13;
    sbit  LOW13_bit at CRC_GPOLY.B13;
    const register unsigned short int LOW14 = 14;
    sbit  LOW14_bit at CRC_GPOLY.B14;
    const register unsigned short int LOW15 = 15;
    sbit  LOW15_bit at CRC_GPOLY.B15;
    const register unsigned short int HIGH0 = 16;
    sbit  HIGH0_bit at CRC_GPOLY.B16;
    const register unsigned short int HIGH1 = 17;
    sbit  HIGH1_bit at CRC_GPOLY.B17;
    const register unsigned short int HIGH2 = 18;
    sbit  HIGH2_bit at CRC_GPOLY.B18;
    const register unsigned short int HIGH3 = 19;
    sbit  HIGH3_bit at CRC_GPOLY.B19;
    const register unsigned short int HIGH4 = 20;
    sbit  HIGH4_bit at CRC_GPOLY.B20;
    const register unsigned short int HIGH5 = 21;
    sbit  HIGH5_bit at CRC_GPOLY.B21;
    const register unsigned short int HIGH6 = 22;
    sbit  HIGH6_bit at CRC_GPOLY.B22;
    const register unsigned short int HIGH7 = 23;
    sbit  HIGH7_bit at CRC_GPOLY.B23;
    const register unsigned short int HIGH8 = 24;
    sbit  HIGH8_bit at CRC_GPOLY.B24;
    const register unsigned short int HIGH9 = 25;
    sbit  HIGH9_bit at CRC_GPOLY.B25;
    const register unsigned short int HIGH10 = 26;
    sbit  HIGH10_bit at CRC_GPOLY.B26;
    const register unsigned short int HIGH11 = 27;
    sbit  HIGH11_bit at CRC_GPOLY.B27;
    const register unsigned short int HIGH12 = 28;
    sbit  HIGH12_bit at CRC_GPOLY.B28;
    const register unsigned short int HIGH13 = 29;
    sbit  HIGH13_bit at CRC_GPOLY.B29;
    const register unsigned short int HIGH14 = 30;
    sbit  HIGH14_bit at CRC_GPOLY.B30;
    const register unsigned short int HIGH15 = 31;
    sbit  HIGH15_bit at CRC_GPOLY.B31;

sfr unsigned int   volatile CRC_GPOLYL           absolute 0x40032004;
    const register unsigned short int GPOLYL0 = 0;
    sbit  GPOLYL0_bit at CRC_GPOLYL.B0;
    const register unsigned short int GPOLYL1 = 1;
    sbit  GPOLYL1_bit at CRC_GPOLYL.B1;
    const register unsigned short int GPOLYL2 = 2;
    sbit  GPOLYL2_bit at CRC_GPOLYL.B2;
    const register unsigned short int GPOLYL3 = 3;
    sbit  GPOLYL3_bit at CRC_GPOLYL.B3;
    const register unsigned short int GPOLYL4 = 4;
    sbit  GPOLYL4_bit at CRC_GPOLYL.B4;
    const register unsigned short int GPOLYL5 = 5;
    sbit  GPOLYL5_bit at CRC_GPOLYL.B5;
    const register unsigned short int GPOLYL6 = 6;
    sbit  GPOLYL6_bit at CRC_GPOLYL.B6;
    const register unsigned short int GPOLYL7 = 7;
    sbit  GPOLYL7_bit at CRC_GPOLYL.B7;
    const register unsigned short int GPOLYL8 = 8;
    sbit  GPOLYL8_bit at CRC_GPOLYL.B8;
    const register unsigned short int GPOLYL9 = 9;
    sbit  GPOLYL9_bit at CRC_GPOLYL.B9;
    const register unsigned short int GPOLYL10 = 10;
    sbit  GPOLYL10_bit at CRC_GPOLYL.B10;
    const register unsigned short int GPOLYL11 = 11;
    sbit  GPOLYL11_bit at CRC_GPOLYL.B11;
    const register unsigned short int GPOLYL12 = 12;
    sbit  GPOLYL12_bit at CRC_GPOLYL.B12;
    const register unsigned short int GPOLYL13 = 13;
    sbit  GPOLYL13_bit at CRC_GPOLYL.B13;
    const register unsigned short int GPOLYL14 = 14;
    sbit  GPOLYL14_bit at CRC_GPOLYL.B14;
    const register unsigned short int GPOLYL15 = 15;
    sbit  GPOLYL15_bit at CRC_GPOLYL.B15;

sfr unsigned short   volatile CRC_GPOLYLL          absolute 0x40032004;
    const register unsigned short int GPOLYLL0 = 0;
    sbit  GPOLYLL0_bit at CRC_GPOLYLL.B0;
    const register unsigned short int GPOLYLL1 = 1;
    sbit  GPOLYLL1_bit at CRC_GPOLYLL.B1;
    const register unsigned short int GPOLYLL2 = 2;
    sbit  GPOLYLL2_bit at CRC_GPOLYLL.B2;
    const register unsigned short int GPOLYLL3 = 3;
    sbit  GPOLYLL3_bit at CRC_GPOLYLL.B3;
    const register unsigned short int GPOLYLL4 = 4;
    sbit  GPOLYLL4_bit at CRC_GPOLYLL.B4;
    const register unsigned short int GPOLYLL5 = 5;
    sbit  GPOLYLL5_bit at CRC_GPOLYLL.B5;
    const register unsigned short int GPOLYLL6 = 6;
    sbit  GPOLYLL6_bit at CRC_GPOLYLL.B6;
    const register unsigned short int GPOLYLL7 = 7;
    sbit  GPOLYLL7_bit at CRC_GPOLYLL.B7;

sfr unsigned short   volatile CRC_GPOLYLU          absolute 0x40032005;
    const register unsigned short int GPOLYLU0 = 0;
    sbit  GPOLYLU0_bit at CRC_GPOLYLU.B0;
    const register unsigned short int GPOLYLU1 = 1;
    sbit  GPOLYLU1_bit at CRC_GPOLYLU.B1;
    const register unsigned short int GPOLYLU2 = 2;
    sbit  GPOLYLU2_bit at CRC_GPOLYLU.B2;
    const register unsigned short int GPOLYLU3 = 3;
    sbit  GPOLYLU3_bit at CRC_GPOLYLU.B3;
    const register unsigned short int GPOLYLU4 = 4;
    sbit  GPOLYLU4_bit at CRC_GPOLYLU.B4;
    const register unsigned short int GPOLYLU5 = 5;
    sbit  GPOLYLU5_bit at CRC_GPOLYLU.B5;
    const register unsigned short int GPOLYLU6 = 6;
    sbit  GPOLYLU6_bit at CRC_GPOLYLU.B6;
    const register unsigned short int GPOLYLU7 = 7;
    sbit  GPOLYLU7_bit at CRC_GPOLYLU.B7;

sfr unsigned int   volatile CRC_GPOLYH           absolute 0x40032006;
    const register unsigned short int GPOLYH0 = 0;
    sbit  GPOLYH0_bit at CRC_GPOLYH.B0;
    const register unsigned short int GPOLYH1 = 1;
    sbit  GPOLYH1_bit at CRC_GPOLYH.B1;
    const register unsigned short int GPOLYH2 = 2;
    sbit  GPOLYH2_bit at CRC_GPOLYH.B2;
    const register unsigned short int GPOLYH3 = 3;
    sbit  GPOLYH3_bit at CRC_GPOLYH.B3;
    const register unsigned short int GPOLYH4 = 4;
    sbit  GPOLYH4_bit at CRC_GPOLYH.B4;
    const register unsigned short int GPOLYH5 = 5;
    sbit  GPOLYH5_bit at CRC_GPOLYH.B5;
    const register unsigned short int GPOLYH6 = 6;
    sbit  GPOLYH6_bit at CRC_GPOLYH.B6;
    const register unsigned short int GPOLYH7 = 7;
    sbit  GPOLYH7_bit at CRC_GPOLYH.B7;
    const register unsigned short int GPOLYH8 = 8;
    sbit  GPOLYH8_bit at CRC_GPOLYH.B8;
    const register unsigned short int GPOLYH9 = 9;
    sbit  GPOLYH9_bit at CRC_GPOLYH.B9;
    const register unsigned short int GPOLYH10 = 10;
    sbit  GPOLYH10_bit at CRC_GPOLYH.B10;
    const register unsigned short int GPOLYH11 = 11;
    sbit  GPOLYH11_bit at CRC_GPOLYH.B11;
    const register unsigned short int GPOLYH12 = 12;
    sbit  GPOLYH12_bit at CRC_GPOLYH.B12;
    const register unsigned short int GPOLYH13 = 13;
    sbit  GPOLYH13_bit at CRC_GPOLYH.B13;
    const register unsigned short int GPOLYH14 = 14;
    sbit  GPOLYH14_bit at CRC_GPOLYH.B14;
    const register unsigned short int GPOLYH15 = 15;
    sbit  GPOLYH15_bit at CRC_GPOLYH.B15;

sfr unsigned short   volatile CRC_GPOLYHL          absolute 0x40032006;
    const register unsigned short int GPOLYHL0 = 0;
    sbit  GPOLYHL0_bit at CRC_GPOLYHL.B0;
    const register unsigned short int GPOLYHL1 = 1;
    sbit  GPOLYHL1_bit at CRC_GPOLYHL.B1;
    const register unsigned short int GPOLYHL2 = 2;
    sbit  GPOLYHL2_bit at CRC_GPOLYHL.B2;
    const register unsigned short int GPOLYHL3 = 3;
    sbit  GPOLYHL3_bit at CRC_GPOLYHL.B3;
    const register unsigned short int GPOLYHL4 = 4;
    sbit  GPOLYHL4_bit at CRC_GPOLYHL.B4;
    const register unsigned short int GPOLYHL5 = 5;
    sbit  GPOLYHL5_bit at CRC_GPOLYHL.B5;
    const register unsigned short int GPOLYHL6 = 6;
    sbit  GPOLYHL6_bit at CRC_GPOLYHL.B6;
    const register unsigned short int GPOLYHL7 = 7;
    sbit  GPOLYHL7_bit at CRC_GPOLYHL.B7;

sfr unsigned short   volatile CRC_GPOLYHU          absolute 0x40032007;
    const register unsigned short int GPOLYHU0 = 0;
    sbit  GPOLYHU0_bit at CRC_GPOLYHU.B0;
    const register unsigned short int GPOLYHU1 = 1;
    sbit  GPOLYHU1_bit at CRC_GPOLYHU.B1;
    const register unsigned short int GPOLYHU2 = 2;
    sbit  GPOLYHU2_bit at CRC_GPOLYHU.B2;
    const register unsigned short int GPOLYHU3 = 3;
    sbit  GPOLYHU3_bit at CRC_GPOLYHU.B3;
    const register unsigned short int GPOLYHU4 = 4;
    sbit  GPOLYHU4_bit at CRC_GPOLYHU.B4;
    const register unsigned short int GPOLYHU5 = 5;
    sbit  GPOLYHU5_bit at CRC_GPOLYHU.B5;
    const register unsigned short int GPOLYHU6 = 6;
    sbit  GPOLYHU6_bit at CRC_GPOLYHU.B6;
    const register unsigned short int GPOLYHU7 = 7;
    sbit  GPOLYHU7_bit at CRC_GPOLYHU.B7;

sfr unsigned long   volatile CRC_CTRL             absolute 0x40032008;
    const register unsigned short int TCRC = 24;
    sbit  TCRC_bit at CRC_CTRL.B24;
    const register unsigned short int WAS = 25;
    sbit  WAS_bit at CRC_CTRL.B25;
    const register unsigned short int FXOR = 26;
    sbit  FXOR_bit at CRC_CTRL.B26;
    const register unsigned short int TOTR0 = 28;
    sbit  TOTR0_bit at CRC_CTRL.B28;
    const register unsigned short int TOTR1 = 29;
    sbit  TOTR1_bit at CRC_CTRL.B29;
    const register unsigned short int TOT0 = 30;
    sbit  TOT0_bit at CRC_CTRL.B30;
    const register unsigned short int TOT1 = 31;
    sbit  TOT1_bit at CRC_CTRL.B31;

sfr unsigned short   volatile CRC_CTRLHU           absolute 0x4003200B;
    sbit  TCRC_CRC_CTRLHU_bit at CRC_CTRLHU.B0;
    sbit  WAS_CRC_CTRLHU_bit at CRC_CTRLHU.B1;
    sbit  FXOR_CRC_CTRLHU_bit at CRC_CTRLHU.B2;
    sbit  TOTR0_CRC_CTRLHU_bit at CRC_CTRLHU.B4;
    sbit  TOTR1_CRC_CTRLHU_bit at CRC_CTRLHU.B5;
    sbit  TOT0_CRC_CTRLHU_bit at CRC_CTRLHU.B6;
    sbit  TOT1_CRC_CTRLHU_bit at CRC_CTRLHU.B7;

sfr unsigned long   volatile USBDCD_CONTROL       absolute 0x40035000;
    const register unsigned short int IACK = 0;
    sbit  IACK_bit at USBDCD_CONTROL.B0;
    const register unsigned short int IF_ = 8;
    sbit  IF_bit at USBDCD_CONTROL.B8;
    const register unsigned short int IE = 16;
    sbit  IE_bit at USBDCD_CONTROL.B16;
    const register unsigned short int BC12 = 17;
    sbit  BC12_bit at USBDCD_CONTROL.B17;
    sbit  START_USBDCD_CONTROL_bit at USBDCD_CONTROL.B24;
    sbit  SR_USBDCD_CONTROL_bit at USBDCD_CONTROL.B25;

sfr unsigned long   volatile USBDCD_CLOCK         absolute 0x40035004;
    const register unsigned short int CLOCK_UNIT = 0;
    sbit  CLOCK_UNIT_bit at USBDCD_CLOCK.B0;
    const register unsigned short int CLOCK_SPEED0 = 2;
    sbit  CLOCK_SPEED0_bit at USBDCD_CLOCK.B2;
    const register unsigned short int CLOCK_SPEED1 = 3;
    sbit  CLOCK_SPEED1_bit at USBDCD_CLOCK.B3;
    const register unsigned short int CLOCK_SPEED2 = 4;
    sbit  CLOCK_SPEED2_bit at USBDCD_CLOCK.B4;
    const register unsigned short int CLOCK_SPEED3 = 5;
    sbit  CLOCK_SPEED3_bit at USBDCD_CLOCK.B5;
    const register unsigned short int CLOCK_SPEED4 = 6;
    sbit  CLOCK_SPEED4_bit at USBDCD_CLOCK.B6;
    const register unsigned short int CLOCK_SPEED5 = 7;
    sbit  CLOCK_SPEED5_bit at USBDCD_CLOCK.B7;
    const register unsigned short int CLOCK_SPEED6 = 8;
    sbit  CLOCK_SPEED6_bit at USBDCD_CLOCK.B8;
    const register unsigned short int CLOCK_SPEED7 = 9;
    sbit  CLOCK_SPEED7_bit at USBDCD_CLOCK.B9;
    const register unsigned short int CLOCK_SPEED8 = 10;
    sbit  CLOCK_SPEED8_bit at USBDCD_CLOCK.B10;
    const register unsigned short int CLOCK_SPEED9 = 11;
    sbit  CLOCK_SPEED9_bit at USBDCD_CLOCK.B11;

sfr unsigned long   volatile USBDCD_STATUS        absolute 0x40035008;
    const register unsigned short int SEQ_RES0 = 16;
    sbit  SEQ_RES0_bit at USBDCD_STATUS.B16;
    const register unsigned short int SEQ_RES1 = 17;
    sbit  SEQ_RES1_bit at USBDCD_STATUS.B17;
    const register unsigned short int SEQ_STAT0 = 18;
    sbit  SEQ_STAT0_bit at USBDCD_STATUS.B18;
    const register unsigned short int SEQ_STAT1 = 19;
    sbit  SEQ_STAT1_bit at USBDCD_STATUS.B19;
    const register unsigned short int ERR_ = 20;
    sbit  ERR_bit at USBDCD_STATUS.B20;
    const register unsigned short int TO_ = 21;
    sbit  TO_bit at USBDCD_STATUS.B21;
    sbit  ACTIVE_USBDCD_STATUS_bit at USBDCD_STATUS.B22;

sfr unsigned long   volatile USBDCD_SIGNAL_OVERRIDE absolute 0x4003500C;
    sbit  PS0_USBDCD_SIGNAL_OVERRIDE_bit at USBDCD_SIGNAL_OVERRIDE.B0;
    sbit  PS1_USBDCD_SIGNAL_OVERRIDE_bit at USBDCD_SIGNAL_OVERRIDE.B1;

sfr unsigned long   volatile USBDCD_TIMER0        absolute 0x40035010;
    const register unsigned short int TUNITCON0 = 0;
    sbit  TUNITCON0_bit at USBDCD_TIMER0.B0;
    const register unsigned short int TUNITCON1 = 1;
    sbit  TUNITCON1_bit at USBDCD_TIMER0.B1;
    const register unsigned short int TUNITCON2 = 2;
    sbit  TUNITCON2_bit at USBDCD_TIMER0.B2;
    const register unsigned short int TUNITCON3 = 3;
    sbit  TUNITCON3_bit at USBDCD_TIMER0.B3;
    const register unsigned short int TUNITCON4 = 4;
    sbit  TUNITCON4_bit at USBDCD_TIMER0.B4;
    const register unsigned short int TUNITCON5 = 5;
    sbit  TUNITCON5_bit at USBDCD_TIMER0.B5;
    const register unsigned short int TUNITCON6 = 6;
    sbit  TUNITCON6_bit at USBDCD_TIMER0.B6;
    const register unsigned short int TUNITCON7 = 7;
    sbit  TUNITCON7_bit at USBDCD_TIMER0.B7;
    const register unsigned short int TUNITCON8 = 8;
    sbit  TUNITCON8_bit at USBDCD_TIMER0.B8;
    const register unsigned short int TUNITCON9 = 9;
    sbit  TUNITCON9_bit at USBDCD_TIMER0.B9;
    const register unsigned short int TUNITCON10 = 10;
    sbit  TUNITCON10_bit at USBDCD_TIMER0.B10;
    const register unsigned short int TUNITCON11 = 11;
    sbit  TUNITCON11_bit at USBDCD_TIMER0.B11;
    const register unsigned short int TSEQ_INIT0 = 16;
    sbit  TSEQ_INIT0_bit at USBDCD_TIMER0.B16;
    const register unsigned short int TSEQ_INIT1 = 17;
    sbit  TSEQ_INIT1_bit at USBDCD_TIMER0.B17;
    const register unsigned short int TSEQ_INIT2 = 18;
    sbit  TSEQ_INIT2_bit at USBDCD_TIMER0.B18;
    const register unsigned short int TSEQ_INIT3 = 19;
    sbit  TSEQ_INIT3_bit at USBDCD_TIMER0.B19;
    const register unsigned short int TSEQ_INIT4 = 20;
    sbit  TSEQ_INIT4_bit at USBDCD_TIMER0.B20;
    const register unsigned short int TSEQ_INIT5 = 21;
    sbit  TSEQ_INIT5_bit at USBDCD_TIMER0.B21;
    const register unsigned short int TSEQ_INIT6 = 22;
    sbit  TSEQ_INIT6_bit at USBDCD_TIMER0.B22;
    const register unsigned short int TSEQ_INIT7 = 23;
    sbit  TSEQ_INIT7_bit at USBDCD_TIMER0.B23;
    const register unsigned short int TSEQ_INIT8 = 24;
    sbit  TSEQ_INIT8_bit at USBDCD_TIMER0.B24;
    const register unsigned short int TSEQ_INIT9 = 25;
    sbit  TSEQ_INIT9_bit at USBDCD_TIMER0.B25;

sfr unsigned long   volatile USBDCD_TIMER1        absolute 0x40035014;
    const register unsigned short int TVDPSRC_ON0 = 0;
    sbit  TVDPSRC_ON0_bit at USBDCD_TIMER1.B0;
    const register unsigned short int TVDPSRC_ON1 = 1;
    sbit  TVDPSRC_ON1_bit at USBDCD_TIMER1.B1;
    const register unsigned short int TVDPSRC_ON2 = 2;
    sbit  TVDPSRC_ON2_bit at USBDCD_TIMER1.B2;
    const register unsigned short int TVDPSRC_ON3 = 3;
    sbit  TVDPSRC_ON3_bit at USBDCD_TIMER1.B3;
    const register unsigned short int TVDPSRC_ON4 = 4;
    sbit  TVDPSRC_ON4_bit at USBDCD_TIMER1.B4;
    const register unsigned short int TVDPSRC_ON5 = 5;
    sbit  TVDPSRC_ON5_bit at USBDCD_TIMER1.B5;
    const register unsigned short int TVDPSRC_ON6 = 6;
    sbit  TVDPSRC_ON6_bit at USBDCD_TIMER1.B6;
    const register unsigned short int TVDPSRC_ON7 = 7;
    sbit  TVDPSRC_ON7_bit at USBDCD_TIMER1.B7;
    const register unsigned short int TVDPSRC_ON8 = 8;
    sbit  TVDPSRC_ON8_bit at USBDCD_TIMER1.B8;
    const register unsigned short int TVDPSRC_ON9 = 9;
    sbit  TVDPSRC_ON9_bit at USBDCD_TIMER1.B9;
    const register unsigned short int TDCD_DBNC0 = 16;
    sbit  TDCD_DBNC0_bit at USBDCD_TIMER1.B16;
    const register unsigned short int TDCD_DBNC1 = 17;
    sbit  TDCD_DBNC1_bit at USBDCD_TIMER1.B17;
    const register unsigned short int TDCD_DBNC2 = 18;
    sbit  TDCD_DBNC2_bit at USBDCD_TIMER1.B18;
    const register unsigned short int TDCD_DBNC3 = 19;
    sbit  TDCD_DBNC3_bit at USBDCD_TIMER1.B19;
    const register unsigned short int TDCD_DBNC4 = 20;
    sbit  TDCD_DBNC4_bit at USBDCD_TIMER1.B20;
    const register unsigned short int TDCD_DBNC5 = 21;
    sbit  TDCD_DBNC5_bit at USBDCD_TIMER1.B21;
    const register unsigned short int TDCD_DBNC6 = 22;
    sbit  TDCD_DBNC6_bit at USBDCD_TIMER1.B22;
    const register unsigned short int TDCD_DBNC7 = 23;
    sbit  TDCD_DBNC7_bit at USBDCD_TIMER1.B23;
    const register unsigned short int TDCD_DBNC8 = 24;
    sbit  TDCD_DBNC8_bit at USBDCD_TIMER1.B24;
    const register unsigned short int TDCD_DBNC9 = 25;
    sbit  TDCD_DBNC9_bit at USBDCD_TIMER1.B25;

sfr unsigned long   volatile USBDCD_TIMER2_BC11   absolute 0x40035018;
    const register unsigned short int CHECK_DM0 = 0;
    sbit  CHECK_DM0_bit at USBDCD_TIMER2_BC11.B0;
    const register unsigned short int CHECK_DM1 = 1;
    sbit  CHECK_DM1_bit at USBDCD_TIMER2_BC11.B1;
    const register unsigned short int CHECK_DM2 = 2;
    sbit  CHECK_DM2_bit at USBDCD_TIMER2_BC11.B2;
    const register unsigned short int CHECK_DM3 = 3;
    sbit  CHECK_DM3_bit at USBDCD_TIMER2_BC11.B3;
    const register unsigned short int TVDPSRC_CON0 = 16;
    sbit  TVDPSRC_CON0_bit at USBDCD_TIMER2_BC11.B16;
    const register unsigned short int TVDPSRC_CON1 = 17;
    sbit  TVDPSRC_CON1_bit at USBDCD_TIMER2_BC11.B17;
    const register unsigned short int TVDPSRC_CON2 = 18;
    sbit  TVDPSRC_CON2_bit at USBDCD_TIMER2_BC11.B18;
    const register unsigned short int TVDPSRC_CON3 = 19;
    sbit  TVDPSRC_CON3_bit at USBDCD_TIMER2_BC11.B19;
    const register unsigned short int TVDPSRC_CON4 = 20;
    sbit  TVDPSRC_CON4_bit at USBDCD_TIMER2_BC11.B20;
    const register unsigned short int TVDPSRC_CON5 = 21;
    sbit  TVDPSRC_CON5_bit at USBDCD_TIMER2_BC11.B21;
    const register unsigned short int TVDPSRC_CON6 = 22;
    sbit  TVDPSRC_CON6_bit at USBDCD_TIMER2_BC11.B22;
    const register unsigned short int TVDPSRC_CON7 = 23;
    sbit  TVDPSRC_CON7_bit at USBDCD_TIMER2_BC11.B23;
    const register unsigned short int TVDPSRC_CON8 = 24;
    sbit  TVDPSRC_CON8_bit at USBDCD_TIMER2_BC11.B24;
    const register unsigned short int TVDPSRC_CON9 = 25;
    sbit  TVDPSRC_CON9_bit at USBDCD_TIMER2_BC11.B25;

sfr unsigned long   volatile USBDCD_TIMER2_BC12   absolute 0x40035018;
    const register unsigned short int TVDMSRC_ON0 = 0;
    sbit  TVDMSRC_ON0_bit at USBDCD_TIMER2_BC12.B0;
    const register unsigned short int TVDMSRC_ON1 = 1;
    sbit  TVDMSRC_ON1_bit at USBDCD_TIMER2_BC12.B1;
    const register unsigned short int TVDMSRC_ON2 = 2;
    sbit  TVDMSRC_ON2_bit at USBDCD_TIMER2_BC12.B2;
    const register unsigned short int TVDMSRC_ON3 = 3;
    sbit  TVDMSRC_ON3_bit at USBDCD_TIMER2_BC12.B3;
    const register unsigned short int TVDMSRC_ON4 = 4;
    sbit  TVDMSRC_ON4_bit at USBDCD_TIMER2_BC12.B4;
    const register unsigned short int TVDMSRC_ON5 = 5;
    sbit  TVDMSRC_ON5_bit at USBDCD_TIMER2_BC12.B5;
    const register unsigned short int TVDMSRC_ON6 = 6;
    sbit  TVDMSRC_ON6_bit at USBDCD_TIMER2_BC12.B6;
    const register unsigned short int TVDMSRC_ON7 = 7;
    sbit  TVDMSRC_ON7_bit at USBDCD_TIMER2_BC12.B7;
    const register unsigned short int TVDMSRC_ON8 = 8;
    sbit  TVDMSRC_ON8_bit at USBDCD_TIMER2_BC12.B8;
    const register unsigned short int TVDMSRC_ON9 = 9;
    sbit  TVDMSRC_ON9_bit at USBDCD_TIMER2_BC12.B9;
    const register unsigned short int TWAIT_AFTER_PRD0 = 16;
    sbit  TWAIT_AFTER_PRD0_bit at USBDCD_TIMER2_BC12.B16;
    const register unsigned short int TWAIT_AFTER_PRD1 = 17;
    sbit  TWAIT_AFTER_PRD1_bit at USBDCD_TIMER2_BC12.B17;
    const register unsigned short int TWAIT_AFTER_PRD2 = 18;
    sbit  TWAIT_AFTER_PRD2_bit at USBDCD_TIMER2_BC12.B18;
    const register unsigned short int TWAIT_AFTER_PRD3 = 19;
    sbit  TWAIT_AFTER_PRD3_bit at USBDCD_TIMER2_BC12.B19;
    const register unsigned short int TWAIT_AFTER_PRD4 = 20;
    sbit  TWAIT_AFTER_PRD4_bit at USBDCD_TIMER2_BC12.B20;
    const register unsigned short int TWAIT_AFTER_PRD5 = 21;
    sbit  TWAIT_AFTER_PRD5_bit at USBDCD_TIMER2_BC12.B21;
    const register unsigned short int TWAIT_AFTER_PRD6 = 22;
    sbit  TWAIT_AFTER_PRD6_bit at USBDCD_TIMER2_BC12.B22;
    const register unsigned short int TWAIT_AFTER_PRD7 = 23;
    sbit  TWAIT_AFTER_PRD7_bit at USBDCD_TIMER2_BC12.B23;
    const register unsigned short int TWAIT_AFTER_PRD8 = 24;
    sbit  TWAIT_AFTER_PRD8_bit at USBDCD_TIMER2_BC12.B24;
    const register unsigned short int TWAIT_AFTER_PRD9 = 25;
    sbit  TWAIT_AFTER_PRD9_bit at USBDCD_TIMER2_BC12.B25;

sfr unsigned long   volatile PDB0_SC              absolute 0x40036000;
    const register unsigned short int LDOK = 0;
    sbit  LDOK_bit at PDB0_SC.B0;
    sbit  CONT_PDB0_SC_bit at PDB0_SC.B1;
    const register unsigned short int MULT0 = 2;
    sbit  MULT0_bit at PDB0_SC.B2;
    const register unsigned short int MULT1 = 3;
    sbit  MULT1_bit at PDB0_SC.B3;
    const register unsigned short int PDBIE = 5;
    sbit  PDBIE_bit at PDB0_SC.B5;
    const register unsigned short int PDBIF = 6;
    sbit  PDBIF_bit at PDB0_SC.B6;
    const register unsigned short int PDBEN = 7;
    sbit  PDBEN_bit at PDB0_SC.B7;
    const register unsigned short int TRGSEL0 = 8;
    sbit  TRGSEL0_bit at PDB0_SC.B8;
    const register unsigned short int TRGSEL1 = 9;
    sbit  TRGSEL1_bit at PDB0_SC.B9;
    const register unsigned short int TRGSEL2 = 10;
    sbit  TRGSEL2_bit at PDB0_SC.B10;
    const register unsigned short int TRGSEL3 = 11;
    sbit  TRGSEL3_bit at PDB0_SC.B11;
    const register unsigned short int PRESCALER0 = 12;
    sbit  PRESCALER0_bit at PDB0_SC.B12;
    const register unsigned short int PRESCALER1 = 13;
    sbit  PRESCALER1_bit at PDB0_SC.B13;
    const register unsigned short int PRESCALER2 = 14;
    sbit  PRESCALER2_bit at PDB0_SC.B14;
    const register unsigned short int DMAEN = 15;
    sbit  DMAEN_bit at PDB0_SC.B15;
    const register unsigned short int SWTRIG = 16;
    sbit  SWTRIG_bit at PDB0_SC.B16;
    const register unsigned short int PDBEIE = 17;
    sbit  PDBEIE_bit at PDB0_SC.B17;
    const register unsigned short int LDMOD0 = 18;
    sbit  LDMOD0_bit at PDB0_SC.B18;
    const register unsigned short int LDMOD1 = 19;
    sbit  LDMOD1_bit at PDB0_SC.B19;

sfr unsigned long   volatile PDB0_MOD             absolute 0x40036004;
    const register unsigned short int MOD0 = 0;
    sbit  MOD0_bit at PDB0_MOD.B0;
    const register unsigned short int MOD1 = 1;
    sbit  MOD1_bit at PDB0_MOD.B1;
    const register unsigned short int MOD2 = 2;
    sbit  MOD2_bit at PDB0_MOD.B2;
    const register unsigned short int MOD3 = 3;
    sbit  MOD3_bit at PDB0_MOD.B3;
    const register unsigned short int MOD4 = 4;
    sbit  MOD4_bit at PDB0_MOD.B4;
    const register unsigned short int MOD5 = 5;
    sbit  MOD5_bit at PDB0_MOD.B5;
    const register unsigned short int MOD6 = 6;
    sbit  MOD6_bit at PDB0_MOD.B6;
    const register unsigned short int MOD7 = 7;
    sbit  MOD7_bit at PDB0_MOD.B7;
    const register unsigned short int MOD8 = 8;
    sbit  MOD8_bit at PDB0_MOD.B8;
    const register unsigned short int MOD9 = 9;
    sbit  MOD9_bit at PDB0_MOD.B9;
    const register unsigned short int MOD10 = 10;
    sbit  MOD10_bit at PDB0_MOD.B10;
    const register unsigned short int MOD11 = 11;
    sbit  MOD11_bit at PDB0_MOD.B11;
    const register unsigned short int MOD12 = 12;
    sbit  MOD12_bit at PDB0_MOD.B12;
    const register unsigned short int MOD13 = 13;
    sbit  MOD13_bit at PDB0_MOD.B13;
    const register unsigned short int MOD14 = 14;
    sbit  MOD14_bit at PDB0_MOD.B14;
    const register unsigned short int MOD15 = 15;
    sbit  MOD15_bit at PDB0_MOD.B15;

sfr unsigned long   volatile PDB0_CNT             absolute 0x40036008;
    const register unsigned short int CNT0 = 0;
    sbit  CNT0_bit at PDB0_CNT.B0;
    const register unsigned short int CNT1 = 1;
    sbit  CNT1_bit at PDB0_CNT.B1;
    const register unsigned short int CNT2 = 2;
    sbit  CNT2_bit at PDB0_CNT.B2;
    const register unsigned short int CNT3 = 3;
    sbit  CNT3_bit at PDB0_CNT.B3;
    const register unsigned short int CNT4 = 4;
    sbit  CNT4_bit at PDB0_CNT.B4;
    const register unsigned short int CNT5 = 5;
    sbit  CNT5_bit at PDB0_CNT.B5;
    const register unsigned short int CNT6 = 6;
    sbit  CNT6_bit at PDB0_CNT.B6;
    const register unsigned short int CNT7 = 7;
    sbit  CNT7_bit at PDB0_CNT.B7;
    const register unsigned short int CNT8 = 8;
    sbit  CNT8_bit at PDB0_CNT.B8;
    const register unsigned short int CNT9 = 9;
    sbit  CNT9_bit at PDB0_CNT.B9;
    const register unsigned short int CNT10 = 10;
    sbit  CNT10_bit at PDB0_CNT.B10;
    const register unsigned short int CNT11 = 11;
    sbit  CNT11_bit at PDB0_CNT.B11;
    const register unsigned short int CNT12 = 12;
    sbit  CNT12_bit at PDB0_CNT.B12;
    const register unsigned short int CNT13 = 13;
    sbit  CNT13_bit at PDB0_CNT.B13;
    const register unsigned short int CNT14 = 14;
    sbit  CNT14_bit at PDB0_CNT.B14;
    const register unsigned short int CNT15 = 15;
    sbit  CNT15_bit at PDB0_CNT.B15;

sfr unsigned long   volatile PDB0_IDLY            absolute 0x4003600C;
    const register unsigned short int IDLY0 = 0;
    sbit  IDLY0_bit at PDB0_IDLY.B0;
    const register unsigned short int IDLY1 = 1;
    sbit  IDLY1_bit at PDB0_IDLY.B1;
    const register unsigned short int IDLY2 = 2;
    sbit  IDLY2_bit at PDB0_IDLY.B2;
    const register unsigned short int IDLY3 = 3;
    sbit  IDLY3_bit at PDB0_IDLY.B3;
    const register unsigned short int IDLY4 = 4;
    sbit  IDLY4_bit at PDB0_IDLY.B4;
    const register unsigned short int IDLY5 = 5;
    sbit  IDLY5_bit at PDB0_IDLY.B5;
    const register unsigned short int IDLY6 = 6;
    sbit  IDLY6_bit at PDB0_IDLY.B6;
    const register unsigned short int IDLY7 = 7;
    sbit  IDLY7_bit at PDB0_IDLY.B7;
    const register unsigned short int IDLY8 = 8;
    sbit  IDLY8_bit at PDB0_IDLY.B8;
    const register unsigned short int IDLY9 = 9;
    sbit  IDLY9_bit at PDB0_IDLY.B9;
    const register unsigned short int IDLY10 = 10;
    sbit  IDLY10_bit at PDB0_IDLY.B10;
    const register unsigned short int IDLY11 = 11;
    sbit  IDLY11_bit at PDB0_IDLY.B11;
    const register unsigned short int IDLY12 = 12;
    sbit  IDLY12_bit at PDB0_IDLY.B12;
    const register unsigned short int IDLY13 = 13;
    sbit  IDLY13_bit at PDB0_IDLY.B13;
    const register unsigned short int IDLY14 = 14;
    sbit  IDLY14_bit at PDB0_IDLY.B14;
    const register unsigned short int IDLY15 = 15;
    sbit  IDLY15_bit at PDB0_IDLY.B15;

sfr unsigned long   volatile PDB0_CHC1            absolute 0x40036010;
    const register unsigned short int EN0 = 0;
    sbit  EN0_bit at PDB0_CHC1.B0;
    const register unsigned short int EN1 = 1;
    sbit  EN1_bit at PDB0_CHC1.B1;
    const register unsigned short int EN2 = 2;
    sbit  EN2_bit at PDB0_CHC1.B2;
    const register unsigned short int EN3 = 3;
    sbit  EN3_bit at PDB0_CHC1.B3;
    const register unsigned short int EN4 = 4;
    sbit  EN4_bit at PDB0_CHC1.B4;
    const register unsigned short int EN5 = 5;
    sbit  EN5_bit at PDB0_CHC1.B5;
    const register unsigned short int EN6 = 6;
    sbit  EN6_bit at PDB0_CHC1.B6;
    const register unsigned short int EN7 = 7;
    sbit  EN7_bit at PDB0_CHC1.B7;
    const register unsigned short int TOS0 = 8;
    sbit  TOS0_bit at PDB0_CHC1.B8;
    const register unsigned short int TOS1 = 9;
    sbit  TOS1_bit at PDB0_CHC1.B9;
    const register unsigned short int TOS2 = 10;
    sbit  TOS2_bit at PDB0_CHC1.B10;
    const register unsigned short int TOS3 = 11;
    sbit  TOS3_bit at PDB0_CHC1.B11;
    const register unsigned short int TOS4 = 12;
    sbit  TOS4_bit at PDB0_CHC1.B12;
    const register unsigned short int TOS5 = 13;
    sbit  TOS5_bit at PDB0_CHC1.B13;
    const register unsigned short int TOS6 = 14;
    sbit  TOS6_bit at PDB0_CHC1.B14;
    const register unsigned short int TOS7 = 15;
    sbit  TOS7_bit at PDB0_CHC1.B15;
    const register unsigned short int BB0 = 16;
    sbit  BB0_bit at PDB0_CHC1.B16;
    const register unsigned short int BB1 = 17;
    sbit  BB1_bit at PDB0_CHC1.B17;
    const register unsigned short int BB2 = 18;
    sbit  BB2_bit at PDB0_CHC1.B18;
    const register unsigned short int BB3 = 19;
    sbit  BB3_bit at PDB0_CHC1.B19;
    const register unsigned short int BB4 = 20;
    sbit  BB4_bit at PDB0_CHC1.B20;
    const register unsigned short int BB5 = 21;
    sbit  BB5_bit at PDB0_CHC1.B21;
    const register unsigned short int BB6 = 22;
    sbit  BB6_bit at PDB0_CHC1.B22;
    const register unsigned short int BB7 = 23;
    sbit  BB7_bit at PDB0_CHC1.B23;

sfr unsigned long   volatile PDB0_CHS             absolute 0x40036014;
    sbit  ERR0_PDB0_CHS_bit at PDB0_CHS.B0;
    sbit  ERR1_PDB0_CHS_bit at PDB0_CHS.B1;
    sbit  ERR2_PDB0_CHS_bit at PDB0_CHS.B2;
    sbit  ERR3_PDB0_CHS_bit at PDB0_CHS.B3;
    sbit  ERR4_PDB0_CHS_bit at PDB0_CHS.B4;
    sbit  ERR5_PDB0_CHS_bit at PDB0_CHS.B5;
    sbit  ERR6_PDB0_CHS_bit at PDB0_CHS.B6;
    sbit  ERR7_PDB0_CHS_bit at PDB0_CHS.B7;
    const register unsigned short int CF0 = 16;
    sbit  CF0_bit at PDB0_CHS.B16;
    const register unsigned short int CF1 = 17;
    sbit  CF1_bit at PDB0_CHS.B17;
    const register unsigned short int CF2 = 18;
    sbit  CF2_bit at PDB0_CHS.B18;
    const register unsigned short int CF3 = 19;
    sbit  CF3_bit at PDB0_CHS.B19;
    const register unsigned short int CF4 = 20;
    sbit  CF4_bit at PDB0_CHS.B20;
    const register unsigned short int CF5 = 21;
    sbit  CF5_bit at PDB0_CHS.B21;
    const register unsigned short int CF6 = 22;
    sbit  CF6_bit at PDB0_CHS.B22;
    const register unsigned short int CF7 = 23;
    sbit  CF7_bit at PDB0_CHS.B23;

sfr unsigned long   volatile PDB0_CHDLY0          absolute 0x40036018;
    const register unsigned short int DLY0 = 0;
    sbit  DLY0_bit at PDB0_CHDLY0.B0;
    const register unsigned short int DLY1 = 1;
    sbit  DLY1_bit at PDB0_CHDLY0.B1;
    const register unsigned short int DLY2 = 2;
    sbit  DLY2_bit at PDB0_CHDLY0.B2;
    const register unsigned short int DLY3 = 3;
    sbit  DLY3_bit at PDB0_CHDLY0.B3;
    const register unsigned short int DLY4 = 4;
    sbit  DLY4_bit at PDB0_CHDLY0.B4;
    const register unsigned short int DLY5 = 5;
    sbit  DLY5_bit at PDB0_CHDLY0.B5;
    const register unsigned short int DLY6 = 6;
    sbit  DLY6_bit at PDB0_CHDLY0.B6;
    const register unsigned short int DLY7 = 7;
    sbit  DLY7_bit at PDB0_CHDLY0.B7;
    const register unsigned short int DLY8 = 8;
    sbit  DLY8_bit at PDB0_CHDLY0.B8;
    const register unsigned short int DLY9 = 9;
    sbit  DLY9_bit at PDB0_CHDLY0.B9;
    const register unsigned short int DLY10 = 10;
    sbit  DLY10_bit at PDB0_CHDLY0.B10;
    const register unsigned short int DLY11 = 11;
    sbit  DLY11_bit at PDB0_CHDLY0.B11;
    const register unsigned short int DLY12 = 12;
    sbit  DLY12_bit at PDB0_CHDLY0.B12;
    const register unsigned short int DLY13 = 13;
    sbit  DLY13_bit at PDB0_CHDLY0.B13;
    const register unsigned short int DLY14 = 14;
    sbit  DLY14_bit at PDB0_CHDLY0.B14;
    const register unsigned short int DLY15 = 15;
    sbit  DLY15_bit at PDB0_CHDLY0.B15;

sfr unsigned long   volatile PDB0_CHDLY1          absolute 0x4003601C;
    sbit  DLY0_PDB0_CHDLY1_bit at PDB0_CHDLY1.B0;
    sbit  DLY1_PDB0_CHDLY1_bit at PDB0_CHDLY1.B1;
    sbit  DLY2_PDB0_CHDLY1_bit at PDB0_CHDLY1.B2;
    sbit  DLY3_PDB0_CHDLY1_bit at PDB0_CHDLY1.B3;
    sbit  DLY4_PDB0_CHDLY1_bit at PDB0_CHDLY1.B4;
    sbit  DLY5_PDB0_CHDLY1_bit at PDB0_CHDLY1.B5;
    sbit  DLY6_PDB0_CHDLY1_bit at PDB0_CHDLY1.B6;
    sbit  DLY7_PDB0_CHDLY1_bit at PDB0_CHDLY1.B7;
    sbit  DLY8_PDB0_CHDLY1_bit at PDB0_CHDLY1.B8;
    sbit  DLY9_PDB0_CHDLY1_bit at PDB0_CHDLY1.B9;
    sbit  DLY10_PDB0_CHDLY1_bit at PDB0_CHDLY1.B10;
    sbit  DLY11_PDB0_CHDLY1_bit at PDB0_CHDLY1.B11;
    sbit  DLY12_PDB0_CHDLY1_bit at PDB0_CHDLY1.B12;
    sbit  DLY13_PDB0_CHDLY1_bit at PDB0_CHDLY1.B13;
    sbit  DLY14_PDB0_CHDLY1_bit at PDB0_CHDLY1.B14;
    sbit  DLY15_PDB0_CHDLY1_bit at PDB0_CHDLY1.B15;

sfr unsigned long   volatile PDB0_DACINTC         absolute 0x40036150;
    const register unsigned short int TOE = 0;
    sbit  TOE_bit at PDB0_DACINTC.B0;
    const register unsigned short int EXT = 1;
    sbit  EXT_bit at PDB0_DACINTC.B1;

sfr unsigned long   volatile PDB0_DACINT          absolute 0x40036154;
    sbit  INT0_PDB0_DACINT_bit at PDB0_DACINT.B0;
    sbit  INT1_PDB0_DACINT_bit at PDB0_DACINT.B1;
    sbit  INT2_PDB0_DACINT_bit at PDB0_DACINT.B2;
    sbit  INT3_PDB0_DACINT_bit at PDB0_DACINT.B3;
    sbit  INT4_PDB0_DACINT_bit at PDB0_DACINT.B4;
    sbit  INT5_PDB0_DACINT_bit at PDB0_DACINT.B5;
    sbit  INT6_PDB0_DACINT_bit at PDB0_DACINT.B6;
    sbit  INT7_PDB0_DACINT_bit at PDB0_DACINT.B7;
    sbit  INT8_PDB0_DACINT_bit at PDB0_DACINT.B8;
    sbit  INT9_PDB0_DACINT_bit at PDB0_DACINT.B9;
    sbit  INT10_PDB0_DACINT_bit at PDB0_DACINT.B10;
    sbit  INT11_PDB0_DACINT_bit at PDB0_DACINT.B11;
    sbit  INT12_PDB0_DACINT_bit at PDB0_DACINT.B12;
    sbit  INT13_PDB0_DACINT_bit at PDB0_DACINT.B13;
    sbit  INT14_PDB0_DACINT_bit at PDB0_DACINT.B14;
    sbit  INT15_PDB0_DACINT_bit at PDB0_DACINT.B15;

sfr unsigned long   volatile PDB0_POEN            absolute 0x40036190;
    const register unsigned short int POEN0 = 0;
    sbit  POEN0_bit at PDB0_POEN.B0;
    const register unsigned short int POEN1 = 1;
    sbit  POEN1_bit at PDB0_POEN.B1;
    const register unsigned short int POEN2 = 2;
    sbit  POEN2_bit at PDB0_POEN.B2;
    const register unsigned short int POEN3 = 3;
    sbit  POEN3_bit at PDB0_POEN.B3;
    const register unsigned short int POEN4 = 4;
    sbit  POEN4_bit at PDB0_POEN.B4;
    const register unsigned short int POEN5 = 5;
    sbit  POEN5_bit at PDB0_POEN.B5;
    const register unsigned short int POEN6 = 6;
    sbit  POEN6_bit at PDB0_POEN.B6;
    const register unsigned short int POEN7 = 7;
    sbit  POEN7_bit at PDB0_POEN.B7;

sfr unsigned long   volatile PDB0_PO0DLY          absolute 0x40036194;
    const register unsigned short int DLY20 = 0;
    sbit  DLY20_bit at PDB0_PO0DLY.B0;
    const register unsigned short int DLY21 = 1;
    sbit  DLY21_bit at PDB0_PO0DLY.B1;
    const register unsigned short int DLY22 = 2;
    sbit  DLY22_bit at PDB0_PO0DLY.B2;
    const register unsigned short int DLY23 = 3;
    sbit  DLY23_bit at PDB0_PO0DLY.B3;
    const register unsigned short int DLY24 = 4;
    sbit  DLY24_bit at PDB0_PO0DLY.B4;
    const register unsigned short int DLY25 = 5;
    sbit  DLY25_bit at PDB0_PO0DLY.B5;
    const register unsigned short int DLY26 = 6;
    sbit  DLY26_bit at PDB0_PO0DLY.B6;
    const register unsigned short int DLY27 = 7;
    sbit  DLY27_bit at PDB0_PO0DLY.B7;
    const register unsigned short int DLY28 = 8;
    sbit  DLY28_bit at PDB0_PO0DLY.B8;
    const register unsigned short int DLY29 = 9;
    sbit  DLY29_bit at PDB0_PO0DLY.B9;
    const register unsigned short int DLY210 = 10;
    sbit  DLY210_bit at PDB0_PO0DLY.B10;
    const register unsigned short int DLY211 = 11;
    sbit  DLY211_bit at PDB0_PO0DLY.B11;
    const register unsigned short int DLY212 = 12;
    sbit  DLY212_bit at PDB0_PO0DLY.B12;
    const register unsigned short int DLY213 = 13;
    sbit  DLY213_bit at PDB0_PO0DLY.B13;
    const register unsigned short int DLY214 = 14;
    sbit  DLY214_bit at PDB0_PO0DLY.B14;
    const register unsigned short int DLY215 = 15;
    sbit  DLY215_bit at PDB0_PO0DLY.B15;
    sbit  DLY10_PDB0_PO0DLY_bit at PDB0_PO0DLY.B16;
    sbit  DLY11_PDB0_PO0DLY_bit at PDB0_PO0DLY.B17;
    sbit  DLY12_PDB0_PO0DLY_bit at PDB0_PO0DLY.B18;
    sbit  DLY13_PDB0_PO0DLY_bit at PDB0_PO0DLY.B19;
    sbit  DLY14_PDB0_PO0DLY_bit at PDB0_PO0DLY.B20;
    sbit  DLY15_PDB0_PO0DLY_bit at PDB0_PO0DLY.B21;
    const register unsigned short int DLY16 = 22;
    sbit  DLY16_bit at PDB0_PO0DLY.B22;
    const register unsigned short int DLY17 = 23;
    sbit  DLY17_bit at PDB0_PO0DLY.B23;
    const register unsigned short int DLY18 = 24;
    sbit  DLY18_bit at PDB0_PO0DLY.B24;
    const register unsigned short int DLY19 = 25;
    sbit  DLY19_bit at PDB0_PO0DLY.B25;
    const register unsigned short int DLY110 = 26;
    sbit  DLY110_bit at PDB0_PO0DLY.B26;
    const register unsigned short int DLY111 = 27;
    sbit  DLY111_bit at PDB0_PO0DLY.B27;
    const register unsigned short int DLY112 = 28;
    sbit  DLY112_bit at PDB0_PO0DLY.B28;
    const register unsigned short int DLY113 = 29;
    sbit  DLY113_bit at PDB0_PO0DLY.B29;
    const register unsigned short int DLY114 = 30;
    sbit  DLY114_bit at PDB0_PO0DLY.B30;
    const register unsigned short int DLY115 = 31;
    sbit  DLY115_bit at PDB0_PO0DLY.B31;

sfr unsigned long   volatile PDB0_PO1DLY          absolute 0x40036198;
    sbit  DLY20_PDB0_PO1DLY_bit at PDB0_PO1DLY.B0;
    sbit  DLY21_PDB0_PO1DLY_bit at PDB0_PO1DLY.B1;
    sbit  DLY22_PDB0_PO1DLY_bit at PDB0_PO1DLY.B2;
    sbit  DLY23_PDB0_PO1DLY_bit at PDB0_PO1DLY.B3;
    sbit  DLY24_PDB0_PO1DLY_bit at PDB0_PO1DLY.B4;
    sbit  DLY25_PDB0_PO1DLY_bit at PDB0_PO1DLY.B5;
    sbit  DLY26_PDB0_PO1DLY_bit at PDB0_PO1DLY.B6;
    sbit  DLY27_PDB0_PO1DLY_bit at PDB0_PO1DLY.B7;
    sbit  DLY28_PDB0_PO1DLY_bit at PDB0_PO1DLY.B8;
    sbit  DLY29_PDB0_PO1DLY_bit at PDB0_PO1DLY.B9;
    sbit  DLY210_PDB0_PO1DLY_bit at PDB0_PO1DLY.B10;
    sbit  DLY211_PDB0_PO1DLY_bit at PDB0_PO1DLY.B11;
    sbit  DLY212_PDB0_PO1DLY_bit at PDB0_PO1DLY.B12;
    sbit  DLY213_PDB0_PO1DLY_bit at PDB0_PO1DLY.B13;
    sbit  DLY214_PDB0_PO1DLY_bit at PDB0_PO1DLY.B14;
    sbit  DLY215_PDB0_PO1DLY_bit at PDB0_PO1DLY.B15;
    sbit  DLY10_PDB0_PO1DLY_bit at PDB0_PO1DLY.B16;
    sbit  DLY11_PDB0_PO1DLY_bit at PDB0_PO1DLY.B17;
    sbit  DLY12_PDB0_PO1DLY_bit at PDB0_PO1DLY.B18;
    sbit  DLY13_PDB0_PO1DLY_bit at PDB0_PO1DLY.B19;
    sbit  DLY14_PDB0_PO1DLY_bit at PDB0_PO1DLY.B20;
    sbit  DLY15_PDB0_PO1DLY_bit at PDB0_PO1DLY.B21;
    sbit  DLY16_PDB0_PO1DLY_bit at PDB0_PO1DLY.B22;
    sbit  DLY17_PDB0_PO1DLY_bit at PDB0_PO1DLY.B23;
    sbit  DLY18_PDB0_PO1DLY_bit at PDB0_PO1DLY.B24;
    sbit  DLY19_PDB0_PO1DLY_bit at PDB0_PO1DLY.B25;
    sbit  DLY110_PDB0_PO1DLY_bit at PDB0_PO1DLY.B26;
    sbit  DLY111_PDB0_PO1DLY_bit at PDB0_PO1DLY.B27;
    sbit  DLY112_PDB0_PO1DLY_bit at PDB0_PO1DLY.B28;
    sbit  DLY113_PDB0_PO1DLY_bit at PDB0_PO1DLY.B29;
    sbit  DLY114_PDB0_PO1DLY_bit at PDB0_PO1DLY.B30;
    sbit  DLY115_PDB0_PO1DLY_bit at PDB0_PO1DLY.B31;

sfr unsigned long   volatile PIT0_MCR             absolute 0x40037000;
    sbit  FRZ_PIT0_MCR_bit at PIT0_MCR.B0;
    sbit  MDIS_PIT0_MCR_bit at PIT0_MCR.B1;

sfr unsigned long   volatile PIT0_LDVAL0          absolute 0x40037100;
    const register unsigned short int TSV0 = 0;
    sbit  TSV0_bit at PIT0_LDVAL0.B0;
    const register unsigned short int TSV1 = 1;
    sbit  TSV1_bit at PIT0_LDVAL0.B1;
    const register unsigned short int TSV2 = 2;
    sbit  TSV2_bit at PIT0_LDVAL0.B2;
    const register unsigned short int TSV3 = 3;
    sbit  TSV3_bit at PIT0_LDVAL0.B3;
    const register unsigned short int TSV4 = 4;
    sbit  TSV4_bit at PIT0_LDVAL0.B4;
    const register unsigned short int TSV5 = 5;
    sbit  TSV5_bit at PIT0_LDVAL0.B5;
    const register unsigned short int TSV6 = 6;
    sbit  TSV6_bit at PIT0_LDVAL0.B6;
    const register unsigned short int TSV7 = 7;
    sbit  TSV7_bit at PIT0_LDVAL0.B7;
    const register unsigned short int TSV8 = 8;
    sbit  TSV8_bit at PIT0_LDVAL0.B8;
    const register unsigned short int TSV9 = 9;
    sbit  TSV9_bit at PIT0_LDVAL0.B9;
    const register unsigned short int TSV10 = 10;
    sbit  TSV10_bit at PIT0_LDVAL0.B10;
    const register unsigned short int TSV11 = 11;
    sbit  TSV11_bit at PIT0_LDVAL0.B11;
    const register unsigned short int TSV12 = 12;
    sbit  TSV12_bit at PIT0_LDVAL0.B12;
    const register unsigned short int TSV13 = 13;
    sbit  TSV13_bit at PIT0_LDVAL0.B13;
    const register unsigned short int TSV14 = 14;
    sbit  TSV14_bit at PIT0_LDVAL0.B14;
    const register unsigned short int TSV15 = 15;
    sbit  TSV15_bit at PIT0_LDVAL0.B15;
    const register unsigned short int TSV16 = 16;
    sbit  TSV16_bit at PIT0_LDVAL0.B16;
    const register unsigned short int TSV17 = 17;
    sbit  TSV17_bit at PIT0_LDVAL0.B17;
    const register unsigned short int TSV18 = 18;
    sbit  TSV18_bit at PIT0_LDVAL0.B18;
    const register unsigned short int TSV19 = 19;
    sbit  TSV19_bit at PIT0_LDVAL0.B19;
    const register unsigned short int TSV20 = 20;
    sbit  TSV20_bit at PIT0_LDVAL0.B20;
    const register unsigned short int TSV21 = 21;
    sbit  TSV21_bit at PIT0_LDVAL0.B21;
    const register unsigned short int TSV22 = 22;
    sbit  TSV22_bit at PIT0_LDVAL0.B22;
    const register unsigned short int TSV23 = 23;
    sbit  TSV23_bit at PIT0_LDVAL0.B23;
    const register unsigned short int TSV24 = 24;
    sbit  TSV24_bit at PIT0_LDVAL0.B24;
    const register unsigned short int TSV25 = 25;
    sbit  TSV25_bit at PIT0_LDVAL0.B25;
    const register unsigned short int TSV26 = 26;
    sbit  TSV26_bit at PIT0_LDVAL0.B26;
    const register unsigned short int TSV27 = 27;
    sbit  TSV27_bit at PIT0_LDVAL0.B27;
    const register unsigned short int TSV28 = 28;
    sbit  TSV28_bit at PIT0_LDVAL0.B28;
    const register unsigned short int TSV29 = 29;
    sbit  TSV29_bit at PIT0_LDVAL0.B29;
    const register unsigned short int TSV30 = 30;
    sbit  TSV30_bit at PIT0_LDVAL0.B30;
    const register unsigned short int TSV31 = 31;
    sbit  TSV31_bit at PIT0_LDVAL0.B31;

sfr unsigned long   volatile PIT0_LDVAL1          absolute 0x40037110;
    sbit  TSV0_PIT0_LDVAL1_bit at PIT0_LDVAL1.B0;
    sbit  TSV1_PIT0_LDVAL1_bit at PIT0_LDVAL1.B1;
    sbit  TSV2_PIT0_LDVAL1_bit at PIT0_LDVAL1.B2;
    sbit  TSV3_PIT0_LDVAL1_bit at PIT0_LDVAL1.B3;
    sbit  TSV4_PIT0_LDVAL1_bit at PIT0_LDVAL1.B4;
    sbit  TSV5_PIT0_LDVAL1_bit at PIT0_LDVAL1.B5;
    sbit  TSV6_PIT0_LDVAL1_bit at PIT0_LDVAL1.B6;
    sbit  TSV7_PIT0_LDVAL1_bit at PIT0_LDVAL1.B7;
    sbit  TSV8_PIT0_LDVAL1_bit at PIT0_LDVAL1.B8;
    sbit  TSV9_PIT0_LDVAL1_bit at PIT0_LDVAL1.B9;
    sbit  TSV10_PIT0_LDVAL1_bit at PIT0_LDVAL1.B10;
    sbit  TSV11_PIT0_LDVAL1_bit at PIT0_LDVAL1.B11;
    sbit  TSV12_PIT0_LDVAL1_bit at PIT0_LDVAL1.B12;
    sbit  TSV13_PIT0_LDVAL1_bit at PIT0_LDVAL1.B13;
    sbit  TSV14_PIT0_LDVAL1_bit at PIT0_LDVAL1.B14;
    sbit  TSV15_PIT0_LDVAL1_bit at PIT0_LDVAL1.B15;
    sbit  TSV16_PIT0_LDVAL1_bit at PIT0_LDVAL1.B16;
    sbit  TSV17_PIT0_LDVAL1_bit at PIT0_LDVAL1.B17;
    sbit  TSV18_PIT0_LDVAL1_bit at PIT0_LDVAL1.B18;
    sbit  TSV19_PIT0_LDVAL1_bit at PIT0_LDVAL1.B19;
    sbit  TSV20_PIT0_LDVAL1_bit at PIT0_LDVAL1.B20;
    sbit  TSV21_PIT0_LDVAL1_bit at PIT0_LDVAL1.B21;
    sbit  TSV22_PIT0_LDVAL1_bit at PIT0_LDVAL1.B22;
    sbit  TSV23_PIT0_LDVAL1_bit at PIT0_LDVAL1.B23;
    sbit  TSV24_PIT0_LDVAL1_bit at PIT0_LDVAL1.B24;
    sbit  TSV25_PIT0_LDVAL1_bit at PIT0_LDVAL1.B25;
    sbit  TSV26_PIT0_LDVAL1_bit at PIT0_LDVAL1.B26;
    sbit  TSV27_PIT0_LDVAL1_bit at PIT0_LDVAL1.B27;
    sbit  TSV28_PIT0_LDVAL1_bit at PIT0_LDVAL1.B28;
    sbit  TSV29_PIT0_LDVAL1_bit at PIT0_LDVAL1.B29;
    sbit  TSV30_PIT0_LDVAL1_bit at PIT0_LDVAL1.B30;
    sbit  TSV31_PIT0_LDVAL1_bit at PIT0_LDVAL1.B31;

sfr unsigned long   volatile PIT0_LDVAL2          absolute 0x40037120;
    sbit  TSV0_PIT0_LDVAL2_bit at PIT0_LDVAL2.B0;
    sbit  TSV1_PIT0_LDVAL2_bit at PIT0_LDVAL2.B1;
    sbit  TSV2_PIT0_LDVAL2_bit at PIT0_LDVAL2.B2;
    sbit  TSV3_PIT0_LDVAL2_bit at PIT0_LDVAL2.B3;
    sbit  TSV4_PIT0_LDVAL2_bit at PIT0_LDVAL2.B4;
    sbit  TSV5_PIT0_LDVAL2_bit at PIT0_LDVAL2.B5;
    sbit  TSV6_PIT0_LDVAL2_bit at PIT0_LDVAL2.B6;
    sbit  TSV7_PIT0_LDVAL2_bit at PIT0_LDVAL2.B7;
    sbit  TSV8_PIT0_LDVAL2_bit at PIT0_LDVAL2.B8;
    sbit  TSV9_PIT0_LDVAL2_bit at PIT0_LDVAL2.B9;
    sbit  TSV10_PIT0_LDVAL2_bit at PIT0_LDVAL2.B10;
    sbit  TSV11_PIT0_LDVAL2_bit at PIT0_LDVAL2.B11;
    sbit  TSV12_PIT0_LDVAL2_bit at PIT0_LDVAL2.B12;
    sbit  TSV13_PIT0_LDVAL2_bit at PIT0_LDVAL2.B13;
    sbit  TSV14_PIT0_LDVAL2_bit at PIT0_LDVAL2.B14;
    sbit  TSV15_PIT0_LDVAL2_bit at PIT0_LDVAL2.B15;
    sbit  TSV16_PIT0_LDVAL2_bit at PIT0_LDVAL2.B16;
    sbit  TSV17_PIT0_LDVAL2_bit at PIT0_LDVAL2.B17;
    sbit  TSV18_PIT0_LDVAL2_bit at PIT0_LDVAL2.B18;
    sbit  TSV19_PIT0_LDVAL2_bit at PIT0_LDVAL2.B19;
    sbit  TSV20_PIT0_LDVAL2_bit at PIT0_LDVAL2.B20;
    sbit  TSV21_PIT0_LDVAL2_bit at PIT0_LDVAL2.B21;
    sbit  TSV22_PIT0_LDVAL2_bit at PIT0_LDVAL2.B22;
    sbit  TSV23_PIT0_LDVAL2_bit at PIT0_LDVAL2.B23;
    sbit  TSV24_PIT0_LDVAL2_bit at PIT0_LDVAL2.B24;
    sbit  TSV25_PIT0_LDVAL2_bit at PIT0_LDVAL2.B25;
    sbit  TSV26_PIT0_LDVAL2_bit at PIT0_LDVAL2.B26;
    sbit  TSV27_PIT0_LDVAL2_bit at PIT0_LDVAL2.B27;
    sbit  TSV28_PIT0_LDVAL2_bit at PIT0_LDVAL2.B28;
    sbit  TSV29_PIT0_LDVAL2_bit at PIT0_LDVAL2.B29;
    sbit  TSV30_PIT0_LDVAL2_bit at PIT0_LDVAL2.B30;
    sbit  TSV31_PIT0_LDVAL2_bit at PIT0_LDVAL2.B31;

sfr unsigned long   volatile PIT0_LDVAL3          absolute 0x40037130;
    sbit  TSV0_PIT0_LDVAL3_bit at PIT0_LDVAL3.B0;
    sbit  TSV1_PIT0_LDVAL3_bit at PIT0_LDVAL3.B1;
    sbit  TSV2_PIT0_LDVAL3_bit at PIT0_LDVAL3.B2;
    sbit  TSV3_PIT0_LDVAL3_bit at PIT0_LDVAL3.B3;
    sbit  TSV4_PIT0_LDVAL3_bit at PIT0_LDVAL3.B4;
    sbit  TSV5_PIT0_LDVAL3_bit at PIT0_LDVAL3.B5;
    sbit  TSV6_PIT0_LDVAL3_bit at PIT0_LDVAL3.B6;
    sbit  TSV7_PIT0_LDVAL3_bit at PIT0_LDVAL3.B7;
    sbit  TSV8_PIT0_LDVAL3_bit at PIT0_LDVAL3.B8;
    sbit  TSV9_PIT0_LDVAL3_bit at PIT0_LDVAL3.B9;
    sbit  TSV10_PIT0_LDVAL3_bit at PIT0_LDVAL3.B10;
    sbit  TSV11_PIT0_LDVAL3_bit at PIT0_LDVAL3.B11;
    sbit  TSV12_PIT0_LDVAL3_bit at PIT0_LDVAL3.B12;
    sbit  TSV13_PIT0_LDVAL3_bit at PIT0_LDVAL3.B13;
    sbit  TSV14_PIT0_LDVAL3_bit at PIT0_LDVAL3.B14;
    sbit  TSV15_PIT0_LDVAL3_bit at PIT0_LDVAL3.B15;
    sbit  TSV16_PIT0_LDVAL3_bit at PIT0_LDVAL3.B16;
    sbit  TSV17_PIT0_LDVAL3_bit at PIT0_LDVAL3.B17;
    sbit  TSV18_PIT0_LDVAL3_bit at PIT0_LDVAL3.B18;
    sbit  TSV19_PIT0_LDVAL3_bit at PIT0_LDVAL3.B19;
    sbit  TSV20_PIT0_LDVAL3_bit at PIT0_LDVAL3.B20;
    sbit  TSV21_PIT0_LDVAL3_bit at PIT0_LDVAL3.B21;
    sbit  TSV22_PIT0_LDVAL3_bit at PIT0_LDVAL3.B22;
    sbit  TSV23_PIT0_LDVAL3_bit at PIT0_LDVAL3.B23;
    sbit  TSV24_PIT0_LDVAL3_bit at PIT0_LDVAL3.B24;
    sbit  TSV25_PIT0_LDVAL3_bit at PIT0_LDVAL3.B25;
    sbit  TSV26_PIT0_LDVAL3_bit at PIT0_LDVAL3.B26;
    sbit  TSV27_PIT0_LDVAL3_bit at PIT0_LDVAL3.B27;
    sbit  TSV28_PIT0_LDVAL3_bit at PIT0_LDVAL3.B28;
    sbit  TSV29_PIT0_LDVAL3_bit at PIT0_LDVAL3.B29;
    sbit  TSV30_PIT0_LDVAL3_bit at PIT0_LDVAL3.B30;
    sbit  TSV31_PIT0_LDVAL3_bit at PIT0_LDVAL3.B31;

sfr unsigned long   volatile PIT0_CVAL0           absolute 0x40037104;
    const register unsigned short int TVL0 = 0;
    sbit  TVL0_bit at PIT0_CVAL0.B0;
    const register unsigned short int TVL1 = 1;
    sbit  TVL1_bit at PIT0_CVAL0.B1;
    const register unsigned short int TVL2 = 2;
    sbit  TVL2_bit at PIT0_CVAL0.B2;
    const register unsigned short int TVL3 = 3;
    sbit  TVL3_bit at PIT0_CVAL0.B3;
    const register unsigned short int TVL4 = 4;
    sbit  TVL4_bit at PIT0_CVAL0.B4;
    const register unsigned short int TVL5 = 5;
    sbit  TVL5_bit at PIT0_CVAL0.B5;
    const register unsigned short int TVL6 = 6;
    sbit  TVL6_bit at PIT0_CVAL0.B6;
    const register unsigned short int TVL7 = 7;
    sbit  TVL7_bit at PIT0_CVAL0.B7;
    const register unsigned short int TVL8 = 8;
    sbit  TVL8_bit at PIT0_CVAL0.B8;
    const register unsigned short int TVL9 = 9;
    sbit  TVL9_bit at PIT0_CVAL0.B9;
    const register unsigned short int TVL10 = 10;
    sbit  TVL10_bit at PIT0_CVAL0.B10;
    const register unsigned short int TVL11 = 11;
    sbit  TVL11_bit at PIT0_CVAL0.B11;
    const register unsigned short int TVL12 = 12;
    sbit  TVL12_bit at PIT0_CVAL0.B12;
    const register unsigned short int TVL13 = 13;
    sbit  TVL13_bit at PIT0_CVAL0.B13;
    const register unsigned short int TVL14 = 14;
    sbit  TVL14_bit at PIT0_CVAL0.B14;
    const register unsigned short int TVL15 = 15;
    sbit  TVL15_bit at PIT0_CVAL0.B15;
    const register unsigned short int TVL16 = 16;
    sbit  TVL16_bit at PIT0_CVAL0.B16;
    const register unsigned short int TVL17 = 17;
    sbit  TVL17_bit at PIT0_CVAL0.B17;
    const register unsigned short int TVL18 = 18;
    sbit  TVL18_bit at PIT0_CVAL0.B18;
    const register unsigned short int TVL19 = 19;
    sbit  TVL19_bit at PIT0_CVAL0.B19;
    const register unsigned short int TVL20 = 20;
    sbit  TVL20_bit at PIT0_CVAL0.B20;
    const register unsigned short int TVL21 = 21;
    sbit  TVL21_bit at PIT0_CVAL0.B21;
    const register unsigned short int TVL22 = 22;
    sbit  TVL22_bit at PIT0_CVAL0.B22;
    const register unsigned short int TVL23 = 23;
    sbit  TVL23_bit at PIT0_CVAL0.B23;
    const register unsigned short int TVL24 = 24;
    sbit  TVL24_bit at PIT0_CVAL0.B24;
    const register unsigned short int TVL25 = 25;
    sbit  TVL25_bit at PIT0_CVAL0.B25;
    const register unsigned short int TVL26 = 26;
    sbit  TVL26_bit at PIT0_CVAL0.B26;
    const register unsigned short int TVL27 = 27;
    sbit  TVL27_bit at PIT0_CVAL0.B27;
    const register unsigned short int TVL28 = 28;
    sbit  TVL28_bit at PIT0_CVAL0.B28;
    const register unsigned short int TVL29 = 29;
    sbit  TVL29_bit at PIT0_CVAL0.B29;
    const register unsigned short int TVL30 = 30;
    sbit  TVL30_bit at PIT0_CVAL0.B30;
    const register unsigned short int TVL31 = 31;
    sbit  TVL31_bit at PIT0_CVAL0.B31;

sfr unsigned long   volatile PIT0_CVAL1           absolute 0x40037114;
    sbit  TVL0_PIT0_CVAL1_bit at PIT0_CVAL1.B0;
    sbit  TVL1_PIT0_CVAL1_bit at PIT0_CVAL1.B1;
    sbit  TVL2_PIT0_CVAL1_bit at PIT0_CVAL1.B2;
    sbit  TVL3_PIT0_CVAL1_bit at PIT0_CVAL1.B3;
    sbit  TVL4_PIT0_CVAL1_bit at PIT0_CVAL1.B4;
    sbit  TVL5_PIT0_CVAL1_bit at PIT0_CVAL1.B5;
    sbit  TVL6_PIT0_CVAL1_bit at PIT0_CVAL1.B6;
    sbit  TVL7_PIT0_CVAL1_bit at PIT0_CVAL1.B7;
    sbit  TVL8_PIT0_CVAL1_bit at PIT0_CVAL1.B8;
    sbit  TVL9_PIT0_CVAL1_bit at PIT0_CVAL1.B9;
    sbit  TVL10_PIT0_CVAL1_bit at PIT0_CVAL1.B10;
    sbit  TVL11_PIT0_CVAL1_bit at PIT0_CVAL1.B11;
    sbit  TVL12_PIT0_CVAL1_bit at PIT0_CVAL1.B12;
    sbit  TVL13_PIT0_CVAL1_bit at PIT0_CVAL1.B13;
    sbit  TVL14_PIT0_CVAL1_bit at PIT0_CVAL1.B14;
    sbit  TVL15_PIT0_CVAL1_bit at PIT0_CVAL1.B15;
    sbit  TVL16_PIT0_CVAL1_bit at PIT0_CVAL1.B16;
    sbit  TVL17_PIT0_CVAL1_bit at PIT0_CVAL1.B17;
    sbit  TVL18_PIT0_CVAL1_bit at PIT0_CVAL1.B18;
    sbit  TVL19_PIT0_CVAL1_bit at PIT0_CVAL1.B19;
    sbit  TVL20_PIT0_CVAL1_bit at PIT0_CVAL1.B20;
    sbit  TVL21_PIT0_CVAL1_bit at PIT0_CVAL1.B21;
    sbit  TVL22_PIT0_CVAL1_bit at PIT0_CVAL1.B22;
    sbit  TVL23_PIT0_CVAL1_bit at PIT0_CVAL1.B23;
    sbit  TVL24_PIT0_CVAL1_bit at PIT0_CVAL1.B24;
    sbit  TVL25_PIT0_CVAL1_bit at PIT0_CVAL1.B25;
    sbit  TVL26_PIT0_CVAL1_bit at PIT0_CVAL1.B26;
    sbit  TVL27_PIT0_CVAL1_bit at PIT0_CVAL1.B27;
    sbit  TVL28_PIT0_CVAL1_bit at PIT0_CVAL1.B28;
    sbit  TVL29_PIT0_CVAL1_bit at PIT0_CVAL1.B29;
    sbit  TVL30_PIT0_CVAL1_bit at PIT0_CVAL1.B30;
    sbit  TVL31_PIT0_CVAL1_bit at PIT0_CVAL1.B31;

sfr unsigned long   volatile PIT0_CVAL2           absolute 0x40037124;
    sbit  TVL0_PIT0_CVAL2_bit at PIT0_CVAL2.B0;
    sbit  TVL1_PIT0_CVAL2_bit at PIT0_CVAL2.B1;
    sbit  TVL2_PIT0_CVAL2_bit at PIT0_CVAL2.B2;
    sbit  TVL3_PIT0_CVAL2_bit at PIT0_CVAL2.B3;
    sbit  TVL4_PIT0_CVAL2_bit at PIT0_CVAL2.B4;
    sbit  TVL5_PIT0_CVAL2_bit at PIT0_CVAL2.B5;
    sbit  TVL6_PIT0_CVAL2_bit at PIT0_CVAL2.B6;
    sbit  TVL7_PIT0_CVAL2_bit at PIT0_CVAL2.B7;
    sbit  TVL8_PIT0_CVAL2_bit at PIT0_CVAL2.B8;
    sbit  TVL9_PIT0_CVAL2_bit at PIT0_CVAL2.B9;
    sbit  TVL10_PIT0_CVAL2_bit at PIT0_CVAL2.B10;
    sbit  TVL11_PIT0_CVAL2_bit at PIT0_CVAL2.B11;
    sbit  TVL12_PIT0_CVAL2_bit at PIT0_CVAL2.B12;
    sbit  TVL13_PIT0_CVAL2_bit at PIT0_CVAL2.B13;
    sbit  TVL14_PIT0_CVAL2_bit at PIT0_CVAL2.B14;
    sbit  TVL15_PIT0_CVAL2_bit at PIT0_CVAL2.B15;
    sbit  TVL16_PIT0_CVAL2_bit at PIT0_CVAL2.B16;
    sbit  TVL17_PIT0_CVAL2_bit at PIT0_CVAL2.B17;
    sbit  TVL18_PIT0_CVAL2_bit at PIT0_CVAL2.B18;
    sbit  TVL19_PIT0_CVAL2_bit at PIT0_CVAL2.B19;
    sbit  TVL20_PIT0_CVAL2_bit at PIT0_CVAL2.B20;
    sbit  TVL21_PIT0_CVAL2_bit at PIT0_CVAL2.B21;
    sbit  TVL22_PIT0_CVAL2_bit at PIT0_CVAL2.B22;
    sbit  TVL23_PIT0_CVAL2_bit at PIT0_CVAL2.B23;
    sbit  TVL24_PIT0_CVAL2_bit at PIT0_CVAL2.B24;
    sbit  TVL25_PIT0_CVAL2_bit at PIT0_CVAL2.B25;
    sbit  TVL26_PIT0_CVAL2_bit at PIT0_CVAL2.B26;
    sbit  TVL27_PIT0_CVAL2_bit at PIT0_CVAL2.B27;
    sbit  TVL28_PIT0_CVAL2_bit at PIT0_CVAL2.B28;
    sbit  TVL29_PIT0_CVAL2_bit at PIT0_CVAL2.B29;
    sbit  TVL30_PIT0_CVAL2_bit at PIT0_CVAL2.B30;
    sbit  TVL31_PIT0_CVAL2_bit at PIT0_CVAL2.B31;

sfr unsigned long   volatile PIT0_CVAL3           absolute 0x40037134;
    sbit  TVL0_PIT0_CVAL3_bit at PIT0_CVAL3.B0;
    sbit  TVL1_PIT0_CVAL3_bit at PIT0_CVAL3.B1;
    sbit  TVL2_PIT0_CVAL3_bit at PIT0_CVAL3.B2;
    sbit  TVL3_PIT0_CVAL3_bit at PIT0_CVAL3.B3;
    sbit  TVL4_PIT0_CVAL3_bit at PIT0_CVAL3.B4;
    sbit  TVL5_PIT0_CVAL3_bit at PIT0_CVAL3.B5;
    sbit  TVL6_PIT0_CVAL3_bit at PIT0_CVAL3.B6;
    sbit  TVL7_PIT0_CVAL3_bit at PIT0_CVAL3.B7;
    sbit  TVL8_PIT0_CVAL3_bit at PIT0_CVAL3.B8;
    sbit  TVL9_PIT0_CVAL3_bit at PIT0_CVAL3.B9;
    sbit  TVL10_PIT0_CVAL3_bit at PIT0_CVAL3.B10;
    sbit  TVL11_PIT0_CVAL3_bit at PIT0_CVAL3.B11;
    sbit  TVL12_PIT0_CVAL3_bit at PIT0_CVAL3.B12;
    sbit  TVL13_PIT0_CVAL3_bit at PIT0_CVAL3.B13;
    sbit  TVL14_PIT0_CVAL3_bit at PIT0_CVAL3.B14;
    sbit  TVL15_PIT0_CVAL3_bit at PIT0_CVAL3.B15;
    sbit  TVL16_PIT0_CVAL3_bit at PIT0_CVAL3.B16;
    sbit  TVL17_PIT0_CVAL3_bit at PIT0_CVAL3.B17;
    sbit  TVL18_PIT0_CVAL3_bit at PIT0_CVAL3.B18;
    sbit  TVL19_PIT0_CVAL3_bit at PIT0_CVAL3.B19;
    sbit  TVL20_PIT0_CVAL3_bit at PIT0_CVAL3.B20;
    sbit  TVL21_PIT0_CVAL3_bit at PIT0_CVAL3.B21;
    sbit  TVL22_PIT0_CVAL3_bit at PIT0_CVAL3.B22;
    sbit  TVL23_PIT0_CVAL3_bit at PIT0_CVAL3.B23;
    sbit  TVL24_PIT0_CVAL3_bit at PIT0_CVAL3.B24;
    sbit  TVL25_PIT0_CVAL3_bit at PIT0_CVAL3.B25;
    sbit  TVL26_PIT0_CVAL3_bit at PIT0_CVAL3.B26;
    sbit  TVL27_PIT0_CVAL3_bit at PIT0_CVAL3.B27;
    sbit  TVL28_PIT0_CVAL3_bit at PIT0_CVAL3.B28;
    sbit  TVL29_PIT0_CVAL3_bit at PIT0_CVAL3.B29;
    sbit  TVL30_PIT0_CVAL3_bit at PIT0_CVAL3.B30;
    sbit  TVL31_PIT0_CVAL3_bit at PIT0_CVAL3.B31;

sfr unsigned long   volatile PIT0_TCTRL0          absolute 0x40037108;
    const register unsigned short int TEN = 0;
    sbit  TEN_bit at PIT0_TCTRL0.B0;
    const register unsigned short int TIE = 1;
    sbit  TIE_bit at PIT0_TCTRL0.B1;
    const register unsigned short int CHN = 2;
    sbit  CHN_bit at PIT0_TCTRL0.B2;

sfr unsigned long   volatile PIT0_TCTRL1          absolute 0x40037118;
    sbit  TEN_PIT0_TCTRL1_bit at PIT0_TCTRL1.B0;
    sbit  TIE_PIT0_TCTRL1_bit at PIT0_TCTRL1.B1;
    sbit  CHN_PIT0_TCTRL1_bit at PIT0_TCTRL1.B2;

sfr unsigned long   volatile PIT0_TCTRL2          absolute 0x40037128;
    sbit  TEN_PIT0_TCTRL2_bit at PIT0_TCTRL2.B0;
    sbit  TIE_PIT0_TCTRL2_bit at PIT0_TCTRL2.B1;
    sbit  CHN_PIT0_TCTRL2_bit at PIT0_TCTRL2.B2;

sfr unsigned long   volatile PIT0_TCTRL3          absolute 0x40037138;
    sbit  TEN_PIT0_TCTRL3_bit at PIT0_TCTRL3.B0;
    sbit  TIE_PIT0_TCTRL3_bit at PIT0_TCTRL3.B1;
    sbit  CHN_PIT0_TCTRL3_bit at PIT0_TCTRL3.B2;

sfr unsigned long   volatile PIT0_TFLG0           absolute 0x4003710C;
    const register unsigned short int TIF = 0;
    sbit  TIF_bit at PIT0_TFLG0.B0;

sfr unsigned long   volatile PIT0_TFLG1           absolute 0x4003711C;
    sbit  TIF_PIT0_TFLG1_bit at PIT0_TFLG1.B0;

sfr unsigned long   volatile PIT0_TFLG2           absolute 0x4003712C;
    sbit  TIF_PIT0_TFLG2_bit at PIT0_TFLG2.B0;

sfr unsigned long   volatile PIT0_TFLG3           absolute 0x4003713C;
    sbit  TIF_PIT0_TFLG3_bit at PIT0_TFLG3.B0;

sfr unsigned long   volatile FTM0_SC              absolute 0x40038000;
    sbit  PS0_FTM0_SC_bit at FTM0_SC.B0;
    sbit  PS1_FTM0_SC_bit at FTM0_SC.B1;
    const register unsigned short int PS2 = 2;
    sbit  PS2_bit at FTM0_SC.B2;
    const register unsigned short int CLKS0 = 3;
    sbit  CLKS0_bit at FTM0_SC.B3;
    const register unsigned short int CLKS1 = 4;
    sbit  CLKS1_bit at FTM0_SC.B4;
    const register unsigned short int CPWMS = 5;
    sbit  CPWMS_bit at FTM0_SC.B5;
    const register unsigned short int TOIE = 6;
    sbit  TOIE_bit at FTM0_SC.B6;
    const register unsigned short int TOF = 7;
    sbit  TOF_bit at FTM0_SC.B7;

sfr unsigned long   volatile FTM0_CNT             absolute 0x40038004;
    const register unsigned short int COUNT0 = 0;
    sbit  COUNT0_bit at FTM0_CNT.B0;
    const register unsigned short int COUNT1 = 1;
    sbit  COUNT1_bit at FTM0_CNT.B1;
    const register unsigned short int COUNT2 = 2;
    sbit  COUNT2_bit at FTM0_CNT.B2;
    const register unsigned short int COUNT3 = 3;
    sbit  COUNT3_bit at FTM0_CNT.B3;
    const register unsigned short int COUNT4 = 4;
    sbit  COUNT4_bit at FTM0_CNT.B4;
    const register unsigned short int COUNT5 = 5;
    sbit  COUNT5_bit at FTM0_CNT.B5;
    const register unsigned short int COUNT6 = 6;
    sbit  COUNT6_bit at FTM0_CNT.B6;
    const register unsigned short int COUNT7 = 7;
    sbit  COUNT7_bit at FTM0_CNT.B7;
    const register unsigned short int COUNT8 = 8;
    sbit  COUNT8_bit at FTM0_CNT.B8;
    const register unsigned short int COUNT9 = 9;
    sbit  COUNT9_bit at FTM0_CNT.B9;
    const register unsigned short int COUNT10 = 10;
    sbit  COUNT10_bit at FTM0_CNT.B10;
    const register unsigned short int COUNT11 = 11;
    sbit  COUNT11_bit at FTM0_CNT.B11;
    const register unsigned short int COUNT12 = 12;
    sbit  COUNT12_bit at FTM0_CNT.B12;
    const register unsigned short int COUNT13 = 13;
    sbit  COUNT13_bit at FTM0_CNT.B13;
    const register unsigned short int COUNT14 = 14;
    sbit  COUNT14_bit at FTM0_CNT.B14;
    const register unsigned short int COUNT15 = 15;
    sbit  COUNT15_bit at FTM0_CNT.B15;

sfr unsigned long   volatile FTM0_MOD             absolute 0x40038008;
    sbit  MOD0_FTM0_MOD_bit at FTM0_MOD.B0;
    sbit  MOD1_FTM0_MOD_bit at FTM0_MOD.B1;
    sbit  MOD2_FTM0_MOD_bit at FTM0_MOD.B2;
    sbit  MOD3_FTM0_MOD_bit at FTM0_MOD.B3;
    sbit  MOD4_FTM0_MOD_bit at FTM0_MOD.B4;
    sbit  MOD5_FTM0_MOD_bit at FTM0_MOD.B5;
    sbit  MOD6_FTM0_MOD_bit at FTM0_MOD.B6;
    sbit  MOD7_FTM0_MOD_bit at FTM0_MOD.B7;
    sbit  MOD8_FTM0_MOD_bit at FTM0_MOD.B8;
    sbit  MOD9_FTM0_MOD_bit at FTM0_MOD.B9;
    sbit  MOD10_FTM0_MOD_bit at FTM0_MOD.B10;
    sbit  MOD11_FTM0_MOD_bit at FTM0_MOD.B11;
    sbit  MOD12_FTM0_MOD_bit at FTM0_MOD.B12;
    sbit  MOD13_FTM0_MOD_bit at FTM0_MOD.B13;
    sbit  MOD14_FTM0_MOD_bit at FTM0_MOD.B14;
    sbit  MOD15_FTM0_MOD_bit at FTM0_MOD.B15;

sfr unsigned long   volatile FTM0_C0SC            absolute 0x4003800C;
    const register unsigned short int DMA_ = 0;
    sbit  DMA_bit at FTM0_C0SC.B0;
    const register unsigned short int ICRST = 1;
    sbit  ICRST_bit at FTM0_C0SC.B1;
    const register unsigned short int ELSA = 2;
    sbit  ELSA_bit at FTM0_C0SC.B2;
    const register unsigned short int ELSB = 3;
    sbit  ELSB_bit at FTM0_C0SC.B3;
    const register unsigned short int MSA = 4;
    sbit  MSA_bit at FTM0_C0SC.B4;
    const register unsigned short int MSB = 5;
    sbit  MSB_bit at FTM0_C0SC.B5;
    const register unsigned short int CHIE = 6;
    sbit  CHIE_bit at FTM0_C0SC.B6;
    const register unsigned short int CHF = 7;
    sbit  CHF_bit at FTM0_C0SC.B7;

sfr unsigned long   volatile FTM0_C1SC            absolute 0x40038014;
    sbit  DMA_FTM0_C1SC_bit at FTM0_C1SC.B0;
    sbit  ICRST_FTM0_C1SC_bit at FTM0_C1SC.B1;
    sbit  ELSA_FTM0_C1SC_bit at FTM0_C1SC.B2;
    sbit  ELSB_FTM0_C1SC_bit at FTM0_C1SC.B3;
    sbit  MSA_FTM0_C1SC_bit at FTM0_C1SC.B4;
    sbit  MSB_FTM0_C1SC_bit at FTM0_C1SC.B5;
    sbit  CHIE_FTM0_C1SC_bit at FTM0_C1SC.B6;
    sbit  CHF_FTM0_C1SC_bit at FTM0_C1SC.B7;

sfr unsigned long   volatile FTM0_C2SC            absolute 0x4003801C;
    sbit  DMA_FTM0_C2SC_bit at FTM0_C2SC.B0;
    sbit  ICRST_FTM0_C2SC_bit at FTM0_C2SC.B1;
    sbit  ELSA_FTM0_C2SC_bit at FTM0_C2SC.B2;
    sbit  ELSB_FTM0_C2SC_bit at FTM0_C2SC.B3;
    sbit  MSA_FTM0_C2SC_bit at FTM0_C2SC.B4;
    sbit  MSB_FTM0_C2SC_bit at FTM0_C2SC.B5;
    sbit  CHIE_FTM0_C2SC_bit at FTM0_C2SC.B6;
    sbit  CHF_FTM0_C2SC_bit at FTM0_C2SC.B7;

sfr unsigned long   volatile FTM0_C3SC            absolute 0x40038024;
    sbit  DMA_FTM0_C3SC_bit at FTM0_C3SC.B0;
    sbit  ICRST_FTM0_C3SC_bit at FTM0_C3SC.B1;
    sbit  ELSA_FTM0_C3SC_bit at FTM0_C3SC.B2;
    sbit  ELSB_FTM0_C3SC_bit at FTM0_C3SC.B3;
    sbit  MSA_FTM0_C3SC_bit at FTM0_C3SC.B4;
    sbit  MSB_FTM0_C3SC_bit at FTM0_C3SC.B5;
    sbit  CHIE_FTM0_C3SC_bit at FTM0_C3SC.B6;
    sbit  CHF_FTM0_C3SC_bit at FTM0_C3SC.B7;

sfr unsigned long   volatile FTM0_C4SC            absolute 0x4003802C;
    sbit  DMA_FTM0_C4SC_bit at FTM0_C4SC.B0;
    sbit  ICRST_FTM0_C4SC_bit at FTM0_C4SC.B1;
    sbit  ELSA_FTM0_C4SC_bit at FTM0_C4SC.B2;
    sbit  ELSB_FTM0_C4SC_bit at FTM0_C4SC.B3;
    sbit  MSA_FTM0_C4SC_bit at FTM0_C4SC.B4;
    sbit  MSB_FTM0_C4SC_bit at FTM0_C4SC.B5;
    sbit  CHIE_FTM0_C4SC_bit at FTM0_C4SC.B6;
    sbit  CHF_FTM0_C4SC_bit at FTM0_C4SC.B7;

sfr unsigned long   volatile FTM0_C5SC            absolute 0x40038034;
    sbit  DMA_FTM0_C5SC_bit at FTM0_C5SC.B0;
    sbit  ICRST_FTM0_C5SC_bit at FTM0_C5SC.B1;
    sbit  ELSA_FTM0_C5SC_bit at FTM0_C5SC.B2;
    sbit  ELSB_FTM0_C5SC_bit at FTM0_C5SC.B3;
    sbit  MSA_FTM0_C5SC_bit at FTM0_C5SC.B4;
    sbit  MSB_FTM0_C5SC_bit at FTM0_C5SC.B5;
    sbit  CHIE_FTM0_C5SC_bit at FTM0_C5SC.B6;
    sbit  CHF_FTM0_C5SC_bit at FTM0_C5SC.B7;

sfr unsigned long   volatile FTM0_C6SC            absolute 0x4003803C;
    sbit  DMA_FTM0_C6SC_bit at FTM0_C6SC.B0;
    sbit  ICRST_FTM0_C6SC_bit at FTM0_C6SC.B1;
    sbit  ELSA_FTM0_C6SC_bit at FTM0_C6SC.B2;
    sbit  ELSB_FTM0_C6SC_bit at FTM0_C6SC.B3;
    sbit  MSA_FTM0_C6SC_bit at FTM0_C6SC.B4;
    sbit  MSB_FTM0_C6SC_bit at FTM0_C6SC.B5;
    sbit  CHIE_FTM0_C6SC_bit at FTM0_C6SC.B6;
    sbit  CHF_FTM0_C6SC_bit at FTM0_C6SC.B7;

sfr unsigned long   volatile FTM0_C7SC            absolute 0x40038044;
    sbit  DMA_FTM0_C7SC_bit at FTM0_C7SC.B0;
    sbit  ICRST_FTM0_C7SC_bit at FTM0_C7SC.B1;
    sbit  ELSA_FTM0_C7SC_bit at FTM0_C7SC.B2;
    sbit  ELSB_FTM0_C7SC_bit at FTM0_C7SC.B3;
    sbit  MSA_FTM0_C7SC_bit at FTM0_C7SC.B4;
    sbit  MSB_FTM0_C7SC_bit at FTM0_C7SC.B5;
    sbit  CHIE_FTM0_C7SC_bit at FTM0_C7SC.B6;
    sbit  CHF_FTM0_C7SC_bit at FTM0_C7SC.B7;

sfr unsigned long   volatile FTM0_C0V             absolute 0x40038010;
    const register unsigned short int VAL0 = 0;
    sbit  VAL0_bit at FTM0_C0V.B0;
    const register unsigned short int VAL1 = 1;
    sbit  VAL1_bit at FTM0_C0V.B1;
    const register unsigned short int VAL2 = 2;
    sbit  VAL2_bit at FTM0_C0V.B2;
    const register unsigned short int VAL3 = 3;
    sbit  VAL3_bit at FTM0_C0V.B3;
    const register unsigned short int VAL4 = 4;
    sbit  VAL4_bit at FTM0_C0V.B4;
    const register unsigned short int VAL5 = 5;
    sbit  VAL5_bit at FTM0_C0V.B5;
    const register unsigned short int VAL6 = 6;
    sbit  VAL6_bit at FTM0_C0V.B6;
    const register unsigned short int VAL7 = 7;
    sbit  VAL7_bit at FTM0_C0V.B7;
    const register unsigned short int VAL8 = 8;
    sbit  VAL8_bit at FTM0_C0V.B8;
    const register unsigned short int VAL9 = 9;
    sbit  VAL9_bit at FTM0_C0V.B9;
    const register unsigned short int VAL10 = 10;
    sbit  VAL10_bit at FTM0_C0V.B10;
    const register unsigned short int VAL11 = 11;
    sbit  VAL11_bit at FTM0_C0V.B11;
    const register unsigned short int VAL12 = 12;
    sbit  VAL12_bit at FTM0_C0V.B12;
    const register unsigned short int VAL13 = 13;
    sbit  VAL13_bit at FTM0_C0V.B13;
    const register unsigned short int VAL14 = 14;
    sbit  VAL14_bit at FTM0_C0V.B14;
    const register unsigned short int VAL15 = 15;
    sbit  VAL15_bit at FTM0_C0V.B15;

sfr unsigned long   volatile FTM0_C1V             absolute 0x40038018;
    sbit  VAL0_FTM0_C1V_bit at FTM0_C1V.B0;
    sbit  VAL1_FTM0_C1V_bit at FTM0_C1V.B1;
    sbit  VAL2_FTM0_C1V_bit at FTM0_C1V.B2;
    sbit  VAL3_FTM0_C1V_bit at FTM0_C1V.B3;
    sbit  VAL4_FTM0_C1V_bit at FTM0_C1V.B4;
    sbit  VAL5_FTM0_C1V_bit at FTM0_C1V.B5;
    sbit  VAL6_FTM0_C1V_bit at FTM0_C1V.B6;
    sbit  VAL7_FTM0_C1V_bit at FTM0_C1V.B7;
    sbit  VAL8_FTM0_C1V_bit at FTM0_C1V.B8;
    sbit  VAL9_FTM0_C1V_bit at FTM0_C1V.B9;
    sbit  VAL10_FTM0_C1V_bit at FTM0_C1V.B10;
    sbit  VAL11_FTM0_C1V_bit at FTM0_C1V.B11;
    sbit  VAL12_FTM0_C1V_bit at FTM0_C1V.B12;
    sbit  VAL13_FTM0_C1V_bit at FTM0_C1V.B13;
    sbit  VAL14_FTM0_C1V_bit at FTM0_C1V.B14;
    sbit  VAL15_FTM0_C1V_bit at FTM0_C1V.B15;

sfr unsigned long   volatile FTM0_C2V             absolute 0x40038020;
    sbit  VAL0_FTM0_C2V_bit at FTM0_C2V.B0;
    sbit  VAL1_FTM0_C2V_bit at FTM0_C2V.B1;
    sbit  VAL2_FTM0_C2V_bit at FTM0_C2V.B2;
    sbit  VAL3_FTM0_C2V_bit at FTM0_C2V.B3;
    sbit  VAL4_FTM0_C2V_bit at FTM0_C2V.B4;
    sbit  VAL5_FTM0_C2V_bit at FTM0_C2V.B5;
    sbit  VAL6_FTM0_C2V_bit at FTM0_C2V.B6;
    sbit  VAL7_FTM0_C2V_bit at FTM0_C2V.B7;
    sbit  VAL8_FTM0_C2V_bit at FTM0_C2V.B8;
    sbit  VAL9_FTM0_C2V_bit at FTM0_C2V.B9;
    sbit  VAL10_FTM0_C2V_bit at FTM0_C2V.B10;
    sbit  VAL11_FTM0_C2V_bit at FTM0_C2V.B11;
    sbit  VAL12_FTM0_C2V_bit at FTM0_C2V.B12;
    sbit  VAL13_FTM0_C2V_bit at FTM0_C2V.B13;
    sbit  VAL14_FTM0_C2V_bit at FTM0_C2V.B14;
    sbit  VAL15_FTM0_C2V_bit at FTM0_C2V.B15;

sfr unsigned long   volatile FTM0_C3V             absolute 0x40038028;
    sbit  VAL0_FTM0_C3V_bit at FTM0_C3V.B0;
    sbit  VAL1_FTM0_C3V_bit at FTM0_C3V.B1;
    sbit  VAL2_FTM0_C3V_bit at FTM0_C3V.B2;
    sbit  VAL3_FTM0_C3V_bit at FTM0_C3V.B3;
    sbit  VAL4_FTM0_C3V_bit at FTM0_C3V.B4;
    sbit  VAL5_FTM0_C3V_bit at FTM0_C3V.B5;
    sbit  VAL6_FTM0_C3V_bit at FTM0_C3V.B6;
    sbit  VAL7_FTM0_C3V_bit at FTM0_C3V.B7;
    sbit  VAL8_FTM0_C3V_bit at FTM0_C3V.B8;
    sbit  VAL9_FTM0_C3V_bit at FTM0_C3V.B9;
    sbit  VAL10_FTM0_C3V_bit at FTM0_C3V.B10;
    sbit  VAL11_FTM0_C3V_bit at FTM0_C3V.B11;
    sbit  VAL12_FTM0_C3V_bit at FTM0_C3V.B12;
    sbit  VAL13_FTM0_C3V_bit at FTM0_C3V.B13;
    sbit  VAL14_FTM0_C3V_bit at FTM0_C3V.B14;
    sbit  VAL15_FTM0_C3V_bit at FTM0_C3V.B15;

sfr unsigned long   volatile FTM0_C4V             absolute 0x40038030;
    sbit  VAL0_FTM0_C4V_bit at FTM0_C4V.B0;
    sbit  VAL1_FTM0_C4V_bit at FTM0_C4V.B1;
    sbit  VAL2_FTM0_C4V_bit at FTM0_C4V.B2;
    sbit  VAL3_FTM0_C4V_bit at FTM0_C4V.B3;
    sbit  VAL4_FTM0_C4V_bit at FTM0_C4V.B4;
    sbit  VAL5_FTM0_C4V_bit at FTM0_C4V.B5;
    sbit  VAL6_FTM0_C4V_bit at FTM0_C4V.B6;
    sbit  VAL7_FTM0_C4V_bit at FTM0_C4V.B7;
    sbit  VAL8_FTM0_C4V_bit at FTM0_C4V.B8;
    sbit  VAL9_FTM0_C4V_bit at FTM0_C4V.B9;
    sbit  VAL10_FTM0_C4V_bit at FTM0_C4V.B10;
    sbit  VAL11_FTM0_C4V_bit at FTM0_C4V.B11;
    sbit  VAL12_FTM0_C4V_bit at FTM0_C4V.B12;
    sbit  VAL13_FTM0_C4V_bit at FTM0_C4V.B13;
    sbit  VAL14_FTM0_C4V_bit at FTM0_C4V.B14;
    sbit  VAL15_FTM0_C4V_bit at FTM0_C4V.B15;

sfr unsigned long   volatile FTM0_C5V             absolute 0x40038038;
    sbit  VAL0_FTM0_C5V_bit at FTM0_C5V.B0;
    sbit  VAL1_FTM0_C5V_bit at FTM0_C5V.B1;
    sbit  VAL2_FTM0_C5V_bit at FTM0_C5V.B2;
    sbit  VAL3_FTM0_C5V_bit at FTM0_C5V.B3;
    sbit  VAL4_FTM0_C5V_bit at FTM0_C5V.B4;
    sbit  VAL5_FTM0_C5V_bit at FTM0_C5V.B5;
    sbit  VAL6_FTM0_C5V_bit at FTM0_C5V.B6;
    sbit  VAL7_FTM0_C5V_bit at FTM0_C5V.B7;
    sbit  VAL8_FTM0_C5V_bit at FTM0_C5V.B8;
    sbit  VAL9_FTM0_C5V_bit at FTM0_C5V.B9;
    sbit  VAL10_FTM0_C5V_bit at FTM0_C5V.B10;
    sbit  VAL11_FTM0_C5V_bit at FTM0_C5V.B11;
    sbit  VAL12_FTM0_C5V_bit at FTM0_C5V.B12;
    sbit  VAL13_FTM0_C5V_bit at FTM0_C5V.B13;
    sbit  VAL14_FTM0_C5V_bit at FTM0_C5V.B14;
    sbit  VAL15_FTM0_C5V_bit at FTM0_C5V.B15;

sfr unsigned long   volatile FTM0_C6V             absolute 0x40038040;
    sbit  VAL0_FTM0_C6V_bit at FTM0_C6V.B0;
    sbit  VAL1_FTM0_C6V_bit at FTM0_C6V.B1;
    sbit  VAL2_FTM0_C6V_bit at FTM0_C6V.B2;
    sbit  VAL3_FTM0_C6V_bit at FTM0_C6V.B3;
    sbit  VAL4_FTM0_C6V_bit at FTM0_C6V.B4;
    sbit  VAL5_FTM0_C6V_bit at FTM0_C6V.B5;
    sbit  VAL6_FTM0_C6V_bit at FTM0_C6V.B6;
    sbit  VAL7_FTM0_C6V_bit at FTM0_C6V.B7;
    sbit  VAL8_FTM0_C6V_bit at FTM0_C6V.B8;
    sbit  VAL9_FTM0_C6V_bit at FTM0_C6V.B9;
    sbit  VAL10_FTM0_C6V_bit at FTM0_C6V.B10;
    sbit  VAL11_FTM0_C6V_bit at FTM0_C6V.B11;
    sbit  VAL12_FTM0_C6V_bit at FTM0_C6V.B12;
    sbit  VAL13_FTM0_C6V_bit at FTM0_C6V.B13;
    sbit  VAL14_FTM0_C6V_bit at FTM0_C6V.B14;
    sbit  VAL15_FTM0_C6V_bit at FTM0_C6V.B15;

sfr unsigned long   volatile FTM0_C7V             absolute 0x40038048;
    sbit  VAL0_FTM0_C7V_bit at FTM0_C7V.B0;
    sbit  VAL1_FTM0_C7V_bit at FTM0_C7V.B1;
    sbit  VAL2_FTM0_C7V_bit at FTM0_C7V.B2;
    sbit  VAL3_FTM0_C7V_bit at FTM0_C7V.B3;
    sbit  VAL4_FTM0_C7V_bit at FTM0_C7V.B4;
    sbit  VAL5_FTM0_C7V_bit at FTM0_C7V.B5;
    sbit  VAL6_FTM0_C7V_bit at FTM0_C7V.B6;
    sbit  VAL7_FTM0_C7V_bit at FTM0_C7V.B7;
    sbit  VAL8_FTM0_C7V_bit at FTM0_C7V.B8;
    sbit  VAL9_FTM0_C7V_bit at FTM0_C7V.B9;
    sbit  VAL10_FTM0_C7V_bit at FTM0_C7V.B10;
    sbit  VAL11_FTM0_C7V_bit at FTM0_C7V.B11;
    sbit  VAL12_FTM0_C7V_bit at FTM0_C7V.B12;
    sbit  VAL13_FTM0_C7V_bit at FTM0_C7V.B13;
    sbit  VAL14_FTM0_C7V_bit at FTM0_C7V.B14;
    sbit  VAL15_FTM0_C7V_bit at FTM0_C7V.B15;

sfr unsigned long   volatile FTM0_CNTIN           absolute 0x4003804C;
    const register unsigned short int INIT0 = 0;
    sbit  INIT0_bit at FTM0_CNTIN.B0;
    const register unsigned short int INIT1 = 1;
    sbit  INIT1_bit at FTM0_CNTIN.B1;
    const register unsigned short int INIT2 = 2;
    sbit  INIT2_bit at FTM0_CNTIN.B2;
    const register unsigned short int INIT3 = 3;
    sbit  INIT3_bit at FTM0_CNTIN.B3;
    const register unsigned short int INIT4 = 4;
    sbit  INIT4_bit at FTM0_CNTIN.B4;
    const register unsigned short int INIT5 = 5;
    sbit  INIT5_bit at FTM0_CNTIN.B5;
    const register unsigned short int INIT6 = 6;
    sbit  INIT6_bit at FTM0_CNTIN.B6;
    const register unsigned short int INIT7 = 7;
    sbit  INIT7_bit at FTM0_CNTIN.B7;
    const register unsigned short int INIT8 = 8;
    sbit  INIT8_bit at FTM0_CNTIN.B8;
    const register unsigned short int INIT9 = 9;
    sbit  INIT9_bit at FTM0_CNTIN.B9;
    const register unsigned short int INIT10 = 10;
    sbit  INIT10_bit at FTM0_CNTIN.B10;
    const register unsigned short int INIT11 = 11;
    sbit  INIT11_bit at FTM0_CNTIN.B11;
    const register unsigned short int INIT12 = 12;
    sbit  INIT12_bit at FTM0_CNTIN.B12;
    const register unsigned short int INIT13 = 13;
    sbit  INIT13_bit at FTM0_CNTIN.B13;
    const register unsigned short int INIT14 = 14;
    sbit  INIT14_bit at FTM0_CNTIN.B14;
    const register unsigned short int INIT15 = 15;
    sbit  INIT15_bit at FTM0_CNTIN.B15;

sfr unsigned long   volatile FTM0_STATUS          absolute 0x40038050;
    const register unsigned short int CH0F = 0;
    sbit  CH0F_bit at FTM0_STATUS.B0;
    const register unsigned short int CH1F = 1;
    sbit  CH1F_bit at FTM0_STATUS.B1;
    const register unsigned short int CH2F = 2;
    sbit  CH2F_bit at FTM0_STATUS.B2;
    const register unsigned short int CH3F = 3;
    sbit  CH3F_bit at FTM0_STATUS.B3;
    const register unsigned short int CH4F = 4;
    sbit  CH4F_bit at FTM0_STATUS.B4;
    const register unsigned short int CH5F = 5;
    sbit  CH5F_bit at FTM0_STATUS.B5;
    const register unsigned short int CH6F = 6;
    sbit  CH6F_bit at FTM0_STATUS.B6;
    const register unsigned short int CH7F = 7;
    sbit  CH7F_bit at FTM0_STATUS.B7;

sfr unsigned long   volatile FTM0_MODE            absolute 0x40038054;
    const register unsigned short int FTMEN = 0;
    sbit  FTMEN_bit at FTM0_MODE.B0;
    const register unsigned short int INIT = 1;
    sbit  INIT_bit at FTM0_MODE.B1;
    const register unsigned short int WPDIS = 2;
    sbit  WPDIS_bit at FTM0_MODE.B2;
    const register unsigned short int PWMSYNC = 3;
    sbit  PWMSYNC_bit at FTM0_MODE.B3;
    const register unsigned short int CAPTEST = 4;
    sbit  CAPTEST_bit at FTM0_MODE.B4;
    const register unsigned short int FAULTM0 = 5;
    sbit  FAULTM0_bit at FTM0_MODE.B5;
    const register unsigned short int FAULTM1 = 6;
    sbit  FAULTM1_bit at FTM0_MODE.B6;
    const register unsigned short int FAULTIE = 7;
    sbit  FAULTIE_bit at FTM0_MODE.B7;

sfr unsigned long   volatile FTM0_SYNC            absolute 0x40038058;
    const register unsigned short int CNTMIN = 0;
    sbit  CNTMIN_bit at FTM0_SYNC.B0;
    const register unsigned short int CNTMAX = 1;
    sbit  CNTMAX_bit at FTM0_SYNC.B1;
    const register unsigned short int REINIT = 2;
    sbit  REINIT_bit at FTM0_SYNC.B2;
    const register unsigned short int SYNCHOM = 3;
    sbit  SYNCHOM_bit at FTM0_SYNC.B3;
    const register unsigned short int TRIG0 = 4;
    sbit  TRIG0_bit at FTM0_SYNC.B4;
    const register unsigned short int TRIG1 = 5;
    sbit  TRIG1_bit at FTM0_SYNC.B5;
    const register unsigned short int TRIG2 = 6;
    sbit  TRIG2_bit at FTM0_SYNC.B6;
    const register unsigned short int SWSYNC = 7;
    sbit  SWSYNC_bit at FTM0_SYNC.B7;

sfr unsigned long   volatile FTM0_OUTINIT         absolute 0x4003805C;
    const register unsigned short int CH0OI = 0;
    sbit  CH0OI_bit at FTM0_OUTINIT.B0;
    const register unsigned short int CH1OI = 1;
    sbit  CH1OI_bit at FTM0_OUTINIT.B1;
    const register unsigned short int CH2OI = 2;
    sbit  CH2OI_bit at FTM0_OUTINIT.B2;
    const register unsigned short int CH3OI = 3;
    sbit  CH3OI_bit at FTM0_OUTINIT.B3;
    const register unsigned short int CH4OI = 4;
    sbit  CH4OI_bit at FTM0_OUTINIT.B4;
    const register unsigned short int CH5OI = 5;
    sbit  CH5OI_bit at FTM0_OUTINIT.B5;
    const register unsigned short int CH6OI = 6;
    sbit  CH6OI_bit at FTM0_OUTINIT.B6;
    const register unsigned short int CH7OI = 7;
    sbit  CH7OI_bit at FTM0_OUTINIT.B7;

sfr unsigned long   volatile FTM0_OUTMASK         absolute 0x40038060;
    const register unsigned short int CH0OM = 0;
    sbit  CH0OM_bit at FTM0_OUTMASK.B0;
    const register unsigned short int CH1OM = 1;
    sbit  CH1OM_bit at FTM0_OUTMASK.B1;
    const register unsigned short int CH2OM = 2;
    sbit  CH2OM_bit at FTM0_OUTMASK.B2;
    const register unsigned short int CH3OM = 3;
    sbit  CH3OM_bit at FTM0_OUTMASK.B3;
    const register unsigned short int CH4OM = 4;
    sbit  CH4OM_bit at FTM0_OUTMASK.B4;
    const register unsigned short int CH5OM = 5;
    sbit  CH5OM_bit at FTM0_OUTMASK.B5;
    const register unsigned short int CH6OM = 6;
    sbit  CH6OM_bit at FTM0_OUTMASK.B6;
    const register unsigned short int CH7OM = 7;
    sbit  CH7OM_bit at FTM0_OUTMASK.B7;

sfr unsigned long   volatile FTM0_COMBINE         absolute 0x40038064;
    const register unsigned short int COMBINE0 = 0;
    sbit  COMBINE0_bit at FTM0_COMBINE.B0;
    const register unsigned short int COMP0 = 1;
    sbit  COMP0_bit at FTM0_COMBINE.B1;
    const register unsigned short int DECAPEN0 = 2;
    sbit  DECAPEN0_bit at FTM0_COMBINE.B2;
    const register unsigned short int DECAP0 = 3;
    sbit  DECAP0_bit at FTM0_COMBINE.B3;
    const register unsigned short int DTEN0 = 4;
    sbit  DTEN0_bit at FTM0_COMBINE.B4;
    const register unsigned short int SYNCEN0 = 5;
    sbit  SYNCEN0_bit at FTM0_COMBINE.B5;
    const register unsigned short int FAULTEN0 = 6;
    sbit  FAULTEN0_bit at FTM0_COMBINE.B6;
    const register unsigned short int COMBINE1 = 8;
    sbit  COMBINE1_bit at FTM0_COMBINE.B8;
    const register unsigned short int COMP1 = 9;
    sbit  COMP1_bit at FTM0_COMBINE.B9;
    const register unsigned short int DECAPEN1 = 10;
    sbit  DECAPEN1_bit at FTM0_COMBINE.B10;
    const register unsigned short int DECAP1 = 11;
    sbit  DECAP1_bit at FTM0_COMBINE.B11;
    const register unsigned short int DTEN1 = 12;
    sbit  DTEN1_bit at FTM0_COMBINE.B12;
    const register unsigned short int SYNCEN1 = 13;
    sbit  SYNCEN1_bit at FTM0_COMBINE.B13;
    const register unsigned short int FAULTEN1 = 14;
    sbit  FAULTEN1_bit at FTM0_COMBINE.B14;
    const register unsigned short int COMBINE2 = 16;
    sbit  COMBINE2_bit at FTM0_COMBINE.B16;
    const register unsigned short int COMP2 = 17;
    sbit  COMP2_bit at FTM0_COMBINE.B17;
    const register unsigned short int DECAPEN2 = 18;
    sbit  DECAPEN2_bit at FTM0_COMBINE.B18;
    const register unsigned short int DECAP2 = 19;
    sbit  DECAP2_bit at FTM0_COMBINE.B19;
    const register unsigned short int DTEN2 = 20;
    sbit  DTEN2_bit at FTM0_COMBINE.B20;
    const register unsigned short int SYNCEN2 = 21;
    sbit  SYNCEN2_bit at FTM0_COMBINE.B21;
    const register unsigned short int FAULTEN2 = 22;
    sbit  FAULTEN2_bit at FTM0_COMBINE.B22;
    const register unsigned short int COMBINE3 = 24;
    sbit  COMBINE3_bit at FTM0_COMBINE.B24;
    const register unsigned short int COMP3 = 25;
    sbit  COMP3_bit at FTM0_COMBINE.B25;
    const register unsigned short int DECAPEN3 = 26;
    sbit  DECAPEN3_bit at FTM0_COMBINE.B26;
    const register unsigned short int DECAP3 = 27;
    sbit  DECAP3_bit at FTM0_COMBINE.B27;
    const register unsigned short int DTEN3 = 28;
    sbit  DTEN3_bit at FTM0_COMBINE.B28;
    const register unsigned short int SYNCEN3 = 29;
    sbit  SYNCEN3_bit at FTM0_COMBINE.B29;
    const register unsigned short int FAULTEN3 = 30;
    sbit  FAULTEN3_bit at FTM0_COMBINE.B30;

sfr unsigned long   volatile FTM0_DEADTIME        absolute 0x40038068;
    const register unsigned short int DTVAL0 = 0;
    sbit  DTVAL0_bit at FTM0_DEADTIME.B0;
    const register unsigned short int DTVAL1 = 1;
    sbit  DTVAL1_bit at FTM0_DEADTIME.B1;
    const register unsigned short int DTVAL2 = 2;
    sbit  DTVAL2_bit at FTM0_DEADTIME.B2;
    const register unsigned short int DTVAL3 = 3;
    sbit  DTVAL3_bit at FTM0_DEADTIME.B3;
    const register unsigned short int DTVAL4 = 4;
    sbit  DTVAL4_bit at FTM0_DEADTIME.B4;
    const register unsigned short int DTVAL5 = 5;
    sbit  DTVAL5_bit at FTM0_DEADTIME.B5;
    const register unsigned short int DTPS0 = 6;
    sbit  DTPS0_bit at FTM0_DEADTIME.B6;
    const register unsigned short int DTPS1 = 7;
    sbit  DTPS1_bit at FTM0_DEADTIME.B7;

sfr unsigned long   volatile FTM0_EXTTRIG         absolute 0x4003806C;
    const register unsigned short int CH2TRIG = 0;
    sbit  CH2TRIG_bit at FTM0_EXTTRIG.B0;
    const register unsigned short int CH3TRIG = 1;
    sbit  CH3TRIG_bit at FTM0_EXTTRIG.B1;
    const register unsigned short int CH4TRIG = 2;
    sbit  CH4TRIG_bit at FTM0_EXTTRIG.B2;
    const register unsigned short int CH5TRIG = 3;
    sbit  CH5TRIG_bit at FTM0_EXTTRIG.B3;
    const register unsigned short int CH0TRIG = 4;
    sbit  CH0TRIG_bit at FTM0_EXTTRIG.B4;
    const register unsigned short int CH1TRIG = 5;
    sbit  CH1TRIG_bit at FTM0_EXTTRIG.B5;
    const register unsigned short int INITTRIGEN = 6;
    sbit  INITTRIGEN_bit at FTM0_EXTTRIG.B6;
    const register unsigned short int TRIGF = 7;
    sbit  TRIGF_bit at FTM0_EXTTRIG.B7;

sfr unsigned long   volatile FTM0_POL             absolute 0x40038070;
    const register unsigned short int POL0 = 0;
    sbit  POL0_bit at FTM0_POL.B0;
    const register unsigned short int POL1 = 1;
    sbit  POL1_bit at FTM0_POL.B1;
    const register unsigned short int POL2 = 2;
    sbit  POL2_bit at FTM0_POL.B2;
    const register unsigned short int POL3 = 3;
    sbit  POL3_bit at FTM0_POL.B3;
    const register unsigned short int POL4 = 4;
    sbit  POL4_bit at FTM0_POL.B4;
    const register unsigned short int POL5 = 5;
    sbit  POL5_bit at FTM0_POL.B5;
    const register unsigned short int POL6 = 6;
    sbit  POL6_bit at FTM0_POL.B6;
    const register unsigned short int POL7 = 7;
    sbit  POL7_bit at FTM0_POL.B7;

sfr unsigned long   volatile FTM0_FMS             absolute 0x40038074;
    const register unsigned short int FAULTF0 = 0;
    sbit  FAULTF0_bit at FTM0_FMS.B0;
    const register unsigned short int FAULTF1 = 1;
    sbit  FAULTF1_bit at FTM0_FMS.B1;
    const register unsigned short int FAULTF2 = 2;
    sbit  FAULTF2_bit at FTM0_FMS.B2;
    const register unsigned short int FAULTF3 = 3;
    sbit  FAULTF3_bit at FTM0_FMS.B3;
    const register unsigned short int FAULTIN = 5;
    sbit  FAULTIN_bit at FTM0_FMS.B5;
    const register unsigned short int WPEN = 6;
    sbit  WPEN_bit at FTM0_FMS.B6;
    const register unsigned short int FAULTF = 7;
    sbit  FAULTF_bit at FTM0_FMS.B7;

sfr unsigned long   volatile FTM0_FILTER          absolute 0x40038078;
    const register unsigned short int CH0FVAL0 = 0;
    sbit  CH0FVAL0_bit at FTM0_FILTER.B0;
    const register unsigned short int CH0FVAL1 = 1;
    sbit  CH0FVAL1_bit at FTM0_FILTER.B1;
    const register unsigned short int CH0FVAL2 = 2;
    sbit  CH0FVAL2_bit at FTM0_FILTER.B2;
    const register unsigned short int CH0FVAL3 = 3;
    sbit  CH0FVAL3_bit at FTM0_FILTER.B3;
    const register unsigned short int CH1FVAL0 = 4;
    sbit  CH1FVAL0_bit at FTM0_FILTER.B4;
    const register unsigned short int CH1FVAL1 = 5;
    sbit  CH1FVAL1_bit at FTM0_FILTER.B5;
    const register unsigned short int CH1FVAL2 = 6;
    sbit  CH1FVAL2_bit at FTM0_FILTER.B6;
    const register unsigned short int CH1FVAL3 = 7;
    sbit  CH1FVAL3_bit at FTM0_FILTER.B7;
    const register unsigned short int CH2FVAL0 = 8;
    sbit  CH2FVAL0_bit at FTM0_FILTER.B8;
    const register unsigned short int CH2FVAL1 = 9;
    sbit  CH2FVAL1_bit at FTM0_FILTER.B9;
    const register unsigned short int CH2FVAL2 = 10;
    sbit  CH2FVAL2_bit at FTM0_FILTER.B10;
    const register unsigned short int CH2FVAL3 = 11;
    sbit  CH2FVAL3_bit at FTM0_FILTER.B11;
    const register unsigned short int CH3FVAL0 = 12;
    sbit  CH3FVAL0_bit at FTM0_FILTER.B12;
    const register unsigned short int CH3FVAL1 = 13;
    sbit  CH3FVAL1_bit at FTM0_FILTER.B13;
    const register unsigned short int CH3FVAL2 = 14;
    sbit  CH3FVAL2_bit at FTM0_FILTER.B14;
    const register unsigned short int CH3FVAL3 = 15;
    sbit  CH3FVAL3_bit at FTM0_FILTER.B15;

sfr unsigned long   volatile FTM0_FLTCTRL         absolute 0x4003807C;
    const register unsigned short int FAULT0EN = 0;
    sbit  FAULT0EN_bit at FTM0_FLTCTRL.B0;
    const register unsigned short int FAULT1EN = 1;
    sbit  FAULT1EN_bit at FTM0_FLTCTRL.B1;
    const register unsigned short int FAULT2EN = 2;
    sbit  FAULT2EN_bit at FTM0_FLTCTRL.B2;
    const register unsigned short int FAULT3EN = 3;
    sbit  FAULT3EN_bit at FTM0_FLTCTRL.B3;
    const register unsigned short int FFLTR0EN = 4;
    sbit  FFLTR0EN_bit at FTM0_FLTCTRL.B4;
    const register unsigned short int FFLTR1EN = 5;
    sbit  FFLTR1EN_bit at FTM0_FLTCTRL.B5;
    const register unsigned short int FFLTR2EN = 6;
    sbit  FFLTR2EN_bit at FTM0_FLTCTRL.B6;
    const register unsigned short int FFLTR3EN = 7;
    sbit  FFLTR3EN_bit at FTM0_FLTCTRL.B7;
    const register unsigned short int FFVAL0 = 8;
    sbit  FFVAL0_bit at FTM0_FLTCTRL.B8;
    const register unsigned short int FFVAL1 = 9;
    sbit  FFVAL1_bit at FTM0_FLTCTRL.B9;
    const register unsigned short int FFVAL2 = 10;
    sbit  FFVAL2_bit at FTM0_FLTCTRL.B10;
    const register unsigned short int FFVAL3 = 11;
    sbit  FFVAL3_bit at FTM0_FLTCTRL.B11;

sfr unsigned long   volatile FTM0_QDCTRL          absolute 0x40038080;
    const register unsigned short int QUADEN = 0;
    sbit  QUADEN_bit at FTM0_QDCTRL.B0;
    const register unsigned short int TOFDIR = 1;
    sbit  TOFDIR_bit at FTM0_QDCTRL.B1;
    const register unsigned short int QUADIR = 2;
    sbit  QUADIR_bit at FTM0_QDCTRL.B2;
    const register unsigned short int QUADMODE = 3;
    sbit  QUADMODE_bit at FTM0_QDCTRL.B3;
    const register unsigned short int PHBPOL = 4;
    sbit  PHBPOL_bit at FTM0_QDCTRL.B4;
    const register unsigned short int PHAPOL = 5;
    sbit  PHAPOL_bit at FTM0_QDCTRL.B5;
    const register unsigned short int PHBFLTREN = 6;
    sbit  PHBFLTREN_bit at FTM0_QDCTRL.B6;
    const register unsigned short int PHAFLTREN = 7;
    sbit  PHAFLTREN_bit at FTM0_QDCTRL.B7;

sfr unsigned long   volatile FTM0_CONF            absolute 0x40038084;
    const register unsigned short int NUMTOF0 = 0;
    sbit  NUMTOF0_bit at FTM0_CONF.B0;
    const register unsigned short int NUMTOF1 = 1;
    sbit  NUMTOF1_bit at FTM0_CONF.B1;
    const register unsigned short int NUMTOF2 = 2;
    sbit  NUMTOF2_bit at FTM0_CONF.B2;
    const register unsigned short int NUMTOF3 = 3;
    sbit  NUMTOF3_bit at FTM0_CONF.B3;
    const register unsigned short int NUMTOF4 = 4;
    sbit  NUMTOF4_bit at FTM0_CONF.B4;
    const register unsigned short int BDMMODE0 = 6;
    sbit  BDMMODE0_bit at FTM0_CONF.B6;
    const register unsigned short int BDMMODE1 = 7;
    sbit  BDMMODE1_bit at FTM0_CONF.B7;
    const register unsigned short int GTBEEN = 9;
    sbit  GTBEEN_bit at FTM0_CONF.B9;
    const register unsigned short int GTBEOUT = 10;
    sbit  GTBEOUT_bit at FTM0_CONF.B10;

sfr unsigned long   volatile FTM0_FLTPOL          absolute 0x40038088;
    const register unsigned short int FLT0POL = 0;
    sbit  FLT0POL_bit at FTM0_FLTPOL.B0;
    const register unsigned short int FLT1POL = 1;
    sbit  FLT1POL_bit at FTM0_FLTPOL.B1;
    const register unsigned short int FLT2POL = 2;
    sbit  FLT2POL_bit at FTM0_FLTPOL.B2;
    const register unsigned short int FLT3POL = 3;
    sbit  FLT3POL_bit at FTM0_FLTPOL.B3;

sfr unsigned long   volatile FTM0_SYNCONF         absolute 0x4003808C;
    const register unsigned short int HWTRIGMODE = 0;
    sbit  HWTRIGMODE_bit at FTM0_SYNCONF.B0;
    const register unsigned short int CNTINC = 2;
    sbit  CNTINC_bit at FTM0_SYNCONF.B2;
    const register unsigned short int INVC = 4;
    sbit  INVC_bit at FTM0_SYNCONF.B4;
    const register unsigned short int SWOC = 5;
    sbit  SWOC_bit at FTM0_SYNCONF.B5;
    const register unsigned short int SYNCMODE = 7;
    sbit  SYNCMODE_bit at FTM0_SYNCONF.B7;
    const register unsigned short int SWRSTCNT = 8;
    sbit  SWRSTCNT_bit at FTM0_SYNCONF.B8;
    const register unsigned short int SWWRBUF = 9;
    sbit  SWWRBUF_bit at FTM0_SYNCONF.B9;
    const register unsigned short int SWOM = 10;
    sbit  SWOM_bit at FTM0_SYNCONF.B10;
    const register unsigned short int SWINVC = 11;
    sbit  SWINVC_bit at FTM0_SYNCONF.B11;
    const register unsigned short int SWSOC = 12;
    sbit  SWSOC_bit at FTM0_SYNCONF.B12;
    const register unsigned short int HWRSTCNT = 16;
    sbit  HWRSTCNT_bit at FTM0_SYNCONF.B16;
    const register unsigned short int HWWRBUF = 17;
    sbit  HWWRBUF_bit at FTM0_SYNCONF.B17;
    const register unsigned short int HWOM = 18;
    sbit  HWOM_bit at FTM0_SYNCONF.B18;
    const register unsigned short int HWINVC = 19;
    sbit  HWINVC_bit at FTM0_SYNCONF.B19;
    const register unsigned short int HWSOC = 20;
    sbit  HWSOC_bit at FTM0_SYNCONF.B20;

sfr unsigned long   volatile FTM0_INVCTRL         absolute 0x40038090;
    const register unsigned short int INV0EN = 0;
    sbit  INV0EN_bit at FTM0_INVCTRL.B0;
    const register unsigned short int INV1EN = 1;
    sbit  INV1EN_bit at FTM0_INVCTRL.B1;
    const register unsigned short int INV2EN = 2;
    sbit  INV2EN_bit at FTM0_INVCTRL.B2;
    const register unsigned short int INV3EN = 3;
    sbit  INV3EN_bit at FTM0_INVCTRL.B3;

sfr unsigned long   volatile FTM0_SWOCTRL         absolute 0x40038094;
    const register unsigned short int CH0OC = 0;
    sbit  CH0OC_bit at FTM0_SWOCTRL.B0;
    const register unsigned short int CH1OC = 1;
    sbit  CH1OC_bit at FTM0_SWOCTRL.B1;
    const register unsigned short int CH2OC = 2;
    sbit  CH2OC_bit at FTM0_SWOCTRL.B2;
    const register unsigned short int CH3OC = 3;
    sbit  CH3OC_bit at FTM0_SWOCTRL.B3;
    const register unsigned short int CH4OC = 4;
    sbit  CH4OC_bit at FTM0_SWOCTRL.B4;
    const register unsigned short int CH5OC = 5;
    sbit  CH5OC_bit at FTM0_SWOCTRL.B5;
    const register unsigned short int CH6OC = 6;
    sbit  CH6OC_bit at FTM0_SWOCTRL.B6;
    const register unsigned short int CH7OC = 7;
    sbit  CH7OC_bit at FTM0_SWOCTRL.B7;
    const register unsigned short int CH0OCV = 8;
    sbit  CH0OCV_bit at FTM0_SWOCTRL.B8;
    const register unsigned short int CH1OCV = 9;
    sbit  CH1OCV_bit at FTM0_SWOCTRL.B9;
    const register unsigned short int CH2OCV = 10;
    sbit  CH2OCV_bit at FTM0_SWOCTRL.B10;
    const register unsigned short int CH3OCV = 11;
    sbit  CH3OCV_bit at FTM0_SWOCTRL.B11;
    const register unsigned short int CH4OCV = 12;
    sbit  CH4OCV_bit at FTM0_SWOCTRL.B12;
    const register unsigned short int CH5OCV = 13;
    sbit  CH5OCV_bit at FTM0_SWOCTRL.B13;
    const register unsigned short int CH6OCV = 14;
    sbit  CH6OCV_bit at FTM0_SWOCTRL.B14;
    const register unsigned short int CH7OCV = 15;
    sbit  CH7OCV_bit at FTM0_SWOCTRL.B15;

sfr unsigned long   volatile FTM0_PWMLOAD         absolute 0x40038098;
    const register unsigned short int CH0SEL = 0;
    sbit  CH0SEL_bit at FTM0_PWMLOAD.B0;
    const register unsigned short int CH1SEL = 1;
    sbit  CH1SEL_bit at FTM0_PWMLOAD.B1;
    const register unsigned short int CH2SEL = 2;
    sbit  CH2SEL_bit at FTM0_PWMLOAD.B2;
    const register unsigned short int CH3SEL = 3;
    sbit  CH3SEL_bit at FTM0_PWMLOAD.B3;
    const register unsigned short int CH4SEL = 4;
    sbit  CH4SEL_bit at FTM0_PWMLOAD.B4;
    const register unsigned short int CH5SEL = 5;
    sbit  CH5SEL_bit at FTM0_PWMLOAD.B5;
    const register unsigned short int CH6SEL = 6;
    sbit  CH6SEL_bit at FTM0_PWMLOAD.B6;
    const register unsigned short int CH7SEL = 7;
    sbit  CH7SEL_bit at FTM0_PWMLOAD.B7;
    sbit  LDOK_FTM0_PWMLOAD_bit at FTM0_PWMLOAD.B9;

sfr unsigned long   volatile FTM1_SC              absolute 0x40039000;
    sbit  PS0_FTM1_SC_bit at FTM1_SC.B0;
    sbit  PS1_FTM1_SC_bit at FTM1_SC.B1;
    sbit  PS2_FTM1_SC_bit at FTM1_SC.B2;
    sbit  CLKS0_FTM1_SC_bit at FTM1_SC.B3;
    sbit  CLKS1_FTM1_SC_bit at FTM1_SC.B4;
    sbit  CPWMS_FTM1_SC_bit at FTM1_SC.B5;
    sbit  TOIE_FTM1_SC_bit at FTM1_SC.B6;
    sbit  TOF_FTM1_SC_bit at FTM1_SC.B7;

sfr unsigned long   volatile FTM1_CNT             absolute 0x40039004;
    sbit  COUNT0_FTM1_CNT_bit at FTM1_CNT.B0;
    sbit  COUNT1_FTM1_CNT_bit at FTM1_CNT.B1;
    sbit  COUNT2_FTM1_CNT_bit at FTM1_CNT.B2;
    sbit  COUNT3_FTM1_CNT_bit at FTM1_CNT.B3;
    sbit  COUNT4_FTM1_CNT_bit at FTM1_CNT.B4;
    sbit  COUNT5_FTM1_CNT_bit at FTM1_CNT.B5;
    sbit  COUNT6_FTM1_CNT_bit at FTM1_CNT.B6;
    sbit  COUNT7_FTM1_CNT_bit at FTM1_CNT.B7;
    sbit  COUNT8_FTM1_CNT_bit at FTM1_CNT.B8;
    sbit  COUNT9_FTM1_CNT_bit at FTM1_CNT.B9;
    sbit  COUNT10_FTM1_CNT_bit at FTM1_CNT.B10;
    sbit  COUNT11_FTM1_CNT_bit at FTM1_CNT.B11;
    sbit  COUNT12_FTM1_CNT_bit at FTM1_CNT.B12;
    sbit  COUNT13_FTM1_CNT_bit at FTM1_CNT.B13;
    sbit  COUNT14_FTM1_CNT_bit at FTM1_CNT.B14;
    sbit  COUNT15_FTM1_CNT_bit at FTM1_CNT.B15;

sfr unsigned long   volatile FTM1_MOD             absolute 0x40039008;
    sbit  MOD0_FTM1_MOD_bit at FTM1_MOD.B0;
    sbit  MOD1_FTM1_MOD_bit at FTM1_MOD.B1;
    sbit  MOD2_FTM1_MOD_bit at FTM1_MOD.B2;
    sbit  MOD3_FTM1_MOD_bit at FTM1_MOD.B3;
    sbit  MOD4_FTM1_MOD_bit at FTM1_MOD.B4;
    sbit  MOD5_FTM1_MOD_bit at FTM1_MOD.B5;
    sbit  MOD6_FTM1_MOD_bit at FTM1_MOD.B6;
    sbit  MOD7_FTM1_MOD_bit at FTM1_MOD.B7;
    sbit  MOD8_FTM1_MOD_bit at FTM1_MOD.B8;
    sbit  MOD9_FTM1_MOD_bit at FTM1_MOD.B9;
    sbit  MOD10_FTM1_MOD_bit at FTM1_MOD.B10;
    sbit  MOD11_FTM1_MOD_bit at FTM1_MOD.B11;
    sbit  MOD12_FTM1_MOD_bit at FTM1_MOD.B12;
    sbit  MOD13_FTM1_MOD_bit at FTM1_MOD.B13;
    sbit  MOD14_FTM1_MOD_bit at FTM1_MOD.B14;
    sbit  MOD15_FTM1_MOD_bit at FTM1_MOD.B15;

sfr unsigned long   volatile FTM1_C0SC            absolute 0x4003900C;
    sbit  DMA_FTM1_C0SC_bit at FTM1_C0SC.B0;
    sbit  ICRST_FTM1_C0SC_bit at FTM1_C0SC.B1;
    sbit  ELSA_FTM1_C0SC_bit at FTM1_C0SC.B2;
    sbit  ELSB_FTM1_C0SC_bit at FTM1_C0SC.B3;
    sbit  MSA_FTM1_C0SC_bit at FTM1_C0SC.B4;
    sbit  MSB_FTM1_C0SC_bit at FTM1_C0SC.B5;
    sbit  CHIE_FTM1_C0SC_bit at FTM1_C0SC.B6;
    sbit  CHF_FTM1_C0SC_bit at FTM1_C0SC.B7;

sfr unsigned long   volatile FTM1_C1SC            absolute 0x40039014;
    sbit  DMA_FTM1_C1SC_bit at FTM1_C1SC.B0;
    sbit  ICRST_FTM1_C1SC_bit at FTM1_C1SC.B1;
    sbit  ELSA_FTM1_C1SC_bit at FTM1_C1SC.B2;
    sbit  ELSB_FTM1_C1SC_bit at FTM1_C1SC.B3;
    sbit  MSA_FTM1_C1SC_bit at FTM1_C1SC.B4;
    sbit  MSB_FTM1_C1SC_bit at FTM1_C1SC.B5;
    sbit  CHIE_FTM1_C1SC_bit at FTM1_C1SC.B6;
    sbit  CHF_FTM1_C1SC_bit at FTM1_C1SC.B7;

sfr unsigned long   volatile FTM1_C0V             absolute 0x40039010;
    sbit  VAL0_FTM1_C0V_bit at FTM1_C0V.B0;
    sbit  VAL1_FTM1_C0V_bit at FTM1_C0V.B1;
    sbit  VAL2_FTM1_C0V_bit at FTM1_C0V.B2;
    sbit  VAL3_FTM1_C0V_bit at FTM1_C0V.B3;
    sbit  VAL4_FTM1_C0V_bit at FTM1_C0V.B4;
    sbit  VAL5_FTM1_C0V_bit at FTM1_C0V.B5;
    sbit  VAL6_FTM1_C0V_bit at FTM1_C0V.B6;
    sbit  VAL7_FTM1_C0V_bit at FTM1_C0V.B7;
    sbit  VAL8_FTM1_C0V_bit at FTM1_C0V.B8;
    sbit  VAL9_FTM1_C0V_bit at FTM1_C0V.B9;
    sbit  VAL10_FTM1_C0V_bit at FTM1_C0V.B10;
    sbit  VAL11_FTM1_C0V_bit at FTM1_C0V.B11;
    sbit  VAL12_FTM1_C0V_bit at FTM1_C0V.B12;
    sbit  VAL13_FTM1_C0V_bit at FTM1_C0V.B13;
    sbit  VAL14_FTM1_C0V_bit at FTM1_C0V.B14;
    sbit  VAL15_FTM1_C0V_bit at FTM1_C0V.B15;

sfr unsigned long   volatile FTM1_C1V             absolute 0x40039018;
    sbit  VAL0_FTM1_C1V_bit at FTM1_C1V.B0;
    sbit  VAL1_FTM1_C1V_bit at FTM1_C1V.B1;
    sbit  VAL2_FTM1_C1V_bit at FTM1_C1V.B2;
    sbit  VAL3_FTM1_C1V_bit at FTM1_C1V.B3;
    sbit  VAL4_FTM1_C1V_bit at FTM1_C1V.B4;
    sbit  VAL5_FTM1_C1V_bit at FTM1_C1V.B5;
    sbit  VAL6_FTM1_C1V_bit at FTM1_C1V.B6;
    sbit  VAL7_FTM1_C1V_bit at FTM1_C1V.B7;
    sbit  VAL8_FTM1_C1V_bit at FTM1_C1V.B8;
    sbit  VAL9_FTM1_C1V_bit at FTM1_C1V.B9;
    sbit  VAL10_FTM1_C1V_bit at FTM1_C1V.B10;
    sbit  VAL11_FTM1_C1V_bit at FTM1_C1V.B11;
    sbit  VAL12_FTM1_C1V_bit at FTM1_C1V.B12;
    sbit  VAL13_FTM1_C1V_bit at FTM1_C1V.B13;
    sbit  VAL14_FTM1_C1V_bit at FTM1_C1V.B14;
    sbit  VAL15_FTM1_C1V_bit at FTM1_C1V.B15;

sfr unsigned long   volatile FTM1_CNTIN           absolute 0x4003904C;
    sbit  INIT0_FTM1_CNTIN_bit at FTM1_CNTIN.B0;
    sbit  INIT1_FTM1_CNTIN_bit at FTM1_CNTIN.B1;
    sbit  INIT2_FTM1_CNTIN_bit at FTM1_CNTIN.B2;
    sbit  INIT3_FTM1_CNTIN_bit at FTM1_CNTIN.B3;
    sbit  INIT4_FTM1_CNTIN_bit at FTM1_CNTIN.B4;
    sbit  INIT5_FTM1_CNTIN_bit at FTM1_CNTIN.B5;
    sbit  INIT6_FTM1_CNTIN_bit at FTM1_CNTIN.B6;
    sbit  INIT7_FTM1_CNTIN_bit at FTM1_CNTIN.B7;
    sbit  INIT8_FTM1_CNTIN_bit at FTM1_CNTIN.B8;
    sbit  INIT9_FTM1_CNTIN_bit at FTM1_CNTIN.B9;
    sbit  INIT10_FTM1_CNTIN_bit at FTM1_CNTIN.B10;
    sbit  INIT11_FTM1_CNTIN_bit at FTM1_CNTIN.B11;
    sbit  INIT12_FTM1_CNTIN_bit at FTM1_CNTIN.B12;
    sbit  INIT13_FTM1_CNTIN_bit at FTM1_CNTIN.B13;
    sbit  INIT14_FTM1_CNTIN_bit at FTM1_CNTIN.B14;
    sbit  INIT15_FTM1_CNTIN_bit at FTM1_CNTIN.B15;

sfr unsigned long   volatile FTM1_STATUS          absolute 0x40039050;
    sbit  CH0F_FTM1_STATUS_bit at FTM1_STATUS.B0;
    sbit  CH1F_FTM1_STATUS_bit at FTM1_STATUS.B1;
    sbit  CH2F_FTM1_STATUS_bit at FTM1_STATUS.B2;
    sbit  CH3F_FTM1_STATUS_bit at FTM1_STATUS.B3;
    sbit  CH4F_FTM1_STATUS_bit at FTM1_STATUS.B4;
    sbit  CH5F_FTM1_STATUS_bit at FTM1_STATUS.B5;
    sbit  CH6F_FTM1_STATUS_bit at FTM1_STATUS.B6;
    sbit  CH7F_FTM1_STATUS_bit at FTM1_STATUS.B7;

sfr unsigned long   volatile FTM1_MODE            absolute 0x40039054;
    sbit  FTMEN_FTM1_MODE_bit at FTM1_MODE.B0;
    sbit  INIT_FTM1_MODE_bit at FTM1_MODE.B1;
    sbit  WPDIS_FTM1_MODE_bit at FTM1_MODE.B2;
    sbit  PWMSYNC_FTM1_MODE_bit at FTM1_MODE.B3;
    sbit  CAPTEST_FTM1_MODE_bit at FTM1_MODE.B4;
    sbit  FAULTM0_FTM1_MODE_bit at FTM1_MODE.B5;
    sbit  FAULTM1_FTM1_MODE_bit at FTM1_MODE.B6;
    sbit  FAULTIE_FTM1_MODE_bit at FTM1_MODE.B7;

sfr unsigned long   volatile FTM1_SYNC            absolute 0x40039058;
    sbit  CNTMIN_FTM1_SYNC_bit at FTM1_SYNC.B0;
    sbit  CNTMAX_FTM1_SYNC_bit at FTM1_SYNC.B1;
    sbit  REINIT_FTM1_SYNC_bit at FTM1_SYNC.B2;
    sbit  SYNCHOM_FTM1_SYNC_bit at FTM1_SYNC.B3;
    sbit  TRIG0_FTM1_SYNC_bit at FTM1_SYNC.B4;
    sbit  TRIG1_FTM1_SYNC_bit at FTM1_SYNC.B5;
    sbit  TRIG2_FTM1_SYNC_bit at FTM1_SYNC.B6;
    sbit  SWSYNC_FTM1_SYNC_bit at FTM1_SYNC.B7;

sfr unsigned long   volatile FTM1_OUTINIT         absolute 0x4003905C;
    sbit  CH0OI_FTM1_OUTINIT_bit at FTM1_OUTINIT.B0;
    sbit  CH1OI_FTM1_OUTINIT_bit at FTM1_OUTINIT.B1;
    sbit  CH2OI_FTM1_OUTINIT_bit at FTM1_OUTINIT.B2;
    sbit  CH3OI_FTM1_OUTINIT_bit at FTM1_OUTINIT.B3;
    sbit  CH4OI_FTM1_OUTINIT_bit at FTM1_OUTINIT.B4;
    sbit  CH5OI_FTM1_OUTINIT_bit at FTM1_OUTINIT.B5;
    sbit  CH6OI_FTM1_OUTINIT_bit at FTM1_OUTINIT.B6;
    sbit  CH7OI_FTM1_OUTINIT_bit at FTM1_OUTINIT.B7;

sfr unsigned long   volatile FTM1_OUTMASK         absolute 0x40039060;
    sbit  CH0OM_FTM1_OUTMASK_bit at FTM1_OUTMASK.B0;
    sbit  CH1OM_FTM1_OUTMASK_bit at FTM1_OUTMASK.B1;
    sbit  CH2OM_FTM1_OUTMASK_bit at FTM1_OUTMASK.B2;
    sbit  CH3OM_FTM1_OUTMASK_bit at FTM1_OUTMASK.B3;
    sbit  CH4OM_FTM1_OUTMASK_bit at FTM1_OUTMASK.B4;
    sbit  CH5OM_FTM1_OUTMASK_bit at FTM1_OUTMASK.B5;
    sbit  CH6OM_FTM1_OUTMASK_bit at FTM1_OUTMASK.B6;
    sbit  CH7OM_FTM1_OUTMASK_bit at FTM1_OUTMASK.B7;

sfr unsigned long   volatile FTM1_COMBINE         absolute 0x40039064;
    sbit  COMBINE0_FTM1_COMBINE_bit at FTM1_COMBINE.B0;
    sbit  COMP0_FTM1_COMBINE_bit at FTM1_COMBINE.B1;
    sbit  DECAPEN0_FTM1_COMBINE_bit at FTM1_COMBINE.B2;
    sbit  DECAP0_FTM1_COMBINE_bit at FTM1_COMBINE.B3;
    sbit  DTEN0_FTM1_COMBINE_bit at FTM1_COMBINE.B4;
    sbit  SYNCEN0_FTM1_COMBINE_bit at FTM1_COMBINE.B5;
    sbit  FAULTEN0_FTM1_COMBINE_bit at FTM1_COMBINE.B6;
    sbit  COMBINE1_FTM1_COMBINE_bit at FTM1_COMBINE.B8;
    sbit  COMP1_FTM1_COMBINE_bit at FTM1_COMBINE.B9;
    sbit  DECAPEN1_FTM1_COMBINE_bit at FTM1_COMBINE.B10;
    sbit  DECAP1_FTM1_COMBINE_bit at FTM1_COMBINE.B11;
    sbit  DTEN1_FTM1_COMBINE_bit at FTM1_COMBINE.B12;
    sbit  SYNCEN1_FTM1_COMBINE_bit at FTM1_COMBINE.B13;
    sbit  FAULTEN1_FTM1_COMBINE_bit at FTM1_COMBINE.B14;
    sbit  COMBINE2_FTM1_COMBINE_bit at FTM1_COMBINE.B16;
    sbit  COMP2_FTM1_COMBINE_bit at FTM1_COMBINE.B17;
    sbit  DECAPEN2_FTM1_COMBINE_bit at FTM1_COMBINE.B18;
    sbit  DECAP2_FTM1_COMBINE_bit at FTM1_COMBINE.B19;
    sbit  DTEN2_FTM1_COMBINE_bit at FTM1_COMBINE.B20;
    sbit  SYNCEN2_FTM1_COMBINE_bit at FTM1_COMBINE.B21;
    sbit  FAULTEN2_FTM1_COMBINE_bit at FTM1_COMBINE.B22;
    sbit  COMBINE3_FTM1_COMBINE_bit at FTM1_COMBINE.B24;
    sbit  COMP3_FTM1_COMBINE_bit at FTM1_COMBINE.B25;
    sbit  DECAPEN3_FTM1_COMBINE_bit at FTM1_COMBINE.B26;
    sbit  DECAP3_FTM1_COMBINE_bit at FTM1_COMBINE.B27;
    sbit  DTEN3_FTM1_COMBINE_bit at FTM1_COMBINE.B28;
    sbit  SYNCEN3_FTM1_COMBINE_bit at FTM1_COMBINE.B29;
    sbit  FAULTEN3_FTM1_COMBINE_bit at FTM1_COMBINE.B30;

sfr unsigned long   volatile FTM1_DEADTIME        absolute 0x40039068;
    sbit  DTVAL0_FTM1_DEADTIME_bit at FTM1_DEADTIME.B0;
    sbit  DTVAL1_FTM1_DEADTIME_bit at FTM1_DEADTIME.B1;
    sbit  DTVAL2_FTM1_DEADTIME_bit at FTM1_DEADTIME.B2;
    sbit  DTVAL3_FTM1_DEADTIME_bit at FTM1_DEADTIME.B3;
    sbit  DTVAL4_FTM1_DEADTIME_bit at FTM1_DEADTIME.B4;
    sbit  DTVAL5_FTM1_DEADTIME_bit at FTM1_DEADTIME.B5;
    sbit  DTPS0_FTM1_DEADTIME_bit at FTM1_DEADTIME.B6;
    sbit  DTPS1_FTM1_DEADTIME_bit at FTM1_DEADTIME.B7;

sfr unsigned long   volatile FTM1_EXTTRIG         absolute 0x4003906C;
    sbit  CH2TRIG_FTM1_EXTTRIG_bit at FTM1_EXTTRIG.B0;
    sbit  CH3TRIG_FTM1_EXTTRIG_bit at FTM1_EXTTRIG.B1;
    sbit  CH4TRIG_FTM1_EXTTRIG_bit at FTM1_EXTTRIG.B2;
    sbit  CH5TRIG_FTM1_EXTTRIG_bit at FTM1_EXTTRIG.B3;
    sbit  CH0TRIG_FTM1_EXTTRIG_bit at FTM1_EXTTRIG.B4;
    sbit  CH1TRIG_FTM1_EXTTRIG_bit at FTM1_EXTTRIG.B5;
    sbit  INITTRIGEN_FTM1_EXTTRIG_bit at FTM1_EXTTRIG.B6;
    sbit  TRIGF_FTM1_EXTTRIG_bit at FTM1_EXTTRIG.B7;

sfr unsigned long   volatile FTM1_POL             absolute 0x40039070;
    sbit  POL0_FTM1_POL_bit at FTM1_POL.B0;
    sbit  POL1_FTM1_POL_bit at FTM1_POL.B1;
    sbit  POL2_FTM1_POL_bit at FTM1_POL.B2;
    sbit  POL3_FTM1_POL_bit at FTM1_POL.B3;
    sbit  POL4_FTM1_POL_bit at FTM1_POL.B4;
    sbit  POL5_FTM1_POL_bit at FTM1_POL.B5;
    sbit  POL6_FTM1_POL_bit at FTM1_POL.B6;
    sbit  POL7_FTM1_POL_bit at FTM1_POL.B7;

sfr unsigned long   volatile FTM1_FMS             absolute 0x40039074;
    sbit  FAULTF0_FTM1_FMS_bit at FTM1_FMS.B0;
    sbit  FAULTF1_FTM1_FMS_bit at FTM1_FMS.B1;
    sbit  FAULTF2_FTM1_FMS_bit at FTM1_FMS.B2;
    sbit  FAULTF3_FTM1_FMS_bit at FTM1_FMS.B3;
    sbit  FAULTIN_FTM1_FMS_bit at FTM1_FMS.B5;
    sbit  WPEN_FTM1_FMS_bit at FTM1_FMS.B6;
    sbit  FAULTF_FTM1_FMS_bit at FTM1_FMS.B7;

sfr unsigned long   volatile FTM1_FILTER          absolute 0x40039078;
    sbit  CH0FVAL0_FTM1_FILTER_bit at FTM1_FILTER.B0;
    sbit  CH0FVAL1_FTM1_FILTER_bit at FTM1_FILTER.B1;
    sbit  CH0FVAL2_FTM1_FILTER_bit at FTM1_FILTER.B2;
    sbit  CH0FVAL3_FTM1_FILTER_bit at FTM1_FILTER.B3;
    sbit  CH1FVAL0_FTM1_FILTER_bit at FTM1_FILTER.B4;
    sbit  CH1FVAL1_FTM1_FILTER_bit at FTM1_FILTER.B5;
    sbit  CH1FVAL2_FTM1_FILTER_bit at FTM1_FILTER.B6;
    sbit  CH1FVAL3_FTM1_FILTER_bit at FTM1_FILTER.B7;
    sbit  CH2FVAL0_FTM1_FILTER_bit at FTM1_FILTER.B8;
    sbit  CH2FVAL1_FTM1_FILTER_bit at FTM1_FILTER.B9;
    sbit  CH2FVAL2_FTM1_FILTER_bit at FTM1_FILTER.B10;
    sbit  CH2FVAL3_FTM1_FILTER_bit at FTM1_FILTER.B11;
    sbit  CH3FVAL0_FTM1_FILTER_bit at FTM1_FILTER.B12;
    sbit  CH3FVAL1_FTM1_FILTER_bit at FTM1_FILTER.B13;
    sbit  CH3FVAL2_FTM1_FILTER_bit at FTM1_FILTER.B14;
    sbit  CH3FVAL3_FTM1_FILTER_bit at FTM1_FILTER.B15;

sfr unsigned long   volatile FTM1_FLTCTRL         absolute 0x4003907C;
    sbit  FAULT0EN_FTM1_FLTCTRL_bit at FTM1_FLTCTRL.B0;
    sbit  FAULT1EN_FTM1_FLTCTRL_bit at FTM1_FLTCTRL.B1;
    sbit  FAULT2EN_FTM1_FLTCTRL_bit at FTM1_FLTCTRL.B2;
    sbit  FAULT3EN_FTM1_FLTCTRL_bit at FTM1_FLTCTRL.B3;
    sbit  FFLTR0EN_FTM1_FLTCTRL_bit at FTM1_FLTCTRL.B4;
    sbit  FFLTR1EN_FTM1_FLTCTRL_bit at FTM1_FLTCTRL.B5;
    sbit  FFLTR2EN_FTM1_FLTCTRL_bit at FTM1_FLTCTRL.B6;
    sbit  FFLTR3EN_FTM1_FLTCTRL_bit at FTM1_FLTCTRL.B7;
    sbit  FFVAL0_FTM1_FLTCTRL_bit at FTM1_FLTCTRL.B8;
    sbit  FFVAL1_FTM1_FLTCTRL_bit at FTM1_FLTCTRL.B9;
    sbit  FFVAL2_FTM1_FLTCTRL_bit at FTM1_FLTCTRL.B10;
    sbit  FFVAL3_FTM1_FLTCTRL_bit at FTM1_FLTCTRL.B11;

sfr unsigned long   volatile FTM1_QDCTRL          absolute 0x40039080;
    sbit  QUADEN_FTM1_QDCTRL_bit at FTM1_QDCTRL.B0;
    sbit  TOFDIR_FTM1_QDCTRL_bit at FTM1_QDCTRL.B1;
    sbit  QUADIR_FTM1_QDCTRL_bit at FTM1_QDCTRL.B2;
    sbit  QUADMODE_FTM1_QDCTRL_bit at FTM1_QDCTRL.B3;
    sbit  PHBPOL_FTM1_QDCTRL_bit at FTM1_QDCTRL.B4;
    sbit  PHAPOL_FTM1_QDCTRL_bit at FTM1_QDCTRL.B5;
    sbit  PHBFLTREN_FTM1_QDCTRL_bit at FTM1_QDCTRL.B6;
    sbit  PHAFLTREN_FTM1_QDCTRL_bit at FTM1_QDCTRL.B7;

sfr unsigned long   volatile FTM1_CONF            absolute 0x40039084;
    sbit  NUMTOF0_FTM1_CONF_bit at FTM1_CONF.B0;
    sbit  NUMTOF1_FTM1_CONF_bit at FTM1_CONF.B1;
    sbit  NUMTOF2_FTM1_CONF_bit at FTM1_CONF.B2;
    sbit  NUMTOF3_FTM1_CONF_bit at FTM1_CONF.B3;
    sbit  NUMTOF4_FTM1_CONF_bit at FTM1_CONF.B4;
    sbit  BDMMODE0_FTM1_CONF_bit at FTM1_CONF.B6;
    sbit  BDMMODE1_FTM1_CONF_bit at FTM1_CONF.B7;
    sbit  GTBEEN_FTM1_CONF_bit at FTM1_CONF.B9;
    sbit  GTBEOUT_FTM1_CONF_bit at FTM1_CONF.B10;

sfr unsigned long   volatile FTM1_FLTPOL          absolute 0x40039088;
    sbit  FLT0POL_FTM1_FLTPOL_bit at FTM1_FLTPOL.B0;
    sbit  FLT1POL_FTM1_FLTPOL_bit at FTM1_FLTPOL.B1;
    sbit  FLT2POL_FTM1_FLTPOL_bit at FTM1_FLTPOL.B2;
    sbit  FLT3POL_FTM1_FLTPOL_bit at FTM1_FLTPOL.B3;

sfr unsigned long   volatile FTM1_SYNCONF         absolute 0x4003908C;
    sbit  HWTRIGMODE_FTM1_SYNCONF_bit at FTM1_SYNCONF.B0;
    sbit  CNTINC_FTM1_SYNCONF_bit at FTM1_SYNCONF.B2;
    sbit  INVC_FTM1_SYNCONF_bit at FTM1_SYNCONF.B4;
    sbit  SWOC_FTM1_SYNCONF_bit at FTM1_SYNCONF.B5;
    sbit  SYNCMODE_FTM1_SYNCONF_bit at FTM1_SYNCONF.B7;
    sbit  SWRSTCNT_FTM1_SYNCONF_bit at FTM1_SYNCONF.B8;
    sbit  SWWRBUF_FTM1_SYNCONF_bit at FTM1_SYNCONF.B9;
    sbit  SWOM_FTM1_SYNCONF_bit at FTM1_SYNCONF.B10;
    sbit  SWINVC_FTM1_SYNCONF_bit at FTM1_SYNCONF.B11;
    sbit  SWSOC_FTM1_SYNCONF_bit at FTM1_SYNCONF.B12;
    sbit  HWRSTCNT_FTM1_SYNCONF_bit at FTM1_SYNCONF.B16;
    sbit  HWWRBUF_FTM1_SYNCONF_bit at FTM1_SYNCONF.B17;
    sbit  HWOM_FTM1_SYNCONF_bit at FTM1_SYNCONF.B18;
    sbit  HWINVC_FTM1_SYNCONF_bit at FTM1_SYNCONF.B19;
    sbit  HWSOC_FTM1_SYNCONF_bit at FTM1_SYNCONF.B20;

sfr unsigned long   volatile FTM1_INVCTRL         absolute 0x40039090;
    sbit  INV0EN_FTM1_INVCTRL_bit at FTM1_INVCTRL.B0;
    sbit  INV1EN_FTM1_INVCTRL_bit at FTM1_INVCTRL.B1;
    sbit  INV2EN_FTM1_INVCTRL_bit at FTM1_INVCTRL.B2;
    sbit  INV3EN_FTM1_INVCTRL_bit at FTM1_INVCTRL.B3;

sfr unsigned long   volatile FTM1_SWOCTRL         absolute 0x40039094;
    sbit  CH0OC_FTM1_SWOCTRL_bit at FTM1_SWOCTRL.B0;
    sbit  CH1OC_FTM1_SWOCTRL_bit at FTM1_SWOCTRL.B1;
    sbit  CH2OC_FTM1_SWOCTRL_bit at FTM1_SWOCTRL.B2;
    sbit  CH3OC_FTM1_SWOCTRL_bit at FTM1_SWOCTRL.B3;
    sbit  CH4OC_FTM1_SWOCTRL_bit at FTM1_SWOCTRL.B4;
    sbit  CH5OC_FTM1_SWOCTRL_bit at FTM1_SWOCTRL.B5;
    sbit  CH6OC_FTM1_SWOCTRL_bit at FTM1_SWOCTRL.B6;
    sbit  CH7OC_FTM1_SWOCTRL_bit at FTM1_SWOCTRL.B7;
    sbit  CH0OCV_FTM1_SWOCTRL_bit at FTM1_SWOCTRL.B8;
    sbit  CH1OCV_FTM1_SWOCTRL_bit at FTM1_SWOCTRL.B9;
    sbit  CH2OCV_FTM1_SWOCTRL_bit at FTM1_SWOCTRL.B10;
    sbit  CH3OCV_FTM1_SWOCTRL_bit at FTM1_SWOCTRL.B11;
    sbit  CH4OCV_FTM1_SWOCTRL_bit at FTM1_SWOCTRL.B12;
    sbit  CH5OCV_FTM1_SWOCTRL_bit at FTM1_SWOCTRL.B13;
    sbit  CH6OCV_FTM1_SWOCTRL_bit at FTM1_SWOCTRL.B14;
    sbit  CH7OCV_FTM1_SWOCTRL_bit at FTM1_SWOCTRL.B15;

sfr unsigned long   volatile FTM1_PWMLOAD         absolute 0x40039098;
    sbit  CH0SEL_FTM1_PWMLOAD_bit at FTM1_PWMLOAD.B0;
    sbit  CH1SEL_FTM1_PWMLOAD_bit at FTM1_PWMLOAD.B1;
    sbit  CH2SEL_FTM1_PWMLOAD_bit at FTM1_PWMLOAD.B2;
    sbit  CH3SEL_FTM1_PWMLOAD_bit at FTM1_PWMLOAD.B3;
    sbit  CH4SEL_FTM1_PWMLOAD_bit at FTM1_PWMLOAD.B4;
    sbit  CH5SEL_FTM1_PWMLOAD_bit at FTM1_PWMLOAD.B5;
    sbit  CH6SEL_FTM1_PWMLOAD_bit at FTM1_PWMLOAD.B6;
    sbit  CH7SEL_FTM1_PWMLOAD_bit at FTM1_PWMLOAD.B7;
    sbit  LDOK_FTM1_PWMLOAD_bit at FTM1_PWMLOAD.B9;

sfr unsigned long   volatile FTM2_SC              absolute 0x4003A000;
    sbit  PS0_FTM2_SC_bit at FTM2_SC.B0;
    sbit  PS1_FTM2_SC_bit at FTM2_SC.B1;
    sbit  PS2_FTM2_SC_bit at FTM2_SC.B2;
    sbit  CLKS0_FTM2_SC_bit at FTM2_SC.B3;
    sbit  CLKS1_FTM2_SC_bit at FTM2_SC.B4;
    sbit  CPWMS_FTM2_SC_bit at FTM2_SC.B5;
    sbit  TOIE_FTM2_SC_bit at FTM2_SC.B6;
    sbit  TOF_FTM2_SC_bit at FTM2_SC.B7;

sfr unsigned long   volatile FTM2_CNT             absolute 0x4003A004;
    sbit  COUNT0_FTM2_CNT_bit at FTM2_CNT.B0;
    sbit  COUNT1_FTM2_CNT_bit at FTM2_CNT.B1;
    sbit  COUNT2_FTM2_CNT_bit at FTM2_CNT.B2;
    sbit  COUNT3_FTM2_CNT_bit at FTM2_CNT.B3;
    sbit  COUNT4_FTM2_CNT_bit at FTM2_CNT.B4;
    sbit  COUNT5_FTM2_CNT_bit at FTM2_CNT.B5;
    sbit  COUNT6_FTM2_CNT_bit at FTM2_CNT.B6;
    sbit  COUNT7_FTM2_CNT_bit at FTM2_CNT.B7;
    sbit  COUNT8_FTM2_CNT_bit at FTM2_CNT.B8;
    sbit  COUNT9_FTM2_CNT_bit at FTM2_CNT.B9;
    sbit  COUNT10_FTM2_CNT_bit at FTM2_CNT.B10;
    sbit  COUNT11_FTM2_CNT_bit at FTM2_CNT.B11;
    sbit  COUNT12_FTM2_CNT_bit at FTM2_CNT.B12;
    sbit  COUNT13_FTM2_CNT_bit at FTM2_CNT.B13;
    sbit  COUNT14_FTM2_CNT_bit at FTM2_CNT.B14;
    sbit  COUNT15_FTM2_CNT_bit at FTM2_CNT.B15;

sfr unsigned long   volatile FTM2_MOD             absolute 0x4003A008;
    sbit  MOD0_FTM2_MOD_bit at FTM2_MOD.B0;
    sbit  MOD1_FTM2_MOD_bit at FTM2_MOD.B1;
    sbit  MOD2_FTM2_MOD_bit at FTM2_MOD.B2;
    sbit  MOD3_FTM2_MOD_bit at FTM2_MOD.B3;
    sbit  MOD4_FTM2_MOD_bit at FTM2_MOD.B4;
    sbit  MOD5_FTM2_MOD_bit at FTM2_MOD.B5;
    sbit  MOD6_FTM2_MOD_bit at FTM2_MOD.B6;
    sbit  MOD7_FTM2_MOD_bit at FTM2_MOD.B7;
    sbit  MOD8_FTM2_MOD_bit at FTM2_MOD.B8;
    sbit  MOD9_FTM2_MOD_bit at FTM2_MOD.B9;
    sbit  MOD10_FTM2_MOD_bit at FTM2_MOD.B10;
    sbit  MOD11_FTM2_MOD_bit at FTM2_MOD.B11;
    sbit  MOD12_FTM2_MOD_bit at FTM2_MOD.B12;
    sbit  MOD13_FTM2_MOD_bit at FTM2_MOD.B13;
    sbit  MOD14_FTM2_MOD_bit at FTM2_MOD.B14;
    sbit  MOD15_FTM2_MOD_bit at FTM2_MOD.B15;

sfr unsigned long   volatile FTM2_C0SC            absolute 0x4003A00C;
    sbit  DMA_FTM2_C0SC_bit at FTM2_C0SC.B0;
    sbit  ICRST_FTM2_C0SC_bit at FTM2_C0SC.B1;
    sbit  ELSA_FTM2_C0SC_bit at FTM2_C0SC.B2;
    sbit  ELSB_FTM2_C0SC_bit at FTM2_C0SC.B3;
    sbit  MSA_FTM2_C0SC_bit at FTM2_C0SC.B4;
    sbit  MSB_FTM2_C0SC_bit at FTM2_C0SC.B5;
    sbit  CHIE_FTM2_C0SC_bit at FTM2_C0SC.B6;
    sbit  CHF_FTM2_C0SC_bit at FTM2_C0SC.B7;

sfr unsigned long   volatile FTM2_C1SC            absolute 0x4003A014;
    sbit  DMA_FTM2_C1SC_bit at FTM2_C1SC.B0;
    sbit  ICRST_FTM2_C1SC_bit at FTM2_C1SC.B1;
    sbit  ELSA_FTM2_C1SC_bit at FTM2_C1SC.B2;
    sbit  ELSB_FTM2_C1SC_bit at FTM2_C1SC.B3;
    sbit  MSA_FTM2_C1SC_bit at FTM2_C1SC.B4;
    sbit  MSB_FTM2_C1SC_bit at FTM2_C1SC.B5;
    sbit  CHIE_FTM2_C1SC_bit at FTM2_C1SC.B6;
    sbit  CHF_FTM2_C1SC_bit at FTM2_C1SC.B7;

sfr unsigned long   volatile FTM2_C0V             absolute 0x4003A010;
    sbit  VAL0_FTM2_C0V_bit at FTM2_C0V.B0;
    sbit  VAL1_FTM2_C0V_bit at FTM2_C0V.B1;
    sbit  VAL2_FTM2_C0V_bit at FTM2_C0V.B2;
    sbit  VAL3_FTM2_C0V_bit at FTM2_C0V.B3;
    sbit  VAL4_FTM2_C0V_bit at FTM2_C0V.B4;
    sbit  VAL5_FTM2_C0V_bit at FTM2_C0V.B5;
    sbit  VAL6_FTM2_C0V_bit at FTM2_C0V.B6;
    sbit  VAL7_FTM2_C0V_bit at FTM2_C0V.B7;
    sbit  VAL8_FTM2_C0V_bit at FTM2_C0V.B8;
    sbit  VAL9_FTM2_C0V_bit at FTM2_C0V.B9;
    sbit  VAL10_FTM2_C0V_bit at FTM2_C0V.B10;
    sbit  VAL11_FTM2_C0V_bit at FTM2_C0V.B11;
    sbit  VAL12_FTM2_C0V_bit at FTM2_C0V.B12;
    sbit  VAL13_FTM2_C0V_bit at FTM2_C0V.B13;
    sbit  VAL14_FTM2_C0V_bit at FTM2_C0V.B14;
    sbit  VAL15_FTM2_C0V_bit at FTM2_C0V.B15;

sfr unsigned long   volatile FTM2_C1V             absolute 0x4003A018;
    sbit  VAL0_FTM2_C1V_bit at FTM2_C1V.B0;
    sbit  VAL1_FTM2_C1V_bit at FTM2_C1V.B1;
    sbit  VAL2_FTM2_C1V_bit at FTM2_C1V.B2;
    sbit  VAL3_FTM2_C1V_bit at FTM2_C1V.B3;
    sbit  VAL4_FTM2_C1V_bit at FTM2_C1V.B4;
    sbit  VAL5_FTM2_C1V_bit at FTM2_C1V.B5;
    sbit  VAL6_FTM2_C1V_bit at FTM2_C1V.B6;
    sbit  VAL7_FTM2_C1V_bit at FTM2_C1V.B7;
    sbit  VAL8_FTM2_C1V_bit at FTM2_C1V.B8;
    sbit  VAL9_FTM2_C1V_bit at FTM2_C1V.B9;
    sbit  VAL10_FTM2_C1V_bit at FTM2_C1V.B10;
    sbit  VAL11_FTM2_C1V_bit at FTM2_C1V.B11;
    sbit  VAL12_FTM2_C1V_bit at FTM2_C1V.B12;
    sbit  VAL13_FTM2_C1V_bit at FTM2_C1V.B13;
    sbit  VAL14_FTM2_C1V_bit at FTM2_C1V.B14;
    sbit  VAL15_FTM2_C1V_bit at FTM2_C1V.B15;

sfr unsigned long   volatile FTM2_CNTIN           absolute 0x4003A04C;
    sbit  INIT0_FTM2_CNTIN_bit at FTM2_CNTIN.B0;
    sbit  INIT1_FTM2_CNTIN_bit at FTM2_CNTIN.B1;
    sbit  INIT2_FTM2_CNTIN_bit at FTM2_CNTIN.B2;
    sbit  INIT3_FTM2_CNTIN_bit at FTM2_CNTIN.B3;
    sbit  INIT4_FTM2_CNTIN_bit at FTM2_CNTIN.B4;
    sbit  INIT5_FTM2_CNTIN_bit at FTM2_CNTIN.B5;
    sbit  INIT6_FTM2_CNTIN_bit at FTM2_CNTIN.B6;
    sbit  INIT7_FTM2_CNTIN_bit at FTM2_CNTIN.B7;
    sbit  INIT8_FTM2_CNTIN_bit at FTM2_CNTIN.B8;
    sbit  INIT9_FTM2_CNTIN_bit at FTM2_CNTIN.B9;
    sbit  INIT10_FTM2_CNTIN_bit at FTM2_CNTIN.B10;
    sbit  INIT11_FTM2_CNTIN_bit at FTM2_CNTIN.B11;
    sbit  INIT12_FTM2_CNTIN_bit at FTM2_CNTIN.B12;
    sbit  INIT13_FTM2_CNTIN_bit at FTM2_CNTIN.B13;
    sbit  INIT14_FTM2_CNTIN_bit at FTM2_CNTIN.B14;
    sbit  INIT15_FTM2_CNTIN_bit at FTM2_CNTIN.B15;

sfr unsigned long   volatile FTM2_STATUS          absolute 0x4003A050;
    sbit  CH0F_FTM2_STATUS_bit at FTM2_STATUS.B0;
    sbit  CH1F_FTM2_STATUS_bit at FTM2_STATUS.B1;
    sbit  CH2F_FTM2_STATUS_bit at FTM2_STATUS.B2;
    sbit  CH3F_FTM2_STATUS_bit at FTM2_STATUS.B3;
    sbit  CH4F_FTM2_STATUS_bit at FTM2_STATUS.B4;
    sbit  CH5F_FTM2_STATUS_bit at FTM2_STATUS.B5;
    sbit  CH6F_FTM2_STATUS_bit at FTM2_STATUS.B6;
    sbit  CH7F_FTM2_STATUS_bit at FTM2_STATUS.B7;

sfr unsigned long   volatile FTM2_MODE            absolute 0x4003A054;
    sbit  FTMEN_FTM2_MODE_bit at FTM2_MODE.B0;
    sbit  INIT_FTM2_MODE_bit at FTM2_MODE.B1;
    sbit  WPDIS_FTM2_MODE_bit at FTM2_MODE.B2;
    sbit  PWMSYNC_FTM2_MODE_bit at FTM2_MODE.B3;
    sbit  CAPTEST_FTM2_MODE_bit at FTM2_MODE.B4;
    sbit  FAULTM0_FTM2_MODE_bit at FTM2_MODE.B5;
    sbit  FAULTM1_FTM2_MODE_bit at FTM2_MODE.B6;
    sbit  FAULTIE_FTM2_MODE_bit at FTM2_MODE.B7;

sfr unsigned long   volatile FTM2_SYNC            absolute 0x4003A058;
    sbit  CNTMIN_FTM2_SYNC_bit at FTM2_SYNC.B0;
    sbit  CNTMAX_FTM2_SYNC_bit at FTM2_SYNC.B1;
    sbit  REINIT_FTM2_SYNC_bit at FTM2_SYNC.B2;
    sbit  SYNCHOM_FTM2_SYNC_bit at FTM2_SYNC.B3;
    sbit  TRIG0_FTM2_SYNC_bit at FTM2_SYNC.B4;
    sbit  TRIG1_FTM2_SYNC_bit at FTM2_SYNC.B5;
    sbit  TRIG2_FTM2_SYNC_bit at FTM2_SYNC.B6;
    sbit  SWSYNC_FTM2_SYNC_bit at FTM2_SYNC.B7;

sfr unsigned long   volatile FTM2_OUTINIT         absolute 0x4003A05C;
    sbit  CH0OI_FTM2_OUTINIT_bit at FTM2_OUTINIT.B0;
    sbit  CH1OI_FTM2_OUTINIT_bit at FTM2_OUTINIT.B1;
    sbit  CH2OI_FTM2_OUTINIT_bit at FTM2_OUTINIT.B2;
    sbit  CH3OI_FTM2_OUTINIT_bit at FTM2_OUTINIT.B3;
    sbit  CH4OI_FTM2_OUTINIT_bit at FTM2_OUTINIT.B4;
    sbit  CH5OI_FTM2_OUTINIT_bit at FTM2_OUTINIT.B5;
    sbit  CH6OI_FTM2_OUTINIT_bit at FTM2_OUTINIT.B6;
    sbit  CH7OI_FTM2_OUTINIT_bit at FTM2_OUTINIT.B7;

sfr unsigned long   volatile FTM2_OUTMASK         absolute 0x4003A060;
    sbit  CH0OM_FTM2_OUTMASK_bit at FTM2_OUTMASK.B0;
    sbit  CH1OM_FTM2_OUTMASK_bit at FTM2_OUTMASK.B1;
    sbit  CH2OM_FTM2_OUTMASK_bit at FTM2_OUTMASK.B2;
    sbit  CH3OM_FTM2_OUTMASK_bit at FTM2_OUTMASK.B3;
    sbit  CH4OM_FTM2_OUTMASK_bit at FTM2_OUTMASK.B4;
    sbit  CH5OM_FTM2_OUTMASK_bit at FTM2_OUTMASK.B5;
    sbit  CH6OM_FTM2_OUTMASK_bit at FTM2_OUTMASK.B6;
    sbit  CH7OM_FTM2_OUTMASK_bit at FTM2_OUTMASK.B7;

sfr unsigned long   volatile FTM2_COMBINE         absolute 0x4003A064;
    sbit  COMBINE0_FTM2_COMBINE_bit at FTM2_COMBINE.B0;
    sbit  COMP0_FTM2_COMBINE_bit at FTM2_COMBINE.B1;
    sbit  DECAPEN0_FTM2_COMBINE_bit at FTM2_COMBINE.B2;
    sbit  DECAP0_FTM2_COMBINE_bit at FTM2_COMBINE.B3;
    sbit  DTEN0_FTM2_COMBINE_bit at FTM2_COMBINE.B4;
    sbit  SYNCEN0_FTM2_COMBINE_bit at FTM2_COMBINE.B5;
    sbit  FAULTEN0_FTM2_COMBINE_bit at FTM2_COMBINE.B6;
    sbit  COMBINE1_FTM2_COMBINE_bit at FTM2_COMBINE.B8;
    sbit  COMP1_FTM2_COMBINE_bit at FTM2_COMBINE.B9;
    sbit  DECAPEN1_FTM2_COMBINE_bit at FTM2_COMBINE.B10;
    sbit  DECAP1_FTM2_COMBINE_bit at FTM2_COMBINE.B11;
    sbit  DTEN1_FTM2_COMBINE_bit at FTM2_COMBINE.B12;
    sbit  SYNCEN1_FTM2_COMBINE_bit at FTM2_COMBINE.B13;
    sbit  FAULTEN1_FTM2_COMBINE_bit at FTM2_COMBINE.B14;
    sbit  COMBINE2_FTM2_COMBINE_bit at FTM2_COMBINE.B16;
    sbit  COMP2_FTM2_COMBINE_bit at FTM2_COMBINE.B17;
    sbit  DECAPEN2_FTM2_COMBINE_bit at FTM2_COMBINE.B18;
    sbit  DECAP2_FTM2_COMBINE_bit at FTM2_COMBINE.B19;
    sbit  DTEN2_FTM2_COMBINE_bit at FTM2_COMBINE.B20;
    sbit  SYNCEN2_FTM2_COMBINE_bit at FTM2_COMBINE.B21;
    sbit  FAULTEN2_FTM2_COMBINE_bit at FTM2_COMBINE.B22;
    sbit  COMBINE3_FTM2_COMBINE_bit at FTM2_COMBINE.B24;
    sbit  COMP3_FTM2_COMBINE_bit at FTM2_COMBINE.B25;
    sbit  DECAPEN3_FTM2_COMBINE_bit at FTM2_COMBINE.B26;
    sbit  DECAP3_FTM2_COMBINE_bit at FTM2_COMBINE.B27;
    sbit  DTEN3_FTM2_COMBINE_bit at FTM2_COMBINE.B28;
    sbit  SYNCEN3_FTM2_COMBINE_bit at FTM2_COMBINE.B29;
    sbit  FAULTEN3_FTM2_COMBINE_bit at FTM2_COMBINE.B30;

sfr unsigned long   volatile FTM2_DEADTIME        absolute 0x4003A068;
    sbit  DTVAL0_FTM2_DEADTIME_bit at FTM2_DEADTIME.B0;
    sbit  DTVAL1_FTM2_DEADTIME_bit at FTM2_DEADTIME.B1;
    sbit  DTVAL2_FTM2_DEADTIME_bit at FTM2_DEADTIME.B2;
    sbit  DTVAL3_FTM2_DEADTIME_bit at FTM2_DEADTIME.B3;
    sbit  DTVAL4_FTM2_DEADTIME_bit at FTM2_DEADTIME.B4;
    sbit  DTVAL5_FTM2_DEADTIME_bit at FTM2_DEADTIME.B5;
    sbit  DTPS0_FTM2_DEADTIME_bit at FTM2_DEADTIME.B6;
    sbit  DTPS1_FTM2_DEADTIME_bit at FTM2_DEADTIME.B7;

sfr unsigned long   volatile FTM2_EXTTRIG         absolute 0x4003A06C;
    sbit  CH2TRIG_FTM2_EXTTRIG_bit at FTM2_EXTTRIG.B0;
    sbit  CH3TRIG_FTM2_EXTTRIG_bit at FTM2_EXTTRIG.B1;
    sbit  CH4TRIG_FTM2_EXTTRIG_bit at FTM2_EXTTRIG.B2;
    sbit  CH5TRIG_FTM2_EXTTRIG_bit at FTM2_EXTTRIG.B3;
    sbit  CH0TRIG_FTM2_EXTTRIG_bit at FTM2_EXTTRIG.B4;
    sbit  CH1TRIG_FTM2_EXTTRIG_bit at FTM2_EXTTRIG.B5;
    sbit  INITTRIGEN_FTM2_EXTTRIG_bit at FTM2_EXTTRIG.B6;
    sbit  TRIGF_FTM2_EXTTRIG_bit at FTM2_EXTTRIG.B7;

sfr unsigned long   volatile FTM2_POL             absolute 0x4003A070;
    sbit  POL0_FTM2_POL_bit at FTM2_POL.B0;
    sbit  POL1_FTM2_POL_bit at FTM2_POL.B1;
    sbit  POL2_FTM2_POL_bit at FTM2_POL.B2;
    sbit  POL3_FTM2_POL_bit at FTM2_POL.B3;
    sbit  POL4_FTM2_POL_bit at FTM2_POL.B4;
    sbit  POL5_FTM2_POL_bit at FTM2_POL.B5;
    sbit  POL6_FTM2_POL_bit at FTM2_POL.B6;
    sbit  POL7_FTM2_POL_bit at FTM2_POL.B7;

sfr unsigned long   volatile FTM2_FMS             absolute 0x4003A074;
    sbit  FAULTF0_FTM2_FMS_bit at FTM2_FMS.B0;
    sbit  FAULTF1_FTM2_FMS_bit at FTM2_FMS.B1;
    sbit  FAULTF2_FTM2_FMS_bit at FTM2_FMS.B2;
    sbit  FAULTF3_FTM2_FMS_bit at FTM2_FMS.B3;
    sbit  FAULTIN_FTM2_FMS_bit at FTM2_FMS.B5;
    sbit  WPEN_FTM2_FMS_bit at FTM2_FMS.B6;
    sbit  FAULTF_FTM2_FMS_bit at FTM2_FMS.B7;

sfr unsigned long   volatile FTM2_FILTER          absolute 0x4003A078;
    sbit  CH0FVAL0_FTM2_FILTER_bit at FTM2_FILTER.B0;
    sbit  CH0FVAL1_FTM2_FILTER_bit at FTM2_FILTER.B1;
    sbit  CH0FVAL2_FTM2_FILTER_bit at FTM2_FILTER.B2;
    sbit  CH0FVAL3_FTM2_FILTER_bit at FTM2_FILTER.B3;
    sbit  CH1FVAL0_FTM2_FILTER_bit at FTM2_FILTER.B4;
    sbit  CH1FVAL1_FTM2_FILTER_bit at FTM2_FILTER.B5;
    sbit  CH1FVAL2_FTM2_FILTER_bit at FTM2_FILTER.B6;
    sbit  CH1FVAL3_FTM2_FILTER_bit at FTM2_FILTER.B7;
    sbit  CH2FVAL0_FTM2_FILTER_bit at FTM2_FILTER.B8;
    sbit  CH2FVAL1_FTM2_FILTER_bit at FTM2_FILTER.B9;
    sbit  CH2FVAL2_FTM2_FILTER_bit at FTM2_FILTER.B10;
    sbit  CH2FVAL3_FTM2_FILTER_bit at FTM2_FILTER.B11;
    sbit  CH3FVAL0_FTM2_FILTER_bit at FTM2_FILTER.B12;
    sbit  CH3FVAL1_FTM2_FILTER_bit at FTM2_FILTER.B13;
    sbit  CH3FVAL2_FTM2_FILTER_bit at FTM2_FILTER.B14;
    sbit  CH3FVAL3_FTM2_FILTER_bit at FTM2_FILTER.B15;

sfr unsigned long   volatile FTM2_FLTCTRL         absolute 0x4003A07C;
    sbit  FAULT0EN_FTM2_FLTCTRL_bit at FTM2_FLTCTRL.B0;
    sbit  FAULT1EN_FTM2_FLTCTRL_bit at FTM2_FLTCTRL.B1;
    sbit  FAULT2EN_FTM2_FLTCTRL_bit at FTM2_FLTCTRL.B2;
    sbit  FAULT3EN_FTM2_FLTCTRL_bit at FTM2_FLTCTRL.B3;
    sbit  FFLTR0EN_FTM2_FLTCTRL_bit at FTM2_FLTCTRL.B4;
    sbit  FFLTR1EN_FTM2_FLTCTRL_bit at FTM2_FLTCTRL.B5;
    sbit  FFLTR2EN_FTM2_FLTCTRL_bit at FTM2_FLTCTRL.B6;
    sbit  FFLTR3EN_FTM2_FLTCTRL_bit at FTM2_FLTCTRL.B7;
    sbit  FFVAL0_FTM2_FLTCTRL_bit at FTM2_FLTCTRL.B8;
    sbit  FFVAL1_FTM2_FLTCTRL_bit at FTM2_FLTCTRL.B9;
    sbit  FFVAL2_FTM2_FLTCTRL_bit at FTM2_FLTCTRL.B10;
    sbit  FFVAL3_FTM2_FLTCTRL_bit at FTM2_FLTCTRL.B11;

sfr unsigned long   volatile FTM2_QDCTRL          absolute 0x4003A080;
    sbit  QUADEN_FTM2_QDCTRL_bit at FTM2_QDCTRL.B0;
    sbit  TOFDIR_FTM2_QDCTRL_bit at FTM2_QDCTRL.B1;
    sbit  QUADIR_FTM2_QDCTRL_bit at FTM2_QDCTRL.B2;
    sbit  QUADMODE_FTM2_QDCTRL_bit at FTM2_QDCTRL.B3;
    sbit  PHBPOL_FTM2_QDCTRL_bit at FTM2_QDCTRL.B4;
    sbit  PHAPOL_FTM2_QDCTRL_bit at FTM2_QDCTRL.B5;
    sbit  PHBFLTREN_FTM2_QDCTRL_bit at FTM2_QDCTRL.B6;
    sbit  PHAFLTREN_FTM2_QDCTRL_bit at FTM2_QDCTRL.B7;

sfr unsigned long   volatile FTM2_CONF            absolute 0x4003A084;
    sbit  NUMTOF0_FTM2_CONF_bit at FTM2_CONF.B0;
    sbit  NUMTOF1_FTM2_CONF_bit at FTM2_CONF.B1;
    sbit  NUMTOF2_FTM2_CONF_bit at FTM2_CONF.B2;
    sbit  NUMTOF3_FTM2_CONF_bit at FTM2_CONF.B3;
    sbit  NUMTOF4_FTM2_CONF_bit at FTM2_CONF.B4;
    sbit  BDMMODE0_FTM2_CONF_bit at FTM2_CONF.B6;
    sbit  BDMMODE1_FTM2_CONF_bit at FTM2_CONF.B7;
    sbit  GTBEEN_FTM2_CONF_bit at FTM2_CONF.B9;
    sbit  GTBEOUT_FTM2_CONF_bit at FTM2_CONF.B10;

sfr unsigned long   volatile FTM2_FLTPOL          absolute 0x4003A088;
    sbit  FLT0POL_FTM2_FLTPOL_bit at FTM2_FLTPOL.B0;
    sbit  FLT1POL_FTM2_FLTPOL_bit at FTM2_FLTPOL.B1;
    sbit  FLT2POL_FTM2_FLTPOL_bit at FTM2_FLTPOL.B2;
    sbit  FLT3POL_FTM2_FLTPOL_bit at FTM2_FLTPOL.B3;

sfr unsigned long   volatile FTM2_SYNCONF         absolute 0x4003A08C;
    sbit  HWTRIGMODE_FTM2_SYNCONF_bit at FTM2_SYNCONF.B0;
    sbit  CNTINC_FTM2_SYNCONF_bit at FTM2_SYNCONF.B2;
    sbit  INVC_FTM2_SYNCONF_bit at FTM2_SYNCONF.B4;
    sbit  SWOC_FTM2_SYNCONF_bit at FTM2_SYNCONF.B5;
    sbit  SYNCMODE_FTM2_SYNCONF_bit at FTM2_SYNCONF.B7;
    sbit  SWRSTCNT_FTM2_SYNCONF_bit at FTM2_SYNCONF.B8;
    sbit  SWWRBUF_FTM2_SYNCONF_bit at FTM2_SYNCONF.B9;
    sbit  SWOM_FTM2_SYNCONF_bit at FTM2_SYNCONF.B10;
    sbit  SWINVC_FTM2_SYNCONF_bit at FTM2_SYNCONF.B11;
    sbit  SWSOC_FTM2_SYNCONF_bit at FTM2_SYNCONF.B12;
    sbit  HWRSTCNT_FTM2_SYNCONF_bit at FTM2_SYNCONF.B16;
    sbit  HWWRBUF_FTM2_SYNCONF_bit at FTM2_SYNCONF.B17;
    sbit  HWOM_FTM2_SYNCONF_bit at FTM2_SYNCONF.B18;
    sbit  HWINVC_FTM2_SYNCONF_bit at FTM2_SYNCONF.B19;
    sbit  HWSOC_FTM2_SYNCONF_bit at FTM2_SYNCONF.B20;

sfr unsigned long   volatile FTM2_INVCTRL         absolute 0x4003A090;
    sbit  INV0EN_FTM2_INVCTRL_bit at FTM2_INVCTRL.B0;
    sbit  INV1EN_FTM2_INVCTRL_bit at FTM2_INVCTRL.B1;
    sbit  INV2EN_FTM2_INVCTRL_bit at FTM2_INVCTRL.B2;
    sbit  INV3EN_FTM2_INVCTRL_bit at FTM2_INVCTRL.B3;

sfr unsigned long   volatile FTM2_SWOCTRL         absolute 0x4003A094;
    sbit  CH0OC_FTM2_SWOCTRL_bit at FTM2_SWOCTRL.B0;
    sbit  CH1OC_FTM2_SWOCTRL_bit at FTM2_SWOCTRL.B1;
    sbit  CH2OC_FTM2_SWOCTRL_bit at FTM2_SWOCTRL.B2;
    sbit  CH3OC_FTM2_SWOCTRL_bit at FTM2_SWOCTRL.B3;
    sbit  CH4OC_FTM2_SWOCTRL_bit at FTM2_SWOCTRL.B4;
    sbit  CH5OC_FTM2_SWOCTRL_bit at FTM2_SWOCTRL.B5;
    sbit  CH6OC_FTM2_SWOCTRL_bit at FTM2_SWOCTRL.B6;
    sbit  CH7OC_FTM2_SWOCTRL_bit at FTM2_SWOCTRL.B7;
    sbit  CH0OCV_FTM2_SWOCTRL_bit at FTM2_SWOCTRL.B8;
    sbit  CH1OCV_FTM2_SWOCTRL_bit at FTM2_SWOCTRL.B9;
    sbit  CH2OCV_FTM2_SWOCTRL_bit at FTM2_SWOCTRL.B10;
    sbit  CH3OCV_FTM2_SWOCTRL_bit at FTM2_SWOCTRL.B11;
    sbit  CH4OCV_FTM2_SWOCTRL_bit at FTM2_SWOCTRL.B12;
    sbit  CH5OCV_FTM2_SWOCTRL_bit at FTM2_SWOCTRL.B13;
    sbit  CH6OCV_FTM2_SWOCTRL_bit at FTM2_SWOCTRL.B14;
    sbit  CH7OCV_FTM2_SWOCTRL_bit at FTM2_SWOCTRL.B15;

sfr unsigned long   volatile FTM2_PWMLOAD         absolute 0x4003A098;
    sbit  CH0SEL_FTM2_PWMLOAD_bit at FTM2_PWMLOAD.B0;
    sbit  CH1SEL_FTM2_PWMLOAD_bit at FTM2_PWMLOAD.B1;
    sbit  CH2SEL_FTM2_PWMLOAD_bit at FTM2_PWMLOAD.B2;
    sbit  CH3SEL_FTM2_PWMLOAD_bit at FTM2_PWMLOAD.B3;
    sbit  CH4SEL_FTM2_PWMLOAD_bit at FTM2_PWMLOAD.B4;
    sbit  CH5SEL_FTM2_PWMLOAD_bit at FTM2_PWMLOAD.B5;
    sbit  CH6SEL_FTM2_PWMLOAD_bit at FTM2_PWMLOAD.B6;
    sbit  CH7SEL_FTM2_PWMLOAD_bit at FTM2_PWMLOAD.B7;
    sbit  LDOK_FTM2_PWMLOAD_bit at FTM2_PWMLOAD.B9;

sfr unsigned long   volatile FTM3_SC              absolute 0x400B9000;
    sbit  PS0_FTM3_SC_bit at FTM3_SC.B0;
    sbit  PS1_FTM3_SC_bit at FTM3_SC.B1;
    sbit  PS2_FTM3_SC_bit at FTM3_SC.B2;
    sbit  CLKS0_FTM3_SC_bit at FTM3_SC.B3;
    sbit  CLKS1_FTM3_SC_bit at FTM3_SC.B4;
    sbit  CPWMS_FTM3_SC_bit at FTM3_SC.B5;
    sbit  TOIE_FTM3_SC_bit at FTM3_SC.B6;
    sbit  TOF_FTM3_SC_bit at FTM3_SC.B7;

sfr unsigned long   volatile FTM3_CNT             absolute 0x400B9004;
    sbit  COUNT0_FTM3_CNT_bit at FTM3_CNT.B0;
    sbit  COUNT1_FTM3_CNT_bit at FTM3_CNT.B1;
    sbit  COUNT2_FTM3_CNT_bit at FTM3_CNT.B2;
    sbit  COUNT3_FTM3_CNT_bit at FTM3_CNT.B3;
    sbit  COUNT4_FTM3_CNT_bit at FTM3_CNT.B4;
    sbit  COUNT5_FTM3_CNT_bit at FTM3_CNT.B5;
    sbit  COUNT6_FTM3_CNT_bit at FTM3_CNT.B6;
    sbit  COUNT7_FTM3_CNT_bit at FTM3_CNT.B7;
    sbit  COUNT8_FTM3_CNT_bit at FTM3_CNT.B8;
    sbit  COUNT9_FTM3_CNT_bit at FTM3_CNT.B9;
    sbit  COUNT10_FTM3_CNT_bit at FTM3_CNT.B10;
    sbit  COUNT11_FTM3_CNT_bit at FTM3_CNT.B11;
    sbit  COUNT12_FTM3_CNT_bit at FTM3_CNT.B12;
    sbit  COUNT13_FTM3_CNT_bit at FTM3_CNT.B13;
    sbit  COUNT14_FTM3_CNT_bit at FTM3_CNT.B14;
    sbit  COUNT15_FTM3_CNT_bit at FTM3_CNT.B15;

sfr unsigned long   volatile FTM3_MOD             absolute 0x400B9008;
    sbit  MOD0_FTM3_MOD_bit at FTM3_MOD.B0;
    sbit  MOD1_FTM3_MOD_bit at FTM3_MOD.B1;
    sbit  MOD2_FTM3_MOD_bit at FTM3_MOD.B2;
    sbit  MOD3_FTM3_MOD_bit at FTM3_MOD.B3;
    sbit  MOD4_FTM3_MOD_bit at FTM3_MOD.B4;
    sbit  MOD5_FTM3_MOD_bit at FTM3_MOD.B5;
    sbit  MOD6_FTM3_MOD_bit at FTM3_MOD.B6;
    sbit  MOD7_FTM3_MOD_bit at FTM3_MOD.B7;
    sbit  MOD8_FTM3_MOD_bit at FTM3_MOD.B8;
    sbit  MOD9_FTM3_MOD_bit at FTM3_MOD.B9;
    sbit  MOD10_FTM3_MOD_bit at FTM3_MOD.B10;
    sbit  MOD11_FTM3_MOD_bit at FTM3_MOD.B11;
    sbit  MOD12_FTM3_MOD_bit at FTM3_MOD.B12;
    sbit  MOD13_FTM3_MOD_bit at FTM3_MOD.B13;
    sbit  MOD14_FTM3_MOD_bit at FTM3_MOD.B14;
    sbit  MOD15_FTM3_MOD_bit at FTM3_MOD.B15;

sfr unsigned long   volatile FTM3_C0SC            absolute 0x400B900C;
    sbit  DMA_FTM3_C0SC_bit at FTM3_C0SC.B0;
    sbit  ICRST_FTM3_C0SC_bit at FTM3_C0SC.B1;
    sbit  ELSA_FTM3_C0SC_bit at FTM3_C0SC.B2;
    sbit  ELSB_FTM3_C0SC_bit at FTM3_C0SC.B3;
    sbit  MSA_FTM3_C0SC_bit at FTM3_C0SC.B4;
    sbit  MSB_FTM3_C0SC_bit at FTM3_C0SC.B5;
    sbit  CHIE_FTM3_C0SC_bit at FTM3_C0SC.B6;
    sbit  CHF_FTM3_C0SC_bit at FTM3_C0SC.B7;

sfr unsigned long   volatile FTM3_C1SC            absolute 0x400B9014;
    sbit  DMA_FTM3_C1SC_bit at FTM3_C1SC.B0;
    sbit  ICRST_FTM3_C1SC_bit at FTM3_C1SC.B1;
    sbit  ELSA_FTM3_C1SC_bit at FTM3_C1SC.B2;
    sbit  ELSB_FTM3_C1SC_bit at FTM3_C1SC.B3;
    sbit  MSA_FTM3_C1SC_bit at FTM3_C1SC.B4;
    sbit  MSB_FTM3_C1SC_bit at FTM3_C1SC.B5;
    sbit  CHIE_FTM3_C1SC_bit at FTM3_C1SC.B6;
    sbit  CHF_FTM3_C1SC_bit at FTM3_C1SC.B7;

sfr unsigned long   volatile FTM3_C2SC            absolute 0x400B901C;
    sbit  DMA_FTM3_C2SC_bit at FTM3_C2SC.B0;
    sbit  ICRST_FTM3_C2SC_bit at FTM3_C2SC.B1;
    sbit  ELSA_FTM3_C2SC_bit at FTM3_C2SC.B2;
    sbit  ELSB_FTM3_C2SC_bit at FTM3_C2SC.B3;
    sbit  MSA_FTM3_C2SC_bit at FTM3_C2SC.B4;
    sbit  MSB_FTM3_C2SC_bit at FTM3_C2SC.B5;
    sbit  CHIE_FTM3_C2SC_bit at FTM3_C2SC.B6;
    sbit  CHF_FTM3_C2SC_bit at FTM3_C2SC.B7;

sfr unsigned long   volatile FTM3_C3SC            absolute 0x400B9024;
    sbit  DMA_FTM3_C3SC_bit at FTM3_C3SC.B0;
    sbit  ICRST_FTM3_C3SC_bit at FTM3_C3SC.B1;
    sbit  ELSA_FTM3_C3SC_bit at FTM3_C3SC.B2;
    sbit  ELSB_FTM3_C3SC_bit at FTM3_C3SC.B3;
    sbit  MSA_FTM3_C3SC_bit at FTM3_C3SC.B4;
    sbit  MSB_FTM3_C3SC_bit at FTM3_C3SC.B5;
    sbit  CHIE_FTM3_C3SC_bit at FTM3_C3SC.B6;
    sbit  CHF_FTM3_C3SC_bit at FTM3_C3SC.B7;

sfr unsigned long   volatile FTM3_C4SC            absolute 0x400B902C;
    sbit  DMA_FTM3_C4SC_bit at FTM3_C4SC.B0;
    sbit  ICRST_FTM3_C4SC_bit at FTM3_C4SC.B1;
    sbit  ELSA_FTM3_C4SC_bit at FTM3_C4SC.B2;
    sbit  ELSB_FTM3_C4SC_bit at FTM3_C4SC.B3;
    sbit  MSA_FTM3_C4SC_bit at FTM3_C4SC.B4;
    sbit  MSB_FTM3_C4SC_bit at FTM3_C4SC.B5;
    sbit  CHIE_FTM3_C4SC_bit at FTM3_C4SC.B6;
    sbit  CHF_FTM3_C4SC_bit at FTM3_C4SC.B7;

sfr unsigned long   volatile FTM3_C5SC            absolute 0x400B9034;
    sbit  DMA_FTM3_C5SC_bit at FTM3_C5SC.B0;
    sbit  ICRST_FTM3_C5SC_bit at FTM3_C5SC.B1;
    sbit  ELSA_FTM3_C5SC_bit at FTM3_C5SC.B2;
    sbit  ELSB_FTM3_C5SC_bit at FTM3_C5SC.B3;
    sbit  MSA_FTM3_C5SC_bit at FTM3_C5SC.B4;
    sbit  MSB_FTM3_C5SC_bit at FTM3_C5SC.B5;
    sbit  CHIE_FTM3_C5SC_bit at FTM3_C5SC.B6;
    sbit  CHF_FTM3_C5SC_bit at FTM3_C5SC.B7;

sfr unsigned long   volatile FTM3_C6SC            absolute 0x400B903C;
    sbit  DMA_FTM3_C6SC_bit at FTM3_C6SC.B0;
    sbit  ICRST_FTM3_C6SC_bit at FTM3_C6SC.B1;
    sbit  ELSA_FTM3_C6SC_bit at FTM3_C6SC.B2;
    sbit  ELSB_FTM3_C6SC_bit at FTM3_C6SC.B3;
    sbit  MSA_FTM3_C6SC_bit at FTM3_C6SC.B4;
    sbit  MSB_FTM3_C6SC_bit at FTM3_C6SC.B5;
    sbit  CHIE_FTM3_C6SC_bit at FTM3_C6SC.B6;
    sbit  CHF_FTM3_C6SC_bit at FTM3_C6SC.B7;

sfr unsigned long   volatile FTM3_C7SC            absolute 0x400B9044;
    sbit  DMA_FTM3_C7SC_bit at FTM3_C7SC.B0;
    sbit  ICRST_FTM3_C7SC_bit at FTM3_C7SC.B1;
    sbit  ELSA_FTM3_C7SC_bit at FTM3_C7SC.B2;
    sbit  ELSB_FTM3_C7SC_bit at FTM3_C7SC.B3;
    sbit  MSA_FTM3_C7SC_bit at FTM3_C7SC.B4;
    sbit  MSB_FTM3_C7SC_bit at FTM3_C7SC.B5;
    sbit  CHIE_FTM3_C7SC_bit at FTM3_C7SC.B6;
    sbit  CHF_FTM3_C7SC_bit at FTM3_C7SC.B7;

sfr unsigned long   volatile FTM3_C0V             absolute 0x400B9010;
    sbit  VAL0_FTM3_C0V_bit at FTM3_C0V.B0;
    sbit  VAL1_FTM3_C0V_bit at FTM3_C0V.B1;
    sbit  VAL2_FTM3_C0V_bit at FTM3_C0V.B2;
    sbit  VAL3_FTM3_C0V_bit at FTM3_C0V.B3;
    sbit  VAL4_FTM3_C0V_bit at FTM3_C0V.B4;
    sbit  VAL5_FTM3_C0V_bit at FTM3_C0V.B5;
    sbit  VAL6_FTM3_C0V_bit at FTM3_C0V.B6;
    sbit  VAL7_FTM3_C0V_bit at FTM3_C0V.B7;
    sbit  VAL8_FTM3_C0V_bit at FTM3_C0V.B8;
    sbit  VAL9_FTM3_C0V_bit at FTM3_C0V.B9;
    sbit  VAL10_FTM3_C0V_bit at FTM3_C0V.B10;
    sbit  VAL11_FTM3_C0V_bit at FTM3_C0V.B11;
    sbit  VAL12_FTM3_C0V_bit at FTM3_C0V.B12;
    sbit  VAL13_FTM3_C0V_bit at FTM3_C0V.B13;
    sbit  VAL14_FTM3_C0V_bit at FTM3_C0V.B14;
    sbit  VAL15_FTM3_C0V_bit at FTM3_C0V.B15;

sfr unsigned long   volatile FTM3_C1V             absolute 0x400B9018;
    sbit  VAL0_FTM3_C1V_bit at FTM3_C1V.B0;
    sbit  VAL1_FTM3_C1V_bit at FTM3_C1V.B1;
    sbit  VAL2_FTM3_C1V_bit at FTM3_C1V.B2;
    sbit  VAL3_FTM3_C1V_bit at FTM3_C1V.B3;
    sbit  VAL4_FTM3_C1V_bit at FTM3_C1V.B4;
    sbit  VAL5_FTM3_C1V_bit at FTM3_C1V.B5;
    sbit  VAL6_FTM3_C1V_bit at FTM3_C1V.B6;
    sbit  VAL7_FTM3_C1V_bit at FTM3_C1V.B7;
    sbit  VAL8_FTM3_C1V_bit at FTM3_C1V.B8;
    sbit  VAL9_FTM3_C1V_bit at FTM3_C1V.B9;
    sbit  VAL10_FTM3_C1V_bit at FTM3_C1V.B10;
    sbit  VAL11_FTM3_C1V_bit at FTM3_C1V.B11;
    sbit  VAL12_FTM3_C1V_bit at FTM3_C1V.B12;
    sbit  VAL13_FTM3_C1V_bit at FTM3_C1V.B13;
    sbit  VAL14_FTM3_C1V_bit at FTM3_C1V.B14;
    sbit  VAL15_FTM3_C1V_bit at FTM3_C1V.B15;

sfr unsigned long   volatile FTM3_C2V             absolute 0x400B9020;
    sbit  VAL0_FTM3_C2V_bit at FTM3_C2V.B0;
    sbit  VAL1_FTM3_C2V_bit at FTM3_C2V.B1;
    sbit  VAL2_FTM3_C2V_bit at FTM3_C2V.B2;
    sbit  VAL3_FTM3_C2V_bit at FTM3_C2V.B3;
    sbit  VAL4_FTM3_C2V_bit at FTM3_C2V.B4;
    sbit  VAL5_FTM3_C2V_bit at FTM3_C2V.B5;
    sbit  VAL6_FTM3_C2V_bit at FTM3_C2V.B6;
    sbit  VAL7_FTM3_C2V_bit at FTM3_C2V.B7;
    sbit  VAL8_FTM3_C2V_bit at FTM3_C2V.B8;
    sbit  VAL9_FTM3_C2V_bit at FTM3_C2V.B9;
    sbit  VAL10_FTM3_C2V_bit at FTM3_C2V.B10;
    sbit  VAL11_FTM3_C2V_bit at FTM3_C2V.B11;
    sbit  VAL12_FTM3_C2V_bit at FTM3_C2V.B12;
    sbit  VAL13_FTM3_C2V_bit at FTM3_C2V.B13;
    sbit  VAL14_FTM3_C2V_bit at FTM3_C2V.B14;
    sbit  VAL15_FTM3_C2V_bit at FTM3_C2V.B15;

sfr unsigned long   volatile FTM3_C3V             absolute 0x400B9028;
    sbit  VAL0_FTM3_C3V_bit at FTM3_C3V.B0;
    sbit  VAL1_FTM3_C3V_bit at FTM3_C3V.B1;
    sbit  VAL2_FTM3_C3V_bit at FTM3_C3V.B2;
    sbit  VAL3_FTM3_C3V_bit at FTM3_C3V.B3;
    sbit  VAL4_FTM3_C3V_bit at FTM3_C3V.B4;
    sbit  VAL5_FTM3_C3V_bit at FTM3_C3V.B5;
    sbit  VAL6_FTM3_C3V_bit at FTM3_C3V.B6;
    sbit  VAL7_FTM3_C3V_bit at FTM3_C3V.B7;
    sbit  VAL8_FTM3_C3V_bit at FTM3_C3V.B8;
    sbit  VAL9_FTM3_C3V_bit at FTM3_C3V.B9;
    sbit  VAL10_FTM3_C3V_bit at FTM3_C3V.B10;
    sbit  VAL11_FTM3_C3V_bit at FTM3_C3V.B11;
    sbit  VAL12_FTM3_C3V_bit at FTM3_C3V.B12;
    sbit  VAL13_FTM3_C3V_bit at FTM3_C3V.B13;
    sbit  VAL14_FTM3_C3V_bit at FTM3_C3V.B14;
    sbit  VAL15_FTM3_C3V_bit at FTM3_C3V.B15;

sfr unsigned long   volatile FTM3_C4V             absolute 0x400B9030;
    sbit  VAL0_FTM3_C4V_bit at FTM3_C4V.B0;
    sbit  VAL1_FTM3_C4V_bit at FTM3_C4V.B1;
    sbit  VAL2_FTM3_C4V_bit at FTM3_C4V.B2;
    sbit  VAL3_FTM3_C4V_bit at FTM3_C4V.B3;
    sbit  VAL4_FTM3_C4V_bit at FTM3_C4V.B4;
    sbit  VAL5_FTM3_C4V_bit at FTM3_C4V.B5;
    sbit  VAL6_FTM3_C4V_bit at FTM3_C4V.B6;
    sbit  VAL7_FTM3_C4V_bit at FTM3_C4V.B7;
    sbit  VAL8_FTM3_C4V_bit at FTM3_C4V.B8;
    sbit  VAL9_FTM3_C4V_bit at FTM3_C4V.B9;
    sbit  VAL10_FTM3_C4V_bit at FTM3_C4V.B10;
    sbit  VAL11_FTM3_C4V_bit at FTM3_C4V.B11;
    sbit  VAL12_FTM3_C4V_bit at FTM3_C4V.B12;
    sbit  VAL13_FTM3_C4V_bit at FTM3_C4V.B13;
    sbit  VAL14_FTM3_C4V_bit at FTM3_C4V.B14;
    sbit  VAL15_FTM3_C4V_bit at FTM3_C4V.B15;

sfr unsigned long   volatile FTM3_C5V             absolute 0x400B9038;
    sbit  VAL0_FTM3_C5V_bit at FTM3_C5V.B0;
    sbit  VAL1_FTM3_C5V_bit at FTM3_C5V.B1;
    sbit  VAL2_FTM3_C5V_bit at FTM3_C5V.B2;
    sbit  VAL3_FTM3_C5V_bit at FTM3_C5V.B3;
    sbit  VAL4_FTM3_C5V_bit at FTM3_C5V.B4;
    sbit  VAL5_FTM3_C5V_bit at FTM3_C5V.B5;
    sbit  VAL6_FTM3_C5V_bit at FTM3_C5V.B6;
    sbit  VAL7_FTM3_C5V_bit at FTM3_C5V.B7;
    sbit  VAL8_FTM3_C5V_bit at FTM3_C5V.B8;
    sbit  VAL9_FTM3_C5V_bit at FTM3_C5V.B9;
    sbit  VAL10_FTM3_C5V_bit at FTM3_C5V.B10;
    sbit  VAL11_FTM3_C5V_bit at FTM3_C5V.B11;
    sbit  VAL12_FTM3_C5V_bit at FTM3_C5V.B12;
    sbit  VAL13_FTM3_C5V_bit at FTM3_C5V.B13;
    sbit  VAL14_FTM3_C5V_bit at FTM3_C5V.B14;
    sbit  VAL15_FTM3_C5V_bit at FTM3_C5V.B15;

sfr unsigned long   volatile FTM3_C6V             absolute 0x400B9040;
    sbit  VAL0_FTM3_C6V_bit at FTM3_C6V.B0;
    sbit  VAL1_FTM3_C6V_bit at FTM3_C6V.B1;
    sbit  VAL2_FTM3_C6V_bit at FTM3_C6V.B2;
    sbit  VAL3_FTM3_C6V_bit at FTM3_C6V.B3;
    sbit  VAL4_FTM3_C6V_bit at FTM3_C6V.B4;
    sbit  VAL5_FTM3_C6V_bit at FTM3_C6V.B5;
    sbit  VAL6_FTM3_C6V_bit at FTM3_C6V.B6;
    sbit  VAL7_FTM3_C6V_bit at FTM3_C6V.B7;
    sbit  VAL8_FTM3_C6V_bit at FTM3_C6V.B8;
    sbit  VAL9_FTM3_C6V_bit at FTM3_C6V.B9;
    sbit  VAL10_FTM3_C6V_bit at FTM3_C6V.B10;
    sbit  VAL11_FTM3_C6V_bit at FTM3_C6V.B11;
    sbit  VAL12_FTM3_C6V_bit at FTM3_C6V.B12;
    sbit  VAL13_FTM3_C6V_bit at FTM3_C6V.B13;
    sbit  VAL14_FTM3_C6V_bit at FTM3_C6V.B14;
    sbit  VAL15_FTM3_C6V_bit at FTM3_C6V.B15;

sfr unsigned long   volatile FTM3_C7V             absolute 0x400B9048;
    sbit  VAL0_FTM3_C7V_bit at FTM3_C7V.B0;
    sbit  VAL1_FTM3_C7V_bit at FTM3_C7V.B1;
    sbit  VAL2_FTM3_C7V_bit at FTM3_C7V.B2;
    sbit  VAL3_FTM3_C7V_bit at FTM3_C7V.B3;
    sbit  VAL4_FTM3_C7V_bit at FTM3_C7V.B4;
    sbit  VAL5_FTM3_C7V_bit at FTM3_C7V.B5;
    sbit  VAL6_FTM3_C7V_bit at FTM3_C7V.B6;
    sbit  VAL7_FTM3_C7V_bit at FTM3_C7V.B7;
    sbit  VAL8_FTM3_C7V_bit at FTM3_C7V.B8;
    sbit  VAL9_FTM3_C7V_bit at FTM3_C7V.B9;
    sbit  VAL10_FTM3_C7V_bit at FTM3_C7V.B10;
    sbit  VAL11_FTM3_C7V_bit at FTM3_C7V.B11;
    sbit  VAL12_FTM3_C7V_bit at FTM3_C7V.B12;
    sbit  VAL13_FTM3_C7V_bit at FTM3_C7V.B13;
    sbit  VAL14_FTM3_C7V_bit at FTM3_C7V.B14;
    sbit  VAL15_FTM3_C7V_bit at FTM3_C7V.B15;

sfr unsigned long   volatile FTM3_CNTIN           absolute 0x400B904C;
    sbit  INIT0_FTM3_CNTIN_bit at FTM3_CNTIN.B0;
    sbit  INIT1_FTM3_CNTIN_bit at FTM3_CNTIN.B1;
    sbit  INIT2_FTM3_CNTIN_bit at FTM3_CNTIN.B2;
    sbit  INIT3_FTM3_CNTIN_bit at FTM3_CNTIN.B3;
    sbit  INIT4_FTM3_CNTIN_bit at FTM3_CNTIN.B4;
    sbit  INIT5_FTM3_CNTIN_bit at FTM3_CNTIN.B5;
    sbit  INIT6_FTM3_CNTIN_bit at FTM3_CNTIN.B6;
    sbit  INIT7_FTM3_CNTIN_bit at FTM3_CNTIN.B7;
    sbit  INIT8_FTM3_CNTIN_bit at FTM3_CNTIN.B8;
    sbit  INIT9_FTM3_CNTIN_bit at FTM3_CNTIN.B9;
    sbit  INIT10_FTM3_CNTIN_bit at FTM3_CNTIN.B10;
    sbit  INIT11_FTM3_CNTIN_bit at FTM3_CNTIN.B11;
    sbit  INIT12_FTM3_CNTIN_bit at FTM3_CNTIN.B12;
    sbit  INIT13_FTM3_CNTIN_bit at FTM3_CNTIN.B13;
    sbit  INIT14_FTM3_CNTIN_bit at FTM3_CNTIN.B14;
    sbit  INIT15_FTM3_CNTIN_bit at FTM3_CNTIN.B15;

sfr unsigned long   volatile FTM3_STATUS          absolute 0x400B9050;
    sbit  CH0F_FTM3_STATUS_bit at FTM3_STATUS.B0;
    sbit  CH1F_FTM3_STATUS_bit at FTM3_STATUS.B1;
    sbit  CH2F_FTM3_STATUS_bit at FTM3_STATUS.B2;
    sbit  CH3F_FTM3_STATUS_bit at FTM3_STATUS.B3;
    sbit  CH4F_FTM3_STATUS_bit at FTM3_STATUS.B4;
    sbit  CH5F_FTM3_STATUS_bit at FTM3_STATUS.B5;
    sbit  CH6F_FTM3_STATUS_bit at FTM3_STATUS.B6;
    sbit  CH7F_FTM3_STATUS_bit at FTM3_STATUS.B7;

sfr unsigned long   volatile FTM3_MODE            absolute 0x400B9054;
    sbit  FTMEN_FTM3_MODE_bit at FTM3_MODE.B0;
    sbit  INIT_FTM3_MODE_bit at FTM3_MODE.B1;
    sbit  WPDIS_FTM3_MODE_bit at FTM3_MODE.B2;
    sbit  PWMSYNC_FTM3_MODE_bit at FTM3_MODE.B3;
    sbit  CAPTEST_FTM3_MODE_bit at FTM3_MODE.B4;
    sbit  FAULTM0_FTM3_MODE_bit at FTM3_MODE.B5;
    sbit  FAULTM1_FTM3_MODE_bit at FTM3_MODE.B6;
    sbit  FAULTIE_FTM3_MODE_bit at FTM3_MODE.B7;

sfr unsigned long   volatile FTM3_SYNC            absolute 0x400B9058;
    sbit  CNTMIN_FTM3_SYNC_bit at FTM3_SYNC.B0;
    sbit  CNTMAX_FTM3_SYNC_bit at FTM3_SYNC.B1;
    sbit  REINIT_FTM3_SYNC_bit at FTM3_SYNC.B2;
    sbit  SYNCHOM_FTM3_SYNC_bit at FTM3_SYNC.B3;
    sbit  TRIG0_FTM3_SYNC_bit at FTM3_SYNC.B4;
    sbit  TRIG1_FTM3_SYNC_bit at FTM3_SYNC.B5;
    sbit  TRIG2_FTM3_SYNC_bit at FTM3_SYNC.B6;
    sbit  SWSYNC_FTM3_SYNC_bit at FTM3_SYNC.B7;

sfr unsigned long   volatile FTM3_OUTINIT         absolute 0x400B905C;
    sbit  CH0OI_FTM3_OUTINIT_bit at FTM3_OUTINIT.B0;
    sbit  CH1OI_FTM3_OUTINIT_bit at FTM3_OUTINIT.B1;
    sbit  CH2OI_FTM3_OUTINIT_bit at FTM3_OUTINIT.B2;
    sbit  CH3OI_FTM3_OUTINIT_bit at FTM3_OUTINIT.B3;
    sbit  CH4OI_FTM3_OUTINIT_bit at FTM3_OUTINIT.B4;
    sbit  CH5OI_FTM3_OUTINIT_bit at FTM3_OUTINIT.B5;
    sbit  CH6OI_FTM3_OUTINIT_bit at FTM3_OUTINIT.B6;
    sbit  CH7OI_FTM3_OUTINIT_bit at FTM3_OUTINIT.B7;

sfr unsigned long   volatile FTM3_OUTMASK         absolute 0x400B9060;
    sbit  CH0OM_FTM3_OUTMASK_bit at FTM3_OUTMASK.B0;
    sbit  CH1OM_FTM3_OUTMASK_bit at FTM3_OUTMASK.B1;
    sbit  CH2OM_FTM3_OUTMASK_bit at FTM3_OUTMASK.B2;
    sbit  CH3OM_FTM3_OUTMASK_bit at FTM3_OUTMASK.B3;
    sbit  CH4OM_FTM3_OUTMASK_bit at FTM3_OUTMASK.B4;
    sbit  CH5OM_FTM3_OUTMASK_bit at FTM3_OUTMASK.B5;
    sbit  CH6OM_FTM3_OUTMASK_bit at FTM3_OUTMASK.B6;
    sbit  CH7OM_FTM3_OUTMASK_bit at FTM3_OUTMASK.B7;

sfr unsigned long   volatile FTM3_COMBINE         absolute 0x400B9064;
    sbit  COMBINE0_FTM3_COMBINE_bit at FTM3_COMBINE.B0;
    sbit  COMP0_FTM3_COMBINE_bit at FTM3_COMBINE.B1;
    sbit  DECAPEN0_FTM3_COMBINE_bit at FTM3_COMBINE.B2;
    sbit  DECAP0_FTM3_COMBINE_bit at FTM3_COMBINE.B3;
    sbit  DTEN0_FTM3_COMBINE_bit at FTM3_COMBINE.B4;
    sbit  SYNCEN0_FTM3_COMBINE_bit at FTM3_COMBINE.B5;
    sbit  FAULTEN0_FTM3_COMBINE_bit at FTM3_COMBINE.B6;
    sbit  COMBINE1_FTM3_COMBINE_bit at FTM3_COMBINE.B8;
    sbit  COMP1_FTM3_COMBINE_bit at FTM3_COMBINE.B9;
    sbit  DECAPEN1_FTM3_COMBINE_bit at FTM3_COMBINE.B10;
    sbit  DECAP1_FTM3_COMBINE_bit at FTM3_COMBINE.B11;
    sbit  DTEN1_FTM3_COMBINE_bit at FTM3_COMBINE.B12;
    sbit  SYNCEN1_FTM3_COMBINE_bit at FTM3_COMBINE.B13;
    sbit  FAULTEN1_FTM3_COMBINE_bit at FTM3_COMBINE.B14;
    sbit  COMBINE2_FTM3_COMBINE_bit at FTM3_COMBINE.B16;
    sbit  COMP2_FTM3_COMBINE_bit at FTM3_COMBINE.B17;
    sbit  DECAPEN2_FTM3_COMBINE_bit at FTM3_COMBINE.B18;
    sbit  DECAP2_FTM3_COMBINE_bit at FTM3_COMBINE.B19;
    sbit  DTEN2_FTM3_COMBINE_bit at FTM3_COMBINE.B20;
    sbit  SYNCEN2_FTM3_COMBINE_bit at FTM3_COMBINE.B21;
    sbit  FAULTEN2_FTM3_COMBINE_bit at FTM3_COMBINE.B22;
    sbit  COMBINE3_FTM3_COMBINE_bit at FTM3_COMBINE.B24;
    sbit  COMP3_FTM3_COMBINE_bit at FTM3_COMBINE.B25;
    sbit  DECAPEN3_FTM3_COMBINE_bit at FTM3_COMBINE.B26;
    sbit  DECAP3_FTM3_COMBINE_bit at FTM3_COMBINE.B27;
    sbit  DTEN3_FTM3_COMBINE_bit at FTM3_COMBINE.B28;
    sbit  SYNCEN3_FTM3_COMBINE_bit at FTM3_COMBINE.B29;
    sbit  FAULTEN3_FTM3_COMBINE_bit at FTM3_COMBINE.B30;

sfr unsigned long   volatile FTM3_DEADTIME        absolute 0x400B9068;
    sbit  DTVAL0_FTM3_DEADTIME_bit at FTM3_DEADTIME.B0;
    sbit  DTVAL1_FTM3_DEADTIME_bit at FTM3_DEADTIME.B1;
    sbit  DTVAL2_FTM3_DEADTIME_bit at FTM3_DEADTIME.B2;
    sbit  DTVAL3_FTM3_DEADTIME_bit at FTM3_DEADTIME.B3;
    sbit  DTVAL4_FTM3_DEADTIME_bit at FTM3_DEADTIME.B4;
    sbit  DTVAL5_FTM3_DEADTIME_bit at FTM3_DEADTIME.B5;
    sbit  DTPS0_FTM3_DEADTIME_bit at FTM3_DEADTIME.B6;
    sbit  DTPS1_FTM3_DEADTIME_bit at FTM3_DEADTIME.B7;

sfr unsigned long   volatile FTM3_EXTTRIG         absolute 0x400B906C;
    sbit  CH2TRIG_FTM3_EXTTRIG_bit at FTM3_EXTTRIG.B0;
    sbit  CH3TRIG_FTM3_EXTTRIG_bit at FTM3_EXTTRIG.B1;
    sbit  CH4TRIG_FTM3_EXTTRIG_bit at FTM3_EXTTRIG.B2;
    sbit  CH5TRIG_FTM3_EXTTRIG_bit at FTM3_EXTTRIG.B3;
    sbit  CH0TRIG_FTM3_EXTTRIG_bit at FTM3_EXTTRIG.B4;
    sbit  CH1TRIG_FTM3_EXTTRIG_bit at FTM3_EXTTRIG.B5;
    sbit  INITTRIGEN_FTM3_EXTTRIG_bit at FTM3_EXTTRIG.B6;
    sbit  TRIGF_FTM3_EXTTRIG_bit at FTM3_EXTTRIG.B7;

sfr unsigned long   volatile FTM3_POL             absolute 0x400B9070;
    sbit  POL0_FTM3_POL_bit at FTM3_POL.B0;
    sbit  POL1_FTM3_POL_bit at FTM3_POL.B1;
    sbit  POL2_FTM3_POL_bit at FTM3_POL.B2;
    sbit  POL3_FTM3_POL_bit at FTM3_POL.B3;
    sbit  POL4_FTM3_POL_bit at FTM3_POL.B4;
    sbit  POL5_FTM3_POL_bit at FTM3_POL.B5;
    sbit  POL6_FTM3_POL_bit at FTM3_POL.B6;
    sbit  POL7_FTM3_POL_bit at FTM3_POL.B7;

sfr unsigned long   volatile FTM3_FMS             absolute 0x400B9074;
    sbit  FAULTF0_FTM3_FMS_bit at FTM3_FMS.B0;
    sbit  FAULTF1_FTM3_FMS_bit at FTM3_FMS.B1;
    sbit  FAULTF2_FTM3_FMS_bit at FTM3_FMS.B2;
    sbit  FAULTF3_FTM3_FMS_bit at FTM3_FMS.B3;
    sbit  FAULTIN_FTM3_FMS_bit at FTM3_FMS.B5;
    sbit  WPEN_FTM3_FMS_bit at FTM3_FMS.B6;
    sbit  FAULTF_FTM3_FMS_bit at FTM3_FMS.B7;

sfr unsigned long   volatile FTM3_FILTER          absolute 0x400B9078;
    sbit  CH0FVAL0_FTM3_FILTER_bit at FTM3_FILTER.B0;
    sbit  CH0FVAL1_FTM3_FILTER_bit at FTM3_FILTER.B1;
    sbit  CH0FVAL2_FTM3_FILTER_bit at FTM3_FILTER.B2;
    sbit  CH0FVAL3_FTM3_FILTER_bit at FTM3_FILTER.B3;
    sbit  CH1FVAL0_FTM3_FILTER_bit at FTM3_FILTER.B4;
    sbit  CH1FVAL1_FTM3_FILTER_bit at FTM3_FILTER.B5;
    sbit  CH1FVAL2_FTM3_FILTER_bit at FTM3_FILTER.B6;
    sbit  CH1FVAL3_FTM3_FILTER_bit at FTM3_FILTER.B7;
    sbit  CH2FVAL0_FTM3_FILTER_bit at FTM3_FILTER.B8;
    sbit  CH2FVAL1_FTM3_FILTER_bit at FTM3_FILTER.B9;
    sbit  CH2FVAL2_FTM3_FILTER_bit at FTM3_FILTER.B10;
    sbit  CH2FVAL3_FTM3_FILTER_bit at FTM3_FILTER.B11;
    sbit  CH3FVAL0_FTM3_FILTER_bit at FTM3_FILTER.B12;
    sbit  CH3FVAL1_FTM3_FILTER_bit at FTM3_FILTER.B13;
    sbit  CH3FVAL2_FTM3_FILTER_bit at FTM3_FILTER.B14;
    sbit  CH3FVAL3_FTM3_FILTER_bit at FTM3_FILTER.B15;

sfr unsigned long   volatile FTM3_FLTCTRL         absolute 0x400B907C;
    sbit  FAULT0EN_FTM3_FLTCTRL_bit at FTM3_FLTCTRL.B0;
    sbit  FAULT1EN_FTM3_FLTCTRL_bit at FTM3_FLTCTRL.B1;
    sbit  FAULT2EN_FTM3_FLTCTRL_bit at FTM3_FLTCTRL.B2;
    sbit  FAULT3EN_FTM3_FLTCTRL_bit at FTM3_FLTCTRL.B3;
    sbit  FFLTR0EN_FTM3_FLTCTRL_bit at FTM3_FLTCTRL.B4;
    sbit  FFLTR1EN_FTM3_FLTCTRL_bit at FTM3_FLTCTRL.B5;
    sbit  FFLTR2EN_FTM3_FLTCTRL_bit at FTM3_FLTCTRL.B6;
    sbit  FFLTR3EN_FTM3_FLTCTRL_bit at FTM3_FLTCTRL.B7;
    sbit  FFVAL0_FTM3_FLTCTRL_bit at FTM3_FLTCTRL.B8;
    sbit  FFVAL1_FTM3_FLTCTRL_bit at FTM3_FLTCTRL.B9;
    sbit  FFVAL2_FTM3_FLTCTRL_bit at FTM3_FLTCTRL.B10;
    sbit  FFVAL3_FTM3_FLTCTRL_bit at FTM3_FLTCTRL.B11;

sfr unsigned long   volatile FTM3_QDCTRL          absolute 0x400B9080;
    sbit  QUADEN_FTM3_QDCTRL_bit at FTM3_QDCTRL.B0;
    sbit  TOFDIR_FTM3_QDCTRL_bit at FTM3_QDCTRL.B1;
    sbit  QUADIR_FTM3_QDCTRL_bit at FTM3_QDCTRL.B2;
    sbit  QUADMODE_FTM3_QDCTRL_bit at FTM3_QDCTRL.B3;
    sbit  PHBPOL_FTM3_QDCTRL_bit at FTM3_QDCTRL.B4;
    sbit  PHAPOL_FTM3_QDCTRL_bit at FTM3_QDCTRL.B5;
    sbit  PHBFLTREN_FTM3_QDCTRL_bit at FTM3_QDCTRL.B6;
    sbit  PHAFLTREN_FTM3_QDCTRL_bit at FTM3_QDCTRL.B7;

sfr unsigned long   volatile FTM3_CONF            absolute 0x400B9084;
    sbit  NUMTOF0_FTM3_CONF_bit at FTM3_CONF.B0;
    sbit  NUMTOF1_FTM3_CONF_bit at FTM3_CONF.B1;
    sbit  NUMTOF2_FTM3_CONF_bit at FTM3_CONF.B2;
    sbit  NUMTOF3_FTM3_CONF_bit at FTM3_CONF.B3;
    sbit  NUMTOF4_FTM3_CONF_bit at FTM3_CONF.B4;
    sbit  BDMMODE0_FTM3_CONF_bit at FTM3_CONF.B6;
    sbit  BDMMODE1_FTM3_CONF_bit at FTM3_CONF.B7;
    sbit  GTBEEN_FTM3_CONF_bit at FTM3_CONF.B9;
    sbit  GTBEOUT_FTM3_CONF_bit at FTM3_CONF.B10;

sfr unsigned long   volatile FTM3_FLTPOL          absolute 0x400B9088;
    sbit  FLT0POL_FTM3_FLTPOL_bit at FTM3_FLTPOL.B0;
    sbit  FLT1POL_FTM3_FLTPOL_bit at FTM3_FLTPOL.B1;
    sbit  FLT2POL_FTM3_FLTPOL_bit at FTM3_FLTPOL.B2;
    sbit  FLT3POL_FTM3_FLTPOL_bit at FTM3_FLTPOL.B3;

sfr unsigned long   volatile FTM3_SYNCONF         absolute 0x400B908C;
    sbit  HWTRIGMODE_FTM3_SYNCONF_bit at FTM3_SYNCONF.B0;
    sbit  CNTINC_FTM3_SYNCONF_bit at FTM3_SYNCONF.B2;
    sbit  INVC_FTM3_SYNCONF_bit at FTM3_SYNCONF.B4;
    sbit  SWOC_FTM3_SYNCONF_bit at FTM3_SYNCONF.B5;
    sbit  SYNCMODE_FTM3_SYNCONF_bit at FTM3_SYNCONF.B7;
    sbit  SWRSTCNT_FTM3_SYNCONF_bit at FTM3_SYNCONF.B8;
    sbit  SWWRBUF_FTM3_SYNCONF_bit at FTM3_SYNCONF.B9;
    sbit  SWOM_FTM3_SYNCONF_bit at FTM3_SYNCONF.B10;
    sbit  SWINVC_FTM3_SYNCONF_bit at FTM3_SYNCONF.B11;
    sbit  SWSOC_FTM3_SYNCONF_bit at FTM3_SYNCONF.B12;
    sbit  HWRSTCNT_FTM3_SYNCONF_bit at FTM3_SYNCONF.B16;
    sbit  HWWRBUF_FTM3_SYNCONF_bit at FTM3_SYNCONF.B17;
    sbit  HWOM_FTM3_SYNCONF_bit at FTM3_SYNCONF.B18;
    sbit  HWINVC_FTM3_SYNCONF_bit at FTM3_SYNCONF.B19;
    sbit  HWSOC_FTM3_SYNCONF_bit at FTM3_SYNCONF.B20;

sfr unsigned long   volatile FTM3_INVCTRL         absolute 0x400B9090;
    sbit  INV0EN_FTM3_INVCTRL_bit at FTM3_INVCTRL.B0;
    sbit  INV1EN_FTM3_INVCTRL_bit at FTM3_INVCTRL.B1;
    sbit  INV2EN_FTM3_INVCTRL_bit at FTM3_INVCTRL.B2;
    sbit  INV3EN_FTM3_INVCTRL_bit at FTM3_INVCTRL.B3;

sfr unsigned long   volatile FTM3_SWOCTRL         absolute 0x400B9094;
    sbit  CH0OC_FTM3_SWOCTRL_bit at FTM3_SWOCTRL.B0;
    sbit  CH1OC_FTM3_SWOCTRL_bit at FTM3_SWOCTRL.B1;
    sbit  CH2OC_FTM3_SWOCTRL_bit at FTM3_SWOCTRL.B2;
    sbit  CH3OC_FTM3_SWOCTRL_bit at FTM3_SWOCTRL.B3;
    sbit  CH4OC_FTM3_SWOCTRL_bit at FTM3_SWOCTRL.B4;
    sbit  CH5OC_FTM3_SWOCTRL_bit at FTM3_SWOCTRL.B5;
    sbit  CH6OC_FTM3_SWOCTRL_bit at FTM3_SWOCTRL.B6;
    sbit  CH7OC_FTM3_SWOCTRL_bit at FTM3_SWOCTRL.B7;
    sbit  CH0OCV_FTM3_SWOCTRL_bit at FTM3_SWOCTRL.B8;
    sbit  CH1OCV_FTM3_SWOCTRL_bit at FTM3_SWOCTRL.B9;
    sbit  CH2OCV_FTM3_SWOCTRL_bit at FTM3_SWOCTRL.B10;
    sbit  CH3OCV_FTM3_SWOCTRL_bit at FTM3_SWOCTRL.B11;
    sbit  CH4OCV_FTM3_SWOCTRL_bit at FTM3_SWOCTRL.B12;
    sbit  CH5OCV_FTM3_SWOCTRL_bit at FTM3_SWOCTRL.B13;
    sbit  CH6OCV_FTM3_SWOCTRL_bit at FTM3_SWOCTRL.B14;
    sbit  CH7OCV_FTM3_SWOCTRL_bit at FTM3_SWOCTRL.B15;

sfr unsigned long   volatile FTM3_PWMLOAD         absolute 0x400B9098;
    sbit  CH0SEL_FTM3_PWMLOAD_bit at FTM3_PWMLOAD.B0;
    sbit  CH1SEL_FTM3_PWMLOAD_bit at FTM3_PWMLOAD.B1;
    sbit  CH2SEL_FTM3_PWMLOAD_bit at FTM3_PWMLOAD.B2;
    sbit  CH3SEL_FTM3_PWMLOAD_bit at FTM3_PWMLOAD.B3;
    sbit  CH4SEL_FTM3_PWMLOAD_bit at FTM3_PWMLOAD.B4;
    sbit  CH5SEL_FTM3_PWMLOAD_bit at FTM3_PWMLOAD.B5;
    sbit  CH6SEL_FTM3_PWMLOAD_bit at FTM3_PWMLOAD.B6;
    sbit  CH7SEL_FTM3_PWMLOAD_bit at FTM3_PWMLOAD.B7;
    sbit  LDOK_FTM3_PWMLOAD_bit at FTM3_PWMLOAD.B9;

sfr unsigned long   volatile ADC0_SC1A            absolute 0x4003B000;
    const register unsigned short int ADCH0 = 0;
    sbit  ADCH0_bit at ADC0_SC1A.B0;
    const register unsigned short int ADCH1 = 1;
    sbit  ADCH1_bit at ADC0_SC1A.B1;
    const register unsigned short int ADCH2 = 2;
    sbit  ADCH2_bit at ADC0_SC1A.B2;
    const register unsigned short int ADCH3 = 3;
    sbit  ADCH3_bit at ADC0_SC1A.B3;
    const register unsigned short int ADCH4 = 4;
    sbit  ADCH4_bit at ADC0_SC1A.B4;
    const register unsigned short int DIFF = 5;
    sbit  DIFF_bit at ADC0_SC1A.B5;
    const register unsigned short int AIEN = 6;
    sbit  AIEN_bit at ADC0_SC1A.B6;
    const register unsigned short int COCO = 7;
    sbit  COCO_bit at ADC0_SC1A.B7;

sfr unsigned long   volatile ADC0_SC1B            absolute 0x4003B004;
    sbit  ADCH0_ADC0_SC1B_bit at ADC0_SC1B.B0;
    sbit  ADCH1_ADC0_SC1B_bit at ADC0_SC1B.B1;
    sbit  ADCH2_ADC0_SC1B_bit at ADC0_SC1B.B2;
    sbit  ADCH3_ADC0_SC1B_bit at ADC0_SC1B.B3;
    sbit  ADCH4_ADC0_SC1B_bit at ADC0_SC1B.B4;
    sbit  DIFF_ADC0_SC1B_bit at ADC0_SC1B.B5;
    sbit  AIEN_ADC0_SC1B_bit at ADC0_SC1B.B6;
    sbit  COCO_ADC0_SC1B_bit at ADC0_SC1B.B7;

sfr unsigned long   volatile ADC0_CFG1            absolute 0x4003B008;
    const register unsigned short int ADICLK0 = 0;
    sbit  ADICLK0_bit at ADC0_CFG1.B0;
    const register unsigned short int ADICLK1 = 1;
    sbit  ADICLK1_bit at ADC0_CFG1.B1;
    const register unsigned short int MODE0 = 2;
    sbit  MODE0_bit at ADC0_CFG1.B2;
    const register unsigned short int MODE1 = 3;
    sbit  MODE1_bit at ADC0_CFG1.B3;
    const register unsigned short int ADLSMP = 4;
    sbit  ADLSMP_bit at ADC0_CFG1.B4;
    const register unsigned short int ADIV0 = 5;
    sbit  ADIV0_bit at ADC0_CFG1.B5;
    const register unsigned short int ADIV1 = 6;
    sbit  ADIV1_bit at ADC0_CFG1.B6;
    const register unsigned short int ADLPC = 7;
    sbit  ADLPC_bit at ADC0_CFG1.B7;

sfr unsigned long   volatile ADC0_CFG2            absolute 0x4003B00C;
    const register unsigned short int ADLSTS0 = 0;
    sbit  ADLSTS0_bit at ADC0_CFG2.B0;
    const register unsigned short int ADLSTS1 = 1;
    sbit  ADLSTS1_bit at ADC0_CFG2.B1;
    const register unsigned short int ADHSC = 2;
    sbit  ADHSC_bit at ADC0_CFG2.B2;
    const register unsigned short int ADACKEN = 3;
    sbit  ADACKEN_bit at ADC0_CFG2.B3;
    const register unsigned short int MUXSEL = 4;
    sbit  MUXSEL_bit at ADC0_CFG2.B4;

sfr unsigned long   volatile ADC0_RA              absolute 0x4003B010;
    const register unsigned short int D0_ = 0;
    sbit  D0_bit at ADC0_RA.B0;
    const register unsigned short int D1_ = 1;
    sbit  D1_bit at ADC0_RA.B1;
    const register unsigned short int D2_ = 2;
    sbit  D2_bit at ADC0_RA.B2;
    const register unsigned short int D3_ = 3;
    sbit  D3_bit at ADC0_RA.B3;
    const register unsigned short int D4_ = 4;
    sbit  D4_bit at ADC0_RA.B4;
    const register unsigned short int D5_ = 5;
    sbit  D5_bit at ADC0_RA.B5;
    const register unsigned short int D6_ = 6;
    sbit  D6_bit at ADC0_RA.B6;
    const register unsigned short int D7_ = 7;
    sbit  D7_bit at ADC0_RA.B7;
    const register unsigned short int D8_ = 8;
    sbit  D8_bit at ADC0_RA.B8;
    const register unsigned short int D9_ = 9;
    sbit  D9_bit at ADC0_RA.B9;
    const register unsigned short int D10_ = 10;
    sbit  D10_bit at ADC0_RA.B10;
    const register unsigned short int D11_ = 11;
    sbit  D11_bit at ADC0_RA.B11;
    const register unsigned short int D12_ = 12;
    sbit  D12_bit at ADC0_RA.B12;
    const register unsigned short int D13_ = 13;
    sbit  D13_bit at ADC0_RA.B13;
    const register unsigned short int D14_ = 14;
    sbit  D14_bit at ADC0_RA.B14;
    const register unsigned short int D15_ = 15;
    sbit  D15_bit at ADC0_RA.B15;

sfr unsigned long   volatile ADC0_RB              absolute 0x4003B014;
    sbit  D0_ADC0_RB_bit at ADC0_RB.B0;
    sbit  D1_ADC0_RB_bit at ADC0_RB.B1;
    sbit  D2_ADC0_RB_bit at ADC0_RB.B2;
    sbit  D3_ADC0_RB_bit at ADC0_RB.B3;
    sbit  D4_ADC0_RB_bit at ADC0_RB.B4;
    sbit  D5_ADC0_RB_bit at ADC0_RB.B5;
    sbit  D6_ADC0_RB_bit at ADC0_RB.B6;
    sbit  D7_ADC0_RB_bit at ADC0_RB.B7;
    sbit  D8_ADC0_RB_bit at ADC0_RB.B8;
    sbit  D9_ADC0_RB_bit at ADC0_RB.B9;
    sbit  D10_ADC0_RB_bit at ADC0_RB.B10;
    sbit  D11_ADC0_RB_bit at ADC0_RB.B11;
    sbit  D12_ADC0_RB_bit at ADC0_RB.B12;
    sbit  D13_ADC0_RB_bit at ADC0_RB.B13;
    sbit  D14_ADC0_RB_bit at ADC0_RB.B14;
    sbit  D15_ADC0_RB_bit at ADC0_RB.B15;

sfr unsigned long   volatile ADC0_CV1             absolute 0x4003B018;
    const register unsigned short int CV0 = 0;
    sbit  CV0_bit at ADC0_CV1.B0;
    const register unsigned short int CV1 = 1;
    sbit  CV1_bit at ADC0_CV1.B1;
    const register unsigned short int CV2 = 2;
    sbit  CV2_bit at ADC0_CV1.B2;
    const register unsigned short int CV3 = 3;
    sbit  CV3_bit at ADC0_CV1.B3;
    const register unsigned short int CV4 = 4;
    sbit  CV4_bit at ADC0_CV1.B4;
    const register unsigned short int CV5 = 5;
    sbit  CV5_bit at ADC0_CV1.B5;
    const register unsigned short int CV6 = 6;
    sbit  CV6_bit at ADC0_CV1.B6;
    const register unsigned short int CV7 = 7;
    sbit  CV7_bit at ADC0_CV1.B7;
    const register unsigned short int CV8 = 8;
    sbit  CV8_bit at ADC0_CV1.B8;
    const register unsigned short int CV9 = 9;
    sbit  CV9_bit at ADC0_CV1.B9;
    const register unsigned short int CV10 = 10;
    sbit  CV10_bit at ADC0_CV1.B10;
    const register unsigned short int CV11 = 11;
    sbit  CV11_bit at ADC0_CV1.B11;
    const register unsigned short int CV12 = 12;
    sbit  CV12_bit at ADC0_CV1.B12;
    const register unsigned short int CV13 = 13;
    sbit  CV13_bit at ADC0_CV1.B13;
    const register unsigned short int CV14 = 14;
    sbit  CV14_bit at ADC0_CV1.B14;
    const register unsigned short int CV15 = 15;
    sbit  CV15_bit at ADC0_CV1.B15;

sfr unsigned long   volatile ADC0_CV2             absolute 0x4003B01C;
    sbit  CV0_ADC0_CV2_bit at ADC0_CV2.B0;
    sbit  CV1_ADC0_CV2_bit at ADC0_CV2.B1;
    sbit  CV2_ADC0_CV2_bit at ADC0_CV2.B2;
    sbit  CV3_ADC0_CV2_bit at ADC0_CV2.B3;
    sbit  CV4_ADC0_CV2_bit at ADC0_CV2.B4;
    sbit  CV5_ADC0_CV2_bit at ADC0_CV2.B5;
    sbit  CV6_ADC0_CV2_bit at ADC0_CV2.B6;
    sbit  CV7_ADC0_CV2_bit at ADC0_CV2.B7;
    sbit  CV8_ADC0_CV2_bit at ADC0_CV2.B8;
    sbit  CV9_ADC0_CV2_bit at ADC0_CV2.B9;
    sbit  CV10_ADC0_CV2_bit at ADC0_CV2.B10;
    sbit  CV11_ADC0_CV2_bit at ADC0_CV2.B11;
    sbit  CV12_ADC0_CV2_bit at ADC0_CV2.B12;
    sbit  CV13_ADC0_CV2_bit at ADC0_CV2.B13;
    sbit  CV14_ADC0_CV2_bit at ADC0_CV2.B14;
    sbit  CV15_ADC0_CV2_bit at ADC0_CV2.B15;

sfr unsigned long   volatile ADC0_SC2             absolute 0x4003B020;
    const register unsigned short int REFSEL0 = 0;
    sbit  REFSEL0_bit at ADC0_SC2.B0;
    const register unsigned short int REFSEL1 = 1;
    sbit  REFSEL1_bit at ADC0_SC2.B1;
    sbit  DMAEN_ADC0_SC2_bit at ADC0_SC2.B2;
    const register unsigned short int ACREN = 3;
    sbit  ACREN_bit at ADC0_SC2.B3;
    const register unsigned short int ACFGT = 4;
    sbit  ACFGT_bit at ADC0_SC2.B4;
    const register unsigned short int ACFE = 5;
    sbit  ACFE_bit at ADC0_SC2.B5;
    const register unsigned short int ADTRG = 6;
    sbit  ADTRG_bit at ADC0_SC2.B6;
    const register unsigned short int ADACT = 7;
    sbit  ADACT_bit at ADC0_SC2.B7;

sfr unsigned long   volatile ADC0_SC3             absolute 0x4003B024;
    const register unsigned short int AVGS0 = 0;
    sbit  AVGS0_bit at ADC0_SC3.B0;
    const register unsigned short int AVGS1 = 1;
    sbit  AVGS1_bit at ADC0_SC3.B1;
    const register unsigned short int AVGE = 2;
    sbit  AVGE_bit at ADC0_SC3.B2;
    const register unsigned short int ADCO = 3;
    sbit  ADCO_bit at ADC0_SC3.B3;
    const register unsigned short int CALF = 6;
    sbit  CALF_bit at ADC0_SC3.B6;
    const register unsigned short int CAL = 7;
    sbit  CAL_bit at ADC0_SC3.B7;

sfr unsigned long   volatile ADC0_OFS             absolute 0x4003B028;
    const register unsigned short int OFS0 = 0;
    sbit  OFS0_bit at ADC0_OFS.B0;
    const register unsigned short int OFS1 = 1;
    sbit  OFS1_bit at ADC0_OFS.B1;
    const register unsigned short int OFS2 = 2;
    sbit  OFS2_bit at ADC0_OFS.B2;
    const register unsigned short int OFS3 = 3;
    sbit  OFS3_bit at ADC0_OFS.B3;
    const register unsigned short int OFS4 = 4;
    sbit  OFS4_bit at ADC0_OFS.B4;
    const register unsigned short int OFS5 = 5;
    sbit  OFS5_bit at ADC0_OFS.B5;
    const register unsigned short int OFS6 = 6;
    sbit  OFS6_bit at ADC0_OFS.B6;
    const register unsigned short int OFS7 = 7;
    sbit  OFS7_bit at ADC0_OFS.B7;
    const register unsigned short int OFS8 = 8;
    sbit  OFS8_bit at ADC0_OFS.B8;
    const register unsigned short int OFS9 = 9;
    sbit  OFS9_bit at ADC0_OFS.B9;
    const register unsigned short int OFS10 = 10;
    sbit  OFS10_bit at ADC0_OFS.B10;
    const register unsigned short int OFS11 = 11;
    sbit  OFS11_bit at ADC0_OFS.B11;
    const register unsigned short int OFS12 = 12;
    sbit  OFS12_bit at ADC0_OFS.B12;
    const register unsigned short int OFS13 = 13;
    sbit  OFS13_bit at ADC0_OFS.B13;
    const register unsigned short int OFS14 = 14;
    sbit  OFS14_bit at ADC0_OFS.B14;
    const register unsigned short int OFS15 = 15;
    sbit  OFS15_bit at ADC0_OFS.B15;

sfr unsigned long   volatile ADC0_PG              absolute 0x4003B02C;
    const register unsigned short int PG0 = 0;
    sbit  PG0_bit at ADC0_PG.B0;
    const register unsigned short int PG1 = 1;
    sbit  PG1_bit at ADC0_PG.B1;
    const register unsigned short int PG2 = 2;
    sbit  PG2_bit at ADC0_PG.B2;
    const register unsigned short int PG3 = 3;
    sbit  PG3_bit at ADC0_PG.B3;
    const register unsigned short int PG4 = 4;
    sbit  PG4_bit at ADC0_PG.B4;
    const register unsigned short int PG5 = 5;
    sbit  PG5_bit at ADC0_PG.B5;
    const register unsigned short int PG6 = 6;
    sbit  PG6_bit at ADC0_PG.B6;
    const register unsigned short int PG7 = 7;
    sbit  PG7_bit at ADC0_PG.B7;
    const register unsigned short int PG8 = 8;
    sbit  PG8_bit at ADC0_PG.B8;
    const register unsigned short int PG9 = 9;
    sbit  PG9_bit at ADC0_PG.B9;
    const register unsigned short int PG10 = 10;
    sbit  PG10_bit at ADC0_PG.B10;
    const register unsigned short int PG11 = 11;
    sbit  PG11_bit at ADC0_PG.B11;
    const register unsigned short int PG12 = 12;
    sbit  PG12_bit at ADC0_PG.B12;
    const register unsigned short int PG13 = 13;
    sbit  PG13_bit at ADC0_PG.B13;
    const register unsigned short int PG14 = 14;
    sbit  PG14_bit at ADC0_PG.B14;
    const register unsigned short int PG15 = 15;
    sbit  PG15_bit at ADC0_PG.B15;

sfr unsigned long   volatile ADC0_MG              absolute 0x4003B030;
    const register unsigned short int MG0 = 0;
    sbit  MG0_bit at ADC0_MG.B0;
    const register unsigned short int MG1 = 1;
    sbit  MG1_bit at ADC0_MG.B1;
    const register unsigned short int MG2 = 2;
    sbit  MG2_bit at ADC0_MG.B2;
    const register unsigned short int MG3 = 3;
    sbit  MG3_bit at ADC0_MG.B3;
    const register unsigned short int MG4 = 4;
    sbit  MG4_bit at ADC0_MG.B4;
    const register unsigned short int MG5 = 5;
    sbit  MG5_bit at ADC0_MG.B5;
    const register unsigned short int MG6 = 6;
    sbit  MG6_bit at ADC0_MG.B6;
    const register unsigned short int MG7 = 7;
    sbit  MG7_bit at ADC0_MG.B7;
    const register unsigned short int MG8 = 8;
    sbit  MG8_bit at ADC0_MG.B8;
    const register unsigned short int MG9 = 9;
    sbit  MG9_bit at ADC0_MG.B9;
    const register unsigned short int MG10 = 10;
    sbit  MG10_bit at ADC0_MG.B10;
    const register unsigned short int MG11 = 11;
    sbit  MG11_bit at ADC0_MG.B11;
    const register unsigned short int MG12 = 12;
    sbit  MG12_bit at ADC0_MG.B12;
    const register unsigned short int MG13 = 13;
    sbit  MG13_bit at ADC0_MG.B13;
    const register unsigned short int MG14 = 14;
    sbit  MG14_bit at ADC0_MG.B14;
    const register unsigned short int MG15 = 15;
    sbit  MG15_bit at ADC0_MG.B15;

sfr unsigned long   volatile ADC0_CLPD            absolute 0x4003B034;
    const register unsigned short int CLPD0 = 0;
    sbit  CLPD0_bit at ADC0_CLPD.B0;
    const register unsigned short int CLPD1 = 1;
    sbit  CLPD1_bit at ADC0_CLPD.B1;
    const register unsigned short int CLPD2 = 2;
    sbit  CLPD2_bit at ADC0_CLPD.B2;
    const register unsigned short int CLPD3 = 3;
    sbit  CLPD3_bit at ADC0_CLPD.B3;
    const register unsigned short int CLPD4 = 4;
    sbit  CLPD4_bit at ADC0_CLPD.B4;
    const register unsigned short int CLPD5 = 5;
    sbit  CLPD5_bit at ADC0_CLPD.B5;

sfr unsigned long   volatile ADC0_CLPS            absolute 0x4003B038;
    const register unsigned short int CLPS0 = 0;
    sbit  CLPS0_bit at ADC0_CLPS.B0;
    const register unsigned short int CLPS1 = 1;
    sbit  CLPS1_bit at ADC0_CLPS.B1;
    const register unsigned short int CLPS2 = 2;
    sbit  CLPS2_bit at ADC0_CLPS.B2;
    const register unsigned short int CLPS3 = 3;
    sbit  CLPS3_bit at ADC0_CLPS.B3;
    const register unsigned short int CLPS4 = 4;
    sbit  CLPS4_bit at ADC0_CLPS.B4;
    const register unsigned short int CLPS5 = 5;
    sbit  CLPS5_bit at ADC0_CLPS.B5;

sfr unsigned long   volatile ADC0_CLP4            absolute 0x4003B03C;
    const register unsigned short int CLP40 = 0;
    sbit  CLP40_bit at ADC0_CLP4.B0;
    const register unsigned short int CLP41 = 1;
    sbit  CLP41_bit at ADC0_CLP4.B1;
    const register unsigned short int CLP42 = 2;
    sbit  CLP42_bit at ADC0_CLP4.B2;
    const register unsigned short int CLP43 = 3;
    sbit  CLP43_bit at ADC0_CLP4.B3;
    const register unsigned short int CLP44 = 4;
    sbit  CLP44_bit at ADC0_CLP4.B4;
    const register unsigned short int CLP45 = 5;
    sbit  CLP45_bit at ADC0_CLP4.B5;
    const register unsigned short int CLP46 = 6;
    sbit  CLP46_bit at ADC0_CLP4.B6;
    const register unsigned short int CLP47 = 7;
    sbit  CLP47_bit at ADC0_CLP4.B7;
    const register unsigned short int CLP48 = 8;
    sbit  CLP48_bit at ADC0_CLP4.B8;
    const register unsigned short int CLP49 = 9;
    sbit  CLP49_bit at ADC0_CLP4.B9;

sfr unsigned long   volatile ADC0_CLP3            absolute 0x4003B040;
    const register unsigned short int CLP30 = 0;
    sbit  CLP30_bit at ADC0_CLP3.B0;
    const register unsigned short int CLP31 = 1;
    sbit  CLP31_bit at ADC0_CLP3.B1;
    const register unsigned short int CLP32 = 2;
    sbit  CLP32_bit at ADC0_CLP3.B2;
    const register unsigned short int CLP33 = 3;
    sbit  CLP33_bit at ADC0_CLP3.B3;
    const register unsigned short int CLP34 = 4;
    sbit  CLP34_bit at ADC0_CLP3.B4;
    const register unsigned short int CLP35 = 5;
    sbit  CLP35_bit at ADC0_CLP3.B5;
    const register unsigned short int CLP36 = 6;
    sbit  CLP36_bit at ADC0_CLP3.B6;
    const register unsigned short int CLP37 = 7;
    sbit  CLP37_bit at ADC0_CLP3.B7;
    const register unsigned short int CLP38 = 8;
    sbit  CLP38_bit at ADC0_CLP3.B8;

sfr unsigned long   volatile ADC0_CLP2            absolute 0x4003B044;
    const register unsigned short int CLP20 = 0;
    sbit  CLP20_bit at ADC0_CLP2.B0;
    const register unsigned short int CLP21 = 1;
    sbit  CLP21_bit at ADC0_CLP2.B1;
    const register unsigned short int CLP22 = 2;
    sbit  CLP22_bit at ADC0_CLP2.B2;
    const register unsigned short int CLP23 = 3;
    sbit  CLP23_bit at ADC0_CLP2.B3;
    const register unsigned short int CLP24 = 4;
    sbit  CLP24_bit at ADC0_CLP2.B4;
    const register unsigned short int CLP25 = 5;
    sbit  CLP25_bit at ADC0_CLP2.B5;
    const register unsigned short int CLP26 = 6;
    sbit  CLP26_bit at ADC0_CLP2.B6;
    const register unsigned short int CLP27 = 7;
    sbit  CLP27_bit at ADC0_CLP2.B7;

sfr unsigned long   volatile ADC0_CLP1            absolute 0x4003B048;
    const register unsigned short int CLP10 = 0;
    sbit  CLP10_bit at ADC0_CLP1.B0;
    const register unsigned short int CLP11 = 1;
    sbit  CLP11_bit at ADC0_CLP1.B1;
    const register unsigned short int CLP12 = 2;
    sbit  CLP12_bit at ADC0_CLP1.B2;
    const register unsigned short int CLP13 = 3;
    sbit  CLP13_bit at ADC0_CLP1.B3;
    const register unsigned short int CLP14 = 4;
    sbit  CLP14_bit at ADC0_CLP1.B4;
    const register unsigned short int CLP15 = 5;
    sbit  CLP15_bit at ADC0_CLP1.B5;
    const register unsigned short int CLP16 = 6;
    sbit  CLP16_bit at ADC0_CLP1.B6;

sfr unsigned long   volatile ADC0_CLP0            absolute 0x4003B04C;
    const register unsigned short int CLP00 = 0;
    sbit  CLP00_bit at ADC0_CLP0.B0;
    const register unsigned short int CLP01 = 1;
    sbit  CLP01_bit at ADC0_CLP0.B1;
    const register unsigned short int CLP02 = 2;
    sbit  CLP02_bit at ADC0_CLP0.B2;
    const register unsigned short int CLP03 = 3;
    sbit  CLP03_bit at ADC0_CLP0.B3;
    const register unsigned short int CLP04 = 4;
    sbit  CLP04_bit at ADC0_CLP0.B4;
    const register unsigned short int CLP05 = 5;
    sbit  CLP05_bit at ADC0_CLP0.B5;

sfr unsigned long   volatile ADC0_CLMD            absolute 0x4003B054;
    const register unsigned short int CLMD0 = 0;
    sbit  CLMD0_bit at ADC0_CLMD.B0;
    const register unsigned short int CLMD1 = 1;
    sbit  CLMD1_bit at ADC0_CLMD.B1;
    const register unsigned short int CLMD2 = 2;
    sbit  CLMD2_bit at ADC0_CLMD.B2;
    const register unsigned short int CLMD3 = 3;
    sbit  CLMD3_bit at ADC0_CLMD.B3;
    const register unsigned short int CLMD4 = 4;
    sbit  CLMD4_bit at ADC0_CLMD.B4;
    const register unsigned short int CLMD5 = 5;
    sbit  CLMD5_bit at ADC0_CLMD.B5;

sfr unsigned long   volatile ADC0_CLMS            absolute 0x4003B058;
    const register unsigned short int CLMS0 = 0;
    sbit  CLMS0_bit at ADC0_CLMS.B0;
    const register unsigned short int CLMS1 = 1;
    sbit  CLMS1_bit at ADC0_CLMS.B1;
    const register unsigned short int CLMS2 = 2;
    sbit  CLMS2_bit at ADC0_CLMS.B2;
    const register unsigned short int CLMS3 = 3;
    sbit  CLMS3_bit at ADC0_CLMS.B3;
    const register unsigned short int CLMS4 = 4;
    sbit  CLMS4_bit at ADC0_CLMS.B4;
    const register unsigned short int CLMS5 = 5;
    sbit  CLMS5_bit at ADC0_CLMS.B5;

sfr unsigned long   volatile ADC0_CLM4            absolute 0x4003B05C;
    const register unsigned short int CLM40 = 0;
    sbit  CLM40_bit at ADC0_CLM4.B0;
    const register unsigned short int CLM41 = 1;
    sbit  CLM41_bit at ADC0_CLM4.B1;
    const register unsigned short int CLM42 = 2;
    sbit  CLM42_bit at ADC0_CLM4.B2;
    const register unsigned short int CLM43 = 3;
    sbit  CLM43_bit at ADC0_CLM4.B3;
    const register unsigned short int CLM44 = 4;
    sbit  CLM44_bit at ADC0_CLM4.B4;
    const register unsigned short int CLM45 = 5;
    sbit  CLM45_bit at ADC0_CLM4.B5;
    const register unsigned short int CLM46 = 6;
    sbit  CLM46_bit at ADC0_CLM4.B6;
    const register unsigned short int CLM47 = 7;
    sbit  CLM47_bit at ADC0_CLM4.B7;
    const register unsigned short int CLM48 = 8;
    sbit  CLM48_bit at ADC0_CLM4.B8;
    const register unsigned short int CLM49 = 9;
    sbit  CLM49_bit at ADC0_CLM4.B9;

sfr unsigned long   volatile ADC0_CLM3            absolute 0x4003B060;
    const register unsigned short int CLM30 = 0;
    sbit  CLM30_bit at ADC0_CLM3.B0;
    const register unsigned short int CLM31 = 1;
    sbit  CLM31_bit at ADC0_CLM3.B1;
    const register unsigned short int CLM32 = 2;
    sbit  CLM32_bit at ADC0_CLM3.B2;
    const register unsigned short int CLM33 = 3;
    sbit  CLM33_bit at ADC0_CLM3.B3;
    const register unsigned short int CLM34 = 4;
    sbit  CLM34_bit at ADC0_CLM3.B4;
    const register unsigned short int CLM35 = 5;
    sbit  CLM35_bit at ADC0_CLM3.B5;
    const register unsigned short int CLM36 = 6;
    sbit  CLM36_bit at ADC0_CLM3.B6;
    const register unsigned short int CLM37 = 7;
    sbit  CLM37_bit at ADC0_CLM3.B7;
    const register unsigned short int CLM38 = 8;
    sbit  CLM38_bit at ADC0_CLM3.B8;

sfr unsigned long   volatile ADC0_CLM2            absolute 0x4003B064;
    const register unsigned short int CLM20 = 0;
    sbit  CLM20_bit at ADC0_CLM2.B0;
    const register unsigned short int CLM21 = 1;
    sbit  CLM21_bit at ADC0_CLM2.B1;
    const register unsigned short int CLM22 = 2;
    sbit  CLM22_bit at ADC0_CLM2.B2;
    const register unsigned short int CLM23 = 3;
    sbit  CLM23_bit at ADC0_CLM2.B3;
    const register unsigned short int CLM24 = 4;
    sbit  CLM24_bit at ADC0_CLM2.B4;
    const register unsigned short int CLM25 = 5;
    sbit  CLM25_bit at ADC0_CLM2.B5;
    const register unsigned short int CLM26 = 6;
    sbit  CLM26_bit at ADC0_CLM2.B6;
    const register unsigned short int CLM27 = 7;
    sbit  CLM27_bit at ADC0_CLM2.B7;

sfr unsigned long   volatile ADC0_CLM1            absolute 0x4003B068;
    const register unsigned short int CLM10 = 0;
    sbit  CLM10_bit at ADC0_CLM1.B0;
    const register unsigned short int CLM11 = 1;
    sbit  CLM11_bit at ADC0_CLM1.B1;
    const register unsigned short int CLM12 = 2;
    sbit  CLM12_bit at ADC0_CLM1.B2;
    const register unsigned short int CLM13 = 3;
    sbit  CLM13_bit at ADC0_CLM1.B3;
    const register unsigned short int CLM14 = 4;
    sbit  CLM14_bit at ADC0_CLM1.B4;
    const register unsigned short int CLM15 = 5;
    sbit  CLM15_bit at ADC0_CLM1.B5;
    const register unsigned short int CLM16 = 6;
    sbit  CLM16_bit at ADC0_CLM1.B6;

sfr unsigned long   volatile ADC0_CLM0            absolute 0x4003B06C;
    const register unsigned short int CLM00 = 0;
    sbit  CLM00_bit at ADC0_CLM0.B0;
    const register unsigned short int CLM01 = 1;
    sbit  CLM01_bit at ADC0_CLM0.B1;
    const register unsigned short int CLM02 = 2;
    sbit  CLM02_bit at ADC0_CLM0.B2;
    const register unsigned short int CLM03 = 3;
    sbit  CLM03_bit at ADC0_CLM0.B3;
    const register unsigned short int CLM04 = 4;
    sbit  CLM04_bit at ADC0_CLM0.B4;
    const register unsigned short int CLM05 = 5;
    sbit  CLM05_bit at ADC0_CLM0.B5;

sfr unsigned long   volatile RTC_TSR              absolute 0x4003D000;
    const register unsigned short int TSR0 = 0;
    sbit  TSR0_bit at RTC_TSR.B0;
    const register unsigned short int TSR1 = 1;
    sbit  TSR1_bit at RTC_TSR.B1;
    const register unsigned short int TSR2 = 2;
    sbit  TSR2_bit at RTC_TSR.B2;
    const register unsigned short int TSR3 = 3;
    sbit  TSR3_bit at RTC_TSR.B3;
    const register unsigned short int TSR4 = 4;
    sbit  TSR4_bit at RTC_TSR.B4;
    const register unsigned short int TSR5 = 5;
    sbit  TSR5_bit at RTC_TSR.B5;
    const register unsigned short int TSR6 = 6;
    sbit  TSR6_bit at RTC_TSR.B6;
    const register unsigned short int TSR7 = 7;
    sbit  TSR7_bit at RTC_TSR.B7;
    const register unsigned short int TSR8 = 8;
    sbit  TSR8_bit at RTC_TSR.B8;
    const register unsigned short int TSR9 = 9;
    sbit  TSR9_bit at RTC_TSR.B9;
    const register unsigned short int TSR10 = 10;
    sbit  TSR10_bit at RTC_TSR.B10;
    const register unsigned short int TSR11 = 11;
    sbit  TSR11_bit at RTC_TSR.B11;
    const register unsigned short int TSR12 = 12;
    sbit  TSR12_bit at RTC_TSR.B12;
    const register unsigned short int TSR13 = 13;
    sbit  TSR13_bit at RTC_TSR.B13;
    const register unsigned short int TSR14 = 14;
    sbit  TSR14_bit at RTC_TSR.B14;
    const register unsigned short int TSR15 = 15;
    sbit  TSR15_bit at RTC_TSR.B15;
    const register unsigned short int TSR16 = 16;
    sbit  TSR16_bit at RTC_TSR.B16;
    const register unsigned short int TSR17 = 17;
    sbit  TSR17_bit at RTC_TSR.B17;
    const register unsigned short int TSR18 = 18;
    sbit  TSR18_bit at RTC_TSR.B18;
    const register unsigned short int TSR19 = 19;
    sbit  TSR19_bit at RTC_TSR.B19;
    const register unsigned short int TSR20 = 20;
    sbit  TSR20_bit at RTC_TSR.B20;
    const register unsigned short int TSR21 = 21;
    sbit  TSR21_bit at RTC_TSR.B21;
    const register unsigned short int TSR22 = 22;
    sbit  TSR22_bit at RTC_TSR.B22;
    const register unsigned short int TSR23 = 23;
    sbit  TSR23_bit at RTC_TSR.B23;
    const register unsigned short int TSR24 = 24;
    sbit  TSR24_bit at RTC_TSR.B24;
    const register unsigned short int TSR25 = 25;
    sbit  TSR25_bit at RTC_TSR.B25;
    const register unsigned short int TSR26 = 26;
    sbit  TSR26_bit at RTC_TSR.B26;
    const register unsigned short int TSR27 = 27;
    sbit  TSR27_bit at RTC_TSR.B27;
    const register unsigned short int TSR28 = 28;
    sbit  TSR28_bit at RTC_TSR.B28;
    const register unsigned short int TSR29 = 29;
    sbit  TSR29_bit at RTC_TSR.B29;
    const register unsigned short int TSR30 = 30;
    sbit  TSR30_bit at RTC_TSR.B30;
    const register unsigned short int TSR31 = 31;
    sbit  TSR31_bit at RTC_TSR.B31;

sfr unsigned long   volatile RTC_TPR              absolute 0x4003D004;
    const register unsigned short int TPR0 = 0;
    sbit  TPR0_bit at RTC_TPR.B0;
    const register unsigned short int TPR1 = 1;
    sbit  TPR1_bit at RTC_TPR.B1;
    const register unsigned short int TPR2 = 2;
    sbit  TPR2_bit at RTC_TPR.B2;
    const register unsigned short int TPR3 = 3;
    sbit  TPR3_bit at RTC_TPR.B3;
    const register unsigned short int TPR4 = 4;
    sbit  TPR4_bit at RTC_TPR.B4;
    const register unsigned short int TPR5 = 5;
    sbit  TPR5_bit at RTC_TPR.B5;
    const register unsigned short int TPR6 = 6;
    sbit  TPR6_bit at RTC_TPR.B6;
    const register unsigned short int TPR7 = 7;
    sbit  TPR7_bit at RTC_TPR.B7;
    const register unsigned short int TPR8 = 8;
    sbit  TPR8_bit at RTC_TPR.B8;
    const register unsigned short int TPR9 = 9;
    sbit  TPR9_bit at RTC_TPR.B9;
    const register unsigned short int TPR10 = 10;
    sbit  TPR10_bit at RTC_TPR.B10;
    const register unsigned short int TPR11 = 11;
    sbit  TPR11_bit at RTC_TPR.B11;
    const register unsigned short int TPR12 = 12;
    sbit  TPR12_bit at RTC_TPR.B12;
    const register unsigned short int TPR13 = 13;
    sbit  TPR13_bit at RTC_TPR.B13;
    const register unsigned short int TPR14 = 14;
    sbit  TPR14_bit at RTC_TPR.B14;
    const register unsigned short int TPR15 = 15;
    sbit  TPR15_bit at RTC_TPR.B15;

sfr unsigned long   volatile RTC_TAR              absolute 0x4003D008;
    const register unsigned short int TAR0 = 0;
    sbit  TAR0_bit at RTC_TAR.B0;
    const register unsigned short int TAR1 = 1;
    sbit  TAR1_bit at RTC_TAR.B1;
    const register unsigned short int TAR2 = 2;
    sbit  TAR2_bit at RTC_TAR.B2;
    const register unsigned short int TAR3 = 3;
    sbit  TAR3_bit at RTC_TAR.B3;
    const register unsigned short int TAR4 = 4;
    sbit  TAR4_bit at RTC_TAR.B4;
    const register unsigned short int TAR5 = 5;
    sbit  TAR5_bit at RTC_TAR.B5;
    const register unsigned short int TAR6 = 6;
    sbit  TAR6_bit at RTC_TAR.B6;
    const register unsigned short int TAR7 = 7;
    sbit  TAR7_bit at RTC_TAR.B7;
    const register unsigned short int TAR8 = 8;
    sbit  TAR8_bit at RTC_TAR.B8;
    const register unsigned short int TAR9 = 9;
    sbit  TAR9_bit at RTC_TAR.B9;
    const register unsigned short int TAR10 = 10;
    sbit  TAR10_bit at RTC_TAR.B10;
    const register unsigned short int TAR11 = 11;
    sbit  TAR11_bit at RTC_TAR.B11;
    const register unsigned short int TAR12 = 12;
    sbit  TAR12_bit at RTC_TAR.B12;
    const register unsigned short int TAR13 = 13;
    sbit  TAR13_bit at RTC_TAR.B13;
    const register unsigned short int TAR14 = 14;
    sbit  TAR14_bit at RTC_TAR.B14;
    const register unsigned short int TAR15 = 15;
    sbit  TAR15_bit at RTC_TAR.B15;
    const register unsigned short int TAR16 = 16;
    sbit  TAR16_bit at RTC_TAR.B16;
    const register unsigned short int TAR17 = 17;
    sbit  TAR17_bit at RTC_TAR.B17;
    const register unsigned short int TAR18 = 18;
    sbit  TAR18_bit at RTC_TAR.B18;
    const register unsigned short int TAR19 = 19;
    sbit  TAR19_bit at RTC_TAR.B19;
    const register unsigned short int TAR20 = 20;
    sbit  TAR20_bit at RTC_TAR.B20;
    const register unsigned short int TAR21 = 21;
    sbit  TAR21_bit at RTC_TAR.B21;
    const register unsigned short int TAR22 = 22;
    sbit  TAR22_bit at RTC_TAR.B22;
    const register unsigned short int TAR23 = 23;
    sbit  TAR23_bit at RTC_TAR.B23;
    const register unsigned short int TAR24 = 24;
    sbit  TAR24_bit at RTC_TAR.B24;
    const register unsigned short int TAR25 = 25;
    sbit  TAR25_bit at RTC_TAR.B25;
    const register unsigned short int TAR26 = 26;
    sbit  TAR26_bit at RTC_TAR.B26;
    const register unsigned short int TAR27 = 27;
    sbit  TAR27_bit at RTC_TAR.B27;
    const register unsigned short int TAR28 = 28;
    sbit  TAR28_bit at RTC_TAR.B28;
    const register unsigned short int TAR29 = 29;
    sbit  TAR29_bit at RTC_TAR.B29;
    const register unsigned short int TAR30 = 30;
    sbit  TAR30_bit at RTC_TAR.B30;
    const register unsigned short int TAR31 = 31;
    sbit  TAR31_bit at RTC_TAR.B31;

sfr unsigned long   volatile RTC_TCR              absolute 0x4003D00C;
    const register unsigned short int TCR0 = 0;
    sbit  TCR0_bit at RTC_TCR.B0;
    const register unsigned short int TCR1 = 1;
    sbit  TCR1_bit at RTC_TCR.B1;
    const register unsigned short int TCR2 = 2;
    sbit  TCR2_bit at RTC_TCR.B2;
    const register unsigned short int TCR3 = 3;
    sbit  TCR3_bit at RTC_TCR.B3;
    const register unsigned short int TCR4 = 4;
    sbit  TCR4_bit at RTC_TCR.B4;
    const register unsigned short int TCR5 = 5;
    sbit  TCR5_bit at RTC_TCR.B5;
    const register unsigned short int TCR6 = 6;
    sbit  TCR6_bit at RTC_TCR.B6;
    const register unsigned short int TCR7 = 7;
    sbit  TCR7_bit at RTC_TCR.B7;
    const register unsigned short int CIR0 = 8;
    sbit  CIR0_bit at RTC_TCR.B8;
    const register unsigned short int CIR1 = 9;
    sbit  CIR1_bit at RTC_TCR.B9;
    const register unsigned short int CIR2 = 10;
    sbit  CIR2_bit at RTC_TCR.B10;
    const register unsigned short int CIR3 = 11;
    sbit  CIR3_bit at RTC_TCR.B11;
    const register unsigned short int CIR4 = 12;
    sbit  CIR4_bit at RTC_TCR.B12;
    const register unsigned short int CIR5 = 13;
    sbit  CIR5_bit at RTC_TCR.B13;
    const register unsigned short int CIR6 = 14;
    sbit  CIR6_bit at RTC_TCR.B14;
    const register unsigned short int CIR7 = 15;
    sbit  CIR7_bit at RTC_TCR.B15;
    const register unsigned short int TCV0 = 16;
    sbit  TCV0_bit at RTC_TCR.B16;
    const register unsigned short int TCV1 = 17;
    sbit  TCV1_bit at RTC_TCR.B17;
    const register unsigned short int TCV2 = 18;
    sbit  TCV2_bit at RTC_TCR.B18;
    const register unsigned short int TCV3 = 19;
    sbit  TCV3_bit at RTC_TCR.B19;
    const register unsigned short int TCV4 = 20;
    sbit  TCV4_bit at RTC_TCR.B20;
    const register unsigned short int TCV5 = 21;
    sbit  TCV5_bit at RTC_TCR.B21;
    const register unsigned short int TCV6 = 22;
    sbit  TCV6_bit at RTC_TCR.B22;
    const register unsigned short int TCV7 = 23;
    sbit  TCV7_bit at RTC_TCR.B23;
    const register unsigned short int CIC0 = 24;
    sbit  CIC0_bit at RTC_TCR.B24;
    const register unsigned short int CIC1 = 25;
    sbit  CIC1_bit at RTC_TCR.B25;
    const register unsigned short int CIC2 = 26;
    sbit  CIC2_bit at RTC_TCR.B26;
    const register unsigned short int CIC3 = 27;
    sbit  CIC3_bit at RTC_TCR.B27;
    const register unsigned short int CIC4 = 28;
    sbit  CIC4_bit at RTC_TCR.B28;
    const register unsigned short int CIC5 = 29;
    sbit  CIC5_bit at RTC_TCR.B29;
    const register unsigned short int CIC6 = 30;
    sbit  CIC6_bit at RTC_TCR.B30;
    const register unsigned short int CIC7 = 31;
    sbit  CIC7_bit at RTC_TCR.B31;

sfr unsigned long   volatile RTC_CR               absolute 0x4003D010;
    const register unsigned short int SWR = 0;
    sbit  SWR_bit at RTC_CR.B0;
    const register unsigned short int WPE = 1;
    sbit  WPE_bit at RTC_CR.B1;
    const register unsigned short int SUP = 2;
    sbit  SUP_bit at RTC_CR.B2;
    const register unsigned short int UM = 3;
    sbit  UM_bit at RTC_CR.B3;
    const register unsigned short int WPS = 4;
    sbit  WPS_bit at RTC_CR.B4;
    const register unsigned short int OSCE = 8;
    sbit  OSCE_bit at RTC_CR.B8;
    const register unsigned short int CLKO = 9;
    sbit  CLKO_bit at RTC_CR.B9;
    const register unsigned short int SC16P = 10;
    sbit  SC16P_bit at RTC_CR.B10;
    const register unsigned short int SC8P = 11;
    sbit  SC8P_bit at RTC_CR.B11;
    const register unsigned short int SC4P = 12;
    sbit  SC4P_bit at RTC_CR.B12;
    const register unsigned short int SC2P = 13;
    sbit  SC2P_bit at RTC_CR.B13;

sfr unsigned long   volatile RTC_SR               absolute 0x4003D014;
    sbit  TIF_RTC_SR_bit at RTC_SR.B0;
    sbit  TOF_RTC_SR_bit at RTC_SR.B1;
    const register unsigned short int TAF = 2;
    sbit  TAF_bit at RTC_SR.B2;
    const register unsigned short int TCE = 4;
    sbit  TCE_bit at RTC_SR.B4;

sfr unsigned long   volatile RTC_LR               absolute 0x4003D018;
    const register unsigned short int TCL = 3;
    sbit  TCL_bit at RTC_LR.B3;
    const register unsigned short int CRL = 4;
    sbit  CRL_bit at RTC_LR.B4;
    const register unsigned short int SRL = 5;
    sbit  SRL_bit at RTC_LR.B5;
    const register unsigned short int LRL = 6;
    sbit  LRL_bit at RTC_LR.B6;

sfr unsigned long   volatile RTC_IER              absolute 0x4003D01C;
    const register unsigned short int TIIE = 0;
    sbit  TIIE_bit at RTC_IER.B0;
    sbit  TOIE_RTC_IER_bit at RTC_IER.B1;
    const register unsigned short int TAIE = 2;
    sbit  TAIE_bit at RTC_IER.B2;
    const register unsigned short int TSIE = 4;
    sbit  TSIE_bit at RTC_IER.B4;
    const register unsigned short int WPON = 7;
    sbit  WPON_bit at RTC_IER.B7;

sfr unsigned long   volatile RTC_WAR              absolute 0x4003D800;
    const register unsigned short int TSRW = 0;
    sbit  TSRW_bit at RTC_WAR.B0;
    const register unsigned short int TPRW = 1;
    sbit  TPRW_bit at RTC_WAR.B1;
    const register unsigned short int TARW = 2;
    sbit  TARW_bit at RTC_WAR.B2;
    const register unsigned short int TCRW = 3;
    sbit  TCRW_bit at RTC_WAR.B3;
    const register unsigned short int CRW = 4;
    sbit  CRW_bit at RTC_WAR.B4;
    const register unsigned short int SRW = 5;
    sbit  SRW_bit at RTC_WAR.B5;
    const register unsigned short int LRW = 6;
    sbit  LRW_bit at RTC_WAR.B6;
    const register unsigned short int IERW = 7;
    sbit  IERW_bit at RTC_WAR.B7;

sfr unsigned long   volatile RTC_RAR              absolute 0x4003D804;
    const register unsigned short int TSRR = 0;
    sbit  TSRR_bit at RTC_RAR.B0;
    const register unsigned short int TPRR = 1;
    sbit  TPRR_bit at RTC_RAR.B1;
    const register unsigned short int TARR = 2;
    sbit  TARR_bit at RTC_RAR.B2;
    const register unsigned short int TCRR = 3;
    sbit  TCRR_bit at RTC_RAR.B3;
    const register unsigned short int CRR = 4;
    sbit  CRR_bit at RTC_RAR.B4;
    const register unsigned short int SRR = 5;
    sbit  SRR_bit at RTC_RAR.B5;
    const register unsigned short int LRR = 6;
    sbit  LRR_bit at RTC_RAR.B6;
    const register unsigned short int IERR = 7;
    sbit  IERR_bit at RTC_RAR.B7;

sfr unsigned long   volatile RFVBAT_REG0          absolute 0x4003E000;
    sbit  LL0_RFVBAT_REG0_bit at RFVBAT_REG0.B0;
    sbit  LL1_RFVBAT_REG0_bit at RFVBAT_REG0.B1;
    sbit  LL2_RFVBAT_REG0_bit at RFVBAT_REG0.B2;
    sbit  LL3_RFVBAT_REG0_bit at RFVBAT_REG0.B3;
    sbit  LL4_RFVBAT_REG0_bit at RFVBAT_REG0.B4;
    sbit  LL5_RFVBAT_REG0_bit at RFVBAT_REG0.B5;
    sbit  LL6_RFVBAT_REG0_bit at RFVBAT_REG0.B6;
    sbit  LL7_RFVBAT_REG0_bit at RFVBAT_REG0.B7;
    const register unsigned short int LH0 = 8;
    sbit  LH0_bit at RFVBAT_REG0.B8;
    const register unsigned short int LH1 = 9;
    sbit  LH1_bit at RFVBAT_REG0.B9;
    const register unsigned short int LH2 = 10;
    sbit  LH2_bit at RFVBAT_REG0.B10;
    const register unsigned short int LH3 = 11;
    sbit  LH3_bit at RFVBAT_REG0.B11;
    const register unsigned short int LH4 = 12;
    sbit  LH4_bit at RFVBAT_REG0.B12;
    const register unsigned short int LH5 = 13;
    sbit  LH5_bit at RFVBAT_REG0.B13;
    const register unsigned short int LH6 = 14;
    sbit  LH6_bit at RFVBAT_REG0.B14;
    const register unsigned short int LH7 = 15;
    sbit  LH7_bit at RFVBAT_REG0.B15;
    sbit  HL0_RFVBAT_REG0_bit at RFVBAT_REG0.B16;
    sbit  HL1_RFVBAT_REG0_bit at RFVBAT_REG0.B17;
    sbit  HL2_RFVBAT_REG0_bit at RFVBAT_REG0.B18;
    sbit  HL3_RFVBAT_REG0_bit at RFVBAT_REG0.B19;
    sbit  HL4_RFVBAT_REG0_bit at RFVBAT_REG0.B20;
    sbit  HL5_RFVBAT_REG0_bit at RFVBAT_REG0.B21;
    sbit  HL6_RFVBAT_REG0_bit at RFVBAT_REG0.B22;
    sbit  HL7_RFVBAT_REG0_bit at RFVBAT_REG0.B23;
    const register unsigned short int HH0 = 24;
    sbit  HH0_bit at RFVBAT_REG0.B24;
    const register unsigned short int HH1 = 25;
    sbit  HH1_bit at RFVBAT_REG0.B25;
    const register unsigned short int HH2 = 26;
    sbit  HH2_bit at RFVBAT_REG0.B26;
    const register unsigned short int HH3 = 27;
    sbit  HH3_bit at RFVBAT_REG0.B27;
    const register unsigned short int HH4 = 28;
    sbit  HH4_bit at RFVBAT_REG0.B28;
    const register unsigned short int HH5 = 29;
    sbit  HH5_bit at RFVBAT_REG0.B29;
    const register unsigned short int HH6 = 30;
    sbit  HH6_bit at RFVBAT_REG0.B30;
    const register unsigned short int HH7 = 31;
    sbit  HH7_bit at RFVBAT_REG0.B31;

sfr unsigned long   volatile RFVBAT_REG1          absolute 0x4003E004;
    sbit  LL0_RFVBAT_REG1_bit at RFVBAT_REG1.B0;
    sbit  LL1_RFVBAT_REG1_bit at RFVBAT_REG1.B1;
    sbit  LL2_RFVBAT_REG1_bit at RFVBAT_REG1.B2;
    sbit  LL3_RFVBAT_REG1_bit at RFVBAT_REG1.B3;
    sbit  LL4_RFVBAT_REG1_bit at RFVBAT_REG1.B4;
    sbit  LL5_RFVBAT_REG1_bit at RFVBAT_REG1.B5;
    sbit  LL6_RFVBAT_REG1_bit at RFVBAT_REG1.B6;
    sbit  LL7_RFVBAT_REG1_bit at RFVBAT_REG1.B7;
    sbit  LH0_RFVBAT_REG1_bit at RFVBAT_REG1.B8;
    sbit  LH1_RFVBAT_REG1_bit at RFVBAT_REG1.B9;
    sbit  LH2_RFVBAT_REG1_bit at RFVBAT_REG1.B10;
    sbit  LH3_RFVBAT_REG1_bit at RFVBAT_REG1.B11;
    sbit  LH4_RFVBAT_REG1_bit at RFVBAT_REG1.B12;
    sbit  LH5_RFVBAT_REG1_bit at RFVBAT_REG1.B13;
    sbit  LH6_RFVBAT_REG1_bit at RFVBAT_REG1.B14;
    sbit  LH7_RFVBAT_REG1_bit at RFVBAT_REG1.B15;
    sbit  HL0_RFVBAT_REG1_bit at RFVBAT_REG1.B16;
    sbit  HL1_RFVBAT_REG1_bit at RFVBAT_REG1.B17;
    sbit  HL2_RFVBAT_REG1_bit at RFVBAT_REG1.B18;
    sbit  HL3_RFVBAT_REG1_bit at RFVBAT_REG1.B19;
    sbit  HL4_RFVBAT_REG1_bit at RFVBAT_REG1.B20;
    sbit  HL5_RFVBAT_REG1_bit at RFVBAT_REG1.B21;
    sbit  HL6_RFVBAT_REG1_bit at RFVBAT_REG1.B22;
    sbit  HL7_RFVBAT_REG1_bit at RFVBAT_REG1.B23;
    sbit  HH0_RFVBAT_REG1_bit at RFVBAT_REG1.B24;
    sbit  HH1_RFVBAT_REG1_bit at RFVBAT_REG1.B25;
    sbit  HH2_RFVBAT_REG1_bit at RFVBAT_REG1.B26;
    sbit  HH3_RFVBAT_REG1_bit at RFVBAT_REG1.B27;
    sbit  HH4_RFVBAT_REG1_bit at RFVBAT_REG1.B28;
    sbit  HH5_RFVBAT_REG1_bit at RFVBAT_REG1.B29;
    sbit  HH6_RFVBAT_REG1_bit at RFVBAT_REG1.B30;
    sbit  HH7_RFVBAT_REG1_bit at RFVBAT_REG1.B31;

sfr unsigned long   volatile RFVBAT_REG2          absolute 0x4003E008;
    sbit  LL0_RFVBAT_REG2_bit at RFVBAT_REG2.B0;
    sbit  LL1_RFVBAT_REG2_bit at RFVBAT_REG2.B1;
    sbit  LL2_RFVBAT_REG2_bit at RFVBAT_REG2.B2;
    sbit  LL3_RFVBAT_REG2_bit at RFVBAT_REG2.B3;
    sbit  LL4_RFVBAT_REG2_bit at RFVBAT_REG2.B4;
    sbit  LL5_RFVBAT_REG2_bit at RFVBAT_REG2.B5;
    sbit  LL6_RFVBAT_REG2_bit at RFVBAT_REG2.B6;
    sbit  LL7_RFVBAT_REG2_bit at RFVBAT_REG2.B7;
    sbit  LH0_RFVBAT_REG2_bit at RFVBAT_REG2.B8;
    sbit  LH1_RFVBAT_REG2_bit at RFVBAT_REG2.B9;
    sbit  LH2_RFVBAT_REG2_bit at RFVBAT_REG2.B10;
    sbit  LH3_RFVBAT_REG2_bit at RFVBAT_REG2.B11;
    sbit  LH4_RFVBAT_REG2_bit at RFVBAT_REG2.B12;
    sbit  LH5_RFVBAT_REG2_bit at RFVBAT_REG2.B13;
    sbit  LH6_RFVBAT_REG2_bit at RFVBAT_REG2.B14;
    sbit  LH7_RFVBAT_REG2_bit at RFVBAT_REG2.B15;
    sbit  HL0_RFVBAT_REG2_bit at RFVBAT_REG2.B16;
    sbit  HL1_RFVBAT_REG2_bit at RFVBAT_REG2.B17;
    sbit  HL2_RFVBAT_REG2_bit at RFVBAT_REG2.B18;
    sbit  HL3_RFVBAT_REG2_bit at RFVBAT_REG2.B19;
    sbit  HL4_RFVBAT_REG2_bit at RFVBAT_REG2.B20;
    sbit  HL5_RFVBAT_REG2_bit at RFVBAT_REG2.B21;
    sbit  HL6_RFVBAT_REG2_bit at RFVBAT_REG2.B22;
    sbit  HL7_RFVBAT_REG2_bit at RFVBAT_REG2.B23;
    sbit  HH0_RFVBAT_REG2_bit at RFVBAT_REG2.B24;
    sbit  HH1_RFVBAT_REG2_bit at RFVBAT_REG2.B25;
    sbit  HH2_RFVBAT_REG2_bit at RFVBAT_REG2.B26;
    sbit  HH3_RFVBAT_REG2_bit at RFVBAT_REG2.B27;
    sbit  HH4_RFVBAT_REG2_bit at RFVBAT_REG2.B28;
    sbit  HH5_RFVBAT_REG2_bit at RFVBAT_REG2.B29;
    sbit  HH6_RFVBAT_REG2_bit at RFVBAT_REG2.B30;
    sbit  HH7_RFVBAT_REG2_bit at RFVBAT_REG2.B31;

sfr unsigned long   volatile RFVBAT_REG3          absolute 0x4003E00C;
    sbit  LL0_RFVBAT_REG3_bit at RFVBAT_REG3.B0;
    sbit  LL1_RFVBAT_REG3_bit at RFVBAT_REG3.B1;
    sbit  LL2_RFVBAT_REG3_bit at RFVBAT_REG3.B2;
    sbit  LL3_RFVBAT_REG3_bit at RFVBAT_REG3.B3;
    sbit  LL4_RFVBAT_REG3_bit at RFVBAT_REG3.B4;
    sbit  LL5_RFVBAT_REG3_bit at RFVBAT_REG3.B5;
    sbit  LL6_RFVBAT_REG3_bit at RFVBAT_REG3.B6;
    sbit  LL7_RFVBAT_REG3_bit at RFVBAT_REG3.B7;
    sbit  LH0_RFVBAT_REG3_bit at RFVBAT_REG3.B8;
    sbit  LH1_RFVBAT_REG3_bit at RFVBAT_REG3.B9;
    sbit  LH2_RFVBAT_REG3_bit at RFVBAT_REG3.B10;
    sbit  LH3_RFVBAT_REG3_bit at RFVBAT_REG3.B11;
    sbit  LH4_RFVBAT_REG3_bit at RFVBAT_REG3.B12;
    sbit  LH5_RFVBAT_REG3_bit at RFVBAT_REG3.B13;
    sbit  LH6_RFVBAT_REG3_bit at RFVBAT_REG3.B14;
    sbit  LH7_RFVBAT_REG3_bit at RFVBAT_REG3.B15;
    sbit  HL0_RFVBAT_REG3_bit at RFVBAT_REG3.B16;
    sbit  HL1_RFVBAT_REG3_bit at RFVBAT_REG3.B17;
    sbit  HL2_RFVBAT_REG3_bit at RFVBAT_REG3.B18;
    sbit  HL3_RFVBAT_REG3_bit at RFVBAT_REG3.B19;
    sbit  HL4_RFVBAT_REG3_bit at RFVBAT_REG3.B20;
    sbit  HL5_RFVBAT_REG3_bit at RFVBAT_REG3.B21;
    sbit  HL6_RFVBAT_REG3_bit at RFVBAT_REG3.B22;
    sbit  HL7_RFVBAT_REG3_bit at RFVBAT_REG3.B23;
    sbit  HH0_RFVBAT_REG3_bit at RFVBAT_REG3.B24;
    sbit  HH1_RFVBAT_REG3_bit at RFVBAT_REG3.B25;
    sbit  HH2_RFVBAT_REG3_bit at RFVBAT_REG3.B26;
    sbit  HH3_RFVBAT_REG3_bit at RFVBAT_REG3.B27;
    sbit  HH4_RFVBAT_REG3_bit at RFVBAT_REG3.B28;
    sbit  HH5_RFVBAT_REG3_bit at RFVBAT_REG3.B29;
    sbit  HH6_RFVBAT_REG3_bit at RFVBAT_REG3.B30;
    sbit  HH7_RFVBAT_REG3_bit at RFVBAT_REG3.B31;

sfr unsigned long   volatile RFVBAT_REG4          absolute 0x4003E010;
    sbit  LL0_RFVBAT_REG4_bit at RFVBAT_REG4.B0;
    sbit  LL1_RFVBAT_REG4_bit at RFVBAT_REG4.B1;
    sbit  LL2_RFVBAT_REG4_bit at RFVBAT_REG4.B2;
    sbit  LL3_RFVBAT_REG4_bit at RFVBAT_REG4.B3;
    sbit  LL4_RFVBAT_REG4_bit at RFVBAT_REG4.B4;
    sbit  LL5_RFVBAT_REG4_bit at RFVBAT_REG4.B5;
    sbit  LL6_RFVBAT_REG4_bit at RFVBAT_REG4.B6;
    sbit  LL7_RFVBAT_REG4_bit at RFVBAT_REG4.B7;
    sbit  LH0_RFVBAT_REG4_bit at RFVBAT_REG4.B8;
    sbit  LH1_RFVBAT_REG4_bit at RFVBAT_REG4.B9;
    sbit  LH2_RFVBAT_REG4_bit at RFVBAT_REG4.B10;
    sbit  LH3_RFVBAT_REG4_bit at RFVBAT_REG4.B11;
    sbit  LH4_RFVBAT_REG4_bit at RFVBAT_REG4.B12;
    sbit  LH5_RFVBAT_REG4_bit at RFVBAT_REG4.B13;
    sbit  LH6_RFVBAT_REG4_bit at RFVBAT_REG4.B14;
    sbit  LH7_RFVBAT_REG4_bit at RFVBAT_REG4.B15;
    sbit  HL0_RFVBAT_REG4_bit at RFVBAT_REG4.B16;
    sbit  HL1_RFVBAT_REG4_bit at RFVBAT_REG4.B17;
    sbit  HL2_RFVBAT_REG4_bit at RFVBAT_REG4.B18;
    sbit  HL3_RFVBAT_REG4_bit at RFVBAT_REG4.B19;
    sbit  HL4_RFVBAT_REG4_bit at RFVBAT_REG4.B20;
    sbit  HL5_RFVBAT_REG4_bit at RFVBAT_REG4.B21;
    sbit  HL6_RFVBAT_REG4_bit at RFVBAT_REG4.B22;
    sbit  HL7_RFVBAT_REG4_bit at RFVBAT_REG4.B23;
    sbit  HH0_RFVBAT_REG4_bit at RFVBAT_REG4.B24;
    sbit  HH1_RFVBAT_REG4_bit at RFVBAT_REG4.B25;
    sbit  HH2_RFVBAT_REG4_bit at RFVBAT_REG4.B26;
    sbit  HH3_RFVBAT_REG4_bit at RFVBAT_REG4.B27;
    sbit  HH4_RFVBAT_REG4_bit at RFVBAT_REG4.B28;
    sbit  HH5_RFVBAT_REG4_bit at RFVBAT_REG4.B29;
    sbit  HH6_RFVBAT_REG4_bit at RFVBAT_REG4.B30;
    sbit  HH7_RFVBAT_REG4_bit at RFVBAT_REG4.B31;

sfr unsigned long   volatile RFVBAT_REG5          absolute 0x4003E014;
    sbit  LL0_RFVBAT_REG5_bit at RFVBAT_REG5.B0;
    sbit  LL1_RFVBAT_REG5_bit at RFVBAT_REG5.B1;
    sbit  LL2_RFVBAT_REG5_bit at RFVBAT_REG5.B2;
    sbit  LL3_RFVBAT_REG5_bit at RFVBAT_REG5.B3;
    sbit  LL4_RFVBAT_REG5_bit at RFVBAT_REG5.B4;
    sbit  LL5_RFVBAT_REG5_bit at RFVBAT_REG5.B5;
    sbit  LL6_RFVBAT_REG5_bit at RFVBAT_REG5.B6;
    sbit  LL7_RFVBAT_REG5_bit at RFVBAT_REG5.B7;
    sbit  LH0_RFVBAT_REG5_bit at RFVBAT_REG5.B8;
    sbit  LH1_RFVBAT_REG5_bit at RFVBAT_REG5.B9;
    sbit  LH2_RFVBAT_REG5_bit at RFVBAT_REG5.B10;
    sbit  LH3_RFVBAT_REG5_bit at RFVBAT_REG5.B11;
    sbit  LH4_RFVBAT_REG5_bit at RFVBAT_REG5.B12;
    sbit  LH5_RFVBAT_REG5_bit at RFVBAT_REG5.B13;
    sbit  LH6_RFVBAT_REG5_bit at RFVBAT_REG5.B14;
    sbit  LH7_RFVBAT_REG5_bit at RFVBAT_REG5.B15;
    sbit  HL0_RFVBAT_REG5_bit at RFVBAT_REG5.B16;
    sbit  HL1_RFVBAT_REG5_bit at RFVBAT_REG5.B17;
    sbit  HL2_RFVBAT_REG5_bit at RFVBAT_REG5.B18;
    sbit  HL3_RFVBAT_REG5_bit at RFVBAT_REG5.B19;
    sbit  HL4_RFVBAT_REG5_bit at RFVBAT_REG5.B20;
    sbit  HL5_RFVBAT_REG5_bit at RFVBAT_REG5.B21;
    sbit  HL6_RFVBAT_REG5_bit at RFVBAT_REG5.B22;
    sbit  HL7_RFVBAT_REG5_bit at RFVBAT_REG5.B23;
    sbit  HH0_RFVBAT_REG5_bit at RFVBAT_REG5.B24;
    sbit  HH1_RFVBAT_REG5_bit at RFVBAT_REG5.B25;
    sbit  HH2_RFVBAT_REG5_bit at RFVBAT_REG5.B26;
    sbit  HH3_RFVBAT_REG5_bit at RFVBAT_REG5.B27;
    sbit  HH4_RFVBAT_REG5_bit at RFVBAT_REG5.B28;
    sbit  HH5_RFVBAT_REG5_bit at RFVBAT_REG5.B29;
    sbit  HH6_RFVBAT_REG5_bit at RFVBAT_REG5.B30;
    sbit  HH7_RFVBAT_REG5_bit at RFVBAT_REG5.B31;

sfr unsigned long   volatile RFVBAT_REG6          absolute 0x4003E018;
    sbit  LL0_RFVBAT_REG6_bit at RFVBAT_REG6.B0;
    sbit  LL1_RFVBAT_REG6_bit at RFVBAT_REG6.B1;
    sbit  LL2_RFVBAT_REG6_bit at RFVBAT_REG6.B2;
    sbit  LL3_RFVBAT_REG6_bit at RFVBAT_REG6.B3;
    sbit  LL4_RFVBAT_REG6_bit at RFVBAT_REG6.B4;
    sbit  LL5_RFVBAT_REG6_bit at RFVBAT_REG6.B5;
    sbit  LL6_RFVBAT_REG6_bit at RFVBAT_REG6.B6;
    sbit  LL7_RFVBAT_REG6_bit at RFVBAT_REG6.B7;
    sbit  LH0_RFVBAT_REG6_bit at RFVBAT_REG6.B8;
    sbit  LH1_RFVBAT_REG6_bit at RFVBAT_REG6.B9;
    sbit  LH2_RFVBAT_REG6_bit at RFVBAT_REG6.B10;
    sbit  LH3_RFVBAT_REG6_bit at RFVBAT_REG6.B11;
    sbit  LH4_RFVBAT_REG6_bit at RFVBAT_REG6.B12;
    sbit  LH5_RFVBAT_REG6_bit at RFVBAT_REG6.B13;
    sbit  LH6_RFVBAT_REG6_bit at RFVBAT_REG6.B14;
    sbit  LH7_RFVBAT_REG6_bit at RFVBAT_REG6.B15;
    sbit  HL0_RFVBAT_REG6_bit at RFVBAT_REG6.B16;
    sbit  HL1_RFVBAT_REG6_bit at RFVBAT_REG6.B17;
    sbit  HL2_RFVBAT_REG6_bit at RFVBAT_REG6.B18;
    sbit  HL3_RFVBAT_REG6_bit at RFVBAT_REG6.B19;
    sbit  HL4_RFVBAT_REG6_bit at RFVBAT_REG6.B20;
    sbit  HL5_RFVBAT_REG6_bit at RFVBAT_REG6.B21;
    sbit  HL6_RFVBAT_REG6_bit at RFVBAT_REG6.B22;
    sbit  HL7_RFVBAT_REG6_bit at RFVBAT_REG6.B23;
    sbit  HH0_RFVBAT_REG6_bit at RFVBAT_REG6.B24;
    sbit  HH1_RFVBAT_REG6_bit at RFVBAT_REG6.B25;
    sbit  HH2_RFVBAT_REG6_bit at RFVBAT_REG6.B26;
    sbit  HH3_RFVBAT_REG6_bit at RFVBAT_REG6.B27;
    sbit  HH4_RFVBAT_REG6_bit at RFVBAT_REG6.B28;
    sbit  HH5_RFVBAT_REG6_bit at RFVBAT_REG6.B29;
    sbit  HH6_RFVBAT_REG6_bit at RFVBAT_REG6.B30;
    sbit  HH7_RFVBAT_REG6_bit at RFVBAT_REG6.B31;

sfr unsigned long   volatile RFVBAT_REG7          absolute 0x4003E01C;
    sbit  LL0_RFVBAT_REG7_bit at RFVBAT_REG7.B0;
    sbit  LL1_RFVBAT_REG7_bit at RFVBAT_REG7.B1;
    sbit  LL2_RFVBAT_REG7_bit at RFVBAT_REG7.B2;
    sbit  LL3_RFVBAT_REG7_bit at RFVBAT_REG7.B3;
    sbit  LL4_RFVBAT_REG7_bit at RFVBAT_REG7.B4;
    sbit  LL5_RFVBAT_REG7_bit at RFVBAT_REG7.B5;
    sbit  LL6_RFVBAT_REG7_bit at RFVBAT_REG7.B6;
    sbit  LL7_RFVBAT_REG7_bit at RFVBAT_REG7.B7;
    sbit  LH0_RFVBAT_REG7_bit at RFVBAT_REG7.B8;
    sbit  LH1_RFVBAT_REG7_bit at RFVBAT_REG7.B9;
    sbit  LH2_RFVBAT_REG7_bit at RFVBAT_REG7.B10;
    sbit  LH3_RFVBAT_REG7_bit at RFVBAT_REG7.B11;
    sbit  LH4_RFVBAT_REG7_bit at RFVBAT_REG7.B12;
    sbit  LH5_RFVBAT_REG7_bit at RFVBAT_REG7.B13;
    sbit  LH6_RFVBAT_REG7_bit at RFVBAT_REG7.B14;
    sbit  LH7_RFVBAT_REG7_bit at RFVBAT_REG7.B15;
    sbit  HL0_RFVBAT_REG7_bit at RFVBAT_REG7.B16;
    sbit  HL1_RFVBAT_REG7_bit at RFVBAT_REG7.B17;
    sbit  HL2_RFVBAT_REG7_bit at RFVBAT_REG7.B18;
    sbit  HL3_RFVBAT_REG7_bit at RFVBAT_REG7.B19;
    sbit  HL4_RFVBAT_REG7_bit at RFVBAT_REG7.B20;
    sbit  HL5_RFVBAT_REG7_bit at RFVBAT_REG7.B21;
    sbit  HL6_RFVBAT_REG7_bit at RFVBAT_REG7.B22;
    sbit  HL7_RFVBAT_REG7_bit at RFVBAT_REG7.B23;
    sbit  HH0_RFVBAT_REG7_bit at RFVBAT_REG7.B24;
    sbit  HH1_RFVBAT_REG7_bit at RFVBAT_REG7.B25;
    sbit  HH2_RFVBAT_REG7_bit at RFVBAT_REG7.B26;
    sbit  HH3_RFVBAT_REG7_bit at RFVBAT_REG7.B27;
    sbit  HH4_RFVBAT_REG7_bit at RFVBAT_REG7.B28;
    sbit  HH5_RFVBAT_REG7_bit at RFVBAT_REG7.B29;
    sbit  HH6_RFVBAT_REG7_bit at RFVBAT_REG7.B30;
    sbit  HH7_RFVBAT_REG7_bit at RFVBAT_REG7.B31;

sfr unsigned long   volatile LPTMR0_CSR           absolute 0x40040000;
    sbit  TEN_LPTMR0_CSR_bit at LPTMR0_CSR.B0;
    const register unsigned short int TMS = 1;
    sbit  TMS_bit at LPTMR0_CSR.B1;
    const register unsigned short int TFC = 2;
    sbit  TFC_bit at LPTMR0_CSR.B2;
    const register unsigned short int TPP = 3;
    sbit  TPP_bit at LPTMR0_CSR.B3;
    const register unsigned short int TPS0 = 4;
    sbit  TPS0_bit at LPTMR0_CSR.B4;
    const register unsigned short int TPS1 = 5;
    sbit  TPS1_bit at LPTMR0_CSR.B5;
    sbit  TIE_LPTMR0_CSR_bit at LPTMR0_CSR.B6;
    sbit  TCF_LPTMR0_CSR_bit at LPTMR0_CSR.B7;

sfr unsigned long   volatile LPTMR0_PSR           absolute 0x40040004;
    sbit  PCS0_LPTMR0_PSR_bit at LPTMR0_PSR.B0;
    sbit  PCS1_LPTMR0_PSR_bit at LPTMR0_PSR.B1;
    const register unsigned short int PBYP = 2;
    sbit  PBYP_bit at LPTMR0_PSR.B2;
    const register unsigned short int PRESCALE0 = 3;
    sbit  PRESCALE0_bit at LPTMR0_PSR.B3;
    const register unsigned short int PRESCALE1 = 4;
    sbit  PRESCALE1_bit at LPTMR0_PSR.B4;
    const register unsigned short int PRESCALE2 = 5;
    sbit  PRESCALE2_bit at LPTMR0_PSR.B5;
    const register unsigned short int PRESCALE3 = 6;
    sbit  PRESCALE3_bit at LPTMR0_PSR.B6;

sfr unsigned long   volatile LPTMR0_CMR           absolute 0x40040008;
    const register unsigned short int COMPARE0 = 0;
    sbit  COMPARE0_bit at LPTMR0_CMR.B0;
    const register unsigned short int COMPARE1 = 1;
    sbit  COMPARE1_bit at LPTMR0_CMR.B1;
    const register unsigned short int COMPARE2 = 2;
    sbit  COMPARE2_bit at LPTMR0_CMR.B2;
    const register unsigned short int COMPARE3 = 3;
    sbit  COMPARE3_bit at LPTMR0_CMR.B3;
    const register unsigned short int COMPARE4 = 4;
    sbit  COMPARE4_bit at LPTMR0_CMR.B4;
    const register unsigned short int COMPARE5 = 5;
    sbit  COMPARE5_bit at LPTMR0_CMR.B5;
    const register unsigned short int COMPARE6 = 6;
    sbit  COMPARE6_bit at LPTMR0_CMR.B6;
    const register unsigned short int COMPARE7 = 7;
    sbit  COMPARE7_bit at LPTMR0_CMR.B7;
    const register unsigned short int COMPARE8 = 8;
    sbit  COMPARE8_bit at LPTMR0_CMR.B8;
    const register unsigned short int COMPARE9 = 9;
    sbit  COMPARE9_bit at LPTMR0_CMR.B9;
    const register unsigned short int COMPARE10 = 10;
    sbit  COMPARE10_bit at LPTMR0_CMR.B10;
    const register unsigned short int COMPARE11 = 11;
    sbit  COMPARE11_bit at LPTMR0_CMR.B11;
    const register unsigned short int COMPARE12 = 12;
    sbit  COMPARE12_bit at LPTMR0_CMR.B12;
    const register unsigned short int COMPARE13 = 13;
    sbit  COMPARE13_bit at LPTMR0_CMR.B13;
    const register unsigned short int COMPARE14 = 14;
    sbit  COMPARE14_bit at LPTMR0_CMR.B14;
    const register unsigned short int COMPARE15 = 15;
    sbit  COMPARE15_bit at LPTMR0_CMR.B15;

sfr unsigned long   volatile LPTMR0_CNR           absolute 0x4004000C;
    const register unsigned short int COUNTER0 = 0;
    sbit  COUNTER0_bit at LPTMR0_CNR.B0;
    const register unsigned short int COUNTER1 = 1;
    sbit  COUNTER1_bit at LPTMR0_CNR.B1;
    const register unsigned short int COUNTER2 = 2;
    sbit  COUNTER2_bit at LPTMR0_CNR.B2;
    const register unsigned short int COUNTER3 = 3;
    sbit  COUNTER3_bit at LPTMR0_CNR.B3;
    const register unsigned short int COUNTER4 = 4;
    sbit  COUNTER4_bit at LPTMR0_CNR.B4;
    const register unsigned short int COUNTER5 = 5;
    sbit  COUNTER5_bit at LPTMR0_CNR.B5;
    const register unsigned short int COUNTER6 = 6;
    sbit  COUNTER6_bit at LPTMR0_CNR.B6;
    const register unsigned short int COUNTER7 = 7;
    sbit  COUNTER7_bit at LPTMR0_CNR.B7;
    const register unsigned short int COUNTER8 = 8;
    sbit  COUNTER8_bit at LPTMR0_CNR.B8;
    const register unsigned short int COUNTER9 = 9;
    sbit  COUNTER9_bit at LPTMR0_CNR.B9;
    const register unsigned short int COUNTER10 = 10;
    sbit  COUNTER10_bit at LPTMR0_CNR.B10;
    const register unsigned short int COUNTER11 = 11;
    sbit  COUNTER11_bit at LPTMR0_CNR.B11;
    const register unsigned short int COUNTER12 = 12;
    sbit  COUNTER12_bit at LPTMR0_CNR.B12;
    const register unsigned short int COUNTER13 = 13;
    sbit  COUNTER13_bit at LPTMR0_CNR.B13;
    const register unsigned short int COUNTER14 = 14;
    sbit  COUNTER14_bit at LPTMR0_CNR.B14;
    const register unsigned short int COUNTER15 = 15;
    sbit  COUNTER15_bit at LPTMR0_CNR.B15;

sfr unsigned long   volatile LPTMR1_CSR           absolute 0x40044000;
    sbit  TEN_LPTMR1_CSR_bit at LPTMR1_CSR.B0;
    sbit  TMS_LPTMR1_CSR_bit at LPTMR1_CSR.B1;
    sbit  TFC_LPTMR1_CSR_bit at LPTMR1_CSR.B2;
    sbit  TPP_LPTMR1_CSR_bit at LPTMR1_CSR.B3;
    sbit  TPS0_LPTMR1_CSR_bit at LPTMR1_CSR.B4;
    sbit  TPS1_LPTMR1_CSR_bit at LPTMR1_CSR.B5;
    sbit  TIE_LPTMR1_CSR_bit at LPTMR1_CSR.B6;
    sbit  TCF_LPTMR1_CSR_bit at LPTMR1_CSR.B7;

sfr unsigned long   volatile LPTMR1_PSR           absolute 0x40044004;
    sbit  PCS0_LPTMR1_PSR_bit at LPTMR1_PSR.B0;
    sbit  PCS1_LPTMR1_PSR_bit at LPTMR1_PSR.B1;
    sbit  PBYP_LPTMR1_PSR_bit at LPTMR1_PSR.B2;
    sbit  PRESCALE0_LPTMR1_PSR_bit at LPTMR1_PSR.B3;
    sbit  PRESCALE1_LPTMR1_PSR_bit at LPTMR1_PSR.B4;
    sbit  PRESCALE2_LPTMR1_PSR_bit at LPTMR1_PSR.B5;
    sbit  PRESCALE3_LPTMR1_PSR_bit at LPTMR1_PSR.B6;

sfr unsigned long   volatile LPTMR1_CMR           absolute 0x40044008;
    sbit  COMPARE0_LPTMR1_CMR_bit at LPTMR1_CMR.B0;
    sbit  COMPARE1_LPTMR1_CMR_bit at LPTMR1_CMR.B1;
    sbit  COMPARE2_LPTMR1_CMR_bit at LPTMR1_CMR.B2;
    sbit  COMPARE3_LPTMR1_CMR_bit at LPTMR1_CMR.B3;
    sbit  COMPARE4_LPTMR1_CMR_bit at LPTMR1_CMR.B4;
    sbit  COMPARE5_LPTMR1_CMR_bit at LPTMR1_CMR.B5;
    sbit  COMPARE6_LPTMR1_CMR_bit at LPTMR1_CMR.B6;
    sbit  COMPARE7_LPTMR1_CMR_bit at LPTMR1_CMR.B7;
    sbit  COMPARE8_LPTMR1_CMR_bit at LPTMR1_CMR.B8;
    sbit  COMPARE9_LPTMR1_CMR_bit at LPTMR1_CMR.B9;
    sbit  COMPARE10_LPTMR1_CMR_bit at LPTMR1_CMR.B10;
    sbit  COMPARE11_LPTMR1_CMR_bit at LPTMR1_CMR.B11;
    sbit  COMPARE12_LPTMR1_CMR_bit at LPTMR1_CMR.B12;
    sbit  COMPARE13_LPTMR1_CMR_bit at LPTMR1_CMR.B13;
    sbit  COMPARE14_LPTMR1_CMR_bit at LPTMR1_CMR.B14;
    sbit  COMPARE15_LPTMR1_CMR_bit at LPTMR1_CMR.B15;

sfr unsigned long   volatile LPTMR1_CNR           absolute 0x4004400C;
    sbit  COUNTER0_LPTMR1_CNR_bit at LPTMR1_CNR.B0;
    sbit  COUNTER1_LPTMR1_CNR_bit at LPTMR1_CNR.B1;
    sbit  COUNTER2_LPTMR1_CNR_bit at LPTMR1_CNR.B2;
    sbit  COUNTER3_LPTMR1_CNR_bit at LPTMR1_CNR.B3;
    sbit  COUNTER4_LPTMR1_CNR_bit at LPTMR1_CNR.B4;
    sbit  COUNTER5_LPTMR1_CNR_bit at LPTMR1_CNR.B5;
    sbit  COUNTER6_LPTMR1_CNR_bit at LPTMR1_CNR.B6;
    sbit  COUNTER7_LPTMR1_CNR_bit at LPTMR1_CNR.B7;
    sbit  COUNTER8_LPTMR1_CNR_bit at LPTMR1_CNR.B8;
    sbit  COUNTER9_LPTMR1_CNR_bit at LPTMR1_CNR.B9;
    sbit  COUNTER10_LPTMR1_CNR_bit at LPTMR1_CNR.B10;
    sbit  COUNTER11_LPTMR1_CNR_bit at LPTMR1_CNR.B11;
    sbit  COUNTER12_LPTMR1_CNR_bit at LPTMR1_CNR.B12;
    sbit  COUNTER13_LPTMR1_CNR_bit at LPTMR1_CNR.B13;
    sbit  COUNTER14_LPTMR1_CNR_bit at LPTMR1_CNR.B14;
    sbit  COUNTER15_LPTMR1_CNR_bit at LPTMR1_CNR.B15;

sfr unsigned long   volatile RFSYS_REG0           absolute 0x40041000;
    sbit  LL0_RFSYS_REG0_bit at RFSYS_REG0.B0;
    sbit  LL1_RFSYS_REG0_bit at RFSYS_REG0.B1;
    sbit  LL2_RFSYS_REG0_bit at RFSYS_REG0.B2;
    sbit  LL3_RFSYS_REG0_bit at RFSYS_REG0.B3;
    sbit  LL4_RFSYS_REG0_bit at RFSYS_REG0.B4;
    sbit  LL5_RFSYS_REG0_bit at RFSYS_REG0.B5;
    sbit  LL6_RFSYS_REG0_bit at RFSYS_REG0.B6;
    sbit  LL7_RFSYS_REG0_bit at RFSYS_REG0.B7;
    sbit  LH0_RFSYS_REG0_bit at RFSYS_REG0.B8;
    sbit  LH1_RFSYS_REG0_bit at RFSYS_REG0.B9;
    sbit  LH2_RFSYS_REG0_bit at RFSYS_REG0.B10;
    sbit  LH3_RFSYS_REG0_bit at RFSYS_REG0.B11;
    sbit  LH4_RFSYS_REG0_bit at RFSYS_REG0.B12;
    sbit  LH5_RFSYS_REG0_bit at RFSYS_REG0.B13;
    sbit  LH6_RFSYS_REG0_bit at RFSYS_REG0.B14;
    sbit  LH7_RFSYS_REG0_bit at RFSYS_REG0.B15;
    sbit  HL0_RFSYS_REG0_bit at RFSYS_REG0.B16;
    sbit  HL1_RFSYS_REG0_bit at RFSYS_REG0.B17;
    sbit  HL2_RFSYS_REG0_bit at RFSYS_REG0.B18;
    sbit  HL3_RFSYS_REG0_bit at RFSYS_REG0.B19;
    sbit  HL4_RFSYS_REG0_bit at RFSYS_REG0.B20;
    sbit  HL5_RFSYS_REG0_bit at RFSYS_REG0.B21;
    sbit  HL6_RFSYS_REG0_bit at RFSYS_REG0.B22;
    sbit  HL7_RFSYS_REG0_bit at RFSYS_REG0.B23;
    sbit  HH0_RFSYS_REG0_bit at RFSYS_REG0.B24;
    sbit  HH1_RFSYS_REG0_bit at RFSYS_REG0.B25;
    sbit  HH2_RFSYS_REG0_bit at RFSYS_REG0.B26;
    sbit  HH3_RFSYS_REG0_bit at RFSYS_REG0.B27;
    sbit  HH4_RFSYS_REG0_bit at RFSYS_REG0.B28;
    sbit  HH5_RFSYS_REG0_bit at RFSYS_REG0.B29;
    sbit  HH6_RFSYS_REG0_bit at RFSYS_REG0.B30;
    sbit  HH7_RFSYS_REG0_bit at RFSYS_REG0.B31;

sfr unsigned long   volatile RFSYS_REG1           absolute 0x40041004;
    sbit  LL0_RFSYS_REG1_bit at RFSYS_REG1.B0;
    sbit  LL1_RFSYS_REG1_bit at RFSYS_REG1.B1;
    sbit  LL2_RFSYS_REG1_bit at RFSYS_REG1.B2;
    sbit  LL3_RFSYS_REG1_bit at RFSYS_REG1.B3;
    sbit  LL4_RFSYS_REG1_bit at RFSYS_REG1.B4;
    sbit  LL5_RFSYS_REG1_bit at RFSYS_REG1.B5;
    sbit  LL6_RFSYS_REG1_bit at RFSYS_REG1.B6;
    sbit  LL7_RFSYS_REG1_bit at RFSYS_REG1.B7;
    sbit  LH0_RFSYS_REG1_bit at RFSYS_REG1.B8;
    sbit  LH1_RFSYS_REG1_bit at RFSYS_REG1.B9;
    sbit  LH2_RFSYS_REG1_bit at RFSYS_REG1.B10;
    sbit  LH3_RFSYS_REG1_bit at RFSYS_REG1.B11;
    sbit  LH4_RFSYS_REG1_bit at RFSYS_REG1.B12;
    sbit  LH5_RFSYS_REG1_bit at RFSYS_REG1.B13;
    sbit  LH6_RFSYS_REG1_bit at RFSYS_REG1.B14;
    sbit  LH7_RFSYS_REG1_bit at RFSYS_REG1.B15;
    sbit  HL0_RFSYS_REG1_bit at RFSYS_REG1.B16;
    sbit  HL1_RFSYS_REG1_bit at RFSYS_REG1.B17;
    sbit  HL2_RFSYS_REG1_bit at RFSYS_REG1.B18;
    sbit  HL3_RFSYS_REG1_bit at RFSYS_REG1.B19;
    sbit  HL4_RFSYS_REG1_bit at RFSYS_REG1.B20;
    sbit  HL5_RFSYS_REG1_bit at RFSYS_REG1.B21;
    sbit  HL6_RFSYS_REG1_bit at RFSYS_REG1.B22;
    sbit  HL7_RFSYS_REG1_bit at RFSYS_REG1.B23;
    sbit  HH0_RFSYS_REG1_bit at RFSYS_REG1.B24;
    sbit  HH1_RFSYS_REG1_bit at RFSYS_REG1.B25;
    sbit  HH2_RFSYS_REG1_bit at RFSYS_REG1.B26;
    sbit  HH3_RFSYS_REG1_bit at RFSYS_REG1.B27;
    sbit  HH4_RFSYS_REG1_bit at RFSYS_REG1.B28;
    sbit  HH5_RFSYS_REG1_bit at RFSYS_REG1.B29;
    sbit  HH6_RFSYS_REG1_bit at RFSYS_REG1.B30;
    sbit  HH7_RFSYS_REG1_bit at RFSYS_REG1.B31;

sfr unsigned long   volatile RFSYS_REG2           absolute 0x40041008;
    sbit  LL0_RFSYS_REG2_bit at RFSYS_REG2.B0;
    sbit  LL1_RFSYS_REG2_bit at RFSYS_REG2.B1;
    sbit  LL2_RFSYS_REG2_bit at RFSYS_REG2.B2;
    sbit  LL3_RFSYS_REG2_bit at RFSYS_REG2.B3;
    sbit  LL4_RFSYS_REG2_bit at RFSYS_REG2.B4;
    sbit  LL5_RFSYS_REG2_bit at RFSYS_REG2.B5;
    sbit  LL6_RFSYS_REG2_bit at RFSYS_REG2.B6;
    sbit  LL7_RFSYS_REG2_bit at RFSYS_REG2.B7;
    sbit  LH0_RFSYS_REG2_bit at RFSYS_REG2.B8;
    sbit  LH1_RFSYS_REG2_bit at RFSYS_REG2.B9;
    sbit  LH2_RFSYS_REG2_bit at RFSYS_REG2.B10;
    sbit  LH3_RFSYS_REG2_bit at RFSYS_REG2.B11;
    sbit  LH4_RFSYS_REG2_bit at RFSYS_REG2.B12;
    sbit  LH5_RFSYS_REG2_bit at RFSYS_REG2.B13;
    sbit  LH6_RFSYS_REG2_bit at RFSYS_REG2.B14;
    sbit  LH7_RFSYS_REG2_bit at RFSYS_REG2.B15;
    sbit  HL0_RFSYS_REG2_bit at RFSYS_REG2.B16;
    sbit  HL1_RFSYS_REG2_bit at RFSYS_REG2.B17;
    sbit  HL2_RFSYS_REG2_bit at RFSYS_REG2.B18;
    sbit  HL3_RFSYS_REG2_bit at RFSYS_REG2.B19;
    sbit  HL4_RFSYS_REG2_bit at RFSYS_REG2.B20;
    sbit  HL5_RFSYS_REG2_bit at RFSYS_REG2.B21;
    sbit  HL6_RFSYS_REG2_bit at RFSYS_REG2.B22;
    sbit  HL7_RFSYS_REG2_bit at RFSYS_REG2.B23;
    sbit  HH0_RFSYS_REG2_bit at RFSYS_REG2.B24;
    sbit  HH1_RFSYS_REG2_bit at RFSYS_REG2.B25;
    sbit  HH2_RFSYS_REG2_bit at RFSYS_REG2.B26;
    sbit  HH3_RFSYS_REG2_bit at RFSYS_REG2.B27;
    sbit  HH4_RFSYS_REG2_bit at RFSYS_REG2.B28;
    sbit  HH5_RFSYS_REG2_bit at RFSYS_REG2.B29;
    sbit  HH6_RFSYS_REG2_bit at RFSYS_REG2.B30;
    sbit  HH7_RFSYS_REG2_bit at RFSYS_REG2.B31;

sfr unsigned long   volatile RFSYS_REG3           absolute 0x4004100C;
    sbit  LL0_RFSYS_REG3_bit at RFSYS_REG3.B0;
    sbit  LL1_RFSYS_REG3_bit at RFSYS_REG3.B1;
    sbit  LL2_RFSYS_REG3_bit at RFSYS_REG3.B2;
    sbit  LL3_RFSYS_REG3_bit at RFSYS_REG3.B3;
    sbit  LL4_RFSYS_REG3_bit at RFSYS_REG3.B4;
    sbit  LL5_RFSYS_REG3_bit at RFSYS_REG3.B5;
    sbit  LL6_RFSYS_REG3_bit at RFSYS_REG3.B6;
    sbit  LL7_RFSYS_REG3_bit at RFSYS_REG3.B7;
    sbit  LH0_RFSYS_REG3_bit at RFSYS_REG3.B8;
    sbit  LH1_RFSYS_REG3_bit at RFSYS_REG3.B9;
    sbit  LH2_RFSYS_REG3_bit at RFSYS_REG3.B10;
    sbit  LH3_RFSYS_REG3_bit at RFSYS_REG3.B11;
    sbit  LH4_RFSYS_REG3_bit at RFSYS_REG3.B12;
    sbit  LH5_RFSYS_REG3_bit at RFSYS_REG3.B13;
    sbit  LH6_RFSYS_REG3_bit at RFSYS_REG3.B14;
    sbit  LH7_RFSYS_REG3_bit at RFSYS_REG3.B15;
    sbit  HL0_RFSYS_REG3_bit at RFSYS_REG3.B16;
    sbit  HL1_RFSYS_REG3_bit at RFSYS_REG3.B17;
    sbit  HL2_RFSYS_REG3_bit at RFSYS_REG3.B18;
    sbit  HL3_RFSYS_REG3_bit at RFSYS_REG3.B19;
    sbit  HL4_RFSYS_REG3_bit at RFSYS_REG3.B20;
    sbit  HL5_RFSYS_REG3_bit at RFSYS_REG3.B21;
    sbit  HL6_RFSYS_REG3_bit at RFSYS_REG3.B22;
    sbit  HL7_RFSYS_REG3_bit at RFSYS_REG3.B23;
    sbit  HH0_RFSYS_REG3_bit at RFSYS_REG3.B24;
    sbit  HH1_RFSYS_REG3_bit at RFSYS_REG3.B25;
    sbit  HH2_RFSYS_REG3_bit at RFSYS_REG3.B26;
    sbit  HH3_RFSYS_REG3_bit at RFSYS_REG3.B27;
    sbit  HH4_RFSYS_REG3_bit at RFSYS_REG3.B28;
    sbit  HH5_RFSYS_REG3_bit at RFSYS_REG3.B29;
    sbit  HH6_RFSYS_REG3_bit at RFSYS_REG3.B30;
    sbit  HH7_RFSYS_REG3_bit at RFSYS_REG3.B31;

sfr unsigned long   volatile RFSYS_REG4           absolute 0x40041010;
    sbit  LL0_RFSYS_REG4_bit at RFSYS_REG4.B0;
    sbit  LL1_RFSYS_REG4_bit at RFSYS_REG4.B1;
    sbit  LL2_RFSYS_REG4_bit at RFSYS_REG4.B2;
    sbit  LL3_RFSYS_REG4_bit at RFSYS_REG4.B3;
    sbit  LL4_RFSYS_REG4_bit at RFSYS_REG4.B4;
    sbit  LL5_RFSYS_REG4_bit at RFSYS_REG4.B5;
    sbit  LL6_RFSYS_REG4_bit at RFSYS_REG4.B6;
    sbit  LL7_RFSYS_REG4_bit at RFSYS_REG4.B7;
    sbit  LH0_RFSYS_REG4_bit at RFSYS_REG4.B8;
    sbit  LH1_RFSYS_REG4_bit at RFSYS_REG4.B9;
    sbit  LH2_RFSYS_REG4_bit at RFSYS_REG4.B10;
    sbit  LH3_RFSYS_REG4_bit at RFSYS_REG4.B11;
    sbit  LH4_RFSYS_REG4_bit at RFSYS_REG4.B12;
    sbit  LH5_RFSYS_REG4_bit at RFSYS_REG4.B13;
    sbit  LH6_RFSYS_REG4_bit at RFSYS_REG4.B14;
    sbit  LH7_RFSYS_REG4_bit at RFSYS_REG4.B15;
    sbit  HL0_RFSYS_REG4_bit at RFSYS_REG4.B16;
    sbit  HL1_RFSYS_REG4_bit at RFSYS_REG4.B17;
    sbit  HL2_RFSYS_REG4_bit at RFSYS_REG4.B18;
    sbit  HL3_RFSYS_REG4_bit at RFSYS_REG4.B19;
    sbit  HL4_RFSYS_REG4_bit at RFSYS_REG4.B20;
    sbit  HL5_RFSYS_REG4_bit at RFSYS_REG4.B21;
    sbit  HL6_RFSYS_REG4_bit at RFSYS_REG4.B22;
    sbit  HL7_RFSYS_REG4_bit at RFSYS_REG4.B23;
    sbit  HH0_RFSYS_REG4_bit at RFSYS_REG4.B24;
    sbit  HH1_RFSYS_REG4_bit at RFSYS_REG4.B25;
    sbit  HH2_RFSYS_REG4_bit at RFSYS_REG4.B26;
    sbit  HH3_RFSYS_REG4_bit at RFSYS_REG4.B27;
    sbit  HH4_RFSYS_REG4_bit at RFSYS_REG4.B28;
    sbit  HH5_RFSYS_REG4_bit at RFSYS_REG4.B29;
    sbit  HH6_RFSYS_REG4_bit at RFSYS_REG4.B30;
    sbit  HH7_RFSYS_REG4_bit at RFSYS_REG4.B31;

sfr unsigned long   volatile RFSYS_REG5           absolute 0x40041014;
    sbit  LL0_RFSYS_REG5_bit at RFSYS_REG5.B0;
    sbit  LL1_RFSYS_REG5_bit at RFSYS_REG5.B1;
    sbit  LL2_RFSYS_REG5_bit at RFSYS_REG5.B2;
    sbit  LL3_RFSYS_REG5_bit at RFSYS_REG5.B3;
    sbit  LL4_RFSYS_REG5_bit at RFSYS_REG5.B4;
    sbit  LL5_RFSYS_REG5_bit at RFSYS_REG5.B5;
    sbit  LL6_RFSYS_REG5_bit at RFSYS_REG5.B6;
    sbit  LL7_RFSYS_REG5_bit at RFSYS_REG5.B7;
    sbit  LH0_RFSYS_REG5_bit at RFSYS_REG5.B8;
    sbit  LH1_RFSYS_REG5_bit at RFSYS_REG5.B9;
    sbit  LH2_RFSYS_REG5_bit at RFSYS_REG5.B10;
    sbit  LH3_RFSYS_REG5_bit at RFSYS_REG5.B11;
    sbit  LH4_RFSYS_REG5_bit at RFSYS_REG5.B12;
    sbit  LH5_RFSYS_REG5_bit at RFSYS_REG5.B13;
    sbit  LH6_RFSYS_REG5_bit at RFSYS_REG5.B14;
    sbit  LH7_RFSYS_REG5_bit at RFSYS_REG5.B15;
    sbit  HL0_RFSYS_REG5_bit at RFSYS_REG5.B16;
    sbit  HL1_RFSYS_REG5_bit at RFSYS_REG5.B17;
    sbit  HL2_RFSYS_REG5_bit at RFSYS_REG5.B18;
    sbit  HL3_RFSYS_REG5_bit at RFSYS_REG5.B19;
    sbit  HL4_RFSYS_REG5_bit at RFSYS_REG5.B20;
    sbit  HL5_RFSYS_REG5_bit at RFSYS_REG5.B21;
    sbit  HL6_RFSYS_REG5_bit at RFSYS_REG5.B22;
    sbit  HL7_RFSYS_REG5_bit at RFSYS_REG5.B23;
    sbit  HH0_RFSYS_REG5_bit at RFSYS_REG5.B24;
    sbit  HH1_RFSYS_REG5_bit at RFSYS_REG5.B25;
    sbit  HH2_RFSYS_REG5_bit at RFSYS_REG5.B26;
    sbit  HH3_RFSYS_REG5_bit at RFSYS_REG5.B27;
    sbit  HH4_RFSYS_REG5_bit at RFSYS_REG5.B28;
    sbit  HH5_RFSYS_REG5_bit at RFSYS_REG5.B29;
    sbit  HH6_RFSYS_REG5_bit at RFSYS_REG5.B30;
    sbit  HH7_RFSYS_REG5_bit at RFSYS_REG5.B31;

sfr unsigned long   volatile RFSYS_REG6           absolute 0x40041018;
    sbit  LL0_RFSYS_REG6_bit at RFSYS_REG6.B0;
    sbit  LL1_RFSYS_REG6_bit at RFSYS_REG6.B1;
    sbit  LL2_RFSYS_REG6_bit at RFSYS_REG6.B2;
    sbit  LL3_RFSYS_REG6_bit at RFSYS_REG6.B3;
    sbit  LL4_RFSYS_REG6_bit at RFSYS_REG6.B4;
    sbit  LL5_RFSYS_REG6_bit at RFSYS_REG6.B5;
    sbit  LL6_RFSYS_REG6_bit at RFSYS_REG6.B6;
    sbit  LL7_RFSYS_REG6_bit at RFSYS_REG6.B7;
    sbit  LH0_RFSYS_REG6_bit at RFSYS_REG6.B8;
    sbit  LH1_RFSYS_REG6_bit at RFSYS_REG6.B9;
    sbit  LH2_RFSYS_REG6_bit at RFSYS_REG6.B10;
    sbit  LH3_RFSYS_REG6_bit at RFSYS_REG6.B11;
    sbit  LH4_RFSYS_REG6_bit at RFSYS_REG6.B12;
    sbit  LH5_RFSYS_REG6_bit at RFSYS_REG6.B13;
    sbit  LH6_RFSYS_REG6_bit at RFSYS_REG6.B14;
    sbit  LH7_RFSYS_REG6_bit at RFSYS_REG6.B15;
    sbit  HL0_RFSYS_REG6_bit at RFSYS_REG6.B16;
    sbit  HL1_RFSYS_REG6_bit at RFSYS_REG6.B17;
    sbit  HL2_RFSYS_REG6_bit at RFSYS_REG6.B18;
    sbit  HL3_RFSYS_REG6_bit at RFSYS_REG6.B19;
    sbit  HL4_RFSYS_REG6_bit at RFSYS_REG6.B20;
    sbit  HL5_RFSYS_REG6_bit at RFSYS_REG6.B21;
    sbit  HL6_RFSYS_REG6_bit at RFSYS_REG6.B22;
    sbit  HL7_RFSYS_REG6_bit at RFSYS_REG6.B23;
    sbit  HH0_RFSYS_REG6_bit at RFSYS_REG6.B24;
    sbit  HH1_RFSYS_REG6_bit at RFSYS_REG6.B25;
    sbit  HH2_RFSYS_REG6_bit at RFSYS_REG6.B26;
    sbit  HH3_RFSYS_REG6_bit at RFSYS_REG6.B27;
    sbit  HH4_RFSYS_REG6_bit at RFSYS_REG6.B28;
    sbit  HH5_RFSYS_REG6_bit at RFSYS_REG6.B29;
    sbit  HH6_RFSYS_REG6_bit at RFSYS_REG6.B30;
    sbit  HH7_RFSYS_REG6_bit at RFSYS_REG6.B31;

sfr unsigned long   volatile RFSYS_REG7           absolute 0x4004101C;
    sbit  LL0_RFSYS_REG7_bit at RFSYS_REG7.B0;
    sbit  LL1_RFSYS_REG7_bit at RFSYS_REG7.B1;
    sbit  LL2_RFSYS_REG7_bit at RFSYS_REG7.B2;
    sbit  LL3_RFSYS_REG7_bit at RFSYS_REG7.B3;
    sbit  LL4_RFSYS_REG7_bit at RFSYS_REG7.B4;
    sbit  LL5_RFSYS_REG7_bit at RFSYS_REG7.B5;
    sbit  LL6_RFSYS_REG7_bit at RFSYS_REG7.B6;
    sbit  LL7_RFSYS_REG7_bit at RFSYS_REG7.B7;
    sbit  LH0_RFSYS_REG7_bit at RFSYS_REG7.B8;
    sbit  LH1_RFSYS_REG7_bit at RFSYS_REG7.B9;
    sbit  LH2_RFSYS_REG7_bit at RFSYS_REG7.B10;
    sbit  LH3_RFSYS_REG7_bit at RFSYS_REG7.B11;
    sbit  LH4_RFSYS_REG7_bit at RFSYS_REG7.B12;
    sbit  LH5_RFSYS_REG7_bit at RFSYS_REG7.B13;
    sbit  LH6_RFSYS_REG7_bit at RFSYS_REG7.B14;
    sbit  LH7_RFSYS_REG7_bit at RFSYS_REG7.B15;
    sbit  HL0_RFSYS_REG7_bit at RFSYS_REG7.B16;
    sbit  HL1_RFSYS_REG7_bit at RFSYS_REG7.B17;
    sbit  HL2_RFSYS_REG7_bit at RFSYS_REG7.B18;
    sbit  HL3_RFSYS_REG7_bit at RFSYS_REG7.B19;
    sbit  HL4_RFSYS_REG7_bit at RFSYS_REG7.B20;
    sbit  HL5_RFSYS_REG7_bit at RFSYS_REG7.B21;
    sbit  HL6_RFSYS_REG7_bit at RFSYS_REG7.B22;
    sbit  HL7_RFSYS_REG7_bit at RFSYS_REG7.B23;
    sbit  HH0_RFSYS_REG7_bit at RFSYS_REG7.B24;
    sbit  HH1_RFSYS_REG7_bit at RFSYS_REG7.B25;
    sbit  HH2_RFSYS_REG7_bit at RFSYS_REG7.B26;
    sbit  HH3_RFSYS_REG7_bit at RFSYS_REG7.B27;
    sbit  HH4_RFSYS_REG7_bit at RFSYS_REG7.B28;
    sbit  HH5_RFSYS_REG7_bit at RFSYS_REG7.B29;
    sbit  HH6_RFSYS_REG7_bit at RFSYS_REG7.B30;
    sbit  HH7_RFSYS_REG7_bit at RFSYS_REG7.B31;

sfr unsigned long   volatile TSI0_GENCS           absolute 0x40045000;
    const register unsigned short int EOSDMEO = 0;
    sbit  EOSDMEO_bit at TSI0_GENCS.B0;
    const register unsigned short int CURSW = 1;
    sbit  CURSW_bit at TSI0_GENCS.B1;
    const register unsigned short int EOSF = 2;
    sbit  EOSF_bit at TSI0_GENCS.B2;
    const register unsigned short int SCNIP = 3;
    sbit  SCNIP_bit at TSI0_GENCS.B3;
    const register unsigned short int STM = 4;
    sbit  STM_bit at TSI0_GENCS.B4;
    const register unsigned short int STPE = 5;
    sbit  STPE_bit at TSI0_GENCS.B5;
    const register unsigned short int TSIIEN = 6;
    sbit  TSIIEN_bit at TSI0_GENCS.B6;
    const register unsigned short int TSIEN = 7;
    sbit  TSIEN_bit at TSI0_GENCS.B7;
    const register unsigned short int NSCN0 = 8;
    sbit  NSCN0_bit at TSI0_GENCS.B8;
    const register unsigned short int NSCN1 = 9;
    sbit  NSCN1_bit at TSI0_GENCS.B9;
    const register unsigned short int NSCN2 = 10;
    sbit  NSCN2_bit at TSI0_GENCS.B10;
    const register unsigned short int NSCN3 = 11;
    sbit  NSCN3_bit at TSI0_GENCS.B11;
    const register unsigned short int NSCN4 = 12;
    sbit  NSCN4_bit at TSI0_GENCS.B12;
    sbit  PS0_TSI0_GENCS_bit at TSI0_GENCS.B13;
    sbit  PS1_TSI0_GENCS_bit at TSI0_GENCS.B14;
    sbit  PS2_TSI0_GENCS_bit at TSI0_GENCS.B15;
    const register unsigned short int EXTCHRG0 = 16;
    sbit  EXTCHRG0_bit at TSI0_GENCS.B16;
    const register unsigned short int EXTCHRG1 = 17;
    sbit  EXTCHRG1_bit at TSI0_GENCS.B17;
    const register unsigned short int EXTCHRG2 = 18;
    sbit  EXTCHRG2_bit at TSI0_GENCS.B18;
    const register unsigned short int DVOLT0 = 19;
    sbit  DVOLT0_bit at TSI0_GENCS.B19;
    const register unsigned short int DVOLT1 = 20;
    sbit  DVOLT1_bit at TSI0_GENCS.B20;
    const register unsigned short int REFCHRG0 = 21;
    sbit  REFCHRG0_bit at TSI0_GENCS.B21;
    const register unsigned short int REFCHRG1 = 22;
    sbit  REFCHRG1_bit at TSI0_GENCS.B22;
    const register unsigned short int REFCHRG2 = 23;
    sbit  REFCHRG2_bit at TSI0_GENCS.B23;
    sbit  MODE0_TSI0_GENCS_bit at TSI0_GENCS.B24;
    sbit  MODE1_TSI0_GENCS_bit at TSI0_GENCS.B25;
    const register unsigned short int MODE2 = 26;
    sbit  MODE2_bit at TSI0_GENCS.B26;
    const register unsigned short int MODE3 = 27;
    sbit  MODE3_bit at TSI0_GENCS.B27;
    const register unsigned short int ESOR = 28;
    sbit  ESOR_bit at TSI0_GENCS.B28;
    const register unsigned short int OUTRGF = 31;
    sbit  OUTRGF_bit at TSI0_GENCS.B31;

sfr unsigned long   volatile TSI0_DATA            absolute 0x40045004;
    const register unsigned short int TSICNT0 = 0;
    sbit  TSICNT0_bit at TSI0_DATA.B0;
    const register unsigned short int TSICNT1 = 1;
    sbit  TSICNT1_bit at TSI0_DATA.B1;
    const register unsigned short int TSICNT2 = 2;
    sbit  TSICNT2_bit at TSI0_DATA.B2;
    const register unsigned short int TSICNT3 = 3;
    sbit  TSICNT3_bit at TSI0_DATA.B3;
    const register unsigned short int TSICNT4 = 4;
    sbit  TSICNT4_bit at TSI0_DATA.B4;
    const register unsigned short int TSICNT5 = 5;
    sbit  TSICNT5_bit at TSI0_DATA.B5;
    const register unsigned short int TSICNT6 = 6;
    sbit  TSICNT6_bit at TSI0_DATA.B6;
    const register unsigned short int TSICNT7 = 7;
    sbit  TSICNT7_bit at TSI0_DATA.B7;
    const register unsigned short int TSICNT8 = 8;
    sbit  TSICNT8_bit at TSI0_DATA.B8;
    const register unsigned short int TSICNT9 = 9;
    sbit  TSICNT9_bit at TSI0_DATA.B9;
    const register unsigned short int TSICNT10 = 10;
    sbit  TSICNT10_bit at TSI0_DATA.B10;
    const register unsigned short int TSICNT11 = 11;
    sbit  TSICNT11_bit at TSI0_DATA.B11;
    const register unsigned short int TSICNT12 = 12;
    sbit  TSICNT12_bit at TSI0_DATA.B12;
    const register unsigned short int TSICNT13 = 13;
    sbit  TSICNT13_bit at TSI0_DATA.B13;
    const register unsigned short int TSICNT14 = 14;
    sbit  TSICNT14_bit at TSI0_DATA.B14;
    const register unsigned short int TSICNT15 = 15;
    sbit  TSICNT15_bit at TSI0_DATA.B15;
    const register unsigned short int SWTS = 22;
    sbit  SWTS_bit at TSI0_DATA.B22;
    sbit  DMAEN_TSI0_DATA_bit at TSI0_DATA.B23;
    const register unsigned short int TSICH0 = 28;
    sbit  TSICH0_bit at TSI0_DATA.B28;
    const register unsigned short int TSICH1 = 29;
    sbit  TSICH1_bit at TSI0_DATA.B29;
    const register unsigned short int TSICH2 = 30;
    sbit  TSICH2_bit at TSI0_DATA.B30;
    const register unsigned short int TSICH3 = 31;
    sbit  TSICH3_bit at TSI0_DATA.B31;

sfr unsigned long   volatile TSI0_TSHD            absolute 0x40045008;
    const register unsigned short int THRESL0 = 0;
    sbit  THRESL0_bit at TSI0_TSHD.B0;
    const register unsigned short int THRESL1 = 1;
    sbit  THRESL1_bit at TSI0_TSHD.B1;
    const register unsigned short int THRESL2 = 2;
    sbit  THRESL2_bit at TSI0_TSHD.B2;
    const register unsigned short int THRESL3 = 3;
    sbit  THRESL3_bit at TSI0_TSHD.B3;
    const register unsigned short int THRESL4 = 4;
    sbit  THRESL4_bit at TSI0_TSHD.B4;
    const register unsigned short int THRESL5 = 5;
    sbit  THRESL5_bit at TSI0_TSHD.B5;
    const register unsigned short int THRESL6 = 6;
    sbit  THRESL6_bit at TSI0_TSHD.B6;
    const register unsigned short int THRESL7 = 7;
    sbit  THRESL7_bit at TSI0_TSHD.B7;
    const register unsigned short int THRESL8 = 8;
    sbit  THRESL8_bit at TSI0_TSHD.B8;
    const register unsigned short int THRESL9 = 9;
    sbit  THRESL9_bit at TSI0_TSHD.B9;
    const register unsigned short int THRESL10 = 10;
    sbit  THRESL10_bit at TSI0_TSHD.B10;
    const register unsigned short int THRESL11 = 11;
    sbit  THRESL11_bit at TSI0_TSHD.B11;
    const register unsigned short int THRESL12 = 12;
    sbit  THRESL12_bit at TSI0_TSHD.B12;
    const register unsigned short int THRESL13 = 13;
    sbit  THRESL13_bit at TSI0_TSHD.B13;
    const register unsigned short int THRESL14 = 14;
    sbit  THRESL14_bit at TSI0_TSHD.B14;
    const register unsigned short int THRESL15 = 15;
    sbit  THRESL15_bit at TSI0_TSHD.B15;
    const register unsigned short int THRESH0 = 16;
    sbit  THRESH0_bit at TSI0_TSHD.B16;
    const register unsigned short int THRESH1 = 17;
    sbit  THRESH1_bit at TSI0_TSHD.B17;
    const register unsigned short int THRESH2 = 18;
    sbit  THRESH2_bit at TSI0_TSHD.B18;
    const register unsigned short int THRESH3 = 19;
    sbit  THRESH3_bit at TSI0_TSHD.B19;
    const register unsigned short int THRESH4 = 20;
    sbit  THRESH4_bit at TSI0_TSHD.B20;
    const register unsigned short int THRESH5 = 21;
    sbit  THRESH5_bit at TSI0_TSHD.B21;
    const register unsigned short int THRESH6 = 22;
    sbit  THRESH6_bit at TSI0_TSHD.B22;
    const register unsigned short int THRESH7 = 23;
    sbit  THRESH7_bit at TSI0_TSHD.B23;
    const register unsigned short int THRESH8 = 24;
    sbit  THRESH8_bit at TSI0_TSHD.B24;
    const register unsigned short int THRESH9 = 25;
    sbit  THRESH9_bit at TSI0_TSHD.B25;
    const register unsigned short int THRESH10 = 26;
    sbit  THRESH10_bit at TSI0_TSHD.B26;
    const register unsigned short int THRESH11 = 27;
    sbit  THRESH11_bit at TSI0_TSHD.B27;
    const register unsigned short int THRESH12 = 28;
    sbit  THRESH12_bit at TSI0_TSHD.B28;
    const register unsigned short int THRESH13 = 29;
    sbit  THRESH13_bit at TSI0_TSHD.B29;
    const register unsigned short int THRESH14 = 30;
    sbit  THRESH14_bit at TSI0_TSHD.B30;
    const register unsigned short int THRESH15 = 31;
    sbit  THRESH15_bit at TSI0_TSHD.B31;

sfr unsigned long   volatile SIM_SOPT1            absolute 0x40047000;
    const register unsigned short int RAMSIZE0 = 12;
    sbit  RAMSIZE0_bit at SIM_SOPT1.B12;
    const register unsigned short int RAMSIZE1 = 13;
    sbit  RAMSIZE1_bit at SIM_SOPT1.B13;
    const register unsigned short int RAMSIZE2 = 14;
    sbit  RAMSIZE2_bit at SIM_SOPT1.B14;
    const register unsigned short int RAMSIZE3 = 15;
    sbit  RAMSIZE3_bit at SIM_SOPT1.B15;
    const register unsigned short int OSC32KSEL0 = 18;
    sbit  OSC32KSEL0_bit at SIM_SOPT1.B18;
    const register unsigned short int OSC32KSEL1 = 19;
    sbit  OSC32KSEL1_bit at SIM_SOPT1.B19;
    const register unsigned short int USBVSTBY = 29;
    sbit  USBVSTBY_bit at SIM_SOPT1.B29;
    const register unsigned short int USBSSTBY = 30;
    sbit  USBSSTBY_bit at SIM_SOPT1.B30;
    const register unsigned short int USBREGEN = 31;
    sbit  USBREGEN_bit at SIM_SOPT1.B31;

sfr unsigned long   volatile SIM_SOPT1CFG         absolute 0x40047004;
    const register unsigned short int URWE = 24;
    sbit  URWE_bit at SIM_SOPT1CFG.B24;
    const register unsigned short int UVSWE = 25;
    sbit  UVSWE_bit at SIM_SOPT1CFG.B25;
    const register unsigned short int USSWE = 26;
    sbit  USSWE_bit at SIM_SOPT1CFG.B26;

sfr unsigned long   volatile SIM_SOPT2            absolute 0x40048004;
    const register unsigned short int RTCCLKOUTSEL = 4;
    sbit  RTCCLKOUTSEL_bit at SIM_SOPT2.B4;
    const register unsigned short int CLKOUTSEL0 = 5;
    sbit  CLKOUTSEL0_bit at SIM_SOPT2.B5;
    const register unsigned short int CLKOUTSEL1 = 6;
    sbit  CLKOUTSEL1_bit at SIM_SOPT2.B6;
    const register unsigned short int CLKOUTSEL2 = 7;
    sbit  CLKOUTSEL2_bit at SIM_SOPT2.B7;
    const register unsigned short int FBSL0 = 8;
    sbit  FBSL0_bit at SIM_SOPT2.B8;
    const register unsigned short int FBSL1 = 9;
    sbit  FBSL1_bit at SIM_SOPT2.B9;
    const register unsigned short int TRACECLKSEL = 12;
    sbit  TRACECLKSEL_bit at SIM_SOPT2.B12;
    const register unsigned short int PLLFLLSEL0 = 16;
    sbit  PLLFLLSEL0_bit at SIM_SOPT2.B16;
    const register unsigned short int PLLFLLSEL1 = 17;
    sbit  PLLFLLSEL1_bit at SIM_SOPT2.B17;
    const register unsigned short int USBSRC = 18;
    sbit  USBSRC_bit at SIM_SOPT2.B18;
    const register unsigned short int FLEXIOSRC0 = 22;
    sbit  FLEXIOSRC0_bit at SIM_SOPT2.B22;
    const register unsigned short int FLEXIOSRC1 = 23;
    sbit  FLEXIOSRC1_bit at SIM_SOPT2.B23;
    const register unsigned short int TPMSRC0 = 24;
    sbit  TPMSRC0_bit at SIM_SOPT2.B24;
    const register unsigned short int TPMSRC1 = 25;
    sbit  TPMSRC1_bit at SIM_SOPT2.B25;
    const register unsigned short int LPUARTSRC0 = 26;
    sbit  LPUARTSRC0_bit at SIM_SOPT2.B26;
    const register unsigned short int LPUARTSRC1 = 27;
    sbit  LPUARTSRC1_bit at SIM_SOPT2.B27;
    const register unsigned short int SDHCSRC0 = 28;
    sbit  SDHCSRC0_bit at SIM_SOPT2.B28;
    const register unsigned short int SDHCSRC1 = 29;
    sbit  SDHCSRC1_bit at SIM_SOPT2.B29;
    const register unsigned short int EMVSIMSRC0 = 30;
    sbit  EMVSIMSRC0_bit at SIM_SOPT2.B30;
    const register unsigned short int EMVSIMSRC1 = 31;
    sbit  EMVSIMSRC1_bit at SIM_SOPT2.B31;

sfr unsigned long   volatile SIM_SOPT4            absolute 0x4004800C;
    const register unsigned short int FTM0FLT0 = 0;
    sbit  FTM0FLT0_bit at SIM_SOPT4.B0;
    const register unsigned short int FTM0FLT1 = 1;
    sbit  FTM0FLT1_bit at SIM_SOPT4.B1;
    const register unsigned short int FTM1FLT0 = 4;
    sbit  FTM1FLT0_bit at SIM_SOPT4.B4;
    const register unsigned short int FTM2FLT0 = 8;
    sbit  FTM2FLT0_bit at SIM_SOPT4.B8;
    const register unsigned short int FTM3FLT0 = 12;
    sbit  FTM3FLT0_bit at SIM_SOPT4.B12;
    const register unsigned short int FTM1CH0SRC0 = 18;
    sbit  FTM1CH0SRC0_bit at SIM_SOPT4.B18;
    const register unsigned short int FTM1CH0SRC1 = 19;
    sbit  FTM1CH0SRC1_bit at SIM_SOPT4.B19;
    const register unsigned short int FTM2CH0SRC0 = 20;
    sbit  FTM2CH0SRC0_bit at SIM_SOPT4.B20;
    const register unsigned short int FTM2CH0SRC1 = 21;
    sbit  FTM2CH0SRC1_bit at SIM_SOPT4.B21;
    const register unsigned short int FTM2CH1SRC = 22;
    sbit  FTM2CH1SRC_bit at SIM_SOPT4.B22;
    const register unsigned short int FTM0CLKSEL = 24;
    sbit  FTM0CLKSEL_bit at SIM_SOPT4.B24;
    const register unsigned short int FTM1CLKSEL = 25;
    sbit  FTM1CLKSEL_bit at SIM_SOPT4.B25;
    const register unsigned short int FTM2CLKSEL = 26;
    sbit  FTM2CLKSEL_bit at SIM_SOPT4.B26;
    const register unsigned short int FTM3CLKSEL = 27;
    sbit  FTM3CLKSEL_bit at SIM_SOPT4.B27;
    const register unsigned short int FTM0TRG0SRC = 28;
    sbit  FTM0TRG0SRC_bit at SIM_SOPT4.B28;
    const register unsigned short int FTM0TRG1SRC = 29;
    sbit  FTM0TRG1SRC_bit at SIM_SOPT4.B29;
    const register unsigned short int FTM3TRG0SRC = 30;
    sbit  FTM3TRG0SRC_bit at SIM_SOPT4.B30;
    const register unsigned short int FTM3TRG1SRC = 31;
    sbit  FTM3TRG1SRC_bit at SIM_SOPT4.B31;

sfr unsigned long   volatile SIM_SOPT5            absolute 0x40048010;
    const register unsigned short int LPUART0TXSRC0 = 16;
    sbit  LPUART0TXSRC0_bit at SIM_SOPT5.B16;
    const register unsigned short int LPUART0TXSRC1 = 17;
    sbit  LPUART0TXSRC1_bit at SIM_SOPT5.B17;
    const register unsigned short int LPUART0RXSRC0 = 18;
    sbit  LPUART0RXSRC0_bit at SIM_SOPT5.B18;
    const register unsigned short int LPUART0RXSRC1 = 19;
    sbit  LPUART0RXSRC1_bit at SIM_SOPT5.B19;
    const register unsigned short int LPUART1TXSRC0 = 20;
    sbit  LPUART1TXSRC0_bit at SIM_SOPT5.B20;
    const register unsigned short int LPUART1TXSRC1 = 21;
    sbit  LPUART1TXSRC1_bit at SIM_SOPT5.B21;
    const register unsigned short int LPUART1RXSRC0 = 22;
    sbit  LPUART1RXSRC0_bit at SIM_SOPT5.B22;
    const register unsigned short int LPUART1RXSRC1 = 23;
    sbit  LPUART1RXSRC1_bit at SIM_SOPT5.B23;

sfr unsigned long   volatile SIM_SOPT7            absolute 0x40048018;
    const register unsigned short int ADC0TRGSEL0 = 0;
    sbit  ADC0TRGSEL0_bit at SIM_SOPT7.B0;
    const register unsigned short int ADC0TRGSEL1 = 1;
    sbit  ADC0TRGSEL1_bit at SIM_SOPT7.B1;
    const register unsigned short int ADC0TRGSEL2 = 2;
    sbit  ADC0TRGSEL2_bit at SIM_SOPT7.B2;
    const register unsigned short int ADC0TRGSEL3 = 3;
    sbit  ADC0TRGSEL3_bit at SIM_SOPT7.B3;
    const register unsigned short int ADC0PRETRGSEL = 4;
    sbit  ADC0PRETRGSEL_bit at SIM_SOPT7.B4;
    const register unsigned short int ADC0ALTTRGEN = 7;
    sbit  ADC0ALTTRGEN_bit at SIM_SOPT7.B7;

sfr unsigned long   volatile SIM_SOPT8            absolute 0x4004801C;
    const register unsigned short int FTM0SYNCBIT = 0;
    sbit  FTM0SYNCBIT_bit at SIM_SOPT8.B0;
    const register unsigned short int FTM1SYNCBIT = 1;
    sbit  FTM1SYNCBIT_bit at SIM_SOPT8.B1;
    const register unsigned short int FTM2SYNCBIT = 2;
    sbit  FTM2SYNCBIT_bit at SIM_SOPT8.B2;
    const register unsigned short int FTM3SYNCBIT = 3;
    sbit  FTM3SYNCBIT_bit at SIM_SOPT8.B3;
    const register unsigned short int FTM0OCH0SRC = 16;
    sbit  FTM0OCH0SRC_bit at SIM_SOPT8.B16;
    const register unsigned short int FTM0OCH1SRC = 17;
    sbit  FTM0OCH1SRC_bit at SIM_SOPT8.B17;
    const register unsigned short int FTM0OCH2SRC = 18;
    sbit  FTM0OCH2SRC_bit at SIM_SOPT8.B18;
    const register unsigned short int FTM0OCH3SRC = 19;
    sbit  FTM0OCH3SRC_bit at SIM_SOPT8.B19;
    const register unsigned short int FTM0OCH4SRC = 20;
    sbit  FTM0OCH4SRC_bit at SIM_SOPT8.B20;
    const register unsigned short int FTM0OCH5SRC = 21;
    sbit  FTM0OCH5SRC_bit at SIM_SOPT8.B21;
    const register unsigned short int FTM0OCH6SRC = 22;
    sbit  FTM0OCH6SRC_bit at SIM_SOPT8.B22;
    const register unsigned short int FTM0OCH7SRC = 23;
    sbit  FTM0OCH7SRC_bit at SIM_SOPT8.B23;
    const register unsigned short int FTM3OCH0SRC = 24;
    sbit  FTM3OCH0SRC_bit at SIM_SOPT8.B24;
    const register unsigned short int FTM3OCH1SRC = 25;
    sbit  FTM3OCH1SRC_bit at SIM_SOPT8.B25;
    const register unsigned short int FTM3OCH2SRC = 26;
    sbit  FTM3OCH2SRC_bit at SIM_SOPT8.B26;
    const register unsigned short int FTM3OCH3SRC = 27;
    sbit  FTM3OCH3SRC_bit at SIM_SOPT8.B27;
    const register unsigned short int FTM3OCH4SRC = 28;
    sbit  FTM3OCH4SRC_bit at SIM_SOPT8.B28;
    const register unsigned short int FTM3OCH5SRC = 29;
    sbit  FTM3OCH5SRC_bit at SIM_SOPT8.B29;
    const register unsigned short int FTM3OCH6SRC = 30;
    sbit  FTM3OCH6SRC_bit at SIM_SOPT8.B30;
    const register unsigned short int FTM3OCH7SRC = 31;
    sbit  FTM3OCH7SRC_bit at SIM_SOPT8.B31;

sfr unsigned long   volatile SIM_SOPT9            absolute 0x40048020;
    const register unsigned short int TPM1CH0SRC0 = 18;
    sbit  TPM1CH0SRC0_bit at SIM_SOPT9.B18;
    const register unsigned short int TPM1CH0SRC1 = 19;
    sbit  TPM1CH0SRC1_bit at SIM_SOPT9.B19;
    const register unsigned short int TPM2CH0SRC0 = 20;
    sbit  TPM2CH0SRC0_bit at SIM_SOPT9.B20;
    const register unsigned short int TPM2CH0SRC1 = 21;
    sbit  TPM2CH0SRC1_bit at SIM_SOPT9.B21;
    const register unsigned short int TPM1CLKSEL = 25;
    sbit  TPM1CLKSEL_bit at SIM_SOPT9.B25;
    const register unsigned short int TPM2CLKSEL = 26;
    sbit  TPM2CLKSEL_bit at SIM_SOPT9.B26;

sfr unsigned long   volatile SIM_SDID             absolute 0x40048024;
    const register unsigned short int PINID0 = 0;
    sbit  PINID0_bit at SIM_SDID.B0;
    const register unsigned short int PINID1 = 1;
    sbit  PINID1_bit at SIM_SDID.B1;
    const register unsigned short int PINID2 = 2;
    sbit  PINID2_bit at SIM_SDID.B2;
    const register unsigned short int PINID3 = 3;
    sbit  PINID3_bit at SIM_SDID.B3;
    const register unsigned short int FAMID0 = 4;
    sbit  FAMID0_bit at SIM_SDID.B4;
    const register unsigned short int FAMID1 = 5;
    sbit  FAMID1_bit at SIM_SDID.B5;
    const register unsigned short int FAMID2 = 6;
    sbit  FAMID2_bit at SIM_SDID.B6;
    const register unsigned short int DIEID0 = 7;
    sbit  DIEID0_bit at SIM_SDID.B7;
    const register unsigned short int DIEID1 = 8;
    sbit  DIEID1_bit at SIM_SDID.B8;
    const register unsigned short int DIEID2 = 9;
    sbit  DIEID2_bit at SIM_SDID.B9;
    const register unsigned short int DIEID3 = 10;
    sbit  DIEID3_bit at SIM_SDID.B10;
    const register unsigned short int DIEID4 = 11;
    sbit  DIEID4_bit at SIM_SDID.B11;
    const register unsigned short int REVID0 = 12;
    sbit  REVID0_bit at SIM_SDID.B12;
    const register unsigned short int REVID1 = 13;
    sbit  REVID1_bit at SIM_SDID.B13;
    const register unsigned short int REVID2 = 14;
    sbit  REVID2_bit at SIM_SDID.B14;
    const register unsigned short int REVID3 = 15;
    sbit  REVID3_bit at SIM_SDID.B15;
    const register unsigned short int SERIESID0 = 20;
    sbit  SERIESID0_bit at SIM_SDID.B20;
    const register unsigned short int SERIESID1 = 21;
    sbit  SERIESID1_bit at SIM_SDID.B21;
    const register unsigned short int SERIESID2 = 22;
    sbit  SERIESID2_bit at SIM_SDID.B22;
    const register unsigned short int SERIESID3 = 23;
    sbit  SERIESID3_bit at SIM_SDID.B23;
    const register unsigned short int SUBFAMID0 = 24;
    sbit  SUBFAMID0_bit at SIM_SDID.B24;
    const register unsigned short int SUBFAMID1 = 25;
    sbit  SUBFAMID1_bit at SIM_SDID.B25;
    const register unsigned short int SUBFAMID2 = 26;
    sbit  SUBFAMID2_bit at SIM_SDID.B26;
    const register unsigned short int SUBFAMID3 = 27;
    sbit  SUBFAMID3_bit at SIM_SDID.B27;
    const register unsigned short int FAMILYID0 = 28;
    sbit  FAMILYID0_bit at SIM_SDID.B28;
    const register unsigned short int FAMILYID1 = 29;
    sbit  FAMILYID1_bit at SIM_SDID.B29;
    const register unsigned short int FAMILYID2 = 30;
    sbit  FAMILYID2_bit at SIM_SDID.B30;
    const register unsigned short int FAMILYID3 = 31;
    sbit  FAMILYID3_bit at SIM_SDID.B31;

sfr unsigned long   volatile SIM_SCGC1            absolute 0x40048028;
    const register unsigned short int I2C2 = 6;
    sbit  I2C2_bit at SIM_SCGC1.B6;
    const register unsigned short int I2C3 = 7;
    sbit  I2C3_bit at SIM_SCGC1.B7;

sfr unsigned long   volatile SIM_SCGC2            absolute 0x4004802C;
    const register unsigned short int LPUART0 = 4;
    sbit  LPUART0_bit at SIM_SCGC2.B4;
    const register unsigned short int LPUART1 = 5;
    sbit  LPUART1_bit at SIM_SCGC2.B5;
    const register unsigned short int LPUART2 = 6;
    sbit  LPUART2_bit at SIM_SCGC2.B6;
    const register unsigned short int LPUART3 = 7;
    sbit  LPUART3_bit at SIM_SCGC2.B7;
    const register unsigned short int TPM1 = 9;
    sbit  TPM1_bit at SIM_SCGC2.B9;
    const register unsigned short int TPM2 = 10;
    sbit  TPM2_bit at SIM_SCGC2.B10;
    const register unsigned short int DAC0 = 12;
    sbit  DAC0_bit at SIM_SCGC2.B12;
    const register unsigned short int EMVSIM0 = 20;
    sbit  EMVSIM0_bit at SIM_SCGC2.B20;
    const register unsigned short int EMVSIM1 = 21;
    sbit  EMVSIM1_bit at SIM_SCGC2.B21;
    const register unsigned short int LPUART4 = 22;
    sbit  LPUART4_bit at SIM_SCGC2.B22;
    const register unsigned short int QSPI = 26;
    sbit  QSPI_bit at SIM_SCGC2.B26;
    const register unsigned short int FLEXIO = 31;
    sbit  FLEXIO_bit at SIM_SCGC2.B31;

sfr unsigned long   volatile SIM_SCGC3            absolute 0x40048030;
    const register unsigned short int TRNG = 0;
    sbit  TRNG_bit at SIM_SCGC3.B0;
    const register unsigned short int SPI2 = 12;
    sbit  SPI2_bit at SIM_SCGC3.B12;
    const register unsigned short int SDHC = 17;
    sbit  SDHC_bit at SIM_SCGC3.B17;
    const register unsigned short int FTM2 = 24;
    sbit  FTM2_bit at SIM_SCGC3.B24;
    const register unsigned short int FTM3 = 25;
    sbit  FTM3_bit at SIM_SCGC3.B25;

sfr unsigned long   volatile SIM_SCGC4            absolute 0x40048034;
    const register unsigned short int EWM = 1;
    sbit  EWM_bit at SIM_SCGC4.B1;
    const register unsigned short int CMT = 2;
    sbit  CMT_bit at SIM_SCGC4.B2;
    const register unsigned short int I2C0 = 6;
    sbit  I2C0_bit at SIM_SCGC4.B6;
    const register unsigned short int I2C1 = 7;
    sbit  I2C1_bit at SIM_SCGC4.B7;
    const register unsigned short int USBOTG = 18;
    sbit  USBOTG_bit at SIM_SCGC4.B18;
    const register unsigned short int CMP = 19;
    sbit  CMP_bit at SIM_SCGC4.B19;
    const register unsigned short int VREF = 20;
    sbit  VREF_bit at SIM_SCGC4.B20;

sfr unsigned long   volatile SIM_SCGC5            absolute 0x40048038;
    const register unsigned short int LPTMR = 0;
    sbit  LPTMR_bit at SIM_SCGC5.B0;
    const register unsigned short int LPTMR1 = 4;
    sbit  LPTMR1_bit at SIM_SCGC5.B4;
    const register unsigned short int TSI = 5;
    sbit  TSI_bit at SIM_SCGC5.B5;
    const register unsigned short int PORTA = 9;
    sbit  PORTA_bit at SIM_SCGC5.B9;
    const register unsigned short int PORTB = 10;
    sbit  PORTB_bit at SIM_SCGC5.B10;
    const register unsigned short int PORTC = 11;
    sbit  PORTC_bit at SIM_SCGC5.B11;
    const register unsigned short int PORTD = 12;
    sbit  PORTD_bit at SIM_SCGC5.B12;
    const register unsigned short int PORTE = 13;
    sbit  PORTE_bit at SIM_SCGC5.B13;

sfr unsigned long   volatile SIM_SCGC6            absolute 0x4004803C;
    const register unsigned short int FTF = 0;
    sbit  FTF_bit at SIM_SCGC6.B0;
    const register unsigned short int DMAMUX = 1;
    sbit  DMAMUX_bit at SIM_SCGC6.B1;
    const register unsigned short int SPI0 = 12;
    sbit  SPI0_bit at SIM_SCGC6.B12;
    const register unsigned short int SPI1 = 13;
    sbit  SPI1_bit at SIM_SCGC6.B13;
    const register unsigned short int I2S = 15;
    sbit  I2S_bit at SIM_SCGC6.B15;
    const register unsigned short int CRC = 18;
    sbit  CRC_bit at SIM_SCGC6.B18;
    const register unsigned short int USBDCD = 21;
    sbit  USBDCD_bit at SIM_SCGC6.B21;
    const register unsigned short int PDB = 22;
    sbit  PDB_bit at SIM_SCGC6.B22;
    const register unsigned short int PIT = 23;
    sbit  PIT_bit at SIM_SCGC6.B23;
    const register unsigned short int FTM0 = 24;
    sbit  FTM0_bit at SIM_SCGC6.B24;
    const register unsigned short int FTM1 = 25;
    sbit  FTM1_bit at SIM_SCGC6.B25;
    sbit  FTM2_SIM_SCGC6_bit at SIM_SCGC6.B26;
    const register unsigned short int ADC0 = 27;
    sbit  ADC0_bit at SIM_SCGC6.B27;
    const register unsigned short int RTC = 29;
    sbit  RTC_bit at SIM_SCGC6.B29;
    sbit  DAC0_SIM_SCGC6_bit at SIM_SCGC6.B31;

sfr unsigned long   volatile SIM_SCGC7            absolute 0x40048040;
    const register unsigned short int FLEXBUS = 0;
    sbit  FLEXBUS_bit at SIM_SCGC7.B0;
    sbit  DMA_SIM_SCGC7_bit at SIM_SCGC7.B1;
    const register unsigned short int MPU = 2;
    sbit  MPU_bit at SIM_SCGC7.B2;
    const register unsigned short int SDRAMC = 3;
    sbit  SDRAMC_bit at SIM_SCGC7.B3;

sfr unsigned long   volatile SIM_CLKDIV1          absolute 0x40048044;
    const register unsigned short int OUTDIV40 = 16;
    sbit  OUTDIV40_bit at SIM_CLKDIV1.B16;
    const register unsigned short int OUTDIV41 = 17;
    sbit  OUTDIV41_bit at SIM_CLKDIV1.B17;
    const register unsigned short int OUTDIV42 = 18;
    sbit  OUTDIV42_bit at SIM_CLKDIV1.B18;
    const register unsigned short int OUTDIV43 = 19;
    sbit  OUTDIV43_bit at SIM_CLKDIV1.B19;
    const register unsigned short int OUTDIV30 = 20;
    sbit  OUTDIV30_bit at SIM_CLKDIV1.B20;
    const register unsigned short int OUTDIV31 = 21;
    sbit  OUTDIV31_bit at SIM_CLKDIV1.B21;
    const register unsigned short int OUTDIV32 = 22;
    sbit  OUTDIV32_bit at SIM_CLKDIV1.B22;
    const register unsigned short int OUTDIV33 = 23;
    sbit  OUTDIV33_bit at SIM_CLKDIV1.B23;
    const register unsigned short int OUTDIV20 = 24;
    sbit  OUTDIV20_bit at SIM_CLKDIV1.B24;
    const register unsigned short int OUTDIV21 = 25;
    sbit  OUTDIV21_bit at SIM_CLKDIV1.B25;
    const register unsigned short int OUTDIV22 = 26;
    sbit  OUTDIV22_bit at SIM_CLKDIV1.B26;
    const register unsigned short int OUTDIV23 = 27;
    sbit  OUTDIV23_bit at SIM_CLKDIV1.B27;
    const register unsigned short int OUTDIV10 = 28;
    sbit  OUTDIV10_bit at SIM_CLKDIV1.B28;
    const register unsigned short int OUTDIV11 = 29;
    sbit  OUTDIV11_bit at SIM_CLKDIV1.B29;
    const register unsigned short int OUTDIV12 = 30;
    sbit  OUTDIV12_bit at SIM_CLKDIV1.B30;
    const register unsigned short int OUTDIV13 = 31;
    sbit  OUTDIV13_bit at SIM_CLKDIV1.B31;

sfr unsigned long   volatile SIM_CLKDIV2          absolute 0x40048048;
    const register unsigned short int USBFRAC = 0;
    sbit  USBFRAC_bit at SIM_CLKDIV2.B0;
    const register unsigned short int USBDIV0 = 1;
    sbit  USBDIV0_bit at SIM_CLKDIV2.B1;
    const register unsigned short int USBDIV1 = 2;
    sbit  USBDIV1_bit at SIM_CLKDIV2.B2;
    const register unsigned short int USBDIV2 = 3;
    sbit  USBDIV2_bit at SIM_CLKDIV2.B3;

sfr unsigned long   volatile SIM_FCFG1            absolute 0x4004804C;
    const register unsigned short int FLASHDIS = 0;
    sbit  FLASHDIS_bit at SIM_FCFG1.B0;
    const register unsigned short int FLASHDOZE = 1;
    sbit  FLASHDOZE_bit at SIM_FCFG1.B1;
    const register unsigned short int PFSIZE0 = 24;
    sbit  PFSIZE0_bit at SIM_FCFG1.B24;
    const register unsigned short int PFSIZE1 = 25;
    sbit  PFSIZE1_bit at SIM_FCFG1.B25;
    const register unsigned short int PFSIZE2 = 26;
    sbit  PFSIZE2_bit at SIM_FCFG1.B26;
    const register unsigned short int PFSIZE3 = 27;
    sbit  PFSIZE3_bit at SIM_FCFG1.B27;

sfr unsigned long   volatile SIM_FCFG2            absolute 0x40048050;
    const register unsigned short int MAXADDR10 = 16;
    sbit  MAXADDR10_bit at SIM_FCFG2.B16;
    const register unsigned short int MAXADDR11 = 17;
    sbit  MAXADDR11_bit at SIM_FCFG2.B17;
    const register unsigned short int MAXADDR12 = 18;
    sbit  MAXADDR12_bit at SIM_FCFG2.B18;
    const register unsigned short int MAXADDR13 = 19;
    sbit  MAXADDR13_bit at SIM_FCFG2.B19;
    const register unsigned short int MAXADDR14 = 20;
    sbit  MAXADDR14_bit at SIM_FCFG2.B20;
    const register unsigned short int MAXADDR15 = 21;
    sbit  MAXADDR15_bit at SIM_FCFG2.B21;
    const register unsigned short int MAXADDR16 = 22;
    sbit  MAXADDR16_bit at SIM_FCFG2.B22;
    const register unsigned short int MAXADDR00 = 24;
    sbit  MAXADDR00_bit at SIM_FCFG2.B24;
    const register unsigned short int MAXADDR01 = 25;
    sbit  MAXADDR01_bit at SIM_FCFG2.B25;
    const register unsigned short int MAXADDR02 = 26;
    sbit  MAXADDR02_bit at SIM_FCFG2.B26;
    const register unsigned short int MAXADDR03 = 27;
    sbit  MAXADDR03_bit at SIM_FCFG2.B27;
    const register unsigned short int MAXADDR04 = 28;
    sbit  MAXADDR04_bit at SIM_FCFG2.B28;
    const register unsigned short int MAXADDR05 = 29;
    sbit  MAXADDR05_bit at SIM_FCFG2.B29;
    const register unsigned short int MAXADDR06 = 30;
    sbit  MAXADDR06_bit at SIM_FCFG2.B30;

sfr unsigned long   volatile SIM_UIDH             absolute 0x40048054;
    const register unsigned short int UID0 = 0;
    sbit  UID0_bit at SIM_UIDH.B0;
    const register unsigned short int UID1 = 1;
    sbit  UID1_bit at SIM_UIDH.B1;
    const register unsigned short int UID2 = 2;
    sbit  UID2_bit at SIM_UIDH.B2;
    const register unsigned short int UID3 = 3;
    sbit  UID3_bit at SIM_UIDH.B3;
    const register unsigned short int UID4 = 4;
    sbit  UID4_bit at SIM_UIDH.B4;
    const register unsigned short int UID5 = 5;
    sbit  UID5_bit at SIM_UIDH.B5;
    const register unsigned short int UID6 = 6;
    sbit  UID6_bit at SIM_UIDH.B6;
    const register unsigned short int UID7 = 7;
    sbit  UID7_bit at SIM_UIDH.B7;
    const register unsigned short int UID8 = 8;
    sbit  UID8_bit at SIM_UIDH.B8;
    const register unsigned short int UID9 = 9;
    sbit  UID9_bit at SIM_UIDH.B9;
    const register unsigned short int UID10 = 10;
    sbit  UID10_bit at SIM_UIDH.B10;
    const register unsigned short int UID11 = 11;
    sbit  UID11_bit at SIM_UIDH.B11;
    const register unsigned short int UID12 = 12;
    sbit  UID12_bit at SIM_UIDH.B12;
    const register unsigned short int UID13 = 13;
    sbit  UID13_bit at SIM_UIDH.B13;
    const register unsigned short int UID14 = 14;
    sbit  UID14_bit at SIM_UIDH.B14;
    const register unsigned short int UID15 = 15;
    sbit  UID15_bit at SIM_UIDH.B15;
    const register unsigned short int UID16 = 16;
    sbit  UID16_bit at SIM_UIDH.B16;
    const register unsigned short int UID17 = 17;
    sbit  UID17_bit at SIM_UIDH.B17;
    const register unsigned short int UID18 = 18;
    sbit  UID18_bit at SIM_UIDH.B18;
    const register unsigned short int UID19 = 19;
    sbit  UID19_bit at SIM_UIDH.B19;
    const register unsigned short int UID20 = 20;
    sbit  UID20_bit at SIM_UIDH.B20;
    const register unsigned short int UID21 = 21;
    sbit  UID21_bit at SIM_UIDH.B21;
    const register unsigned short int UID22 = 22;
    sbit  UID22_bit at SIM_UIDH.B22;
    const register unsigned short int UID23 = 23;
    sbit  UID23_bit at SIM_UIDH.B23;
    const register unsigned short int UID24 = 24;
    sbit  UID24_bit at SIM_UIDH.B24;
    const register unsigned short int UID25 = 25;
    sbit  UID25_bit at SIM_UIDH.B25;
    const register unsigned short int UID26 = 26;
    sbit  UID26_bit at SIM_UIDH.B26;
    const register unsigned short int UID27 = 27;
    sbit  UID27_bit at SIM_UIDH.B27;
    const register unsigned short int UID28 = 28;
    sbit  UID28_bit at SIM_UIDH.B28;
    const register unsigned short int UID29 = 29;
    sbit  UID29_bit at SIM_UIDH.B29;
    const register unsigned short int UID30 = 30;
    sbit  UID30_bit at SIM_UIDH.B30;
    const register unsigned short int UID31 = 31;
    sbit  UID31_bit at SIM_UIDH.B31;

sfr unsigned long   volatile SIM_UIDMH            absolute 0x40048058;
    sbit  UID0_SIM_UIDMH_bit at SIM_UIDMH.B0;
    sbit  UID1_SIM_UIDMH_bit at SIM_UIDMH.B1;
    sbit  UID2_SIM_UIDMH_bit at SIM_UIDMH.B2;
    sbit  UID3_SIM_UIDMH_bit at SIM_UIDMH.B3;
    sbit  UID4_SIM_UIDMH_bit at SIM_UIDMH.B4;
    sbit  UID5_SIM_UIDMH_bit at SIM_UIDMH.B5;
    sbit  UID6_SIM_UIDMH_bit at SIM_UIDMH.B6;
    sbit  UID7_SIM_UIDMH_bit at SIM_UIDMH.B7;
    sbit  UID8_SIM_UIDMH_bit at SIM_UIDMH.B8;
    sbit  UID9_SIM_UIDMH_bit at SIM_UIDMH.B9;
    sbit  UID10_SIM_UIDMH_bit at SIM_UIDMH.B10;
    sbit  UID11_SIM_UIDMH_bit at SIM_UIDMH.B11;
    sbit  UID12_SIM_UIDMH_bit at SIM_UIDMH.B12;
    sbit  UID13_SIM_UIDMH_bit at SIM_UIDMH.B13;
    sbit  UID14_SIM_UIDMH_bit at SIM_UIDMH.B14;
    sbit  UID15_SIM_UIDMH_bit at SIM_UIDMH.B15;
    sbit  UID16_SIM_UIDMH_bit at SIM_UIDMH.B16;
    sbit  UID17_SIM_UIDMH_bit at SIM_UIDMH.B17;
    sbit  UID18_SIM_UIDMH_bit at SIM_UIDMH.B18;
    sbit  UID19_SIM_UIDMH_bit at SIM_UIDMH.B19;
    sbit  UID20_SIM_UIDMH_bit at SIM_UIDMH.B20;
    sbit  UID21_SIM_UIDMH_bit at SIM_UIDMH.B21;
    sbit  UID22_SIM_UIDMH_bit at SIM_UIDMH.B22;
    sbit  UID23_SIM_UIDMH_bit at SIM_UIDMH.B23;
    sbit  UID24_SIM_UIDMH_bit at SIM_UIDMH.B24;
    sbit  UID25_SIM_UIDMH_bit at SIM_UIDMH.B25;
    sbit  UID26_SIM_UIDMH_bit at SIM_UIDMH.B26;
    sbit  UID27_SIM_UIDMH_bit at SIM_UIDMH.B27;
    sbit  UID28_SIM_UIDMH_bit at SIM_UIDMH.B28;
    sbit  UID29_SIM_UIDMH_bit at SIM_UIDMH.B29;
    sbit  UID30_SIM_UIDMH_bit at SIM_UIDMH.B30;
    sbit  UID31_SIM_UIDMH_bit at SIM_UIDMH.B31;

sfr unsigned long   volatile SIM_UIDML            absolute 0x4004805C;
    sbit  UID0_SIM_UIDML_bit at SIM_UIDML.B0;
    sbit  UID1_SIM_UIDML_bit at SIM_UIDML.B1;
    sbit  UID2_SIM_UIDML_bit at SIM_UIDML.B2;
    sbit  UID3_SIM_UIDML_bit at SIM_UIDML.B3;
    sbit  UID4_SIM_UIDML_bit at SIM_UIDML.B4;
    sbit  UID5_SIM_UIDML_bit at SIM_UIDML.B5;
    sbit  UID6_SIM_UIDML_bit at SIM_UIDML.B6;
    sbit  UID7_SIM_UIDML_bit at SIM_UIDML.B7;
    sbit  UID8_SIM_UIDML_bit at SIM_UIDML.B8;
    sbit  UID9_SIM_UIDML_bit at SIM_UIDML.B9;
    sbit  UID10_SIM_UIDML_bit at SIM_UIDML.B10;
    sbit  UID11_SIM_UIDML_bit at SIM_UIDML.B11;
    sbit  UID12_SIM_UIDML_bit at SIM_UIDML.B12;
    sbit  UID13_SIM_UIDML_bit at SIM_UIDML.B13;
    sbit  UID14_SIM_UIDML_bit at SIM_UIDML.B14;
    sbit  UID15_SIM_UIDML_bit at SIM_UIDML.B15;
    sbit  UID16_SIM_UIDML_bit at SIM_UIDML.B16;
    sbit  UID17_SIM_UIDML_bit at SIM_UIDML.B17;
    sbit  UID18_SIM_UIDML_bit at SIM_UIDML.B18;
    sbit  UID19_SIM_UIDML_bit at SIM_UIDML.B19;
    sbit  UID20_SIM_UIDML_bit at SIM_UIDML.B20;
    sbit  UID21_SIM_UIDML_bit at SIM_UIDML.B21;
    sbit  UID22_SIM_UIDML_bit at SIM_UIDML.B22;
    sbit  UID23_SIM_UIDML_bit at SIM_UIDML.B23;
    sbit  UID24_SIM_UIDML_bit at SIM_UIDML.B24;
    sbit  UID25_SIM_UIDML_bit at SIM_UIDML.B25;
    sbit  UID26_SIM_UIDML_bit at SIM_UIDML.B26;
    sbit  UID27_SIM_UIDML_bit at SIM_UIDML.B27;
    sbit  UID28_SIM_UIDML_bit at SIM_UIDML.B28;
    sbit  UID29_SIM_UIDML_bit at SIM_UIDML.B29;
    sbit  UID30_SIM_UIDML_bit at SIM_UIDML.B30;
    sbit  UID31_SIM_UIDML_bit at SIM_UIDML.B31;

sfr unsigned long   volatile SIM_UIDL             absolute 0x40048060;
    sbit  UID0_SIM_UIDL_bit at SIM_UIDL.B0;
    sbit  UID1_SIM_UIDL_bit at SIM_UIDL.B1;
    sbit  UID2_SIM_UIDL_bit at SIM_UIDL.B2;
    sbit  UID3_SIM_UIDL_bit at SIM_UIDL.B3;
    sbit  UID4_SIM_UIDL_bit at SIM_UIDL.B4;
    sbit  UID5_SIM_UIDL_bit at SIM_UIDL.B5;
    sbit  UID6_SIM_UIDL_bit at SIM_UIDL.B6;
    sbit  UID7_SIM_UIDL_bit at SIM_UIDL.B7;
    sbit  UID8_SIM_UIDL_bit at SIM_UIDL.B8;
    sbit  UID9_SIM_UIDL_bit at SIM_UIDL.B9;
    sbit  UID10_SIM_UIDL_bit at SIM_UIDL.B10;
    sbit  UID11_SIM_UIDL_bit at SIM_UIDL.B11;
    sbit  UID12_SIM_UIDL_bit at SIM_UIDL.B12;
    sbit  UID13_SIM_UIDL_bit at SIM_UIDL.B13;
    sbit  UID14_SIM_UIDL_bit at SIM_UIDL.B14;
    sbit  UID15_SIM_UIDL_bit at SIM_UIDL.B15;
    sbit  UID16_SIM_UIDL_bit at SIM_UIDL.B16;
    sbit  UID17_SIM_UIDL_bit at SIM_UIDL.B17;
    sbit  UID18_SIM_UIDL_bit at SIM_UIDL.B18;
    sbit  UID19_SIM_UIDL_bit at SIM_UIDL.B19;
    sbit  UID20_SIM_UIDL_bit at SIM_UIDL.B20;
    sbit  UID21_SIM_UIDL_bit at SIM_UIDL.B21;
    sbit  UID22_SIM_UIDL_bit at SIM_UIDL.B22;
    sbit  UID23_SIM_UIDL_bit at SIM_UIDL.B23;
    sbit  UID24_SIM_UIDL_bit at SIM_UIDL.B24;
    sbit  UID25_SIM_UIDL_bit at SIM_UIDL.B25;
    sbit  UID26_SIM_UIDL_bit at SIM_UIDL.B26;
    sbit  UID27_SIM_UIDL_bit at SIM_UIDL.B27;
    sbit  UID28_SIM_UIDL_bit at SIM_UIDL.B28;
    sbit  UID29_SIM_UIDL_bit at SIM_UIDL.B29;
    sbit  UID30_SIM_UIDL_bit at SIM_UIDL.B30;
    sbit  UID31_SIM_UIDL_bit at SIM_UIDL.B31;

sfr unsigned long   volatile SIM_CLKDIV3          absolute 0x40048064;
    const register unsigned short int PLLFLLFRAC = 0;
    sbit  PLLFLLFRAC_bit at SIM_CLKDIV3.B0;
    const register unsigned short int PLLFLLDIV0 = 1;
    sbit  PLLFLLDIV0_bit at SIM_CLKDIV3.B1;
    const register unsigned short int PLLFLLDIV1 = 2;
    sbit  PLLFLLDIV1_bit at SIM_CLKDIV3.B2;
    const register unsigned short int PLLFLLDIV2 = 3;
    sbit  PLLFLLDIV2_bit at SIM_CLKDIV3.B3;

sfr unsigned long   volatile SIM_CLKDIV4          absolute 0x40048068;
    const register unsigned short int TRACEFRAC = 0;
    sbit  TRACEFRAC_bit at SIM_CLKDIV4.B0;
    const register unsigned short int TRACEDIV0 = 1;
    sbit  TRACEDIV0_bit at SIM_CLKDIV4.B1;
    const register unsigned short int TRACEDIV1 = 2;
    sbit  TRACEDIV1_bit at SIM_CLKDIV4.B2;
    const register unsigned short int TRACEDIV2 = 3;
    sbit  TRACEDIV2_bit at SIM_CLKDIV4.B3;

sfr unsigned long   volatile PORTA_PCR0           absolute 0x40049000;
    const register unsigned short int PS = 0;
    sbit  PS_bit at PORTA_PCR0.B0;
    const register unsigned short int PE = 1;
    sbit  PE_bit at PORTA_PCR0.B1;
    const register unsigned short int SRE = 2;
    sbit  SRE_bit at PORTA_PCR0.B2;
    const register unsigned short int PFE = 4;
    sbit  PFE_bit at PORTA_PCR0.B4;
    const register unsigned short int ODE = 5;
    sbit  ODE_bit at PORTA_PCR0.B5;
    const register unsigned short int DSE = 6;
    sbit  DSE_bit at PORTA_PCR0.B6;
    const register unsigned short int MUX0 = 8;
    sbit  MUX0_bit at PORTA_PCR0.B8;
    const register unsigned short int MUX1 = 9;
    sbit  MUX1_bit at PORTA_PCR0.B9;
    const register unsigned short int MUX2 = 10;
    sbit  MUX2_bit at PORTA_PCR0.B10;
    const register unsigned short int LK = 15;
    sbit  LK_bit at PORTA_PCR0.B15;
    const register unsigned short int IRQC0 = 16;
    sbit  IRQC0_bit at PORTA_PCR0.B16;
    const register unsigned short int IRQC1 = 17;
    sbit  IRQC1_bit at PORTA_PCR0.B17;
    const register unsigned short int IRQC2 = 18;
    sbit  IRQC2_bit at PORTA_PCR0.B18;
    const register unsigned short int IRQC3 = 19;
    sbit  IRQC3_bit at PORTA_PCR0.B19;
    const register unsigned short int ISF = 24;
    sbit  ISF_bit at PORTA_PCR0.B24;

sfr unsigned long   volatile PORTA_PCR1           absolute 0x40049004;
    sbit  PS_PORTA_PCR1_bit at PORTA_PCR1.B0;
    sbit  PE_PORTA_PCR1_bit at PORTA_PCR1.B1;
    sbit  SRE_PORTA_PCR1_bit at PORTA_PCR1.B2;
    sbit  PFE_PORTA_PCR1_bit at PORTA_PCR1.B4;
    sbit  ODE_PORTA_PCR1_bit at PORTA_PCR1.B5;
    sbit  DSE_PORTA_PCR1_bit at PORTA_PCR1.B6;
    sbit  MUX0_PORTA_PCR1_bit at PORTA_PCR1.B8;
    sbit  MUX1_PORTA_PCR1_bit at PORTA_PCR1.B9;
    sbit  MUX2_PORTA_PCR1_bit at PORTA_PCR1.B10;
    sbit  LK_PORTA_PCR1_bit at PORTA_PCR1.B15;
    sbit  IRQC0_PORTA_PCR1_bit at PORTA_PCR1.B16;
    sbit  IRQC1_PORTA_PCR1_bit at PORTA_PCR1.B17;
    sbit  IRQC2_PORTA_PCR1_bit at PORTA_PCR1.B18;
    sbit  IRQC3_PORTA_PCR1_bit at PORTA_PCR1.B19;
    sbit  ISF_PORTA_PCR1_bit at PORTA_PCR1.B24;

sfr unsigned long   volatile PORTA_PCR2           absolute 0x40049008;
    sbit  PS_PORTA_PCR2_bit at PORTA_PCR2.B0;
    sbit  PE_PORTA_PCR2_bit at PORTA_PCR2.B1;
    sbit  SRE_PORTA_PCR2_bit at PORTA_PCR2.B2;
    sbit  PFE_PORTA_PCR2_bit at PORTA_PCR2.B4;
    sbit  ODE_PORTA_PCR2_bit at PORTA_PCR2.B5;
    sbit  DSE_PORTA_PCR2_bit at PORTA_PCR2.B6;
    sbit  MUX0_PORTA_PCR2_bit at PORTA_PCR2.B8;
    sbit  MUX1_PORTA_PCR2_bit at PORTA_PCR2.B9;
    sbit  MUX2_PORTA_PCR2_bit at PORTA_PCR2.B10;
    sbit  LK_PORTA_PCR2_bit at PORTA_PCR2.B15;
    sbit  IRQC0_PORTA_PCR2_bit at PORTA_PCR2.B16;
    sbit  IRQC1_PORTA_PCR2_bit at PORTA_PCR2.B17;
    sbit  IRQC2_PORTA_PCR2_bit at PORTA_PCR2.B18;
    sbit  IRQC3_PORTA_PCR2_bit at PORTA_PCR2.B19;
    sbit  ISF_PORTA_PCR2_bit at PORTA_PCR2.B24;

sfr unsigned long   volatile PORTA_PCR3           absolute 0x4004900C;
    sbit  PS_PORTA_PCR3_bit at PORTA_PCR3.B0;
    sbit  PE_PORTA_PCR3_bit at PORTA_PCR3.B1;
    sbit  SRE_PORTA_PCR3_bit at PORTA_PCR3.B2;
    sbit  PFE_PORTA_PCR3_bit at PORTA_PCR3.B4;
    sbit  ODE_PORTA_PCR3_bit at PORTA_PCR3.B5;
    sbit  DSE_PORTA_PCR3_bit at PORTA_PCR3.B6;
    sbit  MUX0_PORTA_PCR3_bit at PORTA_PCR3.B8;
    sbit  MUX1_PORTA_PCR3_bit at PORTA_PCR3.B9;
    sbit  MUX2_PORTA_PCR3_bit at PORTA_PCR3.B10;
    sbit  LK_PORTA_PCR3_bit at PORTA_PCR3.B15;
    sbit  IRQC0_PORTA_PCR3_bit at PORTA_PCR3.B16;
    sbit  IRQC1_PORTA_PCR3_bit at PORTA_PCR3.B17;
    sbit  IRQC2_PORTA_PCR3_bit at PORTA_PCR3.B18;
    sbit  IRQC3_PORTA_PCR3_bit at PORTA_PCR3.B19;
    sbit  ISF_PORTA_PCR3_bit at PORTA_PCR3.B24;

sfr unsigned long   volatile PORTA_PCR4           absolute 0x40049010;
    sbit  PS_PORTA_PCR4_bit at PORTA_PCR4.B0;
    sbit  PE_PORTA_PCR4_bit at PORTA_PCR4.B1;
    sbit  SRE_PORTA_PCR4_bit at PORTA_PCR4.B2;
    sbit  PFE_PORTA_PCR4_bit at PORTA_PCR4.B4;
    sbit  ODE_PORTA_PCR4_bit at PORTA_PCR4.B5;
    sbit  DSE_PORTA_PCR4_bit at PORTA_PCR4.B6;
    sbit  MUX0_PORTA_PCR4_bit at PORTA_PCR4.B8;
    sbit  MUX1_PORTA_PCR4_bit at PORTA_PCR4.B9;
    sbit  MUX2_PORTA_PCR4_bit at PORTA_PCR4.B10;
    sbit  LK_PORTA_PCR4_bit at PORTA_PCR4.B15;
    sbit  IRQC0_PORTA_PCR4_bit at PORTA_PCR4.B16;
    sbit  IRQC1_PORTA_PCR4_bit at PORTA_PCR4.B17;
    sbit  IRQC2_PORTA_PCR4_bit at PORTA_PCR4.B18;
    sbit  IRQC3_PORTA_PCR4_bit at PORTA_PCR4.B19;
    sbit  ISF_PORTA_PCR4_bit at PORTA_PCR4.B24;

sfr unsigned long   volatile PORTA_PCR5           absolute 0x40049014;
    sbit  PS_PORTA_PCR5_bit at PORTA_PCR5.B0;
    sbit  PE_PORTA_PCR5_bit at PORTA_PCR5.B1;
    sbit  SRE_PORTA_PCR5_bit at PORTA_PCR5.B2;
    sbit  PFE_PORTA_PCR5_bit at PORTA_PCR5.B4;
    sbit  ODE_PORTA_PCR5_bit at PORTA_PCR5.B5;
    sbit  DSE_PORTA_PCR5_bit at PORTA_PCR5.B6;
    sbit  MUX0_PORTA_PCR5_bit at PORTA_PCR5.B8;
    sbit  MUX1_PORTA_PCR5_bit at PORTA_PCR5.B9;
    sbit  MUX2_PORTA_PCR5_bit at PORTA_PCR5.B10;
    sbit  LK_PORTA_PCR5_bit at PORTA_PCR5.B15;
    sbit  IRQC0_PORTA_PCR5_bit at PORTA_PCR5.B16;
    sbit  IRQC1_PORTA_PCR5_bit at PORTA_PCR5.B17;
    sbit  IRQC2_PORTA_PCR5_bit at PORTA_PCR5.B18;
    sbit  IRQC3_PORTA_PCR5_bit at PORTA_PCR5.B19;
    sbit  ISF_PORTA_PCR5_bit at PORTA_PCR5.B24;

sfr unsigned long   volatile PORTA_PCR6           absolute 0x40049018;
    sbit  PS_PORTA_PCR6_bit at PORTA_PCR6.B0;
    sbit  PE_PORTA_PCR6_bit at PORTA_PCR6.B1;
    sbit  SRE_PORTA_PCR6_bit at PORTA_PCR6.B2;
    sbit  PFE_PORTA_PCR6_bit at PORTA_PCR6.B4;
    sbit  ODE_PORTA_PCR6_bit at PORTA_PCR6.B5;
    sbit  DSE_PORTA_PCR6_bit at PORTA_PCR6.B6;
    sbit  MUX0_PORTA_PCR6_bit at PORTA_PCR6.B8;
    sbit  MUX1_PORTA_PCR6_bit at PORTA_PCR6.B9;
    sbit  MUX2_PORTA_PCR6_bit at PORTA_PCR6.B10;
    sbit  LK_PORTA_PCR6_bit at PORTA_PCR6.B15;
    sbit  IRQC0_PORTA_PCR6_bit at PORTA_PCR6.B16;
    sbit  IRQC1_PORTA_PCR6_bit at PORTA_PCR6.B17;
    sbit  IRQC2_PORTA_PCR6_bit at PORTA_PCR6.B18;
    sbit  IRQC3_PORTA_PCR6_bit at PORTA_PCR6.B19;
    sbit  ISF_PORTA_PCR6_bit at PORTA_PCR6.B24;

sfr unsigned long   volatile PORTA_PCR7           absolute 0x4004901C;
    sbit  PS_PORTA_PCR7_bit at PORTA_PCR7.B0;
    sbit  PE_PORTA_PCR7_bit at PORTA_PCR7.B1;
    sbit  SRE_PORTA_PCR7_bit at PORTA_PCR7.B2;
    sbit  PFE_PORTA_PCR7_bit at PORTA_PCR7.B4;
    sbit  ODE_PORTA_PCR7_bit at PORTA_PCR7.B5;
    sbit  DSE_PORTA_PCR7_bit at PORTA_PCR7.B6;
    sbit  MUX0_PORTA_PCR7_bit at PORTA_PCR7.B8;
    sbit  MUX1_PORTA_PCR7_bit at PORTA_PCR7.B9;
    sbit  MUX2_PORTA_PCR7_bit at PORTA_PCR7.B10;
    sbit  LK_PORTA_PCR7_bit at PORTA_PCR7.B15;
    sbit  IRQC0_PORTA_PCR7_bit at PORTA_PCR7.B16;
    sbit  IRQC1_PORTA_PCR7_bit at PORTA_PCR7.B17;
    sbit  IRQC2_PORTA_PCR7_bit at PORTA_PCR7.B18;
    sbit  IRQC3_PORTA_PCR7_bit at PORTA_PCR7.B19;
    sbit  ISF_PORTA_PCR7_bit at PORTA_PCR7.B24;

sfr unsigned long   volatile PORTA_PCR8           absolute 0x40049020;
    sbit  PS_PORTA_PCR8_bit at PORTA_PCR8.B0;
    sbit  PE_PORTA_PCR8_bit at PORTA_PCR8.B1;
    sbit  SRE_PORTA_PCR8_bit at PORTA_PCR8.B2;
    sbit  PFE_PORTA_PCR8_bit at PORTA_PCR8.B4;
    sbit  ODE_PORTA_PCR8_bit at PORTA_PCR8.B5;
    sbit  DSE_PORTA_PCR8_bit at PORTA_PCR8.B6;
    sbit  MUX0_PORTA_PCR8_bit at PORTA_PCR8.B8;
    sbit  MUX1_PORTA_PCR8_bit at PORTA_PCR8.B9;
    sbit  MUX2_PORTA_PCR8_bit at PORTA_PCR8.B10;
    sbit  LK_PORTA_PCR8_bit at PORTA_PCR8.B15;
    sbit  IRQC0_PORTA_PCR8_bit at PORTA_PCR8.B16;
    sbit  IRQC1_PORTA_PCR8_bit at PORTA_PCR8.B17;
    sbit  IRQC2_PORTA_PCR8_bit at PORTA_PCR8.B18;
    sbit  IRQC3_PORTA_PCR8_bit at PORTA_PCR8.B19;
    sbit  ISF_PORTA_PCR8_bit at PORTA_PCR8.B24;

sfr unsigned long   volatile PORTA_PCR9           absolute 0x40049024;
    sbit  PS_PORTA_PCR9_bit at PORTA_PCR9.B0;
    sbit  PE_PORTA_PCR9_bit at PORTA_PCR9.B1;
    sbit  SRE_PORTA_PCR9_bit at PORTA_PCR9.B2;
    sbit  PFE_PORTA_PCR9_bit at PORTA_PCR9.B4;
    sbit  ODE_PORTA_PCR9_bit at PORTA_PCR9.B5;
    sbit  DSE_PORTA_PCR9_bit at PORTA_PCR9.B6;
    sbit  MUX0_PORTA_PCR9_bit at PORTA_PCR9.B8;
    sbit  MUX1_PORTA_PCR9_bit at PORTA_PCR9.B9;
    sbit  MUX2_PORTA_PCR9_bit at PORTA_PCR9.B10;
    sbit  LK_PORTA_PCR9_bit at PORTA_PCR9.B15;
    sbit  IRQC0_PORTA_PCR9_bit at PORTA_PCR9.B16;
    sbit  IRQC1_PORTA_PCR9_bit at PORTA_PCR9.B17;
    sbit  IRQC2_PORTA_PCR9_bit at PORTA_PCR9.B18;
    sbit  IRQC3_PORTA_PCR9_bit at PORTA_PCR9.B19;
    sbit  ISF_PORTA_PCR9_bit at PORTA_PCR9.B24;

sfr unsigned long   volatile PORTA_PCR10          absolute 0x40049028;
    sbit  PS_PORTA_PCR10_bit at PORTA_PCR10.B0;
    sbit  PE_PORTA_PCR10_bit at PORTA_PCR10.B1;
    sbit  SRE_PORTA_PCR10_bit at PORTA_PCR10.B2;
    sbit  PFE_PORTA_PCR10_bit at PORTA_PCR10.B4;
    sbit  ODE_PORTA_PCR10_bit at PORTA_PCR10.B5;
    sbit  DSE_PORTA_PCR10_bit at PORTA_PCR10.B6;
    sbit  MUX0_PORTA_PCR10_bit at PORTA_PCR10.B8;
    sbit  MUX1_PORTA_PCR10_bit at PORTA_PCR10.B9;
    sbit  MUX2_PORTA_PCR10_bit at PORTA_PCR10.B10;
    sbit  LK_PORTA_PCR10_bit at PORTA_PCR10.B15;
    sbit  IRQC0_PORTA_PCR10_bit at PORTA_PCR10.B16;
    sbit  IRQC1_PORTA_PCR10_bit at PORTA_PCR10.B17;
    sbit  IRQC2_PORTA_PCR10_bit at PORTA_PCR10.B18;
    sbit  IRQC3_PORTA_PCR10_bit at PORTA_PCR10.B19;
    sbit  ISF_PORTA_PCR10_bit at PORTA_PCR10.B24;

sfr unsigned long   volatile PORTA_PCR11          absolute 0x4004902C;
    sbit  PS_PORTA_PCR11_bit at PORTA_PCR11.B0;
    sbit  PE_PORTA_PCR11_bit at PORTA_PCR11.B1;
    sbit  SRE_PORTA_PCR11_bit at PORTA_PCR11.B2;
    sbit  PFE_PORTA_PCR11_bit at PORTA_PCR11.B4;
    sbit  ODE_PORTA_PCR11_bit at PORTA_PCR11.B5;
    sbit  DSE_PORTA_PCR11_bit at PORTA_PCR11.B6;
    sbit  MUX0_PORTA_PCR11_bit at PORTA_PCR11.B8;
    sbit  MUX1_PORTA_PCR11_bit at PORTA_PCR11.B9;
    sbit  MUX2_PORTA_PCR11_bit at PORTA_PCR11.B10;
    sbit  LK_PORTA_PCR11_bit at PORTA_PCR11.B15;
    sbit  IRQC0_PORTA_PCR11_bit at PORTA_PCR11.B16;
    sbit  IRQC1_PORTA_PCR11_bit at PORTA_PCR11.B17;
    sbit  IRQC2_PORTA_PCR11_bit at PORTA_PCR11.B18;
    sbit  IRQC3_PORTA_PCR11_bit at PORTA_PCR11.B19;
    sbit  ISF_PORTA_PCR11_bit at PORTA_PCR11.B24;

sfr unsigned long   volatile PORTA_PCR12          absolute 0x40049030;
    sbit  PS_PORTA_PCR12_bit at PORTA_PCR12.B0;
    sbit  PE_PORTA_PCR12_bit at PORTA_PCR12.B1;
    sbit  SRE_PORTA_PCR12_bit at PORTA_PCR12.B2;
    sbit  PFE_PORTA_PCR12_bit at PORTA_PCR12.B4;
    sbit  ODE_PORTA_PCR12_bit at PORTA_PCR12.B5;
    sbit  DSE_PORTA_PCR12_bit at PORTA_PCR12.B6;
    sbit  MUX0_PORTA_PCR12_bit at PORTA_PCR12.B8;
    sbit  MUX1_PORTA_PCR12_bit at PORTA_PCR12.B9;
    sbit  MUX2_PORTA_PCR12_bit at PORTA_PCR12.B10;
    sbit  LK_PORTA_PCR12_bit at PORTA_PCR12.B15;
    sbit  IRQC0_PORTA_PCR12_bit at PORTA_PCR12.B16;
    sbit  IRQC1_PORTA_PCR12_bit at PORTA_PCR12.B17;
    sbit  IRQC2_PORTA_PCR12_bit at PORTA_PCR12.B18;
    sbit  IRQC3_PORTA_PCR12_bit at PORTA_PCR12.B19;
    sbit  ISF_PORTA_PCR12_bit at PORTA_PCR12.B24;

sfr unsigned long   volatile PORTA_PCR13          absolute 0x40049034;
    sbit  PS_PORTA_PCR13_bit at PORTA_PCR13.B0;
    sbit  PE_PORTA_PCR13_bit at PORTA_PCR13.B1;
    sbit  SRE_PORTA_PCR13_bit at PORTA_PCR13.B2;
    sbit  PFE_PORTA_PCR13_bit at PORTA_PCR13.B4;
    sbit  ODE_PORTA_PCR13_bit at PORTA_PCR13.B5;
    sbit  DSE_PORTA_PCR13_bit at PORTA_PCR13.B6;
    sbit  MUX0_PORTA_PCR13_bit at PORTA_PCR13.B8;
    sbit  MUX1_PORTA_PCR13_bit at PORTA_PCR13.B9;
    sbit  MUX2_PORTA_PCR13_bit at PORTA_PCR13.B10;
    sbit  LK_PORTA_PCR13_bit at PORTA_PCR13.B15;
    sbit  IRQC0_PORTA_PCR13_bit at PORTA_PCR13.B16;
    sbit  IRQC1_PORTA_PCR13_bit at PORTA_PCR13.B17;
    sbit  IRQC2_PORTA_PCR13_bit at PORTA_PCR13.B18;
    sbit  IRQC3_PORTA_PCR13_bit at PORTA_PCR13.B19;
    sbit  ISF_PORTA_PCR13_bit at PORTA_PCR13.B24;

sfr unsigned long   volatile PORTA_PCR14          absolute 0x40049038;
    sbit  PS_PORTA_PCR14_bit at PORTA_PCR14.B0;
    sbit  PE_PORTA_PCR14_bit at PORTA_PCR14.B1;
    sbit  SRE_PORTA_PCR14_bit at PORTA_PCR14.B2;
    sbit  PFE_PORTA_PCR14_bit at PORTA_PCR14.B4;
    sbit  ODE_PORTA_PCR14_bit at PORTA_PCR14.B5;
    sbit  DSE_PORTA_PCR14_bit at PORTA_PCR14.B6;
    sbit  MUX0_PORTA_PCR14_bit at PORTA_PCR14.B8;
    sbit  MUX1_PORTA_PCR14_bit at PORTA_PCR14.B9;
    sbit  MUX2_PORTA_PCR14_bit at PORTA_PCR14.B10;
    sbit  LK_PORTA_PCR14_bit at PORTA_PCR14.B15;
    sbit  IRQC0_PORTA_PCR14_bit at PORTA_PCR14.B16;
    sbit  IRQC1_PORTA_PCR14_bit at PORTA_PCR14.B17;
    sbit  IRQC2_PORTA_PCR14_bit at PORTA_PCR14.B18;
    sbit  IRQC3_PORTA_PCR14_bit at PORTA_PCR14.B19;
    sbit  ISF_PORTA_PCR14_bit at PORTA_PCR14.B24;

sfr unsigned long   volatile PORTA_PCR15          absolute 0x4004903C;
    sbit  PS_PORTA_PCR15_bit at PORTA_PCR15.B0;
    sbit  PE_PORTA_PCR15_bit at PORTA_PCR15.B1;
    sbit  SRE_PORTA_PCR15_bit at PORTA_PCR15.B2;
    sbit  PFE_PORTA_PCR15_bit at PORTA_PCR15.B4;
    sbit  ODE_PORTA_PCR15_bit at PORTA_PCR15.B5;
    sbit  DSE_PORTA_PCR15_bit at PORTA_PCR15.B6;
    sbit  MUX0_PORTA_PCR15_bit at PORTA_PCR15.B8;
    sbit  MUX1_PORTA_PCR15_bit at PORTA_PCR15.B9;
    sbit  MUX2_PORTA_PCR15_bit at PORTA_PCR15.B10;
    sbit  LK_PORTA_PCR15_bit at PORTA_PCR15.B15;
    sbit  IRQC0_PORTA_PCR15_bit at PORTA_PCR15.B16;
    sbit  IRQC1_PORTA_PCR15_bit at PORTA_PCR15.B17;
    sbit  IRQC2_PORTA_PCR15_bit at PORTA_PCR15.B18;
    sbit  IRQC3_PORTA_PCR15_bit at PORTA_PCR15.B19;
    sbit  ISF_PORTA_PCR15_bit at PORTA_PCR15.B24;

sfr unsigned long   volatile PORTA_PCR16          absolute 0x40049040;
    sbit  PS_PORTA_PCR16_bit at PORTA_PCR16.B0;
    sbit  PE_PORTA_PCR16_bit at PORTA_PCR16.B1;
    sbit  SRE_PORTA_PCR16_bit at PORTA_PCR16.B2;
    sbit  PFE_PORTA_PCR16_bit at PORTA_PCR16.B4;
    sbit  ODE_PORTA_PCR16_bit at PORTA_PCR16.B5;
    sbit  DSE_PORTA_PCR16_bit at PORTA_PCR16.B6;
    sbit  MUX0_PORTA_PCR16_bit at PORTA_PCR16.B8;
    sbit  MUX1_PORTA_PCR16_bit at PORTA_PCR16.B9;
    sbit  MUX2_PORTA_PCR16_bit at PORTA_PCR16.B10;
    sbit  LK_PORTA_PCR16_bit at PORTA_PCR16.B15;
    sbit  IRQC0_PORTA_PCR16_bit at PORTA_PCR16.B16;
    sbit  IRQC1_PORTA_PCR16_bit at PORTA_PCR16.B17;
    sbit  IRQC2_PORTA_PCR16_bit at PORTA_PCR16.B18;
    sbit  IRQC3_PORTA_PCR16_bit at PORTA_PCR16.B19;
    sbit  ISF_PORTA_PCR16_bit at PORTA_PCR16.B24;

sfr unsigned long   volatile PORTA_PCR17          absolute 0x40049044;
    sbit  PS_PORTA_PCR17_bit at PORTA_PCR17.B0;
    sbit  PE_PORTA_PCR17_bit at PORTA_PCR17.B1;
    sbit  SRE_PORTA_PCR17_bit at PORTA_PCR17.B2;
    sbit  PFE_PORTA_PCR17_bit at PORTA_PCR17.B4;
    sbit  ODE_PORTA_PCR17_bit at PORTA_PCR17.B5;
    sbit  DSE_PORTA_PCR17_bit at PORTA_PCR17.B6;
    sbit  MUX0_PORTA_PCR17_bit at PORTA_PCR17.B8;
    sbit  MUX1_PORTA_PCR17_bit at PORTA_PCR17.B9;
    sbit  MUX2_PORTA_PCR17_bit at PORTA_PCR17.B10;
    sbit  LK_PORTA_PCR17_bit at PORTA_PCR17.B15;
    sbit  IRQC0_PORTA_PCR17_bit at PORTA_PCR17.B16;
    sbit  IRQC1_PORTA_PCR17_bit at PORTA_PCR17.B17;
    sbit  IRQC2_PORTA_PCR17_bit at PORTA_PCR17.B18;
    sbit  IRQC3_PORTA_PCR17_bit at PORTA_PCR17.B19;
    sbit  ISF_PORTA_PCR17_bit at PORTA_PCR17.B24;

sfr unsigned long   volatile PORTA_PCR18          absolute 0x40049048;
    sbit  PS_PORTA_PCR18_bit at PORTA_PCR18.B0;
    sbit  PE_PORTA_PCR18_bit at PORTA_PCR18.B1;
    sbit  SRE_PORTA_PCR18_bit at PORTA_PCR18.B2;
    sbit  PFE_PORTA_PCR18_bit at PORTA_PCR18.B4;
    sbit  ODE_PORTA_PCR18_bit at PORTA_PCR18.B5;
    sbit  DSE_PORTA_PCR18_bit at PORTA_PCR18.B6;
    sbit  MUX0_PORTA_PCR18_bit at PORTA_PCR18.B8;
    sbit  MUX1_PORTA_PCR18_bit at PORTA_PCR18.B9;
    sbit  MUX2_PORTA_PCR18_bit at PORTA_PCR18.B10;
    sbit  LK_PORTA_PCR18_bit at PORTA_PCR18.B15;
    sbit  IRQC0_PORTA_PCR18_bit at PORTA_PCR18.B16;
    sbit  IRQC1_PORTA_PCR18_bit at PORTA_PCR18.B17;
    sbit  IRQC2_PORTA_PCR18_bit at PORTA_PCR18.B18;
    sbit  IRQC3_PORTA_PCR18_bit at PORTA_PCR18.B19;
    sbit  ISF_PORTA_PCR18_bit at PORTA_PCR18.B24;

sfr unsigned long   volatile PORTA_PCR19          absolute 0x4004904C;
    sbit  PS_PORTA_PCR19_bit at PORTA_PCR19.B0;
    sbit  PE_PORTA_PCR19_bit at PORTA_PCR19.B1;
    sbit  SRE_PORTA_PCR19_bit at PORTA_PCR19.B2;
    sbit  PFE_PORTA_PCR19_bit at PORTA_PCR19.B4;
    sbit  ODE_PORTA_PCR19_bit at PORTA_PCR19.B5;
    sbit  DSE_PORTA_PCR19_bit at PORTA_PCR19.B6;
    sbit  MUX0_PORTA_PCR19_bit at PORTA_PCR19.B8;
    sbit  MUX1_PORTA_PCR19_bit at PORTA_PCR19.B9;
    sbit  MUX2_PORTA_PCR19_bit at PORTA_PCR19.B10;
    sbit  LK_PORTA_PCR19_bit at PORTA_PCR19.B15;
    sbit  IRQC0_PORTA_PCR19_bit at PORTA_PCR19.B16;
    sbit  IRQC1_PORTA_PCR19_bit at PORTA_PCR19.B17;
    sbit  IRQC2_PORTA_PCR19_bit at PORTA_PCR19.B18;
    sbit  IRQC3_PORTA_PCR19_bit at PORTA_PCR19.B19;
    sbit  ISF_PORTA_PCR19_bit at PORTA_PCR19.B24;

sfr unsigned long   volatile PORTA_PCR20          absolute 0x40049050;
    sbit  PS_PORTA_PCR20_bit at PORTA_PCR20.B0;
    sbit  PE_PORTA_PCR20_bit at PORTA_PCR20.B1;
    sbit  SRE_PORTA_PCR20_bit at PORTA_PCR20.B2;
    sbit  PFE_PORTA_PCR20_bit at PORTA_PCR20.B4;
    sbit  ODE_PORTA_PCR20_bit at PORTA_PCR20.B5;
    sbit  DSE_PORTA_PCR20_bit at PORTA_PCR20.B6;
    sbit  MUX0_PORTA_PCR20_bit at PORTA_PCR20.B8;
    sbit  MUX1_PORTA_PCR20_bit at PORTA_PCR20.B9;
    sbit  MUX2_PORTA_PCR20_bit at PORTA_PCR20.B10;
    sbit  LK_PORTA_PCR20_bit at PORTA_PCR20.B15;
    sbit  IRQC0_PORTA_PCR20_bit at PORTA_PCR20.B16;
    sbit  IRQC1_PORTA_PCR20_bit at PORTA_PCR20.B17;
    sbit  IRQC2_PORTA_PCR20_bit at PORTA_PCR20.B18;
    sbit  IRQC3_PORTA_PCR20_bit at PORTA_PCR20.B19;
    sbit  ISF_PORTA_PCR20_bit at PORTA_PCR20.B24;

sfr unsigned long   volatile PORTA_PCR21          absolute 0x40049054;
    sbit  PS_PORTA_PCR21_bit at PORTA_PCR21.B0;
    sbit  PE_PORTA_PCR21_bit at PORTA_PCR21.B1;
    sbit  SRE_PORTA_PCR21_bit at PORTA_PCR21.B2;
    sbit  PFE_PORTA_PCR21_bit at PORTA_PCR21.B4;
    sbit  ODE_PORTA_PCR21_bit at PORTA_PCR21.B5;
    sbit  DSE_PORTA_PCR21_bit at PORTA_PCR21.B6;
    sbit  MUX0_PORTA_PCR21_bit at PORTA_PCR21.B8;
    sbit  MUX1_PORTA_PCR21_bit at PORTA_PCR21.B9;
    sbit  MUX2_PORTA_PCR21_bit at PORTA_PCR21.B10;
    sbit  LK_PORTA_PCR21_bit at PORTA_PCR21.B15;
    sbit  IRQC0_PORTA_PCR21_bit at PORTA_PCR21.B16;
    sbit  IRQC1_PORTA_PCR21_bit at PORTA_PCR21.B17;
    sbit  IRQC2_PORTA_PCR21_bit at PORTA_PCR21.B18;
    sbit  IRQC3_PORTA_PCR21_bit at PORTA_PCR21.B19;
    sbit  ISF_PORTA_PCR21_bit at PORTA_PCR21.B24;

sfr unsigned long   volatile PORTA_PCR22          absolute 0x40049058;
    sbit  PS_PORTA_PCR22_bit at PORTA_PCR22.B0;
    sbit  PE_PORTA_PCR22_bit at PORTA_PCR22.B1;
    sbit  SRE_PORTA_PCR22_bit at PORTA_PCR22.B2;
    sbit  PFE_PORTA_PCR22_bit at PORTA_PCR22.B4;
    sbit  ODE_PORTA_PCR22_bit at PORTA_PCR22.B5;
    sbit  DSE_PORTA_PCR22_bit at PORTA_PCR22.B6;
    sbit  MUX0_PORTA_PCR22_bit at PORTA_PCR22.B8;
    sbit  MUX1_PORTA_PCR22_bit at PORTA_PCR22.B9;
    sbit  MUX2_PORTA_PCR22_bit at PORTA_PCR22.B10;
    sbit  LK_PORTA_PCR22_bit at PORTA_PCR22.B15;
    sbit  IRQC0_PORTA_PCR22_bit at PORTA_PCR22.B16;
    sbit  IRQC1_PORTA_PCR22_bit at PORTA_PCR22.B17;
    sbit  IRQC2_PORTA_PCR22_bit at PORTA_PCR22.B18;
    sbit  IRQC3_PORTA_PCR22_bit at PORTA_PCR22.B19;
    sbit  ISF_PORTA_PCR22_bit at PORTA_PCR22.B24;

sfr unsigned long   volatile PORTA_PCR23          absolute 0x4004905C;
    sbit  PS_PORTA_PCR23_bit at PORTA_PCR23.B0;
    sbit  PE_PORTA_PCR23_bit at PORTA_PCR23.B1;
    sbit  SRE_PORTA_PCR23_bit at PORTA_PCR23.B2;
    sbit  PFE_PORTA_PCR23_bit at PORTA_PCR23.B4;
    sbit  ODE_PORTA_PCR23_bit at PORTA_PCR23.B5;
    sbit  DSE_PORTA_PCR23_bit at PORTA_PCR23.B6;
    sbit  MUX0_PORTA_PCR23_bit at PORTA_PCR23.B8;
    sbit  MUX1_PORTA_PCR23_bit at PORTA_PCR23.B9;
    sbit  MUX2_PORTA_PCR23_bit at PORTA_PCR23.B10;
    sbit  LK_PORTA_PCR23_bit at PORTA_PCR23.B15;
    sbit  IRQC0_PORTA_PCR23_bit at PORTA_PCR23.B16;
    sbit  IRQC1_PORTA_PCR23_bit at PORTA_PCR23.B17;
    sbit  IRQC2_PORTA_PCR23_bit at PORTA_PCR23.B18;
    sbit  IRQC3_PORTA_PCR23_bit at PORTA_PCR23.B19;
    sbit  ISF_PORTA_PCR23_bit at PORTA_PCR23.B24;

sfr unsigned long   volatile PORTA_PCR24          absolute 0x40049060;
    sbit  PS_PORTA_PCR24_bit at PORTA_PCR24.B0;
    sbit  PE_PORTA_PCR24_bit at PORTA_PCR24.B1;
    sbit  SRE_PORTA_PCR24_bit at PORTA_PCR24.B2;
    sbit  PFE_PORTA_PCR24_bit at PORTA_PCR24.B4;
    sbit  ODE_PORTA_PCR24_bit at PORTA_PCR24.B5;
    sbit  DSE_PORTA_PCR24_bit at PORTA_PCR24.B6;
    sbit  MUX0_PORTA_PCR24_bit at PORTA_PCR24.B8;
    sbit  MUX1_PORTA_PCR24_bit at PORTA_PCR24.B9;
    sbit  MUX2_PORTA_PCR24_bit at PORTA_PCR24.B10;
    sbit  LK_PORTA_PCR24_bit at PORTA_PCR24.B15;
    sbit  IRQC0_PORTA_PCR24_bit at PORTA_PCR24.B16;
    sbit  IRQC1_PORTA_PCR24_bit at PORTA_PCR24.B17;
    sbit  IRQC2_PORTA_PCR24_bit at PORTA_PCR24.B18;
    sbit  IRQC3_PORTA_PCR24_bit at PORTA_PCR24.B19;
    sbit  ISF_PORTA_PCR24_bit at PORTA_PCR24.B24;

sfr unsigned long   volatile PORTA_PCR25          absolute 0x40049064;
    sbit  PS_PORTA_PCR25_bit at PORTA_PCR25.B0;
    sbit  PE_PORTA_PCR25_bit at PORTA_PCR25.B1;
    sbit  SRE_PORTA_PCR25_bit at PORTA_PCR25.B2;
    sbit  PFE_PORTA_PCR25_bit at PORTA_PCR25.B4;
    sbit  ODE_PORTA_PCR25_bit at PORTA_PCR25.B5;
    sbit  DSE_PORTA_PCR25_bit at PORTA_PCR25.B6;
    sbit  MUX0_PORTA_PCR25_bit at PORTA_PCR25.B8;
    sbit  MUX1_PORTA_PCR25_bit at PORTA_PCR25.B9;
    sbit  MUX2_PORTA_PCR25_bit at PORTA_PCR25.B10;
    sbit  LK_PORTA_PCR25_bit at PORTA_PCR25.B15;
    sbit  IRQC0_PORTA_PCR25_bit at PORTA_PCR25.B16;
    sbit  IRQC1_PORTA_PCR25_bit at PORTA_PCR25.B17;
    sbit  IRQC2_PORTA_PCR25_bit at PORTA_PCR25.B18;
    sbit  IRQC3_PORTA_PCR25_bit at PORTA_PCR25.B19;
    sbit  ISF_PORTA_PCR25_bit at PORTA_PCR25.B24;

sfr unsigned long   volatile PORTA_PCR26          absolute 0x40049068;
    sbit  PS_PORTA_PCR26_bit at PORTA_PCR26.B0;
    sbit  PE_PORTA_PCR26_bit at PORTA_PCR26.B1;
    sbit  SRE_PORTA_PCR26_bit at PORTA_PCR26.B2;
    sbit  PFE_PORTA_PCR26_bit at PORTA_PCR26.B4;
    sbit  ODE_PORTA_PCR26_bit at PORTA_PCR26.B5;
    sbit  DSE_PORTA_PCR26_bit at PORTA_PCR26.B6;
    sbit  MUX0_PORTA_PCR26_bit at PORTA_PCR26.B8;
    sbit  MUX1_PORTA_PCR26_bit at PORTA_PCR26.B9;
    sbit  MUX2_PORTA_PCR26_bit at PORTA_PCR26.B10;
    sbit  LK_PORTA_PCR26_bit at PORTA_PCR26.B15;
    sbit  IRQC0_PORTA_PCR26_bit at PORTA_PCR26.B16;
    sbit  IRQC1_PORTA_PCR26_bit at PORTA_PCR26.B17;
    sbit  IRQC2_PORTA_PCR26_bit at PORTA_PCR26.B18;
    sbit  IRQC3_PORTA_PCR26_bit at PORTA_PCR26.B19;
    sbit  ISF_PORTA_PCR26_bit at PORTA_PCR26.B24;

sfr unsigned long   volatile PORTA_PCR27          absolute 0x4004906C;
    sbit  PS_PORTA_PCR27_bit at PORTA_PCR27.B0;
    sbit  PE_PORTA_PCR27_bit at PORTA_PCR27.B1;
    sbit  SRE_PORTA_PCR27_bit at PORTA_PCR27.B2;
    sbit  PFE_PORTA_PCR27_bit at PORTA_PCR27.B4;
    sbit  ODE_PORTA_PCR27_bit at PORTA_PCR27.B5;
    sbit  DSE_PORTA_PCR27_bit at PORTA_PCR27.B6;
    sbit  MUX0_PORTA_PCR27_bit at PORTA_PCR27.B8;
    sbit  MUX1_PORTA_PCR27_bit at PORTA_PCR27.B9;
    sbit  MUX2_PORTA_PCR27_bit at PORTA_PCR27.B10;
    sbit  LK_PORTA_PCR27_bit at PORTA_PCR27.B15;
    sbit  IRQC0_PORTA_PCR27_bit at PORTA_PCR27.B16;
    sbit  IRQC1_PORTA_PCR27_bit at PORTA_PCR27.B17;
    sbit  IRQC2_PORTA_PCR27_bit at PORTA_PCR27.B18;
    sbit  IRQC3_PORTA_PCR27_bit at PORTA_PCR27.B19;
    sbit  ISF_PORTA_PCR27_bit at PORTA_PCR27.B24;

sfr unsigned long   volatile PORTA_PCR28          absolute 0x40049070;
    sbit  PS_PORTA_PCR28_bit at PORTA_PCR28.B0;
    sbit  PE_PORTA_PCR28_bit at PORTA_PCR28.B1;
    sbit  SRE_PORTA_PCR28_bit at PORTA_PCR28.B2;
    sbit  PFE_PORTA_PCR28_bit at PORTA_PCR28.B4;
    sbit  ODE_PORTA_PCR28_bit at PORTA_PCR28.B5;
    sbit  DSE_PORTA_PCR28_bit at PORTA_PCR28.B6;
    sbit  MUX0_PORTA_PCR28_bit at PORTA_PCR28.B8;
    sbit  MUX1_PORTA_PCR28_bit at PORTA_PCR28.B9;
    sbit  MUX2_PORTA_PCR28_bit at PORTA_PCR28.B10;
    sbit  LK_PORTA_PCR28_bit at PORTA_PCR28.B15;
    sbit  IRQC0_PORTA_PCR28_bit at PORTA_PCR28.B16;
    sbit  IRQC1_PORTA_PCR28_bit at PORTA_PCR28.B17;
    sbit  IRQC2_PORTA_PCR28_bit at PORTA_PCR28.B18;
    sbit  IRQC3_PORTA_PCR28_bit at PORTA_PCR28.B19;
    sbit  ISF_PORTA_PCR28_bit at PORTA_PCR28.B24;

sfr unsigned long   volatile PORTA_PCR29          absolute 0x40049074;
    sbit  PS_PORTA_PCR29_bit at PORTA_PCR29.B0;
    sbit  PE_PORTA_PCR29_bit at PORTA_PCR29.B1;
    sbit  SRE_PORTA_PCR29_bit at PORTA_PCR29.B2;
    sbit  PFE_PORTA_PCR29_bit at PORTA_PCR29.B4;
    sbit  ODE_PORTA_PCR29_bit at PORTA_PCR29.B5;
    sbit  DSE_PORTA_PCR29_bit at PORTA_PCR29.B6;
    sbit  MUX0_PORTA_PCR29_bit at PORTA_PCR29.B8;
    sbit  MUX1_PORTA_PCR29_bit at PORTA_PCR29.B9;
    sbit  MUX2_PORTA_PCR29_bit at PORTA_PCR29.B10;
    sbit  LK_PORTA_PCR29_bit at PORTA_PCR29.B15;
    sbit  IRQC0_PORTA_PCR29_bit at PORTA_PCR29.B16;
    sbit  IRQC1_PORTA_PCR29_bit at PORTA_PCR29.B17;
    sbit  IRQC2_PORTA_PCR29_bit at PORTA_PCR29.B18;
    sbit  IRQC3_PORTA_PCR29_bit at PORTA_PCR29.B19;
    sbit  ISF_PORTA_PCR29_bit at PORTA_PCR29.B24;

sfr unsigned long   volatile PORTA_PCR30          absolute 0x40049078;
    sbit  PS_PORTA_PCR30_bit at PORTA_PCR30.B0;
    sbit  PE_PORTA_PCR30_bit at PORTA_PCR30.B1;
    sbit  SRE_PORTA_PCR30_bit at PORTA_PCR30.B2;
    sbit  PFE_PORTA_PCR30_bit at PORTA_PCR30.B4;
    sbit  ODE_PORTA_PCR30_bit at PORTA_PCR30.B5;
    sbit  DSE_PORTA_PCR30_bit at PORTA_PCR30.B6;
    sbit  MUX0_PORTA_PCR30_bit at PORTA_PCR30.B8;
    sbit  MUX1_PORTA_PCR30_bit at PORTA_PCR30.B9;
    sbit  MUX2_PORTA_PCR30_bit at PORTA_PCR30.B10;
    sbit  LK_PORTA_PCR30_bit at PORTA_PCR30.B15;
    sbit  IRQC0_PORTA_PCR30_bit at PORTA_PCR30.B16;
    sbit  IRQC1_PORTA_PCR30_bit at PORTA_PCR30.B17;
    sbit  IRQC2_PORTA_PCR30_bit at PORTA_PCR30.B18;
    sbit  IRQC3_PORTA_PCR30_bit at PORTA_PCR30.B19;
    sbit  ISF_PORTA_PCR30_bit at PORTA_PCR30.B24;

sfr unsigned long   volatile PORTA_PCR31          absolute 0x4004907C;
    sbit  PS_PORTA_PCR31_bit at PORTA_PCR31.B0;
    sbit  PE_PORTA_PCR31_bit at PORTA_PCR31.B1;
    sbit  SRE_PORTA_PCR31_bit at PORTA_PCR31.B2;
    sbit  PFE_PORTA_PCR31_bit at PORTA_PCR31.B4;
    sbit  ODE_PORTA_PCR31_bit at PORTA_PCR31.B5;
    sbit  DSE_PORTA_PCR31_bit at PORTA_PCR31.B6;
    sbit  MUX0_PORTA_PCR31_bit at PORTA_PCR31.B8;
    sbit  MUX1_PORTA_PCR31_bit at PORTA_PCR31.B9;
    sbit  MUX2_PORTA_PCR31_bit at PORTA_PCR31.B10;
    sbit  LK_PORTA_PCR31_bit at PORTA_PCR31.B15;
    sbit  IRQC0_PORTA_PCR31_bit at PORTA_PCR31.B16;
    sbit  IRQC1_PORTA_PCR31_bit at PORTA_PCR31.B17;
    sbit  IRQC2_PORTA_PCR31_bit at PORTA_PCR31.B18;
    sbit  IRQC3_PORTA_PCR31_bit at PORTA_PCR31.B19;
    sbit  ISF_PORTA_PCR31_bit at PORTA_PCR31.B24;

sfr unsigned long   volatile PORTA_GPCLR          absolute 0x40049080;
    const register unsigned short int GPWD0 = 0;
    sbit  GPWD0_bit at PORTA_GPCLR.B0;
    const register unsigned short int GPWD1 = 1;
    sbit  GPWD1_bit at PORTA_GPCLR.B1;
    const register unsigned short int GPWD2 = 2;
    sbit  GPWD2_bit at PORTA_GPCLR.B2;
    const register unsigned short int GPWD3 = 3;
    sbit  GPWD3_bit at PORTA_GPCLR.B3;
    const register unsigned short int GPWD4 = 4;
    sbit  GPWD4_bit at PORTA_GPCLR.B4;
    const register unsigned short int GPWD5 = 5;
    sbit  GPWD5_bit at PORTA_GPCLR.B5;
    const register unsigned short int GPWD6 = 6;
    sbit  GPWD6_bit at PORTA_GPCLR.B6;
    const register unsigned short int GPWD7 = 7;
    sbit  GPWD7_bit at PORTA_GPCLR.B7;
    const register unsigned short int GPWD8 = 8;
    sbit  GPWD8_bit at PORTA_GPCLR.B8;
    const register unsigned short int GPWD9 = 9;
    sbit  GPWD9_bit at PORTA_GPCLR.B9;
    const register unsigned short int GPWD10 = 10;
    sbit  GPWD10_bit at PORTA_GPCLR.B10;
    const register unsigned short int GPWD11 = 11;
    sbit  GPWD11_bit at PORTA_GPCLR.B11;
    const register unsigned short int GPWD12 = 12;
    sbit  GPWD12_bit at PORTA_GPCLR.B12;
    const register unsigned short int GPWD13 = 13;
    sbit  GPWD13_bit at PORTA_GPCLR.B13;
    const register unsigned short int GPWD14 = 14;
    sbit  GPWD14_bit at PORTA_GPCLR.B14;
    const register unsigned short int GPWD15 = 15;
    sbit  GPWD15_bit at PORTA_GPCLR.B15;
    const register unsigned short int GPWE0 = 16;
    sbit  GPWE0_bit at PORTA_GPCLR.B16;
    const register unsigned short int GPWE1 = 17;
    sbit  GPWE1_bit at PORTA_GPCLR.B17;
    const register unsigned short int GPWE2 = 18;
    sbit  GPWE2_bit at PORTA_GPCLR.B18;
    const register unsigned short int GPWE3 = 19;
    sbit  GPWE3_bit at PORTA_GPCLR.B19;
    const register unsigned short int GPWE4 = 20;
    sbit  GPWE4_bit at PORTA_GPCLR.B20;
    const register unsigned short int GPWE5 = 21;
    sbit  GPWE5_bit at PORTA_GPCLR.B21;
    const register unsigned short int GPWE6 = 22;
    sbit  GPWE6_bit at PORTA_GPCLR.B22;
    const register unsigned short int GPWE7 = 23;
    sbit  GPWE7_bit at PORTA_GPCLR.B23;
    const register unsigned short int GPWE8 = 24;
    sbit  GPWE8_bit at PORTA_GPCLR.B24;
    const register unsigned short int GPWE9 = 25;
    sbit  GPWE9_bit at PORTA_GPCLR.B25;
    const register unsigned short int GPWE10 = 26;
    sbit  GPWE10_bit at PORTA_GPCLR.B26;
    const register unsigned short int GPWE11 = 27;
    sbit  GPWE11_bit at PORTA_GPCLR.B27;
    const register unsigned short int GPWE12 = 28;
    sbit  GPWE12_bit at PORTA_GPCLR.B28;
    const register unsigned short int GPWE13 = 29;
    sbit  GPWE13_bit at PORTA_GPCLR.B29;
    const register unsigned short int GPWE14 = 30;
    sbit  GPWE14_bit at PORTA_GPCLR.B30;
    const register unsigned short int GPWE15 = 31;
    sbit  GPWE15_bit at PORTA_GPCLR.B31;

sfr unsigned long   volatile PORTA_GPCHR          absolute 0x40049084;
    sbit  GPWD0_PORTA_GPCHR_bit at PORTA_GPCHR.B0;
    sbit  GPWD1_PORTA_GPCHR_bit at PORTA_GPCHR.B1;
    sbit  GPWD2_PORTA_GPCHR_bit at PORTA_GPCHR.B2;
    sbit  GPWD3_PORTA_GPCHR_bit at PORTA_GPCHR.B3;
    sbit  GPWD4_PORTA_GPCHR_bit at PORTA_GPCHR.B4;
    sbit  GPWD5_PORTA_GPCHR_bit at PORTA_GPCHR.B5;
    sbit  GPWD6_PORTA_GPCHR_bit at PORTA_GPCHR.B6;
    sbit  GPWD7_PORTA_GPCHR_bit at PORTA_GPCHR.B7;
    sbit  GPWD8_PORTA_GPCHR_bit at PORTA_GPCHR.B8;
    sbit  GPWD9_PORTA_GPCHR_bit at PORTA_GPCHR.B9;
    sbit  GPWD10_PORTA_GPCHR_bit at PORTA_GPCHR.B10;
    sbit  GPWD11_PORTA_GPCHR_bit at PORTA_GPCHR.B11;
    sbit  GPWD12_PORTA_GPCHR_bit at PORTA_GPCHR.B12;
    sbit  GPWD13_PORTA_GPCHR_bit at PORTA_GPCHR.B13;
    sbit  GPWD14_PORTA_GPCHR_bit at PORTA_GPCHR.B14;
    sbit  GPWD15_PORTA_GPCHR_bit at PORTA_GPCHR.B15;
    sbit  GPWE0_PORTA_GPCHR_bit at PORTA_GPCHR.B16;
    sbit  GPWE1_PORTA_GPCHR_bit at PORTA_GPCHR.B17;
    sbit  GPWE2_PORTA_GPCHR_bit at PORTA_GPCHR.B18;
    sbit  GPWE3_PORTA_GPCHR_bit at PORTA_GPCHR.B19;
    sbit  GPWE4_PORTA_GPCHR_bit at PORTA_GPCHR.B20;
    sbit  GPWE5_PORTA_GPCHR_bit at PORTA_GPCHR.B21;
    sbit  GPWE6_PORTA_GPCHR_bit at PORTA_GPCHR.B22;
    sbit  GPWE7_PORTA_GPCHR_bit at PORTA_GPCHR.B23;
    sbit  GPWE8_PORTA_GPCHR_bit at PORTA_GPCHR.B24;
    sbit  GPWE9_PORTA_GPCHR_bit at PORTA_GPCHR.B25;
    sbit  GPWE10_PORTA_GPCHR_bit at PORTA_GPCHR.B26;
    sbit  GPWE11_PORTA_GPCHR_bit at PORTA_GPCHR.B27;
    sbit  GPWE12_PORTA_GPCHR_bit at PORTA_GPCHR.B28;
    sbit  GPWE13_PORTA_GPCHR_bit at PORTA_GPCHR.B29;
    sbit  GPWE14_PORTA_GPCHR_bit at PORTA_GPCHR.B30;
    sbit  GPWE15_PORTA_GPCHR_bit at PORTA_GPCHR.B31;

sfr unsigned long   volatile PORTA_ISFR           absolute 0x400490A0;
    const register unsigned short int ISF0 = 0;
    sbit  ISF0_bit at PORTA_ISFR.B0;
    const register unsigned short int ISF1 = 1;
    sbit  ISF1_bit at PORTA_ISFR.B1;
    const register unsigned short int ISF2 = 2;
    sbit  ISF2_bit at PORTA_ISFR.B2;
    const register unsigned short int ISF3 = 3;
    sbit  ISF3_bit at PORTA_ISFR.B3;
    const register unsigned short int ISF4 = 4;
    sbit  ISF4_bit at PORTA_ISFR.B4;
    const register unsigned short int ISF5 = 5;
    sbit  ISF5_bit at PORTA_ISFR.B5;
    const register unsigned short int ISF6 = 6;
    sbit  ISF6_bit at PORTA_ISFR.B6;
    const register unsigned short int ISF7 = 7;
    sbit  ISF7_bit at PORTA_ISFR.B7;
    const register unsigned short int ISF8 = 8;
    sbit  ISF8_bit at PORTA_ISFR.B8;
    const register unsigned short int ISF9 = 9;
    sbit  ISF9_bit at PORTA_ISFR.B9;
    const register unsigned short int ISF10 = 10;
    sbit  ISF10_bit at PORTA_ISFR.B10;
    const register unsigned short int ISF11 = 11;
    sbit  ISF11_bit at PORTA_ISFR.B11;
    const register unsigned short int ISF12 = 12;
    sbit  ISF12_bit at PORTA_ISFR.B12;
    const register unsigned short int ISF13 = 13;
    sbit  ISF13_bit at PORTA_ISFR.B13;
    const register unsigned short int ISF14 = 14;
    sbit  ISF14_bit at PORTA_ISFR.B14;
    const register unsigned short int ISF15 = 15;
    sbit  ISF15_bit at PORTA_ISFR.B15;
    const register unsigned short int ISF16 = 16;
    sbit  ISF16_bit at PORTA_ISFR.B16;
    const register unsigned short int ISF17 = 17;
    sbit  ISF17_bit at PORTA_ISFR.B17;
    const register unsigned short int ISF18 = 18;
    sbit  ISF18_bit at PORTA_ISFR.B18;
    const register unsigned short int ISF19 = 19;
    sbit  ISF19_bit at PORTA_ISFR.B19;
    const register unsigned short int ISF20 = 20;
    sbit  ISF20_bit at PORTA_ISFR.B20;
    const register unsigned short int ISF21 = 21;
    sbit  ISF21_bit at PORTA_ISFR.B21;
    const register unsigned short int ISF22 = 22;
    sbit  ISF22_bit at PORTA_ISFR.B22;
    const register unsigned short int ISF23 = 23;
    sbit  ISF23_bit at PORTA_ISFR.B23;
    const register unsigned short int ISF24 = 24;
    sbit  ISF24_bit at PORTA_ISFR.B24;
    const register unsigned short int ISF25 = 25;
    sbit  ISF25_bit at PORTA_ISFR.B25;
    const register unsigned short int ISF26 = 26;
    sbit  ISF26_bit at PORTA_ISFR.B26;
    const register unsigned short int ISF27 = 27;
    sbit  ISF27_bit at PORTA_ISFR.B27;
    const register unsigned short int ISF28 = 28;
    sbit  ISF28_bit at PORTA_ISFR.B28;
    const register unsigned short int ISF29 = 29;
    sbit  ISF29_bit at PORTA_ISFR.B29;
    const register unsigned short int ISF30 = 30;
    sbit  ISF30_bit at PORTA_ISFR.B30;
    const register unsigned short int ISF31 = 31;
    sbit  ISF31_bit at PORTA_ISFR.B31;

sfr unsigned long   volatile PORTB_PCR0           absolute 0x4004A000;
    sbit  PS_PORTB_PCR0_bit at PORTB_PCR0.B0;
    sbit  PE_PORTB_PCR0_bit at PORTB_PCR0.B1;
    sbit  SRE_PORTB_PCR0_bit at PORTB_PCR0.B2;
    sbit  PFE_PORTB_PCR0_bit at PORTB_PCR0.B4;
    sbit  ODE_PORTB_PCR0_bit at PORTB_PCR0.B5;
    sbit  DSE_PORTB_PCR0_bit at PORTB_PCR0.B6;
    sbit  MUX0_PORTB_PCR0_bit at PORTB_PCR0.B8;
    sbit  MUX1_PORTB_PCR0_bit at PORTB_PCR0.B9;
    sbit  MUX2_PORTB_PCR0_bit at PORTB_PCR0.B10;
    sbit  LK_PORTB_PCR0_bit at PORTB_PCR0.B15;
    sbit  IRQC0_PORTB_PCR0_bit at PORTB_PCR0.B16;
    sbit  IRQC1_PORTB_PCR0_bit at PORTB_PCR0.B17;
    sbit  IRQC2_PORTB_PCR0_bit at PORTB_PCR0.B18;
    sbit  IRQC3_PORTB_PCR0_bit at PORTB_PCR0.B19;
    sbit  ISF_PORTB_PCR0_bit at PORTB_PCR0.B24;

sfr unsigned long   volatile PORTB_PCR1           absolute 0x4004A004;
    sbit  PS_PORTB_PCR1_bit at PORTB_PCR1.B0;
    sbit  PE_PORTB_PCR1_bit at PORTB_PCR1.B1;
    sbit  SRE_PORTB_PCR1_bit at PORTB_PCR1.B2;
    sbit  PFE_PORTB_PCR1_bit at PORTB_PCR1.B4;
    sbit  ODE_PORTB_PCR1_bit at PORTB_PCR1.B5;
    sbit  DSE_PORTB_PCR1_bit at PORTB_PCR1.B6;
    sbit  MUX0_PORTB_PCR1_bit at PORTB_PCR1.B8;
    sbit  MUX1_PORTB_PCR1_bit at PORTB_PCR1.B9;
    sbit  MUX2_PORTB_PCR1_bit at PORTB_PCR1.B10;
    sbit  LK_PORTB_PCR1_bit at PORTB_PCR1.B15;
    sbit  IRQC0_PORTB_PCR1_bit at PORTB_PCR1.B16;
    sbit  IRQC1_PORTB_PCR1_bit at PORTB_PCR1.B17;
    sbit  IRQC2_PORTB_PCR1_bit at PORTB_PCR1.B18;
    sbit  IRQC3_PORTB_PCR1_bit at PORTB_PCR1.B19;
    sbit  ISF_PORTB_PCR1_bit at PORTB_PCR1.B24;

sfr unsigned long   volatile PORTB_PCR2           absolute 0x4004A008;
    sbit  PS_PORTB_PCR2_bit at PORTB_PCR2.B0;
    sbit  PE_PORTB_PCR2_bit at PORTB_PCR2.B1;
    sbit  SRE_PORTB_PCR2_bit at PORTB_PCR2.B2;
    sbit  PFE_PORTB_PCR2_bit at PORTB_PCR2.B4;
    sbit  ODE_PORTB_PCR2_bit at PORTB_PCR2.B5;
    sbit  DSE_PORTB_PCR2_bit at PORTB_PCR2.B6;
    sbit  MUX0_PORTB_PCR2_bit at PORTB_PCR2.B8;
    sbit  MUX1_PORTB_PCR2_bit at PORTB_PCR2.B9;
    sbit  MUX2_PORTB_PCR2_bit at PORTB_PCR2.B10;
    sbit  LK_PORTB_PCR2_bit at PORTB_PCR2.B15;
    sbit  IRQC0_PORTB_PCR2_bit at PORTB_PCR2.B16;
    sbit  IRQC1_PORTB_PCR2_bit at PORTB_PCR2.B17;
    sbit  IRQC2_PORTB_PCR2_bit at PORTB_PCR2.B18;
    sbit  IRQC3_PORTB_PCR2_bit at PORTB_PCR2.B19;
    sbit  ISF_PORTB_PCR2_bit at PORTB_PCR2.B24;

sfr unsigned long   volatile PORTB_PCR3           absolute 0x4004A00C;
    sbit  PS_PORTB_PCR3_bit at PORTB_PCR3.B0;
    sbit  PE_PORTB_PCR3_bit at PORTB_PCR3.B1;
    sbit  SRE_PORTB_PCR3_bit at PORTB_PCR3.B2;
    sbit  PFE_PORTB_PCR3_bit at PORTB_PCR3.B4;
    sbit  ODE_PORTB_PCR3_bit at PORTB_PCR3.B5;
    sbit  DSE_PORTB_PCR3_bit at PORTB_PCR3.B6;
    sbit  MUX0_PORTB_PCR3_bit at PORTB_PCR3.B8;
    sbit  MUX1_PORTB_PCR3_bit at PORTB_PCR3.B9;
    sbit  MUX2_PORTB_PCR3_bit at PORTB_PCR3.B10;
    sbit  LK_PORTB_PCR3_bit at PORTB_PCR3.B15;
    sbit  IRQC0_PORTB_PCR3_bit at PORTB_PCR3.B16;
    sbit  IRQC1_PORTB_PCR3_bit at PORTB_PCR3.B17;
    sbit  IRQC2_PORTB_PCR3_bit at PORTB_PCR3.B18;
    sbit  IRQC3_PORTB_PCR3_bit at PORTB_PCR3.B19;
    sbit  ISF_PORTB_PCR3_bit at PORTB_PCR3.B24;

sfr unsigned long   volatile PORTB_PCR4           absolute 0x4004A010;
    sbit  PS_PORTB_PCR4_bit at PORTB_PCR4.B0;
    sbit  PE_PORTB_PCR4_bit at PORTB_PCR4.B1;
    sbit  SRE_PORTB_PCR4_bit at PORTB_PCR4.B2;
    sbit  PFE_PORTB_PCR4_bit at PORTB_PCR4.B4;
    sbit  ODE_PORTB_PCR4_bit at PORTB_PCR4.B5;
    sbit  DSE_PORTB_PCR4_bit at PORTB_PCR4.B6;
    sbit  MUX0_PORTB_PCR4_bit at PORTB_PCR4.B8;
    sbit  MUX1_PORTB_PCR4_bit at PORTB_PCR4.B9;
    sbit  MUX2_PORTB_PCR4_bit at PORTB_PCR4.B10;
    sbit  LK_PORTB_PCR4_bit at PORTB_PCR4.B15;
    sbit  IRQC0_PORTB_PCR4_bit at PORTB_PCR4.B16;
    sbit  IRQC1_PORTB_PCR4_bit at PORTB_PCR4.B17;
    sbit  IRQC2_PORTB_PCR4_bit at PORTB_PCR4.B18;
    sbit  IRQC3_PORTB_PCR4_bit at PORTB_PCR4.B19;
    sbit  ISF_PORTB_PCR4_bit at PORTB_PCR4.B24;

sfr unsigned long   volatile PORTB_PCR5           absolute 0x4004A014;
    sbit  PS_PORTB_PCR5_bit at PORTB_PCR5.B0;
    sbit  PE_PORTB_PCR5_bit at PORTB_PCR5.B1;
    sbit  SRE_PORTB_PCR5_bit at PORTB_PCR5.B2;
    sbit  PFE_PORTB_PCR5_bit at PORTB_PCR5.B4;
    sbit  ODE_PORTB_PCR5_bit at PORTB_PCR5.B5;
    sbit  DSE_PORTB_PCR5_bit at PORTB_PCR5.B6;
    sbit  MUX0_PORTB_PCR5_bit at PORTB_PCR5.B8;
    sbit  MUX1_PORTB_PCR5_bit at PORTB_PCR5.B9;
    sbit  MUX2_PORTB_PCR5_bit at PORTB_PCR5.B10;
    sbit  LK_PORTB_PCR5_bit at PORTB_PCR5.B15;
    sbit  IRQC0_PORTB_PCR5_bit at PORTB_PCR5.B16;
    sbit  IRQC1_PORTB_PCR5_bit at PORTB_PCR5.B17;
    sbit  IRQC2_PORTB_PCR5_bit at PORTB_PCR5.B18;
    sbit  IRQC3_PORTB_PCR5_bit at PORTB_PCR5.B19;
    sbit  ISF_PORTB_PCR5_bit at PORTB_PCR5.B24;

sfr unsigned long   volatile PORTB_PCR6           absolute 0x4004A018;
    sbit  PS_PORTB_PCR6_bit at PORTB_PCR6.B0;
    sbit  PE_PORTB_PCR6_bit at PORTB_PCR6.B1;
    sbit  SRE_PORTB_PCR6_bit at PORTB_PCR6.B2;
    sbit  PFE_PORTB_PCR6_bit at PORTB_PCR6.B4;
    sbit  ODE_PORTB_PCR6_bit at PORTB_PCR6.B5;
    sbit  DSE_PORTB_PCR6_bit at PORTB_PCR6.B6;
    sbit  MUX0_PORTB_PCR6_bit at PORTB_PCR6.B8;
    sbit  MUX1_PORTB_PCR6_bit at PORTB_PCR6.B9;
    sbit  MUX2_PORTB_PCR6_bit at PORTB_PCR6.B10;
    sbit  LK_PORTB_PCR6_bit at PORTB_PCR6.B15;
    sbit  IRQC0_PORTB_PCR6_bit at PORTB_PCR6.B16;
    sbit  IRQC1_PORTB_PCR6_bit at PORTB_PCR6.B17;
    sbit  IRQC2_PORTB_PCR6_bit at PORTB_PCR6.B18;
    sbit  IRQC3_PORTB_PCR6_bit at PORTB_PCR6.B19;
    sbit  ISF_PORTB_PCR6_bit at PORTB_PCR6.B24;

sfr unsigned long   volatile PORTB_PCR7           absolute 0x4004A01C;
    sbit  PS_PORTB_PCR7_bit at PORTB_PCR7.B0;
    sbit  PE_PORTB_PCR7_bit at PORTB_PCR7.B1;
    sbit  SRE_PORTB_PCR7_bit at PORTB_PCR7.B2;
    sbit  PFE_PORTB_PCR7_bit at PORTB_PCR7.B4;
    sbit  ODE_PORTB_PCR7_bit at PORTB_PCR7.B5;
    sbit  DSE_PORTB_PCR7_bit at PORTB_PCR7.B6;
    sbit  MUX0_PORTB_PCR7_bit at PORTB_PCR7.B8;
    sbit  MUX1_PORTB_PCR7_bit at PORTB_PCR7.B9;
    sbit  MUX2_PORTB_PCR7_bit at PORTB_PCR7.B10;
    sbit  LK_PORTB_PCR7_bit at PORTB_PCR7.B15;
    sbit  IRQC0_PORTB_PCR7_bit at PORTB_PCR7.B16;
    sbit  IRQC1_PORTB_PCR7_bit at PORTB_PCR7.B17;
    sbit  IRQC2_PORTB_PCR7_bit at PORTB_PCR7.B18;
    sbit  IRQC3_PORTB_PCR7_bit at PORTB_PCR7.B19;
    sbit  ISF_PORTB_PCR7_bit at PORTB_PCR7.B24;

sfr unsigned long   volatile PORTB_PCR8           absolute 0x4004A020;
    sbit  PS_PORTB_PCR8_bit at PORTB_PCR8.B0;
    sbit  PE_PORTB_PCR8_bit at PORTB_PCR8.B1;
    sbit  SRE_PORTB_PCR8_bit at PORTB_PCR8.B2;
    sbit  PFE_PORTB_PCR8_bit at PORTB_PCR8.B4;
    sbit  ODE_PORTB_PCR8_bit at PORTB_PCR8.B5;
    sbit  DSE_PORTB_PCR8_bit at PORTB_PCR8.B6;
    sbit  MUX0_PORTB_PCR8_bit at PORTB_PCR8.B8;
    sbit  MUX1_PORTB_PCR8_bit at PORTB_PCR8.B9;
    sbit  MUX2_PORTB_PCR8_bit at PORTB_PCR8.B10;
    sbit  LK_PORTB_PCR8_bit at PORTB_PCR8.B15;
    sbit  IRQC0_PORTB_PCR8_bit at PORTB_PCR8.B16;
    sbit  IRQC1_PORTB_PCR8_bit at PORTB_PCR8.B17;
    sbit  IRQC2_PORTB_PCR8_bit at PORTB_PCR8.B18;
    sbit  IRQC3_PORTB_PCR8_bit at PORTB_PCR8.B19;
    sbit  ISF_PORTB_PCR8_bit at PORTB_PCR8.B24;

sfr unsigned long   volatile PORTB_PCR9           absolute 0x4004A024;
    sbit  PS_PORTB_PCR9_bit at PORTB_PCR9.B0;
    sbit  PE_PORTB_PCR9_bit at PORTB_PCR9.B1;
    sbit  SRE_PORTB_PCR9_bit at PORTB_PCR9.B2;
    sbit  PFE_PORTB_PCR9_bit at PORTB_PCR9.B4;
    sbit  ODE_PORTB_PCR9_bit at PORTB_PCR9.B5;
    sbit  DSE_PORTB_PCR9_bit at PORTB_PCR9.B6;
    sbit  MUX0_PORTB_PCR9_bit at PORTB_PCR9.B8;
    sbit  MUX1_PORTB_PCR9_bit at PORTB_PCR9.B9;
    sbit  MUX2_PORTB_PCR9_bit at PORTB_PCR9.B10;
    sbit  LK_PORTB_PCR9_bit at PORTB_PCR9.B15;
    sbit  IRQC0_PORTB_PCR9_bit at PORTB_PCR9.B16;
    sbit  IRQC1_PORTB_PCR9_bit at PORTB_PCR9.B17;
    sbit  IRQC2_PORTB_PCR9_bit at PORTB_PCR9.B18;
    sbit  IRQC3_PORTB_PCR9_bit at PORTB_PCR9.B19;
    sbit  ISF_PORTB_PCR9_bit at PORTB_PCR9.B24;

sfr unsigned long   volatile PORTB_PCR10          absolute 0x4004A028;
    sbit  PS_PORTB_PCR10_bit at PORTB_PCR10.B0;
    sbit  PE_PORTB_PCR10_bit at PORTB_PCR10.B1;
    sbit  SRE_PORTB_PCR10_bit at PORTB_PCR10.B2;
    sbit  PFE_PORTB_PCR10_bit at PORTB_PCR10.B4;
    sbit  ODE_PORTB_PCR10_bit at PORTB_PCR10.B5;
    sbit  DSE_PORTB_PCR10_bit at PORTB_PCR10.B6;
    sbit  MUX0_PORTB_PCR10_bit at PORTB_PCR10.B8;
    sbit  MUX1_PORTB_PCR10_bit at PORTB_PCR10.B9;
    sbit  MUX2_PORTB_PCR10_bit at PORTB_PCR10.B10;
    sbit  LK_PORTB_PCR10_bit at PORTB_PCR10.B15;
    sbit  IRQC0_PORTB_PCR10_bit at PORTB_PCR10.B16;
    sbit  IRQC1_PORTB_PCR10_bit at PORTB_PCR10.B17;
    sbit  IRQC2_PORTB_PCR10_bit at PORTB_PCR10.B18;
    sbit  IRQC3_PORTB_PCR10_bit at PORTB_PCR10.B19;
    sbit  ISF_PORTB_PCR10_bit at PORTB_PCR10.B24;

sfr unsigned long   volatile PORTB_PCR11          absolute 0x4004A02C;
    sbit  PS_PORTB_PCR11_bit at PORTB_PCR11.B0;
    sbit  PE_PORTB_PCR11_bit at PORTB_PCR11.B1;
    sbit  SRE_PORTB_PCR11_bit at PORTB_PCR11.B2;
    sbit  PFE_PORTB_PCR11_bit at PORTB_PCR11.B4;
    sbit  ODE_PORTB_PCR11_bit at PORTB_PCR11.B5;
    sbit  DSE_PORTB_PCR11_bit at PORTB_PCR11.B6;
    sbit  MUX0_PORTB_PCR11_bit at PORTB_PCR11.B8;
    sbit  MUX1_PORTB_PCR11_bit at PORTB_PCR11.B9;
    sbit  MUX2_PORTB_PCR11_bit at PORTB_PCR11.B10;
    sbit  LK_PORTB_PCR11_bit at PORTB_PCR11.B15;
    sbit  IRQC0_PORTB_PCR11_bit at PORTB_PCR11.B16;
    sbit  IRQC1_PORTB_PCR11_bit at PORTB_PCR11.B17;
    sbit  IRQC2_PORTB_PCR11_bit at PORTB_PCR11.B18;
    sbit  IRQC3_PORTB_PCR11_bit at PORTB_PCR11.B19;
    sbit  ISF_PORTB_PCR11_bit at PORTB_PCR11.B24;

sfr unsigned long   volatile PORTB_PCR12          absolute 0x4004A030;
    sbit  PS_PORTB_PCR12_bit at PORTB_PCR12.B0;
    sbit  PE_PORTB_PCR12_bit at PORTB_PCR12.B1;
    sbit  SRE_PORTB_PCR12_bit at PORTB_PCR12.B2;
    sbit  PFE_PORTB_PCR12_bit at PORTB_PCR12.B4;
    sbit  ODE_PORTB_PCR12_bit at PORTB_PCR12.B5;
    sbit  DSE_PORTB_PCR12_bit at PORTB_PCR12.B6;
    sbit  MUX0_PORTB_PCR12_bit at PORTB_PCR12.B8;
    sbit  MUX1_PORTB_PCR12_bit at PORTB_PCR12.B9;
    sbit  MUX2_PORTB_PCR12_bit at PORTB_PCR12.B10;
    sbit  LK_PORTB_PCR12_bit at PORTB_PCR12.B15;
    sbit  IRQC0_PORTB_PCR12_bit at PORTB_PCR12.B16;
    sbit  IRQC1_PORTB_PCR12_bit at PORTB_PCR12.B17;
    sbit  IRQC2_PORTB_PCR12_bit at PORTB_PCR12.B18;
    sbit  IRQC3_PORTB_PCR12_bit at PORTB_PCR12.B19;
    sbit  ISF_PORTB_PCR12_bit at PORTB_PCR12.B24;

sfr unsigned long   volatile PORTB_PCR13          absolute 0x4004A034;
    sbit  PS_PORTB_PCR13_bit at PORTB_PCR13.B0;
    sbit  PE_PORTB_PCR13_bit at PORTB_PCR13.B1;
    sbit  SRE_PORTB_PCR13_bit at PORTB_PCR13.B2;
    sbit  PFE_PORTB_PCR13_bit at PORTB_PCR13.B4;
    sbit  ODE_PORTB_PCR13_bit at PORTB_PCR13.B5;
    sbit  DSE_PORTB_PCR13_bit at PORTB_PCR13.B6;
    sbit  MUX0_PORTB_PCR13_bit at PORTB_PCR13.B8;
    sbit  MUX1_PORTB_PCR13_bit at PORTB_PCR13.B9;
    sbit  MUX2_PORTB_PCR13_bit at PORTB_PCR13.B10;
    sbit  LK_PORTB_PCR13_bit at PORTB_PCR13.B15;
    sbit  IRQC0_PORTB_PCR13_bit at PORTB_PCR13.B16;
    sbit  IRQC1_PORTB_PCR13_bit at PORTB_PCR13.B17;
    sbit  IRQC2_PORTB_PCR13_bit at PORTB_PCR13.B18;
    sbit  IRQC3_PORTB_PCR13_bit at PORTB_PCR13.B19;
    sbit  ISF_PORTB_PCR13_bit at PORTB_PCR13.B24;

sfr unsigned long   volatile PORTB_PCR14          absolute 0x4004A038;
    sbit  PS_PORTB_PCR14_bit at PORTB_PCR14.B0;
    sbit  PE_PORTB_PCR14_bit at PORTB_PCR14.B1;
    sbit  SRE_PORTB_PCR14_bit at PORTB_PCR14.B2;
    sbit  PFE_PORTB_PCR14_bit at PORTB_PCR14.B4;
    sbit  ODE_PORTB_PCR14_bit at PORTB_PCR14.B5;
    sbit  DSE_PORTB_PCR14_bit at PORTB_PCR14.B6;
    sbit  MUX0_PORTB_PCR14_bit at PORTB_PCR14.B8;
    sbit  MUX1_PORTB_PCR14_bit at PORTB_PCR14.B9;
    sbit  MUX2_PORTB_PCR14_bit at PORTB_PCR14.B10;
    sbit  LK_PORTB_PCR14_bit at PORTB_PCR14.B15;
    sbit  IRQC0_PORTB_PCR14_bit at PORTB_PCR14.B16;
    sbit  IRQC1_PORTB_PCR14_bit at PORTB_PCR14.B17;
    sbit  IRQC2_PORTB_PCR14_bit at PORTB_PCR14.B18;
    sbit  IRQC3_PORTB_PCR14_bit at PORTB_PCR14.B19;
    sbit  ISF_PORTB_PCR14_bit at PORTB_PCR14.B24;

sfr unsigned long   volatile PORTB_PCR15          absolute 0x4004A03C;
    sbit  PS_PORTB_PCR15_bit at PORTB_PCR15.B0;
    sbit  PE_PORTB_PCR15_bit at PORTB_PCR15.B1;
    sbit  SRE_PORTB_PCR15_bit at PORTB_PCR15.B2;
    sbit  PFE_PORTB_PCR15_bit at PORTB_PCR15.B4;
    sbit  ODE_PORTB_PCR15_bit at PORTB_PCR15.B5;
    sbit  DSE_PORTB_PCR15_bit at PORTB_PCR15.B6;
    sbit  MUX0_PORTB_PCR15_bit at PORTB_PCR15.B8;
    sbit  MUX1_PORTB_PCR15_bit at PORTB_PCR15.B9;
    sbit  MUX2_PORTB_PCR15_bit at PORTB_PCR15.B10;
    sbit  LK_PORTB_PCR15_bit at PORTB_PCR15.B15;
    sbit  IRQC0_PORTB_PCR15_bit at PORTB_PCR15.B16;
    sbit  IRQC1_PORTB_PCR15_bit at PORTB_PCR15.B17;
    sbit  IRQC2_PORTB_PCR15_bit at PORTB_PCR15.B18;
    sbit  IRQC3_PORTB_PCR15_bit at PORTB_PCR15.B19;
    sbit  ISF_PORTB_PCR15_bit at PORTB_PCR15.B24;

sfr unsigned long   volatile PORTB_PCR16          absolute 0x4004A040;
    sbit  PS_PORTB_PCR16_bit at PORTB_PCR16.B0;
    sbit  PE_PORTB_PCR16_bit at PORTB_PCR16.B1;
    sbit  SRE_PORTB_PCR16_bit at PORTB_PCR16.B2;
    sbit  PFE_PORTB_PCR16_bit at PORTB_PCR16.B4;
    sbit  ODE_PORTB_PCR16_bit at PORTB_PCR16.B5;
    sbit  DSE_PORTB_PCR16_bit at PORTB_PCR16.B6;
    sbit  MUX0_PORTB_PCR16_bit at PORTB_PCR16.B8;
    sbit  MUX1_PORTB_PCR16_bit at PORTB_PCR16.B9;
    sbit  MUX2_PORTB_PCR16_bit at PORTB_PCR16.B10;
    sbit  LK_PORTB_PCR16_bit at PORTB_PCR16.B15;
    sbit  IRQC0_PORTB_PCR16_bit at PORTB_PCR16.B16;
    sbit  IRQC1_PORTB_PCR16_bit at PORTB_PCR16.B17;
    sbit  IRQC2_PORTB_PCR16_bit at PORTB_PCR16.B18;
    sbit  IRQC3_PORTB_PCR16_bit at PORTB_PCR16.B19;
    sbit  ISF_PORTB_PCR16_bit at PORTB_PCR16.B24;

sfr unsigned long   volatile PORTB_PCR17          absolute 0x4004A044;
    sbit  PS_PORTB_PCR17_bit at PORTB_PCR17.B0;
    sbit  PE_PORTB_PCR17_bit at PORTB_PCR17.B1;
    sbit  SRE_PORTB_PCR17_bit at PORTB_PCR17.B2;
    sbit  PFE_PORTB_PCR17_bit at PORTB_PCR17.B4;
    sbit  ODE_PORTB_PCR17_bit at PORTB_PCR17.B5;
    sbit  DSE_PORTB_PCR17_bit at PORTB_PCR17.B6;
    sbit  MUX0_PORTB_PCR17_bit at PORTB_PCR17.B8;
    sbit  MUX1_PORTB_PCR17_bit at PORTB_PCR17.B9;
    sbit  MUX2_PORTB_PCR17_bit at PORTB_PCR17.B10;
    sbit  LK_PORTB_PCR17_bit at PORTB_PCR17.B15;
    sbit  IRQC0_PORTB_PCR17_bit at PORTB_PCR17.B16;
    sbit  IRQC1_PORTB_PCR17_bit at PORTB_PCR17.B17;
    sbit  IRQC2_PORTB_PCR17_bit at PORTB_PCR17.B18;
    sbit  IRQC3_PORTB_PCR17_bit at PORTB_PCR17.B19;
    sbit  ISF_PORTB_PCR17_bit at PORTB_PCR17.B24;

sfr unsigned long   volatile PORTB_PCR18          absolute 0x4004A048;
    sbit  PS_PORTB_PCR18_bit at PORTB_PCR18.B0;
    sbit  PE_PORTB_PCR18_bit at PORTB_PCR18.B1;
    sbit  SRE_PORTB_PCR18_bit at PORTB_PCR18.B2;
    sbit  PFE_PORTB_PCR18_bit at PORTB_PCR18.B4;
    sbit  ODE_PORTB_PCR18_bit at PORTB_PCR18.B5;
    sbit  DSE_PORTB_PCR18_bit at PORTB_PCR18.B6;
    sbit  MUX0_PORTB_PCR18_bit at PORTB_PCR18.B8;
    sbit  MUX1_PORTB_PCR18_bit at PORTB_PCR18.B9;
    sbit  MUX2_PORTB_PCR18_bit at PORTB_PCR18.B10;
    sbit  LK_PORTB_PCR18_bit at PORTB_PCR18.B15;
    sbit  IRQC0_PORTB_PCR18_bit at PORTB_PCR18.B16;
    sbit  IRQC1_PORTB_PCR18_bit at PORTB_PCR18.B17;
    sbit  IRQC2_PORTB_PCR18_bit at PORTB_PCR18.B18;
    sbit  IRQC3_PORTB_PCR18_bit at PORTB_PCR18.B19;
    sbit  ISF_PORTB_PCR18_bit at PORTB_PCR18.B24;

sfr unsigned long   volatile PORTB_PCR19          absolute 0x4004A04C;
    sbit  PS_PORTB_PCR19_bit at PORTB_PCR19.B0;
    sbit  PE_PORTB_PCR19_bit at PORTB_PCR19.B1;
    sbit  SRE_PORTB_PCR19_bit at PORTB_PCR19.B2;
    sbit  PFE_PORTB_PCR19_bit at PORTB_PCR19.B4;
    sbit  ODE_PORTB_PCR19_bit at PORTB_PCR19.B5;
    sbit  DSE_PORTB_PCR19_bit at PORTB_PCR19.B6;
    sbit  MUX0_PORTB_PCR19_bit at PORTB_PCR19.B8;
    sbit  MUX1_PORTB_PCR19_bit at PORTB_PCR19.B9;
    sbit  MUX2_PORTB_PCR19_bit at PORTB_PCR19.B10;
    sbit  LK_PORTB_PCR19_bit at PORTB_PCR19.B15;
    sbit  IRQC0_PORTB_PCR19_bit at PORTB_PCR19.B16;
    sbit  IRQC1_PORTB_PCR19_bit at PORTB_PCR19.B17;
    sbit  IRQC2_PORTB_PCR19_bit at PORTB_PCR19.B18;
    sbit  IRQC3_PORTB_PCR19_bit at PORTB_PCR19.B19;
    sbit  ISF_PORTB_PCR19_bit at PORTB_PCR19.B24;

sfr unsigned long   volatile PORTB_PCR20          absolute 0x4004A050;
    sbit  PS_PORTB_PCR20_bit at PORTB_PCR20.B0;
    sbit  PE_PORTB_PCR20_bit at PORTB_PCR20.B1;
    sbit  SRE_PORTB_PCR20_bit at PORTB_PCR20.B2;
    sbit  PFE_PORTB_PCR20_bit at PORTB_PCR20.B4;
    sbit  ODE_PORTB_PCR20_bit at PORTB_PCR20.B5;
    sbit  DSE_PORTB_PCR20_bit at PORTB_PCR20.B6;
    sbit  MUX0_PORTB_PCR20_bit at PORTB_PCR20.B8;
    sbit  MUX1_PORTB_PCR20_bit at PORTB_PCR20.B9;
    sbit  MUX2_PORTB_PCR20_bit at PORTB_PCR20.B10;
    sbit  LK_PORTB_PCR20_bit at PORTB_PCR20.B15;
    sbit  IRQC0_PORTB_PCR20_bit at PORTB_PCR20.B16;
    sbit  IRQC1_PORTB_PCR20_bit at PORTB_PCR20.B17;
    sbit  IRQC2_PORTB_PCR20_bit at PORTB_PCR20.B18;
    sbit  IRQC3_PORTB_PCR20_bit at PORTB_PCR20.B19;
    sbit  ISF_PORTB_PCR20_bit at PORTB_PCR20.B24;

sfr unsigned long   volatile PORTB_PCR21          absolute 0x4004A054;
    sbit  PS_PORTB_PCR21_bit at PORTB_PCR21.B0;
    sbit  PE_PORTB_PCR21_bit at PORTB_PCR21.B1;
    sbit  SRE_PORTB_PCR21_bit at PORTB_PCR21.B2;
    sbit  PFE_PORTB_PCR21_bit at PORTB_PCR21.B4;
    sbit  ODE_PORTB_PCR21_bit at PORTB_PCR21.B5;
    sbit  DSE_PORTB_PCR21_bit at PORTB_PCR21.B6;
    sbit  MUX0_PORTB_PCR21_bit at PORTB_PCR21.B8;
    sbit  MUX1_PORTB_PCR21_bit at PORTB_PCR21.B9;
    sbit  MUX2_PORTB_PCR21_bit at PORTB_PCR21.B10;
    sbit  LK_PORTB_PCR21_bit at PORTB_PCR21.B15;
    sbit  IRQC0_PORTB_PCR21_bit at PORTB_PCR21.B16;
    sbit  IRQC1_PORTB_PCR21_bit at PORTB_PCR21.B17;
    sbit  IRQC2_PORTB_PCR21_bit at PORTB_PCR21.B18;
    sbit  IRQC3_PORTB_PCR21_bit at PORTB_PCR21.B19;
    sbit  ISF_PORTB_PCR21_bit at PORTB_PCR21.B24;

sfr unsigned long   volatile PORTB_PCR22          absolute 0x4004A058;
    sbit  PS_PORTB_PCR22_bit at PORTB_PCR22.B0;
    sbit  PE_PORTB_PCR22_bit at PORTB_PCR22.B1;
    sbit  SRE_PORTB_PCR22_bit at PORTB_PCR22.B2;
    sbit  PFE_PORTB_PCR22_bit at PORTB_PCR22.B4;
    sbit  ODE_PORTB_PCR22_bit at PORTB_PCR22.B5;
    sbit  DSE_PORTB_PCR22_bit at PORTB_PCR22.B6;
    sbit  MUX0_PORTB_PCR22_bit at PORTB_PCR22.B8;
    sbit  MUX1_PORTB_PCR22_bit at PORTB_PCR22.B9;
    sbit  MUX2_PORTB_PCR22_bit at PORTB_PCR22.B10;
    sbit  LK_PORTB_PCR22_bit at PORTB_PCR22.B15;
    sbit  IRQC0_PORTB_PCR22_bit at PORTB_PCR22.B16;
    sbit  IRQC1_PORTB_PCR22_bit at PORTB_PCR22.B17;
    sbit  IRQC2_PORTB_PCR22_bit at PORTB_PCR22.B18;
    sbit  IRQC3_PORTB_PCR22_bit at PORTB_PCR22.B19;
    sbit  ISF_PORTB_PCR22_bit at PORTB_PCR22.B24;

sfr unsigned long   volatile PORTB_PCR23          absolute 0x4004A05C;
    sbit  PS_PORTB_PCR23_bit at PORTB_PCR23.B0;
    sbit  PE_PORTB_PCR23_bit at PORTB_PCR23.B1;
    sbit  SRE_PORTB_PCR23_bit at PORTB_PCR23.B2;
    sbit  PFE_PORTB_PCR23_bit at PORTB_PCR23.B4;
    sbit  ODE_PORTB_PCR23_bit at PORTB_PCR23.B5;
    sbit  DSE_PORTB_PCR23_bit at PORTB_PCR23.B6;
    sbit  MUX0_PORTB_PCR23_bit at PORTB_PCR23.B8;
    sbit  MUX1_PORTB_PCR23_bit at PORTB_PCR23.B9;
    sbit  MUX2_PORTB_PCR23_bit at PORTB_PCR23.B10;
    sbit  LK_PORTB_PCR23_bit at PORTB_PCR23.B15;
    sbit  IRQC0_PORTB_PCR23_bit at PORTB_PCR23.B16;
    sbit  IRQC1_PORTB_PCR23_bit at PORTB_PCR23.B17;
    sbit  IRQC2_PORTB_PCR23_bit at PORTB_PCR23.B18;
    sbit  IRQC3_PORTB_PCR23_bit at PORTB_PCR23.B19;
    sbit  ISF_PORTB_PCR23_bit at PORTB_PCR23.B24;

sfr unsigned long   volatile PORTB_PCR24          absolute 0x4004A060;
    sbit  PS_PORTB_PCR24_bit at PORTB_PCR24.B0;
    sbit  PE_PORTB_PCR24_bit at PORTB_PCR24.B1;
    sbit  SRE_PORTB_PCR24_bit at PORTB_PCR24.B2;
    sbit  PFE_PORTB_PCR24_bit at PORTB_PCR24.B4;
    sbit  ODE_PORTB_PCR24_bit at PORTB_PCR24.B5;
    sbit  DSE_PORTB_PCR24_bit at PORTB_PCR24.B6;
    sbit  MUX0_PORTB_PCR24_bit at PORTB_PCR24.B8;
    sbit  MUX1_PORTB_PCR24_bit at PORTB_PCR24.B9;
    sbit  MUX2_PORTB_PCR24_bit at PORTB_PCR24.B10;
    sbit  LK_PORTB_PCR24_bit at PORTB_PCR24.B15;
    sbit  IRQC0_PORTB_PCR24_bit at PORTB_PCR24.B16;
    sbit  IRQC1_PORTB_PCR24_bit at PORTB_PCR24.B17;
    sbit  IRQC2_PORTB_PCR24_bit at PORTB_PCR24.B18;
    sbit  IRQC3_PORTB_PCR24_bit at PORTB_PCR24.B19;
    sbit  ISF_PORTB_PCR24_bit at PORTB_PCR24.B24;

sfr unsigned long   volatile PORTB_PCR25          absolute 0x4004A064;
    sbit  PS_PORTB_PCR25_bit at PORTB_PCR25.B0;
    sbit  PE_PORTB_PCR25_bit at PORTB_PCR25.B1;
    sbit  SRE_PORTB_PCR25_bit at PORTB_PCR25.B2;
    sbit  PFE_PORTB_PCR25_bit at PORTB_PCR25.B4;
    sbit  ODE_PORTB_PCR25_bit at PORTB_PCR25.B5;
    sbit  DSE_PORTB_PCR25_bit at PORTB_PCR25.B6;
    sbit  MUX0_PORTB_PCR25_bit at PORTB_PCR25.B8;
    sbit  MUX1_PORTB_PCR25_bit at PORTB_PCR25.B9;
    sbit  MUX2_PORTB_PCR25_bit at PORTB_PCR25.B10;
    sbit  LK_PORTB_PCR25_bit at PORTB_PCR25.B15;
    sbit  IRQC0_PORTB_PCR25_bit at PORTB_PCR25.B16;
    sbit  IRQC1_PORTB_PCR25_bit at PORTB_PCR25.B17;
    sbit  IRQC2_PORTB_PCR25_bit at PORTB_PCR25.B18;
    sbit  IRQC3_PORTB_PCR25_bit at PORTB_PCR25.B19;
    sbit  ISF_PORTB_PCR25_bit at PORTB_PCR25.B24;

sfr unsigned long   volatile PORTB_PCR26          absolute 0x4004A068;
    sbit  PS_PORTB_PCR26_bit at PORTB_PCR26.B0;
    sbit  PE_PORTB_PCR26_bit at PORTB_PCR26.B1;
    sbit  SRE_PORTB_PCR26_bit at PORTB_PCR26.B2;
    sbit  PFE_PORTB_PCR26_bit at PORTB_PCR26.B4;
    sbit  ODE_PORTB_PCR26_bit at PORTB_PCR26.B5;
    sbit  DSE_PORTB_PCR26_bit at PORTB_PCR26.B6;
    sbit  MUX0_PORTB_PCR26_bit at PORTB_PCR26.B8;
    sbit  MUX1_PORTB_PCR26_bit at PORTB_PCR26.B9;
    sbit  MUX2_PORTB_PCR26_bit at PORTB_PCR26.B10;
    sbit  LK_PORTB_PCR26_bit at PORTB_PCR26.B15;
    sbit  IRQC0_PORTB_PCR26_bit at PORTB_PCR26.B16;
    sbit  IRQC1_PORTB_PCR26_bit at PORTB_PCR26.B17;
    sbit  IRQC2_PORTB_PCR26_bit at PORTB_PCR26.B18;
    sbit  IRQC3_PORTB_PCR26_bit at PORTB_PCR26.B19;
    sbit  ISF_PORTB_PCR26_bit at PORTB_PCR26.B24;

sfr unsigned long   volatile PORTB_PCR27          absolute 0x4004A06C;
    sbit  PS_PORTB_PCR27_bit at PORTB_PCR27.B0;
    sbit  PE_PORTB_PCR27_bit at PORTB_PCR27.B1;
    sbit  SRE_PORTB_PCR27_bit at PORTB_PCR27.B2;
    sbit  PFE_PORTB_PCR27_bit at PORTB_PCR27.B4;
    sbit  ODE_PORTB_PCR27_bit at PORTB_PCR27.B5;
    sbit  DSE_PORTB_PCR27_bit at PORTB_PCR27.B6;
    sbit  MUX0_PORTB_PCR27_bit at PORTB_PCR27.B8;
    sbit  MUX1_PORTB_PCR27_bit at PORTB_PCR27.B9;
    sbit  MUX2_PORTB_PCR27_bit at PORTB_PCR27.B10;
    sbit  LK_PORTB_PCR27_bit at PORTB_PCR27.B15;
    sbit  IRQC0_PORTB_PCR27_bit at PORTB_PCR27.B16;
    sbit  IRQC1_PORTB_PCR27_bit at PORTB_PCR27.B17;
    sbit  IRQC2_PORTB_PCR27_bit at PORTB_PCR27.B18;
    sbit  IRQC3_PORTB_PCR27_bit at PORTB_PCR27.B19;
    sbit  ISF_PORTB_PCR27_bit at PORTB_PCR27.B24;

sfr unsigned long   volatile PORTB_PCR28          absolute 0x4004A070;
    sbit  PS_PORTB_PCR28_bit at PORTB_PCR28.B0;
    sbit  PE_PORTB_PCR28_bit at PORTB_PCR28.B1;
    sbit  SRE_PORTB_PCR28_bit at PORTB_PCR28.B2;
    sbit  PFE_PORTB_PCR28_bit at PORTB_PCR28.B4;
    sbit  ODE_PORTB_PCR28_bit at PORTB_PCR28.B5;
    sbit  DSE_PORTB_PCR28_bit at PORTB_PCR28.B6;
    sbit  MUX0_PORTB_PCR28_bit at PORTB_PCR28.B8;
    sbit  MUX1_PORTB_PCR28_bit at PORTB_PCR28.B9;
    sbit  MUX2_PORTB_PCR28_bit at PORTB_PCR28.B10;
    sbit  LK_PORTB_PCR28_bit at PORTB_PCR28.B15;
    sbit  IRQC0_PORTB_PCR28_bit at PORTB_PCR28.B16;
    sbit  IRQC1_PORTB_PCR28_bit at PORTB_PCR28.B17;
    sbit  IRQC2_PORTB_PCR28_bit at PORTB_PCR28.B18;
    sbit  IRQC3_PORTB_PCR28_bit at PORTB_PCR28.B19;
    sbit  ISF_PORTB_PCR28_bit at PORTB_PCR28.B24;

sfr unsigned long   volatile PORTB_PCR29          absolute 0x4004A074;
    sbit  PS_PORTB_PCR29_bit at PORTB_PCR29.B0;
    sbit  PE_PORTB_PCR29_bit at PORTB_PCR29.B1;
    sbit  SRE_PORTB_PCR29_bit at PORTB_PCR29.B2;
    sbit  PFE_PORTB_PCR29_bit at PORTB_PCR29.B4;
    sbit  ODE_PORTB_PCR29_bit at PORTB_PCR29.B5;
    sbit  DSE_PORTB_PCR29_bit at PORTB_PCR29.B6;
    sbit  MUX0_PORTB_PCR29_bit at PORTB_PCR29.B8;
    sbit  MUX1_PORTB_PCR29_bit at PORTB_PCR29.B9;
    sbit  MUX2_PORTB_PCR29_bit at PORTB_PCR29.B10;
    sbit  LK_PORTB_PCR29_bit at PORTB_PCR29.B15;
    sbit  IRQC0_PORTB_PCR29_bit at PORTB_PCR29.B16;
    sbit  IRQC1_PORTB_PCR29_bit at PORTB_PCR29.B17;
    sbit  IRQC2_PORTB_PCR29_bit at PORTB_PCR29.B18;
    sbit  IRQC3_PORTB_PCR29_bit at PORTB_PCR29.B19;
    sbit  ISF_PORTB_PCR29_bit at PORTB_PCR29.B24;

sfr unsigned long   volatile PORTB_PCR30          absolute 0x4004A078;
    sbit  PS_PORTB_PCR30_bit at PORTB_PCR30.B0;
    sbit  PE_PORTB_PCR30_bit at PORTB_PCR30.B1;
    sbit  SRE_PORTB_PCR30_bit at PORTB_PCR30.B2;
    sbit  PFE_PORTB_PCR30_bit at PORTB_PCR30.B4;
    sbit  ODE_PORTB_PCR30_bit at PORTB_PCR30.B5;
    sbit  DSE_PORTB_PCR30_bit at PORTB_PCR30.B6;
    sbit  MUX0_PORTB_PCR30_bit at PORTB_PCR30.B8;
    sbit  MUX1_PORTB_PCR30_bit at PORTB_PCR30.B9;
    sbit  MUX2_PORTB_PCR30_bit at PORTB_PCR30.B10;
    sbit  LK_PORTB_PCR30_bit at PORTB_PCR30.B15;
    sbit  IRQC0_PORTB_PCR30_bit at PORTB_PCR30.B16;
    sbit  IRQC1_PORTB_PCR30_bit at PORTB_PCR30.B17;
    sbit  IRQC2_PORTB_PCR30_bit at PORTB_PCR30.B18;
    sbit  IRQC3_PORTB_PCR30_bit at PORTB_PCR30.B19;
    sbit  ISF_PORTB_PCR30_bit at PORTB_PCR30.B24;

sfr unsigned long   volatile PORTB_PCR31          absolute 0x4004A07C;
    sbit  PS_PORTB_PCR31_bit at PORTB_PCR31.B0;
    sbit  PE_PORTB_PCR31_bit at PORTB_PCR31.B1;
    sbit  SRE_PORTB_PCR31_bit at PORTB_PCR31.B2;
    sbit  PFE_PORTB_PCR31_bit at PORTB_PCR31.B4;
    sbit  ODE_PORTB_PCR31_bit at PORTB_PCR31.B5;
    sbit  DSE_PORTB_PCR31_bit at PORTB_PCR31.B6;
    sbit  MUX0_PORTB_PCR31_bit at PORTB_PCR31.B8;
    sbit  MUX1_PORTB_PCR31_bit at PORTB_PCR31.B9;
    sbit  MUX2_PORTB_PCR31_bit at PORTB_PCR31.B10;
    sbit  LK_PORTB_PCR31_bit at PORTB_PCR31.B15;
    sbit  IRQC0_PORTB_PCR31_bit at PORTB_PCR31.B16;
    sbit  IRQC1_PORTB_PCR31_bit at PORTB_PCR31.B17;
    sbit  IRQC2_PORTB_PCR31_bit at PORTB_PCR31.B18;
    sbit  IRQC3_PORTB_PCR31_bit at PORTB_PCR31.B19;
    sbit  ISF_PORTB_PCR31_bit at PORTB_PCR31.B24;

sfr unsigned long   volatile PORTB_GPCLR          absolute 0x4004A080;
    sbit  GPWD0_PORTB_GPCLR_bit at PORTB_GPCLR.B0;
    sbit  GPWD1_PORTB_GPCLR_bit at PORTB_GPCLR.B1;
    sbit  GPWD2_PORTB_GPCLR_bit at PORTB_GPCLR.B2;
    sbit  GPWD3_PORTB_GPCLR_bit at PORTB_GPCLR.B3;
    sbit  GPWD4_PORTB_GPCLR_bit at PORTB_GPCLR.B4;
    sbit  GPWD5_PORTB_GPCLR_bit at PORTB_GPCLR.B5;
    sbit  GPWD6_PORTB_GPCLR_bit at PORTB_GPCLR.B6;
    sbit  GPWD7_PORTB_GPCLR_bit at PORTB_GPCLR.B7;
    sbit  GPWD8_PORTB_GPCLR_bit at PORTB_GPCLR.B8;
    sbit  GPWD9_PORTB_GPCLR_bit at PORTB_GPCLR.B9;
    sbit  GPWD10_PORTB_GPCLR_bit at PORTB_GPCLR.B10;
    sbit  GPWD11_PORTB_GPCLR_bit at PORTB_GPCLR.B11;
    sbit  GPWD12_PORTB_GPCLR_bit at PORTB_GPCLR.B12;
    sbit  GPWD13_PORTB_GPCLR_bit at PORTB_GPCLR.B13;
    sbit  GPWD14_PORTB_GPCLR_bit at PORTB_GPCLR.B14;
    sbit  GPWD15_PORTB_GPCLR_bit at PORTB_GPCLR.B15;
    sbit  GPWE0_PORTB_GPCLR_bit at PORTB_GPCLR.B16;
    sbit  GPWE1_PORTB_GPCLR_bit at PORTB_GPCLR.B17;
    sbit  GPWE2_PORTB_GPCLR_bit at PORTB_GPCLR.B18;
    sbit  GPWE3_PORTB_GPCLR_bit at PORTB_GPCLR.B19;
    sbit  GPWE4_PORTB_GPCLR_bit at PORTB_GPCLR.B20;
    sbit  GPWE5_PORTB_GPCLR_bit at PORTB_GPCLR.B21;
    sbit  GPWE6_PORTB_GPCLR_bit at PORTB_GPCLR.B22;
    sbit  GPWE7_PORTB_GPCLR_bit at PORTB_GPCLR.B23;
    sbit  GPWE8_PORTB_GPCLR_bit at PORTB_GPCLR.B24;
    sbit  GPWE9_PORTB_GPCLR_bit at PORTB_GPCLR.B25;
    sbit  GPWE10_PORTB_GPCLR_bit at PORTB_GPCLR.B26;
    sbit  GPWE11_PORTB_GPCLR_bit at PORTB_GPCLR.B27;
    sbit  GPWE12_PORTB_GPCLR_bit at PORTB_GPCLR.B28;
    sbit  GPWE13_PORTB_GPCLR_bit at PORTB_GPCLR.B29;
    sbit  GPWE14_PORTB_GPCLR_bit at PORTB_GPCLR.B30;
    sbit  GPWE15_PORTB_GPCLR_bit at PORTB_GPCLR.B31;

sfr unsigned long   volatile PORTB_GPCHR          absolute 0x4004A084;
    sbit  GPWD0_PORTB_GPCHR_bit at PORTB_GPCHR.B0;
    sbit  GPWD1_PORTB_GPCHR_bit at PORTB_GPCHR.B1;
    sbit  GPWD2_PORTB_GPCHR_bit at PORTB_GPCHR.B2;
    sbit  GPWD3_PORTB_GPCHR_bit at PORTB_GPCHR.B3;
    sbit  GPWD4_PORTB_GPCHR_bit at PORTB_GPCHR.B4;
    sbit  GPWD5_PORTB_GPCHR_bit at PORTB_GPCHR.B5;
    sbit  GPWD6_PORTB_GPCHR_bit at PORTB_GPCHR.B6;
    sbit  GPWD7_PORTB_GPCHR_bit at PORTB_GPCHR.B7;
    sbit  GPWD8_PORTB_GPCHR_bit at PORTB_GPCHR.B8;
    sbit  GPWD9_PORTB_GPCHR_bit at PORTB_GPCHR.B9;
    sbit  GPWD10_PORTB_GPCHR_bit at PORTB_GPCHR.B10;
    sbit  GPWD11_PORTB_GPCHR_bit at PORTB_GPCHR.B11;
    sbit  GPWD12_PORTB_GPCHR_bit at PORTB_GPCHR.B12;
    sbit  GPWD13_PORTB_GPCHR_bit at PORTB_GPCHR.B13;
    sbit  GPWD14_PORTB_GPCHR_bit at PORTB_GPCHR.B14;
    sbit  GPWD15_PORTB_GPCHR_bit at PORTB_GPCHR.B15;
    sbit  GPWE0_PORTB_GPCHR_bit at PORTB_GPCHR.B16;
    sbit  GPWE1_PORTB_GPCHR_bit at PORTB_GPCHR.B17;
    sbit  GPWE2_PORTB_GPCHR_bit at PORTB_GPCHR.B18;
    sbit  GPWE3_PORTB_GPCHR_bit at PORTB_GPCHR.B19;
    sbit  GPWE4_PORTB_GPCHR_bit at PORTB_GPCHR.B20;
    sbit  GPWE5_PORTB_GPCHR_bit at PORTB_GPCHR.B21;
    sbit  GPWE6_PORTB_GPCHR_bit at PORTB_GPCHR.B22;
    sbit  GPWE7_PORTB_GPCHR_bit at PORTB_GPCHR.B23;
    sbit  GPWE8_PORTB_GPCHR_bit at PORTB_GPCHR.B24;
    sbit  GPWE9_PORTB_GPCHR_bit at PORTB_GPCHR.B25;
    sbit  GPWE10_PORTB_GPCHR_bit at PORTB_GPCHR.B26;
    sbit  GPWE11_PORTB_GPCHR_bit at PORTB_GPCHR.B27;
    sbit  GPWE12_PORTB_GPCHR_bit at PORTB_GPCHR.B28;
    sbit  GPWE13_PORTB_GPCHR_bit at PORTB_GPCHR.B29;
    sbit  GPWE14_PORTB_GPCHR_bit at PORTB_GPCHR.B30;
    sbit  GPWE15_PORTB_GPCHR_bit at PORTB_GPCHR.B31;

sfr unsigned long   volatile PORTB_ISFR           absolute 0x4004A0A0;
    sbit  ISF0_PORTB_ISFR_bit at PORTB_ISFR.B0;
    sbit  ISF1_PORTB_ISFR_bit at PORTB_ISFR.B1;
    sbit  ISF2_PORTB_ISFR_bit at PORTB_ISFR.B2;
    sbit  ISF3_PORTB_ISFR_bit at PORTB_ISFR.B3;
    sbit  ISF4_PORTB_ISFR_bit at PORTB_ISFR.B4;
    sbit  ISF5_PORTB_ISFR_bit at PORTB_ISFR.B5;
    sbit  ISF6_PORTB_ISFR_bit at PORTB_ISFR.B6;
    sbit  ISF7_PORTB_ISFR_bit at PORTB_ISFR.B7;
    sbit  ISF8_PORTB_ISFR_bit at PORTB_ISFR.B8;
    sbit  ISF9_PORTB_ISFR_bit at PORTB_ISFR.B9;
    sbit  ISF10_PORTB_ISFR_bit at PORTB_ISFR.B10;
    sbit  ISF11_PORTB_ISFR_bit at PORTB_ISFR.B11;
    sbit  ISF12_PORTB_ISFR_bit at PORTB_ISFR.B12;
    sbit  ISF13_PORTB_ISFR_bit at PORTB_ISFR.B13;
    sbit  ISF14_PORTB_ISFR_bit at PORTB_ISFR.B14;
    sbit  ISF15_PORTB_ISFR_bit at PORTB_ISFR.B15;
    sbit  ISF16_PORTB_ISFR_bit at PORTB_ISFR.B16;
    sbit  ISF17_PORTB_ISFR_bit at PORTB_ISFR.B17;
    sbit  ISF18_PORTB_ISFR_bit at PORTB_ISFR.B18;
    sbit  ISF19_PORTB_ISFR_bit at PORTB_ISFR.B19;
    sbit  ISF20_PORTB_ISFR_bit at PORTB_ISFR.B20;
    sbit  ISF21_PORTB_ISFR_bit at PORTB_ISFR.B21;
    sbit  ISF22_PORTB_ISFR_bit at PORTB_ISFR.B22;
    sbit  ISF23_PORTB_ISFR_bit at PORTB_ISFR.B23;
    sbit  ISF24_PORTB_ISFR_bit at PORTB_ISFR.B24;
    sbit  ISF25_PORTB_ISFR_bit at PORTB_ISFR.B25;
    sbit  ISF26_PORTB_ISFR_bit at PORTB_ISFR.B26;
    sbit  ISF27_PORTB_ISFR_bit at PORTB_ISFR.B27;
    sbit  ISF28_PORTB_ISFR_bit at PORTB_ISFR.B28;
    sbit  ISF29_PORTB_ISFR_bit at PORTB_ISFR.B29;
    sbit  ISF30_PORTB_ISFR_bit at PORTB_ISFR.B30;
    sbit  ISF31_PORTB_ISFR_bit at PORTB_ISFR.B31;

sfr unsigned long   volatile PORTC_PCR0           absolute 0x4004B000;
    sbit  PS_PORTC_PCR0_bit at PORTC_PCR0.B0;
    sbit  PE_PORTC_PCR0_bit at PORTC_PCR0.B1;
    sbit  SRE_PORTC_PCR0_bit at PORTC_PCR0.B2;
    sbit  PFE_PORTC_PCR0_bit at PORTC_PCR0.B4;
    sbit  ODE_PORTC_PCR0_bit at PORTC_PCR0.B5;
    sbit  DSE_PORTC_PCR0_bit at PORTC_PCR0.B6;
    sbit  MUX0_PORTC_PCR0_bit at PORTC_PCR0.B8;
    sbit  MUX1_PORTC_PCR0_bit at PORTC_PCR0.B9;
    sbit  MUX2_PORTC_PCR0_bit at PORTC_PCR0.B10;
    sbit  LK_PORTC_PCR0_bit at PORTC_PCR0.B15;
    sbit  IRQC0_PORTC_PCR0_bit at PORTC_PCR0.B16;
    sbit  IRQC1_PORTC_PCR0_bit at PORTC_PCR0.B17;
    sbit  IRQC2_PORTC_PCR0_bit at PORTC_PCR0.B18;
    sbit  IRQC3_PORTC_PCR0_bit at PORTC_PCR0.B19;
    sbit  ISF_PORTC_PCR0_bit at PORTC_PCR0.B24;

sfr unsigned long   volatile PORTC_PCR1           absolute 0x4004B004;
    sbit  PS_PORTC_PCR1_bit at PORTC_PCR1.B0;
    sbit  PE_PORTC_PCR1_bit at PORTC_PCR1.B1;
    sbit  SRE_PORTC_PCR1_bit at PORTC_PCR1.B2;
    sbit  PFE_PORTC_PCR1_bit at PORTC_PCR1.B4;
    sbit  ODE_PORTC_PCR1_bit at PORTC_PCR1.B5;
    sbit  DSE_PORTC_PCR1_bit at PORTC_PCR1.B6;
    sbit  MUX0_PORTC_PCR1_bit at PORTC_PCR1.B8;
    sbit  MUX1_PORTC_PCR1_bit at PORTC_PCR1.B9;
    sbit  MUX2_PORTC_PCR1_bit at PORTC_PCR1.B10;
    sbit  LK_PORTC_PCR1_bit at PORTC_PCR1.B15;
    sbit  IRQC0_PORTC_PCR1_bit at PORTC_PCR1.B16;
    sbit  IRQC1_PORTC_PCR1_bit at PORTC_PCR1.B17;
    sbit  IRQC2_PORTC_PCR1_bit at PORTC_PCR1.B18;
    sbit  IRQC3_PORTC_PCR1_bit at PORTC_PCR1.B19;
    sbit  ISF_PORTC_PCR1_bit at PORTC_PCR1.B24;

sfr unsigned long   volatile PORTC_PCR2           absolute 0x4004B008;
    sbit  PS_PORTC_PCR2_bit at PORTC_PCR2.B0;
    sbit  PE_PORTC_PCR2_bit at PORTC_PCR2.B1;
    sbit  SRE_PORTC_PCR2_bit at PORTC_PCR2.B2;
    sbit  PFE_PORTC_PCR2_bit at PORTC_PCR2.B4;
    sbit  ODE_PORTC_PCR2_bit at PORTC_PCR2.B5;
    sbit  DSE_PORTC_PCR2_bit at PORTC_PCR2.B6;
    sbit  MUX0_PORTC_PCR2_bit at PORTC_PCR2.B8;
    sbit  MUX1_PORTC_PCR2_bit at PORTC_PCR2.B9;
    sbit  MUX2_PORTC_PCR2_bit at PORTC_PCR2.B10;
    sbit  LK_PORTC_PCR2_bit at PORTC_PCR2.B15;
    sbit  IRQC0_PORTC_PCR2_bit at PORTC_PCR2.B16;
    sbit  IRQC1_PORTC_PCR2_bit at PORTC_PCR2.B17;
    sbit  IRQC2_PORTC_PCR2_bit at PORTC_PCR2.B18;
    sbit  IRQC3_PORTC_PCR2_bit at PORTC_PCR2.B19;
    sbit  ISF_PORTC_PCR2_bit at PORTC_PCR2.B24;

sfr unsigned long   volatile PORTC_PCR3           absolute 0x4004B00C;
    sbit  PS_PORTC_PCR3_bit at PORTC_PCR3.B0;
    sbit  PE_PORTC_PCR3_bit at PORTC_PCR3.B1;
    sbit  SRE_PORTC_PCR3_bit at PORTC_PCR3.B2;
    sbit  PFE_PORTC_PCR3_bit at PORTC_PCR3.B4;
    sbit  ODE_PORTC_PCR3_bit at PORTC_PCR3.B5;
    sbit  DSE_PORTC_PCR3_bit at PORTC_PCR3.B6;
    sbit  MUX0_PORTC_PCR3_bit at PORTC_PCR3.B8;
    sbit  MUX1_PORTC_PCR3_bit at PORTC_PCR3.B9;
    sbit  MUX2_PORTC_PCR3_bit at PORTC_PCR3.B10;
    sbit  LK_PORTC_PCR3_bit at PORTC_PCR3.B15;
    sbit  IRQC0_PORTC_PCR3_bit at PORTC_PCR3.B16;
    sbit  IRQC1_PORTC_PCR3_bit at PORTC_PCR3.B17;
    sbit  IRQC2_PORTC_PCR3_bit at PORTC_PCR3.B18;
    sbit  IRQC3_PORTC_PCR3_bit at PORTC_PCR3.B19;
    sbit  ISF_PORTC_PCR3_bit at PORTC_PCR3.B24;

sfr unsigned long   volatile PORTC_PCR4           absolute 0x4004B010;
    sbit  PS_PORTC_PCR4_bit at PORTC_PCR4.B0;
    sbit  PE_PORTC_PCR4_bit at PORTC_PCR4.B1;
    sbit  SRE_PORTC_PCR4_bit at PORTC_PCR4.B2;
    sbit  PFE_PORTC_PCR4_bit at PORTC_PCR4.B4;
    sbit  ODE_PORTC_PCR4_bit at PORTC_PCR4.B5;
    sbit  DSE_PORTC_PCR4_bit at PORTC_PCR4.B6;
    sbit  MUX0_PORTC_PCR4_bit at PORTC_PCR4.B8;
    sbit  MUX1_PORTC_PCR4_bit at PORTC_PCR4.B9;
    sbit  MUX2_PORTC_PCR4_bit at PORTC_PCR4.B10;
    sbit  LK_PORTC_PCR4_bit at PORTC_PCR4.B15;
    sbit  IRQC0_PORTC_PCR4_bit at PORTC_PCR4.B16;
    sbit  IRQC1_PORTC_PCR4_bit at PORTC_PCR4.B17;
    sbit  IRQC2_PORTC_PCR4_bit at PORTC_PCR4.B18;
    sbit  IRQC3_PORTC_PCR4_bit at PORTC_PCR4.B19;
    sbit  ISF_PORTC_PCR4_bit at PORTC_PCR4.B24;

sfr unsigned long   volatile PORTC_PCR5           absolute 0x4004B014;
    sbit  PS_PORTC_PCR5_bit at PORTC_PCR5.B0;
    sbit  PE_PORTC_PCR5_bit at PORTC_PCR5.B1;
    sbit  SRE_PORTC_PCR5_bit at PORTC_PCR5.B2;
    sbit  PFE_PORTC_PCR5_bit at PORTC_PCR5.B4;
    sbit  ODE_PORTC_PCR5_bit at PORTC_PCR5.B5;
    sbit  DSE_PORTC_PCR5_bit at PORTC_PCR5.B6;
    sbit  MUX0_PORTC_PCR5_bit at PORTC_PCR5.B8;
    sbit  MUX1_PORTC_PCR5_bit at PORTC_PCR5.B9;
    sbit  MUX2_PORTC_PCR5_bit at PORTC_PCR5.B10;
    sbit  LK_PORTC_PCR5_bit at PORTC_PCR5.B15;
    sbit  IRQC0_PORTC_PCR5_bit at PORTC_PCR5.B16;
    sbit  IRQC1_PORTC_PCR5_bit at PORTC_PCR5.B17;
    sbit  IRQC2_PORTC_PCR5_bit at PORTC_PCR5.B18;
    sbit  IRQC3_PORTC_PCR5_bit at PORTC_PCR5.B19;
    sbit  ISF_PORTC_PCR5_bit at PORTC_PCR5.B24;

sfr unsigned long   volatile PORTC_PCR6           absolute 0x4004B018;
    sbit  PS_PORTC_PCR6_bit at PORTC_PCR6.B0;
    sbit  PE_PORTC_PCR6_bit at PORTC_PCR6.B1;
    sbit  SRE_PORTC_PCR6_bit at PORTC_PCR6.B2;
    sbit  PFE_PORTC_PCR6_bit at PORTC_PCR6.B4;
    sbit  ODE_PORTC_PCR6_bit at PORTC_PCR6.B5;
    sbit  DSE_PORTC_PCR6_bit at PORTC_PCR6.B6;
    sbit  MUX0_PORTC_PCR6_bit at PORTC_PCR6.B8;
    sbit  MUX1_PORTC_PCR6_bit at PORTC_PCR6.B9;
    sbit  MUX2_PORTC_PCR6_bit at PORTC_PCR6.B10;
    sbit  LK_PORTC_PCR6_bit at PORTC_PCR6.B15;
    sbit  IRQC0_PORTC_PCR6_bit at PORTC_PCR6.B16;
    sbit  IRQC1_PORTC_PCR6_bit at PORTC_PCR6.B17;
    sbit  IRQC2_PORTC_PCR6_bit at PORTC_PCR6.B18;
    sbit  IRQC3_PORTC_PCR6_bit at PORTC_PCR6.B19;
    sbit  ISF_PORTC_PCR6_bit at PORTC_PCR6.B24;

sfr unsigned long   volatile PORTC_PCR7           absolute 0x4004B01C;
    sbit  PS_PORTC_PCR7_bit at PORTC_PCR7.B0;
    sbit  PE_PORTC_PCR7_bit at PORTC_PCR7.B1;
    sbit  SRE_PORTC_PCR7_bit at PORTC_PCR7.B2;
    sbit  PFE_PORTC_PCR7_bit at PORTC_PCR7.B4;
    sbit  ODE_PORTC_PCR7_bit at PORTC_PCR7.B5;
    sbit  DSE_PORTC_PCR7_bit at PORTC_PCR7.B6;
    sbit  MUX0_PORTC_PCR7_bit at PORTC_PCR7.B8;
    sbit  MUX1_PORTC_PCR7_bit at PORTC_PCR7.B9;
    sbit  MUX2_PORTC_PCR7_bit at PORTC_PCR7.B10;
    sbit  LK_PORTC_PCR7_bit at PORTC_PCR7.B15;
    sbit  IRQC0_PORTC_PCR7_bit at PORTC_PCR7.B16;
    sbit  IRQC1_PORTC_PCR7_bit at PORTC_PCR7.B17;
    sbit  IRQC2_PORTC_PCR7_bit at PORTC_PCR7.B18;
    sbit  IRQC3_PORTC_PCR7_bit at PORTC_PCR7.B19;
    sbit  ISF_PORTC_PCR7_bit at PORTC_PCR7.B24;

sfr unsigned long   volatile PORTC_PCR8           absolute 0x4004B020;
    sbit  PS_PORTC_PCR8_bit at PORTC_PCR8.B0;
    sbit  PE_PORTC_PCR8_bit at PORTC_PCR8.B1;
    sbit  SRE_PORTC_PCR8_bit at PORTC_PCR8.B2;
    sbit  PFE_PORTC_PCR8_bit at PORTC_PCR8.B4;
    sbit  ODE_PORTC_PCR8_bit at PORTC_PCR8.B5;
    sbit  DSE_PORTC_PCR8_bit at PORTC_PCR8.B6;
    sbit  MUX0_PORTC_PCR8_bit at PORTC_PCR8.B8;
    sbit  MUX1_PORTC_PCR8_bit at PORTC_PCR8.B9;
    sbit  MUX2_PORTC_PCR8_bit at PORTC_PCR8.B10;
    sbit  LK_PORTC_PCR8_bit at PORTC_PCR8.B15;
    sbit  IRQC0_PORTC_PCR8_bit at PORTC_PCR8.B16;
    sbit  IRQC1_PORTC_PCR8_bit at PORTC_PCR8.B17;
    sbit  IRQC2_PORTC_PCR8_bit at PORTC_PCR8.B18;
    sbit  IRQC3_PORTC_PCR8_bit at PORTC_PCR8.B19;
    sbit  ISF_PORTC_PCR8_bit at PORTC_PCR8.B24;

sfr unsigned long   volatile PORTC_PCR9           absolute 0x4004B024;
    sbit  PS_PORTC_PCR9_bit at PORTC_PCR9.B0;
    sbit  PE_PORTC_PCR9_bit at PORTC_PCR9.B1;
    sbit  SRE_PORTC_PCR9_bit at PORTC_PCR9.B2;
    sbit  PFE_PORTC_PCR9_bit at PORTC_PCR9.B4;
    sbit  ODE_PORTC_PCR9_bit at PORTC_PCR9.B5;
    sbit  DSE_PORTC_PCR9_bit at PORTC_PCR9.B6;
    sbit  MUX0_PORTC_PCR9_bit at PORTC_PCR9.B8;
    sbit  MUX1_PORTC_PCR9_bit at PORTC_PCR9.B9;
    sbit  MUX2_PORTC_PCR9_bit at PORTC_PCR9.B10;
    sbit  LK_PORTC_PCR9_bit at PORTC_PCR9.B15;
    sbit  IRQC0_PORTC_PCR9_bit at PORTC_PCR9.B16;
    sbit  IRQC1_PORTC_PCR9_bit at PORTC_PCR9.B17;
    sbit  IRQC2_PORTC_PCR9_bit at PORTC_PCR9.B18;
    sbit  IRQC3_PORTC_PCR9_bit at PORTC_PCR9.B19;
    sbit  ISF_PORTC_PCR9_bit at PORTC_PCR9.B24;

sfr unsigned long   volatile PORTC_PCR10          absolute 0x4004B028;
    sbit  PS_PORTC_PCR10_bit at PORTC_PCR10.B0;
    sbit  PE_PORTC_PCR10_bit at PORTC_PCR10.B1;
    sbit  SRE_PORTC_PCR10_bit at PORTC_PCR10.B2;
    sbit  PFE_PORTC_PCR10_bit at PORTC_PCR10.B4;
    sbit  ODE_PORTC_PCR10_bit at PORTC_PCR10.B5;
    sbit  DSE_PORTC_PCR10_bit at PORTC_PCR10.B6;
    sbit  MUX0_PORTC_PCR10_bit at PORTC_PCR10.B8;
    sbit  MUX1_PORTC_PCR10_bit at PORTC_PCR10.B9;
    sbit  MUX2_PORTC_PCR10_bit at PORTC_PCR10.B10;
    sbit  LK_PORTC_PCR10_bit at PORTC_PCR10.B15;
    sbit  IRQC0_PORTC_PCR10_bit at PORTC_PCR10.B16;
    sbit  IRQC1_PORTC_PCR10_bit at PORTC_PCR10.B17;
    sbit  IRQC2_PORTC_PCR10_bit at PORTC_PCR10.B18;
    sbit  IRQC3_PORTC_PCR10_bit at PORTC_PCR10.B19;
    sbit  ISF_PORTC_PCR10_bit at PORTC_PCR10.B24;

sfr unsigned long   volatile PORTC_PCR11          absolute 0x4004B02C;
    sbit  PS_PORTC_PCR11_bit at PORTC_PCR11.B0;
    sbit  PE_PORTC_PCR11_bit at PORTC_PCR11.B1;
    sbit  SRE_PORTC_PCR11_bit at PORTC_PCR11.B2;
    sbit  PFE_PORTC_PCR11_bit at PORTC_PCR11.B4;
    sbit  ODE_PORTC_PCR11_bit at PORTC_PCR11.B5;
    sbit  DSE_PORTC_PCR11_bit at PORTC_PCR11.B6;
    sbit  MUX0_PORTC_PCR11_bit at PORTC_PCR11.B8;
    sbit  MUX1_PORTC_PCR11_bit at PORTC_PCR11.B9;
    sbit  MUX2_PORTC_PCR11_bit at PORTC_PCR11.B10;
    sbit  LK_PORTC_PCR11_bit at PORTC_PCR11.B15;
    sbit  IRQC0_PORTC_PCR11_bit at PORTC_PCR11.B16;
    sbit  IRQC1_PORTC_PCR11_bit at PORTC_PCR11.B17;
    sbit  IRQC2_PORTC_PCR11_bit at PORTC_PCR11.B18;
    sbit  IRQC3_PORTC_PCR11_bit at PORTC_PCR11.B19;
    sbit  ISF_PORTC_PCR11_bit at PORTC_PCR11.B24;

sfr unsigned long   volatile PORTC_PCR12          absolute 0x4004B030;
    sbit  PS_PORTC_PCR12_bit at PORTC_PCR12.B0;
    sbit  PE_PORTC_PCR12_bit at PORTC_PCR12.B1;
    sbit  SRE_PORTC_PCR12_bit at PORTC_PCR12.B2;
    sbit  PFE_PORTC_PCR12_bit at PORTC_PCR12.B4;
    sbit  ODE_PORTC_PCR12_bit at PORTC_PCR12.B5;
    sbit  DSE_PORTC_PCR12_bit at PORTC_PCR12.B6;
    sbit  MUX0_PORTC_PCR12_bit at PORTC_PCR12.B8;
    sbit  MUX1_PORTC_PCR12_bit at PORTC_PCR12.B9;
    sbit  MUX2_PORTC_PCR12_bit at PORTC_PCR12.B10;
    sbit  LK_PORTC_PCR12_bit at PORTC_PCR12.B15;
    sbit  IRQC0_PORTC_PCR12_bit at PORTC_PCR12.B16;
    sbit  IRQC1_PORTC_PCR12_bit at PORTC_PCR12.B17;
    sbit  IRQC2_PORTC_PCR12_bit at PORTC_PCR12.B18;
    sbit  IRQC3_PORTC_PCR12_bit at PORTC_PCR12.B19;
    sbit  ISF_PORTC_PCR12_bit at PORTC_PCR12.B24;

sfr unsigned long   volatile PORTC_PCR13          absolute 0x4004B034;
    sbit  PS_PORTC_PCR13_bit at PORTC_PCR13.B0;
    sbit  PE_PORTC_PCR13_bit at PORTC_PCR13.B1;
    sbit  SRE_PORTC_PCR13_bit at PORTC_PCR13.B2;
    sbit  PFE_PORTC_PCR13_bit at PORTC_PCR13.B4;
    sbit  ODE_PORTC_PCR13_bit at PORTC_PCR13.B5;
    sbit  DSE_PORTC_PCR13_bit at PORTC_PCR13.B6;
    sbit  MUX0_PORTC_PCR13_bit at PORTC_PCR13.B8;
    sbit  MUX1_PORTC_PCR13_bit at PORTC_PCR13.B9;
    sbit  MUX2_PORTC_PCR13_bit at PORTC_PCR13.B10;
    sbit  LK_PORTC_PCR13_bit at PORTC_PCR13.B15;
    sbit  IRQC0_PORTC_PCR13_bit at PORTC_PCR13.B16;
    sbit  IRQC1_PORTC_PCR13_bit at PORTC_PCR13.B17;
    sbit  IRQC2_PORTC_PCR13_bit at PORTC_PCR13.B18;
    sbit  IRQC3_PORTC_PCR13_bit at PORTC_PCR13.B19;
    sbit  ISF_PORTC_PCR13_bit at PORTC_PCR13.B24;

sfr unsigned long   volatile PORTC_PCR14          absolute 0x4004B038;
    sbit  PS_PORTC_PCR14_bit at PORTC_PCR14.B0;
    sbit  PE_PORTC_PCR14_bit at PORTC_PCR14.B1;
    sbit  SRE_PORTC_PCR14_bit at PORTC_PCR14.B2;
    sbit  PFE_PORTC_PCR14_bit at PORTC_PCR14.B4;
    sbit  ODE_PORTC_PCR14_bit at PORTC_PCR14.B5;
    sbit  DSE_PORTC_PCR14_bit at PORTC_PCR14.B6;
    sbit  MUX0_PORTC_PCR14_bit at PORTC_PCR14.B8;
    sbit  MUX1_PORTC_PCR14_bit at PORTC_PCR14.B9;
    sbit  MUX2_PORTC_PCR14_bit at PORTC_PCR14.B10;
    sbit  LK_PORTC_PCR14_bit at PORTC_PCR14.B15;
    sbit  IRQC0_PORTC_PCR14_bit at PORTC_PCR14.B16;
    sbit  IRQC1_PORTC_PCR14_bit at PORTC_PCR14.B17;
    sbit  IRQC2_PORTC_PCR14_bit at PORTC_PCR14.B18;
    sbit  IRQC3_PORTC_PCR14_bit at PORTC_PCR14.B19;
    sbit  ISF_PORTC_PCR14_bit at PORTC_PCR14.B24;

sfr unsigned long   volatile PORTC_PCR15          absolute 0x4004B03C;
    sbit  PS_PORTC_PCR15_bit at PORTC_PCR15.B0;
    sbit  PE_PORTC_PCR15_bit at PORTC_PCR15.B1;
    sbit  SRE_PORTC_PCR15_bit at PORTC_PCR15.B2;
    sbit  PFE_PORTC_PCR15_bit at PORTC_PCR15.B4;
    sbit  ODE_PORTC_PCR15_bit at PORTC_PCR15.B5;
    sbit  DSE_PORTC_PCR15_bit at PORTC_PCR15.B6;
    sbit  MUX0_PORTC_PCR15_bit at PORTC_PCR15.B8;
    sbit  MUX1_PORTC_PCR15_bit at PORTC_PCR15.B9;
    sbit  MUX2_PORTC_PCR15_bit at PORTC_PCR15.B10;
    sbit  LK_PORTC_PCR15_bit at PORTC_PCR15.B15;
    sbit  IRQC0_PORTC_PCR15_bit at PORTC_PCR15.B16;
    sbit  IRQC1_PORTC_PCR15_bit at PORTC_PCR15.B17;
    sbit  IRQC2_PORTC_PCR15_bit at PORTC_PCR15.B18;
    sbit  IRQC3_PORTC_PCR15_bit at PORTC_PCR15.B19;
    sbit  ISF_PORTC_PCR15_bit at PORTC_PCR15.B24;

sfr unsigned long   volatile PORTC_PCR16          absolute 0x4004B040;
    sbit  PS_PORTC_PCR16_bit at PORTC_PCR16.B0;
    sbit  PE_PORTC_PCR16_bit at PORTC_PCR16.B1;
    sbit  SRE_PORTC_PCR16_bit at PORTC_PCR16.B2;
    sbit  PFE_PORTC_PCR16_bit at PORTC_PCR16.B4;
    sbit  ODE_PORTC_PCR16_bit at PORTC_PCR16.B5;
    sbit  DSE_PORTC_PCR16_bit at PORTC_PCR16.B6;
    sbit  MUX0_PORTC_PCR16_bit at PORTC_PCR16.B8;
    sbit  MUX1_PORTC_PCR16_bit at PORTC_PCR16.B9;
    sbit  MUX2_PORTC_PCR16_bit at PORTC_PCR16.B10;
    sbit  LK_PORTC_PCR16_bit at PORTC_PCR16.B15;
    sbit  IRQC0_PORTC_PCR16_bit at PORTC_PCR16.B16;
    sbit  IRQC1_PORTC_PCR16_bit at PORTC_PCR16.B17;
    sbit  IRQC2_PORTC_PCR16_bit at PORTC_PCR16.B18;
    sbit  IRQC3_PORTC_PCR16_bit at PORTC_PCR16.B19;
    sbit  ISF_PORTC_PCR16_bit at PORTC_PCR16.B24;

sfr unsigned long   volatile PORTC_PCR17          absolute 0x4004B044;
    sbit  PS_PORTC_PCR17_bit at PORTC_PCR17.B0;
    sbit  PE_PORTC_PCR17_bit at PORTC_PCR17.B1;
    sbit  SRE_PORTC_PCR17_bit at PORTC_PCR17.B2;
    sbit  PFE_PORTC_PCR17_bit at PORTC_PCR17.B4;
    sbit  ODE_PORTC_PCR17_bit at PORTC_PCR17.B5;
    sbit  DSE_PORTC_PCR17_bit at PORTC_PCR17.B6;
    sbit  MUX0_PORTC_PCR17_bit at PORTC_PCR17.B8;
    sbit  MUX1_PORTC_PCR17_bit at PORTC_PCR17.B9;
    sbit  MUX2_PORTC_PCR17_bit at PORTC_PCR17.B10;
    sbit  LK_PORTC_PCR17_bit at PORTC_PCR17.B15;
    sbit  IRQC0_PORTC_PCR17_bit at PORTC_PCR17.B16;
    sbit  IRQC1_PORTC_PCR17_bit at PORTC_PCR17.B17;
    sbit  IRQC2_PORTC_PCR17_bit at PORTC_PCR17.B18;
    sbit  IRQC3_PORTC_PCR17_bit at PORTC_PCR17.B19;
    sbit  ISF_PORTC_PCR17_bit at PORTC_PCR17.B24;

sfr unsigned long   volatile PORTC_PCR18          absolute 0x4004B048;
    sbit  PS_PORTC_PCR18_bit at PORTC_PCR18.B0;
    sbit  PE_PORTC_PCR18_bit at PORTC_PCR18.B1;
    sbit  SRE_PORTC_PCR18_bit at PORTC_PCR18.B2;
    sbit  PFE_PORTC_PCR18_bit at PORTC_PCR18.B4;
    sbit  ODE_PORTC_PCR18_bit at PORTC_PCR18.B5;
    sbit  DSE_PORTC_PCR18_bit at PORTC_PCR18.B6;
    sbit  MUX0_PORTC_PCR18_bit at PORTC_PCR18.B8;
    sbit  MUX1_PORTC_PCR18_bit at PORTC_PCR18.B9;
    sbit  MUX2_PORTC_PCR18_bit at PORTC_PCR18.B10;
    sbit  LK_PORTC_PCR18_bit at PORTC_PCR18.B15;
    sbit  IRQC0_PORTC_PCR18_bit at PORTC_PCR18.B16;
    sbit  IRQC1_PORTC_PCR18_bit at PORTC_PCR18.B17;
    sbit  IRQC2_PORTC_PCR18_bit at PORTC_PCR18.B18;
    sbit  IRQC3_PORTC_PCR18_bit at PORTC_PCR18.B19;
    sbit  ISF_PORTC_PCR18_bit at PORTC_PCR18.B24;

sfr unsigned long   volatile PORTC_PCR19          absolute 0x4004B04C;
    sbit  PS_PORTC_PCR19_bit at PORTC_PCR19.B0;
    sbit  PE_PORTC_PCR19_bit at PORTC_PCR19.B1;
    sbit  SRE_PORTC_PCR19_bit at PORTC_PCR19.B2;
    sbit  PFE_PORTC_PCR19_bit at PORTC_PCR19.B4;
    sbit  ODE_PORTC_PCR19_bit at PORTC_PCR19.B5;
    sbit  DSE_PORTC_PCR19_bit at PORTC_PCR19.B6;
    sbit  MUX0_PORTC_PCR19_bit at PORTC_PCR19.B8;
    sbit  MUX1_PORTC_PCR19_bit at PORTC_PCR19.B9;
    sbit  MUX2_PORTC_PCR19_bit at PORTC_PCR19.B10;
    sbit  LK_PORTC_PCR19_bit at PORTC_PCR19.B15;
    sbit  IRQC0_PORTC_PCR19_bit at PORTC_PCR19.B16;
    sbit  IRQC1_PORTC_PCR19_bit at PORTC_PCR19.B17;
    sbit  IRQC2_PORTC_PCR19_bit at PORTC_PCR19.B18;
    sbit  IRQC3_PORTC_PCR19_bit at PORTC_PCR19.B19;
    sbit  ISF_PORTC_PCR19_bit at PORTC_PCR19.B24;

sfr unsigned long   volatile PORTC_PCR20          absolute 0x4004B050;
    sbit  PS_PORTC_PCR20_bit at PORTC_PCR20.B0;
    sbit  PE_PORTC_PCR20_bit at PORTC_PCR20.B1;
    sbit  SRE_PORTC_PCR20_bit at PORTC_PCR20.B2;
    sbit  PFE_PORTC_PCR20_bit at PORTC_PCR20.B4;
    sbit  ODE_PORTC_PCR20_bit at PORTC_PCR20.B5;
    sbit  DSE_PORTC_PCR20_bit at PORTC_PCR20.B6;
    sbit  MUX0_PORTC_PCR20_bit at PORTC_PCR20.B8;
    sbit  MUX1_PORTC_PCR20_bit at PORTC_PCR20.B9;
    sbit  MUX2_PORTC_PCR20_bit at PORTC_PCR20.B10;
    sbit  LK_PORTC_PCR20_bit at PORTC_PCR20.B15;
    sbit  IRQC0_PORTC_PCR20_bit at PORTC_PCR20.B16;
    sbit  IRQC1_PORTC_PCR20_bit at PORTC_PCR20.B17;
    sbit  IRQC2_PORTC_PCR20_bit at PORTC_PCR20.B18;
    sbit  IRQC3_PORTC_PCR20_bit at PORTC_PCR20.B19;
    sbit  ISF_PORTC_PCR20_bit at PORTC_PCR20.B24;

sfr unsigned long   volatile PORTC_PCR21          absolute 0x4004B054;
    sbit  PS_PORTC_PCR21_bit at PORTC_PCR21.B0;
    sbit  PE_PORTC_PCR21_bit at PORTC_PCR21.B1;
    sbit  SRE_PORTC_PCR21_bit at PORTC_PCR21.B2;
    sbit  PFE_PORTC_PCR21_bit at PORTC_PCR21.B4;
    sbit  ODE_PORTC_PCR21_bit at PORTC_PCR21.B5;
    sbit  DSE_PORTC_PCR21_bit at PORTC_PCR21.B6;
    sbit  MUX0_PORTC_PCR21_bit at PORTC_PCR21.B8;
    sbit  MUX1_PORTC_PCR21_bit at PORTC_PCR21.B9;
    sbit  MUX2_PORTC_PCR21_bit at PORTC_PCR21.B10;
    sbit  LK_PORTC_PCR21_bit at PORTC_PCR21.B15;
    sbit  IRQC0_PORTC_PCR21_bit at PORTC_PCR21.B16;
    sbit  IRQC1_PORTC_PCR21_bit at PORTC_PCR21.B17;
    sbit  IRQC2_PORTC_PCR21_bit at PORTC_PCR21.B18;
    sbit  IRQC3_PORTC_PCR21_bit at PORTC_PCR21.B19;
    sbit  ISF_PORTC_PCR21_bit at PORTC_PCR21.B24;

sfr unsigned long   volatile PORTC_PCR22          absolute 0x4004B058;
    sbit  PS_PORTC_PCR22_bit at PORTC_PCR22.B0;
    sbit  PE_PORTC_PCR22_bit at PORTC_PCR22.B1;
    sbit  SRE_PORTC_PCR22_bit at PORTC_PCR22.B2;
    sbit  PFE_PORTC_PCR22_bit at PORTC_PCR22.B4;
    sbit  ODE_PORTC_PCR22_bit at PORTC_PCR22.B5;
    sbit  DSE_PORTC_PCR22_bit at PORTC_PCR22.B6;
    sbit  MUX0_PORTC_PCR22_bit at PORTC_PCR22.B8;
    sbit  MUX1_PORTC_PCR22_bit at PORTC_PCR22.B9;
    sbit  MUX2_PORTC_PCR22_bit at PORTC_PCR22.B10;
    sbit  LK_PORTC_PCR22_bit at PORTC_PCR22.B15;
    sbit  IRQC0_PORTC_PCR22_bit at PORTC_PCR22.B16;
    sbit  IRQC1_PORTC_PCR22_bit at PORTC_PCR22.B17;
    sbit  IRQC2_PORTC_PCR22_bit at PORTC_PCR22.B18;
    sbit  IRQC3_PORTC_PCR22_bit at PORTC_PCR22.B19;
    sbit  ISF_PORTC_PCR22_bit at PORTC_PCR22.B24;

sfr unsigned long   volatile PORTC_PCR23          absolute 0x4004B05C;
    sbit  PS_PORTC_PCR23_bit at PORTC_PCR23.B0;
    sbit  PE_PORTC_PCR23_bit at PORTC_PCR23.B1;
    sbit  SRE_PORTC_PCR23_bit at PORTC_PCR23.B2;
    sbit  PFE_PORTC_PCR23_bit at PORTC_PCR23.B4;
    sbit  ODE_PORTC_PCR23_bit at PORTC_PCR23.B5;
    sbit  DSE_PORTC_PCR23_bit at PORTC_PCR23.B6;
    sbit  MUX0_PORTC_PCR23_bit at PORTC_PCR23.B8;
    sbit  MUX1_PORTC_PCR23_bit at PORTC_PCR23.B9;
    sbit  MUX2_PORTC_PCR23_bit at PORTC_PCR23.B10;
    sbit  LK_PORTC_PCR23_bit at PORTC_PCR23.B15;
    sbit  IRQC0_PORTC_PCR23_bit at PORTC_PCR23.B16;
    sbit  IRQC1_PORTC_PCR23_bit at PORTC_PCR23.B17;
    sbit  IRQC2_PORTC_PCR23_bit at PORTC_PCR23.B18;
    sbit  IRQC3_PORTC_PCR23_bit at PORTC_PCR23.B19;
    sbit  ISF_PORTC_PCR23_bit at PORTC_PCR23.B24;

sfr unsigned long   volatile PORTC_PCR24          absolute 0x4004B060;
    sbit  PS_PORTC_PCR24_bit at PORTC_PCR24.B0;
    sbit  PE_PORTC_PCR24_bit at PORTC_PCR24.B1;
    sbit  SRE_PORTC_PCR24_bit at PORTC_PCR24.B2;
    sbit  PFE_PORTC_PCR24_bit at PORTC_PCR24.B4;
    sbit  ODE_PORTC_PCR24_bit at PORTC_PCR24.B5;
    sbit  DSE_PORTC_PCR24_bit at PORTC_PCR24.B6;
    sbit  MUX0_PORTC_PCR24_bit at PORTC_PCR24.B8;
    sbit  MUX1_PORTC_PCR24_bit at PORTC_PCR24.B9;
    sbit  MUX2_PORTC_PCR24_bit at PORTC_PCR24.B10;
    sbit  LK_PORTC_PCR24_bit at PORTC_PCR24.B15;
    sbit  IRQC0_PORTC_PCR24_bit at PORTC_PCR24.B16;
    sbit  IRQC1_PORTC_PCR24_bit at PORTC_PCR24.B17;
    sbit  IRQC2_PORTC_PCR24_bit at PORTC_PCR24.B18;
    sbit  IRQC3_PORTC_PCR24_bit at PORTC_PCR24.B19;
    sbit  ISF_PORTC_PCR24_bit at PORTC_PCR24.B24;

sfr unsigned long   volatile PORTC_PCR25          absolute 0x4004B064;
    sbit  PS_PORTC_PCR25_bit at PORTC_PCR25.B0;
    sbit  PE_PORTC_PCR25_bit at PORTC_PCR25.B1;
    sbit  SRE_PORTC_PCR25_bit at PORTC_PCR25.B2;
    sbit  PFE_PORTC_PCR25_bit at PORTC_PCR25.B4;
    sbit  ODE_PORTC_PCR25_bit at PORTC_PCR25.B5;
    sbit  DSE_PORTC_PCR25_bit at PORTC_PCR25.B6;
    sbit  MUX0_PORTC_PCR25_bit at PORTC_PCR25.B8;
    sbit  MUX1_PORTC_PCR25_bit at PORTC_PCR25.B9;
    sbit  MUX2_PORTC_PCR25_bit at PORTC_PCR25.B10;
    sbit  LK_PORTC_PCR25_bit at PORTC_PCR25.B15;
    sbit  IRQC0_PORTC_PCR25_bit at PORTC_PCR25.B16;
    sbit  IRQC1_PORTC_PCR25_bit at PORTC_PCR25.B17;
    sbit  IRQC2_PORTC_PCR25_bit at PORTC_PCR25.B18;
    sbit  IRQC3_PORTC_PCR25_bit at PORTC_PCR25.B19;
    sbit  ISF_PORTC_PCR25_bit at PORTC_PCR25.B24;

sfr unsigned long   volatile PORTC_PCR26          absolute 0x4004B068;
    sbit  PS_PORTC_PCR26_bit at PORTC_PCR26.B0;
    sbit  PE_PORTC_PCR26_bit at PORTC_PCR26.B1;
    sbit  SRE_PORTC_PCR26_bit at PORTC_PCR26.B2;
    sbit  PFE_PORTC_PCR26_bit at PORTC_PCR26.B4;
    sbit  ODE_PORTC_PCR26_bit at PORTC_PCR26.B5;
    sbit  DSE_PORTC_PCR26_bit at PORTC_PCR26.B6;
    sbit  MUX0_PORTC_PCR26_bit at PORTC_PCR26.B8;
    sbit  MUX1_PORTC_PCR26_bit at PORTC_PCR26.B9;
    sbit  MUX2_PORTC_PCR26_bit at PORTC_PCR26.B10;
    sbit  LK_PORTC_PCR26_bit at PORTC_PCR26.B15;
    sbit  IRQC0_PORTC_PCR26_bit at PORTC_PCR26.B16;
    sbit  IRQC1_PORTC_PCR26_bit at PORTC_PCR26.B17;
    sbit  IRQC2_PORTC_PCR26_bit at PORTC_PCR26.B18;
    sbit  IRQC3_PORTC_PCR26_bit at PORTC_PCR26.B19;
    sbit  ISF_PORTC_PCR26_bit at PORTC_PCR26.B24;

sfr unsigned long   volatile PORTC_PCR27          absolute 0x4004B06C;
    sbit  PS_PORTC_PCR27_bit at PORTC_PCR27.B0;
    sbit  PE_PORTC_PCR27_bit at PORTC_PCR27.B1;
    sbit  SRE_PORTC_PCR27_bit at PORTC_PCR27.B2;
    sbit  PFE_PORTC_PCR27_bit at PORTC_PCR27.B4;
    sbit  ODE_PORTC_PCR27_bit at PORTC_PCR27.B5;
    sbit  DSE_PORTC_PCR27_bit at PORTC_PCR27.B6;
    sbit  MUX0_PORTC_PCR27_bit at PORTC_PCR27.B8;
    sbit  MUX1_PORTC_PCR27_bit at PORTC_PCR27.B9;
    sbit  MUX2_PORTC_PCR27_bit at PORTC_PCR27.B10;
    sbit  LK_PORTC_PCR27_bit at PORTC_PCR27.B15;
    sbit  IRQC0_PORTC_PCR27_bit at PORTC_PCR27.B16;
    sbit  IRQC1_PORTC_PCR27_bit at PORTC_PCR27.B17;
    sbit  IRQC2_PORTC_PCR27_bit at PORTC_PCR27.B18;
    sbit  IRQC3_PORTC_PCR27_bit at PORTC_PCR27.B19;
    sbit  ISF_PORTC_PCR27_bit at PORTC_PCR27.B24;

sfr unsigned long   volatile PORTC_PCR28          absolute 0x4004B070;
    sbit  PS_PORTC_PCR28_bit at PORTC_PCR28.B0;
    sbit  PE_PORTC_PCR28_bit at PORTC_PCR28.B1;
    sbit  SRE_PORTC_PCR28_bit at PORTC_PCR28.B2;
    sbit  PFE_PORTC_PCR28_bit at PORTC_PCR28.B4;
    sbit  ODE_PORTC_PCR28_bit at PORTC_PCR28.B5;
    sbit  DSE_PORTC_PCR28_bit at PORTC_PCR28.B6;
    sbit  MUX0_PORTC_PCR28_bit at PORTC_PCR28.B8;
    sbit  MUX1_PORTC_PCR28_bit at PORTC_PCR28.B9;
    sbit  MUX2_PORTC_PCR28_bit at PORTC_PCR28.B10;
    sbit  LK_PORTC_PCR28_bit at PORTC_PCR28.B15;
    sbit  IRQC0_PORTC_PCR28_bit at PORTC_PCR28.B16;
    sbit  IRQC1_PORTC_PCR28_bit at PORTC_PCR28.B17;
    sbit  IRQC2_PORTC_PCR28_bit at PORTC_PCR28.B18;
    sbit  IRQC3_PORTC_PCR28_bit at PORTC_PCR28.B19;
    sbit  ISF_PORTC_PCR28_bit at PORTC_PCR28.B24;

sfr unsigned long   volatile PORTC_PCR29          absolute 0x4004B074;
    sbit  PS_PORTC_PCR29_bit at PORTC_PCR29.B0;
    sbit  PE_PORTC_PCR29_bit at PORTC_PCR29.B1;
    sbit  SRE_PORTC_PCR29_bit at PORTC_PCR29.B2;
    sbit  PFE_PORTC_PCR29_bit at PORTC_PCR29.B4;
    sbit  ODE_PORTC_PCR29_bit at PORTC_PCR29.B5;
    sbit  DSE_PORTC_PCR29_bit at PORTC_PCR29.B6;
    sbit  MUX0_PORTC_PCR29_bit at PORTC_PCR29.B8;
    sbit  MUX1_PORTC_PCR29_bit at PORTC_PCR29.B9;
    sbit  MUX2_PORTC_PCR29_bit at PORTC_PCR29.B10;
    sbit  LK_PORTC_PCR29_bit at PORTC_PCR29.B15;
    sbit  IRQC0_PORTC_PCR29_bit at PORTC_PCR29.B16;
    sbit  IRQC1_PORTC_PCR29_bit at PORTC_PCR29.B17;
    sbit  IRQC2_PORTC_PCR29_bit at PORTC_PCR29.B18;
    sbit  IRQC3_PORTC_PCR29_bit at PORTC_PCR29.B19;
    sbit  ISF_PORTC_PCR29_bit at PORTC_PCR29.B24;

sfr unsigned long   volatile PORTC_PCR30          absolute 0x4004B078;
    sbit  PS_PORTC_PCR30_bit at PORTC_PCR30.B0;
    sbit  PE_PORTC_PCR30_bit at PORTC_PCR30.B1;
    sbit  SRE_PORTC_PCR30_bit at PORTC_PCR30.B2;
    sbit  PFE_PORTC_PCR30_bit at PORTC_PCR30.B4;
    sbit  ODE_PORTC_PCR30_bit at PORTC_PCR30.B5;
    sbit  DSE_PORTC_PCR30_bit at PORTC_PCR30.B6;
    sbit  MUX0_PORTC_PCR30_bit at PORTC_PCR30.B8;
    sbit  MUX1_PORTC_PCR30_bit at PORTC_PCR30.B9;
    sbit  MUX2_PORTC_PCR30_bit at PORTC_PCR30.B10;
    sbit  LK_PORTC_PCR30_bit at PORTC_PCR30.B15;
    sbit  IRQC0_PORTC_PCR30_bit at PORTC_PCR30.B16;
    sbit  IRQC1_PORTC_PCR30_bit at PORTC_PCR30.B17;
    sbit  IRQC2_PORTC_PCR30_bit at PORTC_PCR30.B18;
    sbit  IRQC3_PORTC_PCR30_bit at PORTC_PCR30.B19;
    sbit  ISF_PORTC_PCR30_bit at PORTC_PCR30.B24;

sfr unsigned long   volatile PORTC_PCR31          absolute 0x4004B07C;
    sbit  PS_PORTC_PCR31_bit at PORTC_PCR31.B0;
    sbit  PE_PORTC_PCR31_bit at PORTC_PCR31.B1;
    sbit  SRE_PORTC_PCR31_bit at PORTC_PCR31.B2;
    sbit  PFE_PORTC_PCR31_bit at PORTC_PCR31.B4;
    sbit  ODE_PORTC_PCR31_bit at PORTC_PCR31.B5;
    sbit  DSE_PORTC_PCR31_bit at PORTC_PCR31.B6;
    sbit  MUX0_PORTC_PCR31_bit at PORTC_PCR31.B8;
    sbit  MUX1_PORTC_PCR31_bit at PORTC_PCR31.B9;
    sbit  MUX2_PORTC_PCR31_bit at PORTC_PCR31.B10;
    sbit  LK_PORTC_PCR31_bit at PORTC_PCR31.B15;
    sbit  IRQC0_PORTC_PCR31_bit at PORTC_PCR31.B16;
    sbit  IRQC1_PORTC_PCR31_bit at PORTC_PCR31.B17;
    sbit  IRQC2_PORTC_PCR31_bit at PORTC_PCR31.B18;
    sbit  IRQC3_PORTC_PCR31_bit at PORTC_PCR31.B19;
    sbit  ISF_PORTC_PCR31_bit at PORTC_PCR31.B24;

sfr unsigned long   volatile PORTC_GPCLR          absolute 0x4004B080;
    sbit  GPWD0_PORTC_GPCLR_bit at PORTC_GPCLR.B0;
    sbit  GPWD1_PORTC_GPCLR_bit at PORTC_GPCLR.B1;
    sbit  GPWD2_PORTC_GPCLR_bit at PORTC_GPCLR.B2;
    sbit  GPWD3_PORTC_GPCLR_bit at PORTC_GPCLR.B3;
    sbit  GPWD4_PORTC_GPCLR_bit at PORTC_GPCLR.B4;
    sbit  GPWD5_PORTC_GPCLR_bit at PORTC_GPCLR.B5;
    sbit  GPWD6_PORTC_GPCLR_bit at PORTC_GPCLR.B6;
    sbit  GPWD7_PORTC_GPCLR_bit at PORTC_GPCLR.B7;
    sbit  GPWD8_PORTC_GPCLR_bit at PORTC_GPCLR.B8;
    sbit  GPWD9_PORTC_GPCLR_bit at PORTC_GPCLR.B9;
    sbit  GPWD10_PORTC_GPCLR_bit at PORTC_GPCLR.B10;
    sbit  GPWD11_PORTC_GPCLR_bit at PORTC_GPCLR.B11;
    sbit  GPWD12_PORTC_GPCLR_bit at PORTC_GPCLR.B12;
    sbit  GPWD13_PORTC_GPCLR_bit at PORTC_GPCLR.B13;
    sbit  GPWD14_PORTC_GPCLR_bit at PORTC_GPCLR.B14;
    sbit  GPWD15_PORTC_GPCLR_bit at PORTC_GPCLR.B15;
    sbit  GPWE0_PORTC_GPCLR_bit at PORTC_GPCLR.B16;
    sbit  GPWE1_PORTC_GPCLR_bit at PORTC_GPCLR.B17;
    sbit  GPWE2_PORTC_GPCLR_bit at PORTC_GPCLR.B18;
    sbit  GPWE3_PORTC_GPCLR_bit at PORTC_GPCLR.B19;
    sbit  GPWE4_PORTC_GPCLR_bit at PORTC_GPCLR.B20;
    sbit  GPWE5_PORTC_GPCLR_bit at PORTC_GPCLR.B21;
    sbit  GPWE6_PORTC_GPCLR_bit at PORTC_GPCLR.B22;
    sbit  GPWE7_PORTC_GPCLR_bit at PORTC_GPCLR.B23;
    sbit  GPWE8_PORTC_GPCLR_bit at PORTC_GPCLR.B24;
    sbit  GPWE9_PORTC_GPCLR_bit at PORTC_GPCLR.B25;
    sbit  GPWE10_PORTC_GPCLR_bit at PORTC_GPCLR.B26;
    sbit  GPWE11_PORTC_GPCLR_bit at PORTC_GPCLR.B27;
    sbit  GPWE12_PORTC_GPCLR_bit at PORTC_GPCLR.B28;
    sbit  GPWE13_PORTC_GPCLR_bit at PORTC_GPCLR.B29;
    sbit  GPWE14_PORTC_GPCLR_bit at PORTC_GPCLR.B30;
    sbit  GPWE15_PORTC_GPCLR_bit at PORTC_GPCLR.B31;

sfr unsigned long   volatile PORTC_GPCHR          absolute 0x4004B084;
    sbit  GPWD0_PORTC_GPCHR_bit at PORTC_GPCHR.B0;
    sbit  GPWD1_PORTC_GPCHR_bit at PORTC_GPCHR.B1;
    sbit  GPWD2_PORTC_GPCHR_bit at PORTC_GPCHR.B2;
    sbit  GPWD3_PORTC_GPCHR_bit at PORTC_GPCHR.B3;
    sbit  GPWD4_PORTC_GPCHR_bit at PORTC_GPCHR.B4;
    sbit  GPWD5_PORTC_GPCHR_bit at PORTC_GPCHR.B5;
    sbit  GPWD6_PORTC_GPCHR_bit at PORTC_GPCHR.B6;
    sbit  GPWD7_PORTC_GPCHR_bit at PORTC_GPCHR.B7;
    sbit  GPWD8_PORTC_GPCHR_bit at PORTC_GPCHR.B8;
    sbit  GPWD9_PORTC_GPCHR_bit at PORTC_GPCHR.B9;
    sbit  GPWD10_PORTC_GPCHR_bit at PORTC_GPCHR.B10;
    sbit  GPWD11_PORTC_GPCHR_bit at PORTC_GPCHR.B11;
    sbit  GPWD12_PORTC_GPCHR_bit at PORTC_GPCHR.B12;
    sbit  GPWD13_PORTC_GPCHR_bit at PORTC_GPCHR.B13;
    sbit  GPWD14_PORTC_GPCHR_bit at PORTC_GPCHR.B14;
    sbit  GPWD15_PORTC_GPCHR_bit at PORTC_GPCHR.B15;
    sbit  GPWE0_PORTC_GPCHR_bit at PORTC_GPCHR.B16;
    sbit  GPWE1_PORTC_GPCHR_bit at PORTC_GPCHR.B17;
    sbit  GPWE2_PORTC_GPCHR_bit at PORTC_GPCHR.B18;
    sbit  GPWE3_PORTC_GPCHR_bit at PORTC_GPCHR.B19;
    sbit  GPWE4_PORTC_GPCHR_bit at PORTC_GPCHR.B20;
    sbit  GPWE5_PORTC_GPCHR_bit at PORTC_GPCHR.B21;
    sbit  GPWE6_PORTC_GPCHR_bit at PORTC_GPCHR.B22;
    sbit  GPWE7_PORTC_GPCHR_bit at PORTC_GPCHR.B23;
    sbit  GPWE8_PORTC_GPCHR_bit at PORTC_GPCHR.B24;
    sbit  GPWE9_PORTC_GPCHR_bit at PORTC_GPCHR.B25;
    sbit  GPWE10_PORTC_GPCHR_bit at PORTC_GPCHR.B26;
    sbit  GPWE11_PORTC_GPCHR_bit at PORTC_GPCHR.B27;
    sbit  GPWE12_PORTC_GPCHR_bit at PORTC_GPCHR.B28;
    sbit  GPWE13_PORTC_GPCHR_bit at PORTC_GPCHR.B29;
    sbit  GPWE14_PORTC_GPCHR_bit at PORTC_GPCHR.B30;
    sbit  GPWE15_PORTC_GPCHR_bit at PORTC_GPCHR.B31;

sfr unsigned long   volatile PORTC_ISFR           absolute 0x4004B0A0;
    sbit  ISF0_PORTC_ISFR_bit at PORTC_ISFR.B0;
    sbit  ISF1_PORTC_ISFR_bit at PORTC_ISFR.B1;
    sbit  ISF2_PORTC_ISFR_bit at PORTC_ISFR.B2;
    sbit  ISF3_PORTC_ISFR_bit at PORTC_ISFR.B3;
    sbit  ISF4_PORTC_ISFR_bit at PORTC_ISFR.B4;
    sbit  ISF5_PORTC_ISFR_bit at PORTC_ISFR.B5;
    sbit  ISF6_PORTC_ISFR_bit at PORTC_ISFR.B6;
    sbit  ISF7_PORTC_ISFR_bit at PORTC_ISFR.B7;
    sbit  ISF8_PORTC_ISFR_bit at PORTC_ISFR.B8;
    sbit  ISF9_PORTC_ISFR_bit at PORTC_ISFR.B9;
    sbit  ISF10_PORTC_ISFR_bit at PORTC_ISFR.B10;
    sbit  ISF11_PORTC_ISFR_bit at PORTC_ISFR.B11;
    sbit  ISF12_PORTC_ISFR_bit at PORTC_ISFR.B12;
    sbit  ISF13_PORTC_ISFR_bit at PORTC_ISFR.B13;
    sbit  ISF14_PORTC_ISFR_bit at PORTC_ISFR.B14;
    sbit  ISF15_PORTC_ISFR_bit at PORTC_ISFR.B15;
    sbit  ISF16_PORTC_ISFR_bit at PORTC_ISFR.B16;
    sbit  ISF17_PORTC_ISFR_bit at PORTC_ISFR.B17;
    sbit  ISF18_PORTC_ISFR_bit at PORTC_ISFR.B18;
    sbit  ISF19_PORTC_ISFR_bit at PORTC_ISFR.B19;
    sbit  ISF20_PORTC_ISFR_bit at PORTC_ISFR.B20;
    sbit  ISF21_PORTC_ISFR_bit at PORTC_ISFR.B21;
    sbit  ISF22_PORTC_ISFR_bit at PORTC_ISFR.B22;
    sbit  ISF23_PORTC_ISFR_bit at PORTC_ISFR.B23;
    sbit  ISF24_PORTC_ISFR_bit at PORTC_ISFR.B24;
    sbit  ISF25_PORTC_ISFR_bit at PORTC_ISFR.B25;
    sbit  ISF26_PORTC_ISFR_bit at PORTC_ISFR.B26;
    sbit  ISF27_PORTC_ISFR_bit at PORTC_ISFR.B27;
    sbit  ISF28_PORTC_ISFR_bit at PORTC_ISFR.B28;
    sbit  ISF29_PORTC_ISFR_bit at PORTC_ISFR.B29;
    sbit  ISF30_PORTC_ISFR_bit at PORTC_ISFR.B30;
    sbit  ISF31_PORTC_ISFR_bit at PORTC_ISFR.B31;

sfr unsigned long   volatile PORTD_PCR0           absolute 0x4004C000;
    sbit  PS_PORTD_PCR0_bit at PORTD_PCR0.B0;
    sbit  PE_PORTD_PCR0_bit at PORTD_PCR0.B1;
    sbit  SRE_PORTD_PCR0_bit at PORTD_PCR0.B2;
    sbit  PFE_PORTD_PCR0_bit at PORTD_PCR0.B4;
    sbit  ODE_PORTD_PCR0_bit at PORTD_PCR0.B5;
    sbit  DSE_PORTD_PCR0_bit at PORTD_PCR0.B6;
    sbit  MUX0_PORTD_PCR0_bit at PORTD_PCR0.B8;
    sbit  MUX1_PORTD_PCR0_bit at PORTD_PCR0.B9;
    sbit  MUX2_PORTD_PCR0_bit at PORTD_PCR0.B10;
    sbit  LK_PORTD_PCR0_bit at PORTD_PCR0.B15;
    sbit  IRQC0_PORTD_PCR0_bit at PORTD_PCR0.B16;
    sbit  IRQC1_PORTD_PCR0_bit at PORTD_PCR0.B17;
    sbit  IRQC2_PORTD_PCR0_bit at PORTD_PCR0.B18;
    sbit  IRQC3_PORTD_PCR0_bit at PORTD_PCR0.B19;
    sbit  ISF_PORTD_PCR0_bit at PORTD_PCR0.B24;

sfr unsigned long   volatile PORTD_PCR1           absolute 0x4004C004;
    sbit  PS_PORTD_PCR1_bit at PORTD_PCR1.B0;
    sbit  PE_PORTD_PCR1_bit at PORTD_PCR1.B1;
    sbit  SRE_PORTD_PCR1_bit at PORTD_PCR1.B2;
    sbit  PFE_PORTD_PCR1_bit at PORTD_PCR1.B4;
    sbit  ODE_PORTD_PCR1_bit at PORTD_PCR1.B5;
    sbit  DSE_PORTD_PCR1_bit at PORTD_PCR1.B6;
    sbit  MUX0_PORTD_PCR1_bit at PORTD_PCR1.B8;
    sbit  MUX1_PORTD_PCR1_bit at PORTD_PCR1.B9;
    sbit  MUX2_PORTD_PCR1_bit at PORTD_PCR1.B10;
    sbit  LK_PORTD_PCR1_bit at PORTD_PCR1.B15;
    sbit  IRQC0_PORTD_PCR1_bit at PORTD_PCR1.B16;
    sbit  IRQC1_PORTD_PCR1_bit at PORTD_PCR1.B17;
    sbit  IRQC2_PORTD_PCR1_bit at PORTD_PCR1.B18;
    sbit  IRQC3_PORTD_PCR1_bit at PORTD_PCR1.B19;
    sbit  ISF_PORTD_PCR1_bit at PORTD_PCR1.B24;

sfr unsigned long   volatile PORTD_PCR2           absolute 0x4004C008;
    sbit  PS_PORTD_PCR2_bit at PORTD_PCR2.B0;
    sbit  PE_PORTD_PCR2_bit at PORTD_PCR2.B1;
    sbit  SRE_PORTD_PCR2_bit at PORTD_PCR2.B2;
    sbit  PFE_PORTD_PCR2_bit at PORTD_PCR2.B4;
    sbit  ODE_PORTD_PCR2_bit at PORTD_PCR2.B5;
    sbit  DSE_PORTD_PCR2_bit at PORTD_PCR2.B6;
    sbit  MUX0_PORTD_PCR2_bit at PORTD_PCR2.B8;
    sbit  MUX1_PORTD_PCR2_bit at PORTD_PCR2.B9;
    sbit  MUX2_PORTD_PCR2_bit at PORTD_PCR2.B10;
    sbit  LK_PORTD_PCR2_bit at PORTD_PCR2.B15;
    sbit  IRQC0_PORTD_PCR2_bit at PORTD_PCR2.B16;
    sbit  IRQC1_PORTD_PCR2_bit at PORTD_PCR2.B17;
    sbit  IRQC2_PORTD_PCR2_bit at PORTD_PCR2.B18;
    sbit  IRQC3_PORTD_PCR2_bit at PORTD_PCR2.B19;
    sbit  ISF_PORTD_PCR2_bit at PORTD_PCR2.B24;

sfr unsigned long   volatile PORTD_PCR3           absolute 0x4004C00C;
    sbit  PS_PORTD_PCR3_bit at PORTD_PCR3.B0;
    sbit  PE_PORTD_PCR3_bit at PORTD_PCR3.B1;
    sbit  SRE_PORTD_PCR3_bit at PORTD_PCR3.B2;
    sbit  PFE_PORTD_PCR3_bit at PORTD_PCR3.B4;
    sbit  ODE_PORTD_PCR3_bit at PORTD_PCR3.B5;
    sbit  DSE_PORTD_PCR3_bit at PORTD_PCR3.B6;
    sbit  MUX0_PORTD_PCR3_bit at PORTD_PCR3.B8;
    sbit  MUX1_PORTD_PCR3_bit at PORTD_PCR3.B9;
    sbit  MUX2_PORTD_PCR3_bit at PORTD_PCR3.B10;
    sbit  LK_PORTD_PCR3_bit at PORTD_PCR3.B15;
    sbit  IRQC0_PORTD_PCR3_bit at PORTD_PCR3.B16;
    sbit  IRQC1_PORTD_PCR3_bit at PORTD_PCR3.B17;
    sbit  IRQC2_PORTD_PCR3_bit at PORTD_PCR3.B18;
    sbit  IRQC3_PORTD_PCR3_bit at PORTD_PCR3.B19;
    sbit  ISF_PORTD_PCR3_bit at PORTD_PCR3.B24;

sfr unsigned long   volatile PORTD_PCR4           absolute 0x4004C010;
    sbit  PS_PORTD_PCR4_bit at PORTD_PCR4.B0;
    sbit  PE_PORTD_PCR4_bit at PORTD_PCR4.B1;
    sbit  SRE_PORTD_PCR4_bit at PORTD_PCR4.B2;
    sbit  PFE_PORTD_PCR4_bit at PORTD_PCR4.B4;
    sbit  ODE_PORTD_PCR4_bit at PORTD_PCR4.B5;
    sbit  DSE_PORTD_PCR4_bit at PORTD_PCR4.B6;
    sbit  MUX0_PORTD_PCR4_bit at PORTD_PCR4.B8;
    sbit  MUX1_PORTD_PCR4_bit at PORTD_PCR4.B9;
    sbit  MUX2_PORTD_PCR4_bit at PORTD_PCR4.B10;
    sbit  LK_PORTD_PCR4_bit at PORTD_PCR4.B15;
    sbit  IRQC0_PORTD_PCR4_bit at PORTD_PCR4.B16;
    sbit  IRQC1_PORTD_PCR4_bit at PORTD_PCR4.B17;
    sbit  IRQC2_PORTD_PCR4_bit at PORTD_PCR4.B18;
    sbit  IRQC3_PORTD_PCR4_bit at PORTD_PCR4.B19;
    sbit  ISF_PORTD_PCR4_bit at PORTD_PCR4.B24;

sfr unsigned long   volatile PORTD_PCR5           absolute 0x4004C014;
    sbit  PS_PORTD_PCR5_bit at PORTD_PCR5.B0;
    sbit  PE_PORTD_PCR5_bit at PORTD_PCR5.B1;
    sbit  SRE_PORTD_PCR5_bit at PORTD_PCR5.B2;
    sbit  PFE_PORTD_PCR5_bit at PORTD_PCR5.B4;
    sbit  ODE_PORTD_PCR5_bit at PORTD_PCR5.B5;
    sbit  DSE_PORTD_PCR5_bit at PORTD_PCR5.B6;
    sbit  MUX0_PORTD_PCR5_bit at PORTD_PCR5.B8;
    sbit  MUX1_PORTD_PCR5_bit at PORTD_PCR5.B9;
    sbit  MUX2_PORTD_PCR5_bit at PORTD_PCR5.B10;
    sbit  LK_PORTD_PCR5_bit at PORTD_PCR5.B15;
    sbit  IRQC0_PORTD_PCR5_bit at PORTD_PCR5.B16;
    sbit  IRQC1_PORTD_PCR5_bit at PORTD_PCR5.B17;
    sbit  IRQC2_PORTD_PCR5_bit at PORTD_PCR5.B18;
    sbit  IRQC3_PORTD_PCR5_bit at PORTD_PCR5.B19;
    sbit  ISF_PORTD_PCR5_bit at PORTD_PCR5.B24;

sfr unsigned long   volatile PORTD_PCR6           absolute 0x4004C018;
    sbit  PS_PORTD_PCR6_bit at PORTD_PCR6.B0;
    sbit  PE_PORTD_PCR6_bit at PORTD_PCR6.B1;
    sbit  SRE_PORTD_PCR6_bit at PORTD_PCR6.B2;
    sbit  PFE_PORTD_PCR6_bit at PORTD_PCR6.B4;
    sbit  ODE_PORTD_PCR6_bit at PORTD_PCR6.B5;
    sbit  DSE_PORTD_PCR6_bit at PORTD_PCR6.B6;
    sbit  MUX0_PORTD_PCR6_bit at PORTD_PCR6.B8;
    sbit  MUX1_PORTD_PCR6_bit at PORTD_PCR6.B9;
    sbit  MUX2_PORTD_PCR6_bit at PORTD_PCR6.B10;
    sbit  LK_PORTD_PCR6_bit at PORTD_PCR6.B15;
    sbit  IRQC0_PORTD_PCR6_bit at PORTD_PCR6.B16;
    sbit  IRQC1_PORTD_PCR6_bit at PORTD_PCR6.B17;
    sbit  IRQC2_PORTD_PCR6_bit at PORTD_PCR6.B18;
    sbit  IRQC3_PORTD_PCR6_bit at PORTD_PCR6.B19;
    sbit  ISF_PORTD_PCR6_bit at PORTD_PCR6.B24;

sfr unsigned long   volatile PORTD_PCR7           absolute 0x4004C01C;
    sbit  PS_PORTD_PCR7_bit at PORTD_PCR7.B0;
    sbit  PE_PORTD_PCR7_bit at PORTD_PCR7.B1;
    sbit  SRE_PORTD_PCR7_bit at PORTD_PCR7.B2;
    sbit  PFE_PORTD_PCR7_bit at PORTD_PCR7.B4;
    sbit  ODE_PORTD_PCR7_bit at PORTD_PCR7.B5;
    sbit  DSE_PORTD_PCR7_bit at PORTD_PCR7.B6;
    sbit  MUX0_PORTD_PCR7_bit at PORTD_PCR7.B8;
    sbit  MUX1_PORTD_PCR7_bit at PORTD_PCR7.B9;
    sbit  MUX2_PORTD_PCR7_bit at PORTD_PCR7.B10;
    sbit  LK_PORTD_PCR7_bit at PORTD_PCR7.B15;
    sbit  IRQC0_PORTD_PCR7_bit at PORTD_PCR7.B16;
    sbit  IRQC1_PORTD_PCR7_bit at PORTD_PCR7.B17;
    sbit  IRQC2_PORTD_PCR7_bit at PORTD_PCR7.B18;
    sbit  IRQC3_PORTD_PCR7_bit at PORTD_PCR7.B19;
    sbit  ISF_PORTD_PCR7_bit at PORTD_PCR7.B24;

sfr unsigned long   volatile PORTD_PCR8           absolute 0x4004C020;
    sbit  PS_PORTD_PCR8_bit at PORTD_PCR8.B0;
    sbit  PE_PORTD_PCR8_bit at PORTD_PCR8.B1;
    sbit  SRE_PORTD_PCR8_bit at PORTD_PCR8.B2;
    sbit  PFE_PORTD_PCR8_bit at PORTD_PCR8.B4;
    sbit  ODE_PORTD_PCR8_bit at PORTD_PCR8.B5;
    sbit  DSE_PORTD_PCR8_bit at PORTD_PCR8.B6;
    sbit  MUX0_PORTD_PCR8_bit at PORTD_PCR8.B8;
    sbit  MUX1_PORTD_PCR8_bit at PORTD_PCR8.B9;
    sbit  MUX2_PORTD_PCR8_bit at PORTD_PCR8.B10;
    sbit  LK_PORTD_PCR8_bit at PORTD_PCR8.B15;
    sbit  IRQC0_PORTD_PCR8_bit at PORTD_PCR8.B16;
    sbit  IRQC1_PORTD_PCR8_bit at PORTD_PCR8.B17;
    sbit  IRQC2_PORTD_PCR8_bit at PORTD_PCR8.B18;
    sbit  IRQC3_PORTD_PCR8_bit at PORTD_PCR8.B19;
    sbit  ISF_PORTD_PCR8_bit at PORTD_PCR8.B24;

sfr unsigned long   volatile PORTD_PCR9           absolute 0x4004C024;
    sbit  PS_PORTD_PCR9_bit at PORTD_PCR9.B0;
    sbit  PE_PORTD_PCR9_bit at PORTD_PCR9.B1;
    sbit  SRE_PORTD_PCR9_bit at PORTD_PCR9.B2;
    sbit  PFE_PORTD_PCR9_bit at PORTD_PCR9.B4;
    sbit  ODE_PORTD_PCR9_bit at PORTD_PCR9.B5;
    sbit  DSE_PORTD_PCR9_bit at PORTD_PCR9.B6;
    sbit  MUX0_PORTD_PCR9_bit at PORTD_PCR9.B8;
    sbit  MUX1_PORTD_PCR9_bit at PORTD_PCR9.B9;
    sbit  MUX2_PORTD_PCR9_bit at PORTD_PCR9.B10;
    sbit  LK_PORTD_PCR9_bit at PORTD_PCR9.B15;
    sbit  IRQC0_PORTD_PCR9_bit at PORTD_PCR9.B16;
    sbit  IRQC1_PORTD_PCR9_bit at PORTD_PCR9.B17;
    sbit  IRQC2_PORTD_PCR9_bit at PORTD_PCR9.B18;
    sbit  IRQC3_PORTD_PCR9_bit at PORTD_PCR9.B19;
    sbit  ISF_PORTD_PCR9_bit at PORTD_PCR9.B24;

sfr unsigned long   volatile PORTD_PCR10          absolute 0x4004C028;
    sbit  PS_PORTD_PCR10_bit at PORTD_PCR10.B0;
    sbit  PE_PORTD_PCR10_bit at PORTD_PCR10.B1;
    sbit  SRE_PORTD_PCR10_bit at PORTD_PCR10.B2;
    sbit  PFE_PORTD_PCR10_bit at PORTD_PCR10.B4;
    sbit  ODE_PORTD_PCR10_bit at PORTD_PCR10.B5;
    sbit  DSE_PORTD_PCR10_bit at PORTD_PCR10.B6;
    sbit  MUX0_PORTD_PCR10_bit at PORTD_PCR10.B8;
    sbit  MUX1_PORTD_PCR10_bit at PORTD_PCR10.B9;
    sbit  MUX2_PORTD_PCR10_bit at PORTD_PCR10.B10;
    sbit  LK_PORTD_PCR10_bit at PORTD_PCR10.B15;
    sbit  IRQC0_PORTD_PCR10_bit at PORTD_PCR10.B16;
    sbit  IRQC1_PORTD_PCR10_bit at PORTD_PCR10.B17;
    sbit  IRQC2_PORTD_PCR10_bit at PORTD_PCR10.B18;
    sbit  IRQC3_PORTD_PCR10_bit at PORTD_PCR10.B19;
    sbit  ISF_PORTD_PCR10_bit at PORTD_PCR10.B24;

sfr unsigned long   volatile PORTD_PCR11          absolute 0x4004C02C;
    sbit  PS_PORTD_PCR11_bit at PORTD_PCR11.B0;
    sbit  PE_PORTD_PCR11_bit at PORTD_PCR11.B1;
    sbit  SRE_PORTD_PCR11_bit at PORTD_PCR11.B2;
    sbit  PFE_PORTD_PCR11_bit at PORTD_PCR11.B4;
    sbit  ODE_PORTD_PCR11_bit at PORTD_PCR11.B5;
    sbit  DSE_PORTD_PCR11_bit at PORTD_PCR11.B6;
    sbit  MUX0_PORTD_PCR11_bit at PORTD_PCR11.B8;
    sbit  MUX1_PORTD_PCR11_bit at PORTD_PCR11.B9;
    sbit  MUX2_PORTD_PCR11_bit at PORTD_PCR11.B10;
    sbit  LK_PORTD_PCR11_bit at PORTD_PCR11.B15;
    sbit  IRQC0_PORTD_PCR11_bit at PORTD_PCR11.B16;
    sbit  IRQC1_PORTD_PCR11_bit at PORTD_PCR11.B17;
    sbit  IRQC2_PORTD_PCR11_bit at PORTD_PCR11.B18;
    sbit  IRQC3_PORTD_PCR11_bit at PORTD_PCR11.B19;
    sbit  ISF_PORTD_PCR11_bit at PORTD_PCR11.B24;

sfr unsigned long   volatile PORTD_PCR12          absolute 0x4004C030;
    sbit  PS_PORTD_PCR12_bit at PORTD_PCR12.B0;
    sbit  PE_PORTD_PCR12_bit at PORTD_PCR12.B1;
    sbit  SRE_PORTD_PCR12_bit at PORTD_PCR12.B2;
    sbit  PFE_PORTD_PCR12_bit at PORTD_PCR12.B4;
    sbit  ODE_PORTD_PCR12_bit at PORTD_PCR12.B5;
    sbit  DSE_PORTD_PCR12_bit at PORTD_PCR12.B6;
    sbit  MUX0_PORTD_PCR12_bit at PORTD_PCR12.B8;
    sbit  MUX1_PORTD_PCR12_bit at PORTD_PCR12.B9;
    sbit  MUX2_PORTD_PCR12_bit at PORTD_PCR12.B10;
    sbit  LK_PORTD_PCR12_bit at PORTD_PCR12.B15;
    sbit  IRQC0_PORTD_PCR12_bit at PORTD_PCR12.B16;
    sbit  IRQC1_PORTD_PCR12_bit at PORTD_PCR12.B17;
    sbit  IRQC2_PORTD_PCR12_bit at PORTD_PCR12.B18;
    sbit  IRQC3_PORTD_PCR12_bit at PORTD_PCR12.B19;
    sbit  ISF_PORTD_PCR12_bit at PORTD_PCR12.B24;

sfr unsigned long   volatile PORTD_PCR13          absolute 0x4004C034;
    sbit  PS_PORTD_PCR13_bit at PORTD_PCR13.B0;
    sbit  PE_PORTD_PCR13_bit at PORTD_PCR13.B1;
    sbit  SRE_PORTD_PCR13_bit at PORTD_PCR13.B2;
    sbit  PFE_PORTD_PCR13_bit at PORTD_PCR13.B4;
    sbit  ODE_PORTD_PCR13_bit at PORTD_PCR13.B5;
    sbit  DSE_PORTD_PCR13_bit at PORTD_PCR13.B6;
    sbit  MUX0_PORTD_PCR13_bit at PORTD_PCR13.B8;
    sbit  MUX1_PORTD_PCR13_bit at PORTD_PCR13.B9;
    sbit  MUX2_PORTD_PCR13_bit at PORTD_PCR13.B10;
    sbit  LK_PORTD_PCR13_bit at PORTD_PCR13.B15;
    sbit  IRQC0_PORTD_PCR13_bit at PORTD_PCR13.B16;
    sbit  IRQC1_PORTD_PCR13_bit at PORTD_PCR13.B17;
    sbit  IRQC2_PORTD_PCR13_bit at PORTD_PCR13.B18;
    sbit  IRQC3_PORTD_PCR13_bit at PORTD_PCR13.B19;
    sbit  ISF_PORTD_PCR13_bit at PORTD_PCR13.B24;

sfr unsigned long   volatile PORTD_PCR14          absolute 0x4004C038;
    sbit  PS_PORTD_PCR14_bit at PORTD_PCR14.B0;
    sbit  PE_PORTD_PCR14_bit at PORTD_PCR14.B1;
    sbit  SRE_PORTD_PCR14_bit at PORTD_PCR14.B2;
    sbit  PFE_PORTD_PCR14_bit at PORTD_PCR14.B4;
    sbit  ODE_PORTD_PCR14_bit at PORTD_PCR14.B5;
    sbit  DSE_PORTD_PCR14_bit at PORTD_PCR14.B6;
    sbit  MUX0_PORTD_PCR14_bit at PORTD_PCR14.B8;
    sbit  MUX1_PORTD_PCR14_bit at PORTD_PCR14.B9;
    sbit  MUX2_PORTD_PCR14_bit at PORTD_PCR14.B10;
    sbit  LK_PORTD_PCR14_bit at PORTD_PCR14.B15;
    sbit  IRQC0_PORTD_PCR14_bit at PORTD_PCR14.B16;
    sbit  IRQC1_PORTD_PCR14_bit at PORTD_PCR14.B17;
    sbit  IRQC2_PORTD_PCR14_bit at PORTD_PCR14.B18;
    sbit  IRQC3_PORTD_PCR14_bit at PORTD_PCR14.B19;
    sbit  ISF_PORTD_PCR14_bit at PORTD_PCR14.B24;

sfr unsigned long   volatile PORTD_PCR15          absolute 0x4004C03C;
    sbit  PS_PORTD_PCR15_bit at PORTD_PCR15.B0;
    sbit  PE_PORTD_PCR15_bit at PORTD_PCR15.B1;
    sbit  SRE_PORTD_PCR15_bit at PORTD_PCR15.B2;
    sbit  PFE_PORTD_PCR15_bit at PORTD_PCR15.B4;
    sbit  ODE_PORTD_PCR15_bit at PORTD_PCR15.B5;
    sbit  DSE_PORTD_PCR15_bit at PORTD_PCR15.B6;
    sbit  MUX0_PORTD_PCR15_bit at PORTD_PCR15.B8;
    sbit  MUX1_PORTD_PCR15_bit at PORTD_PCR15.B9;
    sbit  MUX2_PORTD_PCR15_bit at PORTD_PCR15.B10;
    sbit  LK_PORTD_PCR15_bit at PORTD_PCR15.B15;
    sbit  IRQC0_PORTD_PCR15_bit at PORTD_PCR15.B16;
    sbit  IRQC1_PORTD_PCR15_bit at PORTD_PCR15.B17;
    sbit  IRQC2_PORTD_PCR15_bit at PORTD_PCR15.B18;
    sbit  IRQC3_PORTD_PCR15_bit at PORTD_PCR15.B19;
    sbit  ISF_PORTD_PCR15_bit at PORTD_PCR15.B24;

sfr unsigned long   volatile PORTD_PCR16          absolute 0x4004C040;
    sbit  PS_PORTD_PCR16_bit at PORTD_PCR16.B0;
    sbit  PE_PORTD_PCR16_bit at PORTD_PCR16.B1;
    sbit  SRE_PORTD_PCR16_bit at PORTD_PCR16.B2;
    sbit  PFE_PORTD_PCR16_bit at PORTD_PCR16.B4;
    sbit  ODE_PORTD_PCR16_bit at PORTD_PCR16.B5;
    sbit  DSE_PORTD_PCR16_bit at PORTD_PCR16.B6;
    sbit  MUX0_PORTD_PCR16_bit at PORTD_PCR16.B8;
    sbit  MUX1_PORTD_PCR16_bit at PORTD_PCR16.B9;
    sbit  MUX2_PORTD_PCR16_bit at PORTD_PCR16.B10;
    sbit  LK_PORTD_PCR16_bit at PORTD_PCR16.B15;
    sbit  IRQC0_PORTD_PCR16_bit at PORTD_PCR16.B16;
    sbit  IRQC1_PORTD_PCR16_bit at PORTD_PCR16.B17;
    sbit  IRQC2_PORTD_PCR16_bit at PORTD_PCR16.B18;
    sbit  IRQC3_PORTD_PCR16_bit at PORTD_PCR16.B19;
    sbit  ISF_PORTD_PCR16_bit at PORTD_PCR16.B24;

sfr unsigned long   volatile PORTD_PCR17          absolute 0x4004C044;
    sbit  PS_PORTD_PCR17_bit at PORTD_PCR17.B0;
    sbit  PE_PORTD_PCR17_bit at PORTD_PCR17.B1;
    sbit  SRE_PORTD_PCR17_bit at PORTD_PCR17.B2;
    sbit  PFE_PORTD_PCR17_bit at PORTD_PCR17.B4;
    sbit  ODE_PORTD_PCR17_bit at PORTD_PCR17.B5;
    sbit  DSE_PORTD_PCR17_bit at PORTD_PCR17.B6;
    sbit  MUX0_PORTD_PCR17_bit at PORTD_PCR17.B8;
    sbit  MUX1_PORTD_PCR17_bit at PORTD_PCR17.B9;
    sbit  MUX2_PORTD_PCR17_bit at PORTD_PCR17.B10;
    sbit  LK_PORTD_PCR17_bit at PORTD_PCR17.B15;
    sbit  IRQC0_PORTD_PCR17_bit at PORTD_PCR17.B16;
    sbit  IRQC1_PORTD_PCR17_bit at PORTD_PCR17.B17;
    sbit  IRQC2_PORTD_PCR17_bit at PORTD_PCR17.B18;
    sbit  IRQC3_PORTD_PCR17_bit at PORTD_PCR17.B19;
    sbit  ISF_PORTD_PCR17_bit at PORTD_PCR17.B24;

sfr unsigned long   volatile PORTD_PCR18          absolute 0x4004C048;
    sbit  PS_PORTD_PCR18_bit at PORTD_PCR18.B0;
    sbit  PE_PORTD_PCR18_bit at PORTD_PCR18.B1;
    sbit  SRE_PORTD_PCR18_bit at PORTD_PCR18.B2;
    sbit  PFE_PORTD_PCR18_bit at PORTD_PCR18.B4;
    sbit  ODE_PORTD_PCR18_bit at PORTD_PCR18.B5;
    sbit  DSE_PORTD_PCR18_bit at PORTD_PCR18.B6;
    sbit  MUX0_PORTD_PCR18_bit at PORTD_PCR18.B8;
    sbit  MUX1_PORTD_PCR18_bit at PORTD_PCR18.B9;
    sbit  MUX2_PORTD_PCR18_bit at PORTD_PCR18.B10;
    sbit  LK_PORTD_PCR18_bit at PORTD_PCR18.B15;
    sbit  IRQC0_PORTD_PCR18_bit at PORTD_PCR18.B16;
    sbit  IRQC1_PORTD_PCR18_bit at PORTD_PCR18.B17;
    sbit  IRQC2_PORTD_PCR18_bit at PORTD_PCR18.B18;
    sbit  IRQC3_PORTD_PCR18_bit at PORTD_PCR18.B19;
    sbit  ISF_PORTD_PCR18_bit at PORTD_PCR18.B24;

sfr unsigned long   volatile PORTD_PCR19          absolute 0x4004C04C;
    sbit  PS_PORTD_PCR19_bit at PORTD_PCR19.B0;
    sbit  PE_PORTD_PCR19_bit at PORTD_PCR19.B1;
    sbit  SRE_PORTD_PCR19_bit at PORTD_PCR19.B2;
    sbit  PFE_PORTD_PCR19_bit at PORTD_PCR19.B4;
    sbit  ODE_PORTD_PCR19_bit at PORTD_PCR19.B5;
    sbit  DSE_PORTD_PCR19_bit at PORTD_PCR19.B6;
    sbit  MUX0_PORTD_PCR19_bit at PORTD_PCR19.B8;
    sbit  MUX1_PORTD_PCR19_bit at PORTD_PCR19.B9;
    sbit  MUX2_PORTD_PCR19_bit at PORTD_PCR19.B10;
    sbit  LK_PORTD_PCR19_bit at PORTD_PCR19.B15;
    sbit  IRQC0_PORTD_PCR19_bit at PORTD_PCR19.B16;
    sbit  IRQC1_PORTD_PCR19_bit at PORTD_PCR19.B17;
    sbit  IRQC2_PORTD_PCR19_bit at PORTD_PCR19.B18;
    sbit  IRQC3_PORTD_PCR19_bit at PORTD_PCR19.B19;
    sbit  ISF_PORTD_PCR19_bit at PORTD_PCR19.B24;

sfr unsigned long   volatile PORTD_PCR20          absolute 0x4004C050;
    sbit  PS_PORTD_PCR20_bit at PORTD_PCR20.B0;
    sbit  PE_PORTD_PCR20_bit at PORTD_PCR20.B1;
    sbit  SRE_PORTD_PCR20_bit at PORTD_PCR20.B2;
    sbit  PFE_PORTD_PCR20_bit at PORTD_PCR20.B4;
    sbit  ODE_PORTD_PCR20_bit at PORTD_PCR20.B5;
    sbit  DSE_PORTD_PCR20_bit at PORTD_PCR20.B6;
    sbit  MUX0_PORTD_PCR20_bit at PORTD_PCR20.B8;
    sbit  MUX1_PORTD_PCR20_bit at PORTD_PCR20.B9;
    sbit  MUX2_PORTD_PCR20_bit at PORTD_PCR20.B10;
    sbit  LK_PORTD_PCR20_bit at PORTD_PCR20.B15;
    sbit  IRQC0_PORTD_PCR20_bit at PORTD_PCR20.B16;
    sbit  IRQC1_PORTD_PCR20_bit at PORTD_PCR20.B17;
    sbit  IRQC2_PORTD_PCR20_bit at PORTD_PCR20.B18;
    sbit  IRQC3_PORTD_PCR20_bit at PORTD_PCR20.B19;
    sbit  ISF_PORTD_PCR20_bit at PORTD_PCR20.B24;

sfr unsigned long   volatile PORTD_PCR21          absolute 0x4004C054;
    sbit  PS_PORTD_PCR21_bit at PORTD_PCR21.B0;
    sbit  PE_PORTD_PCR21_bit at PORTD_PCR21.B1;
    sbit  SRE_PORTD_PCR21_bit at PORTD_PCR21.B2;
    sbit  PFE_PORTD_PCR21_bit at PORTD_PCR21.B4;
    sbit  ODE_PORTD_PCR21_bit at PORTD_PCR21.B5;
    sbit  DSE_PORTD_PCR21_bit at PORTD_PCR21.B6;
    sbit  MUX0_PORTD_PCR21_bit at PORTD_PCR21.B8;
    sbit  MUX1_PORTD_PCR21_bit at PORTD_PCR21.B9;
    sbit  MUX2_PORTD_PCR21_bit at PORTD_PCR21.B10;
    sbit  LK_PORTD_PCR21_bit at PORTD_PCR21.B15;
    sbit  IRQC0_PORTD_PCR21_bit at PORTD_PCR21.B16;
    sbit  IRQC1_PORTD_PCR21_bit at PORTD_PCR21.B17;
    sbit  IRQC2_PORTD_PCR21_bit at PORTD_PCR21.B18;
    sbit  IRQC3_PORTD_PCR21_bit at PORTD_PCR21.B19;
    sbit  ISF_PORTD_PCR21_bit at PORTD_PCR21.B24;

sfr unsigned long   volatile PORTD_PCR22          absolute 0x4004C058;
    sbit  PS_PORTD_PCR22_bit at PORTD_PCR22.B0;
    sbit  PE_PORTD_PCR22_bit at PORTD_PCR22.B1;
    sbit  SRE_PORTD_PCR22_bit at PORTD_PCR22.B2;
    sbit  PFE_PORTD_PCR22_bit at PORTD_PCR22.B4;
    sbit  ODE_PORTD_PCR22_bit at PORTD_PCR22.B5;
    sbit  DSE_PORTD_PCR22_bit at PORTD_PCR22.B6;
    sbit  MUX0_PORTD_PCR22_bit at PORTD_PCR22.B8;
    sbit  MUX1_PORTD_PCR22_bit at PORTD_PCR22.B9;
    sbit  MUX2_PORTD_PCR22_bit at PORTD_PCR22.B10;
    sbit  LK_PORTD_PCR22_bit at PORTD_PCR22.B15;
    sbit  IRQC0_PORTD_PCR22_bit at PORTD_PCR22.B16;
    sbit  IRQC1_PORTD_PCR22_bit at PORTD_PCR22.B17;
    sbit  IRQC2_PORTD_PCR22_bit at PORTD_PCR22.B18;
    sbit  IRQC3_PORTD_PCR22_bit at PORTD_PCR22.B19;
    sbit  ISF_PORTD_PCR22_bit at PORTD_PCR22.B24;

sfr unsigned long   volatile PORTD_PCR23          absolute 0x4004C05C;
    sbit  PS_PORTD_PCR23_bit at PORTD_PCR23.B0;
    sbit  PE_PORTD_PCR23_bit at PORTD_PCR23.B1;
    sbit  SRE_PORTD_PCR23_bit at PORTD_PCR23.B2;
    sbit  PFE_PORTD_PCR23_bit at PORTD_PCR23.B4;
    sbit  ODE_PORTD_PCR23_bit at PORTD_PCR23.B5;
    sbit  DSE_PORTD_PCR23_bit at PORTD_PCR23.B6;
    sbit  MUX0_PORTD_PCR23_bit at PORTD_PCR23.B8;
    sbit  MUX1_PORTD_PCR23_bit at PORTD_PCR23.B9;
    sbit  MUX2_PORTD_PCR23_bit at PORTD_PCR23.B10;
    sbit  LK_PORTD_PCR23_bit at PORTD_PCR23.B15;
    sbit  IRQC0_PORTD_PCR23_bit at PORTD_PCR23.B16;
    sbit  IRQC1_PORTD_PCR23_bit at PORTD_PCR23.B17;
    sbit  IRQC2_PORTD_PCR23_bit at PORTD_PCR23.B18;
    sbit  IRQC3_PORTD_PCR23_bit at PORTD_PCR23.B19;
    sbit  ISF_PORTD_PCR23_bit at PORTD_PCR23.B24;

sfr unsigned long   volatile PORTD_PCR24          absolute 0x4004C060;
    sbit  PS_PORTD_PCR24_bit at PORTD_PCR24.B0;
    sbit  PE_PORTD_PCR24_bit at PORTD_PCR24.B1;
    sbit  SRE_PORTD_PCR24_bit at PORTD_PCR24.B2;
    sbit  PFE_PORTD_PCR24_bit at PORTD_PCR24.B4;
    sbit  ODE_PORTD_PCR24_bit at PORTD_PCR24.B5;
    sbit  DSE_PORTD_PCR24_bit at PORTD_PCR24.B6;
    sbit  MUX0_PORTD_PCR24_bit at PORTD_PCR24.B8;
    sbit  MUX1_PORTD_PCR24_bit at PORTD_PCR24.B9;
    sbit  MUX2_PORTD_PCR24_bit at PORTD_PCR24.B10;
    sbit  LK_PORTD_PCR24_bit at PORTD_PCR24.B15;
    sbit  IRQC0_PORTD_PCR24_bit at PORTD_PCR24.B16;
    sbit  IRQC1_PORTD_PCR24_bit at PORTD_PCR24.B17;
    sbit  IRQC2_PORTD_PCR24_bit at PORTD_PCR24.B18;
    sbit  IRQC3_PORTD_PCR24_bit at PORTD_PCR24.B19;
    sbit  ISF_PORTD_PCR24_bit at PORTD_PCR24.B24;

sfr unsigned long   volatile PORTD_PCR25          absolute 0x4004C064;
    sbit  PS_PORTD_PCR25_bit at PORTD_PCR25.B0;
    sbit  PE_PORTD_PCR25_bit at PORTD_PCR25.B1;
    sbit  SRE_PORTD_PCR25_bit at PORTD_PCR25.B2;
    sbit  PFE_PORTD_PCR25_bit at PORTD_PCR25.B4;
    sbit  ODE_PORTD_PCR25_bit at PORTD_PCR25.B5;
    sbit  DSE_PORTD_PCR25_bit at PORTD_PCR25.B6;
    sbit  MUX0_PORTD_PCR25_bit at PORTD_PCR25.B8;
    sbit  MUX1_PORTD_PCR25_bit at PORTD_PCR25.B9;
    sbit  MUX2_PORTD_PCR25_bit at PORTD_PCR25.B10;
    sbit  LK_PORTD_PCR25_bit at PORTD_PCR25.B15;
    sbit  IRQC0_PORTD_PCR25_bit at PORTD_PCR25.B16;
    sbit  IRQC1_PORTD_PCR25_bit at PORTD_PCR25.B17;
    sbit  IRQC2_PORTD_PCR25_bit at PORTD_PCR25.B18;
    sbit  IRQC3_PORTD_PCR25_bit at PORTD_PCR25.B19;
    sbit  ISF_PORTD_PCR25_bit at PORTD_PCR25.B24;

sfr unsigned long   volatile PORTD_PCR26          absolute 0x4004C068;
    sbit  PS_PORTD_PCR26_bit at PORTD_PCR26.B0;
    sbit  PE_PORTD_PCR26_bit at PORTD_PCR26.B1;
    sbit  SRE_PORTD_PCR26_bit at PORTD_PCR26.B2;
    sbit  PFE_PORTD_PCR26_bit at PORTD_PCR26.B4;
    sbit  ODE_PORTD_PCR26_bit at PORTD_PCR26.B5;
    sbit  DSE_PORTD_PCR26_bit at PORTD_PCR26.B6;
    sbit  MUX0_PORTD_PCR26_bit at PORTD_PCR26.B8;
    sbit  MUX1_PORTD_PCR26_bit at PORTD_PCR26.B9;
    sbit  MUX2_PORTD_PCR26_bit at PORTD_PCR26.B10;
    sbit  LK_PORTD_PCR26_bit at PORTD_PCR26.B15;
    sbit  IRQC0_PORTD_PCR26_bit at PORTD_PCR26.B16;
    sbit  IRQC1_PORTD_PCR26_bit at PORTD_PCR26.B17;
    sbit  IRQC2_PORTD_PCR26_bit at PORTD_PCR26.B18;
    sbit  IRQC3_PORTD_PCR26_bit at PORTD_PCR26.B19;
    sbit  ISF_PORTD_PCR26_bit at PORTD_PCR26.B24;

sfr unsigned long   volatile PORTD_PCR27          absolute 0x4004C06C;
    sbit  PS_PORTD_PCR27_bit at PORTD_PCR27.B0;
    sbit  PE_PORTD_PCR27_bit at PORTD_PCR27.B1;
    sbit  SRE_PORTD_PCR27_bit at PORTD_PCR27.B2;
    sbit  PFE_PORTD_PCR27_bit at PORTD_PCR27.B4;
    sbit  ODE_PORTD_PCR27_bit at PORTD_PCR27.B5;
    sbit  DSE_PORTD_PCR27_bit at PORTD_PCR27.B6;
    sbit  MUX0_PORTD_PCR27_bit at PORTD_PCR27.B8;
    sbit  MUX1_PORTD_PCR27_bit at PORTD_PCR27.B9;
    sbit  MUX2_PORTD_PCR27_bit at PORTD_PCR27.B10;
    sbit  LK_PORTD_PCR27_bit at PORTD_PCR27.B15;
    sbit  IRQC0_PORTD_PCR27_bit at PORTD_PCR27.B16;
    sbit  IRQC1_PORTD_PCR27_bit at PORTD_PCR27.B17;
    sbit  IRQC2_PORTD_PCR27_bit at PORTD_PCR27.B18;
    sbit  IRQC3_PORTD_PCR27_bit at PORTD_PCR27.B19;
    sbit  ISF_PORTD_PCR27_bit at PORTD_PCR27.B24;

sfr unsigned long   volatile PORTD_PCR28          absolute 0x4004C070;
    sbit  PS_PORTD_PCR28_bit at PORTD_PCR28.B0;
    sbit  PE_PORTD_PCR28_bit at PORTD_PCR28.B1;
    sbit  SRE_PORTD_PCR28_bit at PORTD_PCR28.B2;
    sbit  PFE_PORTD_PCR28_bit at PORTD_PCR28.B4;
    sbit  ODE_PORTD_PCR28_bit at PORTD_PCR28.B5;
    sbit  DSE_PORTD_PCR28_bit at PORTD_PCR28.B6;
    sbit  MUX0_PORTD_PCR28_bit at PORTD_PCR28.B8;
    sbit  MUX1_PORTD_PCR28_bit at PORTD_PCR28.B9;
    sbit  MUX2_PORTD_PCR28_bit at PORTD_PCR28.B10;
    sbit  LK_PORTD_PCR28_bit at PORTD_PCR28.B15;
    sbit  IRQC0_PORTD_PCR28_bit at PORTD_PCR28.B16;
    sbit  IRQC1_PORTD_PCR28_bit at PORTD_PCR28.B17;
    sbit  IRQC2_PORTD_PCR28_bit at PORTD_PCR28.B18;
    sbit  IRQC3_PORTD_PCR28_bit at PORTD_PCR28.B19;
    sbit  ISF_PORTD_PCR28_bit at PORTD_PCR28.B24;

sfr unsigned long   volatile PORTD_PCR29          absolute 0x4004C074;
    sbit  PS_PORTD_PCR29_bit at PORTD_PCR29.B0;
    sbit  PE_PORTD_PCR29_bit at PORTD_PCR29.B1;
    sbit  SRE_PORTD_PCR29_bit at PORTD_PCR29.B2;
    sbit  PFE_PORTD_PCR29_bit at PORTD_PCR29.B4;
    sbit  ODE_PORTD_PCR29_bit at PORTD_PCR29.B5;
    sbit  DSE_PORTD_PCR29_bit at PORTD_PCR29.B6;
    sbit  MUX0_PORTD_PCR29_bit at PORTD_PCR29.B8;
    sbit  MUX1_PORTD_PCR29_bit at PORTD_PCR29.B9;
    sbit  MUX2_PORTD_PCR29_bit at PORTD_PCR29.B10;
    sbit  LK_PORTD_PCR29_bit at PORTD_PCR29.B15;
    sbit  IRQC0_PORTD_PCR29_bit at PORTD_PCR29.B16;
    sbit  IRQC1_PORTD_PCR29_bit at PORTD_PCR29.B17;
    sbit  IRQC2_PORTD_PCR29_bit at PORTD_PCR29.B18;
    sbit  IRQC3_PORTD_PCR29_bit at PORTD_PCR29.B19;
    sbit  ISF_PORTD_PCR29_bit at PORTD_PCR29.B24;

sfr unsigned long   volatile PORTD_PCR30          absolute 0x4004C078;
    sbit  PS_PORTD_PCR30_bit at PORTD_PCR30.B0;
    sbit  PE_PORTD_PCR30_bit at PORTD_PCR30.B1;
    sbit  SRE_PORTD_PCR30_bit at PORTD_PCR30.B2;
    sbit  PFE_PORTD_PCR30_bit at PORTD_PCR30.B4;
    sbit  ODE_PORTD_PCR30_bit at PORTD_PCR30.B5;
    sbit  DSE_PORTD_PCR30_bit at PORTD_PCR30.B6;
    sbit  MUX0_PORTD_PCR30_bit at PORTD_PCR30.B8;
    sbit  MUX1_PORTD_PCR30_bit at PORTD_PCR30.B9;
    sbit  MUX2_PORTD_PCR30_bit at PORTD_PCR30.B10;
    sbit  LK_PORTD_PCR30_bit at PORTD_PCR30.B15;
    sbit  IRQC0_PORTD_PCR30_bit at PORTD_PCR30.B16;
    sbit  IRQC1_PORTD_PCR30_bit at PORTD_PCR30.B17;
    sbit  IRQC2_PORTD_PCR30_bit at PORTD_PCR30.B18;
    sbit  IRQC3_PORTD_PCR30_bit at PORTD_PCR30.B19;
    sbit  ISF_PORTD_PCR30_bit at PORTD_PCR30.B24;

sfr unsigned long   volatile PORTD_PCR31          absolute 0x4004C07C;
    sbit  PS_PORTD_PCR31_bit at PORTD_PCR31.B0;
    sbit  PE_PORTD_PCR31_bit at PORTD_PCR31.B1;
    sbit  SRE_PORTD_PCR31_bit at PORTD_PCR31.B2;
    sbit  PFE_PORTD_PCR31_bit at PORTD_PCR31.B4;
    sbit  ODE_PORTD_PCR31_bit at PORTD_PCR31.B5;
    sbit  DSE_PORTD_PCR31_bit at PORTD_PCR31.B6;
    sbit  MUX0_PORTD_PCR31_bit at PORTD_PCR31.B8;
    sbit  MUX1_PORTD_PCR31_bit at PORTD_PCR31.B9;
    sbit  MUX2_PORTD_PCR31_bit at PORTD_PCR31.B10;
    sbit  LK_PORTD_PCR31_bit at PORTD_PCR31.B15;
    sbit  IRQC0_PORTD_PCR31_bit at PORTD_PCR31.B16;
    sbit  IRQC1_PORTD_PCR31_bit at PORTD_PCR31.B17;
    sbit  IRQC2_PORTD_PCR31_bit at PORTD_PCR31.B18;
    sbit  IRQC3_PORTD_PCR31_bit at PORTD_PCR31.B19;
    sbit  ISF_PORTD_PCR31_bit at PORTD_PCR31.B24;

sfr unsigned long   volatile PORTD_GPCLR          absolute 0x4004C080;
    sbit  GPWD0_PORTD_GPCLR_bit at PORTD_GPCLR.B0;
    sbit  GPWD1_PORTD_GPCLR_bit at PORTD_GPCLR.B1;
    sbit  GPWD2_PORTD_GPCLR_bit at PORTD_GPCLR.B2;
    sbit  GPWD3_PORTD_GPCLR_bit at PORTD_GPCLR.B3;
    sbit  GPWD4_PORTD_GPCLR_bit at PORTD_GPCLR.B4;
    sbit  GPWD5_PORTD_GPCLR_bit at PORTD_GPCLR.B5;
    sbit  GPWD6_PORTD_GPCLR_bit at PORTD_GPCLR.B6;
    sbit  GPWD7_PORTD_GPCLR_bit at PORTD_GPCLR.B7;
    sbit  GPWD8_PORTD_GPCLR_bit at PORTD_GPCLR.B8;
    sbit  GPWD9_PORTD_GPCLR_bit at PORTD_GPCLR.B9;
    sbit  GPWD10_PORTD_GPCLR_bit at PORTD_GPCLR.B10;
    sbit  GPWD11_PORTD_GPCLR_bit at PORTD_GPCLR.B11;
    sbit  GPWD12_PORTD_GPCLR_bit at PORTD_GPCLR.B12;
    sbit  GPWD13_PORTD_GPCLR_bit at PORTD_GPCLR.B13;
    sbit  GPWD14_PORTD_GPCLR_bit at PORTD_GPCLR.B14;
    sbit  GPWD15_PORTD_GPCLR_bit at PORTD_GPCLR.B15;
    sbit  GPWE0_PORTD_GPCLR_bit at PORTD_GPCLR.B16;
    sbit  GPWE1_PORTD_GPCLR_bit at PORTD_GPCLR.B17;
    sbit  GPWE2_PORTD_GPCLR_bit at PORTD_GPCLR.B18;
    sbit  GPWE3_PORTD_GPCLR_bit at PORTD_GPCLR.B19;
    sbit  GPWE4_PORTD_GPCLR_bit at PORTD_GPCLR.B20;
    sbit  GPWE5_PORTD_GPCLR_bit at PORTD_GPCLR.B21;
    sbit  GPWE6_PORTD_GPCLR_bit at PORTD_GPCLR.B22;
    sbit  GPWE7_PORTD_GPCLR_bit at PORTD_GPCLR.B23;
    sbit  GPWE8_PORTD_GPCLR_bit at PORTD_GPCLR.B24;
    sbit  GPWE9_PORTD_GPCLR_bit at PORTD_GPCLR.B25;
    sbit  GPWE10_PORTD_GPCLR_bit at PORTD_GPCLR.B26;
    sbit  GPWE11_PORTD_GPCLR_bit at PORTD_GPCLR.B27;
    sbit  GPWE12_PORTD_GPCLR_bit at PORTD_GPCLR.B28;
    sbit  GPWE13_PORTD_GPCLR_bit at PORTD_GPCLR.B29;
    sbit  GPWE14_PORTD_GPCLR_bit at PORTD_GPCLR.B30;
    sbit  GPWE15_PORTD_GPCLR_bit at PORTD_GPCLR.B31;

sfr unsigned long   volatile PORTD_GPCHR          absolute 0x4004C084;
    sbit  GPWD0_PORTD_GPCHR_bit at PORTD_GPCHR.B0;
    sbit  GPWD1_PORTD_GPCHR_bit at PORTD_GPCHR.B1;
    sbit  GPWD2_PORTD_GPCHR_bit at PORTD_GPCHR.B2;
    sbit  GPWD3_PORTD_GPCHR_bit at PORTD_GPCHR.B3;
    sbit  GPWD4_PORTD_GPCHR_bit at PORTD_GPCHR.B4;
    sbit  GPWD5_PORTD_GPCHR_bit at PORTD_GPCHR.B5;
    sbit  GPWD6_PORTD_GPCHR_bit at PORTD_GPCHR.B6;
    sbit  GPWD7_PORTD_GPCHR_bit at PORTD_GPCHR.B7;
    sbit  GPWD8_PORTD_GPCHR_bit at PORTD_GPCHR.B8;
    sbit  GPWD9_PORTD_GPCHR_bit at PORTD_GPCHR.B9;
    sbit  GPWD10_PORTD_GPCHR_bit at PORTD_GPCHR.B10;
    sbit  GPWD11_PORTD_GPCHR_bit at PORTD_GPCHR.B11;
    sbit  GPWD12_PORTD_GPCHR_bit at PORTD_GPCHR.B12;
    sbit  GPWD13_PORTD_GPCHR_bit at PORTD_GPCHR.B13;
    sbit  GPWD14_PORTD_GPCHR_bit at PORTD_GPCHR.B14;
    sbit  GPWD15_PORTD_GPCHR_bit at PORTD_GPCHR.B15;
    sbit  GPWE0_PORTD_GPCHR_bit at PORTD_GPCHR.B16;
    sbit  GPWE1_PORTD_GPCHR_bit at PORTD_GPCHR.B17;
    sbit  GPWE2_PORTD_GPCHR_bit at PORTD_GPCHR.B18;
    sbit  GPWE3_PORTD_GPCHR_bit at PORTD_GPCHR.B19;
    sbit  GPWE4_PORTD_GPCHR_bit at PORTD_GPCHR.B20;
    sbit  GPWE5_PORTD_GPCHR_bit at PORTD_GPCHR.B21;
    sbit  GPWE6_PORTD_GPCHR_bit at PORTD_GPCHR.B22;
    sbit  GPWE7_PORTD_GPCHR_bit at PORTD_GPCHR.B23;
    sbit  GPWE8_PORTD_GPCHR_bit at PORTD_GPCHR.B24;
    sbit  GPWE9_PORTD_GPCHR_bit at PORTD_GPCHR.B25;
    sbit  GPWE10_PORTD_GPCHR_bit at PORTD_GPCHR.B26;
    sbit  GPWE11_PORTD_GPCHR_bit at PORTD_GPCHR.B27;
    sbit  GPWE12_PORTD_GPCHR_bit at PORTD_GPCHR.B28;
    sbit  GPWE13_PORTD_GPCHR_bit at PORTD_GPCHR.B29;
    sbit  GPWE14_PORTD_GPCHR_bit at PORTD_GPCHR.B30;
    sbit  GPWE15_PORTD_GPCHR_bit at PORTD_GPCHR.B31;

sfr unsigned long   volatile PORTD_ISFR           absolute 0x4004C0A0;
    sbit  ISF0_PORTD_ISFR_bit at PORTD_ISFR.B0;
    sbit  ISF1_PORTD_ISFR_bit at PORTD_ISFR.B1;
    sbit  ISF2_PORTD_ISFR_bit at PORTD_ISFR.B2;
    sbit  ISF3_PORTD_ISFR_bit at PORTD_ISFR.B3;
    sbit  ISF4_PORTD_ISFR_bit at PORTD_ISFR.B4;
    sbit  ISF5_PORTD_ISFR_bit at PORTD_ISFR.B5;
    sbit  ISF6_PORTD_ISFR_bit at PORTD_ISFR.B6;
    sbit  ISF7_PORTD_ISFR_bit at PORTD_ISFR.B7;
    sbit  ISF8_PORTD_ISFR_bit at PORTD_ISFR.B8;
    sbit  ISF9_PORTD_ISFR_bit at PORTD_ISFR.B9;
    sbit  ISF10_PORTD_ISFR_bit at PORTD_ISFR.B10;
    sbit  ISF11_PORTD_ISFR_bit at PORTD_ISFR.B11;
    sbit  ISF12_PORTD_ISFR_bit at PORTD_ISFR.B12;
    sbit  ISF13_PORTD_ISFR_bit at PORTD_ISFR.B13;
    sbit  ISF14_PORTD_ISFR_bit at PORTD_ISFR.B14;
    sbit  ISF15_PORTD_ISFR_bit at PORTD_ISFR.B15;
    sbit  ISF16_PORTD_ISFR_bit at PORTD_ISFR.B16;
    sbit  ISF17_PORTD_ISFR_bit at PORTD_ISFR.B17;
    sbit  ISF18_PORTD_ISFR_bit at PORTD_ISFR.B18;
    sbit  ISF19_PORTD_ISFR_bit at PORTD_ISFR.B19;
    sbit  ISF20_PORTD_ISFR_bit at PORTD_ISFR.B20;
    sbit  ISF21_PORTD_ISFR_bit at PORTD_ISFR.B21;
    sbit  ISF22_PORTD_ISFR_bit at PORTD_ISFR.B22;
    sbit  ISF23_PORTD_ISFR_bit at PORTD_ISFR.B23;
    sbit  ISF24_PORTD_ISFR_bit at PORTD_ISFR.B24;
    sbit  ISF25_PORTD_ISFR_bit at PORTD_ISFR.B25;
    sbit  ISF26_PORTD_ISFR_bit at PORTD_ISFR.B26;
    sbit  ISF27_PORTD_ISFR_bit at PORTD_ISFR.B27;
    sbit  ISF28_PORTD_ISFR_bit at PORTD_ISFR.B28;
    sbit  ISF29_PORTD_ISFR_bit at PORTD_ISFR.B29;
    sbit  ISF30_PORTD_ISFR_bit at PORTD_ISFR.B30;
    sbit  ISF31_PORTD_ISFR_bit at PORTD_ISFR.B31;

sfr unsigned long   volatile PORTD_DFER           absolute 0x4004C0C0;
    const register unsigned short int DFE0 = 0;
    sbit  DFE0_bit at PORTD_DFER.B0;
    const register unsigned short int DFE1 = 1;
    sbit  DFE1_bit at PORTD_DFER.B1;
    const register unsigned short int DFE2 = 2;
    sbit  DFE2_bit at PORTD_DFER.B2;
    const register unsigned short int DFE3 = 3;
    sbit  DFE3_bit at PORTD_DFER.B3;
    const register unsigned short int DFE4 = 4;
    sbit  DFE4_bit at PORTD_DFER.B4;
    const register unsigned short int DFE5 = 5;
    sbit  DFE5_bit at PORTD_DFER.B5;
    const register unsigned short int DFE6 = 6;
    sbit  DFE6_bit at PORTD_DFER.B6;
    const register unsigned short int DFE7 = 7;
    sbit  DFE7_bit at PORTD_DFER.B7;
    const register unsigned short int DFE8 = 8;
    sbit  DFE8_bit at PORTD_DFER.B8;
    const register unsigned short int DFE9 = 9;
    sbit  DFE9_bit at PORTD_DFER.B9;
    const register unsigned short int DFE10 = 10;
    sbit  DFE10_bit at PORTD_DFER.B10;
    const register unsigned short int DFE11 = 11;
    sbit  DFE11_bit at PORTD_DFER.B11;
    const register unsigned short int DFE12 = 12;
    sbit  DFE12_bit at PORTD_DFER.B12;
    const register unsigned short int DFE13 = 13;
    sbit  DFE13_bit at PORTD_DFER.B13;
    const register unsigned short int DFE14 = 14;
    sbit  DFE14_bit at PORTD_DFER.B14;
    const register unsigned short int DFE15 = 15;
    sbit  DFE15_bit at PORTD_DFER.B15;
    const register unsigned short int DFE16 = 16;
    sbit  DFE16_bit at PORTD_DFER.B16;
    const register unsigned short int DFE17 = 17;
    sbit  DFE17_bit at PORTD_DFER.B17;
    const register unsigned short int DFE18 = 18;
    sbit  DFE18_bit at PORTD_DFER.B18;
    const register unsigned short int DFE19 = 19;
    sbit  DFE19_bit at PORTD_DFER.B19;
    const register unsigned short int DFE20 = 20;
    sbit  DFE20_bit at PORTD_DFER.B20;
    const register unsigned short int DFE21 = 21;
    sbit  DFE21_bit at PORTD_DFER.B21;
    const register unsigned short int DFE22 = 22;
    sbit  DFE22_bit at PORTD_DFER.B22;
    const register unsigned short int DFE23 = 23;
    sbit  DFE23_bit at PORTD_DFER.B23;
    const register unsigned short int DFE24 = 24;
    sbit  DFE24_bit at PORTD_DFER.B24;
    const register unsigned short int DFE25 = 25;
    sbit  DFE25_bit at PORTD_DFER.B25;
    const register unsigned short int DFE26 = 26;
    sbit  DFE26_bit at PORTD_DFER.B26;
    const register unsigned short int DFE27 = 27;
    sbit  DFE27_bit at PORTD_DFER.B27;
    const register unsigned short int DFE28 = 28;
    sbit  DFE28_bit at PORTD_DFER.B28;
    const register unsigned short int DFE29 = 29;
    sbit  DFE29_bit at PORTD_DFER.B29;
    const register unsigned short int DFE30 = 30;
    sbit  DFE30_bit at PORTD_DFER.B30;
    const register unsigned short int DFE31 = 31;
    sbit  DFE31_bit at PORTD_DFER.B31;

sfr unsigned long   volatile PORTD_DFCR           absolute 0x4004C0C4;
    const register unsigned short int CS = 0;
    sbit  CS_bit at PORTD_DFCR.B0;

sfr unsigned long   volatile PORTD_DFWR           absolute 0x4004C0C8;
    const register unsigned short int FILT0 = 0;
    sbit  FILT0_bit at PORTD_DFWR.B0;
    const register unsigned short int FILT1 = 1;
    sbit  FILT1_bit at PORTD_DFWR.B1;
    const register unsigned short int FILT2 = 2;
    sbit  FILT2_bit at PORTD_DFWR.B2;
    const register unsigned short int FILT3 = 3;
    sbit  FILT3_bit at PORTD_DFWR.B3;
    const register unsigned short int FILT4 = 4;
    sbit  FILT4_bit at PORTD_DFWR.B4;

sfr unsigned long   volatile PORTE_PCR0           absolute 0x4004D000;
    sbit  PS_PORTE_PCR0_bit at PORTE_PCR0.B0;
    sbit  PE_PORTE_PCR0_bit at PORTE_PCR0.B1;
    sbit  SRE_PORTE_PCR0_bit at PORTE_PCR0.B2;
    sbit  PFE_PORTE_PCR0_bit at PORTE_PCR0.B4;
    sbit  ODE_PORTE_PCR0_bit at PORTE_PCR0.B5;
    sbit  DSE_PORTE_PCR0_bit at PORTE_PCR0.B6;
    sbit  MUX0_PORTE_PCR0_bit at PORTE_PCR0.B8;
    sbit  MUX1_PORTE_PCR0_bit at PORTE_PCR0.B9;
    sbit  MUX2_PORTE_PCR0_bit at PORTE_PCR0.B10;
    sbit  LK_PORTE_PCR0_bit at PORTE_PCR0.B15;
    sbit  IRQC0_PORTE_PCR0_bit at PORTE_PCR0.B16;
    sbit  IRQC1_PORTE_PCR0_bit at PORTE_PCR0.B17;
    sbit  IRQC2_PORTE_PCR0_bit at PORTE_PCR0.B18;
    sbit  IRQC3_PORTE_PCR0_bit at PORTE_PCR0.B19;
    sbit  ISF_PORTE_PCR0_bit at PORTE_PCR0.B24;

sfr unsigned long   volatile PORTE_PCR1           absolute 0x4004D004;
    sbit  PS_PORTE_PCR1_bit at PORTE_PCR1.B0;
    sbit  PE_PORTE_PCR1_bit at PORTE_PCR1.B1;
    sbit  SRE_PORTE_PCR1_bit at PORTE_PCR1.B2;
    sbit  PFE_PORTE_PCR1_bit at PORTE_PCR1.B4;
    sbit  ODE_PORTE_PCR1_bit at PORTE_PCR1.B5;
    sbit  DSE_PORTE_PCR1_bit at PORTE_PCR1.B6;
    sbit  MUX0_PORTE_PCR1_bit at PORTE_PCR1.B8;
    sbit  MUX1_PORTE_PCR1_bit at PORTE_PCR1.B9;
    sbit  MUX2_PORTE_PCR1_bit at PORTE_PCR1.B10;
    sbit  LK_PORTE_PCR1_bit at PORTE_PCR1.B15;
    sbit  IRQC0_PORTE_PCR1_bit at PORTE_PCR1.B16;
    sbit  IRQC1_PORTE_PCR1_bit at PORTE_PCR1.B17;
    sbit  IRQC2_PORTE_PCR1_bit at PORTE_PCR1.B18;
    sbit  IRQC3_PORTE_PCR1_bit at PORTE_PCR1.B19;
    sbit  ISF_PORTE_PCR1_bit at PORTE_PCR1.B24;

sfr unsigned long   volatile PORTE_PCR2           absolute 0x4004D008;
    sbit  PS_PORTE_PCR2_bit at PORTE_PCR2.B0;
    sbit  PE_PORTE_PCR2_bit at PORTE_PCR2.B1;
    sbit  SRE_PORTE_PCR2_bit at PORTE_PCR2.B2;
    sbit  PFE_PORTE_PCR2_bit at PORTE_PCR2.B4;
    sbit  ODE_PORTE_PCR2_bit at PORTE_PCR2.B5;
    sbit  DSE_PORTE_PCR2_bit at PORTE_PCR2.B6;
    sbit  MUX0_PORTE_PCR2_bit at PORTE_PCR2.B8;
    sbit  MUX1_PORTE_PCR2_bit at PORTE_PCR2.B9;
    sbit  MUX2_PORTE_PCR2_bit at PORTE_PCR2.B10;
    sbit  LK_PORTE_PCR2_bit at PORTE_PCR2.B15;
    sbit  IRQC0_PORTE_PCR2_bit at PORTE_PCR2.B16;
    sbit  IRQC1_PORTE_PCR2_bit at PORTE_PCR2.B17;
    sbit  IRQC2_PORTE_PCR2_bit at PORTE_PCR2.B18;
    sbit  IRQC3_PORTE_PCR2_bit at PORTE_PCR2.B19;
    sbit  ISF_PORTE_PCR2_bit at PORTE_PCR2.B24;

sfr unsigned long   volatile PORTE_PCR3           absolute 0x4004D00C;
    sbit  PS_PORTE_PCR3_bit at PORTE_PCR3.B0;
    sbit  PE_PORTE_PCR3_bit at PORTE_PCR3.B1;
    sbit  SRE_PORTE_PCR3_bit at PORTE_PCR3.B2;
    sbit  PFE_PORTE_PCR3_bit at PORTE_PCR3.B4;
    sbit  ODE_PORTE_PCR3_bit at PORTE_PCR3.B5;
    sbit  DSE_PORTE_PCR3_bit at PORTE_PCR3.B6;
    sbit  MUX0_PORTE_PCR3_bit at PORTE_PCR3.B8;
    sbit  MUX1_PORTE_PCR3_bit at PORTE_PCR3.B9;
    sbit  MUX2_PORTE_PCR3_bit at PORTE_PCR3.B10;
    sbit  LK_PORTE_PCR3_bit at PORTE_PCR3.B15;
    sbit  IRQC0_PORTE_PCR3_bit at PORTE_PCR3.B16;
    sbit  IRQC1_PORTE_PCR3_bit at PORTE_PCR3.B17;
    sbit  IRQC2_PORTE_PCR3_bit at PORTE_PCR3.B18;
    sbit  IRQC3_PORTE_PCR3_bit at PORTE_PCR3.B19;
    sbit  ISF_PORTE_PCR3_bit at PORTE_PCR3.B24;

sfr unsigned long   volatile PORTE_PCR4           absolute 0x4004D010;
    sbit  PS_PORTE_PCR4_bit at PORTE_PCR4.B0;
    sbit  PE_PORTE_PCR4_bit at PORTE_PCR4.B1;
    sbit  SRE_PORTE_PCR4_bit at PORTE_PCR4.B2;
    sbit  PFE_PORTE_PCR4_bit at PORTE_PCR4.B4;
    sbit  ODE_PORTE_PCR4_bit at PORTE_PCR4.B5;
    sbit  DSE_PORTE_PCR4_bit at PORTE_PCR4.B6;
    sbit  MUX0_PORTE_PCR4_bit at PORTE_PCR4.B8;
    sbit  MUX1_PORTE_PCR4_bit at PORTE_PCR4.B9;
    sbit  MUX2_PORTE_PCR4_bit at PORTE_PCR4.B10;
    sbit  LK_PORTE_PCR4_bit at PORTE_PCR4.B15;
    sbit  IRQC0_PORTE_PCR4_bit at PORTE_PCR4.B16;
    sbit  IRQC1_PORTE_PCR4_bit at PORTE_PCR4.B17;
    sbit  IRQC2_PORTE_PCR4_bit at PORTE_PCR4.B18;
    sbit  IRQC3_PORTE_PCR4_bit at PORTE_PCR4.B19;
    sbit  ISF_PORTE_PCR4_bit at PORTE_PCR4.B24;

sfr unsigned long   volatile PORTE_PCR5           absolute 0x4004D014;
    sbit  PS_PORTE_PCR5_bit at PORTE_PCR5.B0;
    sbit  PE_PORTE_PCR5_bit at PORTE_PCR5.B1;
    sbit  SRE_PORTE_PCR5_bit at PORTE_PCR5.B2;
    sbit  PFE_PORTE_PCR5_bit at PORTE_PCR5.B4;
    sbit  ODE_PORTE_PCR5_bit at PORTE_PCR5.B5;
    sbit  DSE_PORTE_PCR5_bit at PORTE_PCR5.B6;
    sbit  MUX0_PORTE_PCR5_bit at PORTE_PCR5.B8;
    sbit  MUX1_PORTE_PCR5_bit at PORTE_PCR5.B9;
    sbit  MUX2_PORTE_PCR5_bit at PORTE_PCR5.B10;
    sbit  LK_PORTE_PCR5_bit at PORTE_PCR5.B15;
    sbit  IRQC0_PORTE_PCR5_bit at PORTE_PCR5.B16;
    sbit  IRQC1_PORTE_PCR5_bit at PORTE_PCR5.B17;
    sbit  IRQC2_PORTE_PCR5_bit at PORTE_PCR5.B18;
    sbit  IRQC3_PORTE_PCR5_bit at PORTE_PCR5.B19;
    sbit  ISF_PORTE_PCR5_bit at PORTE_PCR5.B24;

sfr unsigned long   volatile PORTE_PCR6           absolute 0x4004D018;
    sbit  PS_PORTE_PCR6_bit at PORTE_PCR6.B0;
    sbit  PE_PORTE_PCR6_bit at PORTE_PCR6.B1;
    sbit  SRE_PORTE_PCR6_bit at PORTE_PCR6.B2;
    sbit  PFE_PORTE_PCR6_bit at PORTE_PCR6.B4;
    sbit  ODE_PORTE_PCR6_bit at PORTE_PCR6.B5;
    sbit  DSE_PORTE_PCR6_bit at PORTE_PCR6.B6;
    sbit  MUX0_PORTE_PCR6_bit at PORTE_PCR6.B8;
    sbit  MUX1_PORTE_PCR6_bit at PORTE_PCR6.B9;
    sbit  MUX2_PORTE_PCR6_bit at PORTE_PCR6.B10;
    sbit  LK_PORTE_PCR6_bit at PORTE_PCR6.B15;
    sbit  IRQC0_PORTE_PCR6_bit at PORTE_PCR6.B16;
    sbit  IRQC1_PORTE_PCR6_bit at PORTE_PCR6.B17;
    sbit  IRQC2_PORTE_PCR6_bit at PORTE_PCR6.B18;
    sbit  IRQC3_PORTE_PCR6_bit at PORTE_PCR6.B19;
    sbit  ISF_PORTE_PCR6_bit at PORTE_PCR6.B24;

sfr unsigned long   volatile PORTE_PCR7           absolute 0x4004D01C;
    sbit  PS_PORTE_PCR7_bit at PORTE_PCR7.B0;
    sbit  PE_PORTE_PCR7_bit at PORTE_PCR7.B1;
    sbit  SRE_PORTE_PCR7_bit at PORTE_PCR7.B2;
    sbit  PFE_PORTE_PCR7_bit at PORTE_PCR7.B4;
    sbit  ODE_PORTE_PCR7_bit at PORTE_PCR7.B5;
    sbit  DSE_PORTE_PCR7_bit at PORTE_PCR7.B6;
    sbit  MUX0_PORTE_PCR7_bit at PORTE_PCR7.B8;
    sbit  MUX1_PORTE_PCR7_bit at PORTE_PCR7.B9;
    sbit  MUX2_PORTE_PCR7_bit at PORTE_PCR7.B10;
    sbit  LK_PORTE_PCR7_bit at PORTE_PCR7.B15;
    sbit  IRQC0_PORTE_PCR7_bit at PORTE_PCR7.B16;
    sbit  IRQC1_PORTE_PCR7_bit at PORTE_PCR7.B17;
    sbit  IRQC2_PORTE_PCR7_bit at PORTE_PCR7.B18;
    sbit  IRQC3_PORTE_PCR7_bit at PORTE_PCR7.B19;
    sbit  ISF_PORTE_PCR7_bit at PORTE_PCR7.B24;

sfr unsigned long   volatile PORTE_PCR8           absolute 0x4004D020;
    sbit  PS_PORTE_PCR8_bit at PORTE_PCR8.B0;
    sbit  PE_PORTE_PCR8_bit at PORTE_PCR8.B1;
    sbit  SRE_PORTE_PCR8_bit at PORTE_PCR8.B2;
    sbit  PFE_PORTE_PCR8_bit at PORTE_PCR8.B4;
    sbit  ODE_PORTE_PCR8_bit at PORTE_PCR8.B5;
    sbit  DSE_PORTE_PCR8_bit at PORTE_PCR8.B6;
    sbit  MUX0_PORTE_PCR8_bit at PORTE_PCR8.B8;
    sbit  MUX1_PORTE_PCR8_bit at PORTE_PCR8.B9;
    sbit  MUX2_PORTE_PCR8_bit at PORTE_PCR8.B10;
    sbit  LK_PORTE_PCR8_bit at PORTE_PCR8.B15;
    sbit  IRQC0_PORTE_PCR8_bit at PORTE_PCR8.B16;
    sbit  IRQC1_PORTE_PCR8_bit at PORTE_PCR8.B17;
    sbit  IRQC2_PORTE_PCR8_bit at PORTE_PCR8.B18;
    sbit  IRQC3_PORTE_PCR8_bit at PORTE_PCR8.B19;
    sbit  ISF_PORTE_PCR8_bit at PORTE_PCR8.B24;

sfr unsigned long   volatile PORTE_PCR9           absolute 0x4004D024;
    sbit  PS_PORTE_PCR9_bit at PORTE_PCR9.B0;
    sbit  PE_PORTE_PCR9_bit at PORTE_PCR9.B1;
    sbit  SRE_PORTE_PCR9_bit at PORTE_PCR9.B2;
    sbit  PFE_PORTE_PCR9_bit at PORTE_PCR9.B4;
    sbit  ODE_PORTE_PCR9_bit at PORTE_PCR9.B5;
    sbit  DSE_PORTE_PCR9_bit at PORTE_PCR9.B6;
    sbit  MUX0_PORTE_PCR9_bit at PORTE_PCR9.B8;
    sbit  MUX1_PORTE_PCR9_bit at PORTE_PCR9.B9;
    sbit  MUX2_PORTE_PCR9_bit at PORTE_PCR9.B10;
    sbit  LK_PORTE_PCR9_bit at PORTE_PCR9.B15;
    sbit  IRQC0_PORTE_PCR9_bit at PORTE_PCR9.B16;
    sbit  IRQC1_PORTE_PCR9_bit at PORTE_PCR9.B17;
    sbit  IRQC2_PORTE_PCR9_bit at PORTE_PCR9.B18;
    sbit  IRQC3_PORTE_PCR9_bit at PORTE_PCR9.B19;
    sbit  ISF_PORTE_PCR9_bit at PORTE_PCR9.B24;

sfr unsigned long   volatile PORTE_PCR10          absolute 0x4004D028;
    sbit  PS_PORTE_PCR10_bit at PORTE_PCR10.B0;
    sbit  PE_PORTE_PCR10_bit at PORTE_PCR10.B1;
    sbit  SRE_PORTE_PCR10_bit at PORTE_PCR10.B2;
    sbit  PFE_PORTE_PCR10_bit at PORTE_PCR10.B4;
    sbit  ODE_PORTE_PCR10_bit at PORTE_PCR10.B5;
    sbit  DSE_PORTE_PCR10_bit at PORTE_PCR10.B6;
    sbit  MUX0_PORTE_PCR10_bit at PORTE_PCR10.B8;
    sbit  MUX1_PORTE_PCR10_bit at PORTE_PCR10.B9;
    sbit  MUX2_PORTE_PCR10_bit at PORTE_PCR10.B10;
    sbit  LK_PORTE_PCR10_bit at PORTE_PCR10.B15;
    sbit  IRQC0_PORTE_PCR10_bit at PORTE_PCR10.B16;
    sbit  IRQC1_PORTE_PCR10_bit at PORTE_PCR10.B17;
    sbit  IRQC2_PORTE_PCR10_bit at PORTE_PCR10.B18;
    sbit  IRQC3_PORTE_PCR10_bit at PORTE_PCR10.B19;
    sbit  ISF_PORTE_PCR10_bit at PORTE_PCR10.B24;

sfr unsigned long   volatile PORTE_PCR11          absolute 0x4004D02C;
    sbit  PS_PORTE_PCR11_bit at PORTE_PCR11.B0;
    sbit  PE_PORTE_PCR11_bit at PORTE_PCR11.B1;
    sbit  SRE_PORTE_PCR11_bit at PORTE_PCR11.B2;
    sbit  PFE_PORTE_PCR11_bit at PORTE_PCR11.B4;
    sbit  ODE_PORTE_PCR11_bit at PORTE_PCR11.B5;
    sbit  DSE_PORTE_PCR11_bit at PORTE_PCR11.B6;
    sbit  MUX0_PORTE_PCR11_bit at PORTE_PCR11.B8;
    sbit  MUX1_PORTE_PCR11_bit at PORTE_PCR11.B9;
    sbit  MUX2_PORTE_PCR11_bit at PORTE_PCR11.B10;
    sbit  LK_PORTE_PCR11_bit at PORTE_PCR11.B15;
    sbit  IRQC0_PORTE_PCR11_bit at PORTE_PCR11.B16;
    sbit  IRQC1_PORTE_PCR11_bit at PORTE_PCR11.B17;
    sbit  IRQC2_PORTE_PCR11_bit at PORTE_PCR11.B18;
    sbit  IRQC3_PORTE_PCR11_bit at PORTE_PCR11.B19;
    sbit  ISF_PORTE_PCR11_bit at PORTE_PCR11.B24;

sfr unsigned long   volatile PORTE_PCR12          absolute 0x4004D030;
    sbit  PS_PORTE_PCR12_bit at PORTE_PCR12.B0;
    sbit  PE_PORTE_PCR12_bit at PORTE_PCR12.B1;
    sbit  SRE_PORTE_PCR12_bit at PORTE_PCR12.B2;
    sbit  PFE_PORTE_PCR12_bit at PORTE_PCR12.B4;
    sbit  ODE_PORTE_PCR12_bit at PORTE_PCR12.B5;
    sbit  DSE_PORTE_PCR12_bit at PORTE_PCR12.B6;
    sbit  MUX0_PORTE_PCR12_bit at PORTE_PCR12.B8;
    sbit  MUX1_PORTE_PCR12_bit at PORTE_PCR12.B9;
    sbit  MUX2_PORTE_PCR12_bit at PORTE_PCR12.B10;
    sbit  LK_PORTE_PCR12_bit at PORTE_PCR12.B15;
    sbit  IRQC0_PORTE_PCR12_bit at PORTE_PCR12.B16;
    sbit  IRQC1_PORTE_PCR12_bit at PORTE_PCR12.B17;
    sbit  IRQC2_PORTE_PCR12_bit at PORTE_PCR12.B18;
    sbit  IRQC3_PORTE_PCR12_bit at PORTE_PCR12.B19;
    sbit  ISF_PORTE_PCR12_bit at PORTE_PCR12.B24;

sfr unsigned long   volatile PORTE_PCR13          absolute 0x4004D034;
    sbit  PS_PORTE_PCR13_bit at PORTE_PCR13.B0;
    sbit  PE_PORTE_PCR13_bit at PORTE_PCR13.B1;
    sbit  SRE_PORTE_PCR13_bit at PORTE_PCR13.B2;
    sbit  PFE_PORTE_PCR13_bit at PORTE_PCR13.B4;
    sbit  ODE_PORTE_PCR13_bit at PORTE_PCR13.B5;
    sbit  DSE_PORTE_PCR13_bit at PORTE_PCR13.B6;
    sbit  MUX0_PORTE_PCR13_bit at PORTE_PCR13.B8;
    sbit  MUX1_PORTE_PCR13_bit at PORTE_PCR13.B9;
    sbit  MUX2_PORTE_PCR13_bit at PORTE_PCR13.B10;
    sbit  LK_PORTE_PCR13_bit at PORTE_PCR13.B15;
    sbit  IRQC0_PORTE_PCR13_bit at PORTE_PCR13.B16;
    sbit  IRQC1_PORTE_PCR13_bit at PORTE_PCR13.B17;
    sbit  IRQC2_PORTE_PCR13_bit at PORTE_PCR13.B18;
    sbit  IRQC3_PORTE_PCR13_bit at PORTE_PCR13.B19;
    sbit  ISF_PORTE_PCR13_bit at PORTE_PCR13.B24;

sfr unsigned long   volatile PORTE_PCR14          absolute 0x4004D038;
    sbit  PS_PORTE_PCR14_bit at PORTE_PCR14.B0;
    sbit  PE_PORTE_PCR14_bit at PORTE_PCR14.B1;
    sbit  SRE_PORTE_PCR14_bit at PORTE_PCR14.B2;
    sbit  PFE_PORTE_PCR14_bit at PORTE_PCR14.B4;
    sbit  ODE_PORTE_PCR14_bit at PORTE_PCR14.B5;
    sbit  DSE_PORTE_PCR14_bit at PORTE_PCR14.B6;
    sbit  MUX0_PORTE_PCR14_bit at PORTE_PCR14.B8;
    sbit  MUX1_PORTE_PCR14_bit at PORTE_PCR14.B9;
    sbit  MUX2_PORTE_PCR14_bit at PORTE_PCR14.B10;
    sbit  LK_PORTE_PCR14_bit at PORTE_PCR14.B15;
    sbit  IRQC0_PORTE_PCR14_bit at PORTE_PCR14.B16;
    sbit  IRQC1_PORTE_PCR14_bit at PORTE_PCR14.B17;
    sbit  IRQC2_PORTE_PCR14_bit at PORTE_PCR14.B18;
    sbit  IRQC3_PORTE_PCR14_bit at PORTE_PCR14.B19;
    sbit  ISF_PORTE_PCR14_bit at PORTE_PCR14.B24;

sfr unsigned long   volatile PORTE_PCR15          absolute 0x4004D03C;
    sbit  PS_PORTE_PCR15_bit at PORTE_PCR15.B0;
    sbit  PE_PORTE_PCR15_bit at PORTE_PCR15.B1;
    sbit  SRE_PORTE_PCR15_bit at PORTE_PCR15.B2;
    sbit  PFE_PORTE_PCR15_bit at PORTE_PCR15.B4;
    sbit  ODE_PORTE_PCR15_bit at PORTE_PCR15.B5;
    sbit  DSE_PORTE_PCR15_bit at PORTE_PCR15.B6;
    sbit  MUX0_PORTE_PCR15_bit at PORTE_PCR15.B8;
    sbit  MUX1_PORTE_PCR15_bit at PORTE_PCR15.B9;
    sbit  MUX2_PORTE_PCR15_bit at PORTE_PCR15.B10;
    sbit  LK_PORTE_PCR15_bit at PORTE_PCR15.B15;
    sbit  IRQC0_PORTE_PCR15_bit at PORTE_PCR15.B16;
    sbit  IRQC1_PORTE_PCR15_bit at PORTE_PCR15.B17;
    sbit  IRQC2_PORTE_PCR15_bit at PORTE_PCR15.B18;
    sbit  IRQC3_PORTE_PCR15_bit at PORTE_PCR15.B19;
    sbit  ISF_PORTE_PCR15_bit at PORTE_PCR15.B24;

sfr unsigned long   volatile PORTE_PCR16          absolute 0x4004D040;
    sbit  PS_PORTE_PCR16_bit at PORTE_PCR16.B0;
    sbit  PE_PORTE_PCR16_bit at PORTE_PCR16.B1;
    sbit  SRE_PORTE_PCR16_bit at PORTE_PCR16.B2;
    sbit  PFE_PORTE_PCR16_bit at PORTE_PCR16.B4;
    sbit  ODE_PORTE_PCR16_bit at PORTE_PCR16.B5;
    sbit  DSE_PORTE_PCR16_bit at PORTE_PCR16.B6;
    sbit  MUX0_PORTE_PCR16_bit at PORTE_PCR16.B8;
    sbit  MUX1_PORTE_PCR16_bit at PORTE_PCR16.B9;
    sbit  MUX2_PORTE_PCR16_bit at PORTE_PCR16.B10;
    sbit  LK_PORTE_PCR16_bit at PORTE_PCR16.B15;
    sbit  IRQC0_PORTE_PCR16_bit at PORTE_PCR16.B16;
    sbit  IRQC1_PORTE_PCR16_bit at PORTE_PCR16.B17;
    sbit  IRQC2_PORTE_PCR16_bit at PORTE_PCR16.B18;
    sbit  IRQC3_PORTE_PCR16_bit at PORTE_PCR16.B19;
    sbit  ISF_PORTE_PCR16_bit at PORTE_PCR16.B24;

sfr unsigned long   volatile PORTE_PCR17          absolute 0x4004D044;
    sbit  PS_PORTE_PCR17_bit at PORTE_PCR17.B0;
    sbit  PE_PORTE_PCR17_bit at PORTE_PCR17.B1;
    sbit  SRE_PORTE_PCR17_bit at PORTE_PCR17.B2;
    sbit  PFE_PORTE_PCR17_bit at PORTE_PCR17.B4;
    sbit  ODE_PORTE_PCR17_bit at PORTE_PCR17.B5;
    sbit  DSE_PORTE_PCR17_bit at PORTE_PCR17.B6;
    sbit  MUX0_PORTE_PCR17_bit at PORTE_PCR17.B8;
    sbit  MUX1_PORTE_PCR17_bit at PORTE_PCR17.B9;
    sbit  MUX2_PORTE_PCR17_bit at PORTE_PCR17.B10;
    sbit  LK_PORTE_PCR17_bit at PORTE_PCR17.B15;
    sbit  IRQC0_PORTE_PCR17_bit at PORTE_PCR17.B16;
    sbit  IRQC1_PORTE_PCR17_bit at PORTE_PCR17.B17;
    sbit  IRQC2_PORTE_PCR17_bit at PORTE_PCR17.B18;
    sbit  IRQC3_PORTE_PCR17_bit at PORTE_PCR17.B19;
    sbit  ISF_PORTE_PCR17_bit at PORTE_PCR17.B24;

sfr unsigned long   volatile PORTE_PCR18          absolute 0x4004D048;
    sbit  PS_PORTE_PCR18_bit at PORTE_PCR18.B0;
    sbit  PE_PORTE_PCR18_bit at PORTE_PCR18.B1;
    sbit  SRE_PORTE_PCR18_bit at PORTE_PCR18.B2;
    sbit  PFE_PORTE_PCR18_bit at PORTE_PCR18.B4;
    sbit  ODE_PORTE_PCR18_bit at PORTE_PCR18.B5;
    sbit  DSE_PORTE_PCR18_bit at PORTE_PCR18.B6;
    sbit  MUX0_PORTE_PCR18_bit at PORTE_PCR18.B8;
    sbit  MUX1_PORTE_PCR18_bit at PORTE_PCR18.B9;
    sbit  MUX2_PORTE_PCR18_bit at PORTE_PCR18.B10;
    sbit  LK_PORTE_PCR18_bit at PORTE_PCR18.B15;
    sbit  IRQC0_PORTE_PCR18_bit at PORTE_PCR18.B16;
    sbit  IRQC1_PORTE_PCR18_bit at PORTE_PCR18.B17;
    sbit  IRQC2_PORTE_PCR18_bit at PORTE_PCR18.B18;
    sbit  IRQC3_PORTE_PCR18_bit at PORTE_PCR18.B19;
    sbit  ISF_PORTE_PCR18_bit at PORTE_PCR18.B24;

sfr unsigned long   volatile PORTE_PCR19          absolute 0x4004D04C;
    sbit  PS_PORTE_PCR19_bit at PORTE_PCR19.B0;
    sbit  PE_PORTE_PCR19_bit at PORTE_PCR19.B1;
    sbit  SRE_PORTE_PCR19_bit at PORTE_PCR19.B2;
    sbit  PFE_PORTE_PCR19_bit at PORTE_PCR19.B4;
    sbit  ODE_PORTE_PCR19_bit at PORTE_PCR19.B5;
    sbit  DSE_PORTE_PCR19_bit at PORTE_PCR19.B6;
    sbit  MUX0_PORTE_PCR19_bit at PORTE_PCR19.B8;
    sbit  MUX1_PORTE_PCR19_bit at PORTE_PCR19.B9;
    sbit  MUX2_PORTE_PCR19_bit at PORTE_PCR19.B10;
    sbit  LK_PORTE_PCR19_bit at PORTE_PCR19.B15;
    sbit  IRQC0_PORTE_PCR19_bit at PORTE_PCR19.B16;
    sbit  IRQC1_PORTE_PCR19_bit at PORTE_PCR19.B17;
    sbit  IRQC2_PORTE_PCR19_bit at PORTE_PCR19.B18;
    sbit  IRQC3_PORTE_PCR19_bit at PORTE_PCR19.B19;
    sbit  ISF_PORTE_PCR19_bit at PORTE_PCR19.B24;

sfr unsigned long   volatile PORTE_PCR20          absolute 0x4004D050;
    sbit  PS_PORTE_PCR20_bit at PORTE_PCR20.B0;
    sbit  PE_PORTE_PCR20_bit at PORTE_PCR20.B1;
    sbit  SRE_PORTE_PCR20_bit at PORTE_PCR20.B2;
    sbit  PFE_PORTE_PCR20_bit at PORTE_PCR20.B4;
    sbit  ODE_PORTE_PCR20_bit at PORTE_PCR20.B5;
    sbit  DSE_PORTE_PCR20_bit at PORTE_PCR20.B6;
    sbit  MUX0_PORTE_PCR20_bit at PORTE_PCR20.B8;
    sbit  MUX1_PORTE_PCR20_bit at PORTE_PCR20.B9;
    sbit  MUX2_PORTE_PCR20_bit at PORTE_PCR20.B10;
    sbit  LK_PORTE_PCR20_bit at PORTE_PCR20.B15;
    sbit  IRQC0_PORTE_PCR20_bit at PORTE_PCR20.B16;
    sbit  IRQC1_PORTE_PCR20_bit at PORTE_PCR20.B17;
    sbit  IRQC2_PORTE_PCR20_bit at PORTE_PCR20.B18;
    sbit  IRQC3_PORTE_PCR20_bit at PORTE_PCR20.B19;
    sbit  ISF_PORTE_PCR20_bit at PORTE_PCR20.B24;

sfr unsigned long   volatile PORTE_PCR21          absolute 0x4004D054;
    sbit  PS_PORTE_PCR21_bit at PORTE_PCR21.B0;
    sbit  PE_PORTE_PCR21_bit at PORTE_PCR21.B1;
    sbit  SRE_PORTE_PCR21_bit at PORTE_PCR21.B2;
    sbit  PFE_PORTE_PCR21_bit at PORTE_PCR21.B4;
    sbit  ODE_PORTE_PCR21_bit at PORTE_PCR21.B5;
    sbit  DSE_PORTE_PCR21_bit at PORTE_PCR21.B6;
    sbit  MUX0_PORTE_PCR21_bit at PORTE_PCR21.B8;
    sbit  MUX1_PORTE_PCR21_bit at PORTE_PCR21.B9;
    sbit  MUX2_PORTE_PCR21_bit at PORTE_PCR21.B10;
    sbit  LK_PORTE_PCR21_bit at PORTE_PCR21.B15;
    sbit  IRQC0_PORTE_PCR21_bit at PORTE_PCR21.B16;
    sbit  IRQC1_PORTE_PCR21_bit at PORTE_PCR21.B17;
    sbit  IRQC2_PORTE_PCR21_bit at PORTE_PCR21.B18;
    sbit  IRQC3_PORTE_PCR21_bit at PORTE_PCR21.B19;
    sbit  ISF_PORTE_PCR21_bit at PORTE_PCR21.B24;

sfr unsigned long   volatile PORTE_PCR22          absolute 0x4004D058;
    sbit  PS_PORTE_PCR22_bit at PORTE_PCR22.B0;
    sbit  PE_PORTE_PCR22_bit at PORTE_PCR22.B1;
    sbit  SRE_PORTE_PCR22_bit at PORTE_PCR22.B2;
    sbit  PFE_PORTE_PCR22_bit at PORTE_PCR22.B4;
    sbit  ODE_PORTE_PCR22_bit at PORTE_PCR22.B5;
    sbit  DSE_PORTE_PCR22_bit at PORTE_PCR22.B6;
    sbit  MUX0_PORTE_PCR22_bit at PORTE_PCR22.B8;
    sbit  MUX1_PORTE_PCR22_bit at PORTE_PCR22.B9;
    sbit  MUX2_PORTE_PCR22_bit at PORTE_PCR22.B10;
    sbit  LK_PORTE_PCR22_bit at PORTE_PCR22.B15;
    sbit  IRQC0_PORTE_PCR22_bit at PORTE_PCR22.B16;
    sbit  IRQC1_PORTE_PCR22_bit at PORTE_PCR22.B17;
    sbit  IRQC2_PORTE_PCR22_bit at PORTE_PCR22.B18;
    sbit  IRQC3_PORTE_PCR22_bit at PORTE_PCR22.B19;
    sbit  ISF_PORTE_PCR22_bit at PORTE_PCR22.B24;

sfr unsigned long   volatile PORTE_PCR23          absolute 0x4004D05C;
    sbit  PS_PORTE_PCR23_bit at PORTE_PCR23.B0;
    sbit  PE_PORTE_PCR23_bit at PORTE_PCR23.B1;
    sbit  SRE_PORTE_PCR23_bit at PORTE_PCR23.B2;
    sbit  PFE_PORTE_PCR23_bit at PORTE_PCR23.B4;
    sbit  ODE_PORTE_PCR23_bit at PORTE_PCR23.B5;
    sbit  DSE_PORTE_PCR23_bit at PORTE_PCR23.B6;
    sbit  MUX0_PORTE_PCR23_bit at PORTE_PCR23.B8;
    sbit  MUX1_PORTE_PCR23_bit at PORTE_PCR23.B9;
    sbit  MUX2_PORTE_PCR23_bit at PORTE_PCR23.B10;
    sbit  LK_PORTE_PCR23_bit at PORTE_PCR23.B15;
    sbit  IRQC0_PORTE_PCR23_bit at PORTE_PCR23.B16;
    sbit  IRQC1_PORTE_PCR23_bit at PORTE_PCR23.B17;
    sbit  IRQC2_PORTE_PCR23_bit at PORTE_PCR23.B18;
    sbit  IRQC3_PORTE_PCR23_bit at PORTE_PCR23.B19;
    sbit  ISF_PORTE_PCR23_bit at PORTE_PCR23.B24;

sfr unsigned long   volatile PORTE_PCR24          absolute 0x4004D060;
    sbit  PS_PORTE_PCR24_bit at PORTE_PCR24.B0;
    sbit  PE_PORTE_PCR24_bit at PORTE_PCR24.B1;
    sbit  SRE_PORTE_PCR24_bit at PORTE_PCR24.B2;
    sbit  PFE_PORTE_PCR24_bit at PORTE_PCR24.B4;
    sbit  ODE_PORTE_PCR24_bit at PORTE_PCR24.B5;
    sbit  DSE_PORTE_PCR24_bit at PORTE_PCR24.B6;
    sbit  MUX0_PORTE_PCR24_bit at PORTE_PCR24.B8;
    sbit  MUX1_PORTE_PCR24_bit at PORTE_PCR24.B9;
    sbit  MUX2_PORTE_PCR24_bit at PORTE_PCR24.B10;
    sbit  LK_PORTE_PCR24_bit at PORTE_PCR24.B15;
    sbit  IRQC0_PORTE_PCR24_bit at PORTE_PCR24.B16;
    sbit  IRQC1_PORTE_PCR24_bit at PORTE_PCR24.B17;
    sbit  IRQC2_PORTE_PCR24_bit at PORTE_PCR24.B18;
    sbit  IRQC3_PORTE_PCR24_bit at PORTE_PCR24.B19;
    sbit  ISF_PORTE_PCR24_bit at PORTE_PCR24.B24;

sfr unsigned long   volatile PORTE_PCR25          absolute 0x4004D064;
    sbit  PS_PORTE_PCR25_bit at PORTE_PCR25.B0;
    sbit  PE_PORTE_PCR25_bit at PORTE_PCR25.B1;
    sbit  SRE_PORTE_PCR25_bit at PORTE_PCR25.B2;
    sbit  PFE_PORTE_PCR25_bit at PORTE_PCR25.B4;
    sbit  ODE_PORTE_PCR25_bit at PORTE_PCR25.B5;
    sbit  DSE_PORTE_PCR25_bit at PORTE_PCR25.B6;
    sbit  MUX0_PORTE_PCR25_bit at PORTE_PCR25.B8;
    sbit  MUX1_PORTE_PCR25_bit at PORTE_PCR25.B9;
    sbit  MUX2_PORTE_PCR25_bit at PORTE_PCR25.B10;
    sbit  LK_PORTE_PCR25_bit at PORTE_PCR25.B15;
    sbit  IRQC0_PORTE_PCR25_bit at PORTE_PCR25.B16;
    sbit  IRQC1_PORTE_PCR25_bit at PORTE_PCR25.B17;
    sbit  IRQC2_PORTE_PCR25_bit at PORTE_PCR25.B18;
    sbit  IRQC3_PORTE_PCR25_bit at PORTE_PCR25.B19;
    sbit  ISF_PORTE_PCR25_bit at PORTE_PCR25.B24;

sfr unsigned long   volatile PORTE_PCR26          absolute 0x4004D068;
    sbit  PS_PORTE_PCR26_bit at PORTE_PCR26.B0;
    sbit  PE_PORTE_PCR26_bit at PORTE_PCR26.B1;
    sbit  SRE_PORTE_PCR26_bit at PORTE_PCR26.B2;
    sbit  PFE_PORTE_PCR26_bit at PORTE_PCR26.B4;
    sbit  ODE_PORTE_PCR26_bit at PORTE_PCR26.B5;
    sbit  DSE_PORTE_PCR26_bit at PORTE_PCR26.B6;
    sbit  MUX0_PORTE_PCR26_bit at PORTE_PCR26.B8;
    sbit  MUX1_PORTE_PCR26_bit at PORTE_PCR26.B9;
    sbit  MUX2_PORTE_PCR26_bit at PORTE_PCR26.B10;
    sbit  LK_PORTE_PCR26_bit at PORTE_PCR26.B15;
    sbit  IRQC0_PORTE_PCR26_bit at PORTE_PCR26.B16;
    sbit  IRQC1_PORTE_PCR26_bit at PORTE_PCR26.B17;
    sbit  IRQC2_PORTE_PCR26_bit at PORTE_PCR26.B18;
    sbit  IRQC3_PORTE_PCR26_bit at PORTE_PCR26.B19;
    sbit  ISF_PORTE_PCR26_bit at PORTE_PCR26.B24;

sfr unsigned long   volatile PORTE_PCR27          absolute 0x4004D06C;
    sbit  PS_PORTE_PCR27_bit at PORTE_PCR27.B0;
    sbit  PE_PORTE_PCR27_bit at PORTE_PCR27.B1;
    sbit  SRE_PORTE_PCR27_bit at PORTE_PCR27.B2;
    sbit  PFE_PORTE_PCR27_bit at PORTE_PCR27.B4;
    sbit  ODE_PORTE_PCR27_bit at PORTE_PCR27.B5;
    sbit  DSE_PORTE_PCR27_bit at PORTE_PCR27.B6;
    sbit  MUX0_PORTE_PCR27_bit at PORTE_PCR27.B8;
    sbit  MUX1_PORTE_PCR27_bit at PORTE_PCR27.B9;
    sbit  MUX2_PORTE_PCR27_bit at PORTE_PCR27.B10;
    sbit  LK_PORTE_PCR27_bit at PORTE_PCR27.B15;
    sbit  IRQC0_PORTE_PCR27_bit at PORTE_PCR27.B16;
    sbit  IRQC1_PORTE_PCR27_bit at PORTE_PCR27.B17;
    sbit  IRQC2_PORTE_PCR27_bit at PORTE_PCR27.B18;
    sbit  IRQC3_PORTE_PCR27_bit at PORTE_PCR27.B19;
    sbit  ISF_PORTE_PCR27_bit at PORTE_PCR27.B24;

sfr unsigned long   volatile PORTE_PCR28          absolute 0x4004D070;
    sbit  PS_PORTE_PCR28_bit at PORTE_PCR28.B0;
    sbit  PE_PORTE_PCR28_bit at PORTE_PCR28.B1;
    sbit  SRE_PORTE_PCR28_bit at PORTE_PCR28.B2;
    sbit  PFE_PORTE_PCR28_bit at PORTE_PCR28.B4;
    sbit  ODE_PORTE_PCR28_bit at PORTE_PCR28.B5;
    sbit  DSE_PORTE_PCR28_bit at PORTE_PCR28.B6;
    sbit  MUX0_PORTE_PCR28_bit at PORTE_PCR28.B8;
    sbit  MUX1_PORTE_PCR28_bit at PORTE_PCR28.B9;
    sbit  MUX2_PORTE_PCR28_bit at PORTE_PCR28.B10;
    sbit  LK_PORTE_PCR28_bit at PORTE_PCR28.B15;
    sbit  IRQC0_PORTE_PCR28_bit at PORTE_PCR28.B16;
    sbit  IRQC1_PORTE_PCR28_bit at PORTE_PCR28.B17;
    sbit  IRQC2_PORTE_PCR28_bit at PORTE_PCR28.B18;
    sbit  IRQC3_PORTE_PCR28_bit at PORTE_PCR28.B19;
    sbit  ISF_PORTE_PCR28_bit at PORTE_PCR28.B24;

sfr unsigned long   volatile PORTE_PCR29          absolute 0x4004D074;
    sbit  PS_PORTE_PCR29_bit at PORTE_PCR29.B0;
    sbit  PE_PORTE_PCR29_bit at PORTE_PCR29.B1;
    sbit  SRE_PORTE_PCR29_bit at PORTE_PCR29.B2;
    sbit  PFE_PORTE_PCR29_bit at PORTE_PCR29.B4;
    sbit  ODE_PORTE_PCR29_bit at PORTE_PCR29.B5;
    sbit  DSE_PORTE_PCR29_bit at PORTE_PCR29.B6;
    sbit  MUX0_PORTE_PCR29_bit at PORTE_PCR29.B8;
    sbit  MUX1_PORTE_PCR29_bit at PORTE_PCR29.B9;
    sbit  MUX2_PORTE_PCR29_bit at PORTE_PCR29.B10;
    sbit  LK_PORTE_PCR29_bit at PORTE_PCR29.B15;
    sbit  IRQC0_PORTE_PCR29_bit at PORTE_PCR29.B16;
    sbit  IRQC1_PORTE_PCR29_bit at PORTE_PCR29.B17;
    sbit  IRQC2_PORTE_PCR29_bit at PORTE_PCR29.B18;
    sbit  IRQC3_PORTE_PCR29_bit at PORTE_PCR29.B19;
    sbit  ISF_PORTE_PCR29_bit at PORTE_PCR29.B24;

sfr unsigned long   volatile PORTE_PCR30          absolute 0x4004D078;
    sbit  PS_PORTE_PCR30_bit at PORTE_PCR30.B0;
    sbit  PE_PORTE_PCR30_bit at PORTE_PCR30.B1;
    sbit  SRE_PORTE_PCR30_bit at PORTE_PCR30.B2;
    sbit  PFE_PORTE_PCR30_bit at PORTE_PCR30.B4;
    sbit  ODE_PORTE_PCR30_bit at PORTE_PCR30.B5;
    sbit  DSE_PORTE_PCR30_bit at PORTE_PCR30.B6;
    sbit  MUX0_PORTE_PCR30_bit at PORTE_PCR30.B8;
    sbit  MUX1_PORTE_PCR30_bit at PORTE_PCR30.B9;
    sbit  MUX2_PORTE_PCR30_bit at PORTE_PCR30.B10;
    sbit  LK_PORTE_PCR30_bit at PORTE_PCR30.B15;
    sbit  IRQC0_PORTE_PCR30_bit at PORTE_PCR30.B16;
    sbit  IRQC1_PORTE_PCR30_bit at PORTE_PCR30.B17;
    sbit  IRQC2_PORTE_PCR30_bit at PORTE_PCR30.B18;
    sbit  IRQC3_PORTE_PCR30_bit at PORTE_PCR30.B19;
    sbit  ISF_PORTE_PCR30_bit at PORTE_PCR30.B24;

sfr unsigned long   volatile PORTE_PCR31          absolute 0x4004D07C;
    sbit  PS_PORTE_PCR31_bit at PORTE_PCR31.B0;
    sbit  PE_PORTE_PCR31_bit at PORTE_PCR31.B1;
    sbit  SRE_PORTE_PCR31_bit at PORTE_PCR31.B2;
    sbit  PFE_PORTE_PCR31_bit at PORTE_PCR31.B4;
    sbit  ODE_PORTE_PCR31_bit at PORTE_PCR31.B5;
    sbit  DSE_PORTE_PCR31_bit at PORTE_PCR31.B6;
    sbit  MUX0_PORTE_PCR31_bit at PORTE_PCR31.B8;
    sbit  MUX1_PORTE_PCR31_bit at PORTE_PCR31.B9;
    sbit  MUX2_PORTE_PCR31_bit at PORTE_PCR31.B10;
    sbit  LK_PORTE_PCR31_bit at PORTE_PCR31.B15;
    sbit  IRQC0_PORTE_PCR31_bit at PORTE_PCR31.B16;
    sbit  IRQC1_PORTE_PCR31_bit at PORTE_PCR31.B17;
    sbit  IRQC2_PORTE_PCR31_bit at PORTE_PCR31.B18;
    sbit  IRQC3_PORTE_PCR31_bit at PORTE_PCR31.B19;
    sbit  ISF_PORTE_PCR31_bit at PORTE_PCR31.B24;

sfr unsigned long   volatile PORTE_GPCLR          absolute 0x4004D080;
    sbit  GPWD0_PORTE_GPCLR_bit at PORTE_GPCLR.B0;
    sbit  GPWD1_PORTE_GPCLR_bit at PORTE_GPCLR.B1;
    sbit  GPWD2_PORTE_GPCLR_bit at PORTE_GPCLR.B2;
    sbit  GPWD3_PORTE_GPCLR_bit at PORTE_GPCLR.B3;
    sbit  GPWD4_PORTE_GPCLR_bit at PORTE_GPCLR.B4;
    sbit  GPWD5_PORTE_GPCLR_bit at PORTE_GPCLR.B5;
    sbit  GPWD6_PORTE_GPCLR_bit at PORTE_GPCLR.B6;
    sbit  GPWD7_PORTE_GPCLR_bit at PORTE_GPCLR.B7;
    sbit  GPWD8_PORTE_GPCLR_bit at PORTE_GPCLR.B8;
    sbit  GPWD9_PORTE_GPCLR_bit at PORTE_GPCLR.B9;
    sbit  GPWD10_PORTE_GPCLR_bit at PORTE_GPCLR.B10;
    sbit  GPWD11_PORTE_GPCLR_bit at PORTE_GPCLR.B11;
    sbit  GPWD12_PORTE_GPCLR_bit at PORTE_GPCLR.B12;
    sbit  GPWD13_PORTE_GPCLR_bit at PORTE_GPCLR.B13;
    sbit  GPWD14_PORTE_GPCLR_bit at PORTE_GPCLR.B14;
    sbit  GPWD15_PORTE_GPCLR_bit at PORTE_GPCLR.B15;
    sbit  GPWE0_PORTE_GPCLR_bit at PORTE_GPCLR.B16;
    sbit  GPWE1_PORTE_GPCLR_bit at PORTE_GPCLR.B17;
    sbit  GPWE2_PORTE_GPCLR_bit at PORTE_GPCLR.B18;
    sbit  GPWE3_PORTE_GPCLR_bit at PORTE_GPCLR.B19;
    sbit  GPWE4_PORTE_GPCLR_bit at PORTE_GPCLR.B20;
    sbit  GPWE5_PORTE_GPCLR_bit at PORTE_GPCLR.B21;
    sbit  GPWE6_PORTE_GPCLR_bit at PORTE_GPCLR.B22;
    sbit  GPWE7_PORTE_GPCLR_bit at PORTE_GPCLR.B23;
    sbit  GPWE8_PORTE_GPCLR_bit at PORTE_GPCLR.B24;
    sbit  GPWE9_PORTE_GPCLR_bit at PORTE_GPCLR.B25;
    sbit  GPWE10_PORTE_GPCLR_bit at PORTE_GPCLR.B26;
    sbit  GPWE11_PORTE_GPCLR_bit at PORTE_GPCLR.B27;
    sbit  GPWE12_PORTE_GPCLR_bit at PORTE_GPCLR.B28;
    sbit  GPWE13_PORTE_GPCLR_bit at PORTE_GPCLR.B29;
    sbit  GPWE14_PORTE_GPCLR_bit at PORTE_GPCLR.B30;
    sbit  GPWE15_PORTE_GPCLR_bit at PORTE_GPCLR.B31;

sfr unsigned long   volatile PORTE_GPCHR          absolute 0x4004D084;
    sbit  GPWD0_PORTE_GPCHR_bit at PORTE_GPCHR.B0;
    sbit  GPWD1_PORTE_GPCHR_bit at PORTE_GPCHR.B1;
    sbit  GPWD2_PORTE_GPCHR_bit at PORTE_GPCHR.B2;
    sbit  GPWD3_PORTE_GPCHR_bit at PORTE_GPCHR.B3;
    sbit  GPWD4_PORTE_GPCHR_bit at PORTE_GPCHR.B4;
    sbit  GPWD5_PORTE_GPCHR_bit at PORTE_GPCHR.B5;
    sbit  GPWD6_PORTE_GPCHR_bit at PORTE_GPCHR.B6;
    sbit  GPWD7_PORTE_GPCHR_bit at PORTE_GPCHR.B7;
    sbit  GPWD8_PORTE_GPCHR_bit at PORTE_GPCHR.B8;
    sbit  GPWD9_PORTE_GPCHR_bit at PORTE_GPCHR.B9;
    sbit  GPWD10_PORTE_GPCHR_bit at PORTE_GPCHR.B10;
    sbit  GPWD11_PORTE_GPCHR_bit at PORTE_GPCHR.B11;
    sbit  GPWD12_PORTE_GPCHR_bit at PORTE_GPCHR.B12;
    sbit  GPWD13_PORTE_GPCHR_bit at PORTE_GPCHR.B13;
    sbit  GPWD14_PORTE_GPCHR_bit at PORTE_GPCHR.B14;
    sbit  GPWD15_PORTE_GPCHR_bit at PORTE_GPCHR.B15;
    sbit  GPWE0_PORTE_GPCHR_bit at PORTE_GPCHR.B16;
    sbit  GPWE1_PORTE_GPCHR_bit at PORTE_GPCHR.B17;
    sbit  GPWE2_PORTE_GPCHR_bit at PORTE_GPCHR.B18;
    sbit  GPWE3_PORTE_GPCHR_bit at PORTE_GPCHR.B19;
    sbit  GPWE4_PORTE_GPCHR_bit at PORTE_GPCHR.B20;
    sbit  GPWE5_PORTE_GPCHR_bit at PORTE_GPCHR.B21;
    sbit  GPWE6_PORTE_GPCHR_bit at PORTE_GPCHR.B22;
    sbit  GPWE7_PORTE_GPCHR_bit at PORTE_GPCHR.B23;
    sbit  GPWE8_PORTE_GPCHR_bit at PORTE_GPCHR.B24;
    sbit  GPWE9_PORTE_GPCHR_bit at PORTE_GPCHR.B25;
    sbit  GPWE10_PORTE_GPCHR_bit at PORTE_GPCHR.B26;
    sbit  GPWE11_PORTE_GPCHR_bit at PORTE_GPCHR.B27;
    sbit  GPWE12_PORTE_GPCHR_bit at PORTE_GPCHR.B28;
    sbit  GPWE13_PORTE_GPCHR_bit at PORTE_GPCHR.B29;
    sbit  GPWE14_PORTE_GPCHR_bit at PORTE_GPCHR.B30;
    sbit  GPWE15_PORTE_GPCHR_bit at PORTE_GPCHR.B31;

sfr unsigned long   volatile PORTE_ISFR           absolute 0x4004D0A0;
    sbit  ISF0_PORTE_ISFR_bit at PORTE_ISFR.B0;
    sbit  ISF1_PORTE_ISFR_bit at PORTE_ISFR.B1;
    sbit  ISF2_PORTE_ISFR_bit at PORTE_ISFR.B2;
    sbit  ISF3_PORTE_ISFR_bit at PORTE_ISFR.B3;
    sbit  ISF4_PORTE_ISFR_bit at PORTE_ISFR.B4;
    sbit  ISF5_PORTE_ISFR_bit at PORTE_ISFR.B5;
    sbit  ISF6_PORTE_ISFR_bit at PORTE_ISFR.B6;
    sbit  ISF7_PORTE_ISFR_bit at PORTE_ISFR.B7;
    sbit  ISF8_PORTE_ISFR_bit at PORTE_ISFR.B8;
    sbit  ISF9_PORTE_ISFR_bit at PORTE_ISFR.B9;
    sbit  ISF10_PORTE_ISFR_bit at PORTE_ISFR.B10;
    sbit  ISF11_PORTE_ISFR_bit at PORTE_ISFR.B11;
    sbit  ISF12_PORTE_ISFR_bit at PORTE_ISFR.B12;
    sbit  ISF13_PORTE_ISFR_bit at PORTE_ISFR.B13;
    sbit  ISF14_PORTE_ISFR_bit at PORTE_ISFR.B14;
    sbit  ISF15_PORTE_ISFR_bit at PORTE_ISFR.B15;
    sbit  ISF16_PORTE_ISFR_bit at PORTE_ISFR.B16;
    sbit  ISF17_PORTE_ISFR_bit at PORTE_ISFR.B17;
    sbit  ISF18_PORTE_ISFR_bit at PORTE_ISFR.B18;
    sbit  ISF19_PORTE_ISFR_bit at PORTE_ISFR.B19;
    sbit  ISF20_PORTE_ISFR_bit at PORTE_ISFR.B20;
    sbit  ISF21_PORTE_ISFR_bit at PORTE_ISFR.B21;
    sbit  ISF22_PORTE_ISFR_bit at PORTE_ISFR.B22;
    sbit  ISF23_PORTE_ISFR_bit at PORTE_ISFR.B23;
    sbit  ISF24_PORTE_ISFR_bit at PORTE_ISFR.B24;
    sbit  ISF25_PORTE_ISFR_bit at PORTE_ISFR.B25;
    sbit  ISF26_PORTE_ISFR_bit at PORTE_ISFR.B26;
    sbit  ISF27_PORTE_ISFR_bit at PORTE_ISFR.B27;
    sbit  ISF28_PORTE_ISFR_bit at PORTE_ISFR.B28;
    sbit  ISF29_PORTE_ISFR_bit at PORTE_ISFR.B29;
    sbit  ISF30_PORTE_ISFR_bit at PORTE_ISFR.B30;
    sbit  ISF31_PORTE_ISFR_bit at PORTE_ISFR.B31;

sfr unsigned int   volatile WDOG_STCTRLH         absolute 0x40052000;
    const register unsigned short int WDOGEN = 0;
    sbit  WDOGEN_bit at WDOG_STCTRLH.B0;
    const register unsigned short int CLKSRC = 1;
    sbit  CLKSRC_bit at WDOG_STCTRLH.B1;
    const register unsigned short int IRQRSTEN = 2;
    sbit  IRQRSTEN_bit at WDOG_STCTRLH.B2;
    const register unsigned short int WINEN = 3;
    sbit  WINEN_bit at WDOG_STCTRLH.B3;
    const register unsigned short int ALLOWUPDATE = 4;
    sbit  ALLOWUPDATE_bit at WDOG_STCTRLH.B4;
    const register unsigned short int DBGEN = 5;
    sbit  DBGEN_bit at WDOG_STCTRLH.B5;
    const register unsigned short int STOPEN = 6;
    sbit  STOPEN_bit at WDOG_STCTRLH.B6;
    const register unsigned short int WAITEN = 7;
    sbit  WAITEN_bit at WDOG_STCTRLH.B7;
    const register unsigned short int TESTWDOG = 10;
    sbit  TESTWDOG_bit at WDOG_STCTRLH.B10;
    const register unsigned short int TESTSEL = 11;
    sbit  TESTSEL_bit at WDOG_STCTRLH.B11;
    const register unsigned short int BYTESEL0 = 12;
    sbit  BYTESEL0_bit at WDOG_STCTRLH.B12;
    const register unsigned short int BYTESEL1 = 13;
    sbit  BYTESEL1_bit at WDOG_STCTRLH.B13;
    const register unsigned short int DISTESTWDOG = 14;
    sbit  DISTESTWDOG_bit at WDOG_STCTRLH.B14;

sfr unsigned int   volatile WDOG_STCTRLL         absolute 0x40052002;
    const register unsigned short int INTFLG = 15;
    sbit  INTFLG_bit at WDOG_STCTRLL.B15;

sfr unsigned int   volatile WDOG_TOVALH          absolute 0x40052004;
    const register unsigned short int TOVALHIGH0 = 0;
    sbit  TOVALHIGH0_bit at WDOG_TOVALH.B0;
    const register unsigned short int TOVALHIGH1 = 1;
    sbit  TOVALHIGH1_bit at WDOG_TOVALH.B1;
    const register unsigned short int TOVALHIGH2 = 2;
    sbit  TOVALHIGH2_bit at WDOG_TOVALH.B2;
    const register unsigned short int TOVALHIGH3 = 3;
    sbit  TOVALHIGH3_bit at WDOG_TOVALH.B3;
    const register unsigned short int TOVALHIGH4 = 4;
    sbit  TOVALHIGH4_bit at WDOG_TOVALH.B4;
    const register unsigned short int TOVALHIGH5 = 5;
    sbit  TOVALHIGH5_bit at WDOG_TOVALH.B5;
    const register unsigned short int TOVALHIGH6 = 6;
    sbit  TOVALHIGH6_bit at WDOG_TOVALH.B6;
    const register unsigned short int TOVALHIGH7 = 7;
    sbit  TOVALHIGH7_bit at WDOG_TOVALH.B7;
    const register unsigned short int TOVALHIGH8 = 8;
    sbit  TOVALHIGH8_bit at WDOG_TOVALH.B8;
    const register unsigned short int TOVALHIGH9 = 9;
    sbit  TOVALHIGH9_bit at WDOG_TOVALH.B9;
    const register unsigned short int TOVALHIGH10 = 10;
    sbit  TOVALHIGH10_bit at WDOG_TOVALH.B10;
    const register unsigned short int TOVALHIGH11 = 11;
    sbit  TOVALHIGH11_bit at WDOG_TOVALH.B11;
    const register unsigned short int TOVALHIGH12 = 12;
    sbit  TOVALHIGH12_bit at WDOG_TOVALH.B12;
    const register unsigned short int TOVALHIGH13 = 13;
    sbit  TOVALHIGH13_bit at WDOG_TOVALH.B13;
    const register unsigned short int TOVALHIGH14 = 14;
    sbit  TOVALHIGH14_bit at WDOG_TOVALH.B14;
    const register unsigned short int TOVALHIGH15 = 15;
    sbit  TOVALHIGH15_bit at WDOG_TOVALH.B15;

sfr unsigned int   volatile WDOG_TOVALL          absolute 0x40052006;
    const register unsigned short int TOVALLOW0 = 0;
    sbit  TOVALLOW0_bit at WDOG_TOVALL.B0;
    const register unsigned short int TOVALLOW1 = 1;
    sbit  TOVALLOW1_bit at WDOG_TOVALL.B1;
    const register unsigned short int TOVALLOW2 = 2;
    sbit  TOVALLOW2_bit at WDOG_TOVALL.B2;
    const register unsigned short int TOVALLOW3 = 3;
    sbit  TOVALLOW3_bit at WDOG_TOVALL.B3;
    const register unsigned short int TOVALLOW4 = 4;
    sbit  TOVALLOW4_bit at WDOG_TOVALL.B4;
    const register unsigned short int TOVALLOW5 = 5;
    sbit  TOVALLOW5_bit at WDOG_TOVALL.B5;
    const register unsigned short int TOVALLOW6 = 6;
    sbit  TOVALLOW6_bit at WDOG_TOVALL.B6;
    const register unsigned short int TOVALLOW7 = 7;
    sbit  TOVALLOW7_bit at WDOG_TOVALL.B7;
    const register unsigned short int TOVALLOW8 = 8;
    sbit  TOVALLOW8_bit at WDOG_TOVALL.B8;
    const register unsigned short int TOVALLOW9 = 9;
    sbit  TOVALLOW9_bit at WDOG_TOVALL.B9;
    const register unsigned short int TOVALLOW10 = 10;
    sbit  TOVALLOW10_bit at WDOG_TOVALL.B10;
    const register unsigned short int TOVALLOW11 = 11;
    sbit  TOVALLOW11_bit at WDOG_TOVALL.B11;
    const register unsigned short int TOVALLOW12 = 12;
    sbit  TOVALLOW12_bit at WDOG_TOVALL.B12;
    const register unsigned short int TOVALLOW13 = 13;
    sbit  TOVALLOW13_bit at WDOG_TOVALL.B13;
    const register unsigned short int TOVALLOW14 = 14;
    sbit  TOVALLOW14_bit at WDOG_TOVALL.B14;
    const register unsigned short int TOVALLOW15 = 15;
    sbit  TOVALLOW15_bit at WDOG_TOVALL.B15;

sfr unsigned int   volatile WDOG_WINH            absolute 0x40052008;
    const register unsigned short int WINHIGH0 = 0;
    sbit  WINHIGH0_bit at WDOG_WINH.B0;
    const register unsigned short int WINHIGH1 = 1;
    sbit  WINHIGH1_bit at WDOG_WINH.B1;
    const register unsigned short int WINHIGH2 = 2;
    sbit  WINHIGH2_bit at WDOG_WINH.B2;
    const register unsigned short int WINHIGH3 = 3;
    sbit  WINHIGH3_bit at WDOG_WINH.B3;
    const register unsigned short int WINHIGH4 = 4;
    sbit  WINHIGH4_bit at WDOG_WINH.B4;
    const register unsigned short int WINHIGH5 = 5;
    sbit  WINHIGH5_bit at WDOG_WINH.B5;
    const register unsigned short int WINHIGH6 = 6;
    sbit  WINHIGH6_bit at WDOG_WINH.B6;
    const register unsigned short int WINHIGH7 = 7;
    sbit  WINHIGH7_bit at WDOG_WINH.B7;
    const register unsigned short int WINHIGH8 = 8;
    sbit  WINHIGH8_bit at WDOG_WINH.B8;
    const register unsigned short int WINHIGH9 = 9;
    sbit  WINHIGH9_bit at WDOG_WINH.B9;
    const register unsigned short int WINHIGH10 = 10;
    sbit  WINHIGH10_bit at WDOG_WINH.B10;
    const register unsigned short int WINHIGH11 = 11;
    sbit  WINHIGH11_bit at WDOG_WINH.B11;
    const register unsigned short int WINHIGH12 = 12;
    sbit  WINHIGH12_bit at WDOG_WINH.B12;
    const register unsigned short int WINHIGH13 = 13;
    sbit  WINHIGH13_bit at WDOG_WINH.B13;
    const register unsigned short int WINHIGH14 = 14;
    sbit  WINHIGH14_bit at WDOG_WINH.B14;
    const register unsigned short int WINHIGH15 = 15;
    sbit  WINHIGH15_bit at WDOG_WINH.B15;

sfr unsigned int   volatile WDOG_WINL            absolute 0x4005200A;
    const register unsigned short int WINLOW0 = 0;
    sbit  WINLOW0_bit at WDOG_WINL.B0;
    const register unsigned short int WINLOW1 = 1;
    sbit  WINLOW1_bit at WDOG_WINL.B1;
    const register unsigned short int WINLOW2 = 2;
    sbit  WINLOW2_bit at WDOG_WINL.B2;
    const register unsigned short int WINLOW3 = 3;
    sbit  WINLOW3_bit at WDOG_WINL.B3;
    const register unsigned short int WINLOW4 = 4;
    sbit  WINLOW4_bit at WDOG_WINL.B4;
    const register unsigned short int WINLOW5 = 5;
    sbit  WINLOW5_bit at WDOG_WINL.B5;
    const register unsigned short int WINLOW6 = 6;
    sbit  WINLOW6_bit at WDOG_WINL.B6;
    const register unsigned short int WINLOW7 = 7;
    sbit  WINLOW7_bit at WDOG_WINL.B7;
    const register unsigned short int WINLOW8 = 8;
    sbit  WINLOW8_bit at WDOG_WINL.B8;
    const register unsigned short int WINLOW9 = 9;
    sbit  WINLOW9_bit at WDOG_WINL.B9;
    const register unsigned short int WINLOW10 = 10;
    sbit  WINLOW10_bit at WDOG_WINL.B10;
    const register unsigned short int WINLOW11 = 11;
    sbit  WINLOW11_bit at WDOG_WINL.B11;
    const register unsigned short int WINLOW12 = 12;
    sbit  WINLOW12_bit at WDOG_WINL.B12;
    const register unsigned short int WINLOW13 = 13;
    sbit  WINLOW13_bit at WDOG_WINL.B13;
    const register unsigned short int WINLOW14 = 14;
    sbit  WINLOW14_bit at WDOG_WINL.B14;
    const register unsigned short int WINLOW15 = 15;
    sbit  WINLOW15_bit at WDOG_WINL.B15;

sfr unsigned int   volatile WDOG_REFRESH         absolute 0x4005200C;
    const register unsigned short int WDOGREFRESH0 = 0;
    sbit  WDOGREFRESH0_bit at WDOG_REFRESH.B0;
    const register unsigned short int WDOGREFRESH1 = 1;
    sbit  WDOGREFRESH1_bit at WDOG_REFRESH.B1;
    const register unsigned short int WDOGREFRESH2 = 2;
    sbit  WDOGREFRESH2_bit at WDOG_REFRESH.B2;
    const register unsigned short int WDOGREFRESH3 = 3;
    sbit  WDOGREFRESH3_bit at WDOG_REFRESH.B3;
    const register unsigned short int WDOGREFRESH4 = 4;
    sbit  WDOGREFRESH4_bit at WDOG_REFRESH.B4;
    const register unsigned short int WDOGREFRESH5 = 5;
    sbit  WDOGREFRESH5_bit at WDOG_REFRESH.B5;
    const register unsigned short int WDOGREFRESH6 = 6;
    sbit  WDOGREFRESH6_bit at WDOG_REFRESH.B6;
    const register unsigned short int WDOGREFRESH7 = 7;
    sbit  WDOGREFRESH7_bit at WDOG_REFRESH.B7;
    const register unsigned short int WDOGREFRESH8 = 8;
    sbit  WDOGREFRESH8_bit at WDOG_REFRESH.B8;
    const register unsigned short int WDOGREFRESH9 = 9;
    sbit  WDOGREFRESH9_bit at WDOG_REFRESH.B9;
    const register unsigned short int WDOGREFRESH10 = 10;
    sbit  WDOGREFRESH10_bit at WDOG_REFRESH.B10;
    const register unsigned short int WDOGREFRESH11 = 11;
    sbit  WDOGREFRESH11_bit at WDOG_REFRESH.B11;
    const register unsigned short int WDOGREFRESH12 = 12;
    sbit  WDOGREFRESH12_bit at WDOG_REFRESH.B12;
    const register unsigned short int WDOGREFRESH13 = 13;
    sbit  WDOGREFRESH13_bit at WDOG_REFRESH.B13;
    const register unsigned short int WDOGREFRESH14 = 14;
    sbit  WDOGREFRESH14_bit at WDOG_REFRESH.B14;
    const register unsigned short int WDOGREFRESH15 = 15;
    sbit  WDOGREFRESH15_bit at WDOG_REFRESH.B15;

sfr unsigned int   volatile WDOG_UNLOCK          absolute 0x4005200E;
    const register unsigned short int WDOGUNLOCK0 = 0;
    sbit  WDOGUNLOCK0_bit at WDOG_UNLOCK.B0;
    const register unsigned short int WDOGUNLOCK1 = 1;
    sbit  WDOGUNLOCK1_bit at WDOG_UNLOCK.B1;
    const register unsigned short int WDOGUNLOCK2 = 2;
    sbit  WDOGUNLOCK2_bit at WDOG_UNLOCK.B2;
    const register unsigned short int WDOGUNLOCK3 = 3;
    sbit  WDOGUNLOCK3_bit at WDOG_UNLOCK.B3;
    const register unsigned short int WDOGUNLOCK4 = 4;
    sbit  WDOGUNLOCK4_bit at WDOG_UNLOCK.B4;
    const register unsigned short int WDOGUNLOCK5 = 5;
    sbit  WDOGUNLOCK5_bit at WDOG_UNLOCK.B5;
    const register unsigned short int WDOGUNLOCK6 = 6;
    sbit  WDOGUNLOCK6_bit at WDOG_UNLOCK.B6;
    const register unsigned short int WDOGUNLOCK7 = 7;
    sbit  WDOGUNLOCK7_bit at WDOG_UNLOCK.B7;
    const register unsigned short int WDOGUNLOCK8 = 8;
    sbit  WDOGUNLOCK8_bit at WDOG_UNLOCK.B8;
    const register unsigned short int WDOGUNLOCK9 = 9;
    sbit  WDOGUNLOCK9_bit at WDOG_UNLOCK.B9;
    const register unsigned short int WDOGUNLOCK10 = 10;
    sbit  WDOGUNLOCK10_bit at WDOG_UNLOCK.B10;
    const register unsigned short int WDOGUNLOCK11 = 11;
    sbit  WDOGUNLOCK11_bit at WDOG_UNLOCK.B11;
    const register unsigned short int WDOGUNLOCK12 = 12;
    sbit  WDOGUNLOCK12_bit at WDOG_UNLOCK.B12;
    const register unsigned short int WDOGUNLOCK13 = 13;
    sbit  WDOGUNLOCK13_bit at WDOG_UNLOCK.B13;
    const register unsigned short int WDOGUNLOCK14 = 14;
    sbit  WDOGUNLOCK14_bit at WDOG_UNLOCK.B14;
    const register unsigned short int WDOGUNLOCK15 = 15;
    sbit  WDOGUNLOCK15_bit at WDOG_UNLOCK.B15;

sfr unsigned int   volatile WDOG_TMROUTH         absolute 0x40052010;
    const register unsigned short int TIMEROUTHIGH0 = 0;
    sbit  TIMEROUTHIGH0_bit at WDOG_TMROUTH.B0;
    const register unsigned short int TIMEROUTHIGH1 = 1;
    sbit  TIMEROUTHIGH1_bit at WDOG_TMROUTH.B1;
    const register unsigned short int TIMEROUTHIGH2 = 2;
    sbit  TIMEROUTHIGH2_bit at WDOG_TMROUTH.B2;
    const register unsigned short int TIMEROUTHIGH3 = 3;
    sbit  TIMEROUTHIGH3_bit at WDOG_TMROUTH.B3;
    const register unsigned short int TIMEROUTHIGH4 = 4;
    sbit  TIMEROUTHIGH4_bit at WDOG_TMROUTH.B4;
    const register unsigned short int TIMEROUTHIGH5 = 5;
    sbit  TIMEROUTHIGH5_bit at WDOG_TMROUTH.B5;
    const register unsigned short int TIMEROUTHIGH6 = 6;
    sbit  TIMEROUTHIGH6_bit at WDOG_TMROUTH.B6;
    const register unsigned short int TIMEROUTHIGH7 = 7;
    sbit  TIMEROUTHIGH7_bit at WDOG_TMROUTH.B7;
    const register unsigned short int TIMEROUTHIGH8 = 8;
    sbit  TIMEROUTHIGH8_bit at WDOG_TMROUTH.B8;
    const register unsigned short int TIMEROUTHIGH9 = 9;
    sbit  TIMEROUTHIGH9_bit at WDOG_TMROUTH.B9;
    const register unsigned short int TIMEROUTHIGH10 = 10;
    sbit  TIMEROUTHIGH10_bit at WDOG_TMROUTH.B10;
    const register unsigned short int TIMEROUTHIGH11 = 11;
    sbit  TIMEROUTHIGH11_bit at WDOG_TMROUTH.B11;
    const register unsigned short int TIMEROUTHIGH12 = 12;
    sbit  TIMEROUTHIGH12_bit at WDOG_TMROUTH.B12;
    const register unsigned short int TIMEROUTHIGH13 = 13;
    sbit  TIMEROUTHIGH13_bit at WDOG_TMROUTH.B13;
    const register unsigned short int TIMEROUTHIGH14 = 14;
    sbit  TIMEROUTHIGH14_bit at WDOG_TMROUTH.B14;
    const register unsigned short int TIMEROUTHIGH15 = 15;
    sbit  TIMEROUTHIGH15_bit at WDOG_TMROUTH.B15;

sfr unsigned int   volatile WDOG_TMROUTL         absolute 0x40052012;
    const register unsigned short int TIMEROUTLOW0 = 0;
    sbit  TIMEROUTLOW0_bit at WDOG_TMROUTL.B0;
    const register unsigned short int TIMEROUTLOW1 = 1;
    sbit  TIMEROUTLOW1_bit at WDOG_TMROUTL.B1;
    const register unsigned short int TIMEROUTLOW2 = 2;
    sbit  TIMEROUTLOW2_bit at WDOG_TMROUTL.B2;
    const register unsigned short int TIMEROUTLOW3 = 3;
    sbit  TIMEROUTLOW3_bit at WDOG_TMROUTL.B3;
    const register unsigned short int TIMEROUTLOW4 = 4;
    sbit  TIMEROUTLOW4_bit at WDOG_TMROUTL.B4;
    const register unsigned short int TIMEROUTLOW5 = 5;
    sbit  TIMEROUTLOW5_bit at WDOG_TMROUTL.B5;
    const register unsigned short int TIMEROUTLOW6 = 6;
    sbit  TIMEROUTLOW6_bit at WDOG_TMROUTL.B6;
    const register unsigned short int TIMEROUTLOW7 = 7;
    sbit  TIMEROUTLOW7_bit at WDOG_TMROUTL.B7;
    const register unsigned short int TIMEROUTLOW8 = 8;
    sbit  TIMEROUTLOW8_bit at WDOG_TMROUTL.B8;
    const register unsigned short int TIMEROUTLOW9 = 9;
    sbit  TIMEROUTLOW9_bit at WDOG_TMROUTL.B9;
    const register unsigned short int TIMEROUTLOW10 = 10;
    sbit  TIMEROUTLOW10_bit at WDOG_TMROUTL.B10;
    const register unsigned short int TIMEROUTLOW11 = 11;
    sbit  TIMEROUTLOW11_bit at WDOG_TMROUTL.B11;
    const register unsigned short int TIMEROUTLOW12 = 12;
    sbit  TIMEROUTLOW12_bit at WDOG_TMROUTL.B12;
    const register unsigned short int TIMEROUTLOW13 = 13;
    sbit  TIMEROUTLOW13_bit at WDOG_TMROUTL.B13;
    const register unsigned short int TIMEROUTLOW14 = 14;
    sbit  TIMEROUTLOW14_bit at WDOG_TMROUTL.B14;
    const register unsigned short int TIMEROUTLOW15 = 15;
    sbit  TIMEROUTLOW15_bit at WDOG_TMROUTL.B15;

sfr unsigned int   volatile WDOG_RSTCNT          absolute 0x40052014;
    const register unsigned short int RSTCNT0 = 0;
    sbit  RSTCNT0_bit at WDOG_RSTCNT.B0;
    const register unsigned short int RSTCNT1 = 1;
    sbit  RSTCNT1_bit at WDOG_RSTCNT.B1;
    const register unsigned short int RSTCNT2 = 2;
    sbit  RSTCNT2_bit at WDOG_RSTCNT.B2;
    const register unsigned short int RSTCNT3 = 3;
    sbit  RSTCNT3_bit at WDOG_RSTCNT.B3;
    const register unsigned short int RSTCNT4 = 4;
    sbit  RSTCNT4_bit at WDOG_RSTCNT.B4;
    const register unsigned short int RSTCNT5 = 5;
    sbit  RSTCNT5_bit at WDOG_RSTCNT.B5;
    const register unsigned short int RSTCNT6 = 6;
    sbit  RSTCNT6_bit at WDOG_RSTCNT.B6;
    const register unsigned short int RSTCNT7 = 7;
    sbit  RSTCNT7_bit at WDOG_RSTCNT.B7;
    const register unsigned short int RSTCNT8 = 8;
    sbit  RSTCNT8_bit at WDOG_RSTCNT.B8;
    const register unsigned short int RSTCNT9 = 9;
    sbit  RSTCNT9_bit at WDOG_RSTCNT.B9;
    const register unsigned short int RSTCNT10 = 10;
    sbit  RSTCNT10_bit at WDOG_RSTCNT.B10;
    const register unsigned short int RSTCNT11 = 11;
    sbit  RSTCNT11_bit at WDOG_RSTCNT.B11;
    const register unsigned short int RSTCNT12 = 12;
    sbit  RSTCNT12_bit at WDOG_RSTCNT.B12;
    const register unsigned short int RSTCNT13 = 13;
    sbit  RSTCNT13_bit at WDOG_RSTCNT.B13;
    const register unsigned short int RSTCNT14 = 14;
    sbit  RSTCNT14_bit at WDOG_RSTCNT.B14;
    const register unsigned short int RSTCNT15 = 15;
    sbit  RSTCNT15_bit at WDOG_RSTCNT.B15;

sfr unsigned int   volatile WDOG_PRESC           absolute 0x40052016;
    const register unsigned short int PRESCVAL0 = 8;
    sbit  PRESCVAL0_bit at WDOG_PRESC.B8;
    const register unsigned short int PRESCVAL1 = 9;
    sbit  PRESCVAL1_bit at WDOG_PRESC.B9;
    const register unsigned short int PRESCVAL2 = 10;
    sbit  PRESCVAL2_bit at WDOG_PRESC.B10;

sfr unsigned short   volatile EWM_CTRL             absolute 0x40061000;
    const register unsigned short int EWMEN = 0;
    sbit  EWMEN_bit at EWM_CTRL.B0;
    const register unsigned short int ASSIN = 1;
    sbit  ASSIN_bit at EWM_CTRL.B1;
    const register unsigned short int INEN = 2;
    sbit  INEN_bit at EWM_CTRL.B2;
    const register unsigned short int INTEN = 3;
    sbit  INTEN_bit at EWM_CTRL.B3;

sfr unsigned short   volatile EWM_SERV             absolute 0x40061001;
    const register unsigned short int SERVICE0 = 0;
    sbit  SERVICE0_bit at EWM_SERV.B0;
    const register unsigned short int SERVICE1 = 1;
    sbit  SERVICE1_bit at EWM_SERV.B1;
    const register unsigned short int SERVICE2 = 2;
    sbit  SERVICE2_bit at EWM_SERV.B2;
    const register unsigned short int SERVICE3 = 3;
    sbit  SERVICE3_bit at EWM_SERV.B3;
    const register unsigned short int SERVICE4 = 4;
    sbit  SERVICE4_bit at EWM_SERV.B4;
    const register unsigned short int SERVICE5 = 5;
    sbit  SERVICE5_bit at EWM_SERV.B5;
    const register unsigned short int SERVICE6 = 6;
    sbit  SERVICE6_bit at EWM_SERV.B6;
    const register unsigned short int SERVICE7 = 7;
    sbit  SERVICE7_bit at EWM_SERV.B7;

sfr unsigned short   volatile EWM_CMPL             absolute 0x40061002;
    const register unsigned short int COMPAREL0 = 0;
    sbit  COMPAREL0_bit at EWM_CMPL.B0;
    const register unsigned short int COMPAREL1 = 1;
    sbit  COMPAREL1_bit at EWM_CMPL.B1;
    const register unsigned short int COMPAREL2 = 2;
    sbit  COMPAREL2_bit at EWM_CMPL.B2;
    const register unsigned short int COMPAREL3 = 3;
    sbit  COMPAREL3_bit at EWM_CMPL.B3;
    const register unsigned short int COMPAREL4 = 4;
    sbit  COMPAREL4_bit at EWM_CMPL.B4;
    const register unsigned short int COMPAREL5 = 5;
    sbit  COMPAREL5_bit at EWM_CMPL.B5;
    const register unsigned short int COMPAREL6 = 6;
    sbit  COMPAREL6_bit at EWM_CMPL.B6;
    const register unsigned short int COMPAREL7 = 7;
    sbit  COMPAREL7_bit at EWM_CMPL.B7;

sfr unsigned short   volatile EWM_CMPH             absolute 0x40061003;
    const register unsigned short int COMPAREH0 = 0;
    sbit  COMPAREH0_bit at EWM_CMPH.B0;
    const register unsigned short int COMPAREH1 = 1;
    sbit  COMPAREH1_bit at EWM_CMPH.B1;
    const register unsigned short int COMPAREH2 = 2;
    sbit  COMPAREH2_bit at EWM_CMPH.B2;
    const register unsigned short int COMPAREH3 = 3;
    sbit  COMPAREH3_bit at EWM_CMPH.B3;
    const register unsigned short int COMPAREH4 = 4;
    sbit  COMPAREH4_bit at EWM_CMPH.B4;
    const register unsigned short int COMPAREH5 = 5;
    sbit  COMPAREH5_bit at EWM_CMPH.B5;
    const register unsigned short int COMPAREH6 = 6;
    sbit  COMPAREH6_bit at EWM_CMPH.B6;
    const register unsigned short int COMPAREH7 = 7;
    sbit  COMPAREH7_bit at EWM_CMPH.B7;

sfr unsigned short   volatile EWM_CLKCTRL          absolute 0x40061004;
    const register unsigned short int CLKSEL0 = 0;
    sbit  CLKSEL0_bit at EWM_CLKCTRL.B0;
    const register unsigned short int CLKSEL1 = 1;
    sbit  CLKSEL1_bit at EWM_CLKCTRL.B1;

sfr unsigned short   volatile EWM_CLKPRESCALER     absolute 0x40061005;
    const register unsigned short int CLK_DIV0 = 0;
    sbit  CLK_DIV0_bit at EWM_CLKPRESCALER.B0;
    const register unsigned short int CLK_DIV1 = 1;
    sbit  CLK_DIV1_bit at EWM_CLKPRESCALER.B1;
    const register unsigned short int CLK_DIV2 = 2;
    sbit  CLK_DIV2_bit at EWM_CLKPRESCALER.B2;
    const register unsigned short int CLK_DIV3 = 3;
    sbit  CLK_DIV3_bit at EWM_CLKPRESCALER.B3;
    const register unsigned short int CLK_DIV4 = 4;
    sbit  CLK_DIV4_bit at EWM_CLKPRESCALER.B4;
    const register unsigned short int CLK_DIV5 = 5;
    sbit  CLK_DIV5_bit at EWM_CLKPRESCALER.B5;
    const register unsigned short int CLK_DIV6 = 6;
    sbit  CLK_DIV6_bit at EWM_CLKPRESCALER.B6;
    const register unsigned short int CLK_DIV7 = 7;
    sbit  CLK_DIV7_bit at EWM_CLKPRESCALER.B7;

sfr unsigned short   volatile CMT_CGH1             absolute 0x40062000;
    const register unsigned short int PH0 = 0;
    sbit  PH0_bit at CMT_CGH1.B0;
    const register unsigned short int PH1 = 1;
    sbit  PH1_bit at CMT_CGH1.B1;
    const register unsigned short int PH2 = 2;
    sbit  PH2_bit at CMT_CGH1.B2;
    const register unsigned short int PH3 = 3;
    sbit  PH3_bit at CMT_CGH1.B3;
    const register unsigned short int PH4 = 4;
    sbit  PH4_bit at CMT_CGH1.B4;
    const register unsigned short int PH5 = 5;
    sbit  PH5_bit at CMT_CGH1.B5;
    const register unsigned short int PH6 = 6;
    sbit  PH6_bit at CMT_CGH1.B6;
    const register unsigned short int PH7 = 7;
    sbit  PH7_bit at CMT_CGH1.B7;

sfr unsigned short   volatile CMT_CGL1             absolute 0x40062001;
    const register unsigned short int PL0 = 0;
    sbit  PL0_bit at CMT_CGL1.B0;
    const register unsigned short int PL1 = 1;
    sbit  PL1_bit at CMT_CGL1.B1;
    const register unsigned short int PL2 = 2;
    sbit  PL2_bit at CMT_CGL1.B2;
    const register unsigned short int PL3 = 3;
    sbit  PL3_bit at CMT_CGL1.B3;
    const register unsigned short int PL4 = 4;
    sbit  PL4_bit at CMT_CGL1.B4;
    const register unsigned short int PL5 = 5;
    sbit  PL5_bit at CMT_CGL1.B5;
    const register unsigned short int PL6 = 6;
    sbit  PL6_bit at CMT_CGL1.B6;
    const register unsigned short int PL7 = 7;
    sbit  PL7_bit at CMT_CGL1.B7;

sfr unsigned short   volatile CMT_CGH2             absolute 0x40062002;
    const register unsigned short int SH0 = 0;
    sbit  SH0_bit at CMT_CGH2.B0;
    const register unsigned short int SH1 = 1;
    sbit  SH1_bit at CMT_CGH2.B1;
    const register unsigned short int SH2 = 2;
    sbit  SH2_bit at CMT_CGH2.B2;
    const register unsigned short int SH3 = 3;
    sbit  SH3_bit at CMT_CGH2.B3;
    const register unsigned short int SH4 = 4;
    sbit  SH4_bit at CMT_CGH2.B4;
    const register unsigned short int SH5 = 5;
    sbit  SH5_bit at CMT_CGH2.B5;
    const register unsigned short int SH6 = 6;
    sbit  SH6_bit at CMT_CGH2.B6;
    const register unsigned short int SH7 = 7;
    sbit  SH7_bit at CMT_CGH2.B7;

sfr unsigned short   volatile CMT_CGL2             absolute 0x40062003;
    const register unsigned short int SL0 = 0;
    sbit  SL0_bit at CMT_CGL2.B0;
    const register unsigned short int SL1 = 1;
    sbit  SL1_bit at CMT_CGL2.B1;
    const register unsigned short int SL2 = 2;
    sbit  SL2_bit at CMT_CGL2.B2;
    const register unsigned short int SL3 = 3;
    sbit  SL3_bit at CMT_CGL2.B3;
    const register unsigned short int SL4 = 4;
    sbit  SL4_bit at CMT_CGL2.B4;
    const register unsigned short int SL5 = 5;
    sbit  SL5_bit at CMT_CGL2.B5;
    const register unsigned short int SL6 = 6;
    sbit  SL6_bit at CMT_CGL2.B6;
    const register unsigned short int SL7 = 7;
    sbit  SL7_bit at CMT_CGL2.B7;

sfr unsigned short   volatile CMT_OC               absolute 0x40062004;
    const register unsigned short int IROPEN = 5;
    sbit  IROPEN_bit at CMT_OC.B5;
    const register unsigned short int CMTPOL = 6;
    sbit  CMTPOL_bit at CMT_OC.B6;
    const register unsigned short int IROL = 7;
    sbit  IROL_bit at CMT_OC.B7;

sfr unsigned short   volatile CMT_MSC              absolute 0x40062005;
    const register unsigned short int MCGEN = 0;
    sbit  MCGEN_bit at CMT_MSC.B0;
    const register unsigned short int EOCIE = 1;
    sbit  EOCIE_bit at CMT_MSC.B1;
    const register unsigned short int FSK = 2;
    sbit  FSK_bit at CMT_MSC.B2;
    const register unsigned short int BASE_ = 3;
    sbit  BASE_bit at CMT_MSC.B3;
    const register unsigned short int EXSPC = 4;
    sbit  EXSPC_bit at CMT_MSC.B4;
    const register unsigned short int CMTDIV0 = 5;
    sbit  CMTDIV0_bit at CMT_MSC.B5;
    const register unsigned short int CMTDIV1 = 6;
    sbit  CMTDIV1_bit at CMT_MSC.B6;
    const register unsigned short int EOCF = 7;
    sbit  EOCF_bit at CMT_MSC.B7;

sfr unsigned short   volatile CMT_CMD1             absolute 0x40062006;
    const register unsigned short int MB0 = 0;
    sbit  MB0_bit at CMT_CMD1.B0;
    const register unsigned short int MB1 = 1;
    sbit  MB1_bit at CMT_CMD1.B1;
    const register unsigned short int MB2 = 2;
    sbit  MB2_bit at CMT_CMD1.B2;
    const register unsigned short int MB3 = 3;
    sbit  MB3_bit at CMT_CMD1.B3;
    const register unsigned short int MB4 = 4;
    sbit  MB4_bit at CMT_CMD1.B4;
    const register unsigned short int MB5 = 5;
    sbit  MB5_bit at CMT_CMD1.B5;
    const register unsigned short int MB6 = 6;
    sbit  MB6_bit at CMT_CMD1.B6;
    const register unsigned short int MB7 = 7;
    sbit  MB7_bit at CMT_CMD1.B7;

sfr unsigned short   volatile CMT_CMD2             absolute 0x40062007;
    sbit  MB0_CMT_CMD2_bit at CMT_CMD2.B0;
    sbit  MB1_CMT_CMD2_bit at CMT_CMD2.B1;
    sbit  MB2_CMT_CMD2_bit at CMT_CMD2.B2;
    sbit  MB3_CMT_CMD2_bit at CMT_CMD2.B3;
    sbit  MB4_CMT_CMD2_bit at CMT_CMD2.B4;
    sbit  MB5_CMT_CMD2_bit at CMT_CMD2.B5;
    sbit  MB6_CMT_CMD2_bit at CMT_CMD2.B6;
    sbit  MB7_CMT_CMD2_bit at CMT_CMD2.B7;

sfr unsigned short   volatile CMT_CMD3             absolute 0x40062008;
    const register unsigned short int SB0 = 0;
    sbit  SB0_bit at CMT_CMD3.B0;
    const register unsigned short int SB1 = 1;
    sbit  SB1_bit at CMT_CMD3.B1;
    const register unsigned short int SB2 = 2;
    sbit  SB2_bit at CMT_CMD3.B2;
    const register unsigned short int SB3 = 3;
    sbit  SB3_bit at CMT_CMD3.B3;
    const register unsigned short int SB4 = 4;
    sbit  SB4_bit at CMT_CMD3.B4;
    const register unsigned short int SB5 = 5;
    sbit  SB5_bit at CMT_CMD3.B5;
    const register unsigned short int SB6 = 6;
    sbit  SB6_bit at CMT_CMD3.B6;
    const register unsigned short int SB7 = 7;
    sbit  SB7_bit at CMT_CMD3.B7;

sfr unsigned short   volatile CMT_CMD4             absolute 0x40062009;
    sbit  SB0_CMT_CMD4_bit at CMT_CMD4.B0;
    sbit  SB1_CMT_CMD4_bit at CMT_CMD4.B1;
    sbit  SB2_CMT_CMD4_bit at CMT_CMD4.B2;
    sbit  SB3_CMT_CMD4_bit at CMT_CMD4.B3;
    sbit  SB4_CMT_CMD4_bit at CMT_CMD4.B4;
    sbit  SB5_CMT_CMD4_bit at CMT_CMD4.B5;
    sbit  SB6_CMT_CMD4_bit at CMT_CMD4.B6;
    sbit  SB7_CMT_CMD4_bit at CMT_CMD4.B7;

sfr unsigned short   volatile CMT_PPS              absolute 0x4006200A;
    const register unsigned short int PPSDIV0 = 0;
    sbit  PPSDIV0_bit at CMT_PPS.B0;
    const register unsigned short int PPSDIV1 = 1;
    sbit  PPSDIV1_bit at CMT_PPS.B1;
    const register unsigned short int PPSDIV2 = 2;
    sbit  PPSDIV2_bit at CMT_PPS.B2;
    const register unsigned short int PPSDIV3 = 3;
    sbit  PPSDIV3_bit at CMT_PPS.B3;

sfr unsigned short   volatile CMT_DMA              absolute 0x4006200B;
    sbit  DMA_CMT_DMA_bit at CMT_DMA.B0;

sfr unsigned short   volatile MCG_C1               absolute 0x40064000;
    const register unsigned short int IREFSTEN = 0;
    sbit  IREFSTEN_bit at MCG_C1.B0;
    const register unsigned short int IRCLKEN = 1;
    sbit  IRCLKEN_bit at MCG_C1.B1;
    const register unsigned short int IREFS = 2;
    sbit  IREFS_bit at MCG_C1.B2;
    const register unsigned short int FRDIV0 = 3;
    sbit  FRDIV0_bit at MCG_C1.B3;
    const register unsigned short int FRDIV1 = 4;
    sbit  FRDIV1_bit at MCG_C1.B4;
    const register unsigned short int FRDIV2 = 5;
    sbit  FRDIV2_bit at MCG_C1.B5;
    sbit  CLKS0_MCG_C1_bit at MCG_C1.B6;
    sbit  CLKS1_MCG_C1_bit at MCG_C1.B7;

sfr unsigned short   volatile MCG_C2               absolute 0x40064001;
    const register unsigned short int IRCS = 0;
    sbit  IRCS_bit at MCG_C2.B0;
    const register unsigned short int LP = 1;
    sbit  LP_bit at MCG_C2.B1;
    const register unsigned short int EREFS = 2;
    sbit  EREFS_bit at MCG_C2.B2;
    const register unsigned short int HGO = 3;
    sbit  HGO_bit at MCG_C2.B3;
    const register unsigned short int RANGE0 = 4;
    sbit  RANGE0_bit at MCG_C2.B4;
    const register unsigned short int RANGE1 = 5;
    sbit  RANGE1_bit at MCG_C2.B5;
    const register unsigned short int FCFTRIM = 6;
    sbit  FCFTRIM_bit at MCG_C2.B6;
    const register unsigned short int LOCRE0 = 7;
    sbit  LOCRE0_bit at MCG_C2.B7;

sfr unsigned short   volatile MCG_C3               absolute 0x40064002;
    const register unsigned short int SCTRIM0 = 0;
    sbit  SCTRIM0_bit at MCG_C3.B0;
    const register unsigned short int SCTRIM1 = 1;
    sbit  SCTRIM1_bit at MCG_C3.B1;
    const register unsigned short int SCTRIM2 = 2;
    sbit  SCTRIM2_bit at MCG_C3.B2;
    const register unsigned short int SCTRIM3 = 3;
    sbit  SCTRIM3_bit at MCG_C3.B3;
    const register unsigned short int SCTRIM4 = 4;
    sbit  SCTRIM4_bit at MCG_C3.B4;
    const register unsigned short int SCTRIM5 = 5;
    sbit  SCTRIM5_bit at MCG_C3.B5;
    const register unsigned short int SCTRIM6 = 6;
    sbit  SCTRIM6_bit at MCG_C3.B6;
    const register unsigned short int SCTRIM7 = 7;
    sbit  SCTRIM7_bit at MCG_C3.B7;

sfr unsigned short   volatile MCG_C4               absolute 0x40064003;
    const register unsigned short int SCFTRIM = 0;
    sbit  SCFTRIM_bit at MCG_C4.B0;
    const register unsigned short int FCTRIM0 = 1;
    sbit  FCTRIM0_bit at MCG_C4.B1;
    const register unsigned short int FCTRIM1 = 2;
    sbit  FCTRIM1_bit at MCG_C4.B2;
    const register unsigned short int FCTRIM2 = 3;
    sbit  FCTRIM2_bit at MCG_C4.B3;
    const register unsigned short int FCTRIM3 = 4;
    sbit  FCTRIM3_bit at MCG_C4.B4;
    const register unsigned short int DRST_DRS0 = 5;
    sbit  DRST_DRS0_bit at MCG_C4.B5;
    const register unsigned short int DRST_DRS1 = 6;
    sbit  DRST_DRS1_bit at MCG_C4.B6;
    const register unsigned short int DMX32 = 7;
    sbit  DMX32_bit at MCG_C4.B7;

sfr unsigned short   volatile MCG_C5               absolute 0x40064004;
    const register unsigned short int PRDIV0 = 0;
    sbit  PRDIV0_bit at MCG_C5.B0;
    const register unsigned short int PRDIV1 = 1;
    sbit  PRDIV1_bit at MCG_C5.B1;
    const register unsigned short int PRDIV2 = 2;
    sbit  PRDIV2_bit at MCG_C5.B2;
    const register unsigned short int PLLSTEN = 5;
    sbit  PLLSTEN_bit at MCG_C5.B5;
    const register unsigned short int PLLCLKEN = 6;
    sbit  PLLCLKEN_bit at MCG_C5.B6;

sfr unsigned short   volatile MCG_C6               absolute 0x40064005;
    const register unsigned short int VDIV0 = 0;
    sbit  VDIV0_bit at MCG_C6.B0;
    const register unsigned short int VDIV1 = 1;
    sbit  VDIV1_bit at MCG_C6.B1;
    const register unsigned short int VDIV2 = 2;
    sbit  VDIV2_bit at MCG_C6.B2;
    const register unsigned short int VDIV3 = 3;
    sbit  VDIV3_bit at MCG_C6.B3;
    const register unsigned short int VDIV4 = 4;
    sbit  VDIV4_bit at MCG_C6.B4;
    const register unsigned short int CME0 = 5;
    sbit  CME0_bit at MCG_C6.B5;
    const register unsigned short int PLLS = 6;
    sbit  PLLS_bit at MCG_C6.B6;
    const register unsigned short int LOLIE0 = 7;
    sbit  LOLIE0_bit at MCG_C6.B7;

sfr unsigned short   volatile MCG_S                absolute 0x40064006;
    const register unsigned short int IRCST = 0;
    sbit  IRCST_bit at MCG_S.B0;
    const register unsigned short int OSCINIT0 = 1;
    sbit  OSCINIT0_bit at MCG_S.B1;
    const register unsigned short int CLKST0 = 2;
    sbit  CLKST0_bit at MCG_S.B2;
    const register unsigned short int CLKST1 = 3;
    sbit  CLKST1_bit at MCG_S.B3;
    const register unsigned short int IREFST = 4;
    sbit  IREFST_bit at MCG_S.B4;
    const register unsigned short int PLLST = 5;
    sbit  PLLST_bit at MCG_S.B5;
    const register unsigned short int LOCK0 = 6;
    sbit  LOCK0_bit at MCG_S.B6;
    const register unsigned short int LOLS0 = 7;
    sbit  LOLS0_bit at MCG_S.B7;

sfr unsigned short   volatile MCG_SC               absolute 0x40064008;
    const register unsigned short int LOCS0 = 0;
    sbit  LOCS0_bit at MCG_SC.B0;
    const register unsigned short int FCRDIV0 = 1;
    sbit  FCRDIV0_bit at MCG_SC.B1;
    const register unsigned short int FCRDIV1 = 2;
    sbit  FCRDIV1_bit at MCG_SC.B2;
    const register unsigned short int FCRDIV2 = 3;
    sbit  FCRDIV2_bit at MCG_SC.B3;
    const register unsigned short int FLTPRSRV = 4;
    sbit  FLTPRSRV_bit at MCG_SC.B4;
    const register unsigned short int ATMF = 5;
    sbit  ATMF_bit at MCG_SC.B5;
    const register unsigned short int ATMS = 6;
    sbit  ATMS_bit at MCG_SC.B6;
    const register unsigned short int ATME = 7;
    sbit  ATME_bit at MCG_SC.B7;

sfr unsigned short   volatile MCG_ATCVH            absolute 0x4006400A;
    const register unsigned short int ATCVH0 = 0;
    sbit  ATCVH0_bit at MCG_ATCVH.B0;
    const register unsigned short int ATCVH1 = 1;
    sbit  ATCVH1_bit at MCG_ATCVH.B1;
    const register unsigned short int ATCVH2 = 2;
    sbit  ATCVH2_bit at MCG_ATCVH.B2;
    const register unsigned short int ATCVH3 = 3;
    sbit  ATCVH3_bit at MCG_ATCVH.B3;
    const register unsigned short int ATCVH4 = 4;
    sbit  ATCVH4_bit at MCG_ATCVH.B4;
    const register unsigned short int ATCVH5 = 5;
    sbit  ATCVH5_bit at MCG_ATCVH.B5;
    const register unsigned short int ATCVH6 = 6;
    sbit  ATCVH6_bit at MCG_ATCVH.B6;
    const register unsigned short int ATCVH7 = 7;
    sbit  ATCVH7_bit at MCG_ATCVH.B7;

sfr unsigned short   volatile MCG_ATCVL            absolute 0x4006400B;
    const register unsigned short int ATCVL0 = 0;
    sbit  ATCVL0_bit at MCG_ATCVL.B0;
    const register unsigned short int ATCVL1 = 1;
    sbit  ATCVL1_bit at MCG_ATCVL.B1;
    const register unsigned short int ATCVL2 = 2;
    sbit  ATCVL2_bit at MCG_ATCVL.B2;
    const register unsigned short int ATCVL3 = 3;
    sbit  ATCVL3_bit at MCG_ATCVL.B3;
    const register unsigned short int ATCVL4 = 4;
    sbit  ATCVL4_bit at MCG_ATCVL.B4;
    const register unsigned short int ATCVL5 = 5;
    sbit  ATCVL5_bit at MCG_ATCVL.B5;
    const register unsigned short int ATCVL6 = 6;
    sbit  ATCVL6_bit at MCG_ATCVL.B6;
    const register unsigned short int ATCVL7 = 7;
    sbit  ATCVL7_bit at MCG_ATCVL.B7;

sfr unsigned short   volatile MCG_C7               absolute 0x4006400C;
    const register unsigned short int OSCSEL0 = 0;
    sbit  OSCSEL0_bit at MCG_C7.B0;
    const register unsigned short int OSCSEL1 = 1;
    sbit  OSCSEL1_bit at MCG_C7.B1;

sfr unsigned short   volatile MCG_C8               absolute 0x4006400D;
    const register unsigned short int LOCS1 = 0;
    sbit  LOCS1_bit at MCG_C8.B0;
    const register unsigned short int CME1 = 5;
    sbit  CME1_bit at MCG_C8.B5;
    const register unsigned short int LOLRE = 6;
    sbit  LOLRE_bit at MCG_C8.B6;
    const register unsigned short int LOCRE1 = 7;
    sbit  LOCRE1_bit at MCG_C8.B7;

sfr unsigned short   volatile OSC_CR               absolute 0x40065000;
    sbit  SC16P_OSC_CR_bit at OSC_CR.B0;
    sbit  SC8P_OSC_CR_bit at OSC_CR.B1;
    sbit  SC4P_OSC_CR_bit at OSC_CR.B2;
    sbit  SC2P_OSC_CR_bit at OSC_CR.B3;
    const register unsigned short int EREFSTEN = 5;
    sbit  EREFSTEN_bit at OSC_CR.B5;
    const register unsigned short int ERCLKEN = 7;
    sbit  ERCLKEN_bit at OSC_CR.B7;

sfr unsigned short   volatile OSC_DIV              absolute 0x40065002;
    const register unsigned short int ERPS0 = 6;
    sbit  ERPS0_bit at OSC_DIV.B6;
    const register unsigned short int ERPS1 = 7;
    sbit  ERPS1_bit at OSC_DIV.B7;

sfr unsigned short   volatile I2C0_A1              absolute 0x40066000;
    const register unsigned short int AD0 = 1;
    sbit  AD0_bit at I2C0_A1.B1;
    const register unsigned short int AD1 = 2;
    sbit  AD1_bit at I2C0_A1.B2;
    const register unsigned short int AD2 = 3;
    sbit  AD2_bit at I2C0_A1.B3;
    const register unsigned short int AD3 = 4;
    sbit  AD3_bit at I2C0_A1.B4;
    const register unsigned short int AD4 = 5;
    sbit  AD4_bit at I2C0_A1.B5;
    const register unsigned short int AD5 = 6;
    sbit  AD5_bit at I2C0_A1.B6;
    const register unsigned short int AD6 = 7;
    sbit  AD6_bit at I2C0_A1.B7;

sfr unsigned short   volatile I2C0_F               absolute 0x40066001;
    const register unsigned short int ICR0 = 0;
    sbit  ICR0_bit at I2C0_F.B0;
    const register unsigned short int ICR1 = 1;
    sbit  ICR1_bit at I2C0_F.B1;
    const register unsigned short int ICR2 = 2;
    sbit  ICR2_bit at I2C0_F.B2;
    const register unsigned short int ICR3 = 3;
    sbit  ICR3_bit at I2C0_F.B3;
    const register unsigned short int ICR4 = 4;
    sbit  ICR4_bit at I2C0_F.B4;
    const register unsigned short int ICR5 = 5;
    sbit  ICR5_bit at I2C0_F.B5;
    sbit  MULT0_I2C0_F_bit at I2C0_F.B6;
    sbit  MULT1_I2C0_F_bit at I2C0_F.B7;

sfr unsigned short   volatile I2C0_C1              absolute 0x40066002;
    sbit  DMAEN_I2C0_C1_bit at I2C0_C1.B0;
    const register unsigned short int WUEN = 1;
    sbit  WUEN_bit at I2C0_C1.B1;
    const register unsigned short int RSTA = 2;
    sbit  RSTA_bit at I2C0_C1.B2;
    const register unsigned short int TXAK = 3;
    sbit  TXAK_bit at I2C0_C1.B3;
    const register unsigned short int TX = 4;
    sbit  TX_bit at I2C0_C1.B4;
    const register unsigned short int MST = 5;
    sbit  MST_bit at I2C0_C1.B5;
    const register unsigned short int IICIE = 6;
    sbit  IICIE_bit at I2C0_C1.B6;
    const register unsigned short int IICEN = 7;
    sbit  IICEN_bit at I2C0_C1.B7;

sfr unsigned short   volatile I2C0_S               absolute 0x40066003;
    const register unsigned short int RXAK = 0;
    sbit  RXAK_bit at I2C0_S.B0;
    const register unsigned short int IICIF = 1;
    sbit  IICIF_bit at I2C0_S.B1;
    sbit  SRW_I2C0_S_bit at I2C0_S.B2;
    const register unsigned short int RAM = 3;
    sbit  RAM_bit at I2C0_S.B3;
    const register unsigned short int ARBL = 4;
    sbit  ARBL_bit at I2C0_S.B4;
    const register unsigned short int BUSY = 5;
    sbit  BUSY_bit at I2C0_S.B5;
    const register unsigned short int IAAS = 6;
    sbit  IAAS_bit at I2C0_S.B6;
    sbit  TCF_I2C0_S_bit at I2C0_S.B7;

sfr unsigned short   volatile I2C0_D               absolute 0x40066004;
    sbit  DATA0_I2C0_D_bit at I2C0_D.B0;
    sbit  DATA1_I2C0_D_bit at I2C0_D.B1;
    sbit  DATA2_I2C0_D_bit at I2C0_D.B2;
    sbit  DATA3_I2C0_D_bit at I2C0_D.B3;
    sbit  DATA4_I2C0_D_bit at I2C0_D.B4;
    sbit  DATA5_I2C0_D_bit at I2C0_D.B5;
    sbit  DATA6_I2C0_D_bit at I2C0_D.B6;
    sbit  DATA7_I2C0_D_bit at I2C0_D.B7;

sfr unsigned short   volatile I2C0_C2              absolute 0x40066005;
    sbit  AD0_I2C0_C2_bit at I2C0_C2.B0;
    sbit  AD1_I2C0_C2_bit at I2C0_C2.B1;
    sbit  AD2_I2C0_C2_bit at I2C0_C2.B2;
    const register unsigned short int RMEN = 3;
    sbit  RMEN_bit at I2C0_C2.B3;
    const register unsigned short int SBRC = 4;
    sbit  SBRC_bit at I2C0_C2.B4;
    const register unsigned short int HDRS = 5;
    sbit  HDRS_bit at I2C0_C2.B5;
    const register unsigned short int ADEXT = 6;
    sbit  ADEXT_bit at I2C0_C2.B6;
    const register unsigned short int GCAEN = 7;
    sbit  GCAEN_bit at I2C0_C2.B7;

sfr unsigned short   volatile I2C0_FLT             absolute 0x40066006;
    const register unsigned short int FLT0 = 0;
    sbit  FLT0_bit at I2C0_FLT.B0;
    const register unsigned short int FLT1 = 1;
    sbit  FLT1_bit at I2C0_FLT.B1;
    const register unsigned short int FLT2 = 2;
    sbit  FLT2_bit at I2C0_FLT.B2;
    const register unsigned short int FLT3 = 3;
    sbit  FLT3_bit at I2C0_FLT.B3;
    const register unsigned short int STARTF = 4;
    sbit  STARTF_bit at I2C0_FLT.B4;
    const register unsigned short int SSIE = 5;
    sbit  SSIE_bit at I2C0_FLT.B5;
    const register unsigned short int STOPF = 6;
    sbit  STOPF_bit at I2C0_FLT.B6;
    const register unsigned short int SHEN = 7;
    sbit  SHEN_bit at I2C0_FLT.B7;

sfr unsigned short   volatile I2C0_RA              absolute 0x40066007;
    const register unsigned short int RAD0 = 1;
    sbit  RAD0_bit at I2C0_RA.B1;
    const register unsigned short int RAD1 = 2;
    sbit  RAD1_bit at I2C0_RA.B2;
    const register unsigned short int RAD2 = 3;
    sbit  RAD2_bit at I2C0_RA.B3;
    const register unsigned short int RAD3 = 4;
    sbit  RAD3_bit at I2C0_RA.B4;
    const register unsigned short int RAD4 = 5;
    sbit  RAD4_bit at I2C0_RA.B5;
    const register unsigned short int RAD5 = 6;
    sbit  RAD5_bit at I2C0_RA.B6;
    const register unsigned short int RAD6 = 7;
    sbit  RAD6_bit at I2C0_RA.B7;

sfr unsigned short   volatile I2C0_SMB             absolute 0x40066008;
    const register unsigned short int SHTF2IE = 0;
    sbit  SHTF2IE_bit at I2C0_SMB.B0;
    const register unsigned short int SHTF2 = 1;
    sbit  SHTF2_bit at I2C0_SMB.B1;
    const register unsigned short int SHTF1 = 2;
    sbit  SHTF1_bit at I2C0_SMB.B2;
    const register unsigned short int SLTF = 3;
    sbit  SLTF_bit at I2C0_SMB.B3;
    const register unsigned short int TCKSEL = 4;
    sbit  TCKSEL_bit at I2C0_SMB.B4;
    const register unsigned short int SIICAEN = 5;
    sbit  SIICAEN_bit at I2C0_SMB.B5;
    const register unsigned short int ALERTEN = 6;
    sbit  ALERTEN_bit at I2C0_SMB.B6;
    const register unsigned short int FACK = 7;
    sbit  FACK_bit at I2C0_SMB.B7;

sfr unsigned short   volatile I2C0_A2              absolute 0x40066009;
    const register unsigned short int SAD0 = 1;
    sbit  SAD0_bit at I2C0_A2.B1;
    const register unsigned short int SAD1 = 2;
    sbit  SAD1_bit at I2C0_A2.B2;
    const register unsigned short int SAD2 = 3;
    sbit  SAD2_bit at I2C0_A2.B3;
    const register unsigned short int SAD3 = 4;
    sbit  SAD3_bit at I2C0_A2.B4;
    const register unsigned short int SAD4 = 5;
    sbit  SAD4_bit at I2C0_A2.B5;
    const register unsigned short int SAD5 = 6;
    sbit  SAD5_bit at I2C0_A2.B6;
    const register unsigned short int SAD6 = 7;
    sbit  SAD6_bit at I2C0_A2.B7;

sfr unsigned short   volatile I2C0_SLTH            absolute 0x4006600A;
    const register unsigned short int SSLT0 = 0;
    sbit  SSLT0_bit at I2C0_SLTH.B0;
    const register unsigned short int SSLT1 = 1;
    sbit  SSLT1_bit at I2C0_SLTH.B1;
    const register unsigned short int SSLT2 = 2;
    sbit  SSLT2_bit at I2C0_SLTH.B2;
    const register unsigned short int SSLT3 = 3;
    sbit  SSLT3_bit at I2C0_SLTH.B3;
    const register unsigned short int SSLT4 = 4;
    sbit  SSLT4_bit at I2C0_SLTH.B4;
    const register unsigned short int SSLT5 = 5;
    sbit  SSLT5_bit at I2C0_SLTH.B5;
    const register unsigned short int SSLT6 = 6;
    sbit  SSLT6_bit at I2C0_SLTH.B6;
    const register unsigned short int SSLT7 = 7;
    sbit  SSLT7_bit at I2C0_SLTH.B7;

sfr unsigned short   volatile I2C0_SLTL            absolute 0x4006600B;
    sbit  SSLT0_I2C0_SLTL_bit at I2C0_SLTL.B0;
    sbit  SSLT1_I2C0_SLTL_bit at I2C0_SLTL.B1;
    sbit  SSLT2_I2C0_SLTL_bit at I2C0_SLTL.B2;
    sbit  SSLT3_I2C0_SLTL_bit at I2C0_SLTL.B3;
    sbit  SSLT4_I2C0_SLTL_bit at I2C0_SLTL.B4;
    sbit  SSLT5_I2C0_SLTL_bit at I2C0_SLTL.B5;
    sbit  SSLT6_I2C0_SLTL_bit at I2C0_SLTL.B6;
    sbit  SSLT7_I2C0_SLTL_bit at I2C0_SLTL.B7;

sfr unsigned short   volatile I2C0_S2              absolute 0x4006600C;
    const register unsigned short int EMPTY_ = 0;
    sbit  EMPTY_bit at I2C0_S2.B0;
    const register unsigned short int ERROR_ = 1;
    sbit  ERROR_bit at I2C0_S2.B1;

sfr unsigned short   volatile I2C1_A1              absolute 0x40067000;
    sbit  AD0_I2C1_A1_bit at I2C1_A1.B1;
    sbit  AD1_I2C1_A1_bit at I2C1_A1.B2;
    sbit  AD2_I2C1_A1_bit at I2C1_A1.B3;
    sbit  AD3_I2C1_A1_bit at I2C1_A1.B4;
    sbit  AD4_I2C1_A1_bit at I2C1_A1.B5;
    sbit  AD5_I2C1_A1_bit at I2C1_A1.B6;
    sbit  AD6_I2C1_A1_bit at I2C1_A1.B7;

sfr unsigned short   volatile I2C1_F               absolute 0x40067001;
    sbit  ICR0_I2C1_F_bit at I2C1_F.B0;
    sbit  ICR1_I2C1_F_bit at I2C1_F.B1;
    sbit  ICR2_I2C1_F_bit at I2C1_F.B2;
    sbit  ICR3_I2C1_F_bit at I2C1_F.B3;
    sbit  ICR4_I2C1_F_bit at I2C1_F.B4;
    sbit  ICR5_I2C1_F_bit at I2C1_F.B5;
    sbit  MULT0_I2C1_F_bit at I2C1_F.B6;
    sbit  MULT1_I2C1_F_bit at I2C1_F.B7;

sfr unsigned short   volatile I2C1_C1              absolute 0x40067002;
    sbit  DMAEN_I2C1_C1_bit at I2C1_C1.B0;
    sbit  WUEN_I2C1_C1_bit at I2C1_C1.B1;
    sbit  RSTA_I2C1_C1_bit at I2C1_C1.B2;
    sbit  TXAK_I2C1_C1_bit at I2C1_C1.B3;
    sbit  TX_I2C1_C1_bit at I2C1_C1.B4;
    sbit  MST_I2C1_C1_bit at I2C1_C1.B5;
    sbit  IICIE_I2C1_C1_bit at I2C1_C1.B6;
    sbit  IICEN_I2C1_C1_bit at I2C1_C1.B7;

sfr unsigned short   volatile I2C1_S               absolute 0x40067003;
    sbit  RXAK_I2C1_S_bit at I2C1_S.B0;
    sbit  IICIF_I2C1_S_bit at I2C1_S.B1;
    sbit  SRW_I2C1_S_bit at I2C1_S.B2;
    sbit  RAM_I2C1_S_bit at I2C1_S.B3;
    sbit  ARBL_I2C1_S_bit at I2C1_S.B4;
    sbit  BUSY_I2C1_S_bit at I2C1_S.B5;
    sbit  IAAS_I2C1_S_bit at I2C1_S.B6;
    sbit  TCF_I2C1_S_bit at I2C1_S.B7;

sfr unsigned short   volatile I2C1_D               absolute 0x40067004;
    sbit  DATA0_I2C1_D_bit at I2C1_D.B0;
    sbit  DATA1_I2C1_D_bit at I2C1_D.B1;
    sbit  DATA2_I2C1_D_bit at I2C1_D.B2;
    sbit  DATA3_I2C1_D_bit at I2C1_D.B3;
    sbit  DATA4_I2C1_D_bit at I2C1_D.B4;
    sbit  DATA5_I2C1_D_bit at I2C1_D.B5;
    sbit  DATA6_I2C1_D_bit at I2C1_D.B6;
    sbit  DATA7_I2C1_D_bit at I2C1_D.B7;

sfr unsigned short   volatile I2C1_C2              absolute 0x40067005;
    sbit  AD0_I2C1_C2_bit at I2C1_C2.B0;
    sbit  AD1_I2C1_C2_bit at I2C1_C2.B1;
    sbit  AD2_I2C1_C2_bit at I2C1_C2.B2;
    sbit  RMEN_I2C1_C2_bit at I2C1_C2.B3;
    sbit  SBRC_I2C1_C2_bit at I2C1_C2.B4;
    sbit  HDRS_I2C1_C2_bit at I2C1_C2.B5;
    sbit  ADEXT_I2C1_C2_bit at I2C1_C2.B6;
    sbit  GCAEN_I2C1_C2_bit at I2C1_C2.B7;

sfr unsigned short   volatile I2C1_FLT             absolute 0x40067006;
    sbit  FLT0_I2C1_FLT_bit at I2C1_FLT.B0;
    sbit  FLT1_I2C1_FLT_bit at I2C1_FLT.B1;
    sbit  FLT2_I2C1_FLT_bit at I2C1_FLT.B2;
    sbit  FLT3_I2C1_FLT_bit at I2C1_FLT.B3;
    sbit  STARTF_I2C1_FLT_bit at I2C1_FLT.B4;
    sbit  SSIE_I2C1_FLT_bit at I2C1_FLT.B5;
    sbit  STOPF_I2C1_FLT_bit at I2C1_FLT.B6;
    sbit  SHEN_I2C1_FLT_bit at I2C1_FLT.B7;

sfr unsigned short   volatile I2C1_RA              absolute 0x40067007;
    sbit  RAD0_I2C1_RA_bit at I2C1_RA.B1;
    sbit  RAD1_I2C1_RA_bit at I2C1_RA.B2;
    sbit  RAD2_I2C1_RA_bit at I2C1_RA.B3;
    sbit  RAD3_I2C1_RA_bit at I2C1_RA.B4;
    sbit  RAD4_I2C1_RA_bit at I2C1_RA.B5;
    sbit  RAD5_I2C1_RA_bit at I2C1_RA.B6;
    sbit  RAD6_I2C1_RA_bit at I2C1_RA.B7;

sfr unsigned short   volatile I2C1_SMB             absolute 0x40067008;
    sbit  SHTF2IE_I2C1_SMB_bit at I2C1_SMB.B0;
    sbit  SHTF2_I2C1_SMB_bit at I2C1_SMB.B1;
    sbit  SHTF1_I2C1_SMB_bit at I2C1_SMB.B2;
    sbit  SLTF_I2C1_SMB_bit at I2C1_SMB.B3;
    sbit  TCKSEL_I2C1_SMB_bit at I2C1_SMB.B4;
    sbit  SIICAEN_I2C1_SMB_bit at I2C1_SMB.B5;
    sbit  ALERTEN_I2C1_SMB_bit at I2C1_SMB.B6;
    sbit  FACK_I2C1_SMB_bit at I2C1_SMB.B7;

sfr unsigned short   volatile I2C1_A2              absolute 0x40067009;
    sbit  SAD0_I2C1_A2_bit at I2C1_A2.B1;
    sbit  SAD1_I2C1_A2_bit at I2C1_A2.B2;
    sbit  SAD2_I2C1_A2_bit at I2C1_A2.B3;
    sbit  SAD3_I2C1_A2_bit at I2C1_A2.B4;
    sbit  SAD4_I2C1_A2_bit at I2C1_A2.B5;
    sbit  SAD5_I2C1_A2_bit at I2C1_A2.B6;
    sbit  SAD6_I2C1_A2_bit at I2C1_A2.B7;

sfr unsigned short   volatile I2C1_SLTH            absolute 0x4006700A;
    sbit  SSLT0_I2C1_SLTH_bit at I2C1_SLTH.B0;
    sbit  SSLT1_I2C1_SLTH_bit at I2C1_SLTH.B1;
    sbit  SSLT2_I2C1_SLTH_bit at I2C1_SLTH.B2;
    sbit  SSLT3_I2C1_SLTH_bit at I2C1_SLTH.B3;
    sbit  SSLT4_I2C1_SLTH_bit at I2C1_SLTH.B4;
    sbit  SSLT5_I2C1_SLTH_bit at I2C1_SLTH.B5;
    sbit  SSLT6_I2C1_SLTH_bit at I2C1_SLTH.B6;
    sbit  SSLT7_I2C1_SLTH_bit at I2C1_SLTH.B7;

sfr unsigned short   volatile I2C1_SLTL            absolute 0x4006700B;
    sbit  SSLT0_I2C1_SLTL_bit at I2C1_SLTL.B0;
    sbit  SSLT1_I2C1_SLTL_bit at I2C1_SLTL.B1;
    sbit  SSLT2_I2C1_SLTL_bit at I2C1_SLTL.B2;
    sbit  SSLT3_I2C1_SLTL_bit at I2C1_SLTL.B3;
    sbit  SSLT4_I2C1_SLTL_bit at I2C1_SLTL.B4;
    sbit  SSLT5_I2C1_SLTL_bit at I2C1_SLTL.B5;
    sbit  SSLT6_I2C1_SLTL_bit at I2C1_SLTL.B6;
    sbit  SSLT7_I2C1_SLTL_bit at I2C1_SLTL.B7;

sfr unsigned short   volatile I2C1_S2              absolute 0x4006700C;
    sbit  EMPTY_I2C1_S2_bit at I2C1_S2.B0;
    sbit  ERROR_I2C1_S2_bit at I2C1_S2.B1;

sfr unsigned short   volatile I2C2_A1              absolute 0x400E6000;
    sbit  AD0_I2C2_A1_bit at I2C2_A1.B1;
    sbit  AD1_I2C2_A1_bit at I2C2_A1.B2;
    sbit  AD2_I2C2_A1_bit at I2C2_A1.B3;
    sbit  AD3_I2C2_A1_bit at I2C2_A1.B4;
    sbit  AD4_I2C2_A1_bit at I2C2_A1.B5;
    sbit  AD5_I2C2_A1_bit at I2C2_A1.B6;
    sbit  AD6_I2C2_A1_bit at I2C2_A1.B7;

sfr unsigned short   volatile I2C2_F               absolute 0x400E6001;
    sbit  ICR0_I2C2_F_bit at I2C2_F.B0;
    sbit  ICR1_I2C2_F_bit at I2C2_F.B1;
    sbit  ICR2_I2C2_F_bit at I2C2_F.B2;
    sbit  ICR3_I2C2_F_bit at I2C2_F.B3;
    sbit  ICR4_I2C2_F_bit at I2C2_F.B4;
    sbit  ICR5_I2C2_F_bit at I2C2_F.B5;
    sbit  MULT0_I2C2_F_bit at I2C2_F.B6;
    sbit  MULT1_I2C2_F_bit at I2C2_F.B7;

sfr unsigned short   volatile I2C2_C1              absolute 0x400E6002;
    sbit  DMAEN_I2C2_C1_bit at I2C2_C1.B0;
    sbit  WUEN_I2C2_C1_bit at I2C2_C1.B1;
    sbit  RSTA_I2C2_C1_bit at I2C2_C1.B2;
    sbit  TXAK_I2C2_C1_bit at I2C2_C1.B3;
    sbit  TX_I2C2_C1_bit at I2C2_C1.B4;
    sbit  MST_I2C2_C1_bit at I2C2_C1.B5;
    sbit  IICIE_I2C2_C1_bit at I2C2_C1.B6;
    sbit  IICEN_I2C2_C1_bit at I2C2_C1.B7;

sfr unsigned short   volatile I2C2_S               absolute 0x400E6003;
    sbit  RXAK_I2C2_S_bit at I2C2_S.B0;
    sbit  IICIF_I2C2_S_bit at I2C2_S.B1;
    sbit  SRW_I2C2_S_bit at I2C2_S.B2;
    sbit  RAM_I2C2_S_bit at I2C2_S.B3;
    sbit  ARBL_I2C2_S_bit at I2C2_S.B4;
    sbit  BUSY_I2C2_S_bit at I2C2_S.B5;
    sbit  IAAS_I2C2_S_bit at I2C2_S.B6;
    sbit  TCF_I2C2_S_bit at I2C2_S.B7;

sfr unsigned short   volatile I2C2_D               absolute 0x400E6004;
    sbit  DATA0_I2C2_D_bit at I2C2_D.B0;
    sbit  DATA1_I2C2_D_bit at I2C2_D.B1;
    sbit  DATA2_I2C2_D_bit at I2C2_D.B2;
    sbit  DATA3_I2C2_D_bit at I2C2_D.B3;
    sbit  DATA4_I2C2_D_bit at I2C2_D.B4;
    sbit  DATA5_I2C2_D_bit at I2C2_D.B5;
    sbit  DATA6_I2C2_D_bit at I2C2_D.B6;
    sbit  DATA7_I2C2_D_bit at I2C2_D.B7;

sfr unsigned short   volatile I2C2_C2              absolute 0x400E6005;
    sbit  AD0_I2C2_C2_bit at I2C2_C2.B0;
    sbit  AD1_I2C2_C2_bit at I2C2_C2.B1;
    sbit  AD2_I2C2_C2_bit at I2C2_C2.B2;
    sbit  RMEN_I2C2_C2_bit at I2C2_C2.B3;
    sbit  SBRC_I2C2_C2_bit at I2C2_C2.B4;
    sbit  HDRS_I2C2_C2_bit at I2C2_C2.B5;
    sbit  ADEXT_I2C2_C2_bit at I2C2_C2.B6;
    sbit  GCAEN_I2C2_C2_bit at I2C2_C2.B7;

sfr unsigned short   volatile I2C2_FLT             absolute 0x400E6006;
    sbit  FLT0_I2C2_FLT_bit at I2C2_FLT.B0;
    sbit  FLT1_I2C2_FLT_bit at I2C2_FLT.B1;
    sbit  FLT2_I2C2_FLT_bit at I2C2_FLT.B2;
    sbit  FLT3_I2C2_FLT_bit at I2C2_FLT.B3;
    sbit  STARTF_I2C2_FLT_bit at I2C2_FLT.B4;
    sbit  SSIE_I2C2_FLT_bit at I2C2_FLT.B5;
    sbit  STOPF_I2C2_FLT_bit at I2C2_FLT.B6;
    sbit  SHEN_I2C2_FLT_bit at I2C2_FLT.B7;

sfr unsigned short   volatile I2C2_RA              absolute 0x400E6007;
    sbit  RAD0_I2C2_RA_bit at I2C2_RA.B1;
    sbit  RAD1_I2C2_RA_bit at I2C2_RA.B2;
    sbit  RAD2_I2C2_RA_bit at I2C2_RA.B3;
    sbit  RAD3_I2C2_RA_bit at I2C2_RA.B4;
    sbit  RAD4_I2C2_RA_bit at I2C2_RA.B5;
    sbit  RAD5_I2C2_RA_bit at I2C2_RA.B6;
    sbit  RAD6_I2C2_RA_bit at I2C2_RA.B7;

sfr unsigned short   volatile I2C2_SMB             absolute 0x400E6008;
    sbit  SHTF2IE_I2C2_SMB_bit at I2C2_SMB.B0;
    sbit  SHTF2_I2C2_SMB_bit at I2C2_SMB.B1;
    sbit  SHTF1_I2C2_SMB_bit at I2C2_SMB.B2;
    sbit  SLTF_I2C2_SMB_bit at I2C2_SMB.B3;
    sbit  TCKSEL_I2C2_SMB_bit at I2C2_SMB.B4;
    sbit  SIICAEN_I2C2_SMB_bit at I2C2_SMB.B5;
    sbit  ALERTEN_I2C2_SMB_bit at I2C2_SMB.B6;
    sbit  FACK_I2C2_SMB_bit at I2C2_SMB.B7;

sfr unsigned short   volatile I2C2_A2              absolute 0x400E6009;
    sbit  SAD0_I2C2_A2_bit at I2C2_A2.B1;
    sbit  SAD1_I2C2_A2_bit at I2C2_A2.B2;
    sbit  SAD2_I2C2_A2_bit at I2C2_A2.B3;
    sbit  SAD3_I2C2_A2_bit at I2C2_A2.B4;
    sbit  SAD4_I2C2_A2_bit at I2C2_A2.B5;
    sbit  SAD5_I2C2_A2_bit at I2C2_A2.B6;
    sbit  SAD6_I2C2_A2_bit at I2C2_A2.B7;

sfr unsigned short   volatile I2C2_SLTH            absolute 0x400E600A;
    sbit  SSLT0_I2C2_SLTH_bit at I2C2_SLTH.B0;
    sbit  SSLT1_I2C2_SLTH_bit at I2C2_SLTH.B1;
    sbit  SSLT2_I2C2_SLTH_bit at I2C2_SLTH.B2;
    sbit  SSLT3_I2C2_SLTH_bit at I2C2_SLTH.B3;
    sbit  SSLT4_I2C2_SLTH_bit at I2C2_SLTH.B4;
    sbit  SSLT5_I2C2_SLTH_bit at I2C2_SLTH.B5;
    sbit  SSLT6_I2C2_SLTH_bit at I2C2_SLTH.B6;
    sbit  SSLT7_I2C2_SLTH_bit at I2C2_SLTH.B7;

sfr unsigned short   volatile I2C2_SLTL            absolute 0x400E600B;
    sbit  SSLT0_I2C2_SLTL_bit at I2C2_SLTL.B0;
    sbit  SSLT1_I2C2_SLTL_bit at I2C2_SLTL.B1;
    sbit  SSLT2_I2C2_SLTL_bit at I2C2_SLTL.B2;
    sbit  SSLT3_I2C2_SLTL_bit at I2C2_SLTL.B3;
    sbit  SSLT4_I2C2_SLTL_bit at I2C2_SLTL.B4;
    sbit  SSLT5_I2C2_SLTL_bit at I2C2_SLTL.B5;
    sbit  SSLT6_I2C2_SLTL_bit at I2C2_SLTL.B6;
    sbit  SSLT7_I2C2_SLTL_bit at I2C2_SLTL.B7;

sfr unsigned short   volatile I2C2_S2              absolute 0x400E600C;
    sbit  EMPTY_I2C2_S2_bit at I2C2_S2.B0;
    sbit  ERROR_I2C2_S2_bit at I2C2_S2.B1;

sfr unsigned short   volatile I2C3_A1              absolute 0x400E7000;
    sbit  AD0_I2C3_A1_bit at I2C3_A1.B1;
    sbit  AD1_I2C3_A1_bit at I2C3_A1.B2;
    sbit  AD2_I2C3_A1_bit at I2C3_A1.B3;
    sbit  AD3_I2C3_A1_bit at I2C3_A1.B4;
    sbit  AD4_I2C3_A1_bit at I2C3_A1.B5;
    sbit  AD5_I2C3_A1_bit at I2C3_A1.B6;
    sbit  AD6_I2C3_A1_bit at I2C3_A1.B7;

sfr unsigned short   volatile I2C3_F               absolute 0x400E7001;
    sbit  ICR0_I2C3_F_bit at I2C3_F.B0;
    sbit  ICR1_I2C3_F_bit at I2C3_F.B1;
    sbit  ICR2_I2C3_F_bit at I2C3_F.B2;
    sbit  ICR3_I2C3_F_bit at I2C3_F.B3;
    sbit  ICR4_I2C3_F_bit at I2C3_F.B4;
    sbit  ICR5_I2C3_F_bit at I2C3_F.B5;
    sbit  MULT0_I2C3_F_bit at I2C3_F.B6;
    sbit  MULT1_I2C3_F_bit at I2C3_F.B7;

sfr unsigned short   volatile I2C3_C1              absolute 0x400E7002;
    sbit  DMAEN_I2C3_C1_bit at I2C3_C1.B0;
    sbit  WUEN_I2C3_C1_bit at I2C3_C1.B1;
    sbit  RSTA_I2C3_C1_bit at I2C3_C1.B2;
    sbit  TXAK_I2C3_C1_bit at I2C3_C1.B3;
    sbit  TX_I2C3_C1_bit at I2C3_C1.B4;
    sbit  MST_I2C3_C1_bit at I2C3_C1.B5;
    sbit  IICIE_I2C3_C1_bit at I2C3_C1.B6;
    sbit  IICEN_I2C3_C1_bit at I2C3_C1.B7;

sfr unsigned short   volatile I2C3_S               absolute 0x400E7003;
    sbit  RXAK_I2C3_S_bit at I2C3_S.B0;
    sbit  IICIF_I2C3_S_bit at I2C3_S.B1;
    sbit  SRW_I2C3_S_bit at I2C3_S.B2;
    sbit  RAM_I2C3_S_bit at I2C3_S.B3;
    sbit  ARBL_I2C3_S_bit at I2C3_S.B4;
    sbit  BUSY_I2C3_S_bit at I2C3_S.B5;
    sbit  IAAS_I2C3_S_bit at I2C3_S.B6;
    sbit  TCF_I2C3_S_bit at I2C3_S.B7;

sfr unsigned short   volatile I2C3_D               absolute 0x400E7004;
    sbit  DATA0_I2C3_D_bit at I2C3_D.B0;
    sbit  DATA1_I2C3_D_bit at I2C3_D.B1;
    sbit  DATA2_I2C3_D_bit at I2C3_D.B2;
    sbit  DATA3_I2C3_D_bit at I2C3_D.B3;
    sbit  DATA4_I2C3_D_bit at I2C3_D.B4;
    sbit  DATA5_I2C3_D_bit at I2C3_D.B5;
    sbit  DATA6_I2C3_D_bit at I2C3_D.B6;
    sbit  DATA7_I2C3_D_bit at I2C3_D.B7;

sfr unsigned short   volatile I2C3_C2              absolute 0x400E7005;
    sbit  AD0_I2C3_C2_bit at I2C3_C2.B0;
    sbit  AD1_I2C3_C2_bit at I2C3_C2.B1;
    sbit  AD2_I2C3_C2_bit at I2C3_C2.B2;
    sbit  RMEN_I2C3_C2_bit at I2C3_C2.B3;
    sbit  SBRC_I2C3_C2_bit at I2C3_C2.B4;
    sbit  HDRS_I2C3_C2_bit at I2C3_C2.B5;
    sbit  ADEXT_I2C3_C2_bit at I2C3_C2.B6;
    sbit  GCAEN_I2C3_C2_bit at I2C3_C2.B7;

sfr unsigned short   volatile I2C3_FLT             absolute 0x400E7006;
    sbit  FLT0_I2C3_FLT_bit at I2C3_FLT.B0;
    sbit  FLT1_I2C3_FLT_bit at I2C3_FLT.B1;
    sbit  FLT2_I2C3_FLT_bit at I2C3_FLT.B2;
    sbit  FLT3_I2C3_FLT_bit at I2C3_FLT.B3;
    sbit  STARTF_I2C3_FLT_bit at I2C3_FLT.B4;
    sbit  SSIE_I2C3_FLT_bit at I2C3_FLT.B5;
    sbit  STOPF_I2C3_FLT_bit at I2C3_FLT.B6;
    sbit  SHEN_I2C3_FLT_bit at I2C3_FLT.B7;

sfr unsigned short   volatile I2C3_RA              absolute 0x400E7007;
    sbit  RAD0_I2C3_RA_bit at I2C3_RA.B1;
    sbit  RAD1_I2C3_RA_bit at I2C3_RA.B2;
    sbit  RAD2_I2C3_RA_bit at I2C3_RA.B3;
    sbit  RAD3_I2C3_RA_bit at I2C3_RA.B4;
    sbit  RAD4_I2C3_RA_bit at I2C3_RA.B5;
    sbit  RAD5_I2C3_RA_bit at I2C3_RA.B6;
    sbit  RAD6_I2C3_RA_bit at I2C3_RA.B7;

sfr unsigned short   volatile I2C3_SMB             absolute 0x400E7008;
    sbit  SHTF2IE_I2C3_SMB_bit at I2C3_SMB.B0;
    sbit  SHTF2_I2C3_SMB_bit at I2C3_SMB.B1;
    sbit  SHTF1_I2C3_SMB_bit at I2C3_SMB.B2;
    sbit  SLTF_I2C3_SMB_bit at I2C3_SMB.B3;
    sbit  TCKSEL_I2C3_SMB_bit at I2C3_SMB.B4;
    sbit  SIICAEN_I2C3_SMB_bit at I2C3_SMB.B5;
    sbit  ALERTEN_I2C3_SMB_bit at I2C3_SMB.B6;
    sbit  FACK_I2C3_SMB_bit at I2C3_SMB.B7;

sfr unsigned short   volatile I2C3_A2              absolute 0x400E7009;
    sbit  SAD0_I2C3_A2_bit at I2C3_A2.B1;
    sbit  SAD1_I2C3_A2_bit at I2C3_A2.B2;
    sbit  SAD2_I2C3_A2_bit at I2C3_A2.B3;
    sbit  SAD3_I2C3_A2_bit at I2C3_A2.B4;
    sbit  SAD4_I2C3_A2_bit at I2C3_A2.B5;
    sbit  SAD5_I2C3_A2_bit at I2C3_A2.B6;
    sbit  SAD6_I2C3_A2_bit at I2C3_A2.B7;

sfr unsigned short   volatile I2C3_SLTH            absolute 0x400E700A;
    sbit  SSLT0_I2C3_SLTH_bit at I2C3_SLTH.B0;
    sbit  SSLT1_I2C3_SLTH_bit at I2C3_SLTH.B1;
    sbit  SSLT2_I2C3_SLTH_bit at I2C3_SLTH.B2;
    sbit  SSLT3_I2C3_SLTH_bit at I2C3_SLTH.B3;
    sbit  SSLT4_I2C3_SLTH_bit at I2C3_SLTH.B4;
    sbit  SSLT5_I2C3_SLTH_bit at I2C3_SLTH.B5;
    sbit  SSLT6_I2C3_SLTH_bit at I2C3_SLTH.B6;
    sbit  SSLT7_I2C3_SLTH_bit at I2C3_SLTH.B7;

sfr unsigned short   volatile I2C3_SLTL            absolute 0x400E700B;
    sbit  SSLT0_I2C3_SLTL_bit at I2C3_SLTL.B0;
    sbit  SSLT1_I2C3_SLTL_bit at I2C3_SLTL.B1;
    sbit  SSLT2_I2C3_SLTL_bit at I2C3_SLTL.B2;
    sbit  SSLT3_I2C3_SLTL_bit at I2C3_SLTL.B3;
    sbit  SSLT4_I2C3_SLTL_bit at I2C3_SLTL.B4;
    sbit  SSLT5_I2C3_SLTL_bit at I2C3_SLTL.B5;
    sbit  SSLT6_I2C3_SLTL_bit at I2C3_SLTL.B6;
    sbit  SSLT7_I2C3_SLTL_bit at I2C3_SLTL.B7;

sfr unsigned short   volatile I2C3_S2              absolute 0x400E700C;
    sbit  EMPTY_I2C3_S2_bit at I2C3_S2.B0;
    sbit  ERROR_I2C3_S2_bit at I2C3_S2.B1;

sfr unsigned short   volatile USB0_PERID           absolute 0x40072000;
    const register unsigned short int ID0 = 0;
    sbit  ID0_bit at USB0_PERID.B0;
    const register unsigned short int ID1 = 1;
    sbit  ID1_bit at USB0_PERID.B1;
    const register unsigned short int ID2 = 2;
    sbit  ID2_bit at USB0_PERID.B2;
    const register unsigned short int ID3 = 3;
    sbit  ID3_bit at USB0_PERID.B3;
    const register unsigned short int ID4 = 4;
    sbit  ID4_bit at USB0_PERID.B4;
    const register unsigned short int ID5 = 5;
    sbit  ID5_bit at USB0_PERID.B5;

sfr unsigned short   volatile USB0_IDCOMP          absolute 0x40072004;
    const register unsigned short int NID0 = 0;
    sbit  NID0_bit at USB0_IDCOMP.B0;
    const register unsigned short int NID1 = 1;
    sbit  NID1_bit at USB0_IDCOMP.B1;
    const register unsigned short int NID2 = 2;
    sbit  NID2_bit at USB0_IDCOMP.B2;
    const register unsigned short int NID3 = 3;
    sbit  NID3_bit at USB0_IDCOMP.B3;
    const register unsigned short int NID4 = 4;
    sbit  NID4_bit at USB0_IDCOMP.B4;
    const register unsigned short int NID5 = 5;
    sbit  NID5_bit at USB0_IDCOMP.B5;

sfr unsigned short   volatile USB0_REV             absolute 0x40072008;
    const register unsigned short int REV0 = 0;
    sbit  REV0_bit at USB0_REV.B0;
    const register unsigned short int REV1 = 1;
    sbit  REV1_bit at USB0_REV.B1;
    const register unsigned short int REV2 = 2;
    sbit  REV2_bit at USB0_REV.B2;
    const register unsigned short int REV3 = 3;
    sbit  REV3_bit at USB0_REV.B3;
    const register unsigned short int REV4 = 4;
    sbit  REV4_bit at USB0_REV.B4;
    const register unsigned short int REV5 = 5;
    sbit  REV5_bit at USB0_REV.B5;
    const register unsigned short int REV6 = 6;
    sbit  REV6_bit at USB0_REV.B6;
    const register unsigned short int REV7 = 7;
    sbit  REV7_bit at USB0_REV.B7;

sfr unsigned short   volatile USB0_ADDINFO         absolute 0x4007200C;
    const register unsigned short int IEHOST = 0;
    sbit  IEHOST_bit at USB0_ADDINFO.B0;

sfr unsigned short   volatile USB0_OTGISTAT        absolute 0x40072010;
    const register unsigned short int AVBUSCHG = 0;
    sbit  AVBUSCHG_bit at USB0_OTGISTAT.B0;
    const register unsigned short int B_SESS_CHG = 2;
    sbit  B_SESS_CHG_bit at USB0_OTGISTAT.B2;
    const register unsigned short int SESSVLDCHG = 3;
    sbit  SESSVLDCHG_bit at USB0_OTGISTAT.B3;
    const register unsigned short int LINE_STATE_CHG = 5;
    sbit  LINE_STATE_CHG_bit at USB0_OTGISTAT.B5;
    const register unsigned short int ONEMSEC = 6;
    sbit  ONEMSEC_bit at USB0_OTGISTAT.B6;
    const register unsigned short int IDCHG = 7;
    sbit  IDCHG_bit at USB0_OTGISTAT.B7;

sfr unsigned short   volatile USB0_OTGICR          absolute 0x40072014;
    const register unsigned short int AVBUSEN = 0;
    sbit  AVBUSEN_bit at USB0_OTGICR.B0;
    const register unsigned short int BSESSEN = 2;
    sbit  BSESSEN_bit at USB0_OTGICR.B2;
    const register unsigned short int SESSVLDEN = 3;
    sbit  SESSVLDEN_bit at USB0_OTGICR.B3;
    const register unsigned short int LINESTATEEN = 5;
    sbit  LINESTATEEN_bit at USB0_OTGICR.B5;
    const register unsigned short int ONEMSECEN = 6;
    sbit  ONEMSECEN_bit at USB0_OTGICR.B6;
    const register unsigned short int IDEN = 7;
    sbit  IDEN_bit at USB0_OTGICR.B7;

sfr unsigned short   volatile USB0_OTGSTAT         absolute 0x40072018;
    const register unsigned short int AVBUSVLD = 0;
    sbit  AVBUSVLD_bit at USB0_OTGSTAT.B0;
    const register unsigned short int BSESSEND = 2;
    sbit  BSESSEND_bit at USB0_OTGSTAT.B2;
    const register unsigned short int SESS_VLD = 3;
    sbit  SESS_VLD_bit at USB0_OTGSTAT.B3;
    const register unsigned short int LINESTATESTABLE = 5;
    sbit  LINESTATESTABLE_bit at USB0_OTGSTAT.B5;
    sbit  ONEMSECEN_USB0_OTGSTAT_bit at USB0_OTGSTAT.B6;
    const register unsigned short int ID = 7;
    sbit  ID_bit at USB0_OTGSTAT.B7;

sfr unsigned short   volatile USB0_OTGCTL          absolute 0x4007201C;
    const register unsigned short int OTGEN = 2;
    sbit  OTGEN_bit at USB0_OTGCTL.B2;
    const register unsigned short int DMLOW = 4;
    sbit  DMLOW_bit at USB0_OTGCTL.B4;
    const register unsigned short int DPLOW = 5;
    sbit  DPLOW_bit at USB0_OTGCTL.B5;
    const register unsigned short int DPHIGH = 7;
    sbit  DPHIGH_bit at USB0_OTGCTL.B7;

sfr unsigned short   volatile USB0_ISTAT           absolute 0x40072080;
    const register unsigned short int USBRST = 0;
    sbit  USBRST_bit at USB0_ISTAT.B0;
    sbit  ERROR_USB0_ISTAT_bit at USB0_ISTAT.B1;
    const register unsigned short int SOFTOK = 2;
    sbit  SOFTOK_bit at USB0_ISTAT.B2;
    const register unsigned short int TOKDNE = 3;
    sbit  TOKDNE_bit at USB0_ISTAT.B3;
    const register unsigned short int SLEEP = 4;
    sbit  SLEEP_bit at USB0_ISTAT.B4;
    const register unsigned short int RESUME_ = 5;
    sbit  RESUME_bit at USB0_ISTAT.B5;
    const register unsigned short int ATTACH = 6;
    sbit  ATTACH_bit at USB0_ISTAT.B6;
    const register unsigned short int STALL = 7;
    sbit  STALL_bit at USB0_ISTAT.B7;

sfr unsigned short   volatile USB0_INTEN           absolute 0x40072084;
    const register unsigned short int USBRSTEN = 0;
    sbit  USBRSTEN_bit at USB0_INTEN.B0;
    const register unsigned short int ERROREN = 1;
    sbit  ERROREN_bit at USB0_INTEN.B1;
    const register unsigned short int SOFTOKEN = 2;
    sbit  SOFTOKEN_bit at USB0_INTEN.B2;
    const register unsigned short int TOKDNEEN = 3;
    sbit  TOKDNEEN_bit at USB0_INTEN.B3;
    const register unsigned short int SLEEPEN = 4;
    sbit  SLEEPEN_bit at USB0_INTEN.B4;
    const register unsigned short int RESUMEEN = 5;
    sbit  RESUMEEN_bit at USB0_INTEN.B5;
    const register unsigned short int ATTACHEN = 6;
    sbit  ATTACHEN_bit at USB0_INTEN.B6;
    const register unsigned short int STALLEN = 7;
    sbit  STALLEN_bit at USB0_INTEN.B7;

sfr unsigned short   volatile USB0_ERRSTAT         absolute 0x40072088;
    const register unsigned short int PIDERR = 0;
    sbit  PIDERR_bit at USB0_ERRSTAT.B0;
    const register unsigned short int CRC5EOF = 1;
    sbit  CRC5EOF_bit at USB0_ERRSTAT.B1;
    const register unsigned short int CRC16 = 2;
    sbit  CRC16_bit at USB0_ERRSTAT.B2;
    const register unsigned short int DFN8 = 3;
    sbit  DFN8_bit at USB0_ERRSTAT.B3;
    const register unsigned short int BTOERR = 4;
    sbit  BTOERR_bit at USB0_ERRSTAT.B4;
    const register unsigned short int DMAERR = 5;
    sbit  DMAERR_bit at USB0_ERRSTAT.B5;
    const register unsigned short int OWNERR = 6;
    sbit  OWNERR_bit at USB0_ERRSTAT.B6;
    const register unsigned short int BTSERR = 7;
    sbit  BTSERR_bit at USB0_ERRSTAT.B7;

sfr unsigned short   volatile USB0_ERREN           absolute 0x4007208C;
    const register unsigned short int PIDERREN = 0;
    sbit  PIDERREN_bit at USB0_ERREN.B0;
    const register unsigned short int CRC5EOFEN = 1;
    sbit  CRC5EOFEN_bit at USB0_ERREN.B1;
    const register unsigned short int CRC16EN = 2;
    sbit  CRC16EN_bit at USB0_ERREN.B2;
    const register unsigned short int DFN8EN = 3;
    sbit  DFN8EN_bit at USB0_ERREN.B3;
    const register unsigned short int BTOERREN = 4;
    sbit  BTOERREN_bit at USB0_ERREN.B4;
    const register unsigned short int DMAERREN = 5;
    sbit  DMAERREN_bit at USB0_ERREN.B5;
    const register unsigned short int OWNERREN = 6;
    sbit  OWNERREN_bit at USB0_ERREN.B6;
    const register unsigned short int BTSERREN = 7;
    sbit  BTSERREN_bit at USB0_ERREN.B7;

sfr unsigned short   volatile USB0_STAT            absolute 0x40072090;
    const register unsigned short int ODD = 2;
    sbit  ODD_bit at USB0_STAT.B2;
    sbit  TX_USB0_STAT_bit at USB0_STAT.B3;
    const register unsigned short int ENDP0 = 4;
    sbit  ENDP0_bit at USB0_STAT.B4;
    const register unsigned short int ENDP1 = 5;
    sbit  ENDP1_bit at USB0_STAT.B5;
    const register unsigned short int ENDP2 = 6;
    sbit  ENDP2_bit at USB0_STAT.B6;
    const register unsigned short int ENDP3 = 7;
    sbit  ENDP3_bit at USB0_STAT.B7;

sfr unsigned short   volatile USB0_CTL             absolute 0x40072094;
    const register unsigned short int USBENSOFEN = 0;
    sbit  USBENSOFEN_bit at USB0_CTL.B0;
    const register unsigned short int ODDRST = 1;
    sbit  ODDRST_bit at USB0_CTL.B1;
    sbit  RESUME_USB0_CTL_bit at USB0_CTL.B2;
    const register unsigned short int HOSTMODEEN = 3;
    sbit  HOSTMODEEN_bit at USB0_CTL.B3;
    const register unsigned short int RESET_ = 4;
    sbit  RESET_bit at USB0_CTL.B4;
    const register unsigned short int TXSUSPENDTOKENBUSY = 5;
    sbit  TXSUSPENDTOKENBUSY_bit at USB0_CTL.B5;
    const register unsigned short int SE0 = 6;
    sbit  SE0_bit at USB0_CTL.B6;
    const register unsigned short int JSTATE = 7;
    sbit  JSTATE_bit at USB0_CTL.B7;

sfr unsigned short   volatile USB0_ADDR            absolute 0x40072098;
    const register unsigned short int ADDR0 = 0;
    sbit  ADDR0_bit at USB0_ADDR.B0;
    const register unsigned short int ADDR1 = 1;
    sbit  ADDR1_bit at USB0_ADDR.B1;
    const register unsigned short int ADDR2 = 2;
    sbit  ADDR2_bit at USB0_ADDR.B2;
    const register unsigned short int ADDR3 = 3;
    sbit  ADDR3_bit at USB0_ADDR.B3;
    const register unsigned short int ADDR4 = 4;
    sbit  ADDR4_bit at USB0_ADDR.B4;
    const register unsigned short int ADDR5 = 5;
    sbit  ADDR5_bit at USB0_ADDR.B5;
    const register unsigned short int ADDR6 = 6;
    sbit  ADDR6_bit at USB0_ADDR.B6;
    const register unsigned short int LSEN = 7;
    sbit  LSEN_bit at USB0_ADDR.B7;

sfr unsigned short   volatile USB0_BDTPAGE1        absolute 0x4007209C;
    const register unsigned short int BDTBA0 = 1;
    sbit  BDTBA0_bit at USB0_BDTPAGE1.B1;
    const register unsigned short int BDTBA1 = 2;
    sbit  BDTBA1_bit at USB0_BDTPAGE1.B2;
    const register unsigned short int BDTBA2 = 3;
    sbit  BDTBA2_bit at USB0_BDTPAGE1.B3;
    const register unsigned short int BDTBA3 = 4;
    sbit  BDTBA3_bit at USB0_BDTPAGE1.B4;
    const register unsigned short int BDTBA4 = 5;
    sbit  BDTBA4_bit at USB0_BDTPAGE1.B5;
    const register unsigned short int BDTBA5 = 6;
    sbit  BDTBA5_bit at USB0_BDTPAGE1.B6;
    const register unsigned short int BDTBA6 = 7;
    sbit  BDTBA6_bit at USB0_BDTPAGE1.B7;

sfr unsigned short   volatile USB0_FRMNUML         absolute 0x400720A0;
    const register unsigned short int FRM0 = 0;
    sbit  FRM0_bit at USB0_FRMNUML.B0;
    const register unsigned short int FRM1 = 1;
    sbit  FRM1_bit at USB0_FRMNUML.B1;
    const register unsigned short int FRM2 = 2;
    sbit  FRM2_bit at USB0_FRMNUML.B2;
    const register unsigned short int FRM3 = 3;
    sbit  FRM3_bit at USB0_FRMNUML.B3;
    const register unsigned short int FRM4 = 4;
    sbit  FRM4_bit at USB0_FRMNUML.B4;
    const register unsigned short int FRM5 = 5;
    sbit  FRM5_bit at USB0_FRMNUML.B5;
    const register unsigned short int FRM6 = 6;
    sbit  FRM6_bit at USB0_FRMNUML.B6;
    const register unsigned short int FRM7 = 7;
    sbit  FRM7_bit at USB0_FRMNUML.B7;

sfr unsigned short   volatile USB0_FRMNUMH         absolute 0x400720A4;
    sbit  FRM0_USB0_FRMNUMH_bit at USB0_FRMNUMH.B0;
    sbit  FRM1_USB0_FRMNUMH_bit at USB0_FRMNUMH.B1;
    sbit  FRM2_USB0_FRMNUMH_bit at USB0_FRMNUMH.B2;

sfr unsigned short   volatile USB0_TOKEN           absolute 0x400720A8;
    const register unsigned short int TOKENENDPT0 = 0;
    sbit  TOKENENDPT0_bit at USB0_TOKEN.B0;
    const register unsigned short int TOKENENDPT1 = 1;
    sbit  TOKENENDPT1_bit at USB0_TOKEN.B1;
    const register unsigned short int TOKENENDPT2 = 2;
    sbit  TOKENENDPT2_bit at USB0_TOKEN.B2;
    const register unsigned short int TOKENENDPT3 = 3;
    sbit  TOKENENDPT3_bit at USB0_TOKEN.B3;
    const register unsigned short int TOKENPID0 = 4;
    sbit  TOKENPID0_bit at USB0_TOKEN.B4;
    const register unsigned short int TOKENPID1 = 5;
    sbit  TOKENPID1_bit at USB0_TOKEN.B5;
    const register unsigned short int TOKENPID2 = 6;
    sbit  TOKENPID2_bit at USB0_TOKEN.B6;
    const register unsigned short int TOKENPID3 = 7;
    sbit  TOKENPID3_bit at USB0_TOKEN.B7;

sfr unsigned short   volatile USB0_SOFTHLD         absolute 0x400720AC;
    sbit  CNT0_USB0_SOFTHLD_bit at USB0_SOFTHLD.B0;
    sbit  CNT1_USB0_SOFTHLD_bit at USB0_SOFTHLD.B1;
    sbit  CNT2_USB0_SOFTHLD_bit at USB0_SOFTHLD.B2;
    sbit  CNT3_USB0_SOFTHLD_bit at USB0_SOFTHLD.B3;
    sbit  CNT4_USB0_SOFTHLD_bit at USB0_SOFTHLD.B4;
    sbit  CNT5_USB0_SOFTHLD_bit at USB0_SOFTHLD.B5;
    sbit  CNT6_USB0_SOFTHLD_bit at USB0_SOFTHLD.B6;
    sbit  CNT7_USB0_SOFTHLD_bit at USB0_SOFTHLD.B7;

sfr unsigned short   volatile USB0_BDTPAGE2        absolute 0x400720B0;
    sbit  BDTBA0_USB0_BDTPAGE2_bit at USB0_BDTPAGE2.B0;
    sbit  BDTBA1_USB0_BDTPAGE2_bit at USB0_BDTPAGE2.B1;
    sbit  BDTBA2_USB0_BDTPAGE2_bit at USB0_BDTPAGE2.B2;
    sbit  BDTBA3_USB0_BDTPAGE2_bit at USB0_BDTPAGE2.B3;
    sbit  BDTBA4_USB0_BDTPAGE2_bit at USB0_BDTPAGE2.B4;
    sbit  BDTBA5_USB0_BDTPAGE2_bit at USB0_BDTPAGE2.B5;
    sbit  BDTBA6_USB0_BDTPAGE2_bit at USB0_BDTPAGE2.B6;
    const register unsigned short int BDTBA7 = 7;
    sbit  BDTBA7_bit at USB0_BDTPAGE2.B7;

sfr unsigned short   volatile USB0_BDTPAGE3        absolute 0x400720B4;
    sbit  BDTBA0_USB0_BDTPAGE3_bit at USB0_BDTPAGE3.B0;
    sbit  BDTBA1_USB0_BDTPAGE3_bit at USB0_BDTPAGE3.B1;
    sbit  BDTBA2_USB0_BDTPAGE3_bit at USB0_BDTPAGE3.B2;
    sbit  BDTBA3_USB0_BDTPAGE3_bit at USB0_BDTPAGE3.B3;
    sbit  BDTBA4_USB0_BDTPAGE3_bit at USB0_BDTPAGE3.B4;
    sbit  BDTBA5_USB0_BDTPAGE3_bit at USB0_BDTPAGE3.B5;
    sbit  BDTBA6_USB0_BDTPAGE3_bit at USB0_BDTPAGE3.B6;
    sbit  BDTBA7_USB0_BDTPAGE3_bit at USB0_BDTPAGE3.B7;

sfr unsigned short   volatile USB0_ENDPT0          absolute 0x400720C0;
    const register unsigned short int EPHSHK = 0;
    sbit  EPHSHK_bit at USB0_ENDPT0.B0;
    const register unsigned short int EPSTALL = 1;
    sbit  EPSTALL_bit at USB0_ENDPT0.B1;
    const register unsigned short int EPTXEN = 2;
    sbit  EPTXEN_bit at USB0_ENDPT0.B2;
    const register unsigned short int EPRXEN = 3;
    sbit  EPRXEN_bit at USB0_ENDPT0.B3;
    const register unsigned short int EPCTLDIS = 4;
    sbit  EPCTLDIS_bit at USB0_ENDPT0.B4;
    const register unsigned short int RETRYDIS = 6;
    sbit  RETRYDIS_bit at USB0_ENDPT0.B6;
    const register unsigned short int HOSTWOHUB = 7;
    sbit  HOSTWOHUB_bit at USB0_ENDPT0.B7;

sfr unsigned short   volatile USB0_ENDPT1          absolute 0x400720C4;
    sbit  EPHSHK_USB0_ENDPT1_bit at USB0_ENDPT1.B0;
    sbit  EPSTALL_USB0_ENDPT1_bit at USB0_ENDPT1.B1;
    sbit  EPTXEN_USB0_ENDPT1_bit at USB0_ENDPT1.B2;
    sbit  EPRXEN_USB0_ENDPT1_bit at USB0_ENDPT1.B3;
    sbit  EPCTLDIS_USB0_ENDPT1_bit at USB0_ENDPT1.B4;
    sbit  RETRYDIS_USB0_ENDPT1_bit at USB0_ENDPT1.B6;
    sbit  HOSTWOHUB_USB0_ENDPT1_bit at USB0_ENDPT1.B7;

sfr unsigned short   volatile USB0_ENDPT2          absolute 0x400720C8;
    sbit  EPHSHK_USB0_ENDPT2_bit at USB0_ENDPT2.B0;
    sbit  EPSTALL_USB0_ENDPT2_bit at USB0_ENDPT2.B1;
    sbit  EPTXEN_USB0_ENDPT2_bit at USB0_ENDPT2.B2;
    sbit  EPRXEN_USB0_ENDPT2_bit at USB0_ENDPT2.B3;
    sbit  EPCTLDIS_USB0_ENDPT2_bit at USB0_ENDPT2.B4;
    sbit  RETRYDIS_USB0_ENDPT2_bit at USB0_ENDPT2.B6;
    sbit  HOSTWOHUB_USB0_ENDPT2_bit at USB0_ENDPT2.B7;

sfr unsigned short   volatile USB0_ENDPT3          absolute 0x400720CC;
    sbit  EPHSHK_USB0_ENDPT3_bit at USB0_ENDPT3.B0;
    sbit  EPSTALL_USB0_ENDPT3_bit at USB0_ENDPT3.B1;
    sbit  EPTXEN_USB0_ENDPT3_bit at USB0_ENDPT3.B2;
    sbit  EPRXEN_USB0_ENDPT3_bit at USB0_ENDPT3.B3;
    sbit  EPCTLDIS_USB0_ENDPT3_bit at USB0_ENDPT3.B4;
    sbit  RETRYDIS_USB0_ENDPT3_bit at USB0_ENDPT3.B6;
    sbit  HOSTWOHUB_USB0_ENDPT3_bit at USB0_ENDPT3.B7;

sfr unsigned short   volatile USB0_ENDPT4          absolute 0x400720D0;
    sbit  EPHSHK_USB0_ENDPT4_bit at USB0_ENDPT4.B0;
    sbit  EPSTALL_USB0_ENDPT4_bit at USB0_ENDPT4.B1;
    sbit  EPTXEN_USB0_ENDPT4_bit at USB0_ENDPT4.B2;
    sbit  EPRXEN_USB0_ENDPT4_bit at USB0_ENDPT4.B3;
    sbit  EPCTLDIS_USB0_ENDPT4_bit at USB0_ENDPT4.B4;
    sbit  RETRYDIS_USB0_ENDPT4_bit at USB0_ENDPT4.B6;
    sbit  HOSTWOHUB_USB0_ENDPT4_bit at USB0_ENDPT4.B7;

sfr unsigned short   volatile USB0_ENDPT5          absolute 0x400720D4;
    sbit  EPHSHK_USB0_ENDPT5_bit at USB0_ENDPT5.B0;
    sbit  EPSTALL_USB0_ENDPT5_bit at USB0_ENDPT5.B1;
    sbit  EPTXEN_USB0_ENDPT5_bit at USB0_ENDPT5.B2;
    sbit  EPRXEN_USB0_ENDPT5_bit at USB0_ENDPT5.B3;
    sbit  EPCTLDIS_USB0_ENDPT5_bit at USB0_ENDPT5.B4;
    sbit  RETRYDIS_USB0_ENDPT5_bit at USB0_ENDPT5.B6;
    sbit  HOSTWOHUB_USB0_ENDPT5_bit at USB0_ENDPT5.B7;

sfr unsigned short   volatile USB0_ENDPT6          absolute 0x400720D8;
    sbit  EPHSHK_USB0_ENDPT6_bit at USB0_ENDPT6.B0;
    sbit  EPSTALL_USB0_ENDPT6_bit at USB0_ENDPT6.B1;
    sbit  EPTXEN_USB0_ENDPT6_bit at USB0_ENDPT6.B2;
    sbit  EPRXEN_USB0_ENDPT6_bit at USB0_ENDPT6.B3;
    sbit  EPCTLDIS_USB0_ENDPT6_bit at USB0_ENDPT6.B4;
    sbit  RETRYDIS_USB0_ENDPT6_bit at USB0_ENDPT6.B6;
    sbit  HOSTWOHUB_USB0_ENDPT6_bit at USB0_ENDPT6.B7;

sfr unsigned short   volatile USB0_ENDPT7          absolute 0x400720DC;
    sbit  EPHSHK_USB0_ENDPT7_bit at USB0_ENDPT7.B0;
    sbit  EPSTALL_USB0_ENDPT7_bit at USB0_ENDPT7.B1;
    sbit  EPTXEN_USB0_ENDPT7_bit at USB0_ENDPT7.B2;
    sbit  EPRXEN_USB0_ENDPT7_bit at USB0_ENDPT7.B3;
    sbit  EPCTLDIS_USB0_ENDPT7_bit at USB0_ENDPT7.B4;
    sbit  RETRYDIS_USB0_ENDPT7_bit at USB0_ENDPT7.B6;
    sbit  HOSTWOHUB_USB0_ENDPT7_bit at USB0_ENDPT7.B7;

sfr unsigned short   volatile USB0_ENDPT8          absolute 0x400720E0;
    sbit  EPHSHK_USB0_ENDPT8_bit at USB0_ENDPT8.B0;
    sbit  EPSTALL_USB0_ENDPT8_bit at USB0_ENDPT8.B1;
    sbit  EPTXEN_USB0_ENDPT8_bit at USB0_ENDPT8.B2;
    sbit  EPRXEN_USB0_ENDPT8_bit at USB0_ENDPT8.B3;
    sbit  EPCTLDIS_USB0_ENDPT8_bit at USB0_ENDPT8.B4;
    sbit  RETRYDIS_USB0_ENDPT8_bit at USB0_ENDPT8.B6;
    sbit  HOSTWOHUB_USB0_ENDPT8_bit at USB0_ENDPT8.B7;

sfr unsigned short   volatile USB0_ENDPT9          absolute 0x400720E4;
    sbit  EPHSHK_USB0_ENDPT9_bit at USB0_ENDPT9.B0;
    sbit  EPSTALL_USB0_ENDPT9_bit at USB0_ENDPT9.B1;
    sbit  EPTXEN_USB0_ENDPT9_bit at USB0_ENDPT9.B2;
    sbit  EPRXEN_USB0_ENDPT9_bit at USB0_ENDPT9.B3;
    sbit  EPCTLDIS_USB0_ENDPT9_bit at USB0_ENDPT9.B4;
    sbit  RETRYDIS_USB0_ENDPT9_bit at USB0_ENDPT9.B6;
    sbit  HOSTWOHUB_USB0_ENDPT9_bit at USB0_ENDPT9.B7;

sfr unsigned short   volatile USB0_ENDPT10         absolute 0x400720E8;
    sbit  EPHSHK_USB0_ENDPT10_bit at USB0_ENDPT10.B0;
    sbit  EPSTALL_USB0_ENDPT10_bit at USB0_ENDPT10.B1;
    sbit  EPTXEN_USB0_ENDPT10_bit at USB0_ENDPT10.B2;
    sbit  EPRXEN_USB0_ENDPT10_bit at USB0_ENDPT10.B3;
    sbit  EPCTLDIS_USB0_ENDPT10_bit at USB0_ENDPT10.B4;
    sbit  RETRYDIS_USB0_ENDPT10_bit at USB0_ENDPT10.B6;
    sbit  HOSTWOHUB_USB0_ENDPT10_bit at USB0_ENDPT10.B7;

sfr unsigned short   volatile USB0_ENDPT11         absolute 0x400720EC;
    sbit  EPHSHK_USB0_ENDPT11_bit at USB0_ENDPT11.B0;
    sbit  EPSTALL_USB0_ENDPT11_bit at USB0_ENDPT11.B1;
    sbit  EPTXEN_USB0_ENDPT11_bit at USB0_ENDPT11.B2;
    sbit  EPRXEN_USB0_ENDPT11_bit at USB0_ENDPT11.B3;
    sbit  EPCTLDIS_USB0_ENDPT11_bit at USB0_ENDPT11.B4;
    sbit  RETRYDIS_USB0_ENDPT11_bit at USB0_ENDPT11.B6;
    sbit  HOSTWOHUB_USB0_ENDPT11_bit at USB0_ENDPT11.B7;

sfr unsigned short   volatile USB0_ENDPT12         absolute 0x400720F0;
    sbit  EPHSHK_USB0_ENDPT12_bit at USB0_ENDPT12.B0;
    sbit  EPSTALL_USB0_ENDPT12_bit at USB0_ENDPT12.B1;
    sbit  EPTXEN_USB0_ENDPT12_bit at USB0_ENDPT12.B2;
    sbit  EPRXEN_USB0_ENDPT12_bit at USB0_ENDPT12.B3;
    sbit  EPCTLDIS_USB0_ENDPT12_bit at USB0_ENDPT12.B4;
    sbit  RETRYDIS_USB0_ENDPT12_bit at USB0_ENDPT12.B6;
    sbit  HOSTWOHUB_USB0_ENDPT12_bit at USB0_ENDPT12.B7;

sfr unsigned short   volatile USB0_ENDPT13         absolute 0x400720F4;
    sbit  EPHSHK_USB0_ENDPT13_bit at USB0_ENDPT13.B0;
    sbit  EPSTALL_USB0_ENDPT13_bit at USB0_ENDPT13.B1;
    sbit  EPTXEN_USB0_ENDPT13_bit at USB0_ENDPT13.B2;
    sbit  EPRXEN_USB0_ENDPT13_bit at USB0_ENDPT13.B3;
    sbit  EPCTLDIS_USB0_ENDPT13_bit at USB0_ENDPT13.B4;
    sbit  RETRYDIS_USB0_ENDPT13_bit at USB0_ENDPT13.B6;
    sbit  HOSTWOHUB_USB0_ENDPT13_bit at USB0_ENDPT13.B7;

sfr unsigned short   volatile USB0_ENDPT14         absolute 0x400720F8;
    sbit  EPHSHK_USB0_ENDPT14_bit at USB0_ENDPT14.B0;
    sbit  EPSTALL_USB0_ENDPT14_bit at USB0_ENDPT14.B1;
    sbit  EPTXEN_USB0_ENDPT14_bit at USB0_ENDPT14.B2;
    sbit  EPRXEN_USB0_ENDPT14_bit at USB0_ENDPT14.B3;
    sbit  EPCTLDIS_USB0_ENDPT14_bit at USB0_ENDPT14.B4;
    sbit  RETRYDIS_USB0_ENDPT14_bit at USB0_ENDPT14.B6;
    sbit  HOSTWOHUB_USB0_ENDPT14_bit at USB0_ENDPT14.B7;

sfr unsigned short   volatile USB0_ENDPT15         absolute 0x400720FC;
    sbit  EPHSHK_USB0_ENDPT15_bit at USB0_ENDPT15.B0;
    sbit  EPSTALL_USB0_ENDPT15_bit at USB0_ENDPT15.B1;
    sbit  EPTXEN_USB0_ENDPT15_bit at USB0_ENDPT15.B2;
    sbit  EPRXEN_USB0_ENDPT15_bit at USB0_ENDPT15.B3;
    sbit  EPCTLDIS_USB0_ENDPT15_bit at USB0_ENDPT15.B4;
    sbit  RETRYDIS_USB0_ENDPT15_bit at USB0_ENDPT15.B6;
    sbit  HOSTWOHUB_USB0_ENDPT15_bit at USB0_ENDPT15.B7;

sfr unsigned short   volatile USB0_USBCTRL         absolute 0x40072100;
    const register unsigned short int UARTSEL = 4;
    sbit  UARTSEL_bit at USB0_USBCTRL.B4;
    const register unsigned short int UARTCHLS = 5;
    sbit  UARTCHLS_bit at USB0_USBCTRL.B5;
    const register unsigned short int PDE = 6;
    sbit  PDE_bit at USB0_USBCTRL.B6;
    const register unsigned short int SUSP = 7;
    sbit  SUSP_bit at USB0_USBCTRL.B7;

sfr unsigned short   volatile USB0_OBSERVE         absolute 0x40072104;
    const register unsigned short int DMPD = 4;
    sbit  DMPD_bit at USB0_OBSERVE.B4;
    const register unsigned short int DPPD = 6;
    sbit  DPPD_bit at USB0_OBSERVE.B6;
    const register unsigned short int DPPU = 7;
    sbit  DPPU_bit at USB0_OBSERVE.B7;

sfr unsigned short   volatile USB0_CONTROL         absolute 0x40072108;
    const register unsigned short int DPPULLUPNONOTG = 4;
    sbit  DPPULLUPNONOTG_bit at USB0_CONTROL.B4;

sfr unsigned short   volatile USB0_USBTRC0         absolute 0x4007210C;
    const register unsigned short int USB_RESUME_INT = 0;
    sbit  USB_RESUME_INT_bit at USB0_USBTRC0.B0;
    const register unsigned short int SYNC_DET = 1;
    sbit  SYNC_DET_bit at USB0_USBTRC0.B1;
    const register unsigned short int USB_CLK_RECOVERY_INT = 2;
    sbit  USB_CLK_RECOVERY_INT_bit at USB0_USBTRC0.B2;
    const register unsigned short int VREDG_DET = 3;
    sbit  VREDG_DET_bit at USB0_USBTRC0.B3;
    const register unsigned short int VFEDG_DET = 4;
    sbit  VFEDG_DET_bit at USB0_USBTRC0.B4;
    const register unsigned short int USBRESMEN = 5;
    sbit  USBRESMEN_bit at USB0_USBTRC0.B5;
    const register unsigned short int USBRESET = 7;
    sbit  USBRESET_bit at USB0_USBTRC0.B7;

sfr unsigned short   volatile USB0_USBFRMADJUST    absolute 0x40072114;
    const register unsigned short int ADJ0 = 0;
    sbit  ADJ0_bit at USB0_USBFRMADJUST.B0;
    const register unsigned short int ADJ1 = 1;
    sbit  ADJ1_bit at USB0_USBFRMADJUST.B1;
    const register unsigned short int ADJ2 = 2;
    sbit  ADJ2_bit at USB0_USBFRMADJUST.B2;
    const register unsigned short int ADJ3 = 3;
    sbit  ADJ3_bit at USB0_USBFRMADJUST.B3;
    const register unsigned short int ADJ4 = 4;
    sbit  ADJ4_bit at USB0_USBFRMADJUST.B4;
    const register unsigned short int ADJ5 = 5;
    sbit  ADJ5_bit at USB0_USBFRMADJUST.B5;
    const register unsigned short int ADJ6 = 6;
    sbit  ADJ6_bit at USB0_USBFRMADJUST.B6;
    const register unsigned short int ADJ7 = 7;
    sbit  ADJ7_bit at USB0_USBFRMADJUST.B7;

sfr unsigned short   volatile USB0_MISCCTRL        absolute 0x4007212C;
    const register unsigned short int SOFDYNTHLD = 0;
    sbit  SOFDYNTHLD_bit at USB0_MISCCTRL.B0;
    const register unsigned short int SOFBUSSET = 1;
    sbit  SOFBUSSET_bit at USB0_MISCCTRL.B1;
    const register unsigned short int OWNERRISODIS = 2;
    sbit  OWNERRISODIS_bit at USB0_MISCCTRL.B2;
    const register unsigned short int VREDG_EN = 3;
    sbit  VREDG_EN_bit at USB0_MISCCTRL.B3;
    const register unsigned short int VFEDG_EN = 4;
    sbit  VFEDG_EN_bit at USB0_MISCCTRL.B4;

sfr unsigned short   volatile USB0_CLK_RECOVER_CTRL absolute 0x40072140;
    const register unsigned short int RESTART_IFRTRIM_EN = 5;
    sbit  RESTART_IFRTRIM_EN_bit at USB0_CLK_RECOVER_CTRL.B5;
    const register unsigned short int RESET_RESUME_ROUGH_EN = 6;
    sbit  RESET_RESUME_ROUGH_EN_bit at USB0_CLK_RECOVER_CTRL.B6;
    const register unsigned short int CLOCK_RECOVER_EN = 7;
    sbit  CLOCK_RECOVER_EN_bit at USB0_CLK_RECOVER_CTRL.B7;

sfr unsigned short   volatile USB0_CLK_RECOVER_IRC_EN absolute 0x40072144;
    const register unsigned short int REG_EN = 0;
    sbit  REG_EN_bit at USB0_CLK_RECOVER_IRC_EN.B0;
    const register unsigned short int IRC_EN = 1;
    sbit  IRC_EN_bit at USB0_CLK_RECOVER_IRC_EN.B1;

sfr unsigned short   volatile USB0_CLK_RECOVER_INT_EN absolute 0x40072154;
    const register unsigned short int OVF_ERROR_EN = 4;
    sbit  OVF_ERROR_EN_bit at USB0_CLK_RECOVER_INT_EN.B4;

sfr unsigned short   volatile USB0_CLK_RECOVER_INT_STATUS absolute 0x4007215C;
    const register unsigned short int OVF_ERROR = 4;
    sbit  OVF_ERROR_bit at USB0_CLK_RECOVER_INT_STATUS.B4;

sfr unsigned short   volatile CMP0_CR0             absolute 0x40073000;
    const register unsigned short int HYSTCTR0 = 0;
    sbit  HYSTCTR0_bit at CMP0_CR0.B0;
    const register unsigned short int HYSTCTR1 = 1;
    sbit  HYSTCTR1_bit at CMP0_CR0.B1;
    const register unsigned short int FILTER_CNT0 = 4;
    sbit  FILTER_CNT0_bit at CMP0_CR0.B4;
    const register unsigned short int FILTER_CNT1 = 5;
    sbit  FILTER_CNT1_bit at CMP0_CR0.B5;
    const register unsigned short int FILTER_CNT2 = 6;
    sbit  FILTER_CNT2_bit at CMP0_CR0.B6;

sfr unsigned short   volatile CMP0_CR1             absolute 0x40073001;
    const register unsigned short int EN = 0;
    sbit  EN_bit at CMP0_CR1.B0;
    const register unsigned short int OPE = 1;
    sbit  OPE_bit at CMP0_CR1.B1;
    const register unsigned short int COS_ = 2;
    sbit  COS_bit at CMP0_CR1.B2;
    const register unsigned short int INV = 3;
    sbit  INV_bit at CMP0_CR1.B3;
    const register unsigned short int PMODE = 4;
    sbit  PMODE_bit at CMP0_CR1.B4;
    const register unsigned short int TRIGM = 5;
    sbit  TRIGM_bit at CMP0_CR1.B5;
    const register unsigned short int WE = 6;
    sbit  WE_bit at CMP0_CR1.B6;
    const register unsigned short int SE = 7;
    sbit  SE_bit at CMP0_CR1.B7;

sfr unsigned short   volatile CMP0_FPR             absolute 0x40073002;
    const register unsigned short int FILT_PER0 = 0;
    sbit  FILT_PER0_bit at CMP0_FPR.B0;
    const register unsigned short int FILT_PER1 = 1;
    sbit  FILT_PER1_bit at CMP0_FPR.B1;
    const register unsigned short int FILT_PER2 = 2;
    sbit  FILT_PER2_bit at CMP0_FPR.B2;
    const register unsigned short int FILT_PER3 = 3;
    sbit  FILT_PER3_bit at CMP0_FPR.B3;
    const register unsigned short int FILT_PER4 = 4;
    sbit  FILT_PER4_bit at CMP0_FPR.B4;
    const register unsigned short int FILT_PER5 = 5;
    sbit  FILT_PER5_bit at CMP0_FPR.B5;
    const register unsigned short int FILT_PER6 = 6;
    sbit  FILT_PER6_bit at CMP0_FPR.B6;
    const register unsigned short int FILT_PER7 = 7;
    sbit  FILT_PER7_bit at CMP0_FPR.B7;

sfr unsigned short   volatile CMP0_SCR             absolute 0x40073003;
    const register unsigned short int COUT = 0;
    sbit  COUT_bit at CMP0_SCR.B0;
    const register unsigned short int CFF = 1;
    sbit  CFF_bit at CMP0_SCR.B1;
    const register unsigned short int CFR = 2;
    sbit  CFR_bit at CMP0_SCR.B2;
    const register unsigned short int IEF = 3;
    sbit  IEF_bit at CMP0_SCR.B3;
    const register unsigned short int IER = 4;
    sbit  IER_bit at CMP0_SCR.B4;
    sbit  DMAEN_CMP0_SCR_bit at CMP0_SCR.B6;

sfr unsigned short   volatile CMP0_DACCR           absolute 0x40073004;
    const register unsigned short int VOSEL0 = 0;
    sbit  VOSEL0_bit at CMP0_DACCR.B0;
    const register unsigned short int VOSEL1 = 1;
    sbit  VOSEL1_bit at CMP0_DACCR.B1;
    const register unsigned short int VOSEL2 = 2;
    sbit  VOSEL2_bit at CMP0_DACCR.B2;
    const register unsigned short int VOSEL3 = 3;
    sbit  VOSEL3_bit at CMP0_DACCR.B3;
    const register unsigned short int VOSEL4 = 4;
    sbit  VOSEL4_bit at CMP0_DACCR.B4;
    const register unsigned short int VOSEL5 = 5;
    sbit  VOSEL5_bit at CMP0_DACCR.B5;
    const register unsigned short int VRSEL = 6;
    sbit  VRSEL_bit at CMP0_DACCR.B6;
    const register unsigned short int DACEN = 7;
    sbit  DACEN_bit at CMP0_DACCR.B7;

sfr unsigned short   volatile CMP0_MUXCR           absolute 0x40073005;
    sbit  MSEL0_CMP0_MUXCR_bit at CMP0_MUXCR.B0;
    sbit  MSEL1_CMP0_MUXCR_bit at CMP0_MUXCR.B1;
    const register unsigned short int MSEL2 = 2;
    sbit  MSEL2_bit at CMP0_MUXCR.B2;
    const register unsigned short int PSEL0 = 3;
    sbit  PSEL0_bit at CMP0_MUXCR.B3;
    const register unsigned short int PSEL1 = 4;
    sbit  PSEL1_bit at CMP0_MUXCR.B4;
    const register unsigned short int PSEL2 = 5;
    sbit  PSEL2_bit at CMP0_MUXCR.B5;

sfr unsigned short   volatile CMP1_CR0             absolute 0x40073008;
    sbit  HYSTCTR0_CMP1_CR0_bit at CMP1_CR0.B0;
    sbit  HYSTCTR1_CMP1_CR0_bit at CMP1_CR0.B1;
    sbit  FILTER_CNT0_CMP1_CR0_bit at CMP1_CR0.B4;
    sbit  FILTER_CNT1_CMP1_CR0_bit at CMP1_CR0.B5;
    sbit  FILTER_CNT2_CMP1_CR0_bit at CMP1_CR0.B6;

sfr unsigned short   volatile CMP1_CR1             absolute 0x40073009;
    sbit  EN_CMP1_CR1_bit at CMP1_CR1.B0;
    sbit  OPE_CMP1_CR1_bit at CMP1_CR1.B1;
    sbit  COS_CMP1_CR1_bit at CMP1_CR1.B2;
    sbit  INV_CMP1_CR1_bit at CMP1_CR1.B3;
    sbit  PMODE_CMP1_CR1_bit at CMP1_CR1.B4;
    sbit  TRIGM_CMP1_CR1_bit at CMP1_CR1.B5;
    sbit  WE_CMP1_CR1_bit at CMP1_CR1.B6;
    sbit  SE_CMP1_CR1_bit at CMP1_CR1.B7;

sfr unsigned short   volatile CMP1_FPR             absolute 0x4007300A;
    sbit  FILT_PER0_CMP1_FPR_bit at CMP1_FPR.B0;
    sbit  FILT_PER1_CMP1_FPR_bit at CMP1_FPR.B1;
    sbit  FILT_PER2_CMP1_FPR_bit at CMP1_FPR.B2;
    sbit  FILT_PER3_CMP1_FPR_bit at CMP1_FPR.B3;
    sbit  FILT_PER4_CMP1_FPR_bit at CMP1_FPR.B4;
    sbit  FILT_PER5_CMP1_FPR_bit at CMP1_FPR.B5;
    sbit  FILT_PER6_CMP1_FPR_bit at CMP1_FPR.B6;
    sbit  FILT_PER7_CMP1_FPR_bit at CMP1_FPR.B7;

sfr unsigned short   volatile CMP1_SCR             absolute 0x4007300B;
    sbit  COUT_CMP1_SCR_bit at CMP1_SCR.B0;
    sbit  CFF_CMP1_SCR_bit at CMP1_SCR.B1;
    sbit  CFR_CMP1_SCR_bit at CMP1_SCR.B2;
    sbit  IEF_CMP1_SCR_bit at CMP1_SCR.B3;
    sbit  IER_CMP1_SCR_bit at CMP1_SCR.B4;
    sbit  DMAEN_CMP1_SCR_bit at CMP1_SCR.B6;

sfr unsigned short   volatile CMP1_DACCR           absolute 0x4007300C;
    sbit  VOSEL0_CMP1_DACCR_bit at CMP1_DACCR.B0;
    sbit  VOSEL1_CMP1_DACCR_bit at CMP1_DACCR.B1;
    sbit  VOSEL2_CMP1_DACCR_bit at CMP1_DACCR.B2;
    sbit  VOSEL3_CMP1_DACCR_bit at CMP1_DACCR.B3;
    sbit  VOSEL4_CMP1_DACCR_bit at CMP1_DACCR.B4;
    sbit  VOSEL5_CMP1_DACCR_bit at CMP1_DACCR.B5;
    sbit  VRSEL_CMP1_DACCR_bit at CMP1_DACCR.B6;
    sbit  DACEN_CMP1_DACCR_bit at CMP1_DACCR.B7;

sfr unsigned short   volatile CMP1_MUXCR           absolute 0x4007300D;
    sbit  MSEL0_CMP1_MUXCR_bit at CMP1_MUXCR.B0;
    sbit  MSEL1_CMP1_MUXCR_bit at CMP1_MUXCR.B1;
    sbit  MSEL2_CMP1_MUXCR_bit at CMP1_MUXCR.B2;
    sbit  PSEL0_CMP1_MUXCR_bit at CMP1_MUXCR.B3;
    sbit  PSEL1_CMP1_MUXCR_bit at CMP1_MUXCR.B4;
    sbit  PSEL2_CMP1_MUXCR_bit at CMP1_MUXCR.B5;

sfr unsigned short   volatile VREF_TRM             absolute 0x40074000;
    const register unsigned short int TRIM0 = 0;
    sbit  TRIM0_bit at VREF_TRM.B0;
    const register unsigned short int TRIM1 = 1;
    sbit  TRIM1_bit at VREF_TRM.B1;
    const register unsigned short int TRIM2 = 2;
    sbit  TRIM2_bit at VREF_TRM.B2;
    const register unsigned short int TRIM3 = 3;
    sbit  TRIM3_bit at VREF_TRM.B3;
    const register unsigned short int TRIM4 = 4;
    sbit  TRIM4_bit at VREF_TRM.B4;
    const register unsigned short int TRIM5 = 5;
    sbit  TRIM5_bit at VREF_TRM.B5;
    const register unsigned short int CHOPEN = 6;
    sbit  CHOPEN_bit at VREF_TRM.B6;

sfr unsigned short   volatile VREF_SC              absolute 0x40074001;
    const register unsigned short int MODE_LV0 = 0;
    sbit  MODE_LV0_bit at VREF_SC.B0;
    const register unsigned short int MODE_LV1 = 1;
    sbit  MODE_LV1_bit at VREF_SC.B1;
    const register unsigned short int VREFST = 2;
    sbit  VREFST_bit at VREF_SC.B2;
    const register unsigned short int ICOMPEN = 5;
    sbit  ICOMPEN_bit at VREF_SC.B5;
    const register unsigned short int REGEN = 6;
    sbit  REGEN_bit at VREF_SC.B6;
    const register unsigned short int VREFEN = 7;
    sbit  VREFEN_bit at VREF_SC.B7;

sfr unsigned short   volatile LLWU_PE1             absolute 0x4007C000;
    const register unsigned short int WUPE00 = 0;
    sbit  WUPE00_bit at LLWU_PE1.B0;
    const register unsigned short int WUPE01 = 1;
    sbit  WUPE01_bit at LLWU_PE1.B1;
    const register unsigned short int WUPE10 = 2;
    sbit  WUPE10_bit at LLWU_PE1.B2;
    const register unsigned short int WUPE11 = 3;
    sbit  WUPE11_bit at LLWU_PE1.B3;
    const register unsigned short int WUPE20 = 4;
    sbit  WUPE20_bit at LLWU_PE1.B4;
    const register unsigned short int WUPE21 = 5;
    sbit  WUPE21_bit at LLWU_PE1.B5;
    const register unsigned short int WUPE30 = 6;
    sbit  WUPE30_bit at LLWU_PE1.B6;
    const register unsigned short int WUPE31 = 7;
    sbit  WUPE31_bit at LLWU_PE1.B7;

sfr unsigned short   volatile LLWU_PE2             absolute 0x4007C001;
    const register unsigned short int WUPE40 = 0;
    sbit  WUPE40_bit at LLWU_PE2.B0;
    const register unsigned short int WUPE41 = 1;
    sbit  WUPE41_bit at LLWU_PE2.B1;
    const register unsigned short int WUPE50 = 2;
    sbit  WUPE50_bit at LLWU_PE2.B2;
    const register unsigned short int WUPE51 = 3;
    sbit  WUPE51_bit at LLWU_PE2.B3;
    const register unsigned short int WUPE60 = 4;
    sbit  WUPE60_bit at LLWU_PE2.B4;
    const register unsigned short int WUPE61 = 5;
    sbit  WUPE61_bit at LLWU_PE2.B5;
    const register unsigned short int WUPE70 = 6;
    sbit  WUPE70_bit at LLWU_PE2.B6;
    const register unsigned short int WUPE71 = 7;
    sbit  WUPE71_bit at LLWU_PE2.B7;

sfr unsigned short   volatile LLWU_PE3             absolute 0x4007C002;
    const register unsigned short int WUPE80 = 0;
    sbit  WUPE80_bit at LLWU_PE3.B0;
    const register unsigned short int WUPE81 = 1;
    sbit  WUPE81_bit at LLWU_PE3.B1;
    const register unsigned short int WUPE90 = 2;
    sbit  WUPE90_bit at LLWU_PE3.B2;
    const register unsigned short int WUPE91 = 3;
    sbit  WUPE91_bit at LLWU_PE3.B3;
    const register unsigned short int WUPE100 = 4;
    sbit  WUPE100_bit at LLWU_PE3.B4;
    const register unsigned short int WUPE101 = 5;
    sbit  WUPE101_bit at LLWU_PE3.B5;
    const register unsigned short int WUPE110 = 6;
    sbit  WUPE110_bit at LLWU_PE3.B6;
    const register unsigned short int WUPE111 = 7;
    sbit  WUPE111_bit at LLWU_PE3.B7;

sfr unsigned short   volatile LLWU_PE4             absolute 0x4007C003;
    const register unsigned short int WUPE120 = 0;
    sbit  WUPE120_bit at LLWU_PE4.B0;
    const register unsigned short int WUPE121 = 1;
    sbit  WUPE121_bit at LLWU_PE4.B1;
    const register unsigned short int WUPE130 = 2;
    sbit  WUPE130_bit at LLWU_PE4.B2;
    const register unsigned short int WUPE131 = 3;
    sbit  WUPE131_bit at LLWU_PE4.B3;
    const register unsigned short int WUPE140 = 4;
    sbit  WUPE140_bit at LLWU_PE4.B4;
    const register unsigned short int WUPE141 = 5;
    sbit  WUPE141_bit at LLWU_PE4.B5;
    const register unsigned short int WUPE150 = 6;
    sbit  WUPE150_bit at LLWU_PE4.B6;
    const register unsigned short int WUPE151 = 7;
    sbit  WUPE151_bit at LLWU_PE4.B7;

sfr unsigned short   volatile LLWU_PE5             absolute 0x4007C004;
    const register unsigned short int WUPE160 = 0;
    sbit  WUPE160_bit at LLWU_PE5.B0;
    const register unsigned short int WUPE161 = 1;
    sbit  WUPE161_bit at LLWU_PE5.B1;
    const register unsigned short int WUPE170 = 2;
    sbit  WUPE170_bit at LLWU_PE5.B2;
    const register unsigned short int WUPE171 = 3;
    sbit  WUPE171_bit at LLWU_PE5.B3;
    const register unsigned short int WUPE180 = 4;
    sbit  WUPE180_bit at LLWU_PE5.B4;
    const register unsigned short int WUPE181 = 5;
    sbit  WUPE181_bit at LLWU_PE5.B5;
    const register unsigned short int WUPE190 = 6;
    sbit  WUPE190_bit at LLWU_PE5.B6;
    const register unsigned short int WUPE191 = 7;
    sbit  WUPE191_bit at LLWU_PE5.B7;

sfr unsigned short   volatile LLWU_PE6             absolute 0x4007C005;
    const register unsigned short int WUPE200 = 0;
    sbit  WUPE200_bit at LLWU_PE6.B0;
    const register unsigned short int WUPE201 = 1;
    sbit  WUPE201_bit at LLWU_PE6.B1;
    const register unsigned short int WUPE210 = 2;
    sbit  WUPE210_bit at LLWU_PE6.B2;
    const register unsigned short int WUPE211 = 3;
    sbit  WUPE211_bit at LLWU_PE6.B3;
    const register unsigned short int WUPE220 = 4;
    sbit  WUPE220_bit at LLWU_PE6.B4;
    const register unsigned short int WUPE221 = 5;
    sbit  WUPE221_bit at LLWU_PE6.B5;
    const register unsigned short int WUPE230 = 6;
    sbit  WUPE230_bit at LLWU_PE6.B6;
    const register unsigned short int WUPE231 = 7;
    sbit  WUPE231_bit at LLWU_PE6.B7;

sfr unsigned short   volatile LLWU_PE7             absolute 0x4007C006;
    const register unsigned short int WUPE240 = 0;
    sbit  WUPE240_bit at LLWU_PE7.B0;
    const register unsigned short int WUPE241 = 1;
    sbit  WUPE241_bit at LLWU_PE7.B1;
    const register unsigned short int WUPE250 = 2;
    sbit  WUPE250_bit at LLWU_PE7.B2;
    const register unsigned short int WUPE251 = 3;
    sbit  WUPE251_bit at LLWU_PE7.B3;
    const register unsigned short int WUPE260 = 4;
    sbit  WUPE260_bit at LLWU_PE7.B4;
    const register unsigned short int WUPE261 = 5;
    sbit  WUPE261_bit at LLWU_PE7.B5;
    const register unsigned short int WUPE270 = 6;
    sbit  WUPE270_bit at LLWU_PE7.B6;
    const register unsigned short int WUPE271 = 7;
    sbit  WUPE271_bit at LLWU_PE7.B7;

sfr unsigned short   volatile LLWU_PE8             absolute 0x4007C007;
    const register unsigned short int WUPE280 = 0;
    sbit  WUPE280_bit at LLWU_PE8.B0;
    const register unsigned short int WUPE281 = 1;
    sbit  WUPE281_bit at LLWU_PE8.B1;
    const register unsigned short int WUPE290 = 2;
    sbit  WUPE290_bit at LLWU_PE8.B2;
    const register unsigned short int WUPE291 = 3;
    sbit  WUPE291_bit at LLWU_PE8.B3;
    const register unsigned short int WUPE300 = 4;
    sbit  WUPE300_bit at LLWU_PE8.B4;
    const register unsigned short int WUPE301 = 5;
    sbit  WUPE301_bit at LLWU_PE8.B5;
    const register unsigned short int WUPE310 = 6;
    sbit  WUPE310_bit at LLWU_PE8.B6;
    const register unsigned short int WUPE311 = 7;
    sbit  WUPE311_bit at LLWU_PE8.B7;

sfr unsigned short   volatile LLWU_ME              absolute 0x4007C008;
    const register unsigned short int WUME0 = 0;
    sbit  WUME0_bit at LLWU_ME.B0;
    const register unsigned short int WUME1 = 1;
    sbit  WUME1_bit at LLWU_ME.B1;
    const register unsigned short int WUME2 = 2;
    sbit  WUME2_bit at LLWU_ME.B2;
    const register unsigned short int WUME3 = 3;
    sbit  WUME3_bit at LLWU_ME.B3;
    const register unsigned short int WUME4 = 4;
    sbit  WUME4_bit at LLWU_ME.B4;
    const register unsigned short int WUME5 = 5;
    sbit  WUME5_bit at LLWU_ME.B5;
    const register unsigned short int WUME6 = 6;
    sbit  WUME6_bit at LLWU_ME.B6;
    const register unsigned short int WUME7 = 7;
    sbit  WUME7_bit at LLWU_ME.B7;

sfr unsigned short   volatile LLWU_PF1             absolute 0x4007C009;
    const register unsigned short int WUF0 = 0;
    sbit  WUF0_bit at LLWU_PF1.B0;
    const register unsigned short int WUF1 = 1;
    sbit  WUF1_bit at LLWU_PF1.B1;
    const register unsigned short int WUF2 = 2;
    sbit  WUF2_bit at LLWU_PF1.B2;
    const register unsigned short int WUF3 = 3;
    sbit  WUF3_bit at LLWU_PF1.B3;
    const register unsigned short int WUF4 = 4;
    sbit  WUF4_bit at LLWU_PF1.B4;
    const register unsigned short int WUF5 = 5;
    sbit  WUF5_bit at LLWU_PF1.B5;
    const register unsigned short int WUF6 = 6;
    sbit  WUF6_bit at LLWU_PF1.B6;
    const register unsigned short int WUF7 = 7;
    sbit  WUF7_bit at LLWU_PF1.B7;

sfr unsigned short   volatile LLWU_PF2             absolute 0x4007C00A;
    const register unsigned short int WUF8 = 0;
    sbit  WUF8_bit at LLWU_PF2.B0;
    const register unsigned short int WUF9 = 1;
    sbit  WUF9_bit at LLWU_PF2.B1;
    const register unsigned short int WUF10 = 2;
    sbit  WUF10_bit at LLWU_PF2.B2;
    const register unsigned short int WUF11 = 3;
    sbit  WUF11_bit at LLWU_PF2.B3;
    const register unsigned short int WUF12 = 4;
    sbit  WUF12_bit at LLWU_PF2.B4;
    const register unsigned short int WUF13 = 5;
    sbit  WUF13_bit at LLWU_PF2.B5;
    const register unsigned short int WUF14 = 6;
    sbit  WUF14_bit at LLWU_PF2.B6;
    const register unsigned short int WUF15 = 7;
    sbit  WUF15_bit at LLWU_PF2.B7;

sfr unsigned short   volatile LLWU_PF3             absolute 0x4007C00B;
    const register unsigned short int WUF16 = 0;
    sbit  WUF16_bit at LLWU_PF3.B0;
    const register unsigned short int WUF17 = 1;
    sbit  WUF17_bit at LLWU_PF3.B1;
    const register unsigned short int WUF18 = 2;
    sbit  WUF18_bit at LLWU_PF3.B2;
    const register unsigned short int WUF19 = 3;
    sbit  WUF19_bit at LLWU_PF3.B3;
    const register unsigned short int WUF20 = 4;
    sbit  WUF20_bit at LLWU_PF3.B4;
    const register unsigned short int WUF21 = 5;
    sbit  WUF21_bit at LLWU_PF3.B5;
    const register unsigned short int WUF22 = 6;
    sbit  WUF22_bit at LLWU_PF3.B6;
    const register unsigned short int WUF23 = 7;
    sbit  WUF23_bit at LLWU_PF3.B7;

sfr unsigned short   volatile LLWU_PF4             absolute 0x4007C00C;
    const register unsigned short int WUF24 = 0;
    sbit  WUF24_bit at LLWU_PF4.B0;
    const register unsigned short int WUF25 = 1;
    sbit  WUF25_bit at LLWU_PF4.B1;
    const register unsigned short int WUF26 = 2;
    sbit  WUF26_bit at LLWU_PF4.B2;
    const register unsigned short int WUF27 = 3;
    sbit  WUF27_bit at LLWU_PF4.B3;
    const register unsigned short int WUF28 = 4;
    sbit  WUF28_bit at LLWU_PF4.B4;
    const register unsigned short int WUF29 = 5;
    sbit  WUF29_bit at LLWU_PF4.B5;
    const register unsigned short int WUF30 = 6;
    sbit  WUF30_bit at LLWU_PF4.B6;
    const register unsigned short int WUF31 = 7;
    sbit  WUF31_bit at LLWU_PF4.B7;

sfr unsigned short   volatile LLWU_MF5             absolute 0x4007C00D;
    const register unsigned short int MWUF0 = 0;
    sbit  MWUF0_bit at LLWU_MF5.B0;
    const register unsigned short int MWUF1 = 1;
    sbit  MWUF1_bit at LLWU_MF5.B1;
    const register unsigned short int MWUF2 = 2;
    sbit  MWUF2_bit at LLWU_MF5.B2;
    const register unsigned short int MWUF3 = 3;
    sbit  MWUF3_bit at LLWU_MF5.B3;
    const register unsigned short int MWUF4 = 4;
    sbit  MWUF4_bit at LLWU_MF5.B4;
    const register unsigned short int MWUF5 = 5;
    sbit  MWUF5_bit at LLWU_MF5.B5;
    const register unsigned short int MWUF6 = 6;
    sbit  MWUF6_bit at LLWU_MF5.B6;
    const register unsigned short int MWUF7 = 7;
    sbit  MWUF7_bit at LLWU_MF5.B7;

sfr unsigned short   volatile LLWU_FILT1           absolute 0x4007C00E;
    const register unsigned short int FILTSEL0 = 0;
    sbit  FILTSEL0_bit at LLWU_FILT1.B0;
    const register unsigned short int FILTSEL1 = 1;
    sbit  FILTSEL1_bit at LLWU_FILT1.B1;
    const register unsigned short int FILTSEL2 = 2;
    sbit  FILTSEL2_bit at LLWU_FILT1.B2;
    const register unsigned short int FILTSEL3 = 3;
    sbit  FILTSEL3_bit at LLWU_FILT1.B3;
    const register unsigned short int FILTSEL4 = 4;
    sbit  FILTSEL4_bit at LLWU_FILT1.B4;
    const register unsigned short int FILTE0 = 5;
    sbit  FILTE0_bit at LLWU_FILT1.B5;
    const register unsigned short int FILTE1 = 6;
    sbit  FILTE1_bit at LLWU_FILT1.B6;
    const register unsigned short int FILTF = 7;
    sbit  FILTF_bit at LLWU_FILT1.B7;

sfr unsigned short   volatile LLWU_FILT2           absolute 0x4007C00F;
    sbit  FILTSEL0_LLWU_FILT2_bit at LLWU_FILT2.B0;
    sbit  FILTSEL1_LLWU_FILT2_bit at LLWU_FILT2.B1;
    sbit  FILTSEL2_LLWU_FILT2_bit at LLWU_FILT2.B2;
    sbit  FILTSEL3_LLWU_FILT2_bit at LLWU_FILT2.B3;
    sbit  FILTSEL4_LLWU_FILT2_bit at LLWU_FILT2.B4;
    sbit  FILTE0_LLWU_FILT2_bit at LLWU_FILT2.B5;
    sbit  FILTE1_LLWU_FILT2_bit at LLWU_FILT2.B6;
    sbit  FILTF_LLWU_FILT2_bit at LLWU_FILT2.B7;

sfr unsigned short   volatile LLWU_FILT3           absolute 0x4007C010;
    sbit  FILTSEL0_LLWU_FILT3_bit at LLWU_FILT3.B0;
    sbit  FILTSEL1_LLWU_FILT3_bit at LLWU_FILT3.B1;
    sbit  FILTSEL2_LLWU_FILT3_bit at LLWU_FILT3.B2;
    sbit  FILTSEL3_LLWU_FILT3_bit at LLWU_FILT3.B3;
    sbit  FILTSEL4_LLWU_FILT3_bit at LLWU_FILT3.B4;
    sbit  FILTE0_LLWU_FILT3_bit at LLWU_FILT3.B5;
    sbit  FILTE1_LLWU_FILT3_bit at LLWU_FILT3.B6;
    sbit  FILTF_LLWU_FILT3_bit at LLWU_FILT3.B7;

sfr unsigned short   volatile LLWU_FILT4           absolute 0x4007C011;
    sbit  FILTSEL0_LLWU_FILT4_bit at LLWU_FILT4.B0;
    sbit  FILTSEL1_LLWU_FILT4_bit at LLWU_FILT4.B1;
    sbit  FILTSEL2_LLWU_FILT4_bit at LLWU_FILT4.B2;
    sbit  FILTSEL3_LLWU_FILT4_bit at LLWU_FILT4.B3;
    sbit  FILTSEL4_LLWU_FILT4_bit at LLWU_FILT4.B4;
    sbit  FILTE0_LLWU_FILT4_bit at LLWU_FILT4.B5;
    sbit  FILTE1_LLWU_FILT4_bit at LLWU_FILT4.B6;
    sbit  FILTF_LLWU_FILT4_bit at LLWU_FILT4.B7;

sfr unsigned short   volatile PMC_LVDSC1           absolute 0x4007D000;
    const register unsigned short int LVDV0 = 0;
    sbit  LVDV0_bit at PMC_LVDSC1.B0;
    const register unsigned short int LVDV1 = 1;
    sbit  LVDV1_bit at PMC_LVDSC1.B1;
    const register unsigned short int LVDRE = 4;
    sbit  LVDRE_bit at PMC_LVDSC1.B4;
    const register unsigned short int LVDIE = 5;
    sbit  LVDIE_bit at PMC_LVDSC1.B5;
    const register unsigned short int LVDACK = 6;
    sbit  LVDACK_bit at PMC_LVDSC1.B6;
    const register unsigned short int LVDF = 7;
    sbit  LVDF_bit at PMC_LVDSC1.B7;

sfr unsigned short   volatile PMC_LVDSC2           absolute 0x4007D001;
    const register unsigned short int LVWV0 = 0;
    sbit  LVWV0_bit at PMC_LVDSC2.B0;
    const register unsigned short int LVWV1 = 1;
    sbit  LVWV1_bit at PMC_LVDSC2.B1;
    const register unsigned short int LVWIE = 5;
    sbit  LVWIE_bit at PMC_LVDSC2.B5;
    const register unsigned short int LVWACK = 6;
    sbit  LVWACK_bit at PMC_LVDSC2.B6;
    const register unsigned short int LVWF = 7;
    sbit  LVWF_bit at PMC_LVDSC2.B7;

sfr unsigned short   volatile PMC_REGSC            absolute 0x4007D002;
    const register unsigned short int BGBE = 0;
    sbit  BGBE_bit at PMC_REGSC.B0;
    const register unsigned short int REGONS = 2;
    sbit  REGONS_bit at PMC_REGSC.B2;
    const register unsigned short int ACKISO = 3;
    sbit  ACKISO_bit at PMC_REGSC.B3;
    const register unsigned short int BGEN = 4;
    sbit  BGEN_bit at PMC_REGSC.B4;

sfr unsigned short   volatile PMC_HVDSC1           absolute 0x4007D00B;
    const register unsigned short int HVDV = 0;
    sbit  HVDV_bit at PMC_HVDSC1.B0;
    const register unsigned short int HVDRE = 4;
    sbit  HVDRE_bit at PMC_HVDSC1.B4;
    const register unsigned short int HVDIE = 5;
    sbit  HVDIE_bit at PMC_HVDSC1.B5;
    const register unsigned short int HVDACK = 6;
    sbit  HVDACK_bit at PMC_HVDSC1.B6;
    const register unsigned short int HVDF = 7;
    sbit  HVDF_bit at PMC_HVDSC1.B7;

sfr unsigned short   volatile SMC_PMPROT           absolute 0x4007E000;
    const register unsigned short int AVLLS = 1;
    sbit  AVLLS_bit at SMC_PMPROT.B1;
    const register unsigned short int ALLS = 3;
    sbit  ALLS_bit at SMC_PMPROT.B3;
    const register unsigned short int AVLP = 5;
    sbit  AVLP_bit at SMC_PMPROT.B5;
    const register unsigned short int AHSRUN = 7;
    sbit  AHSRUN_bit at SMC_PMPROT.B7;

sfr unsigned short   volatile SMC_PMCTRL           absolute 0x4007E001;
    const register unsigned short int STOPM0 = 0;
    sbit  STOPM0_bit at SMC_PMCTRL.B0;
    const register unsigned short int STOPM1 = 1;
    sbit  STOPM1_bit at SMC_PMCTRL.B1;
    const register unsigned short int STOPM2 = 2;
    sbit  STOPM2_bit at SMC_PMCTRL.B2;
    const register unsigned short int STOPA = 3;
    sbit  STOPA_bit at SMC_PMCTRL.B3;
    const register unsigned short int RUNM0 = 5;
    sbit  RUNM0_bit at SMC_PMCTRL.B5;
    const register unsigned short int RUNM1 = 6;
    sbit  RUNM1_bit at SMC_PMCTRL.B6;

sfr unsigned short   volatile SMC_STOPCTRL         absolute 0x4007E002;
    const register unsigned short int LLSM0 = 0;
    sbit  LLSM0_bit at SMC_STOPCTRL.B0;
    const register unsigned short int LLSM1 = 1;
    sbit  LLSM1_bit at SMC_STOPCTRL.B1;
    const register unsigned short int LLSM2 = 2;
    sbit  LLSM2_bit at SMC_STOPCTRL.B2;
    const register unsigned short int LPOPO = 3;
    sbit  LPOPO_bit at SMC_STOPCTRL.B3;
    const register unsigned short int RAM2PO = 4;
    sbit  RAM2PO_bit at SMC_STOPCTRL.B4;
    const register unsigned short int PORPO = 5;
    sbit  PORPO_bit at SMC_STOPCTRL.B5;
    const register unsigned short int PSTOPO0 = 6;
    sbit  PSTOPO0_bit at SMC_STOPCTRL.B6;
    const register unsigned short int PSTOPO1 = 7;
    sbit  PSTOPO1_bit at SMC_STOPCTRL.B7;

sfr unsigned short   volatile SMC_PMSTAT           absolute 0x4007E003;
    const register unsigned short int PMSTAT0 = 0;
    sbit  PMSTAT0_bit at SMC_PMSTAT.B0;
    const register unsigned short int PMSTAT1 = 1;
    sbit  PMSTAT1_bit at SMC_PMSTAT.B1;
    const register unsigned short int PMSTAT2 = 2;
    sbit  PMSTAT2_bit at SMC_PMSTAT.B2;
    const register unsigned short int PMSTAT3 = 3;
    sbit  PMSTAT3_bit at SMC_PMSTAT.B3;
    const register unsigned short int PMSTAT4 = 4;
    sbit  PMSTAT4_bit at SMC_PMSTAT.B4;
    const register unsigned short int PMSTAT5 = 5;
    sbit  PMSTAT5_bit at SMC_PMSTAT.B5;
    const register unsigned short int PMSTAT6 = 6;
    sbit  PMSTAT6_bit at SMC_PMSTAT.B6;
    const register unsigned short int PMSTAT7 = 7;
    sbit  PMSTAT7_bit at SMC_PMSTAT.B7;

sfr unsigned short   volatile RCM_SRS0             absolute 0x4007F000;
    const register unsigned short int WAKEUP = 0;
    sbit  WAKEUP_bit at RCM_SRS0.B0;
    const register unsigned short int LVD = 1;
    sbit  LVD_bit at RCM_SRS0.B1;
    const register unsigned short int LOC_ = 2;
    sbit  LOC_bit at RCM_SRS0.B2;
    const register unsigned short int LOL = 3;
    sbit  LOL_bit at RCM_SRS0.B3;
    const register unsigned short int WDOG = 5;
    sbit  WDOG_bit at RCM_SRS0.B5;
    const register unsigned short int PIN = 6;
    sbit  PIN_bit at RCM_SRS0.B6;
    const register unsigned short int POR = 7;
    sbit  POR_bit at RCM_SRS0.B7;

sfr unsigned short   volatile RCM_SRS1             absolute 0x4007F001;
    const register unsigned short int JTAG = 0;
    sbit  JTAG_bit at RCM_SRS1.B0;
    const register unsigned short int LOCKUP = 1;
    sbit  LOCKUP_bit at RCM_SRS1.B1;
    const register unsigned short int SW = 2;
    sbit  SW_bit at RCM_SRS1.B2;
    const register unsigned short int MDM_AP = 3;
    sbit  MDM_AP_bit at RCM_SRS1.B3;
    const register unsigned short int SACKERR = 5;
    sbit  SACKERR_bit at RCM_SRS1.B5;

sfr unsigned short   volatile RCM_RPFC             absolute 0x4007F004;
    const register unsigned short int RSTFLTSRW0 = 0;
    sbit  RSTFLTSRW0_bit at RCM_RPFC.B0;
    const register unsigned short int RSTFLTSRW1 = 1;
    sbit  RSTFLTSRW1_bit at RCM_RPFC.B1;
    const register unsigned short int RSTFLTSS = 2;
    sbit  RSTFLTSS_bit at RCM_RPFC.B2;

sfr unsigned short   volatile RCM_RPFW             absolute 0x4007F005;
    const register unsigned short int RSTFLTSEL0 = 0;
    sbit  RSTFLTSEL0_bit at RCM_RPFW.B0;
    const register unsigned short int RSTFLTSEL1 = 1;
    sbit  RSTFLTSEL1_bit at RCM_RPFW.B1;
    const register unsigned short int RSTFLTSEL2 = 2;
    sbit  RSTFLTSEL2_bit at RCM_RPFW.B2;
    const register unsigned short int RSTFLTSEL3 = 3;
    sbit  RSTFLTSEL3_bit at RCM_RPFW.B3;
    const register unsigned short int RSTFLTSEL4 = 4;
    sbit  RSTFLTSEL4_bit at RCM_RPFW.B4;

sfr unsigned short   volatile RCM_FM               absolute 0x4007F006;
    const register unsigned short int FORCEROM0 = 1;
    sbit  FORCEROM0_bit at RCM_FM.B1;
    const register unsigned short int FORCEROM1 = 2;
    sbit  FORCEROM1_bit at RCM_FM.B2;

sfr unsigned short   volatile RCM_MR               absolute 0x4007F007;
    const register unsigned short int BOOTROM0 = 1;
    sbit  BOOTROM0_bit at RCM_MR.B1;
    const register unsigned short int BOOTROM1 = 2;
    sbit  BOOTROM1_bit at RCM_MR.B2;

sfr unsigned short   volatile RCM_SSRS0            absolute 0x4007F008;
    const register unsigned short int SWAKEUP = 0;
    sbit  SWAKEUP_bit at RCM_SSRS0.B0;
    const register unsigned short int SLVD = 1;
    sbit  SLVD_bit at RCM_SSRS0.B1;
    const register unsigned short int SLOC = 2;
    sbit  SLOC_bit at RCM_SSRS0.B2;
    const register unsigned short int SLOL = 3;
    sbit  SLOL_bit at RCM_SSRS0.B3;
    const register unsigned short int SWDOG = 5;
    sbit  SWDOG_bit at RCM_SSRS0.B5;
    const register unsigned short int SPIN = 6;
    sbit  SPIN_bit at RCM_SSRS0.B6;
    const register unsigned short int SPOR = 7;
    sbit  SPOR_bit at RCM_SSRS0.B7;

sfr unsigned short   volatile RCM_SSRS1            absolute 0x4007F009;
    const register unsigned short int SJTAG = 0;
    sbit  SJTAG_bit at RCM_SSRS1.B0;
    const register unsigned short int SLOCKUP = 1;
    sbit  SLOCKUP_bit at RCM_SSRS1.B1;
    const register unsigned short int SSW = 2;
    sbit  SSW_bit at RCM_SSRS1.B2;
    const register unsigned short int SMDM_AP = 3;
    sbit  SMDM_AP_bit at RCM_SSRS1.B3;
    const register unsigned short int SSACKERR = 5;
    sbit  SSACKERR_bit at RCM_SSRS1.B5;

sfr unsigned long   volatile TRNG0_MCTL           absolute 0x400A0000;
    const register unsigned short int SAMP_MODE0 = 0;
    sbit  SAMP_MODE0_bit at TRNG0_MCTL.B0;
    const register unsigned short int SAMP_MODE1 = 1;
    sbit  SAMP_MODE1_bit at TRNG0_MCTL.B1;
    const register unsigned short int OSC_DIV0 = 2;
    sbit  OSC_DIV0_bit at TRNG0_MCTL.B2;
    const register unsigned short int OSC_DIV1 = 3;
    sbit  OSC_DIV1_bit at TRNG0_MCTL.B3;
    const register unsigned short int UNUSED = 4;
    sbit  UNUSED_bit at TRNG0_MCTL.B4;
    const register unsigned short int TRNG_ACC = 5;
    sbit  TRNG_ACC_bit at TRNG0_MCTL.B5;
    const register unsigned short int RST_DEF = 6;
    sbit  RST_DEF_bit at TRNG0_MCTL.B6;
    const register unsigned short int FOR_SCLK = 7;
    sbit  FOR_SCLK_bit at TRNG0_MCTL.B7;
    const register unsigned short int FCT_FAIL = 8;
    sbit  FCT_FAIL_bit at TRNG0_MCTL.B8;
    const register unsigned short int FCT_VAL = 9;
    sbit  FCT_VAL_bit at TRNG0_MCTL.B9;
    const register unsigned short int ENT_VAL = 10;
    sbit  ENT_VAL_bit at TRNG0_MCTL.B10;
    const register unsigned short int TST_OUT = 11;
    sbit  TST_OUT_bit at TRNG0_MCTL.B11;
    sbit  ERR_TRNG0_MCTL_bit at TRNG0_MCTL.B12;
    const register unsigned short int TSTOP_OK = 13;
    sbit  TSTOP_OK_bit at TRNG0_MCTL.B13;
    const register unsigned short int PRGM = 16;
    sbit  PRGM_bit at TRNG0_MCTL.B16;

sfr unsigned long   volatile TRNG0_SCMISC         absolute 0x400A0004;
    const register unsigned short int LRUN_MAX0 = 0;
    sbit  LRUN_MAX0_bit at TRNG0_SCMISC.B0;
    const register unsigned short int LRUN_MAX1 = 1;
    sbit  LRUN_MAX1_bit at TRNG0_SCMISC.B1;
    const register unsigned short int LRUN_MAX2 = 2;
    sbit  LRUN_MAX2_bit at TRNG0_SCMISC.B2;
    const register unsigned short int LRUN_MAX3 = 3;
    sbit  LRUN_MAX3_bit at TRNG0_SCMISC.B3;
    const register unsigned short int LRUN_MAX4 = 4;
    sbit  LRUN_MAX4_bit at TRNG0_SCMISC.B4;
    const register unsigned short int LRUN_MAX5 = 5;
    sbit  LRUN_MAX5_bit at TRNG0_SCMISC.B5;
    const register unsigned short int LRUN_MAX6 = 6;
    sbit  LRUN_MAX6_bit at TRNG0_SCMISC.B6;
    const register unsigned short int LRUN_MAX7 = 7;
    sbit  LRUN_MAX7_bit at TRNG0_SCMISC.B7;
    const register unsigned short int RTY_CT0 = 16;
    sbit  RTY_CT0_bit at TRNG0_SCMISC.B16;
    const register unsigned short int RTY_CT1 = 17;
    sbit  RTY_CT1_bit at TRNG0_SCMISC.B17;
    const register unsigned short int RTY_CT2 = 18;
    sbit  RTY_CT2_bit at TRNG0_SCMISC.B18;
    const register unsigned short int RTY_CT3 = 19;
    sbit  RTY_CT3_bit at TRNG0_SCMISC.B19;

sfr unsigned long   volatile TRNG0_PKRRNG         absolute 0x400A0008;
    const register unsigned short int PKR_RNG0 = 0;
    sbit  PKR_RNG0_bit at TRNG0_PKRRNG.B0;
    const register unsigned short int PKR_RNG1 = 1;
    sbit  PKR_RNG1_bit at TRNG0_PKRRNG.B1;
    const register unsigned short int PKR_RNG2 = 2;
    sbit  PKR_RNG2_bit at TRNG0_PKRRNG.B2;
    const register unsigned short int PKR_RNG3 = 3;
    sbit  PKR_RNG3_bit at TRNG0_PKRRNG.B3;
    const register unsigned short int PKR_RNG4 = 4;
    sbit  PKR_RNG4_bit at TRNG0_PKRRNG.B4;
    const register unsigned short int PKR_RNG5 = 5;
    sbit  PKR_RNG5_bit at TRNG0_PKRRNG.B5;
    const register unsigned short int PKR_RNG6 = 6;
    sbit  PKR_RNG6_bit at TRNG0_PKRRNG.B6;
    const register unsigned short int PKR_RNG7 = 7;
    sbit  PKR_RNG7_bit at TRNG0_PKRRNG.B7;
    const register unsigned short int PKR_RNG8 = 8;
    sbit  PKR_RNG8_bit at TRNG0_PKRRNG.B8;
    const register unsigned short int PKR_RNG9 = 9;
    sbit  PKR_RNG9_bit at TRNG0_PKRRNG.B9;
    const register unsigned short int PKR_RNG10 = 10;
    sbit  PKR_RNG10_bit at TRNG0_PKRRNG.B10;
    const register unsigned short int PKR_RNG11 = 11;
    sbit  PKR_RNG11_bit at TRNG0_PKRRNG.B11;
    const register unsigned short int PKR_RNG12 = 12;
    sbit  PKR_RNG12_bit at TRNG0_PKRRNG.B12;
    const register unsigned short int PKR_RNG13 = 13;
    sbit  PKR_RNG13_bit at TRNG0_PKRRNG.B13;
    const register unsigned short int PKR_RNG14 = 14;
    sbit  PKR_RNG14_bit at TRNG0_PKRRNG.B14;
    const register unsigned short int PKR_RNG15 = 15;
    sbit  PKR_RNG15_bit at TRNG0_PKRRNG.B15;

sfr unsigned long   volatile TRNG0_PKRMAX         absolute 0x400A000C;
    const register unsigned short int PKR_MAX0 = 0;
    sbit  PKR_MAX0_bit at TRNG0_PKRMAX.B0;
    const register unsigned short int PKR_MAX1 = 1;
    sbit  PKR_MAX1_bit at TRNG0_PKRMAX.B1;
    const register unsigned short int PKR_MAX2 = 2;
    sbit  PKR_MAX2_bit at TRNG0_PKRMAX.B2;
    const register unsigned short int PKR_MAX3 = 3;
    sbit  PKR_MAX3_bit at TRNG0_PKRMAX.B3;
    const register unsigned short int PKR_MAX4 = 4;
    sbit  PKR_MAX4_bit at TRNG0_PKRMAX.B4;
    const register unsigned short int PKR_MAX5 = 5;
    sbit  PKR_MAX5_bit at TRNG0_PKRMAX.B5;
    const register unsigned short int PKR_MAX6 = 6;
    sbit  PKR_MAX6_bit at TRNG0_PKRMAX.B6;
    const register unsigned short int PKR_MAX7 = 7;
    sbit  PKR_MAX7_bit at TRNG0_PKRMAX.B7;
    const register unsigned short int PKR_MAX8 = 8;
    sbit  PKR_MAX8_bit at TRNG0_PKRMAX.B8;
    const register unsigned short int PKR_MAX9 = 9;
    sbit  PKR_MAX9_bit at TRNG0_PKRMAX.B9;
    const register unsigned short int PKR_MAX10 = 10;
    sbit  PKR_MAX10_bit at TRNG0_PKRMAX.B10;
    const register unsigned short int PKR_MAX11 = 11;
    sbit  PKR_MAX11_bit at TRNG0_PKRMAX.B11;
    const register unsigned short int PKR_MAX12 = 12;
    sbit  PKR_MAX12_bit at TRNG0_PKRMAX.B12;
    const register unsigned short int PKR_MAX13 = 13;
    sbit  PKR_MAX13_bit at TRNG0_PKRMAX.B13;
    const register unsigned short int PKR_MAX14 = 14;
    sbit  PKR_MAX14_bit at TRNG0_PKRMAX.B14;
    const register unsigned short int PKR_MAX15 = 15;
    sbit  PKR_MAX15_bit at TRNG0_PKRMAX.B15;
    const register unsigned short int PKR_MAX16 = 16;
    sbit  PKR_MAX16_bit at TRNG0_PKRMAX.B16;
    const register unsigned short int PKR_MAX17 = 17;
    sbit  PKR_MAX17_bit at TRNG0_PKRMAX.B17;
    const register unsigned short int PKR_MAX18 = 18;
    sbit  PKR_MAX18_bit at TRNG0_PKRMAX.B18;
    const register unsigned short int PKR_MAX19 = 19;
    sbit  PKR_MAX19_bit at TRNG0_PKRMAX.B19;
    const register unsigned short int PKR_MAX20 = 20;
    sbit  PKR_MAX20_bit at TRNG0_PKRMAX.B20;
    const register unsigned short int PKR_MAX21 = 21;
    sbit  PKR_MAX21_bit at TRNG0_PKRMAX.B21;
    const register unsigned short int PKR_MAX22 = 22;
    sbit  PKR_MAX22_bit at TRNG0_PKRMAX.B22;
    const register unsigned short int PKR_MAX23 = 23;
    sbit  PKR_MAX23_bit at TRNG0_PKRMAX.B23;

sfr unsigned long   volatile TRNG0_PKRSQ          absolute 0x400A000C;
    const register unsigned short int PKR_SQ0 = 0;
    sbit  PKR_SQ0_bit at TRNG0_PKRSQ.B0;
    const register unsigned short int PKR_SQ1 = 1;
    sbit  PKR_SQ1_bit at TRNG0_PKRSQ.B1;
    const register unsigned short int PKR_SQ2 = 2;
    sbit  PKR_SQ2_bit at TRNG0_PKRSQ.B2;
    const register unsigned short int PKR_SQ3 = 3;
    sbit  PKR_SQ3_bit at TRNG0_PKRSQ.B3;
    const register unsigned short int PKR_SQ4 = 4;
    sbit  PKR_SQ4_bit at TRNG0_PKRSQ.B4;
    const register unsigned short int PKR_SQ5 = 5;
    sbit  PKR_SQ5_bit at TRNG0_PKRSQ.B5;
    const register unsigned short int PKR_SQ6 = 6;
    sbit  PKR_SQ6_bit at TRNG0_PKRSQ.B6;
    const register unsigned short int PKR_SQ7 = 7;
    sbit  PKR_SQ7_bit at TRNG0_PKRSQ.B7;
    const register unsigned short int PKR_SQ8 = 8;
    sbit  PKR_SQ8_bit at TRNG0_PKRSQ.B8;
    const register unsigned short int PKR_SQ9 = 9;
    sbit  PKR_SQ9_bit at TRNG0_PKRSQ.B9;
    const register unsigned short int PKR_SQ10 = 10;
    sbit  PKR_SQ10_bit at TRNG0_PKRSQ.B10;
    const register unsigned short int PKR_SQ11 = 11;
    sbit  PKR_SQ11_bit at TRNG0_PKRSQ.B11;
    const register unsigned short int PKR_SQ12 = 12;
    sbit  PKR_SQ12_bit at TRNG0_PKRSQ.B12;
    const register unsigned short int PKR_SQ13 = 13;
    sbit  PKR_SQ13_bit at TRNG0_PKRSQ.B13;
    const register unsigned short int PKR_SQ14 = 14;
    sbit  PKR_SQ14_bit at TRNG0_PKRSQ.B14;
    const register unsigned short int PKR_SQ15 = 15;
    sbit  PKR_SQ15_bit at TRNG0_PKRSQ.B15;
    const register unsigned short int PKR_SQ16 = 16;
    sbit  PKR_SQ16_bit at TRNG0_PKRSQ.B16;
    const register unsigned short int PKR_SQ17 = 17;
    sbit  PKR_SQ17_bit at TRNG0_PKRSQ.B17;
    const register unsigned short int PKR_SQ18 = 18;
    sbit  PKR_SQ18_bit at TRNG0_PKRSQ.B18;
    const register unsigned short int PKR_SQ19 = 19;
    sbit  PKR_SQ19_bit at TRNG0_PKRSQ.B19;
    const register unsigned short int PKR_SQ20 = 20;
    sbit  PKR_SQ20_bit at TRNG0_PKRSQ.B20;
    const register unsigned short int PKR_SQ21 = 21;
    sbit  PKR_SQ21_bit at TRNG0_PKRSQ.B21;
    const register unsigned short int PKR_SQ22 = 22;
    sbit  PKR_SQ22_bit at TRNG0_PKRSQ.B22;
    const register unsigned short int PKR_SQ23 = 23;
    sbit  PKR_SQ23_bit at TRNG0_PKRSQ.B23;

sfr unsigned long   volatile TRNG0_SDCTL          absolute 0x400A0010;
    const register unsigned short int SAMP_SIZE0 = 0;
    sbit  SAMP_SIZE0_bit at TRNG0_SDCTL.B0;
    const register unsigned short int SAMP_SIZE1 = 1;
    sbit  SAMP_SIZE1_bit at TRNG0_SDCTL.B1;
    const register unsigned short int SAMP_SIZE2 = 2;
    sbit  SAMP_SIZE2_bit at TRNG0_SDCTL.B2;
    const register unsigned short int SAMP_SIZE3 = 3;
    sbit  SAMP_SIZE3_bit at TRNG0_SDCTL.B3;
    const register unsigned short int SAMP_SIZE4 = 4;
    sbit  SAMP_SIZE4_bit at TRNG0_SDCTL.B4;
    const register unsigned short int SAMP_SIZE5 = 5;
    sbit  SAMP_SIZE5_bit at TRNG0_SDCTL.B5;
    const register unsigned short int SAMP_SIZE6 = 6;
    sbit  SAMP_SIZE6_bit at TRNG0_SDCTL.B6;
    const register unsigned short int SAMP_SIZE7 = 7;
    sbit  SAMP_SIZE7_bit at TRNG0_SDCTL.B7;
    const register unsigned short int SAMP_SIZE8 = 8;
    sbit  SAMP_SIZE8_bit at TRNG0_SDCTL.B8;
    const register unsigned short int SAMP_SIZE9 = 9;
    sbit  SAMP_SIZE9_bit at TRNG0_SDCTL.B9;
    const register unsigned short int SAMP_SIZE10 = 10;
    sbit  SAMP_SIZE10_bit at TRNG0_SDCTL.B10;
    const register unsigned short int SAMP_SIZE11 = 11;
    sbit  SAMP_SIZE11_bit at TRNG0_SDCTL.B11;
    const register unsigned short int SAMP_SIZE12 = 12;
    sbit  SAMP_SIZE12_bit at TRNG0_SDCTL.B12;
    const register unsigned short int SAMP_SIZE13 = 13;
    sbit  SAMP_SIZE13_bit at TRNG0_SDCTL.B13;
    const register unsigned short int SAMP_SIZE14 = 14;
    sbit  SAMP_SIZE14_bit at TRNG0_SDCTL.B14;
    const register unsigned short int SAMP_SIZE15 = 15;
    sbit  SAMP_SIZE15_bit at TRNG0_SDCTL.B15;
    const register unsigned short int ENT_DLY0 = 16;
    sbit  ENT_DLY0_bit at TRNG0_SDCTL.B16;
    const register unsigned short int ENT_DLY1 = 17;
    sbit  ENT_DLY1_bit at TRNG0_SDCTL.B17;
    const register unsigned short int ENT_DLY2 = 18;
    sbit  ENT_DLY2_bit at TRNG0_SDCTL.B18;
    const register unsigned short int ENT_DLY3 = 19;
    sbit  ENT_DLY3_bit at TRNG0_SDCTL.B19;
    const register unsigned short int ENT_DLY4 = 20;
    sbit  ENT_DLY4_bit at TRNG0_SDCTL.B20;
    const register unsigned short int ENT_DLY5 = 21;
    sbit  ENT_DLY5_bit at TRNG0_SDCTL.B21;
    const register unsigned short int ENT_DLY6 = 22;
    sbit  ENT_DLY6_bit at TRNG0_SDCTL.B22;
    const register unsigned short int ENT_DLY7 = 23;
    sbit  ENT_DLY7_bit at TRNG0_SDCTL.B23;
    const register unsigned short int ENT_DLY8 = 24;
    sbit  ENT_DLY8_bit at TRNG0_SDCTL.B24;
    const register unsigned short int ENT_DLY9 = 25;
    sbit  ENT_DLY9_bit at TRNG0_SDCTL.B25;
    const register unsigned short int ENT_DLY10 = 26;
    sbit  ENT_DLY10_bit at TRNG0_SDCTL.B26;
    const register unsigned short int ENT_DLY11 = 27;
    sbit  ENT_DLY11_bit at TRNG0_SDCTL.B27;
    const register unsigned short int ENT_DLY12 = 28;
    sbit  ENT_DLY12_bit at TRNG0_SDCTL.B28;
    const register unsigned short int ENT_DLY13 = 29;
    sbit  ENT_DLY13_bit at TRNG0_SDCTL.B29;
    const register unsigned short int ENT_DLY14 = 30;
    sbit  ENT_DLY14_bit at TRNG0_SDCTL.B30;
    const register unsigned short int ENT_DLY15 = 31;
    sbit  ENT_DLY15_bit at TRNG0_SDCTL.B31;

sfr unsigned long   volatile TRNG0_SBLIM          absolute 0x400A0014;
    const register unsigned short int SB_LIM0 = 0;
    sbit  SB_LIM0_bit at TRNG0_SBLIM.B0;
    const register unsigned short int SB_LIM1 = 1;
    sbit  SB_LIM1_bit at TRNG0_SBLIM.B1;
    const register unsigned short int SB_LIM2 = 2;
    sbit  SB_LIM2_bit at TRNG0_SBLIM.B2;
    const register unsigned short int SB_LIM3 = 3;
    sbit  SB_LIM3_bit at TRNG0_SBLIM.B3;
    const register unsigned short int SB_LIM4 = 4;
    sbit  SB_LIM4_bit at TRNG0_SBLIM.B4;
    const register unsigned short int SB_LIM5 = 5;
    sbit  SB_LIM5_bit at TRNG0_SBLIM.B5;
    const register unsigned short int SB_LIM6 = 6;
    sbit  SB_LIM6_bit at TRNG0_SBLIM.B6;
    const register unsigned short int SB_LIM7 = 7;
    sbit  SB_LIM7_bit at TRNG0_SBLIM.B7;
    const register unsigned short int SB_LIM8 = 8;
    sbit  SB_LIM8_bit at TRNG0_SBLIM.B8;
    const register unsigned short int SB_LIM9 = 9;
    sbit  SB_LIM9_bit at TRNG0_SBLIM.B9;

sfr unsigned long   volatile TRNG0_TOTSAM         absolute 0x400A0014;
    const register unsigned short int TOT_SAM0 = 0;
    sbit  TOT_SAM0_bit at TRNG0_TOTSAM.B0;
    const register unsigned short int TOT_SAM1 = 1;
    sbit  TOT_SAM1_bit at TRNG0_TOTSAM.B1;
    const register unsigned short int TOT_SAM2 = 2;
    sbit  TOT_SAM2_bit at TRNG0_TOTSAM.B2;
    const register unsigned short int TOT_SAM3 = 3;
    sbit  TOT_SAM3_bit at TRNG0_TOTSAM.B3;
    const register unsigned short int TOT_SAM4 = 4;
    sbit  TOT_SAM4_bit at TRNG0_TOTSAM.B4;
    const register unsigned short int TOT_SAM5 = 5;
    sbit  TOT_SAM5_bit at TRNG0_TOTSAM.B5;
    const register unsigned short int TOT_SAM6 = 6;
    sbit  TOT_SAM6_bit at TRNG0_TOTSAM.B6;
    const register unsigned short int TOT_SAM7 = 7;
    sbit  TOT_SAM7_bit at TRNG0_TOTSAM.B7;
    const register unsigned short int TOT_SAM8 = 8;
    sbit  TOT_SAM8_bit at TRNG0_TOTSAM.B8;
    const register unsigned short int TOT_SAM9 = 9;
    sbit  TOT_SAM9_bit at TRNG0_TOTSAM.B9;
    const register unsigned short int TOT_SAM10 = 10;
    sbit  TOT_SAM10_bit at TRNG0_TOTSAM.B10;
    const register unsigned short int TOT_SAM11 = 11;
    sbit  TOT_SAM11_bit at TRNG0_TOTSAM.B11;
    const register unsigned short int TOT_SAM12 = 12;
    sbit  TOT_SAM12_bit at TRNG0_TOTSAM.B12;
    const register unsigned short int TOT_SAM13 = 13;
    sbit  TOT_SAM13_bit at TRNG0_TOTSAM.B13;
    const register unsigned short int TOT_SAM14 = 14;
    sbit  TOT_SAM14_bit at TRNG0_TOTSAM.B14;
    const register unsigned short int TOT_SAM15 = 15;
    sbit  TOT_SAM15_bit at TRNG0_TOTSAM.B15;
    const register unsigned short int TOT_SAM16 = 16;
    sbit  TOT_SAM16_bit at TRNG0_TOTSAM.B16;
    const register unsigned short int TOT_SAM17 = 17;
    sbit  TOT_SAM17_bit at TRNG0_TOTSAM.B17;
    const register unsigned short int TOT_SAM18 = 18;
    sbit  TOT_SAM18_bit at TRNG0_TOTSAM.B18;
    const register unsigned short int TOT_SAM19 = 19;
    sbit  TOT_SAM19_bit at TRNG0_TOTSAM.B19;

sfr unsigned long   volatile TRNG0_FRQMIN         absolute 0x400A0018;
    const register unsigned short int FRQ_MIN0 = 0;
    sbit  FRQ_MIN0_bit at TRNG0_FRQMIN.B0;
    const register unsigned short int FRQ_MIN1 = 1;
    sbit  FRQ_MIN1_bit at TRNG0_FRQMIN.B1;
    const register unsigned short int FRQ_MIN2 = 2;
    sbit  FRQ_MIN2_bit at TRNG0_FRQMIN.B2;
    const register unsigned short int FRQ_MIN3 = 3;
    sbit  FRQ_MIN3_bit at TRNG0_FRQMIN.B3;
    const register unsigned short int FRQ_MIN4 = 4;
    sbit  FRQ_MIN4_bit at TRNG0_FRQMIN.B4;
    const register unsigned short int FRQ_MIN5 = 5;
    sbit  FRQ_MIN5_bit at TRNG0_FRQMIN.B5;
    const register unsigned short int FRQ_MIN6 = 6;
    sbit  FRQ_MIN6_bit at TRNG0_FRQMIN.B6;
    const register unsigned short int FRQ_MIN7 = 7;
    sbit  FRQ_MIN7_bit at TRNG0_FRQMIN.B7;
    const register unsigned short int FRQ_MIN8 = 8;
    sbit  FRQ_MIN8_bit at TRNG0_FRQMIN.B8;
    const register unsigned short int FRQ_MIN9 = 9;
    sbit  FRQ_MIN9_bit at TRNG0_FRQMIN.B9;
    const register unsigned short int FRQ_MIN10 = 10;
    sbit  FRQ_MIN10_bit at TRNG0_FRQMIN.B10;
    const register unsigned short int FRQ_MIN11 = 11;
    sbit  FRQ_MIN11_bit at TRNG0_FRQMIN.B11;
    const register unsigned short int FRQ_MIN12 = 12;
    sbit  FRQ_MIN12_bit at TRNG0_FRQMIN.B12;
    const register unsigned short int FRQ_MIN13 = 13;
    sbit  FRQ_MIN13_bit at TRNG0_FRQMIN.B13;
    const register unsigned short int FRQ_MIN14 = 14;
    sbit  FRQ_MIN14_bit at TRNG0_FRQMIN.B14;
    const register unsigned short int FRQ_MIN15 = 15;
    sbit  FRQ_MIN15_bit at TRNG0_FRQMIN.B15;
    const register unsigned short int FRQ_MIN16 = 16;
    sbit  FRQ_MIN16_bit at TRNG0_FRQMIN.B16;
    const register unsigned short int FRQ_MIN17 = 17;
    sbit  FRQ_MIN17_bit at TRNG0_FRQMIN.B17;
    const register unsigned short int FRQ_MIN18 = 18;
    sbit  FRQ_MIN18_bit at TRNG0_FRQMIN.B18;
    const register unsigned short int FRQ_MIN19 = 19;
    sbit  FRQ_MIN19_bit at TRNG0_FRQMIN.B19;
    const register unsigned short int FRQ_MIN20 = 20;
    sbit  FRQ_MIN20_bit at TRNG0_FRQMIN.B20;
    const register unsigned short int FRQ_MIN21 = 21;
    sbit  FRQ_MIN21_bit at TRNG0_FRQMIN.B21;

sfr unsigned long   volatile TRNG0_FRQCNT         absolute 0x400A001C;
    const register unsigned short int FRQ_CT0 = 0;
    sbit  FRQ_CT0_bit at TRNG0_FRQCNT.B0;
    const register unsigned short int FRQ_CT1 = 1;
    sbit  FRQ_CT1_bit at TRNG0_FRQCNT.B1;
    const register unsigned short int FRQ_CT2 = 2;
    sbit  FRQ_CT2_bit at TRNG0_FRQCNT.B2;
    const register unsigned short int FRQ_CT3 = 3;
    sbit  FRQ_CT3_bit at TRNG0_FRQCNT.B3;
    const register unsigned short int FRQ_CT4 = 4;
    sbit  FRQ_CT4_bit at TRNG0_FRQCNT.B4;
    const register unsigned short int FRQ_CT5 = 5;
    sbit  FRQ_CT5_bit at TRNG0_FRQCNT.B5;
    const register unsigned short int FRQ_CT6 = 6;
    sbit  FRQ_CT6_bit at TRNG0_FRQCNT.B6;
    const register unsigned short int FRQ_CT7 = 7;
    sbit  FRQ_CT7_bit at TRNG0_FRQCNT.B7;
    const register unsigned short int FRQ_CT8 = 8;
    sbit  FRQ_CT8_bit at TRNG0_FRQCNT.B8;
    const register unsigned short int FRQ_CT9 = 9;
    sbit  FRQ_CT9_bit at TRNG0_FRQCNT.B9;
    const register unsigned short int FRQ_CT10 = 10;
    sbit  FRQ_CT10_bit at TRNG0_FRQCNT.B10;
    const register unsigned short int FRQ_CT11 = 11;
    sbit  FRQ_CT11_bit at TRNG0_FRQCNT.B11;
    const register unsigned short int FRQ_CT12 = 12;
    sbit  FRQ_CT12_bit at TRNG0_FRQCNT.B12;
    const register unsigned short int FRQ_CT13 = 13;
    sbit  FRQ_CT13_bit at TRNG0_FRQCNT.B13;
    const register unsigned short int FRQ_CT14 = 14;
    sbit  FRQ_CT14_bit at TRNG0_FRQCNT.B14;
    const register unsigned short int FRQ_CT15 = 15;
    sbit  FRQ_CT15_bit at TRNG0_FRQCNT.B15;
    const register unsigned short int FRQ_CT16 = 16;
    sbit  FRQ_CT16_bit at TRNG0_FRQCNT.B16;
    const register unsigned short int FRQ_CT17 = 17;
    sbit  FRQ_CT17_bit at TRNG0_FRQCNT.B17;
    const register unsigned short int FRQ_CT18 = 18;
    sbit  FRQ_CT18_bit at TRNG0_FRQCNT.B18;
    const register unsigned short int FRQ_CT19 = 19;
    sbit  FRQ_CT19_bit at TRNG0_FRQCNT.B19;
    const register unsigned short int FRQ_CT20 = 20;
    sbit  FRQ_CT20_bit at TRNG0_FRQCNT.B20;
    const register unsigned short int FRQ_CT21 = 21;
    sbit  FRQ_CT21_bit at TRNG0_FRQCNT.B21;

sfr unsigned long   volatile TRNG0_FRQMAX         absolute 0x400A001C;
    const register unsigned short int FRQ_MAX0 = 0;
    sbit  FRQ_MAX0_bit at TRNG0_FRQMAX.B0;
    const register unsigned short int FRQ_MAX1 = 1;
    sbit  FRQ_MAX1_bit at TRNG0_FRQMAX.B1;
    const register unsigned short int FRQ_MAX2 = 2;
    sbit  FRQ_MAX2_bit at TRNG0_FRQMAX.B2;
    const register unsigned short int FRQ_MAX3 = 3;
    sbit  FRQ_MAX3_bit at TRNG0_FRQMAX.B3;
    const register unsigned short int FRQ_MAX4 = 4;
    sbit  FRQ_MAX4_bit at TRNG0_FRQMAX.B4;
    const register unsigned short int FRQ_MAX5 = 5;
    sbit  FRQ_MAX5_bit at TRNG0_FRQMAX.B5;
    const register unsigned short int FRQ_MAX6 = 6;
    sbit  FRQ_MAX6_bit at TRNG0_FRQMAX.B6;
    const register unsigned short int FRQ_MAX7 = 7;
    sbit  FRQ_MAX7_bit at TRNG0_FRQMAX.B7;
    const register unsigned short int FRQ_MAX8 = 8;
    sbit  FRQ_MAX8_bit at TRNG0_FRQMAX.B8;
    const register unsigned short int FRQ_MAX9 = 9;
    sbit  FRQ_MAX9_bit at TRNG0_FRQMAX.B9;
    const register unsigned short int FRQ_MAX10 = 10;
    sbit  FRQ_MAX10_bit at TRNG0_FRQMAX.B10;
    const register unsigned short int FRQ_MAX11 = 11;
    sbit  FRQ_MAX11_bit at TRNG0_FRQMAX.B11;
    const register unsigned short int FRQ_MAX12 = 12;
    sbit  FRQ_MAX12_bit at TRNG0_FRQMAX.B12;
    const register unsigned short int FRQ_MAX13 = 13;
    sbit  FRQ_MAX13_bit at TRNG0_FRQMAX.B13;
    const register unsigned short int FRQ_MAX14 = 14;
    sbit  FRQ_MAX14_bit at TRNG0_FRQMAX.B14;
    const register unsigned short int FRQ_MAX15 = 15;
    sbit  FRQ_MAX15_bit at TRNG0_FRQMAX.B15;
    const register unsigned short int FRQ_MAX16 = 16;
    sbit  FRQ_MAX16_bit at TRNG0_FRQMAX.B16;
    const register unsigned short int FRQ_MAX17 = 17;
    sbit  FRQ_MAX17_bit at TRNG0_FRQMAX.B17;
    const register unsigned short int FRQ_MAX18 = 18;
    sbit  FRQ_MAX18_bit at TRNG0_FRQMAX.B18;
    const register unsigned short int FRQ_MAX19 = 19;
    sbit  FRQ_MAX19_bit at TRNG0_FRQMAX.B19;
    const register unsigned short int FRQ_MAX20 = 20;
    sbit  FRQ_MAX20_bit at TRNG0_FRQMAX.B20;
    const register unsigned short int FRQ_MAX21 = 21;
    sbit  FRQ_MAX21_bit at TRNG0_FRQMAX.B21;

sfr unsigned long   volatile TRNG0_SCMC           absolute 0x400A0020;
    const register unsigned short int MONO_CT0 = 0;
    sbit  MONO_CT0_bit at TRNG0_SCMC.B0;
    const register unsigned short int MONO_CT1 = 1;
    sbit  MONO_CT1_bit at TRNG0_SCMC.B1;
    const register unsigned short int MONO_CT2 = 2;
    sbit  MONO_CT2_bit at TRNG0_SCMC.B2;
    const register unsigned short int MONO_CT3 = 3;
    sbit  MONO_CT3_bit at TRNG0_SCMC.B3;
    const register unsigned short int MONO_CT4 = 4;
    sbit  MONO_CT4_bit at TRNG0_SCMC.B4;
    const register unsigned short int MONO_CT5 = 5;
    sbit  MONO_CT5_bit at TRNG0_SCMC.B5;
    const register unsigned short int MONO_CT6 = 6;
    sbit  MONO_CT6_bit at TRNG0_SCMC.B6;
    const register unsigned short int MONO_CT7 = 7;
    sbit  MONO_CT7_bit at TRNG0_SCMC.B7;
    const register unsigned short int MONO_CT8 = 8;
    sbit  MONO_CT8_bit at TRNG0_SCMC.B8;
    const register unsigned short int MONO_CT9 = 9;
    sbit  MONO_CT9_bit at TRNG0_SCMC.B9;
    const register unsigned short int MONO_CT10 = 10;
    sbit  MONO_CT10_bit at TRNG0_SCMC.B10;
    const register unsigned short int MONO_CT11 = 11;
    sbit  MONO_CT11_bit at TRNG0_SCMC.B11;
    const register unsigned short int MONO_CT12 = 12;
    sbit  MONO_CT12_bit at TRNG0_SCMC.B12;
    const register unsigned short int MONO_CT13 = 13;
    sbit  MONO_CT13_bit at TRNG0_SCMC.B13;
    const register unsigned short int MONO_CT14 = 14;
    sbit  MONO_CT14_bit at TRNG0_SCMC.B14;
    const register unsigned short int MONO_CT15 = 15;
    sbit  MONO_CT15_bit at TRNG0_SCMC.B15;

sfr unsigned long   volatile TRNG0_SCML           absolute 0x400A0020;
    const register unsigned short int MONO_MAX0 = 0;
    sbit  MONO_MAX0_bit at TRNG0_SCML.B0;
    const register unsigned short int MONO_MAX1 = 1;
    sbit  MONO_MAX1_bit at TRNG0_SCML.B1;
    const register unsigned short int MONO_MAX2 = 2;
    sbit  MONO_MAX2_bit at TRNG0_SCML.B2;
    const register unsigned short int MONO_MAX3 = 3;
    sbit  MONO_MAX3_bit at TRNG0_SCML.B3;
    const register unsigned short int MONO_MAX4 = 4;
    sbit  MONO_MAX4_bit at TRNG0_SCML.B4;
    const register unsigned short int MONO_MAX5 = 5;
    sbit  MONO_MAX5_bit at TRNG0_SCML.B5;
    const register unsigned short int MONO_MAX6 = 6;
    sbit  MONO_MAX6_bit at TRNG0_SCML.B6;
    const register unsigned short int MONO_MAX7 = 7;
    sbit  MONO_MAX7_bit at TRNG0_SCML.B7;
    const register unsigned short int MONO_MAX8 = 8;
    sbit  MONO_MAX8_bit at TRNG0_SCML.B8;
    const register unsigned short int MONO_MAX9 = 9;
    sbit  MONO_MAX9_bit at TRNG0_SCML.B9;
    const register unsigned short int MONO_MAX10 = 10;
    sbit  MONO_MAX10_bit at TRNG0_SCML.B10;
    const register unsigned short int MONO_MAX11 = 11;
    sbit  MONO_MAX11_bit at TRNG0_SCML.B11;
    const register unsigned short int MONO_MAX12 = 12;
    sbit  MONO_MAX12_bit at TRNG0_SCML.B12;
    const register unsigned short int MONO_MAX13 = 13;
    sbit  MONO_MAX13_bit at TRNG0_SCML.B13;
    const register unsigned short int MONO_MAX14 = 14;
    sbit  MONO_MAX14_bit at TRNG0_SCML.B14;
    const register unsigned short int MONO_MAX15 = 15;
    sbit  MONO_MAX15_bit at TRNG0_SCML.B15;
    const register unsigned short int MONO_RNG0 = 16;
    sbit  MONO_RNG0_bit at TRNG0_SCML.B16;
    const register unsigned short int MONO_RNG1 = 17;
    sbit  MONO_RNG1_bit at TRNG0_SCML.B17;
    const register unsigned short int MONO_RNG2 = 18;
    sbit  MONO_RNG2_bit at TRNG0_SCML.B18;
    const register unsigned short int MONO_RNG3 = 19;
    sbit  MONO_RNG3_bit at TRNG0_SCML.B19;
    const register unsigned short int MONO_RNG4 = 20;
    sbit  MONO_RNG4_bit at TRNG0_SCML.B20;
    const register unsigned short int MONO_RNG5 = 21;
    sbit  MONO_RNG5_bit at TRNG0_SCML.B21;
    const register unsigned short int MONO_RNG6 = 22;
    sbit  MONO_RNG6_bit at TRNG0_SCML.B22;
    const register unsigned short int MONO_RNG7 = 23;
    sbit  MONO_RNG7_bit at TRNG0_SCML.B23;
    const register unsigned short int MONO_RNG8 = 24;
    sbit  MONO_RNG8_bit at TRNG0_SCML.B24;
    const register unsigned short int MONO_RNG9 = 25;
    sbit  MONO_RNG9_bit at TRNG0_SCML.B25;
    const register unsigned short int MONO_RNG10 = 26;
    sbit  MONO_RNG10_bit at TRNG0_SCML.B26;
    const register unsigned short int MONO_RNG11 = 27;
    sbit  MONO_RNG11_bit at TRNG0_SCML.B27;
    const register unsigned short int MONO_RNG12 = 28;
    sbit  MONO_RNG12_bit at TRNG0_SCML.B28;
    const register unsigned short int MONO_RNG13 = 29;
    sbit  MONO_RNG13_bit at TRNG0_SCML.B29;
    const register unsigned short int MONO_RNG14 = 30;
    sbit  MONO_RNG14_bit at TRNG0_SCML.B30;
    const register unsigned short int MONO_RNG15 = 31;
    sbit  MONO_RNG15_bit at TRNG0_SCML.B31;

sfr unsigned long   volatile TRNG0_SCR1C          absolute 0x400A0024;
    const register unsigned short int R1_0_CT0 = 0;
    sbit  R1_0_CT0_bit at TRNG0_SCR1C.B0;
    const register unsigned short int R1_0_CT1 = 1;
    sbit  R1_0_CT1_bit at TRNG0_SCR1C.B1;
    const register unsigned short int R1_0_CT2 = 2;
    sbit  R1_0_CT2_bit at TRNG0_SCR1C.B2;
    const register unsigned short int R1_0_CT3 = 3;
    sbit  R1_0_CT3_bit at TRNG0_SCR1C.B3;
    const register unsigned short int R1_0_CT4 = 4;
    sbit  R1_0_CT4_bit at TRNG0_SCR1C.B4;
    const register unsigned short int R1_0_CT5 = 5;
    sbit  R1_0_CT5_bit at TRNG0_SCR1C.B5;
    const register unsigned short int R1_0_CT6 = 6;
    sbit  R1_0_CT6_bit at TRNG0_SCR1C.B6;
    const register unsigned short int R1_0_CT7 = 7;
    sbit  R1_0_CT7_bit at TRNG0_SCR1C.B7;
    const register unsigned short int R1_0_CT8 = 8;
    sbit  R1_0_CT8_bit at TRNG0_SCR1C.B8;
    const register unsigned short int R1_0_CT9 = 9;
    sbit  R1_0_CT9_bit at TRNG0_SCR1C.B9;
    const register unsigned short int R1_0_CT10 = 10;
    sbit  R1_0_CT10_bit at TRNG0_SCR1C.B10;
    const register unsigned short int R1_0_CT11 = 11;
    sbit  R1_0_CT11_bit at TRNG0_SCR1C.B11;
    const register unsigned short int R1_0_CT12 = 12;
    sbit  R1_0_CT12_bit at TRNG0_SCR1C.B12;
    const register unsigned short int R1_0_CT13 = 13;
    sbit  R1_0_CT13_bit at TRNG0_SCR1C.B13;
    const register unsigned short int R1_0_CT14 = 14;
    sbit  R1_0_CT14_bit at TRNG0_SCR1C.B14;
    const register unsigned short int R1_1_CT0 = 16;
    sbit  R1_1_CT0_bit at TRNG0_SCR1C.B16;
    const register unsigned short int R1_1_CT1 = 17;
    sbit  R1_1_CT1_bit at TRNG0_SCR1C.B17;
    const register unsigned short int R1_1_CT2 = 18;
    sbit  R1_1_CT2_bit at TRNG0_SCR1C.B18;
    const register unsigned short int R1_1_CT3 = 19;
    sbit  R1_1_CT3_bit at TRNG0_SCR1C.B19;
    const register unsigned short int R1_1_CT4 = 20;
    sbit  R1_1_CT4_bit at TRNG0_SCR1C.B20;
    const register unsigned short int R1_1_CT5 = 21;
    sbit  R1_1_CT5_bit at TRNG0_SCR1C.B21;
    const register unsigned short int R1_1_CT6 = 22;
    sbit  R1_1_CT6_bit at TRNG0_SCR1C.B22;
    const register unsigned short int R1_1_CT7 = 23;
    sbit  R1_1_CT7_bit at TRNG0_SCR1C.B23;
    const register unsigned short int R1_1_CT8 = 24;
    sbit  R1_1_CT8_bit at TRNG0_SCR1C.B24;
    const register unsigned short int R1_1_CT9 = 25;
    sbit  R1_1_CT9_bit at TRNG0_SCR1C.B25;
    const register unsigned short int R1_1_CT10 = 26;
    sbit  R1_1_CT10_bit at TRNG0_SCR1C.B26;
    const register unsigned short int R1_1_CT11 = 27;
    sbit  R1_1_CT11_bit at TRNG0_SCR1C.B27;
    const register unsigned short int R1_1_CT12 = 28;
    sbit  R1_1_CT12_bit at TRNG0_SCR1C.B28;
    const register unsigned short int R1_1_CT13 = 29;
    sbit  R1_1_CT13_bit at TRNG0_SCR1C.B29;
    const register unsigned short int R1_1_CT14 = 30;
    sbit  R1_1_CT14_bit at TRNG0_SCR1C.B30;

sfr unsigned long   volatile TRNG0_SCR1L          absolute 0x400A0024;
    const register unsigned short int RUN1_MAX0 = 0;
    sbit  RUN1_MAX0_bit at TRNG0_SCR1L.B0;
    const register unsigned short int RUN1_MAX1 = 1;
    sbit  RUN1_MAX1_bit at TRNG0_SCR1L.B1;
    const register unsigned short int RUN1_MAX2 = 2;
    sbit  RUN1_MAX2_bit at TRNG0_SCR1L.B2;
    const register unsigned short int RUN1_MAX3 = 3;
    sbit  RUN1_MAX3_bit at TRNG0_SCR1L.B3;
    const register unsigned short int RUN1_MAX4 = 4;
    sbit  RUN1_MAX4_bit at TRNG0_SCR1L.B4;
    const register unsigned short int RUN1_MAX5 = 5;
    sbit  RUN1_MAX5_bit at TRNG0_SCR1L.B5;
    const register unsigned short int RUN1_MAX6 = 6;
    sbit  RUN1_MAX6_bit at TRNG0_SCR1L.B6;
    const register unsigned short int RUN1_MAX7 = 7;
    sbit  RUN1_MAX7_bit at TRNG0_SCR1L.B7;
    const register unsigned short int RUN1_MAX8 = 8;
    sbit  RUN1_MAX8_bit at TRNG0_SCR1L.B8;
    const register unsigned short int RUN1_MAX9 = 9;
    sbit  RUN1_MAX9_bit at TRNG0_SCR1L.B9;
    const register unsigned short int RUN1_MAX10 = 10;
    sbit  RUN1_MAX10_bit at TRNG0_SCR1L.B10;
    const register unsigned short int RUN1_MAX11 = 11;
    sbit  RUN1_MAX11_bit at TRNG0_SCR1L.B11;
    const register unsigned short int RUN1_MAX12 = 12;
    sbit  RUN1_MAX12_bit at TRNG0_SCR1L.B12;
    const register unsigned short int RUN1_MAX13 = 13;
    sbit  RUN1_MAX13_bit at TRNG0_SCR1L.B13;
    const register unsigned short int RUN1_MAX14 = 14;
    sbit  RUN1_MAX14_bit at TRNG0_SCR1L.B14;
    const register unsigned short int RUN1_RNG0 = 16;
    sbit  RUN1_RNG0_bit at TRNG0_SCR1L.B16;
    const register unsigned short int RUN1_RNG1 = 17;
    sbit  RUN1_RNG1_bit at TRNG0_SCR1L.B17;
    const register unsigned short int RUN1_RNG2 = 18;
    sbit  RUN1_RNG2_bit at TRNG0_SCR1L.B18;
    const register unsigned short int RUN1_RNG3 = 19;
    sbit  RUN1_RNG3_bit at TRNG0_SCR1L.B19;
    const register unsigned short int RUN1_RNG4 = 20;
    sbit  RUN1_RNG4_bit at TRNG0_SCR1L.B20;
    const register unsigned short int RUN1_RNG5 = 21;
    sbit  RUN1_RNG5_bit at TRNG0_SCR1L.B21;
    const register unsigned short int RUN1_RNG6 = 22;
    sbit  RUN1_RNG6_bit at TRNG0_SCR1L.B22;
    const register unsigned short int RUN1_RNG7 = 23;
    sbit  RUN1_RNG7_bit at TRNG0_SCR1L.B23;
    const register unsigned short int RUN1_RNG8 = 24;
    sbit  RUN1_RNG8_bit at TRNG0_SCR1L.B24;
    const register unsigned short int RUN1_RNG9 = 25;
    sbit  RUN1_RNG9_bit at TRNG0_SCR1L.B25;
    const register unsigned short int RUN1_RNG10 = 26;
    sbit  RUN1_RNG10_bit at TRNG0_SCR1L.B26;
    const register unsigned short int RUN1_RNG11 = 27;
    sbit  RUN1_RNG11_bit at TRNG0_SCR1L.B27;
    const register unsigned short int RUN1_RNG12 = 28;
    sbit  RUN1_RNG12_bit at TRNG0_SCR1L.B28;
    const register unsigned short int RUN1_RNG13 = 29;
    sbit  RUN1_RNG13_bit at TRNG0_SCR1L.B29;
    const register unsigned short int RUN1_RNG14 = 30;
    sbit  RUN1_RNG14_bit at TRNG0_SCR1L.B30;

sfr unsigned long   volatile TRNG0_SCR2C          absolute 0x400A0028;
    const register unsigned short int R2_0_CT0 = 0;
    sbit  R2_0_CT0_bit at TRNG0_SCR2C.B0;
    const register unsigned short int R2_0_CT1 = 1;
    sbit  R2_0_CT1_bit at TRNG0_SCR2C.B1;
    const register unsigned short int R2_0_CT2 = 2;
    sbit  R2_0_CT2_bit at TRNG0_SCR2C.B2;
    const register unsigned short int R2_0_CT3 = 3;
    sbit  R2_0_CT3_bit at TRNG0_SCR2C.B3;
    const register unsigned short int R2_0_CT4 = 4;
    sbit  R2_0_CT4_bit at TRNG0_SCR2C.B4;
    const register unsigned short int R2_0_CT5 = 5;
    sbit  R2_0_CT5_bit at TRNG0_SCR2C.B5;
    const register unsigned short int R2_0_CT6 = 6;
    sbit  R2_0_CT6_bit at TRNG0_SCR2C.B6;
    const register unsigned short int R2_0_CT7 = 7;
    sbit  R2_0_CT7_bit at TRNG0_SCR2C.B7;
    const register unsigned short int R2_0_CT8 = 8;
    sbit  R2_0_CT8_bit at TRNG0_SCR2C.B8;
    const register unsigned short int R2_0_CT9 = 9;
    sbit  R2_0_CT9_bit at TRNG0_SCR2C.B9;
    const register unsigned short int R2_0_CT10 = 10;
    sbit  R2_0_CT10_bit at TRNG0_SCR2C.B10;
    const register unsigned short int R2_0_CT11 = 11;
    sbit  R2_0_CT11_bit at TRNG0_SCR2C.B11;
    const register unsigned short int R2_0_CT12 = 12;
    sbit  R2_0_CT12_bit at TRNG0_SCR2C.B12;
    const register unsigned short int R2_0_CT13 = 13;
    sbit  R2_0_CT13_bit at TRNG0_SCR2C.B13;
    const register unsigned short int R2_1_CT0 = 16;
    sbit  R2_1_CT0_bit at TRNG0_SCR2C.B16;
    const register unsigned short int R2_1_CT1 = 17;
    sbit  R2_1_CT1_bit at TRNG0_SCR2C.B17;
    const register unsigned short int R2_1_CT2 = 18;
    sbit  R2_1_CT2_bit at TRNG0_SCR2C.B18;
    const register unsigned short int R2_1_CT3 = 19;
    sbit  R2_1_CT3_bit at TRNG0_SCR2C.B19;
    const register unsigned short int R2_1_CT4 = 20;
    sbit  R2_1_CT4_bit at TRNG0_SCR2C.B20;
    const register unsigned short int R2_1_CT5 = 21;
    sbit  R2_1_CT5_bit at TRNG0_SCR2C.B21;
    const register unsigned short int R2_1_CT6 = 22;
    sbit  R2_1_CT6_bit at TRNG0_SCR2C.B22;
    const register unsigned short int R2_1_CT7 = 23;
    sbit  R2_1_CT7_bit at TRNG0_SCR2C.B23;
    const register unsigned short int R2_1_CT8 = 24;
    sbit  R2_1_CT8_bit at TRNG0_SCR2C.B24;
    const register unsigned short int R2_1_CT9 = 25;
    sbit  R2_1_CT9_bit at TRNG0_SCR2C.B25;
    const register unsigned short int R2_1_CT10 = 26;
    sbit  R2_1_CT10_bit at TRNG0_SCR2C.B26;
    const register unsigned short int R2_1_CT11 = 27;
    sbit  R2_1_CT11_bit at TRNG0_SCR2C.B27;
    const register unsigned short int R2_1_CT12 = 28;
    sbit  R2_1_CT12_bit at TRNG0_SCR2C.B28;
    const register unsigned short int R2_1_CT13 = 29;
    sbit  R2_1_CT13_bit at TRNG0_SCR2C.B29;

sfr unsigned long   volatile TRNG0_SCR2L          absolute 0x400A0028;
    const register unsigned short int RUN2_MAX0 = 0;
    sbit  RUN2_MAX0_bit at TRNG0_SCR2L.B0;
    const register unsigned short int RUN2_MAX1 = 1;
    sbit  RUN2_MAX1_bit at TRNG0_SCR2L.B1;
    const register unsigned short int RUN2_MAX2 = 2;
    sbit  RUN2_MAX2_bit at TRNG0_SCR2L.B2;
    const register unsigned short int RUN2_MAX3 = 3;
    sbit  RUN2_MAX3_bit at TRNG0_SCR2L.B3;
    const register unsigned short int RUN2_MAX4 = 4;
    sbit  RUN2_MAX4_bit at TRNG0_SCR2L.B4;
    const register unsigned short int RUN2_MAX5 = 5;
    sbit  RUN2_MAX5_bit at TRNG0_SCR2L.B5;
    const register unsigned short int RUN2_MAX6 = 6;
    sbit  RUN2_MAX6_bit at TRNG0_SCR2L.B6;
    const register unsigned short int RUN2_MAX7 = 7;
    sbit  RUN2_MAX7_bit at TRNG0_SCR2L.B7;
    const register unsigned short int RUN2_MAX8 = 8;
    sbit  RUN2_MAX8_bit at TRNG0_SCR2L.B8;
    const register unsigned short int RUN2_MAX9 = 9;
    sbit  RUN2_MAX9_bit at TRNG0_SCR2L.B9;
    const register unsigned short int RUN2_MAX10 = 10;
    sbit  RUN2_MAX10_bit at TRNG0_SCR2L.B10;
    const register unsigned short int RUN2_MAX11 = 11;
    sbit  RUN2_MAX11_bit at TRNG0_SCR2L.B11;
    const register unsigned short int RUN2_MAX12 = 12;
    sbit  RUN2_MAX12_bit at TRNG0_SCR2L.B12;
    const register unsigned short int RUN2_MAX13 = 13;
    sbit  RUN2_MAX13_bit at TRNG0_SCR2L.B13;
    const register unsigned short int RUN2_RNG0 = 16;
    sbit  RUN2_RNG0_bit at TRNG0_SCR2L.B16;
    const register unsigned short int RUN2_RNG1 = 17;
    sbit  RUN2_RNG1_bit at TRNG0_SCR2L.B17;
    const register unsigned short int RUN2_RNG2 = 18;
    sbit  RUN2_RNG2_bit at TRNG0_SCR2L.B18;
    const register unsigned short int RUN2_RNG3 = 19;
    sbit  RUN2_RNG3_bit at TRNG0_SCR2L.B19;
    const register unsigned short int RUN2_RNG4 = 20;
    sbit  RUN2_RNG4_bit at TRNG0_SCR2L.B20;
    const register unsigned short int RUN2_RNG5 = 21;
    sbit  RUN2_RNG5_bit at TRNG0_SCR2L.B21;
    const register unsigned short int RUN2_RNG6 = 22;
    sbit  RUN2_RNG6_bit at TRNG0_SCR2L.B22;
    const register unsigned short int RUN2_RNG7 = 23;
    sbit  RUN2_RNG7_bit at TRNG0_SCR2L.B23;
    const register unsigned short int RUN2_RNG8 = 24;
    sbit  RUN2_RNG8_bit at TRNG0_SCR2L.B24;
    const register unsigned short int RUN2_RNG9 = 25;
    sbit  RUN2_RNG9_bit at TRNG0_SCR2L.B25;
    const register unsigned short int RUN2_RNG10 = 26;
    sbit  RUN2_RNG10_bit at TRNG0_SCR2L.B26;
    const register unsigned short int RUN2_RNG11 = 27;
    sbit  RUN2_RNG11_bit at TRNG0_SCR2L.B27;
    const register unsigned short int RUN2_RNG12 = 28;
    sbit  RUN2_RNG12_bit at TRNG0_SCR2L.B28;
    const register unsigned short int RUN2_RNG13 = 29;
    sbit  RUN2_RNG13_bit at TRNG0_SCR2L.B29;

sfr unsigned long   volatile TRNG0_SCR3C          absolute 0x400A002C;
    const register unsigned short int R3_0_CT0 = 0;
    sbit  R3_0_CT0_bit at TRNG0_SCR3C.B0;
    const register unsigned short int R3_0_CT1 = 1;
    sbit  R3_0_CT1_bit at TRNG0_SCR3C.B1;
    const register unsigned short int R3_0_CT2 = 2;
    sbit  R3_0_CT2_bit at TRNG0_SCR3C.B2;
    const register unsigned short int R3_0_CT3 = 3;
    sbit  R3_0_CT3_bit at TRNG0_SCR3C.B3;
    const register unsigned short int R3_0_CT4 = 4;
    sbit  R3_0_CT4_bit at TRNG0_SCR3C.B4;
    const register unsigned short int R3_0_CT5 = 5;
    sbit  R3_0_CT5_bit at TRNG0_SCR3C.B5;
    const register unsigned short int R3_0_CT6 = 6;
    sbit  R3_0_CT6_bit at TRNG0_SCR3C.B6;
    const register unsigned short int R3_0_CT7 = 7;
    sbit  R3_0_CT7_bit at TRNG0_SCR3C.B7;
    const register unsigned short int R3_0_CT8 = 8;
    sbit  R3_0_CT8_bit at TRNG0_SCR3C.B8;
    const register unsigned short int R3_0_CT9 = 9;
    sbit  R3_0_CT9_bit at TRNG0_SCR3C.B9;
    const register unsigned short int R3_0_CT10 = 10;
    sbit  R3_0_CT10_bit at TRNG0_SCR3C.B10;
    const register unsigned short int R3_0_CT11 = 11;
    sbit  R3_0_CT11_bit at TRNG0_SCR3C.B11;
    const register unsigned short int R3_0_CT12 = 12;
    sbit  R3_0_CT12_bit at TRNG0_SCR3C.B12;
    const register unsigned short int R3_1_CT0 = 16;
    sbit  R3_1_CT0_bit at TRNG0_SCR3C.B16;
    const register unsigned short int R3_1_CT1 = 17;
    sbit  R3_1_CT1_bit at TRNG0_SCR3C.B17;
    const register unsigned short int R3_1_CT2 = 18;
    sbit  R3_1_CT2_bit at TRNG0_SCR3C.B18;
    const register unsigned short int R3_1_CT3 = 19;
    sbit  R3_1_CT3_bit at TRNG0_SCR3C.B19;
    const register unsigned short int R3_1_CT4 = 20;
    sbit  R3_1_CT4_bit at TRNG0_SCR3C.B20;
    const register unsigned short int R3_1_CT5 = 21;
    sbit  R3_1_CT5_bit at TRNG0_SCR3C.B21;
    const register unsigned short int R3_1_CT6 = 22;
    sbit  R3_1_CT6_bit at TRNG0_SCR3C.B22;
    const register unsigned short int R3_1_CT7 = 23;
    sbit  R3_1_CT7_bit at TRNG0_SCR3C.B23;
    const register unsigned short int R3_1_CT8 = 24;
    sbit  R3_1_CT8_bit at TRNG0_SCR3C.B24;
    const register unsigned short int R3_1_CT9 = 25;
    sbit  R3_1_CT9_bit at TRNG0_SCR3C.B25;
    const register unsigned short int R3_1_CT10 = 26;
    sbit  R3_1_CT10_bit at TRNG0_SCR3C.B26;
    const register unsigned short int R3_1_CT11 = 27;
    sbit  R3_1_CT11_bit at TRNG0_SCR3C.B27;
    const register unsigned short int R3_1_CT12 = 28;
    sbit  R3_1_CT12_bit at TRNG0_SCR3C.B28;

sfr unsigned long   volatile TRNG0_SCR3L          absolute 0x400A002C;
    const register unsigned short int RUN3_MAX0 = 0;
    sbit  RUN3_MAX0_bit at TRNG0_SCR3L.B0;
    const register unsigned short int RUN3_MAX1 = 1;
    sbit  RUN3_MAX1_bit at TRNG0_SCR3L.B1;
    const register unsigned short int RUN3_MAX2 = 2;
    sbit  RUN3_MAX2_bit at TRNG0_SCR3L.B2;
    const register unsigned short int RUN3_MAX3 = 3;
    sbit  RUN3_MAX3_bit at TRNG0_SCR3L.B3;
    const register unsigned short int RUN3_MAX4 = 4;
    sbit  RUN3_MAX4_bit at TRNG0_SCR3L.B4;
    const register unsigned short int RUN3_MAX5 = 5;
    sbit  RUN3_MAX5_bit at TRNG0_SCR3L.B5;
    const register unsigned short int RUN3_MAX6 = 6;
    sbit  RUN3_MAX6_bit at TRNG0_SCR3L.B6;
    const register unsigned short int RUN3_MAX7 = 7;
    sbit  RUN3_MAX7_bit at TRNG0_SCR3L.B7;
    const register unsigned short int RUN3_MAX8 = 8;
    sbit  RUN3_MAX8_bit at TRNG0_SCR3L.B8;
    const register unsigned short int RUN3_MAX9 = 9;
    sbit  RUN3_MAX9_bit at TRNG0_SCR3L.B9;
    const register unsigned short int RUN3_MAX10 = 10;
    sbit  RUN3_MAX10_bit at TRNG0_SCR3L.B10;
    const register unsigned short int RUN3_MAX11 = 11;
    sbit  RUN3_MAX11_bit at TRNG0_SCR3L.B11;
    const register unsigned short int RUN3_MAX12 = 12;
    sbit  RUN3_MAX12_bit at TRNG0_SCR3L.B12;
    const register unsigned short int RUN3_RNG0 = 16;
    sbit  RUN3_RNG0_bit at TRNG0_SCR3L.B16;
    const register unsigned short int RUN3_RNG1 = 17;
    sbit  RUN3_RNG1_bit at TRNG0_SCR3L.B17;
    const register unsigned short int RUN3_RNG2 = 18;
    sbit  RUN3_RNG2_bit at TRNG0_SCR3L.B18;
    const register unsigned short int RUN3_RNG3 = 19;
    sbit  RUN3_RNG3_bit at TRNG0_SCR3L.B19;
    const register unsigned short int RUN3_RNG4 = 20;
    sbit  RUN3_RNG4_bit at TRNG0_SCR3L.B20;
    const register unsigned short int RUN3_RNG5 = 21;
    sbit  RUN3_RNG5_bit at TRNG0_SCR3L.B21;
    const register unsigned short int RUN3_RNG6 = 22;
    sbit  RUN3_RNG6_bit at TRNG0_SCR3L.B22;
    const register unsigned short int RUN3_RNG7 = 23;
    sbit  RUN3_RNG7_bit at TRNG0_SCR3L.B23;
    const register unsigned short int RUN3_RNG8 = 24;
    sbit  RUN3_RNG8_bit at TRNG0_SCR3L.B24;
    const register unsigned short int RUN3_RNG9 = 25;
    sbit  RUN3_RNG9_bit at TRNG0_SCR3L.B25;
    const register unsigned short int RUN3_RNG10 = 26;
    sbit  RUN3_RNG10_bit at TRNG0_SCR3L.B26;
    const register unsigned short int RUN3_RNG11 = 27;
    sbit  RUN3_RNG11_bit at TRNG0_SCR3L.B27;
    const register unsigned short int RUN3_RNG12 = 28;
    sbit  RUN3_RNG12_bit at TRNG0_SCR3L.B28;

sfr unsigned long   volatile TRNG0_SCR4C          absolute 0x400A0030;
    const register unsigned short int R4_0_CT0 = 0;
    sbit  R4_0_CT0_bit at TRNG0_SCR4C.B0;
    const register unsigned short int R4_0_CT1 = 1;
    sbit  R4_0_CT1_bit at TRNG0_SCR4C.B1;
    const register unsigned short int R4_0_CT2 = 2;
    sbit  R4_0_CT2_bit at TRNG0_SCR4C.B2;
    const register unsigned short int R4_0_CT3 = 3;
    sbit  R4_0_CT3_bit at TRNG0_SCR4C.B3;
    const register unsigned short int R4_0_CT4 = 4;
    sbit  R4_0_CT4_bit at TRNG0_SCR4C.B4;
    const register unsigned short int R4_0_CT5 = 5;
    sbit  R4_0_CT5_bit at TRNG0_SCR4C.B5;
    const register unsigned short int R4_0_CT6 = 6;
    sbit  R4_0_CT6_bit at TRNG0_SCR4C.B6;
    const register unsigned short int R4_0_CT7 = 7;
    sbit  R4_0_CT7_bit at TRNG0_SCR4C.B7;
    const register unsigned short int R4_0_CT8 = 8;
    sbit  R4_0_CT8_bit at TRNG0_SCR4C.B8;
    const register unsigned short int R4_0_CT9 = 9;
    sbit  R4_0_CT9_bit at TRNG0_SCR4C.B9;
    const register unsigned short int R4_0_CT10 = 10;
    sbit  R4_0_CT10_bit at TRNG0_SCR4C.B10;
    const register unsigned short int R4_0_CT11 = 11;
    sbit  R4_0_CT11_bit at TRNG0_SCR4C.B11;
    const register unsigned short int R4_1_CT0 = 16;
    sbit  R4_1_CT0_bit at TRNG0_SCR4C.B16;
    const register unsigned short int R4_1_CT1 = 17;
    sbit  R4_1_CT1_bit at TRNG0_SCR4C.B17;
    const register unsigned short int R4_1_CT2 = 18;
    sbit  R4_1_CT2_bit at TRNG0_SCR4C.B18;
    const register unsigned short int R4_1_CT3 = 19;
    sbit  R4_1_CT3_bit at TRNG0_SCR4C.B19;
    const register unsigned short int R4_1_CT4 = 20;
    sbit  R4_1_CT4_bit at TRNG0_SCR4C.B20;
    const register unsigned short int R4_1_CT5 = 21;
    sbit  R4_1_CT5_bit at TRNG0_SCR4C.B21;
    const register unsigned short int R4_1_CT6 = 22;
    sbit  R4_1_CT6_bit at TRNG0_SCR4C.B22;
    const register unsigned short int R4_1_CT7 = 23;
    sbit  R4_1_CT7_bit at TRNG0_SCR4C.B23;
    const register unsigned short int R4_1_CT8 = 24;
    sbit  R4_1_CT8_bit at TRNG0_SCR4C.B24;
    const register unsigned short int R4_1_CT9 = 25;
    sbit  R4_1_CT9_bit at TRNG0_SCR4C.B25;
    const register unsigned short int R4_1_CT10 = 26;
    sbit  R4_1_CT10_bit at TRNG0_SCR4C.B26;
    const register unsigned short int R4_1_CT11 = 27;
    sbit  R4_1_CT11_bit at TRNG0_SCR4C.B27;

sfr unsigned long   volatile TRNG0_SCR4L          absolute 0x400A0030;
    const register unsigned short int RUN4_MAX0 = 0;
    sbit  RUN4_MAX0_bit at TRNG0_SCR4L.B0;
    const register unsigned short int RUN4_MAX1 = 1;
    sbit  RUN4_MAX1_bit at TRNG0_SCR4L.B1;
    const register unsigned short int RUN4_MAX2 = 2;
    sbit  RUN4_MAX2_bit at TRNG0_SCR4L.B2;
    const register unsigned short int RUN4_MAX3 = 3;
    sbit  RUN4_MAX3_bit at TRNG0_SCR4L.B3;
    const register unsigned short int RUN4_MAX4 = 4;
    sbit  RUN4_MAX4_bit at TRNG0_SCR4L.B4;
    const register unsigned short int RUN4_MAX5 = 5;
    sbit  RUN4_MAX5_bit at TRNG0_SCR4L.B5;
    const register unsigned short int RUN4_MAX6 = 6;
    sbit  RUN4_MAX6_bit at TRNG0_SCR4L.B6;
    const register unsigned short int RUN4_MAX7 = 7;
    sbit  RUN4_MAX7_bit at TRNG0_SCR4L.B7;
    const register unsigned short int RUN4_MAX8 = 8;
    sbit  RUN4_MAX8_bit at TRNG0_SCR4L.B8;
    const register unsigned short int RUN4_MAX9 = 9;
    sbit  RUN4_MAX9_bit at TRNG0_SCR4L.B9;
    const register unsigned short int RUN4_MAX10 = 10;
    sbit  RUN4_MAX10_bit at TRNG0_SCR4L.B10;
    const register unsigned short int RUN4_MAX11 = 11;
    sbit  RUN4_MAX11_bit at TRNG0_SCR4L.B11;
    const register unsigned short int RUN4_RNG0 = 16;
    sbit  RUN4_RNG0_bit at TRNG0_SCR4L.B16;
    const register unsigned short int RUN4_RNG1 = 17;
    sbit  RUN4_RNG1_bit at TRNG0_SCR4L.B17;
    const register unsigned short int RUN4_RNG2 = 18;
    sbit  RUN4_RNG2_bit at TRNG0_SCR4L.B18;
    const register unsigned short int RUN4_RNG3 = 19;
    sbit  RUN4_RNG3_bit at TRNG0_SCR4L.B19;
    const register unsigned short int RUN4_RNG4 = 20;
    sbit  RUN4_RNG4_bit at TRNG0_SCR4L.B20;
    const register unsigned short int RUN4_RNG5 = 21;
    sbit  RUN4_RNG5_bit at TRNG0_SCR4L.B21;
    const register unsigned short int RUN4_RNG6 = 22;
    sbit  RUN4_RNG6_bit at TRNG0_SCR4L.B22;
    const register unsigned short int RUN4_RNG7 = 23;
    sbit  RUN4_RNG7_bit at TRNG0_SCR4L.B23;
    const register unsigned short int RUN4_RNG8 = 24;
    sbit  RUN4_RNG8_bit at TRNG0_SCR4L.B24;
    const register unsigned short int RUN4_RNG9 = 25;
    sbit  RUN4_RNG9_bit at TRNG0_SCR4L.B25;
    const register unsigned short int RUN4_RNG10 = 26;
    sbit  RUN4_RNG10_bit at TRNG0_SCR4L.B26;
    const register unsigned short int RUN4_RNG11 = 27;
    sbit  RUN4_RNG11_bit at TRNG0_SCR4L.B27;

sfr unsigned long   volatile TRNG0_SCR5C          absolute 0x400A0034;
    const register unsigned short int R5_0_CT0 = 0;
    sbit  R5_0_CT0_bit at TRNG0_SCR5C.B0;
    const register unsigned short int R5_0_CT1 = 1;
    sbit  R5_0_CT1_bit at TRNG0_SCR5C.B1;
    const register unsigned short int R5_0_CT2 = 2;
    sbit  R5_0_CT2_bit at TRNG0_SCR5C.B2;
    const register unsigned short int R5_0_CT3 = 3;
    sbit  R5_0_CT3_bit at TRNG0_SCR5C.B3;
    const register unsigned short int R5_0_CT4 = 4;
    sbit  R5_0_CT4_bit at TRNG0_SCR5C.B4;
    const register unsigned short int R5_0_CT5 = 5;
    sbit  R5_0_CT5_bit at TRNG0_SCR5C.B5;
    const register unsigned short int R5_0_CT6 = 6;
    sbit  R5_0_CT6_bit at TRNG0_SCR5C.B6;
    const register unsigned short int R5_0_CT7 = 7;
    sbit  R5_0_CT7_bit at TRNG0_SCR5C.B7;
    const register unsigned short int R5_0_CT8 = 8;
    sbit  R5_0_CT8_bit at TRNG0_SCR5C.B8;
    const register unsigned short int R5_0_CT9 = 9;
    sbit  R5_0_CT9_bit at TRNG0_SCR5C.B9;
    const register unsigned short int R5_0_CT10 = 10;
    sbit  R5_0_CT10_bit at TRNG0_SCR5C.B10;
    const register unsigned short int R5_1_CT0 = 16;
    sbit  R5_1_CT0_bit at TRNG0_SCR5C.B16;
    const register unsigned short int R5_1_CT1 = 17;
    sbit  R5_1_CT1_bit at TRNG0_SCR5C.B17;
    const register unsigned short int R5_1_CT2 = 18;
    sbit  R5_1_CT2_bit at TRNG0_SCR5C.B18;
    const register unsigned short int R5_1_CT3 = 19;
    sbit  R5_1_CT3_bit at TRNG0_SCR5C.B19;
    const register unsigned short int R5_1_CT4 = 20;
    sbit  R5_1_CT4_bit at TRNG0_SCR5C.B20;
    const register unsigned short int R5_1_CT5 = 21;
    sbit  R5_1_CT5_bit at TRNG0_SCR5C.B21;
    const register unsigned short int R5_1_CT6 = 22;
    sbit  R5_1_CT6_bit at TRNG0_SCR5C.B22;
    const register unsigned short int R5_1_CT7 = 23;
    sbit  R5_1_CT7_bit at TRNG0_SCR5C.B23;
    const register unsigned short int R5_1_CT8 = 24;
    sbit  R5_1_CT8_bit at TRNG0_SCR5C.B24;
    const register unsigned short int R5_1_CT9 = 25;
    sbit  R5_1_CT9_bit at TRNG0_SCR5C.B25;
    const register unsigned short int R5_1_CT10 = 26;
    sbit  R5_1_CT10_bit at TRNG0_SCR5C.B26;

sfr unsigned long   volatile TRNG0_SCR5L          absolute 0x400A0034;
    const register unsigned short int RUN5_MAX0 = 0;
    sbit  RUN5_MAX0_bit at TRNG0_SCR5L.B0;
    const register unsigned short int RUN5_MAX1 = 1;
    sbit  RUN5_MAX1_bit at TRNG0_SCR5L.B1;
    const register unsigned short int RUN5_MAX2 = 2;
    sbit  RUN5_MAX2_bit at TRNG0_SCR5L.B2;
    const register unsigned short int RUN5_MAX3 = 3;
    sbit  RUN5_MAX3_bit at TRNG0_SCR5L.B3;
    const register unsigned short int RUN5_MAX4 = 4;
    sbit  RUN5_MAX4_bit at TRNG0_SCR5L.B4;
    const register unsigned short int RUN5_MAX5 = 5;
    sbit  RUN5_MAX5_bit at TRNG0_SCR5L.B5;
    const register unsigned short int RUN5_MAX6 = 6;
    sbit  RUN5_MAX6_bit at TRNG0_SCR5L.B6;
    const register unsigned short int RUN5_MAX7 = 7;
    sbit  RUN5_MAX7_bit at TRNG0_SCR5L.B7;
    const register unsigned short int RUN5_MAX8 = 8;
    sbit  RUN5_MAX8_bit at TRNG0_SCR5L.B8;
    const register unsigned short int RUN5_MAX9 = 9;
    sbit  RUN5_MAX9_bit at TRNG0_SCR5L.B9;
    const register unsigned short int RUN5_MAX10 = 10;
    sbit  RUN5_MAX10_bit at TRNG0_SCR5L.B10;
    const register unsigned short int RUN5_RNG0 = 16;
    sbit  RUN5_RNG0_bit at TRNG0_SCR5L.B16;
    const register unsigned short int RUN5_RNG1 = 17;
    sbit  RUN5_RNG1_bit at TRNG0_SCR5L.B17;
    const register unsigned short int RUN5_RNG2 = 18;
    sbit  RUN5_RNG2_bit at TRNG0_SCR5L.B18;
    const register unsigned short int RUN5_RNG3 = 19;
    sbit  RUN5_RNG3_bit at TRNG0_SCR5L.B19;
    const register unsigned short int RUN5_RNG4 = 20;
    sbit  RUN5_RNG4_bit at TRNG0_SCR5L.B20;
    const register unsigned short int RUN5_RNG5 = 21;
    sbit  RUN5_RNG5_bit at TRNG0_SCR5L.B21;
    const register unsigned short int RUN5_RNG6 = 22;
    sbit  RUN5_RNG6_bit at TRNG0_SCR5L.B22;
    const register unsigned short int RUN5_RNG7 = 23;
    sbit  RUN5_RNG7_bit at TRNG0_SCR5L.B23;
    const register unsigned short int RUN5_RNG8 = 24;
    sbit  RUN5_RNG8_bit at TRNG0_SCR5L.B24;
    const register unsigned short int RUN5_RNG9 = 25;
    sbit  RUN5_RNG9_bit at TRNG0_SCR5L.B25;
    const register unsigned short int RUN5_RNG10 = 26;
    sbit  RUN5_RNG10_bit at TRNG0_SCR5L.B26;

sfr unsigned long   volatile TRNG0_SCR6PC         absolute 0x400A0038;
    const register unsigned short int R6P_0_CT0 = 0;
    sbit  R6P_0_CT0_bit at TRNG0_SCR6PC.B0;
    const register unsigned short int R6P_0_CT1 = 1;
    sbit  R6P_0_CT1_bit at TRNG0_SCR6PC.B1;
    const register unsigned short int R6P_0_CT2 = 2;
    sbit  R6P_0_CT2_bit at TRNG0_SCR6PC.B2;
    const register unsigned short int R6P_0_CT3 = 3;
    sbit  R6P_0_CT3_bit at TRNG0_SCR6PC.B3;
    const register unsigned short int R6P_0_CT4 = 4;
    sbit  R6P_0_CT4_bit at TRNG0_SCR6PC.B4;
    const register unsigned short int R6P_0_CT5 = 5;
    sbit  R6P_0_CT5_bit at TRNG0_SCR6PC.B5;
    const register unsigned short int R6P_0_CT6 = 6;
    sbit  R6P_0_CT6_bit at TRNG0_SCR6PC.B6;
    const register unsigned short int R6P_0_CT7 = 7;
    sbit  R6P_0_CT7_bit at TRNG0_SCR6PC.B7;
    const register unsigned short int R6P_0_CT8 = 8;
    sbit  R6P_0_CT8_bit at TRNG0_SCR6PC.B8;
    const register unsigned short int R6P_0_CT9 = 9;
    sbit  R6P_0_CT9_bit at TRNG0_SCR6PC.B9;
    const register unsigned short int R6P_0_CT10 = 10;
    sbit  R6P_0_CT10_bit at TRNG0_SCR6PC.B10;
    const register unsigned short int R6P_1_CT0 = 16;
    sbit  R6P_1_CT0_bit at TRNG0_SCR6PC.B16;
    const register unsigned short int R6P_1_CT1 = 17;
    sbit  R6P_1_CT1_bit at TRNG0_SCR6PC.B17;
    const register unsigned short int R6P_1_CT2 = 18;
    sbit  R6P_1_CT2_bit at TRNG0_SCR6PC.B18;
    const register unsigned short int R6P_1_CT3 = 19;
    sbit  R6P_1_CT3_bit at TRNG0_SCR6PC.B19;
    const register unsigned short int R6P_1_CT4 = 20;
    sbit  R6P_1_CT4_bit at TRNG0_SCR6PC.B20;
    const register unsigned short int R6P_1_CT5 = 21;
    sbit  R6P_1_CT5_bit at TRNG0_SCR6PC.B21;
    const register unsigned short int R6P_1_CT6 = 22;
    sbit  R6P_1_CT6_bit at TRNG0_SCR6PC.B22;
    const register unsigned short int R6P_1_CT7 = 23;
    sbit  R6P_1_CT7_bit at TRNG0_SCR6PC.B23;
    const register unsigned short int R6P_1_CT8 = 24;
    sbit  R6P_1_CT8_bit at TRNG0_SCR6PC.B24;
    const register unsigned short int R6P_1_CT9 = 25;
    sbit  R6P_1_CT9_bit at TRNG0_SCR6PC.B25;
    const register unsigned short int R6P_1_CT10 = 26;
    sbit  R6P_1_CT10_bit at TRNG0_SCR6PC.B26;

sfr unsigned long   volatile TRNG0_SCR6PL         absolute 0x400A0038;
    const register unsigned short int RUN6P_MAX0 = 0;
    sbit  RUN6P_MAX0_bit at TRNG0_SCR6PL.B0;
    const register unsigned short int RUN6P_MAX1 = 1;
    sbit  RUN6P_MAX1_bit at TRNG0_SCR6PL.B1;
    const register unsigned short int RUN6P_MAX2 = 2;
    sbit  RUN6P_MAX2_bit at TRNG0_SCR6PL.B2;
    const register unsigned short int RUN6P_MAX3 = 3;
    sbit  RUN6P_MAX3_bit at TRNG0_SCR6PL.B3;
    const register unsigned short int RUN6P_MAX4 = 4;
    sbit  RUN6P_MAX4_bit at TRNG0_SCR6PL.B4;
    const register unsigned short int RUN6P_MAX5 = 5;
    sbit  RUN6P_MAX5_bit at TRNG0_SCR6PL.B5;
    const register unsigned short int RUN6P_MAX6 = 6;
    sbit  RUN6P_MAX6_bit at TRNG0_SCR6PL.B6;
    const register unsigned short int RUN6P_MAX7 = 7;
    sbit  RUN6P_MAX7_bit at TRNG0_SCR6PL.B7;
    const register unsigned short int RUN6P_MAX8 = 8;
    sbit  RUN6P_MAX8_bit at TRNG0_SCR6PL.B8;
    const register unsigned short int RUN6P_MAX9 = 9;
    sbit  RUN6P_MAX9_bit at TRNG0_SCR6PL.B9;
    const register unsigned short int RUN6P_MAX10 = 10;
    sbit  RUN6P_MAX10_bit at TRNG0_SCR6PL.B10;
    const register unsigned short int RUN6P_RNG0 = 16;
    sbit  RUN6P_RNG0_bit at TRNG0_SCR6PL.B16;
    const register unsigned short int RUN6P_RNG1 = 17;
    sbit  RUN6P_RNG1_bit at TRNG0_SCR6PL.B17;
    const register unsigned short int RUN6P_RNG2 = 18;
    sbit  RUN6P_RNG2_bit at TRNG0_SCR6PL.B18;
    const register unsigned short int RUN6P_RNG3 = 19;
    sbit  RUN6P_RNG3_bit at TRNG0_SCR6PL.B19;
    const register unsigned short int RUN6P_RNG4 = 20;
    sbit  RUN6P_RNG4_bit at TRNG0_SCR6PL.B20;
    const register unsigned short int RUN6P_RNG5 = 21;
    sbit  RUN6P_RNG5_bit at TRNG0_SCR6PL.B21;
    const register unsigned short int RUN6P_RNG6 = 22;
    sbit  RUN6P_RNG6_bit at TRNG0_SCR6PL.B22;
    const register unsigned short int RUN6P_RNG7 = 23;
    sbit  RUN6P_RNG7_bit at TRNG0_SCR6PL.B23;
    const register unsigned short int RUN6P_RNG8 = 24;
    sbit  RUN6P_RNG8_bit at TRNG0_SCR6PL.B24;
    const register unsigned short int RUN6P_RNG9 = 25;
    sbit  RUN6P_RNG9_bit at TRNG0_SCR6PL.B25;
    const register unsigned short int RUN6P_RNG10 = 26;
    sbit  RUN6P_RNG10_bit at TRNG0_SCR6PL.B26;

sfr unsigned long   volatile TRNG0_STATUS         absolute 0x400A003C;
    const register unsigned short int TF1BR0 = 0;
    sbit  TF1BR0_bit at TRNG0_STATUS.B0;
    const register unsigned short int TF1BR1 = 1;
    sbit  TF1BR1_bit at TRNG0_STATUS.B1;
    const register unsigned short int TF2BR0 = 2;
    sbit  TF2BR0_bit at TRNG0_STATUS.B2;
    const register unsigned short int TF2BR1 = 3;
    sbit  TF2BR1_bit at TRNG0_STATUS.B3;
    const register unsigned short int TF3BR0 = 4;
    sbit  TF3BR0_bit at TRNG0_STATUS.B4;
    const register unsigned short int TF3BR1 = 5;
    sbit  TF3BR1_bit at TRNG0_STATUS.B5;
    const register unsigned short int TF4BR0 = 6;
    sbit  TF4BR0_bit at TRNG0_STATUS.B6;
    const register unsigned short int TF4BR1 = 7;
    sbit  TF4BR1_bit at TRNG0_STATUS.B7;
    const register unsigned short int TF5BR0 = 8;
    sbit  TF5BR0_bit at TRNG0_STATUS.B8;
    const register unsigned short int TF5BR1 = 9;
    sbit  TF5BR1_bit at TRNG0_STATUS.B9;
    const register unsigned short int TF6PBR0 = 10;
    sbit  TF6PBR0_bit at TRNG0_STATUS.B10;
    const register unsigned short int TF6PBR1 = 11;
    sbit  TF6PBR1_bit at TRNG0_STATUS.B11;
    const register unsigned short int TFSB = 12;
    sbit  TFSB_bit at TRNG0_STATUS.B12;
    const register unsigned short int TFLR = 13;
    sbit  TFLR_bit at TRNG0_STATUS.B13;
    const register unsigned short int TFP = 14;
    sbit  TFP_bit at TRNG0_STATUS.B14;
    const register unsigned short int TFMB = 15;
    sbit  TFMB_bit at TRNG0_STATUS.B15;
    const register unsigned short int RETRY_CT0 = 16;
    sbit  RETRY_CT0_bit at TRNG0_STATUS.B16;
    const register unsigned short int RETRY_CT1 = 17;
    sbit  RETRY_CT1_bit at TRNG0_STATUS.B17;
    const register unsigned short int RETRY_CT2 = 18;
    sbit  RETRY_CT2_bit at TRNG0_STATUS.B18;
    const register unsigned short int RETRY_CT3 = 19;
    sbit  RETRY_CT3_bit at TRNG0_STATUS.B19;

sfr unsigned long   volatile TRNG0_ENT0           absolute 0x400A0040;
    const register unsigned short int ENT0 = 0;
    sbit  ENT0_bit at TRNG0_ENT0.B0;
    const register unsigned short int ENT1 = 1;
    sbit  ENT1_bit at TRNG0_ENT0.B1;
    const register unsigned short int ENT2 = 2;
    sbit  ENT2_bit at TRNG0_ENT0.B2;
    const register unsigned short int ENT3 = 3;
    sbit  ENT3_bit at TRNG0_ENT0.B3;
    const register unsigned short int ENT4 = 4;
    sbit  ENT4_bit at TRNG0_ENT0.B4;
    const register unsigned short int ENT5 = 5;
    sbit  ENT5_bit at TRNG0_ENT0.B5;
    const register unsigned short int ENT6 = 6;
    sbit  ENT6_bit at TRNG0_ENT0.B6;
    const register unsigned short int ENT7 = 7;
    sbit  ENT7_bit at TRNG0_ENT0.B7;
    const register unsigned short int ENT8 = 8;
    sbit  ENT8_bit at TRNG0_ENT0.B8;
    const register unsigned short int ENT9 = 9;
    sbit  ENT9_bit at TRNG0_ENT0.B9;
    const register unsigned short int ENT10 = 10;
    sbit  ENT10_bit at TRNG0_ENT0.B10;
    const register unsigned short int ENT11 = 11;
    sbit  ENT11_bit at TRNG0_ENT0.B11;
    const register unsigned short int ENT12 = 12;
    sbit  ENT12_bit at TRNG0_ENT0.B12;
    const register unsigned short int ENT13 = 13;
    sbit  ENT13_bit at TRNG0_ENT0.B13;
    const register unsigned short int ENT14 = 14;
    sbit  ENT14_bit at TRNG0_ENT0.B14;
    const register unsigned short int ENT15 = 15;
    sbit  ENT15_bit at TRNG0_ENT0.B15;
    const register unsigned short int ENT16 = 16;
    sbit  ENT16_bit at TRNG0_ENT0.B16;
    const register unsigned short int ENT17 = 17;
    sbit  ENT17_bit at TRNG0_ENT0.B17;
    const register unsigned short int ENT18 = 18;
    sbit  ENT18_bit at TRNG0_ENT0.B18;
    const register unsigned short int ENT19 = 19;
    sbit  ENT19_bit at TRNG0_ENT0.B19;
    const register unsigned short int ENT20 = 20;
    sbit  ENT20_bit at TRNG0_ENT0.B20;
    const register unsigned short int ENT21 = 21;
    sbit  ENT21_bit at TRNG0_ENT0.B21;
    const register unsigned short int ENT22 = 22;
    sbit  ENT22_bit at TRNG0_ENT0.B22;
    const register unsigned short int ENT23 = 23;
    sbit  ENT23_bit at TRNG0_ENT0.B23;
    const register unsigned short int ENT24 = 24;
    sbit  ENT24_bit at TRNG0_ENT0.B24;
    const register unsigned short int ENT25 = 25;
    sbit  ENT25_bit at TRNG0_ENT0.B25;
    const register unsigned short int ENT26 = 26;
    sbit  ENT26_bit at TRNG0_ENT0.B26;
    const register unsigned short int ENT27 = 27;
    sbit  ENT27_bit at TRNG0_ENT0.B27;
    const register unsigned short int ENT28 = 28;
    sbit  ENT28_bit at TRNG0_ENT0.B28;
    const register unsigned short int ENT29 = 29;
    sbit  ENT29_bit at TRNG0_ENT0.B29;
    const register unsigned short int ENT30 = 30;
    sbit  ENT30_bit at TRNG0_ENT0.B30;
    const register unsigned short int ENT31 = 31;
    sbit  ENT31_bit at TRNG0_ENT0.B31;

sfr unsigned long   volatile TRNG0_ENT1           absolute 0x400A0044;
    sbit  ENT0_TRNG0_ENT1_bit at TRNG0_ENT1.B0;
    sbit  ENT1_TRNG0_ENT1_bit at TRNG0_ENT1.B1;
    sbit  ENT2_TRNG0_ENT1_bit at TRNG0_ENT1.B2;
    sbit  ENT3_TRNG0_ENT1_bit at TRNG0_ENT1.B3;
    sbit  ENT4_TRNG0_ENT1_bit at TRNG0_ENT1.B4;
    sbit  ENT5_TRNG0_ENT1_bit at TRNG0_ENT1.B5;
    sbit  ENT6_TRNG0_ENT1_bit at TRNG0_ENT1.B6;
    sbit  ENT7_TRNG0_ENT1_bit at TRNG0_ENT1.B7;
    sbit  ENT8_TRNG0_ENT1_bit at TRNG0_ENT1.B8;
    sbit  ENT9_TRNG0_ENT1_bit at TRNG0_ENT1.B9;
    sbit  ENT10_TRNG0_ENT1_bit at TRNG0_ENT1.B10;
    sbit  ENT11_TRNG0_ENT1_bit at TRNG0_ENT1.B11;
    sbit  ENT12_TRNG0_ENT1_bit at TRNG0_ENT1.B12;
    sbit  ENT13_TRNG0_ENT1_bit at TRNG0_ENT1.B13;
    sbit  ENT14_TRNG0_ENT1_bit at TRNG0_ENT1.B14;
    sbit  ENT15_TRNG0_ENT1_bit at TRNG0_ENT1.B15;
    sbit  ENT16_TRNG0_ENT1_bit at TRNG0_ENT1.B16;
    sbit  ENT17_TRNG0_ENT1_bit at TRNG0_ENT1.B17;
    sbit  ENT18_TRNG0_ENT1_bit at TRNG0_ENT1.B18;
    sbit  ENT19_TRNG0_ENT1_bit at TRNG0_ENT1.B19;
    sbit  ENT20_TRNG0_ENT1_bit at TRNG0_ENT1.B20;
    sbit  ENT21_TRNG0_ENT1_bit at TRNG0_ENT1.B21;
    sbit  ENT22_TRNG0_ENT1_bit at TRNG0_ENT1.B22;
    sbit  ENT23_TRNG0_ENT1_bit at TRNG0_ENT1.B23;
    sbit  ENT24_TRNG0_ENT1_bit at TRNG0_ENT1.B24;
    sbit  ENT25_TRNG0_ENT1_bit at TRNG0_ENT1.B25;
    sbit  ENT26_TRNG0_ENT1_bit at TRNG0_ENT1.B26;
    sbit  ENT27_TRNG0_ENT1_bit at TRNG0_ENT1.B27;
    sbit  ENT28_TRNG0_ENT1_bit at TRNG0_ENT1.B28;
    sbit  ENT29_TRNG0_ENT1_bit at TRNG0_ENT1.B29;
    sbit  ENT30_TRNG0_ENT1_bit at TRNG0_ENT1.B30;
    sbit  ENT31_TRNG0_ENT1_bit at TRNG0_ENT1.B31;

sfr unsigned long   volatile TRNG0_ENT2           absolute 0x400A0048;
    sbit  ENT0_TRNG0_ENT2_bit at TRNG0_ENT2.B0;
    sbit  ENT1_TRNG0_ENT2_bit at TRNG0_ENT2.B1;
    sbit  ENT2_TRNG0_ENT2_bit at TRNG0_ENT2.B2;
    sbit  ENT3_TRNG0_ENT2_bit at TRNG0_ENT2.B3;
    sbit  ENT4_TRNG0_ENT2_bit at TRNG0_ENT2.B4;
    sbit  ENT5_TRNG0_ENT2_bit at TRNG0_ENT2.B5;
    sbit  ENT6_TRNG0_ENT2_bit at TRNG0_ENT2.B6;
    sbit  ENT7_TRNG0_ENT2_bit at TRNG0_ENT2.B7;
    sbit  ENT8_TRNG0_ENT2_bit at TRNG0_ENT2.B8;
    sbit  ENT9_TRNG0_ENT2_bit at TRNG0_ENT2.B9;
    sbit  ENT10_TRNG0_ENT2_bit at TRNG0_ENT2.B10;
    sbit  ENT11_TRNG0_ENT2_bit at TRNG0_ENT2.B11;
    sbit  ENT12_TRNG0_ENT2_bit at TRNG0_ENT2.B12;
    sbit  ENT13_TRNG0_ENT2_bit at TRNG0_ENT2.B13;
    sbit  ENT14_TRNG0_ENT2_bit at TRNG0_ENT2.B14;
    sbit  ENT15_TRNG0_ENT2_bit at TRNG0_ENT2.B15;
    sbit  ENT16_TRNG0_ENT2_bit at TRNG0_ENT2.B16;
    sbit  ENT17_TRNG0_ENT2_bit at TRNG0_ENT2.B17;
    sbit  ENT18_TRNG0_ENT2_bit at TRNG0_ENT2.B18;
    sbit  ENT19_TRNG0_ENT2_bit at TRNG0_ENT2.B19;
    sbit  ENT20_TRNG0_ENT2_bit at TRNG0_ENT2.B20;
    sbit  ENT21_TRNG0_ENT2_bit at TRNG0_ENT2.B21;
    sbit  ENT22_TRNG0_ENT2_bit at TRNG0_ENT2.B22;
    sbit  ENT23_TRNG0_ENT2_bit at TRNG0_ENT2.B23;
    sbit  ENT24_TRNG0_ENT2_bit at TRNG0_ENT2.B24;
    sbit  ENT25_TRNG0_ENT2_bit at TRNG0_ENT2.B25;
    sbit  ENT26_TRNG0_ENT2_bit at TRNG0_ENT2.B26;
    sbit  ENT27_TRNG0_ENT2_bit at TRNG0_ENT2.B27;
    sbit  ENT28_TRNG0_ENT2_bit at TRNG0_ENT2.B28;
    sbit  ENT29_TRNG0_ENT2_bit at TRNG0_ENT2.B29;
    sbit  ENT30_TRNG0_ENT2_bit at TRNG0_ENT2.B30;
    sbit  ENT31_TRNG0_ENT2_bit at TRNG0_ENT2.B31;

sfr unsigned long   volatile TRNG0_ENT3           absolute 0x400A004C;
    sbit  ENT0_TRNG0_ENT3_bit at TRNG0_ENT3.B0;
    sbit  ENT1_TRNG0_ENT3_bit at TRNG0_ENT3.B1;
    sbit  ENT2_TRNG0_ENT3_bit at TRNG0_ENT3.B2;
    sbit  ENT3_TRNG0_ENT3_bit at TRNG0_ENT3.B3;
    sbit  ENT4_TRNG0_ENT3_bit at TRNG0_ENT3.B4;
    sbit  ENT5_TRNG0_ENT3_bit at TRNG0_ENT3.B5;
    sbit  ENT6_TRNG0_ENT3_bit at TRNG0_ENT3.B6;
    sbit  ENT7_TRNG0_ENT3_bit at TRNG0_ENT3.B7;
    sbit  ENT8_TRNG0_ENT3_bit at TRNG0_ENT3.B8;
    sbit  ENT9_TRNG0_ENT3_bit at TRNG0_ENT3.B9;
    sbit  ENT10_TRNG0_ENT3_bit at TRNG0_ENT3.B10;
    sbit  ENT11_TRNG0_ENT3_bit at TRNG0_ENT3.B11;
    sbit  ENT12_TRNG0_ENT3_bit at TRNG0_ENT3.B12;
    sbit  ENT13_TRNG0_ENT3_bit at TRNG0_ENT3.B13;
    sbit  ENT14_TRNG0_ENT3_bit at TRNG0_ENT3.B14;
    sbit  ENT15_TRNG0_ENT3_bit at TRNG0_ENT3.B15;
    sbit  ENT16_TRNG0_ENT3_bit at TRNG0_ENT3.B16;
    sbit  ENT17_TRNG0_ENT3_bit at TRNG0_ENT3.B17;
    sbit  ENT18_TRNG0_ENT3_bit at TRNG0_ENT3.B18;
    sbit  ENT19_TRNG0_ENT3_bit at TRNG0_ENT3.B19;
    sbit  ENT20_TRNG0_ENT3_bit at TRNG0_ENT3.B20;
    sbit  ENT21_TRNG0_ENT3_bit at TRNG0_ENT3.B21;
    sbit  ENT22_TRNG0_ENT3_bit at TRNG0_ENT3.B22;
    sbit  ENT23_TRNG0_ENT3_bit at TRNG0_ENT3.B23;
    sbit  ENT24_TRNG0_ENT3_bit at TRNG0_ENT3.B24;
    sbit  ENT25_TRNG0_ENT3_bit at TRNG0_ENT3.B25;
    sbit  ENT26_TRNG0_ENT3_bit at TRNG0_ENT3.B26;
    sbit  ENT27_TRNG0_ENT3_bit at TRNG0_ENT3.B27;
    sbit  ENT28_TRNG0_ENT3_bit at TRNG0_ENT3.B28;
    sbit  ENT29_TRNG0_ENT3_bit at TRNG0_ENT3.B29;
    sbit  ENT30_TRNG0_ENT3_bit at TRNG0_ENT3.B30;
    sbit  ENT31_TRNG0_ENT3_bit at TRNG0_ENT3.B31;

sfr unsigned long   volatile TRNG0_ENT4           absolute 0x400A0050;
    sbit  ENT0_TRNG0_ENT4_bit at TRNG0_ENT4.B0;
    sbit  ENT1_TRNG0_ENT4_bit at TRNG0_ENT4.B1;
    sbit  ENT2_TRNG0_ENT4_bit at TRNG0_ENT4.B2;
    sbit  ENT3_TRNG0_ENT4_bit at TRNG0_ENT4.B3;
    sbit  ENT4_TRNG0_ENT4_bit at TRNG0_ENT4.B4;
    sbit  ENT5_TRNG0_ENT4_bit at TRNG0_ENT4.B5;
    sbit  ENT6_TRNG0_ENT4_bit at TRNG0_ENT4.B6;
    sbit  ENT7_TRNG0_ENT4_bit at TRNG0_ENT4.B7;
    sbit  ENT8_TRNG0_ENT4_bit at TRNG0_ENT4.B8;
    sbit  ENT9_TRNG0_ENT4_bit at TRNG0_ENT4.B9;
    sbit  ENT10_TRNG0_ENT4_bit at TRNG0_ENT4.B10;
    sbit  ENT11_TRNG0_ENT4_bit at TRNG0_ENT4.B11;
    sbit  ENT12_TRNG0_ENT4_bit at TRNG0_ENT4.B12;
    sbit  ENT13_TRNG0_ENT4_bit at TRNG0_ENT4.B13;
    sbit  ENT14_TRNG0_ENT4_bit at TRNG0_ENT4.B14;
    sbit  ENT15_TRNG0_ENT4_bit at TRNG0_ENT4.B15;
    sbit  ENT16_TRNG0_ENT4_bit at TRNG0_ENT4.B16;
    sbit  ENT17_TRNG0_ENT4_bit at TRNG0_ENT4.B17;
    sbit  ENT18_TRNG0_ENT4_bit at TRNG0_ENT4.B18;
    sbit  ENT19_TRNG0_ENT4_bit at TRNG0_ENT4.B19;
    sbit  ENT20_TRNG0_ENT4_bit at TRNG0_ENT4.B20;
    sbit  ENT21_TRNG0_ENT4_bit at TRNG0_ENT4.B21;
    sbit  ENT22_TRNG0_ENT4_bit at TRNG0_ENT4.B22;
    sbit  ENT23_TRNG0_ENT4_bit at TRNG0_ENT4.B23;
    sbit  ENT24_TRNG0_ENT4_bit at TRNG0_ENT4.B24;
    sbit  ENT25_TRNG0_ENT4_bit at TRNG0_ENT4.B25;
    sbit  ENT26_TRNG0_ENT4_bit at TRNG0_ENT4.B26;
    sbit  ENT27_TRNG0_ENT4_bit at TRNG0_ENT4.B27;
    sbit  ENT28_TRNG0_ENT4_bit at TRNG0_ENT4.B28;
    sbit  ENT29_TRNG0_ENT4_bit at TRNG0_ENT4.B29;
    sbit  ENT30_TRNG0_ENT4_bit at TRNG0_ENT4.B30;
    sbit  ENT31_TRNG0_ENT4_bit at TRNG0_ENT4.B31;

sfr unsigned long   volatile TRNG0_ENT5           absolute 0x400A0054;
    sbit  ENT0_TRNG0_ENT5_bit at TRNG0_ENT5.B0;
    sbit  ENT1_TRNG0_ENT5_bit at TRNG0_ENT5.B1;
    sbit  ENT2_TRNG0_ENT5_bit at TRNG0_ENT5.B2;
    sbit  ENT3_TRNG0_ENT5_bit at TRNG0_ENT5.B3;
    sbit  ENT4_TRNG0_ENT5_bit at TRNG0_ENT5.B4;
    sbit  ENT5_TRNG0_ENT5_bit at TRNG0_ENT5.B5;
    sbit  ENT6_TRNG0_ENT5_bit at TRNG0_ENT5.B6;
    sbit  ENT7_TRNG0_ENT5_bit at TRNG0_ENT5.B7;
    sbit  ENT8_TRNG0_ENT5_bit at TRNG0_ENT5.B8;
    sbit  ENT9_TRNG0_ENT5_bit at TRNG0_ENT5.B9;
    sbit  ENT10_TRNG0_ENT5_bit at TRNG0_ENT5.B10;
    sbit  ENT11_TRNG0_ENT5_bit at TRNG0_ENT5.B11;
    sbit  ENT12_TRNG0_ENT5_bit at TRNG0_ENT5.B12;
    sbit  ENT13_TRNG0_ENT5_bit at TRNG0_ENT5.B13;
    sbit  ENT14_TRNG0_ENT5_bit at TRNG0_ENT5.B14;
    sbit  ENT15_TRNG0_ENT5_bit at TRNG0_ENT5.B15;
    sbit  ENT16_TRNG0_ENT5_bit at TRNG0_ENT5.B16;
    sbit  ENT17_TRNG0_ENT5_bit at TRNG0_ENT5.B17;
    sbit  ENT18_TRNG0_ENT5_bit at TRNG0_ENT5.B18;
    sbit  ENT19_TRNG0_ENT5_bit at TRNG0_ENT5.B19;
    sbit  ENT20_TRNG0_ENT5_bit at TRNG0_ENT5.B20;
    sbit  ENT21_TRNG0_ENT5_bit at TRNG0_ENT5.B21;
    sbit  ENT22_TRNG0_ENT5_bit at TRNG0_ENT5.B22;
    sbit  ENT23_TRNG0_ENT5_bit at TRNG0_ENT5.B23;
    sbit  ENT24_TRNG0_ENT5_bit at TRNG0_ENT5.B24;
    sbit  ENT25_TRNG0_ENT5_bit at TRNG0_ENT5.B25;
    sbit  ENT26_TRNG0_ENT5_bit at TRNG0_ENT5.B26;
    sbit  ENT27_TRNG0_ENT5_bit at TRNG0_ENT5.B27;
    sbit  ENT28_TRNG0_ENT5_bit at TRNG0_ENT5.B28;
    sbit  ENT29_TRNG0_ENT5_bit at TRNG0_ENT5.B29;
    sbit  ENT30_TRNG0_ENT5_bit at TRNG0_ENT5.B30;
    sbit  ENT31_TRNG0_ENT5_bit at TRNG0_ENT5.B31;

sfr unsigned long   volatile TRNG0_ENT6           absolute 0x400A0058;
    sbit  ENT0_TRNG0_ENT6_bit at TRNG0_ENT6.B0;
    sbit  ENT1_TRNG0_ENT6_bit at TRNG0_ENT6.B1;
    sbit  ENT2_TRNG0_ENT6_bit at TRNG0_ENT6.B2;
    sbit  ENT3_TRNG0_ENT6_bit at TRNG0_ENT6.B3;
    sbit  ENT4_TRNG0_ENT6_bit at TRNG0_ENT6.B4;
    sbit  ENT5_TRNG0_ENT6_bit at TRNG0_ENT6.B5;
    sbit  ENT6_TRNG0_ENT6_bit at TRNG0_ENT6.B6;
    sbit  ENT7_TRNG0_ENT6_bit at TRNG0_ENT6.B7;
    sbit  ENT8_TRNG0_ENT6_bit at TRNG0_ENT6.B8;
    sbit  ENT9_TRNG0_ENT6_bit at TRNG0_ENT6.B9;
    sbit  ENT10_TRNG0_ENT6_bit at TRNG0_ENT6.B10;
    sbit  ENT11_TRNG0_ENT6_bit at TRNG0_ENT6.B11;
    sbit  ENT12_TRNG0_ENT6_bit at TRNG0_ENT6.B12;
    sbit  ENT13_TRNG0_ENT6_bit at TRNG0_ENT6.B13;
    sbit  ENT14_TRNG0_ENT6_bit at TRNG0_ENT6.B14;
    sbit  ENT15_TRNG0_ENT6_bit at TRNG0_ENT6.B15;
    sbit  ENT16_TRNG0_ENT6_bit at TRNG0_ENT6.B16;
    sbit  ENT17_TRNG0_ENT6_bit at TRNG0_ENT6.B17;
    sbit  ENT18_TRNG0_ENT6_bit at TRNG0_ENT6.B18;
    sbit  ENT19_TRNG0_ENT6_bit at TRNG0_ENT6.B19;
    sbit  ENT20_TRNG0_ENT6_bit at TRNG0_ENT6.B20;
    sbit  ENT21_TRNG0_ENT6_bit at TRNG0_ENT6.B21;
    sbit  ENT22_TRNG0_ENT6_bit at TRNG0_ENT6.B22;
    sbit  ENT23_TRNG0_ENT6_bit at TRNG0_ENT6.B23;
    sbit  ENT24_TRNG0_ENT6_bit at TRNG0_ENT6.B24;
    sbit  ENT25_TRNG0_ENT6_bit at TRNG0_ENT6.B25;
    sbit  ENT26_TRNG0_ENT6_bit at TRNG0_ENT6.B26;
    sbit  ENT27_TRNG0_ENT6_bit at TRNG0_ENT6.B27;
    sbit  ENT28_TRNG0_ENT6_bit at TRNG0_ENT6.B28;
    sbit  ENT29_TRNG0_ENT6_bit at TRNG0_ENT6.B29;
    sbit  ENT30_TRNG0_ENT6_bit at TRNG0_ENT6.B30;
    sbit  ENT31_TRNG0_ENT6_bit at TRNG0_ENT6.B31;

sfr unsigned long   volatile TRNG0_ENT7           absolute 0x400A005C;
    sbit  ENT0_TRNG0_ENT7_bit at TRNG0_ENT7.B0;
    sbit  ENT1_TRNG0_ENT7_bit at TRNG0_ENT7.B1;
    sbit  ENT2_TRNG0_ENT7_bit at TRNG0_ENT7.B2;
    sbit  ENT3_TRNG0_ENT7_bit at TRNG0_ENT7.B3;
    sbit  ENT4_TRNG0_ENT7_bit at TRNG0_ENT7.B4;
    sbit  ENT5_TRNG0_ENT7_bit at TRNG0_ENT7.B5;
    sbit  ENT6_TRNG0_ENT7_bit at TRNG0_ENT7.B6;
    sbit  ENT7_TRNG0_ENT7_bit at TRNG0_ENT7.B7;
    sbit  ENT8_TRNG0_ENT7_bit at TRNG0_ENT7.B8;
    sbit  ENT9_TRNG0_ENT7_bit at TRNG0_ENT7.B9;
    sbit  ENT10_TRNG0_ENT7_bit at TRNG0_ENT7.B10;
    sbit  ENT11_TRNG0_ENT7_bit at TRNG0_ENT7.B11;
    sbit  ENT12_TRNG0_ENT7_bit at TRNG0_ENT7.B12;
    sbit  ENT13_TRNG0_ENT7_bit at TRNG0_ENT7.B13;
    sbit  ENT14_TRNG0_ENT7_bit at TRNG0_ENT7.B14;
    sbit  ENT15_TRNG0_ENT7_bit at TRNG0_ENT7.B15;
    sbit  ENT16_TRNG0_ENT7_bit at TRNG0_ENT7.B16;
    sbit  ENT17_TRNG0_ENT7_bit at TRNG0_ENT7.B17;
    sbit  ENT18_TRNG0_ENT7_bit at TRNG0_ENT7.B18;
    sbit  ENT19_TRNG0_ENT7_bit at TRNG0_ENT7.B19;
    sbit  ENT20_TRNG0_ENT7_bit at TRNG0_ENT7.B20;
    sbit  ENT21_TRNG0_ENT7_bit at TRNG0_ENT7.B21;
    sbit  ENT22_TRNG0_ENT7_bit at TRNG0_ENT7.B22;
    sbit  ENT23_TRNG0_ENT7_bit at TRNG0_ENT7.B23;
    sbit  ENT24_TRNG0_ENT7_bit at TRNG0_ENT7.B24;
    sbit  ENT25_TRNG0_ENT7_bit at TRNG0_ENT7.B25;
    sbit  ENT26_TRNG0_ENT7_bit at TRNG0_ENT7.B26;
    sbit  ENT27_TRNG0_ENT7_bit at TRNG0_ENT7.B27;
    sbit  ENT28_TRNG0_ENT7_bit at TRNG0_ENT7.B28;
    sbit  ENT29_TRNG0_ENT7_bit at TRNG0_ENT7.B29;
    sbit  ENT30_TRNG0_ENT7_bit at TRNG0_ENT7.B30;
    sbit  ENT31_TRNG0_ENT7_bit at TRNG0_ENT7.B31;

sfr unsigned long   volatile TRNG0_ENT8           absolute 0x400A0060;
    sbit  ENT0_TRNG0_ENT8_bit at TRNG0_ENT8.B0;
    sbit  ENT1_TRNG0_ENT8_bit at TRNG0_ENT8.B1;
    sbit  ENT2_TRNG0_ENT8_bit at TRNG0_ENT8.B2;
    sbit  ENT3_TRNG0_ENT8_bit at TRNG0_ENT8.B3;
    sbit  ENT4_TRNG0_ENT8_bit at TRNG0_ENT8.B4;
    sbit  ENT5_TRNG0_ENT8_bit at TRNG0_ENT8.B5;
    sbit  ENT6_TRNG0_ENT8_bit at TRNG0_ENT8.B6;
    sbit  ENT7_TRNG0_ENT8_bit at TRNG0_ENT8.B7;
    sbit  ENT8_TRNG0_ENT8_bit at TRNG0_ENT8.B8;
    sbit  ENT9_TRNG0_ENT8_bit at TRNG0_ENT8.B9;
    sbit  ENT10_TRNG0_ENT8_bit at TRNG0_ENT8.B10;
    sbit  ENT11_TRNG0_ENT8_bit at TRNG0_ENT8.B11;
    sbit  ENT12_TRNG0_ENT8_bit at TRNG0_ENT8.B12;
    sbit  ENT13_TRNG0_ENT8_bit at TRNG0_ENT8.B13;
    sbit  ENT14_TRNG0_ENT8_bit at TRNG0_ENT8.B14;
    sbit  ENT15_TRNG0_ENT8_bit at TRNG0_ENT8.B15;
    sbit  ENT16_TRNG0_ENT8_bit at TRNG0_ENT8.B16;
    sbit  ENT17_TRNG0_ENT8_bit at TRNG0_ENT8.B17;
    sbit  ENT18_TRNG0_ENT8_bit at TRNG0_ENT8.B18;
    sbit  ENT19_TRNG0_ENT8_bit at TRNG0_ENT8.B19;
    sbit  ENT20_TRNG0_ENT8_bit at TRNG0_ENT8.B20;
    sbit  ENT21_TRNG0_ENT8_bit at TRNG0_ENT8.B21;
    sbit  ENT22_TRNG0_ENT8_bit at TRNG0_ENT8.B22;
    sbit  ENT23_TRNG0_ENT8_bit at TRNG0_ENT8.B23;
    sbit  ENT24_TRNG0_ENT8_bit at TRNG0_ENT8.B24;
    sbit  ENT25_TRNG0_ENT8_bit at TRNG0_ENT8.B25;
    sbit  ENT26_TRNG0_ENT8_bit at TRNG0_ENT8.B26;
    sbit  ENT27_TRNG0_ENT8_bit at TRNG0_ENT8.B27;
    sbit  ENT28_TRNG0_ENT8_bit at TRNG0_ENT8.B28;
    sbit  ENT29_TRNG0_ENT8_bit at TRNG0_ENT8.B29;
    sbit  ENT30_TRNG0_ENT8_bit at TRNG0_ENT8.B30;
    sbit  ENT31_TRNG0_ENT8_bit at TRNG0_ENT8.B31;

sfr unsigned long   volatile TRNG0_ENT9           absolute 0x400A0064;
    sbit  ENT0_TRNG0_ENT9_bit at TRNG0_ENT9.B0;
    sbit  ENT1_TRNG0_ENT9_bit at TRNG0_ENT9.B1;
    sbit  ENT2_TRNG0_ENT9_bit at TRNG0_ENT9.B2;
    sbit  ENT3_TRNG0_ENT9_bit at TRNG0_ENT9.B3;
    sbit  ENT4_TRNG0_ENT9_bit at TRNG0_ENT9.B4;
    sbit  ENT5_TRNG0_ENT9_bit at TRNG0_ENT9.B5;
    sbit  ENT6_TRNG0_ENT9_bit at TRNG0_ENT9.B6;
    sbit  ENT7_TRNG0_ENT9_bit at TRNG0_ENT9.B7;
    sbit  ENT8_TRNG0_ENT9_bit at TRNG0_ENT9.B8;
    sbit  ENT9_TRNG0_ENT9_bit at TRNG0_ENT9.B9;
    sbit  ENT10_TRNG0_ENT9_bit at TRNG0_ENT9.B10;
    sbit  ENT11_TRNG0_ENT9_bit at TRNG0_ENT9.B11;
    sbit  ENT12_TRNG0_ENT9_bit at TRNG0_ENT9.B12;
    sbit  ENT13_TRNG0_ENT9_bit at TRNG0_ENT9.B13;
    sbit  ENT14_TRNG0_ENT9_bit at TRNG0_ENT9.B14;
    sbit  ENT15_TRNG0_ENT9_bit at TRNG0_ENT9.B15;
    sbit  ENT16_TRNG0_ENT9_bit at TRNG0_ENT9.B16;
    sbit  ENT17_TRNG0_ENT9_bit at TRNG0_ENT9.B17;
    sbit  ENT18_TRNG0_ENT9_bit at TRNG0_ENT9.B18;
    sbit  ENT19_TRNG0_ENT9_bit at TRNG0_ENT9.B19;
    sbit  ENT20_TRNG0_ENT9_bit at TRNG0_ENT9.B20;
    sbit  ENT21_TRNG0_ENT9_bit at TRNG0_ENT9.B21;
    sbit  ENT22_TRNG0_ENT9_bit at TRNG0_ENT9.B22;
    sbit  ENT23_TRNG0_ENT9_bit at TRNG0_ENT9.B23;
    sbit  ENT24_TRNG0_ENT9_bit at TRNG0_ENT9.B24;
    sbit  ENT25_TRNG0_ENT9_bit at TRNG0_ENT9.B25;
    sbit  ENT26_TRNG0_ENT9_bit at TRNG0_ENT9.B26;
    sbit  ENT27_TRNG0_ENT9_bit at TRNG0_ENT9.B27;
    sbit  ENT28_TRNG0_ENT9_bit at TRNG0_ENT9.B28;
    sbit  ENT29_TRNG0_ENT9_bit at TRNG0_ENT9.B29;
    sbit  ENT30_TRNG0_ENT9_bit at TRNG0_ENT9.B30;
    sbit  ENT31_TRNG0_ENT9_bit at TRNG0_ENT9.B31;

sfr unsigned long   volatile TRNG0_ENT10          absolute 0x400A0068;
    sbit  ENT0_TRNG0_ENT10_bit at TRNG0_ENT10.B0;
    sbit  ENT1_TRNG0_ENT10_bit at TRNG0_ENT10.B1;
    sbit  ENT2_TRNG0_ENT10_bit at TRNG0_ENT10.B2;
    sbit  ENT3_TRNG0_ENT10_bit at TRNG0_ENT10.B3;
    sbit  ENT4_TRNG0_ENT10_bit at TRNG0_ENT10.B4;
    sbit  ENT5_TRNG0_ENT10_bit at TRNG0_ENT10.B5;
    sbit  ENT6_TRNG0_ENT10_bit at TRNG0_ENT10.B6;
    sbit  ENT7_TRNG0_ENT10_bit at TRNG0_ENT10.B7;
    sbit  ENT8_TRNG0_ENT10_bit at TRNG0_ENT10.B8;
    sbit  ENT9_TRNG0_ENT10_bit at TRNG0_ENT10.B9;
    sbit  ENT10_TRNG0_ENT10_bit at TRNG0_ENT10.B10;
    sbit  ENT11_TRNG0_ENT10_bit at TRNG0_ENT10.B11;
    sbit  ENT12_TRNG0_ENT10_bit at TRNG0_ENT10.B12;
    sbit  ENT13_TRNG0_ENT10_bit at TRNG0_ENT10.B13;
    sbit  ENT14_TRNG0_ENT10_bit at TRNG0_ENT10.B14;
    sbit  ENT15_TRNG0_ENT10_bit at TRNG0_ENT10.B15;
    sbit  ENT16_TRNG0_ENT10_bit at TRNG0_ENT10.B16;
    sbit  ENT17_TRNG0_ENT10_bit at TRNG0_ENT10.B17;
    sbit  ENT18_TRNG0_ENT10_bit at TRNG0_ENT10.B18;
    sbit  ENT19_TRNG0_ENT10_bit at TRNG0_ENT10.B19;
    sbit  ENT20_TRNG0_ENT10_bit at TRNG0_ENT10.B20;
    sbit  ENT21_TRNG0_ENT10_bit at TRNG0_ENT10.B21;
    sbit  ENT22_TRNG0_ENT10_bit at TRNG0_ENT10.B22;
    sbit  ENT23_TRNG0_ENT10_bit at TRNG0_ENT10.B23;
    sbit  ENT24_TRNG0_ENT10_bit at TRNG0_ENT10.B24;
    sbit  ENT25_TRNG0_ENT10_bit at TRNG0_ENT10.B25;
    sbit  ENT26_TRNG0_ENT10_bit at TRNG0_ENT10.B26;
    sbit  ENT27_TRNG0_ENT10_bit at TRNG0_ENT10.B27;
    sbit  ENT28_TRNG0_ENT10_bit at TRNG0_ENT10.B28;
    sbit  ENT29_TRNG0_ENT10_bit at TRNG0_ENT10.B29;
    sbit  ENT30_TRNG0_ENT10_bit at TRNG0_ENT10.B30;
    sbit  ENT31_TRNG0_ENT10_bit at TRNG0_ENT10.B31;

sfr unsigned long   volatile TRNG0_ENT11          absolute 0x400A006C;
    sbit  ENT0_TRNG0_ENT11_bit at TRNG0_ENT11.B0;
    sbit  ENT1_TRNG0_ENT11_bit at TRNG0_ENT11.B1;
    sbit  ENT2_TRNG0_ENT11_bit at TRNG0_ENT11.B2;
    sbit  ENT3_TRNG0_ENT11_bit at TRNG0_ENT11.B3;
    sbit  ENT4_TRNG0_ENT11_bit at TRNG0_ENT11.B4;
    sbit  ENT5_TRNG0_ENT11_bit at TRNG0_ENT11.B5;
    sbit  ENT6_TRNG0_ENT11_bit at TRNG0_ENT11.B6;
    sbit  ENT7_TRNG0_ENT11_bit at TRNG0_ENT11.B7;
    sbit  ENT8_TRNG0_ENT11_bit at TRNG0_ENT11.B8;
    sbit  ENT9_TRNG0_ENT11_bit at TRNG0_ENT11.B9;
    sbit  ENT10_TRNG0_ENT11_bit at TRNG0_ENT11.B10;
    sbit  ENT11_TRNG0_ENT11_bit at TRNG0_ENT11.B11;
    sbit  ENT12_TRNG0_ENT11_bit at TRNG0_ENT11.B12;
    sbit  ENT13_TRNG0_ENT11_bit at TRNG0_ENT11.B13;
    sbit  ENT14_TRNG0_ENT11_bit at TRNG0_ENT11.B14;
    sbit  ENT15_TRNG0_ENT11_bit at TRNG0_ENT11.B15;
    sbit  ENT16_TRNG0_ENT11_bit at TRNG0_ENT11.B16;
    sbit  ENT17_TRNG0_ENT11_bit at TRNG0_ENT11.B17;
    sbit  ENT18_TRNG0_ENT11_bit at TRNG0_ENT11.B18;
    sbit  ENT19_TRNG0_ENT11_bit at TRNG0_ENT11.B19;
    sbit  ENT20_TRNG0_ENT11_bit at TRNG0_ENT11.B20;
    sbit  ENT21_TRNG0_ENT11_bit at TRNG0_ENT11.B21;
    sbit  ENT22_TRNG0_ENT11_bit at TRNG0_ENT11.B22;
    sbit  ENT23_TRNG0_ENT11_bit at TRNG0_ENT11.B23;
    sbit  ENT24_TRNG0_ENT11_bit at TRNG0_ENT11.B24;
    sbit  ENT25_TRNG0_ENT11_bit at TRNG0_ENT11.B25;
    sbit  ENT26_TRNG0_ENT11_bit at TRNG0_ENT11.B26;
    sbit  ENT27_TRNG0_ENT11_bit at TRNG0_ENT11.B27;
    sbit  ENT28_TRNG0_ENT11_bit at TRNG0_ENT11.B28;
    sbit  ENT29_TRNG0_ENT11_bit at TRNG0_ENT11.B29;
    sbit  ENT30_TRNG0_ENT11_bit at TRNG0_ENT11.B30;
    sbit  ENT31_TRNG0_ENT11_bit at TRNG0_ENT11.B31;

sfr unsigned long   volatile TRNG0_ENT12          absolute 0x400A0070;
    sbit  ENT0_TRNG0_ENT12_bit at TRNG0_ENT12.B0;
    sbit  ENT1_TRNG0_ENT12_bit at TRNG0_ENT12.B1;
    sbit  ENT2_TRNG0_ENT12_bit at TRNG0_ENT12.B2;
    sbit  ENT3_TRNG0_ENT12_bit at TRNG0_ENT12.B3;
    sbit  ENT4_TRNG0_ENT12_bit at TRNG0_ENT12.B4;
    sbit  ENT5_TRNG0_ENT12_bit at TRNG0_ENT12.B5;
    sbit  ENT6_TRNG0_ENT12_bit at TRNG0_ENT12.B6;
    sbit  ENT7_TRNG0_ENT12_bit at TRNG0_ENT12.B7;
    sbit  ENT8_TRNG0_ENT12_bit at TRNG0_ENT12.B8;
    sbit  ENT9_TRNG0_ENT12_bit at TRNG0_ENT12.B9;
    sbit  ENT10_TRNG0_ENT12_bit at TRNG0_ENT12.B10;
    sbit  ENT11_TRNG0_ENT12_bit at TRNG0_ENT12.B11;
    sbit  ENT12_TRNG0_ENT12_bit at TRNG0_ENT12.B12;
    sbit  ENT13_TRNG0_ENT12_bit at TRNG0_ENT12.B13;
    sbit  ENT14_TRNG0_ENT12_bit at TRNG0_ENT12.B14;
    sbit  ENT15_TRNG0_ENT12_bit at TRNG0_ENT12.B15;
    sbit  ENT16_TRNG0_ENT12_bit at TRNG0_ENT12.B16;
    sbit  ENT17_TRNG0_ENT12_bit at TRNG0_ENT12.B17;
    sbit  ENT18_TRNG0_ENT12_bit at TRNG0_ENT12.B18;
    sbit  ENT19_TRNG0_ENT12_bit at TRNG0_ENT12.B19;
    sbit  ENT20_TRNG0_ENT12_bit at TRNG0_ENT12.B20;
    sbit  ENT21_TRNG0_ENT12_bit at TRNG0_ENT12.B21;
    sbit  ENT22_TRNG0_ENT12_bit at TRNG0_ENT12.B22;
    sbit  ENT23_TRNG0_ENT12_bit at TRNG0_ENT12.B23;
    sbit  ENT24_TRNG0_ENT12_bit at TRNG0_ENT12.B24;
    sbit  ENT25_TRNG0_ENT12_bit at TRNG0_ENT12.B25;
    sbit  ENT26_TRNG0_ENT12_bit at TRNG0_ENT12.B26;
    sbit  ENT27_TRNG0_ENT12_bit at TRNG0_ENT12.B27;
    sbit  ENT28_TRNG0_ENT12_bit at TRNG0_ENT12.B28;
    sbit  ENT29_TRNG0_ENT12_bit at TRNG0_ENT12.B29;
    sbit  ENT30_TRNG0_ENT12_bit at TRNG0_ENT12.B30;
    sbit  ENT31_TRNG0_ENT12_bit at TRNG0_ENT12.B31;

sfr unsigned long   volatile TRNG0_ENT13          absolute 0x400A0074;
    sbit  ENT0_TRNG0_ENT13_bit at TRNG0_ENT13.B0;
    sbit  ENT1_TRNG0_ENT13_bit at TRNG0_ENT13.B1;
    sbit  ENT2_TRNG0_ENT13_bit at TRNG0_ENT13.B2;
    sbit  ENT3_TRNG0_ENT13_bit at TRNG0_ENT13.B3;
    sbit  ENT4_TRNG0_ENT13_bit at TRNG0_ENT13.B4;
    sbit  ENT5_TRNG0_ENT13_bit at TRNG0_ENT13.B5;
    sbit  ENT6_TRNG0_ENT13_bit at TRNG0_ENT13.B6;
    sbit  ENT7_TRNG0_ENT13_bit at TRNG0_ENT13.B7;
    sbit  ENT8_TRNG0_ENT13_bit at TRNG0_ENT13.B8;
    sbit  ENT9_TRNG0_ENT13_bit at TRNG0_ENT13.B9;
    sbit  ENT10_TRNG0_ENT13_bit at TRNG0_ENT13.B10;
    sbit  ENT11_TRNG0_ENT13_bit at TRNG0_ENT13.B11;
    sbit  ENT12_TRNG0_ENT13_bit at TRNG0_ENT13.B12;
    sbit  ENT13_TRNG0_ENT13_bit at TRNG0_ENT13.B13;
    sbit  ENT14_TRNG0_ENT13_bit at TRNG0_ENT13.B14;
    sbit  ENT15_TRNG0_ENT13_bit at TRNG0_ENT13.B15;
    sbit  ENT16_TRNG0_ENT13_bit at TRNG0_ENT13.B16;
    sbit  ENT17_TRNG0_ENT13_bit at TRNG0_ENT13.B17;
    sbit  ENT18_TRNG0_ENT13_bit at TRNG0_ENT13.B18;
    sbit  ENT19_TRNG0_ENT13_bit at TRNG0_ENT13.B19;
    sbit  ENT20_TRNG0_ENT13_bit at TRNG0_ENT13.B20;
    sbit  ENT21_TRNG0_ENT13_bit at TRNG0_ENT13.B21;
    sbit  ENT22_TRNG0_ENT13_bit at TRNG0_ENT13.B22;
    sbit  ENT23_TRNG0_ENT13_bit at TRNG0_ENT13.B23;
    sbit  ENT24_TRNG0_ENT13_bit at TRNG0_ENT13.B24;
    sbit  ENT25_TRNG0_ENT13_bit at TRNG0_ENT13.B25;
    sbit  ENT26_TRNG0_ENT13_bit at TRNG0_ENT13.B26;
    sbit  ENT27_TRNG0_ENT13_bit at TRNG0_ENT13.B27;
    sbit  ENT28_TRNG0_ENT13_bit at TRNG0_ENT13.B28;
    sbit  ENT29_TRNG0_ENT13_bit at TRNG0_ENT13.B29;
    sbit  ENT30_TRNG0_ENT13_bit at TRNG0_ENT13.B30;
    sbit  ENT31_TRNG0_ENT13_bit at TRNG0_ENT13.B31;

sfr unsigned long   volatile TRNG0_ENT14          absolute 0x400A0078;
    sbit  ENT0_TRNG0_ENT14_bit at TRNG0_ENT14.B0;
    sbit  ENT1_TRNG0_ENT14_bit at TRNG0_ENT14.B1;
    sbit  ENT2_TRNG0_ENT14_bit at TRNG0_ENT14.B2;
    sbit  ENT3_TRNG0_ENT14_bit at TRNG0_ENT14.B3;
    sbit  ENT4_TRNG0_ENT14_bit at TRNG0_ENT14.B4;
    sbit  ENT5_TRNG0_ENT14_bit at TRNG0_ENT14.B5;
    sbit  ENT6_TRNG0_ENT14_bit at TRNG0_ENT14.B6;
    sbit  ENT7_TRNG0_ENT14_bit at TRNG0_ENT14.B7;
    sbit  ENT8_TRNG0_ENT14_bit at TRNG0_ENT14.B8;
    sbit  ENT9_TRNG0_ENT14_bit at TRNG0_ENT14.B9;
    sbit  ENT10_TRNG0_ENT14_bit at TRNG0_ENT14.B10;
    sbit  ENT11_TRNG0_ENT14_bit at TRNG0_ENT14.B11;
    sbit  ENT12_TRNG0_ENT14_bit at TRNG0_ENT14.B12;
    sbit  ENT13_TRNG0_ENT14_bit at TRNG0_ENT14.B13;
    sbit  ENT14_TRNG0_ENT14_bit at TRNG0_ENT14.B14;
    sbit  ENT15_TRNG0_ENT14_bit at TRNG0_ENT14.B15;
    sbit  ENT16_TRNG0_ENT14_bit at TRNG0_ENT14.B16;
    sbit  ENT17_TRNG0_ENT14_bit at TRNG0_ENT14.B17;
    sbit  ENT18_TRNG0_ENT14_bit at TRNG0_ENT14.B18;
    sbit  ENT19_TRNG0_ENT14_bit at TRNG0_ENT14.B19;
    sbit  ENT20_TRNG0_ENT14_bit at TRNG0_ENT14.B20;
    sbit  ENT21_TRNG0_ENT14_bit at TRNG0_ENT14.B21;
    sbit  ENT22_TRNG0_ENT14_bit at TRNG0_ENT14.B22;
    sbit  ENT23_TRNG0_ENT14_bit at TRNG0_ENT14.B23;
    sbit  ENT24_TRNG0_ENT14_bit at TRNG0_ENT14.B24;
    sbit  ENT25_TRNG0_ENT14_bit at TRNG0_ENT14.B25;
    sbit  ENT26_TRNG0_ENT14_bit at TRNG0_ENT14.B26;
    sbit  ENT27_TRNG0_ENT14_bit at TRNG0_ENT14.B27;
    sbit  ENT28_TRNG0_ENT14_bit at TRNG0_ENT14.B28;
    sbit  ENT29_TRNG0_ENT14_bit at TRNG0_ENT14.B29;
    sbit  ENT30_TRNG0_ENT14_bit at TRNG0_ENT14.B30;
    sbit  ENT31_TRNG0_ENT14_bit at TRNG0_ENT14.B31;

sfr unsigned long   volatile TRNG0_ENT15          absolute 0x400A007C;
    sbit  ENT0_TRNG0_ENT15_bit at TRNG0_ENT15.B0;
    sbit  ENT1_TRNG0_ENT15_bit at TRNG0_ENT15.B1;
    sbit  ENT2_TRNG0_ENT15_bit at TRNG0_ENT15.B2;
    sbit  ENT3_TRNG0_ENT15_bit at TRNG0_ENT15.B3;
    sbit  ENT4_TRNG0_ENT15_bit at TRNG0_ENT15.B4;
    sbit  ENT5_TRNG0_ENT15_bit at TRNG0_ENT15.B5;
    sbit  ENT6_TRNG0_ENT15_bit at TRNG0_ENT15.B6;
    sbit  ENT7_TRNG0_ENT15_bit at TRNG0_ENT15.B7;
    sbit  ENT8_TRNG0_ENT15_bit at TRNG0_ENT15.B8;
    sbit  ENT9_TRNG0_ENT15_bit at TRNG0_ENT15.B9;
    sbit  ENT10_TRNG0_ENT15_bit at TRNG0_ENT15.B10;
    sbit  ENT11_TRNG0_ENT15_bit at TRNG0_ENT15.B11;
    sbit  ENT12_TRNG0_ENT15_bit at TRNG0_ENT15.B12;
    sbit  ENT13_TRNG0_ENT15_bit at TRNG0_ENT15.B13;
    sbit  ENT14_TRNG0_ENT15_bit at TRNG0_ENT15.B14;
    sbit  ENT15_TRNG0_ENT15_bit at TRNG0_ENT15.B15;
    sbit  ENT16_TRNG0_ENT15_bit at TRNG0_ENT15.B16;
    sbit  ENT17_TRNG0_ENT15_bit at TRNG0_ENT15.B17;
    sbit  ENT18_TRNG0_ENT15_bit at TRNG0_ENT15.B18;
    sbit  ENT19_TRNG0_ENT15_bit at TRNG0_ENT15.B19;
    sbit  ENT20_TRNG0_ENT15_bit at TRNG0_ENT15.B20;
    sbit  ENT21_TRNG0_ENT15_bit at TRNG0_ENT15.B21;
    sbit  ENT22_TRNG0_ENT15_bit at TRNG0_ENT15.B22;
    sbit  ENT23_TRNG0_ENT15_bit at TRNG0_ENT15.B23;
    sbit  ENT24_TRNG0_ENT15_bit at TRNG0_ENT15.B24;
    sbit  ENT25_TRNG0_ENT15_bit at TRNG0_ENT15.B25;
    sbit  ENT26_TRNG0_ENT15_bit at TRNG0_ENT15.B26;
    sbit  ENT27_TRNG0_ENT15_bit at TRNG0_ENT15.B27;
    sbit  ENT28_TRNG0_ENT15_bit at TRNG0_ENT15.B28;
    sbit  ENT29_TRNG0_ENT15_bit at TRNG0_ENT15.B29;
    sbit  ENT30_TRNG0_ENT15_bit at TRNG0_ENT15.B30;
    sbit  ENT31_TRNG0_ENT15_bit at TRNG0_ENT15.B31;

sfr unsigned long   volatile TRNG0_PKRCNT10       absolute 0x400A0080;
    const register unsigned short int PKR_0_CT0 = 0;
    sbit  PKR_0_CT0_bit at TRNG0_PKRCNT10.B0;
    const register unsigned short int PKR_0_CT1 = 1;
    sbit  PKR_0_CT1_bit at TRNG0_PKRCNT10.B1;
    const register unsigned short int PKR_0_CT2 = 2;
    sbit  PKR_0_CT2_bit at TRNG0_PKRCNT10.B2;
    const register unsigned short int PKR_0_CT3 = 3;
    sbit  PKR_0_CT3_bit at TRNG0_PKRCNT10.B3;
    const register unsigned short int PKR_0_CT4 = 4;
    sbit  PKR_0_CT4_bit at TRNG0_PKRCNT10.B4;
    const register unsigned short int PKR_0_CT5 = 5;
    sbit  PKR_0_CT5_bit at TRNG0_PKRCNT10.B5;
    const register unsigned short int PKR_0_CT6 = 6;
    sbit  PKR_0_CT6_bit at TRNG0_PKRCNT10.B6;
    const register unsigned short int PKR_0_CT7 = 7;
    sbit  PKR_0_CT7_bit at TRNG0_PKRCNT10.B7;
    const register unsigned short int PKR_0_CT8 = 8;
    sbit  PKR_0_CT8_bit at TRNG0_PKRCNT10.B8;
    const register unsigned short int PKR_0_CT9 = 9;
    sbit  PKR_0_CT9_bit at TRNG0_PKRCNT10.B9;
    const register unsigned short int PKR_0_CT10 = 10;
    sbit  PKR_0_CT10_bit at TRNG0_PKRCNT10.B10;
    const register unsigned short int PKR_0_CT11 = 11;
    sbit  PKR_0_CT11_bit at TRNG0_PKRCNT10.B11;
    const register unsigned short int PKR_0_CT12 = 12;
    sbit  PKR_0_CT12_bit at TRNG0_PKRCNT10.B12;
    const register unsigned short int PKR_0_CT13 = 13;
    sbit  PKR_0_CT13_bit at TRNG0_PKRCNT10.B13;
    const register unsigned short int PKR_0_CT14 = 14;
    sbit  PKR_0_CT14_bit at TRNG0_PKRCNT10.B14;
    const register unsigned short int PKR_0_CT15 = 15;
    sbit  PKR_0_CT15_bit at TRNG0_PKRCNT10.B15;
    const register unsigned short int PKR_1_CT0 = 16;
    sbit  PKR_1_CT0_bit at TRNG0_PKRCNT10.B16;
    const register unsigned short int PKR_1_CT1 = 17;
    sbit  PKR_1_CT1_bit at TRNG0_PKRCNT10.B17;
    const register unsigned short int PKR_1_CT2 = 18;
    sbit  PKR_1_CT2_bit at TRNG0_PKRCNT10.B18;
    const register unsigned short int PKR_1_CT3 = 19;
    sbit  PKR_1_CT3_bit at TRNG0_PKRCNT10.B19;
    const register unsigned short int PKR_1_CT4 = 20;
    sbit  PKR_1_CT4_bit at TRNG0_PKRCNT10.B20;
    const register unsigned short int PKR_1_CT5 = 21;
    sbit  PKR_1_CT5_bit at TRNG0_PKRCNT10.B21;
    const register unsigned short int PKR_1_CT6 = 22;
    sbit  PKR_1_CT6_bit at TRNG0_PKRCNT10.B22;
    const register unsigned short int PKR_1_CT7 = 23;
    sbit  PKR_1_CT7_bit at TRNG0_PKRCNT10.B23;
    const register unsigned short int PKR_1_CT8 = 24;
    sbit  PKR_1_CT8_bit at TRNG0_PKRCNT10.B24;
    const register unsigned short int PKR_1_CT9 = 25;
    sbit  PKR_1_CT9_bit at TRNG0_PKRCNT10.B25;
    const register unsigned short int PKR_1_CT10 = 26;
    sbit  PKR_1_CT10_bit at TRNG0_PKRCNT10.B26;
    const register unsigned short int PKR_1_CT11 = 27;
    sbit  PKR_1_CT11_bit at TRNG0_PKRCNT10.B27;
    const register unsigned short int PKR_1_CT12 = 28;
    sbit  PKR_1_CT12_bit at TRNG0_PKRCNT10.B28;
    const register unsigned short int PKR_1_CT13 = 29;
    sbit  PKR_1_CT13_bit at TRNG0_PKRCNT10.B29;
    const register unsigned short int PKR_1_CT14 = 30;
    sbit  PKR_1_CT14_bit at TRNG0_PKRCNT10.B30;
    const register unsigned short int PKR_1_CT15 = 31;
    sbit  PKR_1_CT15_bit at TRNG0_PKRCNT10.B31;

sfr unsigned long   volatile TRNG0_PKRCNT32       absolute 0x400A0084;
    const register unsigned short int PKR_2_CT0 = 0;
    sbit  PKR_2_CT0_bit at TRNG0_PKRCNT32.B0;
    const register unsigned short int PKR_2_CT1 = 1;
    sbit  PKR_2_CT1_bit at TRNG0_PKRCNT32.B1;
    const register unsigned short int PKR_2_CT2 = 2;
    sbit  PKR_2_CT2_bit at TRNG0_PKRCNT32.B2;
    const register unsigned short int PKR_2_CT3 = 3;
    sbit  PKR_2_CT3_bit at TRNG0_PKRCNT32.B3;
    const register unsigned short int PKR_2_CT4 = 4;
    sbit  PKR_2_CT4_bit at TRNG0_PKRCNT32.B4;
    const register unsigned short int PKR_2_CT5 = 5;
    sbit  PKR_2_CT5_bit at TRNG0_PKRCNT32.B5;
    const register unsigned short int PKR_2_CT6 = 6;
    sbit  PKR_2_CT6_bit at TRNG0_PKRCNT32.B6;
    const register unsigned short int PKR_2_CT7 = 7;
    sbit  PKR_2_CT7_bit at TRNG0_PKRCNT32.B7;
    const register unsigned short int PKR_2_CT8 = 8;
    sbit  PKR_2_CT8_bit at TRNG0_PKRCNT32.B8;
    const register unsigned short int PKR_2_CT9 = 9;
    sbit  PKR_2_CT9_bit at TRNG0_PKRCNT32.B9;
    const register unsigned short int PKR_2_CT10 = 10;
    sbit  PKR_2_CT10_bit at TRNG0_PKRCNT32.B10;
    const register unsigned short int PKR_2_CT11 = 11;
    sbit  PKR_2_CT11_bit at TRNG0_PKRCNT32.B11;
    const register unsigned short int PKR_2_CT12 = 12;
    sbit  PKR_2_CT12_bit at TRNG0_PKRCNT32.B12;
    const register unsigned short int PKR_2_CT13 = 13;
    sbit  PKR_2_CT13_bit at TRNG0_PKRCNT32.B13;
    const register unsigned short int PKR_2_CT14 = 14;
    sbit  PKR_2_CT14_bit at TRNG0_PKRCNT32.B14;
    const register unsigned short int PKR_2_CT15 = 15;
    sbit  PKR_2_CT15_bit at TRNG0_PKRCNT32.B15;
    const register unsigned short int PKR_3_CT0 = 16;
    sbit  PKR_3_CT0_bit at TRNG0_PKRCNT32.B16;
    const register unsigned short int PKR_3_CT1 = 17;
    sbit  PKR_3_CT1_bit at TRNG0_PKRCNT32.B17;
    const register unsigned short int PKR_3_CT2 = 18;
    sbit  PKR_3_CT2_bit at TRNG0_PKRCNT32.B18;
    const register unsigned short int PKR_3_CT3 = 19;
    sbit  PKR_3_CT3_bit at TRNG0_PKRCNT32.B19;
    const register unsigned short int PKR_3_CT4 = 20;
    sbit  PKR_3_CT4_bit at TRNG0_PKRCNT32.B20;
    const register unsigned short int PKR_3_CT5 = 21;
    sbit  PKR_3_CT5_bit at TRNG0_PKRCNT32.B21;
    const register unsigned short int PKR_3_CT6 = 22;
    sbit  PKR_3_CT6_bit at TRNG0_PKRCNT32.B22;
    const register unsigned short int PKR_3_CT7 = 23;
    sbit  PKR_3_CT7_bit at TRNG0_PKRCNT32.B23;
    const register unsigned short int PKR_3_CT8 = 24;
    sbit  PKR_3_CT8_bit at TRNG0_PKRCNT32.B24;
    const register unsigned short int PKR_3_CT9 = 25;
    sbit  PKR_3_CT9_bit at TRNG0_PKRCNT32.B25;
    const register unsigned short int PKR_3_CT10 = 26;
    sbit  PKR_3_CT10_bit at TRNG0_PKRCNT32.B26;
    const register unsigned short int PKR_3_CT11 = 27;
    sbit  PKR_3_CT11_bit at TRNG0_PKRCNT32.B27;
    const register unsigned short int PKR_3_CT12 = 28;
    sbit  PKR_3_CT12_bit at TRNG0_PKRCNT32.B28;
    const register unsigned short int PKR_3_CT13 = 29;
    sbit  PKR_3_CT13_bit at TRNG0_PKRCNT32.B29;
    const register unsigned short int PKR_3_CT14 = 30;
    sbit  PKR_3_CT14_bit at TRNG0_PKRCNT32.B30;
    const register unsigned short int PKR_3_CT15 = 31;
    sbit  PKR_3_CT15_bit at TRNG0_PKRCNT32.B31;

sfr unsigned long   volatile TRNG0_PKRCNT54       absolute 0x400A0088;
    const register unsigned short int PKR_4_CT0 = 0;
    sbit  PKR_4_CT0_bit at TRNG0_PKRCNT54.B0;
    const register unsigned short int PKR_4_CT1 = 1;
    sbit  PKR_4_CT1_bit at TRNG0_PKRCNT54.B1;
    const register unsigned short int PKR_4_CT2 = 2;
    sbit  PKR_4_CT2_bit at TRNG0_PKRCNT54.B2;
    const register unsigned short int PKR_4_CT3 = 3;
    sbit  PKR_4_CT3_bit at TRNG0_PKRCNT54.B3;
    const register unsigned short int PKR_4_CT4 = 4;
    sbit  PKR_4_CT4_bit at TRNG0_PKRCNT54.B4;
    const register unsigned short int PKR_4_CT5 = 5;
    sbit  PKR_4_CT5_bit at TRNG0_PKRCNT54.B5;
    const register unsigned short int PKR_4_CT6 = 6;
    sbit  PKR_4_CT6_bit at TRNG0_PKRCNT54.B6;
    const register unsigned short int PKR_4_CT7 = 7;
    sbit  PKR_4_CT7_bit at TRNG0_PKRCNT54.B7;
    const register unsigned short int PKR_4_CT8 = 8;
    sbit  PKR_4_CT8_bit at TRNG0_PKRCNT54.B8;
    const register unsigned short int PKR_4_CT9 = 9;
    sbit  PKR_4_CT9_bit at TRNG0_PKRCNT54.B9;
    const register unsigned short int PKR_4_CT10 = 10;
    sbit  PKR_4_CT10_bit at TRNG0_PKRCNT54.B10;
    const register unsigned short int PKR_4_CT11 = 11;
    sbit  PKR_4_CT11_bit at TRNG0_PKRCNT54.B11;
    const register unsigned short int PKR_4_CT12 = 12;
    sbit  PKR_4_CT12_bit at TRNG0_PKRCNT54.B12;
    const register unsigned short int PKR_4_CT13 = 13;
    sbit  PKR_4_CT13_bit at TRNG0_PKRCNT54.B13;
    const register unsigned short int PKR_4_CT14 = 14;
    sbit  PKR_4_CT14_bit at TRNG0_PKRCNT54.B14;
    const register unsigned short int PKR_4_CT15 = 15;
    sbit  PKR_4_CT15_bit at TRNG0_PKRCNT54.B15;
    const register unsigned short int PKR_5_CT0 = 16;
    sbit  PKR_5_CT0_bit at TRNG0_PKRCNT54.B16;
    const register unsigned short int PKR_5_CT1 = 17;
    sbit  PKR_5_CT1_bit at TRNG0_PKRCNT54.B17;
    const register unsigned short int PKR_5_CT2 = 18;
    sbit  PKR_5_CT2_bit at TRNG0_PKRCNT54.B18;
    const register unsigned short int PKR_5_CT3 = 19;
    sbit  PKR_5_CT3_bit at TRNG0_PKRCNT54.B19;
    const register unsigned short int PKR_5_CT4 = 20;
    sbit  PKR_5_CT4_bit at TRNG0_PKRCNT54.B20;
    const register unsigned short int PKR_5_CT5 = 21;
    sbit  PKR_5_CT5_bit at TRNG0_PKRCNT54.B21;
    const register unsigned short int PKR_5_CT6 = 22;
    sbit  PKR_5_CT6_bit at TRNG0_PKRCNT54.B22;
    const register unsigned short int PKR_5_CT7 = 23;
    sbit  PKR_5_CT7_bit at TRNG0_PKRCNT54.B23;
    const register unsigned short int PKR_5_CT8 = 24;
    sbit  PKR_5_CT8_bit at TRNG0_PKRCNT54.B24;
    const register unsigned short int PKR_5_CT9 = 25;
    sbit  PKR_5_CT9_bit at TRNG0_PKRCNT54.B25;
    const register unsigned short int PKR_5_CT10 = 26;
    sbit  PKR_5_CT10_bit at TRNG0_PKRCNT54.B26;
    const register unsigned short int PKR_5_CT11 = 27;
    sbit  PKR_5_CT11_bit at TRNG0_PKRCNT54.B27;
    const register unsigned short int PKR_5_CT12 = 28;
    sbit  PKR_5_CT12_bit at TRNG0_PKRCNT54.B28;
    const register unsigned short int PKR_5_CT13 = 29;
    sbit  PKR_5_CT13_bit at TRNG0_PKRCNT54.B29;
    const register unsigned short int PKR_5_CT14 = 30;
    sbit  PKR_5_CT14_bit at TRNG0_PKRCNT54.B30;
    const register unsigned short int PKR_5_CT15 = 31;
    sbit  PKR_5_CT15_bit at TRNG0_PKRCNT54.B31;

sfr unsigned long   volatile TRNG0_PKRCNT76       absolute 0x400A008C;
    const register unsigned short int PKR_6_CT0 = 0;
    sbit  PKR_6_CT0_bit at TRNG0_PKRCNT76.B0;
    const register unsigned short int PKR_6_CT1 = 1;
    sbit  PKR_6_CT1_bit at TRNG0_PKRCNT76.B1;
    const register unsigned short int PKR_6_CT2 = 2;
    sbit  PKR_6_CT2_bit at TRNG0_PKRCNT76.B2;
    const register unsigned short int PKR_6_CT3 = 3;
    sbit  PKR_6_CT3_bit at TRNG0_PKRCNT76.B3;
    const register unsigned short int PKR_6_CT4 = 4;
    sbit  PKR_6_CT4_bit at TRNG0_PKRCNT76.B4;
    const register unsigned short int PKR_6_CT5 = 5;
    sbit  PKR_6_CT5_bit at TRNG0_PKRCNT76.B5;
    const register unsigned short int PKR_6_CT6 = 6;
    sbit  PKR_6_CT6_bit at TRNG0_PKRCNT76.B6;
    const register unsigned short int PKR_6_CT7 = 7;
    sbit  PKR_6_CT7_bit at TRNG0_PKRCNT76.B7;
    const register unsigned short int PKR_6_CT8 = 8;
    sbit  PKR_6_CT8_bit at TRNG0_PKRCNT76.B8;
    const register unsigned short int PKR_6_CT9 = 9;
    sbit  PKR_6_CT9_bit at TRNG0_PKRCNT76.B9;
    const register unsigned short int PKR_6_CT10 = 10;
    sbit  PKR_6_CT10_bit at TRNG0_PKRCNT76.B10;
    const register unsigned short int PKR_6_CT11 = 11;
    sbit  PKR_6_CT11_bit at TRNG0_PKRCNT76.B11;
    const register unsigned short int PKR_6_CT12 = 12;
    sbit  PKR_6_CT12_bit at TRNG0_PKRCNT76.B12;
    const register unsigned short int PKR_6_CT13 = 13;
    sbit  PKR_6_CT13_bit at TRNG0_PKRCNT76.B13;
    const register unsigned short int PKR_6_CT14 = 14;
    sbit  PKR_6_CT14_bit at TRNG0_PKRCNT76.B14;
    const register unsigned short int PKR_6_CT15 = 15;
    sbit  PKR_6_CT15_bit at TRNG0_PKRCNT76.B15;
    const register unsigned short int PKR_7_CT0 = 16;
    sbit  PKR_7_CT0_bit at TRNG0_PKRCNT76.B16;
    const register unsigned short int PKR_7_CT1 = 17;
    sbit  PKR_7_CT1_bit at TRNG0_PKRCNT76.B17;
    const register unsigned short int PKR_7_CT2 = 18;
    sbit  PKR_7_CT2_bit at TRNG0_PKRCNT76.B18;
    const register unsigned short int PKR_7_CT3 = 19;
    sbit  PKR_7_CT3_bit at TRNG0_PKRCNT76.B19;
    const register unsigned short int PKR_7_CT4 = 20;
    sbit  PKR_7_CT4_bit at TRNG0_PKRCNT76.B20;
    const register unsigned short int PKR_7_CT5 = 21;
    sbit  PKR_7_CT5_bit at TRNG0_PKRCNT76.B21;
    const register unsigned short int PKR_7_CT6 = 22;
    sbit  PKR_7_CT6_bit at TRNG0_PKRCNT76.B22;
    const register unsigned short int PKR_7_CT7 = 23;
    sbit  PKR_7_CT7_bit at TRNG0_PKRCNT76.B23;
    const register unsigned short int PKR_7_CT8 = 24;
    sbit  PKR_7_CT8_bit at TRNG0_PKRCNT76.B24;
    const register unsigned short int PKR_7_CT9 = 25;
    sbit  PKR_7_CT9_bit at TRNG0_PKRCNT76.B25;
    const register unsigned short int PKR_7_CT10 = 26;
    sbit  PKR_7_CT10_bit at TRNG0_PKRCNT76.B26;
    const register unsigned short int PKR_7_CT11 = 27;
    sbit  PKR_7_CT11_bit at TRNG0_PKRCNT76.B27;
    const register unsigned short int PKR_7_CT12 = 28;
    sbit  PKR_7_CT12_bit at TRNG0_PKRCNT76.B28;
    const register unsigned short int PKR_7_CT13 = 29;
    sbit  PKR_7_CT13_bit at TRNG0_PKRCNT76.B29;
    const register unsigned short int PKR_7_CT14 = 30;
    sbit  PKR_7_CT14_bit at TRNG0_PKRCNT76.B30;
    const register unsigned short int PKR_7_CT15 = 31;
    sbit  PKR_7_CT15_bit at TRNG0_PKRCNT76.B31;

sfr unsigned long   volatile TRNG0_PKRCNT98       absolute 0x400A0090;
    const register unsigned short int PKR_8_CT0 = 0;
    sbit  PKR_8_CT0_bit at TRNG0_PKRCNT98.B0;
    const register unsigned short int PKR_8_CT1 = 1;
    sbit  PKR_8_CT1_bit at TRNG0_PKRCNT98.B1;
    const register unsigned short int PKR_8_CT2 = 2;
    sbit  PKR_8_CT2_bit at TRNG0_PKRCNT98.B2;
    const register unsigned short int PKR_8_CT3 = 3;
    sbit  PKR_8_CT3_bit at TRNG0_PKRCNT98.B3;
    const register unsigned short int PKR_8_CT4 = 4;
    sbit  PKR_8_CT4_bit at TRNG0_PKRCNT98.B4;
    const register unsigned short int PKR_8_CT5 = 5;
    sbit  PKR_8_CT5_bit at TRNG0_PKRCNT98.B5;
    const register unsigned short int PKR_8_CT6 = 6;
    sbit  PKR_8_CT6_bit at TRNG0_PKRCNT98.B6;
    const register unsigned short int PKR_8_CT7 = 7;
    sbit  PKR_8_CT7_bit at TRNG0_PKRCNT98.B7;
    const register unsigned short int PKR_8_CT8 = 8;
    sbit  PKR_8_CT8_bit at TRNG0_PKRCNT98.B8;
    const register unsigned short int PKR_8_CT9 = 9;
    sbit  PKR_8_CT9_bit at TRNG0_PKRCNT98.B9;
    const register unsigned short int PKR_8_CT10 = 10;
    sbit  PKR_8_CT10_bit at TRNG0_PKRCNT98.B10;
    const register unsigned short int PKR_8_CT11 = 11;
    sbit  PKR_8_CT11_bit at TRNG0_PKRCNT98.B11;
    const register unsigned short int PKR_8_CT12 = 12;
    sbit  PKR_8_CT12_bit at TRNG0_PKRCNT98.B12;
    const register unsigned short int PKR_8_CT13 = 13;
    sbit  PKR_8_CT13_bit at TRNG0_PKRCNT98.B13;
    const register unsigned short int PKR_8_CT14 = 14;
    sbit  PKR_8_CT14_bit at TRNG0_PKRCNT98.B14;
    const register unsigned short int PKR_8_CT15 = 15;
    sbit  PKR_8_CT15_bit at TRNG0_PKRCNT98.B15;
    const register unsigned short int PKR_9_CT0 = 16;
    sbit  PKR_9_CT0_bit at TRNG0_PKRCNT98.B16;
    const register unsigned short int PKR_9_CT1 = 17;
    sbit  PKR_9_CT1_bit at TRNG0_PKRCNT98.B17;
    const register unsigned short int PKR_9_CT2 = 18;
    sbit  PKR_9_CT2_bit at TRNG0_PKRCNT98.B18;
    const register unsigned short int PKR_9_CT3 = 19;
    sbit  PKR_9_CT3_bit at TRNG0_PKRCNT98.B19;
    const register unsigned short int PKR_9_CT4 = 20;
    sbit  PKR_9_CT4_bit at TRNG0_PKRCNT98.B20;
    const register unsigned short int PKR_9_CT5 = 21;
    sbit  PKR_9_CT5_bit at TRNG0_PKRCNT98.B21;
    const register unsigned short int PKR_9_CT6 = 22;
    sbit  PKR_9_CT6_bit at TRNG0_PKRCNT98.B22;
    const register unsigned short int PKR_9_CT7 = 23;
    sbit  PKR_9_CT7_bit at TRNG0_PKRCNT98.B23;
    const register unsigned short int PKR_9_CT8 = 24;
    sbit  PKR_9_CT8_bit at TRNG0_PKRCNT98.B24;
    const register unsigned short int PKR_9_CT9 = 25;
    sbit  PKR_9_CT9_bit at TRNG0_PKRCNT98.B25;
    const register unsigned short int PKR_9_CT10 = 26;
    sbit  PKR_9_CT10_bit at TRNG0_PKRCNT98.B26;
    const register unsigned short int PKR_9_CT11 = 27;
    sbit  PKR_9_CT11_bit at TRNG0_PKRCNT98.B27;
    const register unsigned short int PKR_9_CT12 = 28;
    sbit  PKR_9_CT12_bit at TRNG0_PKRCNT98.B28;
    const register unsigned short int PKR_9_CT13 = 29;
    sbit  PKR_9_CT13_bit at TRNG0_PKRCNT98.B29;
    const register unsigned short int PKR_9_CT14 = 30;
    sbit  PKR_9_CT14_bit at TRNG0_PKRCNT98.B30;
    const register unsigned short int PKR_9_CT15 = 31;
    sbit  PKR_9_CT15_bit at TRNG0_PKRCNT98.B31;

sfr unsigned long   volatile TRNG0_PKRCNTBA       absolute 0x400A0094;
    const register unsigned short int PKR_A_CT0 = 0;
    sbit  PKR_A_CT0_bit at TRNG0_PKRCNTBA.B0;
    const register unsigned short int PKR_A_CT1 = 1;
    sbit  PKR_A_CT1_bit at TRNG0_PKRCNTBA.B1;
    const register unsigned short int PKR_A_CT2 = 2;
    sbit  PKR_A_CT2_bit at TRNG0_PKRCNTBA.B2;
    const register unsigned short int PKR_A_CT3 = 3;
    sbit  PKR_A_CT3_bit at TRNG0_PKRCNTBA.B3;
    const register unsigned short int PKR_A_CT4 = 4;
    sbit  PKR_A_CT4_bit at TRNG0_PKRCNTBA.B4;
    const register unsigned short int PKR_A_CT5 = 5;
    sbit  PKR_A_CT5_bit at TRNG0_PKRCNTBA.B5;
    const register unsigned short int PKR_A_CT6 = 6;
    sbit  PKR_A_CT6_bit at TRNG0_PKRCNTBA.B6;
    const register unsigned short int PKR_A_CT7 = 7;
    sbit  PKR_A_CT7_bit at TRNG0_PKRCNTBA.B7;
    const register unsigned short int PKR_A_CT8 = 8;
    sbit  PKR_A_CT8_bit at TRNG0_PKRCNTBA.B8;
    const register unsigned short int PKR_A_CT9 = 9;
    sbit  PKR_A_CT9_bit at TRNG0_PKRCNTBA.B9;
    const register unsigned short int PKR_A_CT10 = 10;
    sbit  PKR_A_CT10_bit at TRNG0_PKRCNTBA.B10;
    const register unsigned short int PKR_A_CT11 = 11;
    sbit  PKR_A_CT11_bit at TRNG0_PKRCNTBA.B11;
    const register unsigned short int PKR_A_CT12 = 12;
    sbit  PKR_A_CT12_bit at TRNG0_PKRCNTBA.B12;
    const register unsigned short int PKR_A_CT13 = 13;
    sbit  PKR_A_CT13_bit at TRNG0_PKRCNTBA.B13;
    const register unsigned short int PKR_A_CT14 = 14;
    sbit  PKR_A_CT14_bit at TRNG0_PKRCNTBA.B14;
    const register unsigned short int PKR_A_CT15 = 15;
    sbit  PKR_A_CT15_bit at TRNG0_PKRCNTBA.B15;
    const register unsigned short int PKR_B_CT0 = 16;
    sbit  PKR_B_CT0_bit at TRNG0_PKRCNTBA.B16;
    const register unsigned short int PKR_B_CT1 = 17;
    sbit  PKR_B_CT1_bit at TRNG0_PKRCNTBA.B17;
    const register unsigned short int PKR_B_CT2 = 18;
    sbit  PKR_B_CT2_bit at TRNG0_PKRCNTBA.B18;
    const register unsigned short int PKR_B_CT3 = 19;
    sbit  PKR_B_CT3_bit at TRNG0_PKRCNTBA.B19;
    const register unsigned short int PKR_B_CT4 = 20;
    sbit  PKR_B_CT4_bit at TRNG0_PKRCNTBA.B20;
    const register unsigned short int PKR_B_CT5 = 21;
    sbit  PKR_B_CT5_bit at TRNG0_PKRCNTBA.B21;
    const register unsigned short int PKR_B_CT6 = 22;
    sbit  PKR_B_CT6_bit at TRNG0_PKRCNTBA.B22;
    const register unsigned short int PKR_B_CT7 = 23;
    sbit  PKR_B_CT7_bit at TRNG0_PKRCNTBA.B23;
    const register unsigned short int PKR_B_CT8 = 24;
    sbit  PKR_B_CT8_bit at TRNG0_PKRCNTBA.B24;
    const register unsigned short int PKR_B_CT9 = 25;
    sbit  PKR_B_CT9_bit at TRNG0_PKRCNTBA.B25;
    const register unsigned short int PKR_B_CT10 = 26;
    sbit  PKR_B_CT10_bit at TRNG0_PKRCNTBA.B26;
    const register unsigned short int PKR_B_CT11 = 27;
    sbit  PKR_B_CT11_bit at TRNG0_PKRCNTBA.B27;
    const register unsigned short int PKR_B_CT12 = 28;
    sbit  PKR_B_CT12_bit at TRNG0_PKRCNTBA.B28;
    const register unsigned short int PKR_B_CT13 = 29;
    sbit  PKR_B_CT13_bit at TRNG0_PKRCNTBA.B29;
    const register unsigned short int PKR_B_CT14 = 30;
    sbit  PKR_B_CT14_bit at TRNG0_PKRCNTBA.B30;
    const register unsigned short int PKR_B_CT15 = 31;
    sbit  PKR_B_CT15_bit at TRNG0_PKRCNTBA.B31;

sfr unsigned long   volatile TRNG0_PKRCNTDC       absolute 0x400A0098;
    const register unsigned short int PKR_C_CT0 = 0;
    sbit  PKR_C_CT0_bit at TRNG0_PKRCNTDC.B0;
    const register unsigned short int PKR_C_CT1 = 1;
    sbit  PKR_C_CT1_bit at TRNG0_PKRCNTDC.B1;
    const register unsigned short int PKR_C_CT2 = 2;
    sbit  PKR_C_CT2_bit at TRNG0_PKRCNTDC.B2;
    const register unsigned short int PKR_C_CT3 = 3;
    sbit  PKR_C_CT3_bit at TRNG0_PKRCNTDC.B3;
    const register unsigned short int PKR_C_CT4 = 4;
    sbit  PKR_C_CT4_bit at TRNG0_PKRCNTDC.B4;
    const register unsigned short int PKR_C_CT5 = 5;
    sbit  PKR_C_CT5_bit at TRNG0_PKRCNTDC.B5;
    const register unsigned short int PKR_C_CT6 = 6;
    sbit  PKR_C_CT6_bit at TRNG0_PKRCNTDC.B6;
    const register unsigned short int PKR_C_CT7 = 7;
    sbit  PKR_C_CT7_bit at TRNG0_PKRCNTDC.B7;
    const register unsigned short int PKR_C_CT8 = 8;
    sbit  PKR_C_CT8_bit at TRNG0_PKRCNTDC.B8;
    const register unsigned short int PKR_C_CT9 = 9;
    sbit  PKR_C_CT9_bit at TRNG0_PKRCNTDC.B9;
    const register unsigned short int PKR_C_CT10 = 10;
    sbit  PKR_C_CT10_bit at TRNG0_PKRCNTDC.B10;
    const register unsigned short int PKR_C_CT11 = 11;
    sbit  PKR_C_CT11_bit at TRNG0_PKRCNTDC.B11;
    const register unsigned short int PKR_C_CT12 = 12;
    sbit  PKR_C_CT12_bit at TRNG0_PKRCNTDC.B12;
    const register unsigned short int PKR_C_CT13 = 13;
    sbit  PKR_C_CT13_bit at TRNG0_PKRCNTDC.B13;
    const register unsigned short int PKR_C_CT14 = 14;
    sbit  PKR_C_CT14_bit at TRNG0_PKRCNTDC.B14;
    const register unsigned short int PKR_C_CT15 = 15;
    sbit  PKR_C_CT15_bit at TRNG0_PKRCNTDC.B15;
    const register unsigned short int PKR_D_CT0 = 16;
    sbit  PKR_D_CT0_bit at TRNG0_PKRCNTDC.B16;
    const register unsigned short int PKR_D_CT1 = 17;
    sbit  PKR_D_CT1_bit at TRNG0_PKRCNTDC.B17;
    const register unsigned short int PKR_D_CT2 = 18;
    sbit  PKR_D_CT2_bit at TRNG0_PKRCNTDC.B18;
    const register unsigned short int PKR_D_CT3 = 19;
    sbit  PKR_D_CT3_bit at TRNG0_PKRCNTDC.B19;
    const register unsigned short int PKR_D_CT4 = 20;
    sbit  PKR_D_CT4_bit at TRNG0_PKRCNTDC.B20;
    const register unsigned short int PKR_D_CT5 = 21;
    sbit  PKR_D_CT5_bit at TRNG0_PKRCNTDC.B21;
    const register unsigned short int PKR_D_CT6 = 22;
    sbit  PKR_D_CT6_bit at TRNG0_PKRCNTDC.B22;
    const register unsigned short int PKR_D_CT7 = 23;
    sbit  PKR_D_CT7_bit at TRNG0_PKRCNTDC.B23;
    const register unsigned short int PKR_D_CT8 = 24;
    sbit  PKR_D_CT8_bit at TRNG0_PKRCNTDC.B24;
    const register unsigned short int PKR_D_CT9 = 25;
    sbit  PKR_D_CT9_bit at TRNG0_PKRCNTDC.B25;
    const register unsigned short int PKR_D_CT10 = 26;
    sbit  PKR_D_CT10_bit at TRNG0_PKRCNTDC.B26;
    const register unsigned short int PKR_D_CT11 = 27;
    sbit  PKR_D_CT11_bit at TRNG0_PKRCNTDC.B27;
    const register unsigned short int PKR_D_CT12 = 28;
    sbit  PKR_D_CT12_bit at TRNG0_PKRCNTDC.B28;
    const register unsigned short int PKR_D_CT13 = 29;
    sbit  PKR_D_CT13_bit at TRNG0_PKRCNTDC.B29;
    const register unsigned short int PKR_D_CT14 = 30;
    sbit  PKR_D_CT14_bit at TRNG0_PKRCNTDC.B30;
    const register unsigned short int PKR_D_CT15 = 31;
    sbit  PKR_D_CT15_bit at TRNG0_PKRCNTDC.B31;

sfr unsigned long   volatile TRNG0_PKRCNTFE       absolute 0x400A009C;
    const register unsigned short int PKR_E_CT0 = 0;
    sbit  PKR_E_CT0_bit at TRNG0_PKRCNTFE.B0;
    const register unsigned short int PKR_E_CT1 = 1;
    sbit  PKR_E_CT1_bit at TRNG0_PKRCNTFE.B1;
    const register unsigned short int PKR_E_CT2 = 2;
    sbit  PKR_E_CT2_bit at TRNG0_PKRCNTFE.B2;
    const register unsigned short int PKR_E_CT3 = 3;
    sbit  PKR_E_CT3_bit at TRNG0_PKRCNTFE.B3;
    const register unsigned short int PKR_E_CT4 = 4;
    sbit  PKR_E_CT4_bit at TRNG0_PKRCNTFE.B4;
    const register unsigned short int PKR_E_CT5 = 5;
    sbit  PKR_E_CT5_bit at TRNG0_PKRCNTFE.B5;
    const register unsigned short int PKR_E_CT6 = 6;
    sbit  PKR_E_CT6_bit at TRNG0_PKRCNTFE.B6;
    const register unsigned short int PKR_E_CT7 = 7;
    sbit  PKR_E_CT7_bit at TRNG0_PKRCNTFE.B7;
    const register unsigned short int PKR_E_CT8 = 8;
    sbit  PKR_E_CT8_bit at TRNG0_PKRCNTFE.B8;
    const register unsigned short int PKR_E_CT9 = 9;
    sbit  PKR_E_CT9_bit at TRNG0_PKRCNTFE.B9;
    const register unsigned short int PKR_E_CT10 = 10;
    sbit  PKR_E_CT10_bit at TRNG0_PKRCNTFE.B10;
    const register unsigned short int PKR_E_CT11 = 11;
    sbit  PKR_E_CT11_bit at TRNG0_PKRCNTFE.B11;
    const register unsigned short int PKR_E_CT12 = 12;
    sbit  PKR_E_CT12_bit at TRNG0_PKRCNTFE.B12;
    const register unsigned short int PKR_E_CT13 = 13;
    sbit  PKR_E_CT13_bit at TRNG0_PKRCNTFE.B13;
    const register unsigned short int PKR_E_CT14 = 14;
    sbit  PKR_E_CT14_bit at TRNG0_PKRCNTFE.B14;
    const register unsigned short int PKR_E_CT15 = 15;
    sbit  PKR_E_CT15_bit at TRNG0_PKRCNTFE.B15;
    const register unsigned short int PKR_F_CT0 = 16;
    sbit  PKR_F_CT0_bit at TRNG0_PKRCNTFE.B16;
    const register unsigned short int PKR_F_CT1 = 17;
    sbit  PKR_F_CT1_bit at TRNG0_PKRCNTFE.B17;
    const register unsigned short int PKR_F_CT2 = 18;
    sbit  PKR_F_CT2_bit at TRNG0_PKRCNTFE.B18;
    const register unsigned short int PKR_F_CT3 = 19;
    sbit  PKR_F_CT3_bit at TRNG0_PKRCNTFE.B19;
    const register unsigned short int PKR_F_CT4 = 20;
    sbit  PKR_F_CT4_bit at TRNG0_PKRCNTFE.B20;
    const register unsigned short int PKR_F_CT5 = 21;
    sbit  PKR_F_CT5_bit at TRNG0_PKRCNTFE.B21;
    const register unsigned short int PKR_F_CT6 = 22;
    sbit  PKR_F_CT6_bit at TRNG0_PKRCNTFE.B22;
    const register unsigned short int PKR_F_CT7 = 23;
    sbit  PKR_F_CT7_bit at TRNG0_PKRCNTFE.B23;
    const register unsigned short int PKR_F_CT8 = 24;
    sbit  PKR_F_CT8_bit at TRNG0_PKRCNTFE.B24;
    const register unsigned short int PKR_F_CT9 = 25;
    sbit  PKR_F_CT9_bit at TRNG0_PKRCNTFE.B25;
    const register unsigned short int PKR_F_CT10 = 26;
    sbit  PKR_F_CT10_bit at TRNG0_PKRCNTFE.B26;
    const register unsigned short int PKR_F_CT11 = 27;
    sbit  PKR_F_CT11_bit at TRNG0_PKRCNTFE.B27;
    const register unsigned short int PKR_F_CT12 = 28;
    sbit  PKR_F_CT12_bit at TRNG0_PKRCNTFE.B28;
    const register unsigned short int PKR_F_CT13 = 29;
    sbit  PKR_F_CT13_bit at TRNG0_PKRCNTFE.B29;
    const register unsigned short int PKR_F_CT14 = 30;
    sbit  PKR_F_CT14_bit at TRNG0_PKRCNTFE.B30;
    const register unsigned short int PKR_F_CT15 = 31;
    sbit  PKR_F_CT15_bit at TRNG0_PKRCNTFE.B31;

sfr unsigned long   volatile TRNG0_SEC_CFG        absolute 0x400A00B0;
    sbit  SH0_TRNG0_SEC_CFG_bit at TRNG0_SEC_CFG.B0;
    const register unsigned short int NO_PRGM = 1;
    sbit  NO_PRGM_bit at TRNG0_SEC_CFG.B1;
    const register unsigned short int SK_VAL = 2;
    sbit  SK_VAL_bit at TRNG0_SEC_CFG.B2;

sfr unsigned long   volatile TRNG0_INT_CTRL       absolute 0x400A00B4;
    const register unsigned short int HW_ERR = 0;
    sbit  HW_ERR_bit at TRNG0_INT_CTRL.B0;
    sbit  ENT_VAL_TRNG0_INT_CTRL_bit at TRNG0_INT_CTRL.B1;
    const register unsigned short int FRQ_CT_FAIL = 2;
    sbit  FRQ_CT_FAIL_bit at TRNG0_INT_CTRL.B2;
    const register unsigned short int UNUSED0 = 3;
    sbit  UNUSED0_bit at TRNG0_INT_CTRL.B3;
    const register unsigned short int UNUSED1 = 4;
    sbit  UNUSED1_bit at TRNG0_INT_CTRL.B4;
    const register unsigned short int UNUSED2 = 5;
    sbit  UNUSED2_bit at TRNG0_INT_CTRL.B5;
    const register unsigned short int UNUSED3 = 6;
    sbit  UNUSED3_bit at TRNG0_INT_CTRL.B6;
    const register unsigned short int UNUSED4 = 7;
    sbit  UNUSED4_bit at TRNG0_INT_CTRL.B7;
    const register unsigned short int UNUSED5 = 8;
    sbit  UNUSED5_bit at TRNG0_INT_CTRL.B8;
    const register unsigned short int UNUSED6 = 9;
    sbit  UNUSED6_bit at TRNG0_INT_CTRL.B9;
    const register unsigned short int UNUSED7 = 10;
    sbit  UNUSED7_bit at TRNG0_INT_CTRL.B10;
    const register unsigned short int UNUSED8 = 11;
    sbit  UNUSED8_bit at TRNG0_INT_CTRL.B11;
    const register unsigned short int UNUSED9 = 12;
    sbit  UNUSED9_bit at TRNG0_INT_CTRL.B12;
    const register unsigned short int UNUSED10 = 13;
    sbit  UNUSED10_bit at TRNG0_INT_CTRL.B13;
    const register unsigned short int UNUSED11 = 14;
    sbit  UNUSED11_bit at TRNG0_INT_CTRL.B14;
    const register unsigned short int UNUSED12 = 15;
    sbit  UNUSED12_bit at TRNG0_INT_CTRL.B15;
    const register unsigned short int UNUSED13 = 16;
    sbit  UNUSED13_bit at TRNG0_INT_CTRL.B16;
    const register unsigned short int UNUSED14 = 17;
    sbit  UNUSED14_bit at TRNG0_INT_CTRL.B17;
    const register unsigned short int UNUSED15 = 18;
    sbit  UNUSED15_bit at TRNG0_INT_CTRL.B18;
    const register unsigned short int UNUSED16 = 19;
    sbit  UNUSED16_bit at TRNG0_INT_CTRL.B19;
    const register unsigned short int UNUSED17 = 20;
    sbit  UNUSED17_bit at TRNG0_INT_CTRL.B20;
    const register unsigned short int UNUSED18 = 21;
    sbit  UNUSED18_bit at TRNG0_INT_CTRL.B21;
    const register unsigned short int UNUSED19 = 22;
    sbit  UNUSED19_bit at TRNG0_INT_CTRL.B22;
    const register unsigned short int UNUSED20 = 23;
    sbit  UNUSED20_bit at TRNG0_INT_CTRL.B23;
    const register unsigned short int UNUSED21 = 24;
    sbit  UNUSED21_bit at TRNG0_INT_CTRL.B24;
    const register unsigned short int UNUSED22 = 25;
    sbit  UNUSED22_bit at TRNG0_INT_CTRL.B25;
    const register unsigned short int UNUSED23 = 26;
    sbit  UNUSED23_bit at TRNG0_INT_CTRL.B26;
    const register unsigned short int UNUSED24 = 27;
    sbit  UNUSED24_bit at TRNG0_INT_CTRL.B27;
    const register unsigned short int UNUSED25 = 28;
    sbit  UNUSED25_bit at TRNG0_INT_CTRL.B28;
    const register unsigned short int UNUSED26 = 29;
    sbit  UNUSED26_bit at TRNG0_INT_CTRL.B29;
    const register unsigned short int UNUSED27 = 30;
    sbit  UNUSED27_bit at TRNG0_INT_CTRL.B30;
    const register unsigned short int UNUSED28 = 31;
    sbit  UNUSED28_bit at TRNG0_INT_CTRL.B31;

sfr unsigned long   volatile TRNG0_INT_MASK       absolute 0x400A00B8;
    sbit  HW_ERR_TRNG0_INT_MASK_bit at TRNG0_INT_MASK.B0;
    sbit  ENT_VAL_TRNG0_INT_MASK_bit at TRNG0_INT_MASK.B1;
    sbit  FRQ_CT_FAIL_TRNG0_INT_MASK_bit at TRNG0_INT_MASK.B2;

sfr unsigned long   volatile TRNG0_INT_STATUS     absolute 0x400A00BC;
    sbit  HW_ERR_TRNG0_INT_STATUS_bit at TRNG0_INT_STATUS.B0;
    sbit  ENT_VAL_TRNG0_INT_STATUS_bit at TRNG0_INT_STATUS.B1;
    sbit  FRQ_CT_FAIL_TRNG0_INT_STATUS_bit at TRNG0_INT_STATUS.B2;

sfr unsigned long   volatile TRNG0_VID1           absolute 0x400A00F0;
    const register unsigned short int RNG_MIN_REV0 = 0;
    sbit  RNG_MIN_REV0_bit at TRNG0_VID1.B0;
    const register unsigned short int RNG_MIN_REV1 = 1;
    sbit  RNG_MIN_REV1_bit at TRNG0_VID1.B1;
    const register unsigned short int RNG_MIN_REV2 = 2;
    sbit  RNG_MIN_REV2_bit at TRNG0_VID1.B2;
    const register unsigned short int RNG_MIN_REV3 = 3;
    sbit  RNG_MIN_REV3_bit at TRNG0_VID1.B3;
    const register unsigned short int RNG_MIN_REV4 = 4;
    sbit  RNG_MIN_REV4_bit at TRNG0_VID1.B4;
    const register unsigned short int RNG_MIN_REV5 = 5;
    sbit  RNG_MIN_REV5_bit at TRNG0_VID1.B5;
    const register unsigned short int RNG_MIN_REV6 = 6;
    sbit  RNG_MIN_REV6_bit at TRNG0_VID1.B6;
    const register unsigned short int RNG_MIN_REV7 = 7;
    sbit  RNG_MIN_REV7_bit at TRNG0_VID1.B7;
    const register unsigned short int RNG_MAJ_REV0 = 8;
    sbit  RNG_MAJ_REV0_bit at TRNG0_VID1.B8;
    const register unsigned short int RNG_MAJ_REV1 = 9;
    sbit  RNG_MAJ_REV1_bit at TRNG0_VID1.B9;
    const register unsigned short int RNG_MAJ_REV2 = 10;
    sbit  RNG_MAJ_REV2_bit at TRNG0_VID1.B10;
    const register unsigned short int RNG_MAJ_REV3 = 11;
    sbit  RNG_MAJ_REV3_bit at TRNG0_VID1.B11;
    const register unsigned short int RNG_MAJ_REV4 = 12;
    sbit  RNG_MAJ_REV4_bit at TRNG0_VID1.B12;
    const register unsigned short int RNG_MAJ_REV5 = 13;
    sbit  RNG_MAJ_REV5_bit at TRNG0_VID1.B13;
    const register unsigned short int RNG_MAJ_REV6 = 14;
    sbit  RNG_MAJ_REV6_bit at TRNG0_VID1.B14;
    const register unsigned short int RNG_MAJ_REV7 = 15;
    sbit  RNG_MAJ_REV7_bit at TRNG0_VID1.B15;
    const register unsigned short int RNG_IP_ID0 = 16;
    sbit  RNG_IP_ID0_bit at TRNG0_VID1.B16;
    const register unsigned short int RNG_IP_ID1 = 17;
    sbit  RNG_IP_ID1_bit at TRNG0_VID1.B17;
    const register unsigned short int RNG_IP_ID2 = 18;
    sbit  RNG_IP_ID2_bit at TRNG0_VID1.B18;
    const register unsigned short int RNG_IP_ID3 = 19;
    sbit  RNG_IP_ID3_bit at TRNG0_VID1.B19;
    const register unsigned short int RNG_IP_ID4 = 20;
    sbit  RNG_IP_ID4_bit at TRNG0_VID1.B20;
    const register unsigned short int RNG_IP_ID5 = 21;
    sbit  RNG_IP_ID5_bit at TRNG0_VID1.B21;
    const register unsigned short int RNG_IP_ID6 = 22;
    sbit  RNG_IP_ID6_bit at TRNG0_VID1.B22;
    const register unsigned short int RNG_IP_ID7 = 23;
    sbit  RNG_IP_ID7_bit at TRNG0_VID1.B23;
    const register unsigned short int RNG_IP_ID8 = 24;
    sbit  RNG_IP_ID8_bit at TRNG0_VID1.B24;
    const register unsigned short int RNG_IP_ID9 = 25;
    sbit  RNG_IP_ID9_bit at TRNG0_VID1.B25;
    const register unsigned short int RNG_IP_ID10 = 26;
    sbit  RNG_IP_ID10_bit at TRNG0_VID1.B26;
    const register unsigned short int RNG_IP_ID11 = 27;
    sbit  RNG_IP_ID11_bit at TRNG0_VID1.B27;
    const register unsigned short int RNG_IP_ID12 = 28;
    sbit  RNG_IP_ID12_bit at TRNG0_VID1.B28;
    const register unsigned short int RNG_IP_ID13 = 29;
    sbit  RNG_IP_ID13_bit at TRNG0_VID1.B29;
    const register unsigned short int RNG_IP_ID14 = 30;
    sbit  RNG_IP_ID14_bit at TRNG0_VID1.B30;
    const register unsigned short int RNG_IP_ID15 = 31;
    sbit  RNG_IP_ID15_bit at TRNG0_VID1.B31;

sfr unsigned long   volatile TRNG0_VID2           absolute 0x400A00F4;
    const register unsigned short int RNG_CONFIG_OPT0 = 0;
    sbit  RNG_CONFIG_OPT0_bit at TRNG0_VID2.B0;
    const register unsigned short int RNG_CONFIG_OPT1 = 1;
    sbit  RNG_CONFIG_OPT1_bit at TRNG0_VID2.B1;
    const register unsigned short int RNG_CONFIG_OPT2 = 2;
    sbit  RNG_CONFIG_OPT2_bit at TRNG0_VID2.B2;
    const register unsigned short int RNG_CONFIG_OPT3 = 3;
    sbit  RNG_CONFIG_OPT3_bit at TRNG0_VID2.B3;
    const register unsigned short int RNG_CONFIG_OPT4 = 4;
    sbit  RNG_CONFIG_OPT4_bit at TRNG0_VID2.B4;
    const register unsigned short int RNG_CONFIG_OPT5 = 5;
    sbit  RNG_CONFIG_OPT5_bit at TRNG0_VID2.B5;
    const register unsigned short int RNG_CONFIG_OPT6 = 6;
    sbit  RNG_CONFIG_OPT6_bit at TRNG0_VID2.B6;
    const register unsigned short int RNG_CONFIG_OPT7 = 7;
    sbit  RNG_CONFIG_OPT7_bit at TRNG0_VID2.B7;
    const register unsigned short int RNG_ECO_REV0 = 8;
    sbit  RNG_ECO_REV0_bit at TRNG0_VID2.B8;
    const register unsigned short int RNG_ECO_REV1 = 9;
    sbit  RNG_ECO_REV1_bit at TRNG0_VID2.B9;
    const register unsigned short int RNG_ECO_REV2 = 10;
    sbit  RNG_ECO_REV2_bit at TRNG0_VID2.B10;
    const register unsigned short int RNG_ECO_REV3 = 11;
    sbit  RNG_ECO_REV3_bit at TRNG0_VID2.B11;
    const register unsigned short int RNG_ECO_REV4 = 12;
    sbit  RNG_ECO_REV4_bit at TRNG0_VID2.B12;
    const register unsigned short int RNG_ECO_REV5 = 13;
    sbit  RNG_ECO_REV5_bit at TRNG0_VID2.B13;
    const register unsigned short int RNG_ECO_REV6 = 14;
    sbit  RNG_ECO_REV6_bit at TRNG0_VID2.B14;
    const register unsigned short int RNG_ECO_REV7 = 15;
    sbit  RNG_ECO_REV7_bit at TRNG0_VID2.B15;
    const register unsigned short int RNG_INTG_OPT0 = 16;
    sbit  RNG_INTG_OPT0_bit at TRNG0_VID2.B16;
    const register unsigned short int RNG_INTG_OPT1 = 17;
    sbit  RNG_INTG_OPT1_bit at TRNG0_VID2.B17;
    const register unsigned short int RNG_INTG_OPT2 = 18;
    sbit  RNG_INTG_OPT2_bit at TRNG0_VID2.B18;
    const register unsigned short int RNG_INTG_OPT3 = 19;
    sbit  RNG_INTG_OPT3_bit at TRNG0_VID2.B19;
    const register unsigned short int RNG_INTG_OPT4 = 20;
    sbit  RNG_INTG_OPT4_bit at TRNG0_VID2.B20;
    const register unsigned short int RNG_INTG_OPT5 = 21;
    sbit  RNG_INTG_OPT5_bit at TRNG0_VID2.B21;
    const register unsigned short int RNG_INTG_OPT6 = 22;
    sbit  RNG_INTG_OPT6_bit at TRNG0_VID2.B22;
    const register unsigned short int RNG_INTG_OPT7 = 23;
    sbit  RNG_INTG_OPT7_bit at TRNG0_VID2.B23;
    const register unsigned short int RNG_ERA0 = 24;
    sbit  RNG_ERA0_bit at TRNG0_VID2.B24;
    const register unsigned short int RNG_ERA1 = 25;
    sbit  RNG_ERA1_bit at TRNG0_VID2.B25;
    const register unsigned short int RNG_ERA2 = 26;
    sbit  RNG_ERA2_bit at TRNG0_VID2.B26;
    const register unsigned short int RNG_ERA3 = 27;
    sbit  RNG_ERA3_bit at TRNG0_VID2.B27;
    const register unsigned short int RNG_ERA4 = 28;
    sbit  RNG_ERA4_bit at TRNG0_VID2.B28;
    const register unsigned short int RNG_ERA5 = 29;
    sbit  RNG_ERA5_bit at TRNG0_VID2.B29;
    const register unsigned short int RNG_ERA6 = 30;
    sbit  RNG_ERA6_bit at TRNG0_VID2.B30;
    const register unsigned short int RNG_ERA7 = 31;
    sbit  RNG_ERA7_bit at TRNG0_VID2.B31;

sfr unsigned long   volatile SDHC_DSADDR          absolute 0x400B1000;
    const register unsigned short int DSADDR0 = 2;
    sbit  DSADDR0_bit at SDHC_DSADDR.B2;
    const register unsigned short int DSADDR1 = 3;
    sbit  DSADDR1_bit at SDHC_DSADDR.B3;
    const register unsigned short int DSADDR2 = 4;
    sbit  DSADDR2_bit at SDHC_DSADDR.B4;
    const register unsigned short int DSADDR3 = 5;
    sbit  DSADDR3_bit at SDHC_DSADDR.B5;
    const register unsigned short int DSADDR4 = 6;
    sbit  DSADDR4_bit at SDHC_DSADDR.B6;
    const register unsigned short int DSADDR5 = 7;
    sbit  DSADDR5_bit at SDHC_DSADDR.B7;
    const register unsigned short int DSADDR6 = 8;
    sbit  DSADDR6_bit at SDHC_DSADDR.B8;
    const register unsigned short int DSADDR7 = 9;
    sbit  DSADDR7_bit at SDHC_DSADDR.B9;
    const register unsigned short int DSADDR8 = 10;
    sbit  DSADDR8_bit at SDHC_DSADDR.B10;
    const register unsigned short int DSADDR9 = 11;
    sbit  DSADDR9_bit at SDHC_DSADDR.B11;
    const register unsigned short int DSADDR10 = 12;
    sbit  DSADDR10_bit at SDHC_DSADDR.B12;
    const register unsigned short int DSADDR11 = 13;
    sbit  DSADDR11_bit at SDHC_DSADDR.B13;
    const register unsigned short int DSADDR12 = 14;
    sbit  DSADDR12_bit at SDHC_DSADDR.B14;
    const register unsigned short int DSADDR13 = 15;
    sbit  DSADDR13_bit at SDHC_DSADDR.B15;
    const register unsigned short int DSADDR14 = 16;
    sbit  DSADDR14_bit at SDHC_DSADDR.B16;
    const register unsigned short int DSADDR15 = 17;
    sbit  DSADDR15_bit at SDHC_DSADDR.B17;
    const register unsigned short int DSADDR16 = 18;
    sbit  DSADDR16_bit at SDHC_DSADDR.B18;
    const register unsigned short int DSADDR17 = 19;
    sbit  DSADDR17_bit at SDHC_DSADDR.B19;
    const register unsigned short int DSADDR18 = 20;
    sbit  DSADDR18_bit at SDHC_DSADDR.B20;
    const register unsigned short int DSADDR19 = 21;
    sbit  DSADDR19_bit at SDHC_DSADDR.B21;
    const register unsigned short int DSADDR20 = 22;
    sbit  DSADDR20_bit at SDHC_DSADDR.B22;
    const register unsigned short int DSADDR21 = 23;
    sbit  DSADDR21_bit at SDHC_DSADDR.B23;
    const register unsigned short int DSADDR22 = 24;
    sbit  DSADDR22_bit at SDHC_DSADDR.B24;
    const register unsigned short int DSADDR23 = 25;
    sbit  DSADDR23_bit at SDHC_DSADDR.B25;
    const register unsigned short int DSADDR24 = 26;
    sbit  DSADDR24_bit at SDHC_DSADDR.B26;
    const register unsigned short int DSADDR25 = 27;
    sbit  DSADDR25_bit at SDHC_DSADDR.B27;
    const register unsigned short int DSADDR26 = 28;
    sbit  DSADDR26_bit at SDHC_DSADDR.B28;
    const register unsigned short int DSADDR27 = 29;
    sbit  DSADDR27_bit at SDHC_DSADDR.B29;
    const register unsigned short int DSADDR28 = 30;
    sbit  DSADDR28_bit at SDHC_DSADDR.B30;
    const register unsigned short int DSADDR29 = 31;
    sbit  DSADDR29_bit at SDHC_DSADDR.B31;

sfr unsigned long   volatile SDHC_BLKATTR         absolute 0x400B1004;
    const register unsigned short int BLKSIZE0 = 0;
    sbit  BLKSIZE0_bit at SDHC_BLKATTR.B0;
    const register unsigned short int BLKSIZE1 = 1;
    sbit  BLKSIZE1_bit at SDHC_BLKATTR.B1;
    const register unsigned short int BLKSIZE2 = 2;
    sbit  BLKSIZE2_bit at SDHC_BLKATTR.B2;
    const register unsigned short int BLKSIZE3 = 3;
    sbit  BLKSIZE3_bit at SDHC_BLKATTR.B3;
    const register unsigned short int BLKSIZE4 = 4;
    sbit  BLKSIZE4_bit at SDHC_BLKATTR.B4;
    const register unsigned short int BLKSIZE5 = 5;
    sbit  BLKSIZE5_bit at SDHC_BLKATTR.B5;
    const register unsigned short int BLKSIZE6 = 6;
    sbit  BLKSIZE6_bit at SDHC_BLKATTR.B6;
    const register unsigned short int BLKSIZE7 = 7;
    sbit  BLKSIZE7_bit at SDHC_BLKATTR.B7;
    const register unsigned short int BLKSIZE8 = 8;
    sbit  BLKSIZE8_bit at SDHC_BLKATTR.B8;
    const register unsigned short int BLKSIZE9 = 9;
    sbit  BLKSIZE9_bit at SDHC_BLKATTR.B9;
    const register unsigned short int BLKSIZE10 = 10;
    sbit  BLKSIZE10_bit at SDHC_BLKATTR.B10;
    const register unsigned short int BLKSIZE11 = 11;
    sbit  BLKSIZE11_bit at SDHC_BLKATTR.B11;
    const register unsigned short int BLKSIZE12 = 12;
    sbit  BLKSIZE12_bit at SDHC_BLKATTR.B12;
    const register unsigned short int BLKCNT0 = 16;
    sbit  BLKCNT0_bit at SDHC_BLKATTR.B16;
    const register unsigned short int BLKCNT1 = 17;
    sbit  BLKCNT1_bit at SDHC_BLKATTR.B17;
    const register unsigned short int BLKCNT2 = 18;
    sbit  BLKCNT2_bit at SDHC_BLKATTR.B18;
    const register unsigned short int BLKCNT3 = 19;
    sbit  BLKCNT3_bit at SDHC_BLKATTR.B19;
    const register unsigned short int BLKCNT4 = 20;
    sbit  BLKCNT4_bit at SDHC_BLKATTR.B20;
    const register unsigned short int BLKCNT5 = 21;
    sbit  BLKCNT5_bit at SDHC_BLKATTR.B21;
    const register unsigned short int BLKCNT6 = 22;
    sbit  BLKCNT6_bit at SDHC_BLKATTR.B22;
    const register unsigned short int BLKCNT7 = 23;
    sbit  BLKCNT7_bit at SDHC_BLKATTR.B23;
    const register unsigned short int BLKCNT8 = 24;
    sbit  BLKCNT8_bit at SDHC_BLKATTR.B24;
    const register unsigned short int BLKCNT9 = 25;
    sbit  BLKCNT9_bit at SDHC_BLKATTR.B25;
    const register unsigned short int BLKCNT10 = 26;
    sbit  BLKCNT10_bit at SDHC_BLKATTR.B26;
    const register unsigned short int BLKCNT11 = 27;
    sbit  BLKCNT11_bit at SDHC_BLKATTR.B27;
    const register unsigned short int BLKCNT12 = 28;
    sbit  BLKCNT12_bit at SDHC_BLKATTR.B28;
    const register unsigned short int BLKCNT13 = 29;
    sbit  BLKCNT13_bit at SDHC_BLKATTR.B29;
    const register unsigned short int BLKCNT14 = 30;
    sbit  BLKCNT14_bit at SDHC_BLKATTR.B30;
    const register unsigned short int BLKCNT15 = 31;
    sbit  BLKCNT15_bit at SDHC_BLKATTR.B31;

sfr unsigned long   volatile SDHC_CMDARG          absolute 0x400B1008;
    const register unsigned short int CMDARG0 = 0;
    sbit  CMDARG0_bit at SDHC_CMDARG.B0;
    const register unsigned short int CMDARG1 = 1;
    sbit  CMDARG1_bit at SDHC_CMDARG.B1;
    const register unsigned short int CMDARG2 = 2;
    sbit  CMDARG2_bit at SDHC_CMDARG.B2;
    const register unsigned short int CMDARG3 = 3;
    sbit  CMDARG3_bit at SDHC_CMDARG.B3;
    const register unsigned short int CMDARG4 = 4;
    sbit  CMDARG4_bit at SDHC_CMDARG.B4;
    const register unsigned short int CMDARG5 = 5;
    sbit  CMDARG5_bit at SDHC_CMDARG.B5;
    const register unsigned short int CMDARG6 = 6;
    sbit  CMDARG6_bit at SDHC_CMDARG.B6;
    const register unsigned short int CMDARG7 = 7;
    sbit  CMDARG7_bit at SDHC_CMDARG.B7;
    const register unsigned short int CMDARG8 = 8;
    sbit  CMDARG8_bit at SDHC_CMDARG.B8;
    const register unsigned short int CMDARG9 = 9;
    sbit  CMDARG9_bit at SDHC_CMDARG.B9;
    const register unsigned short int CMDARG10 = 10;
    sbit  CMDARG10_bit at SDHC_CMDARG.B10;
    const register unsigned short int CMDARG11 = 11;
    sbit  CMDARG11_bit at SDHC_CMDARG.B11;
    const register unsigned short int CMDARG12 = 12;
    sbit  CMDARG12_bit at SDHC_CMDARG.B12;
    const register unsigned short int CMDARG13 = 13;
    sbit  CMDARG13_bit at SDHC_CMDARG.B13;
    const register unsigned short int CMDARG14 = 14;
    sbit  CMDARG14_bit at SDHC_CMDARG.B14;
    const register unsigned short int CMDARG15 = 15;
    sbit  CMDARG15_bit at SDHC_CMDARG.B15;
    const register unsigned short int CMDARG16 = 16;
    sbit  CMDARG16_bit at SDHC_CMDARG.B16;
    const register unsigned short int CMDARG17 = 17;
    sbit  CMDARG17_bit at SDHC_CMDARG.B17;
    const register unsigned short int CMDARG18 = 18;
    sbit  CMDARG18_bit at SDHC_CMDARG.B18;
    const register unsigned short int CMDARG19 = 19;
    sbit  CMDARG19_bit at SDHC_CMDARG.B19;
    const register unsigned short int CMDARG20 = 20;
    sbit  CMDARG20_bit at SDHC_CMDARG.B20;
    const register unsigned short int CMDARG21 = 21;
    sbit  CMDARG21_bit at SDHC_CMDARG.B21;
    const register unsigned short int CMDARG22 = 22;
    sbit  CMDARG22_bit at SDHC_CMDARG.B22;
    const register unsigned short int CMDARG23 = 23;
    sbit  CMDARG23_bit at SDHC_CMDARG.B23;
    const register unsigned short int CMDARG24 = 24;
    sbit  CMDARG24_bit at SDHC_CMDARG.B24;
    const register unsigned short int CMDARG25 = 25;
    sbit  CMDARG25_bit at SDHC_CMDARG.B25;
    const register unsigned short int CMDARG26 = 26;
    sbit  CMDARG26_bit at SDHC_CMDARG.B26;
    const register unsigned short int CMDARG27 = 27;
    sbit  CMDARG27_bit at SDHC_CMDARG.B27;
    const register unsigned short int CMDARG28 = 28;
    sbit  CMDARG28_bit at SDHC_CMDARG.B28;
    const register unsigned short int CMDARG29 = 29;
    sbit  CMDARG29_bit at SDHC_CMDARG.B29;
    const register unsigned short int CMDARG30 = 30;
    sbit  CMDARG30_bit at SDHC_CMDARG.B30;
    const register unsigned short int CMDARG31 = 31;
    sbit  CMDARG31_bit at SDHC_CMDARG.B31;

sfr unsigned long   volatile SDHC_XFERTYP         absolute 0x400B100C;
    sbit  DMAEN_SDHC_XFERTYP_bit at SDHC_XFERTYP.B0;
    const register unsigned short int BCEN = 1;
    sbit  BCEN_bit at SDHC_XFERTYP.B1;
    const register unsigned short int AC12EN = 2;
    sbit  AC12EN_bit at SDHC_XFERTYP.B2;
    const register unsigned short int DTDSEL = 4;
    sbit  DTDSEL_bit at SDHC_XFERTYP.B4;
    const register unsigned short int MSBSEL = 5;
    sbit  MSBSEL_bit at SDHC_XFERTYP.B5;
    const register unsigned short int RSPTYP0 = 16;
    sbit  RSPTYP0_bit at SDHC_XFERTYP.B16;
    const register unsigned short int RSPTYP1 = 17;
    sbit  RSPTYP1_bit at SDHC_XFERTYP.B17;
    const register unsigned short int CCCEN = 19;
    sbit  CCCEN_bit at SDHC_XFERTYP.B19;
    const register unsigned short int CICEN = 20;
    sbit  CICEN_bit at SDHC_XFERTYP.B20;
    const register unsigned short int DPSEL = 21;
    sbit  DPSEL_bit at SDHC_XFERTYP.B21;
    const register unsigned short int CMDTYP0 = 22;
    sbit  CMDTYP0_bit at SDHC_XFERTYP.B22;
    const register unsigned short int CMDTYP1 = 23;
    sbit  CMDTYP1_bit at SDHC_XFERTYP.B23;
    const register unsigned short int CMDINX0 = 24;
    sbit  CMDINX0_bit at SDHC_XFERTYP.B24;
    const register unsigned short int CMDINX1 = 25;
    sbit  CMDINX1_bit at SDHC_XFERTYP.B25;
    const register unsigned short int CMDINX2 = 26;
    sbit  CMDINX2_bit at SDHC_XFERTYP.B26;
    const register unsigned short int CMDINX3 = 27;
    sbit  CMDINX3_bit at SDHC_XFERTYP.B27;
    const register unsigned short int CMDINX4 = 28;
    sbit  CMDINX4_bit at SDHC_XFERTYP.B28;
    const register unsigned short int CMDINX5 = 29;
    sbit  CMDINX5_bit at SDHC_XFERTYP.B29;

sfr unsigned long   volatile SDHC_CMDRSP0         absolute 0x400B1010;
    const register unsigned short int CMDRSP00 = 0;
    sbit  CMDRSP00_bit at SDHC_CMDRSP0.B0;
    const register unsigned short int CMDRSP01 = 1;
    sbit  CMDRSP01_bit at SDHC_CMDRSP0.B1;
    const register unsigned short int CMDRSP02 = 2;
    sbit  CMDRSP02_bit at SDHC_CMDRSP0.B2;
    const register unsigned short int CMDRSP03 = 3;
    sbit  CMDRSP03_bit at SDHC_CMDRSP0.B3;
    const register unsigned short int CMDRSP04 = 4;
    sbit  CMDRSP04_bit at SDHC_CMDRSP0.B4;
    const register unsigned short int CMDRSP05 = 5;
    sbit  CMDRSP05_bit at SDHC_CMDRSP0.B5;
    const register unsigned short int CMDRSP06 = 6;
    sbit  CMDRSP06_bit at SDHC_CMDRSP0.B6;
    const register unsigned short int CMDRSP07 = 7;
    sbit  CMDRSP07_bit at SDHC_CMDRSP0.B7;
    const register unsigned short int CMDRSP08 = 8;
    sbit  CMDRSP08_bit at SDHC_CMDRSP0.B8;
    const register unsigned short int CMDRSP09 = 9;
    sbit  CMDRSP09_bit at SDHC_CMDRSP0.B9;
    const register unsigned short int CMDRSP010 = 10;
    sbit  CMDRSP010_bit at SDHC_CMDRSP0.B10;
    const register unsigned short int CMDRSP011 = 11;
    sbit  CMDRSP011_bit at SDHC_CMDRSP0.B11;
    const register unsigned short int CMDRSP012 = 12;
    sbit  CMDRSP012_bit at SDHC_CMDRSP0.B12;
    const register unsigned short int CMDRSP013 = 13;
    sbit  CMDRSP013_bit at SDHC_CMDRSP0.B13;
    const register unsigned short int CMDRSP014 = 14;
    sbit  CMDRSP014_bit at SDHC_CMDRSP0.B14;
    const register unsigned short int CMDRSP015 = 15;
    sbit  CMDRSP015_bit at SDHC_CMDRSP0.B15;
    const register unsigned short int CMDRSP016 = 16;
    sbit  CMDRSP016_bit at SDHC_CMDRSP0.B16;
    const register unsigned short int CMDRSP017 = 17;
    sbit  CMDRSP017_bit at SDHC_CMDRSP0.B17;
    const register unsigned short int CMDRSP018 = 18;
    sbit  CMDRSP018_bit at SDHC_CMDRSP0.B18;
    const register unsigned short int CMDRSP019 = 19;
    sbit  CMDRSP019_bit at SDHC_CMDRSP0.B19;
    const register unsigned short int CMDRSP020 = 20;
    sbit  CMDRSP020_bit at SDHC_CMDRSP0.B20;
    const register unsigned short int CMDRSP021 = 21;
    sbit  CMDRSP021_bit at SDHC_CMDRSP0.B21;
    const register unsigned short int CMDRSP022 = 22;
    sbit  CMDRSP022_bit at SDHC_CMDRSP0.B22;
    const register unsigned short int CMDRSP023 = 23;
    sbit  CMDRSP023_bit at SDHC_CMDRSP0.B23;
    const register unsigned short int CMDRSP024 = 24;
    sbit  CMDRSP024_bit at SDHC_CMDRSP0.B24;
    const register unsigned short int CMDRSP025 = 25;
    sbit  CMDRSP025_bit at SDHC_CMDRSP0.B25;
    const register unsigned short int CMDRSP026 = 26;
    sbit  CMDRSP026_bit at SDHC_CMDRSP0.B26;
    const register unsigned short int CMDRSP027 = 27;
    sbit  CMDRSP027_bit at SDHC_CMDRSP0.B27;
    const register unsigned short int CMDRSP028 = 28;
    sbit  CMDRSP028_bit at SDHC_CMDRSP0.B28;
    const register unsigned short int CMDRSP029 = 29;
    sbit  CMDRSP029_bit at SDHC_CMDRSP0.B29;
    const register unsigned short int CMDRSP030 = 30;
    sbit  CMDRSP030_bit at SDHC_CMDRSP0.B30;
    const register unsigned short int CMDRSP031 = 31;
    sbit  CMDRSP031_bit at SDHC_CMDRSP0.B31;

sfr unsigned long   volatile SDHC_CMDRSP1         absolute 0x400B1014;
    const register unsigned short int CMDRSP10 = 0;
    sbit  CMDRSP10_bit at SDHC_CMDRSP1.B0;
    const register unsigned short int CMDRSP11 = 1;
    sbit  CMDRSP11_bit at SDHC_CMDRSP1.B1;
    const register unsigned short int CMDRSP12 = 2;
    sbit  CMDRSP12_bit at SDHC_CMDRSP1.B2;
    const register unsigned short int CMDRSP13 = 3;
    sbit  CMDRSP13_bit at SDHC_CMDRSP1.B3;
    const register unsigned short int CMDRSP14 = 4;
    sbit  CMDRSP14_bit at SDHC_CMDRSP1.B4;
    const register unsigned short int CMDRSP15 = 5;
    sbit  CMDRSP15_bit at SDHC_CMDRSP1.B5;
    const register unsigned short int CMDRSP16 = 6;
    sbit  CMDRSP16_bit at SDHC_CMDRSP1.B6;
    const register unsigned short int CMDRSP17 = 7;
    sbit  CMDRSP17_bit at SDHC_CMDRSP1.B7;
    const register unsigned short int CMDRSP18 = 8;
    sbit  CMDRSP18_bit at SDHC_CMDRSP1.B8;
    const register unsigned short int CMDRSP19 = 9;
    sbit  CMDRSP19_bit at SDHC_CMDRSP1.B9;
    const register unsigned short int CMDRSP110 = 10;
    sbit  CMDRSP110_bit at SDHC_CMDRSP1.B10;
    const register unsigned short int CMDRSP111 = 11;
    sbit  CMDRSP111_bit at SDHC_CMDRSP1.B11;
    const register unsigned short int CMDRSP112 = 12;
    sbit  CMDRSP112_bit at SDHC_CMDRSP1.B12;
    const register unsigned short int CMDRSP113 = 13;
    sbit  CMDRSP113_bit at SDHC_CMDRSP1.B13;
    const register unsigned short int CMDRSP114 = 14;
    sbit  CMDRSP114_bit at SDHC_CMDRSP1.B14;
    const register unsigned short int CMDRSP115 = 15;
    sbit  CMDRSP115_bit at SDHC_CMDRSP1.B15;
    const register unsigned short int CMDRSP116 = 16;
    sbit  CMDRSP116_bit at SDHC_CMDRSP1.B16;
    const register unsigned short int CMDRSP117 = 17;
    sbit  CMDRSP117_bit at SDHC_CMDRSP1.B17;
    const register unsigned short int CMDRSP118 = 18;
    sbit  CMDRSP118_bit at SDHC_CMDRSP1.B18;
    const register unsigned short int CMDRSP119 = 19;
    sbit  CMDRSP119_bit at SDHC_CMDRSP1.B19;
    const register unsigned short int CMDRSP120 = 20;
    sbit  CMDRSP120_bit at SDHC_CMDRSP1.B20;
    const register unsigned short int CMDRSP121 = 21;
    sbit  CMDRSP121_bit at SDHC_CMDRSP1.B21;
    const register unsigned short int CMDRSP122 = 22;
    sbit  CMDRSP122_bit at SDHC_CMDRSP1.B22;
    const register unsigned short int CMDRSP123 = 23;
    sbit  CMDRSP123_bit at SDHC_CMDRSP1.B23;
    const register unsigned short int CMDRSP124 = 24;
    sbit  CMDRSP124_bit at SDHC_CMDRSP1.B24;
    const register unsigned short int CMDRSP125 = 25;
    sbit  CMDRSP125_bit at SDHC_CMDRSP1.B25;
    const register unsigned short int CMDRSP126 = 26;
    sbit  CMDRSP126_bit at SDHC_CMDRSP1.B26;
    const register unsigned short int CMDRSP127 = 27;
    sbit  CMDRSP127_bit at SDHC_CMDRSP1.B27;
    const register unsigned short int CMDRSP128 = 28;
    sbit  CMDRSP128_bit at SDHC_CMDRSP1.B28;
    const register unsigned short int CMDRSP129 = 29;
    sbit  CMDRSP129_bit at SDHC_CMDRSP1.B29;
    const register unsigned short int CMDRSP130 = 30;
    sbit  CMDRSP130_bit at SDHC_CMDRSP1.B30;
    const register unsigned short int CMDRSP131 = 31;
    sbit  CMDRSP131_bit at SDHC_CMDRSP1.B31;

sfr unsigned long   volatile SDHC_CMDRSP2         absolute 0x400B1018;
    const register unsigned short int CMDRSP20 = 0;
    sbit  CMDRSP20_bit at SDHC_CMDRSP2.B0;
    const register unsigned short int CMDRSP21 = 1;
    sbit  CMDRSP21_bit at SDHC_CMDRSP2.B1;
    const register unsigned short int CMDRSP22 = 2;
    sbit  CMDRSP22_bit at SDHC_CMDRSP2.B2;
    const register unsigned short int CMDRSP23 = 3;
    sbit  CMDRSP23_bit at SDHC_CMDRSP2.B3;
    const register unsigned short int CMDRSP24 = 4;
    sbit  CMDRSP24_bit at SDHC_CMDRSP2.B4;
    const register unsigned short int CMDRSP25 = 5;
    sbit  CMDRSP25_bit at SDHC_CMDRSP2.B5;
    const register unsigned short int CMDRSP26 = 6;
    sbit  CMDRSP26_bit at SDHC_CMDRSP2.B6;
    const register unsigned short int CMDRSP27 = 7;
    sbit  CMDRSP27_bit at SDHC_CMDRSP2.B7;
    const register unsigned short int CMDRSP28 = 8;
    sbit  CMDRSP28_bit at SDHC_CMDRSP2.B8;
    const register unsigned short int CMDRSP29 = 9;
    sbit  CMDRSP29_bit at SDHC_CMDRSP2.B9;
    const register unsigned short int CMDRSP210 = 10;
    sbit  CMDRSP210_bit at SDHC_CMDRSP2.B10;
    const register unsigned short int CMDRSP211 = 11;
    sbit  CMDRSP211_bit at SDHC_CMDRSP2.B11;
    const register unsigned short int CMDRSP212 = 12;
    sbit  CMDRSP212_bit at SDHC_CMDRSP2.B12;
    const register unsigned short int CMDRSP213 = 13;
    sbit  CMDRSP213_bit at SDHC_CMDRSP2.B13;
    const register unsigned short int CMDRSP214 = 14;
    sbit  CMDRSP214_bit at SDHC_CMDRSP2.B14;
    const register unsigned short int CMDRSP215 = 15;
    sbit  CMDRSP215_bit at SDHC_CMDRSP2.B15;
    const register unsigned short int CMDRSP216 = 16;
    sbit  CMDRSP216_bit at SDHC_CMDRSP2.B16;
    const register unsigned short int CMDRSP217 = 17;
    sbit  CMDRSP217_bit at SDHC_CMDRSP2.B17;
    const register unsigned short int CMDRSP218 = 18;
    sbit  CMDRSP218_bit at SDHC_CMDRSP2.B18;
    const register unsigned short int CMDRSP219 = 19;
    sbit  CMDRSP219_bit at SDHC_CMDRSP2.B19;
    const register unsigned short int CMDRSP220 = 20;
    sbit  CMDRSP220_bit at SDHC_CMDRSP2.B20;
    const register unsigned short int CMDRSP221 = 21;
    sbit  CMDRSP221_bit at SDHC_CMDRSP2.B21;
    const register unsigned short int CMDRSP222 = 22;
    sbit  CMDRSP222_bit at SDHC_CMDRSP2.B22;
    const register unsigned short int CMDRSP223 = 23;
    sbit  CMDRSP223_bit at SDHC_CMDRSP2.B23;
    const register unsigned short int CMDRSP224 = 24;
    sbit  CMDRSP224_bit at SDHC_CMDRSP2.B24;
    const register unsigned short int CMDRSP225 = 25;
    sbit  CMDRSP225_bit at SDHC_CMDRSP2.B25;
    const register unsigned short int CMDRSP226 = 26;
    sbit  CMDRSP226_bit at SDHC_CMDRSP2.B26;
    const register unsigned short int CMDRSP227 = 27;
    sbit  CMDRSP227_bit at SDHC_CMDRSP2.B27;
    const register unsigned short int CMDRSP228 = 28;
    sbit  CMDRSP228_bit at SDHC_CMDRSP2.B28;
    const register unsigned short int CMDRSP229 = 29;
    sbit  CMDRSP229_bit at SDHC_CMDRSP2.B29;
    const register unsigned short int CMDRSP230 = 30;
    sbit  CMDRSP230_bit at SDHC_CMDRSP2.B30;
    const register unsigned short int CMDRSP231 = 31;
    sbit  CMDRSP231_bit at SDHC_CMDRSP2.B31;

sfr unsigned long   volatile SDHC_CMDRSP3         absolute 0x400B101C;
    const register unsigned short int CMDRSP30 = 0;
    sbit  CMDRSP30_bit at SDHC_CMDRSP3.B0;
    const register unsigned short int CMDRSP31 = 1;
    sbit  CMDRSP31_bit at SDHC_CMDRSP3.B1;
    const register unsigned short int CMDRSP32 = 2;
    sbit  CMDRSP32_bit at SDHC_CMDRSP3.B2;
    const register unsigned short int CMDRSP33 = 3;
    sbit  CMDRSP33_bit at SDHC_CMDRSP3.B3;
    const register unsigned short int CMDRSP34 = 4;
    sbit  CMDRSP34_bit at SDHC_CMDRSP3.B4;
    const register unsigned short int CMDRSP35 = 5;
    sbit  CMDRSP35_bit at SDHC_CMDRSP3.B5;
    const register unsigned short int CMDRSP36 = 6;
    sbit  CMDRSP36_bit at SDHC_CMDRSP3.B6;
    const register unsigned short int CMDRSP37 = 7;
    sbit  CMDRSP37_bit at SDHC_CMDRSP3.B7;
    const register unsigned short int CMDRSP38 = 8;
    sbit  CMDRSP38_bit at SDHC_CMDRSP3.B8;
    const register unsigned short int CMDRSP39 = 9;
    sbit  CMDRSP39_bit at SDHC_CMDRSP3.B9;
    const register unsigned short int CMDRSP310 = 10;
    sbit  CMDRSP310_bit at SDHC_CMDRSP3.B10;
    const register unsigned short int CMDRSP311 = 11;
    sbit  CMDRSP311_bit at SDHC_CMDRSP3.B11;
    const register unsigned short int CMDRSP312 = 12;
    sbit  CMDRSP312_bit at SDHC_CMDRSP3.B12;
    const register unsigned short int CMDRSP313 = 13;
    sbit  CMDRSP313_bit at SDHC_CMDRSP3.B13;
    const register unsigned short int CMDRSP314 = 14;
    sbit  CMDRSP314_bit at SDHC_CMDRSP3.B14;
    const register unsigned short int CMDRSP315 = 15;
    sbit  CMDRSP315_bit at SDHC_CMDRSP3.B15;
    const register unsigned short int CMDRSP316 = 16;
    sbit  CMDRSP316_bit at SDHC_CMDRSP3.B16;
    const register unsigned short int CMDRSP317 = 17;
    sbit  CMDRSP317_bit at SDHC_CMDRSP3.B17;
    const register unsigned short int CMDRSP318 = 18;
    sbit  CMDRSP318_bit at SDHC_CMDRSP3.B18;
    const register unsigned short int CMDRSP319 = 19;
    sbit  CMDRSP319_bit at SDHC_CMDRSP3.B19;
    const register unsigned short int CMDRSP320 = 20;
    sbit  CMDRSP320_bit at SDHC_CMDRSP3.B20;
    const register unsigned short int CMDRSP321 = 21;
    sbit  CMDRSP321_bit at SDHC_CMDRSP3.B21;
    const register unsigned short int CMDRSP322 = 22;
    sbit  CMDRSP322_bit at SDHC_CMDRSP3.B22;
    const register unsigned short int CMDRSP323 = 23;
    sbit  CMDRSP323_bit at SDHC_CMDRSP3.B23;
    const register unsigned short int CMDRSP324 = 24;
    sbit  CMDRSP324_bit at SDHC_CMDRSP3.B24;
    const register unsigned short int CMDRSP325 = 25;
    sbit  CMDRSP325_bit at SDHC_CMDRSP3.B25;
    const register unsigned short int CMDRSP326 = 26;
    sbit  CMDRSP326_bit at SDHC_CMDRSP3.B26;
    const register unsigned short int CMDRSP327 = 27;
    sbit  CMDRSP327_bit at SDHC_CMDRSP3.B27;
    const register unsigned short int CMDRSP328 = 28;
    sbit  CMDRSP328_bit at SDHC_CMDRSP3.B28;
    const register unsigned short int CMDRSP329 = 29;
    sbit  CMDRSP329_bit at SDHC_CMDRSP3.B29;
    const register unsigned short int CMDRSP330 = 30;
    sbit  CMDRSP330_bit at SDHC_CMDRSP3.B30;
    const register unsigned short int CMDRSP331 = 31;
    sbit  CMDRSP331_bit at SDHC_CMDRSP3.B31;

sfr unsigned long   volatile SDHC_DATPORT         absolute 0x400B1020;
    const register unsigned short int DATCONT0 = 0;
    sbit  DATCONT0_bit at SDHC_DATPORT.B0;
    const register unsigned short int DATCONT1 = 1;
    sbit  DATCONT1_bit at SDHC_DATPORT.B1;
    const register unsigned short int DATCONT2 = 2;
    sbit  DATCONT2_bit at SDHC_DATPORT.B2;
    const register unsigned short int DATCONT3 = 3;
    sbit  DATCONT3_bit at SDHC_DATPORT.B3;
    const register unsigned short int DATCONT4 = 4;
    sbit  DATCONT4_bit at SDHC_DATPORT.B4;
    const register unsigned short int DATCONT5 = 5;
    sbit  DATCONT5_bit at SDHC_DATPORT.B5;
    const register unsigned short int DATCONT6 = 6;
    sbit  DATCONT6_bit at SDHC_DATPORT.B6;
    const register unsigned short int DATCONT7 = 7;
    sbit  DATCONT7_bit at SDHC_DATPORT.B7;
    const register unsigned short int DATCONT8 = 8;
    sbit  DATCONT8_bit at SDHC_DATPORT.B8;
    const register unsigned short int DATCONT9 = 9;
    sbit  DATCONT9_bit at SDHC_DATPORT.B9;
    const register unsigned short int DATCONT10 = 10;
    sbit  DATCONT10_bit at SDHC_DATPORT.B10;
    const register unsigned short int DATCONT11 = 11;
    sbit  DATCONT11_bit at SDHC_DATPORT.B11;
    const register unsigned short int DATCONT12 = 12;
    sbit  DATCONT12_bit at SDHC_DATPORT.B12;
    const register unsigned short int DATCONT13 = 13;
    sbit  DATCONT13_bit at SDHC_DATPORT.B13;
    const register unsigned short int DATCONT14 = 14;
    sbit  DATCONT14_bit at SDHC_DATPORT.B14;
    const register unsigned short int DATCONT15 = 15;
    sbit  DATCONT15_bit at SDHC_DATPORT.B15;
    const register unsigned short int DATCONT16 = 16;
    sbit  DATCONT16_bit at SDHC_DATPORT.B16;
    const register unsigned short int DATCONT17 = 17;
    sbit  DATCONT17_bit at SDHC_DATPORT.B17;
    const register unsigned short int DATCONT18 = 18;
    sbit  DATCONT18_bit at SDHC_DATPORT.B18;
    const register unsigned short int DATCONT19 = 19;
    sbit  DATCONT19_bit at SDHC_DATPORT.B19;
    const register unsigned short int DATCONT20 = 20;
    sbit  DATCONT20_bit at SDHC_DATPORT.B20;
    const register unsigned short int DATCONT21 = 21;
    sbit  DATCONT21_bit at SDHC_DATPORT.B21;
    const register unsigned short int DATCONT22 = 22;
    sbit  DATCONT22_bit at SDHC_DATPORT.B22;
    const register unsigned short int DATCONT23 = 23;
    sbit  DATCONT23_bit at SDHC_DATPORT.B23;
    const register unsigned short int DATCONT24 = 24;
    sbit  DATCONT24_bit at SDHC_DATPORT.B24;
    const register unsigned short int DATCONT25 = 25;
    sbit  DATCONT25_bit at SDHC_DATPORT.B25;
    const register unsigned short int DATCONT26 = 26;
    sbit  DATCONT26_bit at SDHC_DATPORT.B26;
    const register unsigned short int DATCONT27 = 27;
    sbit  DATCONT27_bit at SDHC_DATPORT.B27;
    const register unsigned short int DATCONT28 = 28;
    sbit  DATCONT28_bit at SDHC_DATPORT.B28;
    const register unsigned short int DATCONT29 = 29;
    sbit  DATCONT29_bit at SDHC_DATPORT.B29;
    const register unsigned short int DATCONT30 = 30;
    sbit  DATCONT30_bit at SDHC_DATPORT.B30;
    const register unsigned short int DATCONT31 = 31;
    sbit  DATCONT31_bit at SDHC_DATPORT.B31;

sfr unsigned long   volatile SDHC_PRSSTAT         absolute 0x400B1024;
    const register unsigned short int CIHB = 0;
    sbit  CIHB_bit at SDHC_PRSSTAT.B0;
    const register unsigned short int CDIHB = 1;
    sbit  CDIHB_bit at SDHC_PRSSTAT.B1;
    const register unsigned short int DLA = 2;
    sbit  DLA_bit at SDHC_PRSSTAT.B2;
    const register unsigned short int SDSTB = 3;
    sbit  SDSTB_bit at SDHC_PRSSTAT.B3;
    const register unsigned short int IPGOFF = 4;
    sbit  IPGOFF_bit at SDHC_PRSSTAT.B4;
    const register unsigned short int HCKOFF = 5;
    sbit  HCKOFF_bit at SDHC_PRSSTAT.B5;
    const register unsigned short int PEROFF = 6;
    sbit  PEROFF_bit at SDHC_PRSSTAT.B6;
    const register unsigned short int SDOFF = 7;
    sbit  SDOFF_bit at SDHC_PRSSTAT.B7;
    const register unsigned short int WTA = 8;
    sbit  WTA_bit at SDHC_PRSSTAT.B8;
    const register unsigned short int RTA = 9;
    sbit  RTA_bit at SDHC_PRSSTAT.B9;
    const register unsigned short int BWEN = 10;
    sbit  BWEN_bit at SDHC_PRSSTAT.B10;
    const register unsigned short int BREN = 11;
    sbit  BREN_bit at SDHC_PRSSTAT.B11;
    const register unsigned short int CINS = 16;
    sbit  CINS_bit at SDHC_PRSSTAT.B16;
    const register unsigned short int CLSL = 23;
    sbit  CLSL_bit at SDHC_PRSSTAT.B23;
    const register unsigned short int DLSL0 = 24;
    sbit  DLSL0_bit at SDHC_PRSSTAT.B24;
    const register unsigned short int DLSL1 = 25;
    sbit  DLSL1_bit at SDHC_PRSSTAT.B25;
    const register unsigned short int DLSL2 = 26;
    sbit  DLSL2_bit at SDHC_PRSSTAT.B26;
    const register unsigned short int DLSL3 = 27;
    sbit  DLSL3_bit at SDHC_PRSSTAT.B27;
    const register unsigned short int DLSL4 = 28;
    sbit  DLSL4_bit at SDHC_PRSSTAT.B28;
    const register unsigned short int DLSL5 = 29;
    sbit  DLSL5_bit at SDHC_PRSSTAT.B29;
    const register unsigned short int DLSL6 = 30;
    sbit  DLSL6_bit at SDHC_PRSSTAT.B30;
    const register unsigned short int DLSL7 = 31;
    sbit  DLSL7_bit at SDHC_PRSSTAT.B31;

sfr unsigned long   volatile SDHC_PROCTL          absolute 0x400B1028;
    const register unsigned short int LCTL = 0;
    sbit  LCTL_bit at SDHC_PROCTL.B0;
    const register unsigned short int DTW0 = 1;
    sbit  DTW0_bit at SDHC_PROCTL.B1;
    const register unsigned short int DTW1 = 2;
    sbit  DTW1_bit at SDHC_PROCTL.B2;
    const register unsigned short int D3CD = 3;
    sbit  D3CD_bit at SDHC_PROCTL.B3;
    const register unsigned short int EMODE0 = 4;
    sbit  EMODE0_bit at SDHC_PROCTL.B4;
    const register unsigned short int EMODE1 = 5;
    sbit  EMODE1_bit at SDHC_PROCTL.B5;
    const register unsigned short int CDTL = 6;
    sbit  CDTL_bit at SDHC_PROCTL.B6;
    const register unsigned short int CDSS = 7;
    sbit  CDSS_bit at SDHC_PROCTL.B7;
    const register unsigned short int DMAS0 = 8;
    sbit  DMAS0_bit at SDHC_PROCTL.B8;
    const register unsigned short int DMAS1 = 9;
    sbit  DMAS1_bit at SDHC_PROCTL.B9;
    const register unsigned short int SABGREQ = 16;
    sbit  SABGREQ_bit at SDHC_PROCTL.B16;
    const register unsigned short int CREQ = 17;
    sbit  CREQ_bit at SDHC_PROCTL.B17;
    const register unsigned short int RWCTL = 18;
    sbit  RWCTL_bit at SDHC_PROCTL.B18;
    const register unsigned short int IABG = 19;
    sbit  IABG_bit at SDHC_PROCTL.B19;
    const register unsigned short int WECINT = 24;
    sbit  WECINT_bit at SDHC_PROCTL.B24;
    const register unsigned short int WECINS = 25;
    sbit  WECINS_bit at SDHC_PROCTL.B25;
    const register unsigned short int WECRM = 26;
    sbit  WECRM_bit at SDHC_PROCTL.B26;

sfr unsigned long   volatile SDHC_SYSCTL          absolute 0x400B102C;
    const register unsigned short int IPGEN = 0;
    sbit  IPGEN_bit at SDHC_SYSCTL.B0;
    const register unsigned short int HCKEN = 1;
    sbit  HCKEN_bit at SDHC_SYSCTL.B1;
    const register unsigned short int PEREN = 2;
    sbit  PEREN_bit at SDHC_SYSCTL.B2;
    const register unsigned short int SDCLKEN = 3;
    sbit  SDCLKEN_bit at SDHC_SYSCTL.B3;
    const register unsigned short int DVS0 = 4;
    sbit  DVS0_bit at SDHC_SYSCTL.B4;
    const register unsigned short int DVS1 = 5;
    sbit  DVS1_bit at SDHC_SYSCTL.B5;
    const register unsigned short int DVS2 = 6;
    sbit  DVS2_bit at SDHC_SYSCTL.B6;
    const register unsigned short int DVS3 = 7;
    sbit  DVS3_bit at SDHC_SYSCTL.B7;
    const register unsigned short int SDCLKFS0 = 8;
    sbit  SDCLKFS0_bit at SDHC_SYSCTL.B8;
    const register unsigned short int SDCLKFS1 = 9;
    sbit  SDCLKFS1_bit at SDHC_SYSCTL.B9;
    const register unsigned short int SDCLKFS2 = 10;
    sbit  SDCLKFS2_bit at SDHC_SYSCTL.B10;
    const register unsigned short int SDCLKFS3 = 11;
    sbit  SDCLKFS3_bit at SDHC_SYSCTL.B11;
    const register unsigned short int SDCLKFS4 = 12;
    sbit  SDCLKFS4_bit at SDHC_SYSCTL.B12;
    const register unsigned short int SDCLKFS5 = 13;
    sbit  SDCLKFS5_bit at SDHC_SYSCTL.B13;
    const register unsigned short int SDCLKFS6 = 14;
    sbit  SDCLKFS6_bit at SDHC_SYSCTL.B14;
    const register unsigned short int SDCLKFS7 = 15;
    sbit  SDCLKFS7_bit at SDHC_SYSCTL.B15;
    const register unsigned short int DTOCV0 = 16;
    sbit  DTOCV0_bit at SDHC_SYSCTL.B16;
    const register unsigned short int DTOCV1 = 17;
    sbit  DTOCV1_bit at SDHC_SYSCTL.B17;
    const register unsigned short int DTOCV2 = 18;
    sbit  DTOCV2_bit at SDHC_SYSCTL.B18;
    const register unsigned short int DTOCV3 = 19;
    sbit  DTOCV3_bit at SDHC_SYSCTL.B19;
    sbit  RSTA_SDHC_SYSCTL_bit at SDHC_SYSCTL.B24;
    const register unsigned short int RSTC = 25;
    sbit  RSTC_bit at SDHC_SYSCTL.B25;
    const register unsigned short int RSTD = 26;
    sbit  RSTD_bit at SDHC_SYSCTL.B26;
    const register unsigned short int INITA = 27;
    sbit  INITA_bit at SDHC_SYSCTL.B27;

sfr unsigned long   volatile SDHC_IRQSTAT         absolute 0x400B1030;
    const register unsigned short int CC = 0;
    sbit  CC_bit at SDHC_IRQSTAT.B0;
    const register unsigned short int TC = 1;
    sbit  TC_bit at SDHC_IRQSTAT.B1;
    const register unsigned short int BGE = 2;
    sbit  BGE_bit at SDHC_IRQSTAT.B2;
    const register unsigned short int DINT = 3;
    sbit  DINT_bit at SDHC_IRQSTAT.B3;
    const register unsigned short int BWR = 4;
    sbit  BWR_bit at SDHC_IRQSTAT.B4;
    const register unsigned short int BRR = 5;
    sbit  BRR_bit at SDHC_IRQSTAT.B5;
    sbit  CINS_SDHC_IRQSTAT_bit at SDHC_IRQSTAT.B6;
    const register unsigned short int CRM = 7;
    sbit  CRM_bit at SDHC_IRQSTAT.B7;
    const register unsigned short int CINT_ = 8;
    sbit  CINT_bit at SDHC_IRQSTAT.B8;
    const register unsigned short int CTOE = 16;
    sbit  CTOE_bit at SDHC_IRQSTAT.B16;
    const register unsigned short int CCE = 17;
    sbit  CCE_bit at SDHC_IRQSTAT.B17;
    const register unsigned short int CEBE = 18;
    sbit  CEBE_bit at SDHC_IRQSTAT.B18;
    const register unsigned short int CIE = 19;
    sbit  CIE_bit at SDHC_IRQSTAT.B19;
    const register unsigned short int DTOE = 20;
    sbit  DTOE_bit at SDHC_IRQSTAT.B20;
    const register unsigned short int DCE = 21;
    sbit  DCE_bit at SDHC_IRQSTAT.B21;
    const register unsigned short int DEBE = 22;
    sbit  DEBE_bit at SDHC_IRQSTAT.B22;
    const register unsigned short int AC12E = 24;
    sbit  AC12E_bit at SDHC_IRQSTAT.B24;
    const register unsigned short int DMAE = 28;
    sbit  DMAE_bit at SDHC_IRQSTAT.B28;

sfr unsigned long   volatile SDHC_IRQSTATEN       absolute 0x400B1034;
    const register unsigned short int CCSEN = 0;
    sbit  CCSEN_bit at SDHC_IRQSTATEN.B0;
    const register unsigned short int TCSEN = 1;
    sbit  TCSEN_bit at SDHC_IRQSTATEN.B1;
    const register unsigned short int BGESEN = 2;
    sbit  BGESEN_bit at SDHC_IRQSTATEN.B2;
    const register unsigned short int DINTSEN = 3;
    sbit  DINTSEN_bit at SDHC_IRQSTATEN.B3;
    const register unsigned short int BWRSEN = 4;
    sbit  BWRSEN_bit at SDHC_IRQSTATEN.B4;
    const register unsigned short int BRRSEN = 5;
    sbit  BRRSEN_bit at SDHC_IRQSTATEN.B5;
    const register unsigned short int CINSEN = 6;
    sbit  CINSEN_bit at SDHC_IRQSTATEN.B6;
    const register unsigned short int CRMSEN = 7;
    sbit  CRMSEN_bit at SDHC_IRQSTATEN.B7;
    const register unsigned short int CINTSEN = 8;
    sbit  CINTSEN_bit at SDHC_IRQSTATEN.B8;
    const register unsigned short int CTOESEN = 16;
    sbit  CTOESEN_bit at SDHC_IRQSTATEN.B16;
    const register unsigned short int CCESEN = 17;
    sbit  CCESEN_bit at SDHC_IRQSTATEN.B17;
    const register unsigned short int CEBESEN = 18;
    sbit  CEBESEN_bit at SDHC_IRQSTATEN.B18;
    const register unsigned short int CIESEN = 19;
    sbit  CIESEN_bit at SDHC_IRQSTATEN.B19;
    const register unsigned short int DTOESEN = 20;
    sbit  DTOESEN_bit at SDHC_IRQSTATEN.B20;
    const register unsigned short int DCESEN = 21;
    sbit  DCESEN_bit at SDHC_IRQSTATEN.B21;
    const register unsigned short int DEBESEN = 22;
    sbit  DEBESEN_bit at SDHC_IRQSTATEN.B22;
    const register unsigned short int AC12ESEN = 24;
    sbit  AC12ESEN_bit at SDHC_IRQSTATEN.B24;
    const register unsigned short int DMAESEN = 28;
    sbit  DMAESEN_bit at SDHC_IRQSTATEN.B28;

sfr unsigned long   volatile SDHC_IRQSIGEN        absolute 0x400B1038;
    const register unsigned short int CCIEN = 0;
    sbit  CCIEN_bit at SDHC_IRQSIGEN.B0;
    const register unsigned short int TCIEN = 1;
    sbit  TCIEN_bit at SDHC_IRQSIGEN.B1;
    const register unsigned short int BGEIEN = 2;
    sbit  BGEIEN_bit at SDHC_IRQSIGEN.B2;
    const register unsigned short int DINTIEN = 3;
    sbit  DINTIEN_bit at SDHC_IRQSIGEN.B3;
    const register unsigned short int BWRIEN = 4;
    sbit  BWRIEN_bit at SDHC_IRQSIGEN.B4;
    const register unsigned short int BRRIEN = 5;
    sbit  BRRIEN_bit at SDHC_IRQSIGEN.B5;
    const register unsigned short int CINSIEN = 6;
    sbit  CINSIEN_bit at SDHC_IRQSIGEN.B6;
    const register unsigned short int CRMIEN = 7;
    sbit  CRMIEN_bit at SDHC_IRQSIGEN.B7;
    const register unsigned short int CINTIEN = 8;
    sbit  CINTIEN_bit at SDHC_IRQSIGEN.B8;
    const register unsigned short int CTOEIEN = 16;
    sbit  CTOEIEN_bit at SDHC_IRQSIGEN.B16;
    const register unsigned short int CCEIEN = 17;
    sbit  CCEIEN_bit at SDHC_IRQSIGEN.B17;
    const register unsigned short int CEBEIEN = 18;
    sbit  CEBEIEN_bit at SDHC_IRQSIGEN.B18;
    const register unsigned short int CIEIEN = 19;
    sbit  CIEIEN_bit at SDHC_IRQSIGEN.B19;
    const register unsigned short int DTOEIEN = 20;
    sbit  DTOEIEN_bit at SDHC_IRQSIGEN.B20;
    const register unsigned short int DCEIEN = 21;
    sbit  DCEIEN_bit at SDHC_IRQSIGEN.B21;
    const register unsigned short int DEBEIEN = 22;
    sbit  DEBEIEN_bit at SDHC_IRQSIGEN.B22;
    const register unsigned short int AC12EIEN = 24;
    sbit  AC12EIEN_bit at SDHC_IRQSIGEN.B24;
    const register unsigned short int DMAEIEN = 28;
    sbit  DMAEIEN_bit at SDHC_IRQSIGEN.B28;

sfr unsigned long   volatile SDHC_AC12ERR         absolute 0x400B103C;
    const register unsigned short int AC12NE = 0;
    sbit  AC12NE_bit at SDHC_AC12ERR.B0;
    const register unsigned short int AC12TOE = 1;
    sbit  AC12TOE_bit at SDHC_AC12ERR.B1;
    const register unsigned short int AC12EBE = 2;
    sbit  AC12EBE_bit at SDHC_AC12ERR.B2;
    const register unsigned short int AC12CE = 3;
    sbit  AC12CE_bit at SDHC_AC12ERR.B3;
    const register unsigned short int AC12IE = 4;
    sbit  AC12IE_bit at SDHC_AC12ERR.B4;
    const register unsigned short int CNIBAC12E = 7;
    sbit  CNIBAC12E_bit at SDHC_AC12ERR.B7;

sfr unsigned long   volatile SDHC_HTCAPBLT        absolute 0x400B1040;
    const register unsigned short int MBL0 = 16;
    sbit  MBL0_bit at SDHC_HTCAPBLT.B16;
    const register unsigned short int MBL1 = 17;
    sbit  MBL1_bit at SDHC_HTCAPBLT.B17;
    const register unsigned short int MBL2 = 18;
    sbit  MBL2_bit at SDHC_HTCAPBLT.B18;
    const register unsigned short int ADMAS = 20;
    sbit  ADMAS_bit at SDHC_HTCAPBLT.B20;
    const register unsigned short int HSS = 21;
    sbit  HSS_bit at SDHC_HTCAPBLT.B21;
    const register unsigned short int DMAS = 22;
    sbit  DMAS_bit at SDHC_HTCAPBLT.B22;
    const register unsigned short int SRS = 23;
    sbit  SRS_bit at SDHC_HTCAPBLT.B23;
    const register unsigned short int VS33 = 24;
    sbit  VS33_bit at SDHC_HTCAPBLT.B24;

sfr unsigned long   volatile SDHC_WML             absolute 0x400B1044;
    const register unsigned short int RDWML0 = 0;
    sbit  RDWML0_bit at SDHC_WML.B0;
    const register unsigned short int RDWML1 = 1;
    sbit  RDWML1_bit at SDHC_WML.B1;
    const register unsigned short int RDWML2 = 2;
    sbit  RDWML2_bit at SDHC_WML.B2;
    const register unsigned short int RDWML3 = 3;
    sbit  RDWML3_bit at SDHC_WML.B3;
    const register unsigned short int RDWML4 = 4;
    sbit  RDWML4_bit at SDHC_WML.B4;
    const register unsigned short int RDWML5 = 5;
    sbit  RDWML5_bit at SDHC_WML.B5;
    const register unsigned short int RDWML6 = 6;
    sbit  RDWML6_bit at SDHC_WML.B6;
    const register unsigned short int RDWML7 = 7;
    sbit  RDWML7_bit at SDHC_WML.B7;
    const register unsigned short int WRWML0 = 16;
    sbit  WRWML0_bit at SDHC_WML.B16;
    const register unsigned short int WRWML1 = 17;
    sbit  WRWML1_bit at SDHC_WML.B17;
    const register unsigned short int WRWML2 = 18;
    sbit  WRWML2_bit at SDHC_WML.B18;
    const register unsigned short int WRWML3 = 19;
    sbit  WRWML3_bit at SDHC_WML.B19;
    const register unsigned short int WRWML4 = 20;
    sbit  WRWML4_bit at SDHC_WML.B20;
    const register unsigned short int WRWML5 = 21;
    sbit  WRWML5_bit at SDHC_WML.B21;
    const register unsigned short int WRWML6 = 22;
    sbit  WRWML6_bit at SDHC_WML.B22;
    const register unsigned short int WRWML7 = 23;
    sbit  WRWML7_bit at SDHC_WML.B23;

sfr unsigned long   volatile SDHC_FEVT            absolute 0x400B1050;
    sbit  AC12NE_SDHC_FEVT_bit at SDHC_FEVT.B0;
    sbit  AC12TOE_SDHC_FEVT_bit at SDHC_FEVT.B1;
    sbit  AC12CE_SDHC_FEVT_bit at SDHC_FEVT.B2;
    sbit  AC12EBE_SDHC_FEVT_bit at SDHC_FEVT.B3;
    sbit  AC12IE_SDHC_FEVT_bit at SDHC_FEVT.B4;
    sbit  CNIBAC12E_SDHC_FEVT_bit at SDHC_FEVT.B7;
    sbit  CTOE_SDHC_FEVT_bit at SDHC_FEVT.B16;
    sbit  CCE_SDHC_FEVT_bit at SDHC_FEVT.B17;
    sbit  CEBE_SDHC_FEVT_bit at SDHC_FEVT.B18;
    sbit  CIE_SDHC_FEVT_bit at SDHC_FEVT.B19;
    sbit  DTOE_SDHC_FEVT_bit at SDHC_FEVT.B20;
    sbit  DCE_SDHC_FEVT_bit at SDHC_FEVT.B21;
    sbit  DEBE_SDHC_FEVT_bit at SDHC_FEVT.B22;
    sbit  AC12E_SDHC_FEVT_bit at SDHC_FEVT.B24;
    sbit  DMAE_SDHC_FEVT_bit at SDHC_FEVT.B28;
    sbit  CINT_SDHC_FEVT_bit at SDHC_FEVT.B31;

sfr unsigned long   volatile SDHC_ADMAES          absolute 0x400B1054;
    const register unsigned short int ADMAES0 = 0;
    sbit  ADMAES0_bit at SDHC_ADMAES.B0;
    const register unsigned short int ADMAES1 = 1;
    sbit  ADMAES1_bit at SDHC_ADMAES.B1;
    const register unsigned short int ADMALME = 2;
    sbit  ADMALME_bit at SDHC_ADMAES.B2;
    const register unsigned short int ADMADCE = 3;
    sbit  ADMADCE_bit at SDHC_ADMAES.B3;

sfr unsigned long   volatile SDHC_ADSADDR         absolute 0x400B1058;
    const register unsigned short int ADSADDR0 = 2;
    sbit  ADSADDR0_bit at SDHC_ADSADDR.B2;
    const register unsigned short int ADSADDR1 = 3;
    sbit  ADSADDR1_bit at SDHC_ADSADDR.B3;
    const register unsigned short int ADSADDR2 = 4;
    sbit  ADSADDR2_bit at SDHC_ADSADDR.B4;
    const register unsigned short int ADSADDR3 = 5;
    sbit  ADSADDR3_bit at SDHC_ADSADDR.B5;
    const register unsigned short int ADSADDR4 = 6;
    sbit  ADSADDR4_bit at SDHC_ADSADDR.B6;
    const register unsigned short int ADSADDR5 = 7;
    sbit  ADSADDR5_bit at SDHC_ADSADDR.B7;
    const register unsigned short int ADSADDR6 = 8;
    sbit  ADSADDR6_bit at SDHC_ADSADDR.B8;
    const register unsigned short int ADSADDR7 = 9;
    sbit  ADSADDR7_bit at SDHC_ADSADDR.B9;
    const register unsigned short int ADSADDR8 = 10;
    sbit  ADSADDR8_bit at SDHC_ADSADDR.B10;
    const register unsigned short int ADSADDR9 = 11;
    sbit  ADSADDR9_bit at SDHC_ADSADDR.B11;
    const register unsigned short int ADSADDR10 = 12;
    sbit  ADSADDR10_bit at SDHC_ADSADDR.B12;
    const register unsigned short int ADSADDR11 = 13;
    sbit  ADSADDR11_bit at SDHC_ADSADDR.B13;
    const register unsigned short int ADSADDR12 = 14;
    sbit  ADSADDR12_bit at SDHC_ADSADDR.B14;
    const register unsigned short int ADSADDR13 = 15;
    sbit  ADSADDR13_bit at SDHC_ADSADDR.B15;
    const register unsigned short int ADSADDR14 = 16;
    sbit  ADSADDR14_bit at SDHC_ADSADDR.B16;
    const register unsigned short int ADSADDR15 = 17;
    sbit  ADSADDR15_bit at SDHC_ADSADDR.B17;
    const register unsigned short int ADSADDR16 = 18;
    sbit  ADSADDR16_bit at SDHC_ADSADDR.B18;
    const register unsigned short int ADSADDR17 = 19;
    sbit  ADSADDR17_bit at SDHC_ADSADDR.B19;
    const register unsigned short int ADSADDR18 = 20;
    sbit  ADSADDR18_bit at SDHC_ADSADDR.B20;
    const register unsigned short int ADSADDR19 = 21;
    sbit  ADSADDR19_bit at SDHC_ADSADDR.B21;
    const register unsigned short int ADSADDR20 = 22;
    sbit  ADSADDR20_bit at SDHC_ADSADDR.B22;
    const register unsigned short int ADSADDR21 = 23;
    sbit  ADSADDR21_bit at SDHC_ADSADDR.B23;
    const register unsigned short int ADSADDR22 = 24;
    sbit  ADSADDR22_bit at SDHC_ADSADDR.B24;
    const register unsigned short int ADSADDR23 = 25;
    sbit  ADSADDR23_bit at SDHC_ADSADDR.B25;
    const register unsigned short int ADSADDR24 = 26;
    sbit  ADSADDR24_bit at SDHC_ADSADDR.B26;
    const register unsigned short int ADSADDR25 = 27;
    sbit  ADSADDR25_bit at SDHC_ADSADDR.B27;
    const register unsigned short int ADSADDR26 = 28;
    sbit  ADSADDR26_bit at SDHC_ADSADDR.B28;
    const register unsigned short int ADSADDR27 = 29;
    sbit  ADSADDR27_bit at SDHC_ADSADDR.B29;
    const register unsigned short int ADSADDR28 = 30;
    sbit  ADSADDR28_bit at SDHC_ADSADDR.B30;
    const register unsigned short int ADSADDR29 = 31;
    sbit  ADSADDR29_bit at SDHC_ADSADDR.B31;

sfr unsigned long   volatile SDHC_VENDOR          absolute 0x400B10C0;
    const register unsigned short int EXBLKNU = 1;
    sbit  EXBLKNU_bit at SDHC_VENDOR.B1;
    const register unsigned short int INTSTVAL0 = 16;
    sbit  INTSTVAL0_bit at SDHC_VENDOR.B16;
    const register unsigned short int INTSTVAL1 = 17;
    sbit  INTSTVAL1_bit at SDHC_VENDOR.B17;
    const register unsigned short int INTSTVAL2 = 18;
    sbit  INTSTVAL2_bit at SDHC_VENDOR.B18;
    const register unsigned short int INTSTVAL3 = 19;
    sbit  INTSTVAL3_bit at SDHC_VENDOR.B19;
    const register unsigned short int INTSTVAL4 = 20;
    sbit  INTSTVAL4_bit at SDHC_VENDOR.B20;
    const register unsigned short int INTSTVAL5 = 21;
    sbit  INTSTVAL5_bit at SDHC_VENDOR.B21;
    const register unsigned short int INTSTVAL6 = 22;
    sbit  INTSTVAL6_bit at SDHC_VENDOR.B22;
    const register unsigned short int INTSTVAL7 = 23;
    sbit  INTSTVAL7_bit at SDHC_VENDOR.B23;

sfr unsigned long   volatile SDHC_MMCBOOT         absolute 0x400B10C4;
    const register unsigned short int DTOCVACK0 = 0;
    sbit  DTOCVACK0_bit at SDHC_MMCBOOT.B0;
    const register unsigned short int DTOCVACK1 = 1;
    sbit  DTOCVACK1_bit at SDHC_MMCBOOT.B1;
    const register unsigned short int DTOCVACK2 = 2;
    sbit  DTOCVACK2_bit at SDHC_MMCBOOT.B2;
    const register unsigned short int DTOCVACK3 = 3;
    sbit  DTOCVACK3_bit at SDHC_MMCBOOT.B3;
    const register unsigned short int BOOTACK = 4;
    sbit  BOOTACK_bit at SDHC_MMCBOOT.B4;
    const register unsigned short int BOOTMODE = 5;
    sbit  BOOTMODE_bit at SDHC_MMCBOOT.B5;
    const register unsigned short int BOOTEN = 6;
    sbit  BOOTEN_bit at SDHC_MMCBOOT.B6;
    const register unsigned short int AUTOSABGEN = 7;
    sbit  AUTOSABGEN_bit at SDHC_MMCBOOT.B7;
    const register unsigned short int BOOTBLKCNT0 = 16;
    sbit  BOOTBLKCNT0_bit at SDHC_MMCBOOT.B16;
    const register unsigned short int BOOTBLKCNT1 = 17;
    sbit  BOOTBLKCNT1_bit at SDHC_MMCBOOT.B17;
    const register unsigned short int BOOTBLKCNT2 = 18;
    sbit  BOOTBLKCNT2_bit at SDHC_MMCBOOT.B18;
    const register unsigned short int BOOTBLKCNT3 = 19;
    sbit  BOOTBLKCNT3_bit at SDHC_MMCBOOT.B19;
    const register unsigned short int BOOTBLKCNT4 = 20;
    sbit  BOOTBLKCNT4_bit at SDHC_MMCBOOT.B20;
    const register unsigned short int BOOTBLKCNT5 = 21;
    sbit  BOOTBLKCNT5_bit at SDHC_MMCBOOT.B21;
    const register unsigned short int BOOTBLKCNT6 = 22;
    sbit  BOOTBLKCNT6_bit at SDHC_MMCBOOT.B22;
    const register unsigned short int BOOTBLKCNT7 = 23;
    sbit  BOOTBLKCNT7_bit at SDHC_MMCBOOT.B23;
    const register unsigned short int BOOTBLKCNT8 = 24;
    sbit  BOOTBLKCNT8_bit at SDHC_MMCBOOT.B24;
    const register unsigned short int BOOTBLKCNT9 = 25;
    sbit  BOOTBLKCNT9_bit at SDHC_MMCBOOT.B25;
    const register unsigned short int BOOTBLKCNT10 = 26;
    sbit  BOOTBLKCNT10_bit at SDHC_MMCBOOT.B26;
    const register unsigned short int BOOTBLKCNT11 = 27;
    sbit  BOOTBLKCNT11_bit at SDHC_MMCBOOT.B27;
    const register unsigned short int BOOTBLKCNT12 = 28;
    sbit  BOOTBLKCNT12_bit at SDHC_MMCBOOT.B28;
    const register unsigned short int BOOTBLKCNT13 = 29;
    sbit  BOOTBLKCNT13_bit at SDHC_MMCBOOT.B29;
    const register unsigned short int BOOTBLKCNT14 = 30;
    sbit  BOOTBLKCNT14_bit at SDHC_MMCBOOT.B30;
    const register unsigned short int BOOTBLKCNT15 = 31;
    sbit  BOOTBLKCNT15_bit at SDHC_MMCBOOT.B31;

sfr unsigned long   volatile SDHC_HOSTVER         absolute 0x400B10FC;
    const register unsigned short int SVN0 = 0;
    sbit  SVN0_bit at SDHC_HOSTVER.B0;
    const register unsigned short int SVN1 = 1;
    sbit  SVN1_bit at SDHC_HOSTVER.B1;
    const register unsigned short int SVN2 = 2;
    sbit  SVN2_bit at SDHC_HOSTVER.B2;
    const register unsigned short int SVN3 = 3;
    sbit  SVN3_bit at SDHC_HOSTVER.B3;
    const register unsigned short int SVN4 = 4;
    sbit  SVN4_bit at SDHC_HOSTVER.B4;
    const register unsigned short int SVN5 = 5;
    sbit  SVN5_bit at SDHC_HOSTVER.B5;
    const register unsigned short int SVN6 = 6;
    sbit  SVN6_bit at SDHC_HOSTVER.B6;
    const register unsigned short int SVN7 = 7;
    sbit  SVN7_bit at SDHC_HOSTVER.B7;
    const register unsigned short int VVN0 = 8;
    sbit  VVN0_bit at SDHC_HOSTVER.B8;
    const register unsigned short int VVN1 = 9;
    sbit  VVN1_bit at SDHC_HOSTVER.B9;
    const register unsigned short int VVN2 = 10;
    sbit  VVN2_bit at SDHC_HOSTVER.B10;
    const register unsigned short int VVN3 = 11;
    sbit  VVN3_bit at SDHC_HOSTVER.B11;
    const register unsigned short int VVN4 = 12;
    sbit  VVN4_bit at SDHC_HOSTVER.B12;
    const register unsigned short int VVN5 = 13;
    sbit  VVN5_bit at SDHC_HOSTVER.B13;
    const register unsigned short int VVN6 = 14;
    sbit  VVN6_bit at SDHC_HOSTVER.B14;
    const register unsigned short int VVN7 = 15;
    sbit  VVN7_bit at SDHC_HOSTVER.B15;

sfr unsigned long   volatile LPUART0_BAUD         absolute 0x400C4000;
    const register unsigned short int SBR0 = 0;
    sbit  SBR0_bit at LPUART0_BAUD.B0;
    const register unsigned short int SBR1 = 1;
    sbit  SBR1_bit at LPUART0_BAUD.B1;
    const register unsigned short int SBR2 = 2;
    sbit  SBR2_bit at LPUART0_BAUD.B2;
    const register unsigned short int SBR3 = 3;
    sbit  SBR3_bit at LPUART0_BAUD.B3;
    const register unsigned short int SBR4 = 4;
    sbit  SBR4_bit at LPUART0_BAUD.B4;
    const register unsigned short int SBR5 = 5;
    sbit  SBR5_bit at LPUART0_BAUD.B5;
    const register unsigned short int SBR6 = 6;
    sbit  SBR6_bit at LPUART0_BAUD.B6;
    const register unsigned short int SBR7 = 7;
    sbit  SBR7_bit at LPUART0_BAUD.B7;
    const register unsigned short int SBR8 = 8;
    sbit  SBR8_bit at LPUART0_BAUD.B8;
    const register unsigned short int SBR9 = 9;
    sbit  SBR9_bit at LPUART0_BAUD.B9;
    const register unsigned short int SBR10 = 10;
    sbit  SBR10_bit at LPUART0_BAUD.B10;
    const register unsigned short int SBR11 = 11;
    sbit  SBR11_bit at LPUART0_BAUD.B11;
    const register unsigned short int SBR12 = 12;
    sbit  SBR12_bit at LPUART0_BAUD.B12;
    const register unsigned short int SBNS = 13;
    sbit  SBNS_bit at LPUART0_BAUD.B13;
    const register unsigned short int RXEDGIE = 14;
    sbit  RXEDGIE_bit at LPUART0_BAUD.B14;
    const register unsigned short int LBKDIE = 15;
    sbit  LBKDIE_bit at LPUART0_BAUD.B15;
    const register unsigned short int RESYNCDIS = 16;
    sbit  RESYNCDIS_bit at LPUART0_BAUD.B16;
    const register unsigned short int BOTHEDGE = 17;
    sbit  BOTHEDGE_bit at LPUART0_BAUD.B17;
    const register unsigned short int MATCFG0 = 18;
    sbit  MATCFG0_bit at LPUART0_BAUD.B18;
    const register unsigned short int MATCFG1 = 19;
    sbit  MATCFG1_bit at LPUART0_BAUD.B19;
    const register unsigned short int RDMAE = 21;
    sbit  RDMAE_bit at LPUART0_BAUD.B21;
    const register unsigned short int TDMAE = 23;
    sbit  TDMAE_bit at LPUART0_BAUD.B23;
    const register unsigned short int OSR0 = 24;
    sbit  OSR0_bit at LPUART0_BAUD.B24;
    const register unsigned short int OSR1 = 25;
    sbit  OSR1_bit at LPUART0_BAUD.B25;
    const register unsigned short int OSR2 = 26;
    sbit  OSR2_bit at LPUART0_BAUD.B26;
    const register unsigned short int OSR3 = 27;
    sbit  OSR3_bit at LPUART0_BAUD.B27;
    const register unsigned short int OSR4 = 28;
    sbit  OSR4_bit at LPUART0_BAUD.B28;
    sbit  M10_LPUART0_BAUD_bit at LPUART0_BAUD.B29;
    const register unsigned short int MAEN2 = 30;
    sbit  MAEN2_bit at LPUART0_BAUD.B30;
    const register unsigned short int MAEN1 = 31;
    sbit  MAEN1_bit at LPUART0_BAUD.B31;

sfr unsigned long   volatile LPUART0_STAT         absolute 0x400C4004;
    const register unsigned short int MA2F = 14;
    sbit  MA2F_bit at LPUART0_STAT.B14;
    const register unsigned short int MA1F = 15;
    sbit  MA1F_bit at LPUART0_STAT.B15;
    const register unsigned short int PF = 16;
    sbit  PF_bit at LPUART0_STAT.B16;
    const register unsigned short int FE = 17;
    sbit  FE_bit at LPUART0_STAT.B17;
    const register unsigned short int NF = 18;
    sbit  NF_bit at LPUART0_STAT.B18;
    const register unsigned short int OR_ = 19;
    sbit  OR_bit at LPUART0_STAT.B19;
    const register unsigned short int IDLE = 20;
    sbit  IDLE_bit at LPUART0_STAT.B20;
    const register unsigned short int RDRF = 21;
    sbit  RDRF_bit at LPUART0_STAT.B21;
    sbit  TC_LPUART0_STAT_bit at LPUART0_STAT.B22;
    const register unsigned short int TDRE = 23;
    sbit  TDRE_bit at LPUART0_STAT.B23;
    const register unsigned short int RAF = 24;
    sbit  RAF_bit at LPUART0_STAT.B24;
    const register unsigned short int LBKDE = 25;
    sbit  LBKDE_bit at LPUART0_STAT.B25;
    const register unsigned short int BRK13 = 26;
    sbit  BRK13_bit at LPUART0_STAT.B26;
    const register unsigned short int RWUID = 27;
    sbit  RWUID_bit at LPUART0_STAT.B27;
    const register unsigned short int RXINV = 28;
    sbit  RXINV_bit at LPUART0_STAT.B28;
    const register unsigned short int MSBF = 29;
    sbit  MSBF_bit at LPUART0_STAT.B29;
    const register unsigned short int RXEDGIF = 30;
    sbit  RXEDGIF_bit at LPUART0_STAT.B30;
    const register unsigned short int LBKDIF = 31;
    sbit  LBKDIF_bit at LPUART0_STAT.B31;

sfr unsigned long   volatile LPUART0_CTRL         absolute 0x400C4008;
    const register unsigned short int PT = 0;
    sbit  PT_bit at LPUART0_CTRL.B0;
    sbit  PE_LPUART0_CTRL_bit at LPUART0_CTRL.B1;
    const register unsigned short int ILT = 2;
    sbit  ILT_bit at LPUART0_CTRL.B2;
    const register unsigned short int WAKE = 3;
    sbit  WAKE_bit at LPUART0_CTRL.B3;
    const register unsigned short int M = 4;
    sbit  M_bit at LPUART0_CTRL.B4;
    const register unsigned short int RSRC = 5;
    sbit  RSRC_bit at LPUART0_CTRL.B5;
    const register unsigned short int DOZEEN = 6;
    sbit  DOZEEN_bit at LPUART0_CTRL.B6;
    const register unsigned short int LOOPS = 7;
    sbit  LOOPS_bit at LPUART0_CTRL.B7;
    const register unsigned short int IDLECFG0 = 8;
    sbit  IDLECFG0_bit at LPUART0_CTRL.B8;
    const register unsigned short int IDLECFG1 = 9;
    sbit  IDLECFG1_bit at LPUART0_CTRL.B9;
    const register unsigned short int IDLECFG2 = 10;
    sbit  IDLECFG2_bit at LPUART0_CTRL.B10;
    const register unsigned short int MA2IE = 14;
    sbit  MA2IE_bit at LPUART0_CTRL.B14;
    const register unsigned short int MA1IE = 15;
    sbit  MA1IE_bit at LPUART0_CTRL.B15;
    const register unsigned short int SBK = 16;
    sbit  SBK_bit at LPUART0_CTRL.B16;
    const register unsigned short int RWU = 17;
    sbit  RWU_bit at LPUART0_CTRL.B17;
    sbit  RE_LPUART0_CTRL_bit at LPUART0_CTRL.B18;
    sbit  TE_LPUART0_CTRL_bit at LPUART0_CTRL.B19;
    const register unsigned short int ILIE = 20;
    sbit  ILIE_bit at LPUART0_CTRL.B20;
    const register unsigned short int RIE = 21;
    sbit  RIE_bit at LPUART0_CTRL.B21;
    const register unsigned short int TCIE = 22;
    sbit  TCIE_bit at LPUART0_CTRL.B22;
    sbit  TIE_LPUART0_CTRL_bit at LPUART0_CTRL.B23;
    const register unsigned short int PEIE = 24;
    sbit  PEIE_bit at LPUART0_CTRL.B24;
    sbit  FEIE_LPUART0_CTRL_bit at LPUART0_CTRL.B25;
    const register unsigned short int NEIE = 26;
    sbit  NEIE_bit at LPUART0_CTRL.B26;
    const register unsigned short int ORIE = 27;
    sbit  ORIE_bit at LPUART0_CTRL.B27;
    const register unsigned short int TXINV = 28;
    sbit  TXINV_bit at LPUART0_CTRL.B28;
    const register unsigned short int TXDIR = 29;
    sbit  TXDIR_bit at LPUART0_CTRL.B29;
    const register unsigned short int R9T8 = 30;
    sbit  R9T8_bit at LPUART0_CTRL.B30;
    const register unsigned short int R8T9 = 31;
    sbit  R8T9_bit at LPUART0_CTRL.B31;

sfr unsigned long   volatile LPUART0_DATA         absolute 0x400C400C;
    const register unsigned short int R0T0 = 0;
    sbit  R0T0_bit at LPUART0_DATA.B0;
    const register unsigned short int R1T1 = 1;
    sbit  R1T1_bit at LPUART0_DATA.B1;
    const register unsigned short int R2T2 = 2;
    sbit  R2T2_bit at LPUART0_DATA.B2;
    const register unsigned short int R3T3 = 3;
    sbit  R3T3_bit at LPUART0_DATA.B3;
    const register unsigned short int R4T4 = 4;
    sbit  R4T4_bit at LPUART0_DATA.B4;
    const register unsigned short int R5T5 = 5;
    sbit  R5T5_bit at LPUART0_DATA.B5;
    const register unsigned short int R6T6 = 6;
    sbit  R6T6_bit at LPUART0_DATA.B6;
    const register unsigned short int R7T7 = 7;
    sbit  R7T7_bit at LPUART0_DATA.B7;
    const register unsigned short int R8T8 = 8;
    sbit  R8T8_bit at LPUART0_DATA.B8;
    const register unsigned short int R9T9 = 9;
    sbit  R9T9_bit at LPUART0_DATA.B9;
    const register unsigned short int IDLINE = 11;
    sbit  IDLINE_bit at LPUART0_DATA.B11;
    const register unsigned short int RXEMPT = 12;
    sbit  RXEMPT_bit at LPUART0_DATA.B12;
    const register unsigned short int FRETSC = 13;
    sbit  FRETSC_bit at LPUART0_DATA.B13;
    const register unsigned short int PARITYE = 14;
    sbit  PARITYE_bit at LPUART0_DATA.B14;
    const register unsigned short int NOISY = 15;
    sbit  NOISY_bit at LPUART0_DATA.B15;

sfr unsigned long   volatile LPUART0_MATCH        absolute 0x400C4010;
    const register unsigned short int MA10 = 0;
    sbit  MA10_bit at LPUART0_MATCH.B0;
    const register unsigned short int MA11 = 1;
    sbit  MA11_bit at LPUART0_MATCH.B1;
    const register unsigned short int MA12 = 2;
    sbit  MA12_bit at LPUART0_MATCH.B2;
    const register unsigned short int MA13 = 3;
    sbit  MA13_bit at LPUART0_MATCH.B3;
    const register unsigned short int MA14 = 4;
    sbit  MA14_bit at LPUART0_MATCH.B4;
    const register unsigned short int MA15 = 5;
    sbit  MA15_bit at LPUART0_MATCH.B5;
    const register unsigned short int MA16 = 6;
    sbit  MA16_bit at LPUART0_MATCH.B6;
    const register unsigned short int MA17 = 7;
    sbit  MA17_bit at LPUART0_MATCH.B7;
    const register unsigned short int MA18 = 8;
    sbit  MA18_bit at LPUART0_MATCH.B8;
    const register unsigned short int MA19 = 9;
    sbit  MA19_bit at LPUART0_MATCH.B9;
    const register unsigned short int MA20 = 16;
    sbit  MA20_bit at LPUART0_MATCH.B16;
    const register unsigned short int MA21 = 17;
    sbit  MA21_bit at LPUART0_MATCH.B17;
    const register unsigned short int MA22 = 18;
    sbit  MA22_bit at LPUART0_MATCH.B18;
    const register unsigned short int MA23 = 19;
    sbit  MA23_bit at LPUART0_MATCH.B19;
    const register unsigned short int MA24 = 20;
    sbit  MA24_bit at LPUART0_MATCH.B20;
    const register unsigned short int MA25 = 21;
    sbit  MA25_bit at LPUART0_MATCH.B21;
    const register unsigned short int MA26 = 22;
    sbit  MA26_bit at LPUART0_MATCH.B22;
    const register unsigned short int MA27 = 23;
    sbit  MA27_bit at LPUART0_MATCH.B23;
    const register unsigned short int MA28 = 24;
    sbit  MA28_bit at LPUART0_MATCH.B24;
    const register unsigned short int MA29 = 25;
    sbit  MA29_bit at LPUART0_MATCH.B25;

sfr unsigned long   volatile LPUART0_MODIR        absolute 0x400C4014;
    const register unsigned short int TXCTSE = 0;
    sbit  TXCTSE_bit at LPUART0_MODIR.B0;
    const register unsigned short int TXRTSE = 1;
    sbit  TXRTSE_bit at LPUART0_MODIR.B1;
    const register unsigned short int TXRTSPOL = 2;
    sbit  TXRTSPOL_bit at LPUART0_MODIR.B2;
    const register unsigned short int RXRTSE = 3;
    sbit  RXRTSE_bit at LPUART0_MODIR.B3;
    const register unsigned short int TXCTSC = 4;
    sbit  TXCTSC_bit at LPUART0_MODIR.B4;
    const register unsigned short int TXCTSSRC = 5;
    sbit  TXCTSSRC_bit at LPUART0_MODIR.B5;
    const register unsigned short int RTSWATER0 = 8;
    sbit  RTSWATER0_bit at LPUART0_MODIR.B8;
    const register unsigned short int RTSWATER1 = 9;
    sbit  RTSWATER1_bit at LPUART0_MODIR.B9;
    const register unsigned short int RTSWATER2 = 10;
    sbit  RTSWATER2_bit at LPUART0_MODIR.B10;
    const register unsigned short int RTSWATER3 = 11;
    sbit  RTSWATER3_bit at LPUART0_MODIR.B11;
    const register unsigned short int RTSWATER4 = 12;
    sbit  RTSWATER4_bit at LPUART0_MODIR.B12;
    const register unsigned short int RTSWATER5 = 13;
    sbit  RTSWATER5_bit at LPUART0_MODIR.B13;
    const register unsigned short int RTSWATER6 = 14;
    sbit  RTSWATER6_bit at LPUART0_MODIR.B14;
    const register unsigned short int RTSWATER7 = 15;
    sbit  RTSWATER7_bit at LPUART0_MODIR.B15;
    const register unsigned short int TNP0 = 16;
    sbit  TNP0_bit at LPUART0_MODIR.B16;
    const register unsigned short int TNP1 = 17;
    sbit  TNP1_bit at LPUART0_MODIR.B17;
    const register unsigned short int IREN = 18;
    sbit  IREN_bit at LPUART0_MODIR.B18;

sfr unsigned long   volatile LPUART0_FIFO         absolute 0x400C4018;
    const register unsigned short int RXFIFOSIZE0 = 0;
    sbit  RXFIFOSIZE0_bit at LPUART0_FIFO.B0;
    const register unsigned short int RXFIFOSIZE1 = 1;
    sbit  RXFIFOSIZE1_bit at LPUART0_FIFO.B1;
    const register unsigned short int RXFIFOSIZE2 = 2;
    sbit  RXFIFOSIZE2_bit at LPUART0_FIFO.B2;
    const register unsigned short int RXFE = 3;
    sbit  RXFE_bit at LPUART0_FIFO.B3;
    const register unsigned short int TXFIFOSIZE0 = 4;
    sbit  TXFIFOSIZE0_bit at LPUART0_FIFO.B4;
    const register unsigned short int TXFIFOSIZE1 = 5;
    sbit  TXFIFOSIZE1_bit at LPUART0_FIFO.B5;
    const register unsigned short int TXFIFOSIZE2 = 6;
    sbit  TXFIFOSIZE2_bit at LPUART0_FIFO.B6;
    const register unsigned short int TXFE = 7;
    sbit  TXFE_bit at LPUART0_FIFO.B7;
    const register unsigned short int RXUFE = 8;
    sbit  RXUFE_bit at LPUART0_FIFO.B8;
    const register unsigned short int TXOFE = 9;
    sbit  TXOFE_bit at LPUART0_FIFO.B9;
    const register unsigned short int RXIDEN0 = 10;
    sbit  RXIDEN0_bit at LPUART0_FIFO.B10;
    const register unsigned short int RXIDEN1 = 11;
    sbit  RXIDEN1_bit at LPUART0_FIFO.B11;
    const register unsigned short int RXIDEN2 = 12;
    sbit  RXIDEN2_bit at LPUART0_FIFO.B12;
    const register unsigned short int RXFLUSH = 14;
    sbit  RXFLUSH_bit at LPUART0_FIFO.B14;
    const register unsigned short int TXFLUSH = 15;
    sbit  TXFLUSH_bit at LPUART0_FIFO.B15;
    const register unsigned short int RXUF = 16;
    sbit  RXUF_bit at LPUART0_FIFO.B16;
    const register unsigned short int TXOF = 17;
    sbit  TXOF_bit at LPUART0_FIFO.B17;
    sbit  RXEMPT_LPUART0_FIFO_bit at LPUART0_FIFO.B22;
    const register unsigned short int TXEMPT = 23;
    sbit  TXEMPT_bit at LPUART0_FIFO.B23;

sfr unsigned long   volatile LPUART0_WATER        absolute 0x400C401C;
    const register unsigned short int TXWATER0 = 0;
    sbit  TXWATER0_bit at LPUART0_WATER.B0;
    const register unsigned short int TXWATER1 = 1;
    sbit  TXWATER1_bit at LPUART0_WATER.B1;
    const register unsigned short int TXWATER2 = 2;
    sbit  TXWATER2_bit at LPUART0_WATER.B2;
    const register unsigned short int TXWATER3 = 3;
    sbit  TXWATER3_bit at LPUART0_WATER.B3;
    const register unsigned short int TXWATER4 = 4;
    sbit  TXWATER4_bit at LPUART0_WATER.B4;
    const register unsigned short int TXWATER5 = 5;
    sbit  TXWATER5_bit at LPUART0_WATER.B5;
    const register unsigned short int TXWATER6 = 6;
    sbit  TXWATER6_bit at LPUART0_WATER.B6;
    const register unsigned short int TXWATER7 = 7;
    sbit  TXWATER7_bit at LPUART0_WATER.B7;
    const register unsigned short int TXCOUNT0 = 8;
    sbit  TXCOUNT0_bit at LPUART0_WATER.B8;
    const register unsigned short int TXCOUNT1 = 9;
    sbit  TXCOUNT1_bit at LPUART0_WATER.B9;
    const register unsigned short int TXCOUNT2 = 10;
    sbit  TXCOUNT2_bit at LPUART0_WATER.B10;
    const register unsigned short int TXCOUNT3 = 11;
    sbit  TXCOUNT3_bit at LPUART0_WATER.B11;
    const register unsigned short int TXCOUNT4 = 12;
    sbit  TXCOUNT4_bit at LPUART0_WATER.B12;
    const register unsigned short int TXCOUNT5 = 13;
    sbit  TXCOUNT5_bit at LPUART0_WATER.B13;
    const register unsigned short int TXCOUNT6 = 14;
    sbit  TXCOUNT6_bit at LPUART0_WATER.B14;
    const register unsigned short int TXCOUNT7 = 15;
    sbit  TXCOUNT7_bit at LPUART0_WATER.B15;
    const register unsigned short int RXWATER0 = 16;
    sbit  RXWATER0_bit at LPUART0_WATER.B16;
    const register unsigned short int RXWATER1 = 17;
    sbit  RXWATER1_bit at LPUART0_WATER.B17;
    const register unsigned short int RXWATER2 = 18;
    sbit  RXWATER2_bit at LPUART0_WATER.B18;
    const register unsigned short int RXWATER3 = 19;
    sbit  RXWATER3_bit at LPUART0_WATER.B19;
    const register unsigned short int RXWATER4 = 20;
    sbit  RXWATER4_bit at LPUART0_WATER.B20;
    const register unsigned short int RXWATER5 = 21;
    sbit  RXWATER5_bit at LPUART0_WATER.B21;
    const register unsigned short int RXWATER6 = 22;
    sbit  RXWATER6_bit at LPUART0_WATER.B22;
    const register unsigned short int RXWATER7 = 23;
    sbit  RXWATER7_bit at LPUART0_WATER.B23;
    const register unsigned short int RXCOUNT0 = 24;
    sbit  RXCOUNT0_bit at LPUART0_WATER.B24;
    const register unsigned short int RXCOUNT1 = 25;
    sbit  RXCOUNT1_bit at LPUART0_WATER.B25;
    const register unsigned short int RXCOUNT2 = 26;
    sbit  RXCOUNT2_bit at LPUART0_WATER.B26;
    const register unsigned short int RXCOUNT3 = 27;
    sbit  RXCOUNT3_bit at LPUART0_WATER.B27;
    const register unsigned short int RXCOUNT4 = 28;
    sbit  RXCOUNT4_bit at LPUART0_WATER.B28;
    const register unsigned short int RXCOUNT5 = 29;
    sbit  RXCOUNT5_bit at LPUART0_WATER.B29;
    const register unsigned short int RXCOUNT6 = 30;
    sbit  RXCOUNT6_bit at LPUART0_WATER.B30;
    const register unsigned short int RXCOUNT7 = 31;
    sbit  RXCOUNT7_bit at LPUART0_WATER.B31;

sfr unsigned long   volatile LPUART1_BAUD         absolute 0x400C5000;
    sbit  SBR0_LPUART1_BAUD_bit at LPUART1_BAUD.B0;
    sbit  SBR1_LPUART1_BAUD_bit at LPUART1_BAUD.B1;
    sbit  SBR2_LPUART1_BAUD_bit at LPUART1_BAUD.B2;
    sbit  SBR3_LPUART1_BAUD_bit at LPUART1_BAUD.B3;
    sbit  SBR4_LPUART1_BAUD_bit at LPUART1_BAUD.B4;
    sbit  SBR5_LPUART1_BAUD_bit at LPUART1_BAUD.B5;
    sbit  SBR6_LPUART1_BAUD_bit at LPUART1_BAUD.B6;
    sbit  SBR7_LPUART1_BAUD_bit at LPUART1_BAUD.B7;
    sbit  SBR8_LPUART1_BAUD_bit at LPUART1_BAUD.B8;
    sbit  SBR9_LPUART1_BAUD_bit at LPUART1_BAUD.B9;
    sbit  SBR10_LPUART1_BAUD_bit at LPUART1_BAUD.B10;
    sbit  SBR11_LPUART1_BAUD_bit at LPUART1_BAUD.B11;
    sbit  SBR12_LPUART1_BAUD_bit at LPUART1_BAUD.B12;
    sbit  SBNS_LPUART1_BAUD_bit at LPUART1_BAUD.B13;
    sbit  RXEDGIE_LPUART1_BAUD_bit at LPUART1_BAUD.B14;
    sbit  LBKDIE_LPUART1_BAUD_bit at LPUART1_BAUD.B15;
    sbit  RESYNCDIS_LPUART1_BAUD_bit at LPUART1_BAUD.B16;
    sbit  BOTHEDGE_LPUART1_BAUD_bit at LPUART1_BAUD.B17;
    sbit  MATCFG0_LPUART1_BAUD_bit at LPUART1_BAUD.B18;
    sbit  MATCFG1_LPUART1_BAUD_bit at LPUART1_BAUD.B19;
    sbit  RDMAE_LPUART1_BAUD_bit at LPUART1_BAUD.B21;
    sbit  TDMAE_LPUART1_BAUD_bit at LPUART1_BAUD.B23;
    sbit  OSR0_LPUART1_BAUD_bit at LPUART1_BAUD.B24;
    sbit  OSR1_LPUART1_BAUD_bit at LPUART1_BAUD.B25;
    sbit  OSR2_LPUART1_BAUD_bit at LPUART1_BAUD.B26;
    sbit  OSR3_LPUART1_BAUD_bit at LPUART1_BAUD.B27;
    sbit  OSR4_LPUART1_BAUD_bit at LPUART1_BAUD.B28;
    sbit  M10_LPUART1_BAUD_bit at LPUART1_BAUD.B29;
    sbit  MAEN2_LPUART1_BAUD_bit at LPUART1_BAUD.B30;
    sbit  MAEN1_LPUART1_BAUD_bit at LPUART1_BAUD.B31;

sfr unsigned long   volatile LPUART1_STAT         absolute 0x400C5004;
    sbit  MA2F_LPUART1_STAT_bit at LPUART1_STAT.B14;
    sbit  MA1F_LPUART1_STAT_bit at LPUART1_STAT.B15;
    sbit  PF_LPUART1_STAT_bit at LPUART1_STAT.B16;
    sbit  FE_LPUART1_STAT_bit at LPUART1_STAT.B17;
    sbit  NF_LPUART1_STAT_bit at LPUART1_STAT.B18;
    sbit  OR_LPUART1_STAT_bit at LPUART1_STAT.B19;
    sbit  IDLE_LPUART1_STAT_bit at LPUART1_STAT.B20;
    sbit  RDRF_LPUART1_STAT_bit at LPUART1_STAT.B21;
    sbit  TC_LPUART1_STAT_bit at LPUART1_STAT.B22;
    sbit  TDRE_LPUART1_STAT_bit at LPUART1_STAT.B23;
    sbit  RAF_LPUART1_STAT_bit at LPUART1_STAT.B24;
    sbit  LBKDE_LPUART1_STAT_bit at LPUART1_STAT.B25;
    sbit  BRK13_LPUART1_STAT_bit at LPUART1_STAT.B26;
    sbit  RWUID_LPUART1_STAT_bit at LPUART1_STAT.B27;
    sbit  RXINV_LPUART1_STAT_bit at LPUART1_STAT.B28;
    sbit  MSBF_LPUART1_STAT_bit at LPUART1_STAT.B29;
    sbit  RXEDGIF_LPUART1_STAT_bit at LPUART1_STAT.B30;
    sbit  LBKDIF_LPUART1_STAT_bit at LPUART1_STAT.B31;

sfr unsigned long   volatile LPUART1_CTRL         absolute 0x400C5008;
    sbit  PT_LPUART1_CTRL_bit at LPUART1_CTRL.B0;
    sbit  PE_LPUART1_CTRL_bit at LPUART1_CTRL.B1;
    sbit  ILT_LPUART1_CTRL_bit at LPUART1_CTRL.B2;
    sbit  WAKE_LPUART1_CTRL_bit at LPUART1_CTRL.B3;
    sbit  M_LPUART1_CTRL_bit at LPUART1_CTRL.B4;
    sbit  RSRC_LPUART1_CTRL_bit at LPUART1_CTRL.B5;
    sbit  DOZEEN_LPUART1_CTRL_bit at LPUART1_CTRL.B6;
    sbit  LOOPS_LPUART1_CTRL_bit at LPUART1_CTRL.B7;
    sbit  IDLECFG0_LPUART1_CTRL_bit at LPUART1_CTRL.B8;
    sbit  IDLECFG1_LPUART1_CTRL_bit at LPUART1_CTRL.B9;
    sbit  IDLECFG2_LPUART1_CTRL_bit at LPUART1_CTRL.B10;
    sbit  MA2IE_LPUART1_CTRL_bit at LPUART1_CTRL.B14;
    sbit  MA1IE_LPUART1_CTRL_bit at LPUART1_CTRL.B15;
    sbit  SBK_LPUART1_CTRL_bit at LPUART1_CTRL.B16;
    sbit  RWU_LPUART1_CTRL_bit at LPUART1_CTRL.B17;
    sbit  RE_LPUART1_CTRL_bit at LPUART1_CTRL.B18;
    sbit  TE_LPUART1_CTRL_bit at LPUART1_CTRL.B19;
    sbit  ILIE_LPUART1_CTRL_bit at LPUART1_CTRL.B20;
    sbit  RIE_LPUART1_CTRL_bit at LPUART1_CTRL.B21;
    sbit  TCIE_LPUART1_CTRL_bit at LPUART1_CTRL.B22;
    sbit  TIE_LPUART1_CTRL_bit at LPUART1_CTRL.B23;
    sbit  PEIE_LPUART1_CTRL_bit at LPUART1_CTRL.B24;
    sbit  FEIE_LPUART1_CTRL_bit at LPUART1_CTRL.B25;
    sbit  NEIE_LPUART1_CTRL_bit at LPUART1_CTRL.B26;
    sbit  ORIE_LPUART1_CTRL_bit at LPUART1_CTRL.B27;
    sbit  TXINV_LPUART1_CTRL_bit at LPUART1_CTRL.B28;
    sbit  TXDIR_LPUART1_CTRL_bit at LPUART1_CTRL.B29;
    sbit  R9T8_LPUART1_CTRL_bit at LPUART1_CTRL.B30;
    sbit  R8T9_LPUART1_CTRL_bit at LPUART1_CTRL.B31;

sfr unsigned long   volatile LPUART1_DATA         absolute 0x400C500C;
    sbit  R0T0_LPUART1_DATA_bit at LPUART1_DATA.B0;
    sbit  R1T1_LPUART1_DATA_bit at LPUART1_DATA.B1;
    sbit  R2T2_LPUART1_DATA_bit at LPUART1_DATA.B2;
    sbit  R3T3_LPUART1_DATA_bit at LPUART1_DATA.B3;
    sbit  R4T4_LPUART1_DATA_bit at LPUART1_DATA.B4;
    sbit  R5T5_LPUART1_DATA_bit at LPUART1_DATA.B5;
    sbit  R6T6_LPUART1_DATA_bit at LPUART1_DATA.B6;
    sbit  R7T7_LPUART1_DATA_bit at LPUART1_DATA.B7;
    sbit  R8T8_LPUART1_DATA_bit at LPUART1_DATA.B8;
    sbit  R9T9_LPUART1_DATA_bit at LPUART1_DATA.B9;
    sbit  IDLINE_LPUART1_DATA_bit at LPUART1_DATA.B11;
    sbit  RXEMPT_LPUART1_DATA_bit at LPUART1_DATA.B12;
    sbit  FRETSC_LPUART1_DATA_bit at LPUART1_DATA.B13;
    sbit  PARITYE_LPUART1_DATA_bit at LPUART1_DATA.B14;
    sbit  NOISY_LPUART1_DATA_bit at LPUART1_DATA.B15;

sfr unsigned long   volatile LPUART1_MATCH        absolute 0x400C5010;
    sbit  MA10_LPUART1_MATCH_bit at LPUART1_MATCH.B0;
    sbit  MA11_LPUART1_MATCH_bit at LPUART1_MATCH.B1;
    sbit  MA12_LPUART1_MATCH_bit at LPUART1_MATCH.B2;
    sbit  MA13_LPUART1_MATCH_bit at LPUART1_MATCH.B3;
    sbit  MA14_LPUART1_MATCH_bit at LPUART1_MATCH.B4;
    sbit  MA15_LPUART1_MATCH_bit at LPUART1_MATCH.B5;
    sbit  MA16_LPUART1_MATCH_bit at LPUART1_MATCH.B6;
    sbit  MA17_LPUART1_MATCH_bit at LPUART1_MATCH.B7;
    sbit  MA18_LPUART1_MATCH_bit at LPUART1_MATCH.B8;
    sbit  MA19_LPUART1_MATCH_bit at LPUART1_MATCH.B9;
    sbit  MA20_LPUART1_MATCH_bit at LPUART1_MATCH.B16;
    sbit  MA21_LPUART1_MATCH_bit at LPUART1_MATCH.B17;
    sbit  MA22_LPUART1_MATCH_bit at LPUART1_MATCH.B18;
    sbit  MA23_LPUART1_MATCH_bit at LPUART1_MATCH.B19;
    sbit  MA24_LPUART1_MATCH_bit at LPUART1_MATCH.B20;
    sbit  MA25_LPUART1_MATCH_bit at LPUART1_MATCH.B21;
    sbit  MA26_LPUART1_MATCH_bit at LPUART1_MATCH.B22;
    sbit  MA27_LPUART1_MATCH_bit at LPUART1_MATCH.B23;
    sbit  MA28_LPUART1_MATCH_bit at LPUART1_MATCH.B24;
    sbit  MA29_LPUART1_MATCH_bit at LPUART1_MATCH.B25;

sfr unsigned long   volatile LPUART1_MODIR        absolute 0x400C5014;
    sbit  TXCTSE_LPUART1_MODIR_bit at LPUART1_MODIR.B0;
    sbit  TXRTSE_LPUART1_MODIR_bit at LPUART1_MODIR.B1;
    sbit  TXRTSPOL_LPUART1_MODIR_bit at LPUART1_MODIR.B2;
    sbit  RXRTSE_LPUART1_MODIR_bit at LPUART1_MODIR.B3;
    sbit  TXCTSC_LPUART1_MODIR_bit at LPUART1_MODIR.B4;
    sbit  TXCTSSRC_LPUART1_MODIR_bit at LPUART1_MODIR.B5;
    sbit  RTSWATER0_LPUART1_MODIR_bit at LPUART1_MODIR.B8;
    sbit  RTSWATER1_LPUART1_MODIR_bit at LPUART1_MODIR.B9;
    sbit  RTSWATER2_LPUART1_MODIR_bit at LPUART1_MODIR.B10;
    sbit  RTSWATER3_LPUART1_MODIR_bit at LPUART1_MODIR.B11;
    sbit  RTSWATER4_LPUART1_MODIR_bit at LPUART1_MODIR.B12;
    sbit  RTSWATER5_LPUART1_MODIR_bit at LPUART1_MODIR.B13;
    sbit  RTSWATER6_LPUART1_MODIR_bit at LPUART1_MODIR.B14;
    sbit  RTSWATER7_LPUART1_MODIR_bit at LPUART1_MODIR.B15;
    sbit  TNP0_LPUART1_MODIR_bit at LPUART1_MODIR.B16;
    sbit  TNP1_LPUART1_MODIR_bit at LPUART1_MODIR.B17;
    sbit  IREN_LPUART1_MODIR_bit at LPUART1_MODIR.B18;

sfr unsigned long   volatile LPUART1_FIFO         absolute 0x400C5018;
    sbit  RXFIFOSIZE0_LPUART1_FIFO_bit at LPUART1_FIFO.B0;
    sbit  RXFIFOSIZE1_LPUART1_FIFO_bit at LPUART1_FIFO.B1;
    sbit  RXFIFOSIZE2_LPUART1_FIFO_bit at LPUART1_FIFO.B2;
    sbit  RXFE_LPUART1_FIFO_bit at LPUART1_FIFO.B3;
    sbit  TXFIFOSIZE0_LPUART1_FIFO_bit at LPUART1_FIFO.B4;
    sbit  TXFIFOSIZE1_LPUART1_FIFO_bit at LPUART1_FIFO.B5;
    sbit  TXFIFOSIZE2_LPUART1_FIFO_bit at LPUART1_FIFO.B6;
    sbit  TXFE_LPUART1_FIFO_bit at LPUART1_FIFO.B7;
    sbit  RXUFE_LPUART1_FIFO_bit at LPUART1_FIFO.B8;
    sbit  TXOFE_LPUART1_FIFO_bit at LPUART1_FIFO.B9;
    sbit  RXIDEN0_LPUART1_FIFO_bit at LPUART1_FIFO.B10;
    sbit  RXIDEN1_LPUART1_FIFO_bit at LPUART1_FIFO.B11;
    sbit  RXIDEN2_LPUART1_FIFO_bit at LPUART1_FIFO.B12;
    sbit  RXFLUSH_LPUART1_FIFO_bit at LPUART1_FIFO.B14;
    sbit  TXFLUSH_LPUART1_FIFO_bit at LPUART1_FIFO.B15;
    sbit  RXUF_LPUART1_FIFO_bit at LPUART1_FIFO.B16;
    sbit  TXOF_LPUART1_FIFO_bit at LPUART1_FIFO.B17;
    sbit  RXEMPT_LPUART1_FIFO_bit at LPUART1_FIFO.B22;
    sbit  TXEMPT_LPUART1_FIFO_bit at LPUART1_FIFO.B23;

sfr unsigned long   volatile LPUART1_WATER        absolute 0x400C501C;
    sbit  TXWATER0_LPUART1_WATER_bit at LPUART1_WATER.B0;
    sbit  TXWATER1_LPUART1_WATER_bit at LPUART1_WATER.B1;
    sbit  TXWATER2_LPUART1_WATER_bit at LPUART1_WATER.B2;
    sbit  TXWATER3_LPUART1_WATER_bit at LPUART1_WATER.B3;
    sbit  TXWATER4_LPUART1_WATER_bit at LPUART1_WATER.B4;
    sbit  TXWATER5_LPUART1_WATER_bit at LPUART1_WATER.B5;
    sbit  TXWATER6_LPUART1_WATER_bit at LPUART1_WATER.B6;
    sbit  TXWATER7_LPUART1_WATER_bit at LPUART1_WATER.B7;
    sbit  TXCOUNT0_LPUART1_WATER_bit at LPUART1_WATER.B8;
    sbit  TXCOUNT1_LPUART1_WATER_bit at LPUART1_WATER.B9;
    sbit  TXCOUNT2_LPUART1_WATER_bit at LPUART1_WATER.B10;
    sbit  TXCOUNT3_LPUART1_WATER_bit at LPUART1_WATER.B11;
    sbit  TXCOUNT4_LPUART1_WATER_bit at LPUART1_WATER.B12;
    sbit  TXCOUNT5_LPUART1_WATER_bit at LPUART1_WATER.B13;
    sbit  TXCOUNT6_LPUART1_WATER_bit at LPUART1_WATER.B14;
    sbit  TXCOUNT7_LPUART1_WATER_bit at LPUART1_WATER.B15;
    sbit  RXWATER0_LPUART1_WATER_bit at LPUART1_WATER.B16;
    sbit  RXWATER1_LPUART1_WATER_bit at LPUART1_WATER.B17;
    sbit  RXWATER2_LPUART1_WATER_bit at LPUART1_WATER.B18;
    sbit  RXWATER3_LPUART1_WATER_bit at LPUART1_WATER.B19;
    sbit  RXWATER4_LPUART1_WATER_bit at LPUART1_WATER.B20;
    sbit  RXWATER5_LPUART1_WATER_bit at LPUART1_WATER.B21;
    sbit  RXWATER6_LPUART1_WATER_bit at LPUART1_WATER.B22;
    sbit  RXWATER7_LPUART1_WATER_bit at LPUART1_WATER.B23;
    sbit  RXCOUNT0_LPUART1_WATER_bit at LPUART1_WATER.B24;
    sbit  RXCOUNT1_LPUART1_WATER_bit at LPUART1_WATER.B25;
    sbit  RXCOUNT2_LPUART1_WATER_bit at LPUART1_WATER.B26;
    sbit  RXCOUNT3_LPUART1_WATER_bit at LPUART1_WATER.B27;
    sbit  RXCOUNT4_LPUART1_WATER_bit at LPUART1_WATER.B28;
    sbit  RXCOUNT5_LPUART1_WATER_bit at LPUART1_WATER.B29;
    sbit  RXCOUNT6_LPUART1_WATER_bit at LPUART1_WATER.B30;
    sbit  RXCOUNT7_LPUART1_WATER_bit at LPUART1_WATER.B31;

sfr unsigned long   volatile LPUART2_BAUD         absolute 0x400C6000;
    sbit  SBR0_LPUART2_BAUD_bit at LPUART2_BAUD.B0;
    sbit  SBR1_LPUART2_BAUD_bit at LPUART2_BAUD.B1;
    sbit  SBR2_LPUART2_BAUD_bit at LPUART2_BAUD.B2;
    sbit  SBR3_LPUART2_BAUD_bit at LPUART2_BAUD.B3;
    sbit  SBR4_LPUART2_BAUD_bit at LPUART2_BAUD.B4;
    sbit  SBR5_LPUART2_BAUD_bit at LPUART2_BAUD.B5;
    sbit  SBR6_LPUART2_BAUD_bit at LPUART2_BAUD.B6;
    sbit  SBR7_LPUART2_BAUD_bit at LPUART2_BAUD.B7;
    sbit  SBR8_LPUART2_BAUD_bit at LPUART2_BAUD.B8;
    sbit  SBR9_LPUART2_BAUD_bit at LPUART2_BAUD.B9;
    sbit  SBR10_LPUART2_BAUD_bit at LPUART2_BAUD.B10;
    sbit  SBR11_LPUART2_BAUD_bit at LPUART2_BAUD.B11;
    sbit  SBR12_LPUART2_BAUD_bit at LPUART2_BAUD.B12;
    sbit  SBNS_LPUART2_BAUD_bit at LPUART2_BAUD.B13;
    sbit  RXEDGIE_LPUART2_BAUD_bit at LPUART2_BAUD.B14;
    sbit  LBKDIE_LPUART2_BAUD_bit at LPUART2_BAUD.B15;
    sbit  RESYNCDIS_LPUART2_BAUD_bit at LPUART2_BAUD.B16;
    sbit  BOTHEDGE_LPUART2_BAUD_bit at LPUART2_BAUD.B17;
    sbit  MATCFG0_LPUART2_BAUD_bit at LPUART2_BAUD.B18;
    sbit  MATCFG1_LPUART2_BAUD_bit at LPUART2_BAUD.B19;
    sbit  RDMAE_LPUART2_BAUD_bit at LPUART2_BAUD.B21;
    sbit  TDMAE_LPUART2_BAUD_bit at LPUART2_BAUD.B23;
    sbit  OSR0_LPUART2_BAUD_bit at LPUART2_BAUD.B24;
    sbit  OSR1_LPUART2_BAUD_bit at LPUART2_BAUD.B25;
    sbit  OSR2_LPUART2_BAUD_bit at LPUART2_BAUD.B26;
    sbit  OSR3_LPUART2_BAUD_bit at LPUART2_BAUD.B27;
    sbit  OSR4_LPUART2_BAUD_bit at LPUART2_BAUD.B28;
    sbit  M10_LPUART2_BAUD_bit at LPUART2_BAUD.B29;
    sbit  MAEN2_LPUART2_BAUD_bit at LPUART2_BAUD.B30;
    sbit  MAEN1_LPUART2_BAUD_bit at LPUART2_BAUD.B31;

sfr unsigned long   volatile LPUART2_STAT         absolute 0x400C6004;
    sbit  MA2F_LPUART2_STAT_bit at LPUART2_STAT.B14;
    sbit  MA1F_LPUART2_STAT_bit at LPUART2_STAT.B15;
    sbit  PF_LPUART2_STAT_bit at LPUART2_STAT.B16;
    sbit  FE_LPUART2_STAT_bit at LPUART2_STAT.B17;
    sbit  NF_LPUART2_STAT_bit at LPUART2_STAT.B18;
    sbit  OR_LPUART2_STAT_bit at LPUART2_STAT.B19;
    sbit  IDLE_LPUART2_STAT_bit at LPUART2_STAT.B20;
    sbit  RDRF_LPUART2_STAT_bit at LPUART2_STAT.B21;
    sbit  TC_LPUART2_STAT_bit at LPUART2_STAT.B22;
    sbit  TDRE_LPUART2_STAT_bit at LPUART2_STAT.B23;
    sbit  RAF_LPUART2_STAT_bit at LPUART2_STAT.B24;
    sbit  LBKDE_LPUART2_STAT_bit at LPUART2_STAT.B25;
    sbit  BRK13_LPUART2_STAT_bit at LPUART2_STAT.B26;
    sbit  RWUID_LPUART2_STAT_bit at LPUART2_STAT.B27;
    sbit  RXINV_LPUART2_STAT_bit at LPUART2_STAT.B28;
    sbit  MSBF_LPUART2_STAT_bit at LPUART2_STAT.B29;
    sbit  RXEDGIF_LPUART2_STAT_bit at LPUART2_STAT.B30;
    sbit  LBKDIF_LPUART2_STAT_bit at LPUART2_STAT.B31;

sfr unsigned long   volatile LPUART2_CTRL         absolute 0x400C6008;
    sbit  PT_LPUART2_CTRL_bit at LPUART2_CTRL.B0;
    sbit  PE_LPUART2_CTRL_bit at LPUART2_CTRL.B1;
    sbit  ILT_LPUART2_CTRL_bit at LPUART2_CTRL.B2;
    sbit  WAKE_LPUART2_CTRL_bit at LPUART2_CTRL.B3;
    sbit  M_LPUART2_CTRL_bit at LPUART2_CTRL.B4;
    sbit  RSRC_LPUART2_CTRL_bit at LPUART2_CTRL.B5;
    sbit  DOZEEN_LPUART2_CTRL_bit at LPUART2_CTRL.B6;
    sbit  LOOPS_LPUART2_CTRL_bit at LPUART2_CTRL.B7;
    sbit  IDLECFG0_LPUART2_CTRL_bit at LPUART2_CTRL.B8;
    sbit  IDLECFG1_LPUART2_CTRL_bit at LPUART2_CTRL.B9;
    sbit  IDLECFG2_LPUART2_CTRL_bit at LPUART2_CTRL.B10;
    sbit  MA2IE_LPUART2_CTRL_bit at LPUART2_CTRL.B14;
    sbit  MA1IE_LPUART2_CTRL_bit at LPUART2_CTRL.B15;
    sbit  SBK_LPUART2_CTRL_bit at LPUART2_CTRL.B16;
    sbit  RWU_LPUART2_CTRL_bit at LPUART2_CTRL.B17;
    sbit  RE_LPUART2_CTRL_bit at LPUART2_CTRL.B18;
    sbit  TE_LPUART2_CTRL_bit at LPUART2_CTRL.B19;
    sbit  ILIE_LPUART2_CTRL_bit at LPUART2_CTRL.B20;
    sbit  RIE_LPUART2_CTRL_bit at LPUART2_CTRL.B21;
    sbit  TCIE_LPUART2_CTRL_bit at LPUART2_CTRL.B22;
    sbit  TIE_LPUART2_CTRL_bit at LPUART2_CTRL.B23;
    sbit  PEIE_LPUART2_CTRL_bit at LPUART2_CTRL.B24;
    sbit  FEIE_LPUART2_CTRL_bit at LPUART2_CTRL.B25;
    sbit  NEIE_LPUART2_CTRL_bit at LPUART2_CTRL.B26;
    sbit  ORIE_LPUART2_CTRL_bit at LPUART2_CTRL.B27;
    sbit  TXINV_LPUART2_CTRL_bit at LPUART2_CTRL.B28;
    sbit  TXDIR_LPUART2_CTRL_bit at LPUART2_CTRL.B29;
    sbit  R9T8_LPUART2_CTRL_bit at LPUART2_CTRL.B30;
    sbit  R8T9_LPUART2_CTRL_bit at LPUART2_CTRL.B31;

sfr unsigned long   volatile LPUART2_DATA         absolute 0x400C600C;
    sbit  R0T0_LPUART2_DATA_bit at LPUART2_DATA.B0;
    sbit  R1T1_LPUART2_DATA_bit at LPUART2_DATA.B1;
    sbit  R2T2_LPUART2_DATA_bit at LPUART2_DATA.B2;
    sbit  R3T3_LPUART2_DATA_bit at LPUART2_DATA.B3;
    sbit  R4T4_LPUART2_DATA_bit at LPUART2_DATA.B4;
    sbit  R5T5_LPUART2_DATA_bit at LPUART2_DATA.B5;
    sbit  R6T6_LPUART2_DATA_bit at LPUART2_DATA.B6;
    sbit  R7T7_LPUART2_DATA_bit at LPUART2_DATA.B7;
    sbit  R8T8_LPUART2_DATA_bit at LPUART2_DATA.B8;
    sbit  R9T9_LPUART2_DATA_bit at LPUART2_DATA.B9;
    sbit  IDLINE_LPUART2_DATA_bit at LPUART2_DATA.B11;
    sbit  RXEMPT_LPUART2_DATA_bit at LPUART2_DATA.B12;
    sbit  FRETSC_LPUART2_DATA_bit at LPUART2_DATA.B13;
    sbit  PARITYE_LPUART2_DATA_bit at LPUART2_DATA.B14;
    sbit  NOISY_LPUART2_DATA_bit at LPUART2_DATA.B15;

sfr unsigned long   volatile LPUART2_MATCH        absolute 0x400C6010;
    sbit  MA10_LPUART2_MATCH_bit at LPUART2_MATCH.B0;
    sbit  MA11_LPUART2_MATCH_bit at LPUART2_MATCH.B1;
    sbit  MA12_LPUART2_MATCH_bit at LPUART2_MATCH.B2;
    sbit  MA13_LPUART2_MATCH_bit at LPUART2_MATCH.B3;
    sbit  MA14_LPUART2_MATCH_bit at LPUART2_MATCH.B4;
    sbit  MA15_LPUART2_MATCH_bit at LPUART2_MATCH.B5;
    sbit  MA16_LPUART2_MATCH_bit at LPUART2_MATCH.B6;
    sbit  MA17_LPUART2_MATCH_bit at LPUART2_MATCH.B7;
    sbit  MA18_LPUART2_MATCH_bit at LPUART2_MATCH.B8;
    sbit  MA19_LPUART2_MATCH_bit at LPUART2_MATCH.B9;
    sbit  MA20_LPUART2_MATCH_bit at LPUART2_MATCH.B16;
    sbit  MA21_LPUART2_MATCH_bit at LPUART2_MATCH.B17;
    sbit  MA22_LPUART2_MATCH_bit at LPUART2_MATCH.B18;
    sbit  MA23_LPUART2_MATCH_bit at LPUART2_MATCH.B19;
    sbit  MA24_LPUART2_MATCH_bit at LPUART2_MATCH.B20;
    sbit  MA25_LPUART2_MATCH_bit at LPUART2_MATCH.B21;
    sbit  MA26_LPUART2_MATCH_bit at LPUART2_MATCH.B22;
    sbit  MA27_LPUART2_MATCH_bit at LPUART2_MATCH.B23;
    sbit  MA28_LPUART2_MATCH_bit at LPUART2_MATCH.B24;
    sbit  MA29_LPUART2_MATCH_bit at LPUART2_MATCH.B25;

sfr unsigned long   volatile LPUART2_MODIR        absolute 0x400C6014;
    sbit  TXCTSE_LPUART2_MODIR_bit at LPUART2_MODIR.B0;
    sbit  TXRTSE_LPUART2_MODIR_bit at LPUART2_MODIR.B1;
    sbit  TXRTSPOL_LPUART2_MODIR_bit at LPUART2_MODIR.B2;
    sbit  RXRTSE_LPUART2_MODIR_bit at LPUART2_MODIR.B3;
    sbit  TXCTSC_LPUART2_MODIR_bit at LPUART2_MODIR.B4;
    sbit  TXCTSSRC_LPUART2_MODIR_bit at LPUART2_MODIR.B5;
    sbit  RTSWATER0_LPUART2_MODIR_bit at LPUART2_MODIR.B8;
    sbit  RTSWATER1_LPUART2_MODIR_bit at LPUART2_MODIR.B9;
    sbit  RTSWATER2_LPUART2_MODIR_bit at LPUART2_MODIR.B10;
    sbit  RTSWATER3_LPUART2_MODIR_bit at LPUART2_MODIR.B11;
    sbit  RTSWATER4_LPUART2_MODIR_bit at LPUART2_MODIR.B12;
    sbit  RTSWATER5_LPUART2_MODIR_bit at LPUART2_MODIR.B13;
    sbit  RTSWATER6_LPUART2_MODIR_bit at LPUART2_MODIR.B14;
    sbit  RTSWATER7_LPUART2_MODIR_bit at LPUART2_MODIR.B15;
    sbit  TNP0_LPUART2_MODIR_bit at LPUART2_MODIR.B16;
    sbit  TNP1_LPUART2_MODIR_bit at LPUART2_MODIR.B17;
    sbit  IREN_LPUART2_MODIR_bit at LPUART2_MODIR.B18;

sfr unsigned long   volatile LPUART2_FIFO         absolute 0x400C6018;
    sbit  RXFIFOSIZE0_LPUART2_FIFO_bit at LPUART2_FIFO.B0;
    sbit  RXFIFOSIZE1_LPUART2_FIFO_bit at LPUART2_FIFO.B1;
    sbit  RXFIFOSIZE2_LPUART2_FIFO_bit at LPUART2_FIFO.B2;
    sbit  RXFE_LPUART2_FIFO_bit at LPUART2_FIFO.B3;
    sbit  TXFIFOSIZE0_LPUART2_FIFO_bit at LPUART2_FIFO.B4;
    sbit  TXFIFOSIZE1_LPUART2_FIFO_bit at LPUART2_FIFO.B5;
    sbit  TXFIFOSIZE2_LPUART2_FIFO_bit at LPUART2_FIFO.B6;
    sbit  TXFE_LPUART2_FIFO_bit at LPUART2_FIFO.B7;
    sbit  RXUFE_LPUART2_FIFO_bit at LPUART2_FIFO.B8;
    sbit  TXOFE_LPUART2_FIFO_bit at LPUART2_FIFO.B9;
    sbit  RXIDEN0_LPUART2_FIFO_bit at LPUART2_FIFO.B10;
    sbit  RXIDEN1_LPUART2_FIFO_bit at LPUART2_FIFO.B11;
    sbit  RXIDEN2_LPUART2_FIFO_bit at LPUART2_FIFO.B12;
    sbit  RXFLUSH_LPUART2_FIFO_bit at LPUART2_FIFO.B14;
    sbit  TXFLUSH_LPUART2_FIFO_bit at LPUART2_FIFO.B15;
    sbit  RXUF_LPUART2_FIFO_bit at LPUART2_FIFO.B16;
    sbit  TXOF_LPUART2_FIFO_bit at LPUART2_FIFO.B17;
    sbit  RXEMPT_LPUART2_FIFO_bit at LPUART2_FIFO.B22;
    sbit  TXEMPT_LPUART2_FIFO_bit at LPUART2_FIFO.B23;

sfr unsigned long   volatile LPUART2_WATER        absolute 0x400C601C;
    sbit  TXWATER0_LPUART2_WATER_bit at LPUART2_WATER.B0;
    sbit  TXWATER1_LPUART2_WATER_bit at LPUART2_WATER.B1;
    sbit  TXWATER2_LPUART2_WATER_bit at LPUART2_WATER.B2;
    sbit  TXWATER3_LPUART2_WATER_bit at LPUART2_WATER.B3;
    sbit  TXWATER4_LPUART2_WATER_bit at LPUART2_WATER.B4;
    sbit  TXWATER5_LPUART2_WATER_bit at LPUART2_WATER.B5;
    sbit  TXWATER6_LPUART2_WATER_bit at LPUART2_WATER.B6;
    sbit  TXWATER7_LPUART2_WATER_bit at LPUART2_WATER.B7;
    sbit  TXCOUNT0_LPUART2_WATER_bit at LPUART2_WATER.B8;
    sbit  TXCOUNT1_LPUART2_WATER_bit at LPUART2_WATER.B9;
    sbit  TXCOUNT2_LPUART2_WATER_bit at LPUART2_WATER.B10;
    sbit  TXCOUNT3_LPUART2_WATER_bit at LPUART2_WATER.B11;
    sbit  TXCOUNT4_LPUART2_WATER_bit at LPUART2_WATER.B12;
    sbit  TXCOUNT5_LPUART2_WATER_bit at LPUART2_WATER.B13;
    sbit  TXCOUNT6_LPUART2_WATER_bit at LPUART2_WATER.B14;
    sbit  TXCOUNT7_LPUART2_WATER_bit at LPUART2_WATER.B15;
    sbit  RXWATER0_LPUART2_WATER_bit at LPUART2_WATER.B16;
    sbit  RXWATER1_LPUART2_WATER_bit at LPUART2_WATER.B17;
    sbit  RXWATER2_LPUART2_WATER_bit at LPUART2_WATER.B18;
    sbit  RXWATER3_LPUART2_WATER_bit at LPUART2_WATER.B19;
    sbit  RXWATER4_LPUART2_WATER_bit at LPUART2_WATER.B20;
    sbit  RXWATER5_LPUART2_WATER_bit at LPUART2_WATER.B21;
    sbit  RXWATER6_LPUART2_WATER_bit at LPUART2_WATER.B22;
    sbit  RXWATER7_LPUART2_WATER_bit at LPUART2_WATER.B23;
    sbit  RXCOUNT0_LPUART2_WATER_bit at LPUART2_WATER.B24;
    sbit  RXCOUNT1_LPUART2_WATER_bit at LPUART2_WATER.B25;
    sbit  RXCOUNT2_LPUART2_WATER_bit at LPUART2_WATER.B26;
    sbit  RXCOUNT3_LPUART2_WATER_bit at LPUART2_WATER.B27;
    sbit  RXCOUNT4_LPUART2_WATER_bit at LPUART2_WATER.B28;
    sbit  RXCOUNT5_LPUART2_WATER_bit at LPUART2_WATER.B29;
    sbit  RXCOUNT6_LPUART2_WATER_bit at LPUART2_WATER.B30;
    sbit  RXCOUNT7_LPUART2_WATER_bit at LPUART2_WATER.B31;

sfr unsigned long   volatile LPUART3_BAUD         absolute 0x400C7000;
    sbit  SBR0_LPUART3_BAUD_bit at LPUART3_BAUD.B0;
    sbit  SBR1_LPUART3_BAUD_bit at LPUART3_BAUD.B1;
    sbit  SBR2_LPUART3_BAUD_bit at LPUART3_BAUD.B2;
    sbit  SBR3_LPUART3_BAUD_bit at LPUART3_BAUD.B3;
    sbit  SBR4_LPUART3_BAUD_bit at LPUART3_BAUD.B4;
    sbit  SBR5_LPUART3_BAUD_bit at LPUART3_BAUD.B5;
    sbit  SBR6_LPUART3_BAUD_bit at LPUART3_BAUD.B6;
    sbit  SBR7_LPUART3_BAUD_bit at LPUART3_BAUD.B7;
    sbit  SBR8_LPUART3_BAUD_bit at LPUART3_BAUD.B8;
    sbit  SBR9_LPUART3_BAUD_bit at LPUART3_BAUD.B9;
    sbit  SBR10_LPUART3_BAUD_bit at LPUART3_BAUD.B10;
    sbit  SBR11_LPUART3_BAUD_bit at LPUART3_BAUD.B11;
    sbit  SBR12_LPUART3_BAUD_bit at LPUART3_BAUD.B12;
    sbit  SBNS_LPUART3_BAUD_bit at LPUART3_BAUD.B13;
    sbit  RXEDGIE_LPUART3_BAUD_bit at LPUART3_BAUD.B14;
    sbit  LBKDIE_LPUART3_BAUD_bit at LPUART3_BAUD.B15;
    sbit  RESYNCDIS_LPUART3_BAUD_bit at LPUART3_BAUD.B16;
    sbit  BOTHEDGE_LPUART3_BAUD_bit at LPUART3_BAUD.B17;
    sbit  MATCFG0_LPUART3_BAUD_bit at LPUART3_BAUD.B18;
    sbit  MATCFG1_LPUART3_BAUD_bit at LPUART3_BAUD.B19;
    sbit  RDMAE_LPUART3_BAUD_bit at LPUART3_BAUD.B21;
    sbit  TDMAE_LPUART3_BAUD_bit at LPUART3_BAUD.B23;
    sbit  OSR0_LPUART3_BAUD_bit at LPUART3_BAUD.B24;
    sbit  OSR1_LPUART3_BAUD_bit at LPUART3_BAUD.B25;
    sbit  OSR2_LPUART3_BAUD_bit at LPUART3_BAUD.B26;
    sbit  OSR3_LPUART3_BAUD_bit at LPUART3_BAUD.B27;
    sbit  OSR4_LPUART3_BAUD_bit at LPUART3_BAUD.B28;
    sbit  M10_LPUART3_BAUD_bit at LPUART3_BAUD.B29;
    sbit  MAEN2_LPUART3_BAUD_bit at LPUART3_BAUD.B30;
    sbit  MAEN1_LPUART3_BAUD_bit at LPUART3_BAUD.B31;

sfr unsigned long   volatile LPUART3_STAT         absolute 0x400C7004;
    sbit  MA2F_LPUART3_STAT_bit at LPUART3_STAT.B14;
    sbit  MA1F_LPUART3_STAT_bit at LPUART3_STAT.B15;
    sbit  PF_LPUART3_STAT_bit at LPUART3_STAT.B16;
    sbit  FE_LPUART3_STAT_bit at LPUART3_STAT.B17;
    sbit  NF_LPUART3_STAT_bit at LPUART3_STAT.B18;
    sbit  OR_LPUART3_STAT_bit at LPUART3_STAT.B19;
    sbit  IDLE_LPUART3_STAT_bit at LPUART3_STAT.B20;
    sbit  RDRF_LPUART3_STAT_bit at LPUART3_STAT.B21;
    sbit  TC_LPUART3_STAT_bit at LPUART3_STAT.B22;
    sbit  TDRE_LPUART3_STAT_bit at LPUART3_STAT.B23;
    sbit  RAF_LPUART3_STAT_bit at LPUART3_STAT.B24;
    sbit  LBKDE_LPUART3_STAT_bit at LPUART3_STAT.B25;
    sbit  BRK13_LPUART3_STAT_bit at LPUART3_STAT.B26;
    sbit  RWUID_LPUART3_STAT_bit at LPUART3_STAT.B27;
    sbit  RXINV_LPUART3_STAT_bit at LPUART3_STAT.B28;
    sbit  MSBF_LPUART3_STAT_bit at LPUART3_STAT.B29;
    sbit  RXEDGIF_LPUART3_STAT_bit at LPUART3_STAT.B30;
    sbit  LBKDIF_LPUART3_STAT_bit at LPUART3_STAT.B31;

sfr unsigned long   volatile LPUART3_CTRL         absolute 0x400C7008;
    sbit  PT_LPUART3_CTRL_bit at LPUART3_CTRL.B0;
    sbit  PE_LPUART3_CTRL_bit at LPUART3_CTRL.B1;
    sbit  ILT_LPUART3_CTRL_bit at LPUART3_CTRL.B2;
    sbit  WAKE_LPUART3_CTRL_bit at LPUART3_CTRL.B3;
    sbit  M_LPUART3_CTRL_bit at LPUART3_CTRL.B4;
    sbit  RSRC_LPUART3_CTRL_bit at LPUART3_CTRL.B5;
    sbit  DOZEEN_LPUART3_CTRL_bit at LPUART3_CTRL.B6;
    sbit  LOOPS_LPUART3_CTRL_bit at LPUART3_CTRL.B7;
    sbit  IDLECFG0_LPUART3_CTRL_bit at LPUART3_CTRL.B8;
    sbit  IDLECFG1_LPUART3_CTRL_bit at LPUART3_CTRL.B9;
    sbit  IDLECFG2_LPUART3_CTRL_bit at LPUART3_CTRL.B10;
    sbit  MA2IE_LPUART3_CTRL_bit at LPUART3_CTRL.B14;
    sbit  MA1IE_LPUART3_CTRL_bit at LPUART3_CTRL.B15;
    sbit  SBK_LPUART3_CTRL_bit at LPUART3_CTRL.B16;
    sbit  RWU_LPUART3_CTRL_bit at LPUART3_CTRL.B17;
    sbit  RE_LPUART3_CTRL_bit at LPUART3_CTRL.B18;
    sbit  TE_LPUART3_CTRL_bit at LPUART3_CTRL.B19;
    sbit  ILIE_LPUART3_CTRL_bit at LPUART3_CTRL.B20;
    sbit  RIE_LPUART3_CTRL_bit at LPUART3_CTRL.B21;
    sbit  TCIE_LPUART3_CTRL_bit at LPUART3_CTRL.B22;
    sbit  TIE_LPUART3_CTRL_bit at LPUART3_CTRL.B23;
    sbit  PEIE_LPUART3_CTRL_bit at LPUART3_CTRL.B24;
    sbit  FEIE_LPUART3_CTRL_bit at LPUART3_CTRL.B25;
    sbit  NEIE_LPUART3_CTRL_bit at LPUART3_CTRL.B26;
    sbit  ORIE_LPUART3_CTRL_bit at LPUART3_CTRL.B27;
    sbit  TXINV_LPUART3_CTRL_bit at LPUART3_CTRL.B28;
    sbit  TXDIR_LPUART3_CTRL_bit at LPUART3_CTRL.B29;
    sbit  R9T8_LPUART3_CTRL_bit at LPUART3_CTRL.B30;
    sbit  R8T9_LPUART3_CTRL_bit at LPUART3_CTRL.B31;

sfr unsigned long   volatile LPUART3_DATA         absolute 0x400C700C;
    sbit  R0T0_LPUART3_DATA_bit at LPUART3_DATA.B0;
    sbit  R1T1_LPUART3_DATA_bit at LPUART3_DATA.B1;
    sbit  R2T2_LPUART3_DATA_bit at LPUART3_DATA.B2;
    sbit  R3T3_LPUART3_DATA_bit at LPUART3_DATA.B3;
    sbit  R4T4_LPUART3_DATA_bit at LPUART3_DATA.B4;
    sbit  R5T5_LPUART3_DATA_bit at LPUART3_DATA.B5;
    sbit  R6T6_LPUART3_DATA_bit at LPUART3_DATA.B6;
    sbit  R7T7_LPUART3_DATA_bit at LPUART3_DATA.B7;
    sbit  R8T8_LPUART3_DATA_bit at LPUART3_DATA.B8;
    sbit  R9T9_LPUART3_DATA_bit at LPUART3_DATA.B9;
    sbit  IDLINE_LPUART3_DATA_bit at LPUART3_DATA.B11;
    sbit  RXEMPT_LPUART3_DATA_bit at LPUART3_DATA.B12;
    sbit  FRETSC_LPUART3_DATA_bit at LPUART3_DATA.B13;
    sbit  PARITYE_LPUART3_DATA_bit at LPUART3_DATA.B14;
    sbit  NOISY_LPUART3_DATA_bit at LPUART3_DATA.B15;

sfr unsigned long   volatile LPUART3_MATCH        absolute 0x400C7010;
    sbit  MA10_LPUART3_MATCH_bit at LPUART3_MATCH.B0;
    sbit  MA11_LPUART3_MATCH_bit at LPUART3_MATCH.B1;
    sbit  MA12_LPUART3_MATCH_bit at LPUART3_MATCH.B2;
    sbit  MA13_LPUART3_MATCH_bit at LPUART3_MATCH.B3;
    sbit  MA14_LPUART3_MATCH_bit at LPUART3_MATCH.B4;
    sbit  MA15_LPUART3_MATCH_bit at LPUART3_MATCH.B5;
    sbit  MA16_LPUART3_MATCH_bit at LPUART3_MATCH.B6;
    sbit  MA17_LPUART3_MATCH_bit at LPUART3_MATCH.B7;
    sbit  MA18_LPUART3_MATCH_bit at LPUART3_MATCH.B8;
    sbit  MA19_LPUART3_MATCH_bit at LPUART3_MATCH.B9;
    sbit  MA20_LPUART3_MATCH_bit at LPUART3_MATCH.B16;
    sbit  MA21_LPUART3_MATCH_bit at LPUART3_MATCH.B17;
    sbit  MA22_LPUART3_MATCH_bit at LPUART3_MATCH.B18;
    sbit  MA23_LPUART3_MATCH_bit at LPUART3_MATCH.B19;
    sbit  MA24_LPUART3_MATCH_bit at LPUART3_MATCH.B20;
    sbit  MA25_LPUART3_MATCH_bit at LPUART3_MATCH.B21;
    sbit  MA26_LPUART3_MATCH_bit at LPUART3_MATCH.B22;
    sbit  MA27_LPUART3_MATCH_bit at LPUART3_MATCH.B23;
    sbit  MA28_LPUART3_MATCH_bit at LPUART3_MATCH.B24;
    sbit  MA29_LPUART3_MATCH_bit at LPUART3_MATCH.B25;

sfr unsigned long   volatile LPUART3_MODIR        absolute 0x400C7014;
    sbit  TXCTSE_LPUART3_MODIR_bit at LPUART3_MODIR.B0;
    sbit  TXRTSE_LPUART3_MODIR_bit at LPUART3_MODIR.B1;
    sbit  TXRTSPOL_LPUART3_MODIR_bit at LPUART3_MODIR.B2;
    sbit  RXRTSE_LPUART3_MODIR_bit at LPUART3_MODIR.B3;
    sbit  TXCTSC_LPUART3_MODIR_bit at LPUART3_MODIR.B4;
    sbit  TXCTSSRC_LPUART3_MODIR_bit at LPUART3_MODIR.B5;
    sbit  RTSWATER0_LPUART3_MODIR_bit at LPUART3_MODIR.B8;
    sbit  RTSWATER1_LPUART3_MODIR_bit at LPUART3_MODIR.B9;
    sbit  RTSWATER2_LPUART3_MODIR_bit at LPUART3_MODIR.B10;
    sbit  RTSWATER3_LPUART3_MODIR_bit at LPUART3_MODIR.B11;
    sbit  RTSWATER4_LPUART3_MODIR_bit at LPUART3_MODIR.B12;
    sbit  RTSWATER5_LPUART3_MODIR_bit at LPUART3_MODIR.B13;
    sbit  RTSWATER6_LPUART3_MODIR_bit at LPUART3_MODIR.B14;
    sbit  RTSWATER7_LPUART3_MODIR_bit at LPUART3_MODIR.B15;
    sbit  TNP0_LPUART3_MODIR_bit at LPUART3_MODIR.B16;
    sbit  TNP1_LPUART3_MODIR_bit at LPUART3_MODIR.B17;
    sbit  IREN_LPUART3_MODIR_bit at LPUART3_MODIR.B18;

sfr unsigned long   volatile LPUART3_FIFO         absolute 0x400C7018;
    sbit  RXFIFOSIZE0_LPUART3_FIFO_bit at LPUART3_FIFO.B0;
    sbit  RXFIFOSIZE1_LPUART3_FIFO_bit at LPUART3_FIFO.B1;
    sbit  RXFIFOSIZE2_LPUART3_FIFO_bit at LPUART3_FIFO.B2;
    sbit  RXFE_LPUART3_FIFO_bit at LPUART3_FIFO.B3;
    sbit  TXFIFOSIZE0_LPUART3_FIFO_bit at LPUART3_FIFO.B4;
    sbit  TXFIFOSIZE1_LPUART3_FIFO_bit at LPUART3_FIFO.B5;
    sbit  TXFIFOSIZE2_LPUART3_FIFO_bit at LPUART3_FIFO.B6;
    sbit  TXFE_LPUART3_FIFO_bit at LPUART3_FIFO.B7;
    sbit  RXUFE_LPUART3_FIFO_bit at LPUART3_FIFO.B8;
    sbit  TXOFE_LPUART3_FIFO_bit at LPUART3_FIFO.B9;
    sbit  RXIDEN0_LPUART3_FIFO_bit at LPUART3_FIFO.B10;
    sbit  RXIDEN1_LPUART3_FIFO_bit at LPUART3_FIFO.B11;
    sbit  RXIDEN2_LPUART3_FIFO_bit at LPUART3_FIFO.B12;
    sbit  RXFLUSH_LPUART3_FIFO_bit at LPUART3_FIFO.B14;
    sbit  TXFLUSH_LPUART3_FIFO_bit at LPUART3_FIFO.B15;
    sbit  RXUF_LPUART3_FIFO_bit at LPUART3_FIFO.B16;
    sbit  TXOF_LPUART3_FIFO_bit at LPUART3_FIFO.B17;
    sbit  RXEMPT_LPUART3_FIFO_bit at LPUART3_FIFO.B22;
    sbit  TXEMPT_LPUART3_FIFO_bit at LPUART3_FIFO.B23;

sfr unsigned long   volatile LPUART3_WATER        absolute 0x400C701C;
    sbit  TXWATER0_LPUART3_WATER_bit at LPUART3_WATER.B0;
    sbit  TXWATER1_LPUART3_WATER_bit at LPUART3_WATER.B1;
    sbit  TXWATER2_LPUART3_WATER_bit at LPUART3_WATER.B2;
    sbit  TXWATER3_LPUART3_WATER_bit at LPUART3_WATER.B3;
    sbit  TXWATER4_LPUART3_WATER_bit at LPUART3_WATER.B4;
    sbit  TXWATER5_LPUART3_WATER_bit at LPUART3_WATER.B5;
    sbit  TXWATER6_LPUART3_WATER_bit at LPUART3_WATER.B6;
    sbit  TXWATER7_LPUART3_WATER_bit at LPUART3_WATER.B7;
    sbit  TXCOUNT0_LPUART3_WATER_bit at LPUART3_WATER.B8;
    sbit  TXCOUNT1_LPUART3_WATER_bit at LPUART3_WATER.B9;
    sbit  TXCOUNT2_LPUART3_WATER_bit at LPUART3_WATER.B10;
    sbit  TXCOUNT3_LPUART3_WATER_bit at LPUART3_WATER.B11;
    sbit  TXCOUNT4_LPUART3_WATER_bit at LPUART3_WATER.B12;
    sbit  TXCOUNT5_LPUART3_WATER_bit at LPUART3_WATER.B13;
    sbit  TXCOUNT6_LPUART3_WATER_bit at LPUART3_WATER.B14;
    sbit  TXCOUNT7_LPUART3_WATER_bit at LPUART3_WATER.B15;
    sbit  RXWATER0_LPUART3_WATER_bit at LPUART3_WATER.B16;
    sbit  RXWATER1_LPUART3_WATER_bit at LPUART3_WATER.B17;
    sbit  RXWATER2_LPUART3_WATER_bit at LPUART3_WATER.B18;
    sbit  RXWATER3_LPUART3_WATER_bit at LPUART3_WATER.B19;
    sbit  RXWATER4_LPUART3_WATER_bit at LPUART3_WATER.B20;
    sbit  RXWATER5_LPUART3_WATER_bit at LPUART3_WATER.B21;
    sbit  RXWATER6_LPUART3_WATER_bit at LPUART3_WATER.B22;
    sbit  RXWATER7_LPUART3_WATER_bit at LPUART3_WATER.B23;
    sbit  RXCOUNT0_LPUART3_WATER_bit at LPUART3_WATER.B24;
    sbit  RXCOUNT1_LPUART3_WATER_bit at LPUART3_WATER.B25;
    sbit  RXCOUNT2_LPUART3_WATER_bit at LPUART3_WATER.B26;
    sbit  RXCOUNT3_LPUART3_WATER_bit at LPUART3_WATER.B27;
    sbit  RXCOUNT4_LPUART3_WATER_bit at LPUART3_WATER.B28;
    sbit  RXCOUNT5_LPUART3_WATER_bit at LPUART3_WATER.B29;
    sbit  RXCOUNT6_LPUART3_WATER_bit at LPUART3_WATER.B30;
    sbit  RXCOUNT7_LPUART3_WATER_bit at LPUART3_WATER.B31;

sfr unsigned long   volatile LPUART4_BAUD         absolute 0x400D6000;
    sbit  SBR0_LPUART4_BAUD_bit at LPUART4_BAUD.B0;
    sbit  SBR1_LPUART4_BAUD_bit at LPUART4_BAUD.B1;
    sbit  SBR2_LPUART4_BAUD_bit at LPUART4_BAUD.B2;
    sbit  SBR3_LPUART4_BAUD_bit at LPUART4_BAUD.B3;
    sbit  SBR4_LPUART4_BAUD_bit at LPUART4_BAUD.B4;
    sbit  SBR5_LPUART4_BAUD_bit at LPUART4_BAUD.B5;
    sbit  SBR6_LPUART4_BAUD_bit at LPUART4_BAUD.B6;
    sbit  SBR7_LPUART4_BAUD_bit at LPUART4_BAUD.B7;
    sbit  SBR8_LPUART4_BAUD_bit at LPUART4_BAUD.B8;
    sbit  SBR9_LPUART4_BAUD_bit at LPUART4_BAUD.B9;
    sbit  SBR10_LPUART4_BAUD_bit at LPUART4_BAUD.B10;
    sbit  SBR11_LPUART4_BAUD_bit at LPUART4_BAUD.B11;
    sbit  SBR12_LPUART4_BAUD_bit at LPUART4_BAUD.B12;
    sbit  SBNS_LPUART4_BAUD_bit at LPUART4_BAUD.B13;
    sbit  RXEDGIE_LPUART4_BAUD_bit at LPUART4_BAUD.B14;
    sbit  LBKDIE_LPUART4_BAUD_bit at LPUART4_BAUD.B15;
    sbit  RESYNCDIS_LPUART4_BAUD_bit at LPUART4_BAUD.B16;
    sbit  BOTHEDGE_LPUART4_BAUD_bit at LPUART4_BAUD.B17;
    sbit  MATCFG0_LPUART4_BAUD_bit at LPUART4_BAUD.B18;
    sbit  MATCFG1_LPUART4_BAUD_bit at LPUART4_BAUD.B19;
    sbit  RDMAE_LPUART4_BAUD_bit at LPUART4_BAUD.B21;
    sbit  TDMAE_LPUART4_BAUD_bit at LPUART4_BAUD.B23;
    sbit  OSR0_LPUART4_BAUD_bit at LPUART4_BAUD.B24;
    sbit  OSR1_LPUART4_BAUD_bit at LPUART4_BAUD.B25;
    sbit  OSR2_LPUART4_BAUD_bit at LPUART4_BAUD.B26;
    sbit  OSR3_LPUART4_BAUD_bit at LPUART4_BAUD.B27;
    sbit  OSR4_LPUART4_BAUD_bit at LPUART4_BAUD.B28;
    sbit  M10_LPUART4_BAUD_bit at LPUART4_BAUD.B29;
    sbit  MAEN2_LPUART4_BAUD_bit at LPUART4_BAUD.B30;
    sbit  MAEN1_LPUART4_BAUD_bit at LPUART4_BAUD.B31;

sfr unsigned long   volatile LPUART4_STAT         absolute 0x400D6004;
    sbit  MA2F_LPUART4_STAT_bit at LPUART4_STAT.B14;
    sbit  MA1F_LPUART4_STAT_bit at LPUART4_STAT.B15;
    sbit  PF_LPUART4_STAT_bit at LPUART4_STAT.B16;
    sbit  FE_LPUART4_STAT_bit at LPUART4_STAT.B17;
    sbit  NF_LPUART4_STAT_bit at LPUART4_STAT.B18;
    sbit  OR_LPUART4_STAT_bit at LPUART4_STAT.B19;
    sbit  IDLE_LPUART4_STAT_bit at LPUART4_STAT.B20;
    sbit  RDRF_LPUART4_STAT_bit at LPUART4_STAT.B21;
    sbit  TC_LPUART4_STAT_bit at LPUART4_STAT.B22;
    sbit  TDRE_LPUART4_STAT_bit at LPUART4_STAT.B23;
    sbit  RAF_LPUART4_STAT_bit at LPUART4_STAT.B24;
    sbit  LBKDE_LPUART4_STAT_bit at LPUART4_STAT.B25;
    sbit  BRK13_LPUART4_STAT_bit at LPUART4_STAT.B26;
    sbit  RWUID_LPUART4_STAT_bit at LPUART4_STAT.B27;
    sbit  RXINV_LPUART4_STAT_bit at LPUART4_STAT.B28;
    sbit  MSBF_LPUART4_STAT_bit at LPUART4_STAT.B29;
    sbit  RXEDGIF_LPUART4_STAT_bit at LPUART4_STAT.B30;
    sbit  LBKDIF_LPUART4_STAT_bit at LPUART4_STAT.B31;

sfr unsigned long   volatile LPUART4_CTRL         absolute 0x400D6008;
    sbit  PT_LPUART4_CTRL_bit at LPUART4_CTRL.B0;
    sbit  PE_LPUART4_CTRL_bit at LPUART4_CTRL.B1;
    sbit  ILT_LPUART4_CTRL_bit at LPUART4_CTRL.B2;
    sbit  WAKE_LPUART4_CTRL_bit at LPUART4_CTRL.B3;
    sbit  M_LPUART4_CTRL_bit at LPUART4_CTRL.B4;
    sbit  RSRC_LPUART4_CTRL_bit at LPUART4_CTRL.B5;
    sbit  DOZEEN_LPUART4_CTRL_bit at LPUART4_CTRL.B6;
    sbit  LOOPS_LPUART4_CTRL_bit at LPUART4_CTRL.B7;
    sbit  IDLECFG0_LPUART4_CTRL_bit at LPUART4_CTRL.B8;
    sbit  IDLECFG1_LPUART4_CTRL_bit at LPUART4_CTRL.B9;
    sbit  IDLECFG2_LPUART4_CTRL_bit at LPUART4_CTRL.B10;
    sbit  MA2IE_LPUART4_CTRL_bit at LPUART4_CTRL.B14;
    sbit  MA1IE_LPUART4_CTRL_bit at LPUART4_CTRL.B15;
    sbit  SBK_LPUART4_CTRL_bit at LPUART4_CTRL.B16;
    sbit  RWU_LPUART4_CTRL_bit at LPUART4_CTRL.B17;
    sbit  RE_LPUART4_CTRL_bit at LPUART4_CTRL.B18;
    sbit  TE_LPUART4_CTRL_bit at LPUART4_CTRL.B19;
    sbit  ILIE_LPUART4_CTRL_bit at LPUART4_CTRL.B20;
    sbit  RIE_LPUART4_CTRL_bit at LPUART4_CTRL.B21;
    sbit  TCIE_LPUART4_CTRL_bit at LPUART4_CTRL.B22;
    sbit  TIE_LPUART4_CTRL_bit at LPUART4_CTRL.B23;
    sbit  PEIE_LPUART4_CTRL_bit at LPUART4_CTRL.B24;
    sbit  FEIE_LPUART4_CTRL_bit at LPUART4_CTRL.B25;
    sbit  NEIE_LPUART4_CTRL_bit at LPUART4_CTRL.B26;
    sbit  ORIE_LPUART4_CTRL_bit at LPUART4_CTRL.B27;
    sbit  TXINV_LPUART4_CTRL_bit at LPUART4_CTRL.B28;
    sbit  TXDIR_LPUART4_CTRL_bit at LPUART4_CTRL.B29;
    sbit  R9T8_LPUART4_CTRL_bit at LPUART4_CTRL.B30;
    sbit  R8T9_LPUART4_CTRL_bit at LPUART4_CTRL.B31;

sfr unsigned long   volatile LPUART4_DATA         absolute 0x400D600C;
    sbit  R0T0_LPUART4_DATA_bit at LPUART4_DATA.B0;
    sbit  R1T1_LPUART4_DATA_bit at LPUART4_DATA.B1;
    sbit  R2T2_LPUART4_DATA_bit at LPUART4_DATA.B2;
    sbit  R3T3_LPUART4_DATA_bit at LPUART4_DATA.B3;
    sbit  R4T4_LPUART4_DATA_bit at LPUART4_DATA.B4;
    sbit  R5T5_LPUART4_DATA_bit at LPUART4_DATA.B5;
    sbit  R6T6_LPUART4_DATA_bit at LPUART4_DATA.B6;
    sbit  R7T7_LPUART4_DATA_bit at LPUART4_DATA.B7;
    sbit  R8T8_LPUART4_DATA_bit at LPUART4_DATA.B8;
    sbit  R9T9_LPUART4_DATA_bit at LPUART4_DATA.B9;
    sbit  IDLINE_LPUART4_DATA_bit at LPUART4_DATA.B11;
    sbit  RXEMPT_LPUART4_DATA_bit at LPUART4_DATA.B12;
    sbit  FRETSC_LPUART4_DATA_bit at LPUART4_DATA.B13;
    sbit  PARITYE_LPUART4_DATA_bit at LPUART4_DATA.B14;
    sbit  NOISY_LPUART4_DATA_bit at LPUART4_DATA.B15;

sfr unsigned long   volatile LPUART4_MATCH        absolute 0x400D6010;
    sbit  MA10_LPUART4_MATCH_bit at LPUART4_MATCH.B0;
    sbit  MA11_LPUART4_MATCH_bit at LPUART4_MATCH.B1;
    sbit  MA12_LPUART4_MATCH_bit at LPUART4_MATCH.B2;
    sbit  MA13_LPUART4_MATCH_bit at LPUART4_MATCH.B3;
    sbit  MA14_LPUART4_MATCH_bit at LPUART4_MATCH.B4;
    sbit  MA15_LPUART4_MATCH_bit at LPUART4_MATCH.B5;
    sbit  MA16_LPUART4_MATCH_bit at LPUART4_MATCH.B6;
    sbit  MA17_LPUART4_MATCH_bit at LPUART4_MATCH.B7;
    sbit  MA18_LPUART4_MATCH_bit at LPUART4_MATCH.B8;
    sbit  MA19_LPUART4_MATCH_bit at LPUART4_MATCH.B9;
    sbit  MA20_LPUART4_MATCH_bit at LPUART4_MATCH.B16;
    sbit  MA21_LPUART4_MATCH_bit at LPUART4_MATCH.B17;
    sbit  MA22_LPUART4_MATCH_bit at LPUART4_MATCH.B18;
    sbit  MA23_LPUART4_MATCH_bit at LPUART4_MATCH.B19;
    sbit  MA24_LPUART4_MATCH_bit at LPUART4_MATCH.B20;
    sbit  MA25_LPUART4_MATCH_bit at LPUART4_MATCH.B21;
    sbit  MA26_LPUART4_MATCH_bit at LPUART4_MATCH.B22;
    sbit  MA27_LPUART4_MATCH_bit at LPUART4_MATCH.B23;
    sbit  MA28_LPUART4_MATCH_bit at LPUART4_MATCH.B24;
    sbit  MA29_LPUART4_MATCH_bit at LPUART4_MATCH.B25;

sfr unsigned long   volatile LPUART4_MODIR        absolute 0x400D6014;
    sbit  TXCTSE_LPUART4_MODIR_bit at LPUART4_MODIR.B0;
    sbit  TXRTSE_LPUART4_MODIR_bit at LPUART4_MODIR.B1;
    sbit  TXRTSPOL_LPUART4_MODIR_bit at LPUART4_MODIR.B2;
    sbit  RXRTSE_LPUART4_MODIR_bit at LPUART4_MODIR.B3;
    sbit  TXCTSC_LPUART4_MODIR_bit at LPUART4_MODIR.B4;
    sbit  TXCTSSRC_LPUART4_MODIR_bit at LPUART4_MODIR.B5;
    sbit  RTSWATER0_LPUART4_MODIR_bit at LPUART4_MODIR.B8;
    sbit  RTSWATER1_LPUART4_MODIR_bit at LPUART4_MODIR.B9;
    sbit  RTSWATER2_LPUART4_MODIR_bit at LPUART4_MODIR.B10;
    sbit  RTSWATER3_LPUART4_MODIR_bit at LPUART4_MODIR.B11;
    sbit  RTSWATER4_LPUART4_MODIR_bit at LPUART4_MODIR.B12;
    sbit  RTSWATER5_LPUART4_MODIR_bit at LPUART4_MODIR.B13;
    sbit  RTSWATER6_LPUART4_MODIR_bit at LPUART4_MODIR.B14;
    sbit  RTSWATER7_LPUART4_MODIR_bit at LPUART4_MODIR.B15;
    sbit  TNP0_LPUART4_MODIR_bit at LPUART4_MODIR.B16;
    sbit  TNP1_LPUART4_MODIR_bit at LPUART4_MODIR.B17;
    sbit  IREN_LPUART4_MODIR_bit at LPUART4_MODIR.B18;

sfr unsigned long   volatile LPUART4_FIFO         absolute 0x400D6018;
    sbit  RXFIFOSIZE0_LPUART4_FIFO_bit at LPUART4_FIFO.B0;
    sbit  RXFIFOSIZE1_LPUART4_FIFO_bit at LPUART4_FIFO.B1;
    sbit  RXFIFOSIZE2_LPUART4_FIFO_bit at LPUART4_FIFO.B2;
    sbit  RXFE_LPUART4_FIFO_bit at LPUART4_FIFO.B3;
    sbit  TXFIFOSIZE0_LPUART4_FIFO_bit at LPUART4_FIFO.B4;
    sbit  TXFIFOSIZE1_LPUART4_FIFO_bit at LPUART4_FIFO.B5;
    sbit  TXFIFOSIZE2_LPUART4_FIFO_bit at LPUART4_FIFO.B6;
    sbit  TXFE_LPUART4_FIFO_bit at LPUART4_FIFO.B7;
    sbit  RXUFE_LPUART4_FIFO_bit at LPUART4_FIFO.B8;
    sbit  TXOFE_LPUART4_FIFO_bit at LPUART4_FIFO.B9;
    sbit  RXIDEN0_LPUART4_FIFO_bit at LPUART4_FIFO.B10;
    sbit  RXIDEN1_LPUART4_FIFO_bit at LPUART4_FIFO.B11;
    sbit  RXIDEN2_LPUART4_FIFO_bit at LPUART4_FIFO.B12;
    sbit  RXFLUSH_LPUART4_FIFO_bit at LPUART4_FIFO.B14;
    sbit  TXFLUSH_LPUART4_FIFO_bit at LPUART4_FIFO.B15;
    sbit  RXUF_LPUART4_FIFO_bit at LPUART4_FIFO.B16;
    sbit  TXOF_LPUART4_FIFO_bit at LPUART4_FIFO.B17;
    sbit  RXEMPT_LPUART4_FIFO_bit at LPUART4_FIFO.B22;
    sbit  TXEMPT_LPUART4_FIFO_bit at LPUART4_FIFO.B23;

sfr unsigned long   volatile LPUART4_WATER        absolute 0x400D601C;
    sbit  TXWATER0_LPUART4_WATER_bit at LPUART4_WATER.B0;
    sbit  TXWATER1_LPUART4_WATER_bit at LPUART4_WATER.B1;
    sbit  TXWATER2_LPUART4_WATER_bit at LPUART4_WATER.B2;
    sbit  TXWATER3_LPUART4_WATER_bit at LPUART4_WATER.B3;
    sbit  TXWATER4_LPUART4_WATER_bit at LPUART4_WATER.B4;
    sbit  TXWATER5_LPUART4_WATER_bit at LPUART4_WATER.B5;
    sbit  TXWATER6_LPUART4_WATER_bit at LPUART4_WATER.B6;
    sbit  TXWATER7_LPUART4_WATER_bit at LPUART4_WATER.B7;
    sbit  TXCOUNT0_LPUART4_WATER_bit at LPUART4_WATER.B8;
    sbit  TXCOUNT1_LPUART4_WATER_bit at LPUART4_WATER.B9;
    sbit  TXCOUNT2_LPUART4_WATER_bit at LPUART4_WATER.B10;
    sbit  TXCOUNT3_LPUART4_WATER_bit at LPUART4_WATER.B11;
    sbit  TXCOUNT4_LPUART4_WATER_bit at LPUART4_WATER.B12;
    sbit  TXCOUNT5_LPUART4_WATER_bit at LPUART4_WATER.B13;
    sbit  TXCOUNT6_LPUART4_WATER_bit at LPUART4_WATER.B14;
    sbit  TXCOUNT7_LPUART4_WATER_bit at LPUART4_WATER.B15;
    sbit  RXWATER0_LPUART4_WATER_bit at LPUART4_WATER.B16;
    sbit  RXWATER1_LPUART4_WATER_bit at LPUART4_WATER.B17;
    sbit  RXWATER2_LPUART4_WATER_bit at LPUART4_WATER.B18;
    sbit  RXWATER3_LPUART4_WATER_bit at LPUART4_WATER.B19;
    sbit  RXWATER4_LPUART4_WATER_bit at LPUART4_WATER.B20;
    sbit  RXWATER5_LPUART4_WATER_bit at LPUART4_WATER.B21;
    sbit  RXWATER6_LPUART4_WATER_bit at LPUART4_WATER.B22;
    sbit  RXWATER7_LPUART4_WATER_bit at LPUART4_WATER.B23;
    sbit  RXCOUNT0_LPUART4_WATER_bit at LPUART4_WATER.B24;
    sbit  RXCOUNT1_LPUART4_WATER_bit at LPUART4_WATER.B25;
    sbit  RXCOUNT2_LPUART4_WATER_bit at LPUART4_WATER.B26;
    sbit  RXCOUNT3_LPUART4_WATER_bit at LPUART4_WATER.B27;
    sbit  RXCOUNT4_LPUART4_WATER_bit at LPUART4_WATER.B28;
    sbit  RXCOUNT5_LPUART4_WATER_bit at LPUART4_WATER.B29;
    sbit  RXCOUNT6_LPUART4_WATER_bit at LPUART4_WATER.B30;
    sbit  RXCOUNT7_LPUART4_WATER_bit at LPUART4_WATER.B31;

sfr unsigned long   volatile TPM1_SC              absolute 0x400C9000;
    sbit  PS0_TPM1_SC_bit at TPM1_SC.B0;
    sbit  PS1_TPM1_SC_bit at TPM1_SC.B1;
    sbit  PS2_TPM1_SC_bit at TPM1_SC.B2;
    const register unsigned short int CMOD0 = 3;
    sbit  CMOD0_bit at TPM1_SC.B3;
    const register unsigned short int CMOD1 = 4;
    sbit  CMOD1_bit at TPM1_SC.B4;
    sbit  CPWMS_TPM1_SC_bit at TPM1_SC.B5;
    sbit  TOIE_TPM1_SC_bit at TPM1_SC.B6;
    sbit  TOF_TPM1_SC_bit at TPM1_SC.B7;
    sbit  DMA_TPM1_SC_bit at TPM1_SC.B8;

sfr unsigned long   volatile TPM1_CNT             absolute 0x400C9004;
    sbit  COUNT0_TPM1_CNT_bit at TPM1_CNT.B0;
    sbit  COUNT1_TPM1_CNT_bit at TPM1_CNT.B1;
    sbit  COUNT2_TPM1_CNT_bit at TPM1_CNT.B2;
    sbit  COUNT3_TPM1_CNT_bit at TPM1_CNT.B3;
    sbit  COUNT4_TPM1_CNT_bit at TPM1_CNT.B4;
    sbit  COUNT5_TPM1_CNT_bit at TPM1_CNT.B5;
    sbit  COUNT6_TPM1_CNT_bit at TPM1_CNT.B6;
    sbit  COUNT7_TPM1_CNT_bit at TPM1_CNT.B7;
    sbit  COUNT8_TPM1_CNT_bit at TPM1_CNT.B8;
    sbit  COUNT9_TPM1_CNT_bit at TPM1_CNT.B9;
    sbit  COUNT10_TPM1_CNT_bit at TPM1_CNT.B10;
    sbit  COUNT11_TPM1_CNT_bit at TPM1_CNT.B11;
    sbit  COUNT12_TPM1_CNT_bit at TPM1_CNT.B12;
    sbit  COUNT13_TPM1_CNT_bit at TPM1_CNT.B13;
    sbit  COUNT14_TPM1_CNT_bit at TPM1_CNT.B14;
    sbit  COUNT15_TPM1_CNT_bit at TPM1_CNT.B15;

sfr unsigned long   volatile TPM1_MOD             absolute 0x400C9008;
    sbit  MOD0_TPM1_MOD_bit at TPM1_MOD.B0;
    sbit  MOD1_TPM1_MOD_bit at TPM1_MOD.B1;
    sbit  MOD2_TPM1_MOD_bit at TPM1_MOD.B2;
    sbit  MOD3_TPM1_MOD_bit at TPM1_MOD.B3;
    sbit  MOD4_TPM1_MOD_bit at TPM1_MOD.B4;
    sbit  MOD5_TPM1_MOD_bit at TPM1_MOD.B5;
    sbit  MOD6_TPM1_MOD_bit at TPM1_MOD.B6;
    sbit  MOD7_TPM1_MOD_bit at TPM1_MOD.B7;
    sbit  MOD8_TPM1_MOD_bit at TPM1_MOD.B8;
    sbit  MOD9_TPM1_MOD_bit at TPM1_MOD.B9;
    sbit  MOD10_TPM1_MOD_bit at TPM1_MOD.B10;
    sbit  MOD11_TPM1_MOD_bit at TPM1_MOD.B11;
    sbit  MOD12_TPM1_MOD_bit at TPM1_MOD.B12;
    sbit  MOD13_TPM1_MOD_bit at TPM1_MOD.B13;
    sbit  MOD14_TPM1_MOD_bit at TPM1_MOD.B14;
    sbit  MOD15_TPM1_MOD_bit at TPM1_MOD.B15;

sfr unsigned long   volatile TPM1_C0SC            absolute 0x400C900C;
    sbit  DMA_TPM1_C0SC_bit at TPM1_C0SC.B0;
    sbit  ELSA_TPM1_C0SC_bit at TPM1_C0SC.B2;
    sbit  ELSB_TPM1_C0SC_bit at TPM1_C0SC.B3;
    sbit  MSA_TPM1_C0SC_bit at TPM1_C0SC.B4;
    sbit  MSB_TPM1_C0SC_bit at TPM1_C0SC.B5;
    sbit  CHIE_TPM1_C0SC_bit at TPM1_C0SC.B6;
    sbit  CHF_TPM1_C0SC_bit at TPM1_C0SC.B7;

sfr unsigned long   volatile TPM1_C1SC            absolute 0x400C9014;
    sbit  DMA_TPM1_C1SC_bit at TPM1_C1SC.B0;
    sbit  ELSA_TPM1_C1SC_bit at TPM1_C1SC.B2;
    sbit  ELSB_TPM1_C1SC_bit at TPM1_C1SC.B3;
    sbit  MSA_TPM1_C1SC_bit at TPM1_C1SC.B4;
    sbit  MSB_TPM1_C1SC_bit at TPM1_C1SC.B5;
    sbit  CHIE_TPM1_C1SC_bit at TPM1_C1SC.B6;
    sbit  CHF_TPM1_C1SC_bit at TPM1_C1SC.B7;

sfr unsigned long   volatile TPM1_C0V             absolute 0x400C9010;
    sbit  VAL0_TPM1_C0V_bit at TPM1_C0V.B0;
    sbit  VAL1_TPM1_C0V_bit at TPM1_C0V.B1;
    sbit  VAL2_TPM1_C0V_bit at TPM1_C0V.B2;
    sbit  VAL3_TPM1_C0V_bit at TPM1_C0V.B3;
    sbit  VAL4_TPM1_C0V_bit at TPM1_C0V.B4;
    sbit  VAL5_TPM1_C0V_bit at TPM1_C0V.B5;
    sbit  VAL6_TPM1_C0V_bit at TPM1_C0V.B6;
    sbit  VAL7_TPM1_C0V_bit at TPM1_C0V.B7;
    sbit  VAL8_TPM1_C0V_bit at TPM1_C0V.B8;
    sbit  VAL9_TPM1_C0V_bit at TPM1_C0V.B9;
    sbit  VAL10_TPM1_C0V_bit at TPM1_C0V.B10;
    sbit  VAL11_TPM1_C0V_bit at TPM1_C0V.B11;
    sbit  VAL12_TPM1_C0V_bit at TPM1_C0V.B12;
    sbit  VAL13_TPM1_C0V_bit at TPM1_C0V.B13;
    sbit  VAL14_TPM1_C0V_bit at TPM1_C0V.B14;
    sbit  VAL15_TPM1_C0V_bit at TPM1_C0V.B15;

sfr unsigned long   volatile TPM1_C1V             absolute 0x400C9018;
    sbit  VAL0_TPM1_C1V_bit at TPM1_C1V.B0;
    sbit  VAL1_TPM1_C1V_bit at TPM1_C1V.B1;
    sbit  VAL2_TPM1_C1V_bit at TPM1_C1V.B2;
    sbit  VAL3_TPM1_C1V_bit at TPM1_C1V.B3;
    sbit  VAL4_TPM1_C1V_bit at TPM1_C1V.B4;
    sbit  VAL5_TPM1_C1V_bit at TPM1_C1V.B5;
    sbit  VAL6_TPM1_C1V_bit at TPM1_C1V.B6;
    sbit  VAL7_TPM1_C1V_bit at TPM1_C1V.B7;
    sbit  VAL8_TPM1_C1V_bit at TPM1_C1V.B8;
    sbit  VAL9_TPM1_C1V_bit at TPM1_C1V.B9;
    sbit  VAL10_TPM1_C1V_bit at TPM1_C1V.B10;
    sbit  VAL11_TPM1_C1V_bit at TPM1_C1V.B11;
    sbit  VAL12_TPM1_C1V_bit at TPM1_C1V.B12;
    sbit  VAL13_TPM1_C1V_bit at TPM1_C1V.B13;
    sbit  VAL14_TPM1_C1V_bit at TPM1_C1V.B14;
    sbit  VAL15_TPM1_C1V_bit at TPM1_C1V.B15;

sfr unsigned long   volatile TPM1_STATUS          absolute 0x400C9050;
    sbit  CH0F_TPM1_STATUS_bit at TPM1_STATUS.B0;
    sbit  CH1F_TPM1_STATUS_bit at TPM1_STATUS.B1;
    sbit  TOF_TPM1_STATUS_bit at TPM1_STATUS.B8;

sfr unsigned long   volatile TPM1_COMBINE         absolute 0x400C9064;
    sbit  COMBINE0_TPM1_COMBINE_bit at TPM1_COMBINE.B0;
    const register unsigned short int COMSWAP0 = 1;
    sbit  COMSWAP0_bit at TPM1_COMBINE.B1;

sfr unsigned long   volatile TPM1_POL             absolute 0x400C9070;
    sbit  POL0_TPM1_POL_bit at TPM1_POL.B0;
    sbit  POL1_TPM1_POL_bit at TPM1_POL.B1;

sfr unsigned long   volatile TPM1_FILTER          absolute 0x400C9078;
    sbit  CH0FVAL0_TPM1_FILTER_bit at TPM1_FILTER.B0;
    sbit  CH0FVAL1_TPM1_FILTER_bit at TPM1_FILTER.B1;
    sbit  CH0FVAL2_TPM1_FILTER_bit at TPM1_FILTER.B2;
    sbit  CH0FVAL3_TPM1_FILTER_bit at TPM1_FILTER.B3;
    sbit  CH1FVAL0_TPM1_FILTER_bit at TPM1_FILTER.B4;
    sbit  CH1FVAL1_TPM1_FILTER_bit at TPM1_FILTER.B5;
    sbit  CH1FVAL2_TPM1_FILTER_bit at TPM1_FILTER.B6;
    sbit  CH1FVAL3_TPM1_FILTER_bit at TPM1_FILTER.B7;

sfr unsigned long   volatile TPM1_QDCTRL          absolute 0x400C9080;
    sbit  QUADEN_TPM1_QDCTRL_bit at TPM1_QDCTRL.B0;
    sbit  TOFDIR_TPM1_QDCTRL_bit at TPM1_QDCTRL.B1;
    sbit  QUADIR_TPM1_QDCTRL_bit at TPM1_QDCTRL.B2;
    sbit  QUADMODE_TPM1_QDCTRL_bit at TPM1_QDCTRL.B3;

sfr unsigned long   volatile TPM1_CONF            absolute 0x400C9084;
    sbit  DOZEEN_TPM1_CONF_bit at TPM1_CONF.B5;
    const register unsigned short int DBGMODE0 = 6;
    sbit  DBGMODE0_bit at TPM1_CONF.B6;
    const register unsigned short int DBGMODE1 = 7;
    sbit  DBGMODE1_bit at TPM1_CONF.B7;
    const register unsigned short int GTBSYNC = 8;
    sbit  GTBSYNC_bit at TPM1_CONF.B8;
    sbit  GTBEEN_TPM1_CONF_bit at TPM1_CONF.B9;
    const register unsigned short int CSOT = 16;
    sbit  CSOT_bit at TPM1_CONF.B16;
    const register unsigned short int CSOO = 17;
    sbit  CSOO_bit at TPM1_CONF.B17;
    const register unsigned short int CROT = 18;
    sbit  CROT_bit at TPM1_CONF.B18;
    const register unsigned short int CPOT = 19;
    sbit  CPOT_bit at TPM1_CONF.B19;
    const register unsigned short int TRGPOL = 22;
    sbit  TRGPOL_bit at TPM1_CONF.B22;
    const register unsigned short int TRGSRC = 23;
    sbit  TRGSRC_bit at TPM1_CONF.B23;
    sbit  TRGSEL0_TPM1_CONF_bit at TPM1_CONF.B24;
    sbit  TRGSEL1_TPM1_CONF_bit at TPM1_CONF.B25;
    sbit  TRGSEL2_TPM1_CONF_bit at TPM1_CONF.B26;
    sbit  TRGSEL3_TPM1_CONF_bit at TPM1_CONF.B27;

sfr unsigned long   volatile TPM2_SC              absolute 0x400CA000;
    sbit  PS0_TPM2_SC_bit at TPM2_SC.B0;
    sbit  PS1_TPM2_SC_bit at TPM2_SC.B1;
    sbit  PS2_TPM2_SC_bit at TPM2_SC.B2;
    sbit  CMOD0_TPM2_SC_bit at TPM2_SC.B3;
    sbit  CMOD1_TPM2_SC_bit at TPM2_SC.B4;
    sbit  CPWMS_TPM2_SC_bit at TPM2_SC.B5;
    sbit  TOIE_TPM2_SC_bit at TPM2_SC.B6;
    sbit  TOF_TPM2_SC_bit at TPM2_SC.B7;
    sbit  DMA_TPM2_SC_bit at TPM2_SC.B8;

sfr unsigned long   volatile TPM2_CNT             absolute 0x400CA004;
    sbit  COUNT0_TPM2_CNT_bit at TPM2_CNT.B0;
    sbit  COUNT1_TPM2_CNT_bit at TPM2_CNT.B1;
    sbit  COUNT2_TPM2_CNT_bit at TPM2_CNT.B2;
    sbit  COUNT3_TPM2_CNT_bit at TPM2_CNT.B3;
    sbit  COUNT4_TPM2_CNT_bit at TPM2_CNT.B4;
    sbit  COUNT5_TPM2_CNT_bit at TPM2_CNT.B5;
    sbit  COUNT6_TPM2_CNT_bit at TPM2_CNT.B6;
    sbit  COUNT7_TPM2_CNT_bit at TPM2_CNT.B7;
    sbit  COUNT8_TPM2_CNT_bit at TPM2_CNT.B8;
    sbit  COUNT9_TPM2_CNT_bit at TPM2_CNT.B9;
    sbit  COUNT10_TPM2_CNT_bit at TPM2_CNT.B10;
    sbit  COUNT11_TPM2_CNT_bit at TPM2_CNT.B11;
    sbit  COUNT12_TPM2_CNT_bit at TPM2_CNT.B12;
    sbit  COUNT13_TPM2_CNT_bit at TPM2_CNT.B13;
    sbit  COUNT14_TPM2_CNT_bit at TPM2_CNT.B14;
    sbit  COUNT15_TPM2_CNT_bit at TPM2_CNT.B15;

sfr unsigned long   volatile TPM2_MOD             absolute 0x400CA008;
    sbit  MOD0_TPM2_MOD_bit at TPM2_MOD.B0;
    sbit  MOD1_TPM2_MOD_bit at TPM2_MOD.B1;
    sbit  MOD2_TPM2_MOD_bit at TPM2_MOD.B2;
    sbit  MOD3_TPM2_MOD_bit at TPM2_MOD.B3;
    sbit  MOD4_TPM2_MOD_bit at TPM2_MOD.B4;
    sbit  MOD5_TPM2_MOD_bit at TPM2_MOD.B5;
    sbit  MOD6_TPM2_MOD_bit at TPM2_MOD.B6;
    sbit  MOD7_TPM2_MOD_bit at TPM2_MOD.B7;
    sbit  MOD8_TPM2_MOD_bit at TPM2_MOD.B8;
    sbit  MOD9_TPM2_MOD_bit at TPM2_MOD.B9;
    sbit  MOD10_TPM2_MOD_bit at TPM2_MOD.B10;
    sbit  MOD11_TPM2_MOD_bit at TPM2_MOD.B11;
    sbit  MOD12_TPM2_MOD_bit at TPM2_MOD.B12;
    sbit  MOD13_TPM2_MOD_bit at TPM2_MOD.B13;
    sbit  MOD14_TPM2_MOD_bit at TPM2_MOD.B14;
    sbit  MOD15_TPM2_MOD_bit at TPM2_MOD.B15;

sfr unsigned long   volatile TPM2_C0SC            absolute 0x400CA00C;
    sbit  DMA_TPM2_C0SC_bit at TPM2_C0SC.B0;
    sbit  ELSA_TPM2_C0SC_bit at TPM2_C0SC.B2;
    sbit  ELSB_TPM2_C0SC_bit at TPM2_C0SC.B3;
    sbit  MSA_TPM2_C0SC_bit at TPM2_C0SC.B4;
    sbit  MSB_TPM2_C0SC_bit at TPM2_C0SC.B5;
    sbit  CHIE_TPM2_C0SC_bit at TPM2_C0SC.B6;
    sbit  CHF_TPM2_C0SC_bit at TPM2_C0SC.B7;

sfr unsigned long   volatile TPM2_C1SC            absolute 0x400CA014;
    sbit  DMA_TPM2_C1SC_bit at TPM2_C1SC.B0;
    sbit  ELSA_TPM2_C1SC_bit at TPM2_C1SC.B2;
    sbit  ELSB_TPM2_C1SC_bit at TPM2_C1SC.B3;
    sbit  MSA_TPM2_C1SC_bit at TPM2_C1SC.B4;
    sbit  MSB_TPM2_C1SC_bit at TPM2_C1SC.B5;
    sbit  CHIE_TPM2_C1SC_bit at TPM2_C1SC.B6;
    sbit  CHF_TPM2_C1SC_bit at TPM2_C1SC.B7;

sfr unsigned long   volatile TPM2_C0V             absolute 0x400CA010;
    sbit  VAL0_TPM2_C0V_bit at TPM2_C0V.B0;
    sbit  VAL1_TPM2_C0V_bit at TPM2_C0V.B1;
    sbit  VAL2_TPM2_C0V_bit at TPM2_C0V.B2;
    sbit  VAL3_TPM2_C0V_bit at TPM2_C0V.B3;
    sbit  VAL4_TPM2_C0V_bit at TPM2_C0V.B4;
    sbit  VAL5_TPM2_C0V_bit at TPM2_C0V.B5;
    sbit  VAL6_TPM2_C0V_bit at TPM2_C0V.B6;
    sbit  VAL7_TPM2_C0V_bit at TPM2_C0V.B7;
    sbit  VAL8_TPM2_C0V_bit at TPM2_C0V.B8;
    sbit  VAL9_TPM2_C0V_bit at TPM2_C0V.B9;
    sbit  VAL10_TPM2_C0V_bit at TPM2_C0V.B10;
    sbit  VAL11_TPM2_C0V_bit at TPM2_C0V.B11;
    sbit  VAL12_TPM2_C0V_bit at TPM2_C0V.B12;
    sbit  VAL13_TPM2_C0V_bit at TPM2_C0V.B13;
    sbit  VAL14_TPM2_C0V_bit at TPM2_C0V.B14;
    sbit  VAL15_TPM2_C0V_bit at TPM2_C0V.B15;

sfr unsigned long   volatile TPM2_C1V             absolute 0x400CA018;
    sbit  VAL0_TPM2_C1V_bit at TPM2_C1V.B0;
    sbit  VAL1_TPM2_C1V_bit at TPM2_C1V.B1;
    sbit  VAL2_TPM2_C1V_bit at TPM2_C1V.B2;
    sbit  VAL3_TPM2_C1V_bit at TPM2_C1V.B3;
    sbit  VAL4_TPM2_C1V_bit at TPM2_C1V.B4;
    sbit  VAL5_TPM2_C1V_bit at TPM2_C1V.B5;
    sbit  VAL6_TPM2_C1V_bit at TPM2_C1V.B6;
    sbit  VAL7_TPM2_C1V_bit at TPM2_C1V.B7;
    sbit  VAL8_TPM2_C1V_bit at TPM2_C1V.B8;
    sbit  VAL9_TPM2_C1V_bit at TPM2_C1V.B9;
    sbit  VAL10_TPM2_C1V_bit at TPM2_C1V.B10;
    sbit  VAL11_TPM2_C1V_bit at TPM2_C1V.B11;
    sbit  VAL12_TPM2_C1V_bit at TPM2_C1V.B12;
    sbit  VAL13_TPM2_C1V_bit at TPM2_C1V.B13;
    sbit  VAL14_TPM2_C1V_bit at TPM2_C1V.B14;
    sbit  VAL15_TPM2_C1V_bit at TPM2_C1V.B15;

sfr unsigned long   volatile TPM2_STATUS          absolute 0x400CA050;
    sbit  CH0F_TPM2_STATUS_bit at TPM2_STATUS.B0;
    sbit  CH1F_TPM2_STATUS_bit at TPM2_STATUS.B1;
    sbit  TOF_TPM2_STATUS_bit at TPM2_STATUS.B8;

sfr unsigned long   volatile TPM2_COMBINE         absolute 0x400CA064;
    sbit  COMBINE0_TPM2_COMBINE_bit at TPM2_COMBINE.B0;
    sbit  COMSWAP0_TPM2_COMBINE_bit at TPM2_COMBINE.B1;

sfr unsigned long   volatile TPM2_POL             absolute 0x400CA070;
    sbit  POL0_TPM2_POL_bit at TPM2_POL.B0;
    sbit  POL1_TPM2_POL_bit at TPM2_POL.B1;

sfr unsigned long   volatile TPM2_FILTER          absolute 0x400CA078;
    sbit  CH0FVAL0_TPM2_FILTER_bit at TPM2_FILTER.B0;
    sbit  CH0FVAL1_TPM2_FILTER_bit at TPM2_FILTER.B1;
    sbit  CH0FVAL2_TPM2_FILTER_bit at TPM2_FILTER.B2;
    sbit  CH0FVAL3_TPM2_FILTER_bit at TPM2_FILTER.B3;
    sbit  CH1FVAL0_TPM2_FILTER_bit at TPM2_FILTER.B4;
    sbit  CH1FVAL1_TPM2_FILTER_bit at TPM2_FILTER.B5;
    sbit  CH1FVAL2_TPM2_FILTER_bit at TPM2_FILTER.B6;
    sbit  CH1FVAL3_TPM2_FILTER_bit at TPM2_FILTER.B7;

sfr unsigned long   volatile TPM2_QDCTRL          absolute 0x400CA080;
    sbit  QUADEN_TPM2_QDCTRL_bit at TPM2_QDCTRL.B0;
    sbit  TOFDIR_TPM2_QDCTRL_bit at TPM2_QDCTRL.B1;
    sbit  QUADIR_TPM2_QDCTRL_bit at TPM2_QDCTRL.B2;
    sbit  QUADMODE_TPM2_QDCTRL_bit at TPM2_QDCTRL.B3;

sfr unsigned long   volatile TPM2_CONF            absolute 0x400CA084;
    sbit  DOZEEN_TPM2_CONF_bit at TPM2_CONF.B5;
    sbit  DBGMODE0_TPM2_CONF_bit at TPM2_CONF.B6;
    sbit  DBGMODE1_TPM2_CONF_bit at TPM2_CONF.B7;
    sbit  GTBSYNC_TPM2_CONF_bit at TPM2_CONF.B8;
    sbit  GTBEEN_TPM2_CONF_bit at TPM2_CONF.B9;
    sbit  CSOT_TPM2_CONF_bit at TPM2_CONF.B16;
    sbit  CSOO_TPM2_CONF_bit at TPM2_CONF.B17;
    sbit  CROT_TPM2_CONF_bit at TPM2_CONF.B18;
    sbit  CPOT_TPM2_CONF_bit at TPM2_CONF.B19;
    sbit  TRGPOL_TPM2_CONF_bit at TPM2_CONF.B22;
    sbit  TRGSRC_TPM2_CONF_bit at TPM2_CONF.B23;
    sbit  TRGSEL0_TPM2_CONF_bit at TPM2_CONF.B24;
    sbit  TRGSEL1_TPM2_CONF_bit at TPM2_CONF.B25;
    sbit  TRGSEL2_TPM2_CONF_bit at TPM2_CONF.B26;
    sbit  TRGSEL3_TPM2_CONF_bit at TPM2_CONF.B27;

sfr unsigned short   volatile DAC0_DAT0L           absolute 0x400CC000;
    const register unsigned short int DATA00 = 0;
    sbit  DATA00_bit at DAC0_DAT0L.B0;
    const register unsigned short int DATA01 = 1;
    sbit  DATA01_bit at DAC0_DAT0L.B1;
    const register unsigned short int DATA02 = 2;
    sbit  DATA02_bit at DAC0_DAT0L.B2;
    const register unsigned short int DATA03 = 3;
    sbit  DATA03_bit at DAC0_DAT0L.B3;
    const register unsigned short int DATA04 = 4;
    sbit  DATA04_bit at DAC0_DAT0L.B4;
    const register unsigned short int DATA05 = 5;
    sbit  DATA05_bit at DAC0_DAT0L.B5;
    const register unsigned short int DATA06 = 6;
    sbit  DATA06_bit at DAC0_DAT0L.B6;
    const register unsigned short int DATA07 = 7;
    sbit  DATA07_bit at DAC0_DAT0L.B7;

sfr unsigned short   volatile DAC0_DAT1L           absolute 0x400CC002;
    sbit  DATA00_DAC0_DAT1L_bit at DAC0_DAT1L.B0;
    sbit  DATA01_DAC0_DAT1L_bit at DAC0_DAT1L.B1;
    sbit  DATA02_DAC0_DAT1L_bit at DAC0_DAT1L.B2;
    sbit  DATA03_DAC0_DAT1L_bit at DAC0_DAT1L.B3;
    sbit  DATA04_DAC0_DAT1L_bit at DAC0_DAT1L.B4;
    sbit  DATA05_DAC0_DAT1L_bit at DAC0_DAT1L.B5;
    sbit  DATA06_DAC0_DAT1L_bit at DAC0_DAT1L.B6;
    sbit  DATA07_DAC0_DAT1L_bit at DAC0_DAT1L.B7;

sfr unsigned short   volatile DAC0_DAT2L           absolute 0x400CC004;
    sbit  DATA00_DAC0_DAT2L_bit at DAC0_DAT2L.B0;
    sbit  DATA01_DAC0_DAT2L_bit at DAC0_DAT2L.B1;
    sbit  DATA02_DAC0_DAT2L_bit at DAC0_DAT2L.B2;
    sbit  DATA03_DAC0_DAT2L_bit at DAC0_DAT2L.B3;
    sbit  DATA04_DAC0_DAT2L_bit at DAC0_DAT2L.B4;
    sbit  DATA05_DAC0_DAT2L_bit at DAC0_DAT2L.B5;
    sbit  DATA06_DAC0_DAT2L_bit at DAC0_DAT2L.B6;
    sbit  DATA07_DAC0_DAT2L_bit at DAC0_DAT2L.B7;

sfr unsigned short   volatile DAC0_DAT3L           absolute 0x400CC006;
    sbit  DATA00_DAC0_DAT3L_bit at DAC0_DAT3L.B0;
    sbit  DATA01_DAC0_DAT3L_bit at DAC0_DAT3L.B1;
    sbit  DATA02_DAC0_DAT3L_bit at DAC0_DAT3L.B2;
    sbit  DATA03_DAC0_DAT3L_bit at DAC0_DAT3L.B3;
    sbit  DATA04_DAC0_DAT3L_bit at DAC0_DAT3L.B4;
    sbit  DATA05_DAC0_DAT3L_bit at DAC0_DAT3L.B5;
    sbit  DATA06_DAC0_DAT3L_bit at DAC0_DAT3L.B6;
    sbit  DATA07_DAC0_DAT3L_bit at DAC0_DAT3L.B7;

sfr unsigned short   volatile DAC0_DAT4L           absolute 0x400CC008;
    sbit  DATA00_DAC0_DAT4L_bit at DAC0_DAT4L.B0;
    sbit  DATA01_DAC0_DAT4L_bit at DAC0_DAT4L.B1;
    sbit  DATA02_DAC0_DAT4L_bit at DAC0_DAT4L.B2;
    sbit  DATA03_DAC0_DAT4L_bit at DAC0_DAT4L.B3;
    sbit  DATA04_DAC0_DAT4L_bit at DAC0_DAT4L.B4;
    sbit  DATA05_DAC0_DAT4L_bit at DAC0_DAT4L.B5;
    sbit  DATA06_DAC0_DAT4L_bit at DAC0_DAT4L.B6;
    sbit  DATA07_DAC0_DAT4L_bit at DAC0_DAT4L.B7;

sfr unsigned short   volatile DAC0_DAT5L           absolute 0x400CC00A;
    sbit  DATA00_DAC0_DAT5L_bit at DAC0_DAT5L.B0;
    sbit  DATA01_DAC0_DAT5L_bit at DAC0_DAT5L.B1;
    sbit  DATA02_DAC0_DAT5L_bit at DAC0_DAT5L.B2;
    sbit  DATA03_DAC0_DAT5L_bit at DAC0_DAT5L.B3;
    sbit  DATA04_DAC0_DAT5L_bit at DAC0_DAT5L.B4;
    sbit  DATA05_DAC0_DAT5L_bit at DAC0_DAT5L.B5;
    sbit  DATA06_DAC0_DAT5L_bit at DAC0_DAT5L.B6;
    sbit  DATA07_DAC0_DAT5L_bit at DAC0_DAT5L.B7;

sfr unsigned short   volatile DAC0_DAT6L           absolute 0x400CC00C;
    sbit  DATA00_DAC0_DAT6L_bit at DAC0_DAT6L.B0;
    sbit  DATA01_DAC0_DAT6L_bit at DAC0_DAT6L.B1;
    sbit  DATA02_DAC0_DAT6L_bit at DAC0_DAT6L.B2;
    sbit  DATA03_DAC0_DAT6L_bit at DAC0_DAT6L.B3;
    sbit  DATA04_DAC0_DAT6L_bit at DAC0_DAT6L.B4;
    sbit  DATA05_DAC0_DAT6L_bit at DAC0_DAT6L.B5;
    sbit  DATA06_DAC0_DAT6L_bit at DAC0_DAT6L.B6;
    sbit  DATA07_DAC0_DAT6L_bit at DAC0_DAT6L.B7;

sfr unsigned short   volatile DAC0_DAT7L           absolute 0x400CC00E;
    sbit  DATA00_DAC0_DAT7L_bit at DAC0_DAT7L.B0;
    sbit  DATA01_DAC0_DAT7L_bit at DAC0_DAT7L.B1;
    sbit  DATA02_DAC0_DAT7L_bit at DAC0_DAT7L.B2;
    sbit  DATA03_DAC0_DAT7L_bit at DAC0_DAT7L.B3;
    sbit  DATA04_DAC0_DAT7L_bit at DAC0_DAT7L.B4;
    sbit  DATA05_DAC0_DAT7L_bit at DAC0_DAT7L.B5;
    sbit  DATA06_DAC0_DAT7L_bit at DAC0_DAT7L.B6;
    sbit  DATA07_DAC0_DAT7L_bit at DAC0_DAT7L.B7;

sfr unsigned short   volatile DAC0_DAT8L           absolute 0x400CC010;
    sbit  DATA00_DAC0_DAT8L_bit at DAC0_DAT8L.B0;
    sbit  DATA01_DAC0_DAT8L_bit at DAC0_DAT8L.B1;
    sbit  DATA02_DAC0_DAT8L_bit at DAC0_DAT8L.B2;
    sbit  DATA03_DAC0_DAT8L_bit at DAC0_DAT8L.B3;
    sbit  DATA04_DAC0_DAT8L_bit at DAC0_DAT8L.B4;
    sbit  DATA05_DAC0_DAT8L_bit at DAC0_DAT8L.B5;
    sbit  DATA06_DAC0_DAT8L_bit at DAC0_DAT8L.B6;
    sbit  DATA07_DAC0_DAT8L_bit at DAC0_DAT8L.B7;

sfr unsigned short   volatile DAC0_DAT9L           absolute 0x400CC012;
    sbit  DATA00_DAC0_DAT9L_bit at DAC0_DAT9L.B0;
    sbit  DATA01_DAC0_DAT9L_bit at DAC0_DAT9L.B1;
    sbit  DATA02_DAC0_DAT9L_bit at DAC0_DAT9L.B2;
    sbit  DATA03_DAC0_DAT9L_bit at DAC0_DAT9L.B3;
    sbit  DATA04_DAC0_DAT9L_bit at DAC0_DAT9L.B4;
    sbit  DATA05_DAC0_DAT9L_bit at DAC0_DAT9L.B5;
    sbit  DATA06_DAC0_DAT9L_bit at DAC0_DAT9L.B6;
    sbit  DATA07_DAC0_DAT9L_bit at DAC0_DAT9L.B7;

sfr unsigned short   volatile DAC0_DAT10L          absolute 0x400CC014;
    sbit  DATA00_DAC0_DAT10L_bit at DAC0_DAT10L.B0;
    sbit  DATA01_DAC0_DAT10L_bit at DAC0_DAT10L.B1;
    sbit  DATA02_DAC0_DAT10L_bit at DAC0_DAT10L.B2;
    sbit  DATA03_DAC0_DAT10L_bit at DAC0_DAT10L.B3;
    sbit  DATA04_DAC0_DAT10L_bit at DAC0_DAT10L.B4;
    sbit  DATA05_DAC0_DAT10L_bit at DAC0_DAT10L.B5;
    sbit  DATA06_DAC0_DAT10L_bit at DAC0_DAT10L.B6;
    sbit  DATA07_DAC0_DAT10L_bit at DAC0_DAT10L.B7;

sfr unsigned short   volatile DAC0_DAT11L          absolute 0x400CC016;
    sbit  DATA00_DAC0_DAT11L_bit at DAC0_DAT11L.B0;
    sbit  DATA01_DAC0_DAT11L_bit at DAC0_DAT11L.B1;
    sbit  DATA02_DAC0_DAT11L_bit at DAC0_DAT11L.B2;
    sbit  DATA03_DAC0_DAT11L_bit at DAC0_DAT11L.B3;
    sbit  DATA04_DAC0_DAT11L_bit at DAC0_DAT11L.B4;
    sbit  DATA05_DAC0_DAT11L_bit at DAC0_DAT11L.B5;
    sbit  DATA06_DAC0_DAT11L_bit at DAC0_DAT11L.B6;
    sbit  DATA07_DAC0_DAT11L_bit at DAC0_DAT11L.B7;

sfr unsigned short   volatile DAC0_DAT12L          absolute 0x400CC018;
    sbit  DATA00_DAC0_DAT12L_bit at DAC0_DAT12L.B0;
    sbit  DATA01_DAC0_DAT12L_bit at DAC0_DAT12L.B1;
    sbit  DATA02_DAC0_DAT12L_bit at DAC0_DAT12L.B2;
    sbit  DATA03_DAC0_DAT12L_bit at DAC0_DAT12L.B3;
    sbit  DATA04_DAC0_DAT12L_bit at DAC0_DAT12L.B4;
    sbit  DATA05_DAC0_DAT12L_bit at DAC0_DAT12L.B5;
    sbit  DATA06_DAC0_DAT12L_bit at DAC0_DAT12L.B6;
    sbit  DATA07_DAC0_DAT12L_bit at DAC0_DAT12L.B7;

sfr unsigned short   volatile DAC0_DAT13L          absolute 0x400CC01A;
    sbit  DATA00_DAC0_DAT13L_bit at DAC0_DAT13L.B0;
    sbit  DATA01_DAC0_DAT13L_bit at DAC0_DAT13L.B1;
    sbit  DATA02_DAC0_DAT13L_bit at DAC0_DAT13L.B2;
    sbit  DATA03_DAC0_DAT13L_bit at DAC0_DAT13L.B3;
    sbit  DATA04_DAC0_DAT13L_bit at DAC0_DAT13L.B4;
    sbit  DATA05_DAC0_DAT13L_bit at DAC0_DAT13L.B5;
    sbit  DATA06_DAC0_DAT13L_bit at DAC0_DAT13L.B6;
    sbit  DATA07_DAC0_DAT13L_bit at DAC0_DAT13L.B7;

sfr unsigned short   volatile DAC0_DAT14L          absolute 0x400CC01C;
    sbit  DATA00_DAC0_DAT14L_bit at DAC0_DAT14L.B0;
    sbit  DATA01_DAC0_DAT14L_bit at DAC0_DAT14L.B1;
    sbit  DATA02_DAC0_DAT14L_bit at DAC0_DAT14L.B2;
    sbit  DATA03_DAC0_DAT14L_bit at DAC0_DAT14L.B3;
    sbit  DATA04_DAC0_DAT14L_bit at DAC0_DAT14L.B4;
    sbit  DATA05_DAC0_DAT14L_bit at DAC0_DAT14L.B5;
    sbit  DATA06_DAC0_DAT14L_bit at DAC0_DAT14L.B6;
    sbit  DATA07_DAC0_DAT14L_bit at DAC0_DAT14L.B7;

sfr unsigned short   volatile DAC0_DAT15L          absolute 0x400CC01E;
    sbit  DATA00_DAC0_DAT15L_bit at DAC0_DAT15L.B0;
    sbit  DATA01_DAC0_DAT15L_bit at DAC0_DAT15L.B1;
    sbit  DATA02_DAC0_DAT15L_bit at DAC0_DAT15L.B2;
    sbit  DATA03_DAC0_DAT15L_bit at DAC0_DAT15L.B3;
    sbit  DATA04_DAC0_DAT15L_bit at DAC0_DAT15L.B4;
    sbit  DATA05_DAC0_DAT15L_bit at DAC0_DAT15L.B5;
    sbit  DATA06_DAC0_DAT15L_bit at DAC0_DAT15L.B6;
    sbit  DATA07_DAC0_DAT15L_bit at DAC0_DAT15L.B7;

sfr unsigned short   volatile DAC0_DAT0H           absolute 0x400CC001;
    sbit  DATA10_DAC0_DAT0H_bit at DAC0_DAT0H.B0;
    sbit  DATA11_DAC0_DAT0H_bit at DAC0_DAT0H.B1;
    sbit  DATA12_DAC0_DAT0H_bit at DAC0_DAT0H.B2;
    sbit  DATA13_DAC0_DAT0H_bit at DAC0_DAT0H.B3;

sfr unsigned short   volatile DAC0_DAT1H           absolute 0x400CC003;
    sbit  DATA10_DAC0_DAT1H_bit at DAC0_DAT1H.B0;
    sbit  DATA11_DAC0_DAT1H_bit at DAC0_DAT1H.B1;
    sbit  DATA12_DAC0_DAT1H_bit at DAC0_DAT1H.B2;
    sbit  DATA13_DAC0_DAT1H_bit at DAC0_DAT1H.B3;

sfr unsigned short   volatile DAC0_DAT2H           absolute 0x400CC005;
    sbit  DATA10_DAC0_DAT2H_bit at DAC0_DAT2H.B0;
    sbit  DATA11_DAC0_DAT2H_bit at DAC0_DAT2H.B1;
    sbit  DATA12_DAC0_DAT2H_bit at DAC0_DAT2H.B2;
    sbit  DATA13_DAC0_DAT2H_bit at DAC0_DAT2H.B3;

sfr unsigned short   volatile DAC0_DAT3H           absolute 0x400CC007;
    sbit  DATA10_DAC0_DAT3H_bit at DAC0_DAT3H.B0;
    sbit  DATA11_DAC0_DAT3H_bit at DAC0_DAT3H.B1;
    sbit  DATA12_DAC0_DAT3H_bit at DAC0_DAT3H.B2;
    sbit  DATA13_DAC0_DAT3H_bit at DAC0_DAT3H.B3;

sfr unsigned short   volatile DAC0_DAT4H           absolute 0x400CC009;
    sbit  DATA10_DAC0_DAT4H_bit at DAC0_DAT4H.B0;
    sbit  DATA11_DAC0_DAT4H_bit at DAC0_DAT4H.B1;
    sbit  DATA12_DAC0_DAT4H_bit at DAC0_DAT4H.B2;
    sbit  DATA13_DAC0_DAT4H_bit at DAC0_DAT4H.B3;

sfr unsigned short   volatile DAC0_DAT5H           absolute 0x400CC00B;
    sbit  DATA10_DAC0_DAT5H_bit at DAC0_DAT5H.B0;
    sbit  DATA11_DAC0_DAT5H_bit at DAC0_DAT5H.B1;
    sbit  DATA12_DAC0_DAT5H_bit at DAC0_DAT5H.B2;
    sbit  DATA13_DAC0_DAT5H_bit at DAC0_DAT5H.B3;

sfr unsigned short   volatile DAC0_DAT6H           absolute 0x400CC00D;
    sbit  DATA10_DAC0_DAT6H_bit at DAC0_DAT6H.B0;
    sbit  DATA11_DAC0_DAT6H_bit at DAC0_DAT6H.B1;
    sbit  DATA12_DAC0_DAT6H_bit at DAC0_DAT6H.B2;
    sbit  DATA13_DAC0_DAT6H_bit at DAC0_DAT6H.B3;

sfr unsigned short   volatile DAC0_DAT7H           absolute 0x400CC00F;
    sbit  DATA10_DAC0_DAT7H_bit at DAC0_DAT7H.B0;
    sbit  DATA11_DAC0_DAT7H_bit at DAC0_DAT7H.B1;
    sbit  DATA12_DAC0_DAT7H_bit at DAC0_DAT7H.B2;
    sbit  DATA13_DAC0_DAT7H_bit at DAC0_DAT7H.B3;

sfr unsigned short   volatile DAC0_DAT8H           absolute 0x400CC011;
    sbit  DATA10_DAC0_DAT8H_bit at DAC0_DAT8H.B0;
    sbit  DATA11_DAC0_DAT8H_bit at DAC0_DAT8H.B1;
    sbit  DATA12_DAC0_DAT8H_bit at DAC0_DAT8H.B2;
    sbit  DATA13_DAC0_DAT8H_bit at DAC0_DAT8H.B3;

sfr unsigned short   volatile DAC0_DAT9H           absolute 0x400CC013;
    sbit  DATA10_DAC0_DAT9H_bit at DAC0_DAT9H.B0;
    sbit  DATA11_DAC0_DAT9H_bit at DAC0_DAT9H.B1;
    sbit  DATA12_DAC0_DAT9H_bit at DAC0_DAT9H.B2;
    sbit  DATA13_DAC0_DAT9H_bit at DAC0_DAT9H.B3;

sfr unsigned short   volatile DAC0_DAT10H          absolute 0x400CC015;
    sbit  DATA10_DAC0_DAT10H_bit at DAC0_DAT10H.B0;
    sbit  DATA11_DAC0_DAT10H_bit at DAC0_DAT10H.B1;
    sbit  DATA12_DAC0_DAT10H_bit at DAC0_DAT10H.B2;
    sbit  DATA13_DAC0_DAT10H_bit at DAC0_DAT10H.B3;

sfr unsigned short   volatile DAC0_DAT11H          absolute 0x400CC017;
    sbit  DATA10_DAC0_DAT11H_bit at DAC0_DAT11H.B0;
    sbit  DATA11_DAC0_DAT11H_bit at DAC0_DAT11H.B1;
    sbit  DATA12_DAC0_DAT11H_bit at DAC0_DAT11H.B2;
    sbit  DATA13_DAC0_DAT11H_bit at DAC0_DAT11H.B3;

sfr unsigned short   volatile DAC0_DAT12H          absolute 0x400CC019;
    sbit  DATA10_DAC0_DAT12H_bit at DAC0_DAT12H.B0;
    sbit  DATA11_DAC0_DAT12H_bit at DAC0_DAT12H.B1;
    sbit  DATA12_DAC0_DAT12H_bit at DAC0_DAT12H.B2;
    sbit  DATA13_DAC0_DAT12H_bit at DAC0_DAT12H.B3;

sfr unsigned short   volatile DAC0_DAT13H          absolute 0x400CC01B;
    sbit  DATA10_DAC0_DAT13H_bit at DAC0_DAT13H.B0;
    sbit  DATA11_DAC0_DAT13H_bit at DAC0_DAT13H.B1;
    sbit  DATA12_DAC0_DAT13H_bit at DAC0_DAT13H.B2;
    sbit  DATA13_DAC0_DAT13H_bit at DAC0_DAT13H.B3;

sfr unsigned short   volatile DAC0_DAT14H          absolute 0x400CC01D;
    sbit  DATA10_DAC0_DAT14H_bit at DAC0_DAT14H.B0;
    sbit  DATA11_DAC0_DAT14H_bit at DAC0_DAT14H.B1;
    sbit  DATA12_DAC0_DAT14H_bit at DAC0_DAT14H.B2;
    sbit  DATA13_DAC0_DAT14H_bit at DAC0_DAT14H.B3;

sfr unsigned short   volatile DAC0_DAT15H          absolute 0x400CC01F;
    sbit  DATA10_DAC0_DAT15H_bit at DAC0_DAT15H.B0;
    sbit  DATA11_DAC0_DAT15H_bit at DAC0_DAT15H.B1;
    sbit  DATA12_DAC0_DAT15H_bit at DAC0_DAT15H.B2;
    sbit  DATA13_DAC0_DAT15H_bit at DAC0_DAT15H.B3;

sfr unsigned short   volatile DAC0_SR              absolute 0x400CC020;
    const register unsigned short int DACBFRPBF = 0;
    sbit  DACBFRPBF_bit at DAC0_SR.B0;
    const register unsigned short int DACBFRPTF = 1;
    sbit  DACBFRPTF_bit at DAC0_SR.B1;
    const register unsigned short int DACBFWMF = 2;
    sbit  DACBFWMF_bit at DAC0_SR.B2;

sfr unsigned short   volatile DAC0_C0              absolute 0x400CC021;
    const register unsigned short int DACBBIEN = 0;
    sbit  DACBBIEN_bit at DAC0_C0.B0;
    const register unsigned short int DACBTIEN = 1;
    sbit  DACBTIEN_bit at DAC0_C0.B1;
    const register unsigned short int DACBWIEN = 2;
    sbit  DACBWIEN_bit at DAC0_C0.B2;
    const register unsigned short int LPEN = 3;
    sbit  LPEN_bit at DAC0_C0.B3;
    const register unsigned short int DACSWTRG = 4;
    sbit  DACSWTRG_bit at DAC0_C0.B4;
    const register unsigned short int DACTRGSEL = 5;
    sbit  DACTRGSEL_bit at DAC0_C0.B5;
    const register unsigned short int DACRFS = 6;
    sbit  DACRFS_bit at DAC0_C0.B6;
    sbit  DACEN_DAC0_C0_bit at DAC0_C0.B7;

sfr unsigned short   volatile DAC0_C1              absolute 0x400CC022;
    const register unsigned short int DACBFEN = 0;
    sbit  DACBFEN_bit at DAC0_C1.B0;
    const register unsigned short int DACBFMD0 = 1;
    sbit  DACBFMD0_bit at DAC0_C1.B1;
    const register unsigned short int DACBFMD1 = 2;
    sbit  DACBFMD1_bit at DAC0_C1.B2;
    const register unsigned short int DACBFWM0 = 3;
    sbit  DACBFWM0_bit at DAC0_C1.B3;
    const register unsigned short int DACBFWM1 = 4;
    sbit  DACBFWM1_bit at DAC0_C1.B4;
    sbit  DMAEN_DAC0_C1_bit at DAC0_C1.B7;

sfr unsigned short   volatile DAC0_C2              absolute 0x400CC023;
    const register unsigned short int DACBFUP0 = 0;
    sbit  DACBFUP0_bit at DAC0_C2.B0;
    const register unsigned short int DACBFUP1 = 1;
    sbit  DACBFUP1_bit at DAC0_C2.B1;
    const register unsigned short int DACBFUP2 = 2;
    sbit  DACBFUP2_bit at DAC0_C2.B2;
    const register unsigned short int DACBFUP3 = 3;
    sbit  DACBFUP3_bit at DAC0_C2.B3;
    const register unsigned short int DACBFRP0 = 4;
    sbit  DACBFRP0_bit at DAC0_C2.B4;
    const register unsigned short int DACBFRP1 = 5;
    sbit  DACBFRP1_bit at DAC0_C2.B5;
    const register unsigned short int DACBFRP2 = 6;
    sbit  DACBFRP2_bit at DAC0_C2.B6;
    const register unsigned short int DACBFRP3 = 7;
    sbit  DACBFRP3_bit at DAC0_C2.B7;

sfr unsigned long   volatile EMVSIM0_VER_ID       absolute 0x400D4000;
    const register unsigned short int VER0 = 0;
    sbit  VER0_bit at EMVSIM0_VER_ID.B0;
    const register unsigned short int VER1 = 1;
    sbit  VER1_bit at EMVSIM0_VER_ID.B1;
    const register unsigned short int VER2 = 2;
    sbit  VER2_bit at EMVSIM0_VER_ID.B2;
    const register unsigned short int VER3 = 3;
    sbit  VER3_bit at EMVSIM0_VER_ID.B3;
    const register unsigned short int VER4 = 4;
    sbit  VER4_bit at EMVSIM0_VER_ID.B4;
    const register unsigned short int VER5 = 5;
    sbit  VER5_bit at EMVSIM0_VER_ID.B5;
    const register unsigned short int VER6 = 6;
    sbit  VER6_bit at EMVSIM0_VER_ID.B6;
    const register unsigned short int VER7 = 7;
    sbit  VER7_bit at EMVSIM0_VER_ID.B7;
    const register unsigned short int VER8 = 8;
    sbit  VER8_bit at EMVSIM0_VER_ID.B8;
    const register unsigned short int VER9 = 9;
    sbit  VER9_bit at EMVSIM0_VER_ID.B9;
    const register unsigned short int VER10 = 10;
    sbit  VER10_bit at EMVSIM0_VER_ID.B10;
    const register unsigned short int VER11 = 11;
    sbit  VER11_bit at EMVSIM0_VER_ID.B11;
    const register unsigned short int VER12 = 12;
    sbit  VER12_bit at EMVSIM0_VER_ID.B12;
    const register unsigned short int VER13 = 13;
    sbit  VER13_bit at EMVSIM0_VER_ID.B13;
    const register unsigned short int VER14 = 14;
    sbit  VER14_bit at EMVSIM0_VER_ID.B14;
    const register unsigned short int VER15 = 15;
    sbit  VER15_bit at EMVSIM0_VER_ID.B15;
    const register unsigned short int VER16 = 16;
    sbit  VER16_bit at EMVSIM0_VER_ID.B16;
    const register unsigned short int VER17 = 17;
    sbit  VER17_bit at EMVSIM0_VER_ID.B17;
    const register unsigned short int VER18 = 18;
    sbit  VER18_bit at EMVSIM0_VER_ID.B18;
    const register unsigned short int VER19 = 19;
    sbit  VER19_bit at EMVSIM0_VER_ID.B19;
    const register unsigned short int VER20 = 20;
    sbit  VER20_bit at EMVSIM0_VER_ID.B20;
    const register unsigned short int VER21 = 21;
    sbit  VER21_bit at EMVSIM0_VER_ID.B21;
    const register unsigned short int VER22 = 22;
    sbit  VER22_bit at EMVSIM0_VER_ID.B22;
    const register unsigned short int VER23 = 23;
    sbit  VER23_bit at EMVSIM0_VER_ID.B23;
    const register unsigned short int VER24 = 24;
    sbit  VER24_bit at EMVSIM0_VER_ID.B24;
    const register unsigned short int VER25 = 25;
    sbit  VER25_bit at EMVSIM0_VER_ID.B25;
    const register unsigned short int VER26 = 26;
    sbit  VER26_bit at EMVSIM0_VER_ID.B26;
    const register unsigned short int VER27 = 27;
    sbit  VER27_bit at EMVSIM0_VER_ID.B27;
    const register unsigned short int VER28 = 28;
    sbit  VER28_bit at EMVSIM0_VER_ID.B28;
    const register unsigned short int VER29 = 29;
    sbit  VER29_bit at EMVSIM0_VER_ID.B29;
    const register unsigned short int VER30 = 30;
    sbit  VER30_bit at EMVSIM0_VER_ID.B30;
    const register unsigned short int VER31 = 31;
    sbit  VER31_bit at EMVSIM0_VER_ID.B31;

sfr unsigned long   volatile EMVSIM0_PARAM        absolute 0x400D4004;
    const register unsigned short int RX_FIFO_DEPTH0 = 0;
    sbit  RX_FIFO_DEPTH0_bit at EMVSIM0_PARAM.B0;
    const register unsigned short int RX_FIFO_DEPTH1 = 1;
    sbit  RX_FIFO_DEPTH1_bit at EMVSIM0_PARAM.B1;
    const register unsigned short int RX_FIFO_DEPTH2 = 2;
    sbit  RX_FIFO_DEPTH2_bit at EMVSIM0_PARAM.B2;
    const register unsigned short int RX_FIFO_DEPTH3 = 3;
    sbit  RX_FIFO_DEPTH3_bit at EMVSIM0_PARAM.B3;
    const register unsigned short int RX_FIFO_DEPTH4 = 4;
    sbit  RX_FIFO_DEPTH4_bit at EMVSIM0_PARAM.B4;
    const register unsigned short int RX_FIFO_DEPTH5 = 5;
    sbit  RX_FIFO_DEPTH5_bit at EMVSIM0_PARAM.B5;
    const register unsigned short int RX_FIFO_DEPTH6 = 6;
    sbit  RX_FIFO_DEPTH6_bit at EMVSIM0_PARAM.B6;
    const register unsigned short int RX_FIFO_DEPTH7 = 7;
    sbit  RX_FIFO_DEPTH7_bit at EMVSIM0_PARAM.B7;
    const register unsigned short int TX_FIFO_DEPTH0 = 8;
    sbit  TX_FIFO_DEPTH0_bit at EMVSIM0_PARAM.B8;
    const register unsigned short int TX_FIFO_DEPTH1 = 9;
    sbit  TX_FIFO_DEPTH1_bit at EMVSIM0_PARAM.B9;
    const register unsigned short int TX_FIFO_DEPTH2 = 10;
    sbit  TX_FIFO_DEPTH2_bit at EMVSIM0_PARAM.B10;
    const register unsigned short int TX_FIFO_DEPTH3 = 11;
    sbit  TX_FIFO_DEPTH3_bit at EMVSIM0_PARAM.B11;
    const register unsigned short int TX_FIFO_DEPTH4 = 12;
    sbit  TX_FIFO_DEPTH4_bit at EMVSIM0_PARAM.B12;
    const register unsigned short int TX_FIFO_DEPTH5 = 13;
    sbit  TX_FIFO_DEPTH5_bit at EMVSIM0_PARAM.B13;
    const register unsigned short int TX_FIFO_DEPTH6 = 14;
    sbit  TX_FIFO_DEPTH6_bit at EMVSIM0_PARAM.B14;
    const register unsigned short int TX_FIFO_DEPTH7 = 15;
    sbit  TX_FIFO_DEPTH7_bit at EMVSIM0_PARAM.B15;

sfr unsigned long   volatile EMVSIM0_CLKCFG       absolute 0x400D4008;
    const register unsigned short int CLK_PRSC0 = 0;
    sbit  CLK_PRSC0_bit at EMVSIM0_CLKCFG.B0;
    const register unsigned short int CLK_PRSC1 = 1;
    sbit  CLK_PRSC1_bit at EMVSIM0_CLKCFG.B1;
    const register unsigned short int CLK_PRSC2 = 2;
    sbit  CLK_PRSC2_bit at EMVSIM0_CLKCFG.B2;
    const register unsigned short int CLK_PRSC3 = 3;
    sbit  CLK_PRSC3_bit at EMVSIM0_CLKCFG.B3;
    const register unsigned short int CLK_PRSC4 = 4;
    sbit  CLK_PRSC4_bit at EMVSIM0_CLKCFG.B4;
    const register unsigned short int CLK_PRSC5 = 5;
    sbit  CLK_PRSC5_bit at EMVSIM0_CLKCFG.B5;
    const register unsigned short int CLK_PRSC6 = 6;
    sbit  CLK_PRSC6_bit at EMVSIM0_CLKCFG.B6;
    const register unsigned short int CLK_PRSC7 = 7;
    sbit  CLK_PRSC7_bit at EMVSIM0_CLKCFG.B7;
    const register unsigned short int GPCNT1_CLK_SEL0 = 8;
    sbit  GPCNT1_CLK_SEL0_bit at EMVSIM0_CLKCFG.B8;
    const register unsigned short int GPCNT1_CLK_SEL1 = 9;
    sbit  GPCNT1_CLK_SEL1_bit at EMVSIM0_CLKCFG.B9;
    const register unsigned short int GPCNT0_CLK_SEL0 = 10;
    sbit  GPCNT0_CLK_SEL0_bit at EMVSIM0_CLKCFG.B10;
    const register unsigned short int GPCNT0_CLK_SEL1 = 11;
    sbit  GPCNT0_CLK_SEL1_bit at EMVSIM0_CLKCFG.B11;

sfr unsigned long   volatile EMVSIM0_DIVISOR      absolute 0x400D400C;
    const register unsigned short int DIVISOR_VALUE0 = 0;
    sbit  DIVISOR_VALUE0_bit at EMVSIM0_DIVISOR.B0;
    const register unsigned short int DIVISOR_VALUE1 = 1;
    sbit  DIVISOR_VALUE1_bit at EMVSIM0_DIVISOR.B1;
    const register unsigned short int DIVISOR_VALUE2 = 2;
    sbit  DIVISOR_VALUE2_bit at EMVSIM0_DIVISOR.B2;
    const register unsigned short int DIVISOR_VALUE3 = 3;
    sbit  DIVISOR_VALUE3_bit at EMVSIM0_DIVISOR.B3;
    const register unsigned short int DIVISOR_VALUE4 = 4;
    sbit  DIVISOR_VALUE4_bit at EMVSIM0_DIVISOR.B4;
    const register unsigned short int DIVISOR_VALUE5 = 5;
    sbit  DIVISOR_VALUE5_bit at EMVSIM0_DIVISOR.B5;
    const register unsigned short int DIVISOR_VALUE6 = 6;
    sbit  DIVISOR_VALUE6_bit at EMVSIM0_DIVISOR.B6;
    const register unsigned short int DIVISOR_VALUE7 = 7;
    sbit  DIVISOR_VALUE7_bit at EMVSIM0_DIVISOR.B7;
    const register unsigned short int DIVISOR_VALUE8 = 8;
    sbit  DIVISOR_VALUE8_bit at EMVSIM0_DIVISOR.B8;

sfr unsigned long   volatile EMVSIM0_CTRL         absolute 0x400D4010;
    const register unsigned short int IC = 0;
    sbit  IC_bit at EMVSIM0_CTRL.B0;
    const register unsigned short int ICM = 1;
    sbit  ICM_bit at EMVSIM0_CTRL.B1;
    const register unsigned short int ANACK = 2;
    sbit  ANACK_bit at EMVSIM0_CTRL.B2;
    const register unsigned short int ONACK = 3;
    sbit  ONACK_bit at EMVSIM0_CTRL.B3;
    const register unsigned short int FLSH_RX = 8;
    sbit  FLSH_RX_bit at EMVSIM0_CTRL.B8;
    const register unsigned short int FLSH_TX = 9;
    sbit  FLSH_TX_bit at EMVSIM0_CTRL.B9;
    const register unsigned short int SW_RST = 10;
    sbit  SW_RST_bit at EMVSIM0_CTRL.B10;
    const register unsigned short int KILL_CLOCKS = 11;
    sbit  KILL_CLOCKS_bit at EMVSIM0_CTRL.B11;
    const register unsigned short int DOZE_EN = 12;
    sbit  DOZE_EN_bit at EMVSIM0_CTRL.B12;
    const register unsigned short int STOP_EN = 13;
    sbit  STOP_EN_bit at EMVSIM0_CTRL.B13;
    const register unsigned short int RCV_EN = 16;
    sbit  RCV_EN_bit at EMVSIM0_CTRL.B16;
    const register unsigned short int XMT_EN = 17;
    sbit  XMT_EN_bit at EMVSIM0_CTRL.B17;
    const register unsigned short int RCVR_11 = 18;
    sbit  RCVR_11_bit at EMVSIM0_CTRL.B18;
    const register unsigned short int RX_DMA_EN = 19;
    sbit  RX_DMA_EN_bit at EMVSIM0_CTRL.B19;
    const register unsigned short int TX_DMA_EN = 20;
    sbit  TX_DMA_EN_bit at EMVSIM0_CTRL.B20;
    const register unsigned short int INV_CRC_VAL = 24;
    sbit  INV_CRC_VAL_bit at EMVSIM0_CTRL.B24;
    const register unsigned short int CRC_OUT_FLIP = 25;
    sbit  CRC_OUT_FLIP_bit at EMVSIM0_CTRL.B25;
    const register unsigned short int CRC_IN_FLIP = 26;
    sbit  CRC_IN_FLIP_bit at EMVSIM0_CTRL.B26;
    const register unsigned short int CWT_EN = 27;
    sbit  CWT_EN_bit at EMVSIM0_CTRL.B27;
    const register unsigned short int LRC_EN = 28;
    sbit  LRC_EN_bit at EMVSIM0_CTRL.B28;
    const register unsigned short int CRC_EN = 29;
    sbit  CRC_EN_bit at EMVSIM0_CTRL.B29;
    const register unsigned short int XMT_CRC_LRC = 30;
    sbit  XMT_CRC_LRC_bit at EMVSIM0_CTRL.B30;
    const register unsigned short int BWT_EN = 31;
    sbit  BWT_EN_bit at EMVSIM0_CTRL.B31;

sfr unsigned long   volatile EMVSIM0_INT_MASK     absolute 0x400D4014;
    const register unsigned short int RDT_IM = 0;
    sbit  RDT_IM_bit at EMVSIM0_INT_MASK.B0;
    const register unsigned short int TC_IM = 1;
    sbit  TC_IM_bit at EMVSIM0_INT_MASK.B1;
    const register unsigned short int RFO_IM = 2;
    sbit  RFO_IM_bit at EMVSIM0_INT_MASK.B2;
    const register unsigned short int ETC_IM = 3;
    sbit  ETC_IM_bit at EMVSIM0_INT_MASK.B3;
    const register unsigned short int TFE_IM = 4;
    sbit  TFE_IM_bit at EMVSIM0_INT_MASK.B4;
    const register unsigned short int TNACK_IM = 5;
    sbit  TNACK_IM_bit at EMVSIM0_INT_MASK.B5;
    const register unsigned short int TFF_IM = 6;
    sbit  TFF_IM_bit at EMVSIM0_INT_MASK.B6;
    const register unsigned short int TDT_IM = 7;
    sbit  TDT_IM_bit at EMVSIM0_INT_MASK.B7;
    const register unsigned short int GPCNT0_IM = 8;
    sbit  GPCNT0_IM_bit at EMVSIM0_INT_MASK.B8;
    const register unsigned short int CWT_ERR_IM = 9;
    sbit  CWT_ERR_IM_bit at EMVSIM0_INT_MASK.B9;
    const register unsigned short int RNACK_IM = 10;
    sbit  RNACK_IM_bit at EMVSIM0_INT_MASK.B10;
    const register unsigned short int BWT_ERR_IM = 11;
    sbit  BWT_ERR_IM_bit at EMVSIM0_INT_MASK.B11;
    const register unsigned short int BGT_ERR_IM = 12;
    sbit  BGT_ERR_IM_bit at EMVSIM0_INT_MASK.B12;
    const register unsigned short int GPCNT1_IM = 13;
    sbit  GPCNT1_IM_bit at EMVSIM0_INT_MASK.B13;
    const register unsigned short int RX_DATA_IM = 14;
    sbit  RX_DATA_IM_bit at EMVSIM0_INT_MASK.B14;
    const register unsigned short int PEF_IM = 15;
    sbit  PEF_IM_bit at EMVSIM0_INT_MASK.B15;

sfr unsigned long   volatile EMVSIM0_RX_THD       absolute 0x400D4018;
    const register unsigned short int RDT0 = 0;
    sbit  RDT0_bit at EMVSIM0_RX_THD.B0;
    const register unsigned short int RDT1 = 1;
    sbit  RDT1_bit at EMVSIM0_RX_THD.B1;
    const register unsigned short int RDT2 = 2;
    sbit  RDT2_bit at EMVSIM0_RX_THD.B2;
    const register unsigned short int RDT3 = 3;
    sbit  RDT3_bit at EMVSIM0_RX_THD.B3;
    const register unsigned short int RNCK_THD0 = 8;
    sbit  RNCK_THD0_bit at EMVSIM0_RX_THD.B8;
    const register unsigned short int RNCK_THD1 = 9;
    sbit  RNCK_THD1_bit at EMVSIM0_RX_THD.B9;
    const register unsigned short int RNCK_THD2 = 10;
    sbit  RNCK_THD2_bit at EMVSIM0_RX_THD.B10;
    const register unsigned short int RNCK_THD3 = 11;
    sbit  RNCK_THD3_bit at EMVSIM0_RX_THD.B11;

sfr unsigned long   volatile EMVSIM0_TX_THD       absolute 0x400D401C;
    const register unsigned short int TDT0 = 0;
    sbit  TDT0_bit at EMVSIM0_TX_THD.B0;
    const register unsigned short int TDT1 = 1;
    sbit  TDT1_bit at EMVSIM0_TX_THD.B1;
    const register unsigned short int TDT2 = 2;
    sbit  TDT2_bit at EMVSIM0_TX_THD.B2;
    const register unsigned short int TDT3 = 3;
    sbit  TDT3_bit at EMVSIM0_TX_THD.B3;
    const register unsigned short int TNCK_THD0 = 8;
    sbit  TNCK_THD0_bit at EMVSIM0_TX_THD.B8;
    const register unsigned short int TNCK_THD1 = 9;
    sbit  TNCK_THD1_bit at EMVSIM0_TX_THD.B9;
    const register unsigned short int TNCK_THD2 = 10;
    sbit  TNCK_THD2_bit at EMVSIM0_TX_THD.B10;
    const register unsigned short int TNCK_THD3 = 11;
    sbit  TNCK_THD3_bit at EMVSIM0_TX_THD.B11;

sfr unsigned long   volatile EMVSIM0_RX_STATUS    absolute 0x400D4020;
    const register unsigned short int RFO = 0;
    sbit  RFO_bit at EMVSIM0_RX_STATUS.B0;
    const register unsigned short int RX_DATA = 4;
    sbit  RX_DATA_bit at EMVSIM0_RX_STATUS.B4;
    const register unsigned short int RDTF = 5;
    sbit  RDTF_bit at EMVSIM0_RX_STATUS.B5;
    const register unsigned short int LRC_OK = 6;
    sbit  LRC_OK_bit at EMVSIM0_RX_STATUS.B6;
    const register unsigned short int CRC_OK = 7;
    sbit  CRC_OK_bit at EMVSIM0_RX_STATUS.B7;
    const register unsigned short int CWT_ERR = 8;
    sbit  CWT_ERR_bit at EMVSIM0_RX_STATUS.B8;
    const register unsigned short int RTE = 9;
    sbit  RTE_bit at EMVSIM0_RX_STATUS.B9;
    const register unsigned short int BWT_ERR = 10;
    sbit  BWT_ERR_bit at EMVSIM0_RX_STATUS.B10;
    const register unsigned short int BGT_ERR = 11;
    sbit  BGT_ERR_bit at EMVSIM0_RX_STATUS.B11;
    const register unsigned short int PEF = 12;
    sbit  PEF_bit at EMVSIM0_RX_STATUS.B12;
    sbit  FEF_EMVSIM0_RX_STATUS_bit at EMVSIM0_RX_STATUS.B13;
    const register unsigned short int RX_WPTR0 = 16;
    sbit  RX_WPTR0_bit at EMVSIM0_RX_STATUS.B16;
    const register unsigned short int RX_WPTR1 = 17;
    sbit  RX_WPTR1_bit at EMVSIM0_RX_STATUS.B17;
    const register unsigned short int RX_WPTR2 = 18;
    sbit  RX_WPTR2_bit at EMVSIM0_RX_STATUS.B18;
    const register unsigned short int RX_WPTR3 = 19;
    sbit  RX_WPTR3_bit at EMVSIM0_RX_STATUS.B19;
    const register unsigned short int RX_CNT0 = 24;
    sbit  RX_CNT0_bit at EMVSIM0_RX_STATUS.B24;
    const register unsigned short int RX_CNT1 = 25;
    sbit  RX_CNT1_bit at EMVSIM0_RX_STATUS.B25;
    const register unsigned short int RX_CNT2 = 26;
    sbit  RX_CNT2_bit at EMVSIM0_RX_STATUS.B26;
    const register unsigned short int RX_CNT3 = 27;
    sbit  RX_CNT3_bit at EMVSIM0_RX_STATUS.B27;
    const register unsigned short int RX_CNT4 = 28;
    sbit  RX_CNT4_bit at EMVSIM0_RX_STATUS.B28;

sfr unsigned long   volatile EMVSIM0_TX_STATUS    absolute 0x400D4024;
    const register unsigned short int TNTE = 0;
    sbit  TNTE_bit at EMVSIM0_TX_STATUS.B0;
    const register unsigned short int TFE = 3;
    sbit  TFE_bit at EMVSIM0_TX_STATUS.B3;
    const register unsigned short int ETCF = 4;
    sbit  ETCF_bit at EMVSIM0_TX_STATUS.B4;
    sbit  TCF_EMVSIM0_TX_STATUS_bit at EMVSIM0_TX_STATUS.B5;
    const register unsigned short int TFF = 6;
    sbit  TFF_bit at EMVSIM0_TX_STATUS.B6;
    const register unsigned short int TDTF = 7;
    sbit  TDTF_bit at EMVSIM0_TX_STATUS.B7;
    const register unsigned short int GPCNT0_TO = 8;
    sbit  GPCNT0_TO_bit at EMVSIM0_TX_STATUS.B8;
    const register unsigned short int GPCNT1_TO = 9;
    sbit  GPCNT1_TO_bit at EMVSIM0_TX_STATUS.B9;
    const register unsigned short int TX_RPTR0 = 16;
    sbit  TX_RPTR0_bit at EMVSIM0_TX_STATUS.B16;
    const register unsigned short int TX_RPTR1 = 17;
    sbit  TX_RPTR1_bit at EMVSIM0_TX_STATUS.B17;
    const register unsigned short int TX_RPTR2 = 18;
    sbit  TX_RPTR2_bit at EMVSIM0_TX_STATUS.B18;
    const register unsigned short int TX_RPTR3 = 19;
    sbit  TX_RPTR3_bit at EMVSIM0_TX_STATUS.B19;
    const register unsigned short int TX_CNT0 = 24;
    sbit  TX_CNT0_bit at EMVSIM0_TX_STATUS.B24;
    const register unsigned short int TX_CNT1 = 25;
    sbit  TX_CNT1_bit at EMVSIM0_TX_STATUS.B25;
    const register unsigned short int TX_CNT2 = 26;
    sbit  TX_CNT2_bit at EMVSIM0_TX_STATUS.B26;
    const register unsigned short int TX_CNT3 = 27;
    sbit  TX_CNT3_bit at EMVSIM0_TX_STATUS.B27;
    const register unsigned short int TX_CNT4 = 28;
    sbit  TX_CNT4_bit at EMVSIM0_TX_STATUS.B28;

sfr unsigned long   volatile EMVSIM0_PCSR         absolute 0x400D4028;
    const register unsigned short int SAPD = 0;
    sbit  SAPD_bit at EMVSIM0_PCSR.B0;
    const register unsigned short int SVCC_EN = 1;
    sbit  SVCC_EN_bit at EMVSIM0_PCSR.B1;
    const register unsigned short int VCCENP = 2;
    sbit  VCCENP_bit at EMVSIM0_PCSR.B2;
    const register unsigned short int SRST = 3;
    sbit  SRST_bit at EMVSIM0_PCSR.B3;
    const register unsigned short int SCEN = 4;
    sbit  SCEN_bit at EMVSIM0_PCSR.B4;
    const register unsigned short int SCSP = 5;
    sbit  SCSP_bit at EMVSIM0_PCSR.B5;
    const register unsigned short int SPD = 7;
    sbit  SPD_bit at EMVSIM0_PCSR.B7;
    const register unsigned short int SPDIM = 24;
    sbit  SPDIM_bit at EMVSIM0_PCSR.B24;
    const register unsigned short int SPDIF = 25;
    sbit  SPDIF_bit at EMVSIM0_PCSR.B25;
    const register unsigned short int SPDP = 26;
    sbit  SPDP_bit at EMVSIM0_PCSR.B26;
    const register unsigned short int SPDES = 27;
    sbit  SPDES_bit at EMVSIM0_PCSR.B27;

sfr unsigned long   volatile EMVSIM0_RX_BUF       absolute 0x400D402C;
    const register unsigned short int RX_BYTE0 = 0;
    sbit  RX_BYTE0_bit at EMVSIM0_RX_BUF.B0;
    const register unsigned short int RX_BYTE1 = 1;
    sbit  RX_BYTE1_bit at EMVSIM0_RX_BUF.B1;
    const register unsigned short int RX_BYTE2 = 2;
    sbit  RX_BYTE2_bit at EMVSIM0_RX_BUF.B2;
    const register unsigned short int RX_BYTE3 = 3;
    sbit  RX_BYTE3_bit at EMVSIM0_RX_BUF.B3;
    const register unsigned short int RX_BYTE4 = 4;
    sbit  RX_BYTE4_bit at EMVSIM0_RX_BUF.B4;
    const register unsigned short int RX_BYTE5 = 5;
    sbit  RX_BYTE5_bit at EMVSIM0_RX_BUF.B5;
    const register unsigned short int RX_BYTE6 = 6;
    sbit  RX_BYTE6_bit at EMVSIM0_RX_BUF.B6;
    const register unsigned short int RX_BYTE7 = 7;
    sbit  RX_BYTE7_bit at EMVSIM0_RX_BUF.B7;

sfr unsigned long   volatile EMVSIM0_TX_BUF       absolute 0x400D4030;
    const register unsigned short int TX_BYTE0 = 0;
    sbit  TX_BYTE0_bit at EMVSIM0_TX_BUF.B0;
    const register unsigned short int TX_BYTE1 = 1;
    sbit  TX_BYTE1_bit at EMVSIM0_TX_BUF.B1;
    const register unsigned short int TX_BYTE2 = 2;
    sbit  TX_BYTE2_bit at EMVSIM0_TX_BUF.B2;
    const register unsigned short int TX_BYTE3 = 3;
    sbit  TX_BYTE3_bit at EMVSIM0_TX_BUF.B3;
    const register unsigned short int TX_BYTE4 = 4;
    sbit  TX_BYTE4_bit at EMVSIM0_TX_BUF.B4;
    const register unsigned short int TX_BYTE5 = 5;
    sbit  TX_BYTE5_bit at EMVSIM0_TX_BUF.B5;
    const register unsigned short int TX_BYTE6 = 6;
    sbit  TX_BYTE6_bit at EMVSIM0_TX_BUF.B6;
    const register unsigned short int TX_BYTE7 = 7;
    sbit  TX_BYTE7_bit at EMVSIM0_TX_BUF.B7;

sfr unsigned long   volatile EMVSIM0_TX_GETU      absolute 0x400D4034;
    const register unsigned short int GETU0 = 0;
    sbit  GETU0_bit at EMVSIM0_TX_GETU.B0;
    const register unsigned short int GETU1 = 1;
    sbit  GETU1_bit at EMVSIM0_TX_GETU.B1;
    const register unsigned short int GETU2 = 2;
    sbit  GETU2_bit at EMVSIM0_TX_GETU.B2;
    const register unsigned short int GETU3 = 3;
    sbit  GETU3_bit at EMVSIM0_TX_GETU.B3;
    const register unsigned short int GETU4 = 4;
    sbit  GETU4_bit at EMVSIM0_TX_GETU.B4;
    const register unsigned short int GETU5 = 5;
    sbit  GETU5_bit at EMVSIM0_TX_GETU.B5;
    const register unsigned short int GETU6 = 6;
    sbit  GETU6_bit at EMVSIM0_TX_GETU.B6;
    const register unsigned short int GETU7 = 7;
    sbit  GETU7_bit at EMVSIM0_TX_GETU.B7;

sfr unsigned long   volatile EMVSIM0_CWT_VAL      absolute 0x400D4038;
    const register unsigned short int CWT0 = 0;
    sbit  CWT0_bit at EMVSIM0_CWT_VAL.B0;
    const register unsigned short int CWT1 = 1;
    sbit  CWT1_bit at EMVSIM0_CWT_VAL.B1;
    const register unsigned short int CWT2 = 2;
    sbit  CWT2_bit at EMVSIM0_CWT_VAL.B2;
    const register unsigned short int CWT3 = 3;
    sbit  CWT3_bit at EMVSIM0_CWT_VAL.B3;
    const register unsigned short int CWT4 = 4;
    sbit  CWT4_bit at EMVSIM0_CWT_VAL.B4;
    const register unsigned short int CWT5 = 5;
    sbit  CWT5_bit at EMVSIM0_CWT_VAL.B5;
    const register unsigned short int CWT6 = 6;
    sbit  CWT6_bit at EMVSIM0_CWT_VAL.B6;
    const register unsigned short int CWT7 = 7;
    sbit  CWT7_bit at EMVSIM0_CWT_VAL.B7;
    const register unsigned short int CWT8 = 8;
    sbit  CWT8_bit at EMVSIM0_CWT_VAL.B8;
    const register unsigned short int CWT9 = 9;
    sbit  CWT9_bit at EMVSIM0_CWT_VAL.B9;
    const register unsigned short int CWT10 = 10;
    sbit  CWT10_bit at EMVSIM0_CWT_VAL.B10;
    const register unsigned short int CWT11 = 11;
    sbit  CWT11_bit at EMVSIM0_CWT_VAL.B11;
    const register unsigned short int CWT12 = 12;
    sbit  CWT12_bit at EMVSIM0_CWT_VAL.B12;
    const register unsigned short int CWT13 = 13;
    sbit  CWT13_bit at EMVSIM0_CWT_VAL.B13;
    const register unsigned short int CWT14 = 14;
    sbit  CWT14_bit at EMVSIM0_CWT_VAL.B14;
    const register unsigned short int CWT15 = 15;
    sbit  CWT15_bit at EMVSIM0_CWT_VAL.B15;

sfr unsigned long   volatile EMVSIM0_BWT_VAL      absolute 0x400D403C;
    const register unsigned short int BWT0 = 0;
    sbit  BWT0_bit at EMVSIM0_BWT_VAL.B0;
    const register unsigned short int BWT1 = 1;
    sbit  BWT1_bit at EMVSIM0_BWT_VAL.B1;
    const register unsigned short int BWT2 = 2;
    sbit  BWT2_bit at EMVSIM0_BWT_VAL.B2;
    const register unsigned short int BWT3 = 3;
    sbit  BWT3_bit at EMVSIM0_BWT_VAL.B3;
    const register unsigned short int BWT4 = 4;
    sbit  BWT4_bit at EMVSIM0_BWT_VAL.B4;
    const register unsigned short int BWT5 = 5;
    sbit  BWT5_bit at EMVSIM0_BWT_VAL.B5;
    const register unsigned short int BWT6 = 6;
    sbit  BWT6_bit at EMVSIM0_BWT_VAL.B6;
    const register unsigned short int BWT7 = 7;
    sbit  BWT7_bit at EMVSIM0_BWT_VAL.B7;
    const register unsigned short int BWT8 = 8;
    sbit  BWT8_bit at EMVSIM0_BWT_VAL.B8;
    const register unsigned short int BWT9 = 9;
    sbit  BWT9_bit at EMVSIM0_BWT_VAL.B9;
    const register unsigned short int BWT10 = 10;
    sbit  BWT10_bit at EMVSIM0_BWT_VAL.B10;
    const register unsigned short int BWT11 = 11;
    sbit  BWT11_bit at EMVSIM0_BWT_VAL.B11;
    const register unsigned short int BWT12 = 12;
    sbit  BWT12_bit at EMVSIM0_BWT_VAL.B12;
    const register unsigned short int BWT13 = 13;
    sbit  BWT13_bit at EMVSIM0_BWT_VAL.B13;
    const register unsigned short int BWT14 = 14;
    sbit  BWT14_bit at EMVSIM0_BWT_VAL.B14;
    const register unsigned short int BWT15 = 15;
    sbit  BWT15_bit at EMVSIM0_BWT_VAL.B15;
    const register unsigned short int BWT16 = 16;
    sbit  BWT16_bit at EMVSIM0_BWT_VAL.B16;
    const register unsigned short int BWT17 = 17;
    sbit  BWT17_bit at EMVSIM0_BWT_VAL.B17;
    const register unsigned short int BWT18 = 18;
    sbit  BWT18_bit at EMVSIM0_BWT_VAL.B18;
    const register unsigned short int BWT19 = 19;
    sbit  BWT19_bit at EMVSIM0_BWT_VAL.B19;
    const register unsigned short int BWT20 = 20;
    sbit  BWT20_bit at EMVSIM0_BWT_VAL.B20;
    const register unsigned short int BWT21 = 21;
    sbit  BWT21_bit at EMVSIM0_BWT_VAL.B21;
    const register unsigned short int BWT22 = 22;
    sbit  BWT22_bit at EMVSIM0_BWT_VAL.B22;
    const register unsigned short int BWT23 = 23;
    sbit  BWT23_bit at EMVSIM0_BWT_VAL.B23;
    const register unsigned short int BWT24 = 24;
    sbit  BWT24_bit at EMVSIM0_BWT_VAL.B24;
    const register unsigned short int BWT25 = 25;
    sbit  BWT25_bit at EMVSIM0_BWT_VAL.B25;
    const register unsigned short int BWT26 = 26;
    sbit  BWT26_bit at EMVSIM0_BWT_VAL.B26;
    const register unsigned short int BWT27 = 27;
    sbit  BWT27_bit at EMVSIM0_BWT_VAL.B27;
    const register unsigned short int BWT28 = 28;
    sbit  BWT28_bit at EMVSIM0_BWT_VAL.B28;
    const register unsigned short int BWT29 = 29;
    sbit  BWT29_bit at EMVSIM0_BWT_VAL.B29;
    const register unsigned short int BWT30 = 30;
    sbit  BWT30_bit at EMVSIM0_BWT_VAL.B30;
    const register unsigned short int BWT31 = 31;
    sbit  BWT31_bit at EMVSIM0_BWT_VAL.B31;

sfr unsigned long   volatile EMVSIM0_BGT_VAL      absolute 0x400D4040;
    const register unsigned short int BGT0 = 0;
    sbit  BGT0_bit at EMVSIM0_BGT_VAL.B0;
    const register unsigned short int BGT1 = 1;
    sbit  BGT1_bit at EMVSIM0_BGT_VAL.B1;
    const register unsigned short int BGT2 = 2;
    sbit  BGT2_bit at EMVSIM0_BGT_VAL.B2;
    const register unsigned short int BGT3 = 3;
    sbit  BGT3_bit at EMVSIM0_BGT_VAL.B3;
    const register unsigned short int BGT4 = 4;
    sbit  BGT4_bit at EMVSIM0_BGT_VAL.B4;
    const register unsigned short int BGT5 = 5;
    sbit  BGT5_bit at EMVSIM0_BGT_VAL.B5;
    const register unsigned short int BGT6 = 6;
    sbit  BGT6_bit at EMVSIM0_BGT_VAL.B6;
    const register unsigned short int BGT7 = 7;
    sbit  BGT7_bit at EMVSIM0_BGT_VAL.B7;
    const register unsigned short int BGT8 = 8;
    sbit  BGT8_bit at EMVSIM0_BGT_VAL.B8;
    const register unsigned short int BGT9 = 9;
    sbit  BGT9_bit at EMVSIM0_BGT_VAL.B9;
    const register unsigned short int BGT10 = 10;
    sbit  BGT10_bit at EMVSIM0_BGT_VAL.B10;
    const register unsigned short int BGT11 = 11;
    sbit  BGT11_bit at EMVSIM0_BGT_VAL.B11;
    const register unsigned short int BGT12 = 12;
    sbit  BGT12_bit at EMVSIM0_BGT_VAL.B12;
    const register unsigned short int BGT13 = 13;
    sbit  BGT13_bit at EMVSIM0_BGT_VAL.B13;
    const register unsigned short int BGT14 = 14;
    sbit  BGT14_bit at EMVSIM0_BGT_VAL.B14;
    const register unsigned short int BGT15 = 15;
    sbit  BGT15_bit at EMVSIM0_BGT_VAL.B15;

sfr unsigned long   volatile EMVSIM0_GPCNT0_VAL   absolute 0x400D4044;
    const register unsigned short int GPCNT00 = 0;
    sbit  GPCNT00_bit at EMVSIM0_GPCNT0_VAL.B0;
    const register unsigned short int GPCNT01 = 1;
    sbit  GPCNT01_bit at EMVSIM0_GPCNT0_VAL.B1;
    const register unsigned short int GPCNT02 = 2;
    sbit  GPCNT02_bit at EMVSIM0_GPCNT0_VAL.B2;
    const register unsigned short int GPCNT03 = 3;
    sbit  GPCNT03_bit at EMVSIM0_GPCNT0_VAL.B3;
    const register unsigned short int GPCNT04 = 4;
    sbit  GPCNT04_bit at EMVSIM0_GPCNT0_VAL.B4;
    const register unsigned short int GPCNT05 = 5;
    sbit  GPCNT05_bit at EMVSIM0_GPCNT0_VAL.B5;
    const register unsigned short int GPCNT06 = 6;
    sbit  GPCNT06_bit at EMVSIM0_GPCNT0_VAL.B6;
    const register unsigned short int GPCNT07 = 7;
    sbit  GPCNT07_bit at EMVSIM0_GPCNT0_VAL.B7;
    const register unsigned short int GPCNT08 = 8;
    sbit  GPCNT08_bit at EMVSIM0_GPCNT0_VAL.B8;
    const register unsigned short int GPCNT09 = 9;
    sbit  GPCNT09_bit at EMVSIM0_GPCNT0_VAL.B9;
    const register unsigned short int GPCNT010 = 10;
    sbit  GPCNT010_bit at EMVSIM0_GPCNT0_VAL.B10;
    const register unsigned short int GPCNT011 = 11;
    sbit  GPCNT011_bit at EMVSIM0_GPCNT0_VAL.B11;
    const register unsigned short int GPCNT012 = 12;
    sbit  GPCNT012_bit at EMVSIM0_GPCNT0_VAL.B12;
    const register unsigned short int GPCNT013 = 13;
    sbit  GPCNT013_bit at EMVSIM0_GPCNT0_VAL.B13;
    const register unsigned short int GPCNT014 = 14;
    sbit  GPCNT014_bit at EMVSIM0_GPCNT0_VAL.B14;
    const register unsigned short int GPCNT015 = 15;
    sbit  GPCNT015_bit at EMVSIM0_GPCNT0_VAL.B15;

sfr unsigned long   volatile EMVSIM0_GPCNT1_VAL   absolute 0x400D4048;
    const register unsigned short int GPCNT10 = 0;
    sbit  GPCNT10_bit at EMVSIM0_GPCNT1_VAL.B0;
    const register unsigned short int GPCNT11 = 1;
    sbit  GPCNT11_bit at EMVSIM0_GPCNT1_VAL.B1;
    const register unsigned short int GPCNT12 = 2;
    sbit  GPCNT12_bit at EMVSIM0_GPCNT1_VAL.B2;
    const register unsigned short int GPCNT13 = 3;
    sbit  GPCNT13_bit at EMVSIM0_GPCNT1_VAL.B3;
    const register unsigned short int GPCNT14 = 4;
    sbit  GPCNT14_bit at EMVSIM0_GPCNT1_VAL.B4;
    const register unsigned short int GPCNT15 = 5;
    sbit  GPCNT15_bit at EMVSIM0_GPCNT1_VAL.B5;
    const register unsigned short int GPCNT16 = 6;
    sbit  GPCNT16_bit at EMVSIM0_GPCNT1_VAL.B6;
    const register unsigned short int GPCNT17 = 7;
    sbit  GPCNT17_bit at EMVSIM0_GPCNT1_VAL.B7;
    const register unsigned short int GPCNT18 = 8;
    sbit  GPCNT18_bit at EMVSIM0_GPCNT1_VAL.B8;
    const register unsigned short int GPCNT19 = 9;
    sbit  GPCNT19_bit at EMVSIM0_GPCNT1_VAL.B9;
    const register unsigned short int GPCNT110 = 10;
    sbit  GPCNT110_bit at EMVSIM0_GPCNT1_VAL.B10;
    const register unsigned short int GPCNT111 = 11;
    sbit  GPCNT111_bit at EMVSIM0_GPCNT1_VAL.B11;
    const register unsigned short int GPCNT112 = 12;
    sbit  GPCNT112_bit at EMVSIM0_GPCNT1_VAL.B12;
    const register unsigned short int GPCNT113 = 13;
    sbit  GPCNT113_bit at EMVSIM0_GPCNT1_VAL.B13;
    const register unsigned short int GPCNT114 = 14;
    sbit  GPCNT114_bit at EMVSIM0_GPCNT1_VAL.B14;
    const register unsigned short int GPCNT115 = 15;
    sbit  GPCNT115_bit at EMVSIM0_GPCNT1_VAL.B15;

sfr unsigned long   volatile EMVSIM1_VER_ID       absolute 0x400D5000;
    sbit  VER0_EMVSIM1_VER_ID_bit at EMVSIM1_VER_ID.B0;
    sbit  VER1_EMVSIM1_VER_ID_bit at EMVSIM1_VER_ID.B1;
    sbit  VER2_EMVSIM1_VER_ID_bit at EMVSIM1_VER_ID.B2;
    sbit  VER3_EMVSIM1_VER_ID_bit at EMVSIM1_VER_ID.B3;
    sbit  VER4_EMVSIM1_VER_ID_bit at EMVSIM1_VER_ID.B4;
    sbit  VER5_EMVSIM1_VER_ID_bit at EMVSIM1_VER_ID.B5;
    sbit  VER6_EMVSIM1_VER_ID_bit at EMVSIM1_VER_ID.B6;
    sbit  VER7_EMVSIM1_VER_ID_bit at EMVSIM1_VER_ID.B7;
    sbit  VER8_EMVSIM1_VER_ID_bit at EMVSIM1_VER_ID.B8;
    sbit  VER9_EMVSIM1_VER_ID_bit at EMVSIM1_VER_ID.B9;
    sbit  VER10_EMVSIM1_VER_ID_bit at EMVSIM1_VER_ID.B10;
    sbit  VER11_EMVSIM1_VER_ID_bit at EMVSIM1_VER_ID.B11;
    sbit  VER12_EMVSIM1_VER_ID_bit at EMVSIM1_VER_ID.B12;
    sbit  VER13_EMVSIM1_VER_ID_bit at EMVSIM1_VER_ID.B13;
    sbit  VER14_EMVSIM1_VER_ID_bit at EMVSIM1_VER_ID.B14;
    sbit  VER15_EMVSIM1_VER_ID_bit at EMVSIM1_VER_ID.B15;
    sbit  VER16_EMVSIM1_VER_ID_bit at EMVSIM1_VER_ID.B16;
    sbit  VER17_EMVSIM1_VER_ID_bit at EMVSIM1_VER_ID.B17;
    sbit  VER18_EMVSIM1_VER_ID_bit at EMVSIM1_VER_ID.B18;
    sbit  VER19_EMVSIM1_VER_ID_bit at EMVSIM1_VER_ID.B19;
    sbit  VER20_EMVSIM1_VER_ID_bit at EMVSIM1_VER_ID.B20;
    sbit  VER21_EMVSIM1_VER_ID_bit at EMVSIM1_VER_ID.B21;
    sbit  VER22_EMVSIM1_VER_ID_bit at EMVSIM1_VER_ID.B22;
    sbit  VER23_EMVSIM1_VER_ID_bit at EMVSIM1_VER_ID.B23;
    sbit  VER24_EMVSIM1_VER_ID_bit at EMVSIM1_VER_ID.B24;
    sbit  VER25_EMVSIM1_VER_ID_bit at EMVSIM1_VER_ID.B25;
    sbit  VER26_EMVSIM1_VER_ID_bit at EMVSIM1_VER_ID.B26;
    sbit  VER27_EMVSIM1_VER_ID_bit at EMVSIM1_VER_ID.B27;
    sbit  VER28_EMVSIM1_VER_ID_bit at EMVSIM1_VER_ID.B28;
    sbit  VER29_EMVSIM1_VER_ID_bit at EMVSIM1_VER_ID.B29;
    sbit  VER30_EMVSIM1_VER_ID_bit at EMVSIM1_VER_ID.B30;
    sbit  VER31_EMVSIM1_VER_ID_bit at EMVSIM1_VER_ID.B31;

sfr unsigned long   volatile EMVSIM1_PARAM        absolute 0x400D5004;
    sbit  RX_FIFO_DEPTH0_EMVSIM1_PARAM_bit at EMVSIM1_PARAM.B0;
    sbit  RX_FIFO_DEPTH1_EMVSIM1_PARAM_bit at EMVSIM1_PARAM.B1;
    sbit  RX_FIFO_DEPTH2_EMVSIM1_PARAM_bit at EMVSIM1_PARAM.B2;
    sbit  RX_FIFO_DEPTH3_EMVSIM1_PARAM_bit at EMVSIM1_PARAM.B3;
    sbit  RX_FIFO_DEPTH4_EMVSIM1_PARAM_bit at EMVSIM1_PARAM.B4;
    sbit  RX_FIFO_DEPTH5_EMVSIM1_PARAM_bit at EMVSIM1_PARAM.B5;
    sbit  RX_FIFO_DEPTH6_EMVSIM1_PARAM_bit at EMVSIM1_PARAM.B6;
    sbit  RX_FIFO_DEPTH7_EMVSIM1_PARAM_bit at EMVSIM1_PARAM.B7;
    sbit  TX_FIFO_DEPTH0_EMVSIM1_PARAM_bit at EMVSIM1_PARAM.B8;
    sbit  TX_FIFO_DEPTH1_EMVSIM1_PARAM_bit at EMVSIM1_PARAM.B9;
    sbit  TX_FIFO_DEPTH2_EMVSIM1_PARAM_bit at EMVSIM1_PARAM.B10;
    sbit  TX_FIFO_DEPTH3_EMVSIM1_PARAM_bit at EMVSIM1_PARAM.B11;
    sbit  TX_FIFO_DEPTH4_EMVSIM1_PARAM_bit at EMVSIM1_PARAM.B12;
    sbit  TX_FIFO_DEPTH5_EMVSIM1_PARAM_bit at EMVSIM1_PARAM.B13;
    sbit  TX_FIFO_DEPTH6_EMVSIM1_PARAM_bit at EMVSIM1_PARAM.B14;
    sbit  TX_FIFO_DEPTH7_EMVSIM1_PARAM_bit at EMVSIM1_PARAM.B15;

sfr unsigned long   volatile EMVSIM1_CLKCFG       absolute 0x400D5008;
    sbit  CLK_PRSC0_EMVSIM1_CLKCFG_bit at EMVSIM1_CLKCFG.B0;
    sbit  CLK_PRSC1_EMVSIM1_CLKCFG_bit at EMVSIM1_CLKCFG.B1;
    sbit  CLK_PRSC2_EMVSIM1_CLKCFG_bit at EMVSIM1_CLKCFG.B2;
    sbit  CLK_PRSC3_EMVSIM1_CLKCFG_bit at EMVSIM1_CLKCFG.B3;
    sbit  CLK_PRSC4_EMVSIM1_CLKCFG_bit at EMVSIM1_CLKCFG.B4;
    sbit  CLK_PRSC5_EMVSIM1_CLKCFG_bit at EMVSIM1_CLKCFG.B5;
    sbit  CLK_PRSC6_EMVSIM1_CLKCFG_bit at EMVSIM1_CLKCFG.B6;
    sbit  CLK_PRSC7_EMVSIM1_CLKCFG_bit at EMVSIM1_CLKCFG.B7;
    sbit  GPCNT1_CLK_SEL0_EMVSIM1_CLKCFG_bit at EMVSIM1_CLKCFG.B8;
    sbit  GPCNT1_CLK_SEL1_EMVSIM1_CLKCFG_bit at EMVSIM1_CLKCFG.B9;
    sbit  GPCNT0_CLK_SEL0_EMVSIM1_CLKCFG_bit at EMVSIM1_CLKCFG.B10;
    sbit  GPCNT0_CLK_SEL1_EMVSIM1_CLKCFG_bit at EMVSIM1_CLKCFG.B11;

sfr unsigned long   volatile EMVSIM1_DIVISOR      absolute 0x400D500C;
    sbit  DIVISOR_VALUE0_EMVSIM1_DIVISOR_bit at EMVSIM1_DIVISOR.B0;
    sbit  DIVISOR_VALUE1_EMVSIM1_DIVISOR_bit at EMVSIM1_DIVISOR.B1;
    sbit  DIVISOR_VALUE2_EMVSIM1_DIVISOR_bit at EMVSIM1_DIVISOR.B2;
    sbit  DIVISOR_VALUE3_EMVSIM1_DIVISOR_bit at EMVSIM1_DIVISOR.B3;
    sbit  DIVISOR_VALUE4_EMVSIM1_DIVISOR_bit at EMVSIM1_DIVISOR.B4;
    sbit  DIVISOR_VALUE5_EMVSIM1_DIVISOR_bit at EMVSIM1_DIVISOR.B5;
    sbit  DIVISOR_VALUE6_EMVSIM1_DIVISOR_bit at EMVSIM1_DIVISOR.B6;
    sbit  DIVISOR_VALUE7_EMVSIM1_DIVISOR_bit at EMVSIM1_DIVISOR.B7;
    sbit  DIVISOR_VALUE8_EMVSIM1_DIVISOR_bit at EMVSIM1_DIVISOR.B8;

sfr unsigned long   volatile EMVSIM1_CTRL         absolute 0x400D5010;
    sbit  IC_EMVSIM1_CTRL_bit at EMVSIM1_CTRL.B0;
    sbit  ICM_EMVSIM1_CTRL_bit at EMVSIM1_CTRL.B1;
    sbit  ANACK_EMVSIM1_CTRL_bit at EMVSIM1_CTRL.B2;
    sbit  ONACK_EMVSIM1_CTRL_bit at EMVSIM1_CTRL.B3;
    sbit  FLSH_RX_EMVSIM1_CTRL_bit at EMVSIM1_CTRL.B8;
    sbit  FLSH_TX_EMVSIM1_CTRL_bit at EMVSIM1_CTRL.B9;
    sbit  SW_RST_EMVSIM1_CTRL_bit at EMVSIM1_CTRL.B10;
    sbit  KILL_CLOCKS_EMVSIM1_CTRL_bit at EMVSIM1_CTRL.B11;
    sbit  DOZE_EN_EMVSIM1_CTRL_bit at EMVSIM1_CTRL.B12;
    sbit  STOP_EN_EMVSIM1_CTRL_bit at EMVSIM1_CTRL.B13;
    sbit  RCV_EN_EMVSIM1_CTRL_bit at EMVSIM1_CTRL.B16;
    sbit  XMT_EN_EMVSIM1_CTRL_bit at EMVSIM1_CTRL.B17;
    sbit  RCVR_11_EMVSIM1_CTRL_bit at EMVSIM1_CTRL.B18;
    sbit  RX_DMA_EN_EMVSIM1_CTRL_bit at EMVSIM1_CTRL.B19;
    sbit  TX_DMA_EN_EMVSIM1_CTRL_bit at EMVSIM1_CTRL.B20;
    sbit  INV_CRC_VAL_EMVSIM1_CTRL_bit at EMVSIM1_CTRL.B24;
    sbit  CRC_OUT_FLIP_EMVSIM1_CTRL_bit at EMVSIM1_CTRL.B25;
    sbit  CRC_IN_FLIP_EMVSIM1_CTRL_bit at EMVSIM1_CTRL.B26;
    sbit  CWT_EN_EMVSIM1_CTRL_bit at EMVSIM1_CTRL.B27;
    sbit  LRC_EN_EMVSIM1_CTRL_bit at EMVSIM1_CTRL.B28;
    sbit  CRC_EN_EMVSIM1_CTRL_bit at EMVSIM1_CTRL.B29;
    sbit  XMT_CRC_LRC_EMVSIM1_CTRL_bit at EMVSIM1_CTRL.B30;
    sbit  BWT_EN_EMVSIM1_CTRL_bit at EMVSIM1_CTRL.B31;

sfr unsigned long   volatile EMVSIM1_INT_MASK     absolute 0x400D5014;
    sbit  RDT_IM_EMVSIM1_INT_MASK_bit at EMVSIM1_INT_MASK.B0;
    sbit  TC_IM_EMVSIM1_INT_MASK_bit at EMVSIM1_INT_MASK.B1;
    sbit  RFO_IM_EMVSIM1_INT_MASK_bit at EMVSIM1_INT_MASK.B2;
    sbit  ETC_IM_EMVSIM1_INT_MASK_bit at EMVSIM1_INT_MASK.B3;
    sbit  TFE_IM_EMVSIM1_INT_MASK_bit at EMVSIM1_INT_MASK.B4;
    sbit  TNACK_IM_EMVSIM1_INT_MASK_bit at EMVSIM1_INT_MASK.B5;
    sbit  TFF_IM_EMVSIM1_INT_MASK_bit at EMVSIM1_INT_MASK.B6;
    sbit  TDT_IM_EMVSIM1_INT_MASK_bit at EMVSIM1_INT_MASK.B7;
    sbit  GPCNT0_IM_EMVSIM1_INT_MASK_bit at EMVSIM1_INT_MASK.B8;
    sbit  CWT_ERR_IM_EMVSIM1_INT_MASK_bit at EMVSIM1_INT_MASK.B9;
    sbit  RNACK_IM_EMVSIM1_INT_MASK_bit at EMVSIM1_INT_MASK.B10;
    sbit  BWT_ERR_IM_EMVSIM1_INT_MASK_bit at EMVSIM1_INT_MASK.B11;
    sbit  BGT_ERR_IM_EMVSIM1_INT_MASK_bit at EMVSIM1_INT_MASK.B12;
    sbit  GPCNT1_IM_EMVSIM1_INT_MASK_bit at EMVSIM1_INT_MASK.B13;
    sbit  RX_DATA_IM_EMVSIM1_INT_MASK_bit at EMVSIM1_INT_MASK.B14;
    sbit  PEF_IM_EMVSIM1_INT_MASK_bit at EMVSIM1_INT_MASK.B15;

sfr unsigned long   volatile EMVSIM1_RX_THD       absolute 0x400D5018;
    sbit  RDT0_EMVSIM1_RX_THD_bit at EMVSIM1_RX_THD.B0;
    sbit  RDT1_EMVSIM1_RX_THD_bit at EMVSIM1_RX_THD.B1;
    sbit  RDT2_EMVSIM1_RX_THD_bit at EMVSIM1_RX_THD.B2;
    sbit  RDT3_EMVSIM1_RX_THD_bit at EMVSIM1_RX_THD.B3;
    sbit  RNCK_THD0_EMVSIM1_RX_THD_bit at EMVSIM1_RX_THD.B8;
    sbit  RNCK_THD1_EMVSIM1_RX_THD_bit at EMVSIM1_RX_THD.B9;
    sbit  RNCK_THD2_EMVSIM1_RX_THD_bit at EMVSIM1_RX_THD.B10;
    sbit  RNCK_THD3_EMVSIM1_RX_THD_bit at EMVSIM1_RX_THD.B11;

sfr unsigned long   volatile EMVSIM1_TX_THD       absolute 0x400D501C;
    sbit  TDT0_EMVSIM1_TX_THD_bit at EMVSIM1_TX_THD.B0;
    sbit  TDT1_EMVSIM1_TX_THD_bit at EMVSIM1_TX_THD.B1;
    sbit  TDT2_EMVSIM1_TX_THD_bit at EMVSIM1_TX_THD.B2;
    sbit  TDT3_EMVSIM1_TX_THD_bit at EMVSIM1_TX_THD.B3;
    sbit  TNCK_THD0_EMVSIM1_TX_THD_bit at EMVSIM1_TX_THD.B8;
    sbit  TNCK_THD1_EMVSIM1_TX_THD_bit at EMVSIM1_TX_THD.B9;
    sbit  TNCK_THD2_EMVSIM1_TX_THD_bit at EMVSIM1_TX_THD.B10;
    sbit  TNCK_THD3_EMVSIM1_TX_THD_bit at EMVSIM1_TX_THD.B11;

sfr unsigned long   volatile EMVSIM1_RX_STATUS    absolute 0x400D5020;
    sbit  RFO_EMVSIM1_RX_STATUS_bit at EMVSIM1_RX_STATUS.B0;
    sbit  RX_DATA_EMVSIM1_RX_STATUS_bit at EMVSIM1_RX_STATUS.B4;
    sbit  RDTF_EMVSIM1_RX_STATUS_bit at EMVSIM1_RX_STATUS.B5;
    sbit  LRC_OK_EMVSIM1_RX_STATUS_bit at EMVSIM1_RX_STATUS.B6;
    sbit  CRC_OK_EMVSIM1_RX_STATUS_bit at EMVSIM1_RX_STATUS.B7;
    sbit  CWT_ERR_EMVSIM1_RX_STATUS_bit at EMVSIM1_RX_STATUS.B8;
    sbit  RTE_EMVSIM1_RX_STATUS_bit at EMVSIM1_RX_STATUS.B9;
    sbit  BWT_ERR_EMVSIM1_RX_STATUS_bit at EMVSIM1_RX_STATUS.B10;
    sbit  BGT_ERR_EMVSIM1_RX_STATUS_bit at EMVSIM1_RX_STATUS.B11;
    sbit  PEF_EMVSIM1_RX_STATUS_bit at EMVSIM1_RX_STATUS.B12;
    sbit  FEF_EMVSIM1_RX_STATUS_bit at EMVSIM1_RX_STATUS.B13;
    sbit  RX_WPTR0_EMVSIM1_RX_STATUS_bit at EMVSIM1_RX_STATUS.B16;
    sbit  RX_WPTR1_EMVSIM1_RX_STATUS_bit at EMVSIM1_RX_STATUS.B17;
    sbit  RX_WPTR2_EMVSIM1_RX_STATUS_bit at EMVSIM1_RX_STATUS.B18;
    sbit  RX_WPTR3_EMVSIM1_RX_STATUS_bit at EMVSIM1_RX_STATUS.B19;
    sbit  RX_CNT0_EMVSIM1_RX_STATUS_bit at EMVSIM1_RX_STATUS.B24;
    sbit  RX_CNT1_EMVSIM1_RX_STATUS_bit at EMVSIM1_RX_STATUS.B25;
    sbit  RX_CNT2_EMVSIM1_RX_STATUS_bit at EMVSIM1_RX_STATUS.B26;
    sbit  RX_CNT3_EMVSIM1_RX_STATUS_bit at EMVSIM1_RX_STATUS.B27;
    sbit  RX_CNT4_EMVSIM1_RX_STATUS_bit at EMVSIM1_RX_STATUS.B28;

sfr unsigned long   volatile EMVSIM1_TX_STATUS    absolute 0x400D5024;
    sbit  TNTE_EMVSIM1_TX_STATUS_bit at EMVSIM1_TX_STATUS.B0;
    sbit  TFE_EMVSIM1_TX_STATUS_bit at EMVSIM1_TX_STATUS.B3;
    sbit  ETCF_EMVSIM1_TX_STATUS_bit at EMVSIM1_TX_STATUS.B4;
    sbit  TCF_EMVSIM1_TX_STATUS_bit at EMVSIM1_TX_STATUS.B5;
    sbit  TFF_EMVSIM1_TX_STATUS_bit at EMVSIM1_TX_STATUS.B6;
    sbit  TDTF_EMVSIM1_TX_STATUS_bit at EMVSIM1_TX_STATUS.B7;
    sbit  GPCNT0_TO_EMVSIM1_TX_STATUS_bit at EMVSIM1_TX_STATUS.B8;
    sbit  GPCNT1_TO_EMVSIM1_TX_STATUS_bit at EMVSIM1_TX_STATUS.B9;
    sbit  TX_RPTR0_EMVSIM1_TX_STATUS_bit at EMVSIM1_TX_STATUS.B16;
    sbit  TX_RPTR1_EMVSIM1_TX_STATUS_bit at EMVSIM1_TX_STATUS.B17;
    sbit  TX_RPTR2_EMVSIM1_TX_STATUS_bit at EMVSIM1_TX_STATUS.B18;
    sbit  TX_RPTR3_EMVSIM1_TX_STATUS_bit at EMVSIM1_TX_STATUS.B19;
    sbit  TX_CNT0_EMVSIM1_TX_STATUS_bit at EMVSIM1_TX_STATUS.B24;
    sbit  TX_CNT1_EMVSIM1_TX_STATUS_bit at EMVSIM1_TX_STATUS.B25;
    sbit  TX_CNT2_EMVSIM1_TX_STATUS_bit at EMVSIM1_TX_STATUS.B26;
    sbit  TX_CNT3_EMVSIM1_TX_STATUS_bit at EMVSIM1_TX_STATUS.B27;
    sbit  TX_CNT4_EMVSIM1_TX_STATUS_bit at EMVSIM1_TX_STATUS.B28;

sfr unsigned long   volatile EMVSIM1_PCSR         absolute 0x400D5028;
    sbit  SAPD_EMVSIM1_PCSR_bit at EMVSIM1_PCSR.B0;
    sbit  SVCC_EN_EMVSIM1_PCSR_bit at EMVSIM1_PCSR.B1;
    sbit  VCCENP_EMVSIM1_PCSR_bit at EMVSIM1_PCSR.B2;
    sbit  SRST_EMVSIM1_PCSR_bit at EMVSIM1_PCSR.B3;
    sbit  SCEN_EMVSIM1_PCSR_bit at EMVSIM1_PCSR.B4;
    sbit  SCSP_EMVSIM1_PCSR_bit at EMVSIM1_PCSR.B5;
    sbit  SPD_EMVSIM1_PCSR_bit at EMVSIM1_PCSR.B7;
    sbit  SPDIM_EMVSIM1_PCSR_bit at EMVSIM1_PCSR.B24;
    sbit  SPDIF_EMVSIM1_PCSR_bit at EMVSIM1_PCSR.B25;
    sbit  SPDP_EMVSIM1_PCSR_bit at EMVSIM1_PCSR.B26;
    sbit  SPDES_EMVSIM1_PCSR_bit at EMVSIM1_PCSR.B27;

sfr unsigned long   volatile EMVSIM1_RX_BUF       absolute 0x400D502C;
    sbit  RX_BYTE0_EMVSIM1_RX_BUF_bit at EMVSIM1_RX_BUF.B0;
    sbit  RX_BYTE1_EMVSIM1_RX_BUF_bit at EMVSIM1_RX_BUF.B1;
    sbit  RX_BYTE2_EMVSIM1_RX_BUF_bit at EMVSIM1_RX_BUF.B2;
    sbit  RX_BYTE3_EMVSIM1_RX_BUF_bit at EMVSIM1_RX_BUF.B3;
    sbit  RX_BYTE4_EMVSIM1_RX_BUF_bit at EMVSIM1_RX_BUF.B4;
    sbit  RX_BYTE5_EMVSIM1_RX_BUF_bit at EMVSIM1_RX_BUF.B5;
    sbit  RX_BYTE6_EMVSIM1_RX_BUF_bit at EMVSIM1_RX_BUF.B6;
    sbit  RX_BYTE7_EMVSIM1_RX_BUF_bit at EMVSIM1_RX_BUF.B7;

sfr unsigned long   volatile EMVSIM1_TX_BUF       absolute 0x400D5030;
    sbit  TX_BYTE0_EMVSIM1_TX_BUF_bit at EMVSIM1_TX_BUF.B0;
    sbit  TX_BYTE1_EMVSIM1_TX_BUF_bit at EMVSIM1_TX_BUF.B1;
    sbit  TX_BYTE2_EMVSIM1_TX_BUF_bit at EMVSIM1_TX_BUF.B2;
    sbit  TX_BYTE3_EMVSIM1_TX_BUF_bit at EMVSIM1_TX_BUF.B3;
    sbit  TX_BYTE4_EMVSIM1_TX_BUF_bit at EMVSIM1_TX_BUF.B4;
    sbit  TX_BYTE5_EMVSIM1_TX_BUF_bit at EMVSIM1_TX_BUF.B5;
    sbit  TX_BYTE6_EMVSIM1_TX_BUF_bit at EMVSIM1_TX_BUF.B6;
    sbit  TX_BYTE7_EMVSIM1_TX_BUF_bit at EMVSIM1_TX_BUF.B7;

sfr unsigned long   volatile EMVSIM1_TX_GETU      absolute 0x400D5034;
    sbit  GETU0_EMVSIM1_TX_GETU_bit at EMVSIM1_TX_GETU.B0;
    sbit  GETU1_EMVSIM1_TX_GETU_bit at EMVSIM1_TX_GETU.B1;
    sbit  GETU2_EMVSIM1_TX_GETU_bit at EMVSIM1_TX_GETU.B2;
    sbit  GETU3_EMVSIM1_TX_GETU_bit at EMVSIM1_TX_GETU.B3;
    sbit  GETU4_EMVSIM1_TX_GETU_bit at EMVSIM1_TX_GETU.B4;
    sbit  GETU5_EMVSIM1_TX_GETU_bit at EMVSIM1_TX_GETU.B5;
    sbit  GETU6_EMVSIM1_TX_GETU_bit at EMVSIM1_TX_GETU.B6;
    sbit  GETU7_EMVSIM1_TX_GETU_bit at EMVSIM1_TX_GETU.B7;

sfr unsigned long   volatile EMVSIM1_CWT_VAL      absolute 0x400D5038;
    sbit  CWT0_EMVSIM1_CWT_VAL_bit at EMVSIM1_CWT_VAL.B0;
    sbit  CWT1_EMVSIM1_CWT_VAL_bit at EMVSIM1_CWT_VAL.B1;
    sbit  CWT2_EMVSIM1_CWT_VAL_bit at EMVSIM1_CWT_VAL.B2;
    sbit  CWT3_EMVSIM1_CWT_VAL_bit at EMVSIM1_CWT_VAL.B3;
    sbit  CWT4_EMVSIM1_CWT_VAL_bit at EMVSIM1_CWT_VAL.B4;
    sbit  CWT5_EMVSIM1_CWT_VAL_bit at EMVSIM1_CWT_VAL.B5;
    sbit  CWT6_EMVSIM1_CWT_VAL_bit at EMVSIM1_CWT_VAL.B6;
    sbit  CWT7_EMVSIM1_CWT_VAL_bit at EMVSIM1_CWT_VAL.B7;
    sbit  CWT8_EMVSIM1_CWT_VAL_bit at EMVSIM1_CWT_VAL.B8;
    sbit  CWT9_EMVSIM1_CWT_VAL_bit at EMVSIM1_CWT_VAL.B9;
    sbit  CWT10_EMVSIM1_CWT_VAL_bit at EMVSIM1_CWT_VAL.B10;
    sbit  CWT11_EMVSIM1_CWT_VAL_bit at EMVSIM1_CWT_VAL.B11;
    sbit  CWT12_EMVSIM1_CWT_VAL_bit at EMVSIM1_CWT_VAL.B12;
    sbit  CWT13_EMVSIM1_CWT_VAL_bit at EMVSIM1_CWT_VAL.B13;
    sbit  CWT14_EMVSIM1_CWT_VAL_bit at EMVSIM1_CWT_VAL.B14;
    sbit  CWT15_EMVSIM1_CWT_VAL_bit at EMVSIM1_CWT_VAL.B15;

sfr unsigned long   volatile EMVSIM1_BWT_VAL      absolute 0x400D503C;
    sbit  BWT0_EMVSIM1_BWT_VAL_bit at EMVSIM1_BWT_VAL.B0;
    sbit  BWT1_EMVSIM1_BWT_VAL_bit at EMVSIM1_BWT_VAL.B1;
    sbit  BWT2_EMVSIM1_BWT_VAL_bit at EMVSIM1_BWT_VAL.B2;
    sbit  BWT3_EMVSIM1_BWT_VAL_bit at EMVSIM1_BWT_VAL.B3;
    sbit  BWT4_EMVSIM1_BWT_VAL_bit at EMVSIM1_BWT_VAL.B4;
    sbit  BWT5_EMVSIM1_BWT_VAL_bit at EMVSIM1_BWT_VAL.B5;
    sbit  BWT6_EMVSIM1_BWT_VAL_bit at EMVSIM1_BWT_VAL.B6;
    sbit  BWT7_EMVSIM1_BWT_VAL_bit at EMVSIM1_BWT_VAL.B7;
    sbit  BWT8_EMVSIM1_BWT_VAL_bit at EMVSIM1_BWT_VAL.B8;
    sbit  BWT9_EMVSIM1_BWT_VAL_bit at EMVSIM1_BWT_VAL.B9;
    sbit  BWT10_EMVSIM1_BWT_VAL_bit at EMVSIM1_BWT_VAL.B10;
    sbit  BWT11_EMVSIM1_BWT_VAL_bit at EMVSIM1_BWT_VAL.B11;
    sbit  BWT12_EMVSIM1_BWT_VAL_bit at EMVSIM1_BWT_VAL.B12;
    sbit  BWT13_EMVSIM1_BWT_VAL_bit at EMVSIM1_BWT_VAL.B13;
    sbit  BWT14_EMVSIM1_BWT_VAL_bit at EMVSIM1_BWT_VAL.B14;
    sbit  BWT15_EMVSIM1_BWT_VAL_bit at EMVSIM1_BWT_VAL.B15;
    sbit  BWT16_EMVSIM1_BWT_VAL_bit at EMVSIM1_BWT_VAL.B16;
    sbit  BWT17_EMVSIM1_BWT_VAL_bit at EMVSIM1_BWT_VAL.B17;
    sbit  BWT18_EMVSIM1_BWT_VAL_bit at EMVSIM1_BWT_VAL.B18;
    sbit  BWT19_EMVSIM1_BWT_VAL_bit at EMVSIM1_BWT_VAL.B19;
    sbit  BWT20_EMVSIM1_BWT_VAL_bit at EMVSIM1_BWT_VAL.B20;
    sbit  BWT21_EMVSIM1_BWT_VAL_bit at EMVSIM1_BWT_VAL.B21;
    sbit  BWT22_EMVSIM1_BWT_VAL_bit at EMVSIM1_BWT_VAL.B22;
    sbit  BWT23_EMVSIM1_BWT_VAL_bit at EMVSIM1_BWT_VAL.B23;
    sbit  BWT24_EMVSIM1_BWT_VAL_bit at EMVSIM1_BWT_VAL.B24;
    sbit  BWT25_EMVSIM1_BWT_VAL_bit at EMVSIM1_BWT_VAL.B25;
    sbit  BWT26_EMVSIM1_BWT_VAL_bit at EMVSIM1_BWT_VAL.B26;
    sbit  BWT27_EMVSIM1_BWT_VAL_bit at EMVSIM1_BWT_VAL.B27;
    sbit  BWT28_EMVSIM1_BWT_VAL_bit at EMVSIM1_BWT_VAL.B28;
    sbit  BWT29_EMVSIM1_BWT_VAL_bit at EMVSIM1_BWT_VAL.B29;
    sbit  BWT30_EMVSIM1_BWT_VAL_bit at EMVSIM1_BWT_VAL.B30;
    sbit  BWT31_EMVSIM1_BWT_VAL_bit at EMVSIM1_BWT_VAL.B31;

sfr unsigned long   volatile EMVSIM1_BGT_VAL      absolute 0x400D5040;
    sbit  BGT0_EMVSIM1_BGT_VAL_bit at EMVSIM1_BGT_VAL.B0;
    sbit  BGT1_EMVSIM1_BGT_VAL_bit at EMVSIM1_BGT_VAL.B1;
    sbit  BGT2_EMVSIM1_BGT_VAL_bit at EMVSIM1_BGT_VAL.B2;
    sbit  BGT3_EMVSIM1_BGT_VAL_bit at EMVSIM1_BGT_VAL.B3;
    sbit  BGT4_EMVSIM1_BGT_VAL_bit at EMVSIM1_BGT_VAL.B4;
    sbit  BGT5_EMVSIM1_BGT_VAL_bit at EMVSIM1_BGT_VAL.B5;
    sbit  BGT6_EMVSIM1_BGT_VAL_bit at EMVSIM1_BGT_VAL.B6;
    sbit  BGT7_EMVSIM1_BGT_VAL_bit at EMVSIM1_BGT_VAL.B7;
    sbit  BGT8_EMVSIM1_BGT_VAL_bit at EMVSIM1_BGT_VAL.B8;
    sbit  BGT9_EMVSIM1_BGT_VAL_bit at EMVSIM1_BGT_VAL.B9;
    sbit  BGT10_EMVSIM1_BGT_VAL_bit at EMVSIM1_BGT_VAL.B10;
    sbit  BGT11_EMVSIM1_BGT_VAL_bit at EMVSIM1_BGT_VAL.B11;
    sbit  BGT12_EMVSIM1_BGT_VAL_bit at EMVSIM1_BGT_VAL.B12;
    sbit  BGT13_EMVSIM1_BGT_VAL_bit at EMVSIM1_BGT_VAL.B13;
    sbit  BGT14_EMVSIM1_BGT_VAL_bit at EMVSIM1_BGT_VAL.B14;
    sbit  BGT15_EMVSIM1_BGT_VAL_bit at EMVSIM1_BGT_VAL.B15;

sfr unsigned long   volatile EMVSIM1_GPCNT0_VAL   absolute 0x400D5044;
    sbit  GPCNT00_EMVSIM1_GPCNT0_VAL_bit at EMVSIM1_GPCNT0_VAL.B0;
    sbit  GPCNT01_EMVSIM1_GPCNT0_VAL_bit at EMVSIM1_GPCNT0_VAL.B1;
    sbit  GPCNT02_EMVSIM1_GPCNT0_VAL_bit at EMVSIM1_GPCNT0_VAL.B2;
    sbit  GPCNT03_EMVSIM1_GPCNT0_VAL_bit at EMVSIM1_GPCNT0_VAL.B3;
    sbit  GPCNT04_EMVSIM1_GPCNT0_VAL_bit at EMVSIM1_GPCNT0_VAL.B4;
    sbit  GPCNT05_EMVSIM1_GPCNT0_VAL_bit at EMVSIM1_GPCNT0_VAL.B5;
    sbit  GPCNT06_EMVSIM1_GPCNT0_VAL_bit at EMVSIM1_GPCNT0_VAL.B6;
    sbit  GPCNT07_EMVSIM1_GPCNT0_VAL_bit at EMVSIM1_GPCNT0_VAL.B7;
    sbit  GPCNT08_EMVSIM1_GPCNT0_VAL_bit at EMVSIM1_GPCNT0_VAL.B8;
    sbit  GPCNT09_EMVSIM1_GPCNT0_VAL_bit at EMVSIM1_GPCNT0_VAL.B9;
    sbit  GPCNT010_EMVSIM1_GPCNT0_VAL_bit at EMVSIM1_GPCNT0_VAL.B10;
    sbit  GPCNT011_EMVSIM1_GPCNT0_VAL_bit at EMVSIM1_GPCNT0_VAL.B11;
    sbit  GPCNT012_EMVSIM1_GPCNT0_VAL_bit at EMVSIM1_GPCNT0_VAL.B12;
    sbit  GPCNT013_EMVSIM1_GPCNT0_VAL_bit at EMVSIM1_GPCNT0_VAL.B13;
    sbit  GPCNT014_EMVSIM1_GPCNT0_VAL_bit at EMVSIM1_GPCNT0_VAL.B14;
    sbit  GPCNT015_EMVSIM1_GPCNT0_VAL_bit at EMVSIM1_GPCNT0_VAL.B15;

sfr unsigned long   volatile EMVSIM1_GPCNT1_VAL   absolute 0x400D5048;
    sbit  GPCNT10_EMVSIM1_GPCNT1_VAL_bit at EMVSIM1_GPCNT1_VAL.B0;
    sbit  GPCNT11_EMVSIM1_GPCNT1_VAL_bit at EMVSIM1_GPCNT1_VAL.B1;
    sbit  GPCNT12_EMVSIM1_GPCNT1_VAL_bit at EMVSIM1_GPCNT1_VAL.B2;
    sbit  GPCNT13_EMVSIM1_GPCNT1_VAL_bit at EMVSIM1_GPCNT1_VAL.B3;
    sbit  GPCNT14_EMVSIM1_GPCNT1_VAL_bit at EMVSIM1_GPCNT1_VAL.B4;
    sbit  GPCNT15_EMVSIM1_GPCNT1_VAL_bit at EMVSIM1_GPCNT1_VAL.B5;
    sbit  GPCNT16_EMVSIM1_GPCNT1_VAL_bit at EMVSIM1_GPCNT1_VAL.B6;
    sbit  GPCNT17_EMVSIM1_GPCNT1_VAL_bit at EMVSIM1_GPCNT1_VAL.B7;
    sbit  GPCNT18_EMVSIM1_GPCNT1_VAL_bit at EMVSIM1_GPCNT1_VAL.B8;
    sbit  GPCNT19_EMVSIM1_GPCNT1_VAL_bit at EMVSIM1_GPCNT1_VAL.B9;
    sbit  GPCNT110_EMVSIM1_GPCNT1_VAL_bit at EMVSIM1_GPCNT1_VAL.B10;
    sbit  GPCNT111_EMVSIM1_GPCNT1_VAL_bit at EMVSIM1_GPCNT1_VAL.B11;
    sbit  GPCNT112_EMVSIM1_GPCNT1_VAL_bit at EMVSIM1_GPCNT1_VAL.B12;
    sbit  GPCNT113_EMVSIM1_GPCNT1_VAL_bit at EMVSIM1_GPCNT1_VAL.B13;
    sbit  GPCNT114_EMVSIM1_GPCNT1_VAL_bit at EMVSIM1_GPCNT1_VAL.B14;
    sbit  GPCNT115_EMVSIM1_GPCNT1_VAL_bit at EMVSIM1_GPCNT1_VAL.B15;

sfr unsigned long   volatile QUADSPI0_MCR         absolute 0x400DA000;
    const register unsigned short int SWRSTSD = 0;
    sbit  SWRSTSD_bit at QUADSPI0_MCR.B0;
    const register unsigned short int SWRSTHD = 1;
    sbit  SWRSTHD_bit at QUADSPI0_MCR.B1;
    const register unsigned short int END_CFG0 = 2;
    sbit  END_CFG0_bit at QUADSPI0_MCR.B2;
    const register unsigned short int END_CFG1 = 3;
    sbit  END_CFG1_bit at QUADSPI0_MCR.B3;
    const register unsigned short int DQS_LAT_EN = 5;
    sbit  DQS_LAT_EN_bit at QUADSPI0_MCR.B5;
    const register unsigned short int DQS_EN = 6;
    sbit  DQS_EN_bit at QUADSPI0_MCR.B6;
    const register unsigned short int DDR_EN = 7;
    sbit  DDR_EN_bit at QUADSPI0_MCR.B7;
    sbit  CLR_RXF_QUADSPI0_MCR_bit at QUADSPI0_MCR.B10;
    sbit  CLR_TXF_QUADSPI0_MCR_bit at QUADSPI0_MCR.B11;
    sbit  MDIS_QUADSPI0_MCR_bit at QUADSPI0_MCR.B14;
    const register unsigned short int SCLKCFG0 = 24;
    sbit  SCLKCFG0_bit at QUADSPI0_MCR.B24;
    const register unsigned short int SCLKCFG1 = 25;
    sbit  SCLKCFG1_bit at QUADSPI0_MCR.B25;
    const register unsigned short int SCLKCFG2 = 26;
    sbit  SCLKCFG2_bit at QUADSPI0_MCR.B26;
    const register unsigned short int SCLKCFG3 = 27;
    sbit  SCLKCFG3_bit at QUADSPI0_MCR.B27;
    const register unsigned short int SCLKCFG4 = 28;
    sbit  SCLKCFG4_bit at QUADSPI0_MCR.B28;
    const register unsigned short int SCLKCFG5 = 29;
    sbit  SCLKCFG5_bit at QUADSPI0_MCR.B29;
    const register unsigned short int SCLKCFG6 = 30;
    sbit  SCLKCFG6_bit at QUADSPI0_MCR.B30;
    const register unsigned short int SCLKCFG7 = 31;
    sbit  SCLKCFG7_bit at QUADSPI0_MCR.B31;

sfr unsigned long   volatile QUADSPI0_IPCR        absolute 0x400DA008;
    const register unsigned short int IDATSZ0 = 0;
    sbit  IDATSZ0_bit at QUADSPI0_IPCR.B0;
    const register unsigned short int IDATSZ1 = 1;
    sbit  IDATSZ1_bit at QUADSPI0_IPCR.B1;
    const register unsigned short int IDATSZ2 = 2;
    sbit  IDATSZ2_bit at QUADSPI0_IPCR.B2;
    const register unsigned short int IDATSZ3 = 3;
    sbit  IDATSZ3_bit at QUADSPI0_IPCR.B3;
    const register unsigned short int IDATSZ4 = 4;
    sbit  IDATSZ4_bit at QUADSPI0_IPCR.B4;
    const register unsigned short int IDATSZ5 = 5;
    sbit  IDATSZ5_bit at QUADSPI0_IPCR.B5;
    const register unsigned short int IDATSZ6 = 6;
    sbit  IDATSZ6_bit at QUADSPI0_IPCR.B6;
    const register unsigned short int IDATSZ7 = 7;
    sbit  IDATSZ7_bit at QUADSPI0_IPCR.B7;
    const register unsigned short int IDATSZ8 = 8;
    sbit  IDATSZ8_bit at QUADSPI0_IPCR.B8;
    const register unsigned short int IDATSZ9 = 9;
    sbit  IDATSZ9_bit at QUADSPI0_IPCR.B9;
    const register unsigned short int IDATSZ10 = 10;
    sbit  IDATSZ10_bit at QUADSPI0_IPCR.B10;
    const register unsigned short int IDATSZ11 = 11;
    sbit  IDATSZ11_bit at QUADSPI0_IPCR.B11;
    const register unsigned short int IDATSZ12 = 12;
    sbit  IDATSZ12_bit at QUADSPI0_IPCR.B12;
    const register unsigned short int IDATSZ13 = 13;
    sbit  IDATSZ13_bit at QUADSPI0_IPCR.B13;
    const register unsigned short int IDATSZ14 = 14;
    sbit  IDATSZ14_bit at QUADSPI0_IPCR.B14;
    const register unsigned short int IDATSZ15 = 15;
    sbit  IDATSZ15_bit at QUADSPI0_IPCR.B15;
    const register unsigned short int PAR_EN = 16;
    sbit  PAR_EN_bit at QUADSPI0_IPCR.B16;
    const register unsigned short int SEQID0 = 24;
    sbit  SEQID0_bit at QUADSPI0_IPCR.B24;
    const register unsigned short int SEQID1 = 25;
    sbit  SEQID1_bit at QUADSPI0_IPCR.B25;
    const register unsigned short int SEQID2 = 26;
    sbit  SEQID2_bit at QUADSPI0_IPCR.B26;
    const register unsigned short int SEQID3 = 27;
    sbit  SEQID3_bit at QUADSPI0_IPCR.B27;

sfr unsigned long   volatile QUADSPI0_FLSHCR      absolute 0x400DA00C;
    const register unsigned short int TCSS0 = 0;
    sbit  TCSS0_bit at QUADSPI0_FLSHCR.B0;
    const register unsigned short int TCSS1 = 1;
    sbit  TCSS1_bit at QUADSPI0_FLSHCR.B1;
    const register unsigned short int TCSS2 = 2;
    sbit  TCSS2_bit at QUADSPI0_FLSHCR.B2;
    const register unsigned short int TCSS3 = 3;
    sbit  TCSS3_bit at QUADSPI0_FLSHCR.B3;
    const register unsigned short int TCSH0 = 8;
    sbit  TCSH0_bit at QUADSPI0_FLSHCR.B8;
    const register unsigned short int TCSH1 = 9;
    sbit  TCSH1_bit at QUADSPI0_FLSHCR.B9;
    const register unsigned short int TCSH2 = 10;
    sbit  TCSH2_bit at QUADSPI0_FLSHCR.B10;
    const register unsigned short int TCSH3 = 11;
    sbit  TCSH3_bit at QUADSPI0_FLSHCR.B11;
    const register unsigned short int TDH0 = 16;
    sbit  TDH0_bit at QUADSPI0_FLSHCR.B16;
    const register unsigned short int TDH1 = 17;
    sbit  TDH1_bit at QUADSPI0_FLSHCR.B17;

sfr unsigned long   volatile QUADSPI0_BUF0CR      absolute 0x400DA010;
    const register unsigned short int MSTRID0 = 0;
    sbit  MSTRID0_bit at QUADSPI0_BUF0CR.B0;
    const register unsigned short int MSTRID1 = 1;
    sbit  MSTRID1_bit at QUADSPI0_BUF0CR.B1;
    const register unsigned short int MSTRID2 = 2;
    sbit  MSTRID2_bit at QUADSPI0_BUF0CR.B2;
    const register unsigned short int MSTRID3 = 3;
    sbit  MSTRID3_bit at QUADSPI0_BUF0CR.B3;
    const register unsigned short int ADATSZ0 = 8;
    sbit  ADATSZ0_bit at QUADSPI0_BUF0CR.B8;
    const register unsigned short int ADATSZ1 = 9;
    sbit  ADATSZ1_bit at QUADSPI0_BUF0CR.B9;
    const register unsigned short int ADATSZ2 = 10;
    sbit  ADATSZ2_bit at QUADSPI0_BUF0CR.B10;
    const register unsigned short int ADATSZ3 = 11;
    sbit  ADATSZ3_bit at QUADSPI0_BUF0CR.B11;
    const register unsigned short int ADATSZ4 = 12;
    sbit  ADATSZ4_bit at QUADSPI0_BUF0CR.B12;
    const register unsigned short int ADATSZ5 = 13;
    sbit  ADATSZ5_bit at QUADSPI0_BUF0CR.B13;
    const register unsigned short int ADATSZ6 = 14;
    sbit  ADATSZ6_bit at QUADSPI0_BUF0CR.B14;
    const register unsigned short int HP_EN = 31;
    sbit  HP_EN_bit at QUADSPI0_BUF0CR.B31;

sfr unsigned long   volatile QUADSPI0_BUF1CR      absolute 0x400DA014;
    sbit  MSTRID0_QUADSPI0_BUF1CR_bit at QUADSPI0_BUF1CR.B0;
    sbit  MSTRID1_QUADSPI0_BUF1CR_bit at QUADSPI0_BUF1CR.B1;
    sbit  MSTRID2_QUADSPI0_BUF1CR_bit at QUADSPI0_BUF1CR.B2;
    sbit  MSTRID3_QUADSPI0_BUF1CR_bit at QUADSPI0_BUF1CR.B3;
    sbit  ADATSZ0_QUADSPI0_BUF1CR_bit at QUADSPI0_BUF1CR.B8;
    sbit  ADATSZ1_QUADSPI0_BUF1CR_bit at QUADSPI0_BUF1CR.B9;
    sbit  ADATSZ2_QUADSPI0_BUF1CR_bit at QUADSPI0_BUF1CR.B10;
    sbit  ADATSZ3_QUADSPI0_BUF1CR_bit at QUADSPI0_BUF1CR.B11;
    sbit  ADATSZ4_QUADSPI0_BUF1CR_bit at QUADSPI0_BUF1CR.B12;
    sbit  ADATSZ5_QUADSPI0_BUF1CR_bit at QUADSPI0_BUF1CR.B13;
    sbit  ADATSZ6_QUADSPI0_BUF1CR_bit at QUADSPI0_BUF1CR.B14;

sfr unsigned long   volatile QUADSPI0_BUF2CR      absolute 0x400DA018;
    sbit  MSTRID0_QUADSPI0_BUF2CR_bit at QUADSPI0_BUF2CR.B0;
    sbit  MSTRID1_QUADSPI0_BUF2CR_bit at QUADSPI0_BUF2CR.B1;
    sbit  MSTRID2_QUADSPI0_BUF2CR_bit at QUADSPI0_BUF2CR.B2;
    sbit  MSTRID3_QUADSPI0_BUF2CR_bit at QUADSPI0_BUF2CR.B3;
    sbit  ADATSZ0_QUADSPI0_BUF2CR_bit at QUADSPI0_BUF2CR.B8;
    sbit  ADATSZ1_QUADSPI0_BUF2CR_bit at QUADSPI0_BUF2CR.B9;
    sbit  ADATSZ2_QUADSPI0_BUF2CR_bit at QUADSPI0_BUF2CR.B10;
    sbit  ADATSZ3_QUADSPI0_BUF2CR_bit at QUADSPI0_BUF2CR.B11;
    sbit  ADATSZ4_QUADSPI0_BUF2CR_bit at QUADSPI0_BUF2CR.B12;
    sbit  ADATSZ5_QUADSPI0_BUF2CR_bit at QUADSPI0_BUF2CR.B13;
    sbit  ADATSZ6_QUADSPI0_BUF2CR_bit at QUADSPI0_BUF2CR.B14;

sfr unsigned long   volatile QUADSPI0_BUF3CR      absolute 0x400DA01C;
    sbit  MSTRID0_QUADSPI0_BUF3CR_bit at QUADSPI0_BUF3CR.B0;
    sbit  MSTRID1_QUADSPI0_BUF3CR_bit at QUADSPI0_BUF3CR.B1;
    sbit  MSTRID2_QUADSPI0_BUF3CR_bit at QUADSPI0_BUF3CR.B2;
    sbit  MSTRID3_QUADSPI0_BUF3CR_bit at QUADSPI0_BUF3CR.B3;
    sbit  ADATSZ0_QUADSPI0_BUF3CR_bit at QUADSPI0_BUF3CR.B8;
    sbit  ADATSZ1_QUADSPI0_BUF3CR_bit at QUADSPI0_BUF3CR.B9;
    sbit  ADATSZ2_QUADSPI0_BUF3CR_bit at QUADSPI0_BUF3CR.B10;
    sbit  ADATSZ3_QUADSPI0_BUF3CR_bit at QUADSPI0_BUF3CR.B11;
    sbit  ADATSZ4_QUADSPI0_BUF3CR_bit at QUADSPI0_BUF3CR.B12;
    sbit  ADATSZ5_QUADSPI0_BUF3CR_bit at QUADSPI0_BUF3CR.B13;
    sbit  ADATSZ6_QUADSPI0_BUF3CR_bit at QUADSPI0_BUF3CR.B14;
    const register unsigned short int ALLMST = 31;
    sbit  ALLMST_bit at QUADSPI0_BUF3CR.B31;

sfr unsigned long   volatile QUADSPI0_BFGENCR     absolute 0x400DA020;
    sbit  SEQID0_QUADSPI0_BFGENCR_bit at QUADSPI0_BFGENCR.B12;
    sbit  SEQID1_QUADSPI0_BFGENCR_bit at QUADSPI0_BFGENCR.B13;
    sbit  SEQID2_QUADSPI0_BFGENCR_bit at QUADSPI0_BFGENCR.B14;
    sbit  SEQID3_QUADSPI0_BFGENCR_bit at QUADSPI0_BFGENCR.B15;
    sbit  PAR_EN_QUADSPI0_BFGENCR_bit at QUADSPI0_BFGENCR.B16;

sfr unsigned long   volatile QUADSPI0_SOCCR       absolute 0x400DA024;
    const register unsigned short int QSPISRC0 = 0;
    sbit  QSPISRC0_bit at QUADSPI0_SOCCR.B0;
    const register unsigned short int QSPISRC1 = 1;
    sbit  QSPISRC1_bit at QUADSPI0_SOCCR.B1;
    const register unsigned short int QSPISRC2 = 2;
    sbit  QSPISRC2_bit at QUADSPI0_SOCCR.B2;
    const register unsigned short int DQSLPEN = 8;
    sbit  DQSLPEN_bit at QUADSPI0_SOCCR.B8;
    const register unsigned short int DQSPADLPEN = 9;
    sbit  DQSPADLPEN_bit at QUADSPI0_SOCCR.B9;
    const register unsigned short int DQSPHASEL0 = 10;
    sbit  DQSPHASEL0_bit at QUADSPI0_SOCCR.B10;
    const register unsigned short int DQSPHASEL1 = 11;
    sbit  DQSPHASEL1_bit at QUADSPI0_SOCCR.B11;
    const register unsigned short int DQSINVSEL = 12;
    sbit  DQSINVSEL_bit at QUADSPI0_SOCCR.B12;
    const register unsigned short int CK2EN = 13;
    sbit  CK2EN_bit at QUADSPI0_SOCCR.B13;
    const register unsigned short int DIFFCKEN = 14;
    sbit  DIFFCKEN_bit at QUADSPI0_SOCCR.B14;
    const register unsigned short int OCTEN = 15;
    sbit  OCTEN_bit at QUADSPI0_SOCCR.B15;
    const register unsigned short int DLYTAPSELA0 = 16;
    sbit  DLYTAPSELA0_bit at QUADSPI0_SOCCR.B16;
    const register unsigned short int DLYTAPSELA1 = 17;
    sbit  DLYTAPSELA1_bit at QUADSPI0_SOCCR.B17;
    const register unsigned short int DLYTAPSELA2 = 18;
    sbit  DLYTAPSELA2_bit at QUADSPI0_SOCCR.B18;
    const register unsigned short int DLYTAPSELA3 = 19;
    sbit  DLYTAPSELA3_bit at QUADSPI0_SOCCR.B19;
    const register unsigned short int DLYTAPSELA4 = 20;
    sbit  DLYTAPSELA4_bit at QUADSPI0_SOCCR.B20;
    const register unsigned short int DLYTAPSELA5 = 21;
    sbit  DLYTAPSELA5_bit at QUADSPI0_SOCCR.B21;
    const register unsigned short int DLYTAPSELB0 = 24;
    sbit  DLYTAPSELB0_bit at QUADSPI0_SOCCR.B24;
    const register unsigned short int DLYTAPSELB1 = 25;
    sbit  DLYTAPSELB1_bit at QUADSPI0_SOCCR.B25;
    const register unsigned short int DLYTAPSELB2 = 26;
    sbit  DLYTAPSELB2_bit at QUADSPI0_SOCCR.B26;
    const register unsigned short int DLYTAPSELB3 = 27;
    sbit  DLYTAPSELB3_bit at QUADSPI0_SOCCR.B27;
    const register unsigned short int DLYTAPSELB4 = 28;
    sbit  DLYTAPSELB4_bit at QUADSPI0_SOCCR.B28;
    const register unsigned short int DLYTAPSELB5 = 29;
    sbit  DLYTAPSELB5_bit at QUADSPI0_SOCCR.B29;

sfr unsigned long   volatile QUADSPI0_BUF0IND     absolute 0x400DA030;
    const register unsigned short int TPINDX00 = 3;
    sbit  TPINDX00_bit at QUADSPI0_BUF0IND.B3;
    const register unsigned short int TPINDX01 = 4;
    sbit  TPINDX01_bit at QUADSPI0_BUF0IND.B4;
    const register unsigned short int TPINDX02 = 5;
    sbit  TPINDX02_bit at QUADSPI0_BUF0IND.B5;
    const register unsigned short int TPINDX03 = 6;
    sbit  TPINDX03_bit at QUADSPI0_BUF0IND.B6;
    const register unsigned short int TPINDX04 = 7;
    sbit  TPINDX04_bit at QUADSPI0_BUF0IND.B7;
    const register unsigned short int TPINDX05 = 8;
    sbit  TPINDX05_bit at QUADSPI0_BUF0IND.B8;
    const register unsigned short int TPINDX06 = 9;
    sbit  TPINDX06_bit at QUADSPI0_BUF0IND.B9;
    const register unsigned short int TPINDX07 = 10;
    sbit  TPINDX07_bit at QUADSPI0_BUF0IND.B10;
    const register unsigned short int TPINDX08 = 11;
    sbit  TPINDX08_bit at QUADSPI0_BUF0IND.B11;
    const register unsigned short int TPINDX09 = 12;
    sbit  TPINDX09_bit at QUADSPI0_BUF0IND.B12;
    const register unsigned short int TPINDX010 = 13;
    sbit  TPINDX010_bit at QUADSPI0_BUF0IND.B13;
    const register unsigned short int TPINDX011 = 14;
    sbit  TPINDX011_bit at QUADSPI0_BUF0IND.B14;
    const register unsigned short int TPINDX012 = 15;
    sbit  TPINDX012_bit at QUADSPI0_BUF0IND.B15;
    const register unsigned short int TPINDX013 = 16;
    sbit  TPINDX013_bit at QUADSPI0_BUF0IND.B16;
    const register unsigned short int TPINDX014 = 17;
    sbit  TPINDX014_bit at QUADSPI0_BUF0IND.B17;
    const register unsigned short int TPINDX015 = 18;
    sbit  TPINDX015_bit at QUADSPI0_BUF0IND.B18;
    const register unsigned short int TPINDX016 = 19;
    sbit  TPINDX016_bit at QUADSPI0_BUF0IND.B19;
    const register unsigned short int TPINDX017 = 20;
    sbit  TPINDX017_bit at QUADSPI0_BUF0IND.B20;
    const register unsigned short int TPINDX018 = 21;
    sbit  TPINDX018_bit at QUADSPI0_BUF0IND.B21;
    const register unsigned short int TPINDX019 = 22;
    sbit  TPINDX019_bit at QUADSPI0_BUF0IND.B22;
    const register unsigned short int TPINDX020 = 23;
    sbit  TPINDX020_bit at QUADSPI0_BUF0IND.B23;
    const register unsigned short int TPINDX021 = 24;
    sbit  TPINDX021_bit at QUADSPI0_BUF0IND.B24;
    const register unsigned short int TPINDX022 = 25;
    sbit  TPINDX022_bit at QUADSPI0_BUF0IND.B25;
    const register unsigned short int TPINDX023 = 26;
    sbit  TPINDX023_bit at QUADSPI0_BUF0IND.B26;
    const register unsigned short int TPINDX024 = 27;
    sbit  TPINDX024_bit at QUADSPI0_BUF0IND.B27;
    const register unsigned short int TPINDX025 = 28;
    sbit  TPINDX025_bit at QUADSPI0_BUF0IND.B28;
    const register unsigned short int TPINDX026 = 29;
    sbit  TPINDX026_bit at QUADSPI0_BUF0IND.B29;
    const register unsigned short int TPINDX027 = 30;
    sbit  TPINDX027_bit at QUADSPI0_BUF0IND.B30;
    const register unsigned short int TPINDX028 = 31;
    sbit  TPINDX028_bit at QUADSPI0_BUF0IND.B31;

sfr unsigned long   volatile QUADSPI0_BUF1IND     absolute 0x400DA034;
    const register unsigned short int TPINDX10 = 3;
    sbit  TPINDX10_bit at QUADSPI0_BUF1IND.B3;
    const register unsigned short int TPINDX11 = 4;
    sbit  TPINDX11_bit at QUADSPI0_BUF1IND.B4;
    const register unsigned short int TPINDX12 = 5;
    sbit  TPINDX12_bit at QUADSPI0_BUF1IND.B5;
    const register unsigned short int TPINDX13 = 6;
    sbit  TPINDX13_bit at QUADSPI0_BUF1IND.B6;
    const register unsigned short int TPINDX14 = 7;
    sbit  TPINDX14_bit at QUADSPI0_BUF1IND.B7;
    const register unsigned short int TPINDX15 = 8;
    sbit  TPINDX15_bit at QUADSPI0_BUF1IND.B8;
    const register unsigned short int TPINDX16 = 9;
    sbit  TPINDX16_bit at QUADSPI0_BUF1IND.B9;
    const register unsigned short int TPINDX17 = 10;
    sbit  TPINDX17_bit at QUADSPI0_BUF1IND.B10;
    const register unsigned short int TPINDX18 = 11;
    sbit  TPINDX18_bit at QUADSPI0_BUF1IND.B11;
    const register unsigned short int TPINDX19 = 12;
    sbit  TPINDX19_bit at QUADSPI0_BUF1IND.B12;
    const register unsigned short int TPINDX110 = 13;
    sbit  TPINDX110_bit at QUADSPI0_BUF1IND.B13;
    const register unsigned short int TPINDX111 = 14;
    sbit  TPINDX111_bit at QUADSPI0_BUF1IND.B14;
    const register unsigned short int TPINDX112 = 15;
    sbit  TPINDX112_bit at QUADSPI0_BUF1IND.B15;
    const register unsigned short int TPINDX113 = 16;
    sbit  TPINDX113_bit at QUADSPI0_BUF1IND.B16;
    const register unsigned short int TPINDX114 = 17;
    sbit  TPINDX114_bit at QUADSPI0_BUF1IND.B17;
    const register unsigned short int TPINDX115 = 18;
    sbit  TPINDX115_bit at QUADSPI0_BUF1IND.B18;
    const register unsigned short int TPINDX116 = 19;
    sbit  TPINDX116_bit at QUADSPI0_BUF1IND.B19;
    const register unsigned short int TPINDX117 = 20;
    sbit  TPINDX117_bit at QUADSPI0_BUF1IND.B20;
    const register unsigned short int TPINDX118 = 21;
    sbit  TPINDX118_bit at QUADSPI0_BUF1IND.B21;
    const register unsigned short int TPINDX119 = 22;
    sbit  TPINDX119_bit at QUADSPI0_BUF1IND.B22;
    const register unsigned short int TPINDX120 = 23;
    sbit  TPINDX120_bit at QUADSPI0_BUF1IND.B23;
    const register unsigned short int TPINDX121 = 24;
    sbit  TPINDX121_bit at QUADSPI0_BUF1IND.B24;
    const register unsigned short int TPINDX122 = 25;
    sbit  TPINDX122_bit at QUADSPI0_BUF1IND.B25;
    const register unsigned short int TPINDX123 = 26;
    sbit  TPINDX123_bit at QUADSPI0_BUF1IND.B26;
    const register unsigned short int TPINDX124 = 27;
    sbit  TPINDX124_bit at QUADSPI0_BUF1IND.B27;
    const register unsigned short int TPINDX125 = 28;
    sbit  TPINDX125_bit at QUADSPI0_BUF1IND.B28;
    const register unsigned short int TPINDX126 = 29;
    sbit  TPINDX126_bit at QUADSPI0_BUF1IND.B29;
    const register unsigned short int TPINDX127 = 30;
    sbit  TPINDX127_bit at QUADSPI0_BUF1IND.B30;
    const register unsigned short int TPINDX128 = 31;
    sbit  TPINDX128_bit at QUADSPI0_BUF1IND.B31;

sfr unsigned long   volatile QUADSPI0_BUF2IND     absolute 0x400DA038;
    const register unsigned short int TPINDX20 = 3;
    sbit  TPINDX20_bit at QUADSPI0_BUF2IND.B3;
    const register unsigned short int TPINDX21 = 4;
    sbit  TPINDX21_bit at QUADSPI0_BUF2IND.B4;
    const register unsigned short int TPINDX22 = 5;
    sbit  TPINDX22_bit at QUADSPI0_BUF2IND.B5;
    const register unsigned short int TPINDX23 = 6;
    sbit  TPINDX23_bit at QUADSPI0_BUF2IND.B6;
    const register unsigned short int TPINDX24 = 7;
    sbit  TPINDX24_bit at QUADSPI0_BUF2IND.B7;
    const register unsigned short int TPINDX25 = 8;
    sbit  TPINDX25_bit at QUADSPI0_BUF2IND.B8;
    const register unsigned short int TPINDX26 = 9;
    sbit  TPINDX26_bit at QUADSPI0_BUF2IND.B9;
    const register unsigned short int TPINDX27 = 10;
    sbit  TPINDX27_bit at QUADSPI0_BUF2IND.B10;
    const register unsigned short int TPINDX28 = 11;
    sbit  TPINDX28_bit at QUADSPI0_BUF2IND.B11;
    const register unsigned short int TPINDX29 = 12;
    sbit  TPINDX29_bit at QUADSPI0_BUF2IND.B12;
    const register unsigned short int TPINDX210 = 13;
    sbit  TPINDX210_bit at QUADSPI0_BUF2IND.B13;
    const register unsigned short int TPINDX211 = 14;
    sbit  TPINDX211_bit at QUADSPI0_BUF2IND.B14;
    const register unsigned short int TPINDX212 = 15;
    sbit  TPINDX212_bit at QUADSPI0_BUF2IND.B15;
    const register unsigned short int TPINDX213 = 16;
    sbit  TPINDX213_bit at QUADSPI0_BUF2IND.B16;
    const register unsigned short int TPINDX214 = 17;
    sbit  TPINDX214_bit at QUADSPI0_BUF2IND.B17;
    const register unsigned short int TPINDX215 = 18;
    sbit  TPINDX215_bit at QUADSPI0_BUF2IND.B18;
    const register unsigned short int TPINDX216 = 19;
    sbit  TPINDX216_bit at QUADSPI0_BUF2IND.B19;
    const register unsigned short int TPINDX217 = 20;
    sbit  TPINDX217_bit at QUADSPI0_BUF2IND.B20;
    const register unsigned short int TPINDX218 = 21;
    sbit  TPINDX218_bit at QUADSPI0_BUF2IND.B21;
    const register unsigned short int TPINDX219 = 22;
    sbit  TPINDX219_bit at QUADSPI0_BUF2IND.B22;
    const register unsigned short int TPINDX220 = 23;
    sbit  TPINDX220_bit at QUADSPI0_BUF2IND.B23;
    const register unsigned short int TPINDX221 = 24;
    sbit  TPINDX221_bit at QUADSPI0_BUF2IND.B24;
    const register unsigned short int TPINDX222 = 25;
    sbit  TPINDX222_bit at QUADSPI0_BUF2IND.B25;
    const register unsigned short int TPINDX223 = 26;
    sbit  TPINDX223_bit at QUADSPI0_BUF2IND.B26;
    const register unsigned short int TPINDX224 = 27;
    sbit  TPINDX224_bit at QUADSPI0_BUF2IND.B27;
    const register unsigned short int TPINDX225 = 28;
    sbit  TPINDX225_bit at QUADSPI0_BUF2IND.B28;
    const register unsigned short int TPINDX226 = 29;
    sbit  TPINDX226_bit at QUADSPI0_BUF2IND.B29;
    const register unsigned short int TPINDX227 = 30;
    sbit  TPINDX227_bit at QUADSPI0_BUF2IND.B30;
    const register unsigned short int TPINDX228 = 31;
    sbit  TPINDX228_bit at QUADSPI0_BUF2IND.B31;

sfr unsigned long   volatile QUADSPI0_SFAR        absolute 0x400DA100;
    const register unsigned short int SFADR0 = 0;
    sbit  SFADR0_bit at QUADSPI0_SFAR.B0;
    const register unsigned short int SFADR1 = 1;
    sbit  SFADR1_bit at QUADSPI0_SFAR.B1;
    const register unsigned short int SFADR2 = 2;
    sbit  SFADR2_bit at QUADSPI0_SFAR.B2;
    const register unsigned short int SFADR3 = 3;
    sbit  SFADR3_bit at QUADSPI0_SFAR.B3;
    const register unsigned short int SFADR4 = 4;
    sbit  SFADR4_bit at QUADSPI0_SFAR.B4;
    const register unsigned short int SFADR5 = 5;
    sbit  SFADR5_bit at QUADSPI0_SFAR.B5;
    const register unsigned short int SFADR6 = 6;
    sbit  SFADR6_bit at QUADSPI0_SFAR.B6;
    const register unsigned short int SFADR7 = 7;
    sbit  SFADR7_bit at QUADSPI0_SFAR.B7;
    const register unsigned short int SFADR8 = 8;
    sbit  SFADR8_bit at QUADSPI0_SFAR.B8;
    const register unsigned short int SFADR9 = 9;
    sbit  SFADR9_bit at QUADSPI0_SFAR.B9;
    const register unsigned short int SFADR10 = 10;
    sbit  SFADR10_bit at QUADSPI0_SFAR.B10;
    const register unsigned short int SFADR11 = 11;
    sbit  SFADR11_bit at QUADSPI0_SFAR.B11;
    const register unsigned short int SFADR12 = 12;
    sbit  SFADR12_bit at QUADSPI0_SFAR.B12;
    const register unsigned short int SFADR13 = 13;
    sbit  SFADR13_bit at QUADSPI0_SFAR.B13;
    const register unsigned short int SFADR14 = 14;
    sbit  SFADR14_bit at QUADSPI0_SFAR.B14;
    const register unsigned short int SFADR15 = 15;
    sbit  SFADR15_bit at QUADSPI0_SFAR.B15;
    const register unsigned short int SFADR16 = 16;
    sbit  SFADR16_bit at QUADSPI0_SFAR.B16;
    const register unsigned short int SFADR17 = 17;
    sbit  SFADR17_bit at QUADSPI0_SFAR.B17;
    const register unsigned short int SFADR18 = 18;
    sbit  SFADR18_bit at QUADSPI0_SFAR.B18;
    const register unsigned short int SFADR19 = 19;
    sbit  SFADR19_bit at QUADSPI0_SFAR.B19;
    const register unsigned short int SFADR20 = 20;
    sbit  SFADR20_bit at QUADSPI0_SFAR.B20;
    const register unsigned short int SFADR21 = 21;
    sbit  SFADR21_bit at QUADSPI0_SFAR.B21;
    const register unsigned short int SFADR22 = 22;
    sbit  SFADR22_bit at QUADSPI0_SFAR.B22;
    const register unsigned short int SFADR23 = 23;
    sbit  SFADR23_bit at QUADSPI0_SFAR.B23;
    const register unsigned short int SFADR24 = 24;
    sbit  SFADR24_bit at QUADSPI0_SFAR.B24;
    const register unsigned short int SFADR25 = 25;
    sbit  SFADR25_bit at QUADSPI0_SFAR.B25;
    const register unsigned short int SFADR26 = 26;
    sbit  SFADR26_bit at QUADSPI0_SFAR.B26;
    const register unsigned short int SFADR27 = 27;
    sbit  SFADR27_bit at QUADSPI0_SFAR.B27;
    const register unsigned short int SFADR28 = 28;
    sbit  SFADR28_bit at QUADSPI0_SFAR.B28;
    const register unsigned short int SFADR29 = 29;
    sbit  SFADR29_bit at QUADSPI0_SFAR.B29;
    const register unsigned short int SFADR30 = 30;
    sbit  SFADR30_bit at QUADSPI0_SFAR.B30;
    const register unsigned short int SFADR31 = 31;
    sbit  SFADR31_bit at QUADSPI0_SFAR.B31;

sfr unsigned long   volatile QUADSPI0_SFACR       absolute 0x400DA104;
    const register unsigned short int CAS0 = 0;
    sbit  CAS0_bit at QUADSPI0_SFACR.B0;
    const register unsigned short int CAS1 = 1;
    sbit  CAS1_bit at QUADSPI0_SFACR.B1;
    const register unsigned short int CAS2 = 2;
    sbit  CAS2_bit at QUADSPI0_SFACR.B2;
    const register unsigned short int CAS3 = 3;
    sbit  CAS3_bit at QUADSPI0_SFACR.B3;
    const register unsigned short int WA = 16;
    sbit  WA_bit at QUADSPI0_SFACR.B16;

sfr unsigned long   volatile QUADSPI0_SMPR        absolute 0x400DA108;
    const register unsigned short int HSENA = 0;
    sbit  HSENA_bit at QUADSPI0_SMPR.B0;
    const register unsigned short int HSPHS = 1;
    sbit  HSPHS_bit at QUADSPI0_SMPR.B1;
    const register unsigned short int HSDLY = 2;
    sbit  HSDLY_bit at QUADSPI0_SMPR.B2;
    const register unsigned short int FSPHS = 5;
    sbit  FSPHS_bit at QUADSPI0_SMPR.B5;
    const register unsigned short int FSDLY = 6;
    sbit  FSDLY_bit at QUADSPI0_SMPR.B6;
    const register unsigned short int DDRSMP0 = 16;
    sbit  DDRSMP0_bit at QUADSPI0_SMPR.B16;
    const register unsigned short int DDRSMP1 = 17;
    sbit  DDRSMP1_bit at QUADSPI0_SMPR.B17;
    const register unsigned short int DDRSMP2 = 18;
    sbit  DDRSMP2_bit at QUADSPI0_SMPR.B18;

sfr unsigned long   volatile QUADSPI0_RBSR        absolute 0x400DA10C;
    const register unsigned short int RDBFL0 = 8;
    sbit  RDBFL0_bit at QUADSPI0_RBSR.B8;
    const register unsigned short int RDBFL1 = 9;
    sbit  RDBFL1_bit at QUADSPI0_RBSR.B9;
    const register unsigned short int RDBFL2 = 10;
    sbit  RDBFL2_bit at QUADSPI0_RBSR.B10;
    const register unsigned short int RDBFL3 = 11;
    sbit  RDBFL3_bit at QUADSPI0_RBSR.B11;
    const register unsigned short int RDBFL4 = 12;
    sbit  RDBFL4_bit at QUADSPI0_RBSR.B12;
    const register unsigned short int RDCTR0 = 16;
    sbit  RDCTR0_bit at QUADSPI0_RBSR.B16;
    const register unsigned short int RDCTR1 = 17;
    sbit  RDCTR1_bit at QUADSPI0_RBSR.B17;
    const register unsigned short int RDCTR2 = 18;
    sbit  RDCTR2_bit at QUADSPI0_RBSR.B18;
    const register unsigned short int RDCTR3 = 19;
    sbit  RDCTR3_bit at QUADSPI0_RBSR.B19;
    const register unsigned short int RDCTR4 = 20;
    sbit  RDCTR4_bit at QUADSPI0_RBSR.B20;
    const register unsigned short int RDCTR5 = 21;
    sbit  RDCTR5_bit at QUADSPI0_RBSR.B21;
    const register unsigned short int RDCTR6 = 22;
    sbit  RDCTR6_bit at QUADSPI0_RBSR.B22;
    const register unsigned short int RDCTR7 = 23;
    sbit  RDCTR7_bit at QUADSPI0_RBSR.B23;
    const register unsigned short int RDCTR8 = 24;
    sbit  RDCTR8_bit at QUADSPI0_RBSR.B24;
    const register unsigned short int RDCTR9 = 25;
    sbit  RDCTR9_bit at QUADSPI0_RBSR.B25;
    const register unsigned short int RDCTR10 = 26;
    sbit  RDCTR10_bit at QUADSPI0_RBSR.B26;
    const register unsigned short int RDCTR11 = 27;
    sbit  RDCTR11_bit at QUADSPI0_RBSR.B27;
    const register unsigned short int RDCTR12 = 28;
    sbit  RDCTR12_bit at QUADSPI0_RBSR.B28;
    const register unsigned short int RDCTR13 = 29;
    sbit  RDCTR13_bit at QUADSPI0_RBSR.B29;
    const register unsigned short int RDCTR14 = 30;
    sbit  RDCTR14_bit at QUADSPI0_RBSR.B30;
    const register unsigned short int RDCTR15 = 31;
    sbit  RDCTR15_bit at QUADSPI0_RBSR.B31;

sfr unsigned long   volatile QUADSPI0_RBCT        absolute 0x400DA110;
    const register unsigned short int WMRK0 = 0;
    sbit  WMRK0_bit at QUADSPI0_RBCT.B0;
    const register unsigned short int WMRK1 = 1;
    sbit  WMRK1_bit at QUADSPI0_RBCT.B1;
    const register unsigned short int WMRK2 = 2;
    sbit  WMRK2_bit at QUADSPI0_RBCT.B2;
    const register unsigned short int WMRK3 = 3;
    sbit  WMRK3_bit at QUADSPI0_RBCT.B3;
    const register unsigned short int RXBRD = 8;
    sbit  RXBRD_bit at QUADSPI0_RBCT.B8;

sfr unsigned long   volatile QUADSPI0_TBSR        absolute 0x400DA150;
    const register unsigned short int TRBFL0 = 8;
    sbit  TRBFL0_bit at QUADSPI0_TBSR.B8;
    const register unsigned short int TRBFL1 = 9;
    sbit  TRBFL1_bit at QUADSPI0_TBSR.B9;
    const register unsigned short int TRBFL2 = 10;
    sbit  TRBFL2_bit at QUADSPI0_TBSR.B10;
    const register unsigned short int TRBFL3 = 11;
    sbit  TRBFL3_bit at QUADSPI0_TBSR.B11;
    const register unsigned short int TRBFL4 = 12;
    sbit  TRBFL4_bit at QUADSPI0_TBSR.B12;
    const register unsigned short int TRCTR0 = 16;
    sbit  TRCTR0_bit at QUADSPI0_TBSR.B16;
    const register unsigned short int TRCTR1 = 17;
    sbit  TRCTR1_bit at QUADSPI0_TBSR.B17;
    const register unsigned short int TRCTR2 = 18;
    sbit  TRCTR2_bit at QUADSPI0_TBSR.B18;
    const register unsigned short int TRCTR3 = 19;
    sbit  TRCTR3_bit at QUADSPI0_TBSR.B19;
    const register unsigned short int TRCTR4 = 20;
    sbit  TRCTR4_bit at QUADSPI0_TBSR.B20;
    const register unsigned short int TRCTR5 = 21;
    sbit  TRCTR5_bit at QUADSPI0_TBSR.B21;
    const register unsigned short int TRCTR6 = 22;
    sbit  TRCTR6_bit at QUADSPI0_TBSR.B22;
    const register unsigned short int TRCTR7 = 23;
    sbit  TRCTR7_bit at QUADSPI0_TBSR.B23;
    const register unsigned short int TRCTR8 = 24;
    sbit  TRCTR8_bit at QUADSPI0_TBSR.B24;
    const register unsigned short int TRCTR9 = 25;
    sbit  TRCTR9_bit at QUADSPI0_TBSR.B25;
    const register unsigned short int TRCTR10 = 26;
    sbit  TRCTR10_bit at QUADSPI0_TBSR.B26;
    const register unsigned short int TRCTR11 = 27;
    sbit  TRCTR11_bit at QUADSPI0_TBSR.B27;
    const register unsigned short int TRCTR12 = 28;
    sbit  TRCTR12_bit at QUADSPI0_TBSR.B28;
    const register unsigned short int TRCTR13 = 29;
    sbit  TRCTR13_bit at QUADSPI0_TBSR.B29;
    const register unsigned short int TRCTR14 = 30;
    sbit  TRCTR14_bit at QUADSPI0_TBSR.B30;
    const register unsigned short int TRCTR15 = 31;
    sbit  TRCTR15_bit at QUADSPI0_TBSR.B31;

sfr unsigned long   volatile QUADSPI0_TBDR        absolute 0x400DA154;
    sbit  TXDATA0_QUADSPI0_TBDR_bit at QUADSPI0_TBDR.B0;
    sbit  TXDATA1_QUADSPI0_TBDR_bit at QUADSPI0_TBDR.B1;
    sbit  TXDATA2_QUADSPI0_TBDR_bit at QUADSPI0_TBDR.B2;
    sbit  TXDATA3_QUADSPI0_TBDR_bit at QUADSPI0_TBDR.B3;
    sbit  TXDATA4_QUADSPI0_TBDR_bit at QUADSPI0_TBDR.B4;
    sbit  TXDATA5_QUADSPI0_TBDR_bit at QUADSPI0_TBDR.B5;
    sbit  TXDATA6_QUADSPI0_TBDR_bit at QUADSPI0_TBDR.B6;
    sbit  TXDATA7_QUADSPI0_TBDR_bit at QUADSPI0_TBDR.B7;
    sbit  TXDATA8_QUADSPI0_TBDR_bit at QUADSPI0_TBDR.B8;
    sbit  TXDATA9_QUADSPI0_TBDR_bit at QUADSPI0_TBDR.B9;
    sbit  TXDATA10_QUADSPI0_TBDR_bit at QUADSPI0_TBDR.B10;
    sbit  TXDATA11_QUADSPI0_TBDR_bit at QUADSPI0_TBDR.B11;
    sbit  TXDATA12_QUADSPI0_TBDR_bit at QUADSPI0_TBDR.B12;
    sbit  TXDATA13_QUADSPI0_TBDR_bit at QUADSPI0_TBDR.B13;
    sbit  TXDATA14_QUADSPI0_TBDR_bit at QUADSPI0_TBDR.B14;
    sbit  TXDATA15_QUADSPI0_TBDR_bit at QUADSPI0_TBDR.B15;
    const register unsigned short int TXDATA16 = 16;
    sbit  TXDATA16_bit at QUADSPI0_TBDR.B16;
    const register unsigned short int TXDATA17 = 17;
    sbit  TXDATA17_bit at QUADSPI0_TBDR.B17;
    const register unsigned short int TXDATA18 = 18;
    sbit  TXDATA18_bit at QUADSPI0_TBDR.B18;
    const register unsigned short int TXDATA19 = 19;
    sbit  TXDATA19_bit at QUADSPI0_TBDR.B19;
    const register unsigned short int TXDATA20 = 20;
    sbit  TXDATA20_bit at QUADSPI0_TBDR.B20;
    const register unsigned short int TXDATA21 = 21;
    sbit  TXDATA21_bit at QUADSPI0_TBDR.B21;
    const register unsigned short int TXDATA22 = 22;
    sbit  TXDATA22_bit at QUADSPI0_TBDR.B22;
    const register unsigned short int TXDATA23 = 23;
    sbit  TXDATA23_bit at QUADSPI0_TBDR.B23;
    const register unsigned short int TXDATA24 = 24;
    sbit  TXDATA24_bit at QUADSPI0_TBDR.B24;
    const register unsigned short int TXDATA25 = 25;
    sbit  TXDATA25_bit at QUADSPI0_TBDR.B25;
    const register unsigned short int TXDATA26 = 26;
    sbit  TXDATA26_bit at QUADSPI0_TBDR.B26;
    const register unsigned short int TXDATA27 = 27;
    sbit  TXDATA27_bit at QUADSPI0_TBDR.B27;
    const register unsigned short int TXDATA28 = 28;
    sbit  TXDATA28_bit at QUADSPI0_TBDR.B28;
    const register unsigned short int TXDATA29 = 29;
    sbit  TXDATA29_bit at QUADSPI0_TBDR.B29;
    const register unsigned short int TXDATA30 = 30;
    sbit  TXDATA30_bit at QUADSPI0_TBDR.B30;
    const register unsigned short int TXDATA31 = 31;
    sbit  TXDATA31_bit at QUADSPI0_TBDR.B31;

sfr unsigned long   volatile QUADSPI0_TBCT        absolute 0x400DA158;
    sbit  WMRK0_QUADSPI0_TBCT_bit at QUADSPI0_TBCT.B0;
    sbit  WMRK1_QUADSPI0_TBCT_bit at QUADSPI0_TBCT.B1;
    sbit  WMRK2_QUADSPI0_TBCT_bit at QUADSPI0_TBCT.B2;
    sbit  WMRK3_QUADSPI0_TBCT_bit at QUADSPI0_TBCT.B3;

sfr unsigned long   volatile QUADSPI0_SR          absolute 0x400DA15C;
    sbit  BUSY_QUADSPI0_SR_bit at QUADSPI0_SR.B0;
    const register unsigned short int IP_ACC = 1;
    sbit  IP_ACC_bit at QUADSPI0_SR.B1;
    const register unsigned short int AHB_ACC = 2;
    sbit  AHB_ACC_bit at QUADSPI0_SR.B2;
    const register unsigned short int AHBGNT = 5;
    sbit  AHBGNT_bit at QUADSPI0_SR.B5;
    const register unsigned short int AHBTRN = 6;
    sbit  AHBTRN_bit at QUADSPI0_SR.B6;
    const register unsigned short int AHB0NE = 7;
    sbit  AHB0NE_bit at QUADSPI0_SR.B7;
    const register unsigned short int AHB1NE = 8;
    sbit  AHB1NE_bit at QUADSPI0_SR.B8;
    const register unsigned short int AHB2NE = 9;
    sbit  AHB2NE_bit at QUADSPI0_SR.B9;
    const register unsigned short int AHB3NE = 10;
    sbit  AHB3NE_bit at QUADSPI0_SR.B10;
    const register unsigned short int AHB0FUL = 11;
    sbit  AHB0FUL_bit at QUADSPI0_SR.B11;
    const register unsigned short int AHB1FUL = 12;
    sbit  AHB1FUL_bit at QUADSPI0_SR.B12;
    const register unsigned short int AHB2FUL = 13;
    sbit  AHB2FUL_bit at QUADSPI0_SR.B13;
    const register unsigned short int AHB3FUL = 14;
    sbit  AHB3FUL_bit at QUADSPI0_SR.B14;
    const register unsigned short int RXWE = 16;
    sbit  RXWE_bit at QUADSPI0_SR.B16;
    const register unsigned short int RXFULL = 19;
    sbit  RXFULL_bit at QUADSPI0_SR.B19;
    const register unsigned short int RXDMA = 23;
    sbit  RXDMA_bit at QUADSPI0_SR.B23;
    const register unsigned short int TXEDA = 24;
    sbit  TXEDA_bit at QUADSPI0_SR.B24;
    const register unsigned short int TXWA = 25;
    sbit  TXWA_bit at QUADSPI0_SR.B25;
    const register unsigned short int TXDMA = 26;
    sbit  TXDMA_bit at QUADSPI0_SR.B26;
    const register unsigned short int TXFULL = 27;
    sbit  TXFULL_bit at QUADSPI0_SR.B27;
    const register unsigned short int DLPSMP0 = 29;
    sbit  DLPSMP0_bit at QUADSPI0_SR.B29;
    const register unsigned short int DLPSMP1 = 30;
    sbit  DLPSMP1_bit at QUADSPI0_SR.B30;
    const register unsigned short int DLPSMP2 = 31;
    sbit  DLPSMP2_bit at QUADSPI0_SR.B31;

sfr unsigned long   volatile QUADSPI0_FR          absolute 0x400DA160;
    sbit  TFF_QUADSPI0_FR_bit at QUADSPI0_FR.B0;
    const register unsigned short int IPGEF = 4;
    sbit  IPGEF_bit at QUADSPI0_FR.B4;
    const register unsigned short int IPIEF = 6;
    sbit  IPIEF_bit at QUADSPI0_FR.B6;
    const register unsigned short int IPAEF = 7;
    sbit  IPAEF_bit at QUADSPI0_FR.B7;
    const register unsigned short int IUEF = 11;
    sbit  IUEF_bit at QUADSPI0_FR.B11;
    const register unsigned short int ABOF = 12;
    sbit  ABOF_bit at QUADSPI0_FR.B12;
    const register unsigned short int AIBSEF = 13;
    sbit  AIBSEF_bit at QUADSPI0_FR.B13;
    const register unsigned short int AITEF = 14;
    sbit  AITEF_bit at QUADSPI0_FR.B14;
    const register unsigned short int ABSEF = 15;
    sbit  ABSEF_bit at QUADSPI0_FR.B15;
    const register unsigned short int RBDF = 16;
    sbit  RBDF_bit at QUADSPI0_FR.B16;
    const register unsigned short int RBOF = 17;
    sbit  RBOF_bit at QUADSPI0_FR.B17;
    const register unsigned short int ILLINE = 23;
    sbit  ILLINE_bit at QUADSPI0_FR.B23;
    const register unsigned short int TBUF = 26;
    sbit  TBUF_bit at QUADSPI0_FR.B26;
    const register unsigned short int TBFF = 27;
    sbit  TBFF_bit at QUADSPI0_FR.B27;
    const register unsigned short int DLPFF = 31;
    sbit  DLPFF_bit at QUADSPI0_FR.B31;

sfr unsigned long   volatile QUADSPI0_RSER        absolute 0x400DA164;
    const register unsigned short int TFIE = 0;
    sbit  TFIE_bit at QUADSPI0_RSER.B0;
    const register unsigned short int IPGEIE = 4;
    sbit  IPGEIE_bit at QUADSPI0_RSER.B4;
    const register unsigned short int IPIEIE = 6;
    sbit  IPIEIE_bit at QUADSPI0_RSER.B6;
    const register unsigned short int IPAEIE = 7;
    sbit  IPAEIE_bit at QUADSPI0_RSER.B7;
    const register unsigned short int IUEIE = 11;
    sbit  IUEIE_bit at QUADSPI0_RSER.B11;
    const register unsigned short int ABOIE = 12;
    sbit  ABOIE_bit at QUADSPI0_RSER.B12;
    const register unsigned short int AIBSIE = 13;
    sbit  AIBSIE_bit at QUADSPI0_RSER.B13;
    const register unsigned short int AITIE = 14;
    sbit  AITIE_bit at QUADSPI0_RSER.B14;
    const register unsigned short int ABSEIE = 15;
    sbit  ABSEIE_bit at QUADSPI0_RSER.B15;
    const register unsigned short int RBDIE = 16;
    sbit  RBDIE_bit at QUADSPI0_RSER.B16;
    const register unsigned short int RBOIE = 17;
    sbit  RBOIE_bit at QUADSPI0_RSER.B17;
    const register unsigned short int RBDDE = 21;
    sbit  RBDDE_bit at QUADSPI0_RSER.B21;
    const register unsigned short int ILLINIE = 23;
    sbit  ILLINIE_bit at QUADSPI0_RSER.B23;
    const register unsigned short int TBFDE = 25;
    sbit  TBFDE_bit at QUADSPI0_RSER.B25;
    const register unsigned short int TBUIE = 26;
    sbit  TBUIE_bit at QUADSPI0_RSER.B26;
    const register unsigned short int TBFIE = 27;
    sbit  TBFIE_bit at QUADSPI0_RSER.B27;
    const register unsigned short int DLPFIE = 31;
    sbit  DLPFIE_bit at QUADSPI0_RSER.B31;

sfr unsigned long   volatile QUADSPI0_SPNDST      absolute 0x400DA168;
    const register unsigned short int SUSPND = 0;
    sbit  SUSPND_bit at QUADSPI0_SPNDST.B0;
    const register unsigned short int SPDBUF0 = 6;
    sbit  SPDBUF0_bit at QUADSPI0_SPNDST.B6;
    const register unsigned short int SPDBUF1 = 7;
    sbit  SPDBUF1_bit at QUADSPI0_SPNDST.B7;
    const register unsigned short int DATLFT0 = 9;
    sbit  DATLFT0_bit at QUADSPI0_SPNDST.B9;
    const register unsigned short int DATLFT1 = 10;
    sbit  DATLFT1_bit at QUADSPI0_SPNDST.B10;
    const register unsigned short int DATLFT2 = 11;
    sbit  DATLFT2_bit at QUADSPI0_SPNDST.B11;
    const register unsigned short int DATLFT3 = 12;
    sbit  DATLFT3_bit at QUADSPI0_SPNDST.B12;
    const register unsigned short int DATLFT4 = 13;
    sbit  DATLFT4_bit at QUADSPI0_SPNDST.B13;
    const register unsigned short int DATLFT5 = 14;
    sbit  DATLFT5_bit at QUADSPI0_SPNDST.B14;

sfr unsigned long   volatile QUADSPI0_SPTRCLR     absolute 0x400DA16C;
    const register unsigned short int BFPTRC = 0;
    sbit  BFPTRC_bit at QUADSPI0_SPTRCLR.B0;
    const register unsigned short int IPPTRC = 8;
    sbit  IPPTRC_bit at QUADSPI0_SPTRCLR.B8;

sfr unsigned long   volatile QUADSPI0_SFA1AD      absolute 0x400DA180;
    const register unsigned short int TPADA10 = 10;
    sbit  TPADA10_bit at QUADSPI0_SFA1AD.B10;
    const register unsigned short int TPADA11 = 11;
    sbit  TPADA11_bit at QUADSPI0_SFA1AD.B11;
    const register unsigned short int TPADA12 = 12;
    sbit  TPADA12_bit at QUADSPI0_SFA1AD.B12;
    const register unsigned short int TPADA13 = 13;
    sbit  TPADA13_bit at QUADSPI0_SFA1AD.B13;
    const register unsigned short int TPADA14 = 14;
    sbit  TPADA14_bit at QUADSPI0_SFA1AD.B14;
    const register unsigned short int TPADA15 = 15;
    sbit  TPADA15_bit at QUADSPI0_SFA1AD.B15;
    const register unsigned short int TPADA16 = 16;
    sbit  TPADA16_bit at QUADSPI0_SFA1AD.B16;
    const register unsigned short int TPADA17 = 17;
    sbit  TPADA17_bit at QUADSPI0_SFA1AD.B17;
    const register unsigned short int TPADA18 = 18;
    sbit  TPADA18_bit at QUADSPI0_SFA1AD.B18;
    const register unsigned short int TPADA19 = 19;
    sbit  TPADA19_bit at QUADSPI0_SFA1AD.B19;
    const register unsigned short int TPADA110 = 20;
    sbit  TPADA110_bit at QUADSPI0_SFA1AD.B20;
    const register unsigned short int TPADA111 = 21;
    sbit  TPADA111_bit at QUADSPI0_SFA1AD.B21;
    const register unsigned short int TPADA112 = 22;
    sbit  TPADA112_bit at QUADSPI0_SFA1AD.B22;
    const register unsigned short int TPADA113 = 23;
    sbit  TPADA113_bit at QUADSPI0_SFA1AD.B23;
    const register unsigned short int TPADA114 = 24;
    sbit  TPADA114_bit at QUADSPI0_SFA1AD.B24;
    const register unsigned short int TPADA115 = 25;
    sbit  TPADA115_bit at QUADSPI0_SFA1AD.B25;
    const register unsigned short int TPADA116 = 26;
    sbit  TPADA116_bit at QUADSPI0_SFA1AD.B26;
    const register unsigned short int TPADA117 = 27;
    sbit  TPADA117_bit at QUADSPI0_SFA1AD.B27;
    const register unsigned short int TPADA118 = 28;
    sbit  TPADA118_bit at QUADSPI0_SFA1AD.B28;
    const register unsigned short int TPADA119 = 29;
    sbit  TPADA119_bit at QUADSPI0_SFA1AD.B29;
    const register unsigned short int TPADA120 = 30;
    sbit  TPADA120_bit at QUADSPI0_SFA1AD.B30;
    const register unsigned short int TPADA121 = 31;
    sbit  TPADA121_bit at QUADSPI0_SFA1AD.B31;

sfr unsigned long   volatile QUADSPI0_SFA2AD      absolute 0x400DA184;
    const register unsigned short int TPADA20 = 10;
    sbit  TPADA20_bit at QUADSPI0_SFA2AD.B10;
    const register unsigned short int TPADA21 = 11;
    sbit  TPADA21_bit at QUADSPI0_SFA2AD.B11;
    const register unsigned short int TPADA22 = 12;
    sbit  TPADA22_bit at QUADSPI0_SFA2AD.B12;
    const register unsigned short int TPADA23 = 13;
    sbit  TPADA23_bit at QUADSPI0_SFA2AD.B13;
    const register unsigned short int TPADA24 = 14;
    sbit  TPADA24_bit at QUADSPI0_SFA2AD.B14;
    const register unsigned short int TPADA25 = 15;
    sbit  TPADA25_bit at QUADSPI0_SFA2AD.B15;
    const register unsigned short int TPADA26 = 16;
    sbit  TPADA26_bit at QUADSPI0_SFA2AD.B16;
    const register unsigned short int TPADA27 = 17;
    sbit  TPADA27_bit at QUADSPI0_SFA2AD.B17;
    const register unsigned short int TPADA28 = 18;
    sbit  TPADA28_bit at QUADSPI0_SFA2AD.B18;
    const register unsigned short int TPADA29 = 19;
    sbit  TPADA29_bit at QUADSPI0_SFA2AD.B19;
    const register unsigned short int TPADA210 = 20;
    sbit  TPADA210_bit at QUADSPI0_SFA2AD.B20;
    const register unsigned short int TPADA211 = 21;
    sbit  TPADA211_bit at QUADSPI0_SFA2AD.B21;
    const register unsigned short int TPADA212 = 22;
    sbit  TPADA212_bit at QUADSPI0_SFA2AD.B22;
    const register unsigned short int TPADA213 = 23;
    sbit  TPADA213_bit at QUADSPI0_SFA2AD.B23;
    const register unsigned short int TPADA214 = 24;
    sbit  TPADA214_bit at QUADSPI0_SFA2AD.B24;
    const register unsigned short int TPADA215 = 25;
    sbit  TPADA215_bit at QUADSPI0_SFA2AD.B25;
    const register unsigned short int TPADA216 = 26;
    sbit  TPADA216_bit at QUADSPI0_SFA2AD.B26;
    const register unsigned short int TPADA217 = 27;
    sbit  TPADA217_bit at QUADSPI0_SFA2AD.B27;
    const register unsigned short int TPADA218 = 28;
    sbit  TPADA218_bit at QUADSPI0_SFA2AD.B28;
    const register unsigned short int TPADA219 = 29;
    sbit  TPADA219_bit at QUADSPI0_SFA2AD.B29;
    const register unsigned short int TPADA220 = 30;
    sbit  TPADA220_bit at QUADSPI0_SFA2AD.B30;
    const register unsigned short int TPADA221 = 31;
    sbit  TPADA221_bit at QUADSPI0_SFA2AD.B31;

sfr unsigned long   volatile QUADSPI0_SFB1AD      absolute 0x400DA188;
    const register unsigned short int TPADB10 = 10;
    sbit  TPADB10_bit at QUADSPI0_SFB1AD.B10;
    const register unsigned short int TPADB11 = 11;
    sbit  TPADB11_bit at QUADSPI0_SFB1AD.B11;
    const register unsigned short int TPADB12 = 12;
    sbit  TPADB12_bit at QUADSPI0_SFB1AD.B12;
    const register unsigned short int TPADB13 = 13;
    sbit  TPADB13_bit at QUADSPI0_SFB1AD.B13;
    const register unsigned short int TPADB14 = 14;
    sbit  TPADB14_bit at QUADSPI0_SFB1AD.B14;
    const register unsigned short int TPADB15 = 15;
    sbit  TPADB15_bit at QUADSPI0_SFB1AD.B15;
    const register unsigned short int TPADB16 = 16;
    sbit  TPADB16_bit at QUADSPI0_SFB1AD.B16;
    const register unsigned short int TPADB17 = 17;
    sbit  TPADB17_bit at QUADSPI0_SFB1AD.B17;
    const register unsigned short int TPADB18 = 18;
    sbit  TPADB18_bit at QUADSPI0_SFB1AD.B18;
    const register unsigned short int TPADB19 = 19;
    sbit  TPADB19_bit at QUADSPI0_SFB1AD.B19;
    const register unsigned short int TPADB110 = 20;
    sbit  TPADB110_bit at QUADSPI0_SFB1AD.B20;
    const register unsigned short int TPADB111 = 21;
    sbit  TPADB111_bit at QUADSPI0_SFB1AD.B21;
    const register unsigned short int TPADB112 = 22;
    sbit  TPADB112_bit at QUADSPI0_SFB1AD.B22;
    const register unsigned short int TPADB113 = 23;
    sbit  TPADB113_bit at QUADSPI0_SFB1AD.B23;
    const register unsigned short int TPADB114 = 24;
    sbit  TPADB114_bit at QUADSPI0_SFB1AD.B24;
    const register unsigned short int TPADB115 = 25;
    sbit  TPADB115_bit at QUADSPI0_SFB1AD.B25;
    const register unsigned short int TPADB116 = 26;
    sbit  TPADB116_bit at QUADSPI0_SFB1AD.B26;
    const register unsigned short int TPADB117 = 27;
    sbit  TPADB117_bit at QUADSPI0_SFB1AD.B27;
    const register unsigned short int TPADB118 = 28;
    sbit  TPADB118_bit at QUADSPI0_SFB1AD.B28;
    const register unsigned short int TPADB119 = 29;
    sbit  TPADB119_bit at QUADSPI0_SFB1AD.B29;
    const register unsigned short int TPADB120 = 30;
    sbit  TPADB120_bit at QUADSPI0_SFB1AD.B30;
    const register unsigned short int TPADB121 = 31;
    sbit  TPADB121_bit at QUADSPI0_SFB1AD.B31;

sfr unsigned long   volatile QUADSPI0_SFB2AD      absolute 0x400DA18C;
    const register unsigned short int TPADB20 = 10;
    sbit  TPADB20_bit at QUADSPI0_SFB2AD.B10;
    const register unsigned short int TPADB21 = 11;
    sbit  TPADB21_bit at QUADSPI0_SFB2AD.B11;
    const register unsigned short int TPADB22 = 12;
    sbit  TPADB22_bit at QUADSPI0_SFB2AD.B12;
    const register unsigned short int TPADB23 = 13;
    sbit  TPADB23_bit at QUADSPI0_SFB2AD.B13;
    const register unsigned short int TPADB24 = 14;
    sbit  TPADB24_bit at QUADSPI0_SFB2AD.B14;
    const register unsigned short int TPADB25 = 15;
    sbit  TPADB25_bit at QUADSPI0_SFB2AD.B15;
    const register unsigned short int TPADB26 = 16;
    sbit  TPADB26_bit at QUADSPI0_SFB2AD.B16;
    const register unsigned short int TPADB27 = 17;
    sbit  TPADB27_bit at QUADSPI0_SFB2AD.B17;
    const register unsigned short int TPADB28 = 18;
    sbit  TPADB28_bit at QUADSPI0_SFB2AD.B18;
    const register unsigned short int TPADB29 = 19;
    sbit  TPADB29_bit at QUADSPI0_SFB2AD.B19;
    const register unsigned short int TPADB210 = 20;
    sbit  TPADB210_bit at QUADSPI0_SFB2AD.B20;
    const register unsigned short int TPADB211 = 21;
    sbit  TPADB211_bit at QUADSPI0_SFB2AD.B21;
    const register unsigned short int TPADB212 = 22;
    sbit  TPADB212_bit at QUADSPI0_SFB2AD.B22;
    const register unsigned short int TPADB213 = 23;
    sbit  TPADB213_bit at QUADSPI0_SFB2AD.B23;
    const register unsigned short int TPADB214 = 24;
    sbit  TPADB214_bit at QUADSPI0_SFB2AD.B24;
    const register unsigned short int TPADB215 = 25;
    sbit  TPADB215_bit at QUADSPI0_SFB2AD.B25;
    const register unsigned short int TPADB216 = 26;
    sbit  TPADB216_bit at QUADSPI0_SFB2AD.B26;
    const register unsigned short int TPADB217 = 27;
    sbit  TPADB217_bit at QUADSPI0_SFB2AD.B27;
    const register unsigned short int TPADB218 = 28;
    sbit  TPADB218_bit at QUADSPI0_SFB2AD.B28;
    const register unsigned short int TPADB219 = 29;
    sbit  TPADB219_bit at QUADSPI0_SFB2AD.B29;
    const register unsigned short int TPADB220 = 30;
    sbit  TPADB220_bit at QUADSPI0_SFB2AD.B30;
    const register unsigned short int TPADB221 = 31;
    sbit  TPADB221_bit at QUADSPI0_SFB2AD.B31;

sfr unsigned long   volatile QUADSPI0_DLPR        absolute 0x400DA190;
    const register unsigned short int DLPV0 = 0;
    sbit  DLPV0_bit at QUADSPI0_DLPR.B0;
    const register unsigned short int DLPV1 = 1;
    sbit  DLPV1_bit at QUADSPI0_DLPR.B1;
    const register unsigned short int DLPV2 = 2;
    sbit  DLPV2_bit at QUADSPI0_DLPR.B2;
    const register unsigned short int DLPV3 = 3;
    sbit  DLPV3_bit at QUADSPI0_DLPR.B3;
    const register unsigned short int DLPV4 = 4;
    sbit  DLPV4_bit at QUADSPI0_DLPR.B4;
    const register unsigned short int DLPV5 = 5;
    sbit  DLPV5_bit at QUADSPI0_DLPR.B5;
    const register unsigned short int DLPV6 = 6;
    sbit  DLPV6_bit at QUADSPI0_DLPR.B6;
    const register unsigned short int DLPV7 = 7;
    sbit  DLPV7_bit at QUADSPI0_DLPR.B7;
    const register unsigned short int DLPV8 = 8;
    sbit  DLPV8_bit at QUADSPI0_DLPR.B8;
    const register unsigned short int DLPV9 = 9;
    sbit  DLPV9_bit at QUADSPI0_DLPR.B9;
    const register unsigned short int DLPV10 = 10;
    sbit  DLPV10_bit at QUADSPI0_DLPR.B10;
    const register unsigned short int DLPV11 = 11;
    sbit  DLPV11_bit at QUADSPI0_DLPR.B11;
    const register unsigned short int DLPV12 = 12;
    sbit  DLPV12_bit at QUADSPI0_DLPR.B12;
    const register unsigned short int DLPV13 = 13;
    sbit  DLPV13_bit at QUADSPI0_DLPR.B13;
    const register unsigned short int DLPV14 = 14;
    sbit  DLPV14_bit at QUADSPI0_DLPR.B14;
    const register unsigned short int DLPV15 = 15;
    sbit  DLPV15_bit at QUADSPI0_DLPR.B15;
    const register unsigned short int DLPV16 = 16;
    sbit  DLPV16_bit at QUADSPI0_DLPR.B16;
    const register unsigned short int DLPV17 = 17;
    sbit  DLPV17_bit at QUADSPI0_DLPR.B17;
    const register unsigned short int DLPV18 = 18;
    sbit  DLPV18_bit at QUADSPI0_DLPR.B18;
    const register unsigned short int DLPV19 = 19;
    sbit  DLPV19_bit at QUADSPI0_DLPR.B19;
    const register unsigned short int DLPV20 = 20;
    sbit  DLPV20_bit at QUADSPI0_DLPR.B20;
    const register unsigned short int DLPV21 = 21;
    sbit  DLPV21_bit at QUADSPI0_DLPR.B21;
    const register unsigned short int DLPV22 = 22;
    sbit  DLPV22_bit at QUADSPI0_DLPR.B22;
    const register unsigned short int DLPV23 = 23;
    sbit  DLPV23_bit at QUADSPI0_DLPR.B23;
    const register unsigned short int DLPV24 = 24;
    sbit  DLPV24_bit at QUADSPI0_DLPR.B24;
    const register unsigned short int DLPV25 = 25;
    sbit  DLPV25_bit at QUADSPI0_DLPR.B25;
    const register unsigned short int DLPV26 = 26;
    sbit  DLPV26_bit at QUADSPI0_DLPR.B26;
    const register unsigned short int DLPV27 = 27;
    sbit  DLPV27_bit at QUADSPI0_DLPR.B27;
    const register unsigned short int DLPV28 = 28;
    sbit  DLPV28_bit at QUADSPI0_DLPR.B28;
    const register unsigned short int DLPV29 = 29;
    sbit  DLPV29_bit at QUADSPI0_DLPR.B29;
    const register unsigned short int DLPV30 = 30;
    sbit  DLPV30_bit at QUADSPI0_DLPR.B30;
    const register unsigned short int DLPV31 = 31;
    sbit  DLPV31_bit at QUADSPI0_DLPR.B31;

sfr unsigned long   volatile QUADSPI0_RBDR0       absolute 0x400DA200;
    sbit  RXDATA0_QUADSPI0_RBDR0_bit at QUADSPI0_RBDR0.B0;
    sbit  RXDATA1_QUADSPI0_RBDR0_bit at QUADSPI0_RBDR0.B1;
    sbit  RXDATA2_QUADSPI0_RBDR0_bit at QUADSPI0_RBDR0.B2;
    sbit  RXDATA3_QUADSPI0_RBDR0_bit at QUADSPI0_RBDR0.B3;
    sbit  RXDATA4_QUADSPI0_RBDR0_bit at QUADSPI0_RBDR0.B4;
    sbit  RXDATA5_QUADSPI0_RBDR0_bit at QUADSPI0_RBDR0.B5;
    sbit  RXDATA6_QUADSPI0_RBDR0_bit at QUADSPI0_RBDR0.B6;
    sbit  RXDATA7_QUADSPI0_RBDR0_bit at QUADSPI0_RBDR0.B7;
    sbit  RXDATA8_QUADSPI0_RBDR0_bit at QUADSPI0_RBDR0.B8;
    sbit  RXDATA9_QUADSPI0_RBDR0_bit at QUADSPI0_RBDR0.B9;
    sbit  RXDATA10_QUADSPI0_RBDR0_bit at QUADSPI0_RBDR0.B10;
    sbit  RXDATA11_QUADSPI0_RBDR0_bit at QUADSPI0_RBDR0.B11;
    sbit  RXDATA12_QUADSPI0_RBDR0_bit at QUADSPI0_RBDR0.B12;
    sbit  RXDATA13_QUADSPI0_RBDR0_bit at QUADSPI0_RBDR0.B13;
    sbit  RXDATA14_QUADSPI0_RBDR0_bit at QUADSPI0_RBDR0.B14;
    sbit  RXDATA15_QUADSPI0_RBDR0_bit at QUADSPI0_RBDR0.B15;
    sbit  RXDATA16_QUADSPI0_RBDR0_bit at QUADSPI0_RBDR0.B16;
    sbit  RXDATA17_QUADSPI0_RBDR0_bit at QUADSPI0_RBDR0.B17;
    sbit  RXDATA18_QUADSPI0_RBDR0_bit at QUADSPI0_RBDR0.B18;
    sbit  RXDATA19_QUADSPI0_RBDR0_bit at QUADSPI0_RBDR0.B19;
    sbit  RXDATA20_QUADSPI0_RBDR0_bit at QUADSPI0_RBDR0.B20;
    sbit  RXDATA21_QUADSPI0_RBDR0_bit at QUADSPI0_RBDR0.B21;
    sbit  RXDATA22_QUADSPI0_RBDR0_bit at QUADSPI0_RBDR0.B22;
    sbit  RXDATA23_QUADSPI0_RBDR0_bit at QUADSPI0_RBDR0.B23;
    sbit  RXDATA24_QUADSPI0_RBDR0_bit at QUADSPI0_RBDR0.B24;
    sbit  RXDATA25_QUADSPI0_RBDR0_bit at QUADSPI0_RBDR0.B25;
    sbit  RXDATA26_QUADSPI0_RBDR0_bit at QUADSPI0_RBDR0.B26;
    sbit  RXDATA27_QUADSPI0_RBDR0_bit at QUADSPI0_RBDR0.B27;
    sbit  RXDATA28_QUADSPI0_RBDR0_bit at QUADSPI0_RBDR0.B28;
    sbit  RXDATA29_QUADSPI0_RBDR0_bit at QUADSPI0_RBDR0.B29;
    sbit  RXDATA30_QUADSPI0_RBDR0_bit at QUADSPI0_RBDR0.B30;
    sbit  RXDATA31_QUADSPI0_RBDR0_bit at QUADSPI0_RBDR0.B31;

sfr unsigned long   volatile QUADSPI0_RBDR1       absolute 0x400DA204;
    sbit  RXDATA0_QUADSPI0_RBDR1_bit at QUADSPI0_RBDR1.B0;
    sbit  RXDATA1_QUADSPI0_RBDR1_bit at QUADSPI0_RBDR1.B1;
    sbit  RXDATA2_QUADSPI0_RBDR1_bit at QUADSPI0_RBDR1.B2;
    sbit  RXDATA3_QUADSPI0_RBDR1_bit at QUADSPI0_RBDR1.B3;
    sbit  RXDATA4_QUADSPI0_RBDR1_bit at QUADSPI0_RBDR1.B4;
    sbit  RXDATA5_QUADSPI0_RBDR1_bit at QUADSPI0_RBDR1.B5;
    sbit  RXDATA6_QUADSPI0_RBDR1_bit at QUADSPI0_RBDR1.B6;
    sbit  RXDATA7_QUADSPI0_RBDR1_bit at QUADSPI0_RBDR1.B7;
    sbit  RXDATA8_QUADSPI0_RBDR1_bit at QUADSPI0_RBDR1.B8;
    sbit  RXDATA9_QUADSPI0_RBDR1_bit at QUADSPI0_RBDR1.B9;
    sbit  RXDATA10_QUADSPI0_RBDR1_bit at QUADSPI0_RBDR1.B10;
    sbit  RXDATA11_QUADSPI0_RBDR1_bit at QUADSPI0_RBDR1.B11;
    sbit  RXDATA12_QUADSPI0_RBDR1_bit at QUADSPI0_RBDR1.B12;
    sbit  RXDATA13_QUADSPI0_RBDR1_bit at QUADSPI0_RBDR1.B13;
    sbit  RXDATA14_QUADSPI0_RBDR1_bit at QUADSPI0_RBDR1.B14;
    sbit  RXDATA15_QUADSPI0_RBDR1_bit at QUADSPI0_RBDR1.B15;
    sbit  RXDATA16_QUADSPI0_RBDR1_bit at QUADSPI0_RBDR1.B16;
    sbit  RXDATA17_QUADSPI0_RBDR1_bit at QUADSPI0_RBDR1.B17;
    sbit  RXDATA18_QUADSPI0_RBDR1_bit at QUADSPI0_RBDR1.B18;
    sbit  RXDATA19_QUADSPI0_RBDR1_bit at QUADSPI0_RBDR1.B19;
    sbit  RXDATA20_QUADSPI0_RBDR1_bit at QUADSPI0_RBDR1.B20;
    sbit  RXDATA21_QUADSPI0_RBDR1_bit at QUADSPI0_RBDR1.B21;
    sbit  RXDATA22_QUADSPI0_RBDR1_bit at QUADSPI0_RBDR1.B22;
    sbit  RXDATA23_QUADSPI0_RBDR1_bit at QUADSPI0_RBDR1.B23;
    sbit  RXDATA24_QUADSPI0_RBDR1_bit at QUADSPI0_RBDR1.B24;
    sbit  RXDATA25_QUADSPI0_RBDR1_bit at QUADSPI0_RBDR1.B25;
    sbit  RXDATA26_QUADSPI0_RBDR1_bit at QUADSPI0_RBDR1.B26;
    sbit  RXDATA27_QUADSPI0_RBDR1_bit at QUADSPI0_RBDR1.B27;
    sbit  RXDATA28_QUADSPI0_RBDR1_bit at QUADSPI0_RBDR1.B28;
    sbit  RXDATA29_QUADSPI0_RBDR1_bit at QUADSPI0_RBDR1.B29;
    sbit  RXDATA30_QUADSPI0_RBDR1_bit at QUADSPI0_RBDR1.B30;
    sbit  RXDATA31_QUADSPI0_RBDR1_bit at QUADSPI0_RBDR1.B31;

sfr unsigned long   volatile QUADSPI0_RBDR2       absolute 0x400DA208;
    sbit  RXDATA0_QUADSPI0_RBDR2_bit at QUADSPI0_RBDR2.B0;
    sbit  RXDATA1_QUADSPI0_RBDR2_bit at QUADSPI0_RBDR2.B1;
    sbit  RXDATA2_QUADSPI0_RBDR2_bit at QUADSPI0_RBDR2.B2;
    sbit  RXDATA3_QUADSPI0_RBDR2_bit at QUADSPI0_RBDR2.B3;
    sbit  RXDATA4_QUADSPI0_RBDR2_bit at QUADSPI0_RBDR2.B4;
    sbit  RXDATA5_QUADSPI0_RBDR2_bit at QUADSPI0_RBDR2.B5;
    sbit  RXDATA6_QUADSPI0_RBDR2_bit at QUADSPI0_RBDR2.B6;
    sbit  RXDATA7_QUADSPI0_RBDR2_bit at QUADSPI0_RBDR2.B7;
    sbit  RXDATA8_QUADSPI0_RBDR2_bit at QUADSPI0_RBDR2.B8;
    sbit  RXDATA9_QUADSPI0_RBDR2_bit at QUADSPI0_RBDR2.B9;
    sbit  RXDATA10_QUADSPI0_RBDR2_bit at QUADSPI0_RBDR2.B10;
    sbit  RXDATA11_QUADSPI0_RBDR2_bit at QUADSPI0_RBDR2.B11;
    sbit  RXDATA12_QUADSPI0_RBDR2_bit at QUADSPI0_RBDR2.B12;
    sbit  RXDATA13_QUADSPI0_RBDR2_bit at QUADSPI0_RBDR2.B13;
    sbit  RXDATA14_QUADSPI0_RBDR2_bit at QUADSPI0_RBDR2.B14;
    sbit  RXDATA15_QUADSPI0_RBDR2_bit at QUADSPI0_RBDR2.B15;
    sbit  RXDATA16_QUADSPI0_RBDR2_bit at QUADSPI0_RBDR2.B16;
    sbit  RXDATA17_QUADSPI0_RBDR2_bit at QUADSPI0_RBDR2.B17;
    sbit  RXDATA18_QUADSPI0_RBDR2_bit at QUADSPI0_RBDR2.B18;
    sbit  RXDATA19_QUADSPI0_RBDR2_bit at QUADSPI0_RBDR2.B19;
    sbit  RXDATA20_QUADSPI0_RBDR2_bit at QUADSPI0_RBDR2.B20;
    sbit  RXDATA21_QUADSPI0_RBDR2_bit at QUADSPI0_RBDR2.B21;
    sbit  RXDATA22_QUADSPI0_RBDR2_bit at QUADSPI0_RBDR2.B22;
    sbit  RXDATA23_QUADSPI0_RBDR2_bit at QUADSPI0_RBDR2.B23;
    sbit  RXDATA24_QUADSPI0_RBDR2_bit at QUADSPI0_RBDR2.B24;
    sbit  RXDATA25_QUADSPI0_RBDR2_bit at QUADSPI0_RBDR2.B25;
    sbit  RXDATA26_QUADSPI0_RBDR2_bit at QUADSPI0_RBDR2.B26;
    sbit  RXDATA27_QUADSPI0_RBDR2_bit at QUADSPI0_RBDR2.B27;
    sbit  RXDATA28_QUADSPI0_RBDR2_bit at QUADSPI0_RBDR2.B28;
    sbit  RXDATA29_QUADSPI0_RBDR2_bit at QUADSPI0_RBDR2.B29;
    sbit  RXDATA30_QUADSPI0_RBDR2_bit at QUADSPI0_RBDR2.B30;
    sbit  RXDATA31_QUADSPI0_RBDR2_bit at QUADSPI0_RBDR2.B31;

sfr unsigned long   volatile QUADSPI0_RBDR3       absolute 0x400DA20C;
    sbit  RXDATA0_QUADSPI0_RBDR3_bit at QUADSPI0_RBDR3.B0;
    sbit  RXDATA1_QUADSPI0_RBDR3_bit at QUADSPI0_RBDR3.B1;
    sbit  RXDATA2_QUADSPI0_RBDR3_bit at QUADSPI0_RBDR3.B2;
    sbit  RXDATA3_QUADSPI0_RBDR3_bit at QUADSPI0_RBDR3.B3;
    sbit  RXDATA4_QUADSPI0_RBDR3_bit at QUADSPI0_RBDR3.B4;
    sbit  RXDATA5_QUADSPI0_RBDR3_bit at QUADSPI0_RBDR3.B5;
    sbit  RXDATA6_QUADSPI0_RBDR3_bit at QUADSPI0_RBDR3.B6;
    sbit  RXDATA7_QUADSPI0_RBDR3_bit at QUADSPI0_RBDR3.B7;
    sbit  RXDATA8_QUADSPI0_RBDR3_bit at QUADSPI0_RBDR3.B8;
    sbit  RXDATA9_QUADSPI0_RBDR3_bit at QUADSPI0_RBDR3.B9;
    sbit  RXDATA10_QUADSPI0_RBDR3_bit at QUADSPI0_RBDR3.B10;
    sbit  RXDATA11_QUADSPI0_RBDR3_bit at QUADSPI0_RBDR3.B11;
    sbit  RXDATA12_QUADSPI0_RBDR3_bit at QUADSPI0_RBDR3.B12;
    sbit  RXDATA13_QUADSPI0_RBDR3_bit at QUADSPI0_RBDR3.B13;
    sbit  RXDATA14_QUADSPI0_RBDR3_bit at QUADSPI0_RBDR3.B14;
    sbit  RXDATA15_QUADSPI0_RBDR3_bit at QUADSPI0_RBDR3.B15;
    sbit  RXDATA16_QUADSPI0_RBDR3_bit at QUADSPI0_RBDR3.B16;
    sbit  RXDATA17_QUADSPI0_RBDR3_bit at QUADSPI0_RBDR3.B17;
    sbit  RXDATA18_QUADSPI0_RBDR3_bit at QUADSPI0_RBDR3.B18;
    sbit  RXDATA19_QUADSPI0_RBDR3_bit at QUADSPI0_RBDR3.B19;
    sbit  RXDATA20_QUADSPI0_RBDR3_bit at QUADSPI0_RBDR3.B20;
    sbit  RXDATA21_QUADSPI0_RBDR3_bit at QUADSPI0_RBDR3.B21;
    sbit  RXDATA22_QUADSPI0_RBDR3_bit at QUADSPI0_RBDR3.B22;
    sbit  RXDATA23_QUADSPI0_RBDR3_bit at QUADSPI0_RBDR3.B23;
    sbit  RXDATA24_QUADSPI0_RBDR3_bit at QUADSPI0_RBDR3.B24;
    sbit  RXDATA25_QUADSPI0_RBDR3_bit at QUADSPI0_RBDR3.B25;
    sbit  RXDATA26_QUADSPI0_RBDR3_bit at QUADSPI0_RBDR3.B26;
    sbit  RXDATA27_QUADSPI0_RBDR3_bit at QUADSPI0_RBDR3.B27;
    sbit  RXDATA28_QUADSPI0_RBDR3_bit at QUADSPI0_RBDR3.B28;
    sbit  RXDATA29_QUADSPI0_RBDR3_bit at QUADSPI0_RBDR3.B29;
    sbit  RXDATA30_QUADSPI0_RBDR3_bit at QUADSPI0_RBDR3.B30;
    sbit  RXDATA31_QUADSPI0_RBDR3_bit at QUADSPI0_RBDR3.B31;

sfr unsigned long   volatile QUADSPI0_RBDR4       absolute 0x400DA210;
    sbit  RXDATA0_QUADSPI0_RBDR4_bit at QUADSPI0_RBDR4.B0;
    sbit  RXDATA1_QUADSPI0_RBDR4_bit at QUADSPI0_RBDR4.B1;
    sbit  RXDATA2_QUADSPI0_RBDR4_bit at QUADSPI0_RBDR4.B2;
    sbit  RXDATA3_QUADSPI0_RBDR4_bit at QUADSPI0_RBDR4.B3;
    sbit  RXDATA4_QUADSPI0_RBDR4_bit at QUADSPI0_RBDR4.B4;
    sbit  RXDATA5_QUADSPI0_RBDR4_bit at QUADSPI0_RBDR4.B5;
    sbit  RXDATA6_QUADSPI0_RBDR4_bit at QUADSPI0_RBDR4.B6;
    sbit  RXDATA7_QUADSPI0_RBDR4_bit at QUADSPI0_RBDR4.B7;
    sbit  RXDATA8_QUADSPI0_RBDR4_bit at QUADSPI0_RBDR4.B8;
    sbit  RXDATA9_QUADSPI0_RBDR4_bit at QUADSPI0_RBDR4.B9;
    sbit  RXDATA10_QUADSPI0_RBDR4_bit at QUADSPI0_RBDR4.B10;
    sbit  RXDATA11_QUADSPI0_RBDR4_bit at QUADSPI0_RBDR4.B11;
    sbit  RXDATA12_QUADSPI0_RBDR4_bit at QUADSPI0_RBDR4.B12;
    sbit  RXDATA13_QUADSPI0_RBDR4_bit at QUADSPI0_RBDR4.B13;
    sbit  RXDATA14_QUADSPI0_RBDR4_bit at QUADSPI0_RBDR4.B14;
    sbit  RXDATA15_QUADSPI0_RBDR4_bit at QUADSPI0_RBDR4.B15;
    sbit  RXDATA16_QUADSPI0_RBDR4_bit at QUADSPI0_RBDR4.B16;
    sbit  RXDATA17_QUADSPI0_RBDR4_bit at QUADSPI0_RBDR4.B17;
    sbit  RXDATA18_QUADSPI0_RBDR4_bit at QUADSPI0_RBDR4.B18;
    sbit  RXDATA19_QUADSPI0_RBDR4_bit at QUADSPI0_RBDR4.B19;
    sbit  RXDATA20_QUADSPI0_RBDR4_bit at QUADSPI0_RBDR4.B20;
    sbit  RXDATA21_QUADSPI0_RBDR4_bit at QUADSPI0_RBDR4.B21;
    sbit  RXDATA22_QUADSPI0_RBDR4_bit at QUADSPI0_RBDR4.B22;
    sbit  RXDATA23_QUADSPI0_RBDR4_bit at QUADSPI0_RBDR4.B23;
    sbit  RXDATA24_QUADSPI0_RBDR4_bit at QUADSPI0_RBDR4.B24;
    sbit  RXDATA25_QUADSPI0_RBDR4_bit at QUADSPI0_RBDR4.B25;
    sbit  RXDATA26_QUADSPI0_RBDR4_bit at QUADSPI0_RBDR4.B26;
    sbit  RXDATA27_QUADSPI0_RBDR4_bit at QUADSPI0_RBDR4.B27;
    sbit  RXDATA28_QUADSPI0_RBDR4_bit at QUADSPI0_RBDR4.B28;
    sbit  RXDATA29_QUADSPI0_RBDR4_bit at QUADSPI0_RBDR4.B29;
    sbit  RXDATA30_QUADSPI0_RBDR4_bit at QUADSPI0_RBDR4.B30;
    sbit  RXDATA31_QUADSPI0_RBDR4_bit at QUADSPI0_RBDR4.B31;

sfr unsigned long   volatile QUADSPI0_RBDR5       absolute 0x400DA214;
    sbit  RXDATA0_QUADSPI0_RBDR5_bit at QUADSPI0_RBDR5.B0;
    sbit  RXDATA1_QUADSPI0_RBDR5_bit at QUADSPI0_RBDR5.B1;
    sbit  RXDATA2_QUADSPI0_RBDR5_bit at QUADSPI0_RBDR5.B2;
    sbit  RXDATA3_QUADSPI0_RBDR5_bit at QUADSPI0_RBDR5.B3;
    sbit  RXDATA4_QUADSPI0_RBDR5_bit at QUADSPI0_RBDR5.B4;
    sbit  RXDATA5_QUADSPI0_RBDR5_bit at QUADSPI0_RBDR5.B5;
    sbit  RXDATA6_QUADSPI0_RBDR5_bit at QUADSPI0_RBDR5.B6;
    sbit  RXDATA7_QUADSPI0_RBDR5_bit at QUADSPI0_RBDR5.B7;
    sbit  RXDATA8_QUADSPI0_RBDR5_bit at QUADSPI0_RBDR5.B8;
    sbit  RXDATA9_QUADSPI0_RBDR5_bit at QUADSPI0_RBDR5.B9;
    sbit  RXDATA10_QUADSPI0_RBDR5_bit at QUADSPI0_RBDR5.B10;
    sbit  RXDATA11_QUADSPI0_RBDR5_bit at QUADSPI0_RBDR5.B11;
    sbit  RXDATA12_QUADSPI0_RBDR5_bit at QUADSPI0_RBDR5.B12;
    sbit  RXDATA13_QUADSPI0_RBDR5_bit at QUADSPI0_RBDR5.B13;
    sbit  RXDATA14_QUADSPI0_RBDR5_bit at QUADSPI0_RBDR5.B14;
    sbit  RXDATA15_QUADSPI0_RBDR5_bit at QUADSPI0_RBDR5.B15;
    sbit  RXDATA16_QUADSPI0_RBDR5_bit at QUADSPI0_RBDR5.B16;
    sbit  RXDATA17_QUADSPI0_RBDR5_bit at QUADSPI0_RBDR5.B17;
    sbit  RXDATA18_QUADSPI0_RBDR5_bit at QUADSPI0_RBDR5.B18;
    sbit  RXDATA19_QUADSPI0_RBDR5_bit at QUADSPI0_RBDR5.B19;
    sbit  RXDATA20_QUADSPI0_RBDR5_bit at QUADSPI0_RBDR5.B20;
    sbit  RXDATA21_QUADSPI0_RBDR5_bit at QUADSPI0_RBDR5.B21;
    sbit  RXDATA22_QUADSPI0_RBDR5_bit at QUADSPI0_RBDR5.B22;
    sbit  RXDATA23_QUADSPI0_RBDR5_bit at QUADSPI0_RBDR5.B23;
    sbit  RXDATA24_QUADSPI0_RBDR5_bit at QUADSPI0_RBDR5.B24;
    sbit  RXDATA25_QUADSPI0_RBDR5_bit at QUADSPI0_RBDR5.B25;
    sbit  RXDATA26_QUADSPI0_RBDR5_bit at QUADSPI0_RBDR5.B26;
    sbit  RXDATA27_QUADSPI0_RBDR5_bit at QUADSPI0_RBDR5.B27;
    sbit  RXDATA28_QUADSPI0_RBDR5_bit at QUADSPI0_RBDR5.B28;
    sbit  RXDATA29_QUADSPI0_RBDR5_bit at QUADSPI0_RBDR5.B29;
    sbit  RXDATA30_QUADSPI0_RBDR5_bit at QUADSPI0_RBDR5.B30;
    sbit  RXDATA31_QUADSPI0_RBDR5_bit at QUADSPI0_RBDR5.B31;

sfr unsigned long   volatile QUADSPI0_RBDR6       absolute 0x400DA218;
    sbit  RXDATA0_QUADSPI0_RBDR6_bit at QUADSPI0_RBDR6.B0;
    sbit  RXDATA1_QUADSPI0_RBDR6_bit at QUADSPI0_RBDR6.B1;
    sbit  RXDATA2_QUADSPI0_RBDR6_bit at QUADSPI0_RBDR6.B2;
    sbit  RXDATA3_QUADSPI0_RBDR6_bit at QUADSPI0_RBDR6.B3;
    sbit  RXDATA4_QUADSPI0_RBDR6_bit at QUADSPI0_RBDR6.B4;
    sbit  RXDATA5_QUADSPI0_RBDR6_bit at QUADSPI0_RBDR6.B5;
    sbit  RXDATA6_QUADSPI0_RBDR6_bit at QUADSPI0_RBDR6.B6;
    sbit  RXDATA7_QUADSPI0_RBDR6_bit at QUADSPI0_RBDR6.B7;
    sbit  RXDATA8_QUADSPI0_RBDR6_bit at QUADSPI0_RBDR6.B8;
    sbit  RXDATA9_QUADSPI0_RBDR6_bit at QUADSPI0_RBDR6.B9;
    sbit  RXDATA10_QUADSPI0_RBDR6_bit at QUADSPI0_RBDR6.B10;
    sbit  RXDATA11_QUADSPI0_RBDR6_bit at QUADSPI0_RBDR6.B11;
    sbit  RXDATA12_QUADSPI0_RBDR6_bit at QUADSPI0_RBDR6.B12;
    sbit  RXDATA13_QUADSPI0_RBDR6_bit at QUADSPI0_RBDR6.B13;
    sbit  RXDATA14_QUADSPI0_RBDR6_bit at QUADSPI0_RBDR6.B14;
    sbit  RXDATA15_QUADSPI0_RBDR6_bit at QUADSPI0_RBDR6.B15;
    sbit  RXDATA16_QUADSPI0_RBDR6_bit at QUADSPI0_RBDR6.B16;
    sbit  RXDATA17_QUADSPI0_RBDR6_bit at QUADSPI0_RBDR6.B17;
    sbit  RXDATA18_QUADSPI0_RBDR6_bit at QUADSPI0_RBDR6.B18;
    sbit  RXDATA19_QUADSPI0_RBDR6_bit at QUADSPI0_RBDR6.B19;
    sbit  RXDATA20_QUADSPI0_RBDR6_bit at QUADSPI0_RBDR6.B20;
    sbit  RXDATA21_QUADSPI0_RBDR6_bit at QUADSPI0_RBDR6.B21;
    sbit  RXDATA22_QUADSPI0_RBDR6_bit at QUADSPI0_RBDR6.B22;
    sbit  RXDATA23_QUADSPI0_RBDR6_bit at QUADSPI0_RBDR6.B23;
    sbit  RXDATA24_QUADSPI0_RBDR6_bit at QUADSPI0_RBDR6.B24;
    sbit  RXDATA25_QUADSPI0_RBDR6_bit at QUADSPI0_RBDR6.B25;
    sbit  RXDATA26_QUADSPI0_RBDR6_bit at QUADSPI0_RBDR6.B26;
    sbit  RXDATA27_QUADSPI0_RBDR6_bit at QUADSPI0_RBDR6.B27;
    sbit  RXDATA28_QUADSPI0_RBDR6_bit at QUADSPI0_RBDR6.B28;
    sbit  RXDATA29_QUADSPI0_RBDR6_bit at QUADSPI0_RBDR6.B29;
    sbit  RXDATA30_QUADSPI0_RBDR6_bit at QUADSPI0_RBDR6.B30;
    sbit  RXDATA31_QUADSPI0_RBDR6_bit at QUADSPI0_RBDR6.B31;

sfr unsigned long   volatile QUADSPI0_RBDR7       absolute 0x400DA21C;
    sbit  RXDATA0_QUADSPI0_RBDR7_bit at QUADSPI0_RBDR7.B0;
    sbit  RXDATA1_QUADSPI0_RBDR7_bit at QUADSPI0_RBDR7.B1;
    sbit  RXDATA2_QUADSPI0_RBDR7_bit at QUADSPI0_RBDR7.B2;
    sbit  RXDATA3_QUADSPI0_RBDR7_bit at QUADSPI0_RBDR7.B3;
    sbit  RXDATA4_QUADSPI0_RBDR7_bit at QUADSPI0_RBDR7.B4;
    sbit  RXDATA5_QUADSPI0_RBDR7_bit at QUADSPI0_RBDR7.B5;
    sbit  RXDATA6_QUADSPI0_RBDR7_bit at QUADSPI0_RBDR7.B6;
    sbit  RXDATA7_QUADSPI0_RBDR7_bit at QUADSPI0_RBDR7.B7;
    sbit  RXDATA8_QUADSPI0_RBDR7_bit at QUADSPI0_RBDR7.B8;
    sbit  RXDATA9_QUADSPI0_RBDR7_bit at QUADSPI0_RBDR7.B9;
    sbit  RXDATA10_QUADSPI0_RBDR7_bit at QUADSPI0_RBDR7.B10;
    sbit  RXDATA11_QUADSPI0_RBDR7_bit at QUADSPI0_RBDR7.B11;
    sbit  RXDATA12_QUADSPI0_RBDR7_bit at QUADSPI0_RBDR7.B12;
    sbit  RXDATA13_QUADSPI0_RBDR7_bit at QUADSPI0_RBDR7.B13;
    sbit  RXDATA14_QUADSPI0_RBDR7_bit at QUADSPI0_RBDR7.B14;
    sbit  RXDATA15_QUADSPI0_RBDR7_bit at QUADSPI0_RBDR7.B15;
    sbit  RXDATA16_QUADSPI0_RBDR7_bit at QUADSPI0_RBDR7.B16;
    sbit  RXDATA17_QUADSPI0_RBDR7_bit at QUADSPI0_RBDR7.B17;
    sbit  RXDATA18_QUADSPI0_RBDR7_bit at QUADSPI0_RBDR7.B18;
    sbit  RXDATA19_QUADSPI0_RBDR7_bit at QUADSPI0_RBDR7.B19;
    sbit  RXDATA20_QUADSPI0_RBDR7_bit at QUADSPI0_RBDR7.B20;
    sbit  RXDATA21_QUADSPI0_RBDR7_bit at QUADSPI0_RBDR7.B21;
    sbit  RXDATA22_QUADSPI0_RBDR7_bit at QUADSPI0_RBDR7.B22;
    sbit  RXDATA23_QUADSPI0_RBDR7_bit at QUADSPI0_RBDR7.B23;
    sbit  RXDATA24_QUADSPI0_RBDR7_bit at QUADSPI0_RBDR7.B24;
    sbit  RXDATA25_QUADSPI0_RBDR7_bit at QUADSPI0_RBDR7.B25;
    sbit  RXDATA26_QUADSPI0_RBDR7_bit at QUADSPI0_RBDR7.B26;
    sbit  RXDATA27_QUADSPI0_RBDR7_bit at QUADSPI0_RBDR7.B27;
    sbit  RXDATA28_QUADSPI0_RBDR7_bit at QUADSPI0_RBDR7.B28;
    sbit  RXDATA29_QUADSPI0_RBDR7_bit at QUADSPI0_RBDR7.B29;
    sbit  RXDATA30_QUADSPI0_RBDR7_bit at QUADSPI0_RBDR7.B30;
    sbit  RXDATA31_QUADSPI0_RBDR7_bit at QUADSPI0_RBDR7.B31;

sfr unsigned long   volatile QUADSPI0_RBDR8       absolute 0x400DA220;
    sbit  RXDATA0_QUADSPI0_RBDR8_bit at QUADSPI0_RBDR8.B0;
    sbit  RXDATA1_QUADSPI0_RBDR8_bit at QUADSPI0_RBDR8.B1;
    sbit  RXDATA2_QUADSPI0_RBDR8_bit at QUADSPI0_RBDR8.B2;
    sbit  RXDATA3_QUADSPI0_RBDR8_bit at QUADSPI0_RBDR8.B3;
    sbit  RXDATA4_QUADSPI0_RBDR8_bit at QUADSPI0_RBDR8.B4;
    sbit  RXDATA5_QUADSPI0_RBDR8_bit at QUADSPI0_RBDR8.B5;
    sbit  RXDATA6_QUADSPI0_RBDR8_bit at QUADSPI0_RBDR8.B6;
    sbit  RXDATA7_QUADSPI0_RBDR8_bit at QUADSPI0_RBDR8.B7;
    sbit  RXDATA8_QUADSPI0_RBDR8_bit at QUADSPI0_RBDR8.B8;
    sbit  RXDATA9_QUADSPI0_RBDR8_bit at QUADSPI0_RBDR8.B9;
    sbit  RXDATA10_QUADSPI0_RBDR8_bit at QUADSPI0_RBDR8.B10;
    sbit  RXDATA11_QUADSPI0_RBDR8_bit at QUADSPI0_RBDR8.B11;
    sbit  RXDATA12_QUADSPI0_RBDR8_bit at QUADSPI0_RBDR8.B12;
    sbit  RXDATA13_QUADSPI0_RBDR8_bit at QUADSPI0_RBDR8.B13;
    sbit  RXDATA14_QUADSPI0_RBDR8_bit at QUADSPI0_RBDR8.B14;
    sbit  RXDATA15_QUADSPI0_RBDR8_bit at QUADSPI0_RBDR8.B15;
    sbit  RXDATA16_QUADSPI0_RBDR8_bit at QUADSPI0_RBDR8.B16;
    sbit  RXDATA17_QUADSPI0_RBDR8_bit at QUADSPI0_RBDR8.B17;
    sbit  RXDATA18_QUADSPI0_RBDR8_bit at QUADSPI0_RBDR8.B18;
    sbit  RXDATA19_QUADSPI0_RBDR8_bit at QUADSPI0_RBDR8.B19;
    sbit  RXDATA20_QUADSPI0_RBDR8_bit at QUADSPI0_RBDR8.B20;
    sbit  RXDATA21_QUADSPI0_RBDR8_bit at QUADSPI0_RBDR8.B21;
    sbit  RXDATA22_QUADSPI0_RBDR8_bit at QUADSPI0_RBDR8.B22;
    sbit  RXDATA23_QUADSPI0_RBDR8_bit at QUADSPI0_RBDR8.B23;
    sbit  RXDATA24_QUADSPI0_RBDR8_bit at QUADSPI0_RBDR8.B24;
    sbit  RXDATA25_QUADSPI0_RBDR8_bit at QUADSPI0_RBDR8.B25;
    sbit  RXDATA26_QUADSPI0_RBDR8_bit at QUADSPI0_RBDR8.B26;
    sbit  RXDATA27_QUADSPI0_RBDR8_bit at QUADSPI0_RBDR8.B27;
    sbit  RXDATA28_QUADSPI0_RBDR8_bit at QUADSPI0_RBDR8.B28;
    sbit  RXDATA29_QUADSPI0_RBDR8_bit at QUADSPI0_RBDR8.B29;
    sbit  RXDATA30_QUADSPI0_RBDR8_bit at QUADSPI0_RBDR8.B30;
    sbit  RXDATA31_QUADSPI0_RBDR8_bit at QUADSPI0_RBDR8.B31;

sfr unsigned long   volatile QUADSPI0_RBDR9       absolute 0x400DA224;
    sbit  RXDATA0_QUADSPI0_RBDR9_bit at QUADSPI0_RBDR9.B0;
    sbit  RXDATA1_QUADSPI0_RBDR9_bit at QUADSPI0_RBDR9.B1;
    sbit  RXDATA2_QUADSPI0_RBDR9_bit at QUADSPI0_RBDR9.B2;
    sbit  RXDATA3_QUADSPI0_RBDR9_bit at QUADSPI0_RBDR9.B3;
    sbit  RXDATA4_QUADSPI0_RBDR9_bit at QUADSPI0_RBDR9.B4;
    sbit  RXDATA5_QUADSPI0_RBDR9_bit at QUADSPI0_RBDR9.B5;
    sbit  RXDATA6_QUADSPI0_RBDR9_bit at QUADSPI0_RBDR9.B6;
    sbit  RXDATA7_QUADSPI0_RBDR9_bit at QUADSPI0_RBDR9.B7;
    sbit  RXDATA8_QUADSPI0_RBDR9_bit at QUADSPI0_RBDR9.B8;
    sbit  RXDATA9_QUADSPI0_RBDR9_bit at QUADSPI0_RBDR9.B9;
    sbit  RXDATA10_QUADSPI0_RBDR9_bit at QUADSPI0_RBDR9.B10;
    sbit  RXDATA11_QUADSPI0_RBDR9_bit at QUADSPI0_RBDR9.B11;
    sbit  RXDATA12_QUADSPI0_RBDR9_bit at QUADSPI0_RBDR9.B12;
    sbit  RXDATA13_QUADSPI0_RBDR9_bit at QUADSPI0_RBDR9.B13;
    sbit  RXDATA14_QUADSPI0_RBDR9_bit at QUADSPI0_RBDR9.B14;
    sbit  RXDATA15_QUADSPI0_RBDR9_bit at QUADSPI0_RBDR9.B15;
    sbit  RXDATA16_QUADSPI0_RBDR9_bit at QUADSPI0_RBDR9.B16;
    sbit  RXDATA17_QUADSPI0_RBDR9_bit at QUADSPI0_RBDR9.B17;
    sbit  RXDATA18_QUADSPI0_RBDR9_bit at QUADSPI0_RBDR9.B18;
    sbit  RXDATA19_QUADSPI0_RBDR9_bit at QUADSPI0_RBDR9.B19;
    sbit  RXDATA20_QUADSPI0_RBDR9_bit at QUADSPI0_RBDR9.B20;
    sbit  RXDATA21_QUADSPI0_RBDR9_bit at QUADSPI0_RBDR9.B21;
    sbit  RXDATA22_QUADSPI0_RBDR9_bit at QUADSPI0_RBDR9.B22;
    sbit  RXDATA23_QUADSPI0_RBDR9_bit at QUADSPI0_RBDR9.B23;
    sbit  RXDATA24_QUADSPI0_RBDR9_bit at QUADSPI0_RBDR9.B24;
    sbit  RXDATA25_QUADSPI0_RBDR9_bit at QUADSPI0_RBDR9.B25;
    sbit  RXDATA26_QUADSPI0_RBDR9_bit at QUADSPI0_RBDR9.B26;
    sbit  RXDATA27_QUADSPI0_RBDR9_bit at QUADSPI0_RBDR9.B27;
    sbit  RXDATA28_QUADSPI0_RBDR9_bit at QUADSPI0_RBDR9.B28;
    sbit  RXDATA29_QUADSPI0_RBDR9_bit at QUADSPI0_RBDR9.B29;
    sbit  RXDATA30_QUADSPI0_RBDR9_bit at QUADSPI0_RBDR9.B30;
    sbit  RXDATA31_QUADSPI0_RBDR9_bit at QUADSPI0_RBDR9.B31;

sfr unsigned long   volatile QUADSPI0_RBDR10      absolute 0x400DA228;
    sbit  RXDATA0_QUADSPI0_RBDR10_bit at QUADSPI0_RBDR10.B0;
    sbit  RXDATA1_QUADSPI0_RBDR10_bit at QUADSPI0_RBDR10.B1;
    sbit  RXDATA2_QUADSPI0_RBDR10_bit at QUADSPI0_RBDR10.B2;
    sbit  RXDATA3_QUADSPI0_RBDR10_bit at QUADSPI0_RBDR10.B3;
    sbit  RXDATA4_QUADSPI0_RBDR10_bit at QUADSPI0_RBDR10.B4;
    sbit  RXDATA5_QUADSPI0_RBDR10_bit at QUADSPI0_RBDR10.B5;
    sbit  RXDATA6_QUADSPI0_RBDR10_bit at QUADSPI0_RBDR10.B6;
    sbit  RXDATA7_QUADSPI0_RBDR10_bit at QUADSPI0_RBDR10.B7;
    sbit  RXDATA8_QUADSPI0_RBDR10_bit at QUADSPI0_RBDR10.B8;
    sbit  RXDATA9_QUADSPI0_RBDR10_bit at QUADSPI0_RBDR10.B9;
    sbit  RXDATA10_QUADSPI0_RBDR10_bit at QUADSPI0_RBDR10.B10;
    sbit  RXDATA11_QUADSPI0_RBDR10_bit at QUADSPI0_RBDR10.B11;
    sbit  RXDATA12_QUADSPI0_RBDR10_bit at QUADSPI0_RBDR10.B12;
    sbit  RXDATA13_QUADSPI0_RBDR10_bit at QUADSPI0_RBDR10.B13;
    sbit  RXDATA14_QUADSPI0_RBDR10_bit at QUADSPI0_RBDR10.B14;
    sbit  RXDATA15_QUADSPI0_RBDR10_bit at QUADSPI0_RBDR10.B15;
    sbit  RXDATA16_QUADSPI0_RBDR10_bit at QUADSPI0_RBDR10.B16;
    sbit  RXDATA17_QUADSPI0_RBDR10_bit at QUADSPI0_RBDR10.B17;
    sbit  RXDATA18_QUADSPI0_RBDR10_bit at QUADSPI0_RBDR10.B18;
    sbit  RXDATA19_QUADSPI0_RBDR10_bit at QUADSPI0_RBDR10.B19;
    sbit  RXDATA20_QUADSPI0_RBDR10_bit at QUADSPI0_RBDR10.B20;
    sbit  RXDATA21_QUADSPI0_RBDR10_bit at QUADSPI0_RBDR10.B21;
    sbit  RXDATA22_QUADSPI0_RBDR10_bit at QUADSPI0_RBDR10.B22;
    sbit  RXDATA23_QUADSPI0_RBDR10_bit at QUADSPI0_RBDR10.B23;
    sbit  RXDATA24_QUADSPI0_RBDR10_bit at QUADSPI0_RBDR10.B24;
    sbit  RXDATA25_QUADSPI0_RBDR10_bit at QUADSPI0_RBDR10.B25;
    sbit  RXDATA26_QUADSPI0_RBDR10_bit at QUADSPI0_RBDR10.B26;
    sbit  RXDATA27_QUADSPI0_RBDR10_bit at QUADSPI0_RBDR10.B27;
    sbit  RXDATA28_QUADSPI0_RBDR10_bit at QUADSPI0_RBDR10.B28;
    sbit  RXDATA29_QUADSPI0_RBDR10_bit at QUADSPI0_RBDR10.B29;
    sbit  RXDATA30_QUADSPI0_RBDR10_bit at QUADSPI0_RBDR10.B30;
    sbit  RXDATA31_QUADSPI0_RBDR10_bit at QUADSPI0_RBDR10.B31;

sfr unsigned long   volatile QUADSPI0_RBDR11      absolute 0x400DA22C;
    sbit  RXDATA0_QUADSPI0_RBDR11_bit at QUADSPI0_RBDR11.B0;
    sbit  RXDATA1_QUADSPI0_RBDR11_bit at QUADSPI0_RBDR11.B1;
    sbit  RXDATA2_QUADSPI0_RBDR11_bit at QUADSPI0_RBDR11.B2;
    sbit  RXDATA3_QUADSPI0_RBDR11_bit at QUADSPI0_RBDR11.B3;
    sbit  RXDATA4_QUADSPI0_RBDR11_bit at QUADSPI0_RBDR11.B4;
    sbit  RXDATA5_QUADSPI0_RBDR11_bit at QUADSPI0_RBDR11.B5;
    sbit  RXDATA6_QUADSPI0_RBDR11_bit at QUADSPI0_RBDR11.B6;
    sbit  RXDATA7_QUADSPI0_RBDR11_bit at QUADSPI0_RBDR11.B7;
    sbit  RXDATA8_QUADSPI0_RBDR11_bit at QUADSPI0_RBDR11.B8;
    sbit  RXDATA9_QUADSPI0_RBDR11_bit at QUADSPI0_RBDR11.B9;
    sbit  RXDATA10_QUADSPI0_RBDR11_bit at QUADSPI0_RBDR11.B10;
    sbit  RXDATA11_QUADSPI0_RBDR11_bit at QUADSPI0_RBDR11.B11;
    sbit  RXDATA12_QUADSPI0_RBDR11_bit at QUADSPI0_RBDR11.B12;
    sbit  RXDATA13_QUADSPI0_RBDR11_bit at QUADSPI0_RBDR11.B13;
    sbit  RXDATA14_QUADSPI0_RBDR11_bit at QUADSPI0_RBDR11.B14;
    sbit  RXDATA15_QUADSPI0_RBDR11_bit at QUADSPI0_RBDR11.B15;
    sbit  RXDATA16_QUADSPI0_RBDR11_bit at QUADSPI0_RBDR11.B16;
    sbit  RXDATA17_QUADSPI0_RBDR11_bit at QUADSPI0_RBDR11.B17;
    sbit  RXDATA18_QUADSPI0_RBDR11_bit at QUADSPI0_RBDR11.B18;
    sbit  RXDATA19_QUADSPI0_RBDR11_bit at QUADSPI0_RBDR11.B19;
    sbit  RXDATA20_QUADSPI0_RBDR11_bit at QUADSPI0_RBDR11.B20;
    sbit  RXDATA21_QUADSPI0_RBDR11_bit at QUADSPI0_RBDR11.B21;
    sbit  RXDATA22_QUADSPI0_RBDR11_bit at QUADSPI0_RBDR11.B22;
    sbit  RXDATA23_QUADSPI0_RBDR11_bit at QUADSPI0_RBDR11.B23;
    sbit  RXDATA24_QUADSPI0_RBDR11_bit at QUADSPI0_RBDR11.B24;
    sbit  RXDATA25_QUADSPI0_RBDR11_bit at QUADSPI0_RBDR11.B25;
    sbit  RXDATA26_QUADSPI0_RBDR11_bit at QUADSPI0_RBDR11.B26;
    sbit  RXDATA27_QUADSPI0_RBDR11_bit at QUADSPI0_RBDR11.B27;
    sbit  RXDATA28_QUADSPI0_RBDR11_bit at QUADSPI0_RBDR11.B28;
    sbit  RXDATA29_QUADSPI0_RBDR11_bit at QUADSPI0_RBDR11.B29;
    sbit  RXDATA30_QUADSPI0_RBDR11_bit at QUADSPI0_RBDR11.B30;
    sbit  RXDATA31_QUADSPI0_RBDR11_bit at QUADSPI0_RBDR11.B31;

sfr unsigned long   volatile QUADSPI0_RBDR12      absolute 0x400DA230;
    sbit  RXDATA0_QUADSPI0_RBDR12_bit at QUADSPI0_RBDR12.B0;
    sbit  RXDATA1_QUADSPI0_RBDR12_bit at QUADSPI0_RBDR12.B1;
    sbit  RXDATA2_QUADSPI0_RBDR12_bit at QUADSPI0_RBDR12.B2;
    sbit  RXDATA3_QUADSPI0_RBDR12_bit at QUADSPI0_RBDR12.B3;
    sbit  RXDATA4_QUADSPI0_RBDR12_bit at QUADSPI0_RBDR12.B4;
    sbit  RXDATA5_QUADSPI0_RBDR12_bit at QUADSPI0_RBDR12.B5;
    sbit  RXDATA6_QUADSPI0_RBDR12_bit at QUADSPI0_RBDR12.B6;
    sbit  RXDATA7_QUADSPI0_RBDR12_bit at QUADSPI0_RBDR12.B7;
    sbit  RXDATA8_QUADSPI0_RBDR12_bit at QUADSPI0_RBDR12.B8;
    sbit  RXDATA9_QUADSPI0_RBDR12_bit at QUADSPI0_RBDR12.B9;
    sbit  RXDATA10_QUADSPI0_RBDR12_bit at QUADSPI0_RBDR12.B10;
    sbit  RXDATA11_QUADSPI0_RBDR12_bit at QUADSPI0_RBDR12.B11;
    sbit  RXDATA12_QUADSPI0_RBDR12_bit at QUADSPI0_RBDR12.B12;
    sbit  RXDATA13_QUADSPI0_RBDR12_bit at QUADSPI0_RBDR12.B13;
    sbit  RXDATA14_QUADSPI0_RBDR12_bit at QUADSPI0_RBDR12.B14;
    sbit  RXDATA15_QUADSPI0_RBDR12_bit at QUADSPI0_RBDR12.B15;
    sbit  RXDATA16_QUADSPI0_RBDR12_bit at QUADSPI0_RBDR12.B16;
    sbit  RXDATA17_QUADSPI0_RBDR12_bit at QUADSPI0_RBDR12.B17;
    sbit  RXDATA18_QUADSPI0_RBDR12_bit at QUADSPI0_RBDR12.B18;
    sbit  RXDATA19_QUADSPI0_RBDR12_bit at QUADSPI0_RBDR12.B19;
    sbit  RXDATA20_QUADSPI0_RBDR12_bit at QUADSPI0_RBDR12.B20;
    sbit  RXDATA21_QUADSPI0_RBDR12_bit at QUADSPI0_RBDR12.B21;
    sbit  RXDATA22_QUADSPI0_RBDR12_bit at QUADSPI0_RBDR12.B22;
    sbit  RXDATA23_QUADSPI0_RBDR12_bit at QUADSPI0_RBDR12.B23;
    sbit  RXDATA24_QUADSPI0_RBDR12_bit at QUADSPI0_RBDR12.B24;
    sbit  RXDATA25_QUADSPI0_RBDR12_bit at QUADSPI0_RBDR12.B25;
    sbit  RXDATA26_QUADSPI0_RBDR12_bit at QUADSPI0_RBDR12.B26;
    sbit  RXDATA27_QUADSPI0_RBDR12_bit at QUADSPI0_RBDR12.B27;
    sbit  RXDATA28_QUADSPI0_RBDR12_bit at QUADSPI0_RBDR12.B28;
    sbit  RXDATA29_QUADSPI0_RBDR12_bit at QUADSPI0_RBDR12.B29;
    sbit  RXDATA30_QUADSPI0_RBDR12_bit at QUADSPI0_RBDR12.B30;
    sbit  RXDATA31_QUADSPI0_RBDR12_bit at QUADSPI0_RBDR12.B31;

sfr unsigned long   volatile QUADSPI0_RBDR13      absolute 0x400DA234;
    sbit  RXDATA0_QUADSPI0_RBDR13_bit at QUADSPI0_RBDR13.B0;
    sbit  RXDATA1_QUADSPI0_RBDR13_bit at QUADSPI0_RBDR13.B1;
    sbit  RXDATA2_QUADSPI0_RBDR13_bit at QUADSPI0_RBDR13.B2;
    sbit  RXDATA3_QUADSPI0_RBDR13_bit at QUADSPI0_RBDR13.B3;
    sbit  RXDATA4_QUADSPI0_RBDR13_bit at QUADSPI0_RBDR13.B4;
    sbit  RXDATA5_QUADSPI0_RBDR13_bit at QUADSPI0_RBDR13.B5;
    sbit  RXDATA6_QUADSPI0_RBDR13_bit at QUADSPI0_RBDR13.B6;
    sbit  RXDATA7_QUADSPI0_RBDR13_bit at QUADSPI0_RBDR13.B7;
    sbit  RXDATA8_QUADSPI0_RBDR13_bit at QUADSPI0_RBDR13.B8;
    sbit  RXDATA9_QUADSPI0_RBDR13_bit at QUADSPI0_RBDR13.B9;
    sbit  RXDATA10_QUADSPI0_RBDR13_bit at QUADSPI0_RBDR13.B10;
    sbit  RXDATA11_QUADSPI0_RBDR13_bit at QUADSPI0_RBDR13.B11;
    sbit  RXDATA12_QUADSPI0_RBDR13_bit at QUADSPI0_RBDR13.B12;
    sbit  RXDATA13_QUADSPI0_RBDR13_bit at QUADSPI0_RBDR13.B13;
    sbit  RXDATA14_QUADSPI0_RBDR13_bit at QUADSPI0_RBDR13.B14;
    sbit  RXDATA15_QUADSPI0_RBDR13_bit at QUADSPI0_RBDR13.B15;
    sbit  RXDATA16_QUADSPI0_RBDR13_bit at QUADSPI0_RBDR13.B16;
    sbit  RXDATA17_QUADSPI0_RBDR13_bit at QUADSPI0_RBDR13.B17;
    sbit  RXDATA18_QUADSPI0_RBDR13_bit at QUADSPI0_RBDR13.B18;
    sbit  RXDATA19_QUADSPI0_RBDR13_bit at QUADSPI0_RBDR13.B19;
    sbit  RXDATA20_QUADSPI0_RBDR13_bit at QUADSPI0_RBDR13.B20;
    sbit  RXDATA21_QUADSPI0_RBDR13_bit at QUADSPI0_RBDR13.B21;
    sbit  RXDATA22_QUADSPI0_RBDR13_bit at QUADSPI0_RBDR13.B22;
    sbit  RXDATA23_QUADSPI0_RBDR13_bit at QUADSPI0_RBDR13.B23;
    sbit  RXDATA24_QUADSPI0_RBDR13_bit at QUADSPI0_RBDR13.B24;
    sbit  RXDATA25_QUADSPI0_RBDR13_bit at QUADSPI0_RBDR13.B25;
    sbit  RXDATA26_QUADSPI0_RBDR13_bit at QUADSPI0_RBDR13.B26;
    sbit  RXDATA27_QUADSPI0_RBDR13_bit at QUADSPI0_RBDR13.B27;
    sbit  RXDATA28_QUADSPI0_RBDR13_bit at QUADSPI0_RBDR13.B28;
    sbit  RXDATA29_QUADSPI0_RBDR13_bit at QUADSPI0_RBDR13.B29;
    sbit  RXDATA30_QUADSPI0_RBDR13_bit at QUADSPI0_RBDR13.B30;
    sbit  RXDATA31_QUADSPI0_RBDR13_bit at QUADSPI0_RBDR13.B31;

sfr unsigned long   volatile QUADSPI0_RBDR14      absolute 0x400DA238;
    sbit  RXDATA0_QUADSPI0_RBDR14_bit at QUADSPI0_RBDR14.B0;
    sbit  RXDATA1_QUADSPI0_RBDR14_bit at QUADSPI0_RBDR14.B1;
    sbit  RXDATA2_QUADSPI0_RBDR14_bit at QUADSPI0_RBDR14.B2;
    sbit  RXDATA3_QUADSPI0_RBDR14_bit at QUADSPI0_RBDR14.B3;
    sbit  RXDATA4_QUADSPI0_RBDR14_bit at QUADSPI0_RBDR14.B4;
    sbit  RXDATA5_QUADSPI0_RBDR14_bit at QUADSPI0_RBDR14.B5;
    sbit  RXDATA6_QUADSPI0_RBDR14_bit at QUADSPI0_RBDR14.B6;
    sbit  RXDATA7_QUADSPI0_RBDR14_bit at QUADSPI0_RBDR14.B7;
    sbit  RXDATA8_QUADSPI0_RBDR14_bit at QUADSPI0_RBDR14.B8;
    sbit  RXDATA9_QUADSPI0_RBDR14_bit at QUADSPI0_RBDR14.B9;
    sbit  RXDATA10_QUADSPI0_RBDR14_bit at QUADSPI0_RBDR14.B10;
    sbit  RXDATA11_QUADSPI0_RBDR14_bit at QUADSPI0_RBDR14.B11;
    sbit  RXDATA12_QUADSPI0_RBDR14_bit at QUADSPI0_RBDR14.B12;
    sbit  RXDATA13_QUADSPI0_RBDR14_bit at QUADSPI0_RBDR14.B13;
    sbit  RXDATA14_QUADSPI0_RBDR14_bit at QUADSPI0_RBDR14.B14;
    sbit  RXDATA15_QUADSPI0_RBDR14_bit at QUADSPI0_RBDR14.B15;
    sbit  RXDATA16_QUADSPI0_RBDR14_bit at QUADSPI0_RBDR14.B16;
    sbit  RXDATA17_QUADSPI0_RBDR14_bit at QUADSPI0_RBDR14.B17;
    sbit  RXDATA18_QUADSPI0_RBDR14_bit at QUADSPI0_RBDR14.B18;
    sbit  RXDATA19_QUADSPI0_RBDR14_bit at QUADSPI0_RBDR14.B19;
    sbit  RXDATA20_QUADSPI0_RBDR14_bit at QUADSPI0_RBDR14.B20;
    sbit  RXDATA21_QUADSPI0_RBDR14_bit at QUADSPI0_RBDR14.B21;
    sbit  RXDATA22_QUADSPI0_RBDR14_bit at QUADSPI0_RBDR14.B22;
    sbit  RXDATA23_QUADSPI0_RBDR14_bit at QUADSPI0_RBDR14.B23;
    sbit  RXDATA24_QUADSPI0_RBDR14_bit at QUADSPI0_RBDR14.B24;
    sbit  RXDATA25_QUADSPI0_RBDR14_bit at QUADSPI0_RBDR14.B25;
    sbit  RXDATA26_QUADSPI0_RBDR14_bit at QUADSPI0_RBDR14.B26;
    sbit  RXDATA27_QUADSPI0_RBDR14_bit at QUADSPI0_RBDR14.B27;
    sbit  RXDATA28_QUADSPI0_RBDR14_bit at QUADSPI0_RBDR14.B28;
    sbit  RXDATA29_QUADSPI0_RBDR14_bit at QUADSPI0_RBDR14.B29;
    sbit  RXDATA30_QUADSPI0_RBDR14_bit at QUADSPI0_RBDR14.B30;
    sbit  RXDATA31_QUADSPI0_RBDR14_bit at QUADSPI0_RBDR14.B31;

sfr unsigned long   volatile QUADSPI0_RBDR15      absolute 0x400DA23C;
    sbit  RXDATA0_QUADSPI0_RBDR15_bit at QUADSPI0_RBDR15.B0;
    sbit  RXDATA1_QUADSPI0_RBDR15_bit at QUADSPI0_RBDR15.B1;
    sbit  RXDATA2_QUADSPI0_RBDR15_bit at QUADSPI0_RBDR15.B2;
    sbit  RXDATA3_QUADSPI0_RBDR15_bit at QUADSPI0_RBDR15.B3;
    sbit  RXDATA4_QUADSPI0_RBDR15_bit at QUADSPI0_RBDR15.B4;
    sbit  RXDATA5_QUADSPI0_RBDR15_bit at QUADSPI0_RBDR15.B5;
    sbit  RXDATA6_QUADSPI0_RBDR15_bit at QUADSPI0_RBDR15.B6;
    sbit  RXDATA7_QUADSPI0_RBDR15_bit at QUADSPI0_RBDR15.B7;
    sbit  RXDATA8_QUADSPI0_RBDR15_bit at QUADSPI0_RBDR15.B8;
    sbit  RXDATA9_QUADSPI0_RBDR15_bit at QUADSPI0_RBDR15.B9;
    sbit  RXDATA10_QUADSPI0_RBDR15_bit at QUADSPI0_RBDR15.B10;
    sbit  RXDATA11_QUADSPI0_RBDR15_bit at QUADSPI0_RBDR15.B11;
    sbit  RXDATA12_QUADSPI0_RBDR15_bit at QUADSPI0_RBDR15.B12;
    sbit  RXDATA13_QUADSPI0_RBDR15_bit at QUADSPI0_RBDR15.B13;
    sbit  RXDATA14_QUADSPI0_RBDR15_bit at QUADSPI0_RBDR15.B14;
    sbit  RXDATA15_QUADSPI0_RBDR15_bit at QUADSPI0_RBDR15.B15;
    sbit  RXDATA16_QUADSPI0_RBDR15_bit at QUADSPI0_RBDR15.B16;
    sbit  RXDATA17_QUADSPI0_RBDR15_bit at QUADSPI0_RBDR15.B17;
    sbit  RXDATA18_QUADSPI0_RBDR15_bit at QUADSPI0_RBDR15.B18;
    sbit  RXDATA19_QUADSPI0_RBDR15_bit at QUADSPI0_RBDR15.B19;
    sbit  RXDATA20_QUADSPI0_RBDR15_bit at QUADSPI0_RBDR15.B20;
    sbit  RXDATA21_QUADSPI0_RBDR15_bit at QUADSPI0_RBDR15.B21;
    sbit  RXDATA22_QUADSPI0_RBDR15_bit at QUADSPI0_RBDR15.B22;
    sbit  RXDATA23_QUADSPI0_RBDR15_bit at QUADSPI0_RBDR15.B23;
    sbit  RXDATA24_QUADSPI0_RBDR15_bit at QUADSPI0_RBDR15.B24;
    sbit  RXDATA25_QUADSPI0_RBDR15_bit at QUADSPI0_RBDR15.B25;
    sbit  RXDATA26_QUADSPI0_RBDR15_bit at QUADSPI0_RBDR15.B26;
    sbit  RXDATA27_QUADSPI0_RBDR15_bit at QUADSPI0_RBDR15.B27;
    sbit  RXDATA28_QUADSPI0_RBDR15_bit at QUADSPI0_RBDR15.B28;
    sbit  RXDATA29_QUADSPI0_RBDR15_bit at QUADSPI0_RBDR15.B29;
    sbit  RXDATA30_QUADSPI0_RBDR15_bit at QUADSPI0_RBDR15.B30;
    sbit  RXDATA31_QUADSPI0_RBDR15_bit at QUADSPI0_RBDR15.B31;

sfr unsigned long   volatile QUADSPI0_LUTKEY      absolute 0x400DA300;
    const register unsigned short int KEY0 = 0;
    sbit  KEY0_bit at QUADSPI0_LUTKEY.B0;
    const register unsigned short int KEY1 = 1;
    sbit  KEY1_bit at QUADSPI0_LUTKEY.B1;
    const register unsigned short int KEY2 = 2;
    sbit  KEY2_bit at QUADSPI0_LUTKEY.B2;
    const register unsigned short int KEY3 = 3;
    sbit  KEY3_bit at QUADSPI0_LUTKEY.B3;
    const register unsigned short int KEY4 = 4;
    sbit  KEY4_bit at QUADSPI0_LUTKEY.B4;
    const register unsigned short int KEY5 = 5;
    sbit  KEY5_bit at QUADSPI0_LUTKEY.B5;
    const register unsigned short int KEY6 = 6;
    sbit  KEY6_bit at QUADSPI0_LUTKEY.B6;
    const register unsigned short int KEY7 = 7;
    sbit  KEY7_bit at QUADSPI0_LUTKEY.B7;
    const register unsigned short int KEY8 = 8;
    sbit  KEY8_bit at QUADSPI0_LUTKEY.B8;
    const register unsigned short int KEY9 = 9;
    sbit  KEY9_bit at QUADSPI0_LUTKEY.B9;
    const register unsigned short int KEY10 = 10;
    sbit  KEY10_bit at QUADSPI0_LUTKEY.B10;
    const register unsigned short int KEY11 = 11;
    sbit  KEY11_bit at QUADSPI0_LUTKEY.B11;
    const register unsigned short int KEY12 = 12;
    sbit  KEY12_bit at QUADSPI0_LUTKEY.B12;
    const register unsigned short int KEY13 = 13;
    sbit  KEY13_bit at QUADSPI0_LUTKEY.B13;
    const register unsigned short int KEY14 = 14;
    sbit  KEY14_bit at QUADSPI0_LUTKEY.B14;
    const register unsigned short int KEY15 = 15;
    sbit  KEY15_bit at QUADSPI0_LUTKEY.B15;
    const register unsigned short int KEY16 = 16;
    sbit  KEY16_bit at QUADSPI0_LUTKEY.B16;
    const register unsigned short int KEY17 = 17;
    sbit  KEY17_bit at QUADSPI0_LUTKEY.B17;
    const register unsigned short int KEY18 = 18;
    sbit  KEY18_bit at QUADSPI0_LUTKEY.B18;
    const register unsigned short int KEY19 = 19;
    sbit  KEY19_bit at QUADSPI0_LUTKEY.B19;
    const register unsigned short int KEY20 = 20;
    sbit  KEY20_bit at QUADSPI0_LUTKEY.B20;
    const register unsigned short int KEY21 = 21;
    sbit  KEY21_bit at QUADSPI0_LUTKEY.B21;
    const register unsigned short int KEY22 = 22;
    sbit  KEY22_bit at QUADSPI0_LUTKEY.B22;
    const register unsigned short int KEY23 = 23;
    sbit  KEY23_bit at QUADSPI0_LUTKEY.B23;
    const register unsigned short int KEY24 = 24;
    sbit  KEY24_bit at QUADSPI0_LUTKEY.B24;
    const register unsigned short int KEY25 = 25;
    sbit  KEY25_bit at QUADSPI0_LUTKEY.B25;
    const register unsigned short int KEY26 = 26;
    sbit  KEY26_bit at QUADSPI0_LUTKEY.B26;
    const register unsigned short int KEY27 = 27;
    sbit  KEY27_bit at QUADSPI0_LUTKEY.B27;
    const register unsigned short int KEY28 = 28;
    sbit  KEY28_bit at QUADSPI0_LUTKEY.B28;
    const register unsigned short int KEY29 = 29;
    sbit  KEY29_bit at QUADSPI0_LUTKEY.B29;
    const register unsigned short int KEY30 = 30;
    sbit  KEY30_bit at QUADSPI0_LUTKEY.B30;
    const register unsigned short int KEY31 = 31;
    sbit  KEY31_bit at QUADSPI0_LUTKEY.B31;

sfr unsigned long   volatile QUADSPI0_LCKCR       absolute 0x400DA304;
    const register unsigned short int LOCK_ = 0;
    sbit  LOCK_bit at QUADSPI0_LCKCR.B0;
    const register unsigned short int UNLOCK_ = 1;
    sbit  UNLOCK_bit at QUADSPI0_LCKCR.B1;

sfr unsigned long   volatile QUADSPI0_LUT0        absolute 0x400DA310;
    const register unsigned short int OPRND00 = 0;
    sbit  OPRND00_bit at QUADSPI0_LUT0.B0;
    const register unsigned short int OPRND01 = 1;
    sbit  OPRND01_bit at QUADSPI0_LUT0.B1;
    const register unsigned short int OPRND02 = 2;
    sbit  OPRND02_bit at QUADSPI0_LUT0.B2;
    const register unsigned short int OPRND03 = 3;
    sbit  OPRND03_bit at QUADSPI0_LUT0.B3;
    const register unsigned short int OPRND04 = 4;
    sbit  OPRND04_bit at QUADSPI0_LUT0.B4;
    const register unsigned short int OPRND05 = 5;
    sbit  OPRND05_bit at QUADSPI0_LUT0.B5;
    const register unsigned short int OPRND06 = 6;
    sbit  OPRND06_bit at QUADSPI0_LUT0.B6;
    const register unsigned short int OPRND07 = 7;
    sbit  OPRND07_bit at QUADSPI0_LUT0.B7;
    const register unsigned short int PAD00 = 8;
    sbit  PAD00_bit at QUADSPI0_LUT0.B8;
    const register unsigned short int PAD01 = 9;
    sbit  PAD01_bit at QUADSPI0_LUT0.B9;
    const register unsigned short int INSTR00 = 10;
    sbit  INSTR00_bit at QUADSPI0_LUT0.B10;
    const register unsigned short int INSTR01 = 11;
    sbit  INSTR01_bit at QUADSPI0_LUT0.B11;
    const register unsigned short int INSTR02 = 12;
    sbit  INSTR02_bit at QUADSPI0_LUT0.B12;
    const register unsigned short int INSTR03 = 13;
    sbit  INSTR03_bit at QUADSPI0_LUT0.B13;
    const register unsigned short int INSTR04 = 14;
    sbit  INSTR04_bit at QUADSPI0_LUT0.B14;
    const register unsigned short int INSTR05 = 15;
    sbit  INSTR05_bit at QUADSPI0_LUT0.B15;
    const register unsigned short int OPRND10 = 16;
    sbit  OPRND10_bit at QUADSPI0_LUT0.B16;
    const register unsigned short int OPRND11 = 17;
    sbit  OPRND11_bit at QUADSPI0_LUT0.B17;
    const register unsigned short int OPRND12 = 18;
    sbit  OPRND12_bit at QUADSPI0_LUT0.B18;
    const register unsigned short int OPRND13 = 19;
    sbit  OPRND13_bit at QUADSPI0_LUT0.B19;
    const register unsigned short int OPRND14 = 20;
    sbit  OPRND14_bit at QUADSPI0_LUT0.B20;
    const register unsigned short int OPRND15 = 21;
    sbit  OPRND15_bit at QUADSPI0_LUT0.B21;
    const register unsigned short int OPRND16 = 22;
    sbit  OPRND16_bit at QUADSPI0_LUT0.B22;
    const register unsigned short int OPRND17 = 23;
    sbit  OPRND17_bit at QUADSPI0_LUT0.B23;
    const register unsigned short int PAD10 = 24;
    sbit  PAD10_bit at QUADSPI0_LUT0.B24;
    const register unsigned short int PAD11 = 25;
    sbit  PAD11_bit at QUADSPI0_LUT0.B25;
    const register unsigned short int INSTR10 = 26;
    sbit  INSTR10_bit at QUADSPI0_LUT0.B26;
    const register unsigned short int INSTR11 = 27;
    sbit  INSTR11_bit at QUADSPI0_LUT0.B27;
    const register unsigned short int INSTR12 = 28;
    sbit  INSTR12_bit at QUADSPI0_LUT0.B28;
    const register unsigned short int INSTR13 = 29;
    sbit  INSTR13_bit at QUADSPI0_LUT0.B29;
    const register unsigned short int INSTR14 = 30;
    sbit  INSTR14_bit at QUADSPI0_LUT0.B30;
    const register unsigned short int INSTR15 = 31;
    sbit  INSTR15_bit at QUADSPI0_LUT0.B31;

sfr unsigned long   volatile QUADSPI0_LUT1        absolute 0x400DA314;
    sbit  OPRND00_QUADSPI0_LUT1_bit at QUADSPI0_LUT1.B0;
    sbit  OPRND01_QUADSPI0_LUT1_bit at QUADSPI0_LUT1.B1;
    sbit  OPRND02_QUADSPI0_LUT1_bit at QUADSPI0_LUT1.B2;
    sbit  OPRND03_QUADSPI0_LUT1_bit at QUADSPI0_LUT1.B3;
    sbit  OPRND04_QUADSPI0_LUT1_bit at QUADSPI0_LUT1.B4;
    sbit  OPRND05_QUADSPI0_LUT1_bit at QUADSPI0_LUT1.B5;
    sbit  OPRND06_QUADSPI0_LUT1_bit at QUADSPI0_LUT1.B6;
    sbit  OPRND07_QUADSPI0_LUT1_bit at QUADSPI0_LUT1.B7;
    sbit  PAD00_QUADSPI0_LUT1_bit at QUADSPI0_LUT1.B8;
    sbit  PAD01_QUADSPI0_LUT1_bit at QUADSPI0_LUT1.B9;
    sbit  INSTR00_QUADSPI0_LUT1_bit at QUADSPI0_LUT1.B10;
    sbit  INSTR01_QUADSPI0_LUT1_bit at QUADSPI0_LUT1.B11;
    sbit  INSTR02_QUADSPI0_LUT1_bit at QUADSPI0_LUT1.B12;
    sbit  INSTR03_QUADSPI0_LUT1_bit at QUADSPI0_LUT1.B13;
    sbit  INSTR04_QUADSPI0_LUT1_bit at QUADSPI0_LUT1.B14;
    sbit  INSTR05_QUADSPI0_LUT1_bit at QUADSPI0_LUT1.B15;
    sbit  OPRND10_QUADSPI0_LUT1_bit at QUADSPI0_LUT1.B16;
    sbit  OPRND11_QUADSPI0_LUT1_bit at QUADSPI0_LUT1.B17;
    sbit  OPRND12_QUADSPI0_LUT1_bit at QUADSPI0_LUT1.B18;
    sbit  OPRND13_QUADSPI0_LUT1_bit at QUADSPI0_LUT1.B19;
    sbit  OPRND14_QUADSPI0_LUT1_bit at QUADSPI0_LUT1.B20;
    sbit  OPRND15_QUADSPI0_LUT1_bit at QUADSPI0_LUT1.B21;
    sbit  OPRND16_QUADSPI0_LUT1_bit at QUADSPI0_LUT1.B22;
    sbit  OPRND17_QUADSPI0_LUT1_bit at QUADSPI0_LUT1.B23;
    sbit  PAD10_QUADSPI0_LUT1_bit at QUADSPI0_LUT1.B24;
    sbit  PAD11_QUADSPI0_LUT1_bit at QUADSPI0_LUT1.B25;
    sbit  INSTR10_QUADSPI0_LUT1_bit at QUADSPI0_LUT1.B26;
    sbit  INSTR11_QUADSPI0_LUT1_bit at QUADSPI0_LUT1.B27;
    sbit  INSTR12_QUADSPI0_LUT1_bit at QUADSPI0_LUT1.B28;
    sbit  INSTR13_QUADSPI0_LUT1_bit at QUADSPI0_LUT1.B29;
    sbit  INSTR14_QUADSPI0_LUT1_bit at QUADSPI0_LUT1.B30;
    sbit  INSTR15_QUADSPI0_LUT1_bit at QUADSPI0_LUT1.B31;

sfr unsigned long   volatile QUADSPI0_LUT2        absolute 0x400DA318;
    sbit  OPRND00_QUADSPI0_LUT2_bit at QUADSPI0_LUT2.B0;
    sbit  OPRND01_QUADSPI0_LUT2_bit at QUADSPI0_LUT2.B1;
    sbit  OPRND02_QUADSPI0_LUT2_bit at QUADSPI0_LUT2.B2;
    sbit  OPRND03_QUADSPI0_LUT2_bit at QUADSPI0_LUT2.B3;
    sbit  OPRND04_QUADSPI0_LUT2_bit at QUADSPI0_LUT2.B4;
    sbit  OPRND05_QUADSPI0_LUT2_bit at QUADSPI0_LUT2.B5;
    sbit  OPRND06_QUADSPI0_LUT2_bit at QUADSPI0_LUT2.B6;
    sbit  OPRND07_QUADSPI0_LUT2_bit at QUADSPI0_LUT2.B7;
    sbit  PAD00_QUADSPI0_LUT2_bit at QUADSPI0_LUT2.B8;
    sbit  PAD01_QUADSPI0_LUT2_bit at QUADSPI0_LUT2.B9;
    sbit  INSTR00_QUADSPI0_LUT2_bit at QUADSPI0_LUT2.B10;
    sbit  INSTR01_QUADSPI0_LUT2_bit at QUADSPI0_LUT2.B11;
    sbit  INSTR02_QUADSPI0_LUT2_bit at QUADSPI0_LUT2.B12;
    sbit  INSTR03_QUADSPI0_LUT2_bit at QUADSPI0_LUT2.B13;
    sbit  INSTR04_QUADSPI0_LUT2_bit at QUADSPI0_LUT2.B14;
    sbit  INSTR05_QUADSPI0_LUT2_bit at QUADSPI0_LUT2.B15;
    sbit  OPRND10_QUADSPI0_LUT2_bit at QUADSPI0_LUT2.B16;
    sbit  OPRND11_QUADSPI0_LUT2_bit at QUADSPI0_LUT2.B17;
    sbit  OPRND12_QUADSPI0_LUT2_bit at QUADSPI0_LUT2.B18;
    sbit  OPRND13_QUADSPI0_LUT2_bit at QUADSPI0_LUT2.B19;
    sbit  OPRND14_QUADSPI0_LUT2_bit at QUADSPI0_LUT2.B20;
    sbit  OPRND15_QUADSPI0_LUT2_bit at QUADSPI0_LUT2.B21;
    sbit  OPRND16_QUADSPI0_LUT2_bit at QUADSPI0_LUT2.B22;
    sbit  OPRND17_QUADSPI0_LUT2_bit at QUADSPI0_LUT2.B23;
    sbit  PAD10_QUADSPI0_LUT2_bit at QUADSPI0_LUT2.B24;
    sbit  PAD11_QUADSPI0_LUT2_bit at QUADSPI0_LUT2.B25;
    sbit  INSTR10_QUADSPI0_LUT2_bit at QUADSPI0_LUT2.B26;
    sbit  INSTR11_QUADSPI0_LUT2_bit at QUADSPI0_LUT2.B27;
    sbit  INSTR12_QUADSPI0_LUT2_bit at QUADSPI0_LUT2.B28;
    sbit  INSTR13_QUADSPI0_LUT2_bit at QUADSPI0_LUT2.B29;
    sbit  INSTR14_QUADSPI0_LUT2_bit at QUADSPI0_LUT2.B30;
    sbit  INSTR15_QUADSPI0_LUT2_bit at QUADSPI0_LUT2.B31;

sfr unsigned long   volatile QUADSPI0_LUT3        absolute 0x400DA31C;
    sbit  OPRND00_QUADSPI0_LUT3_bit at QUADSPI0_LUT3.B0;
    sbit  OPRND01_QUADSPI0_LUT3_bit at QUADSPI0_LUT3.B1;
    sbit  OPRND02_QUADSPI0_LUT3_bit at QUADSPI0_LUT3.B2;
    sbit  OPRND03_QUADSPI0_LUT3_bit at QUADSPI0_LUT3.B3;
    sbit  OPRND04_QUADSPI0_LUT3_bit at QUADSPI0_LUT3.B4;
    sbit  OPRND05_QUADSPI0_LUT3_bit at QUADSPI0_LUT3.B5;
    sbit  OPRND06_QUADSPI0_LUT3_bit at QUADSPI0_LUT3.B6;
    sbit  OPRND07_QUADSPI0_LUT3_bit at QUADSPI0_LUT3.B7;
    sbit  PAD00_QUADSPI0_LUT3_bit at QUADSPI0_LUT3.B8;
    sbit  PAD01_QUADSPI0_LUT3_bit at QUADSPI0_LUT3.B9;
    sbit  INSTR00_QUADSPI0_LUT3_bit at QUADSPI0_LUT3.B10;
    sbit  INSTR01_QUADSPI0_LUT3_bit at QUADSPI0_LUT3.B11;
    sbit  INSTR02_QUADSPI0_LUT3_bit at QUADSPI0_LUT3.B12;
    sbit  INSTR03_QUADSPI0_LUT3_bit at QUADSPI0_LUT3.B13;
    sbit  INSTR04_QUADSPI0_LUT3_bit at QUADSPI0_LUT3.B14;
    sbit  INSTR05_QUADSPI0_LUT3_bit at QUADSPI0_LUT3.B15;
    sbit  OPRND10_QUADSPI0_LUT3_bit at QUADSPI0_LUT3.B16;
    sbit  OPRND11_QUADSPI0_LUT3_bit at QUADSPI0_LUT3.B17;
    sbit  OPRND12_QUADSPI0_LUT3_bit at QUADSPI0_LUT3.B18;
    sbit  OPRND13_QUADSPI0_LUT3_bit at QUADSPI0_LUT3.B19;
    sbit  OPRND14_QUADSPI0_LUT3_bit at QUADSPI0_LUT3.B20;
    sbit  OPRND15_QUADSPI0_LUT3_bit at QUADSPI0_LUT3.B21;
    sbit  OPRND16_QUADSPI0_LUT3_bit at QUADSPI0_LUT3.B22;
    sbit  OPRND17_QUADSPI0_LUT3_bit at QUADSPI0_LUT3.B23;
    sbit  PAD10_QUADSPI0_LUT3_bit at QUADSPI0_LUT3.B24;
    sbit  PAD11_QUADSPI0_LUT3_bit at QUADSPI0_LUT3.B25;
    sbit  INSTR10_QUADSPI0_LUT3_bit at QUADSPI0_LUT3.B26;
    sbit  INSTR11_QUADSPI0_LUT3_bit at QUADSPI0_LUT3.B27;
    sbit  INSTR12_QUADSPI0_LUT3_bit at QUADSPI0_LUT3.B28;
    sbit  INSTR13_QUADSPI0_LUT3_bit at QUADSPI0_LUT3.B29;
    sbit  INSTR14_QUADSPI0_LUT3_bit at QUADSPI0_LUT3.B30;
    sbit  INSTR15_QUADSPI0_LUT3_bit at QUADSPI0_LUT3.B31;

sfr unsigned long   volatile QUADSPI0_LUT4        absolute 0x400DA320;
    sbit  OPRND00_QUADSPI0_LUT4_bit at QUADSPI0_LUT4.B0;
    sbit  OPRND01_QUADSPI0_LUT4_bit at QUADSPI0_LUT4.B1;
    sbit  OPRND02_QUADSPI0_LUT4_bit at QUADSPI0_LUT4.B2;
    sbit  OPRND03_QUADSPI0_LUT4_bit at QUADSPI0_LUT4.B3;
    sbit  OPRND04_QUADSPI0_LUT4_bit at QUADSPI0_LUT4.B4;
    sbit  OPRND05_QUADSPI0_LUT4_bit at QUADSPI0_LUT4.B5;
    sbit  OPRND06_QUADSPI0_LUT4_bit at QUADSPI0_LUT4.B6;
    sbit  OPRND07_QUADSPI0_LUT4_bit at QUADSPI0_LUT4.B7;
    sbit  PAD00_QUADSPI0_LUT4_bit at QUADSPI0_LUT4.B8;
    sbit  PAD01_QUADSPI0_LUT4_bit at QUADSPI0_LUT4.B9;
    sbit  INSTR00_QUADSPI0_LUT4_bit at QUADSPI0_LUT4.B10;
    sbit  INSTR01_QUADSPI0_LUT4_bit at QUADSPI0_LUT4.B11;
    sbit  INSTR02_QUADSPI0_LUT4_bit at QUADSPI0_LUT4.B12;
    sbit  INSTR03_QUADSPI0_LUT4_bit at QUADSPI0_LUT4.B13;
    sbit  INSTR04_QUADSPI0_LUT4_bit at QUADSPI0_LUT4.B14;
    sbit  INSTR05_QUADSPI0_LUT4_bit at QUADSPI0_LUT4.B15;
    sbit  OPRND10_QUADSPI0_LUT4_bit at QUADSPI0_LUT4.B16;
    sbit  OPRND11_QUADSPI0_LUT4_bit at QUADSPI0_LUT4.B17;
    sbit  OPRND12_QUADSPI0_LUT4_bit at QUADSPI0_LUT4.B18;
    sbit  OPRND13_QUADSPI0_LUT4_bit at QUADSPI0_LUT4.B19;
    sbit  OPRND14_QUADSPI0_LUT4_bit at QUADSPI0_LUT4.B20;
    sbit  OPRND15_QUADSPI0_LUT4_bit at QUADSPI0_LUT4.B21;
    sbit  OPRND16_QUADSPI0_LUT4_bit at QUADSPI0_LUT4.B22;
    sbit  OPRND17_QUADSPI0_LUT4_bit at QUADSPI0_LUT4.B23;
    sbit  PAD10_QUADSPI0_LUT4_bit at QUADSPI0_LUT4.B24;
    sbit  PAD11_QUADSPI0_LUT4_bit at QUADSPI0_LUT4.B25;
    sbit  INSTR10_QUADSPI0_LUT4_bit at QUADSPI0_LUT4.B26;
    sbit  INSTR11_QUADSPI0_LUT4_bit at QUADSPI0_LUT4.B27;
    sbit  INSTR12_QUADSPI0_LUT4_bit at QUADSPI0_LUT4.B28;
    sbit  INSTR13_QUADSPI0_LUT4_bit at QUADSPI0_LUT4.B29;
    sbit  INSTR14_QUADSPI0_LUT4_bit at QUADSPI0_LUT4.B30;
    sbit  INSTR15_QUADSPI0_LUT4_bit at QUADSPI0_LUT4.B31;

sfr unsigned long   volatile QUADSPI0_LUT5        absolute 0x400DA324;
    sbit  OPRND00_QUADSPI0_LUT5_bit at QUADSPI0_LUT5.B0;
    sbit  OPRND01_QUADSPI0_LUT5_bit at QUADSPI0_LUT5.B1;
    sbit  OPRND02_QUADSPI0_LUT5_bit at QUADSPI0_LUT5.B2;
    sbit  OPRND03_QUADSPI0_LUT5_bit at QUADSPI0_LUT5.B3;
    sbit  OPRND04_QUADSPI0_LUT5_bit at QUADSPI0_LUT5.B4;
    sbit  OPRND05_QUADSPI0_LUT5_bit at QUADSPI0_LUT5.B5;
    sbit  OPRND06_QUADSPI0_LUT5_bit at QUADSPI0_LUT5.B6;
    sbit  OPRND07_QUADSPI0_LUT5_bit at QUADSPI0_LUT5.B7;
    sbit  PAD00_QUADSPI0_LUT5_bit at QUADSPI0_LUT5.B8;
    sbit  PAD01_QUADSPI0_LUT5_bit at QUADSPI0_LUT5.B9;
    sbit  INSTR00_QUADSPI0_LUT5_bit at QUADSPI0_LUT5.B10;
    sbit  INSTR01_QUADSPI0_LUT5_bit at QUADSPI0_LUT5.B11;
    sbit  INSTR02_QUADSPI0_LUT5_bit at QUADSPI0_LUT5.B12;
    sbit  INSTR03_QUADSPI0_LUT5_bit at QUADSPI0_LUT5.B13;
    sbit  INSTR04_QUADSPI0_LUT5_bit at QUADSPI0_LUT5.B14;
    sbit  INSTR05_QUADSPI0_LUT5_bit at QUADSPI0_LUT5.B15;
    sbit  OPRND10_QUADSPI0_LUT5_bit at QUADSPI0_LUT5.B16;
    sbit  OPRND11_QUADSPI0_LUT5_bit at QUADSPI0_LUT5.B17;
    sbit  OPRND12_QUADSPI0_LUT5_bit at QUADSPI0_LUT5.B18;
    sbit  OPRND13_QUADSPI0_LUT5_bit at QUADSPI0_LUT5.B19;
    sbit  OPRND14_QUADSPI0_LUT5_bit at QUADSPI0_LUT5.B20;
    sbit  OPRND15_QUADSPI0_LUT5_bit at QUADSPI0_LUT5.B21;
    sbit  OPRND16_QUADSPI0_LUT5_bit at QUADSPI0_LUT5.B22;
    sbit  OPRND17_QUADSPI0_LUT5_bit at QUADSPI0_LUT5.B23;
    sbit  PAD10_QUADSPI0_LUT5_bit at QUADSPI0_LUT5.B24;
    sbit  PAD11_QUADSPI0_LUT5_bit at QUADSPI0_LUT5.B25;
    sbit  INSTR10_QUADSPI0_LUT5_bit at QUADSPI0_LUT5.B26;
    sbit  INSTR11_QUADSPI0_LUT5_bit at QUADSPI0_LUT5.B27;
    sbit  INSTR12_QUADSPI0_LUT5_bit at QUADSPI0_LUT5.B28;
    sbit  INSTR13_QUADSPI0_LUT5_bit at QUADSPI0_LUT5.B29;
    sbit  INSTR14_QUADSPI0_LUT5_bit at QUADSPI0_LUT5.B30;
    sbit  INSTR15_QUADSPI0_LUT5_bit at QUADSPI0_LUT5.B31;

sfr unsigned long   volatile QUADSPI0_LUT6        absolute 0x400DA328;
    sbit  OPRND00_QUADSPI0_LUT6_bit at QUADSPI0_LUT6.B0;
    sbit  OPRND01_QUADSPI0_LUT6_bit at QUADSPI0_LUT6.B1;
    sbit  OPRND02_QUADSPI0_LUT6_bit at QUADSPI0_LUT6.B2;
    sbit  OPRND03_QUADSPI0_LUT6_bit at QUADSPI0_LUT6.B3;
    sbit  OPRND04_QUADSPI0_LUT6_bit at QUADSPI0_LUT6.B4;
    sbit  OPRND05_QUADSPI0_LUT6_bit at QUADSPI0_LUT6.B5;
    sbit  OPRND06_QUADSPI0_LUT6_bit at QUADSPI0_LUT6.B6;
    sbit  OPRND07_QUADSPI0_LUT6_bit at QUADSPI0_LUT6.B7;
    sbit  PAD00_QUADSPI0_LUT6_bit at QUADSPI0_LUT6.B8;
    sbit  PAD01_QUADSPI0_LUT6_bit at QUADSPI0_LUT6.B9;
    sbit  INSTR00_QUADSPI0_LUT6_bit at QUADSPI0_LUT6.B10;
    sbit  INSTR01_QUADSPI0_LUT6_bit at QUADSPI0_LUT6.B11;
    sbit  INSTR02_QUADSPI0_LUT6_bit at QUADSPI0_LUT6.B12;
    sbit  INSTR03_QUADSPI0_LUT6_bit at QUADSPI0_LUT6.B13;
    sbit  INSTR04_QUADSPI0_LUT6_bit at QUADSPI0_LUT6.B14;
    sbit  INSTR05_QUADSPI0_LUT6_bit at QUADSPI0_LUT6.B15;
    sbit  OPRND10_QUADSPI0_LUT6_bit at QUADSPI0_LUT6.B16;
    sbit  OPRND11_QUADSPI0_LUT6_bit at QUADSPI0_LUT6.B17;
    sbit  OPRND12_QUADSPI0_LUT6_bit at QUADSPI0_LUT6.B18;
    sbit  OPRND13_QUADSPI0_LUT6_bit at QUADSPI0_LUT6.B19;
    sbit  OPRND14_QUADSPI0_LUT6_bit at QUADSPI0_LUT6.B20;
    sbit  OPRND15_QUADSPI0_LUT6_bit at QUADSPI0_LUT6.B21;
    sbit  OPRND16_QUADSPI0_LUT6_bit at QUADSPI0_LUT6.B22;
    sbit  OPRND17_QUADSPI0_LUT6_bit at QUADSPI0_LUT6.B23;
    sbit  PAD10_QUADSPI0_LUT6_bit at QUADSPI0_LUT6.B24;
    sbit  PAD11_QUADSPI0_LUT6_bit at QUADSPI0_LUT6.B25;
    sbit  INSTR10_QUADSPI0_LUT6_bit at QUADSPI0_LUT6.B26;
    sbit  INSTR11_QUADSPI0_LUT6_bit at QUADSPI0_LUT6.B27;
    sbit  INSTR12_QUADSPI0_LUT6_bit at QUADSPI0_LUT6.B28;
    sbit  INSTR13_QUADSPI0_LUT6_bit at QUADSPI0_LUT6.B29;
    sbit  INSTR14_QUADSPI0_LUT6_bit at QUADSPI0_LUT6.B30;
    sbit  INSTR15_QUADSPI0_LUT6_bit at QUADSPI0_LUT6.B31;

sfr unsigned long   volatile QUADSPI0_LUT7        absolute 0x400DA32C;
    sbit  OPRND00_QUADSPI0_LUT7_bit at QUADSPI0_LUT7.B0;
    sbit  OPRND01_QUADSPI0_LUT7_bit at QUADSPI0_LUT7.B1;
    sbit  OPRND02_QUADSPI0_LUT7_bit at QUADSPI0_LUT7.B2;
    sbit  OPRND03_QUADSPI0_LUT7_bit at QUADSPI0_LUT7.B3;
    sbit  OPRND04_QUADSPI0_LUT7_bit at QUADSPI0_LUT7.B4;
    sbit  OPRND05_QUADSPI0_LUT7_bit at QUADSPI0_LUT7.B5;
    sbit  OPRND06_QUADSPI0_LUT7_bit at QUADSPI0_LUT7.B6;
    sbit  OPRND07_QUADSPI0_LUT7_bit at QUADSPI0_LUT7.B7;
    sbit  PAD00_QUADSPI0_LUT7_bit at QUADSPI0_LUT7.B8;
    sbit  PAD01_QUADSPI0_LUT7_bit at QUADSPI0_LUT7.B9;
    sbit  INSTR00_QUADSPI0_LUT7_bit at QUADSPI0_LUT7.B10;
    sbit  INSTR01_QUADSPI0_LUT7_bit at QUADSPI0_LUT7.B11;
    sbit  INSTR02_QUADSPI0_LUT7_bit at QUADSPI0_LUT7.B12;
    sbit  INSTR03_QUADSPI0_LUT7_bit at QUADSPI0_LUT7.B13;
    sbit  INSTR04_QUADSPI0_LUT7_bit at QUADSPI0_LUT7.B14;
    sbit  INSTR05_QUADSPI0_LUT7_bit at QUADSPI0_LUT7.B15;
    sbit  OPRND10_QUADSPI0_LUT7_bit at QUADSPI0_LUT7.B16;
    sbit  OPRND11_QUADSPI0_LUT7_bit at QUADSPI0_LUT7.B17;
    sbit  OPRND12_QUADSPI0_LUT7_bit at QUADSPI0_LUT7.B18;
    sbit  OPRND13_QUADSPI0_LUT7_bit at QUADSPI0_LUT7.B19;
    sbit  OPRND14_QUADSPI0_LUT7_bit at QUADSPI0_LUT7.B20;
    sbit  OPRND15_QUADSPI0_LUT7_bit at QUADSPI0_LUT7.B21;
    sbit  OPRND16_QUADSPI0_LUT7_bit at QUADSPI0_LUT7.B22;
    sbit  OPRND17_QUADSPI0_LUT7_bit at QUADSPI0_LUT7.B23;
    sbit  PAD10_QUADSPI0_LUT7_bit at QUADSPI0_LUT7.B24;
    sbit  PAD11_QUADSPI0_LUT7_bit at QUADSPI0_LUT7.B25;
    sbit  INSTR10_QUADSPI0_LUT7_bit at QUADSPI0_LUT7.B26;
    sbit  INSTR11_QUADSPI0_LUT7_bit at QUADSPI0_LUT7.B27;
    sbit  INSTR12_QUADSPI0_LUT7_bit at QUADSPI0_LUT7.B28;
    sbit  INSTR13_QUADSPI0_LUT7_bit at QUADSPI0_LUT7.B29;
    sbit  INSTR14_QUADSPI0_LUT7_bit at QUADSPI0_LUT7.B30;
    sbit  INSTR15_QUADSPI0_LUT7_bit at QUADSPI0_LUT7.B31;

sfr unsigned long   volatile QUADSPI0_LUT8        absolute 0x400DA330;
    sbit  OPRND00_QUADSPI0_LUT8_bit at QUADSPI0_LUT8.B0;
    sbit  OPRND01_QUADSPI0_LUT8_bit at QUADSPI0_LUT8.B1;
    sbit  OPRND02_QUADSPI0_LUT8_bit at QUADSPI0_LUT8.B2;
    sbit  OPRND03_QUADSPI0_LUT8_bit at QUADSPI0_LUT8.B3;
    sbit  OPRND04_QUADSPI0_LUT8_bit at QUADSPI0_LUT8.B4;
    sbit  OPRND05_QUADSPI0_LUT8_bit at QUADSPI0_LUT8.B5;
    sbit  OPRND06_QUADSPI0_LUT8_bit at QUADSPI0_LUT8.B6;
    sbit  OPRND07_QUADSPI0_LUT8_bit at QUADSPI0_LUT8.B7;
    sbit  PAD00_QUADSPI0_LUT8_bit at QUADSPI0_LUT8.B8;
    sbit  PAD01_QUADSPI0_LUT8_bit at QUADSPI0_LUT8.B9;
    sbit  INSTR00_QUADSPI0_LUT8_bit at QUADSPI0_LUT8.B10;
    sbit  INSTR01_QUADSPI0_LUT8_bit at QUADSPI0_LUT8.B11;
    sbit  INSTR02_QUADSPI0_LUT8_bit at QUADSPI0_LUT8.B12;
    sbit  INSTR03_QUADSPI0_LUT8_bit at QUADSPI0_LUT8.B13;
    sbit  INSTR04_QUADSPI0_LUT8_bit at QUADSPI0_LUT8.B14;
    sbit  INSTR05_QUADSPI0_LUT8_bit at QUADSPI0_LUT8.B15;
    sbit  OPRND10_QUADSPI0_LUT8_bit at QUADSPI0_LUT8.B16;
    sbit  OPRND11_QUADSPI0_LUT8_bit at QUADSPI0_LUT8.B17;
    sbit  OPRND12_QUADSPI0_LUT8_bit at QUADSPI0_LUT8.B18;
    sbit  OPRND13_QUADSPI0_LUT8_bit at QUADSPI0_LUT8.B19;
    sbit  OPRND14_QUADSPI0_LUT8_bit at QUADSPI0_LUT8.B20;
    sbit  OPRND15_QUADSPI0_LUT8_bit at QUADSPI0_LUT8.B21;
    sbit  OPRND16_QUADSPI0_LUT8_bit at QUADSPI0_LUT8.B22;
    sbit  OPRND17_QUADSPI0_LUT8_bit at QUADSPI0_LUT8.B23;
    sbit  PAD10_QUADSPI0_LUT8_bit at QUADSPI0_LUT8.B24;
    sbit  PAD11_QUADSPI0_LUT8_bit at QUADSPI0_LUT8.B25;
    sbit  INSTR10_QUADSPI0_LUT8_bit at QUADSPI0_LUT8.B26;
    sbit  INSTR11_QUADSPI0_LUT8_bit at QUADSPI0_LUT8.B27;
    sbit  INSTR12_QUADSPI0_LUT8_bit at QUADSPI0_LUT8.B28;
    sbit  INSTR13_QUADSPI0_LUT8_bit at QUADSPI0_LUT8.B29;
    sbit  INSTR14_QUADSPI0_LUT8_bit at QUADSPI0_LUT8.B30;
    sbit  INSTR15_QUADSPI0_LUT8_bit at QUADSPI0_LUT8.B31;

sfr unsigned long   volatile QUADSPI0_LUT9        absolute 0x400DA334;
    sbit  OPRND00_QUADSPI0_LUT9_bit at QUADSPI0_LUT9.B0;
    sbit  OPRND01_QUADSPI0_LUT9_bit at QUADSPI0_LUT9.B1;
    sbit  OPRND02_QUADSPI0_LUT9_bit at QUADSPI0_LUT9.B2;
    sbit  OPRND03_QUADSPI0_LUT9_bit at QUADSPI0_LUT9.B3;
    sbit  OPRND04_QUADSPI0_LUT9_bit at QUADSPI0_LUT9.B4;
    sbit  OPRND05_QUADSPI0_LUT9_bit at QUADSPI0_LUT9.B5;
    sbit  OPRND06_QUADSPI0_LUT9_bit at QUADSPI0_LUT9.B6;
    sbit  OPRND07_QUADSPI0_LUT9_bit at QUADSPI0_LUT9.B7;
    sbit  PAD00_QUADSPI0_LUT9_bit at QUADSPI0_LUT9.B8;
    sbit  PAD01_QUADSPI0_LUT9_bit at QUADSPI0_LUT9.B9;
    sbit  INSTR00_QUADSPI0_LUT9_bit at QUADSPI0_LUT9.B10;
    sbit  INSTR01_QUADSPI0_LUT9_bit at QUADSPI0_LUT9.B11;
    sbit  INSTR02_QUADSPI0_LUT9_bit at QUADSPI0_LUT9.B12;
    sbit  INSTR03_QUADSPI0_LUT9_bit at QUADSPI0_LUT9.B13;
    sbit  INSTR04_QUADSPI0_LUT9_bit at QUADSPI0_LUT9.B14;
    sbit  INSTR05_QUADSPI0_LUT9_bit at QUADSPI0_LUT9.B15;
    sbit  OPRND10_QUADSPI0_LUT9_bit at QUADSPI0_LUT9.B16;
    sbit  OPRND11_QUADSPI0_LUT9_bit at QUADSPI0_LUT9.B17;
    sbit  OPRND12_QUADSPI0_LUT9_bit at QUADSPI0_LUT9.B18;
    sbit  OPRND13_QUADSPI0_LUT9_bit at QUADSPI0_LUT9.B19;
    sbit  OPRND14_QUADSPI0_LUT9_bit at QUADSPI0_LUT9.B20;
    sbit  OPRND15_QUADSPI0_LUT9_bit at QUADSPI0_LUT9.B21;
    sbit  OPRND16_QUADSPI0_LUT9_bit at QUADSPI0_LUT9.B22;
    sbit  OPRND17_QUADSPI0_LUT9_bit at QUADSPI0_LUT9.B23;
    sbit  PAD10_QUADSPI0_LUT9_bit at QUADSPI0_LUT9.B24;
    sbit  PAD11_QUADSPI0_LUT9_bit at QUADSPI0_LUT9.B25;
    sbit  INSTR10_QUADSPI0_LUT9_bit at QUADSPI0_LUT9.B26;
    sbit  INSTR11_QUADSPI0_LUT9_bit at QUADSPI0_LUT9.B27;
    sbit  INSTR12_QUADSPI0_LUT9_bit at QUADSPI0_LUT9.B28;
    sbit  INSTR13_QUADSPI0_LUT9_bit at QUADSPI0_LUT9.B29;
    sbit  INSTR14_QUADSPI0_LUT9_bit at QUADSPI0_LUT9.B30;
    sbit  INSTR15_QUADSPI0_LUT9_bit at QUADSPI0_LUT9.B31;

sfr unsigned long   volatile QUADSPI0_LUT10       absolute 0x400DA338;
    sbit  OPRND00_QUADSPI0_LUT10_bit at QUADSPI0_LUT10.B0;
    sbit  OPRND01_QUADSPI0_LUT10_bit at QUADSPI0_LUT10.B1;
    sbit  OPRND02_QUADSPI0_LUT10_bit at QUADSPI0_LUT10.B2;
    sbit  OPRND03_QUADSPI0_LUT10_bit at QUADSPI0_LUT10.B3;
    sbit  OPRND04_QUADSPI0_LUT10_bit at QUADSPI0_LUT10.B4;
    sbit  OPRND05_QUADSPI0_LUT10_bit at QUADSPI0_LUT10.B5;
    sbit  OPRND06_QUADSPI0_LUT10_bit at QUADSPI0_LUT10.B6;
    sbit  OPRND07_QUADSPI0_LUT10_bit at QUADSPI0_LUT10.B7;
    sbit  PAD00_QUADSPI0_LUT10_bit at QUADSPI0_LUT10.B8;
    sbit  PAD01_QUADSPI0_LUT10_bit at QUADSPI0_LUT10.B9;
    sbit  INSTR00_QUADSPI0_LUT10_bit at QUADSPI0_LUT10.B10;
    sbit  INSTR01_QUADSPI0_LUT10_bit at QUADSPI0_LUT10.B11;
    sbit  INSTR02_QUADSPI0_LUT10_bit at QUADSPI0_LUT10.B12;
    sbit  INSTR03_QUADSPI0_LUT10_bit at QUADSPI0_LUT10.B13;
    sbit  INSTR04_QUADSPI0_LUT10_bit at QUADSPI0_LUT10.B14;
    sbit  INSTR05_QUADSPI0_LUT10_bit at QUADSPI0_LUT10.B15;
    sbit  OPRND10_QUADSPI0_LUT10_bit at QUADSPI0_LUT10.B16;
    sbit  OPRND11_QUADSPI0_LUT10_bit at QUADSPI0_LUT10.B17;
    sbit  OPRND12_QUADSPI0_LUT10_bit at QUADSPI0_LUT10.B18;
    sbit  OPRND13_QUADSPI0_LUT10_bit at QUADSPI0_LUT10.B19;
    sbit  OPRND14_QUADSPI0_LUT10_bit at QUADSPI0_LUT10.B20;
    sbit  OPRND15_QUADSPI0_LUT10_bit at QUADSPI0_LUT10.B21;
    sbit  OPRND16_QUADSPI0_LUT10_bit at QUADSPI0_LUT10.B22;
    sbit  OPRND17_QUADSPI0_LUT10_bit at QUADSPI0_LUT10.B23;
    sbit  PAD10_QUADSPI0_LUT10_bit at QUADSPI0_LUT10.B24;
    sbit  PAD11_QUADSPI0_LUT10_bit at QUADSPI0_LUT10.B25;
    sbit  INSTR10_QUADSPI0_LUT10_bit at QUADSPI0_LUT10.B26;
    sbit  INSTR11_QUADSPI0_LUT10_bit at QUADSPI0_LUT10.B27;
    sbit  INSTR12_QUADSPI0_LUT10_bit at QUADSPI0_LUT10.B28;
    sbit  INSTR13_QUADSPI0_LUT10_bit at QUADSPI0_LUT10.B29;
    sbit  INSTR14_QUADSPI0_LUT10_bit at QUADSPI0_LUT10.B30;
    sbit  INSTR15_QUADSPI0_LUT10_bit at QUADSPI0_LUT10.B31;

sfr unsigned long   volatile QUADSPI0_LUT11       absolute 0x400DA33C;
    sbit  OPRND00_QUADSPI0_LUT11_bit at QUADSPI0_LUT11.B0;
    sbit  OPRND01_QUADSPI0_LUT11_bit at QUADSPI0_LUT11.B1;
    sbit  OPRND02_QUADSPI0_LUT11_bit at QUADSPI0_LUT11.B2;
    sbit  OPRND03_QUADSPI0_LUT11_bit at QUADSPI0_LUT11.B3;
    sbit  OPRND04_QUADSPI0_LUT11_bit at QUADSPI0_LUT11.B4;
    sbit  OPRND05_QUADSPI0_LUT11_bit at QUADSPI0_LUT11.B5;
    sbit  OPRND06_QUADSPI0_LUT11_bit at QUADSPI0_LUT11.B6;
    sbit  OPRND07_QUADSPI0_LUT11_bit at QUADSPI0_LUT11.B7;
    sbit  PAD00_QUADSPI0_LUT11_bit at QUADSPI0_LUT11.B8;
    sbit  PAD01_QUADSPI0_LUT11_bit at QUADSPI0_LUT11.B9;
    sbit  INSTR00_QUADSPI0_LUT11_bit at QUADSPI0_LUT11.B10;
    sbit  INSTR01_QUADSPI0_LUT11_bit at QUADSPI0_LUT11.B11;
    sbit  INSTR02_QUADSPI0_LUT11_bit at QUADSPI0_LUT11.B12;
    sbit  INSTR03_QUADSPI0_LUT11_bit at QUADSPI0_LUT11.B13;
    sbit  INSTR04_QUADSPI0_LUT11_bit at QUADSPI0_LUT11.B14;
    sbit  INSTR05_QUADSPI0_LUT11_bit at QUADSPI0_LUT11.B15;
    sbit  OPRND10_QUADSPI0_LUT11_bit at QUADSPI0_LUT11.B16;
    sbit  OPRND11_QUADSPI0_LUT11_bit at QUADSPI0_LUT11.B17;
    sbit  OPRND12_QUADSPI0_LUT11_bit at QUADSPI0_LUT11.B18;
    sbit  OPRND13_QUADSPI0_LUT11_bit at QUADSPI0_LUT11.B19;
    sbit  OPRND14_QUADSPI0_LUT11_bit at QUADSPI0_LUT11.B20;
    sbit  OPRND15_QUADSPI0_LUT11_bit at QUADSPI0_LUT11.B21;
    sbit  OPRND16_QUADSPI0_LUT11_bit at QUADSPI0_LUT11.B22;
    sbit  OPRND17_QUADSPI0_LUT11_bit at QUADSPI0_LUT11.B23;
    sbit  PAD10_QUADSPI0_LUT11_bit at QUADSPI0_LUT11.B24;
    sbit  PAD11_QUADSPI0_LUT11_bit at QUADSPI0_LUT11.B25;
    sbit  INSTR10_QUADSPI0_LUT11_bit at QUADSPI0_LUT11.B26;
    sbit  INSTR11_QUADSPI0_LUT11_bit at QUADSPI0_LUT11.B27;
    sbit  INSTR12_QUADSPI0_LUT11_bit at QUADSPI0_LUT11.B28;
    sbit  INSTR13_QUADSPI0_LUT11_bit at QUADSPI0_LUT11.B29;
    sbit  INSTR14_QUADSPI0_LUT11_bit at QUADSPI0_LUT11.B30;
    sbit  INSTR15_QUADSPI0_LUT11_bit at QUADSPI0_LUT11.B31;

sfr unsigned long   volatile QUADSPI0_LUT12       absolute 0x400DA340;
    sbit  OPRND00_QUADSPI0_LUT12_bit at QUADSPI0_LUT12.B0;
    sbit  OPRND01_QUADSPI0_LUT12_bit at QUADSPI0_LUT12.B1;
    sbit  OPRND02_QUADSPI0_LUT12_bit at QUADSPI0_LUT12.B2;
    sbit  OPRND03_QUADSPI0_LUT12_bit at QUADSPI0_LUT12.B3;
    sbit  OPRND04_QUADSPI0_LUT12_bit at QUADSPI0_LUT12.B4;
    sbit  OPRND05_QUADSPI0_LUT12_bit at QUADSPI0_LUT12.B5;
    sbit  OPRND06_QUADSPI0_LUT12_bit at QUADSPI0_LUT12.B6;
    sbit  OPRND07_QUADSPI0_LUT12_bit at QUADSPI0_LUT12.B7;
    sbit  PAD00_QUADSPI0_LUT12_bit at QUADSPI0_LUT12.B8;
    sbit  PAD01_QUADSPI0_LUT12_bit at QUADSPI0_LUT12.B9;
    sbit  INSTR00_QUADSPI0_LUT12_bit at QUADSPI0_LUT12.B10;
    sbit  INSTR01_QUADSPI0_LUT12_bit at QUADSPI0_LUT12.B11;
    sbit  INSTR02_QUADSPI0_LUT12_bit at QUADSPI0_LUT12.B12;
    sbit  INSTR03_QUADSPI0_LUT12_bit at QUADSPI0_LUT12.B13;
    sbit  INSTR04_QUADSPI0_LUT12_bit at QUADSPI0_LUT12.B14;
    sbit  INSTR05_QUADSPI0_LUT12_bit at QUADSPI0_LUT12.B15;
    sbit  OPRND10_QUADSPI0_LUT12_bit at QUADSPI0_LUT12.B16;
    sbit  OPRND11_QUADSPI0_LUT12_bit at QUADSPI0_LUT12.B17;
    sbit  OPRND12_QUADSPI0_LUT12_bit at QUADSPI0_LUT12.B18;
    sbit  OPRND13_QUADSPI0_LUT12_bit at QUADSPI0_LUT12.B19;
    sbit  OPRND14_QUADSPI0_LUT12_bit at QUADSPI0_LUT12.B20;
    sbit  OPRND15_QUADSPI0_LUT12_bit at QUADSPI0_LUT12.B21;
    sbit  OPRND16_QUADSPI0_LUT12_bit at QUADSPI0_LUT12.B22;
    sbit  OPRND17_QUADSPI0_LUT12_bit at QUADSPI0_LUT12.B23;
    sbit  PAD10_QUADSPI0_LUT12_bit at QUADSPI0_LUT12.B24;
    sbit  PAD11_QUADSPI0_LUT12_bit at QUADSPI0_LUT12.B25;
    sbit  INSTR10_QUADSPI0_LUT12_bit at QUADSPI0_LUT12.B26;
    sbit  INSTR11_QUADSPI0_LUT12_bit at QUADSPI0_LUT12.B27;
    sbit  INSTR12_QUADSPI0_LUT12_bit at QUADSPI0_LUT12.B28;
    sbit  INSTR13_QUADSPI0_LUT12_bit at QUADSPI0_LUT12.B29;
    sbit  INSTR14_QUADSPI0_LUT12_bit at QUADSPI0_LUT12.B30;
    sbit  INSTR15_QUADSPI0_LUT12_bit at QUADSPI0_LUT12.B31;

sfr unsigned long   volatile QUADSPI0_LUT13       absolute 0x400DA344;
    sbit  OPRND00_QUADSPI0_LUT13_bit at QUADSPI0_LUT13.B0;
    sbit  OPRND01_QUADSPI0_LUT13_bit at QUADSPI0_LUT13.B1;
    sbit  OPRND02_QUADSPI0_LUT13_bit at QUADSPI0_LUT13.B2;
    sbit  OPRND03_QUADSPI0_LUT13_bit at QUADSPI0_LUT13.B3;
    sbit  OPRND04_QUADSPI0_LUT13_bit at QUADSPI0_LUT13.B4;
    sbit  OPRND05_QUADSPI0_LUT13_bit at QUADSPI0_LUT13.B5;
    sbit  OPRND06_QUADSPI0_LUT13_bit at QUADSPI0_LUT13.B6;
    sbit  OPRND07_QUADSPI0_LUT13_bit at QUADSPI0_LUT13.B7;
    sbit  PAD00_QUADSPI0_LUT13_bit at QUADSPI0_LUT13.B8;
    sbit  PAD01_QUADSPI0_LUT13_bit at QUADSPI0_LUT13.B9;
    sbit  INSTR00_QUADSPI0_LUT13_bit at QUADSPI0_LUT13.B10;
    sbit  INSTR01_QUADSPI0_LUT13_bit at QUADSPI0_LUT13.B11;
    sbit  INSTR02_QUADSPI0_LUT13_bit at QUADSPI0_LUT13.B12;
    sbit  INSTR03_QUADSPI0_LUT13_bit at QUADSPI0_LUT13.B13;
    sbit  INSTR04_QUADSPI0_LUT13_bit at QUADSPI0_LUT13.B14;
    sbit  INSTR05_QUADSPI0_LUT13_bit at QUADSPI0_LUT13.B15;
    sbit  OPRND10_QUADSPI0_LUT13_bit at QUADSPI0_LUT13.B16;
    sbit  OPRND11_QUADSPI0_LUT13_bit at QUADSPI0_LUT13.B17;
    sbit  OPRND12_QUADSPI0_LUT13_bit at QUADSPI0_LUT13.B18;
    sbit  OPRND13_QUADSPI0_LUT13_bit at QUADSPI0_LUT13.B19;
    sbit  OPRND14_QUADSPI0_LUT13_bit at QUADSPI0_LUT13.B20;
    sbit  OPRND15_QUADSPI0_LUT13_bit at QUADSPI0_LUT13.B21;
    sbit  OPRND16_QUADSPI0_LUT13_bit at QUADSPI0_LUT13.B22;
    sbit  OPRND17_QUADSPI0_LUT13_bit at QUADSPI0_LUT13.B23;
    sbit  PAD10_QUADSPI0_LUT13_bit at QUADSPI0_LUT13.B24;
    sbit  PAD11_QUADSPI0_LUT13_bit at QUADSPI0_LUT13.B25;
    sbit  INSTR10_QUADSPI0_LUT13_bit at QUADSPI0_LUT13.B26;
    sbit  INSTR11_QUADSPI0_LUT13_bit at QUADSPI0_LUT13.B27;
    sbit  INSTR12_QUADSPI0_LUT13_bit at QUADSPI0_LUT13.B28;
    sbit  INSTR13_QUADSPI0_LUT13_bit at QUADSPI0_LUT13.B29;
    sbit  INSTR14_QUADSPI0_LUT13_bit at QUADSPI0_LUT13.B30;
    sbit  INSTR15_QUADSPI0_LUT13_bit at QUADSPI0_LUT13.B31;

sfr unsigned long   volatile QUADSPI0_LUT14       absolute 0x400DA348;
    sbit  OPRND00_QUADSPI0_LUT14_bit at QUADSPI0_LUT14.B0;
    sbit  OPRND01_QUADSPI0_LUT14_bit at QUADSPI0_LUT14.B1;
    sbit  OPRND02_QUADSPI0_LUT14_bit at QUADSPI0_LUT14.B2;
    sbit  OPRND03_QUADSPI0_LUT14_bit at QUADSPI0_LUT14.B3;
    sbit  OPRND04_QUADSPI0_LUT14_bit at QUADSPI0_LUT14.B4;
    sbit  OPRND05_QUADSPI0_LUT14_bit at QUADSPI0_LUT14.B5;
    sbit  OPRND06_QUADSPI0_LUT14_bit at QUADSPI0_LUT14.B6;
    sbit  OPRND07_QUADSPI0_LUT14_bit at QUADSPI0_LUT14.B7;
    sbit  PAD00_QUADSPI0_LUT14_bit at QUADSPI0_LUT14.B8;
    sbit  PAD01_QUADSPI0_LUT14_bit at QUADSPI0_LUT14.B9;
    sbit  INSTR00_QUADSPI0_LUT14_bit at QUADSPI0_LUT14.B10;
    sbit  INSTR01_QUADSPI0_LUT14_bit at QUADSPI0_LUT14.B11;
    sbit  INSTR02_QUADSPI0_LUT14_bit at QUADSPI0_LUT14.B12;
    sbit  INSTR03_QUADSPI0_LUT14_bit at QUADSPI0_LUT14.B13;
    sbit  INSTR04_QUADSPI0_LUT14_bit at QUADSPI0_LUT14.B14;
    sbit  INSTR05_QUADSPI0_LUT14_bit at QUADSPI0_LUT14.B15;
    sbit  OPRND10_QUADSPI0_LUT14_bit at QUADSPI0_LUT14.B16;
    sbit  OPRND11_QUADSPI0_LUT14_bit at QUADSPI0_LUT14.B17;
    sbit  OPRND12_QUADSPI0_LUT14_bit at QUADSPI0_LUT14.B18;
    sbit  OPRND13_QUADSPI0_LUT14_bit at QUADSPI0_LUT14.B19;
    sbit  OPRND14_QUADSPI0_LUT14_bit at QUADSPI0_LUT14.B20;
    sbit  OPRND15_QUADSPI0_LUT14_bit at QUADSPI0_LUT14.B21;
    sbit  OPRND16_QUADSPI0_LUT14_bit at QUADSPI0_LUT14.B22;
    sbit  OPRND17_QUADSPI0_LUT14_bit at QUADSPI0_LUT14.B23;
    sbit  PAD10_QUADSPI0_LUT14_bit at QUADSPI0_LUT14.B24;
    sbit  PAD11_QUADSPI0_LUT14_bit at QUADSPI0_LUT14.B25;
    sbit  INSTR10_QUADSPI0_LUT14_bit at QUADSPI0_LUT14.B26;
    sbit  INSTR11_QUADSPI0_LUT14_bit at QUADSPI0_LUT14.B27;
    sbit  INSTR12_QUADSPI0_LUT14_bit at QUADSPI0_LUT14.B28;
    sbit  INSTR13_QUADSPI0_LUT14_bit at QUADSPI0_LUT14.B29;
    sbit  INSTR14_QUADSPI0_LUT14_bit at QUADSPI0_LUT14.B30;
    sbit  INSTR15_QUADSPI0_LUT14_bit at QUADSPI0_LUT14.B31;

sfr unsigned long   volatile QUADSPI0_LUT15       absolute 0x400DA34C;
    sbit  OPRND00_QUADSPI0_LUT15_bit at QUADSPI0_LUT15.B0;
    sbit  OPRND01_QUADSPI0_LUT15_bit at QUADSPI0_LUT15.B1;
    sbit  OPRND02_QUADSPI0_LUT15_bit at QUADSPI0_LUT15.B2;
    sbit  OPRND03_QUADSPI0_LUT15_bit at QUADSPI0_LUT15.B3;
    sbit  OPRND04_QUADSPI0_LUT15_bit at QUADSPI0_LUT15.B4;
    sbit  OPRND05_QUADSPI0_LUT15_bit at QUADSPI0_LUT15.B5;
    sbit  OPRND06_QUADSPI0_LUT15_bit at QUADSPI0_LUT15.B6;
    sbit  OPRND07_QUADSPI0_LUT15_bit at QUADSPI0_LUT15.B7;
    sbit  PAD00_QUADSPI0_LUT15_bit at QUADSPI0_LUT15.B8;
    sbit  PAD01_QUADSPI0_LUT15_bit at QUADSPI0_LUT15.B9;
    sbit  INSTR00_QUADSPI0_LUT15_bit at QUADSPI0_LUT15.B10;
    sbit  INSTR01_QUADSPI0_LUT15_bit at QUADSPI0_LUT15.B11;
    sbit  INSTR02_QUADSPI0_LUT15_bit at QUADSPI0_LUT15.B12;
    sbit  INSTR03_QUADSPI0_LUT15_bit at QUADSPI0_LUT15.B13;
    sbit  INSTR04_QUADSPI0_LUT15_bit at QUADSPI0_LUT15.B14;
    sbit  INSTR05_QUADSPI0_LUT15_bit at QUADSPI0_LUT15.B15;
    sbit  OPRND10_QUADSPI0_LUT15_bit at QUADSPI0_LUT15.B16;
    sbit  OPRND11_QUADSPI0_LUT15_bit at QUADSPI0_LUT15.B17;
    sbit  OPRND12_QUADSPI0_LUT15_bit at QUADSPI0_LUT15.B18;
    sbit  OPRND13_QUADSPI0_LUT15_bit at QUADSPI0_LUT15.B19;
    sbit  OPRND14_QUADSPI0_LUT15_bit at QUADSPI0_LUT15.B20;
    sbit  OPRND15_QUADSPI0_LUT15_bit at QUADSPI0_LUT15.B21;
    sbit  OPRND16_QUADSPI0_LUT15_bit at QUADSPI0_LUT15.B22;
    sbit  OPRND17_QUADSPI0_LUT15_bit at QUADSPI0_LUT15.B23;
    sbit  PAD10_QUADSPI0_LUT15_bit at QUADSPI0_LUT15.B24;
    sbit  PAD11_QUADSPI0_LUT15_bit at QUADSPI0_LUT15.B25;
    sbit  INSTR10_QUADSPI0_LUT15_bit at QUADSPI0_LUT15.B26;
    sbit  INSTR11_QUADSPI0_LUT15_bit at QUADSPI0_LUT15.B27;
    sbit  INSTR12_QUADSPI0_LUT15_bit at QUADSPI0_LUT15.B28;
    sbit  INSTR13_QUADSPI0_LUT15_bit at QUADSPI0_LUT15.B29;
    sbit  INSTR14_QUADSPI0_LUT15_bit at QUADSPI0_LUT15.B30;
    sbit  INSTR15_QUADSPI0_LUT15_bit at QUADSPI0_LUT15.B31;

sfr unsigned long   volatile QUADSPI0_LUT16       absolute 0x400DA350;
    sbit  OPRND00_QUADSPI0_LUT16_bit at QUADSPI0_LUT16.B0;
    sbit  OPRND01_QUADSPI0_LUT16_bit at QUADSPI0_LUT16.B1;
    sbit  OPRND02_QUADSPI0_LUT16_bit at QUADSPI0_LUT16.B2;
    sbit  OPRND03_QUADSPI0_LUT16_bit at QUADSPI0_LUT16.B3;
    sbit  OPRND04_QUADSPI0_LUT16_bit at QUADSPI0_LUT16.B4;
    sbit  OPRND05_QUADSPI0_LUT16_bit at QUADSPI0_LUT16.B5;
    sbit  OPRND06_QUADSPI0_LUT16_bit at QUADSPI0_LUT16.B6;
    sbit  OPRND07_QUADSPI0_LUT16_bit at QUADSPI0_LUT16.B7;
    sbit  PAD00_QUADSPI0_LUT16_bit at QUADSPI0_LUT16.B8;
    sbit  PAD01_QUADSPI0_LUT16_bit at QUADSPI0_LUT16.B9;
    sbit  INSTR00_QUADSPI0_LUT16_bit at QUADSPI0_LUT16.B10;
    sbit  INSTR01_QUADSPI0_LUT16_bit at QUADSPI0_LUT16.B11;
    sbit  INSTR02_QUADSPI0_LUT16_bit at QUADSPI0_LUT16.B12;
    sbit  INSTR03_QUADSPI0_LUT16_bit at QUADSPI0_LUT16.B13;
    sbit  INSTR04_QUADSPI0_LUT16_bit at QUADSPI0_LUT16.B14;
    sbit  INSTR05_QUADSPI0_LUT16_bit at QUADSPI0_LUT16.B15;
    sbit  OPRND10_QUADSPI0_LUT16_bit at QUADSPI0_LUT16.B16;
    sbit  OPRND11_QUADSPI0_LUT16_bit at QUADSPI0_LUT16.B17;
    sbit  OPRND12_QUADSPI0_LUT16_bit at QUADSPI0_LUT16.B18;
    sbit  OPRND13_QUADSPI0_LUT16_bit at QUADSPI0_LUT16.B19;
    sbit  OPRND14_QUADSPI0_LUT16_bit at QUADSPI0_LUT16.B20;
    sbit  OPRND15_QUADSPI0_LUT16_bit at QUADSPI0_LUT16.B21;
    sbit  OPRND16_QUADSPI0_LUT16_bit at QUADSPI0_LUT16.B22;
    sbit  OPRND17_QUADSPI0_LUT16_bit at QUADSPI0_LUT16.B23;
    sbit  PAD10_QUADSPI0_LUT16_bit at QUADSPI0_LUT16.B24;
    sbit  PAD11_QUADSPI0_LUT16_bit at QUADSPI0_LUT16.B25;
    sbit  INSTR10_QUADSPI0_LUT16_bit at QUADSPI0_LUT16.B26;
    sbit  INSTR11_QUADSPI0_LUT16_bit at QUADSPI0_LUT16.B27;
    sbit  INSTR12_QUADSPI0_LUT16_bit at QUADSPI0_LUT16.B28;
    sbit  INSTR13_QUADSPI0_LUT16_bit at QUADSPI0_LUT16.B29;
    sbit  INSTR14_QUADSPI0_LUT16_bit at QUADSPI0_LUT16.B30;
    sbit  INSTR15_QUADSPI0_LUT16_bit at QUADSPI0_LUT16.B31;

sfr unsigned long   volatile QUADSPI0_LUT17       absolute 0x400DA354;
    sbit  OPRND00_QUADSPI0_LUT17_bit at QUADSPI0_LUT17.B0;
    sbit  OPRND01_QUADSPI0_LUT17_bit at QUADSPI0_LUT17.B1;
    sbit  OPRND02_QUADSPI0_LUT17_bit at QUADSPI0_LUT17.B2;
    sbit  OPRND03_QUADSPI0_LUT17_bit at QUADSPI0_LUT17.B3;
    sbit  OPRND04_QUADSPI0_LUT17_bit at QUADSPI0_LUT17.B4;
    sbit  OPRND05_QUADSPI0_LUT17_bit at QUADSPI0_LUT17.B5;
    sbit  OPRND06_QUADSPI0_LUT17_bit at QUADSPI0_LUT17.B6;
    sbit  OPRND07_QUADSPI0_LUT17_bit at QUADSPI0_LUT17.B7;
    sbit  PAD00_QUADSPI0_LUT17_bit at QUADSPI0_LUT17.B8;
    sbit  PAD01_QUADSPI0_LUT17_bit at QUADSPI0_LUT17.B9;
    sbit  INSTR00_QUADSPI0_LUT17_bit at QUADSPI0_LUT17.B10;
    sbit  INSTR01_QUADSPI0_LUT17_bit at QUADSPI0_LUT17.B11;
    sbit  INSTR02_QUADSPI0_LUT17_bit at QUADSPI0_LUT17.B12;
    sbit  INSTR03_QUADSPI0_LUT17_bit at QUADSPI0_LUT17.B13;
    sbit  INSTR04_QUADSPI0_LUT17_bit at QUADSPI0_LUT17.B14;
    sbit  INSTR05_QUADSPI0_LUT17_bit at QUADSPI0_LUT17.B15;
    sbit  OPRND10_QUADSPI0_LUT17_bit at QUADSPI0_LUT17.B16;
    sbit  OPRND11_QUADSPI0_LUT17_bit at QUADSPI0_LUT17.B17;
    sbit  OPRND12_QUADSPI0_LUT17_bit at QUADSPI0_LUT17.B18;
    sbit  OPRND13_QUADSPI0_LUT17_bit at QUADSPI0_LUT17.B19;
    sbit  OPRND14_QUADSPI0_LUT17_bit at QUADSPI0_LUT17.B20;
    sbit  OPRND15_QUADSPI0_LUT17_bit at QUADSPI0_LUT17.B21;
    sbit  OPRND16_QUADSPI0_LUT17_bit at QUADSPI0_LUT17.B22;
    sbit  OPRND17_QUADSPI0_LUT17_bit at QUADSPI0_LUT17.B23;
    sbit  PAD10_QUADSPI0_LUT17_bit at QUADSPI0_LUT17.B24;
    sbit  PAD11_QUADSPI0_LUT17_bit at QUADSPI0_LUT17.B25;
    sbit  INSTR10_QUADSPI0_LUT17_bit at QUADSPI0_LUT17.B26;
    sbit  INSTR11_QUADSPI0_LUT17_bit at QUADSPI0_LUT17.B27;
    sbit  INSTR12_QUADSPI0_LUT17_bit at QUADSPI0_LUT17.B28;
    sbit  INSTR13_QUADSPI0_LUT17_bit at QUADSPI0_LUT17.B29;
    sbit  INSTR14_QUADSPI0_LUT17_bit at QUADSPI0_LUT17.B30;
    sbit  INSTR15_QUADSPI0_LUT17_bit at QUADSPI0_LUT17.B31;

sfr unsigned long   volatile QUADSPI0_LUT18       absolute 0x400DA358;
    sbit  OPRND00_QUADSPI0_LUT18_bit at QUADSPI0_LUT18.B0;
    sbit  OPRND01_QUADSPI0_LUT18_bit at QUADSPI0_LUT18.B1;
    sbit  OPRND02_QUADSPI0_LUT18_bit at QUADSPI0_LUT18.B2;
    sbit  OPRND03_QUADSPI0_LUT18_bit at QUADSPI0_LUT18.B3;
    sbit  OPRND04_QUADSPI0_LUT18_bit at QUADSPI0_LUT18.B4;
    sbit  OPRND05_QUADSPI0_LUT18_bit at QUADSPI0_LUT18.B5;
    sbit  OPRND06_QUADSPI0_LUT18_bit at QUADSPI0_LUT18.B6;
    sbit  OPRND07_QUADSPI0_LUT18_bit at QUADSPI0_LUT18.B7;
    sbit  PAD00_QUADSPI0_LUT18_bit at QUADSPI0_LUT18.B8;
    sbit  PAD01_QUADSPI0_LUT18_bit at QUADSPI0_LUT18.B9;
    sbit  INSTR00_QUADSPI0_LUT18_bit at QUADSPI0_LUT18.B10;
    sbit  INSTR01_QUADSPI0_LUT18_bit at QUADSPI0_LUT18.B11;
    sbit  INSTR02_QUADSPI0_LUT18_bit at QUADSPI0_LUT18.B12;
    sbit  INSTR03_QUADSPI0_LUT18_bit at QUADSPI0_LUT18.B13;
    sbit  INSTR04_QUADSPI0_LUT18_bit at QUADSPI0_LUT18.B14;
    sbit  INSTR05_QUADSPI0_LUT18_bit at QUADSPI0_LUT18.B15;
    sbit  OPRND10_QUADSPI0_LUT18_bit at QUADSPI0_LUT18.B16;
    sbit  OPRND11_QUADSPI0_LUT18_bit at QUADSPI0_LUT18.B17;
    sbit  OPRND12_QUADSPI0_LUT18_bit at QUADSPI0_LUT18.B18;
    sbit  OPRND13_QUADSPI0_LUT18_bit at QUADSPI0_LUT18.B19;
    sbit  OPRND14_QUADSPI0_LUT18_bit at QUADSPI0_LUT18.B20;
    sbit  OPRND15_QUADSPI0_LUT18_bit at QUADSPI0_LUT18.B21;
    sbit  OPRND16_QUADSPI0_LUT18_bit at QUADSPI0_LUT18.B22;
    sbit  OPRND17_QUADSPI0_LUT18_bit at QUADSPI0_LUT18.B23;
    sbit  PAD10_QUADSPI0_LUT18_bit at QUADSPI0_LUT18.B24;
    sbit  PAD11_QUADSPI0_LUT18_bit at QUADSPI0_LUT18.B25;
    sbit  INSTR10_QUADSPI0_LUT18_bit at QUADSPI0_LUT18.B26;
    sbit  INSTR11_QUADSPI0_LUT18_bit at QUADSPI0_LUT18.B27;
    sbit  INSTR12_QUADSPI0_LUT18_bit at QUADSPI0_LUT18.B28;
    sbit  INSTR13_QUADSPI0_LUT18_bit at QUADSPI0_LUT18.B29;
    sbit  INSTR14_QUADSPI0_LUT18_bit at QUADSPI0_LUT18.B30;
    sbit  INSTR15_QUADSPI0_LUT18_bit at QUADSPI0_LUT18.B31;

sfr unsigned long   volatile QUADSPI0_LUT19       absolute 0x400DA35C;
    sbit  OPRND00_QUADSPI0_LUT19_bit at QUADSPI0_LUT19.B0;
    sbit  OPRND01_QUADSPI0_LUT19_bit at QUADSPI0_LUT19.B1;
    sbit  OPRND02_QUADSPI0_LUT19_bit at QUADSPI0_LUT19.B2;
    sbit  OPRND03_QUADSPI0_LUT19_bit at QUADSPI0_LUT19.B3;
    sbit  OPRND04_QUADSPI0_LUT19_bit at QUADSPI0_LUT19.B4;
    sbit  OPRND05_QUADSPI0_LUT19_bit at QUADSPI0_LUT19.B5;
    sbit  OPRND06_QUADSPI0_LUT19_bit at QUADSPI0_LUT19.B6;
    sbit  OPRND07_QUADSPI0_LUT19_bit at QUADSPI0_LUT19.B7;
    sbit  PAD00_QUADSPI0_LUT19_bit at QUADSPI0_LUT19.B8;
    sbit  PAD01_QUADSPI0_LUT19_bit at QUADSPI0_LUT19.B9;
    sbit  INSTR00_QUADSPI0_LUT19_bit at QUADSPI0_LUT19.B10;
    sbit  INSTR01_QUADSPI0_LUT19_bit at QUADSPI0_LUT19.B11;
    sbit  INSTR02_QUADSPI0_LUT19_bit at QUADSPI0_LUT19.B12;
    sbit  INSTR03_QUADSPI0_LUT19_bit at QUADSPI0_LUT19.B13;
    sbit  INSTR04_QUADSPI0_LUT19_bit at QUADSPI0_LUT19.B14;
    sbit  INSTR05_QUADSPI0_LUT19_bit at QUADSPI0_LUT19.B15;
    sbit  OPRND10_QUADSPI0_LUT19_bit at QUADSPI0_LUT19.B16;
    sbit  OPRND11_QUADSPI0_LUT19_bit at QUADSPI0_LUT19.B17;
    sbit  OPRND12_QUADSPI0_LUT19_bit at QUADSPI0_LUT19.B18;
    sbit  OPRND13_QUADSPI0_LUT19_bit at QUADSPI0_LUT19.B19;
    sbit  OPRND14_QUADSPI0_LUT19_bit at QUADSPI0_LUT19.B20;
    sbit  OPRND15_QUADSPI0_LUT19_bit at QUADSPI0_LUT19.B21;
    sbit  OPRND16_QUADSPI0_LUT19_bit at QUADSPI0_LUT19.B22;
    sbit  OPRND17_QUADSPI0_LUT19_bit at QUADSPI0_LUT19.B23;
    sbit  PAD10_QUADSPI0_LUT19_bit at QUADSPI0_LUT19.B24;
    sbit  PAD11_QUADSPI0_LUT19_bit at QUADSPI0_LUT19.B25;
    sbit  INSTR10_QUADSPI0_LUT19_bit at QUADSPI0_LUT19.B26;
    sbit  INSTR11_QUADSPI0_LUT19_bit at QUADSPI0_LUT19.B27;
    sbit  INSTR12_QUADSPI0_LUT19_bit at QUADSPI0_LUT19.B28;
    sbit  INSTR13_QUADSPI0_LUT19_bit at QUADSPI0_LUT19.B29;
    sbit  INSTR14_QUADSPI0_LUT19_bit at QUADSPI0_LUT19.B30;
    sbit  INSTR15_QUADSPI0_LUT19_bit at QUADSPI0_LUT19.B31;

sfr unsigned long   volatile QUADSPI0_LUT20       absolute 0x400DA360;
    sbit  OPRND00_QUADSPI0_LUT20_bit at QUADSPI0_LUT20.B0;
    sbit  OPRND01_QUADSPI0_LUT20_bit at QUADSPI0_LUT20.B1;
    sbit  OPRND02_QUADSPI0_LUT20_bit at QUADSPI0_LUT20.B2;
    sbit  OPRND03_QUADSPI0_LUT20_bit at QUADSPI0_LUT20.B3;
    sbit  OPRND04_QUADSPI0_LUT20_bit at QUADSPI0_LUT20.B4;
    sbit  OPRND05_QUADSPI0_LUT20_bit at QUADSPI0_LUT20.B5;
    sbit  OPRND06_QUADSPI0_LUT20_bit at QUADSPI0_LUT20.B6;
    sbit  OPRND07_QUADSPI0_LUT20_bit at QUADSPI0_LUT20.B7;
    sbit  PAD00_QUADSPI0_LUT20_bit at QUADSPI0_LUT20.B8;
    sbit  PAD01_QUADSPI0_LUT20_bit at QUADSPI0_LUT20.B9;
    sbit  INSTR00_QUADSPI0_LUT20_bit at QUADSPI0_LUT20.B10;
    sbit  INSTR01_QUADSPI0_LUT20_bit at QUADSPI0_LUT20.B11;
    sbit  INSTR02_QUADSPI0_LUT20_bit at QUADSPI0_LUT20.B12;
    sbit  INSTR03_QUADSPI0_LUT20_bit at QUADSPI0_LUT20.B13;
    sbit  INSTR04_QUADSPI0_LUT20_bit at QUADSPI0_LUT20.B14;
    sbit  INSTR05_QUADSPI0_LUT20_bit at QUADSPI0_LUT20.B15;
    sbit  OPRND10_QUADSPI0_LUT20_bit at QUADSPI0_LUT20.B16;
    sbit  OPRND11_QUADSPI0_LUT20_bit at QUADSPI0_LUT20.B17;
    sbit  OPRND12_QUADSPI0_LUT20_bit at QUADSPI0_LUT20.B18;
    sbit  OPRND13_QUADSPI0_LUT20_bit at QUADSPI0_LUT20.B19;
    sbit  OPRND14_QUADSPI0_LUT20_bit at QUADSPI0_LUT20.B20;
    sbit  OPRND15_QUADSPI0_LUT20_bit at QUADSPI0_LUT20.B21;
    sbit  OPRND16_QUADSPI0_LUT20_bit at QUADSPI0_LUT20.B22;
    sbit  OPRND17_QUADSPI0_LUT20_bit at QUADSPI0_LUT20.B23;
    sbit  PAD10_QUADSPI0_LUT20_bit at QUADSPI0_LUT20.B24;
    sbit  PAD11_QUADSPI0_LUT20_bit at QUADSPI0_LUT20.B25;
    sbit  INSTR10_QUADSPI0_LUT20_bit at QUADSPI0_LUT20.B26;
    sbit  INSTR11_QUADSPI0_LUT20_bit at QUADSPI0_LUT20.B27;
    sbit  INSTR12_QUADSPI0_LUT20_bit at QUADSPI0_LUT20.B28;
    sbit  INSTR13_QUADSPI0_LUT20_bit at QUADSPI0_LUT20.B29;
    sbit  INSTR14_QUADSPI0_LUT20_bit at QUADSPI0_LUT20.B30;
    sbit  INSTR15_QUADSPI0_LUT20_bit at QUADSPI0_LUT20.B31;

sfr unsigned long   volatile QUADSPI0_LUT21       absolute 0x400DA364;
    sbit  OPRND00_QUADSPI0_LUT21_bit at QUADSPI0_LUT21.B0;
    sbit  OPRND01_QUADSPI0_LUT21_bit at QUADSPI0_LUT21.B1;
    sbit  OPRND02_QUADSPI0_LUT21_bit at QUADSPI0_LUT21.B2;
    sbit  OPRND03_QUADSPI0_LUT21_bit at QUADSPI0_LUT21.B3;
    sbit  OPRND04_QUADSPI0_LUT21_bit at QUADSPI0_LUT21.B4;
    sbit  OPRND05_QUADSPI0_LUT21_bit at QUADSPI0_LUT21.B5;
    sbit  OPRND06_QUADSPI0_LUT21_bit at QUADSPI0_LUT21.B6;
    sbit  OPRND07_QUADSPI0_LUT21_bit at QUADSPI0_LUT21.B7;
    sbit  PAD00_QUADSPI0_LUT21_bit at QUADSPI0_LUT21.B8;
    sbit  PAD01_QUADSPI0_LUT21_bit at QUADSPI0_LUT21.B9;
    sbit  INSTR00_QUADSPI0_LUT21_bit at QUADSPI0_LUT21.B10;
    sbit  INSTR01_QUADSPI0_LUT21_bit at QUADSPI0_LUT21.B11;
    sbit  INSTR02_QUADSPI0_LUT21_bit at QUADSPI0_LUT21.B12;
    sbit  INSTR03_QUADSPI0_LUT21_bit at QUADSPI0_LUT21.B13;
    sbit  INSTR04_QUADSPI0_LUT21_bit at QUADSPI0_LUT21.B14;
    sbit  INSTR05_QUADSPI0_LUT21_bit at QUADSPI0_LUT21.B15;
    sbit  OPRND10_QUADSPI0_LUT21_bit at QUADSPI0_LUT21.B16;
    sbit  OPRND11_QUADSPI0_LUT21_bit at QUADSPI0_LUT21.B17;
    sbit  OPRND12_QUADSPI0_LUT21_bit at QUADSPI0_LUT21.B18;
    sbit  OPRND13_QUADSPI0_LUT21_bit at QUADSPI0_LUT21.B19;
    sbit  OPRND14_QUADSPI0_LUT21_bit at QUADSPI0_LUT21.B20;
    sbit  OPRND15_QUADSPI0_LUT21_bit at QUADSPI0_LUT21.B21;
    sbit  OPRND16_QUADSPI0_LUT21_bit at QUADSPI0_LUT21.B22;
    sbit  OPRND17_QUADSPI0_LUT21_bit at QUADSPI0_LUT21.B23;
    sbit  PAD10_QUADSPI0_LUT21_bit at QUADSPI0_LUT21.B24;
    sbit  PAD11_QUADSPI0_LUT21_bit at QUADSPI0_LUT21.B25;
    sbit  INSTR10_QUADSPI0_LUT21_bit at QUADSPI0_LUT21.B26;
    sbit  INSTR11_QUADSPI0_LUT21_bit at QUADSPI0_LUT21.B27;
    sbit  INSTR12_QUADSPI0_LUT21_bit at QUADSPI0_LUT21.B28;
    sbit  INSTR13_QUADSPI0_LUT21_bit at QUADSPI0_LUT21.B29;
    sbit  INSTR14_QUADSPI0_LUT21_bit at QUADSPI0_LUT21.B30;
    sbit  INSTR15_QUADSPI0_LUT21_bit at QUADSPI0_LUT21.B31;

sfr unsigned long   volatile QUADSPI0_LUT22       absolute 0x400DA368;
    sbit  OPRND00_QUADSPI0_LUT22_bit at QUADSPI0_LUT22.B0;
    sbit  OPRND01_QUADSPI0_LUT22_bit at QUADSPI0_LUT22.B1;
    sbit  OPRND02_QUADSPI0_LUT22_bit at QUADSPI0_LUT22.B2;
    sbit  OPRND03_QUADSPI0_LUT22_bit at QUADSPI0_LUT22.B3;
    sbit  OPRND04_QUADSPI0_LUT22_bit at QUADSPI0_LUT22.B4;
    sbit  OPRND05_QUADSPI0_LUT22_bit at QUADSPI0_LUT22.B5;
    sbit  OPRND06_QUADSPI0_LUT22_bit at QUADSPI0_LUT22.B6;
    sbit  OPRND07_QUADSPI0_LUT22_bit at QUADSPI0_LUT22.B7;
    sbit  PAD00_QUADSPI0_LUT22_bit at QUADSPI0_LUT22.B8;
    sbit  PAD01_QUADSPI0_LUT22_bit at QUADSPI0_LUT22.B9;
    sbit  INSTR00_QUADSPI0_LUT22_bit at QUADSPI0_LUT22.B10;
    sbit  INSTR01_QUADSPI0_LUT22_bit at QUADSPI0_LUT22.B11;
    sbit  INSTR02_QUADSPI0_LUT22_bit at QUADSPI0_LUT22.B12;
    sbit  INSTR03_QUADSPI0_LUT22_bit at QUADSPI0_LUT22.B13;
    sbit  INSTR04_QUADSPI0_LUT22_bit at QUADSPI0_LUT22.B14;
    sbit  INSTR05_QUADSPI0_LUT22_bit at QUADSPI0_LUT22.B15;
    sbit  OPRND10_QUADSPI0_LUT22_bit at QUADSPI0_LUT22.B16;
    sbit  OPRND11_QUADSPI0_LUT22_bit at QUADSPI0_LUT22.B17;
    sbit  OPRND12_QUADSPI0_LUT22_bit at QUADSPI0_LUT22.B18;
    sbit  OPRND13_QUADSPI0_LUT22_bit at QUADSPI0_LUT22.B19;
    sbit  OPRND14_QUADSPI0_LUT22_bit at QUADSPI0_LUT22.B20;
    sbit  OPRND15_QUADSPI0_LUT22_bit at QUADSPI0_LUT22.B21;
    sbit  OPRND16_QUADSPI0_LUT22_bit at QUADSPI0_LUT22.B22;
    sbit  OPRND17_QUADSPI0_LUT22_bit at QUADSPI0_LUT22.B23;
    sbit  PAD10_QUADSPI0_LUT22_bit at QUADSPI0_LUT22.B24;
    sbit  PAD11_QUADSPI0_LUT22_bit at QUADSPI0_LUT22.B25;
    sbit  INSTR10_QUADSPI0_LUT22_bit at QUADSPI0_LUT22.B26;
    sbit  INSTR11_QUADSPI0_LUT22_bit at QUADSPI0_LUT22.B27;
    sbit  INSTR12_QUADSPI0_LUT22_bit at QUADSPI0_LUT22.B28;
    sbit  INSTR13_QUADSPI0_LUT22_bit at QUADSPI0_LUT22.B29;
    sbit  INSTR14_QUADSPI0_LUT22_bit at QUADSPI0_LUT22.B30;
    sbit  INSTR15_QUADSPI0_LUT22_bit at QUADSPI0_LUT22.B31;

sfr unsigned long   volatile QUADSPI0_LUT23       absolute 0x400DA36C;
    sbit  OPRND00_QUADSPI0_LUT23_bit at QUADSPI0_LUT23.B0;
    sbit  OPRND01_QUADSPI0_LUT23_bit at QUADSPI0_LUT23.B1;
    sbit  OPRND02_QUADSPI0_LUT23_bit at QUADSPI0_LUT23.B2;
    sbit  OPRND03_QUADSPI0_LUT23_bit at QUADSPI0_LUT23.B3;
    sbit  OPRND04_QUADSPI0_LUT23_bit at QUADSPI0_LUT23.B4;
    sbit  OPRND05_QUADSPI0_LUT23_bit at QUADSPI0_LUT23.B5;
    sbit  OPRND06_QUADSPI0_LUT23_bit at QUADSPI0_LUT23.B6;
    sbit  OPRND07_QUADSPI0_LUT23_bit at QUADSPI0_LUT23.B7;
    sbit  PAD00_QUADSPI0_LUT23_bit at QUADSPI0_LUT23.B8;
    sbit  PAD01_QUADSPI0_LUT23_bit at QUADSPI0_LUT23.B9;
    sbit  INSTR00_QUADSPI0_LUT23_bit at QUADSPI0_LUT23.B10;
    sbit  INSTR01_QUADSPI0_LUT23_bit at QUADSPI0_LUT23.B11;
    sbit  INSTR02_QUADSPI0_LUT23_bit at QUADSPI0_LUT23.B12;
    sbit  INSTR03_QUADSPI0_LUT23_bit at QUADSPI0_LUT23.B13;
    sbit  INSTR04_QUADSPI0_LUT23_bit at QUADSPI0_LUT23.B14;
    sbit  INSTR05_QUADSPI0_LUT23_bit at QUADSPI0_LUT23.B15;
    sbit  OPRND10_QUADSPI0_LUT23_bit at QUADSPI0_LUT23.B16;
    sbit  OPRND11_QUADSPI0_LUT23_bit at QUADSPI0_LUT23.B17;
    sbit  OPRND12_QUADSPI0_LUT23_bit at QUADSPI0_LUT23.B18;
    sbit  OPRND13_QUADSPI0_LUT23_bit at QUADSPI0_LUT23.B19;
    sbit  OPRND14_QUADSPI0_LUT23_bit at QUADSPI0_LUT23.B20;
    sbit  OPRND15_QUADSPI0_LUT23_bit at QUADSPI0_LUT23.B21;
    sbit  OPRND16_QUADSPI0_LUT23_bit at QUADSPI0_LUT23.B22;
    sbit  OPRND17_QUADSPI0_LUT23_bit at QUADSPI0_LUT23.B23;
    sbit  PAD10_QUADSPI0_LUT23_bit at QUADSPI0_LUT23.B24;
    sbit  PAD11_QUADSPI0_LUT23_bit at QUADSPI0_LUT23.B25;
    sbit  INSTR10_QUADSPI0_LUT23_bit at QUADSPI0_LUT23.B26;
    sbit  INSTR11_QUADSPI0_LUT23_bit at QUADSPI0_LUT23.B27;
    sbit  INSTR12_QUADSPI0_LUT23_bit at QUADSPI0_LUT23.B28;
    sbit  INSTR13_QUADSPI0_LUT23_bit at QUADSPI0_LUT23.B29;
    sbit  INSTR14_QUADSPI0_LUT23_bit at QUADSPI0_LUT23.B30;
    sbit  INSTR15_QUADSPI0_LUT23_bit at QUADSPI0_LUT23.B31;

sfr unsigned long   volatile QUADSPI0_LUT24       absolute 0x400DA370;
    sbit  OPRND00_QUADSPI0_LUT24_bit at QUADSPI0_LUT24.B0;
    sbit  OPRND01_QUADSPI0_LUT24_bit at QUADSPI0_LUT24.B1;
    sbit  OPRND02_QUADSPI0_LUT24_bit at QUADSPI0_LUT24.B2;
    sbit  OPRND03_QUADSPI0_LUT24_bit at QUADSPI0_LUT24.B3;
    sbit  OPRND04_QUADSPI0_LUT24_bit at QUADSPI0_LUT24.B4;
    sbit  OPRND05_QUADSPI0_LUT24_bit at QUADSPI0_LUT24.B5;
    sbit  OPRND06_QUADSPI0_LUT24_bit at QUADSPI0_LUT24.B6;
    sbit  OPRND07_QUADSPI0_LUT24_bit at QUADSPI0_LUT24.B7;
    sbit  PAD00_QUADSPI0_LUT24_bit at QUADSPI0_LUT24.B8;
    sbit  PAD01_QUADSPI0_LUT24_bit at QUADSPI0_LUT24.B9;
    sbit  INSTR00_QUADSPI0_LUT24_bit at QUADSPI0_LUT24.B10;
    sbit  INSTR01_QUADSPI0_LUT24_bit at QUADSPI0_LUT24.B11;
    sbit  INSTR02_QUADSPI0_LUT24_bit at QUADSPI0_LUT24.B12;
    sbit  INSTR03_QUADSPI0_LUT24_bit at QUADSPI0_LUT24.B13;
    sbit  INSTR04_QUADSPI0_LUT24_bit at QUADSPI0_LUT24.B14;
    sbit  INSTR05_QUADSPI0_LUT24_bit at QUADSPI0_LUT24.B15;
    sbit  OPRND10_QUADSPI0_LUT24_bit at QUADSPI0_LUT24.B16;
    sbit  OPRND11_QUADSPI0_LUT24_bit at QUADSPI0_LUT24.B17;
    sbit  OPRND12_QUADSPI0_LUT24_bit at QUADSPI0_LUT24.B18;
    sbit  OPRND13_QUADSPI0_LUT24_bit at QUADSPI0_LUT24.B19;
    sbit  OPRND14_QUADSPI0_LUT24_bit at QUADSPI0_LUT24.B20;
    sbit  OPRND15_QUADSPI0_LUT24_bit at QUADSPI0_LUT24.B21;
    sbit  OPRND16_QUADSPI0_LUT24_bit at QUADSPI0_LUT24.B22;
    sbit  OPRND17_QUADSPI0_LUT24_bit at QUADSPI0_LUT24.B23;
    sbit  PAD10_QUADSPI0_LUT24_bit at QUADSPI0_LUT24.B24;
    sbit  PAD11_QUADSPI0_LUT24_bit at QUADSPI0_LUT24.B25;
    sbit  INSTR10_QUADSPI0_LUT24_bit at QUADSPI0_LUT24.B26;
    sbit  INSTR11_QUADSPI0_LUT24_bit at QUADSPI0_LUT24.B27;
    sbit  INSTR12_QUADSPI0_LUT24_bit at QUADSPI0_LUT24.B28;
    sbit  INSTR13_QUADSPI0_LUT24_bit at QUADSPI0_LUT24.B29;
    sbit  INSTR14_QUADSPI0_LUT24_bit at QUADSPI0_LUT24.B30;
    sbit  INSTR15_QUADSPI0_LUT24_bit at QUADSPI0_LUT24.B31;

sfr unsigned long   volatile QUADSPI0_LUT25       absolute 0x400DA374;
    sbit  OPRND00_QUADSPI0_LUT25_bit at QUADSPI0_LUT25.B0;
    sbit  OPRND01_QUADSPI0_LUT25_bit at QUADSPI0_LUT25.B1;
    sbit  OPRND02_QUADSPI0_LUT25_bit at QUADSPI0_LUT25.B2;
    sbit  OPRND03_QUADSPI0_LUT25_bit at QUADSPI0_LUT25.B3;
    sbit  OPRND04_QUADSPI0_LUT25_bit at QUADSPI0_LUT25.B4;
    sbit  OPRND05_QUADSPI0_LUT25_bit at QUADSPI0_LUT25.B5;
    sbit  OPRND06_QUADSPI0_LUT25_bit at QUADSPI0_LUT25.B6;
    sbit  OPRND07_QUADSPI0_LUT25_bit at QUADSPI0_LUT25.B7;
    sbit  PAD00_QUADSPI0_LUT25_bit at QUADSPI0_LUT25.B8;
    sbit  PAD01_QUADSPI0_LUT25_bit at QUADSPI0_LUT25.B9;
    sbit  INSTR00_QUADSPI0_LUT25_bit at QUADSPI0_LUT25.B10;
    sbit  INSTR01_QUADSPI0_LUT25_bit at QUADSPI0_LUT25.B11;
    sbit  INSTR02_QUADSPI0_LUT25_bit at QUADSPI0_LUT25.B12;
    sbit  INSTR03_QUADSPI0_LUT25_bit at QUADSPI0_LUT25.B13;
    sbit  INSTR04_QUADSPI0_LUT25_bit at QUADSPI0_LUT25.B14;
    sbit  INSTR05_QUADSPI0_LUT25_bit at QUADSPI0_LUT25.B15;
    sbit  OPRND10_QUADSPI0_LUT25_bit at QUADSPI0_LUT25.B16;
    sbit  OPRND11_QUADSPI0_LUT25_bit at QUADSPI0_LUT25.B17;
    sbit  OPRND12_QUADSPI0_LUT25_bit at QUADSPI0_LUT25.B18;
    sbit  OPRND13_QUADSPI0_LUT25_bit at QUADSPI0_LUT25.B19;
    sbit  OPRND14_QUADSPI0_LUT25_bit at QUADSPI0_LUT25.B20;
    sbit  OPRND15_QUADSPI0_LUT25_bit at QUADSPI0_LUT25.B21;
    sbit  OPRND16_QUADSPI0_LUT25_bit at QUADSPI0_LUT25.B22;
    sbit  OPRND17_QUADSPI0_LUT25_bit at QUADSPI0_LUT25.B23;
    sbit  PAD10_QUADSPI0_LUT25_bit at QUADSPI0_LUT25.B24;
    sbit  PAD11_QUADSPI0_LUT25_bit at QUADSPI0_LUT25.B25;
    sbit  INSTR10_QUADSPI0_LUT25_bit at QUADSPI0_LUT25.B26;
    sbit  INSTR11_QUADSPI0_LUT25_bit at QUADSPI0_LUT25.B27;
    sbit  INSTR12_QUADSPI0_LUT25_bit at QUADSPI0_LUT25.B28;
    sbit  INSTR13_QUADSPI0_LUT25_bit at QUADSPI0_LUT25.B29;
    sbit  INSTR14_QUADSPI0_LUT25_bit at QUADSPI0_LUT25.B30;
    sbit  INSTR15_QUADSPI0_LUT25_bit at QUADSPI0_LUT25.B31;

sfr unsigned long   volatile QUADSPI0_LUT26       absolute 0x400DA378;
    sbit  OPRND00_QUADSPI0_LUT26_bit at QUADSPI0_LUT26.B0;
    sbit  OPRND01_QUADSPI0_LUT26_bit at QUADSPI0_LUT26.B1;
    sbit  OPRND02_QUADSPI0_LUT26_bit at QUADSPI0_LUT26.B2;
    sbit  OPRND03_QUADSPI0_LUT26_bit at QUADSPI0_LUT26.B3;
    sbit  OPRND04_QUADSPI0_LUT26_bit at QUADSPI0_LUT26.B4;
    sbit  OPRND05_QUADSPI0_LUT26_bit at QUADSPI0_LUT26.B5;
    sbit  OPRND06_QUADSPI0_LUT26_bit at QUADSPI0_LUT26.B6;
    sbit  OPRND07_QUADSPI0_LUT26_bit at QUADSPI0_LUT26.B7;
    sbit  PAD00_QUADSPI0_LUT26_bit at QUADSPI0_LUT26.B8;
    sbit  PAD01_QUADSPI0_LUT26_bit at QUADSPI0_LUT26.B9;
    sbit  INSTR00_QUADSPI0_LUT26_bit at QUADSPI0_LUT26.B10;
    sbit  INSTR01_QUADSPI0_LUT26_bit at QUADSPI0_LUT26.B11;
    sbit  INSTR02_QUADSPI0_LUT26_bit at QUADSPI0_LUT26.B12;
    sbit  INSTR03_QUADSPI0_LUT26_bit at QUADSPI0_LUT26.B13;
    sbit  INSTR04_QUADSPI0_LUT26_bit at QUADSPI0_LUT26.B14;
    sbit  INSTR05_QUADSPI0_LUT26_bit at QUADSPI0_LUT26.B15;
    sbit  OPRND10_QUADSPI0_LUT26_bit at QUADSPI0_LUT26.B16;
    sbit  OPRND11_QUADSPI0_LUT26_bit at QUADSPI0_LUT26.B17;
    sbit  OPRND12_QUADSPI0_LUT26_bit at QUADSPI0_LUT26.B18;
    sbit  OPRND13_QUADSPI0_LUT26_bit at QUADSPI0_LUT26.B19;
    sbit  OPRND14_QUADSPI0_LUT26_bit at QUADSPI0_LUT26.B20;
    sbit  OPRND15_QUADSPI0_LUT26_bit at QUADSPI0_LUT26.B21;
    sbit  OPRND16_QUADSPI0_LUT26_bit at QUADSPI0_LUT26.B22;
    sbit  OPRND17_QUADSPI0_LUT26_bit at QUADSPI0_LUT26.B23;
    sbit  PAD10_QUADSPI0_LUT26_bit at QUADSPI0_LUT26.B24;
    sbit  PAD11_QUADSPI0_LUT26_bit at QUADSPI0_LUT26.B25;
    sbit  INSTR10_QUADSPI0_LUT26_bit at QUADSPI0_LUT26.B26;
    sbit  INSTR11_QUADSPI0_LUT26_bit at QUADSPI0_LUT26.B27;
    sbit  INSTR12_QUADSPI0_LUT26_bit at QUADSPI0_LUT26.B28;
    sbit  INSTR13_QUADSPI0_LUT26_bit at QUADSPI0_LUT26.B29;
    sbit  INSTR14_QUADSPI0_LUT26_bit at QUADSPI0_LUT26.B30;
    sbit  INSTR15_QUADSPI0_LUT26_bit at QUADSPI0_LUT26.B31;

sfr unsigned long   volatile QUADSPI0_LUT27       absolute 0x400DA37C;
    sbit  OPRND00_QUADSPI0_LUT27_bit at QUADSPI0_LUT27.B0;
    sbit  OPRND01_QUADSPI0_LUT27_bit at QUADSPI0_LUT27.B1;
    sbit  OPRND02_QUADSPI0_LUT27_bit at QUADSPI0_LUT27.B2;
    sbit  OPRND03_QUADSPI0_LUT27_bit at QUADSPI0_LUT27.B3;
    sbit  OPRND04_QUADSPI0_LUT27_bit at QUADSPI0_LUT27.B4;
    sbit  OPRND05_QUADSPI0_LUT27_bit at QUADSPI0_LUT27.B5;
    sbit  OPRND06_QUADSPI0_LUT27_bit at QUADSPI0_LUT27.B6;
    sbit  OPRND07_QUADSPI0_LUT27_bit at QUADSPI0_LUT27.B7;
    sbit  PAD00_QUADSPI0_LUT27_bit at QUADSPI0_LUT27.B8;
    sbit  PAD01_QUADSPI0_LUT27_bit at QUADSPI0_LUT27.B9;
    sbit  INSTR00_QUADSPI0_LUT27_bit at QUADSPI0_LUT27.B10;
    sbit  INSTR01_QUADSPI0_LUT27_bit at QUADSPI0_LUT27.B11;
    sbit  INSTR02_QUADSPI0_LUT27_bit at QUADSPI0_LUT27.B12;
    sbit  INSTR03_QUADSPI0_LUT27_bit at QUADSPI0_LUT27.B13;
    sbit  INSTR04_QUADSPI0_LUT27_bit at QUADSPI0_LUT27.B14;
    sbit  INSTR05_QUADSPI0_LUT27_bit at QUADSPI0_LUT27.B15;
    sbit  OPRND10_QUADSPI0_LUT27_bit at QUADSPI0_LUT27.B16;
    sbit  OPRND11_QUADSPI0_LUT27_bit at QUADSPI0_LUT27.B17;
    sbit  OPRND12_QUADSPI0_LUT27_bit at QUADSPI0_LUT27.B18;
    sbit  OPRND13_QUADSPI0_LUT27_bit at QUADSPI0_LUT27.B19;
    sbit  OPRND14_QUADSPI0_LUT27_bit at QUADSPI0_LUT27.B20;
    sbit  OPRND15_QUADSPI0_LUT27_bit at QUADSPI0_LUT27.B21;
    sbit  OPRND16_QUADSPI0_LUT27_bit at QUADSPI0_LUT27.B22;
    sbit  OPRND17_QUADSPI0_LUT27_bit at QUADSPI0_LUT27.B23;
    sbit  PAD10_QUADSPI0_LUT27_bit at QUADSPI0_LUT27.B24;
    sbit  PAD11_QUADSPI0_LUT27_bit at QUADSPI0_LUT27.B25;
    sbit  INSTR10_QUADSPI0_LUT27_bit at QUADSPI0_LUT27.B26;
    sbit  INSTR11_QUADSPI0_LUT27_bit at QUADSPI0_LUT27.B27;
    sbit  INSTR12_QUADSPI0_LUT27_bit at QUADSPI0_LUT27.B28;
    sbit  INSTR13_QUADSPI0_LUT27_bit at QUADSPI0_LUT27.B29;
    sbit  INSTR14_QUADSPI0_LUT27_bit at QUADSPI0_LUT27.B30;
    sbit  INSTR15_QUADSPI0_LUT27_bit at QUADSPI0_LUT27.B31;

sfr unsigned long   volatile QUADSPI0_LUT28       absolute 0x400DA380;
    sbit  OPRND00_QUADSPI0_LUT28_bit at QUADSPI0_LUT28.B0;
    sbit  OPRND01_QUADSPI0_LUT28_bit at QUADSPI0_LUT28.B1;
    sbit  OPRND02_QUADSPI0_LUT28_bit at QUADSPI0_LUT28.B2;
    sbit  OPRND03_QUADSPI0_LUT28_bit at QUADSPI0_LUT28.B3;
    sbit  OPRND04_QUADSPI0_LUT28_bit at QUADSPI0_LUT28.B4;
    sbit  OPRND05_QUADSPI0_LUT28_bit at QUADSPI0_LUT28.B5;
    sbit  OPRND06_QUADSPI0_LUT28_bit at QUADSPI0_LUT28.B6;
    sbit  OPRND07_QUADSPI0_LUT28_bit at QUADSPI0_LUT28.B7;
    sbit  PAD00_QUADSPI0_LUT28_bit at QUADSPI0_LUT28.B8;
    sbit  PAD01_QUADSPI0_LUT28_bit at QUADSPI0_LUT28.B9;
    sbit  INSTR00_QUADSPI0_LUT28_bit at QUADSPI0_LUT28.B10;
    sbit  INSTR01_QUADSPI0_LUT28_bit at QUADSPI0_LUT28.B11;
    sbit  INSTR02_QUADSPI0_LUT28_bit at QUADSPI0_LUT28.B12;
    sbit  INSTR03_QUADSPI0_LUT28_bit at QUADSPI0_LUT28.B13;
    sbit  INSTR04_QUADSPI0_LUT28_bit at QUADSPI0_LUT28.B14;
    sbit  INSTR05_QUADSPI0_LUT28_bit at QUADSPI0_LUT28.B15;
    sbit  OPRND10_QUADSPI0_LUT28_bit at QUADSPI0_LUT28.B16;
    sbit  OPRND11_QUADSPI0_LUT28_bit at QUADSPI0_LUT28.B17;
    sbit  OPRND12_QUADSPI0_LUT28_bit at QUADSPI0_LUT28.B18;
    sbit  OPRND13_QUADSPI0_LUT28_bit at QUADSPI0_LUT28.B19;
    sbit  OPRND14_QUADSPI0_LUT28_bit at QUADSPI0_LUT28.B20;
    sbit  OPRND15_QUADSPI0_LUT28_bit at QUADSPI0_LUT28.B21;
    sbit  OPRND16_QUADSPI0_LUT28_bit at QUADSPI0_LUT28.B22;
    sbit  OPRND17_QUADSPI0_LUT28_bit at QUADSPI0_LUT28.B23;
    sbit  PAD10_QUADSPI0_LUT28_bit at QUADSPI0_LUT28.B24;
    sbit  PAD11_QUADSPI0_LUT28_bit at QUADSPI0_LUT28.B25;
    sbit  INSTR10_QUADSPI0_LUT28_bit at QUADSPI0_LUT28.B26;
    sbit  INSTR11_QUADSPI0_LUT28_bit at QUADSPI0_LUT28.B27;
    sbit  INSTR12_QUADSPI0_LUT28_bit at QUADSPI0_LUT28.B28;
    sbit  INSTR13_QUADSPI0_LUT28_bit at QUADSPI0_LUT28.B29;
    sbit  INSTR14_QUADSPI0_LUT28_bit at QUADSPI0_LUT28.B30;
    sbit  INSTR15_QUADSPI0_LUT28_bit at QUADSPI0_LUT28.B31;

sfr unsigned long   volatile QUADSPI0_LUT29       absolute 0x400DA384;
    sbit  OPRND00_QUADSPI0_LUT29_bit at QUADSPI0_LUT29.B0;
    sbit  OPRND01_QUADSPI0_LUT29_bit at QUADSPI0_LUT29.B1;
    sbit  OPRND02_QUADSPI0_LUT29_bit at QUADSPI0_LUT29.B2;
    sbit  OPRND03_QUADSPI0_LUT29_bit at QUADSPI0_LUT29.B3;
    sbit  OPRND04_QUADSPI0_LUT29_bit at QUADSPI0_LUT29.B4;
    sbit  OPRND05_QUADSPI0_LUT29_bit at QUADSPI0_LUT29.B5;
    sbit  OPRND06_QUADSPI0_LUT29_bit at QUADSPI0_LUT29.B6;
    sbit  OPRND07_QUADSPI0_LUT29_bit at QUADSPI0_LUT29.B7;
    sbit  PAD00_QUADSPI0_LUT29_bit at QUADSPI0_LUT29.B8;
    sbit  PAD01_QUADSPI0_LUT29_bit at QUADSPI0_LUT29.B9;
    sbit  INSTR00_QUADSPI0_LUT29_bit at QUADSPI0_LUT29.B10;
    sbit  INSTR01_QUADSPI0_LUT29_bit at QUADSPI0_LUT29.B11;
    sbit  INSTR02_QUADSPI0_LUT29_bit at QUADSPI0_LUT29.B12;
    sbit  INSTR03_QUADSPI0_LUT29_bit at QUADSPI0_LUT29.B13;
    sbit  INSTR04_QUADSPI0_LUT29_bit at QUADSPI0_LUT29.B14;
    sbit  INSTR05_QUADSPI0_LUT29_bit at QUADSPI0_LUT29.B15;
    sbit  OPRND10_QUADSPI0_LUT29_bit at QUADSPI0_LUT29.B16;
    sbit  OPRND11_QUADSPI0_LUT29_bit at QUADSPI0_LUT29.B17;
    sbit  OPRND12_QUADSPI0_LUT29_bit at QUADSPI0_LUT29.B18;
    sbit  OPRND13_QUADSPI0_LUT29_bit at QUADSPI0_LUT29.B19;
    sbit  OPRND14_QUADSPI0_LUT29_bit at QUADSPI0_LUT29.B20;
    sbit  OPRND15_QUADSPI0_LUT29_bit at QUADSPI0_LUT29.B21;
    sbit  OPRND16_QUADSPI0_LUT29_bit at QUADSPI0_LUT29.B22;
    sbit  OPRND17_QUADSPI0_LUT29_bit at QUADSPI0_LUT29.B23;
    sbit  PAD10_QUADSPI0_LUT29_bit at QUADSPI0_LUT29.B24;
    sbit  PAD11_QUADSPI0_LUT29_bit at QUADSPI0_LUT29.B25;
    sbit  INSTR10_QUADSPI0_LUT29_bit at QUADSPI0_LUT29.B26;
    sbit  INSTR11_QUADSPI0_LUT29_bit at QUADSPI0_LUT29.B27;
    sbit  INSTR12_QUADSPI0_LUT29_bit at QUADSPI0_LUT29.B28;
    sbit  INSTR13_QUADSPI0_LUT29_bit at QUADSPI0_LUT29.B29;
    sbit  INSTR14_QUADSPI0_LUT29_bit at QUADSPI0_LUT29.B30;
    sbit  INSTR15_QUADSPI0_LUT29_bit at QUADSPI0_LUT29.B31;

sfr unsigned long   volatile QUADSPI0_LUT30       absolute 0x400DA388;
    sbit  OPRND00_QUADSPI0_LUT30_bit at QUADSPI0_LUT30.B0;
    sbit  OPRND01_QUADSPI0_LUT30_bit at QUADSPI0_LUT30.B1;
    sbit  OPRND02_QUADSPI0_LUT30_bit at QUADSPI0_LUT30.B2;
    sbit  OPRND03_QUADSPI0_LUT30_bit at QUADSPI0_LUT30.B3;
    sbit  OPRND04_QUADSPI0_LUT30_bit at QUADSPI0_LUT30.B4;
    sbit  OPRND05_QUADSPI0_LUT30_bit at QUADSPI0_LUT30.B5;
    sbit  OPRND06_QUADSPI0_LUT30_bit at QUADSPI0_LUT30.B6;
    sbit  OPRND07_QUADSPI0_LUT30_bit at QUADSPI0_LUT30.B7;
    sbit  PAD00_QUADSPI0_LUT30_bit at QUADSPI0_LUT30.B8;
    sbit  PAD01_QUADSPI0_LUT30_bit at QUADSPI0_LUT30.B9;
    sbit  INSTR00_QUADSPI0_LUT30_bit at QUADSPI0_LUT30.B10;
    sbit  INSTR01_QUADSPI0_LUT30_bit at QUADSPI0_LUT30.B11;
    sbit  INSTR02_QUADSPI0_LUT30_bit at QUADSPI0_LUT30.B12;
    sbit  INSTR03_QUADSPI0_LUT30_bit at QUADSPI0_LUT30.B13;
    sbit  INSTR04_QUADSPI0_LUT30_bit at QUADSPI0_LUT30.B14;
    sbit  INSTR05_QUADSPI0_LUT30_bit at QUADSPI0_LUT30.B15;
    sbit  OPRND10_QUADSPI0_LUT30_bit at QUADSPI0_LUT30.B16;
    sbit  OPRND11_QUADSPI0_LUT30_bit at QUADSPI0_LUT30.B17;
    sbit  OPRND12_QUADSPI0_LUT30_bit at QUADSPI0_LUT30.B18;
    sbit  OPRND13_QUADSPI0_LUT30_bit at QUADSPI0_LUT30.B19;
    sbit  OPRND14_QUADSPI0_LUT30_bit at QUADSPI0_LUT30.B20;
    sbit  OPRND15_QUADSPI0_LUT30_bit at QUADSPI0_LUT30.B21;
    sbit  OPRND16_QUADSPI0_LUT30_bit at QUADSPI0_LUT30.B22;
    sbit  OPRND17_QUADSPI0_LUT30_bit at QUADSPI0_LUT30.B23;
    sbit  PAD10_QUADSPI0_LUT30_bit at QUADSPI0_LUT30.B24;
    sbit  PAD11_QUADSPI0_LUT30_bit at QUADSPI0_LUT30.B25;
    sbit  INSTR10_QUADSPI0_LUT30_bit at QUADSPI0_LUT30.B26;
    sbit  INSTR11_QUADSPI0_LUT30_bit at QUADSPI0_LUT30.B27;
    sbit  INSTR12_QUADSPI0_LUT30_bit at QUADSPI0_LUT30.B28;
    sbit  INSTR13_QUADSPI0_LUT30_bit at QUADSPI0_LUT30.B29;
    sbit  INSTR14_QUADSPI0_LUT30_bit at QUADSPI0_LUT30.B30;
    sbit  INSTR15_QUADSPI0_LUT30_bit at QUADSPI0_LUT30.B31;

sfr unsigned long   volatile QUADSPI0_LUT31       absolute 0x400DA38C;
    sbit  OPRND00_QUADSPI0_LUT31_bit at QUADSPI0_LUT31.B0;
    sbit  OPRND01_QUADSPI0_LUT31_bit at QUADSPI0_LUT31.B1;
    sbit  OPRND02_QUADSPI0_LUT31_bit at QUADSPI0_LUT31.B2;
    sbit  OPRND03_QUADSPI0_LUT31_bit at QUADSPI0_LUT31.B3;
    sbit  OPRND04_QUADSPI0_LUT31_bit at QUADSPI0_LUT31.B4;
    sbit  OPRND05_QUADSPI0_LUT31_bit at QUADSPI0_LUT31.B5;
    sbit  OPRND06_QUADSPI0_LUT31_bit at QUADSPI0_LUT31.B6;
    sbit  OPRND07_QUADSPI0_LUT31_bit at QUADSPI0_LUT31.B7;
    sbit  PAD00_QUADSPI0_LUT31_bit at QUADSPI0_LUT31.B8;
    sbit  PAD01_QUADSPI0_LUT31_bit at QUADSPI0_LUT31.B9;
    sbit  INSTR00_QUADSPI0_LUT31_bit at QUADSPI0_LUT31.B10;
    sbit  INSTR01_QUADSPI0_LUT31_bit at QUADSPI0_LUT31.B11;
    sbit  INSTR02_QUADSPI0_LUT31_bit at QUADSPI0_LUT31.B12;
    sbit  INSTR03_QUADSPI0_LUT31_bit at QUADSPI0_LUT31.B13;
    sbit  INSTR04_QUADSPI0_LUT31_bit at QUADSPI0_LUT31.B14;
    sbit  INSTR05_QUADSPI0_LUT31_bit at QUADSPI0_LUT31.B15;
    sbit  OPRND10_QUADSPI0_LUT31_bit at QUADSPI0_LUT31.B16;
    sbit  OPRND11_QUADSPI0_LUT31_bit at QUADSPI0_LUT31.B17;
    sbit  OPRND12_QUADSPI0_LUT31_bit at QUADSPI0_LUT31.B18;
    sbit  OPRND13_QUADSPI0_LUT31_bit at QUADSPI0_LUT31.B19;
    sbit  OPRND14_QUADSPI0_LUT31_bit at QUADSPI0_LUT31.B20;
    sbit  OPRND15_QUADSPI0_LUT31_bit at QUADSPI0_LUT31.B21;
    sbit  OPRND16_QUADSPI0_LUT31_bit at QUADSPI0_LUT31.B22;
    sbit  OPRND17_QUADSPI0_LUT31_bit at QUADSPI0_LUT31.B23;
    sbit  PAD10_QUADSPI0_LUT31_bit at QUADSPI0_LUT31.B24;
    sbit  PAD11_QUADSPI0_LUT31_bit at QUADSPI0_LUT31.B25;
    sbit  INSTR10_QUADSPI0_LUT31_bit at QUADSPI0_LUT31.B26;
    sbit  INSTR11_QUADSPI0_LUT31_bit at QUADSPI0_LUT31.B27;
    sbit  INSTR12_QUADSPI0_LUT31_bit at QUADSPI0_LUT31.B28;
    sbit  INSTR13_QUADSPI0_LUT31_bit at QUADSPI0_LUT31.B29;
    sbit  INSTR14_QUADSPI0_LUT31_bit at QUADSPI0_LUT31.B30;
    sbit  INSTR15_QUADSPI0_LUT31_bit at QUADSPI0_LUT31.B31;

sfr unsigned long   volatile QUADSPI0_LUT32       absolute 0x400DA390;
    sbit  OPRND00_QUADSPI0_LUT32_bit at QUADSPI0_LUT32.B0;
    sbit  OPRND01_QUADSPI0_LUT32_bit at QUADSPI0_LUT32.B1;
    sbit  OPRND02_QUADSPI0_LUT32_bit at QUADSPI0_LUT32.B2;
    sbit  OPRND03_QUADSPI0_LUT32_bit at QUADSPI0_LUT32.B3;
    sbit  OPRND04_QUADSPI0_LUT32_bit at QUADSPI0_LUT32.B4;
    sbit  OPRND05_QUADSPI0_LUT32_bit at QUADSPI0_LUT32.B5;
    sbit  OPRND06_QUADSPI0_LUT32_bit at QUADSPI0_LUT32.B6;
    sbit  OPRND07_QUADSPI0_LUT32_bit at QUADSPI0_LUT32.B7;
    sbit  PAD00_QUADSPI0_LUT32_bit at QUADSPI0_LUT32.B8;
    sbit  PAD01_QUADSPI0_LUT32_bit at QUADSPI0_LUT32.B9;
    sbit  INSTR00_QUADSPI0_LUT32_bit at QUADSPI0_LUT32.B10;
    sbit  INSTR01_QUADSPI0_LUT32_bit at QUADSPI0_LUT32.B11;
    sbit  INSTR02_QUADSPI0_LUT32_bit at QUADSPI0_LUT32.B12;
    sbit  INSTR03_QUADSPI0_LUT32_bit at QUADSPI0_LUT32.B13;
    sbit  INSTR04_QUADSPI0_LUT32_bit at QUADSPI0_LUT32.B14;
    sbit  INSTR05_QUADSPI0_LUT32_bit at QUADSPI0_LUT32.B15;
    sbit  OPRND10_QUADSPI0_LUT32_bit at QUADSPI0_LUT32.B16;
    sbit  OPRND11_QUADSPI0_LUT32_bit at QUADSPI0_LUT32.B17;
    sbit  OPRND12_QUADSPI0_LUT32_bit at QUADSPI0_LUT32.B18;
    sbit  OPRND13_QUADSPI0_LUT32_bit at QUADSPI0_LUT32.B19;
    sbit  OPRND14_QUADSPI0_LUT32_bit at QUADSPI0_LUT32.B20;
    sbit  OPRND15_QUADSPI0_LUT32_bit at QUADSPI0_LUT32.B21;
    sbit  OPRND16_QUADSPI0_LUT32_bit at QUADSPI0_LUT32.B22;
    sbit  OPRND17_QUADSPI0_LUT32_bit at QUADSPI0_LUT32.B23;
    sbit  PAD10_QUADSPI0_LUT32_bit at QUADSPI0_LUT32.B24;
    sbit  PAD11_QUADSPI0_LUT32_bit at QUADSPI0_LUT32.B25;
    sbit  INSTR10_QUADSPI0_LUT32_bit at QUADSPI0_LUT32.B26;
    sbit  INSTR11_QUADSPI0_LUT32_bit at QUADSPI0_LUT32.B27;
    sbit  INSTR12_QUADSPI0_LUT32_bit at QUADSPI0_LUT32.B28;
    sbit  INSTR13_QUADSPI0_LUT32_bit at QUADSPI0_LUT32.B29;
    sbit  INSTR14_QUADSPI0_LUT32_bit at QUADSPI0_LUT32.B30;
    sbit  INSTR15_QUADSPI0_LUT32_bit at QUADSPI0_LUT32.B31;

sfr unsigned long   volatile QUADSPI0_LUT33       absolute 0x400DA394;
    sbit  OPRND00_QUADSPI0_LUT33_bit at QUADSPI0_LUT33.B0;
    sbit  OPRND01_QUADSPI0_LUT33_bit at QUADSPI0_LUT33.B1;
    sbit  OPRND02_QUADSPI0_LUT33_bit at QUADSPI0_LUT33.B2;
    sbit  OPRND03_QUADSPI0_LUT33_bit at QUADSPI0_LUT33.B3;
    sbit  OPRND04_QUADSPI0_LUT33_bit at QUADSPI0_LUT33.B4;
    sbit  OPRND05_QUADSPI0_LUT33_bit at QUADSPI0_LUT33.B5;
    sbit  OPRND06_QUADSPI0_LUT33_bit at QUADSPI0_LUT33.B6;
    sbit  OPRND07_QUADSPI0_LUT33_bit at QUADSPI0_LUT33.B7;
    sbit  PAD00_QUADSPI0_LUT33_bit at QUADSPI0_LUT33.B8;
    sbit  PAD01_QUADSPI0_LUT33_bit at QUADSPI0_LUT33.B9;
    sbit  INSTR00_QUADSPI0_LUT33_bit at QUADSPI0_LUT33.B10;
    sbit  INSTR01_QUADSPI0_LUT33_bit at QUADSPI0_LUT33.B11;
    sbit  INSTR02_QUADSPI0_LUT33_bit at QUADSPI0_LUT33.B12;
    sbit  INSTR03_QUADSPI0_LUT33_bit at QUADSPI0_LUT33.B13;
    sbit  INSTR04_QUADSPI0_LUT33_bit at QUADSPI0_LUT33.B14;
    sbit  INSTR05_QUADSPI0_LUT33_bit at QUADSPI0_LUT33.B15;
    sbit  OPRND10_QUADSPI0_LUT33_bit at QUADSPI0_LUT33.B16;
    sbit  OPRND11_QUADSPI0_LUT33_bit at QUADSPI0_LUT33.B17;
    sbit  OPRND12_QUADSPI0_LUT33_bit at QUADSPI0_LUT33.B18;
    sbit  OPRND13_QUADSPI0_LUT33_bit at QUADSPI0_LUT33.B19;
    sbit  OPRND14_QUADSPI0_LUT33_bit at QUADSPI0_LUT33.B20;
    sbit  OPRND15_QUADSPI0_LUT33_bit at QUADSPI0_LUT33.B21;
    sbit  OPRND16_QUADSPI0_LUT33_bit at QUADSPI0_LUT33.B22;
    sbit  OPRND17_QUADSPI0_LUT33_bit at QUADSPI0_LUT33.B23;
    sbit  PAD10_QUADSPI0_LUT33_bit at QUADSPI0_LUT33.B24;
    sbit  PAD11_QUADSPI0_LUT33_bit at QUADSPI0_LUT33.B25;
    sbit  INSTR10_QUADSPI0_LUT33_bit at QUADSPI0_LUT33.B26;
    sbit  INSTR11_QUADSPI0_LUT33_bit at QUADSPI0_LUT33.B27;
    sbit  INSTR12_QUADSPI0_LUT33_bit at QUADSPI0_LUT33.B28;
    sbit  INSTR13_QUADSPI0_LUT33_bit at QUADSPI0_LUT33.B29;
    sbit  INSTR14_QUADSPI0_LUT33_bit at QUADSPI0_LUT33.B30;
    sbit  INSTR15_QUADSPI0_LUT33_bit at QUADSPI0_LUT33.B31;

sfr unsigned long   volatile QUADSPI0_LUT34       absolute 0x400DA398;
    sbit  OPRND00_QUADSPI0_LUT34_bit at QUADSPI0_LUT34.B0;
    sbit  OPRND01_QUADSPI0_LUT34_bit at QUADSPI0_LUT34.B1;
    sbit  OPRND02_QUADSPI0_LUT34_bit at QUADSPI0_LUT34.B2;
    sbit  OPRND03_QUADSPI0_LUT34_bit at QUADSPI0_LUT34.B3;
    sbit  OPRND04_QUADSPI0_LUT34_bit at QUADSPI0_LUT34.B4;
    sbit  OPRND05_QUADSPI0_LUT34_bit at QUADSPI0_LUT34.B5;
    sbit  OPRND06_QUADSPI0_LUT34_bit at QUADSPI0_LUT34.B6;
    sbit  OPRND07_QUADSPI0_LUT34_bit at QUADSPI0_LUT34.B7;
    sbit  PAD00_QUADSPI0_LUT34_bit at QUADSPI0_LUT34.B8;
    sbit  PAD01_QUADSPI0_LUT34_bit at QUADSPI0_LUT34.B9;
    sbit  INSTR00_QUADSPI0_LUT34_bit at QUADSPI0_LUT34.B10;
    sbit  INSTR01_QUADSPI0_LUT34_bit at QUADSPI0_LUT34.B11;
    sbit  INSTR02_QUADSPI0_LUT34_bit at QUADSPI0_LUT34.B12;
    sbit  INSTR03_QUADSPI0_LUT34_bit at QUADSPI0_LUT34.B13;
    sbit  INSTR04_QUADSPI0_LUT34_bit at QUADSPI0_LUT34.B14;
    sbit  INSTR05_QUADSPI0_LUT34_bit at QUADSPI0_LUT34.B15;
    sbit  OPRND10_QUADSPI0_LUT34_bit at QUADSPI0_LUT34.B16;
    sbit  OPRND11_QUADSPI0_LUT34_bit at QUADSPI0_LUT34.B17;
    sbit  OPRND12_QUADSPI0_LUT34_bit at QUADSPI0_LUT34.B18;
    sbit  OPRND13_QUADSPI0_LUT34_bit at QUADSPI0_LUT34.B19;
    sbit  OPRND14_QUADSPI0_LUT34_bit at QUADSPI0_LUT34.B20;
    sbit  OPRND15_QUADSPI0_LUT34_bit at QUADSPI0_LUT34.B21;
    sbit  OPRND16_QUADSPI0_LUT34_bit at QUADSPI0_LUT34.B22;
    sbit  OPRND17_QUADSPI0_LUT34_bit at QUADSPI0_LUT34.B23;
    sbit  PAD10_QUADSPI0_LUT34_bit at QUADSPI0_LUT34.B24;
    sbit  PAD11_QUADSPI0_LUT34_bit at QUADSPI0_LUT34.B25;
    sbit  INSTR10_QUADSPI0_LUT34_bit at QUADSPI0_LUT34.B26;
    sbit  INSTR11_QUADSPI0_LUT34_bit at QUADSPI0_LUT34.B27;
    sbit  INSTR12_QUADSPI0_LUT34_bit at QUADSPI0_LUT34.B28;
    sbit  INSTR13_QUADSPI0_LUT34_bit at QUADSPI0_LUT34.B29;
    sbit  INSTR14_QUADSPI0_LUT34_bit at QUADSPI0_LUT34.B30;
    sbit  INSTR15_QUADSPI0_LUT34_bit at QUADSPI0_LUT34.B31;

sfr unsigned long   volatile QUADSPI0_LUT35       absolute 0x400DA39C;
    sbit  OPRND00_QUADSPI0_LUT35_bit at QUADSPI0_LUT35.B0;
    sbit  OPRND01_QUADSPI0_LUT35_bit at QUADSPI0_LUT35.B1;
    sbit  OPRND02_QUADSPI0_LUT35_bit at QUADSPI0_LUT35.B2;
    sbit  OPRND03_QUADSPI0_LUT35_bit at QUADSPI0_LUT35.B3;
    sbit  OPRND04_QUADSPI0_LUT35_bit at QUADSPI0_LUT35.B4;
    sbit  OPRND05_QUADSPI0_LUT35_bit at QUADSPI0_LUT35.B5;
    sbit  OPRND06_QUADSPI0_LUT35_bit at QUADSPI0_LUT35.B6;
    sbit  OPRND07_QUADSPI0_LUT35_bit at QUADSPI0_LUT35.B7;
    sbit  PAD00_QUADSPI0_LUT35_bit at QUADSPI0_LUT35.B8;
    sbit  PAD01_QUADSPI0_LUT35_bit at QUADSPI0_LUT35.B9;
    sbit  INSTR00_QUADSPI0_LUT35_bit at QUADSPI0_LUT35.B10;
    sbit  INSTR01_QUADSPI0_LUT35_bit at QUADSPI0_LUT35.B11;
    sbit  INSTR02_QUADSPI0_LUT35_bit at QUADSPI0_LUT35.B12;
    sbit  INSTR03_QUADSPI0_LUT35_bit at QUADSPI0_LUT35.B13;
    sbit  INSTR04_QUADSPI0_LUT35_bit at QUADSPI0_LUT35.B14;
    sbit  INSTR05_QUADSPI0_LUT35_bit at QUADSPI0_LUT35.B15;
    sbit  OPRND10_QUADSPI0_LUT35_bit at QUADSPI0_LUT35.B16;
    sbit  OPRND11_QUADSPI0_LUT35_bit at QUADSPI0_LUT35.B17;
    sbit  OPRND12_QUADSPI0_LUT35_bit at QUADSPI0_LUT35.B18;
    sbit  OPRND13_QUADSPI0_LUT35_bit at QUADSPI0_LUT35.B19;
    sbit  OPRND14_QUADSPI0_LUT35_bit at QUADSPI0_LUT35.B20;
    sbit  OPRND15_QUADSPI0_LUT35_bit at QUADSPI0_LUT35.B21;
    sbit  OPRND16_QUADSPI0_LUT35_bit at QUADSPI0_LUT35.B22;
    sbit  OPRND17_QUADSPI0_LUT35_bit at QUADSPI0_LUT35.B23;
    sbit  PAD10_QUADSPI0_LUT35_bit at QUADSPI0_LUT35.B24;
    sbit  PAD11_QUADSPI0_LUT35_bit at QUADSPI0_LUT35.B25;
    sbit  INSTR10_QUADSPI0_LUT35_bit at QUADSPI0_LUT35.B26;
    sbit  INSTR11_QUADSPI0_LUT35_bit at QUADSPI0_LUT35.B27;
    sbit  INSTR12_QUADSPI0_LUT35_bit at QUADSPI0_LUT35.B28;
    sbit  INSTR13_QUADSPI0_LUT35_bit at QUADSPI0_LUT35.B29;
    sbit  INSTR14_QUADSPI0_LUT35_bit at QUADSPI0_LUT35.B30;
    sbit  INSTR15_QUADSPI0_LUT35_bit at QUADSPI0_LUT35.B31;

sfr unsigned long   volatile QUADSPI0_LUT36       absolute 0x400DA3A0;
    sbit  OPRND00_QUADSPI0_LUT36_bit at QUADSPI0_LUT36.B0;
    sbit  OPRND01_QUADSPI0_LUT36_bit at QUADSPI0_LUT36.B1;
    sbit  OPRND02_QUADSPI0_LUT36_bit at QUADSPI0_LUT36.B2;
    sbit  OPRND03_QUADSPI0_LUT36_bit at QUADSPI0_LUT36.B3;
    sbit  OPRND04_QUADSPI0_LUT36_bit at QUADSPI0_LUT36.B4;
    sbit  OPRND05_QUADSPI0_LUT36_bit at QUADSPI0_LUT36.B5;
    sbit  OPRND06_QUADSPI0_LUT36_bit at QUADSPI0_LUT36.B6;
    sbit  OPRND07_QUADSPI0_LUT36_bit at QUADSPI0_LUT36.B7;
    sbit  PAD00_QUADSPI0_LUT36_bit at QUADSPI0_LUT36.B8;
    sbit  PAD01_QUADSPI0_LUT36_bit at QUADSPI0_LUT36.B9;
    sbit  INSTR00_QUADSPI0_LUT36_bit at QUADSPI0_LUT36.B10;
    sbit  INSTR01_QUADSPI0_LUT36_bit at QUADSPI0_LUT36.B11;
    sbit  INSTR02_QUADSPI0_LUT36_bit at QUADSPI0_LUT36.B12;
    sbit  INSTR03_QUADSPI0_LUT36_bit at QUADSPI0_LUT36.B13;
    sbit  INSTR04_QUADSPI0_LUT36_bit at QUADSPI0_LUT36.B14;
    sbit  INSTR05_QUADSPI0_LUT36_bit at QUADSPI0_LUT36.B15;
    sbit  OPRND10_QUADSPI0_LUT36_bit at QUADSPI0_LUT36.B16;
    sbit  OPRND11_QUADSPI0_LUT36_bit at QUADSPI0_LUT36.B17;
    sbit  OPRND12_QUADSPI0_LUT36_bit at QUADSPI0_LUT36.B18;
    sbit  OPRND13_QUADSPI0_LUT36_bit at QUADSPI0_LUT36.B19;
    sbit  OPRND14_QUADSPI0_LUT36_bit at QUADSPI0_LUT36.B20;
    sbit  OPRND15_QUADSPI0_LUT36_bit at QUADSPI0_LUT36.B21;
    sbit  OPRND16_QUADSPI0_LUT36_bit at QUADSPI0_LUT36.B22;
    sbit  OPRND17_QUADSPI0_LUT36_bit at QUADSPI0_LUT36.B23;
    sbit  PAD10_QUADSPI0_LUT36_bit at QUADSPI0_LUT36.B24;
    sbit  PAD11_QUADSPI0_LUT36_bit at QUADSPI0_LUT36.B25;
    sbit  INSTR10_QUADSPI0_LUT36_bit at QUADSPI0_LUT36.B26;
    sbit  INSTR11_QUADSPI0_LUT36_bit at QUADSPI0_LUT36.B27;
    sbit  INSTR12_QUADSPI0_LUT36_bit at QUADSPI0_LUT36.B28;
    sbit  INSTR13_QUADSPI0_LUT36_bit at QUADSPI0_LUT36.B29;
    sbit  INSTR14_QUADSPI0_LUT36_bit at QUADSPI0_LUT36.B30;
    sbit  INSTR15_QUADSPI0_LUT36_bit at QUADSPI0_LUT36.B31;

sfr unsigned long   volatile QUADSPI0_LUT37       absolute 0x400DA3A4;
    sbit  OPRND00_QUADSPI0_LUT37_bit at QUADSPI0_LUT37.B0;
    sbit  OPRND01_QUADSPI0_LUT37_bit at QUADSPI0_LUT37.B1;
    sbit  OPRND02_QUADSPI0_LUT37_bit at QUADSPI0_LUT37.B2;
    sbit  OPRND03_QUADSPI0_LUT37_bit at QUADSPI0_LUT37.B3;
    sbit  OPRND04_QUADSPI0_LUT37_bit at QUADSPI0_LUT37.B4;
    sbit  OPRND05_QUADSPI0_LUT37_bit at QUADSPI0_LUT37.B5;
    sbit  OPRND06_QUADSPI0_LUT37_bit at QUADSPI0_LUT37.B6;
    sbit  OPRND07_QUADSPI0_LUT37_bit at QUADSPI0_LUT37.B7;
    sbit  PAD00_QUADSPI0_LUT37_bit at QUADSPI0_LUT37.B8;
    sbit  PAD01_QUADSPI0_LUT37_bit at QUADSPI0_LUT37.B9;
    sbit  INSTR00_QUADSPI0_LUT37_bit at QUADSPI0_LUT37.B10;
    sbit  INSTR01_QUADSPI0_LUT37_bit at QUADSPI0_LUT37.B11;
    sbit  INSTR02_QUADSPI0_LUT37_bit at QUADSPI0_LUT37.B12;
    sbit  INSTR03_QUADSPI0_LUT37_bit at QUADSPI0_LUT37.B13;
    sbit  INSTR04_QUADSPI0_LUT37_bit at QUADSPI0_LUT37.B14;
    sbit  INSTR05_QUADSPI0_LUT37_bit at QUADSPI0_LUT37.B15;
    sbit  OPRND10_QUADSPI0_LUT37_bit at QUADSPI0_LUT37.B16;
    sbit  OPRND11_QUADSPI0_LUT37_bit at QUADSPI0_LUT37.B17;
    sbit  OPRND12_QUADSPI0_LUT37_bit at QUADSPI0_LUT37.B18;
    sbit  OPRND13_QUADSPI0_LUT37_bit at QUADSPI0_LUT37.B19;
    sbit  OPRND14_QUADSPI0_LUT37_bit at QUADSPI0_LUT37.B20;
    sbit  OPRND15_QUADSPI0_LUT37_bit at QUADSPI0_LUT37.B21;
    sbit  OPRND16_QUADSPI0_LUT37_bit at QUADSPI0_LUT37.B22;
    sbit  OPRND17_QUADSPI0_LUT37_bit at QUADSPI0_LUT37.B23;
    sbit  PAD10_QUADSPI0_LUT37_bit at QUADSPI0_LUT37.B24;
    sbit  PAD11_QUADSPI0_LUT37_bit at QUADSPI0_LUT37.B25;
    sbit  INSTR10_QUADSPI0_LUT37_bit at QUADSPI0_LUT37.B26;
    sbit  INSTR11_QUADSPI0_LUT37_bit at QUADSPI0_LUT37.B27;
    sbit  INSTR12_QUADSPI0_LUT37_bit at QUADSPI0_LUT37.B28;
    sbit  INSTR13_QUADSPI0_LUT37_bit at QUADSPI0_LUT37.B29;
    sbit  INSTR14_QUADSPI0_LUT37_bit at QUADSPI0_LUT37.B30;
    sbit  INSTR15_QUADSPI0_LUT37_bit at QUADSPI0_LUT37.B31;

sfr unsigned long   volatile QUADSPI0_LUT38       absolute 0x400DA3A8;
    sbit  OPRND00_QUADSPI0_LUT38_bit at QUADSPI0_LUT38.B0;
    sbit  OPRND01_QUADSPI0_LUT38_bit at QUADSPI0_LUT38.B1;
    sbit  OPRND02_QUADSPI0_LUT38_bit at QUADSPI0_LUT38.B2;
    sbit  OPRND03_QUADSPI0_LUT38_bit at QUADSPI0_LUT38.B3;
    sbit  OPRND04_QUADSPI0_LUT38_bit at QUADSPI0_LUT38.B4;
    sbit  OPRND05_QUADSPI0_LUT38_bit at QUADSPI0_LUT38.B5;
    sbit  OPRND06_QUADSPI0_LUT38_bit at QUADSPI0_LUT38.B6;
    sbit  OPRND07_QUADSPI0_LUT38_bit at QUADSPI0_LUT38.B7;
    sbit  PAD00_QUADSPI0_LUT38_bit at QUADSPI0_LUT38.B8;
    sbit  PAD01_QUADSPI0_LUT38_bit at QUADSPI0_LUT38.B9;
    sbit  INSTR00_QUADSPI0_LUT38_bit at QUADSPI0_LUT38.B10;
    sbit  INSTR01_QUADSPI0_LUT38_bit at QUADSPI0_LUT38.B11;
    sbit  INSTR02_QUADSPI0_LUT38_bit at QUADSPI0_LUT38.B12;
    sbit  INSTR03_QUADSPI0_LUT38_bit at QUADSPI0_LUT38.B13;
    sbit  INSTR04_QUADSPI0_LUT38_bit at QUADSPI0_LUT38.B14;
    sbit  INSTR05_QUADSPI0_LUT38_bit at QUADSPI0_LUT38.B15;
    sbit  OPRND10_QUADSPI0_LUT38_bit at QUADSPI0_LUT38.B16;
    sbit  OPRND11_QUADSPI0_LUT38_bit at QUADSPI0_LUT38.B17;
    sbit  OPRND12_QUADSPI0_LUT38_bit at QUADSPI0_LUT38.B18;
    sbit  OPRND13_QUADSPI0_LUT38_bit at QUADSPI0_LUT38.B19;
    sbit  OPRND14_QUADSPI0_LUT38_bit at QUADSPI0_LUT38.B20;
    sbit  OPRND15_QUADSPI0_LUT38_bit at QUADSPI0_LUT38.B21;
    sbit  OPRND16_QUADSPI0_LUT38_bit at QUADSPI0_LUT38.B22;
    sbit  OPRND17_QUADSPI0_LUT38_bit at QUADSPI0_LUT38.B23;
    sbit  PAD10_QUADSPI0_LUT38_bit at QUADSPI0_LUT38.B24;
    sbit  PAD11_QUADSPI0_LUT38_bit at QUADSPI0_LUT38.B25;
    sbit  INSTR10_QUADSPI0_LUT38_bit at QUADSPI0_LUT38.B26;
    sbit  INSTR11_QUADSPI0_LUT38_bit at QUADSPI0_LUT38.B27;
    sbit  INSTR12_QUADSPI0_LUT38_bit at QUADSPI0_LUT38.B28;
    sbit  INSTR13_QUADSPI0_LUT38_bit at QUADSPI0_LUT38.B29;
    sbit  INSTR14_QUADSPI0_LUT38_bit at QUADSPI0_LUT38.B30;
    sbit  INSTR15_QUADSPI0_LUT38_bit at QUADSPI0_LUT38.B31;

sfr unsigned long   volatile QUADSPI0_LUT39       absolute 0x400DA3AC;
    sbit  OPRND00_QUADSPI0_LUT39_bit at QUADSPI0_LUT39.B0;
    sbit  OPRND01_QUADSPI0_LUT39_bit at QUADSPI0_LUT39.B1;
    sbit  OPRND02_QUADSPI0_LUT39_bit at QUADSPI0_LUT39.B2;
    sbit  OPRND03_QUADSPI0_LUT39_bit at QUADSPI0_LUT39.B3;
    sbit  OPRND04_QUADSPI0_LUT39_bit at QUADSPI0_LUT39.B4;
    sbit  OPRND05_QUADSPI0_LUT39_bit at QUADSPI0_LUT39.B5;
    sbit  OPRND06_QUADSPI0_LUT39_bit at QUADSPI0_LUT39.B6;
    sbit  OPRND07_QUADSPI0_LUT39_bit at QUADSPI0_LUT39.B7;
    sbit  PAD00_QUADSPI0_LUT39_bit at QUADSPI0_LUT39.B8;
    sbit  PAD01_QUADSPI0_LUT39_bit at QUADSPI0_LUT39.B9;
    sbit  INSTR00_QUADSPI0_LUT39_bit at QUADSPI0_LUT39.B10;
    sbit  INSTR01_QUADSPI0_LUT39_bit at QUADSPI0_LUT39.B11;
    sbit  INSTR02_QUADSPI0_LUT39_bit at QUADSPI0_LUT39.B12;
    sbit  INSTR03_QUADSPI0_LUT39_bit at QUADSPI0_LUT39.B13;
    sbit  INSTR04_QUADSPI0_LUT39_bit at QUADSPI0_LUT39.B14;
    sbit  INSTR05_QUADSPI0_LUT39_bit at QUADSPI0_LUT39.B15;
    sbit  OPRND10_QUADSPI0_LUT39_bit at QUADSPI0_LUT39.B16;
    sbit  OPRND11_QUADSPI0_LUT39_bit at QUADSPI0_LUT39.B17;
    sbit  OPRND12_QUADSPI0_LUT39_bit at QUADSPI0_LUT39.B18;
    sbit  OPRND13_QUADSPI0_LUT39_bit at QUADSPI0_LUT39.B19;
    sbit  OPRND14_QUADSPI0_LUT39_bit at QUADSPI0_LUT39.B20;
    sbit  OPRND15_QUADSPI0_LUT39_bit at QUADSPI0_LUT39.B21;
    sbit  OPRND16_QUADSPI0_LUT39_bit at QUADSPI0_LUT39.B22;
    sbit  OPRND17_QUADSPI0_LUT39_bit at QUADSPI0_LUT39.B23;
    sbit  PAD10_QUADSPI0_LUT39_bit at QUADSPI0_LUT39.B24;
    sbit  PAD11_QUADSPI0_LUT39_bit at QUADSPI0_LUT39.B25;
    sbit  INSTR10_QUADSPI0_LUT39_bit at QUADSPI0_LUT39.B26;
    sbit  INSTR11_QUADSPI0_LUT39_bit at QUADSPI0_LUT39.B27;
    sbit  INSTR12_QUADSPI0_LUT39_bit at QUADSPI0_LUT39.B28;
    sbit  INSTR13_QUADSPI0_LUT39_bit at QUADSPI0_LUT39.B29;
    sbit  INSTR14_QUADSPI0_LUT39_bit at QUADSPI0_LUT39.B30;
    sbit  INSTR15_QUADSPI0_LUT39_bit at QUADSPI0_LUT39.B31;

sfr unsigned long   volatile QUADSPI0_LUT40       absolute 0x400DA3B0;
    sbit  OPRND00_QUADSPI0_LUT40_bit at QUADSPI0_LUT40.B0;
    sbit  OPRND01_QUADSPI0_LUT40_bit at QUADSPI0_LUT40.B1;
    sbit  OPRND02_QUADSPI0_LUT40_bit at QUADSPI0_LUT40.B2;
    sbit  OPRND03_QUADSPI0_LUT40_bit at QUADSPI0_LUT40.B3;
    sbit  OPRND04_QUADSPI0_LUT40_bit at QUADSPI0_LUT40.B4;
    sbit  OPRND05_QUADSPI0_LUT40_bit at QUADSPI0_LUT40.B5;
    sbit  OPRND06_QUADSPI0_LUT40_bit at QUADSPI0_LUT40.B6;
    sbit  OPRND07_QUADSPI0_LUT40_bit at QUADSPI0_LUT40.B7;
    sbit  PAD00_QUADSPI0_LUT40_bit at QUADSPI0_LUT40.B8;
    sbit  PAD01_QUADSPI0_LUT40_bit at QUADSPI0_LUT40.B9;
    sbit  INSTR00_QUADSPI0_LUT40_bit at QUADSPI0_LUT40.B10;
    sbit  INSTR01_QUADSPI0_LUT40_bit at QUADSPI0_LUT40.B11;
    sbit  INSTR02_QUADSPI0_LUT40_bit at QUADSPI0_LUT40.B12;
    sbit  INSTR03_QUADSPI0_LUT40_bit at QUADSPI0_LUT40.B13;
    sbit  INSTR04_QUADSPI0_LUT40_bit at QUADSPI0_LUT40.B14;
    sbit  INSTR05_QUADSPI0_LUT40_bit at QUADSPI0_LUT40.B15;
    sbit  OPRND10_QUADSPI0_LUT40_bit at QUADSPI0_LUT40.B16;
    sbit  OPRND11_QUADSPI0_LUT40_bit at QUADSPI0_LUT40.B17;
    sbit  OPRND12_QUADSPI0_LUT40_bit at QUADSPI0_LUT40.B18;
    sbit  OPRND13_QUADSPI0_LUT40_bit at QUADSPI0_LUT40.B19;
    sbit  OPRND14_QUADSPI0_LUT40_bit at QUADSPI0_LUT40.B20;
    sbit  OPRND15_QUADSPI0_LUT40_bit at QUADSPI0_LUT40.B21;
    sbit  OPRND16_QUADSPI0_LUT40_bit at QUADSPI0_LUT40.B22;
    sbit  OPRND17_QUADSPI0_LUT40_bit at QUADSPI0_LUT40.B23;
    sbit  PAD10_QUADSPI0_LUT40_bit at QUADSPI0_LUT40.B24;
    sbit  PAD11_QUADSPI0_LUT40_bit at QUADSPI0_LUT40.B25;
    sbit  INSTR10_QUADSPI0_LUT40_bit at QUADSPI0_LUT40.B26;
    sbit  INSTR11_QUADSPI0_LUT40_bit at QUADSPI0_LUT40.B27;
    sbit  INSTR12_QUADSPI0_LUT40_bit at QUADSPI0_LUT40.B28;
    sbit  INSTR13_QUADSPI0_LUT40_bit at QUADSPI0_LUT40.B29;
    sbit  INSTR14_QUADSPI0_LUT40_bit at QUADSPI0_LUT40.B30;
    sbit  INSTR15_QUADSPI0_LUT40_bit at QUADSPI0_LUT40.B31;

sfr unsigned long   volatile QUADSPI0_LUT41       absolute 0x400DA3B4;
    sbit  OPRND00_QUADSPI0_LUT41_bit at QUADSPI0_LUT41.B0;
    sbit  OPRND01_QUADSPI0_LUT41_bit at QUADSPI0_LUT41.B1;
    sbit  OPRND02_QUADSPI0_LUT41_bit at QUADSPI0_LUT41.B2;
    sbit  OPRND03_QUADSPI0_LUT41_bit at QUADSPI0_LUT41.B3;
    sbit  OPRND04_QUADSPI0_LUT41_bit at QUADSPI0_LUT41.B4;
    sbit  OPRND05_QUADSPI0_LUT41_bit at QUADSPI0_LUT41.B5;
    sbit  OPRND06_QUADSPI0_LUT41_bit at QUADSPI0_LUT41.B6;
    sbit  OPRND07_QUADSPI0_LUT41_bit at QUADSPI0_LUT41.B7;
    sbit  PAD00_QUADSPI0_LUT41_bit at QUADSPI0_LUT41.B8;
    sbit  PAD01_QUADSPI0_LUT41_bit at QUADSPI0_LUT41.B9;
    sbit  INSTR00_QUADSPI0_LUT41_bit at QUADSPI0_LUT41.B10;
    sbit  INSTR01_QUADSPI0_LUT41_bit at QUADSPI0_LUT41.B11;
    sbit  INSTR02_QUADSPI0_LUT41_bit at QUADSPI0_LUT41.B12;
    sbit  INSTR03_QUADSPI0_LUT41_bit at QUADSPI0_LUT41.B13;
    sbit  INSTR04_QUADSPI0_LUT41_bit at QUADSPI0_LUT41.B14;
    sbit  INSTR05_QUADSPI0_LUT41_bit at QUADSPI0_LUT41.B15;
    sbit  OPRND10_QUADSPI0_LUT41_bit at QUADSPI0_LUT41.B16;
    sbit  OPRND11_QUADSPI0_LUT41_bit at QUADSPI0_LUT41.B17;
    sbit  OPRND12_QUADSPI0_LUT41_bit at QUADSPI0_LUT41.B18;
    sbit  OPRND13_QUADSPI0_LUT41_bit at QUADSPI0_LUT41.B19;
    sbit  OPRND14_QUADSPI0_LUT41_bit at QUADSPI0_LUT41.B20;
    sbit  OPRND15_QUADSPI0_LUT41_bit at QUADSPI0_LUT41.B21;
    sbit  OPRND16_QUADSPI0_LUT41_bit at QUADSPI0_LUT41.B22;
    sbit  OPRND17_QUADSPI0_LUT41_bit at QUADSPI0_LUT41.B23;
    sbit  PAD10_QUADSPI0_LUT41_bit at QUADSPI0_LUT41.B24;
    sbit  PAD11_QUADSPI0_LUT41_bit at QUADSPI0_LUT41.B25;
    sbit  INSTR10_QUADSPI0_LUT41_bit at QUADSPI0_LUT41.B26;
    sbit  INSTR11_QUADSPI0_LUT41_bit at QUADSPI0_LUT41.B27;
    sbit  INSTR12_QUADSPI0_LUT41_bit at QUADSPI0_LUT41.B28;
    sbit  INSTR13_QUADSPI0_LUT41_bit at QUADSPI0_LUT41.B29;
    sbit  INSTR14_QUADSPI0_LUT41_bit at QUADSPI0_LUT41.B30;
    sbit  INSTR15_QUADSPI0_LUT41_bit at QUADSPI0_LUT41.B31;

sfr unsigned long   volatile QUADSPI0_LUT42       absolute 0x400DA3B8;
    sbit  OPRND00_QUADSPI0_LUT42_bit at QUADSPI0_LUT42.B0;
    sbit  OPRND01_QUADSPI0_LUT42_bit at QUADSPI0_LUT42.B1;
    sbit  OPRND02_QUADSPI0_LUT42_bit at QUADSPI0_LUT42.B2;
    sbit  OPRND03_QUADSPI0_LUT42_bit at QUADSPI0_LUT42.B3;
    sbit  OPRND04_QUADSPI0_LUT42_bit at QUADSPI0_LUT42.B4;
    sbit  OPRND05_QUADSPI0_LUT42_bit at QUADSPI0_LUT42.B5;
    sbit  OPRND06_QUADSPI0_LUT42_bit at QUADSPI0_LUT42.B6;
    sbit  OPRND07_QUADSPI0_LUT42_bit at QUADSPI0_LUT42.B7;
    sbit  PAD00_QUADSPI0_LUT42_bit at QUADSPI0_LUT42.B8;
    sbit  PAD01_QUADSPI0_LUT42_bit at QUADSPI0_LUT42.B9;
    sbit  INSTR00_QUADSPI0_LUT42_bit at QUADSPI0_LUT42.B10;
    sbit  INSTR01_QUADSPI0_LUT42_bit at QUADSPI0_LUT42.B11;
    sbit  INSTR02_QUADSPI0_LUT42_bit at QUADSPI0_LUT42.B12;
    sbit  INSTR03_QUADSPI0_LUT42_bit at QUADSPI0_LUT42.B13;
    sbit  INSTR04_QUADSPI0_LUT42_bit at QUADSPI0_LUT42.B14;
    sbit  INSTR05_QUADSPI0_LUT42_bit at QUADSPI0_LUT42.B15;
    sbit  OPRND10_QUADSPI0_LUT42_bit at QUADSPI0_LUT42.B16;
    sbit  OPRND11_QUADSPI0_LUT42_bit at QUADSPI0_LUT42.B17;
    sbit  OPRND12_QUADSPI0_LUT42_bit at QUADSPI0_LUT42.B18;
    sbit  OPRND13_QUADSPI0_LUT42_bit at QUADSPI0_LUT42.B19;
    sbit  OPRND14_QUADSPI0_LUT42_bit at QUADSPI0_LUT42.B20;
    sbit  OPRND15_QUADSPI0_LUT42_bit at QUADSPI0_LUT42.B21;
    sbit  OPRND16_QUADSPI0_LUT42_bit at QUADSPI0_LUT42.B22;
    sbit  OPRND17_QUADSPI0_LUT42_bit at QUADSPI0_LUT42.B23;
    sbit  PAD10_QUADSPI0_LUT42_bit at QUADSPI0_LUT42.B24;
    sbit  PAD11_QUADSPI0_LUT42_bit at QUADSPI0_LUT42.B25;
    sbit  INSTR10_QUADSPI0_LUT42_bit at QUADSPI0_LUT42.B26;
    sbit  INSTR11_QUADSPI0_LUT42_bit at QUADSPI0_LUT42.B27;
    sbit  INSTR12_QUADSPI0_LUT42_bit at QUADSPI0_LUT42.B28;
    sbit  INSTR13_QUADSPI0_LUT42_bit at QUADSPI0_LUT42.B29;
    sbit  INSTR14_QUADSPI0_LUT42_bit at QUADSPI0_LUT42.B30;
    sbit  INSTR15_QUADSPI0_LUT42_bit at QUADSPI0_LUT42.B31;

sfr unsigned long   volatile QUADSPI0_LUT43       absolute 0x400DA3BC;
    sbit  OPRND00_QUADSPI0_LUT43_bit at QUADSPI0_LUT43.B0;
    sbit  OPRND01_QUADSPI0_LUT43_bit at QUADSPI0_LUT43.B1;
    sbit  OPRND02_QUADSPI0_LUT43_bit at QUADSPI0_LUT43.B2;
    sbit  OPRND03_QUADSPI0_LUT43_bit at QUADSPI0_LUT43.B3;
    sbit  OPRND04_QUADSPI0_LUT43_bit at QUADSPI0_LUT43.B4;
    sbit  OPRND05_QUADSPI0_LUT43_bit at QUADSPI0_LUT43.B5;
    sbit  OPRND06_QUADSPI0_LUT43_bit at QUADSPI0_LUT43.B6;
    sbit  OPRND07_QUADSPI0_LUT43_bit at QUADSPI0_LUT43.B7;
    sbit  PAD00_QUADSPI0_LUT43_bit at QUADSPI0_LUT43.B8;
    sbit  PAD01_QUADSPI0_LUT43_bit at QUADSPI0_LUT43.B9;
    sbit  INSTR00_QUADSPI0_LUT43_bit at QUADSPI0_LUT43.B10;
    sbit  INSTR01_QUADSPI0_LUT43_bit at QUADSPI0_LUT43.B11;
    sbit  INSTR02_QUADSPI0_LUT43_bit at QUADSPI0_LUT43.B12;
    sbit  INSTR03_QUADSPI0_LUT43_bit at QUADSPI0_LUT43.B13;
    sbit  INSTR04_QUADSPI0_LUT43_bit at QUADSPI0_LUT43.B14;
    sbit  INSTR05_QUADSPI0_LUT43_bit at QUADSPI0_LUT43.B15;
    sbit  OPRND10_QUADSPI0_LUT43_bit at QUADSPI0_LUT43.B16;
    sbit  OPRND11_QUADSPI0_LUT43_bit at QUADSPI0_LUT43.B17;
    sbit  OPRND12_QUADSPI0_LUT43_bit at QUADSPI0_LUT43.B18;
    sbit  OPRND13_QUADSPI0_LUT43_bit at QUADSPI0_LUT43.B19;
    sbit  OPRND14_QUADSPI0_LUT43_bit at QUADSPI0_LUT43.B20;
    sbit  OPRND15_QUADSPI0_LUT43_bit at QUADSPI0_LUT43.B21;
    sbit  OPRND16_QUADSPI0_LUT43_bit at QUADSPI0_LUT43.B22;
    sbit  OPRND17_QUADSPI0_LUT43_bit at QUADSPI0_LUT43.B23;
    sbit  PAD10_QUADSPI0_LUT43_bit at QUADSPI0_LUT43.B24;
    sbit  PAD11_QUADSPI0_LUT43_bit at QUADSPI0_LUT43.B25;
    sbit  INSTR10_QUADSPI0_LUT43_bit at QUADSPI0_LUT43.B26;
    sbit  INSTR11_QUADSPI0_LUT43_bit at QUADSPI0_LUT43.B27;
    sbit  INSTR12_QUADSPI0_LUT43_bit at QUADSPI0_LUT43.B28;
    sbit  INSTR13_QUADSPI0_LUT43_bit at QUADSPI0_LUT43.B29;
    sbit  INSTR14_QUADSPI0_LUT43_bit at QUADSPI0_LUT43.B30;
    sbit  INSTR15_QUADSPI0_LUT43_bit at QUADSPI0_LUT43.B31;

sfr unsigned long   volatile QUADSPI0_LUT44       absolute 0x400DA3C0;
    sbit  OPRND00_QUADSPI0_LUT44_bit at QUADSPI0_LUT44.B0;
    sbit  OPRND01_QUADSPI0_LUT44_bit at QUADSPI0_LUT44.B1;
    sbit  OPRND02_QUADSPI0_LUT44_bit at QUADSPI0_LUT44.B2;
    sbit  OPRND03_QUADSPI0_LUT44_bit at QUADSPI0_LUT44.B3;
    sbit  OPRND04_QUADSPI0_LUT44_bit at QUADSPI0_LUT44.B4;
    sbit  OPRND05_QUADSPI0_LUT44_bit at QUADSPI0_LUT44.B5;
    sbit  OPRND06_QUADSPI0_LUT44_bit at QUADSPI0_LUT44.B6;
    sbit  OPRND07_QUADSPI0_LUT44_bit at QUADSPI0_LUT44.B7;
    sbit  PAD00_QUADSPI0_LUT44_bit at QUADSPI0_LUT44.B8;
    sbit  PAD01_QUADSPI0_LUT44_bit at QUADSPI0_LUT44.B9;
    sbit  INSTR00_QUADSPI0_LUT44_bit at QUADSPI0_LUT44.B10;
    sbit  INSTR01_QUADSPI0_LUT44_bit at QUADSPI0_LUT44.B11;
    sbit  INSTR02_QUADSPI0_LUT44_bit at QUADSPI0_LUT44.B12;
    sbit  INSTR03_QUADSPI0_LUT44_bit at QUADSPI0_LUT44.B13;
    sbit  INSTR04_QUADSPI0_LUT44_bit at QUADSPI0_LUT44.B14;
    sbit  INSTR05_QUADSPI0_LUT44_bit at QUADSPI0_LUT44.B15;
    sbit  OPRND10_QUADSPI0_LUT44_bit at QUADSPI0_LUT44.B16;
    sbit  OPRND11_QUADSPI0_LUT44_bit at QUADSPI0_LUT44.B17;
    sbit  OPRND12_QUADSPI0_LUT44_bit at QUADSPI0_LUT44.B18;
    sbit  OPRND13_QUADSPI0_LUT44_bit at QUADSPI0_LUT44.B19;
    sbit  OPRND14_QUADSPI0_LUT44_bit at QUADSPI0_LUT44.B20;
    sbit  OPRND15_QUADSPI0_LUT44_bit at QUADSPI0_LUT44.B21;
    sbit  OPRND16_QUADSPI0_LUT44_bit at QUADSPI0_LUT44.B22;
    sbit  OPRND17_QUADSPI0_LUT44_bit at QUADSPI0_LUT44.B23;
    sbit  PAD10_QUADSPI0_LUT44_bit at QUADSPI0_LUT44.B24;
    sbit  PAD11_QUADSPI0_LUT44_bit at QUADSPI0_LUT44.B25;
    sbit  INSTR10_QUADSPI0_LUT44_bit at QUADSPI0_LUT44.B26;
    sbit  INSTR11_QUADSPI0_LUT44_bit at QUADSPI0_LUT44.B27;
    sbit  INSTR12_QUADSPI0_LUT44_bit at QUADSPI0_LUT44.B28;
    sbit  INSTR13_QUADSPI0_LUT44_bit at QUADSPI0_LUT44.B29;
    sbit  INSTR14_QUADSPI0_LUT44_bit at QUADSPI0_LUT44.B30;
    sbit  INSTR15_QUADSPI0_LUT44_bit at QUADSPI0_LUT44.B31;

sfr unsigned long   volatile QUADSPI0_LUT45       absolute 0x400DA3C4;
    sbit  OPRND00_QUADSPI0_LUT45_bit at QUADSPI0_LUT45.B0;
    sbit  OPRND01_QUADSPI0_LUT45_bit at QUADSPI0_LUT45.B1;
    sbit  OPRND02_QUADSPI0_LUT45_bit at QUADSPI0_LUT45.B2;
    sbit  OPRND03_QUADSPI0_LUT45_bit at QUADSPI0_LUT45.B3;
    sbit  OPRND04_QUADSPI0_LUT45_bit at QUADSPI0_LUT45.B4;
    sbit  OPRND05_QUADSPI0_LUT45_bit at QUADSPI0_LUT45.B5;
    sbit  OPRND06_QUADSPI0_LUT45_bit at QUADSPI0_LUT45.B6;
    sbit  OPRND07_QUADSPI0_LUT45_bit at QUADSPI0_LUT45.B7;
    sbit  PAD00_QUADSPI0_LUT45_bit at QUADSPI0_LUT45.B8;
    sbit  PAD01_QUADSPI0_LUT45_bit at QUADSPI0_LUT45.B9;
    sbit  INSTR00_QUADSPI0_LUT45_bit at QUADSPI0_LUT45.B10;
    sbit  INSTR01_QUADSPI0_LUT45_bit at QUADSPI0_LUT45.B11;
    sbit  INSTR02_QUADSPI0_LUT45_bit at QUADSPI0_LUT45.B12;
    sbit  INSTR03_QUADSPI0_LUT45_bit at QUADSPI0_LUT45.B13;
    sbit  INSTR04_QUADSPI0_LUT45_bit at QUADSPI0_LUT45.B14;
    sbit  INSTR05_QUADSPI0_LUT45_bit at QUADSPI0_LUT45.B15;
    sbit  OPRND10_QUADSPI0_LUT45_bit at QUADSPI0_LUT45.B16;
    sbit  OPRND11_QUADSPI0_LUT45_bit at QUADSPI0_LUT45.B17;
    sbit  OPRND12_QUADSPI0_LUT45_bit at QUADSPI0_LUT45.B18;
    sbit  OPRND13_QUADSPI0_LUT45_bit at QUADSPI0_LUT45.B19;
    sbit  OPRND14_QUADSPI0_LUT45_bit at QUADSPI0_LUT45.B20;
    sbit  OPRND15_QUADSPI0_LUT45_bit at QUADSPI0_LUT45.B21;
    sbit  OPRND16_QUADSPI0_LUT45_bit at QUADSPI0_LUT45.B22;
    sbit  OPRND17_QUADSPI0_LUT45_bit at QUADSPI0_LUT45.B23;
    sbit  PAD10_QUADSPI0_LUT45_bit at QUADSPI0_LUT45.B24;
    sbit  PAD11_QUADSPI0_LUT45_bit at QUADSPI0_LUT45.B25;
    sbit  INSTR10_QUADSPI0_LUT45_bit at QUADSPI0_LUT45.B26;
    sbit  INSTR11_QUADSPI0_LUT45_bit at QUADSPI0_LUT45.B27;
    sbit  INSTR12_QUADSPI0_LUT45_bit at QUADSPI0_LUT45.B28;
    sbit  INSTR13_QUADSPI0_LUT45_bit at QUADSPI0_LUT45.B29;
    sbit  INSTR14_QUADSPI0_LUT45_bit at QUADSPI0_LUT45.B30;
    sbit  INSTR15_QUADSPI0_LUT45_bit at QUADSPI0_LUT45.B31;

sfr unsigned long   volatile QUADSPI0_LUT46       absolute 0x400DA3C8;
    sbit  OPRND00_QUADSPI0_LUT46_bit at QUADSPI0_LUT46.B0;
    sbit  OPRND01_QUADSPI0_LUT46_bit at QUADSPI0_LUT46.B1;
    sbit  OPRND02_QUADSPI0_LUT46_bit at QUADSPI0_LUT46.B2;
    sbit  OPRND03_QUADSPI0_LUT46_bit at QUADSPI0_LUT46.B3;
    sbit  OPRND04_QUADSPI0_LUT46_bit at QUADSPI0_LUT46.B4;
    sbit  OPRND05_QUADSPI0_LUT46_bit at QUADSPI0_LUT46.B5;
    sbit  OPRND06_QUADSPI0_LUT46_bit at QUADSPI0_LUT46.B6;
    sbit  OPRND07_QUADSPI0_LUT46_bit at QUADSPI0_LUT46.B7;
    sbit  PAD00_QUADSPI0_LUT46_bit at QUADSPI0_LUT46.B8;
    sbit  PAD01_QUADSPI0_LUT46_bit at QUADSPI0_LUT46.B9;
    sbit  INSTR00_QUADSPI0_LUT46_bit at QUADSPI0_LUT46.B10;
    sbit  INSTR01_QUADSPI0_LUT46_bit at QUADSPI0_LUT46.B11;
    sbit  INSTR02_QUADSPI0_LUT46_bit at QUADSPI0_LUT46.B12;
    sbit  INSTR03_QUADSPI0_LUT46_bit at QUADSPI0_LUT46.B13;
    sbit  INSTR04_QUADSPI0_LUT46_bit at QUADSPI0_LUT46.B14;
    sbit  INSTR05_QUADSPI0_LUT46_bit at QUADSPI0_LUT46.B15;
    sbit  OPRND10_QUADSPI0_LUT46_bit at QUADSPI0_LUT46.B16;
    sbit  OPRND11_QUADSPI0_LUT46_bit at QUADSPI0_LUT46.B17;
    sbit  OPRND12_QUADSPI0_LUT46_bit at QUADSPI0_LUT46.B18;
    sbit  OPRND13_QUADSPI0_LUT46_bit at QUADSPI0_LUT46.B19;
    sbit  OPRND14_QUADSPI0_LUT46_bit at QUADSPI0_LUT46.B20;
    sbit  OPRND15_QUADSPI0_LUT46_bit at QUADSPI0_LUT46.B21;
    sbit  OPRND16_QUADSPI0_LUT46_bit at QUADSPI0_LUT46.B22;
    sbit  OPRND17_QUADSPI0_LUT46_bit at QUADSPI0_LUT46.B23;
    sbit  PAD10_QUADSPI0_LUT46_bit at QUADSPI0_LUT46.B24;
    sbit  PAD11_QUADSPI0_LUT46_bit at QUADSPI0_LUT46.B25;
    sbit  INSTR10_QUADSPI0_LUT46_bit at QUADSPI0_LUT46.B26;
    sbit  INSTR11_QUADSPI0_LUT46_bit at QUADSPI0_LUT46.B27;
    sbit  INSTR12_QUADSPI0_LUT46_bit at QUADSPI0_LUT46.B28;
    sbit  INSTR13_QUADSPI0_LUT46_bit at QUADSPI0_LUT46.B29;
    sbit  INSTR14_QUADSPI0_LUT46_bit at QUADSPI0_LUT46.B30;
    sbit  INSTR15_QUADSPI0_LUT46_bit at QUADSPI0_LUT46.B31;

sfr unsigned long   volatile QUADSPI0_LUT47       absolute 0x400DA3CC;
    sbit  OPRND00_QUADSPI0_LUT47_bit at QUADSPI0_LUT47.B0;
    sbit  OPRND01_QUADSPI0_LUT47_bit at QUADSPI0_LUT47.B1;
    sbit  OPRND02_QUADSPI0_LUT47_bit at QUADSPI0_LUT47.B2;
    sbit  OPRND03_QUADSPI0_LUT47_bit at QUADSPI0_LUT47.B3;
    sbit  OPRND04_QUADSPI0_LUT47_bit at QUADSPI0_LUT47.B4;
    sbit  OPRND05_QUADSPI0_LUT47_bit at QUADSPI0_LUT47.B5;
    sbit  OPRND06_QUADSPI0_LUT47_bit at QUADSPI0_LUT47.B6;
    sbit  OPRND07_QUADSPI0_LUT47_bit at QUADSPI0_LUT47.B7;
    sbit  PAD00_QUADSPI0_LUT47_bit at QUADSPI0_LUT47.B8;
    sbit  PAD01_QUADSPI0_LUT47_bit at QUADSPI0_LUT47.B9;
    sbit  INSTR00_QUADSPI0_LUT47_bit at QUADSPI0_LUT47.B10;
    sbit  INSTR01_QUADSPI0_LUT47_bit at QUADSPI0_LUT47.B11;
    sbit  INSTR02_QUADSPI0_LUT47_bit at QUADSPI0_LUT47.B12;
    sbit  INSTR03_QUADSPI0_LUT47_bit at QUADSPI0_LUT47.B13;
    sbit  INSTR04_QUADSPI0_LUT47_bit at QUADSPI0_LUT47.B14;
    sbit  INSTR05_QUADSPI0_LUT47_bit at QUADSPI0_LUT47.B15;
    sbit  OPRND10_QUADSPI0_LUT47_bit at QUADSPI0_LUT47.B16;
    sbit  OPRND11_QUADSPI0_LUT47_bit at QUADSPI0_LUT47.B17;
    sbit  OPRND12_QUADSPI0_LUT47_bit at QUADSPI0_LUT47.B18;
    sbit  OPRND13_QUADSPI0_LUT47_bit at QUADSPI0_LUT47.B19;
    sbit  OPRND14_QUADSPI0_LUT47_bit at QUADSPI0_LUT47.B20;
    sbit  OPRND15_QUADSPI0_LUT47_bit at QUADSPI0_LUT47.B21;
    sbit  OPRND16_QUADSPI0_LUT47_bit at QUADSPI0_LUT47.B22;
    sbit  OPRND17_QUADSPI0_LUT47_bit at QUADSPI0_LUT47.B23;
    sbit  PAD10_QUADSPI0_LUT47_bit at QUADSPI0_LUT47.B24;
    sbit  PAD11_QUADSPI0_LUT47_bit at QUADSPI0_LUT47.B25;
    sbit  INSTR10_QUADSPI0_LUT47_bit at QUADSPI0_LUT47.B26;
    sbit  INSTR11_QUADSPI0_LUT47_bit at QUADSPI0_LUT47.B27;
    sbit  INSTR12_QUADSPI0_LUT47_bit at QUADSPI0_LUT47.B28;
    sbit  INSTR13_QUADSPI0_LUT47_bit at QUADSPI0_LUT47.B29;
    sbit  INSTR14_QUADSPI0_LUT47_bit at QUADSPI0_LUT47.B30;
    sbit  INSTR15_QUADSPI0_LUT47_bit at QUADSPI0_LUT47.B31;

sfr unsigned long   volatile QUADSPI0_LUT48       absolute 0x400DA3D0;
    sbit  OPRND00_QUADSPI0_LUT48_bit at QUADSPI0_LUT48.B0;
    sbit  OPRND01_QUADSPI0_LUT48_bit at QUADSPI0_LUT48.B1;
    sbit  OPRND02_QUADSPI0_LUT48_bit at QUADSPI0_LUT48.B2;
    sbit  OPRND03_QUADSPI0_LUT48_bit at QUADSPI0_LUT48.B3;
    sbit  OPRND04_QUADSPI0_LUT48_bit at QUADSPI0_LUT48.B4;
    sbit  OPRND05_QUADSPI0_LUT48_bit at QUADSPI0_LUT48.B5;
    sbit  OPRND06_QUADSPI0_LUT48_bit at QUADSPI0_LUT48.B6;
    sbit  OPRND07_QUADSPI0_LUT48_bit at QUADSPI0_LUT48.B7;
    sbit  PAD00_QUADSPI0_LUT48_bit at QUADSPI0_LUT48.B8;
    sbit  PAD01_QUADSPI0_LUT48_bit at QUADSPI0_LUT48.B9;
    sbit  INSTR00_QUADSPI0_LUT48_bit at QUADSPI0_LUT48.B10;
    sbit  INSTR01_QUADSPI0_LUT48_bit at QUADSPI0_LUT48.B11;
    sbit  INSTR02_QUADSPI0_LUT48_bit at QUADSPI0_LUT48.B12;
    sbit  INSTR03_QUADSPI0_LUT48_bit at QUADSPI0_LUT48.B13;
    sbit  INSTR04_QUADSPI0_LUT48_bit at QUADSPI0_LUT48.B14;
    sbit  INSTR05_QUADSPI0_LUT48_bit at QUADSPI0_LUT48.B15;
    sbit  OPRND10_QUADSPI0_LUT48_bit at QUADSPI0_LUT48.B16;
    sbit  OPRND11_QUADSPI0_LUT48_bit at QUADSPI0_LUT48.B17;
    sbit  OPRND12_QUADSPI0_LUT48_bit at QUADSPI0_LUT48.B18;
    sbit  OPRND13_QUADSPI0_LUT48_bit at QUADSPI0_LUT48.B19;
    sbit  OPRND14_QUADSPI0_LUT48_bit at QUADSPI0_LUT48.B20;
    sbit  OPRND15_QUADSPI0_LUT48_bit at QUADSPI0_LUT48.B21;
    sbit  OPRND16_QUADSPI0_LUT48_bit at QUADSPI0_LUT48.B22;
    sbit  OPRND17_QUADSPI0_LUT48_bit at QUADSPI0_LUT48.B23;
    sbit  PAD10_QUADSPI0_LUT48_bit at QUADSPI0_LUT48.B24;
    sbit  PAD11_QUADSPI0_LUT48_bit at QUADSPI0_LUT48.B25;
    sbit  INSTR10_QUADSPI0_LUT48_bit at QUADSPI0_LUT48.B26;
    sbit  INSTR11_QUADSPI0_LUT48_bit at QUADSPI0_LUT48.B27;
    sbit  INSTR12_QUADSPI0_LUT48_bit at QUADSPI0_LUT48.B28;
    sbit  INSTR13_QUADSPI0_LUT48_bit at QUADSPI0_LUT48.B29;
    sbit  INSTR14_QUADSPI0_LUT48_bit at QUADSPI0_LUT48.B30;
    sbit  INSTR15_QUADSPI0_LUT48_bit at QUADSPI0_LUT48.B31;

sfr unsigned long   volatile QUADSPI0_LUT49       absolute 0x400DA3D4;
    sbit  OPRND00_QUADSPI0_LUT49_bit at QUADSPI0_LUT49.B0;
    sbit  OPRND01_QUADSPI0_LUT49_bit at QUADSPI0_LUT49.B1;
    sbit  OPRND02_QUADSPI0_LUT49_bit at QUADSPI0_LUT49.B2;
    sbit  OPRND03_QUADSPI0_LUT49_bit at QUADSPI0_LUT49.B3;
    sbit  OPRND04_QUADSPI0_LUT49_bit at QUADSPI0_LUT49.B4;
    sbit  OPRND05_QUADSPI0_LUT49_bit at QUADSPI0_LUT49.B5;
    sbit  OPRND06_QUADSPI0_LUT49_bit at QUADSPI0_LUT49.B6;
    sbit  OPRND07_QUADSPI0_LUT49_bit at QUADSPI0_LUT49.B7;
    sbit  PAD00_QUADSPI0_LUT49_bit at QUADSPI0_LUT49.B8;
    sbit  PAD01_QUADSPI0_LUT49_bit at QUADSPI0_LUT49.B9;
    sbit  INSTR00_QUADSPI0_LUT49_bit at QUADSPI0_LUT49.B10;
    sbit  INSTR01_QUADSPI0_LUT49_bit at QUADSPI0_LUT49.B11;
    sbit  INSTR02_QUADSPI0_LUT49_bit at QUADSPI0_LUT49.B12;
    sbit  INSTR03_QUADSPI0_LUT49_bit at QUADSPI0_LUT49.B13;
    sbit  INSTR04_QUADSPI0_LUT49_bit at QUADSPI0_LUT49.B14;
    sbit  INSTR05_QUADSPI0_LUT49_bit at QUADSPI0_LUT49.B15;
    sbit  OPRND10_QUADSPI0_LUT49_bit at QUADSPI0_LUT49.B16;
    sbit  OPRND11_QUADSPI0_LUT49_bit at QUADSPI0_LUT49.B17;
    sbit  OPRND12_QUADSPI0_LUT49_bit at QUADSPI0_LUT49.B18;
    sbit  OPRND13_QUADSPI0_LUT49_bit at QUADSPI0_LUT49.B19;
    sbit  OPRND14_QUADSPI0_LUT49_bit at QUADSPI0_LUT49.B20;
    sbit  OPRND15_QUADSPI0_LUT49_bit at QUADSPI0_LUT49.B21;
    sbit  OPRND16_QUADSPI0_LUT49_bit at QUADSPI0_LUT49.B22;
    sbit  OPRND17_QUADSPI0_LUT49_bit at QUADSPI0_LUT49.B23;
    sbit  PAD10_QUADSPI0_LUT49_bit at QUADSPI0_LUT49.B24;
    sbit  PAD11_QUADSPI0_LUT49_bit at QUADSPI0_LUT49.B25;
    sbit  INSTR10_QUADSPI0_LUT49_bit at QUADSPI0_LUT49.B26;
    sbit  INSTR11_QUADSPI0_LUT49_bit at QUADSPI0_LUT49.B27;
    sbit  INSTR12_QUADSPI0_LUT49_bit at QUADSPI0_LUT49.B28;
    sbit  INSTR13_QUADSPI0_LUT49_bit at QUADSPI0_LUT49.B29;
    sbit  INSTR14_QUADSPI0_LUT49_bit at QUADSPI0_LUT49.B30;
    sbit  INSTR15_QUADSPI0_LUT49_bit at QUADSPI0_LUT49.B31;

sfr unsigned long   volatile QUADSPI0_LUT50       absolute 0x400DA3D8;
    sbit  OPRND00_QUADSPI0_LUT50_bit at QUADSPI0_LUT50.B0;
    sbit  OPRND01_QUADSPI0_LUT50_bit at QUADSPI0_LUT50.B1;
    sbit  OPRND02_QUADSPI0_LUT50_bit at QUADSPI0_LUT50.B2;
    sbit  OPRND03_QUADSPI0_LUT50_bit at QUADSPI0_LUT50.B3;
    sbit  OPRND04_QUADSPI0_LUT50_bit at QUADSPI0_LUT50.B4;
    sbit  OPRND05_QUADSPI0_LUT50_bit at QUADSPI0_LUT50.B5;
    sbit  OPRND06_QUADSPI0_LUT50_bit at QUADSPI0_LUT50.B6;
    sbit  OPRND07_QUADSPI0_LUT50_bit at QUADSPI0_LUT50.B7;
    sbit  PAD00_QUADSPI0_LUT50_bit at QUADSPI0_LUT50.B8;
    sbit  PAD01_QUADSPI0_LUT50_bit at QUADSPI0_LUT50.B9;
    sbit  INSTR00_QUADSPI0_LUT50_bit at QUADSPI0_LUT50.B10;
    sbit  INSTR01_QUADSPI0_LUT50_bit at QUADSPI0_LUT50.B11;
    sbit  INSTR02_QUADSPI0_LUT50_bit at QUADSPI0_LUT50.B12;
    sbit  INSTR03_QUADSPI0_LUT50_bit at QUADSPI0_LUT50.B13;
    sbit  INSTR04_QUADSPI0_LUT50_bit at QUADSPI0_LUT50.B14;
    sbit  INSTR05_QUADSPI0_LUT50_bit at QUADSPI0_LUT50.B15;
    sbit  OPRND10_QUADSPI0_LUT50_bit at QUADSPI0_LUT50.B16;
    sbit  OPRND11_QUADSPI0_LUT50_bit at QUADSPI0_LUT50.B17;
    sbit  OPRND12_QUADSPI0_LUT50_bit at QUADSPI0_LUT50.B18;
    sbit  OPRND13_QUADSPI0_LUT50_bit at QUADSPI0_LUT50.B19;
    sbit  OPRND14_QUADSPI0_LUT50_bit at QUADSPI0_LUT50.B20;
    sbit  OPRND15_QUADSPI0_LUT50_bit at QUADSPI0_LUT50.B21;
    sbit  OPRND16_QUADSPI0_LUT50_bit at QUADSPI0_LUT50.B22;
    sbit  OPRND17_QUADSPI0_LUT50_bit at QUADSPI0_LUT50.B23;
    sbit  PAD10_QUADSPI0_LUT50_bit at QUADSPI0_LUT50.B24;
    sbit  PAD11_QUADSPI0_LUT50_bit at QUADSPI0_LUT50.B25;
    sbit  INSTR10_QUADSPI0_LUT50_bit at QUADSPI0_LUT50.B26;
    sbit  INSTR11_QUADSPI0_LUT50_bit at QUADSPI0_LUT50.B27;
    sbit  INSTR12_QUADSPI0_LUT50_bit at QUADSPI0_LUT50.B28;
    sbit  INSTR13_QUADSPI0_LUT50_bit at QUADSPI0_LUT50.B29;
    sbit  INSTR14_QUADSPI0_LUT50_bit at QUADSPI0_LUT50.B30;
    sbit  INSTR15_QUADSPI0_LUT50_bit at QUADSPI0_LUT50.B31;

sfr unsigned long   volatile QUADSPI0_LUT51       absolute 0x400DA3DC;
    sbit  OPRND00_QUADSPI0_LUT51_bit at QUADSPI0_LUT51.B0;
    sbit  OPRND01_QUADSPI0_LUT51_bit at QUADSPI0_LUT51.B1;
    sbit  OPRND02_QUADSPI0_LUT51_bit at QUADSPI0_LUT51.B2;
    sbit  OPRND03_QUADSPI0_LUT51_bit at QUADSPI0_LUT51.B3;
    sbit  OPRND04_QUADSPI0_LUT51_bit at QUADSPI0_LUT51.B4;
    sbit  OPRND05_QUADSPI0_LUT51_bit at QUADSPI0_LUT51.B5;
    sbit  OPRND06_QUADSPI0_LUT51_bit at QUADSPI0_LUT51.B6;
    sbit  OPRND07_QUADSPI0_LUT51_bit at QUADSPI0_LUT51.B7;
    sbit  PAD00_QUADSPI0_LUT51_bit at QUADSPI0_LUT51.B8;
    sbit  PAD01_QUADSPI0_LUT51_bit at QUADSPI0_LUT51.B9;
    sbit  INSTR00_QUADSPI0_LUT51_bit at QUADSPI0_LUT51.B10;
    sbit  INSTR01_QUADSPI0_LUT51_bit at QUADSPI0_LUT51.B11;
    sbit  INSTR02_QUADSPI0_LUT51_bit at QUADSPI0_LUT51.B12;
    sbit  INSTR03_QUADSPI0_LUT51_bit at QUADSPI0_LUT51.B13;
    sbit  INSTR04_QUADSPI0_LUT51_bit at QUADSPI0_LUT51.B14;
    sbit  INSTR05_QUADSPI0_LUT51_bit at QUADSPI0_LUT51.B15;
    sbit  OPRND10_QUADSPI0_LUT51_bit at QUADSPI0_LUT51.B16;
    sbit  OPRND11_QUADSPI0_LUT51_bit at QUADSPI0_LUT51.B17;
    sbit  OPRND12_QUADSPI0_LUT51_bit at QUADSPI0_LUT51.B18;
    sbit  OPRND13_QUADSPI0_LUT51_bit at QUADSPI0_LUT51.B19;
    sbit  OPRND14_QUADSPI0_LUT51_bit at QUADSPI0_LUT51.B20;
    sbit  OPRND15_QUADSPI0_LUT51_bit at QUADSPI0_LUT51.B21;
    sbit  OPRND16_QUADSPI0_LUT51_bit at QUADSPI0_LUT51.B22;
    sbit  OPRND17_QUADSPI0_LUT51_bit at QUADSPI0_LUT51.B23;
    sbit  PAD10_QUADSPI0_LUT51_bit at QUADSPI0_LUT51.B24;
    sbit  PAD11_QUADSPI0_LUT51_bit at QUADSPI0_LUT51.B25;
    sbit  INSTR10_QUADSPI0_LUT51_bit at QUADSPI0_LUT51.B26;
    sbit  INSTR11_QUADSPI0_LUT51_bit at QUADSPI0_LUT51.B27;
    sbit  INSTR12_QUADSPI0_LUT51_bit at QUADSPI0_LUT51.B28;
    sbit  INSTR13_QUADSPI0_LUT51_bit at QUADSPI0_LUT51.B29;
    sbit  INSTR14_QUADSPI0_LUT51_bit at QUADSPI0_LUT51.B30;
    sbit  INSTR15_QUADSPI0_LUT51_bit at QUADSPI0_LUT51.B31;

sfr unsigned long   volatile QUADSPI0_LUT52       absolute 0x400DA3E0;
    sbit  OPRND00_QUADSPI0_LUT52_bit at QUADSPI0_LUT52.B0;
    sbit  OPRND01_QUADSPI0_LUT52_bit at QUADSPI0_LUT52.B1;
    sbit  OPRND02_QUADSPI0_LUT52_bit at QUADSPI0_LUT52.B2;
    sbit  OPRND03_QUADSPI0_LUT52_bit at QUADSPI0_LUT52.B3;
    sbit  OPRND04_QUADSPI0_LUT52_bit at QUADSPI0_LUT52.B4;
    sbit  OPRND05_QUADSPI0_LUT52_bit at QUADSPI0_LUT52.B5;
    sbit  OPRND06_QUADSPI0_LUT52_bit at QUADSPI0_LUT52.B6;
    sbit  OPRND07_QUADSPI0_LUT52_bit at QUADSPI0_LUT52.B7;
    sbit  PAD00_QUADSPI0_LUT52_bit at QUADSPI0_LUT52.B8;
    sbit  PAD01_QUADSPI0_LUT52_bit at QUADSPI0_LUT52.B9;
    sbit  INSTR00_QUADSPI0_LUT52_bit at QUADSPI0_LUT52.B10;
    sbit  INSTR01_QUADSPI0_LUT52_bit at QUADSPI0_LUT52.B11;
    sbit  INSTR02_QUADSPI0_LUT52_bit at QUADSPI0_LUT52.B12;
    sbit  INSTR03_QUADSPI0_LUT52_bit at QUADSPI0_LUT52.B13;
    sbit  INSTR04_QUADSPI0_LUT52_bit at QUADSPI0_LUT52.B14;
    sbit  INSTR05_QUADSPI0_LUT52_bit at QUADSPI0_LUT52.B15;
    sbit  OPRND10_QUADSPI0_LUT52_bit at QUADSPI0_LUT52.B16;
    sbit  OPRND11_QUADSPI0_LUT52_bit at QUADSPI0_LUT52.B17;
    sbit  OPRND12_QUADSPI0_LUT52_bit at QUADSPI0_LUT52.B18;
    sbit  OPRND13_QUADSPI0_LUT52_bit at QUADSPI0_LUT52.B19;
    sbit  OPRND14_QUADSPI0_LUT52_bit at QUADSPI0_LUT52.B20;
    sbit  OPRND15_QUADSPI0_LUT52_bit at QUADSPI0_LUT52.B21;
    sbit  OPRND16_QUADSPI0_LUT52_bit at QUADSPI0_LUT52.B22;
    sbit  OPRND17_QUADSPI0_LUT52_bit at QUADSPI0_LUT52.B23;
    sbit  PAD10_QUADSPI0_LUT52_bit at QUADSPI0_LUT52.B24;
    sbit  PAD11_QUADSPI0_LUT52_bit at QUADSPI0_LUT52.B25;
    sbit  INSTR10_QUADSPI0_LUT52_bit at QUADSPI0_LUT52.B26;
    sbit  INSTR11_QUADSPI0_LUT52_bit at QUADSPI0_LUT52.B27;
    sbit  INSTR12_QUADSPI0_LUT52_bit at QUADSPI0_LUT52.B28;
    sbit  INSTR13_QUADSPI0_LUT52_bit at QUADSPI0_LUT52.B29;
    sbit  INSTR14_QUADSPI0_LUT52_bit at QUADSPI0_LUT52.B30;
    sbit  INSTR15_QUADSPI0_LUT52_bit at QUADSPI0_LUT52.B31;

sfr unsigned long   volatile QUADSPI0_LUT53       absolute 0x400DA3E4;
    sbit  OPRND00_QUADSPI0_LUT53_bit at QUADSPI0_LUT53.B0;
    sbit  OPRND01_QUADSPI0_LUT53_bit at QUADSPI0_LUT53.B1;
    sbit  OPRND02_QUADSPI0_LUT53_bit at QUADSPI0_LUT53.B2;
    sbit  OPRND03_QUADSPI0_LUT53_bit at QUADSPI0_LUT53.B3;
    sbit  OPRND04_QUADSPI0_LUT53_bit at QUADSPI0_LUT53.B4;
    sbit  OPRND05_QUADSPI0_LUT53_bit at QUADSPI0_LUT53.B5;
    sbit  OPRND06_QUADSPI0_LUT53_bit at QUADSPI0_LUT53.B6;
    sbit  OPRND07_QUADSPI0_LUT53_bit at QUADSPI0_LUT53.B7;
    sbit  PAD00_QUADSPI0_LUT53_bit at QUADSPI0_LUT53.B8;
    sbit  PAD01_QUADSPI0_LUT53_bit at QUADSPI0_LUT53.B9;
    sbit  INSTR00_QUADSPI0_LUT53_bit at QUADSPI0_LUT53.B10;
    sbit  INSTR01_QUADSPI0_LUT53_bit at QUADSPI0_LUT53.B11;
    sbit  INSTR02_QUADSPI0_LUT53_bit at QUADSPI0_LUT53.B12;
    sbit  INSTR03_QUADSPI0_LUT53_bit at QUADSPI0_LUT53.B13;
    sbit  INSTR04_QUADSPI0_LUT53_bit at QUADSPI0_LUT53.B14;
    sbit  INSTR05_QUADSPI0_LUT53_bit at QUADSPI0_LUT53.B15;
    sbit  OPRND10_QUADSPI0_LUT53_bit at QUADSPI0_LUT53.B16;
    sbit  OPRND11_QUADSPI0_LUT53_bit at QUADSPI0_LUT53.B17;
    sbit  OPRND12_QUADSPI0_LUT53_bit at QUADSPI0_LUT53.B18;
    sbit  OPRND13_QUADSPI0_LUT53_bit at QUADSPI0_LUT53.B19;
    sbit  OPRND14_QUADSPI0_LUT53_bit at QUADSPI0_LUT53.B20;
    sbit  OPRND15_QUADSPI0_LUT53_bit at QUADSPI0_LUT53.B21;
    sbit  OPRND16_QUADSPI0_LUT53_bit at QUADSPI0_LUT53.B22;
    sbit  OPRND17_QUADSPI0_LUT53_bit at QUADSPI0_LUT53.B23;
    sbit  PAD10_QUADSPI0_LUT53_bit at QUADSPI0_LUT53.B24;
    sbit  PAD11_QUADSPI0_LUT53_bit at QUADSPI0_LUT53.B25;
    sbit  INSTR10_QUADSPI0_LUT53_bit at QUADSPI0_LUT53.B26;
    sbit  INSTR11_QUADSPI0_LUT53_bit at QUADSPI0_LUT53.B27;
    sbit  INSTR12_QUADSPI0_LUT53_bit at QUADSPI0_LUT53.B28;
    sbit  INSTR13_QUADSPI0_LUT53_bit at QUADSPI0_LUT53.B29;
    sbit  INSTR14_QUADSPI0_LUT53_bit at QUADSPI0_LUT53.B30;
    sbit  INSTR15_QUADSPI0_LUT53_bit at QUADSPI0_LUT53.B31;

sfr unsigned long   volatile QUADSPI0_LUT54       absolute 0x400DA3E8;
    sbit  OPRND00_QUADSPI0_LUT54_bit at QUADSPI0_LUT54.B0;
    sbit  OPRND01_QUADSPI0_LUT54_bit at QUADSPI0_LUT54.B1;
    sbit  OPRND02_QUADSPI0_LUT54_bit at QUADSPI0_LUT54.B2;
    sbit  OPRND03_QUADSPI0_LUT54_bit at QUADSPI0_LUT54.B3;
    sbit  OPRND04_QUADSPI0_LUT54_bit at QUADSPI0_LUT54.B4;
    sbit  OPRND05_QUADSPI0_LUT54_bit at QUADSPI0_LUT54.B5;
    sbit  OPRND06_QUADSPI0_LUT54_bit at QUADSPI0_LUT54.B6;
    sbit  OPRND07_QUADSPI0_LUT54_bit at QUADSPI0_LUT54.B7;
    sbit  PAD00_QUADSPI0_LUT54_bit at QUADSPI0_LUT54.B8;
    sbit  PAD01_QUADSPI0_LUT54_bit at QUADSPI0_LUT54.B9;
    sbit  INSTR00_QUADSPI0_LUT54_bit at QUADSPI0_LUT54.B10;
    sbit  INSTR01_QUADSPI0_LUT54_bit at QUADSPI0_LUT54.B11;
    sbit  INSTR02_QUADSPI0_LUT54_bit at QUADSPI0_LUT54.B12;
    sbit  INSTR03_QUADSPI0_LUT54_bit at QUADSPI0_LUT54.B13;
    sbit  INSTR04_QUADSPI0_LUT54_bit at QUADSPI0_LUT54.B14;
    sbit  INSTR05_QUADSPI0_LUT54_bit at QUADSPI0_LUT54.B15;
    sbit  OPRND10_QUADSPI0_LUT54_bit at QUADSPI0_LUT54.B16;
    sbit  OPRND11_QUADSPI0_LUT54_bit at QUADSPI0_LUT54.B17;
    sbit  OPRND12_QUADSPI0_LUT54_bit at QUADSPI0_LUT54.B18;
    sbit  OPRND13_QUADSPI0_LUT54_bit at QUADSPI0_LUT54.B19;
    sbit  OPRND14_QUADSPI0_LUT54_bit at QUADSPI0_LUT54.B20;
    sbit  OPRND15_QUADSPI0_LUT54_bit at QUADSPI0_LUT54.B21;
    sbit  OPRND16_QUADSPI0_LUT54_bit at QUADSPI0_LUT54.B22;
    sbit  OPRND17_QUADSPI0_LUT54_bit at QUADSPI0_LUT54.B23;
    sbit  PAD10_QUADSPI0_LUT54_bit at QUADSPI0_LUT54.B24;
    sbit  PAD11_QUADSPI0_LUT54_bit at QUADSPI0_LUT54.B25;
    sbit  INSTR10_QUADSPI0_LUT54_bit at QUADSPI0_LUT54.B26;
    sbit  INSTR11_QUADSPI0_LUT54_bit at QUADSPI0_LUT54.B27;
    sbit  INSTR12_QUADSPI0_LUT54_bit at QUADSPI0_LUT54.B28;
    sbit  INSTR13_QUADSPI0_LUT54_bit at QUADSPI0_LUT54.B29;
    sbit  INSTR14_QUADSPI0_LUT54_bit at QUADSPI0_LUT54.B30;
    sbit  INSTR15_QUADSPI0_LUT54_bit at QUADSPI0_LUT54.B31;

sfr unsigned long   volatile QUADSPI0_LUT55       absolute 0x400DA3EC;
    sbit  OPRND00_QUADSPI0_LUT55_bit at QUADSPI0_LUT55.B0;
    sbit  OPRND01_QUADSPI0_LUT55_bit at QUADSPI0_LUT55.B1;
    sbit  OPRND02_QUADSPI0_LUT55_bit at QUADSPI0_LUT55.B2;
    sbit  OPRND03_QUADSPI0_LUT55_bit at QUADSPI0_LUT55.B3;
    sbit  OPRND04_QUADSPI0_LUT55_bit at QUADSPI0_LUT55.B4;
    sbit  OPRND05_QUADSPI0_LUT55_bit at QUADSPI0_LUT55.B5;
    sbit  OPRND06_QUADSPI0_LUT55_bit at QUADSPI0_LUT55.B6;
    sbit  OPRND07_QUADSPI0_LUT55_bit at QUADSPI0_LUT55.B7;
    sbit  PAD00_QUADSPI0_LUT55_bit at QUADSPI0_LUT55.B8;
    sbit  PAD01_QUADSPI0_LUT55_bit at QUADSPI0_LUT55.B9;
    sbit  INSTR00_QUADSPI0_LUT55_bit at QUADSPI0_LUT55.B10;
    sbit  INSTR01_QUADSPI0_LUT55_bit at QUADSPI0_LUT55.B11;
    sbit  INSTR02_QUADSPI0_LUT55_bit at QUADSPI0_LUT55.B12;
    sbit  INSTR03_QUADSPI0_LUT55_bit at QUADSPI0_LUT55.B13;
    sbit  INSTR04_QUADSPI0_LUT55_bit at QUADSPI0_LUT55.B14;
    sbit  INSTR05_QUADSPI0_LUT55_bit at QUADSPI0_LUT55.B15;
    sbit  OPRND10_QUADSPI0_LUT55_bit at QUADSPI0_LUT55.B16;
    sbit  OPRND11_QUADSPI0_LUT55_bit at QUADSPI0_LUT55.B17;
    sbit  OPRND12_QUADSPI0_LUT55_bit at QUADSPI0_LUT55.B18;
    sbit  OPRND13_QUADSPI0_LUT55_bit at QUADSPI0_LUT55.B19;
    sbit  OPRND14_QUADSPI0_LUT55_bit at QUADSPI0_LUT55.B20;
    sbit  OPRND15_QUADSPI0_LUT55_bit at QUADSPI0_LUT55.B21;
    sbit  OPRND16_QUADSPI0_LUT55_bit at QUADSPI0_LUT55.B22;
    sbit  OPRND17_QUADSPI0_LUT55_bit at QUADSPI0_LUT55.B23;
    sbit  PAD10_QUADSPI0_LUT55_bit at QUADSPI0_LUT55.B24;
    sbit  PAD11_QUADSPI0_LUT55_bit at QUADSPI0_LUT55.B25;
    sbit  INSTR10_QUADSPI0_LUT55_bit at QUADSPI0_LUT55.B26;
    sbit  INSTR11_QUADSPI0_LUT55_bit at QUADSPI0_LUT55.B27;
    sbit  INSTR12_QUADSPI0_LUT55_bit at QUADSPI0_LUT55.B28;
    sbit  INSTR13_QUADSPI0_LUT55_bit at QUADSPI0_LUT55.B29;
    sbit  INSTR14_QUADSPI0_LUT55_bit at QUADSPI0_LUT55.B30;
    sbit  INSTR15_QUADSPI0_LUT55_bit at QUADSPI0_LUT55.B31;

sfr unsigned long   volatile QUADSPI0_LUT56       absolute 0x400DA3F0;
    sbit  OPRND00_QUADSPI0_LUT56_bit at QUADSPI0_LUT56.B0;
    sbit  OPRND01_QUADSPI0_LUT56_bit at QUADSPI0_LUT56.B1;
    sbit  OPRND02_QUADSPI0_LUT56_bit at QUADSPI0_LUT56.B2;
    sbit  OPRND03_QUADSPI0_LUT56_bit at QUADSPI0_LUT56.B3;
    sbit  OPRND04_QUADSPI0_LUT56_bit at QUADSPI0_LUT56.B4;
    sbit  OPRND05_QUADSPI0_LUT56_bit at QUADSPI0_LUT56.B5;
    sbit  OPRND06_QUADSPI0_LUT56_bit at QUADSPI0_LUT56.B6;
    sbit  OPRND07_QUADSPI0_LUT56_bit at QUADSPI0_LUT56.B7;
    sbit  PAD00_QUADSPI0_LUT56_bit at QUADSPI0_LUT56.B8;
    sbit  PAD01_QUADSPI0_LUT56_bit at QUADSPI0_LUT56.B9;
    sbit  INSTR00_QUADSPI0_LUT56_bit at QUADSPI0_LUT56.B10;
    sbit  INSTR01_QUADSPI0_LUT56_bit at QUADSPI0_LUT56.B11;
    sbit  INSTR02_QUADSPI0_LUT56_bit at QUADSPI0_LUT56.B12;
    sbit  INSTR03_QUADSPI0_LUT56_bit at QUADSPI0_LUT56.B13;
    sbit  INSTR04_QUADSPI0_LUT56_bit at QUADSPI0_LUT56.B14;
    sbit  INSTR05_QUADSPI0_LUT56_bit at QUADSPI0_LUT56.B15;
    sbit  OPRND10_QUADSPI0_LUT56_bit at QUADSPI0_LUT56.B16;
    sbit  OPRND11_QUADSPI0_LUT56_bit at QUADSPI0_LUT56.B17;
    sbit  OPRND12_QUADSPI0_LUT56_bit at QUADSPI0_LUT56.B18;
    sbit  OPRND13_QUADSPI0_LUT56_bit at QUADSPI0_LUT56.B19;
    sbit  OPRND14_QUADSPI0_LUT56_bit at QUADSPI0_LUT56.B20;
    sbit  OPRND15_QUADSPI0_LUT56_bit at QUADSPI0_LUT56.B21;
    sbit  OPRND16_QUADSPI0_LUT56_bit at QUADSPI0_LUT56.B22;
    sbit  OPRND17_QUADSPI0_LUT56_bit at QUADSPI0_LUT56.B23;
    sbit  PAD10_QUADSPI0_LUT56_bit at QUADSPI0_LUT56.B24;
    sbit  PAD11_QUADSPI0_LUT56_bit at QUADSPI0_LUT56.B25;
    sbit  INSTR10_QUADSPI0_LUT56_bit at QUADSPI0_LUT56.B26;
    sbit  INSTR11_QUADSPI0_LUT56_bit at QUADSPI0_LUT56.B27;
    sbit  INSTR12_QUADSPI0_LUT56_bit at QUADSPI0_LUT56.B28;
    sbit  INSTR13_QUADSPI0_LUT56_bit at QUADSPI0_LUT56.B29;
    sbit  INSTR14_QUADSPI0_LUT56_bit at QUADSPI0_LUT56.B30;
    sbit  INSTR15_QUADSPI0_LUT56_bit at QUADSPI0_LUT56.B31;

sfr unsigned long   volatile QUADSPI0_LUT57       absolute 0x400DA3F4;
    sbit  OPRND00_QUADSPI0_LUT57_bit at QUADSPI0_LUT57.B0;
    sbit  OPRND01_QUADSPI0_LUT57_bit at QUADSPI0_LUT57.B1;
    sbit  OPRND02_QUADSPI0_LUT57_bit at QUADSPI0_LUT57.B2;
    sbit  OPRND03_QUADSPI0_LUT57_bit at QUADSPI0_LUT57.B3;
    sbit  OPRND04_QUADSPI0_LUT57_bit at QUADSPI0_LUT57.B4;
    sbit  OPRND05_QUADSPI0_LUT57_bit at QUADSPI0_LUT57.B5;
    sbit  OPRND06_QUADSPI0_LUT57_bit at QUADSPI0_LUT57.B6;
    sbit  OPRND07_QUADSPI0_LUT57_bit at QUADSPI0_LUT57.B7;
    sbit  PAD00_QUADSPI0_LUT57_bit at QUADSPI0_LUT57.B8;
    sbit  PAD01_QUADSPI0_LUT57_bit at QUADSPI0_LUT57.B9;
    sbit  INSTR00_QUADSPI0_LUT57_bit at QUADSPI0_LUT57.B10;
    sbit  INSTR01_QUADSPI0_LUT57_bit at QUADSPI0_LUT57.B11;
    sbit  INSTR02_QUADSPI0_LUT57_bit at QUADSPI0_LUT57.B12;
    sbit  INSTR03_QUADSPI0_LUT57_bit at QUADSPI0_LUT57.B13;
    sbit  INSTR04_QUADSPI0_LUT57_bit at QUADSPI0_LUT57.B14;
    sbit  INSTR05_QUADSPI0_LUT57_bit at QUADSPI0_LUT57.B15;
    sbit  OPRND10_QUADSPI0_LUT57_bit at QUADSPI0_LUT57.B16;
    sbit  OPRND11_QUADSPI0_LUT57_bit at QUADSPI0_LUT57.B17;
    sbit  OPRND12_QUADSPI0_LUT57_bit at QUADSPI0_LUT57.B18;
    sbit  OPRND13_QUADSPI0_LUT57_bit at QUADSPI0_LUT57.B19;
    sbit  OPRND14_QUADSPI0_LUT57_bit at QUADSPI0_LUT57.B20;
    sbit  OPRND15_QUADSPI0_LUT57_bit at QUADSPI0_LUT57.B21;
    sbit  OPRND16_QUADSPI0_LUT57_bit at QUADSPI0_LUT57.B22;
    sbit  OPRND17_QUADSPI0_LUT57_bit at QUADSPI0_LUT57.B23;
    sbit  PAD10_QUADSPI0_LUT57_bit at QUADSPI0_LUT57.B24;
    sbit  PAD11_QUADSPI0_LUT57_bit at QUADSPI0_LUT57.B25;
    sbit  INSTR10_QUADSPI0_LUT57_bit at QUADSPI0_LUT57.B26;
    sbit  INSTR11_QUADSPI0_LUT57_bit at QUADSPI0_LUT57.B27;
    sbit  INSTR12_QUADSPI0_LUT57_bit at QUADSPI0_LUT57.B28;
    sbit  INSTR13_QUADSPI0_LUT57_bit at QUADSPI0_LUT57.B29;
    sbit  INSTR14_QUADSPI0_LUT57_bit at QUADSPI0_LUT57.B30;
    sbit  INSTR15_QUADSPI0_LUT57_bit at QUADSPI0_LUT57.B31;

sfr unsigned long   volatile QUADSPI0_LUT58       absolute 0x400DA3F8;
    sbit  OPRND00_QUADSPI0_LUT58_bit at QUADSPI0_LUT58.B0;
    sbit  OPRND01_QUADSPI0_LUT58_bit at QUADSPI0_LUT58.B1;
    sbit  OPRND02_QUADSPI0_LUT58_bit at QUADSPI0_LUT58.B2;
    sbit  OPRND03_QUADSPI0_LUT58_bit at QUADSPI0_LUT58.B3;
    sbit  OPRND04_QUADSPI0_LUT58_bit at QUADSPI0_LUT58.B4;
    sbit  OPRND05_QUADSPI0_LUT58_bit at QUADSPI0_LUT58.B5;
    sbit  OPRND06_QUADSPI0_LUT58_bit at QUADSPI0_LUT58.B6;
    sbit  OPRND07_QUADSPI0_LUT58_bit at QUADSPI0_LUT58.B7;
    sbit  PAD00_QUADSPI0_LUT58_bit at QUADSPI0_LUT58.B8;
    sbit  PAD01_QUADSPI0_LUT58_bit at QUADSPI0_LUT58.B9;
    sbit  INSTR00_QUADSPI0_LUT58_bit at QUADSPI0_LUT58.B10;
    sbit  INSTR01_QUADSPI0_LUT58_bit at QUADSPI0_LUT58.B11;
    sbit  INSTR02_QUADSPI0_LUT58_bit at QUADSPI0_LUT58.B12;
    sbit  INSTR03_QUADSPI0_LUT58_bit at QUADSPI0_LUT58.B13;
    sbit  INSTR04_QUADSPI0_LUT58_bit at QUADSPI0_LUT58.B14;
    sbit  INSTR05_QUADSPI0_LUT58_bit at QUADSPI0_LUT58.B15;
    sbit  OPRND10_QUADSPI0_LUT58_bit at QUADSPI0_LUT58.B16;
    sbit  OPRND11_QUADSPI0_LUT58_bit at QUADSPI0_LUT58.B17;
    sbit  OPRND12_QUADSPI0_LUT58_bit at QUADSPI0_LUT58.B18;
    sbit  OPRND13_QUADSPI0_LUT58_bit at QUADSPI0_LUT58.B19;
    sbit  OPRND14_QUADSPI0_LUT58_bit at QUADSPI0_LUT58.B20;
    sbit  OPRND15_QUADSPI0_LUT58_bit at QUADSPI0_LUT58.B21;
    sbit  OPRND16_QUADSPI0_LUT58_bit at QUADSPI0_LUT58.B22;
    sbit  OPRND17_QUADSPI0_LUT58_bit at QUADSPI0_LUT58.B23;
    sbit  PAD10_QUADSPI0_LUT58_bit at QUADSPI0_LUT58.B24;
    sbit  PAD11_QUADSPI0_LUT58_bit at QUADSPI0_LUT58.B25;
    sbit  INSTR10_QUADSPI0_LUT58_bit at QUADSPI0_LUT58.B26;
    sbit  INSTR11_QUADSPI0_LUT58_bit at QUADSPI0_LUT58.B27;
    sbit  INSTR12_QUADSPI0_LUT58_bit at QUADSPI0_LUT58.B28;
    sbit  INSTR13_QUADSPI0_LUT58_bit at QUADSPI0_LUT58.B29;
    sbit  INSTR14_QUADSPI0_LUT58_bit at QUADSPI0_LUT58.B30;
    sbit  INSTR15_QUADSPI0_LUT58_bit at QUADSPI0_LUT58.B31;

sfr unsigned long   volatile QUADSPI0_LUT59       absolute 0x400DA3FC;
    sbit  OPRND00_QUADSPI0_LUT59_bit at QUADSPI0_LUT59.B0;
    sbit  OPRND01_QUADSPI0_LUT59_bit at QUADSPI0_LUT59.B1;
    sbit  OPRND02_QUADSPI0_LUT59_bit at QUADSPI0_LUT59.B2;
    sbit  OPRND03_QUADSPI0_LUT59_bit at QUADSPI0_LUT59.B3;
    sbit  OPRND04_QUADSPI0_LUT59_bit at QUADSPI0_LUT59.B4;
    sbit  OPRND05_QUADSPI0_LUT59_bit at QUADSPI0_LUT59.B5;
    sbit  OPRND06_QUADSPI0_LUT59_bit at QUADSPI0_LUT59.B6;
    sbit  OPRND07_QUADSPI0_LUT59_bit at QUADSPI0_LUT59.B7;
    sbit  PAD00_QUADSPI0_LUT59_bit at QUADSPI0_LUT59.B8;
    sbit  PAD01_QUADSPI0_LUT59_bit at QUADSPI0_LUT59.B9;
    sbit  INSTR00_QUADSPI0_LUT59_bit at QUADSPI0_LUT59.B10;
    sbit  INSTR01_QUADSPI0_LUT59_bit at QUADSPI0_LUT59.B11;
    sbit  INSTR02_QUADSPI0_LUT59_bit at QUADSPI0_LUT59.B12;
    sbit  INSTR03_QUADSPI0_LUT59_bit at QUADSPI0_LUT59.B13;
    sbit  INSTR04_QUADSPI0_LUT59_bit at QUADSPI0_LUT59.B14;
    sbit  INSTR05_QUADSPI0_LUT59_bit at QUADSPI0_LUT59.B15;
    sbit  OPRND10_QUADSPI0_LUT59_bit at QUADSPI0_LUT59.B16;
    sbit  OPRND11_QUADSPI0_LUT59_bit at QUADSPI0_LUT59.B17;
    sbit  OPRND12_QUADSPI0_LUT59_bit at QUADSPI0_LUT59.B18;
    sbit  OPRND13_QUADSPI0_LUT59_bit at QUADSPI0_LUT59.B19;
    sbit  OPRND14_QUADSPI0_LUT59_bit at QUADSPI0_LUT59.B20;
    sbit  OPRND15_QUADSPI0_LUT59_bit at QUADSPI0_LUT59.B21;
    sbit  OPRND16_QUADSPI0_LUT59_bit at QUADSPI0_LUT59.B22;
    sbit  OPRND17_QUADSPI0_LUT59_bit at QUADSPI0_LUT59.B23;
    sbit  PAD10_QUADSPI0_LUT59_bit at QUADSPI0_LUT59.B24;
    sbit  PAD11_QUADSPI0_LUT59_bit at QUADSPI0_LUT59.B25;
    sbit  INSTR10_QUADSPI0_LUT59_bit at QUADSPI0_LUT59.B26;
    sbit  INSTR11_QUADSPI0_LUT59_bit at QUADSPI0_LUT59.B27;
    sbit  INSTR12_QUADSPI0_LUT59_bit at QUADSPI0_LUT59.B28;
    sbit  INSTR13_QUADSPI0_LUT59_bit at QUADSPI0_LUT59.B29;
    sbit  INSTR14_QUADSPI0_LUT59_bit at QUADSPI0_LUT59.B30;
    sbit  INSTR15_QUADSPI0_LUT59_bit at QUADSPI0_LUT59.B31;

sfr unsigned long   volatile QUADSPI0_LUT60       absolute 0x400DA400;
    sbit  OPRND00_QUADSPI0_LUT60_bit at QUADSPI0_LUT60.B0;
    sbit  OPRND01_QUADSPI0_LUT60_bit at QUADSPI0_LUT60.B1;
    sbit  OPRND02_QUADSPI0_LUT60_bit at QUADSPI0_LUT60.B2;
    sbit  OPRND03_QUADSPI0_LUT60_bit at QUADSPI0_LUT60.B3;
    sbit  OPRND04_QUADSPI0_LUT60_bit at QUADSPI0_LUT60.B4;
    sbit  OPRND05_QUADSPI0_LUT60_bit at QUADSPI0_LUT60.B5;
    sbit  OPRND06_QUADSPI0_LUT60_bit at QUADSPI0_LUT60.B6;
    sbit  OPRND07_QUADSPI0_LUT60_bit at QUADSPI0_LUT60.B7;
    sbit  PAD00_QUADSPI0_LUT60_bit at QUADSPI0_LUT60.B8;
    sbit  PAD01_QUADSPI0_LUT60_bit at QUADSPI0_LUT60.B9;
    sbit  INSTR00_QUADSPI0_LUT60_bit at QUADSPI0_LUT60.B10;
    sbit  INSTR01_QUADSPI0_LUT60_bit at QUADSPI0_LUT60.B11;
    sbit  INSTR02_QUADSPI0_LUT60_bit at QUADSPI0_LUT60.B12;
    sbit  INSTR03_QUADSPI0_LUT60_bit at QUADSPI0_LUT60.B13;
    sbit  INSTR04_QUADSPI0_LUT60_bit at QUADSPI0_LUT60.B14;
    sbit  INSTR05_QUADSPI0_LUT60_bit at QUADSPI0_LUT60.B15;
    sbit  OPRND10_QUADSPI0_LUT60_bit at QUADSPI0_LUT60.B16;
    sbit  OPRND11_QUADSPI0_LUT60_bit at QUADSPI0_LUT60.B17;
    sbit  OPRND12_QUADSPI0_LUT60_bit at QUADSPI0_LUT60.B18;
    sbit  OPRND13_QUADSPI0_LUT60_bit at QUADSPI0_LUT60.B19;
    sbit  OPRND14_QUADSPI0_LUT60_bit at QUADSPI0_LUT60.B20;
    sbit  OPRND15_QUADSPI0_LUT60_bit at QUADSPI0_LUT60.B21;
    sbit  OPRND16_QUADSPI0_LUT60_bit at QUADSPI0_LUT60.B22;
    sbit  OPRND17_QUADSPI0_LUT60_bit at QUADSPI0_LUT60.B23;
    sbit  PAD10_QUADSPI0_LUT60_bit at QUADSPI0_LUT60.B24;
    sbit  PAD11_QUADSPI0_LUT60_bit at QUADSPI0_LUT60.B25;
    sbit  INSTR10_QUADSPI0_LUT60_bit at QUADSPI0_LUT60.B26;
    sbit  INSTR11_QUADSPI0_LUT60_bit at QUADSPI0_LUT60.B27;
    sbit  INSTR12_QUADSPI0_LUT60_bit at QUADSPI0_LUT60.B28;
    sbit  INSTR13_QUADSPI0_LUT60_bit at QUADSPI0_LUT60.B29;
    sbit  INSTR14_QUADSPI0_LUT60_bit at QUADSPI0_LUT60.B30;
    sbit  INSTR15_QUADSPI0_LUT60_bit at QUADSPI0_LUT60.B31;

sfr unsigned long   volatile QUADSPI0_LUT61       absolute 0x400DA404;
    sbit  OPRND00_QUADSPI0_LUT61_bit at QUADSPI0_LUT61.B0;
    sbit  OPRND01_QUADSPI0_LUT61_bit at QUADSPI0_LUT61.B1;
    sbit  OPRND02_QUADSPI0_LUT61_bit at QUADSPI0_LUT61.B2;
    sbit  OPRND03_QUADSPI0_LUT61_bit at QUADSPI0_LUT61.B3;
    sbit  OPRND04_QUADSPI0_LUT61_bit at QUADSPI0_LUT61.B4;
    sbit  OPRND05_QUADSPI0_LUT61_bit at QUADSPI0_LUT61.B5;
    sbit  OPRND06_QUADSPI0_LUT61_bit at QUADSPI0_LUT61.B6;
    sbit  OPRND07_QUADSPI0_LUT61_bit at QUADSPI0_LUT61.B7;
    sbit  PAD00_QUADSPI0_LUT61_bit at QUADSPI0_LUT61.B8;
    sbit  PAD01_QUADSPI0_LUT61_bit at QUADSPI0_LUT61.B9;
    sbit  INSTR00_QUADSPI0_LUT61_bit at QUADSPI0_LUT61.B10;
    sbit  INSTR01_QUADSPI0_LUT61_bit at QUADSPI0_LUT61.B11;
    sbit  INSTR02_QUADSPI0_LUT61_bit at QUADSPI0_LUT61.B12;
    sbit  INSTR03_QUADSPI0_LUT61_bit at QUADSPI0_LUT61.B13;
    sbit  INSTR04_QUADSPI0_LUT61_bit at QUADSPI0_LUT61.B14;
    sbit  INSTR05_QUADSPI0_LUT61_bit at QUADSPI0_LUT61.B15;
    sbit  OPRND10_QUADSPI0_LUT61_bit at QUADSPI0_LUT61.B16;
    sbit  OPRND11_QUADSPI0_LUT61_bit at QUADSPI0_LUT61.B17;
    sbit  OPRND12_QUADSPI0_LUT61_bit at QUADSPI0_LUT61.B18;
    sbit  OPRND13_QUADSPI0_LUT61_bit at QUADSPI0_LUT61.B19;
    sbit  OPRND14_QUADSPI0_LUT61_bit at QUADSPI0_LUT61.B20;
    sbit  OPRND15_QUADSPI0_LUT61_bit at QUADSPI0_LUT61.B21;
    sbit  OPRND16_QUADSPI0_LUT61_bit at QUADSPI0_LUT61.B22;
    sbit  OPRND17_QUADSPI0_LUT61_bit at QUADSPI0_LUT61.B23;
    sbit  PAD10_QUADSPI0_LUT61_bit at QUADSPI0_LUT61.B24;
    sbit  PAD11_QUADSPI0_LUT61_bit at QUADSPI0_LUT61.B25;
    sbit  INSTR10_QUADSPI0_LUT61_bit at QUADSPI0_LUT61.B26;
    sbit  INSTR11_QUADSPI0_LUT61_bit at QUADSPI0_LUT61.B27;
    sbit  INSTR12_QUADSPI0_LUT61_bit at QUADSPI0_LUT61.B28;
    sbit  INSTR13_QUADSPI0_LUT61_bit at QUADSPI0_LUT61.B29;
    sbit  INSTR14_QUADSPI0_LUT61_bit at QUADSPI0_LUT61.B30;
    sbit  INSTR15_QUADSPI0_LUT61_bit at QUADSPI0_LUT61.B31;

sfr unsigned long   volatile QUADSPI0_LUT62       absolute 0x400DA408;
    sbit  OPRND00_QUADSPI0_LUT62_bit at QUADSPI0_LUT62.B0;
    sbit  OPRND01_QUADSPI0_LUT62_bit at QUADSPI0_LUT62.B1;
    sbit  OPRND02_QUADSPI0_LUT62_bit at QUADSPI0_LUT62.B2;
    sbit  OPRND03_QUADSPI0_LUT62_bit at QUADSPI0_LUT62.B3;
    sbit  OPRND04_QUADSPI0_LUT62_bit at QUADSPI0_LUT62.B4;
    sbit  OPRND05_QUADSPI0_LUT62_bit at QUADSPI0_LUT62.B5;
    sbit  OPRND06_QUADSPI0_LUT62_bit at QUADSPI0_LUT62.B6;
    sbit  OPRND07_QUADSPI0_LUT62_bit at QUADSPI0_LUT62.B7;
    sbit  PAD00_QUADSPI0_LUT62_bit at QUADSPI0_LUT62.B8;
    sbit  PAD01_QUADSPI0_LUT62_bit at QUADSPI0_LUT62.B9;
    sbit  INSTR00_QUADSPI0_LUT62_bit at QUADSPI0_LUT62.B10;
    sbit  INSTR01_QUADSPI0_LUT62_bit at QUADSPI0_LUT62.B11;
    sbit  INSTR02_QUADSPI0_LUT62_bit at QUADSPI0_LUT62.B12;
    sbit  INSTR03_QUADSPI0_LUT62_bit at QUADSPI0_LUT62.B13;
    sbit  INSTR04_QUADSPI0_LUT62_bit at QUADSPI0_LUT62.B14;
    sbit  INSTR05_QUADSPI0_LUT62_bit at QUADSPI0_LUT62.B15;
    sbit  OPRND10_QUADSPI0_LUT62_bit at QUADSPI0_LUT62.B16;
    sbit  OPRND11_QUADSPI0_LUT62_bit at QUADSPI0_LUT62.B17;
    sbit  OPRND12_QUADSPI0_LUT62_bit at QUADSPI0_LUT62.B18;
    sbit  OPRND13_QUADSPI0_LUT62_bit at QUADSPI0_LUT62.B19;
    sbit  OPRND14_QUADSPI0_LUT62_bit at QUADSPI0_LUT62.B20;
    sbit  OPRND15_QUADSPI0_LUT62_bit at QUADSPI0_LUT62.B21;
    sbit  OPRND16_QUADSPI0_LUT62_bit at QUADSPI0_LUT62.B22;
    sbit  OPRND17_QUADSPI0_LUT62_bit at QUADSPI0_LUT62.B23;
    sbit  PAD10_QUADSPI0_LUT62_bit at QUADSPI0_LUT62.B24;
    sbit  PAD11_QUADSPI0_LUT62_bit at QUADSPI0_LUT62.B25;
    sbit  INSTR10_QUADSPI0_LUT62_bit at QUADSPI0_LUT62.B26;
    sbit  INSTR11_QUADSPI0_LUT62_bit at QUADSPI0_LUT62.B27;
    sbit  INSTR12_QUADSPI0_LUT62_bit at QUADSPI0_LUT62.B28;
    sbit  INSTR13_QUADSPI0_LUT62_bit at QUADSPI0_LUT62.B29;
    sbit  INSTR14_QUADSPI0_LUT62_bit at QUADSPI0_LUT62.B30;
    sbit  INSTR15_QUADSPI0_LUT62_bit at QUADSPI0_LUT62.B31;

sfr unsigned long   volatile QUADSPI0_LUT63       absolute 0x400DA40C;
    sbit  OPRND00_QUADSPI0_LUT63_bit at QUADSPI0_LUT63.B0;
    sbit  OPRND01_QUADSPI0_LUT63_bit at QUADSPI0_LUT63.B1;
    sbit  OPRND02_QUADSPI0_LUT63_bit at QUADSPI0_LUT63.B2;
    sbit  OPRND03_QUADSPI0_LUT63_bit at QUADSPI0_LUT63.B3;
    sbit  OPRND04_QUADSPI0_LUT63_bit at QUADSPI0_LUT63.B4;
    sbit  OPRND05_QUADSPI0_LUT63_bit at QUADSPI0_LUT63.B5;
    sbit  OPRND06_QUADSPI0_LUT63_bit at QUADSPI0_LUT63.B6;
    sbit  OPRND07_QUADSPI0_LUT63_bit at QUADSPI0_LUT63.B7;
    sbit  PAD00_QUADSPI0_LUT63_bit at QUADSPI0_LUT63.B8;
    sbit  PAD01_QUADSPI0_LUT63_bit at QUADSPI0_LUT63.B9;
    sbit  INSTR00_QUADSPI0_LUT63_bit at QUADSPI0_LUT63.B10;
    sbit  INSTR01_QUADSPI0_LUT63_bit at QUADSPI0_LUT63.B11;
    sbit  INSTR02_QUADSPI0_LUT63_bit at QUADSPI0_LUT63.B12;
    sbit  INSTR03_QUADSPI0_LUT63_bit at QUADSPI0_LUT63.B13;
    sbit  INSTR04_QUADSPI0_LUT63_bit at QUADSPI0_LUT63.B14;
    sbit  INSTR05_QUADSPI0_LUT63_bit at QUADSPI0_LUT63.B15;
    sbit  OPRND10_QUADSPI0_LUT63_bit at QUADSPI0_LUT63.B16;
    sbit  OPRND11_QUADSPI0_LUT63_bit at QUADSPI0_LUT63.B17;
    sbit  OPRND12_QUADSPI0_LUT63_bit at QUADSPI0_LUT63.B18;
    sbit  OPRND13_QUADSPI0_LUT63_bit at QUADSPI0_LUT63.B19;
    sbit  OPRND14_QUADSPI0_LUT63_bit at QUADSPI0_LUT63.B20;
    sbit  OPRND15_QUADSPI0_LUT63_bit at QUADSPI0_LUT63.B21;
    sbit  OPRND16_QUADSPI0_LUT63_bit at QUADSPI0_LUT63.B22;
    sbit  OPRND17_QUADSPI0_LUT63_bit at QUADSPI0_LUT63.B23;
    sbit  PAD10_QUADSPI0_LUT63_bit at QUADSPI0_LUT63.B24;
    sbit  PAD11_QUADSPI0_LUT63_bit at QUADSPI0_LUT63.B25;
    sbit  INSTR10_QUADSPI0_LUT63_bit at QUADSPI0_LUT63.B26;
    sbit  INSTR11_QUADSPI0_LUT63_bit at QUADSPI0_LUT63.B27;
    sbit  INSTR12_QUADSPI0_LUT63_bit at QUADSPI0_LUT63.B28;
    sbit  INSTR13_QUADSPI0_LUT63_bit at QUADSPI0_LUT63.B29;
    sbit  INSTR14_QUADSPI0_LUT63_bit at QUADSPI0_LUT63.B30;
    sbit  INSTR15_QUADSPI0_LUT63_bit at QUADSPI0_LUT63.B31;

sfr unsigned long   volatile FLEXIO0_VERID        absolute 0x400DF000;
    const register unsigned short int FEATURE0 = 0;
    sbit  FEATURE0_bit at FLEXIO0_VERID.B0;
    const register unsigned short int FEATURE1 = 1;
    sbit  FEATURE1_bit at FLEXIO0_VERID.B1;
    const register unsigned short int FEATURE2 = 2;
    sbit  FEATURE2_bit at FLEXIO0_VERID.B2;
    const register unsigned short int FEATURE3 = 3;
    sbit  FEATURE3_bit at FLEXIO0_VERID.B3;
    const register unsigned short int FEATURE4 = 4;
    sbit  FEATURE4_bit at FLEXIO0_VERID.B4;
    const register unsigned short int FEATURE5 = 5;
    sbit  FEATURE5_bit at FLEXIO0_VERID.B5;
    const register unsigned short int FEATURE6 = 6;
    sbit  FEATURE6_bit at FLEXIO0_VERID.B6;
    const register unsigned short int FEATURE7 = 7;
    sbit  FEATURE7_bit at FLEXIO0_VERID.B7;
    const register unsigned short int FEATURE8 = 8;
    sbit  FEATURE8_bit at FLEXIO0_VERID.B8;
    const register unsigned short int FEATURE9 = 9;
    sbit  FEATURE9_bit at FLEXIO0_VERID.B9;
    const register unsigned short int FEATURE10 = 10;
    sbit  FEATURE10_bit at FLEXIO0_VERID.B10;
    const register unsigned short int FEATURE11 = 11;
    sbit  FEATURE11_bit at FLEXIO0_VERID.B11;
    const register unsigned short int FEATURE12 = 12;
    sbit  FEATURE12_bit at FLEXIO0_VERID.B12;
    const register unsigned short int FEATURE13 = 13;
    sbit  FEATURE13_bit at FLEXIO0_VERID.B13;
    const register unsigned short int FEATURE14 = 14;
    sbit  FEATURE14_bit at FLEXIO0_VERID.B14;
    const register unsigned short int FEATURE15 = 15;
    sbit  FEATURE15_bit at FLEXIO0_VERID.B15;
    const register unsigned short int MINOR0 = 16;
    sbit  MINOR0_bit at FLEXIO0_VERID.B16;
    const register unsigned short int MINOR1 = 17;
    sbit  MINOR1_bit at FLEXIO0_VERID.B17;
    const register unsigned short int MINOR2 = 18;
    sbit  MINOR2_bit at FLEXIO0_VERID.B18;
    const register unsigned short int MINOR3 = 19;
    sbit  MINOR3_bit at FLEXIO0_VERID.B19;
    const register unsigned short int MINOR4 = 20;
    sbit  MINOR4_bit at FLEXIO0_VERID.B20;
    const register unsigned short int MINOR5 = 21;
    sbit  MINOR5_bit at FLEXIO0_VERID.B21;
    const register unsigned short int MINOR6 = 22;
    sbit  MINOR6_bit at FLEXIO0_VERID.B22;
    const register unsigned short int MINOR7 = 23;
    sbit  MINOR7_bit at FLEXIO0_VERID.B23;
    const register unsigned short int MAJOR0 = 24;
    sbit  MAJOR0_bit at FLEXIO0_VERID.B24;
    const register unsigned short int MAJOR1 = 25;
    sbit  MAJOR1_bit at FLEXIO0_VERID.B25;
    const register unsigned short int MAJOR2 = 26;
    sbit  MAJOR2_bit at FLEXIO0_VERID.B26;
    const register unsigned short int MAJOR3 = 27;
    sbit  MAJOR3_bit at FLEXIO0_VERID.B27;
    const register unsigned short int MAJOR4 = 28;
    sbit  MAJOR4_bit at FLEXIO0_VERID.B28;
    const register unsigned short int MAJOR5 = 29;
    sbit  MAJOR5_bit at FLEXIO0_VERID.B29;
    const register unsigned short int MAJOR6 = 30;
    sbit  MAJOR6_bit at FLEXIO0_VERID.B30;
    const register unsigned short int MAJOR7 = 31;
    sbit  MAJOR7_bit at FLEXIO0_VERID.B31;

sfr unsigned long   volatile FLEXIO0_PARAM        absolute 0x400DF004;
    const register unsigned short int SHIFTER0 = 0;
    sbit  SHIFTER0_bit at FLEXIO0_PARAM.B0;
    const register unsigned short int SHIFTER1 = 1;
    sbit  SHIFTER1_bit at FLEXIO0_PARAM.B1;
    const register unsigned short int SHIFTER2 = 2;
    sbit  SHIFTER2_bit at FLEXIO0_PARAM.B2;
    const register unsigned short int SHIFTER3 = 3;
    sbit  SHIFTER3_bit at FLEXIO0_PARAM.B3;
    const register unsigned short int SHIFTER4 = 4;
    sbit  SHIFTER4_bit at FLEXIO0_PARAM.B4;
    const register unsigned short int SHIFTER5 = 5;
    sbit  SHIFTER5_bit at FLEXIO0_PARAM.B5;
    const register unsigned short int SHIFTER6 = 6;
    sbit  SHIFTER6_bit at FLEXIO0_PARAM.B6;
    const register unsigned short int SHIFTER7 = 7;
    sbit  SHIFTER7_bit at FLEXIO0_PARAM.B7;
    const register unsigned short int TIMER0 = 8;
    sbit  TIMER0_bit at FLEXIO0_PARAM.B8;
    const register unsigned short int TIMER1 = 9;
    sbit  TIMER1_bit at FLEXIO0_PARAM.B9;
    const register unsigned short int TIMER2 = 10;
    sbit  TIMER2_bit at FLEXIO0_PARAM.B10;
    const register unsigned short int TIMER3 = 11;
    sbit  TIMER3_bit at FLEXIO0_PARAM.B11;
    const register unsigned short int TIMER4 = 12;
    sbit  TIMER4_bit at FLEXIO0_PARAM.B12;
    const register unsigned short int TIMER5 = 13;
    sbit  TIMER5_bit at FLEXIO0_PARAM.B13;
    const register unsigned short int TIMER6 = 14;
    sbit  TIMER6_bit at FLEXIO0_PARAM.B14;
    const register unsigned short int TIMER7 = 15;
    sbit  TIMER7_bit at FLEXIO0_PARAM.B15;
    const register unsigned short int PIN0 = 16;
    sbit  PIN0_bit at FLEXIO0_PARAM.B16;
    const register unsigned short int PIN1 = 17;
    sbit  PIN1_bit at FLEXIO0_PARAM.B17;
    const register unsigned short int PIN2 = 18;
    sbit  PIN2_bit at FLEXIO0_PARAM.B18;
    const register unsigned short int PIN3 = 19;
    sbit  PIN3_bit at FLEXIO0_PARAM.B19;
    const register unsigned short int PIN4 = 20;
    sbit  PIN4_bit at FLEXIO0_PARAM.B20;
    const register unsigned short int PIN5 = 21;
    sbit  PIN5_bit at FLEXIO0_PARAM.B21;
    const register unsigned short int PIN6 = 22;
    sbit  PIN6_bit at FLEXIO0_PARAM.B22;
    const register unsigned short int PIN7 = 23;
    sbit  PIN7_bit at FLEXIO0_PARAM.B23;
    const register unsigned short int TRIGGER0 = 24;
    sbit  TRIGGER0_bit at FLEXIO0_PARAM.B24;
    const register unsigned short int TRIGGER1 = 25;
    sbit  TRIGGER1_bit at FLEXIO0_PARAM.B25;
    const register unsigned short int TRIGGER2 = 26;
    sbit  TRIGGER2_bit at FLEXIO0_PARAM.B26;
    const register unsigned short int TRIGGER3 = 27;
    sbit  TRIGGER3_bit at FLEXIO0_PARAM.B27;
    const register unsigned short int TRIGGER4 = 28;
    sbit  TRIGGER4_bit at FLEXIO0_PARAM.B28;
    const register unsigned short int TRIGGER5 = 29;
    sbit  TRIGGER5_bit at FLEXIO0_PARAM.B29;
    const register unsigned short int TRIGGER6 = 30;
    sbit  TRIGGER6_bit at FLEXIO0_PARAM.B30;
    const register unsigned short int TRIGGER7 = 31;
    sbit  TRIGGER7_bit at FLEXIO0_PARAM.B31;

sfr unsigned long   volatile FLEXIO0_CTRL         absolute 0x400DF008;
    const register unsigned short int FLEXEN = 0;
    sbit  FLEXEN_bit at FLEXIO0_CTRL.B0;
    const register unsigned short int SWRST = 1;
    sbit  SWRST_bit at FLEXIO0_CTRL.B1;
    const register unsigned short int FASTACC = 2;
    sbit  FASTACC_bit at FLEXIO0_CTRL.B2;
    sbit  DBGE_FLEXIO0_CTRL_bit at FLEXIO0_CTRL.B30;
    const register unsigned short int DOZEN = 31;
    sbit  DOZEN_bit at FLEXIO0_CTRL.B31;

sfr unsigned long   volatile FLEXIO0_PIN          absolute 0x400DF00C;
    const register unsigned short int PDI0 = 0;
    sbit  PDI0_bit at FLEXIO0_PIN.B0;
    const register unsigned short int PDI1 = 1;
    sbit  PDI1_bit at FLEXIO0_PIN.B1;
    const register unsigned short int PDI2 = 2;
    sbit  PDI2_bit at FLEXIO0_PIN.B2;
    const register unsigned short int PDI3 = 3;
    sbit  PDI3_bit at FLEXIO0_PIN.B3;
    const register unsigned short int PDI4 = 4;
    sbit  PDI4_bit at FLEXIO0_PIN.B4;
    const register unsigned short int PDI5 = 5;
    sbit  PDI5_bit at FLEXIO0_PIN.B5;
    const register unsigned short int PDI6 = 6;
    sbit  PDI6_bit at FLEXIO0_PIN.B6;
    const register unsigned short int PDI7 = 7;
    sbit  PDI7_bit at FLEXIO0_PIN.B7;
    const register unsigned short int PDI8 = 8;
    sbit  PDI8_bit at FLEXIO0_PIN.B8;
    const register unsigned short int PDI9 = 9;
    sbit  PDI9_bit at FLEXIO0_PIN.B9;
    const register unsigned short int PDI10 = 10;
    sbit  PDI10_bit at FLEXIO0_PIN.B10;
    const register unsigned short int PDI11 = 11;
    sbit  PDI11_bit at FLEXIO0_PIN.B11;
    const register unsigned short int PDI12 = 12;
    sbit  PDI12_bit at FLEXIO0_PIN.B12;
    const register unsigned short int PDI13 = 13;
    sbit  PDI13_bit at FLEXIO0_PIN.B13;
    const register unsigned short int PDI14 = 14;
    sbit  PDI14_bit at FLEXIO0_PIN.B14;
    const register unsigned short int PDI15 = 15;
    sbit  PDI15_bit at FLEXIO0_PIN.B15;
    const register unsigned short int PDI16 = 16;
    sbit  PDI16_bit at FLEXIO0_PIN.B16;
    const register unsigned short int PDI17 = 17;
    sbit  PDI17_bit at FLEXIO0_PIN.B17;
    const register unsigned short int PDI18 = 18;
    sbit  PDI18_bit at FLEXIO0_PIN.B18;
    const register unsigned short int PDI19 = 19;
    sbit  PDI19_bit at FLEXIO0_PIN.B19;
    const register unsigned short int PDI20 = 20;
    sbit  PDI20_bit at FLEXIO0_PIN.B20;
    const register unsigned short int PDI21 = 21;
    sbit  PDI21_bit at FLEXIO0_PIN.B21;
    const register unsigned short int PDI22 = 22;
    sbit  PDI22_bit at FLEXIO0_PIN.B22;
    const register unsigned short int PDI23 = 23;
    sbit  PDI23_bit at FLEXIO0_PIN.B23;
    const register unsigned short int PDI24 = 24;
    sbit  PDI24_bit at FLEXIO0_PIN.B24;
    const register unsigned short int PDI25 = 25;
    sbit  PDI25_bit at FLEXIO0_PIN.B25;
    const register unsigned short int PDI26 = 26;
    sbit  PDI26_bit at FLEXIO0_PIN.B26;
    const register unsigned short int PDI27 = 27;
    sbit  PDI27_bit at FLEXIO0_PIN.B27;
    const register unsigned short int PDI28 = 28;
    sbit  PDI28_bit at FLEXIO0_PIN.B28;
    const register unsigned short int PDI29 = 29;
    sbit  PDI29_bit at FLEXIO0_PIN.B29;
    const register unsigned short int PDI30 = 30;
    sbit  PDI30_bit at FLEXIO0_PIN.B30;
    const register unsigned short int PDI31 = 31;
    sbit  PDI31_bit at FLEXIO0_PIN.B31;

sfr unsigned long   volatile FLEXIO0_SHIFTSTAT    absolute 0x400DF010;
    const register unsigned short int SSF0 = 0;
    sbit  SSF0_bit at FLEXIO0_SHIFTSTAT.B0;
    const register unsigned short int SSF1 = 1;
    sbit  SSF1_bit at FLEXIO0_SHIFTSTAT.B1;
    const register unsigned short int SSF2 = 2;
    sbit  SSF2_bit at FLEXIO0_SHIFTSTAT.B2;
    const register unsigned short int SSF3 = 3;
    sbit  SSF3_bit at FLEXIO0_SHIFTSTAT.B3;
    const register unsigned short int SSF4 = 4;
    sbit  SSF4_bit at FLEXIO0_SHIFTSTAT.B4;
    const register unsigned short int SSF5 = 5;
    sbit  SSF5_bit at FLEXIO0_SHIFTSTAT.B5;
    const register unsigned short int SSF6 = 6;
    sbit  SSF6_bit at FLEXIO0_SHIFTSTAT.B6;
    const register unsigned short int SSF7 = 7;
    sbit  SSF7_bit at FLEXIO0_SHIFTSTAT.B7;

sfr unsigned long   volatile FLEXIO0_SHIFTERR     absolute 0x400DF014;
    const register unsigned short int SEF0 = 0;
    sbit  SEF0_bit at FLEXIO0_SHIFTERR.B0;
    const register unsigned short int SEF1 = 1;
    sbit  SEF1_bit at FLEXIO0_SHIFTERR.B1;
    const register unsigned short int SEF2 = 2;
    sbit  SEF2_bit at FLEXIO0_SHIFTERR.B2;
    const register unsigned short int SEF3 = 3;
    sbit  SEF3_bit at FLEXIO0_SHIFTERR.B3;
    const register unsigned short int SEF4 = 4;
    sbit  SEF4_bit at FLEXIO0_SHIFTERR.B4;
    const register unsigned short int SEF5 = 5;
    sbit  SEF5_bit at FLEXIO0_SHIFTERR.B5;
    const register unsigned short int SEF6 = 6;
    sbit  SEF6_bit at FLEXIO0_SHIFTERR.B6;
    const register unsigned short int SEF7 = 7;
    sbit  SEF7_bit at FLEXIO0_SHIFTERR.B7;

sfr unsigned long   volatile FLEXIO0_TIMSTAT      absolute 0x400DF018;
    const register unsigned short int TSF0 = 0;
    sbit  TSF0_bit at FLEXIO0_TIMSTAT.B0;
    const register unsigned short int TSF1 = 1;
    sbit  TSF1_bit at FLEXIO0_TIMSTAT.B1;
    const register unsigned short int TSF2 = 2;
    sbit  TSF2_bit at FLEXIO0_TIMSTAT.B2;
    const register unsigned short int TSF3 = 3;
    sbit  TSF3_bit at FLEXIO0_TIMSTAT.B3;
    const register unsigned short int TSF4 = 4;
    sbit  TSF4_bit at FLEXIO0_TIMSTAT.B4;
    const register unsigned short int TSF5 = 5;
    sbit  TSF5_bit at FLEXIO0_TIMSTAT.B5;
    const register unsigned short int TSF6 = 6;
    sbit  TSF6_bit at FLEXIO0_TIMSTAT.B6;
    const register unsigned short int TSF7 = 7;
    sbit  TSF7_bit at FLEXIO0_TIMSTAT.B7;

sfr unsigned long   volatile FLEXIO0_SHIFTSIEN    absolute 0x400DF020;
    const register unsigned short int SSIE0 = 0;
    sbit  SSIE0_bit at FLEXIO0_SHIFTSIEN.B0;
    const register unsigned short int SSIE1 = 1;
    sbit  SSIE1_bit at FLEXIO0_SHIFTSIEN.B1;
    const register unsigned short int SSIE2 = 2;
    sbit  SSIE2_bit at FLEXIO0_SHIFTSIEN.B2;
    const register unsigned short int SSIE3 = 3;
    sbit  SSIE3_bit at FLEXIO0_SHIFTSIEN.B3;
    const register unsigned short int SSIE4 = 4;
    sbit  SSIE4_bit at FLEXIO0_SHIFTSIEN.B4;
    const register unsigned short int SSIE5 = 5;
    sbit  SSIE5_bit at FLEXIO0_SHIFTSIEN.B5;
    const register unsigned short int SSIE6 = 6;
    sbit  SSIE6_bit at FLEXIO0_SHIFTSIEN.B6;
    const register unsigned short int SSIE7 = 7;
    sbit  SSIE7_bit at FLEXIO0_SHIFTSIEN.B7;

sfr unsigned long   volatile FLEXIO0_SHIFTEIEN    absolute 0x400DF024;
    const register unsigned short int SEIE0 = 0;
    sbit  SEIE0_bit at FLEXIO0_SHIFTEIEN.B0;
    const register unsigned short int SEIE1 = 1;
    sbit  SEIE1_bit at FLEXIO0_SHIFTEIEN.B1;
    const register unsigned short int SEIE2 = 2;
    sbit  SEIE2_bit at FLEXIO0_SHIFTEIEN.B2;
    const register unsigned short int SEIE3 = 3;
    sbit  SEIE3_bit at FLEXIO0_SHIFTEIEN.B3;
    const register unsigned short int SEIE4 = 4;
    sbit  SEIE4_bit at FLEXIO0_SHIFTEIEN.B4;
    const register unsigned short int SEIE5 = 5;
    sbit  SEIE5_bit at FLEXIO0_SHIFTEIEN.B5;
    const register unsigned short int SEIE6 = 6;
    sbit  SEIE6_bit at FLEXIO0_SHIFTEIEN.B6;
    const register unsigned short int SEIE7 = 7;
    sbit  SEIE7_bit at FLEXIO0_SHIFTEIEN.B7;

sfr unsigned long   volatile FLEXIO0_TIMIEN       absolute 0x400DF028;
    const register unsigned short int TEIE0 = 0;
    sbit  TEIE0_bit at FLEXIO0_TIMIEN.B0;
    const register unsigned short int TEIE1 = 1;
    sbit  TEIE1_bit at FLEXIO0_TIMIEN.B1;
    const register unsigned short int TEIE2 = 2;
    sbit  TEIE2_bit at FLEXIO0_TIMIEN.B2;
    const register unsigned short int TEIE3 = 3;
    sbit  TEIE3_bit at FLEXIO0_TIMIEN.B3;
    const register unsigned short int TEIE4 = 4;
    sbit  TEIE4_bit at FLEXIO0_TIMIEN.B4;
    const register unsigned short int TEIE5 = 5;
    sbit  TEIE5_bit at FLEXIO0_TIMIEN.B5;
    const register unsigned short int TEIE6 = 6;
    sbit  TEIE6_bit at FLEXIO0_TIMIEN.B6;
    const register unsigned short int TEIE7 = 7;
    sbit  TEIE7_bit at FLEXIO0_TIMIEN.B7;

sfr unsigned long   volatile FLEXIO0_SHIFTSDEN    absolute 0x400DF030;
    const register unsigned short int SSDE0 = 0;
    sbit  SSDE0_bit at FLEXIO0_SHIFTSDEN.B0;
    const register unsigned short int SSDE1 = 1;
    sbit  SSDE1_bit at FLEXIO0_SHIFTSDEN.B1;
    const register unsigned short int SSDE2 = 2;
    sbit  SSDE2_bit at FLEXIO0_SHIFTSDEN.B2;
    const register unsigned short int SSDE3 = 3;
    sbit  SSDE3_bit at FLEXIO0_SHIFTSDEN.B3;
    const register unsigned short int SSDE4 = 4;
    sbit  SSDE4_bit at FLEXIO0_SHIFTSDEN.B4;
    const register unsigned short int SSDE5 = 5;
    sbit  SSDE5_bit at FLEXIO0_SHIFTSDEN.B5;
    const register unsigned short int SSDE6 = 6;
    sbit  SSDE6_bit at FLEXIO0_SHIFTSDEN.B6;
    const register unsigned short int SSDE7 = 7;
    sbit  SSDE7_bit at FLEXIO0_SHIFTSDEN.B7;

sfr unsigned long   volatile FLEXIO0_SHIFTSTATE   absolute 0x400DF040;
    const register unsigned short int STATE0 = 0;
    sbit  STATE0_bit at FLEXIO0_SHIFTSTATE.B0;
    const register unsigned short int STATE1 = 1;
    sbit  STATE1_bit at FLEXIO0_SHIFTSTATE.B1;
    const register unsigned short int STATE2 = 2;
    sbit  STATE2_bit at FLEXIO0_SHIFTSTATE.B2;

sfr unsigned long   volatile FLEXIO0_SHIFTCTL0    absolute 0x400DF080;
    sbit  SMOD0_FLEXIO0_SHIFTCTL0_bit at FLEXIO0_SHIFTCTL0.B0;
    sbit  SMOD1_FLEXIO0_SHIFTCTL0_bit at FLEXIO0_SHIFTCTL0.B1;
    sbit  SMOD2_FLEXIO0_SHIFTCTL0_bit at FLEXIO0_SHIFTCTL0.B2;
    const register unsigned short int PINPOL = 7;
    sbit  PINPOL_bit at FLEXIO0_SHIFTCTL0.B7;
    const register unsigned short int PINSEL0 = 8;
    sbit  PINSEL0_bit at FLEXIO0_SHIFTCTL0.B8;
    const register unsigned short int PINSEL1 = 9;
    sbit  PINSEL1_bit at FLEXIO0_SHIFTCTL0.B9;
    const register unsigned short int PINSEL2 = 10;
    sbit  PINSEL2_bit at FLEXIO0_SHIFTCTL0.B10;
    const register unsigned short int PINSEL3 = 11;
    sbit  PINSEL3_bit at FLEXIO0_SHIFTCTL0.B11;
    const register unsigned short int PINSEL4 = 12;
    sbit  PINSEL4_bit at FLEXIO0_SHIFTCTL0.B12;
    const register unsigned short int PINCFG0 = 16;
    sbit  PINCFG0_bit at FLEXIO0_SHIFTCTL0.B16;
    const register unsigned short int PINCFG1 = 17;
    sbit  PINCFG1_bit at FLEXIO0_SHIFTCTL0.B17;
    const register unsigned short int TIMPOL = 23;
    sbit  TIMPOL_bit at FLEXIO0_SHIFTCTL0.B23;
    const register unsigned short int TIMSEL0 = 24;
    sbit  TIMSEL0_bit at FLEXIO0_SHIFTCTL0.B24;
    const register unsigned short int TIMSEL1 = 25;
    sbit  TIMSEL1_bit at FLEXIO0_SHIFTCTL0.B25;
    const register unsigned short int TIMSEL2 = 26;
    sbit  TIMSEL2_bit at FLEXIO0_SHIFTCTL0.B26;

sfr unsigned long   volatile FLEXIO0_SHIFTCTL1    absolute 0x400DF084;
    sbit  SMOD0_FLEXIO0_SHIFTCTL1_bit at FLEXIO0_SHIFTCTL1.B0;
    sbit  SMOD1_FLEXIO0_SHIFTCTL1_bit at FLEXIO0_SHIFTCTL1.B1;
    sbit  SMOD2_FLEXIO0_SHIFTCTL1_bit at FLEXIO0_SHIFTCTL1.B2;
    sbit  PINPOL_FLEXIO0_SHIFTCTL1_bit at FLEXIO0_SHIFTCTL1.B7;
    sbit  PINSEL0_FLEXIO0_SHIFTCTL1_bit at FLEXIO0_SHIFTCTL1.B8;
    sbit  PINSEL1_FLEXIO0_SHIFTCTL1_bit at FLEXIO0_SHIFTCTL1.B9;
    sbit  PINSEL2_FLEXIO0_SHIFTCTL1_bit at FLEXIO0_SHIFTCTL1.B10;
    sbit  PINSEL3_FLEXIO0_SHIFTCTL1_bit at FLEXIO0_SHIFTCTL1.B11;
    sbit  PINSEL4_FLEXIO0_SHIFTCTL1_bit at FLEXIO0_SHIFTCTL1.B12;
    sbit  PINCFG0_FLEXIO0_SHIFTCTL1_bit at FLEXIO0_SHIFTCTL1.B16;
    sbit  PINCFG1_FLEXIO0_SHIFTCTL1_bit at FLEXIO0_SHIFTCTL1.B17;
    sbit  TIMPOL_FLEXIO0_SHIFTCTL1_bit at FLEXIO0_SHIFTCTL1.B23;
    sbit  TIMSEL0_FLEXIO0_SHIFTCTL1_bit at FLEXIO0_SHIFTCTL1.B24;
    sbit  TIMSEL1_FLEXIO0_SHIFTCTL1_bit at FLEXIO0_SHIFTCTL1.B25;
    sbit  TIMSEL2_FLEXIO0_SHIFTCTL1_bit at FLEXIO0_SHIFTCTL1.B26;

sfr unsigned long   volatile FLEXIO0_SHIFTCTL2    absolute 0x400DF088;
    sbit  SMOD0_FLEXIO0_SHIFTCTL2_bit at FLEXIO0_SHIFTCTL2.B0;
    sbit  SMOD1_FLEXIO0_SHIFTCTL2_bit at FLEXIO0_SHIFTCTL2.B1;
    sbit  SMOD2_FLEXIO0_SHIFTCTL2_bit at FLEXIO0_SHIFTCTL2.B2;
    sbit  PINPOL_FLEXIO0_SHIFTCTL2_bit at FLEXIO0_SHIFTCTL2.B7;
    sbit  PINSEL0_FLEXIO0_SHIFTCTL2_bit at FLEXIO0_SHIFTCTL2.B8;
    sbit  PINSEL1_FLEXIO0_SHIFTCTL2_bit at FLEXIO0_SHIFTCTL2.B9;
    sbit  PINSEL2_FLEXIO0_SHIFTCTL2_bit at FLEXIO0_SHIFTCTL2.B10;
    sbit  PINSEL3_FLEXIO0_SHIFTCTL2_bit at FLEXIO0_SHIFTCTL2.B11;
    sbit  PINSEL4_FLEXIO0_SHIFTCTL2_bit at FLEXIO0_SHIFTCTL2.B12;
    sbit  PINCFG0_FLEXIO0_SHIFTCTL2_bit at FLEXIO0_SHIFTCTL2.B16;
    sbit  PINCFG1_FLEXIO0_SHIFTCTL2_bit at FLEXIO0_SHIFTCTL2.B17;
    sbit  TIMPOL_FLEXIO0_SHIFTCTL2_bit at FLEXIO0_SHIFTCTL2.B23;
    sbit  TIMSEL0_FLEXIO0_SHIFTCTL2_bit at FLEXIO0_SHIFTCTL2.B24;
    sbit  TIMSEL1_FLEXIO0_SHIFTCTL2_bit at FLEXIO0_SHIFTCTL2.B25;
    sbit  TIMSEL2_FLEXIO0_SHIFTCTL2_bit at FLEXIO0_SHIFTCTL2.B26;

sfr unsigned long   volatile FLEXIO0_SHIFTCTL3    absolute 0x400DF08C;
    sbit  SMOD0_FLEXIO0_SHIFTCTL3_bit at FLEXIO0_SHIFTCTL3.B0;
    sbit  SMOD1_FLEXIO0_SHIFTCTL3_bit at FLEXIO0_SHIFTCTL3.B1;
    sbit  SMOD2_FLEXIO0_SHIFTCTL3_bit at FLEXIO0_SHIFTCTL3.B2;
    sbit  PINPOL_FLEXIO0_SHIFTCTL3_bit at FLEXIO0_SHIFTCTL3.B7;
    sbit  PINSEL0_FLEXIO0_SHIFTCTL3_bit at FLEXIO0_SHIFTCTL3.B8;
    sbit  PINSEL1_FLEXIO0_SHIFTCTL3_bit at FLEXIO0_SHIFTCTL3.B9;
    sbit  PINSEL2_FLEXIO0_SHIFTCTL3_bit at FLEXIO0_SHIFTCTL3.B10;
    sbit  PINSEL3_FLEXIO0_SHIFTCTL3_bit at FLEXIO0_SHIFTCTL3.B11;
    sbit  PINSEL4_FLEXIO0_SHIFTCTL3_bit at FLEXIO0_SHIFTCTL3.B12;
    sbit  PINCFG0_FLEXIO0_SHIFTCTL3_bit at FLEXIO0_SHIFTCTL3.B16;
    sbit  PINCFG1_FLEXIO0_SHIFTCTL3_bit at FLEXIO0_SHIFTCTL3.B17;
    sbit  TIMPOL_FLEXIO0_SHIFTCTL3_bit at FLEXIO0_SHIFTCTL3.B23;
    sbit  TIMSEL0_FLEXIO0_SHIFTCTL3_bit at FLEXIO0_SHIFTCTL3.B24;
    sbit  TIMSEL1_FLEXIO0_SHIFTCTL3_bit at FLEXIO0_SHIFTCTL3.B25;
    sbit  TIMSEL2_FLEXIO0_SHIFTCTL3_bit at FLEXIO0_SHIFTCTL3.B26;

sfr unsigned long   volatile FLEXIO0_SHIFTCTL4    absolute 0x400DF090;
    sbit  SMOD0_FLEXIO0_SHIFTCTL4_bit at FLEXIO0_SHIFTCTL4.B0;
    sbit  SMOD1_FLEXIO0_SHIFTCTL4_bit at FLEXIO0_SHIFTCTL4.B1;
    sbit  SMOD2_FLEXIO0_SHIFTCTL4_bit at FLEXIO0_SHIFTCTL4.B2;
    sbit  PINPOL_FLEXIO0_SHIFTCTL4_bit at FLEXIO0_SHIFTCTL4.B7;
    sbit  PINSEL0_FLEXIO0_SHIFTCTL4_bit at FLEXIO0_SHIFTCTL4.B8;
    sbit  PINSEL1_FLEXIO0_SHIFTCTL4_bit at FLEXIO0_SHIFTCTL4.B9;
    sbit  PINSEL2_FLEXIO0_SHIFTCTL4_bit at FLEXIO0_SHIFTCTL4.B10;
    sbit  PINSEL3_FLEXIO0_SHIFTCTL4_bit at FLEXIO0_SHIFTCTL4.B11;
    sbit  PINSEL4_FLEXIO0_SHIFTCTL4_bit at FLEXIO0_SHIFTCTL4.B12;
    sbit  PINCFG0_FLEXIO0_SHIFTCTL4_bit at FLEXIO0_SHIFTCTL4.B16;
    sbit  PINCFG1_FLEXIO0_SHIFTCTL4_bit at FLEXIO0_SHIFTCTL4.B17;
    sbit  TIMPOL_FLEXIO0_SHIFTCTL4_bit at FLEXIO0_SHIFTCTL4.B23;
    sbit  TIMSEL0_FLEXIO0_SHIFTCTL4_bit at FLEXIO0_SHIFTCTL4.B24;
    sbit  TIMSEL1_FLEXIO0_SHIFTCTL4_bit at FLEXIO0_SHIFTCTL4.B25;
    sbit  TIMSEL2_FLEXIO0_SHIFTCTL4_bit at FLEXIO0_SHIFTCTL4.B26;

sfr unsigned long   volatile FLEXIO0_SHIFTCTL5    absolute 0x400DF094;
    sbit  SMOD0_FLEXIO0_SHIFTCTL5_bit at FLEXIO0_SHIFTCTL5.B0;
    sbit  SMOD1_FLEXIO0_SHIFTCTL5_bit at FLEXIO0_SHIFTCTL5.B1;
    sbit  SMOD2_FLEXIO0_SHIFTCTL5_bit at FLEXIO0_SHIFTCTL5.B2;
    sbit  PINPOL_FLEXIO0_SHIFTCTL5_bit at FLEXIO0_SHIFTCTL5.B7;
    sbit  PINSEL0_FLEXIO0_SHIFTCTL5_bit at FLEXIO0_SHIFTCTL5.B8;
    sbit  PINSEL1_FLEXIO0_SHIFTCTL5_bit at FLEXIO0_SHIFTCTL5.B9;
    sbit  PINSEL2_FLEXIO0_SHIFTCTL5_bit at FLEXIO0_SHIFTCTL5.B10;
    sbit  PINSEL3_FLEXIO0_SHIFTCTL5_bit at FLEXIO0_SHIFTCTL5.B11;
    sbit  PINSEL4_FLEXIO0_SHIFTCTL5_bit at FLEXIO0_SHIFTCTL5.B12;
    sbit  PINCFG0_FLEXIO0_SHIFTCTL5_bit at FLEXIO0_SHIFTCTL5.B16;
    sbit  PINCFG1_FLEXIO0_SHIFTCTL5_bit at FLEXIO0_SHIFTCTL5.B17;
    sbit  TIMPOL_FLEXIO0_SHIFTCTL5_bit at FLEXIO0_SHIFTCTL5.B23;
    sbit  TIMSEL0_FLEXIO0_SHIFTCTL5_bit at FLEXIO0_SHIFTCTL5.B24;
    sbit  TIMSEL1_FLEXIO0_SHIFTCTL5_bit at FLEXIO0_SHIFTCTL5.B25;
    sbit  TIMSEL2_FLEXIO0_SHIFTCTL5_bit at FLEXIO0_SHIFTCTL5.B26;

sfr unsigned long   volatile FLEXIO0_SHIFTCTL6    absolute 0x400DF098;
    sbit  SMOD0_FLEXIO0_SHIFTCTL6_bit at FLEXIO0_SHIFTCTL6.B0;
    sbit  SMOD1_FLEXIO0_SHIFTCTL6_bit at FLEXIO0_SHIFTCTL6.B1;
    sbit  SMOD2_FLEXIO0_SHIFTCTL6_bit at FLEXIO0_SHIFTCTL6.B2;
    sbit  PINPOL_FLEXIO0_SHIFTCTL6_bit at FLEXIO0_SHIFTCTL6.B7;
    sbit  PINSEL0_FLEXIO0_SHIFTCTL6_bit at FLEXIO0_SHIFTCTL6.B8;
    sbit  PINSEL1_FLEXIO0_SHIFTCTL6_bit at FLEXIO0_SHIFTCTL6.B9;
    sbit  PINSEL2_FLEXIO0_SHIFTCTL6_bit at FLEXIO0_SHIFTCTL6.B10;
    sbit  PINSEL3_FLEXIO0_SHIFTCTL6_bit at FLEXIO0_SHIFTCTL6.B11;
    sbit  PINSEL4_FLEXIO0_SHIFTCTL6_bit at FLEXIO0_SHIFTCTL6.B12;
    sbit  PINCFG0_FLEXIO0_SHIFTCTL6_bit at FLEXIO0_SHIFTCTL6.B16;
    sbit  PINCFG1_FLEXIO0_SHIFTCTL6_bit at FLEXIO0_SHIFTCTL6.B17;
    sbit  TIMPOL_FLEXIO0_SHIFTCTL6_bit at FLEXIO0_SHIFTCTL6.B23;
    sbit  TIMSEL0_FLEXIO0_SHIFTCTL6_bit at FLEXIO0_SHIFTCTL6.B24;
    sbit  TIMSEL1_FLEXIO0_SHIFTCTL6_bit at FLEXIO0_SHIFTCTL6.B25;
    sbit  TIMSEL2_FLEXIO0_SHIFTCTL6_bit at FLEXIO0_SHIFTCTL6.B26;

sfr unsigned long   volatile FLEXIO0_SHIFTCTL7    absolute 0x400DF09C;
    sbit  SMOD0_FLEXIO0_SHIFTCTL7_bit at FLEXIO0_SHIFTCTL7.B0;
    sbit  SMOD1_FLEXIO0_SHIFTCTL7_bit at FLEXIO0_SHIFTCTL7.B1;
    sbit  SMOD2_FLEXIO0_SHIFTCTL7_bit at FLEXIO0_SHIFTCTL7.B2;
    sbit  PINPOL_FLEXIO0_SHIFTCTL7_bit at FLEXIO0_SHIFTCTL7.B7;
    sbit  PINSEL0_FLEXIO0_SHIFTCTL7_bit at FLEXIO0_SHIFTCTL7.B8;
    sbit  PINSEL1_FLEXIO0_SHIFTCTL7_bit at FLEXIO0_SHIFTCTL7.B9;
    sbit  PINSEL2_FLEXIO0_SHIFTCTL7_bit at FLEXIO0_SHIFTCTL7.B10;
    sbit  PINSEL3_FLEXIO0_SHIFTCTL7_bit at FLEXIO0_SHIFTCTL7.B11;
    sbit  PINSEL4_FLEXIO0_SHIFTCTL7_bit at FLEXIO0_SHIFTCTL7.B12;
    sbit  PINCFG0_FLEXIO0_SHIFTCTL7_bit at FLEXIO0_SHIFTCTL7.B16;
    sbit  PINCFG1_FLEXIO0_SHIFTCTL7_bit at FLEXIO0_SHIFTCTL7.B17;
    sbit  TIMPOL_FLEXIO0_SHIFTCTL7_bit at FLEXIO0_SHIFTCTL7.B23;
    sbit  TIMSEL0_FLEXIO0_SHIFTCTL7_bit at FLEXIO0_SHIFTCTL7.B24;
    sbit  TIMSEL1_FLEXIO0_SHIFTCTL7_bit at FLEXIO0_SHIFTCTL7.B25;
    sbit  TIMSEL2_FLEXIO0_SHIFTCTL7_bit at FLEXIO0_SHIFTCTL7.B26;

sfr unsigned long   volatile FLEXIO0_SHIFTCFG0    absolute 0x400DF100;
    const register unsigned short int SSTART0 = 0;
    sbit  SSTART0_bit at FLEXIO0_SHIFTCFG0.B0;
    const register unsigned short int SSTART1 = 1;
    sbit  SSTART1_bit at FLEXIO0_SHIFTCFG0.B1;
    const register unsigned short int SSTOP0 = 4;
    sbit  SSTOP0_bit at FLEXIO0_SHIFTCFG0.B4;
    const register unsigned short int SSTOP1 = 5;
    sbit  SSTOP1_bit at FLEXIO0_SHIFTCFG0.B5;
    const register unsigned short int INSRC = 8;
    sbit  INSRC_bit at FLEXIO0_SHIFTCFG0.B8;
    const register unsigned short int PWIDTH0 = 16;
    sbit  PWIDTH0_bit at FLEXIO0_SHIFTCFG0.B16;
    const register unsigned short int PWIDTH1 = 17;
    sbit  PWIDTH1_bit at FLEXIO0_SHIFTCFG0.B17;
    const register unsigned short int PWIDTH2 = 18;
    sbit  PWIDTH2_bit at FLEXIO0_SHIFTCFG0.B18;
    const register unsigned short int PWIDTH3 = 19;
    sbit  PWIDTH3_bit at FLEXIO0_SHIFTCFG0.B19;
    const register unsigned short int PWIDTH4 = 20;
    sbit  PWIDTH4_bit at FLEXIO0_SHIFTCFG0.B20;

sfr unsigned long   volatile FLEXIO0_SHIFTCFG1    absolute 0x400DF104;
    sbit  SSTART0_FLEXIO0_SHIFTCFG1_bit at FLEXIO0_SHIFTCFG1.B0;
    sbit  SSTART1_FLEXIO0_SHIFTCFG1_bit at FLEXIO0_SHIFTCFG1.B1;
    sbit  SSTOP0_FLEXIO0_SHIFTCFG1_bit at FLEXIO0_SHIFTCFG1.B4;
    sbit  SSTOP1_FLEXIO0_SHIFTCFG1_bit at FLEXIO0_SHIFTCFG1.B5;
    sbit  INSRC_FLEXIO0_SHIFTCFG1_bit at FLEXIO0_SHIFTCFG1.B8;
    sbit  PWIDTH0_FLEXIO0_SHIFTCFG1_bit at FLEXIO0_SHIFTCFG1.B16;
    sbit  PWIDTH1_FLEXIO0_SHIFTCFG1_bit at FLEXIO0_SHIFTCFG1.B17;
    sbit  PWIDTH2_FLEXIO0_SHIFTCFG1_bit at FLEXIO0_SHIFTCFG1.B18;
    sbit  PWIDTH3_FLEXIO0_SHIFTCFG1_bit at FLEXIO0_SHIFTCFG1.B19;
    sbit  PWIDTH4_FLEXIO0_SHIFTCFG1_bit at FLEXIO0_SHIFTCFG1.B20;

sfr unsigned long   volatile FLEXIO0_SHIFTCFG2    absolute 0x400DF108;
    sbit  SSTART0_FLEXIO0_SHIFTCFG2_bit at FLEXIO0_SHIFTCFG2.B0;
    sbit  SSTART1_FLEXIO0_SHIFTCFG2_bit at FLEXIO0_SHIFTCFG2.B1;
    sbit  SSTOP0_FLEXIO0_SHIFTCFG2_bit at FLEXIO0_SHIFTCFG2.B4;
    sbit  SSTOP1_FLEXIO0_SHIFTCFG2_bit at FLEXIO0_SHIFTCFG2.B5;
    sbit  INSRC_FLEXIO0_SHIFTCFG2_bit at FLEXIO0_SHIFTCFG2.B8;
    sbit  PWIDTH0_FLEXIO0_SHIFTCFG2_bit at FLEXIO0_SHIFTCFG2.B16;
    sbit  PWIDTH1_FLEXIO0_SHIFTCFG2_bit at FLEXIO0_SHIFTCFG2.B17;
    sbit  PWIDTH2_FLEXIO0_SHIFTCFG2_bit at FLEXIO0_SHIFTCFG2.B18;
    sbit  PWIDTH3_FLEXIO0_SHIFTCFG2_bit at FLEXIO0_SHIFTCFG2.B19;
    sbit  PWIDTH4_FLEXIO0_SHIFTCFG2_bit at FLEXIO0_SHIFTCFG2.B20;

sfr unsigned long   volatile FLEXIO0_SHIFTCFG3    absolute 0x400DF10C;
    sbit  SSTART0_FLEXIO0_SHIFTCFG3_bit at FLEXIO0_SHIFTCFG3.B0;
    sbit  SSTART1_FLEXIO0_SHIFTCFG3_bit at FLEXIO0_SHIFTCFG3.B1;
    sbit  SSTOP0_FLEXIO0_SHIFTCFG3_bit at FLEXIO0_SHIFTCFG3.B4;
    sbit  SSTOP1_FLEXIO0_SHIFTCFG3_bit at FLEXIO0_SHIFTCFG3.B5;
    sbit  INSRC_FLEXIO0_SHIFTCFG3_bit at FLEXIO0_SHIFTCFG3.B8;
    sbit  PWIDTH0_FLEXIO0_SHIFTCFG3_bit at FLEXIO0_SHIFTCFG3.B16;
    sbit  PWIDTH1_FLEXIO0_SHIFTCFG3_bit at FLEXIO0_SHIFTCFG3.B17;
    sbit  PWIDTH2_FLEXIO0_SHIFTCFG3_bit at FLEXIO0_SHIFTCFG3.B18;
    sbit  PWIDTH3_FLEXIO0_SHIFTCFG3_bit at FLEXIO0_SHIFTCFG3.B19;
    sbit  PWIDTH4_FLEXIO0_SHIFTCFG3_bit at FLEXIO0_SHIFTCFG3.B20;

sfr unsigned long   volatile FLEXIO0_SHIFTCFG4    absolute 0x400DF110;
    sbit  SSTART0_FLEXIO0_SHIFTCFG4_bit at FLEXIO0_SHIFTCFG4.B0;
    sbit  SSTART1_FLEXIO0_SHIFTCFG4_bit at FLEXIO0_SHIFTCFG4.B1;
    sbit  SSTOP0_FLEXIO0_SHIFTCFG4_bit at FLEXIO0_SHIFTCFG4.B4;
    sbit  SSTOP1_FLEXIO0_SHIFTCFG4_bit at FLEXIO0_SHIFTCFG4.B5;
    sbit  INSRC_FLEXIO0_SHIFTCFG4_bit at FLEXIO0_SHIFTCFG4.B8;
    sbit  PWIDTH0_FLEXIO0_SHIFTCFG4_bit at FLEXIO0_SHIFTCFG4.B16;
    sbit  PWIDTH1_FLEXIO0_SHIFTCFG4_bit at FLEXIO0_SHIFTCFG4.B17;
    sbit  PWIDTH2_FLEXIO0_SHIFTCFG4_bit at FLEXIO0_SHIFTCFG4.B18;
    sbit  PWIDTH3_FLEXIO0_SHIFTCFG4_bit at FLEXIO0_SHIFTCFG4.B19;
    sbit  PWIDTH4_FLEXIO0_SHIFTCFG4_bit at FLEXIO0_SHIFTCFG4.B20;

sfr unsigned long   volatile FLEXIO0_SHIFTCFG5    absolute 0x400DF114;
    sbit  SSTART0_FLEXIO0_SHIFTCFG5_bit at FLEXIO0_SHIFTCFG5.B0;
    sbit  SSTART1_FLEXIO0_SHIFTCFG5_bit at FLEXIO0_SHIFTCFG5.B1;
    sbit  SSTOP0_FLEXIO0_SHIFTCFG5_bit at FLEXIO0_SHIFTCFG5.B4;
    sbit  SSTOP1_FLEXIO0_SHIFTCFG5_bit at FLEXIO0_SHIFTCFG5.B5;
    sbit  INSRC_FLEXIO0_SHIFTCFG5_bit at FLEXIO0_SHIFTCFG5.B8;
    sbit  PWIDTH0_FLEXIO0_SHIFTCFG5_bit at FLEXIO0_SHIFTCFG5.B16;
    sbit  PWIDTH1_FLEXIO0_SHIFTCFG5_bit at FLEXIO0_SHIFTCFG5.B17;
    sbit  PWIDTH2_FLEXIO0_SHIFTCFG5_bit at FLEXIO0_SHIFTCFG5.B18;
    sbit  PWIDTH3_FLEXIO0_SHIFTCFG5_bit at FLEXIO0_SHIFTCFG5.B19;
    sbit  PWIDTH4_FLEXIO0_SHIFTCFG5_bit at FLEXIO0_SHIFTCFG5.B20;

sfr unsigned long   volatile FLEXIO0_SHIFTCFG6    absolute 0x400DF118;
    sbit  SSTART0_FLEXIO0_SHIFTCFG6_bit at FLEXIO0_SHIFTCFG6.B0;
    sbit  SSTART1_FLEXIO0_SHIFTCFG6_bit at FLEXIO0_SHIFTCFG6.B1;
    sbit  SSTOP0_FLEXIO0_SHIFTCFG6_bit at FLEXIO0_SHIFTCFG6.B4;
    sbit  SSTOP1_FLEXIO0_SHIFTCFG6_bit at FLEXIO0_SHIFTCFG6.B5;
    sbit  INSRC_FLEXIO0_SHIFTCFG6_bit at FLEXIO0_SHIFTCFG6.B8;
    sbit  PWIDTH0_FLEXIO0_SHIFTCFG6_bit at FLEXIO0_SHIFTCFG6.B16;
    sbit  PWIDTH1_FLEXIO0_SHIFTCFG6_bit at FLEXIO0_SHIFTCFG6.B17;
    sbit  PWIDTH2_FLEXIO0_SHIFTCFG6_bit at FLEXIO0_SHIFTCFG6.B18;
    sbit  PWIDTH3_FLEXIO0_SHIFTCFG6_bit at FLEXIO0_SHIFTCFG6.B19;
    sbit  PWIDTH4_FLEXIO0_SHIFTCFG6_bit at FLEXIO0_SHIFTCFG6.B20;

sfr unsigned long   volatile FLEXIO0_SHIFTCFG7    absolute 0x400DF11C;
    sbit  SSTART0_FLEXIO0_SHIFTCFG7_bit at FLEXIO0_SHIFTCFG7.B0;
    sbit  SSTART1_FLEXIO0_SHIFTCFG7_bit at FLEXIO0_SHIFTCFG7.B1;
    sbit  SSTOP0_FLEXIO0_SHIFTCFG7_bit at FLEXIO0_SHIFTCFG7.B4;
    sbit  SSTOP1_FLEXIO0_SHIFTCFG7_bit at FLEXIO0_SHIFTCFG7.B5;
    sbit  INSRC_FLEXIO0_SHIFTCFG7_bit at FLEXIO0_SHIFTCFG7.B8;
    sbit  PWIDTH0_FLEXIO0_SHIFTCFG7_bit at FLEXIO0_SHIFTCFG7.B16;
    sbit  PWIDTH1_FLEXIO0_SHIFTCFG7_bit at FLEXIO0_SHIFTCFG7.B17;
    sbit  PWIDTH2_FLEXIO0_SHIFTCFG7_bit at FLEXIO0_SHIFTCFG7.B18;
    sbit  PWIDTH3_FLEXIO0_SHIFTCFG7_bit at FLEXIO0_SHIFTCFG7.B19;
    sbit  PWIDTH4_FLEXIO0_SHIFTCFG7_bit at FLEXIO0_SHIFTCFG7.B20;

sfr unsigned long   volatile FLEXIO0_SHIFTBUF0    absolute 0x400DF200;
    const register unsigned short int SHIFTBUF0 = 0;
    sbit  SHIFTBUF0_bit at FLEXIO0_SHIFTBUF0.B0;
    const register unsigned short int SHIFTBUF1 = 1;
    sbit  SHIFTBUF1_bit at FLEXIO0_SHIFTBUF0.B1;
    const register unsigned short int SHIFTBUF2 = 2;
    sbit  SHIFTBUF2_bit at FLEXIO0_SHIFTBUF0.B2;
    const register unsigned short int SHIFTBUF3 = 3;
    sbit  SHIFTBUF3_bit at FLEXIO0_SHIFTBUF0.B3;
    const register unsigned short int SHIFTBUF4 = 4;
    sbit  SHIFTBUF4_bit at FLEXIO0_SHIFTBUF0.B4;
    const register unsigned short int SHIFTBUF5 = 5;
    sbit  SHIFTBUF5_bit at FLEXIO0_SHIFTBUF0.B5;
    const register unsigned short int SHIFTBUF6 = 6;
    sbit  SHIFTBUF6_bit at FLEXIO0_SHIFTBUF0.B6;
    const register unsigned short int SHIFTBUF7 = 7;
    sbit  SHIFTBUF7_bit at FLEXIO0_SHIFTBUF0.B7;
    const register unsigned short int SHIFTBUF8 = 8;
    sbit  SHIFTBUF8_bit at FLEXIO0_SHIFTBUF0.B8;
    const register unsigned short int SHIFTBUF9 = 9;
    sbit  SHIFTBUF9_bit at FLEXIO0_SHIFTBUF0.B9;
    const register unsigned short int SHIFTBUF10 = 10;
    sbit  SHIFTBUF10_bit at FLEXIO0_SHIFTBUF0.B10;
    const register unsigned short int SHIFTBUF11 = 11;
    sbit  SHIFTBUF11_bit at FLEXIO0_SHIFTBUF0.B11;
    const register unsigned short int SHIFTBUF12 = 12;
    sbit  SHIFTBUF12_bit at FLEXIO0_SHIFTBUF0.B12;
    const register unsigned short int SHIFTBUF13 = 13;
    sbit  SHIFTBUF13_bit at FLEXIO0_SHIFTBUF0.B13;
    const register unsigned short int SHIFTBUF14 = 14;
    sbit  SHIFTBUF14_bit at FLEXIO0_SHIFTBUF0.B14;
    const register unsigned short int SHIFTBUF15 = 15;
    sbit  SHIFTBUF15_bit at FLEXIO0_SHIFTBUF0.B15;
    const register unsigned short int SHIFTBUF16 = 16;
    sbit  SHIFTBUF16_bit at FLEXIO0_SHIFTBUF0.B16;
    const register unsigned short int SHIFTBUF17 = 17;
    sbit  SHIFTBUF17_bit at FLEXIO0_SHIFTBUF0.B17;
    const register unsigned short int SHIFTBUF18 = 18;
    sbit  SHIFTBUF18_bit at FLEXIO0_SHIFTBUF0.B18;
    const register unsigned short int SHIFTBUF19 = 19;
    sbit  SHIFTBUF19_bit at FLEXIO0_SHIFTBUF0.B19;
    const register unsigned short int SHIFTBUF20 = 20;
    sbit  SHIFTBUF20_bit at FLEXIO0_SHIFTBUF0.B20;
    const register unsigned short int SHIFTBUF21 = 21;
    sbit  SHIFTBUF21_bit at FLEXIO0_SHIFTBUF0.B21;
    const register unsigned short int SHIFTBUF22 = 22;
    sbit  SHIFTBUF22_bit at FLEXIO0_SHIFTBUF0.B22;
    const register unsigned short int SHIFTBUF23 = 23;
    sbit  SHIFTBUF23_bit at FLEXIO0_SHIFTBUF0.B23;
    const register unsigned short int SHIFTBUF24 = 24;
    sbit  SHIFTBUF24_bit at FLEXIO0_SHIFTBUF0.B24;
    const register unsigned short int SHIFTBUF25 = 25;
    sbit  SHIFTBUF25_bit at FLEXIO0_SHIFTBUF0.B25;
    const register unsigned short int SHIFTBUF26 = 26;
    sbit  SHIFTBUF26_bit at FLEXIO0_SHIFTBUF0.B26;
    const register unsigned short int SHIFTBUF27 = 27;
    sbit  SHIFTBUF27_bit at FLEXIO0_SHIFTBUF0.B27;
    const register unsigned short int SHIFTBUF28 = 28;
    sbit  SHIFTBUF28_bit at FLEXIO0_SHIFTBUF0.B28;
    const register unsigned short int SHIFTBUF29 = 29;
    sbit  SHIFTBUF29_bit at FLEXIO0_SHIFTBUF0.B29;
    const register unsigned short int SHIFTBUF30 = 30;
    sbit  SHIFTBUF30_bit at FLEXIO0_SHIFTBUF0.B30;
    const register unsigned short int SHIFTBUF31 = 31;
    sbit  SHIFTBUF31_bit at FLEXIO0_SHIFTBUF0.B31;

sfr unsigned long   volatile FLEXIO0_SHIFTBUF1    absolute 0x400DF204;
    sbit  SHIFTBUF0_FLEXIO0_SHIFTBUF1_bit at FLEXIO0_SHIFTBUF1.B0;
    sbit  SHIFTBUF1_FLEXIO0_SHIFTBUF1_bit at FLEXIO0_SHIFTBUF1.B1;
    sbit  SHIFTBUF2_FLEXIO0_SHIFTBUF1_bit at FLEXIO0_SHIFTBUF1.B2;
    sbit  SHIFTBUF3_FLEXIO0_SHIFTBUF1_bit at FLEXIO0_SHIFTBUF1.B3;
    sbit  SHIFTBUF4_FLEXIO0_SHIFTBUF1_bit at FLEXIO0_SHIFTBUF1.B4;
    sbit  SHIFTBUF5_FLEXIO0_SHIFTBUF1_bit at FLEXIO0_SHIFTBUF1.B5;
    sbit  SHIFTBUF6_FLEXIO0_SHIFTBUF1_bit at FLEXIO0_SHIFTBUF1.B6;
    sbit  SHIFTBUF7_FLEXIO0_SHIFTBUF1_bit at FLEXIO0_SHIFTBUF1.B7;
    sbit  SHIFTBUF8_FLEXIO0_SHIFTBUF1_bit at FLEXIO0_SHIFTBUF1.B8;
    sbit  SHIFTBUF9_FLEXIO0_SHIFTBUF1_bit at FLEXIO0_SHIFTBUF1.B9;
    sbit  SHIFTBUF10_FLEXIO0_SHIFTBUF1_bit at FLEXIO0_SHIFTBUF1.B10;
    sbit  SHIFTBUF11_FLEXIO0_SHIFTBUF1_bit at FLEXIO0_SHIFTBUF1.B11;
    sbit  SHIFTBUF12_FLEXIO0_SHIFTBUF1_bit at FLEXIO0_SHIFTBUF1.B12;
    sbit  SHIFTBUF13_FLEXIO0_SHIFTBUF1_bit at FLEXIO0_SHIFTBUF1.B13;
    sbit  SHIFTBUF14_FLEXIO0_SHIFTBUF1_bit at FLEXIO0_SHIFTBUF1.B14;
    sbit  SHIFTBUF15_FLEXIO0_SHIFTBUF1_bit at FLEXIO0_SHIFTBUF1.B15;
    sbit  SHIFTBUF16_FLEXIO0_SHIFTBUF1_bit at FLEXIO0_SHIFTBUF1.B16;
    sbit  SHIFTBUF17_FLEXIO0_SHIFTBUF1_bit at FLEXIO0_SHIFTBUF1.B17;
    sbit  SHIFTBUF18_FLEXIO0_SHIFTBUF1_bit at FLEXIO0_SHIFTBUF1.B18;
    sbit  SHIFTBUF19_FLEXIO0_SHIFTBUF1_bit at FLEXIO0_SHIFTBUF1.B19;
    sbit  SHIFTBUF20_FLEXIO0_SHIFTBUF1_bit at FLEXIO0_SHIFTBUF1.B20;
    sbit  SHIFTBUF21_FLEXIO0_SHIFTBUF1_bit at FLEXIO0_SHIFTBUF1.B21;
    sbit  SHIFTBUF22_FLEXIO0_SHIFTBUF1_bit at FLEXIO0_SHIFTBUF1.B22;
    sbit  SHIFTBUF23_FLEXIO0_SHIFTBUF1_bit at FLEXIO0_SHIFTBUF1.B23;
    sbit  SHIFTBUF24_FLEXIO0_SHIFTBUF1_bit at FLEXIO0_SHIFTBUF1.B24;
    sbit  SHIFTBUF25_FLEXIO0_SHIFTBUF1_bit at FLEXIO0_SHIFTBUF1.B25;
    sbit  SHIFTBUF26_FLEXIO0_SHIFTBUF1_bit at FLEXIO0_SHIFTBUF1.B26;
    sbit  SHIFTBUF27_FLEXIO0_SHIFTBUF1_bit at FLEXIO0_SHIFTBUF1.B27;
    sbit  SHIFTBUF28_FLEXIO0_SHIFTBUF1_bit at FLEXIO0_SHIFTBUF1.B28;
    sbit  SHIFTBUF29_FLEXIO0_SHIFTBUF1_bit at FLEXIO0_SHIFTBUF1.B29;
    sbit  SHIFTBUF30_FLEXIO0_SHIFTBUF1_bit at FLEXIO0_SHIFTBUF1.B30;
    sbit  SHIFTBUF31_FLEXIO0_SHIFTBUF1_bit at FLEXIO0_SHIFTBUF1.B31;

sfr unsigned long   volatile FLEXIO0_SHIFTBUF2    absolute 0x400DF208;
    sbit  SHIFTBUF0_FLEXIO0_SHIFTBUF2_bit at FLEXIO0_SHIFTBUF2.B0;
    sbit  SHIFTBUF1_FLEXIO0_SHIFTBUF2_bit at FLEXIO0_SHIFTBUF2.B1;
    sbit  SHIFTBUF2_FLEXIO0_SHIFTBUF2_bit at FLEXIO0_SHIFTBUF2.B2;
    sbit  SHIFTBUF3_FLEXIO0_SHIFTBUF2_bit at FLEXIO0_SHIFTBUF2.B3;
    sbit  SHIFTBUF4_FLEXIO0_SHIFTBUF2_bit at FLEXIO0_SHIFTBUF2.B4;
    sbit  SHIFTBUF5_FLEXIO0_SHIFTBUF2_bit at FLEXIO0_SHIFTBUF2.B5;
    sbit  SHIFTBUF6_FLEXIO0_SHIFTBUF2_bit at FLEXIO0_SHIFTBUF2.B6;
    sbit  SHIFTBUF7_FLEXIO0_SHIFTBUF2_bit at FLEXIO0_SHIFTBUF2.B7;
    sbit  SHIFTBUF8_FLEXIO0_SHIFTBUF2_bit at FLEXIO0_SHIFTBUF2.B8;
    sbit  SHIFTBUF9_FLEXIO0_SHIFTBUF2_bit at FLEXIO0_SHIFTBUF2.B9;
    sbit  SHIFTBUF10_FLEXIO0_SHIFTBUF2_bit at FLEXIO0_SHIFTBUF2.B10;
    sbit  SHIFTBUF11_FLEXIO0_SHIFTBUF2_bit at FLEXIO0_SHIFTBUF2.B11;
    sbit  SHIFTBUF12_FLEXIO0_SHIFTBUF2_bit at FLEXIO0_SHIFTBUF2.B12;
    sbit  SHIFTBUF13_FLEXIO0_SHIFTBUF2_bit at FLEXIO0_SHIFTBUF2.B13;
    sbit  SHIFTBUF14_FLEXIO0_SHIFTBUF2_bit at FLEXIO0_SHIFTBUF2.B14;
    sbit  SHIFTBUF15_FLEXIO0_SHIFTBUF2_bit at FLEXIO0_SHIFTBUF2.B15;
    sbit  SHIFTBUF16_FLEXIO0_SHIFTBUF2_bit at FLEXIO0_SHIFTBUF2.B16;
    sbit  SHIFTBUF17_FLEXIO0_SHIFTBUF2_bit at FLEXIO0_SHIFTBUF2.B17;
    sbit  SHIFTBUF18_FLEXIO0_SHIFTBUF2_bit at FLEXIO0_SHIFTBUF2.B18;
    sbit  SHIFTBUF19_FLEXIO0_SHIFTBUF2_bit at FLEXIO0_SHIFTBUF2.B19;
    sbit  SHIFTBUF20_FLEXIO0_SHIFTBUF2_bit at FLEXIO0_SHIFTBUF2.B20;
    sbit  SHIFTBUF21_FLEXIO0_SHIFTBUF2_bit at FLEXIO0_SHIFTBUF2.B21;
    sbit  SHIFTBUF22_FLEXIO0_SHIFTBUF2_bit at FLEXIO0_SHIFTBUF2.B22;
    sbit  SHIFTBUF23_FLEXIO0_SHIFTBUF2_bit at FLEXIO0_SHIFTBUF2.B23;
    sbit  SHIFTBUF24_FLEXIO0_SHIFTBUF2_bit at FLEXIO0_SHIFTBUF2.B24;
    sbit  SHIFTBUF25_FLEXIO0_SHIFTBUF2_bit at FLEXIO0_SHIFTBUF2.B25;
    sbit  SHIFTBUF26_FLEXIO0_SHIFTBUF2_bit at FLEXIO0_SHIFTBUF2.B26;
    sbit  SHIFTBUF27_FLEXIO0_SHIFTBUF2_bit at FLEXIO0_SHIFTBUF2.B27;
    sbit  SHIFTBUF28_FLEXIO0_SHIFTBUF2_bit at FLEXIO0_SHIFTBUF2.B28;
    sbit  SHIFTBUF29_FLEXIO0_SHIFTBUF2_bit at FLEXIO0_SHIFTBUF2.B29;
    sbit  SHIFTBUF30_FLEXIO0_SHIFTBUF2_bit at FLEXIO0_SHIFTBUF2.B30;
    sbit  SHIFTBUF31_FLEXIO0_SHIFTBUF2_bit at FLEXIO0_SHIFTBUF2.B31;

sfr unsigned long   volatile FLEXIO0_SHIFTBUF3    absolute 0x400DF20C;
    sbit  SHIFTBUF0_FLEXIO0_SHIFTBUF3_bit at FLEXIO0_SHIFTBUF3.B0;
    sbit  SHIFTBUF1_FLEXIO0_SHIFTBUF3_bit at FLEXIO0_SHIFTBUF3.B1;
    sbit  SHIFTBUF2_FLEXIO0_SHIFTBUF3_bit at FLEXIO0_SHIFTBUF3.B2;
    sbit  SHIFTBUF3_FLEXIO0_SHIFTBUF3_bit at FLEXIO0_SHIFTBUF3.B3;
    sbit  SHIFTBUF4_FLEXIO0_SHIFTBUF3_bit at FLEXIO0_SHIFTBUF3.B4;
    sbit  SHIFTBUF5_FLEXIO0_SHIFTBUF3_bit at FLEXIO0_SHIFTBUF3.B5;
    sbit  SHIFTBUF6_FLEXIO0_SHIFTBUF3_bit at FLEXIO0_SHIFTBUF3.B6;
    sbit  SHIFTBUF7_FLEXIO0_SHIFTBUF3_bit at FLEXIO0_SHIFTBUF3.B7;
    sbit  SHIFTBUF8_FLEXIO0_SHIFTBUF3_bit at FLEXIO0_SHIFTBUF3.B8;
    sbit  SHIFTBUF9_FLEXIO0_SHIFTBUF3_bit at FLEXIO0_SHIFTBUF3.B9;
    sbit  SHIFTBUF10_FLEXIO0_SHIFTBUF3_bit at FLEXIO0_SHIFTBUF3.B10;
    sbit  SHIFTBUF11_FLEXIO0_SHIFTBUF3_bit at FLEXIO0_SHIFTBUF3.B11;
    sbit  SHIFTBUF12_FLEXIO0_SHIFTBUF3_bit at FLEXIO0_SHIFTBUF3.B12;
    sbit  SHIFTBUF13_FLEXIO0_SHIFTBUF3_bit at FLEXIO0_SHIFTBUF3.B13;
    sbit  SHIFTBUF14_FLEXIO0_SHIFTBUF3_bit at FLEXIO0_SHIFTBUF3.B14;
    sbit  SHIFTBUF15_FLEXIO0_SHIFTBUF3_bit at FLEXIO0_SHIFTBUF3.B15;
    sbit  SHIFTBUF16_FLEXIO0_SHIFTBUF3_bit at FLEXIO0_SHIFTBUF3.B16;
    sbit  SHIFTBUF17_FLEXIO0_SHIFTBUF3_bit at FLEXIO0_SHIFTBUF3.B17;
    sbit  SHIFTBUF18_FLEXIO0_SHIFTBUF3_bit at FLEXIO0_SHIFTBUF3.B18;
    sbit  SHIFTBUF19_FLEXIO0_SHIFTBUF3_bit at FLEXIO0_SHIFTBUF3.B19;
    sbit  SHIFTBUF20_FLEXIO0_SHIFTBUF3_bit at FLEXIO0_SHIFTBUF3.B20;
    sbit  SHIFTBUF21_FLEXIO0_SHIFTBUF3_bit at FLEXIO0_SHIFTBUF3.B21;
    sbit  SHIFTBUF22_FLEXIO0_SHIFTBUF3_bit at FLEXIO0_SHIFTBUF3.B22;
    sbit  SHIFTBUF23_FLEXIO0_SHIFTBUF3_bit at FLEXIO0_SHIFTBUF3.B23;
    sbit  SHIFTBUF24_FLEXIO0_SHIFTBUF3_bit at FLEXIO0_SHIFTBUF3.B24;
    sbit  SHIFTBUF25_FLEXIO0_SHIFTBUF3_bit at FLEXIO0_SHIFTBUF3.B25;
    sbit  SHIFTBUF26_FLEXIO0_SHIFTBUF3_bit at FLEXIO0_SHIFTBUF3.B26;
    sbit  SHIFTBUF27_FLEXIO0_SHIFTBUF3_bit at FLEXIO0_SHIFTBUF3.B27;
    sbit  SHIFTBUF28_FLEXIO0_SHIFTBUF3_bit at FLEXIO0_SHIFTBUF3.B28;
    sbit  SHIFTBUF29_FLEXIO0_SHIFTBUF3_bit at FLEXIO0_SHIFTBUF3.B29;
    sbit  SHIFTBUF30_FLEXIO0_SHIFTBUF3_bit at FLEXIO0_SHIFTBUF3.B30;
    sbit  SHIFTBUF31_FLEXIO0_SHIFTBUF3_bit at FLEXIO0_SHIFTBUF3.B31;

sfr unsigned long   volatile FLEXIO0_SHIFTBUF4    absolute 0x400DF210;
    sbit  SHIFTBUF0_FLEXIO0_SHIFTBUF4_bit at FLEXIO0_SHIFTBUF4.B0;
    sbit  SHIFTBUF1_FLEXIO0_SHIFTBUF4_bit at FLEXIO0_SHIFTBUF4.B1;
    sbit  SHIFTBUF2_FLEXIO0_SHIFTBUF4_bit at FLEXIO0_SHIFTBUF4.B2;
    sbit  SHIFTBUF3_FLEXIO0_SHIFTBUF4_bit at FLEXIO0_SHIFTBUF4.B3;
    sbit  SHIFTBUF4_FLEXIO0_SHIFTBUF4_bit at FLEXIO0_SHIFTBUF4.B4;
    sbit  SHIFTBUF5_FLEXIO0_SHIFTBUF4_bit at FLEXIO0_SHIFTBUF4.B5;
    sbit  SHIFTBUF6_FLEXIO0_SHIFTBUF4_bit at FLEXIO0_SHIFTBUF4.B6;
    sbit  SHIFTBUF7_FLEXIO0_SHIFTBUF4_bit at FLEXIO0_SHIFTBUF4.B7;
    sbit  SHIFTBUF8_FLEXIO0_SHIFTBUF4_bit at FLEXIO0_SHIFTBUF4.B8;
    sbit  SHIFTBUF9_FLEXIO0_SHIFTBUF4_bit at FLEXIO0_SHIFTBUF4.B9;
    sbit  SHIFTBUF10_FLEXIO0_SHIFTBUF4_bit at FLEXIO0_SHIFTBUF4.B10;
    sbit  SHIFTBUF11_FLEXIO0_SHIFTBUF4_bit at FLEXIO0_SHIFTBUF4.B11;
    sbit  SHIFTBUF12_FLEXIO0_SHIFTBUF4_bit at FLEXIO0_SHIFTBUF4.B12;
    sbit  SHIFTBUF13_FLEXIO0_SHIFTBUF4_bit at FLEXIO0_SHIFTBUF4.B13;
    sbit  SHIFTBUF14_FLEXIO0_SHIFTBUF4_bit at FLEXIO0_SHIFTBUF4.B14;
    sbit  SHIFTBUF15_FLEXIO0_SHIFTBUF4_bit at FLEXIO0_SHIFTBUF4.B15;
    sbit  SHIFTBUF16_FLEXIO0_SHIFTBUF4_bit at FLEXIO0_SHIFTBUF4.B16;
    sbit  SHIFTBUF17_FLEXIO0_SHIFTBUF4_bit at FLEXIO0_SHIFTBUF4.B17;
    sbit  SHIFTBUF18_FLEXIO0_SHIFTBUF4_bit at FLEXIO0_SHIFTBUF4.B18;
    sbit  SHIFTBUF19_FLEXIO0_SHIFTBUF4_bit at FLEXIO0_SHIFTBUF4.B19;
    sbit  SHIFTBUF20_FLEXIO0_SHIFTBUF4_bit at FLEXIO0_SHIFTBUF4.B20;
    sbit  SHIFTBUF21_FLEXIO0_SHIFTBUF4_bit at FLEXIO0_SHIFTBUF4.B21;
    sbit  SHIFTBUF22_FLEXIO0_SHIFTBUF4_bit at FLEXIO0_SHIFTBUF4.B22;
    sbit  SHIFTBUF23_FLEXIO0_SHIFTBUF4_bit at FLEXIO0_SHIFTBUF4.B23;
    sbit  SHIFTBUF24_FLEXIO0_SHIFTBUF4_bit at FLEXIO0_SHIFTBUF4.B24;
    sbit  SHIFTBUF25_FLEXIO0_SHIFTBUF4_bit at FLEXIO0_SHIFTBUF4.B25;
    sbit  SHIFTBUF26_FLEXIO0_SHIFTBUF4_bit at FLEXIO0_SHIFTBUF4.B26;
    sbit  SHIFTBUF27_FLEXIO0_SHIFTBUF4_bit at FLEXIO0_SHIFTBUF4.B27;
    sbit  SHIFTBUF28_FLEXIO0_SHIFTBUF4_bit at FLEXIO0_SHIFTBUF4.B28;
    sbit  SHIFTBUF29_FLEXIO0_SHIFTBUF4_bit at FLEXIO0_SHIFTBUF4.B29;
    sbit  SHIFTBUF30_FLEXIO0_SHIFTBUF4_bit at FLEXIO0_SHIFTBUF4.B30;
    sbit  SHIFTBUF31_FLEXIO0_SHIFTBUF4_bit at FLEXIO0_SHIFTBUF4.B31;

sfr unsigned long   volatile FLEXIO0_SHIFTBUF5    absolute 0x400DF214;
    sbit  SHIFTBUF0_FLEXIO0_SHIFTBUF5_bit at FLEXIO0_SHIFTBUF5.B0;
    sbit  SHIFTBUF1_FLEXIO0_SHIFTBUF5_bit at FLEXIO0_SHIFTBUF5.B1;
    sbit  SHIFTBUF2_FLEXIO0_SHIFTBUF5_bit at FLEXIO0_SHIFTBUF5.B2;
    sbit  SHIFTBUF3_FLEXIO0_SHIFTBUF5_bit at FLEXIO0_SHIFTBUF5.B3;
    sbit  SHIFTBUF4_FLEXIO0_SHIFTBUF5_bit at FLEXIO0_SHIFTBUF5.B4;
    sbit  SHIFTBUF5_FLEXIO0_SHIFTBUF5_bit at FLEXIO0_SHIFTBUF5.B5;
    sbit  SHIFTBUF6_FLEXIO0_SHIFTBUF5_bit at FLEXIO0_SHIFTBUF5.B6;
    sbit  SHIFTBUF7_FLEXIO0_SHIFTBUF5_bit at FLEXIO0_SHIFTBUF5.B7;
    sbit  SHIFTBUF8_FLEXIO0_SHIFTBUF5_bit at FLEXIO0_SHIFTBUF5.B8;
    sbit  SHIFTBUF9_FLEXIO0_SHIFTBUF5_bit at FLEXIO0_SHIFTBUF5.B9;
    sbit  SHIFTBUF10_FLEXIO0_SHIFTBUF5_bit at FLEXIO0_SHIFTBUF5.B10;
    sbit  SHIFTBUF11_FLEXIO0_SHIFTBUF5_bit at FLEXIO0_SHIFTBUF5.B11;
    sbit  SHIFTBUF12_FLEXIO0_SHIFTBUF5_bit at FLEXIO0_SHIFTBUF5.B12;
    sbit  SHIFTBUF13_FLEXIO0_SHIFTBUF5_bit at FLEXIO0_SHIFTBUF5.B13;
    sbit  SHIFTBUF14_FLEXIO0_SHIFTBUF5_bit at FLEXIO0_SHIFTBUF5.B14;
    sbit  SHIFTBUF15_FLEXIO0_SHIFTBUF5_bit at FLEXIO0_SHIFTBUF5.B15;
    sbit  SHIFTBUF16_FLEXIO0_SHIFTBUF5_bit at FLEXIO0_SHIFTBUF5.B16;
    sbit  SHIFTBUF17_FLEXIO0_SHIFTBUF5_bit at FLEXIO0_SHIFTBUF5.B17;
    sbit  SHIFTBUF18_FLEXIO0_SHIFTBUF5_bit at FLEXIO0_SHIFTBUF5.B18;
    sbit  SHIFTBUF19_FLEXIO0_SHIFTBUF5_bit at FLEXIO0_SHIFTBUF5.B19;
    sbit  SHIFTBUF20_FLEXIO0_SHIFTBUF5_bit at FLEXIO0_SHIFTBUF5.B20;
    sbit  SHIFTBUF21_FLEXIO0_SHIFTBUF5_bit at FLEXIO0_SHIFTBUF5.B21;
    sbit  SHIFTBUF22_FLEXIO0_SHIFTBUF5_bit at FLEXIO0_SHIFTBUF5.B22;
    sbit  SHIFTBUF23_FLEXIO0_SHIFTBUF5_bit at FLEXIO0_SHIFTBUF5.B23;
    sbit  SHIFTBUF24_FLEXIO0_SHIFTBUF5_bit at FLEXIO0_SHIFTBUF5.B24;
    sbit  SHIFTBUF25_FLEXIO0_SHIFTBUF5_bit at FLEXIO0_SHIFTBUF5.B25;
    sbit  SHIFTBUF26_FLEXIO0_SHIFTBUF5_bit at FLEXIO0_SHIFTBUF5.B26;
    sbit  SHIFTBUF27_FLEXIO0_SHIFTBUF5_bit at FLEXIO0_SHIFTBUF5.B27;
    sbit  SHIFTBUF28_FLEXIO0_SHIFTBUF5_bit at FLEXIO0_SHIFTBUF5.B28;
    sbit  SHIFTBUF29_FLEXIO0_SHIFTBUF5_bit at FLEXIO0_SHIFTBUF5.B29;
    sbit  SHIFTBUF30_FLEXIO0_SHIFTBUF5_bit at FLEXIO0_SHIFTBUF5.B30;
    sbit  SHIFTBUF31_FLEXIO0_SHIFTBUF5_bit at FLEXIO0_SHIFTBUF5.B31;

sfr unsigned long   volatile FLEXIO0_SHIFTBUF6    absolute 0x400DF218;
    sbit  SHIFTBUF0_FLEXIO0_SHIFTBUF6_bit at FLEXIO0_SHIFTBUF6.B0;
    sbit  SHIFTBUF1_FLEXIO0_SHIFTBUF6_bit at FLEXIO0_SHIFTBUF6.B1;
    sbit  SHIFTBUF2_FLEXIO0_SHIFTBUF6_bit at FLEXIO0_SHIFTBUF6.B2;
    sbit  SHIFTBUF3_FLEXIO0_SHIFTBUF6_bit at FLEXIO0_SHIFTBUF6.B3;
    sbit  SHIFTBUF4_FLEXIO0_SHIFTBUF6_bit at FLEXIO0_SHIFTBUF6.B4;
    sbit  SHIFTBUF5_FLEXIO0_SHIFTBUF6_bit at FLEXIO0_SHIFTBUF6.B5;
    sbit  SHIFTBUF6_FLEXIO0_SHIFTBUF6_bit at FLEXIO0_SHIFTBUF6.B6;
    sbit  SHIFTBUF7_FLEXIO0_SHIFTBUF6_bit at FLEXIO0_SHIFTBUF6.B7;
    sbit  SHIFTBUF8_FLEXIO0_SHIFTBUF6_bit at FLEXIO0_SHIFTBUF6.B8;
    sbit  SHIFTBUF9_FLEXIO0_SHIFTBUF6_bit at FLEXIO0_SHIFTBUF6.B9;
    sbit  SHIFTBUF10_FLEXIO0_SHIFTBUF6_bit at FLEXIO0_SHIFTBUF6.B10;
    sbit  SHIFTBUF11_FLEXIO0_SHIFTBUF6_bit at FLEXIO0_SHIFTBUF6.B11;
    sbit  SHIFTBUF12_FLEXIO0_SHIFTBUF6_bit at FLEXIO0_SHIFTBUF6.B12;
    sbit  SHIFTBUF13_FLEXIO0_SHIFTBUF6_bit at FLEXIO0_SHIFTBUF6.B13;
    sbit  SHIFTBUF14_FLEXIO0_SHIFTBUF6_bit at FLEXIO0_SHIFTBUF6.B14;
    sbit  SHIFTBUF15_FLEXIO0_SHIFTBUF6_bit at FLEXIO0_SHIFTBUF6.B15;
    sbit  SHIFTBUF16_FLEXIO0_SHIFTBUF6_bit at FLEXIO0_SHIFTBUF6.B16;
    sbit  SHIFTBUF17_FLEXIO0_SHIFTBUF6_bit at FLEXIO0_SHIFTBUF6.B17;
    sbit  SHIFTBUF18_FLEXIO0_SHIFTBUF6_bit at FLEXIO0_SHIFTBUF6.B18;
    sbit  SHIFTBUF19_FLEXIO0_SHIFTBUF6_bit at FLEXIO0_SHIFTBUF6.B19;
    sbit  SHIFTBUF20_FLEXIO0_SHIFTBUF6_bit at FLEXIO0_SHIFTBUF6.B20;
    sbit  SHIFTBUF21_FLEXIO0_SHIFTBUF6_bit at FLEXIO0_SHIFTBUF6.B21;
    sbit  SHIFTBUF22_FLEXIO0_SHIFTBUF6_bit at FLEXIO0_SHIFTBUF6.B22;
    sbit  SHIFTBUF23_FLEXIO0_SHIFTBUF6_bit at FLEXIO0_SHIFTBUF6.B23;
    sbit  SHIFTBUF24_FLEXIO0_SHIFTBUF6_bit at FLEXIO0_SHIFTBUF6.B24;
    sbit  SHIFTBUF25_FLEXIO0_SHIFTBUF6_bit at FLEXIO0_SHIFTBUF6.B25;
    sbit  SHIFTBUF26_FLEXIO0_SHIFTBUF6_bit at FLEXIO0_SHIFTBUF6.B26;
    sbit  SHIFTBUF27_FLEXIO0_SHIFTBUF6_bit at FLEXIO0_SHIFTBUF6.B27;
    sbit  SHIFTBUF28_FLEXIO0_SHIFTBUF6_bit at FLEXIO0_SHIFTBUF6.B28;
    sbit  SHIFTBUF29_FLEXIO0_SHIFTBUF6_bit at FLEXIO0_SHIFTBUF6.B29;
    sbit  SHIFTBUF30_FLEXIO0_SHIFTBUF6_bit at FLEXIO0_SHIFTBUF6.B30;
    sbit  SHIFTBUF31_FLEXIO0_SHIFTBUF6_bit at FLEXIO0_SHIFTBUF6.B31;

sfr unsigned long   volatile FLEXIO0_SHIFTBUF7    absolute 0x400DF21C;
    sbit  SHIFTBUF0_FLEXIO0_SHIFTBUF7_bit at FLEXIO0_SHIFTBUF7.B0;
    sbit  SHIFTBUF1_FLEXIO0_SHIFTBUF7_bit at FLEXIO0_SHIFTBUF7.B1;
    sbit  SHIFTBUF2_FLEXIO0_SHIFTBUF7_bit at FLEXIO0_SHIFTBUF7.B2;
    sbit  SHIFTBUF3_FLEXIO0_SHIFTBUF7_bit at FLEXIO0_SHIFTBUF7.B3;
    sbit  SHIFTBUF4_FLEXIO0_SHIFTBUF7_bit at FLEXIO0_SHIFTBUF7.B4;
    sbit  SHIFTBUF5_FLEXIO0_SHIFTBUF7_bit at FLEXIO0_SHIFTBUF7.B5;
    sbit  SHIFTBUF6_FLEXIO0_SHIFTBUF7_bit at FLEXIO0_SHIFTBUF7.B6;
    sbit  SHIFTBUF7_FLEXIO0_SHIFTBUF7_bit at FLEXIO0_SHIFTBUF7.B7;
    sbit  SHIFTBUF8_FLEXIO0_SHIFTBUF7_bit at FLEXIO0_SHIFTBUF7.B8;
    sbit  SHIFTBUF9_FLEXIO0_SHIFTBUF7_bit at FLEXIO0_SHIFTBUF7.B9;
    sbit  SHIFTBUF10_FLEXIO0_SHIFTBUF7_bit at FLEXIO0_SHIFTBUF7.B10;
    sbit  SHIFTBUF11_FLEXIO0_SHIFTBUF7_bit at FLEXIO0_SHIFTBUF7.B11;
    sbit  SHIFTBUF12_FLEXIO0_SHIFTBUF7_bit at FLEXIO0_SHIFTBUF7.B12;
    sbit  SHIFTBUF13_FLEXIO0_SHIFTBUF7_bit at FLEXIO0_SHIFTBUF7.B13;
    sbit  SHIFTBUF14_FLEXIO0_SHIFTBUF7_bit at FLEXIO0_SHIFTBUF7.B14;
    sbit  SHIFTBUF15_FLEXIO0_SHIFTBUF7_bit at FLEXIO0_SHIFTBUF7.B15;
    sbit  SHIFTBUF16_FLEXIO0_SHIFTBUF7_bit at FLEXIO0_SHIFTBUF7.B16;
    sbit  SHIFTBUF17_FLEXIO0_SHIFTBUF7_bit at FLEXIO0_SHIFTBUF7.B17;
    sbit  SHIFTBUF18_FLEXIO0_SHIFTBUF7_bit at FLEXIO0_SHIFTBUF7.B18;
    sbit  SHIFTBUF19_FLEXIO0_SHIFTBUF7_bit at FLEXIO0_SHIFTBUF7.B19;
    sbit  SHIFTBUF20_FLEXIO0_SHIFTBUF7_bit at FLEXIO0_SHIFTBUF7.B20;
    sbit  SHIFTBUF21_FLEXIO0_SHIFTBUF7_bit at FLEXIO0_SHIFTBUF7.B21;
    sbit  SHIFTBUF22_FLEXIO0_SHIFTBUF7_bit at FLEXIO0_SHIFTBUF7.B22;
    sbit  SHIFTBUF23_FLEXIO0_SHIFTBUF7_bit at FLEXIO0_SHIFTBUF7.B23;
    sbit  SHIFTBUF24_FLEXIO0_SHIFTBUF7_bit at FLEXIO0_SHIFTBUF7.B24;
    sbit  SHIFTBUF25_FLEXIO0_SHIFTBUF7_bit at FLEXIO0_SHIFTBUF7.B25;
    sbit  SHIFTBUF26_FLEXIO0_SHIFTBUF7_bit at FLEXIO0_SHIFTBUF7.B26;
    sbit  SHIFTBUF27_FLEXIO0_SHIFTBUF7_bit at FLEXIO0_SHIFTBUF7.B27;
    sbit  SHIFTBUF28_FLEXIO0_SHIFTBUF7_bit at FLEXIO0_SHIFTBUF7.B28;
    sbit  SHIFTBUF29_FLEXIO0_SHIFTBUF7_bit at FLEXIO0_SHIFTBUF7.B29;
    sbit  SHIFTBUF30_FLEXIO0_SHIFTBUF7_bit at FLEXIO0_SHIFTBUF7.B30;
    sbit  SHIFTBUF31_FLEXIO0_SHIFTBUF7_bit at FLEXIO0_SHIFTBUF7.B31;

sfr unsigned long   volatile FLEXIO0_SHIFTBUFBIS0 absolute 0x400DF280;
    const register unsigned short int SHIFTBUFBIS0 = 0;
    sbit  SHIFTBUFBIS0_bit at FLEXIO0_SHIFTBUFBIS0.B0;
    const register unsigned short int SHIFTBUFBIS1 = 1;
    sbit  SHIFTBUFBIS1_bit at FLEXIO0_SHIFTBUFBIS0.B1;
    const register unsigned short int SHIFTBUFBIS2 = 2;
    sbit  SHIFTBUFBIS2_bit at FLEXIO0_SHIFTBUFBIS0.B2;
    const register unsigned short int SHIFTBUFBIS3 = 3;
    sbit  SHIFTBUFBIS3_bit at FLEXIO0_SHIFTBUFBIS0.B3;
    const register unsigned short int SHIFTBUFBIS4 = 4;
    sbit  SHIFTBUFBIS4_bit at FLEXIO0_SHIFTBUFBIS0.B4;
    const register unsigned short int SHIFTBUFBIS5 = 5;
    sbit  SHIFTBUFBIS5_bit at FLEXIO0_SHIFTBUFBIS0.B5;
    const register unsigned short int SHIFTBUFBIS6 = 6;
    sbit  SHIFTBUFBIS6_bit at FLEXIO0_SHIFTBUFBIS0.B6;
    const register unsigned short int SHIFTBUFBIS7 = 7;
    sbit  SHIFTBUFBIS7_bit at FLEXIO0_SHIFTBUFBIS0.B7;
    const register unsigned short int SHIFTBUFBIS8 = 8;
    sbit  SHIFTBUFBIS8_bit at FLEXIO0_SHIFTBUFBIS0.B8;
    const register unsigned short int SHIFTBUFBIS9 = 9;
    sbit  SHIFTBUFBIS9_bit at FLEXIO0_SHIFTBUFBIS0.B9;
    const register unsigned short int SHIFTBUFBIS10 = 10;
    sbit  SHIFTBUFBIS10_bit at FLEXIO0_SHIFTBUFBIS0.B10;
    const register unsigned short int SHIFTBUFBIS11 = 11;
    sbit  SHIFTBUFBIS11_bit at FLEXIO0_SHIFTBUFBIS0.B11;
    const register unsigned short int SHIFTBUFBIS12 = 12;
    sbit  SHIFTBUFBIS12_bit at FLEXIO0_SHIFTBUFBIS0.B12;
    const register unsigned short int SHIFTBUFBIS13 = 13;
    sbit  SHIFTBUFBIS13_bit at FLEXIO0_SHIFTBUFBIS0.B13;
    const register unsigned short int SHIFTBUFBIS14 = 14;
    sbit  SHIFTBUFBIS14_bit at FLEXIO0_SHIFTBUFBIS0.B14;
    const register unsigned short int SHIFTBUFBIS15 = 15;
    sbit  SHIFTBUFBIS15_bit at FLEXIO0_SHIFTBUFBIS0.B15;
    const register unsigned short int SHIFTBUFBIS16 = 16;
    sbit  SHIFTBUFBIS16_bit at FLEXIO0_SHIFTBUFBIS0.B16;
    const register unsigned short int SHIFTBUFBIS17 = 17;
    sbit  SHIFTBUFBIS17_bit at FLEXIO0_SHIFTBUFBIS0.B17;
    const register unsigned short int SHIFTBUFBIS18 = 18;
    sbit  SHIFTBUFBIS18_bit at FLEXIO0_SHIFTBUFBIS0.B18;
    const register unsigned short int SHIFTBUFBIS19 = 19;
    sbit  SHIFTBUFBIS19_bit at FLEXIO0_SHIFTBUFBIS0.B19;
    const register unsigned short int SHIFTBUFBIS20 = 20;
    sbit  SHIFTBUFBIS20_bit at FLEXIO0_SHIFTBUFBIS0.B20;
    const register unsigned short int SHIFTBUFBIS21 = 21;
    sbit  SHIFTBUFBIS21_bit at FLEXIO0_SHIFTBUFBIS0.B21;
    const register unsigned short int SHIFTBUFBIS22 = 22;
    sbit  SHIFTBUFBIS22_bit at FLEXIO0_SHIFTBUFBIS0.B22;
    const register unsigned short int SHIFTBUFBIS23 = 23;
    sbit  SHIFTBUFBIS23_bit at FLEXIO0_SHIFTBUFBIS0.B23;
    const register unsigned short int SHIFTBUFBIS24 = 24;
    sbit  SHIFTBUFBIS24_bit at FLEXIO0_SHIFTBUFBIS0.B24;
    const register unsigned short int SHIFTBUFBIS25 = 25;
    sbit  SHIFTBUFBIS25_bit at FLEXIO0_SHIFTBUFBIS0.B25;
    const register unsigned short int SHIFTBUFBIS26 = 26;
    sbit  SHIFTBUFBIS26_bit at FLEXIO0_SHIFTBUFBIS0.B26;
    const register unsigned short int SHIFTBUFBIS27 = 27;
    sbit  SHIFTBUFBIS27_bit at FLEXIO0_SHIFTBUFBIS0.B27;
    const register unsigned short int SHIFTBUFBIS28 = 28;
    sbit  SHIFTBUFBIS28_bit at FLEXIO0_SHIFTBUFBIS0.B28;
    const register unsigned short int SHIFTBUFBIS29 = 29;
    sbit  SHIFTBUFBIS29_bit at FLEXIO0_SHIFTBUFBIS0.B29;
    const register unsigned short int SHIFTBUFBIS30 = 30;
    sbit  SHIFTBUFBIS30_bit at FLEXIO0_SHIFTBUFBIS0.B30;
    const register unsigned short int SHIFTBUFBIS31 = 31;
    sbit  SHIFTBUFBIS31_bit at FLEXIO0_SHIFTBUFBIS0.B31;

sfr unsigned long   volatile FLEXIO0_SHIFTBUFBIS1 absolute 0x400DF284;
    sbit  SHIFTBUFBIS0_FLEXIO0_SHIFTBUFBIS1_bit at FLEXIO0_SHIFTBUFBIS1.B0;
    sbit  SHIFTBUFBIS1_FLEXIO0_SHIFTBUFBIS1_bit at FLEXIO0_SHIFTBUFBIS1.B1;
    sbit  SHIFTBUFBIS2_FLEXIO0_SHIFTBUFBIS1_bit at FLEXIO0_SHIFTBUFBIS1.B2;
    sbit  SHIFTBUFBIS3_FLEXIO0_SHIFTBUFBIS1_bit at FLEXIO0_SHIFTBUFBIS1.B3;
    sbit  SHIFTBUFBIS4_FLEXIO0_SHIFTBUFBIS1_bit at FLEXIO0_SHIFTBUFBIS1.B4;
    sbit  SHIFTBUFBIS5_FLEXIO0_SHIFTBUFBIS1_bit at FLEXIO0_SHIFTBUFBIS1.B5;
    sbit  SHIFTBUFBIS6_FLEXIO0_SHIFTBUFBIS1_bit at FLEXIO0_SHIFTBUFBIS1.B6;
    sbit  SHIFTBUFBIS7_FLEXIO0_SHIFTBUFBIS1_bit at FLEXIO0_SHIFTBUFBIS1.B7;
    sbit  SHIFTBUFBIS8_FLEXIO0_SHIFTBUFBIS1_bit at FLEXIO0_SHIFTBUFBIS1.B8;
    sbit  SHIFTBUFBIS9_FLEXIO0_SHIFTBUFBIS1_bit at FLEXIO0_SHIFTBUFBIS1.B9;
    sbit  SHIFTBUFBIS10_FLEXIO0_SHIFTBUFBIS1_bit at FLEXIO0_SHIFTBUFBIS1.B10;
    sbit  SHIFTBUFBIS11_FLEXIO0_SHIFTBUFBIS1_bit at FLEXIO0_SHIFTBUFBIS1.B11;
    sbit  SHIFTBUFBIS12_FLEXIO0_SHIFTBUFBIS1_bit at FLEXIO0_SHIFTBUFBIS1.B12;
    sbit  SHIFTBUFBIS13_FLEXIO0_SHIFTBUFBIS1_bit at FLEXIO0_SHIFTBUFBIS1.B13;
    sbit  SHIFTBUFBIS14_FLEXIO0_SHIFTBUFBIS1_bit at FLEXIO0_SHIFTBUFBIS1.B14;
    sbit  SHIFTBUFBIS15_FLEXIO0_SHIFTBUFBIS1_bit at FLEXIO0_SHIFTBUFBIS1.B15;
    sbit  SHIFTBUFBIS16_FLEXIO0_SHIFTBUFBIS1_bit at FLEXIO0_SHIFTBUFBIS1.B16;
    sbit  SHIFTBUFBIS17_FLEXIO0_SHIFTBUFBIS1_bit at FLEXIO0_SHIFTBUFBIS1.B17;
    sbit  SHIFTBUFBIS18_FLEXIO0_SHIFTBUFBIS1_bit at FLEXIO0_SHIFTBUFBIS1.B18;
    sbit  SHIFTBUFBIS19_FLEXIO0_SHIFTBUFBIS1_bit at FLEXIO0_SHIFTBUFBIS1.B19;
    sbit  SHIFTBUFBIS20_FLEXIO0_SHIFTBUFBIS1_bit at FLEXIO0_SHIFTBUFBIS1.B20;
    sbit  SHIFTBUFBIS21_FLEXIO0_SHIFTBUFBIS1_bit at FLEXIO0_SHIFTBUFBIS1.B21;
    sbit  SHIFTBUFBIS22_FLEXIO0_SHIFTBUFBIS1_bit at FLEXIO0_SHIFTBUFBIS1.B22;
    sbit  SHIFTBUFBIS23_FLEXIO0_SHIFTBUFBIS1_bit at FLEXIO0_SHIFTBUFBIS1.B23;
    sbit  SHIFTBUFBIS24_FLEXIO0_SHIFTBUFBIS1_bit at FLEXIO0_SHIFTBUFBIS1.B24;
    sbit  SHIFTBUFBIS25_FLEXIO0_SHIFTBUFBIS1_bit at FLEXIO0_SHIFTBUFBIS1.B25;
    sbit  SHIFTBUFBIS26_FLEXIO0_SHIFTBUFBIS1_bit at FLEXIO0_SHIFTBUFBIS1.B26;
    sbit  SHIFTBUFBIS27_FLEXIO0_SHIFTBUFBIS1_bit at FLEXIO0_SHIFTBUFBIS1.B27;
    sbit  SHIFTBUFBIS28_FLEXIO0_SHIFTBUFBIS1_bit at FLEXIO0_SHIFTBUFBIS1.B28;
    sbit  SHIFTBUFBIS29_FLEXIO0_SHIFTBUFBIS1_bit at FLEXIO0_SHIFTBUFBIS1.B29;
    sbit  SHIFTBUFBIS30_FLEXIO0_SHIFTBUFBIS1_bit at FLEXIO0_SHIFTBUFBIS1.B30;
    sbit  SHIFTBUFBIS31_FLEXIO0_SHIFTBUFBIS1_bit at FLEXIO0_SHIFTBUFBIS1.B31;

sfr unsigned long   volatile FLEXIO0_SHIFTBUFBIS2 absolute 0x400DF288;
    sbit  SHIFTBUFBIS0_FLEXIO0_SHIFTBUFBIS2_bit at FLEXIO0_SHIFTBUFBIS2.B0;
    sbit  SHIFTBUFBIS1_FLEXIO0_SHIFTBUFBIS2_bit at FLEXIO0_SHIFTBUFBIS2.B1;
    sbit  SHIFTBUFBIS2_FLEXIO0_SHIFTBUFBIS2_bit at FLEXIO0_SHIFTBUFBIS2.B2;
    sbit  SHIFTBUFBIS3_FLEXIO0_SHIFTBUFBIS2_bit at FLEXIO0_SHIFTBUFBIS2.B3;
    sbit  SHIFTBUFBIS4_FLEXIO0_SHIFTBUFBIS2_bit at FLEXIO0_SHIFTBUFBIS2.B4;
    sbit  SHIFTBUFBIS5_FLEXIO0_SHIFTBUFBIS2_bit at FLEXIO0_SHIFTBUFBIS2.B5;
    sbit  SHIFTBUFBIS6_FLEXIO0_SHIFTBUFBIS2_bit at FLEXIO0_SHIFTBUFBIS2.B6;
    sbit  SHIFTBUFBIS7_FLEXIO0_SHIFTBUFBIS2_bit at FLEXIO0_SHIFTBUFBIS2.B7;
    sbit  SHIFTBUFBIS8_FLEXIO0_SHIFTBUFBIS2_bit at FLEXIO0_SHIFTBUFBIS2.B8;
    sbit  SHIFTBUFBIS9_FLEXIO0_SHIFTBUFBIS2_bit at FLEXIO0_SHIFTBUFBIS2.B9;
    sbit  SHIFTBUFBIS10_FLEXIO0_SHIFTBUFBIS2_bit at FLEXIO0_SHIFTBUFBIS2.B10;
    sbit  SHIFTBUFBIS11_FLEXIO0_SHIFTBUFBIS2_bit at FLEXIO0_SHIFTBUFBIS2.B11;
    sbit  SHIFTBUFBIS12_FLEXIO0_SHIFTBUFBIS2_bit at FLEXIO0_SHIFTBUFBIS2.B12;
    sbit  SHIFTBUFBIS13_FLEXIO0_SHIFTBUFBIS2_bit at FLEXIO0_SHIFTBUFBIS2.B13;
    sbit  SHIFTBUFBIS14_FLEXIO0_SHIFTBUFBIS2_bit at FLEXIO0_SHIFTBUFBIS2.B14;
    sbit  SHIFTBUFBIS15_FLEXIO0_SHIFTBUFBIS2_bit at FLEXIO0_SHIFTBUFBIS2.B15;
    sbit  SHIFTBUFBIS16_FLEXIO0_SHIFTBUFBIS2_bit at FLEXIO0_SHIFTBUFBIS2.B16;
    sbit  SHIFTBUFBIS17_FLEXIO0_SHIFTBUFBIS2_bit at FLEXIO0_SHIFTBUFBIS2.B17;
    sbit  SHIFTBUFBIS18_FLEXIO0_SHIFTBUFBIS2_bit at FLEXIO0_SHIFTBUFBIS2.B18;
    sbit  SHIFTBUFBIS19_FLEXIO0_SHIFTBUFBIS2_bit at FLEXIO0_SHIFTBUFBIS2.B19;
    sbit  SHIFTBUFBIS20_FLEXIO0_SHIFTBUFBIS2_bit at FLEXIO0_SHIFTBUFBIS2.B20;
    sbit  SHIFTBUFBIS21_FLEXIO0_SHIFTBUFBIS2_bit at FLEXIO0_SHIFTBUFBIS2.B21;
    sbit  SHIFTBUFBIS22_FLEXIO0_SHIFTBUFBIS2_bit at FLEXIO0_SHIFTBUFBIS2.B22;
    sbit  SHIFTBUFBIS23_FLEXIO0_SHIFTBUFBIS2_bit at FLEXIO0_SHIFTBUFBIS2.B23;
    sbit  SHIFTBUFBIS24_FLEXIO0_SHIFTBUFBIS2_bit at FLEXIO0_SHIFTBUFBIS2.B24;
    sbit  SHIFTBUFBIS25_FLEXIO0_SHIFTBUFBIS2_bit at FLEXIO0_SHIFTBUFBIS2.B25;
    sbit  SHIFTBUFBIS26_FLEXIO0_SHIFTBUFBIS2_bit at FLEXIO0_SHIFTBUFBIS2.B26;
    sbit  SHIFTBUFBIS27_FLEXIO0_SHIFTBUFBIS2_bit at FLEXIO0_SHIFTBUFBIS2.B27;
    sbit  SHIFTBUFBIS28_FLEXIO0_SHIFTBUFBIS2_bit at FLEXIO0_SHIFTBUFBIS2.B28;
    sbit  SHIFTBUFBIS29_FLEXIO0_SHIFTBUFBIS2_bit at FLEXIO0_SHIFTBUFBIS2.B29;
    sbit  SHIFTBUFBIS30_FLEXIO0_SHIFTBUFBIS2_bit at FLEXIO0_SHIFTBUFBIS2.B30;
    sbit  SHIFTBUFBIS31_FLEXIO0_SHIFTBUFBIS2_bit at FLEXIO0_SHIFTBUFBIS2.B31;

sfr unsigned long   volatile FLEXIO0_SHIFTBUFBIS3 absolute 0x400DF28C;
    sbit  SHIFTBUFBIS0_FLEXIO0_SHIFTBUFBIS3_bit at FLEXIO0_SHIFTBUFBIS3.B0;
    sbit  SHIFTBUFBIS1_FLEXIO0_SHIFTBUFBIS3_bit at FLEXIO0_SHIFTBUFBIS3.B1;
    sbit  SHIFTBUFBIS2_FLEXIO0_SHIFTBUFBIS3_bit at FLEXIO0_SHIFTBUFBIS3.B2;
    sbit  SHIFTBUFBIS3_FLEXIO0_SHIFTBUFBIS3_bit at FLEXIO0_SHIFTBUFBIS3.B3;
    sbit  SHIFTBUFBIS4_FLEXIO0_SHIFTBUFBIS3_bit at FLEXIO0_SHIFTBUFBIS3.B4;
    sbit  SHIFTBUFBIS5_FLEXIO0_SHIFTBUFBIS3_bit at FLEXIO0_SHIFTBUFBIS3.B5;
    sbit  SHIFTBUFBIS6_FLEXIO0_SHIFTBUFBIS3_bit at FLEXIO0_SHIFTBUFBIS3.B6;
    sbit  SHIFTBUFBIS7_FLEXIO0_SHIFTBUFBIS3_bit at FLEXIO0_SHIFTBUFBIS3.B7;
    sbit  SHIFTBUFBIS8_FLEXIO0_SHIFTBUFBIS3_bit at FLEXIO0_SHIFTBUFBIS3.B8;
    sbit  SHIFTBUFBIS9_FLEXIO0_SHIFTBUFBIS3_bit at FLEXIO0_SHIFTBUFBIS3.B9;
    sbit  SHIFTBUFBIS10_FLEXIO0_SHIFTBUFBIS3_bit at FLEXIO0_SHIFTBUFBIS3.B10;
    sbit  SHIFTBUFBIS11_FLEXIO0_SHIFTBUFBIS3_bit at FLEXIO0_SHIFTBUFBIS3.B11;
    sbit  SHIFTBUFBIS12_FLEXIO0_SHIFTBUFBIS3_bit at FLEXIO0_SHIFTBUFBIS3.B12;
    sbit  SHIFTBUFBIS13_FLEXIO0_SHIFTBUFBIS3_bit at FLEXIO0_SHIFTBUFBIS3.B13;
    sbit  SHIFTBUFBIS14_FLEXIO0_SHIFTBUFBIS3_bit at FLEXIO0_SHIFTBUFBIS3.B14;
    sbit  SHIFTBUFBIS15_FLEXIO0_SHIFTBUFBIS3_bit at FLEXIO0_SHIFTBUFBIS3.B15;
    sbit  SHIFTBUFBIS16_FLEXIO0_SHIFTBUFBIS3_bit at FLEXIO0_SHIFTBUFBIS3.B16;
    sbit  SHIFTBUFBIS17_FLEXIO0_SHIFTBUFBIS3_bit at FLEXIO0_SHIFTBUFBIS3.B17;
    sbit  SHIFTBUFBIS18_FLEXIO0_SHIFTBUFBIS3_bit at FLEXIO0_SHIFTBUFBIS3.B18;
    sbit  SHIFTBUFBIS19_FLEXIO0_SHIFTBUFBIS3_bit at FLEXIO0_SHIFTBUFBIS3.B19;
    sbit  SHIFTBUFBIS20_FLEXIO0_SHIFTBUFBIS3_bit at FLEXIO0_SHIFTBUFBIS3.B20;
    sbit  SHIFTBUFBIS21_FLEXIO0_SHIFTBUFBIS3_bit at FLEXIO0_SHIFTBUFBIS3.B21;
    sbit  SHIFTBUFBIS22_FLEXIO0_SHIFTBUFBIS3_bit at FLEXIO0_SHIFTBUFBIS3.B22;
    sbit  SHIFTBUFBIS23_FLEXIO0_SHIFTBUFBIS3_bit at FLEXIO0_SHIFTBUFBIS3.B23;
    sbit  SHIFTBUFBIS24_FLEXIO0_SHIFTBUFBIS3_bit at FLEXIO0_SHIFTBUFBIS3.B24;
    sbit  SHIFTBUFBIS25_FLEXIO0_SHIFTBUFBIS3_bit at FLEXIO0_SHIFTBUFBIS3.B25;
    sbit  SHIFTBUFBIS26_FLEXIO0_SHIFTBUFBIS3_bit at FLEXIO0_SHIFTBUFBIS3.B26;
    sbit  SHIFTBUFBIS27_FLEXIO0_SHIFTBUFBIS3_bit at FLEXIO0_SHIFTBUFBIS3.B27;
    sbit  SHIFTBUFBIS28_FLEXIO0_SHIFTBUFBIS3_bit at FLEXIO0_SHIFTBUFBIS3.B28;
    sbit  SHIFTBUFBIS29_FLEXIO0_SHIFTBUFBIS3_bit at FLEXIO0_SHIFTBUFBIS3.B29;
    sbit  SHIFTBUFBIS30_FLEXIO0_SHIFTBUFBIS3_bit at FLEXIO0_SHIFTBUFBIS3.B30;
    sbit  SHIFTBUFBIS31_FLEXIO0_SHIFTBUFBIS3_bit at FLEXIO0_SHIFTBUFBIS3.B31;

sfr unsigned long   volatile FLEXIO0_SHIFTBUFBIS4 absolute 0x400DF290;
    sbit  SHIFTBUFBIS0_FLEXIO0_SHIFTBUFBIS4_bit at FLEXIO0_SHIFTBUFBIS4.B0;
    sbit  SHIFTBUFBIS1_FLEXIO0_SHIFTBUFBIS4_bit at FLEXIO0_SHIFTBUFBIS4.B1;
    sbit  SHIFTBUFBIS2_FLEXIO0_SHIFTBUFBIS4_bit at FLEXIO0_SHIFTBUFBIS4.B2;
    sbit  SHIFTBUFBIS3_FLEXIO0_SHIFTBUFBIS4_bit at FLEXIO0_SHIFTBUFBIS4.B3;
    sbit  SHIFTBUFBIS4_FLEXIO0_SHIFTBUFBIS4_bit at FLEXIO0_SHIFTBUFBIS4.B4;
    sbit  SHIFTBUFBIS5_FLEXIO0_SHIFTBUFBIS4_bit at FLEXIO0_SHIFTBUFBIS4.B5;
    sbit  SHIFTBUFBIS6_FLEXIO0_SHIFTBUFBIS4_bit at FLEXIO0_SHIFTBUFBIS4.B6;
    sbit  SHIFTBUFBIS7_FLEXIO0_SHIFTBUFBIS4_bit at FLEXIO0_SHIFTBUFBIS4.B7;
    sbit  SHIFTBUFBIS8_FLEXIO0_SHIFTBUFBIS4_bit at FLEXIO0_SHIFTBUFBIS4.B8;
    sbit  SHIFTBUFBIS9_FLEXIO0_SHIFTBUFBIS4_bit at FLEXIO0_SHIFTBUFBIS4.B9;
    sbit  SHIFTBUFBIS10_FLEXIO0_SHIFTBUFBIS4_bit at FLEXIO0_SHIFTBUFBIS4.B10;
    sbit  SHIFTBUFBIS11_FLEXIO0_SHIFTBUFBIS4_bit at FLEXIO0_SHIFTBUFBIS4.B11;
    sbit  SHIFTBUFBIS12_FLEXIO0_SHIFTBUFBIS4_bit at FLEXIO0_SHIFTBUFBIS4.B12;
    sbit  SHIFTBUFBIS13_FLEXIO0_SHIFTBUFBIS4_bit at FLEXIO0_SHIFTBUFBIS4.B13;
    sbit  SHIFTBUFBIS14_FLEXIO0_SHIFTBUFBIS4_bit at FLEXIO0_SHIFTBUFBIS4.B14;
    sbit  SHIFTBUFBIS15_FLEXIO0_SHIFTBUFBIS4_bit at FLEXIO0_SHIFTBUFBIS4.B15;
    sbit  SHIFTBUFBIS16_FLEXIO0_SHIFTBUFBIS4_bit at FLEXIO0_SHIFTBUFBIS4.B16;
    sbit  SHIFTBUFBIS17_FLEXIO0_SHIFTBUFBIS4_bit at FLEXIO0_SHIFTBUFBIS4.B17;
    sbit  SHIFTBUFBIS18_FLEXIO0_SHIFTBUFBIS4_bit at FLEXIO0_SHIFTBUFBIS4.B18;
    sbit  SHIFTBUFBIS19_FLEXIO0_SHIFTBUFBIS4_bit at FLEXIO0_SHIFTBUFBIS4.B19;
    sbit  SHIFTBUFBIS20_FLEXIO0_SHIFTBUFBIS4_bit at FLEXIO0_SHIFTBUFBIS4.B20;
    sbit  SHIFTBUFBIS21_FLEXIO0_SHIFTBUFBIS4_bit at FLEXIO0_SHIFTBUFBIS4.B21;
    sbit  SHIFTBUFBIS22_FLEXIO0_SHIFTBUFBIS4_bit at FLEXIO0_SHIFTBUFBIS4.B22;
    sbit  SHIFTBUFBIS23_FLEXIO0_SHIFTBUFBIS4_bit at FLEXIO0_SHIFTBUFBIS4.B23;
    sbit  SHIFTBUFBIS24_FLEXIO0_SHIFTBUFBIS4_bit at FLEXIO0_SHIFTBUFBIS4.B24;
    sbit  SHIFTBUFBIS25_FLEXIO0_SHIFTBUFBIS4_bit at FLEXIO0_SHIFTBUFBIS4.B25;
    sbit  SHIFTBUFBIS26_FLEXIO0_SHIFTBUFBIS4_bit at FLEXIO0_SHIFTBUFBIS4.B26;
    sbit  SHIFTBUFBIS27_FLEXIO0_SHIFTBUFBIS4_bit at FLEXIO0_SHIFTBUFBIS4.B27;
    sbit  SHIFTBUFBIS28_FLEXIO0_SHIFTBUFBIS4_bit at FLEXIO0_SHIFTBUFBIS4.B28;
    sbit  SHIFTBUFBIS29_FLEXIO0_SHIFTBUFBIS4_bit at FLEXIO0_SHIFTBUFBIS4.B29;
    sbit  SHIFTBUFBIS30_FLEXIO0_SHIFTBUFBIS4_bit at FLEXIO0_SHIFTBUFBIS4.B30;
    sbit  SHIFTBUFBIS31_FLEXIO0_SHIFTBUFBIS4_bit at FLEXIO0_SHIFTBUFBIS4.B31;

sfr unsigned long   volatile FLEXIO0_SHIFTBUFBIS5 absolute 0x400DF294;
    sbit  SHIFTBUFBIS0_FLEXIO0_SHIFTBUFBIS5_bit at FLEXIO0_SHIFTBUFBIS5.B0;
    sbit  SHIFTBUFBIS1_FLEXIO0_SHIFTBUFBIS5_bit at FLEXIO0_SHIFTBUFBIS5.B1;
    sbit  SHIFTBUFBIS2_FLEXIO0_SHIFTBUFBIS5_bit at FLEXIO0_SHIFTBUFBIS5.B2;
    sbit  SHIFTBUFBIS3_FLEXIO0_SHIFTBUFBIS5_bit at FLEXIO0_SHIFTBUFBIS5.B3;
    sbit  SHIFTBUFBIS4_FLEXIO0_SHIFTBUFBIS5_bit at FLEXIO0_SHIFTBUFBIS5.B4;
    sbit  SHIFTBUFBIS5_FLEXIO0_SHIFTBUFBIS5_bit at FLEXIO0_SHIFTBUFBIS5.B5;
    sbit  SHIFTBUFBIS6_FLEXIO0_SHIFTBUFBIS5_bit at FLEXIO0_SHIFTBUFBIS5.B6;
    sbit  SHIFTBUFBIS7_FLEXIO0_SHIFTBUFBIS5_bit at FLEXIO0_SHIFTBUFBIS5.B7;
    sbit  SHIFTBUFBIS8_FLEXIO0_SHIFTBUFBIS5_bit at FLEXIO0_SHIFTBUFBIS5.B8;
    sbit  SHIFTBUFBIS9_FLEXIO0_SHIFTBUFBIS5_bit at FLEXIO0_SHIFTBUFBIS5.B9;
    sbit  SHIFTBUFBIS10_FLEXIO0_SHIFTBUFBIS5_bit at FLEXIO0_SHIFTBUFBIS5.B10;
    sbit  SHIFTBUFBIS11_FLEXIO0_SHIFTBUFBIS5_bit at FLEXIO0_SHIFTBUFBIS5.B11;
    sbit  SHIFTBUFBIS12_FLEXIO0_SHIFTBUFBIS5_bit at FLEXIO0_SHIFTBUFBIS5.B12;
    sbit  SHIFTBUFBIS13_FLEXIO0_SHIFTBUFBIS5_bit at FLEXIO0_SHIFTBUFBIS5.B13;
    sbit  SHIFTBUFBIS14_FLEXIO0_SHIFTBUFBIS5_bit at FLEXIO0_SHIFTBUFBIS5.B14;
    sbit  SHIFTBUFBIS15_FLEXIO0_SHIFTBUFBIS5_bit at FLEXIO0_SHIFTBUFBIS5.B15;
    sbit  SHIFTBUFBIS16_FLEXIO0_SHIFTBUFBIS5_bit at FLEXIO0_SHIFTBUFBIS5.B16;
    sbit  SHIFTBUFBIS17_FLEXIO0_SHIFTBUFBIS5_bit at FLEXIO0_SHIFTBUFBIS5.B17;
    sbit  SHIFTBUFBIS18_FLEXIO0_SHIFTBUFBIS5_bit at FLEXIO0_SHIFTBUFBIS5.B18;
    sbit  SHIFTBUFBIS19_FLEXIO0_SHIFTBUFBIS5_bit at FLEXIO0_SHIFTBUFBIS5.B19;
    sbit  SHIFTBUFBIS20_FLEXIO0_SHIFTBUFBIS5_bit at FLEXIO0_SHIFTBUFBIS5.B20;
    sbit  SHIFTBUFBIS21_FLEXIO0_SHIFTBUFBIS5_bit at FLEXIO0_SHIFTBUFBIS5.B21;
    sbit  SHIFTBUFBIS22_FLEXIO0_SHIFTBUFBIS5_bit at FLEXIO0_SHIFTBUFBIS5.B22;
    sbit  SHIFTBUFBIS23_FLEXIO0_SHIFTBUFBIS5_bit at FLEXIO0_SHIFTBUFBIS5.B23;
    sbit  SHIFTBUFBIS24_FLEXIO0_SHIFTBUFBIS5_bit at FLEXIO0_SHIFTBUFBIS5.B24;
    sbit  SHIFTBUFBIS25_FLEXIO0_SHIFTBUFBIS5_bit at FLEXIO0_SHIFTBUFBIS5.B25;
    sbit  SHIFTBUFBIS26_FLEXIO0_SHIFTBUFBIS5_bit at FLEXIO0_SHIFTBUFBIS5.B26;
    sbit  SHIFTBUFBIS27_FLEXIO0_SHIFTBUFBIS5_bit at FLEXIO0_SHIFTBUFBIS5.B27;
    sbit  SHIFTBUFBIS28_FLEXIO0_SHIFTBUFBIS5_bit at FLEXIO0_SHIFTBUFBIS5.B28;
    sbit  SHIFTBUFBIS29_FLEXIO0_SHIFTBUFBIS5_bit at FLEXIO0_SHIFTBUFBIS5.B29;
    sbit  SHIFTBUFBIS30_FLEXIO0_SHIFTBUFBIS5_bit at FLEXIO0_SHIFTBUFBIS5.B30;
    sbit  SHIFTBUFBIS31_FLEXIO0_SHIFTBUFBIS5_bit at FLEXIO0_SHIFTBUFBIS5.B31;

sfr unsigned long   volatile FLEXIO0_SHIFTBUFBIS6 absolute 0x400DF298;
    sbit  SHIFTBUFBIS0_FLEXIO0_SHIFTBUFBIS6_bit at FLEXIO0_SHIFTBUFBIS6.B0;
    sbit  SHIFTBUFBIS1_FLEXIO0_SHIFTBUFBIS6_bit at FLEXIO0_SHIFTBUFBIS6.B1;
    sbit  SHIFTBUFBIS2_FLEXIO0_SHIFTBUFBIS6_bit at FLEXIO0_SHIFTBUFBIS6.B2;
    sbit  SHIFTBUFBIS3_FLEXIO0_SHIFTBUFBIS6_bit at FLEXIO0_SHIFTBUFBIS6.B3;
    sbit  SHIFTBUFBIS4_FLEXIO0_SHIFTBUFBIS6_bit at FLEXIO0_SHIFTBUFBIS6.B4;
    sbit  SHIFTBUFBIS5_FLEXIO0_SHIFTBUFBIS6_bit at FLEXIO0_SHIFTBUFBIS6.B5;
    sbit  SHIFTBUFBIS6_FLEXIO0_SHIFTBUFBIS6_bit at FLEXIO0_SHIFTBUFBIS6.B6;
    sbit  SHIFTBUFBIS7_FLEXIO0_SHIFTBUFBIS6_bit at FLEXIO0_SHIFTBUFBIS6.B7;
    sbit  SHIFTBUFBIS8_FLEXIO0_SHIFTBUFBIS6_bit at FLEXIO0_SHIFTBUFBIS6.B8;
    sbit  SHIFTBUFBIS9_FLEXIO0_SHIFTBUFBIS6_bit at FLEXIO0_SHIFTBUFBIS6.B9;
    sbit  SHIFTBUFBIS10_FLEXIO0_SHIFTBUFBIS6_bit at FLEXIO0_SHIFTBUFBIS6.B10;
    sbit  SHIFTBUFBIS11_FLEXIO0_SHIFTBUFBIS6_bit at FLEXIO0_SHIFTBUFBIS6.B11;
    sbit  SHIFTBUFBIS12_FLEXIO0_SHIFTBUFBIS6_bit at FLEXIO0_SHIFTBUFBIS6.B12;
    sbit  SHIFTBUFBIS13_FLEXIO0_SHIFTBUFBIS6_bit at FLEXIO0_SHIFTBUFBIS6.B13;
    sbit  SHIFTBUFBIS14_FLEXIO0_SHIFTBUFBIS6_bit at FLEXIO0_SHIFTBUFBIS6.B14;
    sbit  SHIFTBUFBIS15_FLEXIO0_SHIFTBUFBIS6_bit at FLEXIO0_SHIFTBUFBIS6.B15;
    sbit  SHIFTBUFBIS16_FLEXIO0_SHIFTBUFBIS6_bit at FLEXIO0_SHIFTBUFBIS6.B16;
    sbit  SHIFTBUFBIS17_FLEXIO0_SHIFTBUFBIS6_bit at FLEXIO0_SHIFTBUFBIS6.B17;
    sbit  SHIFTBUFBIS18_FLEXIO0_SHIFTBUFBIS6_bit at FLEXIO0_SHIFTBUFBIS6.B18;
    sbit  SHIFTBUFBIS19_FLEXIO0_SHIFTBUFBIS6_bit at FLEXIO0_SHIFTBUFBIS6.B19;
    sbit  SHIFTBUFBIS20_FLEXIO0_SHIFTBUFBIS6_bit at FLEXIO0_SHIFTBUFBIS6.B20;
    sbit  SHIFTBUFBIS21_FLEXIO0_SHIFTBUFBIS6_bit at FLEXIO0_SHIFTBUFBIS6.B21;
    sbit  SHIFTBUFBIS22_FLEXIO0_SHIFTBUFBIS6_bit at FLEXIO0_SHIFTBUFBIS6.B22;
    sbit  SHIFTBUFBIS23_FLEXIO0_SHIFTBUFBIS6_bit at FLEXIO0_SHIFTBUFBIS6.B23;
    sbit  SHIFTBUFBIS24_FLEXIO0_SHIFTBUFBIS6_bit at FLEXIO0_SHIFTBUFBIS6.B24;
    sbit  SHIFTBUFBIS25_FLEXIO0_SHIFTBUFBIS6_bit at FLEXIO0_SHIFTBUFBIS6.B25;
    sbit  SHIFTBUFBIS26_FLEXIO0_SHIFTBUFBIS6_bit at FLEXIO0_SHIFTBUFBIS6.B26;
    sbit  SHIFTBUFBIS27_FLEXIO0_SHIFTBUFBIS6_bit at FLEXIO0_SHIFTBUFBIS6.B27;
    sbit  SHIFTBUFBIS28_FLEXIO0_SHIFTBUFBIS6_bit at FLEXIO0_SHIFTBUFBIS6.B28;
    sbit  SHIFTBUFBIS29_FLEXIO0_SHIFTBUFBIS6_bit at FLEXIO0_SHIFTBUFBIS6.B29;
    sbit  SHIFTBUFBIS30_FLEXIO0_SHIFTBUFBIS6_bit at FLEXIO0_SHIFTBUFBIS6.B30;
    sbit  SHIFTBUFBIS31_FLEXIO0_SHIFTBUFBIS6_bit at FLEXIO0_SHIFTBUFBIS6.B31;

sfr unsigned long   volatile FLEXIO0_SHIFTBUFBIS7 absolute 0x400DF29C;
    sbit  SHIFTBUFBIS0_FLEXIO0_SHIFTBUFBIS7_bit at FLEXIO0_SHIFTBUFBIS7.B0;
    sbit  SHIFTBUFBIS1_FLEXIO0_SHIFTBUFBIS7_bit at FLEXIO0_SHIFTBUFBIS7.B1;
    sbit  SHIFTBUFBIS2_FLEXIO0_SHIFTBUFBIS7_bit at FLEXIO0_SHIFTBUFBIS7.B2;
    sbit  SHIFTBUFBIS3_FLEXIO0_SHIFTBUFBIS7_bit at FLEXIO0_SHIFTBUFBIS7.B3;
    sbit  SHIFTBUFBIS4_FLEXIO0_SHIFTBUFBIS7_bit at FLEXIO0_SHIFTBUFBIS7.B4;
    sbit  SHIFTBUFBIS5_FLEXIO0_SHIFTBUFBIS7_bit at FLEXIO0_SHIFTBUFBIS7.B5;
    sbit  SHIFTBUFBIS6_FLEXIO0_SHIFTBUFBIS7_bit at FLEXIO0_SHIFTBUFBIS7.B6;
    sbit  SHIFTBUFBIS7_FLEXIO0_SHIFTBUFBIS7_bit at FLEXIO0_SHIFTBUFBIS7.B7;
    sbit  SHIFTBUFBIS8_FLEXIO0_SHIFTBUFBIS7_bit at FLEXIO0_SHIFTBUFBIS7.B8;
    sbit  SHIFTBUFBIS9_FLEXIO0_SHIFTBUFBIS7_bit at FLEXIO0_SHIFTBUFBIS7.B9;
    sbit  SHIFTBUFBIS10_FLEXIO0_SHIFTBUFBIS7_bit at FLEXIO0_SHIFTBUFBIS7.B10;
    sbit  SHIFTBUFBIS11_FLEXIO0_SHIFTBUFBIS7_bit at FLEXIO0_SHIFTBUFBIS7.B11;
    sbit  SHIFTBUFBIS12_FLEXIO0_SHIFTBUFBIS7_bit at FLEXIO0_SHIFTBUFBIS7.B12;
    sbit  SHIFTBUFBIS13_FLEXIO0_SHIFTBUFBIS7_bit at FLEXIO0_SHIFTBUFBIS7.B13;
    sbit  SHIFTBUFBIS14_FLEXIO0_SHIFTBUFBIS7_bit at FLEXIO0_SHIFTBUFBIS7.B14;
    sbit  SHIFTBUFBIS15_FLEXIO0_SHIFTBUFBIS7_bit at FLEXIO0_SHIFTBUFBIS7.B15;
    sbit  SHIFTBUFBIS16_FLEXIO0_SHIFTBUFBIS7_bit at FLEXIO0_SHIFTBUFBIS7.B16;
    sbit  SHIFTBUFBIS17_FLEXIO0_SHIFTBUFBIS7_bit at FLEXIO0_SHIFTBUFBIS7.B17;
    sbit  SHIFTBUFBIS18_FLEXIO0_SHIFTBUFBIS7_bit at FLEXIO0_SHIFTBUFBIS7.B18;
    sbit  SHIFTBUFBIS19_FLEXIO0_SHIFTBUFBIS7_bit at FLEXIO0_SHIFTBUFBIS7.B19;
    sbit  SHIFTBUFBIS20_FLEXIO0_SHIFTBUFBIS7_bit at FLEXIO0_SHIFTBUFBIS7.B20;
    sbit  SHIFTBUFBIS21_FLEXIO0_SHIFTBUFBIS7_bit at FLEXIO0_SHIFTBUFBIS7.B21;
    sbit  SHIFTBUFBIS22_FLEXIO0_SHIFTBUFBIS7_bit at FLEXIO0_SHIFTBUFBIS7.B22;
    sbit  SHIFTBUFBIS23_FLEXIO0_SHIFTBUFBIS7_bit at FLEXIO0_SHIFTBUFBIS7.B23;
    sbit  SHIFTBUFBIS24_FLEXIO0_SHIFTBUFBIS7_bit at FLEXIO0_SHIFTBUFBIS7.B24;
    sbit  SHIFTBUFBIS25_FLEXIO0_SHIFTBUFBIS7_bit at FLEXIO0_SHIFTBUFBIS7.B25;
    sbit  SHIFTBUFBIS26_FLEXIO0_SHIFTBUFBIS7_bit at FLEXIO0_SHIFTBUFBIS7.B26;
    sbit  SHIFTBUFBIS27_FLEXIO0_SHIFTBUFBIS7_bit at FLEXIO0_SHIFTBUFBIS7.B27;
    sbit  SHIFTBUFBIS28_FLEXIO0_SHIFTBUFBIS7_bit at FLEXIO0_SHIFTBUFBIS7.B28;
    sbit  SHIFTBUFBIS29_FLEXIO0_SHIFTBUFBIS7_bit at FLEXIO0_SHIFTBUFBIS7.B29;
    sbit  SHIFTBUFBIS30_FLEXIO0_SHIFTBUFBIS7_bit at FLEXIO0_SHIFTBUFBIS7.B30;
    sbit  SHIFTBUFBIS31_FLEXIO0_SHIFTBUFBIS7_bit at FLEXIO0_SHIFTBUFBIS7.B31;

sfr unsigned long   volatile FLEXIO0_SHIFTBUFBYS0 absolute 0x400DF300;
    const register unsigned short int SHIFTBUFBYS0 = 0;
    sbit  SHIFTBUFBYS0_bit at FLEXIO0_SHIFTBUFBYS0.B0;
    const register unsigned short int SHIFTBUFBYS1 = 1;
    sbit  SHIFTBUFBYS1_bit at FLEXIO0_SHIFTBUFBYS0.B1;
    const register unsigned short int SHIFTBUFBYS2 = 2;
    sbit  SHIFTBUFBYS2_bit at FLEXIO0_SHIFTBUFBYS0.B2;
    const register unsigned short int SHIFTBUFBYS3 = 3;
    sbit  SHIFTBUFBYS3_bit at FLEXIO0_SHIFTBUFBYS0.B3;
    const register unsigned short int SHIFTBUFBYS4 = 4;
    sbit  SHIFTBUFBYS4_bit at FLEXIO0_SHIFTBUFBYS0.B4;
    const register unsigned short int SHIFTBUFBYS5 = 5;
    sbit  SHIFTBUFBYS5_bit at FLEXIO0_SHIFTBUFBYS0.B5;
    const register unsigned short int SHIFTBUFBYS6 = 6;
    sbit  SHIFTBUFBYS6_bit at FLEXIO0_SHIFTBUFBYS0.B6;
    const register unsigned short int SHIFTBUFBYS7 = 7;
    sbit  SHIFTBUFBYS7_bit at FLEXIO0_SHIFTBUFBYS0.B7;
    const register unsigned short int SHIFTBUFBYS8 = 8;
    sbit  SHIFTBUFBYS8_bit at FLEXIO0_SHIFTBUFBYS0.B8;
    const register unsigned short int SHIFTBUFBYS9 = 9;
    sbit  SHIFTBUFBYS9_bit at FLEXIO0_SHIFTBUFBYS0.B9;
    const register unsigned short int SHIFTBUFBYS10 = 10;
    sbit  SHIFTBUFBYS10_bit at FLEXIO0_SHIFTBUFBYS0.B10;
    const register unsigned short int SHIFTBUFBYS11 = 11;
    sbit  SHIFTBUFBYS11_bit at FLEXIO0_SHIFTBUFBYS0.B11;
    const register unsigned short int SHIFTBUFBYS12 = 12;
    sbit  SHIFTBUFBYS12_bit at FLEXIO0_SHIFTBUFBYS0.B12;
    const register unsigned short int SHIFTBUFBYS13 = 13;
    sbit  SHIFTBUFBYS13_bit at FLEXIO0_SHIFTBUFBYS0.B13;
    const register unsigned short int SHIFTBUFBYS14 = 14;
    sbit  SHIFTBUFBYS14_bit at FLEXIO0_SHIFTBUFBYS0.B14;
    const register unsigned short int SHIFTBUFBYS15 = 15;
    sbit  SHIFTBUFBYS15_bit at FLEXIO0_SHIFTBUFBYS0.B15;
    const register unsigned short int SHIFTBUFBYS16 = 16;
    sbit  SHIFTBUFBYS16_bit at FLEXIO0_SHIFTBUFBYS0.B16;
    const register unsigned short int SHIFTBUFBYS17 = 17;
    sbit  SHIFTBUFBYS17_bit at FLEXIO0_SHIFTBUFBYS0.B17;
    const register unsigned short int SHIFTBUFBYS18 = 18;
    sbit  SHIFTBUFBYS18_bit at FLEXIO0_SHIFTBUFBYS0.B18;
    const register unsigned short int SHIFTBUFBYS19 = 19;
    sbit  SHIFTBUFBYS19_bit at FLEXIO0_SHIFTBUFBYS0.B19;
    const register unsigned short int SHIFTBUFBYS20 = 20;
    sbit  SHIFTBUFBYS20_bit at FLEXIO0_SHIFTBUFBYS0.B20;
    const register unsigned short int SHIFTBUFBYS21 = 21;
    sbit  SHIFTBUFBYS21_bit at FLEXIO0_SHIFTBUFBYS0.B21;
    const register unsigned short int SHIFTBUFBYS22 = 22;
    sbit  SHIFTBUFBYS22_bit at FLEXIO0_SHIFTBUFBYS0.B22;
    const register unsigned short int SHIFTBUFBYS23 = 23;
    sbit  SHIFTBUFBYS23_bit at FLEXIO0_SHIFTBUFBYS0.B23;
    const register unsigned short int SHIFTBUFBYS24 = 24;
    sbit  SHIFTBUFBYS24_bit at FLEXIO0_SHIFTBUFBYS0.B24;
    const register unsigned short int SHIFTBUFBYS25 = 25;
    sbit  SHIFTBUFBYS25_bit at FLEXIO0_SHIFTBUFBYS0.B25;
    const register unsigned short int SHIFTBUFBYS26 = 26;
    sbit  SHIFTBUFBYS26_bit at FLEXIO0_SHIFTBUFBYS0.B26;
    const register unsigned short int SHIFTBUFBYS27 = 27;
    sbit  SHIFTBUFBYS27_bit at FLEXIO0_SHIFTBUFBYS0.B27;
    const register unsigned short int SHIFTBUFBYS28 = 28;
    sbit  SHIFTBUFBYS28_bit at FLEXIO0_SHIFTBUFBYS0.B28;
    const register unsigned short int SHIFTBUFBYS29 = 29;
    sbit  SHIFTBUFBYS29_bit at FLEXIO0_SHIFTBUFBYS0.B29;
    const register unsigned short int SHIFTBUFBYS30 = 30;
    sbit  SHIFTBUFBYS30_bit at FLEXIO0_SHIFTBUFBYS0.B30;
    const register unsigned short int SHIFTBUFBYS31 = 31;
    sbit  SHIFTBUFBYS31_bit at FLEXIO0_SHIFTBUFBYS0.B31;

sfr unsigned long   volatile FLEXIO0_SHIFTBUFBYS1 absolute 0x400DF304;
    sbit  SHIFTBUFBYS0_FLEXIO0_SHIFTBUFBYS1_bit at FLEXIO0_SHIFTBUFBYS1.B0;
    sbit  SHIFTBUFBYS1_FLEXIO0_SHIFTBUFBYS1_bit at FLEXIO0_SHIFTBUFBYS1.B1;
    sbit  SHIFTBUFBYS2_FLEXIO0_SHIFTBUFBYS1_bit at FLEXIO0_SHIFTBUFBYS1.B2;
    sbit  SHIFTBUFBYS3_FLEXIO0_SHIFTBUFBYS1_bit at FLEXIO0_SHIFTBUFBYS1.B3;
    sbit  SHIFTBUFBYS4_FLEXIO0_SHIFTBUFBYS1_bit at FLEXIO0_SHIFTBUFBYS1.B4;
    sbit  SHIFTBUFBYS5_FLEXIO0_SHIFTBUFBYS1_bit at FLEXIO0_SHIFTBUFBYS1.B5;
    sbit  SHIFTBUFBYS6_FLEXIO0_SHIFTBUFBYS1_bit at FLEXIO0_SHIFTBUFBYS1.B6;
    sbit  SHIFTBUFBYS7_FLEXIO0_SHIFTBUFBYS1_bit at FLEXIO0_SHIFTBUFBYS1.B7;
    sbit  SHIFTBUFBYS8_FLEXIO0_SHIFTBUFBYS1_bit at FLEXIO0_SHIFTBUFBYS1.B8;
    sbit  SHIFTBUFBYS9_FLEXIO0_SHIFTBUFBYS1_bit at FLEXIO0_SHIFTBUFBYS1.B9;
    sbit  SHIFTBUFBYS10_FLEXIO0_SHIFTBUFBYS1_bit at FLEXIO0_SHIFTBUFBYS1.B10;
    sbit  SHIFTBUFBYS11_FLEXIO0_SHIFTBUFBYS1_bit at FLEXIO0_SHIFTBUFBYS1.B11;
    sbit  SHIFTBUFBYS12_FLEXIO0_SHIFTBUFBYS1_bit at FLEXIO0_SHIFTBUFBYS1.B12;
    sbit  SHIFTBUFBYS13_FLEXIO0_SHIFTBUFBYS1_bit at FLEXIO0_SHIFTBUFBYS1.B13;
    sbit  SHIFTBUFBYS14_FLEXIO0_SHIFTBUFBYS1_bit at FLEXIO0_SHIFTBUFBYS1.B14;
    sbit  SHIFTBUFBYS15_FLEXIO0_SHIFTBUFBYS1_bit at FLEXIO0_SHIFTBUFBYS1.B15;
    sbit  SHIFTBUFBYS16_FLEXIO0_SHIFTBUFBYS1_bit at FLEXIO0_SHIFTBUFBYS1.B16;
    sbit  SHIFTBUFBYS17_FLEXIO0_SHIFTBUFBYS1_bit at FLEXIO0_SHIFTBUFBYS1.B17;
    sbit  SHIFTBUFBYS18_FLEXIO0_SHIFTBUFBYS1_bit at FLEXIO0_SHIFTBUFBYS1.B18;
    sbit  SHIFTBUFBYS19_FLEXIO0_SHIFTBUFBYS1_bit at FLEXIO0_SHIFTBUFBYS1.B19;
    sbit  SHIFTBUFBYS20_FLEXIO0_SHIFTBUFBYS1_bit at FLEXIO0_SHIFTBUFBYS1.B20;
    sbit  SHIFTBUFBYS21_FLEXIO0_SHIFTBUFBYS1_bit at FLEXIO0_SHIFTBUFBYS1.B21;
    sbit  SHIFTBUFBYS22_FLEXIO0_SHIFTBUFBYS1_bit at FLEXIO0_SHIFTBUFBYS1.B22;
    sbit  SHIFTBUFBYS23_FLEXIO0_SHIFTBUFBYS1_bit at FLEXIO0_SHIFTBUFBYS1.B23;
    sbit  SHIFTBUFBYS24_FLEXIO0_SHIFTBUFBYS1_bit at FLEXIO0_SHIFTBUFBYS1.B24;
    sbit  SHIFTBUFBYS25_FLEXIO0_SHIFTBUFBYS1_bit at FLEXIO0_SHIFTBUFBYS1.B25;
    sbit  SHIFTBUFBYS26_FLEXIO0_SHIFTBUFBYS1_bit at FLEXIO0_SHIFTBUFBYS1.B26;
    sbit  SHIFTBUFBYS27_FLEXIO0_SHIFTBUFBYS1_bit at FLEXIO0_SHIFTBUFBYS1.B27;
    sbit  SHIFTBUFBYS28_FLEXIO0_SHIFTBUFBYS1_bit at FLEXIO0_SHIFTBUFBYS1.B28;
    sbit  SHIFTBUFBYS29_FLEXIO0_SHIFTBUFBYS1_bit at FLEXIO0_SHIFTBUFBYS1.B29;
    sbit  SHIFTBUFBYS30_FLEXIO0_SHIFTBUFBYS1_bit at FLEXIO0_SHIFTBUFBYS1.B30;
    sbit  SHIFTBUFBYS31_FLEXIO0_SHIFTBUFBYS1_bit at FLEXIO0_SHIFTBUFBYS1.B31;

sfr unsigned long   volatile FLEXIO0_SHIFTBUFBYS2 absolute 0x400DF308;
    sbit  SHIFTBUFBYS0_FLEXIO0_SHIFTBUFBYS2_bit at FLEXIO0_SHIFTBUFBYS2.B0;
    sbit  SHIFTBUFBYS1_FLEXIO0_SHIFTBUFBYS2_bit at FLEXIO0_SHIFTBUFBYS2.B1;
    sbit  SHIFTBUFBYS2_FLEXIO0_SHIFTBUFBYS2_bit at FLEXIO0_SHIFTBUFBYS2.B2;
    sbit  SHIFTBUFBYS3_FLEXIO0_SHIFTBUFBYS2_bit at FLEXIO0_SHIFTBUFBYS2.B3;
    sbit  SHIFTBUFBYS4_FLEXIO0_SHIFTBUFBYS2_bit at FLEXIO0_SHIFTBUFBYS2.B4;
    sbit  SHIFTBUFBYS5_FLEXIO0_SHIFTBUFBYS2_bit at FLEXIO0_SHIFTBUFBYS2.B5;
    sbit  SHIFTBUFBYS6_FLEXIO0_SHIFTBUFBYS2_bit at FLEXIO0_SHIFTBUFBYS2.B6;
    sbit  SHIFTBUFBYS7_FLEXIO0_SHIFTBUFBYS2_bit at FLEXIO0_SHIFTBUFBYS2.B7;
    sbit  SHIFTBUFBYS8_FLEXIO0_SHIFTBUFBYS2_bit at FLEXIO0_SHIFTBUFBYS2.B8;
    sbit  SHIFTBUFBYS9_FLEXIO0_SHIFTBUFBYS2_bit at FLEXIO0_SHIFTBUFBYS2.B9;
    sbit  SHIFTBUFBYS10_FLEXIO0_SHIFTBUFBYS2_bit at FLEXIO0_SHIFTBUFBYS2.B10;
    sbit  SHIFTBUFBYS11_FLEXIO0_SHIFTBUFBYS2_bit at FLEXIO0_SHIFTBUFBYS2.B11;
    sbit  SHIFTBUFBYS12_FLEXIO0_SHIFTBUFBYS2_bit at FLEXIO0_SHIFTBUFBYS2.B12;
    sbit  SHIFTBUFBYS13_FLEXIO0_SHIFTBUFBYS2_bit at FLEXIO0_SHIFTBUFBYS2.B13;
    sbit  SHIFTBUFBYS14_FLEXIO0_SHIFTBUFBYS2_bit at FLEXIO0_SHIFTBUFBYS2.B14;
    sbit  SHIFTBUFBYS15_FLEXIO0_SHIFTBUFBYS2_bit at FLEXIO0_SHIFTBUFBYS2.B15;
    sbit  SHIFTBUFBYS16_FLEXIO0_SHIFTBUFBYS2_bit at FLEXIO0_SHIFTBUFBYS2.B16;
    sbit  SHIFTBUFBYS17_FLEXIO0_SHIFTBUFBYS2_bit at FLEXIO0_SHIFTBUFBYS2.B17;
    sbit  SHIFTBUFBYS18_FLEXIO0_SHIFTBUFBYS2_bit at FLEXIO0_SHIFTBUFBYS2.B18;
    sbit  SHIFTBUFBYS19_FLEXIO0_SHIFTBUFBYS2_bit at FLEXIO0_SHIFTBUFBYS2.B19;
    sbit  SHIFTBUFBYS20_FLEXIO0_SHIFTBUFBYS2_bit at FLEXIO0_SHIFTBUFBYS2.B20;
    sbit  SHIFTBUFBYS21_FLEXIO0_SHIFTBUFBYS2_bit at FLEXIO0_SHIFTBUFBYS2.B21;
    sbit  SHIFTBUFBYS22_FLEXIO0_SHIFTBUFBYS2_bit at FLEXIO0_SHIFTBUFBYS2.B22;
    sbit  SHIFTBUFBYS23_FLEXIO0_SHIFTBUFBYS2_bit at FLEXIO0_SHIFTBUFBYS2.B23;
    sbit  SHIFTBUFBYS24_FLEXIO0_SHIFTBUFBYS2_bit at FLEXIO0_SHIFTBUFBYS2.B24;
    sbit  SHIFTBUFBYS25_FLEXIO0_SHIFTBUFBYS2_bit at FLEXIO0_SHIFTBUFBYS2.B25;
    sbit  SHIFTBUFBYS26_FLEXIO0_SHIFTBUFBYS2_bit at FLEXIO0_SHIFTBUFBYS2.B26;
    sbit  SHIFTBUFBYS27_FLEXIO0_SHIFTBUFBYS2_bit at FLEXIO0_SHIFTBUFBYS2.B27;
    sbit  SHIFTBUFBYS28_FLEXIO0_SHIFTBUFBYS2_bit at FLEXIO0_SHIFTBUFBYS2.B28;
    sbit  SHIFTBUFBYS29_FLEXIO0_SHIFTBUFBYS2_bit at FLEXIO0_SHIFTBUFBYS2.B29;
    sbit  SHIFTBUFBYS30_FLEXIO0_SHIFTBUFBYS2_bit at FLEXIO0_SHIFTBUFBYS2.B30;
    sbit  SHIFTBUFBYS31_FLEXIO0_SHIFTBUFBYS2_bit at FLEXIO0_SHIFTBUFBYS2.B31;

sfr unsigned long   volatile FLEXIO0_SHIFTBUFBYS3 absolute 0x400DF30C;
    sbit  SHIFTBUFBYS0_FLEXIO0_SHIFTBUFBYS3_bit at FLEXIO0_SHIFTBUFBYS3.B0;
    sbit  SHIFTBUFBYS1_FLEXIO0_SHIFTBUFBYS3_bit at FLEXIO0_SHIFTBUFBYS3.B1;
    sbit  SHIFTBUFBYS2_FLEXIO0_SHIFTBUFBYS3_bit at FLEXIO0_SHIFTBUFBYS3.B2;
    sbit  SHIFTBUFBYS3_FLEXIO0_SHIFTBUFBYS3_bit at FLEXIO0_SHIFTBUFBYS3.B3;
    sbit  SHIFTBUFBYS4_FLEXIO0_SHIFTBUFBYS3_bit at FLEXIO0_SHIFTBUFBYS3.B4;
    sbit  SHIFTBUFBYS5_FLEXIO0_SHIFTBUFBYS3_bit at FLEXIO0_SHIFTBUFBYS3.B5;
    sbit  SHIFTBUFBYS6_FLEXIO0_SHIFTBUFBYS3_bit at FLEXIO0_SHIFTBUFBYS3.B6;
    sbit  SHIFTBUFBYS7_FLEXIO0_SHIFTBUFBYS3_bit at FLEXIO0_SHIFTBUFBYS3.B7;
    sbit  SHIFTBUFBYS8_FLEXIO0_SHIFTBUFBYS3_bit at FLEXIO0_SHIFTBUFBYS3.B8;
    sbit  SHIFTBUFBYS9_FLEXIO0_SHIFTBUFBYS3_bit at FLEXIO0_SHIFTBUFBYS3.B9;
    sbit  SHIFTBUFBYS10_FLEXIO0_SHIFTBUFBYS3_bit at FLEXIO0_SHIFTBUFBYS3.B10;
    sbit  SHIFTBUFBYS11_FLEXIO0_SHIFTBUFBYS3_bit at FLEXIO0_SHIFTBUFBYS3.B11;
    sbit  SHIFTBUFBYS12_FLEXIO0_SHIFTBUFBYS3_bit at FLEXIO0_SHIFTBUFBYS3.B12;
    sbit  SHIFTBUFBYS13_FLEXIO0_SHIFTBUFBYS3_bit at FLEXIO0_SHIFTBUFBYS3.B13;
    sbit  SHIFTBUFBYS14_FLEXIO0_SHIFTBUFBYS3_bit at FLEXIO0_SHIFTBUFBYS3.B14;
    sbit  SHIFTBUFBYS15_FLEXIO0_SHIFTBUFBYS3_bit at FLEXIO0_SHIFTBUFBYS3.B15;
    sbit  SHIFTBUFBYS16_FLEXIO0_SHIFTBUFBYS3_bit at FLEXIO0_SHIFTBUFBYS3.B16;
    sbit  SHIFTBUFBYS17_FLEXIO0_SHIFTBUFBYS3_bit at FLEXIO0_SHIFTBUFBYS3.B17;
    sbit  SHIFTBUFBYS18_FLEXIO0_SHIFTBUFBYS3_bit at FLEXIO0_SHIFTBUFBYS3.B18;
    sbit  SHIFTBUFBYS19_FLEXIO0_SHIFTBUFBYS3_bit at FLEXIO0_SHIFTBUFBYS3.B19;
    sbit  SHIFTBUFBYS20_FLEXIO0_SHIFTBUFBYS3_bit at FLEXIO0_SHIFTBUFBYS3.B20;
    sbit  SHIFTBUFBYS21_FLEXIO0_SHIFTBUFBYS3_bit at FLEXIO0_SHIFTBUFBYS3.B21;
    sbit  SHIFTBUFBYS22_FLEXIO0_SHIFTBUFBYS3_bit at FLEXIO0_SHIFTBUFBYS3.B22;
    sbit  SHIFTBUFBYS23_FLEXIO0_SHIFTBUFBYS3_bit at FLEXIO0_SHIFTBUFBYS3.B23;
    sbit  SHIFTBUFBYS24_FLEXIO0_SHIFTBUFBYS3_bit at FLEXIO0_SHIFTBUFBYS3.B24;
    sbit  SHIFTBUFBYS25_FLEXIO0_SHIFTBUFBYS3_bit at FLEXIO0_SHIFTBUFBYS3.B25;
    sbit  SHIFTBUFBYS26_FLEXIO0_SHIFTBUFBYS3_bit at FLEXIO0_SHIFTBUFBYS3.B26;
    sbit  SHIFTBUFBYS27_FLEXIO0_SHIFTBUFBYS3_bit at FLEXIO0_SHIFTBUFBYS3.B27;
    sbit  SHIFTBUFBYS28_FLEXIO0_SHIFTBUFBYS3_bit at FLEXIO0_SHIFTBUFBYS3.B28;
    sbit  SHIFTBUFBYS29_FLEXIO0_SHIFTBUFBYS3_bit at FLEXIO0_SHIFTBUFBYS3.B29;
    sbit  SHIFTBUFBYS30_FLEXIO0_SHIFTBUFBYS3_bit at FLEXIO0_SHIFTBUFBYS3.B30;
    sbit  SHIFTBUFBYS31_FLEXIO0_SHIFTBUFBYS3_bit at FLEXIO0_SHIFTBUFBYS3.B31;

sfr unsigned long   volatile FLEXIO0_SHIFTBUFBYS4 absolute 0x400DF310;
    sbit  SHIFTBUFBYS0_FLEXIO0_SHIFTBUFBYS4_bit at FLEXIO0_SHIFTBUFBYS4.B0;
    sbit  SHIFTBUFBYS1_FLEXIO0_SHIFTBUFBYS4_bit at FLEXIO0_SHIFTBUFBYS4.B1;
    sbit  SHIFTBUFBYS2_FLEXIO0_SHIFTBUFBYS4_bit at FLEXIO0_SHIFTBUFBYS4.B2;
    sbit  SHIFTBUFBYS3_FLEXIO0_SHIFTBUFBYS4_bit at FLEXIO0_SHIFTBUFBYS4.B3;
    sbit  SHIFTBUFBYS4_FLEXIO0_SHIFTBUFBYS4_bit at FLEXIO0_SHIFTBUFBYS4.B4;
    sbit  SHIFTBUFBYS5_FLEXIO0_SHIFTBUFBYS4_bit at FLEXIO0_SHIFTBUFBYS4.B5;
    sbit  SHIFTBUFBYS6_FLEXIO0_SHIFTBUFBYS4_bit at FLEXIO0_SHIFTBUFBYS4.B6;
    sbit  SHIFTBUFBYS7_FLEXIO0_SHIFTBUFBYS4_bit at FLEXIO0_SHIFTBUFBYS4.B7;
    sbit  SHIFTBUFBYS8_FLEXIO0_SHIFTBUFBYS4_bit at FLEXIO0_SHIFTBUFBYS4.B8;
    sbit  SHIFTBUFBYS9_FLEXIO0_SHIFTBUFBYS4_bit at FLEXIO0_SHIFTBUFBYS4.B9;
    sbit  SHIFTBUFBYS10_FLEXIO0_SHIFTBUFBYS4_bit at FLEXIO0_SHIFTBUFBYS4.B10;
    sbit  SHIFTBUFBYS11_FLEXIO0_SHIFTBUFBYS4_bit at FLEXIO0_SHIFTBUFBYS4.B11;
    sbit  SHIFTBUFBYS12_FLEXIO0_SHIFTBUFBYS4_bit at FLEXIO0_SHIFTBUFBYS4.B12;
    sbit  SHIFTBUFBYS13_FLEXIO0_SHIFTBUFBYS4_bit at FLEXIO0_SHIFTBUFBYS4.B13;
    sbit  SHIFTBUFBYS14_FLEXIO0_SHIFTBUFBYS4_bit at FLEXIO0_SHIFTBUFBYS4.B14;
    sbit  SHIFTBUFBYS15_FLEXIO0_SHIFTBUFBYS4_bit at FLEXIO0_SHIFTBUFBYS4.B15;
    sbit  SHIFTBUFBYS16_FLEXIO0_SHIFTBUFBYS4_bit at FLEXIO0_SHIFTBUFBYS4.B16;
    sbit  SHIFTBUFBYS17_FLEXIO0_SHIFTBUFBYS4_bit at FLEXIO0_SHIFTBUFBYS4.B17;
    sbit  SHIFTBUFBYS18_FLEXIO0_SHIFTBUFBYS4_bit at FLEXIO0_SHIFTBUFBYS4.B18;
    sbit  SHIFTBUFBYS19_FLEXIO0_SHIFTBUFBYS4_bit at FLEXIO0_SHIFTBUFBYS4.B19;
    sbit  SHIFTBUFBYS20_FLEXIO0_SHIFTBUFBYS4_bit at FLEXIO0_SHIFTBUFBYS4.B20;
    sbit  SHIFTBUFBYS21_FLEXIO0_SHIFTBUFBYS4_bit at FLEXIO0_SHIFTBUFBYS4.B21;
    sbit  SHIFTBUFBYS22_FLEXIO0_SHIFTBUFBYS4_bit at FLEXIO0_SHIFTBUFBYS4.B22;
    sbit  SHIFTBUFBYS23_FLEXIO0_SHIFTBUFBYS4_bit at FLEXIO0_SHIFTBUFBYS4.B23;
    sbit  SHIFTBUFBYS24_FLEXIO0_SHIFTBUFBYS4_bit at FLEXIO0_SHIFTBUFBYS4.B24;
    sbit  SHIFTBUFBYS25_FLEXIO0_SHIFTBUFBYS4_bit at FLEXIO0_SHIFTBUFBYS4.B25;
    sbit  SHIFTBUFBYS26_FLEXIO0_SHIFTBUFBYS4_bit at FLEXIO0_SHIFTBUFBYS4.B26;
    sbit  SHIFTBUFBYS27_FLEXIO0_SHIFTBUFBYS4_bit at FLEXIO0_SHIFTBUFBYS4.B27;
    sbit  SHIFTBUFBYS28_FLEXIO0_SHIFTBUFBYS4_bit at FLEXIO0_SHIFTBUFBYS4.B28;
    sbit  SHIFTBUFBYS29_FLEXIO0_SHIFTBUFBYS4_bit at FLEXIO0_SHIFTBUFBYS4.B29;
    sbit  SHIFTBUFBYS30_FLEXIO0_SHIFTBUFBYS4_bit at FLEXIO0_SHIFTBUFBYS4.B30;
    sbit  SHIFTBUFBYS31_FLEXIO0_SHIFTBUFBYS4_bit at FLEXIO0_SHIFTBUFBYS4.B31;

sfr unsigned long   volatile FLEXIO0_SHIFTBUFBYS5 absolute 0x400DF314;
    sbit  SHIFTBUFBYS0_FLEXIO0_SHIFTBUFBYS5_bit at FLEXIO0_SHIFTBUFBYS5.B0;
    sbit  SHIFTBUFBYS1_FLEXIO0_SHIFTBUFBYS5_bit at FLEXIO0_SHIFTBUFBYS5.B1;
    sbit  SHIFTBUFBYS2_FLEXIO0_SHIFTBUFBYS5_bit at FLEXIO0_SHIFTBUFBYS5.B2;
    sbit  SHIFTBUFBYS3_FLEXIO0_SHIFTBUFBYS5_bit at FLEXIO0_SHIFTBUFBYS5.B3;
    sbit  SHIFTBUFBYS4_FLEXIO0_SHIFTBUFBYS5_bit at FLEXIO0_SHIFTBUFBYS5.B4;
    sbit  SHIFTBUFBYS5_FLEXIO0_SHIFTBUFBYS5_bit at FLEXIO0_SHIFTBUFBYS5.B5;
    sbit  SHIFTBUFBYS6_FLEXIO0_SHIFTBUFBYS5_bit at FLEXIO0_SHIFTBUFBYS5.B6;
    sbit  SHIFTBUFBYS7_FLEXIO0_SHIFTBUFBYS5_bit at FLEXIO0_SHIFTBUFBYS5.B7;
    sbit  SHIFTBUFBYS8_FLEXIO0_SHIFTBUFBYS5_bit at FLEXIO0_SHIFTBUFBYS5.B8;
    sbit  SHIFTBUFBYS9_FLEXIO0_SHIFTBUFBYS5_bit at FLEXIO0_SHIFTBUFBYS5.B9;
    sbit  SHIFTBUFBYS10_FLEXIO0_SHIFTBUFBYS5_bit at FLEXIO0_SHIFTBUFBYS5.B10;
    sbit  SHIFTBUFBYS11_FLEXIO0_SHIFTBUFBYS5_bit at FLEXIO0_SHIFTBUFBYS5.B11;
    sbit  SHIFTBUFBYS12_FLEXIO0_SHIFTBUFBYS5_bit at FLEXIO0_SHIFTBUFBYS5.B12;
    sbit  SHIFTBUFBYS13_FLEXIO0_SHIFTBUFBYS5_bit at FLEXIO0_SHIFTBUFBYS5.B13;
    sbit  SHIFTBUFBYS14_FLEXIO0_SHIFTBUFBYS5_bit at FLEXIO0_SHIFTBUFBYS5.B14;
    sbit  SHIFTBUFBYS15_FLEXIO0_SHIFTBUFBYS5_bit at FLEXIO0_SHIFTBUFBYS5.B15;
    sbit  SHIFTBUFBYS16_FLEXIO0_SHIFTBUFBYS5_bit at FLEXIO0_SHIFTBUFBYS5.B16;
    sbit  SHIFTBUFBYS17_FLEXIO0_SHIFTBUFBYS5_bit at FLEXIO0_SHIFTBUFBYS5.B17;
    sbit  SHIFTBUFBYS18_FLEXIO0_SHIFTBUFBYS5_bit at FLEXIO0_SHIFTBUFBYS5.B18;
    sbit  SHIFTBUFBYS19_FLEXIO0_SHIFTBUFBYS5_bit at FLEXIO0_SHIFTBUFBYS5.B19;
    sbit  SHIFTBUFBYS20_FLEXIO0_SHIFTBUFBYS5_bit at FLEXIO0_SHIFTBUFBYS5.B20;
    sbit  SHIFTBUFBYS21_FLEXIO0_SHIFTBUFBYS5_bit at FLEXIO0_SHIFTBUFBYS5.B21;
    sbit  SHIFTBUFBYS22_FLEXIO0_SHIFTBUFBYS5_bit at FLEXIO0_SHIFTBUFBYS5.B22;
    sbit  SHIFTBUFBYS23_FLEXIO0_SHIFTBUFBYS5_bit at FLEXIO0_SHIFTBUFBYS5.B23;
    sbit  SHIFTBUFBYS24_FLEXIO0_SHIFTBUFBYS5_bit at FLEXIO0_SHIFTBUFBYS5.B24;
    sbit  SHIFTBUFBYS25_FLEXIO0_SHIFTBUFBYS5_bit at FLEXIO0_SHIFTBUFBYS5.B25;
    sbit  SHIFTBUFBYS26_FLEXIO0_SHIFTBUFBYS5_bit at FLEXIO0_SHIFTBUFBYS5.B26;
    sbit  SHIFTBUFBYS27_FLEXIO0_SHIFTBUFBYS5_bit at FLEXIO0_SHIFTBUFBYS5.B27;
    sbit  SHIFTBUFBYS28_FLEXIO0_SHIFTBUFBYS5_bit at FLEXIO0_SHIFTBUFBYS5.B28;
    sbit  SHIFTBUFBYS29_FLEXIO0_SHIFTBUFBYS5_bit at FLEXIO0_SHIFTBUFBYS5.B29;
    sbit  SHIFTBUFBYS30_FLEXIO0_SHIFTBUFBYS5_bit at FLEXIO0_SHIFTBUFBYS5.B30;
    sbit  SHIFTBUFBYS31_FLEXIO0_SHIFTBUFBYS5_bit at FLEXIO0_SHIFTBUFBYS5.B31;

sfr unsigned long   volatile FLEXIO0_SHIFTBUFBYS6 absolute 0x400DF318;
    sbit  SHIFTBUFBYS0_FLEXIO0_SHIFTBUFBYS6_bit at FLEXIO0_SHIFTBUFBYS6.B0;
    sbit  SHIFTBUFBYS1_FLEXIO0_SHIFTBUFBYS6_bit at FLEXIO0_SHIFTBUFBYS6.B1;
    sbit  SHIFTBUFBYS2_FLEXIO0_SHIFTBUFBYS6_bit at FLEXIO0_SHIFTBUFBYS6.B2;
    sbit  SHIFTBUFBYS3_FLEXIO0_SHIFTBUFBYS6_bit at FLEXIO0_SHIFTBUFBYS6.B3;
    sbit  SHIFTBUFBYS4_FLEXIO0_SHIFTBUFBYS6_bit at FLEXIO0_SHIFTBUFBYS6.B4;
    sbit  SHIFTBUFBYS5_FLEXIO0_SHIFTBUFBYS6_bit at FLEXIO0_SHIFTBUFBYS6.B5;
    sbit  SHIFTBUFBYS6_FLEXIO0_SHIFTBUFBYS6_bit at FLEXIO0_SHIFTBUFBYS6.B6;
    sbit  SHIFTBUFBYS7_FLEXIO0_SHIFTBUFBYS6_bit at FLEXIO0_SHIFTBUFBYS6.B7;
    sbit  SHIFTBUFBYS8_FLEXIO0_SHIFTBUFBYS6_bit at FLEXIO0_SHIFTBUFBYS6.B8;
    sbit  SHIFTBUFBYS9_FLEXIO0_SHIFTBUFBYS6_bit at FLEXIO0_SHIFTBUFBYS6.B9;
    sbit  SHIFTBUFBYS10_FLEXIO0_SHIFTBUFBYS6_bit at FLEXIO0_SHIFTBUFBYS6.B10;
    sbit  SHIFTBUFBYS11_FLEXIO0_SHIFTBUFBYS6_bit at FLEXIO0_SHIFTBUFBYS6.B11;
    sbit  SHIFTBUFBYS12_FLEXIO0_SHIFTBUFBYS6_bit at FLEXIO0_SHIFTBUFBYS6.B12;
    sbit  SHIFTBUFBYS13_FLEXIO0_SHIFTBUFBYS6_bit at FLEXIO0_SHIFTBUFBYS6.B13;
    sbit  SHIFTBUFBYS14_FLEXIO0_SHIFTBUFBYS6_bit at FLEXIO0_SHIFTBUFBYS6.B14;
    sbit  SHIFTBUFBYS15_FLEXIO0_SHIFTBUFBYS6_bit at FLEXIO0_SHIFTBUFBYS6.B15;
    sbit  SHIFTBUFBYS16_FLEXIO0_SHIFTBUFBYS6_bit at FLEXIO0_SHIFTBUFBYS6.B16;
    sbit  SHIFTBUFBYS17_FLEXIO0_SHIFTBUFBYS6_bit at FLEXIO0_SHIFTBUFBYS6.B17;
    sbit  SHIFTBUFBYS18_FLEXIO0_SHIFTBUFBYS6_bit at FLEXIO0_SHIFTBUFBYS6.B18;
    sbit  SHIFTBUFBYS19_FLEXIO0_SHIFTBUFBYS6_bit at FLEXIO0_SHIFTBUFBYS6.B19;
    sbit  SHIFTBUFBYS20_FLEXIO0_SHIFTBUFBYS6_bit at FLEXIO0_SHIFTBUFBYS6.B20;
    sbit  SHIFTBUFBYS21_FLEXIO0_SHIFTBUFBYS6_bit at FLEXIO0_SHIFTBUFBYS6.B21;
    sbit  SHIFTBUFBYS22_FLEXIO0_SHIFTBUFBYS6_bit at FLEXIO0_SHIFTBUFBYS6.B22;
    sbit  SHIFTBUFBYS23_FLEXIO0_SHIFTBUFBYS6_bit at FLEXIO0_SHIFTBUFBYS6.B23;
    sbit  SHIFTBUFBYS24_FLEXIO0_SHIFTBUFBYS6_bit at FLEXIO0_SHIFTBUFBYS6.B24;
    sbit  SHIFTBUFBYS25_FLEXIO0_SHIFTBUFBYS6_bit at FLEXIO0_SHIFTBUFBYS6.B25;
    sbit  SHIFTBUFBYS26_FLEXIO0_SHIFTBUFBYS6_bit at FLEXIO0_SHIFTBUFBYS6.B26;
    sbit  SHIFTBUFBYS27_FLEXIO0_SHIFTBUFBYS6_bit at FLEXIO0_SHIFTBUFBYS6.B27;
    sbit  SHIFTBUFBYS28_FLEXIO0_SHIFTBUFBYS6_bit at FLEXIO0_SHIFTBUFBYS6.B28;
    sbit  SHIFTBUFBYS29_FLEXIO0_SHIFTBUFBYS6_bit at FLEXIO0_SHIFTBUFBYS6.B29;
    sbit  SHIFTBUFBYS30_FLEXIO0_SHIFTBUFBYS6_bit at FLEXIO0_SHIFTBUFBYS6.B30;
    sbit  SHIFTBUFBYS31_FLEXIO0_SHIFTBUFBYS6_bit at FLEXIO0_SHIFTBUFBYS6.B31;

sfr unsigned long   volatile FLEXIO0_SHIFTBUFBYS7 absolute 0x400DF31C;
    sbit  SHIFTBUFBYS0_FLEXIO0_SHIFTBUFBYS7_bit at FLEXIO0_SHIFTBUFBYS7.B0;
    sbit  SHIFTBUFBYS1_FLEXIO0_SHIFTBUFBYS7_bit at FLEXIO0_SHIFTBUFBYS7.B1;
    sbit  SHIFTBUFBYS2_FLEXIO0_SHIFTBUFBYS7_bit at FLEXIO0_SHIFTBUFBYS7.B2;
    sbit  SHIFTBUFBYS3_FLEXIO0_SHIFTBUFBYS7_bit at FLEXIO0_SHIFTBUFBYS7.B3;
    sbit  SHIFTBUFBYS4_FLEXIO0_SHIFTBUFBYS7_bit at FLEXIO0_SHIFTBUFBYS7.B4;
    sbit  SHIFTBUFBYS5_FLEXIO0_SHIFTBUFBYS7_bit at FLEXIO0_SHIFTBUFBYS7.B5;
    sbit  SHIFTBUFBYS6_FLEXIO0_SHIFTBUFBYS7_bit at FLEXIO0_SHIFTBUFBYS7.B6;
    sbit  SHIFTBUFBYS7_FLEXIO0_SHIFTBUFBYS7_bit at FLEXIO0_SHIFTBUFBYS7.B7;
    sbit  SHIFTBUFBYS8_FLEXIO0_SHIFTBUFBYS7_bit at FLEXIO0_SHIFTBUFBYS7.B8;
    sbit  SHIFTBUFBYS9_FLEXIO0_SHIFTBUFBYS7_bit at FLEXIO0_SHIFTBUFBYS7.B9;
    sbit  SHIFTBUFBYS10_FLEXIO0_SHIFTBUFBYS7_bit at FLEXIO0_SHIFTBUFBYS7.B10;
    sbit  SHIFTBUFBYS11_FLEXIO0_SHIFTBUFBYS7_bit at FLEXIO0_SHIFTBUFBYS7.B11;
    sbit  SHIFTBUFBYS12_FLEXIO0_SHIFTBUFBYS7_bit at FLEXIO0_SHIFTBUFBYS7.B12;
    sbit  SHIFTBUFBYS13_FLEXIO0_SHIFTBUFBYS7_bit at FLEXIO0_SHIFTBUFBYS7.B13;
    sbit  SHIFTBUFBYS14_FLEXIO0_SHIFTBUFBYS7_bit at FLEXIO0_SHIFTBUFBYS7.B14;
    sbit  SHIFTBUFBYS15_FLEXIO0_SHIFTBUFBYS7_bit at FLEXIO0_SHIFTBUFBYS7.B15;
    sbit  SHIFTBUFBYS16_FLEXIO0_SHIFTBUFBYS7_bit at FLEXIO0_SHIFTBUFBYS7.B16;
    sbit  SHIFTBUFBYS17_FLEXIO0_SHIFTBUFBYS7_bit at FLEXIO0_SHIFTBUFBYS7.B17;
    sbit  SHIFTBUFBYS18_FLEXIO0_SHIFTBUFBYS7_bit at FLEXIO0_SHIFTBUFBYS7.B18;
    sbit  SHIFTBUFBYS19_FLEXIO0_SHIFTBUFBYS7_bit at FLEXIO0_SHIFTBUFBYS7.B19;
    sbit  SHIFTBUFBYS20_FLEXIO0_SHIFTBUFBYS7_bit at FLEXIO0_SHIFTBUFBYS7.B20;
    sbit  SHIFTBUFBYS21_FLEXIO0_SHIFTBUFBYS7_bit at FLEXIO0_SHIFTBUFBYS7.B21;
    sbit  SHIFTBUFBYS22_FLEXIO0_SHIFTBUFBYS7_bit at FLEXIO0_SHIFTBUFBYS7.B22;
    sbit  SHIFTBUFBYS23_FLEXIO0_SHIFTBUFBYS7_bit at FLEXIO0_SHIFTBUFBYS7.B23;
    sbit  SHIFTBUFBYS24_FLEXIO0_SHIFTBUFBYS7_bit at FLEXIO0_SHIFTBUFBYS7.B24;
    sbit  SHIFTBUFBYS25_FLEXIO0_SHIFTBUFBYS7_bit at FLEXIO0_SHIFTBUFBYS7.B25;
    sbit  SHIFTBUFBYS26_FLEXIO0_SHIFTBUFBYS7_bit at FLEXIO0_SHIFTBUFBYS7.B26;
    sbit  SHIFTBUFBYS27_FLEXIO0_SHIFTBUFBYS7_bit at FLEXIO0_SHIFTBUFBYS7.B27;
    sbit  SHIFTBUFBYS28_FLEXIO0_SHIFTBUFBYS7_bit at FLEXIO0_SHIFTBUFBYS7.B28;
    sbit  SHIFTBUFBYS29_FLEXIO0_SHIFTBUFBYS7_bit at FLEXIO0_SHIFTBUFBYS7.B29;
    sbit  SHIFTBUFBYS30_FLEXIO0_SHIFTBUFBYS7_bit at FLEXIO0_SHIFTBUFBYS7.B30;
    sbit  SHIFTBUFBYS31_FLEXIO0_SHIFTBUFBYS7_bit at FLEXIO0_SHIFTBUFBYS7.B31;

sfr unsigned long   volatile FLEXIO0_SHIFTBUFBBS0 absolute 0x400DF380;
    const register unsigned short int SHIFTBUFBBS0 = 0;
    sbit  SHIFTBUFBBS0_bit at FLEXIO0_SHIFTBUFBBS0.B0;
    const register unsigned short int SHIFTBUFBBS1 = 1;
    sbit  SHIFTBUFBBS1_bit at FLEXIO0_SHIFTBUFBBS0.B1;
    const register unsigned short int SHIFTBUFBBS2 = 2;
    sbit  SHIFTBUFBBS2_bit at FLEXIO0_SHIFTBUFBBS0.B2;
    const register unsigned short int SHIFTBUFBBS3 = 3;
    sbit  SHIFTBUFBBS3_bit at FLEXIO0_SHIFTBUFBBS0.B3;
    const register unsigned short int SHIFTBUFBBS4 = 4;
    sbit  SHIFTBUFBBS4_bit at FLEXIO0_SHIFTBUFBBS0.B4;
    const register unsigned short int SHIFTBUFBBS5 = 5;
    sbit  SHIFTBUFBBS5_bit at FLEXIO0_SHIFTBUFBBS0.B5;
    const register unsigned short int SHIFTBUFBBS6 = 6;
    sbit  SHIFTBUFBBS6_bit at FLEXIO0_SHIFTBUFBBS0.B6;
    const register unsigned short int SHIFTBUFBBS7 = 7;
    sbit  SHIFTBUFBBS7_bit at FLEXIO0_SHIFTBUFBBS0.B7;
    const register unsigned short int SHIFTBUFBBS8 = 8;
    sbit  SHIFTBUFBBS8_bit at FLEXIO0_SHIFTBUFBBS0.B8;
    const register unsigned short int SHIFTBUFBBS9 = 9;
    sbit  SHIFTBUFBBS9_bit at FLEXIO0_SHIFTBUFBBS0.B9;
    const register unsigned short int SHIFTBUFBBS10 = 10;
    sbit  SHIFTBUFBBS10_bit at FLEXIO0_SHIFTBUFBBS0.B10;
    const register unsigned short int SHIFTBUFBBS11 = 11;
    sbit  SHIFTBUFBBS11_bit at FLEXIO0_SHIFTBUFBBS0.B11;
    const register unsigned short int SHIFTBUFBBS12 = 12;
    sbit  SHIFTBUFBBS12_bit at FLEXIO0_SHIFTBUFBBS0.B12;
    const register unsigned short int SHIFTBUFBBS13 = 13;
    sbit  SHIFTBUFBBS13_bit at FLEXIO0_SHIFTBUFBBS0.B13;
    const register unsigned short int SHIFTBUFBBS14 = 14;
    sbit  SHIFTBUFBBS14_bit at FLEXIO0_SHIFTBUFBBS0.B14;
    const register unsigned short int SHIFTBUFBBS15 = 15;
    sbit  SHIFTBUFBBS15_bit at FLEXIO0_SHIFTBUFBBS0.B15;
    const register unsigned short int SHIFTBUFBBS16 = 16;
    sbit  SHIFTBUFBBS16_bit at FLEXIO0_SHIFTBUFBBS0.B16;
    const register unsigned short int SHIFTBUFBBS17 = 17;
    sbit  SHIFTBUFBBS17_bit at FLEXIO0_SHIFTBUFBBS0.B17;
    const register unsigned short int SHIFTBUFBBS18 = 18;
    sbit  SHIFTBUFBBS18_bit at FLEXIO0_SHIFTBUFBBS0.B18;
    const register unsigned short int SHIFTBUFBBS19 = 19;
    sbit  SHIFTBUFBBS19_bit at FLEXIO0_SHIFTBUFBBS0.B19;
    const register unsigned short int SHIFTBUFBBS20 = 20;
    sbit  SHIFTBUFBBS20_bit at FLEXIO0_SHIFTBUFBBS0.B20;
    const register unsigned short int SHIFTBUFBBS21 = 21;
    sbit  SHIFTBUFBBS21_bit at FLEXIO0_SHIFTBUFBBS0.B21;
    const register unsigned short int SHIFTBUFBBS22 = 22;
    sbit  SHIFTBUFBBS22_bit at FLEXIO0_SHIFTBUFBBS0.B22;
    const register unsigned short int SHIFTBUFBBS23 = 23;
    sbit  SHIFTBUFBBS23_bit at FLEXIO0_SHIFTBUFBBS0.B23;
    const register unsigned short int SHIFTBUFBBS24 = 24;
    sbit  SHIFTBUFBBS24_bit at FLEXIO0_SHIFTBUFBBS0.B24;
    const register unsigned short int SHIFTBUFBBS25 = 25;
    sbit  SHIFTBUFBBS25_bit at FLEXIO0_SHIFTBUFBBS0.B25;
    const register unsigned short int SHIFTBUFBBS26 = 26;
    sbit  SHIFTBUFBBS26_bit at FLEXIO0_SHIFTBUFBBS0.B26;
    const register unsigned short int SHIFTBUFBBS27 = 27;
    sbit  SHIFTBUFBBS27_bit at FLEXIO0_SHIFTBUFBBS0.B27;
    const register unsigned short int SHIFTBUFBBS28 = 28;
    sbit  SHIFTBUFBBS28_bit at FLEXIO0_SHIFTBUFBBS0.B28;
    const register unsigned short int SHIFTBUFBBS29 = 29;
    sbit  SHIFTBUFBBS29_bit at FLEXIO0_SHIFTBUFBBS0.B29;
    const register unsigned short int SHIFTBUFBBS30 = 30;
    sbit  SHIFTBUFBBS30_bit at FLEXIO0_SHIFTBUFBBS0.B30;
    const register unsigned short int SHIFTBUFBBS31 = 31;
    sbit  SHIFTBUFBBS31_bit at FLEXIO0_SHIFTBUFBBS0.B31;

sfr unsigned long   volatile FLEXIO0_SHIFTBUFBBS1 absolute 0x400DF384;
    sbit  SHIFTBUFBBS0_FLEXIO0_SHIFTBUFBBS1_bit at FLEXIO0_SHIFTBUFBBS1.B0;
    sbit  SHIFTBUFBBS1_FLEXIO0_SHIFTBUFBBS1_bit at FLEXIO0_SHIFTBUFBBS1.B1;
    sbit  SHIFTBUFBBS2_FLEXIO0_SHIFTBUFBBS1_bit at FLEXIO0_SHIFTBUFBBS1.B2;
    sbit  SHIFTBUFBBS3_FLEXIO0_SHIFTBUFBBS1_bit at FLEXIO0_SHIFTBUFBBS1.B3;
    sbit  SHIFTBUFBBS4_FLEXIO0_SHIFTBUFBBS1_bit at FLEXIO0_SHIFTBUFBBS1.B4;
    sbit  SHIFTBUFBBS5_FLEXIO0_SHIFTBUFBBS1_bit at FLEXIO0_SHIFTBUFBBS1.B5;
    sbit  SHIFTBUFBBS6_FLEXIO0_SHIFTBUFBBS1_bit at FLEXIO0_SHIFTBUFBBS1.B6;
    sbit  SHIFTBUFBBS7_FLEXIO0_SHIFTBUFBBS1_bit at FLEXIO0_SHIFTBUFBBS1.B7;
    sbit  SHIFTBUFBBS8_FLEXIO0_SHIFTBUFBBS1_bit at FLEXIO0_SHIFTBUFBBS1.B8;
    sbit  SHIFTBUFBBS9_FLEXIO0_SHIFTBUFBBS1_bit at FLEXIO0_SHIFTBUFBBS1.B9;
    sbit  SHIFTBUFBBS10_FLEXIO0_SHIFTBUFBBS1_bit at FLEXIO0_SHIFTBUFBBS1.B10;
    sbit  SHIFTBUFBBS11_FLEXIO0_SHIFTBUFBBS1_bit at FLEXIO0_SHIFTBUFBBS1.B11;
    sbit  SHIFTBUFBBS12_FLEXIO0_SHIFTBUFBBS1_bit at FLEXIO0_SHIFTBUFBBS1.B12;
    sbit  SHIFTBUFBBS13_FLEXIO0_SHIFTBUFBBS1_bit at FLEXIO0_SHIFTBUFBBS1.B13;
    sbit  SHIFTBUFBBS14_FLEXIO0_SHIFTBUFBBS1_bit at FLEXIO0_SHIFTBUFBBS1.B14;
    sbit  SHIFTBUFBBS15_FLEXIO0_SHIFTBUFBBS1_bit at FLEXIO0_SHIFTBUFBBS1.B15;
    sbit  SHIFTBUFBBS16_FLEXIO0_SHIFTBUFBBS1_bit at FLEXIO0_SHIFTBUFBBS1.B16;
    sbit  SHIFTBUFBBS17_FLEXIO0_SHIFTBUFBBS1_bit at FLEXIO0_SHIFTBUFBBS1.B17;
    sbit  SHIFTBUFBBS18_FLEXIO0_SHIFTBUFBBS1_bit at FLEXIO0_SHIFTBUFBBS1.B18;
    sbit  SHIFTBUFBBS19_FLEXIO0_SHIFTBUFBBS1_bit at FLEXIO0_SHIFTBUFBBS1.B19;
    sbit  SHIFTBUFBBS20_FLEXIO0_SHIFTBUFBBS1_bit at FLEXIO0_SHIFTBUFBBS1.B20;
    sbit  SHIFTBUFBBS21_FLEXIO0_SHIFTBUFBBS1_bit at FLEXIO0_SHIFTBUFBBS1.B21;
    sbit  SHIFTBUFBBS22_FLEXIO0_SHIFTBUFBBS1_bit at FLEXIO0_SHIFTBUFBBS1.B22;
    sbit  SHIFTBUFBBS23_FLEXIO0_SHIFTBUFBBS1_bit at FLEXIO0_SHIFTBUFBBS1.B23;
    sbit  SHIFTBUFBBS24_FLEXIO0_SHIFTBUFBBS1_bit at FLEXIO0_SHIFTBUFBBS1.B24;
    sbit  SHIFTBUFBBS25_FLEXIO0_SHIFTBUFBBS1_bit at FLEXIO0_SHIFTBUFBBS1.B25;
    sbit  SHIFTBUFBBS26_FLEXIO0_SHIFTBUFBBS1_bit at FLEXIO0_SHIFTBUFBBS1.B26;
    sbit  SHIFTBUFBBS27_FLEXIO0_SHIFTBUFBBS1_bit at FLEXIO0_SHIFTBUFBBS1.B27;
    sbit  SHIFTBUFBBS28_FLEXIO0_SHIFTBUFBBS1_bit at FLEXIO0_SHIFTBUFBBS1.B28;
    sbit  SHIFTBUFBBS29_FLEXIO0_SHIFTBUFBBS1_bit at FLEXIO0_SHIFTBUFBBS1.B29;
    sbit  SHIFTBUFBBS30_FLEXIO0_SHIFTBUFBBS1_bit at FLEXIO0_SHIFTBUFBBS1.B30;
    sbit  SHIFTBUFBBS31_FLEXIO0_SHIFTBUFBBS1_bit at FLEXIO0_SHIFTBUFBBS1.B31;

sfr unsigned long   volatile FLEXIO0_SHIFTBUFBBS2 absolute 0x400DF388;
    sbit  SHIFTBUFBBS0_FLEXIO0_SHIFTBUFBBS2_bit at FLEXIO0_SHIFTBUFBBS2.B0;
    sbit  SHIFTBUFBBS1_FLEXIO0_SHIFTBUFBBS2_bit at FLEXIO0_SHIFTBUFBBS2.B1;
    sbit  SHIFTBUFBBS2_FLEXIO0_SHIFTBUFBBS2_bit at FLEXIO0_SHIFTBUFBBS2.B2;
    sbit  SHIFTBUFBBS3_FLEXIO0_SHIFTBUFBBS2_bit at FLEXIO0_SHIFTBUFBBS2.B3;
    sbit  SHIFTBUFBBS4_FLEXIO0_SHIFTBUFBBS2_bit at FLEXIO0_SHIFTBUFBBS2.B4;
    sbit  SHIFTBUFBBS5_FLEXIO0_SHIFTBUFBBS2_bit at FLEXIO0_SHIFTBUFBBS2.B5;
    sbit  SHIFTBUFBBS6_FLEXIO0_SHIFTBUFBBS2_bit at FLEXIO0_SHIFTBUFBBS2.B6;
    sbit  SHIFTBUFBBS7_FLEXIO0_SHIFTBUFBBS2_bit at FLEXIO0_SHIFTBUFBBS2.B7;
    sbit  SHIFTBUFBBS8_FLEXIO0_SHIFTBUFBBS2_bit at FLEXIO0_SHIFTBUFBBS2.B8;
    sbit  SHIFTBUFBBS9_FLEXIO0_SHIFTBUFBBS2_bit at FLEXIO0_SHIFTBUFBBS2.B9;
    sbit  SHIFTBUFBBS10_FLEXIO0_SHIFTBUFBBS2_bit at FLEXIO0_SHIFTBUFBBS2.B10;
    sbit  SHIFTBUFBBS11_FLEXIO0_SHIFTBUFBBS2_bit at FLEXIO0_SHIFTBUFBBS2.B11;
    sbit  SHIFTBUFBBS12_FLEXIO0_SHIFTBUFBBS2_bit at FLEXIO0_SHIFTBUFBBS2.B12;
    sbit  SHIFTBUFBBS13_FLEXIO0_SHIFTBUFBBS2_bit at FLEXIO0_SHIFTBUFBBS2.B13;
    sbit  SHIFTBUFBBS14_FLEXIO0_SHIFTBUFBBS2_bit at FLEXIO0_SHIFTBUFBBS2.B14;
    sbit  SHIFTBUFBBS15_FLEXIO0_SHIFTBUFBBS2_bit at FLEXIO0_SHIFTBUFBBS2.B15;
    sbit  SHIFTBUFBBS16_FLEXIO0_SHIFTBUFBBS2_bit at FLEXIO0_SHIFTBUFBBS2.B16;
    sbit  SHIFTBUFBBS17_FLEXIO0_SHIFTBUFBBS2_bit at FLEXIO0_SHIFTBUFBBS2.B17;
    sbit  SHIFTBUFBBS18_FLEXIO0_SHIFTBUFBBS2_bit at FLEXIO0_SHIFTBUFBBS2.B18;
    sbit  SHIFTBUFBBS19_FLEXIO0_SHIFTBUFBBS2_bit at FLEXIO0_SHIFTBUFBBS2.B19;
    sbit  SHIFTBUFBBS20_FLEXIO0_SHIFTBUFBBS2_bit at FLEXIO0_SHIFTBUFBBS2.B20;
    sbit  SHIFTBUFBBS21_FLEXIO0_SHIFTBUFBBS2_bit at FLEXIO0_SHIFTBUFBBS2.B21;
    sbit  SHIFTBUFBBS22_FLEXIO0_SHIFTBUFBBS2_bit at FLEXIO0_SHIFTBUFBBS2.B22;
    sbit  SHIFTBUFBBS23_FLEXIO0_SHIFTBUFBBS2_bit at FLEXIO0_SHIFTBUFBBS2.B23;
    sbit  SHIFTBUFBBS24_FLEXIO0_SHIFTBUFBBS2_bit at FLEXIO0_SHIFTBUFBBS2.B24;
    sbit  SHIFTBUFBBS25_FLEXIO0_SHIFTBUFBBS2_bit at FLEXIO0_SHIFTBUFBBS2.B25;
    sbit  SHIFTBUFBBS26_FLEXIO0_SHIFTBUFBBS2_bit at FLEXIO0_SHIFTBUFBBS2.B26;
    sbit  SHIFTBUFBBS27_FLEXIO0_SHIFTBUFBBS2_bit at FLEXIO0_SHIFTBUFBBS2.B27;
    sbit  SHIFTBUFBBS28_FLEXIO0_SHIFTBUFBBS2_bit at FLEXIO0_SHIFTBUFBBS2.B28;
    sbit  SHIFTBUFBBS29_FLEXIO0_SHIFTBUFBBS2_bit at FLEXIO0_SHIFTBUFBBS2.B29;
    sbit  SHIFTBUFBBS30_FLEXIO0_SHIFTBUFBBS2_bit at FLEXIO0_SHIFTBUFBBS2.B30;
    sbit  SHIFTBUFBBS31_FLEXIO0_SHIFTBUFBBS2_bit at FLEXIO0_SHIFTBUFBBS2.B31;

sfr unsigned long   volatile FLEXIO0_SHIFTBUFBBS3 absolute 0x400DF38C;
    sbit  SHIFTBUFBBS0_FLEXIO0_SHIFTBUFBBS3_bit at FLEXIO0_SHIFTBUFBBS3.B0;
    sbit  SHIFTBUFBBS1_FLEXIO0_SHIFTBUFBBS3_bit at FLEXIO0_SHIFTBUFBBS3.B1;
    sbit  SHIFTBUFBBS2_FLEXIO0_SHIFTBUFBBS3_bit at FLEXIO0_SHIFTBUFBBS3.B2;
    sbit  SHIFTBUFBBS3_FLEXIO0_SHIFTBUFBBS3_bit at FLEXIO0_SHIFTBUFBBS3.B3;
    sbit  SHIFTBUFBBS4_FLEXIO0_SHIFTBUFBBS3_bit at FLEXIO0_SHIFTBUFBBS3.B4;
    sbit  SHIFTBUFBBS5_FLEXIO0_SHIFTBUFBBS3_bit at FLEXIO0_SHIFTBUFBBS3.B5;
    sbit  SHIFTBUFBBS6_FLEXIO0_SHIFTBUFBBS3_bit at FLEXIO0_SHIFTBUFBBS3.B6;
    sbit  SHIFTBUFBBS7_FLEXIO0_SHIFTBUFBBS3_bit at FLEXIO0_SHIFTBUFBBS3.B7;
    sbit  SHIFTBUFBBS8_FLEXIO0_SHIFTBUFBBS3_bit at FLEXIO0_SHIFTBUFBBS3.B8;
    sbit  SHIFTBUFBBS9_FLEXIO0_SHIFTBUFBBS3_bit at FLEXIO0_SHIFTBUFBBS3.B9;
    sbit  SHIFTBUFBBS10_FLEXIO0_SHIFTBUFBBS3_bit at FLEXIO0_SHIFTBUFBBS3.B10;
    sbit  SHIFTBUFBBS11_FLEXIO0_SHIFTBUFBBS3_bit at FLEXIO0_SHIFTBUFBBS3.B11;
    sbit  SHIFTBUFBBS12_FLEXIO0_SHIFTBUFBBS3_bit at FLEXIO0_SHIFTBUFBBS3.B12;
    sbit  SHIFTBUFBBS13_FLEXIO0_SHIFTBUFBBS3_bit at FLEXIO0_SHIFTBUFBBS3.B13;
    sbit  SHIFTBUFBBS14_FLEXIO0_SHIFTBUFBBS3_bit at FLEXIO0_SHIFTBUFBBS3.B14;
    sbit  SHIFTBUFBBS15_FLEXIO0_SHIFTBUFBBS3_bit at FLEXIO0_SHIFTBUFBBS3.B15;
    sbit  SHIFTBUFBBS16_FLEXIO0_SHIFTBUFBBS3_bit at FLEXIO0_SHIFTBUFBBS3.B16;
    sbit  SHIFTBUFBBS17_FLEXIO0_SHIFTBUFBBS3_bit at FLEXIO0_SHIFTBUFBBS3.B17;
    sbit  SHIFTBUFBBS18_FLEXIO0_SHIFTBUFBBS3_bit at FLEXIO0_SHIFTBUFBBS3.B18;
    sbit  SHIFTBUFBBS19_FLEXIO0_SHIFTBUFBBS3_bit at FLEXIO0_SHIFTBUFBBS3.B19;
    sbit  SHIFTBUFBBS20_FLEXIO0_SHIFTBUFBBS3_bit at FLEXIO0_SHIFTBUFBBS3.B20;
    sbit  SHIFTBUFBBS21_FLEXIO0_SHIFTBUFBBS3_bit at FLEXIO0_SHIFTBUFBBS3.B21;
    sbit  SHIFTBUFBBS22_FLEXIO0_SHIFTBUFBBS3_bit at FLEXIO0_SHIFTBUFBBS3.B22;
    sbit  SHIFTBUFBBS23_FLEXIO0_SHIFTBUFBBS3_bit at FLEXIO0_SHIFTBUFBBS3.B23;
    sbit  SHIFTBUFBBS24_FLEXIO0_SHIFTBUFBBS3_bit at FLEXIO0_SHIFTBUFBBS3.B24;
    sbit  SHIFTBUFBBS25_FLEXIO0_SHIFTBUFBBS3_bit at FLEXIO0_SHIFTBUFBBS3.B25;
    sbit  SHIFTBUFBBS26_FLEXIO0_SHIFTBUFBBS3_bit at FLEXIO0_SHIFTBUFBBS3.B26;
    sbit  SHIFTBUFBBS27_FLEXIO0_SHIFTBUFBBS3_bit at FLEXIO0_SHIFTBUFBBS3.B27;
    sbit  SHIFTBUFBBS28_FLEXIO0_SHIFTBUFBBS3_bit at FLEXIO0_SHIFTBUFBBS3.B28;
    sbit  SHIFTBUFBBS29_FLEXIO0_SHIFTBUFBBS3_bit at FLEXIO0_SHIFTBUFBBS3.B29;
    sbit  SHIFTBUFBBS30_FLEXIO0_SHIFTBUFBBS3_bit at FLEXIO0_SHIFTBUFBBS3.B30;
    sbit  SHIFTBUFBBS31_FLEXIO0_SHIFTBUFBBS3_bit at FLEXIO0_SHIFTBUFBBS3.B31;

sfr unsigned long   volatile FLEXIO0_SHIFTBUFBBS4 absolute 0x400DF390;
    sbit  SHIFTBUFBBS0_FLEXIO0_SHIFTBUFBBS4_bit at FLEXIO0_SHIFTBUFBBS4.B0;
    sbit  SHIFTBUFBBS1_FLEXIO0_SHIFTBUFBBS4_bit at FLEXIO0_SHIFTBUFBBS4.B1;
    sbit  SHIFTBUFBBS2_FLEXIO0_SHIFTBUFBBS4_bit at FLEXIO0_SHIFTBUFBBS4.B2;
    sbit  SHIFTBUFBBS3_FLEXIO0_SHIFTBUFBBS4_bit at FLEXIO0_SHIFTBUFBBS4.B3;
    sbit  SHIFTBUFBBS4_FLEXIO0_SHIFTBUFBBS4_bit at FLEXIO0_SHIFTBUFBBS4.B4;
    sbit  SHIFTBUFBBS5_FLEXIO0_SHIFTBUFBBS4_bit at FLEXIO0_SHIFTBUFBBS4.B5;
    sbit  SHIFTBUFBBS6_FLEXIO0_SHIFTBUFBBS4_bit at FLEXIO0_SHIFTBUFBBS4.B6;
    sbit  SHIFTBUFBBS7_FLEXIO0_SHIFTBUFBBS4_bit at FLEXIO0_SHIFTBUFBBS4.B7;
    sbit  SHIFTBUFBBS8_FLEXIO0_SHIFTBUFBBS4_bit at FLEXIO0_SHIFTBUFBBS4.B8;
    sbit  SHIFTBUFBBS9_FLEXIO0_SHIFTBUFBBS4_bit at FLEXIO0_SHIFTBUFBBS4.B9;
    sbit  SHIFTBUFBBS10_FLEXIO0_SHIFTBUFBBS4_bit at FLEXIO0_SHIFTBUFBBS4.B10;
    sbit  SHIFTBUFBBS11_FLEXIO0_SHIFTBUFBBS4_bit at FLEXIO0_SHIFTBUFBBS4.B11;
    sbit  SHIFTBUFBBS12_FLEXIO0_SHIFTBUFBBS4_bit at FLEXIO0_SHIFTBUFBBS4.B12;
    sbit  SHIFTBUFBBS13_FLEXIO0_SHIFTBUFBBS4_bit at FLEXIO0_SHIFTBUFBBS4.B13;
    sbit  SHIFTBUFBBS14_FLEXIO0_SHIFTBUFBBS4_bit at FLEXIO0_SHIFTBUFBBS4.B14;
    sbit  SHIFTBUFBBS15_FLEXIO0_SHIFTBUFBBS4_bit at FLEXIO0_SHIFTBUFBBS4.B15;
    sbit  SHIFTBUFBBS16_FLEXIO0_SHIFTBUFBBS4_bit at FLEXIO0_SHIFTBUFBBS4.B16;
    sbit  SHIFTBUFBBS17_FLEXIO0_SHIFTBUFBBS4_bit at FLEXIO0_SHIFTBUFBBS4.B17;
    sbit  SHIFTBUFBBS18_FLEXIO0_SHIFTBUFBBS4_bit at FLEXIO0_SHIFTBUFBBS4.B18;
    sbit  SHIFTBUFBBS19_FLEXIO0_SHIFTBUFBBS4_bit at FLEXIO0_SHIFTBUFBBS4.B19;
    sbit  SHIFTBUFBBS20_FLEXIO0_SHIFTBUFBBS4_bit at FLEXIO0_SHIFTBUFBBS4.B20;
    sbit  SHIFTBUFBBS21_FLEXIO0_SHIFTBUFBBS4_bit at FLEXIO0_SHIFTBUFBBS4.B21;
    sbit  SHIFTBUFBBS22_FLEXIO0_SHIFTBUFBBS4_bit at FLEXIO0_SHIFTBUFBBS4.B22;
    sbit  SHIFTBUFBBS23_FLEXIO0_SHIFTBUFBBS4_bit at FLEXIO0_SHIFTBUFBBS4.B23;
    sbit  SHIFTBUFBBS24_FLEXIO0_SHIFTBUFBBS4_bit at FLEXIO0_SHIFTBUFBBS4.B24;
    sbit  SHIFTBUFBBS25_FLEXIO0_SHIFTBUFBBS4_bit at FLEXIO0_SHIFTBUFBBS4.B25;
    sbit  SHIFTBUFBBS26_FLEXIO0_SHIFTBUFBBS4_bit at FLEXIO0_SHIFTBUFBBS4.B26;
    sbit  SHIFTBUFBBS27_FLEXIO0_SHIFTBUFBBS4_bit at FLEXIO0_SHIFTBUFBBS4.B27;
    sbit  SHIFTBUFBBS28_FLEXIO0_SHIFTBUFBBS4_bit at FLEXIO0_SHIFTBUFBBS4.B28;
    sbit  SHIFTBUFBBS29_FLEXIO0_SHIFTBUFBBS4_bit at FLEXIO0_SHIFTBUFBBS4.B29;
    sbit  SHIFTBUFBBS30_FLEXIO0_SHIFTBUFBBS4_bit at FLEXIO0_SHIFTBUFBBS4.B30;
    sbit  SHIFTBUFBBS31_FLEXIO0_SHIFTBUFBBS4_bit at FLEXIO0_SHIFTBUFBBS4.B31;

sfr unsigned long   volatile FLEXIO0_SHIFTBUFBBS5 absolute 0x400DF394;
    sbit  SHIFTBUFBBS0_FLEXIO0_SHIFTBUFBBS5_bit at FLEXIO0_SHIFTBUFBBS5.B0;
    sbit  SHIFTBUFBBS1_FLEXIO0_SHIFTBUFBBS5_bit at FLEXIO0_SHIFTBUFBBS5.B1;
    sbit  SHIFTBUFBBS2_FLEXIO0_SHIFTBUFBBS5_bit at FLEXIO0_SHIFTBUFBBS5.B2;
    sbit  SHIFTBUFBBS3_FLEXIO0_SHIFTBUFBBS5_bit at FLEXIO0_SHIFTBUFBBS5.B3;
    sbit  SHIFTBUFBBS4_FLEXIO0_SHIFTBUFBBS5_bit at FLEXIO0_SHIFTBUFBBS5.B4;
    sbit  SHIFTBUFBBS5_FLEXIO0_SHIFTBUFBBS5_bit at FLEXIO0_SHIFTBUFBBS5.B5;
    sbit  SHIFTBUFBBS6_FLEXIO0_SHIFTBUFBBS5_bit at FLEXIO0_SHIFTBUFBBS5.B6;
    sbit  SHIFTBUFBBS7_FLEXIO0_SHIFTBUFBBS5_bit at FLEXIO0_SHIFTBUFBBS5.B7;
    sbit  SHIFTBUFBBS8_FLEXIO0_SHIFTBUFBBS5_bit at FLEXIO0_SHIFTBUFBBS5.B8;
    sbit  SHIFTBUFBBS9_FLEXIO0_SHIFTBUFBBS5_bit at FLEXIO0_SHIFTBUFBBS5.B9;
    sbit  SHIFTBUFBBS10_FLEXIO0_SHIFTBUFBBS5_bit at FLEXIO0_SHIFTBUFBBS5.B10;
    sbit  SHIFTBUFBBS11_FLEXIO0_SHIFTBUFBBS5_bit at FLEXIO0_SHIFTBUFBBS5.B11;
    sbit  SHIFTBUFBBS12_FLEXIO0_SHIFTBUFBBS5_bit at FLEXIO0_SHIFTBUFBBS5.B12;
    sbit  SHIFTBUFBBS13_FLEXIO0_SHIFTBUFBBS5_bit at FLEXIO0_SHIFTBUFBBS5.B13;
    sbit  SHIFTBUFBBS14_FLEXIO0_SHIFTBUFBBS5_bit at FLEXIO0_SHIFTBUFBBS5.B14;
    sbit  SHIFTBUFBBS15_FLEXIO0_SHIFTBUFBBS5_bit at FLEXIO0_SHIFTBUFBBS5.B15;
    sbit  SHIFTBUFBBS16_FLEXIO0_SHIFTBUFBBS5_bit at FLEXIO0_SHIFTBUFBBS5.B16;
    sbit  SHIFTBUFBBS17_FLEXIO0_SHIFTBUFBBS5_bit at FLEXIO0_SHIFTBUFBBS5.B17;
    sbit  SHIFTBUFBBS18_FLEXIO0_SHIFTBUFBBS5_bit at FLEXIO0_SHIFTBUFBBS5.B18;
    sbit  SHIFTBUFBBS19_FLEXIO0_SHIFTBUFBBS5_bit at FLEXIO0_SHIFTBUFBBS5.B19;
    sbit  SHIFTBUFBBS20_FLEXIO0_SHIFTBUFBBS5_bit at FLEXIO0_SHIFTBUFBBS5.B20;
    sbit  SHIFTBUFBBS21_FLEXIO0_SHIFTBUFBBS5_bit at FLEXIO0_SHIFTBUFBBS5.B21;
    sbit  SHIFTBUFBBS22_FLEXIO0_SHIFTBUFBBS5_bit at FLEXIO0_SHIFTBUFBBS5.B22;
    sbit  SHIFTBUFBBS23_FLEXIO0_SHIFTBUFBBS5_bit at FLEXIO0_SHIFTBUFBBS5.B23;
    sbit  SHIFTBUFBBS24_FLEXIO0_SHIFTBUFBBS5_bit at FLEXIO0_SHIFTBUFBBS5.B24;
    sbit  SHIFTBUFBBS25_FLEXIO0_SHIFTBUFBBS5_bit at FLEXIO0_SHIFTBUFBBS5.B25;
    sbit  SHIFTBUFBBS26_FLEXIO0_SHIFTBUFBBS5_bit at FLEXIO0_SHIFTBUFBBS5.B26;
    sbit  SHIFTBUFBBS27_FLEXIO0_SHIFTBUFBBS5_bit at FLEXIO0_SHIFTBUFBBS5.B27;
    sbit  SHIFTBUFBBS28_FLEXIO0_SHIFTBUFBBS5_bit at FLEXIO0_SHIFTBUFBBS5.B28;
    sbit  SHIFTBUFBBS29_FLEXIO0_SHIFTBUFBBS5_bit at FLEXIO0_SHIFTBUFBBS5.B29;
    sbit  SHIFTBUFBBS30_FLEXIO0_SHIFTBUFBBS5_bit at FLEXIO0_SHIFTBUFBBS5.B30;
    sbit  SHIFTBUFBBS31_FLEXIO0_SHIFTBUFBBS5_bit at FLEXIO0_SHIFTBUFBBS5.B31;

sfr unsigned long   volatile FLEXIO0_SHIFTBUFBBS6 absolute 0x400DF398;
    sbit  SHIFTBUFBBS0_FLEXIO0_SHIFTBUFBBS6_bit at FLEXIO0_SHIFTBUFBBS6.B0;
    sbit  SHIFTBUFBBS1_FLEXIO0_SHIFTBUFBBS6_bit at FLEXIO0_SHIFTBUFBBS6.B1;
    sbit  SHIFTBUFBBS2_FLEXIO0_SHIFTBUFBBS6_bit at FLEXIO0_SHIFTBUFBBS6.B2;
    sbit  SHIFTBUFBBS3_FLEXIO0_SHIFTBUFBBS6_bit at FLEXIO0_SHIFTBUFBBS6.B3;
    sbit  SHIFTBUFBBS4_FLEXIO0_SHIFTBUFBBS6_bit at FLEXIO0_SHIFTBUFBBS6.B4;
    sbit  SHIFTBUFBBS5_FLEXIO0_SHIFTBUFBBS6_bit at FLEXIO0_SHIFTBUFBBS6.B5;
    sbit  SHIFTBUFBBS6_FLEXIO0_SHIFTBUFBBS6_bit at FLEXIO0_SHIFTBUFBBS6.B6;
    sbit  SHIFTBUFBBS7_FLEXIO0_SHIFTBUFBBS6_bit at FLEXIO0_SHIFTBUFBBS6.B7;
    sbit  SHIFTBUFBBS8_FLEXIO0_SHIFTBUFBBS6_bit at FLEXIO0_SHIFTBUFBBS6.B8;
    sbit  SHIFTBUFBBS9_FLEXIO0_SHIFTBUFBBS6_bit at FLEXIO0_SHIFTBUFBBS6.B9;
    sbit  SHIFTBUFBBS10_FLEXIO0_SHIFTBUFBBS6_bit at FLEXIO0_SHIFTBUFBBS6.B10;
    sbit  SHIFTBUFBBS11_FLEXIO0_SHIFTBUFBBS6_bit at FLEXIO0_SHIFTBUFBBS6.B11;
    sbit  SHIFTBUFBBS12_FLEXIO0_SHIFTBUFBBS6_bit at FLEXIO0_SHIFTBUFBBS6.B12;
    sbit  SHIFTBUFBBS13_FLEXIO0_SHIFTBUFBBS6_bit at FLEXIO0_SHIFTBUFBBS6.B13;
    sbit  SHIFTBUFBBS14_FLEXIO0_SHIFTBUFBBS6_bit at FLEXIO0_SHIFTBUFBBS6.B14;
    sbit  SHIFTBUFBBS15_FLEXIO0_SHIFTBUFBBS6_bit at FLEXIO0_SHIFTBUFBBS6.B15;
    sbit  SHIFTBUFBBS16_FLEXIO0_SHIFTBUFBBS6_bit at FLEXIO0_SHIFTBUFBBS6.B16;
    sbit  SHIFTBUFBBS17_FLEXIO0_SHIFTBUFBBS6_bit at FLEXIO0_SHIFTBUFBBS6.B17;
    sbit  SHIFTBUFBBS18_FLEXIO0_SHIFTBUFBBS6_bit at FLEXIO0_SHIFTBUFBBS6.B18;
    sbit  SHIFTBUFBBS19_FLEXIO0_SHIFTBUFBBS6_bit at FLEXIO0_SHIFTBUFBBS6.B19;
    sbit  SHIFTBUFBBS20_FLEXIO0_SHIFTBUFBBS6_bit at FLEXIO0_SHIFTBUFBBS6.B20;
    sbit  SHIFTBUFBBS21_FLEXIO0_SHIFTBUFBBS6_bit at FLEXIO0_SHIFTBUFBBS6.B21;
    sbit  SHIFTBUFBBS22_FLEXIO0_SHIFTBUFBBS6_bit at FLEXIO0_SHIFTBUFBBS6.B22;
    sbit  SHIFTBUFBBS23_FLEXIO0_SHIFTBUFBBS6_bit at FLEXIO0_SHIFTBUFBBS6.B23;
    sbit  SHIFTBUFBBS24_FLEXIO0_SHIFTBUFBBS6_bit at FLEXIO0_SHIFTBUFBBS6.B24;
    sbit  SHIFTBUFBBS25_FLEXIO0_SHIFTBUFBBS6_bit at FLEXIO0_SHIFTBUFBBS6.B25;
    sbit  SHIFTBUFBBS26_FLEXIO0_SHIFTBUFBBS6_bit at FLEXIO0_SHIFTBUFBBS6.B26;
    sbit  SHIFTBUFBBS27_FLEXIO0_SHIFTBUFBBS6_bit at FLEXIO0_SHIFTBUFBBS6.B27;
    sbit  SHIFTBUFBBS28_FLEXIO0_SHIFTBUFBBS6_bit at FLEXIO0_SHIFTBUFBBS6.B28;
    sbit  SHIFTBUFBBS29_FLEXIO0_SHIFTBUFBBS6_bit at FLEXIO0_SHIFTBUFBBS6.B29;
    sbit  SHIFTBUFBBS30_FLEXIO0_SHIFTBUFBBS6_bit at FLEXIO0_SHIFTBUFBBS6.B30;
    sbit  SHIFTBUFBBS31_FLEXIO0_SHIFTBUFBBS6_bit at FLEXIO0_SHIFTBUFBBS6.B31;

sfr unsigned long   volatile FLEXIO0_SHIFTBUFBBS7 absolute 0x400DF39C;
    sbit  SHIFTBUFBBS0_FLEXIO0_SHIFTBUFBBS7_bit at FLEXIO0_SHIFTBUFBBS7.B0;
    sbit  SHIFTBUFBBS1_FLEXIO0_SHIFTBUFBBS7_bit at FLEXIO0_SHIFTBUFBBS7.B1;
    sbit  SHIFTBUFBBS2_FLEXIO0_SHIFTBUFBBS7_bit at FLEXIO0_SHIFTBUFBBS7.B2;
    sbit  SHIFTBUFBBS3_FLEXIO0_SHIFTBUFBBS7_bit at FLEXIO0_SHIFTBUFBBS7.B3;
    sbit  SHIFTBUFBBS4_FLEXIO0_SHIFTBUFBBS7_bit at FLEXIO0_SHIFTBUFBBS7.B4;
    sbit  SHIFTBUFBBS5_FLEXIO0_SHIFTBUFBBS7_bit at FLEXIO0_SHIFTBUFBBS7.B5;
    sbit  SHIFTBUFBBS6_FLEXIO0_SHIFTBUFBBS7_bit at FLEXIO0_SHIFTBUFBBS7.B6;
    sbit  SHIFTBUFBBS7_FLEXIO0_SHIFTBUFBBS7_bit at FLEXIO0_SHIFTBUFBBS7.B7;
    sbit  SHIFTBUFBBS8_FLEXIO0_SHIFTBUFBBS7_bit at FLEXIO0_SHIFTBUFBBS7.B8;
    sbit  SHIFTBUFBBS9_FLEXIO0_SHIFTBUFBBS7_bit at FLEXIO0_SHIFTBUFBBS7.B9;
    sbit  SHIFTBUFBBS10_FLEXIO0_SHIFTBUFBBS7_bit at FLEXIO0_SHIFTBUFBBS7.B10;
    sbit  SHIFTBUFBBS11_FLEXIO0_SHIFTBUFBBS7_bit at FLEXIO0_SHIFTBUFBBS7.B11;
    sbit  SHIFTBUFBBS12_FLEXIO0_SHIFTBUFBBS7_bit at FLEXIO0_SHIFTBUFBBS7.B12;
    sbit  SHIFTBUFBBS13_FLEXIO0_SHIFTBUFBBS7_bit at FLEXIO0_SHIFTBUFBBS7.B13;
    sbit  SHIFTBUFBBS14_FLEXIO0_SHIFTBUFBBS7_bit at FLEXIO0_SHIFTBUFBBS7.B14;
    sbit  SHIFTBUFBBS15_FLEXIO0_SHIFTBUFBBS7_bit at FLEXIO0_SHIFTBUFBBS7.B15;
    sbit  SHIFTBUFBBS16_FLEXIO0_SHIFTBUFBBS7_bit at FLEXIO0_SHIFTBUFBBS7.B16;
    sbit  SHIFTBUFBBS17_FLEXIO0_SHIFTBUFBBS7_bit at FLEXIO0_SHIFTBUFBBS7.B17;
    sbit  SHIFTBUFBBS18_FLEXIO0_SHIFTBUFBBS7_bit at FLEXIO0_SHIFTBUFBBS7.B18;
    sbit  SHIFTBUFBBS19_FLEXIO0_SHIFTBUFBBS7_bit at FLEXIO0_SHIFTBUFBBS7.B19;
    sbit  SHIFTBUFBBS20_FLEXIO0_SHIFTBUFBBS7_bit at FLEXIO0_SHIFTBUFBBS7.B20;
    sbit  SHIFTBUFBBS21_FLEXIO0_SHIFTBUFBBS7_bit at FLEXIO0_SHIFTBUFBBS7.B21;
    sbit  SHIFTBUFBBS22_FLEXIO0_SHIFTBUFBBS7_bit at FLEXIO0_SHIFTBUFBBS7.B22;
    sbit  SHIFTBUFBBS23_FLEXIO0_SHIFTBUFBBS7_bit at FLEXIO0_SHIFTBUFBBS7.B23;
    sbit  SHIFTBUFBBS24_FLEXIO0_SHIFTBUFBBS7_bit at FLEXIO0_SHIFTBUFBBS7.B24;
    sbit  SHIFTBUFBBS25_FLEXIO0_SHIFTBUFBBS7_bit at FLEXIO0_SHIFTBUFBBS7.B25;
    sbit  SHIFTBUFBBS26_FLEXIO0_SHIFTBUFBBS7_bit at FLEXIO0_SHIFTBUFBBS7.B26;
    sbit  SHIFTBUFBBS27_FLEXIO0_SHIFTBUFBBS7_bit at FLEXIO0_SHIFTBUFBBS7.B27;
    sbit  SHIFTBUFBBS28_FLEXIO0_SHIFTBUFBBS7_bit at FLEXIO0_SHIFTBUFBBS7.B28;
    sbit  SHIFTBUFBBS29_FLEXIO0_SHIFTBUFBBS7_bit at FLEXIO0_SHIFTBUFBBS7.B29;
    sbit  SHIFTBUFBBS30_FLEXIO0_SHIFTBUFBBS7_bit at FLEXIO0_SHIFTBUFBBS7.B30;
    sbit  SHIFTBUFBBS31_FLEXIO0_SHIFTBUFBBS7_bit at FLEXIO0_SHIFTBUFBBS7.B31;

sfr unsigned long   volatile FLEXIO0_TIMCTL0      absolute 0x400DF400;
    const register unsigned short int TIMOD0 = 0;
    sbit  TIMOD0_bit at FLEXIO0_TIMCTL0.B0;
    const register unsigned short int TIMOD1 = 1;
    sbit  TIMOD1_bit at FLEXIO0_TIMCTL0.B1;
    sbit  PINPOL_FLEXIO0_TIMCTL0_bit at FLEXIO0_TIMCTL0.B7;
    sbit  PINSEL0_FLEXIO0_TIMCTL0_bit at FLEXIO0_TIMCTL0.B8;
    sbit  PINSEL1_FLEXIO0_TIMCTL0_bit at FLEXIO0_TIMCTL0.B9;
    sbit  PINSEL2_FLEXIO0_TIMCTL0_bit at FLEXIO0_TIMCTL0.B10;
    sbit  PINSEL3_FLEXIO0_TIMCTL0_bit at FLEXIO0_TIMCTL0.B11;
    sbit  PINSEL4_FLEXIO0_TIMCTL0_bit at FLEXIO0_TIMCTL0.B12;
    sbit  PINCFG0_FLEXIO0_TIMCTL0_bit at FLEXIO0_TIMCTL0.B16;
    sbit  PINCFG1_FLEXIO0_TIMCTL0_bit at FLEXIO0_TIMCTL0.B17;
    sbit  TRGSRC_FLEXIO0_TIMCTL0_bit at FLEXIO0_TIMCTL0.B22;
    sbit  TRGPOL_FLEXIO0_TIMCTL0_bit at FLEXIO0_TIMCTL0.B23;
    sbit  TRGSEL0_FLEXIO0_TIMCTL0_bit at FLEXIO0_TIMCTL0.B24;
    sbit  TRGSEL1_FLEXIO0_TIMCTL0_bit at FLEXIO0_TIMCTL0.B25;
    sbit  TRGSEL2_FLEXIO0_TIMCTL0_bit at FLEXIO0_TIMCTL0.B26;
    sbit  TRGSEL3_FLEXIO0_TIMCTL0_bit at FLEXIO0_TIMCTL0.B27;
    const register unsigned short int TRGSEL4 = 28;
    sbit  TRGSEL4_bit at FLEXIO0_TIMCTL0.B28;
    const register unsigned short int TRGSEL5 = 29;
    sbit  TRGSEL5_bit at FLEXIO0_TIMCTL0.B29;

sfr unsigned long   volatile FLEXIO0_TIMCTL1      absolute 0x400DF404;
    sbit  TIMOD0_FLEXIO0_TIMCTL1_bit at FLEXIO0_TIMCTL1.B0;
    sbit  TIMOD1_FLEXIO0_TIMCTL1_bit at FLEXIO0_TIMCTL1.B1;
    sbit  PINPOL_FLEXIO0_TIMCTL1_bit at FLEXIO0_TIMCTL1.B7;
    sbit  PINSEL0_FLEXIO0_TIMCTL1_bit at FLEXIO0_TIMCTL1.B8;
    sbit  PINSEL1_FLEXIO0_TIMCTL1_bit at FLEXIO0_TIMCTL1.B9;
    sbit  PINSEL2_FLEXIO0_TIMCTL1_bit at FLEXIO0_TIMCTL1.B10;
    sbit  PINSEL3_FLEXIO0_TIMCTL1_bit at FLEXIO0_TIMCTL1.B11;
    sbit  PINSEL4_FLEXIO0_TIMCTL1_bit at FLEXIO0_TIMCTL1.B12;
    sbit  PINCFG0_FLEXIO0_TIMCTL1_bit at FLEXIO0_TIMCTL1.B16;
    sbit  PINCFG1_FLEXIO0_TIMCTL1_bit at FLEXIO0_TIMCTL1.B17;
    sbit  TRGSRC_FLEXIO0_TIMCTL1_bit at FLEXIO0_TIMCTL1.B22;
    sbit  TRGPOL_FLEXIO0_TIMCTL1_bit at FLEXIO0_TIMCTL1.B23;
    sbit  TRGSEL0_FLEXIO0_TIMCTL1_bit at FLEXIO0_TIMCTL1.B24;
    sbit  TRGSEL1_FLEXIO0_TIMCTL1_bit at FLEXIO0_TIMCTL1.B25;
    sbit  TRGSEL2_FLEXIO0_TIMCTL1_bit at FLEXIO0_TIMCTL1.B26;
    sbit  TRGSEL3_FLEXIO0_TIMCTL1_bit at FLEXIO0_TIMCTL1.B27;
    sbit  TRGSEL4_FLEXIO0_TIMCTL1_bit at FLEXIO0_TIMCTL1.B28;
    sbit  TRGSEL5_FLEXIO0_TIMCTL1_bit at FLEXIO0_TIMCTL1.B29;

sfr unsigned long   volatile FLEXIO0_TIMCTL2      absolute 0x400DF408;
    sbit  TIMOD0_FLEXIO0_TIMCTL2_bit at FLEXIO0_TIMCTL2.B0;
    sbit  TIMOD1_FLEXIO0_TIMCTL2_bit at FLEXIO0_TIMCTL2.B1;
    sbit  PINPOL_FLEXIO0_TIMCTL2_bit at FLEXIO0_TIMCTL2.B7;
    sbit  PINSEL0_FLEXIO0_TIMCTL2_bit at FLEXIO0_TIMCTL2.B8;
    sbit  PINSEL1_FLEXIO0_TIMCTL2_bit at FLEXIO0_TIMCTL2.B9;
    sbit  PINSEL2_FLEXIO0_TIMCTL2_bit at FLEXIO0_TIMCTL2.B10;
    sbit  PINSEL3_FLEXIO0_TIMCTL2_bit at FLEXIO0_TIMCTL2.B11;
    sbit  PINSEL4_FLEXIO0_TIMCTL2_bit at FLEXIO0_TIMCTL2.B12;
    sbit  PINCFG0_FLEXIO0_TIMCTL2_bit at FLEXIO0_TIMCTL2.B16;
    sbit  PINCFG1_FLEXIO0_TIMCTL2_bit at FLEXIO0_TIMCTL2.B17;
    sbit  TRGSRC_FLEXIO0_TIMCTL2_bit at FLEXIO0_TIMCTL2.B22;
    sbit  TRGPOL_FLEXIO0_TIMCTL2_bit at FLEXIO0_TIMCTL2.B23;
    sbit  TRGSEL0_FLEXIO0_TIMCTL2_bit at FLEXIO0_TIMCTL2.B24;
    sbit  TRGSEL1_FLEXIO0_TIMCTL2_bit at FLEXIO0_TIMCTL2.B25;
    sbit  TRGSEL2_FLEXIO0_TIMCTL2_bit at FLEXIO0_TIMCTL2.B26;
    sbit  TRGSEL3_FLEXIO0_TIMCTL2_bit at FLEXIO0_TIMCTL2.B27;
    sbit  TRGSEL4_FLEXIO0_TIMCTL2_bit at FLEXIO0_TIMCTL2.B28;
    sbit  TRGSEL5_FLEXIO0_TIMCTL2_bit at FLEXIO0_TIMCTL2.B29;

sfr unsigned long   volatile FLEXIO0_TIMCTL3      absolute 0x400DF40C;
    sbit  TIMOD0_FLEXIO0_TIMCTL3_bit at FLEXIO0_TIMCTL3.B0;
    sbit  TIMOD1_FLEXIO0_TIMCTL3_bit at FLEXIO0_TIMCTL3.B1;
    sbit  PINPOL_FLEXIO0_TIMCTL3_bit at FLEXIO0_TIMCTL3.B7;
    sbit  PINSEL0_FLEXIO0_TIMCTL3_bit at FLEXIO0_TIMCTL3.B8;
    sbit  PINSEL1_FLEXIO0_TIMCTL3_bit at FLEXIO0_TIMCTL3.B9;
    sbit  PINSEL2_FLEXIO0_TIMCTL3_bit at FLEXIO0_TIMCTL3.B10;
    sbit  PINSEL3_FLEXIO0_TIMCTL3_bit at FLEXIO0_TIMCTL3.B11;
    sbit  PINSEL4_FLEXIO0_TIMCTL3_bit at FLEXIO0_TIMCTL3.B12;
    sbit  PINCFG0_FLEXIO0_TIMCTL3_bit at FLEXIO0_TIMCTL3.B16;
    sbit  PINCFG1_FLEXIO0_TIMCTL3_bit at FLEXIO0_TIMCTL3.B17;
    sbit  TRGSRC_FLEXIO0_TIMCTL3_bit at FLEXIO0_TIMCTL3.B22;
    sbit  TRGPOL_FLEXIO0_TIMCTL3_bit at FLEXIO0_TIMCTL3.B23;
    sbit  TRGSEL0_FLEXIO0_TIMCTL3_bit at FLEXIO0_TIMCTL3.B24;
    sbit  TRGSEL1_FLEXIO0_TIMCTL3_bit at FLEXIO0_TIMCTL3.B25;
    sbit  TRGSEL2_FLEXIO0_TIMCTL3_bit at FLEXIO0_TIMCTL3.B26;
    sbit  TRGSEL3_FLEXIO0_TIMCTL3_bit at FLEXIO0_TIMCTL3.B27;
    sbit  TRGSEL4_FLEXIO0_TIMCTL3_bit at FLEXIO0_TIMCTL3.B28;
    sbit  TRGSEL5_FLEXIO0_TIMCTL3_bit at FLEXIO0_TIMCTL3.B29;

sfr unsigned long   volatile FLEXIO0_TIMCTL4      absolute 0x400DF410;
    sbit  TIMOD0_FLEXIO0_TIMCTL4_bit at FLEXIO0_TIMCTL4.B0;
    sbit  TIMOD1_FLEXIO0_TIMCTL4_bit at FLEXIO0_TIMCTL4.B1;
    sbit  PINPOL_FLEXIO0_TIMCTL4_bit at FLEXIO0_TIMCTL4.B7;
    sbit  PINSEL0_FLEXIO0_TIMCTL4_bit at FLEXIO0_TIMCTL4.B8;
    sbit  PINSEL1_FLEXIO0_TIMCTL4_bit at FLEXIO0_TIMCTL4.B9;
    sbit  PINSEL2_FLEXIO0_TIMCTL4_bit at FLEXIO0_TIMCTL4.B10;
    sbit  PINSEL3_FLEXIO0_TIMCTL4_bit at FLEXIO0_TIMCTL4.B11;
    sbit  PINSEL4_FLEXIO0_TIMCTL4_bit at FLEXIO0_TIMCTL4.B12;
    sbit  PINCFG0_FLEXIO0_TIMCTL4_bit at FLEXIO0_TIMCTL4.B16;
    sbit  PINCFG1_FLEXIO0_TIMCTL4_bit at FLEXIO0_TIMCTL4.B17;
    sbit  TRGSRC_FLEXIO0_TIMCTL4_bit at FLEXIO0_TIMCTL4.B22;
    sbit  TRGPOL_FLEXIO0_TIMCTL4_bit at FLEXIO0_TIMCTL4.B23;
    sbit  TRGSEL0_FLEXIO0_TIMCTL4_bit at FLEXIO0_TIMCTL4.B24;
    sbit  TRGSEL1_FLEXIO0_TIMCTL4_bit at FLEXIO0_TIMCTL4.B25;
    sbit  TRGSEL2_FLEXIO0_TIMCTL4_bit at FLEXIO0_TIMCTL4.B26;
    sbit  TRGSEL3_FLEXIO0_TIMCTL4_bit at FLEXIO0_TIMCTL4.B27;
    sbit  TRGSEL4_FLEXIO0_TIMCTL4_bit at FLEXIO0_TIMCTL4.B28;
    sbit  TRGSEL5_FLEXIO0_TIMCTL4_bit at FLEXIO0_TIMCTL4.B29;

sfr unsigned long   volatile FLEXIO0_TIMCTL5      absolute 0x400DF414;
    sbit  TIMOD0_FLEXIO0_TIMCTL5_bit at FLEXIO0_TIMCTL5.B0;
    sbit  TIMOD1_FLEXIO0_TIMCTL5_bit at FLEXIO0_TIMCTL5.B1;
    sbit  PINPOL_FLEXIO0_TIMCTL5_bit at FLEXIO0_TIMCTL5.B7;
    sbit  PINSEL0_FLEXIO0_TIMCTL5_bit at FLEXIO0_TIMCTL5.B8;
    sbit  PINSEL1_FLEXIO0_TIMCTL5_bit at FLEXIO0_TIMCTL5.B9;
    sbit  PINSEL2_FLEXIO0_TIMCTL5_bit at FLEXIO0_TIMCTL5.B10;
    sbit  PINSEL3_FLEXIO0_TIMCTL5_bit at FLEXIO0_TIMCTL5.B11;
    sbit  PINSEL4_FLEXIO0_TIMCTL5_bit at FLEXIO0_TIMCTL5.B12;
    sbit  PINCFG0_FLEXIO0_TIMCTL5_bit at FLEXIO0_TIMCTL5.B16;
    sbit  PINCFG1_FLEXIO0_TIMCTL5_bit at FLEXIO0_TIMCTL5.B17;
    sbit  TRGSRC_FLEXIO0_TIMCTL5_bit at FLEXIO0_TIMCTL5.B22;
    sbit  TRGPOL_FLEXIO0_TIMCTL5_bit at FLEXIO0_TIMCTL5.B23;
    sbit  TRGSEL0_FLEXIO0_TIMCTL5_bit at FLEXIO0_TIMCTL5.B24;
    sbit  TRGSEL1_FLEXIO0_TIMCTL5_bit at FLEXIO0_TIMCTL5.B25;
    sbit  TRGSEL2_FLEXIO0_TIMCTL5_bit at FLEXIO0_TIMCTL5.B26;
    sbit  TRGSEL3_FLEXIO0_TIMCTL5_bit at FLEXIO0_TIMCTL5.B27;
    sbit  TRGSEL4_FLEXIO0_TIMCTL5_bit at FLEXIO0_TIMCTL5.B28;
    sbit  TRGSEL5_FLEXIO0_TIMCTL5_bit at FLEXIO0_TIMCTL5.B29;

sfr unsigned long   volatile FLEXIO0_TIMCTL6      absolute 0x400DF418;
    sbit  TIMOD0_FLEXIO0_TIMCTL6_bit at FLEXIO0_TIMCTL6.B0;
    sbit  TIMOD1_FLEXIO0_TIMCTL6_bit at FLEXIO0_TIMCTL6.B1;
    sbit  PINPOL_FLEXIO0_TIMCTL6_bit at FLEXIO0_TIMCTL6.B7;
    sbit  PINSEL0_FLEXIO0_TIMCTL6_bit at FLEXIO0_TIMCTL6.B8;
    sbit  PINSEL1_FLEXIO0_TIMCTL6_bit at FLEXIO0_TIMCTL6.B9;
    sbit  PINSEL2_FLEXIO0_TIMCTL6_bit at FLEXIO0_TIMCTL6.B10;
    sbit  PINSEL3_FLEXIO0_TIMCTL6_bit at FLEXIO0_TIMCTL6.B11;
    sbit  PINSEL4_FLEXIO0_TIMCTL6_bit at FLEXIO0_TIMCTL6.B12;
    sbit  PINCFG0_FLEXIO0_TIMCTL6_bit at FLEXIO0_TIMCTL6.B16;
    sbit  PINCFG1_FLEXIO0_TIMCTL6_bit at FLEXIO0_TIMCTL6.B17;
    sbit  TRGSRC_FLEXIO0_TIMCTL6_bit at FLEXIO0_TIMCTL6.B22;
    sbit  TRGPOL_FLEXIO0_TIMCTL6_bit at FLEXIO0_TIMCTL6.B23;
    sbit  TRGSEL0_FLEXIO0_TIMCTL6_bit at FLEXIO0_TIMCTL6.B24;
    sbit  TRGSEL1_FLEXIO0_TIMCTL6_bit at FLEXIO0_TIMCTL6.B25;
    sbit  TRGSEL2_FLEXIO0_TIMCTL6_bit at FLEXIO0_TIMCTL6.B26;
    sbit  TRGSEL3_FLEXIO0_TIMCTL6_bit at FLEXIO0_TIMCTL6.B27;
    sbit  TRGSEL4_FLEXIO0_TIMCTL6_bit at FLEXIO0_TIMCTL6.B28;
    sbit  TRGSEL5_FLEXIO0_TIMCTL6_bit at FLEXIO0_TIMCTL6.B29;

sfr unsigned long   volatile FLEXIO0_TIMCTL7      absolute 0x400DF41C;
    sbit  TIMOD0_FLEXIO0_TIMCTL7_bit at FLEXIO0_TIMCTL7.B0;
    sbit  TIMOD1_FLEXIO0_TIMCTL7_bit at FLEXIO0_TIMCTL7.B1;
    sbit  PINPOL_FLEXIO0_TIMCTL7_bit at FLEXIO0_TIMCTL7.B7;
    sbit  PINSEL0_FLEXIO0_TIMCTL7_bit at FLEXIO0_TIMCTL7.B8;
    sbit  PINSEL1_FLEXIO0_TIMCTL7_bit at FLEXIO0_TIMCTL7.B9;
    sbit  PINSEL2_FLEXIO0_TIMCTL7_bit at FLEXIO0_TIMCTL7.B10;
    sbit  PINSEL3_FLEXIO0_TIMCTL7_bit at FLEXIO0_TIMCTL7.B11;
    sbit  PINSEL4_FLEXIO0_TIMCTL7_bit at FLEXIO0_TIMCTL7.B12;
    sbit  PINCFG0_FLEXIO0_TIMCTL7_bit at FLEXIO0_TIMCTL7.B16;
    sbit  PINCFG1_FLEXIO0_TIMCTL7_bit at FLEXIO0_TIMCTL7.B17;
    sbit  TRGSRC_FLEXIO0_TIMCTL7_bit at FLEXIO0_TIMCTL7.B22;
    sbit  TRGPOL_FLEXIO0_TIMCTL7_bit at FLEXIO0_TIMCTL7.B23;
    sbit  TRGSEL0_FLEXIO0_TIMCTL7_bit at FLEXIO0_TIMCTL7.B24;
    sbit  TRGSEL1_FLEXIO0_TIMCTL7_bit at FLEXIO0_TIMCTL7.B25;
    sbit  TRGSEL2_FLEXIO0_TIMCTL7_bit at FLEXIO0_TIMCTL7.B26;
    sbit  TRGSEL3_FLEXIO0_TIMCTL7_bit at FLEXIO0_TIMCTL7.B27;
    sbit  TRGSEL4_FLEXIO0_TIMCTL7_bit at FLEXIO0_TIMCTL7.B28;
    sbit  TRGSEL5_FLEXIO0_TIMCTL7_bit at FLEXIO0_TIMCTL7.B29;

sfr unsigned long   volatile FLEXIO0_TIMCFG0      absolute 0x400DF480;
    const register unsigned short int TSTART = 1;
    sbit  TSTART_bit at FLEXIO0_TIMCFG0.B1;
    const register unsigned short int TSTOP0 = 4;
    sbit  TSTOP0_bit at FLEXIO0_TIMCFG0.B4;
    const register unsigned short int TSTOP1 = 5;
    sbit  TSTOP1_bit at FLEXIO0_TIMCFG0.B5;
    const register unsigned short int TIMENA0 = 8;
    sbit  TIMENA0_bit at FLEXIO0_TIMCFG0.B8;
    const register unsigned short int TIMENA1 = 9;
    sbit  TIMENA1_bit at FLEXIO0_TIMCFG0.B9;
    const register unsigned short int TIMENA2 = 10;
    sbit  TIMENA2_bit at FLEXIO0_TIMCFG0.B10;
    const register unsigned short int TIMDIS0 = 12;
    sbit  TIMDIS0_bit at FLEXIO0_TIMCFG0.B12;
    const register unsigned short int TIMDIS1 = 13;
    sbit  TIMDIS1_bit at FLEXIO0_TIMCFG0.B13;
    const register unsigned short int TIMDIS2 = 14;
    sbit  TIMDIS2_bit at FLEXIO0_TIMCFG0.B14;
    const register unsigned short int TIMRST0 = 16;
    sbit  TIMRST0_bit at FLEXIO0_TIMCFG0.B16;
    const register unsigned short int TIMRST1 = 17;
    sbit  TIMRST1_bit at FLEXIO0_TIMCFG0.B17;
    const register unsigned short int TIMRST2 = 18;
    sbit  TIMRST2_bit at FLEXIO0_TIMCFG0.B18;
    const register unsigned short int TIMDEC0 = 20;
    sbit  TIMDEC0_bit at FLEXIO0_TIMCFG0.B20;
    const register unsigned short int TIMDEC1 = 21;
    sbit  TIMDEC1_bit at FLEXIO0_TIMCFG0.B21;
    const register unsigned short int TIMOUT0 = 24;
    sbit  TIMOUT0_bit at FLEXIO0_TIMCFG0.B24;
    const register unsigned short int TIMOUT1 = 25;
    sbit  TIMOUT1_bit at FLEXIO0_TIMCFG0.B25;

sfr unsigned long   volatile FLEXIO0_TIMCFG1      absolute 0x400DF484;
    sbit  TSTART_FLEXIO0_TIMCFG1_bit at FLEXIO0_TIMCFG1.B1;
    sbit  TSTOP0_FLEXIO0_TIMCFG1_bit at FLEXIO0_TIMCFG1.B4;
    sbit  TSTOP1_FLEXIO0_TIMCFG1_bit at FLEXIO0_TIMCFG1.B5;
    sbit  TIMENA0_FLEXIO0_TIMCFG1_bit at FLEXIO0_TIMCFG1.B8;
    sbit  TIMENA1_FLEXIO0_TIMCFG1_bit at FLEXIO0_TIMCFG1.B9;
    sbit  TIMENA2_FLEXIO0_TIMCFG1_bit at FLEXIO0_TIMCFG1.B10;
    sbit  TIMDIS0_FLEXIO0_TIMCFG1_bit at FLEXIO0_TIMCFG1.B12;
    sbit  TIMDIS1_FLEXIO0_TIMCFG1_bit at FLEXIO0_TIMCFG1.B13;
    sbit  TIMDIS2_FLEXIO0_TIMCFG1_bit at FLEXIO0_TIMCFG1.B14;
    sbit  TIMRST0_FLEXIO0_TIMCFG1_bit at FLEXIO0_TIMCFG1.B16;
    sbit  TIMRST1_FLEXIO0_TIMCFG1_bit at FLEXIO0_TIMCFG1.B17;
    sbit  TIMRST2_FLEXIO0_TIMCFG1_bit at FLEXIO0_TIMCFG1.B18;
    sbit  TIMDEC0_FLEXIO0_TIMCFG1_bit at FLEXIO0_TIMCFG1.B20;
    sbit  TIMDEC1_FLEXIO0_TIMCFG1_bit at FLEXIO0_TIMCFG1.B21;
    sbit  TIMOUT0_FLEXIO0_TIMCFG1_bit at FLEXIO0_TIMCFG1.B24;
    sbit  TIMOUT1_FLEXIO0_TIMCFG1_bit at FLEXIO0_TIMCFG1.B25;

sfr unsigned long   volatile FLEXIO0_TIMCFG2      absolute 0x400DF488;
    sbit  TSTART_FLEXIO0_TIMCFG2_bit at FLEXIO0_TIMCFG2.B1;
    sbit  TSTOP0_FLEXIO0_TIMCFG2_bit at FLEXIO0_TIMCFG2.B4;
    sbit  TSTOP1_FLEXIO0_TIMCFG2_bit at FLEXIO0_TIMCFG2.B5;
    sbit  TIMENA0_FLEXIO0_TIMCFG2_bit at FLEXIO0_TIMCFG2.B8;
    sbit  TIMENA1_FLEXIO0_TIMCFG2_bit at FLEXIO0_TIMCFG2.B9;
    sbit  TIMENA2_FLEXIO0_TIMCFG2_bit at FLEXIO0_TIMCFG2.B10;
    sbit  TIMDIS0_FLEXIO0_TIMCFG2_bit at FLEXIO0_TIMCFG2.B12;
    sbit  TIMDIS1_FLEXIO0_TIMCFG2_bit at FLEXIO0_TIMCFG2.B13;
    sbit  TIMDIS2_FLEXIO0_TIMCFG2_bit at FLEXIO0_TIMCFG2.B14;
    sbit  TIMRST0_FLEXIO0_TIMCFG2_bit at FLEXIO0_TIMCFG2.B16;
    sbit  TIMRST1_FLEXIO0_TIMCFG2_bit at FLEXIO0_TIMCFG2.B17;
    sbit  TIMRST2_FLEXIO0_TIMCFG2_bit at FLEXIO0_TIMCFG2.B18;
    sbit  TIMDEC0_FLEXIO0_TIMCFG2_bit at FLEXIO0_TIMCFG2.B20;
    sbit  TIMDEC1_FLEXIO0_TIMCFG2_bit at FLEXIO0_TIMCFG2.B21;
    sbit  TIMOUT0_FLEXIO0_TIMCFG2_bit at FLEXIO0_TIMCFG2.B24;
    sbit  TIMOUT1_FLEXIO0_TIMCFG2_bit at FLEXIO0_TIMCFG2.B25;

sfr unsigned long   volatile FLEXIO0_TIMCFG3      absolute 0x400DF48C;
    sbit  TSTART_FLEXIO0_TIMCFG3_bit at FLEXIO0_TIMCFG3.B1;
    sbit  TSTOP0_FLEXIO0_TIMCFG3_bit at FLEXIO0_TIMCFG3.B4;
    sbit  TSTOP1_FLEXIO0_TIMCFG3_bit at FLEXIO0_TIMCFG3.B5;
    sbit  TIMENA0_FLEXIO0_TIMCFG3_bit at FLEXIO0_TIMCFG3.B8;
    sbit  TIMENA1_FLEXIO0_TIMCFG3_bit at FLEXIO0_TIMCFG3.B9;
    sbit  TIMENA2_FLEXIO0_TIMCFG3_bit at FLEXIO0_TIMCFG3.B10;
    sbit  TIMDIS0_FLEXIO0_TIMCFG3_bit at FLEXIO0_TIMCFG3.B12;
    sbit  TIMDIS1_FLEXIO0_TIMCFG3_bit at FLEXIO0_TIMCFG3.B13;
    sbit  TIMDIS2_FLEXIO0_TIMCFG3_bit at FLEXIO0_TIMCFG3.B14;
    sbit  TIMRST0_FLEXIO0_TIMCFG3_bit at FLEXIO0_TIMCFG3.B16;
    sbit  TIMRST1_FLEXIO0_TIMCFG3_bit at FLEXIO0_TIMCFG3.B17;
    sbit  TIMRST2_FLEXIO0_TIMCFG3_bit at FLEXIO0_TIMCFG3.B18;
    sbit  TIMDEC0_FLEXIO0_TIMCFG3_bit at FLEXIO0_TIMCFG3.B20;
    sbit  TIMDEC1_FLEXIO0_TIMCFG3_bit at FLEXIO0_TIMCFG3.B21;
    sbit  TIMOUT0_FLEXIO0_TIMCFG3_bit at FLEXIO0_TIMCFG3.B24;
    sbit  TIMOUT1_FLEXIO0_TIMCFG3_bit at FLEXIO0_TIMCFG3.B25;

sfr unsigned long   volatile FLEXIO0_TIMCFG4      absolute 0x400DF490;
    sbit  TSTART_FLEXIO0_TIMCFG4_bit at FLEXIO0_TIMCFG4.B1;
    sbit  TSTOP0_FLEXIO0_TIMCFG4_bit at FLEXIO0_TIMCFG4.B4;
    sbit  TSTOP1_FLEXIO0_TIMCFG4_bit at FLEXIO0_TIMCFG4.B5;
    sbit  TIMENA0_FLEXIO0_TIMCFG4_bit at FLEXIO0_TIMCFG4.B8;
    sbit  TIMENA1_FLEXIO0_TIMCFG4_bit at FLEXIO0_TIMCFG4.B9;
    sbit  TIMENA2_FLEXIO0_TIMCFG4_bit at FLEXIO0_TIMCFG4.B10;
    sbit  TIMDIS0_FLEXIO0_TIMCFG4_bit at FLEXIO0_TIMCFG4.B12;
    sbit  TIMDIS1_FLEXIO0_TIMCFG4_bit at FLEXIO0_TIMCFG4.B13;
    sbit  TIMDIS2_FLEXIO0_TIMCFG4_bit at FLEXIO0_TIMCFG4.B14;
    sbit  TIMRST0_FLEXIO0_TIMCFG4_bit at FLEXIO0_TIMCFG4.B16;
    sbit  TIMRST1_FLEXIO0_TIMCFG4_bit at FLEXIO0_TIMCFG4.B17;
    sbit  TIMRST2_FLEXIO0_TIMCFG4_bit at FLEXIO0_TIMCFG4.B18;
    sbit  TIMDEC0_FLEXIO0_TIMCFG4_bit at FLEXIO0_TIMCFG4.B20;
    sbit  TIMDEC1_FLEXIO0_TIMCFG4_bit at FLEXIO0_TIMCFG4.B21;
    sbit  TIMOUT0_FLEXIO0_TIMCFG4_bit at FLEXIO0_TIMCFG4.B24;
    sbit  TIMOUT1_FLEXIO0_TIMCFG4_bit at FLEXIO0_TIMCFG4.B25;

sfr unsigned long   volatile FLEXIO0_TIMCFG5      absolute 0x400DF494;
    sbit  TSTART_FLEXIO0_TIMCFG5_bit at FLEXIO0_TIMCFG5.B1;
    sbit  TSTOP0_FLEXIO0_TIMCFG5_bit at FLEXIO0_TIMCFG5.B4;
    sbit  TSTOP1_FLEXIO0_TIMCFG5_bit at FLEXIO0_TIMCFG5.B5;
    sbit  TIMENA0_FLEXIO0_TIMCFG5_bit at FLEXIO0_TIMCFG5.B8;
    sbit  TIMENA1_FLEXIO0_TIMCFG5_bit at FLEXIO0_TIMCFG5.B9;
    sbit  TIMENA2_FLEXIO0_TIMCFG5_bit at FLEXIO0_TIMCFG5.B10;
    sbit  TIMDIS0_FLEXIO0_TIMCFG5_bit at FLEXIO0_TIMCFG5.B12;
    sbit  TIMDIS1_FLEXIO0_TIMCFG5_bit at FLEXIO0_TIMCFG5.B13;
    sbit  TIMDIS2_FLEXIO0_TIMCFG5_bit at FLEXIO0_TIMCFG5.B14;
    sbit  TIMRST0_FLEXIO0_TIMCFG5_bit at FLEXIO0_TIMCFG5.B16;
    sbit  TIMRST1_FLEXIO0_TIMCFG5_bit at FLEXIO0_TIMCFG5.B17;
    sbit  TIMRST2_FLEXIO0_TIMCFG5_bit at FLEXIO0_TIMCFG5.B18;
    sbit  TIMDEC0_FLEXIO0_TIMCFG5_bit at FLEXIO0_TIMCFG5.B20;
    sbit  TIMDEC1_FLEXIO0_TIMCFG5_bit at FLEXIO0_TIMCFG5.B21;
    sbit  TIMOUT0_FLEXIO0_TIMCFG5_bit at FLEXIO0_TIMCFG5.B24;
    sbit  TIMOUT1_FLEXIO0_TIMCFG5_bit at FLEXIO0_TIMCFG5.B25;

sfr unsigned long   volatile FLEXIO0_TIMCFG6      absolute 0x400DF498;
    sbit  TSTART_FLEXIO0_TIMCFG6_bit at FLEXIO0_TIMCFG6.B1;
    sbit  TSTOP0_FLEXIO0_TIMCFG6_bit at FLEXIO0_TIMCFG6.B4;
    sbit  TSTOP1_FLEXIO0_TIMCFG6_bit at FLEXIO0_TIMCFG6.B5;
    sbit  TIMENA0_FLEXIO0_TIMCFG6_bit at FLEXIO0_TIMCFG6.B8;
    sbit  TIMENA1_FLEXIO0_TIMCFG6_bit at FLEXIO0_TIMCFG6.B9;
    sbit  TIMENA2_FLEXIO0_TIMCFG6_bit at FLEXIO0_TIMCFG6.B10;
    sbit  TIMDIS0_FLEXIO0_TIMCFG6_bit at FLEXIO0_TIMCFG6.B12;
    sbit  TIMDIS1_FLEXIO0_TIMCFG6_bit at FLEXIO0_TIMCFG6.B13;
    sbit  TIMDIS2_FLEXIO0_TIMCFG6_bit at FLEXIO0_TIMCFG6.B14;
    sbit  TIMRST0_FLEXIO0_TIMCFG6_bit at FLEXIO0_TIMCFG6.B16;
    sbit  TIMRST1_FLEXIO0_TIMCFG6_bit at FLEXIO0_TIMCFG6.B17;
    sbit  TIMRST2_FLEXIO0_TIMCFG6_bit at FLEXIO0_TIMCFG6.B18;
    sbit  TIMDEC0_FLEXIO0_TIMCFG6_bit at FLEXIO0_TIMCFG6.B20;
    sbit  TIMDEC1_FLEXIO0_TIMCFG6_bit at FLEXIO0_TIMCFG6.B21;
    sbit  TIMOUT0_FLEXIO0_TIMCFG6_bit at FLEXIO0_TIMCFG6.B24;
    sbit  TIMOUT1_FLEXIO0_TIMCFG6_bit at FLEXIO0_TIMCFG6.B25;

sfr unsigned long   volatile FLEXIO0_TIMCFG7      absolute 0x400DF49C;
    sbit  TSTART_FLEXIO0_TIMCFG7_bit at FLEXIO0_TIMCFG7.B1;
    sbit  TSTOP0_FLEXIO0_TIMCFG7_bit at FLEXIO0_TIMCFG7.B4;
    sbit  TSTOP1_FLEXIO0_TIMCFG7_bit at FLEXIO0_TIMCFG7.B5;
    sbit  TIMENA0_FLEXIO0_TIMCFG7_bit at FLEXIO0_TIMCFG7.B8;
    sbit  TIMENA1_FLEXIO0_TIMCFG7_bit at FLEXIO0_TIMCFG7.B9;
    sbit  TIMENA2_FLEXIO0_TIMCFG7_bit at FLEXIO0_TIMCFG7.B10;
    sbit  TIMDIS0_FLEXIO0_TIMCFG7_bit at FLEXIO0_TIMCFG7.B12;
    sbit  TIMDIS1_FLEXIO0_TIMCFG7_bit at FLEXIO0_TIMCFG7.B13;
    sbit  TIMDIS2_FLEXIO0_TIMCFG7_bit at FLEXIO0_TIMCFG7.B14;
    sbit  TIMRST0_FLEXIO0_TIMCFG7_bit at FLEXIO0_TIMCFG7.B16;
    sbit  TIMRST1_FLEXIO0_TIMCFG7_bit at FLEXIO0_TIMCFG7.B17;
    sbit  TIMRST2_FLEXIO0_TIMCFG7_bit at FLEXIO0_TIMCFG7.B18;
    sbit  TIMDEC0_FLEXIO0_TIMCFG7_bit at FLEXIO0_TIMCFG7.B20;
    sbit  TIMDEC1_FLEXIO0_TIMCFG7_bit at FLEXIO0_TIMCFG7.B21;
    sbit  TIMOUT0_FLEXIO0_TIMCFG7_bit at FLEXIO0_TIMCFG7.B24;
    sbit  TIMOUT1_FLEXIO0_TIMCFG7_bit at FLEXIO0_TIMCFG7.B25;

sfr unsigned long   volatile FLEXIO0_TIMCMP0      absolute 0x400DF500;
    const register unsigned short int CMP0 = 0;
    sbit  CMP0_bit at FLEXIO0_TIMCMP0.B0;
    const register unsigned short int CMP1 = 1;
    sbit  CMP1_bit at FLEXIO0_TIMCMP0.B1;
    const register unsigned short int CMP2 = 2;
    sbit  CMP2_bit at FLEXIO0_TIMCMP0.B2;
    const register unsigned short int CMP3 = 3;
    sbit  CMP3_bit at FLEXIO0_TIMCMP0.B3;
    const register unsigned short int CMP4 = 4;
    sbit  CMP4_bit at FLEXIO0_TIMCMP0.B4;
    const register unsigned short int CMP5 = 5;
    sbit  CMP5_bit at FLEXIO0_TIMCMP0.B5;
    const register unsigned short int CMP6 = 6;
    sbit  CMP6_bit at FLEXIO0_TIMCMP0.B6;
    const register unsigned short int CMP7 = 7;
    sbit  CMP7_bit at FLEXIO0_TIMCMP0.B7;
    const register unsigned short int CMP8 = 8;
    sbit  CMP8_bit at FLEXIO0_TIMCMP0.B8;
    const register unsigned short int CMP9 = 9;
    sbit  CMP9_bit at FLEXIO0_TIMCMP0.B9;
    const register unsigned short int CMP10 = 10;
    sbit  CMP10_bit at FLEXIO0_TIMCMP0.B10;
    const register unsigned short int CMP11 = 11;
    sbit  CMP11_bit at FLEXIO0_TIMCMP0.B11;
    const register unsigned short int CMP12 = 12;
    sbit  CMP12_bit at FLEXIO0_TIMCMP0.B12;
    const register unsigned short int CMP13 = 13;
    sbit  CMP13_bit at FLEXIO0_TIMCMP0.B13;
    const register unsigned short int CMP14 = 14;
    sbit  CMP14_bit at FLEXIO0_TIMCMP0.B14;
    const register unsigned short int CMP15 = 15;
    sbit  CMP15_bit at FLEXIO0_TIMCMP0.B15;

sfr unsigned long   volatile FLEXIO0_TIMCMP1      absolute 0x400DF504;
    sbit  CMP0_FLEXIO0_TIMCMP1_bit at FLEXIO0_TIMCMP1.B0;
    sbit  CMP1_FLEXIO0_TIMCMP1_bit at FLEXIO0_TIMCMP1.B1;
    sbit  CMP2_FLEXIO0_TIMCMP1_bit at FLEXIO0_TIMCMP1.B2;
    sbit  CMP3_FLEXIO0_TIMCMP1_bit at FLEXIO0_TIMCMP1.B3;
    sbit  CMP4_FLEXIO0_TIMCMP1_bit at FLEXIO0_TIMCMP1.B4;
    sbit  CMP5_FLEXIO0_TIMCMP1_bit at FLEXIO0_TIMCMP1.B5;
    sbit  CMP6_FLEXIO0_TIMCMP1_bit at FLEXIO0_TIMCMP1.B6;
    sbit  CMP7_FLEXIO0_TIMCMP1_bit at FLEXIO0_TIMCMP1.B7;
    sbit  CMP8_FLEXIO0_TIMCMP1_bit at FLEXIO0_TIMCMP1.B8;
    sbit  CMP9_FLEXIO0_TIMCMP1_bit at FLEXIO0_TIMCMP1.B9;
    sbit  CMP10_FLEXIO0_TIMCMP1_bit at FLEXIO0_TIMCMP1.B10;
    sbit  CMP11_FLEXIO0_TIMCMP1_bit at FLEXIO0_TIMCMP1.B11;
    sbit  CMP12_FLEXIO0_TIMCMP1_bit at FLEXIO0_TIMCMP1.B12;
    sbit  CMP13_FLEXIO0_TIMCMP1_bit at FLEXIO0_TIMCMP1.B13;
    sbit  CMP14_FLEXIO0_TIMCMP1_bit at FLEXIO0_TIMCMP1.B14;
    sbit  CMP15_FLEXIO0_TIMCMP1_bit at FLEXIO0_TIMCMP1.B15;

sfr unsigned long   volatile FLEXIO0_TIMCMP2      absolute 0x400DF508;
    sbit  CMP0_FLEXIO0_TIMCMP2_bit at FLEXIO0_TIMCMP2.B0;
    sbit  CMP1_FLEXIO0_TIMCMP2_bit at FLEXIO0_TIMCMP2.B1;
    sbit  CMP2_FLEXIO0_TIMCMP2_bit at FLEXIO0_TIMCMP2.B2;
    sbit  CMP3_FLEXIO0_TIMCMP2_bit at FLEXIO0_TIMCMP2.B3;
    sbit  CMP4_FLEXIO0_TIMCMP2_bit at FLEXIO0_TIMCMP2.B4;
    sbit  CMP5_FLEXIO0_TIMCMP2_bit at FLEXIO0_TIMCMP2.B5;
    sbit  CMP6_FLEXIO0_TIMCMP2_bit at FLEXIO0_TIMCMP2.B6;
    sbit  CMP7_FLEXIO0_TIMCMP2_bit at FLEXIO0_TIMCMP2.B7;
    sbit  CMP8_FLEXIO0_TIMCMP2_bit at FLEXIO0_TIMCMP2.B8;
    sbit  CMP9_FLEXIO0_TIMCMP2_bit at FLEXIO0_TIMCMP2.B9;
    sbit  CMP10_FLEXIO0_TIMCMP2_bit at FLEXIO0_TIMCMP2.B10;
    sbit  CMP11_FLEXIO0_TIMCMP2_bit at FLEXIO0_TIMCMP2.B11;
    sbit  CMP12_FLEXIO0_TIMCMP2_bit at FLEXIO0_TIMCMP2.B12;
    sbit  CMP13_FLEXIO0_TIMCMP2_bit at FLEXIO0_TIMCMP2.B13;
    sbit  CMP14_FLEXIO0_TIMCMP2_bit at FLEXIO0_TIMCMP2.B14;
    sbit  CMP15_FLEXIO0_TIMCMP2_bit at FLEXIO0_TIMCMP2.B15;

sfr unsigned long   volatile FLEXIO0_TIMCMP3      absolute 0x400DF50C;
    sbit  CMP0_FLEXIO0_TIMCMP3_bit at FLEXIO0_TIMCMP3.B0;
    sbit  CMP1_FLEXIO0_TIMCMP3_bit at FLEXIO0_TIMCMP3.B1;
    sbit  CMP2_FLEXIO0_TIMCMP3_bit at FLEXIO0_TIMCMP3.B2;
    sbit  CMP3_FLEXIO0_TIMCMP3_bit at FLEXIO0_TIMCMP3.B3;
    sbit  CMP4_FLEXIO0_TIMCMP3_bit at FLEXIO0_TIMCMP3.B4;
    sbit  CMP5_FLEXIO0_TIMCMP3_bit at FLEXIO0_TIMCMP3.B5;
    sbit  CMP6_FLEXIO0_TIMCMP3_bit at FLEXIO0_TIMCMP3.B6;
    sbit  CMP7_FLEXIO0_TIMCMP3_bit at FLEXIO0_TIMCMP3.B7;
    sbit  CMP8_FLEXIO0_TIMCMP3_bit at FLEXIO0_TIMCMP3.B8;
    sbit  CMP9_FLEXIO0_TIMCMP3_bit at FLEXIO0_TIMCMP3.B9;
    sbit  CMP10_FLEXIO0_TIMCMP3_bit at FLEXIO0_TIMCMP3.B10;
    sbit  CMP11_FLEXIO0_TIMCMP3_bit at FLEXIO0_TIMCMP3.B11;
    sbit  CMP12_FLEXIO0_TIMCMP3_bit at FLEXIO0_TIMCMP3.B12;
    sbit  CMP13_FLEXIO0_TIMCMP3_bit at FLEXIO0_TIMCMP3.B13;
    sbit  CMP14_FLEXIO0_TIMCMP3_bit at FLEXIO0_TIMCMP3.B14;
    sbit  CMP15_FLEXIO0_TIMCMP3_bit at FLEXIO0_TIMCMP3.B15;

sfr unsigned long   volatile FLEXIO0_TIMCMP4      absolute 0x400DF510;
    sbit  CMP0_FLEXIO0_TIMCMP4_bit at FLEXIO0_TIMCMP4.B0;
    sbit  CMP1_FLEXIO0_TIMCMP4_bit at FLEXIO0_TIMCMP4.B1;
    sbit  CMP2_FLEXIO0_TIMCMP4_bit at FLEXIO0_TIMCMP4.B2;
    sbit  CMP3_FLEXIO0_TIMCMP4_bit at FLEXIO0_TIMCMP4.B3;
    sbit  CMP4_FLEXIO0_TIMCMP4_bit at FLEXIO0_TIMCMP4.B4;
    sbit  CMP5_FLEXIO0_TIMCMP4_bit at FLEXIO0_TIMCMP4.B5;
    sbit  CMP6_FLEXIO0_TIMCMP4_bit at FLEXIO0_TIMCMP4.B6;
    sbit  CMP7_FLEXIO0_TIMCMP4_bit at FLEXIO0_TIMCMP4.B7;
    sbit  CMP8_FLEXIO0_TIMCMP4_bit at FLEXIO0_TIMCMP4.B8;
    sbit  CMP9_FLEXIO0_TIMCMP4_bit at FLEXIO0_TIMCMP4.B9;
    sbit  CMP10_FLEXIO0_TIMCMP4_bit at FLEXIO0_TIMCMP4.B10;
    sbit  CMP11_FLEXIO0_TIMCMP4_bit at FLEXIO0_TIMCMP4.B11;
    sbit  CMP12_FLEXIO0_TIMCMP4_bit at FLEXIO0_TIMCMP4.B12;
    sbit  CMP13_FLEXIO0_TIMCMP4_bit at FLEXIO0_TIMCMP4.B13;
    sbit  CMP14_FLEXIO0_TIMCMP4_bit at FLEXIO0_TIMCMP4.B14;
    sbit  CMP15_FLEXIO0_TIMCMP4_bit at FLEXIO0_TIMCMP4.B15;

sfr unsigned long   volatile FLEXIO0_TIMCMP5      absolute 0x400DF514;
    sbit  CMP0_FLEXIO0_TIMCMP5_bit at FLEXIO0_TIMCMP5.B0;
    sbit  CMP1_FLEXIO0_TIMCMP5_bit at FLEXIO0_TIMCMP5.B1;
    sbit  CMP2_FLEXIO0_TIMCMP5_bit at FLEXIO0_TIMCMP5.B2;
    sbit  CMP3_FLEXIO0_TIMCMP5_bit at FLEXIO0_TIMCMP5.B3;
    sbit  CMP4_FLEXIO0_TIMCMP5_bit at FLEXIO0_TIMCMP5.B4;
    sbit  CMP5_FLEXIO0_TIMCMP5_bit at FLEXIO0_TIMCMP5.B5;
    sbit  CMP6_FLEXIO0_TIMCMP5_bit at FLEXIO0_TIMCMP5.B6;
    sbit  CMP7_FLEXIO0_TIMCMP5_bit at FLEXIO0_TIMCMP5.B7;
    sbit  CMP8_FLEXIO0_TIMCMP5_bit at FLEXIO0_TIMCMP5.B8;
    sbit  CMP9_FLEXIO0_TIMCMP5_bit at FLEXIO0_TIMCMP5.B9;
    sbit  CMP10_FLEXIO0_TIMCMP5_bit at FLEXIO0_TIMCMP5.B10;
    sbit  CMP11_FLEXIO0_TIMCMP5_bit at FLEXIO0_TIMCMP5.B11;
    sbit  CMP12_FLEXIO0_TIMCMP5_bit at FLEXIO0_TIMCMP5.B12;
    sbit  CMP13_FLEXIO0_TIMCMP5_bit at FLEXIO0_TIMCMP5.B13;
    sbit  CMP14_FLEXIO0_TIMCMP5_bit at FLEXIO0_TIMCMP5.B14;
    sbit  CMP15_FLEXIO0_TIMCMP5_bit at FLEXIO0_TIMCMP5.B15;

sfr unsigned long   volatile FLEXIO0_TIMCMP6      absolute 0x400DF518;
    sbit  CMP0_FLEXIO0_TIMCMP6_bit at FLEXIO0_TIMCMP6.B0;
    sbit  CMP1_FLEXIO0_TIMCMP6_bit at FLEXIO0_TIMCMP6.B1;
    sbit  CMP2_FLEXIO0_TIMCMP6_bit at FLEXIO0_TIMCMP6.B2;
    sbit  CMP3_FLEXIO0_TIMCMP6_bit at FLEXIO0_TIMCMP6.B3;
    sbit  CMP4_FLEXIO0_TIMCMP6_bit at FLEXIO0_TIMCMP6.B4;
    sbit  CMP5_FLEXIO0_TIMCMP6_bit at FLEXIO0_TIMCMP6.B5;
    sbit  CMP6_FLEXIO0_TIMCMP6_bit at FLEXIO0_TIMCMP6.B6;
    sbit  CMP7_FLEXIO0_TIMCMP6_bit at FLEXIO0_TIMCMP6.B7;
    sbit  CMP8_FLEXIO0_TIMCMP6_bit at FLEXIO0_TIMCMP6.B8;
    sbit  CMP9_FLEXIO0_TIMCMP6_bit at FLEXIO0_TIMCMP6.B9;
    sbit  CMP10_FLEXIO0_TIMCMP6_bit at FLEXIO0_TIMCMP6.B10;
    sbit  CMP11_FLEXIO0_TIMCMP6_bit at FLEXIO0_TIMCMP6.B11;
    sbit  CMP12_FLEXIO0_TIMCMP6_bit at FLEXIO0_TIMCMP6.B12;
    sbit  CMP13_FLEXIO0_TIMCMP6_bit at FLEXIO0_TIMCMP6.B13;
    sbit  CMP14_FLEXIO0_TIMCMP6_bit at FLEXIO0_TIMCMP6.B14;
    sbit  CMP15_FLEXIO0_TIMCMP6_bit at FLEXIO0_TIMCMP6.B15;

sfr unsigned long   volatile FLEXIO0_TIMCMP7      absolute 0x400DF51C;
    sbit  CMP0_FLEXIO0_TIMCMP7_bit at FLEXIO0_TIMCMP7.B0;
    sbit  CMP1_FLEXIO0_TIMCMP7_bit at FLEXIO0_TIMCMP7.B1;
    sbit  CMP2_FLEXIO0_TIMCMP7_bit at FLEXIO0_TIMCMP7.B2;
    sbit  CMP3_FLEXIO0_TIMCMP7_bit at FLEXIO0_TIMCMP7.B3;
    sbit  CMP4_FLEXIO0_TIMCMP7_bit at FLEXIO0_TIMCMP7.B4;
    sbit  CMP5_FLEXIO0_TIMCMP7_bit at FLEXIO0_TIMCMP7.B5;
    sbit  CMP6_FLEXIO0_TIMCMP7_bit at FLEXIO0_TIMCMP7.B6;
    sbit  CMP7_FLEXIO0_TIMCMP7_bit at FLEXIO0_TIMCMP7.B7;
    sbit  CMP8_FLEXIO0_TIMCMP7_bit at FLEXIO0_TIMCMP7.B8;
    sbit  CMP9_FLEXIO0_TIMCMP7_bit at FLEXIO0_TIMCMP7.B9;
    sbit  CMP10_FLEXIO0_TIMCMP7_bit at FLEXIO0_TIMCMP7.B10;
    sbit  CMP11_FLEXIO0_TIMCMP7_bit at FLEXIO0_TIMCMP7.B11;
    sbit  CMP12_FLEXIO0_TIMCMP7_bit at FLEXIO0_TIMCMP7.B12;
    sbit  CMP13_FLEXIO0_TIMCMP7_bit at FLEXIO0_TIMCMP7.B13;
    sbit  CMP14_FLEXIO0_TIMCMP7_bit at FLEXIO0_TIMCMP7.B14;
    sbit  CMP15_FLEXIO0_TIMCMP7_bit at FLEXIO0_TIMCMP7.B15;

sfr unsigned long   volatile FLEXIO0_SHIFTBUFNBS0 absolute 0x400DF680;
    const register unsigned short int SHIFTBUFNBS0 = 0;
    sbit  SHIFTBUFNBS0_bit at FLEXIO0_SHIFTBUFNBS0.B0;
    const register unsigned short int SHIFTBUFNBS1 = 1;
    sbit  SHIFTBUFNBS1_bit at FLEXIO0_SHIFTBUFNBS0.B1;
    const register unsigned short int SHIFTBUFNBS2 = 2;
    sbit  SHIFTBUFNBS2_bit at FLEXIO0_SHIFTBUFNBS0.B2;
    const register unsigned short int SHIFTBUFNBS3 = 3;
    sbit  SHIFTBUFNBS3_bit at FLEXIO0_SHIFTBUFNBS0.B3;
    const register unsigned short int SHIFTBUFNBS4 = 4;
    sbit  SHIFTBUFNBS4_bit at FLEXIO0_SHIFTBUFNBS0.B4;
    const register unsigned short int SHIFTBUFNBS5 = 5;
    sbit  SHIFTBUFNBS5_bit at FLEXIO0_SHIFTBUFNBS0.B5;
    const register unsigned short int SHIFTBUFNBS6 = 6;
    sbit  SHIFTBUFNBS6_bit at FLEXIO0_SHIFTBUFNBS0.B6;
    const register unsigned short int SHIFTBUFNBS7 = 7;
    sbit  SHIFTBUFNBS7_bit at FLEXIO0_SHIFTBUFNBS0.B7;
    const register unsigned short int SHIFTBUFNBS8 = 8;
    sbit  SHIFTBUFNBS8_bit at FLEXIO0_SHIFTBUFNBS0.B8;
    const register unsigned short int SHIFTBUFNBS9 = 9;
    sbit  SHIFTBUFNBS9_bit at FLEXIO0_SHIFTBUFNBS0.B9;
    const register unsigned short int SHIFTBUFNBS10 = 10;
    sbit  SHIFTBUFNBS10_bit at FLEXIO0_SHIFTBUFNBS0.B10;
    const register unsigned short int SHIFTBUFNBS11 = 11;
    sbit  SHIFTBUFNBS11_bit at FLEXIO0_SHIFTBUFNBS0.B11;
    const register unsigned short int SHIFTBUFNBS12 = 12;
    sbit  SHIFTBUFNBS12_bit at FLEXIO0_SHIFTBUFNBS0.B12;
    const register unsigned short int SHIFTBUFNBS13 = 13;
    sbit  SHIFTBUFNBS13_bit at FLEXIO0_SHIFTBUFNBS0.B13;
    const register unsigned short int SHIFTBUFNBS14 = 14;
    sbit  SHIFTBUFNBS14_bit at FLEXIO0_SHIFTBUFNBS0.B14;
    const register unsigned short int SHIFTBUFNBS15 = 15;
    sbit  SHIFTBUFNBS15_bit at FLEXIO0_SHIFTBUFNBS0.B15;
    const register unsigned short int SHIFTBUFNBS16 = 16;
    sbit  SHIFTBUFNBS16_bit at FLEXIO0_SHIFTBUFNBS0.B16;
    const register unsigned short int SHIFTBUFNBS17 = 17;
    sbit  SHIFTBUFNBS17_bit at FLEXIO0_SHIFTBUFNBS0.B17;
    const register unsigned short int SHIFTBUFNBS18 = 18;
    sbit  SHIFTBUFNBS18_bit at FLEXIO0_SHIFTBUFNBS0.B18;
    const register unsigned short int SHIFTBUFNBS19 = 19;
    sbit  SHIFTBUFNBS19_bit at FLEXIO0_SHIFTBUFNBS0.B19;
    const register unsigned short int SHIFTBUFNBS20 = 20;
    sbit  SHIFTBUFNBS20_bit at FLEXIO0_SHIFTBUFNBS0.B20;
    const register unsigned short int SHIFTBUFNBS21 = 21;
    sbit  SHIFTBUFNBS21_bit at FLEXIO0_SHIFTBUFNBS0.B21;
    const register unsigned short int SHIFTBUFNBS22 = 22;
    sbit  SHIFTBUFNBS22_bit at FLEXIO0_SHIFTBUFNBS0.B22;
    const register unsigned short int SHIFTBUFNBS23 = 23;
    sbit  SHIFTBUFNBS23_bit at FLEXIO0_SHIFTBUFNBS0.B23;
    const register unsigned short int SHIFTBUFNBS24 = 24;
    sbit  SHIFTBUFNBS24_bit at FLEXIO0_SHIFTBUFNBS0.B24;
    const register unsigned short int SHIFTBUFNBS25 = 25;
    sbit  SHIFTBUFNBS25_bit at FLEXIO0_SHIFTBUFNBS0.B25;
    const register unsigned short int SHIFTBUFNBS26 = 26;
    sbit  SHIFTBUFNBS26_bit at FLEXIO0_SHIFTBUFNBS0.B26;
    const register unsigned short int SHIFTBUFNBS27 = 27;
    sbit  SHIFTBUFNBS27_bit at FLEXIO0_SHIFTBUFNBS0.B27;
    const register unsigned short int SHIFTBUFNBS28 = 28;
    sbit  SHIFTBUFNBS28_bit at FLEXIO0_SHIFTBUFNBS0.B28;
    const register unsigned short int SHIFTBUFNBS29 = 29;
    sbit  SHIFTBUFNBS29_bit at FLEXIO0_SHIFTBUFNBS0.B29;
    const register unsigned short int SHIFTBUFNBS30 = 30;
    sbit  SHIFTBUFNBS30_bit at FLEXIO0_SHIFTBUFNBS0.B30;
    const register unsigned short int SHIFTBUFNBS31 = 31;
    sbit  SHIFTBUFNBS31_bit at FLEXIO0_SHIFTBUFNBS0.B31;

sfr unsigned long   volatile FLEXIO0_SHIFTBUFNBS1 absolute 0x400DF684;
    sbit  SHIFTBUFNBS0_FLEXIO0_SHIFTBUFNBS1_bit at FLEXIO0_SHIFTBUFNBS1.B0;
    sbit  SHIFTBUFNBS1_FLEXIO0_SHIFTBUFNBS1_bit at FLEXIO0_SHIFTBUFNBS1.B1;
    sbit  SHIFTBUFNBS2_FLEXIO0_SHIFTBUFNBS1_bit at FLEXIO0_SHIFTBUFNBS1.B2;
    sbit  SHIFTBUFNBS3_FLEXIO0_SHIFTBUFNBS1_bit at FLEXIO0_SHIFTBUFNBS1.B3;
    sbit  SHIFTBUFNBS4_FLEXIO0_SHIFTBUFNBS1_bit at FLEXIO0_SHIFTBUFNBS1.B4;
    sbit  SHIFTBUFNBS5_FLEXIO0_SHIFTBUFNBS1_bit at FLEXIO0_SHIFTBUFNBS1.B5;
    sbit  SHIFTBUFNBS6_FLEXIO0_SHIFTBUFNBS1_bit at FLEXIO0_SHIFTBUFNBS1.B6;
    sbit  SHIFTBUFNBS7_FLEXIO0_SHIFTBUFNBS1_bit at FLEXIO0_SHIFTBUFNBS1.B7;
    sbit  SHIFTBUFNBS8_FLEXIO0_SHIFTBUFNBS1_bit at FLEXIO0_SHIFTBUFNBS1.B8;
    sbit  SHIFTBUFNBS9_FLEXIO0_SHIFTBUFNBS1_bit at FLEXIO0_SHIFTBUFNBS1.B9;
    sbit  SHIFTBUFNBS10_FLEXIO0_SHIFTBUFNBS1_bit at FLEXIO0_SHIFTBUFNBS1.B10;
    sbit  SHIFTBUFNBS11_FLEXIO0_SHIFTBUFNBS1_bit at FLEXIO0_SHIFTBUFNBS1.B11;
    sbit  SHIFTBUFNBS12_FLEXIO0_SHIFTBUFNBS1_bit at FLEXIO0_SHIFTBUFNBS1.B12;
    sbit  SHIFTBUFNBS13_FLEXIO0_SHIFTBUFNBS1_bit at FLEXIO0_SHIFTBUFNBS1.B13;
    sbit  SHIFTBUFNBS14_FLEXIO0_SHIFTBUFNBS1_bit at FLEXIO0_SHIFTBUFNBS1.B14;
    sbit  SHIFTBUFNBS15_FLEXIO0_SHIFTBUFNBS1_bit at FLEXIO0_SHIFTBUFNBS1.B15;
    sbit  SHIFTBUFNBS16_FLEXIO0_SHIFTBUFNBS1_bit at FLEXIO0_SHIFTBUFNBS1.B16;
    sbit  SHIFTBUFNBS17_FLEXIO0_SHIFTBUFNBS1_bit at FLEXIO0_SHIFTBUFNBS1.B17;
    sbit  SHIFTBUFNBS18_FLEXIO0_SHIFTBUFNBS1_bit at FLEXIO0_SHIFTBUFNBS1.B18;
    sbit  SHIFTBUFNBS19_FLEXIO0_SHIFTBUFNBS1_bit at FLEXIO0_SHIFTBUFNBS1.B19;
    sbit  SHIFTBUFNBS20_FLEXIO0_SHIFTBUFNBS1_bit at FLEXIO0_SHIFTBUFNBS1.B20;
    sbit  SHIFTBUFNBS21_FLEXIO0_SHIFTBUFNBS1_bit at FLEXIO0_SHIFTBUFNBS1.B21;
    sbit  SHIFTBUFNBS22_FLEXIO0_SHIFTBUFNBS1_bit at FLEXIO0_SHIFTBUFNBS1.B22;
    sbit  SHIFTBUFNBS23_FLEXIO0_SHIFTBUFNBS1_bit at FLEXIO0_SHIFTBUFNBS1.B23;
    sbit  SHIFTBUFNBS24_FLEXIO0_SHIFTBUFNBS1_bit at FLEXIO0_SHIFTBUFNBS1.B24;
    sbit  SHIFTBUFNBS25_FLEXIO0_SHIFTBUFNBS1_bit at FLEXIO0_SHIFTBUFNBS1.B25;
    sbit  SHIFTBUFNBS26_FLEXIO0_SHIFTBUFNBS1_bit at FLEXIO0_SHIFTBUFNBS1.B26;
    sbit  SHIFTBUFNBS27_FLEXIO0_SHIFTBUFNBS1_bit at FLEXIO0_SHIFTBUFNBS1.B27;
    sbit  SHIFTBUFNBS28_FLEXIO0_SHIFTBUFNBS1_bit at FLEXIO0_SHIFTBUFNBS1.B28;
    sbit  SHIFTBUFNBS29_FLEXIO0_SHIFTBUFNBS1_bit at FLEXIO0_SHIFTBUFNBS1.B29;
    sbit  SHIFTBUFNBS30_FLEXIO0_SHIFTBUFNBS1_bit at FLEXIO0_SHIFTBUFNBS1.B30;
    sbit  SHIFTBUFNBS31_FLEXIO0_SHIFTBUFNBS1_bit at FLEXIO0_SHIFTBUFNBS1.B31;

sfr unsigned long   volatile FLEXIO0_SHIFTBUFNBS2 absolute 0x400DF688;
    sbit  SHIFTBUFNBS0_FLEXIO0_SHIFTBUFNBS2_bit at FLEXIO0_SHIFTBUFNBS2.B0;
    sbit  SHIFTBUFNBS1_FLEXIO0_SHIFTBUFNBS2_bit at FLEXIO0_SHIFTBUFNBS2.B1;
    sbit  SHIFTBUFNBS2_FLEXIO0_SHIFTBUFNBS2_bit at FLEXIO0_SHIFTBUFNBS2.B2;
    sbit  SHIFTBUFNBS3_FLEXIO0_SHIFTBUFNBS2_bit at FLEXIO0_SHIFTBUFNBS2.B3;
    sbit  SHIFTBUFNBS4_FLEXIO0_SHIFTBUFNBS2_bit at FLEXIO0_SHIFTBUFNBS2.B4;
    sbit  SHIFTBUFNBS5_FLEXIO0_SHIFTBUFNBS2_bit at FLEXIO0_SHIFTBUFNBS2.B5;
    sbit  SHIFTBUFNBS6_FLEXIO0_SHIFTBUFNBS2_bit at FLEXIO0_SHIFTBUFNBS2.B6;
    sbit  SHIFTBUFNBS7_FLEXIO0_SHIFTBUFNBS2_bit at FLEXIO0_SHIFTBUFNBS2.B7;
    sbit  SHIFTBUFNBS8_FLEXIO0_SHIFTBUFNBS2_bit at FLEXIO0_SHIFTBUFNBS2.B8;
    sbit  SHIFTBUFNBS9_FLEXIO0_SHIFTBUFNBS2_bit at FLEXIO0_SHIFTBUFNBS2.B9;
    sbit  SHIFTBUFNBS10_FLEXIO0_SHIFTBUFNBS2_bit at FLEXIO0_SHIFTBUFNBS2.B10;
    sbit  SHIFTBUFNBS11_FLEXIO0_SHIFTBUFNBS2_bit at FLEXIO0_SHIFTBUFNBS2.B11;
    sbit  SHIFTBUFNBS12_FLEXIO0_SHIFTBUFNBS2_bit at FLEXIO0_SHIFTBUFNBS2.B12;
    sbit  SHIFTBUFNBS13_FLEXIO0_SHIFTBUFNBS2_bit at FLEXIO0_SHIFTBUFNBS2.B13;
    sbit  SHIFTBUFNBS14_FLEXIO0_SHIFTBUFNBS2_bit at FLEXIO0_SHIFTBUFNBS2.B14;
    sbit  SHIFTBUFNBS15_FLEXIO0_SHIFTBUFNBS2_bit at FLEXIO0_SHIFTBUFNBS2.B15;
    sbit  SHIFTBUFNBS16_FLEXIO0_SHIFTBUFNBS2_bit at FLEXIO0_SHIFTBUFNBS2.B16;
    sbit  SHIFTBUFNBS17_FLEXIO0_SHIFTBUFNBS2_bit at FLEXIO0_SHIFTBUFNBS2.B17;
    sbit  SHIFTBUFNBS18_FLEXIO0_SHIFTBUFNBS2_bit at FLEXIO0_SHIFTBUFNBS2.B18;
    sbit  SHIFTBUFNBS19_FLEXIO0_SHIFTBUFNBS2_bit at FLEXIO0_SHIFTBUFNBS2.B19;
    sbit  SHIFTBUFNBS20_FLEXIO0_SHIFTBUFNBS2_bit at FLEXIO0_SHIFTBUFNBS2.B20;
    sbit  SHIFTBUFNBS21_FLEXIO0_SHIFTBUFNBS2_bit at FLEXIO0_SHIFTBUFNBS2.B21;
    sbit  SHIFTBUFNBS22_FLEXIO0_SHIFTBUFNBS2_bit at FLEXIO0_SHIFTBUFNBS2.B22;
    sbit  SHIFTBUFNBS23_FLEXIO0_SHIFTBUFNBS2_bit at FLEXIO0_SHIFTBUFNBS2.B23;
    sbit  SHIFTBUFNBS24_FLEXIO0_SHIFTBUFNBS2_bit at FLEXIO0_SHIFTBUFNBS2.B24;
    sbit  SHIFTBUFNBS25_FLEXIO0_SHIFTBUFNBS2_bit at FLEXIO0_SHIFTBUFNBS2.B25;
    sbit  SHIFTBUFNBS26_FLEXIO0_SHIFTBUFNBS2_bit at FLEXIO0_SHIFTBUFNBS2.B26;
    sbit  SHIFTBUFNBS27_FLEXIO0_SHIFTBUFNBS2_bit at FLEXIO0_SHIFTBUFNBS2.B27;
    sbit  SHIFTBUFNBS28_FLEXIO0_SHIFTBUFNBS2_bit at FLEXIO0_SHIFTBUFNBS2.B28;
    sbit  SHIFTBUFNBS29_FLEXIO0_SHIFTBUFNBS2_bit at FLEXIO0_SHIFTBUFNBS2.B29;
    sbit  SHIFTBUFNBS30_FLEXIO0_SHIFTBUFNBS2_bit at FLEXIO0_SHIFTBUFNBS2.B30;
    sbit  SHIFTBUFNBS31_FLEXIO0_SHIFTBUFNBS2_bit at FLEXIO0_SHIFTBUFNBS2.B31;

sfr unsigned long   volatile FLEXIO0_SHIFTBUFNBS3 absolute 0x400DF68C;
    sbit  SHIFTBUFNBS0_FLEXIO0_SHIFTBUFNBS3_bit at FLEXIO0_SHIFTBUFNBS3.B0;
    sbit  SHIFTBUFNBS1_FLEXIO0_SHIFTBUFNBS3_bit at FLEXIO0_SHIFTBUFNBS3.B1;
    sbit  SHIFTBUFNBS2_FLEXIO0_SHIFTBUFNBS3_bit at FLEXIO0_SHIFTBUFNBS3.B2;
    sbit  SHIFTBUFNBS3_FLEXIO0_SHIFTBUFNBS3_bit at FLEXIO0_SHIFTBUFNBS3.B3;
    sbit  SHIFTBUFNBS4_FLEXIO0_SHIFTBUFNBS3_bit at FLEXIO0_SHIFTBUFNBS3.B4;
    sbit  SHIFTBUFNBS5_FLEXIO0_SHIFTBUFNBS3_bit at FLEXIO0_SHIFTBUFNBS3.B5;
    sbit  SHIFTBUFNBS6_FLEXIO0_SHIFTBUFNBS3_bit at FLEXIO0_SHIFTBUFNBS3.B6;
    sbit  SHIFTBUFNBS7_FLEXIO0_SHIFTBUFNBS3_bit at FLEXIO0_SHIFTBUFNBS3.B7;
    sbit  SHIFTBUFNBS8_FLEXIO0_SHIFTBUFNBS3_bit at FLEXIO0_SHIFTBUFNBS3.B8;
    sbit  SHIFTBUFNBS9_FLEXIO0_SHIFTBUFNBS3_bit at FLEXIO0_SHIFTBUFNBS3.B9;
    sbit  SHIFTBUFNBS10_FLEXIO0_SHIFTBUFNBS3_bit at FLEXIO0_SHIFTBUFNBS3.B10;
    sbit  SHIFTBUFNBS11_FLEXIO0_SHIFTBUFNBS3_bit at FLEXIO0_SHIFTBUFNBS3.B11;
    sbit  SHIFTBUFNBS12_FLEXIO0_SHIFTBUFNBS3_bit at FLEXIO0_SHIFTBUFNBS3.B12;
    sbit  SHIFTBUFNBS13_FLEXIO0_SHIFTBUFNBS3_bit at FLEXIO0_SHIFTBUFNBS3.B13;
    sbit  SHIFTBUFNBS14_FLEXIO0_SHIFTBUFNBS3_bit at FLEXIO0_SHIFTBUFNBS3.B14;
    sbit  SHIFTBUFNBS15_FLEXIO0_SHIFTBUFNBS3_bit at FLEXIO0_SHIFTBUFNBS3.B15;
    sbit  SHIFTBUFNBS16_FLEXIO0_SHIFTBUFNBS3_bit at FLEXIO0_SHIFTBUFNBS3.B16;
    sbit  SHIFTBUFNBS17_FLEXIO0_SHIFTBUFNBS3_bit at FLEXIO0_SHIFTBUFNBS3.B17;
    sbit  SHIFTBUFNBS18_FLEXIO0_SHIFTBUFNBS3_bit at FLEXIO0_SHIFTBUFNBS3.B18;
    sbit  SHIFTBUFNBS19_FLEXIO0_SHIFTBUFNBS3_bit at FLEXIO0_SHIFTBUFNBS3.B19;
    sbit  SHIFTBUFNBS20_FLEXIO0_SHIFTBUFNBS3_bit at FLEXIO0_SHIFTBUFNBS3.B20;
    sbit  SHIFTBUFNBS21_FLEXIO0_SHIFTBUFNBS3_bit at FLEXIO0_SHIFTBUFNBS3.B21;
    sbit  SHIFTBUFNBS22_FLEXIO0_SHIFTBUFNBS3_bit at FLEXIO0_SHIFTBUFNBS3.B22;
    sbit  SHIFTBUFNBS23_FLEXIO0_SHIFTBUFNBS3_bit at FLEXIO0_SHIFTBUFNBS3.B23;
    sbit  SHIFTBUFNBS24_FLEXIO0_SHIFTBUFNBS3_bit at FLEXIO0_SHIFTBUFNBS3.B24;
    sbit  SHIFTBUFNBS25_FLEXIO0_SHIFTBUFNBS3_bit at FLEXIO0_SHIFTBUFNBS3.B25;
    sbit  SHIFTBUFNBS26_FLEXIO0_SHIFTBUFNBS3_bit at FLEXIO0_SHIFTBUFNBS3.B26;
    sbit  SHIFTBUFNBS27_FLEXIO0_SHIFTBUFNBS3_bit at FLEXIO0_SHIFTBUFNBS3.B27;
    sbit  SHIFTBUFNBS28_FLEXIO0_SHIFTBUFNBS3_bit at FLEXIO0_SHIFTBUFNBS3.B28;
    sbit  SHIFTBUFNBS29_FLEXIO0_SHIFTBUFNBS3_bit at FLEXIO0_SHIFTBUFNBS3.B29;
    sbit  SHIFTBUFNBS30_FLEXIO0_SHIFTBUFNBS3_bit at FLEXIO0_SHIFTBUFNBS3.B30;
    sbit  SHIFTBUFNBS31_FLEXIO0_SHIFTBUFNBS3_bit at FLEXIO0_SHIFTBUFNBS3.B31;

sfr unsigned long   volatile FLEXIO0_SHIFTBUFNBS4 absolute 0x400DF690;
    sbit  SHIFTBUFNBS0_FLEXIO0_SHIFTBUFNBS4_bit at FLEXIO0_SHIFTBUFNBS4.B0;
    sbit  SHIFTBUFNBS1_FLEXIO0_SHIFTBUFNBS4_bit at FLEXIO0_SHIFTBUFNBS4.B1;
    sbit  SHIFTBUFNBS2_FLEXIO0_SHIFTBUFNBS4_bit at FLEXIO0_SHIFTBUFNBS4.B2;
    sbit  SHIFTBUFNBS3_FLEXIO0_SHIFTBUFNBS4_bit at FLEXIO0_SHIFTBUFNBS4.B3;
    sbit  SHIFTBUFNBS4_FLEXIO0_SHIFTBUFNBS4_bit at FLEXIO0_SHIFTBUFNBS4.B4;
    sbit  SHIFTBUFNBS5_FLEXIO0_SHIFTBUFNBS4_bit at FLEXIO0_SHIFTBUFNBS4.B5;
    sbit  SHIFTBUFNBS6_FLEXIO0_SHIFTBUFNBS4_bit at FLEXIO0_SHIFTBUFNBS4.B6;
    sbit  SHIFTBUFNBS7_FLEXIO0_SHIFTBUFNBS4_bit at FLEXIO0_SHIFTBUFNBS4.B7;
    sbit  SHIFTBUFNBS8_FLEXIO0_SHIFTBUFNBS4_bit at FLEXIO0_SHIFTBUFNBS4.B8;
    sbit  SHIFTBUFNBS9_FLEXIO0_SHIFTBUFNBS4_bit at FLEXIO0_SHIFTBUFNBS4.B9;
    sbit  SHIFTBUFNBS10_FLEXIO0_SHIFTBUFNBS4_bit at FLEXIO0_SHIFTBUFNBS4.B10;
    sbit  SHIFTBUFNBS11_FLEXIO0_SHIFTBUFNBS4_bit at FLEXIO0_SHIFTBUFNBS4.B11;
    sbit  SHIFTBUFNBS12_FLEXIO0_SHIFTBUFNBS4_bit at FLEXIO0_SHIFTBUFNBS4.B12;
    sbit  SHIFTBUFNBS13_FLEXIO0_SHIFTBUFNBS4_bit at FLEXIO0_SHIFTBUFNBS4.B13;
    sbit  SHIFTBUFNBS14_FLEXIO0_SHIFTBUFNBS4_bit at FLEXIO0_SHIFTBUFNBS4.B14;
    sbit  SHIFTBUFNBS15_FLEXIO0_SHIFTBUFNBS4_bit at FLEXIO0_SHIFTBUFNBS4.B15;
    sbit  SHIFTBUFNBS16_FLEXIO0_SHIFTBUFNBS4_bit at FLEXIO0_SHIFTBUFNBS4.B16;
    sbit  SHIFTBUFNBS17_FLEXIO0_SHIFTBUFNBS4_bit at FLEXIO0_SHIFTBUFNBS4.B17;
    sbit  SHIFTBUFNBS18_FLEXIO0_SHIFTBUFNBS4_bit at FLEXIO0_SHIFTBUFNBS4.B18;
    sbit  SHIFTBUFNBS19_FLEXIO0_SHIFTBUFNBS4_bit at FLEXIO0_SHIFTBUFNBS4.B19;
    sbit  SHIFTBUFNBS20_FLEXIO0_SHIFTBUFNBS4_bit at FLEXIO0_SHIFTBUFNBS4.B20;
    sbit  SHIFTBUFNBS21_FLEXIO0_SHIFTBUFNBS4_bit at FLEXIO0_SHIFTBUFNBS4.B21;
    sbit  SHIFTBUFNBS22_FLEXIO0_SHIFTBUFNBS4_bit at FLEXIO0_SHIFTBUFNBS4.B22;
    sbit  SHIFTBUFNBS23_FLEXIO0_SHIFTBUFNBS4_bit at FLEXIO0_SHIFTBUFNBS4.B23;
    sbit  SHIFTBUFNBS24_FLEXIO0_SHIFTBUFNBS4_bit at FLEXIO0_SHIFTBUFNBS4.B24;
    sbit  SHIFTBUFNBS25_FLEXIO0_SHIFTBUFNBS4_bit at FLEXIO0_SHIFTBUFNBS4.B25;
    sbit  SHIFTBUFNBS26_FLEXIO0_SHIFTBUFNBS4_bit at FLEXIO0_SHIFTBUFNBS4.B26;
    sbit  SHIFTBUFNBS27_FLEXIO0_SHIFTBUFNBS4_bit at FLEXIO0_SHIFTBUFNBS4.B27;
    sbit  SHIFTBUFNBS28_FLEXIO0_SHIFTBUFNBS4_bit at FLEXIO0_SHIFTBUFNBS4.B28;
    sbit  SHIFTBUFNBS29_FLEXIO0_SHIFTBUFNBS4_bit at FLEXIO0_SHIFTBUFNBS4.B29;
    sbit  SHIFTBUFNBS30_FLEXIO0_SHIFTBUFNBS4_bit at FLEXIO0_SHIFTBUFNBS4.B30;
    sbit  SHIFTBUFNBS31_FLEXIO0_SHIFTBUFNBS4_bit at FLEXIO0_SHIFTBUFNBS4.B31;

sfr unsigned long   volatile FLEXIO0_SHIFTBUFNBS5 absolute 0x400DF694;
    sbit  SHIFTBUFNBS0_FLEXIO0_SHIFTBUFNBS5_bit at FLEXIO0_SHIFTBUFNBS5.B0;
    sbit  SHIFTBUFNBS1_FLEXIO0_SHIFTBUFNBS5_bit at FLEXIO0_SHIFTBUFNBS5.B1;
    sbit  SHIFTBUFNBS2_FLEXIO0_SHIFTBUFNBS5_bit at FLEXIO0_SHIFTBUFNBS5.B2;
    sbit  SHIFTBUFNBS3_FLEXIO0_SHIFTBUFNBS5_bit at FLEXIO0_SHIFTBUFNBS5.B3;
    sbit  SHIFTBUFNBS4_FLEXIO0_SHIFTBUFNBS5_bit at FLEXIO0_SHIFTBUFNBS5.B4;
    sbit  SHIFTBUFNBS5_FLEXIO0_SHIFTBUFNBS5_bit at FLEXIO0_SHIFTBUFNBS5.B5;
    sbit  SHIFTBUFNBS6_FLEXIO0_SHIFTBUFNBS5_bit at FLEXIO0_SHIFTBUFNBS5.B6;
    sbit  SHIFTBUFNBS7_FLEXIO0_SHIFTBUFNBS5_bit at FLEXIO0_SHIFTBUFNBS5.B7;
    sbit  SHIFTBUFNBS8_FLEXIO0_SHIFTBUFNBS5_bit at FLEXIO0_SHIFTBUFNBS5.B8;
    sbit  SHIFTBUFNBS9_FLEXIO0_SHIFTBUFNBS5_bit at FLEXIO0_SHIFTBUFNBS5.B9;
    sbit  SHIFTBUFNBS10_FLEXIO0_SHIFTBUFNBS5_bit at FLEXIO0_SHIFTBUFNBS5.B10;
    sbit  SHIFTBUFNBS11_FLEXIO0_SHIFTBUFNBS5_bit at FLEXIO0_SHIFTBUFNBS5.B11;
    sbit  SHIFTBUFNBS12_FLEXIO0_SHIFTBUFNBS5_bit at FLEXIO0_SHIFTBUFNBS5.B12;
    sbit  SHIFTBUFNBS13_FLEXIO0_SHIFTBUFNBS5_bit at FLEXIO0_SHIFTBUFNBS5.B13;
    sbit  SHIFTBUFNBS14_FLEXIO0_SHIFTBUFNBS5_bit at FLEXIO0_SHIFTBUFNBS5.B14;
    sbit  SHIFTBUFNBS15_FLEXIO0_SHIFTBUFNBS5_bit at FLEXIO0_SHIFTBUFNBS5.B15;
    sbit  SHIFTBUFNBS16_FLEXIO0_SHIFTBUFNBS5_bit at FLEXIO0_SHIFTBUFNBS5.B16;
    sbit  SHIFTBUFNBS17_FLEXIO0_SHIFTBUFNBS5_bit at FLEXIO0_SHIFTBUFNBS5.B17;
    sbit  SHIFTBUFNBS18_FLEXIO0_SHIFTBUFNBS5_bit at FLEXIO0_SHIFTBUFNBS5.B18;
    sbit  SHIFTBUFNBS19_FLEXIO0_SHIFTBUFNBS5_bit at FLEXIO0_SHIFTBUFNBS5.B19;
    sbit  SHIFTBUFNBS20_FLEXIO0_SHIFTBUFNBS5_bit at FLEXIO0_SHIFTBUFNBS5.B20;
    sbit  SHIFTBUFNBS21_FLEXIO0_SHIFTBUFNBS5_bit at FLEXIO0_SHIFTBUFNBS5.B21;
    sbit  SHIFTBUFNBS22_FLEXIO0_SHIFTBUFNBS5_bit at FLEXIO0_SHIFTBUFNBS5.B22;
    sbit  SHIFTBUFNBS23_FLEXIO0_SHIFTBUFNBS5_bit at FLEXIO0_SHIFTBUFNBS5.B23;
    sbit  SHIFTBUFNBS24_FLEXIO0_SHIFTBUFNBS5_bit at FLEXIO0_SHIFTBUFNBS5.B24;
    sbit  SHIFTBUFNBS25_FLEXIO0_SHIFTBUFNBS5_bit at FLEXIO0_SHIFTBUFNBS5.B25;
    sbit  SHIFTBUFNBS26_FLEXIO0_SHIFTBUFNBS5_bit at FLEXIO0_SHIFTBUFNBS5.B26;
    sbit  SHIFTBUFNBS27_FLEXIO0_SHIFTBUFNBS5_bit at FLEXIO0_SHIFTBUFNBS5.B27;
    sbit  SHIFTBUFNBS28_FLEXIO0_SHIFTBUFNBS5_bit at FLEXIO0_SHIFTBUFNBS5.B28;
    sbit  SHIFTBUFNBS29_FLEXIO0_SHIFTBUFNBS5_bit at FLEXIO0_SHIFTBUFNBS5.B29;
    sbit  SHIFTBUFNBS30_FLEXIO0_SHIFTBUFNBS5_bit at FLEXIO0_SHIFTBUFNBS5.B30;
    sbit  SHIFTBUFNBS31_FLEXIO0_SHIFTBUFNBS5_bit at FLEXIO0_SHIFTBUFNBS5.B31;

sfr unsigned long   volatile FLEXIO0_SHIFTBUFNBS6 absolute 0x400DF698;
    sbit  SHIFTBUFNBS0_FLEXIO0_SHIFTBUFNBS6_bit at FLEXIO0_SHIFTBUFNBS6.B0;
    sbit  SHIFTBUFNBS1_FLEXIO0_SHIFTBUFNBS6_bit at FLEXIO0_SHIFTBUFNBS6.B1;
    sbit  SHIFTBUFNBS2_FLEXIO0_SHIFTBUFNBS6_bit at FLEXIO0_SHIFTBUFNBS6.B2;
    sbit  SHIFTBUFNBS3_FLEXIO0_SHIFTBUFNBS6_bit at FLEXIO0_SHIFTBUFNBS6.B3;
    sbit  SHIFTBUFNBS4_FLEXIO0_SHIFTBUFNBS6_bit at FLEXIO0_SHIFTBUFNBS6.B4;
    sbit  SHIFTBUFNBS5_FLEXIO0_SHIFTBUFNBS6_bit at FLEXIO0_SHIFTBUFNBS6.B5;
    sbit  SHIFTBUFNBS6_FLEXIO0_SHIFTBUFNBS6_bit at FLEXIO0_SHIFTBUFNBS6.B6;
    sbit  SHIFTBUFNBS7_FLEXIO0_SHIFTBUFNBS6_bit at FLEXIO0_SHIFTBUFNBS6.B7;
    sbit  SHIFTBUFNBS8_FLEXIO0_SHIFTBUFNBS6_bit at FLEXIO0_SHIFTBUFNBS6.B8;
    sbit  SHIFTBUFNBS9_FLEXIO0_SHIFTBUFNBS6_bit at FLEXIO0_SHIFTBUFNBS6.B9;
    sbit  SHIFTBUFNBS10_FLEXIO0_SHIFTBUFNBS6_bit at FLEXIO0_SHIFTBUFNBS6.B10;
    sbit  SHIFTBUFNBS11_FLEXIO0_SHIFTBUFNBS6_bit at FLEXIO0_SHIFTBUFNBS6.B11;
    sbit  SHIFTBUFNBS12_FLEXIO0_SHIFTBUFNBS6_bit at FLEXIO0_SHIFTBUFNBS6.B12;
    sbit  SHIFTBUFNBS13_FLEXIO0_SHIFTBUFNBS6_bit at FLEXIO0_SHIFTBUFNBS6.B13;
    sbit  SHIFTBUFNBS14_FLEXIO0_SHIFTBUFNBS6_bit at FLEXIO0_SHIFTBUFNBS6.B14;
    sbit  SHIFTBUFNBS15_FLEXIO0_SHIFTBUFNBS6_bit at FLEXIO0_SHIFTBUFNBS6.B15;
    sbit  SHIFTBUFNBS16_FLEXIO0_SHIFTBUFNBS6_bit at FLEXIO0_SHIFTBUFNBS6.B16;
    sbit  SHIFTBUFNBS17_FLEXIO0_SHIFTBUFNBS6_bit at FLEXIO0_SHIFTBUFNBS6.B17;
    sbit  SHIFTBUFNBS18_FLEXIO0_SHIFTBUFNBS6_bit at FLEXIO0_SHIFTBUFNBS6.B18;
    sbit  SHIFTBUFNBS19_FLEXIO0_SHIFTBUFNBS6_bit at FLEXIO0_SHIFTBUFNBS6.B19;
    sbit  SHIFTBUFNBS20_FLEXIO0_SHIFTBUFNBS6_bit at FLEXIO0_SHIFTBUFNBS6.B20;
    sbit  SHIFTBUFNBS21_FLEXIO0_SHIFTBUFNBS6_bit at FLEXIO0_SHIFTBUFNBS6.B21;
    sbit  SHIFTBUFNBS22_FLEXIO0_SHIFTBUFNBS6_bit at FLEXIO0_SHIFTBUFNBS6.B22;
    sbit  SHIFTBUFNBS23_FLEXIO0_SHIFTBUFNBS6_bit at FLEXIO0_SHIFTBUFNBS6.B23;
    sbit  SHIFTBUFNBS24_FLEXIO0_SHIFTBUFNBS6_bit at FLEXIO0_SHIFTBUFNBS6.B24;
    sbit  SHIFTBUFNBS25_FLEXIO0_SHIFTBUFNBS6_bit at FLEXIO0_SHIFTBUFNBS6.B25;
    sbit  SHIFTBUFNBS26_FLEXIO0_SHIFTBUFNBS6_bit at FLEXIO0_SHIFTBUFNBS6.B26;
    sbit  SHIFTBUFNBS27_FLEXIO0_SHIFTBUFNBS6_bit at FLEXIO0_SHIFTBUFNBS6.B27;
    sbit  SHIFTBUFNBS28_FLEXIO0_SHIFTBUFNBS6_bit at FLEXIO0_SHIFTBUFNBS6.B28;
    sbit  SHIFTBUFNBS29_FLEXIO0_SHIFTBUFNBS6_bit at FLEXIO0_SHIFTBUFNBS6.B29;
    sbit  SHIFTBUFNBS30_FLEXIO0_SHIFTBUFNBS6_bit at FLEXIO0_SHIFTBUFNBS6.B30;
    sbit  SHIFTBUFNBS31_FLEXIO0_SHIFTBUFNBS6_bit at FLEXIO0_SHIFTBUFNBS6.B31;

sfr unsigned long   volatile FLEXIO0_SHIFTBUFNBS7 absolute 0x400DF69C;
    sbit  SHIFTBUFNBS0_FLEXIO0_SHIFTBUFNBS7_bit at FLEXIO0_SHIFTBUFNBS7.B0;
    sbit  SHIFTBUFNBS1_FLEXIO0_SHIFTBUFNBS7_bit at FLEXIO0_SHIFTBUFNBS7.B1;
    sbit  SHIFTBUFNBS2_FLEXIO0_SHIFTBUFNBS7_bit at FLEXIO0_SHIFTBUFNBS7.B2;
    sbit  SHIFTBUFNBS3_FLEXIO0_SHIFTBUFNBS7_bit at FLEXIO0_SHIFTBUFNBS7.B3;
    sbit  SHIFTBUFNBS4_FLEXIO0_SHIFTBUFNBS7_bit at FLEXIO0_SHIFTBUFNBS7.B4;
    sbit  SHIFTBUFNBS5_FLEXIO0_SHIFTBUFNBS7_bit at FLEXIO0_SHIFTBUFNBS7.B5;
    sbit  SHIFTBUFNBS6_FLEXIO0_SHIFTBUFNBS7_bit at FLEXIO0_SHIFTBUFNBS7.B6;
    sbit  SHIFTBUFNBS7_FLEXIO0_SHIFTBUFNBS7_bit at FLEXIO0_SHIFTBUFNBS7.B7;
    sbit  SHIFTBUFNBS8_FLEXIO0_SHIFTBUFNBS7_bit at FLEXIO0_SHIFTBUFNBS7.B8;
    sbit  SHIFTBUFNBS9_FLEXIO0_SHIFTBUFNBS7_bit at FLEXIO0_SHIFTBUFNBS7.B9;
    sbit  SHIFTBUFNBS10_FLEXIO0_SHIFTBUFNBS7_bit at FLEXIO0_SHIFTBUFNBS7.B10;
    sbit  SHIFTBUFNBS11_FLEXIO0_SHIFTBUFNBS7_bit at FLEXIO0_SHIFTBUFNBS7.B11;
    sbit  SHIFTBUFNBS12_FLEXIO0_SHIFTBUFNBS7_bit at FLEXIO0_SHIFTBUFNBS7.B12;
    sbit  SHIFTBUFNBS13_FLEXIO0_SHIFTBUFNBS7_bit at FLEXIO0_SHIFTBUFNBS7.B13;
    sbit  SHIFTBUFNBS14_FLEXIO0_SHIFTBUFNBS7_bit at FLEXIO0_SHIFTBUFNBS7.B14;
    sbit  SHIFTBUFNBS15_FLEXIO0_SHIFTBUFNBS7_bit at FLEXIO0_SHIFTBUFNBS7.B15;
    sbit  SHIFTBUFNBS16_FLEXIO0_SHIFTBUFNBS7_bit at FLEXIO0_SHIFTBUFNBS7.B16;
    sbit  SHIFTBUFNBS17_FLEXIO0_SHIFTBUFNBS7_bit at FLEXIO0_SHIFTBUFNBS7.B17;
    sbit  SHIFTBUFNBS18_FLEXIO0_SHIFTBUFNBS7_bit at FLEXIO0_SHIFTBUFNBS7.B18;
    sbit  SHIFTBUFNBS19_FLEXIO0_SHIFTBUFNBS7_bit at FLEXIO0_SHIFTBUFNBS7.B19;
    sbit  SHIFTBUFNBS20_FLEXIO0_SHIFTBUFNBS7_bit at FLEXIO0_SHIFTBUFNBS7.B20;
    sbit  SHIFTBUFNBS21_FLEXIO0_SHIFTBUFNBS7_bit at FLEXIO0_SHIFTBUFNBS7.B21;
    sbit  SHIFTBUFNBS22_FLEXIO0_SHIFTBUFNBS7_bit at FLEXIO0_SHIFTBUFNBS7.B22;
    sbit  SHIFTBUFNBS23_FLEXIO0_SHIFTBUFNBS7_bit at FLEXIO0_SHIFTBUFNBS7.B23;
    sbit  SHIFTBUFNBS24_FLEXIO0_SHIFTBUFNBS7_bit at FLEXIO0_SHIFTBUFNBS7.B24;
    sbit  SHIFTBUFNBS25_FLEXIO0_SHIFTBUFNBS7_bit at FLEXIO0_SHIFTBUFNBS7.B25;
    sbit  SHIFTBUFNBS26_FLEXIO0_SHIFTBUFNBS7_bit at FLEXIO0_SHIFTBUFNBS7.B26;
    sbit  SHIFTBUFNBS27_FLEXIO0_SHIFTBUFNBS7_bit at FLEXIO0_SHIFTBUFNBS7.B27;
    sbit  SHIFTBUFNBS28_FLEXIO0_SHIFTBUFNBS7_bit at FLEXIO0_SHIFTBUFNBS7.B28;
    sbit  SHIFTBUFNBS29_FLEXIO0_SHIFTBUFNBS7_bit at FLEXIO0_SHIFTBUFNBS7.B29;
    sbit  SHIFTBUFNBS30_FLEXIO0_SHIFTBUFNBS7_bit at FLEXIO0_SHIFTBUFNBS7.B30;
    sbit  SHIFTBUFNBS31_FLEXIO0_SHIFTBUFNBS7_bit at FLEXIO0_SHIFTBUFNBS7.B31;

sfr unsigned long   volatile FLEXIO0_SHIFTBUFHWS0 absolute 0x400DF700;
    const register unsigned short int SHIFTBUFHWS0 = 0;
    sbit  SHIFTBUFHWS0_bit at FLEXIO0_SHIFTBUFHWS0.B0;
    const register unsigned short int SHIFTBUFHWS1 = 1;
    sbit  SHIFTBUFHWS1_bit at FLEXIO0_SHIFTBUFHWS0.B1;
    const register unsigned short int SHIFTBUFHWS2 = 2;
    sbit  SHIFTBUFHWS2_bit at FLEXIO0_SHIFTBUFHWS0.B2;
    const register unsigned short int SHIFTBUFHWS3 = 3;
    sbit  SHIFTBUFHWS3_bit at FLEXIO0_SHIFTBUFHWS0.B3;
    const register unsigned short int SHIFTBUFHWS4 = 4;
    sbit  SHIFTBUFHWS4_bit at FLEXIO0_SHIFTBUFHWS0.B4;
    const register unsigned short int SHIFTBUFHWS5 = 5;
    sbit  SHIFTBUFHWS5_bit at FLEXIO0_SHIFTBUFHWS0.B5;
    const register unsigned short int SHIFTBUFHWS6 = 6;
    sbit  SHIFTBUFHWS6_bit at FLEXIO0_SHIFTBUFHWS0.B6;
    const register unsigned short int SHIFTBUFHWS7 = 7;
    sbit  SHIFTBUFHWS7_bit at FLEXIO0_SHIFTBUFHWS0.B7;
    const register unsigned short int SHIFTBUFHWS8 = 8;
    sbit  SHIFTBUFHWS8_bit at FLEXIO0_SHIFTBUFHWS0.B8;
    const register unsigned short int SHIFTBUFHWS9 = 9;
    sbit  SHIFTBUFHWS9_bit at FLEXIO0_SHIFTBUFHWS0.B9;
    const register unsigned short int SHIFTBUFHWS10 = 10;
    sbit  SHIFTBUFHWS10_bit at FLEXIO0_SHIFTBUFHWS0.B10;
    const register unsigned short int SHIFTBUFHWS11 = 11;
    sbit  SHIFTBUFHWS11_bit at FLEXIO0_SHIFTBUFHWS0.B11;
    const register unsigned short int SHIFTBUFHWS12 = 12;
    sbit  SHIFTBUFHWS12_bit at FLEXIO0_SHIFTBUFHWS0.B12;
    const register unsigned short int SHIFTBUFHWS13 = 13;
    sbit  SHIFTBUFHWS13_bit at FLEXIO0_SHIFTBUFHWS0.B13;
    const register unsigned short int SHIFTBUFHWS14 = 14;
    sbit  SHIFTBUFHWS14_bit at FLEXIO0_SHIFTBUFHWS0.B14;
    const register unsigned short int SHIFTBUFHWS15 = 15;
    sbit  SHIFTBUFHWS15_bit at FLEXIO0_SHIFTBUFHWS0.B15;
    const register unsigned short int SHIFTBUFHWS16 = 16;
    sbit  SHIFTBUFHWS16_bit at FLEXIO0_SHIFTBUFHWS0.B16;
    const register unsigned short int SHIFTBUFHWS17 = 17;
    sbit  SHIFTBUFHWS17_bit at FLEXIO0_SHIFTBUFHWS0.B17;
    const register unsigned short int SHIFTBUFHWS18 = 18;
    sbit  SHIFTBUFHWS18_bit at FLEXIO0_SHIFTBUFHWS0.B18;
    const register unsigned short int SHIFTBUFHWS19 = 19;
    sbit  SHIFTBUFHWS19_bit at FLEXIO0_SHIFTBUFHWS0.B19;
    const register unsigned short int SHIFTBUFHWS20 = 20;
    sbit  SHIFTBUFHWS20_bit at FLEXIO0_SHIFTBUFHWS0.B20;
    const register unsigned short int SHIFTBUFHWS21 = 21;
    sbit  SHIFTBUFHWS21_bit at FLEXIO0_SHIFTBUFHWS0.B21;
    const register unsigned short int SHIFTBUFHWS22 = 22;
    sbit  SHIFTBUFHWS22_bit at FLEXIO0_SHIFTBUFHWS0.B22;
    const register unsigned short int SHIFTBUFHWS23 = 23;
    sbit  SHIFTBUFHWS23_bit at FLEXIO0_SHIFTBUFHWS0.B23;
    const register unsigned short int SHIFTBUFHWS24 = 24;
    sbit  SHIFTBUFHWS24_bit at FLEXIO0_SHIFTBUFHWS0.B24;
    const register unsigned short int SHIFTBUFHWS25 = 25;
    sbit  SHIFTBUFHWS25_bit at FLEXIO0_SHIFTBUFHWS0.B25;
    const register unsigned short int SHIFTBUFHWS26 = 26;
    sbit  SHIFTBUFHWS26_bit at FLEXIO0_SHIFTBUFHWS0.B26;
    const register unsigned short int SHIFTBUFHWS27 = 27;
    sbit  SHIFTBUFHWS27_bit at FLEXIO0_SHIFTBUFHWS0.B27;
    const register unsigned short int SHIFTBUFHWS28 = 28;
    sbit  SHIFTBUFHWS28_bit at FLEXIO0_SHIFTBUFHWS0.B28;
    const register unsigned short int SHIFTBUFHWS29 = 29;
    sbit  SHIFTBUFHWS29_bit at FLEXIO0_SHIFTBUFHWS0.B29;
    const register unsigned short int SHIFTBUFHWS30 = 30;
    sbit  SHIFTBUFHWS30_bit at FLEXIO0_SHIFTBUFHWS0.B30;
    const register unsigned short int SHIFTBUFHWS31 = 31;
    sbit  SHIFTBUFHWS31_bit at FLEXIO0_SHIFTBUFHWS0.B31;

sfr unsigned long   volatile FLEXIO0_SHIFTBUFHWS1 absolute 0x400DF704;
    sbit  SHIFTBUFHWS0_FLEXIO0_SHIFTBUFHWS1_bit at FLEXIO0_SHIFTBUFHWS1.B0;
    sbit  SHIFTBUFHWS1_FLEXIO0_SHIFTBUFHWS1_bit at FLEXIO0_SHIFTBUFHWS1.B1;
    sbit  SHIFTBUFHWS2_FLEXIO0_SHIFTBUFHWS1_bit at FLEXIO0_SHIFTBUFHWS1.B2;
    sbit  SHIFTBUFHWS3_FLEXIO0_SHIFTBUFHWS1_bit at FLEXIO0_SHIFTBUFHWS1.B3;
    sbit  SHIFTBUFHWS4_FLEXIO0_SHIFTBUFHWS1_bit at FLEXIO0_SHIFTBUFHWS1.B4;
    sbit  SHIFTBUFHWS5_FLEXIO0_SHIFTBUFHWS1_bit at FLEXIO0_SHIFTBUFHWS1.B5;
    sbit  SHIFTBUFHWS6_FLEXIO0_SHIFTBUFHWS1_bit at FLEXIO0_SHIFTBUFHWS1.B6;
    sbit  SHIFTBUFHWS7_FLEXIO0_SHIFTBUFHWS1_bit at FLEXIO0_SHIFTBUFHWS1.B7;
    sbit  SHIFTBUFHWS8_FLEXIO0_SHIFTBUFHWS1_bit at FLEXIO0_SHIFTBUFHWS1.B8;
    sbit  SHIFTBUFHWS9_FLEXIO0_SHIFTBUFHWS1_bit at FLEXIO0_SHIFTBUFHWS1.B9;
    sbit  SHIFTBUFHWS10_FLEXIO0_SHIFTBUFHWS1_bit at FLEXIO0_SHIFTBUFHWS1.B10;
    sbit  SHIFTBUFHWS11_FLEXIO0_SHIFTBUFHWS1_bit at FLEXIO0_SHIFTBUFHWS1.B11;
    sbit  SHIFTBUFHWS12_FLEXIO0_SHIFTBUFHWS1_bit at FLEXIO0_SHIFTBUFHWS1.B12;
    sbit  SHIFTBUFHWS13_FLEXIO0_SHIFTBUFHWS1_bit at FLEXIO0_SHIFTBUFHWS1.B13;
    sbit  SHIFTBUFHWS14_FLEXIO0_SHIFTBUFHWS1_bit at FLEXIO0_SHIFTBUFHWS1.B14;
    sbit  SHIFTBUFHWS15_FLEXIO0_SHIFTBUFHWS1_bit at FLEXIO0_SHIFTBUFHWS1.B15;
    sbit  SHIFTBUFHWS16_FLEXIO0_SHIFTBUFHWS1_bit at FLEXIO0_SHIFTBUFHWS1.B16;
    sbit  SHIFTBUFHWS17_FLEXIO0_SHIFTBUFHWS1_bit at FLEXIO0_SHIFTBUFHWS1.B17;
    sbit  SHIFTBUFHWS18_FLEXIO0_SHIFTBUFHWS1_bit at FLEXIO0_SHIFTBUFHWS1.B18;
    sbit  SHIFTBUFHWS19_FLEXIO0_SHIFTBUFHWS1_bit at FLEXIO0_SHIFTBUFHWS1.B19;
    sbit  SHIFTBUFHWS20_FLEXIO0_SHIFTBUFHWS1_bit at FLEXIO0_SHIFTBUFHWS1.B20;
    sbit  SHIFTBUFHWS21_FLEXIO0_SHIFTBUFHWS1_bit at FLEXIO0_SHIFTBUFHWS1.B21;
    sbit  SHIFTBUFHWS22_FLEXIO0_SHIFTBUFHWS1_bit at FLEXIO0_SHIFTBUFHWS1.B22;
    sbit  SHIFTBUFHWS23_FLEXIO0_SHIFTBUFHWS1_bit at FLEXIO0_SHIFTBUFHWS1.B23;
    sbit  SHIFTBUFHWS24_FLEXIO0_SHIFTBUFHWS1_bit at FLEXIO0_SHIFTBUFHWS1.B24;
    sbit  SHIFTBUFHWS25_FLEXIO0_SHIFTBUFHWS1_bit at FLEXIO0_SHIFTBUFHWS1.B25;
    sbit  SHIFTBUFHWS26_FLEXIO0_SHIFTBUFHWS1_bit at FLEXIO0_SHIFTBUFHWS1.B26;
    sbit  SHIFTBUFHWS27_FLEXIO0_SHIFTBUFHWS1_bit at FLEXIO0_SHIFTBUFHWS1.B27;
    sbit  SHIFTBUFHWS28_FLEXIO0_SHIFTBUFHWS1_bit at FLEXIO0_SHIFTBUFHWS1.B28;
    sbit  SHIFTBUFHWS29_FLEXIO0_SHIFTBUFHWS1_bit at FLEXIO0_SHIFTBUFHWS1.B29;
    sbit  SHIFTBUFHWS30_FLEXIO0_SHIFTBUFHWS1_bit at FLEXIO0_SHIFTBUFHWS1.B30;
    sbit  SHIFTBUFHWS31_FLEXIO0_SHIFTBUFHWS1_bit at FLEXIO0_SHIFTBUFHWS1.B31;

sfr unsigned long   volatile FLEXIO0_SHIFTBUFHWS2 absolute 0x400DF708;
    sbit  SHIFTBUFHWS0_FLEXIO0_SHIFTBUFHWS2_bit at FLEXIO0_SHIFTBUFHWS2.B0;
    sbit  SHIFTBUFHWS1_FLEXIO0_SHIFTBUFHWS2_bit at FLEXIO0_SHIFTBUFHWS2.B1;
    sbit  SHIFTBUFHWS2_FLEXIO0_SHIFTBUFHWS2_bit at FLEXIO0_SHIFTBUFHWS2.B2;
    sbit  SHIFTBUFHWS3_FLEXIO0_SHIFTBUFHWS2_bit at FLEXIO0_SHIFTBUFHWS2.B3;
    sbit  SHIFTBUFHWS4_FLEXIO0_SHIFTBUFHWS2_bit at FLEXIO0_SHIFTBUFHWS2.B4;
    sbit  SHIFTBUFHWS5_FLEXIO0_SHIFTBUFHWS2_bit at FLEXIO0_SHIFTBUFHWS2.B5;
    sbit  SHIFTBUFHWS6_FLEXIO0_SHIFTBUFHWS2_bit at FLEXIO0_SHIFTBUFHWS2.B6;
    sbit  SHIFTBUFHWS7_FLEXIO0_SHIFTBUFHWS2_bit at FLEXIO0_SHIFTBUFHWS2.B7;
    sbit  SHIFTBUFHWS8_FLEXIO0_SHIFTBUFHWS2_bit at FLEXIO0_SHIFTBUFHWS2.B8;
    sbit  SHIFTBUFHWS9_FLEXIO0_SHIFTBUFHWS2_bit at FLEXIO0_SHIFTBUFHWS2.B9;
    sbit  SHIFTBUFHWS10_FLEXIO0_SHIFTBUFHWS2_bit at FLEXIO0_SHIFTBUFHWS2.B10;
    sbit  SHIFTBUFHWS11_FLEXIO0_SHIFTBUFHWS2_bit at FLEXIO0_SHIFTBUFHWS2.B11;
    sbit  SHIFTBUFHWS12_FLEXIO0_SHIFTBUFHWS2_bit at FLEXIO0_SHIFTBUFHWS2.B12;
    sbit  SHIFTBUFHWS13_FLEXIO0_SHIFTBUFHWS2_bit at FLEXIO0_SHIFTBUFHWS2.B13;
    sbit  SHIFTBUFHWS14_FLEXIO0_SHIFTBUFHWS2_bit at FLEXIO0_SHIFTBUFHWS2.B14;
    sbit  SHIFTBUFHWS15_FLEXIO0_SHIFTBUFHWS2_bit at FLEXIO0_SHIFTBUFHWS2.B15;
    sbit  SHIFTBUFHWS16_FLEXIO0_SHIFTBUFHWS2_bit at FLEXIO0_SHIFTBUFHWS2.B16;
    sbit  SHIFTBUFHWS17_FLEXIO0_SHIFTBUFHWS2_bit at FLEXIO0_SHIFTBUFHWS2.B17;
    sbit  SHIFTBUFHWS18_FLEXIO0_SHIFTBUFHWS2_bit at FLEXIO0_SHIFTBUFHWS2.B18;
    sbit  SHIFTBUFHWS19_FLEXIO0_SHIFTBUFHWS2_bit at FLEXIO0_SHIFTBUFHWS2.B19;
    sbit  SHIFTBUFHWS20_FLEXIO0_SHIFTBUFHWS2_bit at FLEXIO0_SHIFTBUFHWS2.B20;
    sbit  SHIFTBUFHWS21_FLEXIO0_SHIFTBUFHWS2_bit at FLEXIO0_SHIFTBUFHWS2.B21;
    sbit  SHIFTBUFHWS22_FLEXIO0_SHIFTBUFHWS2_bit at FLEXIO0_SHIFTBUFHWS2.B22;
    sbit  SHIFTBUFHWS23_FLEXIO0_SHIFTBUFHWS2_bit at FLEXIO0_SHIFTBUFHWS2.B23;
    sbit  SHIFTBUFHWS24_FLEXIO0_SHIFTBUFHWS2_bit at FLEXIO0_SHIFTBUFHWS2.B24;
    sbit  SHIFTBUFHWS25_FLEXIO0_SHIFTBUFHWS2_bit at FLEXIO0_SHIFTBUFHWS2.B25;
    sbit  SHIFTBUFHWS26_FLEXIO0_SHIFTBUFHWS2_bit at FLEXIO0_SHIFTBUFHWS2.B26;
    sbit  SHIFTBUFHWS27_FLEXIO0_SHIFTBUFHWS2_bit at FLEXIO0_SHIFTBUFHWS2.B27;
    sbit  SHIFTBUFHWS28_FLEXIO0_SHIFTBUFHWS2_bit at FLEXIO0_SHIFTBUFHWS2.B28;
    sbit  SHIFTBUFHWS29_FLEXIO0_SHIFTBUFHWS2_bit at FLEXIO0_SHIFTBUFHWS2.B29;
    sbit  SHIFTBUFHWS30_FLEXIO0_SHIFTBUFHWS2_bit at FLEXIO0_SHIFTBUFHWS2.B30;
    sbit  SHIFTBUFHWS31_FLEXIO0_SHIFTBUFHWS2_bit at FLEXIO0_SHIFTBUFHWS2.B31;

sfr unsigned long   volatile FLEXIO0_SHIFTBUFHWS3 absolute 0x400DF70C;
    sbit  SHIFTBUFHWS0_FLEXIO0_SHIFTBUFHWS3_bit at FLEXIO0_SHIFTBUFHWS3.B0;
    sbit  SHIFTBUFHWS1_FLEXIO0_SHIFTBUFHWS3_bit at FLEXIO0_SHIFTBUFHWS3.B1;
    sbit  SHIFTBUFHWS2_FLEXIO0_SHIFTBUFHWS3_bit at FLEXIO0_SHIFTBUFHWS3.B2;
    sbit  SHIFTBUFHWS3_FLEXIO0_SHIFTBUFHWS3_bit at FLEXIO0_SHIFTBUFHWS3.B3;
    sbit  SHIFTBUFHWS4_FLEXIO0_SHIFTBUFHWS3_bit at FLEXIO0_SHIFTBUFHWS3.B4;
    sbit  SHIFTBUFHWS5_FLEXIO0_SHIFTBUFHWS3_bit at FLEXIO0_SHIFTBUFHWS3.B5;
    sbit  SHIFTBUFHWS6_FLEXIO0_SHIFTBUFHWS3_bit at FLEXIO0_SHIFTBUFHWS3.B6;
    sbit  SHIFTBUFHWS7_FLEXIO0_SHIFTBUFHWS3_bit at FLEXIO0_SHIFTBUFHWS3.B7;
    sbit  SHIFTBUFHWS8_FLEXIO0_SHIFTBUFHWS3_bit at FLEXIO0_SHIFTBUFHWS3.B8;
    sbit  SHIFTBUFHWS9_FLEXIO0_SHIFTBUFHWS3_bit at FLEXIO0_SHIFTBUFHWS3.B9;
    sbit  SHIFTBUFHWS10_FLEXIO0_SHIFTBUFHWS3_bit at FLEXIO0_SHIFTBUFHWS3.B10;
    sbit  SHIFTBUFHWS11_FLEXIO0_SHIFTBUFHWS3_bit at FLEXIO0_SHIFTBUFHWS3.B11;
    sbit  SHIFTBUFHWS12_FLEXIO0_SHIFTBUFHWS3_bit at FLEXIO0_SHIFTBUFHWS3.B12;
    sbit  SHIFTBUFHWS13_FLEXIO0_SHIFTBUFHWS3_bit at FLEXIO0_SHIFTBUFHWS3.B13;
    sbit  SHIFTBUFHWS14_FLEXIO0_SHIFTBUFHWS3_bit at FLEXIO0_SHIFTBUFHWS3.B14;
    sbit  SHIFTBUFHWS15_FLEXIO0_SHIFTBUFHWS3_bit at FLEXIO0_SHIFTBUFHWS3.B15;
    sbit  SHIFTBUFHWS16_FLEXIO0_SHIFTBUFHWS3_bit at FLEXIO0_SHIFTBUFHWS3.B16;
    sbit  SHIFTBUFHWS17_FLEXIO0_SHIFTBUFHWS3_bit at FLEXIO0_SHIFTBUFHWS3.B17;
    sbit  SHIFTBUFHWS18_FLEXIO0_SHIFTBUFHWS3_bit at FLEXIO0_SHIFTBUFHWS3.B18;
    sbit  SHIFTBUFHWS19_FLEXIO0_SHIFTBUFHWS3_bit at FLEXIO0_SHIFTBUFHWS3.B19;
    sbit  SHIFTBUFHWS20_FLEXIO0_SHIFTBUFHWS3_bit at FLEXIO0_SHIFTBUFHWS3.B20;
    sbit  SHIFTBUFHWS21_FLEXIO0_SHIFTBUFHWS3_bit at FLEXIO0_SHIFTBUFHWS3.B21;
    sbit  SHIFTBUFHWS22_FLEXIO0_SHIFTBUFHWS3_bit at FLEXIO0_SHIFTBUFHWS3.B22;
    sbit  SHIFTBUFHWS23_FLEXIO0_SHIFTBUFHWS3_bit at FLEXIO0_SHIFTBUFHWS3.B23;
    sbit  SHIFTBUFHWS24_FLEXIO0_SHIFTBUFHWS3_bit at FLEXIO0_SHIFTBUFHWS3.B24;
    sbit  SHIFTBUFHWS25_FLEXIO0_SHIFTBUFHWS3_bit at FLEXIO0_SHIFTBUFHWS3.B25;
    sbit  SHIFTBUFHWS26_FLEXIO0_SHIFTBUFHWS3_bit at FLEXIO0_SHIFTBUFHWS3.B26;
    sbit  SHIFTBUFHWS27_FLEXIO0_SHIFTBUFHWS3_bit at FLEXIO0_SHIFTBUFHWS3.B27;
    sbit  SHIFTBUFHWS28_FLEXIO0_SHIFTBUFHWS3_bit at FLEXIO0_SHIFTBUFHWS3.B28;
    sbit  SHIFTBUFHWS29_FLEXIO0_SHIFTBUFHWS3_bit at FLEXIO0_SHIFTBUFHWS3.B29;
    sbit  SHIFTBUFHWS30_FLEXIO0_SHIFTBUFHWS3_bit at FLEXIO0_SHIFTBUFHWS3.B30;
    sbit  SHIFTBUFHWS31_FLEXIO0_SHIFTBUFHWS3_bit at FLEXIO0_SHIFTBUFHWS3.B31;

sfr unsigned long   volatile FLEXIO0_SHIFTBUFHWS4 absolute 0x400DF710;
    sbit  SHIFTBUFHWS0_FLEXIO0_SHIFTBUFHWS4_bit at FLEXIO0_SHIFTBUFHWS4.B0;
    sbit  SHIFTBUFHWS1_FLEXIO0_SHIFTBUFHWS4_bit at FLEXIO0_SHIFTBUFHWS4.B1;
    sbit  SHIFTBUFHWS2_FLEXIO0_SHIFTBUFHWS4_bit at FLEXIO0_SHIFTBUFHWS4.B2;
    sbit  SHIFTBUFHWS3_FLEXIO0_SHIFTBUFHWS4_bit at FLEXIO0_SHIFTBUFHWS4.B3;
    sbit  SHIFTBUFHWS4_FLEXIO0_SHIFTBUFHWS4_bit at FLEXIO0_SHIFTBUFHWS4.B4;
    sbit  SHIFTBUFHWS5_FLEXIO0_SHIFTBUFHWS4_bit at FLEXIO0_SHIFTBUFHWS4.B5;
    sbit  SHIFTBUFHWS6_FLEXIO0_SHIFTBUFHWS4_bit at FLEXIO0_SHIFTBUFHWS4.B6;
    sbit  SHIFTBUFHWS7_FLEXIO0_SHIFTBUFHWS4_bit at FLEXIO0_SHIFTBUFHWS4.B7;
    sbit  SHIFTBUFHWS8_FLEXIO0_SHIFTBUFHWS4_bit at FLEXIO0_SHIFTBUFHWS4.B8;
    sbit  SHIFTBUFHWS9_FLEXIO0_SHIFTBUFHWS4_bit at FLEXIO0_SHIFTBUFHWS4.B9;
    sbit  SHIFTBUFHWS10_FLEXIO0_SHIFTBUFHWS4_bit at FLEXIO0_SHIFTBUFHWS4.B10;
    sbit  SHIFTBUFHWS11_FLEXIO0_SHIFTBUFHWS4_bit at FLEXIO0_SHIFTBUFHWS4.B11;
    sbit  SHIFTBUFHWS12_FLEXIO0_SHIFTBUFHWS4_bit at FLEXIO0_SHIFTBUFHWS4.B12;
    sbit  SHIFTBUFHWS13_FLEXIO0_SHIFTBUFHWS4_bit at FLEXIO0_SHIFTBUFHWS4.B13;
    sbit  SHIFTBUFHWS14_FLEXIO0_SHIFTBUFHWS4_bit at FLEXIO0_SHIFTBUFHWS4.B14;
    sbit  SHIFTBUFHWS15_FLEXIO0_SHIFTBUFHWS4_bit at FLEXIO0_SHIFTBUFHWS4.B15;
    sbit  SHIFTBUFHWS16_FLEXIO0_SHIFTBUFHWS4_bit at FLEXIO0_SHIFTBUFHWS4.B16;
    sbit  SHIFTBUFHWS17_FLEXIO0_SHIFTBUFHWS4_bit at FLEXIO0_SHIFTBUFHWS4.B17;
    sbit  SHIFTBUFHWS18_FLEXIO0_SHIFTBUFHWS4_bit at FLEXIO0_SHIFTBUFHWS4.B18;
    sbit  SHIFTBUFHWS19_FLEXIO0_SHIFTBUFHWS4_bit at FLEXIO0_SHIFTBUFHWS4.B19;
    sbit  SHIFTBUFHWS20_FLEXIO0_SHIFTBUFHWS4_bit at FLEXIO0_SHIFTBUFHWS4.B20;
    sbit  SHIFTBUFHWS21_FLEXIO0_SHIFTBUFHWS4_bit at FLEXIO0_SHIFTBUFHWS4.B21;
    sbit  SHIFTBUFHWS22_FLEXIO0_SHIFTBUFHWS4_bit at FLEXIO0_SHIFTBUFHWS4.B22;
    sbit  SHIFTBUFHWS23_FLEXIO0_SHIFTBUFHWS4_bit at FLEXIO0_SHIFTBUFHWS4.B23;
    sbit  SHIFTBUFHWS24_FLEXIO0_SHIFTBUFHWS4_bit at FLEXIO0_SHIFTBUFHWS4.B24;
    sbit  SHIFTBUFHWS25_FLEXIO0_SHIFTBUFHWS4_bit at FLEXIO0_SHIFTBUFHWS4.B25;
    sbit  SHIFTBUFHWS26_FLEXIO0_SHIFTBUFHWS4_bit at FLEXIO0_SHIFTBUFHWS4.B26;
    sbit  SHIFTBUFHWS27_FLEXIO0_SHIFTBUFHWS4_bit at FLEXIO0_SHIFTBUFHWS4.B27;
    sbit  SHIFTBUFHWS28_FLEXIO0_SHIFTBUFHWS4_bit at FLEXIO0_SHIFTBUFHWS4.B28;
    sbit  SHIFTBUFHWS29_FLEXIO0_SHIFTBUFHWS4_bit at FLEXIO0_SHIFTBUFHWS4.B29;
    sbit  SHIFTBUFHWS30_FLEXIO0_SHIFTBUFHWS4_bit at FLEXIO0_SHIFTBUFHWS4.B30;
    sbit  SHIFTBUFHWS31_FLEXIO0_SHIFTBUFHWS4_bit at FLEXIO0_SHIFTBUFHWS4.B31;

sfr unsigned long   volatile FLEXIO0_SHIFTBUFHWS5 absolute 0x400DF714;
    sbit  SHIFTBUFHWS0_FLEXIO0_SHIFTBUFHWS5_bit at FLEXIO0_SHIFTBUFHWS5.B0;
    sbit  SHIFTBUFHWS1_FLEXIO0_SHIFTBUFHWS5_bit at FLEXIO0_SHIFTBUFHWS5.B1;
    sbit  SHIFTBUFHWS2_FLEXIO0_SHIFTBUFHWS5_bit at FLEXIO0_SHIFTBUFHWS5.B2;
    sbit  SHIFTBUFHWS3_FLEXIO0_SHIFTBUFHWS5_bit at FLEXIO0_SHIFTBUFHWS5.B3;
    sbit  SHIFTBUFHWS4_FLEXIO0_SHIFTBUFHWS5_bit at FLEXIO0_SHIFTBUFHWS5.B4;
    sbit  SHIFTBUFHWS5_FLEXIO0_SHIFTBUFHWS5_bit at FLEXIO0_SHIFTBUFHWS5.B5;
    sbit  SHIFTBUFHWS6_FLEXIO0_SHIFTBUFHWS5_bit at FLEXIO0_SHIFTBUFHWS5.B6;
    sbit  SHIFTBUFHWS7_FLEXIO0_SHIFTBUFHWS5_bit at FLEXIO0_SHIFTBUFHWS5.B7;
    sbit  SHIFTBUFHWS8_FLEXIO0_SHIFTBUFHWS5_bit at FLEXIO0_SHIFTBUFHWS5.B8;
    sbit  SHIFTBUFHWS9_FLEXIO0_SHIFTBUFHWS5_bit at FLEXIO0_SHIFTBUFHWS5.B9;
    sbit  SHIFTBUFHWS10_FLEXIO0_SHIFTBUFHWS5_bit at FLEXIO0_SHIFTBUFHWS5.B10;
    sbit  SHIFTBUFHWS11_FLEXIO0_SHIFTBUFHWS5_bit at FLEXIO0_SHIFTBUFHWS5.B11;
    sbit  SHIFTBUFHWS12_FLEXIO0_SHIFTBUFHWS5_bit at FLEXIO0_SHIFTBUFHWS5.B12;
    sbit  SHIFTBUFHWS13_FLEXIO0_SHIFTBUFHWS5_bit at FLEXIO0_SHIFTBUFHWS5.B13;
    sbit  SHIFTBUFHWS14_FLEXIO0_SHIFTBUFHWS5_bit at FLEXIO0_SHIFTBUFHWS5.B14;
    sbit  SHIFTBUFHWS15_FLEXIO0_SHIFTBUFHWS5_bit at FLEXIO0_SHIFTBUFHWS5.B15;
    sbit  SHIFTBUFHWS16_FLEXIO0_SHIFTBUFHWS5_bit at FLEXIO0_SHIFTBUFHWS5.B16;
    sbit  SHIFTBUFHWS17_FLEXIO0_SHIFTBUFHWS5_bit at FLEXIO0_SHIFTBUFHWS5.B17;
    sbit  SHIFTBUFHWS18_FLEXIO0_SHIFTBUFHWS5_bit at FLEXIO0_SHIFTBUFHWS5.B18;
    sbit  SHIFTBUFHWS19_FLEXIO0_SHIFTBUFHWS5_bit at FLEXIO0_SHIFTBUFHWS5.B19;
    sbit  SHIFTBUFHWS20_FLEXIO0_SHIFTBUFHWS5_bit at FLEXIO0_SHIFTBUFHWS5.B20;
    sbit  SHIFTBUFHWS21_FLEXIO0_SHIFTBUFHWS5_bit at FLEXIO0_SHIFTBUFHWS5.B21;
    sbit  SHIFTBUFHWS22_FLEXIO0_SHIFTBUFHWS5_bit at FLEXIO0_SHIFTBUFHWS5.B22;
    sbit  SHIFTBUFHWS23_FLEXIO0_SHIFTBUFHWS5_bit at FLEXIO0_SHIFTBUFHWS5.B23;
    sbit  SHIFTBUFHWS24_FLEXIO0_SHIFTBUFHWS5_bit at FLEXIO0_SHIFTBUFHWS5.B24;
    sbit  SHIFTBUFHWS25_FLEXIO0_SHIFTBUFHWS5_bit at FLEXIO0_SHIFTBUFHWS5.B25;
    sbit  SHIFTBUFHWS26_FLEXIO0_SHIFTBUFHWS5_bit at FLEXIO0_SHIFTBUFHWS5.B26;
    sbit  SHIFTBUFHWS27_FLEXIO0_SHIFTBUFHWS5_bit at FLEXIO0_SHIFTBUFHWS5.B27;
    sbit  SHIFTBUFHWS28_FLEXIO0_SHIFTBUFHWS5_bit at FLEXIO0_SHIFTBUFHWS5.B28;
    sbit  SHIFTBUFHWS29_FLEXIO0_SHIFTBUFHWS5_bit at FLEXIO0_SHIFTBUFHWS5.B29;
    sbit  SHIFTBUFHWS30_FLEXIO0_SHIFTBUFHWS5_bit at FLEXIO0_SHIFTBUFHWS5.B30;
    sbit  SHIFTBUFHWS31_FLEXIO0_SHIFTBUFHWS5_bit at FLEXIO0_SHIFTBUFHWS5.B31;

sfr unsigned long   volatile FLEXIO0_SHIFTBUFHWS6 absolute 0x400DF718;
    sbit  SHIFTBUFHWS0_FLEXIO0_SHIFTBUFHWS6_bit at FLEXIO0_SHIFTBUFHWS6.B0;
    sbit  SHIFTBUFHWS1_FLEXIO0_SHIFTBUFHWS6_bit at FLEXIO0_SHIFTBUFHWS6.B1;
    sbit  SHIFTBUFHWS2_FLEXIO0_SHIFTBUFHWS6_bit at FLEXIO0_SHIFTBUFHWS6.B2;
    sbit  SHIFTBUFHWS3_FLEXIO0_SHIFTBUFHWS6_bit at FLEXIO0_SHIFTBUFHWS6.B3;
    sbit  SHIFTBUFHWS4_FLEXIO0_SHIFTBUFHWS6_bit at FLEXIO0_SHIFTBUFHWS6.B4;
    sbit  SHIFTBUFHWS5_FLEXIO0_SHIFTBUFHWS6_bit at FLEXIO0_SHIFTBUFHWS6.B5;
    sbit  SHIFTBUFHWS6_FLEXIO0_SHIFTBUFHWS6_bit at FLEXIO0_SHIFTBUFHWS6.B6;
    sbit  SHIFTBUFHWS7_FLEXIO0_SHIFTBUFHWS6_bit at FLEXIO0_SHIFTBUFHWS6.B7;
    sbit  SHIFTBUFHWS8_FLEXIO0_SHIFTBUFHWS6_bit at FLEXIO0_SHIFTBUFHWS6.B8;
    sbit  SHIFTBUFHWS9_FLEXIO0_SHIFTBUFHWS6_bit at FLEXIO0_SHIFTBUFHWS6.B9;
    sbit  SHIFTBUFHWS10_FLEXIO0_SHIFTBUFHWS6_bit at FLEXIO0_SHIFTBUFHWS6.B10;
    sbit  SHIFTBUFHWS11_FLEXIO0_SHIFTBUFHWS6_bit at FLEXIO0_SHIFTBUFHWS6.B11;
    sbit  SHIFTBUFHWS12_FLEXIO0_SHIFTBUFHWS6_bit at FLEXIO0_SHIFTBUFHWS6.B12;
    sbit  SHIFTBUFHWS13_FLEXIO0_SHIFTBUFHWS6_bit at FLEXIO0_SHIFTBUFHWS6.B13;
    sbit  SHIFTBUFHWS14_FLEXIO0_SHIFTBUFHWS6_bit at FLEXIO0_SHIFTBUFHWS6.B14;
    sbit  SHIFTBUFHWS15_FLEXIO0_SHIFTBUFHWS6_bit at FLEXIO0_SHIFTBUFHWS6.B15;
    sbit  SHIFTBUFHWS16_FLEXIO0_SHIFTBUFHWS6_bit at FLEXIO0_SHIFTBUFHWS6.B16;
    sbit  SHIFTBUFHWS17_FLEXIO0_SHIFTBUFHWS6_bit at FLEXIO0_SHIFTBUFHWS6.B17;
    sbit  SHIFTBUFHWS18_FLEXIO0_SHIFTBUFHWS6_bit at FLEXIO0_SHIFTBUFHWS6.B18;
    sbit  SHIFTBUFHWS19_FLEXIO0_SHIFTBUFHWS6_bit at FLEXIO0_SHIFTBUFHWS6.B19;
    sbit  SHIFTBUFHWS20_FLEXIO0_SHIFTBUFHWS6_bit at FLEXIO0_SHIFTBUFHWS6.B20;
    sbit  SHIFTBUFHWS21_FLEXIO0_SHIFTBUFHWS6_bit at FLEXIO0_SHIFTBUFHWS6.B21;
    sbit  SHIFTBUFHWS22_FLEXIO0_SHIFTBUFHWS6_bit at FLEXIO0_SHIFTBUFHWS6.B22;
    sbit  SHIFTBUFHWS23_FLEXIO0_SHIFTBUFHWS6_bit at FLEXIO0_SHIFTBUFHWS6.B23;
    sbit  SHIFTBUFHWS24_FLEXIO0_SHIFTBUFHWS6_bit at FLEXIO0_SHIFTBUFHWS6.B24;
    sbit  SHIFTBUFHWS25_FLEXIO0_SHIFTBUFHWS6_bit at FLEXIO0_SHIFTBUFHWS6.B25;
    sbit  SHIFTBUFHWS26_FLEXIO0_SHIFTBUFHWS6_bit at FLEXIO0_SHIFTBUFHWS6.B26;
    sbit  SHIFTBUFHWS27_FLEXIO0_SHIFTBUFHWS6_bit at FLEXIO0_SHIFTBUFHWS6.B27;
    sbit  SHIFTBUFHWS28_FLEXIO0_SHIFTBUFHWS6_bit at FLEXIO0_SHIFTBUFHWS6.B28;
    sbit  SHIFTBUFHWS29_FLEXIO0_SHIFTBUFHWS6_bit at FLEXIO0_SHIFTBUFHWS6.B29;
    sbit  SHIFTBUFHWS30_FLEXIO0_SHIFTBUFHWS6_bit at FLEXIO0_SHIFTBUFHWS6.B30;
    sbit  SHIFTBUFHWS31_FLEXIO0_SHIFTBUFHWS6_bit at FLEXIO0_SHIFTBUFHWS6.B31;

sfr unsigned long   volatile FLEXIO0_SHIFTBUFHWS7 absolute 0x400DF71C;
    sbit  SHIFTBUFHWS0_FLEXIO0_SHIFTBUFHWS7_bit at FLEXIO0_SHIFTBUFHWS7.B0;
    sbit  SHIFTBUFHWS1_FLEXIO0_SHIFTBUFHWS7_bit at FLEXIO0_SHIFTBUFHWS7.B1;
    sbit  SHIFTBUFHWS2_FLEXIO0_SHIFTBUFHWS7_bit at FLEXIO0_SHIFTBUFHWS7.B2;
    sbit  SHIFTBUFHWS3_FLEXIO0_SHIFTBUFHWS7_bit at FLEXIO0_SHIFTBUFHWS7.B3;
    sbit  SHIFTBUFHWS4_FLEXIO0_SHIFTBUFHWS7_bit at FLEXIO0_SHIFTBUFHWS7.B4;
    sbit  SHIFTBUFHWS5_FLEXIO0_SHIFTBUFHWS7_bit at FLEXIO0_SHIFTBUFHWS7.B5;
    sbit  SHIFTBUFHWS6_FLEXIO0_SHIFTBUFHWS7_bit at FLEXIO0_SHIFTBUFHWS7.B6;
    sbit  SHIFTBUFHWS7_FLEXIO0_SHIFTBUFHWS7_bit at FLEXIO0_SHIFTBUFHWS7.B7;
    sbit  SHIFTBUFHWS8_FLEXIO0_SHIFTBUFHWS7_bit at FLEXIO0_SHIFTBUFHWS7.B8;
    sbit  SHIFTBUFHWS9_FLEXIO0_SHIFTBUFHWS7_bit at FLEXIO0_SHIFTBUFHWS7.B9;
    sbit  SHIFTBUFHWS10_FLEXIO0_SHIFTBUFHWS7_bit at FLEXIO0_SHIFTBUFHWS7.B10;
    sbit  SHIFTBUFHWS11_FLEXIO0_SHIFTBUFHWS7_bit at FLEXIO0_SHIFTBUFHWS7.B11;
    sbit  SHIFTBUFHWS12_FLEXIO0_SHIFTBUFHWS7_bit at FLEXIO0_SHIFTBUFHWS7.B12;
    sbit  SHIFTBUFHWS13_FLEXIO0_SHIFTBUFHWS7_bit at FLEXIO0_SHIFTBUFHWS7.B13;
    sbit  SHIFTBUFHWS14_FLEXIO0_SHIFTBUFHWS7_bit at FLEXIO0_SHIFTBUFHWS7.B14;
    sbit  SHIFTBUFHWS15_FLEXIO0_SHIFTBUFHWS7_bit at FLEXIO0_SHIFTBUFHWS7.B15;
    sbit  SHIFTBUFHWS16_FLEXIO0_SHIFTBUFHWS7_bit at FLEXIO0_SHIFTBUFHWS7.B16;
    sbit  SHIFTBUFHWS17_FLEXIO0_SHIFTBUFHWS7_bit at FLEXIO0_SHIFTBUFHWS7.B17;
    sbit  SHIFTBUFHWS18_FLEXIO0_SHIFTBUFHWS7_bit at FLEXIO0_SHIFTBUFHWS7.B18;
    sbit  SHIFTBUFHWS19_FLEXIO0_SHIFTBUFHWS7_bit at FLEXIO0_SHIFTBUFHWS7.B19;
    sbit  SHIFTBUFHWS20_FLEXIO0_SHIFTBUFHWS7_bit at FLEXIO0_SHIFTBUFHWS7.B20;
    sbit  SHIFTBUFHWS21_FLEXIO0_SHIFTBUFHWS7_bit at FLEXIO0_SHIFTBUFHWS7.B21;
    sbit  SHIFTBUFHWS22_FLEXIO0_SHIFTBUFHWS7_bit at FLEXIO0_SHIFTBUFHWS7.B22;
    sbit  SHIFTBUFHWS23_FLEXIO0_SHIFTBUFHWS7_bit at FLEXIO0_SHIFTBUFHWS7.B23;
    sbit  SHIFTBUFHWS24_FLEXIO0_SHIFTBUFHWS7_bit at FLEXIO0_SHIFTBUFHWS7.B24;
    sbit  SHIFTBUFHWS25_FLEXIO0_SHIFTBUFHWS7_bit at FLEXIO0_SHIFTBUFHWS7.B25;
    sbit  SHIFTBUFHWS26_FLEXIO0_SHIFTBUFHWS7_bit at FLEXIO0_SHIFTBUFHWS7.B26;
    sbit  SHIFTBUFHWS27_FLEXIO0_SHIFTBUFHWS7_bit at FLEXIO0_SHIFTBUFHWS7.B27;
    sbit  SHIFTBUFHWS28_FLEXIO0_SHIFTBUFHWS7_bit at FLEXIO0_SHIFTBUFHWS7.B28;
    sbit  SHIFTBUFHWS29_FLEXIO0_SHIFTBUFHWS7_bit at FLEXIO0_SHIFTBUFHWS7.B29;
    sbit  SHIFTBUFHWS30_FLEXIO0_SHIFTBUFHWS7_bit at FLEXIO0_SHIFTBUFHWS7.B30;
    sbit  SHIFTBUFHWS31_FLEXIO0_SHIFTBUFHWS7_bit at FLEXIO0_SHIFTBUFHWS7.B31;

sfr unsigned long   volatile FLEXIO0_SHIFTBUFNIS0 absolute 0x400DF780;
    const register unsigned short int SHIFTBUFNIS0 = 0;
    sbit  SHIFTBUFNIS0_bit at FLEXIO0_SHIFTBUFNIS0.B0;
    const register unsigned short int SHIFTBUFNIS1 = 1;
    sbit  SHIFTBUFNIS1_bit at FLEXIO0_SHIFTBUFNIS0.B1;
    const register unsigned short int SHIFTBUFNIS2 = 2;
    sbit  SHIFTBUFNIS2_bit at FLEXIO0_SHIFTBUFNIS0.B2;
    const register unsigned short int SHIFTBUFNIS3 = 3;
    sbit  SHIFTBUFNIS3_bit at FLEXIO0_SHIFTBUFNIS0.B3;
    const register unsigned short int SHIFTBUFNIS4 = 4;
    sbit  SHIFTBUFNIS4_bit at FLEXIO0_SHIFTBUFNIS0.B4;
    const register unsigned short int SHIFTBUFNIS5 = 5;
    sbit  SHIFTBUFNIS5_bit at FLEXIO0_SHIFTBUFNIS0.B5;
    const register unsigned short int SHIFTBUFNIS6 = 6;
    sbit  SHIFTBUFNIS6_bit at FLEXIO0_SHIFTBUFNIS0.B6;
    const register unsigned short int SHIFTBUFNIS7 = 7;
    sbit  SHIFTBUFNIS7_bit at FLEXIO0_SHIFTBUFNIS0.B7;
    const register unsigned short int SHIFTBUFNIS8 = 8;
    sbit  SHIFTBUFNIS8_bit at FLEXIO0_SHIFTBUFNIS0.B8;
    const register unsigned short int SHIFTBUFNIS9 = 9;
    sbit  SHIFTBUFNIS9_bit at FLEXIO0_SHIFTBUFNIS0.B9;
    const register unsigned short int SHIFTBUFNIS10 = 10;
    sbit  SHIFTBUFNIS10_bit at FLEXIO0_SHIFTBUFNIS0.B10;
    const register unsigned short int SHIFTBUFNIS11 = 11;
    sbit  SHIFTBUFNIS11_bit at FLEXIO0_SHIFTBUFNIS0.B11;
    const register unsigned short int SHIFTBUFNIS12 = 12;
    sbit  SHIFTBUFNIS12_bit at FLEXIO0_SHIFTBUFNIS0.B12;
    const register unsigned short int SHIFTBUFNIS13 = 13;
    sbit  SHIFTBUFNIS13_bit at FLEXIO0_SHIFTBUFNIS0.B13;
    const register unsigned short int SHIFTBUFNIS14 = 14;
    sbit  SHIFTBUFNIS14_bit at FLEXIO0_SHIFTBUFNIS0.B14;
    const register unsigned short int SHIFTBUFNIS15 = 15;
    sbit  SHIFTBUFNIS15_bit at FLEXIO0_SHIFTBUFNIS0.B15;
    const register unsigned short int SHIFTBUFNIS16 = 16;
    sbit  SHIFTBUFNIS16_bit at FLEXIO0_SHIFTBUFNIS0.B16;
    const register unsigned short int SHIFTBUFNIS17 = 17;
    sbit  SHIFTBUFNIS17_bit at FLEXIO0_SHIFTBUFNIS0.B17;
    const register unsigned short int SHIFTBUFNIS18 = 18;
    sbit  SHIFTBUFNIS18_bit at FLEXIO0_SHIFTBUFNIS0.B18;
    const register unsigned short int SHIFTBUFNIS19 = 19;
    sbit  SHIFTBUFNIS19_bit at FLEXIO0_SHIFTBUFNIS0.B19;
    const register unsigned short int SHIFTBUFNIS20 = 20;
    sbit  SHIFTBUFNIS20_bit at FLEXIO0_SHIFTBUFNIS0.B20;
    const register unsigned short int SHIFTBUFNIS21 = 21;
    sbit  SHIFTBUFNIS21_bit at FLEXIO0_SHIFTBUFNIS0.B21;
    const register unsigned short int SHIFTBUFNIS22 = 22;
    sbit  SHIFTBUFNIS22_bit at FLEXIO0_SHIFTBUFNIS0.B22;
    const register unsigned short int SHIFTBUFNIS23 = 23;
    sbit  SHIFTBUFNIS23_bit at FLEXIO0_SHIFTBUFNIS0.B23;
    const register unsigned short int SHIFTBUFNIS24 = 24;
    sbit  SHIFTBUFNIS24_bit at FLEXIO0_SHIFTBUFNIS0.B24;
    const register unsigned short int SHIFTBUFNIS25 = 25;
    sbit  SHIFTBUFNIS25_bit at FLEXIO0_SHIFTBUFNIS0.B25;
    const register unsigned short int SHIFTBUFNIS26 = 26;
    sbit  SHIFTBUFNIS26_bit at FLEXIO0_SHIFTBUFNIS0.B26;
    const register unsigned short int SHIFTBUFNIS27 = 27;
    sbit  SHIFTBUFNIS27_bit at FLEXIO0_SHIFTBUFNIS0.B27;
    const register unsigned short int SHIFTBUFNIS28 = 28;
    sbit  SHIFTBUFNIS28_bit at FLEXIO0_SHIFTBUFNIS0.B28;
    const register unsigned short int SHIFTBUFNIS29 = 29;
    sbit  SHIFTBUFNIS29_bit at FLEXIO0_SHIFTBUFNIS0.B29;
    const register unsigned short int SHIFTBUFNIS30 = 30;
    sbit  SHIFTBUFNIS30_bit at FLEXIO0_SHIFTBUFNIS0.B30;
    const register unsigned short int SHIFTBUFNIS31 = 31;
    sbit  SHIFTBUFNIS31_bit at FLEXIO0_SHIFTBUFNIS0.B31;

sfr unsigned long   volatile FLEXIO0_SHIFTBUFNIS1 absolute 0x400DF784;
    sbit  SHIFTBUFNIS0_FLEXIO0_SHIFTBUFNIS1_bit at FLEXIO0_SHIFTBUFNIS1.B0;
    sbit  SHIFTBUFNIS1_FLEXIO0_SHIFTBUFNIS1_bit at FLEXIO0_SHIFTBUFNIS1.B1;
    sbit  SHIFTBUFNIS2_FLEXIO0_SHIFTBUFNIS1_bit at FLEXIO0_SHIFTBUFNIS1.B2;
    sbit  SHIFTBUFNIS3_FLEXIO0_SHIFTBUFNIS1_bit at FLEXIO0_SHIFTBUFNIS1.B3;
    sbit  SHIFTBUFNIS4_FLEXIO0_SHIFTBUFNIS1_bit at FLEXIO0_SHIFTBUFNIS1.B4;
    sbit  SHIFTBUFNIS5_FLEXIO0_SHIFTBUFNIS1_bit at FLEXIO0_SHIFTBUFNIS1.B5;
    sbit  SHIFTBUFNIS6_FLEXIO0_SHIFTBUFNIS1_bit at FLEXIO0_SHIFTBUFNIS1.B6;
    sbit  SHIFTBUFNIS7_FLEXIO0_SHIFTBUFNIS1_bit at FLEXIO0_SHIFTBUFNIS1.B7;
    sbit  SHIFTBUFNIS8_FLEXIO0_SHIFTBUFNIS1_bit at FLEXIO0_SHIFTBUFNIS1.B8;
    sbit  SHIFTBUFNIS9_FLEXIO0_SHIFTBUFNIS1_bit at FLEXIO0_SHIFTBUFNIS1.B9;
    sbit  SHIFTBUFNIS10_FLEXIO0_SHIFTBUFNIS1_bit at FLEXIO0_SHIFTBUFNIS1.B10;
    sbit  SHIFTBUFNIS11_FLEXIO0_SHIFTBUFNIS1_bit at FLEXIO0_SHIFTBUFNIS1.B11;
    sbit  SHIFTBUFNIS12_FLEXIO0_SHIFTBUFNIS1_bit at FLEXIO0_SHIFTBUFNIS1.B12;
    sbit  SHIFTBUFNIS13_FLEXIO0_SHIFTBUFNIS1_bit at FLEXIO0_SHIFTBUFNIS1.B13;
    sbit  SHIFTBUFNIS14_FLEXIO0_SHIFTBUFNIS1_bit at FLEXIO0_SHIFTBUFNIS1.B14;
    sbit  SHIFTBUFNIS15_FLEXIO0_SHIFTBUFNIS1_bit at FLEXIO0_SHIFTBUFNIS1.B15;
    sbit  SHIFTBUFNIS16_FLEXIO0_SHIFTBUFNIS1_bit at FLEXIO0_SHIFTBUFNIS1.B16;
    sbit  SHIFTBUFNIS17_FLEXIO0_SHIFTBUFNIS1_bit at FLEXIO0_SHIFTBUFNIS1.B17;
    sbit  SHIFTBUFNIS18_FLEXIO0_SHIFTBUFNIS1_bit at FLEXIO0_SHIFTBUFNIS1.B18;
    sbit  SHIFTBUFNIS19_FLEXIO0_SHIFTBUFNIS1_bit at FLEXIO0_SHIFTBUFNIS1.B19;
    sbit  SHIFTBUFNIS20_FLEXIO0_SHIFTBUFNIS1_bit at FLEXIO0_SHIFTBUFNIS1.B20;
    sbit  SHIFTBUFNIS21_FLEXIO0_SHIFTBUFNIS1_bit at FLEXIO0_SHIFTBUFNIS1.B21;
    sbit  SHIFTBUFNIS22_FLEXIO0_SHIFTBUFNIS1_bit at FLEXIO0_SHIFTBUFNIS1.B22;
    sbit  SHIFTBUFNIS23_FLEXIO0_SHIFTBUFNIS1_bit at FLEXIO0_SHIFTBUFNIS1.B23;
    sbit  SHIFTBUFNIS24_FLEXIO0_SHIFTBUFNIS1_bit at FLEXIO0_SHIFTBUFNIS1.B24;
    sbit  SHIFTBUFNIS25_FLEXIO0_SHIFTBUFNIS1_bit at FLEXIO0_SHIFTBUFNIS1.B25;
    sbit  SHIFTBUFNIS26_FLEXIO0_SHIFTBUFNIS1_bit at FLEXIO0_SHIFTBUFNIS1.B26;
    sbit  SHIFTBUFNIS27_FLEXIO0_SHIFTBUFNIS1_bit at FLEXIO0_SHIFTBUFNIS1.B27;
    sbit  SHIFTBUFNIS28_FLEXIO0_SHIFTBUFNIS1_bit at FLEXIO0_SHIFTBUFNIS1.B28;
    sbit  SHIFTBUFNIS29_FLEXIO0_SHIFTBUFNIS1_bit at FLEXIO0_SHIFTBUFNIS1.B29;
    sbit  SHIFTBUFNIS30_FLEXIO0_SHIFTBUFNIS1_bit at FLEXIO0_SHIFTBUFNIS1.B30;
    sbit  SHIFTBUFNIS31_FLEXIO0_SHIFTBUFNIS1_bit at FLEXIO0_SHIFTBUFNIS1.B31;

sfr unsigned long   volatile FLEXIO0_SHIFTBUFNIS2 absolute 0x400DF788;
    sbit  SHIFTBUFNIS0_FLEXIO0_SHIFTBUFNIS2_bit at FLEXIO0_SHIFTBUFNIS2.B0;
    sbit  SHIFTBUFNIS1_FLEXIO0_SHIFTBUFNIS2_bit at FLEXIO0_SHIFTBUFNIS2.B1;
    sbit  SHIFTBUFNIS2_FLEXIO0_SHIFTBUFNIS2_bit at FLEXIO0_SHIFTBUFNIS2.B2;
    sbit  SHIFTBUFNIS3_FLEXIO0_SHIFTBUFNIS2_bit at FLEXIO0_SHIFTBUFNIS2.B3;
    sbit  SHIFTBUFNIS4_FLEXIO0_SHIFTBUFNIS2_bit at FLEXIO0_SHIFTBUFNIS2.B4;
    sbit  SHIFTBUFNIS5_FLEXIO0_SHIFTBUFNIS2_bit at FLEXIO0_SHIFTBUFNIS2.B5;
    sbit  SHIFTBUFNIS6_FLEXIO0_SHIFTBUFNIS2_bit at FLEXIO0_SHIFTBUFNIS2.B6;
    sbit  SHIFTBUFNIS7_FLEXIO0_SHIFTBUFNIS2_bit at FLEXIO0_SHIFTBUFNIS2.B7;
    sbit  SHIFTBUFNIS8_FLEXIO0_SHIFTBUFNIS2_bit at FLEXIO0_SHIFTBUFNIS2.B8;
    sbit  SHIFTBUFNIS9_FLEXIO0_SHIFTBUFNIS2_bit at FLEXIO0_SHIFTBUFNIS2.B9;
    sbit  SHIFTBUFNIS10_FLEXIO0_SHIFTBUFNIS2_bit at FLEXIO0_SHIFTBUFNIS2.B10;
    sbit  SHIFTBUFNIS11_FLEXIO0_SHIFTBUFNIS2_bit at FLEXIO0_SHIFTBUFNIS2.B11;
    sbit  SHIFTBUFNIS12_FLEXIO0_SHIFTBUFNIS2_bit at FLEXIO0_SHIFTBUFNIS2.B12;
    sbit  SHIFTBUFNIS13_FLEXIO0_SHIFTBUFNIS2_bit at FLEXIO0_SHIFTBUFNIS2.B13;
    sbit  SHIFTBUFNIS14_FLEXIO0_SHIFTBUFNIS2_bit at FLEXIO0_SHIFTBUFNIS2.B14;
    sbit  SHIFTBUFNIS15_FLEXIO0_SHIFTBUFNIS2_bit at FLEXIO0_SHIFTBUFNIS2.B15;
    sbit  SHIFTBUFNIS16_FLEXIO0_SHIFTBUFNIS2_bit at FLEXIO0_SHIFTBUFNIS2.B16;
    sbit  SHIFTBUFNIS17_FLEXIO0_SHIFTBUFNIS2_bit at FLEXIO0_SHIFTBUFNIS2.B17;
    sbit  SHIFTBUFNIS18_FLEXIO0_SHIFTBUFNIS2_bit at FLEXIO0_SHIFTBUFNIS2.B18;
    sbit  SHIFTBUFNIS19_FLEXIO0_SHIFTBUFNIS2_bit at FLEXIO0_SHIFTBUFNIS2.B19;
    sbit  SHIFTBUFNIS20_FLEXIO0_SHIFTBUFNIS2_bit at FLEXIO0_SHIFTBUFNIS2.B20;
    sbit  SHIFTBUFNIS21_FLEXIO0_SHIFTBUFNIS2_bit at FLEXIO0_SHIFTBUFNIS2.B21;
    sbit  SHIFTBUFNIS22_FLEXIO0_SHIFTBUFNIS2_bit at FLEXIO0_SHIFTBUFNIS2.B22;
    sbit  SHIFTBUFNIS23_FLEXIO0_SHIFTBUFNIS2_bit at FLEXIO0_SHIFTBUFNIS2.B23;
    sbit  SHIFTBUFNIS24_FLEXIO0_SHIFTBUFNIS2_bit at FLEXIO0_SHIFTBUFNIS2.B24;
    sbit  SHIFTBUFNIS25_FLEXIO0_SHIFTBUFNIS2_bit at FLEXIO0_SHIFTBUFNIS2.B25;
    sbit  SHIFTBUFNIS26_FLEXIO0_SHIFTBUFNIS2_bit at FLEXIO0_SHIFTBUFNIS2.B26;
    sbit  SHIFTBUFNIS27_FLEXIO0_SHIFTBUFNIS2_bit at FLEXIO0_SHIFTBUFNIS2.B27;
    sbit  SHIFTBUFNIS28_FLEXIO0_SHIFTBUFNIS2_bit at FLEXIO0_SHIFTBUFNIS2.B28;
    sbit  SHIFTBUFNIS29_FLEXIO0_SHIFTBUFNIS2_bit at FLEXIO0_SHIFTBUFNIS2.B29;
    sbit  SHIFTBUFNIS30_FLEXIO0_SHIFTBUFNIS2_bit at FLEXIO0_SHIFTBUFNIS2.B30;
    sbit  SHIFTBUFNIS31_FLEXIO0_SHIFTBUFNIS2_bit at FLEXIO0_SHIFTBUFNIS2.B31;

sfr unsigned long   volatile FLEXIO0_SHIFTBUFNIS3 absolute 0x400DF78C;
    sbit  SHIFTBUFNIS0_FLEXIO0_SHIFTBUFNIS3_bit at FLEXIO0_SHIFTBUFNIS3.B0;
    sbit  SHIFTBUFNIS1_FLEXIO0_SHIFTBUFNIS3_bit at FLEXIO0_SHIFTBUFNIS3.B1;
    sbit  SHIFTBUFNIS2_FLEXIO0_SHIFTBUFNIS3_bit at FLEXIO0_SHIFTBUFNIS3.B2;
    sbit  SHIFTBUFNIS3_FLEXIO0_SHIFTBUFNIS3_bit at FLEXIO0_SHIFTBUFNIS3.B3;
    sbit  SHIFTBUFNIS4_FLEXIO0_SHIFTBUFNIS3_bit at FLEXIO0_SHIFTBUFNIS3.B4;
    sbit  SHIFTBUFNIS5_FLEXIO0_SHIFTBUFNIS3_bit at FLEXIO0_SHIFTBUFNIS3.B5;
    sbit  SHIFTBUFNIS6_FLEXIO0_SHIFTBUFNIS3_bit at FLEXIO0_SHIFTBUFNIS3.B6;
    sbit  SHIFTBUFNIS7_FLEXIO0_SHIFTBUFNIS3_bit at FLEXIO0_SHIFTBUFNIS3.B7;
    sbit  SHIFTBUFNIS8_FLEXIO0_SHIFTBUFNIS3_bit at FLEXIO0_SHIFTBUFNIS3.B8;
    sbit  SHIFTBUFNIS9_FLEXIO0_SHIFTBUFNIS3_bit at FLEXIO0_SHIFTBUFNIS3.B9;
    sbit  SHIFTBUFNIS10_FLEXIO0_SHIFTBUFNIS3_bit at FLEXIO0_SHIFTBUFNIS3.B10;
    sbit  SHIFTBUFNIS11_FLEXIO0_SHIFTBUFNIS3_bit at FLEXIO0_SHIFTBUFNIS3.B11;
    sbit  SHIFTBUFNIS12_FLEXIO0_SHIFTBUFNIS3_bit at FLEXIO0_SHIFTBUFNIS3.B12;
    sbit  SHIFTBUFNIS13_FLEXIO0_SHIFTBUFNIS3_bit at FLEXIO0_SHIFTBUFNIS3.B13;
    sbit  SHIFTBUFNIS14_FLEXIO0_SHIFTBUFNIS3_bit at FLEXIO0_SHIFTBUFNIS3.B14;
    sbit  SHIFTBUFNIS15_FLEXIO0_SHIFTBUFNIS3_bit at FLEXIO0_SHIFTBUFNIS3.B15;
    sbit  SHIFTBUFNIS16_FLEXIO0_SHIFTBUFNIS3_bit at FLEXIO0_SHIFTBUFNIS3.B16;
    sbit  SHIFTBUFNIS17_FLEXIO0_SHIFTBUFNIS3_bit at FLEXIO0_SHIFTBUFNIS3.B17;
    sbit  SHIFTBUFNIS18_FLEXIO0_SHIFTBUFNIS3_bit at FLEXIO0_SHIFTBUFNIS3.B18;
    sbit  SHIFTBUFNIS19_FLEXIO0_SHIFTBUFNIS3_bit at FLEXIO0_SHIFTBUFNIS3.B19;
    sbit  SHIFTBUFNIS20_FLEXIO0_SHIFTBUFNIS3_bit at FLEXIO0_SHIFTBUFNIS3.B20;
    sbit  SHIFTBUFNIS21_FLEXIO0_SHIFTBUFNIS3_bit at FLEXIO0_SHIFTBUFNIS3.B21;
    sbit  SHIFTBUFNIS22_FLEXIO0_SHIFTBUFNIS3_bit at FLEXIO0_SHIFTBUFNIS3.B22;
    sbit  SHIFTBUFNIS23_FLEXIO0_SHIFTBUFNIS3_bit at FLEXIO0_SHIFTBUFNIS3.B23;
    sbit  SHIFTBUFNIS24_FLEXIO0_SHIFTBUFNIS3_bit at FLEXIO0_SHIFTBUFNIS3.B24;
    sbit  SHIFTBUFNIS25_FLEXIO0_SHIFTBUFNIS3_bit at FLEXIO0_SHIFTBUFNIS3.B25;
    sbit  SHIFTBUFNIS26_FLEXIO0_SHIFTBUFNIS3_bit at FLEXIO0_SHIFTBUFNIS3.B26;
    sbit  SHIFTBUFNIS27_FLEXIO0_SHIFTBUFNIS3_bit at FLEXIO0_SHIFTBUFNIS3.B27;
    sbit  SHIFTBUFNIS28_FLEXIO0_SHIFTBUFNIS3_bit at FLEXIO0_SHIFTBUFNIS3.B28;
    sbit  SHIFTBUFNIS29_FLEXIO0_SHIFTBUFNIS3_bit at FLEXIO0_SHIFTBUFNIS3.B29;
    sbit  SHIFTBUFNIS30_FLEXIO0_SHIFTBUFNIS3_bit at FLEXIO0_SHIFTBUFNIS3.B30;
    sbit  SHIFTBUFNIS31_FLEXIO0_SHIFTBUFNIS3_bit at FLEXIO0_SHIFTBUFNIS3.B31;

sfr unsigned long   volatile FLEXIO0_SHIFTBUFNIS4 absolute 0x400DF790;
    sbit  SHIFTBUFNIS0_FLEXIO0_SHIFTBUFNIS4_bit at FLEXIO0_SHIFTBUFNIS4.B0;
    sbit  SHIFTBUFNIS1_FLEXIO0_SHIFTBUFNIS4_bit at FLEXIO0_SHIFTBUFNIS4.B1;
    sbit  SHIFTBUFNIS2_FLEXIO0_SHIFTBUFNIS4_bit at FLEXIO0_SHIFTBUFNIS4.B2;
    sbit  SHIFTBUFNIS3_FLEXIO0_SHIFTBUFNIS4_bit at FLEXIO0_SHIFTBUFNIS4.B3;
    sbit  SHIFTBUFNIS4_FLEXIO0_SHIFTBUFNIS4_bit at FLEXIO0_SHIFTBUFNIS4.B4;
    sbit  SHIFTBUFNIS5_FLEXIO0_SHIFTBUFNIS4_bit at FLEXIO0_SHIFTBUFNIS4.B5;
    sbit  SHIFTBUFNIS6_FLEXIO0_SHIFTBUFNIS4_bit at FLEXIO0_SHIFTBUFNIS4.B6;
    sbit  SHIFTBUFNIS7_FLEXIO0_SHIFTBUFNIS4_bit at FLEXIO0_SHIFTBUFNIS4.B7;
    sbit  SHIFTBUFNIS8_FLEXIO0_SHIFTBUFNIS4_bit at FLEXIO0_SHIFTBUFNIS4.B8;
    sbit  SHIFTBUFNIS9_FLEXIO0_SHIFTBUFNIS4_bit at FLEXIO0_SHIFTBUFNIS4.B9;
    sbit  SHIFTBUFNIS10_FLEXIO0_SHIFTBUFNIS4_bit at FLEXIO0_SHIFTBUFNIS4.B10;
    sbit  SHIFTBUFNIS11_FLEXIO0_SHIFTBUFNIS4_bit at FLEXIO0_SHIFTBUFNIS4.B11;
    sbit  SHIFTBUFNIS12_FLEXIO0_SHIFTBUFNIS4_bit at FLEXIO0_SHIFTBUFNIS4.B12;
    sbit  SHIFTBUFNIS13_FLEXIO0_SHIFTBUFNIS4_bit at FLEXIO0_SHIFTBUFNIS4.B13;
    sbit  SHIFTBUFNIS14_FLEXIO0_SHIFTBUFNIS4_bit at FLEXIO0_SHIFTBUFNIS4.B14;
    sbit  SHIFTBUFNIS15_FLEXIO0_SHIFTBUFNIS4_bit at FLEXIO0_SHIFTBUFNIS4.B15;
    sbit  SHIFTBUFNIS16_FLEXIO0_SHIFTBUFNIS4_bit at FLEXIO0_SHIFTBUFNIS4.B16;
    sbit  SHIFTBUFNIS17_FLEXIO0_SHIFTBUFNIS4_bit at FLEXIO0_SHIFTBUFNIS4.B17;
    sbit  SHIFTBUFNIS18_FLEXIO0_SHIFTBUFNIS4_bit at FLEXIO0_SHIFTBUFNIS4.B18;
    sbit  SHIFTBUFNIS19_FLEXIO0_SHIFTBUFNIS4_bit at FLEXIO0_SHIFTBUFNIS4.B19;
    sbit  SHIFTBUFNIS20_FLEXIO0_SHIFTBUFNIS4_bit at FLEXIO0_SHIFTBUFNIS4.B20;
    sbit  SHIFTBUFNIS21_FLEXIO0_SHIFTBUFNIS4_bit at FLEXIO0_SHIFTBUFNIS4.B21;
    sbit  SHIFTBUFNIS22_FLEXIO0_SHIFTBUFNIS4_bit at FLEXIO0_SHIFTBUFNIS4.B22;
    sbit  SHIFTBUFNIS23_FLEXIO0_SHIFTBUFNIS4_bit at FLEXIO0_SHIFTBUFNIS4.B23;
    sbit  SHIFTBUFNIS24_FLEXIO0_SHIFTBUFNIS4_bit at FLEXIO0_SHIFTBUFNIS4.B24;
    sbit  SHIFTBUFNIS25_FLEXIO0_SHIFTBUFNIS4_bit at FLEXIO0_SHIFTBUFNIS4.B25;
    sbit  SHIFTBUFNIS26_FLEXIO0_SHIFTBUFNIS4_bit at FLEXIO0_SHIFTBUFNIS4.B26;
    sbit  SHIFTBUFNIS27_FLEXIO0_SHIFTBUFNIS4_bit at FLEXIO0_SHIFTBUFNIS4.B27;
    sbit  SHIFTBUFNIS28_FLEXIO0_SHIFTBUFNIS4_bit at FLEXIO0_SHIFTBUFNIS4.B28;
    sbit  SHIFTBUFNIS29_FLEXIO0_SHIFTBUFNIS4_bit at FLEXIO0_SHIFTBUFNIS4.B29;
    sbit  SHIFTBUFNIS30_FLEXIO0_SHIFTBUFNIS4_bit at FLEXIO0_SHIFTBUFNIS4.B30;
    sbit  SHIFTBUFNIS31_FLEXIO0_SHIFTBUFNIS4_bit at FLEXIO0_SHIFTBUFNIS4.B31;

sfr unsigned long   volatile FLEXIO0_SHIFTBUFNIS5 absolute 0x400DF794;
    sbit  SHIFTBUFNIS0_FLEXIO0_SHIFTBUFNIS5_bit at FLEXIO0_SHIFTBUFNIS5.B0;
    sbit  SHIFTBUFNIS1_FLEXIO0_SHIFTBUFNIS5_bit at FLEXIO0_SHIFTBUFNIS5.B1;
    sbit  SHIFTBUFNIS2_FLEXIO0_SHIFTBUFNIS5_bit at FLEXIO0_SHIFTBUFNIS5.B2;
    sbit  SHIFTBUFNIS3_FLEXIO0_SHIFTBUFNIS5_bit at FLEXIO0_SHIFTBUFNIS5.B3;
    sbit  SHIFTBUFNIS4_FLEXIO0_SHIFTBUFNIS5_bit at FLEXIO0_SHIFTBUFNIS5.B4;
    sbit  SHIFTBUFNIS5_FLEXIO0_SHIFTBUFNIS5_bit at FLEXIO0_SHIFTBUFNIS5.B5;
    sbit  SHIFTBUFNIS6_FLEXIO0_SHIFTBUFNIS5_bit at FLEXIO0_SHIFTBUFNIS5.B6;
    sbit  SHIFTBUFNIS7_FLEXIO0_SHIFTBUFNIS5_bit at FLEXIO0_SHIFTBUFNIS5.B7;
    sbit  SHIFTBUFNIS8_FLEXIO0_SHIFTBUFNIS5_bit at FLEXIO0_SHIFTBUFNIS5.B8;
    sbit  SHIFTBUFNIS9_FLEXIO0_SHIFTBUFNIS5_bit at FLEXIO0_SHIFTBUFNIS5.B9;
    sbit  SHIFTBUFNIS10_FLEXIO0_SHIFTBUFNIS5_bit at FLEXIO0_SHIFTBUFNIS5.B10;
    sbit  SHIFTBUFNIS11_FLEXIO0_SHIFTBUFNIS5_bit at FLEXIO0_SHIFTBUFNIS5.B11;
    sbit  SHIFTBUFNIS12_FLEXIO0_SHIFTBUFNIS5_bit at FLEXIO0_SHIFTBUFNIS5.B12;
    sbit  SHIFTBUFNIS13_FLEXIO0_SHIFTBUFNIS5_bit at FLEXIO0_SHIFTBUFNIS5.B13;
    sbit  SHIFTBUFNIS14_FLEXIO0_SHIFTBUFNIS5_bit at FLEXIO0_SHIFTBUFNIS5.B14;
    sbit  SHIFTBUFNIS15_FLEXIO0_SHIFTBUFNIS5_bit at FLEXIO0_SHIFTBUFNIS5.B15;
    sbit  SHIFTBUFNIS16_FLEXIO0_SHIFTBUFNIS5_bit at FLEXIO0_SHIFTBUFNIS5.B16;
    sbit  SHIFTBUFNIS17_FLEXIO0_SHIFTBUFNIS5_bit at FLEXIO0_SHIFTBUFNIS5.B17;
    sbit  SHIFTBUFNIS18_FLEXIO0_SHIFTBUFNIS5_bit at FLEXIO0_SHIFTBUFNIS5.B18;
    sbit  SHIFTBUFNIS19_FLEXIO0_SHIFTBUFNIS5_bit at FLEXIO0_SHIFTBUFNIS5.B19;
    sbit  SHIFTBUFNIS20_FLEXIO0_SHIFTBUFNIS5_bit at FLEXIO0_SHIFTBUFNIS5.B20;
    sbit  SHIFTBUFNIS21_FLEXIO0_SHIFTBUFNIS5_bit at FLEXIO0_SHIFTBUFNIS5.B21;
    sbit  SHIFTBUFNIS22_FLEXIO0_SHIFTBUFNIS5_bit at FLEXIO0_SHIFTBUFNIS5.B22;
    sbit  SHIFTBUFNIS23_FLEXIO0_SHIFTBUFNIS5_bit at FLEXIO0_SHIFTBUFNIS5.B23;
    sbit  SHIFTBUFNIS24_FLEXIO0_SHIFTBUFNIS5_bit at FLEXIO0_SHIFTBUFNIS5.B24;
    sbit  SHIFTBUFNIS25_FLEXIO0_SHIFTBUFNIS5_bit at FLEXIO0_SHIFTBUFNIS5.B25;
    sbit  SHIFTBUFNIS26_FLEXIO0_SHIFTBUFNIS5_bit at FLEXIO0_SHIFTBUFNIS5.B26;
    sbit  SHIFTBUFNIS27_FLEXIO0_SHIFTBUFNIS5_bit at FLEXIO0_SHIFTBUFNIS5.B27;
    sbit  SHIFTBUFNIS28_FLEXIO0_SHIFTBUFNIS5_bit at FLEXIO0_SHIFTBUFNIS5.B28;
    sbit  SHIFTBUFNIS29_FLEXIO0_SHIFTBUFNIS5_bit at FLEXIO0_SHIFTBUFNIS5.B29;
    sbit  SHIFTBUFNIS30_FLEXIO0_SHIFTBUFNIS5_bit at FLEXIO0_SHIFTBUFNIS5.B30;
    sbit  SHIFTBUFNIS31_FLEXIO0_SHIFTBUFNIS5_bit at FLEXIO0_SHIFTBUFNIS5.B31;

sfr unsigned long   volatile FLEXIO0_SHIFTBUFNIS6 absolute 0x400DF798;
    sbit  SHIFTBUFNIS0_FLEXIO0_SHIFTBUFNIS6_bit at FLEXIO0_SHIFTBUFNIS6.B0;
    sbit  SHIFTBUFNIS1_FLEXIO0_SHIFTBUFNIS6_bit at FLEXIO0_SHIFTBUFNIS6.B1;
    sbit  SHIFTBUFNIS2_FLEXIO0_SHIFTBUFNIS6_bit at FLEXIO0_SHIFTBUFNIS6.B2;
    sbit  SHIFTBUFNIS3_FLEXIO0_SHIFTBUFNIS6_bit at FLEXIO0_SHIFTBUFNIS6.B3;
    sbit  SHIFTBUFNIS4_FLEXIO0_SHIFTBUFNIS6_bit at FLEXIO0_SHIFTBUFNIS6.B4;
    sbit  SHIFTBUFNIS5_FLEXIO0_SHIFTBUFNIS6_bit at FLEXIO0_SHIFTBUFNIS6.B5;
    sbit  SHIFTBUFNIS6_FLEXIO0_SHIFTBUFNIS6_bit at FLEXIO0_SHIFTBUFNIS6.B6;
    sbit  SHIFTBUFNIS7_FLEXIO0_SHIFTBUFNIS6_bit at FLEXIO0_SHIFTBUFNIS6.B7;
    sbit  SHIFTBUFNIS8_FLEXIO0_SHIFTBUFNIS6_bit at FLEXIO0_SHIFTBUFNIS6.B8;
    sbit  SHIFTBUFNIS9_FLEXIO0_SHIFTBUFNIS6_bit at FLEXIO0_SHIFTBUFNIS6.B9;
    sbit  SHIFTBUFNIS10_FLEXIO0_SHIFTBUFNIS6_bit at FLEXIO0_SHIFTBUFNIS6.B10;
    sbit  SHIFTBUFNIS11_FLEXIO0_SHIFTBUFNIS6_bit at FLEXIO0_SHIFTBUFNIS6.B11;
    sbit  SHIFTBUFNIS12_FLEXIO0_SHIFTBUFNIS6_bit at FLEXIO0_SHIFTBUFNIS6.B12;
    sbit  SHIFTBUFNIS13_FLEXIO0_SHIFTBUFNIS6_bit at FLEXIO0_SHIFTBUFNIS6.B13;
    sbit  SHIFTBUFNIS14_FLEXIO0_SHIFTBUFNIS6_bit at FLEXIO0_SHIFTBUFNIS6.B14;
    sbit  SHIFTBUFNIS15_FLEXIO0_SHIFTBUFNIS6_bit at FLEXIO0_SHIFTBUFNIS6.B15;
    sbit  SHIFTBUFNIS16_FLEXIO0_SHIFTBUFNIS6_bit at FLEXIO0_SHIFTBUFNIS6.B16;
    sbit  SHIFTBUFNIS17_FLEXIO0_SHIFTBUFNIS6_bit at FLEXIO0_SHIFTBUFNIS6.B17;
    sbit  SHIFTBUFNIS18_FLEXIO0_SHIFTBUFNIS6_bit at FLEXIO0_SHIFTBUFNIS6.B18;
    sbit  SHIFTBUFNIS19_FLEXIO0_SHIFTBUFNIS6_bit at FLEXIO0_SHIFTBUFNIS6.B19;
    sbit  SHIFTBUFNIS20_FLEXIO0_SHIFTBUFNIS6_bit at FLEXIO0_SHIFTBUFNIS6.B20;
    sbit  SHIFTBUFNIS21_FLEXIO0_SHIFTBUFNIS6_bit at FLEXIO0_SHIFTBUFNIS6.B21;
    sbit  SHIFTBUFNIS22_FLEXIO0_SHIFTBUFNIS6_bit at FLEXIO0_SHIFTBUFNIS6.B22;
    sbit  SHIFTBUFNIS23_FLEXIO0_SHIFTBUFNIS6_bit at FLEXIO0_SHIFTBUFNIS6.B23;
    sbit  SHIFTBUFNIS24_FLEXIO0_SHIFTBUFNIS6_bit at FLEXIO0_SHIFTBUFNIS6.B24;
    sbit  SHIFTBUFNIS25_FLEXIO0_SHIFTBUFNIS6_bit at FLEXIO0_SHIFTBUFNIS6.B25;
    sbit  SHIFTBUFNIS26_FLEXIO0_SHIFTBUFNIS6_bit at FLEXIO0_SHIFTBUFNIS6.B26;
    sbit  SHIFTBUFNIS27_FLEXIO0_SHIFTBUFNIS6_bit at FLEXIO0_SHIFTBUFNIS6.B27;
    sbit  SHIFTBUFNIS28_FLEXIO0_SHIFTBUFNIS6_bit at FLEXIO0_SHIFTBUFNIS6.B28;
    sbit  SHIFTBUFNIS29_FLEXIO0_SHIFTBUFNIS6_bit at FLEXIO0_SHIFTBUFNIS6.B29;
    sbit  SHIFTBUFNIS30_FLEXIO0_SHIFTBUFNIS6_bit at FLEXIO0_SHIFTBUFNIS6.B30;
    sbit  SHIFTBUFNIS31_FLEXIO0_SHIFTBUFNIS6_bit at FLEXIO0_SHIFTBUFNIS6.B31;

sfr unsigned long   volatile FLEXIO0_SHIFTBUFNIS7 absolute 0x400DF79C;
    sbit  SHIFTBUFNIS0_FLEXIO0_SHIFTBUFNIS7_bit at FLEXIO0_SHIFTBUFNIS7.B0;
    sbit  SHIFTBUFNIS1_FLEXIO0_SHIFTBUFNIS7_bit at FLEXIO0_SHIFTBUFNIS7.B1;
    sbit  SHIFTBUFNIS2_FLEXIO0_SHIFTBUFNIS7_bit at FLEXIO0_SHIFTBUFNIS7.B2;
    sbit  SHIFTBUFNIS3_FLEXIO0_SHIFTBUFNIS7_bit at FLEXIO0_SHIFTBUFNIS7.B3;
    sbit  SHIFTBUFNIS4_FLEXIO0_SHIFTBUFNIS7_bit at FLEXIO0_SHIFTBUFNIS7.B4;
    sbit  SHIFTBUFNIS5_FLEXIO0_SHIFTBUFNIS7_bit at FLEXIO0_SHIFTBUFNIS7.B5;
    sbit  SHIFTBUFNIS6_FLEXIO0_SHIFTBUFNIS7_bit at FLEXIO0_SHIFTBUFNIS7.B6;
    sbit  SHIFTBUFNIS7_FLEXIO0_SHIFTBUFNIS7_bit at FLEXIO0_SHIFTBUFNIS7.B7;
    sbit  SHIFTBUFNIS8_FLEXIO0_SHIFTBUFNIS7_bit at FLEXIO0_SHIFTBUFNIS7.B8;
    sbit  SHIFTBUFNIS9_FLEXIO0_SHIFTBUFNIS7_bit at FLEXIO0_SHIFTBUFNIS7.B9;
    sbit  SHIFTBUFNIS10_FLEXIO0_SHIFTBUFNIS7_bit at FLEXIO0_SHIFTBUFNIS7.B10;
    sbit  SHIFTBUFNIS11_FLEXIO0_SHIFTBUFNIS7_bit at FLEXIO0_SHIFTBUFNIS7.B11;
    sbit  SHIFTBUFNIS12_FLEXIO0_SHIFTBUFNIS7_bit at FLEXIO0_SHIFTBUFNIS7.B12;
    sbit  SHIFTBUFNIS13_FLEXIO0_SHIFTBUFNIS7_bit at FLEXIO0_SHIFTBUFNIS7.B13;
    sbit  SHIFTBUFNIS14_FLEXIO0_SHIFTBUFNIS7_bit at FLEXIO0_SHIFTBUFNIS7.B14;
    sbit  SHIFTBUFNIS15_FLEXIO0_SHIFTBUFNIS7_bit at FLEXIO0_SHIFTBUFNIS7.B15;
    sbit  SHIFTBUFNIS16_FLEXIO0_SHIFTBUFNIS7_bit at FLEXIO0_SHIFTBUFNIS7.B16;
    sbit  SHIFTBUFNIS17_FLEXIO0_SHIFTBUFNIS7_bit at FLEXIO0_SHIFTBUFNIS7.B17;
    sbit  SHIFTBUFNIS18_FLEXIO0_SHIFTBUFNIS7_bit at FLEXIO0_SHIFTBUFNIS7.B18;
    sbit  SHIFTBUFNIS19_FLEXIO0_SHIFTBUFNIS7_bit at FLEXIO0_SHIFTBUFNIS7.B19;
    sbit  SHIFTBUFNIS20_FLEXIO0_SHIFTBUFNIS7_bit at FLEXIO0_SHIFTBUFNIS7.B20;
    sbit  SHIFTBUFNIS21_FLEXIO0_SHIFTBUFNIS7_bit at FLEXIO0_SHIFTBUFNIS7.B21;
    sbit  SHIFTBUFNIS22_FLEXIO0_SHIFTBUFNIS7_bit at FLEXIO0_SHIFTBUFNIS7.B22;
    sbit  SHIFTBUFNIS23_FLEXIO0_SHIFTBUFNIS7_bit at FLEXIO0_SHIFTBUFNIS7.B23;
    sbit  SHIFTBUFNIS24_FLEXIO0_SHIFTBUFNIS7_bit at FLEXIO0_SHIFTBUFNIS7.B24;
    sbit  SHIFTBUFNIS25_FLEXIO0_SHIFTBUFNIS7_bit at FLEXIO0_SHIFTBUFNIS7.B25;
    sbit  SHIFTBUFNIS26_FLEXIO0_SHIFTBUFNIS7_bit at FLEXIO0_SHIFTBUFNIS7.B26;
    sbit  SHIFTBUFNIS27_FLEXIO0_SHIFTBUFNIS7_bit at FLEXIO0_SHIFTBUFNIS7.B27;
    sbit  SHIFTBUFNIS28_FLEXIO0_SHIFTBUFNIS7_bit at FLEXIO0_SHIFTBUFNIS7.B28;
    sbit  SHIFTBUFNIS29_FLEXIO0_SHIFTBUFNIS7_bit at FLEXIO0_SHIFTBUFNIS7.B29;
    sbit  SHIFTBUFNIS30_FLEXIO0_SHIFTBUFNIS7_bit at FLEXIO0_SHIFTBUFNIS7.B30;
    sbit  SHIFTBUFNIS31_FLEXIO0_SHIFTBUFNIS7_bit at FLEXIO0_SHIFTBUFNIS7.B31;

sfr unsigned long   volatile GPIOA_PDOR           absolute 0x400FF000;
    const register unsigned short int PDO0 = 0;
    sbit  PDO0_bit at GPIOA_PDOR.B0;
    const register unsigned short int PDO1 = 1;
    sbit  PDO1_bit at GPIOA_PDOR.B1;
    const register unsigned short int PDO2 = 2;
    sbit  PDO2_bit at GPIOA_PDOR.B2;
    const register unsigned short int PDO3 = 3;
    sbit  PDO3_bit at GPIOA_PDOR.B3;
    const register unsigned short int PDO4 = 4;
    sbit  PDO4_bit at GPIOA_PDOR.B4;
    const register unsigned short int PDO5 = 5;
    sbit  PDO5_bit at GPIOA_PDOR.B5;
    const register unsigned short int PDO6 = 6;
    sbit  PDO6_bit at GPIOA_PDOR.B6;
    const register unsigned short int PDO7 = 7;
    sbit  PDO7_bit at GPIOA_PDOR.B7;
    const register unsigned short int PDO8 = 8;
    sbit  PDO8_bit at GPIOA_PDOR.B8;
    const register unsigned short int PDO9 = 9;
    sbit  PDO9_bit at GPIOA_PDOR.B9;
    const register unsigned short int PDO10 = 10;
    sbit  PDO10_bit at GPIOA_PDOR.B10;
    const register unsigned short int PDO11 = 11;
    sbit  PDO11_bit at GPIOA_PDOR.B11;
    const register unsigned short int PDO12 = 12;
    sbit  PDO12_bit at GPIOA_PDOR.B12;
    const register unsigned short int PDO13 = 13;
    sbit  PDO13_bit at GPIOA_PDOR.B13;
    const register unsigned short int PDO14 = 14;
    sbit  PDO14_bit at GPIOA_PDOR.B14;
    const register unsigned short int PDO15 = 15;
    sbit  PDO15_bit at GPIOA_PDOR.B15;
    const register unsigned short int PDO16 = 16;
    sbit  PDO16_bit at GPIOA_PDOR.B16;
    const register unsigned short int PDO17 = 17;
    sbit  PDO17_bit at GPIOA_PDOR.B17;
    const register unsigned short int PDO18 = 18;
    sbit  PDO18_bit at GPIOA_PDOR.B18;
    const register unsigned short int PDO19 = 19;
    sbit  PDO19_bit at GPIOA_PDOR.B19;
    const register unsigned short int PDO20 = 20;
    sbit  PDO20_bit at GPIOA_PDOR.B20;
    const register unsigned short int PDO21 = 21;
    sbit  PDO21_bit at GPIOA_PDOR.B21;
    const register unsigned short int PDO22 = 22;
    sbit  PDO22_bit at GPIOA_PDOR.B22;
    const register unsigned short int PDO23 = 23;
    sbit  PDO23_bit at GPIOA_PDOR.B23;
    const register unsigned short int PDO24 = 24;
    sbit  PDO24_bit at GPIOA_PDOR.B24;
    const register unsigned short int PDO25 = 25;
    sbit  PDO25_bit at GPIOA_PDOR.B25;
    const register unsigned short int PDO26 = 26;
    sbit  PDO26_bit at GPIOA_PDOR.B26;
    const register unsigned short int PDO27 = 27;
    sbit  PDO27_bit at GPIOA_PDOR.B27;
    const register unsigned short int PDO28 = 28;
    sbit  PDO28_bit at GPIOA_PDOR.B28;
    const register unsigned short int PDO29 = 29;
    sbit  PDO29_bit at GPIOA_PDOR.B29;
    const register unsigned short int PDO30 = 30;
    sbit  PDO30_bit at GPIOA_PDOR.B30;
    const register unsigned short int PDO31 = 31;
    sbit  PDO31_bit at GPIOA_PDOR.B31;

sfr unsigned long   volatile GPIOA_PSOR           absolute 0x400FF004;
    const register unsigned short int PTSO0 = 0;
    sbit  PTSO0_bit at GPIOA_PSOR.B0;
    const register unsigned short int PTSO1 = 1;
    sbit  PTSO1_bit at GPIOA_PSOR.B1;
    const register unsigned short int PTSO2 = 2;
    sbit  PTSO2_bit at GPIOA_PSOR.B2;
    const register unsigned short int PTSO3 = 3;
    sbit  PTSO3_bit at GPIOA_PSOR.B3;
    const register unsigned short int PTSO4 = 4;
    sbit  PTSO4_bit at GPIOA_PSOR.B4;
    const register unsigned short int PTSO5 = 5;
    sbit  PTSO5_bit at GPIOA_PSOR.B5;
    const register unsigned short int PTSO6 = 6;
    sbit  PTSO6_bit at GPIOA_PSOR.B6;
    const register unsigned short int PTSO7 = 7;
    sbit  PTSO7_bit at GPIOA_PSOR.B7;
    const register unsigned short int PTSO8 = 8;
    sbit  PTSO8_bit at GPIOA_PSOR.B8;
    const register unsigned short int PTSO9 = 9;
    sbit  PTSO9_bit at GPIOA_PSOR.B9;
    const register unsigned short int PTSO10 = 10;
    sbit  PTSO10_bit at GPIOA_PSOR.B10;
    const register unsigned short int PTSO11 = 11;
    sbit  PTSO11_bit at GPIOA_PSOR.B11;
    const register unsigned short int PTSO12 = 12;
    sbit  PTSO12_bit at GPIOA_PSOR.B12;
    const register unsigned short int PTSO13 = 13;
    sbit  PTSO13_bit at GPIOA_PSOR.B13;
    const register unsigned short int PTSO14 = 14;
    sbit  PTSO14_bit at GPIOA_PSOR.B14;
    const register unsigned short int PTSO15 = 15;
    sbit  PTSO15_bit at GPIOA_PSOR.B15;
    const register unsigned short int PTSO16 = 16;
    sbit  PTSO16_bit at GPIOA_PSOR.B16;
    const register unsigned short int PTSO17 = 17;
    sbit  PTSO17_bit at GPIOA_PSOR.B17;
    const register unsigned short int PTSO18 = 18;
    sbit  PTSO18_bit at GPIOA_PSOR.B18;
    const register unsigned short int PTSO19 = 19;
    sbit  PTSO19_bit at GPIOA_PSOR.B19;
    const register unsigned short int PTSO20 = 20;
    sbit  PTSO20_bit at GPIOA_PSOR.B20;
    const register unsigned short int PTSO21 = 21;
    sbit  PTSO21_bit at GPIOA_PSOR.B21;
    const register unsigned short int PTSO22 = 22;
    sbit  PTSO22_bit at GPIOA_PSOR.B22;
    const register unsigned short int PTSO23 = 23;
    sbit  PTSO23_bit at GPIOA_PSOR.B23;
    const register unsigned short int PTSO24 = 24;
    sbit  PTSO24_bit at GPIOA_PSOR.B24;
    const register unsigned short int PTSO25 = 25;
    sbit  PTSO25_bit at GPIOA_PSOR.B25;
    const register unsigned short int PTSO26 = 26;
    sbit  PTSO26_bit at GPIOA_PSOR.B26;
    const register unsigned short int PTSO27 = 27;
    sbit  PTSO27_bit at GPIOA_PSOR.B27;
    const register unsigned short int PTSO28 = 28;
    sbit  PTSO28_bit at GPIOA_PSOR.B28;
    const register unsigned short int PTSO29 = 29;
    sbit  PTSO29_bit at GPIOA_PSOR.B29;
    const register unsigned short int PTSO30 = 30;
    sbit  PTSO30_bit at GPIOA_PSOR.B30;
    const register unsigned short int PTSO31 = 31;
    sbit  PTSO31_bit at GPIOA_PSOR.B31;

sfr unsigned long   volatile GPIOA_PCOR           absolute 0x400FF008;
    const register unsigned short int PTCO0 = 0;
    sbit  PTCO0_bit at GPIOA_PCOR.B0;
    const register unsigned short int PTCO1 = 1;
    sbit  PTCO1_bit at GPIOA_PCOR.B1;
    const register unsigned short int PTCO2 = 2;
    sbit  PTCO2_bit at GPIOA_PCOR.B2;
    const register unsigned short int PTCO3 = 3;
    sbit  PTCO3_bit at GPIOA_PCOR.B3;
    const register unsigned short int PTCO4 = 4;
    sbit  PTCO4_bit at GPIOA_PCOR.B4;
    const register unsigned short int PTCO5 = 5;
    sbit  PTCO5_bit at GPIOA_PCOR.B5;
    const register unsigned short int PTCO6 = 6;
    sbit  PTCO6_bit at GPIOA_PCOR.B6;
    const register unsigned short int PTCO7 = 7;
    sbit  PTCO7_bit at GPIOA_PCOR.B7;
    const register unsigned short int PTCO8 = 8;
    sbit  PTCO8_bit at GPIOA_PCOR.B8;
    const register unsigned short int PTCO9 = 9;
    sbit  PTCO9_bit at GPIOA_PCOR.B9;
    const register unsigned short int PTCO10 = 10;
    sbit  PTCO10_bit at GPIOA_PCOR.B10;
    const register unsigned short int PTCO11 = 11;
    sbit  PTCO11_bit at GPIOA_PCOR.B11;
    const register unsigned short int PTCO12 = 12;
    sbit  PTCO12_bit at GPIOA_PCOR.B12;
    const register unsigned short int PTCO13 = 13;
    sbit  PTCO13_bit at GPIOA_PCOR.B13;
    const register unsigned short int PTCO14 = 14;
    sbit  PTCO14_bit at GPIOA_PCOR.B14;
    const register unsigned short int PTCO15 = 15;
    sbit  PTCO15_bit at GPIOA_PCOR.B15;
    const register unsigned short int PTCO16 = 16;
    sbit  PTCO16_bit at GPIOA_PCOR.B16;
    const register unsigned short int PTCO17 = 17;
    sbit  PTCO17_bit at GPIOA_PCOR.B17;
    const register unsigned short int PTCO18 = 18;
    sbit  PTCO18_bit at GPIOA_PCOR.B18;
    const register unsigned short int PTCO19 = 19;
    sbit  PTCO19_bit at GPIOA_PCOR.B19;
    const register unsigned short int PTCO20 = 20;
    sbit  PTCO20_bit at GPIOA_PCOR.B20;
    const register unsigned short int PTCO21 = 21;
    sbit  PTCO21_bit at GPIOA_PCOR.B21;
    const register unsigned short int PTCO22 = 22;
    sbit  PTCO22_bit at GPIOA_PCOR.B22;
    const register unsigned short int PTCO23 = 23;
    sbit  PTCO23_bit at GPIOA_PCOR.B23;
    const register unsigned short int PTCO24 = 24;
    sbit  PTCO24_bit at GPIOA_PCOR.B24;
    const register unsigned short int PTCO25 = 25;
    sbit  PTCO25_bit at GPIOA_PCOR.B25;
    const register unsigned short int PTCO26 = 26;
    sbit  PTCO26_bit at GPIOA_PCOR.B26;
    const register unsigned short int PTCO27 = 27;
    sbit  PTCO27_bit at GPIOA_PCOR.B27;
    const register unsigned short int PTCO28 = 28;
    sbit  PTCO28_bit at GPIOA_PCOR.B28;
    const register unsigned short int PTCO29 = 29;
    sbit  PTCO29_bit at GPIOA_PCOR.B29;
    const register unsigned short int PTCO30 = 30;
    sbit  PTCO30_bit at GPIOA_PCOR.B30;
    const register unsigned short int PTCO31 = 31;
    sbit  PTCO31_bit at GPIOA_PCOR.B31;

sfr unsigned long   volatile GPIOA_PTOR           absolute 0x400FF00C;
    const register unsigned short int PTTO0 = 0;
    sbit  PTTO0_bit at GPIOA_PTOR.B0;
    const register unsigned short int PTTO1 = 1;
    sbit  PTTO1_bit at GPIOA_PTOR.B1;
    const register unsigned short int PTTO2 = 2;
    sbit  PTTO2_bit at GPIOA_PTOR.B2;
    const register unsigned short int PTTO3 = 3;
    sbit  PTTO3_bit at GPIOA_PTOR.B3;
    const register unsigned short int PTTO4 = 4;
    sbit  PTTO4_bit at GPIOA_PTOR.B4;
    const register unsigned short int PTTO5 = 5;
    sbit  PTTO5_bit at GPIOA_PTOR.B5;
    const register unsigned short int PTTO6 = 6;
    sbit  PTTO6_bit at GPIOA_PTOR.B6;
    const register unsigned short int PTTO7 = 7;
    sbit  PTTO7_bit at GPIOA_PTOR.B7;
    const register unsigned short int PTTO8 = 8;
    sbit  PTTO8_bit at GPIOA_PTOR.B8;
    const register unsigned short int PTTO9 = 9;
    sbit  PTTO9_bit at GPIOA_PTOR.B9;
    const register unsigned short int PTTO10 = 10;
    sbit  PTTO10_bit at GPIOA_PTOR.B10;
    const register unsigned short int PTTO11 = 11;
    sbit  PTTO11_bit at GPIOA_PTOR.B11;
    const register unsigned short int PTTO12 = 12;
    sbit  PTTO12_bit at GPIOA_PTOR.B12;
    const register unsigned short int PTTO13 = 13;
    sbit  PTTO13_bit at GPIOA_PTOR.B13;
    const register unsigned short int PTTO14 = 14;
    sbit  PTTO14_bit at GPIOA_PTOR.B14;
    const register unsigned short int PTTO15 = 15;
    sbit  PTTO15_bit at GPIOA_PTOR.B15;
    const register unsigned short int PTTO16 = 16;
    sbit  PTTO16_bit at GPIOA_PTOR.B16;
    const register unsigned short int PTTO17 = 17;
    sbit  PTTO17_bit at GPIOA_PTOR.B17;
    const register unsigned short int PTTO18 = 18;
    sbit  PTTO18_bit at GPIOA_PTOR.B18;
    const register unsigned short int PTTO19 = 19;
    sbit  PTTO19_bit at GPIOA_PTOR.B19;
    const register unsigned short int PTTO20 = 20;
    sbit  PTTO20_bit at GPIOA_PTOR.B20;
    const register unsigned short int PTTO21 = 21;
    sbit  PTTO21_bit at GPIOA_PTOR.B21;
    const register unsigned short int PTTO22 = 22;
    sbit  PTTO22_bit at GPIOA_PTOR.B22;
    const register unsigned short int PTTO23 = 23;
    sbit  PTTO23_bit at GPIOA_PTOR.B23;
    const register unsigned short int PTTO24 = 24;
    sbit  PTTO24_bit at GPIOA_PTOR.B24;
    const register unsigned short int PTTO25 = 25;
    sbit  PTTO25_bit at GPIOA_PTOR.B25;
    const register unsigned short int PTTO26 = 26;
    sbit  PTTO26_bit at GPIOA_PTOR.B26;
    const register unsigned short int PTTO27 = 27;
    sbit  PTTO27_bit at GPIOA_PTOR.B27;
    const register unsigned short int PTTO28 = 28;
    sbit  PTTO28_bit at GPIOA_PTOR.B28;
    const register unsigned short int PTTO29 = 29;
    sbit  PTTO29_bit at GPIOA_PTOR.B29;
    const register unsigned short int PTTO30 = 30;
    sbit  PTTO30_bit at GPIOA_PTOR.B30;
    const register unsigned short int PTTO31 = 31;
    sbit  PTTO31_bit at GPIOA_PTOR.B31;

sfr unsigned long   volatile GPIOA_PDIR           absolute 0x400FF010;
    sbit  PDI0_GPIOA_PDIR_bit at GPIOA_PDIR.B0;
    sbit  PDI1_GPIOA_PDIR_bit at GPIOA_PDIR.B1;
    sbit  PDI2_GPIOA_PDIR_bit at GPIOA_PDIR.B2;
    sbit  PDI3_GPIOA_PDIR_bit at GPIOA_PDIR.B3;
    sbit  PDI4_GPIOA_PDIR_bit at GPIOA_PDIR.B4;
    sbit  PDI5_GPIOA_PDIR_bit at GPIOA_PDIR.B5;
    sbit  PDI6_GPIOA_PDIR_bit at GPIOA_PDIR.B6;
    sbit  PDI7_GPIOA_PDIR_bit at GPIOA_PDIR.B7;
    sbit  PDI8_GPIOA_PDIR_bit at GPIOA_PDIR.B8;
    sbit  PDI9_GPIOA_PDIR_bit at GPIOA_PDIR.B9;
    sbit  PDI10_GPIOA_PDIR_bit at GPIOA_PDIR.B10;
    sbit  PDI11_GPIOA_PDIR_bit at GPIOA_PDIR.B11;
    sbit  PDI12_GPIOA_PDIR_bit at GPIOA_PDIR.B12;
    sbit  PDI13_GPIOA_PDIR_bit at GPIOA_PDIR.B13;
    sbit  PDI14_GPIOA_PDIR_bit at GPIOA_PDIR.B14;
    sbit  PDI15_GPIOA_PDIR_bit at GPIOA_PDIR.B15;
    sbit  PDI16_GPIOA_PDIR_bit at GPIOA_PDIR.B16;
    sbit  PDI17_GPIOA_PDIR_bit at GPIOA_PDIR.B17;
    sbit  PDI18_GPIOA_PDIR_bit at GPIOA_PDIR.B18;
    sbit  PDI19_GPIOA_PDIR_bit at GPIOA_PDIR.B19;
    sbit  PDI20_GPIOA_PDIR_bit at GPIOA_PDIR.B20;
    sbit  PDI21_GPIOA_PDIR_bit at GPIOA_PDIR.B21;
    sbit  PDI22_GPIOA_PDIR_bit at GPIOA_PDIR.B22;
    sbit  PDI23_GPIOA_PDIR_bit at GPIOA_PDIR.B23;
    sbit  PDI24_GPIOA_PDIR_bit at GPIOA_PDIR.B24;
    sbit  PDI25_GPIOA_PDIR_bit at GPIOA_PDIR.B25;
    sbit  PDI26_GPIOA_PDIR_bit at GPIOA_PDIR.B26;
    sbit  PDI27_GPIOA_PDIR_bit at GPIOA_PDIR.B27;
    sbit  PDI28_GPIOA_PDIR_bit at GPIOA_PDIR.B28;
    sbit  PDI29_GPIOA_PDIR_bit at GPIOA_PDIR.B29;
    sbit  PDI30_GPIOA_PDIR_bit at GPIOA_PDIR.B30;
    sbit  PDI31_GPIOA_PDIR_bit at GPIOA_PDIR.B31;

sfr unsigned long   volatile GPIOA_PDDR           absolute 0x400FF014;
    const register unsigned short int PDD0 = 0;
    sbit  PDD0_bit at GPIOA_PDDR.B0;
    const register unsigned short int PDD1 = 1;
    sbit  PDD1_bit at GPIOA_PDDR.B1;
    const register unsigned short int PDD2 = 2;
    sbit  PDD2_bit at GPIOA_PDDR.B2;
    const register unsigned short int PDD3 = 3;
    sbit  PDD3_bit at GPIOA_PDDR.B3;
    const register unsigned short int PDD4 = 4;
    sbit  PDD4_bit at GPIOA_PDDR.B4;
    const register unsigned short int PDD5 = 5;
    sbit  PDD5_bit at GPIOA_PDDR.B5;
    const register unsigned short int PDD6 = 6;
    sbit  PDD6_bit at GPIOA_PDDR.B6;
    const register unsigned short int PDD7 = 7;
    sbit  PDD7_bit at GPIOA_PDDR.B7;
    const register unsigned short int PDD8 = 8;
    sbit  PDD8_bit at GPIOA_PDDR.B8;
    const register unsigned short int PDD9 = 9;
    sbit  PDD9_bit at GPIOA_PDDR.B9;
    const register unsigned short int PDD10 = 10;
    sbit  PDD10_bit at GPIOA_PDDR.B10;
    const register unsigned short int PDD11 = 11;
    sbit  PDD11_bit at GPIOA_PDDR.B11;
    const register unsigned short int PDD12 = 12;
    sbit  PDD12_bit at GPIOA_PDDR.B12;
    const register unsigned short int PDD13 = 13;
    sbit  PDD13_bit at GPIOA_PDDR.B13;
    const register unsigned short int PDD14 = 14;
    sbit  PDD14_bit at GPIOA_PDDR.B14;
    const register unsigned short int PDD15 = 15;
    sbit  PDD15_bit at GPIOA_PDDR.B15;
    const register unsigned short int PDD16 = 16;
    sbit  PDD16_bit at GPIOA_PDDR.B16;
    const register unsigned short int PDD17 = 17;
    sbit  PDD17_bit at GPIOA_PDDR.B17;
    const register unsigned short int PDD18 = 18;
    sbit  PDD18_bit at GPIOA_PDDR.B18;
    const register unsigned short int PDD19 = 19;
    sbit  PDD19_bit at GPIOA_PDDR.B19;
    const register unsigned short int PDD20 = 20;
    sbit  PDD20_bit at GPIOA_PDDR.B20;
    const register unsigned short int PDD21 = 21;
    sbit  PDD21_bit at GPIOA_PDDR.B21;
    const register unsigned short int PDD22 = 22;
    sbit  PDD22_bit at GPIOA_PDDR.B22;
    const register unsigned short int PDD23 = 23;
    sbit  PDD23_bit at GPIOA_PDDR.B23;
    const register unsigned short int PDD24 = 24;
    sbit  PDD24_bit at GPIOA_PDDR.B24;
    const register unsigned short int PDD25 = 25;
    sbit  PDD25_bit at GPIOA_PDDR.B25;
    const register unsigned short int PDD26 = 26;
    sbit  PDD26_bit at GPIOA_PDDR.B26;
    const register unsigned short int PDD27 = 27;
    sbit  PDD27_bit at GPIOA_PDDR.B27;
    const register unsigned short int PDD28 = 28;
    sbit  PDD28_bit at GPIOA_PDDR.B28;
    const register unsigned short int PDD29 = 29;
    sbit  PDD29_bit at GPIOA_PDDR.B29;
    const register unsigned short int PDD30 = 30;
    sbit  PDD30_bit at GPIOA_PDDR.B30;
    const register unsigned short int PDD31 = 31;
    sbit  PDD31_bit at GPIOA_PDDR.B31;

sfr unsigned long   volatile GPIOB_PDOR           absolute 0x400FF040;
    sbit  PDO0_GPIOB_PDOR_bit at GPIOB_PDOR.B0;
    sbit  PDO1_GPIOB_PDOR_bit at GPIOB_PDOR.B1;
    sbit  PDO2_GPIOB_PDOR_bit at GPIOB_PDOR.B2;
    sbit  PDO3_GPIOB_PDOR_bit at GPIOB_PDOR.B3;
    sbit  PDO4_GPIOB_PDOR_bit at GPIOB_PDOR.B4;
    sbit  PDO5_GPIOB_PDOR_bit at GPIOB_PDOR.B5;
    sbit  PDO6_GPIOB_PDOR_bit at GPIOB_PDOR.B6;
    sbit  PDO7_GPIOB_PDOR_bit at GPIOB_PDOR.B7;
    sbit  PDO8_GPIOB_PDOR_bit at GPIOB_PDOR.B8;
    sbit  PDO9_GPIOB_PDOR_bit at GPIOB_PDOR.B9;
    sbit  PDO10_GPIOB_PDOR_bit at GPIOB_PDOR.B10;
    sbit  PDO11_GPIOB_PDOR_bit at GPIOB_PDOR.B11;
    sbit  PDO12_GPIOB_PDOR_bit at GPIOB_PDOR.B12;
    sbit  PDO13_GPIOB_PDOR_bit at GPIOB_PDOR.B13;
    sbit  PDO14_GPIOB_PDOR_bit at GPIOB_PDOR.B14;
    sbit  PDO15_GPIOB_PDOR_bit at GPIOB_PDOR.B15;
    sbit  PDO16_GPIOB_PDOR_bit at GPIOB_PDOR.B16;
    sbit  PDO17_GPIOB_PDOR_bit at GPIOB_PDOR.B17;
    sbit  PDO18_GPIOB_PDOR_bit at GPIOB_PDOR.B18;
    sbit  PDO19_GPIOB_PDOR_bit at GPIOB_PDOR.B19;
    sbit  PDO20_GPIOB_PDOR_bit at GPIOB_PDOR.B20;
    sbit  PDO21_GPIOB_PDOR_bit at GPIOB_PDOR.B21;
    sbit  PDO22_GPIOB_PDOR_bit at GPIOB_PDOR.B22;
    sbit  PDO23_GPIOB_PDOR_bit at GPIOB_PDOR.B23;
    sbit  PDO24_GPIOB_PDOR_bit at GPIOB_PDOR.B24;
    sbit  PDO25_GPIOB_PDOR_bit at GPIOB_PDOR.B25;
    sbit  PDO26_GPIOB_PDOR_bit at GPIOB_PDOR.B26;
    sbit  PDO27_GPIOB_PDOR_bit at GPIOB_PDOR.B27;
    sbit  PDO28_GPIOB_PDOR_bit at GPIOB_PDOR.B28;
    sbit  PDO29_GPIOB_PDOR_bit at GPIOB_PDOR.B29;
    sbit  PDO30_GPIOB_PDOR_bit at GPIOB_PDOR.B30;
    sbit  PDO31_GPIOB_PDOR_bit at GPIOB_PDOR.B31;

sfr unsigned long   volatile GPIOB_PSOR           absolute 0x400FF044;
    sbit  PTSO0_GPIOB_PSOR_bit at GPIOB_PSOR.B0;
    sbit  PTSO1_GPIOB_PSOR_bit at GPIOB_PSOR.B1;
    sbit  PTSO2_GPIOB_PSOR_bit at GPIOB_PSOR.B2;
    sbit  PTSO3_GPIOB_PSOR_bit at GPIOB_PSOR.B3;
    sbit  PTSO4_GPIOB_PSOR_bit at GPIOB_PSOR.B4;
    sbit  PTSO5_GPIOB_PSOR_bit at GPIOB_PSOR.B5;
    sbit  PTSO6_GPIOB_PSOR_bit at GPIOB_PSOR.B6;
    sbit  PTSO7_GPIOB_PSOR_bit at GPIOB_PSOR.B7;
    sbit  PTSO8_GPIOB_PSOR_bit at GPIOB_PSOR.B8;
    sbit  PTSO9_GPIOB_PSOR_bit at GPIOB_PSOR.B9;
    sbit  PTSO10_GPIOB_PSOR_bit at GPIOB_PSOR.B10;
    sbit  PTSO11_GPIOB_PSOR_bit at GPIOB_PSOR.B11;
    sbit  PTSO12_GPIOB_PSOR_bit at GPIOB_PSOR.B12;
    sbit  PTSO13_GPIOB_PSOR_bit at GPIOB_PSOR.B13;
    sbit  PTSO14_GPIOB_PSOR_bit at GPIOB_PSOR.B14;
    sbit  PTSO15_GPIOB_PSOR_bit at GPIOB_PSOR.B15;
    sbit  PTSO16_GPIOB_PSOR_bit at GPIOB_PSOR.B16;
    sbit  PTSO17_GPIOB_PSOR_bit at GPIOB_PSOR.B17;
    sbit  PTSO18_GPIOB_PSOR_bit at GPIOB_PSOR.B18;
    sbit  PTSO19_GPIOB_PSOR_bit at GPIOB_PSOR.B19;
    sbit  PTSO20_GPIOB_PSOR_bit at GPIOB_PSOR.B20;
    sbit  PTSO21_GPIOB_PSOR_bit at GPIOB_PSOR.B21;
    sbit  PTSO22_GPIOB_PSOR_bit at GPIOB_PSOR.B22;
    sbit  PTSO23_GPIOB_PSOR_bit at GPIOB_PSOR.B23;
    sbit  PTSO24_GPIOB_PSOR_bit at GPIOB_PSOR.B24;
    sbit  PTSO25_GPIOB_PSOR_bit at GPIOB_PSOR.B25;
    sbit  PTSO26_GPIOB_PSOR_bit at GPIOB_PSOR.B26;
    sbit  PTSO27_GPIOB_PSOR_bit at GPIOB_PSOR.B27;
    sbit  PTSO28_GPIOB_PSOR_bit at GPIOB_PSOR.B28;
    sbit  PTSO29_GPIOB_PSOR_bit at GPIOB_PSOR.B29;
    sbit  PTSO30_GPIOB_PSOR_bit at GPIOB_PSOR.B30;
    sbit  PTSO31_GPIOB_PSOR_bit at GPIOB_PSOR.B31;

sfr unsigned long   volatile GPIOB_PCOR           absolute 0x400FF048;
    sbit  PTCO0_GPIOB_PCOR_bit at GPIOB_PCOR.B0;
    sbit  PTCO1_GPIOB_PCOR_bit at GPIOB_PCOR.B1;
    sbit  PTCO2_GPIOB_PCOR_bit at GPIOB_PCOR.B2;
    sbit  PTCO3_GPIOB_PCOR_bit at GPIOB_PCOR.B3;
    sbit  PTCO4_GPIOB_PCOR_bit at GPIOB_PCOR.B4;
    sbit  PTCO5_GPIOB_PCOR_bit at GPIOB_PCOR.B5;
    sbit  PTCO6_GPIOB_PCOR_bit at GPIOB_PCOR.B6;
    sbit  PTCO7_GPIOB_PCOR_bit at GPIOB_PCOR.B7;
    sbit  PTCO8_GPIOB_PCOR_bit at GPIOB_PCOR.B8;
    sbit  PTCO9_GPIOB_PCOR_bit at GPIOB_PCOR.B9;
    sbit  PTCO10_GPIOB_PCOR_bit at GPIOB_PCOR.B10;
    sbit  PTCO11_GPIOB_PCOR_bit at GPIOB_PCOR.B11;
    sbit  PTCO12_GPIOB_PCOR_bit at GPIOB_PCOR.B12;
    sbit  PTCO13_GPIOB_PCOR_bit at GPIOB_PCOR.B13;
    sbit  PTCO14_GPIOB_PCOR_bit at GPIOB_PCOR.B14;
    sbit  PTCO15_GPIOB_PCOR_bit at GPIOB_PCOR.B15;
    sbit  PTCO16_GPIOB_PCOR_bit at GPIOB_PCOR.B16;
    sbit  PTCO17_GPIOB_PCOR_bit at GPIOB_PCOR.B17;
    sbit  PTCO18_GPIOB_PCOR_bit at GPIOB_PCOR.B18;
    sbit  PTCO19_GPIOB_PCOR_bit at GPIOB_PCOR.B19;
    sbit  PTCO20_GPIOB_PCOR_bit at GPIOB_PCOR.B20;
    sbit  PTCO21_GPIOB_PCOR_bit at GPIOB_PCOR.B21;
    sbit  PTCO22_GPIOB_PCOR_bit at GPIOB_PCOR.B22;
    sbit  PTCO23_GPIOB_PCOR_bit at GPIOB_PCOR.B23;
    sbit  PTCO24_GPIOB_PCOR_bit at GPIOB_PCOR.B24;
    sbit  PTCO25_GPIOB_PCOR_bit at GPIOB_PCOR.B25;
    sbit  PTCO26_GPIOB_PCOR_bit at GPIOB_PCOR.B26;
    sbit  PTCO27_GPIOB_PCOR_bit at GPIOB_PCOR.B27;
    sbit  PTCO28_GPIOB_PCOR_bit at GPIOB_PCOR.B28;
    sbit  PTCO29_GPIOB_PCOR_bit at GPIOB_PCOR.B29;
    sbit  PTCO30_GPIOB_PCOR_bit at GPIOB_PCOR.B30;
    sbit  PTCO31_GPIOB_PCOR_bit at GPIOB_PCOR.B31;

sfr unsigned long   volatile GPIOB_PTOR           absolute 0x400FF04C;
    sbit  PTTO0_GPIOB_PTOR_bit at GPIOB_PTOR.B0;
    sbit  PTTO1_GPIOB_PTOR_bit at GPIOB_PTOR.B1;
    sbit  PTTO2_GPIOB_PTOR_bit at GPIOB_PTOR.B2;
    sbit  PTTO3_GPIOB_PTOR_bit at GPIOB_PTOR.B3;
    sbit  PTTO4_GPIOB_PTOR_bit at GPIOB_PTOR.B4;
    sbit  PTTO5_GPIOB_PTOR_bit at GPIOB_PTOR.B5;
    sbit  PTTO6_GPIOB_PTOR_bit at GPIOB_PTOR.B6;
    sbit  PTTO7_GPIOB_PTOR_bit at GPIOB_PTOR.B7;
    sbit  PTTO8_GPIOB_PTOR_bit at GPIOB_PTOR.B8;
    sbit  PTTO9_GPIOB_PTOR_bit at GPIOB_PTOR.B9;
    sbit  PTTO10_GPIOB_PTOR_bit at GPIOB_PTOR.B10;
    sbit  PTTO11_GPIOB_PTOR_bit at GPIOB_PTOR.B11;
    sbit  PTTO12_GPIOB_PTOR_bit at GPIOB_PTOR.B12;
    sbit  PTTO13_GPIOB_PTOR_bit at GPIOB_PTOR.B13;
    sbit  PTTO14_GPIOB_PTOR_bit at GPIOB_PTOR.B14;
    sbit  PTTO15_GPIOB_PTOR_bit at GPIOB_PTOR.B15;
    sbit  PTTO16_GPIOB_PTOR_bit at GPIOB_PTOR.B16;
    sbit  PTTO17_GPIOB_PTOR_bit at GPIOB_PTOR.B17;
    sbit  PTTO18_GPIOB_PTOR_bit at GPIOB_PTOR.B18;
    sbit  PTTO19_GPIOB_PTOR_bit at GPIOB_PTOR.B19;
    sbit  PTTO20_GPIOB_PTOR_bit at GPIOB_PTOR.B20;
    sbit  PTTO21_GPIOB_PTOR_bit at GPIOB_PTOR.B21;
    sbit  PTTO22_GPIOB_PTOR_bit at GPIOB_PTOR.B22;
    sbit  PTTO23_GPIOB_PTOR_bit at GPIOB_PTOR.B23;
    sbit  PTTO24_GPIOB_PTOR_bit at GPIOB_PTOR.B24;
    sbit  PTTO25_GPIOB_PTOR_bit at GPIOB_PTOR.B25;
    sbit  PTTO26_GPIOB_PTOR_bit at GPIOB_PTOR.B26;
    sbit  PTTO27_GPIOB_PTOR_bit at GPIOB_PTOR.B27;
    sbit  PTTO28_GPIOB_PTOR_bit at GPIOB_PTOR.B28;
    sbit  PTTO29_GPIOB_PTOR_bit at GPIOB_PTOR.B29;
    sbit  PTTO30_GPIOB_PTOR_bit at GPIOB_PTOR.B30;
    sbit  PTTO31_GPIOB_PTOR_bit at GPIOB_PTOR.B31;

sfr unsigned long   volatile GPIOB_PDIR           absolute 0x400FF050;
    sbit  PDI0_GPIOB_PDIR_bit at GPIOB_PDIR.B0;
    sbit  PDI1_GPIOB_PDIR_bit at GPIOB_PDIR.B1;
    sbit  PDI2_GPIOB_PDIR_bit at GPIOB_PDIR.B2;
    sbit  PDI3_GPIOB_PDIR_bit at GPIOB_PDIR.B3;
    sbit  PDI4_GPIOB_PDIR_bit at GPIOB_PDIR.B4;
    sbit  PDI5_GPIOB_PDIR_bit at GPIOB_PDIR.B5;
    sbit  PDI6_GPIOB_PDIR_bit at GPIOB_PDIR.B6;
    sbit  PDI7_GPIOB_PDIR_bit at GPIOB_PDIR.B7;
    sbit  PDI8_GPIOB_PDIR_bit at GPIOB_PDIR.B8;
    sbit  PDI9_GPIOB_PDIR_bit at GPIOB_PDIR.B9;
    sbit  PDI10_GPIOB_PDIR_bit at GPIOB_PDIR.B10;
    sbit  PDI11_GPIOB_PDIR_bit at GPIOB_PDIR.B11;
    sbit  PDI12_GPIOB_PDIR_bit at GPIOB_PDIR.B12;
    sbit  PDI13_GPIOB_PDIR_bit at GPIOB_PDIR.B13;
    sbit  PDI14_GPIOB_PDIR_bit at GPIOB_PDIR.B14;
    sbit  PDI15_GPIOB_PDIR_bit at GPIOB_PDIR.B15;
    sbit  PDI16_GPIOB_PDIR_bit at GPIOB_PDIR.B16;
    sbit  PDI17_GPIOB_PDIR_bit at GPIOB_PDIR.B17;
    sbit  PDI18_GPIOB_PDIR_bit at GPIOB_PDIR.B18;
    sbit  PDI19_GPIOB_PDIR_bit at GPIOB_PDIR.B19;
    sbit  PDI20_GPIOB_PDIR_bit at GPIOB_PDIR.B20;
    sbit  PDI21_GPIOB_PDIR_bit at GPIOB_PDIR.B21;
    sbit  PDI22_GPIOB_PDIR_bit at GPIOB_PDIR.B22;
    sbit  PDI23_GPIOB_PDIR_bit at GPIOB_PDIR.B23;
    sbit  PDI24_GPIOB_PDIR_bit at GPIOB_PDIR.B24;
    sbit  PDI25_GPIOB_PDIR_bit at GPIOB_PDIR.B25;
    sbit  PDI26_GPIOB_PDIR_bit at GPIOB_PDIR.B26;
    sbit  PDI27_GPIOB_PDIR_bit at GPIOB_PDIR.B27;
    sbit  PDI28_GPIOB_PDIR_bit at GPIOB_PDIR.B28;
    sbit  PDI29_GPIOB_PDIR_bit at GPIOB_PDIR.B29;
    sbit  PDI30_GPIOB_PDIR_bit at GPIOB_PDIR.B30;
    sbit  PDI31_GPIOB_PDIR_bit at GPIOB_PDIR.B31;

sfr unsigned long   volatile GPIOB_PDDR           absolute 0x400FF054;
    sbit  PDD0_GPIOB_PDDR_bit at GPIOB_PDDR.B0;
    sbit  PDD1_GPIOB_PDDR_bit at GPIOB_PDDR.B1;
    sbit  PDD2_GPIOB_PDDR_bit at GPIOB_PDDR.B2;
    sbit  PDD3_GPIOB_PDDR_bit at GPIOB_PDDR.B3;
    sbit  PDD4_GPIOB_PDDR_bit at GPIOB_PDDR.B4;
    sbit  PDD5_GPIOB_PDDR_bit at GPIOB_PDDR.B5;
    sbit  PDD6_GPIOB_PDDR_bit at GPIOB_PDDR.B6;
    sbit  PDD7_GPIOB_PDDR_bit at GPIOB_PDDR.B7;
    sbit  PDD8_GPIOB_PDDR_bit at GPIOB_PDDR.B8;
    sbit  PDD9_GPIOB_PDDR_bit at GPIOB_PDDR.B9;
    sbit  PDD10_GPIOB_PDDR_bit at GPIOB_PDDR.B10;
    sbit  PDD11_GPIOB_PDDR_bit at GPIOB_PDDR.B11;
    sbit  PDD12_GPIOB_PDDR_bit at GPIOB_PDDR.B12;
    sbit  PDD13_GPIOB_PDDR_bit at GPIOB_PDDR.B13;
    sbit  PDD14_GPIOB_PDDR_bit at GPIOB_PDDR.B14;
    sbit  PDD15_GPIOB_PDDR_bit at GPIOB_PDDR.B15;
    sbit  PDD16_GPIOB_PDDR_bit at GPIOB_PDDR.B16;
    sbit  PDD17_GPIOB_PDDR_bit at GPIOB_PDDR.B17;
    sbit  PDD18_GPIOB_PDDR_bit at GPIOB_PDDR.B18;
    sbit  PDD19_GPIOB_PDDR_bit at GPIOB_PDDR.B19;
    sbit  PDD20_GPIOB_PDDR_bit at GPIOB_PDDR.B20;
    sbit  PDD21_GPIOB_PDDR_bit at GPIOB_PDDR.B21;
    sbit  PDD22_GPIOB_PDDR_bit at GPIOB_PDDR.B22;
    sbit  PDD23_GPIOB_PDDR_bit at GPIOB_PDDR.B23;
    sbit  PDD24_GPIOB_PDDR_bit at GPIOB_PDDR.B24;
    sbit  PDD25_GPIOB_PDDR_bit at GPIOB_PDDR.B25;
    sbit  PDD26_GPIOB_PDDR_bit at GPIOB_PDDR.B26;
    sbit  PDD27_GPIOB_PDDR_bit at GPIOB_PDDR.B27;
    sbit  PDD28_GPIOB_PDDR_bit at GPIOB_PDDR.B28;
    sbit  PDD29_GPIOB_PDDR_bit at GPIOB_PDDR.B29;
    sbit  PDD30_GPIOB_PDDR_bit at GPIOB_PDDR.B30;
    sbit  PDD31_GPIOB_PDDR_bit at GPIOB_PDDR.B31;

sfr unsigned long   volatile GPIOC_PDOR           absolute 0x400FF080;
    sbit  PDO0_GPIOC_PDOR_bit at GPIOC_PDOR.B0;
    sbit  PDO1_GPIOC_PDOR_bit at GPIOC_PDOR.B1;
    sbit  PDO2_GPIOC_PDOR_bit at GPIOC_PDOR.B2;
    sbit  PDO3_GPIOC_PDOR_bit at GPIOC_PDOR.B3;
    sbit  PDO4_GPIOC_PDOR_bit at GPIOC_PDOR.B4;
    sbit  PDO5_GPIOC_PDOR_bit at GPIOC_PDOR.B5;
    sbit  PDO6_GPIOC_PDOR_bit at GPIOC_PDOR.B6;
    sbit  PDO7_GPIOC_PDOR_bit at GPIOC_PDOR.B7;
    sbit  PDO8_GPIOC_PDOR_bit at GPIOC_PDOR.B8;
    sbit  PDO9_GPIOC_PDOR_bit at GPIOC_PDOR.B9;
    sbit  PDO10_GPIOC_PDOR_bit at GPIOC_PDOR.B10;
    sbit  PDO11_GPIOC_PDOR_bit at GPIOC_PDOR.B11;
    sbit  PDO12_GPIOC_PDOR_bit at GPIOC_PDOR.B12;
    sbit  PDO13_GPIOC_PDOR_bit at GPIOC_PDOR.B13;
    sbit  PDO14_GPIOC_PDOR_bit at GPIOC_PDOR.B14;
    sbit  PDO15_GPIOC_PDOR_bit at GPIOC_PDOR.B15;
    sbit  PDO16_GPIOC_PDOR_bit at GPIOC_PDOR.B16;
    sbit  PDO17_GPIOC_PDOR_bit at GPIOC_PDOR.B17;
    sbit  PDO18_GPIOC_PDOR_bit at GPIOC_PDOR.B18;
    sbit  PDO19_GPIOC_PDOR_bit at GPIOC_PDOR.B19;
    sbit  PDO20_GPIOC_PDOR_bit at GPIOC_PDOR.B20;
    sbit  PDO21_GPIOC_PDOR_bit at GPIOC_PDOR.B21;
    sbit  PDO22_GPIOC_PDOR_bit at GPIOC_PDOR.B22;
    sbit  PDO23_GPIOC_PDOR_bit at GPIOC_PDOR.B23;
    sbit  PDO24_GPIOC_PDOR_bit at GPIOC_PDOR.B24;
    sbit  PDO25_GPIOC_PDOR_bit at GPIOC_PDOR.B25;
    sbit  PDO26_GPIOC_PDOR_bit at GPIOC_PDOR.B26;
    sbit  PDO27_GPIOC_PDOR_bit at GPIOC_PDOR.B27;
    sbit  PDO28_GPIOC_PDOR_bit at GPIOC_PDOR.B28;
    sbit  PDO29_GPIOC_PDOR_bit at GPIOC_PDOR.B29;
    sbit  PDO30_GPIOC_PDOR_bit at GPIOC_PDOR.B30;
    sbit  PDO31_GPIOC_PDOR_bit at GPIOC_PDOR.B31;

sfr unsigned long   volatile GPIOC_PSOR           absolute 0x400FF084;
    sbit  PTSO0_GPIOC_PSOR_bit at GPIOC_PSOR.B0;
    sbit  PTSO1_GPIOC_PSOR_bit at GPIOC_PSOR.B1;
    sbit  PTSO2_GPIOC_PSOR_bit at GPIOC_PSOR.B2;
    sbit  PTSO3_GPIOC_PSOR_bit at GPIOC_PSOR.B3;
    sbit  PTSO4_GPIOC_PSOR_bit at GPIOC_PSOR.B4;
    sbit  PTSO5_GPIOC_PSOR_bit at GPIOC_PSOR.B5;
    sbit  PTSO6_GPIOC_PSOR_bit at GPIOC_PSOR.B6;
    sbit  PTSO7_GPIOC_PSOR_bit at GPIOC_PSOR.B7;
    sbit  PTSO8_GPIOC_PSOR_bit at GPIOC_PSOR.B8;
    sbit  PTSO9_GPIOC_PSOR_bit at GPIOC_PSOR.B9;
    sbit  PTSO10_GPIOC_PSOR_bit at GPIOC_PSOR.B10;
    sbit  PTSO11_GPIOC_PSOR_bit at GPIOC_PSOR.B11;
    sbit  PTSO12_GPIOC_PSOR_bit at GPIOC_PSOR.B12;
    sbit  PTSO13_GPIOC_PSOR_bit at GPIOC_PSOR.B13;
    sbit  PTSO14_GPIOC_PSOR_bit at GPIOC_PSOR.B14;
    sbit  PTSO15_GPIOC_PSOR_bit at GPIOC_PSOR.B15;
    sbit  PTSO16_GPIOC_PSOR_bit at GPIOC_PSOR.B16;
    sbit  PTSO17_GPIOC_PSOR_bit at GPIOC_PSOR.B17;
    sbit  PTSO18_GPIOC_PSOR_bit at GPIOC_PSOR.B18;
    sbit  PTSO19_GPIOC_PSOR_bit at GPIOC_PSOR.B19;
    sbit  PTSO20_GPIOC_PSOR_bit at GPIOC_PSOR.B20;
    sbit  PTSO21_GPIOC_PSOR_bit at GPIOC_PSOR.B21;
    sbit  PTSO22_GPIOC_PSOR_bit at GPIOC_PSOR.B22;
    sbit  PTSO23_GPIOC_PSOR_bit at GPIOC_PSOR.B23;
    sbit  PTSO24_GPIOC_PSOR_bit at GPIOC_PSOR.B24;
    sbit  PTSO25_GPIOC_PSOR_bit at GPIOC_PSOR.B25;
    sbit  PTSO26_GPIOC_PSOR_bit at GPIOC_PSOR.B26;
    sbit  PTSO27_GPIOC_PSOR_bit at GPIOC_PSOR.B27;
    sbit  PTSO28_GPIOC_PSOR_bit at GPIOC_PSOR.B28;
    sbit  PTSO29_GPIOC_PSOR_bit at GPIOC_PSOR.B29;
    sbit  PTSO30_GPIOC_PSOR_bit at GPIOC_PSOR.B30;
    sbit  PTSO31_GPIOC_PSOR_bit at GPIOC_PSOR.B31;

sfr unsigned long   volatile GPIOC_PCOR           absolute 0x400FF088;
    sbit  PTCO0_GPIOC_PCOR_bit at GPIOC_PCOR.B0;
    sbit  PTCO1_GPIOC_PCOR_bit at GPIOC_PCOR.B1;
    sbit  PTCO2_GPIOC_PCOR_bit at GPIOC_PCOR.B2;
    sbit  PTCO3_GPIOC_PCOR_bit at GPIOC_PCOR.B3;
    sbit  PTCO4_GPIOC_PCOR_bit at GPIOC_PCOR.B4;
    sbit  PTCO5_GPIOC_PCOR_bit at GPIOC_PCOR.B5;
    sbit  PTCO6_GPIOC_PCOR_bit at GPIOC_PCOR.B6;
    sbit  PTCO7_GPIOC_PCOR_bit at GPIOC_PCOR.B7;
    sbit  PTCO8_GPIOC_PCOR_bit at GPIOC_PCOR.B8;
    sbit  PTCO9_GPIOC_PCOR_bit at GPIOC_PCOR.B9;
    sbit  PTCO10_GPIOC_PCOR_bit at GPIOC_PCOR.B10;
    sbit  PTCO11_GPIOC_PCOR_bit at GPIOC_PCOR.B11;
    sbit  PTCO12_GPIOC_PCOR_bit at GPIOC_PCOR.B12;
    sbit  PTCO13_GPIOC_PCOR_bit at GPIOC_PCOR.B13;
    sbit  PTCO14_GPIOC_PCOR_bit at GPIOC_PCOR.B14;
    sbit  PTCO15_GPIOC_PCOR_bit at GPIOC_PCOR.B15;
    sbit  PTCO16_GPIOC_PCOR_bit at GPIOC_PCOR.B16;
    sbit  PTCO17_GPIOC_PCOR_bit at GPIOC_PCOR.B17;
    sbit  PTCO18_GPIOC_PCOR_bit at GPIOC_PCOR.B18;
    sbit  PTCO19_GPIOC_PCOR_bit at GPIOC_PCOR.B19;
    sbit  PTCO20_GPIOC_PCOR_bit at GPIOC_PCOR.B20;
    sbit  PTCO21_GPIOC_PCOR_bit at GPIOC_PCOR.B21;
    sbit  PTCO22_GPIOC_PCOR_bit at GPIOC_PCOR.B22;
    sbit  PTCO23_GPIOC_PCOR_bit at GPIOC_PCOR.B23;
    sbit  PTCO24_GPIOC_PCOR_bit at GPIOC_PCOR.B24;
    sbit  PTCO25_GPIOC_PCOR_bit at GPIOC_PCOR.B25;
    sbit  PTCO26_GPIOC_PCOR_bit at GPIOC_PCOR.B26;
    sbit  PTCO27_GPIOC_PCOR_bit at GPIOC_PCOR.B27;
    sbit  PTCO28_GPIOC_PCOR_bit at GPIOC_PCOR.B28;
    sbit  PTCO29_GPIOC_PCOR_bit at GPIOC_PCOR.B29;
    sbit  PTCO30_GPIOC_PCOR_bit at GPIOC_PCOR.B30;
    sbit  PTCO31_GPIOC_PCOR_bit at GPIOC_PCOR.B31;

sfr unsigned long   volatile GPIOC_PTOR           absolute 0x400FF08C;
    sbit  PTTO0_GPIOC_PTOR_bit at GPIOC_PTOR.B0;
    sbit  PTTO1_GPIOC_PTOR_bit at GPIOC_PTOR.B1;
    sbit  PTTO2_GPIOC_PTOR_bit at GPIOC_PTOR.B2;
    sbit  PTTO3_GPIOC_PTOR_bit at GPIOC_PTOR.B3;
    sbit  PTTO4_GPIOC_PTOR_bit at GPIOC_PTOR.B4;
    sbit  PTTO5_GPIOC_PTOR_bit at GPIOC_PTOR.B5;
    sbit  PTTO6_GPIOC_PTOR_bit at GPIOC_PTOR.B6;
    sbit  PTTO7_GPIOC_PTOR_bit at GPIOC_PTOR.B7;
    sbit  PTTO8_GPIOC_PTOR_bit at GPIOC_PTOR.B8;
    sbit  PTTO9_GPIOC_PTOR_bit at GPIOC_PTOR.B9;
    sbit  PTTO10_GPIOC_PTOR_bit at GPIOC_PTOR.B10;
    sbit  PTTO11_GPIOC_PTOR_bit at GPIOC_PTOR.B11;
    sbit  PTTO12_GPIOC_PTOR_bit at GPIOC_PTOR.B12;
    sbit  PTTO13_GPIOC_PTOR_bit at GPIOC_PTOR.B13;
    sbit  PTTO14_GPIOC_PTOR_bit at GPIOC_PTOR.B14;
    sbit  PTTO15_GPIOC_PTOR_bit at GPIOC_PTOR.B15;
    sbit  PTTO16_GPIOC_PTOR_bit at GPIOC_PTOR.B16;
    sbit  PTTO17_GPIOC_PTOR_bit at GPIOC_PTOR.B17;
    sbit  PTTO18_GPIOC_PTOR_bit at GPIOC_PTOR.B18;
    sbit  PTTO19_GPIOC_PTOR_bit at GPIOC_PTOR.B19;
    sbit  PTTO20_GPIOC_PTOR_bit at GPIOC_PTOR.B20;
    sbit  PTTO21_GPIOC_PTOR_bit at GPIOC_PTOR.B21;
    sbit  PTTO22_GPIOC_PTOR_bit at GPIOC_PTOR.B22;
    sbit  PTTO23_GPIOC_PTOR_bit at GPIOC_PTOR.B23;
    sbit  PTTO24_GPIOC_PTOR_bit at GPIOC_PTOR.B24;
    sbit  PTTO25_GPIOC_PTOR_bit at GPIOC_PTOR.B25;
    sbit  PTTO26_GPIOC_PTOR_bit at GPIOC_PTOR.B26;
    sbit  PTTO27_GPIOC_PTOR_bit at GPIOC_PTOR.B27;
    sbit  PTTO28_GPIOC_PTOR_bit at GPIOC_PTOR.B28;
    sbit  PTTO29_GPIOC_PTOR_bit at GPIOC_PTOR.B29;
    sbit  PTTO30_GPIOC_PTOR_bit at GPIOC_PTOR.B30;
    sbit  PTTO31_GPIOC_PTOR_bit at GPIOC_PTOR.B31;

sfr unsigned long   volatile GPIOC_PDIR           absolute 0x400FF090;
    sbit  PDI0_GPIOC_PDIR_bit at GPIOC_PDIR.B0;
    sbit  PDI1_GPIOC_PDIR_bit at GPIOC_PDIR.B1;
    sbit  PDI2_GPIOC_PDIR_bit at GPIOC_PDIR.B2;
    sbit  PDI3_GPIOC_PDIR_bit at GPIOC_PDIR.B3;
    sbit  PDI4_GPIOC_PDIR_bit at GPIOC_PDIR.B4;
    sbit  PDI5_GPIOC_PDIR_bit at GPIOC_PDIR.B5;
    sbit  PDI6_GPIOC_PDIR_bit at GPIOC_PDIR.B6;
    sbit  PDI7_GPIOC_PDIR_bit at GPIOC_PDIR.B7;
    sbit  PDI8_GPIOC_PDIR_bit at GPIOC_PDIR.B8;
    sbit  PDI9_GPIOC_PDIR_bit at GPIOC_PDIR.B9;
    sbit  PDI10_GPIOC_PDIR_bit at GPIOC_PDIR.B10;
    sbit  PDI11_GPIOC_PDIR_bit at GPIOC_PDIR.B11;
    sbit  PDI12_GPIOC_PDIR_bit at GPIOC_PDIR.B12;
    sbit  PDI13_GPIOC_PDIR_bit at GPIOC_PDIR.B13;
    sbit  PDI14_GPIOC_PDIR_bit at GPIOC_PDIR.B14;
    sbit  PDI15_GPIOC_PDIR_bit at GPIOC_PDIR.B15;
    sbit  PDI16_GPIOC_PDIR_bit at GPIOC_PDIR.B16;
    sbit  PDI17_GPIOC_PDIR_bit at GPIOC_PDIR.B17;
    sbit  PDI18_GPIOC_PDIR_bit at GPIOC_PDIR.B18;
    sbit  PDI19_GPIOC_PDIR_bit at GPIOC_PDIR.B19;
    sbit  PDI20_GPIOC_PDIR_bit at GPIOC_PDIR.B20;
    sbit  PDI21_GPIOC_PDIR_bit at GPIOC_PDIR.B21;
    sbit  PDI22_GPIOC_PDIR_bit at GPIOC_PDIR.B22;
    sbit  PDI23_GPIOC_PDIR_bit at GPIOC_PDIR.B23;
    sbit  PDI24_GPIOC_PDIR_bit at GPIOC_PDIR.B24;
    sbit  PDI25_GPIOC_PDIR_bit at GPIOC_PDIR.B25;
    sbit  PDI26_GPIOC_PDIR_bit at GPIOC_PDIR.B26;
    sbit  PDI27_GPIOC_PDIR_bit at GPIOC_PDIR.B27;
    sbit  PDI28_GPIOC_PDIR_bit at GPIOC_PDIR.B28;
    sbit  PDI29_GPIOC_PDIR_bit at GPIOC_PDIR.B29;
    sbit  PDI30_GPIOC_PDIR_bit at GPIOC_PDIR.B30;
    sbit  PDI31_GPIOC_PDIR_bit at GPIOC_PDIR.B31;

sfr unsigned long   volatile GPIOC_PDDR           absolute 0x400FF094;
    sbit  PDD0_GPIOC_PDDR_bit at GPIOC_PDDR.B0;
    sbit  PDD1_GPIOC_PDDR_bit at GPIOC_PDDR.B1;
    sbit  PDD2_GPIOC_PDDR_bit at GPIOC_PDDR.B2;
    sbit  PDD3_GPIOC_PDDR_bit at GPIOC_PDDR.B3;
    sbit  PDD4_GPIOC_PDDR_bit at GPIOC_PDDR.B4;
    sbit  PDD5_GPIOC_PDDR_bit at GPIOC_PDDR.B5;
    sbit  PDD6_GPIOC_PDDR_bit at GPIOC_PDDR.B6;
    sbit  PDD7_GPIOC_PDDR_bit at GPIOC_PDDR.B7;
    sbit  PDD8_GPIOC_PDDR_bit at GPIOC_PDDR.B8;
    sbit  PDD9_GPIOC_PDDR_bit at GPIOC_PDDR.B9;
    sbit  PDD10_GPIOC_PDDR_bit at GPIOC_PDDR.B10;
    sbit  PDD11_GPIOC_PDDR_bit at GPIOC_PDDR.B11;
    sbit  PDD12_GPIOC_PDDR_bit at GPIOC_PDDR.B12;
    sbit  PDD13_GPIOC_PDDR_bit at GPIOC_PDDR.B13;
    sbit  PDD14_GPIOC_PDDR_bit at GPIOC_PDDR.B14;
    sbit  PDD15_GPIOC_PDDR_bit at GPIOC_PDDR.B15;
    sbit  PDD16_GPIOC_PDDR_bit at GPIOC_PDDR.B16;
    sbit  PDD17_GPIOC_PDDR_bit at GPIOC_PDDR.B17;
    sbit  PDD18_GPIOC_PDDR_bit at GPIOC_PDDR.B18;
    sbit  PDD19_GPIOC_PDDR_bit at GPIOC_PDDR.B19;
    sbit  PDD20_GPIOC_PDDR_bit at GPIOC_PDDR.B20;
    sbit  PDD21_GPIOC_PDDR_bit at GPIOC_PDDR.B21;
    sbit  PDD22_GPIOC_PDDR_bit at GPIOC_PDDR.B22;
    sbit  PDD23_GPIOC_PDDR_bit at GPIOC_PDDR.B23;
    sbit  PDD24_GPIOC_PDDR_bit at GPIOC_PDDR.B24;
    sbit  PDD25_GPIOC_PDDR_bit at GPIOC_PDDR.B25;
    sbit  PDD26_GPIOC_PDDR_bit at GPIOC_PDDR.B26;
    sbit  PDD27_GPIOC_PDDR_bit at GPIOC_PDDR.B27;
    sbit  PDD28_GPIOC_PDDR_bit at GPIOC_PDDR.B28;
    sbit  PDD29_GPIOC_PDDR_bit at GPIOC_PDDR.B29;
    sbit  PDD30_GPIOC_PDDR_bit at GPIOC_PDDR.B30;
    sbit  PDD31_GPIOC_PDDR_bit at GPIOC_PDDR.B31;

sfr unsigned long   volatile GPIOD_PDOR           absolute 0x400FF0C0;
    sbit  PDO0_GPIOD_PDOR_bit at GPIOD_PDOR.B0;
    sbit  PDO1_GPIOD_PDOR_bit at GPIOD_PDOR.B1;
    sbit  PDO2_GPIOD_PDOR_bit at GPIOD_PDOR.B2;
    sbit  PDO3_GPIOD_PDOR_bit at GPIOD_PDOR.B3;
    sbit  PDO4_GPIOD_PDOR_bit at GPIOD_PDOR.B4;
    sbit  PDO5_GPIOD_PDOR_bit at GPIOD_PDOR.B5;
    sbit  PDO6_GPIOD_PDOR_bit at GPIOD_PDOR.B6;
    sbit  PDO7_GPIOD_PDOR_bit at GPIOD_PDOR.B7;
    sbit  PDO8_GPIOD_PDOR_bit at GPIOD_PDOR.B8;
    sbit  PDO9_GPIOD_PDOR_bit at GPIOD_PDOR.B9;
    sbit  PDO10_GPIOD_PDOR_bit at GPIOD_PDOR.B10;
    sbit  PDO11_GPIOD_PDOR_bit at GPIOD_PDOR.B11;
    sbit  PDO12_GPIOD_PDOR_bit at GPIOD_PDOR.B12;
    sbit  PDO13_GPIOD_PDOR_bit at GPIOD_PDOR.B13;
    sbit  PDO14_GPIOD_PDOR_bit at GPIOD_PDOR.B14;
    sbit  PDO15_GPIOD_PDOR_bit at GPIOD_PDOR.B15;
    sbit  PDO16_GPIOD_PDOR_bit at GPIOD_PDOR.B16;
    sbit  PDO17_GPIOD_PDOR_bit at GPIOD_PDOR.B17;
    sbit  PDO18_GPIOD_PDOR_bit at GPIOD_PDOR.B18;
    sbit  PDO19_GPIOD_PDOR_bit at GPIOD_PDOR.B19;
    sbit  PDO20_GPIOD_PDOR_bit at GPIOD_PDOR.B20;
    sbit  PDO21_GPIOD_PDOR_bit at GPIOD_PDOR.B21;
    sbit  PDO22_GPIOD_PDOR_bit at GPIOD_PDOR.B22;
    sbit  PDO23_GPIOD_PDOR_bit at GPIOD_PDOR.B23;
    sbit  PDO24_GPIOD_PDOR_bit at GPIOD_PDOR.B24;
    sbit  PDO25_GPIOD_PDOR_bit at GPIOD_PDOR.B25;
    sbit  PDO26_GPIOD_PDOR_bit at GPIOD_PDOR.B26;
    sbit  PDO27_GPIOD_PDOR_bit at GPIOD_PDOR.B27;
    sbit  PDO28_GPIOD_PDOR_bit at GPIOD_PDOR.B28;
    sbit  PDO29_GPIOD_PDOR_bit at GPIOD_PDOR.B29;
    sbit  PDO30_GPIOD_PDOR_bit at GPIOD_PDOR.B30;
    sbit  PDO31_GPIOD_PDOR_bit at GPIOD_PDOR.B31;

sfr unsigned long   volatile GPIOD_PSOR           absolute 0x400FF0C4;
    sbit  PTSO0_GPIOD_PSOR_bit at GPIOD_PSOR.B0;
    sbit  PTSO1_GPIOD_PSOR_bit at GPIOD_PSOR.B1;
    sbit  PTSO2_GPIOD_PSOR_bit at GPIOD_PSOR.B2;
    sbit  PTSO3_GPIOD_PSOR_bit at GPIOD_PSOR.B3;
    sbit  PTSO4_GPIOD_PSOR_bit at GPIOD_PSOR.B4;
    sbit  PTSO5_GPIOD_PSOR_bit at GPIOD_PSOR.B5;
    sbit  PTSO6_GPIOD_PSOR_bit at GPIOD_PSOR.B6;
    sbit  PTSO7_GPIOD_PSOR_bit at GPIOD_PSOR.B7;
    sbit  PTSO8_GPIOD_PSOR_bit at GPIOD_PSOR.B8;
    sbit  PTSO9_GPIOD_PSOR_bit at GPIOD_PSOR.B9;
    sbit  PTSO10_GPIOD_PSOR_bit at GPIOD_PSOR.B10;
    sbit  PTSO11_GPIOD_PSOR_bit at GPIOD_PSOR.B11;
    sbit  PTSO12_GPIOD_PSOR_bit at GPIOD_PSOR.B12;
    sbit  PTSO13_GPIOD_PSOR_bit at GPIOD_PSOR.B13;
    sbit  PTSO14_GPIOD_PSOR_bit at GPIOD_PSOR.B14;
    sbit  PTSO15_GPIOD_PSOR_bit at GPIOD_PSOR.B15;
    sbit  PTSO16_GPIOD_PSOR_bit at GPIOD_PSOR.B16;
    sbit  PTSO17_GPIOD_PSOR_bit at GPIOD_PSOR.B17;
    sbit  PTSO18_GPIOD_PSOR_bit at GPIOD_PSOR.B18;
    sbit  PTSO19_GPIOD_PSOR_bit at GPIOD_PSOR.B19;
    sbit  PTSO20_GPIOD_PSOR_bit at GPIOD_PSOR.B20;
    sbit  PTSO21_GPIOD_PSOR_bit at GPIOD_PSOR.B21;
    sbit  PTSO22_GPIOD_PSOR_bit at GPIOD_PSOR.B22;
    sbit  PTSO23_GPIOD_PSOR_bit at GPIOD_PSOR.B23;
    sbit  PTSO24_GPIOD_PSOR_bit at GPIOD_PSOR.B24;
    sbit  PTSO25_GPIOD_PSOR_bit at GPIOD_PSOR.B25;
    sbit  PTSO26_GPIOD_PSOR_bit at GPIOD_PSOR.B26;
    sbit  PTSO27_GPIOD_PSOR_bit at GPIOD_PSOR.B27;
    sbit  PTSO28_GPIOD_PSOR_bit at GPIOD_PSOR.B28;
    sbit  PTSO29_GPIOD_PSOR_bit at GPIOD_PSOR.B29;
    sbit  PTSO30_GPIOD_PSOR_bit at GPIOD_PSOR.B30;
    sbit  PTSO31_GPIOD_PSOR_bit at GPIOD_PSOR.B31;

sfr unsigned long   volatile GPIOD_PCOR           absolute 0x400FF0C8;
    sbit  PTCO0_GPIOD_PCOR_bit at GPIOD_PCOR.B0;
    sbit  PTCO1_GPIOD_PCOR_bit at GPIOD_PCOR.B1;
    sbit  PTCO2_GPIOD_PCOR_bit at GPIOD_PCOR.B2;
    sbit  PTCO3_GPIOD_PCOR_bit at GPIOD_PCOR.B3;
    sbit  PTCO4_GPIOD_PCOR_bit at GPIOD_PCOR.B4;
    sbit  PTCO5_GPIOD_PCOR_bit at GPIOD_PCOR.B5;
    sbit  PTCO6_GPIOD_PCOR_bit at GPIOD_PCOR.B6;
    sbit  PTCO7_GPIOD_PCOR_bit at GPIOD_PCOR.B7;
    sbit  PTCO8_GPIOD_PCOR_bit at GPIOD_PCOR.B8;
    sbit  PTCO9_GPIOD_PCOR_bit at GPIOD_PCOR.B9;
    sbit  PTCO10_GPIOD_PCOR_bit at GPIOD_PCOR.B10;
    sbit  PTCO11_GPIOD_PCOR_bit at GPIOD_PCOR.B11;
    sbit  PTCO12_GPIOD_PCOR_bit at GPIOD_PCOR.B12;
    sbit  PTCO13_GPIOD_PCOR_bit at GPIOD_PCOR.B13;
    sbit  PTCO14_GPIOD_PCOR_bit at GPIOD_PCOR.B14;
    sbit  PTCO15_GPIOD_PCOR_bit at GPIOD_PCOR.B15;
    sbit  PTCO16_GPIOD_PCOR_bit at GPIOD_PCOR.B16;
    sbit  PTCO17_GPIOD_PCOR_bit at GPIOD_PCOR.B17;
    sbit  PTCO18_GPIOD_PCOR_bit at GPIOD_PCOR.B18;
    sbit  PTCO19_GPIOD_PCOR_bit at GPIOD_PCOR.B19;
    sbit  PTCO20_GPIOD_PCOR_bit at GPIOD_PCOR.B20;
    sbit  PTCO21_GPIOD_PCOR_bit at GPIOD_PCOR.B21;
    sbit  PTCO22_GPIOD_PCOR_bit at GPIOD_PCOR.B22;
    sbit  PTCO23_GPIOD_PCOR_bit at GPIOD_PCOR.B23;
    sbit  PTCO24_GPIOD_PCOR_bit at GPIOD_PCOR.B24;
    sbit  PTCO25_GPIOD_PCOR_bit at GPIOD_PCOR.B25;
    sbit  PTCO26_GPIOD_PCOR_bit at GPIOD_PCOR.B26;
    sbit  PTCO27_GPIOD_PCOR_bit at GPIOD_PCOR.B27;
    sbit  PTCO28_GPIOD_PCOR_bit at GPIOD_PCOR.B28;
    sbit  PTCO29_GPIOD_PCOR_bit at GPIOD_PCOR.B29;
    sbit  PTCO30_GPIOD_PCOR_bit at GPIOD_PCOR.B30;
    sbit  PTCO31_GPIOD_PCOR_bit at GPIOD_PCOR.B31;

sfr unsigned long   volatile GPIOD_PTOR           absolute 0x400FF0CC;
    sbit  PTTO0_GPIOD_PTOR_bit at GPIOD_PTOR.B0;
    sbit  PTTO1_GPIOD_PTOR_bit at GPIOD_PTOR.B1;
    sbit  PTTO2_GPIOD_PTOR_bit at GPIOD_PTOR.B2;
    sbit  PTTO3_GPIOD_PTOR_bit at GPIOD_PTOR.B3;
    sbit  PTTO4_GPIOD_PTOR_bit at GPIOD_PTOR.B4;
    sbit  PTTO5_GPIOD_PTOR_bit at GPIOD_PTOR.B5;
    sbit  PTTO6_GPIOD_PTOR_bit at GPIOD_PTOR.B6;
    sbit  PTTO7_GPIOD_PTOR_bit at GPIOD_PTOR.B7;
    sbit  PTTO8_GPIOD_PTOR_bit at GPIOD_PTOR.B8;
    sbit  PTTO9_GPIOD_PTOR_bit at GPIOD_PTOR.B9;
    sbit  PTTO10_GPIOD_PTOR_bit at GPIOD_PTOR.B10;
    sbit  PTTO11_GPIOD_PTOR_bit at GPIOD_PTOR.B11;
    sbit  PTTO12_GPIOD_PTOR_bit at GPIOD_PTOR.B12;
    sbit  PTTO13_GPIOD_PTOR_bit at GPIOD_PTOR.B13;
    sbit  PTTO14_GPIOD_PTOR_bit at GPIOD_PTOR.B14;
    sbit  PTTO15_GPIOD_PTOR_bit at GPIOD_PTOR.B15;
    sbit  PTTO16_GPIOD_PTOR_bit at GPIOD_PTOR.B16;
    sbit  PTTO17_GPIOD_PTOR_bit at GPIOD_PTOR.B17;
    sbit  PTTO18_GPIOD_PTOR_bit at GPIOD_PTOR.B18;
    sbit  PTTO19_GPIOD_PTOR_bit at GPIOD_PTOR.B19;
    sbit  PTTO20_GPIOD_PTOR_bit at GPIOD_PTOR.B20;
    sbit  PTTO21_GPIOD_PTOR_bit at GPIOD_PTOR.B21;
    sbit  PTTO22_GPIOD_PTOR_bit at GPIOD_PTOR.B22;
    sbit  PTTO23_GPIOD_PTOR_bit at GPIOD_PTOR.B23;
    sbit  PTTO24_GPIOD_PTOR_bit at GPIOD_PTOR.B24;
    sbit  PTTO25_GPIOD_PTOR_bit at GPIOD_PTOR.B25;
    sbit  PTTO26_GPIOD_PTOR_bit at GPIOD_PTOR.B26;
    sbit  PTTO27_GPIOD_PTOR_bit at GPIOD_PTOR.B27;
    sbit  PTTO28_GPIOD_PTOR_bit at GPIOD_PTOR.B28;
    sbit  PTTO29_GPIOD_PTOR_bit at GPIOD_PTOR.B29;
    sbit  PTTO30_GPIOD_PTOR_bit at GPIOD_PTOR.B30;
    sbit  PTTO31_GPIOD_PTOR_bit at GPIOD_PTOR.B31;

sfr unsigned long   volatile GPIOD_PDIR           absolute 0x400FF0D0;
    sbit  PDI0_GPIOD_PDIR_bit at GPIOD_PDIR.B0;
    sbit  PDI1_GPIOD_PDIR_bit at GPIOD_PDIR.B1;
    sbit  PDI2_GPIOD_PDIR_bit at GPIOD_PDIR.B2;
    sbit  PDI3_GPIOD_PDIR_bit at GPIOD_PDIR.B3;
    sbit  PDI4_GPIOD_PDIR_bit at GPIOD_PDIR.B4;
    sbit  PDI5_GPIOD_PDIR_bit at GPIOD_PDIR.B5;
    sbit  PDI6_GPIOD_PDIR_bit at GPIOD_PDIR.B6;
    sbit  PDI7_GPIOD_PDIR_bit at GPIOD_PDIR.B7;
    sbit  PDI8_GPIOD_PDIR_bit at GPIOD_PDIR.B8;
    sbit  PDI9_GPIOD_PDIR_bit at GPIOD_PDIR.B9;
    sbit  PDI10_GPIOD_PDIR_bit at GPIOD_PDIR.B10;
    sbit  PDI11_GPIOD_PDIR_bit at GPIOD_PDIR.B11;
    sbit  PDI12_GPIOD_PDIR_bit at GPIOD_PDIR.B12;
    sbit  PDI13_GPIOD_PDIR_bit at GPIOD_PDIR.B13;
    sbit  PDI14_GPIOD_PDIR_bit at GPIOD_PDIR.B14;
    sbit  PDI15_GPIOD_PDIR_bit at GPIOD_PDIR.B15;
    sbit  PDI16_GPIOD_PDIR_bit at GPIOD_PDIR.B16;
    sbit  PDI17_GPIOD_PDIR_bit at GPIOD_PDIR.B17;
    sbit  PDI18_GPIOD_PDIR_bit at GPIOD_PDIR.B18;
    sbit  PDI19_GPIOD_PDIR_bit at GPIOD_PDIR.B19;
    sbit  PDI20_GPIOD_PDIR_bit at GPIOD_PDIR.B20;
    sbit  PDI21_GPIOD_PDIR_bit at GPIOD_PDIR.B21;
    sbit  PDI22_GPIOD_PDIR_bit at GPIOD_PDIR.B22;
    sbit  PDI23_GPIOD_PDIR_bit at GPIOD_PDIR.B23;
    sbit  PDI24_GPIOD_PDIR_bit at GPIOD_PDIR.B24;
    sbit  PDI25_GPIOD_PDIR_bit at GPIOD_PDIR.B25;
    sbit  PDI26_GPIOD_PDIR_bit at GPIOD_PDIR.B26;
    sbit  PDI27_GPIOD_PDIR_bit at GPIOD_PDIR.B27;
    sbit  PDI28_GPIOD_PDIR_bit at GPIOD_PDIR.B28;
    sbit  PDI29_GPIOD_PDIR_bit at GPIOD_PDIR.B29;
    sbit  PDI30_GPIOD_PDIR_bit at GPIOD_PDIR.B30;
    sbit  PDI31_GPIOD_PDIR_bit at GPIOD_PDIR.B31;

sfr unsigned long   volatile GPIOD_PDDR           absolute 0x400FF0D4;
    sbit  PDD0_GPIOD_PDDR_bit at GPIOD_PDDR.B0;
    sbit  PDD1_GPIOD_PDDR_bit at GPIOD_PDDR.B1;
    sbit  PDD2_GPIOD_PDDR_bit at GPIOD_PDDR.B2;
    sbit  PDD3_GPIOD_PDDR_bit at GPIOD_PDDR.B3;
    sbit  PDD4_GPIOD_PDDR_bit at GPIOD_PDDR.B4;
    sbit  PDD5_GPIOD_PDDR_bit at GPIOD_PDDR.B5;
    sbit  PDD6_GPIOD_PDDR_bit at GPIOD_PDDR.B6;
    sbit  PDD7_GPIOD_PDDR_bit at GPIOD_PDDR.B7;
    sbit  PDD8_GPIOD_PDDR_bit at GPIOD_PDDR.B8;
    sbit  PDD9_GPIOD_PDDR_bit at GPIOD_PDDR.B9;
    sbit  PDD10_GPIOD_PDDR_bit at GPIOD_PDDR.B10;
    sbit  PDD11_GPIOD_PDDR_bit at GPIOD_PDDR.B11;
    sbit  PDD12_GPIOD_PDDR_bit at GPIOD_PDDR.B12;
    sbit  PDD13_GPIOD_PDDR_bit at GPIOD_PDDR.B13;
    sbit  PDD14_GPIOD_PDDR_bit at GPIOD_PDDR.B14;
    sbit  PDD15_GPIOD_PDDR_bit at GPIOD_PDDR.B15;
    sbit  PDD16_GPIOD_PDDR_bit at GPIOD_PDDR.B16;
    sbit  PDD17_GPIOD_PDDR_bit at GPIOD_PDDR.B17;
    sbit  PDD18_GPIOD_PDDR_bit at GPIOD_PDDR.B18;
    sbit  PDD19_GPIOD_PDDR_bit at GPIOD_PDDR.B19;
    sbit  PDD20_GPIOD_PDDR_bit at GPIOD_PDDR.B20;
    sbit  PDD21_GPIOD_PDDR_bit at GPIOD_PDDR.B21;
    sbit  PDD22_GPIOD_PDDR_bit at GPIOD_PDDR.B22;
    sbit  PDD23_GPIOD_PDDR_bit at GPIOD_PDDR.B23;
    sbit  PDD24_GPIOD_PDDR_bit at GPIOD_PDDR.B24;
    sbit  PDD25_GPIOD_PDDR_bit at GPIOD_PDDR.B25;
    sbit  PDD26_GPIOD_PDDR_bit at GPIOD_PDDR.B26;
    sbit  PDD27_GPIOD_PDDR_bit at GPIOD_PDDR.B27;
    sbit  PDD28_GPIOD_PDDR_bit at GPIOD_PDDR.B28;
    sbit  PDD29_GPIOD_PDDR_bit at GPIOD_PDDR.B29;
    sbit  PDD30_GPIOD_PDDR_bit at GPIOD_PDDR.B30;
    sbit  PDD31_GPIOD_PDDR_bit at GPIOD_PDDR.B31;

sfr unsigned long   volatile GPIOE_PDOR           absolute 0x400FF100;
    sbit  PDO0_GPIOE_PDOR_bit at GPIOE_PDOR.B0;
    sbit  PDO1_GPIOE_PDOR_bit at GPIOE_PDOR.B1;
    sbit  PDO2_GPIOE_PDOR_bit at GPIOE_PDOR.B2;
    sbit  PDO3_GPIOE_PDOR_bit at GPIOE_PDOR.B3;
    sbit  PDO4_GPIOE_PDOR_bit at GPIOE_PDOR.B4;
    sbit  PDO5_GPIOE_PDOR_bit at GPIOE_PDOR.B5;
    sbit  PDO6_GPIOE_PDOR_bit at GPIOE_PDOR.B6;
    sbit  PDO7_GPIOE_PDOR_bit at GPIOE_PDOR.B7;
    sbit  PDO8_GPIOE_PDOR_bit at GPIOE_PDOR.B8;
    sbit  PDO9_GPIOE_PDOR_bit at GPIOE_PDOR.B9;
    sbit  PDO10_GPIOE_PDOR_bit at GPIOE_PDOR.B10;
    sbit  PDO11_GPIOE_PDOR_bit at GPIOE_PDOR.B11;
    sbit  PDO12_GPIOE_PDOR_bit at GPIOE_PDOR.B12;
    sbit  PDO13_GPIOE_PDOR_bit at GPIOE_PDOR.B13;
    sbit  PDO14_GPIOE_PDOR_bit at GPIOE_PDOR.B14;
    sbit  PDO15_GPIOE_PDOR_bit at GPIOE_PDOR.B15;
    sbit  PDO16_GPIOE_PDOR_bit at GPIOE_PDOR.B16;
    sbit  PDO17_GPIOE_PDOR_bit at GPIOE_PDOR.B17;
    sbit  PDO18_GPIOE_PDOR_bit at GPIOE_PDOR.B18;
    sbit  PDO19_GPIOE_PDOR_bit at GPIOE_PDOR.B19;
    sbit  PDO20_GPIOE_PDOR_bit at GPIOE_PDOR.B20;
    sbit  PDO21_GPIOE_PDOR_bit at GPIOE_PDOR.B21;
    sbit  PDO22_GPIOE_PDOR_bit at GPIOE_PDOR.B22;
    sbit  PDO23_GPIOE_PDOR_bit at GPIOE_PDOR.B23;
    sbit  PDO24_GPIOE_PDOR_bit at GPIOE_PDOR.B24;
    sbit  PDO25_GPIOE_PDOR_bit at GPIOE_PDOR.B25;
    sbit  PDO26_GPIOE_PDOR_bit at GPIOE_PDOR.B26;
    sbit  PDO27_GPIOE_PDOR_bit at GPIOE_PDOR.B27;
    sbit  PDO28_GPIOE_PDOR_bit at GPIOE_PDOR.B28;
    sbit  PDO29_GPIOE_PDOR_bit at GPIOE_PDOR.B29;
    sbit  PDO30_GPIOE_PDOR_bit at GPIOE_PDOR.B30;
    sbit  PDO31_GPIOE_PDOR_bit at GPIOE_PDOR.B31;

sfr unsigned long   volatile GPIOE_PSOR           absolute 0x400FF104;
    sbit  PTSO0_GPIOE_PSOR_bit at GPIOE_PSOR.B0;
    sbit  PTSO1_GPIOE_PSOR_bit at GPIOE_PSOR.B1;
    sbit  PTSO2_GPIOE_PSOR_bit at GPIOE_PSOR.B2;
    sbit  PTSO3_GPIOE_PSOR_bit at GPIOE_PSOR.B3;
    sbit  PTSO4_GPIOE_PSOR_bit at GPIOE_PSOR.B4;
    sbit  PTSO5_GPIOE_PSOR_bit at GPIOE_PSOR.B5;
    sbit  PTSO6_GPIOE_PSOR_bit at GPIOE_PSOR.B6;
    sbit  PTSO7_GPIOE_PSOR_bit at GPIOE_PSOR.B7;
    sbit  PTSO8_GPIOE_PSOR_bit at GPIOE_PSOR.B8;
    sbit  PTSO9_GPIOE_PSOR_bit at GPIOE_PSOR.B9;
    sbit  PTSO10_GPIOE_PSOR_bit at GPIOE_PSOR.B10;
    sbit  PTSO11_GPIOE_PSOR_bit at GPIOE_PSOR.B11;
    sbit  PTSO12_GPIOE_PSOR_bit at GPIOE_PSOR.B12;
    sbit  PTSO13_GPIOE_PSOR_bit at GPIOE_PSOR.B13;
    sbit  PTSO14_GPIOE_PSOR_bit at GPIOE_PSOR.B14;
    sbit  PTSO15_GPIOE_PSOR_bit at GPIOE_PSOR.B15;
    sbit  PTSO16_GPIOE_PSOR_bit at GPIOE_PSOR.B16;
    sbit  PTSO17_GPIOE_PSOR_bit at GPIOE_PSOR.B17;
    sbit  PTSO18_GPIOE_PSOR_bit at GPIOE_PSOR.B18;
    sbit  PTSO19_GPIOE_PSOR_bit at GPIOE_PSOR.B19;
    sbit  PTSO20_GPIOE_PSOR_bit at GPIOE_PSOR.B20;
    sbit  PTSO21_GPIOE_PSOR_bit at GPIOE_PSOR.B21;
    sbit  PTSO22_GPIOE_PSOR_bit at GPIOE_PSOR.B22;
    sbit  PTSO23_GPIOE_PSOR_bit at GPIOE_PSOR.B23;
    sbit  PTSO24_GPIOE_PSOR_bit at GPIOE_PSOR.B24;
    sbit  PTSO25_GPIOE_PSOR_bit at GPIOE_PSOR.B25;
    sbit  PTSO26_GPIOE_PSOR_bit at GPIOE_PSOR.B26;
    sbit  PTSO27_GPIOE_PSOR_bit at GPIOE_PSOR.B27;
    sbit  PTSO28_GPIOE_PSOR_bit at GPIOE_PSOR.B28;
    sbit  PTSO29_GPIOE_PSOR_bit at GPIOE_PSOR.B29;
    sbit  PTSO30_GPIOE_PSOR_bit at GPIOE_PSOR.B30;
    sbit  PTSO31_GPIOE_PSOR_bit at GPIOE_PSOR.B31;

sfr unsigned long   volatile GPIOE_PCOR           absolute 0x400FF108;
    sbit  PTCO0_GPIOE_PCOR_bit at GPIOE_PCOR.B0;
    sbit  PTCO1_GPIOE_PCOR_bit at GPIOE_PCOR.B1;
    sbit  PTCO2_GPIOE_PCOR_bit at GPIOE_PCOR.B2;
    sbit  PTCO3_GPIOE_PCOR_bit at GPIOE_PCOR.B3;
    sbit  PTCO4_GPIOE_PCOR_bit at GPIOE_PCOR.B4;
    sbit  PTCO5_GPIOE_PCOR_bit at GPIOE_PCOR.B5;
    sbit  PTCO6_GPIOE_PCOR_bit at GPIOE_PCOR.B6;
    sbit  PTCO7_GPIOE_PCOR_bit at GPIOE_PCOR.B7;
    sbit  PTCO8_GPIOE_PCOR_bit at GPIOE_PCOR.B8;
    sbit  PTCO9_GPIOE_PCOR_bit at GPIOE_PCOR.B9;
    sbit  PTCO10_GPIOE_PCOR_bit at GPIOE_PCOR.B10;
    sbit  PTCO11_GPIOE_PCOR_bit at GPIOE_PCOR.B11;
    sbit  PTCO12_GPIOE_PCOR_bit at GPIOE_PCOR.B12;
    sbit  PTCO13_GPIOE_PCOR_bit at GPIOE_PCOR.B13;
    sbit  PTCO14_GPIOE_PCOR_bit at GPIOE_PCOR.B14;
    sbit  PTCO15_GPIOE_PCOR_bit at GPIOE_PCOR.B15;
    sbit  PTCO16_GPIOE_PCOR_bit at GPIOE_PCOR.B16;
    sbit  PTCO17_GPIOE_PCOR_bit at GPIOE_PCOR.B17;
    sbit  PTCO18_GPIOE_PCOR_bit at GPIOE_PCOR.B18;
    sbit  PTCO19_GPIOE_PCOR_bit at GPIOE_PCOR.B19;
    sbit  PTCO20_GPIOE_PCOR_bit at GPIOE_PCOR.B20;
    sbit  PTCO21_GPIOE_PCOR_bit at GPIOE_PCOR.B21;
    sbit  PTCO22_GPIOE_PCOR_bit at GPIOE_PCOR.B22;
    sbit  PTCO23_GPIOE_PCOR_bit at GPIOE_PCOR.B23;
    sbit  PTCO24_GPIOE_PCOR_bit at GPIOE_PCOR.B24;
    sbit  PTCO25_GPIOE_PCOR_bit at GPIOE_PCOR.B25;
    sbit  PTCO26_GPIOE_PCOR_bit at GPIOE_PCOR.B26;
    sbit  PTCO27_GPIOE_PCOR_bit at GPIOE_PCOR.B27;
    sbit  PTCO28_GPIOE_PCOR_bit at GPIOE_PCOR.B28;
    sbit  PTCO29_GPIOE_PCOR_bit at GPIOE_PCOR.B29;
    sbit  PTCO30_GPIOE_PCOR_bit at GPIOE_PCOR.B30;
    sbit  PTCO31_GPIOE_PCOR_bit at GPIOE_PCOR.B31;

sfr unsigned long   volatile GPIOE_PTOR           absolute 0x400FF10C;
    sbit  PTTO0_GPIOE_PTOR_bit at GPIOE_PTOR.B0;
    sbit  PTTO1_GPIOE_PTOR_bit at GPIOE_PTOR.B1;
    sbit  PTTO2_GPIOE_PTOR_bit at GPIOE_PTOR.B2;
    sbit  PTTO3_GPIOE_PTOR_bit at GPIOE_PTOR.B3;
    sbit  PTTO4_GPIOE_PTOR_bit at GPIOE_PTOR.B4;
    sbit  PTTO5_GPIOE_PTOR_bit at GPIOE_PTOR.B5;
    sbit  PTTO6_GPIOE_PTOR_bit at GPIOE_PTOR.B6;
    sbit  PTTO7_GPIOE_PTOR_bit at GPIOE_PTOR.B7;
    sbit  PTTO8_GPIOE_PTOR_bit at GPIOE_PTOR.B8;
    sbit  PTTO9_GPIOE_PTOR_bit at GPIOE_PTOR.B9;
    sbit  PTTO10_GPIOE_PTOR_bit at GPIOE_PTOR.B10;
    sbit  PTTO11_GPIOE_PTOR_bit at GPIOE_PTOR.B11;
    sbit  PTTO12_GPIOE_PTOR_bit at GPIOE_PTOR.B12;
    sbit  PTTO13_GPIOE_PTOR_bit at GPIOE_PTOR.B13;
    sbit  PTTO14_GPIOE_PTOR_bit at GPIOE_PTOR.B14;
    sbit  PTTO15_GPIOE_PTOR_bit at GPIOE_PTOR.B15;
    sbit  PTTO16_GPIOE_PTOR_bit at GPIOE_PTOR.B16;
    sbit  PTTO17_GPIOE_PTOR_bit at GPIOE_PTOR.B17;
    sbit  PTTO18_GPIOE_PTOR_bit at GPIOE_PTOR.B18;
    sbit  PTTO19_GPIOE_PTOR_bit at GPIOE_PTOR.B19;
    sbit  PTTO20_GPIOE_PTOR_bit at GPIOE_PTOR.B20;
    sbit  PTTO21_GPIOE_PTOR_bit at GPIOE_PTOR.B21;
    sbit  PTTO22_GPIOE_PTOR_bit at GPIOE_PTOR.B22;
    sbit  PTTO23_GPIOE_PTOR_bit at GPIOE_PTOR.B23;
    sbit  PTTO24_GPIOE_PTOR_bit at GPIOE_PTOR.B24;
    sbit  PTTO25_GPIOE_PTOR_bit at GPIOE_PTOR.B25;
    sbit  PTTO26_GPIOE_PTOR_bit at GPIOE_PTOR.B26;
    sbit  PTTO27_GPIOE_PTOR_bit at GPIOE_PTOR.B27;
    sbit  PTTO28_GPIOE_PTOR_bit at GPIOE_PTOR.B28;
    sbit  PTTO29_GPIOE_PTOR_bit at GPIOE_PTOR.B29;
    sbit  PTTO30_GPIOE_PTOR_bit at GPIOE_PTOR.B30;
    sbit  PTTO31_GPIOE_PTOR_bit at GPIOE_PTOR.B31;

sfr unsigned long   volatile GPIOE_PDIR           absolute 0x400FF110;
    sbit  PDI0_GPIOE_PDIR_bit at GPIOE_PDIR.B0;
    sbit  PDI1_GPIOE_PDIR_bit at GPIOE_PDIR.B1;
    sbit  PDI2_GPIOE_PDIR_bit at GPIOE_PDIR.B2;
    sbit  PDI3_GPIOE_PDIR_bit at GPIOE_PDIR.B3;
    sbit  PDI4_GPIOE_PDIR_bit at GPIOE_PDIR.B4;
    sbit  PDI5_GPIOE_PDIR_bit at GPIOE_PDIR.B5;
    sbit  PDI6_GPIOE_PDIR_bit at GPIOE_PDIR.B6;
    sbit  PDI7_GPIOE_PDIR_bit at GPIOE_PDIR.B7;
    sbit  PDI8_GPIOE_PDIR_bit at GPIOE_PDIR.B8;
    sbit  PDI9_GPIOE_PDIR_bit at GPIOE_PDIR.B9;
    sbit  PDI10_GPIOE_PDIR_bit at GPIOE_PDIR.B10;
    sbit  PDI11_GPIOE_PDIR_bit at GPIOE_PDIR.B11;
    sbit  PDI12_GPIOE_PDIR_bit at GPIOE_PDIR.B12;
    sbit  PDI13_GPIOE_PDIR_bit at GPIOE_PDIR.B13;
    sbit  PDI14_GPIOE_PDIR_bit at GPIOE_PDIR.B14;
    sbit  PDI15_GPIOE_PDIR_bit at GPIOE_PDIR.B15;
    sbit  PDI16_GPIOE_PDIR_bit at GPIOE_PDIR.B16;
    sbit  PDI17_GPIOE_PDIR_bit at GPIOE_PDIR.B17;
    sbit  PDI18_GPIOE_PDIR_bit at GPIOE_PDIR.B18;
    sbit  PDI19_GPIOE_PDIR_bit at GPIOE_PDIR.B19;
    sbit  PDI20_GPIOE_PDIR_bit at GPIOE_PDIR.B20;
    sbit  PDI21_GPIOE_PDIR_bit at GPIOE_PDIR.B21;
    sbit  PDI22_GPIOE_PDIR_bit at GPIOE_PDIR.B22;
    sbit  PDI23_GPIOE_PDIR_bit at GPIOE_PDIR.B23;
    sbit  PDI24_GPIOE_PDIR_bit at GPIOE_PDIR.B24;
    sbit  PDI25_GPIOE_PDIR_bit at GPIOE_PDIR.B25;
    sbit  PDI26_GPIOE_PDIR_bit at GPIOE_PDIR.B26;
    sbit  PDI27_GPIOE_PDIR_bit at GPIOE_PDIR.B27;
    sbit  PDI28_GPIOE_PDIR_bit at GPIOE_PDIR.B28;
    sbit  PDI29_GPIOE_PDIR_bit at GPIOE_PDIR.B29;
    sbit  PDI30_GPIOE_PDIR_bit at GPIOE_PDIR.B30;
    sbit  PDI31_GPIOE_PDIR_bit at GPIOE_PDIR.B31;

sfr unsigned long   volatile GPIOE_PDDR           absolute 0x400FF114;
    sbit  PDD0_GPIOE_PDDR_bit at GPIOE_PDDR.B0;
    sbit  PDD1_GPIOE_PDDR_bit at GPIOE_PDDR.B1;
    sbit  PDD2_GPIOE_PDDR_bit at GPIOE_PDDR.B2;
    sbit  PDD3_GPIOE_PDDR_bit at GPIOE_PDDR.B3;
    sbit  PDD4_GPIOE_PDDR_bit at GPIOE_PDDR.B4;
    sbit  PDD5_GPIOE_PDDR_bit at GPIOE_PDDR.B5;
    sbit  PDD6_GPIOE_PDDR_bit at GPIOE_PDDR.B6;
    sbit  PDD7_GPIOE_PDDR_bit at GPIOE_PDDR.B7;
    sbit  PDD8_GPIOE_PDDR_bit at GPIOE_PDDR.B8;
    sbit  PDD9_GPIOE_PDDR_bit at GPIOE_PDDR.B9;
    sbit  PDD10_GPIOE_PDDR_bit at GPIOE_PDDR.B10;
    sbit  PDD11_GPIOE_PDDR_bit at GPIOE_PDDR.B11;
    sbit  PDD12_GPIOE_PDDR_bit at GPIOE_PDDR.B12;
    sbit  PDD13_GPIOE_PDDR_bit at GPIOE_PDDR.B13;
    sbit  PDD14_GPIOE_PDDR_bit at GPIOE_PDDR.B14;
    sbit  PDD15_GPIOE_PDDR_bit at GPIOE_PDDR.B15;
    sbit  PDD16_GPIOE_PDDR_bit at GPIOE_PDDR.B16;
    sbit  PDD17_GPIOE_PDDR_bit at GPIOE_PDDR.B17;
    sbit  PDD18_GPIOE_PDDR_bit at GPIOE_PDDR.B18;
    sbit  PDD19_GPIOE_PDDR_bit at GPIOE_PDDR.B19;
    sbit  PDD20_GPIOE_PDDR_bit at GPIOE_PDDR.B20;
    sbit  PDD21_GPIOE_PDDR_bit at GPIOE_PDDR.B21;
    sbit  PDD22_GPIOE_PDDR_bit at GPIOE_PDDR.B22;
    sbit  PDD23_GPIOE_PDDR_bit at GPIOE_PDDR.B23;
    sbit  PDD24_GPIOE_PDDR_bit at GPIOE_PDDR.B24;
    sbit  PDD25_GPIOE_PDDR_bit at GPIOE_PDDR.B25;
    sbit  PDD26_GPIOE_PDDR_bit at GPIOE_PDDR.B26;
    sbit  PDD27_GPIOE_PDDR_bit at GPIOE_PDDR.B27;
    sbit  PDD28_GPIOE_PDDR_bit at GPIOE_PDDR.B28;
    sbit  PDD29_GPIOE_PDDR_bit at GPIOE_PDDR.B29;
    sbit  PDD30_GPIOE_PDDR_bit at GPIOE_PDDR.B30;
    sbit  PDD31_GPIOE_PDDR_bit at GPIOE_PDDR.B31;

sfr far unsigned int   volatile MCM_PLASC            absolute 0xE0080008;
    sbit  ASC0_MCM_PLASC_bit at MCM_PLASC.B0;
    sbit  ASC1_MCM_PLASC_bit at MCM_PLASC.B1;
    sbit  ASC2_MCM_PLASC_bit at MCM_PLASC.B2;
    sbit  ASC3_MCM_PLASC_bit at MCM_PLASC.B3;
    const register unsigned short int ASC4 = 4;
    sbit  ASC4_bit at MCM_PLASC.B4;
    const register unsigned short int ASC5 = 5;
    sbit  ASC5_bit at MCM_PLASC.B5;
    const register unsigned short int ASC6 = 6;
    sbit  ASC6_bit at MCM_PLASC.B6;
    const register unsigned short int ASC7 = 7;
    sbit  ASC7_bit at MCM_PLASC.B7;

sfr far unsigned int   volatile MCM_PLAMC            absolute 0xE008000A;
    const register unsigned short int AMC0 = 0;
    sbit  AMC0_bit at MCM_PLAMC.B0;
    const register unsigned short int AMC1 = 1;
    sbit  AMC1_bit at MCM_PLAMC.B1;
    const register unsigned short int AMC2 = 2;
    sbit  AMC2_bit at MCM_PLAMC.B2;
    const register unsigned short int AMC3 = 3;
    sbit  AMC3_bit at MCM_PLAMC.B3;
    const register unsigned short int AMC4 = 4;
    sbit  AMC4_bit at MCM_PLAMC.B4;
    const register unsigned short int AMC5 = 5;
    sbit  AMC5_bit at MCM_PLAMC.B5;
    const register unsigned short int AMC6 = 6;
    sbit  AMC6_bit at MCM_PLAMC.B6;
    const register unsigned short int AMC7 = 7;
    sbit  AMC7_bit at MCM_PLAMC.B7;

sfr far unsigned long   volatile MCM_CR               absolute 0xE008000C;
    const register unsigned short int SRAMUAP0 = 24;
    sbit  SRAMUAP0_bit at MCM_CR.B24;
    const register unsigned short int SRAMUAP1 = 25;
    sbit  SRAMUAP1_bit at MCM_CR.B25;
    const register unsigned short int SRAMUWP = 26;
    sbit  SRAMUWP_bit at MCM_CR.B26;
    const register unsigned short int SRAMLAP0 = 28;
    sbit  SRAMLAP0_bit at MCM_CR.B28;
    const register unsigned short int SRAMLAP1 = 29;
    sbit  SRAMLAP1_bit at MCM_CR.B29;
    const register unsigned short int SRAMLWP = 30;
    sbit  SRAMLWP_bit at MCM_CR.B30;

sfr far unsigned long   volatile MCM_ISCR             absolute 0xE0080010;
    const register unsigned short int FIOC = 8;
    sbit  FIOC_bit at MCM_ISCR.B8;
    const register unsigned short int FDZC = 9;
    sbit  FDZC_bit at MCM_ISCR.B9;
    const register unsigned short int FOFC = 10;
    sbit  FOFC_bit at MCM_ISCR.B10;
    const register unsigned short int FUFC = 11;
    sbit  FUFC_bit at MCM_ISCR.B11;
    const register unsigned short int FIXC = 12;
    sbit  FIXC_bit at MCM_ISCR.B12;
    const register unsigned short int FIDC = 15;
    sbit  FIDC_bit at MCM_ISCR.B15;
    const register unsigned short int FIOCE = 24;
    sbit  FIOCE_bit at MCM_ISCR.B24;
    const register unsigned short int FDZCE = 25;
    sbit  FDZCE_bit at MCM_ISCR.B25;
    const register unsigned short int FOFCE = 26;
    sbit  FOFCE_bit at MCM_ISCR.B26;
    const register unsigned short int FUFCE = 27;
    sbit  FUFCE_bit at MCM_ISCR.B27;
    const register unsigned short int FIXCE = 28;
    sbit  FIXCE_bit at MCM_ISCR.B28;
    const register unsigned short int FIDCE = 31;
    sbit  FIDCE_bit at MCM_ISCR.B31;

sfr far unsigned long   volatile MCM_FADR             absolute 0xE0080020;
    const register unsigned short int ADDRESS0 = 0;
    sbit  ADDRESS0_bit at MCM_FADR.B0;
    const register unsigned short int ADDRESS1 = 1;
    sbit  ADDRESS1_bit at MCM_FADR.B1;
    const register unsigned short int ADDRESS2 = 2;
    sbit  ADDRESS2_bit at MCM_FADR.B2;
    const register unsigned short int ADDRESS3 = 3;
    sbit  ADDRESS3_bit at MCM_FADR.B3;
    const register unsigned short int ADDRESS4 = 4;
    sbit  ADDRESS4_bit at MCM_FADR.B4;
    const register unsigned short int ADDRESS5 = 5;
    sbit  ADDRESS5_bit at MCM_FADR.B5;
    const register unsigned short int ADDRESS6 = 6;
    sbit  ADDRESS6_bit at MCM_FADR.B6;
    const register unsigned short int ADDRESS7 = 7;
    sbit  ADDRESS7_bit at MCM_FADR.B7;
    const register unsigned short int ADDRESS8 = 8;
    sbit  ADDRESS8_bit at MCM_FADR.B8;
    const register unsigned short int ADDRESS9 = 9;
    sbit  ADDRESS9_bit at MCM_FADR.B9;
    const register unsigned short int ADDRESS10 = 10;
    sbit  ADDRESS10_bit at MCM_FADR.B10;
    const register unsigned short int ADDRESS11 = 11;
    sbit  ADDRESS11_bit at MCM_FADR.B11;
    const register unsigned short int ADDRESS12 = 12;
    sbit  ADDRESS12_bit at MCM_FADR.B12;
    const register unsigned short int ADDRESS13 = 13;
    sbit  ADDRESS13_bit at MCM_FADR.B13;
    const register unsigned short int ADDRESS14 = 14;
    sbit  ADDRESS14_bit at MCM_FADR.B14;
    const register unsigned short int ADDRESS15 = 15;
    sbit  ADDRESS15_bit at MCM_FADR.B15;
    const register unsigned short int ADDRESS16 = 16;
    sbit  ADDRESS16_bit at MCM_FADR.B16;
    const register unsigned short int ADDRESS17 = 17;
    sbit  ADDRESS17_bit at MCM_FADR.B17;
    const register unsigned short int ADDRESS18 = 18;
    sbit  ADDRESS18_bit at MCM_FADR.B18;
    const register unsigned short int ADDRESS19 = 19;
    sbit  ADDRESS19_bit at MCM_FADR.B19;
    const register unsigned short int ADDRESS20 = 20;
    sbit  ADDRESS20_bit at MCM_FADR.B20;
    const register unsigned short int ADDRESS21 = 21;
    sbit  ADDRESS21_bit at MCM_FADR.B21;
    const register unsigned short int ADDRESS22 = 22;
    sbit  ADDRESS22_bit at MCM_FADR.B22;
    const register unsigned short int ADDRESS23 = 23;
    sbit  ADDRESS23_bit at MCM_FADR.B23;
    const register unsigned short int ADDRESS24 = 24;
    sbit  ADDRESS24_bit at MCM_FADR.B24;
    const register unsigned short int ADDRESS25 = 25;
    sbit  ADDRESS25_bit at MCM_FADR.B25;
    const register unsigned short int ADDRESS26 = 26;
    sbit  ADDRESS26_bit at MCM_FADR.B26;
    const register unsigned short int ADDRESS27 = 27;
    sbit  ADDRESS27_bit at MCM_FADR.B27;
    const register unsigned short int ADDRESS28 = 28;
    sbit  ADDRESS28_bit at MCM_FADR.B28;
    const register unsigned short int ADDRESS29 = 29;
    sbit  ADDRESS29_bit at MCM_FADR.B29;
    const register unsigned short int ADDRESS30 = 30;
    sbit  ADDRESS30_bit at MCM_FADR.B30;
    const register unsigned short int ADDRESS31 = 31;
    sbit  ADDRESS31_bit at MCM_FADR.B31;

sfr far unsigned long   volatile MCM_FATR             absolute 0xE0080024;
    const register unsigned short int BEDA = 0;
    sbit  BEDA_bit at MCM_FATR.B0;
    const register unsigned short int BEMD = 1;
    sbit  BEMD_bit at MCM_FATR.B1;
    const register unsigned short int BESZ0 = 4;
    sbit  BESZ0_bit at MCM_FATR.B4;
    const register unsigned short int BESZ1 = 5;
    sbit  BESZ1_bit at MCM_FATR.B5;
    const register unsigned short int BEWT = 7;
    sbit  BEWT_bit at MCM_FATR.B7;
    const register unsigned short int BEMN0 = 8;
    sbit  BEMN0_bit at MCM_FATR.B8;
    const register unsigned short int BEMN1 = 9;
    sbit  BEMN1_bit at MCM_FATR.B9;
    const register unsigned short int BEMN2 = 10;
    sbit  BEMN2_bit at MCM_FATR.B10;
    const register unsigned short int BEMN3 = 11;
    sbit  BEMN3_bit at MCM_FATR.B11;
    const register unsigned short int BEOVR = 31;
    sbit  BEOVR_bit at MCM_FATR.B31;

sfr far unsigned long   volatile MCM_FDR              absolute 0xE0080028;
    sbit  DATA0_MCM_FDR_bit at MCM_FDR.B0;
    sbit  DATA1_MCM_FDR_bit at MCM_FDR.B1;
    sbit  DATA2_MCM_FDR_bit at MCM_FDR.B2;
    sbit  DATA3_MCM_FDR_bit at MCM_FDR.B3;
    sbit  DATA4_MCM_FDR_bit at MCM_FDR.B4;
    sbit  DATA5_MCM_FDR_bit at MCM_FDR.B5;
    sbit  DATA6_MCM_FDR_bit at MCM_FDR.B6;
    sbit  DATA7_MCM_FDR_bit at MCM_FDR.B7;
    sbit  DATA8_MCM_FDR_bit at MCM_FDR.B8;
    sbit  DATA9_MCM_FDR_bit at MCM_FDR.B9;
    sbit  DATA10_MCM_FDR_bit at MCM_FDR.B10;
    sbit  DATA11_MCM_FDR_bit at MCM_FDR.B11;
    sbit  DATA12_MCM_FDR_bit at MCM_FDR.B12;
    sbit  DATA13_MCM_FDR_bit at MCM_FDR.B13;
    sbit  DATA14_MCM_FDR_bit at MCM_FDR.B14;
    sbit  DATA15_MCM_FDR_bit at MCM_FDR.B15;
    sbit  DATA16_MCM_FDR_bit at MCM_FDR.B16;
    sbit  DATA17_MCM_FDR_bit at MCM_FDR.B17;
    sbit  DATA18_MCM_FDR_bit at MCM_FDR.B18;
    sbit  DATA19_MCM_FDR_bit at MCM_FDR.B19;
    sbit  DATA20_MCM_FDR_bit at MCM_FDR.B20;
    sbit  DATA21_MCM_FDR_bit at MCM_FDR.B21;
    sbit  DATA22_MCM_FDR_bit at MCM_FDR.B22;
    sbit  DATA23_MCM_FDR_bit at MCM_FDR.B23;
    sbit  DATA24_MCM_FDR_bit at MCM_FDR.B24;
    sbit  DATA25_MCM_FDR_bit at MCM_FDR.B25;
    sbit  DATA26_MCM_FDR_bit at MCM_FDR.B26;
    sbit  DATA27_MCM_FDR_bit at MCM_FDR.B27;
    sbit  DATA28_MCM_FDR_bit at MCM_FDR.B28;
    sbit  DATA29_MCM_FDR_bit at MCM_FDR.B29;
    sbit  DATA30_MCM_FDR_bit at MCM_FDR.B30;
    sbit  DATA31_MCM_FDR_bit at MCM_FDR.B31;

sfr far unsigned long   volatile MCM_PID              absolute 0xE0080030;
    sbit  PID0_MCM_PID_bit at MCM_PID.B0;
    sbit  PID1_MCM_PID_bit at MCM_PID.B1;
    sbit  PID2_MCM_PID_bit at MCM_PID.B2;
    sbit  PID3_MCM_PID_bit at MCM_PID.B3;
    sbit  PID4_MCM_PID_bit at MCM_PID.B4;
    sbit  PID5_MCM_PID_bit at MCM_PID.B5;
    sbit  PID6_MCM_PID_bit at MCM_PID.B6;
    sbit  PID7_MCM_PID_bit at MCM_PID.B7;

sfr far unsigned long   volatile MCM_CPO              absolute 0xE0080040;
    const register unsigned short int CPOREQ = 0;
    sbit  CPOREQ_bit at MCM_CPO.B0;
    const register unsigned short int CPOACK = 1;
    sbit  CPOACK_bit at MCM_CPO.B1;
    const register unsigned short int CPOWOI = 2;
    sbit  CPOWOI_bit at MCM_CPO.B2;

sfr far unsigned long   volatile CAU_DIRECT0          absolute 0xE0081000;
sfr far unsigned long   volatile CAU_DIRECT1          absolute 0xE0081004;
sfr far unsigned long   volatile CAU_DIRECT2          absolute 0xE0081008;
sfr far unsigned long   volatile CAU_DIRECT3          absolute 0xE008100C;
sfr far unsigned long   volatile CAU_DIRECT4          absolute 0xE0081010;
sfr far unsigned long   volatile CAU_DIRECT5          absolute 0xE0081014;
sfr far unsigned long   volatile CAU_DIRECT6          absolute 0xE0081018;
sfr far unsigned long   volatile CAU_DIRECT7          absolute 0xE008101C;
sfr far unsigned long   volatile CAU_DIRECT8          absolute 0xE0081020;
sfr far unsigned long   volatile CAU_DIRECT9          absolute 0xE0081024;
sfr far unsigned long   volatile CAU_DIRECT10         absolute 0xE0081028;
sfr far unsigned long   volatile CAU_DIRECT11         absolute 0xE008102C;
sfr far unsigned long   volatile CAU_DIRECT12         absolute 0xE0081030;
sfr far unsigned long   volatile CAU_DIRECT13         absolute 0xE0081034;
sfr far unsigned long   volatile CAU_DIRECT14         absolute 0xE0081038;
sfr far unsigned long   volatile CAU_DIRECT15         absolute 0xE008103C;
sfr far unsigned long   volatile CAU_LDR_CASR         absolute 0xE0081840;
    sbit  IC_CAU_LDR_CASR_bit at CAU_LDR_CASR.B0;
    const register unsigned short int DPE = 1;
    sbit  DPE_bit at CAU_LDR_CASR.B1;
    sbit  VER0_CAU_LDR_CASR_bit at CAU_LDR_CASR.B28;
    sbit  VER1_CAU_LDR_CASR_bit at CAU_LDR_CASR.B29;
    sbit  VER2_CAU_LDR_CASR_bit at CAU_LDR_CASR.B30;
    sbit  VER3_CAU_LDR_CASR_bit at CAU_LDR_CASR.B31;

sfr far unsigned long   volatile CAU_LDR_CAA          absolute 0xE0081844;
    const register unsigned short int ACC0 = 0;
    sbit  ACC0_bit at CAU_LDR_CAA.B0;
    const register unsigned short int ACC1 = 1;
    sbit  ACC1_bit at CAU_LDR_CAA.B1;
    const register unsigned short int ACC2 = 2;
    sbit  ACC2_bit at CAU_LDR_CAA.B2;
    const register unsigned short int ACC3 = 3;
    sbit  ACC3_bit at CAU_LDR_CAA.B3;
    const register unsigned short int ACC4 = 4;
    sbit  ACC4_bit at CAU_LDR_CAA.B4;
    const register unsigned short int ACC5 = 5;
    sbit  ACC5_bit at CAU_LDR_CAA.B5;
    const register unsigned short int ACC6 = 6;
    sbit  ACC6_bit at CAU_LDR_CAA.B6;
    const register unsigned short int ACC7 = 7;
    sbit  ACC7_bit at CAU_LDR_CAA.B7;
    const register unsigned short int ACC8 = 8;
    sbit  ACC8_bit at CAU_LDR_CAA.B8;
    const register unsigned short int ACC9 = 9;
    sbit  ACC9_bit at CAU_LDR_CAA.B9;
    const register unsigned short int ACC10 = 10;
    sbit  ACC10_bit at CAU_LDR_CAA.B10;
    const register unsigned short int ACC11 = 11;
    sbit  ACC11_bit at CAU_LDR_CAA.B11;
    const register unsigned short int ACC12 = 12;
    sbit  ACC12_bit at CAU_LDR_CAA.B12;
    const register unsigned short int ACC13 = 13;
    sbit  ACC13_bit at CAU_LDR_CAA.B13;
    const register unsigned short int ACC14 = 14;
    sbit  ACC14_bit at CAU_LDR_CAA.B14;
    const register unsigned short int ACC15 = 15;
    sbit  ACC15_bit at CAU_LDR_CAA.B15;
    const register unsigned short int ACC16 = 16;
    sbit  ACC16_bit at CAU_LDR_CAA.B16;
    const register unsigned short int ACC17 = 17;
    sbit  ACC17_bit at CAU_LDR_CAA.B17;
    const register unsigned short int ACC18 = 18;
    sbit  ACC18_bit at CAU_LDR_CAA.B18;
    const register unsigned short int ACC19 = 19;
    sbit  ACC19_bit at CAU_LDR_CAA.B19;
    const register unsigned short int ACC20 = 20;
    sbit  ACC20_bit at CAU_LDR_CAA.B20;
    const register unsigned short int ACC21 = 21;
    sbit  ACC21_bit at CAU_LDR_CAA.B21;
    const register unsigned short int ACC22 = 22;
    sbit  ACC22_bit at CAU_LDR_CAA.B22;
    const register unsigned short int ACC23 = 23;
    sbit  ACC23_bit at CAU_LDR_CAA.B23;
    const register unsigned short int ACC24 = 24;
    sbit  ACC24_bit at CAU_LDR_CAA.B24;
    const register unsigned short int ACC25 = 25;
    sbit  ACC25_bit at CAU_LDR_CAA.B25;
    const register unsigned short int ACC26 = 26;
    sbit  ACC26_bit at CAU_LDR_CAA.B26;
    const register unsigned short int ACC27 = 27;
    sbit  ACC27_bit at CAU_LDR_CAA.B27;
    const register unsigned short int ACC28 = 28;
    sbit  ACC28_bit at CAU_LDR_CAA.B28;
    const register unsigned short int ACC29 = 29;
    sbit  ACC29_bit at CAU_LDR_CAA.B29;
    const register unsigned short int ACC30 = 30;
    sbit  ACC30_bit at CAU_LDR_CAA.B30;
    const register unsigned short int ACC31 = 31;
    sbit  ACC31_bit at CAU_LDR_CAA.B31;

sfr far unsigned long   volatile CAU_LDR_CA0          absolute 0xE0081848;
    const register unsigned short int CA00 = 0;
    sbit  CA00_bit at CAU_LDR_CA0.B0;
    const register unsigned short int CA01 = 1;
    sbit  CA01_bit at CAU_LDR_CA0.B1;
    const register unsigned short int CA02 = 2;
    sbit  CA02_bit at CAU_LDR_CA0.B2;
    const register unsigned short int CA03 = 3;
    sbit  CA03_bit at CAU_LDR_CA0.B3;
    const register unsigned short int CA04 = 4;
    sbit  CA04_bit at CAU_LDR_CA0.B4;
    const register unsigned short int CA05 = 5;
    sbit  CA05_bit at CAU_LDR_CA0.B5;
    const register unsigned short int CA06 = 6;
    sbit  CA06_bit at CAU_LDR_CA0.B6;
    const register unsigned short int CA07 = 7;
    sbit  CA07_bit at CAU_LDR_CA0.B7;
    const register unsigned short int CA08 = 8;
    sbit  CA08_bit at CAU_LDR_CA0.B8;
    const register unsigned short int CA09 = 9;
    sbit  CA09_bit at CAU_LDR_CA0.B9;
    const register unsigned short int CA010 = 10;
    sbit  CA010_bit at CAU_LDR_CA0.B10;
    const register unsigned short int CA011 = 11;
    sbit  CA011_bit at CAU_LDR_CA0.B11;
    const register unsigned short int CA012 = 12;
    sbit  CA012_bit at CAU_LDR_CA0.B12;
    const register unsigned short int CA013 = 13;
    sbit  CA013_bit at CAU_LDR_CA0.B13;
    const register unsigned short int CA014 = 14;
    sbit  CA014_bit at CAU_LDR_CA0.B14;
    const register unsigned short int CA015 = 15;
    sbit  CA015_bit at CAU_LDR_CA0.B15;
    const register unsigned short int CA016 = 16;
    sbit  CA016_bit at CAU_LDR_CA0.B16;
    const register unsigned short int CA017 = 17;
    sbit  CA017_bit at CAU_LDR_CA0.B17;
    const register unsigned short int CA018 = 18;
    sbit  CA018_bit at CAU_LDR_CA0.B18;
    const register unsigned short int CA019 = 19;
    sbit  CA019_bit at CAU_LDR_CA0.B19;
    const register unsigned short int CA020 = 20;
    sbit  CA020_bit at CAU_LDR_CA0.B20;
    const register unsigned short int CA021 = 21;
    sbit  CA021_bit at CAU_LDR_CA0.B21;
    const register unsigned short int CA022 = 22;
    sbit  CA022_bit at CAU_LDR_CA0.B22;
    const register unsigned short int CA023 = 23;
    sbit  CA023_bit at CAU_LDR_CA0.B23;
    const register unsigned short int CA024 = 24;
    sbit  CA024_bit at CAU_LDR_CA0.B24;
    const register unsigned short int CA025 = 25;
    sbit  CA025_bit at CAU_LDR_CA0.B25;
    const register unsigned short int CA026 = 26;
    sbit  CA026_bit at CAU_LDR_CA0.B26;
    const register unsigned short int CA027 = 27;
    sbit  CA027_bit at CAU_LDR_CA0.B27;
    const register unsigned short int CA028 = 28;
    sbit  CA028_bit at CAU_LDR_CA0.B28;
    const register unsigned short int CA029 = 29;
    sbit  CA029_bit at CAU_LDR_CA0.B29;
    const register unsigned short int CA030 = 30;
    sbit  CA030_bit at CAU_LDR_CA0.B30;
    const register unsigned short int CA031 = 31;
    sbit  CA031_bit at CAU_LDR_CA0.B31;

sfr far unsigned long   volatile CAU_LDR_CA1          absolute 0xE008184C;
    const register unsigned short int CA10 = 0;
    sbit  CA10_bit at CAU_LDR_CA1.B0;
    const register unsigned short int CA11 = 1;
    sbit  CA11_bit at CAU_LDR_CA1.B1;
    const register unsigned short int CA12 = 2;
    sbit  CA12_bit at CAU_LDR_CA1.B2;
    const register unsigned short int CA13 = 3;
    sbit  CA13_bit at CAU_LDR_CA1.B3;
    const register unsigned short int CA14 = 4;
    sbit  CA14_bit at CAU_LDR_CA1.B4;
    const register unsigned short int CA15 = 5;
    sbit  CA15_bit at CAU_LDR_CA1.B5;
    const register unsigned short int CA16 = 6;
    sbit  CA16_bit at CAU_LDR_CA1.B6;
    const register unsigned short int CA17 = 7;
    sbit  CA17_bit at CAU_LDR_CA1.B7;
    const register unsigned short int CA18 = 8;
    sbit  CA18_bit at CAU_LDR_CA1.B8;
    const register unsigned short int CA19 = 9;
    sbit  CA19_bit at CAU_LDR_CA1.B9;
    const register unsigned short int CA110 = 10;
    sbit  CA110_bit at CAU_LDR_CA1.B10;
    const register unsigned short int CA111 = 11;
    sbit  CA111_bit at CAU_LDR_CA1.B11;
    const register unsigned short int CA112 = 12;
    sbit  CA112_bit at CAU_LDR_CA1.B12;
    const register unsigned short int CA113 = 13;
    sbit  CA113_bit at CAU_LDR_CA1.B13;
    const register unsigned short int CA114 = 14;
    sbit  CA114_bit at CAU_LDR_CA1.B14;
    const register unsigned short int CA115 = 15;
    sbit  CA115_bit at CAU_LDR_CA1.B15;
    const register unsigned short int CA116 = 16;
    sbit  CA116_bit at CAU_LDR_CA1.B16;
    const register unsigned short int CA117 = 17;
    sbit  CA117_bit at CAU_LDR_CA1.B17;
    const register unsigned short int CA118 = 18;
    sbit  CA118_bit at CAU_LDR_CA1.B18;
    const register unsigned short int CA119 = 19;
    sbit  CA119_bit at CAU_LDR_CA1.B19;
    const register unsigned short int CA120 = 20;
    sbit  CA120_bit at CAU_LDR_CA1.B20;
    const register unsigned short int CA121 = 21;
    sbit  CA121_bit at CAU_LDR_CA1.B21;
    const register unsigned short int CA122 = 22;
    sbit  CA122_bit at CAU_LDR_CA1.B22;
    const register unsigned short int CA123 = 23;
    sbit  CA123_bit at CAU_LDR_CA1.B23;
    const register unsigned short int CA124 = 24;
    sbit  CA124_bit at CAU_LDR_CA1.B24;
    const register unsigned short int CA125 = 25;
    sbit  CA125_bit at CAU_LDR_CA1.B25;
    const register unsigned short int CA126 = 26;
    sbit  CA126_bit at CAU_LDR_CA1.B26;
    const register unsigned short int CA127 = 27;
    sbit  CA127_bit at CAU_LDR_CA1.B27;
    const register unsigned short int CA128 = 28;
    sbit  CA128_bit at CAU_LDR_CA1.B28;
    const register unsigned short int CA129 = 29;
    sbit  CA129_bit at CAU_LDR_CA1.B29;
    const register unsigned short int CA130 = 30;
    sbit  CA130_bit at CAU_LDR_CA1.B30;
    const register unsigned short int CA131 = 31;
    sbit  CA131_bit at CAU_LDR_CA1.B31;

sfr far unsigned long   volatile CAU_LDR_CA2          absolute 0xE0081850;
    const register unsigned short int CA20 = 0;
    sbit  CA20_bit at CAU_LDR_CA2.B0;
    const register unsigned short int CA21 = 1;
    sbit  CA21_bit at CAU_LDR_CA2.B1;
    const register unsigned short int CA22 = 2;
    sbit  CA22_bit at CAU_LDR_CA2.B2;
    const register unsigned short int CA23 = 3;
    sbit  CA23_bit at CAU_LDR_CA2.B3;
    const register unsigned short int CA24 = 4;
    sbit  CA24_bit at CAU_LDR_CA2.B4;
    const register unsigned short int CA25 = 5;
    sbit  CA25_bit at CAU_LDR_CA2.B5;
    const register unsigned short int CA26 = 6;
    sbit  CA26_bit at CAU_LDR_CA2.B6;
    const register unsigned short int CA27 = 7;
    sbit  CA27_bit at CAU_LDR_CA2.B7;
    const register unsigned short int CA28 = 8;
    sbit  CA28_bit at CAU_LDR_CA2.B8;
    const register unsigned short int CA29 = 9;
    sbit  CA29_bit at CAU_LDR_CA2.B9;
    const register unsigned short int CA210 = 10;
    sbit  CA210_bit at CAU_LDR_CA2.B10;
    const register unsigned short int CA211 = 11;
    sbit  CA211_bit at CAU_LDR_CA2.B11;
    const register unsigned short int CA212 = 12;
    sbit  CA212_bit at CAU_LDR_CA2.B12;
    const register unsigned short int CA213 = 13;
    sbit  CA213_bit at CAU_LDR_CA2.B13;
    const register unsigned short int CA214 = 14;
    sbit  CA214_bit at CAU_LDR_CA2.B14;
    const register unsigned short int CA215 = 15;
    sbit  CA215_bit at CAU_LDR_CA2.B15;
    const register unsigned short int CA216 = 16;
    sbit  CA216_bit at CAU_LDR_CA2.B16;
    const register unsigned short int CA217 = 17;
    sbit  CA217_bit at CAU_LDR_CA2.B17;
    const register unsigned short int CA218 = 18;
    sbit  CA218_bit at CAU_LDR_CA2.B18;
    const register unsigned short int CA219 = 19;
    sbit  CA219_bit at CAU_LDR_CA2.B19;
    const register unsigned short int CA220 = 20;
    sbit  CA220_bit at CAU_LDR_CA2.B20;
    const register unsigned short int CA221 = 21;
    sbit  CA221_bit at CAU_LDR_CA2.B21;
    const register unsigned short int CA222 = 22;
    sbit  CA222_bit at CAU_LDR_CA2.B22;
    const register unsigned short int CA223 = 23;
    sbit  CA223_bit at CAU_LDR_CA2.B23;
    const register unsigned short int CA224 = 24;
    sbit  CA224_bit at CAU_LDR_CA2.B24;
    const register unsigned short int CA225 = 25;
    sbit  CA225_bit at CAU_LDR_CA2.B25;
    const register unsigned short int CA226 = 26;
    sbit  CA226_bit at CAU_LDR_CA2.B26;
    const register unsigned short int CA227 = 27;
    sbit  CA227_bit at CAU_LDR_CA2.B27;
    const register unsigned short int CA228 = 28;
    sbit  CA228_bit at CAU_LDR_CA2.B28;
    const register unsigned short int CA229 = 29;
    sbit  CA229_bit at CAU_LDR_CA2.B29;
    const register unsigned short int CA230 = 30;
    sbit  CA230_bit at CAU_LDR_CA2.B30;
    const register unsigned short int CA231 = 31;
    sbit  CA231_bit at CAU_LDR_CA2.B31;

sfr far unsigned long   volatile CAU_LDR_CA3          absolute 0xE0081854;
    const register unsigned short int CA30 = 0;
    sbit  CA30_bit at CAU_LDR_CA3.B0;
    const register unsigned short int CA31 = 1;
    sbit  CA31_bit at CAU_LDR_CA3.B1;
    const register unsigned short int CA32 = 2;
    sbit  CA32_bit at CAU_LDR_CA3.B2;
    const register unsigned short int CA33 = 3;
    sbit  CA33_bit at CAU_LDR_CA3.B3;
    const register unsigned short int CA34 = 4;
    sbit  CA34_bit at CAU_LDR_CA3.B4;
    const register unsigned short int CA35 = 5;
    sbit  CA35_bit at CAU_LDR_CA3.B5;
    const register unsigned short int CA36 = 6;
    sbit  CA36_bit at CAU_LDR_CA3.B6;
    const register unsigned short int CA37 = 7;
    sbit  CA37_bit at CAU_LDR_CA3.B7;
    const register unsigned short int CA38 = 8;
    sbit  CA38_bit at CAU_LDR_CA3.B8;
    const register unsigned short int CA39 = 9;
    sbit  CA39_bit at CAU_LDR_CA3.B9;
    const register unsigned short int CA310 = 10;
    sbit  CA310_bit at CAU_LDR_CA3.B10;
    const register unsigned short int CA311 = 11;
    sbit  CA311_bit at CAU_LDR_CA3.B11;
    const register unsigned short int CA312 = 12;
    sbit  CA312_bit at CAU_LDR_CA3.B12;
    const register unsigned short int CA313 = 13;
    sbit  CA313_bit at CAU_LDR_CA3.B13;
    const register unsigned short int CA314 = 14;
    sbit  CA314_bit at CAU_LDR_CA3.B14;
    const register unsigned short int CA315 = 15;
    sbit  CA315_bit at CAU_LDR_CA3.B15;
    const register unsigned short int CA316 = 16;
    sbit  CA316_bit at CAU_LDR_CA3.B16;
    const register unsigned short int CA317 = 17;
    sbit  CA317_bit at CAU_LDR_CA3.B17;
    const register unsigned short int CA318 = 18;
    sbit  CA318_bit at CAU_LDR_CA3.B18;
    const register unsigned short int CA319 = 19;
    sbit  CA319_bit at CAU_LDR_CA3.B19;
    const register unsigned short int CA320 = 20;
    sbit  CA320_bit at CAU_LDR_CA3.B20;
    const register unsigned short int CA321 = 21;
    sbit  CA321_bit at CAU_LDR_CA3.B21;
    const register unsigned short int CA322 = 22;
    sbit  CA322_bit at CAU_LDR_CA3.B22;
    const register unsigned short int CA323 = 23;
    sbit  CA323_bit at CAU_LDR_CA3.B23;
    const register unsigned short int CA324 = 24;
    sbit  CA324_bit at CAU_LDR_CA3.B24;
    const register unsigned short int CA325 = 25;
    sbit  CA325_bit at CAU_LDR_CA3.B25;
    const register unsigned short int CA326 = 26;
    sbit  CA326_bit at CAU_LDR_CA3.B26;
    const register unsigned short int CA327 = 27;
    sbit  CA327_bit at CAU_LDR_CA3.B27;
    const register unsigned short int CA328 = 28;
    sbit  CA328_bit at CAU_LDR_CA3.B28;
    const register unsigned short int CA329 = 29;
    sbit  CA329_bit at CAU_LDR_CA3.B29;
    const register unsigned short int CA330 = 30;
    sbit  CA330_bit at CAU_LDR_CA3.B30;
    const register unsigned short int CA331 = 31;
    sbit  CA331_bit at CAU_LDR_CA3.B31;

sfr far unsigned long   volatile CAU_LDR_CA4          absolute 0xE0081858;
    const register unsigned short int CA40 = 0;
    sbit  CA40_bit at CAU_LDR_CA4.B0;
    const register unsigned short int CA41 = 1;
    sbit  CA41_bit at CAU_LDR_CA4.B1;
    const register unsigned short int CA42 = 2;
    sbit  CA42_bit at CAU_LDR_CA4.B2;
    const register unsigned short int CA43 = 3;
    sbit  CA43_bit at CAU_LDR_CA4.B3;
    const register unsigned short int CA44 = 4;
    sbit  CA44_bit at CAU_LDR_CA4.B4;
    const register unsigned short int CA45 = 5;
    sbit  CA45_bit at CAU_LDR_CA4.B5;
    const register unsigned short int CA46 = 6;
    sbit  CA46_bit at CAU_LDR_CA4.B6;
    const register unsigned short int CA47 = 7;
    sbit  CA47_bit at CAU_LDR_CA4.B7;
    const register unsigned short int CA48 = 8;
    sbit  CA48_bit at CAU_LDR_CA4.B8;
    const register unsigned short int CA49 = 9;
    sbit  CA49_bit at CAU_LDR_CA4.B9;
    const register unsigned short int CA410 = 10;
    sbit  CA410_bit at CAU_LDR_CA4.B10;
    const register unsigned short int CA411 = 11;
    sbit  CA411_bit at CAU_LDR_CA4.B11;
    const register unsigned short int CA412 = 12;
    sbit  CA412_bit at CAU_LDR_CA4.B12;
    const register unsigned short int CA413 = 13;
    sbit  CA413_bit at CAU_LDR_CA4.B13;
    const register unsigned short int CA414 = 14;
    sbit  CA414_bit at CAU_LDR_CA4.B14;
    const register unsigned short int CA415 = 15;
    sbit  CA415_bit at CAU_LDR_CA4.B15;
    const register unsigned short int CA416 = 16;
    sbit  CA416_bit at CAU_LDR_CA4.B16;
    const register unsigned short int CA417 = 17;
    sbit  CA417_bit at CAU_LDR_CA4.B17;
    const register unsigned short int CA418 = 18;
    sbit  CA418_bit at CAU_LDR_CA4.B18;
    const register unsigned short int CA419 = 19;
    sbit  CA419_bit at CAU_LDR_CA4.B19;
    const register unsigned short int CA420 = 20;
    sbit  CA420_bit at CAU_LDR_CA4.B20;
    const register unsigned short int CA421 = 21;
    sbit  CA421_bit at CAU_LDR_CA4.B21;
    const register unsigned short int CA422 = 22;
    sbit  CA422_bit at CAU_LDR_CA4.B22;
    const register unsigned short int CA423 = 23;
    sbit  CA423_bit at CAU_LDR_CA4.B23;
    const register unsigned short int CA424 = 24;
    sbit  CA424_bit at CAU_LDR_CA4.B24;
    const register unsigned short int CA425 = 25;
    sbit  CA425_bit at CAU_LDR_CA4.B25;
    const register unsigned short int CA426 = 26;
    sbit  CA426_bit at CAU_LDR_CA4.B26;
    const register unsigned short int CA427 = 27;
    sbit  CA427_bit at CAU_LDR_CA4.B27;
    const register unsigned short int CA428 = 28;
    sbit  CA428_bit at CAU_LDR_CA4.B28;
    const register unsigned short int CA429 = 29;
    sbit  CA429_bit at CAU_LDR_CA4.B29;
    const register unsigned short int CA430 = 30;
    sbit  CA430_bit at CAU_LDR_CA4.B30;
    const register unsigned short int CA431 = 31;
    sbit  CA431_bit at CAU_LDR_CA4.B31;

sfr far unsigned long   volatile CAU_LDR_CA5          absolute 0xE008185C;
    const register unsigned short int CA50 = 0;
    sbit  CA50_bit at CAU_LDR_CA5.B0;
    const register unsigned short int CA51 = 1;
    sbit  CA51_bit at CAU_LDR_CA5.B1;
    const register unsigned short int CA52 = 2;
    sbit  CA52_bit at CAU_LDR_CA5.B2;
    const register unsigned short int CA53 = 3;
    sbit  CA53_bit at CAU_LDR_CA5.B3;
    const register unsigned short int CA54 = 4;
    sbit  CA54_bit at CAU_LDR_CA5.B4;
    const register unsigned short int CA55 = 5;
    sbit  CA55_bit at CAU_LDR_CA5.B5;
    const register unsigned short int CA56 = 6;
    sbit  CA56_bit at CAU_LDR_CA5.B6;
    const register unsigned short int CA57 = 7;
    sbit  CA57_bit at CAU_LDR_CA5.B7;
    const register unsigned short int CA58 = 8;
    sbit  CA58_bit at CAU_LDR_CA5.B8;
    const register unsigned short int CA59 = 9;
    sbit  CA59_bit at CAU_LDR_CA5.B9;
    const register unsigned short int CA510 = 10;
    sbit  CA510_bit at CAU_LDR_CA5.B10;
    const register unsigned short int CA511 = 11;
    sbit  CA511_bit at CAU_LDR_CA5.B11;
    const register unsigned short int CA512 = 12;
    sbit  CA512_bit at CAU_LDR_CA5.B12;
    const register unsigned short int CA513 = 13;
    sbit  CA513_bit at CAU_LDR_CA5.B13;
    const register unsigned short int CA514 = 14;
    sbit  CA514_bit at CAU_LDR_CA5.B14;
    const register unsigned short int CA515 = 15;
    sbit  CA515_bit at CAU_LDR_CA5.B15;
    const register unsigned short int CA516 = 16;
    sbit  CA516_bit at CAU_LDR_CA5.B16;
    const register unsigned short int CA517 = 17;
    sbit  CA517_bit at CAU_LDR_CA5.B17;
    const register unsigned short int CA518 = 18;
    sbit  CA518_bit at CAU_LDR_CA5.B18;
    const register unsigned short int CA519 = 19;
    sbit  CA519_bit at CAU_LDR_CA5.B19;
    const register unsigned short int CA520 = 20;
    sbit  CA520_bit at CAU_LDR_CA5.B20;
    const register unsigned short int CA521 = 21;
    sbit  CA521_bit at CAU_LDR_CA5.B21;
    const register unsigned short int CA522 = 22;
    sbit  CA522_bit at CAU_LDR_CA5.B22;
    const register unsigned short int CA523 = 23;
    sbit  CA523_bit at CAU_LDR_CA5.B23;
    const register unsigned short int CA524 = 24;
    sbit  CA524_bit at CAU_LDR_CA5.B24;
    const register unsigned short int CA525 = 25;
    sbit  CA525_bit at CAU_LDR_CA5.B25;
    const register unsigned short int CA526 = 26;
    sbit  CA526_bit at CAU_LDR_CA5.B26;
    const register unsigned short int CA527 = 27;
    sbit  CA527_bit at CAU_LDR_CA5.B27;
    const register unsigned short int CA528 = 28;
    sbit  CA528_bit at CAU_LDR_CA5.B28;
    const register unsigned short int CA529 = 29;
    sbit  CA529_bit at CAU_LDR_CA5.B29;
    const register unsigned short int CA530 = 30;
    sbit  CA530_bit at CAU_LDR_CA5.B30;
    const register unsigned short int CA531 = 31;
    sbit  CA531_bit at CAU_LDR_CA5.B31;

sfr far unsigned long   volatile CAU_LDR_CA6          absolute 0xE0081860;
    const register unsigned short int CA60 = 0;
    sbit  CA60_bit at CAU_LDR_CA6.B0;
    const register unsigned short int CA61 = 1;
    sbit  CA61_bit at CAU_LDR_CA6.B1;
    const register unsigned short int CA62 = 2;
    sbit  CA62_bit at CAU_LDR_CA6.B2;
    const register unsigned short int CA63 = 3;
    sbit  CA63_bit at CAU_LDR_CA6.B3;
    const register unsigned short int CA64 = 4;
    sbit  CA64_bit at CAU_LDR_CA6.B4;
    const register unsigned short int CA65 = 5;
    sbit  CA65_bit at CAU_LDR_CA6.B5;
    const register unsigned short int CA66 = 6;
    sbit  CA66_bit at CAU_LDR_CA6.B6;
    const register unsigned short int CA67 = 7;
    sbit  CA67_bit at CAU_LDR_CA6.B7;
    const register unsigned short int CA68 = 8;
    sbit  CA68_bit at CAU_LDR_CA6.B8;
    const register unsigned short int CA69 = 9;
    sbit  CA69_bit at CAU_LDR_CA6.B9;
    const register unsigned short int CA610 = 10;
    sbit  CA610_bit at CAU_LDR_CA6.B10;
    const register unsigned short int CA611 = 11;
    sbit  CA611_bit at CAU_LDR_CA6.B11;
    const register unsigned short int CA612 = 12;
    sbit  CA612_bit at CAU_LDR_CA6.B12;
    const register unsigned short int CA613 = 13;
    sbit  CA613_bit at CAU_LDR_CA6.B13;
    const register unsigned short int CA614 = 14;
    sbit  CA614_bit at CAU_LDR_CA6.B14;
    const register unsigned short int CA615 = 15;
    sbit  CA615_bit at CAU_LDR_CA6.B15;
    const register unsigned short int CA616 = 16;
    sbit  CA616_bit at CAU_LDR_CA6.B16;
    const register unsigned short int CA617 = 17;
    sbit  CA617_bit at CAU_LDR_CA6.B17;
    const register unsigned short int CA618 = 18;
    sbit  CA618_bit at CAU_LDR_CA6.B18;
    const register unsigned short int CA619 = 19;
    sbit  CA619_bit at CAU_LDR_CA6.B19;
    const register unsigned short int CA620 = 20;
    sbit  CA620_bit at CAU_LDR_CA6.B20;
    const register unsigned short int CA621 = 21;
    sbit  CA621_bit at CAU_LDR_CA6.B21;
    const register unsigned short int CA622 = 22;
    sbit  CA622_bit at CAU_LDR_CA6.B22;
    const register unsigned short int CA623 = 23;
    sbit  CA623_bit at CAU_LDR_CA6.B23;
    const register unsigned short int CA624 = 24;
    sbit  CA624_bit at CAU_LDR_CA6.B24;
    const register unsigned short int CA625 = 25;
    sbit  CA625_bit at CAU_LDR_CA6.B25;
    const register unsigned short int CA626 = 26;
    sbit  CA626_bit at CAU_LDR_CA6.B26;
    const register unsigned short int CA627 = 27;
    sbit  CA627_bit at CAU_LDR_CA6.B27;
    const register unsigned short int CA628 = 28;
    sbit  CA628_bit at CAU_LDR_CA6.B28;
    const register unsigned short int CA629 = 29;
    sbit  CA629_bit at CAU_LDR_CA6.B29;
    const register unsigned short int CA630 = 30;
    sbit  CA630_bit at CAU_LDR_CA6.B30;
    const register unsigned short int CA631 = 31;
    sbit  CA631_bit at CAU_LDR_CA6.B31;

sfr far unsigned long   volatile CAU_LDR_CA7          absolute 0xE0081864;
    const register unsigned short int CA70 = 0;
    sbit  CA70_bit at CAU_LDR_CA7.B0;
    const register unsigned short int CA71 = 1;
    sbit  CA71_bit at CAU_LDR_CA7.B1;
    const register unsigned short int CA72 = 2;
    sbit  CA72_bit at CAU_LDR_CA7.B2;
    const register unsigned short int CA73 = 3;
    sbit  CA73_bit at CAU_LDR_CA7.B3;
    const register unsigned short int CA74 = 4;
    sbit  CA74_bit at CAU_LDR_CA7.B4;
    const register unsigned short int CA75 = 5;
    sbit  CA75_bit at CAU_LDR_CA7.B5;
    const register unsigned short int CA76 = 6;
    sbit  CA76_bit at CAU_LDR_CA7.B6;
    const register unsigned short int CA77 = 7;
    sbit  CA77_bit at CAU_LDR_CA7.B7;
    const register unsigned short int CA78 = 8;
    sbit  CA78_bit at CAU_LDR_CA7.B8;
    const register unsigned short int CA79 = 9;
    sbit  CA79_bit at CAU_LDR_CA7.B9;
    const register unsigned short int CA710 = 10;
    sbit  CA710_bit at CAU_LDR_CA7.B10;
    const register unsigned short int CA711 = 11;
    sbit  CA711_bit at CAU_LDR_CA7.B11;
    const register unsigned short int CA712 = 12;
    sbit  CA712_bit at CAU_LDR_CA7.B12;
    const register unsigned short int CA713 = 13;
    sbit  CA713_bit at CAU_LDR_CA7.B13;
    const register unsigned short int CA714 = 14;
    sbit  CA714_bit at CAU_LDR_CA7.B14;
    const register unsigned short int CA715 = 15;
    sbit  CA715_bit at CAU_LDR_CA7.B15;
    const register unsigned short int CA716 = 16;
    sbit  CA716_bit at CAU_LDR_CA7.B16;
    const register unsigned short int CA717 = 17;
    sbit  CA717_bit at CAU_LDR_CA7.B17;
    const register unsigned short int CA718 = 18;
    sbit  CA718_bit at CAU_LDR_CA7.B18;
    const register unsigned short int CA719 = 19;
    sbit  CA719_bit at CAU_LDR_CA7.B19;
    const register unsigned short int CA720 = 20;
    sbit  CA720_bit at CAU_LDR_CA7.B20;
    const register unsigned short int CA721 = 21;
    sbit  CA721_bit at CAU_LDR_CA7.B21;
    const register unsigned short int CA722 = 22;
    sbit  CA722_bit at CAU_LDR_CA7.B22;
    const register unsigned short int CA723 = 23;
    sbit  CA723_bit at CAU_LDR_CA7.B23;
    const register unsigned short int CA724 = 24;
    sbit  CA724_bit at CAU_LDR_CA7.B24;
    const register unsigned short int CA725 = 25;
    sbit  CA725_bit at CAU_LDR_CA7.B25;
    const register unsigned short int CA726 = 26;
    sbit  CA726_bit at CAU_LDR_CA7.B26;
    const register unsigned short int CA727 = 27;
    sbit  CA727_bit at CAU_LDR_CA7.B27;
    const register unsigned short int CA728 = 28;
    sbit  CA728_bit at CAU_LDR_CA7.B28;
    const register unsigned short int CA729 = 29;
    sbit  CA729_bit at CAU_LDR_CA7.B29;
    const register unsigned short int CA730 = 30;
    sbit  CA730_bit at CAU_LDR_CA7.B30;
    const register unsigned short int CA731 = 31;
    sbit  CA731_bit at CAU_LDR_CA7.B31;

sfr far unsigned long   volatile CAU_LDR_CA8          absolute 0xE0081868;
    const register unsigned short int CA80 = 0;
    sbit  CA80_bit at CAU_LDR_CA8.B0;
    const register unsigned short int CA81 = 1;
    sbit  CA81_bit at CAU_LDR_CA8.B1;
    const register unsigned short int CA82 = 2;
    sbit  CA82_bit at CAU_LDR_CA8.B2;
    const register unsigned short int CA83 = 3;
    sbit  CA83_bit at CAU_LDR_CA8.B3;
    const register unsigned short int CA84 = 4;
    sbit  CA84_bit at CAU_LDR_CA8.B4;
    const register unsigned short int CA85 = 5;
    sbit  CA85_bit at CAU_LDR_CA8.B5;
    const register unsigned short int CA86 = 6;
    sbit  CA86_bit at CAU_LDR_CA8.B6;
    const register unsigned short int CA87 = 7;
    sbit  CA87_bit at CAU_LDR_CA8.B7;
    const register unsigned short int CA88 = 8;
    sbit  CA88_bit at CAU_LDR_CA8.B8;
    const register unsigned short int CA89 = 9;
    sbit  CA89_bit at CAU_LDR_CA8.B9;
    const register unsigned short int CA810 = 10;
    sbit  CA810_bit at CAU_LDR_CA8.B10;
    const register unsigned short int CA811 = 11;
    sbit  CA811_bit at CAU_LDR_CA8.B11;
    const register unsigned short int CA812 = 12;
    sbit  CA812_bit at CAU_LDR_CA8.B12;
    const register unsigned short int CA813 = 13;
    sbit  CA813_bit at CAU_LDR_CA8.B13;
    const register unsigned short int CA814 = 14;
    sbit  CA814_bit at CAU_LDR_CA8.B14;
    const register unsigned short int CA815 = 15;
    sbit  CA815_bit at CAU_LDR_CA8.B15;
    const register unsigned short int CA816 = 16;
    sbit  CA816_bit at CAU_LDR_CA8.B16;
    const register unsigned short int CA817 = 17;
    sbit  CA817_bit at CAU_LDR_CA8.B17;
    const register unsigned short int CA818 = 18;
    sbit  CA818_bit at CAU_LDR_CA8.B18;
    const register unsigned short int CA819 = 19;
    sbit  CA819_bit at CAU_LDR_CA8.B19;
    const register unsigned short int CA820 = 20;
    sbit  CA820_bit at CAU_LDR_CA8.B20;
    const register unsigned short int CA821 = 21;
    sbit  CA821_bit at CAU_LDR_CA8.B21;
    const register unsigned short int CA822 = 22;
    sbit  CA822_bit at CAU_LDR_CA8.B22;
    const register unsigned short int CA823 = 23;
    sbit  CA823_bit at CAU_LDR_CA8.B23;
    const register unsigned short int CA824 = 24;
    sbit  CA824_bit at CAU_LDR_CA8.B24;
    const register unsigned short int CA825 = 25;
    sbit  CA825_bit at CAU_LDR_CA8.B25;
    const register unsigned short int CA826 = 26;
    sbit  CA826_bit at CAU_LDR_CA8.B26;
    const register unsigned short int CA827 = 27;
    sbit  CA827_bit at CAU_LDR_CA8.B27;
    const register unsigned short int CA828 = 28;
    sbit  CA828_bit at CAU_LDR_CA8.B28;
    const register unsigned short int CA829 = 29;
    sbit  CA829_bit at CAU_LDR_CA8.B29;
    const register unsigned short int CA830 = 30;
    sbit  CA830_bit at CAU_LDR_CA8.B30;
    const register unsigned short int CA831 = 31;
    sbit  CA831_bit at CAU_LDR_CA8.B31;

sfr far unsigned long   volatile CAU_STR_CASR         absolute 0xE0081880;
    sbit  IC_CAU_STR_CASR_bit at CAU_STR_CASR.B0;
    sbit  DPE_CAU_STR_CASR_bit at CAU_STR_CASR.B1;
    sbit  VER0_CAU_STR_CASR_bit at CAU_STR_CASR.B28;
    sbit  VER1_CAU_STR_CASR_bit at CAU_STR_CASR.B29;
    sbit  VER2_CAU_STR_CASR_bit at CAU_STR_CASR.B30;
    sbit  VER3_CAU_STR_CASR_bit at CAU_STR_CASR.B31;

sfr far unsigned long   volatile CAU_STR_CAA          absolute 0xE0081884;
    sbit  ACC0_CAU_STR_CAA_bit at CAU_STR_CAA.B0;
    sbit  ACC1_CAU_STR_CAA_bit at CAU_STR_CAA.B1;
    sbit  ACC2_CAU_STR_CAA_bit at CAU_STR_CAA.B2;
    sbit  ACC3_CAU_STR_CAA_bit at CAU_STR_CAA.B3;
    sbit  ACC4_CAU_STR_CAA_bit at CAU_STR_CAA.B4;
    sbit  ACC5_CAU_STR_CAA_bit at CAU_STR_CAA.B5;
    sbit  ACC6_CAU_STR_CAA_bit at CAU_STR_CAA.B6;
    sbit  ACC7_CAU_STR_CAA_bit at CAU_STR_CAA.B7;
    sbit  ACC8_CAU_STR_CAA_bit at CAU_STR_CAA.B8;
    sbit  ACC9_CAU_STR_CAA_bit at CAU_STR_CAA.B9;
    sbit  ACC10_CAU_STR_CAA_bit at CAU_STR_CAA.B10;
    sbit  ACC11_CAU_STR_CAA_bit at CAU_STR_CAA.B11;
    sbit  ACC12_CAU_STR_CAA_bit at CAU_STR_CAA.B12;
    sbit  ACC13_CAU_STR_CAA_bit at CAU_STR_CAA.B13;
    sbit  ACC14_CAU_STR_CAA_bit at CAU_STR_CAA.B14;
    sbit  ACC15_CAU_STR_CAA_bit at CAU_STR_CAA.B15;
    sbit  ACC16_CAU_STR_CAA_bit at CAU_STR_CAA.B16;
    sbit  ACC17_CAU_STR_CAA_bit at CAU_STR_CAA.B17;
    sbit  ACC18_CAU_STR_CAA_bit at CAU_STR_CAA.B18;
    sbit  ACC19_CAU_STR_CAA_bit at CAU_STR_CAA.B19;
    sbit  ACC20_CAU_STR_CAA_bit at CAU_STR_CAA.B20;
    sbit  ACC21_CAU_STR_CAA_bit at CAU_STR_CAA.B21;
    sbit  ACC22_CAU_STR_CAA_bit at CAU_STR_CAA.B22;
    sbit  ACC23_CAU_STR_CAA_bit at CAU_STR_CAA.B23;
    sbit  ACC24_CAU_STR_CAA_bit at CAU_STR_CAA.B24;
    sbit  ACC25_CAU_STR_CAA_bit at CAU_STR_CAA.B25;
    sbit  ACC26_CAU_STR_CAA_bit at CAU_STR_CAA.B26;
    sbit  ACC27_CAU_STR_CAA_bit at CAU_STR_CAA.B27;
    sbit  ACC28_CAU_STR_CAA_bit at CAU_STR_CAA.B28;
    sbit  ACC29_CAU_STR_CAA_bit at CAU_STR_CAA.B29;
    sbit  ACC30_CAU_STR_CAA_bit at CAU_STR_CAA.B30;
    sbit  ACC31_CAU_STR_CAA_bit at CAU_STR_CAA.B31;

sfr far unsigned long   volatile CAU_STR_CA0          absolute 0xE0081888;
    sbit  CA00_CAU_STR_CA0_bit at CAU_STR_CA0.B0;
    sbit  CA01_CAU_STR_CA0_bit at CAU_STR_CA0.B1;
    sbit  CA02_CAU_STR_CA0_bit at CAU_STR_CA0.B2;
    sbit  CA03_CAU_STR_CA0_bit at CAU_STR_CA0.B3;
    sbit  CA04_CAU_STR_CA0_bit at CAU_STR_CA0.B4;
    sbit  CA05_CAU_STR_CA0_bit at CAU_STR_CA0.B5;
    sbit  CA06_CAU_STR_CA0_bit at CAU_STR_CA0.B6;
    sbit  CA07_CAU_STR_CA0_bit at CAU_STR_CA0.B7;
    sbit  CA08_CAU_STR_CA0_bit at CAU_STR_CA0.B8;
    sbit  CA09_CAU_STR_CA0_bit at CAU_STR_CA0.B9;
    sbit  CA010_CAU_STR_CA0_bit at CAU_STR_CA0.B10;
    sbit  CA011_CAU_STR_CA0_bit at CAU_STR_CA0.B11;
    sbit  CA012_CAU_STR_CA0_bit at CAU_STR_CA0.B12;
    sbit  CA013_CAU_STR_CA0_bit at CAU_STR_CA0.B13;
    sbit  CA014_CAU_STR_CA0_bit at CAU_STR_CA0.B14;
    sbit  CA015_CAU_STR_CA0_bit at CAU_STR_CA0.B15;
    sbit  CA016_CAU_STR_CA0_bit at CAU_STR_CA0.B16;
    sbit  CA017_CAU_STR_CA0_bit at CAU_STR_CA0.B17;
    sbit  CA018_CAU_STR_CA0_bit at CAU_STR_CA0.B18;
    sbit  CA019_CAU_STR_CA0_bit at CAU_STR_CA0.B19;
    sbit  CA020_CAU_STR_CA0_bit at CAU_STR_CA0.B20;
    sbit  CA021_CAU_STR_CA0_bit at CAU_STR_CA0.B21;
    sbit  CA022_CAU_STR_CA0_bit at CAU_STR_CA0.B22;
    sbit  CA023_CAU_STR_CA0_bit at CAU_STR_CA0.B23;
    sbit  CA024_CAU_STR_CA0_bit at CAU_STR_CA0.B24;
    sbit  CA025_CAU_STR_CA0_bit at CAU_STR_CA0.B25;
    sbit  CA026_CAU_STR_CA0_bit at CAU_STR_CA0.B26;
    sbit  CA027_CAU_STR_CA0_bit at CAU_STR_CA0.B27;
    sbit  CA028_CAU_STR_CA0_bit at CAU_STR_CA0.B28;
    sbit  CA029_CAU_STR_CA0_bit at CAU_STR_CA0.B29;
    sbit  CA030_CAU_STR_CA0_bit at CAU_STR_CA0.B30;
    sbit  CA031_CAU_STR_CA0_bit at CAU_STR_CA0.B31;

sfr far unsigned long   volatile CAU_STR_CA1          absolute 0xE008188C;
    sbit  CA10_CAU_STR_CA1_bit at CAU_STR_CA1.B0;
    sbit  CA11_CAU_STR_CA1_bit at CAU_STR_CA1.B1;
    sbit  CA12_CAU_STR_CA1_bit at CAU_STR_CA1.B2;
    sbit  CA13_CAU_STR_CA1_bit at CAU_STR_CA1.B3;
    sbit  CA14_CAU_STR_CA1_bit at CAU_STR_CA1.B4;
    sbit  CA15_CAU_STR_CA1_bit at CAU_STR_CA1.B5;
    sbit  CA16_CAU_STR_CA1_bit at CAU_STR_CA1.B6;
    sbit  CA17_CAU_STR_CA1_bit at CAU_STR_CA1.B7;
    sbit  CA18_CAU_STR_CA1_bit at CAU_STR_CA1.B8;
    sbit  CA19_CAU_STR_CA1_bit at CAU_STR_CA1.B9;
    sbit  CA110_CAU_STR_CA1_bit at CAU_STR_CA1.B10;
    sbit  CA111_CAU_STR_CA1_bit at CAU_STR_CA1.B11;
    sbit  CA112_CAU_STR_CA1_bit at CAU_STR_CA1.B12;
    sbit  CA113_CAU_STR_CA1_bit at CAU_STR_CA1.B13;
    sbit  CA114_CAU_STR_CA1_bit at CAU_STR_CA1.B14;
    sbit  CA115_CAU_STR_CA1_bit at CAU_STR_CA1.B15;
    sbit  CA116_CAU_STR_CA1_bit at CAU_STR_CA1.B16;
    sbit  CA117_CAU_STR_CA1_bit at CAU_STR_CA1.B17;
    sbit  CA118_CAU_STR_CA1_bit at CAU_STR_CA1.B18;
    sbit  CA119_CAU_STR_CA1_bit at CAU_STR_CA1.B19;
    sbit  CA120_CAU_STR_CA1_bit at CAU_STR_CA1.B20;
    sbit  CA121_CAU_STR_CA1_bit at CAU_STR_CA1.B21;
    sbit  CA122_CAU_STR_CA1_bit at CAU_STR_CA1.B22;
    sbit  CA123_CAU_STR_CA1_bit at CAU_STR_CA1.B23;
    sbit  CA124_CAU_STR_CA1_bit at CAU_STR_CA1.B24;
    sbit  CA125_CAU_STR_CA1_bit at CAU_STR_CA1.B25;
    sbit  CA126_CAU_STR_CA1_bit at CAU_STR_CA1.B26;
    sbit  CA127_CAU_STR_CA1_bit at CAU_STR_CA1.B27;
    sbit  CA128_CAU_STR_CA1_bit at CAU_STR_CA1.B28;
    sbit  CA129_CAU_STR_CA1_bit at CAU_STR_CA1.B29;
    sbit  CA130_CAU_STR_CA1_bit at CAU_STR_CA1.B30;
    sbit  CA131_CAU_STR_CA1_bit at CAU_STR_CA1.B31;

sfr far unsigned long   volatile CAU_STR_CA2          absolute 0xE0081890;
    sbit  CA20_CAU_STR_CA2_bit at CAU_STR_CA2.B0;
    sbit  CA21_CAU_STR_CA2_bit at CAU_STR_CA2.B1;
    sbit  CA22_CAU_STR_CA2_bit at CAU_STR_CA2.B2;
    sbit  CA23_CAU_STR_CA2_bit at CAU_STR_CA2.B3;
    sbit  CA24_CAU_STR_CA2_bit at CAU_STR_CA2.B4;
    sbit  CA25_CAU_STR_CA2_bit at CAU_STR_CA2.B5;
    sbit  CA26_CAU_STR_CA2_bit at CAU_STR_CA2.B6;
    sbit  CA27_CAU_STR_CA2_bit at CAU_STR_CA2.B7;
    sbit  CA28_CAU_STR_CA2_bit at CAU_STR_CA2.B8;
    sbit  CA29_CAU_STR_CA2_bit at CAU_STR_CA2.B9;
    sbit  CA210_CAU_STR_CA2_bit at CAU_STR_CA2.B10;
    sbit  CA211_CAU_STR_CA2_bit at CAU_STR_CA2.B11;
    sbit  CA212_CAU_STR_CA2_bit at CAU_STR_CA2.B12;
    sbit  CA213_CAU_STR_CA2_bit at CAU_STR_CA2.B13;
    sbit  CA214_CAU_STR_CA2_bit at CAU_STR_CA2.B14;
    sbit  CA215_CAU_STR_CA2_bit at CAU_STR_CA2.B15;
    sbit  CA216_CAU_STR_CA2_bit at CAU_STR_CA2.B16;
    sbit  CA217_CAU_STR_CA2_bit at CAU_STR_CA2.B17;
    sbit  CA218_CAU_STR_CA2_bit at CAU_STR_CA2.B18;
    sbit  CA219_CAU_STR_CA2_bit at CAU_STR_CA2.B19;
    sbit  CA220_CAU_STR_CA2_bit at CAU_STR_CA2.B20;
    sbit  CA221_CAU_STR_CA2_bit at CAU_STR_CA2.B21;
    sbit  CA222_CAU_STR_CA2_bit at CAU_STR_CA2.B22;
    sbit  CA223_CAU_STR_CA2_bit at CAU_STR_CA2.B23;
    sbit  CA224_CAU_STR_CA2_bit at CAU_STR_CA2.B24;
    sbit  CA225_CAU_STR_CA2_bit at CAU_STR_CA2.B25;
    sbit  CA226_CAU_STR_CA2_bit at CAU_STR_CA2.B26;
    sbit  CA227_CAU_STR_CA2_bit at CAU_STR_CA2.B27;
    sbit  CA228_CAU_STR_CA2_bit at CAU_STR_CA2.B28;
    sbit  CA229_CAU_STR_CA2_bit at CAU_STR_CA2.B29;
    sbit  CA230_CAU_STR_CA2_bit at CAU_STR_CA2.B30;
    sbit  CA231_CAU_STR_CA2_bit at CAU_STR_CA2.B31;

sfr far unsigned long   volatile CAU_STR_CA3          absolute 0xE0081894;
    sbit  CA30_CAU_STR_CA3_bit at CAU_STR_CA3.B0;
    sbit  CA31_CAU_STR_CA3_bit at CAU_STR_CA3.B1;
    sbit  CA32_CAU_STR_CA3_bit at CAU_STR_CA3.B2;
    sbit  CA33_CAU_STR_CA3_bit at CAU_STR_CA3.B3;
    sbit  CA34_CAU_STR_CA3_bit at CAU_STR_CA3.B4;
    sbit  CA35_CAU_STR_CA3_bit at CAU_STR_CA3.B5;
    sbit  CA36_CAU_STR_CA3_bit at CAU_STR_CA3.B6;
    sbit  CA37_CAU_STR_CA3_bit at CAU_STR_CA3.B7;
    sbit  CA38_CAU_STR_CA3_bit at CAU_STR_CA3.B8;
    sbit  CA39_CAU_STR_CA3_bit at CAU_STR_CA3.B9;
    sbit  CA310_CAU_STR_CA3_bit at CAU_STR_CA3.B10;
    sbit  CA311_CAU_STR_CA3_bit at CAU_STR_CA3.B11;
    sbit  CA312_CAU_STR_CA3_bit at CAU_STR_CA3.B12;
    sbit  CA313_CAU_STR_CA3_bit at CAU_STR_CA3.B13;
    sbit  CA314_CAU_STR_CA3_bit at CAU_STR_CA3.B14;
    sbit  CA315_CAU_STR_CA3_bit at CAU_STR_CA3.B15;
    sbit  CA316_CAU_STR_CA3_bit at CAU_STR_CA3.B16;
    sbit  CA317_CAU_STR_CA3_bit at CAU_STR_CA3.B17;
    sbit  CA318_CAU_STR_CA3_bit at CAU_STR_CA3.B18;
    sbit  CA319_CAU_STR_CA3_bit at CAU_STR_CA3.B19;
    sbit  CA320_CAU_STR_CA3_bit at CAU_STR_CA3.B20;
    sbit  CA321_CAU_STR_CA3_bit at CAU_STR_CA3.B21;
    sbit  CA322_CAU_STR_CA3_bit at CAU_STR_CA3.B22;
    sbit  CA323_CAU_STR_CA3_bit at CAU_STR_CA3.B23;
    sbit  CA324_CAU_STR_CA3_bit at CAU_STR_CA3.B24;
    sbit  CA325_CAU_STR_CA3_bit at CAU_STR_CA3.B25;
    sbit  CA326_CAU_STR_CA3_bit at CAU_STR_CA3.B26;
    sbit  CA327_CAU_STR_CA3_bit at CAU_STR_CA3.B27;
    sbit  CA328_CAU_STR_CA3_bit at CAU_STR_CA3.B28;
    sbit  CA329_CAU_STR_CA3_bit at CAU_STR_CA3.B29;
    sbit  CA330_CAU_STR_CA3_bit at CAU_STR_CA3.B30;
    sbit  CA331_CAU_STR_CA3_bit at CAU_STR_CA3.B31;

sfr far unsigned long   volatile CAU_STR_CA4          absolute 0xE0081898;
    sbit  CA40_CAU_STR_CA4_bit at CAU_STR_CA4.B0;
    sbit  CA41_CAU_STR_CA4_bit at CAU_STR_CA4.B1;
    sbit  CA42_CAU_STR_CA4_bit at CAU_STR_CA4.B2;
    sbit  CA43_CAU_STR_CA4_bit at CAU_STR_CA4.B3;
    sbit  CA44_CAU_STR_CA4_bit at CAU_STR_CA4.B4;
    sbit  CA45_CAU_STR_CA4_bit at CAU_STR_CA4.B5;
    sbit  CA46_CAU_STR_CA4_bit at CAU_STR_CA4.B6;
    sbit  CA47_CAU_STR_CA4_bit at CAU_STR_CA4.B7;
    sbit  CA48_CAU_STR_CA4_bit at CAU_STR_CA4.B8;
    sbit  CA49_CAU_STR_CA4_bit at CAU_STR_CA4.B9;
    sbit  CA410_CAU_STR_CA4_bit at CAU_STR_CA4.B10;
    sbit  CA411_CAU_STR_CA4_bit at CAU_STR_CA4.B11;
    sbit  CA412_CAU_STR_CA4_bit at CAU_STR_CA4.B12;
    sbit  CA413_CAU_STR_CA4_bit at CAU_STR_CA4.B13;
    sbit  CA414_CAU_STR_CA4_bit at CAU_STR_CA4.B14;
    sbit  CA415_CAU_STR_CA4_bit at CAU_STR_CA4.B15;
    sbit  CA416_CAU_STR_CA4_bit at CAU_STR_CA4.B16;
    sbit  CA417_CAU_STR_CA4_bit at CAU_STR_CA4.B17;
    sbit  CA418_CAU_STR_CA4_bit at CAU_STR_CA4.B18;
    sbit  CA419_CAU_STR_CA4_bit at CAU_STR_CA4.B19;
    sbit  CA420_CAU_STR_CA4_bit at CAU_STR_CA4.B20;
    sbit  CA421_CAU_STR_CA4_bit at CAU_STR_CA4.B21;
    sbit  CA422_CAU_STR_CA4_bit at CAU_STR_CA4.B22;
    sbit  CA423_CAU_STR_CA4_bit at CAU_STR_CA4.B23;
    sbit  CA424_CAU_STR_CA4_bit at CAU_STR_CA4.B24;
    sbit  CA425_CAU_STR_CA4_bit at CAU_STR_CA4.B25;
    sbit  CA426_CAU_STR_CA4_bit at CAU_STR_CA4.B26;
    sbit  CA427_CAU_STR_CA4_bit at CAU_STR_CA4.B27;
    sbit  CA428_CAU_STR_CA4_bit at CAU_STR_CA4.B28;
    sbit  CA429_CAU_STR_CA4_bit at CAU_STR_CA4.B29;
    sbit  CA430_CAU_STR_CA4_bit at CAU_STR_CA4.B30;
    sbit  CA431_CAU_STR_CA4_bit at CAU_STR_CA4.B31;

sfr far unsigned long   volatile CAU_STR_CA5          absolute 0xE008189C;
    sbit  CA50_CAU_STR_CA5_bit at CAU_STR_CA5.B0;
    sbit  CA51_CAU_STR_CA5_bit at CAU_STR_CA5.B1;
    sbit  CA52_CAU_STR_CA5_bit at CAU_STR_CA5.B2;
    sbit  CA53_CAU_STR_CA5_bit at CAU_STR_CA5.B3;
    sbit  CA54_CAU_STR_CA5_bit at CAU_STR_CA5.B4;
    sbit  CA55_CAU_STR_CA5_bit at CAU_STR_CA5.B5;
    sbit  CA56_CAU_STR_CA5_bit at CAU_STR_CA5.B6;
    sbit  CA57_CAU_STR_CA5_bit at CAU_STR_CA5.B7;
    sbit  CA58_CAU_STR_CA5_bit at CAU_STR_CA5.B8;
    sbit  CA59_CAU_STR_CA5_bit at CAU_STR_CA5.B9;
    sbit  CA510_CAU_STR_CA5_bit at CAU_STR_CA5.B10;
    sbit  CA511_CAU_STR_CA5_bit at CAU_STR_CA5.B11;
    sbit  CA512_CAU_STR_CA5_bit at CAU_STR_CA5.B12;
    sbit  CA513_CAU_STR_CA5_bit at CAU_STR_CA5.B13;
    sbit  CA514_CAU_STR_CA5_bit at CAU_STR_CA5.B14;
    sbit  CA515_CAU_STR_CA5_bit at CAU_STR_CA5.B15;
    sbit  CA516_CAU_STR_CA5_bit at CAU_STR_CA5.B16;
    sbit  CA517_CAU_STR_CA5_bit at CAU_STR_CA5.B17;
    sbit  CA518_CAU_STR_CA5_bit at CAU_STR_CA5.B18;
    sbit  CA519_CAU_STR_CA5_bit at CAU_STR_CA5.B19;
    sbit  CA520_CAU_STR_CA5_bit at CAU_STR_CA5.B20;
    sbit  CA521_CAU_STR_CA5_bit at CAU_STR_CA5.B21;
    sbit  CA522_CAU_STR_CA5_bit at CAU_STR_CA5.B22;
    sbit  CA523_CAU_STR_CA5_bit at CAU_STR_CA5.B23;
    sbit  CA524_CAU_STR_CA5_bit at CAU_STR_CA5.B24;
    sbit  CA525_CAU_STR_CA5_bit at CAU_STR_CA5.B25;
    sbit  CA526_CAU_STR_CA5_bit at CAU_STR_CA5.B26;
    sbit  CA527_CAU_STR_CA5_bit at CAU_STR_CA5.B27;
    sbit  CA528_CAU_STR_CA5_bit at CAU_STR_CA5.B28;
    sbit  CA529_CAU_STR_CA5_bit at CAU_STR_CA5.B29;
    sbit  CA530_CAU_STR_CA5_bit at CAU_STR_CA5.B30;
    sbit  CA531_CAU_STR_CA5_bit at CAU_STR_CA5.B31;

sfr far unsigned long   volatile CAU_STR_CA6          absolute 0xE00818A0;
    sbit  CA60_CAU_STR_CA6_bit at CAU_STR_CA6.B0;
    sbit  CA61_CAU_STR_CA6_bit at CAU_STR_CA6.B1;
    sbit  CA62_CAU_STR_CA6_bit at CAU_STR_CA6.B2;
    sbit  CA63_CAU_STR_CA6_bit at CAU_STR_CA6.B3;
    sbit  CA64_CAU_STR_CA6_bit at CAU_STR_CA6.B4;
    sbit  CA65_CAU_STR_CA6_bit at CAU_STR_CA6.B5;
    sbit  CA66_CAU_STR_CA6_bit at CAU_STR_CA6.B6;
    sbit  CA67_CAU_STR_CA6_bit at CAU_STR_CA6.B7;
    sbit  CA68_CAU_STR_CA6_bit at CAU_STR_CA6.B8;
    sbit  CA69_CAU_STR_CA6_bit at CAU_STR_CA6.B9;
    sbit  CA610_CAU_STR_CA6_bit at CAU_STR_CA6.B10;
    sbit  CA611_CAU_STR_CA6_bit at CAU_STR_CA6.B11;
    sbit  CA612_CAU_STR_CA6_bit at CAU_STR_CA6.B12;
    sbit  CA613_CAU_STR_CA6_bit at CAU_STR_CA6.B13;
    sbit  CA614_CAU_STR_CA6_bit at CAU_STR_CA6.B14;
    sbit  CA615_CAU_STR_CA6_bit at CAU_STR_CA6.B15;
    sbit  CA616_CAU_STR_CA6_bit at CAU_STR_CA6.B16;
    sbit  CA617_CAU_STR_CA6_bit at CAU_STR_CA6.B17;
    sbit  CA618_CAU_STR_CA6_bit at CAU_STR_CA6.B18;
    sbit  CA619_CAU_STR_CA6_bit at CAU_STR_CA6.B19;
    sbit  CA620_CAU_STR_CA6_bit at CAU_STR_CA6.B20;
    sbit  CA621_CAU_STR_CA6_bit at CAU_STR_CA6.B21;
    sbit  CA622_CAU_STR_CA6_bit at CAU_STR_CA6.B22;
    sbit  CA623_CAU_STR_CA6_bit at CAU_STR_CA6.B23;
    sbit  CA624_CAU_STR_CA6_bit at CAU_STR_CA6.B24;
    sbit  CA625_CAU_STR_CA6_bit at CAU_STR_CA6.B25;
    sbit  CA626_CAU_STR_CA6_bit at CAU_STR_CA6.B26;
    sbit  CA627_CAU_STR_CA6_bit at CAU_STR_CA6.B27;
    sbit  CA628_CAU_STR_CA6_bit at CAU_STR_CA6.B28;
    sbit  CA629_CAU_STR_CA6_bit at CAU_STR_CA6.B29;
    sbit  CA630_CAU_STR_CA6_bit at CAU_STR_CA6.B30;
    sbit  CA631_CAU_STR_CA6_bit at CAU_STR_CA6.B31;

sfr far unsigned long   volatile CAU_STR_CA7          absolute 0xE00818A4;
    sbit  CA70_CAU_STR_CA7_bit at CAU_STR_CA7.B0;
    sbit  CA71_CAU_STR_CA7_bit at CAU_STR_CA7.B1;
    sbit  CA72_CAU_STR_CA7_bit at CAU_STR_CA7.B2;
    sbit  CA73_CAU_STR_CA7_bit at CAU_STR_CA7.B3;
    sbit  CA74_CAU_STR_CA7_bit at CAU_STR_CA7.B4;
    sbit  CA75_CAU_STR_CA7_bit at CAU_STR_CA7.B5;
    sbit  CA76_CAU_STR_CA7_bit at CAU_STR_CA7.B6;
    sbit  CA77_CAU_STR_CA7_bit at CAU_STR_CA7.B7;
    sbit  CA78_CAU_STR_CA7_bit at CAU_STR_CA7.B8;
    sbit  CA79_CAU_STR_CA7_bit at CAU_STR_CA7.B9;
    sbit  CA710_CAU_STR_CA7_bit at CAU_STR_CA7.B10;
    sbit  CA711_CAU_STR_CA7_bit at CAU_STR_CA7.B11;
    sbit  CA712_CAU_STR_CA7_bit at CAU_STR_CA7.B12;
    sbit  CA713_CAU_STR_CA7_bit at CAU_STR_CA7.B13;
    sbit  CA714_CAU_STR_CA7_bit at CAU_STR_CA7.B14;
    sbit  CA715_CAU_STR_CA7_bit at CAU_STR_CA7.B15;
    sbit  CA716_CAU_STR_CA7_bit at CAU_STR_CA7.B16;
    sbit  CA717_CAU_STR_CA7_bit at CAU_STR_CA7.B17;
    sbit  CA718_CAU_STR_CA7_bit at CAU_STR_CA7.B18;
    sbit  CA719_CAU_STR_CA7_bit at CAU_STR_CA7.B19;
    sbit  CA720_CAU_STR_CA7_bit at CAU_STR_CA7.B20;
    sbit  CA721_CAU_STR_CA7_bit at CAU_STR_CA7.B21;
    sbit  CA722_CAU_STR_CA7_bit at CAU_STR_CA7.B22;
    sbit  CA723_CAU_STR_CA7_bit at CAU_STR_CA7.B23;
    sbit  CA724_CAU_STR_CA7_bit at CAU_STR_CA7.B24;
    sbit  CA725_CAU_STR_CA7_bit at CAU_STR_CA7.B25;
    sbit  CA726_CAU_STR_CA7_bit at CAU_STR_CA7.B26;
    sbit  CA727_CAU_STR_CA7_bit at CAU_STR_CA7.B27;
    sbit  CA728_CAU_STR_CA7_bit at CAU_STR_CA7.B28;
    sbit  CA729_CAU_STR_CA7_bit at CAU_STR_CA7.B29;
    sbit  CA730_CAU_STR_CA7_bit at CAU_STR_CA7.B30;
    sbit  CA731_CAU_STR_CA7_bit at CAU_STR_CA7.B31;

sfr far unsigned long   volatile CAU_STR_CA8          absolute 0xE00818A8;
    sbit  CA80_CAU_STR_CA8_bit at CAU_STR_CA8.B0;
    sbit  CA81_CAU_STR_CA8_bit at CAU_STR_CA8.B1;
    sbit  CA82_CAU_STR_CA8_bit at CAU_STR_CA8.B2;
    sbit  CA83_CAU_STR_CA8_bit at CAU_STR_CA8.B3;
    sbit  CA84_CAU_STR_CA8_bit at CAU_STR_CA8.B4;
    sbit  CA85_CAU_STR_CA8_bit at CAU_STR_CA8.B5;
    sbit  CA86_CAU_STR_CA8_bit at CAU_STR_CA8.B6;
    sbit  CA87_CAU_STR_CA8_bit at CAU_STR_CA8.B7;
    sbit  CA88_CAU_STR_CA8_bit at CAU_STR_CA8.B8;
    sbit  CA89_CAU_STR_CA8_bit at CAU_STR_CA8.B9;
    sbit  CA810_CAU_STR_CA8_bit at CAU_STR_CA8.B10;
    sbit  CA811_CAU_STR_CA8_bit at CAU_STR_CA8.B11;
    sbit  CA812_CAU_STR_CA8_bit at CAU_STR_CA8.B12;
    sbit  CA813_CAU_STR_CA8_bit at CAU_STR_CA8.B13;
    sbit  CA814_CAU_STR_CA8_bit at CAU_STR_CA8.B14;
    sbit  CA815_CAU_STR_CA8_bit at CAU_STR_CA8.B15;
    sbit  CA816_CAU_STR_CA8_bit at CAU_STR_CA8.B16;
    sbit  CA817_CAU_STR_CA8_bit at CAU_STR_CA8.B17;
    sbit  CA818_CAU_STR_CA8_bit at CAU_STR_CA8.B18;
    sbit  CA819_CAU_STR_CA8_bit at CAU_STR_CA8.B19;
    sbit  CA820_CAU_STR_CA8_bit at CAU_STR_CA8.B20;
    sbit  CA821_CAU_STR_CA8_bit at CAU_STR_CA8.B21;
    sbit  CA822_CAU_STR_CA8_bit at CAU_STR_CA8.B22;
    sbit  CA823_CAU_STR_CA8_bit at CAU_STR_CA8.B23;
    sbit  CA824_CAU_STR_CA8_bit at CAU_STR_CA8.B24;
    sbit  CA825_CAU_STR_CA8_bit at CAU_STR_CA8.B25;
    sbit  CA826_CAU_STR_CA8_bit at CAU_STR_CA8.B26;
    sbit  CA827_CAU_STR_CA8_bit at CAU_STR_CA8.B27;
    sbit  CA828_CAU_STR_CA8_bit at CAU_STR_CA8.B28;
    sbit  CA829_CAU_STR_CA8_bit at CAU_STR_CA8.B29;
    sbit  CA830_CAU_STR_CA8_bit at CAU_STR_CA8.B30;
    sbit  CA831_CAU_STR_CA8_bit at CAU_STR_CA8.B31;

sfr far unsigned long   volatile CAU_ADR_CASR         absolute 0xE00818C0;
    sbit  IC_CAU_ADR_CASR_bit at CAU_ADR_CASR.B0;
    sbit  DPE_CAU_ADR_CASR_bit at CAU_ADR_CASR.B1;
    sbit  VER0_CAU_ADR_CASR_bit at CAU_ADR_CASR.B28;
    sbit  VER1_CAU_ADR_CASR_bit at CAU_ADR_CASR.B29;
    sbit  VER2_CAU_ADR_CASR_bit at CAU_ADR_CASR.B30;
    sbit  VER3_CAU_ADR_CASR_bit at CAU_ADR_CASR.B31;

sfr far unsigned long   volatile CAU_ADR_CAA          absolute 0xE00818C4;
    sbit  ACC0_CAU_ADR_CAA_bit at CAU_ADR_CAA.B0;
    sbit  ACC1_CAU_ADR_CAA_bit at CAU_ADR_CAA.B1;
    sbit  ACC2_CAU_ADR_CAA_bit at CAU_ADR_CAA.B2;
    sbit  ACC3_CAU_ADR_CAA_bit at CAU_ADR_CAA.B3;
    sbit  ACC4_CAU_ADR_CAA_bit at CAU_ADR_CAA.B4;
    sbit  ACC5_CAU_ADR_CAA_bit at CAU_ADR_CAA.B5;
    sbit  ACC6_CAU_ADR_CAA_bit at CAU_ADR_CAA.B6;
    sbit  ACC7_CAU_ADR_CAA_bit at CAU_ADR_CAA.B7;
    sbit  ACC8_CAU_ADR_CAA_bit at CAU_ADR_CAA.B8;
    sbit  ACC9_CAU_ADR_CAA_bit at CAU_ADR_CAA.B9;
    sbit  ACC10_CAU_ADR_CAA_bit at CAU_ADR_CAA.B10;
    sbit  ACC11_CAU_ADR_CAA_bit at CAU_ADR_CAA.B11;
    sbit  ACC12_CAU_ADR_CAA_bit at CAU_ADR_CAA.B12;
    sbit  ACC13_CAU_ADR_CAA_bit at CAU_ADR_CAA.B13;
    sbit  ACC14_CAU_ADR_CAA_bit at CAU_ADR_CAA.B14;
    sbit  ACC15_CAU_ADR_CAA_bit at CAU_ADR_CAA.B15;
    sbit  ACC16_CAU_ADR_CAA_bit at CAU_ADR_CAA.B16;
    sbit  ACC17_CAU_ADR_CAA_bit at CAU_ADR_CAA.B17;
    sbit  ACC18_CAU_ADR_CAA_bit at CAU_ADR_CAA.B18;
    sbit  ACC19_CAU_ADR_CAA_bit at CAU_ADR_CAA.B19;
    sbit  ACC20_CAU_ADR_CAA_bit at CAU_ADR_CAA.B20;
    sbit  ACC21_CAU_ADR_CAA_bit at CAU_ADR_CAA.B21;
    sbit  ACC22_CAU_ADR_CAA_bit at CAU_ADR_CAA.B22;
    sbit  ACC23_CAU_ADR_CAA_bit at CAU_ADR_CAA.B23;
    sbit  ACC24_CAU_ADR_CAA_bit at CAU_ADR_CAA.B24;
    sbit  ACC25_CAU_ADR_CAA_bit at CAU_ADR_CAA.B25;
    sbit  ACC26_CAU_ADR_CAA_bit at CAU_ADR_CAA.B26;
    sbit  ACC27_CAU_ADR_CAA_bit at CAU_ADR_CAA.B27;
    sbit  ACC28_CAU_ADR_CAA_bit at CAU_ADR_CAA.B28;
    sbit  ACC29_CAU_ADR_CAA_bit at CAU_ADR_CAA.B29;
    sbit  ACC30_CAU_ADR_CAA_bit at CAU_ADR_CAA.B30;
    sbit  ACC31_CAU_ADR_CAA_bit at CAU_ADR_CAA.B31;

sfr far unsigned long   volatile CAU_ADR_CA0          absolute 0xE00818C8;
    sbit  CA00_CAU_ADR_CA0_bit at CAU_ADR_CA0.B0;
    sbit  CA01_CAU_ADR_CA0_bit at CAU_ADR_CA0.B1;
    sbit  CA02_CAU_ADR_CA0_bit at CAU_ADR_CA0.B2;
    sbit  CA03_CAU_ADR_CA0_bit at CAU_ADR_CA0.B3;
    sbit  CA04_CAU_ADR_CA0_bit at CAU_ADR_CA0.B4;
    sbit  CA05_CAU_ADR_CA0_bit at CAU_ADR_CA0.B5;
    sbit  CA06_CAU_ADR_CA0_bit at CAU_ADR_CA0.B6;
    sbit  CA07_CAU_ADR_CA0_bit at CAU_ADR_CA0.B7;
    sbit  CA08_CAU_ADR_CA0_bit at CAU_ADR_CA0.B8;
    sbit  CA09_CAU_ADR_CA0_bit at CAU_ADR_CA0.B9;
    sbit  CA010_CAU_ADR_CA0_bit at CAU_ADR_CA0.B10;
    sbit  CA011_CAU_ADR_CA0_bit at CAU_ADR_CA0.B11;
    sbit  CA012_CAU_ADR_CA0_bit at CAU_ADR_CA0.B12;
    sbit  CA013_CAU_ADR_CA0_bit at CAU_ADR_CA0.B13;
    sbit  CA014_CAU_ADR_CA0_bit at CAU_ADR_CA0.B14;
    sbit  CA015_CAU_ADR_CA0_bit at CAU_ADR_CA0.B15;
    sbit  CA016_CAU_ADR_CA0_bit at CAU_ADR_CA0.B16;
    sbit  CA017_CAU_ADR_CA0_bit at CAU_ADR_CA0.B17;
    sbit  CA018_CAU_ADR_CA0_bit at CAU_ADR_CA0.B18;
    sbit  CA019_CAU_ADR_CA0_bit at CAU_ADR_CA0.B19;
    sbit  CA020_CAU_ADR_CA0_bit at CAU_ADR_CA0.B20;
    sbit  CA021_CAU_ADR_CA0_bit at CAU_ADR_CA0.B21;
    sbit  CA022_CAU_ADR_CA0_bit at CAU_ADR_CA0.B22;
    sbit  CA023_CAU_ADR_CA0_bit at CAU_ADR_CA0.B23;
    sbit  CA024_CAU_ADR_CA0_bit at CAU_ADR_CA0.B24;
    sbit  CA025_CAU_ADR_CA0_bit at CAU_ADR_CA0.B25;
    sbit  CA026_CAU_ADR_CA0_bit at CAU_ADR_CA0.B26;
    sbit  CA027_CAU_ADR_CA0_bit at CAU_ADR_CA0.B27;
    sbit  CA028_CAU_ADR_CA0_bit at CAU_ADR_CA0.B28;
    sbit  CA029_CAU_ADR_CA0_bit at CAU_ADR_CA0.B29;
    sbit  CA030_CAU_ADR_CA0_bit at CAU_ADR_CA0.B30;
    sbit  CA031_CAU_ADR_CA0_bit at CAU_ADR_CA0.B31;

sfr far unsigned long   volatile CAU_ADR_CA1          absolute 0xE00818CC;
    sbit  CA10_CAU_ADR_CA1_bit at CAU_ADR_CA1.B0;
    sbit  CA11_CAU_ADR_CA1_bit at CAU_ADR_CA1.B1;
    sbit  CA12_CAU_ADR_CA1_bit at CAU_ADR_CA1.B2;
    sbit  CA13_CAU_ADR_CA1_bit at CAU_ADR_CA1.B3;
    sbit  CA14_CAU_ADR_CA1_bit at CAU_ADR_CA1.B4;
    sbit  CA15_CAU_ADR_CA1_bit at CAU_ADR_CA1.B5;
    sbit  CA16_CAU_ADR_CA1_bit at CAU_ADR_CA1.B6;
    sbit  CA17_CAU_ADR_CA1_bit at CAU_ADR_CA1.B7;
    sbit  CA18_CAU_ADR_CA1_bit at CAU_ADR_CA1.B8;
    sbit  CA19_CAU_ADR_CA1_bit at CAU_ADR_CA1.B9;
    sbit  CA110_CAU_ADR_CA1_bit at CAU_ADR_CA1.B10;
    sbit  CA111_CAU_ADR_CA1_bit at CAU_ADR_CA1.B11;
    sbit  CA112_CAU_ADR_CA1_bit at CAU_ADR_CA1.B12;
    sbit  CA113_CAU_ADR_CA1_bit at CAU_ADR_CA1.B13;
    sbit  CA114_CAU_ADR_CA1_bit at CAU_ADR_CA1.B14;
    sbit  CA115_CAU_ADR_CA1_bit at CAU_ADR_CA1.B15;
    sbit  CA116_CAU_ADR_CA1_bit at CAU_ADR_CA1.B16;
    sbit  CA117_CAU_ADR_CA1_bit at CAU_ADR_CA1.B17;
    sbit  CA118_CAU_ADR_CA1_bit at CAU_ADR_CA1.B18;
    sbit  CA119_CAU_ADR_CA1_bit at CAU_ADR_CA1.B19;
    sbit  CA120_CAU_ADR_CA1_bit at CAU_ADR_CA1.B20;
    sbit  CA121_CAU_ADR_CA1_bit at CAU_ADR_CA1.B21;
    sbit  CA122_CAU_ADR_CA1_bit at CAU_ADR_CA1.B22;
    sbit  CA123_CAU_ADR_CA1_bit at CAU_ADR_CA1.B23;
    sbit  CA124_CAU_ADR_CA1_bit at CAU_ADR_CA1.B24;
    sbit  CA125_CAU_ADR_CA1_bit at CAU_ADR_CA1.B25;
    sbit  CA126_CAU_ADR_CA1_bit at CAU_ADR_CA1.B26;
    sbit  CA127_CAU_ADR_CA1_bit at CAU_ADR_CA1.B27;
    sbit  CA128_CAU_ADR_CA1_bit at CAU_ADR_CA1.B28;
    sbit  CA129_CAU_ADR_CA1_bit at CAU_ADR_CA1.B29;
    sbit  CA130_CAU_ADR_CA1_bit at CAU_ADR_CA1.B30;
    sbit  CA131_CAU_ADR_CA1_bit at CAU_ADR_CA1.B31;

sfr far unsigned long   volatile CAU_ADR_CA2          absolute 0xE00818D0;
    sbit  CA20_CAU_ADR_CA2_bit at CAU_ADR_CA2.B0;
    sbit  CA21_CAU_ADR_CA2_bit at CAU_ADR_CA2.B1;
    sbit  CA22_CAU_ADR_CA2_bit at CAU_ADR_CA2.B2;
    sbit  CA23_CAU_ADR_CA2_bit at CAU_ADR_CA2.B3;
    sbit  CA24_CAU_ADR_CA2_bit at CAU_ADR_CA2.B4;
    sbit  CA25_CAU_ADR_CA2_bit at CAU_ADR_CA2.B5;
    sbit  CA26_CAU_ADR_CA2_bit at CAU_ADR_CA2.B6;
    sbit  CA27_CAU_ADR_CA2_bit at CAU_ADR_CA2.B7;
    sbit  CA28_CAU_ADR_CA2_bit at CAU_ADR_CA2.B8;
    sbit  CA29_CAU_ADR_CA2_bit at CAU_ADR_CA2.B9;
    sbit  CA210_CAU_ADR_CA2_bit at CAU_ADR_CA2.B10;
    sbit  CA211_CAU_ADR_CA2_bit at CAU_ADR_CA2.B11;
    sbit  CA212_CAU_ADR_CA2_bit at CAU_ADR_CA2.B12;
    sbit  CA213_CAU_ADR_CA2_bit at CAU_ADR_CA2.B13;
    sbit  CA214_CAU_ADR_CA2_bit at CAU_ADR_CA2.B14;
    sbit  CA215_CAU_ADR_CA2_bit at CAU_ADR_CA2.B15;
    sbit  CA216_CAU_ADR_CA2_bit at CAU_ADR_CA2.B16;
    sbit  CA217_CAU_ADR_CA2_bit at CAU_ADR_CA2.B17;
    sbit  CA218_CAU_ADR_CA2_bit at CAU_ADR_CA2.B18;
    sbit  CA219_CAU_ADR_CA2_bit at CAU_ADR_CA2.B19;
    sbit  CA220_CAU_ADR_CA2_bit at CAU_ADR_CA2.B20;
    sbit  CA221_CAU_ADR_CA2_bit at CAU_ADR_CA2.B21;
    sbit  CA222_CAU_ADR_CA2_bit at CAU_ADR_CA2.B22;
    sbit  CA223_CAU_ADR_CA2_bit at CAU_ADR_CA2.B23;
    sbit  CA224_CAU_ADR_CA2_bit at CAU_ADR_CA2.B24;
    sbit  CA225_CAU_ADR_CA2_bit at CAU_ADR_CA2.B25;
    sbit  CA226_CAU_ADR_CA2_bit at CAU_ADR_CA2.B26;
    sbit  CA227_CAU_ADR_CA2_bit at CAU_ADR_CA2.B27;
    sbit  CA228_CAU_ADR_CA2_bit at CAU_ADR_CA2.B28;
    sbit  CA229_CAU_ADR_CA2_bit at CAU_ADR_CA2.B29;
    sbit  CA230_CAU_ADR_CA2_bit at CAU_ADR_CA2.B30;
    sbit  CA231_CAU_ADR_CA2_bit at CAU_ADR_CA2.B31;

sfr far unsigned long   volatile CAU_ADR_CA3          absolute 0xE00818D4;
    sbit  CA30_CAU_ADR_CA3_bit at CAU_ADR_CA3.B0;
    sbit  CA31_CAU_ADR_CA3_bit at CAU_ADR_CA3.B1;
    sbit  CA32_CAU_ADR_CA3_bit at CAU_ADR_CA3.B2;
    sbit  CA33_CAU_ADR_CA3_bit at CAU_ADR_CA3.B3;
    sbit  CA34_CAU_ADR_CA3_bit at CAU_ADR_CA3.B4;
    sbit  CA35_CAU_ADR_CA3_bit at CAU_ADR_CA3.B5;
    sbit  CA36_CAU_ADR_CA3_bit at CAU_ADR_CA3.B6;
    sbit  CA37_CAU_ADR_CA3_bit at CAU_ADR_CA3.B7;
    sbit  CA38_CAU_ADR_CA3_bit at CAU_ADR_CA3.B8;
    sbit  CA39_CAU_ADR_CA3_bit at CAU_ADR_CA3.B9;
    sbit  CA310_CAU_ADR_CA3_bit at CAU_ADR_CA3.B10;
    sbit  CA311_CAU_ADR_CA3_bit at CAU_ADR_CA3.B11;
    sbit  CA312_CAU_ADR_CA3_bit at CAU_ADR_CA3.B12;
    sbit  CA313_CAU_ADR_CA3_bit at CAU_ADR_CA3.B13;
    sbit  CA314_CAU_ADR_CA3_bit at CAU_ADR_CA3.B14;
    sbit  CA315_CAU_ADR_CA3_bit at CAU_ADR_CA3.B15;
    sbit  CA316_CAU_ADR_CA3_bit at CAU_ADR_CA3.B16;
    sbit  CA317_CAU_ADR_CA3_bit at CAU_ADR_CA3.B17;
    sbit  CA318_CAU_ADR_CA3_bit at CAU_ADR_CA3.B18;
    sbit  CA319_CAU_ADR_CA3_bit at CAU_ADR_CA3.B19;
    sbit  CA320_CAU_ADR_CA3_bit at CAU_ADR_CA3.B20;
    sbit  CA321_CAU_ADR_CA3_bit at CAU_ADR_CA3.B21;
    sbit  CA322_CAU_ADR_CA3_bit at CAU_ADR_CA3.B22;
    sbit  CA323_CAU_ADR_CA3_bit at CAU_ADR_CA3.B23;
    sbit  CA324_CAU_ADR_CA3_bit at CAU_ADR_CA3.B24;
    sbit  CA325_CAU_ADR_CA3_bit at CAU_ADR_CA3.B25;
    sbit  CA326_CAU_ADR_CA3_bit at CAU_ADR_CA3.B26;
    sbit  CA327_CAU_ADR_CA3_bit at CAU_ADR_CA3.B27;
    sbit  CA328_CAU_ADR_CA3_bit at CAU_ADR_CA3.B28;
    sbit  CA329_CAU_ADR_CA3_bit at CAU_ADR_CA3.B29;
    sbit  CA330_CAU_ADR_CA3_bit at CAU_ADR_CA3.B30;
    sbit  CA331_CAU_ADR_CA3_bit at CAU_ADR_CA3.B31;

sfr far unsigned long   volatile CAU_ADR_CA4          absolute 0xE00818D8;
    sbit  CA40_CAU_ADR_CA4_bit at CAU_ADR_CA4.B0;
    sbit  CA41_CAU_ADR_CA4_bit at CAU_ADR_CA4.B1;
    sbit  CA42_CAU_ADR_CA4_bit at CAU_ADR_CA4.B2;
    sbit  CA43_CAU_ADR_CA4_bit at CAU_ADR_CA4.B3;
    sbit  CA44_CAU_ADR_CA4_bit at CAU_ADR_CA4.B4;
    sbit  CA45_CAU_ADR_CA4_bit at CAU_ADR_CA4.B5;
    sbit  CA46_CAU_ADR_CA4_bit at CAU_ADR_CA4.B6;
    sbit  CA47_CAU_ADR_CA4_bit at CAU_ADR_CA4.B7;
    sbit  CA48_CAU_ADR_CA4_bit at CAU_ADR_CA4.B8;
    sbit  CA49_CAU_ADR_CA4_bit at CAU_ADR_CA4.B9;
    sbit  CA410_CAU_ADR_CA4_bit at CAU_ADR_CA4.B10;
    sbit  CA411_CAU_ADR_CA4_bit at CAU_ADR_CA4.B11;
    sbit  CA412_CAU_ADR_CA4_bit at CAU_ADR_CA4.B12;
    sbit  CA413_CAU_ADR_CA4_bit at CAU_ADR_CA4.B13;
    sbit  CA414_CAU_ADR_CA4_bit at CAU_ADR_CA4.B14;
    sbit  CA415_CAU_ADR_CA4_bit at CAU_ADR_CA4.B15;
    sbit  CA416_CAU_ADR_CA4_bit at CAU_ADR_CA4.B16;
    sbit  CA417_CAU_ADR_CA4_bit at CAU_ADR_CA4.B17;
    sbit  CA418_CAU_ADR_CA4_bit at CAU_ADR_CA4.B18;
    sbit  CA419_CAU_ADR_CA4_bit at CAU_ADR_CA4.B19;
    sbit  CA420_CAU_ADR_CA4_bit at CAU_ADR_CA4.B20;
    sbit  CA421_CAU_ADR_CA4_bit at CAU_ADR_CA4.B21;
    sbit  CA422_CAU_ADR_CA4_bit at CAU_ADR_CA4.B22;
    sbit  CA423_CAU_ADR_CA4_bit at CAU_ADR_CA4.B23;
    sbit  CA424_CAU_ADR_CA4_bit at CAU_ADR_CA4.B24;
    sbit  CA425_CAU_ADR_CA4_bit at CAU_ADR_CA4.B25;
    sbit  CA426_CAU_ADR_CA4_bit at CAU_ADR_CA4.B26;
    sbit  CA427_CAU_ADR_CA4_bit at CAU_ADR_CA4.B27;
    sbit  CA428_CAU_ADR_CA4_bit at CAU_ADR_CA4.B28;
    sbit  CA429_CAU_ADR_CA4_bit at CAU_ADR_CA4.B29;
    sbit  CA430_CAU_ADR_CA4_bit at CAU_ADR_CA4.B30;
    sbit  CA431_CAU_ADR_CA4_bit at CAU_ADR_CA4.B31;

sfr far unsigned long   volatile CAU_ADR_CA5          absolute 0xE00818DC;
    sbit  CA50_CAU_ADR_CA5_bit at CAU_ADR_CA5.B0;
    sbit  CA51_CAU_ADR_CA5_bit at CAU_ADR_CA5.B1;
    sbit  CA52_CAU_ADR_CA5_bit at CAU_ADR_CA5.B2;
    sbit  CA53_CAU_ADR_CA5_bit at CAU_ADR_CA5.B3;
    sbit  CA54_CAU_ADR_CA5_bit at CAU_ADR_CA5.B4;
    sbit  CA55_CAU_ADR_CA5_bit at CAU_ADR_CA5.B5;
    sbit  CA56_CAU_ADR_CA5_bit at CAU_ADR_CA5.B6;
    sbit  CA57_CAU_ADR_CA5_bit at CAU_ADR_CA5.B7;
    sbit  CA58_CAU_ADR_CA5_bit at CAU_ADR_CA5.B8;
    sbit  CA59_CAU_ADR_CA5_bit at CAU_ADR_CA5.B9;
    sbit  CA510_CAU_ADR_CA5_bit at CAU_ADR_CA5.B10;
    sbit  CA511_CAU_ADR_CA5_bit at CAU_ADR_CA5.B11;
    sbit  CA512_CAU_ADR_CA5_bit at CAU_ADR_CA5.B12;
    sbit  CA513_CAU_ADR_CA5_bit at CAU_ADR_CA5.B13;
    sbit  CA514_CAU_ADR_CA5_bit at CAU_ADR_CA5.B14;
    sbit  CA515_CAU_ADR_CA5_bit at CAU_ADR_CA5.B15;
    sbit  CA516_CAU_ADR_CA5_bit at CAU_ADR_CA5.B16;
    sbit  CA517_CAU_ADR_CA5_bit at CAU_ADR_CA5.B17;
    sbit  CA518_CAU_ADR_CA5_bit at CAU_ADR_CA5.B18;
    sbit  CA519_CAU_ADR_CA5_bit at CAU_ADR_CA5.B19;
    sbit  CA520_CAU_ADR_CA5_bit at CAU_ADR_CA5.B20;
    sbit  CA521_CAU_ADR_CA5_bit at CAU_ADR_CA5.B21;
    sbit  CA522_CAU_ADR_CA5_bit at CAU_ADR_CA5.B22;
    sbit  CA523_CAU_ADR_CA5_bit at CAU_ADR_CA5.B23;
    sbit  CA524_CAU_ADR_CA5_bit at CAU_ADR_CA5.B24;
    sbit  CA525_CAU_ADR_CA5_bit at CAU_ADR_CA5.B25;
    sbit  CA526_CAU_ADR_CA5_bit at CAU_ADR_CA5.B26;
    sbit  CA527_CAU_ADR_CA5_bit at CAU_ADR_CA5.B27;
    sbit  CA528_CAU_ADR_CA5_bit at CAU_ADR_CA5.B28;
    sbit  CA529_CAU_ADR_CA5_bit at CAU_ADR_CA5.B29;
    sbit  CA530_CAU_ADR_CA5_bit at CAU_ADR_CA5.B30;
    sbit  CA531_CAU_ADR_CA5_bit at CAU_ADR_CA5.B31;

sfr far unsigned long   volatile CAU_ADR_CA6          absolute 0xE00818E0;
    sbit  CA60_CAU_ADR_CA6_bit at CAU_ADR_CA6.B0;
    sbit  CA61_CAU_ADR_CA6_bit at CAU_ADR_CA6.B1;
    sbit  CA62_CAU_ADR_CA6_bit at CAU_ADR_CA6.B2;
    sbit  CA63_CAU_ADR_CA6_bit at CAU_ADR_CA6.B3;
    sbit  CA64_CAU_ADR_CA6_bit at CAU_ADR_CA6.B4;
    sbit  CA65_CAU_ADR_CA6_bit at CAU_ADR_CA6.B5;
    sbit  CA66_CAU_ADR_CA6_bit at CAU_ADR_CA6.B6;
    sbit  CA67_CAU_ADR_CA6_bit at CAU_ADR_CA6.B7;
    sbit  CA68_CAU_ADR_CA6_bit at CAU_ADR_CA6.B8;
    sbit  CA69_CAU_ADR_CA6_bit at CAU_ADR_CA6.B9;
    sbit  CA610_CAU_ADR_CA6_bit at CAU_ADR_CA6.B10;
    sbit  CA611_CAU_ADR_CA6_bit at CAU_ADR_CA6.B11;
    sbit  CA612_CAU_ADR_CA6_bit at CAU_ADR_CA6.B12;
    sbit  CA613_CAU_ADR_CA6_bit at CAU_ADR_CA6.B13;
    sbit  CA614_CAU_ADR_CA6_bit at CAU_ADR_CA6.B14;
    sbit  CA615_CAU_ADR_CA6_bit at CAU_ADR_CA6.B15;
    sbit  CA616_CAU_ADR_CA6_bit at CAU_ADR_CA6.B16;
    sbit  CA617_CAU_ADR_CA6_bit at CAU_ADR_CA6.B17;
    sbit  CA618_CAU_ADR_CA6_bit at CAU_ADR_CA6.B18;
    sbit  CA619_CAU_ADR_CA6_bit at CAU_ADR_CA6.B19;
    sbit  CA620_CAU_ADR_CA6_bit at CAU_ADR_CA6.B20;
    sbit  CA621_CAU_ADR_CA6_bit at CAU_ADR_CA6.B21;
    sbit  CA622_CAU_ADR_CA6_bit at CAU_ADR_CA6.B22;
    sbit  CA623_CAU_ADR_CA6_bit at CAU_ADR_CA6.B23;
    sbit  CA624_CAU_ADR_CA6_bit at CAU_ADR_CA6.B24;
    sbit  CA625_CAU_ADR_CA6_bit at CAU_ADR_CA6.B25;
    sbit  CA626_CAU_ADR_CA6_bit at CAU_ADR_CA6.B26;
    sbit  CA627_CAU_ADR_CA6_bit at CAU_ADR_CA6.B27;
    sbit  CA628_CAU_ADR_CA6_bit at CAU_ADR_CA6.B28;
    sbit  CA629_CAU_ADR_CA6_bit at CAU_ADR_CA6.B29;
    sbit  CA630_CAU_ADR_CA6_bit at CAU_ADR_CA6.B30;
    sbit  CA631_CAU_ADR_CA6_bit at CAU_ADR_CA6.B31;

sfr far unsigned long   volatile CAU_ADR_CA7          absolute 0xE00818E4;
    sbit  CA70_CAU_ADR_CA7_bit at CAU_ADR_CA7.B0;
    sbit  CA71_CAU_ADR_CA7_bit at CAU_ADR_CA7.B1;
    sbit  CA72_CAU_ADR_CA7_bit at CAU_ADR_CA7.B2;
    sbit  CA73_CAU_ADR_CA7_bit at CAU_ADR_CA7.B3;
    sbit  CA74_CAU_ADR_CA7_bit at CAU_ADR_CA7.B4;
    sbit  CA75_CAU_ADR_CA7_bit at CAU_ADR_CA7.B5;
    sbit  CA76_CAU_ADR_CA7_bit at CAU_ADR_CA7.B6;
    sbit  CA77_CAU_ADR_CA7_bit at CAU_ADR_CA7.B7;
    sbit  CA78_CAU_ADR_CA7_bit at CAU_ADR_CA7.B8;
    sbit  CA79_CAU_ADR_CA7_bit at CAU_ADR_CA7.B9;
    sbit  CA710_CAU_ADR_CA7_bit at CAU_ADR_CA7.B10;
    sbit  CA711_CAU_ADR_CA7_bit at CAU_ADR_CA7.B11;
    sbit  CA712_CAU_ADR_CA7_bit at CAU_ADR_CA7.B12;
    sbit  CA713_CAU_ADR_CA7_bit at CAU_ADR_CA7.B13;
    sbit  CA714_CAU_ADR_CA7_bit at CAU_ADR_CA7.B14;
    sbit  CA715_CAU_ADR_CA7_bit at CAU_ADR_CA7.B15;
    sbit  CA716_CAU_ADR_CA7_bit at CAU_ADR_CA7.B16;
    sbit  CA717_CAU_ADR_CA7_bit at CAU_ADR_CA7.B17;
    sbit  CA718_CAU_ADR_CA7_bit at CAU_ADR_CA7.B18;
    sbit  CA719_CAU_ADR_CA7_bit at CAU_ADR_CA7.B19;
    sbit  CA720_CAU_ADR_CA7_bit at CAU_ADR_CA7.B20;
    sbit  CA721_CAU_ADR_CA7_bit at CAU_ADR_CA7.B21;
    sbit  CA722_CAU_ADR_CA7_bit at CAU_ADR_CA7.B22;
    sbit  CA723_CAU_ADR_CA7_bit at CAU_ADR_CA7.B23;
    sbit  CA724_CAU_ADR_CA7_bit at CAU_ADR_CA7.B24;
    sbit  CA725_CAU_ADR_CA7_bit at CAU_ADR_CA7.B25;
    sbit  CA726_CAU_ADR_CA7_bit at CAU_ADR_CA7.B26;
    sbit  CA727_CAU_ADR_CA7_bit at CAU_ADR_CA7.B27;
    sbit  CA728_CAU_ADR_CA7_bit at CAU_ADR_CA7.B28;
    sbit  CA729_CAU_ADR_CA7_bit at CAU_ADR_CA7.B29;
    sbit  CA730_CAU_ADR_CA7_bit at CAU_ADR_CA7.B30;
    sbit  CA731_CAU_ADR_CA7_bit at CAU_ADR_CA7.B31;

sfr far unsigned long   volatile CAU_ADR_CA8          absolute 0xE00818E8;
    sbit  CA80_CAU_ADR_CA8_bit at CAU_ADR_CA8.B0;
    sbit  CA81_CAU_ADR_CA8_bit at CAU_ADR_CA8.B1;
    sbit  CA82_CAU_ADR_CA8_bit at CAU_ADR_CA8.B2;
    sbit  CA83_CAU_ADR_CA8_bit at CAU_ADR_CA8.B3;
    sbit  CA84_CAU_ADR_CA8_bit at CAU_ADR_CA8.B4;
    sbit  CA85_CAU_ADR_CA8_bit at CAU_ADR_CA8.B5;
    sbit  CA86_CAU_ADR_CA8_bit at CAU_ADR_CA8.B6;
    sbit  CA87_CAU_ADR_CA8_bit at CAU_ADR_CA8.B7;
    sbit  CA88_CAU_ADR_CA8_bit at CAU_ADR_CA8.B8;
    sbit  CA89_CAU_ADR_CA8_bit at CAU_ADR_CA8.B9;
    sbit  CA810_CAU_ADR_CA8_bit at CAU_ADR_CA8.B10;
    sbit  CA811_CAU_ADR_CA8_bit at CAU_ADR_CA8.B11;
    sbit  CA812_CAU_ADR_CA8_bit at CAU_ADR_CA8.B12;
    sbit  CA813_CAU_ADR_CA8_bit at CAU_ADR_CA8.B13;
    sbit  CA814_CAU_ADR_CA8_bit at CAU_ADR_CA8.B14;
    sbit  CA815_CAU_ADR_CA8_bit at CAU_ADR_CA8.B15;
    sbit  CA816_CAU_ADR_CA8_bit at CAU_ADR_CA8.B16;
    sbit  CA817_CAU_ADR_CA8_bit at CAU_ADR_CA8.B17;
    sbit  CA818_CAU_ADR_CA8_bit at CAU_ADR_CA8.B18;
    sbit  CA819_CAU_ADR_CA8_bit at CAU_ADR_CA8.B19;
    sbit  CA820_CAU_ADR_CA8_bit at CAU_ADR_CA8.B20;
    sbit  CA821_CAU_ADR_CA8_bit at CAU_ADR_CA8.B21;
    sbit  CA822_CAU_ADR_CA8_bit at CAU_ADR_CA8.B22;
    sbit  CA823_CAU_ADR_CA8_bit at CAU_ADR_CA8.B23;
    sbit  CA824_CAU_ADR_CA8_bit at CAU_ADR_CA8.B24;
    sbit  CA825_CAU_ADR_CA8_bit at CAU_ADR_CA8.B25;
    sbit  CA826_CAU_ADR_CA8_bit at CAU_ADR_CA8.B26;
    sbit  CA827_CAU_ADR_CA8_bit at CAU_ADR_CA8.B27;
    sbit  CA828_CAU_ADR_CA8_bit at CAU_ADR_CA8.B28;
    sbit  CA829_CAU_ADR_CA8_bit at CAU_ADR_CA8.B29;
    sbit  CA830_CAU_ADR_CA8_bit at CAU_ADR_CA8.B30;
    sbit  CA831_CAU_ADR_CA8_bit at CAU_ADR_CA8.B31;

sfr far unsigned long   volatile CAU_RADR_CASR        absolute 0xE0081900;
    sbit  IC_CAU_RADR_CASR_bit at CAU_RADR_CASR.B0;
    sbit  DPE_CAU_RADR_CASR_bit at CAU_RADR_CASR.B1;
    sbit  VER0_CAU_RADR_CASR_bit at CAU_RADR_CASR.B28;
    sbit  VER1_CAU_RADR_CASR_bit at CAU_RADR_CASR.B29;
    sbit  VER2_CAU_RADR_CASR_bit at CAU_RADR_CASR.B30;
    sbit  VER3_CAU_RADR_CASR_bit at CAU_RADR_CASR.B31;

sfr far unsigned long   volatile CAU_RADR_CAA         absolute 0xE0081904;
    sbit  ACC0_CAU_RADR_CAA_bit at CAU_RADR_CAA.B0;
    sbit  ACC1_CAU_RADR_CAA_bit at CAU_RADR_CAA.B1;
    sbit  ACC2_CAU_RADR_CAA_bit at CAU_RADR_CAA.B2;
    sbit  ACC3_CAU_RADR_CAA_bit at CAU_RADR_CAA.B3;
    sbit  ACC4_CAU_RADR_CAA_bit at CAU_RADR_CAA.B4;
    sbit  ACC5_CAU_RADR_CAA_bit at CAU_RADR_CAA.B5;
    sbit  ACC6_CAU_RADR_CAA_bit at CAU_RADR_CAA.B6;
    sbit  ACC7_CAU_RADR_CAA_bit at CAU_RADR_CAA.B7;
    sbit  ACC8_CAU_RADR_CAA_bit at CAU_RADR_CAA.B8;
    sbit  ACC9_CAU_RADR_CAA_bit at CAU_RADR_CAA.B9;
    sbit  ACC10_CAU_RADR_CAA_bit at CAU_RADR_CAA.B10;
    sbit  ACC11_CAU_RADR_CAA_bit at CAU_RADR_CAA.B11;
    sbit  ACC12_CAU_RADR_CAA_bit at CAU_RADR_CAA.B12;
    sbit  ACC13_CAU_RADR_CAA_bit at CAU_RADR_CAA.B13;
    sbit  ACC14_CAU_RADR_CAA_bit at CAU_RADR_CAA.B14;
    sbit  ACC15_CAU_RADR_CAA_bit at CAU_RADR_CAA.B15;
    sbit  ACC16_CAU_RADR_CAA_bit at CAU_RADR_CAA.B16;
    sbit  ACC17_CAU_RADR_CAA_bit at CAU_RADR_CAA.B17;
    sbit  ACC18_CAU_RADR_CAA_bit at CAU_RADR_CAA.B18;
    sbit  ACC19_CAU_RADR_CAA_bit at CAU_RADR_CAA.B19;
    sbit  ACC20_CAU_RADR_CAA_bit at CAU_RADR_CAA.B20;
    sbit  ACC21_CAU_RADR_CAA_bit at CAU_RADR_CAA.B21;
    sbit  ACC22_CAU_RADR_CAA_bit at CAU_RADR_CAA.B22;
    sbit  ACC23_CAU_RADR_CAA_bit at CAU_RADR_CAA.B23;
    sbit  ACC24_CAU_RADR_CAA_bit at CAU_RADR_CAA.B24;
    sbit  ACC25_CAU_RADR_CAA_bit at CAU_RADR_CAA.B25;
    sbit  ACC26_CAU_RADR_CAA_bit at CAU_RADR_CAA.B26;
    sbit  ACC27_CAU_RADR_CAA_bit at CAU_RADR_CAA.B27;
    sbit  ACC28_CAU_RADR_CAA_bit at CAU_RADR_CAA.B28;
    sbit  ACC29_CAU_RADR_CAA_bit at CAU_RADR_CAA.B29;
    sbit  ACC30_CAU_RADR_CAA_bit at CAU_RADR_CAA.B30;
    sbit  ACC31_CAU_RADR_CAA_bit at CAU_RADR_CAA.B31;

sfr far unsigned long   volatile CAU_RADR_CA0         absolute 0xE0081908;
    sbit  CA00_CAU_RADR_CA0_bit at CAU_RADR_CA0.B0;
    sbit  CA01_CAU_RADR_CA0_bit at CAU_RADR_CA0.B1;
    sbit  CA02_CAU_RADR_CA0_bit at CAU_RADR_CA0.B2;
    sbit  CA03_CAU_RADR_CA0_bit at CAU_RADR_CA0.B3;
    sbit  CA04_CAU_RADR_CA0_bit at CAU_RADR_CA0.B4;
    sbit  CA05_CAU_RADR_CA0_bit at CAU_RADR_CA0.B5;
    sbit  CA06_CAU_RADR_CA0_bit at CAU_RADR_CA0.B6;
    sbit  CA07_CAU_RADR_CA0_bit at CAU_RADR_CA0.B7;
    sbit  CA08_CAU_RADR_CA0_bit at CAU_RADR_CA0.B8;
    sbit  CA09_CAU_RADR_CA0_bit at CAU_RADR_CA0.B9;
    sbit  CA010_CAU_RADR_CA0_bit at CAU_RADR_CA0.B10;
    sbit  CA011_CAU_RADR_CA0_bit at CAU_RADR_CA0.B11;
    sbit  CA012_CAU_RADR_CA0_bit at CAU_RADR_CA0.B12;
    sbit  CA013_CAU_RADR_CA0_bit at CAU_RADR_CA0.B13;
    sbit  CA014_CAU_RADR_CA0_bit at CAU_RADR_CA0.B14;
    sbit  CA015_CAU_RADR_CA0_bit at CAU_RADR_CA0.B15;
    sbit  CA016_CAU_RADR_CA0_bit at CAU_RADR_CA0.B16;
    sbit  CA017_CAU_RADR_CA0_bit at CAU_RADR_CA0.B17;
    sbit  CA018_CAU_RADR_CA0_bit at CAU_RADR_CA0.B18;
    sbit  CA019_CAU_RADR_CA0_bit at CAU_RADR_CA0.B19;
    sbit  CA020_CAU_RADR_CA0_bit at CAU_RADR_CA0.B20;
    sbit  CA021_CAU_RADR_CA0_bit at CAU_RADR_CA0.B21;
    sbit  CA022_CAU_RADR_CA0_bit at CAU_RADR_CA0.B22;
    sbit  CA023_CAU_RADR_CA0_bit at CAU_RADR_CA0.B23;
    sbit  CA024_CAU_RADR_CA0_bit at CAU_RADR_CA0.B24;
    sbit  CA025_CAU_RADR_CA0_bit at CAU_RADR_CA0.B25;
    sbit  CA026_CAU_RADR_CA0_bit at CAU_RADR_CA0.B26;
    sbit  CA027_CAU_RADR_CA0_bit at CAU_RADR_CA0.B27;
    sbit  CA028_CAU_RADR_CA0_bit at CAU_RADR_CA0.B28;
    sbit  CA029_CAU_RADR_CA0_bit at CAU_RADR_CA0.B29;
    sbit  CA030_CAU_RADR_CA0_bit at CAU_RADR_CA0.B30;
    sbit  CA031_CAU_RADR_CA0_bit at CAU_RADR_CA0.B31;

sfr far unsigned long   volatile CAU_RADR_CA1         absolute 0xE008190C;
    sbit  CA10_CAU_RADR_CA1_bit at CAU_RADR_CA1.B0;
    sbit  CA11_CAU_RADR_CA1_bit at CAU_RADR_CA1.B1;
    sbit  CA12_CAU_RADR_CA1_bit at CAU_RADR_CA1.B2;
    sbit  CA13_CAU_RADR_CA1_bit at CAU_RADR_CA1.B3;
    sbit  CA14_CAU_RADR_CA1_bit at CAU_RADR_CA1.B4;
    sbit  CA15_CAU_RADR_CA1_bit at CAU_RADR_CA1.B5;
    sbit  CA16_CAU_RADR_CA1_bit at CAU_RADR_CA1.B6;
    sbit  CA17_CAU_RADR_CA1_bit at CAU_RADR_CA1.B7;
    sbit  CA18_CAU_RADR_CA1_bit at CAU_RADR_CA1.B8;
    sbit  CA19_CAU_RADR_CA1_bit at CAU_RADR_CA1.B9;
    sbit  CA110_CAU_RADR_CA1_bit at CAU_RADR_CA1.B10;
    sbit  CA111_CAU_RADR_CA1_bit at CAU_RADR_CA1.B11;
    sbit  CA112_CAU_RADR_CA1_bit at CAU_RADR_CA1.B12;
    sbit  CA113_CAU_RADR_CA1_bit at CAU_RADR_CA1.B13;
    sbit  CA114_CAU_RADR_CA1_bit at CAU_RADR_CA1.B14;
    sbit  CA115_CAU_RADR_CA1_bit at CAU_RADR_CA1.B15;
    sbit  CA116_CAU_RADR_CA1_bit at CAU_RADR_CA1.B16;
    sbit  CA117_CAU_RADR_CA1_bit at CAU_RADR_CA1.B17;
    sbit  CA118_CAU_RADR_CA1_bit at CAU_RADR_CA1.B18;
    sbit  CA119_CAU_RADR_CA1_bit at CAU_RADR_CA1.B19;
    sbit  CA120_CAU_RADR_CA1_bit at CAU_RADR_CA1.B20;
    sbit  CA121_CAU_RADR_CA1_bit at CAU_RADR_CA1.B21;
    sbit  CA122_CAU_RADR_CA1_bit at CAU_RADR_CA1.B22;
    sbit  CA123_CAU_RADR_CA1_bit at CAU_RADR_CA1.B23;
    sbit  CA124_CAU_RADR_CA1_bit at CAU_RADR_CA1.B24;
    sbit  CA125_CAU_RADR_CA1_bit at CAU_RADR_CA1.B25;
    sbit  CA126_CAU_RADR_CA1_bit at CAU_RADR_CA1.B26;
    sbit  CA127_CAU_RADR_CA1_bit at CAU_RADR_CA1.B27;
    sbit  CA128_CAU_RADR_CA1_bit at CAU_RADR_CA1.B28;
    sbit  CA129_CAU_RADR_CA1_bit at CAU_RADR_CA1.B29;
    sbit  CA130_CAU_RADR_CA1_bit at CAU_RADR_CA1.B30;
    sbit  CA131_CAU_RADR_CA1_bit at CAU_RADR_CA1.B31;

sfr far unsigned long   volatile CAU_RADR_CA2         absolute 0xE0081910;
    sbit  CA20_CAU_RADR_CA2_bit at CAU_RADR_CA2.B0;
    sbit  CA21_CAU_RADR_CA2_bit at CAU_RADR_CA2.B1;
    sbit  CA22_CAU_RADR_CA2_bit at CAU_RADR_CA2.B2;
    sbit  CA23_CAU_RADR_CA2_bit at CAU_RADR_CA2.B3;
    sbit  CA24_CAU_RADR_CA2_bit at CAU_RADR_CA2.B4;
    sbit  CA25_CAU_RADR_CA2_bit at CAU_RADR_CA2.B5;
    sbit  CA26_CAU_RADR_CA2_bit at CAU_RADR_CA2.B6;
    sbit  CA27_CAU_RADR_CA2_bit at CAU_RADR_CA2.B7;
    sbit  CA28_CAU_RADR_CA2_bit at CAU_RADR_CA2.B8;
    sbit  CA29_CAU_RADR_CA2_bit at CAU_RADR_CA2.B9;
    sbit  CA210_CAU_RADR_CA2_bit at CAU_RADR_CA2.B10;
    sbit  CA211_CAU_RADR_CA2_bit at CAU_RADR_CA2.B11;
    sbit  CA212_CAU_RADR_CA2_bit at CAU_RADR_CA2.B12;
    sbit  CA213_CAU_RADR_CA2_bit at CAU_RADR_CA2.B13;
    sbit  CA214_CAU_RADR_CA2_bit at CAU_RADR_CA2.B14;
    sbit  CA215_CAU_RADR_CA2_bit at CAU_RADR_CA2.B15;
    sbit  CA216_CAU_RADR_CA2_bit at CAU_RADR_CA2.B16;
    sbit  CA217_CAU_RADR_CA2_bit at CAU_RADR_CA2.B17;
    sbit  CA218_CAU_RADR_CA2_bit at CAU_RADR_CA2.B18;
    sbit  CA219_CAU_RADR_CA2_bit at CAU_RADR_CA2.B19;
    sbit  CA220_CAU_RADR_CA2_bit at CAU_RADR_CA2.B20;
    sbit  CA221_CAU_RADR_CA2_bit at CAU_RADR_CA2.B21;
    sbit  CA222_CAU_RADR_CA2_bit at CAU_RADR_CA2.B22;
    sbit  CA223_CAU_RADR_CA2_bit at CAU_RADR_CA2.B23;
    sbit  CA224_CAU_RADR_CA2_bit at CAU_RADR_CA2.B24;
    sbit  CA225_CAU_RADR_CA2_bit at CAU_RADR_CA2.B25;
    sbit  CA226_CAU_RADR_CA2_bit at CAU_RADR_CA2.B26;
    sbit  CA227_CAU_RADR_CA2_bit at CAU_RADR_CA2.B27;
    sbit  CA228_CAU_RADR_CA2_bit at CAU_RADR_CA2.B28;
    sbit  CA229_CAU_RADR_CA2_bit at CAU_RADR_CA2.B29;
    sbit  CA230_CAU_RADR_CA2_bit at CAU_RADR_CA2.B30;
    sbit  CA231_CAU_RADR_CA2_bit at CAU_RADR_CA2.B31;

sfr far unsigned long   volatile CAU_RADR_CA3         absolute 0xE0081914;
    sbit  CA30_CAU_RADR_CA3_bit at CAU_RADR_CA3.B0;
    sbit  CA31_CAU_RADR_CA3_bit at CAU_RADR_CA3.B1;
    sbit  CA32_CAU_RADR_CA3_bit at CAU_RADR_CA3.B2;
    sbit  CA33_CAU_RADR_CA3_bit at CAU_RADR_CA3.B3;
    sbit  CA34_CAU_RADR_CA3_bit at CAU_RADR_CA3.B4;
    sbit  CA35_CAU_RADR_CA3_bit at CAU_RADR_CA3.B5;
    sbit  CA36_CAU_RADR_CA3_bit at CAU_RADR_CA3.B6;
    sbit  CA37_CAU_RADR_CA3_bit at CAU_RADR_CA3.B7;
    sbit  CA38_CAU_RADR_CA3_bit at CAU_RADR_CA3.B8;
    sbit  CA39_CAU_RADR_CA3_bit at CAU_RADR_CA3.B9;
    sbit  CA310_CAU_RADR_CA3_bit at CAU_RADR_CA3.B10;
    sbit  CA311_CAU_RADR_CA3_bit at CAU_RADR_CA3.B11;
    sbit  CA312_CAU_RADR_CA3_bit at CAU_RADR_CA3.B12;
    sbit  CA313_CAU_RADR_CA3_bit at CAU_RADR_CA3.B13;
    sbit  CA314_CAU_RADR_CA3_bit at CAU_RADR_CA3.B14;
    sbit  CA315_CAU_RADR_CA3_bit at CAU_RADR_CA3.B15;
    sbit  CA316_CAU_RADR_CA3_bit at CAU_RADR_CA3.B16;
    sbit  CA317_CAU_RADR_CA3_bit at CAU_RADR_CA3.B17;
    sbit  CA318_CAU_RADR_CA3_bit at CAU_RADR_CA3.B18;
    sbit  CA319_CAU_RADR_CA3_bit at CAU_RADR_CA3.B19;
    sbit  CA320_CAU_RADR_CA3_bit at CAU_RADR_CA3.B20;
    sbit  CA321_CAU_RADR_CA3_bit at CAU_RADR_CA3.B21;
    sbit  CA322_CAU_RADR_CA3_bit at CAU_RADR_CA3.B22;
    sbit  CA323_CAU_RADR_CA3_bit at CAU_RADR_CA3.B23;
    sbit  CA324_CAU_RADR_CA3_bit at CAU_RADR_CA3.B24;
    sbit  CA325_CAU_RADR_CA3_bit at CAU_RADR_CA3.B25;
    sbit  CA326_CAU_RADR_CA3_bit at CAU_RADR_CA3.B26;
    sbit  CA327_CAU_RADR_CA3_bit at CAU_RADR_CA3.B27;
    sbit  CA328_CAU_RADR_CA3_bit at CAU_RADR_CA3.B28;
    sbit  CA329_CAU_RADR_CA3_bit at CAU_RADR_CA3.B29;
    sbit  CA330_CAU_RADR_CA3_bit at CAU_RADR_CA3.B30;
    sbit  CA331_CAU_RADR_CA3_bit at CAU_RADR_CA3.B31;

sfr far unsigned long   volatile CAU_RADR_CA4         absolute 0xE0081918;
    sbit  CA40_CAU_RADR_CA4_bit at CAU_RADR_CA4.B0;
    sbit  CA41_CAU_RADR_CA4_bit at CAU_RADR_CA4.B1;
    sbit  CA42_CAU_RADR_CA4_bit at CAU_RADR_CA4.B2;
    sbit  CA43_CAU_RADR_CA4_bit at CAU_RADR_CA4.B3;
    sbit  CA44_CAU_RADR_CA4_bit at CAU_RADR_CA4.B4;
    sbit  CA45_CAU_RADR_CA4_bit at CAU_RADR_CA4.B5;
    sbit  CA46_CAU_RADR_CA4_bit at CAU_RADR_CA4.B6;
    sbit  CA47_CAU_RADR_CA4_bit at CAU_RADR_CA4.B7;
    sbit  CA48_CAU_RADR_CA4_bit at CAU_RADR_CA4.B8;
    sbit  CA49_CAU_RADR_CA4_bit at CAU_RADR_CA4.B9;
    sbit  CA410_CAU_RADR_CA4_bit at CAU_RADR_CA4.B10;
    sbit  CA411_CAU_RADR_CA4_bit at CAU_RADR_CA4.B11;
    sbit  CA412_CAU_RADR_CA4_bit at CAU_RADR_CA4.B12;
    sbit  CA413_CAU_RADR_CA4_bit at CAU_RADR_CA4.B13;
    sbit  CA414_CAU_RADR_CA4_bit at CAU_RADR_CA4.B14;
    sbit  CA415_CAU_RADR_CA4_bit at CAU_RADR_CA4.B15;
    sbit  CA416_CAU_RADR_CA4_bit at CAU_RADR_CA4.B16;
    sbit  CA417_CAU_RADR_CA4_bit at CAU_RADR_CA4.B17;
    sbit  CA418_CAU_RADR_CA4_bit at CAU_RADR_CA4.B18;
    sbit  CA419_CAU_RADR_CA4_bit at CAU_RADR_CA4.B19;
    sbit  CA420_CAU_RADR_CA4_bit at CAU_RADR_CA4.B20;
    sbit  CA421_CAU_RADR_CA4_bit at CAU_RADR_CA4.B21;
    sbit  CA422_CAU_RADR_CA4_bit at CAU_RADR_CA4.B22;
    sbit  CA423_CAU_RADR_CA4_bit at CAU_RADR_CA4.B23;
    sbit  CA424_CAU_RADR_CA4_bit at CAU_RADR_CA4.B24;
    sbit  CA425_CAU_RADR_CA4_bit at CAU_RADR_CA4.B25;
    sbit  CA426_CAU_RADR_CA4_bit at CAU_RADR_CA4.B26;
    sbit  CA427_CAU_RADR_CA4_bit at CAU_RADR_CA4.B27;
    sbit  CA428_CAU_RADR_CA4_bit at CAU_RADR_CA4.B28;
    sbit  CA429_CAU_RADR_CA4_bit at CAU_RADR_CA4.B29;
    sbit  CA430_CAU_RADR_CA4_bit at CAU_RADR_CA4.B30;
    sbit  CA431_CAU_RADR_CA4_bit at CAU_RADR_CA4.B31;

sfr far unsigned long   volatile CAU_RADR_CA5         absolute 0xE008191C;
    sbit  CA50_CAU_RADR_CA5_bit at CAU_RADR_CA5.B0;
    sbit  CA51_CAU_RADR_CA5_bit at CAU_RADR_CA5.B1;
    sbit  CA52_CAU_RADR_CA5_bit at CAU_RADR_CA5.B2;
    sbit  CA53_CAU_RADR_CA5_bit at CAU_RADR_CA5.B3;
    sbit  CA54_CAU_RADR_CA5_bit at CAU_RADR_CA5.B4;
    sbit  CA55_CAU_RADR_CA5_bit at CAU_RADR_CA5.B5;
    sbit  CA56_CAU_RADR_CA5_bit at CAU_RADR_CA5.B6;
    sbit  CA57_CAU_RADR_CA5_bit at CAU_RADR_CA5.B7;
    sbit  CA58_CAU_RADR_CA5_bit at CAU_RADR_CA5.B8;
    sbit  CA59_CAU_RADR_CA5_bit at CAU_RADR_CA5.B9;
    sbit  CA510_CAU_RADR_CA5_bit at CAU_RADR_CA5.B10;
    sbit  CA511_CAU_RADR_CA5_bit at CAU_RADR_CA5.B11;
    sbit  CA512_CAU_RADR_CA5_bit at CAU_RADR_CA5.B12;
    sbit  CA513_CAU_RADR_CA5_bit at CAU_RADR_CA5.B13;
    sbit  CA514_CAU_RADR_CA5_bit at CAU_RADR_CA5.B14;
    sbit  CA515_CAU_RADR_CA5_bit at CAU_RADR_CA5.B15;
    sbit  CA516_CAU_RADR_CA5_bit at CAU_RADR_CA5.B16;
    sbit  CA517_CAU_RADR_CA5_bit at CAU_RADR_CA5.B17;
    sbit  CA518_CAU_RADR_CA5_bit at CAU_RADR_CA5.B18;
    sbit  CA519_CAU_RADR_CA5_bit at CAU_RADR_CA5.B19;
    sbit  CA520_CAU_RADR_CA5_bit at CAU_RADR_CA5.B20;
    sbit  CA521_CAU_RADR_CA5_bit at CAU_RADR_CA5.B21;
    sbit  CA522_CAU_RADR_CA5_bit at CAU_RADR_CA5.B22;
    sbit  CA523_CAU_RADR_CA5_bit at CAU_RADR_CA5.B23;
    sbit  CA524_CAU_RADR_CA5_bit at CAU_RADR_CA5.B24;
    sbit  CA525_CAU_RADR_CA5_bit at CAU_RADR_CA5.B25;
    sbit  CA526_CAU_RADR_CA5_bit at CAU_RADR_CA5.B26;
    sbit  CA527_CAU_RADR_CA5_bit at CAU_RADR_CA5.B27;
    sbit  CA528_CAU_RADR_CA5_bit at CAU_RADR_CA5.B28;
    sbit  CA529_CAU_RADR_CA5_bit at CAU_RADR_CA5.B29;
    sbit  CA530_CAU_RADR_CA5_bit at CAU_RADR_CA5.B30;
    sbit  CA531_CAU_RADR_CA5_bit at CAU_RADR_CA5.B31;

sfr far unsigned long   volatile CAU_RADR_CA6         absolute 0xE0081920;
    sbit  CA60_CAU_RADR_CA6_bit at CAU_RADR_CA6.B0;
    sbit  CA61_CAU_RADR_CA6_bit at CAU_RADR_CA6.B1;
    sbit  CA62_CAU_RADR_CA6_bit at CAU_RADR_CA6.B2;
    sbit  CA63_CAU_RADR_CA6_bit at CAU_RADR_CA6.B3;
    sbit  CA64_CAU_RADR_CA6_bit at CAU_RADR_CA6.B4;
    sbit  CA65_CAU_RADR_CA6_bit at CAU_RADR_CA6.B5;
    sbit  CA66_CAU_RADR_CA6_bit at CAU_RADR_CA6.B6;
    sbit  CA67_CAU_RADR_CA6_bit at CAU_RADR_CA6.B7;
    sbit  CA68_CAU_RADR_CA6_bit at CAU_RADR_CA6.B8;
    sbit  CA69_CAU_RADR_CA6_bit at CAU_RADR_CA6.B9;
    sbit  CA610_CAU_RADR_CA6_bit at CAU_RADR_CA6.B10;
    sbit  CA611_CAU_RADR_CA6_bit at CAU_RADR_CA6.B11;
    sbit  CA612_CAU_RADR_CA6_bit at CAU_RADR_CA6.B12;
    sbit  CA613_CAU_RADR_CA6_bit at CAU_RADR_CA6.B13;
    sbit  CA614_CAU_RADR_CA6_bit at CAU_RADR_CA6.B14;
    sbit  CA615_CAU_RADR_CA6_bit at CAU_RADR_CA6.B15;
    sbit  CA616_CAU_RADR_CA6_bit at CAU_RADR_CA6.B16;
    sbit  CA617_CAU_RADR_CA6_bit at CAU_RADR_CA6.B17;
    sbit  CA618_CAU_RADR_CA6_bit at CAU_RADR_CA6.B18;
    sbit  CA619_CAU_RADR_CA6_bit at CAU_RADR_CA6.B19;
    sbit  CA620_CAU_RADR_CA6_bit at CAU_RADR_CA6.B20;
    sbit  CA621_CAU_RADR_CA6_bit at CAU_RADR_CA6.B21;
    sbit  CA622_CAU_RADR_CA6_bit at CAU_RADR_CA6.B22;
    sbit  CA623_CAU_RADR_CA6_bit at CAU_RADR_CA6.B23;
    sbit  CA624_CAU_RADR_CA6_bit at CAU_RADR_CA6.B24;
    sbit  CA625_CAU_RADR_CA6_bit at CAU_RADR_CA6.B25;
    sbit  CA626_CAU_RADR_CA6_bit at CAU_RADR_CA6.B26;
    sbit  CA627_CAU_RADR_CA6_bit at CAU_RADR_CA6.B27;
    sbit  CA628_CAU_RADR_CA6_bit at CAU_RADR_CA6.B28;
    sbit  CA629_CAU_RADR_CA6_bit at CAU_RADR_CA6.B29;
    sbit  CA630_CAU_RADR_CA6_bit at CAU_RADR_CA6.B30;
    sbit  CA631_CAU_RADR_CA6_bit at CAU_RADR_CA6.B31;

sfr far unsigned long   volatile CAU_RADR_CA7         absolute 0xE0081924;
    sbit  CA70_CAU_RADR_CA7_bit at CAU_RADR_CA7.B0;
    sbit  CA71_CAU_RADR_CA7_bit at CAU_RADR_CA7.B1;
    sbit  CA72_CAU_RADR_CA7_bit at CAU_RADR_CA7.B2;
    sbit  CA73_CAU_RADR_CA7_bit at CAU_RADR_CA7.B3;
    sbit  CA74_CAU_RADR_CA7_bit at CAU_RADR_CA7.B4;
    sbit  CA75_CAU_RADR_CA7_bit at CAU_RADR_CA7.B5;
    sbit  CA76_CAU_RADR_CA7_bit at CAU_RADR_CA7.B6;
    sbit  CA77_CAU_RADR_CA7_bit at CAU_RADR_CA7.B7;
    sbit  CA78_CAU_RADR_CA7_bit at CAU_RADR_CA7.B8;
    sbit  CA79_CAU_RADR_CA7_bit at CAU_RADR_CA7.B9;
    sbit  CA710_CAU_RADR_CA7_bit at CAU_RADR_CA7.B10;
    sbit  CA711_CAU_RADR_CA7_bit at CAU_RADR_CA7.B11;
    sbit  CA712_CAU_RADR_CA7_bit at CAU_RADR_CA7.B12;
    sbit  CA713_CAU_RADR_CA7_bit at CAU_RADR_CA7.B13;
    sbit  CA714_CAU_RADR_CA7_bit at CAU_RADR_CA7.B14;
    sbit  CA715_CAU_RADR_CA7_bit at CAU_RADR_CA7.B15;
    sbit  CA716_CAU_RADR_CA7_bit at CAU_RADR_CA7.B16;
    sbit  CA717_CAU_RADR_CA7_bit at CAU_RADR_CA7.B17;
    sbit  CA718_CAU_RADR_CA7_bit at CAU_RADR_CA7.B18;
    sbit  CA719_CAU_RADR_CA7_bit at CAU_RADR_CA7.B19;
    sbit  CA720_CAU_RADR_CA7_bit at CAU_RADR_CA7.B20;
    sbit  CA721_CAU_RADR_CA7_bit at CAU_RADR_CA7.B21;
    sbit  CA722_CAU_RADR_CA7_bit at CAU_RADR_CA7.B22;
    sbit  CA723_CAU_RADR_CA7_bit at CAU_RADR_CA7.B23;
    sbit  CA724_CAU_RADR_CA7_bit at CAU_RADR_CA7.B24;
    sbit  CA725_CAU_RADR_CA7_bit at CAU_RADR_CA7.B25;
    sbit  CA726_CAU_RADR_CA7_bit at CAU_RADR_CA7.B26;
    sbit  CA727_CAU_RADR_CA7_bit at CAU_RADR_CA7.B27;
    sbit  CA728_CAU_RADR_CA7_bit at CAU_RADR_CA7.B28;
    sbit  CA729_CAU_RADR_CA7_bit at CAU_RADR_CA7.B29;
    sbit  CA730_CAU_RADR_CA7_bit at CAU_RADR_CA7.B30;
    sbit  CA731_CAU_RADR_CA7_bit at CAU_RADR_CA7.B31;

sfr far unsigned long   volatile CAU_RADR_CA8         absolute 0xE0081928;
    sbit  CA80_CAU_RADR_CA8_bit at CAU_RADR_CA8.B0;
    sbit  CA81_CAU_RADR_CA8_bit at CAU_RADR_CA8.B1;
    sbit  CA82_CAU_RADR_CA8_bit at CAU_RADR_CA8.B2;
    sbit  CA83_CAU_RADR_CA8_bit at CAU_RADR_CA8.B3;
    sbit  CA84_CAU_RADR_CA8_bit at CAU_RADR_CA8.B4;
    sbit  CA85_CAU_RADR_CA8_bit at CAU_RADR_CA8.B5;
    sbit  CA86_CAU_RADR_CA8_bit at CAU_RADR_CA8.B6;
    sbit  CA87_CAU_RADR_CA8_bit at CAU_RADR_CA8.B7;
    sbit  CA88_CAU_RADR_CA8_bit at CAU_RADR_CA8.B8;
    sbit  CA89_CAU_RADR_CA8_bit at CAU_RADR_CA8.B9;
    sbit  CA810_CAU_RADR_CA8_bit at CAU_RADR_CA8.B10;
    sbit  CA811_CAU_RADR_CA8_bit at CAU_RADR_CA8.B11;
    sbit  CA812_CAU_RADR_CA8_bit at CAU_RADR_CA8.B12;
    sbit  CA813_CAU_RADR_CA8_bit at CAU_RADR_CA8.B13;
    sbit  CA814_CAU_RADR_CA8_bit at CAU_RADR_CA8.B14;
    sbit  CA815_CAU_RADR_CA8_bit at CAU_RADR_CA8.B15;
    sbit  CA816_CAU_RADR_CA8_bit at CAU_RADR_CA8.B16;
    sbit  CA817_CAU_RADR_CA8_bit at CAU_RADR_CA8.B17;
    sbit  CA818_CAU_RADR_CA8_bit at CAU_RADR_CA8.B18;
    sbit  CA819_CAU_RADR_CA8_bit at CAU_RADR_CA8.B19;
    sbit  CA820_CAU_RADR_CA8_bit at CAU_RADR_CA8.B20;
    sbit  CA821_CAU_RADR_CA8_bit at CAU_RADR_CA8.B21;
    sbit  CA822_CAU_RADR_CA8_bit at CAU_RADR_CA8.B22;
    sbit  CA823_CAU_RADR_CA8_bit at CAU_RADR_CA8.B23;
    sbit  CA824_CAU_RADR_CA8_bit at CAU_RADR_CA8.B24;
    sbit  CA825_CAU_RADR_CA8_bit at CAU_RADR_CA8.B25;
    sbit  CA826_CAU_RADR_CA8_bit at CAU_RADR_CA8.B26;
    sbit  CA827_CAU_RADR_CA8_bit at CAU_RADR_CA8.B27;
    sbit  CA828_CAU_RADR_CA8_bit at CAU_RADR_CA8.B28;
    sbit  CA829_CAU_RADR_CA8_bit at CAU_RADR_CA8.B29;
    sbit  CA830_CAU_RADR_CA8_bit at CAU_RADR_CA8.B30;
    sbit  CA831_CAU_RADR_CA8_bit at CAU_RADR_CA8.B31;

sfr far unsigned long   volatile CAU_XOR_CASR         absolute 0xE0081980;
    sbit  IC_CAU_XOR_CASR_bit at CAU_XOR_CASR.B0;
    sbit  DPE_CAU_XOR_CASR_bit at CAU_XOR_CASR.B1;
    sbit  VER0_CAU_XOR_CASR_bit at CAU_XOR_CASR.B28;
    sbit  VER1_CAU_XOR_CASR_bit at CAU_XOR_CASR.B29;
    sbit  VER2_CAU_XOR_CASR_bit at CAU_XOR_CASR.B30;
    sbit  VER3_CAU_XOR_CASR_bit at CAU_XOR_CASR.B31;

sfr far unsigned long   volatile CAU_XOR_CAA          absolute 0xE0081984;
    sbit  ACC0_CAU_XOR_CAA_bit at CAU_XOR_CAA.B0;
    sbit  ACC1_CAU_XOR_CAA_bit at CAU_XOR_CAA.B1;
    sbit  ACC2_CAU_XOR_CAA_bit at CAU_XOR_CAA.B2;
    sbit  ACC3_CAU_XOR_CAA_bit at CAU_XOR_CAA.B3;
    sbit  ACC4_CAU_XOR_CAA_bit at CAU_XOR_CAA.B4;
    sbit  ACC5_CAU_XOR_CAA_bit at CAU_XOR_CAA.B5;
    sbit  ACC6_CAU_XOR_CAA_bit at CAU_XOR_CAA.B6;
    sbit  ACC7_CAU_XOR_CAA_bit at CAU_XOR_CAA.B7;
    sbit  ACC8_CAU_XOR_CAA_bit at CAU_XOR_CAA.B8;
    sbit  ACC9_CAU_XOR_CAA_bit at CAU_XOR_CAA.B9;
    sbit  ACC10_CAU_XOR_CAA_bit at CAU_XOR_CAA.B10;
    sbit  ACC11_CAU_XOR_CAA_bit at CAU_XOR_CAA.B11;
    sbit  ACC12_CAU_XOR_CAA_bit at CAU_XOR_CAA.B12;
    sbit  ACC13_CAU_XOR_CAA_bit at CAU_XOR_CAA.B13;
    sbit  ACC14_CAU_XOR_CAA_bit at CAU_XOR_CAA.B14;
    sbit  ACC15_CAU_XOR_CAA_bit at CAU_XOR_CAA.B15;
    sbit  ACC16_CAU_XOR_CAA_bit at CAU_XOR_CAA.B16;
    sbit  ACC17_CAU_XOR_CAA_bit at CAU_XOR_CAA.B17;
    sbit  ACC18_CAU_XOR_CAA_bit at CAU_XOR_CAA.B18;
    sbit  ACC19_CAU_XOR_CAA_bit at CAU_XOR_CAA.B19;
    sbit  ACC20_CAU_XOR_CAA_bit at CAU_XOR_CAA.B20;
    sbit  ACC21_CAU_XOR_CAA_bit at CAU_XOR_CAA.B21;
    sbit  ACC22_CAU_XOR_CAA_bit at CAU_XOR_CAA.B22;
    sbit  ACC23_CAU_XOR_CAA_bit at CAU_XOR_CAA.B23;
    sbit  ACC24_CAU_XOR_CAA_bit at CAU_XOR_CAA.B24;
    sbit  ACC25_CAU_XOR_CAA_bit at CAU_XOR_CAA.B25;
    sbit  ACC26_CAU_XOR_CAA_bit at CAU_XOR_CAA.B26;
    sbit  ACC27_CAU_XOR_CAA_bit at CAU_XOR_CAA.B27;
    sbit  ACC28_CAU_XOR_CAA_bit at CAU_XOR_CAA.B28;
    sbit  ACC29_CAU_XOR_CAA_bit at CAU_XOR_CAA.B29;
    sbit  ACC30_CAU_XOR_CAA_bit at CAU_XOR_CAA.B30;
    sbit  ACC31_CAU_XOR_CAA_bit at CAU_XOR_CAA.B31;

sfr far unsigned long   volatile CAU_XOR_CA0          absolute 0xE0081988;
    sbit  CA00_CAU_XOR_CA0_bit at CAU_XOR_CA0.B0;
    sbit  CA01_CAU_XOR_CA0_bit at CAU_XOR_CA0.B1;
    sbit  CA02_CAU_XOR_CA0_bit at CAU_XOR_CA0.B2;
    sbit  CA03_CAU_XOR_CA0_bit at CAU_XOR_CA0.B3;
    sbit  CA04_CAU_XOR_CA0_bit at CAU_XOR_CA0.B4;
    sbit  CA05_CAU_XOR_CA0_bit at CAU_XOR_CA0.B5;
    sbit  CA06_CAU_XOR_CA0_bit at CAU_XOR_CA0.B6;
    sbit  CA07_CAU_XOR_CA0_bit at CAU_XOR_CA0.B7;
    sbit  CA08_CAU_XOR_CA0_bit at CAU_XOR_CA0.B8;
    sbit  CA09_CAU_XOR_CA0_bit at CAU_XOR_CA0.B9;
    sbit  CA010_CAU_XOR_CA0_bit at CAU_XOR_CA0.B10;
    sbit  CA011_CAU_XOR_CA0_bit at CAU_XOR_CA0.B11;
    sbit  CA012_CAU_XOR_CA0_bit at CAU_XOR_CA0.B12;
    sbit  CA013_CAU_XOR_CA0_bit at CAU_XOR_CA0.B13;
    sbit  CA014_CAU_XOR_CA0_bit at CAU_XOR_CA0.B14;
    sbit  CA015_CAU_XOR_CA0_bit at CAU_XOR_CA0.B15;
    sbit  CA016_CAU_XOR_CA0_bit at CAU_XOR_CA0.B16;
    sbit  CA017_CAU_XOR_CA0_bit at CAU_XOR_CA0.B17;
    sbit  CA018_CAU_XOR_CA0_bit at CAU_XOR_CA0.B18;
    sbit  CA019_CAU_XOR_CA0_bit at CAU_XOR_CA0.B19;
    sbit  CA020_CAU_XOR_CA0_bit at CAU_XOR_CA0.B20;
    sbit  CA021_CAU_XOR_CA0_bit at CAU_XOR_CA0.B21;
    sbit  CA022_CAU_XOR_CA0_bit at CAU_XOR_CA0.B22;
    sbit  CA023_CAU_XOR_CA0_bit at CAU_XOR_CA0.B23;
    sbit  CA024_CAU_XOR_CA0_bit at CAU_XOR_CA0.B24;
    sbit  CA025_CAU_XOR_CA0_bit at CAU_XOR_CA0.B25;
    sbit  CA026_CAU_XOR_CA0_bit at CAU_XOR_CA0.B26;
    sbit  CA027_CAU_XOR_CA0_bit at CAU_XOR_CA0.B27;
    sbit  CA028_CAU_XOR_CA0_bit at CAU_XOR_CA0.B28;
    sbit  CA029_CAU_XOR_CA0_bit at CAU_XOR_CA0.B29;
    sbit  CA030_CAU_XOR_CA0_bit at CAU_XOR_CA0.B30;
    sbit  CA031_CAU_XOR_CA0_bit at CAU_XOR_CA0.B31;

sfr far unsigned long   volatile CAU_XOR_CA1          absolute 0xE008198C;
    sbit  CA10_CAU_XOR_CA1_bit at CAU_XOR_CA1.B0;
    sbit  CA11_CAU_XOR_CA1_bit at CAU_XOR_CA1.B1;
    sbit  CA12_CAU_XOR_CA1_bit at CAU_XOR_CA1.B2;
    sbit  CA13_CAU_XOR_CA1_bit at CAU_XOR_CA1.B3;
    sbit  CA14_CAU_XOR_CA1_bit at CAU_XOR_CA1.B4;
    sbit  CA15_CAU_XOR_CA1_bit at CAU_XOR_CA1.B5;
    sbit  CA16_CAU_XOR_CA1_bit at CAU_XOR_CA1.B6;
    sbit  CA17_CAU_XOR_CA1_bit at CAU_XOR_CA1.B7;
    sbit  CA18_CAU_XOR_CA1_bit at CAU_XOR_CA1.B8;
    sbit  CA19_CAU_XOR_CA1_bit at CAU_XOR_CA1.B9;
    sbit  CA110_CAU_XOR_CA1_bit at CAU_XOR_CA1.B10;
    sbit  CA111_CAU_XOR_CA1_bit at CAU_XOR_CA1.B11;
    sbit  CA112_CAU_XOR_CA1_bit at CAU_XOR_CA1.B12;
    sbit  CA113_CAU_XOR_CA1_bit at CAU_XOR_CA1.B13;
    sbit  CA114_CAU_XOR_CA1_bit at CAU_XOR_CA1.B14;
    sbit  CA115_CAU_XOR_CA1_bit at CAU_XOR_CA1.B15;
    sbit  CA116_CAU_XOR_CA1_bit at CAU_XOR_CA1.B16;
    sbit  CA117_CAU_XOR_CA1_bit at CAU_XOR_CA1.B17;
    sbit  CA118_CAU_XOR_CA1_bit at CAU_XOR_CA1.B18;
    sbit  CA119_CAU_XOR_CA1_bit at CAU_XOR_CA1.B19;
    sbit  CA120_CAU_XOR_CA1_bit at CAU_XOR_CA1.B20;
    sbit  CA121_CAU_XOR_CA1_bit at CAU_XOR_CA1.B21;
    sbit  CA122_CAU_XOR_CA1_bit at CAU_XOR_CA1.B22;
    sbit  CA123_CAU_XOR_CA1_bit at CAU_XOR_CA1.B23;
    sbit  CA124_CAU_XOR_CA1_bit at CAU_XOR_CA1.B24;
    sbit  CA125_CAU_XOR_CA1_bit at CAU_XOR_CA1.B25;
    sbit  CA126_CAU_XOR_CA1_bit at CAU_XOR_CA1.B26;
    sbit  CA127_CAU_XOR_CA1_bit at CAU_XOR_CA1.B27;
    sbit  CA128_CAU_XOR_CA1_bit at CAU_XOR_CA1.B28;
    sbit  CA129_CAU_XOR_CA1_bit at CAU_XOR_CA1.B29;
    sbit  CA130_CAU_XOR_CA1_bit at CAU_XOR_CA1.B30;
    sbit  CA131_CAU_XOR_CA1_bit at CAU_XOR_CA1.B31;

sfr far unsigned long   volatile CAU_XOR_CA2          absolute 0xE0081990;
    sbit  CA20_CAU_XOR_CA2_bit at CAU_XOR_CA2.B0;
    sbit  CA21_CAU_XOR_CA2_bit at CAU_XOR_CA2.B1;
    sbit  CA22_CAU_XOR_CA2_bit at CAU_XOR_CA2.B2;
    sbit  CA23_CAU_XOR_CA2_bit at CAU_XOR_CA2.B3;
    sbit  CA24_CAU_XOR_CA2_bit at CAU_XOR_CA2.B4;
    sbit  CA25_CAU_XOR_CA2_bit at CAU_XOR_CA2.B5;
    sbit  CA26_CAU_XOR_CA2_bit at CAU_XOR_CA2.B6;
    sbit  CA27_CAU_XOR_CA2_bit at CAU_XOR_CA2.B7;
    sbit  CA28_CAU_XOR_CA2_bit at CAU_XOR_CA2.B8;
    sbit  CA29_CAU_XOR_CA2_bit at CAU_XOR_CA2.B9;
    sbit  CA210_CAU_XOR_CA2_bit at CAU_XOR_CA2.B10;
    sbit  CA211_CAU_XOR_CA2_bit at CAU_XOR_CA2.B11;
    sbit  CA212_CAU_XOR_CA2_bit at CAU_XOR_CA2.B12;
    sbit  CA213_CAU_XOR_CA2_bit at CAU_XOR_CA2.B13;
    sbit  CA214_CAU_XOR_CA2_bit at CAU_XOR_CA2.B14;
    sbit  CA215_CAU_XOR_CA2_bit at CAU_XOR_CA2.B15;
    sbit  CA216_CAU_XOR_CA2_bit at CAU_XOR_CA2.B16;
    sbit  CA217_CAU_XOR_CA2_bit at CAU_XOR_CA2.B17;
    sbit  CA218_CAU_XOR_CA2_bit at CAU_XOR_CA2.B18;
    sbit  CA219_CAU_XOR_CA2_bit at CAU_XOR_CA2.B19;
    sbit  CA220_CAU_XOR_CA2_bit at CAU_XOR_CA2.B20;
    sbit  CA221_CAU_XOR_CA2_bit at CAU_XOR_CA2.B21;
    sbit  CA222_CAU_XOR_CA2_bit at CAU_XOR_CA2.B22;
    sbit  CA223_CAU_XOR_CA2_bit at CAU_XOR_CA2.B23;
    sbit  CA224_CAU_XOR_CA2_bit at CAU_XOR_CA2.B24;
    sbit  CA225_CAU_XOR_CA2_bit at CAU_XOR_CA2.B25;
    sbit  CA226_CAU_XOR_CA2_bit at CAU_XOR_CA2.B26;
    sbit  CA227_CAU_XOR_CA2_bit at CAU_XOR_CA2.B27;
    sbit  CA228_CAU_XOR_CA2_bit at CAU_XOR_CA2.B28;
    sbit  CA229_CAU_XOR_CA2_bit at CAU_XOR_CA2.B29;
    sbit  CA230_CAU_XOR_CA2_bit at CAU_XOR_CA2.B30;
    sbit  CA231_CAU_XOR_CA2_bit at CAU_XOR_CA2.B31;

sfr far unsigned long   volatile CAU_XOR_CA3          absolute 0xE0081994;
    sbit  CA30_CAU_XOR_CA3_bit at CAU_XOR_CA3.B0;
    sbit  CA31_CAU_XOR_CA3_bit at CAU_XOR_CA3.B1;
    sbit  CA32_CAU_XOR_CA3_bit at CAU_XOR_CA3.B2;
    sbit  CA33_CAU_XOR_CA3_bit at CAU_XOR_CA3.B3;
    sbit  CA34_CAU_XOR_CA3_bit at CAU_XOR_CA3.B4;
    sbit  CA35_CAU_XOR_CA3_bit at CAU_XOR_CA3.B5;
    sbit  CA36_CAU_XOR_CA3_bit at CAU_XOR_CA3.B6;
    sbit  CA37_CAU_XOR_CA3_bit at CAU_XOR_CA3.B7;
    sbit  CA38_CAU_XOR_CA3_bit at CAU_XOR_CA3.B8;
    sbit  CA39_CAU_XOR_CA3_bit at CAU_XOR_CA3.B9;
    sbit  CA310_CAU_XOR_CA3_bit at CAU_XOR_CA3.B10;
    sbit  CA311_CAU_XOR_CA3_bit at CAU_XOR_CA3.B11;
    sbit  CA312_CAU_XOR_CA3_bit at CAU_XOR_CA3.B12;
    sbit  CA313_CAU_XOR_CA3_bit at CAU_XOR_CA3.B13;
    sbit  CA314_CAU_XOR_CA3_bit at CAU_XOR_CA3.B14;
    sbit  CA315_CAU_XOR_CA3_bit at CAU_XOR_CA3.B15;
    sbit  CA316_CAU_XOR_CA3_bit at CAU_XOR_CA3.B16;
    sbit  CA317_CAU_XOR_CA3_bit at CAU_XOR_CA3.B17;
    sbit  CA318_CAU_XOR_CA3_bit at CAU_XOR_CA3.B18;
    sbit  CA319_CAU_XOR_CA3_bit at CAU_XOR_CA3.B19;
    sbit  CA320_CAU_XOR_CA3_bit at CAU_XOR_CA3.B20;
    sbit  CA321_CAU_XOR_CA3_bit at CAU_XOR_CA3.B21;
    sbit  CA322_CAU_XOR_CA3_bit at CAU_XOR_CA3.B22;
    sbit  CA323_CAU_XOR_CA3_bit at CAU_XOR_CA3.B23;
    sbit  CA324_CAU_XOR_CA3_bit at CAU_XOR_CA3.B24;
    sbit  CA325_CAU_XOR_CA3_bit at CAU_XOR_CA3.B25;
    sbit  CA326_CAU_XOR_CA3_bit at CAU_XOR_CA3.B26;
    sbit  CA327_CAU_XOR_CA3_bit at CAU_XOR_CA3.B27;
    sbit  CA328_CAU_XOR_CA3_bit at CAU_XOR_CA3.B28;
    sbit  CA329_CAU_XOR_CA3_bit at CAU_XOR_CA3.B29;
    sbit  CA330_CAU_XOR_CA3_bit at CAU_XOR_CA3.B30;
    sbit  CA331_CAU_XOR_CA3_bit at CAU_XOR_CA3.B31;

sfr far unsigned long   volatile CAU_XOR_CA4          absolute 0xE0081998;
    sbit  CA40_CAU_XOR_CA4_bit at CAU_XOR_CA4.B0;
    sbit  CA41_CAU_XOR_CA4_bit at CAU_XOR_CA4.B1;
    sbit  CA42_CAU_XOR_CA4_bit at CAU_XOR_CA4.B2;
    sbit  CA43_CAU_XOR_CA4_bit at CAU_XOR_CA4.B3;
    sbit  CA44_CAU_XOR_CA4_bit at CAU_XOR_CA4.B4;
    sbit  CA45_CAU_XOR_CA4_bit at CAU_XOR_CA4.B5;
    sbit  CA46_CAU_XOR_CA4_bit at CAU_XOR_CA4.B6;
    sbit  CA47_CAU_XOR_CA4_bit at CAU_XOR_CA4.B7;
    sbit  CA48_CAU_XOR_CA4_bit at CAU_XOR_CA4.B8;
    sbit  CA49_CAU_XOR_CA4_bit at CAU_XOR_CA4.B9;
    sbit  CA410_CAU_XOR_CA4_bit at CAU_XOR_CA4.B10;
    sbit  CA411_CAU_XOR_CA4_bit at CAU_XOR_CA4.B11;
    sbit  CA412_CAU_XOR_CA4_bit at CAU_XOR_CA4.B12;
    sbit  CA413_CAU_XOR_CA4_bit at CAU_XOR_CA4.B13;
    sbit  CA414_CAU_XOR_CA4_bit at CAU_XOR_CA4.B14;
    sbit  CA415_CAU_XOR_CA4_bit at CAU_XOR_CA4.B15;
    sbit  CA416_CAU_XOR_CA4_bit at CAU_XOR_CA4.B16;
    sbit  CA417_CAU_XOR_CA4_bit at CAU_XOR_CA4.B17;
    sbit  CA418_CAU_XOR_CA4_bit at CAU_XOR_CA4.B18;
    sbit  CA419_CAU_XOR_CA4_bit at CAU_XOR_CA4.B19;
    sbit  CA420_CAU_XOR_CA4_bit at CAU_XOR_CA4.B20;
    sbit  CA421_CAU_XOR_CA4_bit at CAU_XOR_CA4.B21;
    sbit  CA422_CAU_XOR_CA4_bit at CAU_XOR_CA4.B22;
    sbit  CA423_CAU_XOR_CA4_bit at CAU_XOR_CA4.B23;
    sbit  CA424_CAU_XOR_CA4_bit at CAU_XOR_CA4.B24;
    sbit  CA425_CAU_XOR_CA4_bit at CAU_XOR_CA4.B25;
    sbit  CA426_CAU_XOR_CA4_bit at CAU_XOR_CA4.B26;
    sbit  CA427_CAU_XOR_CA4_bit at CAU_XOR_CA4.B27;
    sbit  CA428_CAU_XOR_CA4_bit at CAU_XOR_CA4.B28;
    sbit  CA429_CAU_XOR_CA4_bit at CAU_XOR_CA4.B29;
    sbit  CA430_CAU_XOR_CA4_bit at CAU_XOR_CA4.B30;
    sbit  CA431_CAU_XOR_CA4_bit at CAU_XOR_CA4.B31;

sfr far unsigned long   volatile CAU_XOR_CA5          absolute 0xE008199C;
    sbit  CA50_CAU_XOR_CA5_bit at CAU_XOR_CA5.B0;
    sbit  CA51_CAU_XOR_CA5_bit at CAU_XOR_CA5.B1;
    sbit  CA52_CAU_XOR_CA5_bit at CAU_XOR_CA5.B2;
    sbit  CA53_CAU_XOR_CA5_bit at CAU_XOR_CA5.B3;
    sbit  CA54_CAU_XOR_CA5_bit at CAU_XOR_CA5.B4;
    sbit  CA55_CAU_XOR_CA5_bit at CAU_XOR_CA5.B5;
    sbit  CA56_CAU_XOR_CA5_bit at CAU_XOR_CA5.B6;
    sbit  CA57_CAU_XOR_CA5_bit at CAU_XOR_CA5.B7;
    sbit  CA58_CAU_XOR_CA5_bit at CAU_XOR_CA5.B8;
    sbit  CA59_CAU_XOR_CA5_bit at CAU_XOR_CA5.B9;
    sbit  CA510_CAU_XOR_CA5_bit at CAU_XOR_CA5.B10;
    sbit  CA511_CAU_XOR_CA5_bit at CAU_XOR_CA5.B11;
    sbit  CA512_CAU_XOR_CA5_bit at CAU_XOR_CA5.B12;
    sbit  CA513_CAU_XOR_CA5_bit at CAU_XOR_CA5.B13;
    sbit  CA514_CAU_XOR_CA5_bit at CAU_XOR_CA5.B14;
    sbit  CA515_CAU_XOR_CA5_bit at CAU_XOR_CA5.B15;
    sbit  CA516_CAU_XOR_CA5_bit at CAU_XOR_CA5.B16;
    sbit  CA517_CAU_XOR_CA5_bit at CAU_XOR_CA5.B17;
    sbit  CA518_CAU_XOR_CA5_bit at CAU_XOR_CA5.B18;
    sbit  CA519_CAU_XOR_CA5_bit at CAU_XOR_CA5.B19;
    sbit  CA520_CAU_XOR_CA5_bit at CAU_XOR_CA5.B20;
    sbit  CA521_CAU_XOR_CA5_bit at CAU_XOR_CA5.B21;
    sbit  CA522_CAU_XOR_CA5_bit at CAU_XOR_CA5.B22;
    sbit  CA523_CAU_XOR_CA5_bit at CAU_XOR_CA5.B23;
    sbit  CA524_CAU_XOR_CA5_bit at CAU_XOR_CA5.B24;
    sbit  CA525_CAU_XOR_CA5_bit at CAU_XOR_CA5.B25;
    sbit  CA526_CAU_XOR_CA5_bit at CAU_XOR_CA5.B26;
    sbit  CA527_CAU_XOR_CA5_bit at CAU_XOR_CA5.B27;
    sbit  CA528_CAU_XOR_CA5_bit at CAU_XOR_CA5.B28;
    sbit  CA529_CAU_XOR_CA5_bit at CAU_XOR_CA5.B29;
    sbit  CA530_CAU_XOR_CA5_bit at CAU_XOR_CA5.B30;
    sbit  CA531_CAU_XOR_CA5_bit at CAU_XOR_CA5.B31;

sfr far unsigned long   volatile CAU_XOR_CA6          absolute 0xE00819A0;
    sbit  CA60_CAU_XOR_CA6_bit at CAU_XOR_CA6.B0;
    sbit  CA61_CAU_XOR_CA6_bit at CAU_XOR_CA6.B1;
    sbit  CA62_CAU_XOR_CA6_bit at CAU_XOR_CA6.B2;
    sbit  CA63_CAU_XOR_CA6_bit at CAU_XOR_CA6.B3;
    sbit  CA64_CAU_XOR_CA6_bit at CAU_XOR_CA6.B4;
    sbit  CA65_CAU_XOR_CA6_bit at CAU_XOR_CA6.B5;
    sbit  CA66_CAU_XOR_CA6_bit at CAU_XOR_CA6.B6;
    sbit  CA67_CAU_XOR_CA6_bit at CAU_XOR_CA6.B7;
    sbit  CA68_CAU_XOR_CA6_bit at CAU_XOR_CA6.B8;
    sbit  CA69_CAU_XOR_CA6_bit at CAU_XOR_CA6.B9;
    sbit  CA610_CAU_XOR_CA6_bit at CAU_XOR_CA6.B10;
    sbit  CA611_CAU_XOR_CA6_bit at CAU_XOR_CA6.B11;
    sbit  CA612_CAU_XOR_CA6_bit at CAU_XOR_CA6.B12;
    sbit  CA613_CAU_XOR_CA6_bit at CAU_XOR_CA6.B13;
    sbit  CA614_CAU_XOR_CA6_bit at CAU_XOR_CA6.B14;
    sbit  CA615_CAU_XOR_CA6_bit at CAU_XOR_CA6.B15;
    sbit  CA616_CAU_XOR_CA6_bit at CAU_XOR_CA6.B16;
    sbit  CA617_CAU_XOR_CA6_bit at CAU_XOR_CA6.B17;
    sbit  CA618_CAU_XOR_CA6_bit at CAU_XOR_CA6.B18;
    sbit  CA619_CAU_XOR_CA6_bit at CAU_XOR_CA6.B19;
    sbit  CA620_CAU_XOR_CA6_bit at CAU_XOR_CA6.B20;
    sbit  CA621_CAU_XOR_CA6_bit at CAU_XOR_CA6.B21;
    sbit  CA622_CAU_XOR_CA6_bit at CAU_XOR_CA6.B22;
    sbit  CA623_CAU_XOR_CA6_bit at CAU_XOR_CA6.B23;
    sbit  CA624_CAU_XOR_CA6_bit at CAU_XOR_CA6.B24;
    sbit  CA625_CAU_XOR_CA6_bit at CAU_XOR_CA6.B25;
    sbit  CA626_CAU_XOR_CA6_bit at CAU_XOR_CA6.B26;
    sbit  CA627_CAU_XOR_CA6_bit at CAU_XOR_CA6.B27;
    sbit  CA628_CAU_XOR_CA6_bit at CAU_XOR_CA6.B28;
    sbit  CA629_CAU_XOR_CA6_bit at CAU_XOR_CA6.B29;
    sbit  CA630_CAU_XOR_CA6_bit at CAU_XOR_CA6.B30;
    sbit  CA631_CAU_XOR_CA6_bit at CAU_XOR_CA6.B31;

sfr far unsigned long   volatile CAU_XOR_CA7          absolute 0xE00819A4;
    sbit  CA70_CAU_XOR_CA7_bit at CAU_XOR_CA7.B0;
    sbit  CA71_CAU_XOR_CA7_bit at CAU_XOR_CA7.B1;
    sbit  CA72_CAU_XOR_CA7_bit at CAU_XOR_CA7.B2;
    sbit  CA73_CAU_XOR_CA7_bit at CAU_XOR_CA7.B3;
    sbit  CA74_CAU_XOR_CA7_bit at CAU_XOR_CA7.B4;
    sbit  CA75_CAU_XOR_CA7_bit at CAU_XOR_CA7.B5;
    sbit  CA76_CAU_XOR_CA7_bit at CAU_XOR_CA7.B6;
    sbit  CA77_CAU_XOR_CA7_bit at CAU_XOR_CA7.B7;
    sbit  CA78_CAU_XOR_CA7_bit at CAU_XOR_CA7.B8;
    sbit  CA79_CAU_XOR_CA7_bit at CAU_XOR_CA7.B9;
    sbit  CA710_CAU_XOR_CA7_bit at CAU_XOR_CA7.B10;
    sbit  CA711_CAU_XOR_CA7_bit at CAU_XOR_CA7.B11;
    sbit  CA712_CAU_XOR_CA7_bit at CAU_XOR_CA7.B12;
    sbit  CA713_CAU_XOR_CA7_bit at CAU_XOR_CA7.B13;
    sbit  CA714_CAU_XOR_CA7_bit at CAU_XOR_CA7.B14;
    sbit  CA715_CAU_XOR_CA7_bit at CAU_XOR_CA7.B15;
    sbit  CA716_CAU_XOR_CA7_bit at CAU_XOR_CA7.B16;
    sbit  CA717_CAU_XOR_CA7_bit at CAU_XOR_CA7.B17;
    sbit  CA718_CAU_XOR_CA7_bit at CAU_XOR_CA7.B18;
    sbit  CA719_CAU_XOR_CA7_bit at CAU_XOR_CA7.B19;
    sbit  CA720_CAU_XOR_CA7_bit at CAU_XOR_CA7.B20;
    sbit  CA721_CAU_XOR_CA7_bit at CAU_XOR_CA7.B21;
    sbit  CA722_CAU_XOR_CA7_bit at CAU_XOR_CA7.B22;
    sbit  CA723_CAU_XOR_CA7_bit at CAU_XOR_CA7.B23;
    sbit  CA724_CAU_XOR_CA7_bit at CAU_XOR_CA7.B24;
    sbit  CA725_CAU_XOR_CA7_bit at CAU_XOR_CA7.B25;
    sbit  CA726_CAU_XOR_CA7_bit at CAU_XOR_CA7.B26;
    sbit  CA727_CAU_XOR_CA7_bit at CAU_XOR_CA7.B27;
    sbit  CA728_CAU_XOR_CA7_bit at CAU_XOR_CA7.B28;
    sbit  CA729_CAU_XOR_CA7_bit at CAU_XOR_CA7.B29;
    sbit  CA730_CAU_XOR_CA7_bit at CAU_XOR_CA7.B30;
    sbit  CA731_CAU_XOR_CA7_bit at CAU_XOR_CA7.B31;

sfr far unsigned long   volatile CAU_XOR_CA8          absolute 0xE00819A8;
    sbit  CA80_CAU_XOR_CA8_bit at CAU_XOR_CA8.B0;
    sbit  CA81_CAU_XOR_CA8_bit at CAU_XOR_CA8.B1;
    sbit  CA82_CAU_XOR_CA8_bit at CAU_XOR_CA8.B2;
    sbit  CA83_CAU_XOR_CA8_bit at CAU_XOR_CA8.B3;
    sbit  CA84_CAU_XOR_CA8_bit at CAU_XOR_CA8.B4;
    sbit  CA85_CAU_XOR_CA8_bit at CAU_XOR_CA8.B5;
    sbit  CA86_CAU_XOR_CA8_bit at CAU_XOR_CA8.B6;
    sbit  CA87_CAU_XOR_CA8_bit at CAU_XOR_CA8.B7;
    sbit  CA88_CAU_XOR_CA8_bit at CAU_XOR_CA8.B8;
    sbit  CA89_CAU_XOR_CA8_bit at CAU_XOR_CA8.B9;
    sbit  CA810_CAU_XOR_CA8_bit at CAU_XOR_CA8.B10;
    sbit  CA811_CAU_XOR_CA8_bit at CAU_XOR_CA8.B11;
    sbit  CA812_CAU_XOR_CA8_bit at CAU_XOR_CA8.B12;
    sbit  CA813_CAU_XOR_CA8_bit at CAU_XOR_CA8.B13;
    sbit  CA814_CAU_XOR_CA8_bit at CAU_XOR_CA8.B14;
    sbit  CA815_CAU_XOR_CA8_bit at CAU_XOR_CA8.B15;
    sbit  CA816_CAU_XOR_CA8_bit at CAU_XOR_CA8.B16;
    sbit  CA817_CAU_XOR_CA8_bit at CAU_XOR_CA8.B17;
    sbit  CA818_CAU_XOR_CA8_bit at CAU_XOR_CA8.B18;
    sbit  CA819_CAU_XOR_CA8_bit at CAU_XOR_CA8.B19;
    sbit  CA820_CAU_XOR_CA8_bit at CAU_XOR_CA8.B20;
    sbit  CA821_CAU_XOR_CA8_bit at CAU_XOR_CA8.B21;
    sbit  CA822_CAU_XOR_CA8_bit at CAU_XOR_CA8.B22;
    sbit  CA823_CAU_XOR_CA8_bit at CAU_XOR_CA8.B23;
    sbit  CA824_CAU_XOR_CA8_bit at CAU_XOR_CA8.B24;
    sbit  CA825_CAU_XOR_CA8_bit at CAU_XOR_CA8.B25;
    sbit  CA826_CAU_XOR_CA8_bit at CAU_XOR_CA8.B26;
    sbit  CA827_CAU_XOR_CA8_bit at CAU_XOR_CA8.B27;
    sbit  CA828_CAU_XOR_CA8_bit at CAU_XOR_CA8.B28;
    sbit  CA829_CAU_XOR_CA8_bit at CAU_XOR_CA8.B29;
    sbit  CA830_CAU_XOR_CA8_bit at CAU_XOR_CA8.B30;
    sbit  CA831_CAU_XOR_CA8_bit at CAU_XOR_CA8.B31;

sfr far unsigned long   volatile CAU_ROTL_CASR        absolute 0xE00819C0;
    sbit  IC_CAU_ROTL_CASR_bit at CAU_ROTL_CASR.B0;
    sbit  DPE_CAU_ROTL_CASR_bit at CAU_ROTL_CASR.B1;
    sbit  VER0_CAU_ROTL_CASR_bit at CAU_ROTL_CASR.B28;
    sbit  VER1_CAU_ROTL_CASR_bit at CAU_ROTL_CASR.B29;
    sbit  VER2_CAU_ROTL_CASR_bit at CAU_ROTL_CASR.B30;
    sbit  VER3_CAU_ROTL_CASR_bit at CAU_ROTL_CASR.B31;

sfr far unsigned long   volatile CAU_ROTL_CAA         absolute 0xE00819C4;
    sbit  ACC0_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B0;
    sbit  ACC1_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B1;
    sbit  ACC2_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B2;
    sbit  ACC3_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B3;
    sbit  ACC4_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B4;
    sbit  ACC5_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B5;
    sbit  ACC6_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B6;
    sbit  ACC7_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B7;
    sbit  ACC8_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B8;
    sbit  ACC9_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B9;
    sbit  ACC10_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B10;
    sbit  ACC11_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B11;
    sbit  ACC12_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B12;
    sbit  ACC13_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B13;
    sbit  ACC14_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B14;
    sbit  ACC15_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B15;
    sbit  ACC16_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B16;
    sbit  ACC17_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B17;
    sbit  ACC18_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B18;
    sbit  ACC19_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B19;
    sbit  ACC20_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B20;
    sbit  ACC21_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B21;
    sbit  ACC22_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B22;
    sbit  ACC23_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B23;
    sbit  ACC24_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B24;
    sbit  ACC25_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B25;
    sbit  ACC26_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B26;
    sbit  ACC27_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B27;
    sbit  ACC28_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B28;
    sbit  ACC29_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B29;
    sbit  ACC30_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B30;
    sbit  ACC31_CAU_ROTL_CAA_bit at CAU_ROTL_CAA.B31;

sfr far unsigned long   volatile CAU_ROTL_CA0         absolute 0xE00819C8;
    sbit  CA00_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B0;
    sbit  CA01_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B1;
    sbit  CA02_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B2;
    sbit  CA03_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B3;
    sbit  CA04_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B4;
    sbit  CA05_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B5;
    sbit  CA06_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B6;
    sbit  CA07_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B7;
    sbit  CA08_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B8;
    sbit  CA09_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B9;
    sbit  CA010_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B10;
    sbit  CA011_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B11;
    sbit  CA012_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B12;
    sbit  CA013_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B13;
    sbit  CA014_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B14;
    sbit  CA015_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B15;
    sbit  CA016_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B16;
    sbit  CA017_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B17;
    sbit  CA018_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B18;
    sbit  CA019_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B19;
    sbit  CA020_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B20;
    sbit  CA021_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B21;
    sbit  CA022_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B22;
    sbit  CA023_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B23;
    sbit  CA024_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B24;
    sbit  CA025_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B25;
    sbit  CA026_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B26;
    sbit  CA027_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B27;
    sbit  CA028_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B28;
    sbit  CA029_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B29;
    sbit  CA030_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B30;
    sbit  CA031_CAU_ROTL_CA0_bit at CAU_ROTL_CA0.B31;

sfr far unsigned long   volatile CAU_ROTL_CA1         absolute 0xE00819CC;
    sbit  CA10_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B0;
    sbit  CA11_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B1;
    sbit  CA12_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B2;
    sbit  CA13_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B3;
    sbit  CA14_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B4;
    sbit  CA15_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B5;
    sbit  CA16_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B6;
    sbit  CA17_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B7;
    sbit  CA18_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B8;
    sbit  CA19_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B9;
    sbit  CA110_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B10;
    sbit  CA111_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B11;
    sbit  CA112_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B12;
    sbit  CA113_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B13;
    sbit  CA114_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B14;
    sbit  CA115_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B15;
    sbit  CA116_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B16;
    sbit  CA117_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B17;
    sbit  CA118_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B18;
    sbit  CA119_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B19;
    sbit  CA120_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B20;
    sbit  CA121_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B21;
    sbit  CA122_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B22;
    sbit  CA123_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B23;
    sbit  CA124_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B24;
    sbit  CA125_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B25;
    sbit  CA126_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B26;
    sbit  CA127_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B27;
    sbit  CA128_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B28;
    sbit  CA129_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B29;
    sbit  CA130_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B30;
    sbit  CA131_CAU_ROTL_CA1_bit at CAU_ROTL_CA1.B31;

sfr far unsigned long   volatile CAU_ROTL_CA2         absolute 0xE00819D0;
    sbit  CA20_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B0;
    sbit  CA21_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B1;
    sbit  CA22_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B2;
    sbit  CA23_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B3;
    sbit  CA24_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B4;
    sbit  CA25_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B5;
    sbit  CA26_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B6;
    sbit  CA27_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B7;
    sbit  CA28_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B8;
    sbit  CA29_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B9;
    sbit  CA210_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B10;
    sbit  CA211_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B11;
    sbit  CA212_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B12;
    sbit  CA213_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B13;
    sbit  CA214_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B14;
    sbit  CA215_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B15;
    sbit  CA216_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B16;
    sbit  CA217_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B17;
    sbit  CA218_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B18;
    sbit  CA219_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B19;
    sbit  CA220_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B20;
    sbit  CA221_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B21;
    sbit  CA222_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B22;
    sbit  CA223_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B23;
    sbit  CA224_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B24;
    sbit  CA225_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B25;
    sbit  CA226_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B26;
    sbit  CA227_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B27;
    sbit  CA228_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B28;
    sbit  CA229_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B29;
    sbit  CA230_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B30;
    sbit  CA231_CAU_ROTL_CA2_bit at CAU_ROTL_CA2.B31;

sfr far unsigned long   volatile CAU_ROTL_CA3         absolute 0xE00819D4;
    sbit  CA30_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B0;
    sbit  CA31_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B1;
    sbit  CA32_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B2;
    sbit  CA33_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B3;
    sbit  CA34_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B4;
    sbit  CA35_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B5;
    sbit  CA36_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B6;
    sbit  CA37_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B7;
    sbit  CA38_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B8;
    sbit  CA39_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B9;
    sbit  CA310_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B10;
    sbit  CA311_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B11;
    sbit  CA312_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B12;
    sbit  CA313_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B13;
    sbit  CA314_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B14;
    sbit  CA315_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B15;
    sbit  CA316_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B16;
    sbit  CA317_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B17;
    sbit  CA318_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B18;
    sbit  CA319_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B19;
    sbit  CA320_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B20;
    sbit  CA321_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B21;
    sbit  CA322_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B22;
    sbit  CA323_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B23;
    sbit  CA324_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B24;
    sbit  CA325_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B25;
    sbit  CA326_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B26;
    sbit  CA327_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B27;
    sbit  CA328_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B28;
    sbit  CA329_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B29;
    sbit  CA330_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B30;
    sbit  CA331_CAU_ROTL_CA3_bit at CAU_ROTL_CA3.B31;

sfr far unsigned long   volatile CAU_ROTL_CA4         absolute 0xE00819D8;
    sbit  CA40_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B0;
    sbit  CA41_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B1;
    sbit  CA42_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B2;
    sbit  CA43_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B3;
    sbit  CA44_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B4;
    sbit  CA45_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B5;
    sbit  CA46_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B6;
    sbit  CA47_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B7;
    sbit  CA48_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B8;
    sbit  CA49_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B9;
    sbit  CA410_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B10;
    sbit  CA411_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B11;
    sbit  CA412_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B12;
    sbit  CA413_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B13;
    sbit  CA414_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B14;
    sbit  CA415_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B15;
    sbit  CA416_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B16;
    sbit  CA417_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B17;
    sbit  CA418_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B18;
    sbit  CA419_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B19;
    sbit  CA420_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B20;
    sbit  CA421_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B21;
    sbit  CA422_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B22;
    sbit  CA423_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B23;
    sbit  CA424_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B24;
    sbit  CA425_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B25;
    sbit  CA426_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B26;
    sbit  CA427_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B27;
    sbit  CA428_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B28;
    sbit  CA429_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B29;
    sbit  CA430_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B30;
    sbit  CA431_CAU_ROTL_CA4_bit at CAU_ROTL_CA4.B31;

sfr far unsigned long   volatile CAU_ROTL_CA5         absolute 0xE00819DC;
    sbit  CA50_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B0;
    sbit  CA51_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B1;
    sbit  CA52_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B2;
    sbit  CA53_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B3;
    sbit  CA54_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B4;
    sbit  CA55_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B5;
    sbit  CA56_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B6;
    sbit  CA57_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B7;
    sbit  CA58_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B8;
    sbit  CA59_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B9;
    sbit  CA510_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B10;
    sbit  CA511_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B11;
    sbit  CA512_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B12;
    sbit  CA513_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B13;
    sbit  CA514_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B14;
    sbit  CA515_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B15;
    sbit  CA516_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B16;
    sbit  CA517_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B17;
    sbit  CA518_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B18;
    sbit  CA519_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B19;
    sbit  CA520_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B20;
    sbit  CA521_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B21;
    sbit  CA522_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B22;
    sbit  CA523_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B23;
    sbit  CA524_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B24;
    sbit  CA525_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B25;
    sbit  CA526_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B26;
    sbit  CA527_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B27;
    sbit  CA528_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B28;
    sbit  CA529_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B29;
    sbit  CA530_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B30;
    sbit  CA531_CAU_ROTL_CA5_bit at CAU_ROTL_CA5.B31;

sfr far unsigned long   volatile CAU_ROTL_CA6         absolute 0xE00819E0;
    sbit  CA60_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B0;
    sbit  CA61_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B1;
    sbit  CA62_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B2;
    sbit  CA63_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B3;
    sbit  CA64_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B4;
    sbit  CA65_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B5;
    sbit  CA66_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B6;
    sbit  CA67_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B7;
    sbit  CA68_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B8;
    sbit  CA69_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B9;
    sbit  CA610_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B10;
    sbit  CA611_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B11;
    sbit  CA612_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B12;
    sbit  CA613_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B13;
    sbit  CA614_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B14;
    sbit  CA615_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B15;
    sbit  CA616_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B16;
    sbit  CA617_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B17;
    sbit  CA618_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B18;
    sbit  CA619_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B19;
    sbit  CA620_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B20;
    sbit  CA621_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B21;
    sbit  CA622_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B22;
    sbit  CA623_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B23;
    sbit  CA624_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B24;
    sbit  CA625_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B25;
    sbit  CA626_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B26;
    sbit  CA627_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B27;
    sbit  CA628_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B28;
    sbit  CA629_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B29;
    sbit  CA630_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B30;
    sbit  CA631_CAU_ROTL_CA6_bit at CAU_ROTL_CA6.B31;

sfr far unsigned long   volatile CAU_ROTL_CA7         absolute 0xE00819E4;
    sbit  CA70_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B0;
    sbit  CA71_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B1;
    sbit  CA72_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B2;
    sbit  CA73_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B3;
    sbit  CA74_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B4;
    sbit  CA75_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B5;
    sbit  CA76_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B6;
    sbit  CA77_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B7;
    sbit  CA78_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B8;
    sbit  CA79_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B9;
    sbit  CA710_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B10;
    sbit  CA711_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B11;
    sbit  CA712_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B12;
    sbit  CA713_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B13;
    sbit  CA714_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B14;
    sbit  CA715_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B15;
    sbit  CA716_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B16;
    sbit  CA717_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B17;
    sbit  CA718_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B18;
    sbit  CA719_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B19;
    sbit  CA720_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B20;
    sbit  CA721_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B21;
    sbit  CA722_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B22;
    sbit  CA723_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B23;
    sbit  CA724_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B24;
    sbit  CA725_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B25;
    sbit  CA726_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B26;
    sbit  CA727_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B27;
    sbit  CA728_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B28;
    sbit  CA729_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B29;
    sbit  CA730_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B30;
    sbit  CA731_CAU_ROTL_CA7_bit at CAU_ROTL_CA7.B31;

sfr far unsigned long   volatile CAU_ROTL_CA8         absolute 0xE00819E8;
    sbit  CA80_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B0;
    sbit  CA81_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B1;
    sbit  CA82_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B2;
    sbit  CA83_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B3;
    sbit  CA84_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B4;
    sbit  CA85_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B5;
    sbit  CA86_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B6;
    sbit  CA87_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B7;
    sbit  CA88_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B8;
    sbit  CA89_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B9;
    sbit  CA810_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B10;
    sbit  CA811_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B11;
    sbit  CA812_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B12;
    sbit  CA813_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B13;
    sbit  CA814_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B14;
    sbit  CA815_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B15;
    sbit  CA816_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B16;
    sbit  CA817_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B17;
    sbit  CA818_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B18;
    sbit  CA819_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B19;
    sbit  CA820_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B20;
    sbit  CA821_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B21;
    sbit  CA822_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B22;
    sbit  CA823_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B23;
    sbit  CA824_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B24;
    sbit  CA825_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B25;
    sbit  CA826_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B26;
    sbit  CA827_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B27;
    sbit  CA828_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B28;
    sbit  CA829_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B29;
    sbit  CA830_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B30;
    sbit  CA831_CAU_ROTL_CA8_bit at CAU_ROTL_CA8.B31;

sfr far unsigned long   volatile CAU_AESC_CASR        absolute 0xE0081B00;
    sbit  IC_CAU_AESC_CASR_bit at CAU_AESC_CASR.B0;
    sbit  DPE_CAU_AESC_CASR_bit at CAU_AESC_CASR.B1;
    sbit  VER0_CAU_AESC_CASR_bit at CAU_AESC_CASR.B28;
    sbit  VER1_CAU_AESC_CASR_bit at CAU_AESC_CASR.B29;
    sbit  VER2_CAU_AESC_CASR_bit at CAU_AESC_CASR.B30;
    sbit  VER3_CAU_AESC_CASR_bit at CAU_AESC_CASR.B31;

sfr far unsigned long   volatile CAU_AESC_CAA         absolute 0xE0081B04;
    sbit  ACC0_CAU_AESC_CAA_bit at CAU_AESC_CAA.B0;
    sbit  ACC1_CAU_AESC_CAA_bit at CAU_AESC_CAA.B1;
    sbit  ACC2_CAU_AESC_CAA_bit at CAU_AESC_CAA.B2;
    sbit  ACC3_CAU_AESC_CAA_bit at CAU_AESC_CAA.B3;
    sbit  ACC4_CAU_AESC_CAA_bit at CAU_AESC_CAA.B4;
    sbit  ACC5_CAU_AESC_CAA_bit at CAU_AESC_CAA.B5;
    sbit  ACC6_CAU_AESC_CAA_bit at CAU_AESC_CAA.B6;
    sbit  ACC7_CAU_AESC_CAA_bit at CAU_AESC_CAA.B7;
    sbit  ACC8_CAU_AESC_CAA_bit at CAU_AESC_CAA.B8;
    sbit  ACC9_CAU_AESC_CAA_bit at CAU_AESC_CAA.B9;
    sbit  ACC10_CAU_AESC_CAA_bit at CAU_AESC_CAA.B10;
    sbit  ACC11_CAU_AESC_CAA_bit at CAU_AESC_CAA.B11;
    sbit  ACC12_CAU_AESC_CAA_bit at CAU_AESC_CAA.B12;
    sbit  ACC13_CAU_AESC_CAA_bit at CAU_AESC_CAA.B13;
    sbit  ACC14_CAU_AESC_CAA_bit at CAU_AESC_CAA.B14;
    sbit  ACC15_CAU_AESC_CAA_bit at CAU_AESC_CAA.B15;
    sbit  ACC16_CAU_AESC_CAA_bit at CAU_AESC_CAA.B16;
    sbit  ACC17_CAU_AESC_CAA_bit at CAU_AESC_CAA.B17;
    sbit  ACC18_CAU_AESC_CAA_bit at CAU_AESC_CAA.B18;
    sbit  ACC19_CAU_AESC_CAA_bit at CAU_AESC_CAA.B19;
    sbit  ACC20_CAU_AESC_CAA_bit at CAU_AESC_CAA.B20;
    sbit  ACC21_CAU_AESC_CAA_bit at CAU_AESC_CAA.B21;
    sbit  ACC22_CAU_AESC_CAA_bit at CAU_AESC_CAA.B22;
    sbit  ACC23_CAU_AESC_CAA_bit at CAU_AESC_CAA.B23;
    sbit  ACC24_CAU_AESC_CAA_bit at CAU_AESC_CAA.B24;
    sbit  ACC25_CAU_AESC_CAA_bit at CAU_AESC_CAA.B25;
    sbit  ACC26_CAU_AESC_CAA_bit at CAU_AESC_CAA.B26;
    sbit  ACC27_CAU_AESC_CAA_bit at CAU_AESC_CAA.B27;
    sbit  ACC28_CAU_AESC_CAA_bit at CAU_AESC_CAA.B28;
    sbit  ACC29_CAU_AESC_CAA_bit at CAU_AESC_CAA.B29;
    sbit  ACC30_CAU_AESC_CAA_bit at CAU_AESC_CAA.B30;
    sbit  ACC31_CAU_AESC_CAA_bit at CAU_AESC_CAA.B31;

sfr far unsigned long   volatile CAU_AESC_CA0         absolute 0xE0081B08;
    sbit  CA00_CAU_AESC_CA0_bit at CAU_AESC_CA0.B0;
    sbit  CA01_CAU_AESC_CA0_bit at CAU_AESC_CA0.B1;
    sbit  CA02_CAU_AESC_CA0_bit at CAU_AESC_CA0.B2;
    sbit  CA03_CAU_AESC_CA0_bit at CAU_AESC_CA0.B3;
    sbit  CA04_CAU_AESC_CA0_bit at CAU_AESC_CA0.B4;
    sbit  CA05_CAU_AESC_CA0_bit at CAU_AESC_CA0.B5;
    sbit  CA06_CAU_AESC_CA0_bit at CAU_AESC_CA0.B6;
    sbit  CA07_CAU_AESC_CA0_bit at CAU_AESC_CA0.B7;
    sbit  CA08_CAU_AESC_CA0_bit at CAU_AESC_CA0.B8;
    sbit  CA09_CAU_AESC_CA0_bit at CAU_AESC_CA0.B9;
    sbit  CA010_CAU_AESC_CA0_bit at CAU_AESC_CA0.B10;
    sbit  CA011_CAU_AESC_CA0_bit at CAU_AESC_CA0.B11;
    sbit  CA012_CAU_AESC_CA0_bit at CAU_AESC_CA0.B12;
    sbit  CA013_CAU_AESC_CA0_bit at CAU_AESC_CA0.B13;
    sbit  CA014_CAU_AESC_CA0_bit at CAU_AESC_CA0.B14;
    sbit  CA015_CAU_AESC_CA0_bit at CAU_AESC_CA0.B15;
    sbit  CA016_CAU_AESC_CA0_bit at CAU_AESC_CA0.B16;
    sbit  CA017_CAU_AESC_CA0_bit at CAU_AESC_CA0.B17;
    sbit  CA018_CAU_AESC_CA0_bit at CAU_AESC_CA0.B18;
    sbit  CA019_CAU_AESC_CA0_bit at CAU_AESC_CA0.B19;
    sbit  CA020_CAU_AESC_CA0_bit at CAU_AESC_CA0.B20;
    sbit  CA021_CAU_AESC_CA0_bit at CAU_AESC_CA0.B21;
    sbit  CA022_CAU_AESC_CA0_bit at CAU_AESC_CA0.B22;
    sbit  CA023_CAU_AESC_CA0_bit at CAU_AESC_CA0.B23;
    sbit  CA024_CAU_AESC_CA0_bit at CAU_AESC_CA0.B24;
    sbit  CA025_CAU_AESC_CA0_bit at CAU_AESC_CA0.B25;
    sbit  CA026_CAU_AESC_CA0_bit at CAU_AESC_CA0.B26;
    sbit  CA027_CAU_AESC_CA0_bit at CAU_AESC_CA0.B27;
    sbit  CA028_CAU_AESC_CA0_bit at CAU_AESC_CA0.B28;
    sbit  CA029_CAU_AESC_CA0_bit at CAU_AESC_CA0.B29;
    sbit  CA030_CAU_AESC_CA0_bit at CAU_AESC_CA0.B30;
    sbit  CA031_CAU_AESC_CA0_bit at CAU_AESC_CA0.B31;

sfr far unsigned long   volatile CAU_AESC_CA1         absolute 0xE0081B0C;
    sbit  CA10_CAU_AESC_CA1_bit at CAU_AESC_CA1.B0;
    sbit  CA11_CAU_AESC_CA1_bit at CAU_AESC_CA1.B1;
    sbit  CA12_CAU_AESC_CA1_bit at CAU_AESC_CA1.B2;
    sbit  CA13_CAU_AESC_CA1_bit at CAU_AESC_CA1.B3;
    sbit  CA14_CAU_AESC_CA1_bit at CAU_AESC_CA1.B4;
    sbit  CA15_CAU_AESC_CA1_bit at CAU_AESC_CA1.B5;
    sbit  CA16_CAU_AESC_CA1_bit at CAU_AESC_CA1.B6;
    sbit  CA17_CAU_AESC_CA1_bit at CAU_AESC_CA1.B7;
    sbit  CA18_CAU_AESC_CA1_bit at CAU_AESC_CA1.B8;
    sbit  CA19_CAU_AESC_CA1_bit at CAU_AESC_CA1.B9;
    sbit  CA110_CAU_AESC_CA1_bit at CAU_AESC_CA1.B10;
    sbit  CA111_CAU_AESC_CA1_bit at CAU_AESC_CA1.B11;
    sbit  CA112_CAU_AESC_CA1_bit at CAU_AESC_CA1.B12;
    sbit  CA113_CAU_AESC_CA1_bit at CAU_AESC_CA1.B13;
    sbit  CA114_CAU_AESC_CA1_bit at CAU_AESC_CA1.B14;
    sbit  CA115_CAU_AESC_CA1_bit at CAU_AESC_CA1.B15;
    sbit  CA116_CAU_AESC_CA1_bit at CAU_AESC_CA1.B16;
    sbit  CA117_CAU_AESC_CA1_bit at CAU_AESC_CA1.B17;
    sbit  CA118_CAU_AESC_CA1_bit at CAU_AESC_CA1.B18;
    sbit  CA119_CAU_AESC_CA1_bit at CAU_AESC_CA1.B19;
    sbit  CA120_CAU_AESC_CA1_bit at CAU_AESC_CA1.B20;
    sbit  CA121_CAU_AESC_CA1_bit at CAU_AESC_CA1.B21;
    sbit  CA122_CAU_AESC_CA1_bit at CAU_AESC_CA1.B22;
    sbit  CA123_CAU_AESC_CA1_bit at CAU_AESC_CA1.B23;
    sbit  CA124_CAU_AESC_CA1_bit at CAU_AESC_CA1.B24;
    sbit  CA125_CAU_AESC_CA1_bit at CAU_AESC_CA1.B25;
    sbit  CA126_CAU_AESC_CA1_bit at CAU_AESC_CA1.B26;
    sbit  CA127_CAU_AESC_CA1_bit at CAU_AESC_CA1.B27;
    sbit  CA128_CAU_AESC_CA1_bit at CAU_AESC_CA1.B28;
    sbit  CA129_CAU_AESC_CA1_bit at CAU_AESC_CA1.B29;
    sbit  CA130_CAU_AESC_CA1_bit at CAU_AESC_CA1.B30;
    sbit  CA131_CAU_AESC_CA1_bit at CAU_AESC_CA1.B31;

sfr far unsigned long   volatile CAU_AESC_CA2         absolute 0xE0081B10;
    sbit  CA20_CAU_AESC_CA2_bit at CAU_AESC_CA2.B0;
    sbit  CA21_CAU_AESC_CA2_bit at CAU_AESC_CA2.B1;
    sbit  CA22_CAU_AESC_CA2_bit at CAU_AESC_CA2.B2;
    sbit  CA23_CAU_AESC_CA2_bit at CAU_AESC_CA2.B3;
    sbit  CA24_CAU_AESC_CA2_bit at CAU_AESC_CA2.B4;
    sbit  CA25_CAU_AESC_CA2_bit at CAU_AESC_CA2.B5;
    sbit  CA26_CAU_AESC_CA2_bit at CAU_AESC_CA2.B6;
    sbit  CA27_CAU_AESC_CA2_bit at CAU_AESC_CA2.B7;
    sbit  CA28_CAU_AESC_CA2_bit at CAU_AESC_CA2.B8;
    sbit  CA29_CAU_AESC_CA2_bit at CAU_AESC_CA2.B9;
    sbit  CA210_CAU_AESC_CA2_bit at CAU_AESC_CA2.B10;
    sbit  CA211_CAU_AESC_CA2_bit at CAU_AESC_CA2.B11;
    sbit  CA212_CAU_AESC_CA2_bit at CAU_AESC_CA2.B12;
    sbit  CA213_CAU_AESC_CA2_bit at CAU_AESC_CA2.B13;
    sbit  CA214_CAU_AESC_CA2_bit at CAU_AESC_CA2.B14;
    sbit  CA215_CAU_AESC_CA2_bit at CAU_AESC_CA2.B15;
    sbit  CA216_CAU_AESC_CA2_bit at CAU_AESC_CA2.B16;
    sbit  CA217_CAU_AESC_CA2_bit at CAU_AESC_CA2.B17;
    sbit  CA218_CAU_AESC_CA2_bit at CAU_AESC_CA2.B18;
    sbit  CA219_CAU_AESC_CA2_bit at CAU_AESC_CA2.B19;
    sbit  CA220_CAU_AESC_CA2_bit at CAU_AESC_CA2.B20;
    sbit  CA221_CAU_AESC_CA2_bit at CAU_AESC_CA2.B21;
    sbit  CA222_CAU_AESC_CA2_bit at CAU_AESC_CA2.B22;
    sbit  CA223_CAU_AESC_CA2_bit at CAU_AESC_CA2.B23;
    sbit  CA224_CAU_AESC_CA2_bit at CAU_AESC_CA2.B24;
    sbit  CA225_CAU_AESC_CA2_bit at CAU_AESC_CA2.B25;
    sbit  CA226_CAU_AESC_CA2_bit at CAU_AESC_CA2.B26;
    sbit  CA227_CAU_AESC_CA2_bit at CAU_AESC_CA2.B27;
    sbit  CA228_CAU_AESC_CA2_bit at CAU_AESC_CA2.B28;
    sbit  CA229_CAU_AESC_CA2_bit at CAU_AESC_CA2.B29;
    sbit  CA230_CAU_AESC_CA2_bit at CAU_AESC_CA2.B30;
    sbit  CA231_CAU_AESC_CA2_bit at CAU_AESC_CA2.B31;

sfr far unsigned long   volatile CAU_AESC_CA3         absolute 0xE0081B14;
    sbit  CA30_CAU_AESC_CA3_bit at CAU_AESC_CA3.B0;
    sbit  CA31_CAU_AESC_CA3_bit at CAU_AESC_CA3.B1;
    sbit  CA32_CAU_AESC_CA3_bit at CAU_AESC_CA3.B2;
    sbit  CA33_CAU_AESC_CA3_bit at CAU_AESC_CA3.B3;
    sbit  CA34_CAU_AESC_CA3_bit at CAU_AESC_CA3.B4;
    sbit  CA35_CAU_AESC_CA3_bit at CAU_AESC_CA3.B5;
    sbit  CA36_CAU_AESC_CA3_bit at CAU_AESC_CA3.B6;
    sbit  CA37_CAU_AESC_CA3_bit at CAU_AESC_CA3.B7;
    sbit  CA38_CAU_AESC_CA3_bit at CAU_AESC_CA3.B8;
    sbit  CA39_CAU_AESC_CA3_bit at CAU_AESC_CA3.B9;
    sbit  CA310_CAU_AESC_CA3_bit at CAU_AESC_CA3.B10;
    sbit  CA311_CAU_AESC_CA3_bit at CAU_AESC_CA3.B11;
    sbit  CA312_CAU_AESC_CA3_bit at CAU_AESC_CA3.B12;
    sbit  CA313_CAU_AESC_CA3_bit at CAU_AESC_CA3.B13;
    sbit  CA314_CAU_AESC_CA3_bit at CAU_AESC_CA3.B14;
    sbit  CA315_CAU_AESC_CA3_bit at CAU_AESC_CA3.B15;
    sbit  CA316_CAU_AESC_CA3_bit at CAU_AESC_CA3.B16;
    sbit  CA317_CAU_AESC_CA3_bit at CAU_AESC_CA3.B17;
    sbit  CA318_CAU_AESC_CA3_bit at CAU_AESC_CA3.B18;
    sbit  CA319_CAU_AESC_CA3_bit at CAU_AESC_CA3.B19;
    sbit  CA320_CAU_AESC_CA3_bit at CAU_AESC_CA3.B20;
    sbit  CA321_CAU_AESC_CA3_bit at CAU_AESC_CA3.B21;
    sbit  CA322_CAU_AESC_CA3_bit at CAU_AESC_CA3.B22;
    sbit  CA323_CAU_AESC_CA3_bit at CAU_AESC_CA3.B23;
    sbit  CA324_CAU_AESC_CA3_bit at CAU_AESC_CA3.B24;
    sbit  CA325_CAU_AESC_CA3_bit at CAU_AESC_CA3.B25;
    sbit  CA326_CAU_AESC_CA3_bit at CAU_AESC_CA3.B26;
    sbit  CA327_CAU_AESC_CA3_bit at CAU_AESC_CA3.B27;
    sbit  CA328_CAU_AESC_CA3_bit at CAU_AESC_CA3.B28;
    sbit  CA329_CAU_AESC_CA3_bit at CAU_AESC_CA3.B29;
    sbit  CA330_CAU_AESC_CA3_bit at CAU_AESC_CA3.B30;
    sbit  CA331_CAU_AESC_CA3_bit at CAU_AESC_CA3.B31;

sfr far unsigned long   volatile CAU_AESC_CA4         absolute 0xE0081B18;
    sbit  CA40_CAU_AESC_CA4_bit at CAU_AESC_CA4.B0;
    sbit  CA41_CAU_AESC_CA4_bit at CAU_AESC_CA4.B1;
    sbit  CA42_CAU_AESC_CA4_bit at CAU_AESC_CA4.B2;
    sbit  CA43_CAU_AESC_CA4_bit at CAU_AESC_CA4.B3;
    sbit  CA44_CAU_AESC_CA4_bit at CAU_AESC_CA4.B4;
    sbit  CA45_CAU_AESC_CA4_bit at CAU_AESC_CA4.B5;
    sbit  CA46_CAU_AESC_CA4_bit at CAU_AESC_CA4.B6;
    sbit  CA47_CAU_AESC_CA4_bit at CAU_AESC_CA4.B7;
    sbit  CA48_CAU_AESC_CA4_bit at CAU_AESC_CA4.B8;
    sbit  CA49_CAU_AESC_CA4_bit at CAU_AESC_CA4.B9;
    sbit  CA410_CAU_AESC_CA4_bit at CAU_AESC_CA4.B10;
    sbit  CA411_CAU_AESC_CA4_bit at CAU_AESC_CA4.B11;
    sbit  CA412_CAU_AESC_CA4_bit at CAU_AESC_CA4.B12;
    sbit  CA413_CAU_AESC_CA4_bit at CAU_AESC_CA4.B13;
    sbit  CA414_CAU_AESC_CA4_bit at CAU_AESC_CA4.B14;
    sbit  CA415_CAU_AESC_CA4_bit at CAU_AESC_CA4.B15;
    sbit  CA416_CAU_AESC_CA4_bit at CAU_AESC_CA4.B16;
    sbit  CA417_CAU_AESC_CA4_bit at CAU_AESC_CA4.B17;
    sbit  CA418_CAU_AESC_CA4_bit at CAU_AESC_CA4.B18;
    sbit  CA419_CAU_AESC_CA4_bit at CAU_AESC_CA4.B19;
    sbit  CA420_CAU_AESC_CA4_bit at CAU_AESC_CA4.B20;
    sbit  CA421_CAU_AESC_CA4_bit at CAU_AESC_CA4.B21;
    sbit  CA422_CAU_AESC_CA4_bit at CAU_AESC_CA4.B22;
    sbit  CA423_CAU_AESC_CA4_bit at CAU_AESC_CA4.B23;
    sbit  CA424_CAU_AESC_CA4_bit at CAU_AESC_CA4.B24;
    sbit  CA425_CAU_AESC_CA4_bit at CAU_AESC_CA4.B25;
    sbit  CA426_CAU_AESC_CA4_bit at CAU_AESC_CA4.B26;
    sbit  CA427_CAU_AESC_CA4_bit at CAU_AESC_CA4.B27;
    sbit  CA428_CAU_AESC_CA4_bit at CAU_AESC_CA4.B28;
    sbit  CA429_CAU_AESC_CA4_bit at CAU_AESC_CA4.B29;
    sbit  CA430_CAU_AESC_CA4_bit at CAU_AESC_CA4.B30;
    sbit  CA431_CAU_AESC_CA4_bit at CAU_AESC_CA4.B31;

sfr far unsigned long   volatile CAU_AESC_CA5         absolute 0xE0081B1C;
    sbit  CA50_CAU_AESC_CA5_bit at CAU_AESC_CA5.B0;
    sbit  CA51_CAU_AESC_CA5_bit at CAU_AESC_CA5.B1;
    sbit  CA52_CAU_AESC_CA5_bit at CAU_AESC_CA5.B2;
    sbit  CA53_CAU_AESC_CA5_bit at CAU_AESC_CA5.B3;
    sbit  CA54_CAU_AESC_CA5_bit at CAU_AESC_CA5.B4;
    sbit  CA55_CAU_AESC_CA5_bit at CAU_AESC_CA5.B5;
    sbit  CA56_CAU_AESC_CA5_bit at CAU_AESC_CA5.B6;
    sbit  CA57_CAU_AESC_CA5_bit at CAU_AESC_CA5.B7;
    sbit  CA58_CAU_AESC_CA5_bit at CAU_AESC_CA5.B8;
    sbit  CA59_CAU_AESC_CA5_bit at CAU_AESC_CA5.B9;
    sbit  CA510_CAU_AESC_CA5_bit at CAU_AESC_CA5.B10;
    sbit  CA511_CAU_AESC_CA5_bit at CAU_AESC_CA5.B11;
    sbit  CA512_CAU_AESC_CA5_bit at CAU_AESC_CA5.B12;
    sbit  CA513_CAU_AESC_CA5_bit at CAU_AESC_CA5.B13;
    sbit  CA514_CAU_AESC_CA5_bit at CAU_AESC_CA5.B14;
    sbit  CA515_CAU_AESC_CA5_bit at CAU_AESC_CA5.B15;
    sbit  CA516_CAU_AESC_CA5_bit at CAU_AESC_CA5.B16;
    sbit  CA517_CAU_AESC_CA5_bit at CAU_AESC_CA5.B17;
    sbit  CA518_CAU_AESC_CA5_bit at CAU_AESC_CA5.B18;
    sbit  CA519_CAU_AESC_CA5_bit at CAU_AESC_CA5.B19;
    sbit  CA520_CAU_AESC_CA5_bit at CAU_AESC_CA5.B20;
    sbit  CA521_CAU_AESC_CA5_bit at CAU_AESC_CA5.B21;
    sbit  CA522_CAU_AESC_CA5_bit at CAU_AESC_CA5.B22;
    sbit  CA523_CAU_AESC_CA5_bit at CAU_AESC_CA5.B23;
    sbit  CA524_CAU_AESC_CA5_bit at CAU_AESC_CA5.B24;
    sbit  CA525_CAU_AESC_CA5_bit at CAU_AESC_CA5.B25;
    sbit  CA526_CAU_AESC_CA5_bit at CAU_AESC_CA5.B26;
    sbit  CA527_CAU_AESC_CA5_bit at CAU_AESC_CA5.B27;
    sbit  CA528_CAU_AESC_CA5_bit at CAU_AESC_CA5.B28;
    sbit  CA529_CAU_AESC_CA5_bit at CAU_AESC_CA5.B29;
    sbit  CA530_CAU_AESC_CA5_bit at CAU_AESC_CA5.B30;
    sbit  CA531_CAU_AESC_CA5_bit at CAU_AESC_CA5.B31;

sfr far unsigned long   volatile CAU_AESC_CA6         absolute 0xE0081B20;
    sbit  CA60_CAU_AESC_CA6_bit at CAU_AESC_CA6.B0;
    sbit  CA61_CAU_AESC_CA6_bit at CAU_AESC_CA6.B1;
    sbit  CA62_CAU_AESC_CA6_bit at CAU_AESC_CA6.B2;
    sbit  CA63_CAU_AESC_CA6_bit at CAU_AESC_CA6.B3;
    sbit  CA64_CAU_AESC_CA6_bit at CAU_AESC_CA6.B4;
    sbit  CA65_CAU_AESC_CA6_bit at CAU_AESC_CA6.B5;
    sbit  CA66_CAU_AESC_CA6_bit at CAU_AESC_CA6.B6;
    sbit  CA67_CAU_AESC_CA6_bit at CAU_AESC_CA6.B7;
    sbit  CA68_CAU_AESC_CA6_bit at CAU_AESC_CA6.B8;
    sbit  CA69_CAU_AESC_CA6_bit at CAU_AESC_CA6.B9;
    sbit  CA610_CAU_AESC_CA6_bit at CAU_AESC_CA6.B10;
    sbit  CA611_CAU_AESC_CA6_bit at CAU_AESC_CA6.B11;
    sbit  CA612_CAU_AESC_CA6_bit at CAU_AESC_CA6.B12;
    sbit  CA613_CAU_AESC_CA6_bit at CAU_AESC_CA6.B13;
    sbit  CA614_CAU_AESC_CA6_bit at CAU_AESC_CA6.B14;
    sbit  CA615_CAU_AESC_CA6_bit at CAU_AESC_CA6.B15;
    sbit  CA616_CAU_AESC_CA6_bit at CAU_AESC_CA6.B16;
    sbit  CA617_CAU_AESC_CA6_bit at CAU_AESC_CA6.B17;
    sbit  CA618_CAU_AESC_CA6_bit at CAU_AESC_CA6.B18;
    sbit  CA619_CAU_AESC_CA6_bit at CAU_AESC_CA6.B19;
    sbit  CA620_CAU_AESC_CA6_bit at CAU_AESC_CA6.B20;
    sbit  CA621_CAU_AESC_CA6_bit at CAU_AESC_CA6.B21;
    sbit  CA622_CAU_AESC_CA6_bit at CAU_AESC_CA6.B22;
    sbit  CA623_CAU_AESC_CA6_bit at CAU_AESC_CA6.B23;
    sbit  CA624_CAU_AESC_CA6_bit at CAU_AESC_CA6.B24;
    sbit  CA625_CAU_AESC_CA6_bit at CAU_AESC_CA6.B25;
    sbit  CA626_CAU_AESC_CA6_bit at CAU_AESC_CA6.B26;
    sbit  CA627_CAU_AESC_CA6_bit at CAU_AESC_CA6.B27;
    sbit  CA628_CAU_AESC_CA6_bit at CAU_AESC_CA6.B28;
    sbit  CA629_CAU_AESC_CA6_bit at CAU_AESC_CA6.B29;
    sbit  CA630_CAU_AESC_CA6_bit at CAU_AESC_CA6.B30;
    sbit  CA631_CAU_AESC_CA6_bit at CAU_AESC_CA6.B31;

sfr far unsigned long   volatile CAU_AESC_CA7         absolute 0xE0081B24;
    sbit  CA70_CAU_AESC_CA7_bit at CAU_AESC_CA7.B0;
    sbit  CA71_CAU_AESC_CA7_bit at CAU_AESC_CA7.B1;
    sbit  CA72_CAU_AESC_CA7_bit at CAU_AESC_CA7.B2;
    sbit  CA73_CAU_AESC_CA7_bit at CAU_AESC_CA7.B3;
    sbit  CA74_CAU_AESC_CA7_bit at CAU_AESC_CA7.B4;
    sbit  CA75_CAU_AESC_CA7_bit at CAU_AESC_CA7.B5;
    sbit  CA76_CAU_AESC_CA7_bit at CAU_AESC_CA7.B6;
    sbit  CA77_CAU_AESC_CA7_bit at CAU_AESC_CA7.B7;
    sbit  CA78_CAU_AESC_CA7_bit at CAU_AESC_CA7.B8;
    sbit  CA79_CAU_AESC_CA7_bit at CAU_AESC_CA7.B9;
    sbit  CA710_CAU_AESC_CA7_bit at CAU_AESC_CA7.B10;
    sbit  CA711_CAU_AESC_CA7_bit at CAU_AESC_CA7.B11;
    sbit  CA712_CAU_AESC_CA7_bit at CAU_AESC_CA7.B12;
    sbit  CA713_CAU_AESC_CA7_bit at CAU_AESC_CA7.B13;
    sbit  CA714_CAU_AESC_CA7_bit at CAU_AESC_CA7.B14;
    sbit  CA715_CAU_AESC_CA7_bit at CAU_AESC_CA7.B15;
    sbit  CA716_CAU_AESC_CA7_bit at CAU_AESC_CA7.B16;
    sbit  CA717_CAU_AESC_CA7_bit at CAU_AESC_CA7.B17;
    sbit  CA718_CAU_AESC_CA7_bit at CAU_AESC_CA7.B18;
    sbit  CA719_CAU_AESC_CA7_bit at CAU_AESC_CA7.B19;
    sbit  CA720_CAU_AESC_CA7_bit at CAU_AESC_CA7.B20;
    sbit  CA721_CAU_AESC_CA7_bit at CAU_AESC_CA7.B21;
    sbit  CA722_CAU_AESC_CA7_bit at CAU_AESC_CA7.B22;
    sbit  CA723_CAU_AESC_CA7_bit at CAU_AESC_CA7.B23;
    sbit  CA724_CAU_AESC_CA7_bit at CAU_AESC_CA7.B24;
    sbit  CA725_CAU_AESC_CA7_bit at CAU_AESC_CA7.B25;
    sbit  CA726_CAU_AESC_CA7_bit at CAU_AESC_CA7.B26;
    sbit  CA727_CAU_AESC_CA7_bit at CAU_AESC_CA7.B27;
    sbit  CA728_CAU_AESC_CA7_bit at CAU_AESC_CA7.B28;
    sbit  CA729_CAU_AESC_CA7_bit at CAU_AESC_CA7.B29;
    sbit  CA730_CAU_AESC_CA7_bit at CAU_AESC_CA7.B30;
    sbit  CA731_CAU_AESC_CA7_bit at CAU_AESC_CA7.B31;

sfr far unsigned long   volatile CAU_AESC_CA8         absolute 0xE0081B28;
    sbit  CA80_CAU_AESC_CA8_bit at CAU_AESC_CA8.B0;
    sbit  CA81_CAU_AESC_CA8_bit at CAU_AESC_CA8.B1;
    sbit  CA82_CAU_AESC_CA8_bit at CAU_AESC_CA8.B2;
    sbit  CA83_CAU_AESC_CA8_bit at CAU_AESC_CA8.B3;
    sbit  CA84_CAU_AESC_CA8_bit at CAU_AESC_CA8.B4;
    sbit  CA85_CAU_AESC_CA8_bit at CAU_AESC_CA8.B5;
    sbit  CA86_CAU_AESC_CA8_bit at CAU_AESC_CA8.B6;
    sbit  CA87_CAU_AESC_CA8_bit at CAU_AESC_CA8.B7;
    sbit  CA88_CAU_AESC_CA8_bit at CAU_AESC_CA8.B8;
    sbit  CA89_CAU_AESC_CA8_bit at CAU_AESC_CA8.B9;
    sbit  CA810_CAU_AESC_CA8_bit at CAU_AESC_CA8.B10;
    sbit  CA811_CAU_AESC_CA8_bit at CAU_AESC_CA8.B11;
    sbit  CA812_CAU_AESC_CA8_bit at CAU_AESC_CA8.B12;
    sbit  CA813_CAU_AESC_CA8_bit at CAU_AESC_CA8.B13;
    sbit  CA814_CAU_AESC_CA8_bit at CAU_AESC_CA8.B14;
    sbit  CA815_CAU_AESC_CA8_bit at CAU_AESC_CA8.B15;
    sbit  CA816_CAU_AESC_CA8_bit at CAU_AESC_CA8.B16;
    sbit  CA817_CAU_AESC_CA8_bit at CAU_AESC_CA8.B17;
    sbit  CA818_CAU_AESC_CA8_bit at CAU_AESC_CA8.B18;
    sbit  CA819_CAU_AESC_CA8_bit at CAU_AESC_CA8.B19;
    sbit  CA820_CAU_AESC_CA8_bit at CAU_AESC_CA8.B20;
    sbit  CA821_CAU_AESC_CA8_bit at CAU_AESC_CA8.B21;
    sbit  CA822_CAU_AESC_CA8_bit at CAU_AESC_CA8.B22;
    sbit  CA823_CAU_AESC_CA8_bit at CAU_AESC_CA8.B23;
    sbit  CA824_CAU_AESC_CA8_bit at CAU_AESC_CA8.B24;
    sbit  CA825_CAU_AESC_CA8_bit at CAU_AESC_CA8.B25;
    sbit  CA826_CAU_AESC_CA8_bit at CAU_AESC_CA8.B26;
    sbit  CA827_CAU_AESC_CA8_bit at CAU_AESC_CA8.B27;
    sbit  CA828_CAU_AESC_CA8_bit at CAU_AESC_CA8.B28;
    sbit  CA829_CAU_AESC_CA8_bit at CAU_AESC_CA8.B29;
    sbit  CA830_CAU_AESC_CA8_bit at CAU_AESC_CA8.B30;
    sbit  CA831_CAU_AESC_CA8_bit at CAU_AESC_CA8.B31;

sfr far unsigned long   volatile CAU_AESIC_CASR       absolute 0xE0081B40;
    sbit  IC_CAU_AESIC_CASR_bit at CAU_AESIC_CASR.B0;
    sbit  DPE_CAU_AESIC_CASR_bit at CAU_AESIC_CASR.B1;
    sbit  VER0_CAU_AESIC_CASR_bit at CAU_AESIC_CASR.B28;
    sbit  VER1_CAU_AESIC_CASR_bit at CAU_AESIC_CASR.B29;
    sbit  VER2_CAU_AESIC_CASR_bit at CAU_AESIC_CASR.B30;
    sbit  VER3_CAU_AESIC_CASR_bit at CAU_AESIC_CASR.B31;

sfr far unsigned long   volatile CAU_AESIC_CAA        absolute 0xE0081B44;
    sbit  ACC0_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B0;
    sbit  ACC1_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B1;
    sbit  ACC2_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B2;
    sbit  ACC3_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B3;
    sbit  ACC4_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B4;
    sbit  ACC5_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B5;
    sbit  ACC6_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B6;
    sbit  ACC7_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B7;
    sbit  ACC8_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B8;
    sbit  ACC9_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B9;
    sbit  ACC10_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B10;
    sbit  ACC11_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B11;
    sbit  ACC12_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B12;
    sbit  ACC13_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B13;
    sbit  ACC14_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B14;
    sbit  ACC15_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B15;
    sbit  ACC16_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B16;
    sbit  ACC17_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B17;
    sbit  ACC18_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B18;
    sbit  ACC19_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B19;
    sbit  ACC20_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B20;
    sbit  ACC21_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B21;
    sbit  ACC22_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B22;
    sbit  ACC23_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B23;
    sbit  ACC24_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B24;
    sbit  ACC25_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B25;
    sbit  ACC26_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B26;
    sbit  ACC27_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B27;
    sbit  ACC28_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B28;
    sbit  ACC29_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B29;
    sbit  ACC30_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B30;
    sbit  ACC31_CAU_AESIC_CAA_bit at CAU_AESIC_CAA.B31;

sfr far unsigned long   volatile CAU_AESIC_CA0        absolute 0xE0081B48;
    sbit  CA00_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B0;
    sbit  CA01_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B1;
    sbit  CA02_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B2;
    sbit  CA03_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B3;
    sbit  CA04_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B4;
    sbit  CA05_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B5;
    sbit  CA06_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B6;
    sbit  CA07_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B7;
    sbit  CA08_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B8;
    sbit  CA09_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B9;
    sbit  CA010_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B10;
    sbit  CA011_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B11;
    sbit  CA012_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B12;
    sbit  CA013_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B13;
    sbit  CA014_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B14;
    sbit  CA015_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B15;
    sbit  CA016_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B16;
    sbit  CA017_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B17;
    sbit  CA018_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B18;
    sbit  CA019_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B19;
    sbit  CA020_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B20;
    sbit  CA021_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B21;
    sbit  CA022_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B22;
    sbit  CA023_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B23;
    sbit  CA024_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B24;
    sbit  CA025_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B25;
    sbit  CA026_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B26;
    sbit  CA027_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B27;
    sbit  CA028_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B28;
    sbit  CA029_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B29;
    sbit  CA030_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B30;
    sbit  CA031_CAU_AESIC_CA0_bit at CAU_AESIC_CA0.B31;

sfr far unsigned long   volatile CAU_AESIC_CA1        absolute 0xE0081B4C;
    sbit  CA10_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B0;
    sbit  CA11_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B1;
    sbit  CA12_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B2;
    sbit  CA13_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B3;
    sbit  CA14_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B4;
    sbit  CA15_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B5;
    sbit  CA16_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B6;
    sbit  CA17_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B7;
    sbit  CA18_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B8;
    sbit  CA19_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B9;
    sbit  CA110_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B10;
    sbit  CA111_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B11;
    sbit  CA112_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B12;
    sbit  CA113_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B13;
    sbit  CA114_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B14;
    sbit  CA115_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B15;
    sbit  CA116_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B16;
    sbit  CA117_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B17;
    sbit  CA118_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B18;
    sbit  CA119_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B19;
    sbit  CA120_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B20;
    sbit  CA121_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B21;
    sbit  CA122_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B22;
    sbit  CA123_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B23;
    sbit  CA124_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B24;
    sbit  CA125_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B25;
    sbit  CA126_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B26;
    sbit  CA127_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B27;
    sbit  CA128_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B28;
    sbit  CA129_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B29;
    sbit  CA130_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B30;
    sbit  CA131_CAU_AESIC_CA1_bit at CAU_AESIC_CA1.B31;

sfr far unsigned long   volatile CAU_AESIC_CA2        absolute 0xE0081B50;
    sbit  CA20_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B0;
    sbit  CA21_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B1;
    sbit  CA22_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B2;
    sbit  CA23_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B3;
    sbit  CA24_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B4;
    sbit  CA25_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B5;
    sbit  CA26_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B6;
    sbit  CA27_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B7;
    sbit  CA28_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B8;
    sbit  CA29_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B9;
    sbit  CA210_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B10;
    sbit  CA211_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B11;
    sbit  CA212_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B12;
    sbit  CA213_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B13;
    sbit  CA214_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B14;
    sbit  CA215_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B15;
    sbit  CA216_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B16;
    sbit  CA217_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B17;
    sbit  CA218_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B18;
    sbit  CA219_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B19;
    sbit  CA220_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B20;
    sbit  CA221_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B21;
    sbit  CA222_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B22;
    sbit  CA223_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B23;
    sbit  CA224_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B24;
    sbit  CA225_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B25;
    sbit  CA226_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B26;
    sbit  CA227_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B27;
    sbit  CA228_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B28;
    sbit  CA229_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B29;
    sbit  CA230_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B30;
    sbit  CA231_CAU_AESIC_CA2_bit at CAU_AESIC_CA2.B31;

sfr far unsigned long   volatile CAU_AESIC_CA3        absolute 0xE0081B54;
    sbit  CA30_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B0;
    sbit  CA31_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B1;
    sbit  CA32_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B2;
    sbit  CA33_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B3;
    sbit  CA34_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B4;
    sbit  CA35_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B5;
    sbit  CA36_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B6;
    sbit  CA37_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B7;
    sbit  CA38_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B8;
    sbit  CA39_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B9;
    sbit  CA310_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B10;
    sbit  CA311_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B11;
    sbit  CA312_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B12;
    sbit  CA313_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B13;
    sbit  CA314_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B14;
    sbit  CA315_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B15;
    sbit  CA316_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B16;
    sbit  CA317_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B17;
    sbit  CA318_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B18;
    sbit  CA319_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B19;
    sbit  CA320_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B20;
    sbit  CA321_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B21;
    sbit  CA322_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B22;
    sbit  CA323_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B23;
    sbit  CA324_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B24;
    sbit  CA325_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B25;
    sbit  CA326_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B26;
    sbit  CA327_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B27;
    sbit  CA328_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B28;
    sbit  CA329_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B29;
    sbit  CA330_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B30;
    sbit  CA331_CAU_AESIC_CA3_bit at CAU_AESIC_CA3.B31;

sfr far unsigned long   volatile CAU_AESIC_CA4        absolute 0xE0081B58;
    sbit  CA40_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B0;
    sbit  CA41_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B1;
    sbit  CA42_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B2;
    sbit  CA43_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B3;
    sbit  CA44_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B4;
    sbit  CA45_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B5;
    sbit  CA46_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B6;
    sbit  CA47_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B7;
    sbit  CA48_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B8;
    sbit  CA49_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B9;
    sbit  CA410_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B10;
    sbit  CA411_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B11;
    sbit  CA412_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B12;
    sbit  CA413_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B13;
    sbit  CA414_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B14;
    sbit  CA415_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B15;
    sbit  CA416_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B16;
    sbit  CA417_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B17;
    sbit  CA418_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B18;
    sbit  CA419_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B19;
    sbit  CA420_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B20;
    sbit  CA421_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B21;
    sbit  CA422_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B22;
    sbit  CA423_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B23;
    sbit  CA424_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B24;
    sbit  CA425_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B25;
    sbit  CA426_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B26;
    sbit  CA427_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B27;
    sbit  CA428_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B28;
    sbit  CA429_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B29;
    sbit  CA430_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B30;
    sbit  CA431_CAU_AESIC_CA4_bit at CAU_AESIC_CA4.B31;

sfr far unsigned long   volatile CAU_AESIC_CA5        absolute 0xE0081B5C;
    sbit  CA50_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B0;
    sbit  CA51_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B1;
    sbit  CA52_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B2;
    sbit  CA53_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B3;
    sbit  CA54_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B4;
    sbit  CA55_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B5;
    sbit  CA56_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B6;
    sbit  CA57_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B7;
    sbit  CA58_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B8;
    sbit  CA59_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B9;
    sbit  CA510_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B10;
    sbit  CA511_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B11;
    sbit  CA512_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B12;
    sbit  CA513_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B13;
    sbit  CA514_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B14;
    sbit  CA515_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B15;
    sbit  CA516_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B16;
    sbit  CA517_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B17;
    sbit  CA518_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B18;
    sbit  CA519_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B19;
    sbit  CA520_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B20;
    sbit  CA521_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B21;
    sbit  CA522_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B22;
    sbit  CA523_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B23;
    sbit  CA524_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B24;
    sbit  CA525_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B25;
    sbit  CA526_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B26;
    sbit  CA527_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B27;
    sbit  CA528_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B28;
    sbit  CA529_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B29;
    sbit  CA530_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B30;
    sbit  CA531_CAU_AESIC_CA5_bit at CAU_AESIC_CA5.B31;

sfr far unsigned long   volatile CAU_AESIC_CA6        absolute 0xE0081B60;
    sbit  CA60_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B0;
    sbit  CA61_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B1;
    sbit  CA62_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B2;
    sbit  CA63_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B3;
    sbit  CA64_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B4;
    sbit  CA65_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B5;
    sbit  CA66_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B6;
    sbit  CA67_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B7;
    sbit  CA68_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B8;
    sbit  CA69_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B9;
    sbit  CA610_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B10;
    sbit  CA611_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B11;
    sbit  CA612_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B12;
    sbit  CA613_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B13;
    sbit  CA614_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B14;
    sbit  CA615_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B15;
    sbit  CA616_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B16;
    sbit  CA617_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B17;
    sbit  CA618_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B18;
    sbit  CA619_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B19;
    sbit  CA620_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B20;
    sbit  CA621_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B21;
    sbit  CA622_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B22;
    sbit  CA623_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B23;
    sbit  CA624_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B24;
    sbit  CA625_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B25;
    sbit  CA626_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B26;
    sbit  CA627_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B27;
    sbit  CA628_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B28;
    sbit  CA629_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B29;
    sbit  CA630_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B30;
    sbit  CA631_CAU_AESIC_CA6_bit at CAU_AESIC_CA6.B31;

sfr far unsigned long   volatile CAU_AESIC_CA7        absolute 0xE0081B64;
    sbit  CA70_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B0;
    sbit  CA71_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B1;
    sbit  CA72_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B2;
    sbit  CA73_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B3;
    sbit  CA74_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B4;
    sbit  CA75_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B5;
    sbit  CA76_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B6;
    sbit  CA77_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B7;
    sbit  CA78_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B8;
    sbit  CA79_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B9;
    sbit  CA710_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B10;
    sbit  CA711_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B11;
    sbit  CA712_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B12;
    sbit  CA713_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B13;
    sbit  CA714_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B14;
    sbit  CA715_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B15;
    sbit  CA716_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B16;
    sbit  CA717_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B17;
    sbit  CA718_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B18;
    sbit  CA719_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B19;
    sbit  CA720_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B20;
    sbit  CA721_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B21;
    sbit  CA722_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B22;
    sbit  CA723_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B23;
    sbit  CA724_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B24;
    sbit  CA725_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B25;
    sbit  CA726_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B26;
    sbit  CA727_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B27;
    sbit  CA728_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B28;
    sbit  CA729_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B29;
    sbit  CA730_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B30;
    sbit  CA731_CAU_AESIC_CA7_bit at CAU_AESIC_CA7.B31;

sfr far unsigned long   volatile CAU_AESIC_CA8        absolute 0xE0081B68;
    sbit  CA80_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B0;
    sbit  CA81_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B1;
    sbit  CA82_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B2;
    sbit  CA83_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B3;
    sbit  CA84_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B4;
    sbit  CA85_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B5;
    sbit  CA86_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B6;
    sbit  CA87_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B7;
    sbit  CA88_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B8;
    sbit  CA89_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B9;
    sbit  CA810_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B10;
    sbit  CA811_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B11;
    sbit  CA812_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B12;
    sbit  CA813_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B13;
    sbit  CA814_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B14;
    sbit  CA815_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B15;
    sbit  CA816_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B16;
    sbit  CA817_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B17;
    sbit  CA818_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B18;
    sbit  CA819_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B19;
    sbit  CA820_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B20;
    sbit  CA821_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B21;
    sbit  CA822_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B22;
    sbit  CA823_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B23;
    sbit  CA824_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B24;
    sbit  CA825_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B25;
    sbit  CA826_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B26;
    sbit  CA827_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B27;
    sbit  CA828_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B28;
    sbit  CA829_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B29;
    sbit  CA830_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B30;
    sbit  CA831_CAU_AESIC_CA8_bit at CAU_AESIC_CA8.B31;

sfr far unsigned long   volatile LMEM_PCCCR           absolute 0xE0082000;
    const register unsigned short int ENCACHE = 0;
    sbit  ENCACHE_bit at LMEM_PCCCR.B0;
    const register unsigned short int ENWRBUF = 1;
    sbit  ENWRBUF_bit at LMEM_PCCCR.B1;
    const register unsigned short int PCCR2 = 2;
    sbit  PCCR2_bit at LMEM_PCCCR.B2;
    const register unsigned short int PCCR3 = 3;
    sbit  PCCR3_bit at LMEM_PCCCR.B3;
    const register unsigned short int INVW0 = 24;
    sbit  INVW0_bit at LMEM_PCCCR.B24;
    const register unsigned short int PUSHW0 = 25;
    sbit  PUSHW0_bit at LMEM_PCCCR.B25;
    const register unsigned short int INVW1 = 26;
    sbit  INVW1_bit at LMEM_PCCCR.B26;
    const register unsigned short int PUSHW1 = 27;
    sbit  PUSHW1_bit at LMEM_PCCCR.B27;
    const register unsigned short int GO = 31;
    sbit  GO_bit at LMEM_PCCCR.B31;

sfr far unsigned long   volatile LMEM_PCCLCR          absolute 0xE0082004;
    const register unsigned short int LGO = 0;
    sbit  LGO_bit at LMEM_PCCLCR.B0;
    const register unsigned short int CACHEADDR0 = 2;
    sbit  CACHEADDR0_bit at LMEM_PCCLCR.B2;
    const register unsigned short int CACHEADDR1 = 3;
    sbit  CACHEADDR1_bit at LMEM_PCCLCR.B3;
    const register unsigned short int CACHEADDR2 = 4;
    sbit  CACHEADDR2_bit at LMEM_PCCLCR.B4;
    const register unsigned short int CACHEADDR3 = 5;
    sbit  CACHEADDR3_bit at LMEM_PCCLCR.B5;
    const register unsigned short int CACHEADDR4 = 6;
    sbit  CACHEADDR4_bit at LMEM_PCCLCR.B6;
    const register unsigned short int CACHEADDR5 = 7;
    sbit  CACHEADDR5_bit at LMEM_PCCLCR.B7;
    const register unsigned short int CACHEADDR6 = 8;
    sbit  CACHEADDR6_bit at LMEM_PCCLCR.B8;
    const register unsigned short int CACHEADDR7 = 9;
    sbit  CACHEADDR7_bit at LMEM_PCCLCR.B9;
    const register unsigned short int CACHEADDR8 = 10;
    sbit  CACHEADDR8_bit at LMEM_PCCLCR.B10;
    const register unsigned short int CACHEADDR9 = 11;
    sbit  CACHEADDR9_bit at LMEM_PCCLCR.B11;
    const register unsigned short int WSEL = 14;
    sbit  WSEL_bit at LMEM_PCCLCR.B14;
    const register unsigned short int TDSEL = 16;
    sbit  TDSEL_bit at LMEM_PCCLCR.B16;
    const register unsigned short int LCIVB = 20;
    sbit  LCIVB_bit at LMEM_PCCLCR.B20;
    const register unsigned short int LCIMB = 21;
    sbit  LCIMB_bit at LMEM_PCCLCR.B21;
    const register unsigned short int LCWAY = 22;
    sbit  LCWAY_bit at LMEM_PCCLCR.B22;
    const register unsigned short int LCMD0 = 24;
    sbit  LCMD0_bit at LMEM_PCCLCR.B24;
    const register unsigned short int LCMD1 = 25;
    sbit  LCMD1_bit at LMEM_PCCLCR.B25;
    const register unsigned short int LADSEL = 26;
    sbit  LADSEL_bit at LMEM_PCCLCR.B26;
    const register unsigned short int LACC = 27;
    sbit  LACC_bit at LMEM_PCCLCR.B27;

sfr far unsigned long   volatile LMEM_PCCSAR          absolute 0xE0082008;
    sbit  LGO_LMEM_PCCSAR_bit at LMEM_PCCSAR.B0;
    const register unsigned short int PHYADDR0 = 2;
    sbit  PHYADDR0_bit at LMEM_PCCSAR.B2;
    const register unsigned short int PHYADDR1 = 3;
    sbit  PHYADDR1_bit at LMEM_PCCSAR.B3;
    const register unsigned short int PHYADDR2 = 4;
    sbit  PHYADDR2_bit at LMEM_PCCSAR.B4;
    const register unsigned short int PHYADDR3 = 5;
    sbit  PHYADDR3_bit at LMEM_PCCSAR.B5;
    const register unsigned short int PHYADDR4 = 6;
    sbit  PHYADDR4_bit at LMEM_PCCSAR.B6;
    const register unsigned short int PHYADDR5 = 7;
    sbit  PHYADDR5_bit at LMEM_PCCSAR.B7;
    const register unsigned short int PHYADDR6 = 8;
    sbit  PHYADDR6_bit at LMEM_PCCSAR.B8;
    const register unsigned short int PHYADDR7 = 9;
    sbit  PHYADDR7_bit at LMEM_PCCSAR.B9;
    const register unsigned short int PHYADDR8 = 10;
    sbit  PHYADDR8_bit at LMEM_PCCSAR.B10;
    const register unsigned short int PHYADDR9 = 11;
    sbit  PHYADDR9_bit at LMEM_PCCSAR.B11;
    const register unsigned short int PHYADDR10 = 12;
    sbit  PHYADDR10_bit at LMEM_PCCSAR.B12;
    const register unsigned short int PHYADDR11 = 13;
    sbit  PHYADDR11_bit at LMEM_PCCSAR.B13;
    const register unsigned short int PHYADDR12 = 14;
    sbit  PHYADDR12_bit at LMEM_PCCSAR.B14;
    const register unsigned short int PHYADDR13 = 15;
    sbit  PHYADDR13_bit at LMEM_PCCSAR.B15;
    const register unsigned short int PHYADDR14 = 16;
    sbit  PHYADDR14_bit at LMEM_PCCSAR.B16;
    const register unsigned short int PHYADDR15 = 17;
    sbit  PHYADDR15_bit at LMEM_PCCSAR.B17;
    const register unsigned short int PHYADDR16 = 18;
    sbit  PHYADDR16_bit at LMEM_PCCSAR.B18;
    const register unsigned short int PHYADDR17 = 19;
    sbit  PHYADDR17_bit at LMEM_PCCSAR.B19;
    const register unsigned short int PHYADDR18 = 20;
    sbit  PHYADDR18_bit at LMEM_PCCSAR.B20;
    const register unsigned short int PHYADDR19 = 21;
    sbit  PHYADDR19_bit at LMEM_PCCSAR.B21;
    const register unsigned short int PHYADDR20 = 22;
    sbit  PHYADDR20_bit at LMEM_PCCSAR.B22;
    const register unsigned short int PHYADDR21 = 23;
    sbit  PHYADDR21_bit at LMEM_PCCSAR.B23;
    const register unsigned short int PHYADDR22 = 24;
    sbit  PHYADDR22_bit at LMEM_PCCSAR.B24;
    const register unsigned short int PHYADDR23 = 25;
    sbit  PHYADDR23_bit at LMEM_PCCSAR.B25;
    const register unsigned short int PHYADDR24 = 26;
    sbit  PHYADDR24_bit at LMEM_PCCSAR.B26;
    const register unsigned short int PHYADDR25 = 27;
    sbit  PHYADDR25_bit at LMEM_PCCSAR.B27;
    const register unsigned short int PHYADDR26 = 28;
    sbit  PHYADDR26_bit at LMEM_PCCSAR.B28;
    const register unsigned short int PHYADDR27 = 29;
    sbit  PHYADDR27_bit at LMEM_PCCSAR.B29;
    const register unsigned short int PHYADDR28 = 30;
    sbit  PHYADDR28_bit at LMEM_PCCSAR.B30;
    const register unsigned short int PHYADDR29 = 31;
    sbit  PHYADDR29_bit at LMEM_PCCSAR.B31;

sfr far unsigned long   volatile LMEM_PCCCVR          absolute 0xE008200C;
    sbit  DATA0_LMEM_PCCCVR_bit at LMEM_PCCCVR.B0;
    sbit  DATA1_LMEM_PCCCVR_bit at LMEM_PCCCVR.B1;
    sbit  DATA2_LMEM_PCCCVR_bit at LMEM_PCCCVR.B2;
    sbit  DATA3_LMEM_PCCCVR_bit at LMEM_PCCCVR.B3;
    sbit  DATA4_LMEM_PCCCVR_bit at LMEM_PCCCVR.B4;
    sbit  DATA5_LMEM_PCCCVR_bit at LMEM_PCCCVR.B5;
    sbit  DATA6_LMEM_PCCCVR_bit at LMEM_PCCCVR.B6;
    sbit  DATA7_LMEM_PCCCVR_bit at LMEM_PCCCVR.B7;
    sbit  DATA8_LMEM_PCCCVR_bit at LMEM_PCCCVR.B8;
    sbit  DATA9_LMEM_PCCCVR_bit at LMEM_PCCCVR.B9;
    sbit  DATA10_LMEM_PCCCVR_bit at LMEM_PCCCVR.B10;
    sbit  DATA11_LMEM_PCCCVR_bit at LMEM_PCCCVR.B11;
    sbit  DATA12_LMEM_PCCCVR_bit at LMEM_PCCCVR.B12;
    sbit  DATA13_LMEM_PCCCVR_bit at LMEM_PCCCVR.B13;
    sbit  DATA14_LMEM_PCCCVR_bit at LMEM_PCCCVR.B14;
    sbit  DATA15_LMEM_PCCCVR_bit at LMEM_PCCCVR.B15;
    sbit  DATA16_LMEM_PCCCVR_bit at LMEM_PCCCVR.B16;
    sbit  DATA17_LMEM_PCCCVR_bit at LMEM_PCCCVR.B17;
    sbit  DATA18_LMEM_PCCCVR_bit at LMEM_PCCCVR.B18;
    sbit  DATA19_LMEM_PCCCVR_bit at LMEM_PCCCVR.B19;
    sbit  DATA20_LMEM_PCCCVR_bit at LMEM_PCCCVR.B20;
    sbit  DATA21_LMEM_PCCCVR_bit at LMEM_PCCCVR.B21;
    sbit  DATA22_LMEM_PCCCVR_bit at LMEM_PCCCVR.B22;
    sbit  DATA23_LMEM_PCCCVR_bit at LMEM_PCCCVR.B23;
    sbit  DATA24_LMEM_PCCCVR_bit at LMEM_PCCCVR.B24;
    sbit  DATA25_LMEM_PCCCVR_bit at LMEM_PCCCVR.B25;
    sbit  DATA26_LMEM_PCCCVR_bit at LMEM_PCCCVR.B26;
    sbit  DATA27_LMEM_PCCCVR_bit at LMEM_PCCCVR.B27;
    sbit  DATA28_LMEM_PCCCVR_bit at LMEM_PCCCVR.B28;
    sbit  DATA29_LMEM_PCCCVR_bit at LMEM_PCCCVR.B29;
    sbit  DATA30_LMEM_PCCCVR_bit at LMEM_PCCCVR.B30;
    sbit  DATA31_LMEM_PCCCVR_bit at LMEM_PCCCVR.B31;

sfr far unsigned long   volatile LMEM_PCCRMR          absolute 0xE0082020;
    const register unsigned short int R150 = 0;
    sbit  R150_bit at LMEM_PCCRMR.B0;
    const register unsigned short int R151 = 1;
    sbit  R151_bit at LMEM_PCCRMR.B1;
    const register unsigned short int R140 = 2;
    sbit  R140_bit at LMEM_PCCRMR.B2;
    const register unsigned short int R141 = 3;
    sbit  R141_bit at LMEM_PCCRMR.B3;
    const register unsigned short int R130 = 4;
    sbit  R130_bit at LMEM_PCCRMR.B4;
    const register unsigned short int R131 = 5;
    sbit  R131_bit at LMEM_PCCRMR.B5;
    const register unsigned short int R120 = 6;
    sbit  R120_bit at LMEM_PCCRMR.B6;
    const register unsigned short int R121 = 7;
    sbit  R121_bit at LMEM_PCCRMR.B7;
    const register unsigned short int R110 = 8;
    sbit  R110_bit at LMEM_PCCRMR.B8;
    const register unsigned short int R111 = 9;
    sbit  R111_bit at LMEM_PCCRMR.B9;
    const register unsigned short int R100 = 10;
    sbit  R100_bit at LMEM_PCCRMR.B10;
    const register unsigned short int R101 = 11;
    sbit  R101_bit at LMEM_PCCRMR.B11;
    const register unsigned short int R90 = 12;
    sbit  R90_bit at LMEM_PCCRMR.B12;
    const register unsigned short int R91 = 13;
    sbit  R91_bit at LMEM_PCCRMR.B13;
    const register unsigned short int R80 = 14;
    sbit  R80_bit at LMEM_PCCRMR.B14;
    const register unsigned short int R81 = 15;
    sbit  R81_bit at LMEM_PCCRMR.B15;
    const register unsigned short int R70 = 16;
    sbit  R70_bit at LMEM_PCCRMR.B16;
    const register unsigned short int R71 = 17;
    sbit  R71_bit at LMEM_PCCRMR.B17;
    const register unsigned short int R60 = 18;
    sbit  R60_bit at LMEM_PCCRMR.B18;
    const register unsigned short int R61 = 19;
    sbit  R61_bit at LMEM_PCCRMR.B19;
    const register unsigned short int R50 = 20;
    sbit  R50_bit at LMEM_PCCRMR.B20;
    const register unsigned short int R51 = 21;
    sbit  R51_bit at LMEM_PCCRMR.B21;
    const register unsigned short int R40 = 22;
    sbit  R40_bit at LMEM_PCCRMR.B22;
    const register unsigned short int R41 = 23;
    sbit  R41_bit at LMEM_PCCRMR.B23;
    const register unsigned short int R30 = 24;
    sbit  R30_bit at LMEM_PCCRMR.B24;
    const register unsigned short int R31 = 25;
    sbit  R31_bit at LMEM_PCCRMR.B25;
    const register unsigned short int R20 = 26;
    sbit  R20_bit at LMEM_PCCRMR.B26;
    const register unsigned short int R21 = 27;
    sbit  R21_bit at LMEM_PCCRMR.B27;
    const register unsigned short int R10_ = 28;
    sbit  R10_bit at LMEM_PCCRMR.B28;
    const register unsigned short int R11_ = 29;
    sbit  R11_bit at LMEM_PCCRMR.B29;
    const register unsigned short int R00 = 30;
    sbit  R00_bit at LMEM_PCCRMR.B30;
    const register unsigned short int R01 = 31;
    sbit  R01_bit at LMEM_PCCRMR.B31;

sfr far unsigned long   volatile LMEM_PSCCR           absolute 0xE0082800;
    sbit  ENCACHE_LMEM_PSCCR_bit at LMEM_PSCCR.B0;
    sbit  ENWRBUF_LMEM_PSCCR_bit at LMEM_PSCCR.B1;
    sbit  INVW0_LMEM_PSCCR_bit at LMEM_PSCCR.B24;
    sbit  PUSHW0_LMEM_PSCCR_bit at LMEM_PSCCR.B25;
    sbit  INVW1_LMEM_PSCCR_bit at LMEM_PSCCR.B26;
    sbit  PUSHW1_LMEM_PSCCR_bit at LMEM_PSCCR.B27;
    sbit  GO_LMEM_PSCCR_bit at LMEM_PSCCR.B31;

sfr far unsigned long   volatile LMEM_PSCLCR          absolute 0xE0082804;
    sbit  LGO_LMEM_PSCLCR_bit at LMEM_PSCLCR.B0;
    sbit  CACHEADDR0_LMEM_PSCLCR_bit at LMEM_PSCLCR.B2;
    sbit  CACHEADDR1_LMEM_PSCLCR_bit at LMEM_PSCLCR.B3;
    sbit  CACHEADDR2_LMEM_PSCLCR_bit at LMEM_PSCLCR.B4;
    sbit  CACHEADDR3_LMEM_PSCLCR_bit at LMEM_PSCLCR.B5;
    sbit  CACHEADDR4_LMEM_PSCLCR_bit at LMEM_PSCLCR.B6;
    sbit  CACHEADDR5_LMEM_PSCLCR_bit at LMEM_PSCLCR.B7;
    sbit  CACHEADDR6_LMEM_PSCLCR_bit at LMEM_PSCLCR.B8;
    sbit  CACHEADDR7_LMEM_PSCLCR_bit at LMEM_PSCLCR.B9;
    sbit  CACHEADDR8_LMEM_PSCLCR_bit at LMEM_PSCLCR.B10;
    sbit  CACHEADDR9_LMEM_PSCLCR_bit at LMEM_PSCLCR.B11;
    sbit  WSEL_LMEM_PSCLCR_bit at LMEM_PSCLCR.B14;
    sbit  TDSEL_LMEM_PSCLCR_bit at LMEM_PSCLCR.B16;
    sbit  LCIVB_LMEM_PSCLCR_bit at LMEM_PSCLCR.B20;
    sbit  LCIMB_LMEM_PSCLCR_bit at LMEM_PSCLCR.B21;
    sbit  LCWAY_LMEM_PSCLCR_bit at LMEM_PSCLCR.B22;
    sbit  LCMD0_LMEM_PSCLCR_bit at LMEM_PSCLCR.B24;
    sbit  LCMD1_LMEM_PSCLCR_bit at LMEM_PSCLCR.B25;
    sbit  LADSEL_LMEM_PSCLCR_bit at LMEM_PSCLCR.B26;
    sbit  LACC_LMEM_PSCLCR_bit at LMEM_PSCLCR.B27;

sfr far unsigned long   volatile LMEM_PSCSAR          absolute 0xE0082808;
    sbit  LGO_LMEM_PSCSAR_bit at LMEM_PSCSAR.B0;
    sbit  PHYADDR0_LMEM_PSCSAR_bit at LMEM_PSCSAR.B2;
    sbit  PHYADDR1_LMEM_PSCSAR_bit at LMEM_PSCSAR.B3;
    sbit  PHYADDR2_LMEM_PSCSAR_bit at LMEM_PSCSAR.B4;
    sbit  PHYADDR3_LMEM_PSCSAR_bit at LMEM_PSCSAR.B5;
    sbit  PHYADDR4_LMEM_PSCSAR_bit at LMEM_PSCSAR.B6;
    sbit  PHYADDR5_LMEM_PSCSAR_bit at LMEM_PSCSAR.B7;
    sbit  PHYADDR6_LMEM_PSCSAR_bit at LMEM_PSCSAR.B8;
    sbit  PHYADDR7_LMEM_PSCSAR_bit at LMEM_PSCSAR.B9;
    sbit  PHYADDR8_LMEM_PSCSAR_bit at LMEM_PSCSAR.B10;
    sbit  PHYADDR9_LMEM_PSCSAR_bit at LMEM_PSCSAR.B11;
    sbit  PHYADDR10_LMEM_PSCSAR_bit at LMEM_PSCSAR.B12;
    sbit  PHYADDR11_LMEM_PSCSAR_bit at LMEM_PSCSAR.B13;
    sbit  PHYADDR12_LMEM_PSCSAR_bit at LMEM_PSCSAR.B14;
    sbit  PHYADDR13_LMEM_PSCSAR_bit at LMEM_PSCSAR.B15;
    sbit  PHYADDR14_LMEM_PSCSAR_bit at LMEM_PSCSAR.B16;
    sbit  PHYADDR15_LMEM_PSCSAR_bit at LMEM_PSCSAR.B17;
    sbit  PHYADDR16_LMEM_PSCSAR_bit at LMEM_PSCSAR.B18;
    sbit  PHYADDR17_LMEM_PSCSAR_bit at LMEM_PSCSAR.B19;
    sbit  PHYADDR18_LMEM_PSCSAR_bit at LMEM_PSCSAR.B20;
    sbit  PHYADDR19_LMEM_PSCSAR_bit at LMEM_PSCSAR.B21;
    sbit  PHYADDR20_LMEM_PSCSAR_bit at LMEM_PSCSAR.B22;
    sbit  PHYADDR21_LMEM_PSCSAR_bit at LMEM_PSCSAR.B23;
    sbit  PHYADDR22_LMEM_PSCSAR_bit at LMEM_PSCSAR.B24;
    sbit  PHYADDR23_LMEM_PSCSAR_bit at LMEM_PSCSAR.B25;
    sbit  PHYADDR24_LMEM_PSCSAR_bit at LMEM_PSCSAR.B26;
    sbit  PHYADDR25_LMEM_PSCSAR_bit at LMEM_PSCSAR.B27;
    sbit  PHYADDR26_LMEM_PSCSAR_bit at LMEM_PSCSAR.B28;
    sbit  PHYADDR27_LMEM_PSCSAR_bit at LMEM_PSCSAR.B29;
    sbit  PHYADDR28_LMEM_PSCSAR_bit at LMEM_PSCSAR.B30;
    sbit  PHYADDR29_LMEM_PSCSAR_bit at LMEM_PSCSAR.B31;

sfr far unsigned long   volatile LMEM_PSCCVR          absolute 0xE008280C;
    sbit  DATA0_LMEM_PSCCVR_bit at LMEM_PSCCVR.B0;
    sbit  DATA1_LMEM_PSCCVR_bit at LMEM_PSCCVR.B1;
    sbit  DATA2_LMEM_PSCCVR_bit at LMEM_PSCCVR.B2;
    sbit  DATA3_LMEM_PSCCVR_bit at LMEM_PSCCVR.B3;
    sbit  DATA4_LMEM_PSCCVR_bit at LMEM_PSCCVR.B4;
    sbit  DATA5_LMEM_PSCCVR_bit at LMEM_PSCCVR.B5;
    sbit  DATA6_LMEM_PSCCVR_bit at LMEM_PSCCVR.B6;
    sbit  DATA7_LMEM_PSCCVR_bit at LMEM_PSCCVR.B7;
    sbit  DATA8_LMEM_PSCCVR_bit at LMEM_PSCCVR.B8;
    sbit  DATA9_LMEM_PSCCVR_bit at LMEM_PSCCVR.B9;
    sbit  DATA10_LMEM_PSCCVR_bit at LMEM_PSCCVR.B10;
    sbit  DATA11_LMEM_PSCCVR_bit at LMEM_PSCCVR.B11;
    sbit  DATA12_LMEM_PSCCVR_bit at LMEM_PSCCVR.B12;
    sbit  DATA13_LMEM_PSCCVR_bit at LMEM_PSCCVR.B13;
    sbit  DATA14_LMEM_PSCCVR_bit at LMEM_PSCCVR.B14;
    sbit  DATA15_LMEM_PSCCVR_bit at LMEM_PSCCVR.B15;
    sbit  DATA16_LMEM_PSCCVR_bit at LMEM_PSCCVR.B16;
    sbit  DATA17_LMEM_PSCCVR_bit at LMEM_PSCCVR.B17;
    sbit  DATA18_LMEM_PSCCVR_bit at LMEM_PSCCVR.B18;
    sbit  DATA19_LMEM_PSCCVR_bit at LMEM_PSCCVR.B19;
    sbit  DATA20_LMEM_PSCCVR_bit at LMEM_PSCCVR.B20;
    sbit  DATA21_LMEM_PSCCVR_bit at LMEM_PSCCVR.B21;
    sbit  DATA22_LMEM_PSCCVR_bit at LMEM_PSCCVR.B22;
    sbit  DATA23_LMEM_PSCCVR_bit at LMEM_PSCCVR.B23;
    sbit  DATA24_LMEM_PSCCVR_bit at LMEM_PSCCVR.B24;
    sbit  DATA25_LMEM_PSCCVR_bit at LMEM_PSCCVR.B25;
    sbit  DATA26_LMEM_PSCCVR_bit at LMEM_PSCCVR.B26;
    sbit  DATA27_LMEM_PSCCVR_bit at LMEM_PSCCVR.B27;
    sbit  DATA28_LMEM_PSCCVR_bit at LMEM_PSCCVR.B28;
    sbit  DATA29_LMEM_PSCCVR_bit at LMEM_PSCCVR.B29;
    sbit  DATA30_LMEM_PSCCVR_bit at LMEM_PSCCVR.B30;
    sbit  DATA31_LMEM_PSCCVR_bit at LMEM_PSCCVR.B31;

sfr far unsigned long   volatile LMEM_PSCRMR          absolute 0xE0082820;
    sbit  R150_LMEM_PSCRMR_bit at LMEM_PSCRMR.B0;
    sbit  R151_LMEM_PSCRMR_bit at LMEM_PSCRMR.B1;
    sbit  R140_LMEM_PSCRMR_bit at LMEM_PSCRMR.B2;
    sbit  R141_LMEM_PSCRMR_bit at LMEM_PSCRMR.B3;
    sbit  R130_LMEM_PSCRMR_bit at LMEM_PSCRMR.B4;
    sbit  R131_LMEM_PSCRMR_bit at LMEM_PSCRMR.B5;
    sbit  R120_LMEM_PSCRMR_bit at LMEM_PSCRMR.B6;
    sbit  R121_LMEM_PSCRMR_bit at LMEM_PSCRMR.B7;
    sbit  R110_LMEM_PSCRMR_bit at LMEM_PSCRMR.B8;
    sbit  R111_LMEM_PSCRMR_bit at LMEM_PSCRMR.B9;
    sbit  R100_LMEM_PSCRMR_bit at LMEM_PSCRMR.B10;
    sbit  R101_LMEM_PSCRMR_bit at LMEM_PSCRMR.B11;
    sbit  R90_LMEM_PSCRMR_bit at LMEM_PSCRMR.B12;
    sbit  R91_LMEM_PSCRMR_bit at LMEM_PSCRMR.B13;
    sbit  R80_LMEM_PSCRMR_bit at LMEM_PSCRMR.B14;
    sbit  R81_LMEM_PSCRMR_bit at LMEM_PSCRMR.B15;
    sbit  R70_LMEM_PSCRMR_bit at LMEM_PSCRMR.B16;
    sbit  R71_LMEM_PSCRMR_bit at LMEM_PSCRMR.B17;
    sbit  R60_LMEM_PSCRMR_bit at LMEM_PSCRMR.B18;
    sbit  R61_LMEM_PSCRMR_bit at LMEM_PSCRMR.B19;
    sbit  R50_LMEM_PSCRMR_bit at LMEM_PSCRMR.B20;
    sbit  R51_LMEM_PSCRMR_bit at LMEM_PSCRMR.B21;
    sbit  R40_LMEM_PSCRMR_bit at LMEM_PSCRMR.B22;
    sbit  R41_LMEM_PSCRMR_bit at LMEM_PSCRMR.B23;
    sbit  R30_LMEM_PSCRMR_bit at LMEM_PSCRMR.B24;
    sbit  R31_LMEM_PSCRMR_bit at LMEM_PSCRMR.B25;
    sbit  R20_LMEM_PSCRMR_bit at LMEM_PSCRMR.B26;
    sbit  R21_LMEM_PSCRMR_bit at LMEM_PSCRMR.B27;
    sbit  R10_LMEM_PSCRMR_bit at LMEM_PSCRMR.B28;
    sbit  R11_LMEM_PSCRMR_bit at LMEM_PSCRMR.B29;
    sbit  R00_LMEM_PSCRMR_bit at LMEM_PSCRMR.B30;
    sbit  R01_LMEM_PSCRMR_bit at LMEM_PSCRMR.B31;

sfr far unsigned long   volatile NVIC_ICTR            absolute 0xE000E004;
    const register unsigned short int INTLINESNUM0 = 0;
    sbit  INTLINESNUM0_bit at NVIC_ICTR.B0;
    const register unsigned short int INTLINESNUM1 = 1;
    sbit  INTLINESNUM1_bit at NVIC_ICTR.B1;
    const register unsigned short int INTLINESNUM2 = 2;
    sbit  INTLINESNUM2_bit at NVIC_ICTR.B2;
    const register unsigned short int INTLINESNUM3 = 3;
    sbit  INTLINESNUM3_bit at NVIC_ICTR.B3;

sfr far unsigned long   volatile NVIC_STIR            absolute 0xE000EF00;
    const register unsigned short int INTID0 = 0;
    sbit  INTID0_bit at NVIC_STIR.B0;
    const register unsigned short int INTID1 = 1;
    sbit  INTID1_bit at NVIC_STIR.B1;
    const register unsigned short int INTID2 = 2;
    sbit  INTID2_bit at NVIC_STIR.B2;
    const register unsigned short int INTID3 = 3;
    sbit  INTID3_bit at NVIC_STIR.B3;
    const register unsigned short int INTID4 = 4;
    sbit  INTID4_bit at NVIC_STIR.B4;
    const register unsigned short int INTID5 = 5;
    sbit  INTID5_bit at NVIC_STIR.B5;
    const register unsigned short int INTID6 = 6;
    sbit  INTID6_bit at NVIC_STIR.B6;
    const register unsigned short int INTID7 = 7;
    sbit  INTID7_bit at NVIC_STIR.B7;
    const register unsigned short int INTID8 = 8;
    sbit  INTID8_bit at NVIC_STIR.B8;

sfr far unsigned long   volatile NVIC_ISER0           absolute 0xE000E100;
    const register unsigned short int SETENA0 = 0;
    sbit  SETENA0_bit at NVIC_ISER0.B0;
    const register unsigned short int SETENA1 = 1;
    sbit  SETENA1_bit at NVIC_ISER0.B1;
    const register unsigned short int SETENA2 = 2;
    sbit  SETENA2_bit at NVIC_ISER0.B2;
    const register unsigned short int SETENA3 = 3;
    sbit  SETENA3_bit at NVIC_ISER0.B3;
    const register unsigned short int SETENA4 = 4;
    sbit  SETENA4_bit at NVIC_ISER0.B4;
    const register unsigned short int SETENA5 = 5;
    sbit  SETENA5_bit at NVIC_ISER0.B5;
    const register unsigned short int SETENA6 = 6;
    sbit  SETENA6_bit at NVIC_ISER0.B6;
    const register unsigned short int SETENA7 = 7;
    sbit  SETENA7_bit at NVIC_ISER0.B7;
    const register unsigned short int SETENA8 = 8;
    sbit  SETENA8_bit at NVIC_ISER0.B8;
    const register unsigned short int SETENA9 = 9;
    sbit  SETENA9_bit at NVIC_ISER0.B9;
    const register unsigned short int SETENA10 = 10;
    sbit  SETENA10_bit at NVIC_ISER0.B10;
    const register unsigned short int SETENA11 = 11;
    sbit  SETENA11_bit at NVIC_ISER0.B11;
    const register unsigned short int SETENA12 = 12;
    sbit  SETENA12_bit at NVIC_ISER0.B12;
    const register unsigned short int SETENA13 = 13;
    sbit  SETENA13_bit at NVIC_ISER0.B13;
    const register unsigned short int SETENA14 = 14;
    sbit  SETENA14_bit at NVIC_ISER0.B14;
    const register unsigned short int SETENA15 = 15;
    sbit  SETENA15_bit at NVIC_ISER0.B15;
    const register unsigned short int SETENA16 = 16;
    sbit  SETENA16_bit at NVIC_ISER0.B16;
    const register unsigned short int SETENA17 = 17;
    sbit  SETENA17_bit at NVIC_ISER0.B17;
    const register unsigned short int SETENA18 = 18;
    sbit  SETENA18_bit at NVIC_ISER0.B18;
    const register unsigned short int SETENA19 = 19;
    sbit  SETENA19_bit at NVIC_ISER0.B19;
    const register unsigned short int SETENA20 = 20;
    sbit  SETENA20_bit at NVIC_ISER0.B20;
    const register unsigned short int SETENA21 = 21;
    sbit  SETENA21_bit at NVIC_ISER0.B21;
    const register unsigned short int SETENA22 = 22;
    sbit  SETENA22_bit at NVIC_ISER0.B22;
    const register unsigned short int SETENA23 = 23;
    sbit  SETENA23_bit at NVIC_ISER0.B23;
    const register unsigned short int SETENA24 = 24;
    sbit  SETENA24_bit at NVIC_ISER0.B24;
    const register unsigned short int SETENA25 = 25;
    sbit  SETENA25_bit at NVIC_ISER0.B25;
    const register unsigned short int SETENA26 = 26;
    sbit  SETENA26_bit at NVIC_ISER0.B26;
    const register unsigned short int SETENA27 = 27;
    sbit  SETENA27_bit at NVIC_ISER0.B27;
    const register unsigned short int SETENA28 = 28;
    sbit  SETENA28_bit at NVIC_ISER0.B28;
    const register unsigned short int SETENA29 = 29;
    sbit  SETENA29_bit at NVIC_ISER0.B29;
    const register unsigned short int SETENA30 = 30;
    sbit  SETENA30_bit at NVIC_ISER0.B30;
    const register unsigned short int SETENA31 = 31;
    sbit  SETENA31_bit at NVIC_ISER0.B31;

sfr far unsigned long   volatile NVIC_ISER1           absolute 0xE000E104;
    sbit  SETENA0_NVIC_ISER1_bit at NVIC_ISER1.B0;
    sbit  SETENA1_NVIC_ISER1_bit at NVIC_ISER1.B1;
    sbit  SETENA2_NVIC_ISER1_bit at NVIC_ISER1.B2;
    sbit  SETENA3_NVIC_ISER1_bit at NVIC_ISER1.B3;
    sbit  SETENA4_NVIC_ISER1_bit at NVIC_ISER1.B4;
    sbit  SETENA5_NVIC_ISER1_bit at NVIC_ISER1.B5;
    sbit  SETENA6_NVIC_ISER1_bit at NVIC_ISER1.B6;
    sbit  SETENA7_NVIC_ISER1_bit at NVIC_ISER1.B7;
    sbit  SETENA8_NVIC_ISER1_bit at NVIC_ISER1.B8;
    sbit  SETENA9_NVIC_ISER1_bit at NVIC_ISER1.B9;
    sbit  SETENA10_NVIC_ISER1_bit at NVIC_ISER1.B10;
    sbit  SETENA11_NVIC_ISER1_bit at NVIC_ISER1.B11;
    sbit  SETENA12_NVIC_ISER1_bit at NVIC_ISER1.B12;
    sbit  SETENA13_NVIC_ISER1_bit at NVIC_ISER1.B13;
    sbit  SETENA14_NVIC_ISER1_bit at NVIC_ISER1.B14;
    sbit  SETENA15_NVIC_ISER1_bit at NVIC_ISER1.B15;
    sbit  SETENA16_NVIC_ISER1_bit at NVIC_ISER1.B16;
    sbit  SETENA17_NVIC_ISER1_bit at NVIC_ISER1.B17;
    sbit  SETENA18_NVIC_ISER1_bit at NVIC_ISER1.B18;
    sbit  SETENA19_NVIC_ISER1_bit at NVIC_ISER1.B19;
    sbit  SETENA20_NVIC_ISER1_bit at NVIC_ISER1.B20;
    sbit  SETENA21_NVIC_ISER1_bit at NVIC_ISER1.B21;
    sbit  SETENA22_NVIC_ISER1_bit at NVIC_ISER1.B22;
    sbit  SETENA23_NVIC_ISER1_bit at NVIC_ISER1.B23;
    sbit  SETENA24_NVIC_ISER1_bit at NVIC_ISER1.B24;
    sbit  SETENA25_NVIC_ISER1_bit at NVIC_ISER1.B25;
    sbit  SETENA26_NVIC_ISER1_bit at NVIC_ISER1.B26;
    sbit  SETENA27_NVIC_ISER1_bit at NVIC_ISER1.B27;
    sbit  SETENA28_NVIC_ISER1_bit at NVIC_ISER1.B28;
    sbit  SETENA29_NVIC_ISER1_bit at NVIC_ISER1.B29;
    sbit  SETENA30_NVIC_ISER1_bit at NVIC_ISER1.B30;
    sbit  SETENA31_NVIC_ISER1_bit at NVIC_ISER1.B31;

sfr far unsigned long   volatile NVIC_ISER2           absolute 0xE000E108;
    sbit  SETENA0_NVIC_ISER2_bit at NVIC_ISER2.B0;
    sbit  SETENA1_NVIC_ISER2_bit at NVIC_ISER2.B1;
    sbit  SETENA2_NVIC_ISER2_bit at NVIC_ISER2.B2;
    sbit  SETENA3_NVIC_ISER2_bit at NVIC_ISER2.B3;
    sbit  SETENA4_NVIC_ISER2_bit at NVIC_ISER2.B4;
    sbit  SETENA5_NVIC_ISER2_bit at NVIC_ISER2.B5;
    sbit  SETENA6_NVIC_ISER2_bit at NVIC_ISER2.B6;
    sbit  SETENA7_NVIC_ISER2_bit at NVIC_ISER2.B7;
    sbit  SETENA8_NVIC_ISER2_bit at NVIC_ISER2.B8;
    sbit  SETENA9_NVIC_ISER2_bit at NVIC_ISER2.B9;
    sbit  SETENA10_NVIC_ISER2_bit at NVIC_ISER2.B10;
    sbit  SETENA11_NVIC_ISER2_bit at NVIC_ISER2.B11;
    sbit  SETENA12_NVIC_ISER2_bit at NVIC_ISER2.B12;
    sbit  SETENA13_NVIC_ISER2_bit at NVIC_ISER2.B13;
    sbit  SETENA14_NVIC_ISER2_bit at NVIC_ISER2.B14;
    sbit  SETENA15_NVIC_ISER2_bit at NVIC_ISER2.B15;
    sbit  SETENA16_NVIC_ISER2_bit at NVIC_ISER2.B16;
    sbit  SETENA17_NVIC_ISER2_bit at NVIC_ISER2.B17;
    sbit  SETENA18_NVIC_ISER2_bit at NVIC_ISER2.B18;
    sbit  SETENA19_NVIC_ISER2_bit at NVIC_ISER2.B19;
    sbit  SETENA20_NVIC_ISER2_bit at NVIC_ISER2.B20;
    sbit  SETENA21_NVIC_ISER2_bit at NVIC_ISER2.B21;
    sbit  SETENA22_NVIC_ISER2_bit at NVIC_ISER2.B22;
    sbit  SETENA23_NVIC_ISER2_bit at NVIC_ISER2.B23;
    sbit  SETENA24_NVIC_ISER2_bit at NVIC_ISER2.B24;
    sbit  SETENA25_NVIC_ISER2_bit at NVIC_ISER2.B25;
    sbit  SETENA26_NVIC_ISER2_bit at NVIC_ISER2.B26;
    sbit  SETENA27_NVIC_ISER2_bit at NVIC_ISER2.B27;
    sbit  SETENA28_NVIC_ISER2_bit at NVIC_ISER2.B28;
    sbit  SETENA29_NVIC_ISER2_bit at NVIC_ISER2.B29;
    sbit  SETENA30_NVIC_ISER2_bit at NVIC_ISER2.B30;
    sbit  SETENA31_NVIC_ISER2_bit at NVIC_ISER2.B31;

sfr far unsigned long   volatile NVIC_ISER3           absolute 0xE000E10C;
    sbit  SETENA0_NVIC_ISER3_bit at NVIC_ISER3.B0;
    sbit  SETENA1_NVIC_ISER3_bit at NVIC_ISER3.B1;
    sbit  SETENA2_NVIC_ISER3_bit at NVIC_ISER3.B2;
    sbit  SETENA3_NVIC_ISER3_bit at NVIC_ISER3.B3;
    sbit  SETENA4_NVIC_ISER3_bit at NVIC_ISER3.B4;
    sbit  SETENA5_NVIC_ISER3_bit at NVIC_ISER3.B5;
    sbit  SETENA6_NVIC_ISER3_bit at NVIC_ISER3.B6;
    sbit  SETENA7_NVIC_ISER3_bit at NVIC_ISER3.B7;
    sbit  SETENA8_NVIC_ISER3_bit at NVIC_ISER3.B8;
    sbit  SETENA9_NVIC_ISER3_bit at NVIC_ISER3.B9;
    sbit  SETENA10_NVIC_ISER3_bit at NVIC_ISER3.B10;
    sbit  SETENA11_NVIC_ISER3_bit at NVIC_ISER3.B11;
    sbit  SETENA12_NVIC_ISER3_bit at NVIC_ISER3.B12;
    sbit  SETENA13_NVIC_ISER3_bit at NVIC_ISER3.B13;
    sbit  SETENA14_NVIC_ISER3_bit at NVIC_ISER3.B14;
    sbit  SETENA15_NVIC_ISER3_bit at NVIC_ISER3.B15;
    sbit  SETENA16_NVIC_ISER3_bit at NVIC_ISER3.B16;
    sbit  SETENA17_NVIC_ISER3_bit at NVIC_ISER3.B17;
    sbit  SETENA18_NVIC_ISER3_bit at NVIC_ISER3.B18;
    sbit  SETENA19_NVIC_ISER3_bit at NVIC_ISER3.B19;
    sbit  SETENA20_NVIC_ISER3_bit at NVIC_ISER3.B20;
    sbit  SETENA21_NVIC_ISER3_bit at NVIC_ISER3.B21;
    sbit  SETENA22_NVIC_ISER3_bit at NVIC_ISER3.B22;
    sbit  SETENA23_NVIC_ISER3_bit at NVIC_ISER3.B23;
    sbit  SETENA24_NVIC_ISER3_bit at NVIC_ISER3.B24;
    sbit  SETENA25_NVIC_ISER3_bit at NVIC_ISER3.B25;
    sbit  SETENA26_NVIC_ISER3_bit at NVIC_ISER3.B26;
    sbit  SETENA27_NVIC_ISER3_bit at NVIC_ISER3.B27;
    sbit  SETENA28_NVIC_ISER3_bit at NVIC_ISER3.B28;
    sbit  SETENA29_NVIC_ISER3_bit at NVIC_ISER3.B29;
    sbit  SETENA30_NVIC_ISER3_bit at NVIC_ISER3.B30;
    sbit  SETENA31_NVIC_ISER3_bit at NVIC_ISER3.B31;

sfr far unsigned long   volatile NVIC_ISER4           absolute 0xE000E110;
    sbit  SETENA0_NVIC_ISER4_bit at NVIC_ISER4.B0;
    sbit  SETENA1_NVIC_ISER4_bit at NVIC_ISER4.B1;
    sbit  SETENA2_NVIC_ISER4_bit at NVIC_ISER4.B2;
    sbit  SETENA3_NVIC_ISER4_bit at NVIC_ISER4.B3;
    sbit  SETENA4_NVIC_ISER4_bit at NVIC_ISER4.B4;
    sbit  SETENA5_NVIC_ISER4_bit at NVIC_ISER4.B5;
    sbit  SETENA6_NVIC_ISER4_bit at NVIC_ISER4.B6;
    sbit  SETENA7_NVIC_ISER4_bit at NVIC_ISER4.B7;
    sbit  SETENA8_NVIC_ISER4_bit at NVIC_ISER4.B8;
    sbit  SETENA9_NVIC_ISER4_bit at NVIC_ISER4.B9;
    sbit  SETENA10_NVIC_ISER4_bit at NVIC_ISER4.B10;
    sbit  SETENA11_NVIC_ISER4_bit at NVIC_ISER4.B11;
    sbit  SETENA12_NVIC_ISER4_bit at NVIC_ISER4.B12;
    sbit  SETENA13_NVIC_ISER4_bit at NVIC_ISER4.B13;
    sbit  SETENA14_NVIC_ISER4_bit at NVIC_ISER4.B14;
    sbit  SETENA15_NVIC_ISER4_bit at NVIC_ISER4.B15;
    sbit  SETENA16_NVIC_ISER4_bit at NVIC_ISER4.B16;
    sbit  SETENA17_NVIC_ISER4_bit at NVIC_ISER4.B17;
    sbit  SETENA18_NVIC_ISER4_bit at NVIC_ISER4.B18;
    sbit  SETENA19_NVIC_ISER4_bit at NVIC_ISER4.B19;
    sbit  SETENA20_NVIC_ISER4_bit at NVIC_ISER4.B20;
    sbit  SETENA21_NVIC_ISER4_bit at NVIC_ISER4.B21;
    sbit  SETENA22_NVIC_ISER4_bit at NVIC_ISER4.B22;
    sbit  SETENA23_NVIC_ISER4_bit at NVIC_ISER4.B23;
    sbit  SETENA24_NVIC_ISER4_bit at NVIC_ISER4.B24;
    sbit  SETENA25_NVIC_ISER4_bit at NVIC_ISER4.B25;
    sbit  SETENA26_NVIC_ISER4_bit at NVIC_ISER4.B26;
    sbit  SETENA27_NVIC_ISER4_bit at NVIC_ISER4.B27;
    sbit  SETENA28_NVIC_ISER4_bit at NVIC_ISER4.B28;
    sbit  SETENA29_NVIC_ISER4_bit at NVIC_ISER4.B29;
    sbit  SETENA30_NVIC_ISER4_bit at NVIC_ISER4.B30;
    sbit  SETENA31_NVIC_ISER4_bit at NVIC_ISER4.B31;

sfr far unsigned long   volatile NVIC_ISER5           absolute 0xE000E114;
    sbit  SETENA0_NVIC_ISER5_bit at NVIC_ISER5.B0;
    sbit  SETENA1_NVIC_ISER5_bit at NVIC_ISER5.B1;
    sbit  SETENA2_NVIC_ISER5_bit at NVIC_ISER5.B2;
    sbit  SETENA3_NVIC_ISER5_bit at NVIC_ISER5.B3;
    sbit  SETENA4_NVIC_ISER5_bit at NVIC_ISER5.B4;
    sbit  SETENA5_NVIC_ISER5_bit at NVIC_ISER5.B5;
    sbit  SETENA6_NVIC_ISER5_bit at NVIC_ISER5.B6;
    sbit  SETENA7_NVIC_ISER5_bit at NVIC_ISER5.B7;
    sbit  SETENA8_NVIC_ISER5_bit at NVIC_ISER5.B8;
    sbit  SETENA9_NVIC_ISER5_bit at NVIC_ISER5.B9;
    sbit  SETENA10_NVIC_ISER5_bit at NVIC_ISER5.B10;
    sbit  SETENA11_NVIC_ISER5_bit at NVIC_ISER5.B11;
    sbit  SETENA12_NVIC_ISER5_bit at NVIC_ISER5.B12;
    sbit  SETENA13_NVIC_ISER5_bit at NVIC_ISER5.B13;
    sbit  SETENA14_NVIC_ISER5_bit at NVIC_ISER5.B14;
    sbit  SETENA15_NVIC_ISER5_bit at NVIC_ISER5.B15;
    sbit  SETENA16_NVIC_ISER5_bit at NVIC_ISER5.B16;
    sbit  SETENA17_NVIC_ISER5_bit at NVIC_ISER5.B17;
    sbit  SETENA18_NVIC_ISER5_bit at NVIC_ISER5.B18;
    sbit  SETENA19_NVIC_ISER5_bit at NVIC_ISER5.B19;
    sbit  SETENA20_NVIC_ISER5_bit at NVIC_ISER5.B20;
    sbit  SETENA21_NVIC_ISER5_bit at NVIC_ISER5.B21;
    sbit  SETENA22_NVIC_ISER5_bit at NVIC_ISER5.B22;
    sbit  SETENA23_NVIC_ISER5_bit at NVIC_ISER5.B23;
    sbit  SETENA24_NVIC_ISER5_bit at NVIC_ISER5.B24;
    sbit  SETENA25_NVIC_ISER5_bit at NVIC_ISER5.B25;
    sbit  SETENA26_NVIC_ISER5_bit at NVIC_ISER5.B26;
    sbit  SETENA27_NVIC_ISER5_bit at NVIC_ISER5.B27;
    sbit  SETENA28_NVIC_ISER5_bit at NVIC_ISER5.B28;
    sbit  SETENA29_NVIC_ISER5_bit at NVIC_ISER5.B29;
    sbit  SETENA30_NVIC_ISER5_bit at NVIC_ISER5.B30;
    sbit  SETENA31_NVIC_ISER5_bit at NVIC_ISER5.B31;

sfr far unsigned long   volatile NVIC_ISER6           absolute 0xE000E118;
    sbit  SETENA0_NVIC_ISER6_bit at NVIC_ISER6.B0;
    sbit  SETENA1_NVIC_ISER6_bit at NVIC_ISER6.B1;
    sbit  SETENA2_NVIC_ISER6_bit at NVIC_ISER6.B2;
    sbit  SETENA3_NVIC_ISER6_bit at NVIC_ISER6.B3;
    sbit  SETENA4_NVIC_ISER6_bit at NVIC_ISER6.B4;
    sbit  SETENA5_NVIC_ISER6_bit at NVIC_ISER6.B5;
    sbit  SETENA6_NVIC_ISER6_bit at NVIC_ISER6.B6;
    sbit  SETENA7_NVIC_ISER6_bit at NVIC_ISER6.B7;
    sbit  SETENA8_NVIC_ISER6_bit at NVIC_ISER6.B8;
    sbit  SETENA9_NVIC_ISER6_bit at NVIC_ISER6.B9;
    sbit  SETENA10_NVIC_ISER6_bit at NVIC_ISER6.B10;
    sbit  SETENA11_NVIC_ISER6_bit at NVIC_ISER6.B11;
    sbit  SETENA12_NVIC_ISER6_bit at NVIC_ISER6.B12;
    sbit  SETENA13_NVIC_ISER6_bit at NVIC_ISER6.B13;
    sbit  SETENA14_NVIC_ISER6_bit at NVIC_ISER6.B14;
    sbit  SETENA15_NVIC_ISER6_bit at NVIC_ISER6.B15;
    sbit  SETENA16_NVIC_ISER6_bit at NVIC_ISER6.B16;
    sbit  SETENA17_NVIC_ISER6_bit at NVIC_ISER6.B17;
    sbit  SETENA18_NVIC_ISER6_bit at NVIC_ISER6.B18;
    sbit  SETENA19_NVIC_ISER6_bit at NVIC_ISER6.B19;
    sbit  SETENA20_NVIC_ISER6_bit at NVIC_ISER6.B20;
    sbit  SETENA21_NVIC_ISER6_bit at NVIC_ISER6.B21;
    sbit  SETENA22_NVIC_ISER6_bit at NVIC_ISER6.B22;
    sbit  SETENA23_NVIC_ISER6_bit at NVIC_ISER6.B23;
    sbit  SETENA24_NVIC_ISER6_bit at NVIC_ISER6.B24;
    sbit  SETENA25_NVIC_ISER6_bit at NVIC_ISER6.B25;
    sbit  SETENA26_NVIC_ISER6_bit at NVIC_ISER6.B26;
    sbit  SETENA27_NVIC_ISER6_bit at NVIC_ISER6.B27;
    sbit  SETENA28_NVIC_ISER6_bit at NVIC_ISER6.B28;
    sbit  SETENA29_NVIC_ISER6_bit at NVIC_ISER6.B29;
    sbit  SETENA30_NVIC_ISER6_bit at NVIC_ISER6.B30;
    sbit  SETENA31_NVIC_ISER6_bit at NVIC_ISER6.B31;

sfr far unsigned long   volatile NVIC_ISER7           absolute 0xE000E11C;
    sbit  SETENA0_NVIC_ISER7_bit at NVIC_ISER7.B0;
    sbit  SETENA1_NVIC_ISER7_bit at NVIC_ISER7.B1;
    sbit  SETENA2_NVIC_ISER7_bit at NVIC_ISER7.B2;
    sbit  SETENA3_NVIC_ISER7_bit at NVIC_ISER7.B3;
    sbit  SETENA4_NVIC_ISER7_bit at NVIC_ISER7.B4;
    sbit  SETENA5_NVIC_ISER7_bit at NVIC_ISER7.B5;
    sbit  SETENA6_NVIC_ISER7_bit at NVIC_ISER7.B6;
    sbit  SETENA7_NVIC_ISER7_bit at NVIC_ISER7.B7;
    sbit  SETENA8_NVIC_ISER7_bit at NVIC_ISER7.B8;
    sbit  SETENA9_NVIC_ISER7_bit at NVIC_ISER7.B9;
    sbit  SETENA10_NVIC_ISER7_bit at NVIC_ISER7.B10;
    sbit  SETENA11_NVIC_ISER7_bit at NVIC_ISER7.B11;
    sbit  SETENA12_NVIC_ISER7_bit at NVIC_ISER7.B12;
    sbit  SETENA13_NVIC_ISER7_bit at NVIC_ISER7.B13;
    sbit  SETENA14_NVIC_ISER7_bit at NVIC_ISER7.B14;
    sbit  SETENA15_NVIC_ISER7_bit at NVIC_ISER7.B15;
    sbit  SETENA16_NVIC_ISER7_bit at NVIC_ISER7.B16;
    sbit  SETENA17_NVIC_ISER7_bit at NVIC_ISER7.B17;
    sbit  SETENA18_NVIC_ISER7_bit at NVIC_ISER7.B18;
    sbit  SETENA19_NVIC_ISER7_bit at NVIC_ISER7.B19;
    sbit  SETENA20_NVIC_ISER7_bit at NVIC_ISER7.B20;
    sbit  SETENA21_NVIC_ISER7_bit at NVIC_ISER7.B21;
    sbit  SETENA22_NVIC_ISER7_bit at NVIC_ISER7.B22;
    sbit  SETENA23_NVIC_ISER7_bit at NVIC_ISER7.B23;
    sbit  SETENA24_NVIC_ISER7_bit at NVIC_ISER7.B24;
    sbit  SETENA25_NVIC_ISER7_bit at NVIC_ISER7.B25;
    sbit  SETENA26_NVIC_ISER7_bit at NVIC_ISER7.B26;
    sbit  SETENA27_NVIC_ISER7_bit at NVIC_ISER7.B27;
    sbit  SETENA28_NVIC_ISER7_bit at NVIC_ISER7.B28;
    sbit  SETENA29_NVIC_ISER7_bit at NVIC_ISER7.B29;
    sbit  SETENA30_NVIC_ISER7_bit at NVIC_ISER7.B30;
    sbit  SETENA31_NVIC_ISER7_bit at NVIC_ISER7.B31;

sfr far unsigned long   volatile NVIC_ISER8           absolute 0xE000E120;
    sbit  SETENA0_NVIC_ISER8_bit at NVIC_ISER8.B0;
    sbit  SETENA1_NVIC_ISER8_bit at NVIC_ISER8.B1;
    sbit  SETENA2_NVIC_ISER8_bit at NVIC_ISER8.B2;
    sbit  SETENA3_NVIC_ISER8_bit at NVIC_ISER8.B3;
    sbit  SETENA4_NVIC_ISER8_bit at NVIC_ISER8.B4;
    sbit  SETENA5_NVIC_ISER8_bit at NVIC_ISER8.B5;
    sbit  SETENA6_NVIC_ISER8_bit at NVIC_ISER8.B6;
    sbit  SETENA7_NVIC_ISER8_bit at NVIC_ISER8.B7;
    sbit  SETENA8_NVIC_ISER8_bit at NVIC_ISER8.B8;
    sbit  SETENA9_NVIC_ISER8_bit at NVIC_ISER8.B9;
    sbit  SETENA10_NVIC_ISER8_bit at NVIC_ISER8.B10;
    sbit  SETENA11_NVIC_ISER8_bit at NVIC_ISER8.B11;
    sbit  SETENA12_NVIC_ISER8_bit at NVIC_ISER8.B12;
    sbit  SETENA13_NVIC_ISER8_bit at NVIC_ISER8.B13;
    sbit  SETENA14_NVIC_ISER8_bit at NVIC_ISER8.B14;
    sbit  SETENA15_NVIC_ISER8_bit at NVIC_ISER8.B15;
    sbit  SETENA16_NVIC_ISER8_bit at NVIC_ISER8.B16;
    sbit  SETENA17_NVIC_ISER8_bit at NVIC_ISER8.B17;
    sbit  SETENA18_NVIC_ISER8_bit at NVIC_ISER8.B18;
    sbit  SETENA19_NVIC_ISER8_bit at NVIC_ISER8.B19;
    sbit  SETENA20_NVIC_ISER8_bit at NVIC_ISER8.B20;
    sbit  SETENA21_NVIC_ISER8_bit at NVIC_ISER8.B21;
    sbit  SETENA22_NVIC_ISER8_bit at NVIC_ISER8.B22;
    sbit  SETENA23_NVIC_ISER8_bit at NVIC_ISER8.B23;
    sbit  SETENA24_NVIC_ISER8_bit at NVIC_ISER8.B24;
    sbit  SETENA25_NVIC_ISER8_bit at NVIC_ISER8.B25;
    sbit  SETENA26_NVIC_ISER8_bit at NVIC_ISER8.B26;
    sbit  SETENA27_NVIC_ISER8_bit at NVIC_ISER8.B27;
    sbit  SETENA28_NVIC_ISER8_bit at NVIC_ISER8.B28;
    sbit  SETENA29_NVIC_ISER8_bit at NVIC_ISER8.B29;
    sbit  SETENA30_NVIC_ISER8_bit at NVIC_ISER8.B30;
    sbit  SETENA31_NVIC_ISER8_bit at NVIC_ISER8.B31;

sfr far unsigned long   volatile NVIC_ISER9           absolute 0xE000E124;
    sbit  SETENA0_NVIC_ISER9_bit at NVIC_ISER9.B0;
    sbit  SETENA1_NVIC_ISER9_bit at NVIC_ISER9.B1;
    sbit  SETENA2_NVIC_ISER9_bit at NVIC_ISER9.B2;
    sbit  SETENA3_NVIC_ISER9_bit at NVIC_ISER9.B3;
    sbit  SETENA4_NVIC_ISER9_bit at NVIC_ISER9.B4;
    sbit  SETENA5_NVIC_ISER9_bit at NVIC_ISER9.B5;
    sbit  SETENA6_NVIC_ISER9_bit at NVIC_ISER9.B6;
    sbit  SETENA7_NVIC_ISER9_bit at NVIC_ISER9.B7;
    sbit  SETENA8_NVIC_ISER9_bit at NVIC_ISER9.B8;
    sbit  SETENA9_NVIC_ISER9_bit at NVIC_ISER9.B9;
    sbit  SETENA10_NVIC_ISER9_bit at NVIC_ISER9.B10;
    sbit  SETENA11_NVIC_ISER9_bit at NVIC_ISER9.B11;
    sbit  SETENA12_NVIC_ISER9_bit at NVIC_ISER9.B12;
    sbit  SETENA13_NVIC_ISER9_bit at NVIC_ISER9.B13;
    sbit  SETENA14_NVIC_ISER9_bit at NVIC_ISER9.B14;
    sbit  SETENA15_NVIC_ISER9_bit at NVIC_ISER9.B15;
    sbit  SETENA16_NVIC_ISER9_bit at NVIC_ISER9.B16;
    sbit  SETENA17_NVIC_ISER9_bit at NVIC_ISER9.B17;
    sbit  SETENA18_NVIC_ISER9_bit at NVIC_ISER9.B18;
    sbit  SETENA19_NVIC_ISER9_bit at NVIC_ISER9.B19;
    sbit  SETENA20_NVIC_ISER9_bit at NVIC_ISER9.B20;
    sbit  SETENA21_NVIC_ISER9_bit at NVIC_ISER9.B21;
    sbit  SETENA22_NVIC_ISER9_bit at NVIC_ISER9.B22;
    sbit  SETENA23_NVIC_ISER9_bit at NVIC_ISER9.B23;
    sbit  SETENA24_NVIC_ISER9_bit at NVIC_ISER9.B24;
    sbit  SETENA25_NVIC_ISER9_bit at NVIC_ISER9.B25;
    sbit  SETENA26_NVIC_ISER9_bit at NVIC_ISER9.B26;
    sbit  SETENA27_NVIC_ISER9_bit at NVIC_ISER9.B27;
    sbit  SETENA28_NVIC_ISER9_bit at NVIC_ISER9.B28;
    sbit  SETENA29_NVIC_ISER9_bit at NVIC_ISER9.B29;
    sbit  SETENA30_NVIC_ISER9_bit at NVIC_ISER9.B30;
    sbit  SETENA31_NVIC_ISER9_bit at NVIC_ISER9.B31;

sfr far unsigned long   volatile NVIC_ISER10          absolute 0xE000E128;
    sbit  SETENA0_NVIC_ISER10_bit at NVIC_ISER10.B0;
    sbit  SETENA1_NVIC_ISER10_bit at NVIC_ISER10.B1;
    sbit  SETENA2_NVIC_ISER10_bit at NVIC_ISER10.B2;
    sbit  SETENA3_NVIC_ISER10_bit at NVIC_ISER10.B3;
    sbit  SETENA4_NVIC_ISER10_bit at NVIC_ISER10.B4;
    sbit  SETENA5_NVIC_ISER10_bit at NVIC_ISER10.B5;
    sbit  SETENA6_NVIC_ISER10_bit at NVIC_ISER10.B6;
    sbit  SETENA7_NVIC_ISER10_bit at NVIC_ISER10.B7;
    sbit  SETENA8_NVIC_ISER10_bit at NVIC_ISER10.B8;
    sbit  SETENA9_NVIC_ISER10_bit at NVIC_ISER10.B9;
    sbit  SETENA10_NVIC_ISER10_bit at NVIC_ISER10.B10;
    sbit  SETENA11_NVIC_ISER10_bit at NVIC_ISER10.B11;
    sbit  SETENA12_NVIC_ISER10_bit at NVIC_ISER10.B12;
    sbit  SETENA13_NVIC_ISER10_bit at NVIC_ISER10.B13;
    sbit  SETENA14_NVIC_ISER10_bit at NVIC_ISER10.B14;
    sbit  SETENA15_NVIC_ISER10_bit at NVIC_ISER10.B15;
    sbit  SETENA16_NVIC_ISER10_bit at NVIC_ISER10.B16;
    sbit  SETENA17_NVIC_ISER10_bit at NVIC_ISER10.B17;
    sbit  SETENA18_NVIC_ISER10_bit at NVIC_ISER10.B18;
    sbit  SETENA19_NVIC_ISER10_bit at NVIC_ISER10.B19;
    sbit  SETENA20_NVIC_ISER10_bit at NVIC_ISER10.B20;
    sbit  SETENA21_NVIC_ISER10_bit at NVIC_ISER10.B21;
    sbit  SETENA22_NVIC_ISER10_bit at NVIC_ISER10.B22;
    sbit  SETENA23_NVIC_ISER10_bit at NVIC_ISER10.B23;
    sbit  SETENA24_NVIC_ISER10_bit at NVIC_ISER10.B24;
    sbit  SETENA25_NVIC_ISER10_bit at NVIC_ISER10.B25;
    sbit  SETENA26_NVIC_ISER10_bit at NVIC_ISER10.B26;
    sbit  SETENA27_NVIC_ISER10_bit at NVIC_ISER10.B27;
    sbit  SETENA28_NVIC_ISER10_bit at NVIC_ISER10.B28;
    sbit  SETENA29_NVIC_ISER10_bit at NVIC_ISER10.B29;
    sbit  SETENA30_NVIC_ISER10_bit at NVIC_ISER10.B30;
    sbit  SETENA31_NVIC_ISER10_bit at NVIC_ISER10.B31;

sfr far unsigned long   volatile NVIC_ISER11          absolute 0xE000E12C;
    sbit  SETENA0_NVIC_ISER11_bit at NVIC_ISER11.B0;
    sbit  SETENA1_NVIC_ISER11_bit at NVIC_ISER11.B1;
    sbit  SETENA2_NVIC_ISER11_bit at NVIC_ISER11.B2;
    sbit  SETENA3_NVIC_ISER11_bit at NVIC_ISER11.B3;
    sbit  SETENA4_NVIC_ISER11_bit at NVIC_ISER11.B4;
    sbit  SETENA5_NVIC_ISER11_bit at NVIC_ISER11.B5;
    sbit  SETENA6_NVIC_ISER11_bit at NVIC_ISER11.B6;
    sbit  SETENA7_NVIC_ISER11_bit at NVIC_ISER11.B7;
    sbit  SETENA8_NVIC_ISER11_bit at NVIC_ISER11.B8;
    sbit  SETENA9_NVIC_ISER11_bit at NVIC_ISER11.B9;
    sbit  SETENA10_NVIC_ISER11_bit at NVIC_ISER11.B10;
    sbit  SETENA11_NVIC_ISER11_bit at NVIC_ISER11.B11;
    sbit  SETENA12_NVIC_ISER11_bit at NVIC_ISER11.B12;
    sbit  SETENA13_NVIC_ISER11_bit at NVIC_ISER11.B13;
    sbit  SETENA14_NVIC_ISER11_bit at NVIC_ISER11.B14;
    sbit  SETENA15_NVIC_ISER11_bit at NVIC_ISER11.B15;
    sbit  SETENA16_NVIC_ISER11_bit at NVIC_ISER11.B16;
    sbit  SETENA17_NVIC_ISER11_bit at NVIC_ISER11.B17;
    sbit  SETENA18_NVIC_ISER11_bit at NVIC_ISER11.B18;
    sbit  SETENA19_NVIC_ISER11_bit at NVIC_ISER11.B19;
    sbit  SETENA20_NVIC_ISER11_bit at NVIC_ISER11.B20;
    sbit  SETENA21_NVIC_ISER11_bit at NVIC_ISER11.B21;
    sbit  SETENA22_NVIC_ISER11_bit at NVIC_ISER11.B22;
    sbit  SETENA23_NVIC_ISER11_bit at NVIC_ISER11.B23;
    sbit  SETENA24_NVIC_ISER11_bit at NVIC_ISER11.B24;
    sbit  SETENA25_NVIC_ISER11_bit at NVIC_ISER11.B25;
    sbit  SETENA26_NVIC_ISER11_bit at NVIC_ISER11.B26;
    sbit  SETENA27_NVIC_ISER11_bit at NVIC_ISER11.B27;
    sbit  SETENA28_NVIC_ISER11_bit at NVIC_ISER11.B28;
    sbit  SETENA29_NVIC_ISER11_bit at NVIC_ISER11.B29;
    sbit  SETENA30_NVIC_ISER11_bit at NVIC_ISER11.B30;
    sbit  SETENA31_NVIC_ISER11_bit at NVIC_ISER11.B31;

sfr far unsigned long   volatile NVIC_ISER12          absolute 0xE000E130;
    sbit  SETENA0_NVIC_ISER12_bit at NVIC_ISER12.B0;
    sbit  SETENA1_NVIC_ISER12_bit at NVIC_ISER12.B1;
    sbit  SETENA2_NVIC_ISER12_bit at NVIC_ISER12.B2;
    sbit  SETENA3_NVIC_ISER12_bit at NVIC_ISER12.B3;
    sbit  SETENA4_NVIC_ISER12_bit at NVIC_ISER12.B4;
    sbit  SETENA5_NVIC_ISER12_bit at NVIC_ISER12.B5;
    sbit  SETENA6_NVIC_ISER12_bit at NVIC_ISER12.B6;
    sbit  SETENA7_NVIC_ISER12_bit at NVIC_ISER12.B7;
    sbit  SETENA8_NVIC_ISER12_bit at NVIC_ISER12.B8;
    sbit  SETENA9_NVIC_ISER12_bit at NVIC_ISER12.B9;
    sbit  SETENA10_NVIC_ISER12_bit at NVIC_ISER12.B10;
    sbit  SETENA11_NVIC_ISER12_bit at NVIC_ISER12.B11;
    sbit  SETENA12_NVIC_ISER12_bit at NVIC_ISER12.B12;
    sbit  SETENA13_NVIC_ISER12_bit at NVIC_ISER12.B13;
    sbit  SETENA14_NVIC_ISER12_bit at NVIC_ISER12.B14;
    sbit  SETENA15_NVIC_ISER12_bit at NVIC_ISER12.B15;
    sbit  SETENA16_NVIC_ISER12_bit at NVIC_ISER12.B16;
    sbit  SETENA17_NVIC_ISER12_bit at NVIC_ISER12.B17;
    sbit  SETENA18_NVIC_ISER12_bit at NVIC_ISER12.B18;
    sbit  SETENA19_NVIC_ISER12_bit at NVIC_ISER12.B19;
    sbit  SETENA20_NVIC_ISER12_bit at NVIC_ISER12.B20;
    sbit  SETENA21_NVIC_ISER12_bit at NVIC_ISER12.B21;
    sbit  SETENA22_NVIC_ISER12_bit at NVIC_ISER12.B22;
    sbit  SETENA23_NVIC_ISER12_bit at NVIC_ISER12.B23;
    sbit  SETENA24_NVIC_ISER12_bit at NVIC_ISER12.B24;
    sbit  SETENA25_NVIC_ISER12_bit at NVIC_ISER12.B25;
    sbit  SETENA26_NVIC_ISER12_bit at NVIC_ISER12.B26;
    sbit  SETENA27_NVIC_ISER12_bit at NVIC_ISER12.B27;
    sbit  SETENA28_NVIC_ISER12_bit at NVIC_ISER12.B28;
    sbit  SETENA29_NVIC_ISER12_bit at NVIC_ISER12.B29;
    sbit  SETENA30_NVIC_ISER12_bit at NVIC_ISER12.B30;
    sbit  SETENA31_NVIC_ISER12_bit at NVIC_ISER12.B31;

sfr far unsigned long   volatile NVIC_ISER13          absolute 0xE000E134;
    sbit  SETENA0_NVIC_ISER13_bit at NVIC_ISER13.B0;
    sbit  SETENA1_NVIC_ISER13_bit at NVIC_ISER13.B1;
    sbit  SETENA2_NVIC_ISER13_bit at NVIC_ISER13.B2;
    sbit  SETENA3_NVIC_ISER13_bit at NVIC_ISER13.B3;
    sbit  SETENA4_NVIC_ISER13_bit at NVIC_ISER13.B4;
    sbit  SETENA5_NVIC_ISER13_bit at NVIC_ISER13.B5;
    sbit  SETENA6_NVIC_ISER13_bit at NVIC_ISER13.B6;
    sbit  SETENA7_NVIC_ISER13_bit at NVIC_ISER13.B7;
    sbit  SETENA8_NVIC_ISER13_bit at NVIC_ISER13.B8;
    sbit  SETENA9_NVIC_ISER13_bit at NVIC_ISER13.B9;
    sbit  SETENA10_NVIC_ISER13_bit at NVIC_ISER13.B10;
    sbit  SETENA11_NVIC_ISER13_bit at NVIC_ISER13.B11;
    sbit  SETENA12_NVIC_ISER13_bit at NVIC_ISER13.B12;
    sbit  SETENA13_NVIC_ISER13_bit at NVIC_ISER13.B13;
    sbit  SETENA14_NVIC_ISER13_bit at NVIC_ISER13.B14;
    sbit  SETENA15_NVIC_ISER13_bit at NVIC_ISER13.B15;
    sbit  SETENA16_NVIC_ISER13_bit at NVIC_ISER13.B16;
    sbit  SETENA17_NVIC_ISER13_bit at NVIC_ISER13.B17;
    sbit  SETENA18_NVIC_ISER13_bit at NVIC_ISER13.B18;
    sbit  SETENA19_NVIC_ISER13_bit at NVIC_ISER13.B19;
    sbit  SETENA20_NVIC_ISER13_bit at NVIC_ISER13.B20;
    sbit  SETENA21_NVIC_ISER13_bit at NVIC_ISER13.B21;
    sbit  SETENA22_NVIC_ISER13_bit at NVIC_ISER13.B22;
    sbit  SETENA23_NVIC_ISER13_bit at NVIC_ISER13.B23;
    sbit  SETENA24_NVIC_ISER13_bit at NVIC_ISER13.B24;
    sbit  SETENA25_NVIC_ISER13_bit at NVIC_ISER13.B25;
    sbit  SETENA26_NVIC_ISER13_bit at NVIC_ISER13.B26;
    sbit  SETENA27_NVIC_ISER13_bit at NVIC_ISER13.B27;
    sbit  SETENA28_NVIC_ISER13_bit at NVIC_ISER13.B28;
    sbit  SETENA29_NVIC_ISER13_bit at NVIC_ISER13.B29;
    sbit  SETENA30_NVIC_ISER13_bit at NVIC_ISER13.B30;
    sbit  SETENA31_NVIC_ISER13_bit at NVIC_ISER13.B31;

sfr far unsigned long   volatile NVIC_ISER14          absolute 0xE000E138;
    sbit  SETENA0_NVIC_ISER14_bit at NVIC_ISER14.B0;
    sbit  SETENA1_NVIC_ISER14_bit at NVIC_ISER14.B1;
    sbit  SETENA2_NVIC_ISER14_bit at NVIC_ISER14.B2;
    sbit  SETENA3_NVIC_ISER14_bit at NVIC_ISER14.B3;
    sbit  SETENA4_NVIC_ISER14_bit at NVIC_ISER14.B4;
    sbit  SETENA5_NVIC_ISER14_bit at NVIC_ISER14.B5;
    sbit  SETENA6_NVIC_ISER14_bit at NVIC_ISER14.B6;
    sbit  SETENA7_NVIC_ISER14_bit at NVIC_ISER14.B7;
    sbit  SETENA8_NVIC_ISER14_bit at NVIC_ISER14.B8;
    sbit  SETENA9_NVIC_ISER14_bit at NVIC_ISER14.B9;
    sbit  SETENA10_NVIC_ISER14_bit at NVIC_ISER14.B10;
    sbit  SETENA11_NVIC_ISER14_bit at NVIC_ISER14.B11;
    sbit  SETENA12_NVIC_ISER14_bit at NVIC_ISER14.B12;
    sbit  SETENA13_NVIC_ISER14_bit at NVIC_ISER14.B13;
    sbit  SETENA14_NVIC_ISER14_bit at NVIC_ISER14.B14;
    sbit  SETENA15_NVIC_ISER14_bit at NVIC_ISER14.B15;
    sbit  SETENA16_NVIC_ISER14_bit at NVIC_ISER14.B16;
    sbit  SETENA17_NVIC_ISER14_bit at NVIC_ISER14.B17;
    sbit  SETENA18_NVIC_ISER14_bit at NVIC_ISER14.B18;
    sbit  SETENA19_NVIC_ISER14_bit at NVIC_ISER14.B19;
    sbit  SETENA20_NVIC_ISER14_bit at NVIC_ISER14.B20;
    sbit  SETENA21_NVIC_ISER14_bit at NVIC_ISER14.B21;
    sbit  SETENA22_NVIC_ISER14_bit at NVIC_ISER14.B22;
    sbit  SETENA23_NVIC_ISER14_bit at NVIC_ISER14.B23;
    sbit  SETENA24_NVIC_ISER14_bit at NVIC_ISER14.B24;
    sbit  SETENA25_NVIC_ISER14_bit at NVIC_ISER14.B25;
    sbit  SETENA26_NVIC_ISER14_bit at NVIC_ISER14.B26;
    sbit  SETENA27_NVIC_ISER14_bit at NVIC_ISER14.B27;
    sbit  SETENA28_NVIC_ISER14_bit at NVIC_ISER14.B28;
    sbit  SETENA29_NVIC_ISER14_bit at NVIC_ISER14.B29;
    sbit  SETENA30_NVIC_ISER14_bit at NVIC_ISER14.B30;
    sbit  SETENA31_NVIC_ISER14_bit at NVIC_ISER14.B31;

sfr far unsigned long   volatile NVIC_ISER15          absolute 0xE000E13C;
    sbit  SETENA0_NVIC_ISER15_bit at NVIC_ISER15.B0;
    sbit  SETENA1_NVIC_ISER15_bit at NVIC_ISER15.B1;
    sbit  SETENA2_NVIC_ISER15_bit at NVIC_ISER15.B2;
    sbit  SETENA3_NVIC_ISER15_bit at NVIC_ISER15.B3;
    sbit  SETENA4_NVIC_ISER15_bit at NVIC_ISER15.B4;
    sbit  SETENA5_NVIC_ISER15_bit at NVIC_ISER15.B5;
    sbit  SETENA6_NVIC_ISER15_bit at NVIC_ISER15.B6;
    sbit  SETENA7_NVIC_ISER15_bit at NVIC_ISER15.B7;
    sbit  SETENA8_NVIC_ISER15_bit at NVIC_ISER15.B8;
    sbit  SETENA9_NVIC_ISER15_bit at NVIC_ISER15.B9;
    sbit  SETENA10_NVIC_ISER15_bit at NVIC_ISER15.B10;
    sbit  SETENA11_NVIC_ISER15_bit at NVIC_ISER15.B11;
    sbit  SETENA12_NVIC_ISER15_bit at NVIC_ISER15.B12;
    sbit  SETENA13_NVIC_ISER15_bit at NVIC_ISER15.B13;
    sbit  SETENA14_NVIC_ISER15_bit at NVIC_ISER15.B14;
    sbit  SETENA15_NVIC_ISER15_bit at NVIC_ISER15.B15;
    sbit  SETENA16_NVIC_ISER15_bit at NVIC_ISER15.B16;
    sbit  SETENA17_NVIC_ISER15_bit at NVIC_ISER15.B17;
    sbit  SETENA18_NVIC_ISER15_bit at NVIC_ISER15.B18;
    sbit  SETENA19_NVIC_ISER15_bit at NVIC_ISER15.B19;
    sbit  SETENA20_NVIC_ISER15_bit at NVIC_ISER15.B20;
    sbit  SETENA21_NVIC_ISER15_bit at NVIC_ISER15.B21;
    sbit  SETENA22_NVIC_ISER15_bit at NVIC_ISER15.B22;
    sbit  SETENA23_NVIC_ISER15_bit at NVIC_ISER15.B23;
    sbit  SETENA24_NVIC_ISER15_bit at NVIC_ISER15.B24;
    sbit  SETENA25_NVIC_ISER15_bit at NVIC_ISER15.B25;
    sbit  SETENA26_NVIC_ISER15_bit at NVIC_ISER15.B26;
    sbit  SETENA27_NVIC_ISER15_bit at NVIC_ISER15.B27;
    sbit  SETENA28_NVIC_ISER15_bit at NVIC_ISER15.B28;
    sbit  SETENA29_NVIC_ISER15_bit at NVIC_ISER15.B29;
    sbit  SETENA30_NVIC_ISER15_bit at NVIC_ISER15.B30;
    sbit  SETENA31_NVIC_ISER15_bit at NVIC_ISER15.B31;

sfr far unsigned long   volatile NVIC_ICER0           absolute 0xE000E180;
    const register unsigned short int CLRENA0 = 0;
    sbit  CLRENA0_bit at NVIC_ICER0.B0;
    const register unsigned short int CLRENA1 = 1;
    sbit  CLRENA1_bit at NVIC_ICER0.B1;
    const register unsigned short int CLRENA2 = 2;
    sbit  CLRENA2_bit at NVIC_ICER0.B2;
    const register unsigned short int CLRENA3 = 3;
    sbit  CLRENA3_bit at NVIC_ICER0.B3;
    const register unsigned short int CLRENA4 = 4;
    sbit  CLRENA4_bit at NVIC_ICER0.B4;
    const register unsigned short int CLRENA5 = 5;
    sbit  CLRENA5_bit at NVIC_ICER0.B5;
    const register unsigned short int CLRENA6 = 6;
    sbit  CLRENA6_bit at NVIC_ICER0.B6;
    const register unsigned short int CLRENA7 = 7;
    sbit  CLRENA7_bit at NVIC_ICER0.B7;
    const register unsigned short int CLRENA8 = 8;
    sbit  CLRENA8_bit at NVIC_ICER0.B8;
    const register unsigned short int CLRENA9 = 9;
    sbit  CLRENA9_bit at NVIC_ICER0.B9;
    const register unsigned short int CLRENA10 = 10;
    sbit  CLRENA10_bit at NVIC_ICER0.B10;
    const register unsigned short int CLRENA11 = 11;
    sbit  CLRENA11_bit at NVIC_ICER0.B11;
    const register unsigned short int CLRENA12 = 12;
    sbit  CLRENA12_bit at NVIC_ICER0.B12;
    const register unsigned short int CLRENA13 = 13;
    sbit  CLRENA13_bit at NVIC_ICER0.B13;
    const register unsigned short int CLRENA14 = 14;
    sbit  CLRENA14_bit at NVIC_ICER0.B14;
    const register unsigned short int CLRENA15 = 15;
    sbit  CLRENA15_bit at NVIC_ICER0.B15;
    const register unsigned short int CLRENA16 = 16;
    sbit  CLRENA16_bit at NVIC_ICER0.B16;
    const register unsigned short int CLRENA17 = 17;
    sbit  CLRENA17_bit at NVIC_ICER0.B17;
    const register unsigned short int CLRENA18 = 18;
    sbit  CLRENA18_bit at NVIC_ICER0.B18;
    const register unsigned short int CLRENA19 = 19;
    sbit  CLRENA19_bit at NVIC_ICER0.B19;
    const register unsigned short int CLRENA20 = 20;
    sbit  CLRENA20_bit at NVIC_ICER0.B20;
    const register unsigned short int CLRENA21 = 21;
    sbit  CLRENA21_bit at NVIC_ICER0.B21;
    const register unsigned short int CLRENA22 = 22;
    sbit  CLRENA22_bit at NVIC_ICER0.B22;
    const register unsigned short int CLRENA23 = 23;
    sbit  CLRENA23_bit at NVIC_ICER0.B23;
    const register unsigned short int CLRENA24 = 24;
    sbit  CLRENA24_bit at NVIC_ICER0.B24;
    const register unsigned short int CLRENA25 = 25;
    sbit  CLRENA25_bit at NVIC_ICER0.B25;
    const register unsigned short int CLRENA26 = 26;
    sbit  CLRENA26_bit at NVIC_ICER0.B26;
    const register unsigned short int CLRENA27 = 27;
    sbit  CLRENA27_bit at NVIC_ICER0.B27;
    const register unsigned short int CLRENA28 = 28;
    sbit  CLRENA28_bit at NVIC_ICER0.B28;
    const register unsigned short int CLRENA29 = 29;
    sbit  CLRENA29_bit at NVIC_ICER0.B29;
    const register unsigned short int CLRENA30 = 30;
    sbit  CLRENA30_bit at NVIC_ICER0.B30;
    const register unsigned short int CLRENA31 = 31;
    sbit  CLRENA31_bit at NVIC_ICER0.B31;

sfr far unsigned long   volatile NVIC_ICER1           absolute 0xE000E184;
    sbit  CLRENA0_NVIC_ICER1_bit at NVIC_ICER1.B0;
    sbit  CLRENA1_NVIC_ICER1_bit at NVIC_ICER1.B1;
    sbit  CLRENA2_NVIC_ICER1_bit at NVIC_ICER1.B2;
    sbit  CLRENA3_NVIC_ICER1_bit at NVIC_ICER1.B3;
    sbit  CLRENA4_NVIC_ICER1_bit at NVIC_ICER1.B4;
    sbit  CLRENA5_NVIC_ICER1_bit at NVIC_ICER1.B5;
    sbit  CLRENA6_NVIC_ICER1_bit at NVIC_ICER1.B6;
    sbit  CLRENA7_NVIC_ICER1_bit at NVIC_ICER1.B7;
    sbit  CLRENA8_NVIC_ICER1_bit at NVIC_ICER1.B8;
    sbit  CLRENA9_NVIC_ICER1_bit at NVIC_ICER1.B9;
    sbit  CLRENA10_NVIC_ICER1_bit at NVIC_ICER1.B10;
    sbit  CLRENA11_NVIC_ICER1_bit at NVIC_ICER1.B11;
    sbit  CLRENA12_NVIC_ICER1_bit at NVIC_ICER1.B12;
    sbit  CLRENA13_NVIC_ICER1_bit at NVIC_ICER1.B13;
    sbit  CLRENA14_NVIC_ICER1_bit at NVIC_ICER1.B14;
    sbit  CLRENA15_NVIC_ICER1_bit at NVIC_ICER1.B15;
    sbit  CLRENA16_NVIC_ICER1_bit at NVIC_ICER1.B16;
    sbit  CLRENA17_NVIC_ICER1_bit at NVIC_ICER1.B17;
    sbit  CLRENA18_NVIC_ICER1_bit at NVIC_ICER1.B18;
    sbit  CLRENA19_NVIC_ICER1_bit at NVIC_ICER1.B19;
    sbit  CLRENA20_NVIC_ICER1_bit at NVIC_ICER1.B20;
    sbit  CLRENA21_NVIC_ICER1_bit at NVIC_ICER1.B21;
    sbit  CLRENA22_NVIC_ICER1_bit at NVIC_ICER1.B22;
    sbit  CLRENA23_NVIC_ICER1_bit at NVIC_ICER1.B23;
    sbit  CLRENA24_NVIC_ICER1_bit at NVIC_ICER1.B24;
    sbit  CLRENA25_NVIC_ICER1_bit at NVIC_ICER1.B25;
    sbit  CLRENA26_NVIC_ICER1_bit at NVIC_ICER1.B26;
    sbit  CLRENA27_NVIC_ICER1_bit at NVIC_ICER1.B27;
    sbit  CLRENA28_NVIC_ICER1_bit at NVIC_ICER1.B28;
    sbit  CLRENA29_NVIC_ICER1_bit at NVIC_ICER1.B29;
    sbit  CLRENA30_NVIC_ICER1_bit at NVIC_ICER1.B30;
    sbit  CLRENA31_NVIC_ICER1_bit at NVIC_ICER1.B31;

sfr far unsigned long   volatile NVIC_ICER2           absolute 0xE000E188;
    sbit  CLRENA0_NVIC_ICER2_bit at NVIC_ICER2.B0;
    sbit  CLRENA1_NVIC_ICER2_bit at NVIC_ICER2.B1;
    sbit  CLRENA2_NVIC_ICER2_bit at NVIC_ICER2.B2;
    sbit  CLRENA3_NVIC_ICER2_bit at NVIC_ICER2.B3;
    sbit  CLRENA4_NVIC_ICER2_bit at NVIC_ICER2.B4;
    sbit  CLRENA5_NVIC_ICER2_bit at NVIC_ICER2.B5;
    sbit  CLRENA6_NVIC_ICER2_bit at NVIC_ICER2.B6;
    sbit  CLRENA7_NVIC_ICER2_bit at NVIC_ICER2.B7;
    sbit  CLRENA8_NVIC_ICER2_bit at NVIC_ICER2.B8;
    sbit  CLRENA9_NVIC_ICER2_bit at NVIC_ICER2.B9;
    sbit  CLRENA10_NVIC_ICER2_bit at NVIC_ICER2.B10;
    sbit  CLRENA11_NVIC_ICER2_bit at NVIC_ICER2.B11;
    sbit  CLRENA12_NVIC_ICER2_bit at NVIC_ICER2.B12;
    sbit  CLRENA13_NVIC_ICER2_bit at NVIC_ICER2.B13;
    sbit  CLRENA14_NVIC_ICER2_bit at NVIC_ICER2.B14;
    sbit  CLRENA15_NVIC_ICER2_bit at NVIC_ICER2.B15;
    sbit  CLRENA16_NVIC_ICER2_bit at NVIC_ICER2.B16;
    sbit  CLRENA17_NVIC_ICER2_bit at NVIC_ICER2.B17;
    sbit  CLRENA18_NVIC_ICER2_bit at NVIC_ICER2.B18;
    sbit  CLRENA19_NVIC_ICER2_bit at NVIC_ICER2.B19;
    sbit  CLRENA20_NVIC_ICER2_bit at NVIC_ICER2.B20;
    sbit  CLRENA21_NVIC_ICER2_bit at NVIC_ICER2.B21;
    sbit  CLRENA22_NVIC_ICER2_bit at NVIC_ICER2.B22;
    sbit  CLRENA23_NVIC_ICER2_bit at NVIC_ICER2.B23;
    sbit  CLRENA24_NVIC_ICER2_bit at NVIC_ICER2.B24;
    sbit  CLRENA25_NVIC_ICER2_bit at NVIC_ICER2.B25;
    sbit  CLRENA26_NVIC_ICER2_bit at NVIC_ICER2.B26;
    sbit  CLRENA27_NVIC_ICER2_bit at NVIC_ICER2.B27;
    sbit  CLRENA28_NVIC_ICER2_bit at NVIC_ICER2.B28;
    sbit  CLRENA29_NVIC_ICER2_bit at NVIC_ICER2.B29;
    sbit  CLRENA30_NVIC_ICER2_bit at NVIC_ICER2.B30;
    sbit  CLRENA31_NVIC_ICER2_bit at NVIC_ICER2.B31;

sfr far unsigned long   volatile NVIC_ICER3           absolute 0xE000E18C;
    sbit  CLRENA0_NVIC_ICER3_bit at NVIC_ICER3.B0;
    sbit  CLRENA1_NVIC_ICER3_bit at NVIC_ICER3.B1;
    sbit  CLRENA2_NVIC_ICER3_bit at NVIC_ICER3.B2;
    sbit  CLRENA3_NVIC_ICER3_bit at NVIC_ICER3.B3;
    sbit  CLRENA4_NVIC_ICER3_bit at NVIC_ICER3.B4;
    sbit  CLRENA5_NVIC_ICER3_bit at NVIC_ICER3.B5;
    sbit  CLRENA6_NVIC_ICER3_bit at NVIC_ICER3.B6;
    sbit  CLRENA7_NVIC_ICER3_bit at NVIC_ICER3.B7;
    sbit  CLRENA8_NVIC_ICER3_bit at NVIC_ICER3.B8;
    sbit  CLRENA9_NVIC_ICER3_bit at NVIC_ICER3.B9;
    sbit  CLRENA10_NVIC_ICER3_bit at NVIC_ICER3.B10;
    sbit  CLRENA11_NVIC_ICER3_bit at NVIC_ICER3.B11;
    sbit  CLRENA12_NVIC_ICER3_bit at NVIC_ICER3.B12;
    sbit  CLRENA13_NVIC_ICER3_bit at NVIC_ICER3.B13;
    sbit  CLRENA14_NVIC_ICER3_bit at NVIC_ICER3.B14;
    sbit  CLRENA15_NVIC_ICER3_bit at NVIC_ICER3.B15;
    sbit  CLRENA16_NVIC_ICER3_bit at NVIC_ICER3.B16;
    sbit  CLRENA17_NVIC_ICER3_bit at NVIC_ICER3.B17;
    sbit  CLRENA18_NVIC_ICER3_bit at NVIC_ICER3.B18;
    sbit  CLRENA19_NVIC_ICER3_bit at NVIC_ICER3.B19;
    sbit  CLRENA20_NVIC_ICER3_bit at NVIC_ICER3.B20;
    sbit  CLRENA21_NVIC_ICER3_bit at NVIC_ICER3.B21;
    sbit  CLRENA22_NVIC_ICER3_bit at NVIC_ICER3.B22;
    sbit  CLRENA23_NVIC_ICER3_bit at NVIC_ICER3.B23;
    sbit  CLRENA24_NVIC_ICER3_bit at NVIC_ICER3.B24;
    sbit  CLRENA25_NVIC_ICER3_bit at NVIC_ICER3.B25;
    sbit  CLRENA26_NVIC_ICER3_bit at NVIC_ICER3.B26;
    sbit  CLRENA27_NVIC_ICER3_bit at NVIC_ICER3.B27;
    sbit  CLRENA28_NVIC_ICER3_bit at NVIC_ICER3.B28;
    sbit  CLRENA29_NVIC_ICER3_bit at NVIC_ICER3.B29;
    sbit  CLRENA30_NVIC_ICER3_bit at NVIC_ICER3.B30;
    sbit  CLRENA31_NVIC_ICER3_bit at NVIC_ICER3.B31;

sfr far unsigned long   volatile NVIC_ICER4           absolute 0xE000E190;
    sbit  CLRENA0_NVIC_ICER4_bit at NVIC_ICER4.B0;
    sbit  CLRENA1_NVIC_ICER4_bit at NVIC_ICER4.B1;
    sbit  CLRENA2_NVIC_ICER4_bit at NVIC_ICER4.B2;
    sbit  CLRENA3_NVIC_ICER4_bit at NVIC_ICER4.B3;
    sbit  CLRENA4_NVIC_ICER4_bit at NVIC_ICER4.B4;
    sbit  CLRENA5_NVIC_ICER4_bit at NVIC_ICER4.B5;
    sbit  CLRENA6_NVIC_ICER4_bit at NVIC_ICER4.B6;
    sbit  CLRENA7_NVIC_ICER4_bit at NVIC_ICER4.B7;
    sbit  CLRENA8_NVIC_ICER4_bit at NVIC_ICER4.B8;
    sbit  CLRENA9_NVIC_ICER4_bit at NVIC_ICER4.B9;
    sbit  CLRENA10_NVIC_ICER4_bit at NVIC_ICER4.B10;
    sbit  CLRENA11_NVIC_ICER4_bit at NVIC_ICER4.B11;
    sbit  CLRENA12_NVIC_ICER4_bit at NVIC_ICER4.B12;
    sbit  CLRENA13_NVIC_ICER4_bit at NVIC_ICER4.B13;
    sbit  CLRENA14_NVIC_ICER4_bit at NVIC_ICER4.B14;
    sbit  CLRENA15_NVIC_ICER4_bit at NVIC_ICER4.B15;
    sbit  CLRENA16_NVIC_ICER4_bit at NVIC_ICER4.B16;
    sbit  CLRENA17_NVIC_ICER4_bit at NVIC_ICER4.B17;
    sbit  CLRENA18_NVIC_ICER4_bit at NVIC_ICER4.B18;
    sbit  CLRENA19_NVIC_ICER4_bit at NVIC_ICER4.B19;
    sbit  CLRENA20_NVIC_ICER4_bit at NVIC_ICER4.B20;
    sbit  CLRENA21_NVIC_ICER4_bit at NVIC_ICER4.B21;
    sbit  CLRENA22_NVIC_ICER4_bit at NVIC_ICER4.B22;
    sbit  CLRENA23_NVIC_ICER4_bit at NVIC_ICER4.B23;
    sbit  CLRENA24_NVIC_ICER4_bit at NVIC_ICER4.B24;
    sbit  CLRENA25_NVIC_ICER4_bit at NVIC_ICER4.B25;
    sbit  CLRENA26_NVIC_ICER4_bit at NVIC_ICER4.B26;
    sbit  CLRENA27_NVIC_ICER4_bit at NVIC_ICER4.B27;
    sbit  CLRENA28_NVIC_ICER4_bit at NVIC_ICER4.B28;
    sbit  CLRENA29_NVIC_ICER4_bit at NVIC_ICER4.B29;
    sbit  CLRENA30_NVIC_ICER4_bit at NVIC_ICER4.B30;
    sbit  CLRENA31_NVIC_ICER4_bit at NVIC_ICER4.B31;

sfr far unsigned long   volatile NVIC_ICER5           absolute 0xE000E194;
    sbit  CLRENA0_NVIC_ICER5_bit at NVIC_ICER5.B0;
    sbit  CLRENA1_NVIC_ICER5_bit at NVIC_ICER5.B1;
    sbit  CLRENA2_NVIC_ICER5_bit at NVIC_ICER5.B2;
    sbit  CLRENA3_NVIC_ICER5_bit at NVIC_ICER5.B3;
    sbit  CLRENA4_NVIC_ICER5_bit at NVIC_ICER5.B4;
    sbit  CLRENA5_NVIC_ICER5_bit at NVIC_ICER5.B5;
    sbit  CLRENA6_NVIC_ICER5_bit at NVIC_ICER5.B6;
    sbit  CLRENA7_NVIC_ICER5_bit at NVIC_ICER5.B7;
    sbit  CLRENA8_NVIC_ICER5_bit at NVIC_ICER5.B8;
    sbit  CLRENA9_NVIC_ICER5_bit at NVIC_ICER5.B9;
    sbit  CLRENA10_NVIC_ICER5_bit at NVIC_ICER5.B10;
    sbit  CLRENA11_NVIC_ICER5_bit at NVIC_ICER5.B11;
    sbit  CLRENA12_NVIC_ICER5_bit at NVIC_ICER5.B12;
    sbit  CLRENA13_NVIC_ICER5_bit at NVIC_ICER5.B13;
    sbit  CLRENA14_NVIC_ICER5_bit at NVIC_ICER5.B14;
    sbit  CLRENA15_NVIC_ICER5_bit at NVIC_ICER5.B15;
    sbit  CLRENA16_NVIC_ICER5_bit at NVIC_ICER5.B16;
    sbit  CLRENA17_NVIC_ICER5_bit at NVIC_ICER5.B17;
    sbit  CLRENA18_NVIC_ICER5_bit at NVIC_ICER5.B18;
    sbit  CLRENA19_NVIC_ICER5_bit at NVIC_ICER5.B19;
    sbit  CLRENA20_NVIC_ICER5_bit at NVIC_ICER5.B20;
    sbit  CLRENA21_NVIC_ICER5_bit at NVIC_ICER5.B21;
    sbit  CLRENA22_NVIC_ICER5_bit at NVIC_ICER5.B22;
    sbit  CLRENA23_NVIC_ICER5_bit at NVIC_ICER5.B23;
    sbit  CLRENA24_NVIC_ICER5_bit at NVIC_ICER5.B24;
    sbit  CLRENA25_NVIC_ICER5_bit at NVIC_ICER5.B25;
    sbit  CLRENA26_NVIC_ICER5_bit at NVIC_ICER5.B26;
    sbit  CLRENA27_NVIC_ICER5_bit at NVIC_ICER5.B27;
    sbit  CLRENA28_NVIC_ICER5_bit at NVIC_ICER5.B28;
    sbit  CLRENA29_NVIC_ICER5_bit at NVIC_ICER5.B29;
    sbit  CLRENA30_NVIC_ICER5_bit at NVIC_ICER5.B30;
    sbit  CLRENA31_NVIC_ICER5_bit at NVIC_ICER5.B31;

sfr far unsigned long   volatile NVIC_ICER6           absolute 0xE000E198;
    sbit  CLRENA0_NVIC_ICER6_bit at NVIC_ICER6.B0;
    sbit  CLRENA1_NVIC_ICER6_bit at NVIC_ICER6.B1;
    sbit  CLRENA2_NVIC_ICER6_bit at NVIC_ICER6.B2;
    sbit  CLRENA3_NVIC_ICER6_bit at NVIC_ICER6.B3;
    sbit  CLRENA4_NVIC_ICER6_bit at NVIC_ICER6.B4;
    sbit  CLRENA5_NVIC_ICER6_bit at NVIC_ICER6.B5;
    sbit  CLRENA6_NVIC_ICER6_bit at NVIC_ICER6.B6;
    sbit  CLRENA7_NVIC_ICER6_bit at NVIC_ICER6.B7;
    sbit  CLRENA8_NVIC_ICER6_bit at NVIC_ICER6.B8;
    sbit  CLRENA9_NVIC_ICER6_bit at NVIC_ICER6.B9;
    sbit  CLRENA10_NVIC_ICER6_bit at NVIC_ICER6.B10;
    sbit  CLRENA11_NVIC_ICER6_bit at NVIC_ICER6.B11;
    sbit  CLRENA12_NVIC_ICER6_bit at NVIC_ICER6.B12;
    sbit  CLRENA13_NVIC_ICER6_bit at NVIC_ICER6.B13;
    sbit  CLRENA14_NVIC_ICER6_bit at NVIC_ICER6.B14;
    sbit  CLRENA15_NVIC_ICER6_bit at NVIC_ICER6.B15;
    sbit  CLRENA16_NVIC_ICER6_bit at NVIC_ICER6.B16;
    sbit  CLRENA17_NVIC_ICER6_bit at NVIC_ICER6.B17;
    sbit  CLRENA18_NVIC_ICER6_bit at NVIC_ICER6.B18;
    sbit  CLRENA19_NVIC_ICER6_bit at NVIC_ICER6.B19;
    sbit  CLRENA20_NVIC_ICER6_bit at NVIC_ICER6.B20;
    sbit  CLRENA21_NVIC_ICER6_bit at NVIC_ICER6.B21;
    sbit  CLRENA22_NVIC_ICER6_bit at NVIC_ICER6.B22;
    sbit  CLRENA23_NVIC_ICER6_bit at NVIC_ICER6.B23;
    sbit  CLRENA24_NVIC_ICER6_bit at NVIC_ICER6.B24;
    sbit  CLRENA25_NVIC_ICER6_bit at NVIC_ICER6.B25;
    sbit  CLRENA26_NVIC_ICER6_bit at NVIC_ICER6.B26;
    sbit  CLRENA27_NVIC_ICER6_bit at NVIC_ICER6.B27;
    sbit  CLRENA28_NVIC_ICER6_bit at NVIC_ICER6.B28;
    sbit  CLRENA29_NVIC_ICER6_bit at NVIC_ICER6.B29;
    sbit  CLRENA30_NVIC_ICER6_bit at NVIC_ICER6.B30;
    sbit  CLRENA31_NVIC_ICER6_bit at NVIC_ICER6.B31;

sfr far unsigned long   volatile NVIC_ICER7           absolute 0xE000E19C;
    sbit  CLRENA0_NVIC_ICER7_bit at NVIC_ICER7.B0;
    sbit  CLRENA1_NVIC_ICER7_bit at NVIC_ICER7.B1;
    sbit  CLRENA2_NVIC_ICER7_bit at NVIC_ICER7.B2;
    sbit  CLRENA3_NVIC_ICER7_bit at NVIC_ICER7.B3;
    sbit  CLRENA4_NVIC_ICER7_bit at NVIC_ICER7.B4;
    sbit  CLRENA5_NVIC_ICER7_bit at NVIC_ICER7.B5;
    sbit  CLRENA6_NVIC_ICER7_bit at NVIC_ICER7.B6;
    sbit  CLRENA7_NVIC_ICER7_bit at NVIC_ICER7.B7;
    sbit  CLRENA8_NVIC_ICER7_bit at NVIC_ICER7.B8;
    sbit  CLRENA9_NVIC_ICER7_bit at NVIC_ICER7.B9;
    sbit  CLRENA10_NVIC_ICER7_bit at NVIC_ICER7.B10;
    sbit  CLRENA11_NVIC_ICER7_bit at NVIC_ICER7.B11;
    sbit  CLRENA12_NVIC_ICER7_bit at NVIC_ICER7.B12;
    sbit  CLRENA13_NVIC_ICER7_bit at NVIC_ICER7.B13;
    sbit  CLRENA14_NVIC_ICER7_bit at NVIC_ICER7.B14;
    sbit  CLRENA15_NVIC_ICER7_bit at NVIC_ICER7.B15;
    sbit  CLRENA16_NVIC_ICER7_bit at NVIC_ICER7.B16;
    sbit  CLRENA17_NVIC_ICER7_bit at NVIC_ICER7.B17;
    sbit  CLRENA18_NVIC_ICER7_bit at NVIC_ICER7.B18;
    sbit  CLRENA19_NVIC_ICER7_bit at NVIC_ICER7.B19;
    sbit  CLRENA20_NVIC_ICER7_bit at NVIC_ICER7.B20;
    sbit  CLRENA21_NVIC_ICER7_bit at NVIC_ICER7.B21;
    sbit  CLRENA22_NVIC_ICER7_bit at NVIC_ICER7.B22;
    sbit  CLRENA23_NVIC_ICER7_bit at NVIC_ICER7.B23;
    sbit  CLRENA24_NVIC_ICER7_bit at NVIC_ICER7.B24;
    sbit  CLRENA25_NVIC_ICER7_bit at NVIC_ICER7.B25;
    sbit  CLRENA26_NVIC_ICER7_bit at NVIC_ICER7.B26;
    sbit  CLRENA27_NVIC_ICER7_bit at NVIC_ICER7.B27;
    sbit  CLRENA28_NVIC_ICER7_bit at NVIC_ICER7.B28;
    sbit  CLRENA29_NVIC_ICER7_bit at NVIC_ICER7.B29;
    sbit  CLRENA30_NVIC_ICER7_bit at NVIC_ICER7.B30;
    sbit  CLRENA31_NVIC_ICER7_bit at NVIC_ICER7.B31;

sfr far unsigned long   volatile NVIC_ICER8           absolute 0xE000E1A0;
    sbit  CLRENA0_NVIC_ICER8_bit at NVIC_ICER8.B0;
    sbit  CLRENA1_NVIC_ICER8_bit at NVIC_ICER8.B1;
    sbit  CLRENA2_NVIC_ICER8_bit at NVIC_ICER8.B2;
    sbit  CLRENA3_NVIC_ICER8_bit at NVIC_ICER8.B3;
    sbit  CLRENA4_NVIC_ICER8_bit at NVIC_ICER8.B4;
    sbit  CLRENA5_NVIC_ICER8_bit at NVIC_ICER8.B5;
    sbit  CLRENA6_NVIC_ICER8_bit at NVIC_ICER8.B6;
    sbit  CLRENA7_NVIC_ICER8_bit at NVIC_ICER8.B7;
    sbit  CLRENA8_NVIC_ICER8_bit at NVIC_ICER8.B8;
    sbit  CLRENA9_NVIC_ICER8_bit at NVIC_ICER8.B9;
    sbit  CLRENA10_NVIC_ICER8_bit at NVIC_ICER8.B10;
    sbit  CLRENA11_NVIC_ICER8_bit at NVIC_ICER8.B11;
    sbit  CLRENA12_NVIC_ICER8_bit at NVIC_ICER8.B12;
    sbit  CLRENA13_NVIC_ICER8_bit at NVIC_ICER8.B13;
    sbit  CLRENA14_NVIC_ICER8_bit at NVIC_ICER8.B14;
    sbit  CLRENA15_NVIC_ICER8_bit at NVIC_ICER8.B15;
    sbit  CLRENA16_NVIC_ICER8_bit at NVIC_ICER8.B16;
    sbit  CLRENA17_NVIC_ICER8_bit at NVIC_ICER8.B17;
    sbit  CLRENA18_NVIC_ICER8_bit at NVIC_ICER8.B18;
    sbit  CLRENA19_NVIC_ICER8_bit at NVIC_ICER8.B19;
    sbit  CLRENA20_NVIC_ICER8_bit at NVIC_ICER8.B20;
    sbit  CLRENA21_NVIC_ICER8_bit at NVIC_ICER8.B21;
    sbit  CLRENA22_NVIC_ICER8_bit at NVIC_ICER8.B22;
    sbit  CLRENA23_NVIC_ICER8_bit at NVIC_ICER8.B23;
    sbit  CLRENA24_NVIC_ICER8_bit at NVIC_ICER8.B24;
    sbit  CLRENA25_NVIC_ICER8_bit at NVIC_ICER8.B25;
    sbit  CLRENA26_NVIC_ICER8_bit at NVIC_ICER8.B26;
    sbit  CLRENA27_NVIC_ICER8_bit at NVIC_ICER8.B27;
    sbit  CLRENA28_NVIC_ICER8_bit at NVIC_ICER8.B28;
    sbit  CLRENA29_NVIC_ICER8_bit at NVIC_ICER8.B29;
    sbit  CLRENA30_NVIC_ICER8_bit at NVIC_ICER8.B30;
    sbit  CLRENA31_NVIC_ICER8_bit at NVIC_ICER8.B31;

sfr far unsigned long   volatile NVIC_ICER9           absolute 0xE000E1A4;
    sbit  CLRENA0_NVIC_ICER9_bit at NVIC_ICER9.B0;
    sbit  CLRENA1_NVIC_ICER9_bit at NVIC_ICER9.B1;
    sbit  CLRENA2_NVIC_ICER9_bit at NVIC_ICER9.B2;
    sbit  CLRENA3_NVIC_ICER9_bit at NVIC_ICER9.B3;
    sbit  CLRENA4_NVIC_ICER9_bit at NVIC_ICER9.B4;
    sbit  CLRENA5_NVIC_ICER9_bit at NVIC_ICER9.B5;
    sbit  CLRENA6_NVIC_ICER9_bit at NVIC_ICER9.B6;
    sbit  CLRENA7_NVIC_ICER9_bit at NVIC_ICER9.B7;
    sbit  CLRENA8_NVIC_ICER9_bit at NVIC_ICER9.B8;
    sbit  CLRENA9_NVIC_ICER9_bit at NVIC_ICER9.B9;
    sbit  CLRENA10_NVIC_ICER9_bit at NVIC_ICER9.B10;
    sbit  CLRENA11_NVIC_ICER9_bit at NVIC_ICER9.B11;
    sbit  CLRENA12_NVIC_ICER9_bit at NVIC_ICER9.B12;
    sbit  CLRENA13_NVIC_ICER9_bit at NVIC_ICER9.B13;
    sbit  CLRENA14_NVIC_ICER9_bit at NVIC_ICER9.B14;
    sbit  CLRENA15_NVIC_ICER9_bit at NVIC_ICER9.B15;
    sbit  CLRENA16_NVIC_ICER9_bit at NVIC_ICER9.B16;
    sbit  CLRENA17_NVIC_ICER9_bit at NVIC_ICER9.B17;
    sbit  CLRENA18_NVIC_ICER9_bit at NVIC_ICER9.B18;
    sbit  CLRENA19_NVIC_ICER9_bit at NVIC_ICER9.B19;
    sbit  CLRENA20_NVIC_ICER9_bit at NVIC_ICER9.B20;
    sbit  CLRENA21_NVIC_ICER9_bit at NVIC_ICER9.B21;
    sbit  CLRENA22_NVIC_ICER9_bit at NVIC_ICER9.B22;
    sbit  CLRENA23_NVIC_ICER9_bit at NVIC_ICER9.B23;
    sbit  CLRENA24_NVIC_ICER9_bit at NVIC_ICER9.B24;
    sbit  CLRENA25_NVIC_ICER9_bit at NVIC_ICER9.B25;
    sbit  CLRENA26_NVIC_ICER9_bit at NVIC_ICER9.B26;
    sbit  CLRENA27_NVIC_ICER9_bit at NVIC_ICER9.B27;
    sbit  CLRENA28_NVIC_ICER9_bit at NVIC_ICER9.B28;
    sbit  CLRENA29_NVIC_ICER9_bit at NVIC_ICER9.B29;
    sbit  CLRENA30_NVIC_ICER9_bit at NVIC_ICER9.B30;
    sbit  CLRENA31_NVIC_ICER9_bit at NVIC_ICER9.B31;

sfr far unsigned long   volatile NVIC_ICER10          absolute 0xE000E1A8;
    sbit  CLRENA0_NVIC_ICER10_bit at NVIC_ICER10.B0;
    sbit  CLRENA1_NVIC_ICER10_bit at NVIC_ICER10.B1;
    sbit  CLRENA2_NVIC_ICER10_bit at NVIC_ICER10.B2;
    sbit  CLRENA3_NVIC_ICER10_bit at NVIC_ICER10.B3;
    sbit  CLRENA4_NVIC_ICER10_bit at NVIC_ICER10.B4;
    sbit  CLRENA5_NVIC_ICER10_bit at NVIC_ICER10.B5;
    sbit  CLRENA6_NVIC_ICER10_bit at NVIC_ICER10.B6;
    sbit  CLRENA7_NVIC_ICER10_bit at NVIC_ICER10.B7;
    sbit  CLRENA8_NVIC_ICER10_bit at NVIC_ICER10.B8;
    sbit  CLRENA9_NVIC_ICER10_bit at NVIC_ICER10.B9;
    sbit  CLRENA10_NVIC_ICER10_bit at NVIC_ICER10.B10;
    sbit  CLRENA11_NVIC_ICER10_bit at NVIC_ICER10.B11;
    sbit  CLRENA12_NVIC_ICER10_bit at NVIC_ICER10.B12;
    sbit  CLRENA13_NVIC_ICER10_bit at NVIC_ICER10.B13;
    sbit  CLRENA14_NVIC_ICER10_bit at NVIC_ICER10.B14;
    sbit  CLRENA15_NVIC_ICER10_bit at NVIC_ICER10.B15;
    sbit  CLRENA16_NVIC_ICER10_bit at NVIC_ICER10.B16;
    sbit  CLRENA17_NVIC_ICER10_bit at NVIC_ICER10.B17;
    sbit  CLRENA18_NVIC_ICER10_bit at NVIC_ICER10.B18;
    sbit  CLRENA19_NVIC_ICER10_bit at NVIC_ICER10.B19;
    sbit  CLRENA20_NVIC_ICER10_bit at NVIC_ICER10.B20;
    sbit  CLRENA21_NVIC_ICER10_bit at NVIC_ICER10.B21;
    sbit  CLRENA22_NVIC_ICER10_bit at NVIC_ICER10.B22;
    sbit  CLRENA23_NVIC_ICER10_bit at NVIC_ICER10.B23;
    sbit  CLRENA24_NVIC_ICER10_bit at NVIC_ICER10.B24;
    sbit  CLRENA25_NVIC_ICER10_bit at NVIC_ICER10.B25;
    sbit  CLRENA26_NVIC_ICER10_bit at NVIC_ICER10.B26;
    sbit  CLRENA27_NVIC_ICER10_bit at NVIC_ICER10.B27;
    sbit  CLRENA28_NVIC_ICER10_bit at NVIC_ICER10.B28;
    sbit  CLRENA29_NVIC_ICER10_bit at NVIC_ICER10.B29;
    sbit  CLRENA30_NVIC_ICER10_bit at NVIC_ICER10.B30;
    sbit  CLRENA31_NVIC_ICER10_bit at NVIC_ICER10.B31;

sfr far unsigned long   volatile NVIC_ICER11          absolute 0xE000E1AC;
    sbit  CLRENA0_NVIC_ICER11_bit at NVIC_ICER11.B0;
    sbit  CLRENA1_NVIC_ICER11_bit at NVIC_ICER11.B1;
    sbit  CLRENA2_NVIC_ICER11_bit at NVIC_ICER11.B2;
    sbit  CLRENA3_NVIC_ICER11_bit at NVIC_ICER11.B3;
    sbit  CLRENA4_NVIC_ICER11_bit at NVIC_ICER11.B4;
    sbit  CLRENA5_NVIC_ICER11_bit at NVIC_ICER11.B5;
    sbit  CLRENA6_NVIC_ICER11_bit at NVIC_ICER11.B6;
    sbit  CLRENA7_NVIC_ICER11_bit at NVIC_ICER11.B7;
    sbit  CLRENA8_NVIC_ICER11_bit at NVIC_ICER11.B8;
    sbit  CLRENA9_NVIC_ICER11_bit at NVIC_ICER11.B9;
    sbit  CLRENA10_NVIC_ICER11_bit at NVIC_ICER11.B10;
    sbit  CLRENA11_NVIC_ICER11_bit at NVIC_ICER11.B11;
    sbit  CLRENA12_NVIC_ICER11_bit at NVIC_ICER11.B12;
    sbit  CLRENA13_NVIC_ICER11_bit at NVIC_ICER11.B13;
    sbit  CLRENA14_NVIC_ICER11_bit at NVIC_ICER11.B14;
    sbit  CLRENA15_NVIC_ICER11_bit at NVIC_ICER11.B15;
    sbit  CLRENA16_NVIC_ICER11_bit at NVIC_ICER11.B16;
    sbit  CLRENA17_NVIC_ICER11_bit at NVIC_ICER11.B17;
    sbit  CLRENA18_NVIC_ICER11_bit at NVIC_ICER11.B18;
    sbit  CLRENA19_NVIC_ICER11_bit at NVIC_ICER11.B19;
    sbit  CLRENA20_NVIC_ICER11_bit at NVIC_ICER11.B20;
    sbit  CLRENA21_NVIC_ICER11_bit at NVIC_ICER11.B21;
    sbit  CLRENA22_NVIC_ICER11_bit at NVIC_ICER11.B22;
    sbit  CLRENA23_NVIC_ICER11_bit at NVIC_ICER11.B23;
    sbit  CLRENA24_NVIC_ICER11_bit at NVIC_ICER11.B24;
    sbit  CLRENA25_NVIC_ICER11_bit at NVIC_ICER11.B25;
    sbit  CLRENA26_NVIC_ICER11_bit at NVIC_ICER11.B26;
    sbit  CLRENA27_NVIC_ICER11_bit at NVIC_ICER11.B27;
    sbit  CLRENA28_NVIC_ICER11_bit at NVIC_ICER11.B28;
    sbit  CLRENA29_NVIC_ICER11_bit at NVIC_ICER11.B29;
    sbit  CLRENA30_NVIC_ICER11_bit at NVIC_ICER11.B30;
    sbit  CLRENA31_NVIC_ICER11_bit at NVIC_ICER11.B31;

sfr far unsigned long   volatile NVIC_ICER12          absolute 0xE000E1B0;
    sbit  CLRENA0_NVIC_ICER12_bit at NVIC_ICER12.B0;
    sbit  CLRENA1_NVIC_ICER12_bit at NVIC_ICER12.B1;
    sbit  CLRENA2_NVIC_ICER12_bit at NVIC_ICER12.B2;
    sbit  CLRENA3_NVIC_ICER12_bit at NVIC_ICER12.B3;
    sbit  CLRENA4_NVIC_ICER12_bit at NVIC_ICER12.B4;
    sbit  CLRENA5_NVIC_ICER12_bit at NVIC_ICER12.B5;
    sbit  CLRENA6_NVIC_ICER12_bit at NVIC_ICER12.B6;
    sbit  CLRENA7_NVIC_ICER12_bit at NVIC_ICER12.B7;
    sbit  CLRENA8_NVIC_ICER12_bit at NVIC_ICER12.B8;
    sbit  CLRENA9_NVIC_ICER12_bit at NVIC_ICER12.B9;
    sbit  CLRENA10_NVIC_ICER12_bit at NVIC_ICER12.B10;
    sbit  CLRENA11_NVIC_ICER12_bit at NVIC_ICER12.B11;
    sbit  CLRENA12_NVIC_ICER12_bit at NVIC_ICER12.B12;
    sbit  CLRENA13_NVIC_ICER12_bit at NVIC_ICER12.B13;
    sbit  CLRENA14_NVIC_ICER12_bit at NVIC_ICER12.B14;
    sbit  CLRENA15_NVIC_ICER12_bit at NVIC_ICER12.B15;
    sbit  CLRENA16_NVIC_ICER12_bit at NVIC_ICER12.B16;
    sbit  CLRENA17_NVIC_ICER12_bit at NVIC_ICER12.B17;
    sbit  CLRENA18_NVIC_ICER12_bit at NVIC_ICER12.B18;
    sbit  CLRENA19_NVIC_ICER12_bit at NVIC_ICER12.B19;
    sbit  CLRENA20_NVIC_ICER12_bit at NVIC_ICER12.B20;
    sbit  CLRENA21_NVIC_ICER12_bit at NVIC_ICER12.B21;
    sbit  CLRENA22_NVIC_ICER12_bit at NVIC_ICER12.B22;
    sbit  CLRENA23_NVIC_ICER12_bit at NVIC_ICER12.B23;
    sbit  CLRENA24_NVIC_ICER12_bit at NVIC_ICER12.B24;
    sbit  CLRENA25_NVIC_ICER12_bit at NVIC_ICER12.B25;
    sbit  CLRENA26_NVIC_ICER12_bit at NVIC_ICER12.B26;
    sbit  CLRENA27_NVIC_ICER12_bit at NVIC_ICER12.B27;
    sbit  CLRENA28_NVIC_ICER12_bit at NVIC_ICER12.B28;
    sbit  CLRENA29_NVIC_ICER12_bit at NVIC_ICER12.B29;
    sbit  CLRENA30_NVIC_ICER12_bit at NVIC_ICER12.B30;
    sbit  CLRENA31_NVIC_ICER12_bit at NVIC_ICER12.B31;

sfr far unsigned long   volatile NVIC_ICER13          absolute 0xE000E1B4;
    sbit  CLRENA0_NVIC_ICER13_bit at NVIC_ICER13.B0;
    sbit  CLRENA1_NVIC_ICER13_bit at NVIC_ICER13.B1;
    sbit  CLRENA2_NVIC_ICER13_bit at NVIC_ICER13.B2;
    sbit  CLRENA3_NVIC_ICER13_bit at NVIC_ICER13.B3;
    sbit  CLRENA4_NVIC_ICER13_bit at NVIC_ICER13.B4;
    sbit  CLRENA5_NVIC_ICER13_bit at NVIC_ICER13.B5;
    sbit  CLRENA6_NVIC_ICER13_bit at NVIC_ICER13.B6;
    sbit  CLRENA7_NVIC_ICER13_bit at NVIC_ICER13.B7;
    sbit  CLRENA8_NVIC_ICER13_bit at NVIC_ICER13.B8;
    sbit  CLRENA9_NVIC_ICER13_bit at NVIC_ICER13.B9;
    sbit  CLRENA10_NVIC_ICER13_bit at NVIC_ICER13.B10;
    sbit  CLRENA11_NVIC_ICER13_bit at NVIC_ICER13.B11;
    sbit  CLRENA12_NVIC_ICER13_bit at NVIC_ICER13.B12;
    sbit  CLRENA13_NVIC_ICER13_bit at NVIC_ICER13.B13;
    sbit  CLRENA14_NVIC_ICER13_bit at NVIC_ICER13.B14;
    sbit  CLRENA15_NVIC_ICER13_bit at NVIC_ICER13.B15;
    sbit  CLRENA16_NVIC_ICER13_bit at NVIC_ICER13.B16;
    sbit  CLRENA17_NVIC_ICER13_bit at NVIC_ICER13.B17;
    sbit  CLRENA18_NVIC_ICER13_bit at NVIC_ICER13.B18;
    sbit  CLRENA19_NVIC_ICER13_bit at NVIC_ICER13.B19;
    sbit  CLRENA20_NVIC_ICER13_bit at NVIC_ICER13.B20;
    sbit  CLRENA21_NVIC_ICER13_bit at NVIC_ICER13.B21;
    sbit  CLRENA22_NVIC_ICER13_bit at NVIC_ICER13.B22;
    sbit  CLRENA23_NVIC_ICER13_bit at NVIC_ICER13.B23;
    sbit  CLRENA24_NVIC_ICER13_bit at NVIC_ICER13.B24;
    sbit  CLRENA25_NVIC_ICER13_bit at NVIC_ICER13.B25;
    sbit  CLRENA26_NVIC_ICER13_bit at NVIC_ICER13.B26;
    sbit  CLRENA27_NVIC_ICER13_bit at NVIC_ICER13.B27;
    sbit  CLRENA28_NVIC_ICER13_bit at NVIC_ICER13.B28;
    sbit  CLRENA29_NVIC_ICER13_bit at NVIC_ICER13.B29;
    sbit  CLRENA30_NVIC_ICER13_bit at NVIC_ICER13.B30;
    sbit  CLRENA31_NVIC_ICER13_bit at NVIC_ICER13.B31;

sfr far unsigned long   volatile NVIC_ICER14          absolute 0xE000E1B8;
    sbit  CLRENA0_NVIC_ICER14_bit at NVIC_ICER14.B0;
    sbit  CLRENA1_NVIC_ICER14_bit at NVIC_ICER14.B1;
    sbit  CLRENA2_NVIC_ICER14_bit at NVIC_ICER14.B2;
    sbit  CLRENA3_NVIC_ICER14_bit at NVIC_ICER14.B3;
    sbit  CLRENA4_NVIC_ICER14_bit at NVIC_ICER14.B4;
    sbit  CLRENA5_NVIC_ICER14_bit at NVIC_ICER14.B5;
    sbit  CLRENA6_NVIC_ICER14_bit at NVIC_ICER14.B6;
    sbit  CLRENA7_NVIC_ICER14_bit at NVIC_ICER14.B7;
    sbit  CLRENA8_NVIC_ICER14_bit at NVIC_ICER14.B8;
    sbit  CLRENA9_NVIC_ICER14_bit at NVIC_ICER14.B9;
    sbit  CLRENA10_NVIC_ICER14_bit at NVIC_ICER14.B10;
    sbit  CLRENA11_NVIC_ICER14_bit at NVIC_ICER14.B11;
    sbit  CLRENA12_NVIC_ICER14_bit at NVIC_ICER14.B12;
    sbit  CLRENA13_NVIC_ICER14_bit at NVIC_ICER14.B13;
    sbit  CLRENA14_NVIC_ICER14_bit at NVIC_ICER14.B14;
    sbit  CLRENA15_NVIC_ICER14_bit at NVIC_ICER14.B15;
    sbit  CLRENA16_NVIC_ICER14_bit at NVIC_ICER14.B16;
    sbit  CLRENA17_NVIC_ICER14_bit at NVIC_ICER14.B17;
    sbit  CLRENA18_NVIC_ICER14_bit at NVIC_ICER14.B18;
    sbit  CLRENA19_NVIC_ICER14_bit at NVIC_ICER14.B19;
    sbit  CLRENA20_NVIC_ICER14_bit at NVIC_ICER14.B20;
    sbit  CLRENA21_NVIC_ICER14_bit at NVIC_ICER14.B21;
    sbit  CLRENA22_NVIC_ICER14_bit at NVIC_ICER14.B22;
    sbit  CLRENA23_NVIC_ICER14_bit at NVIC_ICER14.B23;
    sbit  CLRENA24_NVIC_ICER14_bit at NVIC_ICER14.B24;
    sbit  CLRENA25_NVIC_ICER14_bit at NVIC_ICER14.B25;
    sbit  CLRENA26_NVIC_ICER14_bit at NVIC_ICER14.B26;
    sbit  CLRENA27_NVIC_ICER14_bit at NVIC_ICER14.B27;
    sbit  CLRENA28_NVIC_ICER14_bit at NVIC_ICER14.B28;
    sbit  CLRENA29_NVIC_ICER14_bit at NVIC_ICER14.B29;
    sbit  CLRENA30_NVIC_ICER14_bit at NVIC_ICER14.B30;
    sbit  CLRENA31_NVIC_ICER14_bit at NVIC_ICER14.B31;

sfr far unsigned long   volatile NVIC_ICER15          absolute 0xE000E1BC;
    sbit  CLRENA0_NVIC_ICER15_bit at NVIC_ICER15.B0;
    sbit  CLRENA1_NVIC_ICER15_bit at NVIC_ICER15.B1;
    sbit  CLRENA2_NVIC_ICER15_bit at NVIC_ICER15.B2;
    sbit  CLRENA3_NVIC_ICER15_bit at NVIC_ICER15.B3;
    sbit  CLRENA4_NVIC_ICER15_bit at NVIC_ICER15.B4;
    sbit  CLRENA5_NVIC_ICER15_bit at NVIC_ICER15.B5;
    sbit  CLRENA6_NVIC_ICER15_bit at NVIC_ICER15.B6;
    sbit  CLRENA7_NVIC_ICER15_bit at NVIC_ICER15.B7;
    sbit  CLRENA8_NVIC_ICER15_bit at NVIC_ICER15.B8;
    sbit  CLRENA9_NVIC_ICER15_bit at NVIC_ICER15.B9;
    sbit  CLRENA10_NVIC_ICER15_bit at NVIC_ICER15.B10;
    sbit  CLRENA11_NVIC_ICER15_bit at NVIC_ICER15.B11;
    sbit  CLRENA12_NVIC_ICER15_bit at NVIC_ICER15.B12;
    sbit  CLRENA13_NVIC_ICER15_bit at NVIC_ICER15.B13;
    sbit  CLRENA14_NVIC_ICER15_bit at NVIC_ICER15.B14;
    sbit  CLRENA15_NVIC_ICER15_bit at NVIC_ICER15.B15;
    sbit  CLRENA16_NVIC_ICER15_bit at NVIC_ICER15.B16;
    sbit  CLRENA17_NVIC_ICER15_bit at NVIC_ICER15.B17;
    sbit  CLRENA18_NVIC_ICER15_bit at NVIC_ICER15.B18;
    sbit  CLRENA19_NVIC_ICER15_bit at NVIC_ICER15.B19;
    sbit  CLRENA20_NVIC_ICER15_bit at NVIC_ICER15.B20;
    sbit  CLRENA21_NVIC_ICER15_bit at NVIC_ICER15.B21;
    sbit  CLRENA22_NVIC_ICER15_bit at NVIC_ICER15.B22;
    sbit  CLRENA23_NVIC_ICER15_bit at NVIC_ICER15.B23;
    sbit  CLRENA24_NVIC_ICER15_bit at NVIC_ICER15.B24;
    sbit  CLRENA25_NVIC_ICER15_bit at NVIC_ICER15.B25;
    sbit  CLRENA26_NVIC_ICER15_bit at NVIC_ICER15.B26;
    sbit  CLRENA27_NVIC_ICER15_bit at NVIC_ICER15.B27;
    sbit  CLRENA28_NVIC_ICER15_bit at NVIC_ICER15.B28;
    sbit  CLRENA29_NVIC_ICER15_bit at NVIC_ICER15.B29;
    sbit  CLRENA30_NVIC_ICER15_bit at NVIC_ICER15.B30;
    sbit  CLRENA31_NVIC_ICER15_bit at NVIC_ICER15.B31;

sfr far unsigned long   volatile NVIC_ISPR0           absolute 0xE000E200;
    const register unsigned short int SETPEND0 = 0;
    sbit  SETPEND0_bit at NVIC_ISPR0.B0;
    const register unsigned short int SETPEND1 = 1;
    sbit  SETPEND1_bit at NVIC_ISPR0.B1;
    const register unsigned short int SETPEND2 = 2;
    sbit  SETPEND2_bit at NVIC_ISPR0.B2;
    const register unsigned short int SETPEND3 = 3;
    sbit  SETPEND3_bit at NVIC_ISPR0.B3;
    const register unsigned short int SETPEND4 = 4;
    sbit  SETPEND4_bit at NVIC_ISPR0.B4;
    const register unsigned short int SETPEND5 = 5;
    sbit  SETPEND5_bit at NVIC_ISPR0.B5;
    const register unsigned short int SETPEND6 = 6;
    sbit  SETPEND6_bit at NVIC_ISPR0.B6;
    const register unsigned short int SETPEND7 = 7;
    sbit  SETPEND7_bit at NVIC_ISPR0.B7;
    const register unsigned short int SETPEND8 = 8;
    sbit  SETPEND8_bit at NVIC_ISPR0.B8;
    const register unsigned short int SETPEND9 = 9;
    sbit  SETPEND9_bit at NVIC_ISPR0.B9;
    const register unsigned short int SETPEND10 = 10;
    sbit  SETPEND10_bit at NVIC_ISPR0.B10;
    const register unsigned short int SETPEND11 = 11;
    sbit  SETPEND11_bit at NVIC_ISPR0.B11;
    const register unsigned short int SETPEND12 = 12;
    sbit  SETPEND12_bit at NVIC_ISPR0.B12;
    const register unsigned short int SETPEND13 = 13;
    sbit  SETPEND13_bit at NVIC_ISPR0.B13;
    const register unsigned short int SETPEND14 = 14;
    sbit  SETPEND14_bit at NVIC_ISPR0.B14;
    const register unsigned short int SETPEND15 = 15;
    sbit  SETPEND15_bit at NVIC_ISPR0.B15;
    const register unsigned short int SETPEND16 = 16;
    sbit  SETPEND16_bit at NVIC_ISPR0.B16;
    const register unsigned short int SETPEND17 = 17;
    sbit  SETPEND17_bit at NVIC_ISPR0.B17;
    const register unsigned short int SETPEND18 = 18;
    sbit  SETPEND18_bit at NVIC_ISPR0.B18;
    const register unsigned short int SETPEND19 = 19;
    sbit  SETPEND19_bit at NVIC_ISPR0.B19;
    const register unsigned short int SETPEND20 = 20;
    sbit  SETPEND20_bit at NVIC_ISPR0.B20;
    const register unsigned short int SETPEND21 = 21;
    sbit  SETPEND21_bit at NVIC_ISPR0.B21;
    const register unsigned short int SETPEND22 = 22;
    sbit  SETPEND22_bit at NVIC_ISPR0.B22;
    const register unsigned short int SETPEND23 = 23;
    sbit  SETPEND23_bit at NVIC_ISPR0.B23;
    const register unsigned short int SETPEND24 = 24;
    sbit  SETPEND24_bit at NVIC_ISPR0.B24;
    const register unsigned short int SETPEND25 = 25;
    sbit  SETPEND25_bit at NVIC_ISPR0.B25;
    const register unsigned short int SETPEND26 = 26;
    sbit  SETPEND26_bit at NVIC_ISPR0.B26;
    const register unsigned short int SETPEND27 = 27;
    sbit  SETPEND27_bit at NVIC_ISPR0.B27;
    const register unsigned short int SETPEND28 = 28;
    sbit  SETPEND28_bit at NVIC_ISPR0.B28;
    const register unsigned short int SETPEND29 = 29;
    sbit  SETPEND29_bit at NVIC_ISPR0.B29;
    const register unsigned short int SETPEND30 = 30;
    sbit  SETPEND30_bit at NVIC_ISPR0.B30;
    const register unsigned short int SETPEND31 = 31;
    sbit  SETPEND31_bit at NVIC_ISPR0.B31;

sfr far unsigned long   volatile NVIC_ISPR1           absolute 0xE000E204;
    sbit  SETPEND0_NVIC_ISPR1_bit at NVIC_ISPR1.B0;
    sbit  SETPEND1_NVIC_ISPR1_bit at NVIC_ISPR1.B1;
    sbit  SETPEND2_NVIC_ISPR1_bit at NVIC_ISPR1.B2;
    sbit  SETPEND3_NVIC_ISPR1_bit at NVIC_ISPR1.B3;
    sbit  SETPEND4_NVIC_ISPR1_bit at NVIC_ISPR1.B4;
    sbit  SETPEND5_NVIC_ISPR1_bit at NVIC_ISPR1.B5;
    sbit  SETPEND6_NVIC_ISPR1_bit at NVIC_ISPR1.B6;
    sbit  SETPEND7_NVIC_ISPR1_bit at NVIC_ISPR1.B7;
    sbit  SETPEND8_NVIC_ISPR1_bit at NVIC_ISPR1.B8;
    sbit  SETPEND9_NVIC_ISPR1_bit at NVIC_ISPR1.B9;
    sbit  SETPEND10_NVIC_ISPR1_bit at NVIC_ISPR1.B10;
    sbit  SETPEND11_NVIC_ISPR1_bit at NVIC_ISPR1.B11;
    sbit  SETPEND12_NVIC_ISPR1_bit at NVIC_ISPR1.B12;
    sbit  SETPEND13_NVIC_ISPR1_bit at NVIC_ISPR1.B13;
    sbit  SETPEND14_NVIC_ISPR1_bit at NVIC_ISPR1.B14;
    sbit  SETPEND15_NVIC_ISPR1_bit at NVIC_ISPR1.B15;
    sbit  SETPEND16_NVIC_ISPR1_bit at NVIC_ISPR1.B16;
    sbit  SETPEND17_NVIC_ISPR1_bit at NVIC_ISPR1.B17;
    sbit  SETPEND18_NVIC_ISPR1_bit at NVIC_ISPR1.B18;
    sbit  SETPEND19_NVIC_ISPR1_bit at NVIC_ISPR1.B19;
    sbit  SETPEND20_NVIC_ISPR1_bit at NVIC_ISPR1.B20;
    sbit  SETPEND21_NVIC_ISPR1_bit at NVIC_ISPR1.B21;
    sbit  SETPEND22_NVIC_ISPR1_bit at NVIC_ISPR1.B22;
    sbit  SETPEND23_NVIC_ISPR1_bit at NVIC_ISPR1.B23;
    sbit  SETPEND24_NVIC_ISPR1_bit at NVIC_ISPR1.B24;
    sbit  SETPEND25_NVIC_ISPR1_bit at NVIC_ISPR1.B25;
    sbit  SETPEND26_NVIC_ISPR1_bit at NVIC_ISPR1.B26;
    sbit  SETPEND27_NVIC_ISPR1_bit at NVIC_ISPR1.B27;
    sbit  SETPEND28_NVIC_ISPR1_bit at NVIC_ISPR1.B28;
    sbit  SETPEND29_NVIC_ISPR1_bit at NVIC_ISPR1.B29;
    sbit  SETPEND30_NVIC_ISPR1_bit at NVIC_ISPR1.B30;
    sbit  SETPEND31_NVIC_ISPR1_bit at NVIC_ISPR1.B31;

sfr far unsigned long   volatile NVIC_ISPR2           absolute 0xE000E208;
    sbit  SETPEND0_NVIC_ISPR2_bit at NVIC_ISPR2.B0;
    sbit  SETPEND1_NVIC_ISPR2_bit at NVIC_ISPR2.B1;
    sbit  SETPEND2_NVIC_ISPR2_bit at NVIC_ISPR2.B2;
    sbit  SETPEND3_NVIC_ISPR2_bit at NVIC_ISPR2.B3;
    sbit  SETPEND4_NVIC_ISPR2_bit at NVIC_ISPR2.B4;
    sbit  SETPEND5_NVIC_ISPR2_bit at NVIC_ISPR2.B5;
    sbit  SETPEND6_NVIC_ISPR2_bit at NVIC_ISPR2.B6;
    sbit  SETPEND7_NVIC_ISPR2_bit at NVIC_ISPR2.B7;
    sbit  SETPEND8_NVIC_ISPR2_bit at NVIC_ISPR2.B8;
    sbit  SETPEND9_NVIC_ISPR2_bit at NVIC_ISPR2.B9;
    sbit  SETPEND10_NVIC_ISPR2_bit at NVIC_ISPR2.B10;
    sbit  SETPEND11_NVIC_ISPR2_bit at NVIC_ISPR2.B11;
    sbit  SETPEND12_NVIC_ISPR2_bit at NVIC_ISPR2.B12;
    sbit  SETPEND13_NVIC_ISPR2_bit at NVIC_ISPR2.B13;
    sbit  SETPEND14_NVIC_ISPR2_bit at NVIC_ISPR2.B14;
    sbit  SETPEND15_NVIC_ISPR2_bit at NVIC_ISPR2.B15;
    sbit  SETPEND16_NVIC_ISPR2_bit at NVIC_ISPR2.B16;
    sbit  SETPEND17_NVIC_ISPR2_bit at NVIC_ISPR2.B17;
    sbit  SETPEND18_NVIC_ISPR2_bit at NVIC_ISPR2.B18;
    sbit  SETPEND19_NVIC_ISPR2_bit at NVIC_ISPR2.B19;
    sbit  SETPEND20_NVIC_ISPR2_bit at NVIC_ISPR2.B20;
    sbit  SETPEND21_NVIC_ISPR2_bit at NVIC_ISPR2.B21;
    sbit  SETPEND22_NVIC_ISPR2_bit at NVIC_ISPR2.B22;
    sbit  SETPEND23_NVIC_ISPR2_bit at NVIC_ISPR2.B23;
    sbit  SETPEND24_NVIC_ISPR2_bit at NVIC_ISPR2.B24;
    sbit  SETPEND25_NVIC_ISPR2_bit at NVIC_ISPR2.B25;
    sbit  SETPEND26_NVIC_ISPR2_bit at NVIC_ISPR2.B26;
    sbit  SETPEND27_NVIC_ISPR2_bit at NVIC_ISPR2.B27;
    sbit  SETPEND28_NVIC_ISPR2_bit at NVIC_ISPR2.B28;
    sbit  SETPEND29_NVIC_ISPR2_bit at NVIC_ISPR2.B29;
    sbit  SETPEND30_NVIC_ISPR2_bit at NVIC_ISPR2.B30;
    sbit  SETPEND31_NVIC_ISPR2_bit at NVIC_ISPR2.B31;

sfr far unsigned long   volatile NVIC_ISPR3           absolute 0xE000E20C;
    sbit  SETPEND0_NVIC_ISPR3_bit at NVIC_ISPR3.B0;
    sbit  SETPEND1_NVIC_ISPR3_bit at NVIC_ISPR3.B1;
    sbit  SETPEND2_NVIC_ISPR3_bit at NVIC_ISPR3.B2;
    sbit  SETPEND3_NVIC_ISPR3_bit at NVIC_ISPR3.B3;
    sbit  SETPEND4_NVIC_ISPR3_bit at NVIC_ISPR3.B4;
    sbit  SETPEND5_NVIC_ISPR3_bit at NVIC_ISPR3.B5;
    sbit  SETPEND6_NVIC_ISPR3_bit at NVIC_ISPR3.B6;
    sbit  SETPEND7_NVIC_ISPR3_bit at NVIC_ISPR3.B7;
    sbit  SETPEND8_NVIC_ISPR3_bit at NVIC_ISPR3.B8;
    sbit  SETPEND9_NVIC_ISPR3_bit at NVIC_ISPR3.B9;
    sbit  SETPEND10_NVIC_ISPR3_bit at NVIC_ISPR3.B10;
    sbit  SETPEND11_NVIC_ISPR3_bit at NVIC_ISPR3.B11;
    sbit  SETPEND12_NVIC_ISPR3_bit at NVIC_ISPR3.B12;
    sbit  SETPEND13_NVIC_ISPR3_bit at NVIC_ISPR3.B13;
    sbit  SETPEND14_NVIC_ISPR3_bit at NVIC_ISPR3.B14;
    sbit  SETPEND15_NVIC_ISPR3_bit at NVIC_ISPR3.B15;
    sbit  SETPEND16_NVIC_ISPR3_bit at NVIC_ISPR3.B16;
    sbit  SETPEND17_NVIC_ISPR3_bit at NVIC_ISPR3.B17;
    sbit  SETPEND18_NVIC_ISPR3_bit at NVIC_ISPR3.B18;
    sbit  SETPEND19_NVIC_ISPR3_bit at NVIC_ISPR3.B19;
    sbit  SETPEND20_NVIC_ISPR3_bit at NVIC_ISPR3.B20;
    sbit  SETPEND21_NVIC_ISPR3_bit at NVIC_ISPR3.B21;
    sbit  SETPEND22_NVIC_ISPR3_bit at NVIC_ISPR3.B22;
    sbit  SETPEND23_NVIC_ISPR3_bit at NVIC_ISPR3.B23;
    sbit  SETPEND24_NVIC_ISPR3_bit at NVIC_ISPR3.B24;
    sbit  SETPEND25_NVIC_ISPR3_bit at NVIC_ISPR3.B25;
    sbit  SETPEND26_NVIC_ISPR3_bit at NVIC_ISPR3.B26;
    sbit  SETPEND27_NVIC_ISPR3_bit at NVIC_ISPR3.B27;
    sbit  SETPEND28_NVIC_ISPR3_bit at NVIC_ISPR3.B28;
    sbit  SETPEND29_NVIC_ISPR3_bit at NVIC_ISPR3.B29;
    sbit  SETPEND30_NVIC_ISPR3_bit at NVIC_ISPR3.B30;
    sbit  SETPEND31_NVIC_ISPR3_bit at NVIC_ISPR3.B31;

sfr far unsigned long   volatile NVIC_ISPR4           absolute 0xE000E210;
    sbit  SETPEND0_NVIC_ISPR4_bit at NVIC_ISPR4.B0;
    sbit  SETPEND1_NVIC_ISPR4_bit at NVIC_ISPR4.B1;
    sbit  SETPEND2_NVIC_ISPR4_bit at NVIC_ISPR4.B2;
    sbit  SETPEND3_NVIC_ISPR4_bit at NVIC_ISPR4.B3;
    sbit  SETPEND4_NVIC_ISPR4_bit at NVIC_ISPR4.B4;
    sbit  SETPEND5_NVIC_ISPR4_bit at NVIC_ISPR4.B5;
    sbit  SETPEND6_NVIC_ISPR4_bit at NVIC_ISPR4.B6;
    sbit  SETPEND7_NVIC_ISPR4_bit at NVIC_ISPR4.B7;
    sbit  SETPEND8_NVIC_ISPR4_bit at NVIC_ISPR4.B8;
    sbit  SETPEND9_NVIC_ISPR4_bit at NVIC_ISPR4.B9;
    sbit  SETPEND10_NVIC_ISPR4_bit at NVIC_ISPR4.B10;
    sbit  SETPEND11_NVIC_ISPR4_bit at NVIC_ISPR4.B11;
    sbit  SETPEND12_NVIC_ISPR4_bit at NVIC_ISPR4.B12;
    sbit  SETPEND13_NVIC_ISPR4_bit at NVIC_ISPR4.B13;
    sbit  SETPEND14_NVIC_ISPR4_bit at NVIC_ISPR4.B14;
    sbit  SETPEND15_NVIC_ISPR4_bit at NVIC_ISPR4.B15;
    sbit  SETPEND16_NVIC_ISPR4_bit at NVIC_ISPR4.B16;
    sbit  SETPEND17_NVIC_ISPR4_bit at NVIC_ISPR4.B17;
    sbit  SETPEND18_NVIC_ISPR4_bit at NVIC_ISPR4.B18;
    sbit  SETPEND19_NVIC_ISPR4_bit at NVIC_ISPR4.B19;
    sbit  SETPEND20_NVIC_ISPR4_bit at NVIC_ISPR4.B20;
    sbit  SETPEND21_NVIC_ISPR4_bit at NVIC_ISPR4.B21;
    sbit  SETPEND22_NVIC_ISPR4_bit at NVIC_ISPR4.B22;
    sbit  SETPEND23_NVIC_ISPR4_bit at NVIC_ISPR4.B23;
    sbit  SETPEND24_NVIC_ISPR4_bit at NVIC_ISPR4.B24;
    sbit  SETPEND25_NVIC_ISPR4_bit at NVIC_ISPR4.B25;
    sbit  SETPEND26_NVIC_ISPR4_bit at NVIC_ISPR4.B26;
    sbit  SETPEND27_NVIC_ISPR4_bit at NVIC_ISPR4.B27;
    sbit  SETPEND28_NVIC_ISPR4_bit at NVIC_ISPR4.B28;
    sbit  SETPEND29_NVIC_ISPR4_bit at NVIC_ISPR4.B29;
    sbit  SETPEND30_NVIC_ISPR4_bit at NVIC_ISPR4.B30;
    sbit  SETPEND31_NVIC_ISPR4_bit at NVIC_ISPR4.B31;

sfr far unsigned long   volatile NVIC_ISPR5           absolute 0xE000E214;
    sbit  SETPEND0_NVIC_ISPR5_bit at NVIC_ISPR5.B0;
    sbit  SETPEND1_NVIC_ISPR5_bit at NVIC_ISPR5.B1;
    sbit  SETPEND2_NVIC_ISPR5_bit at NVIC_ISPR5.B2;
    sbit  SETPEND3_NVIC_ISPR5_bit at NVIC_ISPR5.B3;
    sbit  SETPEND4_NVIC_ISPR5_bit at NVIC_ISPR5.B4;
    sbit  SETPEND5_NVIC_ISPR5_bit at NVIC_ISPR5.B5;
    sbit  SETPEND6_NVIC_ISPR5_bit at NVIC_ISPR5.B6;
    sbit  SETPEND7_NVIC_ISPR5_bit at NVIC_ISPR5.B7;
    sbit  SETPEND8_NVIC_ISPR5_bit at NVIC_ISPR5.B8;
    sbit  SETPEND9_NVIC_ISPR5_bit at NVIC_ISPR5.B9;
    sbit  SETPEND10_NVIC_ISPR5_bit at NVIC_ISPR5.B10;
    sbit  SETPEND11_NVIC_ISPR5_bit at NVIC_ISPR5.B11;
    sbit  SETPEND12_NVIC_ISPR5_bit at NVIC_ISPR5.B12;
    sbit  SETPEND13_NVIC_ISPR5_bit at NVIC_ISPR5.B13;
    sbit  SETPEND14_NVIC_ISPR5_bit at NVIC_ISPR5.B14;
    sbit  SETPEND15_NVIC_ISPR5_bit at NVIC_ISPR5.B15;
    sbit  SETPEND16_NVIC_ISPR5_bit at NVIC_ISPR5.B16;
    sbit  SETPEND17_NVIC_ISPR5_bit at NVIC_ISPR5.B17;
    sbit  SETPEND18_NVIC_ISPR5_bit at NVIC_ISPR5.B18;
    sbit  SETPEND19_NVIC_ISPR5_bit at NVIC_ISPR5.B19;
    sbit  SETPEND20_NVIC_ISPR5_bit at NVIC_ISPR5.B20;
    sbit  SETPEND21_NVIC_ISPR5_bit at NVIC_ISPR5.B21;
    sbit  SETPEND22_NVIC_ISPR5_bit at NVIC_ISPR5.B22;
    sbit  SETPEND23_NVIC_ISPR5_bit at NVIC_ISPR5.B23;
    sbit  SETPEND24_NVIC_ISPR5_bit at NVIC_ISPR5.B24;
    sbit  SETPEND25_NVIC_ISPR5_bit at NVIC_ISPR5.B25;
    sbit  SETPEND26_NVIC_ISPR5_bit at NVIC_ISPR5.B26;
    sbit  SETPEND27_NVIC_ISPR5_bit at NVIC_ISPR5.B27;
    sbit  SETPEND28_NVIC_ISPR5_bit at NVIC_ISPR5.B28;
    sbit  SETPEND29_NVIC_ISPR5_bit at NVIC_ISPR5.B29;
    sbit  SETPEND30_NVIC_ISPR5_bit at NVIC_ISPR5.B30;
    sbit  SETPEND31_NVIC_ISPR5_bit at NVIC_ISPR5.B31;

sfr far unsigned long   volatile NVIC_ISPR6           absolute 0xE000E218;
    sbit  SETPEND0_NVIC_ISPR6_bit at NVIC_ISPR6.B0;
    sbit  SETPEND1_NVIC_ISPR6_bit at NVIC_ISPR6.B1;
    sbit  SETPEND2_NVIC_ISPR6_bit at NVIC_ISPR6.B2;
    sbit  SETPEND3_NVIC_ISPR6_bit at NVIC_ISPR6.B3;
    sbit  SETPEND4_NVIC_ISPR6_bit at NVIC_ISPR6.B4;
    sbit  SETPEND5_NVIC_ISPR6_bit at NVIC_ISPR6.B5;
    sbit  SETPEND6_NVIC_ISPR6_bit at NVIC_ISPR6.B6;
    sbit  SETPEND7_NVIC_ISPR6_bit at NVIC_ISPR6.B7;
    sbit  SETPEND8_NVIC_ISPR6_bit at NVIC_ISPR6.B8;
    sbit  SETPEND9_NVIC_ISPR6_bit at NVIC_ISPR6.B9;
    sbit  SETPEND10_NVIC_ISPR6_bit at NVIC_ISPR6.B10;
    sbit  SETPEND11_NVIC_ISPR6_bit at NVIC_ISPR6.B11;
    sbit  SETPEND12_NVIC_ISPR6_bit at NVIC_ISPR6.B12;
    sbit  SETPEND13_NVIC_ISPR6_bit at NVIC_ISPR6.B13;
    sbit  SETPEND14_NVIC_ISPR6_bit at NVIC_ISPR6.B14;
    sbit  SETPEND15_NVIC_ISPR6_bit at NVIC_ISPR6.B15;
    sbit  SETPEND16_NVIC_ISPR6_bit at NVIC_ISPR6.B16;
    sbit  SETPEND17_NVIC_ISPR6_bit at NVIC_ISPR6.B17;
    sbit  SETPEND18_NVIC_ISPR6_bit at NVIC_ISPR6.B18;
    sbit  SETPEND19_NVIC_ISPR6_bit at NVIC_ISPR6.B19;
    sbit  SETPEND20_NVIC_ISPR6_bit at NVIC_ISPR6.B20;
    sbit  SETPEND21_NVIC_ISPR6_bit at NVIC_ISPR6.B21;
    sbit  SETPEND22_NVIC_ISPR6_bit at NVIC_ISPR6.B22;
    sbit  SETPEND23_NVIC_ISPR6_bit at NVIC_ISPR6.B23;
    sbit  SETPEND24_NVIC_ISPR6_bit at NVIC_ISPR6.B24;
    sbit  SETPEND25_NVIC_ISPR6_bit at NVIC_ISPR6.B25;
    sbit  SETPEND26_NVIC_ISPR6_bit at NVIC_ISPR6.B26;
    sbit  SETPEND27_NVIC_ISPR6_bit at NVIC_ISPR6.B27;
    sbit  SETPEND28_NVIC_ISPR6_bit at NVIC_ISPR6.B28;
    sbit  SETPEND29_NVIC_ISPR6_bit at NVIC_ISPR6.B29;
    sbit  SETPEND30_NVIC_ISPR6_bit at NVIC_ISPR6.B30;
    sbit  SETPEND31_NVIC_ISPR6_bit at NVIC_ISPR6.B31;

sfr far unsigned long   volatile NVIC_ISPR7           absolute 0xE000E21C;
    sbit  SETPEND0_NVIC_ISPR7_bit at NVIC_ISPR7.B0;
    sbit  SETPEND1_NVIC_ISPR7_bit at NVIC_ISPR7.B1;
    sbit  SETPEND2_NVIC_ISPR7_bit at NVIC_ISPR7.B2;
    sbit  SETPEND3_NVIC_ISPR7_bit at NVIC_ISPR7.B3;
    sbit  SETPEND4_NVIC_ISPR7_bit at NVIC_ISPR7.B4;
    sbit  SETPEND5_NVIC_ISPR7_bit at NVIC_ISPR7.B5;
    sbit  SETPEND6_NVIC_ISPR7_bit at NVIC_ISPR7.B6;
    sbit  SETPEND7_NVIC_ISPR7_bit at NVIC_ISPR7.B7;
    sbit  SETPEND8_NVIC_ISPR7_bit at NVIC_ISPR7.B8;
    sbit  SETPEND9_NVIC_ISPR7_bit at NVIC_ISPR7.B9;
    sbit  SETPEND10_NVIC_ISPR7_bit at NVIC_ISPR7.B10;
    sbit  SETPEND11_NVIC_ISPR7_bit at NVIC_ISPR7.B11;
    sbit  SETPEND12_NVIC_ISPR7_bit at NVIC_ISPR7.B12;
    sbit  SETPEND13_NVIC_ISPR7_bit at NVIC_ISPR7.B13;
    sbit  SETPEND14_NVIC_ISPR7_bit at NVIC_ISPR7.B14;
    sbit  SETPEND15_NVIC_ISPR7_bit at NVIC_ISPR7.B15;
    sbit  SETPEND16_NVIC_ISPR7_bit at NVIC_ISPR7.B16;
    sbit  SETPEND17_NVIC_ISPR7_bit at NVIC_ISPR7.B17;
    sbit  SETPEND18_NVIC_ISPR7_bit at NVIC_ISPR7.B18;
    sbit  SETPEND19_NVIC_ISPR7_bit at NVIC_ISPR7.B19;
    sbit  SETPEND20_NVIC_ISPR7_bit at NVIC_ISPR7.B20;
    sbit  SETPEND21_NVIC_ISPR7_bit at NVIC_ISPR7.B21;
    sbit  SETPEND22_NVIC_ISPR7_bit at NVIC_ISPR7.B22;
    sbit  SETPEND23_NVIC_ISPR7_bit at NVIC_ISPR7.B23;
    sbit  SETPEND24_NVIC_ISPR7_bit at NVIC_ISPR7.B24;
    sbit  SETPEND25_NVIC_ISPR7_bit at NVIC_ISPR7.B25;
    sbit  SETPEND26_NVIC_ISPR7_bit at NVIC_ISPR7.B26;
    sbit  SETPEND27_NVIC_ISPR7_bit at NVIC_ISPR7.B27;
    sbit  SETPEND28_NVIC_ISPR7_bit at NVIC_ISPR7.B28;
    sbit  SETPEND29_NVIC_ISPR7_bit at NVIC_ISPR7.B29;
    sbit  SETPEND30_NVIC_ISPR7_bit at NVIC_ISPR7.B30;
    sbit  SETPEND31_NVIC_ISPR7_bit at NVIC_ISPR7.B31;

sfr far unsigned long   volatile NVIC_ISPR8           absolute 0xE000E220;
    sbit  SETPEND0_NVIC_ISPR8_bit at NVIC_ISPR8.B0;
    sbit  SETPEND1_NVIC_ISPR8_bit at NVIC_ISPR8.B1;
    sbit  SETPEND2_NVIC_ISPR8_bit at NVIC_ISPR8.B2;
    sbit  SETPEND3_NVIC_ISPR8_bit at NVIC_ISPR8.B3;
    sbit  SETPEND4_NVIC_ISPR8_bit at NVIC_ISPR8.B4;
    sbit  SETPEND5_NVIC_ISPR8_bit at NVIC_ISPR8.B5;
    sbit  SETPEND6_NVIC_ISPR8_bit at NVIC_ISPR8.B6;
    sbit  SETPEND7_NVIC_ISPR8_bit at NVIC_ISPR8.B7;
    sbit  SETPEND8_NVIC_ISPR8_bit at NVIC_ISPR8.B8;
    sbit  SETPEND9_NVIC_ISPR8_bit at NVIC_ISPR8.B9;
    sbit  SETPEND10_NVIC_ISPR8_bit at NVIC_ISPR8.B10;
    sbit  SETPEND11_NVIC_ISPR8_bit at NVIC_ISPR8.B11;
    sbit  SETPEND12_NVIC_ISPR8_bit at NVIC_ISPR8.B12;
    sbit  SETPEND13_NVIC_ISPR8_bit at NVIC_ISPR8.B13;
    sbit  SETPEND14_NVIC_ISPR8_bit at NVIC_ISPR8.B14;
    sbit  SETPEND15_NVIC_ISPR8_bit at NVIC_ISPR8.B15;
    sbit  SETPEND16_NVIC_ISPR8_bit at NVIC_ISPR8.B16;
    sbit  SETPEND17_NVIC_ISPR8_bit at NVIC_ISPR8.B17;
    sbit  SETPEND18_NVIC_ISPR8_bit at NVIC_ISPR8.B18;
    sbit  SETPEND19_NVIC_ISPR8_bit at NVIC_ISPR8.B19;
    sbit  SETPEND20_NVIC_ISPR8_bit at NVIC_ISPR8.B20;
    sbit  SETPEND21_NVIC_ISPR8_bit at NVIC_ISPR8.B21;
    sbit  SETPEND22_NVIC_ISPR8_bit at NVIC_ISPR8.B22;
    sbit  SETPEND23_NVIC_ISPR8_bit at NVIC_ISPR8.B23;
    sbit  SETPEND24_NVIC_ISPR8_bit at NVIC_ISPR8.B24;
    sbit  SETPEND25_NVIC_ISPR8_bit at NVIC_ISPR8.B25;
    sbit  SETPEND26_NVIC_ISPR8_bit at NVIC_ISPR8.B26;
    sbit  SETPEND27_NVIC_ISPR8_bit at NVIC_ISPR8.B27;
    sbit  SETPEND28_NVIC_ISPR8_bit at NVIC_ISPR8.B28;
    sbit  SETPEND29_NVIC_ISPR8_bit at NVIC_ISPR8.B29;
    sbit  SETPEND30_NVIC_ISPR8_bit at NVIC_ISPR8.B30;
    sbit  SETPEND31_NVIC_ISPR8_bit at NVIC_ISPR8.B31;

sfr far unsigned long   volatile NVIC_ISPR9           absolute 0xE000E224;
    sbit  SETPEND0_NVIC_ISPR9_bit at NVIC_ISPR9.B0;
    sbit  SETPEND1_NVIC_ISPR9_bit at NVIC_ISPR9.B1;
    sbit  SETPEND2_NVIC_ISPR9_bit at NVIC_ISPR9.B2;
    sbit  SETPEND3_NVIC_ISPR9_bit at NVIC_ISPR9.B3;
    sbit  SETPEND4_NVIC_ISPR9_bit at NVIC_ISPR9.B4;
    sbit  SETPEND5_NVIC_ISPR9_bit at NVIC_ISPR9.B5;
    sbit  SETPEND6_NVIC_ISPR9_bit at NVIC_ISPR9.B6;
    sbit  SETPEND7_NVIC_ISPR9_bit at NVIC_ISPR9.B7;
    sbit  SETPEND8_NVIC_ISPR9_bit at NVIC_ISPR9.B8;
    sbit  SETPEND9_NVIC_ISPR9_bit at NVIC_ISPR9.B9;
    sbit  SETPEND10_NVIC_ISPR9_bit at NVIC_ISPR9.B10;
    sbit  SETPEND11_NVIC_ISPR9_bit at NVIC_ISPR9.B11;
    sbit  SETPEND12_NVIC_ISPR9_bit at NVIC_ISPR9.B12;
    sbit  SETPEND13_NVIC_ISPR9_bit at NVIC_ISPR9.B13;
    sbit  SETPEND14_NVIC_ISPR9_bit at NVIC_ISPR9.B14;
    sbit  SETPEND15_NVIC_ISPR9_bit at NVIC_ISPR9.B15;
    sbit  SETPEND16_NVIC_ISPR9_bit at NVIC_ISPR9.B16;
    sbit  SETPEND17_NVIC_ISPR9_bit at NVIC_ISPR9.B17;
    sbit  SETPEND18_NVIC_ISPR9_bit at NVIC_ISPR9.B18;
    sbit  SETPEND19_NVIC_ISPR9_bit at NVIC_ISPR9.B19;
    sbit  SETPEND20_NVIC_ISPR9_bit at NVIC_ISPR9.B20;
    sbit  SETPEND21_NVIC_ISPR9_bit at NVIC_ISPR9.B21;
    sbit  SETPEND22_NVIC_ISPR9_bit at NVIC_ISPR9.B22;
    sbit  SETPEND23_NVIC_ISPR9_bit at NVIC_ISPR9.B23;
    sbit  SETPEND24_NVIC_ISPR9_bit at NVIC_ISPR9.B24;
    sbit  SETPEND25_NVIC_ISPR9_bit at NVIC_ISPR9.B25;
    sbit  SETPEND26_NVIC_ISPR9_bit at NVIC_ISPR9.B26;
    sbit  SETPEND27_NVIC_ISPR9_bit at NVIC_ISPR9.B27;
    sbit  SETPEND28_NVIC_ISPR9_bit at NVIC_ISPR9.B28;
    sbit  SETPEND29_NVIC_ISPR9_bit at NVIC_ISPR9.B29;
    sbit  SETPEND30_NVIC_ISPR9_bit at NVIC_ISPR9.B30;
    sbit  SETPEND31_NVIC_ISPR9_bit at NVIC_ISPR9.B31;

sfr far unsigned long   volatile NVIC_ISPR10          absolute 0xE000E228;
    sbit  SETPEND0_NVIC_ISPR10_bit at NVIC_ISPR10.B0;
    sbit  SETPEND1_NVIC_ISPR10_bit at NVIC_ISPR10.B1;
    sbit  SETPEND2_NVIC_ISPR10_bit at NVIC_ISPR10.B2;
    sbit  SETPEND3_NVIC_ISPR10_bit at NVIC_ISPR10.B3;
    sbit  SETPEND4_NVIC_ISPR10_bit at NVIC_ISPR10.B4;
    sbit  SETPEND5_NVIC_ISPR10_bit at NVIC_ISPR10.B5;
    sbit  SETPEND6_NVIC_ISPR10_bit at NVIC_ISPR10.B6;
    sbit  SETPEND7_NVIC_ISPR10_bit at NVIC_ISPR10.B7;
    sbit  SETPEND8_NVIC_ISPR10_bit at NVIC_ISPR10.B8;
    sbit  SETPEND9_NVIC_ISPR10_bit at NVIC_ISPR10.B9;
    sbit  SETPEND10_NVIC_ISPR10_bit at NVIC_ISPR10.B10;
    sbit  SETPEND11_NVIC_ISPR10_bit at NVIC_ISPR10.B11;
    sbit  SETPEND12_NVIC_ISPR10_bit at NVIC_ISPR10.B12;
    sbit  SETPEND13_NVIC_ISPR10_bit at NVIC_ISPR10.B13;
    sbit  SETPEND14_NVIC_ISPR10_bit at NVIC_ISPR10.B14;
    sbit  SETPEND15_NVIC_ISPR10_bit at NVIC_ISPR10.B15;
    sbit  SETPEND16_NVIC_ISPR10_bit at NVIC_ISPR10.B16;
    sbit  SETPEND17_NVIC_ISPR10_bit at NVIC_ISPR10.B17;
    sbit  SETPEND18_NVIC_ISPR10_bit at NVIC_ISPR10.B18;
    sbit  SETPEND19_NVIC_ISPR10_bit at NVIC_ISPR10.B19;
    sbit  SETPEND20_NVIC_ISPR10_bit at NVIC_ISPR10.B20;
    sbit  SETPEND21_NVIC_ISPR10_bit at NVIC_ISPR10.B21;
    sbit  SETPEND22_NVIC_ISPR10_bit at NVIC_ISPR10.B22;
    sbit  SETPEND23_NVIC_ISPR10_bit at NVIC_ISPR10.B23;
    sbit  SETPEND24_NVIC_ISPR10_bit at NVIC_ISPR10.B24;
    sbit  SETPEND25_NVIC_ISPR10_bit at NVIC_ISPR10.B25;
    sbit  SETPEND26_NVIC_ISPR10_bit at NVIC_ISPR10.B26;
    sbit  SETPEND27_NVIC_ISPR10_bit at NVIC_ISPR10.B27;
    sbit  SETPEND28_NVIC_ISPR10_bit at NVIC_ISPR10.B28;
    sbit  SETPEND29_NVIC_ISPR10_bit at NVIC_ISPR10.B29;
    sbit  SETPEND30_NVIC_ISPR10_bit at NVIC_ISPR10.B30;
    sbit  SETPEND31_NVIC_ISPR10_bit at NVIC_ISPR10.B31;

sfr far unsigned long   volatile NVIC_ISPR11          absolute 0xE000E22C;
    sbit  SETPEND0_NVIC_ISPR11_bit at NVIC_ISPR11.B0;
    sbit  SETPEND1_NVIC_ISPR11_bit at NVIC_ISPR11.B1;
    sbit  SETPEND2_NVIC_ISPR11_bit at NVIC_ISPR11.B2;
    sbit  SETPEND3_NVIC_ISPR11_bit at NVIC_ISPR11.B3;
    sbit  SETPEND4_NVIC_ISPR11_bit at NVIC_ISPR11.B4;
    sbit  SETPEND5_NVIC_ISPR11_bit at NVIC_ISPR11.B5;
    sbit  SETPEND6_NVIC_ISPR11_bit at NVIC_ISPR11.B6;
    sbit  SETPEND7_NVIC_ISPR11_bit at NVIC_ISPR11.B7;
    sbit  SETPEND8_NVIC_ISPR11_bit at NVIC_ISPR11.B8;
    sbit  SETPEND9_NVIC_ISPR11_bit at NVIC_ISPR11.B9;
    sbit  SETPEND10_NVIC_ISPR11_bit at NVIC_ISPR11.B10;
    sbit  SETPEND11_NVIC_ISPR11_bit at NVIC_ISPR11.B11;
    sbit  SETPEND12_NVIC_ISPR11_bit at NVIC_ISPR11.B12;
    sbit  SETPEND13_NVIC_ISPR11_bit at NVIC_ISPR11.B13;
    sbit  SETPEND14_NVIC_ISPR11_bit at NVIC_ISPR11.B14;
    sbit  SETPEND15_NVIC_ISPR11_bit at NVIC_ISPR11.B15;
    sbit  SETPEND16_NVIC_ISPR11_bit at NVIC_ISPR11.B16;
    sbit  SETPEND17_NVIC_ISPR11_bit at NVIC_ISPR11.B17;
    sbit  SETPEND18_NVIC_ISPR11_bit at NVIC_ISPR11.B18;
    sbit  SETPEND19_NVIC_ISPR11_bit at NVIC_ISPR11.B19;
    sbit  SETPEND20_NVIC_ISPR11_bit at NVIC_ISPR11.B20;
    sbit  SETPEND21_NVIC_ISPR11_bit at NVIC_ISPR11.B21;
    sbit  SETPEND22_NVIC_ISPR11_bit at NVIC_ISPR11.B22;
    sbit  SETPEND23_NVIC_ISPR11_bit at NVIC_ISPR11.B23;
    sbit  SETPEND24_NVIC_ISPR11_bit at NVIC_ISPR11.B24;
    sbit  SETPEND25_NVIC_ISPR11_bit at NVIC_ISPR11.B25;
    sbit  SETPEND26_NVIC_ISPR11_bit at NVIC_ISPR11.B26;
    sbit  SETPEND27_NVIC_ISPR11_bit at NVIC_ISPR11.B27;
    sbit  SETPEND28_NVIC_ISPR11_bit at NVIC_ISPR11.B28;
    sbit  SETPEND29_NVIC_ISPR11_bit at NVIC_ISPR11.B29;
    sbit  SETPEND30_NVIC_ISPR11_bit at NVIC_ISPR11.B30;
    sbit  SETPEND31_NVIC_ISPR11_bit at NVIC_ISPR11.B31;

sfr far unsigned long   volatile NVIC_ISPR12          absolute 0xE000E230;
    sbit  SETPEND0_NVIC_ISPR12_bit at NVIC_ISPR12.B0;
    sbit  SETPEND1_NVIC_ISPR12_bit at NVIC_ISPR12.B1;
    sbit  SETPEND2_NVIC_ISPR12_bit at NVIC_ISPR12.B2;
    sbit  SETPEND3_NVIC_ISPR12_bit at NVIC_ISPR12.B3;
    sbit  SETPEND4_NVIC_ISPR12_bit at NVIC_ISPR12.B4;
    sbit  SETPEND5_NVIC_ISPR12_bit at NVIC_ISPR12.B5;
    sbit  SETPEND6_NVIC_ISPR12_bit at NVIC_ISPR12.B6;
    sbit  SETPEND7_NVIC_ISPR12_bit at NVIC_ISPR12.B7;
    sbit  SETPEND8_NVIC_ISPR12_bit at NVIC_ISPR12.B8;
    sbit  SETPEND9_NVIC_ISPR12_bit at NVIC_ISPR12.B9;
    sbit  SETPEND10_NVIC_ISPR12_bit at NVIC_ISPR12.B10;
    sbit  SETPEND11_NVIC_ISPR12_bit at NVIC_ISPR12.B11;
    sbit  SETPEND12_NVIC_ISPR12_bit at NVIC_ISPR12.B12;
    sbit  SETPEND13_NVIC_ISPR12_bit at NVIC_ISPR12.B13;
    sbit  SETPEND14_NVIC_ISPR12_bit at NVIC_ISPR12.B14;
    sbit  SETPEND15_NVIC_ISPR12_bit at NVIC_ISPR12.B15;
    sbit  SETPEND16_NVIC_ISPR12_bit at NVIC_ISPR12.B16;
    sbit  SETPEND17_NVIC_ISPR12_bit at NVIC_ISPR12.B17;
    sbit  SETPEND18_NVIC_ISPR12_bit at NVIC_ISPR12.B18;
    sbit  SETPEND19_NVIC_ISPR12_bit at NVIC_ISPR12.B19;
    sbit  SETPEND20_NVIC_ISPR12_bit at NVIC_ISPR12.B20;
    sbit  SETPEND21_NVIC_ISPR12_bit at NVIC_ISPR12.B21;
    sbit  SETPEND22_NVIC_ISPR12_bit at NVIC_ISPR12.B22;
    sbit  SETPEND23_NVIC_ISPR12_bit at NVIC_ISPR12.B23;
    sbit  SETPEND24_NVIC_ISPR12_bit at NVIC_ISPR12.B24;
    sbit  SETPEND25_NVIC_ISPR12_bit at NVIC_ISPR12.B25;
    sbit  SETPEND26_NVIC_ISPR12_bit at NVIC_ISPR12.B26;
    sbit  SETPEND27_NVIC_ISPR12_bit at NVIC_ISPR12.B27;
    sbit  SETPEND28_NVIC_ISPR12_bit at NVIC_ISPR12.B28;
    sbit  SETPEND29_NVIC_ISPR12_bit at NVIC_ISPR12.B29;
    sbit  SETPEND30_NVIC_ISPR12_bit at NVIC_ISPR12.B30;
    sbit  SETPEND31_NVIC_ISPR12_bit at NVIC_ISPR12.B31;

sfr far unsigned long   volatile NVIC_ISPR13          absolute 0xE000E234;
    sbit  SETPEND0_NVIC_ISPR13_bit at NVIC_ISPR13.B0;
    sbit  SETPEND1_NVIC_ISPR13_bit at NVIC_ISPR13.B1;
    sbit  SETPEND2_NVIC_ISPR13_bit at NVIC_ISPR13.B2;
    sbit  SETPEND3_NVIC_ISPR13_bit at NVIC_ISPR13.B3;
    sbit  SETPEND4_NVIC_ISPR13_bit at NVIC_ISPR13.B4;
    sbit  SETPEND5_NVIC_ISPR13_bit at NVIC_ISPR13.B5;
    sbit  SETPEND6_NVIC_ISPR13_bit at NVIC_ISPR13.B6;
    sbit  SETPEND7_NVIC_ISPR13_bit at NVIC_ISPR13.B7;
    sbit  SETPEND8_NVIC_ISPR13_bit at NVIC_ISPR13.B8;
    sbit  SETPEND9_NVIC_ISPR13_bit at NVIC_ISPR13.B9;
    sbit  SETPEND10_NVIC_ISPR13_bit at NVIC_ISPR13.B10;
    sbit  SETPEND11_NVIC_ISPR13_bit at NVIC_ISPR13.B11;
    sbit  SETPEND12_NVIC_ISPR13_bit at NVIC_ISPR13.B12;
    sbit  SETPEND13_NVIC_ISPR13_bit at NVIC_ISPR13.B13;
    sbit  SETPEND14_NVIC_ISPR13_bit at NVIC_ISPR13.B14;
    sbit  SETPEND15_NVIC_ISPR13_bit at NVIC_ISPR13.B15;
    sbit  SETPEND16_NVIC_ISPR13_bit at NVIC_ISPR13.B16;
    sbit  SETPEND17_NVIC_ISPR13_bit at NVIC_ISPR13.B17;
    sbit  SETPEND18_NVIC_ISPR13_bit at NVIC_ISPR13.B18;
    sbit  SETPEND19_NVIC_ISPR13_bit at NVIC_ISPR13.B19;
    sbit  SETPEND20_NVIC_ISPR13_bit at NVIC_ISPR13.B20;
    sbit  SETPEND21_NVIC_ISPR13_bit at NVIC_ISPR13.B21;
    sbit  SETPEND22_NVIC_ISPR13_bit at NVIC_ISPR13.B22;
    sbit  SETPEND23_NVIC_ISPR13_bit at NVIC_ISPR13.B23;
    sbit  SETPEND24_NVIC_ISPR13_bit at NVIC_ISPR13.B24;
    sbit  SETPEND25_NVIC_ISPR13_bit at NVIC_ISPR13.B25;
    sbit  SETPEND26_NVIC_ISPR13_bit at NVIC_ISPR13.B26;
    sbit  SETPEND27_NVIC_ISPR13_bit at NVIC_ISPR13.B27;
    sbit  SETPEND28_NVIC_ISPR13_bit at NVIC_ISPR13.B28;
    sbit  SETPEND29_NVIC_ISPR13_bit at NVIC_ISPR13.B29;
    sbit  SETPEND30_NVIC_ISPR13_bit at NVIC_ISPR13.B30;
    sbit  SETPEND31_NVIC_ISPR13_bit at NVIC_ISPR13.B31;

sfr far unsigned long   volatile NVIC_ISPR14          absolute 0xE000E238;
    sbit  SETPEND0_NVIC_ISPR14_bit at NVIC_ISPR14.B0;
    sbit  SETPEND1_NVIC_ISPR14_bit at NVIC_ISPR14.B1;
    sbit  SETPEND2_NVIC_ISPR14_bit at NVIC_ISPR14.B2;
    sbit  SETPEND3_NVIC_ISPR14_bit at NVIC_ISPR14.B3;
    sbit  SETPEND4_NVIC_ISPR14_bit at NVIC_ISPR14.B4;
    sbit  SETPEND5_NVIC_ISPR14_bit at NVIC_ISPR14.B5;
    sbit  SETPEND6_NVIC_ISPR14_bit at NVIC_ISPR14.B6;
    sbit  SETPEND7_NVIC_ISPR14_bit at NVIC_ISPR14.B7;
    sbit  SETPEND8_NVIC_ISPR14_bit at NVIC_ISPR14.B8;
    sbit  SETPEND9_NVIC_ISPR14_bit at NVIC_ISPR14.B9;
    sbit  SETPEND10_NVIC_ISPR14_bit at NVIC_ISPR14.B10;
    sbit  SETPEND11_NVIC_ISPR14_bit at NVIC_ISPR14.B11;
    sbit  SETPEND12_NVIC_ISPR14_bit at NVIC_ISPR14.B12;
    sbit  SETPEND13_NVIC_ISPR14_bit at NVIC_ISPR14.B13;
    sbit  SETPEND14_NVIC_ISPR14_bit at NVIC_ISPR14.B14;
    sbit  SETPEND15_NVIC_ISPR14_bit at NVIC_ISPR14.B15;
    sbit  SETPEND16_NVIC_ISPR14_bit at NVIC_ISPR14.B16;
    sbit  SETPEND17_NVIC_ISPR14_bit at NVIC_ISPR14.B17;
    sbit  SETPEND18_NVIC_ISPR14_bit at NVIC_ISPR14.B18;
    sbit  SETPEND19_NVIC_ISPR14_bit at NVIC_ISPR14.B19;
    sbit  SETPEND20_NVIC_ISPR14_bit at NVIC_ISPR14.B20;
    sbit  SETPEND21_NVIC_ISPR14_bit at NVIC_ISPR14.B21;
    sbit  SETPEND22_NVIC_ISPR14_bit at NVIC_ISPR14.B22;
    sbit  SETPEND23_NVIC_ISPR14_bit at NVIC_ISPR14.B23;
    sbit  SETPEND24_NVIC_ISPR14_bit at NVIC_ISPR14.B24;
    sbit  SETPEND25_NVIC_ISPR14_bit at NVIC_ISPR14.B25;
    sbit  SETPEND26_NVIC_ISPR14_bit at NVIC_ISPR14.B26;
    sbit  SETPEND27_NVIC_ISPR14_bit at NVIC_ISPR14.B27;
    sbit  SETPEND28_NVIC_ISPR14_bit at NVIC_ISPR14.B28;
    sbit  SETPEND29_NVIC_ISPR14_bit at NVIC_ISPR14.B29;
    sbit  SETPEND30_NVIC_ISPR14_bit at NVIC_ISPR14.B30;
    sbit  SETPEND31_NVIC_ISPR14_bit at NVIC_ISPR14.B31;

sfr far unsigned long   volatile NVIC_ISPR15          absolute 0xE000E23C;
    sbit  SETPEND0_NVIC_ISPR15_bit at NVIC_ISPR15.B0;
    sbit  SETPEND1_NVIC_ISPR15_bit at NVIC_ISPR15.B1;
    sbit  SETPEND2_NVIC_ISPR15_bit at NVIC_ISPR15.B2;
    sbit  SETPEND3_NVIC_ISPR15_bit at NVIC_ISPR15.B3;
    sbit  SETPEND4_NVIC_ISPR15_bit at NVIC_ISPR15.B4;
    sbit  SETPEND5_NVIC_ISPR15_bit at NVIC_ISPR15.B5;
    sbit  SETPEND6_NVIC_ISPR15_bit at NVIC_ISPR15.B6;
    sbit  SETPEND7_NVIC_ISPR15_bit at NVIC_ISPR15.B7;
    sbit  SETPEND8_NVIC_ISPR15_bit at NVIC_ISPR15.B8;
    sbit  SETPEND9_NVIC_ISPR15_bit at NVIC_ISPR15.B9;
    sbit  SETPEND10_NVIC_ISPR15_bit at NVIC_ISPR15.B10;
    sbit  SETPEND11_NVIC_ISPR15_bit at NVIC_ISPR15.B11;
    sbit  SETPEND12_NVIC_ISPR15_bit at NVIC_ISPR15.B12;
    sbit  SETPEND13_NVIC_ISPR15_bit at NVIC_ISPR15.B13;
    sbit  SETPEND14_NVIC_ISPR15_bit at NVIC_ISPR15.B14;
    sbit  SETPEND15_NVIC_ISPR15_bit at NVIC_ISPR15.B15;
    sbit  SETPEND16_NVIC_ISPR15_bit at NVIC_ISPR15.B16;
    sbit  SETPEND17_NVIC_ISPR15_bit at NVIC_ISPR15.B17;
    sbit  SETPEND18_NVIC_ISPR15_bit at NVIC_ISPR15.B18;
    sbit  SETPEND19_NVIC_ISPR15_bit at NVIC_ISPR15.B19;
    sbit  SETPEND20_NVIC_ISPR15_bit at NVIC_ISPR15.B20;
    sbit  SETPEND21_NVIC_ISPR15_bit at NVIC_ISPR15.B21;
    sbit  SETPEND22_NVIC_ISPR15_bit at NVIC_ISPR15.B22;
    sbit  SETPEND23_NVIC_ISPR15_bit at NVIC_ISPR15.B23;
    sbit  SETPEND24_NVIC_ISPR15_bit at NVIC_ISPR15.B24;
    sbit  SETPEND25_NVIC_ISPR15_bit at NVIC_ISPR15.B25;
    sbit  SETPEND26_NVIC_ISPR15_bit at NVIC_ISPR15.B26;
    sbit  SETPEND27_NVIC_ISPR15_bit at NVIC_ISPR15.B27;
    sbit  SETPEND28_NVIC_ISPR15_bit at NVIC_ISPR15.B28;
    sbit  SETPEND29_NVIC_ISPR15_bit at NVIC_ISPR15.B29;
    sbit  SETPEND30_NVIC_ISPR15_bit at NVIC_ISPR15.B30;
    sbit  SETPEND31_NVIC_ISPR15_bit at NVIC_ISPR15.B31;

sfr far unsigned long   volatile NVIC_ICPR0           absolute 0xE000E280;
    const register unsigned short int CLRPEND0 = 0;
    sbit  CLRPEND0_bit at NVIC_ICPR0.B0;
    const register unsigned short int CLRPEND1 = 1;
    sbit  CLRPEND1_bit at NVIC_ICPR0.B1;
    const register unsigned short int CLRPEND2 = 2;
    sbit  CLRPEND2_bit at NVIC_ICPR0.B2;
    const register unsigned short int CLRPEND3 = 3;
    sbit  CLRPEND3_bit at NVIC_ICPR0.B3;
    const register unsigned short int CLRPEND4 = 4;
    sbit  CLRPEND4_bit at NVIC_ICPR0.B4;
    const register unsigned short int CLRPEND5 = 5;
    sbit  CLRPEND5_bit at NVIC_ICPR0.B5;
    const register unsigned short int CLRPEND6 = 6;
    sbit  CLRPEND6_bit at NVIC_ICPR0.B6;
    const register unsigned short int CLRPEND7 = 7;
    sbit  CLRPEND7_bit at NVIC_ICPR0.B7;
    const register unsigned short int CLRPEND8 = 8;
    sbit  CLRPEND8_bit at NVIC_ICPR0.B8;
    const register unsigned short int CLRPEND9 = 9;
    sbit  CLRPEND9_bit at NVIC_ICPR0.B9;
    const register unsigned short int CLRPEND10 = 10;
    sbit  CLRPEND10_bit at NVIC_ICPR0.B10;
    const register unsigned short int CLRPEND11 = 11;
    sbit  CLRPEND11_bit at NVIC_ICPR0.B11;
    const register unsigned short int CLRPEND12 = 12;
    sbit  CLRPEND12_bit at NVIC_ICPR0.B12;
    const register unsigned short int CLRPEND13 = 13;
    sbit  CLRPEND13_bit at NVIC_ICPR0.B13;
    const register unsigned short int CLRPEND14 = 14;
    sbit  CLRPEND14_bit at NVIC_ICPR0.B14;
    const register unsigned short int CLRPEND15 = 15;
    sbit  CLRPEND15_bit at NVIC_ICPR0.B15;
    const register unsigned short int CLRPEND16 = 16;
    sbit  CLRPEND16_bit at NVIC_ICPR0.B16;
    const register unsigned short int CLRPEND17 = 17;
    sbit  CLRPEND17_bit at NVIC_ICPR0.B17;
    const register unsigned short int CLRPEND18 = 18;
    sbit  CLRPEND18_bit at NVIC_ICPR0.B18;
    const register unsigned short int CLRPEND19 = 19;
    sbit  CLRPEND19_bit at NVIC_ICPR0.B19;
    const register unsigned short int CLRPEND20 = 20;
    sbit  CLRPEND20_bit at NVIC_ICPR0.B20;
    const register unsigned short int CLRPEND21 = 21;
    sbit  CLRPEND21_bit at NVIC_ICPR0.B21;
    const register unsigned short int CLRPEND22 = 22;
    sbit  CLRPEND22_bit at NVIC_ICPR0.B22;
    const register unsigned short int CLRPEND23 = 23;
    sbit  CLRPEND23_bit at NVIC_ICPR0.B23;
    const register unsigned short int CLRPEND24 = 24;
    sbit  CLRPEND24_bit at NVIC_ICPR0.B24;
    const register unsigned short int CLRPEND25 = 25;
    sbit  CLRPEND25_bit at NVIC_ICPR0.B25;
    const register unsigned short int CLRPEND26 = 26;
    sbit  CLRPEND26_bit at NVIC_ICPR0.B26;
    const register unsigned short int CLRPEND27 = 27;
    sbit  CLRPEND27_bit at NVIC_ICPR0.B27;
    const register unsigned short int CLRPEND28 = 28;
    sbit  CLRPEND28_bit at NVIC_ICPR0.B28;
    const register unsigned short int CLRPEND29 = 29;
    sbit  CLRPEND29_bit at NVIC_ICPR0.B29;
    const register unsigned short int CLRPEND30 = 30;
    sbit  CLRPEND30_bit at NVIC_ICPR0.B30;
    const register unsigned short int CLRPEND31 = 31;
    sbit  CLRPEND31_bit at NVIC_ICPR0.B31;

sfr far unsigned long   volatile NVIC_ICPR1           absolute 0xE000E284;
    sbit  CLRPEND0_NVIC_ICPR1_bit at NVIC_ICPR1.B0;
    sbit  CLRPEND1_NVIC_ICPR1_bit at NVIC_ICPR1.B1;
    sbit  CLRPEND2_NVIC_ICPR1_bit at NVIC_ICPR1.B2;
    sbit  CLRPEND3_NVIC_ICPR1_bit at NVIC_ICPR1.B3;
    sbit  CLRPEND4_NVIC_ICPR1_bit at NVIC_ICPR1.B4;
    sbit  CLRPEND5_NVIC_ICPR1_bit at NVIC_ICPR1.B5;
    sbit  CLRPEND6_NVIC_ICPR1_bit at NVIC_ICPR1.B6;
    sbit  CLRPEND7_NVIC_ICPR1_bit at NVIC_ICPR1.B7;
    sbit  CLRPEND8_NVIC_ICPR1_bit at NVIC_ICPR1.B8;
    sbit  CLRPEND9_NVIC_ICPR1_bit at NVIC_ICPR1.B9;
    sbit  CLRPEND10_NVIC_ICPR1_bit at NVIC_ICPR1.B10;
    sbit  CLRPEND11_NVIC_ICPR1_bit at NVIC_ICPR1.B11;
    sbit  CLRPEND12_NVIC_ICPR1_bit at NVIC_ICPR1.B12;
    sbit  CLRPEND13_NVIC_ICPR1_bit at NVIC_ICPR1.B13;
    sbit  CLRPEND14_NVIC_ICPR1_bit at NVIC_ICPR1.B14;
    sbit  CLRPEND15_NVIC_ICPR1_bit at NVIC_ICPR1.B15;
    sbit  CLRPEND16_NVIC_ICPR1_bit at NVIC_ICPR1.B16;
    sbit  CLRPEND17_NVIC_ICPR1_bit at NVIC_ICPR1.B17;
    sbit  CLRPEND18_NVIC_ICPR1_bit at NVIC_ICPR1.B18;
    sbit  CLRPEND19_NVIC_ICPR1_bit at NVIC_ICPR1.B19;
    sbit  CLRPEND20_NVIC_ICPR1_bit at NVIC_ICPR1.B20;
    sbit  CLRPEND21_NVIC_ICPR1_bit at NVIC_ICPR1.B21;
    sbit  CLRPEND22_NVIC_ICPR1_bit at NVIC_ICPR1.B22;
    sbit  CLRPEND23_NVIC_ICPR1_bit at NVIC_ICPR1.B23;
    sbit  CLRPEND24_NVIC_ICPR1_bit at NVIC_ICPR1.B24;
    sbit  CLRPEND25_NVIC_ICPR1_bit at NVIC_ICPR1.B25;
    sbit  CLRPEND26_NVIC_ICPR1_bit at NVIC_ICPR1.B26;
    sbit  CLRPEND27_NVIC_ICPR1_bit at NVIC_ICPR1.B27;
    sbit  CLRPEND28_NVIC_ICPR1_bit at NVIC_ICPR1.B28;
    sbit  CLRPEND29_NVIC_ICPR1_bit at NVIC_ICPR1.B29;
    sbit  CLRPEND30_NVIC_ICPR1_bit at NVIC_ICPR1.B30;
    sbit  CLRPEND31_NVIC_ICPR1_bit at NVIC_ICPR1.B31;

sfr far unsigned long   volatile NVIC_ICPR2           absolute 0xE000E288;
    sbit  CLRPEND0_NVIC_ICPR2_bit at NVIC_ICPR2.B0;
    sbit  CLRPEND1_NVIC_ICPR2_bit at NVIC_ICPR2.B1;
    sbit  CLRPEND2_NVIC_ICPR2_bit at NVIC_ICPR2.B2;
    sbit  CLRPEND3_NVIC_ICPR2_bit at NVIC_ICPR2.B3;
    sbit  CLRPEND4_NVIC_ICPR2_bit at NVIC_ICPR2.B4;
    sbit  CLRPEND5_NVIC_ICPR2_bit at NVIC_ICPR2.B5;
    sbit  CLRPEND6_NVIC_ICPR2_bit at NVIC_ICPR2.B6;
    sbit  CLRPEND7_NVIC_ICPR2_bit at NVIC_ICPR2.B7;
    sbit  CLRPEND8_NVIC_ICPR2_bit at NVIC_ICPR2.B8;
    sbit  CLRPEND9_NVIC_ICPR2_bit at NVIC_ICPR2.B9;
    sbit  CLRPEND10_NVIC_ICPR2_bit at NVIC_ICPR2.B10;
    sbit  CLRPEND11_NVIC_ICPR2_bit at NVIC_ICPR2.B11;
    sbit  CLRPEND12_NVIC_ICPR2_bit at NVIC_ICPR2.B12;
    sbit  CLRPEND13_NVIC_ICPR2_bit at NVIC_ICPR2.B13;
    sbit  CLRPEND14_NVIC_ICPR2_bit at NVIC_ICPR2.B14;
    sbit  CLRPEND15_NVIC_ICPR2_bit at NVIC_ICPR2.B15;
    sbit  CLRPEND16_NVIC_ICPR2_bit at NVIC_ICPR2.B16;
    sbit  CLRPEND17_NVIC_ICPR2_bit at NVIC_ICPR2.B17;
    sbit  CLRPEND18_NVIC_ICPR2_bit at NVIC_ICPR2.B18;
    sbit  CLRPEND19_NVIC_ICPR2_bit at NVIC_ICPR2.B19;
    sbit  CLRPEND20_NVIC_ICPR2_bit at NVIC_ICPR2.B20;
    sbit  CLRPEND21_NVIC_ICPR2_bit at NVIC_ICPR2.B21;
    sbit  CLRPEND22_NVIC_ICPR2_bit at NVIC_ICPR2.B22;
    sbit  CLRPEND23_NVIC_ICPR2_bit at NVIC_ICPR2.B23;
    sbit  CLRPEND24_NVIC_ICPR2_bit at NVIC_ICPR2.B24;
    sbit  CLRPEND25_NVIC_ICPR2_bit at NVIC_ICPR2.B25;
    sbit  CLRPEND26_NVIC_ICPR2_bit at NVIC_ICPR2.B26;
    sbit  CLRPEND27_NVIC_ICPR2_bit at NVIC_ICPR2.B27;
    sbit  CLRPEND28_NVIC_ICPR2_bit at NVIC_ICPR2.B28;
    sbit  CLRPEND29_NVIC_ICPR2_bit at NVIC_ICPR2.B29;
    sbit  CLRPEND30_NVIC_ICPR2_bit at NVIC_ICPR2.B30;
    sbit  CLRPEND31_NVIC_ICPR2_bit at NVIC_ICPR2.B31;

sfr far unsigned long   volatile NVIC_ICPR3           absolute 0xE000E28C;
    sbit  CLRPEND0_NVIC_ICPR3_bit at NVIC_ICPR3.B0;
    sbit  CLRPEND1_NVIC_ICPR3_bit at NVIC_ICPR3.B1;
    sbit  CLRPEND2_NVIC_ICPR3_bit at NVIC_ICPR3.B2;
    sbit  CLRPEND3_NVIC_ICPR3_bit at NVIC_ICPR3.B3;
    sbit  CLRPEND4_NVIC_ICPR3_bit at NVIC_ICPR3.B4;
    sbit  CLRPEND5_NVIC_ICPR3_bit at NVIC_ICPR3.B5;
    sbit  CLRPEND6_NVIC_ICPR3_bit at NVIC_ICPR3.B6;
    sbit  CLRPEND7_NVIC_ICPR3_bit at NVIC_ICPR3.B7;
    sbit  CLRPEND8_NVIC_ICPR3_bit at NVIC_ICPR3.B8;
    sbit  CLRPEND9_NVIC_ICPR3_bit at NVIC_ICPR3.B9;
    sbit  CLRPEND10_NVIC_ICPR3_bit at NVIC_ICPR3.B10;
    sbit  CLRPEND11_NVIC_ICPR3_bit at NVIC_ICPR3.B11;
    sbit  CLRPEND12_NVIC_ICPR3_bit at NVIC_ICPR3.B12;
    sbit  CLRPEND13_NVIC_ICPR3_bit at NVIC_ICPR3.B13;
    sbit  CLRPEND14_NVIC_ICPR3_bit at NVIC_ICPR3.B14;
    sbit  CLRPEND15_NVIC_ICPR3_bit at NVIC_ICPR3.B15;
    sbit  CLRPEND16_NVIC_ICPR3_bit at NVIC_ICPR3.B16;
    sbit  CLRPEND17_NVIC_ICPR3_bit at NVIC_ICPR3.B17;
    sbit  CLRPEND18_NVIC_ICPR3_bit at NVIC_ICPR3.B18;
    sbit  CLRPEND19_NVIC_ICPR3_bit at NVIC_ICPR3.B19;
    sbit  CLRPEND20_NVIC_ICPR3_bit at NVIC_ICPR3.B20;
    sbit  CLRPEND21_NVIC_ICPR3_bit at NVIC_ICPR3.B21;
    sbit  CLRPEND22_NVIC_ICPR3_bit at NVIC_ICPR3.B22;
    sbit  CLRPEND23_NVIC_ICPR3_bit at NVIC_ICPR3.B23;
    sbit  CLRPEND24_NVIC_ICPR3_bit at NVIC_ICPR3.B24;
    sbit  CLRPEND25_NVIC_ICPR3_bit at NVIC_ICPR3.B25;
    sbit  CLRPEND26_NVIC_ICPR3_bit at NVIC_ICPR3.B26;
    sbit  CLRPEND27_NVIC_ICPR3_bit at NVIC_ICPR3.B27;
    sbit  CLRPEND28_NVIC_ICPR3_bit at NVIC_ICPR3.B28;
    sbit  CLRPEND29_NVIC_ICPR3_bit at NVIC_ICPR3.B29;
    sbit  CLRPEND30_NVIC_ICPR3_bit at NVIC_ICPR3.B30;
    sbit  CLRPEND31_NVIC_ICPR3_bit at NVIC_ICPR3.B31;

sfr far unsigned long   volatile NVIC_ICPR4           absolute 0xE000E290;
    sbit  CLRPEND0_NVIC_ICPR4_bit at NVIC_ICPR4.B0;
    sbit  CLRPEND1_NVIC_ICPR4_bit at NVIC_ICPR4.B1;
    sbit  CLRPEND2_NVIC_ICPR4_bit at NVIC_ICPR4.B2;
    sbit  CLRPEND3_NVIC_ICPR4_bit at NVIC_ICPR4.B3;
    sbit  CLRPEND4_NVIC_ICPR4_bit at NVIC_ICPR4.B4;
    sbit  CLRPEND5_NVIC_ICPR4_bit at NVIC_ICPR4.B5;
    sbit  CLRPEND6_NVIC_ICPR4_bit at NVIC_ICPR4.B6;
    sbit  CLRPEND7_NVIC_ICPR4_bit at NVIC_ICPR4.B7;
    sbit  CLRPEND8_NVIC_ICPR4_bit at NVIC_ICPR4.B8;
    sbit  CLRPEND9_NVIC_ICPR4_bit at NVIC_ICPR4.B9;
    sbit  CLRPEND10_NVIC_ICPR4_bit at NVIC_ICPR4.B10;
    sbit  CLRPEND11_NVIC_ICPR4_bit at NVIC_ICPR4.B11;
    sbit  CLRPEND12_NVIC_ICPR4_bit at NVIC_ICPR4.B12;
    sbit  CLRPEND13_NVIC_ICPR4_bit at NVIC_ICPR4.B13;
    sbit  CLRPEND14_NVIC_ICPR4_bit at NVIC_ICPR4.B14;
    sbit  CLRPEND15_NVIC_ICPR4_bit at NVIC_ICPR4.B15;
    sbit  CLRPEND16_NVIC_ICPR4_bit at NVIC_ICPR4.B16;
    sbit  CLRPEND17_NVIC_ICPR4_bit at NVIC_ICPR4.B17;
    sbit  CLRPEND18_NVIC_ICPR4_bit at NVIC_ICPR4.B18;
    sbit  CLRPEND19_NVIC_ICPR4_bit at NVIC_ICPR4.B19;
    sbit  CLRPEND20_NVIC_ICPR4_bit at NVIC_ICPR4.B20;
    sbit  CLRPEND21_NVIC_ICPR4_bit at NVIC_ICPR4.B21;
    sbit  CLRPEND22_NVIC_ICPR4_bit at NVIC_ICPR4.B22;
    sbit  CLRPEND23_NVIC_ICPR4_bit at NVIC_ICPR4.B23;
    sbit  CLRPEND24_NVIC_ICPR4_bit at NVIC_ICPR4.B24;
    sbit  CLRPEND25_NVIC_ICPR4_bit at NVIC_ICPR4.B25;
    sbit  CLRPEND26_NVIC_ICPR4_bit at NVIC_ICPR4.B26;
    sbit  CLRPEND27_NVIC_ICPR4_bit at NVIC_ICPR4.B27;
    sbit  CLRPEND28_NVIC_ICPR4_bit at NVIC_ICPR4.B28;
    sbit  CLRPEND29_NVIC_ICPR4_bit at NVIC_ICPR4.B29;
    sbit  CLRPEND30_NVIC_ICPR4_bit at NVIC_ICPR4.B30;
    sbit  CLRPEND31_NVIC_ICPR4_bit at NVIC_ICPR4.B31;

sfr far unsigned long   volatile NVIC_ICPR5           absolute 0xE000E294;
    sbit  CLRPEND0_NVIC_ICPR5_bit at NVIC_ICPR5.B0;
    sbit  CLRPEND1_NVIC_ICPR5_bit at NVIC_ICPR5.B1;
    sbit  CLRPEND2_NVIC_ICPR5_bit at NVIC_ICPR5.B2;
    sbit  CLRPEND3_NVIC_ICPR5_bit at NVIC_ICPR5.B3;
    sbit  CLRPEND4_NVIC_ICPR5_bit at NVIC_ICPR5.B4;
    sbit  CLRPEND5_NVIC_ICPR5_bit at NVIC_ICPR5.B5;
    sbit  CLRPEND6_NVIC_ICPR5_bit at NVIC_ICPR5.B6;
    sbit  CLRPEND7_NVIC_ICPR5_bit at NVIC_ICPR5.B7;
    sbit  CLRPEND8_NVIC_ICPR5_bit at NVIC_ICPR5.B8;
    sbit  CLRPEND9_NVIC_ICPR5_bit at NVIC_ICPR5.B9;
    sbit  CLRPEND10_NVIC_ICPR5_bit at NVIC_ICPR5.B10;
    sbit  CLRPEND11_NVIC_ICPR5_bit at NVIC_ICPR5.B11;
    sbit  CLRPEND12_NVIC_ICPR5_bit at NVIC_ICPR5.B12;
    sbit  CLRPEND13_NVIC_ICPR5_bit at NVIC_ICPR5.B13;
    sbit  CLRPEND14_NVIC_ICPR5_bit at NVIC_ICPR5.B14;
    sbit  CLRPEND15_NVIC_ICPR5_bit at NVIC_ICPR5.B15;
    sbit  CLRPEND16_NVIC_ICPR5_bit at NVIC_ICPR5.B16;
    sbit  CLRPEND17_NVIC_ICPR5_bit at NVIC_ICPR5.B17;
    sbit  CLRPEND18_NVIC_ICPR5_bit at NVIC_ICPR5.B18;
    sbit  CLRPEND19_NVIC_ICPR5_bit at NVIC_ICPR5.B19;
    sbit  CLRPEND20_NVIC_ICPR5_bit at NVIC_ICPR5.B20;
    sbit  CLRPEND21_NVIC_ICPR5_bit at NVIC_ICPR5.B21;
    sbit  CLRPEND22_NVIC_ICPR5_bit at NVIC_ICPR5.B22;
    sbit  CLRPEND23_NVIC_ICPR5_bit at NVIC_ICPR5.B23;
    sbit  CLRPEND24_NVIC_ICPR5_bit at NVIC_ICPR5.B24;
    sbit  CLRPEND25_NVIC_ICPR5_bit at NVIC_ICPR5.B25;
    sbit  CLRPEND26_NVIC_ICPR5_bit at NVIC_ICPR5.B26;
    sbit  CLRPEND27_NVIC_ICPR5_bit at NVIC_ICPR5.B27;
    sbit  CLRPEND28_NVIC_ICPR5_bit at NVIC_ICPR5.B28;
    sbit  CLRPEND29_NVIC_ICPR5_bit at NVIC_ICPR5.B29;
    sbit  CLRPEND30_NVIC_ICPR5_bit at NVIC_ICPR5.B30;
    sbit  CLRPEND31_NVIC_ICPR5_bit at NVIC_ICPR5.B31;

sfr far unsigned long   volatile NVIC_ICPR6           absolute 0xE000E298;
    sbit  CLRPEND0_NVIC_ICPR6_bit at NVIC_ICPR6.B0;
    sbit  CLRPEND1_NVIC_ICPR6_bit at NVIC_ICPR6.B1;
    sbit  CLRPEND2_NVIC_ICPR6_bit at NVIC_ICPR6.B2;
    sbit  CLRPEND3_NVIC_ICPR6_bit at NVIC_ICPR6.B3;
    sbit  CLRPEND4_NVIC_ICPR6_bit at NVIC_ICPR6.B4;
    sbit  CLRPEND5_NVIC_ICPR6_bit at NVIC_ICPR6.B5;
    sbit  CLRPEND6_NVIC_ICPR6_bit at NVIC_ICPR6.B6;
    sbit  CLRPEND7_NVIC_ICPR6_bit at NVIC_ICPR6.B7;
    sbit  CLRPEND8_NVIC_ICPR6_bit at NVIC_ICPR6.B8;
    sbit  CLRPEND9_NVIC_ICPR6_bit at NVIC_ICPR6.B9;
    sbit  CLRPEND10_NVIC_ICPR6_bit at NVIC_ICPR6.B10;
    sbit  CLRPEND11_NVIC_ICPR6_bit at NVIC_ICPR6.B11;
    sbit  CLRPEND12_NVIC_ICPR6_bit at NVIC_ICPR6.B12;
    sbit  CLRPEND13_NVIC_ICPR6_bit at NVIC_ICPR6.B13;
    sbit  CLRPEND14_NVIC_ICPR6_bit at NVIC_ICPR6.B14;
    sbit  CLRPEND15_NVIC_ICPR6_bit at NVIC_ICPR6.B15;
    sbit  CLRPEND16_NVIC_ICPR6_bit at NVIC_ICPR6.B16;
    sbit  CLRPEND17_NVIC_ICPR6_bit at NVIC_ICPR6.B17;
    sbit  CLRPEND18_NVIC_ICPR6_bit at NVIC_ICPR6.B18;
    sbit  CLRPEND19_NVIC_ICPR6_bit at NVIC_ICPR6.B19;
    sbit  CLRPEND20_NVIC_ICPR6_bit at NVIC_ICPR6.B20;
    sbit  CLRPEND21_NVIC_ICPR6_bit at NVIC_ICPR6.B21;
    sbit  CLRPEND22_NVIC_ICPR6_bit at NVIC_ICPR6.B22;
    sbit  CLRPEND23_NVIC_ICPR6_bit at NVIC_ICPR6.B23;
    sbit  CLRPEND24_NVIC_ICPR6_bit at NVIC_ICPR6.B24;
    sbit  CLRPEND25_NVIC_ICPR6_bit at NVIC_ICPR6.B25;
    sbit  CLRPEND26_NVIC_ICPR6_bit at NVIC_ICPR6.B26;
    sbit  CLRPEND27_NVIC_ICPR6_bit at NVIC_ICPR6.B27;
    sbit  CLRPEND28_NVIC_ICPR6_bit at NVIC_ICPR6.B28;
    sbit  CLRPEND29_NVIC_ICPR6_bit at NVIC_ICPR6.B29;
    sbit  CLRPEND30_NVIC_ICPR6_bit at NVIC_ICPR6.B30;
    sbit  CLRPEND31_NVIC_ICPR6_bit at NVIC_ICPR6.B31;

sfr far unsigned long   volatile NVIC_ICPR7           absolute 0xE000E29C;
    sbit  CLRPEND0_NVIC_ICPR7_bit at NVIC_ICPR7.B0;
    sbit  CLRPEND1_NVIC_ICPR7_bit at NVIC_ICPR7.B1;
    sbit  CLRPEND2_NVIC_ICPR7_bit at NVIC_ICPR7.B2;
    sbit  CLRPEND3_NVIC_ICPR7_bit at NVIC_ICPR7.B3;
    sbit  CLRPEND4_NVIC_ICPR7_bit at NVIC_ICPR7.B4;
    sbit  CLRPEND5_NVIC_ICPR7_bit at NVIC_ICPR7.B5;
    sbit  CLRPEND6_NVIC_ICPR7_bit at NVIC_ICPR7.B6;
    sbit  CLRPEND7_NVIC_ICPR7_bit at NVIC_ICPR7.B7;
    sbit  CLRPEND8_NVIC_ICPR7_bit at NVIC_ICPR7.B8;
    sbit  CLRPEND9_NVIC_ICPR7_bit at NVIC_ICPR7.B9;
    sbit  CLRPEND10_NVIC_ICPR7_bit at NVIC_ICPR7.B10;
    sbit  CLRPEND11_NVIC_ICPR7_bit at NVIC_ICPR7.B11;
    sbit  CLRPEND12_NVIC_ICPR7_bit at NVIC_ICPR7.B12;
    sbit  CLRPEND13_NVIC_ICPR7_bit at NVIC_ICPR7.B13;
    sbit  CLRPEND14_NVIC_ICPR7_bit at NVIC_ICPR7.B14;
    sbit  CLRPEND15_NVIC_ICPR7_bit at NVIC_ICPR7.B15;
    sbit  CLRPEND16_NVIC_ICPR7_bit at NVIC_ICPR7.B16;
    sbit  CLRPEND17_NVIC_ICPR7_bit at NVIC_ICPR7.B17;
    sbit  CLRPEND18_NVIC_ICPR7_bit at NVIC_ICPR7.B18;
    sbit  CLRPEND19_NVIC_ICPR7_bit at NVIC_ICPR7.B19;
    sbit  CLRPEND20_NVIC_ICPR7_bit at NVIC_ICPR7.B20;
    sbit  CLRPEND21_NVIC_ICPR7_bit at NVIC_ICPR7.B21;
    sbit  CLRPEND22_NVIC_ICPR7_bit at NVIC_ICPR7.B22;
    sbit  CLRPEND23_NVIC_ICPR7_bit at NVIC_ICPR7.B23;
    sbit  CLRPEND24_NVIC_ICPR7_bit at NVIC_ICPR7.B24;
    sbit  CLRPEND25_NVIC_ICPR7_bit at NVIC_ICPR7.B25;
    sbit  CLRPEND26_NVIC_ICPR7_bit at NVIC_ICPR7.B26;
    sbit  CLRPEND27_NVIC_ICPR7_bit at NVIC_ICPR7.B27;
    sbit  CLRPEND28_NVIC_ICPR7_bit at NVIC_ICPR7.B28;
    sbit  CLRPEND29_NVIC_ICPR7_bit at NVIC_ICPR7.B29;
    sbit  CLRPEND30_NVIC_ICPR7_bit at NVIC_ICPR7.B30;
    sbit  CLRPEND31_NVIC_ICPR7_bit at NVIC_ICPR7.B31;

sfr far unsigned long   volatile NVIC_ICPR8           absolute 0xE000E2A0;
    sbit  CLRPEND0_NVIC_ICPR8_bit at NVIC_ICPR8.B0;
    sbit  CLRPEND1_NVIC_ICPR8_bit at NVIC_ICPR8.B1;
    sbit  CLRPEND2_NVIC_ICPR8_bit at NVIC_ICPR8.B2;
    sbit  CLRPEND3_NVIC_ICPR8_bit at NVIC_ICPR8.B3;
    sbit  CLRPEND4_NVIC_ICPR8_bit at NVIC_ICPR8.B4;
    sbit  CLRPEND5_NVIC_ICPR8_bit at NVIC_ICPR8.B5;
    sbit  CLRPEND6_NVIC_ICPR8_bit at NVIC_ICPR8.B6;
    sbit  CLRPEND7_NVIC_ICPR8_bit at NVIC_ICPR8.B7;
    sbit  CLRPEND8_NVIC_ICPR8_bit at NVIC_ICPR8.B8;
    sbit  CLRPEND9_NVIC_ICPR8_bit at NVIC_ICPR8.B9;
    sbit  CLRPEND10_NVIC_ICPR8_bit at NVIC_ICPR8.B10;
    sbit  CLRPEND11_NVIC_ICPR8_bit at NVIC_ICPR8.B11;
    sbit  CLRPEND12_NVIC_ICPR8_bit at NVIC_ICPR8.B12;
    sbit  CLRPEND13_NVIC_ICPR8_bit at NVIC_ICPR8.B13;
    sbit  CLRPEND14_NVIC_ICPR8_bit at NVIC_ICPR8.B14;
    sbit  CLRPEND15_NVIC_ICPR8_bit at NVIC_ICPR8.B15;
    sbit  CLRPEND16_NVIC_ICPR8_bit at NVIC_ICPR8.B16;
    sbit  CLRPEND17_NVIC_ICPR8_bit at NVIC_ICPR8.B17;
    sbit  CLRPEND18_NVIC_ICPR8_bit at NVIC_ICPR8.B18;
    sbit  CLRPEND19_NVIC_ICPR8_bit at NVIC_ICPR8.B19;
    sbit  CLRPEND20_NVIC_ICPR8_bit at NVIC_ICPR8.B20;
    sbit  CLRPEND21_NVIC_ICPR8_bit at NVIC_ICPR8.B21;
    sbit  CLRPEND22_NVIC_ICPR8_bit at NVIC_ICPR8.B22;
    sbit  CLRPEND23_NVIC_ICPR8_bit at NVIC_ICPR8.B23;
    sbit  CLRPEND24_NVIC_ICPR8_bit at NVIC_ICPR8.B24;
    sbit  CLRPEND25_NVIC_ICPR8_bit at NVIC_ICPR8.B25;
    sbit  CLRPEND26_NVIC_ICPR8_bit at NVIC_ICPR8.B26;
    sbit  CLRPEND27_NVIC_ICPR8_bit at NVIC_ICPR8.B27;
    sbit  CLRPEND28_NVIC_ICPR8_bit at NVIC_ICPR8.B28;
    sbit  CLRPEND29_NVIC_ICPR8_bit at NVIC_ICPR8.B29;
    sbit  CLRPEND30_NVIC_ICPR8_bit at NVIC_ICPR8.B30;
    sbit  CLRPEND31_NVIC_ICPR8_bit at NVIC_ICPR8.B31;

sfr far unsigned long   volatile NVIC_ICPR9           absolute 0xE000E2A4;
    sbit  CLRPEND0_NVIC_ICPR9_bit at NVIC_ICPR9.B0;
    sbit  CLRPEND1_NVIC_ICPR9_bit at NVIC_ICPR9.B1;
    sbit  CLRPEND2_NVIC_ICPR9_bit at NVIC_ICPR9.B2;
    sbit  CLRPEND3_NVIC_ICPR9_bit at NVIC_ICPR9.B3;
    sbit  CLRPEND4_NVIC_ICPR9_bit at NVIC_ICPR9.B4;
    sbit  CLRPEND5_NVIC_ICPR9_bit at NVIC_ICPR9.B5;
    sbit  CLRPEND6_NVIC_ICPR9_bit at NVIC_ICPR9.B6;
    sbit  CLRPEND7_NVIC_ICPR9_bit at NVIC_ICPR9.B7;
    sbit  CLRPEND8_NVIC_ICPR9_bit at NVIC_ICPR9.B8;
    sbit  CLRPEND9_NVIC_ICPR9_bit at NVIC_ICPR9.B9;
    sbit  CLRPEND10_NVIC_ICPR9_bit at NVIC_ICPR9.B10;
    sbit  CLRPEND11_NVIC_ICPR9_bit at NVIC_ICPR9.B11;
    sbit  CLRPEND12_NVIC_ICPR9_bit at NVIC_ICPR9.B12;
    sbit  CLRPEND13_NVIC_ICPR9_bit at NVIC_ICPR9.B13;
    sbit  CLRPEND14_NVIC_ICPR9_bit at NVIC_ICPR9.B14;
    sbit  CLRPEND15_NVIC_ICPR9_bit at NVIC_ICPR9.B15;
    sbit  CLRPEND16_NVIC_ICPR9_bit at NVIC_ICPR9.B16;
    sbit  CLRPEND17_NVIC_ICPR9_bit at NVIC_ICPR9.B17;
    sbit  CLRPEND18_NVIC_ICPR9_bit at NVIC_ICPR9.B18;
    sbit  CLRPEND19_NVIC_ICPR9_bit at NVIC_ICPR9.B19;
    sbit  CLRPEND20_NVIC_ICPR9_bit at NVIC_ICPR9.B20;
    sbit  CLRPEND21_NVIC_ICPR9_bit at NVIC_ICPR9.B21;
    sbit  CLRPEND22_NVIC_ICPR9_bit at NVIC_ICPR9.B22;
    sbit  CLRPEND23_NVIC_ICPR9_bit at NVIC_ICPR9.B23;
    sbit  CLRPEND24_NVIC_ICPR9_bit at NVIC_ICPR9.B24;
    sbit  CLRPEND25_NVIC_ICPR9_bit at NVIC_ICPR9.B25;
    sbit  CLRPEND26_NVIC_ICPR9_bit at NVIC_ICPR9.B26;
    sbit  CLRPEND27_NVIC_ICPR9_bit at NVIC_ICPR9.B27;
    sbit  CLRPEND28_NVIC_ICPR9_bit at NVIC_ICPR9.B28;
    sbit  CLRPEND29_NVIC_ICPR9_bit at NVIC_ICPR9.B29;
    sbit  CLRPEND30_NVIC_ICPR9_bit at NVIC_ICPR9.B30;
    sbit  CLRPEND31_NVIC_ICPR9_bit at NVIC_ICPR9.B31;

sfr far unsigned long   volatile NVIC_ICPR10          absolute 0xE000E2A8;
    sbit  CLRPEND0_NVIC_ICPR10_bit at NVIC_ICPR10.B0;
    sbit  CLRPEND1_NVIC_ICPR10_bit at NVIC_ICPR10.B1;
    sbit  CLRPEND2_NVIC_ICPR10_bit at NVIC_ICPR10.B2;
    sbit  CLRPEND3_NVIC_ICPR10_bit at NVIC_ICPR10.B3;
    sbit  CLRPEND4_NVIC_ICPR10_bit at NVIC_ICPR10.B4;
    sbit  CLRPEND5_NVIC_ICPR10_bit at NVIC_ICPR10.B5;
    sbit  CLRPEND6_NVIC_ICPR10_bit at NVIC_ICPR10.B6;
    sbit  CLRPEND7_NVIC_ICPR10_bit at NVIC_ICPR10.B7;
    sbit  CLRPEND8_NVIC_ICPR10_bit at NVIC_ICPR10.B8;
    sbit  CLRPEND9_NVIC_ICPR10_bit at NVIC_ICPR10.B9;
    sbit  CLRPEND10_NVIC_ICPR10_bit at NVIC_ICPR10.B10;
    sbit  CLRPEND11_NVIC_ICPR10_bit at NVIC_ICPR10.B11;
    sbit  CLRPEND12_NVIC_ICPR10_bit at NVIC_ICPR10.B12;
    sbit  CLRPEND13_NVIC_ICPR10_bit at NVIC_ICPR10.B13;
    sbit  CLRPEND14_NVIC_ICPR10_bit at NVIC_ICPR10.B14;
    sbit  CLRPEND15_NVIC_ICPR10_bit at NVIC_ICPR10.B15;
    sbit  CLRPEND16_NVIC_ICPR10_bit at NVIC_ICPR10.B16;
    sbit  CLRPEND17_NVIC_ICPR10_bit at NVIC_ICPR10.B17;
    sbit  CLRPEND18_NVIC_ICPR10_bit at NVIC_ICPR10.B18;
    sbit  CLRPEND19_NVIC_ICPR10_bit at NVIC_ICPR10.B19;
    sbit  CLRPEND20_NVIC_ICPR10_bit at NVIC_ICPR10.B20;
    sbit  CLRPEND21_NVIC_ICPR10_bit at NVIC_ICPR10.B21;
    sbit  CLRPEND22_NVIC_ICPR10_bit at NVIC_ICPR10.B22;
    sbit  CLRPEND23_NVIC_ICPR10_bit at NVIC_ICPR10.B23;
    sbit  CLRPEND24_NVIC_ICPR10_bit at NVIC_ICPR10.B24;
    sbit  CLRPEND25_NVIC_ICPR10_bit at NVIC_ICPR10.B25;
    sbit  CLRPEND26_NVIC_ICPR10_bit at NVIC_ICPR10.B26;
    sbit  CLRPEND27_NVIC_ICPR10_bit at NVIC_ICPR10.B27;
    sbit  CLRPEND28_NVIC_ICPR10_bit at NVIC_ICPR10.B28;
    sbit  CLRPEND29_NVIC_ICPR10_bit at NVIC_ICPR10.B29;
    sbit  CLRPEND30_NVIC_ICPR10_bit at NVIC_ICPR10.B30;
    sbit  CLRPEND31_NVIC_ICPR10_bit at NVIC_ICPR10.B31;

sfr far unsigned long   volatile NVIC_ICPR11          absolute 0xE000E2AC;
    sbit  CLRPEND0_NVIC_ICPR11_bit at NVIC_ICPR11.B0;
    sbit  CLRPEND1_NVIC_ICPR11_bit at NVIC_ICPR11.B1;
    sbit  CLRPEND2_NVIC_ICPR11_bit at NVIC_ICPR11.B2;
    sbit  CLRPEND3_NVIC_ICPR11_bit at NVIC_ICPR11.B3;
    sbit  CLRPEND4_NVIC_ICPR11_bit at NVIC_ICPR11.B4;
    sbit  CLRPEND5_NVIC_ICPR11_bit at NVIC_ICPR11.B5;
    sbit  CLRPEND6_NVIC_ICPR11_bit at NVIC_ICPR11.B6;
    sbit  CLRPEND7_NVIC_ICPR11_bit at NVIC_ICPR11.B7;
    sbit  CLRPEND8_NVIC_ICPR11_bit at NVIC_ICPR11.B8;
    sbit  CLRPEND9_NVIC_ICPR11_bit at NVIC_ICPR11.B9;
    sbit  CLRPEND10_NVIC_ICPR11_bit at NVIC_ICPR11.B10;
    sbit  CLRPEND11_NVIC_ICPR11_bit at NVIC_ICPR11.B11;
    sbit  CLRPEND12_NVIC_ICPR11_bit at NVIC_ICPR11.B12;
    sbit  CLRPEND13_NVIC_ICPR11_bit at NVIC_ICPR11.B13;
    sbit  CLRPEND14_NVIC_ICPR11_bit at NVIC_ICPR11.B14;
    sbit  CLRPEND15_NVIC_ICPR11_bit at NVIC_ICPR11.B15;
    sbit  CLRPEND16_NVIC_ICPR11_bit at NVIC_ICPR11.B16;
    sbit  CLRPEND17_NVIC_ICPR11_bit at NVIC_ICPR11.B17;
    sbit  CLRPEND18_NVIC_ICPR11_bit at NVIC_ICPR11.B18;
    sbit  CLRPEND19_NVIC_ICPR11_bit at NVIC_ICPR11.B19;
    sbit  CLRPEND20_NVIC_ICPR11_bit at NVIC_ICPR11.B20;
    sbit  CLRPEND21_NVIC_ICPR11_bit at NVIC_ICPR11.B21;
    sbit  CLRPEND22_NVIC_ICPR11_bit at NVIC_ICPR11.B22;
    sbit  CLRPEND23_NVIC_ICPR11_bit at NVIC_ICPR11.B23;
    sbit  CLRPEND24_NVIC_ICPR11_bit at NVIC_ICPR11.B24;
    sbit  CLRPEND25_NVIC_ICPR11_bit at NVIC_ICPR11.B25;
    sbit  CLRPEND26_NVIC_ICPR11_bit at NVIC_ICPR11.B26;
    sbit  CLRPEND27_NVIC_ICPR11_bit at NVIC_ICPR11.B27;
    sbit  CLRPEND28_NVIC_ICPR11_bit at NVIC_ICPR11.B28;
    sbit  CLRPEND29_NVIC_ICPR11_bit at NVIC_ICPR11.B29;
    sbit  CLRPEND30_NVIC_ICPR11_bit at NVIC_ICPR11.B30;
    sbit  CLRPEND31_NVIC_ICPR11_bit at NVIC_ICPR11.B31;

sfr far unsigned long   volatile NVIC_ICPR12          absolute 0xE000E2B0;
    sbit  CLRPEND0_NVIC_ICPR12_bit at NVIC_ICPR12.B0;
    sbit  CLRPEND1_NVIC_ICPR12_bit at NVIC_ICPR12.B1;
    sbit  CLRPEND2_NVIC_ICPR12_bit at NVIC_ICPR12.B2;
    sbit  CLRPEND3_NVIC_ICPR12_bit at NVIC_ICPR12.B3;
    sbit  CLRPEND4_NVIC_ICPR12_bit at NVIC_ICPR12.B4;
    sbit  CLRPEND5_NVIC_ICPR12_bit at NVIC_ICPR12.B5;
    sbit  CLRPEND6_NVIC_ICPR12_bit at NVIC_ICPR12.B6;
    sbit  CLRPEND7_NVIC_ICPR12_bit at NVIC_ICPR12.B7;
    sbit  CLRPEND8_NVIC_ICPR12_bit at NVIC_ICPR12.B8;
    sbit  CLRPEND9_NVIC_ICPR12_bit at NVIC_ICPR12.B9;
    sbit  CLRPEND10_NVIC_ICPR12_bit at NVIC_ICPR12.B10;
    sbit  CLRPEND11_NVIC_ICPR12_bit at NVIC_ICPR12.B11;
    sbit  CLRPEND12_NVIC_ICPR12_bit at NVIC_ICPR12.B12;
    sbit  CLRPEND13_NVIC_ICPR12_bit at NVIC_ICPR12.B13;
    sbit  CLRPEND14_NVIC_ICPR12_bit at NVIC_ICPR12.B14;
    sbit  CLRPEND15_NVIC_ICPR12_bit at NVIC_ICPR12.B15;
    sbit  CLRPEND16_NVIC_ICPR12_bit at NVIC_ICPR12.B16;
    sbit  CLRPEND17_NVIC_ICPR12_bit at NVIC_ICPR12.B17;
    sbit  CLRPEND18_NVIC_ICPR12_bit at NVIC_ICPR12.B18;
    sbit  CLRPEND19_NVIC_ICPR12_bit at NVIC_ICPR12.B19;
    sbit  CLRPEND20_NVIC_ICPR12_bit at NVIC_ICPR12.B20;
    sbit  CLRPEND21_NVIC_ICPR12_bit at NVIC_ICPR12.B21;
    sbit  CLRPEND22_NVIC_ICPR12_bit at NVIC_ICPR12.B22;
    sbit  CLRPEND23_NVIC_ICPR12_bit at NVIC_ICPR12.B23;
    sbit  CLRPEND24_NVIC_ICPR12_bit at NVIC_ICPR12.B24;
    sbit  CLRPEND25_NVIC_ICPR12_bit at NVIC_ICPR12.B25;
    sbit  CLRPEND26_NVIC_ICPR12_bit at NVIC_ICPR12.B26;
    sbit  CLRPEND27_NVIC_ICPR12_bit at NVIC_ICPR12.B27;
    sbit  CLRPEND28_NVIC_ICPR12_bit at NVIC_ICPR12.B28;
    sbit  CLRPEND29_NVIC_ICPR12_bit at NVIC_ICPR12.B29;
    sbit  CLRPEND30_NVIC_ICPR12_bit at NVIC_ICPR12.B30;
    sbit  CLRPEND31_NVIC_ICPR12_bit at NVIC_ICPR12.B31;

sfr far unsigned long   volatile NVIC_ICPR13          absolute 0xE000E2B4;
    sbit  CLRPEND0_NVIC_ICPR13_bit at NVIC_ICPR13.B0;
    sbit  CLRPEND1_NVIC_ICPR13_bit at NVIC_ICPR13.B1;
    sbit  CLRPEND2_NVIC_ICPR13_bit at NVIC_ICPR13.B2;
    sbit  CLRPEND3_NVIC_ICPR13_bit at NVIC_ICPR13.B3;
    sbit  CLRPEND4_NVIC_ICPR13_bit at NVIC_ICPR13.B4;
    sbit  CLRPEND5_NVIC_ICPR13_bit at NVIC_ICPR13.B5;
    sbit  CLRPEND6_NVIC_ICPR13_bit at NVIC_ICPR13.B6;
    sbit  CLRPEND7_NVIC_ICPR13_bit at NVIC_ICPR13.B7;
    sbit  CLRPEND8_NVIC_ICPR13_bit at NVIC_ICPR13.B8;
    sbit  CLRPEND9_NVIC_ICPR13_bit at NVIC_ICPR13.B9;
    sbit  CLRPEND10_NVIC_ICPR13_bit at NVIC_ICPR13.B10;
    sbit  CLRPEND11_NVIC_ICPR13_bit at NVIC_ICPR13.B11;
    sbit  CLRPEND12_NVIC_ICPR13_bit at NVIC_ICPR13.B12;
    sbit  CLRPEND13_NVIC_ICPR13_bit at NVIC_ICPR13.B13;
    sbit  CLRPEND14_NVIC_ICPR13_bit at NVIC_ICPR13.B14;
    sbit  CLRPEND15_NVIC_ICPR13_bit at NVIC_ICPR13.B15;
    sbit  CLRPEND16_NVIC_ICPR13_bit at NVIC_ICPR13.B16;
    sbit  CLRPEND17_NVIC_ICPR13_bit at NVIC_ICPR13.B17;
    sbit  CLRPEND18_NVIC_ICPR13_bit at NVIC_ICPR13.B18;
    sbit  CLRPEND19_NVIC_ICPR13_bit at NVIC_ICPR13.B19;
    sbit  CLRPEND20_NVIC_ICPR13_bit at NVIC_ICPR13.B20;
    sbit  CLRPEND21_NVIC_ICPR13_bit at NVIC_ICPR13.B21;
    sbit  CLRPEND22_NVIC_ICPR13_bit at NVIC_ICPR13.B22;
    sbit  CLRPEND23_NVIC_ICPR13_bit at NVIC_ICPR13.B23;
    sbit  CLRPEND24_NVIC_ICPR13_bit at NVIC_ICPR13.B24;
    sbit  CLRPEND25_NVIC_ICPR13_bit at NVIC_ICPR13.B25;
    sbit  CLRPEND26_NVIC_ICPR13_bit at NVIC_ICPR13.B26;
    sbit  CLRPEND27_NVIC_ICPR13_bit at NVIC_ICPR13.B27;
    sbit  CLRPEND28_NVIC_ICPR13_bit at NVIC_ICPR13.B28;
    sbit  CLRPEND29_NVIC_ICPR13_bit at NVIC_ICPR13.B29;
    sbit  CLRPEND30_NVIC_ICPR13_bit at NVIC_ICPR13.B30;
    sbit  CLRPEND31_NVIC_ICPR13_bit at NVIC_ICPR13.B31;

sfr far unsigned long   volatile NVIC_ICPR14          absolute 0xE000E2B8;
    sbit  CLRPEND0_NVIC_ICPR14_bit at NVIC_ICPR14.B0;
    sbit  CLRPEND1_NVIC_ICPR14_bit at NVIC_ICPR14.B1;
    sbit  CLRPEND2_NVIC_ICPR14_bit at NVIC_ICPR14.B2;
    sbit  CLRPEND3_NVIC_ICPR14_bit at NVIC_ICPR14.B3;
    sbit  CLRPEND4_NVIC_ICPR14_bit at NVIC_ICPR14.B4;
    sbit  CLRPEND5_NVIC_ICPR14_bit at NVIC_ICPR14.B5;
    sbit  CLRPEND6_NVIC_ICPR14_bit at NVIC_ICPR14.B6;
    sbit  CLRPEND7_NVIC_ICPR14_bit at NVIC_ICPR14.B7;
    sbit  CLRPEND8_NVIC_ICPR14_bit at NVIC_ICPR14.B8;
    sbit  CLRPEND9_NVIC_ICPR14_bit at NVIC_ICPR14.B9;
    sbit  CLRPEND10_NVIC_ICPR14_bit at NVIC_ICPR14.B10;
    sbit  CLRPEND11_NVIC_ICPR14_bit at NVIC_ICPR14.B11;
    sbit  CLRPEND12_NVIC_ICPR14_bit at NVIC_ICPR14.B12;
    sbit  CLRPEND13_NVIC_ICPR14_bit at NVIC_ICPR14.B13;
    sbit  CLRPEND14_NVIC_ICPR14_bit at NVIC_ICPR14.B14;
    sbit  CLRPEND15_NVIC_ICPR14_bit at NVIC_ICPR14.B15;
    sbit  CLRPEND16_NVIC_ICPR14_bit at NVIC_ICPR14.B16;
    sbit  CLRPEND17_NVIC_ICPR14_bit at NVIC_ICPR14.B17;
    sbit  CLRPEND18_NVIC_ICPR14_bit at NVIC_ICPR14.B18;
    sbit  CLRPEND19_NVIC_ICPR14_bit at NVIC_ICPR14.B19;
    sbit  CLRPEND20_NVIC_ICPR14_bit at NVIC_ICPR14.B20;
    sbit  CLRPEND21_NVIC_ICPR14_bit at NVIC_ICPR14.B21;
    sbit  CLRPEND22_NVIC_ICPR14_bit at NVIC_ICPR14.B22;
    sbit  CLRPEND23_NVIC_ICPR14_bit at NVIC_ICPR14.B23;
    sbit  CLRPEND24_NVIC_ICPR14_bit at NVIC_ICPR14.B24;
    sbit  CLRPEND25_NVIC_ICPR14_bit at NVIC_ICPR14.B25;
    sbit  CLRPEND26_NVIC_ICPR14_bit at NVIC_ICPR14.B26;
    sbit  CLRPEND27_NVIC_ICPR14_bit at NVIC_ICPR14.B27;
    sbit  CLRPEND28_NVIC_ICPR14_bit at NVIC_ICPR14.B28;
    sbit  CLRPEND29_NVIC_ICPR14_bit at NVIC_ICPR14.B29;
    sbit  CLRPEND30_NVIC_ICPR14_bit at NVIC_ICPR14.B30;
    sbit  CLRPEND31_NVIC_ICPR14_bit at NVIC_ICPR14.B31;

sfr far unsigned long   volatile NVIC_ICPR15          absolute 0xE000E2BC;
    sbit  CLRPEND0_NVIC_ICPR15_bit at NVIC_ICPR15.B0;
    sbit  CLRPEND1_NVIC_ICPR15_bit at NVIC_ICPR15.B1;
    sbit  CLRPEND2_NVIC_ICPR15_bit at NVIC_ICPR15.B2;
    sbit  CLRPEND3_NVIC_ICPR15_bit at NVIC_ICPR15.B3;
    sbit  CLRPEND4_NVIC_ICPR15_bit at NVIC_ICPR15.B4;
    sbit  CLRPEND5_NVIC_ICPR15_bit at NVIC_ICPR15.B5;
    sbit  CLRPEND6_NVIC_ICPR15_bit at NVIC_ICPR15.B6;
    sbit  CLRPEND7_NVIC_ICPR15_bit at NVIC_ICPR15.B7;
    sbit  CLRPEND8_NVIC_ICPR15_bit at NVIC_ICPR15.B8;
    sbit  CLRPEND9_NVIC_ICPR15_bit at NVIC_ICPR15.B9;
    sbit  CLRPEND10_NVIC_ICPR15_bit at NVIC_ICPR15.B10;
    sbit  CLRPEND11_NVIC_ICPR15_bit at NVIC_ICPR15.B11;
    sbit  CLRPEND12_NVIC_ICPR15_bit at NVIC_ICPR15.B12;
    sbit  CLRPEND13_NVIC_ICPR15_bit at NVIC_ICPR15.B13;
    sbit  CLRPEND14_NVIC_ICPR15_bit at NVIC_ICPR15.B14;
    sbit  CLRPEND15_NVIC_ICPR15_bit at NVIC_ICPR15.B15;
    sbit  CLRPEND16_NVIC_ICPR15_bit at NVIC_ICPR15.B16;
    sbit  CLRPEND17_NVIC_ICPR15_bit at NVIC_ICPR15.B17;
    sbit  CLRPEND18_NVIC_ICPR15_bit at NVIC_ICPR15.B18;
    sbit  CLRPEND19_NVIC_ICPR15_bit at NVIC_ICPR15.B19;
    sbit  CLRPEND20_NVIC_ICPR15_bit at NVIC_ICPR15.B20;
    sbit  CLRPEND21_NVIC_ICPR15_bit at NVIC_ICPR15.B21;
    sbit  CLRPEND22_NVIC_ICPR15_bit at NVIC_ICPR15.B22;
    sbit  CLRPEND23_NVIC_ICPR15_bit at NVIC_ICPR15.B23;
    sbit  CLRPEND24_NVIC_ICPR15_bit at NVIC_ICPR15.B24;
    sbit  CLRPEND25_NVIC_ICPR15_bit at NVIC_ICPR15.B25;
    sbit  CLRPEND26_NVIC_ICPR15_bit at NVIC_ICPR15.B26;
    sbit  CLRPEND27_NVIC_ICPR15_bit at NVIC_ICPR15.B27;
    sbit  CLRPEND28_NVIC_ICPR15_bit at NVIC_ICPR15.B28;
    sbit  CLRPEND29_NVIC_ICPR15_bit at NVIC_ICPR15.B29;
    sbit  CLRPEND30_NVIC_ICPR15_bit at NVIC_ICPR15.B30;
    sbit  CLRPEND31_NVIC_ICPR15_bit at NVIC_ICPR15.B31;

sfr far unsigned long   volatile NVIC_IABR0           absolute 0xE000E300;
    const register unsigned short int ACTIVE0 = 0;
    sbit  ACTIVE0_bit at NVIC_IABR0.B0;
    const register unsigned short int ACTIVE1 = 1;
    sbit  ACTIVE1_bit at NVIC_IABR0.B1;
    const register unsigned short int ACTIVE2 = 2;
    sbit  ACTIVE2_bit at NVIC_IABR0.B2;
    const register unsigned short int ACTIVE3 = 3;
    sbit  ACTIVE3_bit at NVIC_IABR0.B3;
    const register unsigned short int ACTIVE4 = 4;
    sbit  ACTIVE4_bit at NVIC_IABR0.B4;
    const register unsigned short int ACTIVE5 = 5;
    sbit  ACTIVE5_bit at NVIC_IABR0.B5;
    const register unsigned short int ACTIVE6 = 6;
    sbit  ACTIVE6_bit at NVIC_IABR0.B6;
    const register unsigned short int ACTIVE7 = 7;
    sbit  ACTIVE7_bit at NVIC_IABR0.B7;
    const register unsigned short int ACTIVE8 = 8;
    sbit  ACTIVE8_bit at NVIC_IABR0.B8;
    const register unsigned short int ACTIVE9 = 9;
    sbit  ACTIVE9_bit at NVIC_IABR0.B9;
    const register unsigned short int ACTIVE10 = 10;
    sbit  ACTIVE10_bit at NVIC_IABR0.B10;
    const register unsigned short int ACTIVE11 = 11;
    sbit  ACTIVE11_bit at NVIC_IABR0.B11;
    const register unsigned short int ACTIVE12 = 12;
    sbit  ACTIVE12_bit at NVIC_IABR0.B12;
    const register unsigned short int ACTIVE13 = 13;
    sbit  ACTIVE13_bit at NVIC_IABR0.B13;
    const register unsigned short int ACTIVE14 = 14;
    sbit  ACTIVE14_bit at NVIC_IABR0.B14;
    const register unsigned short int ACTIVE15 = 15;
    sbit  ACTIVE15_bit at NVIC_IABR0.B15;
    const register unsigned short int ACTIVE16 = 16;
    sbit  ACTIVE16_bit at NVIC_IABR0.B16;
    const register unsigned short int ACTIVE17 = 17;
    sbit  ACTIVE17_bit at NVIC_IABR0.B17;
    const register unsigned short int ACTIVE18 = 18;
    sbit  ACTIVE18_bit at NVIC_IABR0.B18;
    const register unsigned short int ACTIVE19 = 19;
    sbit  ACTIVE19_bit at NVIC_IABR0.B19;
    const register unsigned short int ACTIVE20 = 20;
    sbit  ACTIVE20_bit at NVIC_IABR0.B20;
    const register unsigned short int ACTIVE21 = 21;
    sbit  ACTIVE21_bit at NVIC_IABR0.B21;
    const register unsigned short int ACTIVE22 = 22;
    sbit  ACTIVE22_bit at NVIC_IABR0.B22;
    const register unsigned short int ACTIVE23 = 23;
    sbit  ACTIVE23_bit at NVIC_IABR0.B23;
    const register unsigned short int ACTIVE24 = 24;
    sbit  ACTIVE24_bit at NVIC_IABR0.B24;
    const register unsigned short int ACTIVE25 = 25;
    sbit  ACTIVE25_bit at NVIC_IABR0.B25;
    const register unsigned short int ACTIVE26 = 26;
    sbit  ACTIVE26_bit at NVIC_IABR0.B26;
    const register unsigned short int ACTIVE27 = 27;
    sbit  ACTIVE27_bit at NVIC_IABR0.B27;
    const register unsigned short int ACTIVE28 = 28;
    sbit  ACTIVE28_bit at NVIC_IABR0.B28;
    const register unsigned short int ACTIVE29 = 29;
    sbit  ACTIVE29_bit at NVIC_IABR0.B29;
    const register unsigned short int ACTIVE30 = 30;
    sbit  ACTIVE30_bit at NVIC_IABR0.B30;
    const register unsigned short int ACTIVE31 = 31;
    sbit  ACTIVE31_bit at NVIC_IABR0.B31;

sfr far unsigned long   volatile NVIC_IABR1           absolute 0xE000E304;
    sbit  ACTIVE0_NVIC_IABR1_bit at NVIC_IABR1.B0;
    sbit  ACTIVE1_NVIC_IABR1_bit at NVIC_IABR1.B1;
    sbit  ACTIVE2_NVIC_IABR1_bit at NVIC_IABR1.B2;
    sbit  ACTIVE3_NVIC_IABR1_bit at NVIC_IABR1.B3;
    sbit  ACTIVE4_NVIC_IABR1_bit at NVIC_IABR1.B4;
    sbit  ACTIVE5_NVIC_IABR1_bit at NVIC_IABR1.B5;
    sbit  ACTIVE6_NVIC_IABR1_bit at NVIC_IABR1.B6;
    sbit  ACTIVE7_NVIC_IABR1_bit at NVIC_IABR1.B7;
    sbit  ACTIVE8_NVIC_IABR1_bit at NVIC_IABR1.B8;
    sbit  ACTIVE9_NVIC_IABR1_bit at NVIC_IABR1.B9;
    sbit  ACTIVE10_NVIC_IABR1_bit at NVIC_IABR1.B10;
    sbit  ACTIVE11_NVIC_IABR1_bit at NVIC_IABR1.B11;
    sbit  ACTIVE12_NVIC_IABR1_bit at NVIC_IABR1.B12;
    sbit  ACTIVE13_NVIC_IABR1_bit at NVIC_IABR1.B13;
    sbit  ACTIVE14_NVIC_IABR1_bit at NVIC_IABR1.B14;
    sbit  ACTIVE15_NVIC_IABR1_bit at NVIC_IABR1.B15;
    sbit  ACTIVE16_NVIC_IABR1_bit at NVIC_IABR1.B16;
    sbit  ACTIVE17_NVIC_IABR1_bit at NVIC_IABR1.B17;
    sbit  ACTIVE18_NVIC_IABR1_bit at NVIC_IABR1.B18;
    sbit  ACTIVE19_NVIC_IABR1_bit at NVIC_IABR1.B19;
    sbit  ACTIVE20_NVIC_IABR1_bit at NVIC_IABR1.B20;
    sbit  ACTIVE21_NVIC_IABR1_bit at NVIC_IABR1.B21;
    sbit  ACTIVE22_NVIC_IABR1_bit at NVIC_IABR1.B22;
    sbit  ACTIVE23_NVIC_IABR1_bit at NVIC_IABR1.B23;
    sbit  ACTIVE24_NVIC_IABR1_bit at NVIC_IABR1.B24;
    sbit  ACTIVE25_NVIC_IABR1_bit at NVIC_IABR1.B25;
    sbit  ACTIVE26_NVIC_IABR1_bit at NVIC_IABR1.B26;
    sbit  ACTIVE27_NVIC_IABR1_bit at NVIC_IABR1.B27;
    sbit  ACTIVE28_NVIC_IABR1_bit at NVIC_IABR1.B28;
    sbit  ACTIVE29_NVIC_IABR1_bit at NVIC_IABR1.B29;
    sbit  ACTIVE30_NVIC_IABR1_bit at NVIC_IABR1.B30;
    sbit  ACTIVE31_NVIC_IABR1_bit at NVIC_IABR1.B31;

sfr far unsigned long   volatile NVIC_IABR2           absolute 0xE000E308;
    sbit  ACTIVE0_NVIC_IABR2_bit at NVIC_IABR2.B0;
    sbit  ACTIVE1_NVIC_IABR2_bit at NVIC_IABR2.B1;
    sbit  ACTIVE2_NVIC_IABR2_bit at NVIC_IABR2.B2;
    sbit  ACTIVE3_NVIC_IABR2_bit at NVIC_IABR2.B3;
    sbit  ACTIVE4_NVIC_IABR2_bit at NVIC_IABR2.B4;
    sbit  ACTIVE5_NVIC_IABR2_bit at NVIC_IABR2.B5;
    sbit  ACTIVE6_NVIC_IABR2_bit at NVIC_IABR2.B6;
    sbit  ACTIVE7_NVIC_IABR2_bit at NVIC_IABR2.B7;
    sbit  ACTIVE8_NVIC_IABR2_bit at NVIC_IABR2.B8;
    sbit  ACTIVE9_NVIC_IABR2_bit at NVIC_IABR2.B9;
    sbit  ACTIVE10_NVIC_IABR2_bit at NVIC_IABR2.B10;
    sbit  ACTIVE11_NVIC_IABR2_bit at NVIC_IABR2.B11;
    sbit  ACTIVE12_NVIC_IABR2_bit at NVIC_IABR2.B12;
    sbit  ACTIVE13_NVIC_IABR2_bit at NVIC_IABR2.B13;
    sbit  ACTIVE14_NVIC_IABR2_bit at NVIC_IABR2.B14;
    sbit  ACTIVE15_NVIC_IABR2_bit at NVIC_IABR2.B15;
    sbit  ACTIVE16_NVIC_IABR2_bit at NVIC_IABR2.B16;
    sbit  ACTIVE17_NVIC_IABR2_bit at NVIC_IABR2.B17;
    sbit  ACTIVE18_NVIC_IABR2_bit at NVIC_IABR2.B18;
    sbit  ACTIVE19_NVIC_IABR2_bit at NVIC_IABR2.B19;
    sbit  ACTIVE20_NVIC_IABR2_bit at NVIC_IABR2.B20;
    sbit  ACTIVE21_NVIC_IABR2_bit at NVIC_IABR2.B21;
    sbit  ACTIVE22_NVIC_IABR2_bit at NVIC_IABR2.B22;
    sbit  ACTIVE23_NVIC_IABR2_bit at NVIC_IABR2.B23;
    sbit  ACTIVE24_NVIC_IABR2_bit at NVIC_IABR2.B24;
    sbit  ACTIVE25_NVIC_IABR2_bit at NVIC_IABR2.B25;
    sbit  ACTIVE26_NVIC_IABR2_bit at NVIC_IABR2.B26;
    sbit  ACTIVE27_NVIC_IABR2_bit at NVIC_IABR2.B27;
    sbit  ACTIVE28_NVIC_IABR2_bit at NVIC_IABR2.B28;
    sbit  ACTIVE29_NVIC_IABR2_bit at NVIC_IABR2.B29;
    sbit  ACTIVE30_NVIC_IABR2_bit at NVIC_IABR2.B30;
    sbit  ACTIVE31_NVIC_IABR2_bit at NVIC_IABR2.B31;

sfr far unsigned long   volatile NVIC_IABR3           absolute 0xE000E30C;
    sbit  ACTIVE0_NVIC_IABR3_bit at NVIC_IABR3.B0;
    sbit  ACTIVE1_NVIC_IABR3_bit at NVIC_IABR3.B1;
    sbit  ACTIVE2_NVIC_IABR3_bit at NVIC_IABR3.B2;
    sbit  ACTIVE3_NVIC_IABR3_bit at NVIC_IABR3.B3;
    sbit  ACTIVE4_NVIC_IABR3_bit at NVIC_IABR3.B4;
    sbit  ACTIVE5_NVIC_IABR3_bit at NVIC_IABR3.B5;
    sbit  ACTIVE6_NVIC_IABR3_bit at NVIC_IABR3.B6;
    sbit  ACTIVE7_NVIC_IABR3_bit at NVIC_IABR3.B7;
    sbit  ACTIVE8_NVIC_IABR3_bit at NVIC_IABR3.B8;
    sbit  ACTIVE9_NVIC_IABR3_bit at NVIC_IABR3.B9;
    sbit  ACTIVE10_NVIC_IABR3_bit at NVIC_IABR3.B10;
    sbit  ACTIVE11_NVIC_IABR3_bit at NVIC_IABR3.B11;
    sbit  ACTIVE12_NVIC_IABR3_bit at NVIC_IABR3.B12;
    sbit  ACTIVE13_NVIC_IABR3_bit at NVIC_IABR3.B13;
    sbit  ACTIVE14_NVIC_IABR3_bit at NVIC_IABR3.B14;
    sbit  ACTIVE15_NVIC_IABR3_bit at NVIC_IABR3.B15;
    sbit  ACTIVE16_NVIC_IABR3_bit at NVIC_IABR3.B16;
    sbit  ACTIVE17_NVIC_IABR3_bit at NVIC_IABR3.B17;
    sbit  ACTIVE18_NVIC_IABR3_bit at NVIC_IABR3.B18;
    sbit  ACTIVE19_NVIC_IABR3_bit at NVIC_IABR3.B19;
    sbit  ACTIVE20_NVIC_IABR3_bit at NVIC_IABR3.B20;
    sbit  ACTIVE21_NVIC_IABR3_bit at NVIC_IABR3.B21;
    sbit  ACTIVE22_NVIC_IABR3_bit at NVIC_IABR3.B22;
    sbit  ACTIVE23_NVIC_IABR3_bit at NVIC_IABR3.B23;
    sbit  ACTIVE24_NVIC_IABR3_bit at NVIC_IABR3.B24;
    sbit  ACTIVE25_NVIC_IABR3_bit at NVIC_IABR3.B25;
    sbit  ACTIVE26_NVIC_IABR3_bit at NVIC_IABR3.B26;
    sbit  ACTIVE27_NVIC_IABR3_bit at NVIC_IABR3.B27;
    sbit  ACTIVE28_NVIC_IABR3_bit at NVIC_IABR3.B28;
    sbit  ACTIVE29_NVIC_IABR3_bit at NVIC_IABR3.B29;
    sbit  ACTIVE30_NVIC_IABR3_bit at NVIC_IABR3.B30;
    sbit  ACTIVE31_NVIC_IABR3_bit at NVIC_IABR3.B31;

sfr far unsigned long   volatile NVIC_IABR4           absolute 0xE000E310;
    sbit  ACTIVE0_NVIC_IABR4_bit at NVIC_IABR4.B0;
    sbit  ACTIVE1_NVIC_IABR4_bit at NVIC_IABR4.B1;
    sbit  ACTIVE2_NVIC_IABR4_bit at NVIC_IABR4.B2;
    sbit  ACTIVE3_NVIC_IABR4_bit at NVIC_IABR4.B3;
    sbit  ACTIVE4_NVIC_IABR4_bit at NVIC_IABR4.B4;
    sbit  ACTIVE5_NVIC_IABR4_bit at NVIC_IABR4.B5;
    sbit  ACTIVE6_NVIC_IABR4_bit at NVIC_IABR4.B6;
    sbit  ACTIVE7_NVIC_IABR4_bit at NVIC_IABR4.B7;
    sbit  ACTIVE8_NVIC_IABR4_bit at NVIC_IABR4.B8;
    sbit  ACTIVE9_NVIC_IABR4_bit at NVIC_IABR4.B9;
    sbit  ACTIVE10_NVIC_IABR4_bit at NVIC_IABR4.B10;
    sbit  ACTIVE11_NVIC_IABR4_bit at NVIC_IABR4.B11;
    sbit  ACTIVE12_NVIC_IABR4_bit at NVIC_IABR4.B12;
    sbit  ACTIVE13_NVIC_IABR4_bit at NVIC_IABR4.B13;
    sbit  ACTIVE14_NVIC_IABR4_bit at NVIC_IABR4.B14;
    sbit  ACTIVE15_NVIC_IABR4_bit at NVIC_IABR4.B15;
    sbit  ACTIVE16_NVIC_IABR4_bit at NVIC_IABR4.B16;
    sbit  ACTIVE17_NVIC_IABR4_bit at NVIC_IABR4.B17;
    sbit  ACTIVE18_NVIC_IABR4_bit at NVIC_IABR4.B18;
    sbit  ACTIVE19_NVIC_IABR4_bit at NVIC_IABR4.B19;
    sbit  ACTIVE20_NVIC_IABR4_bit at NVIC_IABR4.B20;
    sbit  ACTIVE21_NVIC_IABR4_bit at NVIC_IABR4.B21;
    sbit  ACTIVE22_NVIC_IABR4_bit at NVIC_IABR4.B22;
    sbit  ACTIVE23_NVIC_IABR4_bit at NVIC_IABR4.B23;
    sbit  ACTIVE24_NVIC_IABR4_bit at NVIC_IABR4.B24;
    sbit  ACTIVE25_NVIC_IABR4_bit at NVIC_IABR4.B25;
    sbit  ACTIVE26_NVIC_IABR4_bit at NVIC_IABR4.B26;
    sbit  ACTIVE27_NVIC_IABR4_bit at NVIC_IABR4.B27;
    sbit  ACTIVE28_NVIC_IABR4_bit at NVIC_IABR4.B28;
    sbit  ACTIVE29_NVIC_IABR4_bit at NVIC_IABR4.B29;
    sbit  ACTIVE30_NVIC_IABR4_bit at NVIC_IABR4.B30;
    sbit  ACTIVE31_NVIC_IABR4_bit at NVIC_IABR4.B31;

sfr far unsigned long   volatile NVIC_IABR5           absolute 0xE000E314;
    sbit  ACTIVE0_NVIC_IABR5_bit at NVIC_IABR5.B0;
    sbit  ACTIVE1_NVIC_IABR5_bit at NVIC_IABR5.B1;
    sbit  ACTIVE2_NVIC_IABR5_bit at NVIC_IABR5.B2;
    sbit  ACTIVE3_NVIC_IABR5_bit at NVIC_IABR5.B3;
    sbit  ACTIVE4_NVIC_IABR5_bit at NVIC_IABR5.B4;
    sbit  ACTIVE5_NVIC_IABR5_bit at NVIC_IABR5.B5;
    sbit  ACTIVE6_NVIC_IABR5_bit at NVIC_IABR5.B6;
    sbit  ACTIVE7_NVIC_IABR5_bit at NVIC_IABR5.B7;
    sbit  ACTIVE8_NVIC_IABR5_bit at NVIC_IABR5.B8;
    sbit  ACTIVE9_NVIC_IABR5_bit at NVIC_IABR5.B9;
    sbit  ACTIVE10_NVIC_IABR5_bit at NVIC_IABR5.B10;
    sbit  ACTIVE11_NVIC_IABR5_bit at NVIC_IABR5.B11;
    sbit  ACTIVE12_NVIC_IABR5_bit at NVIC_IABR5.B12;
    sbit  ACTIVE13_NVIC_IABR5_bit at NVIC_IABR5.B13;
    sbit  ACTIVE14_NVIC_IABR5_bit at NVIC_IABR5.B14;
    sbit  ACTIVE15_NVIC_IABR5_bit at NVIC_IABR5.B15;
    sbit  ACTIVE16_NVIC_IABR5_bit at NVIC_IABR5.B16;
    sbit  ACTIVE17_NVIC_IABR5_bit at NVIC_IABR5.B17;
    sbit  ACTIVE18_NVIC_IABR5_bit at NVIC_IABR5.B18;
    sbit  ACTIVE19_NVIC_IABR5_bit at NVIC_IABR5.B19;
    sbit  ACTIVE20_NVIC_IABR5_bit at NVIC_IABR5.B20;
    sbit  ACTIVE21_NVIC_IABR5_bit at NVIC_IABR5.B21;
    sbit  ACTIVE22_NVIC_IABR5_bit at NVIC_IABR5.B22;
    sbit  ACTIVE23_NVIC_IABR5_bit at NVIC_IABR5.B23;
    sbit  ACTIVE24_NVIC_IABR5_bit at NVIC_IABR5.B24;
    sbit  ACTIVE25_NVIC_IABR5_bit at NVIC_IABR5.B25;
    sbit  ACTIVE26_NVIC_IABR5_bit at NVIC_IABR5.B26;
    sbit  ACTIVE27_NVIC_IABR5_bit at NVIC_IABR5.B27;
    sbit  ACTIVE28_NVIC_IABR5_bit at NVIC_IABR5.B28;
    sbit  ACTIVE29_NVIC_IABR5_bit at NVIC_IABR5.B29;
    sbit  ACTIVE30_NVIC_IABR5_bit at NVIC_IABR5.B30;
    sbit  ACTIVE31_NVIC_IABR5_bit at NVIC_IABR5.B31;

sfr far unsigned long   volatile NVIC_IABR6           absolute 0xE000E318;
    sbit  ACTIVE0_NVIC_IABR6_bit at NVIC_IABR6.B0;
    sbit  ACTIVE1_NVIC_IABR6_bit at NVIC_IABR6.B1;
    sbit  ACTIVE2_NVIC_IABR6_bit at NVIC_IABR6.B2;
    sbit  ACTIVE3_NVIC_IABR6_bit at NVIC_IABR6.B3;
    sbit  ACTIVE4_NVIC_IABR6_bit at NVIC_IABR6.B4;
    sbit  ACTIVE5_NVIC_IABR6_bit at NVIC_IABR6.B5;
    sbit  ACTIVE6_NVIC_IABR6_bit at NVIC_IABR6.B6;
    sbit  ACTIVE7_NVIC_IABR6_bit at NVIC_IABR6.B7;
    sbit  ACTIVE8_NVIC_IABR6_bit at NVIC_IABR6.B8;
    sbit  ACTIVE9_NVIC_IABR6_bit at NVIC_IABR6.B9;
    sbit  ACTIVE10_NVIC_IABR6_bit at NVIC_IABR6.B10;
    sbit  ACTIVE11_NVIC_IABR6_bit at NVIC_IABR6.B11;
    sbit  ACTIVE12_NVIC_IABR6_bit at NVIC_IABR6.B12;
    sbit  ACTIVE13_NVIC_IABR6_bit at NVIC_IABR6.B13;
    sbit  ACTIVE14_NVIC_IABR6_bit at NVIC_IABR6.B14;
    sbit  ACTIVE15_NVIC_IABR6_bit at NVIC_IABR6.B15;
    sbit  ACTIVE16_NVIC_IABR6_bit at NVIC_IABR6.B16;
    sbit  ACTIVE17_NVIC_IABR6_bit at NVIC_IABR6.B17;
    sbit  ACTIVE18_NVIC_IABR6_bit at NVIC_IABR6.B18;
    sbit  ACTIVE19_NVIC_IABR6_bit at NVIC_IABR6.B19;
    sbit  ACTIVE20_NVIC_IABR6_bit at NVIC_IABR6.B20;
    sbit  ACTIVE21_NVIC_IABR6_bit at NVIC_IABR6.B21;
    sbit  ACTIVE22_NVIC_IABR6_bit at NVIC_IABR6.B22;
    sbit  ACTIVE23_NVIC_IABR6_bit at NVIC_IABR6.B23;
    sbit  ACTIVE24_NVIC_IABR6_bit at NVIC_IABR6.B24;
    sbit  ACTIVE25_NVIC_IABR6_bit at NVIC_IABR6.B25;
    sbit  ACTIVE26_NVIC_IABR6_bit at NVIC_IABR6.B26;
    sbit  ACTIVE27_NVIC_IABR6_bit at NVIC_IABR6.B27;
    sbit  ACTIVE28_NVIC_IABR6_bit at NVIC_IABR6.B28;
    sbit  ACTIVE29_NVIC_IABR6_bit at NVIC_IABR6.B29;
    sbit  ACTIVE30_NVIC_IABR6_bit at NVIC_IABR6.B30;
    sbit  ACTIVE31_NVIC_IABR6_bit at NVIC_IABR6.B31;

sfr far unsigned long   volatile NVIC_IABR7           absolute 0xE000E31C;
    sbit  ACTIVE0_NVIC_IABR7_bit at NVIC_IABR7.B0;
    sbit  ACTIVE1_NVIC_IABR7_bit at NVIC_IABR7.B1;
    sbit  ACTIVE2_NVIC_IABR7_bit at NVIC_IABR7.B2;
    sbit  ACTIVE3_NVIC_IABR7_bit at NVIC_IABR7.B3;
    sbit  ACTIVE4_NVIC_IABR7_bit at NVIC_IABR7.B4;
    sbit  ACTIVE5_NVIC_IABR7_bit at NVIC_IABR7.B5;
    sbit  ACTIVE6_NVIC_IABR7_bit at NVIC_IABR7.B6;
    sbit  ACTIVE7_NVIC_IABR7_bit at NVIC_IABR7.B7;
    sbit  ACTIVE8_NVIC_IABR7_bit at NVIC_IABR7.B8;
    sbit  ACTIVE9_NVIC_IABR7_bit at NVIC_IABR7.B9;
    sbit  ACTIVE10_NVIC_IABR7_bit at NVIC_IABR7.B10;
    sbit  ACTIVE11_NVIC_IABR7_bit at NVIC_IABR7.B11;
    sbit  ACTIVE12_NVIC_IABR7_bit at NVIC_IABR7.B12;
    sbit  ACTIVE13_NVIC_IABR7_bit at NVIC_IABR7.B13;
    sbit  ACTIVE14_NVIC_IABR7_bit at NVIC_IABR7.B14;
    sbit  ACTIVE15_NVIC_IABR7_bit at NVIC_IABR7.B15;
    sbit  ACTIVE16_NVIC_IABR7_bit at NVIC_IABR7.B16;
    sbit  ACTIVE17_NVIC_IABR7_bit at NVIC_IABR7.B17;
    sbit  ACTIVE18_NVIC_IABR7_bit at NVIC_IABR7.B18;
    sbit  ACTIVE19_NVIC_IABR7_bit at NVIC_IABR7.B19;
    sbit  ACTIVE20_NVIC_IABR7_bit at NVIC_IABR7.B20;
    sbit  ACTIVE21_NVIC_IABR7_bit at NVIC_IABR7.B21;
    sbit  ACTIVE22_NVIC_IABR7_bit at NVIC_IABR7.B22;
    sbit  ACTIVE23_NVIC_IABR7_bit at NVIC_IABR7.B23;
    sbit  ACTIVE24_NVIC_IABR7_bit at NVIC_IABR7.B24;
    sbit  ACTIVE25_NVIC_IABR7_bit at NVIC_IABR7.B25;
    sbit  ACTIVE26_NVIC_IABR7_bit at NVIC_IABR7.B26;
    sbit  ACTIVE27_NVIC_IABR7_bit at NVIC_IABR7.B27;
    sbit  ACTIVE28_NVIC_IABR7_bit at NVIC_IABR7.B28;
    sbit  ACTIVE29_NVIC_IABR7_bit at NVIC_IABR7.B29;
    sbit  ACTIVE30_NVIC_IABR7_bit at NVIC_IABR7.B30;
    sbit  ACTIVE31_NVIC_IABR7_bit at NVIC_IABR7.B31;

sfr far unsigned long   volatile NVIC_IABR8           absolute 0xE000E320;
    sbit  ACTIVE0_NVIC_IABR8_bit at NVIC_IABR8.B0;
    sbit  ACTIVE1_NVIC_IABR8_bit at NVIC_IABR8.B1;
    sbit  ACTIVE2_NVIC_IABR8_bit at NVIC_IABR8.B2;
    sbit  ACTIVE3_NVIC_IABR8_bit at NVIC_IABR8.B3;
    sbit  ACTIVE4_NVIC_IABR8_bit at NVIC_IABR8.B4;
    sbit  ACTIVE5_NVIC_IABR8_bit at NVIC_IABR8.B5;
    sbit  ACTIVE6_NVIC_IABR8_bit at NVIC_IABR8.B6;
    sbit  ACTIVE7_NVIC_IABR8_bit at NVIC_IABR8.B7;
    sbit  ACTIVE8_NVIC_IABR8_bit at NVIC_IABR8.B8;
    sbit  ACTIVE9_NVIC_IABR8_bit at NVIC_IABR8.B9;
    sbit  ACTIVE10_NVIC_IABR8_bit at NVIC_IABR8.B10;
    sbit  ACTIVE11_NVIC_IABR8_bit at NVIC_IABR8.B11;
    sbit  ACTIVE12_NVIC_IABR8_bit at NVIC_IABR8.B12;
    sbit  ACTIVE13_NVIC_IABR8_bit at NVIC_IABR8.B13;
    sbit  ACTIVE14_NVIC_IABR8_bit at NVIC_IABR8.B14;
    sbit  ACTIVE15_NVIC_IABR8_bit at NVIC_IABR8.B15;
    sbit  ACTIVE16_NVIC_IABR8_bit at NVIC_IABR8.B16;
    sbit  ACTIVE17_NVIC_IABR8_bit at NVIC_IABR8.B17;
    sbit  ACTIVE18_NVIC_IABR8_bit at NVIC_IABR8.B18;
    sbit  ACTIVE19_NVIC_IABR8_bit at NVIC_IABR8.B19;
    sbit  ACTIVE20_NVIC_IABR8_bit at NVIC_IABR8.B20;
    sbit  ACTIVE21_NVIC_IABR8_bit at NVIC_IABR8.B21;
    sbit  ACTIVE22_NVIC_IABR8_bit at NVIC_IABR8.B22;
    sbit  ACTIVE23_NVIC_IABR8_bit at NVIC_IABR8.B23;
    sbit  ACTIVE24_NVIC_IABR8_bit at NVIC_IABR8.B24;
    sbit  ACTIVE25_NVIC_IABR8_bit at NVIC_IABR8.B25;
    sbit  ACTIVE26_NVIC_IABR8_bit at NVIC_IABR8.B26;
    sbit  ACTIVE27_NVIC_IABR8_bit at NVIC_IABR8.B27;
    sbit  ACTIVE28_NVIC_IABR8_bit at NVIC_IABR8.B28;
    sbit  ACTIVE29_NVIC_IABR8_bit at NVIC_IABR8.B29;
    sbit  ACTIVE30_NVIC_IABR8_bit at NVIC_IABR8.B30;
    sbit  ACTIVE31_NVIC_IABR8_bit at NVIC_IABR8.B31;

sfr far unsigned long   volatile NVIC_IABR9           absolute 0xE000E324;
    sbit  ACTIVE0_NVIC_IABR9_bit at NVIC_IABR9.B0;
    sbit  ACTIVE1_NVIC_IABR9_bit at NVIC_IABR9.B1;
    sbit  ACTIVE2_NVIC_IABR9_bit at NVIC_IABR9.B2;
    sbit  ACTIVE3_NVIC_IABR9_bit at NVIC_IABR9.B3;
    sbit  ACTIVE4_NVIC_IABR9_bit at NVIC_IABR9.B4;
    sbit  ACTIVE5_NVIC_IABR9_bit at NVIC_IABR9.B5;
    sbit  ACTIVE6_NVIC_IABR9_bit at NVIC_IABR9.B6;
    sbit  ACTIVE7_NVIC_IABR9_bit at NVIC_IABR9.B7;
    sbit  ACTIVE8_NVIC_IABR9_bit at NVIC_IABR9.B8;
    sbit  ACTIVE9_NVIC_IABR9_bit at NVIC_IABR9.B9;
    sbit  ACTIVE10_NVIC_IABR9_bit at NVIC_IABR9.B10;
    sbit  ACTIVE11_NVIC_IABR9_bit at NVIC_IABR9.B11;
    sbit  ACTIVE12_NVIC_IABR9_bit at NVIC_IABR9.B12;
    sbit  ACTIVE13_NVIC_IABR9_bit at NVIC_IABR9.B13;
    sbit  ACTIVE14_NVIC_IABR9_bit at NVIC_IABR9.B14;
    sbit  ACTIVE15_NVIC_IABR9_bit at NVIC_IABR9.B15;
    sbit  ACTIVE16_NVIC_IABR9_bit at NVIC_IABR9.B16;
    sbit  ACTIVE17_NVIC_IABR9_bit at NVIC_IABR9.B17;
    sbit  ACTIVE18_NVIC_IABR9_bit at NVIC_IABR9.B18;
    sbit  ACTIVE19_NVIC_IABR9_bit at NVIC_IABR9.B19;
    sbit  ACTIVE20_NVIC_IABR9_bit at NVIC_IABR9.B20;
    sbit  ACTIVE21_NVIC_IABR9_bit at NVIC_IABR9.B21;
    sbit  ACTIVE22_NVIC_IABR9_bit at NVIC_IABR9.B22;
    sbit  ACTIVE23_NVIC_IABR9_bit at NVIC_IABR9.B23;
    sbit  ACTIVE24_NVIC_IABR9_bit at NVIC_IABR9.B24;
    sbit  ACTIVE25_NVIC_IABR9_bit at NVIC_IABR9.B25;
    sbit  ACTIVE26_NVIC_IABR9_bit at NVIC_IABR9.B26;
    sbit  ACTIVE27_NVIC_IABR9_bit at NVIC_IABR9.B27;
    sbit  ACTIVE28_NVIC_IABR9_bit at NVIC_IABR9.B28;
    sbit  ACTIVE29_NVIC_IABR9_bit at NVIC_IABR9.B29;
    sbit  ACTIVE30_NVIC_IABR9_bit at NVIC_IABR9.B30;
    sbit  ACTIVE31_NVIC_IABR9_bit at NVIC_IABR9.B31;

sfr far unsigned long   volatile NVIC_IABR10          absolute 0xE000E328;
    sbit  ACTIVE0_NVIC_IABR10_bit at NVIC_IABR10.B0;
    sbit  ACTIVE1_NVIC_IABR10_bit at NVIC_IABR10.B1;
    sbit  ACTIVE2_NVIC_IABR10_bit at NVIC_IABR10.B2;
    sbit  ACTIVE3_NVIC_IABR10_bit at NVIC_IABR10.B3;
    sbit  ACTIVE4_NVIC_IABR10_bit at NVIC_IABR10.B4;
    sbit  ACTIVE5_NVIC_IABR10_bit at NVIC_IABR10.B5;
    sbit  ACTIVE6_NVIC_IABR10_bit at NVIC_IABR10.B6;
    sbit  ACTIVE7_NVIC_IABR10_bit at NVIC_IABR10.B7;
    sbit  ACTIVE8_NVIC_IABR10_bit at NVIC_IABR10.B8;
    sbit  ACTIVE9_NVIC_IABR10_bit at NVIC_IABR10.B9;
    sbit  ACTIVE10_NVIC_IABR10_bit at NVIC_IABR10.B10;
    sbit  ACTIVE11_NVIC_IABR10_bit at NVIC_IABR10.B11;
    sbit  ACTIVE12_NVIC_IABR10_bit at NVIC_IABR10.B12;
    sbit  ACTIVE13_NVIC_IABR10_bit at NVIC_IABR10.B13;
    sbit  ACTIVE14_NVIC_IABR10_bit at NVIC_IABR10.B14;
    sbit  ACTIVE15_NVIC_IABR10_bit at NVIC_IABR10.B15;
    sbit  ACTIVE16_NVIC_IABR10_bit at NVIC_IABR10.B16;
    sbit  ACTIVE17_NVIC_IABR10_bit at NVIC_IABR10.B17;
    sbit  ACTIVE18_NVIC_IABR10_bit at NVIC_IABR10.B18;
    sbit  ACTIVE19_NVIC_IABR10_bit at NVIC_IABR10.B19;
    sbit  ACTIVE20_NVIC_IABR10_bit at NVIC_IABR10.B20;
    sbit  ACTIVE21_NVIC_IABR10_bit at NVIC_IABR10.B21;
    sbit  ACTIVE22_NVIC_IABR10_bit at NVIC_IABR10.B22;
    sbit  ACTIVE23_NVIC_IABR10_bit at NVIC_IABR10.B23;
    sbit  ACTIVE24_NVIC_IABR10_bit at NVIC_IABR10.B24;
    sbit  ACTIVE25_NVIC_IABR10_bit at NVIC_IABR10.B25;
    sbit  ACTIVE26_NVIC_IABR10_bit at NVIC_IABR10.B26;
    sbit  ACTIVE27_NVIC_IABR10_bit at NVIC_IABR10.B27;
    sbit  ACTIVE28_NVIC_IABR10_bit at NVIC_IABR10.B28;
    sbit  ACTIVE29_NVIC_IABR10_bit at NVIC_IABR10.B29;
    sbit  ACTIVE30_NVIC_IABR10_bit at NVIC_IABR10.B30;
    sbit  ACTIVE31_NVIC_IABR10_bit at NVIC_IABR10.B31;

sfr far unsigned long   volatile NVIC_IABR11          absolute 0xE000E32C;
    sbit  ACTIVE0_NVIC_IABR11_bit at NVIC_IABR11.B0;
    sbit  ACTIVE1_NVIC_IABR11_bit at NVIC_IABR11.B1;
    sbit  ACTIVE2_NVIC_IABR11_bit at NVIC_IABR11.B2;
    sbit  ACTIVE3_NVIC_IABR11_bit at NVIC_IABR11.B3;
    sbit  ACTIVE4_NVIC_IABR11_bit at NVIC_IABR11.B4;
    sbit  ACTIVE5_NVIC_IABR11_bit at NVIC_IABR11.B5;
    sbit  ACTIVE6_NVIC_IABR11_bit at NVIC_IABR11.B6;
    sbit  ACTIVE7_NVIC_IABR11_bit at NVIC_IABR11.B7;
    sbit  ACTIVE8_NVIC_IABR11_bit at NVIC_IABR11.B8;
    sbit  ACTIVE9_NVIC_IABR11_bit at NVIC_IABR11.B9;
    sbit  ACTIVE10_NVIC_IABR11_bit at NVIC_IABR11.B10;
    sbit  ACTIVE11_NVIC_IABR11_bit at NVIC_IABR11.B11;
    sbit  ACTIVE12_NVIC_IABR11_bit at NVIC_IABR11.B12;
    sbit  ACTIVE13_NVIC_IABR11_bit at NVIC_IABR11.B13;
    sbit  ACTIVE14_NVIC_IABR11_bit at NVIC_IABR11.B14;
    sbit  ACTIVE15_NVIC_IABR11_bit at NVIC_IABR11.B15;
    sbit  ACTIVE16_NVIC_IABR11_bit at NVIC_IABR11.B16;
    sbit  ACTIVE17_NVIC_IABR11_bit at NVIC_IABR11.B17;
    sbit  ACTIVE18_NVIC_IABR11_bit at NVIC_IABR11.B18;
    sbit  ACTIVE19_NVIC_IABR11_bit at NVIC_IABR11.B19;
    sbit  ACTIVE20_NVIC_IABR11_bit at NVIC_IABR11.B20;
    sbit  ACTIVE21_NVIC_IABR11_bit at NVIC_IABR11.B21;
    sbit  ACTIVE22_NVIC_IABR11_bit at NVIC_IABR11.B22;
    sbit  ACTIVE23_NVIC_IABR11_bit at NVIC_IABR11.B23;
    sbit  ACTIVE24_NVIC_IABR11_bit at NVIC_IABR11.B24;
    sbit  ACTIVE25_NVIC_IABR11_bit at NVIC_IABR11.B25;
    sbit  ACTIVE26_NVIC_IABR11_bit at NVIC_IABR11.B26;
    sbit  ACTIVE27_NVIC_IABR11_bit at NVIC_IABR11.B27;
    sbit  ACTIVE28_NVIC_IABR11_bit at NVIC_IABR11.B28;
    sbit  ACTIVE29_NVIC_IABR11_bit at NVIC_IABR11.B29;
    sbit  ACTIVE30_NVIC_IABR11_bit at NVIC_IABR11.B30;
    sbit  ACTIVE31_NVIC_IABR11_bit at NVIC_IABR11.B31;

sfr far unsigned long   volatile NVIC_IABR12          absolute 0xE000E330;
    sbit  ACTIVE0_NVIC_IABR12_bit at NVIC_IABR12.B0;
    sbit  ACTIVE1_NVIC_IABR12_bit at NVIC_IABR12.B1;
    sbit  ACTIVE2_NVIC_IABR12_bit at NVIC_IABR12.B2;
    sbit  ACTIVE3_NVIC_IABR12_bit at NVIC_IABR12.B3;
    sbit  ACTIVE4_NVIC_IABR12_bit at NVIC_IABR12.B4;
    sbit  ACTIVE5_NVIC_IABR12_bit at NVIC_IABR12.B5;
    sbit  ACTIVE6_NVIC_IABR12_bit at NVIC_IABR12.B6;
    sbit  ACTIVE7_NVIC_IABR12_bit at NVIC_IABR12.B7;
    sbit  ACTIVE8_NVIC_IABR12_bit at NVIC_IABR12.B8;
    sbit  ACTIVE9_NVIC_IABR12_bit at NVIC_IABR12.B9;
    sbit  ACTIVE10_NVIC_IABR12_bit at NVIC_IABR12.B10;
    sbit  ACTIVE11_NVIC_IABR12_bit at NVIC_IABR12.B11;
    sbit  ACTIVE12_NVIC_IABR12_bit at NVIC_IABR12.B12;
    sbit  ACTIVE13_NVIC_IABR12_bit at NVIC_IABR12.B13;
    sbit  ACTIVE14_NVIC_IABR12_bit at NVIC_IABR12.B14;
    sbit  ACTIVE15_NVIC_IABR12_bit at NVIC_IABR12.B15;
    sbit  ACTIVE16_NVIC_IABR12_bit at NVIC_IABR12.B16;
    sbit  ACTIVE17_NVIC_IABR12_bit at NVIC_IABR12.B17;
    sbit  ACTIVE18_NVIC_IABR12_bit at NVIC_IABR12.B18;
    sbit  ACTIVE19_NVIC_IABR12_bit at NVIC_IABR12.B19;
    sbit  ACTIVE20_NVIC_IABR12_bit at NVIC_IABR12.B20;
    sbit  ACTIVE21_NVIC_IABR12_bit at NVIC_IABR12.B21;
    sbit  ACTIVE22_NVIC_IABR12_bit at NVIC_IABR12.B22;
    sbit  ACTIVE23_NVIC_IABR12_bit at NVIC_IABR12.B23;
    sbit  ACTIVE24_NVIC_IABR12_bit at NVIC_IABR12.B24;
    sbit  ACTIVE25_NVIC_IABR12_bit at NVIC_IABR12.B25;
    sbit  ACTIVE26_NVIC_IABR12_bit at NVIC_IABR12.B26;
    sbit  ACTIVE27_NVIC_IABR12_bit at NVIC_IABR12.B27;
    sbit  ACTIVE28_NVIC_IABR12_bit at NVIC_IABR12.B28;
    sbit  ACTIVE29_NVIC_IABR12_bit at NVIC_IABR12.B29;
    sbit  ACTIVE30_NVIC_IABR12_bit at NVIC_IABR12.B30;
    sbit  ACTIVE31_NVIC_IABR12_bit at NVIC_IABR12.B31;

sfr far unsigned long   volatile NVIC_IABR13          absolute 0xE000E334;
    sbit  ACTIVE0_NVIC_IABR13_bit at NVIC_IABR13.B0;
    sbit  ACTIVE1_NVIC_IABR13_bit at NVIC_IABR13.B1;
    sbit  ACTIVE2_NVIC_IABR13_bit at NVIC_IABR13.B2;
    sbit  ACTIVE3_NVIC_IABR13_bit at NVIC_IABR13.B3;
    sbit  ACTIVE4_NVIC_IABR13_bit at NVIC_IABR13.B4;
    sbit  ACTIVE5_NVIC_IABR13_bit at NVIC_IABR13.B5;
    sbit  ACTIVE6_NVIC_IABR13_bit at NVIC_IABR13.B6;
    sbit  ACTIVE7_NVIC_IABR13_bit at NVIC_IABR13.B7;
    sbit  ACTIVE8_NVIC_IABR13_bit at NVIC_IABR13.B8;
    sbit  ACTIVE9_NVIC_IABR13_bit at NVIC_IABR13.B9;
    sbit  ACTIVE10_NVIC_IABR13_bit at NVIC_IABR13.B10;
    sbit  ACTIVE11_NVIC_IABR13_bit at NVIC_IABR13.B11;
    sbit  ACTIVE12_NVIC_IABR13_bit at NVIC_IABR13.B12;
    sbit  ACTIVE13_NVIC_IABR13_bit at NVIC_IABR13.B13;
    sbit  ACTIVE14_NVIC_IABR13_bit at NVIC_IABR13.B14;
    sbit  ACTIVE15_NVIC_IABR13_bit at NVIC_IABR13.B15;
    sbit  ACTIVE16_NVIC_IABR13_bit at NVIC_IABR13.B16;
    sbit  ACTIVE17_NVIC_IABR13_bit at NVIC_IABR13.B17;
    sbit  ACTIVE18_NVIC_IABR13_bit at NVIC_IABR13.B18;
    sbit  ACTIVE19_NVIC_IABR13_bit at NVIC_IABR13.B19;
    sbit  ACTIVE20_NVIC_IABR13_bit at NVIC_IABR13.B20;
    sbit  ACTIVE21_NVIC_IABR13_bit at NVIC_IABR13.B21;
    sbit  ACTIVE22_NVIC_IABR13_bit at NVIC_IABR13.B22;
    sbit  ACTIVE23_NVIC_IABR13_bit at NVIC_IABR13.B23;
    sbit  ACTIVE24_NVIC_IABR13_bit at NVIC_IABR13.B24;
    sbit  ACTIVE25_NVIC_IABR13_bit at NVIC_IABR13.B25;
    sbit  ACTIVE26_NVIC_IABR13_bit at NVIC_IABR13.B26;
    sbit  ACTIVE27_NVIC_IABR13_bit at NVIC_IABR13.B27;
    sbit  ACTIVE28_NVIC_IABR13_bit at NVIC_IABR13.B28;
    sbit  ACTIVE29_NVIC_IABR13_bit at NVIC_IABR13.B29;
    sbit  ACTIVE30_NVIC_IABR13_bit at NVIC_IABR13.B30;
    sbit  ACTIVE31_NVIC_IABR13_bit at NVIC_IABR13.B31;

sfr far unsigned long   volatile NVIC_IABR14          absolute 0xE000E338;
    sbit  ACTIVE0_NVIC_IABR14_bit at NVIC_IABR14.B0;
    sbit  ACTIVE1_NVIC_IABR14_bit at NVIC_IABR14.B1;
    sbit  ACTIVE2_NVIC_IABR14_bit at NVIC_IABR14.B2;
    sbit  ACTIVE3_NVIC_IABR14_bit at NVIC_IABR14.B3;
    sbit  ACTIVE4_NVIC_IABR14_bit at NVIC_IABR14.B4;
    sbit  ACTIVE5_NVIC_IABR14_bit at NVIC_IABR14.B5;
    sbit  ACTIVE6_NVIC_IABR14_bit at NVIC_IABR14.B6;
    sbit  ACTIVE7_NVIC_IABR14_bit at NVIC_IABR14.B7;
    sbit  ACTIVE8_NVIC_IABR14_bit at NVIC_IABR14.B8;
    sbit  ACTIVE9_NVIC_IABR14_bit at NVIC_IABR14.B9;
    sbit  ACTIVE10_NVIC_IABR14_bit at NVIC_IABR14.B10;
    sbit  ACTIVE11_NVIC_IABR14_bit at NVIC_IABR14.B11;
    sbit  ACTIVE12_NVIC_IABR14_bit at NVIC_IABR14.B12;
    sbit  ACTIVE13_NVIC_IABR14_bit at NVIC_IABR14.B13;
    sbit  ACTIVE14_NVIC_IABR14_bit at NVIC_IABR14.B14;
    sbit  ACTIVE15_NVIC_IABR14_bit at NVIC_IABR14.B15;
    sbit  ACTIVE16_NVIC_IABR14_bit at NVIC_IABR14.B16;
    sbit  ACTIVE17_NVIC_IABR14_bit at NVIC_IABR14.B17;
    sbit  ACTIVE18_NVIC_IABR14_bit at NVIC_IABR14.B18;
    sbit  ACTIVE19_NVIC_IABR14_bit at NVIC_IABR14.B19;
    sbit  ACTIVE20_NVIC_IABR14_bit at NVIC_IABR14.B20;
    sbit  ACTIVE21_NVIC_IABR14_bit at NVIC_IABR14.B21;
    sbit  ACTIVE22_NVIC_IABR14_bit at NVIC_IABR14.B22;
    sbit  ACTIVE23_NVIC_IABR14_bit at NVIC_IABR14.B23;
    sbit  ACTIVE24_NVIC_IABR14_bit at NVIC_IABR14.B24;
    sbit  ACTIVE25_NVIC_IABR14_bit at NVIC_IABR14.B25;
    sbit  ACTIVE26_NVIC_IABR14_bit at NVIC_IABR14.B26;
    sbit  ACTIVE27_NVIC_IABR14_bit at NVIC_IABR14.B27;
    sbit  ACTIVE28_NVIC_IABR14_bit at NVIC_IABR14.B28;
    sbit  ACTIVE29_NVIC_IABR14_bit at NVIC_IABR14.B29;
    sbit  ACTIVE30_NVIC_IABR14_bit at NVIC_IABR14.B30;
    sbit  ACTIVE31_NVIC_IABR14_bit at NVIC_IABR14.B31;

sfr far unsigned long   volatile NVIC_IABR15          absolute 0xE000E33C;
    sbit  ACTIVE0_NVIC_IABR15_bit at NVIC_IABR15.B0;
    sbit  ACTIVE1_NVIC_IABR15_bit at NVIC_IABR15.B1;
    sbit  ACTIVE2_NVIC_IABR15_bit at NVIC_IABR15.B2;
    sbit  ACTIVE3_NVIC_IABR15_bit at NVIC_IABR15.B3;
    sbit  ACTIVE4_NVIC_IABR15_bit at NVIC_IABR15.B4;
    sbit  ACTIVE5_NVIC_IABR15_bit at NVIC_IABR15.B5;
    sbit  ACTIVE6_NVIC_IABR15_bit at NVIC_IABR15.B6;
    sbit  ACTIVE7_NVIC_IABR15_bit at NVIC_IABR15.B7;
    sbit  ACTIVE8_NVIC_IABR15_bit at NVIC_IABR15.B8;
    sbit  ACTIVE9_NVIC_IABR15_bit at NVIC_IABR15.B9;
    sbit  ACTIVE10_NVIC_IABR15_bit at NVIC_IABR15.B10;
    sbit  ACTIVE11_NVIC_IABR15_bit at NVIC_IABR15.B11;
    sbit  ACTIVE12_NVIC_IABR15_bit at NVIC_IABR15.B12;
    sbit  ACTIVE13_NVIC_IABR15_bit at NVIC_IABR15.B13;
    sbit  ACTIVE14_NVIC_IABR15_bit at NVIC_IABR15.B14;
    sbit  ACTIVE15_NVIC_IABR15_bit at NVIC_IABR15.B15;
    sbit  ACTIVE16_NVIC_IABR15_bit at NVIC_IABR15.B16;
    sbit  ACTIVE17_NVIC_IABR15_bit at NVIC_IABR15.B17;
    sbit  ACTIVE18_NVIC_IABR15_bit at NVIC_IABR15.B18;
    sbit  ACTIVE19_NVIC_IABR15_bit at NVIC_IABR15.B19;
    sbit  ACTIVE20_NVIC_IABR15_bit at NVIC_IABR15.B20;
    sbit  ACTIVE21_NVIC_IABR15_bit at NVIC_IABR15.B21;
    sbit  ACTIVE22_NVIC_IABR15_bit at NVIC_IABR15.B22;
    sbit  ACTIVE23_NVIC_IABR15_bit at NVIC_IABR15.B23;
    sbit  ACTIVE24_NVIC_IABR15_bit at NVIC_IABR15.B24;
    sbit  ACTIVE25_NVIC_IABR15_bit at NVIC_IABR15.B25;
    sbit  ACTIVE26_NVIC_IABR15_bit at NVIC_IABR15.B26;
    sbit  ACTIVE27_NVIC_IABR15_bit at NVIC_IABR15.B27;
    sbit  ACTIVE28_NVIC_IABR15_bit at NVIC_IABR15.B28;
    sbit  ACTIVE29_NVIC_IABR15_bit at NVIC_IABR15.B29;
    sbit  ACTIVE30_NVIC_IABR15_bit at NVIC_IABR15.B30;
    sbit  ACTIVE31_NVIC_IABR15_bit at NVIC_IABR15.B31;

sfr far unsigned long   volatile NVIC_IPR0            absolute 0xE000E400;
    const register unsigned short int IPR_N00 = 0;
    sbit  IPR_N00_bit at NVIC_IPR0.B0;
    const register unsigned short int IPR_N01 = 1;
    sbit  IPR_N01_bit at NVIC_IPR0.B1;
    const register unsigned short int IPR_N02 = 2;
    sbit  IPR_N02_bit at NVIC_IPR0.B2;
    const register unsigned short int IPR_N03 = 3;
    sbit  IPR_N03_bit at NVIC_IPR0.B3;
    const register unsigned short int IPR_N04 = 4;
    sbit  IPR_N04_bit at NVIC_IPR0.B4;
    const register unsigned short int IPR_N05 = 5;
    sbit  IPR_N05_bit at NVIC_IPR0.B5;
    const register unsigned short int IPR_N06 = 6;
    sbit  IPR_N06_bit at NVIC_IPR0.B6;
    const register unsigned short int IPR_N07 = 7;
    sbit  IPR_N07_bit at NVIC_IPR0.B7;
    const register unsigned short int IPR_N10 = 8;
    sbit  IPR_N10_bit at NVIC_IPR0.B8;
    const register unsigned short int IPR_N11 = 9;
    sbit  IPR_N11_bit at NVIC_IPR0.B9;
    const register unsigned short int IPR_N12 = 10;
    sbit  IPR_N12_bit at NVIC_IPR0.B10;
    const register unsigned short int IPR_N13 = 11;
    sbit  IPR_N13_bit at NVIC_IPR0.B11;
    const register unsigned short int IPR_N14 = 12;
    sbit  IPR_N14_bit at NVIC_IPR0.B12;
    const register unsigned short int IPR_N15 = 13;
    sbit  IPR_N15_bit at NVIC_IPR0.B13;
    const register unsigned short int IPR_N16 = 14;
    sbit  IPR_N16_bit at NVIC_IPR0.B14;
    const register unsigned short int IPR_N17 = 15;
    sbit  IPR_N17_bit at NVIC_IPR0.B15;
    const register unsigned short int IPR_N20 = 16;
    sbit  IPR_N20_bit at NVIC_IPR0.B16;
    const register unsigned short int IPR_N21 = 17;
    sbit  IPR_N21_bit at NVIC_IPR0.B17;
    const register unsigned short int IPR_N22 = 18;
    sbit  IPR_N22_bit at NVIC_IPR0.B18;
    const register unsigned short int IPR_N23 = 19;
    sbit  IPR_N23_bit at NVIC_IPR0.B19;
    const register unsigned short int IPR_N24 = 20;
    sbit  IPR_N24_bit at NVIC_IPR0.B20;
    const register unsigned short int IPR_N25 = 21;
    sbit  IPR_N25_bit at NVIC_IPR0.B21;
    const register unsigned short int IPR_N26 = 22;
    sbit  IPR_N26_bit at NVIC_IPR0.B22;
    const register unsigned short int IPR_N27 = 23;
    sbit  IPR_N27_bit at NVIC_IPR0.B23;
    const register unsigned short int IPR_N30 = 24;
    sbit  IPR_N30_bit at NVIC_IPR0.B24;
    const register unsigned short int IPR_N31 = 25;
    sbit  IPR_N31_bit at NVIC_IPR0.B25;
    const register unsigned short int IPR_N32 = 26;
    sbit  IPR_N32_bit at NVIC_IPR0.B26;
    const register unsigned short int IPR_N33 = 27;
    sbit  IPR_N33_bit at NVIC_IPR0.B27;
    const register unsigned short int IPR_N34 = 28;
    sbit  IPR_N34_bit at NVIC_IPR0.B28;
    const register unsigned short int IPR_N35 = 29;
    sbit  IPR_N35_bit at NVIC_IPR0.B29;
    const register unsigned short int IPR_N36 = 30;
    sbit  IPR_N36_bit at NVIC_IPR0.B30;
    const register unsigned short int IPR_N37 = 31;
    sbit  IPR_N37_bit at NVIC_IPR0.B31;

sfr far unsigned long   volatile NVIC_IPR1            absolute 0xE000E404;
    sbit  IPR_N00_NVIC_IPR1_bit at NVIC_IPR1.B0;
    sbit  IPR_N01_NVIC_IPR1_bit at NVIC_IPR1.B1;
    sbit  IPR_N02_NVIC_IPR1_bit at NVIC_IPR1.B2;
    sbit  IPR_N03_NVIC_IPR1_bit at NVIC_IPR1.B3;
    sbit  IPR_N04_NVIC_IPR1_bit at NVIC_IPR1.B4;
    sbit  IPR_N05_NVIC_IPR1_bit at NVIC_IPR1.B5;
    sbit  IPR_N06_NVIC_IPR1_bit at NVIC_IPR1.B6;
    sbit  IPR_N07_NVIC_IPR1_bit at NVIC_IPR1.B7;
    sbit  IPR_N10_NVIC_IPR1_bit at NVIC_IPR1.B8;
    sbit  IPR_N11_NVIC_IPR1_bit at NVIC_IPR1.B9;
    sbit  IPR_N12_NVIC_IPR1_bit at NVIC_IPR1.B10;
    sbit  IPR_N13_NVIC_IPR1_bit at NVIC_IPR1.B11;
    sbit  IPR_N14_NVIC_IPR1_bit at NVIC_IPR1.B12;
    sbit  IPR_N15_NVIC_IPR1_bit at NVIC_IPR1.B13;
    sbit  IPR_N16_NVIC_IPR1_bit at NVIC_IPR1.B14;
    sbit  IPR_N17_NVIC_IPR1_bit at NVIC_IPR1.B15;
    sbit  IPR_N20_NVIC_IPR1_bit at NVIC_IPR1.B16;
    sbit  IPR_N21_NVIC_IPR1_bit at NVIC_IPR1.B17;
    sbit  IPR_N22_NVIC_IPR1_bit at NVIC_IPR1.B18;
    sbit  IPR_N23_NVIC_IPR1_bit at NVIC_IPR1.B19;
    sbit  IPR_N24_NVIC_IPR1_bit at NVIC_IPR1.B20;
    sbit  IPR_N25_NVIC_IPR1_bit at NVIC_IPR1.B21;
    sbit  IPR_N26_NVIC_IPR1_bit at NVIC_IPR1.B22;
    sbit  IPR_N27_NVIC_IPR1_bit at NVIC_IPR1.B23;
    sbit  IPR_N30_NVIC_IPR1_bit at NVIC_IPR1.B24;
    sbit  IPR_N31_NVIC_IPR1_bit at NVIC_IPR1.B25;
    sbit  IPR_N32_NVIC_IPR1_bit at NVIC_IPR1.B26;
    sbit  IPR_N33_NVIC_IPR1_bit at NVIC_IPR1.B27;
    sbit  IPR_N34_NVIC_IPR1_bit at NVIC_IPR1.B28;
    sbit  IPR_N35_NVIC_IPR1_bit at NVIC_IPR1.B29;
    sbit  IPR_N36_NVIC_IPR1_bit at NVIC_IPR1.B30;
    sbit  IPR_N37_NVIC_IPR1_bit at NVIC_IPR1.B31;

sfr far unsigned long   volatile NVIC_IPR2            absolute 0xE000E408;
    sbit  IPR_N00_NVIC_IPR2_bit at NVIC_IPR2.B0;
    sbit  IPR_N01_NVIC_IPR2_bit at NVIC_IPR2.B1;
    sbit  IPR_N02_NVIC_IPR2_bit at NVIC_IPR2.B2;
    sbit  IPR_N03_NVIC_IPR2_bit at NVIC_IPR2.B3;
    sbit  IPR_N04_NVIC_IPR2_bit at NVIC_IPR2.B4;
    sbit  IPR_N05_NVIC_IPR2_bit at NVIC_IPR2.B5;
    sbit  IPR_N06_NVIC_IPR2_bit at NVIC_IPR2.B6;
    sbit  IPR_N07_NVIC_IPR2_bit at NVIC_IPR2.B7;
    sbit  IPR_N10_NVIC_IPR2_bit at NVIC_IPR2.B8;
    sbit  IPR_N11_NVIC_IPR2_bit at NVIC_IPR2.B9;
    sbit  IPR_N12_NVIC_IPR2_bit at NVIC_IPR2.B10;
    sbit  IPR_N13_NVIC_IPR2_bit at NVIC_IPR2.B11;
    sbit  IPR_N14_NVIC_IPR2_bit at NVIC_IPR2.B12;
    sbit  IPR_N15_NVIC_IPR2_bit at NVIC_IPR2.B13;
    sbit  IPR_N16_NVIC_IPR2_bit at NVIC_IPR2.B14;
    sbit  IPR_N17_NVIC_IPR2_bit at NVIC_IPR2.B15;
    sbit  IPR_N20_NVIC_IPR2_bit at NVIC_IPR2.B16;
    sbit  IPR_N21_NVIC_IPR2_bit at NVIC_IPR2.B17;
    sbit  IPR_N22_NVIC_IPR2_bit at NVIC_IPR2.B18;
    sbit  IPR_N23_NVIC_IPR2_bit at NVIC_IPR2.B19;
    sbit  IPR_N24_NVIC_IPR2_bit at NVIC_IPR2.B20;
    sbit  IPR_N25_NVIC_IPR2_bit at NVIC_IPR2.B21;
    sbit  IPR_N26_NVIC_IPR2_bit at NVIC_IPR2.B22;
    sbit  IPR_N27_NVIC_IPR2_bit at NVIC_IPR2.B23;
    sbit  IPR_N30_NVIC_IPR2_bit at NVIC_IPR2.B24;
    sbit  IPR_N31_NVIC_IPR2_bit at NVIC_IPR2.B25;
    sbit  IPR_N32_NVIC_IPR2_bit at NVIC_IPR2.B26;
    sbit  IPR_N33_NVIC_IPR2_bit at NVIC_IPR2.B27;
    sbit  IPR_N34_NVIC_IPR2_bit at NVIC_IPR2.B28;
    sbit  IPR_N35_NVIC_IPR2_bit at NVIC_IPR2.B29;
    sbit  IPR_N36_NVIC_IPR2_bit at NVIC_IPR2.B30;
    sbit  IPR_N37_NVIC_IPR2_bit at NVIC_IPR2.B31;

sfr far unsigned long   volatile NVIC_IPR3            absolute 0xE000E40C;
    sbit  IPR_N00_NVIC_IPR3_bit at NVIC_IPR3.B0;
    sbit  IPR_N01_NVIC_IPR3_bit at NVIC_IPR3.B1;
    sbit  IPR_N02_NVIC_IPR3_bit at NVIC_IPR3.B2;
    sbit  IPR_N03_NVIC_IPR3_bit at NVIC_IPR3.B3;
    sbit  IPR_N04_NVIC_IPR3_bit at NVIC_IPR3.B4;
    sbit  IPR_N05_NVIC_IPR3_bit at NVIC_IPR3.B5;
    sbit  IPR_N06_NVIC_IPR3_bit at NVIC_IPR3.B6;
    sbit  IPR_N07_NVIC_IPR3_bit at NVIC_IPR3.B7;
    sbit  IPR_N10_NVIC_IPR3_bit at NVIC_IPR3.B8;
    sbit  IPR_N11_NVIC_IPR3_bit at NVIC_IPR3.B9;
    sbit  IPR_N12_NVIC_IPR3_bit at NVIC_IPR3.B10;
    sbit  IPR_N13_NVIC_IPR3_bit at NVIC_IPR3.B11;
    sbit  IPR_N14_NVIC_IPR3_bit at NVIC_IPR3.B12;
    sbit  IPR_N15_NVIC_IPR3_bit at NVIC_IPR3.B13;
    sbit  IPR_N16_NVIC_IPR3_bit at NVIC_IPR3.B14;
    sbit  IPR_N17_NVIC_IPR3_bit at NVIC_IPR3.B15;
    sbit  IPR_N20_NVIC_IPR3_bit at NVIC_IPR3.B16;
    sbit  IPR_N21_NVIC_IPR3_bit at NVIC_IPR3.B17;
    sbit  IPR_N22_NVIC_IPR3_bit at NVIC_IPR3.B18;
    sbit  IPR_N23_NVIC_IPR3_bit at NVIC_IPR3.B19;
    sbit  IPR_N24_NVIC_IPR3_bit at NVIC_IPR3.B20;
    sbit  IPR_N25_NVIC_IPR3_bit at NVIC_IPR3.B21;
    sbit  IPR_N26_NVIC_IPR3_bit at NVIC_IPR3.B22;
    sbit  IPR_N27_NVIC_IPR3_bit at NVIC_IPR3.B23;
    sbit  IPR_N30_NVIC_IPR3_bit at NVIC_IPR3.B24;
    sbit  IPR_N31_NVIC_IPR3_bit at NVIC_IPR3.B25;
    sbit  IPR_N32_NVIC_IPR3_bit at NVIC_IPR3.B26;
    sbit  IPR_N33_NVIC_IPR3_bit at NVIC_IPR3.B27;
    sbit  IPR_N34_NVIC_IPR3_bit at NVIC_IPR3.B28;
    sbit  IPR_N35_NVIC_IPR3_bit at NVIC_IPR3.B29;
    sbit  IPR_N36_NVIC_IPR3_bit at NVIC_IPR3.B30;
    sbit  IPR_N37_NVIC_IPR3_bit at NVIC_IPR3.B31;

sfr far unsigned long   volatile NVIC_IPR4            absolute 0xE000E410;
    sbit  IPR_N00_NVIC_IPR4_bit at NVIC_IPR4.B0;
    sbit  IPR_N01_NVIC_IPR4_bit at NVIC_IPR4.B1;
    sbit  IPR_N02_NVIC_IPR4_bit at NVIC_IPR4.B2;
    sbit  IPR_N03_NVIC_IPR4_bit at NVIC_IPR4.B3;
    sbit  IPR_N04_NVIC_IPR4_bit at NVIC_IPR4.B4;
    sbit  IPR_N05_NVIC_IPR4_bit at NVIC_IPR4.B5;
    sbit  IPR_N06_NVIC_IPR4_bit at NVIC_IPR4.B6;
    sbit  IPR_N07_NVIC_IPR4_bit at NVIC_IPR4.B7;
    sbit  IPR_N10_NVIC_IPR4_bit at NVIC_IPR4.B8;
    sbit  IPR_N11_NVIC_IPR4_bit at NVIC_IPR4.B9;
    sbit  IPR_N12_NVIC_IPR4_bit at NVIC_IPR4.B10;
    sbit  IPR_N13_NVIC_IPR4_bit at NVIC_IPR4.B11;
    sbit  IPR_N14_NVIC_IPR4_bit at NVIC_IPR4.B12;
    sbit  IPR_N15_NVIC_IPR4_bit at NVIC_IPR4.B13;
    sbit  IPR_N16_NVIC_IPR4_bit at NVIC_IPR4.B14;
    sbit  IPR_N17_NVIC_IPR4_bit at NVIC_IPR4.B15;
    sbit  IPR_N20_NVIC_IPR4_bit at NVIC_IPR4.B16;
    sbit  IPR_N21_NVIC_IPR4_bit at NVIC_IPR4.B17;
    sbit  IPR_N22_NVIC_IPR4_bit at NVIC_IPR4.B18;
    sbit  IPR_N23_NVIC_IPR4_bit at NVIC_IPR4.B19;
    sbit  IPR_N24_NVIC_IPR4_bit at NVIC_IPR4.B20;
    sbit  IPR_N25_NVIC_IPR4_bit at NVIC_IPR4.B21;
    sbit  IPR_N26_NVIC_IPR4_bit at NVIC_IPR4.B22;
    sbit  IPR_N27_NVIC_IPR4_bit at NVIC_IPR4.B23;
    sbit  IPR_N30_NVIC_IPR4_bit at NVIC_IPR4.B24;
    sbit  IPR_N31_NVIC_IPR4_bit at NVIC_IPR4.B25;
    sbit  IPR_N32_NVIC_IPR4_bit at NVIC_IPR4.B26;
    sbit  IPR_N33_NVIC_IPR4_bit at NVIC_IPR4.B27;
    sbit  IPR_N34_NVIC_IPR4_bit at NVIC_IPR4.B28;
    sbit  IPR_N35_NVIC_IPR4_bit at NVIC_IPR4.B29;
    sbit  IPR_N36_NVIC_IPR4_bit at NVIC_IPR4.B30;
    sbit  IPR_N37_NVIC_IPR4_bit at NVIC_IPR4.B31;

sfr far unsigned long   volatile NVIC_IPR5            absolute 0xE000E414;
    sbit  IPR_N00_NVIC_IPR5_bit at NVIC_IPR5.B0;
    sbit  IPR_N01_NVIC_IPR5_bit at NVIC_IPR5.B1;
    sbit  IPR_N02_NVIC_IPR5_bit at NVIC_IPR5.B2;
    sbit  IPR_N03_NVIC_IPR5_bit at NVIC_IPR5.B3;
    sbit  IPR_N04_NVIC_IPR5_bit at NVIC_IPR5.B4;
    sbit  IPR_N05_NVIC_IPR5_bit at NVIC_IPR5.B5;
    sbit  IPR_N06_NVIC_IPR5_bit at NVIC_IPR5.B6;
    sbit  IPR_N07_NVIC_IPR5_bit at NVIC_IPR5.B7;
    sbit  IPR_N10_NVIC_IPR5_bit at NVIC_IPR5.B8;
    sbit  IPR_N11_NVIC_IPR5_bit at NVIC_IPR5.B9;
    sbit  IPR_N12_NVIC_IPR5_bit at NVIC_IPR5.B10;
    sbit  IPR_N13_NVIC_IPR5_bit at NVIC_IPR5.B11;
    sbit  IPR_N14_NVIC_IPR5_bit at NVIC_IPR5.B12;
    sbit  IPR_N15_NVIC_IPR5_bit at NVIC_IPR5.B13;
    sbit  IPR_N16_NVIC_IPR5_bit at NVIC_IPR5.B14;
    sbit  IPR_N17_NVIC_IPR5_bit at NVIC_IPR5.B15;
    sbit  IPR_N20_NVIC_IPR5_bit at NVIC_IPR5.B16;
    sbit  IPR_N21_NVIC_IPR5_bit at NVIC_IPR5.B17;
    sbit  IPR_N22_NVIC_IPR5_bit at NVIC_IPR5.B18;
    sbit  IPR_N23_NVIC_IPR5_bit at NVIC_IPR5.B19;
    sbit  IPR_N24_NVIC_IPR5_bit at NVIC_IPR5.B20;
    sbit  IPR_N25_NVIC_IPR5_bit at NVIC_IPR5.B21;
    sbit  IPR_N26_NVIC_IPR5_bit at NVIC_IPR5.B22;
    sbit  IPR_N27_NVIC_IPR5_bit at NVIC_IPR5.B23;
    sbit  IPR_N30_NVIC_IPR5_bit at NVIC_IPR5.B24;
    sbit  IPR_N31_NVIC_IPR5_bit at NVIC_IPR5.B25;
    sbit  IPR_N32_NVIC_IPR5_bit at NVIC_IPR5.B26;
    sbit  IPR_N33_NVIC_IPR5_bit at NVIC_IPR5.B27;
    sbit  IPR_N34_NVIC_IPR5_bit at NVIC_IPR5.B28;
    sbit  IPR_N35_NVIC_IPR5_bit at NVIC_IPR5.B29;
    sbit  IPR_N36_NVIC_IPR5_bit at NVIC_IPR5.B30;
    sbit  IPR_N37_NVIC_IPR5_bit at NVIC_IPR5.B31;

sfr far unsigned long   volatile NVIC_IPR6            absolute 0xE000E418;
    sbit  IPR_N00_NVIC_IPR6_bit at NVIC_IPR6.B0;
    sbit  IPR_N01_NVIC_IPR6_bit at NVIC_IPR6.B1;
    sbit  IPR_N02_NVIC_IPR6_bit at NVIC_IPR6.B2;
    sbit  IPR_N03_NVIC_IPR6_bit at NVIC_IPR6.B3;
    sbit  IPR_N04_NVIC_IPR6_bit at NVIC_IPR6.B4;
    sbit  IPR_N05_NVIC_IPR6_bit at NVIC_IPR6.B5;
    sbit  IPR_N06_NVIC_IPR6_bit at NVIC_IPR6.B6;
    sbit  IPR_N07_NVIC_IPR6_bit at NVIC_IPR6.B7;
    sbit  IPR_N10_NVIC_IPR6_bit at NVIC_IPR6.B8;
    sbit  IPR_N11_NVIC_IPR6_bit at NVIC_IPR6.B9;
    sbit  IPR_N12_NVIC_IPR6_bit at NVIC_IPR6.B10;
    sbit  IPR_N13_NVIC_IPR6_bit at NVIC_IPR6.B11;
    sbit  IPR_N14_NVIC_IPR6_bit at NVIC_IPR6.B12;
    sbit  IPR_N15_NVIC_IPR6_bit at NVIC_IPR6.B13;
    sbit  IPR_N16_NVIC_IPR6_bit at NVIC_IPR6.B14;
    sbit  IPR_N17_NVIC_IPR6_bit at NVIC_IPR6.B15;
    sbit  IPR_N20_NVIC_IPR6_bit at NVIC_IPR6.B16;
    sbit  IPR_N21_NVIC_IPR6_bit at NVIC_IPR6.B17;
    sbit  IPR_N22_NVIC_IPR6_bit at NVIC_IPR6.B18;
    sbit  IPR_N23_NVIC_IPR6_bit at NVIC_IPR6.B19;
    sbit  IPR_N24_NVIC_IPR6_bit at NVIC_IPR6.B20;
    sbit  IPR_N25_NVIC_IPR6_bit at NVIC_IPR6.B21;
    sbit  IPR_N26_NVIC_IPR6_bit at NVIC_IPR6.B22;
    sbit  IPR_N27_NVIC_IPR6_bit at NVIC_IPR6.B23;
    sbit  IPR_N30_NVIC_IPR6_bit at NVIC_IPR6.B24;
    sbit  IPR_N31_NVIC_IPR6_bit at NVIC_IPR6.B25;
    sbit  IPR_N32_NVIC_IPR6_bit at NVIC_IPR6.B26;
    sbit  IPR_N33_NVIC_IPR6_bit at NVIC_IPR6.B27;
    sbit  IPR_N34_NVIC_IPR6_bit at NVIC_IPR6.B28;
    sbit  IPR_N35_NVIC_IPR6_bit at NVIC_IPR6.B29;
    sbit  IPR_N36_NVIC_IPR6_bit at NVIC_IPR6.B30;
    sbit  IPR_N37_NVIC_IPR6_bit at NVIC_IPR6.B31;

sfr far unsigned long   volatile NVIC_IPR7            absolute 0xE000E41C;
    sbit  IPR_N00_NVIC_IPR7_bit at NVIC_IPR7.B0;
    sbit  IPR_N01_NVIC_IPR7_bit at NVIC_IPR7.B1;
    sbit  IPR_N02_NVIC_IPR7_bit at NVIC_IPR7.B2;
    sbit  IPR_N03_NVIC_IPR7_bit at NVIC_IPR7.B3;
    sbit  IPR_N04_NVIC_IPR7_bit at NVIC_IPR7.B4;
    sbit  IPR_N05_NVIC_IPR7_bit at NVIC_IPR7.B5;
    sbit  IPR_N06_NVIC_IPR7_bit at NVIC_IPR7.B6;
    sbit  IPR_N07_NVIC_IPR7_bit at NVIC_IPR7.B7;
    sbit  IPR_N10_NVIC_IPR7_bit at NVIC_IPR7.B8;
    sbit  IPR_N11_NVIC_IPR7_bit at NVIC_IPR7.B9;
    sbit  IPR_N12_NVIC_IPR7_bit at NVIC_IPR7.B10;
    sbit  IPR_N13_NVIC_IPR7_bit at NVIC_IPR7.B11;
    sbit  IPR_N14_NVIC_IPR7_bit at NVIC_IPR7.B12;
    sbit  IPR_N15_NVIC_IPR7_bit at NVIC_IPR7.B13;
    sbit  IPR_N16_NVIC_IPR7_bit at NVIC_IPR7.B14;
    sbit  IPR_N17_NVIC_IPR7_bit at NVIC_IPR7.B15;
    sbit  IPR_N20_NVIC_IPR7_bit at NVIC_IPR7.B16;
    sbit  IPR_N21_NVIC_IPR7_bit at NVIC_IPR7.B17;
    sbit  IPR_N22_NVIC_IPR7_bit at NVIC_IPR7.B18;
    sbit  IPR_N23_NVIC_IPR7_bit at NVIC_IPR7.B19;
    sbit  IPR_N24_NVIC_IPR7_bit at NVIC_IPR7.B20;
    sbit  IPR_N25_NVIC_IPR7_bit at NVIC_IPR7.B21;
    sbit  IPR_N26_NVIC_IPR7_bit at NVIC_IPR7.B22;
    sbit  IPR_N27_NVIC_IPR7_bit at NVIC_IPR7.B23;
    sbit  IPR_N30_NVIC_IPR7_bit at NVIC_IPR7.B24;
    sbit  IPR_N31_NVIC_IPR7_bit at NVIC_IPR7.B25;
    sbit  IPR_N32_NVIC_IPR7_bit at NVIC_IPR7.B26;
    sbit  IPR_N33_NVIC_IPR7_bit at NVIC_IPR7.B27;
    sbit  IPR_N34_NVIC_IPR7_bit at NVIC_IPR7.B28;
    sbit  IPR_N35_NVIC_IPR7_bit at NVIC_IPR7.B29;
    sbit  IPR_N36_NVIC_IPR7_bit at NVIC_IPR7.B30;
    sbit  IPR_N37_NVIC_IPR7_bit at NVIC_IPR7.B31;

sfr far unsigned long   volatile NVIC_IPR8            absolute 0xE000E420;
    sbit  IPR_N00_NVIC_IPR8_bit at NVIC_IPR8.B0;
    sbit  IPR_N01_NVIC_IPR8_bit at NVIC_IPR8.B1;
    sbit  IPR_N02_NVIC_IPR8_bit at NVIC_IPR8.B2;
    sbit  IPR_N03_NVIC_IPR8_bit at NVIC_IPR8.B3;
    sbit  IPR_N04_NVIC_IPR8_bit at NVIC_IPR8.B4;
    sbit  IPR_N05_NVIC_IPR8_bit at NVIC_IPR8.B5;
    sbit  IPR_N06_NVIC_IPR8_bit at NVIC_IPR8.B6;
    sbit  IPR_N07_NVIC_IPR8_bit at NVIC_IPR8.B7;
    sbit  IPR_N10_NVIC_IPR8_bit at NVIC_IPR8.B8;
    sbit  IPR_N11_NVIC_IPR8_bit at NVIC_IPR8.B9;
    sbit  IPR_N12_NVIC_IPR8_bit at NVIC_IPR8.B10;
    sbit  IPR_N13_NVIC_IPR8_bit at NVIC_IPR8.B11;
    sbit  IPR_N14_NVIC_IPR8_bit at NVIC_IPR8.B12;
    sbit  IPR_N15_NVIC_IPR8_bit at NVIC_IPR8.B13;
    sbit  IPR_N16_NVIC_IPR8_bit at NVIC_IPR8.B14;
    sbit  IPR_N17_NVIC_IPR8_bit at NVIC_IPR8.B15;
    sbit  IPR_N20_NVIC_IPR8_bit at NVIC_IPR8.B16;
    sbit  IPR_N21_NVIC_IPR8_bit at NVIC_IPR8.B17;
    sbit  IPR_N22_NVIC_IPR8_bit at NVIC_IPR8.B18;
    sbit  IPR_N23_NVIC_IPR8_bit at NVIC_IPR8.B19;
    sbit  IPR_N24_NVIC_IPR8_bit at NVIC_IPR8.B20;
    sbit  IPR_N25_NVIC_IPR8_bit at NVIC_IPR8.B21;
    sbit  IPR_N26_NVIC_IPR8_bit at NVIC_IPR8.B22;
    sbit  IPR_N27_NVIC_IPR8_bit at NVIC_IPR8.B23;
    sbit  IPR_N30_NVIC_IPR8_bit at NVIC_IPR8.B24;
    sbit  IPR_N31_NVIC_IPR8_bit at NVIC_IPR8.B25;
    sbit  IPR_N32_NVIC_IPR8_bit at NVIC_IPR8.B26;
    sbit  IPR_N33_NVIC_IPR8_bit at NVIC_IPR8.B27;
    sbit  IPR_N34_NVIC_IPR8_bit at NVIC_IPR8.B28;
    sbit  IPR_N35_NVIC_IPR8_bit at NVIC_IPR8.B29;
    sbit  IPR_N36_NVIC_IPR8_bit at NVIC_IPR8.B30;
    sbit  IPR_N37_NVIC_IPR8_bit at NVIC_IPR8.B31;

sfr far unsigned long   volatile NVIC_IPR9            absolute 0xE000E424;
    sbit  IPR_N00_NVIC_IPR9_bit at NVIC_IPR9.B0;
    sbit  IPR_N01_NVIC_IPR9_bit at NVIC_IPR9.B1;
    sbit  IPR_N02_NVIC_IPR9_bit at NVIC_IPR9.B2;
    sbit  IPR_N03_NVIC_IPR9_bit at NVIC_IPR9.B3;
    sbit  IPR_N04_NVIC_IPR9_bit at NVIC_IPR9.B4;
    sbit  IPR_N05_NVIC_IPR9_bit at NVIC_IPR9.B5;
    sbit  IPR_N06_NVIC_IPR9_bit at NVIC_IPR9.B6;
    sbit  IPR_N07_NVIC_IPR9_bit at NVIC_IPR9.B7;
    sbit  IPR_N10_NVIC_IPR9_bit at NVIC_IPR9.B8;
    sbit  IPR_N11_NVIC_IPR9_bit at NVIC_IPR9.B9;
    sbit  IPR_N12_NVIC_IPR9_bit at NVIC_IPR9.B10;
    sbit  IPR_N13_NVIC_IPR9_bit at NVIC_IPR9.B11;
    sbit  IPR_N14_NVIC_IPR9_bit at NVIC_IPR9.B12;
    sbit  IPR_N15_NVIC_IPR9_bit at NVIC_IPR9.B13;
    sbit  IPR_N16_NVIC_IPR9_bit at NVIC_IPR9.B14;
    sbit  IPR_N17_NVIC_IPR9_bit at NVIC_IPR9.B15;
    sbit  IPR_N20_NVIC_IPR9_bit at NVIC_IPR9.B16;
    sbit  IPR_N21_NVIC_IPR9_bit at NVIC_IPR9.B17;
    sbit  IPR_N22_NVIC_IPR9_bit at NVIC_IPR9.B18;
    sbit  IPR_N23_NVIC_IPR9_bit at NVIC_IPR9.B19;
    sbit  IPR_N24_NVIC_IPR9_bit at NVIC_IPR9.B20;
    sbit  IPR_N25_NVIC_IPR9_bit at NVIC_IPR9.B21;
    sbit  IPR_N26_NVIC_IPR9_bit at NVIC_IPR9.B22;
    sbit  IPR_N27_NVIC_IPR9_bit at NVIC_IPR9.B23;
    sbit  IPR_N30_NVIC_IPR9_bit at NVIC_IPR9.B24;
    sbit  IPR_N31_NVIC_IPR9_bit at NVIC_IPR9.B25;
    sbit  IPR_N32_NVIC_IPR9_bit at NVIC_IPR9.B26;
    sbit  IPR_N33_NVIC_IPR9_bit at NVIC_IPR9.B27;
    sbit  IPR_N34_NVIC_IPR9_bit at NVIC_IPR9.B28;
    sbit  IPR_N35_NVIC_IPR9_bit at NVIC_IPR9.B29;
    sbit  IPR_N36_NVIC_IPR9_bit at NVIC_IPR9.B30;
    sbit  IPR_N37_NVIC_IPR9_bit at NVIC_IPR9.B31;

sfr far unsigned long   volatile NVIC_IPR10           absolute 0xE000E428;
    sbit  IPR_N00_NVIC_IPR10_bit at NVIC_IPR10.B0;
    sbit  IPR_N01_NVIC_IPR10_bit at NVIC_IPR10.B1;
    sbit  IPR_N02_NVIC_IPR10_bit at NVIC_IPR10.B2;
    sbit  IPR_N03_NVIC_IPR10_bit at NVIC_IPR10.B3;
    sbit  IPR_N04_NVIC_IPR10_bit at NVIC_IPR10.B4;
    sbit  IPR_N05_NVIC_IPR10_bit at NVIC_IPR10.B5;
    sbit  IPR_N06_NVIC_IPR10_bit at NVIC_IPR10.B6;
    sbit  IPR_N07_NVIC_IPR10_bit at NVIC_IPR10.B7;
    sbit  IPR_N10_NVIC_IPR10_bit at NVIC_IPR10.B8;
    sbit  IPR_N11_NVIC_IPR10_bit at NVIC_IPR10.B9;
    sbit  IPR_N12_NVIC_IPR10_bit at NVIC_IPR10.B10;
    sbit  IPR_N13_NVIC_IPR10_bit at NVIC_IPR10.B11;
    sbit  IPR_N14_NVIC_IPR10_bit at NVIC_IPR10.B12;
    sbit  IPR_N15_NVIC_IPR10_bit at NVIC_IPR10.B13;
    sbit  IPR_N16_NVIC_IPR10_bit at NVIC_IPR10.B14;
    sbit  IPR_N17_NVIC_IPR10_bit at NVIC_IPR10.B15;
    sbit  IPR_N20_NVIC_IPR10_bit at NVIC_IPR10.B16;
    sbit  IPR_N21_NVIC_IPR10_bit at NVIC_IPR10.B17;
    sbit  IPR_N22_NVIC_IPR10_bit at NVIC_IPR10.B18;
    sbit  IPR_N23_NVIC_IPR10_bit at NVIC_IPR10.B19;
    sbit  IPR_N24_NVIC_IPR10_bit at NVIC_IPR10.B20;
    sbit  IPR_N25_NVIC_IPR10_bit at NVIC_IPR10.B21;
    sbit  IPR_N26_NVIC_IPR10_bit at NVIC_IPR10.B22;
    sbit  IPR_N27_NVIC_IPR10_bit at NVIC_IPR10.B23;
    sbit  IPR_N30_NVIC_IPR10_bit at NVIC_IPR10.B24;
    sbit  IPR_N31_NVIC_IPR10_bit at NVIC_IPR10.B25;
    sbit  IPR_N32_NVIC_IPR10_bit at NVIC_IPR10.B26;
    sbit  IPR_N33_NVIC_IPR10_bit at NVIC_IPR10.B27;
    sbit  IPR_N34_NVIC_IPR10_bit at NVIC_IPR10.B28;
    sbit  IPR_N35_NVIC_IPR10_bit at NVIC_IPR10.B29;
    sbit  IPR_N36_NVIC_IPR10_bit at NVIC_IPR10.B30;
    sbit  IPR_N37_NVIC_IPR10_bit at NVIC_IPR10.B31;

sfr far unsigned long   volatile NVIC_IPR11           absolute 0xE000E42C;
    sbit  IPR_N00_NVIC_IPR11_bit at NVIC_IPR11.B0;
    sbit  IPR_N01_NVIC_IPR11_bit at NVIC_IPR11.B1;
    sbit  IPR_N02_NVIC_IPR11_bit at NVIC_IPR11.B2;
    sbit  IPR_N03_NVIC_IPR11_bit at NVIC_IPR11.B3;
    sbit  IPR_N04_NVIC_IPR11_bit at NVIC_IPR11.B4;
    sbit  IPR_N05_NVIC_IPR11_bit at NVIC_IPR11.B5;
    sbit  IPR_N06_NVIC_IPR11_bit at NVIC_IPR11.B6;
    sbit  IPR_N07_NVIC_IPR11_bit at NVIC_IPR11.B7;
    sbit  IPR_N10_NVIC_IPR11_bit at NVIC_IPR11.B8;
    sbit  IPR_N11_NVIC_IPR11_bit at NVIC_IPR11.B9;
    sbit  IPR_N12_NVIC_IPR11_bit at NVIC_IPR11.B10;
    sbit  IPR_N13_NVIC_IPR11_bit at NVIC_IPR11.B11;
    sbit  IPR_N14_NVIC_IPR11_bit at NVIC_IPR11.B12;
    sbit  IPR_N15_NVIC_IPR11_bit at NVIC_IPR11.B13;
    sbit  IPR_N16_NVIC_IPR11_bit at NVIC_IPR11.B14;
    sbit  IPR_N17_NVIC_IPR11_bit at NVIC_IPR11.B15;
    sbit  IPR_N20_NVIC_IPR11_bit at NVIC_IPR11.B16;
    sbit  IPR_N21_NVIC_IPR11_bit at NVIC_IPR11.B17;
    sbit  IPR_N22_NVIC_IPR11_bit at NVIC_IPR11.B18;
    sbit  IPR_N23_NVIC_IPR11_bit at NVIC_IPR11.B19;
    sbit  IPR_N24_NVIC_IPR11_bit at NVIC_IPR11.B20;
    sbit  IPR_N25_NVIC_IPR11_bit at NVIC_IPR11.B21;
    sbit  IPR_N26_NVIC_IPR11_bit at NVIC_IPR11.B22;
    sbit  IPR_N27_NVIC_IPR11_bit at NVIC_IPR11.B23;
    sbit  IPR_N30_NVIC_IPR11_bit at NVIC_IPR11.B24;
    sbit  IPR_N31_NVIC_IPR11_bit at NVIC_IPR11.B25;
    sbit  IPR_N32_NVIC_IPR11_bit at NVIC_IPR11.B26;
    sbit  IPR_N33_NVIC_IPR11_bit at NVIC_IPR11.B27;
    sbit  IPR_N34_NVIC_IPR11_bit at NVIC_IPR11.B28;
    sbit  IPR_N35_NVIC_IPR11_bit at NVIC_IPR11.B29;
    sbit  IPR_N36_NVIC_IPR11_bit at NVIC_IPR11.B30;
    sbit  IPR_N37_NVIC_IPR11_bit at NVIC_IPR11.B31;

sfr far unsigned long   volatile NVIC_IPR12           absolute 0xE000E430;
    sbit  IPR_N00_NVIC_IPR12_bit at NVIC_IPR12.B0;
    sbit  IPR_N01_NVIC_IPR12_bit at NVIC_IPR12.B1;
    sbit  IPR_N02_NVIC_IPR12_bit at NVIC_IPR12.B2;
    sbit  IPR_N03_NVIC_IPR12_bit at NVIC_IPR12.B3;
    sbit  IPR_N04_NVIC_IPR12_bit at NVIC_IPR12.B4;
    sbit  IPR_N05_NVIC_IPR12_bit at NVIC_IPR12.B5;
    sbit  IPR_N06_NVIC_IPR12_bit at NVIC_IPR12.B6;
    sbit  IPR_N07_NVIC_IPR12_bit at NVIC_IPR12.B7;
    sbit  IPR_N10_NVIC_IPR12_bit at NVIC_IPR12.B8;
    sbit  IPR_N11_NVIC_IPR12_bit at NVIC_IPR12.B9;
    sbit  IPR_N12_NVIC_IPR12_bit at NVIC_IPR12.B10;
    sbit  IPR_N13_NVIC_IPR12_bit at NVIC_IPR12.B11;
    sbit  IPR_N14_NVIC_IPR12_bit at NVIC_IPR12.B12;
    sbit  IPR_N15_NVIC_IPR12_bit at NVIC_IPR12.B13;
    sbit  IPR_N16_NVIC_IPR12_bit at NVIC_IPR12.B14;
    sbit  IPR_N17_NVIC_IPR12_bit at NVIC_IPR12.B15;
    sbit  IPR_N20_NVIC_IPR12_bit at NVIC_IPR12.B16;
    sbit  IPR_N21_NVIC_IPR12_bit at NVIC_IPR12.B17;
    sbit  IPR_N22_NVIC_IPR12_bit at NVIC_IPR12.B18;
    sbit  IPR_N23_NVIC_IPR12_bit at NVIC_IPR12.B19;
    sbit  IPR_N24_NVIC_IPR12_bit at NVIC_IPR12.B20;
    sbit  IPR_N25_NVIC_IPR12_bit at NVIC_IPR12.B21;
    sbit  IPR_N26_NVIC_IPR12_bit at NVIC_IPR12.B22;
    sbit  IPR_N27_NVIC_IPR12_bit at NVIC_IPR12.B23;
    sbit  IPR_N30_NVIC_IPR12_bit at NVIC_IPR12.B24;
    sbit  IPR_N31_NVIC_IPR12_bit at NVIC_IPR12.B25;
    sbit  IPR_N32_NVIC_IPR12_bit at NVIC_IPR12.B26;
    sbit  IPR_N33_NVIC_IPR12_bit at NVIC_IPR12.B27;
    sbit  IPR_N34_NVIC_IPR12_bit at NVIC_IPR12.B28;
    sbit  IPR_N35_NVIC_IPR12_bit at NVIC_IPR12.B29;
    sbit  IPR_N36_NVIC_IPR12_bit at NVIC_IPR12.B30;
    sbit  IPR_N37_NVIC_IPR12_bit at NVIC_IPR12.B31;

sfr far unsigned long   volatile NVIC_IPR13           absolute 0xE000E434;
    sbit  IPR_N00_NVIC_IPR13_bit at NVIC_IPR13.B0;
    sbit  IPR_N01_NVIC_IPR13_bit at NVIC_IPR13.B1;
    sbit  IPR_N02_NVIC_IPR13_bit at NVIC_IPR13.B2;
    sbit  IPR_N03_NVIC_IPR13_bit at NVIC_IPR13.B3;
    sbit  IPR_N04_NVIC_IPR13_bit at NVIC_IPR13.B4;
    sbit  IPR_N05_NVIC_IPR13_bit at NVIC_IPR13.B5;
    sbit  IPR_N06_NVIC_IPR13_bit at NVIC_IPR13.B6;
    sbit  IPR_N07_NVIC_IPR13_bit at NVIC_IPR13.B7;
    sbit  IPR_N10_NVIC_IPR13_bit at NVIC_IPR13.B8;
    sbit  IPR_N11_NVIC_IPR13_bit at NVIC_IPR13.B9;
    sbit  IPR_N12_NVIC_IPR13_bit at NVIC_IPR13.B10;
    sbit  IPR_N13_NVIC_IPR13_bit at NVIC_IPR13.B11;
    sbit  IPR_N14_NVIC_IPR13_bit at NVIC_IPR13.B12;
    sbit  IPR_N15_NVIC_IPR13_bit at NVIC_IPR13.B13;
    sbit  IPR_N16_NVIC_IPR13_bit at NVIC_IPR13.B14;
    sbit  IPR_N17_NVIC_IPR13_bit at NVIC_IPR13.B15;
    sbit  IPR_N20_NVIC_IPR13_bit at NVIC_IPR13.B16;
    sbit  IPR_N21_NVIC_IPR13_bit at NVIC_IPR13.B17;
    sbit  IPR_N22_NVIC_IPR13_bit at NVIC_IPR13.B18;
    sbit  IPR_N23_NVIC_IPR13_bit at NVIC_IPR13.B19;
    sbit  IPR_N24_NVIC_IPR13_bit at NVIC_IPR13.B20;
    sbit  IPR_N25_NVIC_IPR13_bit at NVIC_IPR13.B21;
    sbit  IPR_N26_NVIC_IPR13_bit at NVIC_IPR13.B22;
    sbit  IPR_N27_NVIC_IPR13_bit at NVIC_IPR13.B23;
    sbit  IPR_N30_NVIC_IPR13_bit at NVIC_IPR13.B24;
    sbit  IPR_N31_NVIC_IPR13_bit at NVIC_IPR13.B25;
    sbit  IPR_N32_NVIC_IPR13_bit at NVIC_IPR13.B26;
    sbit  IPR_N33_NVIC_IPR13_bit at NVIC_IPR13.B27;
    sbit  IPR_N34_NVIC_IPR13_bit at NVIC_IPR13.B28;
    sbit  IPR_N35_NVIC_IPR13_bit at NVIC_IPR13.B29;
    sbit  IPR_N36_NVIC_IPR13_bit at NVIC_IPR13.B30;
    sbit  IPR_N37_NVIC_IPR13_bit at NVIC_IPR13.B31;

sfr far unsigned long   volatile NVIC_IPR14           absolute 0xE000E438;
    sbit  IPR_N00_NVIC_IPR14_bit at NVIC_IPR14.B0;
    sbit  IPR_N01_NVIC_IPR14_bit at NVIC_IPR14.B1;
    sbit  IPR_N02_NVIC_IPR14_bit at NVIC_IPR14.B2;
    sbit  IPR_N03_NVIC_IPR14_bit at NVIC_IPR14.B3;
    sbit  IPR_N04_NVIC_IPR14_bit at NVIC_IPR14.B4;
    sbit  IPR_N05_NVIC_IPR14_bit at NVIC_IPR14.B5;
    sbit  IPR_N06_NVIC_IPR14_bit at NVIC_IPR14.B6;
    sbit  IPR_N07_NVIC_IPR14_bit at NVIC_IPR14.B7;
    sbit  IPR_N10_NVIC_IPR14_bit at NVIC_IPR14.B8;
    sbit  IPR_N11_NVIC_IPR14_bit at NVIC_IPR14.B9;
    sbit  IPR_N12_NVIC_IPR14_bit at NVIC_IPR14.B10;
    sbit  IPR_N13_NVIC_IPR14_bit at NVIC_IPR14.B11;
    sbit  IPR_N14_NVIC_IPR14_bit at NVIC_IPR14.B12;
    sbit  IPR_N15_NVIC_IPR14_bit at NVIC_IPR14.B13;
    sbit  IPR_N16_NVIC_IPR14_bit at NVIC_IPR14.B14;
    sbit  IPR_N17_NVIC_IPR14_bit at NVIC_IPR14.B15;
    sbit  IPR_N20_NVIC_IPR14_bit at NVIC_IPR14.B16;
    sbit  IPR_N21_NVIC_IPR14_bit at NVIC_IPR14.B17;
    sbit  IPR_N22_NVIC_IPR14_bit at NVIC_IPR14.B18;
    sbit  IPR_N23_NVIC_IPR14_bit at NVIC_IPR14.B19;
    sbit  IPR_N24_NVIC_IPR14_bit at NVIC_IPR14.B20;
    sbit  IPR_N25_NVIC_IPR14_bit at NVIC_IPR14.B21;
    sbit  IPR_N26_NVIC_IPR14_bit at NVIC_IPR14.B22;
    sbit  IPR_N27_NVIC_IPR14_bit at NVIC_IPR14.B23;
    sbit  IPR_N30_NVIC_IPR14_bit at NVIC_IPR14.B24;
    sbit  IPR_N31_NVIC_IPR14_bit at NVIC_IPR14.B25;
    sbit  IPR_N32_NVIC_IPR14_bit at NVIC_IPR14.B26;
    sbit  IPR_N33_NVIC_IPR14_bit at NVIC_IPR14.B27;
    sbit  IPR_N34_NVIC_IPR14_bit at NVIC_IPR14.B28;
    sbit  IPR_N35_NVIC_IPR14_bit at NVIC_IPR14.B29;
    sbit  IPR_N36_NVIC_IPR14_bit at NVIC_IPR14.B30;
    sbit  IPR_N37_NVIC_IPR14_bit at NVIC_IPR14.B31;

sfr far unsigned long   volatile NVIC_IPR15           absolute 0xE000E43C;
    sbit  IPR_N00_NVIC_IPR15_bit at NVIC_IPR15.B0;
    sbit  IPR_N01_NVIC_IPR15_bit at NVIC_IPR15.B1;
    sbit  IPR_N02_NVIC_IPR15_bit at NVIC_IPR15.B2;
    sbit  IPR_N03_NVIC_IPR15_bit at NVIC_IPR15.B3;
    sbit  IPR_N04_NVIC_IPR15_bit at NVIC_IPR15.B4;
    sbit  IPR_N05_NVIC_IPR15_bit at NVIC_IPR15.B5;
    sbit  IPR_N06_NVIC_IPR15_bit at NVIC_IPR15.B6;
    sbit  IPR_N07_NVIC_IPR15_bit at NVIC_IPR15.B7;
    sbit  IPR_N10_NVIC_IPR15_bit at NVIC_IPR15.B8;
    sbit  IPR_N11_NVIC_IPR15_bit at NVIC_IPR15.B9;
    sbit  IPR_N12_NVIC_IPR15_bit at NVIC_IPR15.B10;
    sbit  IPR_N13_NVIC_IPR15_bit at NVIC_IPR15.B11;
    sbit  IPR_N14_NVIC_IPR15_bit at NVIC_IPR15.B12;
    sbit  IPR_N15_NVIC_IPR15_bit at NVIC_IPR15.B13;
    sbit  IPR_N16_NVIC_IPR15_bit at NVIC_IPR15.B14;
    sbit  IPR_N17_NVIC_IPR15_bit at NVIC_IPR15.B15;
    sbit  IPR_N20_NVIC_IPR15_bit at NVIC_IPR15.B16;
    sbit  IPR_N21_NVIC_IPR15_bit at NVIC_IPR15.B17;
    sbit  IPR_N22_NVIC_IPR15_bit at NVIC_IPR15.B18;
    sbit  IPR_N23_NVIC_IPR15_bit at NVIC_IPR15.B19;
    sbit  IPR_N24_NVIC_IPR15_bit at NVIC_IPR15.B20;
    sbit  IPR_N25_NVIC_IPR15_bit at NVIC_IPR15.B21;
    sbit  IPR_N26_NVIC_IPR15_bit at NVIC_IPR15.B22;
    sbit  IPR_N27_NVIC_IPR15_bit at NVIC_IPR15.B23;
    sbit  IPR_N30_NVIC_IPR15_bit at NVIC_IPR15.B24;
    sbit  IPR_N31_NVIC_IPR15_bit at NVIC_IPR15.B25;
    sbit  IPR_N32_NVIC_IPR15_bit at NVIC_IPR15.B26;
    sbit  IPR_N33_NVIC_IPR15_bit at NVIC_IPR15.B27;
    sbit  IPR_N34_NVIC_IPR15_bit at NVIC_IPR15.B28;
    sbit  IPR_N35_NVIC_IPR15_bit at NVIC_IPR15.B29;
    sbit  IPR_N36_NVIC_IPR15_bit at NVIC_IPR15.B30;
    sbit  IPR_N37_NVIC_IPR15_bit at NVIC_IPR15.B31;

sfr far unsigned long   volatile NVIC_IPR16           absolute 0xE000E440;
    sbit  IPR_N00_NVIC_IPR16_bit at NVIC_IPR16.B0;
    sbit  IPR_N01_NVIC_IPR16_bit at NVIC_IPR16.B1;
    sbit  IPR_N02_NVIC_IPR16_bit at NVIC_IPR16.B2;
    sbit  IPR_N03_NVIC_IPR16_bit at NVIC_IPR16.B3;
    sbit  IPR_N04_NVIC_IPR16_bit at NVIC_IPR16.B4;
    sbit  IPR_N05_NVIC_IPR16_bit at NVIC_IPR16.B5;
    sbit  IPR_N06_NVIC_IPR16_bit at NVIC_IPR16.B6;
    sbit  IPR_N07_NVIC_IPR16_bit at NVIC_IPR16.B7;
    sbit  IPR_N10_NVIC_IPR16_bit at NVIC_IPR16.B8;
    sbit  IPR_N11_NVIC_IPR16_bit at NVIC_IPR16.B9;
    sbit  IPR_N12_NVIC_IPR16_bit at NVIC_IPR16.B10;
    sbit  IPR_N13_NVIC_IPR16_bit at NVIC_IPR16.B11;
    sbit  IPR_N14_NVIC_IPR16_bit at NVIC_IPR16.B12;
    sbit  IPR_N15_NVIC_IPR16_bit at NVIC_IPR16.B13;
    sbit  IPR_N16_NVIC_IPR16_bit at NVIC_IPR16.B14;
    sbit  IPR_N17_NVIC_IPR16_bit at NVIC_IPR16.B15;
    sbit  IPR_N20_NVIC_IPR16_bit at NVIC_IPR16.B16;
    sbit  IPR_N21_NVIC_IPR16_bit at NVIC_IPR16.B17;
    sbit  IPR_N22_NVIC_IPR16_bit at NVIC_IPR16.B18;
    sbit  IPR_N23_NVIC_IPR16_bit at NVIC_IPR16.B19;
    sbit  IPR_N24_NVIC_IPR16_bit at NVIC_IPR16.B20;
    sbit  IPR_N25_NVIC_IPR16_bit at NVIC_IPR16.B21;
    sbit  IPR_N26_NVIC_IPR16_bit at NVIC_IPR16.B22;
    sbit  IPR_N27_NVIC_IPR16_bit at NVIC_IPR16.B23;
    sbit  IPR_N30_NVIC_IPR16_bit at NVIC_IPR16.B24;
    sbit  IPR_N31_NVIC_IPR16_bit at NVIC_IPR16.B25;
    sbit  IPR_N32_NVIC_IPR16_bit at NVIC_IPR16.B26;
    sbit  IPR_N33_NVIC_IPR16_bit at NVIC_IPR16.B27;
    sbit  IPR_N34_NVIC_IPR16_bit at NVIC_IPR16.B28;
    sbit  IPR_N35_NVIC_IPR16_bit at NVIC_IPR16.B29;
    sbit  IPR_N36_NVIC_IPR16_bit at NVIC_IPR16.B30;
    sbit  IPR_N37_NVIC_IPR16_bit at NVIC_IPR16.B31;

sfr far unsigned long   volatile NVIC_IPR17           absolute 0xE000E444;
    sbit  IPR_N00_NVIC_IPR17_bit at NVIC_IPR17.B0;
    sbit  IPR_N01_NVIC_IPR17_bit at NVIC_IPR17.B1;
    sbit  IPR_N02_NVIC_IPR17_bit at NVIC_IPR17.B2;
    sbit  IPR_N03_NVIC_IPR17_bit at NVIC_IPR17.B3;
    sbit  IPR_N04_NVIC_IPR17_bit at NVIC_IPR17.B4;
    sbit  IPR_N05_NVIC_IPR17_bit at NVIC_IPR17.B5;
    sbit  IPR_N06_NVIC_IPR17_bit at NVIC_IPR17.B6;
    sbit  IPR_N07_NVIC_IPR17_bit at NVIC_IPR17.B7;
    sbit  IPR_N10_NVIC_IPR17_bit at NVIC_IPR17.B8;
    sbit  IPR_N11_NVIC_IPR17_bit at NVIC_IPR17.B9;
    sbit  IPR_N12_NVIC_IPR17_bit at NVIC_IPR17.B10;
    sbit  IPR_N13_NVIC_IPR17_bit at NVIC_IPR17.B11;
    sbit  IPR_N14_NVIC_IPR17_bit at NVIC_IPR17.B12;
    sbit  IPR_N15_NVIC_IPR17_bit at NVIC_IPR17.B13;
    sbit  IPR_N16_NVIC_IPR17_bit at NVIC_IPR17.B14;
    sbit  IPR_N17_NVIC_IPR17_bit at NVIC_IPR17.B15;
    sbit  IPR_N20_NVIC_IPR17_bit at NVIC_IPR17.B16;
    sbit  IPR_N21_NVIC_IPR17_bit at NVIC_IPR17.B17;
    sbit  IPR_N22_NVIC_IPR17_bit at NVIC_IPR17.B18;
    sbit  IPR_N23_NVIC_IPR17_bit at NVIC_IPR17.B19;
    sbit  IPR_N24_NVIC_IPR17_bit at NVIC_IPR17.B20;
    sbit  IPR_N25_NVIC_IPR17_bit at NVIC_IPR17.B21;
    sbit  IPR_N26_NVIC_IPR17_bit at NVIC_IPR17.B22;
    sbit  IPR_N27_NVIC_IPR17_bit at NVIC_IPR17.B23;
    sbit  IPR_N30_NVIC_IPR17_bit at NVIC_IPR17.B24;
    sbit  IPR_N31_NVIC_IPR17_bit at NVIC_IPR17.B25;
    sbit  IPR_N32_NVIC_IPR17_bit at NVIC_IPR17.B26;
    sbit  IPR_N33_NVIC_IPR17_bit at NVIC_IPR17.B27;
    sbit  IPR_N34_NVIC_IPR17_bit at NVIC_IPR17.B28;
    sbit  IPR_N35_NVIC_IPR17_bit at NVIC_IPR17.B29;
    sbit  IPR_N36_NVIC_IPR17_bit at NVIC_IPR17.B30;
    sbit  IPR_N37_NVIC_IPR17_bit at NVIC_IPR17.B31;

sfr far unsigned long   volatile NVIC_IPR18           absolute 0xE000E448;
    sbit  IPR_N00_NVIC_IPR18_bit at NVIC_IPR18.B0;
    sbit  IPR_N01_NVIC_IPR18_bit at NVIC_IPR18.B1;
    sbit  IPR_N02_NVIC_IPR18_bit at NVIC_IPR18.B2;
    sbit  IPR_N03_NVIC_IPR18_bit at NVIC_IPR18.B3;
    sbit  IPR_N04_NVIC_IPR18_bit at NVIC_IPR18.B4;
    sbit  IPR_N05_NVIC_IPR18_bit at NVIC_IPR18.B5;
    sbit  IPR_N06_NVIC_IPR18_bit at NVIC_IPR18.B6;
    sbit  IPR_N07_NVIC_IPR18_bit at NVIC_IPR18.B7;
    sbit  IPR_N10_NVIC_IPR18_bit at NVIC_IPR18.B8;
    sbit  IPR_N11_NVIC_IPR18_bit at NVIC_IPR18.B9;
    sbit  IPR_N12_NVIC_IPR18_bit at NVIC_IPR18.B10;
    sbit  IPR_N13_NVIC_IPR18_bit at NVIC_IPR18.B11;
    sbit  IPR_N14_NVIC_IPR18_bit at NVIC_IPR18.B12;
    sbit  IPR_N15_NVIC_IPR18_bit at NVIC_IPR18.B13;
    sbit  IPR_N16_NVIC_IPR18_bit at NVIC_IPR18.B14;
    sbit  IPR_N17_NVIC_IPR18_bit at NVIC_IPR18.B15;
    sbit  IPR_N20_NVIC_IPR18_bit at NVIC_IPR18.B16;
    sbit  IPR_N21_NVIC_IPR18_bit at NVIC_IPR18.B17;
    sbit  IPR_N22_NVIC_IPR18_bit at NVIC_IPR18.B18;
    sbit  IPR_N23_NVIC_IPR18_bit at NVIC_IPR18.B19;
    sbit  IPR_N24_NVIC_IPR18_bit at NVIC_IPR18.B20;
    sbit  IPR_N25_NVIC_IPR18_bit at NVIC_IPR18.B21;
    sbit  IPR_N26_NVIC_IPR18_bit at NVIC_IPR18.B22;
    sbit  IPR_N27_NVIC_IPR18_bit at NVIC_IPR18.B23;
    sbit  IPR_N30_NVIC_IPR18_bit at NVIC_IPR18.B24;
    sbit  IPR_N31_NVIC_IPR18_bit at NVIC_IPR18.B25;
    sbit  IPR_N32_NVIC_IPR18_bit at NVIC_IPR18.B26;
    sbit  IPR_N33_NVIC_IPR18_bit at NVIC_IPR18.B27;
    sbit  IPR_N34_NVIC_IPR18_bit at NVIC_IPR18.B28;
    sbit  IPR_N35_NVIC_IPR18_bit at NVIC_IPR18.B29;
    sbit  IPR_N36_NVIC_IPR18_bit at NVIC_IPR18.B30;
    sbit  IPR_N37_NVIC_IPR18_bit at NVIC_IPR18.B31;

sfr far unsigned long   volatile NVIC_IPR19           absolute 0xE000E44C;
    sbit  IPR_N00_NVIC_IPR19_bit at NVIC_IPR19.B0;
    sbit  IPR_N01_NVIC_IPR19_bit at NVIC_IPR19.B1;
    sbit  IPR_N02_NVIC_IPR19_bit at NVIC_IPR19.B2;
    sbit  IPR_N03_NVIC_IPR19_bit at NVIC_IPR19.B3;
    sbit  IPR_N04_NVIC_IPR19_bit at NVIC_IPR19.B4;
    sbit  IPR_N05_NVIC_IPR19_bit at NVIC_IPR19.B5;
    sbit  IPR_N06_NVIC_IPR19_bit at NVIC_IPR19.B6;
    sbit  IPR_N07_NVIC_IPR19_bit at NVIC_IPR19.B7;
    sbit  IPR_N10_NVIC_IPR19_bit at NVIC_IPR19.B8;
    sbit  IPR_N11_NVIC_IPR19_bit at NVIC_IPR19.B9;
    sbit  IPR_N12_NVIC_IPR19_bit at NVIC_IPR19.B10;
    sbit  IPR_N13_NVIC_IPR19_bit at NVIC_IPR19.B11;
    sbit  IPR_N14_NVIC_IPR19_bit at NVIC_IPR19.B12;
    sbit  IPR_N15_NVIC_IPR19_bit at NVIC_IPR19.B13;
    sbit  IPR_N16_NVIC_IPR19_bit at NVIC_IPR19.B14;
    sbit  IPR_N17_NVIC_IPR19_bit at NVIC_IPR19.B15;
    sbit  IPR_N20_NVIC_IPR19_bit at NVIC_IPR19.B16;
    sbit  IPR_N21_NVIC_IPR19_bit at NVIC_IPR19.B17;
    sbit  IPR_N22_NVIC_IPR19_bit at NVIC_IPR19.B18;
    sbit  IPR_N23_NVIC_IPR19_bit at NVIC_IPR19.B19;
    sbit  IPR_N24_NVIC_IPR19_bit at NVIC_IPR19.B20;
    sbit  IPR_N25_NVIC_IPR19_bit at NVIC_IPR19.B21;
    sbit  IPR_N26_NVIC_IPR19_bit at NVIC_IPR19.B22;
    sbit  IPR_N27_NVIC_IPR19_bit at NVIC_IPR19.B23;
    sbit  IPR_N30_NVIC_IPR19_bit at NVIC_IPR19.B24;
    sbit  IPR_N31_NVIC_IPR19_bit at NVIC_IPR19.B25;
    sbit  IPR_N32_NVIC_IPR19_bit at NVIC_IPR19.B26;
    sbit  IPR_N33_NVIC_IPR19_bit at NVIC_IPR19.B27;
    sbit  IPR_N34_NVIC_IPR19_bit at NVIC_IPR19.B28;
    sbit  IPR_N35_NVIC_IPR19_bit at NVIC_IPR19.B29;
    sbit  IPR_N36_NVIC_IPR19_bit at NVIC_IPR19.B30;
    sbit  IPR_N37_NVIC_IPR19_bit at NVIC_IPR19.B31;

sfr far unsigned long   volatile NVIC_IPR20           absolute 0xE000E450;
    sbit  IPR_N00_NVIC_IPR20_bit at NVIC_IPR20.B0;
    sbit  IPR_N01_NVIC_IPR20_bit at NVIC_IPR20.B1;
    sbit  IPR_N02_NVIC_IPR20_bit at NVIC_IPR20.B2;
    sbit  IPR_N03_NVIC_IPR20_bit at NVIC_IPR20.B3;
    sbit  IPR_N04_NVIC_IPR20_bit at NVIC_IPR20.B4;
    sbit  IPR_N05_NVIC_IPR20_bit at NVIC_IPR20.B5;
    sbit  IPR_N06_NVIC_IPR20_bit at NVIC_IPR20.B6;
    sbit  IPR_N07_NVIC_IPR20_bit at NVIC_IPR20.B7;
    sbit  IPR_N10_NVIC_IPR20_bit at NVIC_IPR20.B8;
    sbit  IPR_N11_NVIC_IPR20_bit at NVIC_IPR20.B9;
    sbit  IPR_N12_NVIC_IPR20_bit at NVIC_IPR20.B10;
    sbit  IPR_N13_NVIC_IPR20_bit at NVIC_IPR20.B11;
    sbit  IPR_N14_NVIC_IPR20_bit at NVIC_IPR20.B12;
    sbit  IPR_N15_NVIC_IPR20_bit at NVIC_IPR20.B13;
    sbit  IPR_N16_NVIC_IPR20_bit at NVIC_IPR20.B14;
    sbit  IPR_N17_NVIC_IPR20_bit at NVIC_IPR20.B15;
    sbit  IPR_N20_NVIC_IPR20_bit at NVIC_IPR20.B16;
    sbit  IPR_N21_NVIC_IPR20_bit at NVIC_IPR20.B17;
    sbit  IPR_N22_NVIC_IPR20_bit at NVIC_IPR20.B18;
    sbit  IPR_N23_NVIC_IPR20_bit at NVIC_IPR20.B19;
    sbit  IPR_N24_NVIC_IPR20_bit at NVIC_IPR20.B20;
    sbit  IPR_N25_NVIC_IPR20_bit at NVIC_IPR20.B21;
    sbit  IPR_N26_NVIC_IPR20_bit at NVIC_IPR20.B22;
    sbit  IPR_N27_NVIC_IPR20_bit at NVIC_IPR20.B23;
    sbit  IPR_N30_NVIC_IPR20_bit at NVIC_IPR20.B24;
    sbit  IPR_N31_NVIC_IPR20_bit at NVIC_IPR20.B25;
    sbit  IPR_N32_NVIC_IPR20_bit at NVIC_IPR20.B26;
    sbit  IPR_N33_NVIC_IPR20_bit at NVIC_IPR20.B27;
    sbit  IPR_N34_NVIC_IPR20_bit at NVIC_IPR20.B28;
    sbit  IPR_N35_NVIC_IPR20_bit at NVIC_IPR20.B29;
    sbit  IPR_N36_NVIC_IPR20_bit at NVIC_IPR20.B30;
    sbit  IPR_N37_NVIC_IPR20_bit at NVIC_IPR20.B31;

sfr far unsigned long   volatile STK_CTRL             absolute 0xE000E010;
    const register unsigned short int COUNTFLAG = 16;
    sbit  COUNTFLAG_bit at STK_CTRL.B16;
    const register unsigned short int CLKSOURCE = 2;
    sbit  CLKSOURCE_bit at STK_CTRL.B2;
    const register unsigned short int TICKINT = 1;
    sbit  TICKINT_bit at STK_CTRL.B1;
    const register unsigned short int ENABLE_ = 0;
    sbit  ENABLE_bit at STK_CTRL.B0;

sfr far unsigned long   volatile STK_LOAD             absolute 0xE000E014;
    const register unsigned short int RELOAD0 = 0;
    sbit  RELOAD0_bit at STK_LOAD.B0;
    const register unsigned short int RELOAD1 = 1;
    sbit  RELOAD1_bit at STK_LOAD.B1;
    const register unsigned short int RELOAD2 = 2;
    sbit  RELOAD2_bit at STK_LOAD.B2;
    const register unsigned short int RELOAD3 = 3;
    sbit  RELOAD3_bit at STK_LOAD.B3;
    const register unsigned short int RELOAD4 = 4;
    sbit  RELOAD4_bit at STK_LOAD.B4;
    const register unsigned short int RELOAD5 = 5;
    sbit  RELOAD5_bit at STK_LOAD.B5;
    const register unsigned short int RELOAD6 = 6;
    sbit  RELOAD6_bit at STK_LOAD.B6;
    const register unsigned short int RELOAD7 = 7;
    sbit  RELOAD7_bit at STK_LOAD.B7;
    const register unsigned short int RELOAD8 = 8;
    sbit  RELOAD8_bit at STK_LOAD.B8;
    const register unsigned short int RELOAD9 = 9;
    sbit  RELOAD9_bit at STK_LOAD.B9;
    const register unsigned short int RELOAD10 = 10;
    sbit  RELOAD10_bit at STK_LOAD.B10;
    const register unsigned short int RELOAD11 = 11;
    sbit  RELOAD11_bit at STK_LOAD.B11;
    const register unsigned short int RELOAD12 = 12;
    sbit  RELOAD12_bit at STK_LOAD.B12;
    const register unsigned short int RELOAD13 = 13;
    sbit  RELOAD13_bit at STK_LOAD.B13;
    const register unsigned short int RELOAD14 = 14;
    sbit  RELOAD14_bit at STK_LOAD.B14;
    const register unsigned short int RELOAD15 = 15;
    sbit  RELOAD15_bit at STK_LOAD.B15;
    const register unsigned short int RELOAD16 = 16;
    sbit  RELOAD16_bit at STK_LOAD.B16;
    const register unsigned short int RELOAD17 = 17;
    sbit  RELOAD17_bit at STK_LOAD.B17;
    const register unsigned short int RELOAD18 = 18;
    sbit  RELOAD18_bit at STK_LOAD.B18;
    const register unsigned short int RELOAD19 = 19;
    sbit  RELOAD19_bit at STK_LOAD.B19;
    const register unsigned short int RELOAD20 = 20;
    sbit  RELOAD20_bit at STK_LOAD.B20;
    const register unsigned short int RELOAD21 = 21;
    sbit  RELOAD21_bit at STK_LOAD.B21;
    const register unsigned short int RELOAD22 = 22;
    sbit  RELOAD22_bit at STK_LOAD.B22;
    const register unsigned short int RELOAD23 = 23;
    sbit  RELOAD23_bit at STK_LOAD.B23;

sfr far unsigned long   volatile STK_VAL              absolute 0xE000E018;
    const register unsigned short int CURRENT0 = 0;
    sbit  CURRENT0_bit at STK_VAL.B0;
    const register unsigned short int CURRENT1 = 1;
    sbit  CURRENT1_bit at STK_VAL.B1;
    const register unsigned short int CURRENT2 = 2;
    sbit  CURRENT2_bit at STK_VAL.B2;
    const register unsigned short int CURRENT3 = 3;
    sbit  CURRENT3_bit at STK_VAL.B3;
    const register unsigned short int CURRENT4 = 4;
    sbit  CURRENT4_bit at STK_VAL.B4;
    const register unsigned short int CURRENT5 = 5;
    sbit  CURRENT5_bit at STK_VAL.B5;
    const register unsigned short int CURRENT6 = 6;
    sbit  CURRENT6_bit at STK_VAL.B6;
    const register unsigned short int CURRENT7 = 7;
    sbit  CURRENT7_bit at STK_VAL.B7;
    const register unsigned short int CURRENT8 = 8;
    sbit  CURRENT8_bit at STK_VAL.B8;
    const register unsigned short int CURRENT9 = 9;
    sbit  CURRENT9_bit at STK_VAL.B9;
    const register unsigned short int CURRENT10 = 10;
    sbit  CURRENT10_bit at STK_VAL.B10;
    const register unsigned short int CURRENT11 = 11;
    sbit  CURRENT11_bit at STK_VAL.B11;
    const register unsigned short int CURRENT12 = 12;
    sbit  CURRENT12_bit at STK_VAL.B12;
    const register unsigned short int CURRENT13 = 13;
    sbit  CURRENT13_bit at STK_VAL.B13;
    const register unsigned short int CURRENT14 = 14;
    sbit  CURRENT14_bit at STK_VAL.B14;
    const register unsigned short int CURRENT15 = 15;
    sbit  CURRENT15_bit at STK_VAL.B15;
    const register unsigned short int CURRENT16 = 16;
    sbit  CURRENT16_bit at STK_VAL.B16;
    const register unsigned short int CURRENT17 = 17;
    sbit  CURRENT17_bit at STK_VAL.B17;
    const register unsigned short int CURRENT18 = 18;
    sbit  CURRENT18_bit at STK_VAL.B18;
    const register unsigned short int CURRENT19 = 19;
    sbit  CURRENT19_bit at STK_VAL.B19;
    const register unsigned short int CURRENT20 = 20;
    sbit  CURRENT20_bit at STK_VAL.B20;
    const register unsigned short int CURRENT21 = 21;
    sbit  CURRENT21_bit at STK_VAL.B21;
    const register unsigned short int CURRENT22 = 22;
    sbit  CURRENT22_bit at STK_VAL.B22;
    const register unsigned short int CURRENT23 = 23;
    sbit  CURRENT23_bit at STK_VAL.B23;

sfr far unsigned long   volatile STK_CALIB            absolute 0xE000E01C;
    const register unsigned short int NOREF = 31;
    sbit  NOREF_bit at STK_CALIB.B31;
    const register unsigned short int SKEW = 30;
    sbit  SKEW_bit at STK_CALIB.B30;
    const register unsigned short int TENMS0 = 0;
    sbit  TENMS0_bit at STK_CALIB.B0;
    const register unsigned short int TENMS1 = 1;
    sbit  TENMS1_bit at STK_CALIB.B1;
    const register unsigned short int TENMS2 = 2;
    sbit  TENMS2_bit at STK_CALIB.B2;
    const register unsigned short int TENMS3 = 3;
    sbit  TENMS3_bit at STK_CALIB.B3;
    const register unsigned short int TENMS4 = 4;
    sbit  TENMS4_bit at STK_CALIB.B4;
    const register unsigned short int TENMS5 = 5;
    sbit  TENMS5_bit at STK_CALIB.B5;
    const register unsigned short int TENMS6 = 6;
    sbit  TENMS6_bit at STK_CALIB.B6;
    const register unsigned short int TENMS7 = 7;
    sbit  TENMS7_bit at STK_CALIB.B7;
    const register unsigned short int TENMS8 = 8;
    sbit  TENMS8_bit at STK_CALIB.B8;
    const register unsigned short int TENMS9 = 9;
    sbit  TENMS9_bit at STK_CALIB.B9;
    const register unsigned short int TENMS10 = 10;
    sbit  TENMS10_bit at STK_CALIB.B10;
    const register unsigned short int TENMS11 = 11;
    sbit  TENMS11_bit at STK_CALIB.B11;
    const register unsigned short int TENMS12 = 12;
    sbit  TENMS12_bit at STK_CALIB.B12;
    const register unsigned short int TENMS13 = 13;
    sbit  TENMS13_bit at STK_CALIB.B13;
    const register unsigned short int TENMS14 = 14;
    sbit  TENMS14_bit at STK_CALIB.B14;
    const register unsigned short int TENMS15 = 15;
    sbit  TENMS15_bit at STK_CALIB.B15;
    const register unsigned short int TENMS16 = 16;
    sbit  TENMS16_bit at STK_CALIB.B16;
    const register unsigned short int TENMS17 = 17;
    sbit  TENMS17_bit at STK_CALIB.B17;
    const register unsigned short int TENMS18 = 18;
    sbit  TENMS18_bit at STK_CALIB.B18;
    const register unsigned short int TENMS19 = 19;
    sbit  TENMS19_bit at STK_CALIB.B19;
    const register unsigned short int TENMS20 = 20;
    sbit  TENMS20_bit at STK_CALIB.B20;
    const register unsigned short int TENMS21 = 21;
    sbit  TENMS21_bit at STK_CALIB.B21;
    const register unsigned short int TENMS22 = 22;
    sbit  TENMS22_bit at STK_CALIB.B22;
    const register unsigned short int TENMS23 = 23;
    sbit  TENMS23_bit at STK_CALIB.B23;

sfr far unsigned long   volatile SCB_CPUID            absolute 0xE000ED00;
    const register unsigned short int IMPLEMENTER0 = 24;
    sbit  IMPLEMENTER0_bit at SCB_CPUID.B24;
    const register unsigned short int IMPLEMENTER1 = 25;
    sbit  IMPLEMENTER1_bit at SCB_CPUID.B25;
    const register unsigned short int IMPLEMENTER2 = 26;
    sbit  IMPLEMENTER2_bit at SCB_CPUID.B26;
    const register unsigned short int IMPLEMENTER3 = 27;
    sbit  IMPLEMENTER3_bit at SCB_CPUID.B27;
    const register unsigned short int IMPLEMENTER4 = 28;
    sbit  IMPLEMENTER4_bit at SCB_CPUID.B28;
    const register unsigned short int IMPLEMENTER5 = 29;
    sbit  IMPLEMENTER5_bit at SCB_CPUID.B29;
    const register unsigned short int IMPLEMENTER6 = 30;
    sbit  IMPLEMENTER6_bit at SCB_CPUID.B30;
    const register unsigned short int IMPLEMENTER7 = 31;
    sbit  IMPLEMENTER7_bit at SCB_CPUID.B31;
    const register unsigned short int VARIANT0 = 20;
    sbit  VARIANT0_bit at SCB_CPUID.B20;
    const register unsigned short int VARIANT1 = 21;
    sbit  VARIANT1_bit at SCB_CPUID.B21;
    const register unsigned short int VARIANT2 = 22;
    sbit  VARIANT2_bit at SCB_CPUID.B22;
    const register unsigned short int VARIANT3 = 23;
    sbit  VARIANT3_bit at SCB_CPUID.B23;
    const register unsigned short int CONSTANT0 = 16;
    sbit  CONSTANT0_bit at SCB_CPUID.B16;
    const register unsigned short int CONSTANT1 = 17;
    sbit  CONSTANT1_bit at SCB_CPUID.B17;
    const register unsigned short int CONSTANT2 = 18;
    sbit  CONSTANT2_bit at SCB_CPUID.B18;
    const register unsigned short int CONSTANT3 = 19;
    sbit  CONSTANT3_bit at SCB_CPUID.B19;
    const register unsigned short int PARTNO0 = 4;
    sbit  PARTNO0_bit at SCB_CPUID.B4;
    const register unsigned short int PARTNO1 = 5;
    sbit  PARTNO1_bit at SCB_CPUID.B5;
    const register unsigned short int PARTNO2 = 6;
    sbit  PARTNO2_bit at SCB_CPUID.B6;
    const register unsigned short int PARTNO3 = 7;
    sbit  PARTNO3_bit at SCB_CPUID.B7;
    const register unsigned short int PARTNO4 = 8;
    sbit  PARTNO4_bit at SCB_CPUID.B8;
    const register unsigned short int PARTNO5 = 9;
    sbit  PARTNO5_bit at SCB_CPUID.B9;
    const register unsigned short int PARTNO6 = 10;
    sbit  PARTNO6_bit at SCB_CPUID.B10;
    const register unsigned short int PARTNO7 = 11;
    sbit  PARTNO7_bit at SCB_CPUID.B11;
    const register unsigned short int PARTNO8 = 12;
    sbit  PARTNO8_bit at SCB_CPUID.B12;
    const register unsigned short int PARTNO9 = 13;
    sbit  PARTNO9_bit at SCB_CPUID.B13;
    const register unsigned short int PARTNO10 = 14;
    sbit  PARTNO10_bit at SCB_CPUID.B14;
    const register unsigned short int PARTNO11 = 15;
    sbit  PARTNO11_bit at SCB_CPUID.B15;
    const register unsigned short int REVISION0 = 0;
    sbit  REVISION0_bit at SCB_CPUID.B0;
    const register unsigned short int REVISION1 = 1;
    sbit  REVISION1_bit at SCB_CPUID.B1;
    const register unsigned short int REVISION2 = 2;
    sbit  REVISION2_bit at SCB_CPUID.B2;
    const register unsigned short int REVISION3 = 3;
    sbit  REVISION3_bit at SCB_CPUID.B3;

sfr far unsigned long   volatile SCB_ICSR             absolute 0xE000ED04;
    const register unsigned short int NMIPENDSET = 31;
    sbit  NMIPENDSET_bit at SCB_ICSR.B31;
    const register unsigned short int PENDSVSET = 28;
    sbit  PENDSVSET_bit at SCB_ICSR.B28;
    const register unsigned short int PENDSVCLR = 27;
    sbit  PENDSVCLR_bit at SCB_ICSR.B27;
    const register unsigned short int PENDSTSET = 26;
    sbit  PENDSTSET_bit at SCB_ICSR.B26;
    const register unsigned short int PENDSTCLR = 25;
    sbit  PENDSTCLR_bit at SCB_ICSR.B25;
    const register unsigned short int ISRPENDING = 22;
    sbit  ISRPENDING_bit at SCB_ICSR.B22;
    const register unsigned short int VECTPENDING0 = 12;
    sbit  VECTPENDING0_bit at SCB_ICSR.B12;
    const register unsigned short int VECTPENDING1 = 13;
    sbit  VECTPENDING1_bit at SCB_ICSR.B13;
    const register unsigned short int VECTPENDING2 = 14;
    sbit  VECTPENDING2_bit at SCB_ICSR.B14;
    const register unsigned short int VECTPENDING3 = 15;
    sbit  VECTPENDING3_bit at SCB_ICSR.B15;
    const register unsigned short int VECTPENDING4 = 16;
    sbit  VECTPENDING4_bit at SCB_ICSR.B16;
    const register unsigned short int VECTPENDING5 = 17;
    sbit  VECTPENDING5_bit at SCB_ICSR.B17;
    const register unsigned short int RETOBASE = 11;
    sbit  RETOBASE_bit at SCB_ICSR.B11;
    const register unsigned short int VECTACTIVE0 = 0;
    sbit  VECTACTIVE0_bit at SCB_ICSR.B0;
    const register unsigned short int VECTACTIVE1 = 1;
    sbit  VECTACTIVE1_bit at SCB_ICSR.B1;
    const register unsigned short int VECTACTIVE2 = 2;
    sbit  VECTACTIVE2_bit at SCB_ICSR.B2;
    const register unsigned short int VECTACTIVE3 = 3;
    sbit  VECTACTIVE3_bit at SCB_ICSR.B3;
    const register unsigned short int VECTACTIVE4 = 4;
    sbit  VECTACTIVE4_bit at SCB_ICSR.B4;
    const register unsigned short int VECTACTIVE5 = 5;
    sbit  VECTACTIVE5_bit at SCB_ICSR.B5;

sfr far unsigned long   volatile SCB_VTOR             absolute 0xE000ED08;
    const register unsigned short int TBLOFF0 = 7;
    sbit  TBLOFF0_bit at SCB_VTOR.B7;
    const register unsigned short int TBLOFF1 = 8;
    sbit  TBLOFF1_bit at SCB_VTOR.B8;
    const register unsigned short int TBLOFF2 = 9;
    sbit  TBLOFF2_bit at SCB_VTOR.B9;
    const register unsigned short int TBLOFF3 = 10;
    sbit  TBLOFF3_bit at SCB_VTOR.B10;
    const register unsigned short int TBLOFF4 = 11;
    sbit  TBLOFF4_bit at SCB_VTOR.B11;
    const register unsigned short int TBLOFF5 = 12;
    sbit  TBLOFF5_bit at SCB_VTOR.B12;
    const register unsigned short int TBLOFF6 = 13;
    sbit  TBLOFF6_bit at SCB_VTOR.B13;
    const register unsigned short int TBLOFF7 = 14;
    sbit  TBLOFF7_bit at SCB_VTOR.B14;
    const register unsigned short int TBLOFF8 = 15;
    sbit  TBLOFF8_bit at SCB_VTOR.B15;
    const register unsigned short int TBLOFF9 = 16;
    sbit  TBLOFF9_bit at SCB_VTOR.B16;
    const register unsigned short int TBLOFF10 = 17;
    sbit  TBLOFF10_bit at SCB_VTOR.B17;
    const register unsigned short int TBLOFF11 = 18;
    sbit  TBLOFF11_bit at SCB_VTOR.B18;
    const register unsigned short int TBLOFF12 = 19;
    sbit  TBLOFF12_bit at SCB_VTOR.B19;
    const register unsigned short int TBLOFF13 = 20;
    sbit  TBLOFF13_bit at SCB_VTOR.B20;
    const register unsigned short int TBLOFF14 = 21;
    sbit  TBLOFF14_bit at SCB_VTOR.B21;
    const register unsigned short int TBLOFF15 = 22;
    sbit  TBLOFF15_bit at SCB_VTOR.B22;
    const register unsigned short int TBLOFF16 = 23;
    sbit  TBLOFF16_bit at SCB_VTOR.B23;
    const register unsigned short int TBLOFF17 = 24;
    sbit  TBLOFF17_bit at SCB_VTOR.B24;
    const register unsigned short int TBLOFF18 = 25;
    sbit  TBLOFF18_bit at SCB_VTOR.B25;
    const register unsigned short int TBLOFF19 = 26;
    sbit  TBLOFF19_bit at SCB_VTOR.B26;
    const register unsigned short int TBLOFF20 = 27;
    sbit  TBLOFF20_bit at SCB_VTOR.B27;
    const register unsigned short int TBLOFF21 = 28;
    sbit  TBLOFF21_bit at SCB_VTOR.B28;
    const register unsigned short int TBLOFF22 = 29;
    sbit  TBLOFF22_bit at SCB_VTOR.B29;
    const register unsigned short int TBLOFF23 = 30;
    sbit  TBLOFF23_bit at SCB_VTOR.B30;
    const register unsigned short int TBLOFF24 = 31;
    sbit  TBLOFF24_bit at SCB_VTOR.B31;

sfr far unsigned long   volatile SCB_AIRCR            absolute 0xE000ED0C;
    const register unsigned short int VECTKEY0 = 16;
    sbit  VECTKEY0_bit at SCB_AIRCR.B16;
    const register unsigned short int VECTKEY1 = 17;
    sbit  VECTKEY1_bit at SCB_AIRCR.B17;
    const register unsigned short int VECTKEY2 = 18;
    sbit  VECTKEY2_bit at SCB_AIRCR.B18;
    const register unsigned short int VECTKEY3 = 19;
    sbit  VECTKEY3_bit at SCB_AIRCR.B19;
    const register unsigned short int VECTKEY4 = 20;
    sbit  VECTKEY4_bit at SCB_AIRCR.B20;
    const register unsigned short int VECTKEY5 = 21;
    sbit  VECTKEY5_bit at SCB_AIRCR.B21;
    const register unsigned short int VECTKEY6 = 22;
    sbit  VECTKEY6_bit at SCB_AIRCR.B22;
    const register unsigned short int VECTKEY7 = 23;
    sbit  VECTKEY7_bit at SCB_AIRCR.B23;
    const register unsigned short int VECTKEY8 = 24;
    sbit  VECTKEY8_bit at SCB_AIRCR.B24;
    const register unsigned short int VECTKEY9 = 25;
    sbit  VECTKEY9_bit at SCB_AIRCR.B25;
    const register unsigned short int VECTKEY10 = 26;
    sbit  VECTKEY10_bit at SCB_AIRCR.B26;
    const register unsigned short int VECTKEY11 = 27;
    sbit  VECTKEY11_bit at SCB_AIRCR.B27;
    const register unsigned short int VECTKEY12 = 28;
    sbit  VECTKEY12_bit at SCB_AIRCR.B28;
    const register unsigned short int VECTKEY13 = 29;
    sbit  VECTKEY13_bit at SCB_AIRCR.B29;
    const register unsigned short int VECTKEY14 = 30;
    sbit  VECTKEY14_bit at SCB_AIRCR.B30;
    const register unsigned short int VECTKEY15 = 31;
    sbit  VECTKEY15_bit at SCB_AIRCR.B31;
    const register unsigned short int ENDIANESS = 15;
    sbit  ENDIANESS_bit at SCB_AIRCR.B15;
    const register unsigned short int PRIGROUP0 = 8;
    sbit  PRIGROUP0_bit at SCB_AIRCR.B8;
    const register unsigned short int PRIGROUP1 = 9;
    sbit  PRIGROUP1_bit at SCB_AIRCR.B9;
    const register unsigned short int PRIGROUP2 = 10;
    sbit  PRIGROUP2_bit at SCB_AIRCR.B10;
    const register unsigned short int SYSRESETREQ = 2;
    sbit  SYSRESETREQ_bit at SCB_AIRCR.B2;
    const register unsigned short int VECTCLRACTIVE = 1;
    sbit  VECTCLRACTIVE_bit at SCB_AIRCR.B1;
    const register unsigned short int VECTRESET = 0;
    sbit  VECTRESET_bit at SCB_AIRCR.B0;

sfr far unsigned long   volatile SCB_SCR              absolute 0xE000ED10;
    const register unsigned short int SEVONPEND = 4;
    sbit  SEVONPEND_bit at SCB_SCR.B4;
    const register unsigned short int SLEEPDEEP = 2;
    sbit  SLEEPDEEP_bit at SCB_SCR.B2;
    const register unsigned short int SLEEPONEXIT = 1;
    sbit  SLEEPONEXIT_bit at SCB_SCR.B1;

sfr far unsigned long   volatile SCB_CCR              absolute 0xE000ED14;
    const register unsigned short int STKALIGN = 9;
    sbit  STKALIGN_bit at SCB_CCR.B9;
    const register unsigned short int BFHFNMIGN = 8;
    sbit  BFHFNMIGN_bit at SCB_CCR.B8;
    const register unsigned short int DIV_0_TRP = 4;
    sbit  DIV_0_TRP_bit at SCB_CCR.B4;
    const register unsigned short int UNALIGN_TRP = 3;
    sbit  UNALIGN_TRP_bit at SCB_CCR.B3;
    const register unsigned short int USERSETMPEND = 1;
    sbit  USERSETMPEND_bit at SCB_CCR.B1;
    const register unsigned short int USENONBASETHRDENARSETMPEND = 0;
    sbit  USENONBASETHRDENARSETMPEND_bit at SCB_CCR.B0;

sfr far unsigned long   volatile SCB_SHPR1            absolute 0xE000ED18;
    const register unsigned short int PRI_60 = 16;
    sbit  PRI_60_bit at SCB_SHPR1.B16;
    const register unsigned short int PRI_61 = 17;
    sbit  PRI_61_bit at SCB_SHPR1.B17;
    const register unsigned short int PRI_62 = 18;
    sbit  PRI_62_bit at SCB_SHPR1.B18;
    const register unsigned short int PRI_63 = 19;
    sbit  PRI_63_bit at SCB_SHPR1.B19;
    const register unsigned short int PRI_64 = 20;
    sbit  PRI_64_bit at SCB_SHPR1.B20;
    const register unsigned short int PRI_65 = 21;
    sbit  PRI_65_bit at SCB_SHPR1.B21;
    const register unsigned short int PRI_66 = 22;
    sbit  PRI_66_bit at SCB_SHPR1.B22;
    const register unsigned short int PRI_67 = 23;
    sbit  PRI_67_bit at SCB_SHPR1.B23;
    const register unsigned short int PRI_50 = 8;
    sbit  PRI_50_bit at SCB_SHPR1.B8;
    const register unsigned short int PRI_51 = 9;
    sbit  PRI_51_bit at SCB_SHPR1.B9;
    const register unsigned short int PRI_52 = 10;
    sbit  PRI_52_bit at SCB_SHPR1.B10;
    const register unsigned short int PRI_53 = 11;
    sbit  PRI_53_bit at SCB_SHPR1.B11;
    const register unsigned short int PRI_54 = 12;
    sbit  PRI_54_bit at SCB_SHPR1.B12;
    const register unsigned short int PRI_55 = 13;
    sbit  PRI_55_bit at SCB_SHPR1.B13;
    const register unsigned short int PRI_56 = 14;
    sbit  PRI_56_bit at SCB_SHPR1.B14;
    const register unsigned short int PRI_57 = 15;
    sbit  PRI_57_bit at SCB_SHPR1.B15;
    const register unsigned short int PRI_40 = 0;
    sbit  PRI_40_bit at SCB_SHPR1.B0;
    const register unsigned short int PRI_41 = 1;
    sbit  PRI_41_bit at SCB_SHPR1.B1;
    const register unsigned short int PRI_42 = 2;
    sbit  PRI_42_bit at SCB_SHPR1.B2;
    const register unsigned short int PRI_43 = 3;
    sbit  PRI_43_bit at SCB_SHPR1.B3;
    const register unsigned short int PRI_44 = 4;
    sbit  PRI_44_bit at SCB_SHPR1.B4;
    const register unsigned short int PRI_45 = 5;
    sbit  PRI_45_bit at SCB_SHPR1.B5;
    const register unsigned short int PRI_46 = 6;
    sbit  PRI_46_bit at SCB_SHPR1.B6;
    const register unsigned short int PRI_47 = 7;
    sbit  PRI_47_bit at SCB_SHPR1.B7;

sfr far unsigned long   volatile SCB_SHPR2            absolute 0xE000ED1C;
    const register unsigned short int PRI_110 = 24;
    sbit  PRI_110_bit at SCB_SHPR2.B24;
    const register unsigned short int PRI_111 = 25;
    sbit  PRI_111_bit at SCB_SHPR2.B25;
    const register unsigned short int PRI_112 = 26;
    sbit  PRI_112_bit at SCB_SHPR2.B26;
    const register unsigned short int PRI_113 = 27;
    sbit  PRI_113_bit at SCB_SHPR2.B27;
    const register unsigned short int PRI_114 = 28;
    sbit  PRI_114_bit at SCB_SHPR2.B28;
    const register unsigned short int PRI_115 = 29;
    sbit  PRI_115_bit at SCB_SHPR2.B29;
    const register unsigned short int PRI_116 = 30;
    sbit  PRI_116_bit at SCB_SHPR2.B30;
    const register unsigned short int PRI_117 = 31;
    sbit  PRI_117_bit at SCB_SHPR2.B31;

sfr far unsigned long   volatile SCB_SHPR3            absolute 0xE000ED20;
    const register unsigned short int PRI_150 = 24;
    sbit  PRI_150_bit at SCB_SHPR3.B24;
    const register unsigned short int PRI_151 = 25;
    sbit  PRI_151_bit at SCB_SHPR3.B25;
    const register unsigned short int PRI_152 = 26;
    sbit  PRI_152_bit at SCB_SHPR3.B26;
    const register unsigned short int PRI_153 = 27;
    sbit  PRI_153_bit at SCB_SHPR3.B27;
    const register unsigned short int PRI_154 = 28;
    sbit  PRI_154_bit at SCB_SHPR3.B28;
    const register unsigned short int PRI_155 = 29;
    sbit  PRI_155_bit at SCB_SHPR3.B29;
    const register unsigned short int PRI_156 = 30;
    sbit  PRI_156_bit at SCB_SHPR3.B30;
    const register unsigned short int PRI_157 = 31;
    sbit  PRI_157_bit at SCB_SHPR3.B31;
    const register unsigned short int PRI_140 = 16;
    sbit  PRI_140_bit at SCB_SHPR3.B16;
    const register unsigned short int PRI_141 = 17;
    sbit  PRI_141_bit at SCB_SHPR3.B17;
    const register unsigned short int PRI_142 = 18;
    sbit  PRI_142_bit at SCB_SHPR3.B18;
    const register unsigned short int PRI_143 = 19;
    sbit  PRI_143_bit at SCB_SHPR3.B19;
    const register unsigned short int PRI_144 = 20;
    sbit  PRI_144_bit at SCB_SHPR3.B20;
    const register unsigned short int PRI_145 = 21;
    sbit  PRI_145_bit at SCB_SHPR3.B21;
    const register unsigned short int PRI_146 = 22;
    sbit  PRI_146_bit at SCB_SHPR3.B22;
    const register unsigned short int PRI_147 = 23;
    sbit  PRI_147_bit at SCB_SHPR3.B23;

sfr far unsigned long   volatile SCB_SHCRS            absolute 0xE000ED24;
    const register unsigned short int USGFAULTENA = 18;
    sbit  USGFAULTENA_bit at SCB_SHCRS.B18;
    const register unsigned short int BUSFAULTENA = 17;
    sbit  BUSFAULTENA_bit at SCB_SHCRS.B17;
    const register unsigned short int MEMFAULTENA = 16;
    sbit  MEMFAULTENA_bit at SCB_SHCRS.B16;
    const register unsigned short int SVCALLPENDED = 15;
    sbit  SVCALLPENDED_bit at SCB_SHCRS.B15;
    const register unsigned short int BUSFAULTPENDED = 14;
    sbit  BUSFAULTPENDED_bit at SCB_SHCRS.B14;
    const register unsigned short int MEMFAULTPENDED = 13;
    sbit  MEMFAULTPENDED_bit at SCB_SHCRS.B13;
    const register unsigned short int USGFAULTPENDED = 12;
    sbit  USGFAULTPENDED_bit at SCB_SHCRS.B12;
    const register unsigned short int SYSTICKACT = 11;
    sbit  SYSTICKACT_bit at SCB_SHCRS.B11;
    const register unsigned short int PENDSVACT = 10;
    sbit  PENDSVACT_bit at SCB_SHCRS.B10;
    const register unsigned short int MONITORACT = 8;
    sbit  MONITORACT_bit at SCB_SHCRS.B8;
    const register unsigned short int SVCALLACT = 7;
    sbit  SVCALLACT_bit at SCB_SHCRS.B7;
    const register unsigned short int USGFAULTACT = 3;
    sbit  USGFAULTACT_bit at SCB_SHCRS.B3;
    const register unsigned short int BUSFAULTACT = 1;
    sbit  BUSFAULTACT_bit at SCB_SHCRS.B1;
    const register unsigned short int MEMFAULTACT = 0;
    sbit  MEMFAULTACT_bit at SCB_SHCRS.B0;


 typedef struct tagAIPS0_MPRABITS {
  union {
    struct {
      unsigned : 12;
      unsigned MPL4 : 1;
      unsigned MTW4 : 1;
      unsigned MTR4 : 1;
      unsigned : 1;
      unsigned MPL3 : 1;
      unsigned MTW3 : 1;
      unsigned MTR3 : 1;
      unsigned : 1;
      unsigned MPL2 : 1;
      unsigned MTW2 : 1;
      unsigned MTR2 : 1;
      unsigned : 1;
      unsigned MPL1 : 1;
      unsigned MTW1 : 1;
      unsigned MTR1 : 1;
      unsigned : 1;
      unsigned MPL0 : 1;
      unsigned MTW0 : 1;
      unsigned MTR0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS0_MPRABITS;
sfr volatile typeAIPS0_MPRABITS AIPS0_MPRAbits absolute 0x40000000;

 typedef struct tagAIPS0_PACRABITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS0_PACRABITS;
sfr volatile typeAIPS0_PACRABITS AIPS0_PACRAbits absolute 0x40000020;

 typedef struct tagAIPS0_PACRBBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS0_PACRBBITS;
sfr volatile typeAIPS0_PACRBBITS AIPS0_PACRBbits absolute 0x40000024;

 typedef struct tagAIPS0_PACRCBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS0_PACRCBITS;
sfr volatile typeAIPS0_PACRCBITS AIPS0_PACRCbits absolute 0x40000028;

 typedef struct tagAIPS0_PACRDBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS0_PACRDBITS;
sfr volatile typeAIPS0_PACRDBITS AIPS0_PACRDbits absolute 0x4000002C;

 typedef struct tagAIPS0_PACREBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS0_PACREBITS;
sfr volatile typeAIPS0_PACREBITS AIPS0_PACREbits absolute 0x40000040;

 typedef struct tagAIPS0_PACRFBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS0_PACRFBITS;
sfr volatile typeAIPS0_PACRFBITS AIPS0_PACRFbits absolute 0x40000044;

 typedef struct tagAIPS0_PACRGBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS0_PACRGBITS;
sfr volatile typeAIPS0_PACRGBITS AIPS0_PACRGbits absolute 0x40000048;

 typedef struct tagAIPS0_PACRHBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS0_PACRHBITS;
sfr volatile typeAIPS0_PACRHBITS AIPS0_PACRHbits absolute 0x4000004C;

 typedef struct tagAIPS0_PACRIBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS0_PACRIBITS;
sfr volatile typeAIPS0_PACRIBITS AIPS0_PACRIbits absolute 0x40000050;

 typedef struct tagAIPS0_PACRJBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS0_PACRJBITS;
sfr volatile typeAIPS0_PACRJBITS AIPS0_PACRJbits absolute 0x40000054;

 typedef struct tagAIPS0_PACRKBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS0_PACRKBITS;
sfr volatile typeAIPS0_PACRKBITS AIPS0_PACRKbits absolute 0x40000058;

 typedef struct tagAIPS0_PACRLBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS0_PACRLBITS;
sfr volatile typeAIPS0_PACRLBITS AIPS0_PACRLbits absolute 0x4000005C;

 typedef struct tagAIPS0_PACRMBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS0_PACRMBITS;
sfr volatile typeAIPS0_PACRMBITS AIPS0_PACRMbits absolute 0x40000060;

 typedef struct tagAIPS0_PACRNBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS0_PACRNBITS;
sfr volatile typeAIPS0_PACRNBITS AIPS0_PACRNbits absolute 0x40000064;

 typedef struct tagAIPS0_PACROBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS0_PACROBITS;
sfr volatile typeAIPS0_PACROBITS AIPS0_PACRObits absolute 0x40000068;

 typedef struct tagAIPS0_PACRPBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS0_PACRPBITS;
sfr volatile typeAIPS0_PACRPBITS AIPS0_PACRPbits absolute 0x4000006C;

 typedef struct tagAIPS1_MPRABITS {
  union {
    struct {
      unsigned : 12;
      unsigned MPL4 : 1;
      unsigned MTW4 : 1;
      unsigned MTR4 : 1;
      unsigned : 1;
      unsigned MPL3 : 1;
      unsigned MTW3 : 1;
      unsigned MTR3 : 1;
      unsigned : 1;
      unsigned MPL2 : 1;
      unsigned MTW2 : 1;
      unsigned MTR2 : 1;
      unsigned : 1;
      unsigned MPL1 : 1;
      unsigned MTW1 : 1;
      unsigned MTR1 : 1;
      unsigned : 1;
      unsigned MPL0 : 1;
      unsigned MTW0 : 1;
      unsigned MTR0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS1_MPRABITS;
sfr volatile typeAIPS1_MPRABITS AIPS1_MPRAbits absolute 0x40080000;

 typedef struct tagAIPS1_PACRABITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS1_PACRABITS;
sfr volatile typeAIPS1_PACRABITS AIPS1_PACRAbits absolute 0x40080020;

 typedef struct tagAIPS1_PACRBBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS1_PACRBBITS;
sfr volatile typeAIPS1_PACRBBITS AIPS1_PACRBbits absolute 0x40080024;

 typedef struct tagAIPS1_PACRCBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS1_PACRCBITS;
sfr volatile typeAIPS1_PACRCBITS AIPS1_PACRCbits absolute 0x40080028;

 typedef struct tagAIPS1_PACRDBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS1_PACRDBITS;
sfr volatile typeAIPS1_PACRDBITS AIPS1_PACRDbits absolute 0x4008002C;

 typedef struct tagAIPS1_PACREBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS1_PACREBITS;
sfr volatile typeAIPS1_PACREBITS AIPS1_PACREbits absolute 0x40080040;

 typedef struct tagAIPS1_PACRFBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS1_PACRFBITS;
sfr volatile typeAIPS1_PACRFBITS AIPS1_PACRFbits absolute 0x40080044;

 typedef struct tagAIPS1_PACRGBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS1_PACRGBITS;
sfr volatile typeAIPS1_PACRGBITS AIPS1_PACRGbits absolute 0x40080048;

 typedef struct tagAIPS1_PACRHBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS1_PACRHBITS;
sfr volatile typeAIPS1_PACRHBITS AIPS1_PACRHbits absolute 0x4008004C;

 typedef struct tagAIPS1_PACRIBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS1_PACRIBITS;
sfr volatile typeAIPS1_PACRIBITS AIPS1_PACRIbits absolute 0x40080050;

 typedef struct tagAIPS1_PACRJBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS1_PACRJBITS;
sfr volatile typeAIPS1_PACRJBITS AIPS1_PACRJbits absolute 0x40080054;

 typedef struct tagAIPS1_PACRKBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS1_PACRKBITS;
sfr volatile typeAIPS1_PACRKBITS AIPS1_PACRKbits absolute 0x40080058;

 typedef struct tagAIPS1_PACRLBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS1_PACRLBITS;
sfr volatile typeAIPS1_PACRLBITS AIPS1_PACRLbits absolute 0x4008005C;

 typedef struct tagAIPS1_PACRMBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS1_PACRMBITS;
sfr volatile typeAIPS1_PACRMBITS AIPS1_PACRMbits absolute 0x40080060;

 typedef struct tagAIPS1_PACRNBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS1_PACRNBITS;
sfr volatile typeAIPS1_PACRNBITS AIPS1_PACRNbits absolute 0x40080064;

 typedef struct tagAIPS1_PACROBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS1_PACROBITS;
sfr volatile typeAIPS1_PACROBITS AIPS1_PACRObits absolute 0x40080068;

 typedef struct tagAIPS1_PACRPBITS {
  union {
    struct {
      unsigned TP7 : 1;
      unsigned WP7 : 1;
      unsigned SP7 : 1;
      unsigned : 1;
      unsigned TP6 : 1;
      unsigned WP6 : 1;
      unsigned SP6 : 1;
      unsigned : 1;
      unsigned TP5 : 1;
      unsigned WP5 : 1;
      unsigned SP5 : 1;
      unsigned : 1;
      unsigned TP4 : 1;
      unsigned WP4 : 1;
      unsigned SP4 : 1;
      unsigned : 1;
      unsigned TP3 : 1;
      unsigned WP3 : 1;
      unsigned SP3 : 1;
      unsigned : 1;
      unsigned TP2 : 1;
      unsigned WP2 : 1;
      unsigned SP2 : 1;
      unsigned : 1;
      unsigned TP1 : 1;
      unsigned WP1 : 1;
      unsigned SP1 : 1;
      unsigned : 1;
      unsigned TP0 : 1;
      unsigned WP0 : 1;
      unsigned SP0 : 1;
      unsigned : 1;
    };
  };
} typeAIPS1_PACRPBITS;
sfr volatile typeAIPS1_PACRPBITS AIPS1_PACRPbits absolute 0x4008006C;

 typedef struct tagAXBS_PRS0BITS {
  union {
    struct {
      unsigned M0 : 3;
      unsigned : 1;
      unsigned M1 : 3;
      unsigned : 1;
      unsigned M2 : 3;
      unsigned : 1;
      unsigned M3 : 3;
      unsigned : 1;
      unsigned M4 : 3;
      unsigned : 13;
    };
  };
} typeAXBS_PRS0BITS;
sfr volatile typeAXBS_PRS0BITS AXBS_PRS0bits absolute 0x40004000;

 typedef struct tagAXBS_PRS1BITS {
  union {
    struct {
      unsigned M0 : 3;
      unsigned : 1;
      unsigned M1 : 3;
      unsigned : 1;
      unsigned M2 : 3;
      unsigned : 1;
      unsigned M3 : 3;
      unsigned : 1;
      unsigned M4 : 3;
      unsigned : 13;
    };
  };
} typeAXBS_PRS1BITS;
sfr volatile typeAXBS_PRS1BITS AXBS_PRS1bits absolute 0x40004100;

 typedef struct tagAXBS_PRS2BITS {
  union {
    struct {
      unsigned M0 : 3;
      unsigned : 1;
      unsigned M1 : 3;
      unsigned : 1;
      unsigned M2 : 3;
      unsigned : 1;
      unsigned M3 : 3;
      unsigned : 1;
      unsigned M4 : 3;
      unsigned : 13;
    };
  };
} typeAXBS_PRS2BITS;
sfr volatile typeAXBS_PRS2BITS AXBS_PRS2bits absolute 0x40004200;

 typedef struct tagAXBS_PRS3BITS {
  union {
    struct {
      unsigned M0 : 3;
      unsigned : 1;
      unsigned M1 : 3;
      unsigned : 1;
      unsigned M2 : 3;
      unsigned : 1;
      unsigned M3 : 3;
      unsigned : 1;
      unsigned M4 : 3;
      unsigned : 13;
    };
  };
} typeAXBS_PRS3BITS;
sfr volatile typeAXBS_PRS3BITS AXBS_PRS3bits absolute 0x40004300;

 typedef struct tagAXBS_PRS4BITS {
  union {
    struct {
      unsigned M0 : 3;
      unsigned : 1;
      unsigned M1 : 3;
      unsigned : 1;
      unsigned M2 : 3;
      unsigned : 1;
      unsigned M3 : 3;
      unsigned : 1;
      unsigned M4 : 3;
      unsigned : 13;
    };
  };
} typeAXBS_PRS4BITS;
sfr volatile typeAXBS_PRS4BITS AXBS_PRS4bits absolute 0x40004400;

 typedef struct tagAXBS_PRS5BITS {
  union {
    struct {
      unsigned M0 : 3;
      unsigned : 1;
      unsigned M1 : 3;
      unsigned : 1;
      unsigned M2 : 3;
      unsigned : 1;
      unsigned M3 : 3;
      unsigned : 1;
      unsigned M4 : 3;
      unsigned : 13;
    };
  };
} typeAXBS_PRS5BITS;
sfr volatile typeAXBS_PRS5BITS AXBS_PRS5bits absolute 0x40004500;

 typedef struct tagAXBS_CRS0BITS {
  union {
    struct {
      unsigned PARK : 3;
      unsigned : 1;
      unsigned PCTL : 2;
      unsigned : 2;
      unsigned ARB : 2;
      unsigned : 20;
      unsigned HLP : 1;
      unsigned RO : 1;
    };
  };
} typeAXBS_CRS0BITS;
sfr volatile typeAXBS_CRS0BITS AXBS_CRS0bits absolute 0x40004010;

 typedef struct tagAXBS_CRS1BITS {
  union {
    struct {
      unsigned PARK : 3;
      unsigned : 1;
      unsigned PCTL : 2;
      unsigned : 2;
      unsigned ARB : 2;
      unsigned : 20;
      unsigned HLP : 1;
      unsigned RO : 1;
    };
  };
} typeAXBS_CRS1BITS;
sfr volatile typeAXBS_CRS1BITS AXBS_CRS1bits absolute 0x40004110;

 typedef struct tagAXBS_CRS2BITS {
  union {
    struct {
      unsigned PARK : 3;
      unsigned : 1;
      unsigned PCTL : 2;
      unsigned : 2;
      unsigned ARB : 2;
      unsigned : 20;
      unsigned HLP : 1;
      unsigned RO : 1;
    };
  };
} typeAXBS_CRS2BITS;
sfr volatile typeAXBS_CRS2BITS AXBS_CRS2bits absolute 0x40004210;

 typedef struct tagAXBS_CRS3BITS {
  union {
    struct {
      unsigned PARK : 3;
      unsigned : 1;
      unsigned PCTL : 2;
      unsigned : 2;
      unsigned ARB : 2;
      unsigned : 20;
      unsigned HLP : 1;
      unsigned RO : 1;
    };
  };
} typeAXBS_CRS3BITS;
sfr volatile typeAXBS_CRS3BITS AXBS_CRS3bits absolute 0x40004310;

 typedef struct tagAXBS_CRS4BITS {
  union {
    struct {
      unsigned PARK : 3;
      unsigned : 1;
      unsigned PCTL : 2;
      unsigned : 2;
      unsigned ARB : 2;
      unsigned : 20;
      unsigned HLP : 1;
      unsigned RO : 1;
    };
  };
} typeAXBS_CRS4BITS;
sfr volatile typeAXBS_CRS4BITS AXBS_CRS4bits absolute 0x40004410;

 typedef struct tagAXBS_CRS5BITS {
  union {
    struct {
      unsigned PARK : 3;
      unsigned : 1;
      unsigned PCTL : 2;
      unsigned : 2;
      unsigned ARB : 2;
      unsigned : 20;
      unsigned HLP : 1;
      unsigned RO : 1;
    };
  };
} typeAXBS_CRS5BITS;
sfr volatile typeAXBS_CRS5BITS AXBS_CRS5bits absolute 0x40004510;

 typedef struct tagAXBS_MGPCR0BITS {
  union {
    struct {
      unsigned AULB : 3;
      unsigned : 29;
    };
  };
} typeAXBS_MGPCR0BITS;
sfr volatile typeAXBS_MGPCR0BITS AXBS_MGPCR0bits absolute 0x40004800;

 typedef struct tagAXBS_MGPCR1BITS {
  union {
    struct {
      unsigned AULB : 3;
      unsigned : 29;
    };
  };
} typeAXBS_MGPCR1BITS;
sfr volatile typeAXBS_MGPCR1BITS AXBS_MGPCR1bits absolute 0x40004900;

 typedef struct tagAXBS_MGPCR2BITS {
  union {
    struct {
      unsigned AULB : 3;
      unsigned : 29;
    };
  };
} typeAXBS_MGPCR2BITS;
sfr volatile typeAXBS_MGPCR2BITS AXBS_MGPCR2bits absolute 0x40004A00;

 typedef struct tagAXBS_MGPCR3BITS {
  union {
    struct {
      unsigned AULB : 3;
      unsigned : 29;
    };
  };
} typeAXBS_MGPCR3BITS;
sfr volatile typeAXBS_MGPCR3BITS AXBS_MGPCR3bits absolute 0x40004B00;

 typedef struct tagAXBS_MGPCR4BITS {
  union {
    struct {
      unsigned AULB : 3;
      unsigned : 29;
    };
  };
} typeAXBS_MGPCR4BITS;
sfr volatile typeAXBS_MGPCR4BITS AXBS_MGPCR4bits absolute 0x40004C00;

 typedef struct tagDMA_CRBITS {
  union {
    struct {
      unsigned : 1;
      unsigned EDBG : 1;
      unsigned ERCA : 1;
      unsigned ERGA : 1;
      unsigned HOE : 1;
      unsigned HALT : 1;
      unsigned CLM : 1;
      unsigned EMLM : 1;
      unsigned GRP0PRI : 1;
      unsigned : 1;
      unsigned GRP1PRI : 1;
      unsigned : 5;
      unsigned ECX : 1;
      unsigned CX : 1;
      unsigned : 14;
    };
  };
} typeDMA_CRBITS;
sfr volatile typeDMA_CRBITS DMA_CRbits absolute 0x40008000;

 typedef struct tagDMA_ESBITS {
  union {
    struct {
      unsigned DBE : 1;
      unsigned SBE : 1;
      unsigned SGE : 1;
      unsigned NCE : 1;
      unsigned DOE : 1;
      unsigned DAE : 1;
      unsigned SOE : 1;
      unsigned SAE : 1;
      unsigned ERRCHN : 5;
      unsigned : 1;
      unsigned CPE : 1;
      unsigned GPE : 1;
      unsigned ECX : 1;
      unsigned : 14;
      unsigned VLD : 1;
    };
  };
} typeDMA_ESBITS;
sfr volatile typeDMA_ESBITS DMA_ESbits absolute 0x40008004;

 typedef struct tagDMA_ERQBITS {
  union {
    struct {
      unsigned ERQ0 : 1;
      unsigned ERQ1 : 1;
      unsigned ERQ2 : 1;
      unsigned ERQ3 : 1;
      unsigned ERQ4 : 1;
      unsigned ERQ5 : 1;
      unsigned ERQ6 : 1;
      unsigned ERQ7 : 1;
      unsigned ERQ8 : 1;
      unsigned ERQ9 : 1;
      unsigned ERQ10 : 1;
      unsigned ERQ11 : 1;
      unsigned ERQ12 : 1;
      unsigned ERQ13 : 1;
      unsigned ERQ14 : 1;
      unsigned ERQ15 : 1;
      unsigned ERQ16 : 1;
      unsigned ERQ17 : 1;
      unsigned ERQ18 : 1;
      unsigned ERQ19 : 1;
      unsigned ERQ20 : 1;
      unsigned ERQ21 : 1;
      unsigned ERQ22 : 1;
      unsigned ERQ23 : 1;
      unsigned ERQ24 : 1;
      unsigned ERQ25 : 1;
      unsigned ERQ26 : 1;
      unsigned ERQ27 : 1;
      unsigned ERQ28 : 1;
      unsigned ERQ29 : 1;
      unsigned ERQ30 : 1;
      unsigned ERQ31 : 1;
    };
  };
} typeDMA_ERQBITS;
sfr volatile typeDMA_ERQBITS DMA_ERQbits absolute 0x4000800C;

 typedef struct tagDMA_EEIBITS {
  union {
    struct {
      unsigned EEI0 : 1;
      unsigned EEI1 : 1;
      unsigned EEI2 : 1;
      unsigned EEI3 : 1;
      unsigned EEI4 : 1;
      unsigned EEI5 : 1;
      unsigned EEI6 : 1;
      unsigned EEI7 : 1;
      unsigned EEI8 : 1;
      unsigned EEI9 : 1;
      unsigned EEI10 : 1;
      unsigned EEI11 : 1;
      unsigned EEI12 : 1;
      unsigned EEI13 : 1;
      unsigned EEI14 : 1;
      unsigned EEI15 : 1;
      unsigned EEI16 : 1;
      unsigned EEI17 : 1;
      unsigned EEI18 : 1;
      unsigned EEI19 : 1;
      unsigned EEI20 : 1;
      unsigned EEI21 : 1;
      unsigned EEI22 : 1;
      unsigned EEI23 : 1;
      unsigned EEI24 : 1;
      unsigned EEI25 : 1;
      unsigned EEI26 : 1;
      unsigned EEI27 : 1;
      unsigned EEI28 : 1;
      unsigned EEI29 : 1;
      unsigned EEI30 : 1;
      unsigned EEI31 : 1;
    };
  };
} typeDMA_EEIBITS;
sfr volatile typeDMA_EEIBITS DMA_EEIbits absolute 0x40008014;

 typedef struct tagDMA_CEEIBITS {
  union {
    struct {
      unsigned CEEI : 5;
      unsigned : 1;
      unsigned CAEE : 1;
      unsigned NOP : 1;
    };
  };
} typeDMA_CEEIBITS;
sfr volatile typeDMA_CEEIBITS DMA_CEEIbits absolute 0x40008018;

 typedef struct tagDMA_SEEIBITS {
  union {
    struct {
      unsigned SEEI : 5;
      unsigned : 1;
      unsigned SAEE : 1;
      unsigned NOP : 1;
    };
  };
} typeDMA_SEEIBITS;
sfr volatile typeDMA_SEEIBITS DMA_SEEIbits absolute 0x40008019;

 typedef struct tagDMA_CERQBITS {
  union {
    struct {
      unsigned CERQ : 5;
      unsigned : 1;
      unsigned CAER : 1;
      unsigned NOP : 1;
    };
  };
} typeDMA_CERQBITS;
sfr volatile typeDMA_CERQBITS DMA_CERQbits absolute 0x4000801A;

 typedef struct tagDMA_SERQBITS {
  union {
    struct {
      unsigned SERQ : 5;
      unsigned : 1;
      unsigned SAER : 1;
      unsigned NOP : 1;
    };
  };
} typeDMA_SERQBITS;
sfr volatile typeDMA_SERQBITS DMA_SERQbits absolute 0x4000801B;

 typedef struct tagDMA_CDNEBITS {
  union {
    struct {
      unsigned CDNE : 5;
      unsigned : 1;
      unsigned CADN : 1;
      unsigned NOP : 1;
    };
  };
} typeDMA_CDNEBITS;
sfr volatile typeDMA_CDNEBITS DMA_CDNEbits absolute 0x4000801C;

 typedef struct tagDMA_SSRTBITS {
  union {
    struct {
      unsigned SSRT : 5;
      unsigned : 1;
      unsigned SAST : 1;
      unsigned NOP : 1;
    };
  };
} typeDMA_SSRTBITS;
sfr volatile typeDMA_SSRTBITS DMA_SSRTbits absolute 0x4000801D;

 typedef struct tagDMA_CERRBITS {
  union {
    struct {
      unsigned CERR : 5;
      unsigned : 1;
      unsigned CAEI : 1;
      unsigned NOP : 1;
    };
  };
} typeDMA_CERRBITS;
sfr volatile typeDMA_CERRBITS DMA_CERRbits absolute 0x4000801E;

 typedef struct tagDMA_CINTBITS {
  union {
    struct {
      unsigned CINT : 5;
      unsigned : 1;
      unsigned CAIR : 1;
      unsigned NOP : 1;
    };
  };
} typeDMA_CINTBITS;
sfr volatile typeDMA_CINTBITS DMA_CINTbits absolute 0x4000801F;

 typedef struct tagDMA_INTBITS {
  union {
    struct {
      unsigned INT0 : 1;
      unsigned INT1 : 1;
      unsigned INT2 : 1;
      unsigned INT3 : 1;
      unsigned INT4 : 1;
      unsigned INT5 : 1;
      unsigned INT6 : 1;
      unsigned INT7 : 1;
      unsigned INT8_ : 1;
      unsigned INT9 : 1;
      unsigned INT10 : 1;
      unsigned INT11 : 1;
      unsigned INT12 : 1;
      unsigned INT13 : 1;
      unsigned INT14 : 1;
      unsigned INT15 : 1;
      unsigned INT16 : 1;
      unsigned INT17 : 1;
      unsigned INT18 : 1;
      unsigned INT19 : 1;
      unsigned INT20 : 1;
      unsigned INT21 : 1;
      unsigned INT22 : 1;
      unsigned INT23 : 1;
      unsigned INT24 : 1;
      unsigned INT25 : 1;
      unsigned INT26 : 1;
      unsigned INT27 : 1;
      unsigned INT28 : 1;
      unsigned INT29 : 1;
      unsigned INT30 : 1;
      unsigned INT31 : 1;
    };
  };
} typeDMA_INTBITS;
sfr volatile typeDMA_INTBITS DMA_INTbits absolute 0x40008024;

 typedef struct tagDMA_ERRBITS {
  union {
    struct {
      unsigned ERR0 : 1;
      unsigned ERR1 : 1;
      unsigned ERR2 : 1;
      unsigned ERR3 : 1;
      unsigned ERR4 : 1;
      unsigned ERR5 : 1;
      unsigned ERR6 : 1;
      unsigned ERR7 : 1;
      unsigned ERR8 : 1;
      unsigned ERR9 : 1;
      unsigned ERR10 : 1;
      unsigned ERR11 : 1;
      unsigned ERR12 : 1;
      unsigned ERR13 : 1;
      unsigned ERR14 : 1;
      unsigned ERR15 : 1;
      unsigned ERR16 : 1;
      unsigned ERR17 : 1;
      unsigned ERR18 : 1;
      unsigned ERR19 : 1;
      unsigned ERR20 : 1;
      unsigned ERR21 : 1;
      unsigned ERR22 : 1;
      unsigned ERR23 : 1;
      unsigned ERR24 : 1;
      unsigned ERR25 : 1;
      unsigned ERR26 : 1;
      unsigned ERR27 : 1;
      unsigned ERR28 : 1;
      unsigned ERR29 : 1;
      unsigned ERR30 : 1;
      unsigned ERR31 : 1;
    };
  };
} typeDMA_ERRBITS;
sfr volatile typeDMA_ERRBITS DMA_ERRbits absolute 0x4000802C;

 typedef struct tagDMA_HRSBITS {
  union {
    struct {
      unsigned HRS0 : 1;
      unsigned HRS1 : 1;
      unsigned HRS2 : 1;
      unsigned HRS3 : 1;
      unsigned HRS4 : 1;
      unsigned HRS5 : 1;
      unsigned HRS6 : 1;
      unsigned HRS7 : 1;
      unsigned HRS8 : 1;
      unsigned HRS9 : 1;
      unsigned HRS10 : 1;
      unsigned HRS11 : 1;
      unsigned HRS12 : 1;
      unsigned HRS13 : 1;
      unsigned HRS14 : 1;
      unsigned HRS15 : 1;
      unsigned HRS16 : 1;
      unsigned HRS17 : 1;
      unsigned HRS18 : 1;
      unsigned HRS19 : 1;
      unsigned HRS20 : 1;
      unsigned HRS21 : 1;
      unsigned HRS22 : 1;
      unsigned HRS23 : 1;
      unsigned HRS24 : 1;
      unsigned HRS25 : 1;
      unsigned HRS26 : 1;
      unsigned HRS27 : 1;
      unsigned HRS28 : 1;
      unsigned HRS29 : 1;
      unsigned HRS30 : 1;
      unsigned HRS31 : 1;
    };
  };
} typeDMA_HRSBITS;
sfr volatile typeDMA_HRSBITS DMA_HRSbits absolute 0x40008034;

 typedef struct tagDMA_EARSBITS {
  union {
    struct {
      unsigned EDREQ_0 : 1;
      unsigned EDREQ_1 : 1;
      unsigned EDREQ_2 : 1;
      unsigned EDREQ_3 : 1;
      unsigned EDREQ_4 : 1;
      unsigned EDREQ_5 : 1;
      unsigned EDREQ_6 : 1;
      unsigned EDREQ_7 : 1;
      unsigned EDREQ_8 : 1;
      unsigned EDREQ_9 : 1;
      unsigned EDREQ_10 : 1;
      unsigned EDREQ_11 : 1;
      unsigned EDREQ_12 : 1;
      unsigned EDREQ_13 : 1;
      unsigned EDREQ_14 : 1;
      unsigned EDREQ_15 : 1;
      unsigned EDREQ_16 : 1;
      unsigned EDREQ_17 : 1;
      unsigned EDREQ_18 : 1;
      unsigned EDREQ_19 : 1;
      unsigned EDREQ_20 : 1;
      unsigned EDREQ_21 : 1;
      unsigned EDREQ_22 : 1;
      unsigned EDREQ_23 : 1;
      unsigned EDREQ_24 : 1;
      unsigned EDREQ_25 : 1;
      unsigned EDREQ_26 : 1;
      unsigned EDREQ_27 : 1;
      unsigned EDREQ_28 : 1;
      unsigned EDREQ_29 : 1;
      unsigned EDREQ_30 : 1;
      unsigned EDREQ_31 : 1;
    };
  };
} typeDMA_EARSBITS;
sfr volatile typeDMA_EARSBITS DMA_EARSbits absolute 0x40008044;

 typedef struct tagDMA_DCHPRI3BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI3BITS;
sfr volatile typeDMA_DCHPRI3BITS DMA_DCHPRI3bits absolute 0x40008100;

 typedef struct tagDMA_DCHPRI2BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI2BITS;
sfr volatile typeDMA_DCHPRI2BITS DMA_DCHPRI2bits absolute 0x40008101;

 typedef struct tagDMA_DCHPRI1BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI1BITS;
sfr volatile typeDMA_DCHPRI1BITS DMA_DCHPRI1bits absolute 0x40008102;

 typedef struct tagDMA_DCHPRI0BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI0BITS;
sfr volatile typeDMA_DCHPRI0BITS DMA_DCHPRI0bits absolute 0x40008103;

 typedef struct tagDMA_DCHPRI7BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI7BITS;
sfr volatile typeDMA_DCHPRI7BITS DMA_DCHPRI7bits absolute 0x40008104;

 typedef struct tagDMA_DCHPRI6BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI6BITS;
sfr volatile typeDMA_DCHPRI6BITS DMA_DCHPRI6bits absolute 0x40008105;

 typedef struct tagDMA_DCHPRI5BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI5BITS;
sfr volatile typeDMA_DCHPRI5BITS DMA_DCHPRI5bits absolute 0x40008106;

 typedef struct tagDMA_DCHPRI4BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI4BITS;
sfr volatile typeDMA_DCHPRI4BITS DMA_DCHPRI4bits absolute 0x40008107;

 typedef struct tagDMA_DCHPRI11BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI11BITS;
sfr volatile typeDMA_DCHPRI11BITS DMA_DCHPRI11bits absolute 0x40008108;

 typedef struct tagDMA_DCHPRI10BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI10BITS;
sfr volatile typeDMA_DCHPRI10BITS DMA_DCHPRI10bits absolute 0x40008109;

 typedef struct tagDMA_DCHPRI9BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI9BITS;
sfr volatile typeDMA_DCHPRI9BITS DMA_DCHPRI9bits absolute 0x4000810A;

 typedef struct tagDMA_DCHPRI8BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI8BITS;
sfr volatile typeDMA_DCHPRI8BITS DMA_DCHPRI8bits absolute 0x4000810B;

 typedef struct tagDMA_DCHPRI15BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI15BITS;
sfr volatile typeDMA_DCHPRI15BITS DMA_DCHPRI15bits absolute 0x4000810C;

 typedef struct tagDMA_DCHPRI14BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI14BITS;
sfr volatile typeDMA_DCHPRI14BITS DMA_DCHPRI14bits absolute 0x4000810D;

 typedef struct tagDMA_DCHPRI13BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI13BITS;
sfr volatile typeDMA_DCHPRI13BITS DMA_DCHPRI13bits absolute 0x4000810E;

 typedef struct tagDMA_DCHPRI12BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI12BITS;
sfr volatile typeDMA_DCHPRI12BITS DMA_DCHPRI12bits absolute 0x4000810F;

 typedef struct tagDMA_DCHPRI19BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI19BITS;
sfr volatile typeDMA_DCHPRI19BITS DMA_DCHPRI19bits absolute 0x40008110;

 typedef struct tagDMA_DCHPRI18BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI18BITS;
sfr volatile typeDMA_DCHPRI18BITS DMA_DCHPRI18bits absolute 0x40008111;

 typedef struct tagDMA_DCHPRI17BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI17BITS;
sfr volatile typeDMA_DCHPRI17BITS DMA_DCHPRI17bits absolute 0x40008112;

 typedef struct tagDMA_DCHPRI16BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI16BITS;
sfr volatile typeDMA_DCHPRI16BITS DMA_DCHPRI16bits absolute 0x40008113;

 typedef struct tagDMA_DCHPRI23BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI23BITS;
sfr volatile typeDMA_DCHPRI23BITS DMA_DCHPRI23bits absolute 0x40008114;

 typedef struct tagDMA_DCHPRI22BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI22BITS;
sfr volatile typeDMA_DCHPRI22BITS DMA_DCHPRI22bits absolute 0x40008115;

 typedef struct tagDMA_DCHPRI21BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI21BITS;
sfr volatile typeDMA_DCHPRI21BITS DMA_DCHPRI21bits absolute 0x40008116;

 typedef struct tagDMA_DCHPRI20BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI20BITS;
sfr volatile typeDMA_DCHPRI20BITS DMA_DCHPRI20bits absolute 0x40008117;

 typedef struct tagDMA_DCHPRI27BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI27BITS;
sfr volatile typeDMA_DCHPRI27BITS DMA_DCHPRI27bits absolute 0x40008118;

 typedef struct tagDMA_DCHPRI26BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI26BITS;
sfr volatile typeDMA_DCHPRI26BITS DMA_DCHPRI26bits absolute 0x40008119;

 typedef struct tagDMA_DCHPRI25BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI25BITS;
sfr volatile typeDMA_DCHPRI25BITS DMA_DCHPRI25bits absolute 0x4000811A;

 typedef struct tagDMA_DCHPRI24BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI24BITS;
sfr volatile typeDMA_DCHPRI24BITS DMA_DCHPRI24bits absolute 0x4000811B;

 typedef struct tagDMA_DCHPRI31BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI31BITS;
sfr volatile typeDMA_DCHPRI31BITS DMA_DCHPRI31bits absolute 0x4000811C;

 typedef struct tagDMA_DCHPRI30BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI30BITS;
sfr volatile typeDMA_DCHPRI30BITS DMA_DCHPRI30bits absolute 0x4000811D;

 typedef struct tagDMA_DCHPRI29BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI29BITS;
sfr volatile typeDMA_DCHPRI29BITS DMA_DCHPRI29bits absolute 0x4000811E;

 typedef struct tagDMA_DCHPRI28BITS {
  union {
    struct {
      unsigned CHPRI : 4;
      unsigned GRPPRI : 2;
      unsigned DPA : 1;
      unsigned ECP : 1;
    };
  };
} typeDMA_DCHPRI28BITS;
sfr volatile typeDMA_DCHPRI28BITS DMA_DCHPRI28bits absolute 0x4000811F;

 typedef struct tagDMA_TCD0_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD0_SADDRBITS;
sfr volatile typeDMA_TCD0_SADDRBITS DMA_TCD0_SADDRbits absolute 0x40009000;

 typedef struct tagDMA_TCD1_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD1_SADDRBITS;
sfr volatile typeDMA_TCD1_SADDRBITS DMA_TCD1_SADDRbits absolute 0x40009020;

 typedef struct tagDMA_TCD2_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD2_SADDRBITS;
sfr volatile typeDMA_TCD2_SADDRBITS DMA_TCD2_SADDRbits absolute 0x40009040;

 typedef struct tagDMA_TCD3_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD3_SADDRBITS;
sfr volatile typeDMA_TCD3_SADDRBITS DMA_TCD3_SADDRbits absolute 0x40009060;

 typedef struct tagDMA_TCD4_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD4_SADDRBITS;
sfr volatile typeDMA_TCD4_SADDRBITS DMA_TCD4_SADDRbits absolute 0x40009080;

 typedef struct tagDMA_TCD5_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD5_SADDRBITS;
sfr volatile typeDMA_TCD5_SADDRBITS DMA_TCD5_SADDRbits absolute 0x400090A0;

 typedef struct tagDMA_TCD6_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD6_SADDRBITS;
sfr volatile typeDMA_TCD6_SADDRBITS DMA_TCD6_SADDRbits absolute 0x400090C0;

 typedef struct tagDMA_TCD7_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD7_SADDRBITS;
sfr volatile typeDMA_TCD7_SADDRBITS DMA_TCD7_SADDRbits absolute 0x400090E0;

 typedef struct tagDMA_TCD8_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD8_SADDRBITS;
sfr volatile typeDMA_TCD8_SADDRBITS DMA_TCD8_SADDRbits absolute 0x40009100;

 typedef struct tagDMA_TCD9_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD9_SADDRBITS;
sfr volatile typeDMA_TCD9_SADDRBITS DMA_TCD9_SADDRbits absolute 0x40009120;

 typedef struct tagDMA_TCD10_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD10_SADDRBITS;
sfr volatile typeDMA_TCD10_SADDRBITS DMA_TCD10_SADDRbits absolute 0x40009140;

 typedef struct tagDMA_TCD11_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD11_SADDRBITS;
sfr volatile typeDMA_TCD11_SADDRBITS DMA_TCD11_SADDRbits absolute 0x40009160;

 typedef struct tagDMA_TCD12_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD12_SADDRBITS;
sfr volatile typeDMA_TCD12_SADDRBITS DMA_TCD12_SADDRbits absolute 0x40009180;

 typedef struct tagDMA_TCD13_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD13_SADDRBITS;
sfr volatile typeDMA_TCD13_SADDRBITS DMA_TCD13_SADDRbits absolute 0x400091A0;

 typedef struct tagDMA_TCD14_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD14_SADDRBITS;
sfr volatile typeDMA_TCD14_SADDRBITS DMA_TCD14_SADDRbits absolute 0x400091C0;

 typedef struct tagDMA_TCD15_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD15_SADDRBITS;
sfr volatile typeDMA_TCD15_SADDRBITS DMA_TCD15_SADDRbits absolute 0x400091E0;

 typedef struct tagDMA_TCD16_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD16_SADDRBITS;
sfr volatile typeDMA_TCD16_SADDRBITS DMA_TCD16_SADDRbits absolute 0x40009200;

 typedef struct tagDMA_TCD17_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD17_SADDRBITS;
sfr volatile typeDMA_TCD17_SADDRBITS DMA_TCD17_SADDRbits absolute 0x40009220;

 typedef struct tagDMA_TCD18_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD18_SADDRBITS;
sfr volatile typeDMA_TCD18_SADDRBITS DMA_TCD18_SADDRbits absolute 0x40009240;

 typedef struct tagDMA_TCD19_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD19_SADDRBITS;
sfr volatile typeDMA_TCD19_SADDRBITS DMA_TCD19_SADDRbits absolute 0x40009260;

 typedef struct tagDMA_TCD20_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD20_SADDRBITS;
sfr volatile typeDMA_TCD20_SADDRBITS DMA_TCD20_SADDRbits absolute 0x40009280;

 typedef struct tagDMA_TCD21_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD21_SADDRBITS;
sfr volatile typeDMA_TCD21_SADDRBITS DMA_TCD21_SADDRbits absolute 0x400092A0;

 typedef struct tagDMA_TCD22_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD22_SADDRBITS;
sfr volatile typeDMA_TCD22_SADDRBITS DMA_TCD22_SADDRbits absolute 0x400092C0;

 typedef struct tagDMA_TCD23_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD23_SADDRBITS;
sfr volatile typeDMA_TCD23_SADDRBITS DMA_TCD23_SADDRbits absolute 0x400092E0;

 typedef struct tagDMA_TCD24_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD24_SADDRBITS;
sfr volatile typeDMA_TCD24_SADDRBITS DMA_TCD24_SADDRbits absolute 0x40009300;

 typedef struct tagDMA_TCD25_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD25_SADDRBITS;
sfr volatile typeDMA_TCD25_SADDRBITS DMA_TCD25_SADDRbits absolute 0x40009320;

 typedef struct tagDMA_TCD26_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD26_SADDRBITS;
sfr volatile typeDMA_TCD26_SADDRBITS DMA_TCD26_SADDRbits absolute 0x40009340;

 typedef struct tagDMA_TCD27_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD27_SADDRBITS;
sfr volatile typeDMA_TCD27_SADDRBITS DMA_TCD27_SADDRbits absolute 0x40009360;

 typedef struct tagDMA_TCD28_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD28_SADDRBITS;
sfr volatile typeDMA_TCD28_SADDRBITS DMA_TCD28_SADDRbits absolute 0x40009380;

 typedef struct tagDMA_TCD29_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD29_SADDRBITS;
sfr volatile typeDMA_TCD29_SADDRBITS DMA_TCD29_SADDRbits absolute 0x400093A0;

 typedef struct tagDMA_TCD30_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD30_SADDRBITS;
sfr volatile typeDMA_TCD30_SADDRBITS DMA_TCD30_SADDRbits absolute 0x400093C0;

 typedef struct tagDMA_TCD31_SADDRBITS {
  union {
    struct {
      unsigned SADDR : 32;
    };
  };
} typeDMA_TCD31_SADDRBITS;
sfr volatile typeDMA_TCD31_SADDRBITS DMA_TCD31_SADDRbits absolute 0x400093E0;

 typedef struct tagDMA_TCD0_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD0_SOFFBITS;
sfr volatile typeDMA_TCD0_SOFFBITS DMA_TCD0_SOFFbits absolute 0x40009004;

 typedef struct tagDMA_TCD1_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD1_SOFFBITS;
sfr volatile typeDMA_TCD1_SOFFBITS DMA_TCD1_SOFFbits absolute 0x40009024;

 typedef struct tagDMA_TCD2_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD2_SOFFBITS;
sfr volatile typeDMA_TCD2_SOFFBITS DMA_TCD2_SOFFbits absolute 0x40009044;

 typedef struct tagDMA_TCD3_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD3_SOFFBITS;
sfr volatile typeDMA_TCD3_SOFFBITS DMA_TCD3_SOFFbits absolute 0x40009064;

 typedef struct tagDMA_TCD4_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD4_SOFFBITS;
sfr volatile typeDMA_TCD4_SOFFBITS DMA_TCD4_SOFFbits absolute 0x40009084;

 typedef struct tagDMA_TCD5_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD5_SOFFBITS;
sfr volatile typeDMA_TCD5_SOFFBITS DMA_TCD5_SOFFbits absolute 0x400090A4;

 typedef struct tagDMA_TCD6_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD6_SOFFBITS;
sfr volatile typeDMA_TCD6_SOFFBITS DMA_TCD6_SOFFbits absolute 0x400090C4;

 typedef struct tagDMA_TCD7_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD7_SOFFBITS;
sfr volatile typeDMA_TCD7_SOFFBITS DMA_TCD7_SOFFbits absolute 0x400090E4;

 typedef struct tagDMA_TCD8_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD8_SOFFBITS;
sfr volatile typeDMA_TCD8_SOFFBITS DMA_TCD8_SOFFbits absolute 0x40009104;

 typedef struct tagDMA_TCD9_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD9_SOFFBITS;
sfr volatile typeDMA_TCD9_SOFFBITS DMA_TCD9_SOFFbits absolute 0x40009124;

 typedef struct tagDMA_TCD10_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD10_SOFFBITS;
sfr volatile typeDMA_TCD10_SOFFBITS DMA_TCD10_SOFFbits absolute 0x40009144;

 typedef struct tagDMA_TCD11_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD11_SOFFBITS;
sfr volatile typeDMA_TCD11_SOFFBITS DMA_TCD11_SOFFbits absolute 0x40009164;

 typedef struct tagDMA_TCD12_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD12_SOFFBITS;
sfr volatile typeDMA_TCD12_SOFFBITS DMA_TCD12_SOFFbits absolute 0x40009184;

 typedef struct tagDMA_TCD13_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD13_SOFFBITS;
sfr volatile typeDMA_TCD13_SOFFBITS DMA_TCD13_SOFFbits absolute 0x400091A4;

 typedef struct tagDMA_TCD14_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD14_SOFFBITS;
sfr volatile typeDMA_TCD14_SOFFBITS DMA_TCD14_SOFFbits absolute 0x400091C4;

 typedef struct tagDMA_TCD15_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD15_SOFFBITS;
sfr volatile typeDMA_TCD15_SOFFBITS DMA_TCD15_SOFFbits absolute 0x400091E4;

 typedef struct tagDMA_TCD16_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD16_SOFFBITS;
sfr volatile typeDMA_TCD16_SOFFBITS DMA_TCD16_SOFFbits absolute 0x40009204;

 typedef struct tagDMA_TCD17_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD17_SOFFBITS;
sfr volatile typeDMA_TCD17_SOFFBITS DMA_TCD17_SOFFbits absolute 0x40009224;

 typedef struct tagDMA_TCD18_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD18_SOFFBITS;
sfr volatile typeDMA_TCD18_SOFFBITS DMA_TCD18_SOFFbits absolute 0x40009244;

 typedef struct tagDMA_TCD19_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD19_SOFFBITS;
sfr volatile typeDMA_TCD19_SOFFBITS DMA_TCD19_SOFFbits absolute 0x40009264;

 typedef struct tagDMA_TCD20_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD20_SOFFBITS;
sfr volatile typeDMA_TCD20_SOFFBITS DMA_TCD20_SOFFbits absolute 0x40009284;

 typedef struct tagDMA_TCD21_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD21_SOFFBITS;
sfr volatile typeDMA_TCD21_SOFFBITS DMA_TCD21_SOFFbits absolute 0x400092A4;

 typedef struct tagDMA_TCD22_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD22_SOFFBITS;
sfr volatile typeDMA_TCD22_SOFFBITS DMA_TCD22_SOFFbits absolute 0x400092C4;

 typedef struct tagDMA_TCD23_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD23_SOFFBITS;
sfr volatile typeDMA_TCD23_SOFFBITS DMA_TCD23_SOFFbits absolute 0x400092E4;

 typedef struct tagDMA_TCD24_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD24_SOFFBITS;
sfr volatile typeDMA_TCD24_SOFFBITS DMA_TCD24_SOFFbits absolute 0x40009304;

 typedef struct tagDMA_TCD25_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD25_SOFFBITS;
sfr volatile typeDMA_TCD25_SOFFBITS DMA_TCD25_SOFFbits absolute 0x40009324;

 typedef struct tagDMA_TCD26_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD26_SOFFBITS;
sfr volatile typeDMA_TCD26_SOFFBITS DMA_TCD26_SOFFbits absolute 0x40009344;

 typedef struct tagDMA_TCD27_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD27_SOFFBITS;
sfr volatile typeDMA_TCD27_SOFFBITS DMA_TCD27_SOFFbits absolute 0x40009364;

 typedef struct tagDMA_TCD28_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD28_SOFFBITS;
sfr volatile typeDMA_TCD28_SOFFBITS DMA_TCD28_SOFFbits absolute 0x40009384;

 typedef struct tagDMA_TCD29_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD29_SOFFBITS;
sfr volatile typeDMA_TCD29_SOFFBITS DMA_TCD29_SOFFbits absolute 0x400093A4;

 typedef struct tagDMA_TCD30_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD30_SOFFBITS;
sfr volatile typeDMA_TCD30_SOFFBITS DMA_TCD30_SOFFbits absolute 0x400093C4;

 typedef struct tagDMA_TCD31_SOFFBITS {
  union {
    struct {
      unsigned SOFF : 16;
    };
  };
} typeDMA_TCD31_SOFFBITS;
sfr volatile typeDMA_TCD31_SOFFBITS DMA_TCD31_SOFFbits absolute 0x400093E4;

 typedef struct tagDMA_TCD0_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD0_ATTRBITS;
sfr volatile typeDMA_TCD0_ATTRBITS DMA_TCD0_ATTRbits absolute 0x40009006;

 typedef struct tagDMA_TCD1_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD1_ATTRBITS;
sfr volatile typeDMA_TCD1_ATTRBITS DMA_TCD1_ATTRbits absolute 0x40009026;

 typedef struct tagDMA_TCD2_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD2_ATTRBITS;
sfr volatile typeDMA_TCD2_ATTRBITS DMA_TCD2_ATTRbits absolute 0x40009046;

 typedef struct tagDMA_TCD3_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD3_ATTRBITS;
sfr volatile typeDMA_TCD3_ATTRBITS DMA_TCD3_ATTRbits absolute 0x40009066;

 typedef struct tagDMA_TCD4_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD4_ATTRBITS;
sfr volatile typeDMA_TCD4_ATTRBITS DMA_TCD4_ATTRbits absolute 0x40009086;

 typedef struct tagDMA_TCD5_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD5_ATTRBITS;
sfr volatile typeDMA_TCD5_ATTRBITS DMA_TCD5_ATTRbits absolute 0x400090A6;

 typedef struct tagDMA_TCD6_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD6_ATTRBITS;
sfr volatile typeDMA_TCD6_ATTRBITS DMA_TCD6_ATTRbits absolute 0x400090C6;

 typedef struct tagDMA_TCD7_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD7_ATTRBITS;
sfr volatile typeDMA_TCD7_ATTRBITS DMA_TCD7_ATTRbits absolute 0x400090E6;

 typedef struct tagDMA_TCD8_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD8_ATTRBITS;
sfr volatile typeDMA_TCD8_ATTRBITS DMA_TCD8_ATTRbits absolute 0x40009106;

 typedef struct tagDMA_TCD9_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD9_ATTRBITS;
sfr volatile typeDMA_TCD9_ATTRBITS DMA_TCD9_ATTRbits absolute 0x40009126;

 typedef struct tagDMA_TCD10_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD10_ATTRBITS;
sfr volatile typeDMA_TCD10_ATTRBITS DMA_TCD10_ATTRbits absolute 0x40009146;

 typedef struct tagDMA_TCD11_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD11_ATTRBITS;
sfr volatile typeDMA_TCD11_ATTRBITS DMA_TCD11_ATTRbits absolute 0x40009166;

 typedef struct tagDMA_TCD12_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD12_ATTRBITS;
sfr volatile typeDMA_TCD12_ATTRBITS DMA_TCD12_ATTRbits absolute 0x40009186;

 typedef struct tagDMA_TCD13_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD13_ATTRBITS;
sfr volatile typeDMA_TCD13_ATTRBITS DMA_TCD13_ATTRbits absolute 0x400091A6;

 typedef struct tagDMA_TCD14_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD14_ATTRBITS;
sfr volatile typeDMA_TCD14_ATTRBITS DMA_TCD14_ATTRbits absolute 0x400091C6;

 typedef struct tagDMA_TCD15_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD15_ATTRBITS;
sfr volatile typeDMA_TCD15_ATTRBITS DMA_TCD15_ATTRbits absolute 0x400091E6;

 typedef struct tagDMA_TCD16_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD16_ATTRBITS;
sfr volatile typeDMA_TCD16_ATTRBITS DMA_TCD16_ATTRbits absolute 0x40009206;

 typedef struct tagDMA_TCD17_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD17_ATTRBITS;
sfr volatile typeDMA_TCD17_ATTRBITS DMA_TCD17_ATTRbits absolute 0x40009226;

 typedef struct tagDMA_TCD18_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD18_ATTRBITS;
sfr volatile typeDMA_TCD18_ATTRBITS DMA_TCD18_ATTRbits absolute 0x40009246;

 typedef struct tagDMA_TCD19_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD19_ATTRBITS;
sfr volatile typeDMA_TCD19_ATTRBITS DMA_TCD19_ATTRbits absolute 0x40009266;

 typedef struct tagDMA_TCD20_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD20_ATTRBITS;
sfr volatile typeDMA_TCD20_ATTRBITS DMA_TCD20_ATTRbits absolute 0x40009286;

 typedef struct tagDMA_TCD21_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD21_ATTRBITS;
sfr volatile typeDMA_TCD21_ATTRBITS DMA_TCD21_ATTRbits absolute 0x400092A6;

 typedef struct tagDMA_TCD22_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD22_ATTRBITS;
sfr volatile typeDMA_TCD22_ATTRBITS DMA_TCD22_ATTRbits absolute 0x400092C6;

 typedef struct tagDMA_TCD23_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD23_ATTRBITS;
sfr volatile typeDMA_TCD23_ATTRBITS DMA_TCD23_ATTRbits absolute 0x400092E6;

 typedef struct tagDMA_TCD24_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD24_ATTRBITS;
sfr volatile typeDMA_TCD24_ATTRBITS DMA_TCD24_ATTRbits absolute 0x40009306;

 typedef struct tagDMA_TCD25_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD25_ATTRBITS;
sfr volatile typeDMA_TCD25_ATTRBITS DMA_TCD25_ATTRbits absolute 0x40009326;

 typedef struct tagDMA_TCD26_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD26_ATTRBITS;
sfr volatile typeDMA_TCD26_ATTRBITS DMA_TCD26_ATTRbits absolute 0x40009346;

 typedef struct tagDMA_TCD27_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD27_ATTRBITS;
sfr volatile typeDMA_TCD27_ATTRBITS DMA_TCD27_ATTRbits absolute 0x40009366;

 typedef struct tagDMA_TCD28_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD28_ATTRBITS;
sfr volatile typeDMA_TCD28_ATTRBITS DMA_TCD28_ATTRbits absolute 0x40009386;

 typedef struct tagDMA_TCD29_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD29_ATTRBITS;
sfr volatile typeDMA_TCD29_ATTRBITS DMA_TCD29_ATTRbits absolute 0x400093A6;

 typedef struct tagDMA_TCD30_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD30_ATTRBITS;
sfr volatile typeDMA_TCD30_ATTRBITS DMA_TCD30_ATTRbits absolute 0x400093C6;

 typedef struct tagDMA_TCD31_ATTRBITS {
  union {
    struct {
      unsigned DSIZE : 3;
      unsigned DMOD : 5;
      unsigned SSIZE : 3;
      unsigned SMOD : 5;
    };
  };
} typeDMA_TCD31_ATTRBITS;
sfr volatile typeDMA_TCD31_ATTRBITS DMA_TCD31_ATTRbits absolute 0x400093E6;

 typedef struct tagDMA_TCD0_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD0_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD0_NBYTES_MLNOBITS DMA_TCD0_NBYTES_MLNObits absolute 0x40009008;

 typedef struct tagDMA_TCD1_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD1_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD1_NBYTES_MLNOBITS DMA_TCD1_NBYTES_MLNObits absolute 0x40009028;

 typedef struct tagDMA_TCD2_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD2_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD2_NBYTES_MLNOBITS DMA_TCD2_NBYTES_MLNObits absolute 0x40009048;

 typedef struct tagDMA_TCD3_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD3_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD3_NBYTES_MLNOBITS DMA_TCD3_NBYTES_MLNObits absolute 0x40009068;

 typedef struct tagDMA_TCD4_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD4_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD4_NBYTES_MLNOBITS DMA_TCD4_NBYTES_MLNObits absolute 0x40009088;

 typedef struct tagDMA_TCD5_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD5_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD5_NBYTES_MLNOBITS DMA_TCD5_NBYTES_MLNObits absolute 0x400090A8;

 typedef struct tagDMA_TCD6_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD6_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD6_NBYTES_MLNOBITS DMA_TCD6_NBYTES_MLNObits absolute 0x400090C8;

 typedef struct tagDMA_TCD7_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD7_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD7_NBYTES_MLNOBITS DMA_TCD7_NBYTES_MLNObits absolute 0x400090E8;

 typedef struct tagDMA_TCD8_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD8_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD8_NBYTES_MLNOBITS DMA_TCD8_NBYTES_MLNObits absolute 0x40009108;

 typedef struct tagDMA_TCD9_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD9_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD9_NBYTES_MLNOBITS DMA_TCD9_NBYTES_MLNObits absolute 0x40009128;

 typedef struct tagDMA_TCD10_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD10_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD10_NBYTES_MLNOBITS DMA_TCD10_NBYTES_MLNObits absolute 0x40009148;

 typedef struct tagDMA_TCD11_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD11_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD11_NBYTES_MLNOBITS DMA_TCD11_NBYTES_MLNObits absolute 0x40009168;

 typedef struct tagDMA_TCD12_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD12_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD12_NBYTES_MLNOBITS DMA_TCD12_NBYTES_MLNObits absolute 0x40009188;

 typedef struct tagDMA_TCD13_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD13_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD13_NBYTES_MLNOBITS DMA_TCD13_NBYTES_MLNObits absolute 0x400091A8;

 typedef struct tagDMA_TCD14_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD14_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD14_NBYTES_MLNOBITS DMA_TCD14_NBYTES_MLNObits absolute 0x400091C8;

 typedef struct tagDMA_TCD15_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD15_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD15_NBYTES_MLNOBITS DMA_TCD15_NBYTES_MLNObits absolute 0x400091E8;

 typedef struct tagDMA_TCD16_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD16_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD16_NBYTES_MLNOBITS DMA_TCD16_NBYTES_MLNObits absolute 0x40009208;

 typedef struct tagDMA_TCD17_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD17_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD17_NBYTES_MLNOBITS DMA_TCD17_NBYTES_MLNObits absolute 0x40009228;

 typedef struct tagDMA_TCD18_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD18_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD18_NBYTES_MLNOBITS DMA_TCD18_NBYTES_MLNObits absolute 0x40009248;

 typedef struct tagDMA_TCD19_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD19_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD19_NBYTES_MLNOBITS DMA_TCD19_NBYTES_MLNObits absolute 0x40009268;

 typedef struct tagDMA_TCD20_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD20_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD20_NBYTES_MLNOBITS DMA_TCD20_NBYTES_MLNObits absolute 0x40009288;

 typedef struct tagDMA_TCD21_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD21_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD21_NBYTES_MLNOBITS DMA_TCD21_NBYTES_MLNObits absolute 0x400092A8;

 typedef struct tagDMA_TCD22_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD22_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD22_NBYTES_MLNOBITS DMA_TCD22_NBYTES_MLNObits absolute 0x400092C8;

 typedef struct tagDMA_TCD23_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD23_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD23_NBYTES_MLNOBITS DMA_TCD23_NBYTES_MLNObits absolute 0x400092E8;

 typedef struct tagDMA_TCD24_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD24_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD24_NBYTES_MLNOBITS DMA_TCD24_NBYTES_MLNObits absolute 0x40009308;

 typedef struct tagDMA_TCD25_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD25_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD25_NBYTES_MLNOBITS DMA_TCD25_NBYTES_MLNObits absolute 0x40009328;

 typedef struct tagDMA_TCD26_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD26_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD26_NBYTES_MLNOBITS DMA_TCD26_NBYTES_MLNObits absolute 0x40009348;

 typedef struct tagDMA_TCD27_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD27_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD27_NBYTES_MLNOBITS DMA_TCD27_NBYTES_MLNObits absolute 0x40009368;

 typedef struct tagDMA_TCD28_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD28_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD28_NBYTES_MLNOBITS DMA_TCD28_NBYTES_MLNObits absolute 0x40009388;

 typedef struct tagDMA_TCD29_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD29_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD29_NBYTES_MLNOBITS DMA_TCD29_NBYTES_MLNObits absolute 0x400093A8;

 typedef struct tagDMA_TCD30_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD30_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD30_NBYTES_MLNOBITS DMA_TCD30_NBYTES_MLNObits absolute 0x400093C8;

 typedef struct tagDMA_TCD31_NBYTES_MLNOBITS {
  union {
    struct {
      unsigned NBYTES : 32;
    };
  };
} typeDMA_TCD31_NBYTES_MLNOBITS;
sfr volatile typeDMA_TCD31_NBYTES_MLNOBITS DMA_TCD31_NBYTES_MLNObits absolute 0x400093E8;

 typedef struct tagDMA_TCD0_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD0_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD0_NBYTES_MLOFFNOBITS DMA_TCD0_NBYTES_MLOFFNObits absolute 0x40009008;

 typedef struct tagDMA_TCD1_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD1_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD1_NBYTES_MLOFFNOBITS DMA_TCD1_NBYTES_MLOFFNObits absolute 0x40009028;

 typedef struct tagDMA_TCD2_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD2_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD2_NBYTES_MLOFFNOBITS DMA_TCD2_NBYTES_MLOFFNObits absolute 0x40009048;

 typedef struct tagDMA_TCD3_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD3_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD3_NBYTES_MLOFFNOBITS DMA_TCD3_NBYTES_MLOFFNObits absolute 0x40009068;

 typedef struct tagDMA_TCD4_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD4_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD4_NBYTES_MLOFFNOBITS DMA_TCD4_NBYTES_MLOFFNObits absolute 0x40009088;

 typedef struct tagDMA_TCD5_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD5_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD5_NBYTES_MLOFFNOBITS DMA_TCD5_NBYTES_MLOFFNObits absolute 0x400090A8;

 typedef struct tagDMA_TCD6_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD6_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD6_NBYTES_MLOFFNOBITS DMA_TCD6_NBYTES_MLOFFNObits absolute 0x400090C8;

 typedef struct tagDMA_TCD7_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD7_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD7_NBYTES_MLOFFNOBITS DMA_TCD7_NBYTES_MLOFFNObits absolute 0x400090E8;

 typedef struct tagDMA_TCD8_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD8_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD8_NBYTES_MLOFFNOBITS DMA_TCD8_NBYTES_MLOFFNObits absolute 0x40009108;

 typedef struct tagDMA_TCD9_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD9_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD9_NBYTES_MLOFFNOBITS DMA_TCD9_NBYTES_MLOFFNObits absolute 0x40009128;

 typedef struct tagDMA_TCD10_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD10_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD10_NBYTES_MLOFFNOBITS DMA_TCD10_NBYTES_MLOFFNObits absolute 0x40009148;

 typedef struct tagDMA_TCD11_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD11_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD11_NBYTES_MLOFFNOBITS DMA_TCD11_NBYTES_MLOFFNObits absolute 0x40009168;

 typedef struct tagDMA_TCD12_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD12_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD12_NBYTES_MLOFFNOBITS DMA_TCD12_NBYTES_MLOFFNObits absolute 0x40009188;

 typedef struct tagDMA_TCD13_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD13_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD13_NBYTES_MLOFFNOBITS DMA_TCD13_NBYTES_MLOFFNObits absolute 0x400091A8;

 typedef struct tagDMA_TCD14_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD14_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD14_NBYTES_MLOFFNOBITS DMA_TCD14_NBYTES_MLOFFNObits absolute 0x400091C8;

 typedef struct tagDMA_TCD15_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD15_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD15_NBYTES_MLOFFNOBITS DMA_TCD15_NBYTES_MLOFFNObits absolute 0x400091E8;

 typedef struct tagDMA_TCD16_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD16_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD16_NBYTES_MLOFFNOBITS DMA_TCD16_NBYTES_MLOFFNObits absolute 0x40009208;

 typedef struct tagDMA_TCD17_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD17_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD17_NBYTES_MLOFFNOBITS DMA_TCD17_NBYTES_MLOFFNObits absolute 0x40009228;

 typedef struct tagDMA_TCD18_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD18_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD18_NBYTES_MLOFFNOBITS DMA_TCD18_NBYTES_MLOFFNObits absolute 0x40009248;

 typedef struct tagDMA_TCD19_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD19_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD19_NBYTES_MLOFFNOBITS DMA_TCD19_NBYTES_MLOFFNObits absolute 0x40009268;

 typedef struct tagDMA_TCD20_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD20_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD20_NBYTES_MLOFFNOBITS DMA_TCD20_NBYTES_MLOFFNObits absolute 0x40009288;

 typedef struct tagDMA_TCD21_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD21_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD21_NBYTES_MLOFFNOBITS DMA_TCD21_NBYTES_MLOFFNObits absolute 0x400092A8;

 typedef struct tagDMA_TCD22_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD22_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD22_NBYTES_MLOFFNOBITS DMA_TCD22_NBYTES_MLOFFNObits absolute 0x400092C8;

 typedef struct tagDMA_TCD23_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD23_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD23_NBYTES_MLOFFNOBITS DMA_TCD23_NBYTES_MLOFFNObits absolute 0x400092E8;

 typedef struct tagDMA_TCD24_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD24_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD24_NBYTES_MLOFFNOBITS DMA_TCD24_NBYTES_MLOFFNObits absolute 0x40009308;

 typedef struct tagDMA_TCD25_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD25_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD25_NBYTES_MLOFFNOBITS DMA_TCD25_NBYTES_MLOFFNObits absolute 0x40009328;

 typedef struct tagDMA_TCD26_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD26_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD26_NBYTES_MLOFFNOBITS DMA_TCD26_NBYTES_MLOFFNObits absolute 0x40009348;

 typedef struct tagDMA_TCD27_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD27_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD27_NBYTES_MLOFFNOBITS DMA_TCD27_NBYTES_MLOFFNObits absolute 0x40009368;

 typedef struct tagDMA_TCD28_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD28_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD28_NBYTES_MLOFFNOBITS DMA_TCD28_NBYTES_MLOFFNObits absolute 0x40009388;

 typedef struct tagDMA_TCD29_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD29_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD29_NBYTES_MLOFFNOBITS DMA_TCD29_NBYTES_MLOFFNObits absolute 0x400093A8;

 typedef struct tagDMA_TCD30_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD30_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD30_NBYTES_MLOFFNOBITS DMA_TCD30_NBYTES_MLOFFNObits absolute 0x400093C8;

 typedef struct tagDMA_TCD31_NBYTES_MLOFFNOBITS {
  union {
    struct {
      unsigned NBYTES : 30;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD31_NBYTES_MLOFFNOBITS;
sfr volatile typeDMA_TCD31_NBYTES_MLOFFNOBITS DMA_TCD31_NBYTES_MLOFFNObits absolute 0x400093E8;

 typedef struct tagDMA_TCD0_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD0_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD0_NBYTES_MLOFFYESBITS DMA_TCD0_NBYTES_MLOFFYESbits absolute 0x40009008;

 typedef struct tagDMA_TCD1_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD1_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD1_NBYTES_MLOFFYESBITS DMA_TCD1_NBYTES_MLOFFYESbits absolute 0x40009028;

 typedef struct tagDMA_TCD2_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD2_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD2_NBYTES_MLOFFYESBITS DMA_TCD2_NBYTES_MLOFFYESbits absolute 0x40009048;

 typedef struct tagDMA_TCD3_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD3_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD3_NBYTES_MLOFFYESBITS DMA_TCD3_NBYTES_MLOFFYESbits absolute 0x40009068;

 typedef struct tagDMA_TCD4_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD4_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD4_NBYTES_MLOFFYESBITS DMA_TCD4_NBYTES_MLOFFYESbits absolute 0x40009088;

 typedef struct tagDMA_TCD5_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD5_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD5_NBYTES_MLOFFYESBITS DMA_TCD5_NBYTES_MLOFFYESbits absolute 0x400090A8;

 typedef struct tagDMA_TCD6_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD6_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD6_NBYTES_MLOFFYESBITS DMA_TCD6_NBYTES_MLOFFYESbits absolute 0x400090C8;

 typedef struct tagDMA_TCD7_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD7_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD7_NBYTES_MLOFFYESBITS DMA_TCD7_NBYTES_MLOFFYESbits absolute 0x400090E8;

 typedef struct tagDMA_TCD8_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD8_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD8_NBYTES_MLOFFYESBITS DMA_TCD8_NBYTES_MLOFFYESbits absolute 0x40009108;

 typedef struct tagDMA_TCD9_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD9_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD9_NBYTES_MLOFFYESBITS DMA_TCD9_NBYTES_MLOFFYESbits absolute 0x40009128;

 typedef struct tagDMA_TCD10_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD10_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD10_NBYTES_MLOFFYESBITS DMA_TCD10_NBYTES_MLOFFYESbits absolute 0x40009148;

 typedef struct tagDMA_TCD11_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD11_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD11_NBYTES_MLOFFYESBITS DMA_TCD11_NBYTES_MLOFFYESbits absolute 0x40009168;

 typedef struct tagDMA_TCD12_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD12_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD12_NBYTES_MLOFFYESBITS DMA_TCD12_NBYTES_MLOFFYESbits absolute 0x40009188;

 typedef struct tagDMA_TCD13_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD13_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD13_NBYTES_MLOFFYESBITS DMA_TCD13_NBYTES_MLOFFYESbits absolute 0x400091A8;

 typedef struct tagDMA_TCD14_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD14_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD14_NBYTES_MLOFFYESBITS DMA_TCD14_NBYTES_MLOFFYESbits absolute 0x400091C8;

 typedef struct tagDMA_TCD15_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD15_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD15_NBYTES_MLOFFYESBITS DMA_TCD15_NBYTES_MLOFFYESbits absolute 0x400091E8;

 typedef struct tagDMA_TCD16_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD16_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD16_NBYTES_MLOFFYESBITS DMA_TCD16_NBYTES_MLOFFYESbits absolute 0x40009208;

 typedef struct tagDMA_TCD17_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD17_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD17_NBYTES_MLOFFYESBITS DMA_TCD17_NBYTES_MLOFFYESbits absolute 0x40009228;

 typedef struct tagDMA_TCD18_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD18_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD18_NBYTES_MLOFFYESBITS DMA_TCD18_NBYTES_MLOFFYESbits absolute 0x40009248;

 typedef struct tagDMA_TCD19_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD19_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD19_NBYTES_MLOFFYESBITS DMA_TCD19_NBYTES_MLOFFYESbits absolute 0x40009268;

 typedef struct tagDMA_TCD20_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD20_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD20_NBYTES_MLOFFYESBITS DMA_TCD20_NBYTES_MLOFFYESbits absolute 0x40009288;

 typedef struct tagDMA_TCD21_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD21_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD21_NBYTES_MLOFFYESBITS DMA_TCD21_NBYTES_MLOFFYESbits absolute 0x400092A8;

 typedef struct tagDMA_TCD22_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD22_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD22_NBYTES_MLOFFYESBITS DMA_TCD22_NBYTES_MLOFFYESbits absolute 0x400092C8;

 typedef struct tagDMA_TCD23_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD23_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD23_NBYTES_MLOFFYESBITS DMA_TCD23_NBYTES_MLOFFYESbits absolute 0x400092E8;

 typedef struct tagDMA_TCD24_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD24_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD24_NBYTES_MLOFFYESBITS DMA_TCD24_NBYTES_MLOFFYESbits absolute 0x40009308;

 typedef struct tagDMA_TCD25_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD25_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD25_NBYTES_MLOFFYESBITS DMA_TCD25_NBYTES_MLOFFYESbits absolute 0x40009328;

 typedef struct tagDMA_TCD26_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD26_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD26_NBYTES_MLOFFYESBITS DMA_TCD26_NBYTES_MLOFFYESbits absolute 0x40009348;

 typedef struct tagDMA_TCD27_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD27_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD27_NBYTES_MLOFFYESBITS DMA_TCD27_NBYTES_MLOFFYESbits absolute 0x40009368;

 typedef struct tagDMA_TCD28_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD28_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD28_NBYTES_MLOFFYESBITS DMA_TCD28_NBYTES_MLOFFYESbits absolute 0x40009388;

 typedef struct tagDMA_TCD29_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD29_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD29_NBYTES_MLOFFYESBITS DMA_TCD29_NBYTES_MLOFFYESbits absolute 0x400093A8;

 typedef struct tagDMA_TCD30_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD30_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD30_NBYTES_MLOFFYESBITS DMA_TCD30_NBYTES_MLOFFYESbits absolute 0x400093C8;

 typedef struct tagDMA_TCD31_NBYTES_MLOFFYESBITS {
  union {
    struct {
      unsigned NBYTES : 10;
      unsigned MLOFF : 20;
      unsigned DMLOE : 1;
      unsigned SMLOE : 1;
    };
  };
} typeDMA_TCD31_NBYTES_MLOFFYESBITS;
sfr volatile typeDMA_TCD31_NBYTES_MLOFFYESBITS DMA_TCD31_NBYTES_MLOFFYESbits absolute 0x400093E8;

 typedef struct tagDMA_TCD0_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD0_SLASTBITS;
sfr volatile typeDMA_TCD0_SLASTBITS DMA_TCD0_SLASTbits absolute 0x4000900C;

 typedef struct tagDMA_TCD1_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD1_SLASTBITS;
sfr volatile typeDMA_TCD1_SLASTBITS DMA_TCD1_SLASTbits absolute 0x4000902C;

 typedef struct tagDMA_TCD2_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD2_SLASTBITS;
sfr volatile typeDMA_TCD2_SLASTBITS DMA_TCD2_SLASTbits absolute 0x4000904C;

 typedef struct tagDMA_TCD3_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD3_SLASTBITS;
sfr volatile typeDMA_TCD3_SLASTBITS DMA_TCD3_SLASTbits absolute 0x4000906C;

 typedef struct tagDMA_TCD4_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD4_SLASTBITS;
sfr volatile typeDMA_TCD4_SLASTBITS DMA_TCD4_SLASTbits absolute 0x4000908C;

 typedef struct tagDMA_TCD5_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD5_SLASTBITS;
sfr volatile typeDMA_TCD5_SLASTBITS DMA_TCD5_SLASTbits absolute 0x400090AC;

 typedef struct tagDMA_TCD6_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD6_SLASTBITS;
sfr volatile typeDMA_TCD6_SLASTBITS DMA_TCD6_SLASTbits absolute 0x400090CC;

 typedef struct tagDMA_TCD7_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD7_SLASTBITS;
sfr volatile typeDMA_TCD7_SLASTBITS DMA_TCD7_SLASTbits absolute 0x400090EC;

 typedef struct tagDMA_TCD8_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD8_SLASTBITS;
sfr volatile typeDMA_TCD8_SLASTBITS DMA_TCD8_SLASTbits absolute 0x4000910C;

 typedef struct tagDMA_TCD9_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD9_SLASTBITS;
sfr volatile typeDMA_TCD9_SLASTBITS DMA_TCD9_SLASTbits absolute 0x4000912C;

 typedef struct tagDMA_TCD10_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD10_SLASTBITS;
sfr volatile typeDMA_TCD10_SLASTBITS DMA_TCD10_SLASTbits absolute 0x4000914C;

 typedef struct tagDMA_TCD11_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD11_SLASTBITS;
sfr volatile typeDMA_TCD11_SLASTBITS DMA_TCD11_SLASTbits absolute 0x4000916C;

 typedef struct tagDMA_TCD12_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD12_SLASTBITS;
sfr volatile typeDMA_TCD12_SLASTBITS DMA_TCD12_SLASTbits absolute 0x4000918C;

 typedef struct tagDMA_TCD13_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD13_SLASTBITS;
sfr volatile typeDMA_TCD13_SLASTBITS DMA_TCD13_SLASTbits absolute 0x400091AC;

 typedef struct tagDMA_TCD14_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD14_SLASTBITS;
sfr volatile typeDMA_TCD14_SLASTBITS DMA_TCD14_SLASTbits absolute 0x400091CC;

 typedef struct tagDMA_TCD15_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD15_SLASTBITS;
sfr volatile typeDMA_TCD15_SLASTBITS DMA_TCD15_SLASTbits absolute 0x400091EC;

 typedef struct tagDMA_TCD16_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD16_SLASTBITS;
sfr volatile typeDMA_TCD16_SLASTBITS DMA_TCD16_SLASTbits absolute 0x4000920C;

 typedef struct tagDMA_TCD17_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD17_SLASTBITS;
sfr volatile typeDMA_TCD17_SLASTBITS DMA_TCD17_SLASTbits absolute 0x4000922C;

 typedef struct tagDMA_TCD18_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD18_SLASTBITS;
sfr volatile typeDMA_TCD18_SLASTBITS DMA_TCD18_SLASTbits absolute 0x4000924C;

 typedef struct tagDMA_TCD19_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD19_SLASTBITS;
sfr volatile typeDMA_TCD19_SLASTBITS DMA_TCD19_SLASTbits absolute 0x4000926C;

 typedef struct tagDMA_TCD20_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD20_SLASTBITS;
sfr volatile typeDMA_TCD20_SLASTBITS DMA_TCD20_SLASTbits absolute 0x4000928C;

 typedef struct tagDMA_TCD21_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD21_SLASTBITS;
sfr volatile typeDMA_TCD21_SLASTBITS DMA_TCD21_SLASTbits absolute 0x400092AC;

 typedef struct tagDMA_TCD22_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD22_SLASTBITS;
sfr volatile typeDMA_TCD22_SLASTBITS DMA_TCD22_SLASTbits absolute 0x400092CC;

 typedef struct tagDMA_TCD23_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD23_SLASTBITS;
sfr volatile typeDMA_TCD23_SLASTBITS DMA_TCD23_SLASTbits absolute 0x400092EC;

 typedef struct tagDMA_TCD24_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD24_SLASTBITS;
sfr volatile typeDMA_TCD24_SLASTBITS DMA_TCD24_SLASTbits absolute 0x4000930C;

 typedef struct tagDMA_TCD25_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD25_SLASTBITS;
sfr volatile typeDMA_TCD25_SLASTBITS DMA_TCD25_SLASTbits absolute 0x4000932C;

 typedef struct tagDMA_TCD26_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD26_SLASTBITS;
sfr volatile typeDMA_TCD26_SLASTBITS DMA_TCD26_SLASTbits absolute 0x4000934C;

 typedef struct tagDMA_TCD27_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD27_SLASTBITS;
sfr volatile typeDMA_TCD27_SLASTBITS DMA_TCD27_SLASTbits absolute 0x4000936C;

 typedef struct tagDMA_TCD28_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD28_SLASTBITS;
sfr volatile typeDMA_TCD28_SLASTBITS DMA_TCD28_SLASTbits absolute 0x4000938C;

 typedef struct tagDMA_TCD29_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD29_SLASTBITS;
sfr volatile typeDMA_TCD29_SLASTBITS DMA_TCD29_SLASTbits absolute 0x400093AC;

 typedef struct tagDMA_TCD30_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD30_SLASTBITS;
sfr volatile typeDMA_TCD30_SLASTBITS DMA_TCD30_SLASTbits absolute 0x400093CC;

 typedef struct tagDMA_TCD31_SLASTBITS {
  union {
    struct {
      unsigned SLAST : 32;
    };
  };
} typeDMA_TCD31_SLASTBITS;
sfr volatile typeDMA_TCD31_SLASTBITS DMA_TCD31_SLASTbits absolute 0x400093EC;

 typedef struct tagDMA_TCD0_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD0_DADDRBITS;
sfr volatile typeDMA_TCD0_DADDRBITS DMA_TCD0_DADDRbits absolute 0x40009010;

 typedef struct tagDMA_TCD1_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD1_DADDRBITS;
sfr volatile typeDMA_TCD1_DADDRBITS DMA_TCD1_DADDRbits absolute 0x40009030;

 typedef struct tagDMA_TCD2_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD2_DADDRBITS;
sfr volatile typeDMA_TCD2_DADDRBITS DMA_TCD2_DADDRbits absolute 0x40009050;

 typedef struct tagDMA_TCD3_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD3_DADDRBITS;
sfr volatile typeDMA_TCD3_DADDRBITS DMA_TCD3_DADDRbits absolute 0x40009070;

 typedef struct tagDMA_TCD4_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD4_DADDRBITS;
sfr volatile typeDMA_TCD4_DADDRBITS DMA_TCD4_DADDRbits absolute 0x40009090;

 typedef struct tagDMA_TCD5_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD5_DADDRBITS;
sfr volatile typeDMA_TCD5_DADDRBITS DMA_TCD5_DADDRbits absolute 0x400090B0;

 typedef struct tagDMA_TCD6_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD6_DADDRBITS;
sfr volatile typeDMA_TCD6_DADDRBITS DMA_TCD6_DADDRbits absolute 0x400090D0;

 typedef struct tagDMA_TCD7_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD7_DADDRBITS;
sfr volatile typeDMA_TCD7_DADDRBITS DMA_TCD7_DADDRbits absolute 0x400090F0;

 typedef struct tagDMA_TCD8_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD8_DADDRBITS;
sfr volatile typeDMA_TCD8_DADDRBITS DMA_TCD8_DADDRbits absolute 0x40009110;

 typedef struct tagDMA_TCD9_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD9_DADDRBITS;
sfr volatile typeDMA_TCD9_DADDRBITS DMA_TCD9_DADDRbits absolute 0x40009130;

 typedef struct tagDMA_TCD10_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD10_DADDRBITS;
sfr volatile typeDMA_TCD10_DADDRBITS DMA_TCD10_DADDRbits absolute 0x40009150;

 typedef struct tagDMA_TCD11_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD11_DADDRBITS;
sfr volatile typeDMA_TCD11_DADDRBITS DMA_TCD11_DADDRbits absolute 0x40009170;

 typedef struct tagDMA_TCD12_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD12_DADDRBITS;
sfr volatile typeDMA_TCD12_DADDRBITS DMA_TCD12_DADDRbits absolute 0x40009190;

 typedef struct tagDMA_TCD13_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD13_DADDRBITS;
sfr volatile typeDMA_TCD13_DADDRBITS DMA_TCD13_DADDRbits absolute 0x400091B0;

 typedef struct tagDMA_TCD14_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD14_DADDRBITS;
sfr volatile typeDMA_TCD14_DADDRBITS DMA_TCD14_DADDRbits absolute 0x400091D0;

 typedef struct tagDMA_TCD15_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD15_DADDRBITS;
sfr volatile typeDMA_TCD15_DADDRBITS DMA_TCD15_DADDRbits absolute 0x400091F0;

 typedef struct tagDMA_TCD16_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD16_DADDRBITS;
sfr volatile typeDMA_TCD16_DADDRBITS DMA_TCD16_DADDRbits absolute 0x40009210;

 typedef struct tagDMA_TCD17_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD17_DADDRBITS;
sfr volatile typeDMA_TCD17_DADDRBITS DMA_TCD17_DADDRbits absolute 0x40009230;

 typedef struct tagDMA_TCD18_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD18_DADDRBITS;
sfr volatile typeDMA_TCD18_DADDRBITS DMA_TCD18_DADDRbits absolute 0x40009250;

 typedef struct tagDMA_TCD19_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD19_DADDRBITS;
sfr volatile typeDMA_TCD19_DADDRBITS DMA_TCD19_DADDRbits absolute 0x40009270;

 typedef struct tagDMA_TCD20_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD20_DADDRBITS;
sfr volatile typeDMA_TCD20_DADDRBITS DMA_TCD20_DADDRbits absolute 0x40009290;

 typedef struct tagDMA_TCD21_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD21_DADDRBITS;
sfr volatile typeDMA_TCD21_DADDRBITS DMA_TCD21_DADDRbits absolute 0x400092B0;

 typedef struct tagDMA_TCD22_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD22_DADDRBITS;
sfr volatile typeDMA_TCD22_DADDRBITS DMA_TCD22_DADDRbits absolute 0x400092D0;

 typedef struct tagDMA_TCD23_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD23_DADDRBITS;
sfr volatile typeDMA_TCD23_DADDRBITS DMA_TCD23_DADDRbits absolute 0x400092F0;

 typedef struct tagDMA_TCD24_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD24_DADDRBITS;
sfr volatile typeDMA_TCD24_DADDRBITS DMA_TCD24_DADDRbits absolute 0x40009310;

 typedef struct tagDMA_TCD25_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD25_DADDRBITS;
sfr volatile typeDMA_TCD25_DADDRBITS DMA_TCD25_DADDRbits absolute 0x40009330;

 typedef struct tagDMA_TCD26_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD26_DADDRBITS;
sfr volatile typeDMA_TCD26_DADDRBITS DMA_TCD26_DADDRbits absolute 0x40009350;

 typedef struct tagDMA_TCD27_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD27_DADDRBITS;
sfr volatile typeDMA_TCD27_DADDRBITS DMA_TCD27_DADDRbits absolute 0x40009370;

 typedef struct tagDMA_TCD28_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD28_DADDRBITS;
sfr volatile typeDMA_TCD28_DADDRBITS DMA_TCD28_DADDRbits absolute 0x40009390;

 typedef struct tagDMA_TCD29_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD29_DADDRBITS;
sfr volatile typeDMA_TCD29_DADDRBITS DMA_TCD29_DADDRbits absolute 0x400093B0;

 typedef struct tagDMA_TCD30_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD30_DADDRBITS;
sfr volatile typeDMA_TCD30_DADDRBITS DMA_TCD30_DADDRbits absolute 0x400093D0;

 typedef struct tagDMA_TCD31_DADDRBITS {
  union {
    struct {
      unsigned DADDR : 32;
    };
  };
} typeDMA_TCD31_DADDRBITS;
sfr volatile typeDMA_TCD31_DADDRBITS DMA_TCD31_DADDRbits absolute 0x400093F0;

 typedef struct tagDMA_TCD0_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD0_DOFFBITS;
sfr volatile typeDMA_TCD0_DOFFBITS DMA_TCD0_DOFFbits absolute 0x40009014;

 typedef struct tagDMA_TCD1_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD1_DOFFBITS;
sfr volatile typeDMA_TCD1_DOFFBITS DMA_TCD1_DOFFbits absolute 0x40009034;

 typedef struct tagDMA_TCD2_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD2_DOFFBITS;
sfr volatile typeDMA_TCD2_DOFFBITS DMA_TCD2_DOFFbits absolute 0x40009054;

 typedef struct tagDMA_TCD3_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD3_DOFFBITS;
sfr volatile typeDMA_TCD3_DOFFBITS DMA_TCD3_DOFFbits absolute 0x40009074;

 typedef struct tagDMA_TCD4_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD4_DOFFBITS;
sfr volatile typeDMA_TCD4_DOFFBITS DMA_TCD4_DOFFbits absolute 0x40009094;

 typedef struct tagDMA_TCD5_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD5_DOFFBITS;
sfr volatile typeDMA_TCD5_DOFFBITS DMA_TCD5_DOFFbits absolute 0x400090B4;

 typedef struct tagDMA_TCD6_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD6_DOFFBITS;
sfr volatile typeDMA_TCD6_DOFFBITS DMA_TCD6_DOFFbits absolute 0x400090D4;

 typedef struct tagDMA_TCD7_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD7_DOFFBITS;
sfr volatile typeDMA_TCD7_DOFFBITS DMA_TCD7_DOFFbits absolute 0x400090F4;

 typedef struct tagDMA_TCD8_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD8_DOFFBITS;
sfr volatile typeDMA_TCD8_DOFFBITS DMA_TCD8_DOFFbits absolute 0x40009114;

 typedef struct tagDMA_TCD9_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD9_DOFFBITS;
sfr volatile typeDMA_TCD9_DOFFBITS DMA_TCD9_DOFFbits absolute 0x40009134;

 typedef struct tagDMA_TCD10_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD10_DOFFBITS;
sfr volatile typeDMA_TCD10_DOFFBITS DMA_TCD10_DOFFbits absolute 0x40009154;

 typedef struct tagDMA_TCD11_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD11_DOFFBITS;
sfr volatile typeDMA_TCD11_DOFFBITS DMA_TCD11_DOFFbits absolute 0x40009174;

 typedef struct tagDMA_TCD12_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD12_DOFFBITS;
sfr volatile typeDMA_TCD12_DOFFBITS DMA_TCD12_DOFFbits absolute 0x40009194;

 typedef struct tagDMA_TCD13_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD13_DOFFBITS;
sfr volatile typeDMA_TCD13_DOFFBITS DMA_TCD13_DOFFbits absolute 0x400091B4;

 typedef struct tagDMA_TCD14_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD14_DOFFBITS;
sfr volatile typeDMA_TCD14_DOFFBITS DMA_TCD14_DOFFbits absolute 0x400091D4;

 typedef struct tagDMA_TCD15_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD15_DOFFBITS;
sfr volatile typeDMA_TCD15_DOFFBITS DMA_TCD15_DOFFbits absolute 0x400091F4;

 typedef struct tagDMA_TCD16_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD16_DOFFBITS;
sfr volatile typeDMA_TCD16_DOFFBITS DMA_TCD16_DOFFbits absolute 0x40009214;

 typedef struct tagDMA_TCD17_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD17_DOFFBITS;
sfr volatile typeDMA_TCD17_DOFFBITS DMA_TCD17_DOFFbits absolute 0x40009234;

 typedef struct tagDMA_TCD18_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD18_DOFFBITS;
sfr volatile typeDMA_TCD18_DOFFBITS DMA_TCD18_DOFFbits absolute 0x40009254;

 typedef struct tagDMA_TCD19_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD19_DOFFBITS;
sfr volatile typeDMA_TCD19_DOFFBITS DMA_TCD19_DOFFbits absolute 0x40009274;

 typedef struct tagDMA_TCD20_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD20_DOFFBITS;
sfr volatile typeDMA_TCD20_DOFFBITS DMA_TCD20_DOFFbits absolute 0x40009294;

 typedef struct tagDMA_TCD21_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD21_DOFFBITS;
sfr volatile typeDMA_TCD21_DOFFBITS DMA_TCD21_DOFFbits absolute 0x400092B4;

 typedef struct tagDMA_TCD22_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD22_DOFFBITS;
sfr volatile typeDMA_TCD22_DOFFBITS DMA_TCD22_DOFFbits absolute 0x400092D4;

 typedef struct tagDMA_TCD23_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD23_DOFFBITS;
sfr volatile typeDMA_TCD23_DOFFBITS DMA_TCD23_DOFFbits absolute 0x400092F4;

 typedef struct tagDMA_TCD24_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD24_DOFFBITS;
sfr volatile typeDMA_TCD24_DOFFBITS DMA_TCD24_DOFFbits absolute 0x40009314;

 typedef struct tagDMA_TCD25_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD25_DOFFBITS;
sfr volatile typeDMA_TCD25_DOFFBITS DMA_TCD25_DOFFbits absolute 0x40009334;

 typedef struct tagDMA_TCD26_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD26_DOFFBITS;
sfr volatile typeDMA_TCD26_DOFFBITS DMA_TCD26_DOFFbits absolute 0x40009354;

 typedef struct tagDMA_TCD27_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD27_DOFFBITS;
sfr volatile typeDMA_TCD27_DOFFBITS DMA_TCD27_DOFFbits absolute 0x40009374;

 typedef struct tagDMA_TCD28_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD28_DOFFBITS;
sfr volatile typeDMA_TCD28_DOFFBITS DMA_TCD28_DOFFbits absolute 0x40009394;

 typedef struct tagDMA_TCD29_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD29_DOFFBITS;
sfr volatile typeDMA_TCD29_DOFFBITS DMA_TCD29_DOFFbits absolute 0x400093B4;

 typedef struct tagDMA_TCD30_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD30_DOFFBITS;
sfr volatile typeDMA_TCD30_DOFFBITS DMA_TCD30_DOFFbits absolute 0x400093D4;

 typedef struct tagDMA_TCD31_DOFFBITS {
  union {
    struct {
      unsigned DOFF : 16;
    };
  };
} typeDMA_TCD31_DOFFBITS;
sfr volatile typeDMA_TCD31_DOFFBITS DMA_TCD31_DOFFbits absolute 0x400093F4;

 typedef struct tagDMA_TCD0_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD0_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD0_CITER_ELINKNOBITS DMA_TCD0_CITER_ELINKNObits absolute 0x40009016;

 typedef struct tagDMA_TCD1_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD1_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD1_CITER_ELINKNOBITS DMA_TCD1_CITER_ELINKNObits absolute 0x40009036;

 typedef struct tagDMA_TCD2_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD2_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD2_CITER_ELINKNOBITS DMA_TCD2_CITER_ELINKNObits absolute 0x40009056;

 typedef struct tagDMA_TCD3_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD3_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD3_CITER_ELINKNOBITS DMA_TCD3_CITER_ELINKNObits absolute 0x40009076;

 typedef struct tagDMA_TCD4_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD4_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD4_CITER_ELINKNOBITS DMA_TCD4_CITER_ELINKNObits absolute 0x40009096;

 typedef struct tagDMA_TCD5_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD5_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD5_CITER_ELINKNOBITS DMA_TCD5_CITER_ELINKNObits absolute 0x400090B6;

 typedef struct tagDMA_TCD6_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD6_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD6_CITER_ELINKNOBITS DMA_TCD6_CITER_ELINKNObits absolute 0x400090D6;

 typedef struct tagDMA_TCD7_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD7_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD7_CITER_ELINKNOBITS DMA_TCD7_CITER_ELINKNObits absolute 0x400090F6;

 typedef struct tagDMA_TCD8_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD8_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD8_CITER_ELINKNOBITS DMA_TCD8_CITER_ELINKNObits absolute 0x40009116;

 typedef struct tagDMA_TCD9_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD9_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD9_CITER_ELINKNOBITS DMA_TCD9_CITER_ELINKNObits absolute 0x40009136;

 typedef struct tagDMA_TCD10_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD10_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD10_CITER_ELINKNOBITS DMA_TCD10_CITER_ELINKNObits absolute 0x40009156;

 typedef struct tagDMA_TCD11_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD11_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD11_CITER_ELINKNOBITS DMA_TCD11_CITER_ELINKNObits absolute 0x40009176;

 typedef struct tagDMA_TCD12_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD12_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD12_CITER_ELINKNOBITS DMA_TCD12_CITER_ELINKNObits absolute 0x40009196;

 typedef struct tagDMA_TCD13_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD13_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD13_CITER_ELINKNOBITS DMA_TCD13_CITER_ELINKNObits absolute 0x400091B6;

 typedef struct tagDMA_TCD14_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD14_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD14_CITER_ELINKNOBITS DMA_TCD14_CITER_ELINKNObits absolute 0x400091D6;

 typedef struct tagDMA_TCD15_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD15_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD15_CITER_ELINKNOBITS DMA_TCD15_CITER_ELINKNObits absolute 0x400091F6;

 typedef struct tagDMA_TCD16_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD16_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD16_CITER_ELINKNOBITS DMA_TCD16_CITER_ELINKNObits absolute 0x40009216;

 typedef struct tagDMA_TCD17_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD17_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD17_CITER_ELINKNOBITS DMA_TCD17_CITER_ELINKNObits absolute 0x40009236;

 typedef struct tagDMA_TCD18_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD18_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD18_CITER_ELINKNOBITS DMA_TCD18_CITER_ELINKNObits absolute 0x40009256;

 typedef struct tagDMA_TCD19_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD19_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD19_CITER_ELINKNOBITS DMA_TCD19_CITER_ELINKNObits absolute 0x40009276;

 typedef struct tagDMA_TCD20_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD20_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD20_CITER_ELINKNOBITS DMA_TCD20_CITER_ELINKNObits absolute 0x40009296;

 typedef struct tagDMA_TCD21_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD21_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD21_CITER_ELINKNOBITS DMA_TCD21_CITER_ELINKNObits absolute 0x400092B6;

 typedef struct tagDMA_TCD22_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD22_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD22_CITER_ELINKNOBITS DMA_TCD22_CITER_ELINKNObits absolute 0x400092D6;

 typedef struct tagDMA_TCD23_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD23_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD23_CITER_ELINKNOBITS DMA_TCD23_CITER_ELINKNObits absolute 0x400092F6;

 typedef struct tagDMA_TCD24_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD24_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD24_CITER_ELINKNOBITS DMA_TCD24_CITER_ELINKNObits absolute 0x40009316;

 typedef struct tagDMA_TCD25_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD25_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD25_CITER_ELINKNOBITS DMA_TCD25_CITER_ELINKNObits absolute 0x40009336;

 typedef struct tagDMA_TCD26_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD26_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD26_CITER_ELINKNOBITS DMA_TCD26_CITER_ELINKNObits absolute 0x40009356;

 typedef struct tagDMA_TCD27_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD27_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD27_CITER_ELINKNOBITS DMA_TCD27_CITER_ELINKNObits absolute 0x40009376;

 typedef struct tagDMA_TCD28_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD28_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD28_CITER_ELINKNOBITS DMA_TCD28_CITER_ELINKNObits absolute 0x40009396;

 typedef struct tagDMA_TCD29_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD29_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD29_CITER_ELINKNOBITS DMA_TCD29_CITER_ELINKNObits absolute 0x400093B6;

 typedef struct tagDMA_TCD30_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD30_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD30_CITER_ELINKNOBITS DMA_TCD30_CITER_ELINKNObits absolute 0x400093D6;

 typedef struct tagDMA_TCD31_CITER_ELINKNOBITS {
  union {
    struct {
      unsigned CITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD31_CITER_ELINKNOBITS;
sfr volatile typeDMA_TCD31_CITER_ELINKNOBITS DMA_TCD31_CITER_ELINKNObits absolute 0x400093F6;

 typedef struct tagDMA_TCD0_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD0_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD0_CITER_ELINKYESBITS DMA_TCD0_CITER_ELINKYESbits absolute 0x40009016;

 typedef struct tagDMA_TCD1_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD1_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD1_CITER_ELINKYESBITS DMA_TCD1_CITER_ELINKYESbits absolute 0x40009036;

 typedef struct tagDMA_TCD2_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD2_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD2_CITER_ELINKYESBITS DMA_TCD2_CITER_ELINKYESbits absolute 0x40009056;

 typedef struct tagDMA_TCD3_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD3_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD3_CITER_ELINKYESBITS DMA_TCD3_CITER_ELINKYESbits absolute 0x40009076;

 typedef struct tagDMA_TCD4_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD4_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD4_CITER_ELINKYESBITS DMA_TCD4_CITER_ELINKYESbits absolute 0x40009096;

 typedef struct tagDMA_TCD5_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD5_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD5_CITER_ELINKYESBITS DMA_TCD5_CITER_ELINKYESbits absolute 0x400090B6;

 typedef struct tagDMA_TCD6_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD6_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD6_CITER_ELINKYESBITS DMA_TCD6_CITER_ELINKYESbits absolute 0x400090D6;

 typedef struct tagDMA_TCD7_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD7_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD7_CITER_ELINKYESBITS DMA_TCD7_CITER_ELINKYESbits absolute 0x400090F6;

 typedef struct tagDMA_TCD8_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD8_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD8_CITER_ELINKYESBITS DMA_TCD8_CITER_ELINKYESbits absolute 0x40009116;

 typedef struct tagDMA_TCD9_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD9_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD9_CITER_ELINKYESBITS DMA_TCD9_CITER_ELINKYESbits absolute 0x40009136;

 typedef struct tagDMA_TCD10_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD10_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD10_CITER_ELINKYESBITS DMA_TCD10_CITER_ELINKYESbits absolute 0x40009156;

 typedef struct tagDMA_TCD11_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD11_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD11_CITER_ELINKYESBITS DMA_TCD11_CITER_ELINKYESbits absolute 0x40009176;

 typedef struct tagDMA_TCD12_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD12_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD12_CITER_ELINKYESBITS DMA_TCD12_CITER_ELINKYESbits absolute 0x40009196;

 typedef struct tagDMA_TCD13_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD13_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD13_CITER_ELINKYESBITS DMA_TCD13_CITER_ELINKYESbits absolute 0x400091B6;

 typedef struct tagDMA_TCD14_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD14_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD14_CITER_ELINKYESBITS DMA_TCD14_CITER_ELINKYESbits absolute 0x400091D6;

 typedef struct tagDMA_TCD15_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD15_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD15_CITER_ELINKYESBITS DMA_TCD15_CITER_ELINKYESbits absolute 0x400091F6;

 typedef struct tagDMA_TCD16_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD16_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD16_CITER_ELINKYESBITS DMA_TCD16_CITER_ELINKYESbits absolute 0x40009216;

 typedef struct tagDMA_TCD17_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD17_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD17_CITER_ELINKYESBITS DMA_TCD17_CITER_ELINKYESbits absolute 0x40009236;

 typedef struct tagDMA_TCD18_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD18_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD18_CITER_ELINKYESBITS DMA_TCD18_CITER_ELINKYESbits absolute 0x40009256;

 typedef struct tagDMA_TCD19_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD19_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD19_CITER_ELINKYESBITS DMA_TCD19_CITER_ELINKYESbits absolute 0x40009276;

 typedef struct tagDMA_TCD20_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD20_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD20_CITER_ELINKYESBITS DMA_TCD20_CITER_ELINKYESbits absolute 0x40009296;

 typedef struct tagDMA_TCD21_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD21_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD21_CITER_ELINKYESBITS DMA_TCD21_CITER_ELINKYESbits absolute 0x400092B6;

 typedef struct tagDMA_TCD22_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD22_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD22_CITER_ELINKYESBITS DMA_TCD22_CITER_ELINKYESbits absolute 0x400092D6;

 typedef struct tagDMA_TCD23_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD23_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD23_CITER_ELINKYESBITS DMA_TCD23_CITER_ELINKYESbits absolute 0x400092F6;

 typedef struct tagDMA_TCD24_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD24_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD24_CITER_ELINKYESBITS DMA_TCD24_CITER_ELINKYESbits absolute 0x40009316;

 typedef struct tagDMA_TCD25_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD25_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD25_CITER_ELINKYESBITS DMA_TCD25_CITER_ELINKYESbits absolute 0x40009336;

 typedef struct tagDMA_TCD26_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD26_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD26_CITER_ELINKYESBITS DMA_TCD26_CITER_ELINKYESbits absolute 0x40009356;

 typedef struct tagDMA_TCD27_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD27_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD27_CITER_ELINKYESBITS DMA_TCD27_CITER_ELINKYESbits absolute 0x40009376;

 typedef struct tagDMA_TCD28_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD28_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD28_CITER_ELINKYESBITS DMA_TCD28_CITER_ELINKYESbits absolute 0x40009396;

 typedef struct tagDMA_TCD29_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD29_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD29_CITER_ELINKYESBITS DMA_TCD29_CITER_ELINKYESbits absolute 0x400093B6;

 typedef struct tagDMA_TCD30_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD30_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD30_CITER_ELINKYESBITS DMA_TCD30_CITER_ELINKYESbits absolute 0x400093D6;

 typedef struct tagDMA_TCD31_CITER_ELINKYESBITS {
  union {
    struct {
      unsigned CITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD31_CITER_ELINKYESBITS;
sfr volatile typeDMA_TCD31_CITER_ELINKYESBITS DMA_TCD31_CITER_ELINKYESbits absolute 0x400093F6;

 typedef struct tagDMA_TCD0_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD0_DLASTSGABITS;
sfr volatile typeDMA_TCD0_DLASTSGABITS DMA_TCD0_DLASTSGAbits absolute 0x40009018;

 typedef struct tagDMA_TCD1_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD1_DLASTSGABITS;
sfr volatile typeDMA_TCD1_DLASTSGABITS DMA_TCD1_DLASTSGAbits absolute 0x40009038;

 typedef struct tagDMA_TCD2_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD2_DLASTSGABITS;
sfr volatile typeDMA_TCD2_DLASTSGABITS DMA_TCD2_DLASTSGAbits absolute 0x40009058;

 typedef struct tagDMA_TCD3_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD3_DLASTSGABITS;
sfr volatile typeDMA_TCD3_DLASTSGABITS DMA_TCD3_DLASTSGAbits absolute 0x40009078;

 typedef struct tagDMA_TCD4_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD4_DLASTSGABITS;
sfr volatile typeDMA_TCD4_DLASTSGABITS DMA_TCD4_DLASTSGAbits absolute 0x40009098;

 typedef struct tagDMA_TCD5_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD5_DLASTSGABITS;
sfr volatile typeDMA_TCD5_DLASTSGABITS DMA_TCD5_DLASTSGAbits absolute 0x400090B8;

 typedef struct tagDMA_TCD6_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD6_DLASTSGABITS;
sfr volatile typeDMA_TCD6_DLASTSGABITS DMA_TCD6_DLASTSGAbits absolute 0x400090D8;

 typedef struct tagDMA_TCD7_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD7_DLASTSGABITS;
sfr volatile typeDMA_TCD7_DLASTSGABITS DMA_TCD7_DLASTSGAbits absolute 0x400090F8;

 typedef struct tagDMA_TCD8_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD8_DLASTSGABITS;
sfr volatile typeDMA_TCD8_DLASTSGABITS DMA_TCD8_DLASTSGAbits absolute 0x40009118;

 typedef struct tagDMA_TCD9_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD9_DLASTSGABITS;
sfr volatile typeDMA_TCD9_DLASTSGABITS DMA_TCD9_DLASTSGAbits absolute 0x40009138;

 typedef struct tagDMA_TCD10_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD10_DLASTSGABITS;
sfr volatile typeDMA_TCD10_DLASTSGABITS DMA_TCD10_DLASTSGAbits absolute 0x40009158;

 typedef struct tagDMA_TCD11_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD11_DLASTSGABITS;
sfr volatile typeDMA_TCD11_DLASTSGABITS DMA_TCD11_DLASTSGAbits absolute 0x40009178;

 typedef struct tagDMA_TCD12_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD12_DLASTSGABITS;
sfr volatile typeDMA_TCD12_DLASTSGABITS DMA_TCD12_DLASTSGAbits absolute 0x40009198;

 typedef struct tagDMA_TCD13_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD13_DLASTSGABITS;
sfr volatile typeDMA_TCD13_DLASTSGABITS DMA_TCD13_DLASTSGAbits absolute 0x400091B8;

 typedef struct tagDMA_TCD14_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD14_DLASTSGABITS;
sfr volatile typeDMA_TCD14_DLASTSGABITS DMA_TCD14_DLASTSGAbits absolute 0x400091D8;

 typedef struct tagDMA_TCD15_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD15_DLASTSGABITS;
sfr volatile typeDMA_TCD15_DLASTSGABITS DMA_TCD15_DLASTSGAbits absolute 0x400091F8;

 typedef struct tagDMA_TCD16_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD16_DLASTSGABITS;
sfr volatile typeDMA_TCD16_DLASTSGABITS DMA_TCD16_DLASTSGAbits absolute 0x40009218;

 typedef struct tagDMA_TCD17_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD17_DLASTSGABITS;
sfr volatile typeDMA_TCD17_DLASTSGABITS DMA_TCD17_DLASTSGAbits absolute 0x40009238;

 typedef struct tagDMA_TCD18_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD18_DLASTSGABITS;
sfr volatile typeDMA_TCD18_DLASTSGABITS DMA_TCD18_DLASTSGAbits absolute 0x40009258;

 typedef struct tagDMA_TCD19_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD19_DLASTSGABITS;
sfr volatile typeDMA_TCD19_DLASTSGABITS DMA_TCD19_DLASTSGAbits absolute 0x40009278;

 typedef struct tagDMA_TCD20_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD20_DLASTSGABITS;
sfr volatile typeDMA_TCD20_DLASTSGABITS DMA_TCD20_DLASTSGAbits absolute 0x40009298;

 typedef struct tagDMA_TCD21_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD21_DLASTSGABITS;
sfr volatile typeDMA_TCD21_DLASTSGABITS DMA_TCD21_DLASTSGAbits absolute 0x400092B8;

 typedef struct tagDMA_TCD22_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD22_DLASTSGABITS;
sfr volatile typeDMA_TCD22_DLASTSGABITS DMA_TCD22_DLASTSGAbits absolute 0x400092D8;

 typedef struct tagDMA_TCD23_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD23_DLASTSGABITS;
sfr volatile typeDMA_TCD23_DLASTSGABITS DMA_TCD23_DLASTSGAbits absolute 0x400092F8;

 typedef struct tagDMA_TCD24_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD24_DLASTSGABITS;
sfr volatile typeDMA_TCD24_DLASTSGABITS DMA_TCD24_DLASTSGAbits absolute 0x40009318;

 typedef struct tagDMA_TCD25_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD25_DLASTSGABITS;
sfr volatile typeDMA_TCD25_DLASTSGABITS DMA_TCD25_DLASTSGAbits absolute 0x40009338;

 typedef struct tagDMA_TCD26_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD26_DLASTSGABITS;
sfr volatile typeDMA_TCD26_DLASTSGABITS DMA_TCD26_DLASTSGAbits absolute 0x40009358;

 typedef struct tagDMA_TCD27_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD27_DLASTSGABITS;
sfr volatile typeDMA_TCD27_DLASTSGABITS DMA_TCD27_DLASTSGAbits absolute 0x40009378;

 typedef struct tagDMA_TCD28_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD28_DLASTSGABITS;
sfr volatile typeDMA_TCD28_DLASTSGABITS DMA_TCD28_DLASTSGAbits absolute 0x40009398;

 typedef struct tagDMA_TCD29_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD29_DLASTSGABITS;
sfr volatile typeDMA_TCD29_DLASTSGABITS DMA_TCD29_DLASTSGAbits absolute 0x400093B8;

 typedef struct tagDMA_TCD30_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD30_DLASTSGABITS;
sfr volatile typeDMA_TCD30_DLASTSGABITS DMA_TCD30_DLASTSGAbits absolute 0x400093D8;

 typedef struct tagDMA_TCD31_DLASTSGABITS {
  union {
    struct {
      unsigned DLASTSGA : 32;
    };
  };
} typeDMA_TCD31_DLASTSGABITS;
sfr volatile typeDMA_TCD31_DLASTSGABITS DMA_TCD31_DLASTSGAbits absolute 0x400093F8;

 typedef struct tagDMA_TCD0_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD0_CSRBITS;
sfr volatile typeDMA_TCD0_CSRBITS DMA_TCD0_CSRbits absolute 0x4000901C;

 typedef struct tagDMA_TCD1_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD1_CSRBITS;
sfr volatile typeDMA_TCD1_CSRBITS DMA_TCD1_CSRbits absolute 0x4000903C;

 typedef struct tagDMA_TCD2_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD2_CSRBITS;
sfr volatile typeDMA_TCD2_CSRBITS DMA_TCD2_CSRbits absolute 0x4000905C;

 typedef struct tagDMA_TCD3_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD3_CSRBITS;
sfr volatile typeDMA_TCD3_CSRBITS DMA_TCD3_CSRbits absolute 0x4000907C;

 typedef struct tagDMA_TCD4_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD4_CSRBITS;
sfr volatile typeDMA_TCD4_CSRBITS DMA_TCD4_CSRbits absolute 0x4000909C;

 typedef struct tagDMA_TCD5_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD5_CSRBITS;
sfr volatile typeDMA_TCD5_CSRBITS DMA_TCD5_CSRbits absolute 0x400090BC;

 typedef struct tagDMA_TCD6_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD6_CSRBITS;
sfr volatile typeDMA_TCD6_CSRBITS DMA_TCD6_CSRbits absolute 0x400090DC;

 typedef struct tagDMA_TCD7_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD7_CSRBITS;
sfr volatile typeDMA_TCD7_CSRBITS DMA_TCD7_CSRbits absolute 0x400090FC;

 typedef struct tagDMA_TCD8_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD8_CSRBITS;
sfr volatile typeDMA_TCD8_CSRBITS DMA_TCD8_CSRbits absolute 0x4000911C;

 typedef struct tagDMA_TCD9_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD9_CSRBITS;
sfr volatile typeDMA_TCD9_CSRBITS DMA_TCD9_CSRbits absolute 0x4000913C;

 typedef struct tagDMA_TCD10_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD10_CSRBITS;
sfr volatile typeDMA_TCD10_CSRBITS DMA_TCD10_CSRbits absolute 0x4000915C;

 typedef struct tagDMA_TCD11_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD11_CSRBITS;
sfr volatile typeDMA_TCD11_CSRBITS DMA_TCD11_CSRbits absolute 0x4000917C;

 typedef struct tagDMA_TCD12_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD12_CSRBITS;
sfr volatile typeDMA_TCD12_CSRBITS DMA_TCD12_CSRbits absolute 0x4000919C;

 typedef struct tagDMA_TCD13_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD13_CSRBITS;
sfr volatile typeDMA_TCD13_CSRBITS DMA_TCD13_CSRbits absolute 0x400091BC;

 typedef struct tagDMA_TCD14_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD14_CSRBITS;
sfr volatile typeDMA_TCD14_CSRBITS DMA_TCD14_CSRbits absolute 0x400091DC;

 typedef struct tagDMA_TCD15_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD15_CSRBITS;
sfr volatile typeDMA_TCD15_CSRBITS DMA_TCD15_CSRbits absolute 0x400091FC;

 typedef struct tagDMA_TCD16_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD16_CSRBITS;
sfr volatile typeDMA_TCD16_CSRBITS DMA_TCD16_CSRbits absolute 0x4000921C;

 typedef struct tagDMA_TCD17_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD17_CSRBITS;
sfr volatile typeDMA_TCD17_CSRBITS DMA_TCD17_CSRbits absolute 0x4000923C;

 typedef struct tagDMA_TCD18_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD18_CSRBITS;
sfr volatile typeDMA_TCD18_CSRBITS DMA_TCD18_CSRbits absolute 0x4000925C;

 typedef struct tagDMA_TCD19_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD19_CSRBITS;
sfr volatile typeDMA_TCD19_CSRBITS DMA_TCD19_CSRbits absolute 0x4000927C;

 typedef struct tagDMA_TCD20_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD20_CSRBITS;
sfr volatile typeDMA_TCD20_CSRBITS DMA_TCD20_CSRbits absolute 0x4000929C;

 typedef struct tagDMA_TCD21_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD21_CSRBITS;
sfr volatile typeDMA_TCD21_CSRBITS DMA_TCD21_CSRbits absolute 0x400092BC;

 typedef struct tagDMA_TCD22_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD22_CSRBITS;
sfr volatile typeDMA_TCD22_CSRBITS DMA_TCD22_CSRbits absolute 0x400092DC;

 typedef struct tagDMA_TCD23_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD23_CSRBITS;
sfr volatile typeDMA_TCD23_CSRBITS DMA_TCD23_CSRbits absolute 0x400092FC;

 typedef struct tagDMA_TCD24_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD24_CSRBITS;
sfr volatile typeDMA_TCD24_CSRBITS DMA_TCD24_CSRbits absolute 0x4000931C;

 typedef struct tagDMA_TCD25_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD25_CSRBITS;
sfr volatile typeDMA_TCD25_CSRBITS DMA_TCD25_CSRbits absolute 0x4000933C;

 typedef struct tagDMA_TCD26_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD26_CSRBITS;
sfr volatile typeDMA_TCD26_CSRBITS DMA_TCD26_CSRbits absolute 0x4000935C;

 typedef struct tagDMA_TCD27_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD27_CSRBITS;
sfr volatile typeDMA_TCD27_CSRBITS DMA_TCD27_CSRbits absolute 0x4000937C;

 typedef struct tagDMA_TCD28_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD28_CSRBITS;
sfr volatile typeDMA_TCD28_CSRBITS DMA_TCD28_CSRbits absolute 0x4000939C;

 typedef struct tagDMA_TCD29_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD29_CSRBITS;
sfr volatile typeDMA_TCD29_CSRBITS DMA_TCD29_CSRbits absolute 0x400093BC;

 typedef struct tagDMA_TCD30_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD30_CSRBITS;
sfr volatile typeDMA_TCD30_CSRBITS DMA_TCD30_CSRbits absolute 0x400093DC;

 typedef struct tagDMA_TCD31_CSRBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned INTMAJOR : 1;
      unsigned INTHALF : 1;
      unsigned DREQ : 1;
      unsigned ESG : 1;
      unsigned MAJORELINK : 1;
      unsigned ACTIVE : 1;
      unsigned DONE : 1;
      unsigned MAJORLINKCH : 5;
      unsigned : 1;
      unsigned BWC : 2;
    };
  };
} typeDMA_TCD31_CSRBITS;
sfr volatile typeDMA_TCD31_CSRBITS DMA_TCD31_CSRbits absolute 0x400093FC;

 typedef struct tagDMA_TCD0_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD0_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD0_BITER_ELINKNOBITS DMA_TCD0_BITER_ELINKNObits absolute 0x4000901E;

 typedef struct tagDMA_TCD1_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD1_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD1_BITER_ELINKNOBITS DMA_TCD1_BITER_ELINKNObits absolute 0x4000903E;

 typedef struct tagDMA_TCD2_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD2_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD2_BITER_ELINKNOBITS DMA_TCD2_BITER_ELINKNObits absolute 0x4000905E;

 typedef struct tagDMA_TCD3_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD3_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD3_BITER_ELINKNOBITS DMA_TCD3_BITER_ELINKNObits absolute 0x4000907E;

 typedef struct tagDMA_TCD4_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD4_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD4_BITER_ELINKNOBITS DMA_TCD4_BITER_ELINKNObits absolute 0x4000909E;

 typedef struct tagDMA_TCD5_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD5_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD5_BITER_ELINKNOBITS DMA_TCD5_BITER_ELINKNObits absolute 0x400090BE;

 typedef struct tagDMA_TCD6_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD6_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD6_BITER_ELINKNOBITS DMA_TCD6_BITER_ELINKNObits absolute 0x400090DE;

 typedef struct tagDMA_TCD7_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD7_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD7_BITER_ELINKNOBITS DMA_TCD7_BITER_ELINKNObits absolute 0x400090FE;

 typedef struct tagDMA_TCD8_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD8_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD8_BITER_ELINKNOBITS DMA_TCD8_BITER_ELINKNObits absolute 0x4000911E;

 typedef struct tagDMA_TCD9_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD9_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD9_BITER_ELINKNOBITS DMA_TCD9_BITER_ELINKNObits absolute 0x4000913E;

 typedef struct tagDMA_TCD10_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD10_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD10_BITER_ELINKNOBITS DMA_TCD10_BITER_ELINKNObits absolute 0x4000915E;

 typedef struct tagDMA_TCD11_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD11_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD11_BITER_ELINKNOBITS DMA_TCD11_BITER_ELINKNObits absolute 0x4000917E;

 typedef struct tagDMA_TCD12_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD12_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD12_BITER_ELINKNOBITS DMA_TCD12_BITER_ELINKNObits absolute 0x4000919E;

 typedef struct tagDMA_TCD13_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD13_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD13_BITER_ELINKNOBITS DMA_TCD13_BITER_ELINKNObits absolute 0x400091BE;

 typedef struct tagDMA_TCD14_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD14_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD14_BITER_ELINKNOBITS DMA_TCD14_BITER_ELINKNObits absolute 0x400091DE;

 typedef struct tagDMA_TCD15_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD15_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD15_BITER_ELINKNOBITS DMA_TCD15_BITER_ELINKNObits absolute 0x400091FE;

 typedef struct tagDMA_TCD16_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD16_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD16_BITER_ELINKNOBITS DMA_TCD16_BITER_ELINKNObits absolute 0x4000921E;

 typedef struct tagDMA_TCD17_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD17_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD17_BITER_ELINKNOBITS DMA_TCD17_BITER_ELINKNObits absolute 0x4000923E;

 typedef struct tagDMA_TCD18_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD18_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD18_BITER_ELINKNOBITS DMA_TCD18_BITER_ELINKNObits absolute 0x4000925E;

 typedef struct tagDMA_TCD19_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD19_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD19_BITER_ELINKNOBITS DMA_TCD19_BITER_ELINKNObits absolute 0x4000927E;

 typedef struct tagDMA_TCD20_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD20_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD20_BITER_ELINKNOBITS DMA_TCD20_BITER_ELINKNObits absolute 0x4000929E;

 typedef struct tagDMA_TCD21_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD21_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD21_BITER_ELINKNOBITS DMA_TCD21_BITER_ELINKNObits absolute 0x400092BE;

 typedef struct tagDMA_TCD22_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD22_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD22_BITER_ELINKNOBITS DMA_TCD22_BITER_ELINKNObits absolute 0x400092DE;

 typedef struct tagDMA_TCD23_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD23_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD23_BITER_ELINKNOBITS DMA_TCD23_BITER_ELINKNObits absolute 0x400092FE;

 typedef struct tagDMA_TCD24_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD24_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD24_BITER_ELINKNOBITS DMA_TCD24_BITER_ELINKNObits absolute 0x4000931E;

 typedef struct tagDMA_TCD25_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD25_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD25_BITER_ELINKNOBITS DMA_TCD25_BITER_ELINKNObits absolute 0x4000933E;

 typedef struct tagDMA_TCD26_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD26_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD26_BITER_ELINKNOBITS DMA_TCD26_BITER_ELINKNObits absolute 0x4000935E;

 typedef struct tagDMA_TCD27_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD27_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD27_BITER_ELINKNOBITS DMA_TCD27_BITER_ELINKNObits absolute 0x4000937E;

 typedef struct tagDMA_TCD28_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD28_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD28_BITER_ELINKNOBITS DMA_TCD28_BITER_ELINKNObits absolute 0x4000939E;

 typedef struct tagDMA_TCD29_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD29_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD29_BITER_ELINKNOBITS DMA_TCD29_BITER_ELINKNObits absolute 0x400093BE;

 typedef struct tagDMA_TCD30_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD30_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD30_BITER_ELINKNOBITS DMA_TCD30_BITER_ELINKNObits absolute 0x400093DE;

 typedef struct tagDMA_TCD31_BITER_ELINKNOBITS {
  union {
    struct {
      unsigned BITER : 15;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD31_BITER_ELINKNOBITS;
sfr volatile typeDMA_TCD31_BITER_ELINKNOBITS DMA_TCD31_BITER_ELINKNObits absolute 0x400093FE;

 typedef struct tagDMA_TCD0_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD0_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD0_BITER_ELINKYESBITS DMA_TCD0_BITER_ELINKYESbits absolute 0x4000901E;

 typedef struct tagDMA_TCD1_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD1_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD1_BITER_ELINKYESBITS DMA_TCD1_BITER_ELINKYESbits absolute 0x4000903E;

 typedef struct tagDMA_TCD2_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD2_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD2_BITER_ELINKYESBITS DMA_TCD2_BITER_ELINKYESbits absolute 0x4000905E;

 typedef struct tagDMA_TCD3_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD3_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD3_BITER_ELINKYESBITS DMA_TCD3_BITER_ELINKYESbits absolute 0x4000907E;

 typedef struct tagDMA_TCD4_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD4_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD4_BITER_ELINKYESBITS DMA_TCD4_BITER_ELINKYESbits absolute 0x4000909E;

 typedef struct tagDMA_TCD5_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD5_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD5_BITER_ELINKYESBITS DMA_TCD5_BITER_ELINKYESbits absolute 0x400090BE;

 typedef struct tagDMA_TCD6_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD6_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD6_BITER_ELINKYESBITS DMA_TCD6_BITER_ELINKYESbits absolute 0x400090DE;

 typedef struct tagDMA_TCD7_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD7_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD7_BITER_ELINKYESBITS DMA_TCD7_BITER_ELINKYESbits absolute 0x400090FE;

 typedef struct tagDMA_TCD8_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD8_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD8_BITER_ELINKYESBITS DMA_TCD8_BITER_ELINKYESbits absolute 0x4000911E;

 typedef struct tagDMA_TCD9_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD9_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD9_BITER_ELINKYESBITS DMA_TCD9_BITER_ELINKYESbits absolute 0x4000913E;

 typedef struct tagDMA_TCD10_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD10_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD10_BITER_ELINKYESBITS DMA_TCD10_BITER_ELINKYESbits absolute 0x4000915E;

 typedef struct tagDMA_TCD11_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD11_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD11_BITER_ELINKYESBITS DMA_TCD11_BITER_ELINKYESbits absolute 0x4000917E;

 typedef struct tagDMA_TCD12_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD12_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD12_BITER_ELINKYESBITS DMA_TCD12_BITER_ELINKYESbits absolute 0x4000919E;

 typedef struct tagDMA_TCD13_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD13_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD13_BITER_ELINKYESBITS DMA_TCD13_BITER_ELINKYESbits absolute 0x400091BE;

 typedef struct tagDMA_TCD14_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD14_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD14_BITER_ELINKYESBITS DMA_TCD14_BITER_ELINKYESbits absolute 0x400091DE;

 typedef struct tagDMA_TCD15_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD15_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD15_BITER_ELINKYESBITS DMA_TCD15_BITER_ELINKYESbits absolute 0x400091FE;

 typedef struct tagDMA_TCD16_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD16_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD16_BITER_ELINKYESBITS DMA_TCD16_BITER_ELINKYESbits absolute 0x4000921E;

 typedef struct tagDMA_TCD17_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD17_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD17_BITER_ELINKYESBITS DMA_TCD17_BITER_ELINKYESbits absolute 0x4000923E;

 typedef struct tagDMA_TCD18_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD18_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD18_BITER_ELINKYESBITS DMA_TCD18_BITER_ELINKYESbits absolute 0x4000925E;

 typedef struct tagDMA_TCD19_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD19_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD19_BITER_ELINKYESBITS DMA_TCD19_BITER_ELINKYESbits absolute 0x4000927E;

 typedef struct tagDMA_TCD20_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD20_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD20_BITER_ELINKYESBITS DMA_TCD20_BITER_ELINKYESbits absolute 0x4000929E;

 typedef struct tagDMA_TCD21_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD21_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD21_BITER_ELINKYESBITS DMA_TCD21_BITER_ELINKYESbits absolute 0x400092BE;

 typedef struct tagDMA_TCD22_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD22_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD22_BITER_ELINKYESBITS DMA_TCD22_BITER_ELINKYESbits absolute 0x400092DE;

 typedef struct tagDMA_TCD23_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD23_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD23_BITER_ELINKYESBITS DMA_TCD23_BITER_ELINKYESbits absolute 0x400092FE;

 typedef struct tagDMA_TCD24_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD24_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD24_BITER_ELINKYESBITS DMA_TCD24_BITER_ELINKYESbits absolute 0x4000931E;

 typedef struct tagDMA_TCD25_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD25_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD25_BITER_ELINKYESBITS DMA_TCD25_BITER_ELINKYESbits absolute 0x4000933E;

 typedef struct tagDMA_TCD26_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD26_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD26_BITER_ELINKYESBITS DMA_TCD26_BITER_ELINKYESbits absolute 0x4000935E;

 typedef struct tagDMA_TCD27_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD27_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD27_BITER_ELINKYESBITS DMA_TCD27_BITER_ELINKYESbits absolute 0x4000937E;

 typedef struct tagDMA_TCD28_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD28_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD28_BITER_ELINKYESBITS DMA_TCD28_BITER_ELINKYESbits absolute 0x4000939E;

 typedef struct tagDMA_TCD29_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD29_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD29_BITER_ELINKYESBITS DMA_TCD29_BITER_ELINKYESbits absolute 0x400093BE;

 typedef struct tagDMA_TCD30_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD30_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD30_BITER_ELINKYESBITS DMA_TCD30_BITER_ELINKYESbits absolute 0x400093DE;

 typedef struct tagDMA_TCD31_BITER_ELINKYESBITS {
  union {
    struct {
      unsigned BITER : 9;
      unsigned LINKCH : 5;
      unsigned : 1;
      unsigned ELINK : 1;
    };
  };
} typeDMA_TCD31_BITER_ELINKYESBITS;
sfr volatile typeDMA_TCD31_BITER_ELINKYESBITS DMA_TCD31_BITER_ELINKYESbits absolute 0x400093FE;

 typedef struct tagFB_CSAR0BITS {
  union {
    struct {
      unsigned : 16;
      unsigned BA : 16;
    };
  };
} typeFB_CSAR0BITS;
sfr volatile typeFB_CSAR0BITS FB_CSAR0bits absolute 0x4000C000;

 typedef struct tagFB_CSAR1BITS {
  union {
    struct {
      unsigned : 16;
      unsigned BA : 16;
    };
  };
} typeFB_CSAR1BITS;
sfr volatile typeFB_CSAR1BITS FB_CSAR1bits absolute 0x4000C00C;

 typedef struct tagFB_CSAR2BITS {
  union {
    struct {
      unsigned : 16;
      unsigned BA : 16;
    };
  };
} typeFB_CSAR2BITS;
sfr volatile typeFB_CSAR2BITS FB_CSAR2bits absolute 0x4000C018;

 typedef struct tagFB_CSAR3BITS {
  union {
    struct {
      unsigned : 16;
      unsigned BA : 16;
    };
  };
} typeFB_CSAR3BITS;
sfr volatile typeFB_CSAR3BITS FB_CSAR3bits absolute 0x4000C024;

 typedef struct tagFB_CSAR4BITS {
  union {
    struct {
      unsigned : 16;
      unsigned BA : 16;
    };
  };
} typeFB_CSAR4BITS;
sfr volatile typeFB_CSAR4BITS FB_CSAR4bits absolute 0x4000C030;

 typedef struct tagFB_CSAR5BITS {
  union {
    struct {
      unsigned : 16;
      unsigned BA : 16;
    };
  };
} typeFB_CSAR5BITS;
sfr volatile typeFB_CSAR5BITS FB_CSAR5bits absolute 0x4000C03C;

 typedef struct tagFB_CSMR0BITS {
  union {
    struct {
      unsigned V : 1;
      unsigned : 7;
      unsigned WP : 1;
      unsigned : 7;
      unsigned BAM : 16;
    };
  };
} typeFB_CSMR0BITS;
sfr volatile typeFB_CSMR0BITS FB_CSMR0bits absolute 0x4000C004;

 typedef struct tagFB_CSMR1BITS {
  union {
    struct {
      unsigned V : 1;
      unsigned : 7;
      unsigned WP : 1;
      unsigned : 7;
      unsigned BAM : 16;
    };
  };
} typeFB_CSMR1BITS;
sfr volatile typeFB_CSMR1BITS FB_CSMR1bits absolute 0x4000C010;

 typedef struct tagFB_CSMR2BITS {
  union {
    struct {
      unsigned V : 1;
      unsigned : 7;
      unsigned WP : 1;
      unsigned : 7;
      unsigned BAM : 16;
    };
  };
} typeFB_CSMR2BITS;
sfr volatile typeFB_CSMR2BITS FB_CSMR2bits absolute 0x4000C01C;

 typedef struct tagFB_CSMR3BITS {
  union {
    struct {
      unsigned V : 1;
      unsigned : 7;
      unsigned WP : 1;
      unsigned : 7;
      unsigned BAM : 16;
    };
  };
} typeFB_CSMR3BITS;
sfr volatile typeFB_CSMR3BITS FB_CSMR3bits absolute 0x4000C028;

 typedef struct tagFB_CSMR4BITS {
  union {
    struct {
      unsigned V : 1;
      unsigned : 7;
      unsigned WP : 1;
      unsigned : 7;
      unsigned BAM : 16;
    };
  };
} typeFB_CSMR4BITS;
sfr volatile typeFB_CSMR4BITS FB_CSMR4bits absolute 0x4000C034;

 typedef struct tagFB_CSMR5BITS {
  union {
    struct {
      unsigned V : 1;
      unsigned : 7;
      unsigned WP : 1;
      unsigned : 7;
      unsigned BAM : 16;
    };
  };
} typeFB_CSMR5BITS;
sfr volatile typeFB_CSMR5BITS FB_CSMR5bits absolute 0x4000C040;

 typedef struct tagFB_CSCR0BITS {
  union {
    struct {
      unsigned : 3;
      unsigned BSTW : 1;
      unsigned BSTR : 1;
      unsigned BEM : 1;
      unsigned PS : 2;
      unsigned AA : 1;
      unsigned BLS : 1;
      unsigned WS : 6;
      unsigned WRAH : 2;
      unsigned RDAH : 2;
      unsigned ASET : 2;
      unsigned EXTS : 1;
      unsigned SWSEN : 1;
      unsigned : 2;
      unsigned SWS : 6;
    };
  };
} typeFB_CSCR0BITS;
sfr volatile typeFB_CSCR0BITS FB_CSCR0bits absolute 0x4000C008;

 typedef struct tagFB_CSCR1BITS {
  union {
    struct {
      unsigned : 3;
      unsigned BSTW : 1;
      unsigned BSTR : 1;
      unsigned BEM : 1;
      unsigned PS : 2;
      unsigned AA : 1;
      unsigned BLS : 1;
      unsigned WS : 6;
      unsigned WRAH : 2;
      unsigned RDAH : 2;
      unsigned ASET : 2;
      unsigned EXTS : 1;
      unsigned SWSEN : 1;
      unsigned : 2;
      unsigned SWS : 6;
    };
  };
} typeFB_CSCR1BITS;
sfr volatile typeFB_CSCR1BITS FB_CSCR1bits absolute 0x4000C014;

 typedef struct tagFB_CSCR2BITS {
  union {
    struct {
      unsigned : 3;
      unsigned BSTW : 1;
      unsigned BSTR : 1;
      unsigned BEM : 1;
      unsigned PS : 2;
      unsigned AA : 1;
      unsigned BLS : 1;
      unsigned WS : 6;
      unsigned WRAH : 2;
      unsigned RDAH : 2;
      unsigned ASET : 2;
      unsigned EXTS : 1;
      unsigned SWSEN : 1;
      unsigned : 2;
      unsigned SWS : 6;
    };
  };
} typeFB_CSCR2BITS;
sfr volatile typeFB_CSCR2BITS FB_CSCR2bits absolute 0x4000C020;

 typedef struct tagFB_CSCR3BITS {
  union {
    struct {
      unsigned : 3;
      unsigned BSTW : 1;
      unsigned BSTR : 1;
      unsigned BEM : 1;
      unsigned PS : 2;
      unsigned AA : 1;
      unsigned BLS : 1;
      unsigned WS : 6;
      unsigned WRAH : 2;
      unsigned RDAH : 2;
      unsigned ASET : 2;
      unsigned EXTS : 1;
      unsigned SWSEN : 1;
      unsigned : 2;
      unsigned SWS : 6;
    };
  };
} typeFB_CSCR3BITS;
sfr volatile typeFB_CSCR3BITS FB_CSCR3bits absolute 0x4000C02C;

 typedef struct tagFB_CSCR4BITS {
  union {
    struct {
      unsigned : 3;
      unsigned BSTW : 1;
      unsigned BSTR : 1;
      unsigned BEM : 1;
      unsigned PS : 2;
      unsigned AA : 1;
      unsigned BLS : 1;
      unsigned WS : 6;
      unsigned WRAH : 2;
      unsigned RDAH : 2;
      unsigned ASET : 2;
      unsigned EXTS : 1;
      unsigned SWSEN : 1;
      unsigned : 2;
      unsigned SWS : 6;
    };
  };
} typeFB_CSCR4BITS;
sfr volatile typeFB_CSCR4BITS FB_CSCR4bits absolute 0x4000C038;

 typedef struct tagFB_CSCR5BITS {
  union {
    struct {
      unsigned : 3;
      unsigned BSTW : 1;
      unsigned BSTR : 1;
      unsigned BEM : 1;
      unsigned PS : 2;
      unsigned AA : 1;
      unsigned BLS : 1;
      unsigned WS : 6;
      unsigned WRAH : 2;
      unsigned RDAH : 2;
      unsigned ASET : 2;
      unsigned EXTS : 1;
      unsigned SWSEN : 1;
      unsigned : 2;
      unsigned SWS : 6;
    };
  };
} typeFB_CSCR5BITS;
sfr volatile typeFB_CSCR5BITS FB_CSCR5bits absolute 0x4000C044;

 typedef struct tagFB_CSPMCRBITS {
  union {
    struct {
      unsigned : 12;
      unsigned GROUP5 : 4;
      unsigned GROUP4 : 4;
      unsigned GROUP3 : 4;
      unsigned GROUP2 : 4;
      unsigned GROUP1 : 4;
    };
  };
} typeFB_CSPMCRBITS;
sfr volatile typeFB_CSPMCRBITS FB_CSPMCRbits absolute 0x4000C060;

 typedef struct tagMPU_CESRBITS {
  union {
    struct {
      unsigned VLD : 1;
      unsigned : 7;
      unsigned NRGD : 4;
      unsigned NSP : 4;
      unsigned HRL : 4;
      unsigned : 7;
      unsigned SPERR : 5;
    };
  };
} typeMPU_CESRBITS;
sfr volatile typeMPU_CESRBITS MPU_CESRbits absolute 0x4000D000;

 typedef struct tagMPU_EAR0BITS {
  union {
    struct {
      unsigned EADDR : 32;
    };
  };
} typeMPU_EAR0BITS;
sfr volatile typeMPU_EAR0BITS MPU_EAR0bits absolute 0x4000D010;

 typedef struct tagMPU_EAR1BITS {
  union {
    struct {
      unsigned EADDR : 32;
    };
  };
} typeMPU_EAR1BITS;
sfr volatile typeMPU_EAR1BITS MPU_EAR1bits absolute 0x4000D018;

 typedef struct tagMPU_EAR2BITS {
  union {
    struct {
      unsigned EADDR : 32;
    };
  };
} typeMPU_EAR2BITS;
sfr volatile typeMPU_EAR2BITS MPU_EAR2bits absolute 0x4000D020;

 typedef struct tagMPU_EAR3BITS {
  union {
    struct {
      unsigned EADDR : 32;
    };
  };
} typeMPU_EAR3BITS;
sfr volatile typeMPU_EAR3BITS MPU_EAR3bits absolute 0x4000D028;

 typedef struct tagMPU_EAR4BITS {
  union {
    struct {
      unsigned EADDR : 32;
    };
  };
} typeMPU_EAR4BITS;
sfr volatile typeMPU_EAR4BITS MPU_EAR4bits absolute 0x4000D030;

 typedef struct tagMPU_EDR0BITS {
  union {
    struct {
      unsigned ERW : 1;
      unsigned EATTR : 3;
      unsigned EMN : 4;
      unsigned EPID : 8;
      unsigned EACD : 16;
    };
  };
} typeMPU_EDR0BITS;
sfr volatile typeMPU_EDR0BITS MPU_EDR0bits absolute 0x4000D014;

 typedef struct tagMPU_EDR1BITS {
  union {
    struct {
      unsigned ERW : 1;
      unsigned EATTR : 3;
      unsigned EMN : 4;
      unsigned EPID : 8;
      unsigned EACD : 16;
    };
  };
} typeMPU_EDR1BITS;
sfr volatile typeMPU_EDR1BITS MPU_EDR1bits absolute 0x4000D01C;

 typedef struct tagMPU_EDR2BITS {
  union {
    struct {
      unsigned ERW : 1;
      unsigned EATTR : 3;
      unsigned EMN : 4;
      unsigned EPID : 8;
      unsigned EACD : 16;
    };
  };
} typeMPU_EDR2BITS;
sfr volatile typeMPU_EDR2BITS MPU_EDR2bits absolute 0x4000D024;

 typedef struct tagMPU_EDR3BITS {
  union {
    struct {
      unsigned ERW : 1;
      unsigned EATTR : 3;
      unsigned EMN : 4;
      unsigned EPID : 8;
      unsigned EACD : 16;
    };
  };
} typeMPU_EDR3BITS;
sfr volatile typeMPU_EDR3BITS MPU_EDR3bits absolute 0x4000D02C;

 typedef struct tagMPU_EDR4BITS {
  union {
    struct {
      unsigned ERW : 1;
      unsigned EATTR : 3;
      unsigned EMN : 4;
      unsigned EPID : 8;
      unsigned EACD : 16;
    };
  };
} typeMPU_EDR4BITS;
sfr volatile typeMPU_EDR4BITS MPU_EDR4bits absolute 0x4000D034;

 typedef struct tagMPU_RGD0_WORD0BITS {
  union {
    struct {
      unsigned : 5;
      unsigned SRTADDR : 27;
    };
  };
} typeMPU_RGD0_WORD0BITS;
sfr volatile typeMPU_RGD0_WORD0BITS MPU_RGD0_WORD0bits absolute 0x4000D400;

 typedef struct tagMPU_RGD1_WORD0BITS {
  union {
    struct {
      unsigned : 5;
      unsigned SRTADDR : 27;
    };
  };
} typeMPU_RGD1_WORD0BITS;
sfr volatile typeMPU_RGD1_WORD0BITS MPU_RGD1_WORD0bits absolute 0x4000D410;

 typedef struct tagMPU_RGD2_WORD0BITS {
  union {
    struct {
      unsigned : 5;
      unsigned SRTADDR : 27;
    };
  };
} typeMPU_RGD2_WORD0BITS;
sfr volatile typeMPU_RGD2_WORD0BITS MPU_RGD2_WORD0bits absolute 0x4000D420;

 typedef struct tagMPU_RGD3_WORD0BITS {
  union {
    struct {
      unsigned : 5;
      unsigned SRTADDR : 27;
    };
  };
} typeMPU_RGD3_WORD0BITS;
sfr volatile typeMPU_RGD3_WORD0BITS MPU_RGD3_WORD0bits absolute 0x4000D430;

 typedef struct tagMPU_RGD4_WORD0BITS {
  union {
    struct {
      unsigned : 5;
      unsigned SRTADDR : 27;
    };
  };
} typeMPU_RGD4_WORD0BITS;
sfr volatile typeMPU_RGD4_WORD0BITS MPU_RGD4_WORD0bits absolute 0x4000D440;

 typedef struct tagMPU_RGD5_WORD0BITS {
  union {
    struct {
      unsigned : 5;
      unsigned SRTADDR : 27;
    };
  };
} typeMPU_RGD5_WORD0BITS;
sfr volatile typeMPU_RGD5_WORD0BITS MPU_RGD5_WORD0bits absolute 0x4000D450;

 typedef struct tagMPU_RGD6_WORD0BITS {
  union {
    struct {
      unsigned : 5;
      unsigned SRTADDR : 27;
    };
  };
} typeMPU_RGD6_WORD0BITS;
sfr volatile typeMPU_RGD6_WORD0BITS MPU_RGD6_WORD0bits absolute 0x4000D460;

 typedef struct tagMPU_RGD7_WORD0BITS {
  union {
    struct {
      unsigned : 5;
      unsigned SRTADDR : 27;
    };
  };
} typeMPU_RGD7_WORD0BITS;
sfr volatile typeMPU_RGD7_WORD0BITS MPU_RGD7_WORD0bits absolute 0x4000D470;

 typedef struct tagMPU_RGD8_WORD0BITS {
  union {
    struct {
      unsigned : 5;
      unsigned SRTADDR : 27;
    };
  };
} typeMPU_RGD8_WORD0BITS;
sfr volatile typeMPU_RGD8_WORD0BITS MPU_RGD8_WORD0bits absolute 0x4000D480;

 typedef struct tagMPU_RGD9_WORD0BITS {
  union {
    struct {
      unsigned : 5;
      unsigned SRTADDR : 27;
    };
  };
} typeMPU_RGD9_WORD0BITS;
sfr volatile typeMPU_RGD9_WORD0BITS MPU_RGD9_WORD0bits absolute 0x4000D490;

 typedef struct tagMPU_RGD10_WORD0BITS {
  union {
    struct {
      unsigned : 5;
      unsigned SRTADDR : 27;
    };
  };
} typeMPU_RGD10_WORD0BITS;
sfr volatile typeMPU_RGD10_WORD0BITS MPU_RGD10_WORD0bits absolute 0x4000D4A0;

 typedef struct tagMPU_RGD11_WORD0BITS {
  union {
    struct {
      unsigned : 5;
      unsigned SRTADDR : 27;
    };
  };
} typeMPU_RGD11_WORD0BITS;
sfr volatile typeMPU_RGD11_WORD0BITS MPU_RGD11_WORD0bits absolute 0x4000D4B0;

 typedef struct tagMPU_RGD0_WORD1BITS {
  union {
    struct {
      unsigned : 5;
      unsigned ENDADDR : 27;
    };
  };
} typeMPU_RGD0_WORD1BITS;
sfr volatile typeMPU_RGD0_WORD1BITS MPU_RGD0_WORD1bits absolute 0x4000D404;

 typedef struct tagMPU_RGD1_WORD1BITS {
  union {
    struct {
      unsigned : 5;
      unsigned ENDADDR : 27;
    };
  };
} typeMPU_RGD1_WORD1BITS;
sfr volatile typeMPU_RGD1_WORD1BITS MPU_RGD1_WORD1bits absolute 0x4000D414;

 typedef struct tagMPU_RGD2_WORD1BITS {
  union {
    struct {
      unsigned : 5;
      unsigned ENDADDR : 27;
    };
  };
} typeMPU_RGD2_WORD1BITS;
sfr volatile typeMPU_RGD2_WORD1BITS MPU_RGD2_WORD1bits absolute 0x4000D424;

 typedef struct tagMPU_RGD3_WORD1BITS {
  union {
    struct {
      unsigned : 5;
      unsigned ENDADDR : 27;
    };
  };
} typeMPU_RGD3_WORD1BITS;
sfr volatile typeMPU_RGD3_WORD1BITS MPU_RGD3_WORD1bits absolute 0x4000D434;

 typedef struct tagMPU_RGD4_WORD1BITS {
  union {
    struct {
      unsigned : 5;
      unsigned ENDADDR : 27;
    };
  };
} typeMPU_RGD4_WORD1BITS;
sfr volatile typeMPU_RGD4_WORD1BITS MPU_RGD4_WORD1bits absolute 0x4000D444;

 typedef struct tagMPU_RGD5_WORD1BITS {
  union {
    struct {
      unsigned : 5;
      unsigned ENDADDR : 27;
    };
  };
} typeMPU_RGD5_WORD1BITS;
sfr volatile typeMPU_RGD5_WORD1BITS MPU_RGD5_WORD1bits absolute 0x4000D454;

 typedef struct tagMPU_RGD6_WORD1BITS {
  union {
    struct {
      unsigned : 5;
      unsigned ENDADDR : 27;
    };
  };
} typeMPU_RGD6_WORD1BITS;
sfr volatile typeMPU_RGD6_WORD1BITS MPU_RGD6_WORD1bits absolute 0x4000D464;

 typedef struct tagMPU_RGD7_WORD1BITS {
  union {
    struct {
      unsigned : 5;
      unsigned ENDADDR : 27;
    };
  };
} typeMPU_RGD7_WORD1BITS;
sfr volatile typeMPU_RGD7_WORD1BITS MPU_RGD7_WORD1bits absolute 0x4000D474;

 typedef struct tagMPU_RGD8_WORD1BITS {
  union {
    struct {
      unsigned : 5;
      unsigned ENDADDR : 27;
    };
  };
} typeMPU_RGD8_WORD1BITS;
sfr volatile typeMPU_RGD8_WORD1BITS MPU_RGD8_WORD1bits absolute 0x4000D484;

 typedef struct tagMPU_RGD9_WORD1BITS {
  union {
    struct {
      unsigned : 5;
      unsigned ENDADDR : 27;
    };
  };
} typeMPU_RGD9_WORD1BITS;
sfr volatile typeMPU_RGD9_WORD1BITS MPU_RGD9_WORD1bits absolute 0x4000D494;

 typedef struct tagMPU_RGD10_WORD1BITS {
  union {
    struct {
      unsigned : 5;
      unsigned ENDADDR : 27;
    };
  };
} typeMPU_RGD10_WORD1BITS;
sfr volatile typeMPU_RGD10_WORD1BITS MPU_RGD10_WORD1bits absolute 0x4000D4A4;

 typedef struct tagMPU_RGD11_WORD1BITS {
  union {
    struct {
      unsigned : 5;
      unsigned ENDADDR : 27;
    };
  };
} typeMPU_RGD11_WORD1BITS;
sfr volatile typeMPU_RGD11_WORD1BITS MPU_RGD11_WORD1bits absolute 0x4000D4B4;

 typedef struct tagMPU_RGD0_WORD2BITS {
  union {
    struct {
      unsigned M0UM : 3;
      unsigned M0SM : 2;
      unsigned M0PE : 1;
      unsigned M1UM : 3;
      unsigned M1SM : 2;
      unsigned M1PE : 1;
      unsigned M2UM : 3;
      unsigned M2SM : 2;
      unsigned M2PE : 1;
      unsigned M3UM : 3;
      unsigned M3SM : 2;
      unsigned M3PE : 1;
      unsigned M4WE : 1;
      unsigned M4RE : 1;
      unsigned M5WE : 1;
      unsigned M5RE : 1;
      unsigned M6WE : 1;
      unsigned M6RE : 1;
      unsigned M7WE : 1;
      unsigned M7RE : 1;
    };
  };
} typeMPU_RGD0_WORD2BITS;
sfr volatile typeMPU_RGD0_WORD2BITS MPU_RGD0_WORD2bits absolute 0x4000D408;

 typedef struct tagMPU_RGD1_WORD2BITS {
  union {
    struct {
      unsigned M0UM : 3;
      unsigned M0SM : 2;
      unsigned M0PE : 1;
      unsigned M1UM : 3;
      unsigned M1SM : 2;
      unsigned M1PE : 1;
      unsigned M2UM : 3;
      unsigned M2SM : 2;
      unsigned M2PE : 1;
      unsigned M3UM : 3;
      unsigned M3SM : 2;
      unsigned M3PE : 1;
      unsigned M4WE : 1;
      unsigned M4RE : 1;
      unsigned M5WE : 1;
      unsigned M5RE : 1;
      unsigned M6WE : 1;
      unsigned M6RE : 1;
      unsigned M7WE : 1;
      unsigned M7RE : 1;
    };
  };
} typeMPU_RGD1_WORD2BITS;
sfr volatile typeMPU_RGD1_WORD2BITS MPU_RGD1_WORD2bits absolute 0x4000D418;

 typedef struct tagMPU_RGD2_WORD2BITS {
  union {
    struct {
      unsigned M0UM : 3;
      unsigned M0SM : 2;
      unsigned M0PE : 1;
      unsigned M1UM : 3;
      unsigned M1SM : 2;
      unsigned M1PE : 1;
      unsigned M2UM : 3;
      unsigned M2SM : 2;
      unsigned M2PE : 1;
      unsigned M3UM : 3;
      unsigned M3SM : 2;
      unsigned M3PE : 1;
      unsigned M4WE : 1;
      unsigned M4RE : 1;
      unsigned M5WE : 1;
      unsigned M5RE : 1;
      unsigned M6WE : 1;
      unsigned M6RE : 1;
      unsigned M7WE : 1;
      unsigned M7RE : 1;
    };
  };
} typeMPU_RGD2_WORD2BITS;
sfr volatile typeMPU_RGD2_WORD2BITS MPU_RGD2_WORD2bits absolute 0x4000D428;

 typedef struct tagMPU_RGD3_WORD2BITS {
  union {
    struct {
      unsigned M0UM : 3;
      unsigned M0SM : 2;
      unsigned M0PE : 1;
      unsigned M1UM : 3;
      unsigned M1SM : 2;
      unsigned M1PE : 1;
      unsigned M2UM : 3;
      unsigned M2SM : 2;
      unsigned M2PE : 1;
      unsigned M3UM : 3;
      unsigned M3SM : 2;
      unsigned M3PE : 1;
      unsigned M4WE : 1;
      unsigned M4RE : 1;
      unsigned M5WE : 1;
      unsigned M5RE : 1;
      unsigned M6WE : 1;
      unsigned M6RE : 1;
      unsigned M7WE : 1;
      unsigned M7RE : 1;
    };
  };
} typeMPU_RGD3_WORD2BITS;
sfr volatile typeMPU_RGD3_WORD2BITS MPU_RGD3_WORD2bits absolute 0x4000D438;

 typedef struct tagMPU_RGD4_WORD2BITS {
  union {
    struct {
      unsigned M0UM : 3;
      unsigned M0SM : 2;
      unsigned M0PE : 1;
      unsigned M1UM : 3;
      unsigned M1SM : 2;
      unsigned M1PE : 1;
      unsigned M2UM : 3;
      unsigned M2SM : 2;
      unsigned M2PE : 1;
      unsigned M3UM : 3;
      unsigned M3SM : 2;
      unsigned M3PE : 1;
      unsigned M4WE : 1;
      unsigned M4RE : 1;
      unsigned M5WE : 1;
      unsigned M5RE : 1;
      unsigned M6WE : 1;
      unsigned M6RE : 1;
      unsigned M7WE : 1;
      unsigned M7RE : 1;
    };
  };
} typeMPU_RGD4_WORD2BITS;
sfr volatile typeMPU_RGD4_WORD2BITS MPU_RGD4_WORD2bits absolute 0x4000D448;

 typedef struct tagMPU_RGD5_WORD2BITS {
  union {
    struct {
      unsigned M0UM : 3;
      unsigned M0SM : 2;
      unsigned M0PE : 1;
      unsigned M1UM : 3;
      unsigned M1SM : 2;
      unsigned M1PE : 1;
      unsigned M2UM : 3;
      unsigned M2SM : 2;
      unsigned M2PE : 1;
      unsigned M3UM : 3;
      unsigned M3SM : 2;
      unsigned M3PE : 1;
      unsigned M4WE : 1;
      unsigned M4RE : 1;
      unsigned M5WE : 1;
      unsigned M5RE : 1;
      unsigned M6WE : 1;
      unsigned M6RE : 1;
      unsigned M7WE : 1;
      unsigned M7RE : 1;
    };
  };
} typeMPU_RGD5_WORD2BITS;
sfr volatile typeMPU_RGD5_WORD2BITS MPU_RGD5_WORD2bits absolute 0x4000D458;

 typedef struct tagMPU_RGD6_WORD2BITS {
  union {
    struct {
      unsigned M0UM : 3;
      unsigned M0SM : 2;
      unsigned M0PE : 1;
      unsigned M1UM : 3;
      unsigned M1SM : 2;
      unsigned M1PE : 1;
      unsigned M2UM : 3;
      unsigned M2SM : 2;
      unsigned M2PE : 1;
      unsigned M3UM : 3;
      unsigned M3SM : 2;
      unsigned M3PE : 1;
      unsigned M4WE : 1;
      unsigned M4RE : 1;
      unsigned M5WE : 1;
      unsigned M5RE : 1;
      unsigned M6WE : 1;
      unsigned M6RE : 1;
      unsigned M7WE : 1;
      unsigned M7RE : 1;
    };
  };
} typeMPU_RGD6_WORD2BITS;
sfr volatile typeMPU_RGD6_WORD2BITS MPU_RGD6_WORD2bits absolute 0x4000D468;

 typedef struct tagMPU_RGD7_WORD2BITS {
  union {
    struct {
      unsigned M0UM : 3;
      unsigned M0SM : 2;
      unsigned M0PE : 1;
      unsigned M1UM : 3;
      unsigned M1SM : 2;
      unsigned M1PE : 1;
      unsigned M2UM : 3;
      unsigned M2SM : 2;
      unsigned M2PE : 1;
      unsigned M3UM : 3;
      unsigned M3SM : 2;
      unsigned M3PE : 1;
      unsigned M4WE : 1;
      unsigned M4RE : 1;
      unsigned M5WE : 1;
      unsigned M5RE : 1;
      unsigned M6WE : 1;
      unsigned M6RE : 1;
      unsigned M7WE : 1;
      unsigned M7RE : 1;
    };
  };
} typeMPU_RGD7_WORD2BITS;
sfr volatile typeMPU_RGD7_WORD2BITS MPU_RGD7_WORD2bits absolute 0x4000D478;

 typedef struct tagMPU_RGD8_WORD2BITS {
  union {
    struct {
      unsigned M0UM : 3;
      unsigned M0SM : 2;
      unsigned M0PE : 1;
      unsigned M1UM : 3;
      unsigned M1SM : 2;
      unsigned M1PE : 1;
      unsigned M2UM : 3;
      unsigned M2SM : 2;
      unsigned M2PE : 1;
      unsigned M3UM : 3;
      unsigned M3SM : 2;
      unsigned M3PE : 1;
      unsigned M4WE : 1;
      unsigned M4RE : 1;
      unsigned M5WE : 1;
      unsigned M5RE : 1;
      unsigned M6WE : 1;
      unsigned M6RE : 1;
      unsigned M7WE : 1;
      unsigned M7RE : 1;
    };
  };
} typeMPU_RGD8_WORD2BITS;
sfr volatile typeMPU_RGD8_WORD2BITS MPU_RGD8_WORD2bits absolute 0x4000D488;

 typedef struct tagMPU_RGD9_WORD2BITS {
  union {
    struct {
      unsigned M0UM : 3;
      unsigned M0SM : 2;
      unsigned M0PE : 1;
      unsigned M1UM : 3;
      unsigned M1SM : 2;
      unsigned M1PE : 1;
      unsigned M2UM : 3;
      unsigned M2SM : 2;
      unsigned M2PE : 1;
      unsigned M3UM : 3;
      unsigned M3SM : 2;
      unsigned M3PE : 1;
      unsigned M4WE : 1;
      unsigned M4RE : 1;
      unsigned M5WE : 1;
      unsigned M5RE : 1;
      unsigned M6WE : 1;
      unsigned M6RE : 1;
      unsigned M7WE : 1;
      unsigned M7RE : 1;
    };
  };
} typeMPU_RGD9_WORD2BITS;
sfr volatile typeMPU_RGD9_WORD2BITS MPU_RGD9_WORD2bits absolute 0x4000D498;

 typedef struct tagMPU_RGD10_WORD2BITS {
  union {
    struct {
      unsigned M0UM : 3;
      unsigned M0SM : 2;
      unsigned M0PE : 1;
      unsigned M1UM : 3;
      unsigned M1SM : 2;
      unsigned M1PE : 1;
      unsigned M2UM : 3;
      unsigned M2SM : 2;
      unsigned M2PE : 1;
      unsigned M3UM : 3;
      unsigned M3SM : 2;
      unsigned M3PE : 1;
      unsigned M4WE : 1;
      unsigned M4RE : 1;
      unsigned M5WE : 1;
      unsigned M5RE : 1;
      unsigned M6WE : 1;
      unsigned M6RE : 1;
      unsigned M7WE : 1;
      unsigned M7RE : 1;
    };
  };
} typeMPU_RGD10_WORD2BITS;
sfr volatile typeMPU_RGD10_WORD2BITS MPU_RGD10_WORD2bits absolute 0x4000D4A8;

 typedef struct tagMPU_RGD11_WORD2BITS {
  union {
    struct {
      unsigned M0UM : 3;
      unsigned M0SM : 2;
      unsigned M0PE : 1;
      unsigned M1UM : 3;
      unsigned M1SM : 2;
      unsigned M1PE : 1;
      unsigned M2UM : 3;
      unsigned M2SM : 2;
      unsigned M2PE : 1;
      unsigned M3UM : 3;
      unsigned M3SM : 2;
      unsigned M3PE : 1;
      unsigned M4WE : 1;
      unsigned M4RE : 1;
      unsigned M5WE : 1;
      unsigned M5RE : 1;
      unsigned M6WE : 1;
      unsigned M6RE : 1;
      unsigned M7WE : 1;
      unsigned M7RE : 1;
    };
  };
} typeMPU_RGD11_WORD2BITS;
sfr volatile typeMPU_RGD11_WORD2BITS MPU_RGD11_WORD2bits absolute 0x4000D4B8;

 typedef struct tagMPU_RGD0_WORD3BITS {
  union {
    struct {
      unsigned VLD : 1;
      unsigned : 15;
      unsigned PIDMASK : 8;
      unsigned PID : 8;
    };
  };
} typeMPU_RGD0_WORD3BITS;
sfr volatile typeMPU_RGD0_WORD3BITS MPU_RGD0_WORD3bits absolute 0x4000D40C;

 typedef struct tagMPU_RGD1_WORD3BITS {
  union {
    struct {
      unsigned VLD : 1;
      unsigned : 15;
      unsigned PIDMASK : 8;
      unsigned PID : 8;
    };
  };
} typeMPU_RGD1_WORD3BITS;
sfr volatile typeMPU_RGD1_WORD3BITS MPU_RGD1_WORD3bits absolute 0x4000D41C;

 typedef struct tagMPU_RGD2_WORD3BITS {
  union {
    struct {
      unsigned VLD : 1;
      unsigned : 15;
      unsigned PIDMASK : 8;
      unsigned PID : 8;
    };
  };
} typeMPU_RGD2_WORD3BITS;
sfr volatile typeMPU_RGD2_WORD3BITS MPU_RGD2_WORD3bits absolute 0x4000D42C;

 typedef struct tagMPU_RGD3_WORD3BITS {
  union {
    struct {
      unsigned VLD : 1;
      unsigned : 15;
      unsigned PIDMASK : 8;
      unsigned PID : 8;
    };
  };
} typeMPU_RGD3_WORD3BITS;
sfr volatile typeMPU_RGD3_WORD3BITS MPU_RGD3_WORD3bits absolute 0x4000D43C;

 typedef struct tagMPU_RGD4_WORD3BITS {
  union {
    struct {
      unsigned VLD : 1;
      unsigned : 15;
      unsigned PIDMASK : 8;
      unsigned PID : 8;
    };
  };
} typeMPU_RGD4_WORD3BITS;
sfr volatile typeMPU_RGD4_WORD3BITS MPU_RGD4_WORD3bits absolute 0x4000D44C;

 typedef struct tagMPU_RGD5_WORD3BITS {
  union {
    struct {
      unsigned VLD : 1;
      unsigned : 15;
      unsigned PIDMASK : 8;
      unsigned PID : 8;
    };
  };
} typeMPU_RGD5_WORD3BITS;
sfr volatile typeMPU_RGD5_WORD3BITS MPU_RGD5_WORD3bits absolute 0x4000D45C;

 typedef struct tagMPU_RGD6_WORD3BITS {
  union {
    struct {
      unsigned VLD : 1;
      unsigned : 15;
      unsigned PIDMASK : 8;
      unsigned PID : 8;
    };
  };
} typeMPU_RGD6_WORD3BITS;
sfr volatile typeMPU_RGD6_WORD3BITS MPU_RGD6_WORD3bits absolute 0x4000D46C;

 typedef struct tagMPU_RGD7_WORD3BITS {
  union {
    struct {
      unsigned VLD : 1;
      unsigned : 15;
      unsigned PIDMASK : 8;
      unsigned PID : 8;
    };
  };
} typeMPU_RGD7_WORD3BITS;
sfr volatile typeMPU_RGD7_WORD3BITS MPU_RGD7_WORD3bits absolute 0x4000D47C;

 typedef struct tagMPU_RGD8_WORD3BITS {
  union {
    struct {
      unsigned VLD : 1;
      unsigned : 15;
      unsigned PIDMASK : 8;
      unsigned PID : 8;
    };
  };
} typeMPU_RGD8_WORD3BITS;
sfr volatile typeMPU_RGD8_WORD3BITS MPU_RGD8_WORD3bits absolute 0x4000D48C;

 typedef struct tagMPU_RGD9_WORD3BITS {
  union {
    struct {
      unsigned VLD : 1;
      unsigned : 15;
      unsigned PIDMASK : 8;
      unsigned PID : 8;
    };
  };
} typeMPU_RGD9_WORD3BITS;
sfr volatile typeMPU_RGD9_WORD3BITS MPU_RGD9_WORD3bits absolute 0x4000D49C;

 typedef struct tagMPU_RGD10_WORD3BITS {
  union {
    struct {
      unsigned VLD : 1;
      unsigned : 15;
      unsigned PIDMASK : 8;
      unsigned PID : 8;
    };
  };
} typeMPU_RGD10_WORD3BITS;
sfr volatile typeMPU_RGD10_WORD3BITS MPU_RGD10_WORD3bits absolute 0x4000D4AC;

 typedef struct tagMPU_RGD11_WORD3BITS {
  union {
    struct {
      unsigned VLD : 1;
      unsigned : 15;
      unsigned PIDMASK : 8;
      unsigned PID : 8;
    };
  };
} typeMPU_RGD11_WORD3BITS;
sfr volatile typeMPU_RGD11_WORD3BITS MPU_RGD11_WORD3bits absolute 0x4000D4BC;

 typedef struct tagMPU_RGDAAC0BITS {
  union {
    struct {
      unsigned M0UM : 3;
      unsigned M0SM : 2;
      unsigned M0PE : 1;
      unsigned M1UM : 3;
      unsigned M1SM : 2;
      unsigned M1PE : 1;
      unsigned M2UM : 3;
      unsigned M2SM : 2;
      unsigned M2PE : 1;
      unsigned M3UM : 3;
      unsigned M3SM : 2;
      unsigned M3PE : 1;
      unsigned M4WE : 1;
      unsigned M4RE : 1;
      unsigned M5WE : 1;
      unsigned M5RE : 1;
      unsigned M6WE : 1;
      unsigned M6RE : 1;
      unsigned M7WE : 1;
      unsigned M7RE : 1;
    };
  };
} typeMPU_RGDAAC0BITS;
sfr volatile typeMPU_RGDAAC0BITS MPU_RGDAAC0bits absolute 0x4000D800;

 typedef struct tagMPU_RGDAAC1BITS {
  union {
    struct {
      unsigned M0UM : 3;
      unsigned M0SM : 2;
      unsigned M0PE : 1;
      unsigned M1UM : 3;
      unsigned M1SM : 2;
      unsigned M1PE : 1;
      unsigned M2UM : 3;
      unsigned M2SM : 2;
      unsigned M2PE : 1;
      unsigned M3UM : 3;
      unsigned M3SM : 2;
      unsigned M3PE : 1;
      unsigned M4WE : 1;
      unsigned M4RE : 1;
      unsigned M5WE : 1;
      unsigned M5RE : 1;
      unsigned M6WE : 1;
      unsigned M6RE : 1;
      unsigned M7WE : 1;
      unsigned M7RE : 1;
    };
  };
} typeMPU_RGDAAC1BITS;
sfr volatile typeMPU_RGDAAC1BITS MPU_RGDAAC1bits absolute 0x4000D804;

 typedef struct tagMPU_RGDAAC2BITS {
  union {
    struct {
      unsigned M0UM : 3;
      unsigned M0SM : 2;
      unsigned M0PE : 1;
      unsigned M1UM : 3;
      unsigned M1SM : 2;
      unsigned M1PE : 1;
      unsigned M2UM : 3;
      unsigned M2SM : 2;
      unsigned M2PE : 1;
      unsigned M3UM : 3;
      unsigned M3SM : 2;
      unsigned M3PE : 1;
      unsigned M4WE : 1;
      unsigned M4RE : 1;
      unsigned M5WE : 1;
      unsigned M5RE : 1;
      unsigned M6WE : 1;
      unsigned M6RE : 1;
      unsigned M7WE : 1;
      unsigned M7RE : 1;
    };
  };
} typeMPU_RGDAAC2BITS;
sfr volatile typeMPU_RGDAAC2BITS MPU_RGDAAC2bits absolute 0x4000D808;

 typedef struct tagMPU_RGDAAC3BITS {
  union {
    struct {
      unsigned M0UM : 3;
      unsigned M0SM : 2;
      unsigned M0PE : 1;
      unsigned M1UM : 3;
      unsigned M1SM : 2;
      unsigned M1PE : 1;
      unsigned M2UM : 3;
      unsigned M2SM : 2;
      unsigned M2PE : 1;
      unsigned M3UM : 3;
      unsigned M3SM : 2;
      unsigned M3PE : 1;
      unsigned M4WE : 1;
      unsigned M4RE : 1;
      unsigned M5WE : 1;
      unsigned M5RE : 1;
      unsigned M6WE : 1;
      unsigned M6RE : 1;
      unsigned M7WE : 1;
      unsigned M7RE : 1;
    };
  };
} typeMPU_RGDAAC3BITS;
sfr volatile typeMPU_RGDAAC3BITS MPU_RGDAAC3bits absolute 0x4000D80C;

 typedef struct tagMPU_RGDAAC4BITS {
  union {
    struct {
      unsigned M0UM : 3;
      unsigned M0SM : 2;
      unsigned M0PE : 1;
      unsigned M1UM : 3;
      unsigned M1SM : 2;
      unsigned M1PE : 1;
      unsigned M2UM : 3;
      unsigned M2SM : 2;
      unsigned M2PE : 1;
      unsigned M3UM : 3;
      unsigned M3SM : 2;
      unsigned M3PE : 1;
      unsigned M4WE : 1;
      unsigned M4RE : 1;
      unsigned M5WE : 1;
      unsigned M5RE : 1;
      unsigned M6WE : 1;
      unsigned M6RE : 1;
      unsigned M7WE : 1;
      unsigned M7RE : 1;
    };
  };
} typeMPU_RGDAAC4BITS;
sfr volatile typeMPU_RGDAAC4BITS MPU_RGDAAC4bits absolute 0x4000D810;

 typedef struct tagMPU_RGDAAC5BITS {
  union {
    struct {
      unsigned M0UM : 3;
      unsigned M0SM : 2;
      unsigned M0PE : 1;
      unsigned M1UM : 3;
      unsigned M1SM : 2;
      unsigned M1PE : 1;
      unsigned M2UM : 3;
      unsigned M2SM : 2;
      unsigned M2PE : 1;
      unsigned M3UM : 3;
      unsigned M3SM : 2;
      unsigned M3PE : 1;
      unsigned M4WE : 1;
      unsigned M4RE : 1;
      unsigned M5WE : 1;
      unsigned M5RE : 1;
      unsigned M6WE : 1;
      unsigned M6RE : 1;
      unsigned M7WE : 1;
      unsigned M7RE : 1;
    };
  };
} typeMPU_RGDAAC5BITS;
sfr volatile typeMPU_RGDAAC5BITS MPU_RGDAAC5bits absolute 0x4000D814;

 typedef struct tagMPU_RGDAAC6BITS {
  union {
    struct {
      unsigned M0UM : 3;
      unsigned M0SM : 2;
      unsigned M0PE : 1;
      unsigned M1UM : 3;
      unsigned M1SM : 2;
      unsigned M1PE : 1;
      unsigned M2UM : 3;
      unsigned M2SM : 2;
      unsigned M2PE : 1;
      unsigned M3UM : 3;
      unsigned M3SM : 2;
      unsigned M3PE : 1;
      unsigned M4WE : 1;
      unsigned M4RE : 1;
      unsigned M5WE : 1;
      unsigned M5RE : 1;
      unsigned M6WE : 1;
      unsigned M6RE : 1;
      unsigned M7WE : 1;
      unsigned M7RE : 1;
    };
  };
} typeMPU_RGDAAC6BITS;
sfr volatile typeMPU_RGDAAC6BITS MPU_RGDAAC6bits absolute 0x4000D818;

 typedef struct tagMPU_RGDAAC7BITS {
  union {
    struct {
      unsigned M0UM : 3;
      unsigned M0SM : 2;
      unsigned M0PE : 1;
      unsigned M1UM : 3;
      unsigned M1SM : 2;
      unsigned M1PE : 1;
      unsigned M2UM : 3;
      unsigned M2SM : 2;
      unsigned M2PE : 1;
      unsigned M3UM : 3;
      unsigned M3SM : 2;
      unsigned M3PE : 1;
      unsigned M4WE : 1;
      unsigned M4RE : 1;
      unsigned M5WE : 1;
      unsigned M5RE : 1;
      unsigned M6WE : 1;
      unsigned M6RE : 1;
      unsigned M7WE : 1;
      unsigned M7RE : 1;
    };
  };
} typeMPU_RGDAAC7BITS;
sfr volatile typeMPU_RGDAAC7BITS MPU_RGDAAC7bits absolute 0x4000D81C;

 typedef struct tagMPU_RGDAAC8BITS {
  union {
    struct {
      unsigned M0UM : 3;
      unsigned M0SM : 2;
      unsigned M0PE : 1;
      unsigned M1UM : 3;
      unsigned M1SM : 2;
      unsigned M1PE : 1;
      unsigned M2UM : 3;
      unsigned M2SM : 2;
      unsigned M2PE : 1;
      unsigned M3UM : 3;
      unsigned M3SM : 2;
      unsigned M3PE : 1;
      unsigned M4WE : 1;
      unsigned M4RE : 1;
      unsigned M5WE : 1;
      unsigned M5RE : 1;
      unsigned M6WE : 1;
      unsigned M6RE : 1;
      unsigned M7WE : 1;
      unsigned M7RE : 1;
    };
  };
} typeMPU_RGDAAC8BITS;
sfr volatile typeMPU_RGDAAC8BITS MPU_RGDAAC8bits absolute 0x4000D820;

 typedef struct tagMPU_RGDAAC9BITS {
  union {
    struct {
      unsigned M0UM : 3;
      unsigned M0SM : 2;
      unsigned M0PE : 1;
      unsigned M1UM : 3;
      unsigned M1SM : 2;
      unsigned M1PE : 1;
      unsigned M2UM : 3;
      unsigned M2SM : 2;
      unsigned M2PE : 1;
      unsigned M3UM : 3;
      unsigned M3SM : 2;
      unsigned M3PE : 1;
      unsigned M4WE : 1;
      unsigned M4RE : 1;
      unsigned M5WE : 1;
      unsigned M5RE : 1;
      unsigned M6WE : 1;
      unsigned M6RE : 1;
      unsigned M7WE : 1;
      unsigned M7RE : 1;
    };
  };
} typeMPU_RGDAAC9BITS;
sfr volatile typeMPU_RGDAAC9BITS MPU_RGDAAC9bits absolute 0x4000D824;

 typedef struct tagMPU_RGDAAC10BITS {
  union {
    struct {
      unsigned M0UM : 3;
      unsigned M0SM : 2;
      unsigned M0PE : 1;
      unsigned M1UM : 3;
      unsigned M1SM : 2;
      unsigned M1PE : 1;
      unsigned M2UM : 3;
      unsigned M2SM : 2;
      unsigned M2PE : 1;
      unsigned M3UM : 3;
      unsigned M3SM : 2;
      unsigned M3PE : 1;
      unsigned M4WE : 1;
      unsigned M4RE : 1;
      unsigned M5WE : 1;
      unsigned M5RE : 1;
      unsigned M6WE : 1;
      unsigned M6RE : 1;
      unsigned M7WE : 1;
      unsigned M7RE : 1;
    };
  };
} typeMPU_RGDAAC10BITS;
sfr volatile typeMPU_RGDAAC10BITS MPU_RGDAAC10bits absolute 0x4000D828;

 typedef struct tagMPU_RGDAAC11BITS {
  union {
    struct {
      unsigned M0UM : 3;
      unsigned M0SM : 2;
      unsigned M0PE : 1;
      unsigned M1UM : 3;
      unsigned M1SM : 2;
      unsigned M1PE : 1;
      unsigned M2UM : 3;
      unsigned M2SM : 2;
      unsigned M2PE : 1;
      unsigned M3UM : 3;
      unsigned M3SM : 2;
      unsigned M3PE : 1;
      unsigned M4WE : 1;
      unsigned M4RE : 1;
      unsigned M5WE : 1;
      unsigned M5RE : 1;
      unsigned M6WE : 1;
      unsigned M6RE : 1;
      unsigned M7WE : 1;
      unsigned M7RE : 1;
    };
  };
} typeMPU_RGDAAC11BITS;
sfr volatile typeMPU_RGDAAC11BITS MPU_RGDAAC11bits absolute 0x4000D82C;

 typedef struct tagSDRAM_CTRLBITS {
  union {
    struct {
      unsigned RC : 9;
      unsigned RTIM : 2;
      unsigned IS_ : 1;
      unsigned : 4;
    };
  };
} typeSDRAM_CTRLBITS;
sfr volatile typeSDRAM_CTRLBITS SDRAM_CTRLbits absolute 0x4000F042;

 typedef struct tagSDRAM_AC0BITS {
  union {
    struct {
      unsigned : 3;
      unsigned IP : 1;
      unsigned PS : 2;
      unsigned IMRS : 1;
      unsigned : 1;
      unsigned CBM : 3;
      unsigned : 1;
      unsigned CASL : 2;
      unsigned : 1;
      unsigned RE : 1;
      unsigned : 2;
      unsigned BA : 14;
    };
  };
} typeSDRAM_AC0BITS;
sfr volatile typeSDRAM_AC0BITS SDRAM_AC0bits absolute 0x4000F048;

 typedef struct tagSDRAM_AC1BITS {
  union {
    struct {
      unsigned : 3;
      unsigned IP : 1;
      unsigned PS : 2;
      unsigned IMRS : 1;
      unsigned : 1;
      unsigned CBM : 3;
      unsigned : 1;
      unsigned CASL : 2;
      unsigned : 1;
      unsigned RE : 1;
      unsigned : 2;
      unsigned BA : 14;
    };
  };
} typeSDRAM_AC1BITS;
sfr volatile typeSDRAM_AC1BITS SDRAM_AC1bits absolute 0x4000F050;

 typedef struct tagSDRAM_CM0BITS {
  union {
    struct {
      unsigned V : 1;
      unsigned : 7;
      unsigned WP : 1;
      unsigned : 9;
      unsigned BAM : 14;
    };
  };
} typeSDRAM_CM0BITS;
sfr volatile typeSDRAM_CM0BITS SDRAM_CM0bits absolute 0x4000F04C;

 typedef struct tagSDRAM_CM1BITS {
  union {
    struct {
      unsigned V : 1;
      unsigned : 7;
      unsigned WP : 1;
      unsigned : 9;
      unsigned BAM : 14;
    };
  };
} typeSDRAM_CM1BITS;
sfr volatile typeSDRAM_CM1BITS SDRAM_CM1bits absolute 0x4000F054;

 typedef struct tagFMC_PFAPRBITS {
  union {
    struct {
      unsigned M0AP : 2;
      unsigned M1AP : 2;
      unsigned M2AP : 2;
      unsigned M3AP : 2;
      unsigned M4AP : 2;
      unsigned : 6;
      unsigned M0PFD : 1;
      unsigned M1PFD : 1;
      unsigned M2PFD : 1;
      unsigned M3PFD : 1;
      unsigned M4PFD : 1;
      unsigned : 11;
    };
  };
} typeFMC_PFAPRBITS;
sfr volatile typeFMC_PFAPRBITS FMC_PFAPRbits absolute 0x4001F000;

 typedef struct tagFMC_PFB0CRBITS {
  union {
    struct {
      unsigned B0SEBE : 1;
      unsigned B0IPE : 1;
      unsigned B0DPE : 1;
      unsigned B0ICE : 1;
      unsigned B0DCE : 1;
      unsigned CRC : 3;
      unsigned : 9;
      unsigned B0MW : 2;
      unsigned S_B_INV : 1;
      unsigned CINV_WAY : 4;
      unsigned CLCK_WAY : 4;
      unsigned B0RWSC : 4;
    };
  };
} typeFMC_PFB0CRBITS;
sfr volatile typeFMC_PFB0CRBITS FMC_PFB0CRbits absolute 0x4001F004;

 typedef struct tagFMC_TAGVDW0S0BITS {
  union {
    struct {
      unsigned valid : 1;
      unsigned : 5;
      unsigned cache_tag : 14;
      unsigned : 12;
    };
  };
} typeFMC_TAGVDW0S0BITS;
sfr volatile typeFMC_TAGVDW0S0BITS FMC_TAGVDW0S0bits absolute 0x4001F100;

 typedef struct tagFMC_TAGVDW0S1BITS {
  union {
    struct {
      unsigned valid : 1;
      unsigned : 5;
      unsigned cache_tag : 14;
      unsigned : 12;
    };
  };
} typeFMC_TAGVDW0S1BITS;
sfr volatile typeFMC_TAGVDW0S1BITS FMC_TAGVDW0S1bits absolute 0x4001F104;

 typedef struct tagFMC_TAGVDW0S2BITS {
  union {
    struct {
      unsigned valid : 1;
      unsigned : 5;
      unsigned cache_tag : 14;
      unsigned : 12;
    };
  };
} typeFMC_TAGVDW0S2BITS;
sfr volatile typeFMC_TAGVDW0S2BITS FMC_TAGVDW0S2bits absolute 0x4001F108;

 typedef struct tagFMC_TAGVDW0S3BITS {
  union {
    struct {
      unsigned valid : 1;
      unsigned : 5;
      unsigned cache_tag : 14;
      unsigned : 12;
    };
  };
} typeFMC_TAGVDW0S3BITS;
sfr volatile typeFMC_TAGVDW0S3BITS FMC_TAGVDW0S3bits absolute 0x4001F10C;

 typedef struct tagFMC_TAGVDW1S0BITS {
  union {
    struct {
      unsigned valid : 1;
      unsigned : 5;
      unsigned cache_tag : 14;
      unsigned : 12;
    };
  };
} typeFMC_TAGVDW1S0BITS;
sfr volatile typeFMC_TAGVDW1S0BITS FMC_TAGVDW1S0bits absolute 0x4001F110;

 typedef struct tagFMC_TAGVDW1S1BITS {
  union {
    struct {
      unsigned valid : 1;
      unsigned : 5;
      unsigned cache_tag : 14;
      unsigned : 12;
    };
  };
} typeFMC_TAGVDW1S1BITS;
sfr volatile typeFMC_TAGVDW1S1BITS FMC_TAGVDW1S1bits absolute 0x4001F114;

 typedef struct tagFMC_TAGVDW1S2BITS {
  union {
    struct {
      unsigned valid : 1;
      unsigned : 5;
      unsigned cache_tag : 14;
      unsigned : 12;
    };
  };
} typeFMC_TAGVDW1S2BITS;
sfr volatile typeFMC_TAGVDW1S2BITS FMC_TAGVDW1S2bits absolute 0x4001F118;

 typedef struct tagFMC_TAGVDW1S3BITS {
  union {
    struct {
      unsigned valid : 1;
      unsigned : 5;
      unsigned cache_tag : 14;
      unsigned : 12;
    };
  };
} typeFMC_TAGVDW1S3BITS;
sfr volatile typeFMC_TAGVDW1S3BITS FMC_TAGVDW1S3bits absolute 0x4001F11C;

 typedef struct tagFMC_TAGVDW2S0BITS {
  union {
    struct {
      unsigned valid : 1;
      unsigned : 5;
      unsigned cache_tag : 14;
      unsigned : 12;
    };
  };
} typeFMC_TAGVDW2S0BITS;
sfr volatile typeFMC_TAGVDW2S0BITS FMC_TAGVDW2S0bits absolute 0x4001F120;

 typedef struct tagFMC_TAGVDW2S1BITS {
  union {
    struct {
      unsigned valid : 1;
      unsigned : 5;
      unsigned cache_tag : 14;
      unsigned : 12;
    };
  };
} typeFMC_TAGVDW2S1BITS;
sfr volatile typeFMC_TAGVDW2S1BITS FMC_TAGVDW2S1bits absolute 0x4001F124;

 typedef struct tagFMC_TAGVDW2S2BITS {
  union {
    struct {
      unsigned valid : 1;
      unsigned : 5;
      unsigned cache_tag : 14;
      unsigned : 12;
    };
  };
} typeFMC_TAGVDW2S2BITS;
sfr volatile typeFMC_TAGVDW2S2BITS FMC_TAGVDW2S2bits absolute 0x4001F128;

 typedef struct tagFMC_TAGVDW2S3BITS {
  union {
    struct {
      unsigned valid : 1;
      unsigned : 5;
      unsigned cache_tag : 14;
      unsigned : 12;
    };
  };
} typeFMC_TAGVDW2S3BITS;
sfr volatile typeFMC_TAGVDW2S3BITS FMC_TAGVDW2S3bits absolute 0x4001F12C;

 typedef struct tagFMC_TAGVDW3S0BITS {
  union {
    struct {
      unsigned valid : 1;
      unsigned : 5;
      unsigned cache_tag : 14;
      unsigned : 12;
    };
  };
} typeFMC_TAGVDW3S0BITS;
sfr volatile typeFMC_TAGVDW3S0BITS FMC_TAGVDW3S0bits absolute 0x4001F130;

 typedef struct tagFMC_TAGVDW3S1BITS {
  union {
    struct {
      unsigned valid : 1;
      unsigned : 5;
      unsigned cache_tag : 14;
      unsigned : 12;
    };
  };
} typeFMC_TAGVDW3S1BITS;
sfr volatile typeFMC_TAGVDW3S1BITS FMC_TAGVDW3S1bits absolute 0x4001F134;

 typedef struct tagFMC_TAGVDW3S2BITS {
  union {
    struct {
      unsigned valid : 1;
      unsigned : 5;
      unsigned cache_tag : 14;
      unsigned : 12;
    };
  };
} typeFMC_TAGVDW3S2BITS;
sfr volatile typeFMC_TAGVDW3S2BITS FMC_TAGVDW3S2bits absolute 0x4001F138;

 typedef struct tagFMC_TAGVDW3S3BITS {
  union {
    struct {
      unsigned valid : 1;
      unsigned : 5;
      unsigned cache_tag : 14;
      unsigned : 12;
    };
  };
} typeFMC_TAGVDW3S3BITS;
sfr volatile typeFMC_TAGVDW3S3BITS FMC_TAGVDW3S3bits absolute 0x4001F13C;

 typedef struct tagFMC_DATAW0S0UMBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW0S0UMBITS;
sfr volatile typeFMC_DATAW0S0UMBITS FMC_DATAW0S0UMbits absolute 0x4001F200;

 typedef struct tagFMC_DATAW0S1UMBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW0S1UMBITS;
sfr volatile typeFMC_DATAW0S1UMBITS FMC_DATAW0S1UMbits absolute 0x4001F210;

 typedef struct tagFMC_DATAW0S2UMBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW0S2UMBITS;
sfr volatile typeFMC_DATAW0S2UMBITS FMC_DATAW0S2UMbits absolute 0x4001F220;

 typedef struct tagFMC_DATAW0S3UMBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW0S3UMBITS;
sfr volatile typeFMC_DATAW0S3UMBITS FMC_DATAW0S3UMbits absolute 0x4001F230;

 typedef struct tagFMC_DATAW0S0MUBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW0S0MUBITS;
sfr volatile typeFMC_DATAW0S0MUBITS FMC_DATAW0S0MUbits absolute 0x4001F204;

 typedef struct tagFMC_DATAW0S1MUBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW0S1MUBITS;
sfr volatile typeFMC_DATAW0S1MUBITS FMC_DATAW0S1MUbits absolute 0x4001F214;

 typedef struct tagFMC_DATAW0S2MUBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW0S2MUBITS;
sfr volatile typeFMC_DATAW0S2MUBITS FMC_DATAW0S2MUbits absolute 0x4001F224;

 typedef struct tagFMC_DATAW0S3MUBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW0S3MUBITS;
sfr volatile typeFMC_DATAW0S3MUBITS FMC_DATAW0S3MUbits absolute 0x4001F234;

 typedef struct tagFMC_DATAW0S0MLBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW0S0MLBITS;
sfr volatile typeFMC_DATAW0S0MLBITS FMC_DATAW0S0MLbits absolute 0x4001F208;

 typedef struct tagFMC_DATAW0S1MLBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW0S1MLBITS;
sfr volatile typeFMC_DATAW0S1MLBITS FMC_DATAW0S1MLbits absolute 0x4001F218;

 typedef struct tagFMC_DATAW0S2MLBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW0S2MLBITS;
sfr volatile typeFMC_DATAW0S2MLBITS FMC_DATAW0S2MLbits absolute 0x4001F228;

 typedef struct tagFMC_DATAW0S3MLBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW0S3MLBITS;
sfr volatile typeFMC_DATAW0S3MLBITS FMC_DATAW0S3MLbits absolute 0x4001F238;

 typedef struct tagFMC_DATAW0S0LMBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW0S0LMBITS;
sfr volatile typeFMC_DATAW0S0LMBITS FMC_DATAW0S0LMbits absolute 0x4001F20C;

 typedef struct tagFMC_DATAW0S1LMBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW0S1LMBITS;
sfr volatile typeFMC_DATAW0S1LMBITS FMC_DATAW0S1LMbits absolute 0x4001F21C;

 typedef struct tagFMC_DATAW0S2LMBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW0S2LMBITS;
sfr volatile typeFMC_DATAW0S2LMBITS FMC_DATAW0S2LMbits absolute 0x4001F22C;

 typedef struct tagFMC_DATAW0S3LMBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW0S3LMBITS;
sfr volatile typeFMC_DATAW0S3LMBITS FMC_DATAW0S3LMbits absolute 0x4001F23C;

 typedef struct tagFMC_DATAW1S0UMBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW1S0UMBITS;
sfr volatile typeFMC_DATAW1S0UMBITS FMC_DATAW1S0UMbits absolute 0x4001F240;

 typedef struct tagFMC_DATAW1S1UMBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW1S1UMBITS;
sfr volatile typeFMC_DATAW1S1UMBITS FMC_DATAW1S1UMbits absolute 0x4001F250;

 typedef struct tagFMC_DATAW1S2UMBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW1S2UMBITS;
sfr volatile typeFMC_DATAW1S2UMBITS FMC_DATAW1S2UMbits absolute 0x4001F260;

 typedef struct tagFMC_DATAW1S3UMBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW1S3UMBITS;
sfr volatile typeFMC_DATAW1S3UMBITS FMC_DATAW1S3UMbits absolute 0x4001F270;

 typedef struct tagFMC_DATAW1S0MUBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW1S0MUBITS;
sfr volatile typeFMC_DATAW1S0MUBITS FMC_DATAW1S0MUbits absolute 0x4001F244;

 typedef struct tagFMC_DATAW1S1MUBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW1S1MUBITS;
sfr volatile typeFMC_DATAW1S1MUBITS FMC_DATAW1S1MUbits absolute 0x4001F254;

 typedef struct tagFMC_DATAW1S2MUBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW1S2MUBITS;
sfr volatile typeFMC_DATAW1S2MUBITS FMC_DATAW1S2MUbits absolute 0x4001F264;

 typedef struct tagFMC_DATAW1S3MUBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW1S3MUBITS;
sfr volatile typeFMC_DATAW1S3MUBITS FMC_DATAW1S3MUbits absolute 0x4001F274;

 typedef struct tagFMC_DATAW1S0MLBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW1S0MLBITS;
sfr volatile typeFMC_DATAW1S0MLBITS FMC_DATAW1S0MLbits absolute 0x4001F248;

 typedef struct tagFMC_DATAW1S1MLBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW1S1MLBITS;
sfr volatile typeFMC_DATAW1S1MLBITS FMC_DATAW1S1MLbits absolute 0x4001F258;

 typedef struct tagFMC_DATAW1S2MLBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW1S2MLBITS;
sfr volatile typeFMC_DATAW1S2MLBITS FMC_DATAW1S2MLbits absolute 0x4001F268;

 typedef struct tagFMC_DATAW1S3MLBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW1S3MLBITS;
sfr volatile typeFMC_DATAW1S3MLBITS FMC_DATAW1S3MLbits absolute 0x4001F278;

 typedef struct tagFMC_DATAW1S0LMBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW1S0LMBITS;
sfr volatile typeFMC_DATAW1S0LMBITS FMC_DATAW1S0LMbits absolute 0x4001F24C;

 typedef struct tagFMC_DATAW1S1LMBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW1S1LMBITS;
sfr volatile typeFMC_DATAW1S1LMBITS FMC_DATAW1S1LMbits absolute 0x4001F25C;

 typedef struct tagFMC_DATAW1S2LMBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW1S2LMBITS;
sfr volatile typeFMC_DATAW1S2LMBITS FMC_DATAW1S2LMbits absolute 0x4001F26C;

 typedef struct tagFMC_DATAW1S3LMBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW1S3LMBITS;
sfr volatile typeFMC_DATAW1S3LMBITS FMC_DATAW1S3LMbits absolute 0x4001F27C;

 typedef struct tagFMC_DATAW2S0UMBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW2S0UMBITS;
sfr volatile typeFMC_DATAW2S0UMBITS FMC_DATAW2S0UMbits absolute 0x4001F280;

 typedef struct tagFMC_DATAW2S1UMBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW2S1UMBITS;
sfr volatile typeFMC_DATAW2S1UMBITS FMC_DATAW2S1UMbits absolute 0x4001F290;

 typedef struct tagFMC_DATAW2S2UMBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW2S2UMBITS;
sfr volatile typeFMC_DATAW2S2UMBITS FMC_DATAW2S2UMbits absolute 0x4001F2A0;

 typedef struct tagFMC_DATAW2S3UMBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW2S3UMBITS;
sfr volatile typeFMC_DATAW2S3UMBITS FMC_DATAW2S3UMbits absolute 0x4001F2B0;

 typedef struct tagFMC_DATAW2S0MUBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW2S0MUBITS;
sfr volatile typeFMC_DATAW2S0MUBITS FMC_DATAW2S0MUbits absolute 0x4001F284;

 typedef struct tagFMC_DATAW2S1MUBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW2S1MUBITS;
sfr volatile typeFMC_DATAW2S1MUBITS FMC_DATAW2S1MUbits absolute 0x4001F294;

 typedef struct tagFMC_DATAW2S2MUBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW2S2MUBITS;
sfr volatile typeFMC_DATAW2S2MUBITS FMC_DATAW2S2MUbits absolute 0x4001F2A4;

 typedef struct tagFMC_DATAW2S3MUBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW2S3MUBITS;
sfr volatile typeFMC_DATAW2S3MUBITS FMC_DATAW2S3MUbits absolute 0x4001F2B4;

 typedef struct tagFMC_DATAW2S0MLBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW2S0MLBITS;
sfr volatile typeFMC_DATAW2S0MLBITS FMC_DATAW2S0MLbits absolute 0x4001F288;

 typedef struct tagFMC_DATAW2S1MLBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW2S1MLBITS;
sfr volatile typeFMC_DATAW2S1MLBITS FMC_DATAW2S1MLbits absolute 0x4001F298;

 typedef struct tagFMC_DATAW2S2MLBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW2S2MLBITS;
sfr volatile typeFMC_DATAW2S2MLBITS FMC_DATAW2S2MLbits absolute 0x4001F2A8;

 typedef struct tagFMC_DATAW2S3MLBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW2S3MLBITS;
sfr volatile typeFMC_DATAW2S3MLBITS FMC_DATAW2S3MLbits absolute 0x4001F2B8;

 typedef struct tagFMC_DATAW2S0LMBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW2S0LMBITS;
sfr volatile typeFMC_DATAW2S0LMBITS FMC_DATAW2S0LMbits absolute 0x4001F28C;

 typedef struct tagFMC_DATAW2S1LMBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW2S1LMBITS;
sfr volatile typeFMC_DATAW2S1LMBITS FMC_DATAW2S1LMbits absolute 0x4001F29C;

 typedef struct tagFMC_DATAW2S2LMBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW2S2LMBITS;
sfr volatile typeFMC_DATAW2S2LMBITS FMC_DATAW2S2LMbits absolute 0x4001F2AC;

 typedef struct tagFMC_DATAW2S3LMBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW2S3LMBITS;
sfr volatile typeFMC_DATAW2S3LMBITS FMC_DATAW2S3LMbits absolute 0x4001F2BC;

 typedef struct tagFMC_DATAW3S0UMBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW3S0UMBITS;
sfr volatile typeFMC_DATAW3S0UMBITS FMC_DATAW3S0UMbits absolute 0x4001F2C0;

 typedef struct tagFMC_DATAW3S1UMBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW3S1UMBITS;
sfr volatile typeFMC_DATAW3S1UMBITS FMC_DATAW3S1UMbits absolute 0x4001F2D0;

 typedef struct tagFMC_DATAW3S2UMBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW3S2UMBITS;
sfr volatile typeFMC_DATAW3S2UMBITS FMC_DATAW3S2UMbits absolute 0x4001F2E0;

 typedef struct tagFMC_DATAW3S3UMBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW3S3UMBITS;
sfr volatile typeFMC_DATAW3S3UMBITS FMC_DATAW3S3UMbits absolute 0x4001F2F0;

 typedef struct tagFMC_DATAW3S0MUBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW3S0MUBITS;
sfr volatile typeFMC_DATAW3S0MUBITS FMC_DATAW3S0MUbits absolute 0x4001F2C4;

 typedef struct tagFMC_DATAW3S1MUBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW3S1MUBITS;
sfr volatile typeFMC_DATAW3S1MUBITS FMC_DATAW3S1MUbits absolute 0x4001F2D4;

 typedef struct tagFMC_DATAW3S2MUBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW3S2MUBITS;
sfr volatile typeFMC_DATAW3S2MUBITS FMC_DATAW3S2MUbits absolute 0x4001F2E4;

 typedef struct tagFMC_DATAW3S3MUBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW3S3MUBITS;
sfr volatile typeFMC_DATAW3S3MUBITS FMC_DATAW3S3MUbits absolute 0x4001F2F4;

 typedef struct tagFMC_DATAW3S0MLBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW3S0MLBITS;
sfr volatile typeFMC_DATAW3S0MLBITS FMC_DATAW3S0MLbits absolute 0x4001F2C8;

 typedef struct tagFMC_DATAW3S1MLBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW3S1MLBITS;
sfr volatile typeFMC_DATAW3S1MLBITS FMC_DATAW3S1MLbits absolute 0x4001F2D8;

 typedef struct tagFMC_DATAW3S2MLBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW3S2MLBITS;
sfr volatile typeFMC_DATAW3S2MLBITS FMC_DATAW3S2MLbits absolute 0x4001F2E8;

 typedef struct tagFMC_DATAW3S3MLBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW3S3MLBITS;
sfr volatile typeFMC_DATAW3S3MLBITS FMC_DATAW3S3MLbits absolute 0x4001F2F8;

 typedef struct tagFMC_DATAW3S0LMBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW3S0LMBITS;
sfr volatile typeFMC_DATAW3S0LMBITS FMC_DATAW3S0LMbits absolute 0x4001F2CC;

 typedef struct tagFMC_DATAW3S1LMBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW3S1LMBITS;
sfr volatile typeFMC_DATAW3S1LMBITS FMC_DATAW3S1LMbits absolute 0x4001F2DC;

 typedef struct tagFMC_DATAW3S2LMBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW3S2LMBITS;
sfr volatile typeFMC_DATAW3S2LMBITS FMC_DATAW3S2LMbits absolute 0x4001F2EC;

 typedef struct tagFMC_DATAW3S3LMBITS {
  union {
    struct {
      unsigned data : 32;
    };
  };
} typeFMC_DATAW3S3LMBITS;
sfr volatile typeFMC_DATAW3S3LMBITS FMC_DATAW3S3LMbits absolute 0x4001F2FC;

 typedef struct tagFTFA_FSTATBITS {
  union {
    struct {
      unsigned MGSTAT0 : 1;
      unsigned : 3;
      unsigned FPVIOL : 1;
      unsigned ACCERR : 1;
      unsigned RDCOLERR : 1;
      unsigned CCIF : 1;
    };
  };
} typeFTFA_FSTATBITS;
sfr volatile typeFTFA_FSTATBITS FTFA_FSTATbits absolute 0x40020000;

 typedef struct tagFTFA_FCNFGBITS {
  union {
    struct {
      unsigned : 4;
      unsigned ERSSUSP : 1;
      unsigned ERSAREQ : 1;
      unsigned RDCOLLIE : 1;
      unsigned CCIE : 1;
    };
  };
} typeFTFA_FCNFGBITS;
sfr volatile typeFTFA_FCNFGBITS FTFA_FCNFGbits absolute 0x40020001;

 typedef struct tagFTFA_FSECBITS {
  union {
    struct {
      unsigned SEC : 2;
      unsigned FSLACC : 2;
      unsigned MEEN : 2;
      unsigned KEYEN : 2;
    };
  };
} typeFTFA_FSECBITS;
sfr volatile typeFTFA_FSECBITS FTFA_FSECbits absolute 0x40020002;

 typedef struct tagFTFA_FOPTBITS {
  union {
    struct {
      unsigned OPT : 8;
    };
  };
} typeFTFA_FOPTBITS;
sfr volatile typeFTFA_FOPTBITS FTFA_FOPTbits absolute 0x40020003;

 typedef struct tagFTFA_FCCOB3BITS {
  union {
    struct {
      unsigned CCOBn : 8;
    };
  };
} typeFTFA_FCCOB3BITS;
sfr volatile typeFTFA_FCCOB3BITS FTFA_FCCOB3bits absolute 0x40020004;

 typedef struct tagFTFA_FCCOB2BITS {
  union {
    struct {
      unsigned CCOBn : 8;
    };
  };
} typeFTFA_FCCOB2BITS;
sfr volatile typeFTFA_FCCOB2BITS FTFA_FCCOB2bits absolute 0x40020005;

 typedef struct tagFTFA_FCCOB1BITS {
  union {
    struct {
      unsigned CCOBn : 8;
    };
  };
} typeFTFA_FCCOB1BITS;
sfr volatile typeFTFA_FCCOB1BITS FTFA_FCCOB1bits absolute 0x40020006;

 typedef struct tagFTFA_FCCOB0BITS {
  union {
    struct {
      unsigned CCOBn : 8;
    };
  };
} typeFTFA_FCCOB0BITS;
sfr volatile typeFTFA_FCCOB0BITS FTFA_FCCOB0bits absolute 0x40020007;

 typedef struct tagFTFA_FCCOB7BITS {
  union {
    struct {
      unsigned CCOBn : 8;
    };
  };
} typeFTFA_FCCOB7BITS;
sfr volatile typeFTFA_FCCOB7BITS FTFA_FCCOB7bits absolute 0x40020008;

 typedef struct tagFTFA_FCCOB6BITS {
  union {
    struct {
      unsigned CCOBn : 8;
    };
  };
} typeFTFA_FCCOB6BITS;
sfr volatile typeFTFA_FCCOB6BITS FTFA_FCCOB6bits absolute 0x40020009;

 typedef struct tagFTFA_FCCOB5BITS {
  union {
    struct {
      unsigned CCOBn : 8;
    };
  };
} typeFTFA_FCCOB5BITS;
sfr volatile typeFTFA_FCCOB5BITS FTFA_FCCOB5bits absolute 0x4002000A;

 typedef struct tagFTFA_FCCOB4BITS {
  union {
    struct {
      unsigned CCOBn : 8;
    };
  };
} typeFTFA_FCCOB4BITS;
sfr volatile typeFTFA_FCCOB4BITS FTFA_FCCOB4bits absolute 0x4002000B;

 typedef struct tagFTFA_FCCOBBBITS {
  union {
    struct {
      unsigned CCOBn : 8;
    };
  };
} typeFTFA_FCCOBBBITS;
sfr volatile typeFTFA_FCCOBBBITS FTFA_FCCOBBbits absolute 0x4002000C;

 typedef struct tagFTFA_FCCOBABITS {
  union {
    struct {
      unsigned CCOBn : 8;
    };
  };
} typeFTFA_FCCOBABITS;
sfr volatile typeFTFA_FCCOBABITS FTFA_FCCOBAbits absolute 0x4002000D;

 typedef struct tagFTFA_FCCOB9BITS {
  union {
    struct {
      unsigned CCOBn : 8;
    };
  };
} typeFTFA_FCCOB9BITS;
sfr volatile typeFTFA_FCCOB9BITS FTFA_FCCOB9bits absolute 0x4002000E;

 typedef struct tagFTFA_FCCOB8BITS {
  union {
    struct {
      unsigned CCOBn : 8;
    };
  };
} typeFTFA_FCCOB8BITS;
sfr volatile typeFTFA_FCCOB8BITS FTFA_FCCOB8bits absolute 0x4002000F;

 typedef struct tagFTFA_FPROT3BITS {
  union {
    struct {
      unsigned PROT : 8;
    };
  };
} typeFTFA_FPROT3BITS;
sfr volatile typeFTFA_FPROT3BITS FTFA_FPROT3bits absolute 0x40020010;

 typedef struct tagFTFA_FPROT2BITS {
  union {
    struct {
      unsigned PROT : 8;
    };
  };
} typeFTFA_FPROT2BITS;
sfr volatile typeFTFA_FPROT2BITS FTFA_FPROT2bits absolute 0x40020011;

 typedef struct tagFTFA_FPROT1BITS {
  union {
    struct {
      unsigned PROT : 8;
    };
  };
} typeFTFA_FPROT1BITS;
sfr volatile typeFTFA_FPROT1BITS FTFA_FPROT1bits absolute 0x40020012;

 typedef struct tagFTFA_FPROT0BITS {
  union {
    struct {
      unsigned PROT : 8;
    };
  };
} typeFTFA_FPROT0BITS;
sfr volatile typeFTFA_FPROT0BITS FTFA_FPROT0bits absolute 0x40020013;

 typedef struct tagFTFA_XACCH3BITS {
  union {
    struct {
      unsigned XA : 8;
    };
  };
} typeFTFA_XACCH3BITS;
sfr volatile typeFTFA_XACCH3BITS FTFA_XACCH3bits absolute 0x40020018;

 typedef struct tagFTFA_XACCH2BITS {
  union {
    struct {
      unsigned XA : 8;
    };
  };
} typeFTFA_XACCH2BITS;
sfr volatile typeFTFA_XACCH2BITS FTFA_XACCH2bits absolute 0x40020019;

 typedef struct tagFTFA_XACCH1BITS {
  union {
    struct {
      unsigned XA : 8;
    };
  };
} typeFTFA_XACCH1BITS;
sfr volatile typeFTFA_XACCH1BITS FTFA_XACCH1bits absolute 0x4002001A;

 typedef struct tagFTFA_XACCH0BITS {
  union {
    struct {
      unsigned XA : 8;
    };
  };
} typeFTFA_XACCH0BITS;
sfr volatile typeFTFA_XACCH0BITS FTFA_XACCH0bits absolute 0x4002001B;

 typedef struct tagFTFA_XACCL3BITS {
  union {
    struct {
      unsigned XA : 8;
    };
  };
} typeFTFA_XACCL3BITS;
sfr volatile typeFTFA_XACCL3BITS FTFA_XACCL3bits absolute 0x4002001C;

 typedef struct tagFTFA_XACCL2BITS {
  union {
    struct {
      unsigned XA : 8;
    };
  };
} typeFTFA_XACCL2BITS;
sfr volatile typeFTFA_XACCL2BITS FTFA_XACCL2bits absolute 0x4002001D;

 typedef struct tagFTFA_XACCL1BITS {
  union {
    struct {
      unsigned XA : 8;
    };
  };
} typeFTFA_XACCL1BITS;
sfr volatile typeFTFA_XACCL1BITS FTFA_XACCL1bits absolute 0x4002001E;

 typedef struct tagFTFA_XACCL0BITS {
  union {
    struct {
      unsigned XA : 8;
    };
  };
} typeFTFA_XACCL0BITS;
sfr volatile typeFTFA_XACCL0BITS FTFA_XACCL0bits absolute 0x4002001F;

 typedef struct tagFTFA_SACCH3BITS {
  union {
    struct {
      unsigned SA : 8;
    };
  };
} typeFTFA_SACCH3BITS;
sfr volatile typeFTFA_SACCH3BITS FTFA_SACCH3bits absolute 0x40020020;

 typedef struct tagFTFA_SACCH2BITS {
  union {
    struct {
      unsigned SA : 8;
    };
  };
} typeFTFA_SACCH2BITS;
sfr volatile typeFTFA_SACCH2BITS FTFA_SACCH2bits absolute 0x40020021;

 typedef struct tagFTFA_SACCH1BITS {
  union {
    struct {
      unsigned SA : 8;
    };
  };
} typeFTFA_SACCH1BITS;
sfr volatile typeFTFA_SACCH1BITS FTFA_SACCH1bits absolute 0x40020022;

 typedef struct tagFTFA_SACCH0BITS {
  union {
    struct {
      unsigned SA : 8;
    };
  };
} typeFTFA_SACCH0BITS;
sfr volatile typeFTFA_SACCH0BITS FTFA_SACCH0bits absolute 0x40020023;

 typedef struct tagFTFA_SACCL3BITS {
  union {
    struct {
      unsigned SA : 8;
    };
  };
} typeFTFA_SACCL3BITS;
sfr volatile typeFTFA_SACCL3BITS FTFA_SACCL3bits absolute 0x40020024;

 typedef struct tagFTFA_SACCL2BITS {
  union {
    struct {
      unsigned SA : 8;
    };
  };
} typeFTFA_SACCL2BITS;
sfr volatile typeFTFA_SACCL2BITS FTFA_SACCL2bits absolute 0x40020025;

 typedef struct tagFTFA_SACCL1BITS {
  union {
    struct {
      unsigned SA : 8;
    };
  };
} typeFTFA_SACCL1BITS;
sfr volatile typeFTFA_SACCL1BITS FTFA_SACCL1bits absolute 0x40020026;

 typedef struct tagFTFA_SACCL0BITS {
  union {
    struct {
      unsigned SA : 8;
    };
  };
} typeFTFA_SACCL0BITS;
sfr volatile typeFTFA_SACCL0BITS FTFA_SACCL0bits absolute 0x40020027;

 typedef struct tagFTFA_FACSSBITS {
  union {
    struct {
      unsigned SGSIZE : 8;
    };
  };
} typeFTFA_FACSSBITS;
sfr volatile typeFTFA_FACSSBITS FTFA_FACSSbits absolute 0x40020028;

 typedef struct tagFTFA_FACSNBITS {
  union {
    struct {
      unsigned NUMSG : 8;
    };
  };
} typeFTFA_FACSNBITS;
sfr volatile typeFTFA_FACSNBITS FTFA_FACSNbits absolute 0x4002002B;

 typedef struct tagDMAMUX_CHCFG0BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG0BITS;
sfr volatile typeDMAMUX_CHCFG0BITS DMAMUX_CHCFG0bits absolute 0x40021000;

 typedef struct tagDMAMUX_CHCFG1BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG1BITS;
sfr volatile typeDMAMUX_CHCFG1BITS DMAMUX_CHCFG1bits absolute 0x40021001;

 typedef struct tagDMAMUX_CHCFG2BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG2BITS;
sfr volatile typeDMAMUX_CHCFG2BITS DMAMUX_CHCFG2bits absolute 0x40021002;

 typedef struct tagDMAMUX_CHCFG3BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG3BITS;
sfr volatile typeDMAMUX_CHCFG3BITS DMAMUX_CHCFG3bits absolute 0x40021003;

 typedef struct tagDMAMUX_CHCFG4BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG4BITS;
sfr volatile typeDMAMUX_CHCFG4BITS DMAMUX_CHCFG4bits absolute 0x40021004;

 typedef struct tagDMAMUX_CHCFG5BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG5BITS;
sfr volatile typeDMAMUX_CHCFG5BITS DMAMUX_CHCFG5bits absolute 0x40021005;

 typedef struct tagDMAMUX_CHCFG6BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG6BITS;
sfr volatile typeDMAMUX_CHCFG6BITS DMAMUX_CHCFG6bits absolute 0x40021006;

 typedef struct tagDMAMUX_CHCFG7BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG7BITS;
sfr volatile typeDMAMUX_CHCFG7BITS DMAMUX_CHCFG7bits absolute 0x40021007;

 typedef struct tagDMAMUX_CHCFG8BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG8BITS;
sfr volatile typeDMAMUX_CHCFG8BITS DMAMUX_CHCFG8bits absolute 0x40021008;

 typedef struct tagDMAMUX_CHCFG9BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG9BITS;
sfr volatile typeDMAMUX_CHCFG9BITS DMAMUX_CHCFG9bits absolute 0x40021009;

 typedef struct tagDMAMUX_CHCFG10BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG10BITS;
sfr volatile typeDMAMUX_CHCFG10BITS DMAMUX_CHCFG10bits absolute 0x4002100A;

 typedef struct tagDMAMUX_CHCFG11BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG11BITS;
sfr volatile typeDMAMUX_CHCFG11BITS DMAMUX_CHCFG11bits absolute 0x4002100B;

 typedef struct tagDMAMUX_CHCFG12BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG12BITS;
sfr volatile typeDMAMUX_CHCFG12BITS DMAMUX_CHCFG12bits absolute 0x4002100C;

 typedef struct tagDMAMUX_CHCFG13BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG13BITS;
sfr volatile typeDMAMUX_CHCFG13BITS DMAMUX_CHCFG13bits absolute 0x4002100D;

 typedef struct tagDMAMUX_CHCFG14BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG14BITS;
sfr volatile typeDMAMUX_CHCFG14BITS DMAMUX_CHCFG14bits absolute 0x4002100E;

 typedef struct tagDMAMUX_CHCFG15BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG15BITS;
sfr volatile typeDMAMUX_CHCFG15BITS DMAMUX_CHCFG15bits absolute 0x4002100F;

 typedef struct tagDMAMUX_CHCFG16BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG16BITS;
sfr volatile typeDMAMUX_CHCFG16BITS DMAMUX_CHCFG16bits absolute 0x40021010;

 typedef struct tagDMAMUX_CHCFG17BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG17BITS;
sfr volatile typeDMAMUX_CHCFG17BITS DMAMUX_CHCFG17bits absolute 0x40021011;

 typedef struct tagDMAMUX_CHCFG18BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG18BITS;
sfr volatile typeDMAMUX_CHCFG18BITS DMAMUX_CHCFG18bits absolute 0x40021012;

 typedef struct tagDMAMUX_CHCFG19BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG19BITS;
sfr volatile typeDMAMUX_CHCFG19BITS DMAMUX_CHCFG19bits absolute 0x40021013;

 typedef struct tagDMAMUX_CHCFG20BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG20BITS;
sfr volatile typeDMAMUX_CHCFG20BITS DMAMUX_CHCFG20bits absolute 0x40021014;

 typedef struct tagDMAMUX_CHCFG21BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG21BITS;
sfr volatile typeDMAMUX_CHCFG21BITS DMAMUX_CHCFG21bits absolute 0x40021015;

 typedef struct tagDMAMUX_CHCFG22BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG22BITS;
sfr volatile typeDMAMUX_CHCFG22BITS DMAMUX_CHCFG22bits absolute 0x40021016;

 typedef struct tagDMAMUX_CHCFG23BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG23BITS;
sfr volatile typeDMAMUX_CHCFG23BITS DMAMUX_CHCFG23bits absolute 0x40021017;

 typedef struct tagDMAMUX_CHCFG24BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG24BITS;
sfr volatile typeDMAMUX_CHCFG24BITS DMAMUX_CHCFG24bits absolute 0x40021018;

 typedef struct tagDMAMUX_CHCFG25BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG25BITS;
sfr volatile typeDMAMUX_CHCFG25BITS DMAMUX_CHCFG25bits absolute 0x40021019;

 typedef struct tagDMAMUX_CHCFG26BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG26BITS;
sfr volatile typeDMAMUX_CHCFG26BITS DMAMUX_CHCFG26bits absolute 0x4002101A;

 typedef struct tagDMAMUX_CHCFG27BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG27BITS;
sfr volatile typeDMAMUX_CHCFG27BITS DMAMUX_CHCFG27bits absolute 0x4002101B;

 typedef struct tagDMAMUX_CHCFG28BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG28BITS;
sfr volatile typeDMAMUX_CHCFG28BITS DMAMUX_CHCFG28bits absolute 0x4002101C;

 typedef struct tagDMAMUX_CHCFG29BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG29BITS;
sfr volatile typeDMAMUX_CHCFG29BITS DMAMUX_CHCFG29bits absolute 0x4002101D;

 typedef struct tagDMAMUX_CHCFG30BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG30BITS;
sfr volatile typeDMAMUX_CHCFG30BITS DMAMUX_CHCFG30bits absolute 0x4002101E;

 typedef struct tagDMAMUX_CHCFG31BITS {
  union {
    struct {
      unsigned SOURCE : 6;
      unsigned TRIG : 1;
      unsigned ENBL : 1;
    };
  };
} typeDMAMUX_CHCFG31BITS;
sfr volatile typeDMAMUX_CHCFG31BITS DMAMUX_CHCFG31bits absolute 0x4002101F;

 typedef struct tagSPI0_MCRBITS {
  union {
    struct {
      unsigned HALT : 1;
      unsigned : 7;
      unsigned SMPL_PT : 2;
      unsigned CLR_RXF : 1;
      unsigned CLR_TXF : 1;
      unsigned DIS_RXF : 1;
      unsigned DIS_TXF : 1;
      unsigned MDIS : 1;
      unsigned DOZE : 1;
      unsigned PCSIS : 6;
      unsigned : 2;
      unsigned ROOE : 1;
      unsigned PCSSE : 1;
      unsigned MTFE : 1;
      unsigned FRZ : 1;
      unsigned DCONF : 2;
      unsigned CONT_SCKE : 1;
      unsigned MSTR : 1;
    };
  };
} typeSPI0_MCRBITS;
sfr volatile typeSPI0_MCRBITS SPI0_MCRbits absolute 0x4002C000;

 typedef struct tagSPI0_TCRBITS {
  union {
    struct {
      unsigned : 16;
      unsigned SPI_TCNT : 16;
    };
  };
} typeSPI0_TCRBITS;
sfr volatile typeSPI0_TCRBITS SPI0_TCRbits absolute 0x4002C008;

 typedef struct tagSPI0_CTAR0BITS {
  union {
    struct {
      unsigned BR : 4;
      unsigned DT : 4;
      unsigned ASC : 4;
      unsigned CSSCK : 4;
      unsigned PBR : 2;
      unsigned PDT : 2;
      unsigned PASC : 2;
      unsigned PCSSCK : 2;
      unsigned LSBFE : 1;
      unsigned CPHA : 1;
      unsigned CPOL : 1;
      unsigned FMSZ : 4;
      unsigned DBR : 1;
    };
  };
} typeSPI0_CTAR0BITS;
sfr volatile typeSPI0_CTAR0BITS SPI0_CTAR0bits absolute 0x4002C00C;

 typedef struct tagSPI0_CTAR1BITS {
  union {
    struct {
      unsigned BR : 4;
      unsigned DT : 4;
      unsigned ASC : 4;
      unsigned CSSCK : 4;
      unsigned PBR : 2;
      unsigned PDT : 2;
      unsigned PASC : 2;
      unsigned PCSSCK : 2;
      unsigned LSBFE : 1;
      unsigned CPHA : 1;
      unsigned CPOL : 1;
      unsigned FMSZ : 4;
      unsigned DBR : 1;
    };
  };
} typeSPI0_CTAR1BITS;
sfr volatile typeSPI0_CTAR1BITS SPI0_CTAR1bits absolute 0x4002C010;

 typedef struct tagSPI0_CTAR_SLAVEBITS {
  union {
    struct {
      unsigned : 25;
      unsigned CPHA : 1;
      unsigned CPOL : 1;
      unsigned FMSZ : 4;
      unsigned : 1;
    };
  };
} typeSPI0_CTAR_SLAVEBITS;
sfr volatile typeSPI0_CTAR_SLAVEBITS SPI0_CTAR_SLAVEbits absolute 0x4002C00C;

 typedef struct tagSPI0_SRBITS {
  union {
    struct {
      unsigned POPNXTPTR : 4;
      unsigned RXCTR : 4;
      unsigned TXNXTPTR : 4;
      unsigned TXCTR : 4;
      unsigned : 1;
      unsigned RFDF : 1;
      unsigned : 1;
      unsigned RFOF : 1;
      unsigned : 5;
      unsigned TFFF : 1;
      unsigned : 1;
      unsigned TFUF : 1;
      unsigned EOQF : 1;
      unsigned : 1;
      unsigned TXRXS : 1;
      unsigned TCF : 1;
    };
  };
} typeSPI0_SRBITS;
sfr volatile typeSPI0_SRBITS SPI0_SRbits absolute 0x4002C02C;

 typedef struct tagSPI0_RSERBITS {
  union {
    struct {
      unsigned : 16;
      unsigned RFDF_DIRS : 1;
      unsigned RFDF_RE : 1;
      unsigned : 1;
      unsigned RFOF_RE : 1;
      unsigned : 4;
      unsigned TFFF_DIRS : 1;
      unsigned TFFF_RE : 1;
      unsigned : 1;
      unsigned TFUF_RE : 1;
      unsigned EOQF_RE : 1;
      unsigned : 2;
      unsigned TCF_RE : 1;
    };
  };
} typeSPI0_RSERBITS;
sfr volatile typeSPI0_RSERBITS SPI0_RSERbits absolute 0x4002C030;

 typedef struct tagSPI0_PUSHRBITS {
  union {
    struct {
      unsigned TXDATA : 16;
      unsigned PCS : 6;
      unsigned : 4;
      unsigned CTCNT : 1;
      unsigned EOQ : 1;
      unsigned CTAS : 3;
      unsigned CONT : 1;
    };
  };
} typeSPI0_PUSHRBITS;
sfr volatile typeSPI0_PUSHRBITS SPI0_PUSHRbits absolute 0x4002C034;

 typedef struct tagSPI0_PUSHR_SLAVEBITS {
  union {
    struct {
      unsigned TXDATA : 16;
      unsigned : 16;
    };
  };
} typeSPI0_PUSHR_SLAVEBITS;
sfr volatile typeSPI0_PUSHR_SLAVEBITS SPI0_PUSHR_SLAVEbits absolute 0x4002C034;

 typedef struct tagSPI0_POPRBITS {
  union {
    struct {
      unsigned RXDATA : 32;
    };
  };
} typeSPI0_POPRBITS;
sfr volatile typeSPI0_POPRBITS SPI0_POPRbits absolute 0x4002C038;

 typedef struct tagSPI0_TXFR0BITS {
  union {
    struct {
      unsigned TXDATA : 16;
      unsigned TXCMD_TXDATA : 16;
    };
  };
} typeSPI0_TXFR0BITS;
sfr volatile typeSPI0_TXFR0BITS SPI0_TXFR0bits absolute 0x4002C03C;

 typedef struct tagSPI0_TXFR1BITS {
  union {
    struct {
      unsigned TXDATA : 16;
      unsigned TXCMD_TXDATA : 16;
    };
  };
} typeSPI0_TXFR1BITS;
sfr volatile typeSPI0_TXFR1BITS SPI0_TXFR1bits absolute 0x4002C040;

 typedef struct tagSPI0_TXFR2BITS {
  union {
    struct {
      unsigned TXDATA : 16;
      unsigned TXCMD_TXDATA : 16;
    };
  };
} typeSPI0_TXFR2BITS;
sfr volatile typeSPI0_TXFR2BITS SPI0_TXFR2bits absolute 0x4002C044;

 typedef struct tagSPI0_TXFR3BITS {
  union {
    struct {
      unsigned TXDATA : 16;
      unsigned TXCMD_TXDATA : 16;
    };
  };
} typeSPI0_TXFR3BITS;
sfr volatile typeSPI0_TXFR3BITS SPI0_TXFR3bits absolute 0x4002C048;

 typedef struct tagSPI0_RXFR0BITS {
  union {
    struct {
      unsigned RXDATA : 32;
    };
  };
} typeSPI0_RXFR0BITS;
sfr volatile typeSPI0_RXFR0BITS SPI0_RXFR0bits absolute 0x4002C07C;

 typedef struct tagSPI0_RXFR1BITS {
  union {
    struct {
      unsigned RXDATA : 32;
    };
  };
} typeSPI0_RXFR1BITS;
sfr volatile typeSPI0_RXFR1BITS SPI0_RXFR1bits absolute 0x4002C080;

 typedef struct tagSPI0_RXFR2BITS {
  union {
    struct {
      unsigned RXDATA : 32;
    };
  };
} typeSPI0_RXFR2BITS;
sfr volatile typeSPI0_RXFR2BITS SPI0_RXFR2bits absolute 0x4002C084;

 typedef struct tagSPI0_RXFR3BITS {
  union {
    struct {
      unsigned RXDATA : 32;
    };
  };
} typeSPI0_RXFR3BITS;
sfr volatile typeSPI0_RXFR3BITS SPI0_RXFR3bits absolute 0x4002C088;

 typedef struct tagSPI1_MCRBITS {
  union {
    struct {
      unsigned HALT : 1;
      unsigned : 7;
      unsigned SMPL_PT : 2;
      unsigned CLR_RXF : 1;
      unsigned CLR_TXF : 1;
      unsigned DIS_RXF : 1;
      unsigned DIS_TXF : 1;
      unsigned MDIS : 1;
      unsigned DOZE : 1;
      unsigned PCSIS : 6;
      unsigned : 2;
      unsigned ROOE : 1;
      unsigned PCSSE : 1;
      unsigned MTFE : 1;
      unsigned FRZ : 1;
      unsigned DCONF : 2;
      unsigned CONT_SCKE : 1;
      unsigned MSTR : 1;
    };
  };
} typeSPI1_MCRBITS;
sfr volatile typeSPI1_MCRBITS SPI1_MCRbits absolute 0x4002D000;

 typedef struct tagSPI1_TCRBITS {
  union {
    struct {
      unsigned : 16;
      unsigned SPI_TCNT : 16;
    };
  };
} typeSPI1_TCRBITS;
sfr volatile typeSPI1_TCRBITS SPI1_TCRbits absolute 0x4002D008;

 typedef struct tagSPI1_CTAR0BITS {
  union {
    struct {
      unsigned BR : 4;
      unsigned DT : 4;
      unsigned ASC : 4;
      unsigned CSSCK : 4;
      unsigned PBR : 2;
      unsigned PDT : 2;
      unsigned PASC : 2;
      unsigned PCSSCK : 2;
      unsigned LSBFE : 1;
      unsigned CPHA : 1;
      unsigned CPOL : 1;
      unsigned FMSZ : 4;
      unsigned DBR : 1;
    };
  };
} typeSPI1_CTAR0BITS;
sfr volatile typeSPI1_CTAR0BITS SPI1_CTAR0bits absolute 0x4002D00C;

 typedef struct tagSPI1_CTAR1BITS {
  union {
    struct {
      unsigned BR : 4;
      unsigned DT : 4;
      unsigned ASC : 4;
      unsigned CSSCK : 4;
      unsigned PBR : 2;
      unsigned PDT : 2;
      unsigned PASC : 2;
      unsigned PCSSCK : 2;
      unsigned LSBFE : 1;
      unsigned CPHA : 1;
      unsigned CPOL : 1;
      unsigned FMSZ : 4;
      unsigned DBR : 1;
    };
  };
} typeSPI1_CTAR1BITS;
sfr volatile typeSPI1_CTAR1BITS SPI1_CTAR1bits absolute 0x4002D010;

 typedef struct tagSPI1_CTAR_SLAVEBITS {
  union {
    struct {
      unsigned : 25;
      unsigned CPHA : 1;
      unsigned CPOL : 1;
      unsigned FMSZ : 4;
      unsigned : 1;
    };
  };
} typeSPI1_CTAR_SLAVEBITS;
sfr volatile typeSPI1_CTAR_SLAVEBITS SPI1_CTAR_SLAVEbits absolute 0x4002D00C;

 typedef struct tagSPI1_SRBITS {
  union {
    struct {
      unsigned POPNXTPTR : 4;
      unsigned RXCTR : 4;
      unsigned TXNXTPTR : 4;
      unsigned TXCTR : 4;
      unsigned : 1;
      unsigned RFDF : 1;
      unsigned : 1;
      unsigned RFOF : 1;
      unsigned : 5;
      unsigned TFFF : 1;
      unsigned : 1;
      unsigned TFUF : 1;
      unsigned EOQF : 1;
      unsigned : 1;
      unsigned TXRXS : 1;
      unsigned TCF : 1;
    };
  };
} typeSPI1_SRBITS;
sfr volatile typeSPI1_SRBITS SPI1_SRbits absolute 0x4002D02C;

 typedef struct tagSPI1_RSERBITS {
  union {
    struct {
      unsigned : 16;
      unsigned RFDF_DIRS : 1;
      unsigned RFDF_RE : 1;
      unsigned : 1;
      unsigned RFOF_RE : 1;
      unsigned : 4;
      unsigned TFFF_DIRS : 1;
      unsigned TFFF_RE : 1;
      unsigned : 1;
      unsigned TFUF_RE : 1;
      unsigned EOQF_RE : 1;
      unsigned : 2;
      unsigned TCF_RE : 1;
    };
  };
} typeSPI1_RSERBITS;
sfr volatile typeSPI1_RSERBITS SPI1_RSERbits absolute 0x4002D030;

 typedef struct tagSPI1_PUSHRBITS {
  union {
    struct {
      unsigned TXDATA : 16;
      unsigned PCS : 6;
      unsigned : 4;
      unsigned CTCNT : 1;
      unsigned EOQ : 1;
      unsigned CTAS : 3;
      unsigned CONT : 1;
    };
  };
} typeSPI1_PUSHRBITS;
sfr volatile typeSPI1_PUSHRBITS SPI1_PUSHRbits absolute 0x4002D034;

 typedef struct tagSPI1_PUSHR_SLAVEBITS {
  union {
    struct {
      unsigned TXDATA : 16;
      unsigned : 16;
    };
  };
} typeSPI1_PUSHR_SLAVEBITS;
sfr volatile typeSPI1_PUSHR_SLAVEBITS SPI1_PUSHR_SLAVEbits absolute 0x4002D034;

 typedef struct tagSPI1_POPRBITS {
  union {
    struct {
      unsigned RXDATA : 32;
    };
  };
} typeSPI1_POPRBITS;
sfr volatile typeSPI1_POPRBITS SPI1_POPRbits absolute 0x4002D038;

 typedef struct tagSPI1_TXFR0BITS {
  union {
    struct {
      unsigned TXDATA : 16;
      unsigned TXCMD_TXDATA : 16;
    };
  };
} typeSPI1_TXFR0BITS;
sfr volatile typeSPI1_TXFR0BITS SPI1_TXFR0bits absolute 0x4002D03C;

 typedef struct tagSPI1_TXFR1BITS {
  union {
    struct {
      unsigned TXDATA : 16;
      unsigned TXCMD_TXDATA : 16;
    };
  };
} typeSPI1_TXFR1BITS;
sfr volatile typeSPI1_TXFR1BITS SPI1_TXFR1bits absolute 0x4002D040;

 typedef struct tagSPI1_TXFR2BITS {
  union {
    struct {
      unsigned TXDATA : 16;
      unsigned TXCMD_TXDATA : 16;
    };
  };
} typeSPI1_TXFR2BITS;
sfr volatile typeSPI1_TXFR2BITS SPI1_TXFR2bits absolute 0x4002D044;

 typedef struct tagSPI1_TXFR3BITS {
  union {
    struct {
      unsigned TXDATA : 16;
      unsigned TXCMD_TXDATA : 16;
    };
  };
} typeSPI1_TXFR3BITS;
sfr volatile typeSPI1_TXFR3BITS SPI1_TXFR3bits absolute 0x4002D048;

 typedef struct tagSPI1_RXFR0BITS {
  union {
    struct {
      unsigned RXDATA : 32;
    };
  };
} typeSPI1_RXFR0BITS;
sfr volatile typeSPI1_RXFR0BITS SPI1_RXFR0bits absolute 0x4002D07C;

 typedef struct tagSPI1_RXFR1BITS {
  union {
    struct {
      unsigned RXDATA : 32;
    };
  };
} typeSPI1_RXFR1BITS;
sfr volatile typeSPI1_RXFR1BITS SPI1_RXFR1bits absolute 0x4002D080;

 typedef struct tagSPI1_RXFR2BITS {
  union {
    struct {
      unsigned RXDATA : 32;
    };
  };
} typeSPI1_RXFR2BITS;
sfr volatile typeSPI1_RXFR2BITS SPI1_RXFR2bits absolute 0x4002D084;

 typedef struct tagSPI1_RXFR3BITS {
  union {
    struct {
      unsigned RXDATA : 32;
    };
  };
} typeSPI1_RXFR3BITS;
sfr volatile typeSPI1_RXFR3BITS SPI1_RXFR3bits absolute 0x4002D088;

 typedef struct tagSPI2_MCRBITS {
  union {
    struct {
      unsigned HALT : 1;
      unsigned : 7;
      unsigned SMPL_PT : 2;
      unsigned CLR_RXF : 1;
      unsigned CLR_TXF : 1;
      unsigned DIS_RXF : 1;
      unsigned DIS_TXF : 1;
      unsigned MDIS : 1;
      unsigned DOZE : 1;
      unsigned PCSIS : 6;
      unsigned : 2;
      unsigned ROOE : 1;
      unsigned PCSSE : 1;
      unsigned MTFE : 1;
      unsigned FRZ : 1;
      unsigned DCONF : 2;
      unsigned CONT_SCKE : 1;
      unsigned MSTR : 1;
    };
  };
} typeSPI2_MCRBITS;
sfr volatile typeSPI2_MCRBITS SPI2_MCRbits absolute 0x400AC000;

 typedef struct tagSPI2_TCRBITS {
  union {
    struct {
      unsigned : 16;
      unsigned SPI_TCNT : 16;
    };
  };
} typeSPI2_TCRBITS;
sfr volatile typeSPI2_TCRBITS SPI2_TCRbits absolute 0x400AC008;

 typedef struct tagSPI2_CTAR0BITS {
  union {
    struct {
      unsigned BR : 4;
      unsigned DT : 4;
      unsigned ASC : 4;
      unsigned CSSCK : 4;
      unsigned PBR : 2;
      unsigned PDT : 2;
      unsigned PASC : 2;
      unsigned PCSSCK : 2;
      unsigned LSBFE : 1;
      unsigned CPHA : 1;
      unsigned CPOL : 1;
      unsigned FMSZ : 4;
      unsigned DBR : 1;
    };
  };
} typeSPI2_CTAR0BITS;
sfr volatile typeSPI2_CTAR0BITS SPI2_CTAR0bits absolute 0x400AC00C;

 typedef struct tagSPI2_CTAR1BITS {
  union {
    struct {
      unsigned BR : 4;
      unsigned DT : 4;
      unsigned ASC : 4;
      unsigned CSSCK : 4;
      unsigned PBR : 2;
      unsigned PDT : 2;
      unsigned PASC : 2;
      unsigned PCSSCK : 2;
      unsigned LSBFE : 1;
      unsigned CPHA : 1;
      unsigned CPOL : 1;
      unsigned FMSZ : 4;
      unsigned DBR : 1;
    };
  };
} typeSPI2_CTAR1BITS;
sfr volatile typeSPI2_CTAR1BITS SPI2_CTAR1bits absolute 0x400AC010;

 typedef struct tagSPI2_CTAR_SLAVEBITS {
  union {
    struct {
      unsigned : 25;
      unsigned CPHA : 1;
      unsigned CPOL : 1;
      unsigned FMSZ : 4;
      unsigned : 1;
    };
  };
} typeSPI2_CTAR_SLAVEBITS;
sfr volatile typeSPI2_CTAR_SLAVEBITS SPI2_CTAR_SLAVEbits absolute 0x400AC00C;

 typedef struct tagSPI2_SRBITS {
  union {
    struct {
      unsigned POPNXTPTR : 4;
      unsigned RXCTR : 4;
      unsigned TXNXTPTR : 4;
      unsigned TXCTR : 4;
      unsigned : 1;
      unsigned RFDF : 1;
      unsigned : 1;
      unsigned RFOF : 1;
      unsigned : 5;
      unsigned TFFF : 1;
      unsigned : 1;
      unsigned TFUF : 1;
      unsigned EOQF : 1;
      unsigned : 1;
      unsigned TXRXS : 1;
      unsigned TCF : 1;
    };
  };
} typeSPI2_SRBITS;
sfr volatile typeSPI2_SRBITS SPI2_SRbits absolute 0x400AC02C;

 typedef struct tagSPI2_RSERBITS {
  union {
    struct {
      unsigned : 16;
      unsigned RFDF_DIRS : 1;
      unsigned RFDF_RE : 1;
      unsigned : 1;
      unsigned RFOF_RE : 1;
      unsigned : 4;
      unsigned TFFF_DIRS : 1;
      unsigned TFFF_RE : 1;
      unsigned : 1;
      unsigned TFUF_RE : 1;
      unsigned EOQF_RE : 1;
      unsigned : 2;
      unsigned TCF_RE : 1;
    };
  };
} typeSPI2_RSERBITS;
sfr volatile typeSPI2_RSERBITS SPI2_RSERbits absolute 0x400AC030;

 typedef struct tagSPI2_PUSHRBITS {
  union {
    struct {
      unsigned TXDATA : 16;
      unsigned PCS : 6;
      unsigned : 4;
      unsigned CTCNT : 1;
      unsigned EOQ : 1;
      unsigned CTAS : 3;
      unsigned CONT : 1;
    };
  };
} typeSPI2_PUSHRBITS;
sfr volatile typeSPI2_PUSHRBITS SPI2_PUSHRbits absolute 0x400AC034;

 typedef struct tagSPI2_PUSHR_SLAVEBITS {
  union {
    struct {
      unsigned TXDATA : 16;
      unsigned : 16;
    };
  };
} typeSPI2_PUSHR_SLAVEBITS;
sfr volatile typeSPI2_PUSHR_SLAVEBITS SPI2_PUSHR_SLAVEbits absolute 0x400AC034;

 typedef struct tagSPI2_POPRBITS {
  union {
    struct {
      unsigned RXDATA : 32;
    };
  };
} typeSPI2_POPRBITS;
sfr volatile typeSPI2_POPRBITS SPI2_POPRbits absolute 0x400AC038;

 typedef struct tagSPI2_TXFR0BITS {
  union {
    struct {
      unsigned TXDATA : 16;
      unsigned TXCMD_TXDATA : 16;
    };
  };
} typeSPI2_TXFR0BITS;
sfr volatile typeSPI2_TXFR0BITS SPI2_TXFR0bits absolute 0x400AC03C;

 typedef struct tagSPI2_TXFR1BITS {
  union {
    struct {
      unsigned TXDATA : 16;
      unsigned TXCMD_TXDATA : 16;
    };
  };
} typeSPI2_TXFR1BITS;
sfr volatile typeSPI2_TXFR1BITS SPI2_TXFR1bits absolute 0x400AC040;

 typedef struct tagSPI2_TXFR2BITS {
  union {
    struct {
      unsigned TXDATA : 16;
      unsigned TXCMD_TXDATA : 16;
    };
  };
} typeSPI2_TXFR2BITS;
sfr volatile typeSPI2_TXFR2BITS SPI2_TXFR2bits absolute 0x400AC044;

 typedef struct tagSPI2_TXFR3BITS {
  union {
    struct {
      unsigned TXDATA : 16;
      unsigned TXCMD_TXDATA : 16;
    };
  };
} typeSPI2_TXFR3BITS;
sfr volatile typeSPI2_TXFR3BITS SPI2_TXFR3bits absolute 0x400AC048;

 typedef struct tagSPI2_RXFR0BITS {
  union {
    struct {
      unsigned RXDATA : 32;
    };
  };
} typeSPI2_RXFR0BITS;
sfr volatile typeSPI2_RXFR0BITS SPI2_RXFR0bits absolute 0x400AC07C;

 typedef struct tagSPI2_RXFR1BITS {
  union {
    struct {
      unsigned RXDATA : 32;
    };
  };
} typeSPI2_RXFR1BITS;
sfr volatile typeSPI2_RXFR1BITS SPI2_RXFR1bits absolute 0x400AC080;

 typedef struct tagSPI2_RXFR2BITS {
  union {
    struct {
      unsigned RXDATA : 32;
    };
  };
} typeSPI2_RXFR2BITS;
sfr volatile typeSPI2_RXFR2BITS SPI2_RXFR2bits absolute 0x400AC084;

 typedef struct tagSPI2_RXFR3BITS {
  union {
    struct {
      unsigned RXDATA : 32;
    };
  };
} typeSPI2_RXFR3BITS;
sfr volatile typeSPI2_RXFR3BITS SPI2_RXFR3bits absolute 0x400AC088;

 typedef struct tagI2S0_TCSRBITS {
  union {
    struct {
      unsigned FRDE : 1;
      unsigned FWDE : 1;
      unsigned : 6;
      unsigned FRIE : 1;
      unsigned FWIE : 1;
      unsigned FEIE : 1;
      unsigned SEIE : 1;
      unsigned WSIE : 1;
      unsigned : 3;
      unsigned FRF : 1;
      unsigned FWF : 1;
      unsigned FEF : 1;
      unsigned SEF : 1;
      unsigned WSF : 1;
      unsigned : 3;
      unsigned SR : 1;
      unsigned FR : 1;
      unsigned : 2;
      unsigned BCE : 1;
      unsigned DBGE : 1;
      unsigned STOPE : 1;
      unsigned TE : 1;
    };
  };
} typeI2S0_TCSRBITS;
sfr volatile typeI2S0_TCSRBITS I2S0_TCSRbits absolute 0x4002F000;

 typedef struct tagI2S0_TCR1BITS {
  union {
    struct {
      unsigned TFW : 3;
      unsigned : 29;
    };
  };
} typeI2S0_TCR1BITS;
sfr volatile typeI2S0_TCR1BITS I2S0_TCR1bits absolute 0x4002F004;

 typedef struct tagI2S0_TCR2BITS {
  union {
    struct {
      unsigned DIV : 8;
      unsigned : 16;
      unsigned BCD : 1;
      unsigned BCP : 1;
      unsigned MSEL : 2;
      unsigned BCI : 1;
      unsigned BCS : 1;
      unsigned SYNC : 2;
    };
  };
} typeI2S0_TCR2BITS;
sfr volatile typeI2S0_TCR2BITS I2S0_TCR2bits absolute 0x4002F008;

 typedef struct tagI2S0_TCR3BITS {
  union {
    struct {
      unsigned WDFL : 5;
      unsigned : 11;
      unsigned TCE : 2;
      unsigned : 6;
      unsigned CFR : 2;
      unsigned : 6;
    };
  };
} typeI2S0_TCR3BITS;
sfr volatile typeI2S0_TCR3BITS I2S0_TCR3bits absolute 0x4002F00C;

 typedef struct tagI2S0_TCR4BITS {
  union {
    struct {
      unsigned FSD : 1;
      unsigned FSP : 1;
      unsigned ONDEM : 1;
      unsigned FSE : 1;
      unsigned MF : 1;
      unsigned : 3;
      unsigned SYWD : 5;
      unsigned : 3;
      unsigned FRSZ : 5;
      unsigned : 3;
      unsigned FPACK : 2;
      unsigned FCOMB : 2;
      unsigned FCONT : 1;
      unsigned : 3;
    };
  };
} typeI2S0_TCR4BITS;
sfr volatile typeI2S0_TCR4BITS I2S0_TCR4bits absolute 0x4002F010;

 typedef struct tagI2S0_TCR5BITS {
  union {
    struct {
      unsigned : 8;
      unsigned FBT : 5;
      unsigned : 3;
      unsigned W0W : 5;
      unsigned : 3;
      unsigned WNW : 5;
      unsigned : 3;
    };
  };
} typeI2S0_TCR5BITS;
sfr volatile typeI2S0_TCR5BITS I2S0_TCR5bits absolute 0x4002F014;

 typedef struct tagI2S0_TDR0BITS {
  union {
    struct {
      unsigned TDR : 32;
    };
  };
} typeI2S0_TDR0BITS;
sfr volatile typeI2S0_TDR0BITS I2S0_TDR0bits absolute 0x4002F020;

 typedef struct tagI2S0_TDR1BITS {
  union {
    struct {
      unsigned TDR : 32;
    };
  };
} typeI2S0_TDR1BITS;
sfr volatile typeI2S0_TDR1BITS I2S0_TDR1bits absolute 0x4002F024;

 typedef struct tagI2S0_TFR0BITS {
  union {
    struct {
      unsigned RFP : 4;
      unsigned : 12;
      unsigned WFP : 4;
      unsigned : 11;
      unsigned WCP : 1;
    };
  };
} typeI2S0_TFR0BITS;
sfr volatile typeI2S0_TFR0BITS I2S0_TFR0bits absolute 0x4002F040;

 typedef struct tagI2S0_TFR1BITS {
  union {
    struct {
      unsigned RFP : 4;
      unsigned : 12;
      unsigned WFP : 4;
      unsigned : 11;
      unsigned WCP : 1;
    };
  };
} typeI2S0_TFR1BITS;
sfr volatile typeI2S0_TFR1BITS I2S0_TFR1bits absolute 0x4002F044;

 typedef struct tagI2S0_TMRBITS {
  union {
    struct {
      unsigned TWM : 32;
    };
  };
} typeI2S0_TMRBITS;
sfr volatile typeI2S0_TMRBITS I2S0_TMRbits absolute 0x4002F060;

 typedef struct tagI2S0_RCSRBITS {
  union {
    struct {
      unsigned FRDE : 1;
      unsigned FWDE : 1;
      unsigned : 6;
      unsigned FRIE : 1;
      unsigned FWIE : 1;
      unsigned FEIE : 1;
      unsigned SEIE : 1;
      unsigned WSIE : 1;
      unsigned : 3;
      unsigned FRF : 1;
      unsigned FWF : 1;
      unsigned FEF : 1;
      unsigned SEF : 1;
      unsigned WSF : 1;
      unsigned : 3;
      unsigned SR : 1;
      unsigned FR : 1;
      unsigned : 2;
      unsigned BCE : 1;
      unsigned DBGE : 1;
      unsigned STOPE : 1;
      unsigned RE : 1;
    };
  };
} typeI2S0_RCSRBITS;
sfr volatile typeI2S0_RCSRBITS I2S0_RCSRbits absolute 0x4002F080;

 typedef struct tagI2S0_RCR1BITS {
  union {
    struct {
      unsigned RFW : 3;
      unsigned : 29;
    };
  };
} typeI2S0_RCR1BITS;
sfr volatile typeI2S0_RCR1BITS I2S0_RCR1bits absolute 0x4002F084;

 typedef struct tagI2S0_RCR2BITS {
  union {
    struct {
      unsigned DIV : 8;
      unsigned : 16;
      unsigned BCD : 1;
      unsigned BCP : 1;
      unsigned MSEL : 2;
      unsigned BCI : 1;
      unsigned BCS : 1;
      unsigned SYNC : 2;
    };
  };
} typeI2S0_RCR2BITS;
sfr volatile typeI2S0_RCR2BITS I2S0_RCR2bits absolute 0x4002F088;

 typedef struct tagI2S0_RCR3BITS {
  union {
    struct {
      unsigned WDFL : 5;
      unsigned : 11;
      unsigned RCE : 2;
      unsigned : 6;
      unsigned CFR : 2;
      unsigned : 6;
    };
  };
} typeI2S0_RCR3BITS;
sfr volatile typeI2S0_RCR3BITS I2S0_RCR3bits absolute 0x4002F08C;

 typedef struct tagI2S0_RCR4BITS {
  union {
    struct {
      unsigned FSD : 1;
      unsigned FSP : 1;
      unsigned ONDEM : 1;
      unsigned FSE : 1;
      unsigned MF : 1;
      unsigned : 3;
      unsigned SYWD : 5;
      unsigned : 3;
      unsigned FRSZ : 5;
      unsigned : 3;
      unsigned FPACK : 2;
      unsigned FCOMB : 2;
      unsigned FCONT : 1;
      unsigned : 3;
    };
  };
} typeI2S0_RCR4BITS;
sfr volatile typeI2S0_RCR4BITS I2S0_RCR4bits absolute 0x4002F090;

 typedef struct tagI2S0_RCR5BITS {
  union {
    struct {
      unsigned : 8;
      unsigned FBT : 5;
      unsigned : 3;
      unsigned W0W : 5;
      unsigned : 3;
      unsigned WNW : 5;
      unsigned : 3;
    };
  };
} typeI2S0_RCR5BITS;
sfr volatile typeI2S0_RCR5BITS I2S0_RCR5bits absolute 0x4002F094;

 typedef struct tagI2S0_RDR0BITS {
  union {
    struct {
      unsigned RDR : 32;
    };
  };
} typeI2S0_RDR0BITS;
sfr volatile typeI2S0_RDR0BITS I2S0_RDR0bits absolute 0x4002F0A0;

 typedef struct tagI2S0_RDR1BITS {
  union {
    struct {
      unsigned RDR : 32;
    };
  };
} typeI2S0_RDR1BITS;
sfr volatile typeI2S0_RDR1BITS I2S0_RDR1bits absolute 0x4002F0A4;

 typedef struct tagI2S0_RFR0BITS {
  union {
    struct {
      unsigned RFP : 4;
      unsigned : 11;
      unsigned RCP : 1;
      unsigned WFP : 4;
      unsigned : 12;
    };
  };
} typeI2S0_RFR0BITS;
sfr volatile typeI2S0_RFR0BITS I2S0_RFR0bits absolute 0x4002F0C0;

 typedef struct tagI2S0_RFR1BITS {
  union {
    struct {
      unsigned RFP : 4;
      unsigned : 11;
      unsigned RCP : 1;
      unsigned WFP : 4;
      unsigned : 12;
    };
  };
} typeI2S0_RFR1BITS;
sfr volatile typeI2S0_RFR1BITS I2S0_RFR1bits absolute 0x4002F0C4;

 typedef struct tagI2S0_RMRBITS {
  union {
    struct {
      unsigned RWM : 32;
    };
  };
} typeI2S0_RMRBITS;
sfr volatile typeI2S0_RMRBITS I2S0_RMRbits absolute 0x4002F0E0;

 typedef struct tagI2S0_MCRBITS {
  union {
    struct {
      unsigned : 24;
      unsigned MICS : 2;
      unsigned : 4;
      unsigned MOE : 1;
      unsigned DUF : 1;
    };
  };
} typeI2S0_MCRBITS;
sfr volatile typeI2S0_MCRBITS I2S0_MCRbits absolute 0x4002F100;

 typedef struct tagI2S0_MDRBITS {
  union {
    struct {
      unsigned DIVIDE : 12;
      unsigned FRACT : 8;
      unsigned : 12;
    };
  };
} typeI2S0_MDRBITS;
sfr volatile typeI2S0_MDRBITS I2S0_MDRbits absolute 0x4002F104;

 typedef struct tagCRC_DATABITS {
  union {
    struct {
      unsigned LL : 8;
      unsigned LU : 8;
      unsigned HL : 8;
      unsigned HU : 8;
    };
  };
} typeCRC_DATABITS;
sfr volatile typeCRC_DATABITS CRC_DATAbits absolute 0x40032000;

 typedef struct tagCRC_DATALBITS {
  union {
    struct {
      unsigned DATAL : 16;
    };
  };
} typeCRC_DATALBITS;
sfr volatile typeCRC_DATALBITS CRC_DATALbits absolute 0x40032000;

 typedef struct tagCRC_DATALLBITS {
  union {
    struct {
      unsigned DATALL : 8;
    };
  };
} typeCRC_DATALLBITS;
sfr volatile typeCRC_DATALLBITS CRC_DATALLbits absolute 0x40032000;

 typedef struct tagCRC_DATALUBITS {
  union {
    struct {
      unsigned DATALU : 8;
    };
  };
} typeCRC_DATALUBITS;
sfr volatile typeCRC_DATALUBITS CRC_DATALUbits absolute 0x40032001;

 typedef struct tagCRC_DATAHBITS {
  union {
    struct {
      unsigned DATAH : 16;
    };
  };
} typeCRC_DATAHBITS;
sfr volatile typeCRC_DATAHBITS CRC_DATAHbits absolute 0x40032002;

 typedef struct tagCRC_DATAHLBITS {
  union {
    struct {
      unsigned DATAHL : 8;
    };
  };
} typeCRC_DATAHLBITS;
sfr volatile typeCRC_DATAHLBITS CRC_DATAHLbits absolute 0x40032002;

 typedef struct tagCRC_DATAHUBITS {
  union {
    struct {
      unsigned DATAHU : 8;
    };
  };
} typeCRC_DATAHUBITS;
sfr volatile typeCRC_DATAHUBITS CRC_DATAHUbits absolute 0x40032003;

 typedef struct tagCRC_GPOLYBITS {
  union {
    struct {
      unsigned LOW : 16;
      unsigned HIGH : 16;
    };
  };
} typeCRC_GPOLYBITS;
sfr volatile typeCRC_GPOLYBITS CRC_GPOLYbits absolute 0x40032004;

 typedef struct tagCRC_GPOLYLBITS {
  union {
    struct {
      unsigned GPOLYL : 16;
    };
  };
} typeCRC_GPOLYLBITS;
sfr volatile typeCRC_GPOLYLBITS CRC_GPOLYLbits absolute 0x40032004;

 typedef struct tagCRC_GPOLYLLBITS {
  union {
    struct {
      unsigned GPOLYLL : 8;
    };
  };
} typeCRC_GPOLYLLBITS;
sfr volatile typeCRC_GPOLYLLBITS CRC_GPOLYLLbits absolute 0x40032004;

 typedef struct tagCRC_GPOLYLUBITS {
  union {
    struct {
      unsigned GPOLYLU : 8;
    };
  };
} typeCRC_GPOLYLUBITS;
sfr volatile typeCRC_GPOLYLUBITS CRC_GPOLYLUbits absolute 0x40032005;

 typedef struct tagCRC_GPOLYHBITS {
  union {
    struct {
      unsigned GPOLYH : 16;
    };
  };
} typeCRC_GPOLYHBITS;
sfr volatile typeCRC_GPOLYHBITS CRC_GPOLYHbits absolute 0x40032006;

 typedef struct tagCRC_GPOLYHLBITS {
  union {
    struct {
      unsigned GPOLYHL : 8;
    };
  };
} typeCRC_GPOLYHLBITS;
sfr volatile typeCRC_GPOLYHLBITS CRC_GPOLYHLbits absolute 0x40032006;

 typedef struct tagCRC_GPOLYHUBITS {
  union {
    struct {
      unsigned GPOLYHU : 8;
    };
  };
} typeCRC_GPOLYHUBITS;
sfr volatile typeCRC_GPOLYHUBITS CRC_GPOLYHUbits absolute 0x40032007;

 typedef struct tagCRC_CTRLBITS {
  union {
    struct {
      unsigned : 24;
      unsigned TCRC : 1;
      unsigned WAS : 1;
      unsigned FXOR : 1;
      unsigned : 1;
      unsigned TOTR : 2;
      unsigned TOT : 2;
    };
  };
} typeCRC_CTRLBITS;
sfr volatile typeCRC_CTRLBITS CRC_CTRLbits absolute 0x40032008;

 typedef struct tagCRC_CTRLHUBITS {
  union {
    struct {
      unsigned TCRC : 1;
      unsigned WAS : 1;
      unsigned FXOR : 1;
      unsigned : 1;
      unsigned TOTR : 2;
      unsigned TOT : 2;
    };
  };
} typeCRC_CTRLHUBITS;
sfr volatile typeCRC_CTRLHUBITS CRC_CTRLHUbits absolute 0x4003200B;

 typedef struct tagUSBDCD_CONTROLBITS {
  union {
    struct {
      unsigned IACK : 1;
      unsigned : 7;
      unsigned IF_ : 1;
      unsigned : 7;
      unsigned IE : 1;
      unsigned BC12 : 1;
      unsigned : 6;
      unsigned START : 1;
      unsigned SR : 1;
      unsigned : 6;
    };
  };
} typeUSBDCD_CONTROLBITS;
sfr volatile typeUSBDCD_CONTROLBITS USBDCD_CONTROLbits absolute 0x40035000;

 typedef struct tagUSBDCD_CLOCKBITS {
  union {
    struct {
      unsigned CLOCK_UNIT : 1;
      unsigned : 1;
      unsigned CLOCK_SPEED : 10;
      unsigned : 20;
    };
  };
} typeUSBDCD_CLOCKBITS;
sfr volatile typeUSBDCD_CLOCKBITS USBDCD_CLOCKbits absolute 0x40035004;

 typedef struct tagUSBDCD_STATUSBITS {
  union {
    struct {
      unsigned : 16;
      unsigned SEQ_RES : 2;
      unsigned SEQ_STAT : 2;
      unsigned ERR_ : 1;
      unsigned TO_ : 1;
      unsigned ACTIVE : 1;
      unsigned : 9;
    };
  };
} typeUSBDCD_STATUSBITS;
sfr volatile typeUSBDCD_STATUSBITS USBDCD_STATUSbits absolute 0x40035008;

 typedef struct tagUSBDCD_SIGNAL_OVERRIDEBITS {
  union {
    struct {
      unsigned PS : 2;
      unsigned : 30;
    };
  };
} typeUSBDCD_SIGNAL_OVERRIDEBITS;
sfr volatile typeUSBDCD_SIGNAL_OVERRIDEBITS USBDCD_SIGNAL_OVERRIDEbits absolute 0x4003500C;

 typedef struct tagUSBDCD_TIMER0BITS {
  union {
    struct {
      unsigned TUNITCON : 12;
      unsigned : 4;
      unsigned TSEQ_INIT : 10;
      unsigned : 6;
    };
  };
} typeUSBDCD_TIMER0BITS;
sfr volatile typeUSBDCD_TIMER0BITS USBDCD_TIMER0bits absolute 0x40035010;

 typedef struct tagUSBDCD_TIMER1BITS {
  union {
    struct {
      unsigned TVDPSRC_ON : 10;
      unsigned : 6;
      unsigned TDCD_DBNC : 10;
      unsigned : 6;
    };
  };
} typeUSBDCD_TIMER1BITS;
sfr volatile typeUSBDCD_TIMER1BITS USBDCD_TIMER1bits absolute 0x40035014;

 typedef struct tagUSBDCD_TIMER2_BC11BITS {
  union {
    struct {
      unsigned CHECK_DM : 4;
      unsigned : 12;
      unsigned TVDPSRC_CON : 10;
      unsigned : 6;
    };
  };
} typeUSBDCD_TIMER2_BC11BITS;
sfr volatile typeUSBDCD_TIMER2_BC11BITS USBDCD_TIMER2_BC11bits absolute 0x40035018;

 typedef struct tagUSBDCD_TIMER2_BC12BITS {
  union {
    struct {
      unsigned TVDMSRC_ON : 10;
      unsigned : 6;
      unsigned TWAIT_AFTER_PRD : 10;
      unsigned : 6;
    };
  };
} typeUSBDCD_TIMER2_BC12BITS;
sfr volatile typeUSBDCD_TIMER2_BC12BITS USBDCD_TIMER2_BC12bits absolute 0x40035018;

 typedef struct tagPDB0_SCBITS {
  union {
    struct {
      unsigned LDOK : 1;
      unsigned CONT : 1;
      unsigned MULT : 2;
      unsigned : 1;
      unsigned PDBIE : 1;
      unsigned PDBIF : 1;
      unsigned PDBEN : 1;
      unsigned TRGSEL : 4;
      unsigned PRESCALER : 3;
      unsigned DMAEN : 1;
      unsigned SWTRIG : 1;
      unsigned PDBEIE : 1;
      unsigned LDMOD : 2;
      unsigned : 12;
    };
  };
} typePDB0_SCBITS;
sfr volatile typePDB0_SCBITS PDB0_SCbits absolute 0x40036000;

 typedef struct tagPDB0_MODBITS {
  union {
    struct {
      unsigned MOD : 16;
      unsigned : 16;
    };
  };
} typePDB0_MODBITS;
sfr volatile typePDB0_MODBITS PDB0_MODbits absolute 0x40036004;

 typedef struct tagPDB0_CNTBITS {
  union {
    struct {
      unsigned CNT : 16;
      unsigned : 16;
    };
  };
} typePDB0_CNTBITS;
sfr volatile typePDB0_CNTBITS PDB0_CNTbits absolute 0x40036008;

 typedef struct tagPDB0_IDLYBITS {
  union {
    struct {
      unsigned IDLY : 16;
      unsigned : 16;
    };
  };
} typePDB0_IDLYBITS;
sfr volatile typePDB0_IDLYBITS PDB0_IDLYbits absolute 0x4003600C;

 typedef struct tagPDB0_CHC1BITS {
  union {
    struct {
      unsigned EN : 8;
      unsigned TOS : 8;
      unsigned BB : 8;
      unsigned : 8;
    };
  };
} typePDB0_CHC1BITS;
sfr volatile typePDB0_CHC1BITS PDB0_CHC1bits absolute 0x40036010;

 typedef struct tagPDB0_CHSBITS {
  union {
    struct {
      unsigned ERR : 8;
      unsigned : 8;
      unsigned CF : 8;
      unsigned : 8;
    };
  };
} typePDB0_CHSBITS;
sfr volatile typePDB0_CHSBITS PDB0_CHSbits absolute 0x40036014;

 typedef struct tagPDB0_CHDLY0BITS {
  union {
    struct {
      unsigned DLY : 16;
      unsigned : 16;
    };
  };
} typePDB0_CHDLY0BITS;
sfr volatile typePDB0_CHDLY0BITS PDB0_CHDLY0bits absolute 0x40036018;

 typedef struct tagPDB0_CHDLY1BITS {
  union {
    struct {
      unsigned DLY : 16;
      unsigned : 16;
    };
  };
} typePDB0_CHDLY1BITS;
sfr volatile typePDB0_CHDLY1BITS PDB0_CHDLY1bits absolute 0x4003601C;

 typedef struct tagPDB0_DACINTCBITS {
  union {
    struct {
      unsigned TOE : 1;
      unsigned EXT : 1;
      unsigned : 30;
    };
  };
} typePDB0_DACINTCBITS;
sfr volatile typePDB0_DACINTCBITS PDB0_DACINTCbits absolute 0x40036150;

 typedef struct tagPDB0_DACINTBITS {
  union {
    struct {
      unsigned INT : 16;
      unsigned : 16;
    };
  };
} typePDB0_DACINTBITS;
sfr volatile typePDB0_DACINTBITS PDB0_DACINTbits absolute 0x40036154;

 typedef struct tagPDB0_POENBITS {
  union {
    struct {
      unsigned POEN : 8;
      unsigned : 24;
    };
  };
} typePDB0_POENBITS;
sfr volatile typePDB0_POENBITS PDB0_POENbits absolute 0x40036190;

 typedef struct tagPDB0_PO0DLYBITS {
  union {
    struct {
      unsigned DLY2 : 16;
      unsigned DLY1 : 16;
    };
  };
} typePDB0_PO0DLYBITS;
sfr volatile typePDB0_PO0DLYBITS PDB0_PO0DLYbits absolute 0x40036194;

 typedef struct tagPDB0_PO1DLYBITS {
  union {
    struct {
      unsigned DLY2 : 16;
      unsigned DLY1 : 16;
    };
  };
} typePDB0_PO1DLYBITS;
sfr volatile typePDB0_PO1DLYBITS PDB0_PO1DLYbits absolute 0x40036198;

 typedef struct tagPIT0_MCRBITS {
  union {
    struct {
      unsigned FRZ : 1;
      unsigned MDIS : 1;
      unsigned : 30;
    };
  };
} typePIT0_MCRBITS;
sfr volatile typePIT0_MCRBITS PIT0_MCRbits absolute 0x40037000;

 typedef struct tagPIT0_LDVAL0BITS {
  union {
    struct {
      unsigned TSV : 32;
    };
  };
} typePIT0_LDVAL0BITS;
sfr volatile typePIT0_LDVAL0BITS PIT0_LDVAL0bits absolute 0x40037100;

 typedef struct tagPIT0_LDVAL1BITS {
  union {
    struct {
      unsigned TSV : 32;
    };
  };
} typePIT0_LDVAL1BITS;
sfr volatile typePIT0_LDVAL1BITS PIT0_LDVAL1bits absolute 0x40037110;

 typedef struct tagPIT0_LDVAL2BITS {
  union {
    struct {
      unsigned TSV : 32;
    };
  };
} typePIT0_LDVAL2BITS;
sfr volatile typePIT0_LDVAL2BITS PIT0_LDVAL2bits absolute 0x40037120;

 typedef struct tagPIT0_LDVAL3BITS {
  union {
    struct {
      unsigned TSV : 32;
    };
  };
} typePIT0_LDVAL3BITS;
sfr volatile typePIT0_LDVAL3BITS PIT0_LDVAL3bits absolute 0x40037130;

 typedef struct tagPIT0_CVAL0BITS {
  union {
    struct {
      unsigned TVL : 32;
    };
  };
} typePIT0_CVAL0BITS;
sfr volatile typePIT0_CVAL0BITS PIT0_CVAL0bits absolute 0x40037104;

 typedef struct tagPIT0_CVAL1BITS {
  union {
    struct {
      unsigned TVL : 32;
    };
  };
} typePIT0_CVAL1BITS;
sfr volatile typePIT0_CVAL1BITS PIT0_CVAL1bits absolute 0x40037114;

 typedef struct tagPIT0_CVAL2BITS {
  union {
    struct {
      unsigned TVL : 32;
    };
  };
} typePIT0_CVAL2BITS;
sfr volatile typePIT0_CVAL2BITS PIT0_CVAL2bits absolute 0x40037124;

 typedef struct tagPIT0_CVAL3BITS {
  union {
    struct {
      unsigned TVL : 32;
    };
  };
} typePIT0_CVAL3BITS;
sfr volatile typePIT0_CVAL3BITS PIT0_CVAL3bits absolute 0x40037134;

 typedef struct tagPIT0_TCTRL0BITS {
  union {
    struct {
      unsigned TEN : 1;
      unsigned TIE : 1;
      unsigned CHN : 1;
      unsigned : 29;
    };
  };
} typePIT0_TCTRL0BITS;
sfr volatile typePIT0_TCTRL0BITS PIT0_TCTRL0bits absolute 0x40037108;

 typedef struct tagPIT0_TCTRL1BITS {
  union {
    struct {
      unsigned TEN : 1;
      unsigned TIE : 1;
      unsigned CHN : 1;
      unsigned : 29;
    };
  };
} typePIT0_TCTRL1BITS;
sfr volatile typePIT0_TCTRL1BITS PIT0_TCTRL1bits absolute 0x40037118;

 typedef struct tagPIT0_TCTRL2BITS {
  union {
    struct {
      unsigned TEN : 1;
      unsigned TIE : 1;
      unsigned CHN : 1;
      unsigned : 29;
    };
  };
} typePIT0_TCTRL2BITS;
sfr volatile typePIT0_TCTRL2BITS PIT0_TCTRL2bits absolute 0x40037128;

 typedef struct tagPIT0_TCTRL3BITS {
  union {
    struct {
      unsigned TEN : 1;
      unsigned TIE : 1;
      unsigned CHN : 1;
      unsigned : 29;
    };
  };
} typePIT0_TCTRL3BITS;
sfr volatile typePIT0_TCTRL3BITS PIT0_TCTRL3bits absolute 0x40037138;

 typedef struct tagPIT0_TFLG0BITS {
  union {
    struct {
      unsigned TIF : 1;
      unsigned : 31;
    };
  };
} typePIT0_TFLG0BITS;
sfr volatile typePIT0_TFLG0BITS PIT0_TFLG0bits absolute 0x4003710C;

 typedef struct tagPIT0_TFLG1BITS {
  union {
    struct {
      unsigned TIF : 1;
      unsigned : 31;
    };
  };
} typePIT0_TFLG1BITS;
sfr volatile typePIT0_TFLG1BITS PIT0_TFLG1bits absolute 0x4003711C;

 typedef struct tagPIT0_TFLG2BITS {
  union {
    struct {
      unsigned TIF : 1;
      unsigned : 31;
    };
  };
} typePIT0_TFLG2BITS;
sfr volatile typePIT0_TFLG2BITS PIT0_TFLG2bits absolute 0x4003712C;

 typedef struct tagPIT0_TFLG3BITS {
  union {
    struct {
      unsigned TIF : 1;
      unsigned : 31;
    };
  };
} typePIT0_TFLG3BITS;
sfr volatile typePIT0_TFLG3BITS PIT0_TFLG3bits absolute 0x4003713C;

 typedef struct tagFTM0_SCBITS {
  union {
    struct {
      unsigned PS : 3;
      unsigned CLKS : 2;
      unsigned CPWMS : 1;
      unsigned TOIE : 1;
      unsigned TOF : 1;
      unsigned : 24;
    };
  };
} typeFTM0_SCBITS;
sfr volatile typeFTM0_SCBITS FTM0_SCbits absolute 0x40038000;

 typedef struct tagFTM0_CNTBITS {
  union {
    struct {
      unsigned COUNT : 16;
      unsigned : 16;
    };
  };
} typeFTM0_CNTBITS;
sfr volatile typeFTM0_CNTBITS FTM0_CNTbits absolute 0x40038004;

 typedef struct tagFTM0_MODBITS {
  union {
    struct {
      unsigned MOD : 16;
      unsigned : 16;
    };
  };
} typeFTM0_MODBITS;
sfr volatile typeFTM0_MODBITS FTM0_MODbits absolute 0x40038008;

 typedef struct tagFTM0_C0SCBITS {
  union {
    struct {
      unsigned DMA_ : 1;
      unsigned ICRST : 1;
      unsigned ELSA : 1;
      unsigned ELSB : 1;
      unsigned MSA : 1;
      unsigned MSB : 1;
      unsigned CHIE : 1;
      unsigned CHF : 1;
      unsigned : 24;
    };
  };
} typeFTM0_C0SCBITS;
sfr volatile typeFTM0_C0SCBITS FTM0_C0SCbits absolute 0x4003800C;

 typedef struct tagFTM0_C1SCBITS {
  union {
    struct {
      unsigned DMA_ : 1;
      unsigned ICRST : 1;
      unsigned ELSA : 1;
      unsigned ELSB : 1;
      unsigned MSA : 1;
      unsigned MSB : 1;
      unsigned CHIE : 1;
      unsigned CHF : 1;
      unsigned : 24;
    };
  };
} typeFTM0_C1SCBITS;
sfr volatile typeFTM0_C1SCBITS FTM0_C1SCbits absolute 0x40038014;

 typedef struct tagFTM0_C2SCBITS {
  union {
    struct {
      unsigned DMA_ : 1;
      unsigned ICRST : 1;
      unsigned ELSA : 1;
      unsigned ELSB : 1;
      unsigned MSA : 1;
      unsigned MSB : 1;
      unsigned CHIE : 1;
      unsigned CHF : 1;
      unsigned : 24;
    };
  };
} typeFTM0_C2SCBITS;
sfr volatile typeFTM0_C2SCBITS FTM0_C2SCbits absolute 0x4003801C;

 typedef struct tagFTM0_C3SCBITS {
  union {
    struct {
      unsigned DMA_ : 1;
      unsigned ICRST : 1;
      unsigned ELSA : 1;
      unsigned ELSB : 1;
      unsigned MSA : 1;
      unsigned MSB : 1;
      unsigned CHIE : 1;
      unsigned CHF : 1;
      unsigned : 24;
    };
  };
} typeFTM0_C3SCBITS;
sfr volatile typeFTM0_C3SCBITS FTM0_C3SCbits absolute 0x40038024;

 typedef struct tagFTM0_C4SCBITS {
  union {
    struct {
      unsigned DMA_ : 1;
      unsigned ICRST : 1;
      unsigned ELSA : 1;
      unsigned ELSB : 1;
      unsigned MSA : 1;
      unsigned MSB : 1;
      unsigned CHIE : 1;
      unsigned CHF : 1;
      unsigned : 24;
    };
  };
} typeFTM0_C4SCBITS;
sfr volatile typeFTM0_C4SCBITS FTM0_C4SCbits absolute 0x4003802C;

 typedef struct tagFTM0_C5SCBITS {
  union {
    struct {
      unsigned DMA_ : 1;
      unsigned ICRST : 1;
      unsigned ELSA : 1;
      unsigned ELSB : 1;
      unsigned MSA : 1;
      unsigned MSB : 1;
      unsigned CHIE : 1;
      unsigned CHF : 1;
      unsigned : 24;
    };
  };
} typeFTM0_C5SCBITS;
sfr volatile typeFTM0_C5SCBITS FTM0_C5SCbits absolute 0x40038034;

 typedef struct tagFTM0_C6SCBITS {
  union {
    struct {
      unsigned DMA_ : 1;
      unsigned ICRST : 1;
      unsigned ELSA : 1;
      unsigned ELSB : 1;
      unsigned MSA : 1;
      unsigned MSB : 1;
      unsigned CHIE : 1;
      unsigned CHF : 1;
      unsigned : 24;
    };
  };
} typeFTM0_C6SCBITS;
sfr volatile typeFTM0_C6SCBITS FTM0_C6SCbits absolute 0x4003803C;

 typedef struct tagFTM0_C7SCBITS {
  union {
    struct {
      unsigned DMA_ : 1;
      unsigned ICRST : 1;
      unsigned ELSA : 1;
      unsigned ELSB : 1;
      unsigned MSA : 1;
      unsigned MSB : 1;
      unsigned CHIE : 1;
      unsigned CHF : 1;
      unsigned : 24;
    };
  };
} typeFTM0_C7SCBITS;
sfr volatile typeFTM0_C7SCBITS FTM0_C7SCbits absolute 0x40038044;

 typedef struct tagFTM0_C0VBITS {
  union {
    struct {
      unsigned VAL : 16;
      unsigned : 16;
    };
  };
} typeFTM0_C0VBITS;
sfr volatile typeFTM0_C0VBITS FTM0_C0Vbits absolute 0x40038010;

 typedef struct tagFTM0_C1VBITS {
  union {
    struct {
      unsigned VAL : 16;
      unsigned : 16;
    };
  };
} typeFTM0_C1VBITS;
sfr volatile typeFTM0_C1VBITS FTM0_C1Vbits absolute 0x40038018;

 typedef struct tagFTM0_C2VBITS {
  union {
    struct {
      unsigned VAL : 16;
      unsigned : 16;
    };
  };
} typeFTM0_C2VBITS;
sfr volatile typeFTM0_C2VBITS FTM0_C2Vbits absolute 0x40038020;

 typedef struct tagFTM0_C3VBITS {
  union {
    struct {
      unsigned VAL : 16;
      unsigned : 16;
    };
  };
} typeFTM0_C3VBITS;
sfr volatile typeFTM0_C3VBITS FTM0_C3Vbits absolute 0x40038028;

 typedef struct tagFTM0_C4VBITS {
  union {
    struct {
      unsigned VAL : 16;
      unsigned : 16;
    };
  };
} typeFTM0_C4VBITS;
sfr volatile typeFTM0_C4VBITS FTM0_C4Vbits absolute 0x40038030;

 typedef struct tagFTM0_C5VBITS {
  union {
    struct {
      unsigned VAL : 16;
      unsigned : 16;
    };
  };
} typeFTM0_C5VBITS;
sfr volatile typeFTM0_C5VBITS FTM0_C5Vbits absolute 0x40038038;

 typedef struct tagFTM0_C6VBITS {
  union {
    struct {
      unsigned VAL : 16;
      unsigned : 16;
    };
  };
} typeFTM0_C6VBITS;
sfr volatile typeFTM0_C6VBITS FTM0_C6Vbits absolute 0x40038040;

 typedef struct tagFTM0_C7VBITS {
  union {
    struct {
      unsigned VAL : 16;
      unsigned : 16;
    };
  };
} typeFTM0_C7VBITS;
sfr volatile typeFTM0_C7VBITS FTM0_C7Vbits absolute 0x40038048;

 typedef struct tagFTM0_CNTINBITS {
  union {
    struct {
      unsigned INIT : 16;
      unsigned : 16;
    };
  };
} typeFTM0_CNTINBITS;
sfr volatile typeFTM0_CNTINBITS FTM0_CNTINbits absolute 0x4003804C;

 typedef struct tagFTM0_STATUSBITS {
  union {
    struct {
      unsigned CH0F : 1;
      unsigned CH1F : 1;
      unsigned CH2F : 1;
      unsigned CH3F : 1;
      unsigned CH4F : 1;
      unsigned CH5F : 1;
      unsigned CH6F : 1;
      unsigned CH7F : 1;
      unsigned : 24;
    };
  };
} typeFTM0_STATUSBITS;
sfr volatile typeFTM0_STATUSBITS FTM0_STATUSbits absolute 0x40038050;

 typedef struct tagFTM0_MODEBITS {
  union {
    struct {
      unsigned FTMEN : 1;
      unsigned INIT : 1;
      unsigned WPDIS : 1;
      unsigned PWMSYNC : 1;
      unsigned CAPTEST : 1;
      unsigned FAULTM : 2;
      unsigned FAULTIE : 1;
      unsigned : 24;
    };
  };
} typeFTM0_MODEBITS;
sfr volatile typeFTM0_MODEBITS FTM0_MODEbits absolute 0x40038054;

 typedef struct tagFTM0_SYNCBITS {
  union {
    struct {
      unsigned CNTMIN : 1;
      unsigned CNTMAX : 1;
      unsigned REINIT : 1;
      unsigned SYNCHOM : 1;
      unsigned TRIG0 : 1;
      unsigned TRIG1 : 1;
      unsigned TRIG2 : 1;
      unsigned SWSYNC : 1;
      unsigned : 24;
    };
  };
} typeFTM0_SYNCBITS;
sfr volatile typeFTM0_SYNCBITS FTM0_SYNCbits absolute 0x40038058;

 typedef struct tagFTM0_OUTINITBITS {
  union {
    struct {
      unsigned CH0OI : 1;
      unsigned CH1OI : 1;
      unsigned CH2OI : 1;
      unsigned CH3OI : 1;
      unsigned CH4OI : 1;
      unsigned CH5OI : 1;
      unsigned CH6OI : 1;
      unsigned CH7OI : 1;
      unsigned : 24;
    };
  };
} typeFTM0_OUTINITBITS;
sfr volatile typeFTM0_OUTINITBITS FTM0_OUTINITbits absolute 0x4003805C;

 typedef struct tagFTM0_OUTMASKBITS {
  union {
    struct {
      unsigned CH0OM : 1;
      unsigned CH1OM : 1;
      unsigned CH2OM : 1;
      unsigned CH3OM : 1;
      unsigned CH4OM : 1;
      unsigned CH5OM : 1;
      unsigned CH6OM : 1;
      unsigned CH7OM : 1;
      unsigned : 24;
    };
  };
} typeFTM0_OUTMASKBITS;
sfr volatile typeFTM0_OUTMASKBITS FTM0_OUTMASKbits absolute 0x40038060;

 typedef struct tagFTM0_COMBINEBITS {
  union {
    struct {
      unsigned COMBINE0 : 1;
      unsigned COMP0 : 1;
      unsigned DECAPEN0 : 1;
      unsigned DECAP0 : 1;
      unsigned DTEN0 : 1;
      unsigned SYNCEN0 : 1;
      unsigned FAULTEN0 : 1;
      unsigned : 1;
      unsigned COMBINE1 : 1;
      unsigned COMP1 : 1;
      unsigned DECAPEN1 : 1;
      unsigned DECAP1 : 1;
      unsigned DTEN1 : 1;
      unsigned SYNCEN1 : 1;
      unsigned FAULTEN1 : 1;
      unsigned : 1;
      unsigned COMBINE2 : 1;
      unsigned COMP2 : 1;
      unsigned DECAPEN2 : 1;
      unsigned DECAP2 : 1;
      unsigned DTEN2 : 1;
      unsigned SYNCEN2 : 1;
      unsigned FAULTEN2 : 1;
      unsigned : 1;
      unsigned COMBINE3 : 1;
      unsigned COMP3 : 1;
      unsigned DECAPEN3 : 1;
      unsigned DECAP3 : 1;
      unsigned DTEN3 : 1;
      unsigned SYNCEN3 : 1;
      unsigned FAULTEN3 : 1;
      unsigned : 1;
    };
  };
} typeFTM0_COMBINEBITS;
sfr volatile typeFTM0_COMBINEBITS FTM0_COMBINEbits absolute 0x40038064;

 typedef struct tagFTM0_DEADTIMEBITS {
  union {
    struct {
      unsigned DTVAL : 6;
      unsigned DTPS : 2;
      unsigned : 24;
    };
  };
} typeFTM0_DEADTIMEBITS;
sfr volatile typeFTM0_DEADTIMEBITS FTM0_DEADTIMEbits absolute 0x40038068;

 typedef struct tagFTM0_EXTTRIGBITS {
  union {
    struct {
      unsigned CH2TRIG : 1;
      unsigned CH3TRIG : 1;
      unsigned CH4TRIG : 1;
      unsigned CH5TRIG : 1;
      unsigned CH0TRIG : 1;
      unsigned CH1TRIG : 1;
      unsigned INITTRIGEN : 1;
      unsigned TRIGF : 1;
      unsigned : 24;
    };
  };
} typeFTM0_EXTTRIGBITS;
sfr volatile typeFTM0_EXTTRIGBITS FTM0_EXTTRIGbits absolute 0x4003806C;

 typedef struct tagFTM0_POLBITS {
  union {
    struct {
      unsigned POL0 : 1;
      unsigned POL1 : 1;
      unsigned POL2 : 1;
      unsigned POL3 : 1;
      unsigned POL4 : 1;
      unsigned POL5 : 1;
      unsigned POL6 : 1;
      unsigned POL7 : 1;
      unsigned : 24;
    };
  };
} typeFTM0_POLBITS;
sfr volatile typeFTM0_POLBITS FTM0_POLbits absolute 0x40038070;

 typedef struct tagFTM0_FMSBITS {
  union {
    struct {
      unsigned FAULTF0 : 1;
      unsigned FAULTF1 : 1;
      unsigned FAULTF2 : 1;
      unsigned FAULTF3 : 1;
      unsigned : 1;
      unsigned FAULTIN : 1;
      unsigned WPEN : 1;
      unsigned FAULTF : 1;
      unsigned : 24;
    };
  };
} typeFTM0_FMSBITS;
sfr volatile typeFTM0_FMSBITS FTM0_FMSbits absolute 0x40038074;

 typedef struct tagFTM0_FILTERBITS {
  union {
    struct {
      unsigned CH0FVAL : 4;
      unsigned CH1FVAL : 4;
      unsigned CH2FVAL : 4;
      unsigned CH3FVAL : 4;
      unsigned : 16;
    };
  };
} typeFTM0_FILTERBITS;
sfr volatile typeFTM0_FILTERBITS FTM0_FILTERbits absolute 0x40038078;

 typedef struct tagFTM0_FLTCTRLBITS {
  union {
    struct {
      unsigned FAULT0EN : 1;
      unsigned FAULT1EN : 1;
      unsigned FAULT2EN : 1;
      unsigned FAULT3EN : 1;
      unsigned FFLTR0EN : 1;
      unsigned FFLTR1EN : 1;
      unsigned FFLTR2EN : 1;
      unsigned FFLTR3EN : 1;
      unsigned FFVAL : 4;
      unsigned : 20;
    };
  };
} typeFTM0_FLTCTRLBITS;
sfr volatile typeFTM0_FLTCTRLBITS FTM0_FLTCTRLbits absolute 0x4003807C;

 typedef struct tagFTM0_QDCTRLBITS {
  union {
    struct {
      unsigned QUADEN : 1;
      unsigned TOFDIR : 1;
      unsigned QUADIR : 1;
      unsigned QUADMODE : 1;
      unsigned PHBPOL : 1;
      unsigned PHAPOL : 1;
      unsigned PHBFLTREN : 1;
      unsigned PHAFLTREN : 1;
      unsigned : 24;
    };
  };
} typeFTM0_QDCTRLBITS;
sfr volatile typeFTM0_QDCTRLBITS FTM0_QDCTRLbits absolute 0x40038080;

 typedef struct tagFTM0_CONFBITS {
  union {
    struct {
      unsigned NUMTOF : 5;
      unsigned : 1;
      unsigned BDMMODE : 2;
      unsigned : 1;
      unsigned GTBEEN : 1;
      unsigned GTBEOUT : 1;
      unsigned : 21;
    };
  };
} typeFTM0_CONFBITS;
sfr volatile typeFTM0_CONFBITS FTM0_CONFbits absolute 0x40038084;

 typedef struct tagFTM0_FLTPOLBITS {
  union {
    struct {
      unsigned FLT0POL : 1;
      unsigned FLT1POL : 1;
      unsigned FLT2POL : 1;
      unsigned FLT3POL : 1;
      unsigned : 28;
    };
  };
} typeFTM0_FLTPOLBITS;
sfr volatile typeFTM0_FLTPOLBITS FTM0_FLTPOLbits absolute 0x40038088;

 typedef struct tagFTM0_SYNCONFBITS {
  union {
    struct {
      unsigned HWTRIGMODE : 1;
      unsigned : 1;
      unsigned CNTINC : 1;
      unsigned : 1;
      unsigned INVC : 1;
      unsigned SWOC : 1;
      unsigned : 1;
      unsigned SYNCMODE : 1;
      unsigned SWRSTCNT : 1;
      unsigned SWWRBUF : 1;
      unsigned SWOM : 1;
      unsigned SWINVC : 1;
      unsigned SWSOC : 1;
      unsigned : 3;
      unsigned HWRSTCNT : 1;
      unsigned HWWRBUF : 1;
      unsigned HWOM : 1;
      unsigned HWINVC : 1;
      unsigned HWSOC : 1;
      unsigned : 11;
    };
  };
} typeFTM0_SYNCONFBITS;
sfr volatile typeFTM0_SYNCONFBITS FTM0_SYNCONFbits absolute 0x4003808C;

 typedef struct tagFTM0_INVCTRLBITS {
  union {
    struct {
      unsigned INV0EN : 1;
      unsigned INV1EN : 1;
      unsigned INV2EN : 1;
      unsigned INV3EN : 1;
      unsigned : 28;
    };
  };
} typeFTM0_INVCTRLBITS;
sfr volatile typeFTM0_INVCTRLBITS FTM0_INVCTRLbits absolute 0x40038090;

 typedef struct tagFTM0_SWOCTRLBITS {
  union {
    struct {
      unsigned CH0OC : 1;
      unsigned CH1OC : 1;
      unsigned CH2OC : 1;
      unsigned CH3OC : 1;
      unsigned CH4OC : 1;
      unsigned CH5OC : 1;
      unsigned CH6OC : 1;
      unsigned CH7OC : 1;
      unsigned CH0OCV : 1;
      unsigned CH1OCV : 1;
      unsigned CH2OCV : 1;
      unsigned CH3OCV : 1;
      unsigned CH4OCV : 1;
      unsigned CH5OCV : 1;
      unsigned CH6OCV : 1;
      unsigned CH7OCV : 1;
      unsigned : 16;
    };
  };
} typeFTM0_SWOCTRLBITS;
sfr volatile typeFTM0_SWOCTRLBITS FTM0_SWOCTRLbits absolute 0x40038094;

 typedef struct tagFTM0_PWMLOADBITS {
  union {
    struct {
      unsigned CH0SEL : 1;
      unsigned CH1SEL : 1;
      unsigned CH2SEL : 1;
      unsigned CH3SEL : 1;
      unsigned CH4SEL : 1;
      unsigned CH5SEL : 1;
      unsigned CH6SEL : 1;
      unsigned CH7SEL : 1;
      unsigned : 1;
      unsigned LDOK : 1;
      unsigned : 22;
    };
  };
} typeFTM0_PWMLOADBITS;
sfr volatile typeFTM0_PWMLOADBITS FTM0_PWMLOADbits absolute 0x40038098;

 typedef struct tagFTM1_SCBITS {
  union {
    struct {
      unsigned PS : 3;
      unsigned CLKS : 2;
      unsigned CPWMS : 1;
      unsigned TOIE : 1;
      unsigned TOF : 1;
      unsigned : 24;
    };
  };
} typeFTM1_SCBITS;
sfr volatile typeFTM1_SCBITS FTM1_SCbits absolute 0x40039000;

 typedef struct tagFTM1_CNTBITS {
  union {
    struct {
      unsigned COUNT : 16;
      unsigned : 16;
    };
  };
} typeFTM1_CNTBITS;
sfr volatile typeFTM1_CNTBITS FTM1_CNTbits absolute 0x40039004;

 typedef struct tagFTM1_MODBITS {
  union {
    struct {
      unsigned MOD : 16;
      unsigned : 16;
    };
  };
} typeFTM1_MODBITS;
sfr volatile typeFTM1_MODBITS FTM1_MODbits absolute 0x40039008;

 typedef struct tagFTM1_C0SCBITS {
  union {
    struct {
      unsigned DMA_ : 1;
      unsigned ICRST : 1;
      unsigned ELSA : 1;
      unsigned ELSB : 1;
      unsigned MSA : 1;
      unsigned MSB : 1;
      unsigned CHIE : 1;
      unsigned CHF : 1;
      unsigned : 24;
    };
  };
} typeFTM1_C0SCBITS;
sfr volatile typeFTM1_C0SCBITS FTM1_C0SCbits absolute 0x4003900C;

 typedef struct tagFTM1_C1SCBITS {
  union {
    struct {
      unsigned DMA_ : 1;
      unsigned ICRST : 1;
      unsigned ELSA : 1;
      unsigned ELSB : 1;
      unsigned MSA : 1;
      unsigned MSB : 1;
      unsigned CHIE : 1;
      unsigned CHF : 1;
      unsigned : 24;
    };
  };
} typeFTM1_C1SCBITS;
sfr volatile typeFTM1_C1SCBITS FTM1_C1SCbits absolute 0x40039014;

 typedef struct tagFTM1_C0VBITS {
  union {
    struct {
      unsigned VAL : 16;
      unsigned : 16;
    };
  };
} typeFTM1_C0VBITS;
sfr volatile typeFTM1_C0VBITS FTM1_C0Vbits absolute 0x40039010;

 typedef struct tagFTM1_C1VBITS {
  union {
    struct {
      unsigned VAL : 16;
      unsigned : 16;
    };
  };
} typeFTM1_C1VBITS;
sfr volatile typeFTM1_C1VBITS FTM1_C1Vbits absolute 0x40039018;

 typedef struct tagFTM1_CNTINBITS {
  union {
    struct {
      unsigned INIT : 16;
      unsigned : 16;
    };
  };
} typeFTM1_CNTINBITS;
sfr volatile typeFTM1_CNTINBITS FTM1_CNTINbits absolute 0x4003904C;

 typedef struct tagFTM1_STATUSBITS {
  union {
    struct {
      unsigned CH0F : 1;
      unsigned CH1F : 1;
      unsigned CH2F : 1;
      unsigned CH3F : 1;
      unsigned CH4F : 1;
      unsigned CH5F : 1;
      unsigned CH6F : 1;
      unsigned CH7F : 1;
      unsigned : 24;
    };
  };
} typeFTM1_STATUSBITS;
sfr volatile typeFTM1_STATUSBITS FTM1_STATUSbits absolute 0x40039050;

 typedef struct tagFTM1_MODEBITS {
  union {
    struct {
      unsigned FTMEN : 1;
      unsigned INIT : 1;
      unsigned WPDIS : 1;
      unsigned PWMSYNC : 1;
      unsigned CAPTEST : 1;
      unsigned FAULTM : 2;
      unsigned FAULTIE : 1;
      unsigned : 24;
    };
  };
} typeFTM1_MODEBITS;
sfr volatile typeFTM1_MODEBITS FTM1_MODEbits absolute 0x40039054;

 typedef struct tagFTM1_SYNCBITS {
  union {
    struct {
      unsigned CNTMIN : 1;
      unsigned CNTMAX : 1;
      unsigned REINIT : 1;
      unsigned SYNCHOM : 1;
      unsigned TRIG0 : 1;
      unsigned TRIG1 : 1;
      unsigned TRIG2 : 1;
      unsigned SWSYNC : 1;
      unsigned : 24;
    };
  };
} typeFTM1_SYNCBITS;
sfr volatile typeFTM1_SYNCBITS FTM1_SYNCbits absolute 0x40039058;

 typedef struct tagFTM1_OUTINITBITS {
  union {
    struct {
      unsigned CH0OI : 1;
      unsigned CH1OI : 1;
      unsigned CH2OI : 1;
      unsigned CH3OI : 1;
      unsigned CH4OI : 1;
      unsigned CH5OI : 1;
      unsigned CH6OI : 1;
      unsigned CH7OI : 1;
      unsigned : 24;
    };
  };
} typeFTM1_OUTINITBITS;
sfr volatile typeFTM1_OUTINITBITS FTM1_OUTINITbits absolute 0x4003905C;

 typedef struct tagFTM1_OUTMASKBITS {
  union {
    struct {
      unsigned CH0OM : 1;
      unsigned CH1OM : 1;
      unsigned CH2OM : 1;
      unsigned CH3OM : 1;
      unsigned CH4OM : 1;
      unsigned CH5OM : 1;
      unsigned CH6OM : 1;
      unsigned CH7OM : 1;
      unsigned : 24;
    };
  };
} typeFTM1_OUTMASKBITS;
sfr volatile typeFTM1_OUTMASKBITS FTM1_OUTMASKbits absolute 0x40039060;

 typedef struct tagFTM1_COMBINEBITS {
  union {
    struct {
      unsigned COMBINE0 : 1;
      unsigned COMP0 : 1;
      unsigned DECAPEN0 : 1;
      unsigned DECAP0 : 1;
      unsigned DTEN0 : 1;
      unsigned SYNCEN0 : 1;
      unsigned FAULTEN0 : 1;
      unsigned : 1;
      unsigned COMBINE1 : 1;
      unsigned COMP1 : 1;
      unsigned DECAPEN1 : 1;
      unsigned DECAP1 : 1;
      unsigned DTEN1 : 1;
      unsigned SYNCEN1 : 1;
      unsigned FAULTEN1 : 1;
      unsigned : 1;
      unsigned COMBINE2 : 1;
      unsigned COMP2 : 1;
      unsigned DECAPEN2 : 1;
      unsigned DECAP2 : 1;
      unsigned DTEN2 : 1;
      unsigned SYNCEN2 : 1;
      unsigned FAULTEN2 : 1;
      unsigned : 1;
      unsigned COMBINE3 : 1;
      unsigned COMP3 : 1;
      unsigned DECAPEN3 : 1;
      unsigned DECAP3 : 1;
      unsigned DTEN3 : 1;
      unsigned SYNCEN3 : 1;
      unsigned FAULTEN3 : 1;
      unsigned : 1;
    };
  };
} typeFTM1_COMBINEBITS;
sfr volatile typeFTM1_COMBINEBITS FTM1_COMBINEbits absolute 0x40039064;

 typedef struct tagFTM1_DEADTIMEBITS {
  union {
    struct {
      unsigned DTVAL : 6;
      unsigned DTPS : 2;
      unsigned : 24;
    };
  };
} typeFTM1_DEADTIMEBITS;
sfr volatile typeFTM1_DEADTIMEBITS FTM1_DEADTIMEbits absolute 0x40039068;

 typedef struct tagFTM1_EXTTRIGBITS {
  union {
    struct {
      unsigned CH2TRIG : 1;
      unsigned CH3TRIG : 1;
      unsigned CH4TRIG : 1;
      unsigned CH5TRIG : 1;
      unsigned CH0TRIG : 1;
      unsigned CH1TRIG : 1;
      unsigned INITTRIGEN : 1;
      unsigned TRIGF : 1;
      unsigned : 24;
    };
  };
} typeFTM1_EXTTRIGBITS;
sfr volatile typeFTM1_EXTTRIGBITS FTM1_EXTTRIGbits absolute 0x4003906C;

 typedef struct tagFTM1_POLBITS {
  union {
    struct {
      unsigned POL0 : 1;
      unsigned POL1 : 1;
      unsigned POL2 : 1;
      unsigned POL3 : 1;
      unsigned POL4 : 1;
      unsigned POL5 : 1;
      unsigned POL6 : 1;
      unsigned POL7 : 1;
      unsigned : 24;
    };
  };
} typeFTM1_POLBITS;
sfr volatile typeFTM1_POLBITS FTM1_POLbits absolute 0x40039070;

 typedef struct tagFTM1_FMSBITS {
  union {
    struct {
      unsigned FAULTF0 : 1;
      unsigned FAULTF1 : 1;
      unsigned FAULTF2 : 1;
      unsigned FAULTF3 : 1;
      unsigned : 1;
      unsigned FAULTIN : 1;
      unsigned WPEN : 1;
      unsigned FAULTF : 1;
      unsigned : 24;
    };
  };
} typeFTM1_FMSBITS;
sfr volatile typeFTM1_FMSBITS FTM1_FMSbits absolute 0x40039074;

 typedef struct tagFTM1_FILTERBITS {
  union {
    struct {
      unsigned CH0FVAL : 4;
      unsigned CH1FVAL : 4;
      unsigned CH2FVAL : 4;
      unsigned CH3FVAL : 4;
      unsigned : 16;
    };
  };
} typeFTM1_FILTERBITS;
sfr volatile typeFTM1_FILTERBITS FTM1_FILTERbits absolute 0x40039078;

 typedef struct tagFTM1_FLTCTRLBITS {
  union {
    struct {
      unsigned FAULT0EN : 1;
      unsigned FAULT1EN : 1;
      unsigned FAULT2EN : 1;
      unsigned FAULT3EN : 1;
      unsigned FFLTR0EN : 1;
      unsigned FFLTR1EN : 1;
      unsigned FFLTR2EN : 1;
      unsigned FFLTR3EN : 1;
      unsigned FFVAL : 4;
      unsigned : 20;
    };
  };
} typeFTM1_FLTCTRLBITS;
sfr volatile typeFTM1_FLTCTRLBITS FTM1_FLTCTRLbits absolute 0x4003907C;

 typedef struct tagFTM1_QDCTRLBITS {
  union {
    struct {
      unsigned QUADEN : 1;
      unsigned TOFDIR : 1;
      unsigned QUADIR : 1;
      unsigned QUADMODE : 1;
      unsigned PHBPOL : 1;
      unsigned PHAPOL : 1;
      unsigned PHBFLTREN : 1;
      unsigned PHAFLTREN : 1;
      unsigned : 24;
    };
  };
} typeFTM1_QDCTRLBITS;
sfr volatile typeFTM1_QDCTRLBITS FTM1_QDCTRLbits absolute 0x40039080;

 typedef struct tagFTM1_CONFBITS {
  union {
    struct {
      unsigned NUMTOF : 5;
      unsigned : 1;
      unsigned BDMMODE : 2;
      unsigned : 1;
      unsigned GTBEEN : 1;
      unsigned GTBEOUT : 1;
      unsigned : 21;
    };
  };
} typeFTM1_CONFBITS;
sfr volatile typeFTM1_CONFBITS FTM1_CONFbits absolute 0x40039084;

 typedef struct tagFTM1_FLTPOLBITS {
  union {
    struct {
      unsigned FLT0POL : 1;
      unsigned FLT1POL : 1;
      unsigned FLT2POL : 1;
      unsigned FLT3POL : 1;
      unsigned : 28;
    };
  };
} typeFTM1_FLTPOLBITS;
sfr volatile typeFTM1_FLTPOLBITS FTM1_FLTPOLbits absolute 0x40039088;

 typedef struct tagFTM1_SYNCONFBITS {
  union {
    struct {
      unsigned HWTRIGMODE : 1;
      unsigned : 1;
      unsigned CNTINC : 1;
      unsigned : 1;
      unsigned INVC : 1;
      unsigned SWOC : 1;
      unsigned : 1;
      unsigned SYNCMODE : 1;
      unsigned SWRSTCNT : 1;
      unsigned SWWRBUF : 1;
      unsigned SWOM : 1;
      unsigned SWINVC : 1;
      unsigned SWSOC : 1;
      unsigned : 3;
      unsigned HWRSTCNT : 1;
      unsigned HWWRBUF : 1;
      unsigned HWOM : 1;
      unsigned HWINVC : 1;
      unsigned HWSOC : 1;
      unsigned : 11;
    };
  };
} typeFTM1_SYNCONFBITS;
sfr volatile typeFTM1_SYNCONFBITS FTM1_SYNCONFbits absolute 0x4003908C;

 typedef struct tagFTM1_INVCTRLBITS {
  union {
    struct {
      unsigned INV0EN : 1;
      unsigned INV1EN : 1;
      unsigned INV2EN : 1;
      unsigned INV3EN : 1;
      unsigned : 28;
    };
  };
} typeFTM1_INVCTRLBITS;
sfr volatile typeFTM1_INVCTRLBITS FTM1_INVCTRLbits absolute 0x40039090;

 typedef struct tagFTM1_SWOCTRLBITS {
  union {
    struct {
      unsigned CH0OC : 1;
      unsigned CH1OC : 1;
      unsigned CH2OC : 1;
      unsigned CH3OC : 1;
      unsigned CH4OC : 1;
      unsigned CH5OC : 1;
      unsigned CH6OC : 1;
      unsigned CH7OC : 1;
      unsigned CH0OCV : 1;
      unsigned CH1OCV : 1;
      unsigned CH2OCV : 1;
      unsigned CH3OCV : 1;
      unsigned CH4OCV : 1;
      unsigned CH5OCV : 1;
      unsigned CH6OCV : 1;
      unsigned CH7OCV : 1;
      unsigned : 16;
    };
  };
} typeFTM1_SWOCTRLBITS;
sfr volatile typeFTM1_SWOCTRLBITS FTM1_SWOCTRLbits absolute 0x40039094;

 typedef struct tagFTM1_PWMLOADBITS {
  union {
    struct {
      unsigned CH0SEL : 1;
      unsigned CH1SEL : 1;
      unsigned CH2SEL : 1;
      unsigned CH3SEL : 1;
      unsigned CH4SEL : 1;
      unsigned CH5SEL : 1;
      unsigned CH6SEL : 1;
      unsigned CH7SEL : 1;
      unsigned : 1;
      unsigned LDOK : 1;
      unsigned : 22;
    };
  };
} typeFTM1_PWMLOADBITS;
sfr volatile typeFTM1_PWMLOADBITS FTM1_PWMLOADbits absolute 0x40039098;

 typedef struct tagFTM2_SCBITS {
  union {
    struct {
      unsigned PS : 3;
      unsigned CLKS : 2;
      unsigned CPWMS : 1;
      unsigned TOIE : 1;
      unsigned TOF : 1;
      unsigned : 24;
    };
  };
} typeFTM2_SCBITS;
sfr volatile typeFTM2_SCBITS FTM2_SCbits absolute 0x4003A000;

 typedef struct tagFTM2_CNTBITS {
  union {
    struct {
      unsigned COUNT : 16;
      unsigned : 16;
    };
  };
} typeFTM2_CNTBITS;
sfr volatile typeFTM2_CNTBITS FTM2_CNTbits absolute 0x4003A004;

 typedef struct tagFTM2_MODBITS {
  union {
    struct {
      unsigned MOD : 16;
      unsigned : 16;
    };
  };
} typeFTM2_MODBITS;
sfr volatile typeFTM2_MODBITS FTM2_MODbits absolute 0x4003A008;

 typedef struct tagFTM2_C0SCBITS {
  union {
    struct {
      unsigned DMA_ : 1;
      unsigned ICRST : 1;
      unsigned ELSA : 1;
      unsigned ELSB : 1;
      unsigned MSA : 1;
      unsigned MSB : 1;
      unsigned CHIE : 1;
      unsigned CHF : 1;
      unsigned : 24;
    };
  };
} typeFTM2_C0SCBITS;
sfr volatile typeFTM2_C0SCBITS FTM2_C0SCbits absolute 0x4003A00C;

 typedef struct tagFTM2_C1SCBITS {
  union {
    struct {
      unsigned DMA_ : 1;
      unsigned ICRST : 1;
      unsigned ELSA : 1;
      unsigned ELSB : 1;
      unsigned MSA : 1;
      unsigned MSB : 1;
      unsigned CHIE : 1;
      unsigned CHF : 1;
      unsigned : 24;
    };
  };
} typeFTM2_C1SCBITS;
sfr volatile typeFTM2_C1SCBITS FTM2_C1SCbits absolute 0x4003A014;

 typedef struct tagFTM2_C0VBITS {
  union {
    struct {
      unsigned VAL : 16;
      unsigned : 16;
    };
  };
} typeFTM2_C0VBITS;
sfr volatile typeFTM2_C0VBITS FTM2_C0Vbits absolute 0x4003A010;

 typedef struct tagFTM2_C1VBITS {
  union {
    struct {
      unsigned VAL : 16;
      unsigned : 16;
    };
  };
} typeFTM2_C1VBITS;
sfr volatile typeFTM2_C1VBITS FTM2_C1Vbits absolute 0x4003A018;

 typedef struct tagFTM2_CNTINBITS {
  union {
    struct {
      unsigned INIT : 16;
      unsigned : 16;
    };
  };
} typeFTM2_CNTINBITS;
sfr volatile typeFTM2_CNTINBITS FTM2_CNTINbits absolute 0x4003A04C;

 typedef struct tagFTM2_STATUSBITS {
  union {
    struct {
      unsigned CH0F : 1;
      unsigned CH1F : 1;
      unsigned CH2F : 1;
      unsigned CH3F : 1;
      unsigned CH4F : 1;
      unsigned CH5F : 1;
      unsigned CH6F : 1;
      unsigned CH7F : 1;
      unsigned : 24;
    };
  };
} typeFTM2_STATUSBITS;
sfr volatile typeFTM2_STATUSBITS FTM2_STATUSbits absolute 0x4003A050;

 typedef struct tagFTM2_MODEBITS {
  union {
    struct {
      unsigned FTMEN : 1;
      unsigned INIT : 1;
      unsigned WPDIS : 1;
      unsigned PWMSYNC : 1;
      unsigned CAPTEST : 1;
      unsigned FAULTM : 2;
      unsigned FAULTIE : 1;
      unsigned : 24;
    };
  };
} typeFTM2_MODEBITS;
sfr volatile typeFTM2_MODEBITS FTM2_MODEbits absolute 0x4003A054;

 typedef struct tagFTM2_SYNCBITS {
  union {
    struct {
      unsigned CNTMIN : 1;
      unsigned CNTMAX : 1;
      unsigned REINIT : 1;
      unsigned SYNCHOM : 1;
      unsigned TRIG0 : 1;
      unsigned TRIG1 : 1;
      unsigned TRIG2 : 1;
      unsigned SWSYNC : 1;
      unsigned : 24;
    };
  };
} typeFTM2_SYNCBITS;
sfr volatile typeFTM2_SYNCBITS FTM2_SYNCbits absolute 0x4003A058;

 typedef struct tagFTM2_OUTINITBITS {
  union {
    struct {
      unsigned CH0OI : 1;
      unsigned CH1OI : 1;
      unsigned CH2OI : 1;
      unsigned CH3OI : 1;
      unsigned CH4OI : 1;
      unsigned CH5OI : 1;
      unsigned CH6OI : 1;
      unsigned CH7OI : 1;
      unsigned : 24;
    };
  };
} typeFTM2_OUTINITBITS;
sfr volatile typeFTM2_OUTINITBITS FTM2_OUTINITbits absolute 0x4003A05C;

 typedef struct tagFTM2_OUTMASKBITS {
  union {
    struct {
      unsigned CH0OM : 1;
      unsigned CH1OM : 1;
      unsigned CH2OM : 1;
      unsigned CH3OM : 1;
      unsigned CH4OM : 1;
      unsigned CH5OM : 1;
      unsigned CH6OM : 1;
      unsigned CH7OM : 1;
      unsigned : 24;
    };
  };
} typeFTM2_OUTMASKBITS;
sfr volatile typeFTM2_OUTMASKBITS FTM2_OUTMASKbits absolute 0x4003A060;

 typedef struct tagFTM2_COMBINEBITS {
  union {
    struct {
      unsigned COMBINE0 : 1;
      unsigned COMP0 : 1;
      unsigned DECAPEN0 : 1;
      unsigned DECAP0 : 1;
      unsigned DTEN0 : 1;
      unsigned SYNCEN0 : 1;
      unsigned FAULTEN0 : 1;
      unsigned : 1;
      unsigned COMBINE1 : 1;
      unsigned COMP1 : 1;
      unsigned DECAPEN1 : 1;
      unsigned DECAP1 : 1;
      unsigned DTEN1 : 1;
      unsigned SYNCEN1 : 1;
      unsigned FAULTEN1 : 1;
      unsigned : 1;
      unsigned COMBINE2 : 1;
      unsigned COMP2 : 1;
      unsigned DECAPEN2 : 1;
      unsigned DECAP2 : 1;
      unsigned DTEN2 : 1;
      unsigned SYNCEN2 : 1;
      unsigned FAULTEN2 : 1;
      unsigned : 1;
      unsigned COMBINE3 : 1;
      unsigned COMP3 : 1;
      unsigned DECAPEN3 : 1;
      unsigned DECAP3 : 1;
      unsigned DTEN3 : 1;
      unsigned SYNCEN3 : 1;
      unsigned FAULTEN3 : 1;
      unsigned : 1;
    };
  };
} typeFTM2_COMBINEBITS;
sfr volatile typeFTM2_COMBINEBITS FTM2_COMBINEbits absolute 0x4003A064;

 typedef struct tagFTM2_DEADTIMEBITS {
  union {
    struct {
      unsigned DTVAL : 6;
      unsigned DTPS : 2;
      unsigned : 24;
    };
  };
} typeFTM2_DEADTIMEBITS;
sfr volatile typeFTM2_DEADTIMEBITS FTM2_DEADTIMEbits absolute 0x4003A068;

 typedef struct tagFTM2_EXTTRIGBITS {
  union {
    struct {
      unsigned CH2TRIG : 1;
      unsigned CH3TRIG : 1;
      unsigned CH4TRIG : 1;
      unsigned CH5TRIG : 1;
      unsigned CH0TRIG : 1;
      unsigned CH1TRIG : 1;
      unsigned INITTRIGEN : 1;
      unsigned TRIGF : 1;
      unsigned : 24;
    };
  };
} typeFTM2_EXTTRIGBITS;
sfr volatile typeFTM2_EXTTRIGBITS FTM2_EXTTRIGbits absolute 0x4003A06C;

 typedef struct tagFTM2_POLBITS {
  union {
    struct {
      unsigned POL0 : 1;
      unsigned POL1 : 1;
      unsigned POL2 : 1;
      unsigned POL3 : 1;
      unsigned POL4 : 1;
      unsigned POL5 : 1;
      unsigned POL6 : 1;
      unsigned POL7 : 1;
      unsigned : 24;
    };
  };
} typeFTM2_POLBITS;
sfr volatile typeFTM2_POLBITS FTM2_POLbits absolute 0x4003A070;

 typedef struct tagFTM2_FMSBITS {
  union {
    struct {
      unsigned FAULTF0 : 1;
      unsigned FAULTF1 : 1;
      unsigned FAULTF2 : 1;
      unsigned FAULTF3 : 1;
      unsigned : 1;
      unsigned FAULTIN : 1;
      unsigned WPEN : 1;
      unsigned FAULTF : 1;
      unsigned : 24;
    };
  };
} typeFTM2_FMSBITS;
sfr volatile typeFTM2_FMSBITS FTM2_FMSbits absolute 0x4003A074;

 typedef struct tagFTM2_FILTERBITS {
  union {
    struct {
      unsigned CH0FVAL : 4;
      unsigned CH1FVAL : 4;
      unsigned CH2FVAL : 4;
      unsigned CH3FVAL : 4;
      unsigned : 16;
    };
  };
} typeFTM2_FILTERBITS;
sfr volatile typeFTM2_FILTERBITS FTM2_FILTERbits absolute 0x4003A078;

 typedef struct tagFTM2_FLTCTRLBITS {
  union {
    struct {
      unsigned FAULT0EN : 1;
      unsigned FAULT1EN : 1;
      unsigned FAULT2EN : 1;
      unsigned FAULT3EN : 1;
      unsigned FFLTR0EN : 1;
      unsigned FFLTR1EN : 1;
      unsigned FFLTR2EN : 1;
      unsigned FFLTR3EN : 1;
      unsigned FFVAL : 4;
      unsigned : 20;
    };
  };
} typeFTM2_FLTCTRLBITS;
sfr volatile typeFTM2_FLTCTRLBITS FTM2_FLTCTRLbits absolute 0x4003A07C;

 typedef struct tagFTM2_QDCTRLBITS {
  union {
    struct {
      unsigned QUADEN : 1;
      unsigned TOFDIR : 1;
      unsigned QUADIR : 1;
      unsigned QUADMODE : 1;
      unsigned PHBPOL : 1;
      unsigned PHAPOL : 1;
      unsigned PHBFLTREN : 1;
      unsigned PHAFLTREN : 1;
      unsigned : 24;
    };
  };
} typeFTM2_QDCTRLBITS;
sfr volatile typeFTM2_QDCTRLBITS FTM2_QDCTRLbits absolute 0x4003A080;

 typedef struct tagFTM2_CONFBITS {
  union {
    struct {
      unsigned NUMTOF : 5;
      unsigned : 1;
      unsigned BDMMODE : 2;
      unsigned : 1;
      unsigned GTBEEN : 1;
      unsigned GTBEOUT : 1;
      unsigned : 21;
    };
  };
} typeFTM2_CONFBITS;
sfr volatile typeFTM2_CONFBITS FTM2_CONFbits absolute 0x4003A084;

 typedef struct tagFTM2_FLTPOLBITS {
  union {
    struct {
      unsigned FLT0POL : 1;
      unsigned FLT1POL : 1;
      unsigned FLT2POL : 1;
      unsigned FLT3POL : 1;
      unsigned : 28;
    };
  };
} typeFTM2_FLTPOLBITS;
sfr volatile typeFTM2_FLTPOLBITS FTM2_FLTPOLbits absolute 0x4003A088;

 typedef struct tagFTM2_SYNCONFBITS {
  union {
    struct {
      unsigned HWTRIGMODE : 1;
      unsigned : 1;
      unsigned CNTINC : 1;
      unsigned : 1;
      unsigned INVC : 1;
      unsigned SWOC : 1;
      unsigned : 1;
      unsigned SYNCMODE : 1;
      unsigned SWRSTCNT : 1;
      unsigned SWWRBUF : 1;
      unsigned SWOM : 1;
      unsigned SWINVC : 1;
      unsigned SWSOC : 1;
      unsigned : 3;
      unsigned HWRSTCNT : 1;
      unsigned HWWRBUF : 1;
      unsigned HWOM : 1;
      unsigned HWINVC : 1;
      unsigned HWSOC : 1;
      unsigned : 11;
    };
  };
} typeFTM2_SYNCONFBITS;
sfr volatile typeFTM2_SYNCONFBITS FTM2_SYNCONFbits absolute 0x4003A08C;

 typedef struct tagFTM2_INVCTRLBITS {
  union {
    struct {
      unsigned INV0EN : 1;
      unsigned INV1EN : 1;
      unsigned INV2EN : 1;
      unsigned INV3EN : 1;
      unsigned : 28;
    };
  };
} typeFTM2_INVCTRLBITS;
sfr volatile typeFTM2_INVCTRLBITS FTM2_INVCTRLbits absolute 0x4003A090;

 typedef struct tagFTM2_SWOCTRLBITS {
  union {
    struct {
      unsigned CH0OC : 1;
      unsigned CH1OC : 1;
      unsigned CH2OC : 1;
      unsigned CH3OC : 1;
      unsigned CH4OC : 1;
      unsigned CH5OC : 1;
      unsigned CH6OC : 1;
      unsigned CH7OC : 1;
      unsigned CH0OCV : 1;
      unsigned CH1OCV : 1;
      unsigned CH2OCV : 1;
      unsigned CH3OCV : 1;
      unsigned CH4OCV : 1;
      unsigned CH5OCV : 1;
      unsigned CH6OCV : 1;
      unsigned CH7OCV : 1;
      unsigned : 16;
    };
  };
} typeFTM2_SWOCTRLBITS;
sfr volatile typeFTM2_SWOCTRLBITS FTM2_SWOCTRLbits absolute 0x4003A094;

 typedef struct tagFTM2_PWMLOADBITS {
  union {
    struct {
      unsigned CH0SEL : 1;
      unsigned CH1SEL : 1;
      unsigned CH2SEL : 1;
      unsigned CH3SEL : 1;
      unsigned CH4SEL : 1;
      unsigned CH5SEL : 1;
      unsigned CH6SEL : 1;
      unsigned CH7SEL : 1;
      unsigned : 1;
      unsigned LDOK : 1;
      unsigned : 22;
    };
  };
} typeFTM2_PWMLOADBITS;
sfr volatile typeFTM2_PWMLOADBITS FTM2_PWMLOADbits absolute 0x4003A098;

 typedef struct tagFTM3_SCBITS {
  union {
    struct {
      unsigned PS : 3;
      unsigned CLKS : 2;
      unsigned CPWMS : 1;
      unsigned TOIE : 1;
      unsigned TOF : 1;
      unsigned : 24;
    };
  };
} typeFTM3_SCBITS;
sfr volatile typeFTM3_SCBITS FTM3_SCbits absolute 0x400B9000;

 typedef struct tagFTM3_CNTBITS {
  union {
    struct {
      unsigned COUNT : 16;
      unsigned : 16;
    };
  };
} typeFTM3_CNTBITS;
sfr volatile typeFTM3_CNTBITS FTM3_CNTbits absolute 0x400B9004;

 typedef struct tagFTM3_MODBITS {
  union {
    struct {
      unsigned MOD : 16;
      unsigned : 16;
    };
  };
} typeFTM3_MODBITS;
sfr volatile typeFTM3_MODBITS FTM3_MODbits absolute 0x400B9008;

 typedef struct tagFTM3_C0SCBITS {
  union {
    struct {
      unsigned DMA_ : 1;
      unsigned ICRST : 1;
      unsigned ELSA : 1;
      unsigned ELSB : 1;
      unsigned MSA : 1;
      unsigned MSB : 1;
      unsigned CHIE : 1;
      unsigned CHF : 1;
      unsigned : 24;
    };
  };
} typeFTM3_C0SCBITS;
sfr volatile typeFTM3_C0SCBITS FTM3_C0SCbits absolute 0x400B900C;

 typedef struct tagFTM3_C1SCBITS {
  union {
    struct {
      unsigned DMA_ : 1;
      unsigned ICRST : 1;
      unsigned ELSA : 1;
      unsigned ELSB : 1;
      unsigned MSA : 1;
      unsigned MSB : 1;
      unsigned CHIE : 1;
      unsigned CHF : 1;
      unsigned : 24;
    };
  };
} typeFTM3_C1SCBITS;
sfr volatile typeFTM3_C1SCBITS FTM3_C1SCbits absolute 0x400B9014;

 typedef struct tagFTM3_C2SCBITS {
  union {
    struct {
      unsigned DMA_ : 1;
      unsigned ICRST : 1;
      unsigned ELSA : 1;
      unsigned ELSB : 1;
      unsigned MSA : 1;
      unsigned MSB : 1;
      unsigned CHIE : 1;
      unsigned CHF : 1;
      unsigned : 24;
    };
  };
} typeFTM3_C2SCBITS;
sfr volatile typeFTM3_C2SCBITS FTM3_C2SCbits absolute 0x400B901C;

 typedef struct tagFTM3_C3SCBITS {
  union {
    struct {
      unsigned DMA_ : 1;
      unsigned ICRST : 1;
      unsigned ELSA : 1;
      unsigned ELSB : 1;
      unsigned MSA : 1;
      unsigned MSB : 1;
      unsigned CHIE : 1;
      unsigned CHF : 1;
      unsigned : 24;
    };
  };
} typeFTM3_C3SCBITS;
sfr volatile typeFTM3_C3SCBITS FTM3_C3SCbits absolute 0x400B9024;

 typedef struct tagFTM3_C4SCBITS {
  union {
    struct {
      unsigned DMA_ : 1;
      unsigned ICRST : 1;
      unsigned ELSA : 1;
      unsigned ELSB : 1;
      unsigned MSA : 1;
      unsigned MSB : 1;
      unsigned CHIE : 1;
      unsigned CHF : 1;
      unsigned : 24;
    };
  };
} typeFTM3_C4SCBITS;
sfr volatile typeFTM3_C4SCBITS FTM3_C4SCbits absolute 0x400B902C;

 typedef struct tagFTM3_C5SCBITS {
  union {
    struct {
      unsigned DMA_ : 1;
      unsigned ICRST : 1;
      unsigned ELSA : 1;
      unsigned ELSB : 1;
      unsigned MSA : 1;
      unsigned MSB : 1;
      unsigned CHIE : 1;
      unsigned CHF : 1;
      unsigned : 24;
    };
  };
} typeFTM3_C5SCBITS;
sfr volatile typeFTM3_C5SCBITS FTM3_C5SCbits absolute 0x400B9034;

 typedef struct tagFTM3_C6SCBITS {
  union {
    struct {
      unsigned DMA_ : 1;
      unsigned ICRST : 1;
      unsigned ELSA : 1;
      unsigned ELSB : 1;
      unsigned MSA : 1;
      unsigned MSB : 1;
      unsigned CHIE : 1;
      unsigned CHF : 1;
      unsigned : 24;
    };
  };
} typeFTM3_C6SCBITS;
sfr volatile typeFTM3_C6SCBITS FTM3_C6SCbits absolute 0x400B903C;

 typedef struct tagFTM3_C7SCBITS {
  union {
    struct {
      unsigned DMA_ : 1;
      unsigned ICRST : 1;
      unsigned ELSA : 1;
      unsigned ELSB : 1;
      unsigned MSA : 1;
      unsigned MSB : 1;
      unsigned CHIE : 1;
      unsigned CHF : 1;
      unsigned : 24;
    };
  };
} typeFTM3_C7SCBITS;
sfr volatile typeFTM3_C7SCBITS FTM3_C7SCbits absolute 0x400B9044;

 typedef struct tagFTM3_C0VBITS {
  union {
    struct {
      unsigned VAL : 16;
      unsigned : 16;
    };
  };
} typeFTM3_C0VBITS;
sfr volatile typeFTM3_C0VBITS FTM3_C0Vbits absolute 0x400B9010;

 typedef struct tagFTM3_C1VBITS {
  union {
    struct {
      unsigned VAL : 16;
      unsigned : 16;
    };
  };
} typeFTM3_C1VBITS;
sfr volatile typeFTM3_C1VBITS FTM3_C1Vbits absolute 0x400B9018;

 typedef struct tagFTM3_C2VBITS {
  union {
    struct {
      unsigned VAL : 16;
      unsigned : 16;
    };
  };
} typeFTM3_C2VBITS;
sfr volatile typeFTM3_C2VBITS FTM3_C2Vbits absolute 0x400B9020;

 typedef struct tagFTM3_C3VBITS {
  union {
    struct {
      unsigned VAL : 16;
      unsigned : 16;
    };
  };
} typeFTM3_C3VBITS;
sfr volatile typeFTM3_C3VBITS FTM3_C3Vbits absolute 0x400B9028;

 typedef struct tagFTM3_C4VBITS {
  union {
    struct {
      unsigned VAL : 16;
      unsigned : 16;
    };
  };
} typeFTM3_C4VBITS;
sfr volatile typeFTM3_C4VBITS FTM3_C4Vbits absolute 0x400B9030;

 typedef struct tagFTM3_C5VBITS {
  union {
    struct {
      unsigned VAL : 16;
      unsigned : 16;
    };
  };
} typeFTM3_C5VBITS;
sfr volatile typeFTM3_C5VBITS FTM3_C5Vbits absolute 0x400B9038;

 typedef struct tagFTM3_C6VBITS {
  union {
    struct {
      unsigned VAL : 16;
      unsigned : 16;
    };
  };
} typeFTM3_C6VBITS;
sfr volatile typeFTM3_C6VBITS FTM3_C6Vbits absolute 0x400B9040;

 typedef struct tagFTM3_C7VBITS {
  union {
    struct {
      unsigned VAL : 16;
      unsigned : 16;
    };
  };
} typeFTM3_C7VBITS;
sfr volatile typeFTM3_C7VBITS FTM3_C7Vbits absolute 0x400B9048;

 typedef struct tagFTM3_CNTINBITS {
  union {
    struct {
      unsigned INIT : 16;
      unsigned : 16;
    };
  };
} typeFTM3_CNTINBITS;
sfr volatile typeFTM3_CNTINBITS FTM3_CNTINbits absolute 0x400B904C;

 typedef struct tagFTM3_STATUSBITS {
  union {
    struct {
      unsigned CH0F : 1;
      unsigned CH1F : 1;
      unsigned CH2F : 1;
      unsigned CH3F : 1;
      unsigned CH4F : 1;
      unsigned CH5F : 1;
      unsigned CH6F : 1;
      unsigned CH7F : 1;
      unsigned : 24;
    };
  };
} typeFTM3_STATUSBITS;
sfr volatile typeFTM3_STATUSBITS FTM3_STATUSbits absolute 0x400B9050;

 typedef struct tagFTM3_MODEBITS {
  union {
    struct {
      unsigned FTMEN : 1;
      unsigned INIT : 1;
      unsigned WPDIS : 1;
      unsigned PWMSYNC : 1;
      unsigned CAPTEST : 1;
      unsigned FAULTM : 2;
      unsigned FAULTIE : 1;
      unsigned : 24;
    };
  };
} typeFTM3_MODEBITS;
sfr volatile typeFTM3_MODEBITS FTM3_MODEbits absolute 0x400B9054;

 typedef struct tagFTM3_SYNCBITS {
  union {
    struct {
      unsigned CNTMIN : 1;
      unsigned CNTMAX : 1;
      unsigned REINIT : 1;
      unsigned SYNCHOM : 1;
      unsigned TRIG0 : 1;
      unsigned TRIG1 : 1;
      unsigned TRIG2 : 1;
      unsigned SWSYNC : 1;
      unsigned : 24;
    };
  };
} typeFTM3_SYNCBITS;
sfr volatile typeFTM3_SYNCBITS FTM3_SYNCbits absolute 0x400B9058;

 typedef struct tagFTM3_OUTINITBITS {
  union {
    struct {
      unsigned CH0OI : 1;
      unsigned CH1OI : 1;
      unsigned CH2OI : 1;
      unsigned CH3OI : 1;
      unsigned CH4OI : 1;
      unsigned CH5OI : 1;
      unsigned CH6OI : 1;
      unsigned CH7OI : 1;
      unsigned : 24;
    };
  };
} typeFTM3_OUTINITBITS;
sfr volatile typeFTM3_OUTINITBITS FTM3_OUTINITbits absolute 0x400B905C;

 typedef struct tagFTM3_OUTMASKBITS {
  union {
    struct {
      unsigned CH0OM : 1;
      unsigned CH1OM : 1;
      unsigned CH2OM : 1;
      unsigned CH3OM : 1;
      unsigned CH4OM : 1;
      unsigned CH5OM : 1;
      unsigned CH6OM : 1;
      unsigned CH7OM : 1;
      unsigned : 24;
    };
  };
} typeFTM3_OUTMASKBITS;
sfr volatile typeFTM3_OUTMASKBITS FTM3_OUTMASKbits absolute 0x400B9060;

 typedef struct tagFTM3_COMBINEBITS {
  union {
    struct {
      unsigned COMBINE0 : 1;
      unsigned COMP0 : 1;
      unsigned DECAPEN0 : 1;
      unsigned DECAP0 : 1;
      unsigned DTEN0 : 1;
      unsigned SYNCEN0 : 1;
      unsigned FAULTEN0 : 1;
      unsigned : 1;
      unsigned COMBINE1 : 1;
      unsigned COMP1 : 1;
      unsigned DECAPEN1 : 1;
      unsigned DECAP1 : 1;
      unsigned DTEN1 : 1;
      unsigned SYNCEN1 : 1;
      unsigned FAULTEN1 : 1;
      unsigned : 1;
      unsigned COMBINE2 : 1;
      unsigned COMP2 : 1;
      unsigned DECAPEN2 : 1;
      unsigned DECAP2 : 1;
      unsigned DTEN2 : 1;
      unsigned SYNCEN2 : 1;
      unsigned FAULTEN2 : 1;
      unsigned : 1;
      unsigned COMBINE3 : 1;
      unsigned COMP3 : 1;
      unsigned DECAPEN3 : 1;
      unsigned DECAP3 : 1;
      unsigned DTEN3 : 1;
      unsigned SYNCEN3 : 1;
      unsigned FAULTEN3 : 1;
      unsigned : 1;
    };
  };
} typeFTM3_COMBINEBITS;
sfr volatile typeFTM3_COMBINEBITS FTM3_COMBINEbits absolute 0x400B9064;

 typedef struct tagFTM3_DEADTIMEBITS {
  union {
    struct {
      unsigned DTVAL : 6;
      unsigned DTPS : 2;
      unsigned : 24;
    };
  };
} typeFTM3_DEADTIMEBITS;
sfr volatile typeFTM3_DEADTIMEBITS FTM3_DEADTIMEbits absolute 0x400B9068;

 typedef struct tagFTM3_EXTTRIGBITS {
  union {
    struct {
      unsigned CH2TRIG : 1;
      unsigned CH3TRIG : 1;
      unsigned CH4TRIG : 1;
      unsigned CH5TRIG : 1;
      unsigned CH0TRIG : 1;
      unsigned CH1TRIG : 1;
      unsigned INITTRIGEN : 1;
      unsigned TRIGF : 1;
      unsigned : 24;
    };
  };
} typeFTM3_EXTTRIGBITS;
sfr volatile typeFTM3_EXTTRIGBITS FTM3_EXTTRIGbits absolute 0x400B906C;

 typedef struct tagFTM3_POLBITS {
  union {
    struct {
      unsigned POL0 : 1;
      unsigned POL1 : 1;
      unsigned POL2 : 1;
      unsigned POL3 : 1;
      unsigned POL4 : 1;
      unsigned POL5 : 1;
      unsigned POL6 : 1;
      unsigned POL7 : 1;
      unsigned : 24;
    };
  };
} typeFTM3_POLBITS;
sfr volatile typeFTM3_POLBITS FTM3_POLbits absolute 0x400B9070;

 typedef struct tagFTM3_FMSBITS {
  union {
    struct {
      unsigned FAULTF0 : 1;
      unsigned FAULTF1 : 1;
      unsigned FAULTF2 : 1;
      unsigned FAULTF3 : 1;
      unsigned : 1;
      unsigned FAULTIN : 1;
      unsigned WPEN : 1;
      unsigned FAULTF : 1;
      unsigned : 24;
    };
  };
} typeFTM3_FMSBITS;
sfr volatile typeFTM3_FMSBITS FTM3_FMSbits absolute 0x400B9074;

 typedef struct tagFTM3_FILTERBITS {
  union {
    struct {
      unsigned CH0FVAL : 4;
      unsigned CH1FVAL : 4;
      unsigned CH2FVAL : 4;
      unsigned CH3FVAL : 4;
      unsigned : 16;
    };
  };
} typeFTM3_FILTERBITS;
sfr volatile typeFTM3_FILTERBITS FTM3_FILTERbits absolute 0x400B9078;

 typedef struct tagFTM3_FLTCTRLBITS {
  union {
    struct {
      unsigned FAULT0EN : 1;
      unsigned FAULT1EN : 1;
      unsigned FAULT2EN : 1;
      unsigned FAULT3EN : 1;
      unsigned FFLTR0EN : 1;
      unsigned FFLTR1EN : 1;
      unsigned FFLTR2EN : 1;
      unsigned FFLTR3EN : 1;
      unsigned FFVAL : 4;
      unsigned : 20;
    };
  };
} typeFTM3_FLTCTRLBITS;
sfr volatile typeFTM3_FLTCTRLBITS FTM3_FLTCTRLbits absolute 0x400B907C;

 typedef struct tagFTM3_QDCTRLBITS {
  union {
    struct {
      unsigned QUADEN : 1;
      unsigned TOFDIR : 1;
      unsigned QUADIR : 1;
      unsigned QUADMODE : 1;
      unsigned PHBPOL : 1;
      unsigned PHAPOL : 1;
      unsigned PHBFLTREN : 1;
      unsigned PHAFLTREN : 1;
      unsigned : 24;
    };
  };
} typeFTM3_QDCTRLBITS;
sfr volatile typeFTM3_QDCTRLBITS FTM3_QDCTRLbits absolute 0x400B9080;

 typedef struct tagFTM3_CONFBITS {
  union {
    struct {
      unsigned NUMTOF : 5;
      unsigned : 1;
      unsigned BDMMODE : 2;
      unsigned : 1;
      unsigned GTBEEN : 1;
      unsigned GTBEOUT : 1;
      unsigned : 21;
    };
  };
} typeFTM3_CONFBITS;
sfr volatile typeFTM3_CONFBITS FTM3_CONFbits absolute 0x400B9084;

 typedef struct tagFTM3_FLTPOLBITS {
  union {
    struct {
      unsigned FLT0POL : 1;
      unsigned FLT1POL : 1;
      unsigned FLT2POL : 1;
      unsigned FLT3POL : 1;
      unsigned : 28;
    };
  };
} typeFTM3_FLTPOLBITS;
sfr volatile typeFTM3_FLTPOLBITS FTM3_FLTPOLbits absolute 0x400B9088;

 typedef struct tagFTM3_SYNCONFBITS {
  union {
    struct {
      unsigned HWTRIGMODE : 1;
      unsigned : 1;
      unsigned CNTINC : 1;
      unsigned : 1;
      unsigned INVC : 1;
      unsigned SWOC : 1;
      unsigned : 1;
      unsigned SYNCMODE : 1;
      unsigned SWRSTCNT : 1;
      unsigned SWWRBUF : 1;
      unsigned SWOM : 1;
      unsigned SWINVC : 1;
      unsigned SWSOC : 1;
      unsigned : 3;
      unsigned HWRSTCNT : 1;
      unsigned HWWRBUF : 1;
      unsigned HWOM : 1;
      unsigned HWINVC : 1;
      unsigned HWSOC : 1;
      unsigned : 11;
    };
  };
} typeFTM3_SYNCONFBITS;
sfr volatile typeFTM3_SYNCONFBITS FTM3_SYNCONFbits absolute 0x400B908C;

 typedef struct tagFTM3_INVCTRLBITS {
  union {
    struct {
      unsigned INV0EN : 1;
      unsigned INV1EN : 1;
      unsigned INV2EN : 1;
      unsigned INV3EN : 1;
      unsigned : 28;
    };
  };
} typeFTM3_INVCTRLBITS;
sfr volatile typeFTM3_INVCTRLBITS FTM3_INVCTRLbits absolute 0x400B9090;

 typedef struct tagFTM3_SWOCTRLBITS {
  union {
    struct {
      unsigned CH0OC : 1;
      unsigned CH1OC : 1;
      unsigned CH2OC : 1;
      unsigned CH3OC : 1;
      unsigned CH4OC : 1;
      unsigned CH5OC : 1;
      unsigned CH6OC : 1;
      unsigned CH7OC : 1;
      unsigned CH0OCV : 1;
      unsigned CH1OCV : 1;
      unsigned CH2OCV : 1;
      unsigned CH3OCV : 1;
      unsigned CH4OCV : 1;
      unsigned CH5OCV : 1;
      unsigned CH6OCV : 1;
      unsigned CH7OCV : 1;
      unsigned : 16;
    };
  };
} typeFTM3_SWOCTRLBITS;
sfr volatile typeFTM3_SWOCTRLBITS FTM3_SWOCTRLbits absolute 0x400B9094;

 typedef struct tagFTM3_PWMLOADBITS {
  union {
    struct {
      unsigned CH0SEL : 1;
      unsigned CH1SEL : 1;
      unsigned CH2SEL : 1;
      unsigned CH3SEL : 1;
      unsigned CH4SEL : 1;
      unsigned CH5SEL : 1;
      unsigned CH6SEL : 1;
      unsigned CH7SEL : 1;
      unsigned : 1;
      unsigned LDOK : 1;
      unsigned : 22;
    };
  };
} typeFTM3_PWMLOADBITS;
sfr volatile typeFTM3_PWMLOADBITS FTM3_PWMLOADbits absolute 0x400B9098;

 typedef struct tagADC0_SC1ABITS {
  union {
    struct {
      unsigned ADCH : 5;
      unsigned DIFF : 1;
      unsigned AIEN : 1;
      unsigned COCO : 1;
      unsigned : 24;
    };
  };
} typeADC0_SC1ABITS;
sfr volatile typeADC0_SC1ABITS ADC0_SC1Abits absolute 0x4003B000;

 typedef struct tagADC0_SC1BBITS {
  union {
    struct {
      unsigned ADCH : 5;
      unsigned DIFF : 1;
      unsigned AIEN : 1;
      unsigned COCO : 1;
      unsigned : 24;
    };
  };
} typeADC0_SC1BBITS;
sfr volatile typeADC0_SC1BBITS ADC0_SC1Bbits absolute 0x4003B004;

 typedef struct tagADC0_CFG1BITS {
  union {
    struct {
      unsigned ADICLK : 2;
      unsigned MODE : 2;
      unsigned ADLSMP : 1;
      unsigned ADIV : 2;
      unsigned ADLPC : 1;
      unsigned : 24;
    };
  };
} typeADC0_CFG1BITS;
sfr volatile typeADC0_CFG1BITS ADC0_CFG1bits absolute 0x4003B008;

 typedef struct tagADC0_CFG2BITS {
  union {
    struct {
      unsigned ADLSTS : 2;
      unsigned ADHSC : 1;
      unsigned ADACKEN : 1;
      unsigned MUXSEL : 1;
      unsigned : 27;
    };
  };
} typeADC0_CFG2BITS;
sfr volatile typeADC0_CFG2BITS ADC0_CFG2bits absolute 0x4003B00C;

 typedef struct tagADC0_RABITS {
  union {
    struct {
      unsigned D : 16;
      unsigned : 16;
    };
  };
} typeADC0_RABITS;
sfr volatile typeADC0_RABITS ADC0_RAbits absolute 0x4003B010;

 typedef struct tagADC0_RBBITS {
  union {
    struct {
      unsigned D : 16;
      unsigned : 16;
    };
  };
} typeADC0_RBBITS;
sfr volatile typeADC0_RBBITS ADC0_RBbits absolute 0x4003B014;

 typedef struct tagADC0_CV1BITS {
  union {
    struct {
      unsigned CV : 16;
      unsigned : 16;
    };
  };
} typeADC0_CV1BITS;
sfr volatile typeADC0_CV1BITS ADC0_CV1bits absolute 0x4003B018;

 typedef struct tagADC0_CV2BITS {
  union {
    struct {
      unsigned CV : 16;
      unsigned : 16;
    };
  };
} typeADC0_CV2BITS;
sfr volatile typeADC0_CV2BITS ADC0_CV2bits absolute 0x4003B01C;

 typedef struct tagADC0_SC2BITS {
  union {
    struct {
      unsigned REFSEL : 2;
      unsigned DMAEN : 1;
      unsigned ACREN : 1;
      unsigned ACFGT : 1;
      unsigned ACFE : 1;
      unsigned ADTRG : 1;
      unsigned ADACT : 1;
      unsigned : 24;
    };
  };
} typeADC0_SC2BITS;
sfr volatile typeADC0_SC2BITS ADC0_SC2bits absolute 0x4003B020;

 typedef struct tagADC0_SC3BITS {
  union {
    struct {
      unsigned AVGS : 2;
      unsigned AVGE : 1;
      unsigned ADCO : 1;
      unsigned : 2;
      unsigned CALF : 1;
      unsigned CAL : 1;
      unsigned : 24;
    };
  };
} typeADC0_SC3BITS;
sfr volatile typeADC0_SC3BITS ADC0_SC3bits absolute 0x4003B024;

 typedef struct tagADC0_OFSBITS {
  union {
    struct {
      unsigned OFS : 16;
      unsigned : 16;
    };
  };
} typeADC0_OFSBITS;
sfr volatile typeADC0_OFSBITS ADC0_OFSbits absolute 0x4003B028;

 typedef struct tagADC0_PGBITS {
  union {
    struct {
      unsigned PG : 16;
      unsigned : 16;
    };
  };
} typeADC0_PGBITS;
sfr volatile typeADC0_PGBITS ADC0_PGbits absolute 0x4003B02C;

 typedef struct tagADC0_MGBITS {
  union {
    struct {
      unsigned MG : 16;
      unsigned : 16;
    };
  };
} typeADC0_MGBITS;
sfr volatile typeADC0_MGBITS ADC0_MGbits absolute 0x4003B030;

 typedef struct tagADC0_CLPDBITS {
  union {
    struct {
      unsigned CLPD : 6;
      unsigned : 26;
    };
  };
} typeADC0_CLPDBITS;
sfr volatile typeADC0_CLPDBITS ADC0_CLPDbits absolute 0x4003B034;

 typedef struct tagADC0_CLPSBITS {
  union {
    struct {
      unsigned CLPS : 6;
      unsigned : 26;
    };
  };
} typeADC0_CLPSBITS;
sfr volatile typeADC0_CLPSBITS ADC0_CLPSbits absolute 0x4003B038;

 typedef struct tagADC0_CLP4BITS {
  union {
    struct {
      unsigned CLP4 : 10;
      unsigned : 22;
    };
  };
} typeADC0_CLP4BITS;
sfr volatile typeADC0_CLP4BITS ADC0_CLP4bits absolute 0x4003B03C;

 typedef struct tagADC0_CLP3BITS {
  union {
    struct {
      unsigned CLP3 : 9;
      unsigned : 23;
    };
  };
} typeADC0_CLP3BITS;
sfr volatile typeADC0_CLP3BITS ADC0_CLP3bits absolute 0x4003B040;

 typedef struct tagADC0_CLP2BITS {
  union {
    struct {
      unsigned CLP2 : 8;
      unsigned : 24;
    };
  };
} typeADC0_CLP2BITS;
sfr volatile typeADC0_CLP2BITS ADC0_CLP2bits absolute 0x4003B044;

 typedef struct tagADC0_CLP1BITS {
  union {
    struct {
      unsigned CLP1 : 7;
      unsigned : 25;
    };
  };
} typeADC0_CLP1BITS;
sfr volatile typeADC0_CLP1BITS ADC0_CLP1bits absolute 0x4003B048;

 typedef struct tagADC0_CLP0BITS {
  union {
    struct {
      unsigned CLP0 : 6;
      unsigned : 26;
    };
  };
} typeADC0_CLP0BITS;
sfr volatile typeADC0_CLP0BITS ADC0_CLP0bits absolute 0x4003B04C;

 typedef struct tagADC0_CLMDBITS {
  union {
    struct {
      unsigned CLMD : 6;
      unsigned : 26;
    };
  };
} typeADC0_CLMDBITS;
sfr volatile typeADC0_CLMDBITS ADC0_CLMDbits absolute 0x4003B054;

 typedef struct tagADC0_CLMSBITS {
  union {
    struct {
      unsigned CLMS : 6;
      unsigned : 26;
    };
  };
} typeADC0_CLMSBITS;
sfr volatile typeADC0_CLMSBITS ADC0_CLMSbits absolute 0x4003B058;

 typedef struct tagADC0_CLM4BITS {
  union {
    struct {
      unsigned CLM4 : 10;
      unsigned : 22;
    };
  };
} typeADC0_CLM4BITS;
sfr volatile typeADC0_CLM4BITS ADC0_CLM4bits absolute 0x4003B05C;

 typedef struct tagADC0_CLM3BITS {
  union {
    struct {
      unsigned CLM3 : 9;
      unsigned : 23;
    };
  };
} typeADC0_CLM3BITS;
sfr volatile typeADC0_CLM3BITS ADC0_CLM3bits absolute 0x4003B060;

 typedef struct tagADC0_CLM2BITS {
  union {
    struct {
      unsigned CLM2 : 8;
      unsigned : 24;
    };
  };
} typeADC0_CLM2BITS;
sfr volatile typeADC0_CLM2BITS ADC0_CLM2bits absolute 0x4003B064;

 typedef struct tagADC0_CLM1BITS {
  union {
    struct {
      unsigned CLM1 : 7;
      unsigned : 25;
    };
  };
} typeADC0_CLM1BITS;
sfr volatile typeADC0_CLM1BITS ADC0_CLM1bits absolute 0x4003B068;

 typedef struct tagADC0_CLM0BITS {
  union {
    struct {
      unsigned CLM0 : 6;
      unsigned : 26;
    };
  };
} typeADC0_CLM0BITS;
sfr volatile typeADC0_CLM0BITS ADC0_CLM0bits absolute 0x4003B06C;

 typedef struct tagRTC_TSRBITS {
  union {
    struct {
      unsigned TSR : 32;
    };
  };
} typeRTC_TSRBITS;
sfr volatile typeRTC_TSRBITS RTC_TSRbits absolute 0x4003D000;

 typedef struct tagRTC_TPRBITS {
  union {
    struct {
      unsigned TPR : 16;
      unsigned : 16;
    };
  };
} typeRTC_TPRBITS;
sfr volatile typeRTC_TPRBITS RTC_TPRbits absolute 0x4003D004;

 typedef struct tagRTC_TARBITS {
  union {
    struct {
      unsigned TAR : 32;
    };
  };
} typeRTC_TARBITS;
sfr volatile typeRTC_TARBITS RTC_TARbits absolute 0x4003D008;

 typedef struct tagRTC_TCRBITS {
  union {
    struct {
      unsigned TCR : 8;
      unsigned CIR : 8;
      unsigned TCV : 8;
      unsigned CIC : 8;
    };
  };
} typeRTC_TCRBITS;
sfr volatile typeRTC_TCRBITS RTC_TCRbits absolute 0x4003D00C;

 typedef struct tagRTC_CRBITS {
  union {
    struct {
      unsigned SWR : 1;
      unsigned WPE : 1;
      unsigned SUP : 1;
      unsigned UM : 1;
      unsigned WPS : 1;
      unsigned : 3;
      unsigned OSCE : 1;
      unsigned CLKO : 1;
      unsigned SC16P : 1;
      unsigned SC8P : 1;
      unsigned SC4P : 1;
      unsigned SC2P : 1;
      unsigned : 18;
    };
  };
} typeRTC_CRBITS;
sfr volatile typeRTC_CRBITS RTC_CRbits absolute 0x4003D010;

 typedef struct tagRTC_SRBITS {
  union {
    struct {
      unsigned TIF : 1;
      unsigned TOF : 1;
      unsigned TAF : 1;
      unsigned : 1;
      unsigned TCE : 1;
      unsigned : 27;
    };
  };
} typeRTC_SRBITS;
sfr volatile typeRTC_SRBITS RTC_SRbits absolute 0x4003D014;

 typedef struct tagRTC_LRBITS {
  union {
    struct {
      unsigned : 3;
      unsigned TCL : 1;
      unsigned CRL : 1;
      unsigned SRL : 1;
      unsigned LRL : 1;
      unsigned : 25;
    };
  };
} typeRTC_LRBITS;
sfr volatile typeRTC_LRBITS RTC_LRbits absolute 0x4003D018;

 typedef struct tagRTC_IERBITS {
  union {
    struct {
      unsigned TIIE : 1;
      unsigned TOIE : 1;
      unsigned TAIE : 1;
      unsigned : 1;
      unsigned TSIE : 1;
      unsigned : 2;
      unsigned WPON : 1;
      unsigned : 24;
    };
  };
} typeRTC_IERBITS;
sfr volatile typeRTC_IERBITS RTC_IERbits absolute 0x4003D01C;

 typedef struct tagRTC_WARBITS {
  union {
    struct {
      unsigned TSRW : 1;
      unsigned TPRW : 1;
      unsigned TARW : 1;
      unsigned TCRW : 1;
      unsigned CRW : 1;
      unsigned SRW : 1;
      unsigned LRW : 1;
      unsigned IERW : 1;
      unsigned : 24;
    };
  };
} typeRTC_WARBITS;
sfr volatile typeRTC_WARBITS RTC_WARbits absolute 0x4003D800;

 typedef struct tagRTC_RARBITS {
  union {
    struct {
      unsigned TSRR : 1;
      unsigned TPRR : 1;
      unsigned TARR : 1;
      unsigned TCRR : 1;
      unsigned CRR : 1;
      unsigned SRR : 1;
      unsigned LRR : 1;
      unsigned IERR : 1;
      unsigned : 24;
    };
  };
} typeRTC_RARBITS;
sfr volatile typeRTC_RARBITS RTC_RARbits absolute 0x4003D804;

 typedef struct tagRFVBAT_REG0BITS {
  union {
    struct {
      unsigned LL : 8;
      unsigned LH : 8;
      unsigned HL : 8;
      unsigned HH : 8;
    };
  };
} typeRFVBAT_REG0BITS;
sfr volatile typeRFVBAT_REG0BITS RFVBAT_REG0bits absolute 0x4003E000;

 typedef struct tagRFVBAT_REG1BITS {
  union {
    struct {
      unsigned LL : 8;
      unsigned LH : 8;
      unsigned HL : 8;
      unsigned HH : 8;
    };
  };
} typeRFVBAT_REG1BITS;
sfr volatile typeRFVBAT_REG1BITS RFVBAT_REG1bits absolute 0x4003E004;

 typedef struct tagRFVBAT_REG2BITS {
  union {
    struct {
      unsigned LL : 8;
      unsigned LH : 8;
      unsigned HL : 8;
      unsigned HH : 8;
    };
  };
} typeRFVBAT_REG2BITS;
sfr volatile typeRFVBAT_REG2BITS RFVBAT_REG2bits absolute 0x4003E008;

 typedef struct tagRFVBAT_REG3BITS {
  union {
    struct {
      unsigned LL : 8;
      unsigned LH : 8;
      unsigned HL : 8;
      unsigned HH : 8;
    };
  };
} typeRFVBAT_REG3BITS;
sfr volatile typeRFVBAT_REG3BITS RFVBAT_REG3bits absolute 0x4003E00C;

 typedef struct tagRFVBAT_REG4BITS {
  union {
    struct {
      unsigned LL : 8;
      unsigned LH : 8;
      unsigned HL : 8;
      unsigned HH : 8;
    };
  };
} typeRFVBAT_REG4BITS;
sfr volatile typeRFVBAT_REG4BITS RFVBAT_REG4bits absolute 0x4003E010;

 typedef struct tagRFVBAT_REG5BITS {
  union {
    struct {
      unsigned LL : 8;
      unsigned LH : 8;
      unsigned HL : 8;
      unsigned HH : 8;
    };
  };
} typeRFVBAT_REG5BITS;
sfr volatile typeRFVBAT_REG5BITS RFVBAT_REG5bits absolute 0x4003E014;

 typedef struct tagRFVBAT_REG6BITS {
  union {
    struct {
      unsigned LL : 8;
      unsigned LH : 8;
      unsigned HL : 8;
      unsigned HH : 8;
    };
  };
} typeRFVBAT_REG6BITS;
sfr volatile typeRFVBAT_REG6BITS RFVBAT_REG6bits absolute 0x4003E018;

 typedef struct tagRFVBAT_REG7BITS {
  union {
    struct {
      unsigned LL : 8;
      unsigned LH : 8;
      unsigned HL : 8;
      unsigned HH : 8;
    };
  };
} typeRFVBAT_REG7BITS;
sfr volatile typeRFVBAT_REG7BITS RFVBAT_REG7bits absolute 0x4003E01C;

 typedef struct tagLPTMR0_CSRBITS {
  union {
    struct {
      unsigned TEN : 1;
      unsigned TMS : 1;
      unsigned TFC : 1;
      unsigned TPP : 1;
      unsigned TPS : 2;
      unsigned TIE : 1;
      unsigned TCF : 1;
      unsigned : 24;
    };
  };
} typeLPTMR0_CSRBITS;
sfr volatile typeLPTMR0_CSRBITS LPTMR0_CSRbits absolute 0x40040000;

 typedef struct tagLPTMR0_PSRBITS {
  union {
    struct {
      unsigned PCS : 2;
      unsigned PBYP : 1;
      unsigned PRESCALE : 4;
      unsigned : 25;
    };
  };
} typeLPTMR0_PSRBITS;
sfr volatile typeLPTMR0_PSRBITS LPTMR0_PSRbits absolute 0x40040004;

 typedef struct tagLPTMR0_CMRBITS {
  union {
    struct {
      unsigned COMPARE : 16;
      unsigned : 16;
    };
  };
} typeLPTMR0_CMRBITS;
sfr volatile typeLPTMR0_CMRBITS LPTMR0_CMRbits absolute 0x40040008;

 typedef struct tagLPTMR0_CNRBITS {
  union {
    struct {
      unsigned COUNTER : 16;
      unsigned : 16;
    };
  };
} typeLPTMR0_CNRBITS;
sfr volatile typeLPTMR0_CNRBITS LPTMR0_CNRbits absolute 0x4004000C;

 typedef struct tagLPTMR1_CSRBITS {
  union {
    struct {
      unsigned TEN : 1;
      unsigned TMS : 1;
      unsigned TFC : 1;
      unsigned TPP : 1;
      unsigned TPS : 2;
      unsigned TIE : 1;
      unsigned TCF : 1;
      unsigned : 24;
    };
  };
} typeLPTMR1_CSRBITS;
sfr volatile typeLPTMR1_CSRBITS LPTMR1_CSRbits absolute 0x40044000;

 typedef struct tagLPTMR1_PSRBITS {
  union {
    struct {
      unsigned PCS : 2;
      unsigned PBYP : 1;
      unsigned PRESCALE : 4;
      unsigned : 25;
    };
  };
} typeLPTMR1_PSRBITS;
sfr volatile typeLPTMR1_PSRBITS LPTMR1_PSRbits absolute 0x40044004;

 typedef struct tagLPTMR1_CMRBITS {
  union {
    struct {
      unsigned COMPARE : 16;
      unsigned : 16;
    };
  };
} typeLPTMR1_CMRBITS;
sfr volatile typeLPTMR1_CMRBITS LPTMR1_CMRbits absolute 0x40044008;

 typedef struct tagLPTMR1_CNRBITS {
  union {
    struct {
      unsigned COUNTER : 16;
      unsigned : 16;
    };
  };
} typeLPTMR1_CNRBITS;
sfr volatile typeLPTMR1_CNRBITS LPTMR1_CNRbits absolute 0x4004400C;

 typedef struct tagRFSYS_REG0BITS {
  union {
    struct {
      unsigned LL : 8;
      unsigned LH : 8;
      unsigned HL : 8;
      unsigned HH : 8;
    };
  };
} typeRFSYS_REG0BITS;
sfr volatile typeRFSYS_REG0BITS RFSYS_REG0bits absolute 0x40041000;

 typedef struct tagRFSYS_REG1BITS {
  union {
    struct {
      unsigned LL : 8;
      unsigned LH : 8;
      unsigned HL : 8;
      unsigned HH : 8;
    };
  };
} typeRFSYS_REG1BITS;
sfr volatile typeRFSYS_REG1BITS RFSYS_REG1bits absolute 0x40041004;

 typedef struct tagRFSYS_REG2BITS {
  union {
    struct {
      unsigned LL : 8;
      unsigned LH : 8;
      unsigned HL : 8;
      unsigned HH : 8;
    };
  };
} typeRFSYS_REG2BITS;
sfr volatile typeRFSYS_REG2BITS RFSYS_REG2bits absolute 0x40041008;

 typedef struct tagRFSYS_REG3BITS {
  union {
    struct {
      unsigned LL : 8;
      unsigned LH : 8;
      unsigned HL : 8;
      unsigned HH : 8;
    };
  };
} typeRFSYS_REG3BITS;
sfr volatile typeRFSYS_REG3BITS RFSYS_REG3bits absolute 0x4004100C;

 typedef struct tagRFSYS_REG4BITS {
  union {
    struct {
      unsigned LL : 8;
      unsigned LH : 8;
      unsigned HL : 8;
      unsigned HH : 8;
    };
  };
} typeRFSYS_REG4BITS;
sfr volatile typeRFSYS_REG4BITS RFSYS_REG4bits absolute 0x40041010;

 typedef struct tagRFSYS_REG5BITS {
  union {
    struct {
      unsigned LL : 8;
      unsigned LH : 8;
      unsigned HL : 8;
      unsigned HH : 8;
    };
  };
} typeRFSYS_REG5BITS;
sfr volatile typeRFSYS_REG5BITS RFSYS_REG5bits absolute 0x40041014;

 typedef struct tagRFSYS_REG6BITS {
  union {
    struct {
      unsigned LL : 8;
      unsigned LH : 8;
      unsigned HL : 8;
      unsigned HH : 8;
    };
  };
} typeRFSYS_REG6BITS;
sfr volatile typeRFSYS_REG6BITS RFSYS_REG6bits absolute 0x40041018;

 typedef struct tagRFSYS_REG7BITS {
  union {
    struct {
      unsigned LL : 8;
      unsigned LH : 8;
      unsigned HL : 8;
      unsigned HH : 8;
    };
  };
} typeRFSYS_REG7BITS;
sfr volatile typeRFSYS_REG7BITS RFSYS_REG7bits absolute 0x4004101C;

 typedef struct tagTSI0_GENCSBITS {
  union {
    struct {
      unsigned EOSDMEO : 1;
      unsigned CURSW : 1;
      unsigned EOSF : 1;
      unsigned SCNIP : 1;
      unsigned STM : 1;
      unsigned STPE : 1;
      unsigned TSIIEN : 1;
      unsigned TSIEN : 1;
      unsigned NSCN : 5;
      unsigned PS : 3;
      unsigned EXTCHRG : 3;
      unsigned DVOLT : 2;
      unsigned REFCHRG : 3;
      unsigned MODE : 4;
      unsigned ESOR : 1;
      unsigned : 2;
      unsigned OUTRGF : 1;
    };
  };
} typeTSI0_GENCSBITS;
sfr volatile typeTSI0_GENCSBITS TSI0_GENCSbits absolute 0x40045000;

 typedef struct tagTSI0_DATABITS {
  union {
    struct {
      unsigned TSICNT : 16;
      unsigned : 6;
      unsigned SWTS : 1;
      unsigned DMAEN : 1;
      unsigned : 4;
      unsigned TSICH : 4;
    };
  };
} typeTSI0_DATABITS;
sfr volatile typeTSI0_DATABITS TSI0_DATAbits absolute 0x40045004;

 typedef struct tagTSI0_TSHDBITS {
  union {
    struct {
      unsigned THRESL : 16;
      unsigned THRESH : 16;
    };
  };
} typeTSI0_TSHDBITS;
sfr volatile typeTSI0_TSHDBITS TSI0_TSHDbits absolute 0x40045008;

 typedef struct tagSIM_SOPT1BITS {
  union {
    struct {
      unsigned : 12;
      unsigned RAMSIZE : 4;
      unsigned : 2;
      unsigned OSC32KSEL : 2;
      unsigned : 9;
      unsigned USBVSTBY : 1;
      unsigned USBSSTBY : 1;
      unsigned USBREGEN : 1;
    };
  };
} typeSIM_SOPT1BITS;
sfr volatile typeSIM_SOPT1BITS SIM_SOPT1bits absolute 0x40047000;

 typedef struct tagSIM_SOPT1CFGBITS {
  union {
    struct {
      unsigned : 24;
      unsigned URWE : 1;
      unsigned UVSWE : 1;
      unsigned USSWE : 1;
      unsigned : 5;
    };
  };
} typeSIM_SOPT1CFGBITS;
sfr volatile typeSIM_SOPT1CFGBITS SIM_SOPT1CFGbits absolute 0x40047004;

 typedef struct tagSIM_SOPT2BITS {
  union {
    struct {
      unsigned : 4;
      unsigned RTCCLKOUTSEL : 1;
      unsigned CLKOUTSEL : 3;
      unsigned FBSL : 2;
      unsigned : 2;
      unsigned TRACECLKSEL : 1;
      unsigned : 3;
      unsigned PLLFLLSEL : 2;
      unsigned USBSRC : 1;
      unsigned : 3;
      unsigned FLEXIOSRC : 2;
      unsigned TPMSRC : 2;
      unsigned LPUARTSRC : 2;
      unsigned SDHCSRC : 2;
      unsigned EMVSIMSRC : 2;
    };
  };
} typeSIM_SOPT2BITS;
sfr volatile typeSIM_SOPT2BITS SIM_SOPT2bits absolute 0x40048004;

 typedef struct tagSIM_SOPT4BITS {
  union {
    struct {
      unsigned FTM0FLT0 : 1;
      unsigned FTM0FLT1 : 1;
      unsigned : 2;
      unsigned FTM1FLT0 : 1;
      unsigned : 3;
      unsigned FTM2FLT0 : 1;
      unsigned : 3;
      unsigned FTM3FLT0 : 1;
      unsigned : 5;
      unsigned FTM1CH0SRC : 2;
      unsigned FTM2CH0SRC : 2;
      unsigned FTM2CH1SRC : 1;
      unsigned : 1;
      unsigned FTM0CLKSEL : 1;
      unsigned FTM1CLKSEL : 1;
      unsigned FTM2CLKSEL : 1;
      unsigned FTM3CLKSEL : 1;
      unsigned FTM0TRG0SRC : 1;
      unsigned FTM0TRG1SRC : 1;
      unsigned FTM3TRG0SRC : 1;
      unsigned FTM3TRG1SRC : 1;
    };
  };
} typeSIM_SOPT4BITS;
sfr volatile typeSIM_SOPT4BITS SIM_SOPT4bits absolute 0x4004800C;

 typedef struct tagSIM_SOPT5BITS {
  union {
    struct {
      unsigned : 16;
      unsigned LPUART0TXSRC : 2;
      unsigned LPUART0RXSRC : 2;
      unsigned LPUART1TXSRC : 2;
      unsigned LPUART1RXSRC : 2;
      unsigned : 8;
    };
  };
} typeSIM_SOPT5BITS;
sfr volatile typeSIM_SOPT5BITS SIM_SOPT5bits absolute 0x40048010;

 typedef struct tagSIM_SOPT7BITS {
  union {
    struct {
      unsigned ADC0TRGSEL : 4;
      unsigned ADC0PRETRGSEL : 1;
      unsigned : 2;
      unsigned ADC0ALTTRGEN : 1;
      unsigned : 24;
    };
  };
} typeSIM_SOPT7BITS;
sfr volatile typeSIM_SOPT7BITS SIM_SOPT7bits absolute 0x40048018;

 typedef struct tagSIM_SOPT8BITS {
  union {
    struct {
      unsigned FTM0SYNCBIT : 1;
      unsigned FTM1SYNCBIT : 1;
      unsigned FTM2SYNCBIT : 1;
      unsigned FTM3SYNCBIT : 1;
      unsigned : 12;
      unsigned FTM0OCH0SRC : 1;
      unsigned FTM0OCH1SRC : 1;
      unsigned FTM0OCH2SRC : 1;
      unsigned FTM0OCH3SRC : 1;
      unsigned FTM0OCH4SRC : 1;
      unsigned FTM0OCH5SRC : 1;
      unsigned FTM0OCH6SRC : 1;
      unsigned FTM0OCH7SRC : 1;
      unsigned FTM3OCH0SRC : 1;
      unsigned FTM3OCH1SRC : 1;
      unsigned FTM3OCH2SRC : 1;
      unsigned FTM3OCH3SRC : 1;
      unsigned FTM3OCH4SRC : 1;
      unsigned FTM3OCH5SRC : 1;
      unsigned FTM3OCH6SRC : 1;
      unsigned FTM3OCH7SRC : 1;
    };
  };
} typeSIM_SOPT8BITS;
sfr volatile typeSIM_SOPT8BITS SIM_SOPT8bits absolute 0x4004801C;

 typedef struct tagSIM_SOPT9BITS {
  union {
    struct {
      unsigned : 18;
      unsigned TPM1CH0SRC : 2;
      unsigned TPM2CH0SRC : 2;
      unsigned : 3;
      unsigned TPM1CLKSEL : 1;
      unsigned TPM2CLKSEL : 1;
      unsigned : 5;
    };
  };
} typeSIM_SOPT9BITS;
sfr volatile typeSIM_SOPT9BITS SIM_SOPT9bits absolute 0x40048020;

 typedef struct tagSIM_SDIDBITS {
  union {
    struct {
      unsigned PINID : 4;
      unsigned FAMID : 3;
      unsigned DIEID : 5;
      unsigned REVID : 4;
      unsigned : 4;
      unsigned SERIESID : 4;
      unsigned SUBFAMID : 4;
      unsigned FAMILYID : 4;
    };
  };
} typeSIM_SDIDBITS;
sfr volatile typeSIM_SDIDBITS SIM_SDIDbits absolute 0x40048024;

 typedef struct tagSIM_SCGC1BITS {
  union {
    struct {
      unsigned : 6;
      unsigned I2C2 : 1;
      unsigned I2C3 : 1;
      unsigned : 24;
    };
  };
} typeSIM_SCGC1BITS;
sfr volatile typeSIM_SCGC1BITS SIM_SCGC1bits absolute 0x40048028;

 typedef struct tagSIM_SCGC2BITS {
  union {
    struct {
      unsigned : 4;
      unsigned LPUART0 : 1;
      unsigned LPUART1 : 1;
      unsigned LPUART2 : 1;
      unsigned LPUART3 : 1;
      unsigned : 1;
      unsigned TPM1 : 1;
      unsigned TPM2 : 1;
      unsigned : 1;
      unsigned DAC0 : 1;
      unsigned : 7;
      unsigned EMVSIM0 : 1;
      unsigned EMVSIM1 : 1;
      unsigned LPUART4 : 1;
      unsigned : 3;
      unsigned QSPI : 1;
      unsigned : 4;
      unsigned FLEXIO : 1;
    };
  };
} typeSIM_SCGC2BITS;
sfr volatile typeSIM_SCGC2BITS SIM_SCGC2bits absolute 0x4004802C;

 typedef struct tagSIM_SCGC3BITS {
  union {
    struct {
      unsigned TRNG : 1;
      unsigned : 11;
      unsigned SPI2 : 1;
      unsigned : 4;
      unsigned SDHC : 1;
      unsigned : 6;
      unsigned FTM2 : 1;
      unsigned FTM3 : 1;
      unsigned : 6;
    };
  };
} typeSIM_SCGC3BITS;
sfr volatile typeSIM_SCGC3BITS SIM_SCGC3bits absolute 0x40048030;

 typedef struct tagSIM_SCGC4BITS {
  union {
    struct {
      unsigned : 1;
      unsigned EWM : 1;
      unsigned CMT : 1;
      unsigned : 3;
      unsigned I2C0 : 1;
      unsigned I2C1 : 1;
      unsigned : 10;
      unsigned USBOTG : 1;
      unsigned CMP : 1;
      unsigned VREF : 1;
      unsigned : 11;
    };
  };
} typeSIM_SCGC4BITS;
sfr volatile typeSIM_SCGC4BITS SIM_SCGC4bits absolute 0x40048034;

 typedef struct tagSIM_SCGC5BITS {
  union {
    struct {
      unsigned LPTMR : 1;
      unsigned : 3;
      unsigned LPTMR1 : 1;
      unsigned TSI : 1;
      unsigned : 3;
      unsigned PORTA : 1;
      unsigned PORTB : 1;
      unsigned PORTC : 1;
      unsigned PORTD : 1;
      unsigned PORTE : 1;
      unsigned : 18;
    };
  };
} typeSIM_SCGC5BITS;
sfr volatile typeSIM_SCGC5BITS SIM_SCGC5bits absolute 0x40048038;

 typedef struct tagSIM_SCGC6BITS {
  union {
    struct {
      unsigned FTF : 1;
      unsigned DMAMUX : 1;
      unsigned : 10;
      unsigned SPI0 : 1;
      unsigned SPI1 : 1;
      unsigned : 1;
      unsigned I2S : 1;
      unsigned : 2;
      unsigned CRC : 1;
      unsigned : 2;
      unsigned USBDCD : 1;
      unsigned PDB : 1;
      unsigned PIT : 1;
      unsigned FTM0 : 1;
      unsigned FTM1 : 1;
      unsigned FTM2 : 1;
      unsigned ADC0 : 1;
      unsigned : 1;
      unsigned RTC : 1;
      unsigned : 1;
      unsigned DAC0 : 1;
    };
  };
} typeSIM_SCGC6BITS;
sfr volatile typeSIM_SCGC6BITS SIM_SCGC6bits absolute 0x4004803C;

 typedef struct tagSIM_SCGC7BITS {
  union {
    struct {
      unsigned FLEXBUS : 1;
      unsigned DMA_ : 1;
      unsigned MPU : 1;
      unsigned SDRAMC : 1;
      unsigned : 28;
    };
  };
} typeSIM_SCGC7BITS;
sfr volatile typeSIM_SCGC7BITS SIM_SCGC7bits absolute 0x40048040;

 typedef struct tagSIM_CLKDIV1BITS {
  union {
    struct {
      unsigned : 16;
      unsigned OUTDIV4 : 4;
      unsigned OUTDIV3 : 4;
      unsigned OUTDIV2 : 4;
      unsigned OUTDIV1 : 4;
    };
  };
} typeSIM_CLKDIV1BITS;
sfr volatile typeSIM_CLKDIV1BITS SIM_CLKDIV1bits absolute 0x40048044;

 typedef struct tagSIM_CLKDIV2BITS {
  union {
    struct {
      unsigned USBFRAC : 1;
      unsigned USBDIV : 3;
      unsigned : 28;
    };
  };
} typeSIM_CLKDIV2BITS;
sfr volatile typeSIM_CLKDIV2BITS SIM_CLKDIV2bits absolute 0x40048048;

 typedef struct tagSIM_FCFG1BITS {
  union {
    struct {
      unsigned FLASHDIS : 1;
      unsigned FLASHDOZE : 1;
      unsigned : 22;
      unsigned PFSIZE : 4;
      unsigned : 4;
    };
  };
} typeSIM_FCFG1BITS;
sfr volatile typeSIM_FCFG1BITS SIM_FCFG1bits absolute 0x4004804C;

 typedef struct tagSIM_FCFG2BITS {
  union {
    struct {
      unsigned : 16;
      unsigned MAXADDR1 : 7;
      unsigned : 1;
      unsigned MAXADDR0 : 7;
      unsigned : 1;
    };
  };
} typeSIM_FCFG2BITS;
sfr volatile typeSIM_FCFG2BITS SIM_FCFG2bits absolute 0x40048050;

 typedef struct tagSIM_UIDHBITS {
  union {
    struct {
      unsigned UID : 32;
    };
  };
} typeSIM_UIDHBITS;
sfr volatile typeSIM_UIDHBITS SIM_UIDHbits absolute 0x40048054;

 typedef struct tagSIM_UIDMHBITS {
  union {
    struct {
      unsigned UID : 32;
    };
  };
} typeSIM_UIDMHBITS;
sfr volatile typeSIM_UIDMHBITS SIM_UIDMHbits absolute 0x40048058;

 typedef struct tagSIM_UIDMLBITS {
  union {
    struct {
      unsigned UID : 32;
    };
  };
} typeSIM_UIDMLBITS;
sfr volatile typeSIM_UIDMLBITS SIM_UIDMLbits absolute 0x4004805C;

 typedef struct tagSIM_UIDLBITS {
  union {
    struct {
      unsigned UID : 32;
    };
  };
} typeSIM_UIDLBITS;
sfr volatile typeSIM_UIDLBITS SIM_UIDLbits absolute 0x40048060;

 typedef struct tagSIM_CLKDIV3BITS {
  union {
    struct {
      unsigned PLLFLLFRAC : 1;
      unsigned PLLFLLDIV : 3;
      unsigned : 28;
    };
  };
} typeSIM_CLKDIV3BITS;
sfr volatile typeSIM_CLKDIV3BITS SIM_CLKDIV3bits absolute 0x40048064;

 typedef struct tagSIM_CLKDIV4BITS {
  union {
    struct {
      unsigned TRACEFRAC : 1;
      unsigned TRACEDIV : 3;
      unsigned : 28;
    };
  };
} typeSIM_CLKDIV4BITS;
sfr volatile typeSIM_CLKDIV4BITS SIM_CLKDIV4bits absolute 0x40048068;

 typedef struct tagPORTA_PCR0BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR0BITS;
sfr volatile typePORTA_PCR0BITS PORTA_PCR0bits absolute 0x40049000;

 typedef struct tagPORTA_PCR1BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR1BITS;
sfr volatile typePORTA_PCR1BITS PORTA_PCR1bits absolute 0x40049004;

 typedef struct tagPORTA_PCR2BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR2BITS;
sfr volatile typePORTA_PCR2BITS PORTA_PCR2bits absolute 0x40049008;

 typedef struct tagPORTA_PCR3BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR3BITS;
sfr volatile typePORTA_PCR3BITS PORTA_PCR3bits absolute 0x4004900C;

 typedef struct tagPORTA_PCR4BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR4BITS;
sfr volatile typePORTA_PCR4BITS PORTA_PCR4bits absolute 0x40049010;

 typedef struct tagPORTA_PCR5BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR5BITS;
sfr volatile typePORTA_PCR5BITS PORTA_PCR5bits absolute 0x40049014;

 typedef struct tagPORTA_PCR6BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR6BITS;
sfr volatile typePORTA_PCR6BITS PORTA_PCR6bits absolute 0x40049018;

 typedef struct tagPORTA_PCR7BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR7BITS;
sfr volatile typePORTA_PCR7BITS PORTA_PCR7bits absolute 0x4004901C;

 typedef struct tagPORTA_PCR8BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR8BITS;
sfr volatile typePORTA_PCR8BITS PORTA_PCR8bits absolute 0x40049020;

 typedef struct tagPORTA_PCR9BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR9BITS;
sfr volatile typePORTA_PCR9BITS PORTA_PCR9bits absolute 0x40049024;

 typedef struct tagPORTA_PCR10BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR10BITS;
sfr volatile typePORTA_PCR10BITS PORTA_PCR10bits absolute 0x40049028;

 typedef struct tagPORTA_PCR11BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR11BITS;
sfr volatile typePORTA_PCR11BITS PORTA_PCR11bits absolute 0x4004902C;

 typedef struct tagPORTA_PCR12BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR12BITS;
sfr volatile typePORTA_PCR12BITS PORTA_PCR12bits absolute 0x40049030;

 typedef struct tagPORTA_PCR13BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR13BITS;
sfr volatile typePORTA_PCR13BITS PORTA_PCR13bits absolute 0x40049034;

 typedef struct tagPORTA_PCR14BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR14BITS;
sfr volatile typePORTA_PCR14BITS PORTA_PCR14bits absolute 0x40049038;

 typedef struct tagPORTA_PCR15BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR15BITS;
sfr volatile typePORTA_PCR15BITS PORTA_PCR15bits absolute 0x4004903C;

 typedef struct tagPORTA_PCR16BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR16BITS;
sfr volatile typePORTA_PCR16BITS PORTA_PCR16bits absolute 0x40049040;

 typedef struct tagPORTA_PCR17BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR17BITS;
sfr volatile typePORTA_PCR17BITS PORTA_PCR17bits absolute 0x40049044;

 typedef struct tagPORTA_PCR18BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR18BITS;
sfr volatile typePORTA_PCR18BITS PORTA_PCR18bits absolute 0x40049048;

 typedef struct tagPORTA_PCR19BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR19BITS;
sfr volatile typePORTA_PCR19BITS PORTA_PCR19bits absolute 0x4004904C;

 typedef struct tagPORTA_PCR20BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR20BITS;
sfr volatile typePORTA_PCR20BITS PORTA_PCR20bits absolute 0x40049050;

 typedef struct tagPORTA_PCR21BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR21BITS;
sfr volatile typePORTA_PCR21BITS PORTA_PCR21bits absolute 0x40049054;

 typedef struct tagPORTA_PCR22BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR22BITS;
sfr volatile typePORTA_PCR22BITS PORTA_PCR22bits absolute 0x40049058;

 typedef struct tagPORTA_PCR23BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR23BITS;
sfr volatile typePORTA_PCR23BITS PORTA_PCR23bits absolute 0x4004905C;

 typedef struct tagPORTA_PCR24BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR24BITS;
sfr volatile typePORTA_PCR24BITS PORTA_PCR24bits absolute 0x40049060;

 typedef struct tagPORTA_PCR25BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR25BITS;
sfr volatile typePORTA_PCR25BITS PORTA_PCR25bits absolute 0x40049064;

 typedef struct tagPORTA_PCR26BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR26BITS;
sfr volatile typePORTA_PCR26BITS PORTA_PCR26bits absolute 0x40049068;

 typedef struct tagPORTA_PCR27BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR27BITS;
sfr volatile typePORTA_PCR27BITS PORTA_PCR27bits absolute 0x4004906C;

 typedef struct tagPORTA_PCR28BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR28BITS;
sfr volatile typePORTA_PCR28BITS PORTA_PCR28bits absolute 0x40049070;

 typedef struct tagPORTA_PCR29BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR29BITS;
sfr volatile typePORTA_PCR29BITS PORTA_PCR29bits absolute 0x40049074;

 typedef struct tagPORTA_PCR30BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR30BITS;
sfr volatile typePORTA_PCR30BITS PORTA_PCR30bits absolute 0x40049078;

 typedef struct tagPORTA_PCR31BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTA_PCR31BITS;
sfr volatile typePORTA_PCR31BITS PORTA_PCR31bits absolute 0x4004907C;

 typedef struct tagPORTA_GPCLRBITS {
  union {
    struct {
      unsigned GPWD : 16;
      unsigned GPWE : 16;
    };
  };
} typePORTA_GPCLRBITS;
sfr volatile typePORTA_GPCLRBITS PORTA_GPCLRbits absolute 0x40049080;

 typedef struct tagPORTA_GPCHRBITS {
  union {
    struct {
      unsigned GPWD : 16;
      unsigned GPWE : 16;
    };
  };
} typePORTA_GPCHRBITS;
sfr volatile typePORTA_GPCHRBITS PORTA_GPCHRbits absolute 0x40049084;

 typedef struct tagPORTA_ISFRBITS {
  union {
    struct {
      unsigned ISF : 32;
    };
  };
} typePORTA_ISFRBITS;
sfr volatile typePORTA_ISFRBITS PORTA_ISFRbits absolute 0x400490A0;

 typedef struct tagPORTB_PCR0BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR0BITS;
sfr volatile typePORTB_PCR0BITS PORTB_PCR0bits absolute 0x4004A000;

 typedef struct tagPORTB_PCR1BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR1BITS;
sfr volatile typePORTB_PCR1BITS PORTB_PCR1bits absolute 0x4004A004;

 typedef struct tagPORTB_PCR2BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR2BITS;
sfr volatile typePORTB_PCR2BITS PORTB_PCR2bits absolute 0x4004A008;

 typedef struct tagPORTB_PCR3BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR3BITS;
sfr volatile typePORTB_PCR3BITS PORTB_PCR3bits absolute 0x4004A00C;

 typedef struct tagPORTB_PCR4BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR4BITS;
sfr volatile typePORTB_PCR4BITS PORTB_PCR4bits absolute 0x4004A010;

 typedef struct tagPORTB_PCR5BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR5BITS;
sfr volatile typePORTB_PCR5BITS PORTB_PCR5bits absolute 0x4004A014;

 typedef struct tagPORTB_PCR6BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR6BITS;
sfr volatile typePORTB_PCR6BITS PORTB_PCR6bits absolute 0x4004A018;

 typedef struct tagPORTB_PCR7BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR7BITS;
sfr volatile typePORTB_PCR7BITS PORTB_PCR7bits absolute 0x4004A01C;

 typedef struct tagPORTB_PCR8BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR8BITS;
sfr volatile typePORTB_PCR8BITS PORTB_PCR8bits absolute 0x4004A020;

 typedef struct tagPORTB_PCR9BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR9BITS;
sfr volatile typePORTB_PCR9BITS PORTB_PCR9bits absolute 0x4004A024;

 typedef struct tagPORTB_PCR10BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR10BITS;
sfr volatile typePORTB_PCR10BITS PORTB_PCR10bits absolute 0x4004A028;

 typedef struct tagPORTB_PCR11BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR11BITS;
sfr volatile typePORTB_PCR11BITS PORTB_PCR11bits absolute 0x4004A02C;

 typedef struct tagPORTB_PCR12BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR12BITS;
sfr volatile typePORTB_PCR12BITS PORTB_PCR12bits absolute 0x4004A030;

 typedef struct tagPORTB_PCR13BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR13BITS;
sfr volatile typePORTB_PCR13BITS PORTB_PCR13bits absolute 0x4004A034;

 typedef struct tagPORTB_PCR14BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR14BITS;
sfr volatile typePORTB_PCR14BITS PORTB_PCR14bits absolute 0x4004A038;

 typedef struct tagPORTB_PCR15BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR15BITS;
sfr volatile typePORTB_PCR15BITS PORTB_PCR15bits absolute 0x4004A03C;

 typedef struct tagPORTB_PCR16BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR16BITS;
sfr volatile typePORTB_PCR16BITS PORTB_PCR16bits absolute 0x4004A040;

 typedef struct tagPORTB_PCR17BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR17BITS;
sfr volatile typePORTB_PCR17BITS PORTB_PCR17bits absolute 0x4004A044;

 typedef struct tagPORTB_PCR18BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR18BITS;
sfr volatile typePORTB_PCR18BITS PORTB_PCR18bits absolute 0x4004A048;

 typedef struct tagPORTB_PCR19BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR19BITS;
sfr volatile typePORTB_PCR19BITS PORTB_PCR19bits absolute 0x4004A04C;

 typedef struct tagPORTB_PCR20BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR20BITS;
sfr volatile typePORTB_PCR20BITS PORTB_PCR20bits absolute 0x4004A050;

 typedef struct tagPORTB_PCR21BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR21BITS;
sfr volatile typePORTB_PCR21BITS PORTB_PCR21bits absolute 0x4004A054;

 typedef struct tagPORTB_PCR22BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR22BITS;
sfr volatile typePORTB_PCR22BITS PORTB_PCR22bits absolute 0x4004A058;

 typedef struct tagPORTB_PCR23BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR23BITS;
sfr volatile typePORTB_PCR23BITS PORTB_PCR23bits absolute 0x4004A05C;

 typedef struct tagPORTB_PCR24BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR24BITS;
sfr volatile typePORTB_PCR24BITS PORTB_PCR24bits absolute 0x4004A060;

 typedef struct tagPORTB_PCR25BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR25BITS;
sfr volatile typePORTB_PCR25BITS PORTB_PCR25bits absolute 0x4004A064;

 typedef struct tagPORTB_PCR26BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR26BITS;
sfr volatile typePORTB_PCR26BITS PORTB_PCR26bits absolute 0x4004A068;

 typedef struct tagPORTB_PCR27BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR27BITS;
sfr volatile typePORTB_PCR27BITS PORTB_PCR27bits absolute 0x4004A06C;

 typedef struct tagPORTB_PCR28BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR28BITS;
sfr volatile typePORTB_PCR28BITS PORTB_PCR28bits absolute 0x4004A070;

 typedef struct tagPORTB_PCR29BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR29BITS;
sfr volatile typePORTB_PCR29BITS PORTB_PCR29bits absolute 0x4004A074;

 typedef struct tagPORTB_PCR30BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR30BITS;
sfr volatile typePORTB_PCR30BITS PORTB_PCR30bits absolute 0x4004A078;

 typedef struct tagPORTB_PCR31BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTB_PCR31BITS;
sfr volatile typePORTB_PCR31BITS PORTB_PCR31bits absolute 0x4004A07C;

 typedef struct tagPORTB_GPCLRBITS {
  union {
    struct {
      unsigned GPWD : 16;
      unsigned GPWE : 16;
    };
  };
} typePORTB_GPCLRBITS;
sfr volatile typePORTB_GPCLRBITS PORTB_GPCLRbits absolute 0x4004A080;

 typedef struct tagPORTB_GPCHRBITS {
  union {
    struct {
      unsigned GPWD : 16;
      unsigned GPWE : 16;
    };
  };
} typePORTB_GPCHRBITS;
sfr volatile typePORTB_GPCHRBITS PORTB_GPCHRbits absolute 0x4004A084;

 typedef struct tagPORTB_ISFRBITS {
  union {
    struct {
      unsigned ISF : 32;
    };
  };
} typePORTB_ISFRBITS;
sfr volatile typePORTB_ISFRBITS PORTB_ISFRbits absolute 0x4004A0A0;

 typedef struct tagPORTC_PCR0BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR0BITS;
sfr volatile typePORTC_PCR0BITS PORTC_PCR0bits absolute 0x4004B000;

 typedef struct tagPORTC_PCR1BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR1BITS;
sfr volatile typePORTC_PCR1BITS PORTC_PCR1bits absolute 0x4004B004;

 typedef struct tagPORTC_PCR2BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR2BITS;
sfr volatile typePORTC_PCR2BITS PORTC_PCR2bits absolute 0x4004B008;

 typedef struct tagPORTC_PCR3BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR3BITS;
sfr volatile typePORTC_PCR3BITS PORTC_PCR3bits absolute 0x4004B00C;

 typedef struct tagPORTC_PCR4BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR4BITS;
sfr volatile typePORTC_PCR4BITS PORTC_PCR4bits absolute 0x4004B010;

 typedef struct tagPORTC_PCR5BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR5BITS;
sfr volatile typePORTC_PCR5BITS PORTC_PCR5bits absolute 0x4004B014;

 typedef struct tagPORTC_PCR6BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR6BITS;
sfr volatile typePORTC_PCR6BITS PORTC_PCR6bits absolute 0x4004B018;

 typedef struct tagPORTC_PCR7BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR7BITS;
sfr volatile typePORTC_PCR7BITS PORTC_PCR7bits absolute 0x4004B01C;

 typedef struct tagPORTC_PCR8BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR8BITS;
sfr volatile typePORTC_PCR8BITS PORTC_PCR8bits absolute 0x4004B020;

 typedef struct tagPORTC_PCR9BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR9BITS;
sfr volatile typePORTC_PCR9BITS PORTC_PCR9bits absolute 0x4004B024;

 typedef struct tagPORTC_PCR10BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR10BITS;
sfr volatile typePORTC_PCR10BITS PORTC_PCR10bits absolute 0x4004B028;

 typedef struct tagPORTC_PCR11BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR11BITS;
sfr volatile typePORTC_PCR11BITS PORTC_PCR11bits absolute 0x4004B02C;

 typedef struct tagPORTC_PCR12BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR12BITS;
sfr volatile typePORTC_PCR12BITS PORTC_PCR12bits absolute 0x4004B030;

 typedef struct tagPORTC_PCR13BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR13BITS;
sfr volatile typePORTC_PCR13BITS PORTC_PCR13bits absolute 0x4004B034;

 typedef struct tagPORTC_PCR14BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR14BITS;
sfr volatile typePORTC_PCR14BITS PORTC_PCR14bits absolute 0x4004B038;

 typedef struct tagPORTC_PCR15BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR15BITS;
sfr volatile typePORTC_PCR15BITS PORTC_PCR15bits absolute 0x4004B03C;

 typedef struct tagPORTC_PCR16BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR16BITS;
sfr volatile typePORTC_PCR16BITS PORTC_PCR16bits absolute 0x4004B040;

 typedef struct tagPORTC_PCR17BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR17BITS;
sfr volatile typePORTC_PCR17BITS PORTC_PCR17bits absolute 0x4004B044;

 typedef struct tagPORTC_PCR18BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR18BITS;
sfr volatile typePORTC_PCR18BITS PORTC_PCR18bits absolute 0x4004B048;

 typedef struct tagPORTC_PCR19BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR19BITS;
sfr volatile typePORTC_PCR19BITS PORTC_PCR19bits absolute 0x4004B04C;

 typedef struct tagPORTC_PCR20BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR20BITS;
sfr volatile typePORTC_PCR20BITS PORTC_PCR20bits absolute 0x4004B050;

 typedef struct tagPORTC_PCR21BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR21BITS;
sfr volatile typePORTC_PCR21BITS PORTC_PCR21bits absolute 0x4004B054;

 typedef struct tagPORTC_PCR22BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR22BITS;
sfr volatile typePORTC_PCR22BITS PORTC_PCR22bits absolute 0x4004B058;

 typedef struct tagPORTC_PCR23BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR23BITS;
sfr volatile typePORTC_PCR23BITS PORTC_PCR23bits absolute 0x4004B05C;

 typedef struct tagPORTC_PCR24BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR24BITS;
sfr volatile typePORTC_PCR24BITS PORTC_PCR24bits absolute 0x4004B060;

 typedef struct tagPORTC_PCR25BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR25BITS;
sfr volatile typePORTC_PCR25BITS PORTC_PCR25bits absolute 0x4004B064;

 typedef struct tagPORTC_PCR26BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR26BITS;
sfr volatile typePORTC_PCR26BITS PORTC_PCR26bits absolute 0x4004B068;

 typedef struct tagPORTC_PCR27BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR27BITS;
sfr volatile typePORTC_PCR27BITS PORTC_PCR27bits absolute 0x4004B06C;

 typedef struct tagPORTC_PCR28BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR28BITS;
sfr volatile typePORTC_PCR28BITS PORTC_PCR28bits absolute 0x4004B070;

 typedef struct tagPORTC_PCR29BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR29BITS;
sfr volatile typePORTC_PCR29BITS PORTC_PCR29bits absolute 0x4004B074;

 typedef struct tagPORTC_PCR30BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR30BITS;
sfr volatile typePORTC_PCR30BITS PORTC_PCR30bits absolute 0x4004B078;

 typedef struct tagPORTC_PCR31BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTC_PCR31BITS;
sfr volatile typePORTC_PCR31BITS PORTC_PCR31bits absolute 0x4004B07C;

 typedef struct tagPORTC_GPCLRBITS {
  union {
    struct {
      unsigned GPWD : 16;
      unsigned GPWE : 16;
    };
  };
} typePORTC_GPCLRBITS;
sfr volatile typePORTC_GPCLRBITS PORTC_GPCLRbits absolute 0x4004B080;

 typedef struct tagPORTC_GPCHRBITS {
  union {
    struct {
      unsigned GPWD : 16;
      unsigned GPWE : 16;
    };
  };
} typePORTC_GPCHRBITS;
sfr volatile typePORTC_GPCHRBITS PORTC_GPCHRbits absolute 0x4004B084;

 typedef struct tagPORTC_ISFRBITS {
  union {
    struct {
      unsigned ISF : 32;
    };
  };
} typePORTC_ISFRBITS;
sfr volatile typePORTC_ISFRBITS PORTC_ISFRbits absolute 0x4004B0A0;

 typedef struct tagPORTD_PCR0BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR0BITS;
sfr volatile typePORTD_PCR0BITS PORTD_PCR0bits absolute 0x4004C000;

 typedef struct tagPORTD_PCR1BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR1BITS;
sfr volatile typePORTD_PCR1BITS PORTD_PCR1bits absolute 0x4004C004;

 typedef struct tagPORTD_PCR2BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR2BITS;
sfr volatile typePORTD_PCR2BITS PORTD_PCR2bits absolute 0x4004C008;

 typedef struct tagPORTD_PCR3BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR3BITS;
sfr volatile typePORTD_PCR3BITS PORTD_PCR3bits absolute 0x4004C00C;

 typedef struct tagPORTD_PCR4BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR4BITS;
sfr volatile typePORTD_PCR4BITS PORTD_PCR4bits absolute 0x4004C010;

 typedef struct tagPORTD_PCR5BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR5BITS;
sfr volatile typePORTD_PCR5BITS PORTD_PCR5bits absolute 0x4004C014;

 typedef struct tagPORTD_PCR6BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR6BITS;
sfr volatile typePORTD_PCR6BITS PORTD_PCR6bits absolute 0x4004C018;

 typedef struct tagPORTD_PCR7BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR7BITS;
sfr volatile typePORTD_PCR7BITS PORTD_PCR7bits absolute 0x4004C01C;

 typedef struct tagPORTD_PCR8BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR8BITS;
sfr volatile typePORTD_PCR8BITS PORTD_PCR8bits absolute 0x4004C020;

 typedef struct tagPORTD_PCR9BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR9BITS;
sfr volatile typePORTD_PCR9BITS PORTD_PCR9bits absolute 0x4004C024;

 typedef struct tagPORTD_PCR10BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR10BITS;
sfr volatile typePORTD_PCR10BITS PORTD_PCR10bits absolute 0x4004C028;

 typedef struct tagPORTD_PCR11BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR11BITS;
sfr volatile typePORTD_PCR11BITS PORTD_PCR11bits absolute 0x4004C02C;

 typedef struct tagPORTD_PCR12BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR12BITS;
sfr volatile typePORTD_PCR12BITS PORTD_PCR12bits absolute 0x4004C030;

 typedef struct tagPORTD_PCR13BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR13BITS;
sfr volatile typePORTD_PCR13BITS PORTD_PCR13bits absolute 0x4004C034;

 typedef struct tagPORTD_PCR14BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR14BITS;
sfr volatile typePORTD_PCR14BITS PORTD_PCR14bits absolute 0x4004C038;

 typedef struct tagPORTD_PCR15BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR15BITS;
sfr volatile typePORTD_PCR15BITS PORTD_PCR15bits absolute 0x4004C03C;

 typedef struct tagPORTD_PCR16BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR16BITS;
sfr volatile typePORTD_PCR16BITS PORTD_PCR16bits absolute 0x4004C040;

 typedef struct tagPORTD_PCR17BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR17BITS;
sfr volatile typePORTD_PCR17BITS PORTD_PCR17bits absolute 0x4004C044;

 typedef struct tagPORTD_PCR18BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR18BITS;
sfr volatile typePORTD_PCR18BITS PORTD_PCR18bits absolute 0x4004C048;

 typedef struct tagPORTD_PCR19BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR19BITS;
sfr volatile typePORTD_PCR19BITS PORTD_PCR19bits absolute 0x4004C04C;

 typedef struct tagPORTD_PCR20BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR20BITS;
sfr volatile typePORTD_PCR20BITS PORTD_PCR20bits absolute 0x4004C050;

 typedef struct tagPORTD_PCR21BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR21BITS;
sfr volatile typePORTD_PCR21BITS PORTD_PCR21bits absolute 0x4004C054;

 typedef struct tagPORTD_PCR22BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR22BITS;
sfr volatile typePORTD_PCR22BITS PORTD_PCR22bits absolute 0x4004C058;

 typedef struct tagPORTD_PCR23BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR23BITS;
sfr volatile typePORTD_PCR23BITS PORTD_PCR23bits absolute 0x4004C05C;

 typedef struct tagPORTD_PCR24BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR24BITS;
sfr volatile typePORTD_PCR24BITS PORTD_PCR24bits absolute 0x4004C060;

 typedef struct tagPORTD_PCR25BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR25BITS;
sfr volatile typePORTD_PCR25BITS PORTD_PCR25bits absolute 0x4004C064;

 typedef struct tagPORTD_PCR26BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR26BITS;
sfr volatile typePORTD_PCR26BITS PORTD_PCR26bits absolute 0x4004C068;

 typedef struct tagPORTD_PCR27BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR27BITS;
sfr volatile typePORTD_PCR27BITS PORTD_PCR27bits absolute 0x4004C06C;

 typedef struct tagPORTD_PCR28BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR28BITS;
sfr volatile typePORTD_PCR28BITS PORTD_PCR28bits absolute 0x4004C070;

 typedef struct tagPORTD_PCR29BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR29BITS;
sfr volatile typePORTD_PCR29BITS PORTD_PCR29bits absolute 0x4004C074;

 typedef struct tagPORTD_PCR30BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR30BITS;
sfr volatile typePORTD_PCR30BITS PORTD_PCR30bits absolute 0x4004C078;

 typedef struct tagPORTD_PCR31BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTD_PCR31BITS;
sfr volatile typePORTD_PCR31BITS PORTD_PCR31bits absolute 0x4004C07C;

 typedef struct tagPORTD_GPCLRBITS {
  union {
    struct {
      unsigned GPWD : 16;
      unsigned GPWE : 16;
    };
  };
} typePORTD_GPCLRBITS;
sfr volatile typePORTD_GPCLRBITS PORTD_GPCLRbits absolute 0x4004C080;

 typedef struct tagPORTD_GPCHRBITS {
  union {
    struct {
      unsigned GPWD : 16;
      unsigned GPWE : 16;
    };
  };
} typePORTD_GPCHRBITS;
sfr volatile typePORTD_GPCHRBITS PORTD_GPCHRbits absolute 0x4004C084;

 typedef struct tagPORTD_ISFRBITS {
  union {
    struct {
      unsigned ISF : 32;
    };
  };
} typePORTD_ISFRBITS;
sfr volatile typePORTD_ISFRBITS PORTD_ISFRbits absolute 0x4004C0A0;

 typedef struct tagPORTD_DFERBITS {
  union {
    struct {
      unsigned DFE : 32;
    };
  };
} typePORTD_DFERBITS;
sfr volatile typePORTD_DFERBITS PORTD_DFERbits absolute 0x4004C0C0;

 typedef struct tagPORTD_DFCRBITS {
  union {
    struct {
      unsigned CS : 1;
      unsigned : 31;
    };
  };
} typePORTD_DFCRBITS;
sfr volatile typePORTD_DFCRBITS PORTD_DFCRbits absolute 0x4004C0C4;

 typedef struct tagPORTD_DFWRBITS {
  union {
    struct {
      unsigned FILT : 5;
      unsigned : 27;
    };
  };
} typePORTD_DFWRBITS;
sfr volatile typePORTD_DFWRBITS PORTD_DFWRbits absolute 0x4004C0C8;

 typedef struct tagPORTE_PCR0BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR0BITS;
sfr volatile typePORTE_PCR0BITS PORTE_PCR0bits absolute 0x4004D000;

 typedef struct tagPORTE_PCR1BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR1BITS;
sfr volatile typePORTE_PCR1BITS PORTE_PCR1bits absolute 0x4004D004;

 typedef struct tagPORTE_PCR2BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR2BITS;
sfr volatile typePORTE_PCR2BITS PORTE_PCR2bits absolute 0x4004D008;

 typedef struct tagPORTE_PCR3BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR3BITS;
sfr volatile typePORTE_PCR3BITS PORTE_PCR3bits absolute 0x4004D00C;

 typedef struct tagPORTE_PCR4BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR4BITS;
sfr volatile typePORTE_PCR4BITS PORTE_PCR4bits absolute 0x4004D010;

 typedef struct tagPORTE_PCR5BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR5BITS;
sfr volatile typePORTE_PCR5BITS PORTE_PCR5bits absolute 0x4004D014;

 typedef struct tagPORTE_PCR6BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR6BITS;
sfr volatile typePORTE_PCR6BITS PORTE_PCR6bits absolute 0x4004D018;

 typedef struct tagPORTE_PCR7BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR7BITS;
sfr volatile typePORTE_PCR7BITS PORTE_PCR7bits absolute 0x4004D01C;

 typedef struct tagPORTE_PCR8BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR8BITS;
sfr volatile typePORTE_PCR8BITS PORTE_PCR8bits absolute 0x4004D020;

 typedef struct tagPORTE_PCR9BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR9BITS;
sfr volatile typePORTE_PCR9BITS PORTE_PCR9bits absolute 0x4004D024;

 typedef struct tagPORTE_PCR10BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR10BITS;
sfr volatile typePORTE_PCR10BITS PORTE_PCR10bits absolute 0x4004D028;

 typedef struct tagPORTE_PCR11BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR11BITS;
sfr volatile typePORTE_PCR11BITS PORTE_PCR11bits absolute 0x4004D02C;

 typedef struct tagPORTE_PCR12BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR12BITS;
sfr volatile typePORTE_PCR12BITS PORTE_PCR12bits absolute 0x4004D030;

 typedef struct tagPORTE_PCR13BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR13BITS;
sfr volatile typePORTE_PCR13BITS PORTE_PCR13bits absolute 0x4004D034;

 typedef struct tagPORTE_PCR14BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR14BITS;
sfr volatile typePORTE_PCR14BITS PORTE_PCR14bits absolute 0x4004D038;

 typedef struct tagPORTE_PCR15BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR15BITS;
sfr volatile typePORTE_PCR15BITS PORTE_PCR15bits absolute 0x4004D03C;

 typedef struct tagPORTE_PCR16BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR16BITS;
sfr volatile typePORTE_PCR16BITS PORTE_PCR16bits absolute 0x4004D040;

 typedef struct tagPORTE_PCR17BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR17BITS;
sfr volatile typePORTE_PCR17BITS PORTE_PCR17bits absolute 0x4004D044;

 typedef struct tagPORTE_PCR18BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR18BITS;
sfr volatile typePORTE_PCR18BITS PORTE_PCR18bits absolute 0x4004D048;

 typedef struct tagPORTE_PCR19BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR19BITS;
sfr volatile typePORTE_PCR19BITS PORTE_PCR19bits absolute 0x4004D04C;

 typedef struct tagPORTE_PCR20BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR20BITS;
sfr volatile typePORTE_PCR20BITS PORTE_PCR20bits absolute 0x4004D050;

 typedef struct tagPORTE_PCR21BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR21BITS;
sfr volatile typePORTE_PCR21BITS PORTE_PCR21bits absolute 0x4004D054;

 typedef struct tagPORTE_PCR22BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR22BITS;
sfr volatile typePORTE_PCR22BITS PORTE_PCR22bits absolute 0x4004D058;

 typedef struct tagPORTE_PCR23BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR23BITS;
sfr volatile typePORTE_PCR23BITS PORTE_PCR23bits absolute 0x4004D05C;

 typedef struct tagPORTE_PCR24BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR24BITS;
sfr volatile typePORTE_PCR24BITS PORTE_PCR24bits absolute 0x4004D060;

 typedef struct tagPORTE_PCR25BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR25BITS;
sfr volatile typePORTE_PCR25BITS PORTE_PCR25bits absolute 0x4004D064;

 typedef struct tagPORTE_PCR26BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR26BITS;
sfr volatile typePORTE_PCR26BITS PORTE_PCR26bits absolute 0x4004D068;

 typedef struct tagPORTE_PCR27BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR27BITS;
sfr volatile typePORTE_PCR27BITS PORTE_PCR27bits absolute 0x4004D06C;

 typedef struct tagPORTE_PCR28BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR28BITS;
sfr volatile typePORTE_PCR28BITS PORTE_PCR28bits absolute 0x4004D070;

 typedef struct tagPORTE_PCR29BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR29BITS;
sfr volatile typePORTE_PCR29BITS PORTE_PCR29bits absolute 0x4004D074;

 typedef struct tagPORTE_PCR30BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR30BITS;
sfr volatile typePORTE_PCR30BITS PORTE_PCR30bits absolute 0x4004D078;

 typedef struct tagPORTE_PCR31BITS {
  union {
    struct {
      unsigned PS : 1;
      unsigned PE : 1;
      unsigned SRE : 1;
      unsigned : 1;
      unsigned PFE : 1;
      unsigned ODE : 1;
      unsigned DSE : 1;
      unsigned : 1;
      unsigned MUX : 3;
      unsigned : 4;
      unsigned LK : 1;
      unsigned IRQC : 4;
      unsigned : 4;
      unsigned ISF : 1;
      unsigned : 7;
    };
  };
} typePORTE_PCR31BITS;
sfr volatile typePORTE_PCR31BITS PORTE_PCR31bits absolute 0x4004D07C;

 typedef struct tagPORTE_GPCLRBITS {
  union {
    struct {
      unsigned GPWD : 16;
      unsigned GPWE : 16;
    };
  };
} typePORTE_GPCLRBITS;
sfr volatile typePORTE_GPCLRBITS PORTE_GPCLRbits absolute 0x4004D080;

 typedef struct tagPORTE_GPCHRBITS {
  union {
    struct {
      unsigned GPWD : 16;
      unsigned GPWE : 16;
    };
  };
} typePORTE_GPCHRBITS;
sfr volatile typePORTE_GPCHRBITS PORTE_GPCHRbits absolute 0x4004D084;

 typedef struct tagPORTE_ISFRBITS {
  union {
    struct {
      unsigned ISF : 32;
    };
  };
} typePORTE_ISFRBITS;
sfr volatile typePORTE_ISFRBITS PORTE_ISFRbits absolute 0x4004D0A0;

 typedef struct tagWDOG_STCTRLHBITS {
  union {
    struct {
      unsigned WDOGEN : 1;
      unsigned CLKSRC : 1;
      unsigned IRQRSTEN : 1;
      unsigned WINEN : 1;
      unsigned ALLOWUPDATE : 1;
      unsigned DBGEN : 1;
      unsigned STOPEN : 1;
      unsigned WAITEN : 1;
      unsigned : 2;
      unsigned TESTWDOG : 1;
      unsigned TESTSEL : 1;
      unsigned BYTESEL : 2;
      unsigned DISTESTWDOG : 1;
      unsigned : 1;
    };
  };
} typeWDOG_STCTRLHBITS;
sfr volatile typeWDOG_STCTRLHBITS WDOG_STCTRLHbits absolute 0x40052000;

 typedef struct tagWDOG_STCTRLLBITS {
  union {
    struct {
      unsigned : 15;
      unsigned INTFLG : 1;
    };
  };
} typeWDOG_STCTRLLBITS;
sfr volatile typeWDOG_STCTRLLBITS WDOG_STCTRLLbits absolute 0x40052002;

 typedef struct tagWDOG_TOVALHBITS {
  union {
    struct {
      unsigned TOVALHIGH : 16;
    };
  };
} typeWDOG_TOVALHBITS;
sfr volatile typeWDOG_TOVALHBITS WDOG_TOVALHbits absolute 0x40052004;

 typedef struct tagWDOG_TOVALLBITS {
  union {
    struct {
      unsigned TOVALLOW : 16;
    };
  };
} typeWDOG_TOVALLBITS;
sfr volatile typeWDOG_TOVALLBITS WDOG_TOVALLbits absolute 0x40052006;

 typedef struct tagWDOG_WINHBITS {
  union {
    struct {
      unsigned WINHIGH : 16;
    };
  };
} typeWDOG_WINHBITS;
sfr volatile typeWDOG_WINHBITS WDOG_WINHbits absolute 0x40052008;

 typedef struct tagWDOG_WINLBITS {
  union {
    struct {
      unsigned WINLOW : 16;
    };
  };
} typeWDOG_WINLBITS;
sfr volatile typeWDOG_WINLBITS WDOG_WINLbits absolute 0x4005200A;

 typedef struct tagWDOG_REFRESHBITS {
  union {
    struct {
      unsigned WDOGREFRESH : 16;
    };
  };
} typeWDOG_REFRESHBITS;
sfr volatile typeWDOG_REFRESHBITS WDOG_REFRESHbits absolute 0x4005200C;

 typedef struct tagWDOG_UNLOCKBITS {
  union {
    struct {
      unsigned WDOGUNLOCK : 16;
    };
  };
} typeWDOG_UNLOCKBITS;
sfr volatile typeWDOG_UNLOCKBITS WDOG_UNLOCKbits absolute 0x4005200E;

 typedef struct tagWDOG_TMROUTHBITS {
  union {
    struct {
      unsigned TIMEROUTHIGH : 16;
    };
  };
} typeWDOG_TMROUTHBITS;
sfr volatile typeWDOG_TMROUTHBITS WDOG_TMROUTHbits absolute 0x40052010;

 typedef struct tagWDOG_TMROUTLBITS {
  union {
    struct {
      unsigned TIMEROUTLOW : 16;
    };
  };
} typeWDOG_TMROUTLBITS;
sfr volatile typeWDOG_TMROUTLBITS WDOG_TMROUTLbits absolute 0x40052012;

 typedef struct tagWDOG_RSTCNTBITS {
  union {
    struct {
      unsigned RSTCNT : 16;
    };
  };
} typeWDOG_RSTCNTBITS;
sfr volatile typeWDOG_RSTCNTBITS WDOG_RSTCNTbits absolute 0x40052014;

 typedef struct tagWDOG_PRESCBITS {
  union {
    struct {
      unsigned : 8;
      unsigned PRESCVAL : 3;
      unsigned : 5;
    };
  };
} typeWDOG_PRESCBITS;
sfr volatile typeWDOG_PRESCBITS WDOG_PRESCbits absolute 0x40052016;

 typedef struct tagEWM_CTRLBITS {
  union {
    struct {
      unsigned EWMEN : 1;
      unsigned ASSIN : 1;
      unsigned INEN : 1;
      unsigned INTEN : 1;
      unsigned : 4;
    };
  };
} typeEWM_CTRLBITS;
sfr volatile typeEWM_CTRLBITS EWM_CTRLbits absolute 0x40061000;

 typedef struct tagEWM_SERVBITS {
  union {
    struct {
      unsigned SERVICE : 8;
    };
  };
} typeEWM_SERVBITS;
sfr volatile typeEWM_SERVBITS EWM_SERVbits absolute 0x40061001;

 typedef struct tagEWM_CMPLBITS {
  union {
    struct {
      unsigned COMPAREL : 8;
    };
  };
} typeEWM_CMPLBITS;
sfr volatile typeEWM_CMPLBITS EWM_CMPLbits absolute 0x40061002;

 typedef struct tagEWM_CMPHBITS {
  union {
    struct {
      unsigned COMPAREH : 8;
    };
  };
} typeEWM_CMPHBITS;
sfr volatile typeEWM_CMPHBITS EWM_CMPHbits absolute 0x40061003;

 typedef struct tagEWM_CLKCTRLBITS {
  union {
    struct {
      unsigned CLKSEL : 2;
      unsigned : 6;
    };
  };
} typeEWM_CLKCTRLBITS;
sfr volatile typeEWM_CLKCTRLBITS EWM_CLKCTRLbits absolute 0x40061004;

 typedef struct tagEWM_CLKPRESCALERBITS {
  union {
    struct {
      unsigned CLK_DIV : 8;
    };
  };
} typeEWM_CLKPRESCALERBITS;
sfr volatile typeEWM_CLKPRESCALERBITS EWM_CLKPRESCALERbits absolute 0x40061005;

 typedef struct tagCMT_CGH1BITS {
  union {
    struct {
      unsigned PH : 8;
    };
  };
} typeCMT_CGH1BITS;
sfr volatile typeCMT_CGH1BITS CMT_CGH1bits absolute 0x40062000;

 typedef struct tagCMT_CGL1BITS {
  union {
    struct {
      unsigned PL : 8;
    };
  };
} typeCMT_CGL1BITS;
sfr volatile typeCMT_CGL1BITS CMT_CGL1bits absolute 0x40062001;

 typedef struct tagCMT_CGH2BITS {
  union {
    struct {
      unsigned SH : 8;
    };
  };
} typeCMT_CGH2BITS;
sfr volatile typeCMT_CGH2BITS CMT_CGH2bits absolute 0x40062002;

 typedef struct tagCMT_CGL2BITS {
  union {
    struct {
      unsigned SL : 8;
    };
  };
} typeCMT_CGL2BITS;
sfr volatile typeCMT_CGL2BITS CMT_CGL2bits absolute 0x40062003;

 typedef struct tagCMT_OCBITS {
  union {
    struct {
      unsigned : 5;
      unsigned IROPEN : 1;
      unsigned CMTPOL : 1;
      unsigned IROL : 1;
    };
  };
} typeCMT_OCBITS;
sfr volatile typeCMT_OCBITS CMT_OCbits absolute 0x40062004;

 typedef struct tagCMT_MSCBITS {
  union {
    struct {
      unsigned MCGEN : 1;
      unsigned EOCIE : 1;
      unsigned FSK : 1;
      unsigned BASE_ : 1;
      unsigned EXSPC : 1;
      unsigned CMTDIV : 2;
      unsigned EOCF : 1;
    };
  };
} typeCMT_MSCBITS;
sfr volatile typeCMT_MSCBITS CMT_MSCbits absolute 0x40062005;

 typedef struct tagCMT_CMD1BITS {
  union {
    struct {
      unsigned MB : 8;
    };
  };
} typeCMT_CMD1BITS;
sfr volatile typeCMT_CMD1BITS CMT_CMD1bits absolute 0x40062006;

 typedef struct tagCMT_CMD2BITS {
  union {
    struct {
      unsigned MB : 8;
    };
  };
} typeCMT_CMD2BITS;
sfr volatile typeCMT_CMD2BITS CMT_CMD2bits absolute 0x40062007;

 typedef struct tagCMT_CMD3BITS {
  union {
    struct {
      unsigned SB : 8;
    };
  };
} typeCMT_CMD3BITS;
sfr volatile typeCMT_CMD3BITS CMT_CMD3bits absolute 0x40062008;

 typedef struct tagCMT_CMD4BITS {
  union {
    struct {
      unsigned SB : 8;
    };
  };
} typeCMT_CMD4BITS;
sfr volatile typeCMT_CMD4BITS CMT_CMD4bits absolute 0x40062009;

 typedef struct tagCMT_PPSBITS {
  union {
    struct {
      unsigned PPSDIV : 4;
      unsigned : 4;
    };
  };
} typeCMT_PPSBITS;
sfr volatile typeCMT_PPSBITS CMT_PPSbits absolute 0x4006200A;

 typedef struct tagCMT_DMABITS {
  union {
    struct {
      unsigned DMA_ : 1;
      unsigned : 7;
    };
  };
} typeCMT_DMABITS;
sfr volatile typeCMT_DMABITS CMT_DMAbits absolute 0x4006200B;

 typedef struct tagMCG_C1BITS {
  union {
    struct {
      unsigned IREFSTEN : 1;
      unsigned IRCLKEN : 1;
      unsigned IREFS : 1;
      unsigned FRDIV : 3;
      unsigned CLKS : 2;
    };
  };
} typeMCG_C1BITS;
sfr volatile typeMCG_C1BITS MCG_C1bits absolute 0x40064000;

 typedef struct tagMCG_C2BITS {
  union {
    struct {
      unsigned IRCS : 1;
      unsigned LP : 1;
      unsigned EREFS : 1;
      unsigned HGO : 1;
      unsigned RANGE : 2;
      unsigned FCFTRIM : 1;
      unsigned LOCRE0 : 1;
    };
  };
} typeMCG_C2BITS;
sfr volatile typeMCG_C2BITS MCG_C2bits absolute 0x40064001;

 typedef struct tagMCG_C3BITS {
  union {
    struct {
      unsigned SCTRIM : 8;
    };
  };
} typeMCG_C3BITS;
sfr volatile typeMCG_C3BITS MCG_C3bits absolute 0x40064002;

 typedef struct tagMCG_C4BITS {
  union {
    struct {
      unsigned SCFTRIM : 1;
      unsigned FCTRIM : 4;
      unsigned DRST_DRS : 2;
      unsigned DMX32 : 1;
    };
  };
} typeMCG_C4BITS;
sfr volatile typeMCG_C4BITS MCG_C4bits absolute 0x40064003;

 typedef struct tagMCG_C5BITS {
  union {
    struct {
      unsigned PRDIV : 3;
      unsigned : 2;
      unsigned PLLSTEN : 1;
      unsigned PLLCLKEN : 1;
      unsigned : 1;
    };
  };
} typeMCG_C5BITS;
sfr volatile typeMCG_C5BITS MCG_C5bits absolute 0x40064004;

 typedef struct tagMCG_C6BITS {
  union {
    struct {
      unsigned VDIV : 5;
      unsigned CME0 : 1;
      unsigned PLLS : 1;
      unsigned LOLIE0 : 1;
    };
  };
} typeMCG_C6BITS;
sfr volatile typeMCG_C6BITS MCG_C6bits absolute 0x40064005;

 typedef struct tagMCG_SBITS {
  union {
    struct {
      unsigned IRCST : 1;
      unsigned OSCINIT0 : 1;
      unsigned CLKST : 2;
      unsigned IREFST : 1;
      unsigned PLLST : 1;
      unsigned LOCK0 : 1;
      unsigned LOLS0 : 1;
    };
  };
} typeMCG_SBITS;
sfr volatile typeMCG_SBITS MCG_Sbits absolute 0x40064006;

 typedef struct tagMCG_SCBITS {
  union {
    struct {
      unsigned LOCS0 : 1;
      unsigned FCRDIV : 3;
      unsigned FLTPRSRV : 1;
      unsigned ATMF : 1;
      unsigned ATMS : 1;
      unsigned ATME : 1;
    };
  };
} typeMCG_SCBITS;
sfr volatile typeMCG_SCBITS MCG_SCbits absolute 0x40064008;

 typedef struct tagMCG_ATCVHBITS {
  union {
    struct {
      unsigned ATCVH : 8;
    };
  };
} typeMCG_ATCVHBITS;
sfr volatile typeMCG_ATCVHBITS MCG_ATCVHbits absolute 0x4006400A;

 typedef struct tagMCG_ATCVLBITS {
  union {
    struct {
      unsigned ATCVL : 8;
    };
  };
} typeMCG_ATCVLBITS;
sfr volatile typeMCG_ATCVLBITS MCG_ATCVLbits absolute 0x4006400B;

 typedef struct tagMCG_C7BITS {
  union {
    struct {
      unsigned OSCSEL : 2;
      unsigned : 6;
    };
  };
} typeMCG_C7BITS;
sfr volatile typeMCG_C7BITS MCG_C7bits absolute 0x4006400C;

 typedef struct tagMCG_C8BITS {
  union {
    struct {
      unsigned LOCS1 : 1;
      unsigned : 4;
      unsigned CME1 : 1;
      unsigned LOLRE : 1;
      unsigned LOCRE1 : 1;
    };
  };
} typeMCG_C8BITS;
sfr volatile typeMCG_C8BITS MCG_C8bits absolute 0x4006400D;

 typedef struct tagOSC_CRBITS {
  union {
    struct {
      unsigned SC16P : 1;
      unsigned SC8P : 1;
      unsigned SC4P : 1;
      unsigned SC2P : 1;
      unsigned : 1;
      unsigned EREFSTEN : 1;
      unsigned : 1;
      unsigned ERCLKEN : 1;
    };
  };
} typeOSC_CRBITS;
sfr volatile typeOSC_CRBITS OSC_CRbits absolute 0x40065000;

 typedef struct tagOSC_DIVBITS {
  union {
    struct {
      unsigned : 6;
      unsigned ERPS : 2;
    };
  };
} typeOSC_DIVBITS;
sfr volatile typeOSC_DIVBITS OSC_DIVbits absolute 0x40065002;

 typedef struct tagI2C0_A1BITS {
  union {
    struct {
      unsigned : 1;
      unsigned AD : 7;
    };
  };
} typeI2C0_A1BITS;
sfr volatile typeI2C0_A1BITS I2C0_A1bits absolute 0x40066000;

 typedef struct tagI2C0_FBITS {
  union {
    struct {
      unsigned ICR : 6;
      unsigned MULT : 2;
    };
  };
} typeI2C0_FBITS;
sfr volatile typeI2C0_FBITS I2C0_Fbits absolute 0x40066001;

 typedef struct tagI2C0_C1BITS {
  union {
    struct {
      unsigned DMAEN : 1;
      unsigned WUEN : 1;
      unsigned RSTA : 1;
      unsigned TXAK : 1;
      unsigned TX : 1;
      unsigned MST : 1;
      unsigned IICIE : 1;
      unsigned IICEN : 1;
    };
  };
} typeI2C0_C1BITS;
sfr volatile typeI2C0_C1BITS I2C0_C1bits absolute 0x40066002;

 typedef struct tagI2C0_SBITS {
  union {
    struct {
      unsigned RXAK : 1;
      unsigned IICIF : 1;
      unsigned SRW : 1;
      unsigned RAM : 1;
      unsigned ARBL : 1;
      unsigned BUSY : 1;
      unsigned IAAS : 1;
      unsigned TCF : 1;
    };
  };
} typeI2C0_SBITS;
sfr volatile typeI2C0_SBITS I2C0_Sbits absolute 0x40066003;

 typedef struct tagI2C0_DBITS {
  union {
    struct {
      unsigned DATA : 8;
    };
  };
} typeI2C0_DBITS;
sfr volatile typeI2C0_DBITS I2C0_Dbits absolute 0x40066004;

 typedef struct tagI2C0_C2BITS {
  union {
    struct {
      unsigned AD : 3;
      unsigned RMEN : 1;
      unsigned SBRC : 1;
      unsigned HDRS : 1;
      unsigned ADEXT : 1;
      unsigned GCAEN : 1;
    };
  };
} typeI2C0_C2BITS;
sfr volatile typeI2C0_C2BITS I2C0_C2bits absolute 0x40066005;

 typedef struct tagI2C0_FLTBITS {
  union {
    struct {
      unsigned FLT : 4;
      unsigned STARTF : 1;
      unsigned SSIE : 1;
      unsigned STOPF : 1;
      unsigned SHEN : 1;
    };
  };
} typeI2C0_FLTBITS;
sfr volatile typeI2C0_FLTBITS I2C0_FLTbits absolute 0x40066006;

 typedef struct tagI2C0_RABITS {
  union {
    struct {
      unsigned : 1;
      unsigned RAD : 7;
    };
  };
} typeI2C0_RABITS;
sfr volatile typeI2C0_RABITS I2C0_RAbits absolute 0x40066007;

 typedef struct tagI2C0_SMBBITS {
  union {
    struct {
      unsigned SHTF2IE : 1;
      unsigned SHTF2 : 1;
      unsigned SHTF1 : 1;
      unsigned SLTF : 1;
      unsigned TCKSEL : 1;
      unsigned SIICAEN : 1;
      unsigned ALERTEN : 1;
      unsigned FACK : 1;
    };
  };
} typeI2C0_SMBBITS;
sfr volatile typeI2C0_SMBBITS I2C0_SMBbits absolute 0x40066008;

 typedef struct tagI2C0_A2BITS {
  union {
    struct {
      unsigned : 1;
      unsigned SAD : 7;
    };
  };
} typeI2C0_A2BITS;
sfr volatile typeI2C0_A2BITS I2C0_A2bits absolute 0x40066009;

 typedef struct tagI2C0_SLTHBITS {
  union {
    struct {
      unsigned SSLT : 8;
    };
  };
} typeI2C0_SLTHBITS;
sfr volatile typeI2C0_SLTHBITS I2C0_SLTHbits absolute 0x4006600A;

 typedef struct tagI2C0_SLTLBITS {
  union {
    struct {
      unsigned SSLT : 8;
    };
  };
} typeI2C0_SLTLBITS;
sfr volatile typeI2C0_SLTLBITS I2C0_SLTLbits absolute 0x4006600B;

 typedef struct tagI2C0_S2BITS {
  union {
    struct {
      unsigned EMPTY_ : 1;
      unsigned ERROR_ : 1;
      unsigned : 6;
    };
  };
} typeI2C0_S2BITS;
sfr volatile typeI2C0_S2BITS I2C0_S2bits absolute 0x4006600C;

 typedef struct tagI2C1_A1BITS {
  union {
    struct {
      unsigned : 1;
      unsigned AD : 7;
    };
  };
} typeI2C1_A1BITS;
sfr volatile typeI2C1_A1BITS I2C1_A1bits absolute 0x40067000;

 typedef struct tagI2C1_FBITS {
  union {
    struct {
      unsigned ICR : 6;
      unsigned MULT : 2;
    };
  };
} typeI2C1_FBITS;
sfr volatile typeI2C1_FBITS I2C1_Fbits absolute 0x40067001;

 typedef struct tagI2C1_C1BITS {
  union {
    struct {
      unsigned DMAEN : 1;
      unsigned WUEN : 1;
      unsigned RSTA : 1;
      unsigned TXAK : 1;
      unsigned TX : 1;
      unsigned MST : 1;
      unsigned IICIE : 1;
      unsigned IICEN : 1;
    };
  };
} typeI2C1_C1BITS;
sfr volatile typeI2C1_C1BITS I2C1_C1bits absolute 0x40067002;

 typedef struct tagI2C1_SBITS {
  union {
    struct {
      unsigned RXAK : 1;
      unsigned IICIF : 1;
      unsigned SRW : 1;
      unsigned RAM : 1;
      unsigned ARBL : 1;
      unsigned BUSY : 1;
      unsigned IAAS : 1;
      unsigned TCF : 1;
    };
  };
} typeI2C1_SBITS;
sfr volatile typeI2C1_SBITS I2C1_Sbits absolute 0x40067003;

 typedef struct tagI2C1_DBITS {
  union {
    struct {
      unsigned DATA : 8;
    };
  };
} typeI2C1_DBITS;
sfr volatile typeI2C1_DBITS I2C1_Dbits absolute 0x40067004;

 typedef struct tagI2C1_C2BITS {
  union {
    struct {
      unsigned AD : 3;
      unsigned RMEN : 1;
      unsigned SBRC : 1;
      unsigned HDRS : 1;
      unsigned ADEXT : 1;
      unsigned GCAEN : 1;
    };
  };
} typeI2C1_C2BITS;
sfr volatile typeI2C1_C2BITS I2C1_C2bits absolute 0x40067005;

 typedef struct tagI2C1_FLTBITS {
  union {
    struct {
      unsigned FLT : 4;
      unsigned STARTF : 1;
      unsigned SSIE : 1;
      unsigned STOPF : 1;
      unsigned SHEN : 1;
    };
  };
} typeI2C1_FLTBITS;
sfr volatile typeI2C1_FLTBITS I2C1_FLTbits absolute 0x40067006;

 typedef struct tagI2C1_RABITS {
  union {
    struct {
      unsigned : 1;
      unsigned RAD : 7;
    };
  };
} typeI2C1_RABITS;
sfr volatile typeI2C1_RABITS I2C1_RAbits absolute 0x40067007;

 typedef struct tagI2C1_SMBBITS {
  union {
    struct {
      unsigned SHTF2IE : 1;
      unsigned SHTF2 : 1;
      unsigned SHTF1 : 1;
      unsigned SLTF : 1;
      unsigned TCKSEL : 1;
      unsigned SIICAEN : 1;
      unsigned ALERTEN : 1;
      unsigned FACK : 1;
    };
  };
} typeI2C1_SMBBITS;
sfr volatile typeI2C1_SMBBITS I2C1_SMBbits absolute 0x40067008;

 typedef struct tagI2C1_A2BITS {
  union {
    struct {
      unsigned : 1;
      unsigned SAD : 7;
    };
  };
} typeI2C1_A2BITS;
sfr volatile typeI2C1_A2BITS I2C1_A2bits absolute 0x40067009;

 typedef struct tagI2C1_SLTHBITS {
  union {
    struct {
      unsigned SSLT : 8;
    };
  };
} typeI2C1_SLTHBITS;
sfr volatile typeI2C1_SLTHBITS I2C1_SLTHbits absolute 0x4006700A;

 typedef struct tagI2C1_SLTLBITS {
  union {
    struct {
      unsigned SSLT : 8;
    };
  };
} typeI2C1_SLTLBITS;
sfr volatile typeI2C1_SLTLBITS I2C1_SLTLbits absolute 0x4006700B;

 typedef struct tagI2C1_S2BITS {
  union {
    struct {
      unsigned EMPTY_ : 1;
      unsigned ERROR_ : 1;
      unsigned : 6;
    };
  };
} typeI2C1_S2BITS;
sfr volatile typeI2C1_S2BITS I2C1_S2bits absolute 0x4006700C;

 typedef struct tagI2C2_A1BITS {
  union {
    struct {
      unsigned : 1;
      unsigned AD : 7;
    };
  };
} typeI2C2_A1BITS;
sfr volatile typeI2C2_A1BITS I2C2_A1bits absolute 0x400E6000;

 typedef struct tagI2C2_FBITS {
  union {
    struct {
      unsigned ICR : 6;
      unsigned MULT : 2;
    };
  };
} typeI2C2_FBITS;
sfr volatile typeI2C2_FBITS I2C2_Fbits absolute 0x400E6001;

 typedef struct tagI2C2_C1BITS {
  union {
    struct {
      unsigned DMAEN : 1;
      unsigned WUEN : 1;
      unsigned RSTA : 1;
      unsigned TXAK : 1;
      unsigned TX : 1;
      unsigned MST : 1;
      unsigned IICIE : 1;
      unsigned IICEN : 1;
    };
  };
} typeI2C2_C1BITS;
sfr volatile typeI2C2_C1BITS I2C2_C1bits absolute 0x400E6002;

 typedef struct tagI2C2_SBITS {
  union {
    struct {
      unsigned RXAK : 1;
      unsigned IICIF : 1;
      unsigned SRW : 1;
      unsigned RAM : 1;
      unsigned ARBL : 1;
      unsigned BUSY : 1;
      unsigned IAAS : 1;
      unsigned TCF : 1;
    };
  };
} typeI2C2_SBITS;
sfr volatile typeI2C2_SBITS I2C2_Sbits absolute 0x400E6003;

 typedef struct tagI2C2_DBITS {
  union {
    struct {
      unsigned DATA : 8;
    };
  };
} typeI2C2_DBITS;
sfr volatile typeI2C2_DBITS I2C2_Dbits absolute 0x400E6004;

 typedef struct tagI2C2_C2BITS {
  union {
    struct {
      unsigned AD : 3;
      unsigned RMEN : 1;
      unsigned SBRC : 1;
      unsigned HDRS : 1;
      unsigned ADEXT : 1;
      unsigned GCAEN : 1;
    };
  };
} typeI2C2_C2BITS;
sfr volatile typeI2C2_C2BITS I2C2_C2bits absolute 0x400E6005;

 typedef struct tagI2C2_FLTBITS {
  union {
    struct {
      unsigned FLT : 4;
      unsigned STARTF : 1;
      unsigned SSIE : 1;
      unsigned STOPF : 1;
      unsigned SHEN : 1;
    };
  };
} typeI2C2_FLTBITS;
sfr volatile typeI2C2_FLTBITS I2C2_FLTbits absolute 0x400E6006;

 typedef struct tagI2C2_RABITS {
  union {
    struct {
      unsigned : 1;
      unsigned RAD : 7;
    };
  };
} typeI2C2_RABITS;
sfr volatile typeI2C2_RABITS I2C2_RAbits absolute 0x400E6007;

 typedef struct tagI2C2_SMBBITS {
  union {
    struct {
      unsigned SHTF2IE : 1;
      unsigned SHTF2 : 1;
      unsigned SHTF1 : 1;
      unsigned SLTF : 1;
      unsigned TCKSEL : 1;
      unsigned SIICAEN : 1;
      unsigned ALERTEN : 1;
      unsigned FACK : 1;
    };
  };
} typeI2C2_SMBBITS;
sfr volatile typeI2C2_SMBBITS I2C2_SMBbits absolute 0x400E6008;

 typedef struct tagI2C2_A2BITS {
  union {
    struct {
      unsigned : 1;
      unsigned SAD : 7;
    };
  };
} typeI2C2_A2BITS;
sfr volatile typeI2C2_A2BITS I2C2_A2bits absolute 0x400E6009;

 typedef struct tagI2C2_SLTHBITS {
  union {
    struct {
      unsigned SSLT : 8;
    };
  };
} typeI2C2_SLTHBITS;
sfr volatile typeI2C2_SLTHBITS I2C2_SLTHbits absolute 0x400E600A;

 typedef struct tagI2C2_SLTLBITS {
  union {
    struct {
      unsigned SSLT : 8;
    };
  };
} typeI2C2_SLTLBITS;
sfr volatile typeI2C2_SLTLBITS I2C2_SLTLbits absolute 0x400E600B;

 typedef struct tagI2C2_S2BITS {
  union {
    struct {
      unsigned EMPTY_ : 1;
      unsigned ERROR_ : 1;
      unsigned : 6;
    };
  };
} typeI2C2_S2BITS;
sfr volatile typeI2C2_S2BITS I2C2_S2bits absolute 0x400E600C;

 typedef struct tagI2C3_A1BITS {
  union {
    struct {
      unsigned : 1;
      unsigned AD : 7;
    };
  };
} typeI2C3_A1BITS;
sfr volatile typeI2C3_A1BITS I2C3_A1bits absolute 0x400E7000;

 typedef struct tagI2C3_FBITS {
  union {
    struct {
      unsigned ICR : 6;
      unsigned MULT : 2;
    };
  };
} typeI2C3_FBITS;
sfr volatile typeI2C3_FBITS I2C3_Fbits absolute 0x400E7001;

 typedef struct tagI2C3_C1BITS {
  union {
    struct {
      unsigned DMAEN : 1;
      unsigned WUEN : 1;
      unsigned RSTA : 1;
      unsigned TXAK : 1;
      unsigned TX : 1;
      unsigned MST : 1;
      unsigned IICIE : 1;
      unsigned IICEN : 1;
    };
  };
} typeI2C3_C1BITS;
sfr volatile typeI2C3_C1BITS I2C3_C1bits absolute 0x400E7002;

 typedef struct tagI2C3_SBITS {
  union {
    struct {
      unsigned RXAK : 1;
      unsigned IICIF : 1;
      unsigned SRW : 1;
      unsigned RAM : 1;
      unsigned ARBL : 1;
      unsigned BUSY : 1;
      unsigned IAAS : 1;
      unsigned TCF : 1;
    };
  };
} typeI2C3_SBITS;
sfr volatile typeI2C3_SBITS I2C3_Sbits absolute 0x400E7003;

 typedef struct tagI2C3_DBITS {
  union {
    struct {
      unsigned DATA : 8;
    };
  };
} typeI2C3_DBITS;
sfr volatile typeI2C3_DBITS I2C3_Dbits absolute 0x400E7004;

 typedef struct tagI2C3_C2BITS {
  union {
    struct {
      unsigned AD : 3;
      unsigned RMEN : 1;
      unsigned SBRC : 1;
      unsigned HDRS : 1;
      unsigned ADEXT : 1;
      unsigned GCAEN : 1;
    };
  };
} typeI2C3_C2BITS;
sfr volatile typeI2C3_C2BITS I2C3_C2bits absolute 0x400E7005;

 typedef struct tagI2C3_FLTBITS {
  union {
    struct {
      unsigned FLT : 4;
      unsigned STARTF : 1;
      unsigned SSIE : 1;
      unsigned STOPF : 1;
      unsigned SHEN : 1;
    };
  };
} typeI2C3_FLTBITS;
sfr volatile typeI2C3_FLTBITS I2C3_FLTbits absolute 0x400E7006;

 typedef struct tagI2C3_RABITS {
  union {
    struct {
      unsigned : 1;
      unsigned RAD : 7;
    };
  };
} typeI2C3_RABITS;
sfr volatile typeI2C3_RABITS I2C3_RAbits absolute 0x400E7007;

 typedef struct tagI2C3_SMBBITS {
  union {
    struct {
      unsigned SHTF2IE : 1;
      unsigned SHTF2 : 1;
      unsigned SHTF1 : 1;
      unsigned SLTF : 1;
      unsigned TCKSEL : 1;
      unsigned SIICAEN : 1;
      unsigned ALERTEN : 1;
      unsigned FACK : 1;
    };
  };
} typeI2C3_SMBBITS;
sfr volatile typeI2C3_SMBBITS I2C3_SMBbits absolute 0x400E7008;

 typedef struct tagI2C3_A2BITS {
  union {
    struct {
      unsigned : 1;
      unsigned SAD : 7;
    };
  };
} typeI2C3_A2BITS;
sfr volatile typeI2C3_A2BITS I2C3_A2bits absolute 0x400E7009;

 typedef struct tagI2C3_SLTHBITS {
  union {
    struct {
      unsigned SSLT : 8;
    };
  };
} typeI2C3_SLTHBITS;
sfr volatile typeI2C3_SLTHBITS I2C3_SLTHbits absolute 0x400E700A;

 typedef struct tagI2C3_SLTLBITS {
  union {
    struct {
      unsigned SSLT : 8;
    };
  };
} typeI2C3_SLTLBITS;
sfr volatile typeI2C3_SLTLBITS I2C3_SLTLbits absolute 0x400E700B;

 typedef struct tagI2C3_S2BITS {
  union {
    struct {
      unsigned EMPTY_ : 1;
      unsigned ERROR_ : 1;
      unsigned : 6;
    };
  };
} typeI2C3_S2BITS;
sfr volatile typeI2C3_S2BITS I2C3_S2bits absolute 0x400E700C;

 typedef struct tagUSB0_PERIDBITS {
  union {
    struct {
      unsigned ID : 6;
      unsigned : 2;
    };
  };
} typeUSB0_PERIDBITS;
sfr volatile typeUSB0_PERIDBITS USB0_PERIDbits absolute 0x40072000;

 typedef struct tagUSB0_IDCOMPBITS {
  union {
    struct {
      unsigned NID : 6;
      unsigned : 2;
    };
  };
} typeUSB0_IDCOMPBITS;
sfr volatile typeUSB0_IDCOMPBITS USB0_IDCOMPbits absolute 0x40072004;

 typedef struct tagUSB0_REVBITS {
  union {
    struct {
      unsigned REV : 8;
    };
  };
} typeUSB0_REVBITS;
sfr volatile typeUSB0_REVBITS USB0_REVbits absolute 0x40072008;

 typedef struct tagUSB0_ADDINFOBITS {
  union {
    struct {
      unsigned IEHOST : 1;
      unsigned : 7;
    };
  };
} typeUSB0_ADDINFOBITS;
sfr volatile typeUSB0_ADDINFOBITS USB0_ADDINFObits absolute 0x4007200C;

 typedef struct tagUSB0_OTGISTATBITS {
  union {
    struct {
      unsigned AVBUSCHG : 1;
      unsigned : 1;
      unsigned B_SESS_CHG : 1;
      unsigned SESSVLDCHG : 1;
      unsigned : 1;
      unsigned LINE_STATE_CHG : 1;
      unsigned ONEMSEC : 1;
      unsigned IDCHG : 1;
    };
  };
} typeUSB0_OTGISTATBITS;
sfr volatile typeUSB0_OTGISTATBITS USB0_OTGISTATbits absolute 0x40072010;

 typedef struct tagUSB0_OTGICRBITS {
  union {
    struct {
      unsigned AVBUSEN : 1;
      unsigned : 1;
      unsigned BSESSEN : 1;
      unsigned SESSVLDEN : 1;
      unsigned : 1;
      unsigned LINESTATEEN : 1;
      unsigned ONEMSECEN : 1;
      unsigned IDEN : 1;
    };
  };
} typeUSB0_OTGICRBITS;
sfr volatile typeUSB0_OTGICRBITS USB0_OTGICRbits absolute 0x40072014;

 typedef struct tagUSB0_OTGSTATBITS {
  union {
    struct {
      unsigned AVBUSVLD : 1;
      unsigned : 1;
      unsigned BSESSEND : 1;
      unsigned SESS_VLD : 1;
      unsigned : 1;
      unsigned LINESTATESTABLE : 1;
      unsigned ONEMSECEN : 1;
      unsigned ID : 1;
    };
  };
} typeUSB0_OTGSTATBITS;
sfr volatile typeUSB0_OTGSTATBITS USB0_OTGSTATbits absolute 0x40072018;

 typedef struct tagUSB0_OTGCTLBITS {
  union {
    struct {
      unsigned : 2;
      unsigned OTGEN : 1;
      unsigned : 1;
      unsigned DMLOW : 1;
      unsigned DPLOW : 1;
      unsigned : 1;
      unsigned DPHIGH : 1;
    };
  };
} typeUSB0_OTGCTLBITS;
sfr volatile typeUSB0_OTGCTLBITS USB0_OTGCTLbits absolute 0x4007201C;

 typedef struct tagUSB0_ISTATBITS {
  union {
    struct {
      unsigned USBRST : 1;
      unsigned ERROR_ : 1;
      unsigned SOFTOK : 1;
      unsigned TOKDNE : 1;
      unsigned SLEEP : 1;
      unsigned RESUME_ : 1;
      unsigned ATTACH : 1;
      unsigned STALL : 1;
    };
  };
} typeUSB0_ISTATBITS;
sfr volatile typeUSB0_ISTATBITS USB0_ISTATbits absolute 0x40072080;

 typedef struct tagUSB0_INTENBITS {
  union {
    struct {
      unsigned USBRSTEN : 1;
      unsigned ERROREN : 1;
      unsigned SOFTOKEN : 1;
      unsigned TOKDNEEN : 1;
      unsigned SLEEPEN : 1;
      unsigned RESUMEEN : 1;
      unsigned ATTACHEN : 1;
      unsigned STALLEN : 1;
    };
  };
} typeUSB0_INTENBITS;
sfr volatile typeUSB0_INTENBITS USB0_INTENbits absolute 0x40072084;

 typedef struct tagUSB0_ERRSTATBITS {
  union {
    struct {
      unsigned PIDERR : 1;
      unsigned CRC5EOF : 1;
      unsigned CRC16 : 1;
      unsigned DFN8 : 1;
      unsigned BTOERR : 1;
      unsigned DMAERR : 1;
      unsigned OWNERR : 1;
      unsigned BTSERR : 1;
    };
  };
} typeUSB0_ERRSTATBITS;
sfr volatile typeUSB0_ERRSTATBITS USB0_ERRSTATbits absolute 0x40072088;

 typedef struct tagUSB0_ERRENBITS {
  union {
    struct {
      unsigned PIDERREN : 1;
      unsigned CRC5EOFEN : 1;
      unsigned CRC16EN : 1;
      unsigned DFN8EN : 1;
      unsigned BTOERREN : 1;
      unsigned DMAERREN : 1;
      unsigned OWNERREN : 1;
      unsigned BTSERREN : 1;
    };
  };
} typeUSB0_ERRENBITS;
sfr volatile typeUSB0_ERRENBITS USB0_ERRENbits absolute 0x4007208C;

 typedef struct tagUSB0_STATBITS {
  union {
    struct {
      unsigned : 2;
      unsigned ODD : 1;
      unsigned TX : 1;
      unsigned ENDP : 4;
    };
  };
} typeUSB0_STATBITS;
sfr volatile typeUSB0_STATBITS USB0_STATbits absolute 0x40072090;

 typedef struct tagUSB0_CTLBITS {
  union {
    struct {
      unsigned USBENSOFEN : 1;
      unsigned ODDRST : 1;
      unsigned RESUME_ : 1;
      unsigned HOSTMODEEN : 1;
      unsigned RESET_ : 1;
      unsigned TXSUSPENDTOKENBUSY : 1;
      unsigned SE0 : 1;
      unsigned JSTATE : 1;
    };
  };
} typeUSB0_CTLBITS;
sfr volatile typeUSB0_CTLBITS USB0_CTLbits absolute 0x40072094;

 typedef struct tagUSB0_ADDRBITS {
  union {
    struct {
      unsigned ADDR : 7;
      unsigned LSEN : 1;
    };
  };
} typeUSB0_ADDRBITS;
sfr volatile typeUSB0_ADDRBITS USB0_ADDRbits absolute 0x40072098;

 typedef struct tagUSB0_BDTPAGE1BITS {
  union {
    struct {
      unsigned : 1;
      unsigned BDTBA : 7;
    };
  };
} typeUSB0_BDTPAGE1BITS;
sfr volatile typeUSB0_BDTPAGE1BITS USB0_BDTPAGE1bits absolute 0x4007209C;

 typedef struct tagUSB0_FRMNUMLBITS {
  union {
    struct {
      unsigned FRM : 8;
    };
  };
} typeUSB0_FRMNUMLBITS;
sfr volatile typeUSB0_FRMNUMLBITS USB0_FRMNUMLbits absolute 0x400720A0;

 typedef struct tagUSB0_FRMNUMHBITS {
  union {
    struct {
      unsigned FRM : 3;
      unsigned : 5;
    };
  };
} typeUSB0_FRMNUMHBITS;
sfr volatile typeUSB0_FRMNUMHBITS USB0_FRMNUMHbits absolute 0x400720A4;

 typedef struct tagUSB0_TOKENBITS {
  union {
    struct {
      unsigned TOKENENDPT : 4;
      unsigned TOKENPID : 4;
    };
  };
} typeUSB0_TOKENBITS;
sfr volatile typeUSB0_TOKENBITS USB0_TOKENbits absolute 0x400720A8;

 typedef struct tagUSB0_SOFTHLDBITS {
  union {
    struct {
      unsigned CNT : 8;
    };
  };
} typeUSB0_SOFTHLDBITS;
sfr volatile typeUSB0_SOFTHLDBITS USB0_SOFTHLDbits absolute 0x400720AC;

 typedef struct tagUSB0_BDTPAGE2BITS {
  union {
    struct {
      unsigned BDTBA : 8;
    };
  };
} typeUSB0_BDTPAGE2BITS;
sfr volatile typeUSB0_BDTPAGE2BITS USB0_BDTPAGE2bits absolute 0x400720B0;

 typedef struct tagUSB0_BDTPAGE3BITS {
  union {
    struct {
      unsigned BDTBA : 8;
    };
  };
} typeUSB0_BDTPAGE3BITS;
sfr volatile typeUSB0_BDTPAGE3BITS USB0_BDTPAGE3bits absolute 0x400720B4;

 typedef struct tagUSB0_ENDPT0BITS {
  union {
    struct {
      unsigned EPHSHK : 1;
      unsigned EPSTALL : 1;
      unsigned EPTXEN : 1;
      unsigned EPRXEN : 1;
      unsigned EPCTLDIS : 1;
      unsigned : 1;
      unsigned RETRYDIS : 1;
      unsigned HOSTWOHUB : 1;
    };
  };
} typeUSB0_ENDPT0BITS;
sfr volatile typeUSB0_ENDPT0BITS USB0_ENDPT0bits absolute 0x400720C0;

 typedef struct tagUSB0_ENDPT1BITS {
  union {
    struct {
      unsigned EPHSHK : 1;
      unsigned EPSTALL : 1;
      unsigned EPTXEN : 1;
      unsigned EPRXEN : 1;
      unsigned EPCTLDIS : 1;
      unsigned : 1;
      unsigned RETRYDIS : 1;
      unsigned HOSTWOHUB : 1;
    };
  };
} typeUSB0_ENDPT1BITS;
sfr volatile typeUSB0_ENDPT1BITS USB0_ENDPT1bits absolute 0x400720C4;

 typedef struct tagUSB0_ENDPT2BITS {
  union {
    struct {
      unsigned EPHSHK : 1;
      unsigned EPSTALL : 1;
      unsigned EPTXEN : 1;
      unsigned EPRXEN : 1;
      unsigned EPCTLDIS : 1;
      unsigned : 1;
      unsigned RETRYDIS : 1;
      unsigned HOSTWOHUB : 1;
    };
  };
} typeUSB0_ENDPT2BITS;
sfr volatile typeUSB0_ENDPT2BITS USB0_ENDPT2bits absolute 0x400720C8;

 typedef struct tagUSB0_ENDPT3BITS {
  union {
    struct {
      unsigned EPHSHK : 1;
      unsigned EPSTALL : 1;
      unsigned EPTXEN : 1;
      unsigned EPRXEN : 1;
      unsigned EPCTLDIS : 1;
      unsigned : 1;
      unsigned RETRYDIS : 1;
      unsigned HOSTWOHUB : 1;
    };
  };
} typeUSB0_ENDPT3BITS;
sfr volatile typeUSB0_ENDPT3BITS USB0_ENDPT3bits absolute 0x400720CC;

 typedef struct tagUSB0_ENDPT4BITS {
  union {
    struct {
      unsigned EPHSHK : 1;
      unsigned EPSTALL : 1;
      unsigned EPTXEN : 1;
      unsigned EPRXEN : 1;
      unsigned EPCTLDIS : 1;
      unsigned : 1;
      unsigned RETRYDIS : 1;
      unsigned HOSTWOHUB : 1;
    };
  };
} typeUSB0_ENDPT4BITS;
sfr volatile typeUSB0_ENDPT4BITS USB0_ENDPT4bits absolute 0x400720D0;

 typedef struct tagUSB0_ENDPT5BITS {
  union {
    struct {
      unsigned EPHSHK : 1;
      unsigned EPSTALL : 1;
      unsigned EPTXEN : 1;
      unsigned EPRXEN : 1;
      unsigned EPCTLDIS : 1;
      unsigned : 1;
      unsigned RETRYDIS : 1;
      unsigned HOSTWOHUB : 1;
    };
  };
} typeUSB0_ENDPT5BITS;
sfr volatile typeUSB0_ENDPT5BITS USB0_ENDPT5bits absolute 0x400720D4;

 typedef struct tagUSB0_ENDPT6BITS {
  union {
    struct {
      unsigned EPHSHK : 1;
      unsigned EPSTALL : 1;
      unsigned EPTXEN : 1;
      unsigned EPRXEN : 1;
      unsigned EPCTLDIS : 1;
      unsigned : 1;
      unsigned RETRYDIS : 1;
      unsigned HOSTWOHUB : 1;
    };
  };
} typeUSB0_ENDPT6BITS;
sfr volatile typeUSB0_ENDPT6BITS USB0_ENDPT6bits absolute 0x400720D8;

 typedef struct tagUSB0_ENDPT7BITS {
  union {
    struct {
      unsigned EPHSHK : 1;
      unsigned EPSTALL : 1;
      unsigned EPTXEN : 1;
      unsigned EPRXEN : 1;
      unsigned EPCTLDIS : 1;
      unsigned : 1;
      unsigned RETRYDIS : 1;
      unsigned HOSTWOHUB : 1;
    };
  };
} typeUSB0_ENDPT7BITS;
sfr volatile typeUSB0_ENDPT7BITS USB0_ENDPT7bits absolute 0x400720DC;

 typedef struct tagUSB0_ENDPT8BITS {
  union {
    struct {
      unsigned EPHSHK : 1;
      unsigned EPSTALL : 1;
      unsigned EPTXEN : 1;
      unsigned EPRXEN : 1;
      unsigned EPCTLDIS : 1;
      unsigned : 1;
      unsigned RETRYDIS : 1;
      unsigned HOSTWOHUB : 1;
    };
  };
} typeUSB0_ENDPT8BITS;
sfr volatile typeUSB0_ENDPT8BITS USB0_ENDPT8bits absolute 0x400720E0;

 typedef struct tagUSB0_ENDPT9BITS {
  union {
    struct {
      unsigned EPHSHK : 1;
      unsigned EPSTALL : 1;
      unsigned EPTXEN : 1;
      unsigned EPRXEN : 1;
      unsigned EPCTLDIS : 1;
      unsigned : 1;
      unsigned RETRYDIS : 1;
      unsigned HOSTWOHUB : 1;
    };
  };
} typeUSB0_ENDPT9BITS;
sfr volatile typeUSB0_ENDPT9BITS USB0_ENDPT9bits absolute 0x400720E4;

 typedef struct tagUSB0_ENDPT10BITS {
  union {
    struct {
      unsigned EPHSHK : 1;
      unsigned EPSTALL : 1;
      unsigned EPTXEN : 1;
      unsigned EPRXEN : 1;
      unsigned EPCTLDIS : 1;
      unsigned : 1;
      unsigned RETRYDIS : 1;
      unsigned HOSTWOHUB : 1;
    };
  };
} typeUSB0_ENDPT10BITS;
sfr volatile typeUSB0_ENDPT10BITS USB0_ENDPT10bits absolute 0x400720E8;

 typedef struct tagUSB0_ENDPT11BITS {
  union {
    struct {
      unsigned EPHSHK : 1;
      unsigned EPSTALL : 1;
      unsigned EPTXEN : 1;
      unsigned EPRXEN : 1;
      unsigned EPCTLDIS : 1;
      unsigned : 1;
      unsigned RETRYDIS : 1;
      unsigned HOSTWOHUB : 1;
    };
  };
} typeUSB0_ENDPT11BITS;
sfr volatile typeUSB0_ENDPT11BITS USB0_ENDPT11bits absolute 0x400720EC;

 typedef struct tagUSB0_ENDPT12BITS {
  union {
    struct {
      unsigned EPHSHK : 1;
      unsigned EPSTALL : 1;
      unsigned EPTXEN : 1;
      unsigned EPRXEN : 1;
      unsigned EPCTLDIS : 1;
      unsigned : 1;
      unsigned RETRYDIS : 1;
      unsigned HOSTWOHUB : 1;
    };
  };
} typeUSB0_ENDPT12BITS;
sfr volatile typeUSB0_ENDPT12BITS USB0_ENDPT12bits absolute 0x400720F0;

 typedef struct tagUSB0_ENDPT13BITS {
  union {
    struct {
      unsigned EPHSHK : 1;
      unsigned EPSTALL : 1;
      unsigned EPTXEN : 1;
      unsigned EPRXEN : 1;
      unsigned EPCTLDIS : 1;
      unsigned : 1;
      unsigned RETRYDIS : 1;
      unsigned HOSTWOHUB : 1;
    };
  };
} typeUSB0_ENDPT13BITS;
sfr volatile typeUSB0_ENDPT13BITS USB0_ENDPT13bits absolute 0x400720F4;

 typedef struct tagUSB0_ENDPT14BITS {
  union {
    struct {
      unsigned EPHSHK : 1;
      unsigned EPSTALL : 1;
      unsigned EPTXEN : 1;
      unsigned EPRXEN : 1;
      unsigned EPCTLDIS : 1;
      unsigned : 1;
      unsigned RETRYDIS : 1;
      unsigned HOSTWOHUB : 1;
    };
  };
} typeUSB0_ENDPT14BITS;
sfr volatile typeUSB0_ENDPT14BITS USB0_ENDPT14bits absolute 0x400720F8;

 typedef struct tagUSB0_ENDPT15BITS {
  union {
    struct {
      unsigned EPHSHK : 1;
      unsigned EPSTALL : 1;
      unsigned EPTXEN : 1;
      unsigned EPRXEN : 1;
      unsigned EPCTLDIS : 1;
      unsigned : 1;
      unsigned RETRYDIS : 1;
      unsigned HOSTWOHUB : 1;
    };
  };
} typeUSB0_ENDPT15BITS;
sfr volatile typeUSB0_ENDPT15BITS USB0_ENDPT15bits absolute 0x400720FC;

 typedef struct tagUSB0_USBCTRLBITS {
  union {
    struct {
      unsigned : 4;
      unsigned UARTSEL : 1;
      unsigned UARTCHLS : 1;
      unsigned PDE : 1;
      unsigned SUSP : 1;
    };
  };
} typeUSB0_USBCTRLBITS;
sfr volatile typeUSB0_USBCTRLBITS USB0_USBCTRLbits absolute 0x40072100;

 typedef struct tagUSB0_OBSERVEBITS {
  union {
    struct {
      unsigned : 4;
      unsigned DMPD : 1;
      unsigned : 1;
      unsigned DPPD : 1;
      unsigned DPPU : 1;
    };
  };
} typeUSB0_OBSERVEBITS;
sfr volatile typeUSB0_OBSERVEBITS USB0_OBSERVEbits absolute 0x40072104;

 typedef struct tagUSB0_CONTROLBITS {
  union {
    struct {
      unsigned : 4;
      unsigned DPPULLUPNONOTG : 1;
      unsigned : 3;
    };
  };
} typeUSB0_CONTROLBITS;
sfr volatile typeUSB0_CONTROLBITS USB0_CONTROLbits absolute 0x40072108;

 typedef struct tagUSB0_USBTRC0BITS {
  union {
    struct {
      unsigned USB_RESUME_INT : 1;
      unsigned SYNC_DET : 1;
      unsigned USB_CLK_RECOVERY_INT : 1;
      unsigned VREDG_DET : 1;
      unsigned VFEDG_DET : 1;
      unsigned USBRESMEN : 1;
      unsigned : 1;
      unsigned USBRESET : 1;
    };
  };
} typeUSB0_USBTRC0BITS;
sfr volatile typeUSB0_USBTRC0BITS USB0_USBTRC0bits absolute 0x4007210C;

 typedef struct tagUSB0_USBFRMADJUSTBITS {
  union {
    struct {
      unsigned ADJ : 8;
    };
  };
} typeUSB0_USBFRMADJUSTBITS;
sfr volatile typeUSB0_USBFRMADJUSTBITS USB0_USBFRMADJUSTbits absolute 0x40072114;

 typedef struct tagUSB0_MISCCTRLBITS {
  union {
    struct {
      unsigned SOFDYNTHLD : 1;
      unsigned SOFBUSSET : 1;
      unsigned OWNERRISODIS : 1;
      unsigned VREDG_EN : 1;
      unsigned VFEDG_EN : 1;
      unsigned : 3;
    };
  };
} typeUSB0_MISCCTRLBITS;
sfr volatile typeUSB0_MISCCTRLBITS USB0_MISCCTRLbits absolute 0x4007212C;

 typedef struct tagUSB0_CLK_RECOVER_CTRLBITS {
  union {
    struct {
      unsigned : 5;
      unsigned RESTART_IFRTRIM_EN : 1;
      unsigned RESET_RESUME_ROUGH_EN : 1;
      unsigned CLOCK_RECOVER_EN : 1;
    };
  };
} typeUSB0_CLK_RECOVER_CTRLBITS;
sfr volatile typeUSB0_CLK_RECOVER_CTRLBITS USB0_CLK_RECOVER_CTRLbits absolute 0x40072140;

 typedef struct tagUSB0_CLK_RECOVER_IRC_ENBITS {
  union {
    struct {
      unsigned REG_EN : 1;
      unsigned IRC_EN : 1;
      unsigned : 6;
    };
  };
} typeUSB0_CLK_RECOVER_IRC_ENBITS;
sfr volatile typeUSB0_CLK_RECOVER_IRC_ENBITS USB0_CLK_RECOVER_IRC_ENbits absolute 0x40072144;

 typedef struct tagUSB0_CLK_RECOVER_INT_ENBITS {
  union {
    struct {
      unsigned : 4;
      unsigned OVF_ERROR_EN : 1;
      unsigned : 3;
    };
  };
} typeUSB0_CLK_RECOVER_INT_ENBITS;
sfr volatile typeUSB0_CLK_RECOVER_INT_ENBITS USB0_CLK_RECOVER_INT_ENbits absolute 0x40072154;

 typedef struct tagUSB0_CLK_RECOVER_INT_STATUSBITS {
  union {
    struct {
      unsigned : 4;
      unsigned OVF_ERROR : 1;
      unsigned : 3;
    };
  };
} typeUSB0_CLK_RECOVER_INT_STATUSBITS;
sfr volatile typeUSB0_CLK_RECOVER_INT_STATUSBITS USB0_CLK_RECOVER_INT_STATUSbits absolute 0x4007215C;

 typedef struct tagCMP0_CR0BITS {
  union {
    struct {
      unsigned HYSTCTR : 2;
      unsigned : 2;
      unsigned FILTER_CNT : 3;
      unsigned : 1;
    };
  };
} typeCMP0_CR0BITS;
sfr volatile typeCMP0_CR0BITS CMP0_CR0bits absolute 0x40073000;

 typedef struct tagCMP0_CR1BITS {
  union {
    struct {
      unsigned EN : 1;
      unsigned OPE : 1;
      unsigned COS_ : 1;
      unsigned INV : 1;
      unsigned PMODE : 1;
      unsigned TRIGM : 1;
      unsigned WE : 1;
      unsigned SE : 1;
    };
  };
} typeCMP0_CR1BITS;
sfr volatile typeCMP0_CR1BITS CMP0_CR1bits absolute 0x40073001;

 typedef struct tagCMP0_FPRBITS {
  union {
    struct {
      unsigned FILT_PER : 8;
    };
  };
} typeCMP0_FPRBITS;
sfr volatile typeCMP0_FPRBITS CMP0_FPRbits absolute 0x40073002;

 typedef struct tagCMP0_SCRBITS {
  union {
    struct {
      unsigned COUT : 1;
      unsigned CFF : 1;
      unsigned CFR : 1;
      unsigned IEF : 1;
      unsigned IER : 1;
      unsigned : 1;
      unsigned DMAEN : 1;
      unsigned : 1;
    };
  };
} typeCMP0_SCRBITS;
sfr volatile typeCMP0_SCRBITS CMP0_SCRbits absolute 0x40073003;

 typedef struct tagCMP0_DACCRBITS {
  union {
    struct {
      unsigned VOSEL : 6;
      unsigned VRSEL : 1;
      unsigned DACEN : 1;
    };
  };
} typeCMP0_DACCRBITS;
sfr volatile typeCMP0_DACCRBITS CMP0_DACCRbits absolute 0x40073004;

 typedef struct tagCMP0_MUXCRBITS {
  union {
    struct {
      unsigned MSEL : 3;
      unsigned PSEL : 3;
      unsigned : 2;
    };
  };
} typeCMP0_MUXCRBITS;
sfr volatile typeCMP0_MUXCRBITS CMP0_MUXCRbits absolute 0x40073005;

 typedef struct tagCMP1_CR0BITS {
  union {
    struct {
      unsigned HYSTCTR : 2;
      unsigned : 2;
      unsigned FILTER_CNT : 3;
      unsigned : 1;
    };
  };
} typeCMP1_CR0BITS;
sfr volatile typeCMP1_CR0BITS CMP1_CR0bits absolute 0x40073008;

 typedef struct tagCMP1_CR1BITS {
  union {
    struct {
      unsigned EN : 1;
      unsigned OPE : 1;
      unsigned COS_ : 1;
      unsigned INV : 1;
      unsigned PMODE : 1;
      unsigned TRIGM : 1;
      unsigned WE : 1;
      unsigned SE : 1;
    };
  };
} typeCMP1_CR1BITS;
sfr volatile typeCMP1_CR1BITS CMP1_CR1bits absolute 0x40073009;

 typedef struct tagCMP1_FPRBITS {
  union {
    struct {
      unsigned FILT_PER : 8;
    };
  };
} typeCMP1_FPRBITS;
sfr volatile typeCMP1_FPRBITS CMP1_FPRbits absolute 0x4007300A;

 typedef struct tagCMP1_SCRBITS {
  union {
    struct {
      unsigned COUT : 1;
      unsigned CFF : 1;
      unsigned CFR : 1;
      unsigned IEF : 1;
      unsigned IER : 1;
      unsigned : 1;
      unsigned DMAEN : 1;
      unsigned : 1;
    };
  };
} typeCMP1_SCRBITS;
sfr volatile typeCMP1_SCRBITS CMP1_SCRbits absolute 0x4007300B;

 typedef struct tagCMP1_DACCRBITS {
  union {
    struct {
      unsigned VOSEL : 6;
      unsigned VRSEL : 1;
      unsigned DACEN : 1;
    };
  };
} typeCMP1_DACCRBITS;
sfr volatile typeCMP1_DACCRBITS CMP1_DACCRbits absolute 0x4007300C;

 typedef struct tagCMP1_MUXCRBITS {
  union {
    struct {
      unsigned MSEL : 3;
      unsigned PSEL : 3;
      unsigned : 2;
    };
  };
} typeCMP1_MUXCRBITS;
sfr volatile typeCMP1_MUXCRBITS CMP1_MUXCRbits absolute 0x4007300D;

 typedef struct tagVREF_TRMBITS {
  union {
    struct {
      unsigned TRIM : 6;
      unsigned CHOPEN : 1;
      unsigned : 1;
    };
  };
} typeVREF_TRMBITS;
sfr volatile typeVREF_TRMBITS VREF_TRMbits absolute 0x40074000;

 typedef struct tagVREF_SCBITS {
  union {
    struct {
      unsigned MODE_LV : 2;
      unsigned VREFST : 1;
      unsigned : 2;
      unsigned ICOMPEN : 1;
      unsigned REGEN : 1;
      unsigned VREFEN : 1;
    };
  };
} typeVREF_SCBITS;
sfr volatile typeVREF_SCBITS VREF_SCbits absolute 0x40074001;

 typedef struct tagLLWU_PE1BITS {
  union {
    struct {
      unsigned WUPE0 : 2;
      unsigned WUPE1 : 2;
      unsigned WUPE2 : 2;
      unsigned WUPE3 : 2;
    };
  };
} typeLLWU_PE1BITS;
sfr volatile typeLLWU_PE1BITS LLWU_PE1bits absolute 0x4007C000;

 typedef struct tagLLWU_PE2BITS {
  union {
    struct {
      unsigned WUPE4 : 2;
      unsigned WUPE5 : 2;
      unsigned WUPE6 : 2;
      unsigned WUPE7 : 2;
    };
  };
} typeLLWU_PE2BITS;
sfr volatile typeLLWU_PE2BITS LLWU_PE2bits absolute 0x4007C001;

 typedef struct tagLLWU_PE3BITS {
  union {
    struct {
      unsigned WUPE8 : 2;
      unsigned WUPE9 : 2;
      unsigned WUPE10 : 2;
      unsigned WUPE11 : 2;
    };
  };
} typeLLWU_PE3BITS;
sfr volatile typeLLWU_PE3BITS LLWU_PE3bits absolute 0x4007C002;

 typedef struct tagLLWU_PE4BITS {
  union {
    struct {
      unsigned WUPE12 : 2;
      unsigned WUPE13 : 2;
      unsigned WUPE14 : 2;
      unsigned WUPE15 : 2;
    };
  };
} typeLLWU_PE4BITS;
sfr volatile typeLLWU_PE4BITS LLWU_PE4bits absolute 0x4007C003;

 typedef struct tagLLWU_PE5BITS {
  union {
    struct {
      unsigned WUPE16 : 2;
      unsigned WUPE17 : 2;
      unsigned WUPE18 : 2;
      unsigned WUPE19 : 2;
    };
  };
} typeLLWU_PE5BITS;
sfr volatile typeLLWU_PE5BITS LLWU_PE5bits absolute 0x4007C004;

 typedef struct tagLLWU_PE6BITS {
  union {
    struct {
      unsigned WUPE20 : 2;
      unsigned WUPE21 : 2;
      unsigned WUPE22 : 2;
      unsigned WUPE23 : 2;
    };
  };
} typeLLWU_PE6BITS;
sfr volatile typeLLWU_PE6BITS LLWU_PE6bits absolute 0x4007C005;

 typedef struct tagLLWU_PE7BITS {
  union {
    struct {
      unsigned WUPE24 : 2;
      unsigned WUPE25 : 2;
      unsigned WUPE26 : 2;
      unsigned WUPE27 : 2;
    };
  };
} typeLLWU_PE7BITS;
sfr volatile typeLLWU_PE7BITS LLWU_PE7bits absolute 0x4007C006;

 typedef struct tagLLWU_PE8BITS {
  union {
    struct {
      unsigned WUPE28 : 2;
      unsigned WUPE29 : 2;
      unsigned WUPE30 : 2;
      unsigned WUPE31 : 2;
    };
  };
} typeLLWU_PE8BITS;
sfr volatile typeLLWU_PE8BITS LLWU_PE8bits absolute 0x4007C007;

 typedef struct tagLLWU_MEBITS {
  union {
    struct {
      unsigned WUME0 : 1;
      unsigned WUME1 : 1;
      unsigned WUME2 : 1;
      unsigned WUME3 : 1;
      unsigned WUME4 : 1;
      unsigned WUME5 : 1;
      unsigned WUME6 : 1;
      unsigned WUME7 : 1;
    };
  };
} typeLLWU_MEBITS;
sfr volatile typeLLWU_MEBITS LLWU_MEbits absolute 0x4007C008;

 typedef struct tagLLWU_PF1BITS {
  union {
    struct {
      unsigned WUF0 : 1;
      unsigned WUF1 : 1;
      unsigned WUF2 : 1;
      unsigned WUF3 : 1;
      unsigned WUF4 : 1;
      unsigned WUF5 : 1;
      unsigned WUF6 : 1;
      unsigned WUF7 : 1;
    };
  };
} typeLLWU_PF1BITS;
sfr volatile typeLLWU_PF1BITS LLWU_PF1bits absolute 0x4007C009;

 typedef struct tagLLWU_PF2BITS {
  union {
    struct {
      unsigned WUF8 : 1;
      unsigned WUF9 : 1;
      unsigned WUF10 : 1;
      unsigned WUF11 : 1;
      unsigned WUF12 : 1;
      unsigned WUF13 : 1;
      unsigned WUF14 : 1;
      unsigned WUF15 : 1;
    };
  };
} typeLLWU_PF2BITS;
sfr volatile typeLLWU_PF2BITS LLWU_PF2bits absolute 0x4007C00A;

 typedef struct tagLLWU_PF3BITS {
  union {
    struct {
      unsigned WUF16 : 1;
      unsigned WUF17 : 1;
      unsigned WUF18 : 1;
      unsigned WUF19 : 1;
      unsigned WUF20 : 1;
      unsigned WUF21 : 1;
      unsigned WUF22 : 1;
      unsigned WUF23 : 1;
    };
  };
} typeLLWU_PF3BITS;
sfr volatile typeLLWU_PF3BITS LLWU_PF3bits absolute 0x4007C00B;

 typedef struct tagLLWU_PF4BITS {
  union {
    struct {
      unsigned WUF24 : 1;
      unsigned WUF25 : 1;
      unsigned WUF26 : 1;
      unsigned WUF27 : 1;
      unsigned WUF28 : 1;
      unsigned WUF29 : 1;
      unsigned WUF30 : 1;
      unsigned WUF31 : 1;
    };
  };
} typeLLWU_PF4BITS;
sfr volatile typeLLWU_PF4BITS LLWU_PF4bits absolute 0x4007C00C;

 typedef struct tagLLWU_MF5BITS {
  union {
    struct {
      unsigned MWUF0 : 1;
      unsigned MWUF1 : 1;
      unsigned MWUF2 : 1;
      unsigned MWUF3 : 1;
      unsigned MWUF4 : 1;
      unsigned MWUF5 : 1;
      unsigned MWUF6 : 1;
      unsigned MWUF7 : 1;
    };
  };
} typeLLWU_MF5BITS;
sfr volatile typeLLWU_MF5BITS LLWU_MF5bits absolute 0x4007C00D;

 typedef struct tagLLWU_FILT1BITS {
  union {
    struct {
      unsigned FILTSEL : 5;
      unsigned FILTE : 2;
      unsigned FILTF : 1;
    };
  };
} typeLLWU_FILT1BITS;
sfr volatile typeLLWU_FILT1BITS LLWU_FILT1bits absolute 0x4007C00E;

 typedef struct tagLLWU_FILT2BITS {
  union {
    struct {
      unsigned FILTSEL : 5;
      unsigned FILTE : 2;
      unsigned FILTF : 1;
    };
  };
} typeLLWU_FILT2BITS;
sfr volatile typeLLWU_FILT2BITS LLWU_FILT2bits absolute 0x4007C00F;

 typedef struct tagLLWU_FILT3BITS {
  union {
    struct {
      unsigned FILTSEL : 5;
      unsigned FILTE : 2;
      unsigned FILTF : 1;
    };
  };
} typeLLWU_FILT3BITS;
sfr volatile typeLLWU_FILT3BITS LLWU_FILT3bits absolute 0x4007C010;

 typedef struct tagLLWU_FILT4BITS {
  union {
    struct {
      unsigned FILTSEL : 5;
      unsigned FILTE : 2;
      unsigned FILTF : 1;
    };
  };
} typeLLWU_FILT4BITS;
sfr volatile typeLLWU_FILT4BITS LLWU_FILT4bits absolute 0x4007C011;

 typedef struct tagPMC_LVDSC1BITS {
  union {
    struct {
      unsigned LVDV : 2;
      unsigned : 2;
      unsigned LVDRE : 1;
      unsigned LVDIE : 1;
      unsigned LVDACK : 1;
      unsigned LVDF : 1;
    };
  };
} typePMC_LVDSC1BITS;
sfr volatile typePMC_LVDSC1BITS PMC_LVDSC1bits absolute 0x4007D000;

 typedef struct tagPMC_LVDSC2BITS {
  union {
    struct {
      unsigned LVWV : 2;
      unsigned : 3;
      unsigned LVWIE : 1;
      unsigned LVWACK : 1;
      unsigned LVWF : 1;
    };
  };
} typePMC_LVDSC2BITS;
sfr volatile typePMC_LVDSC2BITS PMC_LVDSC2bits absolute 0x4007D001;

 typedef struct tagPMC_REGSCBITS {
  union {
    struct {
      unsigned BGBE : 1;
      unsigned : 1;
      unsigned REGONS : 1;
      unsigned ACKISO : 1;
      unsigned BGEN : 1;
      unsigned : 3;
    };
  };
} typePMC_REGSCBITS;
sfr volatile typePMC_REGSCBITS PMC_REGSCbits absolute 0x4007D002;

 typedef struct tagPMC_HVDSC1BITS {
  union {
    struct {
      unsigned HVDV : 1;
      unsigned : 3;
      unsigned HVDRE : 1;
      unsigned HVDIE : 1;
      unsigned HVDACK : 1;
      unsigned HVDF : 1;
    };
  };
} typePMC_HVDSC1BITS;
sfr volatile typePMC_HVDSC1BITS PMC_HVDSC1bits absolute 0x4007D00B;

 typedef struct tagSMC_PMPROTBITS {
  union {
    struct {
      unsigned : 1;
      unsigned AVLLS : 1;
      unsigned : 1;
      unsigned ALLS : 1;
      unsigned : 1;
      unsigned AVLP : 1;
      unsigned : 1;
      unsigned AHSRUN : 1;
    };
  };
} typeSMC_PMPROTBITS;
sfr volatile typeSMC_PMPROTBITS SMC_PMPROTbits absolute 0x4007E000;

 typedef struct tagSMC_PMCTRLBITS {
  union {
    struct {
      unsigned STOPM : 3;
      unsigned STOPA : 1;
      unsigned : 1;
      unsigned RUNM : 2;
      unsigned : 1;
    };
  };
} typeSMC_PMCTRLBITS;
sfr volatile typeSMC_PMCTRLBITS SMC_PMCTRLbits absolute 0x4007E001;

 typedef struct tagSMC_STOPCTRLBITS {
  union {
    struct {
      unsigned LLSM : 3;
      unsigned LPOPO : 1;
      unsigned RAM2PO : 1;
      unsigned PORPO : 1;
      unsigned PSTOPO : 2;
    };
  };
} typeSMC_STOPCTRLBITS;
sfr volatile typeSMC_STOPCTRLBITS SMC_STOPCTRLbits absolute 0x4007E002;

 typedef struct tagSMC_PMSTATBITS {
  union {
    struct {
      unsigned PMSTAT : 8;
    };
  };
} typeSMC_PMSTATBITS;
sfr volatile typeSMC_PMSTATBITS SMC_PMSTATbits absolute 0x4007E003;

 typedef struct tagRCM_SRS0BITS {
  union {
    struct {
      unsigned WAKEUP : 1;
      unsigned LVD : 1;
      unsigned LOC_ : 1;
      unsigned LOL : 1;
      unsigned : 1;
      unsigned WDOG : 1;
      unsigned PIN : 1;
      unsigned POR : 1;
    };
  };
} typeRCM_SRS0BITS;
sfr volatile typeRCM_SRS0BITS RCM_SRS0bits absolute 0x4007F000;

 typedef struct tagRCM_SRS1BITS {
  union {
    struct {
      unsigned JTAG : 1;
      unsigned LOCKUP : 1;
      unsigned SW : 1;
      unsigned MDM_AP : 1;
      unsigned : 1;
      unsigned SACKERR : 1;
      unsigned : 2;
    };
  };
} typeRCM_SRS1BITS;
sfr volatile typeRCM_SRS1BITS RCM_SRS1bits absolute 0x4007F001;

 typedef struct tagRCM_RPFCBITS {
  union {
    struct {
      unsigned RSTFLTSRW : 2;
      unsigned RSTFLTSS : 1;
      unsigned : 5;
    };
  };
} typeRCM_RPFCBITS;
sfr volatile typeRCM_RPFCBITS RCM_RPFCbits absolute 0x4007F004;

 typedef struct tagRCM_RPFWBITS {
  union {
    struct {
      unsigned RSTFLTSEL : 5;
      unsigned : 3;
    };
  };
} typeRCM_RPFWBITS;
sfr volatile typeRCM_RPFWBITS RCM_RPFWbits absolute 0x4007F005;

 typedef struct tagRCM_FMBITS {
  union {
    struct {
      unsigned : 1;
      unsigned FORCEROM : 2;
      unsigned : 5;
    };
  };
} typeRCM_FMBITS;
sfr volatile typeRCM_FMBITS RCM_FMbits absolute 0x4007F006;

 typedef struct tagRCM_MRBITS {
  union {
    struct {
      unsigned : 1;
      unsigned BOOTROM : 2;
      unsigned : 5;
    };
  };
} typeRCM_MRBITS;
sfr volatile typeRCM_MRBITS RCM_MRbits absolute 0x4007F007;

 typedef struct tagRCM_SSRS0BITS {
  union {
    struct {
      unsigned SWAKEUP : 1;
      unsigned SLVD : 1;
      unsigned SLOC : 1;
      unsigned SLOL : 1;
      unsigned : 1;
      unsigned SWDOG : 1;
      unsigned SPIN : 1;
      unsigned SPOR : 1;
    };
  };
} typeRCM_SSRS0BITS;
sfr volatile typeRCM_SSRS0BITS RCM_SSRS0bits absolute 0x4007F008;

 typedef struct tagRCM_SSRS1BITS {
  union {
    struct {
      unsigned SJTAG : 1;
      unsigned SLOCKUP : 1;
      unsigned SSW : 1;
      unsigned SMDM_AP : 1;
      unsigned : 1;
      unsigned SSACKERR : 1;
      unsigned : 2;
    };
  };
} typeRCM_SSRS1BITS;
sfr volatile typeRCM_SSRS1BITS RCM_SSRS1bits absolute 0x4007F009;

 typedef struct tagTRNG0_MCTLBITS {
  union {
    struct {
      unsigned SAMP_MODE : 2;
      unsigned OSC_DIV : 2;
      unsigned UNUSED : 1;
      unsigned TRNG_ACC : 1;
      unsigned RST_DEF : 1;
      unsigned FOR_SCLK : 1;
      unsigned FCT_FAIL : 1;
      unsigned FCT_VAL : 1;
      unsigned ENT_VAL : 1;
      unsigned TST_OUT : 1;
      unsigned ERR_ : 1;
      unsigned TSTOP_OK : 1;
      unsigned : 2;
      unsigned PRGM : 1;
      unsigned : 15;
    };
  };
} typeTRNG0_MCTLBITS;
sfr volatile typeTRNG0_MCTLBITS TRNG0_MCTLbits absolute 0x400A0000;

 typedef struct tagTRNG0_SCMISCBITS {
  union {
    struct {
      unsigned LRUN_MAX : 8;
      unsigned : 8;
      unsigned RTY_CT : 4;
      unsigned : 12;
    };
  };
} typeTRNG0_SCMISCBITS;
sfr volatile typeTRNG0_SCMISCBITS TRNG0_SCMISCbits absolute 0x400A0004;

 typedef struct tagTRNG0_PKRRNGBITS {
  union {
    struct {
      unsigned PKR_RNG : 16;
      unsigned : 16;
    };
  };
} typeTRNG0_PKRRNGBITS;
sfr volatile typeTRNG0_PKRRNGBITS TRNG0_PKRRNGbits absolute 0x400A0008;

 typedef struct tagTRNG0_PKRMAXBITS {
  union {
    struct {
      unsigned PKR_MAX : 24;
      unsigned : 8;
    };
  };
} typeTRNG0_PKRMAXBITS;
sfr volatile typeTRNG0_PKRMAXBITS TRNG0_PKRMAXbits absolute 0x400A000C;

 typedef struct tagTRNG0_PKRSQBITS {
  union {
    struct {
      unsigned PKR_SQ : 24;
      unsigned : 8;
    };
  };
} typeTRNG0_PKRSQBITS;
sfr volatile typeTRNG0_PKRSQBITS TRNG0_PKRSQbits absolute 0x400A000C;

 typedef struct tagTRNG0_SDCTLBITS {
  union {
    struct {
      unsigned SAMP_SIZE : 16;
      unsigned ENT_DLY : 16;
    };
  };
} typeTRNG0_SDCTLBITS;
sfr volatile typeTRNG0_SDCTLBITS TRNG0_SDCTLbits absolute 0x400A0010;

 typedef struct tagTRNG0_SBLIMBITS {
  union {
    struct {
      unsigned SB_LIM : 10;
      unsigned : 22;
    };
  };
} typeTRNG0_SBLIMBITS;
sfr volatile typeTRNG0_SBLIMBITS TRNG0_SBLIMbits absolute 0x400A0014;

 typedef struct tagTRNG0_TOTSAMBITS {
  union {
    struct {
      unsigned TOT_SAM : 20;
      unsigned : 12;
    };
  };
} typeTRNG0_TOTSAMBITS;
sfr volatile typeTRNG0_TOTSAMBITS TRNG0_TOTSAMbits absolute 0x400A0014;

 typedef struct tagTRNG0_FRQMINBITS {
  union {
    struct {
      unsigned FRQ_MIN : 22;
      unsigned : 10;
    };
  };
} typeTRNG0_FRQMINBITS;
sfr volatile typeTRNG0_FRQMINBITS TRNG0_FRQMINbits absolute 0x400A0018;

 typedef struct tagTRNG0_FRQCNTBITS {
  union {
    struct {
      unsigned FRQ_CT : 22;
      unsigned : 10;
    };
  };
} typeTRNG0_FRQCNTBITS;
sfr volatile typeTRNG0_FRQCNTBITS TRNG0_FRQCNTbits absolute 0x400A001C;

 typedef struct tagTRNG0_FRQMAXBITS {
  union {
    struct {
      unsigned FRQ_MAX : 22;
      unsigned : 10;
    };
  };
} typeTRNG0_FRQMAXBITS;
sfr volatile typeTRNG0_FRQMAXBITS TRNG0_FRQMAXbits absolute 0x400A001C;

 typedef struct tagTRNG0_SCMCBITS {
  union {
    struct {
      unsigned MONO_CT : 16;
      unsigned : 16;
    };
  };
} typeTRNG0_SCMCBITS;
sfr volatile typeTRNG0_SCMCBITS TRNG0_SCMCbits absolute 0x400A0020;

 typedef struct tagTRNG0_SCMLBITS {
  union {
    struct {
      unsigned MONO_MAX : 16;
      unsigned MONO_RNG : 16;
    };
  };
} typeTRNG0_SCMLBITS;
sfr volatile typeTRNG0_SCMLBITS TRNG0_SCMLbits absolute 0x400A0020;

 typedef struct tagTRNG0_SCR1CBITS {
  union {
    struct {
      unsigned R1_0_CT : 15;
      unsigned : 1;
      unsigned R1_1_CT : 15;
      unsigned : 1;
    };
  };
} typeTRNG0_SCR1CBITS;
sfr volatile typeTRNG0_SCR1CBITS TRNG0_SCR1Cbits absolute 0x400A0024;

 typedef struct tagTRNG0_SCR1LBITS {
  union {
    struct {
      unsigned RUN1_MAX : 15;
      unsigned : 1;
      unsigned RUN1_RNG : 15;
      unsigned : 1;
    };
  };
} typeTRNG0_SCR1LBITS;
sfr volatile typeTRNG0_SCR1LBITS TRNG0_SCR1Lbits absolute 0x400A0024;

 typedef struct tagTRNG0_SCR2CBITS {
  union {
    struct {
      unsigned R2_0_CT : 14;
      unsigned : 2;
      unsigned R2_1_CT : 14;
      unsigned : 2;
    };
  };
} typeTRNG0_SCR2CBITS;
sfr volatile typeTRNG0_SCR2CBITS TRNG0_SCR2Cbits absolute 0x400A0028;

 typedef struct tagTRNG0_SCR2LBITS {
  union {
    struct {
      unsigned RUN2_MAX : 14;
      unsigned : 2;
      unsigned RUN2_RNG : 14;
      unsigned : 2;
    };
  };
} typeTRNG0_SCR2LBITS;
sfr volatile typeTRNG0_SCR2LBITS TRNG0_SCR2Lbits absolute 0x400A0028;

 typedef struct tagTRNG0_SCR3CBITS {
  union {
    struct {
      unsigned R3_0_CT : 13;
      unsigned : 3;
      unsigned R3_1_CT : 13;
      unsigned : 3;
    };
  };
} typeTRNG0_SCR3CBITS;
sfr volatile typeTRNG0_SCR3CBITS TRNG0_SCR3Cbits absolute 0x400A002C;

 typedef struct tagTRNG0_SCR3LBITS {
  union {
    struct {
      unsigned RUN3_MAX : 13;
      unsigned : 3;
      unsigned RUN3_RNG : 13;
      unsigned : 3;
    };
  };
} typeTRNG0_SCR3LBITS;
sfr volatile typeTRNG0_SCR3LBITS TRNG0_SCR3Lbits absolute 0x400A002C;

 typedef struct tagTRNG0_SCR4CBITS {
  union {
    struct {
      unsigned R4_0_CT : 12;
      unsigned : 4;
      unsigned R4_1_CT : 12;
      unsigned : 4;
    };
  };
} typeTRNG0_SCR4CBITS;
sfr volatile typeTRNG0_SCR4CBITS TRNG0_SCR4Cbits absolute 0x400A0030;

 typedef struct tagTRNG0_SCR4LBITS {
  union {
    struct {
      unsigned RUN4_MAX : 12;
      unsigned : 4;
      unsigned RUN4_RNG : 12;
      unsigned : 4;
    };
  };
} typeTRNG0_SCR4LBITS;
sfr volatile typeTRNG0_SCR4LBITS TRNG0_SCR4Lbits absolute 0x400A0030;

 typedef struct tagTRNG0_SCR5CBITS {
  union {
    struct {
      unsigned R5_0_CT : 11;
      unsigned : 5;
      unsigned R5_1_CT : 11;
      unsigned : 5;
    };
  };
} typeTRNG0_SCR5CBITS;
sfr volatile typeTRNG0_SCR5CBITS TRNG0_SCR5Cbits absolute 0x400A0034;

 typedef struct tagTRNG0_SCR5LBITS {
  union {
    struct {
      unsigned RUN5_MAX : 11;
      unsigned : 5;
      unsigned RUN5_RNG : 11;
      unsigned : 5;
    };
  };
} typeTRNG0_SCR5LBITS;
sfr volatile typeTRNG0_SCR5LBITS TRNG0_SCR5Lbits absolute 0x400A0034;

 typedef struct tagTRNG0_SCR6PCBITS {
  union {
    struct {
      unsigned R6P_0_CT : 11;
      unsigned : 5;
      unsigned R6P_1_CT : 11;
      unsigned : 5;
    };
  };
} typeTRNG0_SCR6PCBITS;
sfr volatile typeTRNG0_SCR6PCBITS TRNG0_SCR6PCbits absolute 0x400A0038;

 typedef struct tagTRNG0_SCR6PLBITS {
  union {
    struct {
      unsigned RUN6P_MAX : 11;
      unsigned : 5;
      unsigned RUN6P_RNG : 11;
      unsigned : 5;
    };
  };
} typeTRNG0_SCR6PLBITS;
sfr volatile typeTRNG0_SCR6PLBITS TRNG0_SCR6PLbits absolute 0x400A0038;

 typedef struct tagTRNG0_STATUSBITS {
  union {
    struct {
      unsigned TF1BR0 : 1;
      unsigned TF1BR1 : 1;
      unsigned TF2BR0 : 1;
      unsigned TF2BR1 : 1;
      unsigned TF3BR0 : 1;
      unsigned TF3BR1 : 1;
      unsigned TF4BR0 : 1;
      unsigned TF4BR1 : 1;
      unsigned TF5BR0 : 1;
      unsigned TF5BR1 : 1;
      unsigned TF6PBR0 : 1;
      unsigned TF6PBR1 : 1;
      unsigned TFSB : 1;
      unsigned TFLR : 1;
      unsigned TFP : 1;
      unsigned TFMB : 1;
      unsigned RETRY_CT : 4;
      unsigned : 12;
    };
  };
} typeTRNG0_STATUSBITS;
sfr volatile typeTRNG0_STATUSBITS TRNG0_STATUSbits absolute 0x400A003C;

 typedef struct tagTRNG0_ENT0BITS {
  union {
    struct {
      unsigned ENT : 32;
    };
  };
} typeTRNG0_ENT0BITS;
sfr volatile typeTRNG0_ENT0BITS TRNG0_ENT0bits absolute 0x400A0040;

 typedef struct tagTRNG0_ENT1BITS {
  union {
    struct {
      unsigned ENT : 32;
    };
  };
} typeTRNG0_ENT1BITS;
sfr volatile typeTRNG0_ENT1BITS TRNG0_ENT1bits absolute 0x400A0044;

 typedef struct tagTRNG0_ENT2BITS {
  union {
    struct {
      unsigned ENT : 32;
    };
  };
} typeTRNG0_ENT2BITS;
sfr volatile typeTRNG0_ENT2BITS TRNG0_ENT2bits absolute 0x400A0048;

 typedef struct tagTRNG0_ENT3BITS {
  union {
    struct {
      unsigned ENT : 32;
    };
  };
} typeTRNG0_ENT3BITS;
sfr volatile typeTRNG0_ENT3BITS TRNG0_ENT3bits absolute 0x400A004C;

 typedef struct tagTRNG0_ENT4BITS {
  union {
    struct {
      unsigned ENT : 32;
    };
  };
} typeTRNG0_ENT4BITS;
sfr volatile typeTRNG0_ENT4BITS TRNG0_ENT4bits absolute 0x400A0050;

 typedef struct tagTRNG0_ENT5BITS {
  union {
    struct {
      unsigned ENT : 32;
    };
  };
} typeTRNG0_ENT5BITS;
sfr volatile typeTRNG0_ENT5BITS TRNG0_ENT5bits absolute 0x400A0054;

 typedef struct tagTRNG0_ENT6BITS {
  union {
    struct {
      unsigned ENT : 32;
    };
  };
} typeTRNG0_ENT6BITS;
sfr volatile typeTRNG0_ENT6BITS TRNG0_ENT6bits absolute 0x400A0058;

 typedef struct tagTRNG0_ENT7BITS {
  union {
    struct {
      unsigned ENT : 32;
    };
  };
} typeTRNG0_ENT7BITS;
sfr volatile typeTRNG0_ENT7BITS TRNG0_ENT7bits absolute 0x400A005C;

 typedef struct tagTRNG0_ENT8BITS {
  union {
    struct {
      unsigned ENT : 32;
    };
  };
} typeTRNG0_ENT8BITS;
sfr volatile typeTRNG0_ENT8BITS TRNG0_ENT8bits absolute 0x400A0060;

 typedef struct tagTRNG0_ENT9BITS {
  union {
    struct {
      unsigned ENT : 32;
    };
  };
} typeTRNG0_ENT9BITS;
sfr volatile typeTRNG0_ENT9BITS TRNG0_ENT9bits absolute 0x400A0064;

 typedef struct tagTRNG0_ENT10BITS {
  union {
    struct {
      unsigned ENT : 32;
    };
  };
} typeTRNG0_ENT10BITS;
sfr volatile typeTRNG0_ENT10BITS TRNG0_ENT10bits absolute 0x400A0068;

 typedef struct tagTRNG0_ENT11BITS {
  union {
    struct {
      unsigned ENT : 32;
    };
  };
} typeTRNG0_ENT11BITS;
sfr volatile typeTRNG0_ENT11BITS TRNG0_ENT11bits absolute 0x400A006C;

 typedef struct tagTRNG0_ENT12BITS {
  union {
    struct {
      unsigned ENT : 32;
    };
  };
} typeTRNG0_ENT12BITS;
sfr volatile typeTRNG0_ENT12BITS TRNG0_ENT12bits absolute 0x400A0070;

 typedef struct tagTRNG0_ENT13BITS {
  union {
    struct {
      unsigned ENT : 32;
    };
  };
} typeTRNG0_ENT13BITS;
sfr volatile typeTRNG0_ENT13BITS TRNG0_ENT13bits absolute 0x400A0074;

 typedef struct tagTRNG0_ENT14BITS {
  union {
    struct {
      unsigned ENT : 32;
    };
  };
} typeTRNG0_ENT14BITS;
sfr volatile typeTRNG0_ENT14BITS TRNG0_ENT14bits absolute 0x400A0078;

 typedef struct tagTRNG0_ENT15BITS {
  union {
    struct {
      unsigned ENT : 32;
    };
  };
} typeTRNG0_ENT15BITS;
sfr volatile typeTRNG0_ENT15BITS TRNG0_ENT15bits absolute 0x400A007C;

 typedef struct tagTRNG0_PKRCNT10BITS {
  union {
    struct {
      unsigned PKR_0_CT : 16;
      unsigned PKR_1_CT : 16;
    };
  };
} typeTRNG0_PKRCNT10BITS;
sfr volatile typeTRNG0_PKRCNT10BITS TRNG0_PKRCNT10bits absolute 0x400A0080;

 typedef struct tagTRNG0_PKRCNT32BITS {
  union {
    struct {
      unsigned PKR_2_CT : 16;
      unsigned PKR_3_CT : 16;
    };
  };
} typeTRNG0_PKRCNT32BITS;
sfr volatile typeTRNG0_PKRCNT32BITS TRNG0_PKRCNT32bits absolute 0x400A0084;

 typedef struct tagTRNG0_PKRCNT54BITS {
  union {
    struct {
      unsigned PKR_4_CT : 16;
      unsigned PKR_5_CT : 16;
    };
  };
} typeTRNG0_PKRCNT54BITS;
sfr volatile typeTRNG0_PKRCNT54BITS TRNG0_PKRCNT54bits absolute 0x400A0088;

 typedef struct tagTRNG0_PKRCNT76BITS {
  union {
    struct {
      unsigned PKR_6_CT : 16;
      unsigned PKR_7_CT : 16;
    };
  };
} typeTRNG0_PKRCNT76BITS;
sfr volatile typeTRNG0_PKRCNT76BITS TRNG0_PKRCNT76bits absolute 0x400A008C;

 typedef struct tagTRNG0_PKRCNT98BITS {
  union {
    struct {
      unsigned PKR_8_CT : 16;
      unsigned PKR_9_CT : 16;
    };
  };
} typeTRNG0_PKRCNT98BITS;
sfr volatile typeTRNG0_PKRCNT98BITS TRNG0_PKRCNT98bits absolute 0x400A0090;

 typedef struct tagTRNG0_PKRCNTBABITS {
  union {
    struct {
      unsigned PKR_A_CT : 16;
      unsigned PKR_B_CT : 16;
    };
  };
} typeTRNG0_PKRCNTBABITS;
sfr volatile typeTRNG0_PKRCNTBABITS TRNG0_PKRCNTBAbits absolute 0x400A0094;

 typedef struct tagTRNG0_PKRCNTDCBITS {
  union {
    struct {
      unsigned PKR_C_CT : 16;
      unsigned PKR_D_CT : 16;
    };
  };
} typeTRNG0_PKRCNTDCBITS;
sfr volatile typeTRNG0_PKRCNTDCBITS TRNG0_PKRCNTDCbits absolute 0x400A0098;

 typedef struct tagTRNG0_PKRCNTFEBITS {
  union {
    struct {
      unsigned PKR_E_CT : 16;
      unsigned PKR_F_CT : 16;
    };
  };
} typeTRNG0_PKRCNTFEBITS;
sfr volatile typeTRNG0_PKRCNTFEBITS TRNG0_PKRCNTFEbits absolute 0x400A009C;

 typedef struct tagTRNG0_SEC_CFGBITS {
  union {
    struct {
      unsigned SH0 : 1;
      unsigned NO_PRGM : 1;
      unsigned SK_VAL : 1;
      unsigned : 29;
    };
  };
} typeTRNG0_SEC_CFGBITS;
sfr volatile typeTRNG0_SEC_CFGBITS TRNG0_SEC_CFGbits absolute 0x400A00B0;

 typedef struct tagTRNG0_INT_CTRLBITS {
  union {
    struct {
      unsigned HW_ERR : 1;
      unsigned ENT_VAL : 1;
      unsigned FRQ_CT_FAIL : 1;
      unsigned UNUSED : 29;
    };
  };
} typeTRNG0_INT_CTRLBITS;
sfr volatile typeTRNG0_INT_CTRLBITS TRNG0_INT_CTRLbits absolute 0x400A00B4;

 typedef struct tagTRNG0_INT_MASKBITS {
  union {
    struct {
      unsigned HW_ERR : 1;
      unsigned ENT_VAL : 1;
      unsigned FRQ_CT_FAIL : 1;
      unsigned : 29;
    };
  };
} typeTRNG0_INT_MASKBITS;
sfr volatile typeTRNG0_INT_MASKBITS TRNG0_INT_MASKbits absolute 0x400A00B8;

 typedef struct tagTRNG0_INT_STATUSBITS {
  union {
    struct {
      unsigned HW_ERR : 1;
      unsigned ENT_VAL : 1;
      unsigned FRQ_CT_FAIL : 1;
      unsigned : 29;
    };
  };
} typeTRNG0_INT_STATUSBITS;
sfr volatile typeTRNG0_INT_STATUSBITS TRNG0_INT_STATUSbits absolute 0x400A00BC;

 typedef struct tagTRNG0_VID1BITS {
  union {
    struct {
      unsigned RNG_MIN_REV : 8;
      unsigned RNG_MAJ_REV : 8;
      unsigned RNG_IP_ID : 16;
    };
  };
} typeTRNG0_VID1BITS;
sfr volatile typeTRNG0_VID1BITS TRNG0_VID1bits absolute 0x400A00F0;

 typedef struct tagTRNG0_VID2BITS {
  union {
    struct {
      unsigned RNG_CONFIG_OPT : 8;
      unsigned RNG_ECO_REV : 8;
      unsigned RNG_INTG_OPT : 8;
      unsigned RNG_ERA : 8;
    };
  };
} typeTRNG0_VID2BITS;
sfr volatile typeTRNG0_VID2BITS TRNG0_VID2bits absolute 0x400A00F4;

 typedef struct tagSDHC_DSADDRBITS {
  union {
    struct {
      unsigned : 2;
      unsigned DSADDR : 30;
    };
  };
} typeSDHC_DSADDRBITS;
sfr volatile typeSDHC_DSADDRBITS SDHC_DSADDRbits absolute 0x400B1000;

 typedef struct tagSDHC_BLKATTRBITS {
  union {
    struct {
      unsigned BLKSIZE : 13;
      unsigned : 3;
      unsigned BLKCNT : 16;
    };
  };
} typeSDHC_BLKATTRBITS;
sfr volatile typeSDHC_BLKATTRBITS SDHC_BLKATTRbits absolute 0x400B1004;

 typedef struct tagSDHC_CMDARGBITS {
  union {
    struct {
      unsigned CMDARG : 32;
    };
  };
} typeSDHC_CMDARGBITS;
sfr volatile typeSDHC_CMDARGBITS SDHC_CMDARGbits absolute 0x400B1008;

 typedef struct tagSDHC_XFERTYPBITS {
  union {
    struct {
      unsigned DMAEN : 1;
      unsigned BCEN : 1;
      unsigned AC12EN : 1;
      unsigned : 1;
      unsigned DTDSEL : 1;
      unsigned MSBSEL : 1;
      unsigned : 10;
      unsigned RSPTYP : 2;
      unsigned : 1;
      unsigned CCCEN : 1;
      unsigned CICEN : 1;
      unsigned DPSEL : 1;
      unsigned CMDTYP : 2;
      unsigned CMDINX : 6;
      unsigned : 2;
    };
  };
} typeSDHC_XFERTYPBITS;
sfr volatile typeSDHC_XFERTYPBITS SDHC_XFERTYPbits absolute 0x400B100C;

 typedef struct tagSDHC_CMDRSP0BITS {
  union {
    struct {
      unsigned CMDRSP0 : 32;
    };
  };
} typeSDHC_CMDRSP0BITS;
sfr volatile typeSDHC_CMDRSP0BITS SDHC_CMDRSP0bits absolute 0x400B1010;

 typedef struct tagSDHC_CMDRSP1BITS {
  union {
    struct {
      unsigned CMDRSP1 : 32;
    };
  };
} typeSDHC_CMDRSP1BITS;
sfr volatile typeSDHC_CMDRSP1BITS SDHC_CMDRSP1bits absolute 0x400B1014;

 typedef struct tagSDHC_CMDRSP2BITS {
  union {
    struct {
      unsigned CMDRSP2 : 32;
    };
  };
} typeSDHC_CMDRSP2BITS;
sfr volatile typeSDHC_CMDRSP2BITS SDHC_CMDRSP2bits absolute 0x400B1018;

 typedef struct tagSDHC_CMDRSP3BITS {
  union {
    struct {
      unsigned CMDRSP3 : 32;
    };
  };
} typeSDHC_CMDRSP3BITS;
sfr volatile typeSDHC_CMDRSP3BITS SDHC_CMDRSP3bits absolute 0x400B101C;

 typedef struct tagSDHC_DATPORTBITS {
  union {
    struct {
      unsigned DATCONT : 32;
    };
  };
} typeSDHC_DATPORTBITS;
sfr volatile typeSDHC_DATPORTBITS SDHC_DATPORTbits absolute 0x400B1020;

 typedef struct tagSDHC_PRSSTATBITS {
  union {
    struct {
      unsigned CIHB : 1;
      unsigned CDIHB : 1;
      unsigned DLA : 1;
      unsigned SDSTB : 1;
      unsigned IPGOFF : 1;
      unsigned HCKOFF : 1;
      unsigned PEROFF : 1;
      unsigned SDOFF : 1;
      unsigned WTA : 1;
      unsigned RTA : 1;
      unsigned BWEN : 1;
      unsigned BREN : 1;
      unsigned : 4;
      unsigned CINS : 1;
      unsigned : 6;
      unsigned CLSL : 1;
      unsigned DLSL : 8;
    };
  };
} typeSDHC_PRSSTATBITS;
sfr volatile typeSDHC_PRSSTATBITS SDHC_PRSSTATbits absolute 0x400B1024;

 typedef struct tagSDHC_PROCTLBITS {
  union {
    struct {
      unsigned LCTL : 1;
      unsigned DTW : 2;
      unsigned D3CD : 1;
      unsigned EMODE : 2;
      unsigned CDTL : 1;
      unsigned CDSS : 1;
      unsigned DMAS : 2;
      unsigned : 6;
      unsigned SABGREQ : 1;
      unsigned CREQ : 1;
      unsigned RWCTL : 1;
      unsigned IABG : 1;
      unsigned : 4;
      unsigned WECINT : 1;
      unsigned WECINS : 1;
      unsigned WECRM : 1;
      unsigned : 5;
    };
  };
} typeSDHC_PROCTLBITS;
sfr volatile typeSDHC_PROCTLBITS SDHC_PROCTLbits absolute 0x400B1028;

 typedef struct tagSDHC_SYSCTLBITS {
  union {
    struct {
      unsigned IPGEN : 1;
      unsigned HCKEN : 1;
      unsigned PEREN : 1;
      unsigned SDCLKEN : 1;
      unsigned DVS : 4;
      unsigned SDCLKFS : 8;
      unsigned DTOCV : 4;
      unsigned : 4;
      unsigned RSTA : 1;
      unsigned RSTC : 1;
      unsigned RSTD : 1;
      unsigned INITA : 1;
      unsigned : 4;
    };
  };
} typeSDHC_SYSCTLBITS;
sfr volatile typeSDHC_SYSCTLBITS SDHC_SYSCTLbits absolute 0x400B102C;

 typedef struct tagSDHC_IRQSTATBITS {
  union {
    struct {
      unsigned CC : 1;
      unsigned TC : 1;
      unsigned BGE : 1;
      unsigned DINT : 1;
      unsigned BWR : 1;
      unsigned BRR : 1;
      unsigned CINS : 1;
      unsigned CRM : 1;
      unsigned CINT_ : 1;
      unsigned : 7;
      unsigned CTOE : 1;
      unsigned CCE : 1;
      unsigned CEBE : 1;
      unsigned CIE : 1;
      unsigned DTOE : 1;
      unsigned DCE : 1;
      unsigned DEBE : 1;
      unsigned : 1;
      unsigned AC12E : 1;
      unsigned : 3;
      unsigned DMAE : 1;
      unsigned : 3;
    };
  };
} typeSDHC_IRQSTATBITS;
sfr volatile typeSDHC_IRQSTATBITS SDHC_IRQSTATbits absolute 0x400B1030;

 typedef struct tagSDHC_IRQSTATENBITS {
  union {
    struct {
      unsigned CCSEN : 1;
      unsigned TCSEN : 1;
      unsigned BGESEN : 1;
      unsigned DINTSEN : 1;
      unsigned BWRSEN : 1;
      unsigned BRRSEN : 1;
      unsigned CINSEN : 1;
      unsigned CRMSEN : 1;
      unsigned CINTSEN : 1;
      unsigned : 7;
      unsigned CTOESEN : 1;
      unsigned CCESEN : 1;
      unsigned CEBESEN : 1;
      unsigned CIESEN : 1;
      unsigned DTOESEN : 1;
      unsigned DCESEN : 1;
      unsigned DEBESEN : 1;
      unsigned : 1;
      unsigned AC12ESEN : 1;
      unsigned : 3;
      unsigned DMAESEN : 1;
      unsigned : 3;
    };
  };
} typeSDHC_IRQSTATENBITS;
sfr volatile typeSDHC_IRQSTATENBITS SDHC_IRQSTATENbits absolute 0x400B1034;

 typedef struct tagSDHC_IRQSIGENBITS {
  union {
    struct {
      unsigned CCIEN : 1;
      unsigned TCIEN : 1;
      unsigned BGEIEN : 1;
      unsigned DINTIEN : 1;
      unsigned BWRIEN : 1;
      unsigned BRRIEN : 1;
      unsigned CINSIEN : 1;
      unsigned CRMIEN : 1;
      unsigned CINTIEN : 1;
      unsigned : 7;
      unsigned CTOEIEN : 1;
      unsigned CCEIEN : 1;
      unsigned CEBEIEN : 1;
      unsigned CIEIEN : 1;
      unsigned DTOEIEN : 1;
      unsigned DCEIEN : 1;
      unsigned DEBEIEN : 1;
      unsigned : 1;
      unsigned AC12EIEN : 1;
      unsigned : 3;
      unsigned DMAEIEN : 1;
      unsigned : 3;
    };
  };
} typeSDHC_IRQSIGENBITS;
sfr volatile typeSDHC_IRQSIGENBITS SDHC_IRQSIGENbits absolute 0x400B1038;

 typedef struct tagSDHC_AC12ERRBITS {
  union {
    struct {
      unsigned AC12NE : 1;
      unsigned AC12TOE : 1;
      unsigned AC12EBE : 1;
      unsigned AC12CE : 1;
      unsigned AC12IE : 1;
      unsigned : 2;
      unsigned CNIBAC12E : 1;
      unsigned : 24;
    };
  };
} typeSDHC_AC12ERRBITS;
sfr volatile typeSDHC_AC12ERRBITS SDHC_AC12ERRbits absolute 0x400B103C;

 typedef struct tagSDHC_HTCAPBLTBITS {
  union {
    struct {
      unsigned : 16;
      unsigned MBL : 3;
      unsigned : 1;
      unsigned ADMAS : 1;
      unsigned HSS : 1;
      unsigned DMAS : 1;
      unsigned SRS : 1;
      unsigned VS33 : 1;
      unsigned : 7;
    };
  };
} typeSDHC_HTCAPBLTBITS;
sfr volatile typeSDHC_HTCAPBLTBITS SDHC_HTCAPBLTbits absolute 0x400B1040;

 typedef struct tagSDHC_WMLBITS {
  union {
    struct {
      unsigned RDWML : 8;
      unsigned : 8;
      unsigned WRWML : 8;
      unsigned : 8;
    };
  };
} typeSDHC_WMLBITS;
sfr volatile typeSDHC_WMLBITS SDHC_WMLbits absolute 0x400B1044;

 typedef struct tagSDHC_FEVTBITS {
  union {
    struct {
      unsigned AC12NE : 1;
      unsigned AC12TOE : 1;
      unsigned AC12CE : 1;
      unsigned AC12EBE : 1;
      unsigned AC12IE : 1;
      unsigned : 2;
      unsigned CNIBAC12E : 1;
      unsigned : 8;
      unsigned CTOE : 1;
      unsigned CCE : 1;
      unsigned CEBE : 1;
      unsigned CIE : 1;
      unsigned DTOE : 1;
      unsigned DCE : 1;
      unsigned DEBE : 1;
      unsigned : 1;
      unsigned AC12E : 1;
      unsigned : 3;
      unsigned DMAE : 1;
      unsigned : 2;
      unsigned CINT_ : 1;
    };
  };
} typeSDHC_FEVTBITS;
sfr volatile typeSDHC_FEVTBITS SDHC_FEVTbits absolute 0x400B1050;

 typedef struct tagSDHC_ADMAESBITS {
  union {
    struct {
      unsigned ADMAES : 2;
      unsigned ADMALME : 1;
      unsigned ADMADCE : 1;
      unsigned : 28;
    };
  };
} typeSDHC_ADMAESBITS;
sfr volatile typeSDHC_ADMAESBITS SDHC_ADMAESbits absolute 0x400B1054;

 typedef struct tagSDHC_ADSADDRBITS {
  union {
    struct {
      unsigned : 2;
      unsigned ADSADDR : 30;
    };
  };
} typeSDHC_ADSADDRBITS;
sfr volatile typeSDHC_ADSADDRBITS SDHC_ADSADDRbits absolute 0x400B1058;

 typedef struct tagSDHC_VENDORBITS {
  union {
    struct {
      unsigned : 1;
      unsigned EXBLKNU : 1;
      unsigned : 14;
      unsigned INTSTVAL : 8;
      unsigned : 8;
    };
  };
} typeSDHC_VENDORBITS;
sfr volatile typeSDHC_VENDORBITS SDHC_VENDORbits absolute 0x400B10C0;

 typedef struct tagSDHC_MMCBOOTBITS {
  union {
    struct {
      unsigned DTOCVACK : 4;
      unsigned BOOTACK : 1;
      unsigned BOOTMODE : 1;
      unsigned BOOTEN : 1;
      unsigned AUTOSABGEN : 1;
      unsigned : 8;
      unsigned BOOTBLKCNT : 16;
    };
  };
} typeSDHC_MMCBOOTBITS;
sfr volatile typeSDHC_MMCBOOTBITS SDHC_MMCBOOTbits absolute 0x400B10C4;

 typedef struct tagSDHC_HOSTVERBITS {
  union {
    struct {
      unsigned SVN : 8;
      unsigned VVN : 8;
      unsigned : 16;
    };
  };
} typeSDHC_HOSTVERBITS;
sfr volatile typeSDHC_HOSTVERBITS SDHC_HOSTVERbits absolute 0x400B10FC;

 typedef struct tagLPUART0_BAUDBITS {
  union {
    struct {
      unsigned SBR : 13;
      unsigned SBNS : 1;
      unsigned RXEDGIE : 1;
      unsigned LBKDIE : 1;
      unsigned RESYNCDIS : 1;
      unsigned BOTHEDGE : 1;
      unsigned MATCFG : 2;
      unsigned : 1;
      unsigned RDMAE : 1;
      unsigned : 1;
      unsigned TDMAE : 1;
      unsigned OSR : 5;
      unsigned M10 : 1;
      unsigned MAEN2 : 1;
      unsigned MAEN1 : 1;
    };
  };
} typeLPUART0_BAUDBITS;
sfr volatile typeLPUART0_BAUDBITS LPUART0_BAUDbits absolute 0x400C4000;

 typedef struct tagLPUART0_STATBITS {
  union {
    struct {
      unsigned : 14;
      unsigned MA2F : 1;
      unsigned MA1F : 1;
      unsigned PF : 1;
      unsigned FE : 1;
      unsigned NF : 1;
      unsigned OR_ : 1;
      unsigned IDLE : 1;
      unsigned RDRF : 1;
      unsigned TC : 1;
      unsigned TDRE : 1;
      unsigned RAF : 1;
      unsigned LBKDE : 1;
      unsigned BRK13 : 1;
      unsigned RWUID : 1;
      unsigned RXINV : 1;
      unsigned MSBF : 1;
      unsigned RXEDGIF : 1;
      unsigned LBKDIF : 1;
    };
  };
} typeLPUART0_STATBITS;
sfr volatile typeLPUART0_STATBITS LPUART0_STATbits absolute 0x400C4004;

 typedef struct tagLPUART0_CTRLBITS {
  union {
    struct {
      unsigned PT : 1;
      unsigned PE : 1;
      unsigned ILT : 1;
      unsigned WAKE : 1;
      unsigned M : 1;
      unsigned RSRC : 1;
      unsigned DOZEEN : 1;
      unsigned LOOPS : 1;
      unsigned IDLECFG : 3;
      unsigned : 3;
      unsigned MA2IE : 1;
      unsigned MA1IE : 1;
      unsigned SBK : 1;
      unsigned RWU : 1;
      unsigned RE : 1;
      unsigned TE : 1;
      unsigned ILIE : 1;
      unsigned RIE : 1;
      unsigned TCIE : 1;
      unsigned TIE : 1;
      unsigned PEIE : 1;
      unsigned FEIE : 1;
      unsigned NEIE : 1;
      unsigned ORIE : 1;
      unsigned TXINV : 1;
      unsigned TXDIR : 1;
      unsigned R9T8 : 1;
      unsigned R8T9 : 1;
    };
  };
} typeLPUART0_CTRLBITS;
sfr volatile typeLPUART0_CTRLBITS LPUART0_CTRLbits absolute 0x400C4008;

 typedef struct tagLPUART0_DATABITS {
  union {
    struct {
      unsigned R0T0 : 1;
      unsigned R1T1 : 1;
      unsigned R2T2 : 1;
      unsigned R3T3 : 1;
      unsigned R4T4 : 1;
      unsigned R5T5 : 1;
      unsigned R6T6 : 1;
      unsigned R7T7 : 1;
      unsigned R8T8 : 1;
      unsigned R9T9 : 1;
      unsigned : 1;
      unsigned IDLINE : 1;
      unsigned RXEMPT : 1;
      unsigned FRETSC : 1;
      unsigned PARITYE : 1;
      unsigned NOISY : 1;
      unsigned : 16;
    };
  };
} typeLPUART0_DATABITS;
sfr volatile typeLPUART0_DATABITS LPUART0_DATAbits absolute 0x400C400C;

 typedef struct tagLPUART0_MATCHBITS {
  union {
    struct {
      unsigned MA1 : 10;
      unsigned : 6;
      unsigned MA2 : 10;
      unsigned : 6;
    };
  };
} typeLPUART0_MATCHBITS;
sfr volatile typeLPUART0_MATCHBITS LPUART0_MATCHbits absolute 0x400C4010;

 typedef struct tagLPUART0_MODIRBITS {
  union {
    struct {
      unsigned TXCTSE : 1;
      unsigned TXRTSE : 1;
      unsigned TXRTSPOL : 1;
      unsigned RXRTSE : 1;
      unsigned TXCTSC : 1;
      unsigned TXCTSSRC : 1;
      unsigned : 2;
      unsigned RTSWATER : 8;
      unsigned TNP : 2;
      unsigned IREN : 1;
      unsigned : 13;
    };
  };
} typeLPUART0_MODIRBITS;
sfr volatile typeLPUART0_MODIRBITS LPUART0_MODIRbits absolute 0x400C4014;

 typedef struct tagLPUART0_FIFOBITS {
  union {
    struct {
      unsigned RXFIFOSIZE : 3;
      unsigned RXFE : 1;
      unsigned TXFIFOSIZE : 3;
      unsigned TXFE : 1;
      unsigned RXUFE : 1;
      unsigned TXOFE : 1;
      unsigned RXIDEN : 3;
      unsigned : 1;
      unsigned RXFLUSH : 1;
      unsigned TXFLUSH : 1;
      unsigned RXUF : 1;
      unsigned TXOF : 1;
      unsigned : 4;
      unsigned RXEMPT : 1;
      unsigned TXEMPT : 1;
      unsigned : 8;
    };
  };
} typeLPUART0_FIFOBITS;
sfr volatile typeLPUART0_FIFOBITS LPUART0_FIFObits absolute 0x400C4018;

 typedef struct tagLPUART0_WATERBITS {
  union {
    struct {
      unsigned TXWATER : 8;
      unsigned TXCOUNT : 8;
      unsigned RXWATER : 8;
      unsigned RXCOUNT : 8;
    };
  };
} typeLPUART0_WATERBITS;
sfr volatile typeLPUART0_WATERBITS LPUART0_WATERbits absolute 0x400C401C;

 typedef struct tagLPUART1_BAUDBITS {
  union {
    struct {
      unsigned SBR : 13;
      unsigned SBNS : 1;
      unsigned RXEDGIE : 1;
      unsigned LBKDIE : 1;
      unsigned RESYNCDIS : 1;
      unsigned BOTHEDGE : 1;
      unsigned MATCFG : 2;
      unsigned : 1;
      unsigned RDMAE : 1;
      unsigned : 1;
      unsigned TDMAE : 1;
      unsigned OSR : 5;
      unsigned M10 : 1;
      unsigned MAEN2 : 1;
      unsigned MAEN1 : 1;
    };
  };
} typeLPUART1_BAUDBITS;
sfr volatile typeLPUART1_BAUDBITS LPUART1_BAUDbits absolute 0x400C5000;

 typedef struct tagLPUART1_STATBITS {
  union {
    struct {
      unsigned : 14;
      unsigned MA2F : 1;
      unsigned MA1F : 1;
      unsigned PF : 1;
      unsigned FE : 1;
      unsigned NF : 1;
      unsigned OR_ : 1;
      unsigned IDLE : 1;
      unsigned RDRF : 1;
      unsigned TC : 1;
      unsigned TDRE : 1;
      unsigned RAF : 1;
      unsigned LBKDE : 1;
      unsigned BRK13 : 1;
      unsigned RWUID : 1;
      unsigned RXINV : 1;
      unsigned MSBF : 1;
      unsigned RXEDGIF : 1;
      unsigned LBKDIF : 1;
    };
  };
} typeLPUART1_STATBITS;
sfr volatile typeLPUART1_STATBITS LPUART1_STATbits absolute 0x400C5004;

 typedef struct tagLPUART1_CTRLBITS {
  union {
    struct {
      unsigned PT : 1;
      unsigned PE : 1;
      unsigned ILT : 1;
      unsigned WAKE : 1;
      unsigned M : 1;
      unsigned RSRC : 1;
      unsigned DOZEEN : 1;
      unsigned LOOPS : 1;
      unsigned IDLECFG : 3;
      unsigned : 3;
      unsigned MA2IE : 1;
      unsigned MA1IE : 1;
      unsigned SBK : 1;
      unsigned RWU : 1;
      unsigned RE : 1;
      unsigned TE : 1;
      unsigned ILIE : 1;
      unsigned RIE : 1;
      unsigned TCIE : 1;
      unsigned TIE : 1;
      unsigned PEIE : 1;
      unsigned FEIE : 1;
      unsigned NEIE : 1;
      unsigned ORIE : 1;
      unsigned TXINV : 1;
      unsigned TXDIR : 1;
      unsigned R9T8 : 1;
      unsigned R8T9 : 1;
    };
  };
} typeLPUART1_CTRLBITS;
sfr volatile typeLPUART1_CTRLBITS LPUART1_CTRLbits absolute 0x400C5008;

 typedef struct tagLPUART1_DATABITS {
  union {
    struct {
      unsigned R0T0 : 1;
      unsigned R1T1 : 1;
      unsigned R2T2 : 1;
      unsigned R3T3 : 1;
      unsigned R4T4 : 1;
      unsigned R5T5 : 1;
      unsigned R6T6 : 1;
      unsigned R7T7 : 1;
      unsigned R8T8 : 1;
      unsigned R9T9 : 1;
      unsigned : 1;
      unsigned IDLINE : 1;
      unsigned RXEMPT : 1;
      unsigned FRETSC : 1;
      unsigned PARITYE : 1;
      unsigned NOISY : 1;
      unsigned : 16;
    };
  };
} typeLPUART1_DATABITS;
sfr volatile typeLPUART1_DATABITS LPUART1_DATAbits absolute 0x400C500C;

 typedef struct tagLPUART1_MATCHBITS {
  union {
    struct {
      unsigned MA1 : 10;
      unsigned : 6;
      unsigned MA2 : 10;
      unsigned : 6;
    };
  };
} typeLPUART1_MATCHBITS;
sfr volatile typeLPUART1_MATCHBITS LPUART1_MATCHbits absolute 0x400C5010;

 typedef struct tagLPUART1_MODIRBITS {
  union {
    struct {
      unsigned TXCTSE : 1;
      unsigned TXRTSE : 1;
      unsigned TXRTSPOL : 1;
      unsigned RXRTSE : 1;
      unsigned TXCTSC : 1;
      unsigned TXCTSSRC : 1;
      unsigned : 2;
      unsigned RTSWATER : 8;
      unsigned TNP : 2;
      unsigned IREN : 1;
      unsigned : 13;
    };
  };
} typeLPUART1_MODIRBITS;
sfr volatile typeLPUART1_MODIRBITS LPUART1_MODIRbits absolute 0x400C5014;

 typedef struct tagLPUART1_FIFOBITS {
  union {
    struct {
      unsigned RXFIFOSIZE : 3;
      unsigned RXFE : 1;
      unsigned TXFIFOSIZE : 3;
      unsigned TXFE : 1;
      unsigned RXUFE : 1;
      unsigned TXOFE : 1;
      unsigned RXIDEN : 3;
      unsigned : 1;
      unsigned RXFLUSH : 1;
      unsigned TXFLUSH : 1;
      unsigned RXUF : 1;
      unsigned TXOF : 1;
      unsigned : 4;
      unsigned RXEMPT : 1;
      unsigned TXEMPT : 1;
      unsigned : 8;
    };
  };
} typeLPUART1_FIFOBITS;
sfr volatile typeLPUART1_FIFOBITS LPUART1_FIFObits absolute 0x400C5018;

 typedef struct tagLPUART1_WATERBITS {
  union {
    struct {
      unsigned TXWATER : 8;
      unsigned TXCOUNT : 8;
      unsigned RXWATER : 8;
      unsigned RXCOUNT : 8;
    };
  };
} typeLPUART1_WATERBITS;
sfr volatile typeLPUART1_WATERBITS LPUART1_WATERbits absolute 0x400C501C;

 typedef struct tagLPUART2_BAUDBITS {
  union {
    struct {
      unsigned SBR : 13;
      unsigned SBNS : 1;
      unsigned RXEDGIE : 1;
      unsigned LBKDIE : 1;
      unsigned RESYNCDIS : 1;
      unsigned BOTHEDGE : 1;
      unsigned MATCFG : 2;
      unsigned : 1;
      unsigned RDMAE : 1;
      unsigned : 1;
      unsigned TDMAE : 1;
      unsigned OSR : 5;
      unsigned M10 : 1;
      unsigned MAEN2 : 1;
      unsigned MAEN1 : 1;
    };
  };
} typeLPUART2_BAUDBITS;
sfr volatile typeLPUART2_BAUDBITS LPUART2_BAUDbits absolute 0x400C6000;

 typedef struct tagLPUART2_STATBITS {
  union {
    struct {
      unsigned : 14;
      unsigned MA2F : 1;
      unsigned MA1F : 1;
      unsigned PF : 1;
      unsigned FE : 1;
      unsigned NF : 1;
      unsigned OR_ : 1;
      unsigned IDLE : 1;
      unsigned RDRF : 1;
      unsigned TC : 1;
      unsigned TDRE : 1;
      unsigned RAF : 1;
      unsigned LBKDE : 1;
      unsigned BRK13 : 1;
      unsigned RWUID : 1;
      unsigned RXINV : 1;
      unsigned MSBF : 1;
      unsigned RXEDGIF : 1;
      unsigned LBKDIF : 1;
    };
  };
} typeLPUART2_STATBITS;
sfr volatile typeLPUART2_STATBITS LPUART2_STATbits absolute 0x400C6004;

 typedef struct tagLPUART2_CTRLBITS {
  union {
    struct {
      unsigned PT : 1;
      unsigned PE : 1;
      unsigned ILT : 1;
      unsigned WAKE : 1;
      unsigned M : 1;
      unsigned RSRC : 1;
      unsigned DOZEEN : 1;
      unsigned LOOPS : 1;
      unsigned IDLECFG : 3;
      unsigned : 3;
      unsigned MA2IE : 1;
      unsigned MA1IE : 1;
      unsigned SBK : 1;
      unsigned RWU : 1;
      unsigned RE : 1;
      unsigned TE : 1;
      unsigned ILIE : 1;
      unsigned RIE : 1;
      unsigned TCIE : 1;
      unsigned TIE : 1;
      unsigned PEIE : 1;
      unsigned FEIE : 1;
      unsigned NEIE : 1;
      unsigned ORIE : 1;
      unsigned TXINV : 1;
      unsigned TXDIR : 1;
      unsigned R9T8 : 1;
      unsigned R8T9 : 1;
    };
  };
} typeLPUART2_CTRLBITS;
sfr volatile typeLPUART2_CTRLBITS LPUART2_CTRLbits absolute 0x400C6008;

 typedef struct tagLPUART2_DATABITS {
  union {
    struct {
      unsigned R0T0 : 1;
      unsigned R1T1 : 1;
      unsigned R2T2 : 1;
      unsigned R3T3 : 1;
      unsigned R4T4 : 1;
      unsigned R5T5 : 1;
      unsigned R6T6 : 1;
      unsigned R7T7 : 1;
      unsigned R8T8 : 1;
      unsigned R9T9 : 1;
      unsigned : 1;
      unsigned IDLINE : 1;
      unsigned RXEMPT : 1;
      unsigned FRETSC : 1;
      unsigned PARITYE : 1;
      unsigned NOISY : 1;
      unsigned : 16;
    };
  };
} typeLPUART2_DATABITS;
sfr volatile typeLPUART2_DATABITS LPUART2_DATAbits absolute 0x400C600C;

 typedef struct tagLPUART2_MATCHBITS {
  union {
    struct {
      unsigned MA1 : 10;
      unsigned : 6;
      unsigned MA2 : 10;
      unsigned : 6;
    };
  };
} typeLPUART2_MATCHBITS;
sfr volatile typeLPUART2_MATCHBITS LPUART2_MATCHbits absolute 0x400C6010;

 typedef struct tagLPUART2_MODIRBITS {
  union {
    struct {
      unsigned TXCTSE : 1;
      unsigned TXRTSE : 1;
      unsigned TXRTSPOL : 1;
      unsigned RXRTSE : 1;
      unsigned TXCTSC : 1;
      unsigned TXCTSSRC : 1;
      unsigned : 2;
      unsigned RTSWATER : 8;
      unsigned TNP : 2;
      unsigned IREN : 1;
      unsigned : 13;
    };
  };
} typeLPUART2_MODIRBITS;
sfr volatile typeLPUART2_MODIRBITS LPUART2_MODIRbits absolute 0x400C6014;

 typedef struct tagLPUART2_FIFOBITS {
  union {
    struct {
      unsigned RXFIFOSIZE : 3;
      unsigned RXFE : 1;
      unsigned TXFIFOSIZE : 3;
      unsigned TXFE : 1;
      unsigned RXUFE : 1;
      unsigned TXOFE : 1;
      unsigned RXIDEN : 3;
      unsigned : 1;
      unsigned RXFLUSH : 1;
      unsigned TXFLUSH : 1;
      unsigned RXUF : 1;
      unsigned TXOF : 1;
      unsigned : 4;
      unsigned RXEMPT : 1;
      unsigned TXEMPT : 1;
      unsigned : 8;
    };
  };
} typeLPUART2_FIFOBITS;
sfr volatile typeLPUART2_FIFOBITS LPUART2_FIFObits absolute 0x400C6018;

 typedef struct tagLPUART2_WATERBITS {
  union {
    struct {
      unsigned TXWATER : 8;
      unsigned TXCOUNT : 8;
      unsigned RXWATER : 8;
      unsigned RXCOUNT : 8;
    };
  };
} typeLPUART2_WATERBITS;
sfr volatile typeLPUART2_WATERBITS LPUART2_WATERbits absolute 0x400C601C;

 typedef struct tagLPUART3_BAUDBITS {
  union {
    struct {
      unsigned SBR : 13;
      unsigned SBNS : 1;
      unsigned RXEDGIE : 1;
      unsigned LBKDIE : 1;
      unsigned RESYNCDIS : 1;
      unsigned BOTHEDGE : 1;
      unsigned MATCFG : 2;
      unsigned : 1;
      unsigned RDMAE : 1;
      unsigned : 1;
      unsigned TDMAE : 1;
      unsigned OSR : 5;
      unsigned M10 : 1;
      unsigned MAEN2 : 1;
      unsigned MAEN1 : 1;
    };
  };
} typeLPUART3_BAUDBITS;
sfr volatile typeLPUART3_BAUDBITS LPUART3_BAUDbits absolute 0x400C7000;

 typedef struct tagLPUART3_STATBITS {
  union {
    struct {
      unsigned : 14;
      unsigned MA2F : 1;
      unsigned MA1F : 1;
      unsigned PF : 1;
      unsigned FE : 1;
      unsigned NF : 1;
      unsigned OR_ : 1;
      unsigned IDLE : 1;
      unsigned RDRF : 1;
      unsigned TC : 1;
      unsigned TDRE : 1;
      unsigned RAF : 1;
      unsigned LBKDE : 1;
      unsigned BRK13 : 1;
      unsigned RWUID : 1;
      unsigned RXINV : 1;
      unsigned MSBF : 1;
      unsigned RXEDGIF : 1;
      unsigned LBKDIF : 1;
    };
  };
} typeLPUART3_STATBITS;
sfr volatile typeLPUART3_STATBITS LPUART3_STATbits absolute 0x400C7004;

 typedef struct tagLPUART3_CTRLBITS {
  union {
    struct {
      unsigned PT : 1;
      unsigned PE : 1;
      unsigned ILT : 1;
      unsigned WAKE : 1;
      unsigned M : 1;
      unsigned RSRC : 1;
      unsigned DOZEEN : 1;
      unsigned LOOPS : 1;
      unsigned IDLECFG : 3;
      unsigned : 3;
      unsigned MA2IE : 1;
      unsigned MA1IE : 1;
      unsigned SBK : 1;
      unsigned RWU : 1;
      unsigned RE : 1;
      unsigned TE : 1;
      unsigned ILIE : 1;
      unsigned RIE : 1;
      unsigned TCIE : 1;
      unsigned TIE : 1;
      unsigned PEIE : 1;
      unsigned FEIE : 1;
      unsigned NEIE : 1;
      unsigned ORIE : 1;
      unsigned TXINV : 1;
      unsigned TXDIR : 1;
      unsigned R9T8 : 1;
      unsigned R8T9 : 1;
    };
  };
} typeLPUART3_CTRLBITS;
sfr volatile typeLPUART3_CTRLBITS LPUART3_CTRLbits absolute 0x400C7008;

 typedef struct tagLPUART3_DATABITS {
  union {
    struct {
      unsigned R0T0 : 1;
      unsigned R1T1 : 1;
      unsigned R2T2 : 1;
      unsigned R3T3 : 1;
      unsigned R4T4 : 1;
      unsigned R5T5 : 1;
      unsigned R6T6 : 1;
      unsigned R7T7 : 1;
      unsigned R8T8 : 1;
      unsigned R9T9 : 1;
      unsigned : 1;
      unsigned IDLINE : 1;
      unsigned RXEMPT : 1;
      unsigned FRETSC : 1;
      unsigned PARITYE : 1;
      unsigned NOISY : 1;
      unsigned : 16;
    };
  };
} typeLPUART3_DATABITS;
sfr volatile typeLPUART3_DATABITS LPUART3_DATAbits absolute 0x400C700C;

 typedef struct tagLPUART3_MATCHBITS {
  union {
    struct {
      unsigned MA1 : 10;
      unsigned : 6;
      unsigned MA2 : 10;
      unsigned : 6;
    };
  };
} typeLPUART3_MATCHBITS;
sfr volatile typeLPUART3_MATCHBITS LPUART3_MATCHbits absolute 0x400C7010;

 typedef struct tagLPUART3_MODIRBITS {
  union {
    struct {
      unsigned TXCTSE : 1;
      unsigned TXRTSE : 1;
      unsigned TXRTSPOL : 1;
      unsigned RXRTSE : 1;
      unsigned TXCTSC : 1;
      unsigned TXCTSSRC : 1;
      unsigned : 2;
      unsigned RTSWATER : 8;
      unsigned TNP : 2;
      unsigned IREN : 1;
      unsigned : 13;
    };
  };
} typeLPUART3_MODIRBITS;
sfr volatile typeLPUART3_MODIRBITS LPUART3_MODIRbits absolute 0x400C7014;

 typedef struct tagLPUART3_FIFOBITS {
  union {
    struct {
      unsigned RXFIFOSIZE : 3;
      unsigned RXFE : 1;
      unsigned TXFIFOSIZE : 3;
      unsigned TXFE : 1;
      unsigned RXUFE : 1;
      unsigned TXOFE : 1;
      unsigned RXIDEN : 3;
      unsigned : 1;
      unsigned RXFLUSH : 1;
      unsigned TXFLUSH : 1;
      unsigned RXUF : 1;
      unsigned TXOF : 1;
      unsigned : 4;
      unsigned RXEMPT : 1;
      unsigned TXEMPT : 1;
      unsigned : 8;
    };
  };
} typeLPUART3_FIFOBITS;
sfr volatile typeLPUART3_FIFOBITS LPUART3_FIFObits absolute 0x400C7018;

 typedef struct tagLPUART3_WATERBITS {
  union {
    struct {
      unsigned TXWATER : 8;
      unsigned TXCOUNT : 8;
      unsigned RXWATER : 8;
      unsigned RXCOUNT : 8;
    };
  };
} typeLPUART3_WATERBITS;
sfr volatile typeLPUART3_WATERBITS LPUART3_WATERbits absolute 0x400C701C;

 typedef struct tagLPUART4_BAUDBITS {
  union {
    struct {
      unsigned SBR : 13;
      unsigned SBNS : 1;
      unsigned RXEDGIE : 1;
      unsigned LBKDIE : 1;
      unsigned RESYNCDIS : 1;
      unsigned BOTHEDGE : 1;
      unsigned MATCFG : 2;
      unsigned : 1;
      unsigned RDMAE : 1;
      unsigned : 1;
      unsigned TDMAE : 1;
      unsigned OSR : 5;
      unsigned M10 : 1;
      unsigned MAEN2 : 1;
      unsigned MAEN1 : 1;
    };
  };
} typeLPUART4_BAUDBITS;
sfr volatile typeLPUART4_BAUDBITS LPUART4_BAUDbits absolute 0x400D6000;

 typedef struct tagLPUART4_STATBITS {
  union {
    struct {
      unsigned : 14;
      unsigned MA2F : 1;
      unsigned MA1F : 1;
      unsigned PF : 1;
      unsigned FE : 1;
      unsigned NF : 1;
      unsigned OR_ : 1;
      unsigned IDLE : 1;
      unsigned RDRF : 1;
      unsigned TC : 1;
      unsigned TDRE : 1;
      unsigned RAF : 1;
      unsigned LBKDE : 1;
      unsigned BRK13 : 1;
      unsigned RWUID : 1;
      unsigned RXINV : 1;
      unsigned MSBF : 1;
      unsigned RXEDGIF : 1;
      unsigned LBKDIF : 1;
    };
  };
} typeLPUART4_STATBITS;
sfr volatile typeLPUART4_STATBITS LPUART4_STATbits absolute 0x400D6004;

 typedef struct tagLPUART4_CTRLBITS {
  union {
    struct {
      unsigned PT : 1;
      unsigned PE : 1;
      unsigned ILT : 1;
      unsigned WAKE : 1;
      unsigned M : 1;
      unsigned RSRC : 1;
      unsigned DOZEEN : 1;
      unsigned LOOPS : 1;
      unsigned IDLECFG : 3;
      unsigned : 3;
      unsigned MA2IE : 1;
      unsigned MA1IE : 1;
      unsigned SBK : 1;
      unsigned RWU : 1;
      unsigned RE : 1;
      unsigned TE : 1;
      unsigned ILIE : 1;
      unsigned RIE : 1;
      unsigned TCIE : 1;
      unsigned TIE : 1;
      unsigned PEIE : 1;
      unsigned FEIE : 1;
      unsigned NEIE : 1;
      unsigned ORIE : 1;
      unsigned TXINV : 1;
      unsigned TXDIR : 1;
      unsigned R9T8 : 1;
      unsigned R8T9 : 1;
    };
  };
} typeLPUART4_CTRLBITS;
sfr volatile typeLPUART4_CTRLBITS LPUART4_CTRLbits absolute 0x400D6008;

 typedef struct tagLPUART4_DATABITS {
  union {
    struct {
      unsigned R0T0 : 1;
      unsigned R1T1 : 1;
      unsigned R2T2 : 1;
      unsigned R3T3 : 1;
      unsigned R4T4 : 1;
      unsigned R5T5 : 1;
      unsigned R6T6 : 1;
      unsigned R7T7 : 1;
      unsigned R8T8 : 1;
      unsigned R9T9 : 1;
      unsigned : 1;
      unsigned IDLINE : 1;
      unsigned RXEMPT : 1;
      unsigned FRETSC : 1;
      unsigned PARITYE : 1;
      unsigned NOISY : 1;
      unsigned : 16;
    };
  };
} typeLPUART4_DATABITS;
sfr volatile typeLPUART4_DATABITS LPUART4_DATAbits absolute 0x400D600C;

 typedef struct tagLPUART4_MATCHBITS {
  union {
    struct {
      unsigned MA1 : 10;
      unsigned : 6;
      unsigned MA2 : 10;
      unsigned : 6;
    };
  };
} typeLPUART4_MATCHBITS;
sfr volatile typeLPUART4_MATCHBITS LPUART4_MATCHbits absolute 0x400D6010;

 typedef struct tagLPUART4_MODIRBITS {
  union {
    struct {
      unsigned TXCTSE : 1;
      unsigned TXRTSE : 1;
      unsigned TXRTSPOL : 1;
      unsigned RXRTSE : 1;
      unsigned TXCTSC : 1;
      unsigned TXCTSSRC : 1;
      unsigned : 2;
      unsigned RTSWATER : 8;
      unsigned TNP : 2;
      unsigned IREN : 1;
      unsigned : 13;
    };
  };
} typeLPUART4_MODIRBITS;
sfr volatile typeLPUART4_MODIRBITS LPUART4_MODIRbits absolute 0x400D6014;

 typedef struct tagLPUART4_FIFOBITS {
  union {
    struct {
      unsigned RXFIFOSIZE : 3;
      unsigned RXFE : 1;
      unsigned TXFIFOSIZE : 3;
      unsigned TXFE : 1;
      unsigned RXUFE : 1;
      unsigned TXOFE : 1;
      unsigned RXIDEN : 3;
      unsigned : 1;
      unsigned RXFLUSH : 1;
      unsigned TXFLUSH : 1;
      unsigned RXUF : 1;
      unsigned TXOF : 1;
      unsigned : 4;
      unsigned RXEMPT : 1;
      unsigned TXEMPT : 1;
      unsigned : 8;
    };
  };
} typeLPUART4_FIFOBITS;
sfr volatile typeLPUART4_FIFOBITS LPUART4_FIFObits absolute 0x400D6018;

 typedef struct tagLPUART4_WATERBITS {
  union {
    struct {
      unsigned TXWATER : 8;
      unsigned TXCOUNT : 8;
      unsigned RXWATER : 8;
      unsigned RXCOUNT : 8;
    };
  };
} typeLPUART4_WATERBITS;
sfr volatile typeLPUART4_WATERBITS LPUART4_WATERbits absolute 0x400D601C;

 typedef struct tagTPM1_SCBITS {
  union {
    struct {
      unsigned PS : 3;
      unsigned CMOD : 2;
      unsigned CPWMS : 1;
      unsigned TOIE : 1;
      unsigned TOF : 1;
      unsigned DMA_ : 1;
      unsigned : 23;
    };
  };
} typeTPM1_SCBITS;
sfr volatile typeTPM1_SCBITS TPM1_SCbits absolute 0x400C9000;

 typedef struct tagTPM1_CNTBITS {
  union {
    struct {
      unsigned COUNT : 16;
      unsigned : 16;
    };
  };
} typeTPM1_CNTBITS;
sfr volatile typeTPM1_CNTBITS TPM1_CNTbits absolute 0x400C9004;

 typedef struct tagTPM1_MODBITS {
  union {
    struct {
      unsigned MOD : 16;
      unsigned : 16;
    };
  };
} typeTPM1_MODBITS;
sfr volatile typeTPM1_MODBITS TPM1_MODbits absolute 0x400C9008;

 typedef struct tagTPM1_C0SCBITS {
  union {
    struct {
      unsigned DMA_ : 1;
      unsigned : 1;
      unsigned ELSA : 1;
      unsigned ELSB : 1;
      unsigned MSA : 1;
      unsigned MSB : 1;
      unsigned CHIE : 1;
      unsigned CHF : 1;
      unsigned : 24;
    };
  };
} typeTPM1_C0SCBITS;
sfr volatile typeTPM1_C0SCBITS TPM1_C0SCbits absolute 0x400C900C;

 typedef struct tagTPM1_C1SCBITS {
  union {
    struct {
      unsigned DMA_ : 1;
      unsigned : 1;
      unsigned ELSA : 1;
      unsigned ELSB : 1;
      unsigned MSA : 1;
      unsigned MSB : 1;
      unsigned CHIE : 1;
      unsigned CHF : 1;
      unsigned : 24;
    };
  };
} typeTPM1_C1SCBITS;
sfr volatile typeTPM1_C1SCBITS TPM1_C1SCbits absolute 0x400C9014;

 typedef struct tagTPM1_C0VBITS {
  union {
    struct {
      unsigned VAL : 16;
      unsigned : 16;
    };
  };
} typeTPM1_C0VBITS;
sfr volatile typeTPM1_C0VBITS TPM1_C0Vbits absolute 0x400C9010;

 typedef struct tagTPM1_C1VBITS {
  union {
    struct {
      unsigned VAL : 16;
      unsigned : 16;
    };
  };
} typeTPM1_C1VBITS;
sfr volatile typeTPM1_C1VBITS TPM1_C1Vbits absolute 0x400C9018;

 typedef struct tagTPM1_STATUSBITS {
  union {
    struct {
      unsigned CH0F : 1;
      unsigned CH1F : 1;
      unsigned : 6;
      unsigned TOF : 1;
      unsigned : 23;
    };
  };
} typeTPM1_STATUSBITS;
sfr volatile typeTPM1_STATUSBITS TPM1_STATUSbits absolute 0x400C9050;

 typedef struct tagTPM1_COMBINEBITS {
  union {
    struct {
      unsigned COMBINE0 : 1;
      unsigned COMSWAP0 : 1;
      unsigned : 30;
    };
  };
} typeTPM1_COMBINEBITS;
sfr volatile typeTPM1_COMBINEBITS TPM1_COMBINEbits absolute 0x400C9064;

 typedef struct tagTPM1_POLBITS {
  union {
    struct {
      unsigned POL0 : 1;
      unsigned POL1 : 1;
      unsigned : 30;
    };
  };
} typeTPM1_POLBITS;
sfr volatile typeTPM1_POLBITS TPM1_POLbits absolute 0x400C9070;

 typedef struct tagTPM1_FILTERBITS {
  union {
    struct {
      unsigned CH0FVAL : 4;
      unsigned CH1FVAL : 4;
      unsigned : 24;
    };
  };
} typeTPM1_FILTERBITS;
sfr volatile typeTPM1_FILTERBITS TPM1_FILTERbits absolute 0x400C9078;

 typedef struct tagTPM1_QDCTRLBITS {
  union {
    struct {
      unsigned QUADEN : 1;
      unsigned TOFDIR : 1;
      unsigned QUADIR : 1;
      unsigned QUADMODE : 1;
      unsigned : 28;
    };
  };
} typeTPM1_QDCTRLBITS;
sfr volatile typeTPM1_QDCTRLBITS TPM1_QDCTRLbits absolute 0x400C9080;

 typedef struct tagTPM1_CONFBITS {
  union {
    struct {
      unsigned : 5;
      unsigned DOZEEN : 1;
      unsigned DBGMODE : 2;
      unsigned GTBSYNC : 1;
      unsigned GTBEEN : 1;
      unsigned : 6;
      unsigned CSOT : 1;
      unsigned CSOO : 1;
      unsigned CROT : 1;
      unsigned CPOT : 1;
      unsigned : 2;
      unsigned TRGPOL : 1;
      unsigned TRGSRC : 1;
      unsigned TRGSEL : 4;
      unsigned : 4;
    };
  };
} typeTPM1_CONFBITS;
sfr volatile typeTPM1_CONFBITS TPM1_CONFbits absolute 0x400C9084;

 typedef struct tagTPM2_SCBITS {
  union {
    struct {
      unsigned PS : 3;
      unsigned CMOD : 2;
      unsigned CPWMS : 1;
      unsigned TOIE : 1;
      unsigned TOF : 1;
      unsigned DMA_ : 1;
      unsigned : 23;
    };
  };
} typeTPM2_SCBITS;
sfr volatile typeTPM2_SCBITS TPM2_SCbits absolute 0x400CA000;

 typedef struct tagTPM2_CNTBITS {
  union {
    struct {
      unsigned COUNT : 16;
      unsigned : 16;
    };
  };
} typeTPM2_CNTBITS;
sfr volatile typeTPM2_CNTBITS TPM2_CNTbits absolute 0x400CA004;

 typedef struct tagTPM2_MODBITS {
  union {
    struct {
      unsigned MOD : 16;
      unsigned : 16;
    };
  };
} typeTPM2_MODBITS;
sfr volatile typeTPM2_MODBITS TPM2_MODbits absolute 0x400CA008;

 typedef struct tagTPM2_C0SCBITS {
  union {
    struct {
      unsigned DMA_ : 1;
      unsigned : 1;
      unsigned ELSA : 1;
      unsigned ELSB : 1;
      unsigned MSA : 1;
      unsigned MSB : 1;
      unsigned CHIE : 1;
      unsigned CHF : 1;
      unsigned : 24;
    };
  };
} typeTPM2_C0SCBITS;
sfr volatile typeTPM2_C0SCBITS TPM2_C0SCbits absolute 0x400CA00C;

 typedef struct tagTPM2_C1SCBITS {
  union {
    struct {
      unsigned DMA_ : 1;
      unsigned : 1;
      unsigned ELSA : 1;
      unsigned ELSB : 1;
      unsigned MSA : 1;
      unsigned MSB : 1;
      unsigned CHIE : 1;
      unsigned CHF : 1;
      unsigned : 24;
    };
  };
} typeTPM2_C1SCBITS;
sfr volatile typeTPM2_C1SCBITS TPM2_C1SCbits absolute 0x400CA014;

 typedef struct tagTPM2_C0VBITS {
  union {
    struct {
      unsigned VAL : 16;
      unsigned : 16;
    };
  };
} typeTPM2_C0VBITS;
sfr volatile typeTPM2_C0VBITS TPM2_C0Vbits absolute 0x400CA010;

 typedef struct tagTPM2_C1VBITS {
  union {
    struct {
      unsigned VAL : 16;
      unsigned : 16;
    };
  };
} typeTPM2_C1VBITS;
sfr volatile typeTPM2_C1VBITS TPM2_C1Vbits absolute 0x400CA018;

 typedef struct tagTPM2_STATUSBITS {
  union {
    struct {
      unsigned CH0F : 1;
      unsigned CH1F : 1;
      unsigned : 6;
      unsigned TOF : 1;
      unsigned : 23;
    };
  };
} typeTPM2_STATUSBITS;
sfr volatile typeTPM2_STATUSBITS TPM2_STATUSbits absolute 0x400CA050;

 typedef struct tagTPM2_COMBINEBITS {
  union {
    struct {
      unsigned COMBINE0 : 1;
      unsigned COMSWAP0 : 1;
      unsigned : 30;
    };
  };
} typeTPM2_COMBINEBITS;
sfr volatile typeTPM2_COMBINEBITS TPM2_COMBINEbits absolute 0x400CA064;

 typedef struct tagTPM2_POLBITS {
  union {
    struct {
      unsigned POL0 : 1;
      unsigned POL1 : 1;
      unsigned : 30;
    };
  };
} typeTPM2_POLBITS;
sfr volatile typeTPM2_POLBITS TPM2_POLbits absolute 0x400CA070;

 typedef struct tagTPM2_FILTERBITS {
  union {
    struct {
      unsigned CH0FVAL : 4;
      unsigned CH1FVAL : 4;
      unsigned : 24;
    };
  };
} typeTPM2_FILTERBITS;
sfr volatile typeTPM2_FILTERBITS TPM2_FILTERbits absolute 0x400CA078;

 typedef struct tagTPM2_QDCTRLBITS {
  union {
    struct {
      unsigned QUADEN : 1;
      unsigned TOFDIR : 1;
      unsigned QUADIR : 1;
      unsigned QUADMODE : 1;
      unsigned : 28;
    };
  };
} typeTPM2_QDCTRLBITS;
sfr volatile typeTPM2_QDCTRLBITS TPM2_QDCTRLbits absolute 0x400CA080;

 typedef struct tagTPM2_CONFBITS {
  union {
    struct {
      unsigned : 5;
      unsigned DOZEEN : 1;
      unsigned DBGMODE : 2;
      unsigned GTBSYNC : 1;
      unsigned GTBEEN : 1;
      unsigned : 6;
      unsigned CSOT : 1;
      unsigned CSOO : 1;
      unsigned CROT : 1;
      unsigned CPOT : 1;
      unsigned : 2;
      unsigned TRGPOL : 1;
      unsigned TRGSRC : 1;
      unsigned TRGSEL : 4;
      unsigned : 4;
    };
  };
} typeTPM2_CONFBITS;
sfr volatile typeTPM2_CONFBITS TPM2_CONFbits absolute 0x400CA084;

 typedef struct tagDAC0_DAT0LBITS {
  union {
    struct {
      unsigned DATA0 : 8;
    };
  };
} typeDAC0_DAT0LBITS;
sfr volatile typeDAC0_DAT0LBITS DAC0_DAT0Lbits absolute 0x400CC000;

 typedef struct tagDAC0_DAT1LBITS {
  union {
    struct {
      unsigned DATA0 : 8;
    };
  };
} typeDAC0_DAT1LBITS;
sfr volatile typeDAC0_DAT1LBITS DAC0_DAT1Lbits absolute 0x400CC002;

 typedef struct tagDAC0_DAT2LBITS {
  union {
    struct {
      unsigned DATA0 : 8;
    };
  };
} typeDAC0_DAT2LBITS;
sfr volatile typeDAC0_DAT2LBITS DAC0_DAT2Lbits absolute 0x400CC004;

 typedef struct tagDAC0_DAT3LBITS {
  union {
    struct {
      unsigned DATA0 : 8;
    };
  };
} typeDAC0_DAT3LBITS;
sfr volatile typeDAC0_DAT3LBITS DAC0_DAT3Lbits absolute 0x400CC006;

 typedef struct tagDAC0_DAT4LBITS {
  union {
    struct {
      unsigned DATA0 : 8;
    };
  };
} typeDAC0_DAT4LBITS;
sfr volatile typeDAC0_DAT4LBITS DAC0_DAT4Lbits absolute 0x400CC008;

 typedef struct tagDAC0_DAT5LBITS {
  union {
    struct {
      unsigned DATA0 : 8;
    };
  };
} typeDAC0_DAT5LBITS;
sfr volatile typeDAC0_DAT5LBITS DAC0_DAT5Lbits absolute 0x400CC00A;

 typedef struct tagDAC0_DAT6LBITS {
  union {
    struct {
      unsigned DATA0 : 8;
    };
  };
} typeDAC0_DAT6LBITS;
sfr volatile typeDAC0_DAT6LBITS DAC0_DAT6Lbits absolute 0x400CC00C;

 typedef struct tagDAC0_DAT7LBITS {
  union {
    struct {
      unsigned DATA0 : 8;
    };
  };
} typeDAC0_DAT7LBITS;
sfr volatile typeDAC0_DAT7LBITS DAC0_DAT7Lbits absolute 0x400CC00E;

 typedef struct tagDAC0_DAT8LBITS {
  union {
    struct {
      unsigned DATA0 : 8;
    };
  };
} typeDAC0_DAT8LBITS;
sfr volatile typeDAC0_DAT8LBITS DAC0_DAT8Lbits absolute 0x400CC010;

 typedef struct tagDAC0_DAT9LBITS {
  union {
    struct {
      unsigned DATA0 : 8;
    };
  };
} typeDAC0_DAT9LBITS;
sfr volatile typeDAC0_DAT9LBITS DAC0_DAT9Lbits absolute 0x400CC012;

 typedef struct tagDAC0_DAT10LBITS {
  union {
    struct {
      unsigned DATA0 : 8;
    };
  };
} typeDAC0_DAT10LBITS;
sfr volatile typeDAC0_DAT10LBITS DAC0_DAT10Lbits absolute 0x400CC014;

 typedef struct tagDAC0_DAT11LBITS {
  union {
    struct {
      unsigned DATA0 : 8;
    };
  };
} typeDAC0_DAT11LBITS;
sfr volatile typeDAC0_DAT11LBITS DAC0_DAT11Lbits absolute 0x400CC016;

 typedef struct tagDAC0_DAT12LBITS {
  union {
    struct {
      unsigned DATA0 : 8;
    };
  };
} typeDAC0_DAT12LBITS;
sfr volatile typeDAC0_DAT12LBITS DAC0_DAT12Lbits absolute 0x400CC018;

 typedef struct tagDAC0_DAT13LBITS {
  union {
    struct {
      unsigned DATA0 : 8;
    };
  };
} typeDAC0_DAT13LBITS;
sfr volatile typeDAC0_DAT13LBITS DAC0_DAT13Lbits absolute 0x400CC01A;

 typedef struct tagDAC0_DAT14LBITS {
  union {
    struct {
      unsigned DATA0 : 8;
    };
  };
} typeDAC0_DAT14LBITS;
sfr volatile typeDAC0_DAT14LBITS DAC0_DAT14Lbits absolute 0x400CC01C;

 typedef struct tagDAC0_DAT15LBITS {
  union {
    struct {
      unsigned DATA0 : 8;
    };
  };
} typeDAC0_DAT15LBITS;
sfr volatile typeDAC0_DAT15LBITS DAC0_DAT15Lbits absolute 0x400CC01E;

 typedef struct tagDAC0_DAT0HBITS {
  union {
    struct {
      unsigned DATA1 : 4;
      unsigned : 4;
    };
  };
} typeDAC0_DAT0HBITS;
sfr volatile typeDAC0_DAT0HBITS DAC0_DAT0Hbits absolute 0x400CC001;

 typedef struct tagDAC0_DAT1HBITS {
  union {
    struct {
      unsigned DATA1 : 4;
      unsigned : 4;
    };
  };
} typeDAC0_DAT1HBITS;
sfr volatile typeDAC0_DAT1HBITS DAC0_DAT1Hbits absolute 0x400CC003;

 typedef struct tagDAC0_DAT2HBITS {
  union {
    struct {
      unsigned DATA1 : 4;
      unsigned : 4;
    };
  };
} typeDAC0_DAT2HBITS;
sfr volatile typeDAC0_DAT2HBITS DAC0_DAT2Hbits absolute 0x400CC005;

 typedef struct tagDAC0_DAT3HBITS {
  union {
    struct {
      unsigned DATA1 : 4;
      unsigned : 4;
    };
  };
} typeDAC0_DAT3HBITS;
sfr volatile typeDAC0_DAT3HBITS DAC0_DAT3Hbits absolute 0x400CC007;

 typedef struct tagDAC0_DAT4HBITS {
  union {
    struct {
      unsigned DATA1 : 4;
      unsigned : 4;
    };
  };
} typeDAC0_DAT4HBITS;
sfr volatile typeDAC0_DAT4HBITS DAC0_DAT4Hbits absolute 0x400CC009;

 typedef struct tagDAC0_DAT5HBITS {
  union {
    struct {
      unsigned DATA1 : 4;
      unsigned : 4;
    };
  };
} typeDAC0_DAT5HBITS;
sfr volatile typeDAC0_DAT5HBITS DAC0_DAT5Hbits absolute 0x400CC00B;

 typedef struct tagDAC0_DAT6HBITS {
  union {
    struct {
      unsigned DATA1 : 4;
      unsigned : 4;
    };
  };
} typeDAC0_DAT6HBITS;
sfr volatile typeDAC0_DAT6HBITS DAC0_DAT6Hbits absolute 0x400CC00D;

 typedef struct tagDAC0_DAT7HBITS {
  union {
    struct {
      unsigned DATA1 : 4;
      unsigned : 4;
    };
  };
} typeDAC0_DAT7HBITS;
sfr volatile typeDAC0_DAT7HBITS DAC0_DAT7Hbits absolute 0x400CC00F;

 typedef struct tagDAC0_DAT8HBITS {
  union {
    struct {
      unsigned DATA1 : 4;
      unsigned : 4;
    };
  };
} typeDAC0_DAT8HBITS;
sfr volatile typeDAC0_DAT8HBITS DAC0_DAT8Hbits absolute 0x400CC011;

 typedef struct tagDAC0_DAT9HBITS {
  union {
    struct {
      unsigned DATA1 : 4;
      unsigned : 4;
    };
  };
} typeDAC0_DAT9HBITS;
sfr volatile typeDAC0_DAT9HBITS DAC0_DAT9Hbits absolute 0x400CC013;

 typedef struct tagDAC0_DAT10HBITS {
  union {
    struct {
      unsigned DATA1 : 4;
      unsigned : 4;
    };
  };
} typeDAC0_DAT10HBITS;
sfr volatile typeDAC0_DAT10HBITS DAC0_DAT10Hbits absolute 0x400CC015;

 typedef struct tagDAC0_DAT11HBITS {
  union {
    struct {
      unsigned DATA1 : 4;
      unsigned : 4;
    };
  };
} typeDAC0_DAT11HBITS;
sfr volatile typeDAC0_DAT11HBITS DAC0_DAT11Hbits absolute 0x400CC017;

 typedef struct tagDAC0_DAT12HBITS {
  union {
    struct {
      unsigned DATA1 : 4;
      unsigned : 4;
    };
  };
} typeDAC0_DAT12HBITS;
sfr volatile typeDAC0_DAT12HBITS DAC0_DAT12Hbits absolute 0x400CC019;

 typedef struct tagDAC0_DAT13HBITS {
  union {
    struct {
      unsigned DATA1 : 4;
      unsigned : 4;
    };
  };
} typeDAC0_DAT13HBITS;
sfr volatile typeDAC0_DAT13HBITS DAC0_DAT13Hbits absolute 0x400CC01B;

 typedef struct tagDAC0_DAT14HBITS {
  union {
    struct {
      unsigned DATA1 : 4;
      unsigned : 4;
    };
  };
} typeDAC0_DAT14HBITS;
sfr volatile typeDAC0_DAT14HBITS DAC0_DAT14Hbits absolute 0x400CC01D;

 typedef struct tagDAC0_DAT15HBITS {
  union {
    struct {
      unsigned DATA1 : 4;
      unsigned : 4;
    };
  };
} typeDAC0_DAT15HBITS;
sfr volatile typeDAC0_DAT15HBITS DAC0_DAT15Hbits absolute 0x400CC01F;

 typedef struct tagDAC0_SRBITS {
  union {
    struct {
      unsigned DACBFRPBF : 1;
      unsigned DACBFRPTF : 1;
      unsigned DACBFWMF : 1;
      unsigned : 5;
    };
  };
} typeDAC0_SRBITS;
sfr volatile typeDAC0_SRBITS DAC0_SRbits absolute 0x400CC020;

 typedef struct tagDAC0_C0BITS {
  union {
    struct {
      unsigned DACBBIEN : 1;
      unsigned DACBTIEN : 1;
      unsigned DACBWIEN : 1;
      unsigned LPEN : 1;
      unsigned DACSWTRG : 1;
      unsigned DACTRGSEL : 1;
      unsigned DACRFS : 1;
      unsigned DACEN : 1;
    };
  };
} typeDAC0_C0BITS;
sfr volatile typeDAC0_C0BITS DAC0_C0bits absolute 0x400CC021;

 typedef struct tagDAC0_C1BITS {
  union {
    struct {
      unsigned DACBFEN : 1;
      unsigned DACBFMD : 2;
      unsigned DACBFWM : 2;
      unsigned : 2;
      unsigned DMAEN : 1;
    };
  };
} typeDAC0_C1BITS;
sfr volatile typeDAC0_C1BITS DAC0_C1bits absolute 0x400CC022;

 typedef struct tagDAC0_C2BITS {
  union {
    struct {
      unsigned DACBFUP : 4;
      unsigned DACBFRP : 4;
    };
  };
} typeDAC0_C2BITS;
sfr volatile typeDAC0_C2BITS DAC0_C2bits absolute 0x400CC023;

 typedef struct tagEMVSIM0_VER_IDBITS {
  union {
    struct {
      unsigned VER : 32;
    };
  };
} typeEMVSIM0_VER_IDBITS;
sfr volatile typeEMVSIM0_VER_IDBITS EMVSIM0_VER_IDbits absolute 0x400D4000;

 typedef struct tagEMVSIM0_PARAMBITS {
  union {
    struct {
      unsigned RX_FIFO_DEPTH : 8;
      unsigned TX_FIFO_DEPTH : 8;
      unsigned : 16;
    };
  };
} typeEMVSIM0_PARAMBITS;
sfr volatile typeEMVSIM0_PARAMBITS EMVSIM0_PARAMbits absolute 0x400D4004;

 typedef struct tagEMVSIM0_CLKCFGBITS {
  union {
    struct {
      unsigned CLK_PRSC : 8;
      unsigned GPCNT1_CLK_SEL : 2;
      unsigned GPCNT0_CLK_SEL : 2;
      unsigned : 20;
    };
  };
} typeEMVSIM0_CLKCFGBITS;
sfr volatile typeEMVSIM0_CLKCFGBITS EMVSIM0_CLKCFGbits absolute 0x400D4008;

 typedef struct tagEMVSIM0_DIVISORBITS {
  union {
    struct {
      unsigned DIVISOR_VALUE : 9;
      unsigned : 23;
    };
  };
} typeEMVSIM0_DIVISORBITS;
sfr volatile typeEMVSIM0_DIVISORBITS EMVSIM0_DIVISORbits absolute 0x400D400C;

 typedef struct tagEMVSIM0_CTRLBITS {
  union {
    struct {
      unsigned IC : 1;
      unsigned ICM : 1;
      unsigned ANACK : 1;
      unsigned ONACK : 1;
      unsigned : 4;
      unsigned FLSH_RX : 1;
      unsigned FLSH_TX : 1;
      unsigned SW_RST : 1;
      unsigned KILL_CLOCKS : 1;
      unsigned DOZE_EN : 1;
      unsigned STOP_EN : 1;
      unsigned : 2;
      unsigned RCV_EN : 1;
      unsigned XMT_EN : 1;
      unsigned RCVR_11 : 1;
      unsigned RX_DMA_EN : 1;
      unsigned TX_DMA_EN : 1;
      unsigned : 3;
      unsigned INV_CRC_VAL : 1;
      unsigned CRC_OUT_FLIP : 1;
      unsigned CRC_IN_FLIP : 1;
      unsigned CWT_EN : 1;
      unsigned LRC_EN : 1;
      unsigned CRC_EN : 1;
      unsigned XMT_CRC_LRC : 1;
      unsigned BWT_EN : 1;
    };
  };
} typeEMVSIM0_CTRLBITS;
sfr volatile typeEMVSIM0_CTRLBITS EMVSIM0_CTRLbits absolute 0x400D4010;

 typedef struct tagEMVSIM0_INT_MASKBITS {
  union {
    struct {
      unsigned RDT_IM : 1;
      unsigned TC_IM : 1;
      unsigned RFO_IM : 1;
      unsigned ETC_IM : 1;
      unsigned TFE_IM : 1;
      unsigned TNACK_IM : 1;
      unsigned TFF_IM : 1;
      unsigned TDT_IM : 1;
      unsigned GPCNT0_IM : 1;
      unsigned CWT_ERR_IM : 1;
      unsigned RNACK_IM : 1;
      unsigned BWT_ERR_IM : 1;
      unsigned BGT_ERR_IM : 1;
      unsigned GPCNT1_IM : 1;
      unsigned RX_DATA_IM : 1;
      unsigned PEF_IM : 1;
      unsigned : 16;
    };
  };
} typeEMVSIM0_INT_MASKBITS;
sfr volatile typeEMVSIM0_INT_MASKBITS EMVSIM0_INT_MASKbits absolute 0x400D4014;

 typedef struct tagEMVSIM0_RX_THDBITS {
  union {
    struct {
      unsigned RDT : 4;
      unsigned : 4;
      unsigned RNCK_THD : 4;
      unsigned : 20;
    };
  };
} typeEMVSIM0_RX_THDBITS;
sfr volatile typeEMVSIM0_RX_THDBITS EMVSIM0_RX_THDbits absolute 0x400D4018;

 typedef struct tagEMVSIM0_TX_THDBITS {
  union {
    struct {
      unsigned TDT : 4;
      unsigned : 4;
      unsigned TNCK_THD : 4;
      unsigned : 20;
    };
  };
} typeEMVSIM0_TX_THDBITS;
sfr volatile typeEMVSIM0_TX_THDBITS EMVSIM0_TX_THDbits absolute 0x400D401C;

 typedef struct tagEMVSIM0_RX_STATUSBITS {
  union {
    struct {
      unsigned RFO : 1;
      unsigned : 3;
      unsigned RX_DATA : 1;
      unsigned RDTF : 1;
      unsigned LRC_OK : 1;
      unsigned CRC_OK : 1;
      unsigned CWT_ERR : 1;
      unsigned RTE : 1;
      unsigned BWT_ERR : 1;
      unsigned BGT_ERR : 1;
      unsigned PEF : 1;
      unsigned FEF : 1;
      unsigned : 2;
      unsigned RX_WPTR : 4;
      unsigned : 4;
      unsigned RX_CNT : 5;
      unsigned : 3;
    };
  };
} typeEMVSIM0_RX_STATUSBITS;
sfr volatile typeEMVSIM0_RX_STATUSBITS EMVSIM0_RX_STATUSbits absolute 0x400D4020;

 typedef struct tagEMVSIM0_TX_STATUSBITS {
  union {
    struct {
      unsigned TNTE : 1;
      unsigned : 2;
      unsigned TFE : 1;
      unsigned ETCF : 1;
      unsigned TCF : 1;
      unsigned TFF : 1;
      unsigned TDTF : 1;
      unsigned GPCNT0_TO : 1;
      unsigned GPCNT1_TO : 1;
      unsigned : 6;
      unsigned TX_RPTR : 4;
      unsigned : 4;
      unsigned TX_CNT : 5;
      unsigned : 3;
    };
  };
} typeEMVSIM0_TX_STATUSBITS;
sfr volatile typeEMVSIM0_TX_STATUSBITS EMVSIM0_TX_STATUSbits absolute 0x400D4024;

 typedef struct tagEMVSIM0_PCSRBITS {
  union {
    struct {
      unsigned SAPD : 1;
      unsigned SVCC_EN : 1;
      unsigned VCCENP : 1;
      unsigned SRST : 1;
      unsigned SCEN : 1;
      unsigned SCSP : 1;
      unsigned : 1;
      unsigned SPD : 1;
      unsigned : 16;
      unsigned SPDIM : 1;
      unsigned SPDIF : 1;
      unsigned SPDP : 1;
      unsigned SPDES : 1;
      unsigned : 4;
    };
  };
} typeEMVSIM0_PCSRBITS;
sfr volatile typeEMVSIM0_PCSRBITS EMVSIM0_PCSRbits absolute 0x400D4028;

 typedef struct tagEMVSIM0_RX_BUFBITS {
  union {
    struct {
      unsigned RX_BYTE : 8;
      unsigned : 24;
    };
  };
} typeEMVSIM0_RX_BUFBITS;
sfr volatile typeEMVSIM0_RX_BUFBITS EMVSIM0_RX_BUFbits absolute 0x400D402C;

 typedef struct tagEMVSIM0_TX_BUFBITS {
  union {
    struct {
      unsigned TX_BYTE : 8;
      unsigned : 24;
    };
  };
} typeEMVSIM0_TX_BUFBITS;
sfr volatile typeEMVSIM0_TX_BUFBITS EMVSIM0_TX_BUFbits absolute 0x400D4030;

 typedef struct tagEMVSIM0_TX_GETUBITS {
  union {
    struct {
      unsigned GETU : 8;
      unsigned : 24;
    };
  };
} typeEMVSIM0_TX_GETUBITS;
sfr volatile typeEMVSIM0_TX_GETUBITS EMVSIM0_TX_GETUbits absolute 0x400D4034;

 typedef struct tagEMVSIM0_CWT_VALBITS {
  union {
    struct {
      unsigned CWT : 16;
      unsigned : 16;
    };
  };
} typeEMVSIM0_CWT_VALBITS;
sfr volatile typeEMVSIM0_CWT_VALBITS EMVSIM0_CWT_VALbits absolute 0x400D4038;

 typedef struct tagEMVSIM0_BWT_VALBITS {
  union {
    struct {
      unsigned BWT : 32;
    };
  };
} typeEMVSIM0_BWT_VALBITS;
sfr volatile typeEMVSIM0_BWT_VALBITS EMVSIM0_BWT_VALbits absolute 0x400D403C;

 typedef struct tagEMVSIM0_BGT_VALBITS {
  union {
    struct {
      unsigned BGT : 16;
      unsigned : 16;
    };
  };
} typeEMVSIM0_BGT_VALBITS;
sfr volatile typeEMVSIM0_BGT_VALBITS EMVSIM0_BGT_VALbits absolute 0x400D4040;

 typedef struct tagEMVSIM0_GPCNT0_VALBITS {
  union {
    struct {
      unsigned GPCNT0 : 16;
      unsigned : 16;
    };
  };
} typeEMVSIM0_GPCNT0_VALBITS;
sfr volatile typeEMVSIM0_GPCNT0_VALBITS EMVSIM0_GPCNT0_VALbits absolute 0x400D4044;

 typedef struct tagEMVSIM0_GPCNT1_VALBITS {
  union {
    struct {
      unsigned GPCNT1 : 16;
      unsigned : 16;
    };
  };
} typeEMVSIM0_GPCNT1_VALBITS;
sfr volatile typeEMVSIM0_GPCNT1_VALBITS EMVSIM0_GPCNT1_VALbits absolute 0x400D4048;

 typedef struct tagEMVSIM1_VER_IDBITS {
  union {
    struct {
      unsigned VER : 32;
    };
  };
} typeEMVSIM1_VER_IDBITS;
sfr volatile typeEMVSIM1_VER_IDBITS EMVSIM1_VER_IDbits absolute 0x400D5000;

 typedef struct tagEMVSIM1_PARAMBITS {
  union {
    struct {
      unsigned RX_FIFO_DEPTH : 8;
      unsigned TX_FIFO_DEPTH : 8;
      unsigned : 16;
    };
  };
} typeEMVSIM1_PARAMBITS;
sfr volatile typeEMVSIM1_PARAMBITS EMVSIM1_PARAMbits absolute 0x400D5004;

 typedef struct tagEMVSIM1_CLKCFGBITS {
  union {
    struct {
      unsigned CLK_PRSC : 8;
      unsigned GPCNT1_CLK_SEL : 2;
      unsigned GPCNT0_CLK_SEL : 2;
      unsigned : 20;
    };
  };
} typeEMVSIM1_CLKCFGBITS;
sfr volatile typeEMVSIM1_CLKCFGBITS EMVSIM1_CLKCFGbits absolute 0x400D5008;

 typedef struct tagEMVSIM1_DIVISORBITS {
  union {
    struct {
      unsigned DIVISOR_VALUE : 9;
      unsigned : 23;
    };
  };
} typeEMVSIM1_DIVISORBITS;
sfr volatile typeEMVSIM1_DIVISORBITS EMVSIM1_DIVISORbits absolute 0x400D500C;

 typedef struct tagEMVSIM1_CTRLBITS {
  union {
    struct {
      unsigned IC : 1;
      unsigned ICM : 1;
      unsigned ANACK : 1;
      unsigned ONACK : 1;
      unsigned : 4;
      unsigned FLSH_RX : 1;
      unsigned FLSH_TX : 1;
      unsigned SW_RST : 1;
      unsigned KILL_CLOCKS : 1;
      unsigned DOZE_EN : 1;
      unsigned STOP_EN : 1;
      unsigned : 2;
      unsigned RCV_EN : 1;
      unsigned XMT_EN : 1;
      unsigned RCVR_11 : 1;
      unsigned RX_DMA_EN : 1;
      unsigned TX_DMA_EN : 1;
      unsigned : 3;
      unsigned INV_CRC_VAL : 1;
      unsigned CRC_OUT_FLIP : 1;
      unsigned CRC_IN_FLIP : 1;
      unsigned CWT_EN : 1;
      unsigned LRC_EN : 1;
      unsigned CRC_EN : 1;
      unsigned XMT_CRC_LRC : 1;
      unsigned BWT_EN : 1;
    };
  };
} typeEMVSIM1_CTRLBITS;
sfr volatile typeEMVSIM1_CTRLBITS EMVSIM1_CTRLbits absolute 0x400D5010;

 typedef struct tagEMVSIM1_INT_MASKBITS {
  union {
    struct {
      unsigned RDT_IM : 1;
      unsigned TC_IM : 1;
      unsigned RFO_IM : 1;
      unsigned ETC_IM : 1;
      unsigned TFE_IM : 1;
      unsigned TNACK_IM : 1;
      unsigned TFF_IM : 1;
      unsigned TDT_IM : 1;
      unsigned GPCNT0_IM : 1;
      unsigned CWT_ERR_IM : 1;
      unsigned RNACK_IM : 1;
      unsigned BWT_ERR_IM : 1;
      unsigned BGT_ERR_IM : 1;
      unsigned GPCNT1_IM : 1;
      unsigned RX_DATA_IM : 1;
      unsigned PEF_IM : 1;
      unsigned : 16;
    };
  };
} typeEMVSIM1_INT_MASKBITS;
sfr volatile typeEMVSIM1_INT_MASKBITS EMVSIM1_INT_MASKbits absolute 0x400D5014;

 typedef struct tagEMVSIM1_RX_THDBITS {
  union {
    struct {
      unsigned RDT : 4;
      unsigned : 4;
      unsigned RNCK_THD : 4;
      unsigned : 20;
    };
  };
} typeEMVSIM1_RX_THDBITS;
sfr volatile typeEMVSIM1_RX_THDBITS EMVSIM1_RX_THDbits absolute 0x400D5018;

 typedef struct tagEMVSIM1_TX_THDBITS {
  union {
    struct {
      unsigned TDT : 4;
      unsigned : 4;
      unsigned TNCK_THD : 4;
      unsigned : 20;
    };
  };
} typeEMVSIM1_TX_THDBITS;
sfr volatile typeEMVSIM1_TX_THDBITS EMVSIM1_TX_THDbits absolute 0x400D501C;

 typedef struct tagEMVSIM1_RX_STATUSBITS {
  union {
    struct {
      unsigned RFO : 1;
      unsigned : 3;
      unsigned RX_DATA : 1;
      unsigned RDTF : 1;
      unsigned LRC_OK : 1;
      unsigned CRC_OK : 1;
      unsigned CWT_ERR : 1;
      unsigned RTE : 1;
      unsigned BWT_ERR : 1;
      unsigned BGT_ERR : 1;
      unsigned PEF : 1;
      unsigned FEF : 1;
      unsigned : 2;
      unsigned RX_WPTR : 4;
      unsigned : 4;
      unsigned RX_CNT : 5;
      unsigned : 3;
    };
  };
} typeEMVSIM1_RX_STATUSBITS;
sfr volatile typeEMVSIM1_RX_STATUSBITS EMVSIM1_RX_STATUSbits absolute 0x400D5020;

 typedef struct tagEMVSIM1_TX_STATUSBITS {
  union {
    struct {
      unsigned TNTE : 1;
      unsigned : 2;
      unsigned TFE : 1;
      unsigned ETCF : 1;
      unsigned TCF : 1;
      unsigned TFF : 1;
      unsigned TDTF : 1;
      unsigned GPCNT0_TO : 1;
      unsigned GPCNT1_TO : 1;
      unsigned : 6;
      unsigned TX_RPTR : 4;
      unsigned : 4;
      unsigned TX_CNT : 5;
      unsigned : 3;
    };
  };
} typeEMVSIM1_TX_STATUSBITS;
sfr volatile typeEMVSIM1_TX_STATUSBITS EMVSIM1_TX_STATUSbits absolute 0x400D5024;

 typedef struct tagEMVSIM1_PCSRBITS {
  union {
    struct {
      unsigned SAPD : 1;
      unsigned SVCC_EN : 1;
      unsigned VCCENP : 1;
      unsigned SRST : 1;
      unsigned SCEN : 1;
      unsigned SCSP : 1;
      unsigned : 1;
      unsigned SPD : 1;
      unsigned : 16;
      unsigned SPDIM : 1;
      unsigned SPDIF : 1;
      unsigned SPDP : 1;
      unsigned SPDES : 1;
      unsigned : 4;
    };
  };
} typeEMVSIM1_PCSRBITS;
sfr volatile typeEMVSIM1_PCSRBITS EMVSIM1_PCSRbits absolute 0x400D5028;

 typedef struct tagEMVSIM1_RX_BUFBITS {
  union {
    struct {
      unsigned RX_BYTE : 8;
      unsigned : 24;
    };
  };
} typeEMVSIM1_RX_BUFBITS;
sfr volatile typeEMVSIM1_RX_BUFBITS EMVSIM1_RX_BUFbits absolute 0x400D502C;

 typedef struct tagEMVSIM1_TX_BUFBITS {
  union {
    struct {
      unsigned TX_BYTE : 8;
      unsigned : 24;
    };
  };
} typeEMVSIM1_TX_BUFBITS;
sfr volatile typeEMVSIM1_TX_BUFBITS EMVSIM1_TX_BUFbits absolute 0x400D5030;

 typedef struct tagEMVSIM1_TX_GETUBITS {
  union {
    struct {
      unsigned GETU : 8;
      unsigned : 24;
    };
  };
} typeEMVSIM1_TX_GETUBITS;
sfr volatile typeEMVSIM1_TX_GETUBITS EMVSIM1_TX_GETUbits absolute 0x400D5034;

 typedef struct tagEMVSIM1_CWT_VALBITS {
  union {
    struct {
      unsigned CWT : 16;
      unsigned : 16;
    };
  };
} typeEMVSIM1_CWT_VALBITS;
sfr volatile typeEMVSIM1_CWT_VALBITS EMVSIM1_CWT_VALbits absolute 0x400D5038;

 typedef struct tagEMVSIM1_BWT_VALBITS {
  union {
    struct {
      unsigned BWT : 32;
    };
  };
} typeEMVSIM1_BWT_VALBITS;
sfr volatile typeEMVSIM1_BWT_VALBITS EMVSIM1_BWT_VALbits absolute 0x400D503C;

 typedef struct tagEMVSIM1_BGT_VALBITS {
  union {
    struct {
      unsigned BGT : 16;
      unsigned : 16;
    };
  };
} typeEMVSIM1_BGT_VALBITS;
sfr volatile typeEMVSIM1_BGT_VALBITS EMVSIM1_BGT_VALbits absolute 0x400D5040;

 typedef struct tagEMVSIM1_GPCNT0_VALBITS {
  union {
    struct {
      unsigned GPCNT0 : 16;
      unsigned : 16;
    };
  };
} typeEMVSIM1_GPCNT0_VALBITS;
sfr volatile typeEMVSIM1_GPCNT0_VALBITS EMVSIM1_GPCNT0_VALbits absolute 0x400D5044;

 typedef struct tagEMVSIM1_GPCNT1_VALBITS {
  union {
    struct {
      unsigned GPCNT1 : 16;
      unsigned : 16;
    };
  };
} typeEMVSIM1_GPCNT1_VALBITS;
sfr volatile typeEMVSIM1_GPCNT1_VALBITS EMVSIM1_GPCNT1_VALbits absolute 0x400D5048;

 typedef struct tagQUADSPI0_MCRBITS {
  union {
    struct {
      unsigned SWRSTSD : 1;
      unsigned SWRSTHD : 1;
      unsigned END_CFG : 2;
      unsigned : 1;
      unsigned DQS_LAT_EN : 1;
      unsigned DQS_EN : 1;
      unsigned DDR_EN : 1;
      unsigned : 2;
      unsigned CLR_RXF : 1;
      unsigned CLR_TXF : 1;
      unsigned : 2;
      unsigned MDIS : 1;
      unsigned : 9;
      unsigned SCLKCFG : 8;
    };
  };
} typeQUADSPI0_MCRBITS;
sfr volatile typeQUADSPI0_MCRBITS QUADSPI0_MCRbits absolute 0x400DA000;

 typedef struct tagQUADSPI0_IPCRBITS {
  union {
    struct {
      unsigned IDATSZ : 16;
      unsigned PAR_EN : 1;
      unsigned : 7;
      unsigned SEQID : 4;
      unsigned : 4;
    };
  };
} typeQUADSPI0_IPCRBITS;
sfr volatile typeQUADSPI0_IPCRBITS QUADSPI0_IPCRbits absolute 0x400DA008;

 typedef struct tagQUADSPI0_FLSHCRBITS {
  union {
    struct {
      unsigned TCSS : 4;
      unsigned : 4;
      unsigned TCSH : 4;
      unsigned : 4;
      unsigned TDH : 2;
      unsigned : 14;
    };
  };
} typeQUADSPI0_FLSHCRBITS;
sfr volatile typeQUADSPI0_FLSHCRBITS QUADSPI0_FLSHCRbits absolute 0x400DA00C;

 typedef struct tagQUADSPI0_BUF0CRBITS {
  union {
    struct {
      unsigned MSTRID : 4;
      unsigned : 4;
      unsigned ADATSZ : 7;
      unsigned : 16;
      unsigned HP_EN : 1;
    };
  };
} typeQUADSPI0_BUF0CRBITS;
sfr volatile typeQUADSPI0_BUF0CRBITS QUADSPI0_BUF0CRbits absolute 0x400DA010;

 typedef struct tagQUADSPI0_BUF1CRBITS {
  union {
    struct {
      unsigned MSTRID : 4;
      unsigned : 4;
      unsigned ADATSZ : 7;
      unsigned : 17;
    };
  };
} typeQUADSPI0_BUF1CRBITS;
sfr volatile typeQUADSPI0_BUF1CRBITS QUADSPI0_BUF1CRbits absolute 0x400DA014;

 typedef struct tagQUADSPI0_BUF2CRBITS {
  union {
    struct {
      unsigned MSTRID : 4;
      unsigned : 4;
      unsigned ADATSZ : 7;
      unsigned : 17;
    };
  };
} typeQUADSPI0_BUF2CRBITS;
sfr volatile typeQUADSPI0_BUF2CRBITS QUADSPI0_BUF2CRbits absolute 0x400DA018;

 typedef struct tagQUADSPI0_BUF3CRBITS {
  union {
    struct {
      unsigned MSTRID : 4;
      unsigned : 4;
      unsigned ADATSZ : 7;
      unsigned : 16;
      unsigned ALLMST : 1;
    };
  };
} typeQUADSPI0_BUF3CRBITS;
sfr volatile typeQUADSPI0_BUF3CRBITS QUADSPI0_BUF3CRbits absolute 0x400DA01C;

 typedef struct tagQUADSPI0_BFGENCRBITS {
  union {
    struct {
      unsigned : 12;
      unsigned SEQID : 4;
      unsigned PAR_EN : 1;
      unsigned : 15;
    };
  };
} typeQUADSPI0_BFGENCRBITS;
sfr volatile typeQUADSPI0_BFGENCRBITS QUADSPI0_BFGENCRbits absolute 0x400DA020;

 typedef struct tagQUADSPI0_SOCCRBITS {
  union {
    struct {
      unsigned QSPISRC : 3;
      unsigned : 5;
      unsigned DQSLPEN : 1;
      unsigned DQSPADLPEN : 1;
      unsigned DQSPHASEL : 2;
      unsigned DQSINVSEL : 1;
      unsigned CK2EN : 1;
      unsigned DIFFCKEN : 1;
      unsigned OCTEN : 1;
      unsigned DLYTAPSELA : 6;
      unsigned : 2;
      unsigned DLYTAPSELB : 6;
      unsigned : 2;
    };
  };
} typeQUADSPI0_SOCCRBITS;
sfr volatile typeQUADSPI0_SOCCRBITS QUADSPI0_SOCCRbits absolute 0x400DA024;

 typedef struct tagQUADSPI0_BUF0INDBITS {
  union {
    struct {
      unsigned : 3;
      unsigned TPINDX0 : 29;
    };
  };
} typeQUADSPI0_BUF0INDBITS;
sfr volatile typeQUADSPI0_BUF0INDBITS QUADSPI0_BUF0INDbits absolute 0x400DA030;

 typedef struct tagQUADSPI0_BUF1INDBITS {
  union {
    struct {
      unsigned : 3;
      unsigned TPINDX1 : 29;
    };
  };
} typeQUADSPI0_BUF1INDBITS;
sfr volatile typeQUADSPI0_BUF1INDBITS QUADSPI0_BUF1INDbits absolute 0x400DA034;

 typedef struct tagQUADSPI0_BUF2INDBITS {
  union {
    struct {
      unsigned : 3;
      unsigned TPINDX2 : 29;
    };
  };
} typeQUADSPI0_BUF2INDBITS;
sfr volatile typeQUADSPI0_BUF2INDBITS QUADSPI0_BUF2INDbits absolute 0x400DA038;

 typedef struct tagQUADSPI0_SFARBITS {
  union {
    struct {
      unsigned SFADR : 32;
    };
  };
} typeQUADSPI0_SFARBITS;
sfr volatile typeQUADSPI0_SFARBITS QUADSPI0_SFARbits absolute 0x400DA100;

 typedef struct tagQUADSPI0_SFACRBITS {
  union {
    struct {
      unsigned CAS : 4;
      unsigned : 12;
      unsigned WA : 1;
      unsigned : 15;
    };
  };
} typeQUADSPI0_SFACRBITS;
sfr volatile typeQUADSPI0_SFACRBITS QUADSPI0_SFACRbits absolute 0x400DA104;

 typedef struct tagQUADSPI0_SMPRBITS {
  union {
    struct {
      unsigned HSENA : 1;
      unsigned HSPHS : 1;
      unsigned HSDLY : 1;
      unsigned : 2;
      unsigned FSPHS : 1;
      unsigned FSDLY : 1;
      unsigned : 9;
      unsigned DDRSMP : 3;
      unsigned : 13;
    };
  };
} typeQUADSPI0_SMPRBITS;
sfr volatile typeQUADSPI0_SMPRBITS QUADSPI0_SMPRbits absolute 0x400DA108;

 typedef struct tagQUADSPI0_RBSRBITS {
  union {
    struct {
      unsigned : 8;
      unsigned RDBFL : 5;
      unsigned : 3;
      unsigned RDCTR : 16;
    };
  };
} typeQUADSPI0_RBSRBITS;
sfr volatile typeQUADSPI0_RBSRBITS QUADSPI0_RBSRbits absolute 0x400DA10C;

 typedef struct tagQUADSPI0_RBCTBITS {
  union {
    struct {
      unsigned WMRK : 4;
      unsigned : 4;
      unsigned RXBRD : 1;
      unsigned : 23;
    };
  };
} typeQUADSPI0_RBCTBITS;
sfr volatile typeQUADSPI0_RBCTBITS QUADSPI0_RBCTbits absolute 0x400DA110;

 typedef struct tagQUADSPI0_TBSRBITS {
  union {
    struct {
      unsigned : 8;
      unsigned TRBFL : 5;
      unsigned : 3;
      unsigned TRCTR : 16;
    };
  };
} typeQUADSPI0_TBSRBITS;
sfr volatile typeQUADSPI0_TBSRBITS QUADSPI0_TBSRbits absolute 0x400DA150;

 typedef struct tagQUADSPI0_TBDRBITS {
  union {
    struct {
      unsigned TXDATA : 32;
    };
  };
} typeQUADSPI0_TBDRBITS;
sfr volatile typeQUADSPI0_TBDRBITS QUADSPI0_TBDRbits absolute 0x400DA154;

 typedef struct tagQUADSPI0_TBCTBITS {
  union {
    struct {
      unsigned WMRK : 4;
      unsigned : 28;
    };
  };
} typeQUADSPI0_TBCTBITS;
sfr volatile typeQUADSPI0_TBCTBITS QUADSPI0_TBCTbits absolute 0x400DA158;

 typedef struct tagQUADSPI0_SRBITS {
  union {
    struct {
      unsigned BUSY : 1;
      unsigned IP_ACC : 1;
      unsigned AHB_ACC : 1;
      unsigned : 2;
      unsigned AHBGNT : 1;
      unsigned AHBTRN : 1;
      unsigned AHB0NE : 1;
      unsigned AHB1NE : 1;
      unsigned AHB2NE : 1;
      unsigned AHB3NE : 1;
      unsigned AHB0FUL : 1;
      unsigned AHB1FUL : 1;
      unsigned AHB2FUL : 1;
      unsigned AHB3FUL : 1;
      unsigned : 1;
      unsigned RXWE : 1;
      unsigned : 2;
      unsigned RXFULL : 1;
      unsigned : 3;
      unsigned RXDMA : 1;
      unsigned TXEDA : 1;
      unsigned TXWA : 1;
      unsigned TXDMA : 1;
      unsigned TXFULL : 1;
      unsigned : 1;
      unsigned DLPSMP : 3;
    };
  };
} typeQUADSPI0_SRBITS;
sfr volatile typeQUADSPI0_SRBITS QUADSPI0_SRbits absolute 0x400DA15C;

 typedef struct tagQUADSPI0_FRBITS {
  union {
    struct {
      unsigned TFF : 1;
      unsigned : 3;
      unsigned IPGEF : 1;
      unsigned : 1;
      unsigned IPIEF : 1;
      unsigned IPAEF : 1;
      unsigned : 3;
      unsigned IUEF : 1;
      unsigned ABOF : 1;
      unsigned AIBSEF : 1;
      unsigned AITEF : 1;
      unsigned ABSEF : 1;
      unsigned RBDF : 1;
      unsigned RBOF : 1;
      unsigned : 5;
      unsigned ILLINE : 1;
      unsigned : 2;
      unsigned TBUF : 1;
      unsigned TBFF : 1;
      unsigned : 3;
      unsigned DLPFF : 1;
    };
  };
} typeQUADSPI0_FRBITS;
sfr volatile typeQUADSPI0_FRBITS QUADSPI0_FRbits absolute 0x400DA160;

 typedef struct tagQUADSPI0_RSERBITS {
  union {
    struct {
      unsigned TFIE : 1;
      unsigned : 3;
      unsigned IPGEIE : 1;
      unsigned : 1;
      unsigned IPIEIE : 1;
      unsigned IPAEIE : 1;
      unsigned : 3;
      unsigned IUEIE : 1;
      unsigned ABOIE : 1;
      unsigned AIBSIE : 1;
      unsigned AITIE : 1;
      unsigned ABSEIE : 1;
      unsigned RBDIE : 1;
      unsigned RBOIE : 1;
      unsigned : 3;
      unsigned RBDDE : 1;
      unsigned : 1;
      unsigned ILLINIE : 1;
      unsigned : 1;
      unsigned TBFDE : 1;
      unsigned TBUIE : 1;
      unsigned TBFIE : 1;
      unsigned : 3;
      unsigned DLPFIE : 1;
    };
  };
} typeQUADSPI0_RSERBITS;
sfr volatile typeQUADSPI0_RSERBITS QUADSPI0_RSERbits absolute 0x400DA164;

 typedef struct tagQUADSPI0_SPNDSTBITS {
  union {
    struct {
      unsigned SUSPND : 1;
      unsigned : 5;
      unsigned SPDBUF : 2;
      unsigned : 1;
      unsigned DATLFT : 6;
      unsigned : 17;
    };
  };
} typeQUADSPI0_SPNDSTBITS;
sfr volatile typeQUADSPI0_SPNDSTBITS QUADSPI0_SPNDSTbits absolute 0x400DA168;

 typedef struct tagQUADSPI0_SPTRCLRBITS {
  union {
    struct {
      unsigned BFPTRC : 1;
      unsigned : 7;
      unsigned IPPTRC : 1;
      unsigned : 23;
    };
  };
} typeQUADSPI0_SPTRCLRBITS;
sfr volatile typeQUADSPI0_SPTRCLRBITS QUADSPI0_SPTRCLRbits absolute 0x400DA16C;

 typedef struct tagQUADSPI0_SFA1ADBITS {
  union {
    struct {
      unsigned : 10;
      unsigned TPADA1 : 22;
    };
  };
} typeQUADSPI0_SFA1ADBITS;
sfr volatile typeQUADSPI0_SFA1ADBITS QUADSPI0_SFA1ADbits absolute 0x400DA180;

 typedef struct tagQUADSPI0_SFA2ADBITS {
  union {
    struct {
      unsigned : 10;
      unsigned TPADA2 : 22;
    };
  };
} typeQUADSPI0_SFA2ADBITS;
sfr volatile typeQUADSPI0_SFA2ADBITS QUADSPI0_SFA2ADbits absolute 0x400DA184;

 typedef struct tagQUADSPI0_SFB1ADBITS {
  union {
    struct {
      unsigned : 10;
      unsigned TPADB1 : 22;
    };
  };
} typeQUADSPI0_SFB1ADBITS;
sfr volatile typeQUADSPI0_SFB1ADBITS QUADSPI0_SFB1ADbits absolute 0x400DA188;

 typedef struct tagQUADSPI0_SFB2ADBITS {
  union {
    struct {
      unsigned : 10;
      unsigned TPADB2 : 22;
    };
  };
} typeQUADSPI0_SFB2ADBITS;
sfr volatile typeQUADSPI0_SFB2ADBITS QUADSPI0_SFB2ADbits absolute 0x400DA18C;

 typedef struct tagQUADSPI0_DLPRBITS {
  union {
    struct {
      unsigned DLPV : 32;
    };
  };
} typeQUADSPI0_DLPRBITS;
sfr volatile typeQUADSPI0_DLPRBITS QUADSPI0_DLPRbits absolute 0x400DA190;

 typedef struct tagQUADSPI0_RBDR0BITS {
  union {
    struct {
      unsigned RXDATA : 32;
    };
  };
} typeQUADSPI0_RBDR0BITS;
sfr volatile typeQUADSPI0_RBDR0BITS QUADSPI0_RBDR0bits absolute 0x400DA200;

 typedef struct tagQUADSPI0_RBDR1BITS {
  union {
    struct {
      unsigned RXDATA : 32;
    };
  };
} typeQUADSPI0_RBDR1BITS;
sfr volatile typeQUADSPI0_RBDR1BITS QUADSPI0_RBDR1bits absolute 0x400DA204;

 typedef struct tagQUADSPI0_RBDR2BITS {
  union {
    struct {
      unsigned RXDATA : 32;
    };
  };
} typeQUADSPI0_RBDR2BITS;
sfr volatile typeQUADSPI0_RBDR2BITS QUADSPI0_RBDR2bits absolute 0x400DA208;

 typedef struct tagQUADSPI0_RBDR3BITS {
  union {
    struct {
      unsigned RXDATA : 32;
    };
  };
} typeQUADSPI0_RBDR3BITS;
sfr volatile typeQUADSPI0_RBDR3BITS QUADSPI0_RBDR3bits absolute 0x400DA20C;

 typedef struct tagQUADSPI0_RBDR4BITS {
  union {
    struct {
      unsigned RXDATA : 32;
    };
  };
} typeQUADSPI0_RBDR4BITS;
sfr volatile typeQUADSPI0_RBDR4BITS QUADSPI0_RBDR4bits absolute 0x400DA210;

 typedef struct tagQUADSPI0_RBDR5BITS {
  union {
    struct {
      unsigned RXDATA : 32;
    };
  };
} typeQUADSPI0_RBDR5BITS;
sfr volatile typeQUADSPI0_RBDR5BITS QUADSPI0_RBDR5bits absolute 0x400DA214;

 typedef struct tagQUADSPI0_RBDR6BITS {
  union {
    struct {
      unsigned RXDATA : 32;
    };
  };
} typeQUADSPI0_RBDR6BITS;
sfr volatile typeQUADSPI0_RBDR6BITS QUADSPI0_RBDR6bits absolute 0x400DA218;

 typedef struct tagQUADSPI0_RBDR7BITS {
  union {
    struct {
      unsigned RXDATA : 32;
    };
  };
} typeQUADSPI0_RBDR7BITS;
sfr volatile typeQUADSPI0_RBDR7BITS QUADSPI0_RBDR7bits absolute 0x400DA21C;

 typedef struct tagQUADSPI0_RBDR8BITS {
  union {
    struct {
      unsigned RXDATA : 32;
    };
  };
} typeQUADSPI0_RBDR8BITS;
sfr volatile typeQUADSPI0_RBDR8BITS QUADSPI0_RBDR8bits absolute 0x400DA220;

 typedef struct tagQUADSPI0_RBDR9BITS {
  union {
    struct {
      unsigned RXDATA : 32;
    };
  };
} typeQUADSPI0_RBDR9BITS;
sfr volatile typeQUADSPI0_RBDR9BITS QUADSPI0_RBDR9bits absolute 0x400DA224;

 typedef struct tagQUADSPI0_RBDR10BITS {
  union {
    struct {
      unsigned RXDATA : 32;
    };
  };
} typeQUADSPI0_RBDR10BITS;
sfr volatile typeQUADSPI0_RBDR10BITS QUADSPI0_RBDR10bits absolute 0x400DA228;

 typedef struct tagQUADSPI0_RBDR11BITS {
  union {
    struct {
      unsigned RXDATA : 32;
    };
  };
} typeQUADSPI0_RBDR11BITS;
sfr volatile typeQUADSPI0_RBDR11BITS QUADSPI0_RBDR11bits absolute 0x400DA22C;

 typedef struct tagQUADSPI0_RBDR12BITS {
  union {
    struct {
      unsigned RXDATA : 32;
    };
  };
} typeQUADSPI0_RBDR12BITS;
sfr volatile typeQUADSPI0_RBDR12BITS QUADSPI0_RBDR12bits absolute 0x400DA230;

 typedef struct tagQUADSPI0_RBDR13BITS {
  union {
    struct {
      unsigned RXDATA : 32;
    };
  };
} typeQUADSPI0_RBDR13BITS;
sfr volatile typeQUADSPI0_RBDR13BITS QUADSPI0_RBDR13bits absolute 0x400DA234;

 typedef struct tagQUADSPI0_RBDR14BITS {
  union {
    struct {
      unsigned RXDATA : 32;
    };
  };
} typeQUADSPI0_RBDR14BITS;
sfr volatile typeQUADSPI0_RBDR14BITS QUADSPI0_RBDR14bits absolute 0x400DA238;

 typedef struct tagQUADSPI0_RBDR15BITS {
  union {
    struct {
      unsigned RXDATA : 32;
    };
  };
} typeQUADSPI0_RBDR15BITS;
sfr volatile typeQUADSPI0_RBDR15BITS QUADSPI0_RBDR15bits absolute 0x400DA23C;

 typedef struct tagQUADSPI0_LUTKEYBITS {
  union {
    struct {
      unsigned KEY : 32;
    };
  };
} typeQUADSPI0_LUTKEYBITS;
sfr volatile typeQUADSPI0_LUTKEYBITS QUADSPI0_LUTKEYbits absolute 0x400DA300;

 typedef struct tagQUADSPI0_LCKCRBITS {
  union {
    struct {
      unsigned LOCK_ : 1;
      unsigned UNLOCK_ : 1;
      unsigned : 30;
    };
  };
} typeQUADSPI0_LCKCRBITS;
sfr volatile typeQUADSPI0_LCKCRBITS QUADSPI0_LCKCRbits absolute 0x400DA304;

 typedef struct tagQUADSPI0_LUT0BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT0BITS;
sfr volatile typeQUADSPI0_LUT0BITS QUADSPI0_LUT0bits absolute 0x400DA310;

 typedef struct tagQUADSPI0_LUT1BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT1BITS;
sfr volatile typeQUADSPI0_LUT1BITS QUADSPI0_LUT1bits absolute 0x400DA314;

 typedef struct tagQUADSPI0_LUT2BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT2BITS;
sfr volatile typeQUADSPI0_LUT2BITS QUADSPI0_LUT2bits absolute 0x400DA318;

 typedef struct tagQUADSPI0_LUT3BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT3BITS;
sfr volatile typeQUADSPI0_LUT3BITS QUADSPI0_LUT3bits absolute 0x400DA31C;

 typedef struct tagQUADSPI0_LUT4BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT4BITS;
sfr volatile typeQUADSPI0_LUT4BITS QUADSPI0_LUT4bits absolute 0x400DA320;

 typedef struct tagQUADSPI0_LUT5BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT5BITS;
sfr volatile typeQUADSPI0_LUT5BITS QUADSPI0_LUT5bits absolute 0x400DA324;

 typedef struct tagQUADSPI0_LUT6BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT6BITS;
sfr volatile typeQUADSPI0_LUT6BITS QUADSPI0_LUT6bits absolute 0x400DA328;

 typedef struct tagQUADSPI0_LUT7BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT7BITS;
sfr volatile typeQUADSPI0_LUT7BITS QUADSPI0_LUT7bits absolute 0x400DA32C;

 typedef struct tagQUADSPI0_LUT8BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT8BITS;
sfr volatile typeQUADSPI0_LUT8BITS QUADSPI0_LUT8bits absolute 0x400DA330;

 typedef struct tagQUADSPI0_LUT9BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT9BITS;
sfr volatile typeQUADSPI0_LUT9BITS QUADSPI0_LUT9bits absolute 0x400DA334;

 typedef struct tagQUADSPI0_LUT10BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT10BITS;
sfr volatile typeQUADSPI0_LUT10BITS QUADSPI0_LUT10bits absolute 0x400DA338;

 typedef struct tagQUADSPI0_LUT11BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT11BITS;
sfr volatile typeQUADSPI0_LUT11BITS QUADSPI0_LUT11bits absolute 0x400DA33C;

 typedef struct tagQUADSPI0_LUT12BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT12BITS;
sfr volatile typeQUADSPI0_LUT12BITS QUADSPI0_LUT12bits absolute 0x400DA340;

 typedef struct tagQUADSPI0_LUT13BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT13BITS;
sfr volatile typeQUADSPI0_LUT13BITS QUADSPI0_LUT13bits absolute 0x400DA344;

 typedef struct tagQUADSPI0_LUT14BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT14BITS;
sfr volatile typeQUADSPI0_LUT14BITS QUADSPI0_LUT14bits absolute 0x400DA348;

 typedef struct tagQUADSPI0_LUT15BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT15BITS;
sfr volatile typeQUADSPI0_LUT15BITS QUADSPI0_LUT15bits absolute 0x400DA34C;

 typedef struct tagQUADSPI0_LUT16BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT16BITS;
sfr volatile typeQUADSPI0_LUT16BITS QUADSPI0_LUT16bits absolute 0x400DA350;

 typedef struct tagQUADSPI0_LUT17BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT17BITS;
sfr volatile typeQUADSPI0_LUT17BITS QUADSPI0_LUT17bits absolute 0x400DA354;

 typedef struct tagQUADSPI0_LUT18BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT18BITS;
sfr volatile typeQUADSPI0_LUT18BITS QUADSPI0_LUT18bits absolute 0x400DA358;

 typedef struct tagQUADSPI0_LUT19BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT19BITS;
sfr volatile typeQUADSPI0_LUT19BITS QUADSPI0_LUT19bits absolute 0x400DA35C;

 typedef struct tagQUADSPI0_LUT20BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT20BITS;
sfr volatile typeQUADSPI0_LUT20BITS QUADSPI0_LUT20bits absolute 0x400DA360;

 typedef struct tagQUADSPI0_LUT21BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT21BITS;
sfr volatile typeQUADSPI0_LUT21BITS QUADSPI0_LUT21bits absolute 0x400DA364;

 typedef struct tagQUADSPI0_LUT22BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT22BITS;
sfr volatile typeQUADSPI0_LUT22BITS QUADSPI0_LUT22bits absolute 0x400DA368;

 typedef struct tagQUADSPI0_LUT23BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT23BITS;
sfr volatile typeQUADSPI0_LUT23BITS QUADSPI0_LUT23bits absolute 0x400DA36C;

 typedef struct tagQUADSPI0_LUT24BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT24BITS;
sfr volatile typeQUADSPI0_LUT24BITS QUADSPI0_LUT24bits absolute 0x400DA370;

 typedef struct tagQUADSPI0_LUT25BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT25BITS;
sfr volatile typeQUADSPI0_LUT25BITS QUADSPI0_LUT25bits absolute 0x400DA374;

 typedef struct tagQUADSPI0_LUT26BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT26BITS;
sfr volatile typeQUADSPI0_LUT26BITS QUADSPI0_LUT26bits absolute 0x400DA378;

 typedef struct tagQUADSPI0_LUT27BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT27BITS;
sfr volatile typeQUADSPI0_LUT27BITS QUADSPI0_LUT27bits absolute 0x400DA37C;

 typedef struct tagQUADSPI0_LUT28BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT28BITS;
sfr volatile typeQUADSPI0_LUT28BITS QUADSPI0_LUT28bits absolute 0x400DA380;

 typedef struct tagQUADSPI0_LUT29BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT29BITS;
sfr volatile typeQUADSPI0_LUT29BITS QUADSPI0_LUT29bits absolute 0x400DA384;

 typedef struct tagQUADSPI0_LUT30BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT30BITS;
sfr volatile typeQUADSPI0_LUT30BITS QUADSPI0_LUT30bits absolute 0x400DA388;

 typedef struct tagQUADSPI0_LUT31BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT31BITS;
sfr volatile typeQUADSPI0_LUT31BITS QUADSPI0_LUT31bits absolute 0x400DA38C;

 typedef struct tagQUADSPI0_LUT32BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT32BITS;
sfr volatile typeQUADSPI0_LUT32BITS QUADSPI0_LUT32bits absolute 0x400DA390;

 typedef struct tagQUADSPI0_LUT33BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT33BITS;
sfr volatile typeQUADSPI0_LUT33BITS QUADSPI0_LUT33bits absolute 0x400DA394;

 typedef struct tagQUADSPI0_LUT34BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT34BITS;
sfr volatile typeQUADSPI0_LUT34BITS QUADSPI0_LUT34bits absolute 0x400DA398;

 typedef struct tagQUADSPI0_LUT35BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT35BITS;
sfr volatile typeQUADSPI0_LUT35BITS QUADSPI0_LUT35bits absolute 0x400DA39C;

 typedef struct tagQUADSPI0_LUT36BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT36BITS;
sfr volatile typeQUADSPI0_LUT36BITS QUADSPI0_LUT36bits absolute 0x400DA3A0;

 typedef struct tagQUADSPI0_LUT37BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT37BITS;
sfr volatile typeQUADSPI0_LUT37BITS QUADSPI0_LUT37bits absolute 0x400DA3A4;

 typedef struct tagQUADSPI0_LUT38BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT38BITS;
sfr volatile typeQUADSPI0_LUT38BITS QUADSPI0_LUT38bits absolute 0x400DA3A8;

 typedef struct tagQUADSPI0_LUT39BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT39BITS;
sfr volatile typeQUADSPI0_LUT39BITS QUADSPI0_LUT39bits absolute 0x400DA3AC;

 typedef struct tagQUADSPI0_LUT40BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT40BITS;
sfr volatile typeQUADSPI0_LUT40BITS QUADSPI0_LUT40bits absolute 0x400DA3B0;

 typedef struct tagQUADSPI0_LUT41BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT41BITS;
sfr volatile typeQUADSPI0_LUT41BITS QUADSPI0_LUT41bits absolute 0x400DA3B4;

 typedef struct tagQUADSPI0_LUT42BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT42BITS;
sfr volatile typeQUADSPI0_LUT42BITS QUADSPI0_LUT42bits absolute 0x400DA3B8;

 typedef struct tagQUADSPI0_LUT43BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT43BITS;
sfr volatile typeQUADSPI0_LUT43BITS QUADSPI0_LUT43bits absolute 0x400DA3BC;

 typedef struct tagQUADSPI0_LUT44BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT44BITS;
sfr volatile typeQUADSPI0_LUT44BITS QUADSPI0_LUT44bits absolute 0x400DA3C0;

 typedef struct tagQUADSPI0_LUT45BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT45BITS;
sfr volatile typeQUADSPI0_LUT45BITS QUADSPI0_LUT45bits absolute 0x400DA3C4;

 typedef struct tagQUADSPI0_LUT46BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT46BITS;
sfr volatile typeQUADSPI0_LUT46BITS QUADSPI0_LUT46bits absolute 0x400DA3C8;

 typedef struct tagQUADSPI0_LUT47BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT47BITS;
sfr volatile typeQUADSPI0_LUT47BITS QUADSPI0_LUT47bits absolute 0x400DA3CC;

 typedef struct tagQUADSPI0_LUT48BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT48BITS;
sfr volatile typeQUADSPI0_LUT48BITS QUADSPI0_LUT48bits absolute 0x400DA3D0;

 typedef struct tagQUADSPI0_LUT49BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT49BITS;
sfr volatile typeQUADSPI0_LUT49BITS QUADSPI0_LUT49bits absolute 0x400DA3D4;

 typedef struct tagQUADSPI0_LUT50BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT50BITS;
sfr volatile typeQUADSPI0_LUT50BITS QUADSPI0_LUT50bits absolute 0x400DA3D8;

 typedef struct tagQUADSPI0_LUT51BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT51BITS;
sfr volatile typeQUADSPI0_LUT51BITS QUADSPI0_LUT51bits absolute 0x400DA3DC;

 typedef struct tagQUADSPI0_LUT52BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT52BITS;
sfr volatile typeQUADSPI0_LUT52BITS QUADSPI0_LUT52bits absolute 0x400DA3E0;

 typedef struct tagQUADSPI0_LUT53BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT53BITS;
sfr volatile typeQUADSPI0_LUT53BITS QUADSPI0_LUT53bits absolute 0x400DA3E4;

 typedef struct tagQUADSPI0_LUT54BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT54BITS;
sfr volatile typeQUADSPI0_LUT54BITS QUADSPI0_LUT54bits absolute 0x400DA3E8;

 typedef struct tagQUADSPI0_LUT55BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT55BITS;
sfr volatile typeQUADSPI0_LUT55BITS QUADSPI0_LUT55bits absolute 0x400DA3EC;

 typedef struct tagQUADSPI0_LUT56BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT56BITS;
sfr volatile typeQUADSPI0_LUT56BITS QUADSPI0_LUT56bits absolute 0x400DA3F0;

 typedef struct tagQUADSPI0_LUT57BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT57BITS;
sfr volatile typeQUADSPI0_LUT57BITS QUADSPI0_LUT57bits absolute 0x400DA3F4;

 typedef struct tagQUADSPI0_LUT58BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT58BITS;
sfr volatile typeQUADSPI0_LUT58BITS QUADSPI0_LUT58bits absolute 0x400DA3F8;

 typedef struct tagQUADSPI0_LUT59BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT59BITS;
sfr volatile typeQUADSPI0_LUT59BITS QUADSPI0_LUT59bits absolute 0x400DA3FC;

 typedef struct tagQUADSPI0_LUT60BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT60BITS;
sfr volatile typeQUADSPI0_LUT60BITS QUADSPI0_LUT60bits absolute 0x400DA400;

 typedef struct tagQUADSPI0_LUT61BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT61BITS;
sfr volatile typeQUADSPI0_LUT61BITS QUADSPI0_LUT61bits absolute 0x400DA404;

 typedef struct tagQUADSPI0_LUT62BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT62BITS;
sfr volatile typeQUADSPI0_LUT62BITS QUADSPI0_LUT62bits absolute 0x400DA408;

 typedef struct tagQUADSPI0_LUT63BITS {
  union {
    struct {
      unsigned OPRND0 : 8;
      unsigned PAD0 : 2;
      unsigned INSTR0 : 6;
      unsigned OPRND1 : 8;
      unsigned PAD1 : 2;
      unsigned INSTR1 : 6;
    };
  };
} typeQUADSPI0_LUT63BITS;
sfr volatile typeQUADSPI0_LUT63BITS QUADSPI0_LUT63bits absolute 0x400DA40C;

 typedef struct tagFLEXIO0_VERIDBITS {
  union {
    struct {
      unsigned FEATURE : 16;
      unsigned MINOR : 8;
      unsigned MAJOR : 8;
    };
  };
} typeFLEXIO0_VERIDBITS;
sfr volatile typeFLEXIO0_VERIDBITS FLEXIO0_VERIDbits absolute 0x400DF000;

 typedef struct tagFLEXIO0_PARAMBITS {
  union {
    struct {
      unsigned SHIFTER : 8;
      unsigned TIMER : 8;
      unsigned PIN : 8;
      unsigned TRIGGER : 8;
    };
  };
} typeFLEXIO0_PARAMBITS;
sfr volatile typeFLEXIO0_PARAMBITS FLEXIO0_PARAMbits absolute 0x400DF004;

 typedef struct tagFLEXIO0_CTRLBITS {
  union {
    struct {
      unsigned FLEXEN : 1;
      unsigned SWRST : 1;
      unsigned FASTACC : 1;
      unsigned : 27;
      unsigned DBGE : 1;
      unsigned DOZEN : 1;
    };
  };
} typeFLEXIO0_CTRLBITS;
sfr volatile typeFLEXIO0_CTRLBITS FLEXIO0_CTRLbits absolute 0x400DF008;

 typedef struct tagFLEXIO0_PINBITS {
  union {
    struct {
      unsigned PDI : 32;
    };
  };
} typeFLEXIO0_PINBITS;
sfr volatile typeFLEXIO0_PINBITS FLEXIO0_PINbits absolute 0x400DF00C;

 typedef struct tagFLEXIO0_SHIFTSTATBITS {
  union {
    struct {
      unsigned SSF : 8;
      unsigned : 24;
    };
  };
} typeFLEXIO0_SHIFTSTATBITS;
sfr volatile typeFLEXIO0_SHIFTSTATBITS FLEXIO0_SHIFTSTATbits absolute 0x400DF010;

 typedef struct tagFLEXIO0_SHIFTERRBITS {
  union {
    struct {
      unsigned SEF : 8;
      unsigned : 24;
    };
  };
} typeFLEXIO0_SHIFTERRBITS;
sfr volatile typeFLEXIO0_SHIFTERRBITS FLEXIO0_SHIFTERRbits absolute 0x400DF014;

 typedef struct tagFLEXIO0_TIMSTATBITS {
  union {
    struct {
      unsigned TSF : 8;
      unsigned : 24;
    };
  };
} typeFLEXIO0_TIMSTATBITS;
sfr volatile typeFLEXIO0_TIMSTATBITS FLEXIO0_TIMSTATbits absolute 0x400DF018;

 typedef struct tagFLEXIO0_SHIFTSIENBITS {
  union {
    struct {
      unsigned SSIE : 8;
      unsigned : 24;
    };
  };
} typeFLEXIO0_SHIFTSIENBITS;
sfr volatile typeFLEXIO0_SHIFTSIENBITS FLEXIO0_SHIFTSIENbits absolute 0x400DF020;

 typedef struct tagFLEXIO0_SHIFTEIENBITS {
  union {
    struct {
      unsigned SEIE : 8;
      unsigned : 24;
    };
  };
} typeFLEXIO0_SHIFTEIENBITS;
sfr volatile typeFLEXIO0_SHIFTEIENBITS FLEXIO0_SHIFTEIENbits absolute 0x400DF024;

 typedef struct tagFLEXIO0_TIMIENBITS {
  union {
    struct {
      unsigned TEIE : 8;
      unsigned : 24;
    };
  };
} typeFLEXIO0_TIMIENBITS;
sfr volatile typeFLEXIO0_TIMIENBITS FLEXIO0_TIMIENbits absolute 0x400DF028;

 typedef struct tagFLEXIO0_SHIFTSDENBITS {
  union {
    struct {
      unsigned SSDE : 8;
      unsigned : 24;
    };
  };
} typeFLEXIO0_SHIFTSDENBITS;
sfr volatile typeFLEXIO0_SHIFTSDENBITS FLEXIO0_SHIFTSDENbits absolute 0x400DF030;

 typedef struct tagFLEXIO0_SHIFTSTATEBITS {
  union {
    struct {
      unsigned STATE : 3;
      unsigned : 29;
    };
  };
} typeFLEXIO0_SHIFTSTATEBITS;
sfr volatile typeFLEXIO0_SHIFTSTATEBITS FLEXIO0_SHIFTSTATEbits absolute 0x400DF040;

 typedef struct tagFLEXIO0_SHIFTCTL0BITS {
  union {
    struct {
      unsigned SMOD : 3;
      unsigned : 4;
      unsigned PINPOL : 1;
      unsigned PINSEL : 5;
      unsigned : 3;
      unsigned PINCFG : 2;
      unsigned : 5;
      unsigned TIMPOL : 1;
      unsigned TIMSEL : 3;
      unsigned : 5;
    };
  };
} typeFLEXIO0_SHIFTCTL0BITS;
sfr volatile typeFLEXIO0_SHIFTCTL0BITS FLEXIO0_SHIFTCTL0bits absolute 0x400DF080;

 typedef struct tagFLEXIO0_SHIFTCTL1BITS {
  union {
    struct {
      unsigned SMOD : 3;
      unsigned : 4;
      unsigned PINPOL : 1;
      unsigned PINSEL : 5;
      unsigned : 3;
      unsigned PINCFG : 2;
      unsigned : 5;
      unsigned TIMPOL : 1;
      unsigned TIMSEL : 3;
      unsigned : 5;
    };
  };
} typeFLEXIO0_SHIFTCTL1BITS;
sfr volatile typeFLEXIO0_SHIFTCTL1BITS FLEXIO0_SHIFTCTL1bits absolute 0x400DF084;

 typedef struct tagFLEXIO0_SHIFTCTL2BITS {
  union {
    struct {
      unsigned SMOD : 3;
      unsigned : 4;
      unsigned PINPOL : 1;
      unsigned PINSEL : 5;
      unsigned : 3;
      unsigned PINCFG : 2;
      unsigned : 5;
      unsigned TIMPOL : 1;
      unsigned TIMSEL : 3;
      unsigned : 5;
    };
  };
} typeFLEXIO0_SHIFTCTL2BITS;
sfr volatile typeFLEXIO0_SHIFTCTL2BITS FLEXIO0_SHIFTCTL2bits absolute 0x400DF088;

 typedef struct tagFLEXIO0_SHIFTCTL3BITS {
  union {
    struct {
      unsigned SMOD : 3;
      unsigned : 4;
      unsigned PINPOL : 1;
      unsigned PINSEL : 5;
      unsigned : 3;
      unsigned PINCFG : 2;
      unsigned : 5;
      unsigned TIMPOL : 1;
      unsigned TIMSEL : 3;
      unsigned : 5;
    };
  };
} typeFLEXIO0_SHIFTCTL3BITS;
sfr volatile typeFLEXIO0_SHIFTCTL3BITS FLEXIO0_SHIFTCTL3bits absolute 0x400DF08C;

 typedef struct tagFLEXIO0_SHIFTCTL4BITS {
  union {
    struct {
      unsigned SMOD : 3;
      unsigned : 4;
      unsigned PINPOL : 1;
      unsigned PINSEL : 5;
      unsigned : 3;
      unsigned PINCFG : 2;
      unsigned : 5;
      unsigned TIMPOL : 1;
      unsigned TIMSEL : 3;
      unsigned : 5;
    };
  };
} typeFLEXIO0_SHIFTCTL4BITS;
sfr volatile typeFLEXIO0_SHIFTCTL4BITS FLEXIO0_SHIFTCTL4bits absolute 0x400DF090;

 typedef struct tagFLEXIO0_SHIFTCTL5BITS {
  union {
    struct {
      unsigned SMOD : 3;
      unsigned : 4;
      unsigned PINPOL : 1;
      unsigned PINSEL : 5;
      unsigned : 3;
      unsigned PINCFG : 2;
      unsigned : 5;
      unsigned TIMPOL : 1;
      unsigned TIMSEL : 3;
      unsigned : 5;
    };
  };
} typeFLEXIO0_SHIFTCTL5BITS;
sfr volatile typeFLEXIO0_SHIFTCTL5BITS FLEXIO0_SHIFTCTL5bits absolute 0x400DF094;

 typedef struct tagFLEXIO0_SHIFTCTL6BITS {
  union {
    struct {
      unsigned SMOD : 3;
      unsigned : 4;
      unsigned PINPOL : 1;
      unsigned PINSEL : 5;
      unsigned : 3;
      unsigned PINCFG : 2;
      unsigned : 5;
      unsigned TIMPOL : 1;
      unsigned TIMSEL : 3;
      unsigned : 5;
    };
  };
} typeFLEXIO0_SHIFTCTL6BITS;
sfr volatile typeFLEXIO0_SHIFTCTL6BITS FLEXIO0_SHIFTCTL6bits absolute 0x400DF098;

 typedef struct tagFLEXIO0_SHIFTCTL7BITS {
  union {
    struct {
      unsigned SMOD : 3;
      unsigned : 4;
      unsigned PINPOL : 1;
      unsigned PINSEL : 5;
      unsigned : 3;
      unsigned PINCFG : 2;
      unsigned : 5;
      unsigned TIMPOL : 1;
      unsigned TIMSEL : 3;
      unsigned : 5;
    };
  };
} typeFLEXIO0_SHIFTCTL7BITS;
sfr volatile typeFLEXIO0_SHIFTCTL7BITS FLEXIO0_SHIFTCTL7bits absolute 0x400DF09C;

 typedef struct tagFLEXIO0_SHIFTCFG0BITS {
  union {
    struct {
      unsigned SSTART : 2;
      unsigned : 2;
      unsigned SSTOP : 2;
      unsigned : 2;
      unsigned INSRC : 1;
      unsigned : 7;
      unsigned PWIDTH : 5;
      unsigned : 11;
    };
  };
} typeFLEXIO0_SHIFTCFG0BITS;
sfr volatile typeFLEXIO0_SHIFTCFG0BITS FLEXIO0_SHIFTCFG0bits absolute 0x400DF100;

 typedef struct tagFLEXIO0_SHIFTCFG1BITS {
  union {
    struct {
      unsigned SSTART : 2;
      unsigned : 2;
      unsigned SSTOP : 2;
      unsigned : 2;
      unsigned INSRC : 1;
      unsigned : 7;
      unsigned PWIDTH : 5;
      unsigned : 11;
    };
  };
} typeFLEXIO0_SHIFTCFG1BITS;
sfr volatile typeFLEXIO0_SHIFTCFG1BITS FLEXIO0_SHIFTCFG1bits absolute 0x400DF104;

 typedef struct tagFLEXIO0_SHIFTCFG2BITS {
  union {
    struct {
      unsigned SSTART : 2;
      unsigned : 2;
      unsigned SSTOP : 2;
      unsigned : 2;
      unsigned INSRC : 1;
      unsigned : 7;
      unsigned PWIDTH : 5;
      unsigned : 11;
    };
  };
} typeFLEXIO0_SHIFTCFG2BITS;
sfr volatile typeFLEXIO0_SHIFTCFG2BITS FLEXIO0_SHIFTCFG2bits absolute 0x400DF108;

 typedef struct tagFLEXIO0_SHIFTCFG3BITS {
  union {
    struct {
      unsigned SSTART : 2;
      unsigned : 2;
      unsigned SSTOP : 2;
      unsigned : 2;
      unsigned INSRC : 1;
      unsigned : 7;
      unsigned PWIDTH : 5;
      unsigned : 11;
    };
  };
} typeFLEXIO0_SHIFTCFG3BITS;
sfr volatile typeFLEXIO0_SHIFTCFG3BITS FLEXIO0_SHIFTCFG3bits absolute 0x400DF10C;

 typedef struct tagFLEXIO0_SHIFTCFG4BITS {
  union {
    struct {
      unsigned SSTART : 2;
      unsigned : 2;
      unsigned SSTOP : 2;
      unsigned : 2;
      unsigned INSRC : 1;
      unsigned : 7;
      unsigned PWIDTH : 5;
      unsigned : 11;
    };
  };
} typeFLEXIO0_SHIFTCFG4BITS;
sfr volatile typeFLEXIO0_SHIFTCFG4BITS FLEXIO0_SHIFTCFG4bits absolute 0x400DF110;

 typedef struct tagFLEXIO0_SHIFTCFG5BITS {
  union {
    struct {
      unsigned SSTART : 2;
      unsigned : 2;
      unsigned SSTOP : 2;
      unsigned : 2;
      unsigned INSRC : 1;
      unsigned : 7;
      unsigned PWIDTH : 5;
      unsigned : 11;
    };
  };
} typeFLEXIO0_SHIFTCFG5BITS;
sfr volatile typeFLEXIO0_SHIFTCFG5BITS FLEXIO0_SHIFTCFG5bits absolute 0x400DF114;

 typedef struct tagFLEXIO0_SHIFTCFG6BITS {
  union {
    struct {
      unsigned SSTART : 2;
      unsigned : 2;
      unsigned SSTOP : 2;
      unsigned : 2;
      unsigned INSRC : 1;
      unsigned : 7;
      unsigned PWIDTH : 5;
      unsigned : 11;
    };
  };
} typeFLEXIO0_SHIFTCFG6BITS;
sfr volatile typeFLEXIO0_SHIFTCFG6BITS FLEXIO0_SHIFTCFG6bits absolute 0x400DF118;

 typedef struct tagFLEXIO0_SHIFTCFG7BITS {
  union {
    struct {
      unsigned SSTART : 2;
      unsigned : 2;
      unsigned SSTOP : 2;
      unsigned : 2;
      unsigned INSRC : 1;
      unsigned : 7;
      unsigned PWIDTH : 5;
      unsigned : 11;
    };
  };
} typeFLEXIO0_SHIFTCFG7BITS;
sfr volatile typeFLEXIO0_SHIFTCFG7BITS FLEXIO0_SHIFTCFG7bits absolute 0x400DF11C;

 typedef struct tagFLEXIO0_SHIFTBUF0BITS {
  union {
    struct {
      unsigned SHIFTBUF : 32;
    };
  };
} typeFLEXIO0_SHIFTBUF0BITS;
sfr volatile typeFLEXIO0_SHIFTBUF0BITS FLEXIO0_SHIFTBUF0bits absolute 0x400DF200;

 typedef struct tagFLEXIO0_SHIFTBUF1BITS {
  union {
    struct {
      unsigned SHIFTBUF : 32;
    };
  };
} typeFLEXIO0_SHIFTBUF1BITS;
sfr volatile typeFLEXIO0_SHIFTBUF1BITS FLEXIO0_SHIFTBUF1bits absolute 0x400DF204;

 typedef struct tagFLEXIO0_SHIFTBUF2BITS {
  union {
    struct {
      unsigned SHIFTBUF : 32;
    };
  };
} typeFLEXIO0_SHIFTBUF2BITS;
sfr volatile typeFLEXIO0_SHIFTBUF2BITS FLEXIO0_SHIFTBUF2bits absolute 0x400DF208;

 typedef struct tagFLEXIO0_SHIFTBUF3BITS {
  union {
    struct {
      unsigned SHIFTBUF : 32;
    };
  };
} typeFLEXIO0_SHIFTBUF3BITS;
sfr volatile typeFLEXIO0_SHIFTBUF3BITS FLEXIO0_SHIFTBUF3bits absolute 0x400DF20C;

 typedef struct tagFLEXIO0_SHIFTBUF4BITS {
  union {
    struct {
      unsigned SHIFTBUF : 32;
    };
  };
} typeFLEXIO0_SHIFTBUF4BITS;
sfr volatile typeFLEXIO0_SHIFTBUF4BITS FLEXIO0_SHIFTBUF4bits absolute 0x400DF210;

 typedef struct tagFLEXIO0_SHIFTBUF5BITS {
  union {
    struct {
      unsigned SHIFTBUF : 32;
    };
  };
} typeFLEXIO0_SHIFTBUF5BITS;
sfr volatile typeFLEXIO0_SHIFTBUF5BITS FLEXIO0_SHIFTBUF5bits absolute 0x400DF214;

 typedef struct tagFLEXIO0_SHIFTBUF6BITS {
  union {
    struct {
      unsigned SHIFTBUF : 32;
    };
  };
} typeFLEXIO0_SHIFTBUF6BITS;
sfr volatile typeFLEXIO0_SHIFTBUF6BITS FLEXIO0_SHIFTBUF6bits absolute 0x400DF218;

 typedef struct tagFLEXIO0_SHIFTBUF7BITS {
  union {
    struct {
      unsigned SHIFTBUF : 32;
    };
  };
} typeFLEXIO0_SHIFTBUF7BITS;
sfr volatile typeFLEXIO0_SHIFTBUF7BITS FLEXIO0_SHIFTBUF7bits absolute 0x400DF21C;

 typedef struct tagFLEXIO0_SHIFTBUFBIS0BITS {
  union {
    struct {
      unsigned SHIFTBUFBIS : 32;
    };
  };
} typeFLEXIO0_SHIFTBUFBIS0BITS;
sfr volatile typeFLEXIO0_SHIFTBUFBIS0BITS FLEXIO0_SHIFTBUFBIS0bits absolute 0x400DF280;

 typedef struct tagFLEXIO0_SHIFTBUFBIS1BITS {
  union {
    struct {
      unsigned SHIFTBUFBIS : 32;
    };
  };
} typeFLEXIO0_SHIFTBUFBIS1BITS;
sfr volatile typeFLEXIO0_SHIFTBUFBIS1BITS FLEXIO0_SHIFTBUFBIS1bits absolute 0x400DF284;

 typedef struct tagFLEXIO0_SHIFTBUFBIS2BITS {
  union {
    struct {
      unsigned SHIFTBUFBIS : 32;
    };
  };
} typeFLEXIO0_SHIFTBUFBIS2BITS;
sfr volatile typeFLEXIO0_SHIFTBUFBIS2BITS FLEXIO0_SHIFTBUFBIS2bits absolute 0x400DF288;

 typedef struct tagFLEXIO0_SHIFTBUFBIS3BITS {
  union {
    struct {
      unsigned SHIFTBUFBIS : 32;
    };
  };
} typeFLEXIO0_SHIFTBUFBIS3BITS;
sfr volatile typeFLEXIO0_SHIFTBUFBIS3BITS FLEXIO0_SHIFTBUFBIS3bits absolute 0x400DF28C;

 typedef struct tagFLEXIO0_SHIFTBUFBIS4BITS {
  union {
    struct {
      unsigned SHIFTBUFBIS : 32;
    };
  };
} typeFLEXIO0_SHIFTBUFBIS4BITS;
sfr volatile typeFLEXIO0_SHIFTBUFBIS4BITS FLEXIO0_SHIFTBUFBIS4bits absolute 0x400DF290;

 typedef struct tagFLEXIO0_SHIFTBUFBIS5BITS {
  union {
    struct {
      unsigned SHIFTBUFBIS : 32;
    };
  };
} typeFLEXIO0_SHIFTBUFBIS5BITS;
sfr volatile typeFLEXIO0_SHIFTBUFBIS5BITS FLEXIO0_SHIFTBUFBIS5bits absolute 0x400DF294;

 typedef struct tagFLEXIO0_SHIFTBUFBIS6BITS {
  union {
    struct {
      unsigned SHIFTBUFBIS : 32;
    };
  };
} typeFLEXIO0_SHIFTBUFBIS6BITS;
sfr volatile typeFLEXIO0_SHIFTBUFBIS6BITS FLEXIO0_SHIFTBUFBIS6bits absolute 0x400DF298;

 typedef struct tagFLEXIO0_SHIFTBUFBIS7BITS {
  union {
    struct {
      unsigned SHIFTBUFBIS : 32;
    };
  };
} typeFLEXIO0_SHIFTBUFBIS7BITS;
sfr volatile typeFLEXIO0_SHIFTBUFBIS7BITS FLEXIO0_SHIFTBUFBIS7bits absolute 0x400DF29C;

 typedef struct tagFLEXIO0_SHIFTBUFBYS0BITS {
  union {
    struct {
      unsigned SHIFTBUFBYS : 32;
    };
  };
} typeFLEXIO0_SHIFTBUFBYS0BITS;
sfr volatile typeFLEXIO0_SHIFTBUFBYS0BITS FLEXIO0_SHIFTBUFBYS0bits absolute 0x400DF300;

 typedef struct tagFLEXIO0_SHIFTBUFBYS1BITS {
  union {
    struct {
      unsigned SHIFTBUFBYS : 32;
    };
  };
} typeFLEXIO0_SHIFTBUFBYS1BITS;
sfr volatile typeFLEXIO0_SHIFTBUFBYS1BITS FLEXIO0_SHIFTBUFBYS1bits absolute 0x400DF304;

 typedef struct tagFLEXIO0_SHIFTBUFBYS2BITS {
  union {
    struct {
      unsigned SHIFTBUFBYS : 32;
    };
  };
} typeFLEXIO0_SHIFTBUFBYS2BITS;
sfr volatile typeFLEXIO0_SHIFTBUFBYS2BITS FLEXIO0_SHIFTBUFBYS2bits absolute 0x400DF308;

 typedef struct tagFLEXIO0_SHIFTBUFBYS3BITS {
  union {
    struct {
      unsigned SHIFTBUFBYS : 32;
    };
  };
} typeFLEXIO0_SHIFTBUFBYS3BITS;
sfr volatile typeFLEXIO0_SHIFTBUFBYS3BITS FLEXIO0_SHIFTBUFBYS3bits absolute 0x400DF30C;

 typedef struct tagFLEXIO0_SHIFTBUFBYS4BITS {
  union {
    struct {
      unsigned SHIFTBUFBYS : 32;
    };
  };
} typeFLEXIO0_SHIFTBUFBYS4BITS;
sfr volatile typeFLEXIO0_SHIFTBUFBYS4BITS FLEXIO0_SHIFTBUFBYS4bits absolute 0x400DF310;

 typedef struct tagFLEXIO0_SHIFTBUFBYS5BITS {
  union {
    struct {
      unsigned SHIFTBUFBYS : 32;
    };
  };
} typeFLEXIO0_SHIFTBUFBYS5BITS;
sfr volatile typeFLEXIO0_SHIFTBUFBYS5BITS FLEXIO0_SHIFTBUFBYS5bits absolute 0x400DF314;

 typedef struct tagFLEXIO0_SHIFTBUFBYS6BITS {
  union {
    struct {
      unsigned SHIFTBUFBYS : 32;
    };
  };
} typeFLEXIO0_SHIFTBUFBYS6BITS;
sfr volatile typeFLEXIO0_SHIFTBUFBYS6BITS FLEXIO0_SHIFTBUFBYS6bits absolute 0x400DF318;

 typedef struct tagFLEXIO0_SHIFTBUFBYS7BITS {
  union {
    struct {
      unsigned SHIFTBUFBYS : 32;
    };
  };
} typeFLEXIO0_SHIFTBUFBYS7BITS;
sfr volatile typeFLEXIO0_SHIFTBUFBYS7BITS FLEXIO0_SHIFTBUFBYS7bits absolute 0x400DF31C;

 typedef struct tagFLEXIO0_SHIFTBUFBBS0BITS {
  union {
    struct {
      unsigned SHIFTBUFBBS : 32;
    };
  };
} typeFLEXIO0_SHIFTBUFBBS0BITS;
sfr volatile typeFLEXIO0_SHIFTBUFBBS0BITS FLEXIO0_SHIFTBUFBBS0bits absolute 0x400DF380;

 typedef struct tagFLEXIO0_SHIFTBUFBBS1BITS {
  union {
    struct {
      unsigned SHIFTBUFBBS : 32;
    };
  };
} typeFLEXIO0_SHIFTBUFBBS1BITS;
sfr volatile typeFLEXIO0_SHIFTBUFBBS1BITS FLEXIO0_SHIFTBUFBBS1bits absolute 0x400DF384;

 typedef struct tagFLEXIO0_SHIFTBUFBBS2BITS {
  union {
    struct {
      unsigned SHIFTBUFBBS : 32;
    };
  };
} typeFLEXIO0_SHIFTBUFBBS2BITS;
sfr volatile typeFLEXIO0_SHIFTBUFBBS2BITS FLEXIO0_SHIFTBUFBBS2bits absolute 0x400DF388;

 typedef struct tagFLEXIO0_SHIFTBUFBBS3BITS {
  union {
    struct {
      unsigned SHIFTBUFBBS : 32;
    };
  };
} typeFLEXIO0_SHIFTBUFBBS3BITS;
sfr volatile typeFLEXIO0_SHIFTBUFBBS3BITS FLEXIO0_SHIFTBUFBBS3bits absolute 0x400DF38C;

 typedef struct tagFLEXIO0_SHIFTBUFBBS4BITS {
  union {
    struct {
      unsigned SHIFTBUFBBS : 32;
    };
  };
} typeFLEXIO0_SHIFTBUFBBS4BITS;
sfr volatile typeFLEXIO0_SHIFTBUFBBS4BITS FLEXIO0_SHIFTBUFBBS4bits absolute 0x400DF390;

 typedef struct tagFLEXIO0_SHIFTBUFBBS5BITS {
  union {
    struct {
      unsigned SHIFTBUFBBS : 32;
    };
  };
} typeFLEXIO0_SHIFTBUFBBS5BITS;
sfr volatile typeFLEXIO0_SHIFTBUFBBS5BITS FLEXIO0_SHIFTBUFBBS5bits absolute 0x400DF394;

 typedef struct tagFLEXIO0_SHIFTBUFBBS6BITS {
  union {
    struct {
      unsigned SHIFTBUFBBS : 32;
    };
  };
} typeFLEXIO0_SHIFTBUFBBS6BITS;
sfr volatile typeFLEXIO0_SHIFTBUFBBS6BITS FLEXIO0_SHIFTBUFBBS6bits absolute 0x400DF398;

 typedef struct tagFLEXIO0_SHIFTBUFBBS7BITS {
  union {
    struct {
      unsigned SHIFTBUFBBS : 32;
    };
  };
} typeFLEXIO0_SHIFTBUFBBS7BITS;
sfr volatile typeFLEXIO0_SHIFTBUFBBS7BITS FLEXIO0_SHIFTBUFBBS7bits absolute 0x400DF39C;

 typedef struct tagFLEXIO0_TIMCTL0BITS {
  union {
    struct {
      unsigned TIMOD : 2;
      unsigned : 5;
      unsigned PINPOL : 1;
      unsigned PINSEL : 5;
      unsigned : 3;
      unsigned PINCFG : 2;
      unsigned : 4;
      unsigned TRGSRC : 1;
      unsigned TRGPOL : 1;
      unsigned TRGSEL : 6;
      unsigned : 2;
    };
  };
} typeFLEXIO0_TIMCTL0BITS;
sfr volatile typeFLEXIO0_TIMCTL0BITS FLEXIO0_TIMCTL0bits absolute 0x400DF400;

 typedef struct tagFLEXIO0_TIMCTL1BITS {
  union {
    struct {
      unsigned TIMOD : 2;
      unsigned : 5;
      unsigned PINPOL : 1;
      unsigned PINSEL : 5;
      unsigned : 3;
      unsigned PINCFG : 2;
      unsigned : 4;
      unsigned TRGSRC : 1;
      unsigned TRGPOL : 1;
      unsigned TRGSEL : 6;
      unsigned : 2;
    };
  };
} typeFLEXIO0_TIMCTL1BITS;
sfr volatile typeFLEXIO0_TIMCTL1BITS FLEXIO0_TIMCTL1bits absolute 0x400DF404;

 typedef struct tagFLEXIO0_TIMCTL2BITS {
  union {
    struct {
      unsigned TIMOD : 2;
      unsigned : 5;
      unsigned PINPOL : 1;
      unsigned PINSEL : 5;
      unsigned : 3;
      unsigned PINCFG : 2;
      unsigned : 4;
      unsigned TRGSRC : 1;
      unsigned TRGPOL : 1;
      unsigned TRGSEL : 6;
      unsigned : 2;
    };
  };
} typeFLEXIO0_TIMCTL2BITS;
sfr volatile typeFLEXIO0_TIMCTL2BITS FLEXIO0_TIMCTL2bits absolute 0x400DF408;

 typedef struct tagFLEXIO0_TIMCTL3BITS {
  union {
    struct {
      unsigned TIMOD : 2;
      unsigned : 5;
      unsigned PINPOL : 1;
      unsigned PINSEL : 5;
      unsigned : 3;
      unsigned PINCFG : 2;
      unsigned : 4;
      unsigned TRGSRC : 1;
      unsigned TRGPOL : 1;
      unsigned TRGSEL : 6;
      unsigned : 2;
    };
  };
} typeFLEXIO0_TIMCTL3BITS;
sfr volatile typeFLEXIO0_TIMCTL3BITS FLEXIO0_TIMCTL3bits absolute 0x400DF40C;

 typedef struct tagFLEXIO0_TIMCTL4BITS {
  union {
    struct {
      unsigned TIMOD : 2;
      unsigned : 5;
      unsigned PINPOL : 1;
      unsigned PINSEL : 5;
      unsigned : 3;
      unsigned PINCFG : 2;
      unsigned : 4;
      unsigned TRGSRC : 1;
      unsigned TRGPOL : 1;
      unsigned TRGSEL : 6;
      unsigned : 2;
    };
  };
} typeFLEXIO0_TIMCTL4BITS;
sfr volatile typeFLEXIO0_TIMCTL4BITS FLEXIO0_TIMCTL4bits absolute 0x400DF410;

 typedef struct tagFLEXIO0_TIMCTL5BITS {
  union {
    struct {
      unsigned TIMOD : 2;
      unsigned : 5;
      unsigned PINPOL : 1;
      unsigned PINSEL : 5;
      unsigned : 3;
      unsigned PINCFG : 2;
      unsigned : 4;
      unsigned TRGSRC : 1;
      unsigned TRGPOL : 1;
      unsigned TRGSEL : 6;
      unsigned : 2;
    };
  };
} typeFLEXIO0_TIMCTL5BITS;
sfr volatile typeFLEXIO0_TIMCTL5BITS FLEXIO0_TIMCTL5bits absolute 0x400DF414;

 typedef struct tagFLEXIO0_TIMCTL6BITS {
  union {
    struct {
      unsigned TIMOD : 2;
      unsigned : 5;
      unsigned PINPOL : 1;
      unsigned PINSEL : 5;
      unsigned : 3;
      unsigned PINCFG : 2;
      unsigned : 4;
      unsigned TRGSRC : 1;
      unsigned TRGPOL : 1;
      unsigned TRGSEL : 6;
      unsigned : 2;
    };
  };
} typeFLEXIO0_TIMCTL6BITS;
sfr volatile typeFLEXIO0_TIMCTL6BITS FLEXIO0_TIMCTL6bits absolute 0x400DF418;

 typedef struct tagFLEXIO0_TIMCTL7BITS {
  union {
    struct {
      unsigned TIMOD : 2;
      unsigned : 5;
      unsigned PINPOL : 1;
      unsigned PINSEL : 5;
      unsigned : 3;
      unsigned PINCFG : 2;
      unsigned : 4;
      unsigned TRGSRC : 1;
      unsigned TRGPOL : 1;
      unsigned TRGSEL : 6;
      unsigned : 2;
    };
  };
} typeFLEXIO0_TIMCTL7BITS;
sfr volatile typeFLEXIO0_TIMCTL7BITS FLEXIO0_TIMCTL7bits absolute 0x400DF41C;

 typedef struct tagFLEXIO0_TIMCFG0BITS {
  union {
    struct {
      unsigned : 1;
      unsigned TSTART : 1;
      unsigned : 2;
      unsigned TSTOP : 2;
      unsigned : 2;
      unsigned TIMENA : 3;
      unsigned : 1;
      unsigned TIMDIS : 3;
      unsigned : 1;
      unsigned TIMRST : 3;
      unsigned : 1;
      unsigned TIMDEC : 2;
      unsigned : 2;
      unsigned TIMOUT : 2;
      unsigned : 6;
    };
  };
} typeFLEXIO0_TIMCFG0BITS;
sfr volatile typeFLEXIO0_TIMCFG0BITS FLEXIO0_TIMCFG0bits absolute 0x400DF480;

 typedef struct tagFLEXIO0_TIMCFG1BITS {
  union {
    struct {
      unsigned : 1;
      unsigned TSTART : 1;
      unsigned : 2;
      unsigned TSTOP : 2;
      unsigned : 2;
      unsigned TIMENA : 3;
      unsigned : 1;
      unsigned TIMDIS : 3;
      unsigned : 1;
      unsigned TIMRST : 3;
      unsigned : 1;
      unsigned TIMDEC : 2;
      unsigned : 2;
      unsigned TIMOUT : 2;
      unsigned : 6;
    };
  };
} typeFLEXIO0_TIMCFG1BITS;
sfr volatile typeFLEXIO0_TIMCFG1BITS FLEXIO0_TIMCFG1bits absolute 0x400DF484;

 typedef struct tagFLEXIO0_TIMCFG2BITS {
  union {
    struct {
      unsigned : 1;
      unsigned TSTART : 1;
      unsigned : 2;
      unsigned TSTOP : 2;
      unsigned : 2;
      unsigned TIMENA : 3;
      unsigned : 1;
      unsigned TIMDIS : 3;
      unsigned : 1;
      unsigned TIMRST : 3;
      unsigned : 1;
      unsigned TIMDEC : 2;
      unsigned : 2;
      unsigned TIMOUT : 2;
      unsigned : 6;
    };
  };
} typeFLEXIO0_TIMCFG2BITS;
sfr volatile typeFLEXIO0_TIMCFG2BITS FLEXIO0_TIMCFG2bits absolute 0x400DF488;

 typedef struct tagFLEXIO0_TIMCFG3BITS {
  union {
    struct {
      unsigned : 1;
      unsigned TSTART : 1;
      unsigned : 2;
      unsigned TSTOP : 2;
      unsigned : 2;
      unsigned TIMENA : 3;
      unsigned : 1;
      unsigned TIMDIS : 3;
      unsigned : 1;
      unsigned TIMRST : 3;
      unsigned : 1;
      unsigned TIMDEC : 2;
      unsigned : 2;
      unsigned TIMOUT : 2;
      unsigned : 6;
    };
  };
} typeFLEXIO0_TIMCFG3BITS;
sfr volatile typeFLEXIO0_TIMCFG3BITS FLEXIO0_TIMCFG3bits absolute 0x400DF48C;

 typedef struct tagFLEXIO0_TIMCFG4BITS {
  union {
    struct {
      unsigned : 1;
      unsigned TSTART : 1;
      unsigned : 2;
      unsigned TSTOP : 2;
      unsigned : 2;
      unsigned TIMENA : 3;
      unsigned : 1;
      unsigned TIMDIS : 3;
      unsigned : 1;
      unsigned TIMRST : 3;
      unsigned : 1;
      unsigned TIMDEC : 2;
      unsigned : 2;
      unsigned TIMOUT : 2;
      unsigned : 6;
    };
  };
} typeFLEXIO0_TIMCFG4BITS;
sfr volatile typeFLEXIO0_TIMCFG4BITS FLEXIO0_TIMCFG4bits absolute 0x400DF490;

 typedef struct tagFLEXIO0_TIMCFG5BITS {
  union {
    struct {
      unsigned : 1;
      unsigned TSTART : 1;
      unsigned : 2;
      unsigned TSTOP : 2;
      unsigned : 2;
      unsigned TIMENA : 3;
      unsigned : 1;
      unsigned TIMDIS : 3;
      unsigned : 1;
      unsigned TIMRST : 3;
      unsigned : 1;
      unsigned TIMDEC : 2;
      unsigned : 2;
      unsigned TIMOUT : 2;
      unsigned : 6;
    };
  };
} typeFLEXIO0_TIMCFG5BITS;
sfr volatile typeFLEXIO0_TIMCFG5BITS FLEXIO0_TIMCFG5bits absolute 0x400DF494;

 typedef struct tagFLEXIO0_TIMCFG6BITS {
  union {
    struct {
      unsigned : 1;
      unsigned TSTART : 1;
      unsigned : 2;
      unsigned TSTOP : 2;
      unsigned : 2;
      unsigned TIMENA : 3;
      unsigned : 1;
      unsigned TIMDIS : 3;
      unsigned : 1;
      unsigned TIMRST : 3;
      unsigned : 1;
      unsigned TIMDEC : 2;
      unsigned : 2;
      unsigned TIMOUT : 2;
      unsigned : 6;
    };
  };
} typeFLEXIO0_TIMCFG6BITS;
sfr volatile typeFLEXIO0_TIMCFG6BITS FLEXIO0_TIMCFG6bits absolute 0x400DF498;

 typedef struct tagFLEXIO0_TIMCFG7BITS {
  union {
    struct {
      unsigned : 1;
      unsigned TSTART : 1;
      unsigned : 2;
      unsigned TSTOP : 2;
      unsigned : 2;
      unsigned TIMENA : 3;
      unsigned : 1;
      unsigned TIMDIS : 3;
      unsigned : 1;
      unsigned TIMRST : 3;
      unsigned : 1;
      unsigned TIMDEC : 2;
      unsigned : 2;
      unsigned TIMOUT : 2;
      unsigned : 6;
    };
  };
} typeFLEXIO0_TIMCFG7BITS;
sfr volatile typeFLEXIO0_TIMCFG7BITS FLEXIO0_TIMCFG7bits absolute 0x400DF49C;

 typedef struct tagFLEXIO0_TIMCMP0BITS {
  union {
    struct {
      unsigned CMP : 16;
      unsigned : 16;
    };
  };
} typeFLEXIO0_TIMCMP0BITS;
sfr volatile typeFLEXIO0_TIMCMP0BITS FLEXIO0_TIMCMP0bits absolute 0x400DF500;

 typedef struct tagFLEXIO0_TIMCMP1BITS {
  union {
    struct {
      unsigned CMP : 16;
      unsigned : 16;
    };
  };
} typeFLEXIO0_TIMCMP1BITS;
sfr volatile typeFLEXIO0_TIMCMP1BITS FLEXIO0_TIMCMP1bits absolute 0x400DF504;

 typedef struct tagFLEXIO0_TIMCMP2BITS {
  union {
    struct {
      unsigned CMP : 16;
      unsigned : 16;
    };
  };
} typeFLEXIO0_TIMCMP2BITS;
sfr volatile typeFLEXIO0_TIMCMP2BITS FLEXIO0_TIMCMP2bits absolute 0x400DF508;

 typedef struct tagFLEXIO0_TIMCMP3BITS {
  union {
    struct {
      unsigned CMP : 16;
      unsigned : 16;
    };
  };
} typeFLEXIO0_TIMCMP3BITS;
sfr volatile typeFLEXIO0_TIMCMP3BITS FLEXIO0_TIMCMP3bits absolute 0x400DF50C;

 typedef struct tagFLEXIO0_TIMCMP4BITS {
  union {
    struct {
      unsigned CMP : 16;
      unsigned : 16;
    };
  };
} typeFLEXIO0_TIMCMP4BITS;
sfr volatile typeFLEXIO0_TIMCMP4BITS FLEXIO0_TIMCMP4bits absolute 0x400DF510;

 typedef struct tagFLEXIO0_TIMCMP5BITS {
  union {
    struct {
      unsigned CMP : 16;
      unsigned : 16;
    };
  };
} typeFLEXIO0_TIMCMP5BITS;
sfr volatile typeFLEXIO0_TIMCMP5BITS FLEXIO0_TIMCMP5bits absolute 0x400DF514;

 typedef struct tagFLEXIO0_TIMCMP6BITS {
  union {
    struct {
      unsigned CMP : 16;
      unsigned : 16;
    };
  };
} typeFLEXIO0_TIMCMP6BITS;
sfr volatile typeFLEXIO0_TIMCMP6BITS FLEXIO0_TIMCMP6bits absolute 0x400DF518;

 typedef struct tagFLEXIO0_TIMCMP7BITS {
  union {
    struct {
      unsigned CMP : 16;
      unsigned : 16;
    };
  };
} typeFLEXIO0_TIMCMP7BITS;
sfr volatile typeFLEXIO0_TIMCMP7BITS FLEXIO0_TIMCMP7bits absolute 0x400DF51C;

 typedef struct tagFLEXIO0_SHIFTBUFNBS0BITS {
  union {
    struct {
      unsigned SHIFTBUFNBS : 32;
    };
  };
} typeFLEXIO0_SHIFTBUFNBS0BITS;
sfr volatile typeFLEXIO0_SHIFTBUFNBS0BITS FLEXIO0_SHIFTBUFNBS0bits absolute 0x400DF680;

 typedef struct tagFLEXIO0_SHIFTBUFNBS1BITS {
  union {
    struct {
      unsigned SHIFTBUFNBS : 32;
    };
  };
} typeFLEXIO0_SHIFTBUFNBS1BITS;
sfr volatile typeFLEXIO0_SHIFTBUFNBS1BITS FLEXIO0_SHIFTBUFNBS1bits absolute 0x400DF684;

 typedef struct tagFLEXIO0_SHIFTBUFNBS2BITS {
  union {
    struct {
      unsigned SHIFTBUFNBS : 32;
    };
  };
} typeFLEXIO0_SHIFTBUFNBS2BITS;
sfr volatile typeFLEXIO0_SHIFTBUFNBS2BITS FLEXIO0_SHIFTBUFNBS2bits absolute 0x400DF688;

 typedef struct tagFLEXIO0_SHIFTBUFNBS3BITS {
  union {
    struct {
      unsigned SHIFTBUFNBS : 32;
    };
  };
} typeFLEXIO0_SHIFTBUFNBS3BITS;
sfr volatile typeFLEXIO0_SHIFTBUFNBS3BITS FLEXIO0_SHIFTBUFNBS3bits absolute 0x400DF68C;

 typedef struct tagFLEXIO0_SHIFTBUFNBS4BITS {
  union {
    struct {
      unsigned SHIFTBUFNBS : 32;
    };
  };
} typeFLEXIO0_SHIFTBUFNBS4BITS;
sfr volatile typeFLEXIO0_SHIFTBUFNBS4BITS FLEXIO0_SHIFTBUFNBS4bits absolute 0x400DF690;

 typedef struct tagFLEXIO0_SHIFTBUFNBS5BITS {
  union {
    struct {
      unsigned SHIFTBUFNBS : 32;
    };
  };
} typeFLEXIO0_SHIFTBUFNBS5BITS;
sfr volatile typeFLEXIO0_SHIFTBUFNBS5BITS FLEXIO0_SHIFTBUFNBS5bits absolute 0x400DF694;

 typedef struct tagFLEXIO0_SHIFTBUFNBS6BITS {
  union {
    struct {
      unsigned SHIFTBUFNBS : 32;
    };
  };
} typeFLEXIO0_SHIFTBUFNBS6BITS;
sfr volatile typeFLEXIO0_SHIFTBUFNBS6BITS FLEXIO0_SHIFTBUFNBS6bits absolute 0x400DF698;

 typedef struct tagFLEXIO0_SHIFTBUFNBS7BITS {
  union {
    struct {
      unsigned SHIFTBUFNBS : 32;
    };
  };
} typeFLEXIO0_SHIFTBUFNBS7BITS;
sfr volatile typeFLEXIO0_SHIFTBUFNBS7BITS FLEXIO0_SHIFTBUFNBS7bits absolute 0x400DF69C;

 typedef struct tagFLEXIO0_SHIFTBUFHWS0BITS {
  union {
    struct {
      unsigned SHIFTBUFHWS : 32;
    };
  };
} typeFLEXIO0_SHIFTBUFHWS0BITS;
sfr volatile typeFLEXIO0_SHIFTBUFHWS0BITS FLEXIO0_SHIFTBUFHWS0bits absolute 0x400DF700;

 typedef struct tagFLEXIO0_SHIFTBUFHWS1BITS {
  union {
    struct {
      unsigned SHIFTBUFHWS : 32;
    };
  };
} typeFLEXIO0_SHIFTBUFHWS1BITS;
sfr volatile typeFLEXIO0_SHIFTBUFHWS1BITS FLEXIO0_SHIFTBUFHWS1bits absolute 0x400DF704;

 typedef struct tagFLEXIO0_SHIFTBUFHWS2BITS {
  union {
    struct {
      unsigned SHIFTBUFHWS : 32;
    };
  };
} typeFLEXIO0_SHIFTBUFHWS2BITS;
sfr volatile typeFLEXIO0_SHIFTBUFHWS2BITS FLEXIO0_SHIFTBUFHWS2bits absolute 0x400DF708;

 typedef struct tagFLEXIO0_SHIFTBUFHWS3BITS {
  union {
    struct {
      unsigned SHIFTBUFHWS : 32;
    };
  };
} typeFLEXIO0_SHIFTBUFHWS3BITS;
sfr volatile typeFLEXIO0_SHIFTBUFHWS3BITS FLEXIO0_SHIFTBUFHWS3bits absolute 0x400DF70C;

 typedef struct tagFLEXIO0_SHIFTBUFHWS4BITS {
  union {
    struct {
      unsigned SHIFTBUFHWS : 32;
    };
  };
} typeFLEXIO0_SHIFTBUFHWS4BITS;
sfr volatile typeFLEXIO0_SHIFTBUFHWS4BITS FLEXIO0_SHIFTBUFHWS4bits absolute 0x400DF710;

 typedef struct tagFLEXIO0_SHIFTBUFHWS5BITS {
  union {
    struct {
      unsigned SHIFTBUFHWS : 32;
    };
  };
} typeFLEXIO0_SHIFTBUFHWS5BITS;
sfr volatile typeFLEXIO0_SHIFTBUFHWS5BITS FLEXIO0_SHIFTBUFHWS5bits absolute 0x400DF714;

 typedef struct tagFLEXIO0_SHIFTBUFHWS6BITS {
  union {
    struct {
      unsigned SHIFTBUFHWS : 32;
    };
  };
} typeFLEXIO0_SHIFTBUFHWS6BITS;
sfr volatile typeFLEXIO0_SHIFTBUFHWS6BITS FLEXIO0_SHIFTBUFHWS6bits absolute 0x400DF718;

 typedef struct tagFLEXIO0_SHIFTBUFHWS7BITS {
  union {
    struct {
      unsigned SHIFTBUFHWS : 32;
    };
  };
} typeFLEXIO0_SHIFTBUFHWS7BITS;
sfr volatile typeFLEXIO0_SHIFTBUFHWS7BITS FLEXIO0_SHIFTBUFHWS7bits absolute 0x400DF71C;

 typedef struct tagFLEXIO0_SHIFTBUFNIS0BITS {
  union {
    struct {
      unsigned SHIFTBUFNIS : 32;
    };
  };
} typeFLEXIO0_SHIFTBUFNIS0BITS;
sfr volatile typeFLEXIO0_SHIFTBUFNIS0BITS FLEXIO0_SHIFTBUFNIS0bits absolute 0x400DF780;

 typedef struct tagFLEXIO0_SHIFTBUFNIS1BITS {
  union {
    struct {
      unsigned SHIFTBUFNIS : 32;
    };
  };
} typeFLEXIO0_SHIFTBUFNIS1BITS;
sfr volatile typeFLEXIO0_SHIFTBUFNIS1BITS FLEXIO0_SHIFTBUFNIS1bits absolute 0x400DF784;

 typedef struct tagFLEXIO0_SHIFTBUFNIS2BITS {
  union {
    struct {
      unsigned SHIFTBUFNIS : 32;
    };
  };
} typeFLEXIO0_SHIFTBUFNIS2BITS;
sfr volatile typeFLEXIO0_SHIFTBUFNIS2BITS FLEXIO0_SHIFTBUFNIS2bits absolute 0x400DF788;

 typedef struct tagFLEXIO0_SHIFTBUFNIS3BITS {
  union {
    struct {
      unsigned SHIFTBUFNIS : 32;
    };
  };
} typeFLEXIO0_SHIFTBUFNIS3BITS;
sfr volatile typeFLEXIO0_SHIFTBUFNIS3BITS FLEXIO0_SHIFTBUFNIS3bits absolute 0x400DF78C;

 typedef struct tagFLEXIO0_SHIFTBUFNIS4BITS {
  union {
    struct {
      unsigned SHIFTBUFNIS : 32;
    };
  };
} typeFLEXIO0_SHIFTBUFNIS4BITS;
sfr volatile typeFLEXIO0_SHIFTBUFNIS4BITS FLEXIO0_SHIFTBUFNIS4bits absolute 0x400DF790;

 typedef struct tagFLEXIO0_SHIFTBUFNIS5BITS {
  union {
    struct {
      unsigned SHIFTBUFNIS : 32;
    };
  };
} typeFLEXIO0_SHIFTBUFNIS5BITS;
sfr volatile typeFLEXIO0_SHIFTBUFNIS5BITS FLEXIO0_SHIFTBUFNIS5bits absolute 0x400DF794;

 typedef struct tagFLEXIO0_SHIFTBUFNIS6BITS {
  union {
    struct {
      unsigned SHIFTBUFNIS : 32;
    };
  };
} typeFLEXIO0_SHIFTBUFNIS6BITS;
sfr volatile typeFLEXIO0_SHIFTBUFNIS6BITS FLEXIO0_SHIFTBUFNIS6bits absolute 0x400DF798;

 typedef struct tagFLEXIO0_SHIFTBUFNIS7BITS {
  union {
    struct {
      unsigned SHIFTBUFNIS : 32;
    };
  };
} typeFLEXIO0_SHIFTBUFNIS7BITS;
sfr volatile typeFLEXIO0_SHIFTBUFNIS7BITS FLEXIO0_SHIFTBUFNIS7bits absolute 0x400DF79C;

 typedef struct tagGPIOA_PDORBITS {
  union {
    struct {
      unsigned PDO : 32;
    };
  };
} typeGPIOA_PDORBITS;
sfr volatile typeGPIOA_PDORBITS GPIOA_PDORbits absolute 0x400FF000;

 typedef struct tagGPIOA_PSORBITS {
  union {
    struct {
      unsigned PTSO : 32;
    };
  };
} typeGPIOA_PSORBITS;
sfr volatile typeGPIOA_PSORBITS GPIOA_PSORbits absolute 0x400FF004;

 typedef struct tagGPIOA_PCORBITS {
  union {
    struct {
      unsigned PTCO : 32;
    };
  };
} typeGPIOA_PCORBITS;
sfr volatile typeGPIOA_PCORBITS GPIOA_PCORbits absolute 0x400FF008;

 typedef struct tagGPIOA_PTORBITS {
  union {
    struct {
      unsigned PTTO : 32;
    };
  };
} typeGPIOA_PTORBITS;
sfr volatile typeGPIOA_PTORBITS GPIOA_PTORbits absolute 0x400FF00C;

 typedef struct tagGPIOA_PDIRBITS {
  union {
    struct {
      unsigned PDI : 32;
    };
  };
} typeGPIOA_PDIRBITS;
sfr volatile typeGPIOA_PDIRBITS GPIOA_PDIRbits absolute 0x400FF010;

 typedef struct tagGPIOA_PDDRBITS {
  union {
    struct {
      unsigned PDD : 32;
    };
  };
} typeGPIOA_PDDRBITS;
sfr volatile typeGPIOA_PDDRBITS GPIOA_PDDRbits absolute 0x400FF014;

 typedef struct tagGPIOB_PDORBITS {
  union {
    struct {
      unsigned PDO : 32;
    };
  };
} typeGPIOB_PDORBITS;
sfr volatile typeGPIOB_PDORBITS GPIOB_PDORbits absolute 0x400FF040;

 typedef struct tagGPIOB_PSORBITS {
  union {
    struct {
      unsigned PTSO : 32;
    };
  };
} typeGPIOB_PSORBITS;
sfr volatile typeGPIOB_PSORBITS GPIOB_PSORbits absolute 0x400FF044;

 typedef struct tagGPIOB_PCORBITS {
  union {
    struct {
      unsigned PTCO : 32;
    };
  };
} typeGPIOB_PCORBITS;
sfr volatile typeGPIOB_PCORBITS GPIOB_PCORbits absolute 0x400FF048;

 typedef struct tagGPIOB_PTORBITS {
  union {
    struct {
      unsigned PTTO : 32;
    };
  };
} typeGPIOB_PTORBITS;
sfr volatile typeGPIOB_PTORBITS GPIOB_PTORbits absolute 0x400FF04C;

 typedef struct tagGPIOB_PDIRBITS {
  union {
    struct {
      unsigned PDI : 32;
    };
  };
} typeGPIOB_PDIRBITS;
sfr volatile typeGPIOB_PDIRBITS GPIOB_PDIRbits absolute 0x400FF050;

 typedef struct tagGPIOB_PDDRBITS {
  union {
    struct {
      unsigned PDD : 32;
    };
  };
} typeGPIOB_PDDRBITS;
sfr volatile typeGPIOB_PDDRBITS GPIOB_PDDRbits absolute 0x400FF054;

 typedef struct tagGPIOC_PDORBITS {
  union {
    struct {
      unsigned PDO : 32;
    };
  };
} typeGPIOC_PDORBITS;
sfr volatile typeGPIOC_PDORBITS GPIOC_PDORbits absolute 0x400FF080;

 typedef struct tagGPIOC_PSORBITS {
  union {
    struct {
      unsigned PTSO : 32;
    };
  };
} typeGPIOC_PSORBITS;
sfr volatile typeGPIOC_PSORBITS GPIOC_PSORbits absolute 0x400FF084;

 typedef struct tagGPIOC_PCORBITS {
  union {
    struct {
      unsigned PTCO : 32;
    };
  };
} typeGPIOC_PCORBITS;
sfr volatile typeGPIOC_PCORBITS GPIOC_PCORbits absolute 0x400FF088;

 typedef struct tagGPIOC_PTORBITS {
  union {
    struct {
      unsigned PTTO : 32;
    };
  };
} typeGPIOC_PTORBITS;
sfr volatile typeGPIOC_PTORBITS GPIOC_PTORbits absolute 0x400FF08C;

 typedef struct tagGPIOC_PDIRBITS {
  union {
    struct {
      unsigned PDI : 32;
    };
  };
} typeGPIOC_PDIRBITS;
sfr volatile typeGPIOC_PDIRBITS GPIOC_PDIRbits absolute 0x400FF090;

 typedef struct tagGPIOC_PDDRBITS {
  union {
    struct {
      unsigned PDD : 32;
    };
  };
} typeGPIOC_PDDRBITS;
sfr volatile typeGPIOC_PDDRBITS GPIOC_PDDRbits absolute 0x400FF094;

 typedef struct tagGPIOD_PDORBITS {
  union {
    struct {
      unsigned PDO : 32;
    };
  };
} typeGPIOD_PDORBITS;
sfr volatile typeGPIOD_PDORBITS GPIOD_PDORbits absolute 0x400FF0C0;

 typedef struct tagGPIOD_PSORBITS {
  union {
    struct {
      unsigned PTSO : 32;
    };
  };
} typeGPIOD_PSORBITS;
sfr volatile typeGPIOD_PSORBITS GPIOD_PSORbits absolute 0x400FF0C4;

 typedef struct tagGPIOD_PCORBITS {
  union {
    struct {
      unsigned PTCO : 32;
    };
  };
} typeGPIOD_PCORBITS;
sfr volatile typeGPIOD_PCORBITS GPIOD_PCORbits absolute 0x400FF0C8;

 typedef struct tagGPIOD_PTORBITS {
  union {
    struct {
      unsigned PTTO : 32;
    };
  };
} typeGPIOD_PTORBITS;
sfr volatile typeGPIOD_PTORBITS GPIOD_PTORbits absolute 0x400FF0CC;

 typedef struct tagGPIOD_PDIRBITS {
  union {
    struct {
      unsigned PDI : 32;
    };
  };
} typeGPIOD_PDIRBITS;
sfr volatile typeGPIOD_PDIRBITS GPIOD_PDIRbits absolute 0x400FF0D0;

 typedef struct tagGPIOD_PDDRBITS {
  union {
    struct {
      unsigned PDD : 32;
    };
  };
} typeGPIOD_PDDRBITS;
sfr volatile typeGPIOD_PDDRBITS GPIOD_PDDRbits absolute 0x400FF0D4;

 typedef struct tagGPIOE_PDORBITS {
  union {
    struct {
      unsigned PDO : 32;
    };
  };
} typeGPIOE_PDORBITS;
sfr volatile typeGPIOE_PDORBITS GPIOE_PDORbits absolute 0x400FF100;

 typedef struct tagGPIOE_PSORBITS {
  union {
    struct {
      unsigned PTSO : 32;
    };
  };
} typeGPIOE_PSORBITS;
sfr volatile typeGPIOE_PSORBITS GPIOE_PSORbits absolute 0x400FF104;

 typedef struct tagGPIOE_PCORBITS {
  union {
    struct {
      unsigned PTCO : 32;
    };
  };
} typeGPIOE_PCORBITS;
sfr volatile typeGPIOE_PCORBITS GPIOE_PCORbits absolute 0x400FF108;

 typedef struct tagGPIOE_PTORBITS {
  union {
    struct {
      unsigned PTTO : 32;
    };
  };
} typeGPIOE_PTORBITS;
sfr volatile typeGPIOE_PTORBITS GPIOE_PTORbits absolute 0x400FF10C;

 typedef struct tagGPIOE_PDIRBITS {
  union {
    struct {
      unsigned PDI : 32;
    };
  };
} typeGPIOE_PDIRBITS;
sfr volatile typeGPIOE_PDIRBITS GPIOE_PDIRbits absolute 0x400FF110;

 typedef struct tagGPIOE_PDDRBITS {
  union {
    struct {
      unsigned PDD : 32;
    };
  };
} typeGPIOE_PDDRBITS;
sfr volatile typeGPIOE_PDDRBITS GPIOE_PDDRbits absolute 0x400FF114;

 typedef struct tagMCM_PLASCBITS {
  union {
    struct {
      unsigned ASC : 8;
      unsigned : 8;
    };
  };
} typeMCM_PLASCBITS;
sfr far volatile typeMCM_PLASCBITS MCM_PLASCbits absolute 0xE0080008;

 typedef struct tagMCM_PLAMCBITS {
  union {
    struct {
      unsigned AMC : 8;
      unsigned : 8;
    };
  };
} typeMCM_PLAMCBITS;
sfr far volatile typeMCM_PLAMCBITS MCM_PLAMCbits absolute 0xE008000A;

 typedef struct tagMCM_CRBITS {
  union {
    struct {
      unsigned : 24;
      unsigned SRAMUAP : 2;
      unsigned SRAMUWP : 1;
      unsigned : 1;
      unsigned SRAMLAP : 2;
      unsigned SRAMLWP : 1;
      unsigned : 1;
    };
  };
} typeMCM_CRBITS;
sfr far volatile typeMCM_CRBITS MCM_CRbits absolute 0xE008000C;

 typedef struct tagMCM_ISCRBITS {
  union {
    struct {
      unsigned : 8;
      unsigned FIOC : 1;
      unsigned FDZC : 1;
      unsigned FOFC : 1;
      unsigned FUFC : 1;
      unsigned FIXC : 1;
      unsigned : 2;
      unsigned FIDC : 1;
      unsigned : 8;
      unsigned FIOCE : 1;
      unsigned FDZCE : 1;
      unsigned FOFCE : 1;
      unsigned FUFCE : 1;
      unsigned FIXCE : 1;
      unsigned : 2;
      unsigned FIDCE : 1;
    };
  };
} typeMCM_ISCRBITS;
sfr far volatile typeMCM_ISCRBITS MCM_ISCRbits absolute 0xE0080010;

 typedef struct tagMCM_FADRBITS {
  union {
    struct {
      unsigned ADDRESS : 32;
    };
  };
} typeMCM_FADRBITS;
sfr far volatile typeMCM_FADRBITS MCM_FADRbits absolute 0xE0080020;

 typedef struct tagMCM_FATRBITS {
  union {
    struct {
      unsigned BEDA : 1;
      unsigned BEMD : 1;
      unsigned : 2;
      unsigned BESZ : 2;
      unsigned : 1;
      unsigned BEWT : 1;
      unsigned BEMN : 4;
      unsigned : 19;
      unsigned BEOVR : 1;
    };
  };
} typeMCM_FATRBITS;
sfr far volatile typeMCM_FATRBITS MCM_FATRbits absolute 0xE0080024;

 typedef struct tagMCM_FDRBITS {
  union {
    struct {
      unsigned DATA : 32;
    };
  };
} typeMCM_FDRBITS;
sfr far volatile typeMCM_FDRBITS MCM_FDRbits absolute 0xE0080028;

 typedef struct tagMCM_PIDBITS {
  union {
    struct {
      unsigned PID : 8;
      unsigned : 24;
    };
  };
} typeMCM_PIDBITS;
sfr far volatile typeMCM_PIDBITS MCM_PIDbits absolute 0xE0080030;

 typedef struct tagMCM_CPOBITS {
  union {
    struct {
      unsigned CPOREQ : 1;
      unsigned CPOACK : 1;
      unsigned CPOWOI : 1;
      unsigned : 29;
    };
  };
} typeMCM_CPOBITS;
sfr far volatile typeMCM_CPOBITS MCM_CPObits absolute 0xE0080040;

 typedef struct tagCAU_LDR_CASRBITS {
  union {
    struct {
      unsigned IC : 1;
      unsigned DPE : 1;
      unsigned : 26;
      unsigned VER : 4;
    };
  };
} typeCAU_LDR_CASRBITS;
sfr far volatile typeCAU_LDR_CASRBITS CAU_LDR_CASRbits absolute 0xE0081840;

 typedef struct tagCAU_LDR_CAABITS {
  union {
    struct {
      unsigned ACC : 32;
    };
  };
} typeCAU_LDR_CAABITS;
sfr far volatile typeCAU_LDR_CAABITS CAU_LDR_CAAbits absolute 0xE0081844;

 typedef struct tagCAU_LDR_CA0BITS {
  union {
    struct {
      unsigned CA0 : 32;
    };
  };
} typeCAU_LDR_CA0BITS;
sfr far volatile typeCAU_LDR_CA0BITS CAU_LDR_CA0bits absolute 0xE0081848;

 typedef struct tagCAU_LDR_CA1BITS {
  union {
    struct {
      unsigned CA1 : 32;
    };
  };
} typeCAU_LDR_CA1BITS;
sfr far volatile typeCAU_LDR_CA1BITS CAU_LDR_CA1bits absolute 0xE008184C;

 typedef struct tagCAU_LDR_CA2BITS {
  union {
    struct {
      unsigned CA2 : 32;
    };
  };
} typeCAU_LDR_CA2BITS;
sfr far volatile typeCAU_LDR_CA2BITS CAU_LDR_CA2bits absolute 0xE0081850;

 typedef struct tagCAU_LDR_CA3BITS {
  union {
    struct {
      unsigned CA3 : 32;
    };
  };
} typeCAU_LDR_CA3BITS;
sfr far volatile typeCAU_LDR_CA3BITS CAU_LDR_CA3bits absolute 0xE0081854;

 typedef struct tagCAU_LDR_CA4BITS {
  union {
    struct {
      unsigned CA4 : 32;
    };
  };
} typeCAU_LDR_CA4BITS;
sfr far volatile typeCAU_LDR_CA4BITS CAU_LDR_CA4bits absolute 0xE0081858;

 typedef struct tagCAU_LDR_CA5BITS {
  union {
    struct {
      unsigned CA5 : 32;
    };
  };
} typeCAU_LDR_CA5BITS;
sfr far volatile typeCAU_LDR_CA5BITS CAU_LDR_CA5bits absolute 0xE008185C;

 typedef struct tagCAU_LDR_CA6BITS {
  union {
    struct {
      unsigned CA6 : 32;
    };
  };
} typeCAU_LDR_CA6BITS;
sfr far volatile typeCAU_LDR_CA6BITS CAU_LDR_CA6bits absolute 0xE0081860;

 typedef struct tagCAU_LDR_CA7BITS {
  union {
    struct {
      unsigned CA7 : 32;
    };
  };
} typeCAU_LDR_CA7BITS;
sfr far volatile typeCAU_LDR_CA7BITS CAU_LDR_CA7bits absolute 0xE0081864;

 typedef struct tagCAU_LDR_CA8BITS {
  union {
    struct {
      unsigned CA8 : 32;
    };
  };
} typeCAU_LDR_CA8BITS;
sfr far volatile typeCAU_LDR_CA8BITS CAU_LDR_CA8bits absolute 0xE0081868;

 typedef struct tagCAU_STR_CASRBITS {
  union {
    struct {
      unsigned IC : 1;
      unsigned DPE : 1;
      unsigned : 26;
      unsigned VER : 4;
    };
  };
} typeCAU_STR_CASRBITS;
sfr far volatile typeCAU_STR_CASRBITS CAU_STR_CASRbits absolute 0xE0081880;

 typedef struct tagCAU_STR_CAABITS {
  union {
    struct {
      unsigned ACC : 32;
    };
  };
} typeCAU_STR_CAABITS;
sfr far volatile typeCAU_STR_CAABITS CAU_STR_CAAbits absolute 0xE0081884;

 typedef struct tagCAU_STR_CA0BITS {
  union {
    struct {
      unsigned CA0 : 32;
    };
  };
} typeCAU_STR_CA0BITS;
sfr far volatile typeCAU_STR_CA0BITS CAU_STR_CA0bits absolute 0xE0081888;

 typedef struct tagCAU_STR_CA1BITS {
  union {
    struct {
      unsigned CA1 : 32;
    };
  };
} typeCAU_STR_CA1BITS;
sfr far volatile typeCAU_STR_CA1BITS CAU_STR_CA1bits absolute 0xE008188C;

 typedef struct tagCAU_STR_CA2BITS {
  union {
    struct {
      unsigned CA2 : 32;
    };
  };
} typeCAU_STR_CA2BITS;
sfr far volatile typeCAU_STR_CA2BITS CAU_STR_CA2bits absolute 0xE0081890;

 typedef struct tagCAU_STR_CA3BITS {
  union {
    struct {
      unsigned CA3 : 32;
    };
  };
} typeCAU_STR_CA3BITS;
sfr far volatile typeCAU_STR_CA3BITS CAU_STR_CA3bits absolute 0xE0081894;

 typedef struct tagCAU_STR_CA4BITS {
  union {
    struct {
      unsigned CA4 : 32;
    };
  };
} typeCAU_STR_CA4BITS;
sfr far volatile typeCAU_STR_CA4BITS CAU_STR_CA4bits absolute 0xE0081898;

 typedef struct tagCAU_STR_CA5BITS {
  union {
    struct {
      unsigned CA5 : 32;
    };
  };
} typeCAU_STR_CA5BITS;
sfr far volatile typeCAU_STR_CA5BITS CAU_STR_CA5bits absolute 0xE008189C;

 typedef struct tagCAU_STR_CA6BITS {
  union {
    struct {
      unsigned CA6 : 32;
    };
  };
} typeCAU_STR_CA6BITS;
sfr far volatile typeCAU_STR_CA6BITS CAU_STR_CA6bits absolute 0xE00818A0;

 typedef struct tagCAU_STR_CA7BITS {
  union {
    struct {
      unsigned CA7 : 32;
    };
  };
} typeCAU_STR_CA7BITS;
sfr far volatile typeCAU_STR_CA7BITS CAU_STR_CA7bits absolute 0xE00818A4;

 typedef struct tagCAU_STR_CA8BITS {
  union {
    struct {
      unsigned CA8 : 32;
    };
  };
} typeCAU_STR_CA8BITS;
sfr far volatile typeCAU_STR_CA8BITS CAU_STR_CA8bits absolute 0xE00818A8;

 typedef struct tagCAU_ADR_CASRBITS {
  union {
    struct {
      unsigned IC : 1;
      unsigned DPE : 1;
      unsigned : 26;
      unsigned VER : 4;
    };
  };
} typeCAU_ADR_CASRBITS;
sfr far volatile typeCAU_ADR_CASRBITS CAU_ADR_CASRbits absolute 0xE00818C0;

 typedef struct tagCAU_ADR_CAABITS {
  union {
    struct {
      unsigned ACC : 32;
    };
  };
} typeCAU_ADR_CAABITS;
sfr far volatile typeCAU_ADR_CAABITS CAU_ADR_CAAbits absolute 0xE00818C4;

 typedef struct tagCAU_ADR_CA0BITS {
  union {
    struct {
      unsigned CA0 : 32;
    };
  };
} typeCAU_ADR_CA0BITS;
sfr far volatile typeCAU_ADR_CA0BITS CAU_ADR_CA0bits absolute 0xE00818C8;

 typedef struct tagCAU_ADR_CA1BITS {
  union {
    struct {
      unsigned CA1 : 32;
    };
  };
} typeCAU_ADR_CA1BITS;
sfr far volatile typeCAU_ADR_CA1BITS CAU_ADR_CA1bits absolute 0xE00818CC;

 typedef struct tagCAU_ADR_CA2BITS {
  union {
    struct {
      unsigned CA2 : 32;
    };
  };
} typeCAU_ADR_CA2BITS;
sfr far volatile typeCAU_ADR_CA2BITS CAU_ADR_CA2bits absolute 0xE00818D0;

 typedef struct tagCAU_ADR_CA3BITS {
  union {
    struct {
      unsigned CA3 : 32;
    };
  };
} typeCAU_ADR_CA3BITS;
sfr far volatile typeCAU_ADR_CA3BITS CAU_ADR_CA3bits absolute 0xE00818D4;

 typedef struct tagCAU_ADR_CA4BITS {
  union {
    struct {
      unsigned CA4 : 32;
    };
  };
} typeCAU_ADR_CA4BITS;
sfr far volatile typeCAU_ADR_CA4BITS CAU_ADR_CA4bits absolute 0xE00818D8;

 typedef struct tagCAU_ADR_CA5BITS {
  union {
    struct {
      unsigned CA5 : 32;
    };
  };
} typeCAU_ADR_CA5BITS;
sfr far volatile typeCAU_ADR_CA5BITS CAU_ADR_CA5bits absolute 0xE00818DC;

 typedef struct tagCAU_ADR_CA6BITS {
  union {
    struct {
      unsigned CA6 : 32;
    };
  };
} typeCAU_ADR_CA6BITS;
sfr far volatile typeCAU_ADR_CA6BITS CAU_ADR_CA6bits absolute 0xE00818E0;

 typedef struct tagCAU_ADR_CA7BITS {
  union {
    struct {
      unsigned CA7 : 32;
    };
  };
} typeCAU_ADR_CA7BITS;
sfr far volatile typeCAU_ADR_CA7BITS CAU_ADR_CA7bits absolute 0xE00818E4;

 typedef struct tagCAU_ADR_CA8BITS {
  union {
    struct {
      unsigned CA8 : 32;
    };
  };
} typeCAU_ADR_CA8BITS;
sfr far volatile typeCAU_ADR_CA8BITS CAU_ADR_CA8bits absolute 0xE00818E8;

 typedef struct tagCAU_RADR_CASRBITS {
  union {
    struct {
      unsigned IC : 1;
      unsigned DPE : 1;
      unsigned : 26;
      unsigned VER : 4;
    };
  };
} typeCAU_RADR_CASRBITS;
sfr far volatile typeCAU_RADR_CASRBITS CAU_RADR_CASRbits absolute 0xE0081900;

 typedef struct tagCAU_RADR_CAABITS {
  union {
    struct {
      unsigned ACC : 32;
    };
  };
} typeCAU_RADR_CAABITS;
sfr far volatile typeCAU_RADR_CAABITS CAU_RADR_CAAbits absolute 0xE0081904;

 typedef struct tagCAU_RADR_CA0BITS {
  union {
    struct {
      unsigned CA0 : 32;
    };
  };
} typeCAU_RADR_CA0BITS;
sfr far volatile typeCAU_RADR_CA0BITS CAU_RADR_CA0bits absolute 0xE0081908;

 typedef struct tagCAU_RADR_CA1BITS {
  union {
    struct {
      unsigned CA1 : 32;
    };
  };
} typeCAU_RADR_CA1BITS;
sfr far volatile typeCAU_RADR_CA1BITS CAU_RADR_CA1bits absolute 0xE008190C;

 typedef struct tagCAU_RADR_CA2BITS {
  union {
    struct {
      unsigned CA2 : 32;
    };
  };
} typeCAU_RADR_CA2BITS;
sfr far volatile typeCAU_RADR_CA2BITS CAU_RADR_CA2bits absolute 0xE0081910;

 typedef struct tagCAU_RADR_CA3BITS {
  union {
    struct {
      unsigned CA3 : 32;
    };
  };
} typeCAU_RADR_CA3BITS;
sfr far volatile typeCAU_RADR_CA3BITS CAU_RADR_CA3bits absolute 0xE0081914;

 typedef struct tagCAU_RADR_CA4BITS {
  union {
    struct {
      unsigned CA4 : 32;
    };
  };
} typeCAU_RADR_CA4BITS;
sfr far volatile typeCAU_RADR_CA4BITS CAU_RADR_CA4bits absolute 0xE0081918;

 typedef struct tagCAU_RADR_CA5BITS {
  union {
    struct {
      unsigned CA5 : 32;
    };
  };
} typeCAU_RADR_CA5BITS;
sfr far volatile typeCAU_RADR_CA5BITS CAU_RADR_CA5bits absolute 0xE008191C;

 typedef struct tagCAU_RADR_CA6BITS {
  union {
    struct {
      unsigned CA6 : 32;
    };
  };
} typeCAU_RADR_CA6BITS;
sfr far volatile typeCAU_RADR_CA6BITS CAU_RADR_CA6bits absolute 0xE0081920;

 typedef struct tagCAU_RADR_CA7BITS {
  union {
    struct {
      unsigned CA7 : 32;
    };
  };
} typeCAU_RADR_CA7BITS;
sfr far volatile typeCAU_RADR_CA7BITS CAU_RADR_CA7bits absolute 0xE0081924;

 typedef struct tagCAU_RADR_CA8BITS {
  union {
    struct {
      unsigned CA8 : 32;
    };
  };
} typeCAU_RADR_CA8BITS;
sfr far volatile typeCAU_RADR_CA8BITS CAU_RADR_CA8bits absolute 0xE0081928;

 typedef struct tagCAU_XOR_CASRBITS {
  union {
    struct {
      unsigned IC : 1;
      unsigned DPE : 1;
      unsigned : 26;
      unsigned VER : 4;
    };
  };
} typeCAU_XOR_CASRBITS;
sfr far volatile typeCAU_XOR_CASRBITS CAU_XOR_CASRbits absolute 0xE0081980;

 typedef struct tagCAU_XOR_CAABITS {
  union {
    struct {
      unsigned ACC : 32;
    };
  };
} typeCAU_XOR_CAABITS;
sfr far volatile typeCAU_XOR_CAABITS CAU_XOR_CAAbits absolute 0xE0081984;

 typedef struct tagCAU_XOR_CA0BITS {
  union {
    struct {
      unsigned CA0 : 32;
    };
  };
} typeCAU_XOR_CA0BITS;
sfr far volatile typeCAU_XOR_CA0BITS CAU_XOR_CA0bits absolute 0xE0081988;

 typedef struct tagCAU_XOR_CA1BITS {
  union {
    struct {
      unsigned CA1 : 32;
    };
  };
} typeCAU_XOR_CA1BITS;
sfr far volatile typeCAU_XOR_CA1BITS CAU_XOR_CA1bits absolute 0xE008198C;

 typedef struct tagCAU_XOR_CA2BITS {
  union {
    struct {
      unsigned CA2 : 32;
    };
  };
} typeCAU_XOR_CA2BITS;
sfr far volatile typeCAU_XOR_CA2BITS CAU_XOR_CA2bits absolute 0xE0081990;

 typedef struct tagCAU_XOR_CA3BITS {
  union {
    struct {
      unsigned CA3 : 32;
    };
  };
} typeCAU_XOR_CA3BITS;
sfr far volatile typeCAU_XOR_CA3BITS CAU_XOR_CA3bits absolute 0xE0081994;

 typedef struct tagCAU_XOR_CA4BITS {
  union {
    struct {
      unsigned CA4 : 32;
    };
  };
} typeCAU_XOR_CA4BITS;
sfr far volatile typeCAU_XOR_CA4BITS CAU_XOR_CA4bits absolute 0xE0081998;

 typedef struct tagCAU_XOR_CA5BITS {
  union {
    struct {
      unsigned CA5 : 32;
    };
  };
} typeCAU_XOR_CA5BITS;
sfr far volatile typeCAU_XOR_CA5BITS CAU_XOR_CA5bits absolute 0xE008199C;

 typedef struct tagCAU_XOR_CA6BITS {
  union {
    struct {
      unsigned CA6 : 32;
    };
  };
} typeCAU_XOR_CA6BITS;
sfr far volatile typeCAU_XOR_CA6BITS CAU_XOR_CA6bits absolute 0xE00819A0;

 typedef struct tagCAU_XOR_CA7BITS {
  union {
    struct {
      unsigned CA7 : 32;
    };
  };
} typeCAU_XOR_CA7BITS;
sfr far volatile typeCAU_XOR_CA7BITS CAU_XOR_CA7bits absolute 0xE00819A4;

 typedef struct tagCAU_XOR_CA8BITS {
  union {
    struct {
      unsigned CA8 : 32;
    };
  };
} typeCAU_XOR_CA8BITS;
sfr far volatile typeCAU_XOR_CA8BITS CAU_XOR_CA8bits absolute 0xE00819A8;

 typedef struct tagCAU_ROTL_CASRBITS {
  union {
    struct {
      unsigned IC : 1;
      unsigned DPE : 1;
      unsigned : 26;
      unsigned VER : 4;
    };
  };
} typeCAU_ROTL_CASRBITS;
sfr far volatile typeCAU_ROTL_CASRBITS CAU_ROTL_CASRbits absolute 0xE00819C0;

 typedef struct tagCAU_ROTL_CAABITS {
  union {
    struct {
      unsigned ACC : 32;
    };
  };
} typeCAU_ROTL_CAABITS;
sfr far volatile typeCAU_ROTL_CAABITS CAU_ROTL_CAAbits absolute 0xE00819C4;

 typedef struct tagCAU_ROTL_CA0BITS {
  union {
    struct {
      unsigned CA0 : 32;
    };
  };
} typeCAU_ROTL_CA0BITS;
sfr far volatile typeCAU_ROTL_CA0BITS CAU_ROTL_CA0bits absolute 0xE00819C8;

 typedef struct tagCAU_ROTL_CA1BITS {
  union {
    struct {
      unsigned CA1 : 32;
    };
  };
} typeCAU_ROTL_CA1BITS;
sfr far volatile typeCAU_ROTL_CA1BITS CAU_ROTL_CA1bits absolute 0xE00819CC;

 typedef struct tagCAU_ROTL_CA2BITS {
  union {
    struct {
      unsigned CA2 : 32;
    };
  };
} typeCAU_ROTL_CA2BITS;
sfr far volatile typeCAU_ROTL_CA2BITS CAU_ROTL_CA2bits absolute 0xE00819D0;

 typedef struct tagCAU_ROTL_CA3BITS {
  union {
    struct {
      unsigned CA3 : 32;
    };
  };
} typeCAU_ROTL_CA3BITS;
sfr far volatile typeCAU_ROTL_CA3BITS CAU_ROTL_CA3bits absolute 0xE00819D4;

 typedef struct tagCAU_ROTL_CA4BITS {
  union {
    struct {
      unsigned CA4 : 32;
    };
  };
} typeCAU_ROTL_CA4BITS;
sfr far volatile typeCAU_ROTL_CA4BITS CAU_ROTL_CA4bits absolute 0xE00819D8;

 typedef struct tagCAU_ROTL_CA5BITS {
  union {
    struct {
      unsigned CA5 : 32;
    };
  };
} typeCAU_ROTL_CA5BITS;
sfr far volatile typeCAU_ROTL_CA5BITS CAU_ROTL_CA5bits absolute 0xE00819DC;

 typedef struct tagCAU_ROTL_CA6BITS {
  union {
    struct {
      unsigned CA6 : 32;
    };
  };
} typeCAU_ROTL_CA6BITS;
sfr far volatile typeCAU_ROTL_CA6BITS CAU_ROTL_CA6bits absolute 0xE00819E0;

 typedef struct tagCAU_ROTL_CA7BITS {
  union {
    struct {
      unsigned CA7 : 32;
    };
  };
} typeCAU_ROTL_CA7BITS;
sfr far volatile typeCAU_ROTL_CA7BITS CAU_ROTL_CA7bits absolute 0xE00819E4;

 typedef struct tagCAU_ROTL_CA8BITS {
  union {
    struct {
      unsigned CA8 : 32;
    };
  };
} typeCAU_ROTL_CA8BITS;
sfr far volatile typeCAU_ROTL_CA8BITS CAU_ROTL_CA8bits absolute 0xE00819E8;

 typedef struct tagCAU_AESC_CASRBITS {
  union {
    struct {
      unsigned IC : 1;
      unsigned DPE : 1;
      unsigned : 26;
      unsigned VER : 4;
    };
  };
} typeCAU_AESC_CASRBITS;
sfr far volatile typeCAU_AESC_CASRBITS CAU_AESC_CASRbits absolute 0xE0081B00;

 typedef struct tagCAU_AESC_CAABITS {
  union {
    struct {
      unsigned ACC : 32;
    };
  };
} typeCAU_AESC_CAABITS;
sfr far volatile typeCAU_AESC_CAABITS CAU_AESC_CAAbits absolute 0xE0081B04;

 typedef struct tagCAU_AESC_CA0BITS {
  union {
    struct {
      unsigned CA0 : 32;
    };
  };
} typeCAU_AESC_CA0BITS;
sfr far volatile typeCAU_AESC_CA0BITS CAU_AESC_CA0bits absolute 0xE0081B08;

 typedef struct tagCAU_AESC_CA1BITS {
  union {
    struct {
      unsigned CA1 : 32;
    };
  };
} typeCAU_AESC_CA1BITS;
sfr far volatile typeCAU_AESC_CA1BITS CAU_AESC_CA1bits absolute 0xE0081B0C;

 typedef struct tagCAU_AESC_CA2BITS {
  union {
    struct {
      unsigned CA2 : 32;
    };
  };
} typeCAU_AESC_CA2BITS;
sfr far volatile typeCAU_AESC_CA2BITS CAU_AESC_CA2bits absolute 0xE0081B10;

 typedef struct tagCAU_AESC_CA3BITS {
  union {
    struct {
      unsigned CA3 : 32;
    };
  };
} typeCAU_AESC_CA3BITS;
sfr far volatile typeCAU_AESC_CA3BITS CAU_AESC_CA3bits absolute 0xE0081B14;

 typedef struct tagCAU_AESC_CA4BITS {
  union {
    struct {
      unsigned CA4 : 32;
    };
  };
} typeCAU_AESC_CA4BITS;
sfr far volatile typeCAU_AESC_CA4BITS CAU_AESC_CA4bits absolute 0xE0081B18;

 typedef struct tagCAU_AESC_CA5BITS {
  union {
    struct {
      unsigned CA5 : 32;
    };
  };
} typeCAU_AESC_CA5BITS;
sfr far volatile typeCAU_AESC_CA5BITS CAU_AESC_CA5bits absolute 0xE0081B1C;

 typedef struct tagCAU_AESC_CA6BITS {
  union {
    struct {
      unsigned CA6 : 32;
    };
  };
} typeCAU_AESC_CA6BITS;
sfr far volatile typeCAU_AESC_CA6BITS CAU_AESC_CA6bits absolute 0xE0081B20;

 typedef struct tagCAU_AESC_CA7BITS {
  union {
    struct {
      unsigned CA7 : 32;
    };
  };
} typeCAU_AESC_CA7BITS;
sfr far volatile typeCAU_AESC_CA7BITS CAU_AESC_CA7bits absolute 0xE0081B24;

 typedef struct tagCAU_AESC_CA8BITS {
  union {
    struct {
      unsigned CA8 : 32;
    };
  };
} typeCAU_AESC_CA8BITS;
sfr far volatile typeCAU_AESC_CA8BITS CAU_AESC_CA8bits absolute 0xE0081B28;

 typedef struct tagCAU_AESIC_CASRBITS {
  union {
    struct {
      unsigned IC : 1;
      unsigned DPE : 1;
      unsigned : 26;
      unsigned VER : 4;
    };
  };
} typeCAU_AESIC_CASRBITS;
sfr far volatile typeCAU_AESIC_CASRBITS CAU_AESIC_CASRbits absolute 0xE0081B40;

 typedef struct tagCAU_AESIC_CAABITS {
  union {
    struct {
      unsigned ACC : 32;
    };
  };
} typeCAU_AESIC_CAABITS;
sfr far volatile typeCAU_AESIC_CAABITS CAU_AESIC_CAAbits absolute 0xE0081B44;

 typedef struct tagCAU_AESIC_CA0BITS {
  union {
    struct {
      unsigned CA0 : 32;
    };
  };
} typeCAU_AESIC_CA0BITS;
sfr far volatile typeCAU_AESIC_CA0BITS CAU_AESIC_CA0bits absolute 0xE0081B48;

 typedef struct tagCAU_AESIC_CA1BITS {
  union {
    struct {
      unsigned CA1 : 32;
    };
  };
} typeCAU_AESIC_CA1BITS;
sfr far volatile typeCAU_AESIC_CA1BITS CAU_AESIC_CA1bits absolute 0xE0081B4C;

 typedef struct tagCAU_AESIC_CA2BITS {
  union {
    struct {
      unsigned CA2 : 32;
    };
  };
} typeCAU_AESIC_CA2BITS;
sfr far volatile typeCAU_AESIC_CA2BITS CAU_AESIC_CA2bits absolute 0xE0081B50;

 typedef struct tagCAU_AESIC_CA3BITS {
  union {
    struct {
      unsigned CA3 : 32;
    };
  };
} typeCAU_AESIC_CA3BITS;
sfr far volatile typeCAU_AESIC_CA3BITS CAU_AESIC_CA3bits absolute 0xE0081B54;

 typedef struct tagCAU_AESIC_CA4BITS {
  union {
    struct {
      unsigned CA4 : 32;
    };
  };
} typeCAU_AESIC_CA4BITS;
sfr far volatile typeCAU_AESIC_CA4BITS CAU_AESIC_CA4bits absolute 0xE0081B58;

 typedef struct tagCAU_AESIC_CA5BITS {
  union {
    struct {
      unsigned CA5 : 32;
    };
  };
} typeCAU_AESIC_CA5BITS;
sfr far volatile typeCAU_AESIC_CA5BITS CAU_AESIC_CA5bits absolute 0xE0081B5C;

 typedef struct tagCAU_AESIC_CA6BITS {
  union {
    struct {
      unsigned CA6 : 32;
    };
  };
} typeCAU_AESIC_CA6BITS;
sfr far volatile typeCAU_AESIC_CA6BITS CAU_AESIC_CA6bits absolute 0xE0081B60;

 typedef struct tagCAU_AESIC_CA7BITS {
  union {
    struct {
      unsigned CA7 : 32;
    };
  };
} typeCAU_AESIC_CA7BITS;
sfr far volatile typeCAU_AESIC_CA7BITS CAU_AESIC_CA7bits absolute 0xE0081B64;

 typedef struct tagCAU_AESIC_CA8BITS {
  union {
    struct {
      unsigned CA8 : 32;
    };
  };
} typeCAU_AESIC_CA8BITS;
sfr far volatile typeCAU_AESIC_CA8BITS CAU_AESIC_CA8bits absolute 0xE0081B68;

 typedef struct tagLMEM_PCCCRBITS {
  union {
    struct {
      unsigned ENCACHE : 1;
      unsigned ENWRBUF : 1;
      unsigned PCCR2 : 1;
      unsigned PCCR3 : 1;
      unsigned : 20;
      unsigned INVW0 : 1;
      unsigned PUSHW0 : 1;
      unsigned INVW1 : 1;
      unsigned PUSHW1 : 1;
      unsigned : 3;
      unsigned GO : 1;
    };
  };
} typeLMEM_PCCCRBITS;
sfr far volatile typeLMEM_PCCCRBITS LMEM_PCCCRbits absolute 0xE0082000;

 typedef struct tagLMEM_PCCLCRBITS {
  union {
    struct {
      unsigned LGO : 1;
      unsigned : 1;
      unsigned CACHEADDR : 10;
      unsigned : 2;
      unsigned WSEL : 1;
      unsigned : 1;
      unsigned TDSEL : 1;
      unsigned : 3;
      unsigned LCIVB : 1;
      unsigned LCIMB : 1;
      unsigned LCWAY : 1;
      unsigned : 1;
      unsigned LCMD : 2;
      unsigned LADSEL : 1;
      unsigned LACC : 1;
      unsigned : 4;
    };
  };
} typeLMEM_PCCLCRBITS;
sfr far volatile typeLMEM_PCCLCRBITS LMEM_PCCLCRbits absolute 0xE0082004;

 typedef struct tagLMEM_PCCSARBITS {
  union {
    struct {
      unsigned LGO : 1;
      unsigned : 1;
      unsigned PHYADDR : 30;
    };
  };
} typeLMEM_PCCSARBITS;
sfr far volatile typeLMEM_PCCSARBITS LMEM_PCCSARbits absolute 0xE0082008;

 typedef struct tagLMEM_PCCCVRBITS {
  union {
    struct {
      unsigned DATA : 32;
    };
  };
} typeLMEM_PCCCVRBITS;
sfr far volatile typeLMEM_PCCCVRBITS LMEM_PCCCVRbits absolute 0xE008200C;

 typedef struct tagLMEM_PCCRMRBITS {
  union {
    struct {
      unsigned R15 : 2;
      unsigned R14 : 2;
      unsigned R13 : 2;
      unsigned R12 : 2;
      unsigned R11 : 2;
      unsigned R10 : 2;
      unsigned R9 : 2;
      unsigned R8 : 2;
      unsigned R7 : 2;
      unsigned R6 : 2;
      unsigned R5 : 2;
      unsigned R4 : 2;
      unsigned R3 : 2;
      unsigned R2 : 2;
      unsigned R1 : 2;
      unsigned R0 : 2;
    };
  };
} typeLMEM_PCCRMRBITS;
sfr far volatile typeLMEM_PCCRMRBITS LMEM_PCCRMRbits absolute 0xE0082020;

 typedef struct tagLMEM_PSCCRBITS {
  union {
    struct {
      unsigned ENCACHE : 1;
      unsigned ENWRBUF : 1;
      unsigned : 22;
      unsigned INVW0 : 1;
      unsigned PUSHW0 : 1;
      unsigned INVW1 : 1;
      unsigned PUSHW1 : 1;
      unsigned : 3;
      unsigned GO : 1;
    };
  };
} typeLMEM_PSCCRBITS;
sfr far volatile typeLMEM_PSCCRBITS LMEM_PSCCRbits absolute 0xE0082800;

 typedef struct tagLMEM_PSCLCRBITS {
  union {
    struct {
      unsigned LGO : 1;
      unsigned : 1;
      unsigned CACHEADDR : 10;
      unsigned : 2;
      unsigned WSEL : 1;
      unsigned : 1;
      unsigned TDSEL : 1;
      unsigned : 3;
      unsigned LCIVB : 1;
      unsigned LCIMB : 1;
      unsigned LCWAY : 1;
      unsigned : 1;
      unsigned LCMD : 2;
      unsigned LADSEL : 1;
      unsigned LACC : 1;
      unsigned : 4;
    };
  };
} typeLMEM_PSCLCRBITS;
sfr far volatile typeLMEM_PSCLCRBITS LMEM_PSCLCRbits absolute 0xE0082804;

 typedef struct tagLMEM_PSCSARBITS {
  union {
    struct {
      unsigned LGO : 1;
      unsigned : 1;
      unsigned PHYADDR : 30;
    };
  };
} typeLMEM_PSCSARBITS;
sfr far volatile typeLMEM_PSCSARBITS LMEM_PSCSARbits absolute 0xE0082808;

 typedef struct tagLMEM_PSCCVRBITS {
  union {
    struct {
      unsigned DATA : 32;
    };
  };
} typeLMEM_PSCCVRBITS;
sfr far volatile typeLMEM_PSCCVRBITS LMEM_PSCCVRbits absolute 0xE008280C;

 typedef struct tagLMEM_PSCRMRBITS {
  union {
    struct {
      unsigned R15 : 2;
      unsigned R14 : 2;
      unsigned R13 : 2;
      unsigned R12 : 2;
      unsigned R11 : 2;
      unsigned R10 : 2;
      unsigned R9 : 2;
      unsigned R8 : 2;
      unsigned R7 : 2;
      unsigned R6 : 2;
      unsigned R5 : 2;
      unsigned R4 : 2;
      unsigned R3 : 2;
      unsigned R2 : 2;
      unsigned R1 : 2;
      unsigned R0 : 2;
    };
  };
} typeLMEM_PSCRMRBITS;
sfr far volatile typeLMEM_PSCRMRBITS LMEM_PSCRMRbits absolute 0xE0082820;

 typedef struct tagNVIC_ICTRBITS {
  union {
    struct {
      unsigned INTLINESNUM : 4;
      unsigned : 28;
    };
  };
} typeNVIC_ICTRBITS;
sfr far volatile typeNVIC_ICTRBITS NVIC_ICTRbits absolute 0xE000E004;

 typedef struct tagNVIC_STIRBITS {
  union {
    struct {
      unsigned INTID : 9;
      unsigned : 23;
    };
  };
} typeNVIC_STIRBITS;
sfr far volatile typeNVIC_STIRBITS NVIC_STIRbits absolute 0xE000EF00;

 typedef struct tagNVIC_ISER0BITS {
  union {
    struct {
      unsigned SETENA : 32;
    };
  };
} typeNVIC_ISER0BITS;
sfr far volatile typeNVIC_ISER0BITS NVIC_ISER0bits absolute 0xE000E100;

 typedef struct tagNVIC_ISER1BITS {
  union {
    struct {
      unsigned SETENA : 32;
    };
  };
} typeNVIC_ISER1BITS;
sfr far volatile typeNVIC_ISER1BITS NVIC_ISER1bits absolute 0xE000E104;

 typedef struct tagNVIC_ISER2BITS {
  union {
    struct {
      unsigned SETENA : 32;
    };
  };
} typeNVIC_ISER2BITS;
sfr far volatile typeNVIC_ISER2BITS NVIC_ISER2bits absolute 0xE000E108;

 typedef struct tagNVIC_ISER3BITS {
  union {
    struct {
      unsigned SETENA : 32;
    };
  };
} typeNVIC_ISER3BITS;
sfr far volatile typeNVIC_ISER3BITS NVIC_ISER3bits absolute 0xE000E10C;

 typedef struct tagNVIC_ISER4BITS {
  union {
    struct {
      unsigned SETENA : 32;
    };
  };
} typeNVIC_ISER4BITS;
sfr far volatile typeNVIC_ISER4BITS NVIC_ISER4bits absolute 0xE000E110;

 typedef struct tagNVIC_ISER5BITS {
  union {
    struct {
      unsigned SETENA : 32;
    };
  };
} typeNVIC_ISER5BITS;
sfr far volatile typeNVIC_ISER5BITS NVIC_ISER5bits absolute 0xE000E114;

 typedef struct tagNVIC_ISER6BITS {
  union {
    struct {
      unsigned SETENA : 32;
    };
  };
} typeNVIC_ISER6BITS;
sfr far volatile typeNVIC_ISER6BITS NVIC_ISER6bits absolute 0xE000E118;

 typedef struct tagNVIC_ISER7BITS {
  union {
    struct {
      unsigned SETENA : 32;
    };
  };
} typeNVIC_ISER7BITS;
sfr far volatile typeNVIC_ISER7BITS NVIC_ISER7bits absolute 0xE000E11C;

 typedef struct tagNVIC_ISER8BITS {
  union {
    struct {
      unsigned SETENA : 32;
    };
  };
} typeNVIC_ISER8BITS;
sfr far volatile typeNVIC_ISER8BITS NVIC_ISER8bits absolute 0xE000E120;

 typedef struct tagNVIC_ISER9BITS {
  union {
    struct {
      unsigned SETENA : 32;
    };
  };
} typeNVIC_ISER9BITS;
sfr far volatile typeNVIC_ISER9BITS NVIC_ISER9bits absolute 0xE000E124;

 typedef struct tagNVIC_ISER10BITS {
  union {
    struct {
      unsigned SETENA : 32;
    };
  };
} typeNVIC_ISER10BITS;
sfr far volatile typeNVIC_ISER10BITS NVIC_ISER10bits absolute 0xE000E128;

 typedef struct tagNVIC_ISER11BITS {
  union {
    struct {
      unsigned SETENA : 32;
    };
  };
} typeNVIC_ISER11BITS;
sfr far volatile typeNVIC_ISER11BITS NVIC_ISER11bits absolute 0xE000E12C;

 typedef struct tagNVIC_ISER12BITS {
  union {
    struct {
      unsigned SETENA : 32;
    };
  };
} typeNVIC_ISER12BITS;
sfr far volatile typeNVIC_ISER12BITS NVIC_ISER12bits absolute 0xE000E130;

 typedef struct tagNVIC_ISER13BITS {
  union {
    struct {
      unsigned SETENA : 32;
    };
  };
} typeNVIC_ISER13BITS;
sfr far volatile typeNVIC_ISER13BITS NVIC_ISER13bits absolute 0xE000E134;

 typedef struct tagNVIC_ISER14BITS {
  union {
    struct {
      unsigned SETENA : 32;
    };
  };
} typeNVIC_ISER14BITS;
sfr far volatile typeNVIC_ISER14BITS NVIC_ISER14bits absolute 0xE000E138;

 typedef struct tagNVIC_ISER15BITS {
  union {
    struct {
      unsigned SETENA : 32;
    };
  };
} typeNVIC_ISER15BITS;
sfr far volatile typeNVIC_ISER15BITS NVIC_ISER15bits absolute 0xE000E13C;

 typedef struct tagNVIC_ICER0BITS {
  union {
    struct {
      unsigned CLRENA : 32;
    };
  };
} typeNVIC_ICER0BITS;
sfr far volatile typeNVIC_ICER0BITS NVIC_ICER0bits absolute 0xE000E180;

 typedef struct tagNVIC_ICER1BITS {
  union {
    struct {
      unsigned CLRENA : 32;
    };
  };
} typeNVIC_ICER1BITS;
sfr far volatile typeNVIC_ICER1BITS NVIC_ICER1bits absolute 0xE000E184;

 typedef struct tagNVIC_ICER2BITS {
  union {
    struct {
      unsigned CLRENA : 32;
    };
  };
} typeNVIC_ICER2BITS;
sfr far volatile typeNVIC_ICER2BITS NVIC_ICER2bits absolute 0xE000E188;

 typedef struct tagNVIC_ICER3BITS {
  union {
    struct {
      unsigned CLRENA : 32;
    };
  };
} typeNVIC_ICER3BITS;
sfr far volatile typeNVIC_ICER3BITS NVIC_ICER3bits absolute 0xE000E18C;

 typedef struct tagNVIC_ICER4BITS {
  union {
    struct {
      unsigned CLRENA : 32;
    };
  };
} typeNVIC_ICER4BITS;
sfr far volatile typeNVIC_ICER4BITS NVIC_ICER4bits absolute 0xE000E190;

 typedef struct tagNVIC_ICER5BITS {
  union {
    struct {
      unsigned CLRENA : 32;
    };
  };
} typeNVIC_ICER5BITS;
sfr far volatile typeNVIC_ICER5BITS NVIC_ICER5bits absolute 0xE000E194;

 typedef struct tagNVIC_ICER6BITS {
  union {
    struct {
      unsigned CLRENA : 32;
    };
  };
} typeNVIC_ICER6BITS;
sfr far volatile typeNVIC_ICER6BITS NVIC_ICER6bits absolute 0xE000E198;

 typedef struct tagNVIC_ICER7BITS {
  union {
    struct {
      unsigned CLRENA : 32;
    };
  };
} typeNVIC_ICER7BITS;
sfr far volatile typeNVIC_ICER7BITS NVIC_ICER7bits absolute 0xE000E19C;

 typedef struct tagNVIC_ICER8BITS {
  union {
    struct {
      unsigned CLRENA : 32;
    };
  };
} typeNVIC_ICER8BITS;
sfr far volatile typeNVIC_ICER8BITS NVIC_ICER8bits absolute 0xE000E1A0;

 typedef struct tagNVIC_ICER9BITS {
  union {
    struct {
      unsigned CLRENA : 32;
    };
  };
} typeNVIC_ICER9BITS;
sfr far volatile typeNVIC_ICER9BITS NVIC_ICER9bits absolute 0xE000E1A4;

 typedef struct tagNVIC_ICER10BITS {
  union {
    struct {
      unsigned CLRENA : 32;
    };
  };
} typeNVIC_ICER10BITS;
sfr far volatile typeNVIC_ICER10BITS NVIC_ICER10bits absolute 0xE000E1A8;

 typedef struct tagNVIC_ICER11BITS {
  union {
    struct {
      unsigned CLRENA : 32;
    };
  };
} typeNVIC_ICER11BITS;
sfr far volatile typeNVIC_ICER11BITS NVIC_ICER11bits absolute 0xE000E1AC;

 typedef struct tagNVIC_ICER12BITS {
  union {
    struct {
      unsigned CLRENA : 32;
    };
  };
} typeNVIC_ICER12BITS;
sfr far volatile typeNVIC_ICER12BITS NVIC_ICER12bits absolute 0xE000E1B0;

 typedef struct tagNVIC_ICER13BITS {
  union {
    struct {
      unsigned CLRENA : 32;
    };
  };
} typeNVIC_ICER13BITS;
sfr far volatile typeNVIC_ICER13BITS NVIC_ICER13bits absolute 0xE000E1B4;

 typedef struct tagNVIC_ICER14BITS {
  union {
    struct {
      unsigned CLRENA : 32;
    };
  };
} typeNVIC_ICER14BITS;
sfr far volatile typeNVIC_ICER14BITS NVIC_ICER14bits absolute 0xE000E1B8;

 typedef struct tagNVIC_ICER15BITS {
  union {
    struct {
      unsigned CLRENA : 32;
    };
  };
} typeNVIC_ICER15BITS;
sfr far volatile typeNVIC_ICER15BITS NVIC_ICER15bits absolute 0xE000E1BC;

 typedef struct tagNVIC_ISPR0BITS {
  union {
    struct {
      unsigned SETPEND : 32;
    };
  };
} typeNVIC_ISPR0BITS;
sfr far volatile typeNVIC_ISPR0BITS NVIC_ISPR0bits absolute 0xE000E200;

 typedef struct tagNVIC_ISPR1BITS {
  union {
    struct {
      unsigned SETPEND : 32;
    };
  };
} typeNVIC_ISPR1BITS;
sfr far volatile typeNVIC_ISPR1BITS NVIC_ISPR1bits absolute 0xE000E204;

 typedef struct tagNVIC_ISPR2BITS {
  union {
    struct {
      unsigned SETPEND : 32;
    };
  };
} typeNVIC_ISPR2BITS;
sfr far volatile typeNVIC_ISPR2BITS NVIC_ISPR2bits absolute 0xE000E208;

 typedef struct tagNVIC_ISPR3BITS {
  union {
    struct {
      unsigned SETPEND : 32;
    };
  };
} typeNVIC_ISPR3BITS;
sfr far volatile typeNVIC_ISPR3BITS NVIC_ISPR3bits absolute 0xE000E20C;

 typedef struct tagNVIC_ISPR4BITS {
  union {
    struct {
      unsigned SETPEND : 32;
    };
  };
} typeNVIC_ISPR4BITS;
sfr far volatile typeNVIC_ISPR4BITS NVIC_ISPR4bits absolute 0xE000E210;

 typedef struct tagNVIC_ISPR5BITS {
  union {
    struct {
      unsigned SETPEND : 32;
    };
  };
} typeNVIC_ISPR5BITS;
sfr far volatile typeNVIC_ISPR5BITS NVIC_ISPR5bits absolute 0xE000E214;

 typedef struct tagNVIC_ISPR6BITS {
  union {
    struct {
      unsigned SETPEND : 32;
    };
  };
} typeNVIC_ISPR6BITS;
sfr far volatile typeNVIC_ISPR6BITS NVIC_ISPR6bits absolute 0xE000E218;

 typedef struct tagNVIC_ISPR7BITS {
  union {
    struct {
      unsigned SETPEND : 32;
    };
  };
} typeNVIC_ISPR7BITS;
sfr far volatile typeNVIC_ISPR7BITS NVIC_ISPR7bits absolute 0xE000E21C;

 typedef struct tagNVIC_ISPR8BITS {
  union {
    struct {
      unsigned SETPEND : 32;
    };
  };
} typeNVIC_ISPR8BITS;
sfr far volatile typeNVIC_ISPR8BITS NVIC_ISPR8bits absolute 0xE000E220;

 typedef struct tagNVIC_ISPR9BITS {
  union {
    struct {
      unsigned SETPEND : 32;
    };
  };
} typeNVIC_ISPR9BITS;
sfr far volatile typeNVIC_ISPR9BITS NVIC_ISPR9bits absolute 0xE000E224;

 typedef struct tagNVIC_ISPR10BITS {
  union {
    struct {
      unsigned SETPEND : 32;
    };
  };
} typeNVIC_ISPR10BITS;
sfr far volatile typeNVIC_ISPR10BITS NVIC_ISPR10bits absolute 0xE000E228;

 typedef struct tagNVIC_ISPR11BITS {
  union {
    struct {
      unsigned SETPEND : 32;
    };
  };
} typeNVIC_ISPR11BITS;
sfr far volatile typeNVIC_ISPR11BITS NVIC_ISPR11bits absolute 0xE000E22C;

 typedef struct tagNVIC_ISPR12BITS {
  union {
    struct {
      unsigned SETPEND : 32;
    };
  };
} typeNVIC_ISPR12BITS;
sfr far volatile typeNVIC_ISPR12BITS NVIC_ISPR12bits absolute 0xE000E230;

 typedef struct tagNVIC_ISPR13BITS {
  union {
    struct {
      unsigned SETPEND : 32;
    };
  };
} typeNVIC_ISPR13BITS;
sfr far volatile typeNVIC_ISPR13BITS NVIC_ISPR13bits absolute 0xE000E234;

 typedef struct tagNVIC_ISPR14BITS {
  union {
    struct {
      unsigned SETPEND : 32;
    };
  };
} typeNVIC_ISPR14BITS;
sfr far volatile typeNVIC_ISPR14BITS NVIC_ISPR14bits absolute 0xE000E238;

 typedef struct tagNVIC_ISPR15BITS {
  union {
    struct {
      unsigned SETPEND : 32;
    };
  };
} typeNVIC_ISPR15BITS;
sfr far volatile typeNVIC_ISPR15BITS NVIC_ISPR15bits absolute 0xE000E23C;

 typedef struct tagNVIC_ICPR0BITS {
  union {
    struct {
      unsigned CLRPEND : 32;
    };
  };
} typeNVIC_ICPR0BITS;
sfr far volatile typeNVIC_ICPR0BITS NVIC_ICPR0bits absolute 0xE000E280;

 typedef struct tagNVIC_ICPR1BITS {
  union {
    struct {
      unsigned CLRPEND : 32;
    };
  };
} typeNVIC_ICPR1BITS;
sfr far volatile typeNVIC_ICPR1BITS NVIC_ICPR1bits absolute 0xE000E284;

 typedef struct tagNVIC_ICPR2BITS {
  union {
    struct {
      unsigned CLRPEND : 32;
    };
  };
} typeNVIC_ICPR2BITS;
sfr far volatile typeNVIC_ICPR2BITS NVIC_ICPR2bits absolute 0xE000E288;

 typedef struct tagNVIC_ICPR3BITS {
  union {
    struct {
      unsigned CLRPEND : 32;
    };
  };
} typeNVIC_ICPR3BITS;
sfr far volatile typeNVIC_ICPR3BITS NVIC_ICPR3bits absolute 0xE000E28C;

 typedef struct tagNVIC_ICPR4BITS {
  union {
    struct {
      unsigned CLRPEND : 32;
    };
  };
} typeNVIC_ICPR4BITS;
sfr far volatile typeNVIC_ICPR4BITS NVIC_ICPR4bits absolute 0xE000E290;

 typedef struct tagNVIC_ICPR5BITS {
  union {
    struct {
      unsigned CLRPEND : 32;
    };
  };
} typeNVIC_ICPR5BITS;
sfr far volatile typeNVIC_ICPR5BITS NVIC_ICPR5bits absolute 0xE000E294;

 typedef struct tagNVIC_ICPR6BITS {
  union {
    struct {
      unsigned CLRPEND : 32;
    };
  };
} typeNVIC_ICPR6BITS;
sfr far volatile typeNVIC_ICPR6BITS NVIC_ICPR6bits absolute 0xE000E298;

 typedef struct tagNVIC_ICPR7BITS {
  union {
    struct {
      unsigned CLRPEND : 32;
    };
  };
} typeNVIC_ICPR7BITS;
sfr far volatile typeNVIC_ICPR7BITS NVIC_ICPR7bits absolute 0xE000E29C;

 typedef struct tagNVIC_ICPR8BITS {
  union {
    struct {
      unsigned CLRPEND : 32;
    };
  };
} typeNVIC_ICPR8BITS;
sfr far volatile typeNVIC_ICPR8BITS NVIC_ICPR8bits absolute 0xE000E2A0;

 typedef struct tagNVIC_ICPR9BITS {
  union {
    struct {
      unsigned CLRPEND : 32;
    };
  };
} typeNVIC_ICPR9BITS;
sfr far volatile typeNVIC_ICPR9BITS NVIC_ICPR9bits absolute 0xE000E2A4;

 typedef struct tagNVIC_ICPR10BITS {
  union {
    struct {
      unsigned CLRPEND : 32;
    };
  };
} typeNVIC_ICPR10BITS;
sfr far volatile typeNVIC_ICPR10BITS NVIC_ICPR10bits absolute 0xE000E2A8;

 typedef struct tagNVIC_ICPR11BITS {
  union {
    struct {
      unsigned CLRPEND : 32;
    };
  };
} typeNVIC_ICPR11BITS;
sfr far volatile typeNVIC_ICPR11BITS NVIC_ICPR11bits absolute 0xE000E2AC;

 typedef struct tagNVIC_ICPR12BITS {
  union {
    struct {
      unsigned CLRPEND : 32;
    };
  };
} typeNVIC_ICPR12BITS;
sfr far volatile typeNVIC_ICPR12BITS NVIC_ICPR12bits absolute 0xE000E2B0;

 typedef struct tagNVIC_ICPR13BITS {
  union {
    struct {
      unsigned CLRPEND : 32;
    };
  };
} typeNVIC_ICPR13BITS;
sfr far volatile typeNVIC_ICPR13BITS NVIC_ICPR13bits absolute 0xE000E2B4;

 typedef struct tagNVIC_ICPR14BITS {
  union {
    struct {
      unsigned CLRPEND : 32;
    };
  };
} typeNVIC_ICPR14BITS;
sfr far volatile typeNVIC_ICPR14BITS NVIC_ICPR14bits absolute 0xE000E2B8;

 typedef struct tagNVIC_ICPR15BITS {
  union {
    struct {
      unsigned CLRPEND : 32;
    };
  };
} typeNVIC_ICPR15BITS;
sfr far volatile typeNVIC_ICPR15BITS NVIC_ICPR15bits absolute 0xE000E2BC;

 typedef struct tagNVIC_IABR0BITS {
  union {
    struct {
      unsigned ACTIVE : 32;
    };
  };
} typeNVIC_IABR0BITS;
sfr far volatile typeNVIC_IABR0BITS NVIC_IABR0bits absolute 0xE000E300;

 typedef struct tagNVIC_IABR1BITS {
  union {
    struct {
      unsigned ACTIVE : 32;
    };
  };
} typeNVIC_IABR1BITS;
sfr far volatile typeNVIC_IABR1BITS NVIC_IABR1bits absolute 0xE000E304;

 typedef struct tagNVIC_IABR2BITS {
  union {
    struct {
      unsigned ACTIVE : 32;
    };
  };
} typeNVIC_IABR2BITS;
sfr far volatile typeNVIC_IABR2BITS NVIC_IABR2bits absolute 0xE000E308;

 typedef struct tagNVIC_IABR3BITS {
  union {
    struct {
      unsigned ACTIVE : 32;
    };
  };
} typeNVIC_IABR3BITS;
sfr far volatile typeNVIC_IABR3BITS NVIC_IABR3bits absolute 0xE000E30C;

 typedef struct tagNVIC_IABR4BITS {
  union {
    struct {
      unsigned ACTIVE : 32;
    };
  };
} typeNVIC_IABR4BITS;
sfr far volatile typeNVIC_IABR4BITS NVIC_IABR4bits absolute 0xE000E310;

 typedef struct tagNVIC_IABR5BITS {
  union {
    struct {
      unsigned ACTIVE : 32;
    };
  };
} typeNVIC_IABR5BITS;
sfr far volatile typeNVIC_IABR5BITS NVIC_IABR5bits absolute 0xE000E314;

 typedef struct tagNVIC_IABR6BITS {
  union {
    struct {
      unsigned ACTIVE : 32;
    };
  };
} typeNVIC_IABR6BITS;
sfr far volatile typeNVIC_IABR6BITS NVIC_IABR6bits absolute 0xE000E318;

 typedef struct tagNVIC_IABR7BITS {
  union {
    struct {
      unsigned ACTIVE : 32;
    };
  };
} typeNVIC_IABR7BITS;
sfr far volatile typeNVIC_IABR7BITS NVIC_IABR7bits absolute 0xE000E31C;

 typedef struct tagNVIC_IABR8BITS {
  union {
    struct {
      unsigned ACTIVE : 32;
    };
  };
} typeNVIC_IABR8BITS;
sfr far volatile typeNVIC_IABR8BITS NVIC_IABR8bits absolute 0xE000E320;

 typedef struct tagNVIC_IABR9BITS {
  union {
    struct {
      unsigned ACTIVE : 32;
    };
  };
} typeNVIC_IABR9BITS;
sfr far volatile typeNVIC_IABR9BITS NVIC_IABR9bits absolute 0xE000E324;

 typedef struct tagNVIC_IABR10BITS {
  union {
    struct {
      unsigned ACTIVE : 32;
    };
  };
} typeNVIC_IABR10BITS;
sfr far volatile typeNVIC_IABR10BITS NVIC_IABR10bits absolute 0xE000E328;

 typedef struct tagNVIC_IABR11BITS {
  union {
    struct {
      unsigned ACTIVE : 32;
    };
  };
} typeNVIC_IABR11BITS;
sfr far volatile typeNVIC_IABR11BITS NVIC_IABR11bits absolute 0xE000E32C;

 typedef struct tagNVIC_IABR12BITS {
  union {
    struct {
      unsigned ACTIVE : 32;
    };
  };
} typeNVIC_IABR12BITS;
sfr far volatile typeNVIC_IABR12BITS NVIC_IABR12bits absolute 0xE000E330;

 typedef struct tagNVIC_IABR13BITS {
  union {
    struct {
      unsigned ACTIVE : 32;
    };
  };
} typeNVIC_IABR13BITS;
sfr far volatile typeNVIC_IABR13BITS NVIC_IABR13bits absolute 0xE000E334;

 typedef struct tagNVIC_IABR14BITS {
  union {
    struct {
      unsigned ACTIVE : 32;
    };
  };
} typeNVIC_IABR14BITS;
sfr far volatile typeNVIC_IABR14BITS NVIC_IABR14bits absolute 0xE000E338;

 typedef struct tagNVIC_IABR15BITS {
  union {
    struct {
      unsigned ACTIVE : 32;
    };
  };
} typeNVIC_IABR15BITS;
sfr far volatile typeNVIC_IABR15BITS NVIC_IABR15bits absolute 0xE000E33C;

 typedef struct tagNVIC_IPR0BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR0BITS;
sfr far volatile typeNVIC_IPR0BITS NVIC_IPR0bits absolute 0xE000E400;

 typedef struct tagNVIC_IPR1BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR1BITS;
sfr far volatile typeNVIC_IPR1BITS NVIC_IPR1bits absolute 0xE000E404;

 typedef struct tagNVIC_IPR2BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR2BITS;
sfr far volatile typeNVIC_IPR2BITS NVIC_IPR2bits absolute 0xE000E408;

 typedef struct tagNVIC_IPR3BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR3BITS;
sfr far volatile typeNVIC_IPR3BITS NVIC_IPR3bits absolute 0xE000E40C;

 typedef struct tagNVIC_IPR4BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR4BITS;
sfr far volatile typeNVIC_IPR4BITS NVIC_IPR4bits absolute 0xE000E410;

 typedef struct tagNVIC_IPR5BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR5BITS;
sfr far volatile typeNVIC_IPR5BITS NVIC_IPR5bits absolute 0xE000E414;

 typedef struct tagNVIC_IPR6BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR6BITS;
sfr far volatile typeNVIC_IPR6BITS NVIC_IPR6bits absolute 0xE000E418;

 typedef struct tagNVIC_IPR7BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR7BITS;
sfr far volatile typeNVIC_IPR7BITS NVIC_IPR7bits absolute 0xE000E41C;

 typedef struct tagNVIC_IPR8BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR8BITS;
sfr far volatile typeNVIC_IPR8BITS NVIC_IPR8bits absolute 0xE000E420;

 typedef struct tagNVIC_IPR9BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR9BITS;
sfr far volatile typeNVIC_IPR9BITS NVIC_IPR9bits absolute 0xE000E424;

 typedef struct tagNVIC_IPR10BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR10BITS;
sfr far volatile typeNVIC_IPR10BITS NVIC_IPR10bits absolute 0xE000E428;

 typedef struct tagNVIC_IPR11BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR11BITS;
sfr far volatile typeNVIC_IPR11BITS NVIC_IPR11bits absolute 0xE000E42C;

 typedef struct tagNVIC_IPR12BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR12BITS;
sfr far volatile typeNVIC_IPR12BITS NVIC_IPR12bits absolute 0xE000E430;

 typedef struct tagNVIC_IPR13BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR13BITS;
sfr far volatile typeNVIC_IPR13BITS NVIC_IPR13bits absolute 0xE000E434;

 typedef struct tagNVIC_IPR14BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR14BITS;
sfr far volatile typeNVIC_IPR14BITS NVIC_IPR14bits absolute 0xE000E438;

 typedef struct tagNVIC_IPR15BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR15BITS;
sfr far volatile typeNVIC_IPR15BITS NVIC_IPR15bits absolute 0xE000E43C;

 typedef struct tagNVIC_IPR16BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR16BITS;
sfr far volatile typeNVIC_IPR16BITS NVIC_IPR16bits absolute 0xE000E440;

 typedef struct tagNVIC_IPR17BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR17BITS;
sfr far volatile typeNVIC_IPR17BITS NVIC_IPR17bits absolute 0xE000E444;

 typedef struct tagNVIC_IPR18BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR18BITS;
sfr far volatile typeNVIC_IPR18BITS NVIC_IPR18bits absolute 0xE000E448;

 typedef struct tagNVIC_IPR19BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR19BITS;
sfr far volatile typeNVIC_IPR19BITS NVIC_IPR19bits absolute 0xE000E44C;

 typedef struct tagNVIC_IPR20BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR20BITS;
sfr far volatile typeNVIC_IPR20BITS NVIC_IPR20bits absolute 0xE000E450;

 typedef struct tagSTK_CTRLBITS {
  union {
    struct {
      unsigned ENABLE_ : 1;
      unsigned TICKINT : 1;
      unsigned CLKSOURCE : 1;
      unsigned : 13;
      unsigned COUNTFLAG : 1;
      unsigned : 15;
    };
  };
} typeSTK_CTRLBITS;
sfr far volatile typeSTK_CTRLBITS STK_CTRLbits absolute 0xE000E010;

 typedef struct tagSTK_LOADBITS {
  union {
    struct {
      unsigned RELOAD : 24;
      unsigned : 8;
    };
  };
} typeSTK_LOADBITS;
sfr far volatile typeSTK_LOADBITS STK_LOADbits absolute 0xE000E014;

 typedef struct tagSTK_VALBITS {
  union {
    struct {
      unsigned CURRENT : 24;
      unsigned : 8;
    };
  };
} typeSTK_VALBITS;
sfr far volatile typeSTK_VALBITS STK_VALbits absolute 0xE000E018;

 typedef struct tagSTK_CALIBBITS {
  union {
    struct {
      unsigned TENMS : 24;
      unsigned : 6;
      unsigned SKEW : 1;
      unsigned NOREF : 1;
    };
  };
} typeSTK_CALIBBITS;
sfr far volatile typeSTK_CALIBBITS STK_CALIBbits absolute 0xE000E01C;

 typedef struct tagSCB_CPUIDBITS {
  union {
    struct {
      unsigned REVISION : 4;
      unsigned PARTNO : 12;
      unsigned CONSTANT : 4;
      unsigned VARIANT : 4;
      unsigned IMPLEMENTER : 8;
    };
  };
} typeSCB_CPUIDBITS;
sfr far volatile typeSCB_CPUIDBITS SCB_CPUIDbits absolute 0xE000ED00;

 typedef struct tagSCB_ICSRBITS {
  union {
    struct {
      unsigned VECTACTIVE : 6;
      unsigned : 5;
      unsigned RETOBASE : 1;
      unsigned VECTPENDING : 6;
      unsigned : 4;
      unsigned ISRPENDING : 1;
      unsigned : 2;
      unsigned PENDSTCLR : 1;
      unsigned PENDSTSET : 1;
      unsigned PENDSVCLR : 1;
      unsigned PENDSVSET : 1;
      unsigned : 2;
      unsigned NMIPENDSET : 1;
    };
  };
} typeSCB_ICSRBITS;
sfr far volatile typeSCB_ICSRBITS SCB_ICSRbits absolute 0xE000ED04;

 typedef struct tagSCB_VTORBITS {
  union {
    struct {
      unsigned : 7;
      unsigned TBLOFF : 25;
    };
  };
} typeSCB_VTORBITS;
sfr far volatile typeSCB_VTORBITS SCB_VTORbits absolute 0xE000ED08;

 typedef struct tagSCB_AIRCRBITS {
  union {
    struct {
      unsigned VECTRESET : 1;
      unsigned VECTCLRACTIVE : 1;
      unsigned SYSRESETREQ : 1;
      unsigned : 5;
      unsigned PRIGROUP : 3;
      unsigned : 4;
      unsigned ENDIANESS : 1;
      unsigned VECTKEY : 16;
    };
  };
} typeSCB_AIRCRBITS;
sfr far volatile typeSCB_AIRCRBITS SCB_AIRCRbits absolute 0xE000ED0C;

 typedef struct tagSCB_SCRBITS {
  union {
    struct {
      unsigned : 1;
      unsigned SLEEPONEXIT : 1;
      unsigned SLEEPDEEP : 1;
      unsigned : 1;
      unsigned SEVONPEND : 1;
      unsigned : 27;
    };
  };
} typeSCB_SCRBITS;
sfr far volatile typeSCB_SCRBITS SCB_SCRbits absolute 0xE000ED10;

 typedef struct tagSCB_CCRBITS {
  union {
    struct {
      unsigned USENONBASETHRDENARSETMPEND : 1;
      unsigned USERSETMPEND : 1;
      unsigned : 1;
      unsigned UNALIGN_TRP : 1;
      unsigned DIV_0_TRP : 1;
      unsigned : 3;
      unsigned BFHFNMIGN : 1;
      unsigned STKALIGN : 1;
      unsigned : 22;
    };
  };
} typeSCB_CCRBITS;
sfr far volatile typeSCB_CCRBITS SCB_CCRbits absolute 0xE000ED14;

 typedef struct tagSCB_SHPR1BITS {
  union {
    struct {
      unsigned PRI_4 : 8;
      unsigned PRI_5 : 8;
      unsigned PRI_6 : 8;
      unsigned : 8;
    };
  };
} typeSCB_SHPR1BITS;
sfr far volatile typeSCB_SHPR1BITS SCB_SHPR1bits absolute 0xE000ED18;

 typedef struct tagSCB_SHPR2BITS {
  union {
    struct {
      unsigned : 24;
      unsigned PRI_11 : 8;
    };
  };
} typeSCB_SHPR2BITS;
sfr far volatile typeSCB_SHPR2BITS SCB_SHPR2bits absolute 0xE000ED1C;

 typedef struct tagSCB_SHPR3BITS {
  union {
    struct {
      unsigned : 16;
      unsigned PRI_14 : 8;
      unsigned PRI_15 : 8;
    };
  };
} typeSCB_SHPR3BITS;
sfr far volatile typeSCB_SHPR3BITS SCB_SHPR3bits absolute 0xE000ED20;

 typedef struct tagSCB_SHCRSBITS {
  union {
    struct {
      unsigned MEMFAULTACT : 1;
      unsigned BUSFAULTACT : 1;
      unsigned : 1;
      unsigned USGFAULTACT : 1;
      unsigned : 3;
      unsigned SVCALLACT : 1;
      unsigned MONITORACT : 1;
      unsigned : 1;
      unsigned PENDSVACT : 1;
      unsigned SYSTICKACT : 1;
      unsigned USGFAULTPENDED : 1;
      unsigned MEMFAULTPENDED : 1;
      unsigned BUSFAULTPENDED : 1;
      unsigned SVCALLPENDED : 1;
      unsigned MEMFAULTENA : 1;
      unsigned BUSFAULTENA : 1;
      unsigned USGFAULTENA : 1;
      unsigned : 13;
    };
  };
} typeSCB_SHCRSBITS;
sfr far volatile typeSCB_SHCRSBITS SCB_SHCRSbits absolute 0xE000ED24;
