// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module Squasher_13(
  input        clock,
  input        reset,
  input        in_0_valid,
  input        in_0_bits_valid,
  input        in_0_bits_platformIRPMeip,
  input        in_0_bits_platformIRPMtip,
  input        in_0_bits_platformIRPMsip,
  input        in_0_bits_platformIRPSeip,
  input        in_0_bits_platformIRPStip,
  input        in_0_bits_platformIRPVseip,
  input        in_0_bits_platformIRPVstip,
  input        in_0_bits_fromAIAMeip,
  input        in_0_bits_fromAIASeip,
  input        in_0_bits_localCounterOverflowInterruptReq,
  input  [7:0] in_0_bits_coreid,
  output       want_tick,
  input        should_tick,
  output       out_0_valid,
  output       out_0_bits_platformIRPMeip,
  output       out_0_bits_platformIRPMtip,
  output       out_0_bits_platformIRPMsip,
  output       out_0_bits_platformIRPSeip,
  output       out_0_bits_platformIRPStip,
  output       out_0_bits_platformIRPVseip,
  output       out_0_bits_platformIRPVstip,
  output       out_0_bits_fromAIAMeip,
  output       out_0_bits_fromAIASeip,
  output       out_0_bits_localCounterOverflowInterruptReq,
  output [7:0] out_0_bits_coreid
);

  reg       state_0_valid;
  reg       state_0_bits_valid;
  reg       state_0_bits_platformIRPMeip;
  reg       state_0_bits_platformIRPMtip;
  reg       state_0_bits_platformIRPMsip;
  reg       state_0_bits_platformIRPSeip;
  reg       state_0_bits_platformIRPStip;
  reg       state_0_bits_platformIRPVseip;
  reg       state_0_bits_platformIRPVstip;
  reg       state_0_bits_fromAIAMeip;
  reg       state_0_bits_fromAIASeip;
  reg       state_0_bits_localCounterOverflowInterruptReq;
  reg [7:0] state_0_bits_coreid;
  always @(posedge clock) begin
    if (reset) begin
      state_0_valid <= 1'h0;
      state_0_bits_valid <= 1'h0;
      state_0_bits_platformIRPMeip <= 1'h0;
      state_0_bits_platformIRPMtip <= 1'h0;
      state_0_bits_platformIRPMsip <= 1'h0;
      state_0_bits_platformIRPSeip <= 1'h0;
      state_0_bits_platformIRPStip <= 1'h0;
      state_0_bits_platformIRPVseip <= 1'h0;
      state_0_bits_platformIRPVstip <= 1'h0;
      state_0_bits_fromAIAMeip <= 1'h0;
      state_0_bits_fromAIASeip <= 1'h0;
      state_0_bits_localCounterOverflowInterruptReq <= 1'h0;
      state_0_bits_coreid <= 8'h0;
    end
    else begin
      state_0_valid <= should_tick ? in_0_valid : in_0_bits_valid;
      state_0_bits_valid <= in_0_bits_valid;
      state_0_bits_platformIRPMeip <= in_0_bits_platformIRPMeip;
      state_0_bits_platformIRPMtip <= in_0_bits_platformIRPMtip;
      state_0_bits_platformIRPMsip <= in_0_bits_platformIRPMsip;
      state_0_bits_platformIRPSeip <= in_0_bits_platformIRPSeip;
      state_0_bits_platformIRPStip <= in_0_bits_platformIRPStip;
      state_0_bits_platformIRPVseip <= in_0_bits_platformIRPVseip;
      state_0_bits_platformIRPVstip <= in_0_bits_platformIRPVstip;
      state_0_bits_fromAIAMeip <= in_0_bits_fromAIAMeip;
      state_0_bits_fromAIASeip <= in_0_bits_fromAIASeip;
      state_0_bits_localCounterOverflowInterruptReq <=
        in_0_bits_localCounterOverflowInterruptReq;
      state_0_bits_coreid <= in_0_bits_coreid;
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;
        state_0_valid = _RANDOM[/*Zero width*/ 1'b0][0];
        state_0_bits_valid = _RANDOM[/*Zero width*/ 1'b0][1];
        state_0_bits_platformIRPMeip = _RANDOM[/*Zero width*/ 1'b0][2];
        state_0_bits_platformIRPMtip = _RANDOM[/*Zero width*/ 1'b0][3];
        state_0_bits_platformIRPMsip = _RANDOM[/*Zero width*/ 1'b0][4];
        state_0_bits_platformIRPSeip = _RANDOM[/*Zero width*/ 1'b0][5];
        state_0_bits_platformIRPStip = _RANDOM[/*Zero width*/ 1'b0][6];
        state_0_bits_platformIRPVseip = _RANDOM[/*Zero width*/ 1'b0][7];
        state_0_bits_platformIRPVstip = _RANDOM[/*Zero width*/ 1'b0][8];
        state_0_bits_fromAIAMeip = _RANDOM[/*Zero width*/ 1'b0][9];
        state_0_bits_fromAIASeip = _RANDOM[/*Zero width*/ 1'b0][10];
        state_0_bits_localCounterOverflowInterruptReq = _RANDOM[/*Zero width*/ 1'b0][11];
        state_0_bits_coreid = _RANDOM[/*Zero width*/ 1'b0][19:12];
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign want_tick = in_0_bits_valid | state_0_bits_valid;
  assign out_0_valid = should_tick & state_0_valid;
  assign out_0_bits_platformIRPMeip = should_tick & state_0_bits_platformIRPMeip;
  assign out_0_bits_platformIRPMtip = should_tick & state_0_bits_platformIRPMtip;
  assign out_0_bits_platformIRPMsip = should_tick & state_0_bits_platformIRPMsip;
  assign out_0_bits_platformIRPSeip = should_tick & state_0_bits_platformIRPSeip;
  assign out_0_bits_platformIRPStip = should_tick & state_0_bits_platformIRPStip;
  assign out_0_bits_platformIRPVseip = should_tick & state_0_bits_platformIRPVseip;
  assign out_0_bits_platformIRPVstip = should_tick & state_0_bits_platformIRPVstip;
  assign out_0_bits_fromAIAMeip = should_tick & state_0_bits_fromAIAMeip;
  assign out_0_bits_fromAIASeip = should_tick & state_0_bits_fromAIASeip;
  assign out_0_bits_localCounterOverflowInterruptReq =
    should_tick & state_0_bits_localCounterOverflowInterruptReq;
  assign out_0_bits_coreid = should_tick ? state_0_bits_coreid : 8'h0;
endmodule

