make[1]: Entering directory `/afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm'
test -d logs_icc2	|| mkdir logs_icc2
date > setup
icc2_shell  -f ./rm_icc2_pnr_scripts/init_design.tcl | tee -i logs_icc2/init_design.log



                              IC Compiler II (TM)

             Version P-2019.03-SP1 for linux64 - Apr 25, 2019 -SLE

                    Copyright (c) 1988 - 2019 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

##########################################################################################
# Tool: IC Compiler II
# Script: init_design.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
source -echo ./rm_setup/icc2_pnr_setup.tcl 
puts "RM-info : Running script [info script]\n"
RM-info : Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_setup/icc2_pnr_setup.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: icc2_pnr_setup.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
source -echo ./rm_setup/icc2_common_setup.tcl 
puts "RM-info : Running script [info script]\n"
RM-info : Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_setup/icc2_common_setup.tcl

set TECH_HOME "/afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech"
set DCRM_RESULTS_DIR "../dcrm/results"
##########################################################################################
# Tool: IC Compiler II
# Script: icc2_common_setup.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
##########################################################################################
## Required variables
## These variables must be correctly filled in for the flow to run properly
##########################################################################################
set DESIGN_NAME 		"MulDiv" ;# Required; name of the design to be worked on; also used as the block name when scripts save or copy a block
set LIBRARY_SUFFIX		"" ;# Suffix for the design library name ; default is unspecified   
set DESIGN_LIBRARY 		"${DESIGN_NAME}${LIBRARY_SUFFIX}" ;# Name of the design library; default is ${DESIGN_NAME}${LIBRARY_SUFFIX}
set REFERENCE_LIBRARY 		"${TECH_HOME}/ece720/Nangate_15nm_OCL_ICC2_LibPrep_v2014_06/icc2_cell_lib/NanGate_15nm_OCL.ndm"	;# Required; a list of reference libraries for the design library.
;#	for library configuration flow (LIBRARY_CONFIGURATION_FLOW set to true below): 
;#		- specify the list of physical source files to be used for library configuration during create_lib
;# 	for hierarchical designs using bottom-up flows: include subblock design libraries in the list;
;# 	for hierarchical designs using ETMs: include the ETM library in the list.
;# 		- If unpack_rm_dirs.pl is used to create dir structures for hierarchical designs, 
;#		  in order to transition between hierarchical DP and hierarchical PNR flows properly, 
;#		  absolute paths are a requirement.
set COMPRESS_LIBS               "false" ;# Save libs as compressed NDM; only used in DP.
set VERILOG_NETLIST_FILES	"${DCRM_RESULTS_DIR}/${DESIGN_NAME}.mapped.v"	;# Verilog netlist files;
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
set UPF_FILE 			""	;# A UPF file
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
;#          for hierarchical designs using ETMs, load the block upf file
;#          for each sub-block linked to ETM, include the following line in the UPF_FILE 
;#              load_upf block.upf -scope block_instance_name
set UPF_SUPPLEMENTAL_FILE	""      ;# The supplemental UPF file. Only needed if you are running golden UPF flow, in which case, you need both UPF_FILE and this.
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
;#	    If UPF_SUPPLEMENTAL_FILE is specified, scripts assume golden UPF flow. load_upf and save_upf commands will be different.	
set TCL_PARASITIC_SETUP_FILE	""	;# Specify a Tcl script to read in your TLU+ files by using the read_parasitic_tech command;
;# refer to the example in templates/init_design.read_parasitic_tech_example.tcl 
set TCL_MCMM_SETUP_FILE		"${DCRM_RESULTS_DIR}/ICC2_files/${DESIGN_NAME}.MCMM/top.tcl"	;# Specify a Tcl script to create your corners, modes, scenarios and load respective constraints;
;# two examples are provided in templates/: 
;# init_design.mcmm_example.explicit.tcl: provide mode, corner, and scenario constraints; create modes, corners, 
;# and scenarios; source mode, corner, and scenario constraints, respectively 
;# init_design.mcmm_example.auto_expanded.tcl: provide constraints for the scenarios; create modes, corners, 
;# and scenarios; source scenario constraints which are then expanded to associated modes and corners
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
set TECH_FILE 			"${TECH_HOME}/ece720/Nangate_15nm_OCL_Milkyway_v2014_06/FreePDK15.tf" 	;# A technology file; TECH_FILE and TECH_LIB are mutually exclusive ways to specify technology information; 
;# TECH_FILE is recommended, although TECH_LIB is also supported in ICC2 RM. 
set TECH_LIB			""	;# Specify the reference library to be used as a dedicated technology library;
;# as a best practice, please list it as the first library in the REFERENCE_LIBRARY list 
set TECH_LIB_INCLUDES_TECH_SETUP_INFO true 
;# Indicate whether TECH_LIB contains technology setup information such as routing layer direction, offset, 
;# site default, and site symmetry, etc. TECH_LIB may contain this information if loaded during library prep.
;# true|false; this variable is associated with TECH_LIB. 
set TCL_TECH_SETUP_FILE		"init_design.tech_setup.tcl"
;# Specify a TCL script for setting routing layer direction, offset, site default, and site symmetry list, etc.
;# init_design.tech_setup.tcl is the default. Use it as a template or provide your own script.
;# This script will only get sourced if the following conditions are met: 
;# (1) TECH_FILE is specified (2) TECH_LIB is specified && TECH_LIB_INCLUDES_TECH_SETUP_INFO is false 
set ROUTING_LAYER_DIRECTION_OFFSET_LIST "   {M1 vertical 0.0}   {MINT1 horizontal 0.0}   {MINT2 vertical 0.0}   {MINT3 horizontal 0.0}   {MINT4 vertical 0.0}   {MINT5 horizontal 0.0}   {MSMG1 vertical 0.0}   {MSMG2 horizontal 0.0}   {MSMG3 vertical 0.0}   {MSMG4 horizontal 0.0}   {MSMG5 vertical 0.0}   {MG1 horizontal 0.0}   {MG2 vertical 0.0} "
;# Specify the routing layers as well as their direction and offset in a list of space delimited pairs;
;# This variable should be defined for all metal routing layers in technology file;
;# Syntax is "{metal_layer_1 direction offset} {metal_layer_2 direction offset} ...";
;# It is required to at least specify metal layers and directions. Offsets are optional. 
;# Example1 is with offsets specified: "{M1 vertical 0.2} {M2 horizontal 0.0} {M3 vertical 0.2}"
;# Example2 is without offsets specified: "{M1 vertical} {M2 horizontal} {M3 vertical}"
##########################################################################################
## Optional variables
## Specify these variables if the corresponding functions are desired 
##########################################################################################
set DESIGN_LIBRARY_SCALE_FACTOR	"1000"	;# Specify the length precision for the library. Length precision for the design
;# library and its ref libraries must be identical. Tool default is 10000, which
;# implies one unit is one Angstrom or 0.1nm.
set UPF_UPDATE_SUPPLY_SET_FILE	""	;# A UPF file to resolve UPF supply sets
set DEF_FLOORPLAN_FILES		""	;# DEF files which contain the floorplan information;
;# 	for DP: not required
;# 	for PNR: required if INIT_DESIGN_INPUT = ASCII in icc2_pnr_setup.tcl and neither TCL_FLOORPLAN_FILE or 
;#		 initialize_floorplan is used; DEF_FLOORPLAN_FILES and TCL_FLOORPLAN_FILE are mutually exclusive;
;# 	         not required if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM
set DEF_SCAN_FILE		"${DCRM_RESULTS_DIR}/${DESIGN_NAME}.mapped.scandef"	;# A scan DEF file for scan chain information;
;# 	for PNR: not required if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM, as SCANDEF is expected to be loaded already
set DEF_SITE_NAME_PAIRS		{}	;# A list of site name pairs for read_def -convert; 
;# specify site name pairs with from_site first followed by to_site;
;# Example: set DEF_SITE_NAME_PAIRS {{from_site_1 to_site_1} {from_site_2 to_site_2}} 	
set SITE_DEFAULT		""	;# Specify the default site name if there are multiple site defs in the technology file;
;# this is to be used by initialize_floorplan command; example: set SITE_DEFAULT "unit";
;# this is applied in the init_design.tech_setup.tcl script 
set SITE_SYMMETRY_LIST	""		;# Specify a list of site def and its symmetry value;
;# this is to be used by read_def or initialize_floorplan command to control the site symmetry;
;# example: set SITE_SYMMETRY_LIST "{unit Y} {unit1 Y}"; this is applied in the init_design.tech_setup.tcl script 
set MIN_ROUTING_LAYER		"M1"	;# Min routing layer name; normally should be specified; otherwise tool can use all metal layers
set MAX_ROUTING_LAYER		"MSMG5"
set LIBRARY_CONFIGURATION_FLOW	false	;# Set it to true enables library configuration flow which calls the library manager under the hood to generate .nlibs, 
;# save them to disk, and automatically link them to the design.
;# Requires LINK_LIBRARY to be specified with .db files and REFERENCE_LIBRARY to be specified with physical
;# source files for the library configuration flow. Also search_path (in icc2_pnr_setup.tcl) should include paths 
;# to these .db and physical source files.
set LINK_LIBRARY		""	;# Specify .db files;
;# 	for running VC-LP (vc_lp.tcl) and Formality (fm.tcl): required
;# 	for ICC-II without LIBRARY_CONFIGURATION_FLOW enabled: not required
;#	for ICC-II with LIBRARY_CONFIGURATION_FLOW enabled: required; 
;#      	- the .db files specified will be used for the library configuration under the hood during create_lib 
##########################################################################################
## Variables related to flow controls of flat PNR, hierarchical PNR and transition with DP
##########################################################################################
set DESIGN_STYLE		"flat"	;# Specify the design style; flat|hier; default is flat; 
;# specify flat for a totally flat flow (flat PNR for short) and 
;# specify hier for a hierarchical flow (hier PNR for short);
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: this should set to flat (default)
;#	for DP: not used 
set PHYSICAL_HIERARCHY_LEVEL	"" 	;# Specify the current level of hierarchy for the hierarchical PNR flow; top|intermediate|bottom;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
set RELEASE_DIR_DP		"" 	;# Specify the release directory of DP RM; 
;# this is where init_design.tcl of PNR flow gets DP RM released libraries;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: required if INIT_DESIGN_INPUT = DP_RM_NDM, as init_design.tcl needs to know where DP RM libraries are
;#	for DP: not used 
set RELEASE_LABEL_NAME_DP 	"for_pnr"	
;# Specify the label name of the block in the DP RM released library;
;# this is the label name which init_design.tcl of PNR flow will open. 
set RELEASE_DIR_PNR		"" 	;# Specify the release directory of PNR RM; 
;# this is where the init_design.tcl of hierarchical PNR flow gets the sub-block libraries;	
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
##########################################################################################
## Variables related to REDHAWK ANALYSIS FUSION
##########################################################################################
set REDHAWK_SEARCH_PATH		"" 	;# Required. Search path to the NDM, reference libraries, and etc.
puts "RM-info : Completed script [info script]\n"
RM-info : Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_setup/icc2_common_setup.tcl

########################################################################################## 
## Variables for init_design inputs (used by init_design.tcl)
##########################################################################################
set INIT_DESIGN_INPUT 		"ASCII"	;# Specify one of the 3 options: ASCII | DC_ASCII | DP_RM_NDM; default is ASCII.
;# 1.ASCII: assumes all design input files are ASCII and will read them in individually.
;# 2.DC_ASCII: for design transfer from DC using the write_icc2_files command;
;#   sources ${DCRM_RESULTS_DIR}/${DCRM_FINAL_DESIGN_ICC2}/${DESIGN_NAME}.icc2_script.tcl;
;#   you can change the default of DC_RESULTS_DIR and DCRM_FINAL_DESIGN_ICC2 below;
;#   commonly used in combination with SPG flow (set PLACE_OPT_SPG_FLOW true below)  
;# 3.DP_RM_NDM: if ICC2-DP-RM is completed, you can take its NDM outputs and skip the design creation steps;
;#   for PNR flat (DESIGN_STYLE set to flat), script copies the design library from ICC2-DP-RM release 
;#   area (specified by RELEASE_DIR_DP) and opens design;    
;#   for PNR hier flow (DESIGN_STYLE set to hier), script will either copy design library 
;#   from ICC2-DP-RM release area or in addition to that, copy design library of the child blocks from PNR
;#   release area (specified by RELEASE_DIR_PNR), and then open design.
#set DCRM_RESULTS_DIR  		"./results" ;# used by DC_ASCII to specify DC-RM output directory. Default is results.   
;# (Rhett Davis) Moved this variable to icc2_common_setup.tcl for use with DP flow
set DCRM_FINAL_DESIGN_ICC2 	"ICC2_files" ;# output directory name generated by DC-RM's write_icc2_files command;
;# only valid if you specify DC_ASCII for INIT_DESIGN_INPUT;
;# The directory contains verilog, floorplan, scenario settings, and constraints from DC
;# in a format that IC Compiler II can source.    
set POCV_CORNER_FILE_MAPPING_LIST 	"" ;# a list of corner and its associated POCV file in pairs, as POCV is corner dependant;
;# same corner can have multiple corresponding files;
;# example: set POCV_CORNER_FILE_MAPPING_LIST "{corner1 file1a} {corner1 file1b} {corner2 file2}";
;# in the example, file1a and file1b will be loaded for corner1, file2 will be loaded for corner2.
;# Note: POCV_CORNER_FILE_MAPPING_LIST will take precedence if AOCV_CORNER_TABLE_MAPPING_LIST is also specified
set AOCV_CORNER_TABLE_MAPPING_LIST 	"" ;# a list of corner and its associated AOCV table in pairs, as AOCV is corner dependant;
;# same corner can have multiple corresponding tables;
;# example: set AOCV_CORNER_TABLE_MAPPING_LIST "{corner1 table1a} {corner1 table1b} {corner2 table2}";
;# in the example, table1a and table1b will be loaded for corner1, table2 will be loaded for corner2.
set TCL_PAD_CONSTRAINTS_FILE		"" ;# a Tcl script for your pad constraint commands used by place_io of 
;# templates/init_design.flat_design_planning_example.tcl sourced by init_design.tcl
set TCL_MV_SETUP_FILE			"" ;# a Tcl script placeholder for your MV setup commands,such as create_voltage_area, 
;# placement bound, power switch creation and level shifter insertion, etc;
;# refer to templates/init_design.power_switch_example.tcl for sample commands   
set TCL_PG_CREATION_FILE		"" ;# a Tcl script placeholder for your power ground network creation commands,
;# such as create_pg*, set_pg_strategy, compile_pg, etc;
set TCL_FLOORPLAN_FILE			"rm_setup/floorplan.tcl" ;# Tcl floorplan file written by the write_floorplan command; for example, floorplan/floorplan.tcl;
;# TCL_FLOORPLAN_FILE and DEF_FLOORPLAN_FILES are mutually exclusive; please specify only one of them;
;# Not effective if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM.
;# The write_floorplan command writes a floorplan.tcl Tcl script and a floorplan.def DEF file;
;# reading floorplan.tcl alone can restore the entire floorplan - refer to write_floorplan man for more details  
set TCL_ADDITIONAL_FLOORPLAN_FILE 	"" ;# a supplementary Tcl constraint file; sourced after DEF_FLOORPLAN_FILE or TCL_FLOORPLAN_FILE is read, 
;# or initialize_floorplan is done; can be used to cover additional floorplan constructs, 
;# such as bounds, pin guides, or route guides, etc; not valid if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM.
set TCL_USER_INIT_DESIGN_POST_SCRIPT ""	;# An optional Tcl file to be sourced at the very end of init_design.tcl before save_block.
########################################################################################## 
## Variables for constraints or settings that impact multiple steps (used across flow)
##########################################################################################
set TCL_PLACEMENT_SPACING_LABEL_RULE_FILE "" ;# A file to specify your placement spacing labels and rules.
;# Example : set_placement_spacing_label -name X -side both -lib_cells [get_lib_cells -of [get_cells]]
;# Example : set_placement_spacing_rule -labels {X SNPS_BOUNDARY} {0 1}
set SAIF_FILE				"" ;# Specify a SAIF file for accurate power computation for features such as
;# total power (opt.power.mode set to total) and enhanced low power placement (place.coarse.enhanced_low_power_effort).
;# sourced at the beginning of place_opt.tcl
set SAIF_FILE_POWER_SCENARIO		"" ;# SAIF_FILE related; specify a power scenario where the SAIF is to be applied
set SAIF_FILE_SOURCE_INSTANCE		"" ;# SAIF_FILE related; name of the instance of the current design as it appears in SAIF file.
set SAIF_FILE_TARGET_INSTANCE		"" ;# SAIF_FILE related; name of the target instance on which activity is to be annotated.
set OPTIMIZATION_FREEZE_PORT_LIST 	"" ;# List of cells (for ex, clock gen modules, or customized logics that should not be touched) to which freeze_clock_ports 
;# and freeze_data_ports attribute will be set to prevent optimization from modifying their port signature; 
;# especially useful if you do formal verification by modules. 
;# Sets opt.dft.hier_preservation to true and runs set_freeze_port -all on the specified cells.
set TCL_USER_CONNECT_PG_NET_SCRIPT ""	;# An optional Tcl file for customized connect_pg_net command and options, such as for bias pins of cells added by opto;
;# sourced by all the main scripts prior to the save_block command
# ---------------------------------
# Lib cell purpose restrictions
# ---------------------------------
set TCL_LIB_CELL_PURPOSE_FILE 		"set_lib_cell_purpose.tcl" ;# A Tcl file which applies lib cell purpose related restrictions;
;# You can specify it with your own customized script	
;# RM default is set_lib_cell_purpose.tcl which includes the following restrictions, each controlled by
;# an individual variable : dont use cells (TCL_LIB_CELL_DONT_USE_FILE), tie cells (TIE_LIB_CELL_PATTERN_LIST), 
;# hold fixing (HOLD_FIX_LIB_CELL_PATTERN_LIST), CTS (CTS_LIB_CELL_PATTERN_LIST) and CTS-exclusive cells (CTS_ONLY_LIB_CELL_PATTERN_LIST). 
## The following 5 *_LIB_CELL_* variables are only applicable if set_lib_cell_purpose.tcl is used for lib cell purpose restrictions.
#  If you do not plan to use set_lib_cell_purpose.tcl, specify TCL_LIB_CELL_PURPOSE_FILE with your own file and you don't have to specify the following variables.
set TCL_LIB_CELL_DONT_USE_FILE 		"" ;# A Tcl file for customized don't use ("set_lib_cell_purpose -exclude <purpose>" commands).
;# The file is to be sourced in set_lib_cell_purpose.tcl, which is the default script for handling lib cell 
;# purpose restrictions specified by the variable TCL_LIB_CELL_PURPOSE_FILE above.
;# It only takes effect if TCL_LIB_CELL_PURPOSE_FILE is set to the default value set_lib_cell_purpose.tcl
set TIE_LIB_CELL_PATTERN_LIST 		"" ;# A list of TIE lib cell patterns to be included for optimization;
;# Example : set TIE_LIB_CELL_PATTERN_LIST "*/TIE* */ttt*"
set HOLD_FIX_LIB_CELL_PATTERN_LIST 	"" ;# A list of hold time fixing lib cell patterns to be included only for hold
set CTS_LIB_CELL_PATTERN_LIST 		"" ;# List of CTS lib cell patterns to be used by CTS; 
;# please include repeaters, always-on repeaters (for MV-CTS), 
;# and gates (for sizing pre-existing gates)/always-on buffers;
;# Please also include flops as CCD can size flops to improve timing.
;# example : set CTS_LIB_CELL_PATTERN_LIST "*/NBUF* */AOBUF* */AOINV* */SDFF*"
set CTS_ONLY_LIB_CELL_PATTERN_LIST 	"" ;# List of CTS lib cell patterns to be used by CTS "exclusively", such as clock specific
;# buffers and inverters. Please be aware that these cells will be applied with only cts 
;# purpose and nothing else. If you want to use these lib cells for other purposes, 
;# such as optimization and hold, specify them in CTS_LIB_CELL_PATTERN_LIST instead
# ---------------------------------
# Clock NDR
# ---------------------------------
set TCL_CTS_NDR_RULE_FILE 		"cts_ndr.tcl" ;# Specify a script for clock NDR creation and association, to be sourced at place_opt
;# By default the variable is set to cts_ndr.tcl, which is an RM provided example.
;# Important: to use the example script, you must also specify CTS_NDR_RULE_NAME, CTS_INTERNAL_NDR_RULE_NAME,
;# or CTS_LEAF_NDR_RULE_NAME (see below for details), otherwise the script won't do anything.
## Note: the CTS_*NDR* variables below are only applicable if TCL_CTS_NDR_RULE_FILE is set to the RM provided example script. 
## If you specify your own script for TCL_CTS_NDR_RULE_FILE, variables below will not be used.
## For root clock nets
set CTS_NDR_RULE_NAME			"" ;# Specify a clock NDR rule for root nets;
;# required for the example script to work on the root and internal nets.
;# Below are the 3 predefined rules supported:  
;# rm_2w2s : double width double spacing 
;# rm_2w2s_shield_default : double width double spacing + shielding with default width and spacing
;# rm_2w2s_shield_list : double width double spacing + shielding with customized per layer width and spacing
set CTS_NDR_SHIELDING_LAYER_WIDTH_LIST 	"" ;# A list of layer_name shield_width ,for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_NDR_RULE_NAME.
set CTS_NDR_SHIELDING_LAYER_SPACING_LIST "" ;# A list of layer_name shield_spacing, for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_NDR_RULE_NAME.
set CTS_NDR_MIN_ROUTING_LAYER		"" ;# Min routing layer for set_clock_routing_rules to which CTS_NDR_RULE_NAME is applied. 
set CTS_NDR_MAX_ROUTING_LAYER		"" ;# Max routing layer for set_clock_routing_rules to which CTS_NDR_RULE_NAME is applied.
## For internal clock nets (by default same values as with the root clock nets)
set CTS_INTERNAL_NDR_RULE_NAME		"$CTS_NDR_RULE_NAME" ;# Specify a clock NDR rule for internal nets; default is same as CTS_NDR_RULE_NAME;
;# required for the example script to work on the internal nets.
;# Below are the 3 predefined rules supported:  
;# rm_2w2s : double width double spacing 
;# rm_2w2s_shield_default : double width double spacing + shielding with default width and spacing
;# rm_2w2s_shield_list : double width double spacing + shielding with customized per layer width and spacing
set CTS_INTERNAL_NDR_SHIELDING_LAYER_WIDTH_LIST "$CTS_NDR_SHIELDING_LAYER_WIDTH_LIST" ;# A list of layer_name shield_width ,for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_INTERNAL_NDR_RULE_NAME.
set CTS_INTERNAL_NDR_SHIELDING_LAYER_SPACING_LIST "$CTS_NDR_SHIELDING_LAYER_SPACING_LIST" ;# A list of layer_name shield_spacing, for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_INTERNAL_NDR_RULE_NAME.
set CTS_INTERNAL_NDR_MIN_ROUTING_LAYER "$CTS_NDR_MIN_ROUTING_LAYER" ;# Min routing layer for set_clock_routing_rules to which CTS_INTERNAL_NDR_RULE_NAME is applied. 
set CTS_INTERNAL_NDR_MAX_ROUTING_LAYER "$CTS_NDR_MAX_ROUTING_LAYER" ;# Max routing layer for set_clock_routing_rules to which CTS_INTERNAL_NDR_RULE_NAME is applied.
## For leaf clock nets
set CTS_LEAF_NDR_RULE_NAME 		"" ;# Specify rm_leaf as the predefined rule for the example script to prepare a default rule for leaf nets
set CTS_LEAF_NDR_MIN_ROUTING_LAYER 	$CTS_NDR_MIN_ROUTING_LAYER ;# Min routing layer for set_clock_routing_rules to which rm_leaf is applied.
set CTS_LEAF_NDR_MAX_ROUTING_LAYER 	$CTS_NDR_MAX_ROUTING_LAYER ;# Max routing layer for set_clock_routing_rules to which rm_leaf is applied.
# ---------------------------------
# Preroute optimizations
# ---------------------------------
set PREROUTE_PLACEMENT_MAX_DENSITY	"" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;	
;# If specified, sets place.coarse.max_density to limit local density to be less than the value.
;# if unspecified, place.coarse.max_density remains at tool default 0; 
;# now if $PREROUTE_PLACEMENT_AUTO_DENSITY is also true, tool will auto determine a appropriate value; 
;# while if $PREROUTE_PLACEMENT_AUTO_DENSITY is false, tool will try to spread cells evenly
set PREROUTE_PLACEMENT_MAX_UTIL		"" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;
;# sets place.coarse.congestion_driven_max_util to control how densely the tool can pack cells in uncongested 
;# regions, in order to remove congestion in congested regions
;# if unspecified, place.coarse.congestion_driven_max_util remains at tool default 0.93
set PREROUTE_PLACEMENT_AUTO_DENSITY	true ;# true|false; tool default true; optional in RM to set it to false if you want to disable the feature; 
;# sets place.coarse.auto_density_control to control coarse placement automatic density control;
;# if you do not specify either of the above two settings (max density and max util) and keep the tool defaults, 
;# the automatic density control selects the value for max density and max util based on the design stage;
;# message PLACE-027 is issued to report the chosen settings
set PREROUTE_PLACEMENT_ENHANCED_AUTO_DENSITY false ;# false|true, tool default false; optional in RM;
;# sets place.coarse.enhanced_auto_density_control;
;# automaticlly selects max density based on the design stage as well as design utilization;
;# automatically selects max util based on the design stage as well as design tchnology
set PREROUTE_PLACEMENT_TARGET_ROUTING_DENSITY "" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;	
;# sets place.coarse.target_routing_density to control target routing density for congestion-driven placement; 
;# if left unspecified, place.coarse.target_routing_density remains at tool default 0 
set PREROUTE_PLACEMENT_PIN_DENSITY_AWARE false ;# false|true; tool default false; optional in RM;
;# sets app option place.coarse.pin_density_aware to control maximum local pin density;
set PREROUTE_NDR_OPTIMIZATION 		false ;# false|true, tool default false; optional in RM;
;# sets place_opt/clock_opt.flow.optimize_ndrs to true enables NDR optimization
set PREROUTE_CTS_POWER_AWARE_PRUNING	false ;# false|true; tool default false; RM default false;
;# sets cts.common.power_aware_pruning to allow selection of repeater cells to also consider 
;# internal and leakage power in order to reduce dynamic and also leakage power of the clock trees;
;# impacts place_opt trial CTS/optimize icgs and clock_opt build_clock phase 
set PREROUTE_CTS_LOW_POWER_TECHNIQUE	"" ;# gate_relocation|low_power_targets|all; RM default is unspecified;
;# impacts place_opt trial CTS/optimize icgs and clock_opt build_clock phase; 
;# gate_relocation: sets cts.compile.power_opt_mode to gate_relocation to enable activity aware gate 
;#                  relocation (moves cells with low input clock toggling rates closer to their drivers)
;#		    at the end of gate by gate clock tree synthesis;
;# low_power_targets: sets cts.compile.power_opt_mode to low_power_targets for CTS to relax certain
;#                    internal constraints and build clock trees with less area and power;
;# all: sets cts.compile.power_opt_mode to all to enable both the above features
########################################################################################## 
## Variables for the place_opt step (used by place_opt.tcl and settings.place_opt.tcl)
##########################################################################################
set PLACE_OPT_ACTIVE_SCENARIO_LIST	"" ;# A subset of scenarios to be made active during place_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
;# include CTS scenarios if you are enabling CTS related features during place_opt,
;# such as PLACE_OPT_OPTIMIZE_ICGS, PLACE_OPT_TRIAL_CTS, or PLACE_OPT_MSCTS
set PLACE_OPT_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by place_opt; default "" which means no user prefix
set TCL_USER_PLACE_OPT_PRE_SCRIPT 	"" ;# An optional Tcl file for place_opt.tcl to be sourced before place_opt.
set TCL_USER_PLACE_OPT_SCRIPT 		"" ;# An optional Tcl file for place_opt.tcl to replace pre-existing place_opt commands.
set TCL_USER_PLACE_OPT_POST_SCRIPT 	"" ;# An optional Tcl file for place_opt.tcl to be sourced after place_opt.
set PLACE_OPT_SPG_FLOW 			false ;# false|true; RM default false; set it to true to enable SPG input handling flow in place_opt.tcl;
;# which skips the first pass of the two-pass placement;
;# recommended to go with DC-ASCII inputs (set INIT_DESIGN_INPUT DC_ASCII)
set PLACE_OPT_TRIAL_CTS 		false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.trial_clock_tree to enables early clock tree synthesis;
;# useful for low power placement and ICG optimization flow (PLACE_OPT_OPTIMIZE_ICGS). 
;# Propagated clocks will be used through-out place_opt flow.
;# Note: when PLACE_OPT_OPTIMIZE_ICGS is set to true, trial CTS will be automatically enabled, 
;# regardless of the setting of PLACE_OPT_TRIAL_CTS. So you don't have to manually enable it.
set PLACE_OPT_OPTIMIZE_ICGS 		false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.optimize_icgs for place_opt to run automatic ICG optimization that performs trial CTS, 
;# timing-aware ICG splitting and clock-aware placement for critical enable paths.
;# The aggressiveness of splitting can be controlled by the PLACE_OPT_OPTIMIZE_ICGS_CRITICAL_RANGE. 
set PLACE_OPT_OPTIMIZE_ICGS_CRITICAL_RANGE "" ;# specify a value between 0 and 1; default unspecified; 
;# sets place_opt.flow.optimize_icgs_critical_range to the value specified; tool default is 0.75.
;# When set to X, only ICGs enable slack within {EN_WNS, EN_WNS*(1-X)} will be considered for splitting;
;# for example, 0.75 means only ICG with enable pin violations between 1*EN_WNS and 0.25*EN_WNS will be split,
;# while the ICG enable slack below 0.25*EN_WNS will be skipped. Larger value means more splitting. 
set PLACE_OPT_MERGE_ICGS		true ;# false|true; tool default true; optional in RM to set it to false;
;# sets place_opt.flow.merge_clock_gates to control whether the OBD ICG merging is enabled or not;
;# when set to true, ICG merging (merge_clock_gates) runs internally inside place_opt as a first step in initial_place stage;
set PLACE_OPT_ICG_AUTO_BOUND		false ;# false|true; tool default false; optional in RM;
;# sets place.coarse.icg_auto_bound to enable use of automatically created group bounds
set PLACE_OPT_CLOCK_AWARE_PLACEMENT	false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.clock_aware_placement to guide placement with ICG's enable timing criticality; 
;# place_opt will try to improve ICG enable timing by placing the timing critical ICGs and their fanout cells 
;# at better locations for ICG enable paths.
;# Note: when PLACE_OPT_OPTIMIZE_ICGS is set to true, clock-aware placement will be automatically enabled, 
;# regardless of the setting of PLACE_OPT_CLOCK_AWARE_PLACEMENT. So you don't have to manually enable it.
set PLACE_OPT_MSCTS			false ;# false|true; enables MSCTS (regular) at place_opt step; requires TCL_REGULAR_MSCTS_FILE to be specified;
;# It runs in two parts: first part runs at place_opt step to source TCL_REGULAR_MSCTS_FILE;
;# second part runs at clock_opt_cts step, skips TCL_REGULAR_MSCTS_FILE, propagates clocks, and runs mesh simulation;
;# By default, the features runs in ideal clock mode. However if if PLACE_OPT_OPTIMIZE_ICGS or PLACE_OPT_TRIAL_CTS 
;# are also enabled, then propagated clocks will be used during the place_opt step;
;# If set to false (RM default), RM runs MSCTS only at clock_opt_cts step.
set PLACE_OPT_MSCTS_CRITICAL_SCENARIO	"" ;# Specify a scenario with worst RC and most visible sinks for place_opt MSCTS to base on;
;# script will record current scenario, switch to the specified scenario before MSCTS, and then
;# restore the original current scenario after MSCTS. Only valid if PLACE_OPT_MSCTS is set to true
set TCL_USER_SPARE_CELL_PRE_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced before place_opt;
;# refer to templates/place_opt.spare_cell.tcl for an example
set TCL_USER_SPARE_CELL_POST_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced after place_opt;
;# refer to templates/place_opt.spare_cell.tcl for an example
set TCL_NON_CLOCK_NDR_RULES_FILE 	"" ;# Specify a NDR rules file for signal nets (Clock NDR rules are specified by CTS_NDR_* variables above)
set PLACE_OPT_MULTIBIT_BANKING 		false ;# tool default false; optional in RM;
;# sets place_opt.flow.enable_multibit_banking to enable multibit banking during place_opt;
;# takes effect during place_opt initial_opto 
set PLACE_OPT_MULTIBIT_DEBANKING 	false ;# tool default false; optional in RM;
;# sets place_opt.flow.enable_multibit_debanking to enables multibit debanking during place_opt;
;# takes effect during place_opt final_opto
########################################################################################## 
## Variables for the clock_opt step 
## (used by settings.clock_opt_cts.tcl, clock_opt_cts.tcl, and clock_opt_opto.tcl)
##########################################################################################
set CLOCK_OPT_CTS_ACTIVE_SCENARIO_LIST  "" ;# A subset of scenarios to be made active during clock_opt_cts step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set CLOCK_OPT_CTS_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by clock_opt build_clock; default "" which means no user prefix
set TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_CTS_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_CTS_POST_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced after clock_opt.
set CLOCK_OPT_OPTO_ACTIVE_SCENARIO_LIST "" ;# A subset of scenarios to be made active during clock_opt_opto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set CLOCK_OPT_OPTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by clock_opt final_opto; default "" which means no user prefix
set TCL_USER_CLOCK_OPT_OPTO_PRE_SCRIPT 	"" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_OPTO_SCRIPT 	"" ;# An optional Tcl file for clock_opt_opto.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_OPTO_POST_SCRIPT "" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced after clock_opt.
set CLOCK_OPT_MSCTS_CRITICAL_SCENARIO	"" ;# Specify a scenario with worst RC and most visible sinks for MSCTS to base on;
;# script will record current scenario, switch to the specified scenario before MSCTS, and then
;# restore the original current scenario after MSCTS.
set TCL_REGULAR_MSCTS_FILE		"" ;# Specify a Tcl script for regular multisource clock tree synthesis setup and creation,
;# which will be sourced prior to the "place_opt" if PLACE_OPT_MSCTS is true in place_opt.tcl
;# and before "clock_opt -from build_clock -to route_clock" command in clock_opt_cts.tcl
;# RM provided script: mscts.regular.tcl
set TCL_STRUCTURAL_MSCTS_FILE		"" ;# Specify a Tcl script for structural multisource clock tree synthesis setup and creation,
;# which will be sourced prior to the "clock_opt -from build_clock -to route_clock" command
;# in clock_opt_cts.tcl;
;# RM provided script: mscts.structural.tcl
set PREROUTE_CTS_POWER_AWARE_PRUNING	false ;# false|true; tool default false; RM default false;
;# sets cts.common.power_aware_pruning to allow selection of repeater cells to also consider 
;# internal and leakage power in order to reduce dynamic and also leakage power of the clock trees 
set PREROUTE_CTS_LOW_POWER_TECHNIQUE	"" ;# gate_relocation|low_power_targets|all; RM default is unspecified;
;# gate_relocation: sets cts.compile.power_opt_mode to gate_relocation to enable activity aware gate 
;#                  relocation (moves cells with low input clock toggling rates closer to their drivers)
;#		    at the end of gate by gate clock tree synthesis;
;# low_power_targets: sets cts.compile.power_opt_mode to low_power_targets for CTS to relax certain
;#                    internal constraints and build clock trees with less area and power;
;# all: sets cts.compile.power_opt_mode to all to enable both the above features
set CLOCK_OPT_OPTO_CTO 			false ;# Default false; enables post-route clock tree optimization in clock_opt_opto.tcl
set CLOCK_OPT_OPTO_CTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by CTO; default "" which means no user prefix
########################################################################################## 
## Variables for route_auto and route_opt related settings 
## (Used by settings.route_auto.tcl, settings.route_opt.tcl, route_auto.tcl, and route_opt.tcl)
##########################################################################################
set ROUTE_AUTO_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during route_auto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_AUTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created suring route_auto; default "" which means no user prefix
set TCL_USER_ROUTE_AUTO_PRE_SCRIPT 	"" ;# An optional Tcl file for route_auto.tcl to be sourced before route_auto.
set TCL_USER_ROUTE_AUTO_SCRIPT 		"" ;# An optional Tcl file for route_auto.tcl to replace pre-existing routing commands.
set TCL_USER_ROUTE_AUTO_POST_SCRIPT 	"" ;# An optional Tcl file for route_auto.tcl to be sourced after route_auto.
set ROUTE_OPT_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during route_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_OPT_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created during route_opt; default "" which means no user prefix
set TCL_USER_ROUTE_OPT_PRE_SCRIPT 	"" ;# An optional Tcl file for route_opt.tcl to be sourced before route_opt.
set TCL_USER_ROUTE_OPT_SCRIPT 		"" ;# An optional Tcl file for route_opt.tcl to replace pre-existing route_opt commands.
set TCL_USER_ROUTE_OPT_POST_SCRIPT 	"" ;# An optional Tcl file for route_opt.tcl to be sourced after route_opt.
set CLOCK_OPT_GLOBAL_ROUTE_OPT		false ;# false|true; tool default false; optional in RM; 
;# enables Global Route Based Optimization by setting clock_opt.flow.enable_global_route_opt 
;# and route_opt.flow.enable_power to true, sources routing settings, and runs clock_opt -from global_route_opt;
;# this feature is added to route_auto.tcl; if enabled, it replaces route_global command;
set ROUTE_AUTO_USE_SINGLE_COMMAND	false ;# false|true; runs route_auto command instead of atomic commands (route_global+route_track+route_detail with update_timing in between)
set REDUNDANT_VIA_INSERTION		false ;# false|true; tool default false; optional in RM; enables redundant via insertion for post-route;
;# if you choose ESTABLISHED for TECHNOLOGY_NODE on RMgen download page,
;# RM is set up to run concurrent redundant via insertion during route_auto and route_opt
;# otherwise, RM is set up to reserve space and run standalone add_redundant_vias after route_auto and route_opt  
set TCL_USER_REDUNDANT_VIA_MAPPING_FILE "" ;# ICC-II via mapping file required for redundant via insertion; 
;# the file should include add_via_mapping commands.   
set TCL_USER_ICC_REDUNDANT_VIA_MAPPING_FILE "" ;# ICC style via mapping file required for redundant via insertion; 
;# the file should include define_zrt_redundant_vias commands.
;# This variable is mutually exclusive with TCL_USER_REDUNDANT_VIA_MAPPING_FILE
set ROUTE_AUTO_ANTENNA_FIXING		false ;# false|true; tool default false; optional in RM;
;# set true to enable route.detail.hop_layers_to_fix_antenna and source TCL_ANTENNA_RULE_FILE in route_auto.tcl 
;# to fix Antenna violations.
set TCL_ANTENNA_RULE_FILE	""	;# Antenna rule file; required if ROUTE_AUTO_ANTENNA_FIXING is set to true.
set ROUTE_AUTO_CREATE_SHIELDS 		"none" ;# none|before_route_auto|after_route_auto; default is none; optional in RM;
;# choose to create shields before or after route_auto; all nets with shielding rules will be shielded	
set ROUTE_OPT_PT_DELAY_CALCULATION_WITH_PBA false ;# Default false; sets time.pba_optimization_mode to path to enable PBA during second route_opt;
set ROUTE_OPT_STARRC_CONFIG_FILE ""	;# Specify the configuration file for StarRC in-design extraction for the second route_opt in route_opt.tcl;
;# required; refer to templates/route_opt.starrc_config_example.txt as an example
set ROUTE_OPT_RESHIELD 			"after_route_opt" ;# none|after_route_opt|incremental; default is after_route_opt; 
;# set after_route_opt to reshield nets after route_opt is done with create_shield command; 
;# set incremental to trigger reshield during all route_opt eco route sessions with an app option; 
;# note that ROUTE_OPT_RESHIELD only works if ROUTE_AUTO_CREATE_SHIELDS is set to a value other than none
set ROUTE_OPT_CTO 			"auto" ;# auto|always_on|always_off; tool default auto; RM default auto;
;# sets route_opt.flow.enable_ccd_clock_drc_fixing to the specified value for clock DRC fixing in route_opt;
;# Note: this feature affects both CCD and non-CCD route_opt;
;# if CCD is enabled, with auto, route_opt will enable the feature; set it to always_off if you want it disabled.
;# if CCD is not enabled, with auto, this feature won't be enabled; set it to always_on to enable the feature.
## The following 6 ROUTE_OPT_ECO_OPT* variables are for ECO fusion (eco_opt command) in route_opt.tcl
#  Note that once ROUTE_OPT_ECO_OPT_PT_PATH is specified, ECO fusion is enabled and the third route_opt will be skipped.
set ROUTE_OPT_ECO_OPT_PT_PATH		"" ;# Required by eco_opt; specify the path to pt_shell; for example: /u/mgr/bin/pt_shell
;# if specified, eco_opt
set ROUTE_OPT_ECO_OPT_DB_PATH		"" ;# Optional; specify the paths to .db files of the reference libraries for PT (if not already in your search path)
;# For eco_opt, PT needs to read db. 
set ROUTE_OPT_ECO_OPT_TYPE		"" ;# Optional; eco_opt fixing type; timing|setup|hold|drc|leakage_power|dynamic_power|total_power|buffer_removal
;# if not specified, works on all types
set ROUTE_OPT_ECO_OPT_STARRC_CONFIG_FILE "" ;# Optional; specify the configuration file for StarRC in-design extraction
set ROUTE_OPT_ECO_OPT_WORK_DIR		"" ;# Optional; specify the working directory for eco_opt where PT files and logs are generated;
;# if not specified, tool will automatically generate one
set ROUTE_OPT_ECO_OPT_PRE_LINK_SCRIPT	"" ;# Optional; specify the file that contains custom PT script, which is executed before linking in PrimeTime;
;# use PT commands that do not require the current design
set ROUTE_OPT_ECO_OPT_POST_LINK_SCRIPT	"" ;# Optional; specify the file that contains custom PT script, which is executed after linking in PrimeTime;
;# use PT commands that require the current design
########################################################################################## 
## Variables for chip finishing related settings (Used by chip_finish.tcl)
##########################################################################################
set CHIP_FINISH_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during chip_finish step.
;# once set, the list of active scenarios is saved and carried over to subsequent steps.
set TCL_USER_CHIP_FINISH_PRE_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced before filler cell insertion.
set TCL_USER_CHIP_FINISH_POST_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced after metal fill insertion.
## Std cell filler and decap cells used by chip_finish step and post PT-ECO refill in pt_eco step
set CHIP_FINISH_METAL_FILLER_PREFIX 	"" ;# A string to specify the prefix for metal filler (decap) cells.
set CHIP_FINISH_NON_METAL_FILLER_PREFIX $CHIP_FINISH_METAL_FILLER_PREFIX ;# A string to specify the prefix for non-metal fillers.
set CHIP_FINISH_METAL_FILLER_LIB_CELL_LIST "" ;# A list of metal filler (decap) lib cells, including the library name, for ex, 
;# Example: "hvt/DCAP_HVT lvt/DCAP_LVT". Recommended to specify decaps from largest to smallest.
set CHIP_FINISH_NON_METAL_FILLER_LIB_CELL_LIST "" ;# A list of non-metal filler lib cells, including the library name, for ex,
;# Example: hvt/FILL_HVT lvt/FILL_LVT. Recommended to specify them from largest to smallest.
## Signal EM
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT "ITF" ;# Specify signal EM constraint format: ITF | ALF; string is uppercase and ITF is default
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FILE "" ;# A constraint file which contains signal electromigration constraints;
;# specify an ITF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ITF, and specify an
;# ALF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ALF;
;# required for signal EM analysis and fixing to be enabled
set CHIP_FINISH_SIGNAL_EM_SAIF 		"" ;# An optional SAIF file for the signal EM analysis.
set CHIP_FINISH_SIGNAL_EM_SCENARIO 	"" ;# Specify an active scenario which is enabled for setup and hold analysis;
;# Required for signal EM analysis and fixing to proceed.
set CHIP_FINISH_SIGNAL_EM_FIXING 	false ;# Enable signal EM fixing; false | true; false is default
########################################################################################## 
## Variables for ICV in-design related settings (used by icv_in_design.tcl)
##########################################################################################
set ICV_IN_DESIGN_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during icv_in_design step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_ICV_IN_DESIGN_PRE_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced before signoff_check_drc.
set TCL_USER_ICV_IN_DESIGN_POST_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced after second signoff_check_drc.
## signoff_check_drc specific variables
set ICV_IN_DESIGN_DRC_CHECK_RUNSET 	"" ;# The foundry runset for ICV used by signoff_check_drc
set ICV_IN_DESIGN_DRC_CHECK_RUNDIR 	"z_check_drc" 
;# The working directory for the signoff_check_drc before signoff_fix_drc;
;# The directory that contains the initial DRC error database for signoff_fix_drc.
## singoff_fix_drc specific variables
set ICV_IN_DESIGN_ADR 			true ;# true|false; true enables signoff_fix_drc in addition to signoff_check_drc; default is true
set ICV_IN_DESIGN_ADR_RUNDIR 		"z_adr"	;# The working directory for signoff_fix_drc; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_POST_ADR_RUNDIR 	"z_post_adr" ;# The working directory for signoff_check_drc after signoff_fix_drc is done; 
;# only takes effect if ICV_IN_DESIGN_ADR is true 
set ICV_IN_DESIGN_ADR_DPT_RULES 	"" ;# Specify your DPT rules for signoff_fix_drc fixing; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_ADR_DPT_RUNDIR	"z_adr_with_dpt" ;# The working directory for signoff_check_drc with DPT rule fixing;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
set ICV_IN_DESIGN_POST_ADR_DPT_RUNDIR	"z_post_adr_with_dpt" ;# The working directory for signoff_check_drc after DPT rule fixing is done;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
## Metal fill specific variables
set ICV_IN_DESIGN_METAL_FILL 		false ;# Default false; set it to true to enable the metal fill creation feature.
set ICV_IN_DESIGN_METAL_FILL_RUNDIR	"z_icvFill" ;# The working directory for signoff_create_metal_fill. Optional. Default is z_icvFill.
set ICV_IN_DESIGN_METAL_FILL_TIMING_DRIVEN_THRESHOLD "" 
;# Specify the threshold for timing-driven metal fill.
;# If not specified, timing-driven is not enabled.
;# If specified, "-timing_preserve_setup_slack_threshold" option is added.
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED "off" ;# off | <a technology node> | generic; used for -track_fill option of signoff_create_metal_fill
;# for non-track-based : specify off 
;# for track-based : specify either a node (refer to man page) or generic 
set ICV_IN_DESIGN_METAL_FILL_RUNSET	"" ;# Specify the foundry runset for signoff_create_metal_fill command;
;# required only by non track-based metal fill (ICV_IN_DESIGN_METAL_FILL_TRACK_BASED set to off).
set ICV_IN_DESIGN_POST_METAL_FILL_RUNDIR "z_MFILL_after" 
;# The working directory for the signoff_check_drc after signoff_create_metal_fill is completed;
;# only takes effect if ICV_IN_DESIGN_METAL_FILL is true
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED_PARAMETER_FILE "auto" ;# auto | <a parameter file>; default is auto;
;# this variable is only for track-based metal fill;
;# specify auto to use ICC-II auto generated track_fill_params.rh file or your own paramter file.
########################################################################################## 
## Variables for settings related to write data (used by write_data.tcl)
##########################################################################################
## write_gds related
set WRITE_GDS_LAYER_MAP_FILE 		"" ;# A layer map file which provides a mapping between the tool and GDS layers
set WRITE_OASIS_LAYER_MAP_FILE 		"" ;# A layer map file which provides a mapping between the tool and OASIS layers
########################################################################################## 
## Variables for Functional ECO related settings (used by functional_eco.tcl)
##########################################################################################
set FUNCTIONAL_ECO_ACTIVE_SCENARIO_LIST	"" ;# Optional; a subset of scenarios to be made active during the step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_FUNCTIONAL_ECO_PRE_SCRIPT	"" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_FUNCTIONAL_ECO_POST_SCRIPT	"" ;# An optional Tcl file to be sourced after route_eco.
set FUNCTIONAL_ECO_DISPLACEMENT_THRESHOLD "10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
set FUNCTIONAL_ECO_VERILOG_FILE		"" ;# Required; a verilog file to be 
set FUNCTIONAL_ECO_MODE			"default" ;# Specify the preferred flow; default|freeze_silicon
;# default: sources $FUNCTIONAL_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $FUNCTIONAL_ECO_CHANGE_FILE, and place_freeze_silicon
########################################################################################## 
## Variables for PT ECO related settings (used by pt_eco.tcl/pt_eco_incremental.tcl)
##########################################################################################
## The following variables apply to both pt_eco.tcl (classic PT-ECO flow) and pt_eco_incremental.tcl (Galaxy incremental ECO flow)
set PT_ECO_ACTIVE_SCENARIO_LIST 	"" ;# Optional; a subset of scenarios to be made active during the step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_PT_ECO_PRE_SCRIPT 		"" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_PT_ECO_POST_SCRIPT 	"" ;# An optional Tcl file to be sourced after route_eco.
set PT_ECO_DISPLACEMENT_THRESHOLD 	"10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
## The following variables only apply to pt_eco.tcl (classic PT-ECO flow)
set PT_ECO_CHANGE_FILE 			"" ;# Required; an ECO guidance file generated by the PT-SI write_changes command,
;# as an input to the pt_eco.tcl
set PT_ECO_MODE				"default" ;# Specify the preferred flow for the PT-ECO run; default|freeze_silicon
;# default: sources $PT_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $PT_ECO_CHANGE_FILE, and place_freeze_silicon
########################################################################################## 
## Variables for Redhawk in-design related settings 
## (used by redhawk_in_design_pnr.tcl; SNPS_INDESIGN_RH_RAIL license required)
##########################################################################################
set REDHAWK_DIR 			"" ;# Specify the path to REDHAWK executable; required 
set REDHAWK_PAD_FILE 			"" ;# Default is top level pins.
set REDHAWK_ANALYSIS_NETS 		"" ;# Required. Specify the list of power and ground nets in pairs and in separate lines for the analysis;
;# for example, "VDD1 VSS1 VDD2 VSS2 VDD3 VSS3", where VDD* are power nets and VSS* are ground nets.
set REDHAWK_TECH_FILE 			"" ;# Required. Apache Technology File
set REDHAWK_MACROS 			"" ;# Optional. List of Macro names and macro directories in pairs and in separate lines;
;# for example, "macro1_name macro1_directory 
;#		    macro2_name macro2_directory 
;#		    macro3_name macro3_directory"
set REDHAWK_SWITCH_MODEL_FILES 		"" ;# Optional. List of switch model files;
;# for example: "switch_model_file1 
;#               switch_model_file2 
;#		    switch_model_file3"
set REDHAWK_LIB_FILES 			"" ;# Required. List of .lib files in separate lines.
;# for example: "/home/lib_1.lib 
;#               /home/lib_2.lib
;#               /home/lib_3.lib"
set REDHAWK_APL_FILES			"" ;# Required for dynamic analysis.  List of apl files in separate lines.
;# for example: "x.cdev cdev
;#               x.current current
;#               y.cdev cdev
;#               y.current current"
set REDHAWK_EXTRA_GSR 			"" ;# Optional. Provide a file with custom Redhawk settings.
set REDHAWK_ANALYSIS 			"" ;# Required. Specify of the analyses below:
;# For Static analysis: "static"
;# For Vector-based Dynamic analysis: "dynamic_vcd"
;# For Vectorless Dynamic analysis: "dynamic_vectorless"
;# For Effective Resistance analysis: "effective_resistance"
;# For Minimum path resistance analysis: "min_path_resistance"
;# For Integrity Check: "check_missing_via"
set REDHAWK_OUTPUT_REPORT 		"" ;# Optional. Specify a file name to have the output report produced:
;# For Static or dynamic analysis: the effective voltage drop is reported
;# For Effective Resistance analysis: the effective resistance is reported
;# For Minimum path resistance analysis: the minimum path resistance is reported
;# For Integrity Check: the missing vias are reported
set REDHAWK_EM_ANALYSIS 	   	false ;# Optional. Set to true if EM analysis to be performed with static or dynamic analysis.
set REDHAWK_EM_REPORT 			"" ;# Optional. Specify a file name to have the EM output report produced.
set REDHAWK_SCRIPT_FILE 		"" ;# Optional. Specify a file name for using Redhawk standalone run tcl file.
set REDHAWK_SWITCHING_ACTIVITY_FILE 	"" ;# Required for vector-based dynamic analysis.  Format is as follows:
;# {file_format [file_name] [strip_path]}
set REDHAWK_FIX_MISSING_VIAS       	false ;# Optional. Set to true to enable inserting vias to missing via locations after the check_missing_via flow is run.
set REDHAWK_MISSING_VIA_POS_THRESHOLD	"" ;# Optional. Set to positive voltage between two overlapped layers for filtering purpose.  Default is no filtering.
set REDHAWK_RAIL_DATABASE               RAIL_DATABASE  ; #Optional. Set ICC2 Redhawk Fusion output directory.
set REDHAWK_PGA_POWER_NET               "" ; #Required.  Set one power net for PGA.
set REDHAWK_PGA_GROUND_NET              "" ; #Required.  Set one ground net for PGA
set REDHAWK_PGA_NODE                    "" ; #Required. Set the technology node such as tsmc16.
set REDHAWK_PGA_ICV_DIR                 "" ; #Required. Set the path to the ICV binary.  Example: /global/apps/icv_2018.06
##########################################################################################
## System Variables and Settings (there's no need to change them)
##########################################################################################
## Reporting 
set REPORT_QOR				true ;# true|false; RM default true; runs various reporting commands at end of each step;
;# reporting commands vary by stage; set it to false to skip reporting
set REPORT_QOR_REPORT_POWER		true ;# true|false; RM default true;
;# set it to false to skip report_power and report_clock_qor -type power during reporting
set REPORT_QOR_REPORT_CONGESTION	true ;# true|false; RM default reports congestion with "route_global -congestion_map_only true"
;# at the end of preroute steps; set it to false to skip.
set search_path [list ./rm_icc2_pnr_scripts ./rm_setup ./templates $REDHAWK_SEARCH_PATH]
lappend search_path .
if {$synopsys_program_name == "icc2_shell"} {
	set_host_options -max_cores 8

	## Enable on-disk operation for copy_block to save block to disk right away
	set_app_option -name design.on_disk_operation -value true ;# default false and global-scoped
}
set sh_continue_on_error true
## Label names (while $DESIGN_NAME is the block name)
set INIT_DESIGN_BLOCK_NAME 		"init_design" 			;# Label name to be used when saving a block in init_design.tcl
set PLACE_OPT_BLOCK_NAME 		"place_opt" 			;# Label name to be used when saving a block in place_opt.tcl
set CLOCK_OPT_CTS_BLOCK_NAME 		"clock_opt_cts" 		;# Label name to be used when saving a block in clock_opt_cts.tcl
set CLOCK_OPT_OPTO_BLOCK_NAME 		"clock_opt_opto" 		;# Label name to be used when saving a block in clock_opt_opto.tcl
set ROUTE_AUTO_BLOCK_NAME 		"route_auto" 			;# Label name to be used when saving a block in route_auto.tcl
set ROUTE_OPT_BLOCK_NAME 		"route_opt" 			;# Label name to be used when saving a block in route_opt.tcl
set CHIP_FINISH_BLOCK_NAME 		"chip_finish" 			;# Label name to be used when saving a block in chip_finish.tcl
set ICV_IN_DESIGN_BLOCK_NAME 		"icv_in_design" 		;# Label name to be used when saving a block in icv_in_design.tcl
set WRITE_DATA_FROM_BLOCK_NAME 		$ICV_IN_DESIGN_BLOCK_NAME 	;# Label name of the source block in write_data.tcl;
set WRITE_DATA_BLOCK_NAME 		"write_data" 			;# Label name to be used when saving a block in write_data.tcl
;# default is ICV_IN_DESIGN_BLOCK_NAME
set FUNCTIONAL_ECO_FROM_BLOCK_NAME	$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in functional_eco.tcl;
;# default is ROUTE_OPT_BLOCK_NAME
set FUNCTIONAL_ECO_BLOCK_NAME		"functional_eco"		;# Label name to be used when saving a block in functional_eco.tcl
set PT_ECO_FROM_BLOCK_NAME 		$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in pt_eco.tcl;
;# default is ROUTE_OPT_BLOCK_NAME
set PT_ECO_BLOCK_NAME 			"pt_eco" 			;# Label name to be used when saving a block in pt_eco.tcl
set PT_ECO_INCREMENTAL_FROM_BLOCK_NAME 	$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in pt_eco_incremental_1.tcl;
;# default is ROUTE_OPT_BLOCK_NAME; specify a different name if needed
set PT_ECO_INCREMENTAL_1_BLOCK_NAME 	"pt_eco_incremental_1" 		;# Label name to be used when saving a block in pt_eco_incremental_1.tcl
set PT_ECO_INCREMENTAL_2_BLOCK_NAME 	"pt_eco_incremental_2" 		;# Label name to be used when saving a block in pt_eco_incremental_2.tcl
set REDHAWK_IN_DESIGN_PNR_FROM_BLOCK_NAME $INIT_DESIGN_BLOCK_NAME	;# Label name of the starting block for redhawk_in_design_pnr.tcl;
;# default is INIT_DESIGN_BLOCK_NAME
## Directories
set OUTPUTS_DIR	"./outputs_icc2"	;# Directory to write output data files; mainly used by write_data.tcl
set REPORTS_DIR	"./rpts_icc2"		;# Directory to write reports; mainly used by report_qor.tcl
if !{[file exists $OUTPUTS_DIR]} {file mkdir $OUTPUTS_DIR} ;# do not change this line or directory may not be created properly
if !{[file exists $REPORTS_DIR]} {file mkdir $REPORTS_DIR} ;# do not change this line or directory may not be created properly
##########################################################################################
## Hierarchical PNR Variables (used by hierarchical PNR implementation)
##########################################################################################
## For designs where the blocks are bound to abstracts
set SUB_BLOCK_REFS                   	[list ] ;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == flattened , specify design names of the immediate child blocks
;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == nested , specify design names of the physical blocks in all lower levels of physical hierarchy
;# Include the blocks that will be bound to abstracts
set USE_ABSTRACTS_FOR_BLOCKS        	[list ] ;# design names of the physical blocks in the next lower level that will be bound to abstracts
## By default, abstracts created after icv_in_design step of lower-level are used to implement the current level
## Update the following variables if you want to use abstracts created after any other step 
set BLOCK_ABSTRACT_FOR_PLACE_OPT 	"$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_PLACE_OPT label for place_opt
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS    "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS label for clock_opt_cts
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO   "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO label for clock_opt_opto
set BLOCK_ABSTRACT_FOR_ROUTE_AUTO       "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ROUTE_AUTO label for route_auto
set BLOCK_ABSTRACT_FOR_ROUTE_OPT        "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ROUTE_OPT label for route_opt
set BLOCK_ABSTRACT_FOR_CHIP_FINISH      "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CHIP_FINISH for chip_finish
set BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN    "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN label for icv_in_design
set USE_ABSTRACTS_FOR_POWER_ANALYSIS 	false ;# Default false; false|true;
;# sets app option abstract.annotate_power that annotates power information in the abstracts
;# set this to true to perform power analysis inside subblocks modeled as abstracts
set USE_ABSTRACTS_FOR_SIGNAL_EM_ANALYSIS false ;# Default false; false|true;
;# sets app option abstract.enable_signal_em_analysis 
;# set this to true to perform signal em analysis inside abstracts
set ABSTRACT_TYPE_FOR_MPH_BLOCKS "flattened" ; # "nested | flattened", Default nested. Specifies the type of abstract to be created for MPH blocks (blocks with more than 1 level of physical hierarchy)
;# Allowed values are nested and flattened. 
;# when this variable is set to nested (default), preserve_block_instances option of create_abstract command is set to true (default value)
;# when this variable is set to flattened , preserve_block_instances option of create_abstract command is set to false
set CHECK_HIER_TIMING_CONSTRAINTS_CONSISTENCY true ;# Determines whether the consistency of top and block timing constraints is checked during the check_design command
;# The variable in turn sets the application option abstract.check_constraints_consistency to true
########################################################################################## 
## Hierarchical PNR Variables for clock_opt_cts related settings (used by clock_opt_cts.tcl)
##########################################################################################
set PROMOTE_CLOCK_BALANCE_POINTS	false ;# Default false. When implementing intermediate and top levels of physical hierarchy,
;# set this variable to true to promote clock balance points from sub-blocks.
;# Leave this variable to its default value, if the needed clock balance points for the pins
;# inside sub-blocks are applied from the top-level itself.
########################################################################################## 
## Hierarchical PNR Variables for designs where some of the blocks are bound to ETMs
##########################################################################################
set WRITE_DATA_FOR_ETM_GENERATION       false ;# Default false. Set it to true, for writing out required design data for ETM Generation in PrimeTime 
set WRITE_DATA_FOR_ETM_BLOCK_NAME       $ICV_IN_DESIGN_BLOCK_NAME ;# Name of the starting block for the write_data_for_etm step
## ICC2-RM provides additional files (flavors) to override RM default settings for high connectivity, run time and area/power focused designs.
#  These files are under rm_icc2_pnr_scripts/ :  
#  flavor.high_connectivity_high_congestion_focused.tcl, flavor.area_power_focused.tcl and flavor.run_time_focused.tcl
#  You can use the ADDITIONAL_FLAVOR variable to control whether to use these flavors.
set ADDITIONAL_FLAVOR "" 	;# default unspecified; if unspecified, runs RM default flow that works/balances all PPA
;# set it to high_connectivity_high_congestion for high connectivity design styles with heavy congestions
;# set it to area_power for extra area and power optimizations
;# set it to run_time if run time is the primary concern
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_setup/icc2_pnr_setup.tcl

set REPORT_PREFIX $INIT_DESIGN_BLOCK_NAME
init_design
########################################################################
## Design creation/import (depends on value of INIT_DESIGN_INPUT)
########################################################################
## ASCII flow : creates the library & block from individual ASCII input files
if {$INIT_DESIGN_INPUT == "ASCII"} {
	puts "RM-info: Sourcing [which init_design.from_ascii.tcl]"
	source -echo init_design.from_ascii.tcl
}
RM-info: Sourcing /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/init_design.from_ascii.tcl
puts "RM-info: Running script [info script]\n"
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/init_design.from_ascii.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: init_design.from_ascii.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
########################################################################
## Library creation
########################################################################
if {[file exists $DESIGN_LIBRARY]} {
		file delete -force $DESIGN_LIBRARY
	}
set create_lib_cmd "create_lib $DESIGN_LIBRARY"
if {[file exists [which $TECH_FILE]]} {
		lappend create_lib_cmd -tech $TECH_FILE ;# recommended
	} elseif {$TECH_LIB != ""} {
		lappend create_lib_cmd -use_technology_lib $TECH_LIB ;# optional
	}
if {$DESIGN_LIBRARY_SCALE_FACTOR != ""} {
		lappend create_lib_cmd -scale_factor $DESIGN_LIBRARY_SCALE_FACTOR
	}
set_app_options -name lib.setting.on_disk_operation -value true ;# default false and global-scoped
## Library configuration flow: calls library manager under the hood to generate .nlibs, store, and link them
#  - To enable it, in icc2_common_setup.tcl, set LIBRARY_CONFIGURATION_FLOW to true,
#    specify LINK_LIBRARY with .db files, and specify REFERENCE_LIBRARY with physical source files. 
#    In icc2_pnr_setup.tcl, make sure search_path includes all relevant locations. 
if {$LIBRARY_CONFIGURATION_FLOW} {
		set link_library $LINK_LIBRARY
	}
lappend create_lib_cmd -ref_libs $REFERENCE_LIBRARY
puts "RM-info: $create_lib_cmd"
RM-info: create_lib MulDiv -tech /afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech/ece720/Nangate_15nm_OCL_Milkyway_v2014_06/FreePDK15.tf -scale_factor 1000 -ref_libs /afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech/ece720/Nangate_15nm_OCL_ICC2_LibPrep_v2014_06/icc2_cell_lib/NanGate_15nm_OCL.ndm
eval ${create_lib_cmd}
Warning: Layer 'M1' is missing the attribute 'minArea'. (FreePDK15.tf line 79) (TECH-026)
Warning: Layer 'MINT1' is missing the attribute 'minArea'. (FreePDK15.tf line 113) (TECH-026)
Warning: Layer 'MINT2' is missing the attribute 'minArea'. (FreePDK15.tf line 145) (TECH-026)
Warning: Layer 'MINT3' is missing the attribute 'minArea'. (FreePDK15.tf line 179) (TECH-026)
Warning: Layer 'MINT4' is missing the attribute 'minArea'. (FreePDK15.tf line 213) (TECH-026)
Warning: Layer 'MINT5' is missing the attribute 'minArea'. (FreePDK15.tf line 247) (TECH-026)
Warning: Layer 'MSMG1' is missing the attribute 'minArea'. (FreePDK15.tf line 281) (TECH-026)
Warning: Layer 'MSMG2' is missing the attribute 'minArea'. (FreePDK15.tf line 313) (TECH-026)
Warning: Layer 'MSMG3' is missing the attribute 'minArea'. (FreePDK15.tf line 345) (TECH-026)
Warning: Layer 'MSMG4' is missing the attribute 'minArea'. (FreePDK15.tf line 377) (TECH-026)
Warning: Layer 'MSMG5' is missing the attribute 'minArea'. (FreePDK15.tf line 409) (TECH-026)
Warning: Layer 'MG1' is missing the attribute 'minArea'. (FreePDK15.tf line 441) (TECH-026)
Warning: Layer 'MG2' is missing the attribute 'minArea'. (FreePDK15.tf line 473) (TECH-026)
Warning: Layer 'V1/VINT2' is missing the attribute 'maxStackLevel'. (FreePDK15.tf line 1437) (TECH-026)
Warning: Layer 'VINT2/VINT3' is missing the attribute 'maxStackLevel'. (FreePDK15.tf line 1446) (TECH-026)
Warning: Layer 'VINT3/VINT4' is missing the attribute 'maxStackLevel'. (FreePDK15.tf line 1455) (TECH-026)
Warning: Layer 'VINT4/VINT5' is missing the attribute 'maxStackLevel'. (FreePDK15.tf line 1464) (TECH-026)
Warning: Layer 'M1' is missing the attribute 'minArea'. ( line 93) (TECH-026)
Warning: Layer 'MINT1' is missing the attribute 'minArea'. ( line 126) (TECH-026)
Warning: Layer 'MINT2' is missing the attribute 'minArea'. ( line 159) (TECH-026)
Warning: Layer 'MINT3' is missing the attribute 'minArea'. ( line 193) (TECH-026)
Warning: Layer 'MINT4' is missing the attribute 'minArea'. ( line 227) (TECH-026)
Warning: Layer 'MINT5' is missing the attribute 'minArea'. ( line 261) (TECH-026)
Warning: Layer 'MSMG1' is missing the attribute 'minArea'. ( line 294) (TECH-026)
Warning: Layer 'MSMG2' is missing the attribute 'minArea'. ( line 326) (TECH-026)
Warning: Layer 'MSMG3' is missing the attribute 'minArea'. ( line 358) (TECH-026)
Warning: Layer 'MSMG4' is missing the attribute 'minArea'. ( line 390) (TECH-026)
Warning: Layer 'MSMG5' is missing the attribute 'minArea'. ( line 422) (TECH-026)
Warning: Layer 'MG1' is missing the attribute 'minArea'. ( line 454) (TECH-026)
Warning: Layer 'MG2' is missing the attribute 'minArea'. ( line 486) (TECH-026)
Information: ContactCode 'Via2Array-0' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 671) (TECH-084)
Information: ContactCode 'Via2Array-0_Enc' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 687) (TECH-084)
Information: ContactCode 'Via2Array-1' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 703) (TECH-084)
Information: ContactCode 'Via2Array-1_Enc' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 719) (TECH-084)
Information: ContactCode 'Via2Array-2' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 735) (TECH-084)
Information: ContactCode 'Via2Array-2_Enc' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 751) (TECH-084)
Information: ContactCode 'Via2Array-3' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 767) (TECH-084)
Information: ContactCode 'Via2Array-3_Enc' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 783) (TECH-084)
Information: ContactCode 'Via2Array-4' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 799) (TECH-084)
Information: ContactCode 'Via2Array-4_Enc' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 815) (TECH-084)
Information: ContactCode 'Via2Array-5' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 831) (TECH-084)
Information: ContactCode 'Via2Array-5_Enc' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 847) (TECH-084)
Information: ContactCode 'Via2Array-6' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 863) (TECH-084)
Information: ContactCode 'Via2Array-6_Enc' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 879) (TECH-084)
Information: ContactCode 'Via2Array-7' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 895) (TECH-084)
Information: ContactCode 'Via2Array-7_Enc' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 911) (TECH-084)
Information: ContactCode 'Via3Array-0' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 927) (TECH-084)
Information: ContactCode 'Via3Array-0_Enc' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 943) (TECH-084)
Information: ContactCode 'Via3Array-1' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 959) (TECH-084)
Information: ContactCode 'Via3Array-1_Enc' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 975) (TECH-084)
Information: ContactCode 'Via3Array-2' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 991) (TECH-084)
Information: ContactCode 'Via3Array-2_Enc' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 1007) (TECH-084)
Information: ContactCode 'Via3Array-3' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 1023) (TECH-084)
Information: ContactCode 'Via3Array-3_Enc' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 1039) (TECH-084)
Information: ContactCode 'Via3Array-4' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 1055) (TECH-084)
Information: ContactCode 'Via3Array-4_Enc' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 1071) (TECH-084)
Information: ContactCode 'Via3Array-5' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 1087) (TECH-084)
Information: ContactCode 'Via3Array-5_Enc' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 1103) (TECH-084)
Information: ContactCode 'Via3Array-6' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 1119) (TECH-084)
Information: ContactCode 'Via3Array-6_Enc' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 1135) (TECH-084)
Information: ContactCode 'Via3Array-7' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 1151) (TECH-084)
Information: ContactCode 'Via3Array-7_Enc' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 1167) (TECH-084)
Information: ContactCode 'Via4Array-0' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 1183) (TECH-084)
Information: ContactCode 'Via4Array-0_Enc' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 1199) (TECH-084)
Information: ContactCode 'Via4Array-1' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 1215) (TECH-084)
Information: ContactCode 'Via4Array-1_Enc' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 1231) (TECH-084)
Information: ContactCode 'Via4Array-2' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 1247) (TECH-084)
Information: ContactCode 'Via4Array-2_Enc' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 1263) (TECH-084)
Information: ContactCode 'Via4Array-3' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 1279) (TECH-084)
Information: ContactCode 'Via4Array-3_Enc' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 1295) (TECH-084)
Information: ContactCode 'Via4Array-4' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 1311) (TECH-084)
Information: ContactCode 'Via4Array-4_Enc' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 1327) (TECH-084)
Information: ContactCode 'Via4Array-5' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 1343) (TECH-084)
Information: ContactCode 'Via4Array-5_Enc' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 1359) (TECH-084)
Information: ContactCode 'Via4Array-6' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 1375) (TECH-084)
Information: ContactCode 'Via4Array-6_Enc' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 1391) (TECH-084)
Information: ContactCode 'Via4Array-7' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 1407) (TECH-084)
Information: ContactCode 'Via4Array-7_Enc' has a minimum cut spacing 0.008 that is less than the cut layer minimum spacing 0.036. (line 1423) (TECH-084)
Information: Loading technology file '/afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech/ece720/Nangate_15nm_OCL_Milkyway_v2014_06/FreePDK15.tf' (FILE-007)
Saving library 'MulDiv'
########################################################################
## Design creation
########################################################################
################################################################
## Read the verilog file(s)  
################################################################
if {$DESIGN_STYLE == "flat"} {
                read_verilog -top $DESIGN_NAME $VERILOG_NETLIST_FILES
                current_block $DESIGN_NAME
                link_block
                save_lib
        } elseif {$DESIGN_STYLE == "hier"} {
		puts "RM-info: Sourcing [which init_design.from_ascii.hier.tcl]"
		source -echo init_design.from_ascii.hier.tcl
	}
Information: Reading Verilog into new design 'MulDiv' in library 'MulDiv'. (VR-012)
Loading verilog file '/afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/dcrm/results/MulDiv.mapped.v'
Number of modules read: 6
Top level ports: 216
Total ports in all modules: 236
Total nets in all modules: 5737
Total instances in all modules: 5268
Elapsed = 00:00:00.04, CPU = 00:00:00.04
Using libraries: MulDiv NanGate_15nm_OCL
Linking block MulDiv:MulDiv.design
Information: User units loaded from library 'NanGate_15nm_OCL' (LNK-040)
Design 'MulDiv' was successfully linked.
Saving library 'MulDiv'
################################################################
## Read UPF file(s)  
################################################################
## For golden UPF flow only (if supplemental UPF is provided): enable golden UPF flow before reading UPF
if {[file exists [which $UPF_SUPPLEMENTAL_FILE]]} {
		set_app_options -name mv.upf.enable_golden_upf -value true ;# tool default false
	}
if {[file exists [which $UPF_FILE]]} {
		load_upf $UPF_FILE

		## For golden UPF flow only (if supplemental UPF is provided): read supplemental UPF file
		if {[file exists [which $UPF_SUPPLEMENTAL_FILE]]} {
			load_upf -supplemental $UPF_SUPPLEMENTAL_FILE
		} elseif {$UPF_SUPPLEMENTAL_FILE != ""} {
			puts "RM-error: UPF_SUPPLEMENTAL_FILE($UPF_SUPPLEMENTAL_FILE) is invalid. Please correct it."
		}

		## Read the supply set file
		if {[file exists [which $UPF_UPDATE_SUPPLY_SET_FILE]]} {
			load_upf $UPF_UPDATE_SUPPLY_SET_FILE
		} elseif {$UPF_UPDATE_SUPPLY_SET_FILE != ""} {
			puts "RM-error: UPF_UPDATE_SUPPLY_SET_FILE($UPF_UPDATE_SUPPLY_SET_FILE) is invalid. Please correct it."
		}
	} elseif {$UPF_FILE != ""} {
		puts "RM-error : UPF file($UPF_FILE) is invalid. Please correct it."
	}
################################################################
## Timing constraints  
################################################################
## Specify a Tcl script to read in your TLU+ files by using the read_parasitic_tech command;
#  Refer to templates/init_design.read_parasitic_tech_example.tcl for sample commands
if {[file exists [which $TCL_PARASITIC_SETUP_FILE]]} {
		puts "RM-info: Sourcing [which $TCL_PARASITIC_SETUP_FILE]"
		source -echo $TCL_PARASITIC_SETUP_FILE
	} elseif {$TCL_PARASITIC_SETUP_FILE != ""} {
		puts "RM-error : TCL_PARASITIC_SETUP_FILE($TCL_PARASITIC_SETUP_FILE) is invalid. Please correct it."
	}
## Specify a Tcl script to create your corners, modes, scenarios and load respective constraints;
#  Two examples are provided: 
#  - templates/init_design.mcmm_example.explicit.tcl: provide mode, corner, and scenario constraints; create modes, corners, 
#    and scenarios; source mode, corner, and scenario constraints, respectively 
#  - templates/init_design.mcmm_example.auto_expanded.tcl: provide constraints for the scenarios; create modes, corners, 
#    and scenarios; source scenario constraints which are then expanded to associated modes and corners
if {[file exists [which $TCL_MCMM_SETUP_FILE]]} {
		puts "RM-info: Sourcing [which $TCL_MCMM_SETUP_FILE]"
		source -echo $TCL_MCMM_SETUP_FILE
	} elseif {$TCL_MCMM_SETUP_FILE != ""} {
		puts "RM-error : TCL_MCMM_SETUP_FILE($TCL_MCMM_SETUP_FILE) is invalid. Please correct it."
	}
RM-info: Sourcing /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/dcrm/results/ICC2_files/MulDiv.MCMM/top.tcl
## created by write_timing_context -format icc2 -output results/ICC2_files/MulDiv.MCMM
puts "Information: sourcing [info script]";
Information: sourcing /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/dcrm/results/ICC2_files/MulDiv.MCMM/top.tcl
remove_modes -all;remove_corners -all;remove_scenarios -all;
namespace eval 5DA63D9D {
  variable _search_path $::search_path;
  set ::search_path [linsert $_search_path 0 [file normalize [file dirname [info script]]] ];

  source helper_script.tcl;
}
## IC Compiler Scenario: mode_norm.slow.RCmax
create_mode mode_norm.slow.RCmax;
create_corner mode_norm.slow.RCmax;
create_scenario -mode mode_norm.slow.RCmax -corner mode_norm.slow.RCmax -name mode_norm.slow.RCmax;
Created scenario mode_norm.slow.RCmax for mode mode_norm.slow.RCmax and corner mode_norm.slow.RCmax
All analysis types are activated.
set_app_options -list { time.convert_constraint_from_bc_wc wc_only};
namespace eval 5DA63D9D {
  variable _se [get_message_info -limit CMD-005];set_message_info -id CMD-005 -limit 1;redirect -variable _tmp {catch {slarty;bartvast;};};unset _tmp;
  source -continue_on_error scenario_mode_norm_slow_RCmax.tcl;
  set_message_info -id CMD-005 -limit $_se; unset _se
}
Information: app_option time.convert_constraint_from_bc_wc is set to wc_only.  Using only -max_tluplus tlu_plus file for early and late parasitic spec
Information: Reading the tlu_plus file FreePDK15_RCmax
Information: Reusing the early spec FreePDK15_RCmax
Begin building search trees for block MulDiv:MulDiv.design
Done building search trees for block MulDiv:MulDiv.design (time 0s)
create_mode mode_norm.slow.RCmax_bc;
create_corner mode_norm.slow.RCmax_bc;
create_scenario -mode mode_norm.slow.RCmax_bc -corner mode_norm.slow.RCmax_bc -name mode_norm.slow.RCmax_bc;
Created scenario mode_norm.slow.RCmax_bc for mode mode_norm.slow.RCmax_bc and corner mode_norm.slow.RCmax_bc
All analysis types are activated.
set_app_options -list { time.convert_constraint_from_bc_wc bc_only};
namespace eval 5DA63D9D {
  variable _se [::get_message_info -limit CMD-005];set_message_info -id CMD-005 -limit 1;redirect -variable _tmp {catch {slarty;bartvast;};};unset _tmp;
  source -continue_on_error scenario_mode_norm_slow_RCmax.tcl;
  ::set_message_info -id CMD-005 -limit $_se; unset _se
}
Information: app_option time.convert_constraint_from_bc_wc is set to bc_only.  Using only -min_tluplus tlu_plus file for early and late parasitic spec
Information: Reusing the late spec FreePDK15_RCmax
Information: Reusing the early spec FreePDK15_RCmax
## Scenario Status
## Test Power UI
set_scenario_status -none -setup true -hold {false} mode_norm.slow.RCmax;
Scenario mode_norm.slow.RCmax (mode mode_norm.slow.RCmax corner mode_norm.slow.RCmax) is active for setup analysis.
if [string length [get_defined_attributes -class scenario {dynamic_power}]] {
  set_scenario_status -dynamic_power false -leakage_power false mode_norm.slow.RCmax;
} else {
  set_scenario_status -power [expr false || false] mode_norm.slow.RCmax;
}
Scenario mode_norm.slow.RCmax (mode mode_norm.slow.RCmax corner mode_norm.slow.RCmax) is active for setup analysis.
set_scenario_status -none -setup {false} -hold false mode_norm.slow.RCmax_bc;
Scenario mode_norm.slow.RCmax_bc (mode mode_norm.slow.RCmax_bc corner mode_norm.slow.RCmax_bc) is active, but has no analysis configured.
if [string length [get_defined_attributes -class scenario {dynamic_power}]] {
  set_scenario_status -dynamic_power false -leakage_power false mode_norm.slow.RCmax_bc;
} else {
  set_scenario_status -power [expr false || false] mode_norm.slow.RCmax_bc;
}
Scenario mode_norm.slow.RCmax_bc (mode mode_norm.slow.RCmax_bc corner mode_norm.slow.RCmax_bc) is active, but has no analysis configured.
## IC Compiler Scenario: mode_norm.worst_low.RCmax
create_mode mode_norm.worst_low.RCmax;
create_corner mode_norm.worst_low.RCmax;
create_scenario -mode mode_norm.worst_low.RCmax -corner mode_norm.worst_low.RCmax -name mode_norm.worst_low.RCmax;
Created scenario mode_norm.worst_low.RCmax for mode mode_norm.worst_low.RCmax and corner mode_norm.worst_low.RCmax
All analysis types are activated.
set_app_options -list { time.convert_constraint_from_bc_wc wc_only};
namespace eval 5DA63D9D {
  variable _se [get_message_info -limit CMD-005];set_message_info -id CMD-005 -limit 1;redirect -variable _tmp {catch {slarty;bartvast;};};unset _tmp;
  source -continue_on_error scenario_mode_norm_worst_low_RCmax.tcl;
  set_message_info -id CMD-005 -limit $_se; unset _se
}
Information: app_option time.convert_constraint_from_bc_wc is set to wc_only.  Using only -max_tluplus tlu_plus file for early and late parasitic spec
Information: Reusing the late spec FreePDK15_RCmax
Information: Reusing the early spec FreePDK15_RCmax
create_mode mode_norm.worst_low.RCmax_bc;
create_corner mode_norm.worst_low.RCmax_bc;
create_scenario -mode mode_norm.worst_low.RCmax_bc -corner mode_norm.worst_low.RCmax_bc -name mode_norm.worst_low.RCmax_bc;
Created scenario mode_norm.worst_low.RCmax_bc for mode mode_norm.worst_low.RCmax_bc and corner mode_norm.worst_low.RCmax_bc
All analysis types are activated.
set_app_options -list { time.convert_constraint_from_bc_wc bc_only};
namespace eval 5DA63D9D {
  variable _se [::get_message_info -limit CMD-005];set_message_info -id CMD-005 -limit 1;redirect -variable _tmp {catch {slarty;bartvast;};};unset _tmp;
  source -continue_on_error scenario_mode_norm_worst_low_RCmax.tcl;
  ::set_message_info -id CMD-005 -limit $_se; unset _se
}
Information: app_option time.convert_constraint_from_bc_wc is set to bc_only.  Using only -min_tluplus tlu_plus file for early and late parasitic spec
Information: Reusing the late spec FreePDK15_RCmax
Information: Reusing the early spec FreePDK15_RCmax
## Scenario Status
## Test Power UI
set_scenario_status -none -setup true -hold {false} mode_norm.worst_low.RCmax;
Scenario mode_norm.worst_low.RCmax (mode mode_norm.worst_low.RCmax corner mode_norm.worst_low.RCmax) is active for setup analysis.
if [string length [get_defined_attributes -class scenario {dynamic_power}]] {
  set_scenario_status -dynamic_power false -leakage_power false mode_norm.worst_low.RCmax;
} else {
  set_scenario_status -power [expr false || false] mode_norm.worst_low.RCmax;
}
Scenario mode_norm.worst_low.RCmax (mode mode_norm.worst_low.RCmax corner mode_norm.worst_low.RCmax) is active for setup analysis.
set_scenario_status -none -setup {false} -hold false mode_norm.worst_low.RCmax_bc;
Scenario mode_norm.worst_low.RCmax_bc (mode mode_norm.worst_low.RCmax_bc corner mode_norm.worst_low.RCmax_bc) is active, but has no analysis configured.
if [string length [get_defined_attributes -class scenario {dynamic_power}]] {
  set_scenario_status -dynamic_power false -leakage_power false mode_norm.worst_low.RCmax_bc;
} else {
  set_scenario_status -power [expr false || false] mode_norm.worst_low.RCmax_bc;
}
Scenario mode_norm.worst_low.RCmax_bc (mode mode_norm.worst_low.RCmax_bc corner mode_norm.worst_low.RCmax_bc) is active, but has no analysis configured.
## IC Compiler Scenario: mode_norm.fast.RCmin
create_mode mode_norm.fast.RCmin;
create_corner mode_norm.fast.RCmin;
create_scenario -mode mode_norm.fast.RCmin -corner mode_norm.fast.RCmin -name mode_norm.fast.RCmin;
Created scenario mode_norm.fast.RCmin for mode mode_norm.fast.RCmin and corner mode_norm.fast.RCmin
All analysis types are activated.
set_app_options -list { time.convert_constraint_from_bc_wc wc_only};
namespace eval 5DA63D9D {
  variable _se [get_message_info -limit CMD-005];set_message_info -id CMD-005 -limit 1;redirect -variable _tmp {catch {slarty;bartvast;};};unset _tmp;
  source -continue_on_error scenario_mode_norm_fast_RCmin.tcl;
  set_message_info -id CMD-005 -limit $_se; unset _se
}
Information: app_option time.convert_constraint_from_bc_wc is set to wc_only.  Using only -max_tluplus tlu_plus file for early and late parasitic spec
Information: Reading the tlu_plus file FreePDK15_RCmin
Information: Reusing the early spec FreePDK15_RCmin
create_mode mode_norm.fast.RCmin_bc;
create_corner mode_norm.fast.RCmin_bc;
create_scenario -mode mode_norm.fast.RCmin_bc -corner mode_norm.fast.RCmin_bc -name mode_norm.fast.RCmin_bc;
Created scenario mode_norm.fast.RCmin_bc for mode mode_norm.fast.RCmin_bc and corner mode_norm.fast.RCmin_bc
All analysis types are activated.
set_app_options -list { time.convert_constraint_from_bc_wc bc_only};
namespace eval 5DA63D9D {
  variable _se [::get_message_info -limit CMD-005];set_message_info -id CMD-005 -limit 1;redirect -variable _tmp {catch {slarty;bartvast;};};unset _tmp;
  source -continue_on_error scenario_mode_norm_fast_RCmin.tcl;
  ::set_message_info -id CMD-005 -limit $_se; unset _se
}
Information: app_option time.convert_constraint_from_bc_wc is set to bc_only.  Using only -min_tluplus tlu_plus file for early and late parasitic spec
Information: Reusing the late spec FreePDK15_RCmin
Information: Reusing the early spec FreePDK15_RCmin
## Scenario Status
## Test Power UI
set_scenario_status -none -setup false -hold {false} mode_norm.fast.RCmin;
Scenario mode_norm.fast.RCmin (mode mode_norm.fast.RCmin corner mode_norm.fast.RCmin) is active, but has no analysis configured.
if [string length [get_defined_attributes -class scenario {dynamic_power}]] {
  set_scenario_status -dynamic_power false -leakage_power true mode_norm.fast.RCmin;
} else {
  set_scenario_status -power [expr false || true] mode_norm.fast.RCmin;
}
Scenario mode_norm.fast.RCmin (mode mode_norm.fast.RCmin corner mode_norm.fast.RCmin) is active for leakage_power analysis.
set_scenario_status -none -setup {false} -hold true mode_norm.fast.RCmin_bc;
Scenario mode_norm.fast.RCmin_bc (mode mode_norm.fast.RCmin_bc corner mode_norm.fast.RCmin_bc) is active for hold analysis.
if [string length [get_defined_attributes -class scenario {dynamic_power}]] {
  set_scenario_status -dynamic_power false -leakage_power true mode_norm.fast.RCmin_bc;
} else {
  set_scenario_status -power [expr false || true] mode_norm.fast.RCmin_bc;
}
Scenario mode_norm.fast.RCmin_bc (mode mode_norm.fast.RCmin_bc corner mode_norm.fast.RCmin_bc) is active for hold/leakage_power analysis.
## have the max drc costing follow the setup costing and min drc costing follow the hold costing
if [sizeof_collection [get_scenarios -quiet -filter setup]] {set_scenario_status -max_cap true -max_tran true [get_scenarios -filter setup];}
Scenario mode_norm.slow.RCmax (mode mode_norm.slow.RCmax corner mode_norm.slow.RCmax) is active for setup/max_transition/max_capacitance analysis.
Scenario mode_norm.worst_low.RCmax (mode mode_norm.worst_low.RCmax corner mode_norm.worst_low.RCmax) is active for setup/max_transition/max_capacitance analysis.
if [sizeof_collection [get_scenarios -quiet -filter hold]] {set_scenario_status -min_cap true [get_scenarios -filter hold];}
Scenario mode_norm.fast.RCmin_bc (mode mode_norm.fast.RCmin_bc corner mode_norm.fast.RCmin_bc) is active for hold/leakage_power/min_capacitance analysis.
set_app_options -list { time.convert_constraint_from_bc_wc none};
## these were the acive and current scenarios in the generation session
namespace eval 5DA63D9D {
  variable inactive_scenarios [::remove_from_collection [::get_scenarios] [::get_scenarios [list mode_norm.slow.RCmax mode_norm.slow.RCmax_bc mode_norm.worst_low.RCmax mode_norm.worst_low.RCmax_bc mode_norm.fast.RCmin mode_norm.fast.RCmin_bc]]];
  ::set_scenario_status -active true *;
  if [::sizeof_collection $inactive_scenarios] {
    ::set_scenario_status -active false $inactive_scenarios;
  }
  if [::sizeof_collection [::get_scenarios -quiet mode_norm.slow.RCmax]] {
    ::current_scenario mode_norm.slow.RCmax;
  } else {
    puts "Warning: dc_shell current_scenario (mode_norm.slow.RCmax) does not exist";
  }
}
Scenario mode_norm.fast.RCmin (mode mode_norm.fast.RCmin corner mode_norm.fast.RCmin) is active for leakage_power analysis.
Scenario mode_norm.fast.RCmin_bc (mode mode_norm.fast.RCmin_bc corner mode_norm.fast.RCmin_bc) is active for hold/leakage_power/min_capacitance analysis.
Scenario mode_norm.slow.RCmax (mode mode_norm.slow.RCmax corner mode_norm.slow.RCmax) is active for setup/max_transition/max_capacitance analysis.
Warning: Scenario mode_norm.slow.RCmax_bc has no analysis types to activate. (CSTR-026)
Scenario mode_norm.slow.RCmax_bc (mode mode_norm.slow.RCmax_bc corner mode_norm.slow.RCmax_bc) is active, but has no analysis configured.
Scenario mode_norm.worst_low.RCmax (mode mode_norm.worst_low.RCmax corner mode_norm.worst_low.RCmax) is active for setup/max_transition/max_capacitance analysis.
Warning: Scenario mode_norm.worst_low.RCmax_bc has no analysis types to activate. (CSTR-026)
Scenario mode_norm.worst_low.RCmax_bc (mode mode_norm.worst_low.RCmax_bc corner mode_norm.worst_low.RCmax_bc) is active, but has no analysis configured.
namespace eval 5DA63D9D {
  proc set_tlu_plus_files {args} {}; ## Do not want these applied globally
  variable _se [get_message_info -limit CMD-005];set_message_info -id CMD-005 -limit 1;redirect -variable _tmp {catch {slarty;bartvast;};};unset _tmp;
  source -continue_on_error design.tcl;
  set_message_info -id CMD-005 -limit $_se; unset _se
  set ::search_path $_search_path;
}
namespace delete 5DA63D9D;
puts "Information: sourced [info script]";
Information: sourced /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/dcrm/results/ICC2_files/MulDiv.MCMM/top.tcl
## Following lines are applicable for designs with physical hierarchy
# Ignore the sub-blocks internal timing paths
if {$DESIGN_STYLE == "hier" && $PHYSICAL_HIERARCHY_LEVEL != "bottom"} {
		set_timing_paths_disabled_blocks  -all_sub_blocks
        }
################################################################
## commit_upf  
################################################################
commit_upf
Information: Power intent has been successfully committed. (UPF-072)
Information: Total 0 isolation cell(s) in the design. (MV-021)
Information: Total 0 level shifter cell(s) in the design. (MV-021)
Information: Total 0 enable level shifter cell(s) in the design. (MV-021)
Information: Total 0 repeater cell(s) in the design. (MV-021)
Information: Total 0 retention cell(s) in the design. (MV-021)
Information: Total 0 power switch cell(s) in the design. (MV-021)
Information: Total 0 netlist change(s) have been made to resolve conflicts between power intent and PG netlist. (UPF-073)
associate_mv_cells -all
Information: Total 0 isolation cell(s) in the design. (MV-021)
Information: Total 0 level shifter cell(s) in the design. (MV-021)
Information: Total 0 enable level shifter cell(s) in the design. (MV-021)
Information: Total 0 repeater cell(s) in the design. (MV-021)
Information: Total 0 retention cell(s) in the design. (MV-021)
Information: Total 0 power switch cell(s) in the design. (MV-021)
################################################################
## Floorplanning  
################################################################
####################################
## Floorplanning : technology setup 
####################################
## Technology setup includes routing layer direction, offset, site default, and site symmetry
#  - If TECH_FILE is used, technology setup is required 
#  - If TECH_LIB is used and it does not contain the technology setup, then it is required
#  Specify your technology setup script through TCL_TECH_SETUP_FILE. RM default is init_design.tech_setup.tcl.
if {$TECH_FILE != "" || ($TECH_LIB != "" && !$TECH_LIB_INCLUDES_TECH_SETUP_INFO)} {
		if {[file exists [which $TCL_TECH_SETUP_FILE]]} {
			puts "RM-info: Sourcing [which $TCL_TECH_SETUP_FILE]"
			source -echo $TCL_TECH_SETUP_FILE
		} elseif {$TCL_TECH_SETUP_FILE != ""} {
			puts "RM-error : TCL_TECH_SETUP_FILE($TCL_TECH_SETUP_FILE) is invalid. Please correct it."
		}
	}
RM-info: Sourcing /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/init_design.tech_setup.tcl
puts "RM-info: Running script [info script]\n"
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/init_design.tech_setup.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: init_design.tech_setup.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
## Set routing_direction and track_offset
if {$ROUTING_LAYER_DIRECTION_OFFSET_LIST != ""} {
	foreach direction_offset_pair $ROUTING_LAYER_DIRECTION_OFFSET_LIST {
		set layer [lindex $direction_offset_pair 0]
		set direction [lindex $direction_offset_pair 1]
		set offset [lindex $direction_offset_pair 2]
		set_attribute [get_layers $layer] routing_direction $direction
		if {$offset != ""} {
			set_attribute [get_layers $layer] track_offset $offset
		}
	}
} else {
	puts "RM-error : ROUTING_LAYER_DIRECTION_OFFSET_LIST is not specified. You must manually set routing layer directions and offsets!"
}
Information: The design specific attribute override for layer 'M1' is set in the current block 'MulDiv', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M1' is set in the current block 'MulDiv', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'MINT1' is set in the current block 'MulDiv', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'MINT1' is set in the current block 'MulDiv', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'MINT2' is set in the current block 'MulDiv', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'MINT2' is set in the current block 'MulDiv', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'MINT3' is set in the current block 'MulDiv', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'MINT3' is set in the current block 'MulDiv', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'MINT4' is set in the current block 'MulDiv', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'MINT4' is set in the current block 'MulDiv', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'MINT5' is set in the current block 'MulDiv', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'MINT5' is set in the current block 'MulDiv', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'MSMG1' is set in the current block 'MulDiv', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'MSMG1' is set in the current block 'MulDiv', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'MSMG2' is set in the current block 'MulDiv', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'MSMG2' is set in the current block 'MulDiv', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'MSMG3' is set in the current block 'MulDiv', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'MSMG3' is set in the current block 'MulDiv', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'MSMG4' is set in the current block 'MulDiv', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'MSMG4' is set in the current block 'MulDiv', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'MSMG5' is set in the current block 'MulDiv', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'MSMG5' is set in the current block 'MulDiv', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'MG1' is set in the current block 'MulDiv', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'MG1' is set in the current block 'MulDiv', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'MG2' is set in the current block 'MulDiv', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'MG2' is set in the current block 'MulDiv', because the actual library setting may not be overwritten. (ATTR-12)
## Set site default
if {$SITE_DEFAULT != ""} {
	set_attribute [get_site_defs] is_default false
	set_attribute [get_site_defs $SITE_DEFAULT] is_default true
}
## Set site symmetry
if {$SITE_SYMMETRY_LIST != ""} {
	foreach sym_pair $SITE_SYMMETRY_LIST {
		set site_name [lindex $sym_pair 0]
		set site_sym [lindex $sym_pair 1]
		set_attribute [get_site_defs $site_name] symmetry $site_sym
	}   	
}
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/init_design.tech_setup.tcl

####################################
## Floorplanning : from DEF 
####################################
## Floorplanning by reading $DEF_FLOORPLAN_FILES (supports multiple DEF files)
#  Script first checks if all the specified DEF files are valid, if not, read_def is skipped
if {$DEF_FLOORPLAN_FILES != ""} {
		set RM_DEF_FLOORPLAN_FILE_is_not_found FALSE
		foreach def_file $DEF_FLOORPLAN_FILES {
	      		if {![file exists [which $def_file]]} {
	      			puts "RM-error : DEF floorplan file ($def_file) is invalid."
	      			set RM_DEF_FLOORPLAN_FILE_is_not_found TRUE
	      		}
		}
	
	      	if {!$RM_DEF_FLOORPLAN_FILE_is_not_found} {
	      		set read_def_cmd "read_def -add_def_only_objects cells [list $DEF_FLOORPLAN_FILES]" 
	      		if {$DEF_SITE_NAME_PAIRS != ""} {lappend read_def_cmd -convert $DEF_SITE_NAME_PAIRS}
	      		puts "RM-info: Creating floorplan from DEF file DEF_FLOORPLAN_FILES ($DEF_FLOORPLAN_FILES)"
			puts "RM-info: $read_def_cmd"
	      		eval ${read_def_cmd}
	      		
			redirect -var x {catch {resolve_pg_nets}} ;# workaround in case resolve_pg_nets returns warning that causes conditional to exit unexpectedly 
			puts $x
			if {[regexp ".*NDMUI-096.*" $x]} {
				puts "RM-error: UPF may have an issue. Please review and correct it."
			}

	      	} else {
	      		puts "RM-error : At least one of the DEF_FLOORPLAN_FILES specified is invalid. Please correct it."
	      		puts "RM-info: Skipped reading of DEF_FLOORPLAN_FILES"
	      	}

	####################################
	## Floorplanning : from write_floorplan 
	####################################
	## Floorplanning by reading the write_floorplan generated TCL file, $TCL_FLOORPLAN_FILE
	} elseif {$TCL_FLOORPLAN_FILE != ""} {
		set RM_TCL_FLOORPLAN_FILE_is_not_found FALSE
		if {[file exists [which $TCL_FLOORPLAN_FILE]]} {
			puts "RM-info: creating floorplan from TCL_FLOORPLAN_FILE ($TCL_FLOORPLAN_FILE)"
			source $TCL_FLOORPLAN_FILE
		} else {
			puts "RM-error : TCL_FLOORPLAN_FILE($TCL_FLOORPLAN_FILE) is invalid. Please correct it."
			set RM_TCL_FLOORPLAN_FILE_is_not_found TRUE
		}

	####################################
	## Floorplanning : initialize_floorplan
	#################################### 
	## Perform initialize_floorplan if neither DEF_FLOORPLAN_FILES nor TCL_FLOORPLAN_FILE is specified
	} else {
	      	puts "RM-info: creating floorplan using initialize_floorplan"

		initialize_floorplan
		# place_pins -self ;# to place unplaced pins if needed
	}
RM-info: creating floorplan from TCL_FLOORPLAN_FILE (rm_setup/floorplan.tcl)
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_setup/floorplan.tcl

Removing existing floorplan objects
Creating core...
Core utilization ratio = 50.43%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
****************************************
Report : Power/Ground Connection Summary
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:44:22 2019
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 0/5263
Unconnected nwell pins        5263
Ground net VSS                0/5263
Unconnected pwell pins        5263
--------------------------------------------------------------------------------
Information: connections of 10526 power/ground pin(s) are created or changed.
Successfully create standard cell rail pattern rail_pattern.
Successfully set PG strategy std_cell_strategy.
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Loading library and design information.
Updating PG strategies.
Updating strategy std_cell_strategy.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy std_cell_strategy.
DRC checking and fixing for standard cell rail strategy std_cell_strategy.
Number of threads: 8
Number of partitions: 8
Direction of partitions: horizontal
Number of wires: 82
Checking DRC for 82 wires:100%
Creating 82 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 82 wires.
Committing wires takes 0.00 seconds.
Committed 0 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
Successfully create mesh pattern mesh_pattern.
Successfully set PG strategy mesh_strategy.
No PG via master rule is defined.
No PG strategy via rule is defined.
Compile mesh...
Sanity check for inputs.
Warning: Strategy via rule stack_PG is not defined. (PGR-599)
This strategy via rule stack_PG is ignored.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Loading library and design information.
Updating PG strategies.
Updating strategy mesh_strategy.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies mesh_strategy .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies mesh_strategy .
Check and fix DRC for 62 wires for strategy mesh_strategy.
Number of threads: 8
Number of partitions: 11
Direction of partitions: vertical
Number of wires: 31
Checking DRC for 31 wires:100%
Number of threads: 8
Number of partitions: 11
Direction of partitions: horizontal
Number of wires: 31
Checking DRC for 31 wires:100%
Creating 62 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies mesh_strategy .
Number of threads: 8
Working on strategy mesh_strategy.
Number of detected intersections: 481
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 481 stacked vias for strategy mesh_strategy.
Number of threads: 8
Number of partitions: 11
Direction of partitions: horizontal
Number of vias: 481
Checking DRC for 481 stacked vias:100%
Runtime of via DRC checking for strategy mesh_strategy: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 1271 stacked vias.
Number of threads: 8
Number of partitions: 8
Direction of partitions: horizontal
Number of vias: 1271
Checking DRC for 1271 stacked vias:100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy mesh_strategy.
Checking 481 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 1271 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy mesh_strategy.
Checking 481 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 915 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 186 wires.
Created 124 pins at design boundary.
Committing wires takes 0.00 seconds.
Committed 11275 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
****************************************
Report : Power/Ground Connection Summary
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:44:22 2019
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 5263/5263
Unconnected nwell pins        5263
Ground net VSS                5263/5263
Unconnected pwell pins        5263
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
--------------
running create_placement

Create Placement Options:
Effort:                        high_effort         
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :	 true                

Message: opto API has not been created, cannot determine if design is multi site. Ignoring this check for now.
ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
Warning: turning e-eLpp off because no active dynamic power scenarios were found
Start transferring placement data.
Restructuring in 6 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.20, congestion_driven_max_util 0.87. (PLACE-027)
Creating placement from scratch.
coarse place 0% done.
coarse place 14% done.
coarse place 29% done.
coarse place 43% done.
coarse place 57% done.
coarse place 71% done.
coarse place 86% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 3.9623e+07
Start DFT optimization
START_CMD: optimize_dft        CPU:     16 s ( 0.00 hr) ELAPSE:     13 s ( 0.00 hr) MEM-PEAK:   291 Mb Tue Oct 15 17:44:24 2019
Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv.design'. (TIM-125)
Begin building search trees for block MulDiv:MulDiv.design
Done building search trees for block MulDiv:MulDiv.design (time 0s)
Information: Design Average RC for design MulDiv  (NEX-011)
Information: r = 38.298920 ohm/um, via_r = 3.323427 ohm/cut, c = 0.089399 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 34.384357 ohm/um, via_r = 3.220685 ohm/cut, c = 0.090866 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (62976 62976)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Information: The RC mode used is VR for design 'MulDiv'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5714, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 619, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
************************************************************
END_CMD: optimize_dft          CPU:     19 s ( 0.01 hr) ELAPSE:     13 s ( 0.00 hr) MEM-PEAK:   322 Mb Tue Oct 15 17:44:25 2019
End DFT optimization
Start TieCellOpt
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (62976 62976)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
------------------------
Begin tie-cell insertion
INFO: debug level = 0
INFO: max fanout = 999
INFO: max diameter (in user unit) = 15.36
INFO: Available logic one lib cells: 
INFO: Available logic zero lib cells: 
Warning: No tie cell is available for constant fixing. (OPT-200)
End TieCellOpt
----------------------------------------------------------------
running legalize_placement
Information: The net parasitics of block MulDiv are cleared. (TIM-123)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Site master "unit" has neither X-Symmetry nor Y-Symmetry.The "legal orientations" for the standard cells will be limited. (LGL-031)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 82 total shapes.
Layer MINT1: cached 0 shapes out of 0 total shapes.
Layer MINT2: cached 0 shapes out of 0 total shapes.
Cached 2745 vias out of 11275 total vias.

Legalizing Top Level Design MulDiv ... 
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Information: Creating classic rule checker.
=====> Processed 32 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     3901.69         5263        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
	To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
	To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   5263
number of references:                32
number of site rows:                 81
number of locations attempted:   113520
number of locations failed:       22198  (19.6%)

Legality of references at locations:
19 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   287       7262      3123 ( 43.0%)       4047      2575 ( 63.6%)  FA_X1
   437       9630      2595 ( 26.9%)       3441      2401 ( 69.8%)  XNOR2_X1
   214       4300      1424 ( 33.1%)       2088      1122 ( 53.7%)  SDFFSNQ_X1
   868      14455      1268 (  8.8%)       2378       965 ( 40.6%)  NAND2_X1
   157       3517       820 ( 23.3%)       1048       757 ( 72.2%)  XOR2_X1
   404       7130       725 ( 10.2%)       1203       543 ( 45.1%)  NOR2_X1
   120       2437       590 ( 24.2%)        895       462 ( 51.6%)  NAND4_X1
   306       5383       544 ( 10.1%)        992       310 ( 31.2%)  AOI21_X1
   411       6998       477 (  6.8%)        776       218 ( 28.1%)  OAI21_X1
    60       1256       334 ( 26.6%)        472       266 ( 56.4%)  NAND3_X1

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   287       7262      3123 ( 43.0%)       4047      2575 ( 63.6%)  FA_X1
   214       4300      1424 ( 33.1%)       2088      1122 ( 53.7%)  SDFFSNQ_X1
   437       9630      2595 ( 26.9%)       3441      2401 ( 69.8%)  XNOR2_X1
    60       1256       334 ( 26.6%)        472       266 ( 56.4%)  NAND3_X1
   157       3517       820 ( 23.3%)       1048       757 ( 72.2%)  XOR2_X1
     1         24         8 ( 33.3%)         24         8 ( 33.3%)  CLKBUF_X2
   120       2437       590 ( 24.2%)        895       462 ( 51.6%)  NAND4_X1
    32        688       145 ( 21.1%)        216       108 ( 50.0%)  NOR4_X1
    16        336        67 ( 19.9%)        112        56 ( 50.0%)  NOR3_X1
    18        328        41 ( 12.5%)         64        31 ( 48.4%)  BUF_X2

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        5263 (40028 total sites)
avg row height over cells:        0.768 um
rms cell displacement:            0.254 um ( 0.33 row height)
rms weighted cell displacement:   0.254 um ( 0.33 row height)
max cell displacement:            1.151 um ( 1.50 row height)
avg cell displacement:            0.220 um ( 0.29 row height)
avg weighted cell displacement:   0.220 um ( 0.29 row height)
number of cells moved:             5263
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U4998 (XNOR2_X1)
  Input location: (57.34,44.624)
  Legal location: (56.192,44.544)
  Displacement:   1.151 um ( 1.50 row height)
Cell: U4475 (FA_X1)
  Input location: (51.973,4.585)
  Legal location: (52.928,4.608)
  Displacement:   0.955 um ( 1.24 row height)
Cell: U3931 (FA_X1)
  Input location: (56.077,1.027)
  Legal location: (56.896,0.768)
  Displacement:   0.859 um ( 1.12 row height)
Cell: U5077 (FA_X1)
  Input location: (60.347,44.391)
  Legal location: (59.584,44.544)
  Displacement:   0.778 um ( 1.01 row height)
Cell: U7099 (XNOR2_X1)
  Input location: (0.468,2.114)
  Legal location: (1.216,2.304)
  Displacement:   0.772 um ( 1.00 row height)
Cell: U4324 (FA_X1)
  Input location: (40.218,36.643)
  Legal location: (40.896,36.864)
  Displacement:   0.713 um ( 0.93 row height)
Cell: U4942 (FA_X1)
  Input location: (60.194,30.261)
  Legal location: (59.584,29.952)
  Displacement:   0.684 um ( 0.89 row height)
Cell: U5111 (AOI21_X1)
  Input location: (56.474,44.522)
  Legal location: (55.808,44.544)
  Displacement:   0.666 um ( 0.87 row height)
Cell: U5187 (XOR2_X1)
  Input location: (14.791,4.289)
  Legal location: (14.208,4.608)
  Displacement:   0.665 um ( 0.87 row height)
Cell: U4474 (FA_X1)
  Input location: (52.366,8.876)
  Legal location: (52.928,9.216)
  Displacement:   0.657 um ( 0.86 row height)

Legalization succeeded.
Total Legalizer CPU: 1.333
----------------------------------------------------------------

************************

running check_legality

PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 82 total shapes.
Layer MINT1: cached 0 shapes out of 0 total shapes.
Layer MINT2: cached 0 shapes out of 0 total shapes.
Cached 2745 vias out of 11275 total vias.

check_legality for block design MulDiv ... 
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Information: Creating classic rule checker.
=====> Processed 32 ref cells (0 fillers) from library
Design has no advanced rules
Checking legality
Checking cell legality:
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Sorting rows.
Checking spacing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking packing rule legality.


****************************************
  Report : Legality
****************************************

VIOLATIONS BY CATEGORY:
   MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION
         0          0          0  Two objects overlap.
         0          0          0  A cell violates a pnet.
         0          0          0  A cell is illegal at a site.
         0          0          0  A cell is not aligned with a site.
         0          0          0  A cell has an illegal orientation.
         0          0          0  A cell spacing rule is violated.
         0          0          0  A layer rule is violated.
         0          0          0  A cell is in the wrong region.
         0          0          0  Two cells violate cts margins.
         0          0          0  Two cells violate coloring.

         0          0          0  TOTAL

TOTAL 0 Violations.

VIOLATIONS BY SUBCATEGORY:
     MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION

         0          0          0    Two objects overlap.
           0          0          0    Two cells overlap.
           0          0          0    Two cells have overlapping keepout margins.
           0          0          0    A cell overlaps a blockage.
           0          0          0    A cell keepout margin overlaps a blockage.

         0          0          0    A cell violates a pnet.

         0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates pin-track alignment rules.
           0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates legal index rule.
           0          0          0    A cell has the wrong variant for its location.

         0          0          0    A cell is not aligned with a site.
           0          0          0    A cell is not aligned with the base site.
           0          0          0    A cell is not aligned with an overlaid site.

         0          0          0    A cell has an illegal orientation.

         0          0          0    A cell spacing rule is violated.
           0          0          0    A spacing rule is violated in a row.
           0          0          0    A spacing rule is violated between adjacent rows.
           0          0          0    A cell violates vertical abutment rule.
           0          0          0    A cell violates metal spacing rule.

         0          0          0    A layer rule is violated.
           0          0          0    A layer VTH rule is violated.
           0          0          0    A layer OD rule is violated.
           0          0          0    A layer OD max-width rule is violated.
           0          0          0    A layer ALL_OD corner rule is violated.
           0          0          0    A layer max-vertical-length rule is violated.
           0          0          0    A layer TPO rule is violated.
           0          0          0    Filler cell insertion cannot satisfy layer rules.

         0          0          0    A cell is in the wrong region.
           0          0          0    A cell is outside its hard bound.
           0          0          0    A cell is in the wrong voltage area.
           0          0          0    A cell violates an exclusive movebound.

         0          0          0    Two cells violate cts margins.

         0          0          0    Two cells violate coloring.


check_legality for block design MulDiv succeeded!


check_legality succeeded.

**************************

Loading cell instances...
Number of Standard Cells: 5263
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 73
Number of VDD Vias: 5920
Number of VDD Terminals: 64
Number of VSS Wires: 71
Number of VSS Vias: 5355
Number of VSS Terminals: 60
**************Verify net VDD connectivity*****************
  Number of floating wires: 11
  Number of floating vias: 0
  Number of floating std cells: 1414
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
**************Verify net VSS connectivity*****************
  Number of floating wires: 12
  Number of floating vias: 0
  Number of floating std cells: 1634
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
Command check_pg_drc started  at Tue Oct 15 17:44:27 2019
Command check_pg_drc finished at Tue Oct 15 17:44:27 2019
CPU usage for check_pg_drc: 0.60 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.09 seconds ( 0.00 hours)
No errors found.

Min routing layer: M1
Max routing layer: MG2


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MG2
Warning: Ignore 216 top cell ports with no pins. (ZRT-027)

Block Pin Constraint   Min Pin Max Pin Reserve
                       Layer   Layer   Layer    Feedthroughs
--------------------   ------  ------  ------   ------------
MulDiv                 MINT1   MG2     MG2      Not allowed

Warning: Master cell MulDiv has duplicated redundant library pin shapes at {-0.704 0.001} {-0.640 63.743} on layer MINT1. (ZRT-625)
Warning: Master cell MulDiv has duplicated redundant library pin shapes at {-0.704 0.001} {-0.640 63.743} on layer MINT1. (ZRT-625)
Warning: Master cell MulDiv has duplicated redundant library pin shapes at {-0.704 0.001} {-0.640 63.743} on layer MINT1. (ZRT-625)
Warning: Master cell MulDiv has duplicated redundant library pin shapes at {-0.704 0.001} {-0.640 63.743} on layer MINT1. (ZRT-625)
Warning: Master cell MulDiv has duplicated redundant library pin shapes at {-0.704 0.001} {-0.640 63.743} on layer MINT1. (ZRT-625)
Warning: Master cell MulDiv has duplicated redundant library pin shapes at {-0.704 0.001} {-0.640 63.743} on layer MINT1. (ZRT-625)
Warning: Master cell MulDiv has duplicated redundant library pin shapes at {-0.704 0.001} {-0.640 63.743} on layer MINT1. (ZRT-625)
Warning: Master cell MulDiv has duplicated redundant library pin shapes at {-0.704 0.001} {-0.640 63.743} on layer MINT1. (ZRT-625)
Warning: Master cell MulDiv has duplicated redundant library pin shapes at {-0.704 0.001} {-0.640 63.743} on layer MINT1. (ZRT-625)
Warning: Master cell MulDiv has duplicated redundant library pin shapes at {-0.704 0.001} {-0.640 63.743} on layer MINT1. (ZRT-625)
Note - message 'ZRT-625' limit (10) exceeded. Remainder will be suppressed.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  157  Alloctr  158  Proc 2075 
Printing options for 'route.common.*'

Printing options for 'route.global.*'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (-0.77,-0.77,64.00,64.51)
Number of routing layers = 13
layer M1, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT1, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT2, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT3, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT4, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT5, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MSMG1, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG2, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG3, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG4, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG5, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MG1, dir Hor, min width = 0.112, min space = 0.112 pitch = 0.224
layer MG2, dir Ver, min width = 0.112, min space = 0.112 pitch = 0.224
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  158  Alloctr  159  Proc 2075 
Net statistics:
Total number of nets to route for block pin placement     = 218
Number of interface nets to route for block pin placement = 218
Number of single or zero port nets = 1
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    1 
[End of Build All Nets] Total (MB): Used  159  Alloctr  160  Proc 2076 
Average gCell capacity  2.12	 on layer (1)	 M1
Average gCell capacity  22.50	 on layer (2)	 MINT1
Average gCell capacity  18.62	 on layer (3)	 MINT2
Average gCell capacity  22.50	 on layer (4)	 MINT3
Average gCell capacity  18.62	 on layer (5)	 MINT4
Average gCell capacity  22.50	 on layer (6)	 MINT5
Average gCell capacity  10.13	 on layer (7)	 MSMG1
Average gCell capacity  12.07	 on layer (8)	 MSMG2
Average gCell capacity  10.78	 on layer (9)	 MSMG3
Average gCell capacity  12.07	 on layer (10)	 MSMG4
Average gCell capacity  10.78	 on layer (11)	 MSMG5
Average gCell capacity  3.10	 on layer (12)	 MG1
Average gCell capacity  4.03	 on layer (13)	 MG2
Average number of tracks per gCell 23.00	 on layer (1)	 M1
Average number of tracks per gCell 23.18	 on layer (2)	 MINT1
Average number of tracks per gCell 23.00	 on layer (3)	 MINT2
Average number of tracks per gCell 23.18	 on layer (4)	 MINT3
Average number of tracks per gCell 23.00	 on layer (5)	 MINT4
Average number of tracks per gCell 23.18	 on layer (6)	 MINT5
Average number of tracks per gCell 13.14	 on layer (7)	 MSMG1
Average number of tracks per gCell 13.25	 on layer (8)	 MSMG2
Average number of tracks per gCell 13.14	 on layer (9)	 MSMG3
Average number of tracks per gCell 13.25	 on layer (10)	 MSMG4
Average number of tracks per gCell 13.14	 on layer (11)	 MSMG5
Average number of tracks per gCell 6.64	 on layer (12)	 MG1
Average number of tracks per gCell 6.59	 on layer (13)	 MG2
Number of gCells = 25168
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    2 
[End of Build Congestion map] Total (MB): Used  160  Alloctr  161  Proc 2078 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    3 
[End of Build Data] Total (MB): Used  160  Alloctr  161  Proc 2078 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    8  Alloctr    8  Proc   10 
[End of Blocked Pin Detection] Total (MB): Used  168  Alloctr  169  Proc 2089 
Information: Using 8 threads for routing. (ZRT-444)

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  168  Alloctr  169  Proc 2089 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 2035.77
Initial. Layer M1 wire length = 0.00
Initial. Layer MINT1 wire length = 522.26
Initial. Layer MINT2 wire length = 1036.85
Initial. Layer MINT3 wire length = 235.03
Initial. Layer MINT4 wire length = 241.63
Initial. Layer MINT5 wire length = 0.00
Initial. Layer MSMG1 wire length = 0.00
Initial. Layer MSMG2 wire length = 0.00
Initial. Layer MSMG3 wire length = 0.00
Initial. Layer MSMG4 wire length = 0.00
Initial. Layer MSMG5 wire length = 0.00
Initial. Layer MG1 wire length = 0.00
Initial. Layer MG2 wire length = 0.00
Initial. Total Number of Contacts = 478
Initial. Via V1_0 count = 215
Initial. Via VINT1_0 count = 184
Initial. Via VINT2_0 count = 57
Initial. Via VINT3_0 count = 22
Initial. Via VINT4_0 count = 0
Initial. Via VINT5_0 count = 0
Initial. Via VSMG1_0 count = 0
Initial. Via VSMG2_0 count = 0
Initial. Via VSMG3_0 count = 0
Initial. Via VSMG4_0 count = 0
Initial. Via VSMG5_0 count = 0
Initial. Via VG1_0 count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   10  Alloctr   10  Proc   13 
[End of Whole Chip Routing] Total (MB): Used  168  Alloctr  169  Proc 2089 
Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  167  Alloctr  168  Proc 2089 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   10  Alloctr   10  Proc   13 
[GR: Done] Total (MB): Used  167  Alloctr  168  Proc 2089 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    8  Alloctr    8  Proc   13 
[End of Global Routing] Total (MB): Used  166  Alloctr  166  Proc 2089 
CPU Time for Global Route: 00:00:00.67u 00:00:00.05s 00:00:00.68e: 
Number of block ports: 216
Number of block pin locations assigned from router: 215
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 216
CPU Time for Pin Creation: 00:00:00.01u 00:00:00.00s 00:00:00.01e: 
Total Pin Placement CPU Time: 00:00:00.68u 00:00:00.05s 00:00:00.69e: 
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_setup/floorplan.tcl

################################################################
## Additional floorplan constraints  
################################################################
#  If DEF_FLOORPLAN_FILES is provided but can not cover certain floorplan constraint types, then they can be provided here.
#  If initialize_floorplan is used, additional floorplan constraints can be provided here. 
#  For example, bounds, pin guides, or route guides, etc
if {[file exists [which $TCL_ADDITIONAL_FLOORPLAN_FILE]]} {
		puts "RM-info: Adding additional floorplan information from TCL_ADDITIONAL_FLOORPLAN_FILE ($TCL_ADDITIONAL_FLOORPLAN_FILE)"
		source $TCL_ADDITIONAL_FLOORPLAN_FILE
	} elseif {$TCL_ADDITIONAL_FLOORPLAN_FILE != ""} {
		puts "RM-error : TCL_ADDITIONAL_FLOORPLAN_FILE($TCL_ADDITIONAL_FLOORPLAN_FILE) is invalid. Please correct it."
	}
## IO, and macro placement: Refer to templates/init_design.flat_design_planning_example.tcl for sample commands
################################################################
## SCANDEF  
################################################################	
if {[file exists [which $DEF_SCAN_FILE]]} {
		read_def $DEF_SCAN_FILE
	} elseif {$DEF_SCAN_FILE != ""} {
		puts "RM-error : DEF_SCAN_FILE($DEF_SCAN_FILE) is invalid. Please correct it."
	}
Information: Loading DEF file '/afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/dcrm/results/MulDiv.mapped.scandef' (FILE-007)
Information: Reading 'VERSION' statement. (DEFR-016)
Warning: Ignoring unsupported 'NAMESCASESENSITIVE' statement. (DEFR-015)
Information: Reading 'DIVIDERCHAR' statement. (DEFR-016)
Information: Reading 'BUSBITCHARS' statement. (DEFR-016)
Information: Reading 'DESIGN' statement. (DEFR-016)
Information: Reading 'SCANCHAINS' section. (DEFR-016)
--------------------------------
Number of Ignored DEF Constructs
--------------------------------
NAMESCASESENSITIVE             : 1
---------------------------------------
Number of Processed/Read DEF Constructs
---------------------------------------
VERSION                        : 1/1
DIVIDERCHAR                    : 1/1
BUSBITCHARS                    : 1/1
DESIGN                         : 1/1
SCANCHAINS                     : 1/1
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/init_design.from_ascii.tcl

## DC_ASCII flow : creates the library & block from DC write_icc2_files output files
if {$INIT_DESIGN_INPUT == "DC_ASCII"} {
	puts "RM-info: Sourcing [which init_design.from_dc_ascii.tcl]"
	source -echo init_design.from_dc_ascii.tcl
}
## DP_RM_NDM flow : imports the library & block from DP-RM completed database
if {$INIT_DESIGN_INPUT == "DP_RM_NDM"} {
	puts "RM-info: Sourcing [which init_design.from_dp_rm_ndm.tcl]"
	source -echo init_design.from_dp_rm_ndm.tcl
}
redirect -file ${REPORTS_DIR}/${INIT_DESIGN_BLOCK_NAME}.report_ref_libs {report_ref_libs}
########################################################################
## Additional timer related setups : POCV	
########################################################################
if {$POCV_CORNER_FILE_MAPPING_LIST != ""} {
	## Read POCV coefficient data and distance-based derate tables to reduce pessimism and improve accuracy of the results.
	#  Specify a list of corner and its associated POCV file in pairs, as POCV is corner dependant.
	foreach pair $POCV_CORNER_FILE_MAPPING_LIST {
		set corner [lindex $pair 0]	
		set file [lindex $pair 1]	
		if {[file exists [which $file]]} {
			puts "RM-info: Corner $corner: reading POCV file $file"
	        	read_ocvm -corners $corner $file
		} else {
	        	puts "RM-error: Corner $corner: POCV file $file is not found"
	      	}
	}

	## Enable POCV analysis
	set_app_options -name time.pocvm_enable_analysis -value true ;# tool default false; enables POCV
	reset_app_options time.aocvm_enable_analysis ;# reset it to prevent POCV being overriden by AOCV
	
	## Enable distance analysis
	#	set_app_options -name time.ocvm_enable_distance_analysis -value true
	
	## Enable constraint and slew variation if there're pre-existing library LVF constraints
	#	set_app_options -name time.enable_constraint_variation -value true ;# tool default false
	#	set_app_options -name time.enable_slew_variation -value true ;# tool default false
	
	## Specify the number of standard deviations used in POCV analysis
	#  The larger the value, the more violations there will be 
	#	set_app_options -name time.pocvm_corner_sigma -value 3.5 -block [current_block] ;# default 3
	
	## Use OCV derates to fill gaps in POCV data
	#  To completely ignore OCV derate settings:  
	#	set_app_options -name time.ocvm_precedence_compatibility -value true
	#  To consider both OCV and POCV derate settings:
	#	set_app_options -name time.ocvm_precedence_compatibility -value false
	
	## Set and report POCV guard band (per corner)
	#  Use the set_timing_derate command to specify POCV guard band, which affects the mean and sensit
	#  values in the timing report. For ex, if value is the same across corners:
	#	set_timing_derate -cell_delay -pocvm_guardband -early 0.97 -corner [all_corners]
	#  Or if value is different per corner:
	#	set_timing_derate -cell_delay -pocvm_guardband -early 0.97 -corner corner1
	#	set_timing_derate -cell_delay -pocvm_guardband -early 0.98 -corner corner2, ... etc
	#  To report guard band:
	#	report_timing_derate -pocvm_guardband -corner [all_corners]
	
	## Set and report scaling factor (per corner)
	#  It affects sensit which equals to sensit * scaling factor. For ex, if value is the same across corners:
	#	set_timing_derate -cell_delay -pocvm_coefficient_scale_factor -early 0.95 -corner [all_corners]
	#  Or if value is different per corner:
	#	set_timing_derate -cell_delay -pocvm_coefficient_scale_factor -early 0.95 -corner corner1
	#	set_timing_derate -cell_delay -pocvm_coefficient_scale_factor -early 0.96 -corner corner2, ... etc
	#  To report scale factor:
	#	report_timing_derate -pocvm_coefficient_scale_factor -corner [all_corners]
}
########################################################################
## Additional timer related setups : AOCV (mutually exclusive with POCV)
########################################################################
## Read AOCV derate factor table to reduce pessimism and improve accuracy of the results.
#  Specify a list of corner and its associated AOCV table in pairs, as AOCV is corner dependant.
if {![get_app_option_value -name time.pocvm_enable_analysis] && $AOCV_CORNER_TABLE_MAPPING_LIST != ""} {
	foreach pair $AOCV_CORNER_TABLE_MAPPING_LIST {
		set corner [lindex $pair 0]	
		set table [lindex $pair 1]	
		if {[file exists [which $table]]} {
			puts "RM-info: Corner $corner: reading AOCV table file $table"
	        	read_ocvm -corners $corner $table
		} else {
	        	puts "RM-error: Corner $corner: AOCV table file $table is not found"
	      	}
	}
	
	## Set user-specified instance based random coefficient for the AOCV analysis 
	#  Example : set_aocvm_coefficient <value> [get_lib_cells <lib_cell>]

	## AOCV is enabled in clock_opt_cts.tcl after CTS is done
}
########################################################################
## Additional timer related setups : create path groups 	
########################################################################
## Optionally create a register to register group
#  set cur_mode [current_mode]
#  foreach_in_collection mode [all_modes] {
#  	current_mode $mode;
#  	group_path -name reg2reg -from [all_clocks] -to [all_clocks] ;# creates register to register path group   
#  }
#  current_mode $cur_mode
## Optionally increase path group weight on critical path groups, for ex:
#  It is recommended to increase path group weight to at least 15 for critical ones 
#	group_path -name clk_gate_enable -weight 15
#	group_path -name xyz -weight 15
redirect -file ${REPORTS_DIR}/${INIT_DESIGN_BLOCK_NAME}.report_path_groups {report_path_groups -nosplit -modes [all_modes]}
########################################################################
## Additional timer related setups : remove propagated clocks	
########################################################################
## Remove all propagated clocks
set cur_mode [current_mode]
{mode_norm.slow.RCmax}
foreach_in_collection mode [all_modes] {
	current_mode $mode
	remove_propagated_clocks [all_clocks]
	remove_propagated_clocks [get_ports]
	remove_propagated_clocks [get_pins -hierarchical]
}
current_mode $cur_mode
{mode_norm.slow.RCmax}
# To set clock gating check :
# set cur_mode [current_mode]
# foreach_in_collection mode [all_modes] {
#	current_mode $mode
#	set_clock_gating_check -setup 0 [current_design]
#	set_clock_gating_check -hold  0 [current_design]
# }
# current_mode $cur_mode
########################################################################
## Additional power related setups : power derate	
########################################################################
## Power derating factors can affect power analysis and power optimization
#  To set power derating factors on objects, use set_power_derate command
#  Examples
#	set_power_derate 0.98 -scenarios [current_scenario] -leakage -internal
#	set_power_derate 0.9 -switching [get_lib_cells my_lib/cell1] 
#	set_power_derate 0.5 -group {memory} 
#  To report and get power derating factors
#	report_power_derate ...
#  To remove all power derating factors when no arguments are specified
#	reset_power_derate
if {$TCL_USER_CONNECT_PG_NET_SCRIPT != ""} {
	if {[file exists [which $TCL_USER_CONNECT_PG_NET_SCRIPT]]} {
		puts "RM-info: Sourcing [which $TCL_USER_CONNECT_PG_NET_SCRIPT]"
  		source $TCL_USER_CONNECT_PG_NET_SCRIPT
	} elseif {$TCL_USER_CONNECT_PG_NET_SCRIPT != ""} {
		puts "RM-error: TCL_USER_CONNECT_PG_NET_SCRIPT($TCL_USER_CONNECT_PG_NET_SCRIPT) is invalid. Please correct it."
	}
} else {
	connect_pg_net
	# For non-MV designs with more than one PG, you should use connect_pg_net in manual mode.
}
****************************************
Report : Power/Ground Connection Summary
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:44:28 2019
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 5263/5263
Unconnected nwell pins        5263
Ground net VSS                5263/5263
Unconnected pwell pins        5263
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
####################################
## Boundary cells
####################################
## Note: Create voltage areas before this step for boundary cell protection.
## Boundary cells: to be added around the boundaries of objects, such as voltage areas, macros, blockages, and the core area
#	set_boundary_cell_rules ... 
#	report_boundary_cell_rules
#	compile_boundary_cells
#	check_boundary_cells
####################################
## MV setup : provide a customized MV script	
####################################
## A Tcl script placeholder for your MV setup commands,such as power switch creation and level shifter insertion, etc
if {[file exists [which $TCL_MV_SETUP_FILE]]} {
	puts "RM-info: Sourcing [which $TCL_MV_SETUP_FILE]"
	source -echo $TCL_MV_SETUP_FILE
} elseif {$TCL_MV_SETUP_FILE != ""} {
	puts "RM-error: TCL_MV_SETUP_FILE($TCL_MV_SETUP_FILE) is invalid. Please correct it."
}
## Insert, assign, and connect power switches: Refer to templates/init_design.power_switch_example.tcl for sample commands 
####################################
## Tap cells
####################################
#  Example : create_tap_cells -lib_cell myLib/Cell1 -distance 30 -pattern every_row
####################################
## Power and ground network creation	
####################################
## A Tcl script placeholder for your power ground network creation commands, such as create_pg*,set_pg_strategy, and compile_pg.
if {[file exists [which $TCL_PG_CREATION_FILE]]} {
	puts "RM-info: Sourcing [which $TCL_PG_CREATION_FILE]"
	source -echo $TCL_PG_CREATION_FILE
} elseif {$TCL_PG_CREATION_FILE != ""} {
	puts "RM-error: TCL_PG_CREATION_FILE($TCL_PG_CREATION_FILE) is invalid. Please correct it."
}
## Create standard cell PG rail example: Refer to templates/init_design.std_cell_rail_example.tcl
####################################
## Post-init_design customizations
####################################
if {[file exists [which $TCL_USER_INIT_DESIGN_POST_SCRIPT]]} {
        puts "RM-info: Sourcing [which $TCL_USER_INIT_DESIGN_POST_SCRIPT]"
        source $TCL_USER_INIT_DESIGN_POST_SCRIPT
} elseif {$TCL_USER_INIT_DESIGN_POST_SCRIPT != ""} {
        puts "RM-error: TCL_USER_INIT_DESIGN_POST_SCRIPT($TCL_USER_INIT_DESIGN_POST_SCRIPT) is invalid. Please correct it."
}
save_upf ${REPORTS_DIR}/${INIT_DESIGN_BLOCK_NAME}.save_upf
Information: Explicit supply net connections to isolation and retention cells will be written out. Use mv.upf.save_upf_include_supply_exceptions_for_iso_retn to control this. (UPF-450)
1
save_block -as ${DESIGN_NAME}/${INIT_DESIGN_BLOCK_NAME}
Information: Saving 'MulDiv:MulDiv.design' to 'MulDiv:MulDiv/init_design.design'. (DES-028)
1
####################################
## Sanity checks and QoR Report	
####################################
if {$REPORT_QOR} {
	source report_qor.tcl ;# reports with zero interconnect delay
	## Check the technology file before starting place and route flow
	write_tech_file ${REPORTS_DIR}/${REPORT_PREFIX}.tech_file.dump
}
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/report_qor.tcl

RM-info: Reporting clock tree information ...

Dispatching command : 'report_clock_qor -type area -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.cell_area
Dispatching command : 'report_clock_qor -type structure -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.structure
Dispatching command : 'report_clock_timing -type summary -nosplit -scenarios [get_scenarios]' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_timing
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_clock_qor -type area -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.cell_area'

Completed 'report_clock_qor -type structure -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.structure'

Completed 'report_clock_timing -type summary -nosplit -scenarios [get_scenarios]' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_timing'

RM-info: Running report_clock_qor -type power ...

RM-info: Reporting timing constraints ...

Dispatching command : 'report_mode -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_mode
Dispatching command : 'report_pvt -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_pvt
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_mode -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_mode'

Completed 'report_pvt -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_pvt'

RM-info: Reporting timing and QoR ...

****************************************
Report : qor
        -summary
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:44:35 2019
****************************************

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
mode_norm.slow.RCmax (Setup)          33.39           0.00              0
mode_norm.worst_low.RCmax (Setup)         -27.21       -1712.51            127
Design             (Setup)           -27.21       -1712.51            127

mode_norm.fast.RCmin_bc (Hold)         -38.37       -3406.35            211
Design             (Hold)            -38.37       -3406.35            211
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                           1967.46
Cell Area (netlist and physical only):         1967.46
Nets with DRC Violations:        0
1
****************************************
Report : global timing
        -format { narrow }
        -report_by design
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:44:35 2019
****************************************

Setup violations
--------------------------------------------------------------
          Total   reg->reg    in->reg   reg->out    in->out
--------------------------------------------------------------
WNS      -27.21     -27.21       0.00       0.00       0.00
TNS    -1712.51   -1712.51       0.00       0.00       0.00
NUM         127        127          0          0          0
--------------------------------------------------------------

Hold violations
--------------------------------------------------------------
          Total   reg->reg    in->reg   reg->out    in->out
--------------------------------------------------------------
WNS      -38.37     -38.37       0.00       0.00       0.00
TNS    -3406.35   -3406.35       0.00       0.00       0.00
NUM         211        211          0          0          0
--------------------------------------------------------------

1
RM-info: Analyzing design violations ...

****************************************
Report : check_mv_design
        -erc_mode
        -voltage_threshold 0
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:44:35 2019
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)
1
****************************************
Report : check_mv_design
        -power_connectivity
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:44:35 2019
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- PG net rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Power connectivity rule ----------
Warning: PG pin 'remainder_reg_0_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_0_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_32_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_32_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_16_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_16_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_8_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_8_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_10_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_10_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_2_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_2_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_18_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_18_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_34_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_34_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_26_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_26_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_58_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_58_/VNW' is unconnected. (MV-005)
Information: Message 'MV-005' limit (20) exceeded. Remainder will be suppressed. The limit can be changed with '-max_message_count' option. (MV-079)
Information: Total 10526 MV-005 violations. (MV-080)

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 10526 warning(s) from check_mv_design. (MV-082)
1
****************************************
Report : check_mv_design
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:44:35 2019
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)
1
Loading cell instances...
Number of Standard Cells: 5263
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 73
Number of VDD Vias: 5920
Number of VDD Terminals: 64
Number of VSS Wires: 71
Number of VSS Vias: 5355
Number of VSS Terminals: 60
**************Verify net VDD connectivity*****************
  Number of floating wires: 11
  Number of floating vias: 0
  Number of floating std cells: 1414
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
**************Verify net VSS connectivity*****************
  Number of floating wires: 12
  Number of floating vias: 0
  Number of floating std cells: 1634
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
{PATH_3_2 PATH_3_9 PATH_3_10 PATH_3_12 PATH_3_15 PATH_3_22 PATH_3_23 PATH_3_25 PATH_3_28 PATH_3_35 PATH_3_36 PATH_3_38 PATH_3_41 PATH_3_48 PATH_3_49 PATH_3_51 PATH_3_54 PATH_3_62 PATH_3_64 PATH_3_67 PATH_3_75 PATH_3_77 PATH_3_80}
****************************************
Report : Power Domain
Design : MulDiv
Corner : mode_norm.slow.RCmax
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:44:35 2019
****************************************
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Power Domain            :  DEFAULT_POWER_DOMAIN
Current Scope           :  / (top scope)
Elements                :  MulDiv
Voltage Area            :  DEFAULT_VA
Available Supply Nets   :  VDD, VSS
Available Supply Sets   :

Default Supplies           - Power -     - Ground -
  Primary               :  VDD [0.72]    VSS
  Isolation             :  --            --
  Retention             :  --            --

Power Switch            :
Isolation Strategy      :
Level Shifter Strategy  :
Repeater Strategy       :
Retention Strategy      :
Always on strategy      :  dual_power
Disallow Forward Biasing : false
Disallow Reverse Biasing : false
--------------------------------------------------------------------------------------------------
1
Voltage_area        Description
--------------------------------------------------------------------------------
DEFAULT_VA          not_fixed with 1 shape 
                    power_domains: DEFAULT_POWER_DOMAIN 
                    power_net: VDD
                    ground_net: VSS
                    use_power_domain_cells: true
                    local_cells: N/A

1
RM-info: Running report_power ...

RM-info: Reporting design information ...

****************************************
Report : report_utilization
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:44:36 2019
****************************************
Utilization Ratio:			0.5043
Utilization options:
 - Area calculation based on:		site_row of block MulDiv
 - Categories of objects excluded:	hard_macros macro_keepouts soft_macros io_cells hard_blockages 
Total Area:				3901.6858
Total Capacity Area:			3901.6858
Total Area of cells:			1967.4563
Area of excluded objects:
 - hard_macros         :		0.0000
 - macro_keepouts      :		0.0000
 - soft_macros         :		0.0000
 - io_cells            :		0.0000
 - hard_blockages      :		0.0000

Utilization of site-rows with:
 - Site 'unit':				0.5043

0.5043
RM-info: Checking design issues ...

RM-info: Reporting units ...

RM-info: Reporting non-default app option settings ...

RM-info: time.delay_calculation_style is set to zero_interconnect ...

RM-info: Reporting timing and QoR in zero_interconnect mode with zero pin cap ...

****************************************
Report : qor
        -summary
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:44:36 2019
****************************************
Information: Timer using 'Zero-interconnect Delay Calculation'. (TIM-050)

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
mode_norm.slow.RCmax (Setup)         100.49           0.00              0
mode_norm.worst_low.RCmax (Setup)          41.37           0.00              0
Design             (Setup)            41.37           0.00              0

mode_norm.fast.RCmin_bc (Hold)         -19.91       -2516.86            224
Design             (Hold)            -19.91       -2516.86            224
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                           1967.46
Cell Area (netlist and physical only):         1967.46
Nets with DRC Violations:        0
1
RM-info: time.delay_calculation_style is reset...

RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/report_qor.tcl

1
print_message_info -ids * -summary

Id             Severity         Limit    Occurrences   Suppressed
--------------------------------------------------------------------
ATTR-12     Information             0             26            0
CMD-005           Error             0              7            0
CSTR-026        Warning             0              2            0
DCHK-042    Information             0              1            0
DEFR-015        Warning             0              1            0
DEFR-016    Information             0              5            0
DES-028     Information             0              1            0
EMS-040         Warning             0              1            0
FILE-007    Information             0              2            0
LGL-031         Warning             0              1            0
LGL-050         Warning             0              4            0
LNK-040     Information             0              1            0
MV-005          Warning             0             20            0
MV-021      Information             0             12            0
MV-079      Information             0              1            0
MV-080      Information             0              1            0
MV-082      Information             0              3            0
NDMUI-173   Information             0              1            0
NEX-011     Information             0              2            0
NEX-017     Information             0              4            0
NEX-022     Information             0              2            0
OPT-200         Warning             0              1            0
PGR-599         Warning             0              1            0
PLACE-027   Information             0              1            0
POW-005     Information            10              1            0
POW-009         Warning            10              4            0
POW-024     Information            10              2            0
POW-052     Information            10              2            0
TECH-026        Warning             0             30            0
TECH-084    Information             0             48            0
TIM-050     Information             0              3            0
TIM-111     Information             0              3            0
TIM-112     Information             0              3            0
TIM-123     Information             0              1            0
TIM-125     Information             0              3            0
UIC-058         Warning             0              8            0
UPF-072     Information             0              1            0
UPF-073     Information             0              1            0
UPF-450     Information             0              1            0
VR-012      Information             0              1            0
ZRT-027         Warning             0              1            0
ZRT-444     Information             0              1            0
ZRT-625         Warning             0             10            1

Diagnostics summary: 7 errors, 84 warnings, 134 informationals
echo [date] > init_design
exit
Maximum memory usage for this session: 434.04 MB
CPU usage for this session:     26 seconds (  0.01 hours)
Elapsed time for this session:     24 seconds (  0.01 hours)
Thank you for using IC Compiler II.
icc2_shell  -f ./rm_icc2_pnr_scripts/place_opt.tcl | tee -i logs_icc2/place_opt.log



                              IC Compiler II (TM)

             Version P-2019.03-SP1 for linux64 - Apr 25, 2019 -SLE

                    Copyright (c) 1988 - 2019 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

##########################################################################################
# Tool: IC Compiler II
# Script: place_opt.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
source -echo ./rm_setup/icc2_pnr_setup.tcl 
puts "RM-info : Running script [info script]\n"
RM-info : Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_setup/icc2_pnr_setup.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: icc2_pnr_setup.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
source -echo ./rm_setup/icc2_common_setup.tcl 
puts "RM-info : Running script [info script]\n"
RM-info : Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_setup/icc2_common_setup.tcl

set TECH_HOME "/afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech"
set DCRM_RESULTS_DIR "../dcrm/results"
##########################################################################################
# Tool: IC Compiler II
# Script: icc2_common_setup.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
##########################################################################################
## Required variables
## These variables must be correctly filled in for the flow to run properly
##########################################################################################
set DESIGN_NAME 		"MulDiv" ;# Required; name of the design to be worked on; also used as the block name when scripts save or copy a block
set LIBRARY_SUFFIX		"" ;# Suffix for the design library name ; default is unspecified   
set DESIGN_LIBRARY 		"${DESIGN_NAME}${LIBRARY_SUFFIX}" ;# Name of the design library; default is ${DESIGN_NAME}${LIBRARY_SUFFIX}
set REFERENCE_LIBRARY 		"${TECH_HOME}/ece720/Nangate_15nm_OCL_ICC2_LibPrep_v2014_06/icc2_cell_lib/NanGate_15nm_OCL.ndm"	;# Required; a list of reference libraries for the design library.
;#	for library configuration flow (LIBRARY_CONFIGURATION_FLOW set to true below): 
;#		- specify the list of physical source files to be used for library configuration during create_lib
;# 	for hierarchical designs using bottom-up flows: include subblock design libraries in the list;
;# 	for hierarchical designs using ETMs: include the ETM library in the list.
;# 		- If unpack_rm_dirs.pl is used to create dir structures for hierarchical designs, 
;#		  in order to transition between hierarchical DP and hierarchical PNR flows properly, 
;#		  absolute paths are a requirement.
set COMPRESS_LIBS               "false" ;# Save libs as compressed NDM; only used in DP.
set VERILOG_NETLIST_FILES	"${DCRM_RESULTS_DIR}/${DESIGN_NAME}.mapped.v"	;# Verilog netlist files;
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
set UPF_FILE 			""	;# A UPF file
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
;#          for hierarchical designs using ETMs, load the block upf file
;#          for each sub-block linked to ETM, include the following line in the UPF_FILE 
;#              load_upf block.upf -scope block_instance_name
set UPF_SUPPLEMENTAL_FILE	""      ;# The supplemental UPF file. Only needed if you are running golden UPF flow, in which case, you need both UPF_FILE and this.
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
;#	    If UPF_SUPPLEMENTAL_FILE is specified, scripts assume golden UPF flow. load_upf and save_upf commands will be different.	
set TCL_PARASITIC_SETUP_FILE	""	;# Specify a Tcl script to read in your TLU+ files by using the read_parasitic_tech command;
;# refer to the example in templates/init_design.read_parasitic_tech_example.tcl 
set TCL_MCMM_SETUP_FILE		"${DCRM_RESULTS_DIR}/ICC2_files/${DESIGN_NAME}.MCMM/top.tcl"	;# Specify a Tcl script to create your corners, modes, scenarios and load respective constraints;
;# two examples are provided in templates/: 
;# init_design.mcmm_example.explicit.tcl: provide mode, corner, and scenario constraints; create modes, corners, 
;# and scenarios; source mode, corner, and scenario constraints, respectively 
;# init_design.mcmm_example.auto_expanded.tcl: provide constraints for the scenarios; create modes, corners, 
;# and scenarios; source scenario constraints which are then expanded to associated modes and corners
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
set TECH_FILE 			"${TECH_HOME}/ece720/Nangate_15nm_OCL_Milkyway_v2014_06/FreePDK15.tf" 	;# A technology file; TECH_FILE and TECH_LIB are mutually exclusive ways to specify technology information; 
;# TECH_FILE is recommended, although TECH_LIB is also supported in ICC2 RM. 
set TECH_LIB			""	;# Specify the reference library to be used as a dedicated technology library;
;# as a best practice, please list it as the first library in the REFERENCE_LIBRARY list 
set TECH_LIB_INCLUDES_TECH_SETUP_INFO true 
;# Indicate whether TECH_LIB contains technology setup information such as routing layer direction, offset, 
;# site default, and site symmetry, etc. TECH_LIB may contain this information if loaded during library prep.
;# true|false; this variable is associated with TECH_LIB. 
set TCL_TECH_SETUP_FILE		"init_design.tech_setup.tcl"
;# Specify a TCL script for setting routing layer direction, offset, site default, and site symmetry list, etc.
;# init_design.tech_setup.tcl is the default. Use it as a template or provide your own script.
;# This script will only get sourced if the following conditions are met: 
;# (1) TECH_FILE is specified (2) TECH_LIB is specified && TECH_LIB_INCLUDES_TECH_SETUP_INFO is false 
set ROUTING_LAYER_DIRECTION_OFFSET_LIST "   {M1 vertical 0.0}   {MINT1 horizontal 0.0}   {MINT2 vertical 0.0}   {MINT3 horizontal 0.0}   {MINT4 vertical 0.0}   {MINT5 horizontal 0.0}   {MSMG1 vertical 0.0}   {MSMG2 horizontal 0.0}   {MSMG3 vertical 0.0}   {MSMG4 horizontal 0.0}   {MSMG5 vertical 0.0}   {MG1 horizontal 0.0}   {MG2 vertical 0.0} "
;# Specify the routing layers as well as their direction and offset in a list of space delimited pairs;
;# This variable should be defined for all metal routing layers in technology file;
;# Syntax is "{metal_layer_1 direction offset} {metal_layer_2 direction offset} ...";
;# It is required to at least specify metal layers and directions. Offsets are optional. 
;# Example1 is with offsets specified: "{M1 vertical 0.2} {M2 horizontal 0.0} {M3 vertical 0.2}"
;# Example2 is without offsets specified: "{M1 vertical} {M2 horizontal} {M3 vertical}"
##########################################################################################
## Optional variables
## Specify these variables if the corresponding functions are desired 
##########################################################################################
set DESIGN_LIBRARY_SCALE_FACTOR	"1000"	;# Specify the length precision for the library. Length precision for the design
;# library and its ref libraries must be identical. Tool default is 10000, which
;# implies one unit is one Angstrom or 0.1nm.
set UPF_UPDATE_SUPPLY_SET_FILE	""	;# A UPF file to resolve UPF supply sets
set DEF_FLOORPLAN_FILES		""	;# DEF files which contain the floorplan information;
;# 	for DP: not required
;# 	for PNR: required if INIT_DESIGN_INPUT = ASCII in icc2_pnr_setup.tcl and neither TCL_FLOORPLAN_FILE or 
;#		 initialize_floorplan is used; DEF_FLOORPLAN_FILES and TCL_FLOORPLAN_FILE are mutually exclusive;
;# 	         not required if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM
set DEF_SCAN_FILE		"${DCRM_RESULTS_DIR}/${DESIGN_NAME}.mapped.scandef"	;# A scan DEF file for scan chain information;
;# 	for PNR: not required if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM, as SCANDEF is expected to be loaded already
set DEF_SITE_NAME_PAIRS		{}	;# A list of site name pairs for read_def -convert; 
;# specify site name pairs with from_site first followed by to_site;
;# Example: set DEF_SITE_NAME_PAIRS {{from_site_1 to_site_1} {from_site_2 to_site_2}} 	
set SITE_DEFAULT		""	;# Specify the default site name if there are multiple site defs in the technology file;
;# this is to be used by initialize_floorplan command; example: set SITE_DEFAULT "unit";
;# this is applied in the init_design.tech_setup.tcl script 
set SITE_SYMMETRY_LIST	""		;# Specify a list of site def and its symmetry value;
;# this is to be used by read_def or initialize_floorplan command to control the site symmetry;
;# example: set SITE_SYMMETRY_LIST "{unit Y} {unit1 Y}"; this is applied in the init_design.tech_setup.tcl script 
set MIN_ROUTING_LAYER		"M1"	;# Min routing layer name; normally should be specified; otherwise tool can use all metal layers
set MAX_ROUTING_LAYER		"MSMG5"
set LIBRARY_CONFIGURATION_FLOW	false	;# Set it to true enables library configuration flow which calls the library manager under the hood to generate .nlibs, 
;# save them to disk, and automatically link them to the design.
;# Requires LINK_LIBRARY to be specified with .db files and REFERENCE_LIBRARY to be specified with physical
;# source files for the library configuration flow. Also search_path (in icc2_pnr_setup.tcl) should include paths 
;# to these .db and physical source files.
set LINK_LIBRARY		""	;# Specify .db files;
;# 	for running VC-LP (vc_lp.tcl) and Formality (fm.tcl): required
;# 	for ICC-II without LIBRARY_CONFIGURATION_FLOW enabled: not required
;#	for ICC-II with LIBRARY_CONFIGURATION_FLOW enabled: required; 
;#      	- the .db files specified will be used for the library configuration under the hood during create_lib 
##########################################################################################
## Variables related to flow controls of flat PNR, hierarchical PNR and transition with DP
##########################################################################################
set DESIGN_STYLE		"flat"	;# Specify the design style; flat|hier; default is flat; 
;# specify flat for a totally flat flow (flat PNR for short) and 
;# specify hier for a hierarchical flow (hier PNR for short);
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: this should set to flat (default)
;#	for DP: not used 
set PHYSICAL_HIERARCHY_LEVEL	"" 	;# Specify the current level of hierarchy for the hierarchical PNR flow; top|intermediate|bottom;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
set RELEASE_DIR_DP		"" 	;# Specify the release directory of DP RM; 
;# this is where init_design.tcl of PNR flow gets DP RM released libraries;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: required if INIT_DESIGN_INPUT = DP_RM_NDM, as init_design.tcl needs to know where DP RM libraries are
;#	for DP: not used 
set RELEASE_LABEL_NAME_DP 	"for_pnr"	
;# Specify the label name of the block in the DP RM released library;
;# this is the label name which init_design.tcl of PNR flow will open. 
set RELEASE_DIR_PNR		"" 	;# Specify the release directory of PNR RM; 
;# this is where the init_design.tcl of hierarchical PNR flow gets the sub-block libraries;	
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
##########################################################################################
## Variables related to REDHAWK ANALYSIS FUSION
##########################################################################################
set REDHAWK_SEARCH_PATH		"" 	;# Required. Search path to the NDM, reference libraries, and etc.
puts "RM-info : Completed script [info script]\n"
RM-info : Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_setup/icc2_common_setup.tcl

########################################################################################## 
## Variables for init_design inputs (used by init_design.tcl)
##########################################################################################
set INIT_DESIGN_INPUT 		"ASCII"	;# Specify one of the 3 options: ASCII | DC_ASCII | DP_RM_NDM; default is ASCII.
;# 1.ASCII: assumes all design input files are ASCII and will read them in individually.
;# 2.DC_ASCII: for design transfer from DC using the write_icc2_files command;
;#   sources ${DCRM_RESULTS_DIR}/${DCRM_FINAL_DESIGN_ICC2}/${DESIGN_NAME}.icc2_script.tcl;
;#   you can change the default of DC_RESULTS_DIR and DCRM_FINAL_DESIGN_ICC2 below;
;#   commonly used in combination with SPG flow (set PLACE_OPT_SPG_FLOW true below)  
;# 3.DP_RM_NDM: if ICC2-DP-RM is completed, you can take its NDM outputs and skip the design creation steps;
;#   for PNR flat (DESIGN_STYLE set to flat), script copies the design library from ICC2-DP-RM release 
;#   area (specified by RELEASE_DIR_DP) and opens design;    
;#   for PNR hier flow (DESIGN_STYLE set to hier), script will either copy design library 
;#   from ICC2-DP-RM release area or in addition to that, copy design library of the child blocks from PNR
;#   release area (specified by RELEASE_DIR_PNR), and then open design.
#set DCRM_RESULTS_DIR  		"./results" ;# used by DC_ASCII to specify DC-RM output directory. Default is results.   
;# (Rhett Davis) Moved this variable to icc2_common_setup.tcl for use with DP flow
set DCRM_FINAL_DESIGN_ICC2 	"ICC2_files" ;# output directory name generated by DC-RM's write_icc2_files command;
;# only valid if you specify DC_ASCII for INIT_DESIGN_INPUT;
;# The directory contains verilog, floorplan, scenario settings, and constraints from DC
;# in a format that IC Compiler II can source.    
set POCV_CORNER_FILE_MAPPING_LIST 	"" ;# a list of corner and its associated POCV file in pairs, as POCV is corner dependant;
;# same corner can have multiple corresponding files;
;# example: set POCV_CORNER_FILE_MAPPING_LIST "{corner1 file1a} {corner1 file1b} {corner2 file2}";
;# in the example, file1a and file1b will be loaded for corner1, file2 will be loaded for corner2.
;# Note: POCV_CORNER_FILE_MAPPING_LIST will take precedence if AOCV_CORNER_TABLE_MAPPING_LIST is also specified
set AOCV_CORNER_TABLE_MAPPING_LIST 	"" ;# a list of corner and its associated AOCV table in pairs, as AOCV is corner dependant;
;# same corner can have multiple corresponding tables;
;# example: set AOCV_CORNER_TABLE_MAPPING_LIST "{corner1 table1a} {corner1 table1b} {corner2 table2}";
;# in the example, table1a and table1b will be loaded for corner1, table2 will be loaded for corner2.
set TCL_PAD_CONSTRAINTS_FILE		"" ;# a Tcl script for your pad constraint commands used by place_io of 
;# templates/init_design.flat_design_planning_example.tcl sourced by init_design.tcl
set TCL_MV_SETUP_FILE			"" ;# a Tcl script placeholder for your MV setup commands,such as create_voltage_area, 
;# placement bound, power switch creation and level shifter insertion, etc;
;# refer to templates/init_design.power_switch_example.tcl for sample commands   
set TCL_PG_CREATION_FILE		"" ;# a Tcl script placeholder for your power ground network creation commands,
;# such as create_pg*, set_pg_strategy, compile_pg, etc;
set TCL_FLOORPLAN_FILE			"rm_setup/floorplan.tcl" ;# Tcl floorplan file written by the write_floorplan command; for example, floorplan/floorplan.tcl;
;# TCL_FLOORPLAN_FILE and DEF_FLOORPLAN_FILES are mutually exclusive; please specify only one of them;
;# Not effective if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM.
;# The write_floorplan command writes a floorplan.tcl Tcl script and a floorplan.def DEF file;
;# reading floorplan.tcl alone can restore the entire floorplan - refer to write_floorplan man for more details  
set TCL_ADDITIONAL_FLOORPLAN_FILE 	"" ;# a supplementary Tcl constraint file; sourced after DEF_FLOORPLAN_FILE or TCL_FLOORPLAN_FILE is read, 
;# or initialize_floorplan is done; can be used to cover additional floorplan constructs, 
;# such as bounds, pin guides, or route guides, etc; not valid if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM.
set TCL_USER_INIT_DESIGN_POST_SCRIPT ""	;# An optional Tcl file to be sourced at the very end of init_design.tcl before save_block.
########################################################################################## 
## Variables for constraints or settings that impact multiple steps (used across flow)
##########################################################################################
set TCL_PLACEMENT_SPACING_LABEL_RULE_FILE "" ;# A file to specify your placement spacing labels and rules.
;# Example : set_placement_spacing_label -name X -side both -lib_cells [get_lib_cells -of [get_cells]]
;# Example : set_placement_spacing_rule -labels {X SNPS_BOUNDARY} {0 1}
set SAIF_FILE				"" ;# Specify a SAIF file for accurate power computation for features such as
;# total power (opt.power.mode set to total) and enhanced low power placement (place.coarse.enhanced_low_power_effort).
;# sourced at the beginning of place_opt.tcl
set SAIF_FILE_POWER_SCENARIO		"" ;# SAIF_FILE related; specify a power scenario where the SAIF is to be applied
set SAIF_FILE_SOURCE_INSTANCE		"" ;# SAIF_FILE related; name of the instance of the current design as it appears in SAIF file.
set SAIF_FILE_TARGET_INSTANCE		"" ;# SAIF_FILE related; name of the target instance on which activity is to be annotated.
set OPTIMIZATION_FREEZE_PORT_LIST 	"" ;# List of cells (for ex, clock gen modules, or customized logics that should not be touched) to which freeze_clock_ports 
;# and freeze_data_ports attribute will be set to prevent optimization from modifying their port signature; 
;# especially useful if you do formal verification by modules. 
;# Sets opt.dft.hier_preservation to true and runs set_freeze_port -all on the specified cells.
set TCL_USER_CONNECT_PG_NET_SCRIPT ""	;# An optional Tcl file for customized connect_pg_net command and options, such as for bias pins of cells added by opto;
;# sourced by all the main scripts prior to the save_block command
# ---------------------------------
# Lib cell purpose restrictions
# ---------------------------------
set TCL_LIB_CELL_PURPOSE_FILE 		"set_lib_cell_purpose.tcl" ;# A Tcl file which applies lib cell purpose related restrictions;
;# You can specify it with your own customized script	
;# RM default is set_lib_cell_purpose.tcl which includes the following restrictions, each controlled by
;# an individual variable : dont use cells (TCL_LIB_CELL_DONT_USE_FILE), tie cells (TIE_LIB_CELL_PATTERN_LIST), 
;# hold fixing (HOLD_FIX_LIB_CELL_PATTERN_LIST), CTS (CTS_LIB_CELL_PATTERN_LIST) and CTS-exclusive cells (CTS_ONLY_LIB_CELL_PATTERN_LIST). 
## The following 5 *_LIB_CELL_* variables are only applicable if set_lib_cell_purpose.tcl is used for lib cell purpose restrictions.
#  If you do not plan to use set_lib_cell_purpose.tcl, specify TCL_LIB_CELL_PURPOSE_FILE with your own file and you don't have to specify the following variables.
set TCL_LIB_CELL_DONT_USE_FILE 		"" ;# A Tcl file for customized don't use ("set_lib_cell_purpose -exclude <purpose>" commands).
;# The file is to be sourced in set_lib_cell_purpose.tcl, which is the default script for handling lib cell 
;# purpose restrictions specified by the variable TCL_LIB_CELL_PURPOSE_FILE above.
;# It only takes effect if TCL_LIB_CELL_PURPOSE_FILE is set to the default value set_lib_cell_purpose.tcl
set TIE_LIB_CELL_PATTERN_LIST 		"" ;# A list of TIE lib cell patterns to be included for optimization;
;# Example : set TIE_LIB_CELL_PATTERN_LIST "*/TIE* */ttt*"
set HOLD_FIX_LIB_CELL_PATTERN_LIST 	"" ;# A list of hold time fixing lib cell patterns to be included only for hold
set CTS_LIB_CELL_PATTERN_LIST 		"" ;# List of CTS lib cell patterns to be used by CTS; 
;# please include repeaters, always-on repeaters (for MV-CTS), 
;# and gates (for sizing pre-existing gates)/always-on buffers;
;# Please also include flops as CCD can size flops to improve timing.
;# example : set CTS_LIB_CELL_PATTERN_LIST "*/NBUF* */AOBUF* */AOINV* */SDFF*"
set CTS_ONLY_LIB_CELL_PATTERN_LIST 	"" ;# List of CTS lib cell patterns to be used by CTS "exclusively", such as clock specific
;# buffers and inverters. Please be aware that these cells will be applied with only cts 
;# purpose and nothing else. If you want to use these lib cells for other purposes, 
;# such as optimization and hold, specify them in CTS_LIB_CELL_PATTERN_LIST instead
# ---------------------------------
# Clock NDR
# ---------------------------------
set TCL_CTS_NDR_RULE_FILE 		"cts_ndr.tcl" ;# Specify a script for clock NDR creation and association, to be sourced at place_opt
;# By default the variable is set to cts_ndr.tcl, which is an RM provided example.
;# Important: to use the example script, you must also specify CTS_NDR_RULE_NAME, CTS_INTERNAL_NDR_RULE_NAME,
;# or CTS_LEAF_NDR_RULE_NAME (see below for details), otherwise the script won't do anything.
## Note: the CTS_*NDR* variables below are only applicable if TCL_CTS_NDR_RULE_FILE is set to the RM provided example script. 
## If you specify your own script for TCL_CTS_NDR_RULE_FILE, variables below will not be used.
## For root clock nets
set CTS_NDR_RULE_NAME			"" ;# Specify a clock NDR rule for root nets;
;# required for the example script to work on the root and internal nets.
;# Below are the 3 predefined rules supported:  
;# rm_2w2s : double width double spacing 
;# rm_2w2s_shield_default : double width double spacing + shielding with default width and spacing
;# rm_2w2s_shield_list : double width double spacing + shielding with customized per layer width and spacing
set CTS_NDR_SHIELDING_LAYER_WIDTH_LIST 	"" ;# A list of layer_name shield_width ,for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_NDR_RULE_NAME.
set CTS_NDR_SHIELDING_LAYER_SPACING_LIST "" ;# A list of layer_name shield_spacing, for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_NDR_RULE_NAME.
set CTS_NDR_MIN_ROUTING_LAYER		"" ;# Min routing layer for set_clock_routing_rules to which CTS_NDR_RULE_NAME is applied. 
set CTS_NDR_MAX_ROUTING_LAYER		"" ;# Max routing layer for set_clock_routing_rules to which CTS_NDR_RULE_NAME is applied.
## For internal clock nets (by default same values as with the root clock nets)
set CTS_INTERNAL_NDR_RULE_NAME		"$CTS_NDR_RULE_NAME" ;# Specify a clock NDR rule for internal nets; default is same as CTS_NDR_RULE_NAME;
;# required for the example script to work on the internal nets.
;# Below are the 3 predefined rules supported:  
;# rm_2w2s : double width double spacing 
;# rm_2w2s_shield_default : double width double spacing + shielding with default width and spacing
;# rm_2w2s_shield_list : double width double spacing + shielding with customized per layer width and spacing
set CTS_INTERNAL_NDR_SHIELDING_LAYER_WIDTH_LIST "$CTS_NDR_SHIELDING_LAYER_WIDTH_LIST" ;# A list of layer_name shield_width ,for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_INTERNAL_NDR_RULE_NAME.
set CTS_INTERNAL_NDR_SHIELDING_LAYER_SPACING_LIST "$CTS_NDR_SHIELDING_LAYER_SPACING_LIST" ;# A list of layer_name shield_spacing, for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_INTERNAL_NDR_RULE_NAME.
set CTS_INTERNAL_NDR_MIN_ROUTING_LAYER "$CTS_NDR_MIN_ROUTING_LAYER" ;# Min routing layer for set_clock_routing_rules to which CTS_INTERNAL_NDR_RULE_NAME is applied. 
set CTS_INTERNAL_NDR_MAX_ROUTING_LAYER "$CTS_NDR_MAX_ROUTING_LAYER" ;# Max routing layer for set_clock_routing_rules to which CTS_INTERNAL_NDR_RULE_NAME is applied.
## For leaf clock nets
set CTS_LEAF_NDR_RULE_NAME 		"" ;# Specify rm_leaf as the predefined rule for the example script to prepare a default rule for leaf nets
set CTS_LEAF_NDR_MIN_ROUTING_LAYER 	$CTS_NDR_MIN_ROUTING_LAYER ;# Min routing layer for set_clock_routing_rules to which rm_leaf is applied.
set CTS_LEAF_NDR_MAX_ROUTING_LAYER 	$CTS_NDR_MAX_ROUTING_LAYER ;# Max routing layer for set_clock_routing_rules to which rm_leaf is applied.
# ---------------------------------
# Preroute optimizations
# ---------------------------------
set PREROUTE_PLACEMENT_MAX_DENSITY	"" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;	
;# If specified, sets place.coarse.max_density to limit local density to be less than the value.
;# if unspecified, place.coarse.max_density remains at tool default 0; 
;# now if $PREROUTE_PLACEMENT_AUTO_DENSITY is also true, tool will auto determine a appropriate value; 
;# while if $PREROUTE_PLACEMENT_AUTO_DENSITY is false, tool will try to spread cells evenly
set PREROUTE_PLACEMENT_MAX_UTIL		"" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;
;# sets place.coarse.congestion_driven_max_util to control how densely the tool can pack cells in uncongested 
;# regions, in order to remove congestion in congested regions
;# if unspecified, place.coarse.congestion_driven_max_util remains at tool default 0.93
set PREROUTE_PLACEMENT_AUTO_DENSITY	true ;# true|false; tool default true; optional in RM to set it to false if you want to disable the feature; 
;# sets place.coarse.auto_density_control to control coarse placement automatic density control;
;# if you do not specify either of the above two settings (max density and max util) and keep the tool defaults, 
;# the automatic density control selects the value for max density and max util based on the design stage;
;# message PLACE-027 is issued to report the chosen settings
set PREROUTE_PLACEMENT_ENHANCED_AUTO_DENSITY false ;# false|true, tool default false; optional in RM;
;# sets place.coarse.enhanced_auto_density_control;
;# automaticlly selects max density based on the design stage as well as design utilization;
;# automatically selects max util based on the design stage as well as design tchnology
set PREROUTE_PLACEMENT_TARGET_ROUTING_DENSITY "" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;	
;# sets place.coarse.target_routing_density to control target routing density for congestion-driven placement; 
;# if left unspecified, place.coarse.target_routing_density remains at tool default 0 
set PREROUTE_PLACEMENT_PIN_DENSITY_AWARE false ;# false|true; tool default false; optional in RM;
;# sets app option place.coarse.pin_density_aware to control maximum local pin density;
set PREROUTE_NDR_OPTIMIZATION 		false ;# false|true, tool default false; optional in RM;
;# sets place_opt/clock_opt.flow.optimize_ndrs to true enables NDR optimization
set PREROUTE_CTS_POWER_AWARE_PRUNING	false ;# false|true; tool default false; RM default false;
;# sets cts.common.power_aware_pruning to allow selection of repeater cells to also consider 
;# internal and leakage power in order to reduce dynamic and also leakage power of the clock trees;
;# impacts place_opt trial CTS/optimize icgs and clock_opt build_clock phase 
set PREROUTE_CTS_LOW_POWER_TECHNIQUE	"" ;# gate_relocation|low_power_targets|all; RM default is unspecified;
;# impacts place_opt trial CTS/optimize icgs and clock_opt build_clock phase; 
;# gate_relocation: sets cts.compile.power_opt_mode to gate_relocation to enable activity aware gate 
;#                  relocation (moves cells with low input clock toggling rates closer to their drivers)
;#		    at the end of gate by gate clock tree synthesis;
;# low_power_targets: sets cts.compile.power_opt_mode to low_power_targets for CTS to relax certain
;#                    internal constraints and build clock trees with less area and power;
;# all: sets cts.compile.power_opt_mode to all to enable both the above features
########################################################################################## 
## Variables for the place_opt step (used by place_opt.tcl and settings.place_opt.tcl)
##########################################################################################
set PLACE_OPT_ACTIVE_SCENARIO_LIST	"" ;# A subset of scenarios to be made active during place_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
;# include CTS scenarios if you are enabling CTS related features during place_opt,
;# such as PLACE_OPT_OPTIMIZE_ICGS, PLACE_OPT_TRIAL_CTS, or PLACE_OPT_MSCTS
set PLACE_OPT_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by place_opt; default "" which means no user prefix
set TCL_USER_PLACE_OPT_PRE_SCRIPT 	"" ;# An optional Tcl file for place_opt.tcl to be sourced before place_opt.
set TCL_USER_PLACE_OPT_SCRIPT 		"" ;# An optional Tcl file for place_opt.tcl to replace pre-existing place_opt commands.
set TCL_USER_PLACE_OPT_POST_SCRIPT 	"" ;# An optional Tcl file for place_opt.tcl to be sourced after place_opt.
set PLACE_OPT_SPG_FLOW 			false ;# false|true; RM default false; set it to true to enable SPG input handling flow in place_opt.tcl;
;# which skips the first pass of the two-pass placement;
;# recommended to go with DC-ASCII inputs (set INIT_DESIGN_INPUT DC_ASCII)
set PLACE_OPT_TRIAL_CTS 		false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.trial_clock_tree to enables early clock tree synthesis;
;# useful for low power placement and ICG optimization flow (PLACE_OPT_OPTIMIZE_ICGS). 
;# Propagated clocks will be used through-out place_opt flow.
;# Note: when PLACE_OPT_OPTIMIZE_ICGS is set to true, trial CTS will be automatically enabled, 
;# regardless of the setting of PLACE_OPT_TRIAL_CTS. So you don't have to manually enable it.
set PLACE_OPT_OPTIMIZE_ICGS 		false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.optimize_icgs for place_opt to run automatic ICG optimization that performs trial CTS, 
;# timing-aware ICG splitting and clock-aware placement for critical enable paths.
;# The aggressiveness of splitting can be controlled by the PLACE_OPT_OPTIMIZE_ICGS_CRITICAL_RANGE. 
set PLACE_OPT_OPTIMIZE_ICGS_CRITICAL_RANGE "" ;# specify a value between 0 and 1; default unspecified; 
;# sets place_opt.flow.optimize_icgs_critical_range to the value specified; tool default is 0.75.
;# When set to X, only ICGs enable slack within {EN_WNS, EN_WNS*(1-X)} will be considered for splitting;
;# for example, 0.75 means only ICG with enable pin violations between 1*EN_WNS and 0.25*EN_WNS will be split,
;# while the ICG enable slack below 0.25*EN_WNS will be skipped. Larger value means more splitting. 
set PLACE_OPT_MERGE_ICGS		true ;# false|true; tool default true; optional in RM to set it to false;
;# sets place_opt.flow.merge_clock_gates to control whether the OBD ICG merging is enabled or not;
;# when set to true, ICG merging (merge_clock_gates) runs internally inside place_opt as a first step in initial_place stage;
set PLACE_OPT_ICG_AUTO_BOUND		false ;# false|true; tool default false; optional in RM;
;# sets place.coarse.icg_auto_bound to enable use of automatically created group bounds
set PLACE_OPT_CLOCK_AWARE_PLACEMENT	false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.clock_aware_placement to guide placement with ICG's enable timing criticality; 
;# place_opt will try to improve ICG enable timing by placing the timing critical ICGs and their fanout cells 
;# at better locations for ICG enable paths.
;# Note: when PLACE_OPT_OPTIMIZE_ICGS is set to true, clock-aware placement will be automatically enabled, 
;# regardless of the setting of PLACE_OPT_CLOCK_AWARE_PLACEMENT. So you don't have to manually enable it.
set PLACE_OPT_MSCTS			false ;# false|true; enables MSCTS (regular) at place_opt step; requires TCL_REGULAR_MSCTS_FILE to be specified;
;# It runs in two parts: first part runs at place_opt step to source TCL_REGULAR_MSCTS_FILE;
;# second part runs at clock_opt_cts step, skips TCL_REGULAR_MSCTS_FILE, propagates clocks, and runs mesh simulation;
;# By default, the features runs in ideal clock mode. However if if PLACE_OPT_OPTIMIZE_ICGS or PLACE_OPT_TRIAL_CTS 
;# are also enabled, then propagated clocks will be used during the place_opt step;
;# If set to false (RM default), RM runs MSCTS only at clock_opt_cts step.
set PLACE_OPT_MSCTS_CRITICAL_SCENARIO	"" ;# Specify a scenario with worst RC and most visible sinks for place_opt MSCTS to base on;
;# script will record current scenario, switch to the specified scenario before MSCTS, and then
;# restore the original current scenario after MSCTS. Only valid if PLACE_OPT_MSCTS is set to true
set TCL_USER_SPARE_CELL_PRE_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced before place_opt;
;# refer to templates/place_opt.spare_cell.tcl for an example
set TCL_USER_SPARE_CELL_POST_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced after place_opt;
;# refer to templates/place_opt.spare_cell.tcl for an example
set TCL_NON_CLOCK_NDR_RULES_FILE 	"" ;# Specify a NDR rules file for signal nets (Clock NDR rules are specified by CTS_NDR_* variables above)
set PLACE_OPT_MULTIBIT_BANKING 		false ;# tool default false; optional in RM;
;# sets place_opt.flow.enable_multibit_banking to enable multibit banking during place_opt;
;# takes effect during place_opt initial_opto 
set PLACE_OPT_MULTIBIT_DEBANKING 	false ;# tool default false; optional in RM;
;# sets place_opt.flow.enable_multibit_debanking to enables multibit debanking during place_opt;
;# takes effect during place_opt final_opto
########################################################################################## 
## Variables for the clock_opt step 
## (used by settings.clock_opt_cts.tcl, clock_opt_cts.tcl, and clock_opt_opto.tcl)
##########################################################################################
set CLOCK_OPT_CTS_ACTIVE_SCENARIO_LIST  "" ;# A subset of scenarios to be made active during clock_opt_cts step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set CLOCK_OPT_CTS_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by clock_opt build_clock; default "" which means no user prefix
set TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_CTS_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_CTS_POST_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced after clock_opt.
set CLOCK_OPT_OPTO_ACTIVE_SCENARIO_LIST "" ;# A subset of scenarios to be made active during clock_opt_opto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set CLOCK_OPT_OPTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by clock_opt final_opto; default "" which means no user prefix
set TCL_USER_CLOCK_OPT_OPTO_PRE_SCRIPT 	"" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_OPTO_SCRIPT 	"" ;# An optional Tcl file for clock_opt_opto.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_OPTO_POST_SCRIPT "" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced after clock_opt.
set CLOCK_OPT_MSCTS_CRITICAL_SCENARIO	"" ;# Specify a scenario with worst RC and most visible sinks for MSCTS to base on;
;# script will record current scenario, switch to the specified scenario before MSCTS, and then
;# restore the original current scenario after MSCTS.
set TCL_REGULAR_MSCTS_FILE		"" ;# Specify a Tcl script for regular multisource clock tree synthesis setup and creation,
;# which will be sourced prior to the "place_opt" if PLACE_OPT_MSCTS is true in place_opt.tcl
;# and before "clock_opt -from build_clock -to route_clock" command in clock_opt_cts.tcl
;# RM provided script: mscts.regular.tcl
set TCL_STRUCTURAL_MSCTS_FILE		"" ;# Specify a Tcl script for structural multisource clock tree synthesis setup and creation,
;# which will be sourced prior to the "clock_opt -from build_clock -to route_clock" command
;# in clock_opt_cts.tcl;
;# RM provided script: mscts.structural.tcl
set PREROUTE_CTS_POWER_AWARE_PRUNING	false ;# false|true; tool default false; RM default false;
;# sets cts.common.power_aware_pruning to allow selection of repeater cells to also consider 
;# internal and leakage power in order to reduce dynamic and also leakage power of the clock trees 
set PREROUTE_CTS_LOW_POWER_TECHNIQUE	"" ;# gate_relocation|low_power_targets|all; RM default is unspecified;
;# gate_relocation: sets cts.compile.power_opt_mode to gate_relocation to enable activity aware gate 
;#                  relocation (moves cells with low input clock toggling rates closer to their drivers)
;#		    at the end of gate by gate clock tree synthesis;
;# low_power_targets: sets cts.compile.power_opt_mode to low_power_targets for CTS to relax certain
;#                    internal constraints and build clock trees with less area and power;
;# all: sets cts.compile.power_opt_mode to all to enable both the above features
set CLOCK_OPT_OPTO_CTO 			false ;# Default false; enables post-route clock tree optimization in clock_opt_opto.tcl
set CLOCK_OPT_OPTO_CTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by CTO; default "" which means no user prefix
########################################################################################## 
## Variables for route_auto and route_opt related settings 
## (Used by settings.route_auto.tcl, settings.route_opt.tcl, route_auto.tcl, and route_opt.tcl)
##########################################################################################
set ROUTE_AUTO_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during route_auto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_AUTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created suring route_auto; default "" which means no user prefix
set TCL_USER_ROUTE_AUTO_PRE_SCRIPT 	"" ;# An optional Tcl file for route_auto.tcl to be sourced before route_auto.
set TCL_USER_ROUTE_AUTO_SCRIPT 		"" ;# An optional Tcl file for route_auto.tcl to replace pre-existing routing commands.
set TCL_USER_ROUTE_AUTO_POST_SCRIPT 	"" ;# An optional Tcl file for route_auto.tcl to be sourced after route_auto.
set ROUTE_OPT_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during route_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_OPT_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created during route_opt; default "" which means no user prefix
set TCL_USER_ROUTE_OPT_PRE_SCRIPT 	"" ;# An optional Tcl file for route_opt.tcl to be sourced before route_opt.
set TCL_USER_ROUTE_OPT_SCRIPT 		"" ;# An optional Tcl file for route_opt.tcl to replace pre-existing route_opt commands.
set TCL_USER_ROUTE_OPT_POST_SCRIPT 	"" ;# An optional Tcl file for route_opt.tcl to be sourced after route_opt.
set CLOCK_OPT_GLOBAL_ROUTE_OPT		false ;# false|true; tool default false; optional in RM; 
;# enables Global Route Based Optimization by setting clock_opt.flow.enable_global_route_opt 
;# and route_opt.flow.enable_power to true, sources routing settings, and runs clock_opt -from global_route_opt;
;# this feature is added to route_auto.tcl; if enabled, it replaces route_global command;
set ROUTE_AUTO_USE_SINGLE_COMMAND	false ;# false|true; runs route_auto command instead of atomic commands (route_global+route_track+route_detail with update_timing in between)
set REDUNDANT_VIA_INSERTION		false ;# false|true; tool default false; optional in RM; enables redundant via insertion for post-route;
;# if you choose ESTABLISHED for TECHNOLOGY_NODE on RMgen download page,
;# RM is set up to run concurrent redundant via insertion during route_auto and route_opt
;# otherwise, RM is set up to reserve space and run standalone add_redundant_vias after route_auto and route_opt  
set TCL_USER_REDUNDANT_VIA_MAPPING_FILE "" ;# ICC-II via mapping file required for redundant via insertion; 
;# the file should include add_via_mapping commands.   
set TCL_USER_ICC_REDUNDANT_VIA_MAPPING_FILE "" ;# ICC style via mapping file required for redundant via insertion; 
;# the file should include define_zrt_redundant_vias commands.
;# This variable is mutually exclusive with TCL_USER_REDUNDANT_VIA_MAPPING_FILE
set ROUTE_AUTO_ANTENNA_FIXING		false ;# false|true; tool default false; optional in RM;
;# set true to enable route.detail.hop_layers_to_fix_antenna and source TCL_ANTENNA_RULE_FILE in route_auto.tcl 
;# to fix Antenna violations.
set TCL_ANTENNA_RULE_FILE	""	;# Antenna rule file; required if ROUTE_AUTO_ANTENNA_FIXING is set to true.
set ROUTE_AUTO_CREATE_SHIELDS 		"none" ;# none|before_route_auto|after_route_auto; default is none; optional in RM;
;# choose to create shields before or after route_auto; all nets with shielding rules will be shielded	
set ROUTE_OPT_PT_DELAY_CALCULATION_WITH_PBA false ;# Default false; sets time.pba_optimization_mode to path to enable PBA during second route_opt;
set ROUTE_OPT_STARRC_CONFIG_FILE ""	;# Specify the configuration file for StarRC in-design extraction for the second route_opt in route_opt.tcl;
;# required; refer to templates/route_opt.starrc_config_example.txt as an example
set ROUTE_OPT_RESHIELD 			"after_route_opt" ;# none|after_route_opt|incremental; default is after_route_opt; 
;# set after_route_opt to reshield nets after route_opt is done with create_shield command; 
;# set incremental to trigger reshield during all route_opt eco route sessions with an app option; 
;# note that ROUTE_OPT_RESHIELD only works if ROUTE_AUTO_CREATE_SHIELDS is set to a value other than none
set ROUTE_OPT_CTO 			"auto" ;# auto|always_on|always_off; tool default auto; RM default auto;
;# sets route_opt.flow.enable_ccd_clock_drc_fixing to the specified value for clock DRC fixing in route_opt;
;# Note: this feature affects both CCD and non-CCD route_opt;
;# if CCD is enabled, with auto, route_opt will enable the feature; set it to always_off if you want it disabled.
;# if CCD is not enabled, with auto, this feature won't be enabled; set it to always_on to enable the feature.
## The following 6 ROUTE_OPT_ECO_OPT* variables are for ECO fusion (eco_opt command) in route_opt.tcl
#  Note that once ROUTE_OPT_ECO_OPT_PT_PATH is specified, ECO fusion is enabled and the third route_opt will be skipped.
set ROUTE_OPT_ECO_OPT_PT_PATH		"" ;# Required by eco_opt; specify the path to pt_shell; for example: /u/mgr/bin/pt_shell
;# if specified, eco_opt
set ROUTE_OPT_ECO_OPT_DB_PATH		"" ;# Optional; specify the paths to .db files of the reference libraries for PT (if not already in your search path)
;# For eco_opt, PT needs to read db. 
set ROUTE_OPT_ECO_OPT_TYPE		"" ;# Optional; eco_opt fixing type; timing|setup|hold|drc|leakage_power|dynamic_power|total_power|buffer_removal
;# if not specified, works on all types
set ROUTE_OPT_ECO_OPT_STARRC_CONFIG_FILE "" ;# Optional; specify the configuration file for StarRC in-design extraction
set ROUTE_OPT_ECO_OPT_WORK_DIR		"" ;# Optional; specify the working directory for eco_opt where PT files and logs are generated;
;# if not specified, tool will automatically generate one
set ROUTE_OPT_ECO_OPT_PRE_LINK_SCRIPT	"" ;# Optional; specify the file that contains custom PT script, which is executed before linking in PrimeTime;
;# use PT commands that do not require the current design
set ROUTE_OPT_ECO_OPT_POST_LINK_SCRIPT	"" ;# Optional; specify the file that contains custom PT script, which is executed after linking in PrimeTime;
;# use PT commands that require the current design
########################################################################################## 
## Variables for chip finishing related settings (Used by chip_finish.tcl)
##########################################################################################
set CHIP_FINISH_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during chip_finish step.
;# once set, the list of active scenarios is saved and carried over to subsequent steps.
set TCL_USER_CHIP_FINISH_PRE_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced before filler cell insertion.
set TCL_USER_CHIP_FINISH_POST_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced after metal fill insertion.
## Std cell filler and decap cells used by chip_finish step and post PT-ECO refill in pt_eco step
set CHIP_FINISH_METAL_FILLER_PREFIX 	"" ;# A string to specify the prefix for metal filler (decap) cells.
set CHIP_FINISH_NON_METAL_FILLER_PREFIX $CHIP_FINISH_METAL_FILLER_PREFIX ;# A string to specify the prefix for non-metal fillers.
set CHIP_FINISH_METAL_FILLER_LIB_CELL_LIST "" ;# A list of metal filler (decap) lib cells, including the library name, for ex, 
;# Example: "hvt/DCAP_HVT lvt/DCAP_LVT". Recommended to specify decaps from largest to smallest.
set CHIP_FINISH_NON_METAL_FILLER_LIB_CELL_LIST "" ;# A list of non-metal filler lib cells, including the library name, for ex,
;# Example: hvt/FILL_HVT lvt/FILL_LVT. Recommended to specify them from largest to smallest.
## Signal EM
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT "ITF" ;# Specify signal EM constraint format: ITF | ALF; string is uppercase and ITF is default
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FILE "" ;# A constraint file which contains signal electromigration constraints;
;# specify an ITF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ITF, and specify an
;# ALF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ALF;
;# required for signal EM analysis and fixing to be enabled
set CHIP_FINISH_SIGNAL_EM_SAIF 		"" ;# An optional SAIF file for the signal EM analysis.
set CHIP_FINISH_SIGNAL_EM_SCENARIO 	"" ;# Specify an active scenario which is enabled for setup and hold analysis;
;# Required for signal EM analysis and fixing to proceed.
set CHIP_FINISH_SIGNAL_EM_FIXING 	false ;# Enable signal EM fixing; false | true; false is default
########################################################################################## 
## Variables for ICV in-design related settings (used by icv_in_design.tcl)
##########################################################################################
set ICV_IN_DESIGN_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during icv_in_design step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_ICV_IN_DESIGN_PRE_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced before signoff_check_drc.
set TCL_USER_ICV_IN_DESIGN_POST_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced after second signoff_check_drc.
## signoff_check_drc specific variables
set ICV_IN_DESIGN_DRC_CHECK_RUNSET 	"" ;# The foundry runset for ICV used by signoff_check_drc
set ICV_IN_DESIGN_DRC_CHECK_RUNDIR 	"z_check_drc" 
;# The working directory for the signoff_check_drc before signoff_fix_drc;
;# The directory that contains the initial DRC error database for signoff_fix_drc.
## singoff_fix_drc specific variables
set ICV_IN_DESIGN_ADR 			true ;# true|false; true enables signoff_fix_drc in addition to signoff_check_drc; default is true
set ICV_IN_DESIGN_ADR_RUNDIR 		"z_adr"	;# The working directory for signoff_fix_drc; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_POST_ADR_RUNDIR 	"z_post_adr" ;# The working directory for signoff_check_drc after signoff_fix_drc is done; 
;# only takes effect if ICV_IN_DESIGN_ADR is true 
set ICV_IN_DESIGN_ADR_DPT_RULES 	"" ;# Specify your DPT rules for signoff_fix_drc fixing; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_ADR_DPT_RUNDIR	"z_adr_with_dpt" ;# The working directory for signoff_check_drc with DPT rule fixing;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
set ICV_IN_DESIGN_POST_ADR_DPT_RUNDIR	"z_post_adr_with_dpt" ;# The working directory for signoff_check_drc after DPT rule fixing is done;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
## Metal fill specific variables
set ICV_IN_DESIGN_METAL_FILL 		false ;# Default false; set it to true to enable the metal fill creation feature.
set ICV_IN_DESIGN_METAL_FILL_RUNDIR	"z_icvFill" ;# The working directory for signoff_create_metal_fill. Optional. Default is z_icvFill.
set ICV_IN_DESIGN_METAL_FILL_TIMING_DRIVEN_THRESHOLD "" 
;# Specify the threshold for timing-driven metal fill.
;# If not specified, timing-driven is not enabled.
;# If specified, "-timing_preserve_setup_slack_threshold" option is added.
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED "off" ;# off | <a technology node> | generic; used for -track_fill option of signoff_create_metal_fill
;# for non-track-based : specify off 
;# for track-based : specify either a node (refer to man page) or generic 
set ICV_IN_DESIGN_METAL_FILL_RUNSET	"" ;# Specify the foundry runset for signoff_create_metal_fill command;
;# required only by non track-based metal fill (ICV_IN_DESIGN_METAL_FILL_TRACK_BASED set to off).
set ICV_IN_DESIGN_POST_METAL_FILL_RUNDIR "z_MFILL_after" 
;# The working directory for the signoff_check_drc after signoff_create_metal_fill is completed;
;# only takes effect if ICV_IN_DESIGN_METAL_FILL is true
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED_PARAMETER_FILE "auto" ;# auto | <a parameter file>; default is auto;
;# this variable is only for track-based metal fill;
;# specify auto to use ICC-II auto generated track_fill_params.rh file or your own paramter file.
########################################################################################## 
## Variables for settings related to write data (used by write_data.tcl)
##########################################################################################
## write_gds related
set WRITE_GDS_LAYER_MAP_FILE 		"" ;# A layer map file which provides a mapping between the tool and GDS layers
set WRITE_OASIS_LAYER_MAP_FILE 		"" ;# A layer map file which provides a mapping between the tool and OASIS layers
########################################################################################## 
## Variables for Functional ECO related settings (used by functional_eco.tcl)
##########################################################################################
set FUNCTIONAL_ECO_ACTIVE_SCENARIO_LIST	"" ;# Optional; a subset of scenarios to be made active during the step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_FUNCTIONAL_ECO_PRE_SCRIPT	"" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_FUNCTIONAL_ECO_POST_SCRIPT	"" ;# An optional Tcl file to be sourced after route_eco.
set FUNCTIONAL_ECO_DISPLACEMENT_THRESHOLD "10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
set FUNCTIONAL_ECO_VERILOG_FILE		"" ;# Required; a verilog file to be 
set FUNCTIONAL_ECO_MODE			"default" ;# Specify the preferred flow; default|freeze_silicon
;# default: sources $FUNCTIONAL_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $FUNCTIONAL_ECO_CHANGE_FILE, and place_freeze_silicon
########################################################################################## 
## Variables for PT ECO related settings (used by pt_eco.tcl/pt_eco_incremental.tcl)
##########################################################################################
## The following variables apply to both pt_eco.tcl (classic PT-ECO flow) and pt_eco_incremental.tcl (Galaxy incremental ECO flow)
set PT_ECO_ACTIVE_SCENARIO_LIST 	"" ;# Optional; a subset of scenarios to be made active during the step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_PT_ECO_PRE_SCRIPT 		"" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_PT_ECO_POST_SCRIPT 	"" ;# An optional Tcl file to be sourced after route_eco.
set PT_ECO_DISPLACEMENT_THRESHOLD 	"10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
## The following variables only apply to pt_eco.tcl (classic PT-ECO flow)
set PT_ECO_CHANGE_FILE 			"" ;# Required; an ECO guidance file generated by the PT-SI write_changes command,
;# as an input to the pt_eco.tcl
set PT_ECO_MODE				"default" ;# Specify the preferred flow for the PT-ECO run; default|freeze_silicon
;# default: sources $PT_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $PT_ECO_CHANGE_FILE, and place_freeze_silicon
########################################################################################## 
## Variables for Redhawk in-design related settings 
## (used by redhawk_in_design_pnr.tcl; SNPS_INDESIGN_RH_RAIL license required)
##########################################################################################
set REDHAWK_DIR 			"" ;# Specify the path to REDHAWK executable; required 
set REDHAWK_PAD_FILE 			"" ;# Default is top level pins.
set REDHAWK_ANALYSIS_NETS 		"" ;# Required. Specify the list of power and ground nets in pairs and in separate lines for the analysis;
;# for example, "VDD1 VSS1 VDD2 VSS2 VDD3 VSS3", where VDD* are power nets and VSS* are ground nets.
set REDHAWK_TECH_FILE 			"" ;# Required. Apache Technology File
set REDHAWK_MACROS 			"" ;# Optional. List of Macro names and macro directories in pairs and in separate lines;
;# for example, "macro1_name macro1_directory 
;#		    macro2_name macro2_directory 
;#		    macro3_name macro3_directory"
set REDHAWK_SWITCH_MODEL_FILES 		"" ;# Optional. List of switch model files;
;# for example: "switch_model_file1 
;#               switch_model_file2 
;#		    switch_model_file3"
set REDHAWK_LIB_FILES 			"" ;# Required. List of .lib files in separate lines.
;# for example: "/home/lib_1.lib 
;#               /home/lib_2.lib
;#               /home/lib_3.lib"
set REDHAWK_APL_FILES			"" ;# Required for dynamic analysis.  List of apl files in separate lines.
;# for example: "x.cdev cdev
;#               x.current current
;#               y.cdev cdev
;#               y.current current"
set REDHAWK_EXTRA_GSR 			"" ;# Optional. Provide a file with custom Redhawk settings.
set REDHAWK_ANALYSIS 			"" ;# Required. Specify of the analyses below:
;# For Static analysis: "static"
;# For Vector-based Dynamic analysis: "dynamic_vcd"
;# For Vectorless Dynamic analysis: "dynamic_vectorless"
;# For Effective Resistance analysis: "effective_resistance"
;# For Minimum path resistance analysis: "min_path_resistance"
;# For Integrity Check: "check_missing_via"
set REDHAWK_OUTPUT_REPORT 		"" ;# Optional. Specify a file name to have the output report produced:
;# For Static or dynamic analysis: the effective voltage drop is reported
;# For Effective Resistance analysis: the effective resistance is reported
;# For Minimum path resistance analysis: the minimum path resistance is reported
;# For Integrity Check: the missing vias are reported
set REDHAWK_EM_ANALYSIS 	   	false ;# Optional. Set to true if EM analysis to be performed with static or dynamic analysis.
set REDHAWK_EM_REPORT 			"" ;# Optional. Specify a file name to have the EM output report produced.
set REDHAWK_SCRIPT_FILE 		"" ;# Optional. Specify a file name for using Redhawk standalone run tcl file.
set REDHAWK_SWITCHING_ACTIVITY_FILE 	"" ;# Required for vector-based dynamic analysis.  Format is as follows:
;# {file_format [file_name] [strip_path]}
set REDHAWK_FIX_MISSING_VIAS       	false ;# Optional. Set to true to enable inserting vias to missing via locations after the check_missing_via flow is run.
set REDHAWK_MISSING_VIA_POS_THRESHOLD	"" ;# Optional. Set to positive voltage between two overlapped layers for filtering purpose.  Default is no filtering.
set REDHAWK_RAIL_DATABASE               RAIL_DATABASE  ; #Optional. Set ICC2 Redhawk Fusion output directory.
set REDHAWK_PGA_POWER_NET               "" ; #Required.  Set one power net for PGA.
set REDHAWK_PGA_GROUND_NET              "" ; #Required.  Set one ground net for PGA
set REDHAWK_PGA_NODE                    "" ; #Required. Set the technology node such as tsmc16.
set REDHAWK_PGA_ICV_DIR                 "" ; #Required. Set the path to the ICV binary.  Example: /global/apps/icv_2018.06
##########################################################################################
## System Variables and Settings (there's no need to change them)
##########################################################################################
## Reporting 
set REPORT_QOR				true ;# true|false; RM default true; runs various reporting commands at end of each step;
;# reporting commands vary by stage; set it to false to skip reporting
set REPORT_QOR_REPORT_POWER		true ;# true|false; RM default true;
;# set it to false to skip report_power and report_clock_qor -type power during reporting
set REPORT_QOR_REPORT_CONGESTION	true ;# true|false; RM default reports congestion with "route_global -congestion_map_only true"
;# at the end of preroute steps; set it to false to skip.
set search_path [list ./rm_icc2_pnr_scripts ./rm_setup ./templates $REDHAWK_SEARCH_PATH]
lappend search_path .
if {$synopsys_program_name == "icc2_shell"} {
	set_host_options -max_cores 8

	## Enable on-disk operation for copy_block to save block to disk right away
	set_app_option -name design.on_disk_operation -value true ;# default false and global-scoped
}
set sh_continue_on_error true
## Label names (while $DESIGN_NAME is the block name)
set INIT_DESIGN_BLOCK_NAME 		"init_design" 			;# Label name to be used when saving a block in init_design.tcl
set PLACE_OPT_BLOCK_NAME 		"place_opt" 			;# Label name to be used when saving a block in place_opt.tcl
set CLOCK_OPT_CTS_BLOCK_NAME 		"clock_opt_cts" 		;# Label name to be used when saving a block in clock_opt_cts.tcl
set CLOCK_OPT_OPTO_BLOCK_NAME 		"clock_opt_opto" 		;# Label name to be used when saving a block in clock_opt_opto.tcl
set ROUTE_AUTO_BLOCK_NAME 		"route_auto" 			;# Label name to be used when saving a block in route_auto.tcl
set ROUTE_OPT_BLOCK_NAME 		"route_opt" 			;# Label name to be used when saving a block in route_opt.tcl
set CHIP_FINISH_BLOCK_NAME 		"chip_finish" 			;# Label name to be used when saving a block in chip_finish.tcl
set ICV_IN_DESIGN_BLOCK_NAME 		"icv_in_design" 		;# Label name to be used when saving a block in icv_in_design.tcl
set WRITE_DATA_FROM_BLOCK_NAME 		$ICV_IN_DESIGN_BLOCK_NAME 	;# Label name of the source block in write_data.tcl;
set WRITE_DATA_BLOCK_NAME 		"write_data" 			;# Label name to be used when saving a block in write_data.tcl
;# default is ICV_IN_DESIGN_BLOCK_NAME
set FUNCTIONAL_ECO_FROM_BLOCK_NAME	$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in functional_eco.tcl;
;# default is ROUTE_OPT_BLOCK_NAME
set FUNCTIONAL_ECO_BLOCK_NAME		"functional_eco"		;# Label name to be used when saving a block in functional_eco.tcl
set PT_ECO_FROM_BLOCK_NAME 		$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in pt_eco.tcl;
;# default is ROUTE_OPT_BLOCK_NAME
set PT_ECO_BLOCK_NAME 			"pt_eco" 			;# Label name to be used when saving a block in pt_eco.tcl
set PT_ECO_INCREMENTAL_FROM_BLOCK_NAME 	$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in pt_eco_incremental_1.tcl;
;# default is ROUTE_OPT_BLOCK_NAME; specify a different name if needed
set PT_ECO_INCREMENTAL_1_BLOCK_NAME 	"pt_eco_incremental_1" 		;# Label name to be used when saving a block in pt_eco_incremental_1.tcl
set PT_ECO_INCREMENTAL_2_BLOCK_NAME 	"pt_eco_incremental_2" 		;# Label name to be used when saving a block in pt_eco_incremental_2.tcl
set REDHAWK_IN_DESIGN_PNR_FROM_BLOCK_NAME $INIT_DESIGN_BLOCK_NAME	;# Label name of the starting block for redhawk_in_design_pnr.tcl;
;# default is INIT_DESIGN_BLOCK_NAME
## Directories
set OUTPUTS_DIR	"./outputs_icc2"	;# Directory to write output data files; mainly used by write_data.tcl
set REPORTS_DIR	"./rpts_icc2"		;# Directory to write reports; mainly used by report_qor.tcl
if !{[file exists $OUTPUTS_DIR]} {file mkdir $OUTPUTS_DIR} ;# do not change this line or directory may not be created properly
if !{[file exists $REPORTS_DIR]} {file mkdir $REPORTS_DIR} ;# do not change this line or directory may not be created properly
##########################################################################################
## Hierarchical PNR Variables (used by hierarchical PNR implementation)
##########################################################################################
## For designs where the blocks are bound to abstracts
set SUB_BLOCK_REFS                   	[list ] ;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == flattened , specify design names of the immediate child blocks
;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == nested , specify design names of the physical blocks in all lower levels of physical hierarchy
;# Include the blocks that will be bound to abstracts
set USE_ABSTRACTS_FOR_BLOCKS        	[list ] ;# design names of the physical blocks in the next lower level that will be bound to abstracts
## By default, abstracts created after icv_in_design step of lower-level are used to implement the current level
## Update the following variables if you want to use abstracts created after any other step 
set BLOCK_ABSTRACT_FOR_PLACE_OPT 	"$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_PLACE_OPT label for place_opt
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS    "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS label for clock_opt_cts
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO   "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO label for clock_opt_opto
set BLOCK_ABSTRACT_FOR_ROUTE_AUTO       "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ROUTE_AUTO label for route_auto
set BLOCK_ABSTRACT_FOR_ROUTE_OPT        "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ROUTE_OPT label for route_opt
set BLOCK_ABSTRACT_FOR_CHIP_FINISH      "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CHIP_FINISH for chip_finish
set BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN    "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN label for icv_in_design
set USE_ABSTRACTS_FOR_POWER_ANALYSIS 	false ;# Default false; false|true;
;# sets app option abstract.annotate_power that annotates power information in the abstracts
;# set this to true to perform power analysis inside subblocks modeled as abstracts
set USE_ABSTRACTS_FOR_SIGNAL_EM_ANALYSIS false ;# Default false; false|true;
;# sets app option abstract.enable_signal_em_analysis 
;# set this to true to perform signal em analysis inside abstracts
set ABSTRACT_TYPE_FOR_MPH_BLOCKS "flattened" ; # "nested | flattened", Default nested. Specifies the type of abstract to be created for MPH blocks (blocks with more than 1 level of physical hierarchy)
;# Allowed values are nested and flattened. 
;# when this variable is set to nested (default), preserve_block_instances option of create_abstract command is set to true (default value)
;# when this variable is set to flattened , preserve_block_instances option of create_abstract command is set to false
set CHECK_HIER_TIMING_CONSTRAINTS_CONSISTENCY true ;# Determines whether the consistency of top and block timing constraints is checked during the check_design command
;# The variable in turn sets the application option abstract.check_constraints_consistency to true
########################################################################################## 
## Hierarchical PNR Variables for clock_opt_cts related settings (used by clock_opt_cts.tcl)
##########################################################################################
set PROMOTE_CLOCK_BALANCE_POINTS	false ;# Default false. When implementing intermediate and top levels of physical hierarchy,
;# set this variable to true to promote clock balance points from sub-blocks.
;# Leave this variable to its default value, if the needed clock balance points for the pins
;# inside sub-blocks are applied from the top-level itself.
########################################################################################## 
## Hierarchical PNR Variables for designs where some of the blocks are bound to ETMs
##########################################################################################
set WRITE_DATA_FOR_ETM_GENERATION       false ;# Default false. Set it to true, for writing out required design data for ETM Generation in PrimeTime 
set WRITE_DATA_FOR_ETM_BLOCK_NAME       $ICV_IN_DESIGN_BLOCK_NAME ;# Name of the starting block for the write_data_for_etm step
## ICC2-RM provides additional files (flavors) to override RM default settings for high connectivity, run time and area/power focused designs.
#  These files are under rm_icc2_pnr_scripts/ :  
#  flavor.high_connectivity_high_congestion_focused.tcl, flavor.area_power_focused.tcl and flavor.run_time_focused.tcl
#  You can use the ADDITIONAL_FLAVOR variable to control whether to use these flavors.
set ADDITIONAL_FLAVOR "" 	;# default unspecified; if unspecified, runs RM default flow that works/balances all PPA
;# set it to high_connectivity_high_congestion for high connectivity design styles with heavy congestions
;# set it to area_power for extra area and power optimizations
;# set it to run_time if run time is the primary concern
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_setup/icc2_pnr_setup.tcl

set REPORT_PREFIX $PLACE_OPT_BLOCK_NAME
place_opt
open_lib $DESIGN_LIBRARY
Information: Loading library file '/afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/MulDiv' (FILE-007)
Information: Loading library file '/afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech/ece720/Nangate_15nm_OCL_ICC2_LibPrep_v2014_06/icc2_cell_lib/NanGate_15nm_OCL.ndm' (FILE-007)
{MulDiv}
copy_block -from ${DESIGN_NAME}/${INIT_DESIGN_BLOCK_NAME} -to ${DESIGN_NAME}/${PLACE_OPT_BLOCK_NAME}
Information: User units loaded from library 'NanGate_15nm_OCL' (LNK-040)
Information: Saving block 'MulDiv:MulDiv/place_opt.design'
{MulDiv:MulDiv/place_opt.design}
current_block ${DESIGN_NAME}/${PLACE_OPT_BLOCK_NAME}
{MulDiv:MulDiv/place_opt.design}
link_block
Using libraries: MulDiv NanGate_15nm_OCL
Visiting block MulDiv:MulDiv/place_opt.design
Design 'MulDiv' was successfully linked.
1
## For top and intermediate level of hierarchical designs, check the editability of the sub-blocks;
## if the editability is true for any sub-block, set it to false
## In RM, we are setting the editability of all the sub-blocks to false in the init_design.tcl script
## The following check is implemented to ensure that the editability of the sub-blocks is set to false in flows not running the init_design.tcl script
if {$USE_ABSTRACTS_FOR_BLOCKS != ""} {
      	foreach_in_collection c [get_blocks -hierarchical] {
	  	if {[get_editability -blocks ${c}] == true } {
			set_editability -blocks ${c} -value false
   	  	}
      	}
	report_editability -blocks [get_blocks -hierarchical]
}
## Set active scenarios for the step (please include CTS and hold scenarios for CCD) 
if {$PLACE_OPT_ACTIVE_SCENARIO_LIST != ""} {
	set_scenario_status -active false [get_scenarios -filter active]
	set_scenario_status -active true $PLACE_OPT_ACTIVE_SCENARIO_LIST
}
if {[sizeof_collection [get_scenarios -filter "hold && active"]] == 0} {
	puts "RM-warning: No active hold scenario is found. Recommended to enable hold scenarios here such that CCD skewing can consider them." 
	puts "RM-info: Please activate hold scenarios for place_opt if they are available." 
}
source -echo settings.place_opt.tcl ;# common settings before place_opt, including clock NDR
puts "RM-info: Running script [info script]\n"
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: settings.place_opt.tcl 
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
##########################################################################################
## Set QoR Strategy
##########################################################################################
## set_qor_strategy is a commmand which folds various settings of placement, optimization, timing, CTS, and routing, etc.
## - To query the target metric being set, use the "get_attribute [current_design] metric_target" command
## - Refer to templates/place_opt.set_qor_strategy.tcl if you plan to override settings applied by set_qor_strategy, which is 
##   a template that lists all settings to be set, then uncomment any setting you want to override, and uncomment the line below :
#	source -echo templates/place_opt.set_qor_strategy.tcl
set_qor_strategy -stage pnr -metric {area timing total_power congestion} -report_only

Metric(s) : area, timing, total_power, congestion
+----------------------------------------------------+---------------+------------+------------+------------+
|           Option Name                              | Metric Group  |  Tool      |  Current   |  Target    |
|                                                    |               |  Default   |  Setting   |  Setting   |
+----------------------------------------------------+---------------+------------+------------+------------+
| time.enable_io_path_groups                         | *All metrics* | false      | false      | true       |
| time.enable_clock_to_data_analysis                 | *All metrics* | false      | false      | true       |
| opt.port.eliminate_verilog_assign                  | *All metrics* | false      | false      | true       |
| route.global.timing_driven                         | *All metrics* | false      | false      | true       |
| time.remove_clock_reconvergence_pessimism          | *All metrics* | false      | false      | true       |
| design.on_disk_operation                           | *All metrics* | false      | true       | true       |
| route.track.timing_driven                          | *All metrics* | false      | false      | true       |
| route.detail.timing_driven                         | *All metrics* | false      | false      | true       |
| route.track.crosstalk_driven                       | *All metrics* | false      | false      | true       |
| time.si_enable_analysis                            | *All metrics* | false      | false      | true       |
| route.detail.eco_max_number_of_iterations          | *All metrics* | -1         | -1         | 10         |
| ccd.post_route_buffer_removal                      | Area          | false      | false      | true       |
| opt.area.effort                                    | Area          | low        | low        | high       |
| opt.common.buffer_area_effort                      | Area          | low        | low        | ultra      |
| opt.common.use_route_aware_estimation              | Area          | false      | false      | true       |
| opt.timing.effort                                  | Timing        | low        | low        | high       |
| opt.power.mode                                     | Total_power   | none       | none       | total      |
| opt.power.effort                                   | Total_power   | low        | low        | high       |
| route_opt.flow.enable_power                        | Total_power   | false      | false      | true       |
| place_opt.initial_drc.global_route_based           | Congestion    | false      | false      | 1          |
| place_opt.final_place.effort                       | Congestion    | medium     | medium     | high       |
| place_opt.congestion.effort                        | Congestion    | medium     | medium     | high       |
+----------------------------------------------------+---------------+------------+------------+------------+
set_qor_strategy -stage pnr -metric {area timing total_power congestion}
Warning: app_option design.on_disk_operation is not block scoped, value 'true' may not be persistent.
Warning: app_option route_opt.flow.enable_power is not block scoped, value 'true' may not be persistent.
## Prefix
if {$PLACE_OPT_USER_INSTANCE_NAME_PREFIX != ""} {
	set_app_options -name opt.common.user_instance_name_prefix -value $PLACE_OPT_USER_INSTANCE_NAME_PREFIX
	set_app_options -name cts.common.user_instance_name_prefix -value ${PLACE_OPT_USER_INSTANCE_NAME_PREFIX}_cts
}
##########################################################################################
## RM default settings
##########################################################################################
## Logic resturcturing (RM default on; requires Digital-AF license)
## Uses synthesis engine to improve area, power, and timing either standalone or in combinations
## RM default is area_timing for area and TNS. Tool default is none. Runs in place_opt and clock_opt final_opto.
## 	specify area for leakage-aware area improvement where leakage is a secondary costing factor;
## 	specify timing for timing improvement;
## 	specify power for both total power and area improvement; 
## 	specify timing_power for timing, total power, and area improvement
## Optionally set opt.common.advanced_logic_restructuring_wirelength_costing to medium or none if design is not routing challenging,
## to allow more flexibility in wirelength increase for more logic restructuring  
if {[check_license -quiet "Digital-AF"]} {
	puts "RM-info: Setting opt.common.advanced_logic_restructuring_mode to area_timing (tool default none)"
	set_app_options -name opt.common.advanced_logic_restructuring_mode -value area_timing ;# tool default none
}
RM-info: Setting opt.common.advanced_logic_restructuring_mode to area_timing (tool default none)
##########################################################################################
## Optimization settings 
##########################################################################################
## Layer optimization in preroute flows (optional)
## - Enables automatic layer optimization that assigns long timing-critical nets to 
##   upper metal layers to improve timing; supported in place_opt final_opt stage rebuffering.
##   place_opt.flow.optimize_layers and clock_opt.flow.optimize_layers are both false by default
##	set_app_options -name place_opt.flow.optimize_layers -value true ;# tool default false
##	set_app_options -name clock_opt.flow.optimize_layers -value true ;# tool default false
## - Overlap bins: when the switch is enabled, layer bins can be overlapped;
##   This might help improve QoR when routing resouces is unbalanced.
##	set_app_options -name place_opt.flow.optimize_layers_overlap_bins -value true ;# tool default false
##	set_app_options -name clock_opt.flow.optimize_layers_overlap_bins -value true ;# tool default false
## CCD WNS effort level - controls CCD engine effort on setup WNS optimization (optional)
## Higher effort may sacrify TNS and power to achieve better WNS result. Applies to clock_opt final_opto and route_opt.
#	set_app_options -name ccd.fmax_optimization_effort -value low(default)|medium|high
## CCD timing effort - controls CCD engine effort on overall setup timing optimization (optional)
## Higher effort improves setup timing more at possible cost of power. Applies to clock_opt final_opto and route_opt.
#	set_app_options -name ccd.timing_effort -value low|medium(default)|high
## CCD hold control effort for hold critical designs (optional)
## Higher effort improves hold timing more but can reduce the improvement on setup timing
#	set_app_options -name ccd.hold_control_effort -value low(default)|medium|high|ultra
## ICG merging (RM default is true; optional to set it to false)
## When set to true, ICG merging (merge_clock_gates) runs internally inside place_opt as a first step in initial_place stage;
## In case of SPG flow, ICG merging happens as a first step in initial_opto phase
puts "RM-info: Setting place_opt.flow.merge_clock_gates to $PLACE_OPT_MERGE_ICGS (tool default true)"
RM-info: Setting place_opt.flow.merge_clock_gates to true (tool default true)
set_app_options -name place_opt.flow.merge_clock_gates -value $PLACE_OPT_MERGE_ICGS
## NDR optimization in preroute (optional)
## Assigns long timing critical nets to NDR to improve timing 
puts "RM-info: Setting place_opt.flow.optimize_ndr to $PREROUTE_NDR_OPTIMIZATION (tool default false)"
RM-info: Setting place_opt.flow.optimize_ndr to false (tool default false)
set_app_options -name place_opt.flow.optimize_ndr -value $PREROUTE_NDR_OPTIMIZATION ;# tool default false 
puts "RM-info: Setting clock_opt.flow.optimize_ndr to $PREROUTE_NDR_OPTIMIZATION (tool default false)"
RM-info: Setting clock_opt.flow.optimize_ndr to false (tool default false)
set_app_options -name clock_opt.flow.optimize_ndr -value $PREROUTE_NDR_OPTIMIZATION ;# tool default false
## Fanout constraint for data path optimization (optional)
## Optimization will try to ensure that data path cells do not drive cells more than the specified limit.
#	set_app_options -name opt.common.max_fanout -value 32 ;# tool default 40
## Repeatability settings
## Here are the recommeded settings to produce repeatable results with respect to multicore runs
## Refer to SolvNet #2724517 for complete details
## place_opt repeatability
#	set_app_options -name place_opt.flow.repeatability -value true ;# tool default true
## clock_opt repeatability (note: run time impact expected)
#	set_app_options -name clock_opt.flow.repeatability -value true ;# tool default false
## route_global repeatability
#	set_app_options -name route.global.deterministic -value on ;# tool default off
## DFT related : to disable DFT optimization step at each placement call (optional)
#	set_app_options -name opt.dft.optimize_scan_chain -value false ;# tool default true
## DFT related : enable the clock aware reorder/repartition engines to help the hold violations in the scan paths
## The recommendation is to use them during clock_opt or post CTS with hold scenarios enabled.
## May degrade scan chain wire length due to giving higher priority to the clock drive crossing reduction. 
## opt.dft.clock_aware_scan_reorder : if the reconnections are only expected within each scan chain  
## opt.dft.clock_aware_scan_repartition_reorder : if the reconnections are expected to be across scan chains; this is super set of the above  
#	set_app_options -name opt.dft.clock_aware_scan_reorder -value true ;# tool default false; for within each scan chain
#	set_app_options -name opt.dft.clock_aware_scan_repartition_reorder -value true ;# tool default false; for across scan chains
## DFT related : to prevent optimization from modifying the ports  (optional)
## Specify a list of cells, such as clock gen or customized logics, where existing ports should be preserved or new ports should not be punched.
## Useful if you do formal verification by modules.
if {$OPTIMIZATION_FREEZE_PORT_LIST != ""} {
	puts "RM-info: Setting opt.dft.hier_preservation to true (tool default false)"
	set_app_options -name opt.dft.hier_preservation -value true ;# honors hierarchy port preservation during dft optimization
	set_freeze_port -all [get_cells $OPTIMIZATION_FREEZE_PORT_LIST] ;# sets freeze_clock_ports and freeze_data_ports attributes on the specified cells
}
## Non-Clock NDR
if {[file exists [which $TCL_NON_CLOCK_NDR_RULES_FILE]]} {
	puts "RM-info: Sourcing [which $TCL_NON_CLOCK_NDR_RULES_FILE]"
	source $TCL_NON_CLOCK_NDR_RULES_FILE
} elseif {$TCL_NON_CLOCK_NDR_RULES_FILE != ""} {
	puts "RM-error: TCL_NON_CLOCK_NDR_RULES_FILE($TCL_NON_CLOCK_NDR_RULES_FILE) is invalid. Please correct it."
}
##########################################################################################
## Power related settings
##########################################################################################
## Multibit banking and debanking (optional)
## Banking (single bit and multibit to multibit sequential cells) takes effect during place_opt initial_opto.
## Debanking (multibit to lower width multibit and/or single bit sequential cells) takes effect during place_opt final_opto for TNS.
puts "RM-info: Setting place_opt.flow.enable_multibit_banking to $PLACE_OPT_MULTIBIT_BANKING (tool default false)" 
RM-info: Setting place_opt.flow.enable_multibit_banking to false (tool default false)
set_app_options -name place_opt.flow.enable_multibit_banking -value $PLACE_OPT_MULTIBIT_BANKING 
puts "RM-info: Setting place_opt.flow.enable_multibit_debanking to $PLACE_OPT_MULTIBIT_DEBANKING (tool default false)" 
RM-info: Setting place_opt.flow.enable_multibit_debanking to false (tool default false)
set_app_options -name place_opt.flow.enable_multibit_debanking -value $PLACE_OPT_MULTIBIT_DEBANKING
## Set your threshold_voltage_group attributes. For example:
## 	define_user_attribute -type string -class lib_cell threshold_voltage_group
## 	set_attribute -quiet [get_lib_cells -quiet */*LVT] threshold_voltage_group LVt
## 	set_attribute -quiet [get_lib_cells -quiet */*RVT] threshold_voltage_group RVt
## 	set_attribute -quiet [get_lib_cells -quiet */*HVT] threshold_voltage_group HVt
## set_threshold_voltage_group_type is not persistent and should be defined in settings.non_persistent.tcl.*
## Listed here for your reference:
## 	set_threshold_voltage_group_type -type low_vt LVt
## 	set_threshold_voltage_group_type -type normal_vt RVt
## 	set_threshold_voltage_group_type -type high_vt HVt
## CTS power aware pruning (optional)
## Allows selection of repeater cells to also consider internal and leakage power in order to reduce dynamic 
## and also leakage power of the clock trees
puts "RM-info: Setting cts.common.power_aware_pruning to $PREROUTE_CTS_POWER_AWARE_PRUNING (tool default false)"
RM-info: Setting cts.common.power_aware_pruning to false (tool default false)
set_app_options -name cts.common.power_aware_pruning -value $PREROUTE_CTS_POWER_AWARE_PRUNING
## CTS low power techniques (optional)
## gate_relocation: sets cts.compile.power_opt_mode to gate_relocation to enable activity aware gate 
##                  relocation (moves cells with low input clock toggling rates closer to their drivers)
##      	    at the end of gate by gate clock tree synthesis;
## low_power_targets: sets cts.compile.power_opt_mode to low_power_targets for CTS to relax certain
##                    internal constraints and build clock trees with less area and power;
## all: sets cts.compile.power_opt_mode to all to enable both the above features 
if {$PREROUTE_CTS_LOW_POWER_TECHNIQUE != ""} {
	puts "RM-info: Setting cts.compile.power_opt_mode to $PREROUTE_CTS_LOW_POWER_TECHNIQUE (tool default none)"
	set_app_options -name cts.compile.power_opt_mode -value $PREROUTE_CTS_LOW_POWER_TECHNIQUE
}
##########################################################################################
## Placement and Congestion related settings: max density, max util, and automatic control
##########################################################################################
## You can explicitly control the placement max density and max utilization by following (optional)
## 1. Max density
##    - When this value is set, coarse placer attempts to limit local cell density to be less than the value
if {$PREROUTE_PLACEMENT_MAX_DENSITY != ""} {	
	puts "RM-info: Setting place.coarse.max_density to $PREROUTE_PLACEMENT_MAX_DENSITY"
	set_app_options -name place.coarse.max_density -value $PREROUTE_PLACEMENT_MAX_DENSITY
}
## 2. Max utilization
##    - Specifies the max design utilization after congestion driven padding (during congestion driven placement) is done
if {$PREROUTE_PLACEMENT_MAX_UTIL != ""} {
	puts "RM-info: Setting place.coarse.congestion_driven_max_util to $PREROUTE_PLACEMENT_MAX_UTIL" 
	set_app_options -name place.coarse.congestion_driven_max_util -value $PREROUTE_PLACEMENT_MAX_UTIL
}
## Automatic density control (tool default)
## - If you do not specify either of the above two settings and keep the tool defaults, the automatic density control,
##   which is enabled by tool default, selects the value for max density and max util based on the design stage
## - Message PLACE-027 is issued to report the chosen settings
puts "RM-info: Setting place.coarse.auto_density_control to $PREROUTE_PLACEMENT_AUTO_DENSITY (tool default true)"
RM-info: Setting place.coarse.auto_density_control to true (tool default true)
set_app_options -name place.coarse.auto_density_control -value $PREROUTE_PLACEMENT_AUTO_DENSITY
## Enhanced automatic density control (optional)
## - Requires place.coarse.auto_density_control to be true otherwise no-op
## - Selects max density based on the design stage as well as design utilization
## - Selects max util based on the design stage as well as design tchnology
## - Potentially benefits design TNS
puts "RM-info: Setting place.coarse.enhanced_auto_density_control to $PREROUTE_PLACEMENT_ENHANCED_AUTO_DENSITY (tool default false)"
RM-info: Setting place.coarse.enhanced_auto_density_control to false (tool default false)
set_app_options -name place.coarse.enhanced_auto_density_control -value $PREROUTE_PLACEMENT_ENHANCED_AUTO_DENSITY
##########################################################################################
## Placement and Congestion related settings: other settigs
##########################################################################################
## DFT related: to continue the placement without SCANDEF (optional)
#	set_app_options -name place.coarse.continue_on_missing_scandef -value true
if {[get_scan_chains] == 0} {
	puts "RM-warning: No SCANDEF is found. If there are scan elements in the netlist, placement QoR may be degraded due to influence of the connections with scan elements."
        puts "RM-info: By default coarse placement will not proceed. If you wish to proceed knowing the consequences, set place.coarse.continue_on_missing_scandef to true."
}
## Target routing density for congestion-driven placement (optional)
## Tool default is 0 which allows the placer to make the decision.
if {$PREROUTE_PLACEMENT_TARGET_ROUTING_DENSITY != ""} {
	puts "RM-info: Setting place.coarse.target_routing_density to $PREROUTE_PLACEMENT_TARGET_ROUTING_DENSITY"
	set_app_options -name place.coarse.target_routing_density -value $PREROUTE_PLACEMENT_TARGET_ROUTING_DENSITY
}
## Pin density aware placement for preroute flows (optional)
## For designs with pin access and local density hot spot issues. 
puts "RM-info: Setting place.coarse.pin_density_aware to $PREROUTE_PLACEMENT_PIN_DENSITY_AWARE (tool default false)" 
RM-info: Setting place.coarse.pin_density_aware to false (tool default false)
set_app_options -name place.coarse.pin_density_aware -value $PREROUTE_PLACEMENT_PIN_DENSITY_AWARE
## Enable keep going legalizer to improve legalizer turn-around time (optional)
#	set_app_options -name place.legalize.limit_legality_checks -value true ;# tool default false
## Soft blockage enhancement : to prevent incremental coarse placer from moving cells out of soft blockages
#	set_app_options -name place.coarse.enable_enhanced_soft_blockages -value true
## Create soft bounds with effort level
## Tool default effort is ultra, which is useful for small groups of instances or around MV regions.
## For modules or large groups of cells, consider using medium effort.
##	create_bound -name abc -type soft -effort medium ...
##	set_attribute [get_bounds {abc} ] effort medium
## Uncomment below for designs with fishbone PG structure, to support PDC checking with EoL rule
##  and VIA enclosure for pin access point, uncomment to apply the following
#	set_app_options -name place.legalize.use_eol_spacing_for_access_check -value true ;# tool default false
## Specify congestion driven cell expansion direction to both (optional)
## When there is low-layer horizontal congestion associated with high pin-density, wide non-register cells in your design, 
## set this to both to improve congestion. A cell is consider wide when the aspect ratio of width to height is greater than 2:1.
#	set_app_option -name place.coarse.congestion_expansion_direction -value both ;# tool default horizonrtal
## Repeater path spreading (optional)
## For fragmented floorplans, in channels, enables coarse placement to perform cell spreading in areas dominated by long wires
## of repeaters around macro & blockage boundaries and corners, minimizing clumping and hugging on those areas.
#	 set_app_options -name place.coarse.spread_repeater_paths -value true ;# tool default false
## Congestion modeling : enable placer support for GR soft congestion map
## Placer uses GR congestion map to perform cell expansion to make room for more routing resources.
## By supporting soft congestion during cell expansion can help additional demaind during DR.
## Soft congestion can be contributed by external or internal soft routing rules.
## External is from create_routing_rule command. Internal is from GR modeling automatically.
#	set_app_options -name route.global.export_soft_congestion_maps -value true ;# tool default false
## ICG related: auto bound for ICG placement (optional)
## Can be enabled along with PLACE_OPT_OPTIMIZE_ICGS
puts "RM-info: Setting place.coarse.icg_auto_bound to $PLACE_OPT_ICG_AUTO_BOUND (tool default false)"
RM-info: Setting place.coarse.icg_auto_bound to false (tool default false)
set_app_options -name place.coarse.icg_auto_bound -value $PLACE_OPT_ICG_AUTO_BOUND
## ICG related: clock-aware placement (optional)
## Redundant if PLACE_OPT_OPTIMIZE_ICGS is enabled since tool will enable this feature automatically.
puts "RM-info: Setting place_opt.flow.clock_aware_placement to $PLACE_OPT_CLOCK_AWARE_PLACEMENT (tool default false)"
RM-info: Setting place_opt.flow.clock_aware_placement to false (tool default false)
set_app_options -name place_opt.flow.clock_aware_placement -value $PLACE_OPT_CLOCK_AWARE_PLACEMENT
##########################################################################################
## CTS settings
##########################################################################################
## CTS max transition and capacitance 
## Here are the examples :
foreach_in_collection m [get_modes] {
  set_max_transition -clock_path 10 [get_clocks -mode $m] -scenarios [get_scenarios -mode $m]
}
## CTS target skew and latency 
## By default CTS targets best skew and latency. These options can be used in case user wants to relax the target.
##	Example : set_clock_tree_options -clocks [get_clocks clk -mode Mode1] -corner Corner1WC -target_latency 1 -target_skew 0.3
## CTS balance points 
## To modify the clock tree balancing requirements (for the current scenario)
##	Example: set_clock_balance_points -delay 2.0 -balance_point gck/CP ;# -clock option is not mandatory
## Correspondingly, you should also set clock latency accordingly for place_opt and compile (for the current scenario)
##	Example: set_clock_latency -2.0 gck/CP
## CTS skew groups 
## Create user-defined skew groups which usually are to improve timing
##	Example: 
##	foreach_in_collection m [get_modes] {
##		create_clock_skew_group -name [get_object_name ${m}]_grp1 -mode $m -objects "reg1/clk reg2/clk"
##	}
## CTS ICDB (Inter-clock delay balancing) constraints
## ICDB is performed automatically in build_clock phase of clock_opt
## Use create_clock_balance_group to control it. For ex,
##	foreach_in_collection m [get_modes] {
##		current_mode $m
##		create_clock_balance_group -objects {clk1 clk2} -name group1 -offset_latencies {0.0 -0.5}
##	}
## CTS Latency adjustments for compute_clock_latency
## For clock_opt non-CCD flow, compute_clock_latency is performed automatically in route_clock phase of clock_opt
## For clock_opt CCD flow, compute_clock_latency is performed automatically during both build_clock and route_clock phases.
## For place_opt with trial_clock or optimize_icgs enabled, compute_clock_latency is performed automatically during place_opt.
## However you have to use set_latency_adjustment_options to control it. For ex, to associate virtual clocks to real clocks :
##	foreach_in_collection m [get_modes] {
##		current_mode $m
##		set_latency_adjustment_options -reference_clock <real_clock> -clocks_to_update <virtual_clock>
##	}
## derive_clock_cell_references
## Check non-repeater cells on clock trees and suggest logically equivalent cells for CTS to use
##	derive_clock_cell_references -output refs.tcl
## Edit refs.tcl and source it
## CTS cell spacing 
## Apply placement based cell to cell spacing rule to avoid EM problem on P/G rails.
## This rule will be applied to the clock buffers/inverters, the clock gating cells only.
##	Example : set_clock_cell_spacing -x_spacing 0.9 -y_spacing 0.4 -lib_cells mylib/BUFFD2BWP
## CTS hierarchy preservation 
## To prevent CTS from punching new logical ports for logical hierarchies
##	Example : set_freeze_ports -clocks [get_cells {block1}]
## Apply root NDR on internal nets based on transitive fanout limit 
## This feature benefits if you have differnt NDR for root and internal nets while root NDR has better RC. 
## Specify a limit, for each internal net, if its downstream transitive fanout is
## - equal or greater than the limit, root NDR is applied
## - smaller than the limit, internal NDR is still applied
##	set_clock_tree_options -root_ndr_fanout_limit <integer> 
##########################################################################################
## Create clock NDR
##########################################################################################
## Specify TCL_CTS_NDR_RULE_FILE with your script to create and associate your clock NDR rules
## By default it is set to cts_ndr.tcl which is an RM provided example. 
## You can replace it with yours, or use it as a base to build yours.
## cts_ndr.tcl :
## 1. Can be used to create and associate clock NDR rules for root, internal, and leaf nets
## 2. Prerequisite: you need to also specify CTS_NDR_RULE_NAME, CTS_INTERNAL_NDR_RULE_NAME, or CTS_LEAF_NDR_RULE_NAME,
##    otherwise cts_ndr.tcl will be skipped.
##	- CTS_NDR_RULE_NAME: for root nets
##        CTS_INTERNAL_NDR_RULE_NAME: for internal nets
##		- Valid selections for both of them are:
##			- rm_2w2s: double width double spacing
##			- rm_2w2s_shield_default: double width double spacing with shield
##			- rm_2w2s_shield_list: double width double spacing with shield customized width and spacing
##	- CTS_LEAF_NDR_RULE_NAME: for leaf nets
##		- Valid selection is rm_leaf: default width and spacing
## 3. You can specify either or all of them, and the rule(s) will be created and associated.
##    If same rule is specified for both CTS_NDR_RULE_NAME and CTS_INTERNAL_NDR_RULE_NAME, rule creation for CTS_INTERNAL_NDR_RULE_NAME
##    will be skipped if already created. (rule association still happen for both root and internal nets)
if {[file exists [which $TCL_CTS_NDR_RULE_FILE]]} {
	source -echo $TCL_CTS_NDR_RULE_FILE
} elseif {$TCL_CTS_NDR_RULE_FILE != ""} {
	puts "RM-error: TCL_CTS_NDR_RULE_FILE($TCL_CTS_NDR_RULE_FILE) is invalid. Please correct it!"
}
puts "RM-info: Running script [info script]\n"
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/cts_ndr.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: cts_ndr.tcl 
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
if {$CTS_NDR_RULE_NAME == "" && $CTS_INTERNAL_NDR_RULE_NAME == "" && $CTS_LEAF_NDR_RULE_NAME == ""} {
	puts "RM-info: [info script] is skipped. None of CTS_NDR_RULE_NAME, CTS_INTERNAL_NDR_RULE_NAME, or CTS_LEAF_NDR_RULE_NAME is specified."
} else {

##########################################################################################
# NDR for root nets (CTS_NDR_RULE_NAME)
##########################################################################################
## - specify rm_2w2s to create a double width and double spacing rule
## - specify rm_2w2s_shield_default to create a double width and spacing + shielding with default width and spacing rule
## - specify rm_2w2s_shield_list to create a double width and spacing + shielding with customized width and spacing rule

## Rule creation (create_routing_rule) for root nets ##
if {$CTS_NDR_RULE_NAME != ""} {
	redirect -var x {report_routing_rules $CTS_NDR_RULE_NAME}
	if {[regexp "Error" $x]} {
		## Create the NDR if it is not present
		if {$CTS_NDR_RULE_NAME == "rm_2w2s"} {
			create_routing_rule $CTS_NDR_RULE_NAME -default_reference_rule -multiplier_width 2 -multiplier_spacing 2
		} elseif {$CTS_NDR_RULE_NAME == "rm_2w2s_shield_default"} {
			create_routing_rule $CTS_NDR_RULE_NAME -default_reference_rule -multiplier_width 2 -multiplier_spacing 2 -shield
		} elseif {$CTS_NDR_RULE_NAME == "rm_2w2s_shield_list"} {
			if {$CTS_NDR_SHIELDING_LAYER_WIDTH_LIST != "" || $CTS_NDR_SHIELDING_LAYER_SPACING_LIST != ""} {
				set create_routing_rule_cmd "create_routing_rule $CTS_NDR_RULE_NAME -default_reference_rule -multiplier_width 2 -multiplier_spacing 2"
				if {$CTS_NDR_SHIELDING_LAYER_WIDTH_LIST != ""} {lappend create_routing_rule_cmd -shield_widths $CTS_NDR_SHIELDING_LAYER_WIDTH_LIST} 
				if {$CTS_NDR_SHIELDING_LAYER_SPACING_LIST != ""} {lappend create_routing_rule_cmd -shield_spacings $CTS_NDR_SHIELDING_LAYER_SPACING_LIST}
				puts "RM-info: $create_routing_rule_cmd"
        	                eval {			eval ${create_routing_rule_cmd}}
			} else {
				puts "RM-error : CTS_NDR_SHIELDING_LAYER_WIDTH_LIST or CTS_NDR_SHIELDING_LAYER_SPACING_LIST not specified which is required by $CTS_NDR_RULE_NAME"
			}
		} else {
			puts "RM-error : $CTS_NDR_RULE_NAME is not a supported rule name. Rule is not created. Please double check"
		}
	} else {
		puts "RM-info: CTS_NDR_RULE_NAME($CTS_NDR_RULE_NAME) already exists. Rule creation skipped."
	}
}

## Rule association (set_clock_routing_rules) for root nets ##
if {$CTS_NDR_RULE_NAME != ""} {
	# Check if the rule has been created properly
	redirect -var x {report_routing_rules $CTS_NDR_RULE_NAME}
	if {![regexp "Error" $x]} {
		# set_clock_routing_rules on root nets
		set set_clock_routing_rules_cmd_root "set_clock_routing_rules -net_type root -rule $CTS_NDR_RULE_NAME"
		if {$CTS_NDR_MIN_ROUTING_LAYER != ""} {lappend set_clock_routing_rules_cmd_root -min_routing_layer $CTS_NDR_MIN_ROUTING_LAYER}
		if {$CTS_NDR_MAX_ROUTING_LAYER != ""} {lappend set_clock_routing_rules_cmd_root -max_routing_layer $CTS_NDR_MAX_ROUTING_LAYER}
		puts "RM-info: $set_clock_routing_rules_cmd_root"
		eval {			eval ${set_clock_routing_rules_cmd_root}}
	} else {
		puts "RM-error: CTS_NDR_RULE_NAME($CTS_NDR_RULE_NAME) hasn't been created yet. Can not associate it with root nets!"
	}
}

##########################################################################################
# NDR for internal nets (CTS_INTERNAL_NDR_RULE_NAME)
##########################################################################################
## - specify rm_2w2s to create a double width and double spacing rule
## - specify rm_2w2s_shield_default to create a double width and spacing + shielding with default width and spacing rule
## - specify rm_2w2s_shield_list to create a double width and spacing + shielding with customized width and spacing rule

## Rule creation (create_routing_rule) for internal nets ##
if {$CTS_INTERNAL_NDR_RULE_NAME != ""} {
	redirect -var x {report_routing_rules $CTS_INTERNAL_NDR_RULE_NAME}
	if {[regexp "Error" $x]} {
		## Create the NDR if it is not present
		if {$CTS_INTERNAL_NDR_RULE_NAME == "rm_2w2s"} {
			create_routing_rule $CTS_INTERNAL_NDR_RULE_NAME -default_reference_rule -multiplier_width 2 -multiplier_spacing 2
		} elseif {$CTS_INTERNAL_NDR_RULE_NAME == "rm_2w2s_shield_default"} {
			create_routing_rule $CTS_INTERNAL_NDR_RULE_NAME -default_reference_rule -multiplier_width 2 -multiplier_spacing 2 -shield
		} elseif {$CTS_INTERNAL_NDR_RULE_NAME == "rm_2w2s_shield_list"} {
			if {$CTS_INTERNAL_NDR_SHIELDING_LAYER_WIDTH_LIST != "" || $CTS_INTERNAL_NDR_SHIELDING_LAYER_SPACING_LIST != ""} {
				set create_routing_rule_cmd "create_routing_rule $CTS_INTERNAL_NDR_RULE_NAME -default_reference_rule -multiplier_width 2 -multiplier_spacing 2"
				if {$CTS_INTERNAL_NDR_SHIELDING_LAYER_WIDTH_LIST != ""} {lappend create_routing_rule_cmd -shield_widths $CTS_INTERNAL_NDR_SHIELDING_LAYER_WIDTH_LIST} 
				if {$CTS_INTERNAL_NDR_SHIELDING_LAYER_SPACING_LIST != ""} {lappend create_routing_rule_cmd -shield_spacings $CTS_INTERNAL_NDR_SHIELDING_LAYER_SPACING_LIST}
				puts "RM-info: $create_routing_rule_cmd"
        	                eval {			eval ${create_routing_rule_cmd}}
			} else {
				puts "RM-error : CTS_INTERNAL_NDR_SHIELDING_LAYER_WIDTH_LIST or CTS_INTERNAL_NDR_SHIELDING_LAYER_SPACING_LIST not specified which is required by $CTS_INTERNAL_NDR_RULE_NAME"
			}
		} else {
			puts "RM-error : $CTS_INTERNAL_NDR_RULE_NAME is not a supported rule name. Rule is not created. Please double check"
		}
	} else {
		puts "RM-info: CTS_INTERNAL_NDR_RULE_NAME($CTS_INTERNAL_NDR_RULE_NAME) already exists. Rule creation skipped."
	}
}

## Rule association (set_clock_routing_rules) for internal nets ##
if {$CTS_INTERNAL_NDR_RULE_NAME != ""} {
	# Check if the rule has been created properly
	redirect -var x {report_routing_rules $CTS_INTERNAL_NDR_RULE_NAME}
	if {![regexp "Error" $x]} {
		# set_clock_routing_rules on internal nets
		set set_clock_routing_rules_cmd_internal "set_clock_routing_rules -net_type internal -rule $CTS_INTERNAL_NDR_RULE_NAME"
		if {$CTS_INTERNAL_NDR_MIN_ROUTING_LAYER != ""} {lappend set_clock_routing_rules_cmd_internal -min_routing_layer $CTS_INTERNAL_NDR_MIN_ROUTING_LAYER}
		if {$CTS_INTERNAL_NDR_MAX_ROUTING_LAYER != ""} {lappend set_clock_routing_rules_cmd_internal -max_routing_layer $CTS_INTERNAL_NDR_MAX_ROUTING_LAYER}
		puts "RM-info: $set_clock_routing_rules_cmd_internal"
		eval {			eval ${set_clock_routing_rules_cmd_internal}}
	} else {
		puts "RM-error: CTS_INTERNAL_NDR_RULE_NAME($CTS_INTERNAL_NDR_RULE_NAME) hasn't been created yet. Can not associate it with internal nets!"
	}
}

##########################################################################################
# NDR for leaf (sink) nets (CTS_LEAF_NDR_RULE_NAME)
##########################################################################################
## - specify rm_leaf to create a default reference rule for leaf nets

## Rule creation (create_routing_rule) for leaf nets ##
if {$CTS_LEAF_NDR_RULE_NAME != ""} {
	redirect -var x {report_routing_rules $CTS_LEAF_NDR_RULE_NAME}
	if {[regexp "Error" $x]} {
		## Create the NDR if it is not present
		if {$CTS_LEAF_NDR_RULE_NAME == "rm_leaf"} {
			create_routing_rule $CTS_LEAF_NDR_RULE_NAME -default_reference_rule
		} else {
			puts "RM-error : $CTS_LEAF_NDR_RULE_NAME is not a supported rule name. Rule is not created. Please double check"
		}
	} else {
		puts "RM-info: CTS_LEAF_NDR_RULE_NAME($CTS_LEAF_NDR_RULE_NAME) already exists. Rule creation skipped"
	}
}

## Rule association (set_clock_routing_rules) for leaf nets ##
if {$CTS_LEAF_NDR_RULE_NAME != ""} {
	# Check if the rule has been created properly
	redirect -var x {report_routing_rules $CTS_LEAF_NDR_RULE_NAME}
	if {![regexp "Error" $x]} {
		set set_clock_routing_rules_cmd_leaf "set_clock_routing_rules -net_type sink -rule $CTS_LEAF_NDR_RULE_NAME"
		if {$CTS_LEAF_NDR_MIN_ROUTING_LAYER != ""} {lappend set_clock_routing_rules_cmd_leaf -min_routing_layer $CTS_LEAF_NDR_MIN_ROUTING_LAYER}
		if {$CTS_LEAF_NDR_MAX_ROUTING_LAYER != ""} {lappend set_clock_routing_rules_cmd_leaf -max_routing_layer $CTS_LEAF_NDR_MAX_ROUTING_LAYER}
		puts "RM-info: $set_clock_routing_rules_cmd_leaf"
		eval $set_clock_routing_rules_cmd_leaf
	} else {
		puts "RM-error: CTS_LEAF_NDR_RULE_NAME($CTS_LEAF_NDR_RULE_NAME) hasn't been created yet. Can not associate it with leaf nets!"
	}
}

}
RM-info: /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/cts_ndr.tcl is skipped. None of CTS_NDR_RULE_NAME, CTS_INTERNAL_NDR_RULE_NAME, or CTS_LEAF_NDR_RULE_NAME is specified.
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/cts_ndr.tcl

##########################################################################################
## Reports
##########################################################################################
redirect -file ${REPORTS_DIR}/${REPORT_PREFIX}.report_routing_rules {report_routing_rules -verbose}
redirect -file ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_routing_rules {report_clock_routing_rules}
redirect -file ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_settings {report_clock_settings}
##########################################################################################
## Routing Settings
##########################################################################################
## Set max routing layer
if {$MAX_ROUTING_LAYER != ""} {set_ignored_layers -max_routing_layer $MAX_ROUTING_LAYER}
## Set min routing layer
if {$MIN_ROUTING_LAYER != ""} {set_ignored_layers -min_routing_layer $MIN_ROUTING_LAYER}
##########################################################################################
## Extraction Settings
##########################################################################################
## For better end of the flow correlation with StarRC, apply the following settings
## The ICC-II timing and run time may be impacted
#	set_extraction_options -include_pin_resistance
#	set_app_options -name extract.cut_loop -value false ;# tool default true
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl

source -echo settings.non_persistent.tcl ;# non-persistent settings to be re-applied in each session
puts "RM-info: Running script [info script]\n"
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/settings.non_persistent.tcl

##########################################################################################
# Script: settings.non_persistent.tcl
# Description : Settings that need to be re-applied in each new ICC-II session are incldued below.
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
####################################
## Timer 
####################################
## set_app_options -name time.enable_preset_clear_arcs -value true ;# tool default false, global-scoped
####################################
## Keepout margin (lib cell based) 
####################################
## Lib cell based keepout margin is not persistent in the current release and must be re-applied in new ICC-II seccions.
#  Example : create_keepout_margin -outer {5 5 5 5} [get_lib_cells */lib_cell_name]
####################################
## set_threshold_voltage_group_type 
####################################
## Set your threshold_voltage_group attributes. These are persistent and can be simply defined in settings.place_opt.tcl. 
#  Listed here for your reference. For example:
#  	define_user_attribute -type string -class lib_cell threshold_voltage_group
#  	set_attribute -quiet [get_lib_cells -quiet */*LVT] threshold_voltage_group LVt
#  	set_attribute -quiet [get_lib_cells -quiet */*RVT] threshold_voltage_group RVt
#  	set_attribute -quiet [get_lib_cells -quiet */*HVT] threshold_voltage_group HVt
## set_threshold_voltage_group_type is not persistent and should be defined here:
#  	set_threshold_voltage_group_type -type low_vt LVt
#  	set_threshold_voltage_group_type -type normal_vt RVt
#  	set_threshold_voltage_group_type -type high_vt HVt
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/settings.non_persistent.tcl

##########################################################################################
## Additional flavors (optional)
##########################################################################################
## ICC2-RM provides additional files (flavors) to override a small set of RM default settings for high connectivity, run time,
## and area/power focused designs. This is controlled by ADDITIONAL_FLAVOR, which is by default unspecified; 
## if unspecified, runs RM default flow that works/balances all PPA.
if {$ADDITIONAL_FLAVOR == "run_time"} {
	puts "RM-info: Sourcing [which flavor.run_time_focused.tcl]"
	source -echo flavor.run_time_focused.tcl
} elseif {$ADDITIONAL_FLAVOR == "area_power"} {
	puts "RM-info: Sourcing [which flavor.area_power_focused.tcl]"
	source -echo flavor.area_power_focused.tcl
} elseif {$ADDITIONAL_FLAVOR == "high_connectivity_high_congestion"} {
	puts "RM-info: Sourcing [which flavor.high_connectivity_high_congestion_focused.tcl]"
	source -echo flavor.high_connectivity_high_congestion_focused.tcl
}
##########################################################################################
## Additional setup
##########################################################################################
## Lib cell usage restrictions (set_lib_cell_purpose)
## By default, RM sources set_lib_cell_purpose.tcl for dont use, tie cell, hold fixing, CTS and CTS-exclusive cell restrictions. 
## You can replace it with your own script by specifying the TCL_LIB_CELL_PURPOSE_FILE variable.  
if {[file exists [which $TCL_LIB_CELL_PURPOSE_FILE]]} {
	puts "RM-info: Sourcing [which $TCL_LIB_CELL_PURPOSE_FILE]"
	source $TCL_LIB_CELL_PURPOSE_FILE
} elseif {$TCL_LIB_CELL_PURPOSE_FILE != ""} {
	puts "RM-error: TCL_LIB_CELL_PURPOSE_FILE($TCL_LIB_CELL_PURPOSE_FILE) is invalid. Please correct it."
}
RM-info: Sourcing /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/set_lib_cell_purpose.tcl
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/set_lib_cell_purpose.tcl

RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/set_lib_cell_purpose.tcl

## Placement spacing labels and rules 
if {[file exists [which $TCL_PLACEMENT_SPACING_LABEL_RULE_FILE]]} {
	puts "RM-info: Sourcing [which $TCL_PLACEMENT_SPACING_LABEL_RULE_FILE]"
	source $TCL_PLACEMENT_SPACING_LABEL_RULE_FILE
} elseif {$TCL_PLACEMENT_SPACING_LABEL_RULE_FILE != ""} {
	puts "RM-error: TCL_PLACEMENT_SPACING_LABEL_RULE_FILE($TCL_PLACEMENT_SPACING_LABEL_RULE_FILE) is invalid. Please correct it."
}
## read_saif 
if {[file exists [which $SAIF_FILE]]} {
	if {$SAIF_FILE_POWER_SCENARIO != ""} {
		set read_saif_cmd "read_saif $SAIF_FILE -scenarios \"$SAIF_FILE_POWER_SCENARIO\""
	} else {
		set read_saif_cmd "read_saif $SAIF_FILE"
	}
	if {$SAIF_FILE_SOURCE_INSTANCE != ""} {lappend read_saif_cmd -strip_path $SAIF_FILE_SOURCE_INSTANCE}
	if {$SAIF_FILE_TARGET_INSTANCE != ""} {lappend read_saif_cmd -path $SAIF_FILE_TARGET_INSTANCE}
	puts "RM-info: Running $read_saif_cmd"
        eval ${read_saif_cmd}
} elseif {$SAIF_FILE != ""} {
	puts "RM-error: SAIF_FILE($SAIF_FILE) is invalid. Please correct it."	
}
## Spare cell insertion before place_opt (Example: templates/place_opt.spare_cell.tcl)
if {[file exists [which $TCL_USER_SPARE_CELL_PRE_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_SPARE_CELL_PRE_SCRIPT]"
	source $TCL_USER_SPARE_CELL_PRE_SCRIPT
} elseif {$TCL_USER_SPARE_CELL_PRE_SCRIPT != ""} {
	puts "RM-error: TCL_USER_SPARE_CELL_PRE_SCRIPT($TCL_USER_SPARE_CELL_PRE_SCRIPT) is invalid. Please correct it."
}
##########################################################################################
## Pre-place_opt customizations
##########################################################################################
if {[file exists [which $TCL_USER_PLACE_OPT_PRE_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_PLACE_OPT_PRE_SCRIPT]"
	source -echo $TCL_USER_PLACE_OPT_PRE_SCRIPT
} elseif {$TCL_USER_PLACE_OPT_PRE_SCRIPT != ""} {
	puts "RM-error: TCL_USER_PLACE_OPT_PRE_SCRIPT($TCL_USER_PLACE_OPT_PRE_SCRIPT) is invalid. Please correct it."
}
redirect -tee -file ${REPORTS_DIR}/${REPORT_PREFIX}.report_app_options.start {report_app_options -non_default *}
****************************************
Report : app_option
           -non_default
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:44:44 2019
****************************************
Name                                         Type       Value       User-default System-default Scope      Status     Source
-------------------------------------------- ---------- ----------- ------------ -------------- ---------- ---------- ----------------------------------------------------------------------------------------------------
ccd.post_route_buffer_removal                bool       true        --           false          block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
design.on_disk_operation                     bool       true        true         false          global     normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
opt.area.effort                              enum       high        {}           low            block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
opt.common.advanced_logic_restructuring_mode enum       area_timing {}           none           block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:42
opt.common.buffer_area_effort                enum       ultra       {}           low            block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
opt.common.use_route_aware_estimation        enum       true        {}           false          block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
opt.port.eliminate_verilog_assign            bool       true        --           false          block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
opt.power.effort                             enum       high        {}           low            block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
opt.power.mode                               enum       total       {}           none           block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
opt.timing.effort                            enum       high        {}           low            block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
place_opt.final_place.effort                 enum       high        {}           medium         block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
place_opt.initial_drc.global_route_based     enum       1           {}           false          block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
place_opt.place.congestion_effort            enum       high        {}           medium         block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
route.detail.eco_max_number_of_iterations    integer    10          --           -1             block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
route.detail.timing_driven                   bool       true        --           false          block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
route.global.timing_driven                   bool       true        --           false          block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
route.track.crosstalk_driven                 bool       true        --           false          block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
route.track.timing_driven                    bool       true        --           false          block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
route_opt.flow.enable_power                  bool       true        true         false          global     normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
time.enable_clock_to_data_analysis           bool       true        --           false          block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
time.enable_io_path_groups                   bool       true        --           false          block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
time.remove_clock_reconvergence_pessimism    bool       true        --           false          block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
time.si_enable_analysis                      bool       true        --           false          block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
-------------------------------------------- ---------- ----------- ------------ -------------- ---------- ---------- ----------------------------------------------------------------------------------------------------

There are additional internal differences with no available TBC source.
1
redirect -file ${REPORTS_DIR}/${REPORT_PREFIX}.report_lib_cell_purpose {report_lib_cell -objects [get_lib_cells] -column {full_name:20 valid_purposes}}
## The following only applies to designs with physical hierarchy
## Ignore the sub-blocks (bound to abstracts) internal timing paths
if {$DESIGN_STYLE == "hier" && $PHYSICAL_HIERARCHY_LEVEL != "bottom"} {
	set_timing_paths_disabled_blocks -all_sub_blocks
}
##########################################################################################
## Clock NDR modeling at place_opt
##########################################################################################
## Clock NDRs are created in settings.place_opt.tcl. 
## mark_clock_trees makes place_opt recognize them to model the congestion impact
puts "RM-info: Running mark_clock_trees -routing_rules to model clock NDR impact during place_opt"
RM-info: Running mark_clock_trees -routing_rules to model clock NDR impact during place_opt
mark_clock_trees -routing_rules
Mark clock trees...
Information: Mark Clock Trees will work on the following scenarios. (CTS-101)
   mode_norm.slow.RCmax	(Mode: mode_norm.slow.RCmax; Corner: mode_norm.slow.RCmax)
   mode_norm.worst_low.RCmax	(Mode: mode_norm.worst_low.RCmax; Corner: mode_norm.worst_low.RCmax)
   mode_norm.fast.RCmin_bc	(Mode: mode_norm.fast.RCmin_bc; Corner: mode_norm.fast.RCmin_bc)
Information: Mark Clock Trees will work on all clocks in active scenarios, including 3 master clocks and 0 generated clocks. (CTS-107)
Information: Clock derating is disabled

CTS related app options set by user:
   cts.common.power_aware_pruning = false

Marking routing rule and layers lists on clock nets

Warning: No clock routing rule is specified. (CTS-038)

1
##########################################################################################
## place_opt flow
##########################################################################################
if {[file exists [which $TCL_USER_PLACE_OPT_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_PLACE_OPT_SCRIPT]"
	source -echo $TCL_USER_PLACE_OPT_SCRIPT
} elseif {$TCL_USER_PLACE_OPT_SCRIPT != ""} {
	puts "RM-error:TCL_USER_PLACE_OPT_SCRIPT($TCL_USER_PLACE_OPT_SCRIPT) is invalid. Please correct it."
} else {

	##########################################################################
	## Regular MSCTS at place_opt 
	##########################################################################
	if {$PLACE_OPT_MSCTS} {
		## Define MSCTS critical scenario as current_scenario as this will be the scenario considered for tap assignment
		if {$PLACE_OPT_MSCTS_CRITICAL_SCENARIO != ""} {
			set cur_scenario [get_object_name [current_scenario]]
			current_scenario $PLACE_OPT_MSCTS_CRITICAL_SCENARIO
		}

		if {[file exists [which $TCL_REGULAR_MSCTS_FILE]]} {
			set_app_options -name place_opt.flow.enable_multisource_clock_trees -value true
		        puts "RM-info: Sourcing [which $TCL_REGULAR_MSCTS_FILE]"
        		source $TCL_REGULAR_MSCTS_FILE
			save_block -as ${DESIGN_NAME}/${PLACE_OPT_BLOCK_NAME}_MSCTS

		} elseif {$TCL_REGULAR_MSCTS_FILE != ""} {
        		puts "RM-error: TCL_REGULAR_MSCTS_FILE($TCL_REGULAR_MSCTS_FILE) is invalid. Please correct it."
		}

		if {$PLACE_OPT_MSCTS_CRITICAL_SCENARIO != ""} {current_scenario $cur_scenario}
	}

	##########################################################################
	## Two pass place_opt: first pass
	##########################################################################
	## Flow with non-SPG inputs ($PLACE_OPT_SPG_FLOW set to false)
	if {!$PLACE_OPT_SPG_FLOW} {
		puts "RM-info: Running place_opt -from initial_place -to initial_place" ;# initial_place phase is buffering-aware with CDR
		place_opt -from initial_place -to initial_place
		puts "RM-info: Running place_opt -from initial_drc -to initial_drc"
		place_opt -from initial_drc -to initial_drc
		puts "RM-info: Running update_timing -full"
		update_timing -full
	} 

	## Flow with SPG inputs ($PLACE_OPT_SPG_FLOW set to true)
	if {$PLACE_OPT_SPG_FLOW} {
		puts "RM-info: For designs starting with SPG input, seed placement comes from SPG, so the first pass is not needed."
	}

	##########################################################################
	## Two pass place_opt: second pass
	##########################################################################
	## Trial CTS (optional; this feature is not needed if PLACE_OPT_OPTIMIZE_ICGS is enabled)
	if {$PLACE_OPT_TRIAL_CTS} {
		set_app_options -name place_opt.flow.trial_clock_tree -value true ;# default false
	}

	## ICG optimization  (optional)
	## Automatic ICG optimization that performs trial CTS (starting in initial_drc phase), 
	## timing-driven ICG splitting (initial_opto phase), and clock-aware placement (final_place phase)
	if {$PLACE_OPT_OPTIMIZE_ICGS} {
		set_app_options -name place_opt.flow.optimize_icgs -value true ;# default false
		if {$PLACE_OPT_OPTIMIZE_ICGS_CRITICAL_RANGE != ""} {
			set_app_options -name place_opt.flow.optimize_icgs_critical_range -value $PLACE_OPT_OPTIMIZE_ICGS_CRITICAL_RANGE ;# default 0.75
		}
	}

	## Flow with non-SPG inputs ($PLACE_OPT_SPG_FLOW set to false)
	if {!$PLACE_OPT_SPG_FLOW} {
		puts "RM-info: Running create_placement -incremental -timing_driven -congestion"
		# Note: to increase the congestion alleviation effort, add -congestion_effort high
		create_placement -incremental -timing_driven -congestion
		save_block -as ${DESIGN_NAME}/${PLACE_OPT_BLOCK_NAME}_two_pass_placement

		puts "RM-info: Running place_opt -from initial_drc"
		place_opt -from initial_drc
	} 

	## Flow with SPG inputs ($PLACE_OPT_SPG_FLOW set to true)
	if {$PLACE_OPT_SPG_FLOW} {
		puts "RM-info: Running place_opt with place_opt.flow.do_spg true"
		set_app_options -name place_opt.flow.do_spg -value true 
		place_opt
	}
}
RM-info: Running place_opt -from initial_place -to initial_place
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)

Information: Configuring Design Fusion Restructuring for area ...
Information: Configuring Design Fusion Restructuring for timing ...
Design has RDE and GRLB - so GRLB will be disabled internally. Please run preroute optimization completely with either GRLB or with RDE
Warning: the app option 'time.si_enable_analysis' should not be set to be true in pre-route stage, enforce it to be false temporarily. (OPT-215)
Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/place_opt.design'. (TIM-125)
Information: Design Average RC for design MulDiv  (NEX-011)
Information: r = 39.418938 ohm/um, via_r = 3.392460 ohm/cut, c = 0.088557 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 35.439484 ohm/um, via_r = 3.334062 ohm/cut, c = 0.090932 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (62976 62976)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Running merge clock gates
************************************************************
* CTS STEP: Clock Gate Merging
************************************************************
Setting for clock gate merging......
Setting all modes active.
Information: CTS will work on the following scenarios. (CTS-101)
   mode_norm.slow.RCmax	(Mode: mode_norm.slow.RCmax; Corner: mode_norm.slow.RCmax)
   mode_norm.worst_low.RCmax	(Mode: mode_norm.worst_low.RCmax; Corner: mode_norm.worst_low.RCmax)
   mode_norm.fast.RCmin_bc	(Mode: mode_norm.fast.RCmin_bc; Corner: mode_norm.fast.RCmin_bc)
Information: CTS will work on all clocks in active scenarios, including 3 master clocks and 0 generated clocks. (CTS-107)
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.power_aware_pruning = false

Collecting ICGs in clock trees......

Searching for equivalent ICGs......

Merging equivalent ICGs......

Clearing settings of clock gate merging......
Clearing enable all modes setting.

Information: Total 0 ICGs are not considered in merging for reasons: don't touch - 0; fixed - 0; other reasons - 0. (CTS-124)

Information: Total 5 ICGs are unique in the design. (CTS-126)
Information: clk_gate_divisor_reg/latch: reason - unique (CTS-127)
Information: clk_gate_req_dw_reg/latch: reason - unique (CTS-127)
Information: clk_gate_count_reg/latch: reason - unique (CTS-127)
Information: clk_gate_state_reg/latch: reason - unique (CTS-127)
Information: clk_gate_remainder_reg/latch: reason - unique (CTS-127)

************************************************************
* CTS STEP: Summary
************************************************************
merge_clock_gates Statistics: Total
    ICG                       5
    Merged                    0
    Survived                  0
    Removed                   0
    Skipped                   5
      Unique                  5
    ICG at the end            5

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (62976 62976)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Begin building search trees for block MulDiv:MulDiv/place_opt.design
Done building search trees for block MulDiv:MulDiv/place_opt.design (time 0s)
Running initial placement
----------------------------------------------------------------
running create_placement
Information: The RC mode used is VR for design 'MulDiv'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5714, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 5714, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   disabled
************************************************************
ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
Warning: turning e-eLpp off because no active dynamic power scenarios were found

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.auto_density_control                       :	 true                
place.coarse.continue_on_missing_scandef                :	 false               
place.coarse.enhanced_auto_density_control              :	 false               
place.coarse.icg_auto_bound                             :	 false               
place.coarse.pin_density_aware                          :	 false               

Start transferring placement data.
Restructuring in 6 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
Using worst RC corner 'mode_norm.worst_low.RCmax' for buffer aware analysis.
DTDP placement: scenario=mode_norm.worst_low.RCmax
Selected 6 sequential cells for slack balancing.
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.20, congestion_driven_max_util 0.87. (PLACE-027)
Creating placement from scratch.
coarse place 0% done.
coarse place 9% done.
coarse place 18% done.
coarse place 27% done.
coarse place 36% done.
coarse place 45% done.
coarse place 55% done.
coarse place 64% done.
coarse place 73% done.
coarse place 82% done.
coarse place 91% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 4.0083e+07
START_CMD: optimize_dft        CPU:     41 s ( 0.01 hr) ELAPSE:     17 s ( 0.00 hr) MEM-PEAK:   379 Mb Tue Oct 15 17:44:54 2019
DFT: number of valid scan chains : 1
DFT: number of failed scan chains : 0
DFT: repartition_method: physical_aware
DFT: reordering_method: physical_aware
Running DFT optimization using 8 thread(s)
DFT: pre-opt wirelength:  1978.854000
DFT: post-opt wirelength: 908.086000
DFT: number of valid scan chains : 1
DFT: number of failed scan chains : 0
END_CMD: optimize_dft          CPU:     41 s ( 0.01 hr) ELAPSE:     17 s ( 0.00 hr) MEM-PEAK:   379 Mb Tue Oct 15 17:44:54 2019
----------------------------------------------------------------

Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/place_opt.design'. (TIM-125)
Information: Design Average RC for design MulDiv  (NEX-011)
Information: r = 39.418938 ohm/um, via_r = 3.392460 ohm/cut, c = 0.088059 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 35.439484 ohm/um, via_r = 3.334062 ohm/cut, c = 0.090737 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'MulDiv'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5714, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 5714, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
INFO: sweep stats: 0 gates / 1 nets gobbled, 0 gates (0 seq) simplified
Information: The net parasitics of block MulDiv are cleared. (TIM-123)
Information: Running auto PG connection. (NDM-099)
RM-info: Running place_opt -from initial_drc -to initial_drc
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)

Information: Configuring Design Fusion Restructuring for area ...
Information: Configuring Design Fusion Restructuring for timing ...
Design has RDE and GRLB - so GRLB will be disabled internally. Please run preroute optimization completely with either GRLB or with RDE
Warning: the app option 'time.si_enable_analysis' should not be set to be true in pre-route stage, enforce it to be false temporarily. (OPT-215)
Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/place_opt.design'. (TIM-125)
Information: Design Average RC for design MulDiv  (NEX-011)
Information: r = 39.418938 ohm/um, via_r = 3.392460 ohm/cut, c = 0.088059 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 35.439484 ohm/um, via_r = 3.334062 ohm/cut, c = 0.090737 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (62976 62976)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Running initial HFS and DRC step.
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Information: Current block utilization is '0.50430', effective utilization is '0.50426'. (OPT-055)
Information: The RC mode used is VR for design 'MulDiv'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5714, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 5714, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario mode_norm.slow.RCmax  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = 11.532068, TNS = 107.275754, NVP = 40

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     LEAKAGE 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY     POWER  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:18    11.532   107.276  1967.456     0.000     0.000        51       799         0     0.000       403 2.717e+07 

APS-CHARZ: Performing leakage analysis

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario mode_norm.slow.RCmax  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = 11.532068, TNS = 107.275754, NVP = 40

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     LEAKAGE 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY     POWER  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:18    11.532   107.276  1967.456     0.000     0.000        51       799         0     0.000       403 2.717e+07 


    Scenario mode_norm.slow.RCmax  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = 11.532068, TNS = 107.275754, NVP = 40
    Scenario mode_norm.fast.RCmin_bc  WNHS = 40.800438, TNHS = 3464.414446, NHVP = 212

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     LEAKAGE   MIN DELAY 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY     POWER       COST   
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- -----------
      0:00:18    11.532   107.276  1967.456     0.000     0.000        51       799         0     0.000       403 2.717e+07   -40.800

ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
Found 30 buffer-tree drivers
Core Area = 17 X 17 ()

Roi-HfsDrc SN: 3403505 (88.398003)

Processing Buffer Trees  (ROI) ... 

Information: Design Average RC for design MulDiv  (NEX-011)
Information: r = 39.418938 ohm/um, via_r = 3.392460 ohm/cut, c = 0.088059 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 35.439484 ohm/um, via_r = 3.334062 ohm/cut, c = 0.090737 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Zbuf-MEM : build 206 GrOptoHierNets
Turning on OPTO and Buffer Aware modes.
Deterministic global route multithread mode is set.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 1858 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.effort_level                                     :	 ultra               
global.force_full_effort                                :	 true                
global.macro_boundary_track_utilization                 :	 65                  
global.macro_corner_track_utilization                   :	 65                  
global.timing_driven                                    :	 false               

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MSMG5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used  141  Alloctr  141  Proc  105 
[End of Read DB] Total (MB): Used  146  Alloctr  147  Proc 1964 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,63.23,63.74)
Number of routing layers = 13
layer M1, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT1, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT2, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT3, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT4, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT5, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MSMG1, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG2, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG3, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG4, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG5, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MG1, dir Hor, min width = 0.112, min space = 0.112 pitch = 0.224
layer MG2, dir Ver, min width = 0.112, min space = 0.112 pitch = 0.224
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  146  Alloctr  147  Proc 1964 
Net statistics:
Total number of nets     = 5958
Number of nets to route  = 5716
Number of single or zero port nets = 1
35 nets are fully connected,
 of which 35 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    3  Proc    2 
[End of Build All Nets] Total (MB): Used  149  Alloctr  150  Proc 1966 
Average gCell capacity  0.20	 on layer (1)	 M1
Average gCell capacity  10.70	 on layer (2)	 MINT1
Average gCell capacity  9.87	 on layer (3)	 MINT2
Average gCell capacity  11.75	 on layer (4)	 MINT3
Average gCell capacity  9.88	 on layer (5)	 MINT4
Average gCell capacity  11.76	 on layer (6)	 MINT5
Average gCell capacity  5.45	 on layer (7)	 MSMG1
Average gCell capacity  6.45	 on layer (8)	 MSMG2
Average gCell capacity  5.72	 on layer (9)	 MSMG3
Average gCell capacity  6.45	 on layer (10)	 MSMG4
Average gCell capacity  5.72	 on layer (11)	 MSMG5
Average gCell capacity  1.65	 on layer (12)	 MG1
Average gCell capacity  0.00	 on layer (13)	 MG2
Average number of tracks per gCell 12.06	 on layer (1)	 M1
Average number of tracks per gCell 12.01	 on layer (2)	 MINT1
Average number of tracks per gCell 12.06	 on layer (3)	 MINT2
Average number of tracks per gCell 12.01	 on layer (4)	 MINT3
Average number of tracks per gCell 12.06	 on layer (5)	 MINT4
Average number of tracks per gCell 12.01	 on layer (6)	 MINT5
Average number of tracks per gCell 6.90	 on layer (7)	 MSMG1
Average number of tracks per gCell 6.87	 on layer (8)	 MSMG2
Average number of tracks per gCell 6.90	 on layer (9)	 MSMG3
Average number of tracks per gCell 6.87	 on layer (10)	 MSMG4
Average number of tracks per gCell 6.90	 on layer (11)	 MSMG5
Average number of tracks per gCell 3.45	 on layer (12)	 MG1
Average number of tracks per gCell 3.45	 on layer (13)	 MG2
Number of gCells = 88478
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    2 
[End of Build Congestion map] Total (MB): Used  151  Alloctr  152  Proc 1969 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    5  Proc    5 
[End of Build Data] Total (MB): Used  151  Alloctr  152  Proc 1969 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc   34 
[End of Blocked Pin Detection] Total (MB): Used  183  Alloctr  184  Proc 2004 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    3  Alloctr    3  Proc    1 
[End of Initial Routing] Total (MB): Used  186  Alloctr  188  Proc 2005 
Initial. Routing result:
Initial. Both Dirs: Overflow =    82 Max = 3 GRCs =   107 (0.79%)
Initial. H routing: Overflow =    41 Max = 3 (GRCs =  2) GRCs =    56 (0.82%)
Initial. V routing: Overflow =    40 Max = 2 (GRCs =  2) GRCs =    51 (0.75%)
Initial. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
Initial. MINT1      Overflow =    41 Max = 3 (GRCs =  2) GRCs =    56 (0.82%)
Initial. MINT2      Overflow =    39 Max = 2 (GRCs =  2) GRCs =    50 (0.73%)
Initial. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 37425.58
Initial. Layer M1 wire length = 170.25
Initial. Layer MINT1 wire length = 15924.41
Initial. Layer MINT2 wire length = 18175.94
Initial. Layer MINT3 wire length = 1793.70
Initial. Layer MINT4 wire length = 1361.27
Initial. Layer MINT5 wire length = 0.00
Initial. Layer MSMG1 wire length = 0.00
Initial. Layer MSMG2 wire length = 0.00
Initial. Layer MSMG3 wire length = 0.00
Initial. Layer MSMG4 wire length = 0.00
Initial. Layer MSMG5 wire length = 0.00
Initial. Layer MG1 wire length = 0.00
Initial. Layer MG2 wire length = 0.00
Initial. Total Number of Contacts = 31568
Initial. Via V1_0 count = 17445
Initial. Via VINT1_0 count = 13351
Initial. Via VINT2_0 count = 576
Initial. Via VINT3_0 count = 196
Initial. Via VINT4_0 count = 0
Initial. Via VINT5_0 count = 0
Initial. Via VSMG1_0 count = 0
Initial. Via VSMG2_0 count = 0
Initial. Via VSMG3_0 count = 0
Initial. Via VSMG4_0 count = 0
Initial. Via VSMG5_0 count = 0
Initial. Via VG1_0 count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   39  Alloctr   40  Proc   41 
[End of Whole Chip Routing] Total (MB): Used  186  Alloctr  188  Proc 2005 

Congestion utilization per direction:
Average vertical track utilization   = 12.61 %
Peak    vertical track utilization   = 50.00 %
Average horizontal track utilization = 11.92 %
Peak    horizontal track utilization = 39.58 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used  184  Alloctr  186  Proc 2005 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[GR: Done] Stage (MB): Used  179  Alloctr  181  Proc  146 
[GR: Done] Total (MB): Used  184  Alloctr  186  Proc 2005 
Updating the database ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used   31  Alloctr   31  Proc  146 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 2005 
Wrote topologies for 206 nets.
Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/place_opt.design'. (TIM-125)
Information: The RC mode used is CTO for design 'MulDiv'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5714, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 5714, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
    [3]  10% ...
    [6]  20% ...
    [9]  30% ...
    [12]  40% ...
    [15]  50% ...
    [18]  60% ...
    [21]  70% ...
    [24]  80% ...
    [27]  90% ...
    [30] 100% ...
    [30] 100%  Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:           48           67
  Inverters:           93          123
------------ ------------ ------------
      Total:          141          190
------------ ------------ ------------

Number of Drivers Sized: 2 [6.67%]

Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 8.18 sec ELAPSE 0 hr : 0 min : 4.46 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 605212 K / inuse 461804 K
Information: The net parasitics of block MulDiv are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/place_opt.design'. (TIM-125)
Information: Design Average RC for design MulDiv  (NEX-011)
Information: r = 39.418938 ohm/um, via_r = 3.392460 ohm/cut, c = 0.088078 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 35.438816 ohm/um, via_r = 3.334048 ohm/cut, c = 0.090743 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'MulDiv'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5763, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 5763, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario mode_norm.slow.RCmax  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = 48.811226, TNS = 1074.048728, NVP = 67

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     LEAKAGE 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY     POWER  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:23    48.811  1074.049  1988.444     0.000     0.000        70       829         0     0.000       591 2.778e+07 


    Scenario mode_norm.slow.RCmax  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = 48.811226, TNS = 1074.048728, NVP = 67

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     LEAKAGE 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY     POWER  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:23    48.811  1074.049  1988.444     0.000     0.000        70       829         0     0.000       591 2.778e+07 


INFO: sweep stats: 0 gates / 1 nets gobbled, 0 gates (0 seq) simplified
Information: The net parasitics of block MulDiv are cleared. (TIM-123)
Information: Running auto PG connection. (NDM-099)
RM-info: Running update_timing -full
Information: Corner mode_norm.worst_low.RCmax_bc: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.fast.RCmin: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.fast.RCmin_bc: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.slow.RCmax_bc: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.slow.RCmax: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.worst_low.RCmax: no PVT mismatches. (PVT-032)
Information: The stitching and editing of coupling caps is turned ON for design 'MulDiv:MulDiv/place_opt.design'. (TIM-125)
Information: Design Average RC for design MulDiv  (NEX-011)
Information: r = 39.418938 ohm/um, via_r = 3.392460 ohm/cut, c = 0.088078 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 35.438816 ohm/um, via_r = 3.334048 ohm/cut, c = 0.090743 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'MulDiv'. (NEX-022)
Information: Crosstalk analysis has been disabled. (TIM-114)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5763, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 5763, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 enabled
Timing Window Analysis:                    enabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   disabled
************************************************************
RM-info: Running create_placement -incremental -timing_driven -congestion
--------------
running create_placement

Create Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   true                
Congestion:                    true                
Congestion Effort:             medium              

Printing options for 'place.coarse.*' (non-default only)
place.coarse.auto_density_control                       :	 true                
place.coarse.continue_on_missing_scandef                :	 false               
place.coarse.enhanced_auto_density_control              :	 false               
place.coarse.icg_auto_bound                             :	 false               
place.coarse.pin_density_aware                          :	 false               

Information: The net parasitics of block MulDiv are cleared. (TIM-123)
Start transferring placement data.
Completed transferring placement data.
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Snapped 5121 standard cells to the nearest  cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 1885 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.export_soft_congestion_maps                      :	 false               
global.timing_driven                                    :	 false               

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MSMG5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used  140  Alloctr  141  Proc    0 
[End of Read DB] Total (MB): Used  146  Alloctr  147  Proc 1885 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,63.23,63.74)
Number of routing layers = 13
layer M1, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT1, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT2, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT3, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT4, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT5, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MSMG1, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG2, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG3, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG4, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG5, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MG1, dir Hor, min width = 0.112, min space = 0.112 pitch = 0.224
layer MG2, dir Ver, min width = 0.112, min space = 0.112 pitch = 0.224
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  146  Alloctr  147  Proc 1885 
Net statistics:
Total number of nets     = 5766
Number of nets to route  = 5695
Number of single or zero port nets = 1
70 nets are fully connected,
 of which 70 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build All Nets] Total (MB): Used  148  Alloctr  150  Proc 1885 
Average gCell capacity  0.20	 on layer (1)	 M1
Average gCell capacity  10.68	 on layer (2)	 MINT1
Average gCell capacity  9.87	 on layer (3)	 MINT2
Average gCell capacity  11.75	 on layer (4)	 MINT3
Average gCell capacity  9.88	 on layer (5)	 MINT4
Average gCell capacity  11.76	 on layer (6)	 MINT5
Average gCell capacity  5.45	 on layer (7)	 MSMG1
Average gCell capacity  6.45	 on layer (8)	 MSMG2
Average gCell capacity  5.72	 on layer (9)	 MSMG3
Average gCell capacity  6.45	 on layer (10)	 MSMG4
Average gCell capacity  5.72	 on layer (11)	 MSMG5
Average gCell capacity  1.65	 on layer (12)	 MG1
Average gCell capacity  0.00	 on layer (13)	 MG2
Average number of tracks per gCell 12.06	 on layer (1)	 M1
Average number of tracks per gCell 12.01	 on layer (2)	 MINT1
Average number of tracks per gCell 12.06	 on layer (3)	 MINT2
Average number of tracks per gCell 12.01	 on layer (4)	 MINT3
Average number of tracks per gCell 12.06	 on layer (5)	 MINT4
Average number of tracks per gCell 12.01	 on layer (6)	 MINT5
Average number of tracks per gCell 6.90	 on layer (7)	 MSMG1
Average number of tracks per gCell 6.87	 on layer (8)	 MSMG2
Average number of tracks per gCell 6.90	 on layer (9)	 MSMG3
Average number of tracks per gCell 6.87	 on layer (10)	 MSMG4
Average number of tracks per gCell 6.90	 on layer (11)	 MSMG5
Average number of tracks per gCell 3.45	 on layer (12)	 MG1
Average number of tracks per gCell 3.45	 on layer (13)	 MG2
Number of gCells = 88478
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  150  Alloctr  152  Proc 1885 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    5  Proc    0 
[End of Build Data] Total (MB): Used  150  Alloctr  152  Proc 1885 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  182  Alloctr  184  Proc 1885 
Information: Using 8 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Initial Routing] Total (MB): Used  185  Alloctr  187  Proc 1885 
Initial. Routing result:
Initial. Both Dirs: Overflow =   138 Max = 3 GRCs =   163 (1.20%)
Initial. H routing: Overflow =    50 Max = 3 (GRCs =  1) GRCs =    77 (1.13%)
Initial. V routing: Overflow =    87 Max = 2 (GRCs =  7) GRCs =    86 (1.26%)
Initial. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
Initial. MINT1      Overflow =    50 Max = 3 (GRCs =  1) GRCs =    77 (1.13%)
Initial. MINT2      Overflow =    86 Max = 2 (GRCs =  7) GRCs =    85 (1.25%)
Initial. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 38930.47
Initial. Layer M1 wire length = 150.30
Initial. Layer MINT1 wire length = 15195.72
Initial. Layer MINT2 wire length = 19700.74
Initial. Layer MINT3 wire length = 2048.93
Initial. Layer MINT4 wire length = 1829.07
Initial. Layer MINT5 wire length = 5.71
Initial. Layer MSMG1 wire length = 0.00
Initial. Layer MSMG2 wire length = 0.00
Initial. Layer MSMG3 wire length = 0.00
Initial. Layer MSMG4 wire length = 0.00
Initial. Layer MSMG5 wire length = 0.00
Initial. Layer MG1 wire length = 0.00
Initial. Layer MG2 wire length = 0.00
Initial. Total Number of Contacts = 34096
Initial. Via V1_0 count = 17279
Initial. Via VINT1_0 count = 15853
Initial. Via VINT2_0 count = 691
Initial. Via VINT3_0 count = 271
Initial. Via VINT4_0 count = 2
Initial. Via VINT5_0 count = 0
Initial. Via VSMG1_0 count = 0
Initial. Via VSMG2_0 count = 0
Initial. Via VSMG3_0 count = 0
Initial. Via VSMG4_0 count = 0
Initial. Via VSMG5_0 count = 0
Initial. Via VG1_0 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  185  Alloctr  187  Proc 1885 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 38957.57
phase1. Layer M1 wire length = 149.81
phase1. Layer MINT1 wire length = 15173.19
phase1. Layer MINT2 wire length = 19492.26
phase1. Layer MINT3 wire length = 2100.21
phase1. Layer MINT4 wire length = 2036.39
phase1. Layer MINT5 wire length = 5.71
phase1. Layer MSMG1 wire length = 0.00
phase1. Layer MSMG2 wire length = 0.00
phase1. Layer MSMG3 wire length = 0.00
phase1. Layer MSMG4 wire length = 0.00
phase1. Layer MSMG5 wire length = 0.00
phase1. Layer MG1 wire length = 0.00
phase1. Layer MG2 wire length = 0.00
phase1. Total Number of Contacts = 34217
phase1. Via V1_0 count = 17283
phase1. Via VINT1_0 count = 15864
phase1. Via VINT2_0 count = 751
phase1. Via VINT3_0 count = 317
phase1. Via VINT4_0 count = 2
phase1. Via VINT5_0 count = 0
phase1. Via VSMG1_0 count = 0
phase1. Via VSMG2_0 count = 0
phase1. Via VSMG3_0 count = 0
phase1. Via VSMG4_0 count = 0
phase1. Via VSMG5_0 count = 0
phase1. Via VG1_0 count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   39  Alloctr   40  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  185  Alloctr  187  Proc 1885 

Congestion utilization per direction:
Average vertical track utilization   = 14.18 %
Peak    vertical track utilization   = 53.33 %
Average horizontal track utilization = 11.02 %
Peak    horizontal track utilization = 36.36 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used  184  Alloctr  186  Proc 1885 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[GR: Done] Stage (MB): Used  179  Alloctr  180  Proc    0 
[GR: Done] Total (MB): Used  184  Alloctr  186  Proc 1885 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used   31  Alloctr   31  Proc    0 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 1885 
Using per-layer congestion maps for congestion reduction.
Information: 0.00% of design has horizontal routing density above target_routing_density of 0.80.
Information: 4.69% of design has vertical routing density above target_routing_density of 0.80.
Running placement using 8 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
coarse place 100% done.
Information: Reducing cell density for 10.8% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.51 to 0.51. (PLACE-030)
Information: Coarse placer weighted wire length estimate = 4.04837e+07
Information: The stitching and editing of coupling caps is turned ON for design 'MulDiv:MulDiv/place_opt.design'. (TIM-125)
Information: Design Average RC for design MulDiv  (NEX-011)
Information: r = 39.418938 ohm/um, via_r = 3.392460 ohm/cut, c = 0.088078 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 35.438816 ohm/um, via_r = 3.334048 ohm/cut, c = 0.090743 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (62976 62976)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Information: The RC mode used is VR for design 'MulDiv'. (NEX-022)
Information: Crosstalk analysis has been disabled. (TIM-114)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5763, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 5763, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
eLpp: using low effort
Warning: turning eLpp off because no active dynamic power scenarios were found
Start transferring placement data.
Information: Automatic timing control is enabled.
DTDP placement: scenario=mode_norm.worst_low.RCmax
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
coarse place 45% done.
coarse place 55% done.
coarse place 64% done.
coarse place 73% done.
coarse place 82% done.
coarse place 91% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 3.7005e+07
Start DFT optimization
START_CMD: optimize_dft        CPU:     75 s ( 0.02 hr) ELAPSE:     30 s ( 0.01 hr) MEM-PEAK:   591 Mb Tue Oct 15 17:45:07 2019
Information: The stitching and editing of coupling caps is turned ON for design 'MulDiv:MulDiv/place_opt.design'. (TIM-125)
Information: Design Average RC for design MulDiv  (NEX-011)
Information: r = 39.418934 ohm/um, via_r = 3.392460 ohm/cut, c = 0.086221 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 35.438816 ohm/um, via_r = 3.334048 ohm/cut, c = 0.088030 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (62976 62976)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Information: The RC mode used is VR for design 'MulDiv'. (NEX-022)
Information: Crosstalk analysis has been disabled. (TIM-114)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5763, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 5763, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
DFT: number of valid scan chains : 1
DFT: number of failed scan chains : 0
DFT: repartition_method: physical_aware
DFT: reordering_method: timing_friendly
APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
APS-CHARZ: Performing leakage analysis
Running DFT optimization using 8 thread(s)
DFT: pre-opt wirelength:  1031.866000
DFT: post-opt wirelength: 894.624000
DFT: Timing on scan path is likely to be met after proper buffering.
DFT: number of valid scan chains : 1
DFT: number of failed scan chains : 0
END_CMD: optimize_dft          CPU:     78 s ( 0.02 hr) ELAPSE:     31 s ( 0.01 hr) MEM-PEAK:   591 Mb Tue Oct 15 17:45:07 2019
End DFT optimization
Start TieCellOpt
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (62976 62976)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
------------------------
Begin tie-cell insertion
INFO: debug level = 0
INFO: max fanout = 999
INFO: max diameter (in user unit) = 15.36
INFO: Available logic one lib cells: 
INFO: Available logic zero lib cells: 
Warning: No tie cell is available for constant fixing. (OPT-200)
End TieCellOpt
Information: Saving 'MulDiv:MulDiv/place_opt.design' to 'MulDiv:MulDiv/place_opt_two_pass_placement.design'. (DES-028)
RM-info: Running place_opt -from initial_drc
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)

Information: Configuring Design Fusion Restructuring for area ...
Information: Configuring Design Fusion Restructuring for timing ...
Design has RDE and GRLB - so GRLB will be disabled internally. Please run preroute optimization completely with either GRLB or with RDE
Warning: the app option 'time.si_enable_analysis' should not be set to be true in pre-route stage, enforce it to be false temporarily. (OPT-215)
Information: The net parasitics of block MulDiv are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/place_opt.design'. (TIM-125)
Information: Design Average RC for design MulDiv  (NEX-011)
Information: r = 39.418938 ohm/um, via_r = 3.392460 ohm/cut, c = 0.085709 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 35.438816 ohm/um, via_r = 3.334048 ohm/cut, c = 0.087826 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (62976 62976)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Running initial HFS and DRC step.
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Information: Current block utilization is '0.50960', effective utilization is '0.50964'. (OPT-055)
Information: The RC mode used is VR for design 'MulDiv'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5763, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 5763, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario mode_norm.slow.RCmax  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = 27.488380, TNS = 184.520692, NVP = 28

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     LEAKAGE 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY     POWER  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:31    27.488   184.521  1988.444     0.000     0.000        70       829         0     0.000       591 2.778e+07 

APS-CHARZ: Performing leakage analysis

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario mode_norm.slow.RCmax  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = 27.488380, TNS = 184.520692, NVP = 28

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     LEAKAGE 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY     POWER  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:32    27.488   184.521  1988.444     0.000     0.000        70       829         0     0.000       591 2.778e+07 


    Scenario mode_norm.slow.RCmax  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = 27.488380, TNS = 184.520692, NVP = 28
    Scenario mode_norm.fast.RCmin_bc  WNHS = 57.029388, TNHS = 3435.252355, NHVP = 212

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     LEAKAGE   MIN DELAY 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY     POWER       COST   
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- -----------
      0:00:32    27.488   184.521  1988.444     0.000     0.000        70       829         0     0.000       591 2.778e+07   -57.029

ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
Found 38 buffer-tree drivers
Core Area = 17 X 17 ()

Roi-HfsDrc SN: 3403505 (88.398003)

Processing Buffer Trees  (ROI) ... 

Information: Design Average RC for design MulDiv  (NEX-011)
Information: r = 39.418938 ohm/um, via_r = 3.392460 ohm/cut, c = 0.085709 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 35.438816 ohm/um, via_r = 3.334048 ohm/cut, c = 0.087826 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Zbuf-MEM : build 214 GrOptoHierNets
Turning on OPTO and Buffer Aware modes.
Deterministic global route multithread mode is set.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 1973 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.effort_level                                     :	 ultra               
global.export_soft_congestion_maps                      :	 false               
global.force_full_effort                                :	 true                
global.macro_boundary_track_utilization                 :	 65                  
global.macro_corner_track_utilization                   :	 65                  
global.timing_driven                                    :	 false               

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MSMG5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used  141  Alloctr  141  Proc   32 
[End of Read DB] Total (MB): Used  146  Alloctr  147  Proc 2005 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,63.23,63.74)
Number of routing layers = 13
layer M1, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT1, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT2, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT3, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT4, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT5, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MSMG1, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG2, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG3, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG4, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG5, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MG1, dir Hor, min width = 0.112, min space = 0.112 pitch = 0.224
layer MG2, dir Ver, min width = 0.112, min space = 0.112 pitch = 0.224
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  146  Alloctr  147  Proc 2005 
Net statistics:
Total number of nets     = 5958
Number of nets to route  = 5734
Number of single or zero port nets = 1
9 nets are fully connected,
 of which 9 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    3  Proc    0 
[End of Build All Nets] Total (MB): Used  149  Alloctr  151  Proc 2005 
Average gCell capacity  0.20	 on layer (1)	 M1
Average gCell capacity  10.68	 on layer (2)	 MINT1
Average gCell capacity  9.87	 on layer (3)	 MINT2
Average gCell capacity  11.75	 on layer (4)	 MINT3
Average gCell capacity  9.88	 on layer (5)	 MINT4
Average gCell capacity  11.76	 on layer (6)	 MINT5
Average gCell capacity  5.45	 on layer (7)	 MSMG1
Average gCell capacity  6.45	 on layer (8)	 MSMG2
Average gCell capacity  5.72	 on layer (9)	 MSMG3
Average gCell capacity  6.45	 on layer (10)	 MSMG4
Average gCell capacity  5.72	 on layer (11)	 MSMG5
Average gCell capacity  1.65	 on layer (12)	 MG1
Average gCell capacity  0.00	 on layer (13)	 MG2
Average number of tracks per gCell 12.06	 on layer (1)	 M1
Average number of tracks per gCell 12.01	 on layer (2)	 MINT1
Average number of tracks per gCell 12.06	 on layer (3)	 MINT2
Average number of tracks per gCell 12.01	 on layer (4)	 MINT3
Average number of tracks per gCell 12.06	 on layer (5)	 MINT4
Average number of tracks per gCell 12.01	 on layer (6)	 MINT5
Average number of tracks per gCell 6.90	 on layer (7)	 MSMG1
Average number of tracks per gCell 6.87	 on layer (8)	 MSMG2
Average number of tracks per gCell 6.90	 on layer (9)	 MSMG3
Average number of tracks per gCell 6.87	 on layer (10)	 MSMG4
Average number of tracks per gCell 6.90	 on layer (11)	 MSMG5
Average number of tracks per gCell 3.45	 on layer (12)	 MG1
Average number of tracks per gCell 3.45	 on layer (13)	 MG2
Number of gCells = 88478
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  151  Alloctr  152  Proc 2005 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    5  Proc    0 
[End of Build Data] Total (MB): Used  151  Alloctr  152  Proc 2005 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc   16 
[End of Blocked Pin Detection] Total (MB): Used  183  Alloctr  184  Proc 2021 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Initial Routing] Total (MB): Used  186  Alloctr  188  Proc 2021 
Initial. Routing result:
Initial. Both Dirs: Overflow =   118 Max = 4 GRCs =   165 (1.21%)
Initial. H routing: Overflow =    55 Max = 4 (GRCs =  1) GRCs =    95 (1.40%)
Initial. V routing: Overflow =    63 Max = 3 (GRCs =  1) GRCs =    70 (1.03%)
Initial. M1         Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.07%)
Initial. MINT1      Overflow =    55 Max = 4 (GRCs =  1) GRCs =    95 (1.40%)
Initial. MINT2      Overflow =    58 Max = 3 (GRCs =  1) GRCs =    65 (0.96%)
Initial. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 34065.69
Initial. Layer M1 wire length = 97.85
Initial. Layer MINT1 wire length = 14413.06
Initial. Layer MINT2 wire length = 16211.26
Initial. Layer MINT3 wire length = 2084.14
Initial. Layer MINT4 wire length = 1259.38
Initial. Layer MINT5 wire length = 0.00
Initial. Layer MSMG1 wire length = 0.00
Initial. Layer MSMG2 wire length = 0.00
Initial. Layer MSMG3 wire length = 0.00
Initial. Layer MSMG4 wire length = 0.00
Initial. Layer MSMG5 wire length = 0.00
Initial. Layer MG1 wire length = 0.00
Initial. Layer MG2 wire length = 0.00
Initial. Total Number of Contacts = 30739
Initial. Via V1_0 count = 17164
Initial. Via VINT1_0 count = 12683
Initial. Via VINT2_0 count = 688
Initial. Via VINT3_0 count = 204
Initial. Via VINT4_0 count = 0
Initial. Via VINT5_0 count = 0
Initial. Via VSMG1_0 count = 0
Initial. Via VSMG2_0 count = 0
Initial. Via VSMG3_0 count = 0
Initial. Via VSMG4_0 count = 0
Initial. Via VSMG5_0 count = 0
Initial. Via VG1_0 count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   39  Alloctr   40  Proc   16 
[End of Whole Chip Routing] Total (MB): Used  186  Alloctr  188  Proc 2021 

Congestion utilization per direction:
Average vertical track utilization   = 11.46 %
Peak    vertical track utilization   = 47.37 %
Average horizontal track utilization = 11.35 %
Peak    horizontal track utilization = 44.44 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used  184  Alloctr  186  Proc 2021 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[GR: Done] Stage (MB): Used  179  Alloctr  180  Proc   48 
[GR: Done] Total (MB): Used  184  Alloctr  186  Proc 2021 
Updating the database ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used   31  Alloctr   31  Proc   48 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 2021 
Wrote topologies for 214 nets.
Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/place_opt.design'. (TIM-125)
Information: The RC mode used is CTO for design 'MulDiv'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5763, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 5763, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
    [4]  10% ...
    [8]  20% ...
    [12]  30% ...
    [16]  40% ...
    [20]  50% ...
    [24]  60% ...
    [28]  70% ...
    [32]  80% ...
    [36]  90% ...
    [38] 100%  Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:           67           72
  Inverters:          131           95
------------ ------------ ------------
      Total:          198          167
------------ ------------ ------------

Number of Drivers Sized: 0 [0.00%]

Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 8.53 sec ELAPSE 0 hr : 0 min : 4.55 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 621604 K / inuse 469372 K
Information: The net parasitics of block MulDiv are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/place_opt.design'. (TIM-125)
Information: Design Average RC for design MulDiv  (NEX-011)
Information: r = 39.418934 ohm/um, via_r = 3.392460 ohm/cut, c = 0.086436 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 35.438812 ohm/um, via_r = 3.334048 ohm/cut, c = 0.088615 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'MulDiv'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5732, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 5732, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario mode_norm.slow.RCmax  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = 28.974802, TNS = 826.907754, NVP = 115

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     LEAKAGE 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY     POWER  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:37    28.975   826.908  1984.954     0.000     0.000        75       793         0     0.000       607 2.771e+07 


    Scenario mode_norm.slow.RCmax  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = 28.974802, TNS = 826.907754, NVP = 115

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     LEAKAGE 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY     POWER  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:37    28.975   826.908  1984.954     0.000     0.000        75       793         0     0.000       607 2.771e+07 


Information: The net parasitics of block MulDiv are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/place_opt.design'. (TIM-125)
Information: Design Average RC for design MulDiv  (NEX-011)
Information: r = 39.418934 ohm/um, via_r = 3.392460 ohm/cut, c = 0.086436 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 35.438812 ohm/um, via_r = 3.334048 ohm/cut, c = 0.088615 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (62976 62976)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Information: Current block utilization is '0.50870', effective utilization is '0.50874'. (OPT-055)
Information: The RC mode used is VR for design 'MulDiv'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5732, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 5732, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario mode_norm.slow.RCmax  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = 28.817295, TNS = 913.812369, NVP = 118

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     LEAKAGE 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY     POWER  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:37    28.817   913.812  1984.954     0.000     0.000        75       793         0     0.000       607 2.771e+07 

Running initial optimization step.
npo-place-opt command begin                   CPU:    87 s (  0.02 hr )  ELAPSE:    38 s (  0.01 hr )  MEM-PEAK:   607 MB

npo-place-opt timing update complete          CPU:    87 s (  0.02 hr )  ELAPSE:    38 s (  0.01 hr )  MEM-PEAK:   607 MB

npo-place-opt initial QoR
_________________________
Scenario Mapping Table
1: mode_norm.fast.RCmin
2: mode_norm.fast.RCmin_bc
3: mode_norm.slow.RCmax
4: mode_norm.worst_low.RCmax

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clock
8: FEEDTHROUGH
9: REGIN
10: REGOUT

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    3   1   0.0000     0.0000        -          -      -
    3   2   0.0000     0.0000        -          -      -
    3   3   0.0000     0.0000        -          -      -
    3   4   0.0000     0.0000        -          -      -
    3   5   0.0000     0.0000        -          -      -
    3   6   0.0000     0.0000        -          -      -
    3   7   0.0000     0.0000        -          -      -
    3   8   0.0000     0.0000        -          -      -
    3   9   0.0000     0.0000        -          -      -
    3  10   0.0000     0.0000        -          -      -
    4   1   0.0000     0.0000        -          -      -
    4   2   0.0000     0.0000        -          -      -
    4   3   0.0000     0.0000        -          -      -
    4   4   0.0000     0.0000        -          -      -
    4   5   0.0000     0.0000        -          -      -
    4   6   0.0000     0.0000        -          -      -
    4   7  28.8173   913.8121        -          -      -
    4   8   0.0000     0.0000        -          -      -
    4   9   0.0000     0.0000        -          -      -
    4  10   0.0000     0.0000        -          -      -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        -          -        - 27711396.0
    2   *        -          -        -      -        -          -      -        -          -        - 27711396.0
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0          -
    4   *  28.8173   913.8124 913.8124    118        -          -      -        0     0.0000        0          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *  28.8173   913.8124 913.8124    118   0.0000     0.0000      0        0     0.0000        0 27711396.0      1984.95       5281         75        793
--------------------------------------------------------------------------------------------------------------------

npo-place-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-place-opt initial QoR Summary   28.8173   913.8124 913.8124    118   0.0000     0.0000      0        0        0 27711396.0      1984.95       5281
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 8 threads
npo-place-opt initialization complete         CPU:    88 s (  0.02 hr )  ELAPSE:    38 s (  0.01 hr )  MEM-PEAK:   607 MB
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
npo-place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA       POWER       ELAPSE (hr)  MEM (MB)
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

npo-place-opt optimization Phase 2 Iter  1        913.81      913.81      0.00         0       0.002  27711396.00           0.011       607

npo-place-opt optimization Phase 3 Iter  1        913.81      913.81      0.00         0       0.002  27711396.00           0.011       607

npo-place-opt optimization Phase 4 Iter  1        913.81      913.81      0.00         0       0.002  27711396.00           0.011       607
Number of feedthrough buffers added 0

Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
npo-place-opt optimization Phase 5 Iter  1        913.81      913.81      0.00         0       0.002  27711396.00           0.011       607

npo-place-opt optimization Phase 6 Iter  1        913.81      913.81      0.00         0       0.002  27672572.00           0.011       607

CCL: Total Usage Adjustment : 1
INFO: Derive row count 20 from GR congestion map (83/4)
INFO: Derive col count 20 from GR congestion map (82/4)
Convert timing mode ...
npo-place-opt optimization Phase 7 Iter  1        699.67      699.67      0.00         0       0.002  27505432.00           0.011       607
npo-place-opt optimization Phase 7 Iter  2        131.28      131.28      0.00         0       0.002  27562138.00           0.011       607
npo-place-opt optimization Phase 7 Iter  3         91.19       91.19      0.00         0       0.002  27567940.00           0.011       607
npo-place-opt optimization Phase 7 Iter  4         91.19       91.19      0.00         0       0.002  27567940.00           0.011       607
npo-place-opt optimization Phase 7 Iter  5          0.00        0.00      0.00         0       0.002  27682478.00           0.012       607

npo-place-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         0       0.002  27682478.00           0.012       607

npo-place-opt optimization Phase 9 Iter  1          0.00        0.00      0.00         0       0.002  27682478.00           0.012       607

npo-place-opt optimization Phase 10 Iter  1         0.00        0.00      0.00         0       0.002  27682478.00           0.012       607
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Current block utilization is '0.50830', effective utilization is '0.50825'. (OPT-055)
chip utilization before DTDP: 0.51
Start Timing-driven placement

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             high                

Printing options for 'place.coarse.*' (non-default only)
place.coarse.auto_density_control                       :	 true                
place.coarse.continue_on_missing_scandef                :	 false               
place.coarse.enhanced_auto_density_control              :	 false               
place.coarse.icg_auto_bound                             :	 false               
place.coarse.pin_density_aware                          :	 false               

Start transferring placement data.
Completed transferring placement data.
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Snapped 5112 standard cells to the nearest  cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 1997 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.effort_level                                     :	 medium              
global.export_soft_congestion_maps                      :	 false               
global.force_full_effort                                :	 false               
global.macro_boundary_track_utilization                 :	 100                 
global.macro_corner_track_utilization                   :	 100                 
global.timing_driven                                    :	 false               

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MSMG5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used  140  Alloctr  141  Proc   32 
[End of Read DB] Total (MB): Used  146  Alloctr  147  Proc 2029 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,63.23,63.74)
Number of routing layers = 13
layer M1, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT1, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT2, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT3, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT4, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT5, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MSMG1, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG2, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG3, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG4, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG5, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MG1, dir Hor, min width = 0.112, min space = 0.112 pitch = 0.224
layer MG2, dir Ver, min width = 0.112, min space = 0.112 pitch = 0.224
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  146  Alloctr  147  Proc 2029 
Net statistics:
Total number of nets     = 5731
Number of nets to route  = 5705
Number of single or zero port nets = 1
25 nets are fully connected,
 of which 25 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build All Nets] Total (MB): Used  148  Alloctr  150  Proc 2029 
Average gCell capacity  0.20	 on layer (1)	 M1
Average gCell capacity  10.65	 on layer (2)	 MINT1
Average gCell capacity  9.87	 on layer (3)	 MINT2
Average gCell capacity  11.75	 on layer (4)	 MINT3
Average gCell capacity  9.88	 on layer (5)	 MINT4
Average gCell capacity  11.76	 on layer (6)	 MINT5
Average gCell capacity  5.45	 on layer (7)	 MSMG1
Average gCell capacity  6.45	 on layer (8)	 MSMG2
Average gCell capacity  5.72	 on layer (9)	 MSMG3
Average gCell capacity  6.45	 on layer (10)	 MSMG4
Average gCell capacity  5.72	 on layer (11)	 MSMG5
Average gCell capacity  1.65	 on layer (12)	 MG1
Average gCell capacity  0.00	 on layer (13)	 MG2
Average number of tracks per gCell 12.06	 on layer (1)	 M1
Average number of tracks per gCell 12.01	 on layer (2)	 MINT1
Average number of tracks per gCell 12.06	 on layer (3)	 MINT2
Average number of tracks per gCell 12.01	 on layer (4)	 MINT3
Average number of tracks per gCell 12.06	 on layer (5)	 MINT4
Average number of tracks per gCell 12.01	 on layer (6)	 MINT5
Average number of tracks per gCell 6.90	 on layer (7)	 MSMG1
Average number of tracks per gCell 6.87	 on layer (8)	 MSMG2
Average number of tracks per gCell 6.90	 on layer (9)	 MSMG3
Average number of tracks per gCell 6.87	 on layer (10)	 MSMG4
Average number of tracks per gCell 6.90	 on layer (11)	 MSMG5
Average number of tracks per gCell 3.45	 on layer (12)	 MG1
Average number of tracks per gCell 3.45	 on layer (13)	 MG2
Number of gCells = 88478
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  150  Alloctr  152  Proc 2029 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    5  Proc    0 
[End of Build Data] Total (MB): Used  150  Alloctr  152  Proc 2029 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  182  Alloctr  184  Proc 2029 
Information: Using 8 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Initial Routing] Total (MB): Used  185  Alloctr  187  Proc 2029 
Initial. Routing result:
Initial. Both Dirs: Overflow =   151 Max = 4 GRCs =   175 (1.29%)
Initial. H routing: Overflow =    61 Max = 4 (GRCs =  1) GRCs =    85 (1.25%)
Initial. V routing: Overflow =    90 Max = 2 (GRCs =  6) GRCs =    90 (1.32%)
Initial. M1         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.04%)
Initial. MINT1      Overflow =    61 Max = 4 (GRCs =  1) GRCs =    85 (1.25%)
Initial. MINT2      Overflow =    87 Max = 2 (GRCs =  6) GRCs =    87 (1.28%)
Initial. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 35682.49
Initial. Layer M1 wire length = 95.81
Initial. Layer MINT1 wire length = 13614.37
Initial. Layer MINT2 wire length = 17387.37
Initial. Layer MINT3 wire length = 2442.52
Initial. Layer MINT4 wire length = 2142.42
Initial. Layer MINT5 wire length = 0.00
Initial. Layer MSMG1 wire length = 0.00
Initial. Layer MSMG2 wire length = 0.00
Initial. Layer MSMG3 wire length = 0.00
Initial. Layer MSMG4 wire length = 0.00
Initial. Layer MSMG5 wire length = 0.00
Initial. Layer MG1 wire length = 0.00
Initial. Layer MG2 wire length = 0.00
Initial. Total Number of Contacts = 34430
Initial. Via V1_0 count = 17458
Initial. Via VINT1_0 count = 15709
Initial. Via VINT2_0 count = 909
Initial. Via VINT3_0 count = 354
Initial. Via VINT4_0 count = 0
Initial. Via VINT5_0 count = 0
Initial. Via VSMG1_0 count = 0
Initial. Via VSMG2_0 count = 0
Initial. Via VSMG3_0 count = 0
Initial. Via VSMG4_0 count = 0
Initial. Via VSMG5_0 count = 0
Initial. Via VG1_0 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  185  Alloctr  187  Proc 2029 
phase1. Routing result:
phase1. Both Dirs: Overflow =     5 Max = 2 GRCs =     5 (0.04%)
phase1. H routing: Overflow =     1 Max = 2 (GRCs =  1) GRCs =     1 (0.01%)
phase1. V routing: Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.06%)
phase1. M1         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.04%)
phase1. MINT1      Overflow =     1 Max = 2 (GRCs =  1) GRCs =     1 (0.01%)
phase1. MINT2      Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase1. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 35702.89
phase1. Layer M1 wire length = 95.82
phase1. Layer MINT1 wire length = 13538.17
phase1. Layer MINT2 wire length = 17185.21
phase1. Layer MINT3 wire length = 2538.35
phase1. Layer MINT4 wire length = 2345.34
phase1. Layer MINT5 wire length = 0.00
phase1. Layer MSMG1 wire length = 0.00
phase1. Layer MSMG2 wire length = 0.00
phase1. Layer MSMG3 wire length = 0.00
phase1. Layer MSMG4 wire length = 0.00
phase1. Layer MSMG5 wire length = 0.00
phase1. Layer MG1 wire length = 0.00
phase1. Layer MG2 wire length = 0.00
phase1. Total Number of Contacts = 34573
phase1. Via V1_0 count = 17457
phase1. Via VINT1_0 count = 15713
phase1. Via VINT2_0 count = 987
phase1. Via VINT3_0 count = 416
phase1. Via VINT4_0 count = 0
phase1. Via VINT5_0 count = 0
phase1. Via VSMG1_0 count = 0
phase1. Via VSMG2_0 count = 0
phase1. Via VSMG3_0 count = 0
phase1. Via VSMG4_0 count = 0
phase1. Via VSMG5_0 count = 0
phase1. Via VG1_0 count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   39  Alloctr   40  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  185  Alloctr  187  Proc 2029 

Congestion utilization per direction:
Average vertical track utilization   = 13.14 %
Peak    vertical track utilization   = 52.17 %
Average horizontal track utilization = 10.63 %
Peak    horizontal track utilization = 40.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used  184  Alloctr  186  Proc 2029 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[GR: Done] Stage (MB): Used  179  Alloctr  180  Proc   32 
[GR: Done] Total (MB): Used  184  Alloctr  186  Proc 2029 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used   31  Alloctr   31  Proc   32 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 2029 
Using per-layer congestion maps for congestion reduction.
Information: 0.00% of design has horizontal routing density above target_routing_density of 0.80.
Information: 5.22% of design has vertical routing density above target_routing_density of 0.80.
Running placement using 8 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)
coarse place 100% done.
Information: Reducing cell density for 20.4% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.51 to 0.52. (PLACE-030)
Information: Coarse placer weighted wire length estimate = 3.73839e+07
Information: The RC mode used is VR for design 'MulDiv'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5728, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 5728, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
eLpp: using low effort
Warning: turning eLpp off because no active dynamic power scenarios were found
Start transferring placement data.
Information: Automatic timing control is enabled.
DTDP placement: scenario=mode_norm.worst_low.RCmax
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)
coarse place 45% done.
coarse place 55% done.
coarse place 64% done.
coarse place 73% done.
coarse place 82% done.
coarse place 91% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 3.41354e+07
Completed Timing-driven placement, Elapsed time =   0: 0: 4 
Moved 5277 out of 5277 cells, ratio = 1.000000
Total displacement = 15961.507812(um)
Max displacement = 25.364000(um), HFSBUF_586_1143 (48.768002, 43.776001, 0) => (42.054001, 25.125999, 0)
Displacement histogram:
  0 ~  10% cells displacement <=      0.87(um)
  0 ~  20% cells displacement <=      1.31(um)
  0 ~  30% cells displacement <=      1.74(um)
  0 ~  40% cells displacement <=      2.20(um)
  0 ~  50% cells displacement <=      2.67(um)
  0 ~  60% cells displacement <=      3.22(um)
  0 ~  70% cells displacement <=      3.82(um)
  0 ~  80% cells displacement <=      4.53(um)
  0 ~  90% cells displacement <=      5.65(um)
  0 ~ 100% cells displacement <=     25.36(um)
----------------------------------------------------------------
DFT: number of valid scan chains : 1
DFT: number of failed scan chains : 0
DFT: repartition_method: physical_aware
DFT: reordering_method: timing_friendly
Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/place_opt.design'. (TIM-125)
Information: Design Average RC for design MulDiv  (NEX-011)
Information: r = 39.418938 ohm/um, via_r = 3.392460 ohm/cut, c = 0.084214 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 35.439476 ohm/um, via_r = 3.334062 ohm/cut, c = 0.086218 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'MulDiv'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5728, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 5728, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Running DFT optimization using 8 thread(s)
DFT: pre-opt wirelength:  913.708000
DFT: post-opt wirelength: 789.424000
DFT: Timing on scan path is likely to be met after proper buffering.
DFT: number of valid scan chains : 1
DFT: number of failed scan chains : 0
Fixing logic constant
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Current block utilization is '0.50830', effective utilization is '0.50825'. (OPT-055)
chip utilization before DTDP: 0.51
Start Timing-driven placement

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             high                

Printing options for 'place.coarse.*' (non-default only)
place.coarse.auto_density_control                       :	 true                
place.coarse.continue_on_missing_scandef                :	 false               
place.coarse.enhanced_auto_density_control              :	 false               
place.coarse.icg_auto_bound                             :	 false               
place.coarse.pin_density_aware                          :	 false               

Start transferring placement data.
Completed transferring placement data.
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Snapped 5277 standard cells to the nearest  cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 1997 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.effort_level                                     :	 medium              
global.export_soft_congestion_maps                      :	 false               
global.force_full_effort                                :	 false               
global.macro_boundary_track_utilization                 :	 100                 
global.macro_corner_track_utilization                   :	 100                 
global.timing_driven                                    :	 false               

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MSMG5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used  140  Alloctr  141  Proc   32 
[End of Read DB] Total (MB): Used  146  Alloctr  147  Proc 2029 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,63.23,63.74)
Number of routing layers = 13
layer M1, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT1, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT2, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT3, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT4, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT5, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MSMG1, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG2, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG3, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG4, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG5, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MG1, dir Hor, min width = 0.112, min space = 0.112 pitch = 0.224
layer MG2, dir Ver, min width = 0.112, min space = 0.112 pitch = 0.224
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  146  Alloctr  147  Proc 2029 
Net statistics:
Total number of nets     = 5731
Number of nets to route  = 5708
Number of single or zero port nets = 1
22 nets are fully connected,
 of which 22 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build All Nets] Total (MB): Used  148  Alloctr  150  Proc 2029 
Average gCell capacity  0.20	 on layer (1)	 M1
Average gCell capacity  10.67	 on layer (2)	 MINT1
Average gCell capacity  9.87	 on layer (3)	 MINT2
Average gCell capacity  11.75	 on layer (4)	 MINT3
Average gCell capacity  9.88	 on layer (5)	 MINT4
Average gCell capacity  11.76	 on layer (6)	 MINT5
Average gCell capacity  5.45	 on layer (7)	 MSMG1
Average gCell capacity  6.45	 on layer (8)	 MSMG2
Average gCell capacity  5.72	 on layer (9)	 MSMG3
Average gCell capacity  6.45	 on layer (10)	 MSMG4
Average gCell capacity  5.72	 on layer (11)	 MSMG5
Average gCell capacity  1.65	 on layer (12)	 MG1
Average gCell capacity  0.00	 on layer (13)	 MG2
Average number of tracks per gCell 12.06	 on layer (1)	 M1
Average number of tracks per gCell 12.01	 on layer (2)	 MINT1
Average number of tracks per gCell 12.06	 on layer (3)	 MINT2
Average number of tracks per gCell 12.01	 on layer (4)	 MINT3
Average number of tracks per gCell 12.06	 on layer (5)	 MINT4
Average number of tracks per gCell 12.01	 on layer (6)	 MINT5
Average number of tracks per gCell 6.90	 on layer (7)	 MSMG1
Average number of tracks per gCell 6.87	 on layer (8)	 MSMG2
Average number of tracks per gCell 6.90	 on layer (9)	 MSMG3
Average number of tracks per gCell 6.87	 on layer (10)	 MSMG4
Average number of tracks per gCell 6.90	 on layer (11)	 MSMG5
Average number of tracks per gCell 3.45	 on layer (12)	 MG1
Average number of tracks per gCell 3.45	 on layer (13)	 MG2
Number of gCells = 88478
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  150  Alloctr  152  Proc 2029 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    5  Proc    0 
[End of Build Data] Total (MB): Used  150  Alloctr  152  Proc 2029 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  182  Alloctr  184  Proc 2029 
Information: Using 8 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Initial Routing] Total (MB): Used  185  Alloctr  187  Proc 2029 
Initial. Routing result:
Initial. Both Dirs: Overflow =   136 Max = 4 GRCs =   167 (1.23%)
Initial. H routing: Overflow =    50 Max = 4 (GRCs =  1) GRCs =    84 (1.23%)
Initial. V routing: Overflow =    85 Max = 2 (GRCs =  7) GRCs =    83 (1.22%)
Initial. M1         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.03%)
Initial. MINT1      Overflow =    50 Max = 4 (GRCs =  1) GRCs =    84 (1.23%)
Initial. MINT2      Overflow =    83 Max = 2 (GRCs =  7) GRCs =    81 (1.19%)
Initial. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 32673.17
Initial. Layer M1 wire length = 86.63
Initial. Layer MINT1 wire length = 12213.09
Initial. Layer MINT2 wire length = 15959.25
Initial. Layer MINT3 wire length = 2485.67
Initial. Layer MINT4 wire length = 1928.52
Initial. Layer MINT5 wire length = 0.00
Initial. Layer MSMG1 wire length = 0.00
Initial. Layer MSMG2 wire length = 0.00
Initial. Layer MSMG3 wire length = 0.00
Initial. Layer MSMG4 wire length = 0.00
Initial. Layer MSMG5 wire length = 0.00
Initial. Layer MG1 wire length = 0.00
Initial. Layer MG2 wire length = 0.00
Initial. Total Number of Contacts = 33929
Initial. Via V1_0 count = 17181
Initial. Via VINT1_0 count = 15476
Initial. Via VINT2_0 count = 921
Initial. Via VINT3_0 count = 351
Initial. Via VINT4_0 count = 0
Initial. Via VINT5_0 count = 0
Initial. Via VSMG1_0 count = 0
Initial. Via VSMG2_0 count = 0
Initial. Via VSMG3_0 count = 0
Initial. Via VSMG4_0 count = 0
Initial. Via VSMG5_0 count = 0
Initial. Via VG1_0 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  185  Alloctr  187  Proc 2029 
phase1. Routing result:
phase1. Both Dirs: Overflow =     2 Max = 1 GRCs =     2 (0.01%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.03%)
phase1. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase1. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT2      Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase1. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 32710.77
phase1. Layer M1 wire length = 85.92
phase1. Layer MINT1 wire length = 12131.17
phase1. Layer MINT2 wire length = 15709.35
phase1. Layer MINT3 wire length = 2609.25
phase1. Layer MINT4 wire length = 2168.02
phase1. Layer MINT5 wire length = 0.00
phase1. Layer MSMG1 wire length = 7.07
phase1. Layer MSMG2 wire length = 0.00
phase1. Layer MSMG3 wire length = 0.00
phase1. Layer MSMG4 wire length = 0.00
phase1. Layer MSMG5 wire length = 0.00
phase1. Layer MG1 wire length = 0.00
phase1. Layer MG2 wire length = 0.00
phase1. Total Number of Contacts = 34097
phase1. Via V1_0 count = 17180
phase1. Via VINT1_0 count = 15479
phase1. Via VINT2_0 count = 1013
phase1. Via VINT3_0 count = 421
phase1. Via VINT4_0 count = 2
phase1. Via VINT5_0 count = 2
phase1. Via VSMG1_0 count = 0
phase1. Via VSMG2_0 count = 0
phase1. Via VSMG3_0 count = 0
phase1. Via VSMG4_0 count = 0
phase1. Via VSMG5_0 count = 0
phase1. Via VG1_0 count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   39  Alloctr   40  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  185  Alloctr  187  Proc 2029 

Congestion utilization per direction:
Average vertical track utilization   = 12.26 %
Peak    vertical track utilization   = 53.33 %
Average horizontal track utilization = 10.05 %
Peak    horizontal track utilization = 41.30 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used  184  Alloctr  186  Proc 2029 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[GR: Done] Stage (MB): Used  179  Alloctr  180  Proc   32 
[GR: Done] Total (MB): Used  184  Alloctr  186  Proc 2029 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used   31  Alloctr   31  Proc   32 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 2029 
Using per-layer congestion maps for congestion reduction.
Information: 0.00% of design has horizontal routing density above target_routing_density of 0.80.
Information: 4.75% of design has vertical routing density above target_routing_density of 0.80.
Running placement using 8 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)
coarse place 100% done.
Information: Reducing cell density for 21.5% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.51 to 0.53. (PLACE-030)
Information: Coarse placer weighted wire length estimate = 3.4135e+07
Information: The RC mode used is VR for design 'MulDiv'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5728, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 5728, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
eLpp: using low effort
Warning: turning eLpp off because no active dynamic power scenarios were found
Start transferring placement data.
Information: Automatic timing control is enabled.
DTDP placement: scenario=mode_norm.worst_low.RCmax
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)
coarse place 73% done.
coarse place 82% done.
coarse place 91% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 3.42487e+07
Completed Timing-driven placement, Elapsed time =   0: 0: 3 
Moved 5277 out of 5277 cells, ratio = 1.000000
Total displacement = 2478.060059(um)
Max displacement = 5.941000(um), HFSBUF_1483_1148 (26.497999, 40.904999, 4) => (28.864000, 37.330002, 4)
Displacement histogram:
  0 ~  10% cells displacement <=      0.12(um)
  0 ~  20% cells displacement <=      0.18(um)
  0 ~  30% cells displacement <=      0.23(um)
  0 ~  40% cells displacement <=      0.30(um)
  0 ~  50% cells displacement <=      0.37(um)
  0 ~  60% cells displacement <=      0.46(um)
  0 ~  70% cells displacement <=      0.56(um)
  0 ~  80% cells displacement <=      0.72(um)
  0 ~  90% cells displacement <=      0.96(um)
  0 ~ 100% cells displacement <=      5.94(um)
----------------------------------------------------------------
DFT: number of valid scan chains : 1
DFT: number of failed scan chains : 0
DFT: repartition_method: physical_aware
DFT: reordering_method: timing_friendly
Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/place_opt.design'. (TIM-125)
Information: Design Average RC for design MulDiv  (NEX-011)
Information: r = 39.418938 ohm/um, via_r = 3.392460 ohm/cut, c = 0.084214 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 35.439476 ohm/um, via_r = 3.334062 ohm/cut, c = 0.086218 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'MulDiv'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5728, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 5728, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running DFT optimization using 8 thread(s)
DFT: pre-opt wirelength:  795.277000
DFT: post-opt wirelength: 788.315000
DFT: Timing on scan path is likely to be met after proper buffering.
DFT: number of valid scan chains : 1
DFT: number of failed scan chains : 0
Fixing logic constant
----------------------------------------------------------------
Running legalize_placement
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Start Legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 82 total shapes.
Layer MINT1: cached 0 shapes out of 0 total shapes.
Layer MINT2: cached 0 shapes out of 0 total shapes.
Cached 2745 vias out of 11275 total vias.

Legalizing Top Level Design MulDiv ... 
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Information: Creating classic rule checker.
=====> Processed 37 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     3901.69         5277        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
	To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
	To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   5277
number of references:                37
number of site rows:                 81
number of locations attempted:   145924
number of locations failed:       24324  (16.7%)

Legality of references at locations:
20 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   287       8273      3278 ( 39.6%)       4987      3017 ( 60.5%)  FA_X1
   437       9816      2498 ( 25.4%)       5657      2400 ( 42.4%)  XNOR2_X1
   214       4978      2021 ( 40.6%)       3149      1725 ( 54.8%)  SDFFSNQ_X1
   863      13332      1123 (  8.4%)       6871       958 ( 13.9%)  NAND2_X1
   157       3564       912 ( 25.6%)       2252       876 ( 38.9%)  XOR2_X1
   401       7196       719 ( 10.0%)       3228       589 ( 18.2%)  NOR2_X1
   120       2256       514 ( 22.8%)       1568       485 ( 30.9%)  NAND4_X1
   404       6687       572 (  8.6%)       2988       399 ( 13.4%)  OAI21_X1
   301       5453       520 (  9.5%)       3038       430 ( 14.2%)  AOI21_X1
    60       1160       261 ( 22.5%)        712       234 ( 32.9%)  NAND3_X1

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   287       8273      3278 ( 39.6%)       4987      3017 ( 60.5%)  FA_X1
   214       4978      2021 ( 40.6%)       3149      1725 ( 54.8%)  SDFFSNQ_X1
   437       9816      2498 ( 25.4%)       5657      2400 ( 42.4%)  XNOR2_X1
   157       3564       912 ( 25.6%)       2252       876 ( 38.9%)  XOR2_X1
    60       1160       261 ( 22.5%)        712       234 ( 32.9%)  NAND3_X1
    16        304        70 ( 23.0%)        200        63 ( 31.5%)  BUF_X1
    32        592       154 ( 26.0%)        376       100 ( 26.6%)  NOR4_X1
   120       2256       514 ( 22.8%)       1568       485 ( 30.9%)  NAND4_X1
    18        358        64 ( 17.9%)        230        53 ( 23.0%)  CLKBUF_X1
     5         96        14 ( 14.6%)         48        14 ( 29.2%)  NOR2_X2

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        5277 (40345 total sites)
avg row height over cells:        0.768 um
rms cell displacement:            0.262 um ( 0.34 row height)
rms weighted cell displacement:   0.262 um ( 0.34 row height)
max cell displacement:            1.410 um ( 1.84 row height)
avg cell displacement:            0.223 um ( 0.29 row height)
avg weighted cell displacement:   0.223 um ( 0.29 row height)
number of cells moved:             5277
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U5020 (OAI22_X1)
  Input location: (56.398,34.686)
  Legal location: (56.384,36.096)
  Displacement:   1.410 um ( 1.84 row height)
Cell: U4913 (OAI22_X1)
  Input location: (56.33,29.384)
  Legal location: (56.576,30.72)
  Displacement:   1.358 um ( 1.77 row height)
Cell: U5010 (FA_X1)
  Input location: (60.654,34.42)
  Legal location: (59.584,33.792)
  Displacement:   1.241 um ( 1.62 row height)
Cell: U4050 (INV_X1)
  Input location: (56.29,15.027)
  Legal location: (55.36,15.36)
  Displacement:   0.988 um ( 1.29 row height)
Cell: U4130 (FA_X1)
  Input location: (56.512,23.838)
  Legal location: (55.552,23.808)
  Displacement:   0.960 um ( 1.25 row height)
Cell: U4964 (FA_X1)
  Input location: (60.484,29.33)
  Legal location: (59.584,29.184)
  Displacement:   0.912 um ( 1.19 row height)
Cell: U2433 (XOR2_X1)
  Input location: (59.144,20.853)
  Legal location: (58.24,20.736)
  Displacement:   0.912 um ( 1.19 row height)
Cell: U3689 (INV_X1)
  Input location: (42.608,45.767)
  Legal location: (43.392,45.312)
  Displacement:   0.906 um ( 1.18 row height)
Cell: U4132 (OAI22_X1)
  Input location: (55.882,23.43)
  Legal location: (55.104,23.808)
  Displacement:   0.865 um ( 1.13 row height)
Cell: U3857 (FA_X1)
  Input location: (44.092,54.394)
  Legal location: (44.928,54.528)
  Displacement:   0.847 um ( 1.10 row height)

Completed Legalization, Elapsed time =   0: 0: 1 
Moved 5277 out of 5277 cells, ratio = 1.000000
Total displacement = 1264.029053(um)
Max displacement = 1.698000(um), U5010 (60.653999, 34.419998, 0) => (59.584000, 34.560001, 4)
Displacement histogram:
  0 ~  10% cells displacement <=      0.06(um)
  0 ~  20% cells displacement <=      0.11(um)
  0 ~  30% cells displacement <=      0.15(um)
  0 ~  40% cells displacement <=      0.19(um)
  0 ~  50% cells displacement <=      0.23(um)
  0 ~  60% cells displacement <=      0.27(um)
  0 ~  70% cells displacement <=      0.31(um)
  0 ~  80% cells displacement <=      0.35(um)
  0 ~  90% cells displacement <=      0.40(um)
  0 ~ 100% cells displacement <=      1.70(um)
Information: The net parasitics of block MulDiv are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/place_opt.design'. (TIM-125)
Information: Design Average RC for design MulDiv  (NEX-011)
Information: r = 39.418938 ohm/um, via_r = 3.392460 ohm/cut, c = 0.084736 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 35.439476 ohm/um, via_r = 3.334062 ohm/cut, c = 0.086427 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'MulDiv'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5728, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 5728, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

npo-place-opt optimization Phase 11 Iter  1         0.00        0.00      0.00         0       0.002  27682478.00           0.015       607
Information: The net parasitics of block MulDiv are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/place_opt.design'. (TIM-125)
Information: Design Average RC for design MulDiv  (NEX-011)
Information: r = 39.418938 ohm/um, via_r = 3.392460 ohm/cut, c = 0.084736 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 35.439476 ohm/um, via_r = 3.334062 ohm/cut, c = 0.086427 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (62976 62976)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Information: The RC mode used is VR for design 'MulDiv'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5728, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 5728, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running final optimization step.

npo-place-opt optimization Phase 12 Iter  1       157.18      157.18      0.00         0       0.002  27682478.00           0.015       607
Running GR for RDE Capture
Generating Timing information  
Design  Scenario mode_norm.worst_low.RCmax (Mode mode_norm.worst_low.RCmax Corner mode_norm.worst_low.RCmax)
Estimated unitRes/unitCap :
Layer M1 : Res  46.4286 ohm/um Cap  0.148637 ff/um
Layer MINT1 : Res  46.4286 ohm/um Cap  0.154683 ff/um
Layer MINT2 : Res  46.4286 ohm/um Cap  0.154827 ff/um
Layer MINT3 : Res  46.4286 ohm/um Cap  0.154839 ff/um
Layer MINT4 : Res  46.4286 ohm/um Cap  0.154828 ff/um
Layer MINT5 : Res  46.4286 ohm/um Cap  0.154674 ff/um
Layer MSMG1 : Res  8.03571 ohm/um Cap  0.196653 ff/um
Layer MSMG2 : Res  8.03571 ohm/um Cap  0.184306 ff/um
Layer MSMG3 : Res  8.03571 ohm/um Cap  0.18422 ff/um
Layer MSMG4 : Res  8.03571 ohm/um Cap  0.184207 ff/um
Layer MSMG5 : Res  8.03571 ohm/um Cap  0.184091 ff/um
Layer MG1 : Res  0.892857 ohm/um Cap  0.194736 ff/um
Layer MG2 : Res  0.892857 ohm/um Cap  0.177243 ff/um
Generating Timing information  ... Done
Information: The net parasitics of block MulDiv are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 1965 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.effort_level                                     :	 medium              
global.export_soft_congestion_maps                      :	 false               
global.force_full_effort                                :	 false               
global.macro_boundary_track_utilization                 :	 100                 
global.macro_corner_track_utilization                   :	 100                 
global.timing_driven                                    :	 true                

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MSMG5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used  140  Alloctr  141  Proc    0 
[End of Read DB] Total (MB): Used  146  Alloctr  147  Proc 1965 
Loading timing information to the router from design
Timing information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,63.23,63.74)
Number of routing layers = 13
layer M1, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT1, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT2, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT3, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT4, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT5, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MSMG1, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG2, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG3, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG4, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG5, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MG1, dir Hor, min width = 0.112, min space = 0.112 pitch = 0.224
layer MG2, dir Ver, min width = 0.112, min space = 0.112 pitch = 0.224
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  147  Alloctr  148  Proc 1965 
Net statistics:
Total number of nets     = 5731
Number of nets to route  = 5729
Number of single or zero port nets = 1
1 nets are fully connected,
 of which 1 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build All Nets] Total (MB): Used  149  Alloctr  151  Proc 1965 
Average gCell capacity  0.20	 on layer (1)	 M1
Average gCell capacity  10.68	 on layer (2)	 MINT1
Average gCell capacity  9.87	 on layer (3)	 MINT2
Average gCell capacity  11.75	 on layer (4)	 MINT3
Average gCell capacity  9.88	 on layer (5)	 MINT4
Average gCell capacity  11.76	 on layer (6)	 MINT5
Average gCell capacity  5.45	 on layer (7)	 MSMG1
Average gCell capacity  6.45	 on layer (8)	 MSMG2
Average gCell capacity  5.72	 on layer (9)	 MSMG3
Average gCell capacity  6.45	 on layer (10)	 MSMG4
Average gCell capacity  5.72	 on layer (11)	 MSMG5
Average gCell capacity  1.65	 on layer (12)	 MG1
Average gCell capacity  0.00	 on layer (13)	 MG2
Average number of tracks per gCell 12.06	 on layer (1)	 M1
Average number of tracks per gCell 12.01	 on layer (2)	 MINT1
Average number of tracks per gCell 12.06	 on layer (3)	 MINT2
Average number of tracks per gCell 12.01	 on layer (4)	 MINT3
Average number of tracks per gCell 12.06	 on layer (5)	 MINT4
Average number of tracks per gCell 12.01	 on layer (6)	 MINT5
Average number of tracks per gCell 6.90	 on layer (7)	 MSMG1
Average number of tracks per gCell 6.87	 on layer (8)	 MSMG2
Average number of tracks per gCell 6.90	 on layer (9)	 MSMG3
Average number of tracks per gCell 6.87	 on layer (10)	 MSMG4
Average number of tracks per gCell 6.90	 on layer (11)	 MSMG5
Average number of tracks per gCell 3.45	 on layer (12)	 MG1
Average number of tracks per gCell 3.45	 on layer (13)	 MG2
Number of gCells = 88478
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  151  Alloctr  153  Proc 1965 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    5  Proc    0 
[End of Build Data] Total (MB): Used  151  Alloctr  153  Proc 1965 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  183  Alloctr  185  Proc 1965 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Initial Routing] Total (MB): Used  186  Alloctr  188  Proc 1965 
Initial. Routing result:
Initial. Both Dirs: Overflow =    47 Max = 2 GRCs =    47 (0.35%)
Initial. H routing: Overflow =     8 Max = 2 (GRCs =  1) GRCs =    12 (0.18%)
Initial. V routing: Overflow =    38 Max = 2 (GRCs =  4) GRCs =    35 (0.51%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT1      Overflow =     8 Max = 2 (GRCs =  1) GRCs =    12 (0.18%)
Initial. MINT2      Overflow =    38 Max = 2 (GRCs =  4) GRCs =    35 (0.51%)
Initial. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.4 0.00 0.00 0.40 0.00 0.00 0.12 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MINT1    28.7 9.23 6.86 12.5 9.43 17.1 8.02 3.73 3.09 0.90 0.32 0.00 0.01 0.00
MINT2    23.9 7.41 8.58 9.33 8.70 16.5 6.46 8.30 4.89 1.38 3.98 0.09 0.29 0.04
MINT3    68.0 15.3 8.14 4.61 2.29 1.37 0.13 0.03 0.00 0.00 0.00 0.00 0.00 0.00
MINT4    73.2 12.3 7.74 3.98 1.35 1.01 0.21 0.04 0.04 0.00 0.00 0.00 0.00 0.00
MINT5    99.3 0.60 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    86.2 11.2 1.40 0.82 0.03 0.34 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG2    84.8 14.8 0.29 0.04 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    92.7 7.11 0.07 0.10 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    97.5 2.48 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    98.8 1.20 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    81.0 6.29 2.55 2.45 1.68 2.80 1.15 0.93 0.62 0.18 0.33 0.01 0.02 0.00


Initial. Total Wire Length = 33414.38
Initial. Layer M1 wire length = 48.20
Initial. Layer MINT1 wire length = 9184.92
Initial. Layer MINT2 wire length = 13812.11
Initial. Layer MINT3 wire length = 4950.83
Initial. Layer MINT4 wire length = 3328.92
Initial. Layer MINT5 wire length = 201.47
Initial. Layer MSMG1 wire length = 620.28
Initial. Layer MSMG2 wire length = 725.76
Initial. Layer MSMG3 wire length = 358.00
Initial. Layer MSMG4 wire length = 123.22
Initial. Layer MSMG5 wire length = 60.67
Initial. Layer MG1 wire length = 0.00
Initial. Layer MG2 wire length = 0.00
Initial. Total Number of Contacts = 37027
Initial. Via V1_0 count = 17282
Initial. Via VINT1_0 count = 15346
Initial. Via VINT2_0 count = 2452
Initial. Via VINT3_0 count = 1060
Initial. Via VINT4_0 count = 317
Initial. Via VINT5_0 count = 275
Initial. Via VSMG1_0 count = 207
Initial. Via VSMG2_0 count = 66
Initial. Via VSMG3_0 count = 15
Initial. Via VSMG4_0 count = 7
Initial. Via VSMG5_0 count = 0
Initial. Via VG1_0 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  186  Alloctr  188  Proc 1965 
phase1. Routing result:
phase1. Both Dirs: Overflow =     4 Max = 2 GRCs =     4 (0.03%)
phase1. H routing: Overflow =     3 Max = 2 (GRCs =  1) GRCs =     3 (0.04%)
phase1. V routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT1      Overflow =     3 Max = 2 (GRCs =  1) GRCs =     3 (0.04%)
phase1. MINT2      Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase1. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.4 0.00 0.00 0.40 0.00 0.00 0.12 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MINT1    28.7 9.36 7.04 12.4 9.43 17.0 8.02 3.81 2.92 0.97 0.19 0.00 0.01 0.00
MINT2    24.1 7.41 8.83 9.58 8.60 16.7 6.66 8.08 4.79 1.29 3.91 0.00 0.01 0.00
MINT3    68.9 14.5 7.82 4.64 2.47 1.40 0.16 0.01 0.00 0.00 0.00 0.00 0.00 0.00
MINT4    71.5 12.8 8.10 3.95 1.70 1.20 0.43 0.10 0.09 0.00 0.00 0.00 0.00 0.00
MINT5    98.4 1.37 0.15 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    83.1 13.7 1.67 0.87 0.07 0.47 0.00 0.00 0.00 0.00 0.04 0.00 0.00 0.00
MSMG2    81.5 17.6 0.44 0.31 0.00 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    90.9 8.54 0.35 0.15 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    96.4 3.51 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    98.8 1.20 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    80.1 6.94 2.65 2.49 1.71 2.84 1.18 0.92 0.60 0.17 0.32 0.00 0.00 0.00


phase1. Total Wire Length = 33428.04
phase1. Layer M1 wire length = 48.20
phase1. Layer MINT1 wire length = 9065.22
phase1. Layer MINT2 wire length = 13494.64
phase1. Layer MINT3 wire length = 4794.35
phase1. Layer MINT4 wire length = 3445.87
phase1. Layer MINT5 wire length = 311.62
phase1. Layer MSMG1 wire length = 725.56
phase1. Layer MSMG2 wire length = 874.63
phase1. Layer MSMG3 wire length = 433.13
phase1. Layer MSMG4 wire length = 174.15
phase1. Layer MSMG5 wire length = 60.67
phase1. Layer MG1 wire length = 0.00
phase1. Layer MG2 wire length = 0.00
phase1. Total Number of Contacts = 37943
phase1. Via V1_0 count = 17281
phase1. Via VINT1_0 count = 15342
phase1. Via VINT2_0 count = 2620
phase1. Via VINT3_0 count = 1308
phase1. Via VINT4_0 count = 504
phase1. Via VINT5_0 count = 420
phase1. Via VSMG1_0 count = 330
phase1. Via VSMG2_0 count = 105
phase1. Via VSMG3_0 count = 26
phase1. Via VSMG4_0 count = 7
phase1. Via VSMG5_0 count = 0
phase1. Via VG1_0 count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   39  Alloctr   40  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  186  Alloctr  188  Proc 1965 

Congestion utilization per direction:
Average vertical track utilization   = 13.12 %
Peak    vertical track utilization   = 53.33 %
Average horizontal track utilization = 11.36 %
Peak    horizontal track utilization = 50.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used  185  Alloctr  187  Proc 1965 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[GR: Done] Stage (MB): Used  180  Alloctr  181  Proc    0 
[GR: Done] Total (MB): Used  185  Alloctr  187  Proc 1965 
Updating the database ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Global Routing] Stage (MB): Used   31  Alloctr   31  Proc    0 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 1965 
time.estimate_sized_nets true
Doing RDE Capture
Information: Freeing timing information from routing. (ZRT-574)
Information: Design MulDiv has 5730 nets, 5728 global routed, 0 detail routed. (NEX-024)
NEX: gr/dr coup map average coverRate for layer#1: 0.262745
Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/place_opt.design'. (TIM-125)
Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/place_opt.design'. (TIM-125)
Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/place_opt.design'. (TIM-125)
Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/place_opt.design'. (TIM-125)
Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/place_opt.design'. (TIM-125)
Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/place_opt.design'. (TIM-125)
Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/place_opt.design'. (TIM-125)
Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/place_opt.design'. (TIM-125)
Begin building search trees for block MulDiv:MulDiv/place_opt.design
Done building search trees for block MulDiv:MulDiv/place_opt.design (time 0s)

npo-place-opt optimization Phase 13 Iter  1         0.00        0.00      0.00         0       0.002  27682478.00           0.016       607
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Information: RDE mode is turned on. (TIM-124)
Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/place_opt.design'. (TIM-125)
Information: The RC mode used is RDE for design 'MulDiv'. (NEX-022)
Information: Design Average RC for design MulDiv  (NEX-011)
Information: r = 39.418938 ohm/um, via_r = 3.392460 ohm/cut, c = 0.084736 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 35.439476 ohm/um, via_r = 3.334062 ohm/cut, c = 0.086427 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5728, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 5728, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled

Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
npo-place-opt optimization Phase 15 Iter  1         0.00        0.00      0.00         0       0.002  27682478.00           0.016       607
npo-place-opt optimization Phase 15 Iter  2         0.00        0.00      0.00         0       0.002  27682478.00           0.016       607

CCL: Total Usage Adjustment : 1
INFO: Derive row count 20 from GR congestion map (83/4)
INFO: Derive col count 20 from GR congestion map (82/4)
Convert timing mode ...
npo-place-opt optimization Phase 16 Iter  1         0.00        0.00      0.00         0       0.002  27682478.00           0.016       607
Info: place_opt CCD Max prepone offset set to 100.000000 (user unit), Max postpone offset set to 66.666664 (user unit)

************************************************************
* CTS STEP: Useful skew computation
************************************************************

Initial QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = -0.031668, TNS = -0.247489, NVP = 37
    Design (hold) WNHS = -0.068976, TNHS = -3.510135, NHVP = 213

    Scenario mode_norm.slow.RCmax (setup) WNS = 22.2827, TNS = 0, NVP = 0
    Scenario mode_norm.worst_low.RCmax (setup) WNS = -31.6677, TNS = -247.489, NVP = 37
    Scenario mode_norm.fast.RCmin_bc (hold) WNHS = -68.976, TNHS = -3510.14, NHVP = 213
    Scenario mode_norm.slow.RCmax
       Path Group clock  WNS = 22.282749, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 122.328636, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 140.072189, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group clock  WNS = -31.667709, TNS = -247.488648, NVP = 37
       Path Group REGOUT  WNS = 94.481346, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 123.701347, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group clock  WNHS = -68.975975, TNHS = -3510.135096, NHVP = 213
       Path Group REGIN  WNHS = 100.304123, TNHS = 0.000000, NHVP = 0
       Path Group REGOUT  WNHS = 110.768433, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------

CCD-Info: Computing Useful Skew For All Scenarios...
Information: 'mode_norm.worst_low.RCmax' is identified as primary corner for initial clock tree building. (CTS-103)
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
CCD-Info: Optimizing Useful Skew For All Scenarios...

Final QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = -0.002113, TNS = -0.007121, NVP = 7
    Design (hold) WNHS = -0.068976, TNHS = -3.664375, NHVP = 227

    Scenario mode_norm.slow.RCmax (setup) WNS = 48.5941, TNS = 0, NVP = 0
    Scenario mode_norm.worst_low.RCmax (setup) WNS = -2.11284, TNS = -7.12073, NVP = 7
    Scenario mode_norm.fast.RCmin_bc (hold) WNHS = -68.976, TNHS = -3664.37, NHVP = 227
    Scenario mode_norm.slow.RCmax
       Path Group clock  WNS = 48.594116, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 122.328636, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 140.072189, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group clock  WNS = -2.112836, TNS = -7.120728, NVP = 7
       Path Group REGOUT  WNS = 94.481346, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 123.701347, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group clock  WNHS = -68.975975, TNHS = -3664.374733, NHVP = 227
       Path Group REGIN  WNHS = 96.717239, TNHS = 0.000000, NHVP = 0
       Path Group REGOUT  WNHS = 110.768433, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------

CCD-Info: Useful Skew Computation found predictable timing improvement after CTS
CCD-Info: Useful Skew Optimization committed
CTS: CPUTIME for useful skew computation: 00:00:09.84u 00:00:00.14s 00:00:01.93e: 
npo-place-opt optimization Phase 16 Iter  2         0.00        0.00      0.00         0       0.002  27682478.00           0.017       607
npo-place-opt optimization Phase 16 Iter  3         0.00        0.00      0.00         0       0.002  27682478.00           0.017       607
npo-place-opt optimization Phase 16 Iter  4         0.00        0.00      0.00         0       0.002  27682478.00           0.017       607
npo-place-opt optimization Phase 16 Iter  5         0.00        0.00      0.00         0       0.002  27682478.00           0.017       607
Info: place_opt CCD Max prepone offset set to 200.000000 (user unit), Max postpone offset set to 133.333328 (user unit)

************************************************************
* CTS STEP: Useful skew computation
************************************************************

Initial QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = -0.002113, TNS = -0.007121, NVP = 7
    Design (hold) WNHS = -0.068976, TNHS = -3.664375, NHVP = 227

    Scenario mode_norm.slow.RCmax (setup) WNS = 48.5941, TNS = 0, NVP = 0
    Scenario mode_norm.worst_low.RCmax (setup) WNS = -2.11284, TNS = -7.12073, NVP = 7
    Scenario mode_norm.fast.RCmin_bc (hold) WNHS = -68.976, TNHS = -3664.37, NHVP = 227
    Scenario mode_norm.slow.RCmax
       Path Group clock  WNS = 48.594116, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 122.328636, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 140.072189, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group clock  WNS = -2.112836, TNS = -7.120728, NVP = 7
       Path Group REGOUT  WNS = 94.481346, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 123.701347, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group clock  WNHS = -68.975975, TNHS = -3664.374733, NHVP = 227
       Path Group REGIN  WNHS = 96.717239, TNHS = 0.000000, NHVP = 0
       Path Group REGOUT  WNHS = 110.768433, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------

CCD-Info: Computing Useful Skew For All Scenarios...
Information: 'mode_norm.worst_low.RCmax' is identified as primary corner for initial clock tree building. (CTS-103)
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
CCD-Info: Optimizing Useful Skew For All Scenarios...

Final QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = -0.002113, TNS = -0.007121, NVP = 7
    Design (hold) WNHS = -0.068976, TNHS = -3.664375, NHVP = 227

    Scenario mode_norm.slow.RCmax (setup) WNS = 48.5941, TNS = 0, NVP = 0
    Scenario mode_norm.worst_low.RCmax (setup) WNS = -2.11284, TNS = -7.12073, NVP = 7
    Scenario mode_norm.fast.RCmin_bc (hold) WNHS = -68.976, TNHS = -3664.37, NHVP = 227
    Scenario mode_norm.slow.RCmax
       Path Group clock  WNS = 48.594116, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 122.328636, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 140.072189, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group clock  WNS = -2.112836, TNS = -7.120728, NVP = 7
       Path Group REGOUT  WNS = 94.481346, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 123.701347, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group clock  WNHS = -68.975975, TNHS = -3664.374733, NHVP = 227
       Path Group REGIN  WNHS = 96.717239, TNHS = 0.000000, NHVP = 0
       Path Group REGOUT  WNHS = 110.768433, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------

CCD-Info: Useful Skew Computation found no predictable timing improvement after CTS
CCD-Info: Useful Skew Optimization NOT committed
CTS: CPUTIME for useful skew computation: 00:00:12.03u 00:00:00.25s 00:00:02.32e: 
npo-place-opt optimization Phase 16 Iter  6         0.00        0.00      0.00         0       0.002  27682478.00           0.017       607
npo-place-opt optimization Phase 16 Iter  7         0.00        0.00      0.00         0       0.002  27711872.00           0.018       607
npo-place-opt optimization Phase 16 Iter  8         0.00        0.00      0.00         0       0.002  27711872.00           0.018       607
npo-place-opt optimization Phase 16 Iter  9         0.00        0.00      0.00         0       0.002  27711872.00           0.019       607
npo-place-opt optimization Phase 16 Iter 10         0.00        0.00      0.00         0       0.002  27711872.00           0.019       607
npo-place-opt optimization Phase 16 Iter 11         0.00        0.00      0.00         0       0.002  27711872.00           0.019       607
npo-place-opt optimization Phase 16 Iter 12         0.00        0.00      0.00         0       0.002  27711872.00           0.020       607
npo-place-opt optimization Phase 16 Iter 13         0.00        0.00      0.00         0       0.002  27711872.00           0.020       607
Info: place_opt CCD Max prepone offset set to 300.000000 (user unit), Max postpone offset set to 200.000000 (user unit)

************************************************************
* CTS STEP: Useful skew computation
************************************************************

Initial QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 0.000214, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.068976, TNHS = -3.667196, NHVP = 227

    Scenario mode_norm.slow.RCmax (setup) WNS = 48.5941, TNS = 0, NVP = 0
    Scenario mode_norm.worst_low.RCmax (setup) WNS = 0.21413, TNS = 0, NVP = 0
    Scenario mode_norm.fast.RCmin_bc (hold) WNHS = -68.976, TNHS = -3667.2, NHVP = 227
    Scenario mode_norm.slow.RCmax
       Path Group clock  WNS = 48.594116, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 122.328636, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 140.072189, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group clock  WNS = 0.214130, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 93.756554, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 123.701347, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group clock  WNHS = -68.975975, TNHS = -3667.195956, NHVP = 227
       Path Group REGIN  WNHS = 96.717239, TNHS = 0.000000, NHVP = 0
       Path Group REGOUT  WNHS = 110.768433, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------

CCD-Info: Computing Useful Skew For All Scenarios...
Information: 'mode_norm.worst_low.RCmax' is identified as primary corner for initial clock tree building. (CTS-103)
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
CCD-Info: Optimizing Useful Skew For All Scenarios...

Final QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 0.000214, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.068976, TNHS = -3.667196, NHVP = 227

    Scenario mode_norm.slow.RCmax (setup) WNS = 48.5941, TNS = 0, NVP = 0
    Scenario mode_norm.worst_low.RCmax (setup) WNS = 0.21413, TNS = 0, NVP = 0
    Scenario mode_norm.fast.RCmin_bc (hold) WNHS = -68.976, TNHS = -3667.2, NHVP = 227
    Scenario mode_norm.slow.RCmax
       Path Group clock  WNS = 48.594116, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 122.328636, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 140.072189, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group clock  WNS = 0.214130, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 93.756554, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 123.701347, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group clock  WNHS = -68.975975, TNHS = -3667.195956, NHVP = 227
       Path Group REGIN  WNHS = 96.717239, TNHS = 0.000000, NHVP = 0
       Path Group REGOUT  WNHS = 110.768433, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------

CCD-Info: Useful Skew Computation found no predictable timing improvement after CTS
CCD-Info: Useful Skew Optimization NOT committed
CTS: CPUTIME for useful skew computation: 00:00:12.60u 00:00:00.26s 00:00:02.48e: 
npo-place-opt optimization Phase 16 Iter 14         0.00        0.00      0.00         0       0.002  27711872.00           0.020       607

npo-place-opt optimization Phase 17 Iter  1         0.00        0.00      0.00         0       0.002  27711872.00           0.020       607

npo-place-opt optimization Phase 18 Iter  1         0.00        0.00      0.00         0       0.002  27678650.00           0.020       607
Layer bins has 1 layers:
--------------------------------------------
Layer bin    = 0
Routing rule = { MinLayer = MSMG1(15)  MaxLayer = MSMG5(23)  MaxVoltg = uninit }
Delay per mm = [0.176 0.148]
Stage delay  = [0.007575 0.005336] (ns)
Stage length = [43 36] (um)
Demand cost  = 1.000000
--------------------------------------------
CCL: Total Usage Adjustment : 1
INFO: Derive row count 20 from GR congestion map (83/4)
INFO: Derive col count 20 from GR congestion map (82/4)
Convert timing mode ...
APS-LP[ 1 ]: Congestion map has been initialized.
APS-LP[ 1 ]: Limited TNS improvement, skip congestion update ...
APS-LP[ 1 ]: 0 block nets promoted to bin 0 (0 - 0)

npo-place-opt optimization Phase 19 Iter  1         0.00        0.00      0.00         0       0.002  27678650.00           0.021       607
Layer bins has 1 layers:
--------------------------------------------
Layer bin    = 0
Routing rule = { MinLayer = MSMG1(15)  MaxLayer = MSMG5(23)  MaxVoltg = uninit }
Delay per mm = [0.176 0.148]
Stage delay  = [0.007575 0.005336] (ns)
Stage length = [43 36] (um)
Demand cost  = 1.000000
--------------------------------------------
APS-LA[ 1 ]: 0 block nets demoted in bin 0 (0 - 0) 

Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
npo-place-opt optimization Phase 20 Iter  1         0.00        0.00      0.00         0       0.002  27678650.00           0.021       607

npo-place-opt optimization Phase 21 Iter  1         0.00        0.00      0.00         0       0.002  27422358.00           0.021       607

npo-place-opt optimization Phase 22 Iter  1         0.00        0.00      0.00         0       0.002  27259740.00           0.021       607
Information: Design Fusion Restructuring targeted 4825 cells out of which 0 are not optimizable. (OPT-800)
Information: Restored 0 timer status, 225 app options, 5 tcl gvars, 0 env vars

Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
npo-place-opt optimization Phase 23 Iter  1         0.00        0.00      0.00         0       0.002  27168524.00           0.021       607
npo-place-opt optimization Phase 23 Iter  2         0.00        0.00      0.00         0       0.002  27168524.00           0.021       607

npo-place-opt optimization Phase 24 Iter  1         0.00        0.00      0.00         0       0.002  27168524.00           0.021       607

Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
npo-place-opt optimization Phase 25 Iter  1         0.00        0.00      0.00         0       0.002  27168524.00           0.021       607

npo-place-opt optimization Phase 26 Iter  1         0.00        0.00      0.00         0       0.002  27146388.00           0.022       607

npo-place-opt optimization Phase 27 Iter  1         0.00        0.00      0.00         0       0.002  27146388.00           0.022       607
npo-place-opt optimization Phase 27 Iter  2         0.00        0.00      0.00         0       0.002  27146388.00           0.022       607

npo-place-opt optimization Phase 28 Iter  1         0.00        0.00      0.00         0       0.002  27146388.00           0.022       607

npo-place-opt optimization Phase 29 Iter  1         0.00        0.00      0.00         0       0.002  27146388.00           0.022       607
Warning: No tie cell is available for constant fixing. (OPT-200)

npo-place-opt optimization Phase 30 Iter  1         0.00        0.00      0.00         0       0.002  27146388.00           0.022       607
Number of feedthrough buffers added 0

npo-place-opt optimization Phase 31 Iter  1         0.00        0.00      0.00         0       0.002  27146388.00           0.022       607
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 82 total shapes.
Layer MINT1: cached 0 shapes out of 0 total shapes.
Layer MINT2: cached 0 shapes out of 0 total shapes.
Cached 2745 vias out of 11275 total vias.

Legalizing Top Level Design MulDiv ... 
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Information: Creating classic rule checker.
=====> Processed 36 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     3901.69         5196        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   5196
number of references:                36
number of site rows:                 81
number of locations attempted:   123135
number of locations failed:       14868  (12.1%)

Legality of references at locations:
19 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   287       5248      1641 ( 31.3%)       2738      1272 ( 46.5%)  FA_X1
   439       7783      1397 ( 17.9%)       3697      1123 ( 30.4%)  XNOR2_X1
   214       3698      1251 ( 33.8%)       1645       815 ( 49.5%)  SDFFSNQ_X1
   865      12596       965 (  7.7%)       6061       677 ( 11.2%)  NAND2_X1
   413       6826       646 (  9.5%)       2908       450 ( 15.5%)  NOR2_X1
   155       3126       543 ( 17.4%)       1452       466 ( 32.1%)  XOR2_X1
   120       2248       551 ( 24.5%)       1488       430 ( 28.9%)  NAND4_X1
   295       4710       456 (  9.7%)       2655       298 ( 11.2%)  AOI21_X1
   399       6325       489 (  7.7%)       2756       265 (  9.6%)  OAI21_X1
    59       1288       283 ( 22.0%)        696       237 ( 34.1%)  NAND3_X1

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   214       3698      1251 ( 33.8%)       1645       815 ( 49.5%)  SDFFSNQ_X1
   287       5248      1641 ( 31.3%)       2738      1272 ( 46.5%)  FA_X1
    11        216        60 ( 27.8%)        168        55 ( 32.7%)  NAND2_X2
   120       2248       551 ( 24.5%)       1488       430 ( 28.9%)  NAND4_X1
    59       1288       283 ( 22.0%)        696       237 ( 34.1%)  NAND3_X1
    11        183        38 ( 20.8%)        127        36 ( 28.3%)  AND2_X1
    32        696       155 ( 22.3%)        416        98 ( 23.6%)  NOR4_X1
   155       3126       543 ( 17.4%)       1452       466 ( 32.1%)  XOR2_X1
   439       7783      1397 ( 17.9%)       3697      1123 ( 30.4%)  XNOR2_X1
     7        111        24 ( 21.6%)         47         8 ( 17.0%)  CLKBUF_X1

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        5196 (39904 total sites)
avg row height over cells:        0.768 um
rms cell displacement:            0.092 um ( 0.12 row height)
rms weighted cell displacement:   0.092 um ( 0.12 row height)
max cell displacement:            1.152 um ( 1.50 row height)
avg cell displacement:            0.019 um ( 0.02 row height)
avg weighted cell displacement:   0.019 um ( 0.02 row height)
number of cells moved:              426
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: SGI20_3386 (XOR2_X1)
  Input location: (44.032,42.24)
  Legal location: (42.88,42.24)
  Displacement:   1.152 um ( 1.50 row height)
Cell: SGI28_3385 (XNOR2_X1)
  Input location: (45.312,42.24)
  Legal location: (44.224,42.24)
  Displacement:   1.088 um ( 1.42 row height)
Cell: U5250 (NAND2_X1)
  Input location: (34.688,46.848)
  Legal location: (35.776,46.848)
  Displacement:   1.088 um ( 1.42 row height)
Cell: SGI207_3365 (INV_X1)
  Input location: (21.952,20.736)
  Legal location: (22.208,21.504)
  Displacement:   0.810 um ( 1.05 row height)
Cell: SGI247_3339 (OAI22_X1)
  Input location: (31.296,29.952)
  Legal location: (31.488,29.184)
  Displacement:   0.792 um ( 1.03 row height)
Cell: SGI226_3485 (NAND2_X1)
  Input location: (22.912,14.592)
  Legal location: (23.104,15.36)
  Displacement:   0.792 um ( 1.03 row height)
Cell: SGI227_3486 (NAND2_X1)
  Input location: (22.912,14.592)
  Legal location: (23.104,13.824)
  Displacement:   0.792 um ( 1.03 row height)
Cell: SGI229_3333 (NAND2_X1)
  Input location: (44.864,29.952)
  Legal location: (45.056,29.184)
  Displacement:   0.792 um ( 1.03 row height)
Cell: SGI224_3481 (NAND2_X1)
  Input location: (24.832,13.056)
  Legal location: (25.024,12.288)
  Displacement:   0.792 um ( 1.03 row height)
Cell: SGI248_3340 (OAI21_X1)
  Input location: (31.296,29.952)
  Legal location: (31.488,30.72)
  Displacement:   0.792 um ( 1.03 row height)

Information: The net parasitics of block MulDiv are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/place_opt.design'. (TIM-125)
Information: The RC mode used is RDE for design 'MulDiv'. (NEX-022)
Information: Design Average RC for design MulDiv  (NEX-011)
Information: r = 39.418938 ohm/um, via_r = 3.392460 ohm/cut, c = 0.084715 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 35.440147 ohm/um, via_r = 3.334077 ohm/cut, c = 0.086420 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5647, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 5647, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled

npo-place-opt optimization Phase 32 Iter  1         0.90        0.90      0.00         0       0.002  27146388.00           0.022       607
Layer bins has 1 layers:
--------------------------------------------
Layer bin    = 0
Routing rule = { MinLayer = MSMG1(15)  MaxLayer = MSMG5(23)  MaxVoltg = uninit }
Delay per mm = [0.176 0.148]
Stage delay  = [0.007575 0.005336] (ns)
Stage length = [43 36] (um)
Demand cost  = 1.000000
--------------------------------------------
APS-LA[ 1 ]: 0 block nets demoted in bin 0 (0 - 0) 

Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
npo-place-opt optimization Phase 33 Iter  1         0.90        0.90      0.00         0       0.002  27146388.00           0.022       607
npo-place-opt optimization Phase 33 Iter  2         0.90        0.90      0.00         0       0.002  27146388.00           0.022       607
npo-place-opt optimization Phase 33 Iter  3         0.90        0.90      0.00         0       0.002  27146388.00           0.022       607
npo-place-opt optimization Phase 33 Iter  4         0.90        0.90      0.00         0       0.002  27146388.00           0.022       607
npo-place-opt optimization Phase 33 Iter  5         0.00        0.00      0.00         0       0.002  27178682.00           0.023       607

Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
npo-place-opt optimization Phase 34 Iter  1         0.00        0.00      0.00         0       0.002  27178682.00           0.023       607
npo-place-opt optimization Phase 34 Iter  2         0.00        0.00      0.00         0       0.002  27178682.00           0.023       607

npo-place-opt optimization Phase 35 Iter  1         0.00        0.00      0.00         0       0.002  27178682.00           0.023       607
npo-place-opt optimization Phase 35 Iter  2         0.00        0.00      0.00         0       0.002  27178682.00           0.023       607

npo-place-opt optimization Phase 36 Iter  1         0.00        0.00      0.00         0       0.002  27178682.00           0.023       607
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 82 total shapes.
Layer MINT1: cached 0 shapes out of 0 total shapes.
Layer MINT2: cached 0 shapes out of 0 total shapes.
Cached 2745 vias out of 11275 total vias.

Legalizing Top Level Design MulDiv ... 
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Information: Creating classic rule checker.
=====> Processed 36 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     3901.69         5202        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   5202
number of references:                36
number of site rows:                 81
number of locations attempted:   116263
number of locations failed:       13461  (11.6%)

Legality of references at locations:
19 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   287       5232      1627 ( 31.1%)       2714      1252 ( 46.1%)  FA_X1
   439       7351      1277 ( 17.4%)       3537      1006 ( 28.4%)  XNOR2_X1
   214       3554      1206 ( 33.9%)       1581       776 ( 49.1%)  SDFFSNQ_X1
   866      11906       912 (  7.7%)       5861       597 ( 10.2%)  NAND2_X1
   413       6154       563 (  9.1%)       2716       365 ( 13.4%)  NOR2_X1
   155       2614       459 ( 17.6%)       1340       380 ( 28.4%)  XOR2_X1
   120       1936       440 ( 22.7%)       1288       313 ( 24.3%)  NAND4_X1
   295       4598       448 (  9.7%)       2639       293 ( 11.1%)  AOI21_X1
   399       6021       477 (  7.9%)       2716       238 (  8.8%)  OAI21_X1
    59        976       197 ( 20.2%)        552       150 ( 27.2%)  NAND3_X1

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   214       3554      1206 ( 33.9%)       1581       776 ( 49.1%)  SDFFSNQ_X1
   287       5232      1627 ( 31.1%)       2714      1252 ( 46.1%)  FA_X1
    10        184        45 ( 24.5%)        136        34 ( 25.0%)  NAND2_X2
    11        183        38 ( 20.8%)        127        36 ( 28.3%)  AND2_X1
   120       1936       440 ( 22.7%)       1288       313 ( 24.3%)  NAND4_X1
    59        976       197 ( 20.2%)        552       150 ( 27.2%)  NAND3_X1
   155       2614       459 ( 17.6%)       1340       380 ( 28.4%)  XOR2_X1
   439       7351      1277 ( 17.4%)       3537      1006 ( 28.4%)  XNOR2_X1
    13        216        31 ( 14.4%)         48        21 ( 43.8%)  CLKBUF_X2
    32        520       109 ( 21.0%)        328        55 ( 16.8%)  NOR4_X1

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        5202 (39932 total sites)
avg row height over cells:        0.768 um
rms cell displacement:            0.007 um ( 0.01 row height)
rms weighted cell displacement:   0.007 um ( 0.01 row height)
max cell displacement:            0.192 um ( 0.25 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:               21
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U5700 (INV_X1)
  Input location: (29.696,26.88)
  Legal location: (29.888,26.88)
  Displacement:   0.192 um ( 0.25 row height)
Cell: U6256 (OAI22_X1)
  Input location: (29.248,26.88)
  Legal location: (29.44,26.88)
  Displacement:   0.192 um ( 0.25 row height)
Cell: U2384 (NOR4_X1)
  Input location: (38.208,8.448)
  Legal location: (38.016,8.448)
  Displacement:   0.192 um ( 0.25 row height)
Cell: U5757 (NAND2_X1)
  Input location: (29.888,26.88)
  Legal location: (30.08,26.88)
  Displacement:   0.192 um ( 0.25 row height)
Cell: HFSINV_2786_1200 (INV_X2)
  Input location: (38.656,9.216)
  Legal location: (38.848,9.216)
  Displacement:   0.192 um ( 0.25 row height)
Cell: U2180 (NOR2_X1)
  Input location: (38.208,9.216)
  Legal location: (38.08,9.216)
  Displacement:   0.128 um ( 0.17 row height)
Cell: ZBUF_inst_3550 (CLKBUF_X1)
  Input location: (38.144,4.608)
  Legal location: (38.272,4.608)
  Displacement:   0.128 um ( 0.17 row height)
Cell: U5648 (INV_X1)
  Input location: (28.672,26.88)
  Legal location: (28.544,26.88)
  Displacement:   0.128 um ( 0.17 row height)
Cell: U2179 (INV_X1)
  Input location: (38.464,9.216)
  Legal location: (38.336,9.216)
  Displacement:   0.128 um ( 0.17 row height)
Cell: U6168 (NOR2_X1)
  Input location: (29.504,24.576)
  Legal location: (29.376,24.576)
  Displacement:   0.128 um ( 0.17 row height)

Information: The net parasitics of block MulDiv are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/place_opt.design'. (TIM-125)
Information: The RC mode used is RDE for design 'MulDiv'. (NEX-022)
Information: Design Average RC for design MulDiv  (NEX-011)
Information: r = 39.418938 ohm/um, via_r = 3.392460 ohm/cut, c = 0.084736 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 35.439476 ohm/um, via_r = 3.334062 ohm/cut, c = 0.086427 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5653, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 5653, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

npo-place-opt optimization Phase 37 Iter  1         0.00        0.00      0.00         0       0.002  27178682.00           0.024       607

npo-place-opt optimization Phase 38 Iter  1         0.00        0.00      0.00         0       0.002  27178682.00           0.024       607
Number of feedthrough buffers added 0
Enable dominated scenarios

npo-place-opt optimization complete                 0.00        0.00      0.00         0       0.002  27178682.00           0.024       607
Co-efficient Ratio Summary:
4.193423486885  6.578029454968  2.479620568405  7.744198340401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  5.875709400933  9.863527994286  6.078641064085  2.744205841123  8.318184904907
9.699227807713  2.464614231292  1.382361502454  9.387195829619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  2.634863741094  2.700236838216  3.840978164440  3.750203553169  7.663427142299
6.212203948680  7.759669754195  7.862234337945  0.402398777150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  5.005565008244  5.867797126057  7.173312485364  9.669816499761  7.591456647087
7.632108174996  7.679069344554  9.831305569868  1.878816617928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  3.945847189655  4.570834048498  5.624396908820  7.826854753678  4.759102718263
5.409029707007  2.609814933062  0.626133819802  6.381687452919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  9.143298022107  9.584650880450  2.041245487119  3.921167367338  0.650457982345
9.472450783139  3.368443251133  4.897170406269  6.860159844452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  6.357636465224  8.244550201877  3.504395005451  1.682710912888  7.173402818510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  2.307569009371  1.017129346251  5.811036366269  5.826737183342  4.349352392435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563451201  4.562360277518  1.265498355948  0.417287013533  1.833879765081  6.448526837188
4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.324216938770  3.219336789997  2.300696505363  0.754102730179  1.961428711696  2.781372441418
3.355377713385  9.437914500278  9.136717359111  9.020201908464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  5.067157998619  7.452886509841  1.902344624529  5.623404559547  7.269332108696
3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730247963  1.945414574418  7.540599341243  0.000870017956  5.833781856721  4.754556389445
4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  2.989463738718  4.029707617980  9.406186796875  2.789961961318  0.723263514657
8.793227843306  8.918136957978  5.103610734138  4.141097970014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  5.714954840238  7.977248306922  5.095314759611  1.512378770128  7.396861820513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  6.959717387880  5.817016680636  2.343056822627  0.037323005045  0.494759340392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377260982  3.652834062614  4.295439638167  6.652007157320  4.022912751365  6.796628802757  0.618531711981
3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345947245  8.902409336848  4.394994489711  3.206885686014  9.244540449693  4.051118609534  5.907686519704  1.709581191590
0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  3.718510993956  2.708373361785  2.772683894677  4.394417116996  9.532895691577  6.656789009097  9.409792858072  6.136962213139
7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269582673  0.883342434938  3.292435021621  6.918317961214  2.422527731115  8.424339882351  9.141715134967  1.286116002201  9.569288260313  2.585811402480
2.551363135935  9.521353540756  3.451201280412  3.477518126530  0.052200041776  0.313533183387  2.465081644855  7.737188484837  3.112548293680  1.055033867149  6.849199421230  5.316706689520  7.270635530810  7.178456560747  1.109952751474
3.640423276467  6.979434932421  6.938770155119  9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893602913670  4.358397302020  9.208550136931  1.495637846745  7.734041317127  4.721495581592
0.740044433141  4.637138041352  4.984361330991  0.198619745279  8.206103190282  7.924529562340  7.259547726936  3.008696336740  3.103784709364  1.515702741133  8.862228094424  6.976746762040  5.921507580218  9.647386389440  1.463806053161
0.419342160515  5.657803817373  0.247963928727  7.774418754040  1.048505000035  3.317956583378  4.556721475458  7.289445438746  1.656592121786  3.901793750587  6.026219480093  3.986439199079  1.607332496408  5.274424834112  3.831885160490
7.969922504952  3.246462397350  4.138237024476  6.938718502961  9.314242940666  9.096875278996  4.661318072329  4.414657879322  4.787635891811  2.219113510369  8.700901214109  4.270100970423  1.384554606444  0.375023305316  9.766319284229
9.621220118049  0.775967849640  7.786224307925  7.040238897715  0.003284509589  7.059611151237  1.470128739689  2.720513551216  9.827835139826  8.118372519099  9.047071440824  4.586856009207  2.717898038536  4.966984699976  1.759112134708
7.763210631670  6.767907808686  6.983131420117  0.187880681792  8.323007234353  9.122627003732  6.705045049478  0.240392817363  1.613985254405  4.410021006611  2.831009658965  5.457160791441  3.562996480882  0.782688425367  8.475987741826
3.540902794981  7.260982367537  4.062614255111  4.638167765291  9.918747402249  5.051365679662  1.502757061856  2.611981344610  3.618147231210  7.158167536577  8.452232982210  7.958542372010  6.204681338711  9.392119786733  8.065012268234
5.947245892594  9.336848431743  4.489711156256  0.686014024445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814269005588  5.174347126522  4.824532405591  7.350996670545  1.168274301288  8.717317771851
0.993956272181  3.361785279512  3.894677265019  2.116996053270  7.452994665626  2.309097940979  5.558072613699  3.113139776351  0.072170962525  4.751594741769  2.778560020937  1.101899230496  3.581660566626  9.582676788334  2.434902729243
5.021621664917  7.961214232583  7.731115668541  4.082351214162  8.035616128669  3.802201956928  4.260313258584  4.502480255136  3.135935952135  3.540756345120  3.994040147751  8.126626131365  0.041285631353  3.183380946508  1.644829173718
8.484837384330  8.293680195834  3.867149402753  5.421230831661  0.900762727011  2.330810717845  2.560747110998  5.851474364042  3.276467697943  4.932421693877  2.869747798999  7.230146956307  5.075977103017  9.196145841169  6.278104734141
8.335537515565  0.943790989360  2.913670264254  5.902020920846  4.997847149511  7.746745773404  7.317127472142  1.981592074004  4.433141463713  8.041352498436  3.047759219861  9.745365093377  3.190702992452  9.562344025954  7.726900700869
6.336740310378  4.709364151570  2.741133615647  6.694424697665  0.523956592108  7.480218964738  2.389440146383  2.453161041934  2.160515565780  3.817373024796  5.635585977441  8.754136377517  5.000555531795  6.583372755672  1.475422128944
5.438746165659  2.121786390179  3.750587431046  7.080093398634  3.950985160781  2.396408527442  0.834112383181  1.560490796992  2.502608324646  2.395006413823  9.739980893871  8.402057104181  2.940186109687  5.278990766131  8.072393841465
7.879322478763  5.891811221911  3.510369609637  3.414109427001  4.844388138404  5.006444037502  0.605316976634  5.884229962122  0.116795077596  7.847396778622  6.012439904023  8.797801273085  4.509009905961  1.151231447012  8.739653672051
3.551216982783  5.139826811837  2.519099733344  3.640824458676  0.973162271738  9.438536496698  1.999976175914  8.734708776321  0.639326676790  7.806332698313  3.135621218788  0.581888005067  7.234873112262  7.003736970504  5.049442424039
2.817363161398  5.254405441002  1.006611012747  1.858965545707  4.665306356248  7.880882078268  5.725367847591  3.341826354090  2.792637726098  2.365283406261  6.960625663816  7.665387164531  7.402769705136  5.679666450275  7.061820661198

npo-place-opt final QoR
_______________________
Scenario Mapping Table
1: mode_norm.fast.RCmin
2: mode_norm.fast.RCmin_bc
3: mode_norm.slow.RCmax
4: mode_norm.worst_low.RCmax

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clock
8: FEEDTHROUGH
9: REGIN
10: REGOUT

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0000     0.0000      0
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -   0.0000     0.0000      0
    2   8        -          -   0.0000     0.0000      0
    2   9        -          -   0.0000     0.0000      0
    2  10        -          -   0.0000     0.0000      0
    3   1   0.0000     0.0000        -          -      -
    3   2   0.0000     0.0000        -          -      -
    3   3   0.0000     0.0000        -          -      -
    3   4   0.0000     0.0000        -          -      -
    3   5   0.0000     0.0000        -          -      -
    3   6   0.0000     0.0000        -          -      -
    3   7   0.0000     0.0000        -          -      -
    3   8   0.0000     0.0000        -          -      -
    3   9   0.0000     0.0000        -          -      -
    3  10   0.0000     0.0000        -          -      -
    4   1   0.0000     0.0000        -          -      -
    4   2   0.0000     0.0000        -          -      -
    4   3   0.0000     0.0000        -          -      -
    4   4   0.0000     0.0000        -          -      -
    4   5   0.0000     0.0000        -          -      -
    4   6   0.0000     0.0000        -          -      -
    4   7   0.0000     0.0000        -          -      -
    4   8   0.0000     0.0000        -          -      -
    4   9   0.0000     0.0000        -          -      -
    4  10   0.0000     0.0000        -          -      -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        -          -        - 27178682.0
    2   *        -          -        -      -   0.0000     0.0000      0        -          -        - 27178682.0
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0          -
    4   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 27178682.0      1962.74       5202         43        744
--------------------------------------------------------------------------------------------------------------------

npo-place-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-place-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 27178682.0      1962.74       5202

npo-place-opt command complete                CPU:   212 s (  0.06 hr )  ELAPSE:    86 s (  0.02 hr )  MEM-PEAK:   607 MB
npo-place-opt command statistics  CPU=125 sec (0.03 hr) ELAPSED=48 sec (0.01 hr) MEM-PEAK=0.593 GB
Information: The net parasitics of block MulDiv are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned ON for design 'MulDiv:MulDiv/place_opt.design'. (TIM-125)
Information: The RC mode used is RDE for design 'MulDiv'. (NEX-022)
Information: Crosstalk analysis has been disabled. (TIM-114)
Information: Design Average RC for design MulDiv  (NEX-011)
Information: r = 39.418938 ohm/um, via_r = 3.392460 ohm/cut, c = 0.084736 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 35.439476 ohm/um, via_r = 3.334062 ohm/cut, c = 0.086427 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5653, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 5653, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Running auto PG connection. (NDM-099)
##########################################################################################
## Post-place_opt customizations
##########################################################################################
if {[file exists [which $TCL_USER_PLACE_OPT_POST_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_PLACE_OPT_POST_SCRIPT]"
	source -echo $TCL_USER_PLACE_OPT_POST_SCRIPT
} elseif {$TCL_USER_PLACE_OPT_POST_SCRIPT != ""} {
	puts "RM-error:TCL_USER_PLACE_OPT_POST_SCRIPT($TCL_USER_PLACE_OPT_POST_SCRIPT) is invalid. Please correct it."
}
## Spare cell insertion after place_opt (Example: templates/place_opt.spare_cell.tcl)
if {[file exists [which $TCL_USER_SPARE_CELL_POST_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_SPARE_CELL_POST_SCRIPT]"
	source $TCL_USER_SPARE_CELL_POST_SCRIPT
} elseif {$TCL_USER_SPARE_CELL_POST_SCRIPT != ""} {
	puts "RM-error: TCL_USER_SPARE_CELL_POST_SCRIPT($TCL_USER_SPARE_CELL_POST_SCRIPT) is invalid. Please correct it."
}
##########################################################################################
## connect_pg_net
##########################################################################################
if {$TCL_USER_CONNECT_PG_NET_SCRIPT != ""} {
	if {[file exists [which $TCL_USER_CONNECT_PG_NET_SCRIPT]]} {
		puts "RM-info: Sourcing [which $TCL_USER_CONNECT_PG_NET_SCRIPT]"
  		source $TCL_USER_CONNECT_PG_NET_SCRIPT
	} else {
		puts "RM-error: TCL_USER_CONNECT_PG_NET_SCRIPT($TCL_USER_CONNECT_PG_NET_SCRIPT) is invalid. Please correct it."
	}
} else {
	connect_pg_net
}
****************************************
Report : Power/Ground Connection Summary
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:46:03 2019
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 5202/5202
Unconnected nwell pins        5202
Ground net VSS                5202/5202
Unconnected pwell pins        5202
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
## Save block
save_block
Information: Saving block 'MulDiv:MulDiv/place_opt.design'
1
##########################################################################################
## Create abstract and frame
##########################################################################################
## Enabled for hierarchical designs; for bottom and intermediate levels of physical hierarchy
if {$DESIGN_STYLE == "hier"} {
	if {$USE_ABSTRACTS_FOR_POWER_ANALYSIS == "true"} {
		set_app_options -name abstract.annotate_power -value true
	}
	if { $PHYSICAL_HIERARCHY_LEVEL == "bottom" } {
	   	create_abstract -read_only
                create_frame -block_all true
	} elseif { $PHYSICAL_HIERARCHY_LEVEL == "intermediate"} {
            if { $ABSTRACT_TYPE_FOR_MPH_BLOCKS == "nested"} { 
                ## Create nested abstract for the intermediate level of physical hierarchy
	   	create_abstract -read_only
                create_frame -block_all true
            } elseif { $ABSTRACT_TYPE_FOR_MPH_BLOCKS == "flattened"} {
                ## Create flattened abstract for the intermediate level of physical hierarchy
                create_abstract -read_only -preserve_block_instances false
                create_frame -block_all true
            }
	}
}
##########################################################################################
## Report and output
##########################################################################################
if {$REPORT_QOR} {source report_qor.tcl}
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/report_qor.tcl

RM-info: Reporting clock tree information and QoR ...

 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
Warning: The scenario mode_norm.fast.RCmin has max transition DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
Warning: The scenario mode_norm.fast.RCmin has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
****************************************
Report : clock qor
        -type summary
        -nosplit
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:46:03 2019
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

===========================================================
==== Summary Reporting for Corner mode_norm.fast.RCmin ====
===========================================================

========================================== Summary Table for Corner mode_norm.fast.RCmin ===========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin, Scenario: mode_norm.fast.RCmin
clock                                   M,D       214      2        0      0.00      4.18      0.00      0.00         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        214      2        0      0.00      4.18      0.00      0.00         0         0


Warning: The scenario mode_norm.fast.RCmin_bc has max transition DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
Warning: The scenario mode_norm.fast.RCmin_bc has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
==============================================================
==== Summary Reporting for Corner mode_norm.fast.RCmin_bc ====
==============================================================

========================================= Summary Table for Corner mode_norm.fast.RCmin_bc =========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin_bc, Scenario: mode_norm.fast.RCmin_bc
clock                                   M,D       214      2        0      0.00      4.18      0.00      0.00         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        214      2        0      0.00      4.18      0.00      0.00         0         0


===========================================================
==== Summary Reporting for Corner mode_norm.slow.RCmax ====
===========================================================

========================================== Summary Table for Corner mode_norm.slow.RCmax ===========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.slow.RCmax, Scenario: mode_norm.slow.RCmax
clock                                   M,D       214      2        0      0.00      4.18      0.00      0.00         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        214      2        0      0.00      4.18      0.00      0.00         0         0


================================================================
==== Summary Reporting for Corner mode_norm.worst_low.RCmax ====
================================================================

======================================== Summary Table for Corner mode_norm.worst_low.RCmax ========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.worst_low.RCmax, Scenario: mode_norm.worst_low.RCmax
clock                                   M,D       214      2        0      0.00      4.18      0.00      0.00         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        214      2        0      0.00      4.18      0.00      0.00         0         0


1
Dispatching command : 'report_clock_qor -type latency -show_paths -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.latency
Dispatching command : 'report_clock_qor -type area -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.cell_area
Dispatching command : 'report_clock_qor -type structure -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.structure
Dispatching command : 'report_clock_qor -type drc_violators -all -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.drc_violators
Dispatching command : 'report_clock_timing -type summary -nosplit -scenarios [get_scenarios]' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_timing
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_clock_qor -type latency -show_paths -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.latency'

Completed 'report_clock_qor -type area -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.cell_area'

Completed 'report_clock_qor -type structure -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.structure'

Completed 'report_clock_qor -type drc_violators -all -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.drc_violators'

Completed 'report_clock_timing -type summary -nosplit -scenarios [get_scenarios]' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_timing'

RM-info: Running report_clock_qor -type power ...

RM-info: Reporting timing constraints ...

Dispatching command : 'report_mode -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_mode
Dispatching command : 'report_pvt -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_pvt
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_mode -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_mode'

Completed 'report_pvt -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_pvt'

RM-info: Reporting timing and QoR ...

****************************************
Report : qor
        -summary
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:46:12 2019
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
mode_norm.slow.RCmax (Setup)          48.43           0.00              0
mode_norm.worst_low.RCmax (Setup)           0.56           0.00              0
Design             (Setup)             0.56           0.00              0

mode_norm.fast.RCmin_bc (Hold)         -68.45       -3779.49            228
Design             (Hold)            -68.45       -3779.49            228
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                           1962.74
Cell Area (netlist and physical only):         1962.74
Nets with DRC Violations:        0
1
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)
****************************************
Report : global timing
        -format { narrow }
        -report_by design
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:46:12 2019
****************************************

No setup violations found.


Hold violations
--------------------------------------------------------------
          Total   reg->reg    in->reg   reg->out    in->out
--------------------------------------------------------------
WNS      -68.45     -68.45       0.00       0.00       0.00
TNS    -3779.49   -3779.49       0.00       0.00       0.00
NUM         228        228          0          0          0
--------------------------------------------------------------

1
RM-info: Analyzing design violations ...


****************************************
Report : Violation analysis
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:46:12 2019
****************************************

START_CMD: analyze_design_violations CPU:    227 s ( 0.06 hr) ELAPSE:     95 s ( 0.03 hr) MEM-PEAK:   607 Mb Tue Oct 15 17:46:12 2019
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (62976 62976)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Design utilization is 0.503049

  Start analyzing SETUP violations.

    No setup violation was found. 

END_CMD: analyze_design_violations CPU:    227 s ( 0.06 hr) ELAPSE:     95 s ( 0.03 hr) MEM-PEAK:   607 Mb Tue Oct 15 17:46:12 2019
****************************************
Report : check_mv_design
        -erc_mode
        -voltage_threshold 0
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:46:12 2019
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)
1
****************************************
Report : check_mv_design
        -power_connectivity
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:46:12 2019
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- PG net rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Power connectivity rule ----------
Warning: PG pin 'remainder_reg_0_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_0_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_32_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_32_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_16_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_16_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_8_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_8_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_10_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_10_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_2_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_2_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_18_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_18_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_34_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_34_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_26_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_26_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_58_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_58_/VNW' is unconnected. (MV-005)
Information: Message 'MV-005' limit (20) exceeded. Remainder will be suppressed. The limit can be changed with '-max_message_count' option. (MV-079)
Information: Total 10404 MV-005 violations. (MV-080)

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 10404 warning(s) from check_mv_design. (MV-082)
1
****************************************
Report : check_mv_design
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:46:12 2019
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)
1
Loading cell instances...
Number of Standard Cells: 5202
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 73
Number of VDD Vias: 5920
Number of VDD Terminals: 64
Number of VSS Wires: 71
Number of VSS Vias: 5355
Number of VSS Terminals: 60
**************Verify net VDD connectivity*****************
  Number of floating wires: 11
  Number of floating vias: 0
  Number of floating std cells: 1414
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
**************Verify net VSS connectivity*****************
  Number of floating wires: 12
  Number of floating vias: 0
  Number of floating std cells: 1632
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
{PATH_3_2 PATH_3_9 PATH_3_10 PATH_3_12 PATH_3_15 PATH_3_22 PATH_3_23 PATH_3_25 PATH_3_28 PATH_3_35 PATH_3_36 PATH_3_38 PATH_3_41 PATH_3_48 PATH_3_49 PATH_3_51 PATH_3_54 PATH_3_62 PATH_3_64 PATH_3_67 PATH_3_75 PATH_3_77 PATH_3_80}
RM-info: Running report_power ...

RM-info: Reporting design information ...

****************************************
Report : report_utilization
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:46:13 2019
****************************************
Utilization Ratio:			0.5030
Utilization options:
 - Area calculation based on:		site_row of block MulDiv/place_opt
 - Categories of objects excluded:	hard_macros macro_keepouts soft_macros io_cells hard_blockages 
Total Area:				3901.6858
Total Capacity Area:			3901.6858
Total Area of cells:			1962.7377
Area of excluded objects:
 - hard_macros         :		0.0000
 - macro_keepouts      :		0.0000
 - soft_macros         :		0.0000
 - io_cells            :		0.0000
 - hard_blockages      :		0.0000

Utilization of site-rows with:
 - Site 'unit':				0.5030

0.5030
RM-info: Checking design issues ...

=====> Processed 36 ref cells (0 fillers) from library
RM-info: Reporting units ...

RM-info: Reporting non-default app option settings ...


Running global router for congestion map ...
Info: Set app option 'route.global.deterministic' to on

Generating Timing information  
Design  Scenario mode_norm.slow.RCmax (Mode mode_norm.slow.RCmax Corner mode_norm.slow.RCmax)
Estimated unitRes/unitCap :
Layer M1 : Res  46.4286 ohm/um Cap  0.148637 ff/um
Layer MINT1 : Res  46.4286 ohm/um Cap  0.154683 ff/um
Layer MINT2 : Res  46.4286 ohm/um Cap  0.154827 ff/um
Layer MINT3 : Res  46.4286 ohm/um Cap  0.154839 ff/um
Layer MINT4 : Res  46.4286 ohm/um Cap  0.154828 ff/um
Layer MINT5 : Res  46.4286 ohm/um Cap  0.154674 ff/um
Layer MSMG1 : Res  8.03571 ohm/um Cap  0.196653 ff/um
Layer MSMG2 : Res  8.03571 ohm/um Cap  0.184306 ff/um
Layer MSMG3 : Res  8.03571 ohm/um Cap  0.18422 ff/um
Layer MSMG4 : Res  8.03571 ohm/um Cap  0.184207 ff/um
Layer MSMG5 : Res  8.03571 ohm/um Cap  0.184091 ff/um
Layer MG1 : Res  0.892857 ohm/um Cap  0.194736 ff/um
Layer MG2 : Res  0.892857 ohm/um Cap  0.177243 ff/um
Generating Timing information  ... Done
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 1965 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.export_soft_congestion_maps                      :	 false               
global.timing_driven                                    :	 true                

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MSMG5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used  140  Alloctr  141  Proc    6 
[End of Read DB] Total (MB): Used  146  Alloctr  147  Proc 1972 
Loading timing information to the router from design
Timing information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,63.23,63.74)
Number of routing layers = 13
layer M1, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT1, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT2, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT3, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT4, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT5, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MSMG1, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG2, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG3, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG4, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG5, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MG1, dir Hor, min width = 0.112, min space = 0.112 pitch = 0.224
layer MG2, dir Ver, min width = 0.112, min space = 0.112 pitch = 0.224
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  147  Alloctr  148  Proc 1972 
Net statistics:
Total number of nets     = 5656
Number of nets to route  = 5654
Number of single or zero port nets = 1
Number of nets with min-layer-mode soft = 4
Number of nets with min-layer-mode soft-cost-low = 4
1 nets are fully connected,
 of which 1 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build All Nets] Total (MB): Used  149  Alloctr  151  Proc 1973 
Average gCell capacity  0.20	 on layer (1)	 M1
Average gCell capacity  10.68	 on layer (2)	 MINT1
Average gCell capacity  9.87	 on layer (3)	 MINT2
Average gCell capacity  11.75	 on layer (4)	 MINT3
Average gCell capacity  9.88	 on layer (5)	 MINT4
Average gCell capacity  11.76	 on layer (6)	 MINT5
Average gCell capacity  5.45	 on layer (7)	 MSMG1
Average gCell capacity  6.45	 on layer (8)	 MSMG2
Average gCell capacity  5.72	 on layer (9)	 MSMG3
Average gCell capacity  6.45	 on layer (10)	 MSMG4
Average gCell capacity  5.72	 on layer (11)	 MSMG5
Average gCell capacity  1.65	 on layer (12)	 MG1
Average gCell capacity  0.00	 on layer (13)	 MG2
Average number of tracks per gCell 12.06	 on layer (1)	 M1
Average number of tracks per gCell 12.01	 on layer (2)	 MINT1
Average number of tracks per gCell 12.06	 on layer (3)	 MINT2
Average number of tracks per gCell 12.01	 on layer (4)	 MINT3
Average number of tracks per gCell 12.06	 on layer (5)	 MINT4
Average number of tracks per gCell 12.01	 on layer (6)	 MINT5
Average number of tracks per gCell 6.90	 on layer (7)	 MSMG1
Average number of tracks per gCell 6.87	 on layer (8)	 MSMG2
Average number of tracks per gCell 6.90	 on layer (9)	 MSMG3
Average number of tracks per gCell 6.87	 on layer (10)	 MSMG4
Average number of tracks per gCell 6.90	 on layer (11)	 MSMG5
Average number of tracks per gCell 3.45	 on layer (12)	 MG1
Average number of tracks per gCell 3.45	 on layer (13)	 MG2
Number of gCells = 88478
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  151  Alloctr  153  Proc 1973 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    5  Proc    0 
[End of Build Data] Total (MB): Used  151  Alloctr  153  Proc 1973 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc   35 
[End of Blocked Pin Detection] Total (MB): Used  183  Alloctr  185  Proc 2008 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    3  Alloctr    3  Proc    1 
[End of Initial Routing] Total (MB): Used  186  Alloctr  188  Proc 2009 
Initial. Routing result:
Initial. Both Dirs: Overflow =   109 Max = 3 GRCs =   105 (0.77%)
Initial. H routing: Overflow =    23 Max = 3 (GRCs =  1) GRCs =    33 (0.48%)
Initial. V routing: Overflow =    85 Max = 3 (GRCs =  1) GRCs =    72 (1.06%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT1      Overflow =    23 Max = 3 (GRCs =  1) GRCs =    33 (0.48%)
Initial. MINT2      Overflow =    85 Max = 3 (GRCs =  1) GRCs =    72 (1.06%)
Initial. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.4 0.00 0.00 0.46 0.00 0.00 0.10 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MINT1    28.8 8.61 6.38 12.5 8.42 16.7 8.18 4.70 3.86 0.98 0.66 0.04 0.00 0.00
MINT2    24.0 6.98 8.77 9.70 7.86 16.0 6.29 7.92 5.29 1.65 4.73 0.16 0.50 0.09
MINT3    72.4 13.1 6.73 3.76 2.51 1.18 0.13 0.06 0.00 0.00 0.00 0.00 0.00 0.00
MINT4    74.9 10.2 7.63 3.63 1.69 1.29 0.37 0.09 0.10 0.00 0.00 0.00 0.00 0.00
MINT5    99.7 0.25 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    89.1 8.48 1.25 0.48 0.01 0.57 0.00 0.00 0.00 0.00 0.04 0.00 0.00 0.00
MSMG2    85.7 13.7 0.35 0.15 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    96.0 3.54 0.29 0.13 0.00 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    98.5 1.41 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    99.9 0.07 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    82.2 5.12 2.42 2.38 1.58 2.76 1.16 0.98 0.71 0.20 0.42 0.02 0.04 0.01


Initial. Total Wire Length = 33509.52
Initial. Layer M1 wire length = 46.28
Initial. Layer MINT1 wire length = 9783.55
Initial. Layer MINT2 wire length = 14381.98
Initial. Layer MINT3 wire length = 4666.72
Initial. Layer MINT4 wire length = 3153.76
Initial. Layer MINT5 wire length = 63.41
Initial. Layer MSMG1 wire length = 460.41
Initial. Layer MSMG2 wire length = 692.41
Initial. Layer MSMG3 wire length = 188.09
Initial. Layer MSMG4 wire length = 69.83
Initial. Layer MSMG5 wire length = 3.07
Initial. Layer MG1 wire length = 0.00
Initial. Layer MG2 wire length = 0.00
Initial. Total Number of Contacts = 35917
Initial. Via V1_0 count = 17098
Initial. Via VINT1_0 count = 15182
Initial. Via VINT2_0 count = 1948
Initial. Via VINT3_0 count = 853
Initial. Via VINT4_0 count = 269
Initial. Via VINT5_0 count = 263
Initial. Via VSMG1_0 count = 227
Initial. Via VSMG2_0 count = 61
Initial. Via VSMG3_0 count = 14
Initial. Via VSMG4_0 count = 2
Initial. Via VSMG5_0 count = 0
Initial. Via VG1_0 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  186  Alloctr  188  Proc 2009 
phase1. Routing result:
phase1. Both Dirs: Overflow =     2 Max = 1 GRCs =     5 (0.04%)
phase1. H routing: Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.04%)
phase1. V routing: Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.03%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT1      Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.04%)
phase1. MINT2      Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.03%)
phase1. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.4 0.00 0.00 0.46 0.00 0.00 0.10 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MINT1    28.8 8.74 6.44 12.6 8.49 16.7 8.13 4.67 3.91 1.15 0.26 0.00 0.00 0.00
MINT2    24.0 6.92 9.17 9.68 8.02 16.3 6.39 8.02 5.25 1.75 4.39 0.00 0.01 0.00
MINT3    72.0 12.8 6.92 3.73 2.57 1.70 0.16 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MINT4    73.0 10.4 8.26 4.01 1.87 1.84 0.38 0.07 0.13 0.00 0.00 0.00 0.00 0.00
MINT5    99.4 0.50 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    88.2 9.34 1.13 0.46 0.01 0.69 0.01 0.00 0.00 0.00 0.06 0.00 0.00 0.00
MSMG2    83.9 15.5 0.35 0.15 0.00 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    94.6 4.94 0.25 0.15 0.00 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    97.6 2.35 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    99.4 0.59 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    81.6 5.56 2.50 2.41 1.61 2.87 1.17 0.98 0.71 0.22 0.36 0.00 0.00 0.00


phase1. Total Wire Length = 33553.90
phase1. Layer M1 wire length = 46.28
phase1. Layer MINT1 wire length = 9628.23
phase1. Layer MINT2 wire length = 13999.31
phase1. Layer MINT3 wire length = 4692.22
phase1. Layer MINT4 wire length = 3423.07
phase1. Layer MINT5 wire length = 148.24
phase1. Layer MSMG1 wire length = 455.04
phase1. Layer MSMG2 wire length = 767.94
phase1. Layer MSMG3 wire length = 254.88
phase1. Layer MSMG4 wire length = 112.13
phase1. Layer MSMG5 wire length = 26.56
phase1. Layer MG1 wire length = 0.00
phase1. Layer MG2 wire length = 0.00
phase1. Total Number of Contacts = 36644
phase1. Via V1_0 count = 17098
phase1. Via VINT1_0 count = 15181
phase1. Via VINT2_0 count = 2142
phase1. Via VINT3_0 count = 1064
phase1. Via VINT4_0 count = 395
phase1. Via VINT5_0 count = 344
phase1. Via VSMG1_0 count = 280
phase1. Via VSMG2_0 count = 98
phase1. Via VSMG3_0 count = 30
phase1. Via VSMG4_0 count = 12
phase1. Via VSMG5_0 count = 0
phase1. Via VG1_0 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  186  Alloctr  188  Proc 2009 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.4 0.00 0.00 0.46 0.00 0.00 0.10 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MINT1    28.9 9.27 7.33 14.0 9.18 17.5 7.68 3.64 1.97 0.26 0.04 0.00 0.00 0.00
MINT2    24.0 6.95 9.02 9.68 8.05 16.2 6.44 7.80 5.22 1.78 4.82 0.00 0.00 0.00
MINT3    72.0 12.8 6.98 3.72 2.59 1.69 0.18 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MINT4    72.9 10.4 8.27 4.01 1.87 1.82 0.40 0.07 0.13 0.00 0.00 0.00 0.00 0.00
MINT5    99.4 0.50 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    88.0 9.61 1.15 0.46 0.01 0.69 0.01 0.00 0.00 0.00 0.06 0.00 0.00 0.00
MSMG2    83.8 15.6 0.37 0.15 0.00 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    94.5 5.01 0.25 0.15 0.00 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    97.6 2.38 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    99.4 0.59 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    81.5 5.63 2.57 2.51 1.67 2.93 1.14 0.89 0.56 0.16 0.38 0.00 0.00 0.00


phase2. Total Wire Length = 33553.67
phase2. Layer M1 wire length = 46.28
phase2. Layer MINT1 wire length = 9628.23
phase2. Layer MINT2 wire length = 13987.24
phase2. Layer MINT3 wire length = 4692.44
phase2. Layer MINT4 wire length = 3423.07
phase2. Layer MINT5 wire length = 148.24
phase2. Layer MSMG1 wire length = 466.65
phase2. Layer MSMG2 wire length = 767.94
phase2. Layer MSMG3 wire length = 254.88
phase2. Layer MSMG4 wire length = 112.13
phase2. Layer MSMG5 wire length = 26.56
phase2. Layer MG1 wire length = 0.00
phase2. Layer MG2 wire length = 0.00
phase2. Total Number of Contacts = 36654
phase2. Via V1_0 count = 17098
phase2. Via VINT1_0 count = 15181
phase2. Via VINT2_0 count = 2146
phase2. Via VINT3_0 count = 1066
phase2. Via VINT4_0 count = 397
phase2. Via VINT5_0 count = 346
phase2. Via VSMG1_0 count = 280
phase2. Via VSMG2_0 count = 98
phase2. Via VSMG3_0 count = 30
phase2. Via VSMG4_0 count = 12
phase2. Via VSMG5_0 count = 0
phase2. Via VG1_0 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   39  Alloctr   40  Proc   36 
[End of Whole Chip Routing] Total (MB): Used  186  Alloctr  188  Proc 2009 

Congestion utilization per direction:
Average vertical track utilization   = 12.85 %
Peak    vertical track utilization   = 57.14 %
Average horizontal track utilization = 10.64 %
Peak    horizontal track utilization = 45.10 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used  185  Alloctr  187  Proc 2009 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[GR: Done] Stage (MB): Used  180  Alloctr  181  Proc   43 
[GR: Done] Total (MB): Used  185  Alloctr  187  Proc 2009 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:00 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBOUT] Stage (MB): Used -146  Alloctr -146  Proc    0 
[DBOUT] Total (MB): Used   36  Alloctr   37  Proc 2009 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Global Routing] Stage (MB): Used   31  Alloctr   31  Proc   43 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 2009 

****************************************
Report : congestion
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:46:16 2019
****************************************

Layer     |    overflow     |              # GRCs has
Name      |  total  |  max  | overflow (%)      | max overflow
---------------------------------------------------------------
M1        |       0 |     0 |       0  ( 0.00%) |       0
MINT1     |       0 |     0 |       0  ( 0.00%) |       0
MINT2     |       0 |     0 |       0  ( 0.00%) |       0
MINT3     |       0 |     0 |       0  ( 0.00%) |       0
MINT4     |       0 |     0 |       0  ( 0.00%) |       0
MINT5     |       0 |     0 |       0  ( 0.00%) |       0
MSMG1     |       0 |     0 |       0  ( 0.00%) |       0
MSMG2     |       0 |     0 |       0  ( 0.00%) |       0
MSMG3     |       0 |     0 |       0  ( 0.00%) |       0
MSMG4     |       0 |     0 |       0  ( 0.00%) |       0
MSMG5     |       0 |     0 |       0  ( 0.00%) |       0
MG1       |       0 |     0 |       0  ( 0.00%) |       0
MG2       |       0 |     0 |       0  ( 0.00%) |       0
---------------------------------------------------------------
Both Dirs |       0 |     0 |       0  ( 0.00%) |       0
H routing |       0 |     0 |       0  ( 0.00%) |       0
V routing |       0 |     0 |       0  ( 0.00%) |       0

1
To restart the GUI, type 'gui_start'.
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/report_qor.tcl

print_message_info -ids * -summary

Id             Severity         Limit    Occurrences   Suppressed
--------------------------------------------------------------------
CTS-038         Warning             0              4            0
CTS-101     Information             0              6            0
CTS-103     Information             0              6            0
CTS-107     Information             0              6            0
CTS-124     Information             0              1            0
CTS-126     Information             0              1            0
CTS-127     Information             0              5            0
DES-028     Information             0              1            0
EMS-040         Warning             0              1            0
FILE-007    Information             0              2            0
LGL-050         Warning             0             54            0
LNK-040     Information             0              1            0
MV-005          Warning             0             20            0
MV-079      Information             0              1            0
MV-080      Information             0              1            0
MV-082      Information             0              3            0
NDM-099     Information             0              3            0
NEX-011     Information             0             20            0
NEX-017     Information             0             40            0
NEX-022     Information             0             22            0
NEX-024     Information             0              1            0
OPT-055     Information             0              5            0
OPT-200         Warning             0              2            0
OPT-215         Warning             0              3            0
OPT-800     Information             0              1            0
PLACE-027   Information             0              7            0
PLACE-030   Information             0              3            0
POW-005     Information            10              1            0
POW-009         Warning            10              4            0
POW-024     Information            10              2            0
POW-052     Information            10              2            0
PVT-032     Information             0             12            0
SEC-51            Error             0              2            0
TIM-050     Information             0              4            0
TIM-111     Information             0             22            0
TIM-112     Information             0             22            0
TIM-114     Information             0              4            0
TIM-119     Information             0              1            0
TIM-120     Information             0              1            0
TIM-123     Information             0             13            0
TIM-124     Information             0              1            0
TIM-125     Information             0             28            0
TIM-126     Information             0              1            0
TIM-127     Information             0              1            0
UIC-058         Warning             0              4            0
ZRT-444     Information             0              7            0
ZRT-574     Information             0              1            0
ZRT-613     Information             0              2            0

Diagnostics summary: 2 errors, 88 warnings, 261 informationals
echo [date] > place_opt 
exit
Maximum memory usage for this session: 650.86 MB
CPU usage for this session:    224 seconds (  0.06 hours)
Elapsed time for this session:    102 seconds (  0.03 hours)
Thank you for using IC Compiler II.
icc2_shell  -f ./rm_icc2_pnr_scripts/clock_opt_cts.tcl | tee -i logs_icc2/clock_opt_cts.log



                              IC Compiler II (TM)

             Version P-2019.03-SP1 for linux64 - Apr 25, 2019 -SLE

                    Copyright (c) 1988 - 2019 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

##########################################################################################
# Tool: IC Compiler II
# Script: clock_opt_cts.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
source -echo ./rm_setup/icc2_pnr_setup.tcl 
puts "RM-info : Running script [info script]\n"
RM-info : Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_setup/icc2_pnr_setup.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: icc2_pnr_setup.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
source -echo ./rm_setup/icc2_common_setup.tcl 
puts "RM-info : Running script [info script]\n"
RM-info : Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_setup/icc2_common_setup.tcl

set TECH_HOME "/afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech"
set DCRM_RESULTS_DIR "../dcrm/results"
##########################################################################################
# Tool: IC Compiler II
# Script: icc2_common_setup.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
##########################################################################################
## Required variables
## These variables must be correctly filled in for the flow to run properly
##########################################################################################
set DESIGN_NAME 		"MulDiv" ;# Required; name of the design to be worked on; also used as the block name when scripts save or copy a block
set LIBRARY_SUFFIX		"" ;# Suffix for the design library name ; default is unspecified   
set DESIGN_LIBRARY 		"${DESIGN_NAME}${LIBRARY_SUFFIX}" ;# Name of the design library; default is ${DESIGN_NAME}${LIBRARY_SUFFIX}
set REFERENCE_LIBRARY 		"${TECH_HOME}/ece720/Nangate_15nm_OCL_ICC2_LibPrep_v2014_06/icc2_cell_lib/NanGate_15nm_OCL.ndm"	;# Required; a list of reference libraries for the design library.
;#	for library configuration flow (LIBRARY_CONFIGURATION_FLOW set to true below): 
;#		- specify the list of physical source files to be used for library configuration during create_lib
;# 	for hierarchical designs using bottom-up flows: include subblock design libraries in the list;
;# 	for hierarchical designs using ETMs: include the ETM library in the list.
;# 		- If unpack_rm_dirs.pl is used to create dir structures for hierarchical designs, 
;#		  in order to transition between hierarchical DP and hierarchical PNR flows properly, 
;#		  absolute paths are a requirement.
set COMPRESS_LIBS               "false" ;# Save libs as compressed NDM; only used in DP.
set VERILOG_NETLIST_FILES	"${DCRM_RESULTS_DIR}/${DESIGN_NAME}.mapped.v"	;# Verilog netlist files;
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
set UPF_FILE 			""	;# A UPF file
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
;#          for hierarchical designs using ETMs, load the block upf file
;#          for each sub-block linked to ETM, include the following line in the UPF_FILE 
;#              load_upf block.upf -scope block_instance_name
set UPF_SUPPLEMENTAL_FILE	""      ;# The supplemental UPF file. Only needed if you are running golden UPF flow, in which case, you need both UPF_FILE and this.
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
;#	    If UPF_SUPPLEMENTAL_FILE is specified, scripts assume golden UPF flow. load_upf and save_upf commands will be different.	
set TCL_PARASITIC_SETUP_FILE	""	;# Specify a Tcl script to read in your TLU+ files by using the read_parasitic_tech command;
;# refer to the example in templates/init_design.read_parasitic_tech_example.tcl 
set TCL_MCMM_SETUP_FILE		"${DCRM_RESULTS_DIR}/ICC2_files/${DESIGN_NAME}.MCMM/top.tcl"	;# Specify a Tcl script to create your corners, modes, scenarios and load respective constraints;
;# two examples are provided in templates/: 
;# init_design.mcmm_example.explicit.tcl: provide mode, corner, and scenario constraints; create modes, corners, 
;# and scenarios; source mode, corner, and scenario constraints, respectively 
;# init_design.mcmm_example.auto_expanded.tcl: provide constraints for the scenarios; create modes, corners, 
;# and scenarios; source scenario constraints which are then expanded to associated modes and corners
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
set TECH_FILE 			"${TECH_HOME}/ece720/Nangate_15nm_OCL_Milkyway_v2014_06/FreePDK15.tf" 	;# A technology file; TECH_FILE and TECH_LIB are mutually exclusive ways to specify technology information; 
;# TECH_FILE is recommended, although TECH_LIB is also supported in ICC2 RM. 
set TECH_LIB			""	;# Specify the reference library to be used as a dedicated technology library;
;# as a best practice, please list it as the first library in the REFERENCE_LIBRARY list 
set TECH_LIB_INCLUDES_TECH_SETUP_INFO true 
;# Indicate whether TECH_LIB contains technology setup information such as routing layer direction, offset, 
;# site default, and site symmetry, etc. TECH_LIB may contain this information if loaded during library prep.
;# true|false; this variable is associated with TECH_LIB. 
set TCL_TECH_SETUP_FILE		"init_design.tech_setup.tcl"
;# Specify a TCL script for setting routing layer direction, offset, site default, and site symmetry list, etc.
;# init_design.tech_setup.tcl is the default. Use it as a template or provide your own script.
;# This script will only get sourced if the following conditions are met: 
;# (1) TECH_FILE is specified (2) TECH_LIB is specified && TECH_LIB_INCLUDES_TECH_SETUP_INFO is false 
set ROUTING_LAYER_DIRECTION_OFFSET_LIST "   {M1 vertical 0.0}   {MINT1 horizontal 0.0}   {MINT2 vertical 0.0}   {MINT3 horizontal 0.0}   {MINT4 vertical 0.0}   {MINT5 horizontal 0.0}   {MSMG1 vertical 0.0}   {MSMG2 horizontal 0.0}   {MSMG3 vertical 0.0}   {MSMG4 horizontal 0.0}   {MSMG5 vertical 0.0}   {MG1 horizontal 0.0}   {MG2 vertical 0.0} "
;# Specify the routing layers as well as their direction and offset in a list of space delimited pairs;
;# This variable should be defined for all metal routing layers in technology file;
;# Syntax is "{metal_layer_1 direction offset} {metal_layer_2 direction offset} ...";
;# It is required to at least specify metal layers and directions. Offsets are optional. 
;# Example1 is with offsets specified: "{M1 vertical 0.2} {M2 horizontal 0.0} {M3 vertical 0.2}"
;# Example2 is without offsets specified: "{M1 vertical} {M2 horizontal} {M3 vertical}"
##########################################################################################
## Optional variables
## Specify these variables if the corresponding functions are desired 
##########################################################################################
set DESIGN_LIBRARY_SCALE_FACTOR	"1000"	;# Specify the length precision for the library. Length precision for the design
;# library and its ref libraries must be identical. Tool default is 10000, which
;# implies one unit is one Angstrom or 0.1nm.
set UPF_UPDATE_SUPPLY_SET_FILE	""	;# A UPF file to resolve UPF supply sets
set DEF_FLOORPLAN_FILES		""	;# DEF files which contain the floorplan information;
;# 	for DP: not required
;# 	for PNR: required if INIT_DESIGN_INPUT = ASCII in icc2_pnr_setup.tcl and neither TCL_FLOORPLAN_FILE or 
;#		 initialize_floorplan is used; DEF_FLOORPLAN_FILES and TCL_FLOORPLAN_FILE are mutually exclusive;
;# 	         not required if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM
set DEF_SCAN_FILE		"${DCRM_RESULTS_DIR}/${DESIGN_NAME}.mapped.scandef"	;# A scan DEF file for scan chain information;
;# 	for PNR: not required if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM, as SCANDEF is expected to be loaded already
set DEF_SITE_NAME_PAIRS		{}	;# A list of site name pairs for read_def -convert; 
;# specify site name pairs with from_site first followed by to_site;
;# Example: set DEF_SITE_NAME_PAIRS {{from_site_1 to_site_1} {from_site_2 to_site_2}} 	
set SITE_DEFAULT		""	;# Specify the default site name if there are multiple site defs in the technology file;
;# this is to be used by initialize_floorplan command; example: set SITE_DEFAULT "unit";
;# this is applied in the init_design.tech_setup.tcl script 
set SITE_SYMMETRY_LIST	""		;# Specify a list of site def and its symmetry value;
;# this is to be used by read_def or initialize_floorplan command to control the site symmetry;
;# example: set SITE_SYMMETRY_LIST "{unit Y} {unit1 Y}"; this is applied in the init_design.tech_setup.tcl script 
set MIN_ROUTING_LAYER		"M1"	;# Min routing layer name; normally should be specified; otherwise tool can use all metal layers
set MAX_ROUTING_LAYER		"MSMG5"
set LIBRARY_CONFIGURATION_FLOW	false	;# Set it to true enables library configuration flow which calls the library manager under the hood to generate .nlibs, 
;# save them to disk, and automatically link them to the design.
;# Requires LINK_LIBRARY to be specified with .db files and REFERENCE_LIBRARY to be specified with physical
;# source files for the library configuration flow. Also search_path (in icc2_pnr_setup.tcl) should include paths 
;# to these .db and physical source files.
set LINK_LIBRARY		""	;# Specify .db files;
;# 	for running VC-LP (vc_lp.tcl) and Formality (fm.tcl): required
;# 	for ICC-II without LIBRARY_CONFIGURATION_FLOW enabled: not required
;#	for ICC-II with LIBRARY_CONFIGURATION_FLOW enabled: required; 
;#      	- the .db files specified will be used for the library configuration under the hood during create_lib 
##########################################################################################
## Variables related to flow controls of flat PNR, hierarchical PNR and transition with DP
##########################################################################################
set DESIGN_STYLE		"flat"	;# Specify the design style; flat|hier; default is flat; 
;# specify flat for a totally flat flow (flat PNR for short) and 
;# specify hier for a hierarchical flow (hier PNR for short);
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: this should set to flat (default)
;#	for DP: not used 
set PHYSICAL_HIERARCHY_LEVEL	"" 	;# Specify the current level of hierarchy for the hierarchical PNR flow; top|intermediate|bottom;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
set RELEASE_DIR_DP		"" 	;# Specify the release directory of DP RM; 
;# this is where init_design.tcl of PNR flow gets DP RM released libraries;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: required if INIT_DESIGN_INPUT = DP_RM_NDM, as init_design.tcl needs to know where DP RM libraries are
;#	for DP: not used 
set RELEASE_LABEL_NAME_DP 	"for_pnr"	
;# Specify the label name of the block in the DP RM released library;
;# this is the label name which init_design.tcl of PNR flow will open. 
set RELEASE_DIR_PNR		"" 	;# Specify the release directory of PNR RM; 
;# this is where the init_design.tcl of hierarchical PNR flow gets the sub-block libraries;	
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
##########################################################################################
## Variables related to REDHAWK ANALYSIS FUSION
##########################################################################################
set REDHAWK_SEARCH_PATH		"" 	;# Required. Search path to the NDM, reference libraries, and etc.
puts "RM-info : Completed script [info script]\n"
RM-info : Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_setup/icc2_common_setup.tcl

########################################################################################## 
## Variables for init_design inputs (used by init_design.tcl)
##########################################################################################
set INIT_DESIGN_INPUT 		"ASCII"	;# Specify one of the 3 options: ASCII | DC_ASCII | DP_RM_NDM; default is ASCII.
;# 1.ASCII: assumes all design input files are ASCII and will read them in individually.
;# 2.DC_ASCII: for design transfer from DC using the write_icc2_files command;
;#   sources ${DCRM_RESULTS_DIR}/${DCRM_FINAL_DESIGN_ICC2}/${DESIGN_NAME}.icc2_script.tcl;
;#   you can change the default of DC_RESULTS_DIR and DCRM_FINAL_DESIGN_ICC2 below;
;#   commonly used in combination with SPG flow (set PLACE_OPT_SPG_FLOW true below)  
;# 3.DP_RM_NDM: if ICC2-DP-RM is completed, you can take its NDM outputs and skip the design creation steps;
;#   for PNR flat (DESIGN_STYLE set to flat), script copies the design library from ICC2-DP-RM release 
;#   area (specified by RELEASE_DIR_DP) and opens design;    
;#   for PNR hier flow (DESIGN_STYLE set to hier), script will either copy design library 
;#   from ICC2-DP-RM release area or in addition to that, copy design library of the child blocks from PNR
;#   release area (specified by RELEASE_DIR_PNR), and then open design.
#set DCRM_RESULTS_DIR  		"./results" ;# used by DC_ASCII to specify DC-RM output directory. Default is results.   
;# (Rhett Davis) Moved this variable to icc2_common_setup.tcl for use with DP flow
set DCRM_FINAL_DESIGN_ICC2 	"ICC2_files" ;# output directory name generated by DC-RM's write_icc2_files command;
;# only valid if you specify DC_ASCII for INIT_DESIGN_INPUT;
;# The directory contains verilog, floorplan, scenario settings, and constraints from DC
;# in a format that IC Compiler II can source.    
set POCV_CORNER_FILE_MAPPING_LIST 	"" ;# a list of corner and its associated POCV file in pairs, as POCV is corner dependant;
;# same corner can have multiple corresponding files;
;# example: set POCV_CORNER_FILE_MAPPING_LIST "{corner1 file1a} {corner1 file1b} {corner2 file2}";
;# in the example, file1a and file1b will be loaded for corner1, file2 will be loaded for corner2.
;# Note: POCV_CORNER_FILE_MAPPING_LIST will take precedence if AOCV_CORNER_TABLE_MAPPING_LIST is also specified
set AOCV_CORNER_TABLE_MAPPING_LIST 	"" ;# a list of corner and its associated AOCV table in pairs, as AOCV is corner dependant;
;# same corner can have multiple corresponding tables;
;# example: set AOCV_CORNER_TABLE_MAPPING_LIST "{corner1 table1a} {corner1 table1b} {corner2 table2}";
;# in the example, table1a and table1b will be loaded for corner1, table2 will be loaded for corner2.
set TCL_PAD_CONSTRAINTS_FILE		"" ;# a Tcl script for your pad constraint commands used by place_io of 
;# templates/init_design.flat_design_planning_example.tcl sourced by init_design.tcl
set TCL_MV_SETUP_FILE			"" ;# a Tcl script placeholder for your MV setup commands,such as create_voltage_area, 
;# placement bound, power switch creation and level shifter insertion, etc;
;# refer to templates/init_design.power_switch_example.tcl for sample commands   
set TCL_PG_CREATION_FILE		"" ;# a Tcl script placeholder for your power ground network creation commands,
;# such as create_pg*, set_pg_strategy, compile_pg, etc;
set TCL_FLOORPLAN_FILE			"rm_setup/floorplan.tcl" ;# Tcl floorplan file written by the write_floorplan command; for example, floorplan/floorplan.tcl;
;# TCL_FLOORPLAN_FILE and DEF_FLOORPLAN_FILES are mutually exclusive; please specify only one of them;
;# Not effective if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM.
;# The write_floorplan command writes a floorplan.tcl Tcl script and a floorplan.def DEF file;
;# reading floorplan.tcl alone can restore the entire floorplan - refer to write_floorplan man for more details  
set TCL_ADDITIONAL_FLOORPLAN_FILE 	"" ;# a supplementary Tcl constraint file; sourced after DEF_FLOORPLAN_FILE or TCL_FLOORPLAN_FILE is read, 
;# or initialize_floorplan is done; can be used to cover additional floorplan constructs, 
;# such as bounds, pin guides, or route guides, etc; not valid if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM.
set TCL_USER_INIT_DESIGN_POST_SCRIPT ""	;# An optional Tcl file to be sourced at the very end of init_design.tcl before save_block.
########################################################################################## 
## Variables for constraints or settings that impact multiple steps (used across flow)
##########################################################################################
set TCL_PLACEMENT_SPACING_LABEL_RULE_FILE "" ;# A file to specify your placement spacing labels and rules.
;# Example : set_placement_spacing_label -name X -side both -lib_cells [get_lib_cells -of [get_cells]]
;# Example : set_placement_spacing_rule -labels {X SNPS_BOUNDARY} {0 1}
set SAIF_FILE				"" ;# Specify a SAIF file for accurate power computation for features such as
;# total power (opt.power.mode set to total) and enhanced low power placement (place.coarse.enhanced_low_power_effort).
;# sourced at the beginning of place_opt.tcl
set SAIF_FILE_POWER_SCENARIO		"" ;# SAIF_FILE related; specify a power scenario where the SAIF is to be applied
set SAIF_FILE_SOURCE_INSTANCE		"" ;# SAIF_FILE related; name of the instance of the current design as it appears in SAIF file.
set SAIF_FILE_TARGET_INSTANCE		"" ;# SAIF_FILE related; name of the target instance on which activity is to be annotated.
set OPTIMIZATION_FREEZE_PORT_LIST 	"" ;# List of cells (for ex, clock gen modules, or customized logics that should not be touched) to which freeze_clock_ports 
;# and freeze_data_ports attribute will be set to prevent optimization from modifying their port signature; 
;# especially useful if you do formal verification by modules. 
;# Sets opt.dft.hier_preservation to true and runs set_freeze_port -all on the specified cells.
set TCL_USER_CONNECT_PG_NET_SCRIPT ""	;# An optional Tcl file for customized connect_pg_net command and options, such as for bias pins of cells added by opto;
;# sourced by all the main scripts prior to the save_block command
# ---------------------------------
# Lib cell purpose restrictions
# ---------------------------------
set TCL_LIB_CELL_PURPOSE_FILE 		"set_lib_cell_purpose.tcl" ;# A Tcl file which applies lib cell purpose related restrictions;
;# You can specify it with your own customized script	
;# RM default is set_lib_cell_purpose.tcl which includes the following restrictions, each controlled by
;# an individual variable : dont use cells (TCL_LIB_CELL_DONT_USE_FILE), tie cells (TIE_LIB_CELL_PATTERN_LIST), 
;# hold fixing (HOLD_FIX_LIB_CELL_PATTERN_LIST), CTS (CTS_LIB_CELL_PATTERN_LIST) and CTS-exclusive cells (CTS_ONLY_LIB_CELL_PATTERN_LIST). 
## The following 5 *_LIB_CELL_* variables are only applicable if set_lib_cell_purpose.tcl is used for lib cell purpose restrictions.
#  If you do not plan to use set_lib_cell_purpose.tcl, specify TCL_LIB_CELL_PURPOSE_FILE with your own file and you don't have to specify the following variables.
set TCL_LIB_CELL_DONT_USE_FILE 		"" ;# A Tcl file for customized don't use ("set_lib_cell_purpose -exclude <purpose>" commands).
;# The file is to be sourced in set_lib_cell_purpose.tcl, which is the default script for handling lib cell 
;# purpose restrictions specified by the variable TCL_LIB_CELL_PURPOSE_FILE above.
;# It only takes effect if TCL_LIB_CELL_PURPOSE_FILE is set to the default value set_lib_cell_purpose.tcl
set TIE_LIB_CELL_PATTERN_LIST 		"" ;# A list of TIE lib cell patterns to be included for optimization;
;# Example : set TIE_LIB_CELL_PATTERN_LIST "*/TIE* */ttt*"
set HOLD_FIX_LIB_CELL_PATTERN_LIST 	"" ;# A list of hold time fixing lib cell patterns to be included only for hold
set CTS_LIB_CELL_PATTERN_LIST 		"" ;# List of CTS lib cell patterns to be used by CTS; 
;# please include repeaters, always-on repeaters (for MV-CTS), 
;# and gates (for sizing pre-existing gates)/always-on buffers;
;# Please also include flops as CCD can size flops to improve timing.
;# example : set CTS_LIB_CELL_PATTERN_LIST "*/NBUF* */AOBUF* */AOINV* */SDFF*"
set CTS_ONLY_LIB_CELL_PATTERN_LIST 	"" ;# List of CTS lib cell patterns to be used by CTS "exclusively", such as clock specific
;# buffers and inverters. Please be aware that these cells will be applied with only cts 
;# purpose and nothing else. If you want to use these lib cells for other purposes, 
;# such as optimization and hold, specify them in CTS_LIB_CELL_PATTERN_LIST instead
# ---------------------------------
# Clock NDR
# ---------------------------------
set TCL_CTS_NDR_RULE_FILE 		"cts_ndr.tcl" ;# Specify a script for clock NDR creation and association, to be sourced at place_opt
;# By default the variable is set to cts_ndr.tcl, which is an RM provided example.
;# Important: to use the example script, you must also specify CTS_NDR_RULE_NAME, CTS_INTERNAL_NDR_RULE_NAME,
;# or CTS_LEAF_NDR_RULE_NAME (see below for details), otherwise the script won't do anything.
## Note: the CTS_*NDR* variables below are only applicable if TCL_CTS_NDR_RULE_FILE is set to the RM provided example script. 
## If you specify your own script for TCL_CTS_NDR_RULE_FILE, variables below will not be used.
## For root clock nets
set CTS_NDR_RULE_NAME			"" ;# Specify a clock NDR rule for root nets;
;# required for the example script to work on the root and internal nets.
;# Below are the 3 predefined rules supported:  
;# rm_2w2s : double width double spacing 
;# rm_2w2s_shield_default : double width double spacing + shielding with default width and spacing
;# rm_2w2s_shield_list : double width double spacing + shielding with customized per layer width and spacing
set CTS_NDR_SHIELDING_LAYER_WIDTH_LIST 	"" ;# A list of layer_name shield_width ,for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_NDR_RULE_NAME.
set CTS_NDR_SHIELDING_LAYER_SPACING_LIST "" ;# A list of layer_name shield_spacing, for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_NDR_RULE_NAME.
set CTS_NDR_MIN_ROUTING_LAYER		"" ;# Min routing layer for set_clock_routing_rules to which CTS_NDR_RULE_NAME is applied. 
set CTS_NDR_MAX_ROUTING_LAYER		"" ;# Max routing layer for set_clock_routing_rules to which CTS_NDR_RULE_NAME is applied.
## For internal clock nets (by default same values as with the root clock nets)
set CTS_INTERNAL_NDR_RULE_NAME		"$CTS_NDR_RULE_NAME" ;# Specify a clock NDR rule for internal nets; default is same as CTS_NDR_RULE_NAME;
;# required for the example script to work on the internal nets.
;# Below are the 3 predefined rules supported:  
;# rm_2w2s : double width double spacing 
;# rm_2w2s_shield_default : double width double spacing + shielding with default width and spacing
;# rm_2w2s_shield_list : double width double spacing + shielding with customized per layer width and spacing
set CTS_INTERNAL_NDR_SHIELDING_LAYER_WIDTH_LIST "$CTS_NDR_SHIELDING_LAYER_WIDTH_LIST" ;# A list of layer_name shield_width ,for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_INTERNAL_NDR_RULE_NAME.
set CTS_INTERNAL_NDR_SHIELDING_LAYER_SPACING_LIST "$CTS_NDR_SHIELDING_LAYER_SPACING_LIST" ;# A list of layer_name shield_spacing, for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_INTERNAL_NDR_RULE_NAME.
set CTS_INTERNAL_NDR_MIN_ROUTING_LAYER "$CTS_NDR_MIN_ROUTING_LAYER" ;# Min routing layer for set_clock_routing_rules to which CTS_INTERNAL_NDR_RULE_NAME is applied. 
set CTS_INTERNAL_NDR_MAX_ROUTING_LAYER "$CTS_NDR_MAX_ROUTING_LAYER" ;# Max routing layer for set_clock_routing_rules to which CTS_INTERNAL_NDR_RULE_NAME is applied.
## For leaf clock nets
set CTS_LEAF_NDR_RULE_NAME 		"" ;# Specify rm_leaf as the predefined rule for the example script to prepare a default rule for leaf nets
set CTS_LEAF_NDR_MIN_ROUTING_LAYER 	$CTS_NDR_MIN_ROUTING_LAYER ;# Min routing layer for set_clock_routing_rules to which rm_leaf is applied.
set CTS_LEAF_NDR_MAX_ROUTING_LAYER 	$CTS_NDR_MAX_ROUTING_LAYER ;# Max routing layer for set_clock_routing_rules to which rm_leaf is applied.
# ---------------------------------
# Preroute optimizations
# ---------------------------------
set PREROUTE_PLACEMENT_MAX_DENSITY	"" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;	
;# If specified, sets place.coarse.max_density to limit local density to be less than the value.
;# if unspecified, place.coarse.max_density remains at tool default 0; 
;# now if $PREROUTE_PLACEMENT_AUTO_DENSITY is also true, tool will auto determine a appropriate value; 
;# while if $PREROUTE_PLACEMENT_AUTO_DENSITY is false, tool will try to spread cells evenly
set PREROUTE_PLACEMENT_MAX_UTIL		"" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;
;# sets place.coarse.congestion_driven_max_util to control how densely the tool can pack cells in uncongested 
;# regions, in order to remove congestion in congested regions
;# if unspecified, place.coarse.congestion_driven_max_util remains at tool default 0.93
set PREROUTE_PLACEMENT_AUTO_DENSITY	true ;# true|false; tool default true; optional in RM to set it to false if you want to disable the feature; 
;# sets place.coarse.auto_density_control to control coarse placement automatic density control;
;# if you do not specify either of the above two settings (max density and max util) and keep the tool defaults, 
;# the automatic density control selects the value for max density and max util based on the design stage;
;# message PLACE-027 is issued to report the chosen settings
set PREROUTE_PLACEMENT_ENHANCED_AUTO_DENSITY false ;# false|true, tool default false; optional in RM;
;# sets place.coarse.enhanced_auto_density_control;
;# automaticlly selects max density based on the design stage as well as design utilization;
;# automatically selects max util based on the design stage as well as design tchnology
set PREROUTE_PLACEMENT_TARGET_ROUTING_DENSITY "" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;	
;# sets place.coarse.target_routing_density to control target routing density for congestion-driven placement; 
;# if left unspecified, place.coarse.target_routing_density remains at tool default 0 
set PREROUTE_PLACEMENT_PIN_DENSITY_AWARE false ;# false|true; tool default false; optional in RM;
;# sets app option place.coarse.pin_density_aware to control maximum local pin density;
set PREROUTE_NDR_OPTIMIZATION 		false ;# false|true, tool default false; optional in RM;
;# sets place_opt/clock_opt.flow.optimize_ndrs to true enables NDR optimization
set PREROUTE_CTS_POWER_AWARE_PRUNING	false ;# false|true; tool default false; RM default false;
;# sets cts.common.power_aware_pruning to allow selection of repeater cells to also consider 
;# internal and leakage power in order to reduce dynamic and also leakage power of the clock trees;
;# impacts place_opt trial CTS/optimize icgs and clock_opt build_clock phase 
set PREROUTE_CTS_LOW_POWER_TECHNIQUE	"" ;# gate_relocation|low_power_targets|all; RM default is unspecified;
;# impacts place_opt trial CTS/optimize icgs and clock_opt build_clock phase; 
;# gate_relocation: sets cts.compile.power_opt_mode to gate_relocation to enable activity aware gate 
;#                  relocation (moves cells with low input clock toggling rates closer to their drivers)
;#		    at the end of gate by gate clock tree synthesis;
;# low_power_targets: sets cts.compile.power_opt_mode to low_power_targets for CTS to relax certain
;#                    internal constraints and build clock trees with less area and power;
;# all: sets cts.compile.power_opt_mode to all to enable both the above features
########################################################################################## 
## Variables for the place_opt step (used by place_opt.tcl and settings.place_opt.tcl)
##########################################################################################
set PLACE_OPT_ACTIVE_SCENARIO_LIST	"" ;# A subset of scenarios to be made active during place_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
;# include CTS scenarios if you are enabling CTS related features during place_opt,
;# such as PLACE_OPT_OPTIMIZE_ICGS, PLACE_OPT_TRIAL_CTS, or PLACE_OPT_MSCTS
set PLACE_OPT_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by place_opt; default "" which means no user prefix
set TCL_USER_PLACE_OPT_PRE_SCRIPT 	"" ;# An optional Tcl file for place_opt.tcl to be sourced before place_opt.
set TCL_USER_PLACE_OPT_SCRIPT 		"" ;# An optional Tcl file for place_opt.tcl to replace pre-existing place_opt commands.
set TCL_USER_PLACE_OPT_POST_SCRIPT 	"" ;# An optional Tcl file for place_opt.tcl to be sourced after place_opt.
set PLACE_OPT_SPG_FLOW 			false ;# false|true; RM default false; set it to true to enable SPG input handling flow in place_opt.tcl;
;# which skips the first pass of the two-pass placement;
;# recommended to go with DC-ASCII inputs (set INIT_DESIGN_INPUT DC_ASCII)
set PLACE_OPT_TRIAL_CTS 		false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.trial_clock_tree to enables early clock tree synthesis;
;# useful for low power placement and ICG optimization flow (PLACE_OPT_OPTIMIZE_ICGS). 
;# Propagated clocks will be used through-out place_opt flow.
;# Note: when PLACE_OPT_OPTIMIZE_ICGS is set to true, trial CTS will be automatically enabled, 
;# regardless of the setting of PLACE_OPT_TRIAL_CTS. So you don't have to manually enable it.
set PLACE_OPT_OPTIMIZE_ICGS 		false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.optimize_icgs for place_opt to run automatic ICG optimization that performs trial CTS, 
;# timing-aware ICG splitting and clock-aware placement for critical enable paths.
;# The aggressiveness of splitting can be controlled by the PLACE_OPT_OPTIMIZE_ICGS_CRITICAL_RANGE. 
set PLACE_OPT_OPTIMIZE_ICGS_CRITICAL_RANGE "" ;# specify a value between 0 and 1; default unspecified; 
;# sets place_opt.flow.optimize_icgs_critical_range to the value specified; tool default is 0.75.
;# When set to X, only ICGs enable slack within {EN_WNS, EN_WNS*(1-X)} will be considered for splitting;
;# for example, 0.75 means only ICG with enable pin violations between 1*EN_WNS and 0.25*EN_WNS will be split,
;# while the ICG enable slack below 0.25*EN_WNS will be skipped. Larger value means more splitting. 
set PLACE_OPT_MERGE_ICGS		true ;# false|true; tool default true; optional in RM to set it to false;
;# sets place_opt.flow.merge_clock_gates to control whether the OBD ICG merging is enabled or not;
;# when set to true, ICG merging (merge_clock_gates) runs internally inside place_opt as a first step in initial_place stage;
set PLACE_OPT_ICG_AUTO_BOUND		false ;# false|true; tool default false; optional in RM;
;# sets place.coarse.icg_auto_bound to enable use of automatically created group bounds
set PLACE_OPT_CLOCK_AWARE_PLACEMENT	false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.clock_aware_placement to guide placement with ICG's enable timing criticality; 
;# place_opt will try to improve ICG enable timing by placing the timing critical ICGs and their fanout cells 
;# at better locations for ICG enable paths.
;# Note: when PLACE_OPT_OPTIMIZE_ICGS is set to true, clock-aware placement will be automatically enabled, 
;# regardless of the setting of PLACE_OPT_CLOCK_AWARE_PLACEMENT. So you don't have to manually enable it.
set PLACE_OPT_MSCTS			false ;# false|true; enables MSCTS (regular) at place_opt step; requires TCL_REGULAR_MSCTS_FILE to be specified;
;# It runs in two parts: first part runs at place_opt step to source TCL_REGULAR_MSCTS_FILE;
;# second part runs at clock_opt_cts step, skips TCL_REGULAR_MSCTS_FILE, propagates clocks, and runs mesh simulation;
;# By default, the features runs in ideal clock mode. However if if PLACE_OPT_OPTIMIZE_ICGS or PLACE_OPT_TRIAL_CTS 
;# are also enabled, then propagated clocks will be used during the place_opt step;
;# If set to false (RM default), RM runs MSCTS only at clock_opt_cts step.
set PLACE_OPT_MSCTS_CRITICAL_SCENARIO	"" ;# Specify a scenario with worst RC and most visible sinks for place_opt MSCTS to base on;
;# script will record current scenario, switch to the specified scenario before MSCTS, and then
;# restore the original current scenario after MSCTS. Only valid if PLACE_OPT_MSCTS is set to true
set TCL_USER_SPARE_CELL_PRE_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced before place_opt;
;# refer to templates/place_opt.spare_cell.tcl for an example
set TCL_USER_SPARE_CELL_POST_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced after place_opt;
;# refer to templates/place_opt.spare_cell.tcl for an example
set TCL_NON_CLOCK_NDR_RULES_FILE 	"" ;# Specify a NDR rules file for signal nets (Clock NDR rules are specified by CTS_NDR_* variables above)
set PLACE_OPT_MULTIBIT_BANKING 		false ;# tool default false; optional in RM;
;# sets place_opt.flow.enable_multibit_banking to enable multibit banking during place_opt;
;# takes effect during place_opt initial_opto 
set PLACE_OPT_MULTIBIT_DEBANKING 	false ;# tool default false; optional in RM;
;# sets place_opt.flow.enable_multibit_debanking to enables multibit debanking during place_opt;
;# takes effect during place_opt final_opto
########################################################################################## 
## Variables for the clock_opt step 
## (used by settings.clock_opt_cts.tcl, clock_opt_cts.tcl, and clock_opt_opto.tcl)
##########################################################################################
set CLOCK_OPT_CTS_ACTIVE_SCENARIO_LIST  "" ;# A subset of scenarios to be made active during clock_opt_cts step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set CLOCK_OPT_CTS_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by clock_opt build_clock; default "" which means no user prefix
set TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_CTS_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_CTS_POST_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced after clock_opt.
set CLOCK_OPT_OPTO_ACTIVE_SCENARIO_LIST "" ;# A subset of scenarios to be made active during clock_opt_opto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set CLOCK_OPT_OPTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by clock_opt final_opto; default "" which means no user prefix
set TCL_USER_CLOCK_OPT_OPTO_PRE_SCRIPT 	"" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_OPTO_SCRIPT 	"" ;# An optional Tcl file for clock_opt_opto.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_OPTO_POST_SCRIPT "" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced after clock_opt.
set CLOCK_OPT_MSCTS_CRITICAL_SCENARIO	"" ;# Specify a scenario with worst RC and most visible sinks for MSCTS to base on;
;# script will record current scenario, switch to the specified scenario before MSCTS, and then
;# restore the original current scenario after MSCTS.
set TCL_REGULAR_MSCTS_FILE		"" ;# Specify a Tcl script for regular multisource clock tree synthesis setup and creation,
;# which will be sourced prior to the "place_opt" if PLACE_OPT_MSCTS is true in place_opt.tcl
;# and before "clock_opt -from build_clock -to route_clock" command in clock_opt_cts.tcl
;# RM provided script: mscts.regular.tcl
set TCL_STRUCTURAL_MSCTS_FILE		"" ;# Specify a Tcl script for structural multisource clock tree synthesis setup and creation,
;# which will be sourced prior to the "clock_opt -from build_clock -to route_clock" command
;# in clock_opt_cts.tcl;
;# RM provided script: mscts.structural.tcl
set PREROUTE_CTS_POWER_AWARE_PRUNING	false ;# false|true; tool default false; RM default false;
;# sets cts.common.power_aware_pruning to allow selection of repeater cells to also consider 
;# internal and leakage power in order to reduce dynamic and also leakage power of the clock trees 
set PREROUTE_CTS_LOW_POWER_TECHNIQUE	"" ;# gate_relocation|low_power_targets|all; RM default is unspecified;
;# gate_relocation: sets cts.compile.power_opt_mode to gate_relocation to enable activity aware gate 
;#                  relocation (moves cells with low input clock toggling rates closer to their drivers)
;#		    at the end of gate by gate clock tree synthesis;
;# low_power_targets: sets cts.compile.power_opt_mode to low_power_targets for CTS to relax certain
;#                    internal constraints and build clock trees with less area and power;
;# all: sets cts.compile.power_opt_mode to all to enable both the above features
set CLOCK_OPT_OPTO_CTO 			false ;# Default false; enables post-route clock tree optimization in clock_opt_opto.tcl
set CLOCK_OPT_OPTO_CTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by CTO; default "" which means no user prefix
########################################################################################## 
## Variables for route_auto and route_opt related settings 
## (Used by settings.route_auto.tcl, settings.route_opt.tcl, route_auto.tcl, and route_opt.tcl)
##########################################################################################
set ROUTE_AUTO_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during route_auto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_AUTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created suring route_auto; default "" which means no user prefix
set TCL_USER_ROUTE_AUTO_PRE_SCRIPT 	"" ;# An optional Tcl file for route_auto.tcl to be sourced before route_auto.
set TCL_USER_ROUTE_AUTO_SCRIPT 		"" ;# An optional Tcl file for route_auto.tcl to replace pre-existing routing commands.
set TCL_USER_ROUTE_AUTO_POST_SCRIPT 	"" ;# An optional Tcl file for route_auto.tcl to be sourced after route_auto.
set ROUTE_OPT_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during route_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_OPT_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created during route_opt; default "" which means no user prefix
set TCL_USER_ROUTE_OPT_PRE_SCRIPT 	"" ;# An optional Tcl file for route_opt.tcl to be sourced before route_opt.
set TCL_USER_ROUTE_OPT_SCRIPT 		"" ;# An optional Tcl file for route_opt.tcl to replace pre-existing route_opt commands.
set TCL_USER_ROUTE_OPT_POST_SCRIPT 	"" ;# An optional Tcl file for route_opt.tcl to be sourced after route_opt.
set CLOCK_OPT_GLOBAL_ROUTE_OPT		false ;# false|true; tool default false; optional in RM; 
;# enables Global Route Based Optimization by setting clock_opt.flow.enable_global_route_opt 
;# and route_opt.flow.enable_power to true, sources routing settings, and runs clock_opt -from global_route_opt;
;# this feature is added to route_auto.tcl; if enabled, it replaces route_global command;
set ROUTE_AUTO_USE_SINGLE_COMMAND	false ;# false|true; runs route_auto command instead of atomic commands (route_global+route_track+route_detail with update_timing in between)
set REDUNDANT_VIA_INSERTION		false ;# false|true; tool default false; optional in RM; enables redundant via insertion for post-route;
;# if you choose ESTABLISHED for TECHNOLOGY_NODE on RMgen download page,
;# RM is set up to run concurrent redundant via insertion during route_auto and route_opt
;# otherwise, RM is set up to reserve space and run standalone add_redundant_vias after route_auto and route_opt  
set TCL_USER_REDUNDANT_VIA_MAPPING_FILE "" ;# ICC-II via mapping file required for redundant via insertion; 
;# the file should include add_via_mapping commands.   
set TCL_USER_ICC_REDUNDANT_VIA_MAPPING_FILE "" ;# ICC style via mapping file required for redundant via insertion; 
;# the file should include define_zrt_redundant_vias commands.
;# This variable is mutually exclusive with TCL_USER_REDUNDANT_VIA_MAPPING_FILE
set ROUTE_AUTO_ANTENNA_FIXING		false ;# false|true; tool default false; optional in RM;
;# set true to enable route.detail.hop_layers_to_fix_antenna and source TCL_ANTENNA_RULE_FILE in route_auto.tcl 
;# to fix Antenna violations.
set TCL_ANTENNA_RULE_FILE	""	;# Antenna rule file; required if ROUTE_AUTO_ANTENNA_FIXING is set to true.
set ROUTE_AUTO_CREATE_SHIELDS 		"none" ;# none|before_route_auto|after_route_auto; default is none; optional in RM;
;# choose to create shields before or after route_auto; all nets with shielding rules will be shielded	
set ROUTE_OPT_PT_DELAY_CALCULATION_WITH_PBA false ;# Default false; sets time.pba_optimization_mode to path to enable PBA during second route_opt;
set ROUTE_OPT_STARRC_CONFIG_FILE ""	;# Specify the configuration file for StarRC in-design extraction for the second route_opt in route_opt.tcl;
;# required; refer to templates/route_opt.starrc_config_example.txt as an example
set ROUTE_OPT_RESHIELD 			"after_route_opt" ;# none|after_route_opt|incremental; default is after_route_opt; 
;# set after_route_opt to reshield nets after route_opt is done with create_shield command; 
;# set incremental to trigger reshield during all route_opt eco route sessions with an app option; 
;# note that ROUTE_OPT_RESHIELD only works if ROUTE_AUTO_CREATE_SHIELDS is set to a value other than none
set ROUTE_OPT_CTO 			"auto" ;# auto|always_on|always_off; tool default auto; RM default auto;
;# sets route_opt.flow.enable_ccd_clock_drc_fixing to the specified value for clock DRC fixing in route_opt;
;# Note: this feature affects both CCD and non-CCD route_opt;
;# if CCD is enabled, with auto, route_opt will enable the feature; set it to always_off if you want it disabled.
;# if CCD is not enabled, with auto, this feature won't be enabled; set it to always_on to enable the feature.
## The following 6 ROUTE_OPT_ECO_OPT* variables are for ECO fusion (eco_opt command) in route_opt.tcl
#  Note that once ROUTE_OPT_ECO_OPT_PT_PATH is specified, ECO fusion is enabled and the third route_opt will be skipped.
set ROUTE_OPT_ECO_OPT_PT_PATH		"" ;# Required by eco_opt; specify the path to pt_shell; for example: /u/mgr/bin/pt_shell
;# if specified, eco_opt
set ROUTE_OPT_ECO_OPT_DB_PATH		"" ;# Optional; specify the paths to .db files of the reference libraries for PT (if not already in your search path)
;# For eco_opt, PT needs to read db. 
set ROUTE_OPT_ECO_OPT_TYPE		"" ;# Optional; eco_opt fixing type; timing|setup|hold|drc|leakage_power|dynamic_power|total_power|buffer_removal
;# if not specified, works on all types
set ROUTE_OPT_ECO_OPT_STARRC_CONFIG_FILE "" ;# Optional; specify the configuration file for StarRC in-design extraction
set ROUTE_OPT_ECO_OPT_WORK_DIR		"" ;# Optional; specify the working directory for eco_opt where PT files and logs are generated;
;# if not specified, tool will automatically generate one
set ROUTE_OPT_ECO_OPT_PRE_LINK_SCRIPT	"" ;# Optional; specify the file that contains custom PT script, which is executed before linking in PrimeTime;
;# use PT commands that do not require the current design
set ROUTE_OPT_ECO_OPT_POST_LINK_SCRIPT	"" ;# Optional; specify the file that contains custom PT script, which is executed after linking in PrimeTime;
;# use PT commands that require the current design
########################################################################################## 
## Variables for chip finishing related settings (Used by chip_finish.tcl)
##########################################################################################
set CHIP_FINISH_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during chip_finish step.
;# once set, the list of active scenarios is saved and carried over to subsequent steps.
set TCL_USER_CHIP_FINISH_PRE_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced before filler cell insertion.
set TCL_USER_CHIP_FINISH_POST_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced after metal fill insertion.
## Std cell filler and decap cells used by chip_finish step and post PT-ECO refill in pt_eco step
set CHIP_FINISH_METAL_FILLER_PREFIX 	"" ;# A string to specify the prefix for metal filler (decap) cells.
set CHIP_FINISH_NON_METAL_FILLER_PREFIX $CHIP_FINISH_METAL_FILLER_PREFIX ;# A string to specify the prefix for non-metal fillers.
set CHIP_FINISH_METAL_FILLER_LIB_CELL_LIST "" ;# A list of metal filler (decap) lib cells, including the library name, for ex, 
;# Example: "hvt/DCAP_HVT lvt/DCAP_LVT". Recommended to specify decaps from largest to smallest.
set CHIP_FINISH_NON_METAL_FILLER_LIB_CELL_LIST "" ;# A list of non-metal filler lib cells, including the library name, for ex,
;# Example: hvt/FILL_HVT lvt/FILL_LVT. Recommended to specify them from largest to smallest.
## Signal EM
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT "ITF" ;# Specify signal EM constraint format: ITF | ALF; string is uppercase and ITF is default
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FILE "" ;# A constraint file which contains signal electromigration constraints;
;# specify an ITF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ITF, and specify an
;# ALF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ALF;
;# required for signal EM analysis and fixing to be enabled
set CHIP_FINISH_SIGNAL_EM_SAIF 		"" ;# An optional SAIF file for the signal EM analysis.
set CHIP_FINISH_SIGNAL_EM_SCENARIO 	"" ;# Specify an active scenario which is enabled for setup and hold analysis;
;# Required for signal EM analysis and fixing to proceed.
set CHIP_FINISH_SIGNAL_EM_FIXING 	false ;# Enable signal EM fixing; false | true; false is default
########################################################################################## 
## Variables for ICV in-design related settings (used by icv_in_design.tcl)
##########################################################################################
set ICV_IN_DESIGN_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during icv_in_design step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_ICV_IN_DESIGN_PRE_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced before signoff_check_drc.
set TCL_USER_ICV_IN_DESIGN_POST_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced after second signoff_check_drc.
## signoff_check_drc specific variables
set ICV_IN_DESIGN_DRC_CHECK_RUNSET 	"" ;# The foundry runset for ICV used by signoff_check_drc
set ICV_IN_DESIGN_DRC_CHECK_RUNDIR 	"z_check_drc" 
;# The working directory for the signoff_check_drc before signoff_fix_drc;
;# The directory that contains the initial DRC error database for signoff_fix_drc.
## singoff_fix_drc specific variables
set ICV_IN_DESIGN_ADR 			true ;# true|false; true enables signoff_fix_drc in addition to signoff_check_drc; default is true
set ICV_IN_DESIGN_ADR_RUNDIR 		"z_adr"	;# The working directory for signoff_fix_drc; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_POST_ADR_RUNDIR 	"z_post_adr" ;# The working directory for signoff_check_drc after signoff_fix_drc is done; 
;# only takes effect if ICV_IN_DESIGN_ADR is true 
set ICV_IN_DESIGN_ADR_DPT_RULES 	"" ;# Specify your DPT rules for signoff_fix_drc fixing; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_ADR_DPT_RUNDIR	"z_adr_with_dpt" ;# The working directory for signoff_check_drc with DPT rule fixing;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
set ICV_IN_DESIGN_POST_ADR_DPT_RUNDIR	"z_post_adr_with_dpt" ;# The working directory for signoff_check_drc after DPT rule fixing is done;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
## Metal fill specific variables
set ICV_IN_DESIGN_METAL_FILL 		false ;# Default false; set it to true to enable the metal fill creation feature.
set ICV_IN_DESIGN_METAL_FILL_RUNDIR	"z_icvFill" ;# The working directory for signoff_create_metal_fill. Optional. Default is z_icvFill.
set ICV_IN_DESIGN_METAL_FILL_TIMING_DRIVEN_THRESHOLD "" 
;# Specify the threshold for timing-driven metal fill.
;# If not specified, timing-driven is not enabled.
;# If specified, "-timing_preserve_setup_slack_threshold" option is added.
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED "off" ;# off | <a technology node> | generic; used for -track_fill option of signoff_create_metal_fill
;# for non-track-based : specify off 
;# for track-based : specify either a node (refer to man page) or generic 
set ICV_IN_DESIGN_METAL_FILL_RUNSET	"" ;# Specify the foundry runset for signoff_create_metal_fill command;
;# required only by non track-based metal fill (ICV_IN_DESIGN_METAL_FILL_TRACK_BASED set to off).
set ICV_IN_DESIGN_POST_METAL_FILL_RUNDIR "z_MFILL_after" 
;# The working directory for the signoff_check_drc after signoff_create_metal_fill is completed;
;# only takes effect if ICV_IN_DESIGN_METAL_FILL is true
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED_PARAMETER_FILE "auto" ;# auto | <a parameter file>; default is auto;
;# this variable is only for track-based metal fill;
;# specify auto to use ICC-II auto generated track_fill_params.rh file or your own paramter file.
########################################################################################## 
## Variables for settings related to write data (used by write_data.tcl)
##########################################################################################
## write_gds related
set WRITE_GDS_LAYER_MAP_FILE 		"" ;# A layer map file which provides a mapping between the tool and GDS layers
set WRITE_OASIS_LAYER_MAP_FILE 		"" ;# A layer map file which provides a mapping between the tool and OASIS layers
########################################################################################## 
## Variables for Functional ECO related settings (used by functional_eco.tcl)
##########################################################################################
set FUNCTIONAL_ECO_ACTIVE_SCENARIO_LIST	"" ;# Optional; a subset of scenarios to be made active during the step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_FUNCTIONAL_ECO_PRE_SCRIPT	"" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_FUNCTIONAL_ECO_POST_SCRIPT	"" ;# An optional Tcl file to be sourced after route_eco.
set FUNCTIONAL_ECO_DISPLACEMENT_THRESHOLD "10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
set FUNCTIONAL_ECO_VERILOG_FILE		"" ;# Required; a verilog file to be 
set FUNCTIONAL_ECO_MODE			"default" ;# Specify the preferred flow; default|freeze_silicon
;# default: sources $FUNCTIONAL_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $FUNCTIONAL_ECO_CHANGE_FILE, and place_freeze_silicon
########################################################################################## 
## Variables for PT ECO related settings (used by pt_eco.tcl/pt_eco_incremental.tcl)
##########################################################################################
## The following variables apply to both pt_eco.tcl (classic PT-ECO flow) and pt_eco_incremental.tcl (Galaxy incremental ECO flow)
set PT_ECO_ACTIVE_SCENARIO_LIST 	"" ;# Optional; a subset of scenarios to be made active during the step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_PT_ECO_PRE_SCRIPT 		"" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_PT_ECO_POST_SCRIPT 	"" ;# An optional Tcl file to be sourced after route_eco.
set PT_ECO_DISPLACEMENT_THRESHOLD 	"10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
## The following variables only apply to pt_eco.tcl (classic PT-ECO flow)
set PT_ECO_CHANGE_FILE 			"" ;# Required; an ECO guidance file generated by the PT-SI write_changes command,
;# as an input to the pt_eco.tcl
set PT_ECO_MODE				"default" ;# Specify the preferred flow for the PT-ECO run; default|freeze_silicon
;# default: sources $PT_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $PT_ECO_CHANGE_FILE, and place_freeze_silicon
########################################################################################## 
## Variables for Redhawk in-design related settings 
## (used by redhawk_in_design_pnr.tcl; SNPS_INDESIGN_RH_RAIL license required)
##########################################################################################
set REDHAWK_DIR 			"" ;# Specify the path to REDHAWK executable; required 
set REDHAWK_PAD_FILE 			"" ;# Default is top level pins.
set REDHAWK_ANALYSIS_NETS 		"" ;# Required. Specify the list of power and ground nets in pairs and in separate lines for the analysis;
;# for example, "VDD1 VSS1 VDD2 VSS2 VDD3 VSS3", where VDD* are power nets and VSS* are ground nets.
set REDHAWK_TECH_FILE 			"" ;# Required. Apache Technology File
set REDHAWK_MACROS 			"" ;# Optional. List of Macro names and macro directories in pairs and in separate lines;
;# for example, "macro1_name macro1_directory 
;#		    macro2_name macro2_directory 
;#		    macro3_name macro3_directory"
set REDHAWK_SWITCH_MODEL_FILES 		"" ;# Optional. List of switch model files;
;# for example: "switch_model_file1 
;#               switch_model_file2 
;#		    switch_model_file3"
set REDHAWK_LIB_FILES 			"" ;# Required. List of .lib files in separate lines.
;# for example: "/home/lib_1.lib 
;#               /home/lib_2.lib
;#               /home/lib_3.lib"
set REDHAWK_APL_FILES			"" ;# Required for dynamic analysis.  List of apl files in separate lines.
;# for example: "x.cdev cdev
;#               x.current current
;#               y.cdev cdev
;#               y.current current"
set REDHAWK_EXTRA_GSR 			"" ;# Optional. Provide a file with custom Redhawk settings.
set REDHAWK_ANALYSIS 			"" ;# Required. Specify of the analyses below:
;# For Static analysis: "static"
;# For Vector-based Dynamic analysis: "dynamic_vcd"
;# For Vectorless Dynamic analysis: "dynamic_vectorless"
;# For Effective Resistance analysis: "effective_resistance"
;# For Minimum path resistance analysis: "min_path_resistance"
;# For Integrity Check: "check_missing_via"
set REDHAWK_OUTPUT_REPORT 		"" ;# Optional. Specify a file name to have the output report produced:
;# For Static or dynamic analysis: the effective voltage drop is reported
;# For Effective Resistance analysis: the effective resistance is reported
;# For Minimum path resistance analysis: the minimum path resistance is reported
;# For Integrity Check: the missing vias are reported
set REDHAWK_EM_ANALYSIS 	   	false ;# Optional. Set to true if EM analysis to be performed with static or dynamic analysis.
set REDHAWK_EM_REPORT 			"" ;# Optional. Specify a file name to have the EM output report produced.
set REDHAWK_SCRIPT_FILE 		"" ;# Optional. Specify a file name for using Redhawk standalone run tcl file.
set REDHAWK_SWITCHING_ACTIVITY_FILE 	"" ;# Required for vector-based dynamic analysis.  Format is as follows:
;# {file_format [file_name] [strip_path]}
set REDHAWK_FIX_MISSING_VIAS       	false ;# Optional. Set to true to enable inserting vias to missing via locations after the check_missing_via flow is run.
set REDHAWK_MISSING_VIA_POS_THRESHOLD	"" ;# Optional. Set to positive voltage between two overlapped layers for filtering purpose.  Default is no filtering.
set REDHAWK_RAIL_DATABASE               RAIL_DATABASE  ; #Optional. Set ICC2 Redhawk Fusion output directory.
set REDHAWK_PGA_POWER_NET               "" ; #Required.  Set one power net for PGA.
set REDHAWK_PGA_GROUND_NET              "" ; #Required.  Set one ground net for PGA
set REDHAWK_PGA_NODE                    "" ; #Required. Set the technology node such as tsmc16.
set REDHAWK_PGA_ICV_DIR                 "" ; #Required. Set the path to the ICV binary.  Example: /global/apps/icv_2018.06
##########################################################################################
## System Variables and Settings (there's no need to change them)
##########################################################################################
## Reporting 
set REPORT_QOR				true ;# true|false; RM default true; runs various reporting commands at end of each step;
;# reporting commands vary by stage; set it to false to skip reporting
set REPORT_QOR_REPORT_POWER		true ;# true|false; RM default true;
;# set it to false to skip report_power and report_clock_qor -type power during reporting
set REPORT_QOR_REPORT_CONGESTION	true ;# true|false; RM default reports congestion with "route_global -congestion_map_only true"
;# at the end of preroute steps; set it to false to skip.
set search_path [list ./rm_icc2_pnr_scripts ./rm_setup ./templates $REDHAWK_SEARCH_PATH]
lappend search_path .
if {$synopsys_program_name == "icc2_shell"} {
	set_host_options -max_cores 8

	## Enable on-disk operation for copy_block to save block to disk right away
	set_app_option -name design.on_disk_operation -value true ;# default false and global-scoped
}
set sh_continue_on_error true
## Label names (while $DESIGN_NAME is the block name)
set INIT_DESIGN_BLOCK_NAME 		"init_design" 			;# Label name to be used when saving a block in init_design.tcl
set PLACE_OPT_BLOCK_NAME 		"place_opt" 			;# Label name to be used when saving a block in place_opt.tcl
set CLOCK_OPT_CTS_BLOCK_NAME 		"clock_opt_cts" 		;# Label name to be used when saving a block in clock_opt_cts.tcl
set CLOCK_OPT_OPTO_BLOCK_NAME 		"clock_opt_opto" 		;# Label name to be used when saving a block in clock_opt_opto.tcl
set ROUTE_AUTO_BLOCK_NAME 		"route_auto" 			;# Label name to be used when saving a block in route_auto.tcl
set ROUTE_OPT_BLOCK_NAME 		"route_opt" 			;# Label name to be used when saving a block in route_opt.tcl
set CHIP_FINISH_BLOCK_NAME 		"chip_finish" 			;# Label name to be used when saving a block in chip_finish.tcl
set ICV_IN_DESIGN_BLOCK_NAME 		"icv_in_design" 		;# Label name to be used when saving a block in icv_in_design.tcl
set WRITE_DATA_FROM_BLOCK_NAME 		$ICV_IN_DESIGN_BLOCK_NAME 	;# Label name of the source block in write_data.tcl;
set WRITE_DATA_BLOCK_NAME 		"write_data" 			;# Label name to be used when saving a block in write_data.tcl
;# default is ICV_IN_DESIGN_BLOCK_NAME
set FUNCTIONAL_ECO_FROM_BLOCK_NAME	$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in functional_eco.tcl;
;# default is ROUTE_OPT_BLOCK_NAME
set FUNCTIONAL_ECO_BLOCK_NAME		"functional_eco"		;# Label name to be used when saving a block in functional_eco.tcl
set PT_ECO_FROM_BLOCK_NAME 		$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in pt_eco.tcl;
;# default is ROUTE_OPT_BLOCK_NAME
set PT_ECO_BLOCK_NAME 			"pt_eco" 			;# Label name to be used when saving a block in pt_eco.tcl
set PT_ECO_INCREMENTAL_FROM_BLOCK_NAME 	$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in pt_eco_incremental_1.tcl;
;# default is ROUTE_OPT_BLOCK_NAME; specify a different name if needed
set PT_ECO_INCREMENTAL_1_BLOCK_NAME 	"pt_eco_incremental_1" 		;# Label name to be used when saving a block in pt_eco_incremental_1.tcl
set PT_ECO_INCREMENTAL_2_BLOCK_NAME 	"pt_eco_incremental_2" 		;# Label name to be used when saving a block in pt_eco_incremental_2.tcl
set REDHAWK_IN_DESIGN_PNR_FROM_BLOCK_NAME $INIT_DESIGN_BLOCK_NAME	;# Label name of the starting block for redhawk_in_design_pnr.tcl;
;# default is INIT_DESIGN_BLOCK_NAME
## Directories
set OUTPUTS_DIR	"./outputs_icc2"	;# Directory to write output data files; mainly used by write_data.tcl
set REPORTS_DIR	"./rpts_icc2"		;# Directory to write reports; mainly used by report_qor.tcl
if !{[file exists $OUTPUTS_DIR]} {file mkdir $OUTPUTS_DIR} ;# do not change this line or directory may not be created properly
if !{[file exists $REPORTS_DIR]} {file mkdir $REPORTS_DIR} ;# do not change this line or directory may not be created properly
##########################################################################################
## Hierarchical PNR Variables (used by hierarchical PNR implementation)
##########################################################################################
## For designs where the blocks are bound to abstracts
set SUB_BLOCK_REFS                   	[list ] ;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == flattened , specify design names of the immediate child blocks
;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == nested , specify design names of the physical blocks in all lower levels of physical hierarchy
;# Include the blocks that will be bound to abstracts
set USE_ABSTRACTS_FOR_BLOCKS        	[list ] ;# design names of the physical blocks in the next lower level that will be bound to abstracts
## By default, abstracts created after icv_in_design step of lower-level are used to implement the current level
## Update the following variables if you want to use abstracts created after any other step 
set BLOCK_ABSTRACT_FOR_PLACE_OPT 	"$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_PLACE_OPT label for place_opt
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS    "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS label for clock_opt_cts
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO   "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO label for clock_opt_opto
set BLOCK_ABSTRACT_FOR_ROUTE_AUTO       "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ROUTE_AUTO label for route_auto
set BLOCK_ABSTRACT_FOR_ROUTE_OPT        "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ROUTE_OPT label for route_opt
set BLOCK_ABSTRACT_FOR_CHIP_FINISH      "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CHIP_FINISH for chip_finish
set BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN    "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN label for icv_in_design
set USE_ABSTRACTS_FOR_POWER_ANALYSIS 	false ;# Default false; false|true;
;# sets app option abstract.annotate_power that annotates power information in the abstracts
;# set this to true to perform power analysis inside subblocks modeled as abstracts
set USE_ABSTRACTS_FOR_SIGNAL_EM_ANALYSIS false ;# Default false; false|true;
;# sets app option abstract.enable_signal_em_analysis 
;# set this to true to perform signal em analysis inside abstracts
set ABSTRACT_TYPE_FOR_MPH_BLOCKS "flattened" ; # "nested | flattened", Default nested. Specifies the type of abstract to be created for MPH blocks (blocks with more than 1 level of physical hierarchy)
;# Allowed values are nested and flattened. 
;# when this variable is set to nested (default), preserve_block_instances option of create_abstract command is set to true (default value)
;# when this variable is set to flattened , preserve_block_instances option of create_abstract command is set to false
set CHECK_HIER_TIMING_CONSTRAINTS_CONSISTENCY true ;# Determines whether the consistency of top and block timing constraints is checked during the check_design command
;# The variable in turn sets the application option abstract.check_constraints_consistency to true
########################################################################################## 
## Hierarchical PNR Variables for clock_opt_cts related settings (used by clock_opt_cts.tcl)
##########################################################################################
set PROMOTE_CLOCK_BALANCE_POINTS	false ;# Default false. When implementing intermediate and top levels of physical hierarchy,
;# set this variable to true to promote clock balance points from sub-blocks.
;# Leave this variable to its default value, if the needed clock balance points for the pins
;# inside sub-blocks are applied from the top-level itself.
########################################################################################## 
## Hierarchical PNR Variables for designs where some of the blocks are bound to ETMs
##########################################################################################
set WRITE_DATA_FOR_ETM_GENERATION       false ;# Default false. Set it to true, for writing out required design data for ETM Generation in PrimeTime 
set WRITE_DATA_FOR_ETM_BLOCK_NAME       $ICV_IN_DESIGN_BLOCK_NAME ;# Name of the starting block for the write_data_for_etm step
## ICC2-RM provides additional files (flavors) to override RM default settings for high connectivity, run time and area/power focused designs.
#  These files are under rm_icc2_pnr_scripts/ :  
#  flavor.high_connectivity_high_congestion_focused.tcl, flavor.area_power_focused.tcl and flavor.run_time_focused.tcl
#  You can use the ADDITIONAL_FLAVOR variable to control whether to use these flavors.
set ADDITIONAL_FLAVOR "" 	;# default unspecified; if unspecified, runs RM default flow that works/balances all PPA
;# set it to high_connectivity_high_congestion for high connectivity design styles with heavy congestions
;# set it to area_power for extra area and power optimizations
;# set it to run_time if run time is the primary concern
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_setup/icc2_pnr_setup.tcl

set REPORT_PREFIX $CLOCK_OPT_CTS_BLOCK_NAME
clock_opt_cts
open_lib $DESIGN_LIBRARY
Information: Loading library file '/afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/MulDiv' (FILE-007)
Information: Loading library file '/afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech/ece720/Nangate_15nm_OCL_ICC2_LibPrep_v2014_06/icc2_cell_lib/NanGate_15nm_OCL.ndm' (FILE-007)
{MulDiv}
copy_block -from ${DESIGN_NAME}/${PLACE_OPT_BLOCK_NAME} -to ${DESIGN_NAME}/${CLOCK_OPT_CTS_BLOCK_NAME}
Information: User units loaded from library 'NanGate_15nm_OCL' (LNK-040)
Information: Saving block 'MulDiv:MulDiv/clock_opt_cts.design'
{MulDiv:MulDiv/clock_opt_cts.design}
current_block ${DESIGN_NAME}/${CLOCK_OPT_CTS_BLOCK_NAME}
{MulDiv:MulDiv/clock_opt_cts.design}
link_block
Using libraries: MulDiv NanGate_15nm_OCL
Visiting block MulDiv:MulDiv/clock_opt_cts.design
Design 'MulDiv' was successfully linked.
1
## The following only applies to hierarchical designs
## Swap abstracts if abstracts specified for place_opt and clock_opt_cts are different
if {$DESIGN_STYLE == "hier"} {
	if {$USE_ABSTRACTS_FOR_BLOCKS != "" && ($BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS != $BLOCK_ABSTRACT_FOR_PLACE_OPT)} {
		puts "RM-info: Swapping from $BLOCK_ABSTRACT_FOR_PLACE_OPT to $BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS abstracts for all blocks."
		change_abstract -references $USE_ABSTRACTS_FOR_BLOCKS -label $BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS
		report_abstracts
	}
}
## Set active scenarios for the step (please include CTS and hold scenarios for CCD) 
if {$CLOCK_OPT_CTS_ACTIVE_SCENARIO_LIST != ""} {
	set_scenario_status -active false [get_scenarios -filter active]
	set_scenario_status -active true $CLOCK_OPT_CTS_ACTIVE_SCENARIO_LIST
}
if {[sizeof_collection [get_scenarios -filter "hold && active"]] == 0} {
	puts "RM-warning: No active hold scenario is found. Recommended to enable hold scenarios here such that CCD skewing can consider them." 
	puts "RM-info: Please activate hold scenarios for CTS if they are available." 
}
source -echo settings.clock_opt_cts.tcl ;# step specific settings; common CTS settings are covered in settings.place_opt.tcl
puts "RM-info: Running script [info script]\n"
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/settings.clock_opt_cts.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: settings.clock_opt_cts.tcl 
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
## For non-CCD flow, to improve local skew of timing critical register pairs,
## uncomment the following to enable local skew optimization during CTS and CTO:
#	set_app_options -name cts.compile.enable_local_skew -value true
#	set_app_options -name cts.optimize.enable_local_skew -value true
## For non-CCD flow, the clock SI prevention feature for minimizing the impact of SI from/on clock nets 
##  at postroute can be turned on by uncommenting the following application options:
#	set_app_options -name cts.optimize.enable_congestion_aware_ndr_promotion -value true
## Prefix
if {$CLOCK_OPT_CTS_USER_INSTANCE_NAME_PREFIX != ""} {
	set_app_options -name cts.common.user_instance_name_prefix -value $CLOCK_OPT_CTS_USER_INSTANCE_NAME_PREFIX
	set_app_options -name opt.common.user_instance_name_prefix -value ${CLOCK_OPT_CTS_USER_INSTANCE_NAME_PREFIX}_opt
}
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/settings.clock_opt_cts.tcl

source -echo settings.non_persistent.tcl ;# non-persistent settings to be re-applied in each session
puts "RM-info: Running script [info script]\n"
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/settings.non_persistent.tcl

##########################################################################################
# Script: settings.non_persistent.tcl
# Description : Settings that need to be re-applied in each new ICC-II session are incldued below.
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
####################################
## Timer 
####################################
## set_app_options -name time.enable_preset_clear_arcs -value true ;# tool default false, global-scoped
####################################
## Keepout margin (lib cell based) 
####################################
## Lib cell based keepout margin is not persistent in the current release and must be re-applied in new ICC-II seccions.
#  Example : create_keepout_margin -outer {5 5 5 5} [get_lib_cells */lib_cell_name]
####################################
## set_threshold_voltage_group_type 
####################################
## Set your threshold_voltage_group attributes. These are persistent and can be simply defined in settings.place_opt.tcl. 
#  Listed here for your reference. For example:
#  	define_user_attribute -type string -class lib_cell threshold_voltage_group
#  	set_attribute -quiet [get_lib_cells -quiet */*LVT] threshold_voltage_group LVt
#  	set_attribute -quiet [get_lib_cells -quiet */*RVT] threshold_voltage_group RVt
#  	set_attribute -quiet [get_lib_cells -quiet */*HVT] threshold_voltage_group HVt
## set_threshold_voltage_group_type is not persistent and should be defined here:
#  	set_threshold_voltage_group_type -type low_vt LVt
#  	set_threshold_voltage_group_type -type normal_vt RVt
#  	set_threshold_voltage_group_type -type high_vt HVt
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/settings.non_persistent.tcl

##########################################################################################
## Pre-CTS customizations
##########################################################################################
if {[file exists [which $TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT]"
	source -echo $TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT
} elseif {$TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT != ""} {
	puts "RM-error: TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT($TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT) is invalid. Please correct it."
}
## Sample commands (for adjusting clock uncertainties) that can be included in $TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT if needed:
foreach_in_collection mode [get_modes] {
##		set_clock_uncertainty -setup 0.05 -from [get_clocks -mode $mode] -to [get_clocks -mode $mode] -scenarios [get_scenarios -of $mode]
		set_clock_uncertainty -hold 12 -from [get_clocks -mode $mode] -to [get_clocks -mode $mode] -scenarios [get_scenarios -of $mode]
	}
redirect -tee -file ${REPORTS_DIR}/${REPORT_PREFIX}.report_app_options.start {report_app_options -non_default *}
****************************************
Report : app_option
           -non_default
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:46:27 2019
****************************************
Name                                         Type       Value       User-default System-default Scope      Status     Source
-------------------------------------------- ---------- ----------- ------------ -------------- ---------- ---------- ----------------------------------------------------------------------------------------------------
ccd.post_route_buffer_removal                bool       true        --           false          block      normal     
design.on_disk_operation                     bool       true        true         false          global     normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_setup/icc2_pnr_setup.tcl:552
extract.enable_coupling_cap                  bool       true        --           false          block      normal     
opt.area.effort                              enum       high        {}           low            block      normal     
opt.common.advanced_logic_restructuring_mode enum       area_timing {}           none           block      normal     
opt.common.buffer_area_effort                enum       ultra       {}           low            block      normal     
opt.common.use_route_aware_estimation        enum       true        {}           false          block      normal     
opt.port.eliminate_verilog_assign            bool       true        --           false          block      normal     
opt.power.effort                             enum       high        {}           low            block      normal     
opt.power.mode                               enum       total       {}           none           block      normal     
opt.timing.effort                            enum       high        {}           low            block      normal     
place_opt.final_place.effort                 enum       high        {}           medium         block      normal     
place_opt.initial_drc.global_route_based     enum       1           {}           false          block      normal     
place_opt.place.congestion_effort            enum       high        {}           medium         block      normal     
route.detail.eco_max_number_of_iterations    integer    10          --           -1             block      normal     
route.detail.timing_driven                   bool       true        --           false          block      normal     
route.global.timing_driven                   bool       true        --           false          block      normal     
route.track.crosstalk_driven                 bool       true        --           false          block      normal     
route.track.timing_driven                    bool       true        --           false          block      normal     
time.enable_clock_to_data_analysis           bool       true        --           false          block      normal     
time.enable_io_path_groups                   bool       true        --           false          block      normal     
time.remove_clock_reconvergence_pessimism    bool       true        --           false          block      normal     
time.si_enable_analysis                      bool       true        --           false          block      normal     
-------------------------------------------- ---------- ----------- ------------ -------------- ---------- ---------- ----------------------------------------------------------------------------------------------------

There are additional internal differences with no available TBC source.
1
redirect -file ${REPORTS_DIR}/${REPORT_PREFIX}.report_lib_cell_purpose {report_lib_cell -objects [get_lib_cells] -column {full_name:20 valid_purposes}}
redirect -file ${REPORTS_DIR}/${REPORT_PREFIX}.pre_cts.report_clock_settings {report_clock_settings} ;# CTS constraints and settings
redirect -file ${REPORTS_DIR}/${REPORT_PREFIX}.pre_cts.check_clock_tree {check_clock_tree} ;# checks issues that could hurt CTS results
## Enabled if used by top level closure flow
if {$DESIGN_STYLE == "hier"} { 
	## Promote clock tree exceptions from blocks to top
	if {$USE_ABSTRACTS_FOR_BLOCKS != "" && $PROMOTE_CLOCK_BALANCE_POINTS} {
		promote_clock_data -auto_clock connected -balance_points
	}
}
## The following only applies to designs with physical hierarchy
## Ignore the sub-blocks (bound to abstracts) internal timing paths
if {$DESIGN_STYLE == "hier" && $PHYSICAL_HIERARCHY_LEVEL != "bottom"} {
	set_timing_paths_disabled_blocks  -all_sub_blocks
}
##########################################################################################
## Multisource clock tree synthesis (MSCTS)
##########################################################################################
## Specify a Tcl script for MSCTS setup and creation
## Two scripts are provided in rm_icc2_pnr_scripts: mscts.regular.tcl and mscts.structural.tcl 
if {$CLOCK_OPT_MSCTS_CRITICAL_SCENARIO != ""} {
	set cur_scenario [get_object_name [current_scenario]]
	current_scenario $CLOCK_OPT_MSCTS_CRITICAL_SCENARIO
}
## Run structural MSCTS followed by Regular MSCTS if both structure present in the design
if {[file exists [which $TCL_STRUCTURAL_MSCTS_FILE]]} {
	puts "RM-info: Sourcing [which $TCL_STRUCTURAL_MSCTS_FILE]"
	source $TCL_STRUCTURAL_MSCTS_FILE
} elseif {$TCL_STRUCTURAL_MSCTS_FILE != ""} {
        puts "RM-error: TCL_STRUCTURAL_MSCTS_FILE($TCL_STRUCTURAL_MSCTS_FILE) is invalid. Please correct it."
}
## Run regular MSCTS
if {[file exists [which $TCL_REGULAR_MSCTS_FILE]]} {
	if {!$PLACE_OPT_MSCTS} {
        	puts "RM-info: Sourcing [which $TCL_REGULAR_MSCTS_FILE]"
        	source $TCL_REGULAR_MSCTS_FILE
		## Run Tap assignment
		synthesize_multisource_clock_taps
	} else  {
		## Propagate clock for timer to see actual transitions on the Htree before CTS
        	synthesize_clock_trees -propagate_only
	
		## Run clock mesh simulation with clocks propagated 
		analyze_subcircuit -net $MSCTS_CLOCK_MESH_NAME 		-from [get_pins -filter "direction==in&&port_type!=power&&port_type!=ground" -of [get_cells -physical *mscts_mesh_driver*]]  		-MSCTS_ANALYZE_DRIVER_FILES $MSCTS_ANALYZE_DRIVER_FILES 		-MSCTS_ANALYZE_SPICE_HEADER_FILES $MSCTS_ANALYZE_SPICE_HEADER_FILES 		-clock $MSCTS_CLOCK 		-configuration { 			-scenario_name $MSCTS_ANALYZE_SCENARIO 			-max_spice_header_files $MSCTS_ANALYZE_SCENARIO_MAX_SPICE_HEADER_FILES 			-min_spice_header_files $MSCTS_ANALYZE_SCENARIO_MIN_SPICE_HEADER_FILES 		} 		-simulator hspice 		-name clk_mesh_analysis_cts
	}
} elseif {$TCL_REGULAR_MSCTS_FILE != ""} {
        puts "RM-error: TCL_REGULAR_MSCTS_FILE($TCL_REGULAR_MSCTS_FILE) is invalid. Please correct it."
}
if {[file exists [which $TCL_REGULAR_MSCTS_FILE]] || [file exists [which $TCL_STRUCTURAL_MSCTS_FILE]]} { 
	save_block -as ${DESIGN_NAME}/${CLOCK_OPT_CTS_BLOCK_NAME}_MSCTS
}
if {$CLOCK_OPT_MSCTS_CRITICAL_SCENARIO != ""} {current_scenario $cur_scenario}
## MSCTS ends
##########################################################################################
## clock_opt CTS flow
##########################################################################################
## Reminder: Include flops as part of the cts lib cell purpose list :
## CCD can size flops to improve timing. Please make sure flops are enabled for CTS to allow sizing during CCD.
if {[file exists [which $TCL_USER_CLOCK_OPT_CTS_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_CLOCK_OPT_CTS_SCRIPT]"
	source -echo $TCL_USER_CLOCK_OPT_CTS_SCRIPT
} elseif {$TCL_USER_CLOCK_OPT_CTS_SCRIPT != ""} {
	puts "RM-error: TCL_USER_CLOCK_OPT_CTS_SCRIPT($TCL_USER_CLOCK_OPT_CTS_SCRIPT) is invalid. Please correct it."
} else {

	puts "RM-info: Running clock_opt -from build_clock -to build_clock command"
	clock_opt -from build_clock -to build_clock
	#save_block -as ${DESIGN_NAME}/clock_opt_build_clock
	
	puts "RM-info: Running clock_opt -from route_clock -to route_clock command"
	clock_opt -from route_clock -to route_clock

	## If redundant via insertion on clock nets is required here, uncomment the commands below:
	##	## Source ICC-II via mapping file for redundant via insertion	
	##	if {[file exists [which $TCL_USER_REDUNDANT_VIA_MAPPING_FILE]]} {
	##		puts "RM-info: Sourcing [which $TCL_USER_REDUNDANT_VIA_MAPPING_FILE]"
	##		source $TCL_USER_REDUNDANT_VIA_MAPPING_FILE
	##		report_via_mapping
	##	## Source ICC via mapping file that contains define_zrt_redundant_vias commands
	##	} elseif {[file exists [which $TCL_USER_ICC_REDUNDANT_VIA_MAPPING_FILE]]} {
	##		puts "RM-info: Sourcing [which $TCL_USER_ICC_REDUNDANT_VIA_MAPPING_FILE]"
	##		add_via_mapping -from_icc_file $TCL_USER_ICC_REDUNDANT_VIA_MAPPING_FILE
	##		report_via_mapping
	##	} else {
	##		puts "RM-warning: No valid redundant via mapping file has been specified."
	##	}
	##
	##	add_redundant_vias -nets [get_nets -physical_context -of [get_clock_tree_pins]]
}
RM-info: Running clock_opt -from build_clock -to build_clock command
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
INFO: Leakage Power Aware Optimization Enabled
Information: Configuring Design Fusion Restructuring for area ...
Information: Configuring Design Fusion Restructuring for timing ...
Design has RDE and GRLB - so GRLB will be disabled internally. Please run preroute optimization completely with either GRLB or with RDE
Warning: the app option 'time.si_enable_analysis' should not be set to be true in pre-route stage, enforce it to be false temporarily. (OPT-215)
Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/clock_opt_cts.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (62976 62976)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0

Running clock synthesis step.
Info: Enabling GR in trial CTO
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   mode_norm.slow.RCmax	(Mode: mode_norm.slow.RCmax; Corner: mode_norm.slow.RCmax)
   mode_norm.worst_low.RCmax	(Mode: mode_norm.worst_low.RCmax; Corner: mode_norm.worst_low.RCmax)
   mode_norm.fast.RCmin_bc	(Mode: mode_norm.fast.RCmin_bc; Corner: mode_norm.fast.RCmin_bc)
Information: CTS will work on all clocks in active scenarios, including 3 master clocks and 0 generated clocks. (CTS-107)
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.common.power_aware_pruning = false
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   NanGate_15nm_OCL/BUF_X1
   NanGate_15nm_OCL/BUF_X2
   NanGate_15nm_OCL/BUF_X4
   NanGate_15nm_OCL/BUF_X8
   NanGate_15nm_OCL/BUF_X12
   NanGate_15nm_OCL/BUF_X16
   NanGate_15nm_OCL/CLKBUF_X1
   NanGate_15nm_OCL/CLKBUF_X2
   NanGate_15nm_OCL/CLKBUF_X4
   NanGate_15nm_OCL/CLKBUF_X8
   NanGate_15nm_OCL/CLKBUF_X12
   NanGate_15nm_OCL/CLKBUF_X16
   NanGate_15nm_OCL/INV_X1
   NanGate_15nm_OCL/INV_X2
   NanGate_15nm_OCL/INV_X4
   NanGate_15nm_OCL/INV_X8
   NanGate_15nm_OCL/INV_X12
   NanGate_15nm_OCL/INV_X16

ICG reference list:
   NanGate_15nm_OCL/CLKGATETST_X1

Information: 'mode_norm.worst_low.RCmax' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (62976 62976)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.30 sec, cpu time is 0 hr : 0 min : 0.89 sec. (CTS-104)
Begin building search trees for block MulDiv:MulDiv/clock_opt_cts.design
Done building search trees for block MulDiv:MulDiv/clock_opt_cts.design (time 0s)
Drc Mode Option: auto
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Creating classic rule checker.
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 82 total shapes.
Layer MINT1: cached 0 shapes out of 0 total shapes.
Layer MINT2: cached 0 shapes out of 0 total shapes.
Cached 2745 vias out of 11275 total vias.
Information: Initializing classic cellmap without advanced rules enabled
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled
Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/clock_opt_cts.design'. (TIM-125)
Information: Design Average RC for design MulDiv  (NEX-011)
Information: r = 39.418938 ohm/um, via_r = 3.392460 ohm/cut, c = 0.084736 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 35.439476 ohm/um, via_r = 3.334062 ohm/cut, c = 0.086427 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
 Creating timing abstraction of clock tree(s)
For clock 'clock' @ corner 'mode_norm.fast.RCmin_bc': latency = 0.126
For clock 'clock' @ corner 'mode_norm.slow.RCmax': latency = 0.126
For clock 'clock' @ corner 'mode_norm.worst_low.RCmax': latency = 0.126
 Abstraction finished successfully
OCV derate values 1.000 (early) and 1.000 (late)
Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/clock_opt_cts.design'. (TIM-125)
Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/clock_opt_cts.design'. (TIM-125)
Information: The RC mode used is RDE for design 'MulDiv'. (NEX-022)
Information: Design Average RC for design MulDiv  (NEX-011)
Information: r = 39.418938 ohm/um, via_r = 3.392460 ohm/cut, c = 0.084736 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 35.439476 ohm/um, via_r = 3.334062 ohm/cut, c = 0.086427 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5653, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 6, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   disabled
************************************************************

Mode:mode_norm.slow.RCmax   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clock        Yes    125.5379 125.5379 125.5379 125.5379 mode_norm.slow.RCmax

Mode:mode_norm.worst_low.RCmax   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clock        Yes    125.5379 125.5379 125.5379 125.5379 mode_norm.worst_low.RCmax

Mode:mode_norm.fast.RCmin   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clock        Yes         --      --      --      --   mode_norm.fast.RCmin

Mode:mode_norm.fast.RCmin_bc   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clock        Yes    125.5379 125.5379 125.5379 125.5379 mode_norm.fast.RCmin_bc

Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/clock_opt_cts.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5653, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 5653, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: The net parasitics of block MulDiv are cleared. (TIM-123)
Setting the local skew CTS slack threshold value to 0.050000
Using threshold of 0.050000 to filter timing paths
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
Collected 36 pin(s) for clock balance points on the primary corenr
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
The exception settings can be found in file "clock_auto_exceptions_1015_054629.tcl"
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.12 sec, cpu time is 0 hr : 0 min : 0.33 sec. (CTS-104)
Computing global skew target..
Setting target skew for clock: clock (mode mode_norm.fast.RCmin_bc) as 0.040000
Setting target skew for clock: clock (mode mode_norm.slow.RCmax) as 0.040000
Setting target skew for clock: clock (mode mode_norm.worst_low.RCmax) as 0.040000
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 8
Mark clock trees...
Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/clock_opt_cts.design'. (TIM-125)
Information: The RC mode used is RDE for design 'MulDiv'. (NEX-022)
Information: Design Average RC for design MulDiv  (NEX-011)
Information: r = 39.418938 ohm/um, via_r = 3.392460 ohm/cut, c = 0.084736 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 35.439476 ohm/um, via_r = 3.334062 ohm/cut, c = 0.086427 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5653, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 6, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
Information: Relocated the clock cell 'clk_gate_remainder_reg/latch' from (32.96, 6.91) to (23.10, 28.42). (CTS-106)
Information: Relocated the clock cell 'clk_gate_divisor_reg/latch' from (33.86, 5.38) to (31.23, 25.34). (CTS-106)
Information: Relocated the clock cell 'clk_gate_req_dw_reg/latch' from (32.45, 2.30) to (37.06, 2.30). (CTS-106)
Information: Relocated the clock cell 'clk_gate_count_reg/latch' from (34.18, 6.91) to (33.15, 9.98). (CTS-106)
Information: Relocated the clock cell 'clk_gate_state_reg/latch' from (32.64, 5.38) to (28.74, 3.84). (CTS-106)
A total of 5 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
Information: The run time for enable resynthesis is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_remainder_reg/latch/Q
 Clocks:
     clock (mode_norm.fast.RCmin_bc), clock (mode_norm.slow.RCmax),
     clock (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 130
 Number of ignore points = 0
Information: The RC mode used is RDE for design 'MulDiv'. (NEX-022)
 Number of gates with existing phase delay = 36
    1. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : remainder_reg_13_/CLK
    2. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : remainder_reg_12_/CLK
    3. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : remainder_reg_21_/CLK
    4. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : remainder_reg_20_/CLK
    5. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : remainder_reg_23_/CLK
    6. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : remainder_reg_28_/CLK
    7. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : remainder_reg_14_/CLK
    8. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : remainder_reg_29_/CLK
    9. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : remainder_reg_26_/CLK
   10. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : remainder_reg_10_/CLK
   11. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : remainder_reg_22_/CLK
   12. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : remainder_reg_124_/CLK
   13. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : remainder_reg_123_/CLK
   14. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : remainder_reg_121_/CLK
   15. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : remainder_reg_27_/CLK
   16. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : remainder_reg_25_/CLK
   17. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : remainder_reg_122_/CLK
   18. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : remainder_reg_125_/CLK
   19. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : remainder_reg_63_/CLK
   20. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : remainder_reg_19_/CLK
   21. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : remainder_reg_16_/CLK
   22. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : remainder_reg_49_/CLK
   23. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : remainder_reg_30_/CLK
   24. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : remainder_reg_33_/CLK
   25. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : remainder_reg_34_/CLK
   26. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : remainder_reg_35_/CLK
   27. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : remainder_reg_32_/CLK
   28. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : remainder_reg_41_/CLK
   29. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : remainder_reg_31_/CLK
   30. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : remainder_reg_51_/CLK
   31. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : remainder_reg_50_/CLK
   32. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : remainder_reg_48_/CLK
   33. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : remainder_reg_129_/CLK
   34. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : remainder_reg_127_/CLK
   35. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : remainder_reg_126_/CLK
   36. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : remainder_reg_128_/CLK
 Added 67 Repeaters. Built 21 Repeater Levels
 Phase delay: clk_gate_remainder_reg/latch/CLK : (0.126 0.032) : skew = 0.094
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_divisor_reg/latch/Q
 Clocks:
     clock (mode_norm.fast.RCmin_bc), clock (mode_norm.slow.RCmax),
     clock (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 65
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_req_dw_reg/latch/Q
 Clocks:
     clock (mode_norm.fast.RCmin_bc), clock (mode_norm.slow.RCmax),
     clock (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 7
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_count_reg/latch/Q
 Clocks:
     clock (mode_norm.fast.RCmin_bc), clock (mode_norm.slow.RCmax),
     clock (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 8
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_state_reg/latch/Q
 Clocks:
     clock (mode_norm.fast.RCmin_bc), clock (mode_norm.slow.RCmax),
     clock (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 4
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 1 clock tree synthesis
 driving pin = clock
 Clocks:
     clock (mode_norm.fast.RCmin_bc), clock (mode_norm.slow.RCmax),
     clock (mode_norm.worst_low.RCmax)
 Design rule constraints:
     max transition  = 10.000000
     max capacitance = 600.000000
 Number of load sinks = 0
 Number of ignore points = 0
 Number of gates with existing phase delay = 5
    1. Phase delay = (max r/f: 0.125999/__ min r/f: 0.031891/__) : skew = 0.094109 : clk_gate_remainder_reg/latch/CLK
    2. Phase delay = (max r/f: 0.081348/__ min r/f: 0.059109/__) : skew = 0.022240 : clk_gate_divisor_reg/latch/CLK
    3. Phase delay = (max r/f: 0.014572/__ min r/f: 0.014076/__) : skew = 0.000496 : clk_gate_count_reg/latch/CLK
    4. Phase delay = (max r/f: 0.013332/__ min r/f: 0.012569/__) : skew = 0.000763 : clk_gate_req_dw_reg/latch/CLK
    5. Phase delay = (max r/f: 0.011387/__ min r/f: 0.011082/__) : skew = 0.000305 : clk_gate_state_reg/latch/CLK
 Added 20 Repeaters. Built 18 Repeater Levels
 Phase delay: clock : (0.194 0.021) : skew = 0.173
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 1.94 sec, cpu time is 0 hr : 0 min : 2.07 sec. (CTS-104)
************************************************************
* CTS STEP: Latency Bottleneck Analysis
************************************************************

No latency bottleneck found > 500.000
Information: The run time for Latency bottleneck reporting is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.02 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
There are 3 buffers and 84 inverters added (total area 60.46) by Clock Tree Synthesis.
Information: 0 out of 92l clock cells have been moved due to NDR or via ladder related legalization rules.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MSMG5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Performing initial clock net global routing ...
Loading parastics information to the router ...
parastics information loaded to the router.
Information: The net parasitics of block MulDiv are cleared. (TIM-123)
Total number of global routed clock nets: 93
Information: The run time for clock net global routing is 0 hr : 0 min : 0.29 sec, cpu time is 0 hr : 0 min : 0.32 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/clock_opt_cts.design'. (TIM-125)
Information: Design MulDiv has 5742 nets, 93 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO(RDE) for design 'MulDiv'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5740, routed nets = 93, across physical hierarchy nets = 0, parasitics cached nets = 93, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: clock mode: mode_norm.worst_low.RCmax root: clock

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: clock, Mode: mode_norm.worst_low.RCmax, Root: clock
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 163.9557; ID = 182.6096; NetsWithDRC = 20; Worst Tran/Cap cost = 150.8522/0.0000; ClockBufArea = 60.4570; ClockCellArea = 64.6349; Clock = clock; Mode = mode_norm.worst_low.RCmax; Corner = mode_norm.worst_low.RCmax; ClockRoot = clock. (CTS-037)

Starting fixing clock tree DRC Violation ...
Begin building search trees for block MulDiv:MulDiv/clock_opt_cts.design
Done building search trees for block MulDiv:MulDiv/clock_opt_cts.design (time 0s)
Begin building search trees for block MulDiv:MulDiv/clock_opt_cts.design
Done building search trees for block MulDiv:MulDiv/clock_opt_cts.design (time 0s)
Resized 48 cell(s), relocated 0 cell(s), cloned 3 cell(s) and inserted 46 buffer(s)/inverter(s)
Cloned 3 non-repeater gate(s)
Ran incremental ZGR 179 time(s) for 372 net(s) and restored ZGR 97 time(s) for 198 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: clock, Mode: mode_norm.worst_low.RCmax, Root: clock
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 185.6422; ID = 204.2961; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 104.3988; ClockCellArea = 108.5768; Clock = clock; Mode = mode_norm.worst_low.RCmax; Corner = mode_norm.worst_low.RCmax; ClockRoot = clock. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 2.63 sec, cpu time is 0 hr : 0 min : 7.17 sec.
-------------------------------------------------------------
Fixing clock: clock mode: mode_norm.slow.RCmax root: clock

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: clock, Mode: mode_norm.slow.RCmax, Root: clock
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 157.5851; ID = 173.3971; NetsWithDRC = 1; Worst Tran/Cap cost = 0.2289/0.0000; ClockBufArea = 104.3988; ClockCellArea = 108.5768; Clock = clock; Mode = mode_norm.slow.RCmax; Corner = mode_norm.slow.RCmax; ClockRoot = clock. (CTS-037)

Starting fixing clock tree DRC Violation ...
Begin building search trees for block MulDiv:MulDiv/clock_opt_cts.design
Done building search trees for block MulDiv:MulDiv/clock_opt_cts.design (time 0s)
Resized 1 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 2 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 3 time(s) for 8 net(s) and restored ZGR 2 time(s) for 5 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: clock, Mode: mode_norm.slow.RCmax, Root: clock
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 157.5851; ID = 173.3971; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 105.3327; ClockCellArea = 109.5107; Clock = clock; Mode = mode_norm.slow.RCmax; Corner = mode_norm.slow.RCmax; ClockRoot = clock. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.08 sec, cpu time is 0 hr : 0 min : 0.14 sec.
-------------------------------------------------------------
Fixing clock: clock mode: mode_norm.fast.RCmin_bc root: clock

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: clock, Mode: mode_norm.fast.RCmin_bc, Root: clock
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 148.5443; ID = 163.5551; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 105.3327; ClockCellArea = 109.5107; Clock = clock; Mode = mode_norm.fast.RCmin_bc; Corner = mode_norm.fast.RCmin_bc; ClockRoot = clock. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: clock, Mode: mode_norm.fast.RCmin_bc, Root: clock
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 148.5443; ID = 163.5551; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 105.3327; ClockCellArea = 109.5107; Clock = clock; Mode = mode_norm.fast.RCmin_bc; Corner = mode_norm.fast.RCmin_bc; ClockRoot = clock. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 2.71 sec, cpu time is 0 hr : 0 min : 7.32 sec. (CTS-104)
************************************************************
* CTS STEP: Skew Latency Optimization and Area Recovery
************************************************************
-------------------------------------------------------------
Optimizing clock tree
clock: clock mode: mode_norm.worst_low.RCmax root: clock
clock: clock mode: mode_norm.slow.RCmax root: clock
clock: clock mode: mode_norm.fast.RCmin_bc root: clock
Clock QoR Before Optimization:
Clock: clock, Mode: mode_norm.worst_low.RCmax, Root: clock
Information: CTS QoR Pre Optimization: GlobalSkew = 185.6422; ID = 204.2961; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 105.3327; ClockCellArea = 109.5107; Clock = clock; Mode = mode_norm.worst_low.RCmax; Corner = mode_norm.worst_low.RCmax; ClockRoot = clock. (CTS-037)
Clock: clock, Mode: mode_norm.slow.RCmax, Root: clock
Information: CTS QoR Pre Optimization: GlobalSkew = 157.5851; ID = 173.3971; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 105.3327; ClockCellArea = 109.5107; Clock = clock; Mode = mode_norm.slow.RCmax; Corner = mode_norm.slow.RCmax; ClockRoot = clock. (CTS-037)
Clock: clock, Mode: mode_norm.fast.RCmin_bc, Root: clock
Information: CTS QoR Pre Optimization: GlobalSkew = 148.5443; ID = 163.5551; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 105.3327; ClockCellArea = 109.5107; Clock = clock; Mode = mode_norm.fast.RCmin_bc; Corner = mode_norm.fast.RCmin_bc; ClockRoot = clock. (CTS-037)

Begin Network Flow Based Optimization:
Information: Design Average RC for design MulDiv  (NEX-011)
Information: r = 39.418938 ohm/um, via_r = 3.392460 ohm/cut, c = 0.084996 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 35.438141 ohm/um, via_r = 3.334033 ohm/cut, c = 0.087036 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Begin building search trees for block MulDiv:MulDiv/clock_opt_cts.design
Done building search trees for block MulDiv:MulDiv/clock_opt_cts.design (time 0s)
Begin building search trees for block MulDiv:MulDiv/clock_opt_cts.design
Done building search trees for block MulDiv:MulDiv/clock_opt_cts.design (time 0s)
Begin building search trees for block MulDiv:MulDiv/clock_opt_cts.design
Done building search trees for block MulDiv:MulDiv/clock_opt_cts.design (time 0s)
Begin building search trees for block MulDiv:MulDiv/clock_opt_cts.design
Done building search trees for block MulDiv:MulDiv/clock_opt_cts.design (time 0s)
Begin building search trees for block MulDiv:MulDiv/clock_opt_cts.design
Done building search trees for block MulDiv:MulDiv/clock_opt_cts.design (time 0s)
Begin building search trees for block MulDiv:MulDiv/clock_opt_cts.design
Done building search trees for block MulDiv:MulDiv/clock_opt_cts.design (time 0s)
Begin building search trees for block MulDiv:MulDiv/clock_opt_cts.design
Done building search trees for block MulDiv:MulDiv/clock_opt_cts.design (time 0s)
Begin building search trees for block MulDiv:MulDiv/clock_opt_cts.design
Done building search trees for block MulDiv:MulDiv/clock_opt_cts.design (time 0s)
Begin building search trees for block MulDiv:MulDiv/clock_opt_cts.design
Done building search trees for block MulDiv:MulDiv/clock_opt_cts.design (time 0s)
Begin building search trees for block MulDiv:MulDiv/clock_opt_cts.design
Done building search trees for block MulDiv:MulDiv/clock_opt_cts.design (time 0s)
Default network flow optimizer made 60 successful improvements out of 130 iterations
Resized 23, relocated 5, deleted 10, inserted 44, sizeUp Relocated 0 cells
The elapsed time for network flow optimization is 0 hr : 0 min : 3.89 sec, cpu time is 0 hr : 0 min : 11.02 sec.
Ran incremental ZGR 266 time(s) for 591 net(s) and restored ZGR 100 time(s) for 172 net(s)
Clock Qor After Network Flow Optimization:
Clock: clock, Mode: mode_norm.worst_low.RCmax, Root: clock
Information: CTS QoR Post Optimization: GlobalSkew = 37.6320; ID = 154.7432; NetsWithDRC = 7; Worst Tran/Cap cost = 0.9346/0.0000; ClockBufArea = 103.9565; ClockCellArea = 108.1344; Clock = clock; Mode = mode_norm.worst_low.RCmax; Corner = mode_norm.worst_low.RCmax; ClockRoot = clock. (CTS-037)
Longest path:
  (0) 1.9455		0.0000		cts_inv_10434727/I
  (1) 4.3106		2.3651		cts_inv_10434727/ZN
  (2) 5.0354		0.7248		cts_inv_10394723/I
  (3) 7.4768		2.4414		cts_inv_10394723/ZN
  (4) 11.4632		3.9864		cts_inv_10034687/I
  (5) 14.5531		3.0899		cts_inv_10034687/ZN
  (6) 16.0027		1.4496		cts_inv_9994683/I
  (7) 18.3868		2.3842		cts_inv_9994683/ZN
  (8) 19.8555		1.4687		cto_buf_drc_4788/I
  (9) 25.2914		5.4359		cto_buf_drc_4788/Z
  (10) 26.3214		1.0300		cts_inv_9874671/I
  (11) 27.9236		1.6022		cts_inv_9874671/ZN
  (12) 27.9617		0.0381		cto_buf_drc_4789/I
  (13) 32.0625		4.1008		cto_buf_drc_4789/Z
  (14) 32.9399		0.8774		cto_buf_drc_4790/I
  (15) 38.3186		5.3787		cto_buf_drc_4790/Z
  (16) 41.9807		3.6621		cts_inv_9834667/I
  (17) 44.7464		2.7657		cts_inv_9834667/ZN
  (18) 44.8036		0.0572		cto_buf_drc_4791/I
  (19) 48.9807		4.1771		cto_buf_drc_4791/Z
  (20) 49.8390		0.8583		cto_buf_drc_4792/I
  (21) 55.6946		5.8556		cto_buf_drc_4792/Z
  (22) 57.5638		1.8692		cts_inv_9794663/I
  (23) 59.1278		1.5640		cts_inv_9794663/ZN
  (24) 60.5011		1.3733		cto_buf_drc_5083/I
  (25) 68.3784		7.8773		cto_buf_drc_5083/Z
  (26) 70.9534		2.5749		cts_inv_9754659/I
  (27) 73.3757		2.4223		cts_inv_9754659/ZN
  (28) 74.2340		0.8583		clk_gate_divisor_reg/latch/CLK
  (29) 82.8171		8.5831		clk_gate_divisor_reg/latch/Q
  (30) 83.0269		0.2098		cto_buf_drc_5116/I
  (31) 89.0541		6.0272		cto_buf_drc_5116/Z
  (32) 89.5691		0.5150		cto_buf_drc_5084/I
  (33) 95.0241		5.4550		cto_buf_drc_5084/Z
  (34) 95.9396		0.9155		cto_buf_drc_5183/I
  (35) 100.7080		4.7684		cto_buf_drc_5183/Z
  (36) 101.4900		0.7820		cto_buf_drc_5184/I
  (37) 106.0295		4.5395		cto_buf_drc_5184/Z
  (38) 106.5826		0.5531		cto_buf_drc_5185/I
  (39) 110.8932		4.3106		cto_buf_drc_5185/Z
  (40) 111.4655		0.5722		cto_buf_drc_5186/I
  (41) 115.7761		4.3106		cto_buf_drc_5186/Z
  (42) 116.3483		0.5722		cto_buf_drc_5187/I
  (43) 120.6398		4.2915		cto_buf_drc_5187/Z
  (44) 121.5172		0.8774		cto_buf_drc_5188/I
  (45) 126.0757		4.5586		cto_buf_drc_5188/Z
  (46) 126.6098		0.5341		cto_buf_drc_5189/I
  (47) 130.9013		4.2915		cto_buf_drc_5189/Z
  (48) 131.9313		1.0300		cto_buf_drc_5190/I
  (49) 136.6043		4.6730		cto_buf_drc_5190/Z
  (50) 140.3046		3.7003		cto_buf_drc_5191/I
  (51) 146.2173		5.9128		cto_buf_drc_5191/Z
  (52) 146.8849		0.6676		cto_buf_drc_5192/I
  (53) 151.2909		4.4060		cto_buf_drc_5192/Z
  (54) 154.7432		3.4523		divisor_reg_7_/CLK
Shortest path:
  (0) 1.9455		0.0000		cts_inv_10434727/I
  (1) 4.3106		2.3651		cts_inv_10434727/ZN
  (2) 5.0354		0.7248		cts_inv_10394723/I
  (3) 7.4768		2.4414		cts_inv_10394723/ZN
  (4) 11.4632		3.9864		cts_inv_10034687/I
  (5) 14.5531		3.0899		cts_inv_10034687/ZN
  (6) 16.0027		1.4496		cts_inv_9994683/I
  (7) 18.3868		2.3842		cts_inv_9994683/ZN
  (8) 19.8555		1.4687		cto_buf_drc_4788/I
  (9) 25.2914		5.4359		cto_buf_drc_4788/Z
  (10) 26.3214		1.0300		cts_inv_9874671/I
  (11) 27.9236		1.6022		cts_inv_9874671/ZN
  (12) 27.9617		0.0381		cto_buf_drc_4789/I
  (13) 32.0625		4.1008		cto_buf_drc_4789/Z
  (14) 32.9399		0.8774		cto_buf_drc_4790/I
  (15) 38.3186		5.3787		cto_buf_drc_4790/Z
  (16) 41.9807		3.6621		cts_inv_9834667/I
  (17) 44.7464		2.7657		cts_inv_9834667/ZN
  (18) 44.8036		0.0572		cto_buf_drc_4791/I
  (19) 48.9807		4.1771		cto_buf_drc_4791/Z
  (20) 49.8390		0.8583		cto_buf_drc_4792/I
  (21) 55.6946		5.8556		cto_buf_drc_4792/Z
  (22) 57.5638		1.8692		cts_inv_9794663/I
  (23) 59.1278		1.5640		cts_inv_9794663/ZN
  (24) 60.5011		1.3733		cto_buf_drc_5083/I
  (25) 68.3784		7.8773		cto_buf_drc_5083/Z
  (26) 70.9534		2.5749		cts_inv_9754659/I
  (27) 73.3757		2.4223		cts_inv_9754659/ZN
  (28) 74.2340		0.8583		clk_gate_divisor_reg/latch/CLK
  (29) 82.8171		8.5831		clk_gate_divisor_reg/latch/Q
  (30) 83.0078		0.1907		cto_buf_drc_5117/I
  (31) 88.6345		5.6267		cto_buf_drc_5117/Z
  (32) 88.6536		0.0191		cto_buf_drc_5085/I
  (33) 94.8334		6.1798		cto_buf_drc_5085/Z
  (34) 94.8906		0.0572		cto_buf_drc_5118/I
  (35) 99.6780		4.7874		cto_buf_drc_5118/Z
  (36) 99.7353		0.0572		cto_buf_drc_5119/I
  (37) 104.0459		4.3106		cto_buf_drc_5119/Z
  (38) 104.1031		0.0572		cto_buf_drc_5120/I
  (39) 109.4437		5.3406		cto_buf_drc_5120/Z
  (40) 110.2448		0.8011		buf_drc_cln5141/I
  (41) 114.5554		4.3106		buf_drc_cln5141/Z
  (42) 117.1112		2.5558		divisor_reg_43_/CLK
Clock: clock, Mode: mode_norm.slow.RCmax, Root: clock
Information: CTS QoR Post Optimization: GlobalSkew = 31.9481; ID = 129.1847; NetsWithDRC = 4; Worst Tran/Cap cost = 0.5150/0.0000; ClockBufArea = 103.9565; ClockCellArea = 108.1344; Clock = clock; Mode = mode_norm.slow.RCmax; Corner = mode_norm.slow.RCmax; ClockRoot = clock. (CTS-037)
Longest path:
  (0) 2.0409		0.0000		cts_inv_10434727/I
  (1) 3.9673		1.9264		cts_inv_10434727/ZN
  (2) 4.7493		0.7820		cts_inv_10394723/I
  (3) 6.5994		1.8501		cts_inv_10394723/ZN
  (4) 10.7765		4.1771		cts_inv_10034687/I
  (5) 13.2561		2.4796		cts_inv_10034687/ZN
  (6) 14.8392		1.5831		cts_inv_9994683/I
  (7) 16.5558		1.7166		cts_inv_9994683/ZN
  (8) 18.0817		1.5259		cto_buf_drc_4788/I
  (9) 22.2969		4.2152		cto_buf_drc_4788/Z
  (10) 23.3841		1.0872		cts_inv_9874671/I
  (11) 24.6811		1.2970		cts_inv_9874671/ZN
  (12) 24.7383		0.0572		cto_buf_drc_4789/I
  (13) 27.8091		3.0708		cto_buf_drc_4789/Z
  (14) 28.7819		0.9727		cto_buf_drc_4790/I
  (15) 32.9018		4.1199		cto_buf_drc_4790/Z
  (16) 36.8881		3.9864		cts_inv_9834667/I
  (17) 38.7001		1.8120		cts_inv_9834667/ZN
  (18) 38.7573		0.0572		cto_buf_drc_4791/I
  (19) 41.9807		3.2234		cto_buf_drc_4791/Z
  (20) 42.8772		0.8965		cto_buf_drc_4792/I
  (21) 47.3404		4.4632		cto_buf_drc_4792/Z
  (22) 49.3050		1.9646		cts_inv_9794663/I
  (23) 50.5257		1.2207		cts_inv_9794663/ZN
  (24) 52.0325		1.5068		cto_buf_drc_5083/I
  (25) 58.3649		6.3324		cto_buf_drc_5083/Z
  (26) 61.1877		2.8229		cts_inv_9754659/I
  (27) 62.6755		1.4877		cts_inv_9754659/ZN
  (28) 63.5338		0.8583		clk_gate_divisor_reg/latch/CLK
  (29) 70.4384		6.9046		clk_gate_divisor_reg/latch/Q
  (30) 70.6482		0.2098		cto_buf_drc_5116/I
  (31) 75.1686		4.5204		cto_buf_drc_5116/Z
  (32) 75.7217		0.5531		cto_buf_drc_5084/I
  (33) 79.8607		4.1389		cto_buf_drc_5084/Z
  (34) 80.8144		0.9537		cto_buf_drc_5183/I
  (35) 84.4383		3.6240		cto_buf_drc_5183/Z
  (36) 85.2585		0.8202		cto_buf_drc_5184/I
  (37) 88.6917		3.4332		cto_buf_drc_5184/Z
  (38) 89.2830		0.5913		cto_buf_drc_5185/I
  (39) 92.5446		3.2616		cto_buf_drc_5185/Z
  (40) 93.1549		0.6104		cto_buf_drc_5186/I
  (41) 96.4165		3.2616		cto_buf_drc_5186/Z
  (42) 97.0268		0.6104		cto_buf_drc_5187/I
  (43) 100.2693		3.2425		cto_buf_drc_5187/Z
  (44) 101.2039		0.9346		cto_buf_drc_5188/I
  (45) 104.6753		3.4714		cto_buf_drc_5188/Z
  (46) 105.2284		0.5531		cto_buf_drc_5189/I
  (47) 108.4518		3.2234		cto_buf_drc_5189/Z
  (48) 109.5390		1.0872		cto_buf_drc_5190/I
  (49) 113.1058		3.5667		cto_buf_drc_5190/Z
  (50) 116.9777		3.8719		cto_buf_drc_5191/I
  (51) 121.6316		4.6539		cto_buf_drc_5191/Z
  (52) 122.3373		0.7057		cto_buf_drc_5192/I
  (53) 125.6561		3.3188		cto_buf_drc_5192/Z
  (54) 129.1847		3.5286		divisor_reg_7_/CLK
Shortest path:
  (0) 2.0409		0.0000		cts_inv_10434727/I
  (1) 3.9673		1.9264		cts_inv_10434727/ZN
  (2) 4.7493		0.7820		cts_inv_10394723/I
  (3) 6.5994		1.8501		cts_inv_10394723/ZN
  (4) 10.7765		4.1771		cts_inv_10034687/I
  (5) 13.2561		2.4796		cts_inv_10034687/ZN
  (6) 14.8392		1.5831		cts_inv_9994683/I
  (7) 16.5558		1.7166		cts_inv_9994683/ZN
  (8) 18.0817		1.5259		cto_buf_drc_4788/I
  (9) 22.2969		4.2152		cto_buf_drc_4788/Z
  (10) 23.3841		1.0872		cts_inv_9874671/I
  (11) 24.6811		1.2970		cts_inv_9874671/ZN
  (12) 24.7383		0.0572		cto_buf_drc_4789/I
  (13) 27.8091		3.0708		cto_buf_drc_4789/Z
  (14) 28.7819		0.9727		cto_buf_drc_4790/I
  (15) 32.9018		4.1199		cto_buf_drc_4790/Z
  (16) 36.8881		3.9864		cts_inv_9834667/I
  (17) 38.7001		1.8120		cts_inv_9834667/ZN
  (18) 38.7573		0.0572		cto_buf_drc_4791/I
  (19) 41.9807		3.2234		cto_buf_drc_4791/Z
  (20) 42.8772		0.8965		cto_buf_drc_4792/I
  (21) 47.3404		4.4632		cto_buf_drc_4792/Z
  (22) 49.3050		1.9646		cts_inv_9794663/I
  (23) 50.5257		1.2207		cts_inv_9794663/ZN
  (24) 52.0325		1.5068		cto_buf_drc_5083/I
  (25) 58.3649		6.3324		cto_buf_drc_5083/Z
  (26) 61.1877		2.8229		cts_inv_9754659/I
  (27) 62.6755		1.4877		cts_inv_9754659/ZN
  (28) 63.5338		0.8583		clk_gate_divisor_reg/latch/CLK
  (29) 70.4384		6.9046		clk_gate_divisor_reg/latch/Q
  (30) 70.6482		0.2098		cto_buf_drc_5117/I
  (31) 74.8444		4.1962		cto_buf_drc_5117/Z
  (32) 74.8634		0.0191		cto_buf_drc_5085/I
  (33) 79.5364		4.6730		cto_buf_drc_5085/Z
  (34) 79.5937		0.0572		cto_buf_drc_5118/I
  (35) 83.1795		3.5858		cto_buf_drc_5118/Z
  (36) 83.2367		0.0572		cto_buf_drc_5119/I
  (37) 86.4410		3.2043		cto_buf_drc_5119/Z
  (38) 86.4983		0.0572		cto_buf_drc_5120/I
  (39) 90.5037		4.0054		cto_buf_drc_5120/Z
  (40) 91.3429		0.8392		buf_drc_cln5141/I
  (41) 94.6045		3.2616		buf_drc_cln5141/Z
  (42) 97.2366		2.6321		divisor_reg_43_/CLK
Clock: clock, Mode: mode_norm.fast.RCmin_bc, Root: clock
Information: CTS QoR Post Optimization: GlobalSkew = 32.2533; ID = 122.3755; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 103.9565; ClockCellArea = 108.1344; Clock = clock; Mode = mode_norm.fast.RCmin_bc; Corner = mode_norm.fast.RCmin_bc; ClockRoot = clock. (CTS-037)
Longest path:
  (0) 1.6975		0.0000		cts_inv_10434727/I
  (1) 3.5095		1.8120		cts_inv_10434727/ZN
  (2) 4.0436		0.5341		cts_inv_10394723/I
  (3) 5.8937		1.8501		cts_inv_10394723/ZN
  (4) 9.1553		3.2616		cts_inv_10034687/I
  (5) 11.3869		2.2316		cts_inv_10034687/ZN
  (6) 12.6457		1.2589		cts_inv_9994683/I
  (7) 14.4005		1.7548		cts_inv_9994683/ZN
  (8) 15.6593		1.2589		cto_buf_drc_4788/I
  (9) 19.8555		4.1962		cto_buf_drc_4788/Z
  (10) 20.5803		0.7248		cts_inv_9874671/I
  (11) 21.7247		1.1444		cts_inv_9874671/ZN
  (12) 21.7628		0.0381		cto_buf_drc_4789/I
  (13) 24.8909		3.1281		cto_buf_drc_4789/Z
  (14) 25.6920		0.8011		cto_buf_drc_4790/I
  (15) 29.8500		4.1580		cto_buf_drc_4790/Z
  (16) 33.2069		3.3569		cts_inv_9834667/I
  (17) 35.2097		2.0027		cts_inv_9834667/ZN
  (18) 35.2669		0.0572		cto_buf_drc_4791/I
  (19) 38.4712		3.2043		cto_buf_drc_4791/Z
  (20) 39.2342		0.7629		cto_buf_drc_4792/I
  (21) 43.8118		4.5776		cto_buf_drc_4792/Z
  (22) 45.3758		1.5640		cts_inv_9794663/I
  (23) 46.4630		1.0872		cts_inv_9794663/ZN
  (24) 47.7028		1.2398		cto_buf_drc_5083/I
  (25) 53.9970		6.2943		cto_buf_drc_5083/Z
  (26) 56.3812		2.3842		cts_inv_9754659/I
  (27) 58.0215		1.6403		cts_inv_9754659/ZN
  (28) 58.6700		0.6485		clk_gate_divisor_reg/latch/CLK
  (29) 65.5556		6.8855		clk_gate_divisor_reg/latch/Q
  (30) 65.7272		0.1717		cto_buf_drc_5116/I
  (31) 70.3430		4.6158		cto_buf_drc_5116/Z
  (32) 70.7817		0.4387		cto_buf_drc_5084/I
  (33) 74.9969		4.2152		cto_buf_drc_5084/Z
  (34) 75.7027		0.7057		cto_buf_drc_5183/I
  (35) 79.3457		3.6430		cto_buf_drc_5183/Z
  (36) 79.9751		0.6294		cto_buf_drc_5184/I
  (37) 83.4656		3.4904		cto_buf_drc_5184/Z
  (38) 83.9233		0.4578		cto_buf_drc_5185/I
  (39) 87.2612		3.3379		cto_buf_drc_5185/Z
  (40) 87.7380		0.4768		cto_buf_drc_5186/I
  (41) 91.0759		3.3379		cto_buf_drc_5186/Z
  (42) 91.5527		0.4768		cto_buf_drc_5187/I
  (43) 94.8524		3.2997		cto_buf_drc_5187/Z
  (44) 95.5772		0.7248		cto_buf_drc_5188/I
  (45) 99.0868		3.5095		cto_buf_drc_5188/Z
  (46) 99.5064		0.4196		cto_buf_drc_5189/I
  (47) 102.8061		3.2997		cto_buf_drc_5189/Z
  (48) 103.6835		0.8774		cto_buf_drc_5190/I
  (49) 107.2693		3.5858		cto_buf_drc_5190/Z
  (50) 110.7597		3.4904		cto_buf_drc_5191/I
  (51) 115.3374		4.5776		cto_buf_drc_5191/Z
  (52) 115.9286		0.5913		cto_buf_drc_5192/I
  (53) 119.3047		3.3760		cto_buf_drc_5192/Z
  (54) 122.3755		3.0708		divisor_reg_3_/CLK
Shortest path:
  (0) 2.4033		0.0000		cto_buf_5584/I
  (1) 6.7329		4.3297		cto_buf_5584/Z
  (2) 7.0000		0.2670		cto_buf_5517/I
  (3) 10.5286		3.5286		cto_buf_5517/Z
  (4) 10.6621		0.1335		cto_dtrdly_5531/I
  (5) 12.3215		1.6594		cto_dtrdly_5531/ZN
  (6) 14.1907		1.8692		cto_dtrdly_5535/I
  (7) 17.6811		3.4904		cto_dtrdly_5535/ZN
  (8) 19.2070		1.5259		cto_dtrdly_5537/I
  (9) 22.6402		3.4332		cto_dtrdly_5537/ZN
  (10) 24.6048		1.9646		cto_dtrdly_5539/I
  (11) 28.7819		4.1771		cto_dtrdly_5539/ZN
  (12) 30.1361		1.3542		cto_dtrdly_5541/I
  (13) 33.1879		3.0518		cto_dtrdly_5541/ZN
  (14) 34.9045		1.7166		cto_dtrdly_5543/I
  (15) 38.7192		3.8147		cto_dtrdly_5543/ZN
  (16) 40.4739		1.7548		cto_dtrdly_5545/I
  (17) 44.0407		3.5667		cto_dtrdly_5545/ZN
  (18) 45.8717		1.8311		cto_dtrdly_5544/I
  (19) 49.8772		4.0054		cto_dtrdly_5544/ZN
  (20) 51.8417		1.9646		cto_dtrdly_5542/I
  (21) 54.2831		2.4414		cto_dtrdly_5542/ZN
  (22) 54.3404		0.0572		cto_dtrdly_5540/I
  (23) 57.0869		2.7466		cto_dtrdly_5540/ZN
  (24) 59.3185		2.2316		cto_dtrdly_5538/I
  (25) 61.7218		2.4033		cto_dtrdly_5538/ZN
  (26) 61.7599		0.0381		cto_dtrdly_5536/I
  (27) 64.4112		2.6512		cto_dtrdly_5536/ZN
  (28) 66.5092		2.0981		cto_dtrdly_5534/I
  (29) 69.1414		2.6321		cto_dtrdly_5534/ZN
  (30) 69.3512		0.2098		cto_dtrdly_5530/I
  (31) 72.2885		2.9373		cto_dtrdly_5530/ZN
  (32) 72.7463		0.4578		cts_inv_9714655/I
  (33) 78.5255		5.7793		cts_inv_9714655/ZN
  (34) 79.2503		0.7248		cts_inv_9674651/I
  (35) 81.1005		1.8501		cts_inv_9674651/ZN
  (36) 82.0160		0.9155		clk_gate_state_reg/latch/CLK
  (37) 89.9887		7.9727		clk_gate_state_reg/latch/Q
  (38) 90.1222		0.1335		state_reg_2_/CLK

Begin Area Recovery Buffer Removal:
Begin building search trees for block MulDiv:MulDiv/clock_opt_cts.design
Done building search trees for block MulDiv:MulDiv/clock_opt_cts.design (time 0s)
Begin building search trees for block MulDiv:MulDiv/clock_opt_cts.design
Done building search trees for block MulDiv:MulDiv/clock_opt_cts.design (time 0s)
Begin building search trees for block MulDiv:MulDiv/clock_opt_cts.design
Done building search trees for block MulDiv:MulDiv/clock_opt_cts.design (time 0s)
Begin building search trees for block MulDiv:MulDiv/clock_opt_cts.design
Done building search trees for block MulDiv:MulDiv/clock_opt_cts.design (time 0s)
Begin building search trees for block MulDiv:MulDiv/clock_opt_cts.design
Done building search trees for block MulDiv:MulDiv/clock_opt_cts.design (time 0s)
Begin building search trees for block MulDiv:MulDiv/clock_opt_cts.design
Done building search trees for block MulDiv:MulDiv/clock_opt_cts.design (time 0s)
Begin building search trees for block MulDiv:MulDiv/clock_opt_cts.design
Done building search trees for block MulDiv:MulDiv/clock_opt_cts.design (time 0s)
Begin building search trees for block MulDiv:MulDiv/clock_opt_cts.design
Done building search trees for block MulDiv:MulDiv/clock_opt_cts.design (time 0s)
Begin building search trees for block MulDiv:MulDiv/clock_opt_cts.design
Done building search trees for block MulDiv:MulDiv/clock_opt_cts.design (time 0s)
AR: deleted 66 cell(s)
Ran incremental ZGR 119 time(s) for 126 net(s) and restored ZGR 65 time(s) for 221 net(s)
Clock QoR After Area Recovery Removal:
Clock: clock, Mode: mode_norm.worst_low.RCmax, Root: clock
Information: CTS QoR Post Area Recovery: GlobalSkew = 36.9101; ID = 118.7325; NetsWithDRC = 4; Worst Tran/Cap cost = 0.9346/0.0000; ClockBufArea = 59.2282; ClockCellArea = 63.4061; Clock = clock; Mode = mode_norm.worst_low.RCmax; Corner = mode_norm.worst_low.RCmax; ClockRoot = clock. (CTS-037)
Clock: clock, Mode: mode_norm.slow.RCmax, Root: clock
Information: CTS QoR Post Area Recovery: GlobalSkew = 33.3460; ID = 102.0622; NetsWithDRC = 2; Worst Tran/Cap cost = 0.3815/0.0000; ClockBufArea = 59.2282; ClockCellArea = 63.4061; Clock = clock; Mode = mode_norm.slow.RCmax; Corner = mode_norm.slow.RCmax; ClockRoot = clock. (CTS-037)
Clock: clock, Mode: mode_norm.fast.RCmin_bc, Root: clock
Information: CTS QoR Post Area Recovery: GlobalSkew = 30.2471; ID = 94.4901; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 59.2282; ClockCellArea = 63.4061; Clock = clock; Mode = mode_norm.fast.RCmin_bc; Corner = mode_norm.fast.RCmin_bc; ClockRoot = clock. (CTS-037)

Begin Area Recovery Resizing:
AR: resized 60 out of 114 cell(s)
Ran incremental ZGR 61 time(s) for 130 net(s) and restored ZGR 4 time(s) for 11 net(s)
Clock QoR After Area Recovery Resizing:
Clock: clock, Mode: mode_norm.worst_low.RCmax, Root: clock
Information: CTS QoR Post Area Recovery: GlobalSkew = 35.9073; ID = 106.7543; NetsWithDRC = 4; Worst Tran/Cap cost = 0.9346/0.0000; ClockBufArea = 28.2132; ClockCellArea = 32.3912; Clock = clock; Mode = mode_norm.worst_low.RCmax; Corner = mode_norm.worst_low.RCmax; ClockRoot = clock. (CTS-037)
Clock: clock, Mode: mode_norm.slow.RCmax, Root: clock
Information: CTS QoR Post Area Recovery: GlobalSkew = 28.6129; ID = 85.0105; NetsWithDRC = 2; Worst Tran/Cap cost = 0.3815/0.0000; ClockBufArea = 28.2132; ClockCellArea = 32.3912; Clock = clock; Mode = mode_norm.slow.RCmax; Corner = mode_norm.slow.RCmax; ClockRoot = clock. (CTS-037)
Clock: clock, Mode: mode_norm.fast.RCmin_bc, Root: clock
Information: CTS QoR Post Area Recovery: GlobalSkew = 26.3197; ID = 80.6046; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 28.2132; ClockCellArea = 32.3912; Clock = clock; Mode = mode_norm.fast.RCmin_bc; Corner = mode_norm.fast.RCmin_bc; ClockRoot = clock. (CTS-037)
The elapsed time for area recovery is 0 hr : 0 min : 2.43 sec, cpu time is 0 hr : 0 min : 5.20 sec.
The elapsed time for optimization of clock tree is 0 hr : 0 min : 6.35 sec, cpu time is 0 hr : 0 min : 16.28 sec.
Information: The run time for skew latency optimization is 0 hr : 0 min : 6.35 sec, cpu time is 0 hr : 0 min : 16.28 sec. (CTS-104)
************************************************************
* CTS STEP: Post-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: clock mode: mode_norm.worst_low.RCmax root: clock
Resized 2 cell(s), relocated 2 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 4 time(s) for 8 net(s) and restored ZGR 2 time(s) for 4 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: clock, Mode: mode_norm.worst_low.RCmax, Root: clock
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 31.7603; ID = 98.9532; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 28.5082; ClockCellArea = 32.6861; Clock = clock; Mode = mode_norm.worst_low.RCmax; Corner = mode_norm.worst_low.RCmax; ClockRoot = clock. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.06 sec, cpu time is 0 hr : 0 min : 0.16 sec.
-------------------------------------------------------------
Fixing clock: clock mode: mode_norm.slow.RCmax root: clock
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: clock, Mode: mode_norm.slow.RCmax, Root: clock
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 24.9537; ID = 77.6863; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 28.5082; ClockCellArea = 32.6861; Clock = clock; Mode = mode_norm.slow.RCmax; Corner = mode_norm.slow.RCmax; ClockRoot = clock. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
-------------------------------------------------------------
Fixing clock: clock mode: mode_norm.fast.RCmin_bc root: clock
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: clock, Mode: mode_norm.fast.RCmin_bc, Root: clock
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 23.5523; ID = 75.1495; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 28.5082; ClockCellArea = 32.6861; Clock = clock; Mode = mode_norm.fast.RCmin_bc; Corner = mode_norm.fast.RCmin_bc; ClockRoot = clock. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
Information: The run time for post-optimization DRC fixing is 0 hr : 0 min : 0.07 sec, cpu time is 0 hr : 0 min : 0.17 sec. (CTS-104)
All together, ran incremental ZGR 632 time(s) for 1235 net(s) and restoring ZGR invoked 270 time(s) for 611 net(s)
Setting target skew for clock: clock (mode mode_norm.fast.RCmin_bc corner mode_norm.fast.RCmin_bc) as 0.040000
Setting target skew for clock: clock (mode mode_norm.slow.RCmax corner mode_norm.slow.RCmax) as 0.040000
Setting target skew for clock: clock (mode mode_norm.worst_low.RCmax corner mode_norm.worst_low.RCmax) as 0.040000
There are 38 buffers added and 16 inverters reduced by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Information: The run time for postlude is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 115 flat clock tree nets.
There are 114 non-sink instances (total area 32.69) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 41 buffers and 68 inverters (total area 28.51).
87 buffers/inverters were inserted below 4 leaf level Gates.
 Compilation of clock trees finished successfully
 Run time for cts 00:00:31.08u 00:00:02.25s 00:00:13.40e: 

No clock balance group was found, so skip the balance
Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/clock_opt_cts.design'. (TIM-125)
Begin building search trees for block MulDiv:MulDiv/clock_opt_cts.design
Done building search trees for block MulDiv:MulDiv/clock_opt_cts.design (time 0s)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5762, routed nets = 115, across physical hierarchy nets = 0, parasitics cached nets = 115, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:mode_norm.slow.RCmax   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clock        Yes    70.2654 70.2654 71.3321 71.3321   mode_norm.slow.RCmax

Mode:mode_norm.worst_low.RCmax   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clock        Yes    88.1195 88.1195 89.5023 89.5023   mode_norm.worst_low.RCmax

Mode:mode_norm.fast.RCmin   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clock        Yes         --      --      --      --   mode_norm.fast.RCmin

Mode:mode_norm.fast.RCmin_bc   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clock        Yes    67.6346 67.6346 68.6741 68.6741   mode_norm.fast.RCmin_bc

Info: clearing CTS-GR option
Info: clearinf CTO-GR option

Information: The net parasitics of block MulDiv are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/clock_opt_cts.design'. (TIM-125)
Information: Design MulDiv has 5764 nets, 115 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO(RDE) for design 'MulDiv'. (NEX-022)
Information: Design Average RC for design MulDiv  (NEX-011)
Information: r = 39.418938 ohm/um, via_r = 3.392460 ohm/cut, c = 0.084975 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 35.438812 ohm/um, via_r = 3.334048 ohm/cut, c = 0.087029 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5762, routed nets = 115, across physical hierarchy nets = 0, parasitics cached nets = 5762, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
npo-clock-opt command begin                   CPU:    43 s (  0.01 hr )  ELAPSE:    22 s (  0.01 hr )  MEM-PEAK:   738 MB

npo-clock-opt timing update complete          CPU:    43 s (  0.01 hr )  ELAPSE:    22 s (  0.01 hr )  MEM-PEAK:   738 MB

npo-clock-opt initial QoR
_________________________
Scenario Mapping Table
1: mode_norm.fast.RCmin
2: mode_norm.fast.RCmin_bc
3: mode_norm.slow.RCmax
4: mode_norm.worst_low.RCmax

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clock
8: FEEDTHROUGH
9: REGIN
10: REGOUT

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0000     0.0000      0
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -  57.5015  2005.6503    198
    2   8        -          -   0.0000     0.0000      0
    2   9        -          -   0.0000     0.0000      0
    2  10        -          -   0.0000     0.0000      0
    3   1   0.0000     0.0000        -          -      -
    3   2   0.0000     0.0000        -          -      -
    3   3   0.0000     0.0000        -          -      -
    3   4   0.0000     0.0000        -          -      -
    3   5   0.0000     0.0000        -          -      -
    3   6   0.0000     0.0000        -          -      -
    3   7   0.0000     0.0000        -          -      -
    3   8   0.0000     0.0000        -          -      -
    3   9   0.0000     0.0000        -          -      -
    3  10   0.0000     0.0000        -          -      -
    4   1   0.0000     0.0000        -          -      -
    4   2   0.0000     0.0000        -          -      -
    4   3   0.0000     0.0000        -          -      -
    4   4   0.0000     0.0000        -          -      -
    4   5   0.0000     0.0000        -          -      -
    4   6   0.0000     0.0000        -          -      -
    4   7  11.5320   179.2609        -          -      -
    4   8   0.0000     0.0000        -          -      -
    4   9   0.0000     0.0000        -          -      -
    4  10   0.0000     0.0000        -          -      -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        -          -        - 28131842.0
    2   *        -          -        -      -  57.5015  2005.6505    198        -          -        - 28131842.0
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0          -
    4   *  11.5320   179.2609 179.2609     28        -          -      -        0     0.0000        0          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *  11.5320   179.2609 179.2609     28  57.5015  2005.6505    198        0     0.0000        0 28131842.0      1991.25       5311         84        812
--------------------------------------------------------------------------------------------------------------------

npo-clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-clock-opt initial QoR Summary   11.5320   179.2609 179.2609     28  57.5015  2005.6505    198        0        0 28131842.0      1991.25       5311
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 8 threads
npo-clock-opt initialization complete         CPU:    44 s (  0.01 hr )  ELAPSE:    23 s (  0.01 hr )  MEM-PEAK:   738 MB
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
npo-clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA       POWER       ELAPSE (hr)  MEM (MB)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (62976 62976)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0

    Scenario mode_norm.slow.RCmax  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = 11.532009, TNS = 179.260910, NVP = 28

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     LEAKAGE 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY     POWER  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:22    11.532   179.261  1991.246     0.000     0.000        84       812         0     0.000       738 2.813e+07 

Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled

npo-clock-opt optimization Phase 2 Iter  1        257.96      258.14      0.00         -       0.002  28131842.00           0.006       738
APS-CHARZ: Performing leakage analysis

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario mode_norm.slow.RCmax  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = 11.532009, TNS = 180.497229, NVP = 29

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     LEAKAGE 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY     POWER  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:23    11.532   180.497  1990.656     0.000     0.000        84       812         0     0.000       738 2.812e+07 


Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Drc Mode Option: auto
ABF: Best buffer=CLKBUF_X2: best inverter=INV_X1: useInverter=true: effort=ultra: drc : 0.278: mode_norm.worst_low.RCmax: 0
ABF: Best buffer=CLKBUF_X2: best inverter=INV_X1: useInverter=true: effort=ultra: drc : 0.278: mode_norm.slow.RCmax: 0
ABF: Core Area = 17 X 17 ()
npo-clock-opt optimization Phase 3 Iter  1        257.96      258.14      0.00         0       0.002  28118426.00           0.007       738
Core Area = 17 X 17 ()
Core Area = 17 X 17 ()
npo-clock-opt optimization Phase 3 Iter  2        257.96      258.14      0.00         0       0.002  28118426.00           0.007       738
Core Area = 17 X 17 ()
npo-clock-opt optimization Phase 3 Iter  3        257.96      258.14      0.00         0       0.002  28118426.00           0.007       738

Layer name: M1, Mask name: metal1, Layer number: 3
Layer name: MINT1, Mask name: metal2, Layer number: 5
Layer name: MINT2, Mask name: metal3, Layer number: 7
Layer name: MINT3, Mask name: metal4, Layer number: 9
Layer name: MINT4, Mask name: metal5, Layer number: 11
Layer name: MINT5, Mask name: metal6, Layer number: 13
Layer name: MSMG1, Mask name: metal7, Layer number: 15
Layer name: MSMG2, Mask name: metal8, Layer number: 17
Layer name: MSMG3, Mask name: metal9, Layer number: 19
Layer name: MSMG4, Mask name: metal10, Layer number: 21
Layer name: MSMG5, Mask name: metal11, Layer number: 23
CCL: Total Usage Adjustment : 1
INFO: Derive row count 20 from GR congestion map (83/4)
INFO: Derive col count 20 from GR congestion map (82/4)
Convert timing mode ...
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Drc Mode Option: auto
ABF: Best buffer=CLKBUF_X2: best inverter=INV_X1: useInverter=true: effort=ultra: 0.278: mode_norm.worst_low.RCmax: 0
ABF: Best buffer=CLKBUF_X2: best inverter=INV_X1: useInverter=true: effort=ultra: 0.278: mode_norm.slow.RCmax: 0
ABF: Core Area = 17 X 17 ()
npo-clock-opt optimization Phase 4 Iter  1        257.96      258.14      0.00         0       0.002  28118426.00           0.007       738
npo-clock-opt optimization Phase 4 Iter  2         23.02       23.03      0.00         0       0.002  28169630.00           0.007       738
npo-clock-opt optimization Phase 4 Iter  3         23.02       23.03      0.00         0       0.002  28169630.00           0.007       738
npo-clock-opt optimization Phase 4 Iter  4         23.02       23.03      0.00         0       0.002  28169630.00           0.007       738
Core Area = 17 X 17 ()
Layer name: M1, Mask name: metal1, Layer number: 3
Layer name: MINT1, Mask name: metal2, Layer number: 5
Layer name: MINT2, Mask name: metal3, Layer number: 7
Layer name: MINT3, Mask name: metal4, Layer number: 9
Layer name: MINT4, Mask name: metal5, Layer number: 11
Layer name: MINT5, Mask name: metal6, Layer number: 13
Layer name: MSMG1, Mask name: metal7, Layer number: 15
Layer name: MSMG2, Mask name: metal8, Layer number: 17
Layer name: MSMG3, Mask name: metal9, Layer number: 19
Layer name: MSMG4, Mask name: metal10, Layer number: 21
Layer name: MSMG5, Mask name: metal11, Layer number: 23
npo-clock-opt optimization Phase 4 Iter  5          0.00        0.00      0.00         0       0.002  28208056.00           0.008       738
npo-clock-opt optimization Phase 4 Iter  6          0.00        0.00      0.00         0       0.002  28208056.00           0.008       738
Core Area = 17 X 17 ()
Layer name: M1, Mask name: metal1, Layer number: 3
Layer name: MINT1, Mask name: metal2, Layer number: 5
Layer name: MINT2, Mask name: metal3, Layer number: 7
Layer name: MINT3, Mask name: metal4, Layer number: 9
Layer name: MINT4, Mask name: metal5, Layer number: 11
Layer name: MINT5, Mask name: metal6, Layer number: 13
Layer name: MSMG1, Mask name: metal7, Layer number: 15
Layer name: MSMG2, Mask name: metal8, Layer number: 17
Layer name: MSMG3, Mask name: metal9, Layer number: 19
Layer name: MSMG4, Mask name: metal10, Layer number: 21
Layer name: MSMG5, Mask name: metal11, Layer number: 23
npo-clock-opt optimization Phase 4 Iter  7          0.00        0.00      0.00         0       0.002  28208056.00           0.008       738
npo-clock-opt optimization Phase 4 Iter  8          0.00        0.00      0.00         0       0.002  28208056.00           0.008       738
npo-clock-opt optimization Phase 4 Iter  9          0.00        0.00      0.00         0       0.002  28208056.00           0.008       738
npo-clock-opt optimization Phase 4 Iter 10          0.00        0.00      0.00         0       0.002  28208056.00           0.008       738
npo-clock-opt optimization Phase 4 Iter 11          0.00        0.00      0.00         0       0.002  28208056.00           0.008       738
npo-clock-opt optimization Phase 4 Iter 12          0.00        0.00      0.00         0       0.002  28208056.00           0.008       738
npo-clock-opt optimization Phase 4 Iter 13          0.00        0.00      0.00         0       0.002  28208056.00           0.008       738
npo-clock-opt optimization Phase 4 Iter 14          0.00        0.00      0.00         0       0.002  28208056.00           0.008       738
npo-clock-opt optimization Phase 4 Iter 15          0.00        0.00      0.00         0       0.002  28208056.00           0.008       738
npo-clock-opt optimization Phase 4 Iter 16          0.00        0.00      0.00         0       0.002  28208056.00           0.008       738
npo-clock-opt optimization Phase 4 Iter 17          0.00        0.00      0.00         0       0.002  28208056.00           0.008       738
Core Area = 17 X 17 ()
Layer name: M1, Mask name: metal1, Layer number: 3
Layer name: MINT1, Mask name: metal2, Layer number: 5
Layer name: MINT2, Mask name: metal3, Layer number: 7
Layer name: MINT3, Mask name: metal4, Layer number: 9
Layer name: MINT4, Mask name: metal5, Layer number: 11
Layer name: MINT5, Mask name: metal6, Layer number: 13
Layer name: MSMG1, Mask name: metal7, Layer number: 15
Layer name: MSMG2, Mask name: metal8, Layer number: 17
Layer name: MSMG3, Mask name: metal9, Layer number: 19
Layer name: MSMG4, Mask name: metal10, Layer number: 21
Layer name: MSMG5, Mask name: metal11, Layer number: 23
npo-clock-opt optimization Phase 4 Iter 18          0.00        0.00      0.00         0       0.002  28208056.00           0.008       738
npo-clock-opt optimization Phase 4 Iter 19          0.00        0.00      0.00         0       0.002  28208056.00           0.008       738

npo-clock-opt optimization Phase 5 Iter  1          0.00        0.00      0.00         0       0.002  28208056.00           0.008       738

npo-clock-opt optimization Phase 6 Iter  1          0.00        0.00   2100.58         0       0.002  28208056.00           0.008       738
Info: Enabling GR in final CTS
Info: Enabling GR in final CTO
Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/clock_opt_cts.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5762, routed nets = 115, across physical hierarchy nets = 0, parasitics cached nets = 5762, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

************************************************************
* CTS STEP: Useful skew computation
************************************************************

Initial QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 0.000637, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.057501, TNHS = -2.004331, NHVP = 198

    Scenario mode_norm.slow.RCmax (setup) WNS = 48.2261, TNS = 0, NVP = 0
    Scenario mode_norm.worst_low.RCmax (setup) WNS = 0.636876, TNS = 0, NVP = 0
    Scenario mode_norm.fast.RCmin_bc (hold) WNHS = -57.5015, TNHS = -2004.33, NHVP = 198
    Scenario mode_norm.slow.RCmax
       Path Group clock  WNS = 48.226120, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 108.074905, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 118.760559, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group clock  WNS = 0.636876, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 84.868607, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 91.238853, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group clock  WNHS = -57.501495, TNHS = -2004.330785, NHVP = 198
       Path Group REGIN  WNHS = 100.747185, TNHS = 0.000000, NHVP = 0
       Path Group REGOUT  WNHS = 111.827011, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------

CCD-Info: Computing Useful Skew For All Scenarios...
CCD-Info: Optimizing Useful Skew For All Scenarios...

Final QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 0.000915, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.057501, TNHS = -2.029720, NHVP = 194

    Scenario mode_norm.slow.RCmax (setup) WNS = 48.2261, TNS = 0, NVP = 0
    Scenario mode_norm.worst_low.RCmax (setup) WNS = 0.91514, TNS = 0, NVP = 0
    Scenario mode_norm.fast.RCmin_bc (hold) WNHS = -57.5015, TNHS = -2029.72, NHVP = 194
    Scenario mode_norm.slow.RCmax
       Path Group clock  WNS = 48.226120, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 107.802032, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 121.771439, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group clock  WNS = 0.915140, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 84.521057, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 95.074326, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group clock  WNHS = -57.501495, TNHS = -2029.719603, NHVP = 194
       Path Group REGIN  WNHS = 101.003700, TNHS = 0.000000, NHVP = 0
       Path Group REGOUT  WNHS = 109.270287, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------

CCD-Info: Useful Skew Computation found no predictable timing improvement after CTS
CCD-Info: Useful Skew Optimization NOT committed
CTS: CPUTIME for useful skew computation: 00:00:18.97u 00:00:00.21s 00:00:03.16e: 
Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/clock_opt_cts.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5762, routed nets = 115, across physical hierarchy nets = 0, parasitics cached nets = 115, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The run time for compute useful skew is 0 hr : 0 min : 3.72 sec, cpu time is 0 hr : 0 min : 22.41 sec. (CTS-104)
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Buffer/Inverter reference list for clock tree synthesis:
   NanGate_15nm_OCL/BUF_X1
   NanGate_15nm_OCL/BUF_X2
   NanGate_15nm_OCL/BUF_X4
   NanGate_15nm_OCL/BUF_X8
   NanGate_15nm_OCL/BUF_X12
   NanGate_15nm_OCL/BUF_X16
   NanGate_15nm_OCL/CLKBUF_X1
   NanGate_15nm_OCL/CLKBUF_X2
   NanGate_15nm_OCL/CLKBUF_X4
   NanGate_15nm_OCL/CLKBUF_X8
   NanGate_15nm_OCL/CLKBUF_X12
   NanGate_15nm_OCL/CLKBUF_X16
   NanGate_15nm_OCL/INV_X1
   NanGate_15nm_OCL/INV_X2
   NanGate_15nm_OCL/INV_X4
   NanGate_15nm_OCL/INV_X8
   NanGate_15nm_OCL/INV_X12
   NanGate_15nm_OCL/INV_X16

ICG reference list:
   NanGate_15nm_OCL/CLKGATETST_X1

Information: 'mode_norm.worst_low.RCmax' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (62976 62976)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.03 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Creating classic rule checker.
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 299 total shapes.
Layer MINT1: cached 0 shapes out of 2 total shapes.
Layer MINT2: cached 0 shapes out of 290 total shapes.
Cached 2745 vias out of 12626 total vias.
Information: Initializing classic cellmap without advanced rules enabled
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.27 sec, cpu time is 0 hr : 0 min : 0.26 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 8
Information: 0 out of 114l clock cells have been moved due to NDR or via ladder related legalization rules.
CONG:: clock NDRs defined on this design: 0 rules:
Created 1 new NDRs to be used for SI prevention:
   NDR: default_rule_equivalent_ndr_double_spacing ... (width-mult: 1.00, spacing-mult: 1.00)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MSMG5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Global route buffer aware mode is ON.
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: clock mode: mode_norm.worst_low.RCmax root: clock

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: clock, Mode: mode_norm.worst_low.RCmax, Root: clock
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 31.5886; ID = 98.8960; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 28.5082; ClockCellArea = 32.6861; Clock = clock; Mode = mode_norm.worst_low.RCmax; Corner = mode_norm.worst_low.RCmax; ClockRoot = clock. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: clock, Mode: mode_norm.worst_low.RCmax, Root: clock
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 31.5886; ID = 98.8960; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 28.5082; ClockCellArea = 32.6861; Clock = clock; Mode = mode_norm.worst_low.RCmax; Corner = mode_norm.worst_low.RCmax; ClockRoot = clock. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
-------------------------------------------------------------
Fixing clock: clock mode: mode_norm.slow.RCmax root: clock

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: clock, Mode: mode_norm.slow.RCmax, Root: clock
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 24.7820; ID = 77.6482; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 28.5082; ClockCellArea = 32.6861; Clock = clock; Mode = mode_norm.slow.RCmax; Corner = mode_norm.slow.RCmax; ClockRoot = clock. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: clock, Mode: mode_norm.slow.RCmax, Root: clock
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 24.7820; ID = 77.6482; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 28.5082; ClockCellArea = 32.6861; Clock = clock; Mode = mode_norm.slow.RCmax; Corner = mode_norm.slow.RCmax; ClockRoot = clock. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
-------------------------------------------------------------
Fixing clock: clock mode: mode_norm.fast.RCmin_bc root: clock

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: clock, Mode: mode_norm.fast.RCmin_bc, Root: clock
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 23.5332; ID = 75.1114; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 28.5082; ClockCellArea = 32.6861; Clock = clock; Mode = mode_norm.fast.RCmin_bc; Corner = mode_norm.fast.RCmin_bc; ClockRoot = clock. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: clock, Mode: mode_norm.fast.RCmin_bc, Root: clock
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 23.5332; ID = 75.1114; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 28.5082; ClockCellArea = 32.6861; Clock = clock; Mode = mode_norm.fast.RCmin_bc; Corner = mode_norm.fast.RCmin_bc; ClockRoot = clock. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec. (CTS-104)
-------------------------------------------------------------
Optimizing clock tree with useful skew
clock: clock mode: mode_norm.worst_low.RCmax root: clock
clock: clock mode: mode_norm.slow.RCmax root: clock
clock: clock mode: mode_norm.fast.RCmin_bc root: clock
Clock QoR Before Optimization:
Clock: clock, Mode: mode_norm.worst_low.RCmax, Root: clock
Information: CTS QoR Pre CCD Optimization: GlobalSkew = 31.5886; ID = 98.8960; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 28.5082; ClockCellArea = 32.6861; Clock = clock; Mode = mode_norm.worst_low.RCmax; Corner = mode_norm.worst_low.RCmax; ClockRoot = clock. (CTS-037)
Clock: clock, Mode: mode_norm.slow.RCmax, Root: clock
Information: CTS QoR Pre CCD Optimization: GlobalSkew = 24.7820; ID = 77.6482; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 28.5082; ClockCellArea = 32.6861; Clock = clock; Mode = mode_norm.slow.RCmax; Corner = mode_norm.slow.RCmax; ClockRoot = clock. (CTS-037)
Clock: clock, Mode: mode_norm.fast.RCmin_bc, Root: clock
Information: CTS QoR Pre CCD Optimization: GlobalSkew = 23.5332; ID = 75.1114; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 28.5082; ClockCellArea = 32.6861; Clock = clock; Mode = mode_norm.fast.RCmin_bc; Corner = mode_norm.fast.RCmin_bc; ClockRoot = clock. (CTS-037)
Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/clock_opt_cts.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5762, routed nets = 115, across physical hierarchy nets = 0, parasitics cached nets = 5762, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

************************************************************
* CTS STEP: Useful skew computation
************************************************************

Initial QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 0.000637, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.057501, TNHS = -2.004331, NHVP = 198

    Scenario mode_norm.slow.RCmax (setup) WNS = 48.2261, TNS = 0, NVP = 0
    Scenario mode_norm.worst_low.RCmax (setup) WNS = 0.636876, TNS = 0, NVP = 0
    Scenario mode_norm.fast.RCmin_bc (hold) WNHS = -57.5015, TNHS = -2004.33, NHVP = 198
    Scenario mode_norm.slow.RCmax
       Path Group clock  WNS = 48.226120, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 108.074905, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 118.760559, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group clock  WNS = 0.636876, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 84.868607, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 91.238853, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group clock  WNHS = -57.501495, TNHS = -2004.330785, NHVP = 198
       Path Group REGIN  WNHS = 100.747185, TNHS = 0.000000, NHVP = 0
       Path Group REGOUT  WNHS = 111.827011, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------

CCD-Info: Computing Useful Skew For All Scenarios...
CCD-Info: Optimizing Useful Skew For All Scenarios...

Final QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 0.009067, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.057501, TNHS = -2.006133, NHVP = 192

    Scenario mode_norm.slow.RCmax (setup) WNS = 55.7128, TNS = 0, NVP = 0
    Scenario mode_norm.worst_low.RCmax (setup) WNS = 9.06673, TNS = 0, NVP = 0
    Scenario mode_norm.fast.RCmin_bc (hold) WNHS = -57.5015, TNHS = -2006.13, NHVP = 192
    Scenario mode_norm.slow.RCmax
       Path Group clock  WNS = 55.712788, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 88.005486, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 146.837860, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group clock  WNS = 9.066730, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 59.302895, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 127.005577, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group clock  WNHS = -57.501488, TNHS = -2006.132700, NHVP = 192
       Path Group REGOUT  WNHS = 85.569405, TNHS = 0.000000, NHVP = 0
       Path Group REGIN  WNHS = 123.911575, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------

CCD-Info: Useful Skew Computation found no predictable timing improvement after CTS
CCD-Info: Useful Skew Optimization NOT committed
CTS: CPUTIME for useful skew computation: 00:00:23.10u 00:00:00.21s 00:00:03.67e: 
Information: The net parasitics of block MulDiv are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/clock_opt_cts.design'. (TIM-125)
Information: Design MulDiv has 5764 nets, 115 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO(RDE) for design 'MulDiv'. (NEX-022)
Information: Design Average RC for design MulDiv  (NEX-011)
Information: r = 39.418938 ohm/um, via_r = 3.392460 ohm/cut, c = 0.084975 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 35.438812 ohm/um, via_r = 3.334048 ohm/cut, c = 0.087029 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5762, routed nets = 115, across physical hierarchy nets = 0, parasitics cached nets = 5762, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/clock_opt_cts.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5762, routed nets = 115, across physical hierarchy nets = 0, parasitics cached nets = 115, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
CUS Based Optimization cpu time 00:00:28.97u 00:00:00.24s 00:00:04.65e: 
Clock Qor After Optimization:
Clock: clock, Mode: mode_norm.worst_low.RCmax, Root: clock
Information: CTS QoR Post CCD Optimization: GlobalSkew = 34.9426; ID = 111.9614; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 28.5082; ClockCellArea = 32.6861; Clock = clock; Mode = mode_norm.worst_low.RCmax; Corner = mode_norm.worst_low.RCmax; ClockRoot = clock. (CTS-037)
Clock: clock, Mode: mode_norm.slow.RCmax, Root: clock
Information: CTS QoR Post CCD Optimization: GlobalSkew = 27.7710; ID = 89.1304; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 28.5082; ClockCellArea = 32.6861; Clock = clock; Mode = mode_norm.slow.RCmax; Corner = mode_norm.slow.RCmax; ClockRoot = clock. (CTS-037)
Clock: clock, Mode: mode_norm.fast.RCmin_bc, Root: clock
Information: CTS QoR Post CCD Optimization: GlobalSkew = 27.2560; ID = 85.8498; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 28.5082; ClockCellArea = 32.6861; Clock = clock; Mode = mode_norm.fast.RCmin_bc; Corner = mode_norm.fast.RCmin_bc; ClockRoot = clock. (CTS-037)
Clock Qor After Patch GR:
Clock: clock, Mode: mode_norm.worst_low.RCmax, Root: clock
Information: CTS QoR Post CCD Optimization: GlobalSkew = 34.9426; ID = 111.9614; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 28.5082; ClockCellArea = 32.6861; Clock = clock; Mode = mode_norm.worst_low.RCmax; Corner = mode_norm.worst_low.RCmax; ClockRoot = clock. (CTS-037)
Clock: clock, Mode: mode_norm.slow.RCmax, Root: clock
Information: CTS QoR Post CCD Optimization: GlobalSkew = 27.7710; ID = 89.1304; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 28.5082; ClockCellArea = 32.6861; Clock = clock; Mode = mode_norm.slow.RCmax; Corner = mode_norm.slow.RCmax; ClockRoot = clock. (CTS-037)
Clock: clock, Mode: mode_norm.fast.RCmin_bc, Root: clock
Information: CTS QoR Post CCD Optimization: GlobalSkew = 27.2560; ID = 85.8498; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 28.5082; ClockCellArea = 32.6861; Clock = clock; Mode = mode_norm.fast.RCmin_bc; Corner = mode_norm.fast.RCmin_bc; ClockRoot = clock. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 4.66 sec, cpu time is 0 hr : 0 min : 29.21 sec.
All together, ran incremental ZGR 0 time(s) for 0 net(s) and restoring ZGR invoked 0 time(s) for 0 net(s)
There are 41 buffers added and 68 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Mark clock trees...
Marking clock synthesized attributes

nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 299 total shapes.
Layer MINT1: cached 0 shapes out of 2 total shapes.
Layer MINT2: cached 0 shapes out of 290 total shapes.
Cached 2745 vias out of 12626 total vias.

Legalizing Top Level Design MulDiv ... 
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Information: Creating classic rule checker.
=====> Processed 42 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     3901.69         5311        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
	To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
	To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   5311
number of references:                42
number of site rows:                 81
number of locations attempted:   114505
number of locations failed:       13472  (11.8%)

Legality of references at locations:
21 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   287       5347      1675 ( 31.3%)       2757      1286 ( 46.6%)  FA_X1
   439       7298      1337 ( 18.3%)       3539      1066 ( 30.1%)  XNOR2_X1
   214       3372      1188 ( 35.2%)       1227       661 ( 53.9%)  SDFFSNQ_X1
   865      11692       896 (  7.7%)       5851       650 ( 11.1%)  NAND2_X1
   155       2607       486 ( 18.6%)       1376       415 ( 30.2%)  XOR2_X1
   413       6094       490 (  8.0%)       2714       327 ( 12.0%)  NOR2_X1
   120       1919       431 ( 22.5%)       1230       304 ( 24.7%)  NAND4_X1
   392       5726       479 (  8.4%)       2606       239 (  9.2%)  OAI21_X1
   288       4408       427 (  9.7%)       2554       282 ( 11.0%)  AOI21_X1
    59        905       179 ( 19.8%)        552       127 ( 23.0%)  NAND3_X1

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   214       3372      1188 ( 35.2%)       1227       661 ( 53.9%)  SDFFSNQ_X1
   287       5347      1675 ( 31.3%)       2757      1286 ( 46.6%)  FA_X1
    32        528       129 ( 24.4%)        328        72 ( 22.0%)  NOR4_X1
   120       1919       431 ( 22.5%)       1230       304 ( 24.7%)  NAND4_X1
   155       2607       486 ( 18.6%)       1376       415 ( 30.2%)  XOR2_X1
   439       7298      1337 ( 18.3%)       3539      1066 ( 30.1%)  XNOR2_X1
     1         16         7 ( 43.8%)         16         0 (  0.0%)  NAND4_X2
    16        231        41 ( 17.7%)         63        23 ( 36.5%)  CLKBUF_X2
    11        151        27 ( 17.9%)         39        13 ( 33.3%)  CLKBUF_X1
    59        905       179 ( 19.8%)        552       127 ( 23.0%)  NAND3_X1

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        5197 (39909 total sites)
avg row height over cells:        0.768 um
rms cell displacement:            0.099 um ( 0.13 row height)
rms weighted cell displacement:   0.099 um ( 0.13 row height)
max cell displacement:            1.088 um ( 1.42 row height)
avg cell displacement:            0.019 um ( 0.02 row height)
avg weighted cell displacement:   0.019 um ( 0.02 row height)
number of cells moved:              335
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U5455 (INV_X1)
  Input location: (44.224,35.328)
  Legal location: (45.312,35.328)
  Displacement:   1.088 um ( 1.42 row height)
Cell: U5631 (NAND4_X1)
  Input location: (36.416,26.112)
  Legal location: (35.392,26.112)
  Displacement:   1.024 um ( 1.33 row height)
Cell: U4183 (XNOR2_X1)
  Input location: (32.192,36.864)
  Legal location: (33.216,36.864)
  Displacement:   1.024 um ( 1.33 row height)
Cell: U5460 (XNOR2_X1)
  Input location: (41.216,34.56)
  Legal location: (40.192,34.56)
  Displacement:   1.024 um ( 1.33 row height)
Cell: U5646 (NAND4_X1)
  Input location: (35.84,26.112)
  Legal location: (34.944,26.112)
  Displacement:   0.896 um ( 1.17 row height)
Cell: U4316 (FA_X1)
  Input location: (39.104,26.88)
  Legal location: (38.656,26.112)
  Displacement:   0.889 um ( 1.16 row height)
Cell: remainder_reg_116_ (SDFFSNQ_X1)
  Input location: (44.672,35.328)
  Legal location: (45.504,35.328)
  Displacement:   0.832 um ( 1.08 row height)
Cell: U5456 (AOI21_X1)
  Input location: (43.776,35.328)
  Legal location: (44.032,34.56)
  Displacement:   0.810 um ( 1.05 row height)
Cell: U5454 (INV_X1)
  Input location: (43.584,35.328)
  Legal location: (43.84,34.56)
  Displacement:   0.810 um ( 1.05 row height)
Cell: U5857 (OAI21_X1)
  Input location: (18.048,36.864)
  Legal location: (17.856,37.632)
  Displacement:   0.792 um ( 1.03 row height)

 Successfully legalize placement.
Information: The run time for postlude is 0 hr : 0 min : 1.18 sec, cpu time is 0 hr : 0 min : 1.18 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 115 flat clock tree nets.
There are 114 non-sink instances (total area 32.69) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 41 buffers and 68 inverters (total area 28.51).
87 buffers/inverters were inserted below 4 leaf level Gates.
 Compilation of clock trees finished successfully
 Run time for cts 00:00:53.21u 00:00:00.55s 00:00:10.11e: 
Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/clock_opt_cts.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (62976 62976)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Information: Current block utilization is '0.51110', effective utilization is '0.51114'. (OPT-055)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5762, routed nets = 115, across physical hierarchy nets = 0, parasitics cached nets = 5762, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario mode_norm.slow.RCmax  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     LEAKAGE 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY     POWER  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:39     0.000     0.000  1994.293     0.000     0.000        84       812         0     0.000       738 2.821e+07 


npo-clock-opt optimization Phase 7 Iter  1          0.00        0.00      0.00         0       0.002  28208056.00           0.011       738

Enable dominated scenarios

npo-clock-opt optimization complete                 0.00        0.00      0.00         0       0.002  28208056.00           0.011       738
Co-efficient Ratio Summary:
4.193422758356  6.578045099721  2.479646103268  7.744189340401  0.485055750403  3.179765398735  5.567223554587  2.894454387461  6.565921217863  9.017937505874  5.917754000933  9.863528623336  6.078654064085  2.744206741123  8.318196804907
9.699226179284  2.464631999786  1.382388260948  9.387186929619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  2.774576741094  2.700237408482  3.840981164440  3.750204453169  7.663439042299
6.212202210151  7.759686412689  7.862251095439  0.402389877150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  5.145278008244  5.867798796223  7.173325485364  9.669817399761  7.591468547087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  3.094513189655  4.570835072384  5.624309908820  7.826855653678  4.759114618263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187479772545  0.513856122376  5.027589418562  6.119813446103  6.181472312107  1.581675365776  9.206846422107  9.584651888077  2.041258487119  3.921168267338  0.650469882345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  6.427998865224  8.244552113888  3.504301805451  1.682714412888  7.173414918510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  2.469127809371  1.017120462834  5.811040766269  5.826738283342  4.349364492435
Information: The net parasitics of block MulDiv are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/clock_opt_cts.design'. (TIM-125)
Information: Design MulDiv has 5764 nets, 115 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO(RDE) for design 'MulDiv'. (NEX-022)
Information: Design Average RC for design MulDiv  (NEX-011)
Information: r = 39.418938 ohm/um, via_r = 3.392460 ohm/cut, c = 0.084975 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 35.438812 ohm/um, via_r = 3.334048 ohm/cut, c = 0.087029 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5762, routed nets = 115, across physical hierarchy nets = 0, parasitics cached nets = 5762, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

npo-clock-opt final QoR
_______________________
Scenario Mapping Table
1: mode_norm.fast.RCmin
2: mode_norm.fast.RCmin_bc
3: mode_norm.slow.RCmax
4: mode_norm.worst_low.RCmax

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clock
8: FEEDTHROUGH
9: REGIN
10: REGOUT

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0000     0.0000      0
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -  57.5694  2005.3580    198
    2   8        -          -   0.0000     0.0000      0
    2   9        -          -   0.0000     0.0000      0
    2  10        -          -   0.0000     0.0000      0
    3   1   0.0000     0.0000        -          -      -
    3   2   0.0000     0.0000        -          -      -
    3   3   0.0000     0.0000        -          -      -
    3   4   0.0000     0.0000        -          -      -
    3   5   0.0000     0.0000        -          -      -
    3   6   0.0000     0.0000        -          -      -
    3   7   0.0000     0.0000        -          -      -
    3   8   0.0000     0.0000        -          -      -
    3   9   0.0000     0.0000        -          -      -
    3  10   0.0000     0.0000        -          -      -
    4   1   0.0000     0.0000        -          -      -
    4   2   0.0000     0.0000        -          -      -
    4   3   0.0000     0.0000        -          -      -
    4   4   0.0000     0.0000        -          -      -
    4   5   0.0000     0.0000        -          -      -
    4   6   0.0000     0.0000        -          -      -
    4   7   0.0000     0.0000        -          -      -
    4   8   0.0000     0.0000        -          -      -
    4   9   0.0000     0.0000        -          -      -
    4  10   0.0000     0.0000        -          -      -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        -          -        - 28208056.0
    2   *        -          -        -      -  57.5694  2005.3586    198        -          -        - 28208056.0
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0          -
    4   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0  57.5694  2005.3586    198        0     0.0000        0 28208056.0      1994.29       5311         84        812
--------------------------------------------------------------------------------------------------------------------

npo-clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-clock-opt final QoR Summary      0.0000     0.0000   0.0000      0  57.5694  2005.3586    198        0        0 28208056.0      1994.29       5311

npo-clock-opt command complete                CPU:   113 s (  0.03 hr )  ELAPSE:    40 s (  0.01 hr )  MEM-PEAK:   738 MB
npo-clock-opt command statistics  CPU=70 sec (0.02 hr) ELAPSED=18 sec (0.00 hr) MEM-PEAK=0.721 GB

Information: The net parasitics of block MulDiv are cleared. (TIM-123)
Information: Running auto PG connection. (NDM-099)
RM-info: Running clock_opt -from route_clock -to route_clock command
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
INFO: Leakage Power Aware Optimization Enabled
Information: Configuring Design Fusion Restructuring for area ...
Information: Configuring Design Fusion Restructuring for timing ...
Design has RDE and GRLB - so GRLB will be disabled internally. Please run preroute optimization completely with either GRLB or with RDE
Warning: the app option 'time.si_enable_analysis' should not be set to be true in pre-route stage, enforce it to be false temporarily. (OPT-215)
Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/clock_opt_cts.design'. (TIM-125)
Information: Design MulDiv has 5764 nets, 115 global routed, 0 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (62976 62976)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0

Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
route.global.global_route_topology_style 1
route_group -all_clock_nets -reuse_existing_global_route true
Info:: Timing driven is turned off in route_group -all_clock_nets
Generating Timing information  
Information: The RC mode used is CTO(RDE) for design 'MulDiv'. (NEX-022)
Information: Design Average RC for design MulDiv  (NEX-011)
Information: r = 39.418938 ohm/um, via_r = 3.392460 ohm/cut, c = 0.084975 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 35.438812 ohm/um, via_r = 3.334048 ohm/cut, c = 0.087029 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5762, routed nets = 115, across physical hierarchy nets = 0, parasitics cached nets = 5762, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Design  Scenario mode_norm.slow.RCmax (Mode mode_norm.slow.RCmax Corner mode_norm.slow.RCmax)
Estimated unitRes/unitCap :
Layer M1 : Res  46.4286 ohm/um Cap  0.148637 ff/um
Layer MINT1 : Res  46.4286 ohm/um Cap  0.154683 ff/um
Layer MINT2 : Res  46.4286 ohm/um Cap  0.154827 ff/um
Layer MINT3 : Res  46.4286 ohm/um Cap  0.154839 ff/um
Layer MINT4 : Res  46.4286 ohm/um Cap  0.154828 ff/um
Layer MINT5 : Res  46.4286 ohm/um Cap  0.154674 ff/um
Layer MSMG1 : Res  8.03571 ohm/um Cap  0.196653 ff/um
Layer MSMG2 : Res  8.03571 ohm/um Cap  0.184306 ff/um
Layer MSMG3 : Res  8.03571 ohm/um Cap  0.18422 ff/um
Layer MSMG4 : Res  8.03571 ohm/um Cap  0.184207 ff/um
Layer MSMG5 : Res  8.03571 ohm/um Cap  0.184091 ff/um
Layer MG1 : Res  0.892857 ohm/um Cap  0.194736 ff/um
Layer MG2 : Res  0.892857 ohm/um Cap  0.177243 ff/um
Generating Timing information  ... Done
Information: The net parasitics of block MulDiv are cleared. (TIM-123)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MSMG5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  145  Alloctr  147  Proc 2033 
GR will route in ATREE-style.
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 off                 
global.export_soft_congestion_maps                      :	 false               
global.timing_driven                                    :	 false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,63.23,63.74)
Number of routing layers = 13
layer M1, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT1, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT2, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT3, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT4, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT5, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MSMG1, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG2, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG3, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG4, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG5, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MG1, dir Hor, min width = 0.112, min space = 0.112 pitch = 0.224
layer MG2, dir Ver, min width = 0.112, min space = 0.112 pitch = 0.224
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  146  Alloctr  148  Proc 2033 
Net statistics:
Total number of nets     = 5765
Number of nets to route  = 115
Number of single or zero port nets = 1
Number of nets with min-layer-mode soft = 4
Number of nets with min-layer-mode soft-cost-low = 4
4 nets are partially connected,
 of which 0 are detail routed and 4 are global routed.
112 nets are fully connected,
 of which 1 are detail routed and 111 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build All Nets] Total (MB): Used  149  Alloctr  150  Proc 2033 
Average gCell capacity  0.20	 on layer (1)	 M1
Average gCell capacity  10.68	 on layer (2)	 MINT1
Average gCell capacity  9.87	 on layer (3)	 MINT2
Average gCell capacity  11.75	 on layer (4)	 MINT3
Average gCell capacity  9.88	 on layer (5)	 MINT4
Average gCell capacity  11.76	 on layer (6)	 MINT5
Average gCell capacity  5.45	 on layer (7)	 MSMG1
Average gCell capacity  6.45	 on layer (8)	 MSMG2
Average gCell capacity  5.72	 on layer (9)	 MSMG3
Average gCell capacity  6.45	 on layer (10)	 MSMG4
Average gCell capacity  5.72	 on layer (11)	 MSMG5
Average gCell capacity  1.65	 on layer (12)	 MG1
Average gCell capacity  0.00	 on layer (13)	 MG2
Average number of tracks per gCell 12.06	 on layer (1)	 M1
Average number of tracks per gCell 12.01	 on layer (2)	 MINT1
Average number of tracks per gCell 12.06	 on layer (3)	 MINT2
Average number of tracks per gCell 12.01	 on layer (4)	 MINT3
Average number of tracks per gCell 12.06	 on layer (5)	 MINT4
Average number of tracks per gCell 12.01	 on layer (6)	 MINT5
Average number of tracks per gCell 6.90	 on layer (7)	 MSMG1
Average number of tracks per gCell 6.87	 on layer (8)	 MSMG2
Average number of tracks per gCell 6.90	 on layer (9)	 MSMG3
Average number of tracks per gCell 6.87	 on layer (10)	 MSMG4
Average number of tracks per gCell 6.90	 on layer (11)	 MSMG5
Average number of tracks per gCell 3.45	 on layer (12)	 MG1
Average number of tracks per gCell 3.45	 on layer (13)	 MG2
Number of gCells = 88478
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  150  Alloctr  152  Proc 2033 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    5  Proc    0 
[End of Build Data] Total (MB): Used  150  Alloctr  152  Proc 2033 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  182  Alloctr  184  Proc 2033 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  182  Alloctr  184  Proc 2033 
Initial. Routing result:
Initial. Both Dirs: Overflow =    10 Max = 1 GRCs =    12 (0.09%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =    10 Max = 1 (GRCs = 12) GRCs =    12 (0.18%)
Initial. M1         Overflow =    10 Max = 1 (GRCs = 12) GRCs =    12 (0.18%)
Initial. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1638.51
Initial. Layer M1 wire length = 43.32
Initial. Layer MINT1 wire length = 7.06
Initial. Layer MINT2 wire length = 687.18
Initial. Layer MINT3 wire length = 695.66
Initial. Layer MINT4 wire length = 4.44
Initial. Layer MINT5 wire length = 0.00
Initial. Layer MSMG1 wire length = 135.98
Initial. Layer MSMG2 wire length = 64.88
Initial. Layer MSMG3 wire length = 0.00
Initial. Layer MSMG4 wire length = 0.00
Initial. Layer MSMG5 wire length = 0.00
Initial. Layer MG1 wire length = 0.00
Initial. Layer MG2 wire length = 0.00
Initial. Total Number of Contacts = 1351
Initial. Via V1_0 count = 435
Initial. Via VINT1_0 count = 435
Initial. Via VINT2_0 count = 402
Initial. Via VINT3_0 count = 23
Initial. Via VINT4_0 count = 21
Initial. Via VINT5_0 count = 21
Initial. Via VSMG1_0 count = 14
Initial. Via VSMG2_0 count = 0
Initial. Via VSMG3_0 count = 0
Initial. Via VSMG4_0 count = 0
Initial. Via VSMG5_0 count = 0
Initial. Via VG1_0 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  182  Alloctr  184  Proc 2033 
phase1. Routing result:
phase1. Both Dirs: Overflow =     8 Max = 1 GRCs =    10 (0.07%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     8 Max = 1 (GRCs = 10) GRCs =    10 (0.15%)
phase1. M1         Overflow =     8 Max = 1 (GRCs = 10) GRCs =    10 (0.15%)
phase1. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1638.19
phase1. Layer M1 wire length = 42.99
phase1. Layer MINT1 wire length = 7.06
phase1. Layer MINT2 wire length = 687.19
phase1. Layer MINT3 wire length = 695.66
phase1. Layer MINT4 wire length = 4.44
phase1. Layer MINT5 wire length = 0.00
phase1. Layer MSMG1 wire length = 135.98
phase1. Layer MSMG2 wire length = 64.88
phase1. Layer MSMG3 wire length = 0.00
phase1. Layer MSMG4 wire length = 0.00
phase1. Layer MSMG5 wire length = 0.00
phase1. Layer MG1 wire length = 0.00
phase1. Layer MG2 wire length = 0.00
phase1. Total Number of Contacts = 1351
phase1. Via V1_0 count = 435
phase1. Via VINT1_0 count = 435
phase1. Via VINT2_0 count = 402
phase1. Via VINT3_0 count = 23
phase1. Via VINT4_0 count = 21
phase1. Via VINT5_0 count = 21
phase1. Via VSMG1_0 count = 14
phase1. Via VSMG2_0 count = 0
phase1. Via VSMG3_0 count = 0
phase1. Via VSMG4_0 count = 0
phase1. Via VSMG5_0 count = 0
phase1. Via VG1_0 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  182  Alloctr  184  Proc 2033 
phase2. Routing result:
phase2. Both Dirs: Overflow =     4 Max = 1 GRCs =     6 (0.04%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     4 Max = 1 (GRCs =  6) GRCs =     6 (0.09%)
phase2. M1         Overflow =     4 Max = 1 (GRCs =  6) GRCs =     6 (0.09%)
phase2. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 1638.19
phase2. Layer M1 wire length = 42.99
phase2. Layer MINT1 wire length = 7.06
phase2. Layer MINT2 wire length = 687.19
phase2. Layer MINT3 wire length = 695.66
phase2. Layer MINT4 wire length = 4.44
phase2. Layer MINT5 wire length = 0.00
phase2. Layer MSMG1 wire length = 135.98
phase2. Layer MSMG2 wire length = 64.88
phase2. Layer MSMG3 wire length = 0.00
phase2. Layer MSMG4 wire length = 0.00
phase2. Layer MSMG5 wire length = 0.00
phase2. Layer MG1 wire length = 0.00
phase2. Layer MG2 wire length = 0.00
phase2. Total Number of Contacts = 1351
phase2. Via V1_0 count = 435
phase2. Via VINT1_0 count = 435
phase2. Via VINT2_0 count = 402
phase2. Via VINT3_0 count = 23
phase2. Via VINT4_0 count = 21
phase2. Via VINT5_0 count = 21
phase2. Via VSMG1_0 count = 14
phase2. Via VSMG2_0 count = 0
phase2. Via VSMG3_0 count = 0
phase2. Via VSMG4_0 count = 0
phase2. Via VSMG5_0 count = 0
phase2. Via VG1_0 count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  182  Alloctr  184  Proc 2033 
phase3. Routing result:
phase3. Both Dirs: Overflow =     4 Max = 1 GRCs =     6 (0.04%)
phase3. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     4 Max = 1 (GRCs =  6) GRCs =     6 (0.09%)
phase3. M1         Overflow =     4 Max = 1 (GRCs =  6) GRCs =     6 (0.09%)
phase3. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MINT2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 1638.19
phase3. Layer M1 wire length = 42.99
phase3. Layer MINT1 wire length = 7.06
phase3. Layer MINT2 wire length = 687.19
phase3. Layer MINT3 wire length = 695.66
phase3. Layer MINT4 wire length = 4.44
phase3. Layer MINT5 wire length = 0.00
phase3. Layer MSMG1 wire length = 135.98
phase3. Layer MSMG2 wire length = 64.88
phase3. Layer MSMG3 wire length = 0.00
phase3. Layer MSMG4 wire length = 0.00
phase3. Layer MSMG5 wire length = 0.00
phase3. Layer MG1 wire length = 0.00
phase3. Layer MG2 wire length = 0.00
phase3. Total Number of Contacts = 1351
phase3. Via V1_0 count = 435
phase3. Via VINT1_0 count = 435
phase3. Via VINT2_0 count = 402
phase3. Via VINT3_0 count = 23
phase3. Via VINT4_0 count = 21
phase3. Via VINT5_0 count = 21
phase3. Via VSMG1_0 count = 14
phase3. Via VSMG2_0 count = 0
phase3. Via VSMG3_0 count = 0
phase3. Via VSMG4_0 count = 0
phase3. Via VSMG5_0 count = 0
phase3. Via VG1_0 count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   36  Alloctr   37  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  182  Alloctr  184  Proc 2033 

Congestion utilization per direction:
Average vertical track utilization   =  0.59 %
Peak    vertical track utilization   = 28.57 %
Average horizontal track utilization =  0.49 %
Peak    horizontal track utilization = 16.33 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used  181  Alloctr  183  Proc 2033 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   35  Alloctr   36  Proc    0 
[GR: Done] Total (MB): Used  181  Alloctr  183  Proc 2033 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Global Routing] Total (MB): Used  178  Alloctr  179  Proc 2033 

Start track assignment

Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :	 false               

Printing options for 'route.track.*'
track.crosstalk_driven                                  :	 true                
track.timing_driven                                     :	 false               

Loading timing information to the router from design
Timing information loaded to the router.
Information: Using 8 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Read routes] Total (MB): Used  144  Alloctr  145  Proc 2033 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/83      
Routed partition 2/83      
Routed partition 3/83      
Routed partition 4/83      
Routed partition 5/83      
Routed partition 6/83      
Routed partition 7/83      
Routed partition 8/83      
Routed partition 9/83      
Routed partition 10/83     
Routed partition 11/83     
Routed partition 12/83     
Routed partition 13/83     
Routed partition 14/83     
Routed partition 15/83     
Routed partition 16/83     
Routed partition 17/83     
Routed partition 18/83     
Routed partition 19/83     
Routed partition 20/83     
Routed partition 21/83     
Routed partition 22/83     
Routed partition 23/83     
Routed partition 24/83     
Routed partition 25/83     
Routed partition 26/83     
Routed partition 27/83     
Routed partition 28/83     
Routed partition 29/83     
Routed partition 30/83     
Routed partition 31/83     
Routed partition 32/83     
Routed partition 33/83     
Routed partition 34/83     
Routed partition 35/83     
Routed partition 36/83     
Routed partition 37/83     
Routed partition 38/83     
Routed partition 39/83     
Routed partition 40/83     
Routed partition 41/83     
Routed partition 42/83     
Routed partition 43/83     
Routed partition 44/83     
Routed partition 45/83     
Routed partition 46/83     
Routed partition 47/83     
Routed partition 48/83     
Routed partition 49/83     
Routed partition 50/83     
Routed partition 51/83     
Routed partition 52/83     
Routed partition 53/83     
Routed partition 54/83     
Routed partition 55/83     
Routed partition 56/83     
Routed partition 57/83     
Routed partition 58/83     
Routed partition 59/83     
Routed partition 60/83     
Routed partition 61/83     
Routed partition 62/83     
Routed partition 63/83     
Routed partition 64/83     
Routed partition 65/83     
Routed partition 66/83     
Routed partition 67/83     
Routed partition 68/83     
Routed partition 69/83     
Routed partition 70/83     
Routed partition 71/83     
Routed partition 72/83     
Routed partition 73/83     
Routed partition 74/83     
Routed partition 75/83     
Routed partition 76/83     
Routed partition 77/83     
Routed partition 78/83     
Routed partition 79/83     
Routed partition 80/83     
Routed partition 81/83     
Routed partition 82/83     
Routed partition 83/83     

Assign Vertical partitions, iteration 0
Routed partition 1/82      
Routed partition 2/82      
Routed partition 3/82      
Routed partition 4/82      
Routed partition 5/82      
Routed partition 6/82      
Routed partition 7/82      
Routed partition 8/82      
Routed partition 9/82      
Routed partition 10/82     
Routed partition 11/82     
Routed partition 12/82     
Routed partition 13/82     
Routed partition 14/82     
Routed partition 15/82     
Routed partition 16/82     
Routed partition 17/82     
Routed partition 18/82     
Routed partition 19/82     
Routed partition 20/82     
Routed partition 21/82     
Routed partition 22/82     
Routed partition 23/82     
Routed partition 24/82     
Routed partition 25/82     
Routed partition 26/82     
Routed partition 27/82     
Routed partition 28/82     
Routed partition 29/82     
Routed partition 30/82     
Routed partition 31/82     
Routed partition 32/82     
Routed partition 33/82     
Routed partition 34/82     
Routed partition 35/82     
Routed partition 36/82     
Routed partition 37/82     
Routed partition 38/82     
Routed partition 39/82     
Routed partition 40/82     
Routed partition 41/82     
Routed partition 42/82     
Routed partition 43/82     
Routed partition 44/82     
Routed partition 45/82     
Routed partition 46/82     
Routed partition 47/82     
Routed partition 48/82     
Routed partition 49/82     
Routed partition 50/82     
Routed partition 51/82     
Routed partition 52/82     
Routed partition 53/82     
Routed partition 54/82     
Routed partition 55/82     
Routed partition 56/82     
Routed partition 57/82     
Routed partition 58/82     
Routed partition 59/82     
Routed partition 60/82     
Routed partition 61/82     
Routed partition 62/82     
Routed partition 63/82     
Routed partition 64/82     
Routed partition 65/82     
Routed partition 66/82     
Routed partition 67/82     
Routed partition 68/82     
Routed partition 69/82     
Routed partition 70/82     
Routed partition 71/82     
Routed partition 72/82     
Routed partition 73/82     
Routed partition 74/82     
Routed partition 75/82     
Routed partition 76/82     
Routed partition 77/82     
Routed partition 78/82     
Routed partition 79/82     
Routed partition 80/82     
Routed partition 81/82     
Routed partition 82/82     

Number of wires with overlap after iteration 0 = 323 of 1436


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Track Assign: Iteration 0] Stage (MB): Used    2  Alloctr    2  Proc   82 
[Track Assign: Iteration 0] Total (MB): Used  144  Alloctr  146  Proc 2116 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/83      
Routed partition 2/83      
Routed partition 3/83      
Routed partition 4/83      
Routed partition 5/83      
Routed partition 6/83      
Routed partition 7/83      
Routed partition 8/83      
Routed partition 9/83      
Routed partition 10/83     
Routed partition 11/83     
Routed partition 12/83     
Routed partition 13/83     
Routed partition 14/83     
Routed partition 15/83     
Routed partition 16/83     
Routed partition 17/83     
Routed partition 18/83     
Routed partition 19/83     
Routed partition 20/83     
Routed partition 21/83     
Routed partition 22/83     
Routed partition 23/83     
Routed partition 24/83     
Routed partition 25/83     
Routed partition 26/83     
Routed partition 27/83     
Routed partition 28/83     
Routed partition 29/83     
Routed partition 30/83     
Routed partition 31/83     
Routed partition 32/83     
Routed partition 33/83     
Routed partition 34/83     
Routed partition 35/83     
Routed partition 36/83     
Routed partition 37/83     
Routed partition 38/83     
Routed partition 39/83     
Routed partition 41/83     
Routed partition 41/83     
Routed partition 42/83     
Routed partition 43/83     
Routed partition 44/83     
Routed partition 45/83     
Routed partition 46/83     
Routed partition 47/83     
Routed partition 48/83     
Routed partition 49/83     
Routed partition 50/83     
Routed partition 51/83     
Routed partition 52/83     
Routed partition 53/83     
Routed partition 54/83     
Routed partition 55/83     
Routed partition 56/83     
Routed partition 57/83     
Routed partition 58/83     
Routed partition 59/83     
Routed partition 60/83     
Routed partition 61/83     
Routed partition 62/83     
Routed partition 63/83     
Routed partition 64/83     
Routed partition 65/83     
Routed partition 66/83     
Routed partition 67/83     
Routed partition 68/83     
Routed partition 69/83     
Routed partition 70/83     
Routed partition 71/83     
Routed partition 72/83     
Routed partition 73/83     
Routed partition 74/83     
Routed partition 75/83     
Routed partition 76/83     
Routed partition 77/83     
Routed partition 78/83     
Routed partition 79/83     
Routed partition 80/83     
Routed partition 81/83     
Routed partition 82/83     
Routed partition 83/83     

Assign Vertical partitions, iteration 1
Routed partition 1/82      
Routed partition 2/82      
Routed partition 3/82      
Routed partition 4/82      
Routed partition 5/82      
Routed partition 6/82      
Routed partition 7/82      
Routed partition 8/82      
Routed partition 9/82      
Routed partition 10/82     
Routed partition 11/82     
Routed partition 12/82     
Routed partition 13/82     
Routed partition 14/82     
Routed partition 15/82     
Routed partition 16/82     
Routed partition 17/82     
Routed partition 18/82     
Routed partition 19/82     
Routed partition 20/82     
Routed partition 21/82     
Routed partition 22/82     
Routed partition 25/82     
Routed partition 25/82     
Routed partition 26/82     
Routed partition 26/82     
Routed partition 27/82     
Routed partition 28/82     
Routed partition 29/82     
Routed partition 30/82     
Routed partition 31/82     
Routed partition 32/82     
Routed partition 33/82     
Routed partition 34/82     
Routed partition 35/82     
Routed partition 36/82     
Routed partition 37/82     
Routed partition 38/82     
Routed partition 39/82     
Routed partition 40/82     
Routed partition 41/82     
Routed partition 42/82     
Routed partition 43/82     
Routed partition 44/82     
Routed partition 45/82     
Routed partition 46/82     
Routed partition 47/82     
Routed partition 48/82     
Routed partition 49/82     
Routed partition 50/82     
Routed partition 51/82     
Routed partition 52/82     
Routed partition 53/82     
Routed partition 54/82     
Routed partition 55/82     
Routed partition 56/82     
Routed partition 57/82     
Routed partition 58/82     
Routed partition 59/82     
Routed partition 60/82     
Routed partition 61/82     
Routed partition 62/82     
Routed partition 63/82     
Routed partition 64/82     
Routed partition 65/82     
Routed partition 66/82     
Routed partition 67/82     
Routed partition 68/82     
Routed partition 69/82     
Routed partition 70/82     
Routed partition 71/82     
Routed partition 72/82     
Routed partition 73/82     
Routed partition 74/82     
Routed partition 75/82     
Routed partition 76/82     
Routed partition 77/82     
Routed partition 78/82     
Routed partition 79/82     
Routed partition 80/82     
Routed partition 81/82     
Routed partition 82/82     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Track Assign: Iteration 1] Stage (MB): Used    2  Alloctr    2  Proc   90 
[Track Assign: Iteration 1] Total (MB): Used  144  Alloctr  146  Proc 2123 

Number of wires with overlap after iteration 1 = 72 of 861


Wire length and via report:
---------------------------
Number of M1 wires: 24 		  : 0
Number of MINT1 wires: 168 		 V1_0: 444
Number of MINT2 wires: 389 		 VINT1_0: 457
Number of MINT3 wires: 252 		 VINT2_0: 406
Number of MINT4 wires: 2 		 VINT3_0: 25
Number of MINT5 wires: 2 		 VINT4_0: 21
Number of MSMG1 wires: 15 		 VINT5_0: 21
Number of MSMG2 wires: 9 		 VSMG1_0: 14
Number of MSMG3 wires: 0 		 VSMG2_0: 0
Number of MSMG4 wires: 0 		 VSMG3_0: 0
Number of MSMG5 wires: 0 		 VSMG4_0: 0
Number of MG1 wires: 0 		 VSMG5_0: 0
Number of MG2 wires: 0 		 VG1_0: 0
Total number of wires: 861 		 vias: 1388

Total M1 wire length: 2.3
Total MINT1 wire length: 45.8
Total MINT2 wire length: 661.1
Total MINT3 wire length: 676.1
Total MINT4 wire length: 4.6
Total MINT5 wire length: 0.1
Total MSMG1 wire length: 133.0
Total MSMG2 wire length: 63.2
Total MSMG3 wire length: 0.0
Total MSMG4 wire length: 0.0
Total MSMG5 wire length: 0.0
Total MG1 wire length: 0.0
Total MG2 wire length: 0.0
Total wire length: 1586.1

Longest M1 wire length: 0.3
Longest MINT1 wire length: 2.3
Longest MINT2 wire length: 24.0
Longest MINT3 wire length: 24.6
Longest MINT4 wire length: 4.4
Longest MINT5 wire length: 0.0
Longest MSMG1 wire length: 21.9
Longest MSMG2 wire length: 11.9
Longest MSMG3 wire length: 0.0
Longest MSMG4 wire length: 0.0
Longest MSMG5 wire length: 0.0
Longest MG1 wire length: 0.0
Longest MG2 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Track Assign: Done] Stage (MB): Used    1  Alloctr    1  Proc   90 
[Track Assign: Done] Total (MB): Used  143  Alloctr  145  Proc 2123 
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :	 false               

Printing options for 'route.detail.*'
detail.eco_max_number_of_iterations                     :	 10                  
detail.force_end_on_preferred_grid                      :	 true                
detail.timing_driven                                    :	 false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    9  Alloctr    9  Proc    0 
[Dr init] Total (MB): Used  153  Alloctr  154  Proc 2123 
Total number of nets = 5765, of which 0 are not extracted
Total number of open nets = 5648, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed	1/81 Partitions, Violations =	0
Routed	3/81 Partitions, Violations =	0
Routed	4/81 Partitions, Violations =	0
Routed	6/81 Partitions, Violations =	0
Routed	7/81 Partitions, Violations =	0
Routed	8/81 Partitions, Violations =	0
Routed	9/81 Partitions, Violations =	0
Routed	11/81 Partitions, Violations =	0
Routed	12/81 Partitions, Violations =	0
Routed	13/81 Partitions, Violations =	0
Routed	14/81 Partitions, Violations =	0
Routed	15/81 Partitions, Violations =	0
Routed	16/81 Partitions, Violations =	0
Routed	18/81 Partitions, Violations =	0
Routed	19/81 Partitions, Violations =	0
Routed	20/81 Partitions, Violations =	0
Routed	21/81 Partitions, Violations =	0
Routed	23/81 Partitions, Violations =	0
Routed	25/81 Partitions, Violations =	0
Routed	26/81 Partitions, Violations =	0
Routed	29/81 Partitions, Violations =	1
Routed	30/81 Partitions, Violations =	1
Routed	39/81 Partitions, Violations =	1
Routed	52/81 Partitions, Violations =	1
Routed	59/81 Partitions, Violations =	1
Routed	61/81 Partitions, Violations =	1
Routed	62/81 Partitions, Violations =	1
Routed	67/81 Partitions, Violations =	0
Routed	68/81 Partitions, Violations =	0
Routed	69/81 Partitions, Violations =	0
Routed	72/81 Partitions, Violations =	0
Routed	73/81 Partitions, Violations =	0
Routed	74/81 Partitions, Violations =	0
Routed	75/81 Partitions, Violations =	0
Routed	76/81 Partitions, Violations =	0
Routed	77/81 Partitions, Violations =	0
Routed	78/81 Partitions, Violations =	0
Routed	79/81 Partitions, Violations =	0
Routed	80/81 Partitions, Violations =	0
Routed	81/81 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 0] Stage (MB): Used   27  Alloctr   27  Proc  121 
[Iter 0] Total (MB): Used  170  Alloctr  172  Proc 2245 

End DR iteration 0 with 81 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR] Stage (MB): Used    0  Alloctr    0  Proc  121 
[DR] Total (MB): Used  143  Alloctr  145  Proc 2245 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc  121 
[DR: Done] Total (MB): Used  143  Alloctr  145  Proc 2245 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    1583 micron
Total Number of Contacts =             1380
Total Number of Wires =                807
Total Number of PtConns =              0
Total Number of Routed Wires =       807
Total Routed Wire Length =           1583 micron
Total Number of Routed Contacts =       1380
	Layer        M1 :          2 micron
	Layer     MINT1 :         44 micron
	Layer     MINT2 :        660 micron
	Layer     MINT3 :        676 micron
	Layer     MINT4 :          5 micron
	Layer     MINT5 :          0 micron
	Layer     MSMG1 :        133 micron
	Layer     MSMG2 :         63 micron
	Layer     MSMG3 :          0 micron
	Layer     MSMG4 :          0 micron
	Layer     MSMG5 :          0 micron
	Layer       MG1 :          0 micron
	Layer       MG2 :          0 micron
	Via     VSMG1_0 :         14
	Via     VINT5_0 :         21
	Via     VINT4_0 :         21
	Via     VINT3_0 :         25
	Via     VINT2_0 :        406
	Via     VINT1_0 :        450
	Via        V1_0 :        438
	Via   V1_0(rot) :          5

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 1380 vias)
 
    Layer V1         =  0.00% (0      / 443     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (443     vias)
    Layer VINT1      =  0.00% (0      / 450     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (450     vias)
    Layer VINT2      =  0.00% (0      / 406     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (406     vias)
    Layer VINT3      =  0.00% (0      / 25      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (25      vias)
    Layer VINT4      =  0.00% (0      / 21      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (21      vias)
    Layer VINT5      =  0.00% (0      / 21      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (21      vias)
    Layer VSMG1      =  0.00% (0      / 14      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (14      vias)
 
  Total double via conversion rate    =  0.00% (0 / 1380 vias)
 
    Layer V1         =  0.00% (0      / 443     vias)
    Layer VINT1      =  0.00% (0      / 450     vias)
    Layer VINT2      =  0.00% (0      / 406     vias)
    Layer VINT3      =  0.00% (0      / 25      vias)
    Layer VINT4      =  0.00% (0      / 21      vias)
    Layer VINT5      =  0.00% (0      / 21      vias)
    Layer VSMG1      =  0.00% (0      / 14      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 1380 vias)
 
    Layer V1         =  0.00% (0      / 443     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (443     vias)
    Layer VINT1      =  0.00% (0      / 450     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (450     vias)
    Layer VINT2      =  0.00% (0      / 406     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (406     vias)
    Layer VINT3      =  0.00% (0      / 25      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (25      vias)
    Layer VINT4      =  0.00% (0      / 21      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (21      vias)
    Layer VINT5      =  0.00% (0      / 21      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (21      vias)
    Layer VSMG1      =  0.00% (0      / 14      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (14      vias)
 

Total number of nets = 5765
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
route.global.global_route_topology_style 0

Information: Running auto PG connection. (NDM-099)
1
##########################################################################################
## Enable AOCV (recommended after CTS is completed)
##########################################################################################
if {$AOCV_CORNER_TABLE_MAPPING_LIST != "" && ![get_app_option_value -name time.pocvm_enable_analysis]} {
	## Enable the AOCV analysis
	set_app_options -name time.aocvm_enable_analysis -value true ;# default false

	## Enable the AOCV distance analysis (optional)
	## AOCV analysis will consider path distance when calculating AOCVM derate
	#	set_app_options -name time.ocvm_enable_distance_analysis -value true ;# default false
	
	## Set the configuration for the AOCV analysis (optional)
	#	set_app_options -name time.aocvm_analysis_mode -value separate_launch_capture_depth ;# default separate_launch_capture_depth
}
##########################################################################################
## Bus routing	
##########################################################################################
## Below is an example to route the bus
##	## Define the bus
##	create_bundle -name {bus1}  [get_nets my_bus_net_*]
##	
##	## Define, set the bus constraints
##	create_bus_routing_style -for {bus1} -valid_layers {M5 M6} -layer_widths {M5 0.4 M6 0.4} -layer_spacings {M5 0.4 M6 0.4} -force bus1
##	
##	## Route the bus
##	route_custom -nets {bus1}
##########################################################################################
## Post-CTS customizations
##########################################################################################
if {[file exists [which $TCL_USER_CLOCK_OPT_CTS_POST_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_CLOCK_OPT_CTS_POST_SCRIPT]"
	source -echo $TCL_USER_CLOCK_OPT_CTS_POST_SCRIPT
} elseif {$TCL_USER_CLOCK_OPT_CTS_POST_SCRIPT != ""} {
	puts "RM-error: TCL_USER_CLOCK_OPT_CTS_POST_SCRIPT($TCL_USER_CLOCK_OPT_CTS_POST_SCRIPT) is invalid. Please correct it."
}
##########################################################################################
## Propagate all clocks 
##########################################################################################
## This should be used only when additional modes/scenarios are activated after CTS is done.
## Get inactive scenarios, activate them, mark them as propagated, and then deactivate them.
#	if {[sizeof_collection [get_scenarios -filter active==false -quiet]] > 0} {
#	        set active_scenarios [get_scenarios -filter active]
#	        set inactive_scenarios [get_scenarios -filter active==false]
#
#	        set_scenario_status -active false [get_scenarios $active_scenarios]
#	        set_scenario_status -active true [get_scenarios $inactive_scenarios]
#
#	        synthesize_clock_trees -propagate_only ;# only works on active scenarios
#	        set_scenario_status -active true [get_scenarios $active_scenarios]
#	        set_scenario_status -active false [get_scenarios $inactive_scenarios]
#	}
##########################################################################################
## connect_pg_net
##########################################################################################
if {$TCL_USER_CONNECT_PG_NET_SCRIPT != ""} {
	if {[file exists [which $TCL_USER_CONNECT_PG_NET_SCRIPT]]} {
		puts "RM-info: Sourcing [which $TCL_USER_CONNECT_PG_NET_SCRIPT]"
  		source $TCL_USER_CONNECT_PG_NET_SCRIPT
	} else {
		puts "RM-error: TCL_USER_CONNECT_PG_NET_SCRIPT($TCL_USER_CONNECT_PG_NET_SCRIPT) is invalid. Please correct it."
	}
} else {
	connect_pg_net
}
****************************************
Report : Power/Ground Connection Summary
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:47:03 2019
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 5311/5311
Unconnected nwell pins        5311
Ground net VSS                5311/5311
Unconnected pwell pins        5311
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
## Run check_routes to save updated routing DRC to the block
redirect -tee -file ${REPORTS_DIR}/${REPORT_PREFIX}.check_routes {check_routes -open_net false}
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MSMG5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :	 false               

Printing options for 'route.detail.*'
detail.eco_max_number_of_iterations                     :	 10                  
detail.force_end_on_preferred_grid                      :	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 8 threads for routing. (ZRT-444)
Checked	6/9 Partitions, Violations =	0
Checked	7/9 Partitions, Violations =	0
Checked	8/9 Partitions, Violations =	0
Checked	9/9 Partitions, Violations =	0
[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  169  Alloctr  170  Proc 2245 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    1583 micron
Total Number of Contacts =             1380
Total Number of Wires =                807
Total Number of PtConns =              0
Total Number of Routed Wires =       807
Total Routed Wire Length =           1583 micron
Total Number of Routed Contacts =       1380
	Layer        M1 :          2 micron
	Layer     MINT1 :         44 micron
	Layer     MINT2 :        660 micron
	Layer     MINT3 :        676 micron
	Layer     MINT4 :          5 micron
	Layer     MINT5 :          0 micron
	Layer     MSMG1 :        133 micron
	Layer     MSMG2 :         63 micron
	Layer     MSMG3 :          0 micron
	Layer     MSMG4 :          0 micron
	Layer     MSMG5 :          0 micron
	Layer       MG1 :          0 micron
	Layer       MG2 :          0 micron
	Via     VSMG1_0 :         14
	Via     VINT5_0 :         21
	Via     VINT4_0 :         21
	Via     VINT3_0 :         25
	Via     VINT2_0 :        406
	Via     VINT1_0 :        450
	Via        V1_0 :        438
	Via   V1_0(rot) :          5

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 1380 vias)
 
    Layer V1         =  0.00% (0      / 443     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (443     vias)
    Layer VINT1      =  0.00% (0      / 450     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (450     vias)
    Layer VINT2      =  0.00% (0      / 406     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (406     vias)
    Layer VINT3      =  0.00% (0      / 25      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (25      vias)
    Layer VINT4      =  0.00% (0      / 21      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (21      vias)
    Layer VINT5      =  0.00% (0      / 21      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (21      vias)
    Layer VSMG1      =  0.00% (0      / 14      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (14      vias)
 
  Total double via conversion rate    =  0.00% (0 / 1380 vias)
 
    Layer V1         =  0.00% (0      / 443     vias)
    Layer VINT1      =  0.00% (0      / 450     vias)
    Layer VINT2      =  0.00% (0      / 406     vias)
    Layer VINT3      =  0.00% (0      / 25      vias)
    Layer VINT4      =  0.00% (0      / 21      vias)
    Layer VINT5      =  0.00% (0      / 21      vias)
    Layer VSMG1      =  0.00% (0      / 14      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 1380 vias)
 
    Layer V1         =  0.00% (0      / 443     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (443     vias)
    Layer VINT1      =  0.00% (0      / 450     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (450     vias)
    Layer VINT2      =  0.00% (0      / 406     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (406     vias)
    Layer VINT3      =  0.00% (0      / 25      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (25      vias)
    Layer VINT4      =  0.00% (0      / 21      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (21      vias)
    Layer VINT5      =  0.00% (0      / 21      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (21      vias)
    Layer VSMG1      =  0.00% (0      / 14      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (14      vias)
 


Verify Summary:

Total number of open nets = not checked
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


## Save block
save_block
Information: Saving block 'MulDiv:MulDiv/clock_opt_cts.design'
1
##########################################################################################
## Create abstract and frame
##########################################################################################
## Enabled for hierarchical designs; for bottom and intermediate levels of physical hierarchy
if {$DESIGN_STYLE == "hier"} {
        if {$USE_ABSTRACTS_FOR_POWER_ANALYSIS == "true"} {
                set_app_options -name abstract.annotate_power -value true
        }
        if { $PHYSICAL_HIERARCHY_LEVEL == "bottom" } {
                create_abstract -read_only
                create_frame -block_all true
        } elseif { $PHYSICAL_HIERARCHY_LEVEL == "intermediate"} {
            if { $ABSTRACT_TYPE_FOR_MPH_BLOCKS == "nested"} {
                ## Create nested abstract for the intermediate level of physical hierarchy
                create_abstract -read_only
                create_frame -block_all true
            } elseif { $ABSTRACT_TYPE_FOR_MPH_BLOCKS == "flattened"} {
                ## Create flattened abstract for the intermediate level of physical hierarchy
                create_abstract -read_only -preserve_block_instances false
                create_frame -block_all true
            }
        }
}
##########################################################################################
## Report and output
##########################################################################################
if {$REPORT_QOR} {source report_qor.tcl}
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/report_qor.tcl

RM-info: Reporting clock tree information and QoR ...

 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
Information: Freeing timing information from routing. (ZRT-574)
Information: The stitching and editing of coupling caps is turned ON for design 'MulDiv:MulDiv/clock_opt_cts.design'. (TIM-125)
Begin building search trees for block MulDiv:MulDiv/clock_opt_cts.design
Done building search trees for block MulDiv:MulDiv/clock_opt_cts.design (time 0s)
Information: Design MulDiv has 5764 nets, 0 global routed, 115 detail routed. (NEX-024)
Information: The RC mode used is CTO(RDE) for design 'MulDiv'. (NEX-022)
Information: Crosstalk analysis has been disabled. (TIM-114)
Information: Design Average RC for design MulDiv  (NEX-011)
Information: r = 39.418938 ohm/um, via_r = 3.392460 ohm/cut, c = 0.084975 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 35.438812 ohm/um, via_r = 3.334048 ohm/cut, c = 0.087029 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5762, routed nets = 115, across physical hierarchy nets = 0, parasitics cached nets = 5762, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Warning: The scenario mode_norm.fast.RCmin has max transition DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
Warning: The scenario mode_norm.fast.RCmin has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
****************************************
Report : clock qor
        -type summary
        -nosplit
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:47:04 2019
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

===========================================================
==== Summary Reporting for Corner mode_norm.fast.RCmin ====
===========================================================

========================================== Summary Table for Corner mode_norm.fast.RCmin ===========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin, Scenario: mode_norm.fast.RCmin
clock                                   M,D       214     24      109     28.51     32.69      0.00      0.00         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        214     24      109     28.51     32.69      0.00      0.00         0         0


Warning: The scenario mode_norm.fast.RCmin_bc has max transition DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
Warning: The scenario mode_norm.fast.RCmin_bc has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
==============================================================
==== Summary Reporting for Corner mode_norm.fast.RCmin_bc ====
==============================================================

========================================= Summary Table for Corner mode_norm.fast.RCmin_bc =========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin_bc, Scenario: mode_norm.fast.RCmin_bc
clock                                   M,D       214     24      109     28.51     32.69     82.61     25.69         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        214     24      109     28.51     32.69     82.61     25.69         0         0


===========================================================
==== Summary Reporting for Corner mode_norm.slow.RCmax ====
===========================================================

========================================== Summary Table for Corner mode_norm.slow.RCmax ===========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.slow.RCmax, Scenario: mode_norm.slow.RCmax
clock                                   M,D       214     24      109     28.51     32.69     85.47     26.15         3         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        214     24      109     28.51     32.69     85.47     26.15         3         0


================================================================
==== Summary Reporting for Corner mode_norm.worst_low.RCmax ====
================================================================

======================================== Summary Table for Corner mode_norm.worst_low.RCmax ========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.worst_low.RCmax, Scenario: mode_norm.worst_low.RCmax
clock                                   M,D       214     24      109     28.51     32.69    107.88     32.88         1         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        214     24      109     28.51     32.69    107.88     32.88         1         0


1
Dispatching command : 'report_clock_qor -type latency -show_paths -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.latency
Dispatching command : 'report_clock_qor -type area -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.cell_area
Dispatching command : 'report_clock_qor -type structure -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.structure
Dispatching command : 'report_clock_qor -type drc_violators -all -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.drc_violators
Dispatching command : 'report_clock_timing -type summary -nosplit -scenarios [get_scenarios]' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_timing
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_clock_qor -type latency -show_paths -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.latency'

Completed 'report_clock_qor -type area -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.cell_area'

Completed 'report_clock_qor -type structure -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.structure'

Completed 'report_clock_qor -type drc_violators -all -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.drc_violators'

Completed 'report_clock_timing -type summary -nosplit -scenarios [get_scenarios]' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_timing'

RM-info: Running report_clock_qor -type power ...

RM-info: Reporting timing constraints ...

Dispatching command : 'report_mode -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_mode
Dispatching command : 'report_pvt -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_pvt
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_mode -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_mode'

Completed 'report_pvt -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_pvt'

RM-info: Reporting timing and QoR ...

****************************************
Report : qor
        -summary
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:47:12 2019
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
mode_norm.slow.RCmax (Setup)          48.48           0.00              0
mode_norm.worst_low.RCmax (Setup)           0.49           0.00              0
Design             (Setup)             0.49           0.00              0

mode_norm.fast.RCmin_bc (Hold)         -57.55       -1988.21            197
Design             (Hold)            -57.55       -1988.21            197
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                           1994.29
Cell Area (netlist and physical only):         1994.29
Nets with DRC Violations:        3
1
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)
****************************************
Report : global timing
        -format { narrow }
        -report_by design
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:47:12 2019
****************************************

No setup violations found.


Hold violations
--------------------------------------------------------------
          Total   reg->reg    in->reg   reg->out    in->out
--------------------------------------------------------------
WNS      -57.55     -57.55       0.00       0.00       0.00
TNS    -1988.21   -1988.21       0.00       0.00       0.00
NUM         197        197          0          0          0
--------------------------------------------------------------

1
RM-info: Analyzing design violations ...

****************************************
Report : check_mv_design
        -erc_mode
        -voltage_threshold 0
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:47:12 2019
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)
1
****************************************
Report : check_mv_design
        -power_connectivity
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:47:12 2019
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- PG net rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Power connectivity rule ----------
Warning: PG pin 'remainder_reg_0_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_0_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_32_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_32_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_16_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_16_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_8_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_8_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_10_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_10_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_2_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_2_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_18_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_18_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_34_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_34_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_26_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_26_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_58_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_58_/VNW' is unconnected. (MV-005)
Information: Message 'MV-005' limit (20) exceeded. Remainder will be suppressed. The limit can be changed with '-max_message_count' option. (MV-079)
Information: Total 10622 MV-005 violations. (MV-080)

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 10622 warning(s) from check_mv_design. (MV-082)
1
****************************************
Report : check_mv_design
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:47:12 2019
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)
1
Loading cell instances...
Number of Standard Cells: 5311
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 73
Number of VDD Vias: 5920
Number of VDD Terminals: 64
Number of VSS Wires: 71
Number of VSS Vias: 5355
Number of VSS Terminals: 60
**************Verify net VDD connectivity*****************
  Number of floating wires: 11
  Number of floating vias: 0
  Number of floating std cells: 1452
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
**************Verify net VSS connectivity*****************
  Number of floating wires: 12
  Number of floating vias: 0
  Number of floating std cells: 1668
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
{PATH_3_2 PATH_3_9 PATH_3_10 PATH_3_12 PATH_3_15 PATH_3_22 PATH_3_23 PATH_3_25 PATH_3_28 PATH_3_35 PATH_3_36 PATH_3_38 PATH_3_41 PATH_3_48 PATH_3_49 PATH_3_51 PATH_3_54 PATH_3_62 PATH_3_64 PATH_3_67 PATH_3_75 PATH_3_77 PATH_3_80}
RM-info: Running report_power ...

RM-info: Reporting design information ...

****************************************
Report : report_utilization
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:47:13 2019
****************************************
Utilization Ratio:			0.5111
Utilization options:
 - Area calculation based on:		site_row of block MulDiv/clock_opt_cts
 - Categories of objects excluded:	hard_macros macro_keepouts soft_macros io_cells hard_blockages 
Total Area:				3901.6858
Total Capacity Area:			3901.6858
Total Area of cells:			1994.2932
Area of excluded objects:
 - hard_macros         :		0.0000
 - macro_keepouts      :		0.0000
 - soft_macros         :		0.0000
 - io_cells            :		0.0000
 - hard_blockages      :		0.0000

Utilization of site-rows with:
 - Site 'unit':				0.5111

0.5111
RM-info: Checking design issues ...

RM-info: Reporting units ...

RM-info: Reporting non-default app option settings ...


Running global router for congestion map ...
Info: Set app option 'route.global.deterministic' to on

Generating Timing information  
Design  Scenario mode_norm.slow.RCmax (Mode mode_norm.slow.RCmax Corner mode_norm.slow.RCmax)
Estimated unitRes/unitCap :
Layer M1 : Res  46.4286 ohm/um Cap  0.148637 ff/um
Layer MINT1 : Res  46.4286 ohm/um Cap  0.154683 ff/um
Layer MINT2 : Res  46.4286 ohm/um Cap  0.154827 ff/um
Layer MINT3 : Res  46.4286 ohm/um Cap  0.154839 ff/um
Layer MINT4 : Res  46.4286 ohm/um Cap  0.154828 ff/um
Layer MINT5 : Res  46.4286 ohm/um Cap  0.154674 ff/um
Layer MSMG1 : Res  8.03571 ohm/um Cap  0.196653 ff/um
Layer MSMG2 : Res  8.03571 ohm/um Cap  0.184306 ff/um
Layer MSMG3 : Res  8.03571 ohm/um Cap  0.18422 ff/um
Layer MSMG4 : Res  8.03571 ohm/um Cap  0.184207 ff/um
Layer MSMG5 : Res  8.03571 ohm/um Cap  0.184091 ff/um
Layer MG1 : Res  0.892857 ohm/um Cap  0.194736 ff/um
Layer MG2 : Res  0.892857 ohm/um Cap  0.177243 ff/um
Generating Timing information  ... Done
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 2309 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.export_soft_congestion_maps                      :	 false               
global.timing_driven                                    :	 true                

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MSMG5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used  141  Alloctr  141  Proc    0 
[End of Read DB] Total (MB): Used  146  Alloctr  147  Proc 2309 
Loading timing information to the router from design
Timing information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,63.23,63.74)
Number of routing layers = 13
layer M1, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT1, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT2, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT3, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT4, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT5, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MSMG1, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG2, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG3, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG4, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG5, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MG1, dir Hor, min width = 0.112, min space = 0.112 pitch = 0.224
layer MG2, dir Ver, min width = 0.112, min space = 0.112 pitch = 0.224
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  147  Alloctr  149  Proc 2309 
Net statistics:
Total number of nets     = 5765
Number of nets to route  = 5648
Number of single or zero port nets = 1
Number of nets with min-layer-mode soft = 4
Number of nets with min-layer-mode soft-cost-low = 4
116 nets are fully connected,
 of which 116 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build All Nets] Total (MB): Used  150  Alloctr  151  Proc 2309 
Average gCell capacity  0.20	 on layer (1)	 M1
Average gCell capacity  10.68	 on layer (2)	 MINT1
Average gCell capacity  9.87	 on layer (3)	 MINT2
Average gCell capacity  11.75	 on layer (4)	 MINT3
Average gCell capacity  9.88	 on layer (5)	 MINT4
Average gCell capacity  11.76	 on layer (6)	 MINT5
Average gCell capacity  5.45	 on layer (7)	 MSMG1
Average gCell capacity  6.45	 on layer (8)	 MSMG2
Average gCell capacity  5.72	 on layer (9)	 MSMG3
Average gCell capacity  6.45	 on layer (10)	 MSMG4
Average gCell capacity  5.72	 on layer (11)	 MSMG5
Average gCell capacity  1.65	 on layer (12)	 MG1
Average gCell capacity  0.00	 on layer (13)	 MG2
Average number of tracks per gCell 12.06	 on layer (1)	 M1
Average number of tracks per gCell 12.01	 on layer (2)	 MINT1
Average number of tracks per gCell 12.06	 on layer (3)	 MINT2
Average number of tracks per gCell 12.01	 on layer (4)	 MINT3
Average number of tracks per gCell 12.06	 on layer (5)	 MINT4
Average number of tracks per gCell 12.01	 on layer (6)	 MINT5
Average number of tracks per gCell 6.90	 on layer (7)	 MSMG1
Average number of tracks per gCell 6.87	 on layer (8)	 MSMG2
Average number of tracks per gCell 6.90	 on layer (9)	 MSMG3
Average number of tracks per gCell 6.87	 on layer (10)	 MSMG4
Average number of tracks per gCell 6.90	 on layer (11)	 MSMG5
Average number of tracks per gCell 3.45	 on layer (12)	 MG1
Average number of tracks per gCell 3.45	 on layer (13)	 MG2
Number of gCells = 88478
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  151  Alloctr  153  Proc 2309 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    5  Proc    0 
[End of Build Data] Total (MB): Used  152  Alloctr  153  Proc 2309 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  184  Alloctr  185  Proc 2309 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Initial Routing] Total (MB): Used  187  Alloctr  189  Proc 2309 
Initial. Routing result:
Initial. Both Dirs: Overflow =   107 Max = 3 GRCs =   107 (0.79%)
Initial. H routing: Overflow =    19 Max = 2 (GRCs =  5) GRCs =    32 (0.47%)
Initial. V routing: Overflow =    87 Max = 3 (GRCs =  3) GRCs =    75 (1.10%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT1      Overflow =    19 Max = 2 (GRCs =  5) GRCs =    32 (0.47%)
Initial. MINT2      Overflow =    87 Max = 3 (GRCs =  3) GRCs =    75 (1.10%)
Initial. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.4 0.00 0.00 0.44 0.00 0.00 0.12 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MINT1    28.9 8.85 6.74 12.0 8.40 16.5 8.32 4.79 3.35 1.25 0.66 0.06 0.00 0.00
MINT2    23.8 6.73 8.21 9.04 8.01 16.8 6.80 8.10 5.42 1.81 4.53 0.18 0.40 0.13
MINT3    66.9 15.4 7.79 5.02 2.89 1.51 0.29 0.12 0.01 0.00 0.00 0.00 0.00 0.00
MINT4    74.4 9.83 7.05 4.23 1.81 2.29 0.22 0.15 0.01 0.00 0.00 0.00 0.00 0.00
MINT5    99.7 0.29 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    86.2 9.98 1.59 1.16 0.10 0.87 0.03 0.01 0.00 0.00 0.06 0.00 0.00 0.00
MSMG2    82.1 17.0 0.50 0.31 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    96.5 3.06 0.22 0.12 0.00 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    99.8 0.13 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    99.7 0.29 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    81.3 5.51 2.47 2.49 1.63 2.93 1.21 1.01 0.68 0.24 0.40 0.02 0.03 0.01


Initial. Total Wire Length = 33309.40
Initial. Layer M1 wire length = 42.43
Initial. Layer MINT1 wire length = 9711.26
Initial. Layer MINT2 wire length = 13935.70
Initial. Layer MINT3 wire length = 4595.32
Initial. Layer MINT4 wire length = 3435.01
Initial. Layer MINT5 wire length = 88.33
Initial. Layer MSMG1 wire length = 486.94
Initial. Layer MSMG2 wire length = 827.21
Initial. Layer MSMG3 wire length = 169.80
Initial. Layer MSMG4 wire length = 3.44
Initial. Layer MSMG5 wire length = 13.96
Initial. Layer MG1 wire length = 0.00
Initial. Layer MG2 wire length = 0.00
Initial. Total Number of Contacts = 35705
Initial. Via V1_0 count = 16864
Initial. Via VINT1_0 count = 14940
Initial. Via VINT2_0 count = 1987
Initial. Via VINT3_0 count = 995
Initial. Via VINT4_0 count = 309
Initial. Via VINT5_0 count = 293
Initial. Via VSMG1_0 count = 252
Initial. Via VSMG2_0 count = 54
Initial. Via VSMG3_0 count = 7
Initial. Via VSMG4_0 count = 4
Initial. Via VSMG5_0 count = 0
Initial. Via VG1_0 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  187  Alloctr  189  Proc 2309 
phase1. Routing result:
phase1. Both Dirs: Overflow =     1 Max = 1 GRCs =     3 (0.02%)
phase1. H routing: Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.03%)
phase1. V routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT1      Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.03%)
phase1. MINT2      Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase1. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.4 0.00 0.00 0.44 0.00 0.00 0.12 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MINT1    28.9 9.18 6.95 12.0 8.68 16.3 8.29 4.64 3.38 1.31 0.28 0.00 0.00 0.00
MINT2    23.9 6.85 8.48 8.95 8.46 16.6 7.17 8.64 5.25 1.72 3.83 0.00 0.01 0.00
MINT3    66.2 15.1 8.07 4.95 3.23 2.04 0.21 0.10 0.03 0.00 0.00 0.00 0.00 0.00
MINT4    72.2 10.4 7.14 4.58 2.17 2.69 0.32 0.31 0.07 0.00 0.00 0.00 0.00 0.00
MINT5    99.4 0.53 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    84.3 11.5 1.73 1.13 0.01 1.09 0.03 0.00 0.00 0.00 0.06 0.00 0.00 0.00
MSMG2    80.4 19.0 0.28 0.25 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    93.9 5.77 0.15 0.12 0.00 0.04 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    97.5 2.42 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    99.6 0.32 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    80.4 6.25 2.52 2.50 1.74 2.99 1.24 1.05 0.67 0.23 0.32 0.00 0.00 0.00


phase1. Total Wire Length = 33356.51
phase1. Layer M1 wire length = 42.43
phase1. Layer MINT1 wire length = 9498.40
phase1. Layer MINT2 wire length = 13500.42
phase1. Layer MINT3 wire length = 4685.04
phase1. Layer MINT4 wire length = 3711.04
phase1. Layer MINT5 wire length = 147.82
phase1. Layer MSMG1 wire length = 502.59
phase1. Layer MSMG2 wire length = 856.54
phase1. Layer MSMG3 wire length = 281.91
phase1. Layer MSMG4 wire length = 115.60
phase1. Layer MSMG5 wire length = 14.72
phase1. Layer MG1 wire length = 0.00
phase1. Layer MG2 wire length = 0.00
phase1. Total Number of Contacts = 36539
phase1. Via V1_0 count = 16857
phase1. Via VINT1_0 count = 14908
phase1. Via VINT2_0 count = 2206
phase1. Via VINT3_0 count = 1215
phase1. Via VINT4_0 count = 456
phase1. Via VINT5_0 count = 407
phase1. Via VSMG1_0 count = 339
phase1. Via VSMG2_0 count = 115
phase1. Via VSMG3_0 count = 29
phase1. Via VSMG4_0 count = 7
phase1. Via VSMG5_0 count = 0
phase1. Via VG1_0 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  187  Alloctr  189  Proc 2309 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.4 0.00 0.00 0.44 0.00 0.00 0.12 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MINT1    29.0 9.76 7.48 13.7 9.33 17.2 7.17 3.67 2.09 0.34 0.06 0.00 0.00 0.00
MINT2    23.9 6.82 8.37 8.96 8.43 16.5 7.16 8.58 5.25 1.88 4.11 0.00 0.00 0.00
MINT3    66.2 15.0 8.04 5.04 3.28 2.03 0.24 0.10 0.03 0.00 0.00 0.00 0.00 0.00
MINT4    72.2 10.4 7.16 4.61 2.15 2.70 0.32 0.32 0.07 0.00 0.00 0.00 0.00 0.00
MINT5    99.4 0.53 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    84.3 11.5 1.75 1.13 0.01 1.09 0.03 0.00 0.00 0.00 0.06 0.00 0.00 0.00
MSMG2    80.4 19.0 0.29 0.25 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    93.9 5.77 0.15 0.12 0.00 0.04 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    97.5 2.42 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    99.6 0.32 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    80.4 6.28 2.56 2.64 1.79 3.05 1.16 0.98 0.57 0.17 0.33 0.00 0.00 0.00


phase2. Total Wire Length = 33356.27
phase2. Layer M1 wire length = 42.43
phase2. Layer MINT1 wire length = 9498.40
phase2. Layer MINT2 wire length = 13499.97
phase2. Layer MINT3 wire length = 4685.26
phase2. Layer MINT4 wire length = 3711.04
phase2. Layer MINT5 wire length = 147.82
phase2. Layer MSMG1 wire length = 502.59
phase2. Layer MSMG2 wire length = 856.54
phase2. Layer MSMG3 wire length = 281.91
phase2. Layer MSMG4 wire length = 115.60
phase2. Layer MSMG5 wire length = 14.72
phase2. Layer MG1 wire length = 0.00
phase2. Layer MG2 wire length = 0.00
phase2. Total Number of Contacts = 36541
phase2. Via V1_0 count = 16857
phase2. Via VINT1_0 count = 14908
phase2. Via VINT2_0 count = 2208
phase2. Via VINT3_0 count = 1215
phase2. Via VINT4_0 count = 456
phase2. Via VINT5_0 count = 407
phase2. Via VSMG1_0 count = 339
phase2. Via VSMG2_0 count = 115
phase2. Via VSMG3_0 count = 29
phase2. Via VSMG4_0 count = 7
phase2. Via VSMG5_0 count = 0
phase2. Via VG1_0 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   40  Alloctr   40  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  187  Alloctr  189  Proc 2309 

Congestion utilization per direction:
Average vertical track utilization   = 13.42 %
Peak    vertical track utilization   = 57.89 %
Average horizontal track utilization = 11.05 %
Peak    horizontal track utilization = 43.75 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used  185  Alloctr  187  Proc 2309 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[GR: Done] Stage (MB): Used  180  Alloctr  181  Proc    0 
[GR: Done] Total (MB): Used  185  Alloctr  187  Proc 2309 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:00 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBOUT] Stage (MB): Used -146  Alloctr -146  Proc    0 
[DBOUT] Total (MB): Used   36  Alloctr   37  Proc 2309 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Global Routing] Stage (MB): Used   31  Alloctr   31  Proc    0 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 2309 

****************************************
Report : congestion
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:47:15 2019
****************************************

Layer     |    overflow     |              # GRCs has
Name      |  total  |  max  | overflow (%)      | max overflow
---------------------------------------------------------------
M1        |       0 |     0 |       0  ( 0.00%) |       0
MINT1     |       0 |     0 |       0  ( 0.00%) |       0
MINT2     |       0 |     0 |       0  ( 0.00%) |       0
MINT3     |       0 |     0 |       0  ( 0.00%) |       0
MINT4     |       0 |     0 |       0  ( 0.00%) |       0
MINT5     |       0 |     0 |       0  ( 0.00%) |       0
MSMG1     |       0 |     0 |       0  ( 0.00%) |       0
MSMG2     |       0 |     0 |       0  ( 0.00%) |       0
MSMG3     |       0 |     0 |       0  ( 0.00%) |       0
MSMG4     |       0 |     0 |       0  ( 0.00%) |       0
MSMG5     |       0 |     0 |       0  ( 0.00%) |       0
MG1       |       0 |     0 |       0  ( 0.00%) |       0
MG2       |       0 |     0 |       0  ( 0.00%) |       0
---------------------------------------------------------------
Both Dirs |       0 |     0 |       0  ( 0.00%) |       0
H routing |       0 |     0 |       0  ( 0.00%) |       0
V routing |       0 |     0 |       0  ( 0.00%) |       0

1
To restart the GUI, type 'gui_start'.
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/report_qor.tcl

print_message_info -ids * -summary

Id             Severity         Limit    Occurrences   Suppressed
--------------------------------------------------------------------
CTS-037     Information             0             36            0
CTS-038         Warning             0              2            0
CTS-101     Information             0              3            0
CTS-103     Information             0              4            0
CTS-104     Information             0             18            0
CTS-105     Information             0              2            0
CTS-106     Information            50              5            0
CTS-107     Information             0              3            0
CTS-904         Warning             0              1            0
FILE-007    Information             0              2            0
LGL-050         Warning             0             20            0
LNK-040     Information             0              1            0
MV-005          Warning             0             20            0
MV-079      Information             0              1            0
MV-080      Information             0              1            0
MV-082      Information             0              3            0
NDM-099     Information             0              2            0
NEX-011     Information             0              9            0
NEX-017     Information             0             18            0
NEX-022     Information             0              9            0
NEX-024     Information             0              6            0
OPT-055     Information             0              1            0
OPT-215         Warning             0              2            0
POW-005     Information            10              1            0
POW-009         Warning            10              4            0
POW-024     Information            10              2            0
POW-052     Information            10              2            0
PVT-032     Information             0              6            0
TIM-050     Information             0              5            0
TIM-111     Information             0             15            0
TIM-112     Information             0             15            0
TIM-114     Information             0              1            0
TIM-119     Information             0              2            0
TIM-120     Information             0              2            0
TIM-121     Information             0              1            0
TIM-123     Information             0              7            0
TIM-124     Information             0              1            0
TIM-125     Information             0             18            0
TIM-126     Information             0              2            0
TIM-127     Information             0              2            0
UIC-058         Warning             0              9            0
ZRT-309         Warning             0              1            0
ZRT-444     Information             0              5            0
ZRT-559     Information             0              1            0
ZRT-574     Information             0              1            0
ZRT-613     Information             0              4            0

Diagnostics summary: 50 warnings, 217 informationals
echo [date] > clock_opt_cts 
exit
Maximum memory usage for this session: 950.96 MB
CPU usage for this session:    136 seconds (  0.04 hours)
Elapsed time for this session:     59 seconds (  0.02 hours)
Thank you for using IC Compiler II.
icc2_shell  -f ./rm_icc2_pnr_scripts/clock_opt_opto.tcl | tee -i logs_icc2/clock_opt_opto.log



                              IC Compiler II (TM)

             Version P-2019.03-SP1 for linux64 - Apr 25, 2019 -SLE

                    Copyright (c) 1988 - 2019 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

##########################################################################################
# Tool: IC Compiler II
# Script: clock_opt_opto.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
source -echo ./rm_setup/icc2_pnr_setup.tcl 
puts "RM-info : Running script [info script]\n"
RM-info : Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_setup/icc2_pnr_setup.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: icc2_pnr_setup.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
source -echo ./rm_setup/icc2_common_setup.tcl 
puts "RM-info : Running script [info script]\n"
RM-info : Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_setup/icc2_common_setup.tcl

set TECH_HOME "/afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech"
set DCRM_RESULTS_DIR "../dcrm/results"
##########################################################################################
# Tool: IC Compiler II
# Script: icc2_common_setup.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
##########################################################################################
## Required variables
## These variables must be correctly filled in for the flow to run properly
##########################################################################################
set DESIGN_NAME 		"MulDiv" ;# Required; name of the design to be worked on; also used as the block name when scripts save or copy a block
set LIBRARY_SUFFIX		"" ;# Suffix for the design library name ; default is unspecified   
set DESIGN_LIBRARY 		"${DESIGN_NAME}${LIBRARY_SUFFIX}" ;# Name of the design library; default is ${DESIGN_NAME}${LIBRARY_SUFFIX}
set REFERENCE_LIBRARY 		"${TECH_HOME}/ece720/Nangate_15nm_OCL_ICC2_LibPrep_v2014_06/icc2_cell_lib/NanGate_15nm_OCL.ndm"	;# Required; a list of reference libraries for the design library.
;#	for library configuration flow (LIBRARY_CONFIGURATION_FLOW set to true below): 
;#		- specify the list of physical source files to be used for library configuration during create_lib
;# 	for hierarchical designs using bottom-up flows: include subblock design libraries in the list;
;# 	for hierarchical designs using ETMs: include the ETM library in the list.
;# 		- If unpack_rm_dirs.pl is used to create dir structures for hierarchical designs, 
;#		  in order to transition between hierarchical DP and hierarchical PNR flows properly, 
;#		  absolute paths are a requirement.
set COMPRESS_LIBS               "false" ;# Save libs as compressed NDM; only used in DP.
set VERILOG_NETLIST_FILES	"${DCRM_RESULTS_DIR}/${DESIGN_NAME}.mapped.v"	;# Verilog netlist files;
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
set UPF_FILE 			""	;# A UPF file
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
;#          for hierarchical designs using ETMs, load the block upf file
;#          for each sub-block linked to ETM, include the following line in the UPF_FILE 
;#              load_upf block.upf -scope block_instance_name
set UPF_SUPPLEMENTAL_FILE	""      ;# The supplemental UPF file. Only needed if you are running golden UPF flow, in which case, you need both UPF_FILE and this.
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
;#	    If UPF_SUPPLEMENTAL_FILE is specified, scripts assume golden UPF flow. load_upf and save_upf commands will be different.	
set TCL_PARASITIC_SETUP_FILE	""	;# Specify a Tcl script to read in your TLU+ files by using the read_parasitic_tech command;
;# refer to the example in templates/init_design.read_parasitic_tech_example.tcl 
set TCL_MCMM_SETUP_FILE		"${DCRM_RESULTS_DIR}/ICC2_files/${DESIGN_NAME}.MCMM/top.tcl"	;# Specify a Tcl script to create your corners, modes, scenarios and load respective constraints;
;# two examples are provided in templates/: 
;# init_design.mcmm_example.explicit.tcl: provide mode, corner, and scenario constraints; create modes, corners, 
;# and scenarios; source mode, corner, and scenario constraints, respectively 
;# init_design.mcmm_example.auto_expanded.tcl: provide constraints for the scenarios; create modes, corners, 
;# and scenarios; source scenario constraints which are then expanded to associated modes and corners
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
set TECH_FILE 			"${TECH_HOME}/ece720/Nangate_15nm_OCL_Milkyway_v2014_06/FreePDK15.tf" 	;# A technology file; TECH_FILE and TECH_LIB are mutually exclusive ways to specify technology information; 
;# TECH_FILE is recommended, although TECH_LIB is also supported in ICC2 RM. 
set TECH_LIB			""	;# Specify the reference library to be used as a dedicated technology library;
;# as a best practice, please list it as the first library in the REFERENCE_LIBRARY list 
set TECH_LIB_INCLUDES_TECH_SETUP_INFO true 
;# Indicate whether TECH_LIB contains technology setup information such as routing layer direction, offset, 
;# site default, and site symmetry, etc. TECH_LIB may contain this information if loaded during library prep.
;# true|false; this variable is associated with TECH_LIB. 
set TCL_TECH_SETUP_FILE		"init_design.tech_setup.tcl"
;# Specify a TCL script for setting routing layer direction, offset, site default, and site symmetry list, etc.
;# init_design.tech_setup.tcl is the default. Use it as a template or provide your own script.
;# This script will only get sourced if the following conditions are met: 
;# (1) TECH_FILE is specified (2) TECH_LIB is specified && TECH_LIB_INCLUDES_TECH_SETUP_INFO is false 
set ROUTING_LAYER_DIRECTION_OFFSET_LIST "   {M1 vertical 0.0}   {MINT1 horizontal 0.0}   {MINT2 vertical 0.0}   {MINT3 horizontal 0.0}   {MINT4 vertical 0.0}   {MINT5 horizontal 0.0}   {MSMG1 vertical 0.0}   {MSMG2 horizontal 0.0}   {MSMG3 vertical 0.0}   {MSMG4 horizontal 0.0}   {MSMG5 vertical 0.0}   {MG1 horizontal 0.0}   {MG2 vertical 0.0} "
;# Specify the routing layers as well as their direction and offset in a list of space delimited pairs;
;# This variable should be defined for all metal routing layers in technology file;
;# Syntax is "{metal_layer_1 direction offset} {metal_layer_2 direction offset} ...";
;# It is required to at least specify metal layers and directions. Offsets are optional. 
;# Example1 is with offsets specified: "{M1 vertical 0.2} {M2 horizontal 0.0} {M3 vertical 0.2}"
;# Example2 is without offsets specified: "{M1 vertical} {M2 horizontal} {M3 vertical}"
##########################################################################################
## Optional variables
## Specify these variables if the corresponding functions are desired 
##########################################################################################
set DESIGN_LIBRARY_SCALE_FACTOR	"1000"	;# Specify the length precision for the library. Length precision for the design
;# library and its ref libraries must be identical. Tool default is 10000, which
;# implies one unit is one Angstrom or 0.1nm.
set UPF_UPDATE_SUPPLY_SET_FILE	""	;# A UPF file to resolve UPF supply sets
set DEF_FLOORPLAN_FILES		""	;# DEF files which contain the floorplan information;
;# 	for DP: not required
;# 	for PNR: required if INIT_DESIGN_INPUT = ASCII in icc2_pnr_setup.tcl and neither TCL_FLOORPLAN_FILE or 
;#		 initialize_floorplan is used; DEF_FLOORPLAN_FILES and TCL_FLOORPLAN_FILE are mutually exclusive;
;# 	         not required if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM
set DEF_SCAN_FILE		"${DCRM_RESULTS_DIR}/${DESIGN_NAME}.mapped.scandef"	;# A scan DEF file for scan chain information;
;# 	for PNR: not required if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM, as SCANDEF is expected to be loaded already
set DEF_SITE_NAME_PAIRS		{}	;# A list of site name pairs for read_def -convert; 
;# specify site name pairs with from_site first followed by to_site;
;# Example: set DEF_SITE_NAME_PAIRS {{from_site_1 to_site_1} {from_site_2 to_site_2}} 	
set SITE_DEFAULT		""	;# Specify the default site name if there are multiple site defs in the technology file;
;# this is to be used by initialize_floorplan command; example: set SITE_DEFAULT "unit";
;# this is applied in the init_design.tech_setup.tcl script 
set SITE_SYMMETRY_LIST	""		;# Specify a list of site def and its symmetry value;
;# this is to be used by read_def or initialize_floorplan command to control the site symmetry;
;# example: set SITE_SYMMETRY_LIST "{unit Y} {unit1 Y}"; this is applied in the init_design.tech_setup.tcl script 
set MIN_ROUTING_LAYER		"M1"	;# Min routing layer name; normally should be specified; otherwise tool can use all metal layers
set MAX_ROUTING_LAYER		"MSMG5"
set LIBRARY_CONFIGURATION_FLOW	false	;# Set it to true enables library configuration flow which calls the library manager under the hood to generate .nlibs, 
;# save them to disk, and automatically link them to the design.
;# Requires LINK_LIBRARY to be specified with .db files and REFERENCE_LIBRARY to be specified with physical
;# source files for the library configuration flow. Also search_path (in icc2_pnr_setup.tcl) should include paths 
;# to these .db and physical source files.
set LINK_LIBRARY		""	;# Specify .db files;
;# 	for running VC-LP (vc_lp.tcl) and Formality (fm.tcl): required
;# 	for ICC-II without LIBRARY_CONFIGURATION_FLOW enabled: not required
;#	for ICC-II with LIBRARY_CONFIGURATION_FLOW enabled: required; 
;#      	- the .db files specified will be used for the library configuration under the hood during create_lib 
##########################################################################################
## Variables related to flow controls of flat PNR, hierarchical PNR and transition with DP
##########################################################################################
set DESIGN_STYLE		"flat"	;# Specify the design style; flat|hier; default is flat; 
;# specify flat for a totally flat flow (flat PNR for short) and 
;# specify hier for a hierarchical flow (hier PNR for short);
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: this should set to flat (default)
;#	for DP: not used 
set PHYSICAL_HIERARCHY_LEVEL	"" 	;# Specify the current level of hierarchy for the hierarchical PNR flow; top|intermediate|bottom;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
set RELEASE_DIR_DP		"" 	;# Specify the release directory of DP RM; 
;# this is where init_design.tcl of PNR flow gets DP RM released libraries;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: required if INIT_DESIGN_INPUT = DP_RM_NDM, as init_design.tcl needs to know where DP RM libraries are
;#	for DP: not used 
set RELEASE_LABEL_NAME_DP 	"for_pnr"	
;# Specify the label name of the block in the DP RM released library;
;# this is the label name which init_design.tcl of PNR flow will open. 
set RELEASE_DIR_PNR		"" 	;# Specify the release directory of PNR RM; 
;# this is where the init_design.tcl of hierarchical PNR flow gets the sub-block libraries;	
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
##########################################################################################
## Variables related to REDHAWK ANALYSIS FUSION
##########################################################################################
set REDHAWK_SEARCH_PATH		"" 	;# Required. Search path to the NDM, reference libraries, and etc.
puts "RM-info : Completed script [info script]\n"
RM-info : Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_setup/icc2_common_setup.tcl

########################################################################################## 
## Variables for init_design inputs (used by init_design.tcl)
##########################################################################################
set INIT_DESIGN_INPUT 		"ASCII"	;# Specify one of the 3 options: ASCII | DC_ASCII | DP_RM_NDM; default is ASCII.
;# 1.ASCII: assumes all design input files are ASCII and will read them in individually.
;# 2.DC_ASCII: for design transfer from DC using the write_icc2_files command;
;#   sources ${DCRM_RESULTS_DIR}/${DCRM_FINAL_DESIGN_ICC2}/${DESIGN_NAME}.icc2_script.tcl;
;#   you can change the default of DC_RESULTS_DIR and DCRM_FINAL_DESIGN_ICC2 below;
;#   commonly used in combination with SPG flow (set PLACE_OPT_SPG_FLOW true below)  
;# 3.DP_RM_NDM: if ICC2-DP-RM is completed, you can take its NDM outputs and skip the design creation steps;
;#   for PNR flat (DESIGN_STYLE set to flat), script copies the design library from ICC2-DP-RM release 
;#   area (specified by RELEASE_DIR_DP) and opens design;    
;#   for PNR hier flow (DESIGN_STYLE set to hier), script will either copy design library 
;#   from ICC2-DP-RM release area or in addition to that, copy design library of the child blocks from PNR
;#   release area (specified by RELEASE_DIR_PNR), and then open design.
#set DCRM_RESULTS_DIR  		"./results" ;# used by DC_ASCII to specify DC-RM output directory. Default is results.   
;# (Rhett Davis) Moved this variable to icc2_common_setup.tcl for use with DP flow
set DCRM_FINAL_DESIGN_ICC2 	"ICC2_files" ;# output directory name generated by DC-RM's write_icc2_files command;
;# only valid if you specify DC_ASCII for INIT_DESIGN_INPUT;
;# The directory contains verilog, floorplan, scenario settings, and constraints from DC
;# in a format that IC Compiler II can source.    
set POCV_CORNER_FILE_MAPPING_LIST 	"" ;# a list of corner and its associated POCV file in pairs, as POCV is corner dependant;
;# same corner can have multiple corresponding files;
;# example: set POCV_CORNER_FILE_MAPPING_LIST "{corner1 file1a} {corner1 file1b} {corner2 file2}";
;# in the example, file1a and file1b will be loaded for corner1, file2 will be loaded for corner2.
;# Note: POCV_CORNER_FILE_MAPPING_LIST will take precedence if AOCV_CORNER_TABLE_MAPPING_LIST is also specified
set AOCV_CORNER_TABLE_MAPPING_LIST 	"" ;# a list of corner and its associated AOCV table in pairs, as AOCV is corner dependant;
;# same corner can have multiple corresponding tables;
;# example: set AOCV_CORNER_TABLE_MAPPING_LIST "{corner1 table1a} {corner1 table1b} {corner2 table2}";
;# in the example, table1a and table1b will be loaded for corner1, table2 will be loaded for corner2.
set TCL_PAD_CONSTRAINTS_FILE		"" ;# a Tcl script for your pad constraint commands used by place_io of 
;# templates/init_design.flat_design_planning_example.tcl sourced by init_design.tcl
set TCL_MV_SETUP_FILE			"" ;# a Tcl script placeholder for your MV setup commands,such as create_voltage_area, 
;# placement bound, power switch creation and level shifter insertion, etc;
;# refer to templates/init_design.power_switch_example.tcl for sample commands   
set TCL_PG_CREATION_FILE		"" ;# a Tcl script placeholder for your power ground network creation commands,
;# such as create_pg*, set_pg_strategy, compile_pg, etc;
set TCL_FLOORPLAN_FILE			"rm_setup/floorplan.tcl" ;# Tcl floorplan file written by the write_floorplan command; for example, floorplan/floorplan.tcl;
;# TCL_FLOORPLAN_FILE and DEF_FLOORPLAN_FILES are mutually exclusive; please specify only one of them;
;# Not effective if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM.
;# The write_floorplan command writes a floorplan.tcl Tcl script and a floorplan.def DEF file;
;# reading floorplan.tcl alone can restore the entire floorplan - refer to write_floorplan man for more details  
set TCL_ADDITIONAL_FLOORPLAN_FILE 	"" ;# a supplementary Tcl constraint file; sourced after DEF_FLOORPLAN_FILE or TCL_FLOORPLAN_FILE is read, 
;# or initialize_floorplan is done; can be used to cover additional floorplan constructs, 
;# such as bounds, pin guides, or route guides, etc; not valid if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM.
set TCL_USER_INIT_DESIGN_POST_SCRIPT ""	;# An optional Tcl file to be sourced at the very end of init_design.tcl before save_block.
########################################################################################## 
## Variables for constraints or settings that impact multiple steps (used across flow)
##########################################################################################
set TCL_PLACEMENT_SPACING_LABEL_RULE_FILE "" ;# A file to specify your placement spacing labels and rules.
;# Example : set_placement_spacing_label -name X -side both -lib_cells [get_lib_cells -of [get_cells]]
;# Example : set_placement_spacing_rule -labels {X SNPS_BOUNDARY} {0 1}
set SAIF_FILE				"" ;# Specify a SAIF file for accurate power computation for features such as
;# total power (opt.power.mode set to total) and enhanced low power placement (place.coarse.enhanced_low_power_effort).
;# sourced at the beginning of place_opt.tcl
set SAIF_FILE_POWER_SCENARIO		"" ;# SAIF_FILE related; specify a power scenario where the SAIF is to be applied
set SAIF_FILE_SOURCE_INSTANCE		"" ;# SAIF_FILE related; name of the instance of the current design as it appears in SAIF file.
set SAIF_FILE_TARGET_INSTANCE		"" ;# SAIF_FILE related; name of the target instance on which activity is to be annotated.
set OPTIMIZATION_FREEZE_PORT_LIST 	"" ;# List of cells (for ex, clock gen modules, or customized logics that should not be touched) to which freeze_clock_ports 
;# and freeze_data_ports attribute will be set to prevent optimization from modifying their port signature; 
;# especially useful if you do formal verification by modules. 
;# Sets opt.dft.hier_preservation to true and runs set_freeze_port -all on the specified cells.
set TCL_USER_CONNECT_PG_NET_SCRIPT ""	;# An optional Tcl file for customized connect_pg_net command and options, such as for bias pins of cells added by opto;
;# sourced by all the main scripts prior to the save_block command
# ---------------------------------
# Lib cell purpose restrictions
# ---------------------------------
set TCL_LIB_CELL_PURPOSE_FILE 		"set_lib_cell_purpose.tcl" ;# A Tcl file which applies lib cell purpose related restrictions;
;# You can specify it with your own customized script	
;# RM default is set_lib_cell_purpose.tcl which includes the following restrictions, each controlled by
;# an individual variable : dont use cells (TCL_LIB_CELL_DONT_USE_FILE), tie cells (TIE_LIB_CELL_PATTERN_LIST), 
;# hold fixing (HOLD_FIX_LIB_CELL_PATTERN_LIST), CTS (CTS_LIB_CELL_PATTERN_LIST) and CTS-exclusive cells (CTS_ONLY_LIB_CELL_PATTERN_LIST). 
## The following 5 *_LIB_CELL_* variables are only applicable if set_lib_cell_purpose.tcl is used for lib cell purpose restrictions.
#  If you do not plan to use set_lib_cell_purpose.tcl, specify TCL_LIB_CELL_PURPOSE_FILE with your own file and you don't have to specify the following variables.
set TCL_LIB_CELL_DONT_USE_FILE 		"" ;# A Tcl file for customized don't use ("set_lib_cell_purpose -exclude <purpose>" commands).
;# The file is to be sourced in set_lib_cell_purpose.tcl, which is the default script for handling lib cell 
;# purpose restrictions specified by the variable TCL_LIB_CELL_PURPOSE_FILE above.
;# It only takes effect if TCL_LIB_CELL_PURPOSE_FILE is set to the default value set_lib_cell_purpose.tcl
set TIE_LIB_CELL_PATTERN_LIST 		"" ;# A list of TIE lib cell patterns to be included for optimization;
;# Example : set TIE_LIB_CELL_PATTERN_LIST "*/TIE* */ttt*"
set HOLD_FIX_LIB_CELL_PATTERN_LIST 	"" ;# A list of hold time fixing lib cell patterns to be included only for hold
set CTS_LIB_CELL_PATTERN_LIST 		"" ;# List of CTS lib cell patterns to be used by CTS; 
;# please include repeaters, always-on repeaters (for MV-CTS), 
;# and gates (for sizing pre-existing gates)/always-on buffers;
;# Please also include flops as CCD can size flops to improve timing.
;# example : set CTS_LIB_CELL_PATTERN_LIST "*/NBUF* */AOBUF* */AOINV* */SDFF*"
set CTS_ONLY_LIB_CELL_PATTERN_LIST 	"" ;# List of CTS lib cell patterns to be used by CTS "exclusively", such as clock specific
;# buffers and inverters. Please be aware that these cells will be applied with only cts 
;# purpose and nothing else. If you want to use these lib cells for other purposes, 
;# such as optimization and hold, specify them in CTS_LIB_CELL_PATTERN_LIST instead
# ---------------------------------
# Clock NDR
# ---------------------------------
set TCL_CTS_NDR_RULE_FILE 		"cts_ndr.tcl" ;# Specify a script for clock NDR creation and association, to be sourced at place_opt
;# By default the variable is set to cts_ndr.tcl, which is an RM provided example.
;# Important: to use the example script, you must also specify CTS_NDR_RULE_NAME, CTS_INTERNAL_NDR_RULE_NAME,
;# or CTS_LEAF_NDR_RULE_NAME (see below for details), otherwise the script won't do anything.
## Note: the CTS_*NDR* variables below are only applicable if TCL_CTS_NDR_RULE_FILE is set to the RM provided example script. 
## If you specify your own script for TCL_CTS_NDR_RULE_FILE, variables below will not be used.
## For root clock nets
set CTS_NDR_RULE_NAME			"" ;# Specify a clock NDR rule for root nets;
;# required for the example script to work on the root and internal nets.
;# Below are the 3 predefined rules supported:  
;# rm_2w2s : double width double spacing 
;# rm_2w2s_shield_default : double width double spacing + shielding with default width and spacing
;# rm_2w2s_shield_list : double width double spacing + shielding with customized per layer width and spacing
set CTS_NDR_SHIELDING_LAYER_WIDTH_LIST 	"" ;# A list of layer_name shield_width ,for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_NDR_RULE_NAME.
set CTS_NDR_SHIELDING_LAYER_SPACING_LIST "" ;# A list of layer_name shield_spacing, for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_NDR_RULE_NAME.
set CTS_NDR_MIN_ROUTING_LAYER		"" ;# Min routing layer for set_clock_routing_rules to which CTS_NDR_RULE_NAME is applied. 
set CTS_NDR_MAX_ROUTING_LAYER		"" ;# Max routing layer for set_clock_routing_rules to which CTS_NDR_RULE_NAME is applied.
## For internal clock nets (by default same values as with the root clock nets)
set CTS_INTERNAL_NDR_RULE_NAME		"$CTS_NDR_RULE_NAME" ;# Specify a clock NDR rule for internal nets; default is same as CTS_NDR_RULE_NAME;
;# required for the example script to work on the internal nets.
;# Below are the 3 predefined rules supported:  
;# rm_2w2s : double width double spacing 
;# rm_2w2s_shield_default : double width double spacing + shielding with default width and spacing
;# rm_2w2s_shield_list : double width double spacing + shielding with customized per layer width and spacing
set CTS_INTERNAL_NDR_SHIELDING_LAYER_WIDTH_LIST "$CTS_NDR_SHIELDING_LAYER_WIDTH_LIST" ;# A list of layer_name shield_width ,for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_INTERNAL_NDR_RULE_NAME.
set CTS_INTERNAL_NDR_SHIELDING_LAYER_SPACING_LIST "$CTS_NDR_SHIELDING_LAYER_SPACING_LIST" ;# A list of layer_name shield_spacing, for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_INTERNAL_NDR_RULE_NAME.
set CTS_INTERNAL_NDR_MIN_ROUTING_LAYER "$CTS_NDR_MIN_ROUTING_LAYER" ;# Min routing layer for set_clock_routing_rules to which CTS_INTERNAL_NDR_RULE_NAME is applied. 
set CTS_INTERNAL_NDR_MAX_ROUTING_LAYER "$CTS_NDR_MAX_ROUTING_LAYER" ;# Max routing layer for set_clock_routing_rules to which CTS_INTERNAL_NDR_RULE_NAME is applied.
## For leaf clock nets
set CTS_LEAF_NDR_RULE_NAME 		"" ;# Specify rm_leaf as the predefined rule for the example script to prepare a default rule for leaf nets
set CTS_LEAF_NDR_MIN_ROUTING_LAYER 	$CTS_NDR_MIN_ROUTING_LAYER ;# Min routing layer for set_clock_routing_rules to which rm_leaf is applied.
set CTS_LEAF_NDR_MAX_ROUTING_LAYER 	$CTS_NDR_MAX_ROUTING_LAYER ;# Max routing layer for set_clock_routing_rules to which rm_leaf is applied.
# ---------------------------------
# Preroute optimizations
# ---------------------------------
set PREROUTE_PLACEMENT_MAX_DENSITY	"" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;	
;# If specified, sets place.coarse.max_density to limit local density to be less than the value.
;# if unspecified, place.coarse.max_density remains at tool default 0; 
;# now if $PREROUTE_PLACEMENT_AUTO_DENSITY is also true, tool will auto determine a appropriate value; 
;# while if $PREROUTE_PLACEMENT_AUTO_DENSITY is false, tool will try to spread cells evenly
set PREROUTE_PLACEMENT_MAX_UTIL		"" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;
;# sets place.coarse.congestion_driven_max_util to control how densely the tool can pack cells in uncongested 
;# regions, in order to remove congestion in congested regions
;# if unspecified, place.coarse.congestion_driven_max_util remains at tool default 0.93
set PREROUTE_PLACEMENT_AUTO_DENSITY	true ;# true|false; tool default true; optional in RM to set it to false if you want to disable the feature; 
;# sets place.coarse.auto_density_control to control coarse placement automatic density control;
;# if you do not specify either of the above two settings (max density and max util) and keep the tool defaults, 
;# the automatic density control selects the value for max density and max util based on the design stage;
;# message PLACE-027 is issued to report the chosen settings
set PREROUTE_PLACEMENT_ENHANCED_AUTO_DENSITY false ;# false|true, tool default false; optional in RM;
;# sets place.coarse.enhanced_auto_density_control;
;# automaticlly selects max density based on the design stage as well as design utilization;
;# automatically selects max util based on the design stage as well as design tchnology
set PREROUTE_PLACEMENT_TARGET_ROUTING_DENSITY "" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;	
;# sets place.coarse.target_routing_density to control target routing density for congestion-driven placement; 
;# if left unspecified, place.coarse.target_routing_density remains at tool default 0 
set PREROUTE_PLACEMENT_PIN_DENSITY_AWARE false ;# false|true; tool default false; optional in RM;
;# sets app option place.coarse.pin_density_aware to control maximum local pin density;
set PREROUTE_NDR_OPTIMIZATION 		false ;# false|true, tool default false; optional in RM;
;# sets place_opt/clock_opt.flow.optimize_ndrs to true enables NDR optimization
set PREROUTE_CTS_POWER_AWARE_PRUNING	false ;# false|true; tool default false; RM default false;
;# sets cts.common.power_aware_pruning to allow selection of repeater cells to also consider 
;# internal and leakage power in order to reduce dynamic and also leakage power of the clock trees;
;# impacts place_opt trial CTS/optimize icgs and clock_opt build_clock phase 
set PREROUTE_CTS_LOW_POWER_TECHNIQUE	"" ;# gate_relocation|low_power_targets|all; RM default is unspecified;
;# impacts place_opt trial CTS/optimize icgs and clock_opt build_clock phase; 
;# gate_relocation: sets cts.compile.power_opt_mode to gate_relocation to enable activity aware gate 
;#                  relocation (moves cells with low input clock toggling rates closer to their drivers)
;#		    at the end of gate by gate clock tree synthesis;
;# low_power_targets: sets cts.compile.power_opt_mode to low_power_targets for CTS to relax certain
;#                    internal constraints and build clock trees with less area and power;
;# all: sets cts.compile.power_opt_mode to all to enable both the above features
########################################################################################## 
## Variables for the place_opt step (used by place_opt.tcl and settings.place_opt.tcl)
##########################################################################################
set PLACE_OPT_ACTIVE_SCENARIO_LIST	"" ;# A subset of scenarios to be made active during place_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
;# include CTS scenarios if you are enabling CTS related features during place_opt,
;# such as PLACE_OPT_OPTIMIZE_ICGS, PLACE_OPT_TRIAL_CTS, or PLACE_OPT_MSCTS
set PLACE_OPT_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by place_opt; default "" which means no user prefix
set TCL_USER_PLACE_OPT_PRE_SCRIPT 	"" ;# An optional Tcl file for place_opt.tcl to be sourced before place_opt.
set TCL_USER_PLACE_OPT_SCRIPT 		"" ;# An optional Tcl file for place_opt.tcl to replace pre-existing place_opt commands.
set TCL_USER_PLACE_OPT_POST_SCRIPT 	"" ;# An optional Tcl file for place_opt.tcl to be sourced after place_opt.
set PLACE_OPT_SPG_FLOW 			false ;# false|true; RM default false; set it to true to enable SPG input handling flow in place_opt.tcl;
;# which skips the first pass of the two-pass placement;
;# recommended to go with DC-ASCII inputs (set INIT_DESIGN_INPUT DC_ASCII)
set PLACE_OPT_TRIAL_CTS 		false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.trial_clock_tree to enables early clock tree synthesis;
;# useful for low power placement and ICG optimization flow (PLACE_OPT_OPTIMIZE_ICGS). 
;# Propagated clocks will be used through-out place_opt flow.
;# Note: when PLACE_OPT_OPTIMIZE_ICGS is set to true, trial CTS will be automatically enabled, 
;# regardless of the setting of PLACE_OPT_TRIAL_CTS. So you don't have to manually enable it.
set PLACE_OPT_OPTIMIZE_ICGS 		false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.optimize_icgs for place_opt to run automatic ICG optimization that performs trial CTS, 
;# timing-aware ICG splitting and clock-aware placement for critical enable paths.
;# The aggressiveness of splitting can be controlled by the PLACE_OPT_OPTIMIZE_ICGS_CRITICAL_RANGE. 
set PLACE_OPT_OPTIMIZE_ICGS_CRITICAL_RANGE "" ;# specify a value between 0 and 1; default unspecified; 
;# sets place_opt.flow.optimize_icgs_critical_range to the value specified; tool default is 0.75.
;# When set to X, only ICGs enable slack within {EN_WNS, EN_WNS*(1-X)} will be considered for splitting;
;# for example, 0.75 means only ICG with enable pin violations between 1*EN_WNS and 0.25*EN_WNS will be split,
;# while the ICG enable slack below 0.25*EN_WNS will be skipped. Larger value means more splitting. 
set PLACE_OPT_MERGE_ICGS		true ;# false|true; tool default true; optional in RM to set it to false;
;# sets place_opt.flow.merge_clock_gates to control whether the OBD ICG merging is enabled or not;
;# when set to true, ICG merging (merge_clock_gates) runs internally inside place_opt as a first step in initial_place stage;
set PLACE_OPT_ICG_AUTO_BOUND		false ;# false|true; tool default false; optional in RM;
;# sets place.coarse.icg_auto_bound to enable use of automatically created group bounds
set PLACE_OPT_CLOCK_AWARE_PLACEMENT	false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.clock_aware_placement to guide placement with ICG's enable timing criticality; 
;# place_opt will try to improve ICG enable timing by placing the timing critical ICGs and their fanout cells 
;# at better locations for ICG enable paths.
;# Note: when PLACE_OPT_OPTIMIZE_ICGS is set to true, clock-aware placement will be automatically enabled, 
;# regardless of the setting of PLACE_OPT_CLOCK_AWARE_PLACEMENT. So you don't have to manually enable it.
set PLACE_OPT_MSCTS			false ;# false|true; enables MSCTS (regular) at place_opt step; requires TCL_REGULAR_MSCTS_FILE to be specified;
;# It runs in two parts: first part runs at place_opt step to source TCL_REGULAR_MSCTS_FILE;
;# second part runs at clock_opt_cts step, skips TCL_REGULAR_MSCTS_FILE, propagates clocks, and runs mesh simulation;
;# By default, the features runs in ideal clock mode. However if if PLACE_OPT_OPTIMIZE_ICGS or PLACE_OPT_TRIAL_CTS 
;# are also enabled, then propagated clocks will be used during the place_opt step;
;# If set to false (RM default), RM runs MSCTS only at clock_opt_cts step.
set PLACE_OPT_MSCTS_CRITICAL_SCENARIO	"" ;# Specify a scenario with worst RC and most visible sinks for place_opt MSCTS to base on;
;# script will record current scenario, switch to the specified scenario before MSCTS, and then
;# restore the original current scenario after MSCTS. Only valid if PLACE_OPT_MSCTS is set to true
set TCL_USER_SPARE_CELL_PRE_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced before place_opt;
;# refer to templates/place_opt.spare_cell.tcl for an example
set TCL_USER_SPARE_CELL_POST_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced after place_opt;
;# refer to templates/place_opt.spare_cell.tcl for an example
set TCL_NON_CLOCK_NDR_RULES_FILE 	"" ;# Specify a NDR rules file for signal nets (Clock NDR rules are specified by CTS_NDR_* variables above)
set PLACE_OPT_MULTIBIT_BANKING 		false ;# tool default false; optional in RM;
;# sets place_opt.flow.enable_multibit_banking to enable multibit banking during place_opt;
;# takes effect during place_opt initial_opto 
set PLACE_OPT_MULTIBIT_DEBANKING 	false ;# tool default false; optional in RM;
;# sets place_opt.flow.enable_multibit_debanking to enables multibit debanking during place_opt;
;# takes effect during place_opt final_opto
########################################################################################## 
## Variables for the clock_opt step 
## (used by settings.clock_opt_cts.tcl, clock_opt_cts.tcl, and clock_opt_opto.tcl)
##########################################################################################
set CLOCK_OPT_CTS_ACTIVE_SCENARIO_LIST  "" ;# A subset of scenarios to be made active during clock_opt_cts step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set CLOCK_OPT_CTS_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by clock_opt build_clock; default "" which means no user prefix
set TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_CTS_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_CTS_POST_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced after clock_opt.
set CLOCK_OPT_OPTO_ACTIVE_SCENARIO_LIST "" ;# A subset of scenarios to be made active during clock_opt_opto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set CLOCK_OPT_OPTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by clock_opt final_opto; default "" which means no user prefix
set TCL_USER_CLOCK_OPT_OPTO_PRE_SCRIPT 	"" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_OPTO_SCRIPT 	"" ;# An optional Tcl file for clock_opt_opto.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_OPTO_POST_SCRIPT "" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced after clock_opt.
set CLOCK_OPT_MSCTS_CRITICAL_SCENARIO	"" ;# Specify a scenario with worst RC and most visible sinks for MSCTS to base on;
;# script will record current scenario, switch to the specified scenario before MSCTS, and then
;# restore the original current scenario after MSCTS.
set TCL_REGULAR_MSCTS_FILE		"" ;# Specify a Tcl script for regular multisource clock tree synthesis setup and creation,
;# which will be sourced prior to the "place_opt" if PLACE_OPT_MSCTS is true in place_opt.tcl
;# and before "clock_opt -from build_clock -to route_clock" command in clock_opt_cts.tcl
;# RM provided script: mscts.regular.tcl
set TCL_STRUCTURAL_MSCTS_FILE		"" ;# Specify a Tcl script for structural multisource clock tree synthesis setup and creation,
;# which will be sourced prior to the "clock_opt -from build_clock -to route_clock" command
;# in clock_opt_cts.tcl;
;# RM provided script: mscts.structural.tcl
set PREROUTE_CTS_POWER_AWARE_PRUNING	false ;# false|true; tool default false; RM default false;
;# sets cts.common.power_aware_pruning to allow selection of repeater cells to also consider 
;# internal and leakage power in order to reduce dynamic and also leakage power of the clock trees 
set PREROUTE_CTS_LOW_POWER_TECHNIQUE	"" ;# gate_relocation|low_power_targets|all; RM default is unspecified;
;# gate_relocation: sets cts.compile.power_opt_mode to gate_relocation to enable activity aware gate 
;#                  relocation (moves cells with low input clock toggling rates closer to their drivers)
;#		    at the end of gate by gate clock tree synthesis;
;# low_power_targets: sets cts.compile.power_opt_mode to low_power_targets for CTS to relax certain
;#                    internal constraints and build clock trees with less area and power;
;# all: sets cts.compile.power_opt_mode to all to enable both the above features
set CLOCK_OPT_OPTO_CTO 			false ;# Default false; enables post-route clock tree optimization in clock_opt_opto.tcl
set CLOCK_OPT_OPTO_CTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by CTO; default "" which means no user prefix
########################################################################################## 
## Variables for route_auto and route_opt related settings 
## (Used by settings.route_auto.tcl, settings.route_opt.tcl, route_auto.tcl, and route_opt.tcl)
##########################################################################################
set ROUTE_AUTO_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during route_auto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_AUTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created suring route_auto; default "" which means no user prefix
set TCL_USER_ROUTE_AUTO_PRE_SCRIPT 	"" ;# An optional Tcl file for route_auto.tcl to be sourced before route_auto.
set TCL_USER_ROUTE_AUTO_SCRIPT 		"" ;# An optional Tcl file for route_auto.tcl to replace pre-existing routing commands.
set TCL_USER_ROUTE_AUTO_POST_SCRIPT 	"" ;# An optional Tcl file for route_auto.tcl to be sourced after route_auto.
set ROUTE_OPT_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during route_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_OPT_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created during route_opt; default "" which means no user prefix
set TCL_USER_ROUTE_OPT_PRE_SCRIPT 	"" ;# An optional Tcl file for route_opt.tcl to be sourced before route_opt.
set TCL_USER_ROUTE_OPT_SCRIPT 		"" ;# An optional Tcl file for route_opt.tcl to replace pre-existing route_opt commands.
set TCL_USER_ROUTE_OPT_POST_SCRIPT 	"" ;# An optional Tcl file for route_opt.tcl to be sourced after route_opt.
set CLOCK_OPT_GLOBAL_ROUTE_OPT		false ;# false|true; tool default false; optional in RM; 
;# enables Global Route Based Optimization by setting clock_opt.flow.enable_global_route_opt 
;# and route_opt.flow.enable_power to true, sources routing settings, and runs clock_opt -from global_route_opt;
;# this feature is added to route_auto.tcl; if enabled, it replaces route_global command;
set ROUTE_AUTO_USE_SINGLE_COMMAND	false ;# false|true; runs route_auto command instead of atomic commands (route_global+route_track+route_detail with update_timing in between)
set REDUNDANT_VIA_INSERTION		false ;# false|true; tool default false; optional in RM; enables redundant via insertion for post-route;
;# if you choose ESTABLISHED for TECHNOLOGY_NODE on RMgen download page,
;# RM is set up to run concurrent redundant via insertion during route_auto and route_opt
;# otherwise, RM is set up to reserve space and run standalone add_redundant_vias after route_auto and route_opt  
set TCL_USER_REDUNDANT_VIA_MAPPING_FILE "" ;# ICC-II via mapping file required for redundant via insertion; 
;# the file should include add_via_mapping commands.   
set TCL_USER_ICC_REDUNDANT_VIA_MAPPING_FILE "" ;# ICC style via mapping file required for redundant via insertion; 
;# the file should include define_zrt_redundant_vias commands.
;# This variable is mutually exclusive with TCL_USER_REDUNDANT_VIA_MAPPING_FILE
set ROUTE_AUTO_ANTENNA_FIXING		false ;# false|true; tool default false; optional in RM;
;# set true to enable route.detail.hop_layers_to_fix_antenna and source TCL_ANTENNA_RULE_FILE in route_auto.tcl 
;# to fix Antenna violations.
set TCL_ANTENNA_RULE_FILE	""	;# Antenna rule file; required if ROUTE_AUTO_ANTENNA_FIXING is set to true.
set ROUTE_AUTO_CREATE_SHIELDS 		"none" ;# none|before_route_auto|after_route_auto; default is none; optional in RM;
;# choose to create shields before or after route_auto; all nets with shielding rules will be shielded	
set ROUTE_OPT_PT_DELAY_CALCULATION_WITH_PBA false ;# Default false; sets time.pba_optimization_mode to path to enable PBA during second route_opt;
set ROUTE_OPT_STARRC_CONFIG_FILE ""	;# Specify the configuration file for StarRC in-design extraction for the second route_opt in route_opt.tcl;
;# required; refer to templates/route_opt.starrc_config_example.txt as an example
set ROUTE_OPT_RESHIELD 			"after_route_opt" ;# none|after_route_opt|incremental; default is after_route_opt; 
;# set after_route_opt to reshield nets after route_opt is done with create_shield command; 
;# set incremental to trigger reshield during all route_opt eco route sessions with an app option; 
;# note that ROUTE_OPT_RESHIELD only works if ROUTE_AUTO_CREATE_SHIELDS is set to a value other than none
set ROUTE_OPT_CTO 			"auto" ;# auto|always_on|always_off; tool default auto; RM default auto;
;# sets route_opt.flow.enable_ccd_clock_drc_fixing to the specified value for clock DRC fixing in route_opt;
;# Note: this feature affects both CCD and non-CCD route_opt;
;# if CCD is enabled, with auto, route_opt will enable the feature; set it to always_off if you want it disabled.
;# if CCD is not enabled, with auto, this feature won't be enabled; set it to always_on to enable the feature.
## The following 6 ROUTE_OPT_ECO_OPT* variables are for ECO fusion (eco_opt command) in route_opt.tcl
#  Note that once ROUTE_OPT_ECO_OPT_PT_PATH is specified, ECO fusion is enabled and the third route_opt will be skipped.
set ROUTE_OPT_ECO_OPT_PT_PATH		"" ;# Required by eco_opt; specify the path to pt_shell; for example: /u/mgr/bin/pt_shell
;# if specified, eco_opt
set ROUTE_OPT_ECO_OPT_DB_PATH		"" ;# Optional; specify the paths to .db files of the reference libraries for PT (if not already in your search path)
;# For eco_opt, PT needs to read db. 
set ROUTE_OPT_ECO_OPT_TYPE		"" ;# Optional; eco_opt fixing type; timing|setup|hold|drc|leakage_power|dynamic_power|total_power|buffer_removal
;# if not specified, works on all types
set ROUTE_OPT_ECO_OPT_STARRC_CONFIG_FILE "" ;# Optional; specify the configuration file for StarRC in-design extraction
set ROUTE_OPT_ECO_OPT_WORK_DIR		"" ;# Optional; specify the working directory for eco_opt where PT files and logs are generated;
;# if not specified, tool will automatically generate one
set ROUTE_OPT_ECO_OPT_PRE_LINK_SCRIPT	"" ;# Optional; specify the file that contains custom PT script, which is executed before linking in PrimeTime;
;# use PT commands that do not require the current design
set ROUTE_OPT_ECO_OPT_POST_LINK_SCRIPT	"" ;# Optional; specify the file that contains custom PT script, which is executed after linking in PrimeTime;
;# use PT commands that require the current design
########################################################################################## 
## Variables for chip finishing related settings (Used by chip_finish.tcl)
##########################################################################################
set CHIP_FINISH_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during chip_finish step.
;# once set, the list of active scenarios is saved and carried over to subsequent steps.
set TCL_USER_CHIP_FINISH_PRE_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced before filler cell insertion.
set TCL_USER_CHIP_FINISH_POST_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced after metal fill insertion.
## Std cell filler and decap cells used by chip_finish step and post PT-ECO refill in pt_eco step
set CHIP_FINISH_METAL_FILLER_PREFIX 	"" ;# A string to specify the prefix for metal filler (decap) cells.
set CHIP_FINISH_NON_METAL_FILLER_PREFIX $CHIP_FINISH_METAL_FILLER_PREFIX ;# A string to specify the prefix for non-metal fillers.
set CHIP_FINISH_METAL_FILLER_LIB_CELL_LIST "" ;# A list of metal filler (decap) lib cells, including the library name, for ex, 
;# Example: "hvt/DCAP_HVT lvt/DCAP_LVT". Recommended to specify decaps from largest to smallest.
set CHIP_FINISH_NON_METAL_FILLER_LIB_CELL_LIST "" ;# A list of non-metal filler lib cells, including the library name, for ex,
;# Example: hvt/FILL_HVT lvt/FILL_LVT. Recommended to specify them from largest to smallest.
## Signal EM
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT "ITF" ;# Specify signal EM constraint format: ITF | ALF; string is uppercase and ITF is default
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FILE "" ;# A constraint file which contains signal electromigration constraints;
;# specify an ITF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ITF, and specify an
;# ALF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ALF;
;# required for signal EM analysis and fixing to be enabled
set CHIP_FINISH_SIGNAL_EM_SAIF 		"" ;# An optional SAIF file for the signal EM analysis.
set CHIP_FINISH_SIGNAL_EM_SCENARIO 	"" ;# Specify an active scenario which is enabled for setup and hold analysis;
;# Required for signal EM analysis and fixing to proceed.
set CHIP_FINISH_SIGNAL_EM_FIXING 	false ;# Enable signal EM fixing; false | true; false is default
########################################################################################## 
## Variables for ICV in-design related settings (used by icv_in_design.tcl)
##########################################################################################
set ICV_IN_DESIGN_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during icv_in_design step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_ICV_IN_DESIGN_PRE_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced before signoff_check_drc.
set TCL_USER_ICV_IN_DESIGN_POST_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced after second signoff_check_drc.
## signoff_check_drc specific variables
set ICV_IN_DESIGN_DRC_CHECK_RUNSET 	"" ;# The foundry runset for ICV used by signoff_check_drc
set ICV_IN_DESIGN_DRC_CHECK_RUNDIR 	"z_check_drc" 
;# The working directory for the signoff_check_drc before signoff_fix_drc;
;# The directory that contains the initial DRC error database for signoff_fix_drc.
## singoff_fix_drc specific variables
set ICV_IN_DESIGN_ADR 			true ;# true|false; true enables signoff_fix_drc in addition to signoff_check_drc; default is true
set ICV_IN_DESIGN_ADR_RUNDIR 		"z_adr"	;# The working directory for signoff_fix_drc; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_POST_ADR_RUNDIR 	"z_post_adr" ;# The working directory for signoff_check_drc after signoff_fix_drc is done; 
;# only takes effect if ICV_IN_DESIGN_ADR is true 
set ICV_IN_DESIGN_ADR_DPT_RULES 	"" ;# Specify your DPT rules for signoff_fix_drc fixing; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_ADR_DPT_RUNDIR	"z_adr_with_dpt" ;# The working directory for signoff_check_drc with DPT rule fixing;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
set ICV_IN_DESIGN_POST_ADR_DPT_RUNDIR	"z_post_adr_with_dpt" ;# The working directory for signoff_check_drc after DPT rule fixing is done;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
## Metal fill specific variables
set ICV_IN_DESIGN_METAL_FILL 		false ;# Default false; set it to true to enable the metal fill creation feature.
set ICV_IN_DESIGN_METAL_FILL_RUNDIR	"z_icvFill" ;# The working directory for signoff_create_metal_fill. Optional. Default is z_icvFill.
set ICV_IN_DESIGN_METAL_FILL_TIMING_DRIVEN_THRESHOLD "" 
;# Specify the threshold for timing-driven metal fill.
;# If not specified, timing-driven is not enabled.
;# If specified, "-timing_preserve_setup_slack_threshold" option is added.
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED "off" ;# off | <a technology node> | generic; used for -track_fill option of signoff_create_metal_fill
;# for non-track-based : specify off 
;# for track-based : specify either a node (refer to man page) or generic 
set ICV_IN_DESIGN_METAL_FILL_RUNSET	"" ;# Specify the foundry runset for signoff_create_metal_fill command;
;# required only by non track-based metal fill (ICV_IN_DESIGN_METAL_FILL_TRACK_BASED set to off).
set ICV_IN_DESIGN_POST_METAL_FILL_RUNDIR "z_MFILL_after" 
;# The working directory for the signoff_check_drc after signoff_create_metal_fill is completed;
;# only takes effect if ICV_IN_DESIGN_METAL_FILL is true
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED_PARAMETER_FILE "auto" ;# auto | <a parameter file>; default is auto;
;# this variable is only for track-based metal fill;
;# specify auto to use ICC-II auto generated track_fill_params.rh file or your own paramter file.
########################################################################################## 
## Variables for settings related to write data (used by write_data.tcl)
##########################################################################################
## write_gds related
set WRITE_GDS_LAYER_MAP_FILE 		"" ;# A layer map file which provides a mapping between the tool and GDS layers
set WRITE_OASIS_LAYER_MAP_FILE 		"" ;# A layer map file which provides a mapping between the tool and OASIS layers
########################################################################################## 
## Variables for Functional ECO related settings (used by functional_eco.tcl)
##########################################################################################
set FUNCTIONAL_ECO_ACTIVE_SCENARIO_LIST	"" ;# Optional; a subset of scenarios to be made active during the step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_FUNCTIONAL_ECO_PRE_SCRIPT	"" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_FUNCTIONAL_ECO_POST_SCRIPT	"" ;# An optional Tcl file to be sourced after route_eco.
set FUNCTIONAL_ECO_DISPLACEMENT_THRESHOLD "10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
set FUNCTIONAL_ECO_VERILOG_FILE		"" ;# Required; a verilog file to be 
set FUNCTIONAL_ECO_MODE			"default" ;# Specify the preferred flow; default|freeze_silicon
;# default: sources $FUNCTIONAL_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $FUNCTIONAL_ECO_CHANGE_FILE, and place_freeze_silicon
########################################################################################## 
## Variables for PT ECO related settings (used by pt_eco.tcl/pt_eco_incremental.tcl)
##########################################################################################
## The following variables apply to both pt_eco.tcl (classic PT-ECO flow) and pt_eco_incremental.tcl (Galaxy incremental ECO flow)
set PT_ECO_ACTIVE_SCENARIO_LIST 	"" ;# Optional; a subset of scenarios to be made active during the step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_PT_ECO_PRE_SCRIPT 		"" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_PT_ECO_POST_SCRIPT 	"" ;# An optional Tcl file to be sourced after route_eco.
set PT_ECO_DISPLACEMENT_THRESHOLD 	"10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
## The following variables only apply to pt_eco.tcl (classic PT-ECO flow)
set PT_ECO_CHANGE_FILE 			"" ;# Required; an ECO guidance file generated by the PT-SI write_changes command,
;# as an input to the pt_eco.tcl
set PT_ECO_MODE				"default" ;# Specify the preferred flow for the PT-ECO run; default|freeze_silicon
;# default: sources $PT_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $PT_ECO_CHANGE_FILE, and place_freeze_silicon
########################################################################################## 
## Variables for Redhawk in-design related settings 
## (used by redhawk_in_design_pnr.tcl; SNPS_INDESIGN_RH_RAIL license required)
##########################################################################################
set REDHAWK_DIR 			"" ;# Specify the path to REDHAWK executable; required 
set REDHAWK_PAD_FILE 			"" ;# Default is top level pins.
set REDHAWK_ANALYSIS_NETS 		"" ;# Required. Specify the list of power and ground nets in pairs and in separate lines for the analysis;
;# for example, "VDD1 VSS1 VDD2 VSS2 VDD3 VSS3", where VDD* are power nets and VSS* are ground nets.
set REDHAWK_TECH_FILE 			"" ;# Required. Apache Technology File
set REDHAWK_MACROS 			"" ;# Optional. List of Macro names and macro directories in pairs and in separate lines;
;# for example, "macro1_name macro1_directory 
;#		    macro2_name macro2_directory 
;#		    macro3_name macro3_directory"
set REDHAWK_SWITCH_MODEL_FILES 		"" ;# Optional. List of switch model files;
;# for example: "switch_model_file1 
;#               switch_model_file2 
;#		    switch_model_file3"
set REDHAWK_LIB_FILES 			"" ;# Required. List of .lib files in separate lines.
;# for example: "/home/lib_1.lib 
;#               /home/lib_2.lib
;#               /home/lib_3.lib"
set REDHAWK_APL_FILES			"" ;# Required for dynamic analysis.  List of apl files in separate lines.
;# for example: "x.cdev cdev
;#               x.current current
;#               y.cdev cdev
;#               y.current current"
set REDHAWK_EXTRA_GSR 			"" ;# Optional. Provide a file with custom Redhawk settings.
set REDHAWK_ANALYSIS 			"" ;# Required. Specify of the analyses below:
;# For Static analysis: "static"
;# For Vector-based Dynamic analysis: "dynamic_vcd"
;# For Vectorless Dynamic analysis: "dynamic_vectorless"
;# For Effective Resistance analysis: "effective_resistance"
;# For Minimum path resistance analysis: "min_path_resistance"
;# For Integrity Check: "check_missing_via"
set REDHAWK_OUTPUT_REPORT 		"" ;# Optional. Specify a file name to have the output report produced:
;# For Static or dynamic analysis: the effective voltage drop is reported
;# For Effective Resistance analysis: the effective resistance is reported
;# For Minimum path resistance analysis: the minimum path resistance is reported
;# For Integrity Check: the missing vias are reported
set REDHAWK_EM_ANALYSIS 	   	false ;# Optional. Set to true if EM analysis to be performed with static or dynamic analysis.
set REDHAWK_EM_REPORT 			"" ;# Optional. Specify a file name to have the EM output report produced.
set REDHAWK_SCRIPT_FILE 		"" ;# Optional. Specify a file name for using Redhawk standalone run tcl file.
set REDHAWK_SWITCHING_ACTIVITY_FILE 	"" ;# Required for vector-based dynamic analysis.  Format is as follows:
;# {file_format [file_name] [strip_path]}
set REDHAWK_FIX_MISSING_VIAS       	false ;# Optional. Set to true to enable inserting vias to missing via locations after the check_missing_via flow is run.
set REDHAWK_MISSING_VIA_POS_THRESHOLD	"" ;# Optional. Set to positive voltage between two overlapped layers for filtering purpose.  Default is no filtering.
set REDHAWK_RAIL_DATABASE               RAIL_DATABASE  ; #Optional. Set ICC2 Redhawk Fusion output directory.
set REDHAWK_PGA_POWER_NET               "" ; #Required.  Set one power net for PGA.
set REDHAWK_PGA_GROUND_NET              "" ; #Required.  Set one ground net for PGA
set REDHAWK_PGA_NODE                    "" ; #Required. Set the technology node such as tsmc16.
set REDHAWK_PGA_ICV_DIR                 "" ; #Required. Set the path to the ICV binary.  Example: /global/apps/icv_2018.06
##########################################################################################
## System Variables and Settings (there's no need to change them)
##########################################################################################
## Reporting 
set REPORT_QOR				true ;# true|false; RM default true; runs various reporting commands at end of each step;
;# reporting commands vary by stage; set it to false to skip reporting
set REPORT_QOR_REPORT_POWER		true ;# true|false; RM default true;
;# set it to false to skip report_power and report_clock_qor -type power during reporting
set REPORT_QOR_REPORT_CONGESTION	true ;# true|false; RM default reports congestion with "route_global -congestion_map_only true"
;# at the end of preroute steps; set it to false to skip.
set search_path [list ./rm_icc2_pnr_scripts ./rm_setup ./templates $REDHAWK_SEARCH_PATH]
lappend search_path .
if {$synopsys_program_name == "icc2_shell"} {
	set_host_options -max_cores 8

	## Enable on-disk operation for copy_block to save block to disk right away
	set_app_option -name design.on_disk_operation -value true ;# default false and global-scoped
}
set sh_continue_on_error true
## Label names (while $DESIGN_NAME is the block name)
set INIT_DESIGN_BLOCK_NAME 		"init_design" 			;# Label name to be used when saving a block in init_design.tcl
set PLACE_OPT_BLOCK_NAME 		"place_opt" 			;# Label name to be used when saving a block in place_opt.tcl
set CLOCK_OPT_CTS_BLOCK_NAME 		"clock_opt_cts" 		;# Label name to be used when saving a block in clock_opt_cts.tcl
set CLOCK_OPT_OPTO_BLOCK_NAME 		"clock_opt_opto" 		;# Label name to be used when saving a block in clock_opt_opto.tcl
set ROUTE_AUTO_BLOCK_NAME 		"route_auto" 			;# Label name to be used when saving a block in route_auto.tcl
set ROUTE_OPT_BLOCK_NAME 		"route_opt" 			;# Label name to be used when saving a block in route_opt.tcl
set CHIP_FINISH_BLOCK_NAME 		"chip_finish" 			;# Label name to be used when saving a block in chip_finish.tcl
set ICV_IN_DESIGN_BLOCK_NAME 		"icv_in_design" 		;# Label name to be used when saving a block in icv_in_design.tcl
set WRITE_DATA_FROM_BLOCK_NAME 		$ICV_IN_DESIGN_BLOCK_NAME 	;# Label name of the source block in write_data.tcl;
set WRITE_DATA_BLOCK_NAME 		"write_data" 			;# Label name to be used when saving a block in write_data.tcl
;# default is ICV_IN_DESIGN_BLOCK_NAME
set FUNCTIONAL_ECO_FROM_BLOCK_NAME	$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in functional_eco.tcl;
;# default is ROUTE_OPT_BLOCK_NAME
set FUNCTIONAL_ECO_BLOCK_NAME		"functional_eco"		;# Label name to be used when saving a block in functional_eco.tcl
set PT_ECO_FROM_BLOCK_NAME 		$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in pt_eco.tcl;
;# default is ROUTE_OPT_BLOCK_NAME
set PT_ECO_BLOCK_NAME 			"pt_eco" 			;# Label name to be used when saving a block in pt_eco.tcl
set PT_ECO_INCREMENTAL_FROM_BLOCK_NAME 	$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in pt_eco_incremental_1.tcl;
;# default is ROUTE_OPT_BLOCK_NAME; specify a different name if needed
set PT_ECO_INCREMENTAL_1_BLOCK_NAME 	"pt_eco_incremental_1" 		;# Label name to be used when saving a block in pt_eco_incremental_1.tcl
set PT_ECO_INCREMENTAL_2_BLOCK_NAME 	"pt_eco_incremental_2" 		;# Label name to be used when saving a block in pt_eco_incremental_2.tcl
set REDHAWK_IN_DESIGN_PNR_FROM_BLOCK_NAME $INIT_DESIGN_BLOCK_NAME	;# Label name of the starting block for redhawk_in_design_pnr.tcl;
;# default is INIT_DESIGN_BLOCK_NAME
## Directories
set OUTPUTS_DIR	"./outputs_icc2"	;# Directory to write output data files; mainly used by write_data.tcl
set REPORTS_DIR	"./rpts_icc2"		;# Directory to write reports; mainly used by report_qor.tcl
if !{[file exists $OUTPUTS_DIR]} {file mkdir $OUTPUTS_DIR} ;# do not change this line or directory may not be created properly
if !{[file exists $REPORTS_DIR]} {file mkdir $REPORTS_DIR} ;# do not change this line or directory may not be created properly
##########################################################################################
## Hierarchical PNR Variables (used by hierarchical PNR implementation)
##########################################################################################
## For designs where the blocks are bound to abstracts
set SUB_BLOCK_REFS                   	[list ] ;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == flattened , specify design names of the immediate child blocks
;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == nested , specify design names of the physical blocks in all lower levels of physical hierarchy
;# Include the blocks that will be bound to abstracts
set USE_ABSTRACTS_FOR_BLOCKS        	[list ] ;# design names of the physical blocks in the next lower level that will be bound to abstracts
## By default, abstracts created after icv_in_design step of lower-level are used to implement the current level
## Update the following variables if you want to use abstracts created after any other step 
set BLOCK_ABSTRACT_FOR_PLACE_OPT 	"$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_PLACE_OPT label for place_opt
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS    "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS label for clock_opt_cts
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO   "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO label for clock_opt_opto
set BLOCK_ABSTRACT_FOR_ROUTE_AUTO       "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ROUTE_AUTO label for route_auto
set BLOCK_ABSTRACT_FOR_ROUTE_OPT        "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ROUTE_OPT label for route_opt
set BLOCK_ABSTRACT_FOR_CHIP_FINISH      "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CHIP_FINISH for chip_finish
set BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN    "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN label for icv_in_design
set USE_ABSTRACTS_FOR_POWER_ANALYSIS 	false ;# Default false; false|true;
;# sets app option abstract.annotate_power that annotates power information in the abstracts
;# set this to true to perform power analysis inside subblocks modeled as abstracts
set USE_ABSTRACTS_FOR_SIGNAL_EM_ANALYSIS false ;# Default false; false|true;
;# sets app option abstract.enable_signal_em_analysis 
;# set this to true to perform signal em analysis inside abstracts
set ABSTRACT_TYPE_FOR_MPH_BLOCKS "flattened" ; # "nested | flattened", Default nested. Specifies the type of abstract to be created for MPH blocks (blocks with more than 1 level of physical hierarchy)
;# Allowed values are nested and flattened. 
;# when this variable is set to nested (default), preserve_block_instances option of create_abstract command is set to true (default value)
;# when this variable is set to flattened , preserve_block_instances option of create_abstract command is set to false
set CHECK_HIER_TIMING_CONSTRAINTS_CONSISTENCY true ;# Determines whether the consistency of top and block timing constraints is checked during the check_design command
;# The variable in turn sets the application option abstract.check_constraints_consistency to true
########################################################################################## 
## Hierarchical PNR Variables for clock_opt_cts related settings (used by clock_opt_cts.tcl)
##########################################################################################
set PROMOTE_CLOCK_BALANCE_POINTS	false ;# Default false. When implementing intermediate and top levels of physical hierarchy,
;# set this variable to true to promote clock balance points from sub-blocks.
;# Leave this variable to its default value, if the needed clock balance points for the pins
;# inside sub-blocks are applied from the top-level itself.
########################################################################################## 
## Hierarchical PNR Variables for designs where some of the blocks are bound to ETMs
##########################################################################################
set WRITE_DATA_FOR_ETM_GENERATION       false ;# Default false. Set it to true, for writing out required design data for ETM Generation in PrimeTime 
set WRITE_DATA_FOR_ETM_BLOCK_NAME       $ICV_IN_DESIGN_BLOCK_NAME ;# Name of the starting block for the write_data_for_etm step
## ICC2-RM provides additional files (flavors) to override RM default settings for high connectivity, run time and area/power focused designs.
#  These files are under rm_icc2_pnr_scripts/ :  
#  flavor.high_connectivity_high_congestion_focused.tcl, flavor.area_power_focused.tcl and flavor.run_time_focused.tcl
#  You can use the ADDITIONAL_FLAVOR variable to control whether to use these flavors.
set ADDITIONAL_FLAVOR "" 	;# default unspecified; if unspecified, runs RM default flow that works/balances all PPA
;# set it to high_connectivity_high_congestion for high connectivity design styles with heavy congestions
;# set it to area_power for extra area and power optimizations
;# set it to run_time if run time is the primary concern
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_setup/icc2_pnr_setup.tcl

set REPORT_PREFIX $CLOCK_OPT_OPTO_BLOCK_NAME
clock_opt_opto
open_lib $DESIGN_LIBRARY
Information: Loading library file '/afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/MulDiv' (FILE-007)
Information: Loading library file '/afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech/ece720/Nangate_15nm_OCL_ICC2_LibPrep_v2014_06/icc2_cell_lib/NanGate_15nm_OCL.ndm' (FILE-007)
{MulDiv}
copy_block -from ${DESIGN_NAME}/${CLOCK_OPT_CTS_BLOCK_NAME} -to ${DESIGN_NAME}/${CLOCK_OPT_OPTO_BLOCK_NAME}
Information: User units loaded from library 'NanGate_15nm_OCL' (LNK-040)
Information: Saving block 'MulDiv:MulDiv/clock_opt_opto.design'
{MulDiv:MulDiv/clock_opt_opto.design}
current_block ${DESIGN_NAME}/${CLOCK_OPT_OPTO_BLOCK_NAME}
{MulDiv:MulDiv/clock_opt_opto.design}
link_block
Using libraries: MulDiv NanGate_15nm_OCL
Visiting block MulDiv:MulDiv/clock_opt_opto.design
Design 'MulDiv' was successfully linked.
1
## The following only applies to hierarchical designs
## Swap abstracts if abstracts specified for clock_opt_cts and clock_opt_opto are different
if {$DESIGN_STYLE == "hier"} {
	if {$USE_ABSTRACTS_FOR_BLOCKS != "" && ($BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO != $BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS)} {
		puts "RM-info: Swapping from $BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS to $BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO abstracts for all blocks."
		change_abstract -references $USE_ABSTRACTS_FOR_BLOCKS -label $BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO
		report_abstracts
	}
}
if {$CLOCK_OPT_OPTO_ACTIVE_SCENARIO_LIST != ""} {
	set_scenario_status -active false [get_scenarios -filter active]
	set_scenario_status -active true $CLOCK_OPT_OPTO_ACTIVE_SCENARIO_LIST

        ## Propagate clocks and compute IO latencies for modes or corners which are not active during clock_opt_cts step
        synthesize_clock_trees -propagate_only
        compute_clock_latency
}
source -echo settings.clock_opt_opto.tcl ;# step specific settings
puts "RM-info: Running script [info script]\n"
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/settings.clock_opt_opto.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: settings.clock_opt_opto.tcl 
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
## Prefix
if {$PLACE_OPT_USER_INSTANCE_NAME_PREFIX != ""} {
	set_app_options -name opt.common.user_instance_name_prefix -value $CLOCK_OPT_OPTO_USER_INSTANCE_NAME_PREFIX
	set_app_options -name cts.common.user_instance_name_prefix -value ${CLOCK_OPT_OPTO_USER_INSTANCE_NAME_PREFIX}_cts
}
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/settings.clock_opt_opto.tcl

source -echo settings.non_persistent.tcl ;# non-persistent settings to be re-applied in each session
puts "RM-info: Running script [info script]\n"
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/settings.non_persistent.tcl

##########################################################################################
# Script: settings.non_persistent.tcl
# Description : Settings that need to be re-applied in each new ICC-II session are incldued below.
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
####################################
## Timer 
####################################
## set_app_options -name time.enable_preset_clear_arcs -value true ;# tool default false, global-scoped
####################################
## Keepout margin (lib cell based) 
####################################
## Lib cell based keepout margin is not persistent in the current release and must be re-applied in new ICC-II seccions.
#  Example : create_keepout_margin -outer {5 5 5 5} [get_lib_cells */lib_cell_name]
####################################
## set_threshold_voltage_group_type 
####################################
## Set your threshold_voltage_group attributes. These are persistent and can be simply defined in settings.place_opt.tcl. 
#  Listed here for your reference. For example:
#  	define_user_attribute -type string -class lib_cell threshold_voltage_group
#  	set_attribute -quiet [get_lib_cells -quiet */*LVT] threshold_voltage_group LVt
#  	set_attribute -quiet [get_lib_cells -quiet */*RVT] threshold_voltage_group RVt
#  	set_attribute -quiet [get_lib_cells -quiet */*HVT] threshold_voltage_group HVt
## set_threshold_voltage_group_type is not persistent and should be defined here:
#  	set_threshold_voltage_group_type -type low_vt LVt
#  	set_threshold_voltage_group_type -type normal_vt RVt
#  	set_threshold_voltage_group_type -type high_vt HVt
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/settings.non_persistent.tcl

##########################################################################################
## Pre-opto customizations
##########################################################################################
if {[file exists [which $TCL_USER_CLOCK_OPT_OPTO_PRE_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_CLOCK_OPT_OPTO_PRE_SCRIPT]"
	source -echo $TCL_USER_CLOCK_OPT_OPTO_PRE_SCRIPT
} elseif {$TCL_USER_CLOCK_OPT_OPTO_PRE_SCRIPT != ""} {
	puts "RM-error: TCL_USER_CLOCK_OPT_OPTO_PRE_SCRIPT($TCL_USER_CLOCK_OPT_OPTO_PRE_SCRIPT) is invalid. Please correct it."
}
redirect -tee -file ${REPORTS_DIR}/${REPORT_PREFIX}.report_app_options.start {report_app_options -non_default *}
****************************************
Report : app_option
           -non_default
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:47:27 2019
****************************************
Name                                         Type       Value       User-default System-default Scope      Status     Source
-------------------------------------------- ---------- ----------- ------------ -------------- ---------- ---------- ----------------------------------------------------------------------------------------------------
ccd.post_route_buffer_removal                bool       true        --           false          block      normal     
design.on_disk_operation                     bool       true        true         false          global     normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_setup/icc2_pnr_setup.tcl:552
extract.enable_coupling_cap                  bool       true        --           false          block      normal     
opt.area.effort                              enum       high        {}           low            block      normal     
opt.common.advanced_logic_restructuring_mode enum       area_timing {}           none           block      normal     
opt.common.buffer_area_effort                enum       ultra       {}           low            block      normal     
opt.common.use_route_aware_estimation        enum       true        {}           false          block      normal     
opt.port.eliminate_verilog_assign            bool       true        --           false          block      normal     
opt.power.effort                             enum       high        {}           low            block      normal     
opt.power.mode                               enum       total       {}           none           block      normal     
opt.timing.effort                            enum       high        {}           low            block      normal     
place_opt.final_place.effort                 enum       high        {}           medium         block      normal     
place_opt.initial_drc.global_route_based     enum       1           {}           false          block      normal     
place_opt.place.congestion_effort            enum       high        {}           medium         block      normal     
route.detail.eco_max_number_of_iterations    integer    10          --           -1             block      normal     
route.detail.timing_driven                   bool       true        --           false          block      normal     
route.global.timing_driven                   bool       true        --           false          block      normal     
route.track.crosstalk_driven                 bool       true        --           false          block      normal     
route.track.timing_driven                    bool       true        --           false          block      normal     
time.enable_clock_to_data_analysis           bool       true        --           false          block      normal     
time.enable_io_path_groups                   bool       true        --           false          block      normal     
time.remove_clock_reconvergence_pessimism    bool       true        --           false          block      normal     
time.si_enable_analysis                      bool       true        --           false          block      normal     
-------------------------------------------- ---------- ----------- ------------ -------------- ---------- ---------- ----------------------------------------------------------------------------------------------------

There are additional internal differences with no available TBC source.
1
redirect -file ${REPORTS_DIR}/${REPORT_PREFIX}.report_lib_cell_purpose {report_lib_cell -objects [get_lib_cells] -column {full_name:20 valid_purposes}}
## The following only applies to designs with physical hierarchy
## Ignore the sub-blocks (bound to abstracts) internal timing paths
if {$DESIGN_STYLE == "hier" && $PHYSICAL_HIERARCHY_LEVEL != "bottom"} {
	set_timing_paths_disabled_blocks  -all_sub_blocks
}
##########################################################################################
## clock_opt final_opto flow
##########################################################################################
if {[file exists [which $TCL_USER_CLOCK_OPT_OPTO_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_CLOCK_OPT_OPTO_SCRIPT]"
	source -echo $TCL_USER_CLOCK_OPT_OPTO_SCRIPT
} elseif {$TCL_USER_CLOCK_OPT_OPTO_SCRIPT != ""} {
	puts "RM-error: TCL_USER_CLOCK_OPT_OPTO_SCRIPT($TCL_USER_CLOCK_OPT_OPTO_SCRIPT) is invalid. Please correct it."
} else {

	puts "RM-info: Running clock_opt -from final_opto -to final_opto command"
	clock_opt -from final_opto -to final_opto

}
RM-info: Running clock_opt -from final_opto -to final_opto command
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Begin building search trees for block MulDiv:MulDiv/clock_opt_opto.design
Done building search trees for block MulDiv:MulDiv/clock_opt_opto.design (time 0s)
INFO: Leakage Power Aware Optimization Enabled
Information: RDE mode is turned on. (TIM-124)
Information: Corner mode_norm.worst_low.RCmax_bc: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.slow.RCmax: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.fast.RCmin: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.worst_low.RCmax: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.fast.RCmin_bc: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.slow.RCmax_bc: no PVT mismatches. (PVT-032)
Information: Configuring Design Fusion Restructuring for area ...
Information: Configuring Design Fusion Restructuring for timing ...
Design has RDE and GRLB - so GRLB will be disabled internally. Please run preroute optimization completely with either GRLB or with RDE
Warning: the app option 'time.si_enable_analysis' should not be set to be true in pre-route stage, enforce it to be false temporarily. (OPT-215)
Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/clock_opt_opto.design'. (TIM-125)
Information: Design MulDiv has 5764 nets, 0 global routed, 115 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (62976 62976)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0

Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/clock_opt_opto.design'. (TIM-125)
Information: Design MulDiv has 5764 nets, 0 global routed, 115 detail routed. (NEX-024)
Information: The RC mode used is CTO(RDE) for design 'MulDiv'. (NEX-022)
Information: Design Average RC for design MulDiv  (NEX-011)
Information: r = 39.418938 ohm/um, via_r = 3.392460 ohm/cut, c = 0.084975 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 35.438812 ohm/um, via_r = 3.334048 ohm/cut, c = 0.087029 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5762, routed nets = 115, across physical hierarchy nets = 0, parasitics cached nets = 5762, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   disabled
************************************************************
npo-clock-opt command begin                   CPU:    11 s (  0.00 hr )  ELAPSE:     9 s (  0.00 hr )  MEM-PEAK:   384 MB
Information: Removed 0 routing shapes from 5658 signal nets

npo-clock-opt timing update complete          CPU:    11 s (  0.00 hr )  ELAPSE:     9 s (  0.00 hr )  MEM-PEAK:   384 MB

npo-clock-opt initial QoR
_________________________
Scenario Mapping Table
1: mode_norm.fast.RCmin
2: mode_norm.fast.RCmin_bc
3: mode_norm.slow.RCmax
4: mode_norm.worst_low.RCmax

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clock
8: FEEDTHROUGH
9: REGIN
10: REGOUT

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0000     0.0000      0
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -  57.5477  1988.2101    197
    2   8        -          -   0.0000     0.0000      0
    2   9        -          -   0.0000     0.0000      0
    2  10        -          -   0.0000     0.0000      0
    3   1   0.0000     0.0000        -          -      -
    3   2   0.0000     0.0000        -          -      -
    3   3   0.0000     0.0000        -          -      -
    3   4   0.0000     0.0000        -          -      -
    3   5   0.0000     0.0000        -          -      -
    3   6   0.0000     0.0000        -          -      -
    3   7   0.0000     0.0000        -          -      -
    3   8   0.0000     0.0000        -          -      -
    3   9   0.0000     0.0000        -          -      -
    3  10   0.0000     0.0000        -          -      -
    4   1   0.0000     0.0000        -          -      -
    4   2   0.0000     0.0000        -          -      -
    4   3   0.0000     0.0000        -          -      -
    4   4   0.0000     0.0000        -          -      -
    4   5   0.0000     0.0000        -          -      -
    4   6   0.0000     0.0000        -          -      -
    4   7   0.0000     0.0000        -          -      -
    4   8   0.0000     0.0000        -          -      -
    4   9   0.0000     0.0000        -          -      -
    4  10   0.0000     0.0000        -          -      -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        -          -        - 28208056.0
    2   *        -          -        -      -  57.5477  1988.2100    197        -          -        - 28208056.0
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0          -
    4   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0  57.5477  1988.2100    197        0     0.0000        0 28208056.0      1994.29       5311         84        812
--------------------------------------------------------------------------------------------------------------------

npo-clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0  57.5477  1988.2100    197        0        0 28208056.0      1994.29       5311
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 8 threads
npo-clock-opt initialization complete         CPU:    12 s (  0.00 hr )  ELAPSE:     9 s (  0.00 hr )  MEM-PEAK:   469 MB
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
npo-clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA       POWER       ELAPSE (hr)  MEM (MB)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (62976 62976)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled

Running post-clock optimization step.
Turning on CRPR.

Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
npo-clock-opt optimization Phase 2 Iter  1          0.00        0.00      0.00         3       0.002  28208056.00           0.003       469
npo-clock-opt optimization Phase 2 Iter  2          0.00        0.00      0.00         3       0.002  28208056.00           0.003       491
npo-clock-opt optimization Phase 2 Iter  3          0.00        0.00      0.00         3       0.002  28208056.00           0.003       491

npo-clock-opt optimization Phase 3 Iter  1          0.00        0.00      0.00         3       0.002  28208056.00           0.003       491
Running post-clock timing-driven placement.
Information: Current block utilization is '0.51110', effective utilization is '0.51114'. (OPT-055)
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Current block utilization is '0.51110', effective utilization is '0.51114'. (OPT-055)
chip utilization before DTDP: 0.51
Start Timing-driven placement

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              

Printing options for 'place.coarse.*' (non-default only)
place.coarse.auto_density_control                       :	 true                
place.coarse.continue_on_missing_scandef                :	 false               
place.coarse.enhanced_auto_density_control              :	 false               
place.coarse.icg_auto_bound                             :	 false               
place.coarse.pin_density_aware                          :	 false               

Start transferring placement data.
Completed transferring placement data.
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 1882 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 off                 
global.export_soft_congestion_maps                      :	 false               
global.timing_driven                                    :	 false               

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MSMG5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used  141  Alloctr  141  Proc  130 
[End of Read DB] Total (MB): Used  146  Alloctr  147  Proc 2012 
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,63.23,63.74)
Number of routing layers = 13
layer M1, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT1, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT2, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT3, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT4, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT5, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MSMG1, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG2, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG3, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG4, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG5, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MG1, dir Hor, min width = 0.112, min space = 0.112 pitch = 0.224
layer MG2, dir Ver, min width = 0.112, min space = 0.112 pitch = 0.224
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  146  Alloctr  147  Proc 2077 
Net statistics:
Total number of nets     = 5765
Number of nets to route  = 5648
Number of single or zero port nets = 1
Number of nets with min-layer-mode soft = 4
Number of nets with min-layer-mode soft-cost-low = 4
116 nets are fully connected,
 of which 116 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build All Nets] Total (MB): Used  149  Alloctr  150  Proc 2077 
Average gCell capacity  0.20	 on layer (1)	 M1
Average gCell capacity  10.68	 on layer (2)	 MINT1
Average gCell capacity  9.87	 on layer (3)	 MINT2
Average gCell capacity  11.75	 on layer (4)	 MINT3
Average gCell capacity  9.88	 on layer (5)	 MINT4
Average gCell capacity  11.76	 on layer (6)	 MINT5
Average gCell capacity  5.45	 on layer (7)	 MSMG1
Average gCell capacity  6.45	 on layer (8)	 MSMG2
Average gCell capacity  5.72	 on layer (9)	 MSMG3
Average gCell capacity  6.45	 on layer (10)	 MSMG4
Average gCell capacity  5.72	 on layer (11)	 MSMG5
Average gCell capacity  1.65	 on layer (12)	 MG1
Average gCell capacity  0.00	 on layer (13)	 MG2
Average number of tracks per gCell 12.06	 on layer (1)	 M1
Average number of tracks per gCell 12.01	 on layer (2)	 MINT1
Average number of tracks per gCell 12.06	 on layer (3)	 MINT2
Average number of tracks per gCell 12.01	 on layer (4)	 MINT3
Average number of tracks per gCell 12.06	 on layer (5)	 MINT4
Average number of tracks per gCell 12.01	 on layer (6)	 MINT5
Average number of tracks per gCell 6.90	 on layer (7)	 MSMG1
Average number of tracks per gCell 6.87	 on layer (8)	 MSMG2
Average number of tracks per gCell 6.90	 on layer (9)	 MSMG3
Average number of tracks per gCell 6.87	 on layer (10)	 MSMG4
Average number of tracks per gCell 6.90	 on layer (11)	 MSMG5
Average number of tracks per gCell 3.45	 on layer (12)	 MG1
Average number of tracks per gCell 3.45	 on layer (13)	 MG2
Number of gCells = 88478
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  150  Alloctr  152  Proc 2077 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    5  Proc    0 
[End of Build Data] Total (MB): Used  150  Alloctr  152  Proc 2077 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  182  Alloctr  184  Proc 2077 
Information: Using 8 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Initial Routing] Total (MB): Used  185  Alloctr  187  Proc 2077 
Initial. Routing result:
Initial. Both Dirs: Overflow =   129 Max = 3 GRCs =   160 (1.18%)
Initial. H routing: Overflow =    46 Max = 2 (GRCs = 10) GRCs =    80 (1.18%)
Initial. V routing: Overflow =    83 Max = 3 (GRCs =  3) GRCs =    80 (1.18%)
Initial. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
Initial. MINT1      Overflow =    45 Max = 2 (GRCs = 10) GRCs =    79 (1.16%)
Initial. MINT2      Overflow =    82 Max = 3 (GRCs =  3) GRCs =    79 (1.16%)
Initial. MINT3      Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
Initial. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 32763.95
Initial. Layer M1 wire length = 59.50
Initial. Layer MINT1 wire length = 12011.86
Initial. Layer MINT2 wire length = 15521.49
Initial. Layer MINT3 wire length = 2845.75
Initial. Layer MINT4 wire length = 2305.25
Initial. Layer MINT5 wire length = 0.00
Initial. Layer MSMG1 wire length = 12.08
Initial. Layer MSMG2 wire length = 8.01
Initial. Layer MSMG3 wire length = 0.00
Initial. Layer MSMG4 wire length = 0.00
Initial. Layer MSMG5 wire length = 0.00
Initial. Layer MG1 wire length = 0.00
Initial. Layer MG2 wire length = 0.00
Initial. Total Number of Contacts = 33478
Initial. Via V1_0 count = 16881
Initial. Via VINT1_0 count = 15127
Initial. Via VINT2_0 count = 1011
Initial. Via VINT3_0 count = 436
Initial. Via VINT4_0 count = 10
Initial. Via VINT5_0 count = 10
Initial. Via VSMG1_0 count = 3
Initial. Via VSMG2_0 count = 0
Initial. Via VSMG3_0 count = 0
Initial. Via VSMG4_0 count = 0
Initial. Via VSMG5_0 count = 0
Initial. Via VG1_0 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  185  Alloctr  187  Proc 2077 
phase1. Routing result:
phase1. Both Dirs: Overflow =     2 Max = 1 GRCs =     2 (0.01%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.03%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT2      Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.03%)
phase1. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 32793.71
phase1. Layer M1 wire length = 56.57
phase1. Layer MINT1 wire length = 11902.91
phase1. Layer MINT2 wire length = 15219.94
phase1. Layer MINT3 wire length = 2981.49
phase1. Layer MINT4 wire length = 2605.63
phase1. Layer MINT5 wire length = 0.00
phase1. Layer MSMG1 wire length = 19.15
phase1. Layer MSMG2 wire length = 8.01
phase1. Layer MSMG3 wire length = 0.00
phase1. Layer MSMG4 wire length = 0.00
phase1. Layer MSMG5 wire length = 0.00
phase1. Layer MG1 wire length = 0.00
phase1. Layer MG2 wire length = 0.00
phase1. Total Number of Contacts = 33614
phase1. Via V1_0 count = 16880
phase1. Via VINT1_0 count = 15108
phase1. Via VINT2_0 count = 1089
phase1. Via VINT3_0 count = 510
phase1. Via VINT4_0 count = 12
phase1. Via VINT5_0 count = 12
phase1. Via VSMG1_0 count = 3
phase1. Via VSMG2_0 count = 0
phase1. Via VSMG3_0 count = 0
phase1. Via VSMG4_0 count = 0
phase1. Via VSMG5_0 count = 0
phase1. Via VG1_0 count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   39  Alloctr   40  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  185  Alloctr  187  Proc 2077 

Congestion utilization per direction:
Average vertical track utilization   = 12.81 %
Peak    vertical track utilization   = 50.00 %
Average horizontal track utilization = 10.47 %
Peak    horizontal track utilization = 44.68 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used  184  Alloctr  186  Proc 2077 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[GR: Done] Stage (MB): Used  179  Alloctr  181  Proc  195 
[GR: Done] Total (MB): Used  184  Alloctr  186  Proc 2077 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used   31  Alloctr   31  Proc  195 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 2077 
Using per-layer congestion maps for congestion reduction.
Information: 0.00% of design has horizontal routing density above target_routing_density of 0.80.
Information: 4.64% of design has vertical routing density above target_routing_density of 0.80.
Running placement using 8 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.80, congestion_driven_max_util 0.93. (PLACE-027)
coarse place 100% done.
Information: Reducing cell density for 27.4% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.51 to 0.55. (PLACE-030)
Information: Coarse placer weighted wire length estimate = 3.60377e+07
ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
eLpp: using low effort
Warning: turning eLpp off because no active dynamic power scenarios were found
Start transferring placement data.
Information: Automatic timing control is enabled.
DTDP placement: scenario=mode_norm.worst_low.RCmax
Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/clock_opt_opto.design'. (TIM-125)
Information: Design Average RC for design MulDiv  (NEX-011)
Information: r = 39.418938 ohm/um, via_r = 3.392460 ohm/cut, c = 0.084975 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 35.438812 ohm/um, via_r = 3.334048 ohm/cut, c = 0.087029 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.80, congestion_driven_max_util 0.93. (PLACE-027)
coarse place 50% done.
coarse place 67% done.
coarse place 83% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 3.47619e+07
Completed Timing-driven placement, Elapsed time =   0: 0: 3 
Moved 4983 out of 5311 cells, ratio = 0.938241
Total displacement = 7381.048828(um)
Max displacement = 10.944000(um), SGI219_3452 (27.968000, 9.984000, 0) => (17.766001, 10.278000, 6)
Displacement histogram:
  0 ~  10% cells displacement <=      0.43(um)
  0 ~  20% cells displacement <=      0.66(um)
  0 ~  30% cells displacement <=      0.85(um)
  0 ~  40% cells displacement <=      1.06(um)
  0 ~  50% cells displacement <=      1.28(um)
  0 ~  60% cells displacement <=      1.54(um)
  0 ~  70% cells displacement <=      1.83(um)
  0 ~  80% cells displacement <=      2.20(um)
  0 ~  90% cells displacement <=      2.76(um)
  0 ~ 100% cells displacement <=     10.94(um)
----------------------------------------------------------------
DFT: number of valid scan chains : 1
DFT: number of failed scan chains : 0
DFT: repartition_method: physical_aware
DFT: reordering_method: timing_friendly
Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/clock_opt_opto.design'. (TIM-125)
Information: Design MulDiv has 5764 nets, 0 global routed, 115 detail routed. (NEX-024)
Information: The RC mode used is CTO(RDE) for design 'MulDiv'. (NEX-022)
Information: Design Average RC for design MulDiv  (NEX-011)
Information: r = 39.418938 ohm/um, via_r = 3.392460 ohm/cut, c = 0.084235 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 35.438812 ohm/um, via_r = 3.334048 ohm/cut, c = 0.086225 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5762, routed nets = 115, across physical hierarchy nets = 0, parasitics cached nets = 5762, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Running DFT optimization using 8 thread(s)
DFT: pre-opt wirelength:  828.160000
DFT: post-opt wirelength: 783.042000
DFT: Timing on scan path is likely to be met after proper buffering.
DFT: number of valid scan chains : 1
DFT: number of failed scan chains : 0
Fixing logic constant
----------------------------------------------------------------
Running legalize_placement
Start Legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 105 total shapes.
Layer MINT1: cached 0 shapes out of 137 total shapes.
Layer MINT2: cached 0 shapes out of 372 total shapes.
Cached 2745 vias out of 12655 total vias.

Legalizing Top Level Design MulDiv ... 
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Information: Creating classic rule checker.
=====> Processed 42 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     3901.69         5310        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
	To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
	To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   5310
number of references:                42
number of site rows:                 81
number of locations attempted:   132991
number of locations failed:       20903  (15.7%)

Legality of references at locations:
20 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   287       7509      3188 ( 42.5%)       4788      2896 ( 60.5%)  FA_X1
   439       8635      2140 ( 24.8%)       5173      2068 ( 40.0%)  XNOR2_X1
   865      13183      1219 (  9.2%)       7047      1082 ( 15.4%)  NAND2_X1
   214       3417      1131 ( 33.1%)       1139       614 ( 53.9%)  SDFFSNQ_X1
   413       7000       837 ( 12.0%)       3490       703 ( 20.1%)  NOR2_X1
   155       3254       775 ( 23.8%)       2026       741 ( 36.6%)  XOR2_X1
   120       2188       548 ( 25.0%)       1556       471 ( 30.3%)  NAND4_X1
   392       6215       458 (  7.4%)       2860       311 ( 10.9%)  OAI21_X1
   288       4737       402 (  8.5%)       2607       297 ( 11.4%)  AOI21_X1
    59       1021       229 ( 22.4%)        705       197 ( 27.9%)  NAND3_X1

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   287       7509      3188 ( 42.5%)       4788      2896 ( 60.5%)  FA_X1
   214       3417      1131 ( 33.1%)       1139       614 ( 53.9%)  SDFFSNQ_X1
   439       8635      2140 ( 24.8%)       5173      2068 ( 40.0%)  XNOR2_X1
   155       3254       775 ( 23.8%)       2026       741 ( 36.6%)  XOR2_X1
    11        240        54 ( 22.5%)        152        54 ( 35.5%)  NAND2_X2
   120       2188       548 ( 25.0%)       1556       471 ( 30.3%)  NAND4_X1
    16        265        60 ( 22.6%)        193        64 ( 33.2%)  NOR3_X1
    59       1021       229 ( 22.4%)        705       197 ( 27.9%)  NAND3_X1
    32        544       109 ( 20.0%)        328       103 ( 31.4%)  NOR4_X1
    10        152        30 ( 19.7%)        112        25 ( 22.3%)  CLKBUF_X1

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        5196 (39904 total sites)
avg row height over cells:        0.768 um
rms cell displacement:            0.232 um ( 0.30 row height)
rms weighted cell displacement:   0.232 um ( 0.30 row height)
max cell displacement:            1.070 um ( 1.39 row height)
avg cell displacement:            0.178 um ( 0.23 row height)
avg weighted cell displacement:   0.178 um ( 0.23 row height)
number of cells moved:             4992
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U4775 (NOR2_X1)
  Input location: (7.392,34.961)
  Legal location: (6.4,34.56)
  Displacement:   1.070 um ( 1.39 row height)
Cell: U3778 (NOR2_X1)
  Input location: (36.93,47.19)
  Legal location: (37.824,46.848)
  Displacement:   0.957 um ( 1.25 row height)
Cell: U4692 (FA_X1)
  Input location: (16.473,48.546)
  Legal location: (15.552,48.384)
  Displacement:   0.935 um ( 1.22 row height)
Cell: U4731 (XNOR2_X1)
  Input location: (9.079,43.517)
  Legal location: (8.192,43.776)
  Displacement:   0.924 um ( 1.20 row height)
Cell: U4795 (INV_X1)
  Input location: (6.797,34.913)
  Legal location: (5.952,34.56)
  Displacement:   0.916 um ( 1.19 row height)
Cell: U4369 (FA_X1)
  Input location: (40.022,29.292)
  Legal location: (40.896,29.184)
  Displacement:   0.881 um ( 1.15 row height)
Cell: U4275 (FA_X1)
  Input location: (36.439,30.111)
  Legal location: (35.584,29.952)
  Displacement:   0.870 um ( 1.13 row height)
Cell: U3974 (XNOR2_X1)
  Input location: (53.083,20.603)
  Legal location: (52.224,20.736)
  Displacement:   0.869 um ( 1.13 row height)
Cell: U4790 (INV_X1)
  Input location: (8.159,34.248)
  Legal location: (7.36,34.56)
  Displacement:   0.858 um ( 1.12 row height)
Cell: U6943 (NAND2_X1)
  Input location: (6.925,34.898)
  Legal location: (6.144,34.56)
  Displacement:   0.851 um ( 1.11 row height)

Completed Legalization, Elapsed time =   0: 0: 1 
Moved 4992 out of 5310 cells, ratio = 0.940113
Total displacement = 1164.587036(um)
Max displacement = 1.393000(um), U4775 (7.648000, 35.729000, 2) => (6.656000, 34.560001, 6)
Displacement histogram:
  0 ~  10% cells displacement <=      0.06(um)
  0 ~  20% cells displacement <=      0.09(um)
  0 ~  30% cells displacement <=      0.13(um)
  0 ~  40% cells displacement <=      0.17(um)
  0 ~  50% cells displacement <=      0.21(um)
  0 ~  60% cells displacement <=      0.26(um)
  0 ~  70% cells displacement <=      0.30(um)
  0 ~  80% cells displacement <=      0.35(um)
  0 ~  90% cells displacement <=      0.41(um)
  0 ~ 100% cells displacement <=      1.39(um)
Information: The net parasitics of block MulDiv are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/clock_opt_opto.design'. (TIM-125)
Information: Design MulDiv has 5763 nets, 0 global routed, 115 detail routed. (NEX-024)
Information: The RC mode used is CTO(RDE) for design 'MulDiv'. (NEX-022)
Information: Design Average RC for design MulDiv  (NEX-011)
Information: r = 39.418938 ohm/um, via_r = 3.392460 ohm/cut, c = 0.084235 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 35.438812 ohm/um, via_r = 3.334048 ohm/cut, c = 0.086225 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5761, routed nets = 115, across physical hierarchy nets = 0, parasitics cached nets = 5761, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Done with post-clock timing-driven placement.


npo-clock-opt optimization Phase 5 Iter  1         23.20       23.20      0.00         4       0.002  28202978.00           0.005       655
Running final optimization step.
Running GR for RDE Capture
Generating Timing information  
Design  Scenario mode_norm.worst_low.RCmax (Mode mode_norm.worst_low.RCmax Corner mode_norm.worst_low.RCmax)
Warning: Currnet dominant scnenario mode_norm.worst_low.RCmax for timing driven route  is different from dominant scenario for the previous timing driven route which is mode_norm.slow.RCmax. (ZRT-647)
Estimated unitRes/unitCap :
Layer M1 : Res  46.4286 ohm/um Cap  0.148637 ff/um
Layer MINT1 : Res  46.4286 ohm/um Cap  0.154683 ff/um
Layer MINT2 : Res  46.4286 ohm/um Cap  0.154827 ff/um
Layer MINT3 : Res  46.4286 ohm/um Cap  0.154839 ff/um
Layer MINT4 : Res  46.4286 ohm/um Cap  0.154828 ff/um
Layer MINT5 : Res  46.4286 ohm/um Cap  0.154674 ff/um
Layer MSMG1 : Res  8.03571 ohm/um Cap  0.196653 ff/um
Layer MSMG2 : Res  8.03571 ohm/um Cap  0.184306 ff/um
Layer MSMG3 : Res  8.03571 ohm/um Cap  0.18422 ff/um
Layer MSMG4 : Res  8.03571 ohm/um Cap  0.184207 ff/um
Layer MSMG5 : Res  8.03571 ohm/um Cap  0.184091 ff/um
Layer MG1 : Res  0.892857 ohm/um Cap  0.194736 ff/um
Layer MG2 : Res  0.892857 ohm/um Cap  0.177243 ff/um
Generating Timing information  ... Done
Information: The net parasitics of block MulDiv are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 2013 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.effort_level                                     :	 medium              
global.export_soft_congestion_maps                      :	 false               
global.timing_driven                                    :	 true                

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MSMG5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used  141  Alloctr  141  Proc    0 
[End of Read DB] Total (MB): Used  146  Alloctr  147  Proc 2013 
Loading timing information to the router from design
Timing information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,63.23,63.74)
Number of routing layers = 13
layer M1, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT1, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT2, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT3, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT4, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT5, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MSMG1, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG2, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG3, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG4, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG5, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MG1, dir Hor, min width = 0.112, min space = 0.112 pitch = 0.224
layer MG2, dir Ver, min width = 0.112, min space = 0.112 pitch = 0.224
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  147  Alloctr  149  Proc 2013 
Net statistics:
Total number of nets     = 5764
Number of nets to route  = 5651
Number of single or zero port nets = 1
Number of nets with min-layer-mode soft = 3
Number of nets with min-layer-mode soft-cost-low = 3
4 nets are partially connected,
 of which 4 are detail routed and 0 are global routed.
112 nets are fully connected,
 of which 112 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build All Nets] Total (MB): Used  150  Alloctr  151  Proc 2013 
Average gCell capacity  0.20	 on layer (1)	 M1
Average gCell capacity  10.68	 on layer (2)	 MINT1
Average gCell capacity  9.87	 on layer (3)	 MINT2
Average gCell capacity  11.75	 on layer (4)	 MINT3
Average gCell capacity  9.88	 on layer (5)	 MINT4
Average gCell capacity  11.76	 on layer (6)	 MINT5
Average gCell capacity  5.45	 on layer (7)	 MSMG1
Average gCell capacity  6.45	 on layer (8)	 MSMG2
Average gCell capacity  5.72	 on layer (9)	 MSMG3
Average gCell capacity  6.45	 on layer (10)	 MSMG4
Average gCell capacity  5.72	 on layer (11)	 MSMG5
Average gCell capacity  1.65	 on layer (12)	 MG1
Average gCell capacity  0.00	 on layer (13)	 MG2
Average number of tracks per gCell 12.06	 on layer (1)	 M1
Average number of tracks per gCell 12.01	 on layer (2)	 MINT1
Average number of tracks per gCell 12.06	 on layer (3)	 MINT2
Average number of tracks per gCell 12.01	 on layer (4)	 MINT3
Average number of tracks per gCell 12.06	 on layer (5)	 MINT4
Average number of tracks per gCell 12.01	 on layer (6)	 MINT5
Average number of tracks per gCell 6.90	 on layer (7)	 MSMG1
Average number of tracks per gCell 6.87	 on layer (8)	 MSMG2
Average number of tracks per gCell 6.90	 on layer (9)	 MSMG3
Average number of tracks per gCell 6.87	 on layer (10)	 MSMG4
Average number of tracks per gCell 6.90	 on layer (11)	 MSMG5
Average number of tracks per gCell 3.45	 on layer (12)	 MG1
Average number of tracks per gCell 3.45	 on layer (13)	 MG2
Number of gCells = 88478
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  151  Alloctr  153  Proc 2013 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    5  Proc    0 
[End of Build Data] Total (MB): Used  152  Alloctr  153  Proc 2013 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  184  Alloctr  185  Proc 2013 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Initial Routing] Total (MB): Used  187  Alloctr  189  Proc 2013 
Initial. Routing result:
Initial. Both Dirs: Overflow =    84 Max = 3 GRCs =    94 (0.69%)
Initial. H routing: Overflow =    14 Max = 3 (GRCs =  1) GRCs =    21 (0.31%)
Initial. V routing: Overflow =    69 Max = 2 (GRCs =  4) GRCs =    73 (1.07%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT1      Overflow =    14 Max = 3 (GRCs =  1) GRCs =    21 (0.31%)
Initial. MINT2      Overflow =    69 Max = 2 (GRCs =  4) GRCs =    73 (1.07%)
Initial. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.7 0.00 0.00 0.16 0.00 0.00 0.01 0.00 0.00 0.00 0.03 0.00 0.00 0.00
MINT1    32.5 7.38 5.52 12.0 8.52 17.2 8.36 3.98 2.97 0.98 0.40 0.06 0.00 0.00
MINT2    28.0 5.58 7.01 8.17 7.67 15.7 6.86 8.49 5.36 1.60 4.76 0.13 0.50 0.04
MINT3    65.0 15.0 9.58 5.70 2.75 1.47 0.32 0.07 0.03 0.00 0.00 0.00 0.00 0.00
MINT4    71.6 11.8 8.43 3.98 1.87 1.76 0.26 0.25 0.01 0.00 0.00 0.00 0.00 0.00
MINT5    98.0 1.79 0.13 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    84.7 11.6 1.81 1.15 0.10 0.48 0.01 0.00 0.00 0.00 0.03 0.00 0.00 0.00
MSMG2    83.5 15.9 0.40 0.12 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    91.0 8.67 0.29 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    97.4 2.47 0.04 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    98.7 1.29 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    80.8 6.28 2.56 2.41 1.61 2.83 1.22 0.99 0.64 0.20 0.40 0.01 0.04 0.00


Initial. Total Wire Length = 32670.07
Initial. Layer M1 wire length = 15.53
Initial. Layer MINT1 wire length = 8815.16
Initial. Layer MINT2 wire length = 13038.79
Initial. Layer MINT3 wire length = 4666.08
Initial. Layer MINT4 wire length = 3593.03
Initial. Layer MINT5 wire length = 601.65
Initial. Layer MSMG1 wire length = 589.51
Initial. Layer MSMG2 wire length = 724.76
Initial. Layer MSMG3 wire length = 437.41
Initial. Layer MSMG4 wire length = 122.87
Initial. Layer MSMG5 wire length = 65.28
Initial. Layer MG1 wire length = 0.00
Initial. Layer MG2 wire length = 0.00
Initial. Total Number of Contacts = 36688
Initial. Via V1_0 count = 16791
Initial. Via VINT1_0 count = 15012
Initial. Via VINT2_0 count = 2476
Initial. Via VINT3_0 count = 1324
Initial. Via VINT4_0 count = 455
Initial. Via VINT5_0 count = 294
Initial. Via VSMG1_0 count = 218
Initial. Via VSMG2_0 count = 87
Initial. Via VSMG3_0 count = 25
Initial. Via VSMG4_0 count = 6
Initial. Via VSMG5_0 count = 0
Initial. Via VG1_0 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  187  Alloctr  189  Proc 2013 
phase1. Routing result:
phase1. Both Dirs: Overflow =     2 Max = 1 GRCs =     4 (0.03%)
phase1. H routing: Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.04%)
phase1. V routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT1      Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.04%)
phase1. MINT2      Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase1. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.7 0.00 0.00 0.16 0.00 0.00 0.01 0.00 0.00 0.00 0.03 0.00 0.00 0.00
MINT1    32.5 7.57 5.66 12.1 8.57 17.3 8.08 4.00 3.11 0.87 0.15 0.01 0.00 0.00
MINT2    28.0 5.66 6.99 8.62 7.67 15.7 6.99 8.58 5.36 1.65 4.72 0.00 0.01 0.00
MINT3    64.9 15.3 9.29 4.97 2.88 1.88 0.54 0.13 0.03 0.00 0.00 0.00 0.00 0.00
MINT4    70.9 11.9 8.18 4.23 1.81 2.04 0.37 0.38 0.09 0.00 0.01 0.00 0.00 0.00
MINT5    97.1 2.34 0.43 0.03 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    81.3 13.9 2.37 1.45 0.10 0.69 0.04 0.00 0.00 0.00 0.06 0.00 0.00 0.00
MSMG2    80.4 18.6 0.72 0.26 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    89.2 9.87 0.69 0.13 0.00 0.04 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    94.2 5.66 0.07 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    97.5 2.45 0.04 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    79.6 7.19 2.65 2.46 1.62 2.91 1.24 1.01 0.66 0.19 0.38 0.00 0.00 0.00


phase1. Total Wire Length = 32724.23
phase1. Layer M1 wire length = 15.53
phase1. Layer MINT1 wire length = 8626.06
phase1. Layer MINT2 wire length = 12774.64
phase1. Layer MINT3 wire length = 4596.03
phase1. Layer MINT4 wire length = 3582.76
phase1. Layer MINT5 wire length = 692.49
phase1. Layer MSMG1 wire length = 686.28
phase1. Layer MSMG2 wire length = 839.61
phase1. Layer MSMG3 wire length = 508.38
phase1. Layer MSMG4 wire length = 276.67
phase1. Layer MSMG5 wire length = 125.79
phase1. Layer MG1 wire length = 0.00
phase1. Layer MG2 wire length = 0.00
phase1. Total Number of Contacts = 37849
phase1. Via V1_0 count = 16778
phase1. Via VINT1_0 count = 15034
phase1. Via VINT2_0 count = 2696
phase1. Via VINT3_0 count = 1562
phase1. Via VINT4_0 count = 694
phase1. Via VINT5_0 count = 470
phase1. Via VSMG1_0 count = 358
phase1. Via VSMG2_0 count = 163
phase1. Via VSMG3_0 count = 71
phase1. Via VSMG4_0 count = 23
phase1. Via VSMG5_0 count = 0
phase1. Via VG1_0 count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Whole Chip Routing] Stage (MB): Used   40  Alloctr   40  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  187  Alloctr  189  Proc 2013 

Congestion utilization per direction:
Average vertical track utilization   = 13.55 %
Peak    vertical track utilization   = 64.29 %
Average horizontal track utilization = 11.67 %
Peak    horizontal track utilization = 48.94 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used  185  Alloctr  187  Proc 2013 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:02 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[GR: Done] Stage (MB): Used  180  Alloctr  182  Proc    0 
[GR: Done] Total (MB): Used  185  Alloctr  187  Proc 2013 
Updating the database ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[End of Global Routing] Stage (MB): Used   31  Alloctr   31  Proc    0 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 2013 
time.estimate_sized_nets true
Doing RDE Capture
Information: Freeing timing information from routing. (ZRT-574)
Information: Design MulDiv has 5763 nets, 5650 global routed, 111 detail routed. (NEX-024)
NEX: gr/dr coup map average coverRate for layer#1: 0.266667
Begin building search trees for block MulDiv:MulDiv/clock_opt_opto.design
Done building search trees for block MulDiv:MulDiv/clock_opt_opto.design (time 0s)
Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/clock_opt_opto.design'. (TIM-125)
Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/clock_opt_opto.design'. (TIM-125)
Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/clock_opt_opto.design'. (TIM-125)
Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/clock_opt_opto.design'. (TIM-125)
Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/clock_opt_opto.design'. (TIM-125)
Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/clock_opt_opto.design'. (TIM-125)
Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/clock_opt_opto.design'. (TIM-125)
Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/clock_opt_opto.design'. (TIM-125)
Begin building search trees for block MulDiv:MulDiv/clock_opt_opto.design
Done building search trees for block MulDiv:MulDiv/clock_opt_opto.design (time 0s)
Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/clock_opt_opto.design'. (TIM-125)
Information: Design MulDiv has 5763 nets, 0 global routed, 115 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (62976 62976)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Information: The RC mode used is CTO(RDE) for design 'MulDiv'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5761, routed nets = 115, across physical hierarchy nets = 0, parasitics cached nets = 5761, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Information: Design Average RC for design MulDiv  (NEX-011)
Information: r = 39.418938 ohm/um, via_r = 3.392460 ohm/cut, c = 0.084235 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 35.438812 ohm/um, via_r = 3.334048 ohm/cut, c = 0.086225 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
npo-clock-opt optimization Phase 6 Iter  1         23.20       23.20      0.00         4       0.002  28202978.00           0.006       655
npo-clock-opt optimization Phase 6 Iter  2         23.20       23.20      0.00         4       0.002  28202978.00           0.006       655
npo-clock-opt optimization Phase 6 Iter  3         23.20       23.20      0.00         4       0.002  28202978.00           0.006       655

npo-clock-opt optimization Phase 7 Iter  1         23.20       23.20      0.00         4       0.002  28202978.00           0.006       655
Running CCD-tns prior to Phase III of datapath opto
xform.liba_use_cache 0
Information: CTS will work on the following scenarios. (CTS-101)
   mode_norm.slow.RCmax	(Mode: mode_norm.slow.RCmax; Corner: mode_norm.slow.RCmax)
   mode_norm.worst_low.RCmax	(Mode: mode_norm.worst_low.RCmax; Corner: mode_norm.worst_low.RCmax)
   mode_norm.fast.RCmin_bc	(Mode: mode_norm.fast.RCmin_bc; Corner: mode_norm.fast.RCmin_bc)
Information: CTS will work on all clocks in active scenarios, including 3 master clocks and 0 generated clocks. (CTS-107)
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.common.power_aware_pruning = false

Buffer/Inverter reference list for clock tree synthesis:
   NanGate_15nm_OCL/BUF_X1
   NanGate_15nm_OCL/BUF_X2
   NanGate_15nm_OCL/BUF_X4
   NanGate_15nm_OCL/BUF_X8
   NanGate_15nm_OCL/BUF_X12
   NanGate_15nm_OCL/BUF_X16
   NanGate_15nm_OCL/CLKBUF_X1
   NanGate_15nm_OCL/CLKBUF_X2
   NanGate_15nm_OCL/CLKBUF_X4
   NanGate_15nm_OCL/CLKBUF_X8
   NanGate_15nm_OCL/CLKBUF_X12
   NanGate_15nm_OCL/CLKBUF_X16
   NanGate_15nm_OCL/INV_X1
   NanGate_15nm_OCL/INV_X2
   NanGate_15nm_OCL/INV_X4
   NanGate_15nm_OCL/INV_X8
   NanGate_15nm_OCL/INV_X12
   NanGate_15nm_OCL/INV_X16

ICG reference list:
   NanGate_15nm_OCL/CLKGATETST_X1


register reference list:
   NanGate_15nm_OCL/DFFRNQ_X1
   NanGate_15nm_OCL/DFFSNQ_X1
   NanGate_15nm_OCL/LHQ_X1
   NanGate_15nm_OCL/SDFFRNQ_X1
   NanGate_15nm_OCL/SDFFSNQ_X1

Information: 'mode_norm.worst_low.RCmax' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (62976 62976)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Creating classic rule checker.
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 105 total shapes.
Layer MINT1: cached 0 shapes out of 137 total shapes.
Layer MINT2: cached 0 shapes out of 372 total shapes.
Cached 2745 vias out of 12655 total vias.
Information: Initializing classic cellmap without advanced rules enabled
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled
CCD initialization runtime: cpu 0.274806, elapsed 0.273908, speed up 1.003278.

CCD-Info: App options set by user
   ccd.post_route_buffer_removal = true
   clock_opt.flow.optimize_ndr = false
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CCD: using 8 threads
CTSSC route status detected: clock (VR 0, GR 0, DR 807), data (VR 5647, GR 0, DR 0); stage = preroute, isPostRoute = FALSE
Total power = 0.056406, Leakage = 0.056406, Internal = 0.000000, Switching = 0.000000

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = -15.431911, TNS = -71.885529, NVP = 9
    Design (hold) WNHS = -59.550987, TNHS = -1946.169800, NHVP = 197

    Scenario mode_norm.slow.RCmax  WNS = 35.970985, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = -15.431911, TNS = -71.885526, NVP = 9
    Scenario mode_norm.fast.RCmin_bc  WNHS = -59.550987, TNHS = -1946.169868, NHVP = 197
    Scenario mode_norm.slow.RCmax
       Path Group clock  WNS = 35.970985, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 112.915932, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 123.872284, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group clock  WNS = -15.431911, TNS = -71.885525, NVP = 9
       Path Group REGIN  WNS = 92.166451, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 98.353264, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group clock  WNHS = -59.550987, TNHS = -1946.169870, NHVP = 197
       Path Group REGIN  WNHS = 103.759506, TNHS = 0.000000, NHVP = 0
       Path Group REGOUT  WNHS = 111.369232, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -15.432, TNS = -71.886, NVP = 9, WNHS = -59.551, TNHS = -1946.170, NHVP = 197
CCD-QoR: Area: Clock Repeater Area (count) = 28.51 (109), Clock std Cell Area (count) = 32.69 (114), Flop Area (count) = 315.56 (214), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.056406, Leakage = 0.056406, Internal = 0.000000, Switching = 0.000000

CCD: Before drc optimization
    Clock clock, NetsWithDRC = 4, worst Tran/Cap cost = 0.0004/0.0000, total Tran/Cap cost = 0.0008/0.0000, Scenario mode_norm.slow.RCmax
    Clock clock, NetsWithDRC = 2, worst Tran/Cap cost = 0.0000/0.0000, total Tran/Cap cost = 0.0000/0.0000, Scenario mode_norm.worst_low.RCmax

|1, 1||1, 1|
    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          3
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          1
	# Failed main graph committ          =          0
	# Successful main graph commit      =          2
	# Subgraph evaluation success rate in percent =     0.6667
	# Sg2Main acceptance ratio in percent      =     1.0000
	# NumCTCells changed               =          1

	# Number of cells sized                =          1
	# Number of cells added                =          1
	# Number of cells removed                =          0

	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     2.0929
	# Commit CPU time                 = 00h:00m:00s
	# Commit elapsed time             = 00h:00m:00s
	# Commit speed up                 =     6.3456
	# Generator CPU time              = 00h:00m:00s
	# Generator elapsed time          = 00h:00m:00s
	# Generator speed up              =     0.9995
	# Sg CPU time                     = 00h:00m:00s
	# Sg elapsed time                 = 00h:00m:00s
	# Sg speed up                     =     1.1662
	# The rest of flow speed up       =     1.1456

-------------------------------------------------


CCD: After drc optimization:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = -15.431911, TNS = -71.885529, NVP = 9
    Design (hold) WNHS = -59.550987, TNHS = -1954.031250, NHVP = 194

    Scenario mode_norm.slow.RCmax  WNS = 35.970985, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = -15.431911, TNS = -71.885526, NVP = 9
    Scenario mode_norm.fast.RCmin_bc  WNHS = -59.550987, TNHS = -1954.031274, NHVP = 194
    Scenario mode_norm.slow.RCmax
       Path Group clock  WNS = 35.970985, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 112.915932, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 123.872284, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group clock  WNS = -15.431911, TNS = -71.885525, NVP = 9
       Path Group REGIN  WNS = 92.166451, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 98.353264, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group clock  WNHS = -59.550987, TNHS = -1954.031279, NHVP = 194
       Path Group REGIN  WNHS = 103.759506, TNHS = 0.000000, NHVP = 0
       Path Group REGOUT  WNHS = 111.369232, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -15.432, TNS = -71.886, NVP = 9, WNHS = -59.551, TNHS = -1954.031, NHVP = 194
CCD-QoR: Area: Clock Repeater Area (count) = 28.70 (110), Clock std Cell Area (count) = 32.88 (115), Flop Area (count) = 315.56 (214), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.056417, Leakage = 0.056417, Internal = 0.000000, Switching = 0.000000
    Clock clock, NetsWithDRC = 2, worst Tran/Cap cost = 0.0001/0.0000, total Tran/Cap cost = 0.0001/0.0000, Scenario mode_norm.slow.RCmax
    Clock clock, NetsWithDRC = 1, worst Tran/Cap cost = 0.0000/0.0000, total Tran/Cap cost = 0.0000/0.0000, Scenario mode_norm.worst_low.RCmax


    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =         11
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          7
	# Failed main graph committ          =          0
	# Successful main graph commit      =          4
	# Subgraph evaluation success rate in percent =     0.3636
	# Sg2Main acceptance ratio in percent      =     1.0000
	# NumCTCells changed               =          0

	# Number of cells sized                =          4
	# Number of cells added                =          0
	# Number of cells removed                =          0

	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     4.8379
	# Commit CPU time                 = 00h:00m:00s
	# Commit elapsed time             = 00h:00m:00s
	# Commit speed up                 =     7.4537
	# Sg CPU time                     = 00h:00m:00s
	# Sg elapsed time                 = 00h:00m:00s
	# Sg speed up                     =     5.1095
	# The rest of flow speed up       =     3.0470

-------------------------------------------------


CCD: After Fast mode setup optimization:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = -15.431911, TNS = -71.866455, NVP = 9
    Design (hold) WNHS = -59.550987, TNHS = -1954.068604, NHVP = 194

    Scenario mode_norm.slow.RCmax  WNS = 35.970985, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = -15.431911, TNS = -71.866453, NVP = 9
    Scenario mode_norm.fast.RCmin_bc  WNHS = -59.550987, TNHS = -1954.068720, NHVP = 194
    Scenario mode_norm.slow.RCmax
       Path Group clock  WNS = 35.970985, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 112.915932, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 123.872284, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group clock  WNS = -15.431911, TNS = -71.866452, NVP = 9
       Path Group REGIN  WNS = 92.166451, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 98.353264, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group clock  WNHS = -59.550987, TNHS = -1954.068724, NHVP = 194
       Path Group REGIN  WNHS = 103.759506, TNHS = 0.000000, NHVP = 0
       Path Group REGOUT  WNHS = 111.369232, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -15.432, TNS = -71.866, NVP = 9, WNHS = -59.551, TNHS = -1954.069, NHVP = 194
CCD-QoR: Area: Clock Repeater Area (count) = 28.70 (110), Clock std Cell Area (count) = 32.88 (115), Flop Area (count) = 315.56 (214), Latch Area (count) = 0.00 (0)
Commit #1 accepted 1 out of 3, tns improved from 0.071866 to 0.078066, -8.269814 percent 

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =        120
	# Skipped during isValid and estimate          =        102
	# Failed subgraph evaluation           =         17
	# Failed main graph committ          =          0
	# Successful main graph commit      =          1
	# Subgraph evaluation success rate in percent =     0.0556
	# Sg2Main acceptance ratio in percent      =     1.0000
	# NumCTCells changed               =          0

	# Number of cells sized                =          1
	# Number of cells added                =          0
	# Number of cells removed                =          0

	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     3.0956
	# Commit CPU time                 = 00h:00m:00s
	# Commit elapsed time             = 00h:00m:00s
	# Commit speed up                 =     7.0045
	# Generator CPU time              = 00h:00m:00s
	# Generator elapsed time          = 00h:00m:00s
	# Generator speed up              =     1.7440
	# Sg CPU time                     = 00h:00m:00s
	# Sg elapsed time                 = 00h:00m:00s
	# Sg speed up                     =     3.0051
	# The rest of flow speed up       =     2.1299

-------------------------------------------------


CCD: After CG based optimization:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = -11.991858, TNS = -78.066025, NVP = 15
    Design (hold) WNHS = -59.550987, TNHS = -1952.634521, NHVP = 199

    Scenario mode_norm.slow.RCmax  WNS = 39.575874, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = -11.991858, TNS = -78.066021, NVP = 15
    Scenario mode_norm.fast.RCmin_bc  WNHS = -59.550987, TNHS = -1952.634588, NHVP = 199
    Scenario mode_norm.slow.RCmax
       Path Group clock  WNS = 39.575874, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 109.330116, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 123.872284, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group clock  WNS = -11.991858, TNS = -78.066020, NVP = 15
       Path Group REGIN  WNS = 88.351753, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 98.353264, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group clock  WNHS = -59.550987, TNHS = -1952.634593, NHVP = 199
       Path Group REGIN  WNHS = 107.116440, TNHS = 0.000000, NHVP = 0
       Path Group REGOUT  WNHS = 111.369232, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -11.992, TNS = -78.066, NVP = 15, WNHS = -59.551, TNHS = -1952.635, NHVP = 199
CCD-QoR: Area: Clock Repeater Area (count) = 28.36 (110), Clock std Cell Area (count) = 32.54 (115), Flop Area (count) = 315.56 (214), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.056392, Leakage = 0.056392, Internal = 0.000000, Switching = 0.000000
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Route Cleanup and Reuse: 19 shapes being reused for 1 clock nets
 CCD flow runtime: cpu 2.858363, elapsed 0.938102, speed up 3.046964.
Mark clock trees...
Marking clock synthesized attributes

nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 105 total shapes.
Layer MINT1: cached 0 shapes out of 137 total shapes.
Layer MINT2: cached 0 shapes out of 372 total shapes.
Cached 2745 vias out of 12655 total vias.

Legalizing Top Level Design MulDiv ... 
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Information: Creating classic rule checker.
=====> Processed 42 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     3901.69         5311        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   5311
number of references:                42
number of site rows:                 81
number of locations attempted:   113941
number of locations failed:       12912  (11.3%)

Legality of references at locations:
20 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   287       5316      1757 ( 33.1%)       2795      1350 ( 48.3%)  FA_X1
   439       7023      1193 ( 17.0%)       3537       996 ( 28.2%)  XNOR2_X1
   214       3329      1098 ( 33.0%)       1075       576 ( 53.6%)  SDFFSNQ_X1
   865      11604       940 (  8.1%)       6119       665 ( 10.9%)  NAND2_X1
   413       5953       663 ( 11.1%)       2944       457 ( 15.5%)  NOR2_X1
   120       1884       388 ( 20.6%)       1284       293 ( 22.8%)  NAND4_X1
   155       2543       378 ( 14.9%)       1362       274 ( 20.1%)  XOR2_X1
   392       5759       395 (  6.9%)       2604       185 (  7.1%)  OAI21_X1
   288       4308       348 (  8.1%)       2418       214 (  8.9%)  AOI21_X1
    59        895       171 ( 19.1%)        588       120 ( 20.4%)  NAND3_X1

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   287       5316      1757 ( 33.1%)       2795      1350 ( 48.3%)  FA_X1
   214       3329      1098 ( 33.0%)       1075       576 ( 53.6%)  SDFFSNQ_X1
    16        233        56 ( 24.0%)        184        54 ( 29.3%)  NOR3_X1
    11        186        34 ( 18.3%)        122        34 ( 27.9%)  NAND2_X2
   120       1884       388 ( 20.6%)       1284       293 ( 22.8%)  NAND4_X1
     9        144        30 ( 20.8%)        112        25 ( 22.3%)  CLKBUF_X1
   439       7023      1193 ( 17.0%)       3537       996 ( 28.2%)  XNOR2_X1
    59        895       171 ( 19.1%)        588       120 ( 20.4%)  NAND3_X1
    32        480        82 ( 17.1%)        264        60 ( 22.7%)  NOR4_X1
   155       2543       378 ( 14.9%)       1362       274 ( 20.1%)  XOR2_X1

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        5196 (39904 total sites)
avg row height over cells:        0.768 um
rms cell displacement:            0.010 um ( 0.01 row height)
rms weighted cell displacement:   0.010 um ( 0.01 row height)
max cell displacement:            0.448 um ( 0.58 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                6
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U2374 (NOR2_X1)
  Input location: (33.088,14.592)
  Legal location: (32.64,14.592)
  Displacement:   0.448 um ( 0.58 row height)
Cell: U7311 (NOR3_X1)
  Input location: (32.64,14.592)
  Legal location: (32.256,14.592)
  Displacement:   0.384 um ( 0.50 row height)
Cell: U7314 (AOI22_X1)
  Input location: (32.192,14.592)
  Legal location: (31.808,14.592)
  Displacement:   0.384 um ( 0.50 row height)
Cell: U6759 (XNOR2_X1)
  Input location: (33.984,14.592)
  Legal location: (33.664,14.592)
  Displacement:   0.320 um ( 0.42 row height)
Cell: U6760 (AOI21_X1)
  Input location: (33.408,14.592)
  Legal location: (33.28,14.592)
  Displacement:   0.128 um ( 0.17 row height)
Cell: U6767 (AOI21_X1)
  Input location: (31.488,14.592)
  Legal location: (31.424,14.592)
  Displacement:   0.064 um ( 0.08 row height)
Cell: U3547 (AND2_X1)
  Input location: (32.064,24.576)
  Legal location: (32.064,24.576)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U3810 (AND2_X1)
  Input location: (31.936,3.84)
  Legal location: (31.936,3.84)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2770 (AND2_X1)
  Input location: (7.168,3.84)
  Legal location: (7.168,3.84)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2771 (AND2_X1)
  Input location: (5.184,6.144)
  Legal location: (5.184,6.144)
  Displacement:   0.000 um ( 0.00 row height)

 CCD using TA only patch routing
Info:: Timing driven is turned off in route_group -all_clock_nets
Generating Timing information  
Design  Scenario mode_norm.worst_low.RCmax (Mode mode_norm.worst_low.RCmax Corner mode_norm.worst_low.RCmax)
Warning: Currnet dominant scnenario mode_norm.worst_low.RCmax for timing driven route  is different from dominant scenario for the previous timing driven route which is mode_norm.slow.RCmax. (ZRT-647)
Estimated unitRes/unitCap :
Layer M1 : Res  46.4286 ohm/um Cap  0.148637 ff/um
Layer MINT1 : Res  46.4286 ohm/um Cap  0.154683 ff/um
Layer MINT2 : Res  46.4286 ohm/um Cap  0.154827 ff/um
Layer MINT3 : Res  46.4286 ohm/um Cap  0.154839 ff/um
Layer MINT4 : Res  46.4286 ohm/um Cap  0.154828 ff/um
Layer MINT5 : Res  46.4286 ohm/um Cap  0.154674 ff/um
Layer MSMG1 : Res  8.03571 ohm/um Cap  0.196653 ff/um
Layer MSMG2 : Res  8.03571 ohm/um Cap  0.184306 ff/um
Layer MSMG3 : Res  8.03571 ohm/um Cap  0.18422 ff/um
Layer MSMG4 : Res  8.03571 ohm/um Cap  0.184207 ff/um
Layer MSMG5 : Res  8.03571 ohm/um Cap  0.184091 ff/um
Layer MG1 : Res  0.892857 ohm/um Cap  0.194736 ff/um
Layer MG2 : Res  0.892857 ohm/um Cap  0.177243 ff/um
Generating Timing information  ... Done
Information: The net parasitics of block MulDiv are cleared. (TIM-123)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MSMG5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  145  Alloctr  147  Proc 2013 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 off                 
global.effort_level                                     :	 medium              
global.export_soft_congestion_maps                      :	 false               
global.timing_driven                                    :	 false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,63.23,63.74)
Number of routing layers = 13
layer M1, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT1, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT2, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT3, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT4, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT5, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MSMG1, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG2, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG3, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG4, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG5, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MG1, dir Hor, min width = 0.112, min space = 0.112 pitch = 0.224
layer MG2, dir Ver, min width = 0.112, min space = 0.112 pitch = 0.224
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  146  Alloctr  148  Proc 2013 
Warning: No existing global route is available for reuse in incremental global routing. (ZRT-586)
Net statistics:
Total number of nets     = 5765
Number of nets to route  = 116
Number of single or zero port nets = 1
Number of nets with min-layer-mode soft = 3
Number of nets with min-layer-mode soft-cost-low = 3
13 nets are partially connected,
 of which 13 are detail routed and 0 are global routed.
104 nets are fully connected,
 of which 104 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build All Nets] Total (MB): Used  149  Alloctr  150  Proc 2013 
Average gCell capacity  0.20	 on layer (1)	 M1
Average gCell capacity  10.68	 on layer (2)	 MINT1
Average gCell capacity  9.87	 on layer (3)	 MINT2
Average gCell capacity  11.75	 on layer (4)	 MINT3
Average gCell capacity  9.88	 on layer (5)	 MINT4
Average gCell capacity  11.76	 on layer (6)	 MINT5
Average gCell capacity  5.45	 on layer (7)	 MSMG1
Average gCell capacity  6.45	 on layer (8)	 MSMG2
Average gCell capacity  5.72	 on layer (9)	 MSMG3
Average gCell capacity  6.45	 on layer (10)	 MSMG4
Average gCell capacity  5.72	 on layer (11)	 MSMG5
Average gCell capacity  1.65	 on layer (12)	 MG1
Average gCell capacity  0.00	 on layer (13)	 MG2
Average number of tracks per gCell 12.06	 on layer (1)	 M1
Average number of tracks per gCell 12.01	 on layer (2)	 MINT1
Average number of tracks per gCell 12.06	 on layer (3)	 MINT2
Average number of tracks per gCell 12.01	 on layer (4)	 MINT3
Average number of tracks per gCell 12.06	 on layer (5)	 MINT4
Average number of tracks per gCell 12.01	 on layer (6)	 MINT5
Average number of tracks per gCell 6.90	 on layer (7)	 MSMG1
Average number of tracks per gCell 6.87	 on layer (8)	 MSMG2
Average number of tracks per gCell 6.90	 on layer (9)	 MSMG3
Average number of tracks per gCell 6.87	 on layer (10)	 MSMG4
Average number of tracks per gCell 6.90	 on layer (11)	 MSMG5
Average number of tracks per gCell 3.45	 on layer (12)	 MG1
Average number of tracks per gCell 3.45	 on layer (13)	 MG2
Number of gCells = 88478
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  150  Alloctr  152  Proc 2013 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    5  Proc    0 
[End of Build Data] Total (MB): Used  150  Alloctr  152  Proc 2013 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  182  Alloctr  184  Proc 2013 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  182  Alloctr  184  Proc 2013 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 2.03
Initial. Layer M1 wire length = 0.00
Initial. Layer MINT1 wire length = 1.07
Initial. Layer MINT2 wire length = 0.96
Initial. Layer MINT3 wire length = 0.00
Initial. Layer MINT4 wire length = 0.00
Initial. Layer MINT5 wire length = 0.00
Initial. Layer MSMG1 wire length = 0.00
Initial. Layer MSMG2 wire length = 0.00
Initial. Layer MSMG3 wire length = 0.00
Initial. Layer MSMG4 wire length = 0.00
Initial. Layer MSMG5 wire length = 0.00
Initial. Layer MG1 wire length = 0.00
Initial. Layer MG2 wire length = 0.00
Initial. Total Number of Contacts = 32
Initial. Via V1_0 count = 14
Initial. Via VINT1_0 count = 11
Initial. Via VINT2_0 count = 7
Initial. Via VINT3_0 count = 0
Initial. Via VINT4_0 count = 0
Initial. Via VINT5_0 count = 0
Initial. Via VSMG1_0 count = 0
Initial. Via VSMG2_0 count = 0
Initial. Via VSMG3_0 count = 0
Initial. Via VSMG4_0 count = 0
Initial. Via VSMG5_0 count = 0
Initial. Via VG1_0 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  182  Alloctr  184  Proc 2013 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 2.03
phase1. Layer M1 wire length = 0.00
phase1. Layer MINT1 wire length = 1.07
phase1. Layer MINT2 wire length = 0.96
phase1. Layer MINT3 wire length = 0.00
phase1. Layer MINT4 wire length = 0.00
phase1. Layer MINT5 wire length = 0.00
phase1. Layer MSMG1 wire length = 0.00
phase1. Layer MSMG2 wire length = 0.00
phase1. Layer MSMG3 wire length = 0.00
phase1. Layer MSMG4 wire length = 0.00
phase1. Layer MSMG5 wire length = 0.00
phase1. Layer MG1 wire length = 0.00
phase1. Layer MG2 wire length = 0.00
phase1. Total Number of Contacts = 32
phase1. Via V1_0 count = 14
phase1. Via VINT1_0 count = 11
phase1. Via VINT2_0 count = 7
phase1. Via VINT3_0 count = 0
phase1. Via VINT4_0 count = 0
phase1. Via VINT5_0 count = 0
phase1. Via VSMG1_0 count = 0
phase1. Via VSMG2_0 count = 0
phase1. Via VSMG3_0 count = 0
phase1. Via VSMG4_0 count = 0
phase1. Via VSMG5_0 count = 0
phase1. Via VG1_0 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  182  Alloctr  184  Proc 2013 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 2.03
phase2. Layer M1 wire length = 0.00
phase2. Layer MINT1 wire length = 1.07
phase2. Layer MINT2 wire length = 0.96
phase2. Layer MINT3 wire length = 0.00
phase2. Layer MINT4 wire length = 0.00
phase2. Layer MINT5 wire length = 0.00
phase2. Layer MSMG1 wire length = 0.00
phase2. Layer MSMG2 wire length = 0.00
phase2. Layer MSMG3 wire length = 0.00
phase2. Layer MSMG4 wire length = 0.00
phase2. Layer MSMG5 wire length = 0.00
phase2. Layer MG1 wire length = 0.00
phase2. Layer MG2 wire length = 0.00
phase2. Total Number of Contacts = 32
phase2. Via V1_0 count = 14
phase2. Via VINT1_0 count = 11
phase2. Via VINT2_0 count = 7
phase2. Via VINT3_0 count = 0
phase2. Via VINT4_0 count = 0
phase2. Via VINT5_0 count = 0
phase2. Via VSMG1_0 count = 0
phase2. Via VSMG2_0 count = 0
phase2. Via VSMG3_0 count = 0
phase2. Via VSMG4_0 count = 0
phase2. Via VSMG5_0 count = 0
phase2. Via VG1_0 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   36  Alloctr   37  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  182  Alloctr  184  Proc 2013 

Congestion utilization per direction:
Average vertical track utilization   =  0.60 %
Peak    vertical track utilization   = 28.57 %
Average horizontal track utilization =  0.47 %
Peak    horizontal track utilization = 16.33 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used  181  Alloctr  183  Proc 2013 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   35  Alloctr   36  Proc    0 
[GR: Done] Total (MB): Used  181  Alloctr  183  Proc 2013 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Global Routing] Total (MB): Used  178  Alloctr  179  Proc 2013 

Start track assignment

Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :	 false               

Printing options for 'route.track.*'
track.crosstalk_driven                                  :	 true                
track.timing_driven                                     :	 false               

Loading timing information to the router from design
Timing information loaded to the router.
Information: Using 8 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Read routes] Total (MB): Used  144  Alloctr  145  Proc 2013 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/83      
Routed partition 2/83      
Routed partition 3/83      
Routed partition 4/83      
Routed partition 5/83      
Routed partition 6/83      
Routed partition 7/83      
Routed partition 8/83      
Routed partition 9/83      
Routed partition 10/83     
Routed partition 11/83     
Routed partition 12/83     
Routed partition 13/83     
Routed partition 14/83     
Routed partition 15/83     
Routed partition 16/83     
Routed partition 17/83     
Routed partition 18/83     
Routed partition 19/83     
Routed partition 20/83     
Routed partition 21/83     
Routed partition 22/83     
Routed partition 23/83     
Routed partition 24/83     
Routed partition 25/83     
Routed partition 26/83     
Routed partition 27/83     
Routed partition 28/83     
Routed partition 29/83     
Routed partition 30/83     
Routed partition 31/83     
Routed partition 32/83     
Routed partition 33/83     
Routed partition 34/83     
Routed partition 35/83     
Routed partition 36/83     
Routed partition 37/83     
Routed partition 38/83     
Routed partition 39/83     
Routed partition 40/83     
Routed partition 41/83     
Routed partition 42/83     
Routed partition 43/83     
Routed partition 44/83     
Routed partition 45/83     
Routed partition 46/83     
Routed partition 47/83     
Routed partition 48/83     
Routed partition 49/83     
Routed partition 50/83     
Routed partition 51/83     
Routed partition 52/83     
Routed partition 53/83     
Routed partition 54/83     
Routed partition 55/83     
Routed partition 56/83     
Routed partition 57/83     
Routed partition 58/83     
Routed partition 59/83     
Routed partition 60/83     
Routed partition 61/83     
Routed partition 62/83     
Routed partition 63/83     
Routed partition 64/83     
Routed partition 65/83     
Routed partition 66/83     
Routed partition 67/83     
Routed partition 68/83     
Routed partition 69/83     
Routed partition 70/83     
Routed partition 71/83     
Routed partition 72/83     
Routed partition 73/83     
Routed partition 74/83     
Routed partition 75/83     
Routed partition 76/83     
Routed partition 77/83     
Routed partition 78/83     
Routed partition 79/83     
Routed partition 80/83     
Routed partition 81/83     
Routed partition 82/83     
Routed partition 83/83     

Assign Vertical partitions, iteration 0
Routed partition 1/82      
Routed partition 2/82      
Routed partition 3/82      
Routed partition 4/82      
Routed partition 5/82      
Routed partition 6/82      
Routed partition 7/82      
Routed partition 8/82      
Routed partition 9/82      
Routed partition 10/82     
Routed partition 11/82     
Routed partition 12/82     
Routed partition 13/82     
Routed partition 14/82     
Routed partition 15/82     
Routed partition 16/82     
Routed partition 17/82     
Routed partition 18/82     
Routed partition 19/82     
Routed partition 20/82     
Routed partition 21/82     
Routed partition 22/82     
Routed partition 23/82     
Routed partition 24/82     
Routed partition 25/82     
Routed partition 26/82     
Routed partition 27/82     
Routed partition 28/82     
Routed partition 29/82     
Routed partition 30/82     
Routed partition 31/82     
Routed partition 32/82     
Routed partition 33/82     
Routed partition 34/82     
Routed partition 35/82     
Routed partition 36/82     
Routed partition 37/82     
Routed partition 38/82     
Routed partition 39/82     
Routed partition 40/82     
Routed partition 41/82     
Routed partition 42/82     
Routed partition 43/82     
Routed partition 44/82     
Routed partition 45/82     
Routed partition 46/82     
Routed partition 47/82     
Routed partition 48/82     
Routed partition 49/82     
Routed partition 50/82     
Routed partition 51/82     
Routed partition 52/82     
Routed partition 53/82     
Routed partition 54/82     
Routed partition 55/82     
Routed partition 56/82     
Routed partition 57/82     
Routed partition 58/82     
Routed partition 59/82     
Routed partition 60/82     
Routed partition 61/82     
Routed partition 62/82     
Routed partition 63/82     
Routed partition 64/82     
Routed partition 65/82     
Routed partition 66/82     
Routed partition 67/82     
Routed partition 68/82     
Routed partition 69/82     
Routed partition 70/82     
Routed partition 71/82     
Routed partition 72/82     
Routed partition 73/82     
Routed partition 74/82     
Routed partition 75/82     
Routed partition 76/82     
Routed partition 77/82     
Routed partition 78/82     
Routed partition 79/82     
Routed partition 80/82     
Routed partition 81/82     
Routed partition 82/82     

Number of wires with overlap after iteration 0 = 9 of 50


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Iteration 0] Stage (MB): Used    2  Alloctr    2  Proc  187 
[Track Assign: Iteration 0] Total (MB): Used  144  Alloctr  146  Proc 2201 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/83      
Routed partition 3/83      
Routed partition 3/83      
Routed partition 4/83      
Routed partition 5/83      
Routed partition 6/83      
Routed partition 7/83      
Routed partition 8/83      
Routed partition 9/83      
Routed partition 10/83     
Routed partition 11/83     
Routed partition 12/83     
Routed partition 13/83     
Routed partition 14/83     
Routed partition 15/83     
Routed partition 16/83     
Routed partition 17/83     
Routed partition 18/83     
Routed partition 19/83     
Routed partition 20/83     
Routed partition 21/83     
Routed partition 23/83     
Routed partition 23/83     
Routed partition 24/83     
Routed partition 25/83     
Routed partition 26/83     
Routed partition 27/83     
Routed partition 28/83     
Routed partition 29/83     
Routed partition 30/83     
Routed partition 31/83     
Routed partition 32/83     
Routed partition 33/83     
Routed partition 34/83     
Routed partition 35/83     
Routed partition 36/83     
Routed partition 37/83     
Routed partition 38/83     
Routed partition 39/83     
Routed partition 40/83     
Routed partition 41/83     
Routed partition 42/83     
Routed partition 43/83     
Routed partition 44/83     
Routed partition 45/83     
Routed partition 46/83     
Routed partition 47/83     
Routed partition 48/83     
Routed partition 49/83     
Routed partition 50/83     
Routed partition 51/83     
Routed partition 52/83     
Routed partition 53/83     
Routed partition 54/83     
Routed partition 55/83     
Routed partition 56/83     
Routed partition 57/83     
Routed partition 58/83     
Routed partition 59/83     
Routed partition 60/83     
Routed partition 61/83     
Routed partition 62/83     
Routed partition 63/83     
Routed partition 65/83     
Routed partition 65/83     
Routed partition 66/83     
Routed partition 67/83     
Routed partition 68/83     
Routed partition 69/83     
Routed partition 70/83     
Routed partition 71/83     
Routed partition 72/83     
Routed partition 73/83     
Routed partition 74/83     
Routed partition 75/83     
Routed partition 76/83     
Routed partition 77/83     
Routed partition 78/83     
Routed partition 79/83     
Routed partition 80/83     
Routed partition 81/83     
Routed partition 82/83     
Routed partition 83/83     

Assign Vertical partitions, iteration 1
Routed partition 1/82      
Routed partition 2/82      
Routed partition 3/82      
Routed partition 4/82      
Routed partition 5/82      
Routed partition 6/82      
Routed partition 7/82      
Routed partition 8/82      
Routed partition 9/82      
Routed partition 10/82     
Routed partition 11/82     
Routed partition 12/82     
Routed partition 13/82     
Routed partition 14/82     
Routed partition 16/82     
Routed partition 16/82     
Routed partition 17/82     
Routed partition 18/82     
Routed partition 19/82     
Routed partition 20/82     
Routed partition 21/82     
Routed partition 22/82     
Routed partition 23/82     
Routed partition 24/82     
Routed partition 25/82     
Routed partition 26/82     
Routed partition 27/82     
Routed partition 28/82     
Routed partition 29/82     
Routed partition 30/82     
Routed partition 31/82     
Routed partition 32/82     
Routed partition 33/82     
Routed partition 34/82     
Routed partition 35/82     
Routed partition 36/82     
Routed partition 37/82     
Routed partition 38/82     
Routed partition 39/82     
Routed partition 40/82     
Routed partition 41/82     
Routed partition 42/82     
Routed partition 43/82     
Routed partition 44/82     
Routed partition 45/82     
Routed partition 46/82     
Routed partition 47/82     
Routed partition 48/82     
Routed partition 49/82     
Routed partition 50/82     
Routed partition 51/82     
Routed partition 52/82     
Routed partition 53/82     
Routed partition 54/82     
Routed partition 55/82     
Routed partition 56/82     
Routed partition 57/82     
Routed partition 58/82     
Routed partition 59/82     
Routed partition 60/82     
Routed partition 61/82     
Routed partition 62/82     
Routed partition 63/82     
Routed partition 64/82     
Routed partition 65/82     
Routed partition 66/82     
Routed partition 67/82     
Routed partition 68/82     
Routed partition 69/82     
Routed partition 70/82     
Routed partition 71/82     
Routed partition 72/82     
Routed partition 73/82     
Routed partition 74/82     
Routed partition 75/82     
Routed partition 76/82     
Routed partition 77/82     
Routed partition 78/82     
Routed partition 79/82     
Routed partition 80/82     
Routed partition 81/82     
Routed partition 82/82     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Track Assign: Iteration 1] Stage (MB): Used    2  Alloctr    2  Proc  202 
[Track Assign: Iteration 1] Total (MB): Used  144  Alloctr  146  Proc 2216 

Number of wires with overlap after iteration 1 = 1 of 34


Wire length and via report:
---------------------------
Number of M1 wires: 5 		  : 0
Number of MINT1 wires: 19 		 V1_0: 32
Number of MINT2 wires: 7 		 VINT1_0: 13
Number of MINT3 wires: 3 		 VINT2_0: 7
Number of MINT4 wires: 0 		 VINT3_0: 0
Number of MINT5 wires: 0 		 VINT4_0: 0
Number of MSMG1 wires: 0 		 VINT5_0: 0
Number of MSMG2 wires: 0 		 VSMG1_0: 0
Number of MSMG3 wires: 0 		 VSMG2_0: 0
Number of MSMG4 wires: 0 		 VSMG3_0: 0
Number of MSMG5 wires: 0 		 VSMG4_0: 0
Number of MG1 wires: 0 		 VSMG5_0: 0
Number of MG2 wires: 0 		 VG1_0: 0
Total number of wires: 34 		 vias: 52

Total M1 wire length: 0.3
Total MINT1 wire length: 4.7
Total MINT2 wire length: 1.7
Total MINT3 wire length: 0.8
Total MINT4 wire length: 0.0
Total MINT5 wire length: 0.0
Total MSMG1 wire length: 0.0
Total MSMG2 wire length: 0.0
Total MSMG3 wire length: 0.0
Total MSMG4 wire length: 0.0
Total MSMG5 wire length: 0.0
Total MG1 wire length: 0.0
Total MG2 wire length: 0.0
Total wire length: 7.5

Longest M1 wire length: 0.1
Longest MINT1 wire length: 0.4
Longest MINT2 wire length: 0.6
Longest MINT3 wire length: 0.4
Longest MINT4 wire length: 0.0
Longest MINT5 wire length: 0.0
Longest MSMG1 wire length: 0.0
Longest MSMG2 wire length: 0.0
Longest MSMG3 wire length: 0.0
Longest MSMG4 wire length: 0.0
Longest MSMG5 wire length: 0.0
Longest MG1 wire length: 0.0
Longest MG2 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Track Assign: Done] Stage (MB): Used    1  Alloctr    1  Proc  202 
[Track Assign: Done] Total (MB): Used  143  Alloctr  144  Proc 2216 
Skip detail route
Updating the database ...
1
Done with CCD-tns prior to Phase III of datapath opto
Information: Freeing timing information from routing. (ZRT-574)
Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/clock_opt_opto.design'. (TIM-125)
Begin building search trees for block MulDiv:MulDiv/clock_opt_opto.design
Done building search trees for block MulDiv:MulDiv/clock_opt_opto.design (time 0s)
Information: Design MulDiv has 5764 nets, 0 global routed, 116 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (62976 62976)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Information: The RC mode used is CTO(RDE) for design 'MulDiv'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5762, routed nets = 116, across physical hierarchy nets = 0, parasitics cached nets = 5762, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled

npo-clock-opt optimization Phase 8 Iter  1         23.20       23.20      0.00         4       0.002  28195964.00           0.007       857
Information: Design Average RC for design MulDiv  (NEX-011)
Information: r = 39.418938 ohm/um, via_r = 3.392460 ohm/cut, c = 0.084235 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 35.438812 ohm/um, via_r = 3.334048 ohm/cut, c = 0.086225 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)

Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
npo-clock-opt optimization Phase 9 Iter  1         23.20       23.20      0.00         3       0.002  28195964.00           0.008       857
npo-clock-opt optimization Phase 9 Iter  2         23.20       23.20      0.00         3       0.002  28195964.00           0.008       857
npo-clock-opt optimization Phase 9 Iter  3         23.20       23.20      0.00         3       0.002  28195964.00           0.008       857

CCL: Total Usage Adjustment : 1
INFO: Derive row count 20 from GR congestion map (83/4)
INFO: Derive col count 20 from GR congestion map (82/4)
Convert timing mode ...
npo-clock-opt optimization Phase 10 Iter  1        23.20       23.20      0.00         3       0.002  28195964.00           0.008       857
npo-clock-opt optimization Phase 10 Iter  2        23.20       23.20      0.00         3       0.002  28221086.00           0.008       857
npo-clock-opt optimization Phase 10 Iter  3        23.20       23.20      0.00         3       0.002  28241568.00           0.008       857
npo-clock-opt optimization Phase 10 Iter  4        23.20       23.20      0.00         3       0.002  28241568.00           0.008       857
npo-clock-opt optimization Phase 10 Iter  5         6.64        6.64      0.00         3       0.002  28323460.00           0.009       857
npo-clock-opt optimization Phase 10 Iter  6         0.00        0.00      0.00         3       0.002  28396268.00           0.009       857
npo-clock-opt optimization Phase 10 Iter  7         0.00        0.00      0.00         3       0.002  28396268.00           0.009       857
npo-clock-opt optimization Phase 10 Iter  8         0.00        0.00      0.00         3       0.002  28396268.00           0.009       857
npo-clock-opt optimization Phase 10 Iter  9         0.00        0.00      0.00         3       0.002  28396268.00           0.009       857
npo-clock-opt optimization Phase 10 Iter 10         0.00        0.00      0.00         3       0.002  28396268.00           0.009       857
npo-clock-opt optimization Phase 10 Iter 11         0.00        0.00      0.00         3       0.002  28396268.00           0.009       857
npo-clock-opt optimization Phase 10 Iter 12         0.00        0.00      0.00         3       0.002  28396268.00           0.009       857
npo-clock-opt optimization Phase 10 Iter 13         0.00        0.00      0.00         3       0.002  28396268.00           0.009       857
npo-clock-opt optimization Phase 10 Iter 14         0.00        0.00      0.00         3       0.002  28396268.00           0.009       857
npo-clock-opt optimization Phase 10 Iter 15         0.00        0.00      0.00         3       0.002  28396268.00           0.009       857
npo-clock-opt optimization Phase 10 Iter 16         0.00        0.00      0.00         3       0.002  28396268.00           0.009       857
npo-clock-opt optimization Phase 10 Iter 17         0.00        0.00      0.00         3       0.002  28396268.00           0.009       857
npo-clock-opt optimization Phase 10 Iter 18         0.00        0.00      0.00         3       0.002  28396268.00           0.009       857
npo-clock-opt optimization Phase 10 Iter 19         0.00        0.00      0.00         3       0.002  28396268.00           0.009       857
npo-clock-opt optimization Phase 10 Iter 20         0.00        0.00      0.00         3       0.002  28396268.00           0.010       857
npo-clock-opt optimization Phase 10 Iter 21         0.00        0.00      0.00         3       0.002  28396268.00           0.010       857
npo-clock-opt optimization Phase 10 Iter 22         0.00        0.00      0.00         3       0.002  28396268.00           0.010       857
npo-clock-opt optimization Phase 10 Iter 23         0.00        0.00      0.00         3       0.002  28396268.00           0.010       857
npo-clock-opt optimization Phase 10 Iter 24         0.00        0.00      0.00         3       0.002  28396268.00           0.010       857
npo-clock-opt optimization Phase 10 Iter 25         0.00        0.00      0.00         3       0.002  28396268.00           0.010       857
npo-clock-opt optimization Phase 10 Iter 26         0.00        0.00      0.00         3       0.002  28396268.00           0.010       857
npo-clock-opt optimization Phase 10 Iter 27         0.00        0.00      0.00         3       0.002  28396268.00           0.010       857
npo-clock-opt optimization Phase 10 Iter 28         0.00        0.00      0.00         3       0.002  28396268.00           0.010       857

INFO: Enable clock_slack updates.
Information: Creating classic rule checker.
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 108 total shapes.
Layer MINT1: cached 0 shapes out of 152 total shapes.
Layer MINT2: cached 0 shapes out of 374 total shapes.
Cached 2745 vias out of 12671 total vias.
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
npo-clock-opt optimization Phase 11 Iter  1         0.00        0.00      0.00         3       0.002  28396268.00           0.010       857
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
INFO: Disable clock_slack updates.

npo-clock-opt optimization Phase 12 Iter  1         0.00        0.00      0.00         3       0.002  28396268.00           0.010       857

npo-clock-opt optimization Phase 13 Iter  1         0.00        0.00      0.00         3       0.002  28259846.00           0.010       857
Information: Design Fusion Restructuring targeted 5015 cells out of which 110 are not optimizable. (OPT-800)
Information: Restored 0 timer status, 227 app options, 5 tcl gvars, 0 env vars

npo-clock-opt optimization Phase 14 Iter  1         0.00        0.00      0.00         3       0.002  28230164.00           0.010       857
Layer bins has 1 layers:
--------------------------------------------
Layer bin    = 0
Routing rule = { MinLayer = MSMG1(15)  MaxLayer = MSMG5(23)  MaxVoltg = uninit }
Delay per mm = [0.135 0.115]
Stage delay  = [0.007812 0.005536] (ns)
Stage length = [58 48] (um)
Demand cost  = 1.000000
--------------------------------------------
APS-LA[ 1 ]: 0 block nets demoted in bin 0 (9 - 9) 

npo-clock-opt optimization Phase 15 Iter  1         0.00        0.00      0.00         3       0.002  28230164.00           0.011       857
Layer bins has 1 layers:
--------------------------------------------
Layer bin    = 0
Routing rule = { MinLayer = MSMG1(15)  MaxLayer = MSMG5(23)  MaxVoltg = uninit }
Delay per mm = [0.135 0.115]
Stage delay  = [0.007812 0.005536] (ns)
Stage length = [58 48] (um)
Demand cost  = 1.000000
--------------------------------------------
CCL: Total Usage Adjustment : 1
INFO: Derive row count 20 from GR congestion map (83/4)
INFO: Derive col count 20 from GR congestion map (82/4)
Convert timing mode ...
APS-LP[ 1 ]: Congestion map has been initialized.
APS-LP[ 1 ]: Limited TNS improvement, skip congestion update ...
APS-LP[ 1 ]: 0 block nets promoted to bin 0 (9 - 9)

npo-clock-opt optimization Phase 16 Iter  1         0.00        0.00      0.00         3       0.002  28230164.00           0.011       857
Layer bins has 1 layers:
--------------------------------------------
Layer bin    = 0
Routing rule = { MinLayer = MSMG1(15)  MaxLayer = MSMG5(23)  MaxVoltg = uninit }
Delay per mm = [0.135 0.115]
Stage delay  = [0.007812 0.005536] (ns)
Stage length = [58 48] (um)
Demand cost  = 1.000000
--------------------------------------------
APS-LA[ 1 ]: 0 block nets demoted in bin 0 (9 - 9) 

Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
npo-clock-opt optimization Phase 17 Iter  1         0.00        0.00      0.00         3       0.002  28230164.00           0.011       857

INFO: Enable clock_slack updates.
Information: Creating classic rule checker.
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 108 total shapes.
Layer MINT1: cached 0 shapes out of 152 total shapes.
Layer MINT2: cached 0 shapes out of 374 total shapes.
Cached 2745 vias out of 12671 total vias.
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
npo-clock-opt optimization Phase 18 Iter  1         0.00        0.00      0.00         3       0.002  28140438.00           0.011       857
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
INFO: Disable clock_slack updates.

npo-clock-opt optimization Phase 19 Iter  1         0.00        0.00      0.00         3       0.002  28140438.00           0.011       857
npo-clock-opt optimization Phase 19 Iter  2         0.00        0.00      0.00         3       0.002  28117452.00           0.011       857

npo-clock-opt optimization Phase 20 Iter  1         0.00        0.00   2009.83         3       0.002  28107170.00           0.011       857
npo-clock-opt optimization Phase 20 Iter  2         0.00        0.00   2009.83         3       0.002  28107170.00           0.011       857
npo-clock-opt optimization Phase 20 Iter  3         0.00        0.00     59.54         3       0.002  29343424.00           0.011       857
npo-clock-opt optimization Phase 20 Iter  4         0.00        0.00     59.54         3       0.002  29343424.00           0.011       857

npo-clock-opt optimization Phase 21 Iter  1         0.00        0.00      0.00         3       0.002  29343424.00           0.011       857
Warning: No tie cell is available for constant fixing. (OPT-200)

npo-clock-opt optimization Phase 22 Iter  1         0.00        0.00      0.00         3       0.002  29343424.00           0.011       857
Number of feedthrough buffers added 0

npo-clock-opt optimization Phase 23 Iter  1         0.00        0.00      0.00         3       0.002  29343424.00           0.011       857
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 108 total shapes.
Layer MINT1: cached 0 shapes out of 152 total shapes.
Layer MINT2: cached 0 shapes out of 374 total shapes.
Cached 2745 vias out of 12671 total vias.

Legalizing Top Level Design MulDiv ... 
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Information: Creating classic rule checker.
=====> Processed 42 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     3901.69         5512        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   5512
number of references:                42
number of site rows:                 81
number of locations attempted:   130563
number of locations failed:       17625  (13.5%)

Legality of references at locations:
20 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   287       5492      1807 ( 32.9%)       2923      1378 ( 47.1%)  FA_X1
   438       7264      1337 ( 18.4%)       3761      1181 ( 31.4%)  XNOR2_X1
   214       4173      1436 ( 34.4%)       1781       975 ( 54.7%)  SDFFSNQ_X1
   210       5902      1185 ( 20.1%)       2347       956 ( 40.7%)  CLKBUF_X1
   863      12465      1060 (  8.5%)       6361       774 ( 12.2%)  NAND2_X1
   409       6162       675 ( 11.0%)       2887       464 ( 16.1%)  NOR2_X1
   156       2719       473 ( 17.4%)       1458       392 ( 26.9%)  XOR2_X1
   386       6463       526 (  8.1%)       2988       315 ( 10.5%)  OAI21_X1
   121       2060       399 ( 19.4%)       1316       311 ( 23.6%)  NAND4_X1
   286       4801       413 (  8.6%)       2532       257 ( 10.2%)  AOI21_X1

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   214       4173      1436 ( 34.4%)       1781       975 ( 54.7%)  SDFFSNQ_X1
   287       5492      1807 ( 32.9%)       2923      1378 ( 47.1%)  FA_X1
     9        296        76 ( 25.7%)        167        76 ( 45.5%)  NOR2_X2
    24        765       167 ( 21.8%)        289       144 ( 49.8%)  CLKBUF_X2
   210       5902      1185 ( 20.1%)       2347       956 ( 40.7%)  CLKBUF_X1
    12        218        48 ( 22.0%)        170        48 ( 28.2%)  NAND2_X2
   438       7264      1337 ( 18.4%)       3761      1181 ( 31.4%)  XNOR2_X1
    58       1159       234 ( 20.2%)        652       177 ( 27.1%)  NAND3_X1
   121       2060       399 ( 19.4%)       1316       311 ( 23.6%)  NAND4_X1
   156       2719       473 ( 17.4%)       1458       392 ( 26.9%)  XOR2_X1

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        5397 (40976 total sites)
avg row height over cells:        0.768 um
rms cell displacement:            0.131 um ( 0.17 row height)
rms weighted cell displacement:   0.131 um ( 0.17 row height)
max cell displacement:            1.344 um ( 1.75 row height)
avg cell displacement:            0.037 um ( 0.05 row height)
avg weighted cell displacement:   0.037 um ( 0.05 row height)
number of cells moved:              737
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U4656 (FA_X1)
  Input location: (32.896,46.848)
  Legal location: (31.552,46.848)
  Displacement:   1.344 um ( 1.75 row height)
Cell: copt_h_inst_6684 (CLKBUF_X1)
  Input location: (13.824,34.123)
  Legal location: (12.672,34.56)
  Displacement:   1.232 um ( 1.60 row height)
Cell: copt_h_inst_6683 (CLKBUF_X2)
  Input location: (13.824,34.123)
  Legal location: (13.568,35.328)
  Displacement:   1.232 um ( 1.60 row height)
Cell: copt_h_inst_6685 (CLKBUF_X1)
  Input location: (13.824,34.123)
  Legal location: (12.672,33.792)
  Displacement:   1.199 um ( 1.56 row height)
Cell: copt_h_inst_6686 (CLKBUF_X1)
  Input location: (13.824,34.123)
  Legal location: (13.696,33.024)
  Displacement:   1.106 um ( 1.44 row height)
Cell: U3777 (XNOR2_X1)
  Input location: (37.248,46.848)
  Legal location: (36.224,46.848)
  Displacement:   1.024 um ( 1.33 row height)
Cell: U6966 (XNOR2_X1)
  Input location: (56.192,45.312)
  Legal location: (57.216,45.312)
  Displacement:   1.024 um ( 1.33 row height)
Cell: copt_h_inst_6808 (CLKBUF_X1)
  Input location: (46.156,25.625)
  Legal location: (45.248,25.344)
  Displacement:   0.950 um ( 1.24 row height)
Cell: copt_h_inst_6818 (CLKBUF_X1)
  Input location: (2.304,8.031)
  Legal location: (3.136,8.448)
  Displacement:   0.931 um ( 1.21 row height)
Cell: SGI25_6614 (INV_X1)
  Input location: (25.024,49.92)
  Legal location: (24.128,49.92)
  Displacement:   0.896 um ( 1.17 row height)

Information: The net parasitics of block MulDiv are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/clock_opt_opto.design'. (TIM-125)
Information: Design MulDiv has 5965 nets, 0 global routed, 116 detail routed. (NEX-024)
Information: The RC mode used is CTO(RDE) for design 'MulDiv'. (NEX-022)
Information: Design Average RC for design MulDiv  (NEX-011)
Information: r = 39.418938 ohm/um, via_r = 3.392460 ohm/cut, c = 0.084276 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 35.437477 ohm/um, via_r = 3.334019 ohm/cut, c = 0.086238 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5963, routed nets = 116, across physical hierarchy nets = 0, parasitics cached nets = 5963, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled

Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
npo-clock-opt optimization Phase 24 Iter  1         0.00        0.00      0.00         3       0.002  29343424.00           0.012       857
npo-clock-opt optimization Phase 24 Iter  2         0.00        0.00      0.00         3       0.002  29343424.00           0.012       857
npo-clock-opt optimization Phase 24 Iter  3         0.00        0.00      0.00         3       0.002  29343424.00           0.012       857
npo-clock-opt optimization Phase 24 Iter  4         0.00        0.00      0.00         3       0.002  29343424.00           0.012       857
npo-clock-opt optimization Phase 24 Iter  5         0.00        0.00      0.00         3       0.002  29343424.00           0.012       857
npo-clock-opt optimization Phase 24 Iter  6         0.00        0.00      0.00         3       0.002  29343424.00           0.012       857
npo-clock-opt optimization Phase 24 Iter  7         0.00        0.00      0.00         3       0.002  29343424.00           0.012       857
npo-clock-opt optimization Phase 24 Iter  8         0.00        0.00      0.00         3       0.002  29343424.00           0.012       857
npo-clock-opt optimization Phase 24 Iter  9         0.00        0.00      0.00         3       0.002  29343424.00           0.012       857
npo-clock-opt optimization Phase 24 Iter 10         0.00        0.00      0.00         3       0.002  29343424.00           0.012       857
npo-clock-opt optimization Phase 24 Iter 11         0.00        0.00      0.00         3       0.002  29343424.00           0.012       857
npo-clock-opt optimization Phase 24 Iter 12         0.00        0.00      0.00         3       0.002  29343424.00           0.012       857
npo-clock-opt optimization Phase 24 Iter 13         0.00        0.00      0.00         3       0.002  29343424.00           0.012       857
npo-clock-opt optimization Phase 24 Iter 14         0.00        0.00      0.00         3       0.002  29343424.00           0.012       857
npo-clock-opt optimization Phase 24 Iter 15         0.00        0.00      0.00         3       0.002  29343424.00           0.012       857
npo-clock-opt optimization Phase 24 Iter 16         0.00        0.00      0.00         3       0.002  29343424.00           0.012       857
npo-clock-opt optimization Phase 24 Iter 17         0.00        0.00      0.00         3       0.002  29343424.00           0.012       857

npo-clock-opt optimization Phase 25 Iter  1         0.00        0.00      0.00         3       0.002  29343424.00           0.012       857
Layer bins has 1 layers:
--------------------------------------------
Layer bin    = 0
Routing rule = { MinLayer = MSMG1(15)  MaxLayer = MSMG5(23)  MaxVoltg = uninit }
Delay per mm = [0.135 0.115]
Stage delay  = [0.007812 0.005536] (ns)
Stage length = [58 48] (um)
Demand cost  = 1.000000
--------------------------------------------
APS-LA[ 1 ]: 0 block nets demoted in bin 0 (9 - 9) 

npo-clock-opt optimization Phase 26 Iter  1         0.00        0.00      0.00         3       0.002  29343424.00           0.012       857
Running CCD-wnsh_power_latch_phase2
xform.liba_use_cache 0
Information: CTS will work on the following scenarios. (CTS-101)
   mode_norm.slow.RCmax	(Mode: mode_norm.slow.RCmax; Corner: mode_norm.slow.RCmax)
   mode_norm.worst_low.RCmax	(Mode: mode_norm.worst_low.RCmax; Corner: mode_norm.worst_low.RCmax)
   mode_norm.fast.RCmin_bc	(Mode: mode_norm.fast.RCmin_bc; Corner: mode_norm.fast.RCmin_bc)
Information: CTS will work on all clocks in active scenarios, including 3 master clocks and 0 generated clocks. (CTS-107)
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.common.power_aware_pruning = false

Buffer/Inverter reference list for clock tree synthesis:
   NanGate_15nm_OCL/BUF_X1
   NanGate_15nm_OCL/BUF_X2
   NanGate_15nm_OCL/BUF_X4
   NanGate_15nm_OCL/BUF_X8
   NanGate_15nm_OCL/BUF_X12
   NanGate_15nm_OCL/BUF_X16
   NanGate_15nm_OCL/CLKBUF_X1
   NanGate_15nm_OCL/CLKBUF_X2
   NanGate_15nm_OCL/CLKBUF_X4
   NanGate_15nm_OCL/CLKBUF_X8
   NanGate_15nm_OCL/CLKBUF_X12
   NanGate_15nm_OCL/CLKBUF_X16
   NanGate_15nm_OCL/INV_X1
   NanGate_15nm_OCL/INV_X2
   NanGate_15nm_OCL/INV_X4
   NanGate_15nm_OCL/INV_X8
   NanGate_15nm_OCL/INV_X12
   NanGate_15nm_OCL/INV_X16

ICG reference list:
   NanGate_15nm_OCL/CLKGATETST_X1


register reference list:
   NanGate_15nm_OCL/DFFRNQ_X1
   NanGate_15nm_OCL/DFFSNQ_X1
   NanGate_15nm_OCL/LHQ_X1
   NanGate_15nm_OCL/SDFFRNQ_X1
   NanGate_15nm_OCL/SDFFSNQ_X1

Information: 'mode_norm.worst_low.RCmax' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (62976 62976)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Creating classic rule checker.
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 108 total shapes.
Layer MINT1: cached 0 shapes out of 152 total shapes.
Layer MINT2: cached 0 shapes out of 374 total shapes.
Cached 2745 vias out of 12671 total vias.
Information: Initializing classic cellmap without advanced rules enabled
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled
CCD initialization runtime: cpu 0.285740, elapsed 0.285055, speed up 1.002403.

CCD-Info: App options set by user
   ccd.post_route_buffer_removal = true
   clock_opt.flow.optimize_ndr = false
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CCD: using 8 threads
CTSSC route status detected: clock (VR 0, GR 0, DR 827), data (VR 5848, GR 0, DR 0); stage = preroute, isPostRoute = FALSE
Total power = 0.058687, Leakage = 0.058687, Internal = 0.000000, Switching = 0.000000

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 0.135034, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -59.539528, TNHS = -59.539528, NHVP = 1

    Scenario mode_norm.slow.RCmax  WNS = 45.238197, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = 0.135034, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc  WNHS = -59.539528, TNHS = -59.539527, NHVP = 1
    Scenario mode_norm.slow.RCmax
       Path Group clock  WNS = 45.238197, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 101.594452, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 110.981552, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group clock  WNS = 0.135034, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 62.895657, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 89.871971, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group clock  WNHS = -59.539528, TNHS = -59.539528, NHVP = 1
       Path Group REGIN  WNHS = 106.906631, TNHS = 0.000000, NHVP = 0
       Path Group REGOUT  WNHS = 111.407379, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.135, TNS = 0.000, NVP = 0, WNHS = -59.540, TNHS = -59.540, NHVP = 1
CCD-QoR: Area: Clock Repeater Area (count) = 28.36 (110), Clock std Cell Area (count) = 32.54 (115), Flop Area (count) = 315.56 (214), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.058687, Leakage = 0.058687, Internal = 0.000000, Switching = 0.000000

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          0
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          0
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     1.3433

-------------------------------------------------


CCD: After CG based optimization:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 0.135034, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -59.539528, TNHS = -59.539528, NHVP = 1

    Scenario mode_norm.slow.RCmax  WNS = 45.238197, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = 0.135034, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc  WNHS = -59.539528, TNHS = -59.539527, NHVP = 1
    Scenario mode_norm.slow.RCmax
       Path Group clock  WNS = 45.238197, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 101.594452, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 110.981552, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group clock  WNS = 0.135034, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 62.895657, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 89.871971, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group clock  WNHS = -59.539528, TNHS = -59.539528, NHVP = 1
       Path Group REGIN  WNHS = 106.906631, TNHS = 0.000000, NHVP = 0
       Path Group REGOUT  WNHS = 111.407379, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.135, TNS = 0.000, NVP = 0, WNHS = -59.540, TNHS = -59.540, NHVP = 1
CCD-QoR: Area: Clock Repeater Area (count) = 28.36 (110), Clock std Cell Area (count) = 32.54 (115), Flop Area (count) = 315.56 (214), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.058687, Leakage = 0.058687, Internal = 0.000000, Switching = 0.000000

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          0
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          0
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     1.0000

-------------------------------------------------


CCD: After SC THS sizedown optimization:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 0.135034, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -59.539528, TNHS = -59.539528, NHVP = 1

    Scenario mode_norm.slow.RCmax  WNS = 45.238197, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = 0.135034, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc  WNHS = -59.539528, TNHS = -59.539527, NHVP = 1
    Scenario mode_norm.slow.RCmax
       Path Group clock  WNS = 45.238197, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 101.594452, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 110.981552, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group clock  WNS = 0.135034, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 62.895657, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 89.871971, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group clock  WNHS = -59.539528, TNHS = -59.539528, NHVP = 1
       Path Group REGIN  WNHS = 106.906631, TNHS = 0.000000, NHVP = 0
       Path Group REGOUT  WNHS = 111.407379, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.135, TNS = 0.000, NVP = 0, WNHS = -59.540, TNHS = -59.540, NHVP = 1
CCD-QoR: Area: Clock Repeater Area (count) = 28.36 (110), Clock std Cell Area (count) = 32.54 (115), Flop Area (count) = 315.56 (214), Latch Area (count) = 0.00 (0)

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          0
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          0
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     1.0000

-------------------------------------------------


CCD: After SC THS sizeup optimization:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 0.135034, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -59.539528, TNHS = -59.539528, NHVP = 1

    Scenario mode_norm.slow.RCmax  WNS = 45.238197, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = 0.135034, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc  WNHS = -59.539528, TNHS = -59.539527, NHVP = 1
    Scenario mode_norm.slow.RCmax
       Path Group clock  WNS = 45.238197, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 101.594452, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 110.981552, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group clock  WNS = 0.135034, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 62.895657, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 89.871971, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group clock  WNHS = -59.539528, TNHS = -59.539528, NHVP = 1
       Path Group REGIN  WNHS = 106.906631, TNHS = 0.000000, NHVP = 0
       Path Group REGOUT  WNHS = 111.407379, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.135, TNS = 0.000, NVP = 0, WNHS = -59.540, TNHS = -59.540, NHVP = 1
CCD-QoR: Area: Clock Repeater Area (count) = 28.36 (110), Clock std Cell Area (count) = 32.54 (115), Flop Area (count) = 315.56 (214), Latch Area (count) = 0.00 (0)

CCD: After SC THS cluster-buffer optimization:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 0.135034, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -59.539528, TNHS = -59.539528, NHVP = 1

    Scenario mode_norm.slow.RCmax  WNS = 45.238197, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = 0.135034, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc  WNHS = -59.539528, TNHS = -59.539527, NHVP = 1
    Scenario mode_norm.slow.RCmax
       Path Group clock  WNS = 45.238197, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 101.594452, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 110.981552, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group clock  WNS = 0.135034, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 62.895657, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 89.871971, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group clock  WNHS = -59.539528, TNHS = -59.539528, NHVP = 1
       Path Group REGIN  WNHS = 106.906631, TNHS = 0.000000, NHVP = 0
       Path Group REGOUT  WNHS = 111.407379, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.135, TNS = 0.000, NVP = 0, WNHS = -59.540, TNHS = -59.540, NHVP = 1
CCD-QoR: Area: Clock Repeater Area (count) = 28.36 (110), Clock std Cell Area (count) = 32.54 (115), Flop Area (count) = 315.56 (214), Latch Area (count) = 0.00 (0)

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          0
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          0
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     1.0000

-------------------------------------------------


CCD: After SC THS partial-buffer optimization:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 0.135034, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -59.539528, TNHS = -59.539528, NHVP = 1

    Scenario mode_norm.slow.RCmax  WNS = 45.238197, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = 0.135034, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc  WNHS = -59.539528, TNHS = -59.539527, NHVP = 1
    Scenario mode_norm.slow.RCmax
       Path Group clock  WNS = 45.238197, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 101.594452, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 110.981552, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group clock  WNS = 0.135034, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 62.895657, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 89.871971, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group clock  WNHS = -59.539528, TNHS = -59.539528, NHVP = 1
       Path Group REGIN  WNHS = 106.906631, TNHS = 0.000000, NHVP = 0
       Path Group REGOUT  WNHS = 111.407379, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.135, TNS = 0.000, NVP = 0, WNHS = -59.540, TNHS = -59.540, NHVP = 1
CCD-QoR: Area: Clock Repeater Area (count) = 28.36 (110), Clock std Cell Area (count) = 32.54 (115), Flop Area (count) = 315.56 (214), Latch Area (count) = 0.00 (0)
2,2|2,2|2,2|1,1|1,1|1,1|1,1|1,1|2,2|1,1|2,2|2,2|1,1,2|1,1|1,1|1,1|0,1|1,1|1,1|2,2|1,1|2,2|1,1|
    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =        314
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =        282
	# Failed main graph committ          =          2
	# Successful main graph commit      =         30
	# Subgraph evaluation success rate in percent =     0.1019
	# Sg2Main acceptance ratio in percent      =     0.9375
	# NumCTCells changed               =          0

	# Number of cells sized                =         31
	# Number of cells added                =          0
	# Number of cells removed                =          0

	# Total CPU time                  = 00h:00m:13s
	# Total elapsed time              = 00h:00m:02s
	# Flow total speed up             =     5.5800
	# Commit CPU time                 = 00h:00m:05s
	# Commit elapsed time             = 00h:00m:00s
	# Commit speed up                 =     6.5807
	# Generator CPU time              = 00h:00m:00s
	# Generator elapsed time          = 00h:00m:00s
	# Generator speed up              =     1.0001
	# Filter CPU time                 = 00h:00m:03s
	# Filter elapsed time             = 00h:00m:00s
	# Filter speed up                 =     6.2071
	# Sg CPU time                     = 00h:00m:03s
	# Sg elapsed time                 = 00h:00m:00s
	# Sg speed up                     =     5.9118
	# The rest of flow speed up       =     5.0387

-------------------------------------------------


CCD: After power optimization:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 0.197530, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -59.539528, TNHS = -61.675205, NHVP = 8

    Scenario mode_norm.slow.RCmax  WNS = 45.257271, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = 0.197530, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc  WNHS = -59.539528, TNHS = -61.675206, NHVP = 8
    Scenario mode_norm.slow.RCmax
       Path Group clock  WNS = 45.257271, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 103.158478, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 111.447754, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group clock  WNS = 0.197530, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 64.555046, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 90.547501, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group clock  WNHS = -59.539528, TNHS = -61.675207, NHVP = 8
       Path Group REGIN  WNHS = 106.356804, TNHS = 0.000000, NHVP = 0
       Path Group REGOUT  WNHS = 110.243896, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.198, TNS = 0.000, NVP = 0, WNHS = -59.540, TNHS = -61.675, NHVP = 8
CCD-QoR: Area: Clock Repeater Area (count) = 30.82 (110), Clock std Cell Area (count) = 35.00 (115), Flop Area (count) = 315.56 (214), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.058412, Leakage = 0.058412, Internal = 0.000000, Switching = 0.000000
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
 CCD flow runtime: cpu 14.364001, elapsed 2.759107, speed up 5.206032.
Mark clock trees...
Marking clock synthesized attributes

nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 108 total shapes.
Layer MINT1: cached 0 shapes out of 152 total shapes.
Layer MINT2: cached 0 shapes out of 374 total shapes.
Cached 2745 vias out of 12671 total vias.

Legalizing Top Level Design MulDiv ... 
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Information: Creating classic rule checker.
=====> Processed 40 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     3901.69         5512        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   5512
number of references:                40
number of site rows:                 81
number of locations attempted:   116365
number of locations failed:       13598  (11.7%)

Legality of references at locations:
20 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   287       5212      1697 ( 32.6%)       2739      1270 ( 46.4%)  FA_X1
   438       6896      1174 ( 17.0%)       3465       987 ( 28.5%)  XNOR2_X1
   863      11588       982 (  8.5%)       6115       683 ( 11.2%)  NAND2_X1
   214       3284       995 ( 30.3%)        957       495 ( 51.7%)  SDFFSNQ_X1
   409       5852       645 ( 11.0%)       2796       424 ( 15.2%)  NOR2_X1
   218       3022       538 ( 17.8%)        950       313 ( 32.9%)  CLKBUF_X1
   156       2623       428 ( 16.3%)       1410       347 ( 24.6%)  XOR2_X1
   121       1896       365 ( 19.3%)       1264       287 ( 22.7%)  NAND4_X1
   386       5621       425 (  7.6%)       2668       195 (  7.3%)  OAI21_X1
   286       4305       371 (  8.6%)       2390       192 (  8.0%)  AOI21_X1

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   287       5212      1697 ( 32.6%)       2739      1270 ( 46.4%)  FA_X1
   214       3284       995 ( 30.3%)        957       495 ( 51.7%)  SDFFSNQ_X1
    16        269        60 ( 22.3%)        184        59 ( 32.1%)  NOR3_X1
    28        310        60 ( 19.4%)         88        35 ( 39.8%)  CLKBUF_X2
   218       3022       538 ( 17.8%)        950       313 ( 32.9%)  CLKBUF_X1
     9        148        24 ( 16.2%)         79        24 ( 30.4%)  NOR2_X2
   438       6896      1174 ( 17.0%)       3465       987 ( 28.5%)  XNOR2_X1
   121       1896       365 ( 19.3%)       1264       287 ( 22.7%)  NAND4_X1
    12        202        36 ( 17.8%)        154        36 ( 23.4%)  NAND2_X2
   156       2623       428 ( 16.3%)       1410       347 ( 24.6%)  XOR2_X1

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        5397 (40976 total sites)
avg row height over cells:        0.768 um
rms cell displacement:            0.033 um ( 0.04 row height)
rms weighted cell displacement:   0.033 um ( 0.04 row height)
max cell displacement:            0.832 um ( 1.08 row height)
avg cell displacement:            0.002 um ( 0.00 row height)
avg weighted cell displacement:   0.002 um ( 0.00 row height)
number of cells moved:               36
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U2375 (INV_X1)
  Input location: (35.328,8.448)
  Legal location: (35.648,9.216)
  Displacement:   0.832 um ( 1.08 row height)
Cell: U5829 (NAND3_X1)
  Input location: (22.016,29.952)
  Legal location: (21.888,29.184)
  Displacement:   0.779 um ( 1.01 row height)
Cell: req_tag_reg_4_ (SDFFSNQ_X1)
  Input location: (44.288,0.768)
  Legal location: (44.416,1.536)
  Displacement:   0.779 um ( 1.01 row height)
Cell: U6285 (NAND2_X1)
  Input location: (35.776,25.344)
  Legal location: (35.84,24.576)
  Displacement:   0.771 um ( 1.00 row height)
Cell: SGI182_6604 (NOR3_X1)
  Input location: (25.984,29.952)
  Legal location: (25.92,30.72)
  Displacement:   0.771 um ( 1.00 row height)
Cell: SGI183_6605 (NOR2_X1)
  Input location: (25.728,29.952)
  Legal location: (25.792,29.184)
  Displacement:   0.771 um ( 1.00 row height)
Cell: copt_h_inst_6776 (CLKBUF_X4)
  Input location: (34.816,8.448)
  Legal location: (35.456,8.448)
  Displacement:   0.640 um ( 0.83 row height)
Cell: copt_h_inst_6777 (CLKBUF_X1)
  Input location: (34.496,8.448)
  Legal location: (33.856,8.448)
  Displacement:   0.640 um ( 0.83 row height)
Cell: copt_h_inst_6881 (CLKBUF_X1)
  Input location: (44.672,1.536)
  Legal location: (44.096,1.536)
  Displacement:   0.576 um ( 0.75 row height)
Cell: U2459 (INV_X1)
  Input location: (36.16,25.344)
  Legal location: (36.672,25.344)
  Displacement:   0.512 um ( 0.67 row height)

 CCD using TA only patch routing
Info:: Timing driven is turned off in route_group -all_clock_nets
Generating Timing information  
Design  Scenario mode_norm.slow.RCmax (Mode mode_norm.slow.RCmax Corner mode_norm.slow.RCmax)
Warning: Currnet dominant scnenario mode_norm.slow.RCmax for timing driven route  is different from dominant scenario for the previous timing driven route which is mode_norm.worst_low.RCmax. (ZRT-647)
Estimated unitRes/unitCap :
Layer M1 : Res  46.4286 ohm/um Cap  0.148637 ff/um
Layer MINT1 : Res  46.4286 ohm/um Cap  0.154683 ff/um
Layer MINT2 : Res  46.4286 ohm/um Cap  0.154827 ff/um
Layer MINT3 : Res  46.4286 ohm/um Cap  0.154839 ff/um
Layer MINT4 : Res  46.4286 ohm/um Cap  0.154828 ff/um
Layer MINT5 : Res  46.4286 ohm/um Cap  0.154674 ff/um
Layer MSMG1 : Res  8.03571 ohm/um Cap  0.196653 ff/um
Layer MSMG2 : Res  8.03571 ohm/um Cap  0.184306 ff/um
Layer MSMG3 : Res  8.03571 ohm/um Cap  0.18422 ff/um
Layer MSMG4 : Res  8.03571 ohm/um Cap  0.184207 ff/um
Layer MSMG5 : Res  8.03571 ohm/um Cap  0.184091 ff/um
Layer MG1 : Res  0.892857 ohm/um Cap  0.194736 ff/um
Layer MG2 : Res  0.892857 ohm/um Cap  0.177243 ff/um
Generating Timing information  ... Done
Information: The net parasitics of block MulDiv are cleared. (TIM-123)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MSMG5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  146  Alloctr  147  Proc 2216 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.crosstalk_driven                                 :	 false               
global.deterministic                                    :	 off                 
global.effort_level                                     :	 medium              
global.export_soft_congestion_maps                      :	 false               
global.timing_driven                                    :	 false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,63.23,63.74)
Number of routing layers = 13
layer M1, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT1, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT2, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT3, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT4, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT5, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MSMG1, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG2, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG3, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG4, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG5, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MG1, dir Hor, min width = 0.112, min space = 0.112 pitch = 0.224
layer MG2, dir Ver, min width = 0.112, min space = 0.112 pitch = 0.224
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  147  Alloctr  148  Proc 2216 
Warning: No existing global route is available for reuse in incremental global routing. (ZRT-586)
Net statistics:
Total number of nets     = 5966
Number of nets to route  = 116
Number of single or zero port nets = 1
Number of nets with min-layer-mode soft = 9
Number of nets with min-layer-mode soft-cost-low = 9
38 nets are partially connected,
 of which 38 are detail routed and 0 are global routed.
79 nets are fully connected,
 of which 79 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build All Nets] Total (MB): Used  149  Alloctr  151  Proc 2216 
Average gCell capacity  0.20	 on layer (1)	 M1
Average gCell capacity  10.68	 on layer (2)	 MINT1
Average gCell capacity  9.87	 on layer (3)	 MINT2
Average gCell capacity  11.75	 on layer (4)	 MINT3
Average gCell capacity  9.88	 on layer (5)	 MINT4
Average gCell capacity  11.76	 on layer (6)	 MINT5
Average gCell capacity  5.45	 on layer (7)	 MSMG1
Average gCell capacity  6.45	 on layer (8)	 MSMG2
Average gCell capacity  5.72	 on layer (9)	 MSMG3
Average gCell capacity  6.45	 on layer (10)	 MSMG4
Average gCell capacity  5.72	 on layer (11)	 MSMG5
Average gCell capacity  1.65	 on layer (12)	 MG1
Average gCell capacity  0.00	 on layer (13)	 MG2
Average number of tracks per gCell 12.06	 on layer (1)	 M1
Average number of tracks per gCell 12.01	 on layer (2)	 MINT1
Average number of tracks per gCell 12.06	 on layer (3)	 MINT2
Average number of tracks per gCell 12.01	 on layer (4)	 MINT3
Average number of tracks per gCell 12.06	 on layer (5)	 MINT4
Average number of tracks per gCell 12.01	 on layer (6)	 MINT5
Average number of tracks per gCell 6.90	 on layer (7)	 MSMG1
Average number of tracks per gCell 6.87	 on layer (8)	 MSMG2
Average number of tracks per gCell 6.90	 on layer (9)	 MSMG3
Average number of tracks per gCell 6.87	 on layer (10)	 MSMG4
Average number of tracks per gCell 6.90	 on layer (11)	 MSMG5
Average number of tracks per gCell 3.45	 on layer (12)	 MG1
Average number of tracks per gCell 3.45	 on layer (13)	 MG2
Number of gCells = 88478
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  150  Alloctr  152  Proc 2216 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    5  Proc    0 
[End of Build Data] Total (MB): Used  151  Alloctr  152  Proc 2216 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  183  Alloctr  184  Proc 2216 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  183  Alloctr  184  Proc 2216 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 7.63
Initial. Layer M1 wire length = 0.00
Initial. Layer MINT1 wire length = 6.74
Initial. Layer MINT2 wire length = 0.90
Initial. Layer MINT3 wire length = 0.00
Initial. Layer MINT4 wire length = 0.00
Initial. Layer MINT5 wire length = 0.00
Initial. Layer MSMG1 wire length = 0.00
Initial. Layer MSMG2 wire length = 0.00
Initial. Layer MSMG3 wire length = 0.00
Initial. Layer MSMG4 wire length = 0.00
Initial. Layer MSMG5 wire length = 0.00
Initial. Layer MG1 wire length = 0.00
Initial. Layer MG2 wire length = 0.00
Initial. Total Number of Contacts = 18
Initial. Via V1_0 count = 15
Initial. Via VINT1_0 count = 3
Initial. Via VINT2_0 count = 0
Initial. Via VINT3_0 count = 0
Initial. Via VINT4_0 count = 0
Initial. Via VINT5_0 count = 0
Initial. Via VSMG1_0 count = 0
Initial. Via VSMG2_0 count = 0
Initial. Via VSMG3_0 count = 0
Initial. Via VSMG4_0 count = 0
Initial. Via VSMG5_0 count = 0
Initial. Via VG1_0 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  183  Alloctr  184  Proc 2216 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 7.63
phase1. Layer M1 wire length = 0.00
phase1. Layer MINT1 wire length = 6.74
phase1. Layer MINT2 wire length = 0.90
phase1. Layer MINT3 wire length = 0.00
phase1. Layer MINT4 wire length = 0.00
phase1. Layer MINT5 wire length = 0.00
phase1. Layer MSMG1 wire length = 0.00
phase1. Layer MSMG2 wire length = 0.00
phase1. Layer MSMG3 wire length = 0.00
phase1. Layer MSMG4 wire length = 0.00
phase1. Layer MSMG5 wire length = 0.00
phase1. Layer MG1 wire length = 0.00
phase1. Layer MG2 wire length = 0.00
phase1. Total Number of Contacts = 18
phase1. Via V1_0 count = 15
phase1. Via VINT1_0 count = 3
phase1. Via VINT2_0 count = 0
phase1. Via VINT3_0 count = 0
phase1. Via VINT4_0 count = 0
phase1. Via VINT5_0 count = 0
phase1. Via VSMG1_0 count = 0
phase1. Via VSMG2_0 count = 0
phase1. Via VSMG3_0 count = 0
phase1. Via VSMG4_0 count = 0
phase1. Via VSMG5_0 count = 0
phase1. Via VG1_0 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  183  Alloctr  184  Proc 2216 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 7.63
phase2. Layer M1 wire length = 0.00
phase2. Layer MINT1 wire length = 6.74
phase2. Layer MINT2 wire length = 0.90
phase2. Layer MINT3 wire length = 0.00
phase2. Layer MINT4 wire length = 0.00
phase2. Layer MINT5 wire length = 0.00
phase2. Layer MSMG1 wire length = 0.00
phase2. Layer MSMG2 wire length = 0.00
phase2. Layer MSMG3 wire length = 0.00
phase2. Layer MSMG4 wire length = 0.00
phase2. Layer MSMG5 wire length = 0.00
phase2. Layer MG1 wire length = 0.00
phase2. Layer MG2 wire length = 0.00
phase2. Total Number of Contacts = 18
phase2. Via V1_0 count = 15
phase2. Via VINT1_0 count = 3
phase2. Via VINT2_0 count = 0
phase2. Via VINT3_0 count = 0
phase2. Via VINT4_0 count = 0
phase2. Via VINT5_0 count = 0
phase2. Via VSMG1_0 count = 0
phase2. Via VSMG2_0 count = 0
phase2. Via VSMG3_0 count = 0
phase2. Via VSMG4_0 count = 0
phase2. Via VSMG5_0 count = 0
phase2. Via VG1_0 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   36  Alloctr   37  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  183  Alloctr  184  Proc 2216 

Congestion utilization per direction:
Average vertical track utilization   =  0.60 %
Peak    vertical track utilization   = 28.57 %
Average horizontal track utilization =  0.47 %
Peak    horizontal track utilization = 16.33 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used  181  Alloctr  183  Proc 2216 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   35  Alloctr   36  Proc    0 
[GR: Done] Total (MB): Used  181  Alloctr  183  Proc 2216 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Global Routing] Total (MB): Used  178  Alloctr  179  Proc 2216 

Start track assignment

Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :	 false               

Printing options for 'route.track.*'
track.crosstalk_driven                                  :	 true                
track.timing_driven                                     :	 false               

Loading timing information to the router from design
Timing information loaded to the router.
Information: Using 8 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Read routes] Total (MB): Used  144  Alloctr  145  Proc 2216 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/83      
Routed partition 2/83      
Routed partition 3/83      
Routed partition 4/83      
Routed partition 5/83      
Routed partition 6/83      
Routed partition 7/83      
Routed partition 8/83      
Routed partition 9/83      
Routed partition 10/83     
Routed partition 11/83     
Routed partition 12/83     
Routed partition 13/83     
Routed partition 14/83     
Routed partition 15/83     
Routed partition 16/83     
Routed partition 17/83     
Routed partition 18/83     
Routed partition 19/83     
Routed partition 20/83     
Routed partition 21/83     
Routed partition 22/83     
Routed partition 23/83     
Routed partition 24/83     
Routed partition 25/83     
Routed partition 26/83     
Routed partition 27/83     
Routed partition 28/83     
Routed partition 29/83     
Routed partition 30/83     
Routed partition 31/83     
Routed partition 32/83     
Routed partition 33/83     
Routed partition 34/83     
Routed partition 35/83     
Routed partition 36/83     
Routed partition 37/83     
Routed partition 38/83     
Routed partition 39/83     
Routed partition 40/83     
Routed partition 41/83     
Routed partition 42/83     
Routed partition 43/83     
Routed partition 44/83     
Routed partition 45/83     
Routed partition 46/83     
Routed partition 47/83     
Routed partition 48/83     
Routed partition 49/83     
Routed partition 50/83     
Routed partition 51/83     
Routed partition 52/83     
Routed partition 53/83     
Routed partition 54/83     
Routed partition 55/83     
Routed partition 56/83     
Routed partition 57/83     
Routed partition 58/83     
Routed partition 59/83     
Routed partition 60/83     
Routed partition 61/83     
Routed partition 62/83     
Routed partition 63/83     
Routed partition 64/83     
Routed partition 65/83     
Routed partition 66/83     
Routed partition 67/83     
Routed partition 68/83     
Routed partition 69/83     
Routed partition 70/83     
Routed partition 71/83     
Routed partition 72/83     
Routed partition 73/83     
Routed partition 74/83     
Routed partition 75/83     
Routed partition 76/83     
Routed partition 77/83     
Routed partition 78/83     
Routed partition 79/83     
Routed partition 80/83     
Routed partition 81/83     
Routed partition 82/83     
Routed partition 83/83     

Assign Vertical partitions, iteration 0
Routed partition 1/82      
Routed partition 2/82      
Routed partition 3/82      
Routed partition 4/82      
Routed partition 5/82      
Routed partition 6/82      
Routed partition 7/82      
Routed partition 8/82      
Routed partition 9/82      
Routed partition 10/82     
Routed partition 11/82     
Routed partition 12/82     
Routed partition 13/82     
Routed partition 14/82     
Routed partition 15/82     
Routed partition 16/82     
Routed partition 17/82     
Routed partition 18/82     
Routed partition 19/82     
Routed partition 20/82     
Routed partition 21/82     
Routed partition 22/82     
Routed partition 24/82     
Routed partition 24/82     
Routed partition 25/82     
Routed partition 26/82     
Routed partition 27/82     
Routed partition 28/82     
Routed partition 29/82     
Routed partition 30/82     
Routed partition 31/82     
Routed partition 32/82     
Routed partition 33/82     
Routed partition 34/82     
Routed partition 35/82     
Routed partition 36/82     
Routed partition 37/82     
Routed partition 38/82     
Routed partition 39/82     
Routed partition 40/82     
Routed partition 41/82     
Routed partition 42/82     
Routed partition 43/82     
Routed partition 44/82     
Routed partition 45/82     
Routed partition 46/82     
Routed partition 47/82     
Routed partition 48/82     
Routed partition 49/82     
Routed partition 51/82     
Routed partition 51/82     
Routed partition 52/82     
Routed partition 53/82     
Routed partition 54/82     
Routed partition 55/82     
Routed partition 56/82     
Routed partition 57/82     
Routed partition 58/82     
Routed partition 59/82     
Routed partition 60/82     
Routed partition 61/82     
Routed partition 62/82     
Routed partition 63/82     
Routed partition 64/82     
Routed partition 65/82     
Routed partition 66/82     
Routed partition 67/82     
Routed partition 68/82     
Routed partition 69/82     
Routed partition 70/82     
Routed partition 71/82     
Routed partition 72/82     
Routed partition 73/82     
Routed partition 74/82     
Routed partition 75/82     
Routed partition 76/82     
Routed partition 77/82     
Routed partition 78/82     
Routed partition 79/82     
Routed partition 80/82     
Routed partition 81/82     
Routed partition 82/82     

Number of wires with overlap after iteration 0 = 30 of 141


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Iteration 0] Stage (MB): Used    2  Alloctr    2  Proc  172 
[Track Assign: Iteration 0] Total (MB): Used  144  Alloctr  146  Proc 2389 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/83      
Routed partition 2/83      
Routed partition 3/83      
Routed partition 4/83      
Routed partition 6/83      
Routed partition 6/83      
Routed partition 7/83      
Routed partition 8/83      
Routed partition 9/83      
Routed partition 10/83     
Routed partition 11/83     
Routed partition 12/83     
Routed partition 13/83     
Routed partition 14/83     
Routed partition 15/83     
Routed partition 16/83     
Routed partition 17/83     
Routed partition 18/83     
Routed partition 19/83     
Routed partition 20/83     
Routed partition 21/83     
Routed partition 22/83     
Routed partition 23/83     
Routed partition 24/83     
Routed partition 25/83     
Routed partition 26/83     
Routed partition 27/83     
Routed partition 28/83     
Routed partition 29/83     
Routed partition 30/83     
Routed partition 31/83     
Routed partition 32/83     
Routed partition 33/83     
Routed partition 34/83     
Routed partition 35/83     
Routed partition 36/83     
Routed partition 37/83     
Routed partition 38/83     
Routed partition 39/83     
Routed partition 40/83     
Routed partition 41/83     
Routed partition 42/83     
Routed partition 43/83     
Routed partition 44/83     
Routed partition 45/83     
Routed partition 46/83     
Routed partition 47/83     
Routed partition 48/83     
Routed partition 49/83     
Routed partition 50/83     
Routed partition 51/83     
Routed partition 52/83     
Routed partition 53/83     
Routed partition 54/83     
Routed partition 55/83     
Routed partition 56/83     
Routed partition 57/83     
Routed partition 58/83     
Routed partition 59/83     
Routed partition 60/83     
Routed partition 61/83     
Routed partition 62/83     
Routed partition 63/83     
Routed partition 64/83     
Routed partition 65/83     
Routed partition 66/83     
Routed partition 67/83     
Routed partition 68/83     
Routed partition 69/83     
Routed partition 70/83     
Routed partition 71/83     
Routed partition 72/83     
Routed partition 73/83     
Routed partition 74/83     
Routed partition 75/83     
Routed partition 76/83     
Routed partition 77/83     
Routed partition 78/83     
Routed partition 79/83     
Routed partition 80/83     
Routed partition 81/83     
Routed partition 82/83     
Routed partition 83/83     

Assign Vertical partitions, iteration 1
Routed partition 1/82      
Routed partition 2/82      
Routed partition 3/82      
Routed partition 4/82      
Routed partition 5/82      
Routed partition 6/82      
Routed partition 7/82      
Routed partition 8/82      
Routed partition 9/82      
Routed partition 10/82     
Routed partition 11/82     
Routed partition 12/82     
Routed partition 13/82     
Routed partition 14/82     
Routed partition 15/82     
Routed partition 16/82     
Routed partition 17/82     
Routed partition 18/82     
Routed partition 19/82     
Routed partition 20/82     
Routed partition 21/82     
Routed partition 22/82     
Routed partition 23/82     
Routed partition 24/82     
Routed partition 25/82     
Routed partition 26/82     
Routed partition 27/82     
Routed partition 28/82     
Routed partition 29/82     
Routed partition 30/82     
Routed partition 31/82     
Routed partition 33/82     
Routed partition 34/82     
Routed partition 34/82     
Routed partition 35/82     
Routed partition 36/82     
Routed partition 37/82     
Routed partition 38/82     
Routed partition 39/82     
Routed partition 40/82     
Routed partition 41/82     
Routed partition 42/82     
Routed partition 43/82     
Routed partition 44/82     
Routed partition 45/82     
Routed partition 46/82     
Routed partition 47/82     
Routed partition 49/82     
Routed partition 49/82     
Routed partition 50/82     
Routed partition 51/82     
Routed partition 52/82     
Routed partition 53/82     
Routed partition 54/82     
Routed partition 55/82     
Routed partition 56/82     
Routed partition 57/82     
Routed partition 58/82     
Routed partition 59/82     
Routed partition 60/82     
Routed partition 61/82     
Routed partition 62/82     
Routed partition 63/82     
Routed partition 64/82     
Routed partition 65/82     
Routed partition 66/82     
Routed partition 67/82     
Routed partition 68/82     
Routed partition 69/82     
Routed partition 70/82     
Routed partition 71/82     
Routed partition 72/82     
Routed partition 73/82     
Routed partition 74/82     
Routed partition 75/82     
Routed partition 76/82     
Routed partition 77/82     
Routed partition 78/82     
Routed partition 79/82     
Routed partition 80/82     
Routed partition 81/82     
Routed partition 82/82     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Track Assign: Iteration 1] Stage (MB): Used    2  Alloctr    2  Proc  172 
[Track Assign: Iteration 1] Total (MB): Used  144  Alloctr  146  Proc 2389 

Number of wires with overlap after iteration 1 = 4 of 103


Wire length and via report:
---------------------------
Number of M1 wires: 25 		  : 0
Number of MINT1 wires: 75 		 V1_0: 116
Number of MINT2 wires: 3 		 VINT1_0: 7
Number of MINT3 wires: 0 		 VINT2_0: 0
Number of MINT4 wires: 0 		 VINT3_0: 0
Number of MINT5 wires: 0 		 VINT4_0: 0
Number of MSMG1 wires: 0 		 VINT5_0: 0
Number of MSMG2 wires: 0 		 VSMG1_0: 0
Number of MSMG3 wires: 0 		 VSMG2_0: 0
Number of MSMG4 wires: 0 		 VSMG3_0: 0
Number of MSMG5 wires: 0 		 VSMG4_0: 0
Number of MG1 wires: 0 		 VSMG5_0: 0
Number of MG2 wires: 0 		 VG1_0: 0
Total number of wires: 103 		 vias: 123

Total M1 wire length: 1.6
Total MINT1 wire length: 22.0
Total MINT2 wire length: 1.7
Total MINT3 wire length: 0.0
Total MINT4 wire length: 0.0
Total MINT5 wire length: 0.0
Total MSMG1 wire length: 0.0
Total MSMG2 wire length: 0.0
Total MSMG3 wire length: 0.0
Total MSMG4 wire length: 0.0
Total MSMG5 wire length: 0.0
Total MG1 wire length: 0.0
Total MG2 wire length: 0.0
Total wire length: 25.2

Longest M1 wire length: 0.1
Longest MINT1 wire length: 2.1
Longest MINT2 wire length: 0.8
Longest MINT3 wire length: 0.0
Longest MINT4 wire length: 0.0
Longest MINT5 wire length: 0.0
Longest MSMG1 wire length: 0.0
Longest MSMG2 wire length: 0.0
Longest MSMG3 wire length: 0.0
Longest MSMG4 wire length: 0.0
Longest MSMG5 wire length: 0.0
Longest MG1 wire length: 0.0
Longest MG2 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Track Assign: Done] Stage (MB): Used    1  Alloctr    1  Proc  172 
[Track Assign: Done] Total (MB): Used  143  Alloctr  145  Proc 2389 
Skip detail route
Updating the database ...
1
Done with CCD-wnsh_power_latch_phase2
Information: Freeing timing information from routing. (ZRT-574)
Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/clock_opt_opto.design'. (TIM-125)
Begin building search trees for block MulDiv:MulDiv/clock_opt_opto.design
Done building search trees for block MulDiv:MulDiv/clock_opt_opto.design (time 0s)
Information: Design MulDiv has 5965 nets, 0 global routed, 116 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (62976 62976)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Information: The RC mode used is CTO(RDE) for design 'MulDiv'. (NEX-022)
Information: Design Average RC for design MulDiv  (NEX-011)
Information: r = 39.418938 ohm/um, via_r = 3.392460 ohm/cut, c = 0.084276 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 35.437477 ohm/um, via_r = 3.334019 ohm/cut, c = 0.086238 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5963, routed nets = 116, across physical hierarchy nets = 0, parasitics cached nets = 5963, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
npo-clock-opt optimization Phase 27 Iter  1         0.00        0.00      0.00         6       0.002  29205790.00           0.014      1030
npo-clock-opt optimization Phase 27 Iter  2         0.00        0.00      0.00         6       0.002  29205790.00           0.014      1030
npo-clock-opt optimization Phase 27 Iter  3         0.00        0.00      0.00         6       0.002  29205790.00           0.014      1030
npo-clock-opt optimization Phase 27 Iter  4         0.00        0.00      0.00         6       0.002  29205790.00           0.014      1030
npo-clock-opt optimization Phase 27 Iter  5         0.00        0.00      0.00         6       0.002  29205790.00           0.014      1030
npo-clock-opt optimization Phase 27 Iter  6         0.00        0.00      0.00         6       0.002  29205790.00           0.015      1030
npo-clock-opt optimization Phase 27 Iter  7         0.00        0.00      0.00         6       0.002  29205790.00           0.015      1030
npo-clock-opt optimization Phase 27 Iter  8         0.00        0.00      0.00         6       0.002  29205790.00           0.015      1030
npo-clock-opt optimization Phase 27 Iter  9         0.00        0.00      0.00         6       0.002  29205790.00           0.015      1030
npo-clock-opt optimization Phase 27 Iter 10         0.00        0.00      0.00         6       0.002  29205790.00           0.015      1030
npo-clock-opt optimization Phase 27 Iter 11         0.00        0.00      0.00         6       0.002  29205790.00           0.015      1030
npo-clock-opt optimization Phase 27 Iter 12         0.00        0.00      0.00         6       0.002  29205790.00           0.015      1030
npo-clock-opt optimization Phase 27 Iter 13         0.00        0.00      0.00         6       0.002  29205790.00           0.015      1030
npo-clock-opt optimization Phase 27 Iter 14         0.00        0.00      0.00         6       0.002  29205790.00           0.015      1030
npo-clock-opt optimization Phase 27 Iter 15         0.00        0.00      0.00         6       0.002  29205790.00           0.015      1030
npo-clock-opt optimization Phase 27 Iter 16         0.00        0.00      0.00         6       0.002  29205790.00           0.015      1030
npo-clock-opt optimization Phase 27 Iter 17         0.00        0.00      0.00         6       0.002  29205790.00           0.015      1030

npo-clock-opt optimization Phase 28 Iter  1         0.00        0.00      0.00         6       0.002  29205790.00           0.015      1030
npo-clock-opt optimization Phase 28 Iter  2         0.00        0.00      0.00         6       0.002  29205790.00           0.015      1030
npo-clock-opt optimization Phase 28 Iter  3         0.00        0.00      0.00         6       0.002  29205790.00           0.015      1030

npo-clock-opt optimization Phase 29 Iter  1         0.00        0.00      0.00         6       0.002  29205790.00           0.015      1030
npo-clock-opt optimization Phase 29 Iter  2         0.00        0.00      0.00         6       0.002  29205790.00           0.015      1030
npo-clock-opt optimization Phase 29 Iter  3         0.00        0.00      0.00         6       0.002  29205790.00           0.015      1030

npo-clock-opt optimization Phase 30 Iter  1         0.00        0.00      0.00         6       0.002  29205790.00           0.015      1030

npo-clock-opt optimization Phase 31 Iter  1         0.00        0.00     62.11         6       0.002  29188010.00           0.015      1030
npo-clock-opt optimization Phase 31 Iter  2         0.00        0.00     62.11         6       0.002  29188010.00           0.015      1030
npo-clock-opt optimization Phase 31 Iter  3         0.00        0.00      0.09         6       0.002  29222480.00           0.015      1030
npo-clock-opt optimization Phase 31 Iter  4         0.00        0.00      0.09         6       0.002  29222480.00           0.015      1030

npo-clock-opt optimization Phase 32 Iter  1         0.00        0.00      0.00         6       0.002  29222480.00           0.015      1030
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 133 total shapes.
Layer MINT1: cached 0 shapes out of 213 total shapes.
Layer MINT2: cached 0 shapes out of 374 total shapes.
Cached 2745 vias out of 12714 total vias.

Legalizing Top Level Design MulDiv ... 
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Information: Creating classic rule checker.
=====> Processed 40 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     3901.69         5511        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   5511
number of references:                40
number of site rows:                 81
number of locations attempted:   115978
number of locations failed:       13481  (11.6%)

Legality of references at locations:
20 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   287       5212      1695 ( 32.5%)       2739      1270 ( 46.4%)  FA_X1
   438       6888      1174 ( 17.0%)       3465       987 ( 28.5%)  XNOR2_X1
   863      11508       961 (  8.4%)       6035       661 ( 11.0%)  NAND2_X1
   214       3260       981 ( 30.1%)        965       496 ( 51.4%)  SDFFSNQ_X1
   409       5835       642 ( 11.0%)       2799       427 ( 15.3%)  NOR2_X1
   215       2965       525 ( 17.7%)        911       309 ( 33.9%)  CLKBUF_X1
   156       2607       414 ( 15.9%)       1394       333 ( 23.9%)  XOR2_X1
   121       1888       367 ( 19.4%)       1240       283 ( 22.8%)  NAND4_X1
   386       5636       423 (  7.5%)       2668       195 (  7.3%)  OAI21_X1
   286       4297       371 (  8.6%)       2366       181 (  7.7%)  AOI21_X1

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   287       5212      1695 ( 32.5%)       2739      1270 ( 46.4%)  FA_X1
   214       3260       981 ( 30.1%)        965       496 ( 51.4%)  SDFFSNQ_X1
    28        350        74 ( 21.1%)        128        51 ( 39.8%)  CLKBUF_X2
    16        246        52 ( 21.1%)        173        55 ( 31.8%)  NOR3_X1
   215       2965       525 ( 17.7%)        911       309 ( 33.9%)  CLKBUF_X1
     9        148        24 ( 16.2%)         79        24 ( 30.4%)  NOR2_X2
   438       6888      1174 ( 17.0%)       3465       987 ( 28.5%)  XNOR2_X1
   121       1888       367 ( 19.4%)       1240       283 ( 22.8%)  NAND4_X1
    12        202        36 ( 17.8%)        154        36 ( 23.4%)  NAND2_X2
   156       2607       414 ( 15.9%)       1394       333 ( 23.9%)  XOR2_X1

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        5396 (40977 total sites)
avg row height over cells:        0.768 um
rms cell displacement:            0.016 um ( 0.02 row height)
rms weighted cell displacement:   0.016 um ( 0.02 row height)
max cell displacement:            0.778 um ( 1.01 row height)
avg cell displacement:            0.001 um ( 0.00 row height)
avg weighted cell displacement:   0.001 um ( 0.00 row height)
number of cells moved:                8
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: copt_h_inst_6970 (CLKBUF_X1)
  Input location: (7.04,32.587)
  Legal location: (6.336,32.256)
  Displacement:   0.778 um ( 1.01 row height)
Cell: copt_h_inst_6969 (CLKBUF_X2)
  Input location: (6.848,32.157)
  Legal location: (6.592,31.488)
  Displacement:   0.716 um ( 0.93 row height)
Cell: remainder_reg_2_ (SDFFSNQ_X1)
  Input location: (4.736,32.256)
  Legal location: (4.416,32.256)
  Displacement:   0.320 um ( 0.42 row height)
Cell: copt_h_inst_6847 (CLKBUF_X1)
  Input location: (4.544,31.488)
  Legal location: (4.352,31.488)
  Displacement:   0.192 um ( 0.25 row height)
Cell: remainder_reg_4_ (SDFFSNQ_X1)
  Input location: (4.864,31.488)
  Legal location: (4.672,31.488)
  Displacement:   0.192 um ( 0.25 row height)
Cell: U2168 (INV_X1)
  Input location: (38.528,15.36)
  Legal location: (38.656,15.36)
  Displacement:   0.128 um ( 0.17 row height)
Cell: copt_h_inst_6756 (BUF_X4)
  Input location: (38.208,15.36)
  Legal location: (38.144,15.36)
  Displacement:   0.064 um ( 0.08 row height)
Cell: U4351 (XNOR2_X1)
  Input location: (38.784,15.36)
  Legal location: (38.848,15.36)
  Displacement:   0.064 um ( 0.08 row height)
Cell: U2770 (AND2_X1)
  Input location: (7.168,3.84)
  Legal location: (7.168,3.84)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2771 (AND2_X1)
  Input location: (5.184,6.144)
  Legal location: (5.184,6.144)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block MulDiv are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/clock_opt_opto.design'. (TIM-125)
Information: Design MulDiv has 5964 nets, 0 global routed, 116 detail routed. (NEX-024)
Information: The RC mode used is CTO(RDE) for design 'MulDiv'. (NEX-022)
Information: Design Average RC for design MulDiv  (NEX-011)
Information: r = 39.418938 ohm/um, via_r = 3.392460 ohm/cut, c = 0.084276 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 35.437477 ohm/um, via_r = 3.334019 ohm/cut, c = 0.086238 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5962, routed nets = 116, across physical hierarchy nets = 0, parasitics cached nets = 5962, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

npo-clock-opt optimization Phase 33 Iter  1         0.00        0.00      0.00         6       0.002  29222480.00           0.016      1030

npo-clock-opt optimization Phase 34 Iter  1         0.00        0.00      0.00         6       0.002  29222480.00           0.016      1030
route_group -all_clock_nets
Info:: Timing driven is turned off in route_group -all_clock_nets
Generating Timing information  
Design  Scenario mode_norm.slow.RCmax (Mode mode_norm.slow.RCmax Corner mode_norm.slow.RCmax)
Estimated unitRes/unitCap :
Layer M1 : Res  46.4286 ohm/um Cap  0.148637 ff/um
Layer MINT1 : Res  46.4286 ohm/um Cap  0.154683 ff/um
Layer MINT2 : Res  46.4286 ohm/um Cap  0.154827 ff/um
Layer MINT3 : Res  46.4286 ohm/um Cap  0.154839 ff/um
Layer MINT4 : Res  46.4286 ohm/um Cap  0.154828 ff/um
Layer MINT5 : Res  46.4286 ohm/um Cap  0.154674 ff/um
Layer MSMG1 : Res  8.03571 ohm/um Cap  0.196653 ff/um
Layer MSMG2 : Res  8.03571 ohm/um Cap  0.184306 ff/um
Layer MSMG3 : Res  8.03571 ohm/um Cap  0.18422 ff/um
Layer MSMG4 : Res  8.03571 ohm/um Cap  0.184207 ff/um
Layer MSMG5 : Res  8.03571 ohm/um Cap  0.184091 ff/um
Layer MG1 : Res  0.892857 ohm/um Cap  0.194736 ff/um
Layer MG2 : Res  0.892857 ohm/um Cap  0.177243 ff/um
Generating Timing information  ... Done
Information: The net parasitics of block MulDiv are cleared. (TIM-123)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MSMG5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  146  Alloctr  147  Proc 2325 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.crosstalk_driven                                 :	 false               
global.deterministic                                    :	 off                 
global.effort_level                                     :	 medium              
global.export_soft_congestion_maps                      :	 false               
global.timing_driven                                    :	 false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,63.23,63.74)
Number of routing layers = 13
layer M1, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT1, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT2, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT3, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT4, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT5, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MSMG1, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG2, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG3, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG4, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG5, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MG1, dir Hor, min width = 0.112, min space = 0.112 pitch = 0.224
layer MG2, dir Ver, min width = 0.112, min space = 0.112 pitch = 0.224
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  147  Alloctr  148  Proc 2325 
Net statistics:
Total number of nets     = 5965
Number of nets to route  = 116
Number of single or zero port nets = 1
Number of nets with min-layer-mode soft = 9
Number of nets with min-layer-mode soft-cost-low = 9
1 nets are partially connected,
 of which 1 are detail routed and 0 are global routed.
116 nets are fully connected,
 of which 116 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build All Nets] Total (MB): Used  149  Alloctr  151  Proc 2325 
Average gCell capacity  0.20	 on layer (1)	 M1
Average gCell capacity  10.68	 on layer (2)	 MINT1
Average gCell capacity  9.87	 on layer (3)	 MINT2
Average gCell capacity  11.75	 on layer (4)	 MINT3
Average gCell capacity  9.88	 on layer (5)	 MINT4
Average gCell capacity  11.76	 on layer (6)	 MINT5
Average gCell capacity  5.45	 on layer (7)	 MSMG1
Average gCell capacity  6.45	 on layer (8)	 MSMG2
Average gCell capacity  5.72	 on layer (9)	 MSMG3
Average gCell capacity  6.45	 on layer (10)	 MSMG4
Average gCell capacity  5.72	 on layer (11)	 MSMG5
Average gCell capacity  1.65	 on layer (12)	 MG1
Average gCell capacity  0.00	 on layer (13)	 MG2
Average number of tracks per gCell 12.06	 on layer (1)	 M1
Average number of tracks per gCell 12.01	 on layer (2)	 MINT1
Average number of tracks per gCell 12.06	 on layer (3)	 MINT2
Average number of tracks per gCell 12.01	 on layer (4)	 MINT3
Average number of tracks per gCell 12.06	 on layer (5)	 MINT4
Average number of tracks per gCell 12.01	 on layer (6)	 MINT5
Average number of tracks per gCell 6.90	 on layer (7)	 MSMG1
Average number of tracks per gCell 6.87	 on layer (8)	 MSMG2
Average number of tracks per gCell 6.90	 on layer (9)	 MSMG3
Average number of tracks per gCell 6.87	 on layer (10)	 MSMG4
Average number of tracks per gCell 6.90	 on layer (11)	 MSMG5
Average number of tracks per gCell 3.45	 on layer (12)	 MG1
Average number of tracks per gCell 3.45	 on layer (13)	 MG2
Number of gCells = 88478
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  150  Alloctr  152  Proc 2325 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    5  Proc    0 
[End of Build Data] Total (MB): Used  151  Alloctr  152  Proc 2325 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  183  Alloctr  184  Proc 2325 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  183  Alloctr  184  Proc 2325 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 0.21
Initial. Layer M1 wire length = 0.00
Initial. Layer MINT1 wire length = 0.21
Initial. Layer MINT2 wire length = 0.00
Initial. Layer MINT3 wire length = 0.00
Initial. Layer MINT4 wire length = 0.00
Initial. Layer MINT5 wire length = 0.00
Initial. Layer MSMG1 wire length = 0.00
Initial. Layer MSMG2 wire length = 0.00
Initial. Layer MSMG3 wire length = 0.00
Initial. Layer MSMG4 wire length = 0.00
Initial. Layer MSMG5 wire length = 0.00
Initial. Layer MG1 wire length = 0.00
Initial. Layer MG2 wire length = 0.00
Initial. Total Number of Contacts = 1
Initial. Via V1_0 count = 1
Initial. Via VINT1_0 count = 0
Initial. Via VINT2_0 count = 0
Initial. Via VINT3_0 count = 0
Initial. Via VINT4_0 count = 0
Initial. Via VINT5_0 count = 0
Initial. Via VSMG1_0 count = 0
Initial. Via VSMG2_0 count = 0
Initial. Via VSMG3_0 count = 0
Initial. Via VSMG4_0 count = 0
Initial. Via VSMG5_0 count = 0
Initial. Via VG1_0 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  183  Alloctr  184  Proc 2325 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 0.21
phase1. Layer M1 wire length = 0.00
phase1. Layer MINT1 wire length = 0.21
phase1. Layer MINT2 wire length = 0.00
phase1. Layer MINT3 wire length = 0.00
phase1. Layer MINT4 wire length = 0.00
phase1. Layer MINT5 wire length = 0.00
phase1. Layer MSMG1 wire length = 0.00
phase1. Layer MSMG2 wire length = 0.00
phase1. Layer MSMG3 wire length = 0.00
phase1. Layer MSMG4 wire length = 0.00
phase1. Layer MSMG5 wire length = 0.00
phase1. Layer MG1 wire length = 0.00
phase1. Layer MG2 wire length = 0.00
phase1. Total Number of Contacts = 1
phase1. Via V1_0 count = 1
phase1. Via VINT1_0 count = 0
phase1. Via VINT2_0 count = 0
phase1. Via VINT3_0 count = 0
phase1. Via VINT4_0 count = 0
phase1. Via VINT5_0 count = 0
phase1. Via VSMG1_0 count = 0
phase1. Via VSMG2_0 count = 0
phase1. Via VSMG3_0 count = 0
phase1. Via VSMG4_0 count = 0
phase1. Via VSMG5_0 count = 0
phase1. Via VG1_0 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  183  Alloctr  184  Proc 2325 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 0.21
phase2. Layer M1 wire length = 0.00
phase2. Layer MINT1 wire length = 0.21
phase2. Layer MINT2 wire length = 0.00
phase2. Layer MINT3 wire length = 0.00
phase2. Layer MINT4 wire length = 0.00
phase2. Layer MINT5 wire length = 0.00
phase2. Layer MSMG1 wire length = 0.00
phase2. Layer MSMG2 wire length = 0.00
phase2. Layer MSMG3 wire length = 0.00
phase2. Layer MSMG4 wire length = 0.00
phase2. Layer MSMG5 wire length = 0.00
phase2. Layer MG1 wire length = 0.00
phase2. Layer MG2 wire length = 0.00
phase2. Total Number of Contacts = 1
phase2. Via V1_0 count = 1
phase2. Via VINT1_0 count = 0
phase2. Via VINT2_0 count = 0
phase2. Via VINT3_0 count = 0
phase2. Via VINT4_0 count = 0
phase2. Via VINT5_0 count = 0
phase2. Via VSMG1_0 count = 0
phase2. Via VSMG2_0 count = 0
phase2. Via VSMG3_0 count = 0
phase2. Via VSMG4_0 count = 0
phase2. Via VSMG5_0 count = 0
phase2. Via VG1_0 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   36  Alloctr   37  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  183  Alloctr  184  Proc 2325 

Congestion utilization per direction:
Average vertical track utilization   =  0.60 %
Peak    vertical track utilization   = 28.57 %
Average horizontal track utilization =  0.46 %
Peak    horizontal track utilization = 16.33 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used  181  Alloctr  183  Proc 2325 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   35  Alloctr   36  Proc    0 
[GR: Done] Total (MB): Used  181  Alloctr  183  Proc 2325 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Global Routing] Total (MB): Used  178  Alloctr  179  Proc 2325 

Start track assignment

Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :	 false               

Printing options for 'route.track.*'
track.crosstalk_driven                                  :	 true                
track.timing_driven                                     :	 false               

Loading timing information to the router from design
Timing information loaded to the router.
Information: Using 8 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Read routes] Total (MB): Used  144  Alloctr  145  Proc 2325 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/83      
Routed partition 3/83      
Routed partition 5/83      
Routed partition 6/83      
Routed partition 6/83      
Routed partition 6/83      
Routed partition 7/83      
Routed partition 8/83      
Routed partition 9/83      
Routed partition 10/83     
Routed partition 11/83     
Routed partition 12/83     
Routed partition 13/83     
Routed partition 14/83     
Routed partition 15/83     
Routed partition 16/83     
Routed partition 17/83     
Routed partition 18/83     
Routed partition 19/83     
Routed partition 20/83     
Routed partition 21/83     
Routed partition 22/83     
Routed partition 23/83     
Routed partition 24/83     
Routed partition 25/83     
Routed partition 26/83     
Routed partition 27/83     
Routed partition 28/83     
Routed partition 29/83     
Routed partition 30/83     
Routed partition 31/83     
Routed partition 32/83     
Routed partition 33/83     
Routed partition 34/83     
Routed partition 35/83     
Routed partition 36/83     
Routed partition 37/83     
Routed partition 38/83     
Routed partition 39/83     
Routed partition 40/83     
Routed partition 41/83     
Routed partition 42/83     
Routed partition 43/83     
Routed partition 44/83     
Routed partition 45/83     
Routed partition 46/83     
Routed partition 47/83     
Routed partition 48/83     
Routed partition 49/83     
Routed partition 50/83     
Routed partition 51/83     
Routed partition 52/83     
Routed partition 53/83     
Routed partition 54/83     
Routed partition 55/83     
Routed partition 56/83     
Routed partition 57/83     
Routed partition 58/83     
Routed partition 59/83     
Routed partition 60/83     
Routed partition 61/83     
Routed partition 62/83     
Routed partition 63/83     
Routed partition 64/83     
Routed partition 65/83     
Routed partition 66/83     
Routed partition 67/83     
Routed partition 68/83     
Routed partition 69/83     
Routed partition 70/83     
Routed partition 71/83     
Routed partition 72/83     
Routed partition 73/83     
Routed partition 74/83     
Routed partition 75/83     
Routed partition 76/83     
Routed partition 77/83     
Routed partition 78/83     
Routed partition 79/83     
Routed partition 80/83     
Routed partition 81/83     
Routed partition 82/83     
Routed partition 83/83     

Assign Vertical partitions, iteration 0
Routed partition 1/82      
Routed partition 2/82      
Routed partition 3/82      
Routed partition 4/82      
Routed partition 5/82      
Routed partition 6/82      
Routed partition 7/82      
Routed partition 8/82      
Routed partition 9/82      
Routed partition 10/82     
Routed partition 11/82     
Routed partition 12/82     
Routed partition 13/82     
Routed partition 14/82     
Routed partition 15/82     
Routed partition 16/82     
Routed partition 17/82     
Routed partition 18/82     
Routed partition 19/82     
Routed partition 20/82     
Routed partition 21/82     
Routed partition 22/82     
Routed partition 23/82     
Routed partition 24/82     
Routed partition 25/82     
Routed partition 26/82     
Routed partition 27/82     
Routed partition 28/82     
Routed partition 30/82     
Routed partition 30/82     
Routed partition 31/82     
Routed partition 34/82     
Routed partition 34/82     
Routed partition 34/82     
Routed partition 35/82     
Routed partition 38/82     
Routed partition 38/82     
Routed partition 38/82     
Routed partition 39/82     
Routed partition 42/82     
Routed partition 42/82     
Routed partition 42/82     
Routed partition 43/82     
Routed partition 46/82     
Routed partition 46/82     
Routed partition 46/82     
Routed partition 47/82     
Routed partition 50/82     
Routed partition 50/82     
Routed partition 50/82     
Routed partition 51/82     
Routed partition 53/82     
Routed partition 55/82     
Routed partition 55/82     
Routed partition 55/82     
Routed partition 56/82     
Routed partition 57/82     
Routed partition 60/82     
Routed partition 60/82     
Routed partition 61/82     
Routed partition 61/82     
Routed partition 62/82     
Routed partition 63/82     
Routed partition 64/82     
Routed partition 65/82     
Routed partition 66/82     
Routed partition 68/82     
Routed partition 68/82     
Routed partition 69/82     
Routed partition 70/82     
Routed partition 71/82     
Routed partition 73/82     
Routed partition 73/82     
Routed partition 75/82     
Routed partition 77/82     
Routed partition 78/82     
Routed partition 78/82     
Routed partition 78/82     
Routed partition 79/82     
Routed partition 80/82     
Routed partition 81/82     
Routed partition 82/82     

Number of wires with overlap after iteration 0 = 1 of 3


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  144  Alloctr  146  Proc 2325 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/83      
Routed partition 3/83      
Routed partition 3/83      
Routed partition 5/83      
Routed partition 6/83      
Routed partition 6/83      
Routed partition 7/83      
Routed partition 8/83      
Routed partition 9/83      
Routed partition 10/83     
Routed partition 11/83     
Routed partition 12/83     
Routed partition 13/83     
Routed partition 14/83     
Routed partition 15/83     
Routed partition 16/83     
Routed partition 17/83     
Routed partition 18/83     
Routed partition 19/83     
Routed partition 20/83     
Routed partition 22/83     
Routed partition 22/83     
Routed partition 23/83     
Routed partition 24/83     
Routed partition 25/83     
Routed partition 26/83     
Routed partition 27/83     
Routed partition 28/83     
Routed partition 29/83     
Routed partition 30/83     
Routed partition 31/83     
Routed partition 32/83     
Routed partition 33/83     
Routed partition 34/83     
Routed partition 35/83     
Routed partition 36/83     
Routed partition 37/83     
Routed partition 38/83     
Routed partition 39/83     
Routed partition 40/83     
Routed partition 41/83     
Routed partition 42/83     
Routed partition 43/83     
Routed partition 44/83     
Routed partition 45/83     
Routed partition 46/83     
Routed partition 47/83     
Routed partition 48/83     
Routed partition 49/83     
Routed partition 50/83     
Routed partition 51/83     
Routed partition 52/83     
Routed partition 53/83     
Routed partition 54/83     
Routed partition 55/83     
Routed partition 56/83     
Routed partition 57/83     
Routed partition 58/83     
Routed partition 59/83     
Routed partition 60/83     
Routed partition 61/83     
Routed partition 62/83     
Routed partition 63/83     
Routed partition 64/83     
Routed partition 65/83     
Routed partition 66/83     
Routed partition 67/83     
Routed partition 68/83     
Routed partition 69/83     
Routed partition 70/83     
Routed partition 71/83     
Routed partition 72/83     
Routed partition 73/83     
Routed partition 74/83     
Routed partition 75/83     
Routed partition 76/83     
Routed partition 77/83     
Routed partition 78/83     
Routed partition 79/83     
Routed partition 80/83     
Routed partition 81/83     
Routed partition 82/83     
Routed partition 83/83     

Assign Vertical partitions, iteration 1
Routed partition 1/82      
Routed partition 2/82      
Routed partition 3/82      
Routed partition 4/82      
Routed partition 5/82      
Routed partition 6/82      
Routed partition 7/82      
Routed partition 8/82      
Routed partition 9/82      
Routed partition 11/82     
Routed partition 11/82     
Routed partition 12/82     
Routed partition 14/82     
Routed partition 14/82     
Routed partition 15/82     
Routed partition 16/82     
Routed partition 18/82     
Routed partition 18/82     
Routed partition 19/82     
Routed partition 20/82     
Routed partition 21/82     
Routed partition 22/82     
Routed partition 23/82     
Routed partition 24/82     
Routed partition 25/82     
Routed partition 26/82     
Routed partition 27/82     
Routed partition 28/82     
Routed partition 29/82     
Routed partition 30/82     
Routed partition 31/82     
Routed partition 32/82     
Routed partition 33/82     
Routed partition 34/82     
Routed partition 35/82     
Routed partition 36/82     
Routed partition 37/82     
Routed partition 38/82     
Routed partition 39/82     
Routed partition 40/82     
Routed partition 41/82     
Routed partition 42/82     
Routed partition 43/82     
Routed partition 45/82     
Routed partition 45/82     
Routed partition 46/82     
Routed partition 51/82     
Routed partition 51/82     
Routed partition 51/82     
Routed partition 51/82     
Routed partition 53/82     
Routed partition 53/82     
Routed partition 53/82     
Routed partition 54/82     
Routed partition 55/82     
Routed partition 56/82     
Routed partition 58/82     
Routed partition 58/82     
Routed partition 59/82     
Routed partition 61/82     
Routed partition 61/82     
Routed partition 62/82     
Routed partition 63/82     
Routed partition 64/82     
Routed partition 66/82     
Routed partition 67/82     
Routed partition 68/82     
Routed partition 71/82     
Routed partition 73/82     
Routed partition 75/82     
Routed partition 76/82     
Routed partition 77/82     
Routed partition 78/82     
Routed partition 79/82     
Routed partition 79/82     
Routed partition 81/82     
Routed partition 81/82     
Routed partition 81/82     
Routed partition 81/82     
Routed partition 81/82     
Routed partition 81/82     
Routed partition 82/82     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 1] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  144  Alloctr  146  Proc 2325 

Number of wires with overlap after iteration 1 = 0 of 2


Wire length and via report:
---------------------------
Number of M1 wires: 0 		  : 0
Number of MINT1 wires: 2 		 V1_0: 3
Number of MINT2 wires: 0 		 VINT1_0: 0
Number of MINT3 wires: 0 		 VINT2_0: 0
Number of MINT4 wires: 0 		 VINT3_0: 0
Number of MINT5 wires: 0 		 VINT4_0: 0
Number of MSMG1 wires: 0 		 VINT5_0: 0
Number of MSMG2 wires: 0 		 VSMG1_0: 0
Number of MSMG3 wires: 0 		 VSMG2_0: 0
Number of MSMG4 wires: 0 		 VSMG3_0: 0
Number of MSMG5 wires: 0 		 VSMG4_0: 0
Number of MG1 wires: 0 		 VSMG5_0: 0
Number of MG2 wires: 0 		 VG1_0: 0
Total number of wires: 2 		 vias: 3

Total M1 wire length: 0.0
Total MINT1 wire length: 0.5
Total MINT2 wire length: 0.0
Total MINT3 wire length: 0.0
Total MINT4 wire length: 0.0
Total MINT5 wire length: 0.0
Total MSMG1 wire length: 0.0
Total MSMG2 wire length: 0.0
Total MSMG3 wire length: 0.0
Total MSMG4 wire length: 0.0
Total MSMG5 wire length: 0.0
Total MG1 wire length: 0.0
Total MG2 wire length: 0.0
Total wire length: 0.5

Longest M1 wire length: 0.0
Longest MINT1 wire length: 0.3
Longest MINT2 wire length: 0.0
Longest MINT3 wire length: 0.0
Longest MINT4 wire length: 0.0
Longest MINT5 wire length: 0.0
Longest MSMG1 wire length: 0.0
Longest MSMG2 wire length: 0.0
Longest MSMG3 wire length: 0.0
Longest MSMG4 wire length: 0.0
Longest MSMG5 wire length: 0.0
Longest MG1 wire length: 0.0
Longest MG2 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Done] Total (MB): Used  143  Alloctr  145  Proc 2325 
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :	 false               

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.eco_max_number_of_iterations                     :	 10                  
detail.force_end_on_preferred_grid                      :	 true                
detail.timing_driven                                    :	 false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    9  Alloctr    9  Proc    0 
[Dr init] Total (MB): Used  153  Alloctr  154  Proc 2325 
Total number of nets = 5965, of which 0 are not extracted
Total number of open nets = 5847, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed	1/81 Partitions, Violations =	0
Routed	3/81 Partitions, Violations =	0
Routed	4/81 Partitions, Violations =	0
Routed	6/81 Partitions, Violations =	0
Routed	7/81 Partitions, Violations =	2
Routed	8/81 Partitions, Violations =	2
Routed	9/81 Partitions, Violations =	2
Routed	11/81 Partitions, Violations =	0
Routed	12/81 Partitions, Violations =	0
Routed	13/81 Partitions, Violations =	0
Routed	14/81 Partitions, Violations =	0
Routed	15/81 Partitions, Violations =	0
Routed	16/81 Partitions, Violations =	0
Routed	17/81 Partitions, Violations =	0
Routed	18/81 Partitions, Violations =	0
Routed	30/81 Partitions, Violations =	0
Routed	46/81 Partitions, Violations =	0
Routed	48/81 Partitions, Violations =	0
Routed	50/81 Partitions, Violations =	0
Routed	51/81 Partitions, Violations =	0
Routed	52/81 Partitions, Violations =	0
Routed	53/81 Partitions, Violations =	0
Routed	54/81 Partitions, Violations =	0
Routed	60/81 Partitions, Violations =	0
Routed	61/81 Partitions, Violations =	0
Routed	62/81 Partitions, Violations =	0
Routed	66/81 Partitions, Violations =	0
Routed	67/81 Partitions, Violations =	0
Routed	70/81 Partitions, Violations =	0
Routed	71/81 Partitions, Violations =	0
Routed	72/81 Partitions, Violations =	0
Routed	73/81 Partitions, Violations =	0
Routed	74/81 Partitions, Violations =	0
Routed	75/81 Partitions, Violations =	0
Routed	76/81 Partitions, Violations =	0
Routed	77/81 Partitions, Violations =	0
Routed	78/81 Partitions, Violations =	0
Routed	79/81 Partitions, Violations =	0
Routed	80/81 Partitions, Violations =	0
Routed	81/81 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 0] Stage (MB): Used   27  Alloctr   27  Proc   12 
[Iter 0] Total (MB): Used  170  Alloctr  172  Proc 2338 

End DR iteration 0 with 81 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR] Stage (MB): Used    0  Alloctr    0  Proc   12 
[DR] Total (MB): Used  143  Alloctr  145  Proc 2338 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc   12 
[DR: Done] Total (MB): Used  143  Alloctr  145  Proc 2338 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    1604 micron
Total Number of Contacts =             1386
Total Number of Wires =                877
Total Number of PtConns =              0
Total Number of Routed Wires =       877
Total Routed Wire Length =           1604 micron
Total Number of Routed Contacts =       1386
	Layer        M1 :          2 micron
	Layer     MINT1 :         67 micron
	Layer     MINT2 :        660 micron
	Layer     MINT3 :        674 micron
	Layer     MINT4 :          5 micron
	Layer     MINT5 :          0 micron
	Layer     MSMG1 :        133 micron
	Layer     MSMG2 :         63 micron
	Layer     MSMG3 :          0 micron
	Layer     MSMG4 :          0 micron
	Layer     MSMG5 :          0 micron
	Layer       MG1 :          0 micron
	Layer       MG2 :          0 micron
	Via     VSMG1_0 :         14
	Via     VINT5_0 :         21
	Via     VINT4_0 :         21
	Via     VINT3_0 :         25
	Via     VINT2_0 :        403
	Via     VINT1_0 :        456
	Via        V1_0 :        442
	Via   V1_0(rot) :          4

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 1386 vias)
 
    Layer V1         =  0.00% (0      / 446     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (446     vias)
    Layer VINT1      =  0.00% (0      / 456     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (456     vias)
    Layer VINT2      =  0.00% (0      / 403     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (403     vias)
    Layer VINT3      =  0.00% (0      / 25      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (25      vias)
    Layer VINT4      =  0.00% (0      / 21      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (21      vias)
    Layer VINT5      =  0.00% (0      / 21      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (21      vias)
    Layer VSMG1      =  0.00% (0      / 14      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (14      vias)
 
  Total double via conversion rate    =  0.00% (0 / 1386 vias)
 
    Layer V1         =  0.00% (0      / 446     vias)
    Layer VINT1      =  0.00% (0      / 456     vias)
    Layer VINT2      =  0.00% (0      / 403     vias)
    Layer VINT3      =  0.00% (0      / 25      vias)
    Layer VINT4      =  0.00% (0      / 21      vias)
    Layer VINT5      =  0.00% (0      / 21      vias)
    Layer VSMG1      =  0.00% (0      / 14      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 1386 vias)
 
    Layer V1         =  0.00% (0      / 446     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (446     vias)
    Layer VINT1      =  0.00% (0      / 456     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (456     vias)
    Layer VINT2      =  0.00% (0      / 403     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (403     vias)
    Layer VINT3      =  0.00% (0      / 25      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (25      vias)
    Layer VINT4      =  0.00% (0      / 21      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (21      vias)
    Layer VINT5      =  0.00% (0      / 21      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (21      vias)
    Layer VSMG1      =  0.00% (0      / 14      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (14      vias)
 

Total number of nets = 5965
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: The stitching and editing of coupling caps is turned OFF for design 'MulDiv:MulDiv/clock_opt_opto.design'. (TIM-125)
Begin building search trees for block MulDiv:MulDiv/clock_opt_opto.design
Done building search trees for block MulDiv:MulDiv/clock_opt_opto.design (time 0s)
Information: Design MulDiv has 5964 nets, 0 global routed, 116 detail routed. (NEX-024)
Information: The RC mode used is CTO(RDE) for design 'MulDiv'. (NEX-022)
Information: Design Average RC for design MulDiv  (NEX-011)
Information: r = 39.418938 ohm/um, via_r = 3.392460 ohm/cut, c = 0.084276 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 35.437477 ohm/um, via_r = 3.334019 ohm/cut, c = 0.086238 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5962, routed nets = 116, across physical hierarchy nets = 0, parasitics cached nets = 5962, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Freeing timing information from routing. (ZRT-574)

npo-clock-opt optimization Phase 35 Iter  1         0.00        0.00      0.60         6       0.002  29222480.00           0.016      1043
Number of feedthrough buffers added 0
Enable dominated scenarios

npo-clock-opt optimization complete                 0.00        0.00      0.60         6       0.002  29222480.00           0.016      1043
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485055754028  3.179653653670  5.567223454587  2.894454387461  6.565921217863  9.017937505874  5.924475400933  9.863528928172  6.078654064085  2.744206741123  8.318196804907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  2.783539741094  2.700237862102  3.840981164440  3.750204453169  7.663439042299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  5.154231008244  5.867798150943  7.173325485364  9.669817399761  7.591468547087
7.632106868327  7.679070372923  9.831316597237  1.878805317928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  3.094905389655  4.570835057702  5.624309808820  7.826855553678  4.759114618263
5.409028469468  2.609820730387  0.626149616127  6.381676552919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  9.206238622107  9.584651863495  2.041258387119  3.921168167338  0.650469882345
9.472459445590  3.368481472447  4.897118627573  6.860149144452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  6.427380065224  8.244552198206  3.504301705451  1.682714312888  7.173414918510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  2.458818609371  1.017120333515  5.811040766269  5.826738283342  4.349364492435
0.216217090440  9.612149172847  7.311153432424  0.823510541628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563451201  4.613619877518  1.265499342202  0.417291413533  1.833870865081  6.448538937188
4.848374294671  2.936808705353  8.671491874545  4.212306716610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.324216938770  3.360685389997  2.300697592627  0.754116130179  1.961429811696  2.781384541418
3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  5.138536998619  7.452998401023  1.902350924529  5.623417259547  7.269344508696
3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730247963  1.016893574418  7.540601243425  0.000886317956  5.833794556721  4.754568789445
4.387461651535  1.217863906736  7.505874315400  0.800933086343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  2.046100538718  4.029708880924  9.406199296875  2.789961461318  0.723274314657
8.793224782678  8.918112215416  5.103696092676  4.141094470014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  5.879723440238  7.977249417759  5.095316259611  1.512378270128  7.396861620513
5.512169822878  1.398268114675  5.190997339746  6.408244786760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  6.001646587880  5.817017737572  2.343058322627  0.037323505045  0.494759140392
8.173631618928  2.544054416324  0.066110123774  8.589655657074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377260982  3.652834062614  4.351680038167  6.652008322212  4.022914251365  6.796628302757  0.618531511981
3.446103613180  2.312107154460  5.365776744907  1.822107158456  2.469756204172  7.387119392116  0.867338065048  8.682345947245  8.902409336848  4.394994489711  3.362036086014  9.244541614585  4.051110109534  5.907686019704  1.709581991590
0.067443597360  2.308426863396  0.055883419846  3.265224124446  3.794567350487  0.705451168271  6.012888717343  3.718510993956  2.708373361785  2.772683894677  4.441695916996  9.532896515898  6.656781509097  9.409792358072  6.136962013139
7.763510023831  9.625254700621  7.417690013069  2.209371401703  1.043513581151  9.666269582673  0.883342434938  3.292435021621  6.918317961214  2.422527731115  8.596147882351  9.141717198510  1.286112002201  9.569281060313  2.585813402480
2.551363179066  9.521353591253  3.451201231919  3.477518426530  0.052200041776  0.313533183387  2.465081644855  7.737188484837  3.112548293680  1.055033867149  6.934932421230  5.316709034174  7.270631530810  7.178459360747  1.109954751474
3.640423210598  6.979434983928  6.938770106616  9.989997530050  8.202622356477  5.030379078635  1.411605178130  3.341418335537  5.155650943790  9.893602913670  4.452252902020  9.208553021259  1.495636946745  7.734044117127  4.721490881592
0.740044439633  4.637138048628  4.984361337267  0.198619945279  8.206108043871  7.924524415939  7.259547826936  3.008696336740  3.103784709364  1.515702741133  8.080718094424  6.976854172940  5.921538680218  9.647301189440  1.463801353161
0.419342166007  5.657803814649  0.247963925093  7.774418954040  1.048505000035  3.317956583378  4.556721475458  7.289445438746  1.656592121786  3.901793750587  6.244709480093  3.986547509979  1.607363596408  5.274449634112  3.831880460490
7.969922508190  3.246462392372  4.138237029498  6.938718602961  9.314242940666  9.096875278996  4.661318072329  4.414657879322  4.787635891811  2.219113510369  8.920615814109  4.270218493372  1.384596206444  0.375049405316  9.766314784229
9.621220116795  0.775967847396  7.786224305671  7.040238797715  0.003284509589  7.059611151237  1.470128739689  2.720513551216  9.827835139826  8.118372519099  9.267785040824  4.586964522156  2.717830638536  4.966900799976  1.759117634708
7.763210639326  6.767907806332  6.983131428863  0.187880581792  8.323007234353  9.122627003732  6.705045049478  0.240392817363  1.613985254405  4.410021006611  2.051713258965  5.457278214390  3.562938080882  0.782604525367  8.475982241826
3.540902792637  7.260982365283  4.062614253867  4.638167665291  9.918747402249  5.051365679662  1.502757061856  2.611981344610  3.618147231210  7.158167536577  8.672946582210  7.958650895969  6.204623938711  9.392135886733  8.065017768234
5.947245890240  9.336848439499  4.489711154902  0.686014924445  2.200015355450  1.909530700435  9.219704670951  2.091590006744  3.546609230842  6.814269005588  5.380288326522  4.824640273204  7.350938270545  1.168290401288  8.717312271851
0.993956270837  3.361785277268  3.894677263765  2.116996953270  7.452994665626  2.309097940979  5.558072613699  3.113139776351  0.072170962525  4.751594741769  2.984401220937  1.101907008109  3.581602166626  9.582692888334  2.434907229243
5.021621691831  7.961214242252  7.731115678210  4.082351914162  8.035616128669  3.802201956928  4.260313258584  4.502480255136  3.135935952135  3.540756345120  3.100981347751  8.126734909078  0.041227231353  3.183306046508  1.644824673718
8.484837311254  8.293680105503  3.867149412422  5.421230531661  0.900762727011  2.330810717845  2.560747110998  5.851474364042  3.276467697943  4.932421693877  2.075688998999  7.230254724010  5.075919703017  9.196161941169  6.278109234141
8.335537515565  0.943790989360  2.913670264254  5.902020920846  4.997842099802  7.746741983171  7.317127972142  1.981592074004  4.433141463713  8.041352498436  3.248792019861  9.745473651738  3.190732692452  9.562369225954  7.726905200869
6.336740310378  4.709364151570  2.741133615647  6.694424697665  0.523951442499  7.480214174405  2.389440646383  2.453161041934  2.160515565780  3.817373024796  5.836528777441  8.754244935978  5.000585231795  6.583397955672  1.475427628944
5.438746165659  2.121786390179  3.750587431046  7.080093398634  3.950985168638  2.396408525399  0.834112483181  1.560490796992  2.502608324646  2.395006413823  9.944360693871  8.402165830180  2.940117009687  5.278915166131  8.072398341465
7.879322478763  5.891811221911  3.510369609637  3.414109427001  4.844388138404  5.006444037502  0.605316976634  5.884229962122  0.116795077596  7.847396778622  6.227819704023  8.797919909084  4.509030805961  1.151256847012  8.739658172051
3.551216982783  5.139826811837  2.519099733344  3.640824458676  0.973162271738  9.438536496698  1.999976175914  8.734708776321  0.639326676790  7.806332698313  3.340001018788  0.581996731066  7.234804012262  7.003751370504  5.049447924039
2.817363161398  5.254405441002  1.006611012747  1.858965545707  4.665306372415  7.880882038413  5.725367347591  3.341826354090  2.792637726098  2.365283406261  6.175005463816  7.665495890530  7.402790605136  5.679681850275  7.061825161198
1.344610361814  7.231210715816  7.536577674860  4.182210795845  6.246975646684  2.738711999466  6.086733306504  8.868234594724  5.890240933684  8.439499448971  3.076140068601  4.924649129767  0.405610290953  4.590787621970  4.170920109159

npo-clock-opt final QoR
_______________________
Scenario Mapping Table
1: mode_norm.fast.RCmin
2: mode_norm.fast.RCmin_bc
3: mode_norm.slow.RCmax
4: mode_norm.worst_low.RCmax

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clock
8: FEEDTHROUGH
9: REGIN
10: REGOUT

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0000     0.0000      0
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -   0.2628     0.6026      5
    2   8        -          -   0.0000     0.0000      0
    2   9        -          -   0.0000     0.0000      0
    2  10        -          -   0.0000     0.0000      0
    3   1   0.0000     0.0000        -          -      -
    3   2   0.0000     0.0000        -          -      -
    3   3   0.0000     0.0000        -          -      -
    3   4   0.0000     0.0000        -          -      -
    3   5   0.0000     0.0000        -          -      -
    3   6   0.0000     0.0000        -          -      -
    3   7   0.0000     0.0000        -          -      -
    3   8   0.0000     0.0000        -          -      -
    3   9   0.0000     0.0000        -          -      -
    3  10   0.0000     0.0000        -          -      -
    4   1   0.0000     0.0000        -          -      -
    4   2   0.0000     0.0000        -          -      -
    4   3   0.0000     0.0000        -          -      -
    4   4   0.0000     0.0000        -          -      -
    4   5   0.0000     0.0000        -          -      -
    4   6   0.0000     0.0000        -          -      -
    4   7   0.0000     0.0000        -          -      -
    4   8   0.0000     0.0000        -          -      -
    4   9   0.0000     0.0000        -          -      -
    4  10   0.0000     0.0000        -          -      -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        -          -        - 29222480.0
    2   *        -          -        -      -   0.2628     0.6026      5        -          -        - 29222480.0
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0          -
    4   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.2628     0.6026      5        0     0.0000        0 29222480.0      2049.10       5511        297        799
--------------------------------------------------------------------------------------------------------------------

npo-clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.2628     0.6026      5        0        0 29222480.0      2049.10       5511

npo-clock-opt command complete                CPU:   139 s (  0.04 hr )  ELAPSE:    58 s (  0.02 hr )  MEM-PEAK:  1043 MB
npo-clock-opt command statistics  CPU=128 sec (0.04 hr) ELAPSED=50 sec (0.01 hr) MEM-PEAK=1.019 GB
Information: The net parasitics of block MulDiv are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned ON for design 'MulDiv:MulDiv/clock_opt_opto.design'. (TIM-125)
Information: Design MulDiv has 5964 nets, 0 global routed, 116 detail routed. (NEX-024)
Information: The RC mode used is CTO(RDE) for design 'MulDiv'. (NEX-022)
Information: Crosstalk analysis has been disabled. (TIM-114)
Information: Design Average RC for design MulDiv  (NEX-011)
Information: r = 39.418938 ohm/um, via_r = 3.392460 ohm/cut, c = 0.084276 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 35.437477 ohm/um, via_r = 3.334019 ohm/cut, c = 0.086238 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5962, routed nets = 116, across physical hierarchy nets = 0, parasitics cached nets = 5962, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Running auto PG connection. (NDM-099)
1
##########################################################################################
## Post-route clock tree optimization for non-CCD flow
##########################################################################################
if {$CLOCK_OPT_OPTO_CTO && ![get_app_option_value -name clock_opt.flow.enable_ccd]} {
	if {$CLOCK_OPT_OPTO_CTO_USER_INSTANCE_NAME_PREFIX != ""} {
		set_app_options -name cts.common.user_instance_name_prefix -value ${CLOCK_OPT_OPTO_CTO_USER_INSTANCE_NAME_PREFIX}
	}
	save_block -as ${DESIGN_NAME}/${CLOCK_OPT_OPTO_BLOCK_NAME}_before_cto
	synthesize_clock_trees -postroute -routed_clock_stage detail
}
##########################################################################################
## Post-opto customizations
##########################################################################################
if {[file exists [which $TCL_USER_CLOCK_OPT_OPTO_POST_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_CLOCK_OPT_OPTO_POST_SCRIPT]"
	source -echo $TCL_USER_CLOCK_OPT_OPTO_POST_SCRIPT
} elseif {$TCL_USER_CLOCK_OPT_OPTO_POST_SCRIPT != ""} {
	puts "RM-error: TCL_USER_CLOCK_OPT_OPTO_POST_SCRIPT($TCL_USER_CLOCK_OPT_OPTO_POST_SCRIPT) is invalid. Please correct it."
}
##########################################################################################
## connect_pg_net
##########################################################################################
if {$TCL_USER_CONNECT_PG_NET_SCRIPT != ""} {
	if {[file exists [which $TCL_USER_CONNECT_PG_NET_SCRIPT]]} {
		puts "RM-info: Sourcing [which $TCL_USER_CONNECT_PG_NET_SCRIPT]"
  		source $TCL_USER_CONNECT_PG_NET_SCRIPT
	} else {
		puts "RM-error: TCL_USER_CONNECT_PG_NET_SCRIPT($TCL_USER_CONNECT_PG_NET_SCRIPT) is invalid. Please correct it."
	}
} else {
	connect_pg_net
}
****************************************
Report : Power/Ground Connection Summary
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:48:18 2019
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 5511/5511
Unconnected nwell pins        5511
Ground net VSS                5511/5511
Unconnected pwell pins        5511
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
## Run check_routes to save updated routing DRC to the block
redirect -tee -file ${REPORTS_DIR}/${REPORT_PREFIX}.check_routes {check_routes -open_net false}
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MSMG5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :	 false               

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.eco_max_number_of_iterations                     :	 10                  
detail.force_end_on_preferred_grid                      :	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 8 threads for routing. (ZRT-444)
Checked	6/9 Partitions, Violations =	0
Checked	7/9 Partitions, Violations =	0
Checked	8/9 Partitions, Violations =	0
Checked	9/9 Partitions, Violations =	0
[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc   38 
[DRC CHECK] Total (MB): Used  169  Alloctr  171  Proc 2440 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    1604 micron
Total Number of Contacts =             1386
Total Number of Wires =                877
Total Number of PtConns =              0
Total Number of Routed Wires =       877
Total Routed Wire Length =           1604 micron
Total Number of Routed Contacts =       1386
	Layer        M1 :          2 micron
	Layer     MINT1 :         67 micron
	Layer     MINT2 :        660 micron
	Layer     MINT3 :        674 micron
	Layer     MINT4 :          5 micron
	Layer     MINT5 :          0 micron
	Layer     MSMG1 :        133 micron
	Layer     MSMG2 :         63 micron
	Layer     MSMG3 :          0 micron
	Layer     MSMG4 :          0 micron
	Layer     MSMG5 :          0 micron
	Layer       MG1 :          0 micron
	Layer       MG2 :          0 micron
	Via     VSMG1_0 :         14
	Via     VINT5_0 :         21
	Via     VINT4_0 :         21
	Via     VINT3_0 :         25
	Via     VINT2_0 :        403
	Via     VINT1_0 :        456
	Via        V1_0 :        442
	Via   V1_0(rot) :          4

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 1386 vias)
 
    Layer V1         =  0.00% (0      / 446     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (446     vias)
    Layer VINT1      =  0.00% (0      / 456     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (456     vias)
    Layer VINT2      =  0.00% (0      / 403     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (403     vias)
    Layer VINT3      =  0.00% (0      / 25      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (25      vias)
    Layer VINT4      =  0.00% (0      / 21      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (21      vias)
    Layer VINT5      =  0.00% (0      / 21      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (21      vias)
    Layer VSMG1      =  0.00% (0      / 14      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (14      vias)
 
  Total double via conversion rate    =  0.00% (0 / 1386 vias)
 
    Layer V1         =  0.00% (0      / 446     vias)
    Layer VINT1      =  0.00% (0      / 456     vias)
    Layer VINT2      =  0.00% (0      / 403     vias)
    Layer VINT3      =  0.00% (0      / 25      vias)
    Layer VINT4      =  0.00% (0      / 21      vias)
    Layer VINT5      =  0.00% (0      / 21      vias)
    Layer VSMG1      =  0.00% (0      / 14      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 1386 vias)
 
    Layer V1         =  0.00% (0      / 446     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (446     vias)
    Layer VINT1      =  0.00% (0      / 456     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (456     vias)
    Layer VINT2      =  0.00% (0      / 403     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (403     vias)
    Layer VINT3      =  0.00% (0      / 25      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (25      vias)
    Layer VINT4      =  0.00% (0      / 21      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (21      vias)
    Layer VINT5      =  0.00% (0      / 21      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (21      vias)
    Layer VSMG1      =  0.00% (0      / 14      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (14      vias)
 


Verify Summary:

Total number of open nets = not checked
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


## Save block
save_block
Information: Saving block 'MulDiv:MulDiv/clock_opt_opto.design'
1
##########################################################################################
## Create abstract and frame
##########################################################################################
## Enabled for hierarchical designs; for bottom and intermediate levels of physical hierarchy
if {$DESIGN_STYLE == "hier"} {
	if {$USE_ABSTRACTS_FOR_POWER_ANALYSIS == "true"} {
	        set_app_options -name abstract.annotate_power -value true
	}
	
	if { $PHYSICAL_HIERARCHY_LEVEL == "bottom" } {
	        create_abstract -read_only
                create_frame -block_all true
	} elseif { $PHYSICAL_HIERARCHY_LEVEL == "intermediate"} {
	    if { $ABSTRACT_TYPE_FOR_MPH_BLOCKS == "nested"} {
	        ## Create nested abstract for the intermediate level of physical hierarchy
	        create_abstract -read_only
                create_frame -block_all true
	    } elseif { $ABSTRACT_TYPE_FOR_MPH_BLOCKS == "flattened"} {
	        ## Create flattened abstract for the intermediate level of physical hierarchy
	        create_abstract -read_only -preserve_block_instances false
                create_frame -block_all true
	    }
	}
}
##########################################################################################
## Report and output
##########################################################################################
if {$REPORT_QOR} {source report_qor.tcl}
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/report_qor.tcl

RM-info: Reporting clock tree information and QoR ...

 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
Warning: The scenario mode_norm.fast.RCmin has max transition DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
Warning: The scenario mode_norm.fast.RCmin has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
****************************************
Report : clock qor
        -type summary
        -nosplit
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:48:19 2019
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

===========================================================
==== Summary Reporting for Corner mode_norm.fast.RCmin ====
===========================================================

========================================== Summary Table for Corner mode_norm.fast.RCmin ===========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin, Scenario: mode_norm.fast.RCmin
clock                                   M,D       214     24      110     30.82     35.00      0.00      0.00         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        214     24      110     30.82     35.00      0.00      0.00         0         0


Warning: The scenario mode_norm.fast.RCmin_bc has max transition DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
Warning: The scenario mode_norm.fast.RCmin_bc has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
==============================================================
==== Summary Reporting for Corner mode_norm.fast.RCmin_bc ====
==============================================================

========================================= Summary Table for Corner mode_norm.fast.RCmin_bc =========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin_bc, Scenario: mode_norm.fast.RCmin_bc
clock                                   M,D       214     24      110     30.82     35.00     80.55     26.82         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        214     24      110     30.82     35.00     80.55     26.82         0         0


===========================================================
==== Summary Reporting for Corner mode_norm.slow.RCmax ====
===========================================================

========================================== Summary Table for Corner mode_norm.slow.RCmax ===========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.slow.RCmax, Scenario: mode_norm.slow.RCmax
clock                                   M,D       214     24      110     30.82     35.00     83.81     27.79         5         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        214     24      110     30.82     35.00     83.81     27.79         5         0


================================================================
==== Summary Reporting for Corner mode_norm.worst_low.RCmax ====
================================================================

======================================== Summary Table for Corner mode_norm.worst_low.RCmax ========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.worst_low.RCmax, Scenario: mode_norm.worst_low.RCmax
clock                                   M,D       214     24      110     30.82     35.00    106.54     34.98         5         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        214     24      110     30.82     35.00    106.54     34.98         5         0


1
Dispatching command : 'report_clock_qor -type latency -show_paths -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.latency
Dispatching command : 'report_clock_qor -type area -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.cell_area
Dispatching command : 'report_clock_qor -type structure -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.structure
Dispatching command : 'report_clock_qor -type drc_violators -all -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.drc_violators
Dispatching command : 'report_clock_timing -type summary -nosplit -scenarios [get_scenarios]' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_timing
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_clock_qor -type latency -show_paths -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.latency'

Completed 'report_clock_qor -type area -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.cell_area'

Completed 'report_clock_qor -type structure -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.structure'

Completed 'report_clock_qor -type drc_violators -all -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.drc_violators'

Completed 'report_clock_timing -type summary -nosplit -scenarios [get_scenarios]' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_timing'

RM-info: Running report_clock_qor -type power ...

RM-info: Reporting timing constraints ...

Dispatching command : 'report_mode -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_mode
Dispatching command : 'report_pvt -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_pvt
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_mode -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_mode'

Completed 'report_pvt -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_pvt'

RM-info: Reporting timing and QoR ...

****************************************
Report : qor
        -summary
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:48:28 2019
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
mode_norm.slow.RCmax (Setup)          50.18           0.00              0
mode_norm.worst_low.RCmax (Setup)           0.37           0.00              0
Design             (Setup)             0.37           0.00              0

mode_norm.fast.RCmin_bc (Hold)          -0.26          -0.60              5
Design             (Hold)             -0.26          -0.60              5
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                           2049.10
Cell Area (netlist and physical only):         2049.10
Nets with DRC Violations:        6
1
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)
****************************************
Report : global timing
        -format { narrow }
        -report_by design
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:48:28 2019
****************************************

No setup violations found.


Hold violations
--------------------------------------------------------------
          Total   reg->reg    in->reg   reg->out    in->out
--------------------------------------------------------------
WNS       -0.26      -0.26       0.00       0.00       0.00
TNS       -0.60      -0.60       0.00       0.00       0.00
NUM           5          5          0          0          0
--------------------------------------------------------------

1
RM-info: Analyzing design violations ...


****************************************
Report : Violation analysis
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:48:28 2019
****************************************

START_CMD: analyze_design_violations CPU:    149 s ( 0.04 hr) ELAPSE:     68 s ( 0.02 hr) MEM-PEAK:  1081 Mb Tue Oct 15 17:48:28 2019
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (62976 62976)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Design utilization is 0.525183

  Start analyzing SETUP violations.

    No setup violation was found. 

END_CMD: analyze_design_violations CPU:    149 s ( 0.04 hr) ELAPSE:     68 s ( 0.02 hr) MEM-PEAK:  1081 Mb Tue Oct 15 17:48:28 2019

****************************************
Report : Violation analysis
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:48:28 2019
****************************************

START_CMD: analyze_design_violations CPU:    149 s ( 0.04 hr) ELAPSE:     68 s ( 0.02 hr) MEM-PEAK:  1081 Mb Tue Oct 15 17:48:28 2019
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (62976 62976)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Design utilization is 0.525183

  Start analyzing HOLD violations.

  Detect 5 violating paths.
      Worst: -0.263      Total: -0.603      Average: -0.121
  0 violating paths are categorized.
      Worst: 0.000      Total: 0.000      Average: 0.000
  5 violating paths are uncategorized.
      Worst: -0.263      Total: -0.603      Average: -0.121

  ****** Hold timing categories ******
  category                                                      Count      Worst      Total   Percentage
  -----------------                                            -------    -------    -------    ----- 
  * category  H1: Large clock skew(LCS)                              0
  * category  H2: Large clock uncertainty(LCU)                       0
  * category  H3: Large hold time of end point(LLH)                  0
  * category  H4: Large external output delay(LOD)                   0
  * category  H5: Delay setting is illegal(ID)                       0
  * category  H6: Conflict with setup at endpoint(CSE)               0
  * category  H7: Small violations(SM)                               5     -0.263     -0.603  100.00%
  * category  H8: Remaining violating paths(OT)                      0

  ****** Remaining violations distributed by slack ******

  Top 10 violations:
  # 1:EP-remainder_reg_58_/SI, -0.263,(SM)
  # 2:EP-remainder_reg_61_/SI, -0.161,(SM)
  # 3:EP-remainder_reg_94_/SI, -0.105,(SM)
  # 4:EP-remainder_reg_97_/SI, -0.053,(SM)
  # 5:EP-remainder_reg_95_/SI, -0.021,(SM)

  Please find detailed analysis in ./rpts_icc2/clock_opt_opto.analyze_design_violations.hold.txt.

END_CMD: analyze_design_violations CPU:    149 s ( 0.04 hr) ELAPSE:     68 s ( 0.02 hr) MEM-PEAK:  1081 Mb Tue Oct 15 17:48:28 2019
****************************************
Report : check_mv_design
        -erc_mode
        -voltage_threshold 0
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:48:28 2019
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)
1
****************************************
Report : check_mv_design
        -power_connectivity
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:48:28 2019
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- PG net rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Power connectivity rule ----------
Warning: PG pin 'remainder_reg_0_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_0_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_32_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_32_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_16_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_16_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_8_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_8_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_10_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_10_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_2_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_2_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_18_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_18_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_34_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_34_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_26_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_26_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_58_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_58_/VNW' is unconnected. (MV-005)
Information: Message 'MV-005' limit (20) exceeded. Remainder will be suppressed. The limit can be changed with '-max_message_count' option. (MV-079)
Information: Total 11022 MV-005 violations. (MV-080)

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 11022 warning(s) from check_mv_design. (MV-082)
1
****************************************
Report : check_mv_design
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:48:28 2019
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)
1
Loading cell instances...
Number of Standard Cells: 5511
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 73
Number of VDD Vias: 5920
Number of VDD Terminals: 64
Number of VSS Wires: 71
Number of VSS Vias: 5355
Number of VSS Terminals: 60
**************Verify net VDD connectivity*****************
  Number of floating wires: 11
  Number of floating vias: 0
  Number of floating std cells: 1532
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
**************Verify net VSS connectivity*****************
  Number of floating wires: 12
  Number of floating vias: 0
  Number of floating std cells: 1785
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
{PATH_3_2 PATH_3_9 PATH_3_10 PATH_3_12 PATH_3_15 PATH_3_22 PATH_3_23 PATH_3_25 PATH_3_28 PATH_3_35 PATH_3_36 PATH_3_38 PATH_3_41 PATH_3_48 PATH_3_49 PATH_3_51 PATH_3_54 PATH_3_62 PATH_3_64 PATH_3_67 PATH_3_75 PATH_3_77 PATH_3_80}
RM-info: Running report_power ...

RM-info: Reporting design information ...

****************************************
Report : report_utilization
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:48:29 2019
****************************************
Utilization Ratio:			0.5252
Utilization options:
 - Area calculation based on:		site_row of block MulDiv/clock_opt_opto
 - Categories of objects excluded:	hard_macros macro_keepouts soft_macros io_cells hard_blockages 
Total Area:				3901.6858
Total Capacity Area:			3901.6858
Total Area of cells:			2049.0977
Area of excluded objects:
 - hard_macros         :		0.0000
 - macro_keepouts      :		0.0000
 - soft_macros         :		0.0000
 - io_cells            :		0.0000
 - hard_blockages      :		0.0000

Utilization of site-rows with:
 - Site 'unit':				0.5252

0.5252
RM-info: Checking design issues ...

RM-info: Reporting units ...

RM-info: Reporting non-default app option settings ...


Running global router for congestion map ...
Info: Set app option 'route.global.deterministic' to on

Generating Timing information  
Design  Scenario mode_norm.slow.RCmax (Mode mode_norm.slow.RCmax Corner mode_norm.slow.RCmax)
Estimated unitRes/unitCap :
Layer M1 : Res  46.4286 ohm/um Cap  0.148637 ff/um
Layer MINT1 : Res  46.4286 ohm/um Cap  0.154683 ff/um
Layer MINT2 : Res  46.4286 ohm/um Cap  0.154827 ff/um
Layer MINT3 : Res  46.4286 ohm/um Cap  0.154839 ff/um
Layer MINT4 : Res  46.4286 ohm/um Cap  0.154828 ff/um
Layer MINT5 : Res  46.4286 ohm/um Cap  0.154674 ff/um
Layer MSMG1 : Res  8.03571 ohm/um Cap  0.196653 ff/um
Layer MSMG2 : Res  8.03571 ohm/um Cap  0.184306 ff/um
Layer MSMG3 : Res  8.03571 ohm/um Cap  0.18422 ff/um
Layer MSMG4 : Res  8.03571 ohm/um Cap  0.184207 ff/um
Layer MSMG5 : Res  8.03571 ohm/um Cap  0.184091 ff/um
Layer MG1 : Res  0.892857 ohm/um Cap  0.194736 ff/um
Layer MG2 : Res  0.892857 ohm/um Cap  0.177243 ff/um
Generating Timing information  ... Done
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 2440 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.export_soft_congestion_maps                      :	 false               
global.timing_driven                                    :	 true                

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MSMG5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used  141  Alloctr  141  Proc    0 
[End of Read DB] Total (MB): Used  146  Alloctr  147  Proc 2440 
Loading timing information to the router from design
Timing information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,63.23,63.74)
Number of routing layers = 13
layer M1, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT1, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT2, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT3, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT4, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT5, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MSMG1, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG2, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG3, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG4, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG5, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MG1, dir Hor, min width = 0.112, min space = 0.112 pitch = 0.224
layer MG2, dir Ver, min width = 0.112, min space = 0.112 pitch = 0.224
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  148  Alloctr  149  Proc 2440 
Net statistics:
Total number of nets     = 5965
Number of nets to route  = 5847
Number of single or zero port nets = 1
Number of nets with min-layer-mode soft = 9
Number of nets with min-layer-mode soft-cost-low = 9
117 nets are fully connected,
 of which 117 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build All Nets] Total (MB): Used  150  Alloctr  152  Proc 2440 
Average gCell capacity  0.20	 on layer (1)	 M1
Average gCell capacity  10.68	 on layer (2)	 MINT1
Average gCell capacity  9.87	 on layer (3)	 MINT2
Average gCell capacity  11.75	 on layer (4)	 MINT3
Average gCell capacity  9.88	 on layer (5)	 MINT4
Average gCell capacity  11.76	 on layer (6)	 MINT5
Average gCell capacity  5.45	 on layer (7)	 MSMG1
Average gCell capacity  6.45	 on layer (8)	 MSMG2
Average gCell capacity  5.72	 on layer (9)	 MSMG3
Average gCell capacity  6.45	 on layer (10)	 MSMG4
Average gCell capacity  5.72	 on layer (11)	 MSMG5
Average gCell capacity  1.65	 on layer (12)	 MG1
Average gCell capacity  0.00	 on layer (13)	 MG2
Average number of tracks per gCell 12.06	 on layer (1)	 M1
Average number of tracks per gCell 12.01	 on layer (2)	 MINT1
Average number of tracks per gCell 12.06	 on layer (3)	 MINT2
Average number of tracks per gCell 12.01	 on layer (4)	 MINT3
Average number of tracks per gCell 12.06	 on layer (5)	 MINT4
Average number of tracks per gCell 12.01	 on layer (6)	 MINT5
Average number of tracks per gCell 6.90	 on layer (7)	 MSMG1
Average number of tracks per gCell 6.87	 on layer (8)	 MSMG2
Average number of tracks per gCell 6.90	 on layer (9)	 MSMG3
Average number of tracks per gCell 6.87	 on layer (10)	 MSMG4
Average number of tracks per gCell 6.90	 on layer (11)	 MSMG5
Average number of tracks per gCell 3.45	 on layer (12)	 MG1
Average number of tracks per gCell 3.45	 on layer (13)	 MG2
Number of gCells = 88478
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  152  Alloctr  153  Proc 2440 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    5  Proc    0 
[End of Build Data] Total (MB): Used  152  Alloctr  154  Proc 2440 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  184  Alloctr  186  Proc 2440 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Initial Routing] Total (MB): Used  187  Alloctr  189  Proc 2440 
Initial. Routing result:
Initial. Both Dirs: Overflow =   102 Max = 3 GRCs =   107 (0.79%)
Initial. H routing: Overflow =    22 Max = 2 (GRCs =  8) GRCs =    32 (0.47%)
Initial. V routing: Overflow =    79 Max = 3 (GRCs =  3) GRCs =    75 (1.10%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT1      Overflow =    22 Max = 2 (GRCs =  8) GRCs =    32 (0.47%)
Initial. MINT2      Overflow =    79 Max = 3 (GRCs =  3) GRCs =    75 (1.10%)
Initial. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.6 0.00 0.00 0.28 0.00 0.00 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MINT1    32.0 7.14 5.51 11.1 7.92 16.7 9.29 5.11 3.13 1.38 0.56 0.04 0.03 0.00
MINT2    27.9 5.79 6.66 7.61 7.41 14.9 6.80 8.68 6.32 1.88 5.23 0.16 0.48 0.07
MINT3    66.5 14.6 8.74 5.94 2.32 1.53 0.26 0.09 0.01 0.00 0.00 0.00 0.00 0.00
MINT4    73.6 10.1 7.54 4.60 1.92 1.84 0.24 0.04 0.00 0.00 0.00 0.00 0.00 0.00
MINT5    99.1 0.84 0.04 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    85.7 10.8 1.47 1.31 0.03 0.53 0.04 0.00 0.00 0.00 0.04 0.00 0.00 0.00
MSMG2    84.6 14.8 0.22 0.25 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    95.9 3.75 0.19 0.03 0.00 0.04 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    97.7 2.25 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    99.4 0.54 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    81.7 5.44 2.34 2.40 1.51 2.74 1.28 1.07 0.73 0.25 0.45 0.02 0.04 0.01


Initial. Total Wire Length = 32787.28
Initial. Layer M1 wire length = 17.89
Initial. Layer MINT1 wire length = 9325.46
Initial. Layer MINT2 wire length = 13580.10
Initial. Layer MINT3 wire length = 4573.29
Initial. Layer MINT4 wire length = 3448.49
Initial. Layer MINT5 wire length = 300.11
Initial. Layer MSMG1 wire length = 524.91
Initial. Layer MSMG2 wire length = 685.71
Initial. Layer MSMG3 wire length = 194.61
Initial. Layer MSMG4 wire length = 109.82
Initial. Layer MSMG5 wire length = 26.88
Initial. Layer MG1 wire length = 0.00
Initial. Layer MG2 wire length = 0.00
Initial. Total Number of Contacts = 36491
Initial. Via V1_0 count = 17104
Initial. Via VINT1_0 count = 15201
Initial. Via VINT2_0 count = 2061
Initial. Via VINT3_0 count = 1097
Initial. Via VINT4_0 count = 419
Initial. Via VINT5_0 count = 313
Initial. Via VSMG1_0 count = 218
Initial. Via VSMG2_0 count = 54
Initial. Via VSMG3_0 count = 18
Initial. Via VSMG4_0 count = 6
Initial. Via VSMG5_0 count = 0
Initial. Via VG1_0 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  187  Alloctr  189  Proc 2440 
phase1. Routing result:
phase1. Both Dirs: Overflow =     1 Max = 1 GRCs =     3 (0.02%)
phase1. H routing: Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.04%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT1      Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.04%)
phase1. MINT2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.6 0.00 0.00 0.28 0.00 0.00 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MINT1    31.9 7.32 5.63 11.1 8.01 16.8 9.21 5.04 3.36 1.26 0.16 0.00 0.00 0.00
MINT2    27.9 5.70 6.82 7.88 7.60 15.3 6.85 8.87 6.48 2.00 4.60 0.00 0.00 0.00
MINT3    66.0 14.3 8.23 5.74 3.17 1.91 0.37 0.10 0.01 0.01 0.00 0.00 0.00 0.00
MINT4    72.1 10.4 7.88 4.66 2.51 2.07 0.12 0.18 0.04 0.00 0.00 0.00 0.00 0.00
MINT5    98.5 1.29 0.12 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    84.1 12.0 1.60 1.35 0.10 0.69 0.07 0.00 0.00 0.00 0.01 0.00 0.00 0.00
MSMG2    81.4 17.7 0.46 0.26 0.04 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    93.0 6.82 0.07 0.03 0.00 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    97.2 2.79 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    99.7 0.19 0.00 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    80.9 6.06 2.37 2.42 1.65 2.84 1.28 1.09 0.76 0.25 0.37 0.00 0.00 0.00


phase1. Total Wire Length = 32857.44
phase1. Layer M1 wire length = 17.89
phase1. Layer MINT1 wire length = 9132.42
phase1. Layer MINT2 wire length = 13238.13
phase1. Layer MINT3 wire length = 4680.74
phase1. Layer MINT4 wire length = 3605.16
phase1. Layer MINT5 wire length = 343.20
phase1. Layer MSMG1 wire length = 546.84
phase1. Layer MSMG2 wire length = 823.16
phase1. Layer MSMG3 wire length = 326.02
phase1. Layer MSMG4 wire length = 135.43
phase1. Layer MSMG5 wire length = 8.45
phase1. Layer MG1 wire length = 0.00
phase1. Layer MG2 wire length = 0.00
phase1. Total Number of Contacts = 37352
phase1. Via V1_0 count = 17099
phase1. Via VINT1_0 count = 15205
phase1. Via VINT2_0 count = 2277
phase1. Via VINT3_0 count = 1281
phase1. Via VINT4_0 count = 558
phase1. Via VINT5_0 count = 449
phase1. Via VSMG1_0 count = 316
phase1. Via VSMG2_0 count = 130
phase1. Via VSMG3_0 count = 30
phase1. Via VSMG4_0 count = 7
phase1. Via VSMG5_0 count = 0
phase1. Via VG1_0 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  187  Alloctr  189  Proc 2440 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.7 0.00 0.00 0.22 0.00 0.00 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MINT1    32.0 7.70 6.52 12.2 8.96 18.2 8.32 3.67 1.95 0.34 0.06 0.00 0.00 0.00
MINT2    27.9 5.70 6.79 7.82 7.60 15.2 6.89 8.70 6.45 2.06 4.89 0.00 0.00 0.00
MINT3    66.0 14.3 8.24 5.79 3.17 1.91 0.37 0.10 0.01 0.01 0.00 0.00 0.00 0.00
MINT4    72.1 10.4 7.88 4.64 2.53 2.09 0.12 0.18 0.04 0.00 0.00 0.00 0.00 0.00
MINT5    98.6 1.26 0.10 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    84.0 12.0 1.62 1.35 0.10 0.69 0.07 0.00 0.00 0.00 0.01 0.00 0.00 0.00
MSMG2    81.3 17.9 0.46 0.26 0.04 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    92.9 6.88 0.09 0.03 0.00 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    97.2 2.79 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    99.7 0.19 0.00 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    80.8 6.11 2.44 2.49 1.72 2.94 1.22 0.97 0.65 0.19 0.38 0.00 0.00 0.00


phase2. Total Wire Length = 32858.94
phase2. Layer M1 wire length = 17.89
phase2. Layer MINT1 wire length = 9130.83
phase2. Layer MINT2 wire length = 13238.32
phase2. Layer MINT3 wire length = 4683.64
phase2. Layer MINT4 wire length = 3605.16
phase2. Layer MINT5 wire length = 343.20
phase2. Layer MSMG1 wire length = 546.84
phase2. Layer MSMG2 wire length = 823.16
phase2. Layer MSMG3 wire length = 326.02
phase2. Layer MSMG4 wire length = 135.43
phase2. Layer MSMG5 wire length = 8.45
phase2. Layer MG1 wire length = 0.00
phase2. Layer MG2 wire length = 0.00
phase2. Total Number of Contacts = 37354
phase2. Via V1_0 count = 17099
phase2. Via VINT1_0 count = 15205
phase2. Via VINT2_0 count = 2279
phase2. Via VINT3_0 count = 1281
phase2. Via VINT4_0 count = 558
phase2. Via VINT5_0 count = 449
phase2. Via VSMG1_0 count = 316
phase2. Via VSMG2_0 count = 130
phase2. Via VSMG3_0 count = 30
phase2. Via VSMG4_0 count = 7
phase2. Via VSMG5_0 count = 0
phase2. Via VG1_0 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Whole Chip Routing] Stage (MB): Used   40  Alloctr   40  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  187  Alloctr  189  Proc 2440 

Congestion utilization per direction:
Average vertical track utilization   = 13.37 %
Peak    vertical track utilization   = 57.14 %
Average horizontal track utilization = 11.11 %
Peak    horizontal track utilization = 48.89 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used  186  Alloctr  188  Proc 2440 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:02 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[GR: Done] Stage (MB): Used  180  Alloctr  182  Proc    0 
[GR: Done] Total (MB): Used  186  Alloctr  188  Proc 2440 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:00 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBOUT] Stage (MB): Used -146  Alloctr -146  Proc    0 
[DBOUT] Total (MB): Used   36  Alloctr   37  Proc 2440 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Global Routing] Stage (MB): Used   31  Alloctr   31  Proc    0 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 2440 

****************************************
Report : congestion
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:48:32 2019
****************************************

Layer     |    overflow     |              # GRCs has
Name      |  total  |  max  | overflow (%)      | max overflow
---------------------------------------------------------------
M1        |       0 |     0 |       0  ( 0.00%) |       0
MINT1     |       0 |     0 |       0  ( 0.00%) |       0
MINT2     |       0 |     0 |       0  ( 0.00%) |       0
MINT3     |       0 |     0 |       0  ( 0.00%) |       0
MINT4     |       0 |     0 |       0  ( 0.00%) |       0
MINT5     |       0 |     0 |       0  ( 0.00%) |       0
MSMG1     |       0 |     0 |       0  ( 0.00%) |       0
MSMG2     |       0 |     0 |       0  ( 0.00%) |       0
MSMG3     |       0 |     0 |       0  ( 0.00%) |       0
MSMG4     |       0 |     0 |       0  ( 0.00%) |       0
MSMG5     |       0 |     0 |       0  ( 0.00%) |       0
MG1       |       0 |     0 |       0  ( 0.00%) |       0
MG2       |       0 |     0 |       0  ( 0.00%) |       0
---------------------------------------------------------------
Both Dirs |       0 |     0 |       0  ( 0.00%) |       0
H routing |       0 |     0 |       0  ( 0.00%) |       0
V routing |       0 |     0 |       0  ( 0.00%) |       0

1
To restart the GUI, type 'gui_start'.
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/report_qor.tcl

print_message_info -ids * -summary

Id             Severity         Limit    Occurrences   Suppressed
--------------------------------------------------------------------
CTS-038         Warning             0              2            0
CTS-101     Information             0              2            0
CTS-103     Information             0              2            0
CTS-107     Information             0              2            0
EMS-040         Warning             0              1            0
FILE-007    Information             0              2            0
LGL-050         Warning             0             48            0
LNK-040     Information             0              1            0
MV-005          Warning             0             20            0
MV-079      Information             0              1            0
MV-080      Information             0              1            0
MV-082      Information             0              3            0
NDM-099     Information             0              1            0
NEX-011     Information             0             11            0
NEX-017     Information             0             22            0
NEX-022     Information             0             10            0
NEX-024     Information             0             12            0
OPT-055     Information             0              2            0
OPT-200         Warning             0              1            0
OPT-215         Warning             0              1            0
OPT-800     Information             0              1            0
PLACE-027   Information             0              2            0
PLACE-030   Information             0              1            0
POW-005     Information            10              1            0
POW-009         Warning            10              4            0
POW-024     Information            10              2            0
POW-052     Information            10              2            0
PVT-032     Information             0              6            0
TIM-050     Information             0              5            0
TIM-111     Information             0             10            0
TIM-112     Information             0             10            0
TIM-114     Information             0              1            0
TIM-119     Information             0              3            0
TIM-120     Information             0              3            0
TIM-121     Information             0              2            0
TIM-123     Information             0              8            0
TIM-124     Information             0              1            0
TIM-125     Information             0             20            0
TIM-126     Information             0              3            0
TIM-127     Information             0              3            0
UIC-058         Warning             0              9            0
ZRT-309         Warning             0              1            0
ZRT-444     Information             0             11            0
ZRT-520         Warning             0              1            0
ZRT-559     Information             0              1            0
ZRT-574     Information             0              4            0
ZRT-586         Warning             0              2            0
ZRT-613     Information             0             10            0
ZRT-647         Warning             0              3            0

Diagnostics summary: 84 warnings, 182 informationals
echo [date] > clock_opt_opto 
exit
Maximum memory usage for this session: 1081.33 MB
CPU usage for this session:    153 seconds (  0.04 hours)
Elapsed time for this session:     76 seconds (  0.02 hours)
Thank you for using IC Compiler II.
icc2_shell  -f ./rm_icc2_pnr_scripts/route_auto.tcl | tee -i logs_icc2/route_auto.log



                              IC Compiler II (TM)

             Version P-2019.03-SP1 for linux64 - Apr 25, 2019 -SLE

                    Copyright (c) 1988 - 2019 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

##########################################################################################
# Tool: IC Compiler II
# Script: route_auto.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
source -echo ./rm_setup/icc2_pnr_setup.tcl 
puts "RM-info : Running script [info script]\n"
RM-info : Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_setup/icc2_pnr_setup.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: icc2_pnr_setup.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
source -echo ./rm_setup/icc2_common_setup.tcl 
puts "RM-info : Running script [info script]\n"
RM-info : Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_setup/icc2_common_setup.tcl

set TECH_HOME "/afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech"
set DCRM_RESULTS_DIR "../dcrm/results"
##########################################################################################
# Tool: IC Compiler II
# Script: icc2_common_setup.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
##########################################################################################
## Required variables
## These variables must be correctly filled in for the flow to run properly
##########################################################################################
set DESIGN_NAME 		"MulDiv" ;# Required; name of the design to be worked on; also used as the block name when scripts save or copy a block
set LIBRARY_SUFFIX		"" ;# Suffix for the design library name ; default is unspecified   
set DESIGN_LIBRARY 		"${DESIGN_NAME}${LIBRARY_SUFFIX}" ;# Name of the design library; default is ${DESIGN_NAME}${LIBRARY_SUFFIX}
set REFERENCE_LIBRARY 		"${TECH_HOME}/ece720/Nangate_15nm_OCL_ICC2_LibPrep_v2014_06/icc2_cell_lib/NanGate_15nm_OCL.ndm"	;# Required; a list of reference libraries for the design library.
;#	for library configuration flow (LIBRARY_CONFIGURATION_FLOW set to true below): 
;#		- specify the list of physical source files to be used for library configuration during create_lib
;# 	for hierarchical designs using bottom-up flows: include subblock design libraries in the list;
;# 	for hierarchical designs using ETMs: include the ETM library in the list.
;# 		- If unpack_rm_dirs.pl is used to create dir structures for hierarchical designs, 
;#		  in order to transition between hierarchical DP and hierarchical PNR flows properly, 
;#		  absolute paths are a requirement.
set COMPRESS_LIBS               "false" ;# Save libs as compressed NDM; only used in DP.
set VERILOG_NETLIST_FILES	"${DCRM_RESULTS_DIR}/${DESIGN_NAME}.mapped.v"	;# Verilog netlist files;
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
set UPF_FILE 			""	;# A UPF file
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
;#          for hierarchical designs using ETMs, load the block upf file
;#          for each sub-block linked to ETM, include the following line in the UPF_FILE 
;#              load_upf block.upf -scope block_instance_name
set UPF_SUPPLEMENTAL_FILE	""      ;# The supplemental UPF file. Only needed if you are running golden UPF flow, in which case, you need both UPF_FILE and this.
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
;#	    If UPF_SUPPLEMENTAL_FILE is specified, scripts assume golden UPF flow. load_upf and save_upf commands will be different.	
set TCL_PARASITIC_SETUP_FILE	""	;# Specify a Tcl script to read in your TLU+ files by using the read_parasitic_tech command;
;# refer to the example in templates/init_design.read_parasitic_tech_example.tcl 
set TCL_MCMM_SETUP_FILE		"${DCRM_RESULTS_DIR}/ICC2_files/${DESIGN_NAME}.MCMM/top.tcl"	;# Specify a Tcl script to create your corners, modes, scenarios and load respective constraints;
;# two examples are provided in templates/: 
;# init_design.mcmm_example.explicit.tcl: provide mode, corner, and scenario constraints; create modes, corners, 
;# and scenarios; source mode, corner, and scenario constraints, respectively 
;# init_design.mcmm_example.auto_expanded.tcl: provide constraints for the scenarios; create modes, corners, 
;# and scenarios; source scenario constraints which are then expanded to associated modes and corners
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
set TECH_FILE 			"${TECH_HOME}/ece720/Nangate_15nm_OCL_Milkyway_v2014_06/FreePDK15.tf" 	;# A technology file; TECH_FILE and TECH_LIB are mutually exclusive ways to specify technology information; 
;# TECH_FILE is recommended, although TECH_LIB is also supported in ICC2 RM. 
set TECH_LIB			""	;# Specify the reference library to be used as a dedicated technology library;
;# as a best practice, please list it as the first library in the REFERENCE_LIBRARY list 
set TECH_LIB_INCLUDES_TECH_SETUP_INFO true 
;# Indicate whether TECH_LIB contains technology setup information such as routing layer direction, offset, 
;# site default, and site symmetry, etc. TECH_LIB may contain this information if loaded during library prep.
;# true|false; this variable is associated with TECH_LIB. 
set TCL_TECH_SETUP_FILE		"init_design.tech_setup.tcl"
;# Specify a TCL script for setting routing layer direction, offset, site default, and site symmetry list, etc.
;# init_design.tech_setup.tcl is the default. Use it as a template or provide your own script.
;# This script will only get sourced if the following conditions are met: 
;# (1) TECH_FILE is specified (2) TECH_LIB is specified && TECH_LIB_INCLUDES_TECH_SETUP_INFO is false 
set ROUTING_LAYER_DIRECTION_OFFSET_LIST "   {M1 vertical 0.0}   {MINT1 horizontal 0.0}   {MINT2 vertical 0.0}   {MINT3 horizontal 0.0}   {MINT4 vertical 0.0}   {MINT5 horizontal 0.0}   {MSMG1 vertical 0.0}   {MSMG2 horizontal 0.0}   {MSMG3 vertical 0.0}   {MSMG4 horizontal 0.0}   {MSMG5 vertical 0.0}   {MG1 horizontal 0.0}   {MG2 vertical 0.0} "
;# Specify the routing layers as well as their direction and offset in a list of space delimited pairs;
;# This variable should be defined for all metal routing layers in technology file;
;# Syntax is "{metal_layer_1 direction offset} {metal_layer_2 direction offset} ...";
;# It is required to at least specify metal layers and directions. Offsets are optional. 
;# Example1 is with offsets specified: "{M1 vertical 0.2} {M2 horizontal 0.0} {M3 vertical 0.2}"
;# Example2 is without offsets specified: "{M1 vertical} {M2 horizontal} {M3 vertical}"
##########################################################################################
## Optional variables
## Specify these variables if the corresponding functions are desired 
##########################################################################################
set DESIGN_LIBRARY_SCALE_FACTOR	"1000"	;# Specify the length precision for the library. Length precision for the design
;# library and its ref libraries must be identical. Tool default is 10000, which
;# implies one unit is one Angstrom or 0.1nm.
set UPF_UPDATE_SUPPLY_SET_FILE	""	;# A UPF file to resolve UPF supply sets
set DEF_FLOORPLAN_FILES		""	;# DEF files which contain the floorplan information;
;# 	for DP: not required
;# 	for PNR: required if INIT_DESIGN_INPUT = ASCII in icc2_pnr_setup.tcl and neither TCL_FLOORPLAN_FILE or 
;#		 initialize_floorplan is used; DEF_FLOORPLAN_FILES and TCL_FLOORPLAN_FILE are mutually exclusive;
;# 	         not required if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM
set DEF_SCAN_FILE		"${DCRM_RESULTS_DIR}/${DESIGN_NAME}.mapped.scandef"	;# A scan DEF file for scan chain information;
;# 	for PNR: not required if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM, as SCANDEF is expected to be loaded already
set DEF_SITE_NAME_PAIRS		{}	;# A list of site name pairs for read_def -convert; 
;# specify site name pairs with from_site first followed by to_site;
;# Example: set DEF_SITE_NAME_PAIRS {{from_site_1 to_site_1} {from_site_2 to_site_2}} 	
set SITE_DEFAULT		""	;# Specify the default site name if there are multiple site defs in the technology file;
;# this is to be used by initialize_floorplan command; example: set SITE_DEFAULT "unit";
;# this is applied in the init_design.tech_setup.tcl script 
set SITE_SYMMETRY_LIST	""		;# Specify a list of site def and its symmetry value;
;# this is to be used by read_def or initialize_floorplan command to control the site symmetry;
;# example: set SITE_SYMMETRY_LIST "{unit Y} {unit1 Y}"; this is applied in the init_design.tech_setup.tcl script 
set MIN_ROUTING_LAYER		"M1"	;# Min routing layer name; normally should be specified; otherwise tool can use all metal layers
set MAX_ROUTING_LAYER		"MSMG5"
set LIBRARY_CONFIGURATION_FLOW	false	;# Set it to true enables library configuration flow which calls the library manager under the hood to generate .nlibs, 
;# save them to disk, and automatically link them to the design.
;# Requires LINK_LIBRARY to be specified with .db files and REFERENCE_LIBRARY to be specified with physical
;# source files for the library configuration flow. Also search_path (in icc2_pnr_setup.tcl) should include paths 
;# to these .db and physical source files.
set LINK_LIBRARY		""	;# Specify .db files;
;# 	for running VC-LP (vc_lp.tcl) and Formality (fm.tcl): required
;# 	for ICC-II without LIBRARY_CONFIGURATION_FLOW enabled: not required
;#	for ICC-II with LIBRARY_CONFIGURATION_FLOW enabled: required; 
;#      	- the .db files specified will be used for the library configuration under the hood during create_lib 
##########################################################################################
## Variables related to flow controls of flat PNR, hierarchical PNR and transition with DP
##########################################################################################
set DESIGN_STYLE		"flat"	;# Specify the design style; flat|hier; default is flat; 
;# specify flat for a totally flat flow (flat PNR for short) and 
;# specify hier for a hierarchical flow (hier PNR for short);
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: this should set to flat (default)
;#	for DP: not used 
set PHYSICAL_HIERARCHY_LEVEL	"" 	;# Specify the current level of hierarchy for the hierarchical PNR flow; top|intermediate|bottom;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
set RELEASE_DIR_DP		"" 	;# Specify the release directory of DP RM; 
;# this is where init_design.tcl of PNR flow gets DP RM released libraries;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: required if INIT_DESIGN_INPUT = DP_RM_NDM, as init_design.tcl needs to know where DP RM libraries are
;#	for DP: not used 
set RELEASE_LABEL_NAME_DP 	"for_pnr"	
;# Specify the label name of the block in the DP RM released library;
;# this is the label name which init_design.tcl of PNR flow will open. 
set RELEASE_DIR_PNR		"" 	;# Specify the release directory of PNR RM; 
;# this is where the init_design.tcl of hierarchical PNR flow gets the sub-block libraries;	
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
##########################################################################################
## Variables related to REDHAWK ANALYSIS FUSION
##########################################################################################
set REDHAWK_SEARCH_PATH		"" 	;# Required. Search path to the NDM, reference libraries, and etc.
puts "RM-info : Completed script [info script]\n"
RM-info : Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_setup/icc2_common_setup.tcl

########################################################################################## 
## Variables for init_design inputs (used by init_design.tcl)
##########################################################################################
set INIT_DESIGN_INPUT 		"ASCII"	;# Specify one of the 3 options: ASCII | DC_ASCII | DP_RM_NDM; default is ASCII.
;# 1.ASCII: assumes all design input files are ASCII and will read them in individually.
;# 2.DC_ASCII: for design transfer from DC using the write_icc2_files command;
;#   sources ${DCRM_RESULTS_DIR}/${DCRM_FINAL_DESIGN_ICC2}/${DESIGN_NAME}.icc2_script.tcl;
;#   you can change the default of DC_RESULTS_DIR and DCRM_FINAL_DESIGN_ICC2 below;
;#   commonly used in combination with SPG flow (set PLACE_OPT_SPG_FLOW true below)  
;# 3.DP_RM_NDM: if ICC2-DP-RM is completed, you can take its NDM outputs and skip the design creation steps;
;#   for PNR flat (DESIGN_STYLE set to flat), script copies the design library from ICC2-DP-RM release 
;#   area (specified by RELEASE_DIR_DP) and opens design;    
;#   for PNR hier flow (DESIGN_STYLE set to hier), script will either copy design library 
;#   from ICC2-DP-RM release area or in addition to that, copy design library of the child blocks from PNR
;#   release area (specified by RELEASE_DIR_PNR), and then open design.
#set DCRM_RESULTS_DIR  		"./results" ;# used by DC_ASCII to specify DC-RM output directory. Default is results.   
;# (Rhett Davis) Moved this variable to icc2_common_setup.tcl for use with DP flow
set DCRM_FINAL_DESIGN_ICC2 	"ICC2_files" ;# output directory name generated by DC-RM's write_icc2_files command;
;# only valid if you specify DC_ASCII for INIT_DESIGN_INPUT;
;# The directory contains verilog, floorplan, scenario settings, and constraints from DC
;# in a format that IC Compiler II can source.    
set POCV_CORNER_FILE_MAPPING_LIST 	"" ;# a list of corner and its associated POCV file in pairs, as POCV is corner dependant;
;# same corner can have multiple corresponding files;
;# example: set POCV_CORNER_FILE_MAPPING_LIST "{corner1 file1a} {corner1 file1b} {corner2 file2}";
;# in the example, file1a and file1b will be loaded for corner1, file2 will be loaded for corner2.
;# Note: POCV_CORNER_FILE_MAPPING_LIST will take precedence if AOCV_CORNER_TABLE_MAPPING_LIST is also specified
set AOCV_CORNER_TABLE_MAPPING_LIST 	"" ;# a list of corner and its associated AOCV table in pairs, as AOCV is corner dependant;
;# same corner can have multiple corresponding tables;
;# example: set AOCV_CORNER_TABLE_MAPPING_LIST "{corner1 table1a} {corner1 table1b} {corner2 table2}";
;# in the example, table1a and table1b will be loaded for corner1, table2 will be loaded for corner2.
set TCL_PAD_CONSTRAINTS_FILE		"" ;# a Tcl script for your pad constraint commands used by place_io of 
;# templates/init_design.flat_design_planning_example.tcl sourced by init_design.tcl
set TCL_MV_SETUP_FILE			"" ;# a Tcl script placeholder for your MV setup commands,such as create_voltage_area, 
;# placement bound, power switch creation and level shifter insertion, etc;
;# refer to templates/init_design.power_switch_example.tcl for sample commands   
set TCL_PG_CREATION_FILE		"" ;# a Tcl script placeholder for your power ground network creation commands,
;# such as create_pg*, set_pg_strategy, compile_pg, etc;
set TCL_FLOORPLAN_FILE			"rm_setup/floorplan.tcl" ;# Tcl floorplan file written by the write_floorplan command; for example, floorplan/floorplan.tcl;
;# TCL_FLOORPLAN_FILE and DEF_FLOORPLAN_FILES are mutually exclusive; please specify only one of them;
;# Not effective if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM.
;# The write_floorplan command writes a floorplan.tcl Tcl script and a floorplan.def DEF file;
;# reading floorplan.tcl alone can restore the entire floorplan - refer to write_floorplan man for more details  
set TCL_ADDITIONAL_FLOORPLAN_FILE 	"" ;# a supplementary Tcl constraint file; sourced after DEF_FLOORPLAN_FILE or TCL_FLOORPLAN_FILE is read, 
;# or initialize_floorplan is done; can be used to cover additional floorplan constructs, 
;# such as bounds, pin guides, or route guides, etc; not valid if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM.
set TCL_USER_INIT_DESIGN_POST_SCRIPT ""	;# An optional Tcl file to be sourced at the very end of init_design.tcl before save_block.
########################################################################################## 
## Variables for constraints or settings that impact multiple steps (used across flow)
##########################################################################################
set TCL_PLACEMENT_SPACING_LABEL_RULE_FILE "" ;# A file to specify your placement spacing labels and rules.
;# Example : set_placement_spacing_label -name X -side both -lib_cells [get_lib_cells -of [get_cells]]
;# Example : set_placement_spacing_rule -labels {X SNPS_BOUNDARY} {0 1}
set SAIF_FILE				"" ;# Specify a SAIF file for accurate power computation for features such as
;# total power (opt.power.mode set to total) and enhanced low power placement (place.coarse.enhanced_low_power_effort).
;# sourced at the beginning of place_opt.tcl
set SAIF_FILE_POWER_SCENARIO		"" ;# SAIF_FILE related; specify a power scenario where the SAIF is to be applied
set SAIF_FILE_SOURCE_INSTANCE		"" ;# SAIF_FILE related; name of the instance of the current design as it appears in SAIF file.
set SAIF_FILE_TARGET_INSTANCE		"" ;# SAIF_FILE related; name of the target instance on which activity is to be annotated.
set OPTIMIZATION_FREEZE_PORT_LIST 	"" ;# List of cells (for ex, clock gen modules, or customized logics that should not be touched) to which freeze_clock_ports 
;# and freeze_data_ports attribute will be set to prevent optimization from modifying their port signature; 
;# especially useful if you do formal verification by modules. 
;# Sets opt.dft.hier_preservation to true and runs set_freeze_port -all on the specified cells.
set TCL_USER_CONNECT_PG_NET_SCRIPT ""	;# An optional Tcl file for customized connect_pg_net command and options, such as for bias pins of cells added by opto;
;# sourced by all the main scripts prior to the save_block command
# ---------------------------------
# Lib cell purpose restrictions
# ---------------------------------
set TCL_LIB_CELL_PURPOSE_FILE 		"set_lib_cell_purpose.tcl" ;# A Tcl file which applies lib cell purpose related restrictions;
;# You can specify it with your own customized script	
;# RM default is set_lib_cell_purpose.tcl which includes the following restrictions, each controlled by
;# an individual variable : dont use cells (TCL_LIB_CELL_DONT_USE_FILE), tie cells (TIE_LIB_CELL_PATTERN_LIST), 
;# hold fixing (HOLD_FIX_LIB_CELL_PATTERN_LIST), CTS (CTS_LIB_CELL_PATTERN_LIST) and CTS-exclusive cells (CTS_ONLY_LIB_CELL_PATTERN_LIST). 
## The following 5 *_LIB_CELL_* variables are only applicable if set_lib_cell_purpose.tcl is used for lib cell purpose restrictions.
#  If you do not plan to use set_lib_cell_purpose.tcl, specify TCL_LIB_CELL_PURPOSE_FILE with your own file and you don't have to specify the following variables.
set TCL_LIB_CELL_DONT_USE_FILE 		"" ;# A Tcl file for customized don't use ("set_lib_cell_purpose -exclude <purpose>" commands).
;# The file is to be sourced in set_lib_cell_purpose.tcl, which is the default script for handling lib cell 
;# purpose restrictions specified by the variable TCL_LIB_CELL_PURPOSE_FILE above.
;# It only takes effect if TCL_LIB_CELL_PURPOSE_FILE is set to the default value set_lib_cell_purpose.tcl
set TIE_LIB_CELL_PATTERN_LIST 		"" ;# A list of TIE lib cell patterns to be included for optimization;
;# Example : set TIE_LIB_CELL_PATTERN_LIST "*/TIE* */ttt*"
set HOLD_FIX_LIB_CELL_PATTERN_LIST 	"" ;# A list of hold time fixing lib cell patterns to be included only for hold
set CTS_LIB_CELL_PATTERN_LIST 		"" ;# List of CTS lib cell patterns to be used by CTS; 
;# please include repeaters, always-on repeaters (for MV-CTS), 
;# and gates (for sizing pre-existing gates)/always-on buffers;
;# Please also include flops as CCD can size flops to improve timing.
;# example : set CTS_LIB_CELL_PATTERN_LIST "*/NBUF* */AOBUF* */AOINV* */SDFF*"
set CTS_ONLY_LIB_CELL_PATTERN_LIST 	"" ;# List of CTS lib cell patterns to be used by CTS "exclusively", such as clock specific
;# buffers and inverters. Please be aware that these cells will be applied with only cts 
;# purpose and nothing else. If you want to use these lib cells for other purposes, 
;# such as optimization and hold, specify them in CTS_LIB_CELL_PATTERN_LIST instead
# ---------------------------------
# Clock NDR
# ---------------------------------
set TCL_CTS_NDR_RULE_FILE 		"cts_ndr.tcl" ;# Specify a script for clock NDR creation and association, to be sourced at place_opt
;# By default the variable is set to cts_ndr.tcl, which is an RM provided example.
;# Important: to use the example script, you must also specify CTS_NDR_RULE_NAME, CTS_INTERNAL_NDR_RULE_NAME,
;# or CTS_LEAF_NDR_RULE_NAME (see below for details), otherwise the script won't do anything.
## Note: the CTS_*NDR* variables below are only applicable if TCL_CTS_NDR_RULE_FILE is set to the RM provided example script. 
## If you specify your own script for TCL_CTS_NDR_RULE_FILE, variables below will not be used.
## For root clock nets
set CTS_NDR_RULE_NAME			"" ;# Specify a clock NDR rule for root nets;
;# required for the example script to work on the root and internal nets.
;# Below are the 3 predefined rules supported:  
;# rm_2w2s : double width double spacing 
;# rm_2w2s_shield_default : double width double spacing + shielding with default width and spacing
;# rm_2w2s_shield_list : double width double spacing + shielding with customized per layer width and spacing
set CTS_NDR_SHIELDING_LAYER_WIDTH_LIST 	"" ;# A list of layer_name shield_width ,for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_NDR_RULE_NAME.
set CTS_NDR_SHIELDING_LAYER_SPACING_LIST "" ;# A list of layer_name shield_spacing, for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_NDR_RULE_NAME.
set CTS_NDR_MIN_ROUTING_LAYER		"" ;# Min routing layer for set_clock_routing_rules to which CTS_NDR_RULE_NAME is applied. 
set CTS_NDR_MAX_ROUTING_LAYER		"" ;# Max routing layer for set_clock_routing_rules to which CTS_NDR_RULE_NAME is applied.
## For internal clock nets (by default same values as with the root clock nets)
set CTS_INTERNAL_NDR_RULE_NAME		"$CTS_NDR_RULE_NAME" ;# Specify a clock NDR rule for internal nets; default is same as CTS_NDR_RULE_NAME;
;# required for the example script to work on the internal nets.
;# Below are the 3 predefined rules supported:  
;# rm_2w2s : double width double spacing 
;# rm_2w2s_shield_default : double width double spacing + shielding with default width and spacing
;# rm_2w2s_shield_list : double width double spacing + shielding with customized per layer width and spacing
set CTS_INTERNAL_NDR_SHIELDING_LAYER_WIDTH_LIST "$CTS_NDR_SHIELDING_LAYER_WIDTH_LIST" ;# A list of layer_name shield_width ,for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_INTERNAL_NDR_RULE_NAME.
set CTS_INTERNAL_NDR_SHIELDING_LAYER_SPACING_LIST "$CTS_NDR_SHIELDING_LAYER_SPACING_LIST" ;# A list of layer_name shield_spacing, for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_INTERNAL_NDR_RULE_NAME.
set CTS_INTERNAL_NDR_MIN_ROUTING_LAYER "$CTS_NDR_MIN_ROUTING_LAYER" ;# Min routing layer for set_clock_routing_rules to which CTS_INTERNAL_NDR_RULE_NAME is applied. 
set CTS_INTERNAL_NDR_MAX_ROUTING_LAYER "$CTS_NDR_MAX_ROUTING_LAYER" ;# Max routing layer for set_clock_routing_rules to which CTS_INTERNAL_NDR_RULE_NAME is applied.
## For leaf clock nets
set CTS_LEAF_NDR_RULE_NAME 		"" ;# Specify rm_leaf as the predefined rule for the example script to prepare a default rule for leaf nets
set CTS_LEAF_NDR_MIN_ROUTING_LAYER 	$CTS_NDR_MIN_ROUTING_LAYER ;# Min routing layer for set_clock_routing_rules to which rm_leaf is applied.
set CTS_LEAF_NDR_MAX_ROUTING_LAYER 	$CTS_NDR_MAX_ROUTING_LAYER ;# Max routing layer for set_clock_routing_rules to which rm_leaf is applied.
# ---------------------------------
# Preroute optimizations
# ---------------------------------
set PREROUTE_PLACEMENT_MAX_DENSITY	"" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;	
;# If specified, sets place.coarse.max_density to limit local density to be less than the value.
;# if unspecified, place.coarse.max_density remains at tool default 0; 
;# now if $PREROUTE_PLACEMENT_AUTO_DENSITY is also true, tool will auto determine a appropriate value; 
;# while if $PREROUTE_PLACEMENT_AUTO_DENSITY is false, tool will try to spread cells evenly
set PREROUTE_PLACEMENT_MAX_UTIL		"" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;
;# sets place.coarse.congestion_driven_max_util to control how densely the tool can pack cells in uncongested 
;# regions, in order to remove congestion in congested regions
;# if unspecified, place.coarse.congestion_driven_max_util remains at tool default 0.93
set PREROUTE_PLACEMENT_AUTO_DENSITY	true ;# true|false; tool default true; optional in RM to set it to false if you want to disable the feature; 
;# sets place.coarse.auto_density_control to control coarse placement automatic density control;
;# if you do not specify either of the above two settings (max density and max util) and keep the tool defaults, 
;# the automatic density control selects the value for max density and max util based on the design stage;
;# message PLACE-027 is issued to report the chosen settings
set PREROUTE_PLACEMENT_ENHANCED_AUTO_DENSITY false ;# false|true, tool default false; optional in RM;
;# sets place.coarse.enhanced_auto_density_control;
;# automaticlly selects max density based on the design stage as well as design utilization;
;# automatically selects max util based on the design stage as well as design tchnology
set PREROUTE_PLACEMENT_TARGET_ROUTING_DENSITY "" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;	
;# sets place.coarse.target_routing_density to control target routing density for congestion-driven placement; 
;# if left unspecified, place.coarse.target_routing_density remains at tool default 0 
set PREROUTE_PLACEMENT_PIN_DENSITY_AWARE false ;# false|true; tool default false; optional in RM;
;# sets app option place.coarse.pin_density_aware to control maximum local pin density;
set PREROUTE_NDR_OPTIMIZATION 		false ;# false|true, tool default false; optional in RM;
;# sets place_opt/clock_opt.flow.optimize_ndrs to true enables NDR optimization
set PREROUTE_CTS_POWER_AWARE_PRUNING	false ;# false|true; tool default false; RM default false;
;# sets cts.common.power_aware_pruning to allow selection of repeater cells to also consider 
;# internal and leakage power in order to reduce dynamic and also leakage power of the clock trees;
;# impacts place_opt trial CTS/optimize icgs and clock_opt build_clock phase 
set PREROUTE_CTS_LOW_POWER_TECHNIQUE	"" ;# gate_relocation|low_power_targets|all; RM default is unspecified;
;# impacts place_opt trial CTS/optimize icgs and clock_opt build_clock phase; 
;# gate_relocation: sets cts.compile.power_opt_mode to gate_relocation to enable activity aware gate 
;#                  relocation (moves cells with low input clock toggling rates closer to their drivers)
;#		    at the end of gate by gate clock tree synthesis;
;# low_power_targets: sets cts.compile.power_opt_mode to low_power_targets for CTS to relax certain
;#                    internal constraints and build clock trees with less area and power;
;# all: sets cts.compile.power_opt_mode to all to enable both the above features
########################################################################################## 
## Variables for the place_opt step (used by place_opt.tcl and settings.place_opt.tcl)
##########################################################################################
set PLACE_OPT_ACTIVE_SCENARIO_LIST	"" ;# A subset of scenarios to be made active during place_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
;# include CTS scenarios if you are enabling CTS related features during place_opt,
;# such as PLACE_OPT_OPTIMIZE_ICGS, PLACE_OPT_TRIAL_CTS, or PLACE_OPT_MSCTS
set PLACE_OPT_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by place_opt; default "" which means no user prefix
set TCL_USER_PLACE_OPT_PRE_SCRIPT 	"" ;# An optional Tcl file for place_opt.tcl to be sourced before place_opt.
set TCL_USER_PLACE_OPT_SCRIPT 		"" ;# An optional Tcl file for place_opt.tcl to replace pre-existing place_opt commands.
set TCL_USER_PLACE_OPT_POST_SCRIPT 	"" ;# An optional Tcl file for place_opt.tcl to be sourced after place_opt.
set PLACE_OPT_SPG_FLOW 			false ;# false|true; RM default false; set it to true to enable SPG input handling flow in place_opt.tcl;
;# which skips the first pass of the two-pass placement;
;# recommended to go with DC-ASCII inputs (set INIT_DESIGN_INPUT DC_ASCII)
set PLACE_OPT_TRIAL_CTS 		false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.trial_clock_tree to enables early clock tree synthesis;
;# useful for low power placement and ICG optimization flow (PLACE_OPT_OPTIMIZE_ICGS). 
;# Propagated clocks will be used through-out place_opt flow.
;# Note: when PLACE_OPT_OPTIMIZE_ICGS is set to true, trial CTS will be automatically enabled, 
;# regardless of the setting of PLACE_OPT_TRIAL_CTS. So you don't have to manually enable it.
set PLACE_OPT_OPTIMIZE_ICGS 		false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.optimize_icgs for place_opt to run automatic ICG optimization that performs trial CTS, 
;# timing-aware ICG splitting and clock-aware placement for critical enable paths.
;# The aggressiveness of splitting can be controlled by the PLACE_OPT_OPTIMIZE_ICGS_CRITICAL_RANGE. 
set PLACE_OPT_OPTIMIZE_ICGS_CRITICAL_RANGE "" ;# specify a value between 0 and 1; default unspecified; 
;# sets place_opt.flow.optimize_icgs_critical_range to the value specified; tool default is 0.75.
;# When set to X, only ICGs enable slack within {EN_WNS, EN_WNS*(1-X)} will be considered for splitting;
;# for example, 0.75 means only ICG with enable pin violations between 1*EN_WNS and 0.25*EN_WNS will be split,
;# while the ICG enable slack below 0.25*EN_WNS will be skipped. Larger value means more splitting. 
set PLACE_OPT_MERGE_ICGS		true ;# false|true; tool default true; optional in RM to set it to false;
;# sets place_opt.flow.merge_clock_gates to control whether the OBD ICG merging is enabled or not;
;# when set to true, ICG merging (merge_clock_gates) runs internally inside place_opt as a first step in initial_place stage;
set PLACE_OPT_ICG_AUTO_BOUND		false ;# false|true; tool default false; optional in RM;
;# sets place.coarse.icg_auto_bound to enable use of automatically created group bounds
set PLACE_OPT_CLOCK_AWARE_PLACEMENT	false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.clock_aware_placement to guide placement with ICG's enable timing criticality; 
;# place_opt will try to improve ICG enable timing by placing the timing critical ICGs and their fanout cells 
;# at better locations for ICG enable paths.
;# Note: when PLACE_OPT_OPTIMIZE_ICGS is set to true, clock-aware placement will be automatically enabled, 
;# regardless of the setting of PLACE_OPT_CLOCK_AWARE_PLACEMENT. So you don't have to manually enable it.
set PLACE_OPT_MSCTS			false ;# false|true; enables MSCTS (regular) at place_opt step; requires TCL_REGULAR_MSCTS_FILE to be specified;
;# It runs in two parts: first part runs at place_opt step to source TCL_REGULAR_MSCTS_FILE;
;# second part runs at clock_opt_cts step, skips TCL_REGULAR_MSCTS_FILE, propagates clocks, and runs mesh simulation;
;# By default, the features runs in ideal clock mode. However if if PLACE_OPT_OPTIMIZE_ICGS or PLACE_OPT_TRIAL_CTS 
;# are also enabled, then propagated clocks will be used during the place_opt step;
;# If set to false (RM default), RM runs MSCTS only at clock_opt_cts step.
set PLACE_OPT_MSCTS_CRITICAL_SCENARIO	"" ;# Specify a scenario with worst RC and most visible sinks for place_opt MSCTS to base on;
;# script will record current scenario, switch to the specified scenario before MSCTS, and then
;# restore the original current scenario after MSCTS. Only valid if PLACE_OPT_MSCTS is set to true
set TCL_USER_SPARE_CELL_PRE_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced before place_opt;
;# refer to templates/place_opt.spare_cell.tcl for an example
set TCL_USER_SPARE_CELL_POST_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced after place_opt;
;# refer to templates/place_opt.spare_cell.tcl for an example
set TCL_NON_CLOCK_NDR_RULES_FILE 	"" ;# Specify a NDR rules file for signal nets (Clock NDR rules are specified by CTS_NDR_* variables above)
set PLACE_OPT_MULTIBIT_BANKING 		false ;# tool default false; optional in RM;
;# sets place_opt.flow.enable_multibit_banking to enable multibit banking during place_opt;
;# takes effect during place_opt initial_opto 
set PLACE_OPT_MULTIBIT_DEBANKING 	false ;# tool default false; optional in RM;
;# sets place_opt.flow.enable_multibit_debanking to enables multibit debanking during place_opt;
;# takes effect during place_opt final_opto
########################################################################################## 
## Variables for the clock_opt step 
## (used by settings.clock_opt_cts.tcl, clock_opt_cts.tcl, and clock_opt_opto.tcl)
##########################################################################################
set CLOCK_OPT_CTS_ACTIVE_SCENARIO_LIST  "" ;# A subset of scenarios to be made active during clock_opt_cts step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set CLOCK_OPT_CTS_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by clock_opt build_clock; default "" which means no user prefix
set TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_CTS_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_CTS_POST_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced after clock_opt.
set CLOCK_OPT_OPTO_ACTIVE_SCENARIO_LIST "" ;# A subset of scenarios to be made active during clock_opt_opto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set CLOCK_OPT_OPTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by clock_opt final_opto; default "" which means no user prefix
set TCL_USER_CLOCK_OPT_OPTO_PRE_SCRIPT 	"" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_OPTO_SCRIPT 	"" ;# An optional Tcl file for clock_opt_opto.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_OPTO_POST_SCRIPT "" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced after clock_opt.
set CLOCK_OPT_MSCTS_CRITICAL_SCENARIO	"" ;# Specify a scenario with worst RC and most visible sinks for MSCTS to base on;
;# script will record current scenario, switch to the specified scenario before MSCTS, and then
;# restore the original current scenario after MSCTS.
set TCL_REGULAR_MSCTS_FILE		"" ;# Specify a Tcl script for regular multisource clock tree synthesis setup and creation,
;# which will be sourced prior to the "place_opt" if PLACE_OPT_MSCTS is true in place_opt.tcl
;# and before "clock_opt -from build_clock -to route_clock" command in clock_opt_cts.tcl
;# RM provided script: mscts.regular.tcl
set TCL_STRUCTURAL_MSCTS_FILE		"" ;# Specify a Tcl script for structural multisource clock tree synthesis setup and creation,
;# which will be sourced prior to the "clock_opt -from build_clock -to route_clock" command
;# in clock_opt_cts.tcl;
;# RM provided script: mscts.structural.tcl
set PREROUTE_CTS_POWER_AWARE_PRUNING	false ;# false|true; tool default false; RM default false;
;# sets cts.common.power_aware_pruning to allow selection of repeater cells to also consider 
;# internal and leakage power in order to reduce dynamic and also leakage power of the clock trees 
set PREROUTE_CTS_LOW_POWER_TECHNIQUE	"" ;# gate_relocation|low_power_targets|all; RM default is unspecified;
;# gate_relocation: sets cts.compile.power_opt_mode to gate_relocation to enable activity aware gate 
;#                  relocation (moves cells with low input clock toggling rates closer to their drivers)
;#		    at the end of gate by gate clock tree synthesis;
;# low_power_targets: sets cts.compile.power_opt_mode to low_power_targets for CTS to relax certain
;#                    internal constraints and build clock trees with less area and power;
;# all: sets cts.compile.power_opt_mode to all to enable both the above features
set CLOCK_OPT_OPTO_CTO 			false ;# Default false; enables post-route clock tree optimization in clock_opt_opto.tcl
set CLOCK_OPT_OPTO_CTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by CTO; default "" which means no user prefix
########################################################################################## 
## Variables for route_auto and route_opt related settings 
## (Used by settings.route_auto.tcl, settings.route_opt.tcl, route_auto.tcl, and route_opt.tcl)
##########################################################################################
set ROUTE_AUTO_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during route_auto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_AUTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created suring route_auto; default "" which means no user prefix
set TCL_USER_ROUTE_AUTO_PRE_SCRIPT 	"" ;# An optional Tcl file for route_auto.tcl to be sourced before route_auto.
set TCL_USER_ROUTE_AUTO_SCRIPT 		"" ;# An optional Tcl file for route_auto.tcl to replace pre-existing routing commands.
set TCL_USER_ROUTE_AUTO_POST_SCRIPT 	"" ;# An optional Tcl file for route_auto.tcl to be sourced after route_auto.
set ROUTE_OPT_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during route_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_OPT_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created during route_opt; default "" which means no user prefix
set TCL_USER_ROUTE_OPT_PRE_SCRIPT 	"" ;# An optional Tcl file for route_opt.tcl to be sourced before route_opt.
set TCL_USER_ROUTE_OPT_SCRIPT 		"" ;# An optional Tcl file for route_opt.tcl to replace pre-existing route_opt commands.
set TCL_USER_ROUTE_OPT_POST_SCRIPT 	"" ;# An optional Tcl file for route_opt.tcl to be sourced after route_opt.
set CLOCK_OPT_GLOBAL_ROUTE_OPT		false ;# false|true; tool default false; optional in RM; 
;# enables Global Route Based Optimization by setting clock_opt.flow.enable_global_route_opt 
;# and route_opt.flow.enable_power to true, sources routing settings, and runs clock_opt -from global_route_opt;
;# this feature is added to route_auto.tcl; if enabled, it replaces route_global command;
set ROUTE_AUTO_USE_SINGLE_COMMAND	false ;# false|true; runs route_auto command instead of atomic commands (route_global+route_track+route_detail with update_timing in between)
set REDUNDANT_VIA_INSERTION		false ;# false|true; tool default false; optional in RM; enables redundant via insertion for post-route;
;# if you choose ESTABLISHED for TECHNOLOGY_NODE on RMgen download page,
;# RM is set up to run concurrent redundant via insertion during route_auto and route_opt
;# otherwise, RM is set up to reserve space and run standalone add_redundant_vias after route_auto and route_opt  
set TCL_USER_REDUNDANT_VIA_MAPPING_FILE "" ;# ICC-II via mapping file required for redundant via insertion; 
;# the file should include add_via_mapping commands.   
set TCL_USER_ICC_REDUNDANT_VIA_MAPPING_FILE "" ;# ICC style via mapping file required for redundant via insertion; 
;# the file should include define_zrt_redundant_vias commands.
;# This variable is mutually exclusive with TCL_USER_REDUNDANT_VIA_MAPPING_FILE
set ROUTE_AUTO_ANTENNA_FIXING		false ;# false|true; tool default false; optional in RM;
;# set true to enable route.detail.hop_layers_to_fix_antenna and source TCL_ANTENNA_RULE_FILE in route_auto.tcl 
;# to fix Antenna violations.
set TCL_ANTENNA_RULE_FILE	""	;# Antenna rule file; required if ROUTE_AUTO_ANTENNA_FIXING is set to true.
set ROUTE_AUTO_CREATE_SHIELDS 		"none" ;# none|before_route_auto|after_route_auto; default is none; optional in RM;
;# choose to create shields before or after route_auto; all nets with shielding rules will be shielded	
set ROUTE_OPT_PT_DELAY_CALCULATION_WITH_PBA false ;# Default false; sets time.pba_optimization_mode to path to enable PBA during second route_opt;
set ROUTE_OPT_STARRC_CONFIG_FILE ""	;# Specify the configuration file for StarRC in-design extraction for the second route_opt in route_opt.tcl;
;# required; refer to templates/route_opt.starrc_config_example.txt as an example
set ROUTE_OPT_RESHIELD 			"after_route_opt" ;# none|after_route_opt|incremental; default is after_route_opt; 
;# set after_route_opt to reshield nets after route_opt is done with create_shield command; 
;# set incremental to trigger reshield during all route_opt eco route sessions with an app option; 
;# note that ROUTE_OPT_RESHIELD only works if ROUTE_AUTO_CREATE_SHIELDS is set to a value other than none
set ROUTE_OPT_CTO 			"auto" ;# auto|always_on|always_off; tool default auto; RM default auto;
;# sets route_opt.flow.enable_ccd_clock_drc_fixing to the specified value for clock DRC fixing in route_opt;
;# Note: this feature affects both CCD and non-CCD route_opt;
;# if CCD is enabled, with auto, route_opt will enable the feature; set it to always_off if you want it disabled.
;# if CCD is not enabled, with auto, this feature won't be enabled; set it to always_on to enable the feature.
## The following 6 ROUTE_OPT_ECO_OPT* variables are for ECO fusion (eco_opt command) in route_opt.tcl
#  Note that once ROUTE_OPT_ECO_OPT_PT_PATH is specified, ECO fusion is enabled and the third route_opt will be skipped.
set ROUTE_OPT_ECO_OPT_PT_PATH		"" ;# Required by eco_opt; specify the path to pt_shell; for example: /u/mgr/bin/pt_shell
;# if specified, eco_opt
set ROUTE_OPT_ECO_OPT_DB_PATH		"" ;# Optional; specify the paths to .db files of the reference libraries for PT (if not already in your search path)
;# For eco_opt, PT needs to read db. 
set ROUTE_OPT_ECO_OPT_TYPE		"" ;# Optional; eco_opt fixing type; timing|setup|hold|drc|leakage_power|dynamic_power|total_power|buffer_removal
;# if not specified, works on all types
set ROUTE_OPT_ECO_OPT_STARRC_CONFIG_FILE "" ;# Optional; specify the configuration file for StarRC in-design extraction
set ROUTE_OPT_ECO_OPT_WORK_DIR		"" ;# Optional; specify the working directory for eco_opt where PT files and logs are generated;
;# if not specified, tool will automatically generate one
set ROUTE_OPT_ECO_OPT_PRE_LINK_SCRIPT	"" ;# Optional; specify the file that contains custom PT script, which is executed before linking in PrimeTime;
;# use PT commands that do not require the current design
set ROUTE_OPT_ECO_OPT_POST_LINK_SCRIPT	"" ;# Optional; specify the file that contains custom PT script, which is executed after linking in PrimeTime;
;# use PT commands that require the current design
########################################################################################## 
## Variables for chip finishing related settings (Used by chip_finish.tcl)
##########################################################################################
set CHIP_FINISH_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during chip_finish step.
;# once set, the list of active scenarios is saved and carried over to subsequent steps.
set TCL_USER_CHIP_FINISH_PRE_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced before filler cell insertion.
set TCL_USER_CHIP_FINISH_POST_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced after metal fill insertion.
## Std cell filler and decap cells used by chip_finish step and post PT-ECO refill in pt_eco step
set CHIP_FINISH_METAL_FILLER_PREFIX 	"" ;# A string to specify the prefix for metal filler (decap) cells.
set CHIP_FINISH_NON_METAL_FILLER_PREFIX $CHIP_FINISH_METAL_FILLER_PREFIX ;# A string to specify the prefix for non-metal fillers.
set CHIP_FINISH_METAL_FILLER_LIB_CELL_LIST "" ;# A list of metal filler (decap) lib cells, including the library name, for ex, 
;# Example: "hvt/DCAP_HVT lvt/DCAP_LVT". Recommended to specify decaps from largest to smallest.
set CHIP_FINISH_NON_METAL_FILLER_LIB_CELL_LIST "" ;# A list of non-metal filler lib cells, including the library name, for ex,
;# Example: hvt/FILL_HVT lvt/FILL_LVT. Recommended to specify them from largest to smallest.
## Signal EM
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT "ITF" ;# Specify signal EM constraint format: ITF | ALF; string is uppercase and ITF is default
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FILE "" ;# A constraint file which contains signal electromigration constraints;
;# specify an ITF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ITF, and specify an
;# ALF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ALF;
;# required for signal EM analysis and fixing to be enabled
set CHIP_FINISH_SIGNAL_EM_SAIF 		"" ;# An optional SAIF file for the signal EM analysis.
set CHIP_FINISH_SIGNAL_EM_SCENARIO 	"" ;# Specify an active scenario which is enabled for setup and hold analysis;
;# Required for signal EM analysis and fixing to proceed.
set CHIP_FINISH_SIGNAL_EM_FIXING 	false ;# Enable signal EM fixing; false | true; false is default
########################################################################################## 
## Variables for ICV in-design related settings (used by icv_in_design.tcl)
##########################################################################################
set ICV_IN_DESIGN_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during icv_in_design step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_ICV_IN_DESIGN_PRE_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced before signoff_check_drc.
set TCL_USER_ICV_IN_DESIGN_POST_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced after second signoff_check_drc.
## signoff_check_drc specific variables
set ICV_IN_DESIGN_DRC_CHECK_RUNSET 	"" ;# The foundry runset for ICV used by signoff_check_drc
set ICV_IN_DESIGN_DRC_CHECK_RUNDIR 	"z_check_drc" 
;# The working directory for the signoff_check_drc before signoff_fix_drc;
;# The directory that contains the initial DRC error database for signoff_fix_drc.
## singoff_fix_drc specific variables
set ICV_IN_DESIGN_ADR 			true ;# true|false; true enables signoff_fix_drc in addition to signoff_check_drc; default is true
set ICV_IN_DESIGN_ADR_RUNDIR 		"z_adr"	;# The working directory for signoff_fix_drc; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_POST_ADR_RUNDIR 	"z_post_adr" ;# The working directory for signoff_check_drc after signoff_fix_drc is done; 
;# only takes effect if ICV_IN_DESIGN_ADR is true 
set ICV_IN_DESIGN_ADR_DPT_RULES 	"" ;# Specify your DPT rules for signoff_fix_drc fixing; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_ADR_DPT_RUNDIR	"z_adr_with_dpt" ;# The working directory for signoff_check_drc with DPT rule fixing;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
set ICV_IN_DESIGN_POST_ADR_DPT_RUNDIR	"z_post_adr_with_dpt" ;# The working directory for signoff_check_drc after DPT rule fixing is done;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
## Metal fill specific variables
set ICV_IN_DESIGN_METAL_FILL 		false ;# Default false; set it to true to enable the metal fill creation feature.
set ICV_IN_DESIGN_METAL_FILL_RUNDIR	"z_icvFill" ;# The working directory for signoff_create_metal_fill. Optional. Default is z_icvFill.
set ICV_IN_DESIGN_METAL_FILL_TIMING_DRIVEN_THRESHOLD "" 
;# Specify the threshold for timing-driven metal fill.
;# If not specified, timing-driven is not enabled.
;# If specified, "-timing_preserve_setup_slack_threshold" option is added.
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED "off" ;# off | <a technology node> | generic; used for -track_fill option of signoff_create_metal_fill
;# for non-track-based : specify off 
;# for track-based : specify either a node (refer to man page) or generic 
set ICV_IN_DESIGN_METAL_FILL_RUNSET	"" ;# Specify the foundry runset for signoff_create_metal_fill command;
;# required only by non track-based metal fill (ICV_IN_DESIGN_METAL_FILL_TRACK_BASED set to off).
set ICV_IN_DESIGN_POST_METAL_FILL_RUNDIR "z_MFILL_after" 
;# The working directory for the signoff_check_drc after signoff_create_metal_fill is completed;
;# only takes effect if ICV_IN_DESIGN_METAL_FILL is true
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED_PARAMETER_FILE "auto" ;# auto | <a parameter file>; default is auto;
;# this variable is only for track-based metal fill;
;# specify auto to use ICC-II auto generated track_fill_params.rh file or your own paramter file.
########################################################################################## 
## Variables for settings related to write data (used by write_data.tcl)
##########################################################################################
## write_gds related
set WRITE_GDS_LAYER_MAP_FILE 		"" ;# A layer map file which provides a mapping between the tool and GDS layers
set WRITE_OASIS_LAYER_MAP_FILE 		"" ;# A layer map file which provides a mapping between the tool and OASIS layers
########################################################################################## 
## Variables for Functional ECO related settings (used by functional_eco.tcl)
##########################################################################################
set FUNCTIONAL_ECO_ACTIVE_SCENARIO_LIST	"" ;# Optional; a subset of scenarios to be made active during the step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_FUNCTIONAL_ECO_PRE_SCRIPT	"" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_FUNCTIONAL_ECO_POST_SCRIPT	"" ;# An optional Tcl file to be sourced after route_eco.
set FUNCTIONAL_ECO_DISPLACEMENT_THRESHOLD "10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
set FUNCTIONAL_ECO_VERILOG_FILE		"" ;# Required; a verilog file to be 
set FUNCTIONAL_ECO_MODE			"default" ;# Specify the preferred flow; default|freeze_silicon
;# default: sources $FUNCTIONAL_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $FUNCTIONAL_ECO_CHANGE_FILE, and place_freeze_silicon
########################################################################################## 
## Variables for PT ECO related settings (used by pt_eco.tcl/pt_eco_incremental.tcl)
##########################################################################################
## The following variables apply to both pt_eco.tcl (classic PT-ECO flow) and pt_eco_incremental.tcl (Galaxy incremental ECO flow)
set PT_ECO_ACTIVE_SCENARIO_LIST 	"" ;# Optional; a subset of scenarios to be made active during the step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_PT_ECO_PRE_SCRIPT 		"" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_PT_ECO_POST_SCRIPT 	"" ;# An optional Tcl file to be sourced after route_eco.
set PT_ECO_DISPLACEMENT_THRESHOLD 	"10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
## The following variables only apply to pt_eco.tcl (classic PT-ECO flow)
set PT_ECO_CHANGE_FILE 			"" ;# Required; an ECO guidance file generated by the PT-SI write_changes command,
;# as an input to the pt_eco.tcl
set PT_ECO_MODE				"default" ;# Specify the preferred flow for the PT-ECO run; default|freeze_silicon
;# default: sources $PT_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $PT_ECO_CHANGE_FILE, and place_freeze_silicon
########################################################################################## 
## Variables for Redhawk in-design related settings 
## (used by redhawk_in_design_pnr.tcl; SNPS_INDESIGN_RH_RAIL license required)
##########################################################################################
set REDHAWK_DIR 			"" ;# Specify the path to REDHAWK executable; required 
set REDHAWK_PAD_FILE 			"" ;# Default is top level pins.
set REDHAWK_ANALYSIS_NETS 		"" ;# Required. Specify the list of power and ground nets in pairs and in separate lines for the analysis;
;# for example, "VDD1 VSS1 VDD2 VSS2 VDD3 VSS3", where VDD* are power nets and VSS* are ground nets.
set REDHAWK_TECH_FILE 			"" ;# Required. Apache Technology File
set REDHAWK_MACROS 			"" ;# Optional. List of Macro names and macro directories in pairs and in separate lines;
;# for example, "macro1_name macro1_directory 
;#		    macro2_name macro2_directory 
;#		    macro3_name macro3_directory"
set REDHAWK_SWITCH_MODEL_FILES 		"" ;# Optional. List of switch model files;
;# for example: "switch_model_file1 
;#               switch_model_file2 
;#		    switch_model_file3"
set REDHAWK_LIB_FILES 			"" ;# Required. List of .lib files in separate lines.
;# for example: "/home/lib_1.lib 
;#               /home/lib_2.lib
;#               /home/lib_3.lib"
set REDHAWK_APL_FILES			"" ;# Required for dynamic analysis.  List of apl files in separate lines.
;# for example: "x.cdev cdev
;#               x.current current
;#               y.cdev cdev
;#               y.current current"
set REDHAWK_EXTRA_GSR 			"" ;# Optional. Provide a file with custom Redhawk settings.
set REDHAWK_ANALYSIS 			"" ;# Required. Specify of the analyses below:
;# For Static analysis: "static"
;# For Vector-based Dynamic analysis: "dynamic_vcd"
;# For Vectorless Dynamic analysis: "dynamic_vectorless"
;# For Effective Resistance analysis: "effective_resistance"
;# For Minimum path resistance analysis: "min_path_resistance"
;# For Integrity Check: "check_missing_via"
set REDHAWK_OUTPUT_REPORT 		"" ;# Optional. Specify a file name to have the output report produced:
;# For Static or dynamic analysis: the effective voltage drop is reported
;# For Effective Resistance analysis: the effective resistance is reported
;# For Minimum path resistance analysis: the minimum path resistance is reported
;# For Integrity Check: the missing vias are reported
set REDHAWK_EM_ANALYSIS 	   	false ;# Optional. Set to true if EM analysis to be performed with static or dynamic analysis.
set REDHAWK_EM_REPORT 			"" ;# Optional. Specify a file name to have the EM output report produced.
set REDHAWK_SCRIPT_FILE 		"" ;# Optional. Specify a file name for using Redhawk standalone run tcl file.
set REDHAWK_SWITCHING_ACTIVITY_FILE 	"" ;# Required for vector-based dynamic analysis.  Format is as follows:
;# {file_format [file_name] [strip_path]}
set REDHAWK_FIX_MISSING_VIAS       	false ;# Optional. Set to true to enable inserting vias to missing via locations after the check_missing_via flow is run.
set REDHAWK_MISSING_VIA_POS_THRESHOLD	"" ;# Optional. Set to positive voltage between two overlapped layers for filtering purpose.  Default is no filtering.
set REDHAWK_RAIL_DATABASE               RAIL_DATABASE  ; #Optional. Set ICC2 Redhawk Fusion output directory.
set REDHAWK_PGA_POWER_NET               "" ; #Required.  Set one power net for PGA.
set REDHAWK_PGA_GROUND_NET              "" ; #Required.  Set one ground net for PGA
set REDHAWK_PGA_NODE                    "" ; #Required. Set the technology node such as tsmc16.
set REDHAWK_PGA_ICV_DIR                 "" ; #Required. Set the path to the ICV binary.  Example: /global/apps/icv_2018.06
##########################################################################################
## System Variables and Settings (there's no need to change them)
##########################################################################################
## Reporting 
set REPORT_QOR				true ;# true|false; RM default true; runs various reporting commands at end of each step;
;# reporting commands vary by stage; set it to false to skip reporting
set REPORT_QOR_REPORT_POWER		true ;# true|false; RM default true;
;# set it to false to skip report_power and report_clock_qor -type power during reporting
set REPORT_QOR_REPORT_CONGESTION	true ;# true|false; RM default reports congestion with "route_global -congestion_map_only true"
;# at the end of preroute steps; set it to false to skip.
set search_path [list ./rm_icc2_pnr_scripts ./rm_setup ./templates $REDHAWK_SEARCH_PATH]
lappend search_path .
if {$synopsys_program_name == "icc2_shell"} {
	set_host_options -max_cores 8

	## Enable on-disk operation for copy_block to save block to disk right away
	set_app_option -name design.on_disk_operation -value true ;# default false and global-scoped
}
set sh_continue_on_error true
## Label names (while $DESIGN_NAME is the block name)
set INIT_DESIGN_BLOCK_NAME 		"init_design" 			;# Label name to be used when saving a block in init_design.tcl
set PLACE_OPT_BLOCK_NAME 		"place_opt" 			;# Label name to be used when saving a block in place_opt.tcl
set CLOCK_OPT_CTS_BLOCK_NAME 		"clock_opt_cts" 		;# Label name to be used when saving a block in clock_opt_cts.tcl
set CLOCK_OPT_OPTO_BLOCK_NAME 		"clock_opt_opto" 		;# Label name to be used when saving a block in clock_opt_opto.tcl
set ROUTE_AUTO_BLOCK_NAME 		"route_auto" 			;# Label name to be used when saving a block in route_auto.tcl
set ROUTE_OPT_BLOCK_NAME 		"route_opt" 			;# Label name to be used when saving a block in route_opt.tcl
set CHIP_FINISH_BLOCK_NAME 		"chip_finish" 			;# Label name to be used when saving a block in chip_finish.tcl
set ICV_IN_DESIGN_BLOCK_NAME 		"icv_in_design" 		;# Label name to be used when saving a block in icv_in_design.tcl
set WRITE_DATA_FROM_BLOCK_NAME 		$ICV_IN_DESIGN_BLOCK_NAME 	;# Label name of the source block in write_data.tcl;
set WRITE_DATA_BLOCK_NAME 		"write_data" 			;# Label name to be used when saving a block in write_data.tcl
;# default is ICV_IN_DESIGN_BLOCK_NAME
set FUNCTIONAL_ECO_FROM_BLOCK_NAME	$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in functional_eco.tcl;
;# default is ROUTE_OPT_BLOCK_NAME
set FUNCTIONAL_ECO_BLOCK_NAME		"functional_eco"		;# Label name to be used when saving a block in functional_eco.tcl
set PT_ECO_FROM_BLOCK_NAME 		$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in pt_eco.tcl;
;# default is ROUTE_OPT_BLOCK_NAME
set PT_ECO_BLOCK_NAME 			"pt_eco" 			;# Label name to be used when saving a block in pt_eco.tcl
set PT_ECO_INCREMENTAL_FROM_BLOCK_NAME 	$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in pt_eco_incremental_1.tcl;
;# default is ROUTE_OPT_BLOCK_NAME; specify a different name if needed
set PT_ECO_INCREMENTAL_1_BLOCK_NAME 	"pt_eco_incremental_1" 		;# Label name to be used when saving a block in pt_eco_incremental_1.tcl
set PT_ECO_INCREMENTAL_2_BLOCK_NAME 	"pt_eco_incremental_2" 		;# Label name to be used when saving a block in pt_eco_incremental_2.tcl
set REDHAWK_IN_DESIGN_PNR_FROM_BLOCK_NAME $INIT_DESIGN_BLOCK_NAME	;# Label name of the starting block for redhawk_in_design_pnr.tcl;
;# default is INIT_DESIGN_BLOCK_NAME
## Directories
set OUTPUTS_DIR	"./outputs_icc2"	;# Directory to write output data files; mainly used by write_data.tcl
set REPORTS_DIR	"./rpts_icc2"		;# Directory to write reports; mainly used by report_qor.tcl
if !{[file exists $OUTPUTS_DIR]} {file mkdir $OUTPUTS_DIR} ;# do not change this line or directory may not be created properly
if !{[file exists $REPORTS_DIR]} {file mkdir $REPORTS_DIR} ;# do not change this line or directory may not be created properly
##########################################################################################
## Hierarchical PNR Variables (used by hierarchical PNR implementation)
##########################################################################################
## For designs where the blocks are bound to abstracts
set SUB_BLOCK_REFS                   	[list ] ;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == flattened , specify design names of the immediate child blocks
;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == nested , specify design names of the physical blocks in all lower levels of physical hierarchy
;# Include the blocks that will be bound to abstracts
set USE_ABSTRACTS_FOR_BLOCKS        	[list ] ;# design names of the physical blocks in the next lower level that will be bound to abstracts
## By default, abstracts created after icv_in_design step of lower-level are used to implement the current level
## Update the following variables if you want to use abstracts created after any other step 
set BLOCK_ABSTRACT_FOR_PLACE_OPT 	"$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_PLACE_OPT label for place_opt
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS    "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS label for clock_opt_cts
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO   "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO label for clock_opt_opto
set BLOCK_ABSTRACT_FOR_ROUTE_AUTO       "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ROUTE_AUTO label for route_auto
set BLOCK_ABSTRACT_FOR_ROUTE_OPT        "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ROUTE_OPT label for route_opt
set BLOCK_ABSTRACT_FOR_CHIP_FINISH      "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CHIP_FINISH for chip_finish
set BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN    "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN label for icv_in_design
set USE_ABSTRACTS_FOR_POWER_ANALYSIS 	false ;# Default false; false|true;
;# sets app option abstract.annotate_power that annotates power information in the abstracts
;# set this to true to perform power analysis inside subblocks modeled as abstracts
set USE_ABSTRACTS_FOR_SIGNAL_EM_ANALYSIS false ;# Default false; false|true;
;# sets app option abstract.enable_signal_em_analysis 
;# set this to true to perform signal em analysis inside abstracts
set ABSTRACT_TYPE_FOR_MPH_BLOCKS "flattened" ; # "nested | flattened", Default nested. Specifies the type of abstract to be created for MPH blocks (blocks with more than 1 level of physical hierarchy)
;# Allowed values are nested and flattened. 
;# when this variable is set to nested (default), preserve_block_instances option of create_abstract command is set to true (default value)
;# when this variable is set to flattened , preserve_block_instances option of create_abstract command is set to false
set CHECK_HIER_TIMING_CONSTRAINTS_CONSISTENCY true ;# Determines whether the consistency of top and block timing constraints is checked during the check_design command
;# The variable in turn sets the application option abstract.check_constraints_consistency to true
########################################################################################## 
## Hierarchical PNR Variables for clock_opt_cts related settings (used by clock_opt_cts.tcl)
##########################################################################################
set PROMOTE_CLOCK_BALANCE_POINTS	false ;# Default false. When implementing intermediate and top levels of physical hierarchy,
;# set this variable to true to promote clock balance points from sub-blocks.
;# Leave this variable to its default value, if the needed clock balance points for the pins
;# inside sub-blocks are applied from the top-level itself.
########################################################################################## 
## Hierarchical PNR Variables for designs where some of the blocks are bound to ETMs
##########################################################################################
set WRITE_DATA_FOR_ETM_GENERATION       false ;# Default false. Set it to true, for writing out required design data for ETM Generation in PrimeTime 
set WRITE_DATA_FOR_ETM_BLOCK_NAME       $ICV_IN_DESIGN_BLOCK_NAME ;# Name of the starting block for the write_data_for_etm step
## ICC2-RM provides additional files (flavors) to override RM default settings for high connectivity, run time and area/power focused designs.
#  These files are under rm_icc2_pnr_scripts/ :  
#  flavor.high_connectivity_high_congestion_focused.tcl, flavor.area_power_focused.tcl and flavor.run_time_focused.tcl
#  You can use the ADDITIONAL_FLAVOR variable to control whether to use these flavors.
set ADDITIONAL_FLAVOR "" 	;# default unspecified; if unspecified, runs RM default flow that works/balances all PPA
;# set it to high_connectivity_high_congestion for high connectivity design styles with heavy congestions
;# set it to area_power for extra area and power optimizations
;# set it to run_time if run time is the primary concern
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_setup/icc2_pnr_setup.tcl

set REPORT_PREFIX $ROUTE_AUTO_BLOCK_NAME
route_auto
open_lib $DESIGN_LIBRARY
Information: Loading library file '/afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/MulDiv' (FILE-007)
Information: Loading library file '/afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech/ece720/Nangate_15nm_OCL_ICC2_LibPrep_v2014_06/icc2_cell_lib/NanGate_15nm_OCL.ndm' (FILE-007)
{MulDiv}
copy_block -from ${DESIGN_NAME}/${CLOCK_OPT_OPTO_BLOCK_NAME} -to ${DESIGN_NAME}/${ROUTE_AUTO_BLOCK_NAME}
Information: User units loaded from library 'NanGate_15nm_OCL' (LNK-040)
Information: Saving block 'MulDiv:MulDiv/route_auto.design'
{MulDiv:MulDiv/route_auto.design}
current_block ${DESIGN_NAME}/${ROUTE_AUTO_BLOCK_NAME}
{MulDiv:MulDiv/route_auto.design}
link_block
Using libraries: MulDiv NanGate_15nm_OCL
Visiting block MulDiv:MulDiv/route_auto.design
Design 'MulDiv' was successfully linked.
1
## The following only applies to hierarchical designs
## Swap abstracts if abstracts specified for clock_opt_opto and route_auto are different
if {$DESIGN_STYLE == "hier"} {
	if {$USE_ABSTRACTS_FOR_BLOCKS != "" && ($BLOCK_ABSTRACT_FOR_ROUTE_AUTO != $BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO)} {
		puts "RM-info: Swapping from $BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO to $BLOCK_ABSTRACT_FOR_ROUTE_AUTO abstracts for all blocks."
		change_abstract -references $USE_ABSTRACTS_FOR_BLOCKS -label $BLOCK_ABSTRACT_FOR_ROUTE_AUTO
		report_abstracts
	}
}
if {$ROUTE_AUTO_ACTIVE_SCENARIO_LIST != ""} {
	set_scenario_status -active false [get_scenarios -filter active]
	set_scenario_status -active true $ROUTE_AUTO_ACTIVE_SCENARIO_LIST
}
source -echo settings.route_auto.tcl ;# step specific settings
puts "RM-info: Running script [info script]\n"
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/settings.route_auto.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: settings.route_auto.tcl 
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
## Prefix
if {$ROUTE_AUTO_USER_INSTANCE_NAME_PREFIX != ""} {
	set_app_options -name opt.common.user_instance_name_prefix -value $ROUTE_AUTO_USER_INSTANCE_NAME_PREFIX
}
## Noise threshold : used by router to identity the criticality of xtalk impact of the nets
#  Specify a lower number for the router to pick up more nets as xtalk critical nets.
#  For these nets, the router will try to reduce parallel routing as much as possible.
#	set_app_options -name route.common.threshold_noise_ratio -value 0.25
##########################################################################################
## Antenna settings
##########################################################################################
## To disables antenna analysis and fix
#	set_app_options -name route.detail.antenna -value false ;# default true
#  To disables layer hopping for antenna fix
#	set_app_options -name route.detail.hop_layers_to_fix_antenna -value false ;# default true
if {$ROUTE_AUTO_ANTENNA_FIXING} {
	if {[file exists [which $TCL_ANTENNA_RULE_FILE]]} {
		puts "RM-info: Sourcing [which $TCL_ANTENNA_RULE_FILE]"
		source $TCL_ANTENNA_RULE_FILE
	} elseif {$TCL_ANTENNA_RULE_FILE != ""} {
		puts "RM-error : ROUTE_AUTO_ANTENNA_FIXING is true but TCL_ANTENNA_RULE_FILE($TCL_ANTENNA_RULE_FILE) is invalid. Please correct it."
	}
}
##########################################################################################
## Redundant via insertion settings
##########################################################################################
## Redundant via concurrent insertion
## For established nodes, run concurrent redundant via insertion during route_auto and route_opt.
set_app_options -name route.common.post_detail_route_redundant_via_insertion -value medium ;# default off
## Redundant via insertion starting layers 
## To insert redundant vias starting from lower layers first then process higher layers, set the following.
## Depending on the design, redundant via insertion rates on DPT layers can be higher if insertion is done from lower to upper layers.
#	set_app_options -name route.detail.insert_redundant_vias_layer_order_low_to_high -value true ;# default false
## Redundant via insertion mapping
if {$REDUNDANT_VIA_INSERTION} {
	## Source ICC-II via mapping file for redundant via insertion
	if {[file exists [which $TCL_USER_REDUNDANT_VIA_MAPPING_FILE]]} {
		puts "RM-info: Sourcing [which $TCL_USER_REDUNDANT_VIA_MAPPING_FILE]"
		source $TCL_USER_REDUNDANT_VIA_MAPPING_FILE
		report_via_mapping
	## Source ICC via mapping file that contains define_zrt_redundant_vias commands
	} elseif {[file exists [which $TCL_USER_ICC_REDUNDANT_VIA_MAPPING_FILE]]} {
		puts "RM-info: Sourcing [which $TCL_USER_ICC_REDUNDANT_VIA_MAPPING_FILE]"
		add_via_mapping -from_icc_file $TCL_USER_ICC_REDUNDANT_VIA_MAPPING_FILE
		report_via_mapping
	} else {
		puts "RM-warning: No valid redundant via mapping file has been specified."
	}
}
##########################################################################################
## GRLB handling (RM default for GRLB: >=20nm is true; <=16nm is false)
##########################################################################################
## Prepare the design for final routing if GRLB (global route layer aware optimization) is enabled in preroute;
#  However if CLOCK_OPT_GLOBAL_ROUTE_OPT is also enabled along with GRLB, the following is not needed because
#  CLOCK_OPT_GLOBAL_ROUTE_OPT will automatically perform remove_route_aware_estimation
if {[get_app_option_value -name opt.common.use_route_aware_estimation] != "false" && !($CLOCK_OPT_GLOBAL_ROUTE_OPT == "true")} {
	remove_route_aware_estimation
}
Information: RDE mode is turned on. (TIM-124)
Information: Corner mode_norm.fast.RCmin_bc: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.slow.RCmax: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.fast.RCmin: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.worst_low.RCmax: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.worst_low.RCmax_bc: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.slow.RCmax_bc: no PVT mismatches. (PVT-032)
Information: The stitching and editing of coupling caps is turned ON for design 'MulDiv:MulDiv/route_auto.design'. (TIM-125)
Information: Design MulDiv has 5964 nets, 0 global routed, 116 detail routed. (NEX-024)
Information: The RC mode used is CTO(RDE) for design 'MulDiv'. (NEX-022)
Information: Crosstalk analysis has been disabled. (TIM-114)
Information: Design Average RC for design MulDiv  (NEX-011)
Information: r = 39.418938 ohm/um, via_r = 3.392460 ohm/cut, c = 0.084276 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 35.437477 ohm/um, via_r = 3.334019 ohm/cut, c = 0.086238 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5962, routed nets = 116, across physical hierarchy nets = 0, parasitics cached nets = 5962, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 enabled
Timing Window Analysis:                    enabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   disabled
************************************************************
Information: The net parasitics of block MulDiv are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned ON for design 'MulDiv:MulDiv/route_auto.design'. (TIM-125)
Information: Design MulDiv has 5964 nets, 0 global routed, 116 detail routed. (NEX-024)
Information: The RC mode used is CTO(RDE) for design 'MulDiv'. (NEX-022)
Information: Crosstalk analysis has been disabled. (TIM-114)
Information: Design Average RC for design MulDiv  (NEX-011)
Information: r = 39.418938 ohm/um, via_r = 3.392460 ohm/cut, c = 0.084276 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 35.437477 ohm/um, via_r = 3.334019 ohm/cut, c = 0.086238 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5962, routed nets = 116, across physical hierarchy nets = 0, parasitics cached nets = 5962, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/settings.route_auto.tcl

source -echo settings.non_persistent.tcl ;# non-persistent settings to be re-applied in each session
puts "RM-info: Running script [info script]\n"
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/settings.non_persistent.tcl

##########################################################################################
# Script: settings.non_persistent.tcl
# Description : Settings that need to be re-applied in each new ICC-II session are incldued below.
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
####################################
## Timer 
####################################
## set_app_options -name time.enable_preset_clear_arcs -value true ;# tool default false, global-scoped
####################################
## Keepout margin (lib cell based) 
####################################
## Lib cell based keepout margin is not persistent in the current release and must be re-applied in new ICC-II seccions.
#  Example : create_keepout_margin -outer {5 5 5 5} [get_lib_cells */lib_cell_name]
####################################
## set_threshold_voltage_group_type 
####################################
## Set your threshold_voltage_group attributes. These are persistent and can be simply defined in settings.place_opt.tcl. 
#  Listed here for your reference. For example:
#  	define_user_attribute -type string -class lib_cell threshold_voltage_group
#  	set_attribute -quiet [get_lib_cells -quiet */*LVT] threshold_voltage_group LVt
#  	set_attribute -quiet [get_lib_cells -quiet */*RVT] threshold_voltage_group RVt
#  	set_attribute -quiet [get_lib_cells -quiet */*HVT] threshold_voltage_group HVt
## set_threshold_voltage_group_type is not persistent and should be defined here:
#  	set_threshold_voltage_group_type -type low_vt LVt
#  	set_threshold_voltage_group_type -type normal_vt RVt
#  	set_threshold_voltage_group_type -type high_vt HVt
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/settings.non_persistent.tcl

##########################################################################################
## Additional flavors (optional)
##########################################################################################
## ICC2-RM provides additional files (flavors) to override a small set of RM default settings for high connectivity, run time,
#  and area/power focused designs. This is controlled by ADDITIONAL_FLAVOR, which is by default unspecified; 
#  if unspecified, runs RM default flow that works/balances all PPA.
if {$ADDITIONAL_FLAVOR == "run_time"} {
	puts "RM-info: Sourcing [which flavor.run_time_focused.tcl]"
	source -echo flavor.run_time_focused.tcl
}
##########################################################################################
## Pre-route_auto customizations
##########################################################################################
if {[file exists [which $TCL_USER_ROUTE_AUTO_PRE_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_ROUTE_AUTO_PRE_SCRIPT]"
	source -echo $TCL_USER_ROUTE_AUTO_PRE_SCRIPT
} elseif {$TCL_USER_ROUTE_AUTO_PRE_SCRIPT != ""} {
	puts "RM-error: TCL_USER_ROUTE_AUTO_PRE_SCRIPT($TCL_USER_ROUTE_AUTO_PRE_SCRIPT) is invalid. Please correct it."
}
redirect -tee -file ${REPORTS_DIR}/${REPORT_PREFIX}.report_app_options.start {report_app_options -non_default *}
****************************************
Report : app_option
           -non_default
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:48:45 2019
****************************************
Name                                                   Type       Value       User-default System-default Scope      Status     Source
------------------------------------------------------ ---------- ----------- ------------ -------------- ---------- ---------- ----------------------------------------------------------------------------------------------------
ccd.post_route_buffer_removal                          bool       true        --           false          block      normal     
design.on_disk_operation                               bool       true        true         false          global     normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_setup/icc2_pnr_setup.tcl:552
extract.enable_coupling_cap                            bool       true        --           false          block      normal     
opt.area.effort                                        enum       high        {}           low            block      normal     
opt.common.advanced_logic_restructuring_mode           enum       area_timing {}           none           block      normal     
opt.common.buffer_area_effort                          enum       ultra       {}           low            block      normal     
opt.common.use_route_aware_estimation                  enum       true        {}           false          block      normal     
opt.port.eliminate_verilog_assign                      bool       true        --           false          block      normal     
opt.power.effort                                       enum       high        {}           low            block      normal     
opt.power.mode                                         enum       total       {}           none           block      normal     
opt.timing.effort                                      enum       high        {}           low            block      normal     
place_opt.final_place.effort                           enum       high        {}           medium         block      normal     
place_opt.initial_drc.global_route_based               enum       1           {}           false          block      normal     
place_opt.place.congestion_effort                      enum       high        {}           medium         block      normal     
route.common.post_detail_route_redundant_via_insertion enum       medium      {}           off            block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/settings.route_auto.tcl:41
route.detail.eco_max_number_of_iterations              integer    10          --           -1             block      normal     
route.detail.timing_driven                             bool       true        --           false          block      normal     
route.global.timing_driven                             bool       true        --           false          block      normal     
route.track.crosstalk_driven                           bool       true        --           false          block      normal     
route.track.timing_driven                              bool       true        --           false          block      normal     
time.enable_clock_to_data_analysis                     bool       true        --           false          block      normal     
time.enable_io_path_groups                             bool       true        --           false          block      normal     
time.remove_clock_reconvergence_pessimism              bool       true        --           false          block      normal     
time.si_enable_analysis                                bool       true        --           false          block      normal     
------------------------------------------------------ ---------- ----------- ------------ -------------- ---------- ---------- ----------------------------------------------------------------------------------------------------

There are additional internal differences with no available TBC source.
1
redirect -file ${REPORTS_DIR}/${REPORT_PREFIX}.report_lib_cell_purpose {report_lib_cell -objects [get_lib_cells] -column {full_name:20 valid_purposes}}
## Create shields before signal routing
if {$ROUTE_AUTO_CREATE_SHIELDS == "before_route_auto"} {
	create_shields ;# without specifying -nets option, all nets with shielding rules will be shielded 
	set_extraction_options -virtual_shield_extraction false
}
## The following only applies to designs with physical hierarchy
## Ignore the sub-blocks (bound to abstracts) internal timing paths
if {$DESIGN_STYLE == "hier" && $PHYSICAL_HIERARCHY_LEVEL != "bottom"} {
	set_timing_paths_disabled_blocks  -all_sub_blocks
}
##########################################################################################
## Routing flow
##########################################################################################
if {[file exists [which $TCL_USER_ROUTE_AUTO_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_ROUTE_AUTO_SCRIPT]"
	source -echo $TCL_USER_ROUTE_AUTO_SCRIPT
} elseif {$TCL_USER_ROUTE_AUTO_SCRIPT != ""} {
	puts "RM-error: TCL_USER_ROUTE_AUTO_SCRIPT($TCL_USER_ROUTE_AUTO_SCRIPT) is invalid. Please correct it."
} else {

	if {!$ROUTE_AUTO_USE_SINGLE_COMMAND} {

		##########################################################################
		## Routing (atomic): global route
		##########################################################################
		if {!$CLOCK_OPT_GLOBAL_ROUTE_OPT} {

			## Global route (RM default)
			puts "RM-info: Running route_global"
			route_global

		} else {

			## Global route with optimization (optional)
			puts "RM-info: Setting clock_opt.flow.enable_global_route_opt to true (tool default false)"
			set_app_options -name clock_opt.flow.enable_global_route_opt -value true 
			
			## Enable power optimization during Global Route Based Optimization
			puts "RM-info: Setting route_opt.flow.enable_power true (tool default false)"
			set_app_options -name route_opt.flow.enable_power -value true ;# global-scoped
			
			## Include clock_opt_opto scenarios, if specified
			set RM_current_active_scenarios [get_scenarios -filter active]
			if {$CLOCK_OPT_OPTO_ACTIVE_SCENARIO_LIST == "rm_activate_all_scenarios"} {
				set_scenario_status -active true [all_scenarios]
			} elseif {$CLOCK_OPT_OPTO_ACTIVE_SCENARIO_LIST != ""} {
				set_scenario_status -active true $CLOCK_OPT_OPTO_ACTIVE_SCENARIO_LIST
			}
			
			puts "RM-info: Running clock_opt -from global_route_opt command"
			clock_opt -from global_route_opt
			
			## Restore the scenarios prior to the "clock_opt -from global_route_opt" command
			if {$CLOCK_OPT_OPTO_ACTIVE_SCENARIO_LIST != ""} {
				set_scenario_status -active false [get_scenarios -filter active]
				set_scenario_status -active true $RM_current_active_scenarios
			}

		}
		#save_block -as ${DESIGN_NAME}/${ROUTE_AUTO_BLOCK_NAME}_global_route
	
		##########################################################################
		## Routing (atomic): track assign
		##########################################################################
		puts "RM-info: Running update_timing and route_track"
		update_timing
		route_track
		#save_block -as ${DESIGN_NAME}/${ROUTE_AUTO_BLOCK_NAME}_track_assignment
	
		##########################################################################
		## Routing (atomic): detail route
		##########################################################################
		puts "RM-info: Running update_timing and route_detail"
		update_timing
		route_detail
		#save_block -as ${DESIGN_NAME}/${ROUTE_AUTO_BLOCK_NAME}_detail_route

	} else {

		##########################################################################
		## Routing (single command) (optional)
		##########################################################################
		puts "RM-info: Running route_auto"
		route_auto

	}
}
RM-info: Running route_global
Generating Timing information  
Design  Scenario mode_norm.slow.RCmax (Mode mode_norm.slow.RCmax Corner mode_norm.slow.RCmax)
Estimated unitRes/unitCap :
Layer M1 : Res  46.4286 ohm/um Cap  0.148637 ff/um
Layer MINT1 : Res  46.4286 ohm/um Cap  0.154683 ff/um
Layer MINT2 : Res  46.4286 ohm/um Cap  0.154827 ff/um
Layer MINT3 : Res  46.4286 ohm/um Cap  0.154839 ff/um
Layer MINT4 : Res  46.4286 ohm/um Cap  0.154828 ff/um
Layer MINT5 : Res  46.4286 ohm/um Cap  0.154674 ff/um
Layer MSMG1 : Res  8.03571 ohm/um Cap  0.196653 ff/um
Layer MSMG2 : Res  8.03571 ohm/um Cap  0.184306 ff/um
Layer MSMG3 : Res  8.03571 ohm/um Cap  0.18422 ff/um
Layer MSMG4 : Res  8.03571 ohm/um Cap  0.184207 ff/um
Layer MSMG5 : Res  8.03571 ohm/um Cap  0.184091 ff/um
Layer MG1 : Res  0.892857 ohm/um Cap  0.194736 ff/um
Layer MG2 : Res  0.892857 ohm/um Cap  0.177243 ff/um
Generating Timing information  ... Done
Information: The net parasitics of block MulDiv are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 1691 
Printing options for 'route.common.*'
common.post_detail_route_redundant_via_insertion        :	 medium              

Printing options for 'route.global.*'
global.deterministic                                    :	 off                 
global.export_soft_congestion_maps                      :	 false               
global.timing_driven                                    :	 true                

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MSMG5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used  141  Alloctr  142  Proc    0 
[End of Read DB] Total (MB): Used  146  Alloctr  147  Proc 1691 
Loading timing information to the router from design
Timing information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,63.23,63.74)
Number of routing layers = 13
layer M1, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT1, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT2, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT3, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT4, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT5, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MSMG1, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG2, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG3, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG4, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG5, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MG1, dir Hor, min width = 0.112, min space = 0.112 pitch = 0.224
layer MG2, dir Ver, min width = 0.112, min space = 0.112 pitch = 0.224
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  148  Alloctr  149  Proc 1691 
Net statistics:
Total number of nets     = 5965
Number of nets to route  = 5847
Number of single or zero port nets = 1
Number of nets with min-layer-mode soft = 9
Number of nets with min-layer-mode soft-cost-low = 9
117 nets are fully connected,
 of which 117 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build All Nets] Total (MB): Used  150  Alloctr  151  Proc 1691 
Average gCell capacity  0.20	 on layer (1)	 M1
Average gCell capacity  10.68	 on layer (2)	 MINT1
Average gCell capacity  9.87	 on layer (3)	 MINT2
Average gCell capacity  11.75	 on layer (4)	 MINT3
Average gCell capacity  9.88	 on layer (5)	 MINT4
Average gCell capacity  11.76	 on layer (6)	 MINT5
Average gCell capacity  5.45	 on layer (7)	 MSMG1
Average gCell capacity  6.45	 on layer (8)	 MSMG2
Average gCell capacity  5.72	 on layer (9)	 MSMG3
Average gCell capacity  6.45	 on layer (10)	 MSMG4
Average gCell capacity  5.72	 on layer (11)	 MSMG5
Average gCell capacity  1.65	 on layer (12)	 MG1
Average gCell capacity  0.00	 on layer (13)	 MG2
Average number of tracks per gCell 12.06	 on layer (1)	 M1
Average number of tracks per gCell 12.01	 on layer (2)	 MINT1
Average number of tracks per gCell 12.06	 on layer (3)	 MINT2
Average number of tracks per gCell 12.01	 on layer (4)	 MINT3
Average number of tracks per gCell 12.06	 on layer (5)	 MINT4
Average number of tracks per gCell 12.01	 on layer (6)	 MINT5
Average number of tracks per gCell 6.90	 on layer (7)	 MSMG1
Average number of tracks per gCell 6.87	 on layer (8)	 MSMG2
Average number of tracks per gCell 6.90	 on layer (9)	 MSMG3
Average number of tracks per gCell 6.87	 on layer (10)	 MSMG4
Average number of tracks per gCell 6.90	 on layer (11)	 MSMG5
Average number of tracks per gCell 3.45	 on layer (12)	 MG1
Average number of tracks per gCell 3.45	 on layer (13)	 MG2
Number of gCells = 88478
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  151  Alloctr  153  Proc 1691 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    5  Proc    0 
[End of Build Data] Total (MB): Used  152  Alloctr  153  Proc 1691 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  184  Alloctr  185  Proc 1691 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Initial Routing] Total (MB): Used  187  Alloctr  189  Proc 1691 
Initial. Routing result:
Initial. Both Dirs: Overflow =   113 Max = 3 GRCs =   115 (0.84%)
Initial. H routing: Overflow =    20 Max = 2 (GRCs =  6) GRCs =    26 (0.38%)
Initial. V routing: Overflow =    93 Max = 3 (GRCs =  1) GRCs =    89 (1.31%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT1      Overflow =    20 Max = 2 (GRCs =  6) GRCs =    26 (0.38%)
Initial. MINT2      Overflow =    93 Max = 3 (GRCs =  1) GRCs =    89 (1.31%)
Initial. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.7 0.00 0.00 0.21 0.00 0.00 0.03 0.00 0.00 0.00 0.01 0.00 0.00 0.00
MINT1    32.0 7.27 5.60 10.7 7.80 17.6 8.79 5.07 3.31 1.19 0.46 0.03 0.01 0.00
MINT2    27.6 6.14 6.73 7.51 7.11 15.3 6.98 8.70 5.97 2.09 4.97 0.25 0.53 0.12
MINT3    65.3 15.5 8.15 5.45 3.34 1.65 0.32 0.13 0.03 0.00 0.00 0.00 0.00 0.00
MINT4    73.5 9.92 8.04 4.53 2.26 1.32 0.28 0.07 0.04 0.00 0.00 0.00 0.00 0.00
MINT5    99.3 0.56 0.07 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    86.4 10.5 1.23 1.04 0.03 0.59 0.07 0.00 0.00 0.00 0.03 0.00 0.00 0.00
MSMG2    84.8 14.5 0.41 0.24 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    95.3 4.50 0.13 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    98.9 1.09 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    99.6 0.40 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    81.7 5.43 2.34 2.29 1.58 2.81 1.27 1.08 0.72 0.25 0.42 0.02 0.04 0.01


Initial. Total Wire Length = 32787.00
Initial. Layer M1 wire length = 18.00
Initial. Layer MINT1 wire length = 9166.00
Initial. Layer MINT2 wire length = 13561.52
Initial. Layer MINT3 wire length = 4745.88
Initial. Layer MINT4 wire length = 3534.67
Initial. Layer MINT5 wire length = 294.96
Initial. Layer MSMG1 wire length = 490.65
Initial. Layer MSMG2 wire length = 682.26
Initial. Layer MSMG3 wire length = 221.64
Initial. Layer MSMG4 wire length = 52.22
Initial. Layer MSMG5 wire length = 19.20
Initial. Layer MG1 wire length = 0.00
Initial. Layer MG2 wire length = 0.00
Initial. Total Number of Contacts = 36510
Initial. Via V1_0 count = 17110
Initial. Via VINT1_0 count = 15236
Initial. Via VINT2_0 count = 2110
Initial. Via VINT3_0 count = 1079
Initial. Via VINT4_0 count = 387
Initial. Via VINT5_0 count = 301
Initial. Via VSMG1_0 count = 210
Initial. Via VSMG2_0 count = 62
Initial. Via VSMG3_0 count = 10
Initial. Via VSMG4_0 count = 5
Initial. Via VSMG5_0 count = 0
Initial. Via VG1_0 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    2 
[End of Phase1 Routing] Total (MB): Used  187  Alloctr  189  Proc 1693 
phase1. Routing result:
phase1. Both Dirs: Overflow =     1 Max = 1 GRCs =     2 (0.01%)
phase1. H routing: Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.03%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT1      Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.03%)
phase1. MINT2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.7 0.00 0.00 0.21 0.00 0.00 0.03 0.00 0.00 0.00 0.01 0.00 0.00 0.00
MINT1    32.1 7.54 5.58 11.0 7.82 17.4 8.57 5.27 3.41 1.04 0.18 0.00 0.00 0.00
MINT2    27.6 6.27 6.79 7.58 7.46 15.7 7.10 9.33 6.01 1.91 4.13 0.00 0.00 0.00
MINT3    64.1 15.7 8.58 5.58 3.50 2.00 0.31 0.10 0.04 0.00 0.00 0.00 0.00 0.00
MINT4    71.9 10.1 7.48 4.88 2.82 2.03 0.44 0.19 0.06 0.00 0.00 0.00 0.00 0.00
MINT5    98.6 1.19 0.12 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    83.5 12.9 1.53 1.12 0.04 0.66 0.06 0.00 0.00 0.00 0.03 0.00 0.00 0.00
MSMG2    82.9 16.2 0.56 0.24 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    94.3 5.30 0.32 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    98.0 1.82 0.09 0.04 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    99.5 0.47 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    80.9 5.98 2.39 2.36 1.67 2.92 1.27 1.15 0.73 0.23 0.33 0.00 0.00 0.00


phase1. Total Wire Length = 32826.90
phase1. Layer M1 wire length = 18.00
phase1. Layer MINT1 wire length = 8988.28
phase1. Layer MINT2 wire length = 13134.10
phase1. Layer MINT3 wire length = 4827.70
phase1. Layer MINT4 wire length = 3764.20
phase1. Layer MINT5 wire length = 347.85
phase1. Layer MSMG1 wire length = 588.21
phase1. Layer MSMG2 wire length = 769.57
phase1. Layer MSMG3 wire length = 265.03
phase1. Layer MSMG4 wire length = 101.67
phase1. Layer MSMG5 wire length = 22.27
phase1. Layer MG1 wire length = 0.00
phase1. Layer MG2 wire length = 0.00
phase1. Total Number of Contacts = 37307
phase1. Via V1_0 count = 17100
phase1. Via VINT1_0 count = 15223
phase1. Via VINT2_0 count = 2341
phase1. Via VINT3_0 count = 1302
phase1. Via VINT4_0 count = 520
phase1. Via VINT5_0 count = 415
phase1. Via VSMG1_0 count = 281
phase1. Via VSMG2_0 count = 98
phase1. Via VSMG3_0 count = 21
phase1. Via VSMG4_0 count = 6
phase1. Via VSMG5_0 count = 0
phase1. Via VG1_0 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  187  Alloctr  189  Proc 1693 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.8 0.00 0.00 0.15 0.00 0.00 0.03 0.00 0.00 0.00 0.01 0.00 0.00 0.00
MINT1    32.1 7.99 6.55 12.0 8.79 18.6 7.89 3.66 1.84 0.38 0.04 0.00 0.00 0.00
MINT2    27.6 6.24 6.74 7.51 7.46 15.7 6.95 9.12 6.22 1.91 4.48 0.00 0.00 0.00
MINT3    64.0 15.7 8.61 5.69 3.47 2.03 0.31 0.10 0.04 0.00 0.00 0.00 0.00 0.00
MINT4    71.8 10.1 7.48 4.86 2.85 2.04 0.44 0.19 0.06 0.00 0.00 0.00 0.00 0.00
MINT5    98.6 1.19 0.12 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    83.5 13.0 1.54 1.12 0.04 0.68 0.06 0.00 0.00 0.00 0.03 0.00 0.00 0.00
MSMG2    82.7 16.4 0.54 0.25 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    94.3 5.33 0.32 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    98.0 1.82 0.09 0.04 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    99.5 0.47 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    80.9 6.03 2.46 2.44 1.74 3.01 1.21 1.01 0.63 0.18 0.35 0.00 0.00 0.00


phase2. Total Wire Length = 32828.40
phase2. Layer M1 wire length = 18.00
phase2. Layer MINT1 wire length = 8986.70
phase2. Layer MINT2 wire length = 13134.29
phase2. Layer MINT3 wire length = 4830.60
phase2. Layer MINT4 wire length = 3764.20
phase2. Layer MINT5 wire length = 347.85
phase2. Layer MSMG1 wire length = 588.21
phase2. Layer MSMG2 wire length = 769.57
phase2. Layer MSMG3 wire length = 265.03
phase2. Layer MSMG4 wire length = 101.67
phase2. Layer MSMG5 wire length = 22.27
phase2. Layer MG1 wire length = 0.00
phase2. Layer MG2 wire length = 0.00
phase2. Total Number of Contacts = 37309
phase2. Via V1_0 count = 17100
phase2. Via VINT1_0 count = 15223
phase2. Via VINT2_0 count = 2343
phase2. Via VINT3_0 count = 1302
phase2. Via VINT4_0 count = 520
phase2. Via VINT5_0 count = 415
phase2. Via VSMG1_0 count = 281
phase2. Via VSMG2_0 count = 98
phase2. Via VSMG3_0 count = 21
phase2. Via VSMG4_0 count = 6
phase2. Via VSMG5_0 count = 0
phase2. Via VG1_0 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Whole Chip Routing] Stage (MB): Used   40  Alloctr   40  Proc    2 
[End of Whole Chip Routing] Total (MB): Used  187  Alloctr  189  Proc 1693 

Congestion utilization per direction:
Average vertical track utilization   = 13.39 %
Peak    vertical track utilization   = 57.14 %
Average horizontal track utilization = 11.07 %
Peak    horizontal track utilization = 46.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used  186  Alloctr  188  Proc 1693 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:02 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[GR: Done] Stage (MB): Used  180  Alloctr  182  Proc    2 
[GR: Done] Total (MB): Used  186  Alloctr  188  Proc 1693 
Updating the database ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Global Routing] Stage (MB): Used   31  Alloctr   31  Proc    2 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 1693 
RM-info: Running update_timing and route_track
Information: The stitching and editing of coupling caps is turned ON for design 'MulDiv:MulDiv/route_auto.design'. (TIM-125)
Begin building search trees for block MulDiv:MulDiv/route_auto.design
Done building search trees for block MulDiv:MulDiv/route_auto.design (time 0s)
Information: Design MulDiv has 5964 nets, 5846 global routed, 116 detail routed. (NEX-024)
NEX: gr/dr coup map average coverRate for layer#1: 0.298039
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'MulDiv'. (NEX-022)
Information: Delta delay estimation has been turned on. (TIM-214)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5962, routed nets = 5962, across physical hierarchy nets = 0, parasitics cached nets = 5962, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Freeing timing information from routing. (ZRT-574)
Generating Timing information  
Design  Scenario mode_norm.worst_low.RCmax (Mode mode_norm.worst_low.RCmax Corner mode_norm.worst_low.RCmax)
Warning: Currnet dominant scnenario mode_norm.worst_low.RCmax for timing driven route  is different from dominant scenario for the previous timing driven route which is mode_norm.slow.RCmax. (ZRT-647)
Estimated unitRes/unitCap :
Layer M1 : Res  46.4286 ohm/um Cap  0.148637 ff/um
Layer MINT1 : Res  46.4286 ohm/um Cap  0.154683 ff/um
Layer MINT2 : Res  46.4286 ohm/um Cap  0.154827 ff/um
Layer MINT3 : Res  46.4286 ohm/um Cap  0.154839 ff/um
Layer MINT4 : Res  46.4286 ohm/um Cap  0.154828 ff/um
Layer MINT5 : Res  46.4286 ohm/um Cap  0.154674 ff/um
Layer MSMG1 : Res  8.03571 ohm/um Cap  0.196653 ff/um
Layer MSMG2 : Res  8.03571 ohm/um Cap  0.184306 ff/um
Layer MSMG3 : Res  8.03571 ohm/um Cap  0.18422 ff/um
Layer MSMG4 : Res  8.03571 ohm/um Cap  0.184207 ff/um
Layer MSMG5 : Res  8.03571 ohm/um Cap  0.184091 ff/um
Layer MG1 : Res  0.892857 ohm/um Cap  0.194736 ff/um
Layer MG2 : Res  0.892857 ohm/um Cap  0.177243 ff/um
Generating Timing information  ... Done
Information: The net parasitics of block MulDiv are cleared. (TIM-123)

Start track assignment

Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MSMG5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              

Printing options for 'route.track.*'
track.crosstalk_driven                                  :	 true                
track.timing_driven                                     :	 true                

Loading timing information to the router from design
Timing information loaded to the router.
Information: Using 8 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Read routes] Stage (MB): Used  147  Alloctr  148  Proc    0 
[Track Assign: Read routes] Total (MB): Used  148  Alloctr  149  Proc 1724 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/83      
Routed partition 2/83      
Routed partition 3/83      
Routed partition 4/83      
Routed partition 5/83      
Routed partition 6/83      
Routed partition 7/83      
Routed partition 8/83      
Routed partition 9/83      
Routed partition 10/83     
Routed partition 11/83     
Routed partition 12/83     
Routed partition 13/83     
Routed partition 14/83     
Routed partition 15/83     
Routed partition 16/83     
Routed partition 17/83     
Routed partition 18/83     
Routed partition 19/83     
Routed partition 20/83     
Routed partition 21/83     
Routed partition 22/83     
Routed partition 23/83     
Routed partition 24/83     
Routed partition 25/83     
Routed partition 26/83     
Routed partition 27/83     
Routed partition 28/83     
Routed partition 29/83     
Routed partition 30/83     
Routed partition 31/83     
Routed partition 32/83     
Routed partition 33/83     
Routed partition 34/83     
Routed partition 35/83     
Routed partition 36/83     
Routed partition 37/83     
Routed partition 38/83     
Routed partition 39/83     
Routed partition 40/83     
Routed partition 41/83     
Routed partition 42/83     
Routed partition 43/83     
Routed partition 44/83     
Routed partition 45/83     
Routed partition 46/83     
Routed partition 47/83     
Routed partition 48/83     
Routed partition 49/83     
Routed partition 50/83     
Routed partition 51/83     
Routed partition 52/83     
Routed partition 53/83     
Routed partition 54/83     
Routed partition 55/83     
Routed partition 56/83     
Routed partition 57/83     
Routed partition 58/83     
Routed partition 59/83     
Routed partition 60/83     
Routed partition 61/83     
Routed partition 62/83     
Routed partition 63/83     
Routed partition 64/83     
Routed partition 65/83     
Routed partition 66/83     
Routed partition 67/83     
Routed partition 68/83     
Routed partition 69/83     
Routed partition 70/83     
Routed partition 71/83     
Routed partition 72/83     
Routed partition 73/83     
Routed partition 74/83     
Routed partition 75/83     
Routed partition 76/83     
Routed partition 77/83     
Routed partition 78/83     
Routed partition 79/83     
Routed partition 80/83     
Routed partition 81/83     
Routed partition 82/83     
Routed partition 83/83     

Assign Vertical partitions, iteration 0
Routed partition 1/82      
Routed partition 2/82      
Routed partition 3/82      
Routed partition 4/82      
Routed partition 5/82      
Routed partition 6/82      
Routed partition 7/82      
Routed partition 8/82      
Routed partition 9/82      
Routed partition 10/82     
Routed partition 11/82     
Routed partition 12/82     
Routed partition 13/82     
Routed partition 14/82     
Routed partition 15/82     
Routed partition 16/82     
Routed partition 17/82     
Routed partition 18/82     
Routed partition 19/82     
Routed partition 20/82     
Routed partition 21/82     
Routed partition 22/82     
Routed partition 23/82     
Routed partition 24/82     
Routed partition 25/82     
Routed partition 26/82     
Routed partition 27/82     
Routed partition 28/82     
Routed partition 29/82     
Routed partition 30/82     
Routed partition 31/82     
Routed partition 32/82     
Routed partition 33/82     
Routed partition 34/82     
Routed partition 35/82     
Routed partition 36/82     
Routed partition 37/82     
Routed partition 38/82     
Routed partition 39/82     
Routed partition 40/82     
Routed partition 41/82     
Routed partition 42/82     
Routed partition 43/82     
Routed partition 44/82     
Routed partition 45/82     
Routed partition 46/82     
Routed partition 47/82     
Routed partition 48/82     
Routed partition 49/82     
Routed partition 50/82     
Routed partition 51/82     
Routed partition 52/82     
Routed partition 53/82     
Routed partition 54/82     
Routed partition 55/82     
Routed partition 56/82     
Routed partition 57/82     
Routed partition 58/82     
Routed partition 59/82     
Routed partition 60/82     
Routed partition 61/82     
Routed partition 62/82     
Routed partition 63/82     
Routed partition 64/82     
Routed partition 65/82     
Routed partition 66/82     
Routed partition 67/82     
Routed partition 68/82     
Routed partition 69/82     
Routed partition 70/82     
Routed partition 71/82     
Routed partition 72/82     
Routed partition 73/82     
Routed partition 74/82     
Routed partition 75/82     
Routed partition 76/82     
Routed partition 77/82     
Routed partition 78/82     
Routed partition 79/82     
Routed partition 80/82     
Routed partition 81/82     
Routed partition 82/82     

Number of wires with overlap after iteration 0 = 49465 of 67187


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:06
[Track Assign: Iteration 0] Stage (MB): Used  148  Alloctr  150  Proc  270 
[Track Assign: Iteration 0] Total (MB): Used  149  Alloctr  152  Proc 1994 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/83      
Routed partition 2/83      
Routed partition 3/83      
Routed partition 4/83      
Routed partition 5/83      
Routed partition 6/83      
Routed partition 7/83      
Routed partition 8/83      
Routed partition 9/83      
Routed partition 10/83     
Routed partition 11/83     
Routed partition 12/83     
Routed partition 13/83     
Routed partition 14/83     
Routed partition 15/83     
Routed partition 16/83     
Routed partition 17/83     
Routed partition 18/83     
Routed partition 19/83     
Routed partition 20/83     
Routed partition 21/83     
Routed partition 22/83     
Routed partition 23/83     
Routed partition 24/83     
Routed partition 25/83     
Routed partition 26/83     
Routed partition 27/83     
Routed partition 28/83     
Routed partition 29/83     
Routed partition 30/83     
Routed partition 31/83     
Routed partition 32/83     
Routed partition 33/83     
Routed partition 34/83     
Routed partition 35/83     
Routed partition 36/83     
Routed partition 37/83     
Routed partition 38/83     
Routed partition 39/83     
Routed partition 40/83     
Routed partition 41/83     
Routed partition 42/83     
Routed partition 43/83     
Routed partition 44/83     
Routed partition 45/83     
Routed partition 46/83     
Routed partition 47/83     
Routed partition 48/83     
Routed partition 49/83     
Routed partition 50/83     
Routed partition 51/83     
Routed partition 52/83     
Routed partition 53/83     
Routed partition 54/83     
Routed partition 55/83     
Routed partition 56/83     
Routed partition 57/83     
Routed partition 58/83     
Routed partition 59/83     
Routed partition 60/83     
Routed partition 61/83     
Routed partition 62/83     
Routed partition 63/83     
Routed partition 64/83     
Routed partition 65/83     
Routed partition 66/83     
Routed partition 67/83     
Routed partition 68/83     
Routed partition 69/83     
Routed partition 70/83     
Routed partition 71/83     
Routed partition 72/83     
Routed partition 73/83     
Routed partition 74/83     
Routed partition 75/83     
Routed partition 76/83     
Routed partition 77/83     
Routed partition 78/83     
Routed partition 79/83     
Routed partition 80/83     
Routed partition 81/83     
Routed partition 82/83     
Routed partition 83/83     

Assign Vertical partitions, iteration 1
Routed partition 1/82      
Routed partition 2/82      
Routed partition 3/82      
Routed partition 4/82      
Routed partition 5/82      
Routed partition 6/82      
Routed partition 7/82      
Routed partition 8/82      
Routed partition 9/82      
Routed partition 10/82     
Routed partition 11/82     
Routed partition 12/82     
Routed partition 13/82     
Routed partition 14/82     
Routed partition 15/82     
Routed partition 16/82     
Routed partition 17/82     
Routed partition 18/82     
Routed partition 19/82     
Routed partition 20/82     
Routed partition 21/82     
Routed partition 22/82     
Routed partition 23/82     
Routed partition 24/82     
Routed partition 25/82     
Routed partition 26/82     
Routed partition 27/82     
Routed partition 28/82     
Routed partition 29/82     
Routed partition 30/82     
Routed partition 31/82     
Routed partition 32/82     
Routed partition 33/82     
Routed partition 34/82     
Routed partition 35/82     
Routed partition 36/82     
Routed partition 37/82     
Routed partition 38/82     
Routed partition 39/82     
Routed partition 40/82     
Routed partition 41/82     
Routed partition 42/82     
Routed partition 43/82     
Routed partition 44/82     
Routed partition 45/82     
Routed partition 46/82     
Routed partition 47/82     
Routed partition 48/82     
Routed partition 49/82     
Routed partition 50/82     
Routed partition 51/82     
Routed partition 52/82     
Routed partition 53/82     
Routed partition 54/82     
Routed partition 55/82     
Routed partition 56/82     
Routed partition 57/82     
Routed partition 58/82     
Routed partition 59/82     
Routed partition 60/82     
Routed partition 61/82     
Routed partition 62/82     
Routed partition 63/82     
Routed partition 64/82     
Routed partition 65/82     
Routed partition 66/82     
Routed partition 67/82     
Routed partition 68/82     
Routed partition 69/82     
Routed partition 70/82     
Routed partition 71/82     
Routed partition 72/82     
Routed partition 73/82     
Routed partition 74/82     
Routed partition 75/82     
Routed partition 76/82     
Routed partition 77/82     
Routed partition 78/82     
Routed partition 79/82     
Routed partition 80/82     
Routed partition 81/82     
Routed partition 82/82     

[Track Assign: Iteration 1] Elapsed real time: 0:00:01 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[Track Assign: Iteration 1] Stage (MB): Used  148  Alloctr  150  Proc  285 
[Track Assign: Iteration 1] Total (MB): Used  149  Alloctr  152  Proc 2009 

Number of wires with overlap after iteration 1 = 21892 of 36153


Wire length and via report:
---------------------------
Number of M1 wires: 1752 		  : 0
Number of MINT1 wires: 18215 		 V1_0: 19644
Number of MINT2 wires: 12252 		 VINT1_0: 18814
Number of MINT3 wires: 2173 		 VINT2_0: 3752
Number of MINT4 wires: 799 		 VINT3_0: 1541
Number of MINT5 wires: 280 		 VINT4_0: 592
Number of MSMG1 wires: 334 		 VINT5_0: 465
Number of MSMG2 wires: 254 		 VSMG1_0: 315
Number of MSMG3 wires: 71 		 VSMG2_0: 105
Number of MSMG4 wires: 21 		 VSMG3_0: 25
Number of MSMG5 wires: 2 		 VSMG4_0: 4
Number of MG1 wires: 0 		 VSMG5_0: 0
Number of MG2 wires: 0 		 VG1_0: 0
Total number of wires: 36153 		 vias: 45257

Total M1 wire length: 247.8
Total MINT1 wire length: 10241.2
Total MINT2 wire length: 11986.3
Total MINT3 wire length: 5342.0
Total MINT4 wire length: 4050.0
Total MINT5 wire length: 369.7
Total MSMG1 wire length: 659.4
Total MSMG2 wire length: 753.5
Total MSMG3 wire length: 259.7
Total MSMG4 wire length: 101.0
Total MSMG5 wire length: 21.4
Total MG1 wire length: 0.0
Total MG2 wire length: 0.0
Total wire length: 34032.1

Longest M1 wire length: 1.7
Longest MINT1 wire length: 23.7
Longest MINT2 wire length: 21.8
Longest MINT3 wire length: 25.6
Longest MINT4 wire length: 30.3
Longest MINT5 wire length: 24.3
Longest MSMG1 wire length: 23.5
Longest MSMG2 wire length: 25.5
Longest MSMG3 wire length: 13.0
Longest MSMG4 wire length: 13.7
Longest MSMG5 wire length: 17.6
Longest MG1 wire length: 0.0
Longest MG2 wire length: 0.0

Updating the database ...

[Track Assign: Done] Elapsed real time: 0:00:01 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:12
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc  285 
[Track Assign: Done] Total (MB): Used    0  Alloctr    0  Proc 2009 
RM-info: Running update_timing and route_detail
Information: The stitching and editing of coupling caps is turned ON for design 'MulDiv:MulDiv/route_auto.design'. (TIM-125)
Begin building search trees for block MulDiv:MulDiv/route_auto.design
Done building search trees for block MulDiv:MulDiv/route_auto.design (time 0s)
Information: Design MulDiv has 5964 nets, 0 global routed, 5962 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'MulDiv'. (NEX-022)
---extraction options---
Corner: mode_norm.slow.RCmax
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.slow.RCmax_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.worst_low.RCmax
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.worst_low.RCmax_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.fast.RCmin
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.fast.RCmin_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Global options:
 late_ccap_threshold       : 31fF
 late_ccap_ratio           : 0.03
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 8
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : true
Extracting design: MulDiv 
Information: coupling capacitance is created explicitly. (NEX-029)
Information: 5962 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5962, routed nets = 5962, across physical hierarchy nets = 0, parasitics cached nets = 5962, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Freeing timing information from routing. (ZRT-574)
Generating Timing information  
Design  Scenario mode_norm.worst_low.RCmax (Mode mode_norm.worst_low.RCmax Corner mode_norm.worst_low.RCmax)
Estimated unitRes/unitCap :
Layer M1 : Res  46.4286 ohm/um Cap  0.148637 ff/um
Layer MINT1 : Res  46.4286 ohm/um Cap  0.154683 ff/um
Layer MINT2 : Res  46.4286 ohm/um Cap  0.154827 ff/um
Layer MINT3 : Res  46.4286 ohm/um Cap  0.154839 ff/um
Layer MINT4 : Res  46.4286 ohm/um Cap  0.154828 ff/um
Layer MINT5 : Res  46.4286 ohm/um Cap  0.154674 ff/um
Layer MSMG1 : Res  8.03571 ohm/um Cap  0.196653 ff/um
Layer MSMG2 : Res  8.03571 ohm/um Cap  0.184306 ff/um
Layer MSMG3 : Res  8.03571 ohm/um Cap  0.18422 ff/um
Layer MSMG4 : Res  8.03571 ohm/um Cap  0.184207 ff/um
Layer MSMG5 : Res  8.03571 ohm/um Cap  0.184091 ff/um
Layer MG1 : Res  0.892857 ohm/um Cap  0.194736 ff/um
Layer MG2 : Res  0.892857 ohm/um Cap  0.177243 ff/um
Generating Timing information  ... Done
Information: The net parasitics of block MulDiv are cleared. (TIM-123)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MSMG5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Loading timing information to the router from design
Timing information loaded to the router.
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.eco_max_number_of_iterations                     :	 10                  
detail.force_end_on_preferred_grid                      :	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Dr init] Stage (MB): Used  155  Alloctr  156  Proc    0 
[Dr init] Total (MB): Used  156  Alloctr  158  Proc 2112 
Total number of nets = 5965, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed	1/81 Partitions, Violations =	0
Routed	2/81 Partitions, Violations =	16
Routed	3/81 Partitions, Violations =	20
Routed	4/81 Partitions, Violations =	22
Routed	5/81 Partitions, Violations =	20
Routed	6/81 Partitions, Violations =	18
Routed	7/81 Partitions, Violations =	15
Routed	8/81 Partitions, Violations =	9
Routed	9/81 Partitions, Violations =	8
Routed	10/81 Partitions, Violations =	25
Routed	11/81 Partitions, Violations =	42
Routed	12/81 Partitions, Violations =	36
Routed	13/81 Partitions, Violations =	36
Routed	14/81 Partitions, Violations =	56
Routed	15/81 Partitions, Violations =	72
Routed	16/81 Partitions, Violations =	92
Routed	18/81 Partitions, Violations =	92
Routed	19/81 Partitions, Violations =	107
Routed	20/81 Partitions, Violations =	107
Routed	21/81 Partitions, Violations =	73
Routed	22/81 Partitions, Violations =	55
Routed	23/81 Partitions, Violations =	55
Routed	24/81 Partitions, Violations =	43
Routed	25/81 Partitions, Violations =	55
Routed	26/81 Partitions, Violations =	55
Routed	27/81 Partitions, Violations =	63
Routed	28/81 Partitions, Violations =	58
Routed	29/81 Partitions, Violations =	59
Routed	30/81 Partitions, Violations =	71
Routed	31/81 Partitions, Violations =	71
Routed	32/81 Partitions, Violations =	71
Routed	36/81 Partitions, Violations =	71
Routed	37/81 Partitions, Violations =	71
Routed	38/81 Partitions, Violations =	71
Routed	39/81 Partitions, Violations =	72
Routed	40/81 Partitions, Violations =	72
Routed	41/81 Partitions, Violations =	72
Routed	42/81 Partitions, Violations =	72
Routed	45/81 Partitions, Violations =	72
Routed	46/81 Partitions, Violations =	83
Routed	47/81 Partitions, Violations =	76
Routed	48/81 Partitions, Violations =	78
Routed	49/81 Partitions, Violations =	83
Routed	50/81 Partitions, Violations =	69
Routed	51/81 Partitions, Violations =	71
Routed	52/81 Partitions, Violations =	77
Routed	53/81 Partitions, Violations =	66
Routed	54/81 Partitions, Violations =	67
Routed	55/81 Partitions, Violations =	69
Routed	56/81 Partitions, Violations =	69
Routed	57/81 Partitions, Violations =	69
Routed	58/81 Partitions, Violations =	74
Routed	59/81 Partitions, Violations =	79
Routed	60/81 Partitions, Violations =	69
Routed	61/81 Partitions, Violations =	72
Routed	62/81 Partitions, Violations =	54
Routed	63/81 Partitions, Violations =	58
Routed	64/81 Partitions, Violations =	62
Routed	65/81 Partitions, Violations =	57
Routed	66/81 Partitions, Violations =	36
Routed	67/81 Partitions, Violations =	36
Routed	68/81 Partitions, Violations =	36
Routed	69/81 Partitions, Violations =	36
Routed	70/81 Partitions, Violations =	32
Routed	71/81 Partitions, Violations =	32
Routed	72/81 Partitions, Violations =	32
Routed	73/81 Partitions, Violations =	40
Routed	74/81 Partitions, Violations =	46
Routed	75/81 Partitions, Violations =	27
Routed	76/81 Partitions, Violations =	34
Routed	77/81 Partitions, Violations =	36
Routed	78/81 Partitions, Violations =	22
Routed	79/81 Partitions, Violations =	25
Routed	80/81 Partitions, Violations =	15
Routed	81/81 Partitions, Violations =	2

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	Same net spacing : 2

[Iter 0] Elapsed real time: 0:00:03 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:10
[Iter 0] Stage (MB): Used  173  Alloctr  174  Proc  173 
[Iter 0] Total (MB): Used  174  Alloctr  176  Proc 2286 

End DR iteration 0 with 81 parts

Start DR iteration 1: non-uniform partition
Routed	1/2 Partitions, Violations =	2
Routed	2/2 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 1] Elapsed real time: 0:00:03 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[Iter 1] Stage (MB): Used  173  Alloctr  174  Proc  173 
[Iter 1] Total (MB): Used  174  Alloctr  176  Proc 2286 

End DR iteration 1 with 2 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:03 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[DR] Stage (MB): Used  146  Alloctr  148  Proc  173 
[DR] Total (MB): Used  147  Alloctr  149  Proc 2286 

DR finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    35389 micron
Total Number of Contacts =             44873
Total Number of Wires =                35275
Total Number of PtConns =              0
Total Number of Routed Wires =       35275
Total Routed Wire Length =           35389 micron
Total Number of Routed Contacts =       44873
	Layer           M1 :        203 micron
	Layer        MINT1 :      10159 micron
	Layer        MINT2 :      12709 micron
	Layer        MINT3 :       5983 micron
	Layer        MINT4 :       4018 micron
	Layer        MINT5 :        360 micron
	Layer        MSMG1 :        766 micron
	Layer        MSMG2 :        810 micron
	Layer        MSMG3 :        260 micron
	Layer        MSMG4 :        100 micron
	Layer        MSMG5 :         21 micron
	Layer          MG1 :          0 micron
	Layer          MG2 :          0 micron
	Via        VSMG4_0 :          4
	Via        VSMG3_0 :         23
	Via        VSMG2_0 :        101
	Via        VSMG1_0 :        300
	Via        VINT5_0 :        439
	Via        VINT4_0 :        552
	Via        VINT3_0 :       1471
	Via        VINT2_0 :       3898
	Via        VINT1_0 :      18569
	Via   VINT1_0(rot) :          1
	Via           V1_0 :      19416
	Via      V1_0(rot) :         99

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 44873 vias)
 
    Layer V1         =  0.00% (0      / 19515   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (19515   vias)
    Layer VINT1      =  0.00% (0      / 18570   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (18570   vias)
    Layer VINT2      =  0.00% (0      / 3898    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3898    vias)
    Layer VINT3      =  0.00% (0      / 1471    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1471    vias)
    Layer VINT4      =  0.00% (0      / 552     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (552     vias)
    Layer VINT5      =  0.00% (0      / 439     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (439     vias)
    Layer VSMG1      =  0.00% (0      / 300     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (300     vias)
    Layer VSMG2      =  0.00% (0      / 101     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (101     vias)
    Layer VSMG3      =  0.00% (0      / 23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (23      vias)
    Layer VSMG4      =  0.00% (0      / 4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4       vias)
 
  Total double via conversion rate    =  0.00% (0 / 44873 vias)
 
    Layer V1         =  0.00% (0      / 19515   vias)
    Layer VINT1      =  0.00% (0      / 18570   vias)
    Layer VINT2      =  0.00% (0      / 3898    vias)
    Layer VINT3      =  0.00% (0      / 1471    vias)
    Layer VINT4      =  0.00% (0      / 552     vias)
    Layer VINT5      =  0.00% (0      / 439     vias)
    Layer VSMG1      =  0.00% (0      / 300     vias)
    Layer VSMG2      =  0.00% (0      / 101     vias)
    Layer VSMG3      =  0.00% (0      / 23      vias)
    Layer VSMG4      =  0.00% (0      / 4       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 44873 vias)
 
    Layer V1         =  0.00% (0      / 19515   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (19515   vias)
    Layer VINT1      =  0.00% (0      / 18570   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (18570   vias)
    Layer VINT2      =  0.00% (0      / 3898    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3898    vias)
    Layer VINT3      =  0.00% (0      / 1471    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1471    vias)
    Layer VINT4      =  0.00% (0      / 552     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (552     vias)
    Layer VINT5      =  0.00% (0      / 439     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (439     vias)
    Layer VSMG1      =  0.00% (0      / 300     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (300     vias)
    Layer VSMG2      =  0.00% (0      / 101     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (101     vias)
    Layer VSMG3      =  0.00% (0      / 23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (23      vias)
    Layer VSMG4      =  0.00% (0      / 4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4       vias)
 

Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.eco_max_number_of_iterations                     :	 10                  
detail.force_end_on_preferred_grid                      :	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    9  Alloctr    9  Proc    0 
[Dr init] Total (MB): Used  157  Alloctr  159  Proc 2286 

Redundant via optimization will attempt to replace the following vias: 

        V1_0    ->   V1_0_1x2      V1_0_2x1      V1_0_1x2(r)   V1_0_2x1(r)

        V1_0(r) ->   V1_0_1x2      V1_0_2x1      V1_0_1x2(r)   V1_0_2x1(r)

     VINT1_0    -> VINT1_0_2x1    VINT1_0_1x2    VINT1_0_2x1(r) VINT1_0_1x2(r)

     VINT1_0(r) -> VINT1_0_2x1    VINT1_0_1x2    VINT1_0_2x1(r) VINT1_0_1x2(r)

     VINT2_0    -> VINT2_0_1x2    VINT2_0_2x1    VINT2_0_1x2(r) VINT2_0_2x1(r)

     VINT2_0(r) -> VINT2_0_1x2    VINT2_0_2x1    VINT2_0_1x2(r) VINT2_0_2x1(r)

     VINT3_0    -> VINT3_0_2x1    VINT3_0_1x2    VINT3_0_2x1(r) VINT3_0_1x2(r)

     VINT3_0(r) -> VINT3_0_2x1    VINT3_0_1x2    VINT3_0_2x1(r) VINT3_0_1x2(r)

     VINT4_0    -> VINT4_0_1x2    VINT4_0_2x1    VINT4_0_1x2(r) VINT4_0_2x1(r)

     VINT4_0(r) -> VINT4_0_1x2    VINT4_0_2x1    VINT4_0_1x2(r) VINT4_0_2x1(r)

     VINT5_0    -> VINT5_0_2x1    VINT5_0_1x2    VINT5_0_2x1(r) VINT5_0_1x2(r)

     VINT5_0(r) -> VINT5_0_2x1    VINT5_0_1x2    VINT5_0_2x1(r) VINT5_0_1x2(r)

     VSMG1_0    -> VSMG1_0_1x2    VSMG1_0_1x2(r) VSMG1_0_2x1    VSMG1_0_2x1(r)

     VSMG1_0(r) -> VSMG1_0_1x2    VSMG1_0_1x2(r) VSMG1_0_2x1    VSMG1_0_2x1(r)

     VSMG2_0    -> VSMG2_0_2x1    VSMG2_0_2x1(r) VSMG2_0_1x2    VSMG2_0_1x2(r)

     VSMG2_0(r) -> VSMG2_0_2x1    VSMG2_0_2x1(r) VSMG2_0_1x2    VSMG2_0_1x2(r)

     VSMG3_0    -> VSMG3_0_1x2    VSMG3_0_1x2(r) VSMG3_0_2x1    VSMG3_0_2x1(r)

     VSMG3_0(r) -> VSMG3_0_1x2    VSMG3_0_1x2(r) VSMG3_0_2x1    VSMG3_0_2x1(r)

     VSMG4_0    -> VSMG4_0_2x1    VSMG4_0_2x1(r) VSMG4_0_1x2    VSMG4_0_1x2(r)

     VSMG4_0(r) -> VSMG4_0_2x1    VSMG4_0_2x1(r) VSMG4_0_1x2    VSMG4_0_1x2(r)

     VSMG5_0    -> VSMG5_0_1x2    VSMG5_0_1x2(r) VSMG5_0_2x1    VSMG5_0_2x1(r)

     VSMG5_0(r) -> VSMG5_0_1x2    VSMG5_0_1x2(r) VSMG5_0_2x1    VSMG5_0_2x1(r)

       VG1_0    ->  VG1_0_2x1     VG1_0_2x1(r)  VG1_0_1x2     VG1_0_1x2(r)

       VG1_0(r) ->  VG1_0_2x1     VG1_0_2x1(r)  VG1_0_1x2     VG1_0_1x2(r)



	There were 0 out of 19421 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used    9  Alloctr    9  Proc    0 
[Technology Processing] Total (MB): Used  157  Alloctr  159  Proc 2286 

Begin Redundant via insertion ...

Routed	2/9 Partitions, Violations =	0
Routed	3/9 Partitions, Violations =	0
Routed	4/9 Partitions, Violations =	0
Routed	5/9 Partitions, Violations =	0
Routed	6/9 Partitions, Violations =	3
Routed	7/9 Partitions, Violations =	4
Routed	8/9 Partitions, Violations =	4
Routed	9/9 Partitions, Violations =	4

RedundantVia finished with 4 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4
	Same net spacing : 4


Total Wire Length =                    35071 micron
Total Number of Contacts =             44801
Total Number of Wires =                32842
Total Number of PtConns =              10
Total Number of Routed Wires =       32842
Total Routed Wire Length =           35071 micron
Total Number of Routed Contacts =       44801
	Layer               M1 :        182 micron
	Layer            MINT1 :       9960 micron
	Layer            MINT2 :      12631 micron
	Layer            MINT3 :       5971 micron
	Layer            MINT4 :       4016 micron
	Layer            MINT5 :        358 micron
	Layer            MSMG1 :        764 micron
	Layer            MSMG2 :        808 micron
	Layer            MSMG3 :        260 micron
	Layer            MSMG4 :        101 micron
	Layer            MSMG5 :         21 micron
	Layer              MG1 :          0 micron
	Layer              MG2 :          0 micron
	Via        VSMG4_0_2x1 :          4
	Via        VSMG3_0_1x2 :         22
	Via        VSMG3_0_2x1 :          1
	Via        VSMG2_0_1x2 :          5
	Via   VSMG2_0(rot)_2x1 :          2
	Via   VSMG2_0(rot)_1x2 :          1
	Via        VSMG2_0_2x1 :         93
	Via        VSMG1_0_1x2 :        265
	Via   VSMG1_0(rot)_2x1 :          1
	Via   VSMG1_0(rot)_1x2 :          5
	Via        VSMG1_0_2x1 :         29
	Via        VINT5_0_1x2 :         40
	Via   VINT5_0(rot)_2x1 :         12
	Via        VINT5_0_2x1 :        387
	Via            VINT4_0 :          1
	Via        VINT4_0_1x2 :        525
	Via   VINT4_0(rot)_2x1 :          1
	Via   VINT4_0(rot)_1x2 :          5
	Via        VINT4_0_2x1 :         20
	Via            VINT3_0 :         10
	Via        VINT3_0_1x2 :        120
	Via   VINT3_0(rot)_2x1 :          5
	Via   VINT3_0(rot)_1x2 :          4
	Via        VINT3_0_2x1 :       1332
	Via            VINT2_0 :        107
	Via        VINT2_0_1x2 :       3183
	Via   VINT2_0(rot)_2x1 :         15
	Via   VINT2_0(rot)_1x2 :          4
	Via        VINT2_0_2x1 :        587
	Via            VINT1_0 :       1231
	Via        VINT1_0_1x2 :       5195
	Via   VINT1_0(rot)_2x1 :         51
	Via   VINT1_0(rot)_1x2 :         78
	Via        VINT1_0_2x1 :      11972
	Via               V1_0 :       3141
	Via           V1_0_1x2 :      10502
	Via      V1_0(rot)_2x1 :        188
	Via      V1_0(rot)_1x2 :         63
	Via           V1_0_2x1 :       5594

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 89.98% (40311 / 44801 vias)
 
    Layer V1         = 83.88% (16347  / 19488   vias)
        Weight 1     = 83.88% (16347   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 16.12% (3141    vias)
    Layer VINT1      = 93.36% (17296  / 18527   vias)
        Weight 1     = 93.36% (17296   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.64% (1231    vias)
    Layer VINT2      = 97.25% (3789   / 3896    vias)
        Weight 1     = 97.25% (3789    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.75% (107     vias)
    Layer VINT3      = 99.32% (1461   / 1471    vias)
        Weight 1     = 99.32% (1461    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.68% (10      vias)
    Layer VINT4      = 99.82% (551    / 552     vias)
        Weight 1     = 99.82% (551     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.18% (1       vias)
    Layer VINT5      = 100.00% (439    / 439     vias)
        Weight 1     = 100.00% (439     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
        Weight 1     = 100.00% (300     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
        Weight 1     = 100.00% (23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
        Weight 1     = 100.00% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 89.98% (40311 / 44801 vias)
 
    Layer V1         = 83.88% (16347  / 19488   vias)
    Layer VINT1      = 93.36% (17296  / 18527   vias)
    Layer VINT2      = 97.25% (3789   / 3896    vias)
    Layer VINT3      = 99.32% (1461   / 1471    vias)
    Layer VINT4      = 99.82% (551    / 552     vias)
    Layer VINT5      = 100.00% (439    / 439     vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
 
  The optimized via conversion rate based on total routed via count = 89.98% (40311 / 44801 vias)
 
    Layer V1         = 83.88% (16347  / 19488   vias)
        Weight 1     = 83.88% (16347   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 16.12% (3141    vias)
    Layer VINT1      = 93.36% (17296  / 18527   vias)
        Weight 1     = 93.36% (17296   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.64% (1231    vias)
    Layer VINT2      = 97.25% (3789   / 3896    vias)
        Weight 1     = 97.25% (3789    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.75% (107     vias)
    Layer VINT3      = 99.32% (1461   / 1471    vias)
        Weight 1     = 99.32% (1461    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.68% (10      vias)
    Layer VINT4      = 99.82% (551    / 552     vias)
        Weight 1     = 99.82% (551     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.18% (1       vias)
    Layer VINT5      = 100.00% (439    / 439     vias)
        Weight 1     = 100.00% (439     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
        Weight 1     = 100.00% (300     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
        Weight 1     = 100.00% (23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
        Weight 1     = 100.00% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 

[RedundantVia] Elapsed real time: 0:00:08 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[RedundantVia] Stage (MB): Used   29  Alloctr   31  Proc    0 
[RedundantVia] Total (MB): Used  177  Alloctr  181  Proc 2286 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:12 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:20
[Dr init] Stage (MB): Used  176  Alloctr  179  Proc  173 
[Dr init] Total (MB): Used  177  Alloctr  181  Proc 2286 
Total number of nets = 5965, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)
Start DR iteration 1: non-uniform partition
Routed	1/2 Partitions, Violations =	1
Routed	2/2 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 1] Elapsed real time: 0:00:12 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:20 total=0:00:21
[Iter 1] Stage (MB): Used  193  Alloctr  196  Proc  173 
[Iter 1] Total (MB): Used  194  Alloctr  198  Proc 2286 

End DR iteration 1 with 2 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:12 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:20 total=0:00:21
[DR] Stage (MB): Used  166  Alloctr  169  Proc  173 
[DR] Total (MB): Used  167  Alloctr  171  Proc 2286 
[DR: Done] Elapsed real time: 0:00:12 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:20 total=0:00:21
[DR: Done] Stage (MB): Used  149  Alloctr  152  Proc  173 
[DR: Done] Total (MB): Used  150  Alloctr  154  Proc 2286 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    35071 micron
Total Number of Contacts =             44799
Total Number of Wires =                32842
Total Number of PtConns =              10
Total Number of Routed Wires =       32842
Total Routed Wire Length =           35071 micron
Total Number of Routed Contacts =       44799
	Layer               M1 :        182 micron
	Layer            MINT1 :       9960 micron
	Layer            MINT2 :      12631 micron
	Layer            MINT3 :       5971 micron
	Layer            MINT4 :       4016 micron
	Layer            MINT5 :        358 micron
	Layer            MSMG1 :        764 micron
	Layer            MSMG2 :        808 micron
	Layer            MSMG3 :        260 micron
	Layer            MSMG4 :        101 micron
	Layer            MSMG5 :         21 micron
	Layer              MG1 :          0 micron
	Layer              MG2 :          0 micron
	Via        VSMG4_0_2x1 :          4
	Via        VSMG3_0_1x2 :         22
	Via        VSMG3_0_2x1 :          1
	Via        VSMG2_0_1x2 :          5
	Via   VSMG2_0(rot)_2x1 :          2
	Via   VSMG2_0(rot)_1x2 :          1
	Via        VSMG2_0_2x1 :         93
	Via        VSMG1_0_1x2 :        265
	Via   VSMG1_0(rot)_2x1 :          1
	Via   VSMG1_0(rot)_1x2 :          5
	Via        VSMG1_0_2x1 :         29
	Via        VINT5_0_1x2 :         40
	Via   VINT5_0(rot)_2x1 :         12
	Via        VINT5_0_2x1 :        386
	Via            VINT4_0 :          1
	Via        VINT4_0_1x2 :        524
	Via   VINT4_0(rot)_2x1 :          1
	Via   VINT4_0(rot)_1x2 :          5
	Via        VINT4_0_2x1 :         20
	Via            VINT3_0 :         10
	Via        VINT3_0_1x2 :        120
	Via   VINT3_0(rot)_2x1 :          5
	Via   VINT3_0(rot)_1x2 :          4
	Via        VINT3_0_2x1 :       1332
	Via            VINT2_0 :        107
	Via        VINT2_0_1x2 :       3183
	Via   VINT2_0(rot)_2x1 :         15
	Via   VINT2_0(rot)_1x2 :          4
	Via        VINT2_0_2x1 :        587
	Via            VINT1_0 :       1232
	Via        VINT1_0_1x2 :       5194
	Via   VINT1_0(rot)_2x1 :         51
	Via   VINT1_0(rot)_1x2 :         78
	Via        VINT1_0_2x1 :      11972
	Via               V1_0 :       3141
	Via           V1_0_1x2 :      10502
	Via      V1_0(rot)_2x1 :        188
	Via      V1_0(rot)_1x2 :         63
	Via           V1_0_2x1 :       5594

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 89.98% (40308 / 44799 vias)
 
    Layer V1         = 83.88% (16347  / 19488   vias)
        Weight 1     = 83.88% (16347   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 16.12% (3141    vias)
    Layer VINT1      = 93.35% (17295  / 18527   vias)
        Weight 1     = 93.35% (17295   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.65% (1232    vias)
    Layer VINT2      = 97.25% (3789   / 3896    vias)
        Weight 1     = 97.25% (3789    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.75% (107     vias)
    Layer VINT3      = 99.32% (1461   / 1471    vias)
        Weight 1     = 99.32% (1461    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.68% (10      vias)
    Layer VINT4      = 99.82% (550    / 551     vias)
        Weight 1     = 99.82% (550     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.18% (1       vias)
    Layer VINT5      = 100.00% (438    / 438     vias)
        Weight 1     = 100.00% (438     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
        Weight 1     = 100.00% (300     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
        Weight 1     = 100.00% (23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
        Weight 1     = 100.00% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 89.98% (40308 / 44799 vias)
 
    Layer V1         = 83.88% (16347  / 19488   vias)
    Layer VINT1      = 93.35% (17295  / 18527   vias)
    Layer VINT2      = 97.25% (3789   / 3896    vias)
    Layer VINT3      = 99.32% (1461   / 1471    vias)
    Layer VINT4      = 99.82% (550    / 551     vias)
    Layer VINT5      = 100.00% (438    / 438     vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
 
  The optimized via conversion rate based on total routed via count = 89.98% (40308 / 44799 vias)
 
    Layer V1         = 83.88% (16347  / 19488   vias)
        Weight 1     = 83.88% (16347   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 16.12% (3141    vias)
    Layer VINT1      = 93.35% (17295  / 18527   vias)
        Weight 1     = 93.35% (17295   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.65% (1232    vias)
    Layer VINT2      = 97.25% (3789   / 3896    vias)
        Weight 1     = 97.25% (3789    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.75% (107     vias)
    Layer VINT3      = 99.32% (1461   / 1471    vias)
        Weight 1     = 99.32% (1461    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.68% (10      vias)
    Layer VINT4      = 99.82% (550    / 551     vias)
        Weight 1     = 99.82% (550     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.18% (1       vias)
    Layer VINT5      = 100.00% (438    / 438     vias)
        Weight 1     = 100.00% (438     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
        Weight 1     = 100.00% (300     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
        Weight 1     = 100.00% (23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
        Weight 1     = 100.00% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 

Total number of nets = 5965
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
##########################################################################################
## Wire spreading and widening 
##########################################################################################
## Commands below are more for designs with established nodes
## It's recommended to clean up routing DRCs first as these commands may degrade routing DRC if your design is congested
#	spread_wires
#	widen_wires
##########################################################################################
## Redundant via insertion
##########################################################################################
## For designs with advanced nodes where DRC convergence could be a concern, 
## redundant via insertion is recommended to be done after route_auto/route_opt
## Please refer to settings.route_auto.tcl for relevant settings
if {$REDUNDANT_VIA_INSERTION} {
	add_redundant_vias
}
## Create shields after signal routing; recommended if DRC convergence is a concern
if {$ROUTE_AUTO_CREATE_SHIELDS == "after_route_auto"} {
	create_shields ;# without specifying -nets option, all nets with shielding rules will be shielded 
	set_extraction_options -virtual_shield_extraction false
}
##########################################################################################
## Post-route_auto customizations
##########################################################################################
if {[file exists [which $TCL_USER_ROUTE_AUTO_POST_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_ROUTE_AUTO_POST_SCRIPT]"
	source -echo $TCL_USER_ROUTE_AUTO_POST_SCRIPT
} elseif {$TCL_USER_ROUTE_AUTO_POST_SCRIPT != ""} {
	puts "RM-error: TCL_USER_ROUTE_AUTO_POST_SCRIPT($TCL_USER_ROUTE_AUTO_POST_SCRIPT) is invalid. Please correct it."
}
## Example to resolve short violated nets
## Note that remove and reroute nets could potentially degrade timing QoR.
#	set data [open_drc_error_data -name zroute.err]
#	open_drc_error_data -name zroute.err
#	if { [sizeof_collection [get_drc_errors -quiet -error_data zroute.err -filter "type_name==Short"] ] > 0} {
#		set remove_net ""
#		foreach_in_collection net [get_attribute [get_drc_errors -error_data zroute.err -filter "type_name==Short"] objects] {
#			set net_type [get_attribute $net net_type]
#			if {$net_type=="signal"} {append_to_collection remove_net $net}
#		}
#		remove_routes -detail_route -nets $remove_net
#		route_eco
#	}
## If there are remaining routing DRCs, you can use the following :
#	route_detail -incremental true -initial_drc_from_input true
##########################################################################################
## connect_pg_net
##########################################################################################
if {$TCL_USER_CONNECT_PG_NET_SCRIPT != ""} {
	if {[file exists [which $TCL_USER_CONNECT_PG_NET_SCRIPT]]} {
		puts "RM-info: Sourcing [which $TCL_USER_CONNECT_PG_NET_SCRIPT]"
  		source $TCL_USER_CONNECT_PG_NET_SCRIPT
	} else {
		puts "RM-error: TCL_USER_CONNECT_PG_NET_SCRIPT($TCL_USER_CONNECT_PG_NET_SCRIPT) is invalid. Please correct it."
	}
} else {
	connect_pg_net
}
****************************************
Report : Power/Ground Connection Summary
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:49:05 2019
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 5511/5511
Unconnected nwell pins        5511
Ground net VSS                5511/5511
Unconnected pwell pins        5511
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
## Run check_routes to save updated routing DRC to the block
redirect -tee -file ${REPORTS_DIR}/${REPORT_PREFIX}.check_routes {check_routes}
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MSMG5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 


Start checking for open nets ... 

Total number of nets = 5965, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 5965 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  147  Alloctr  148  Proc 2286 
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.eco_max_number_of_iterations                     :	 10                  
detail.force_end_on_preferred_grid                      :	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 8 threads for routing. (ZRT-444)
Checked	2/9 Partitions, Violations =	0
Checked	3/9 Partitions, Violations =	0
Checked	4/9 Partitions, Violations =	0
Checked	5/9 Partitions, Violations =	0
Checked	6/9 Partitions, Violations =	0
Checked	7/9 Partitions, Violations =	0
Checked	8/9 Partitions, Violations =	0
Checked	9/9 Partitions, Violations =	0
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  175  Alloctr  176  Proc 2286 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    35072 micron
Total Number of Contacts =             44799
Total Number of Wires =                32825
Total Number of PtConns =              6
Total Number of Routed Wires =       32825
Total Routed Wire Length =           35072 micron
Total Number of Routed Contacts =       44799
	Layer               M1 :        182 micron
	Layer            MINT1 :       9961 micron
	Layer            MINT2 :      12631 micron
	Layer            MINT3 :       5971 micron
	Layer            MINT4 :       4016 micron
	Layer            MINT5 :        358 micron
	Layer            MSMG1 :        764 micron
	Layer            MSMG2 :        808 micron
	Layer            MSMG3 :        260 micron
	Layer            MSMG4 :        101 micron
	Layer            MSMG5 :         21 micron
	Layer              MG1 :          0 micron
	Layer              MG2 :          0 micron
	Via        VSMG4_0_2x1 :          4
	Via        VSMG3_0_1x2 :         22
	Via        VSMG3_0_2x1 :          1
	Via        VSMG2_0_2x1 :         93
	Via   VSMG2_0(rot)_1x2 :          1
	Via   VSMG2_0(rot)_2x1 :          2
	Via        VSMG2_0_1x2 :          5
	Via        VSMG1_0_1x2 :        265
	Via   VSMG1_0(rot)_2x1 :          1
	Via   VSMG1_0(rot)_1x2 :          5
	Via        VSMG1_0_2x1 :         29
	Via        VINT5_0_2x1 :        386
	Via   VINT5_0(rot)_2x1 :         12
	Via        VINT5_0_1x2 :         40
	Via            VINT4_0 :          1
	Via        VINT4_0_1x2 :        524
	Via   VINT4_0(rot)_2x1 :          1
	Via   VINT4_0(rot)_1x2 :          5
	Via        VINT4_0_2x1 :         20
	Via            VINT3_0 :         10
	Via        VINT3_0_2x1 :       1332
	Via   VINT3_0(rot)_1x2 :          4
	Via   VINT3_0(rot)_2x1 :          5
	Via        VINT3_0_1x2 :        120
	Via            VINT2_0 :        107
	Via        VINT2_0_1x2 :       3183
	Via   VINT2_0(rot)_2x1 :         15
	Via   VINT2_0(rot)_1x2 :          4
	Via        VINT2_0_2x1 :        587
	Via            VINT1_0 :       1232
	Via        VINT1_0_1x2 :       5194
	Via   VINT1_0(rot)_2x1 :         51
	Via   VINT1_0(rot)_1x2 :         78
	Via        VINT1_0_2x1 :      11972
	Via               V1_0 :       3141
	Via           V1_0_1x2 :      10502
	Via      V1_0(rot)_2x1 :        188
	Via      V1_0(rot)_1x2 :         63
	Via           V1_0_2x1 :       5594

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 89.98% (40308 / 44799 vias)
 
    Layer V1         = 83.88% (16347  / 19488   vias)
        Weight 1     = 83.88% (16347   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 16.12% (3141    vias)
    Layer VINT1      = 93.35% (17295  / 18527   vias)
        Weight 1     = 93.35% (17295   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.65% (1232    vias)
    Layer VINT2      = 97.25% (3789   / 3896    vias)
        Weight 1     = 97.25% (3789    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.75% (107     vias)
    Layer VINT3      = 99.32% (1461   / 1471    vias)
        Weight 1     = 99.32% (1461    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.68% (10      vias)
    Layer VINT4      = 99.82% (550    / 551     vias)
        Weight 1     = 99.82% (550     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.18% (1       vias)
    Layer VINT5      = 100.00% (438    / 438     vias)
        Weight 1     = 100.00% (438     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
        Weight 1     = 100.00% (300     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
        Weight 1     = 100.00% (23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
        Weight 1     = 100.00% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 89.98% (40308 / 44799 vias)
 
    Layer V1         = 83.88% (16347  / 19488   vias)
    Layer VINT1      = 93.35% (17295  / 18527   vias)
    Layer VINT2      = 97.25% (3789   / 3896    vias)
    Layer VINT3      = 99.32% (1461   / 1471    vias)
    Layer VINT4      = 99.82% (550    / 551     vias)
    Layer VINT5      = 100.00% (438    / 438     vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
 
  The optimized via conversion rate based on total routed via count = 89.98% (40308 / 44799 vias)
 
    Layer V1         = 83.88% (16347  / 19488   vias)
        Weight 1     = 83.88% (16347   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 16.12% (3141    vias)
    Layer VINT1      = 93.35% (17295  / 18527   vias)
        Weight 1     = 93.35% (17295   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.65% (1232    vias)
    Layer VINT2      = 97.25% (3789   / 3896    vias)
        Weight 1     = 97.25% (3789    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.75% (107     vias)
    Layer VINT3      = 99.32% (1461   / 1471    vias)
        Weight 1     = 99.32% (1461    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.68% (10      vias)
    Layer VINT4      = 99.82% (550    / 551     vias)
        Weight 1     = 99.82% (550     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.18% (1       vias)
    Layer VINT5      = 100.00% (438    / 438     vias)
        Weight 1     = 100.00% (438     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
        Weight 1     = 100.00% (300     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
        Weight 1     = 100.00% (23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
        Weight 1     = 100.00% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 


Verify Summary:

Total number of nets = 5965, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


## Save block
save_block
Information: Saving block 'MulDiv:MulDiv/route_auto.design'
1
##########################################################################################
## Create abstract and frame
##########################################################################################
## Enabled for hierarchical designs; for bottom and intermediate levels of physical hierarchy
if {$DESIGN_STYLE == "hier"} {
	if {$USE_ABSTRACTS_FOR_POWER_ANALYSIS == "true"} {
		set_app_options -name abstract.annotate_power -value true
   	}
	if { $PHYSICAL_HIERARCHY_LEVEL == "bottom" } {
		create_abstract -read_only
	        create_frame -block_all true
       	 	derive_hier_antenna_property -design ${DESIGN_NAME}/${ROUTE_AUTO_BLOCK_NAME}

	} elseif { $PHYSICAL_HIERARCHY_LEVEL == "intermediate"} {
            if { $ABSTRACT_TYPE_FOR_MPH_BLOCKS == "nested"} {
                ## Create nested abstract for the intermediate level of physical hierarchy
                create_abstract -read_only
            } elseif { $ABSTRACT_TYPE_FOR_MPH_BLOCKS == "flattened"} {
                ## Create flattened abstract for the intermediate level of physical hierarchy
                create_abstract -read_only -preserve_block_instances false
            }
            create_frame -block_all true
            derive_hier_antenna_property -design ${DESIGN_NAME}/${ROUTE_AUTO_BLOCK_NAME}
	}
}
##########################################################################################
## Report and output
##########################################################################################
## Recommended timing settings for reporting on routed designs (AWP, CCS receiver, and SI timing window)
puts "RM-info: Setting time.delay_calc_waveform_analysis_mode to full_design"
RM-info: Setting time.delay_calc_waveform_analysis_mode to full_design
set_app_options -name time.delay_calc_waveform_analysis_mode -value full_design ;# tool default disabled; enables AWP
time.delay_calc_waveform_analysis_mode full_design
puts "RM-info: Setting time.enable_ccs_rcv_cap to true"
RM-info: Setting time.enable_ccs_rcv_cap to true
set_app_options -name time.enable_ccs_rcv_cap -value true ;# tool default false; enables CCS receiver model; required
time.enable_ccs_rcv_cap true
if {$REPORT_QOR} {source report_qor.tcl}
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/report_qor.tcl

RM-info: Reporting clock tree information and QoR ...

 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
Warning: Libraries do not have CCS noise model for accurate waveform analysis in advanced waveform propagation mode. (TIM-207)
Information: Corner mode_norm.fast.RCmin: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.worst_low.RCmax_bc: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.fast.RCmin_bc: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.slow.RCmax: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.slow.RCmax_bc: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.worst_low.RCmax: no PVT mismatches. (PVT-032)
Information: Freeing timing information from routing. (ZRT-574)
Information: The stitching and editing of coupling caps is turned ON for design 'MulDiv:MulDiv/route_auto.design'. (TIM-125)
Begin building search trees for block MulDiv:MulDiv/route_auto.design
Done building search trees for block MulDiv:MulDiv/route_auto.design (time 0s)
Information: Design MulDiv has 5964 nets, 0 global routed, 5950 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'MulDiv'. (NEX-022)
---extraction options---
Corner: mode_norm.slow.RCmax
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.slow.RCmax_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.worst_low.RCmax
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.worst_low.RCmax_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.fast.RCmin
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.fast.RCmin_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Global options:
 late_ccap_threshold       : 31fF
 late_ccap_ratio           : 0.03
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 8
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : true
Extracting design: MulDiv 
Information: coupling capacitance is created explicitly. (NEX-029)
Information: 5962 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5962, routed nets = 5962, across physical hierarchy nets = 0, parasitics cached nets = 5962, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Update timing is using PrimeTime delay calculation. (TIM-201)
************************************************************
Timer Settings:
Delay Calculation Style:                   primetime
Signal Integrity Analysis:                 enabled
Timing Window Analysis:                    enabled
Advanced Waveform Propagation:             full_design
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   enabled
************************************************************
Warning: The scenario mode_norm.fast.RCmin has max transition DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
Warning: The scenario mode_norm.fast.RCmin has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
****************************************
Report : clock qor
        -type summary
        -nosplit
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:49:10 2019
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

===========================================================
==== Summary Reporting for Corner mode_norm.fast.RCmin ====
===========================================================

========================================== Summary Table for Corner mode_norm.fast.RCmin ===========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin, Scenario: mode_norm.fast.RCmin
clock                                   M,D       214     24      110     30.82     35.00      0.00      0.00         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        214     24      110     30.82     35.00      0.00      0.00         0         0


Warning: The scenario mode_norm.fast.RCmin_bc has max transition DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
Warning: The scenario mode_norm.fast.RCmin_bc has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
==============================================================
==== Summary Reporting for Corner mode_norm.fast.RCmin_bc ====
==============================================================

========================================= Summary Table for Corner mode_norm.fast.RCmin_bc =========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin_bc, Scenario: mode_norm.fast.RCmin_bc
clock                                   M,D       214     24      110     30.82     35.00     74.96     26.23         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        214     24      110     30.82     35.00     74.96     26.23         0         0


===========================================================
==== Summary Reporting for Corner mode_norm.slow.RCmax ====
===========================================================

========================================== Summary Table for Corner mode_norm.slow.RCmax ===========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.slow.RCmax, Scenario: mode_norm.slow.RCmax
clock                                   M,D       214     24      110     30.82     35.00     78.05     28.27        14         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        214     24      110     30.82     35.00     78.05     28.27        14         0


================================================================
==== Summary Reporting for Corner mode_norm.worst_low.RCmax ====
================================================================

======================================== Summary Table for Corner mode_norm.worst_low.RCmax ========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.worst_low.RCmax, Scenario: mode_norm.worst_low.RCmax
clock                                   M,D       214     24      110     30.82     35.00     98.57     34.75        13         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        214     24      110     30.82     35.00     98.57     34.75        13         0


1
Dispatching command : 'report_clock_qor -type latency -show_paths -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.latency
Dispatching command : 'report_clock_qor -type area -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.cell_area
Dispatching command : 'report_clock_qor -type structure -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.structure
Dispatching command : 'report_clock_qor -type drc_violators -all -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.drc_violators
Dispatching command : 'report_clock_timing -type summary -nosplit -scenarios [get_scenarios]' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_timing
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_clock_qor -type latency -show_paths -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.latency'

Completed 'report_clock_qor -type area -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.cell_area'

Completed 'report_clock_qor -type structure -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.structure'

Completed 'report_clock_qor -type drc_violators -all -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.drc_violators'

Completed 'report_clock_timing -type summary -nosplit -scenarios [get_scenarios]' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_timing'

RM-info: Running report_clock_qor -type power ...

RM-info: Reporting timing constraints ...

Dispatching command : 'report_mode -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_mode
Dispatching command : 'report_pvt -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_pvt
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_mode -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_mode'

Completed 'report_pvt -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_pvt'

RM-info: Reporting timing and QoR ...

****************************************
Report : qor
        -summary
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:49:28 2019
****************************************
Information: Timer using 'PrimeTime Delay Calculation, SI, Timing Window Analysis, AWP, CRPR'. (TIM-050)

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
mode_norm.slow.RCmax (Setup)          52.27           0.00              0
mode_norm.worst_low.RCmax (Setup)         -11.05         -44.10              7
Design             (Setup)           -11.05         -44.10              7

mode_norm.fast.RCmin_bc (Hold)          -4.73         -31.53             22
Design             (Hold)             -4.73         -31.53             22
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                           2049.10
Cell Area (netlist and physical only):         2049.10
Nets with DRC Violations:       16
1
Information: Timer using 'PrimeTime Delay Calculation, SI, Timing Window Analysis, AWP, CRPR'. (TIM-050)
****************************************
Report : global timing
        -format { narrow }
        -report_by design
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:49:28 2019
****************************************

Setup violations
--------------------------------------------------------------
          Total   reg->reg    in->reg   reg->out    in->out
--------------------------------------------------------------
WNS      -11.05     -11.05       0.00       0.00       0.00
TNS      -44.10     -44.10       0.00       0.00       0.00
NUM           7          7          0          0          0
--------------------------------------------------------------

Hold violations
--------------------------------------------------------------
          Total   reg->reg    in->reg   reg->out    in->out
--------------------------------------------------------------
WNS       -4.73      -4.73       0.00       0.00       0.00
TNS      -31.53     -31.53       0.00       0.00       0.00
NUM          22         22          0          0          0
--------------------------------------------------------------

1
RM-info: Analyzing design violations ...

****************************************
Report : check_mv_design
        -erc_mode
        -voltage_threshold 0
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:49:28 2019
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)
1
****************************************
Report : check_mv_design
        -power_connectivity
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:49:28 2019
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- PG net rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Power connectivity rule ----------
Warning: PG pin 'remainder_reg_0_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_0_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_32_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_32_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_16_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_16_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_8_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_8_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_10_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_10_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_2_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_2_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_18_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_18_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_34_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_34_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_26_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_26_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_58_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_58_/VNW' is unconnected. (MV-005)
Information: Message 'MV-005' limit (20) exceeded. Remainder will be suppressed. The limit can be changed with '-max_message_count' option. (MV-079)
Information: Total 11022 MV-005 violations. (MV-080)

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 11022 warning(s) from check_mv_design. (MV-082)
1
****************************************
Report : check_mv_design
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:49:28 2019
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)
1
Loading cell instances...
Number of Standard Cells: 5511
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 550
Number of VDD Vias: 6245
Number of VDD Terminals: 64
Number of VSS Wires: 71
Number of VSS Vias: 5355
Number of VSS Terminals: 60
**************Verify net VDD connectivity*****************
  Number of floating wires: 170
  Number of floating vias: 110
  Number of floating std cells: 1532
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
**************Verify net VSS connectivity*****************
  Number of floating wires: 12
  Number of floating vias: 0
  Number of floating std cells: 1785
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
{PATH_3_2 PATH_3_9 PATH_3_10 PATH_3_12 PATH_3_15 PATH_3_22 PATH_3_23 PATH_3_25 PATH_3_28 PATH_3_35 PATH_3_36 PATH_3_38 PATH_3_41 PATH_3_48 PATH_3_49 PATH_3_51 PATH_3_54 PATH_3_62 PATH_3_64 PATH_3_67 PATH_3_75 PATH_3_77 PATH_3_80 PATH_5_14746 PATH_5_14747 PATH_5_14752 PATH_5_14756 PATH_5_14759 PATH_5_14760 PATH_5_14762 PATH_5_14768 PATH_5_14772 PATH_5_14773 PATH_5_14776 PATH_5_14777 PATH_5_14778 PATH_5_14779 PATH_5_14783 PATH_5_14784 PATH_5_14786 PATH_5_14787 PATH_5_14788 PATH_5_14789 PATH_5_14514 PATH_5_14517 PATH_5_14518 PATH_5_14519 PATH_5_14520 PATH_5_14521 PATH_5_14526 PATH_5_14529 PATH_5_14530 PATH_5_14537 PATH_5_14541 PATH_5_14545 PATH_5_14546 PATH_5_14547 PATH_5_14548 PATH_5_14550 PATH_5_14557 PATH_5_14558 PATH_5_14561 PATH_5_14562 PATH_5_14566 PATH_5_14567 PATH_5_14568 PATH_5_14569 PATH_5_14570 PATH_7_11006 PATH_7_11007 PATH_7_11012 PATH_7_11017 PATH_7_11024 PATH_3_1827 PATH_3_1829 PATH_3_1835 PATH_3_1840 PATH_3_1843 PATH_3_1845 PATH_3_1846 PATH_3_1847 PATH_5_14574 PATH_5_14575 PATH_5_14579 PATH_5_14580 PATH_5_14581 PATH_5_14584 PATH_5_14585 PATH_5_14595 PATH_5_14600 PATH_5_14601 PATH_5_14602 PATH_5_14605 PATH_5_14606 PATH_5_14607 PATH_5_14609 PATH_5_14610 PATH_5_14613 PATH_5_14617 PATH_5_14618 ...}
RM-info: Running report_power ...

RM-info: Reporting design information ...

****************************************
Report : report_utilization
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:49:29 2019
****************************************
Utilization Ratio:			0.5252
Utilization options:
 - Area calculation based on:		site_row of block MulDiv/route_auto
 - Categories of objects excluded:	hard_macros macro_keepouts soft_macros io_cells hard_blockages 
Total Area:				3901.6858
Total Capacity Area:			3901.6858
Total Area of cells:			2049.0977
Area of excluded objects:
 - hard_macros         :		0.0000
 - macro_keepouts      :		0.0000
 - soft_macros         :		0.0000
 - io_cells            :		0.0000
 - hard_blockages      :		0.0000

Utilization of site-rows with:
 - Site 'unit':				0.5252

0.5252
RM-info: Checking design issues ...

RM-info: Reporting units ...

RM-info: Reporting non-default app option settings ...

RM-info: time.si_enable_analysis is set to false ...

Information: The net parasitics of block MulDiv are cleared. (TIM-123)
RM-info: Reporting timing and QoR in non-SI mode ...

****************************************
Report : qor
        -summary
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:49:32 2019
****************************************
Information: Timer using 'PrimeTime Delay Calculation, AWP, CRPR'. (TIM-050)

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
mode_norm.slow.RCmax (Setup)          54.88           0.00              0
mode_norm.worst_low.RCmax (Setup)          -9.31         -31.52              4
Design             (Setup)            -9.31         -31.52              4

mode_norm.fast.RCmin_bc (Hold)          -2.08          -7.89              8
Design             (Hold)             -2.08          -7.89              8
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                           2049.10
Cell Area (netlist and physical only):         2049.10
Nets with DRC Violations:       16
1
Information: The net parasitics of block MulDiv are cleared. (TIM-123)
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/report_qor.tcl

print_message_info -ids * -summary

Id             Severity         Limit    Occurrences   Suppressed
--------------------------------------------------------------------
FILE-007    Information             0              2            0
LNK-040     Information             0              1            0
MV-005          Warning             0             20            0
MV-079      Information             0              1            0
MV-080      Information             0              1            0
MV-082      Information             0              3            0
NEX-011     Information             0              2            0
NEX-012     Information             0              1            0
NEX-017     Information             0              4            0
NEX-022     Information             0              6            0
NEX-024     Information             0              6            0
NEX-028     Information             0              3            0
NEX-029     Information             0              2            0
NEX-030     Information             0              1            0
POW-005     Information            10              1            0
POW-009         Warning            10              4            0
POW-024     Information            10              2            0
POW-052     Information            10              2            0
PVT-032     Information             0             12            0
TIM-050     Information             0              8            0
TIM-111     Information             0              6            0
TIM-112     Information             0              6            0
TIM-114     Information             0              2            0
TIM-123     Information             0              6            0
TIM-124     Information             0              1            0
TIM-125     Information             0              6            0
TIM-201     Information             0              2            0
TIM-204         Warning             0              1            0
TIM-207         Warning             0              1            0
TIM-214     Information             0              1            0
UIC-058         Warning             0             13            0
ZRT-309         Warning             0              1            0
ZRT-444     Information             0              5            0
ZRT-559     Information             0              1            0
ZRT-574     Information             0              3            0
ZRT-613     Information             0              4            0
ZRT-647         Warning             0              1            0

Diagnostics summary: 41 warnings, 101 informationals
echo [date] > route_auto 
exit
Maximum memory usage for this session: 1031.32 MB
CPU usage for this session:     94 seconds (  0.03 hours)
Elapsed time for this session:     55 seconds (  0.02 hours)
Thank you for using IC Compiler II.
icc2_shell  -f ./rm_icc2_pnr_scripts/route_opt.tcl | tee -i logs_icc2/route_opt.log



                              IC Compiler II (TM)

             Version P-2019.03-SP1 for linux64 - Apr 25, 2019 -SLE

                    Copyright (c) 1988 - 2019 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

##########################################################################################
# Tool: IC Compiler II
# Script: route_opt.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
source -echo ./rm_setup/icc2_pnr_setup.tcl 
puts "RM-info : Running script [info script]\n"
RM-info : Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_setup/icc2_pnr_setup.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: icc2_pnr_setup.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
source -echo ./rm_setup/icc2_common_setup.tcl 
puts "RM-info : Running script [info script]\n"
RM-info : Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_setup/icc2_common_setup.tcl

set TECH_HOME "/afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech"
set DCRM_RESULTS_DIR "../dcrm/results"
##########################################################################################
# Tool: IC Compiler II
# Script: icc2_common_setup.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
##########################################################################################
## Required variables
## These variables must be correctly filled in for the flow to run properly
##########################################################################################
set DESIGN_NAME 		"MulDiv" ;# Required; name of the design to be worked on; also used as the block name when scripts save or copy a block
set LIBRARY_SUFFIX		"" ;# Suffix for the design library name ; default is unspecified   
set DESIGN_LIBRARY 		"${DESIGN_NAME}${LIBRARY_SUFFIX}" ;# Name of the design library; default is ${DESIGN_NAME}${LIBRARY_SUFFIX}
set REFERENCE_LIBRARY 		"${TECH_HOME}/ece720/Nangate_15nm_OCL_ICC2_LibPrep_v2014_06/icc2_cell_lib/NanGate_15nm_OCL.ndm"	;# Required; a list of reference libraries for the design library.
;#	for library configuration flow (LIBRARY_CONFIGURATION_FLOW set to true below): 
;#		- specify the list of physical source files to be used for library configuration during create_lib
;# 	for hierarchical designs using bottom-up flows: include subblock design libraries in the list;
;# 	for hierarchical designs using ETMs: include the ETM library in the list.
;# 		- If unpack_rm_dirs.pl is used to create dir structures for hierarchical designs, 
;#		  in order to transition between hierarchical DP and hierarchical PNR flows properly, 
;#		  absolute paths are a requirement.
set COMPRESS_LIBS               "false" ;# Save libs as compressed NDM; only used in DP.
set VERILOG_NETLIST_FILES	"${DCRM_RESULTS_DIR}/${DESIGN_NAME}.mapped.v"	;# Verilog netlist files;
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
set UPF_FILE 			""	;# A UPF file
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
;#          for hierarchical designs using ETMs, load the block upf file
;#          for each sub-block linked to ETM, include the following line in the UPF_FILE 
;#              load_upf block.upf -scope block_instance_name
set UPF_SUPPLEMENTAL_FILE	""      ;# The supplemental UPF file. Only needed if you are running golden UPF flow, in which case, you need both UPF_FILE and this.
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
;#	    If UPF_SUPPLEMENTAL_FILE is specified, scripts assume golden UPF flow. load_upf and save_upf commands will be different.	
set TCL_PARASITIC_SETUP_FILE	""	;# Specify a Tcl script to read in your TLU+ files by using the read_parasitic_tech command;
;# refer to the example in templates/init_design.read_parasitic_tech_example.tcl 
set TCL_MCMM_SETUP_FILE		"${DCRM_RESULTS_DIR}/ICC2_files/${DESIGN_NAME}.MCMM/top.tcl"	;# Specify a Tcl script to create your corners, modes, scenarios and load respective constraints;
;# two examples are provided in templates/: 
;# init_design.mcmm_example.explicit.tcl: provide mode, corner, and scenario constraints; create modes, corners, 
;# and scenarios; source mode, corner, and scenario constraints, respectively 
;# init_design.mcmm_example.auto_expanded.tcl: provide constraints for the scenarios; create modes, corners, 
;# and scenarios; source scenario constraints which are then expanded to associated modes and corners
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
set TECH_FILE 			"${TECH_HOME}/ece720/Nangate_15nm_OCL_Milkyway_v2014_06/FreePDK15.tf" 	;# A technology file; TECH_FILE and TECH_LIB are mutually exclusive ways to specify technology information; 
;# TECH_FILE is recommended, although TECH_LIB is also supported in ICC2 RM. 
set TECH_LIB			""	;# Specify the reference library to be used as a dedicated technology library;
;# as a best practice, please list it as the first library in the REFERENCE_LIBRARY list 
set TECH_LIB_INCLUDES_TECH_SETUP_INFO true 
;# Indicate whether TECH_LIB contains technology setup information such as routing layer direction, offset, 
;# site default, and site symmetry, etc. TECH_LIB may contain this information if loaded during library prep.
;# true|false; this variable is associated with TECH_LIB. 
set TCL_TECH_SETUP_FILE		"init_design.tech_setup.tcl"
;# Specify a TCL script for setting routing layer direction, offset, site default, and site symmetry list, etc.
;# init_design.tech_setup.tcl is the default. Use it as a template or provide your own script.
;# This script will only get sourced if the following conditions are met: 
;# (1) TECH_FILE is specified (2) TECH_LIB is specified && TECH_LIB_INCLUDES_TECH_SETUP_INFO is false 
set ROUTING_LAYER_DIRECTION_OFFSET_LIST "   {M1 vertical 0.0}   {MINT1 horizontal 0.0}   {MINT2 vertical 0.0}   {MINT3 horizontal 0.0}   {MINT4 vertical 0.0}   {MINT5 horizontal 0.0}   {MSMG1 vertical 0.0}   {MSMG2 horizontal 0.0}   {MSMG3 vertical 0.0}   {MSMG4 horizontal 0.0}   {MSMG5 vertical 0.0}   {MG1 horizontal 0.0}   {MG2 vertical 0.0} "
;# Specify the routing layers as well as their direction and offset in a list of space delimited pairs;
;# This variable should be defined for all metal routing layers in technology file;
;# Syntax is "{metal_layer_1 direction offset} {metal_layer_2 direction offset} ...";
;# It is required to at least specify metal layers and directions. Offsets are optional. 
;# Example1 is with offsets specified: "{M1 vertical 0.2} {M2 horizontal 0.0} {M3 vertical 0.2}"
;# Example2 is without offsets specified: "{M1 vertical} {M2 horizontal} {M3 vertical}"
##########################################################################################
## Optional variables
## Specify these variables if the corresponding functions are desired 
##########################################################################################
set DESIGN_LIBRARY_SCALE_FACTOR	"1000"	;# Specify the length precision for the library. Length precision for the design
;# library and its ref libraries must be identical. Tool default is 10000, which
;# implies one unit is one Angstrom or 0.1nm.
set UPF_UPDATE_SUPPLY_SET_FILE	""	;# A UPF file to resolve UPF supply sets
set DEF_FLOORPLAN_FILES		""	;# DEF files which contain the floorplan information;
;# 	for DP: not required
;# 	for PNR: required if INIT_DESIGN_INPUT = ASCII in icc2_pnr_setup.tcl and neither TCL_FLOORPLAN_FILE or 
;#		 initialize_floorplan is used; DEF_FLOORPLAN_FILES and TCL_FLOORPLAN_FILE are mutually exclusive;
;# 	         not required if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM
set DEF_SCAN_FILE		"${DCRM_RESULTS_DIR}/${DESIGN_NAME}.mapped.scandef"	;# A scan DEF file for scan chain information;
;# 	for PNR: not required if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM, as SCANDEF is expected to be loaded already
set DEF_SITE_NAME_PAIRS		{}	;# A list of site name pairs for read_def -convert; 
;# specify site name pairs with from_site first followed by to_site;
;# Example: set DEF_SITE_NAME_PAIRS {{from_site_1 to_site_1} {from_site_2 to_site_2}} 	
set SITE_DEFAULT		""	;# Specify the default site name if there are multiple site defs in the technology file;
;# this is to be used by initialize_floorplan command; example: set SITE_DEFAULT "unit";
;# this is applied in the init_design.tech_setup.tcl script 
set SITE_SYMMETRY_LIST	""		;# Specify a list of site def and its symmetry value;
;# this is to be used by read_def or initialize_floorplan command to control the site symmetry;
;# example: set SITE_SYMMETRY_LIST "{unit Y} {unit1 Y}"; this is applied in the init_design.tech_setup.tcl script 
set MIN_ROUTING_LAYER		"M1"	;# Min routing layer name; normally should be specified; otherwise tool can use all metal layers
set MAX_ROUTING_LAYER		"MSMG5"
set LIBRARY_CONFIGURATION_FLOW	false	;# Set it to true enables library configuration flow which calls the library manager under the hood to generate .nlibs, 
;# save them to disk, and automatically link them to the design.
;# Requires LINK_LIBRARY to be specified with .db files and REFERENCE_LIBRARY to be specified with physical
;# source files for the library configuration flow. Also search_path (in icc2_pnr_setup.tcl) should include paths 
;# to these .db and physical source files.
set LINK_LIBRARY		""	;# Specify .db files;
;# 	for running VC-LP (vc_lp.tcl) and Formality (fm.tcl): required
;# 	for ICC-II without LIBRARY_CONFIGURATION_FLOW enabled: not required
;#	for ICC-II with LIBRARY_CONFIGURATION_FLOW enabled: required; 
;#      	- the .db files specified will be used for the library configuration under the hood during create_lib 
##########################################################################################
## Variables related to flow controls of flat PNR, hierarchical PNR and transition with DP
##########################################################################################
set DESIGN_STYLE		"flat"	;# Specify the design style; flat|hier; default is flat; 
;# specify flat for a totally flat flow (flat PNR for short) and 
;# specify hier for a hierarchical flow (hier PNR for short);
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: this should set to flat (default)
;#	for DP: not used 
set PHYSICAL_HIERARCHY_LEVEL	"" 	;# Specify the current level of hierarchy for the hierarchical PNR flow; top|intermediate|bottom;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
set RELEASE_DIR_DP		"" 	;# Specify the release directory of DP RM; 
;# this is where init_design.tcl of PNR flow gets DP RM released libraries;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: required if INIT_DESIGN_INPUT = DP_RM_NDM, as init_design.tcl needs to know where DP RM libraries are
;#	for DP: not used 
set RELEASE_LABEL_NAME_DP 	"for_pnr"	
;# Specify the label name of the block in the DP RM released library;
;# this is the label name which init_design.tcl of PNR flow will open. 
set RELEASE_DIR_PNR		"" 	;# Specify the release directory of PNR RM; 
;# this is where the init_design.tcl of hierarchical PNR flow gets the sub-block libraries;	
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
##########################################################################################
## Variables related to REDHAWK ANALYSIS FUSION
##########################################################################################
set REDHAWK_SEARCH_PATH		"" 	;# Required. Search path to the NDM, reference libraries, and etc.
puts "RM-info : Completed script [info script]\n"
RM-info : Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_setup/icc2_common_setup.tcl

########################################################################################## 
## Variables for init_design inputs (used by init_design.tcl)
##########################################################################################
set INIT_DESIGN_INPUT 		"ASCII"	;# Specify one of the 3 options: ASCII | DC_ASCII | DP_RM_NDM; default is ASCII.
;# 1.ASCII: assumes all design input files are ASCII and will read them in individually.
;# 2.DC_ASCII: for design transfer from DC using the write_icc2_files command;
;#   sources ${DCRM_RESULTS_DIR}/${DCRM_FINAL_DESIGN_ICC2}/${DESIGN_NAME}.icc2_script.tcl;
;#   you can change the default of DC_RESULTS_DIR and DCRM_FINAL_DESIGN_ICC2 below;
;#   commonly used in combination with SPG flow (set PLACE_OPT_SPG_FLOW true below)  
;# 3.DP_RM_NDM: if ICC2-DP-RM is completed, you can take its NDM outputs and skip the design creation steps;
;#   for PNR flat (DESIGN_STYLE set to flat), script copies the design library from ICC2-DP-RM release 
;#   area (specified by RELEASE_DIR_DP) and opens design;    
;#   for PNR hier flow (DESIGN_STYLE set to hier), script will either copy design library 
;#   from ICC2-DP-RM release area or in addition to that, copy design library of the child blocks from PNR
;#   release area (specified by RELEASE_DIR_PNR), and then open design.
#set DCRM_RESULTS_DIR  		"./results" ;# used by DC_ASCII to specify DC-RM output directory. Default is results.   
;# (Rhett Davis) Moved this variable to icc2_common_setup.tcl for use with DP flow
set DCRM_FINAL_DESIGN_ICC2 	"ICC2_files" ;# output directory name generated by DC-RM's write_icc2_files command;
;# only valid if you specify DC_ASCII for INIT_DESIGN_INPUT;
;# The directory contains verilog, floorplan, scenario settings, and constraints from DC
;# in a format that IC Compiler II can source.    
set POCV_CORNER_FILE_MAPPING_LIST 	"" ;# a list of corner and its associated POCV file in pairs, as POCV is corner dependant;
;# same corner can have multiple corresponding files;
;# example: set POCV_CORNER_FILE_MAPPING_LIST "{corner1 file1a} {corner1 file1b} {corner2 file2}";
;# in the example, file1a and file1b will be loaded for corner1, file2 will be loaded for corner2.
;# Note: POCV_CORNER_FILE_MAPPING_LIST will take precedence if AOCV_CORNER_TABLE_MAPPING_LIST is also specified
set AOCV_CORNER_TABLE_MAPPING_LIST 	"" ;# a list of corner and its associated AOCV table in pairs, as AOCV is corner dependant;
;# same corner can have multiple corresponding tables;
;# example: set AOCV_CORNER_TABLE_MAPPING_LIST "{corner1 table1a} {corner1 table1b} {corner2 table2}";
;# in the example, table1a and table1b will be loaded for corner1, table2 will be loaded for corner2.
set TCL_PAD_CONSTRAINTS_FILE		"" ;# a Tcl script for your pad constraint commands used by place_io of 
;# templates/init_design.flat_design_planning_example.tcl sourced by init_design.tcl
set TCL_MV_SETUP_FILE			"" ;# a Tcl script placeholder for your MV setup commands,such as create_voltage_area, 
;# placement bound, power switch creation and level shifter insertion, etc;
;# refer to templates/init_design.power_switch_example.tcl for sample commands   
set TCL_PG_CREATION_FILE		"" ;# a Tcl script placeholder for your power ground network creation commands,
;# such as create_pg*, set_pg_strategy, compile_pg, etc;
set TCL_FLOORPLAN_FILE			"rm_setup/floorplan.tcl" ;# Tcl floorplan file written by the write_floorplan command; for example, floorplan/floorplan.tcl;
;# TCL_FLOORPLAN_FILE and DEF_FLOORPLAN_FILES are mutually exclusive; please specify only one of them;
;# Not effective if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM.
;# The write_floorplan command writes a floorplan.tcl Tcl script and a floorplan.def DEF file;
;# reading floorplan.tcl alone can restore the entire floorplan - refer to write_floorplan man for more details  
set TCL_ADDITIONAL_FLOORPLAN_FILE 	"" ;# a supplementary Tcl constraint file; sourced after DEF_FLOORPLAN_FILE or TCL_FLOORPLAN_FILE is read, 
;# or initialize_floorplan is done; can be used to cover additional floorplan constructs, 
;# such as bounds, pin guides, or route guides, etc; not valid if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM.
set TCL_USER_INIT_DESIGN_POST_SCRIPT ""	;# An optional Tcl file to be sourced at the very end of init_design.tcl before save_block.
########################################################################################## 
## Variables for constraints or settings that impact multiple steps (used across flow)
##########################################################################################
set TCL_PLACEMENT_SPACING_LABEL_RULE_FILE "" ;# A file to specify your placement spacing labels and rules.
;# Example : set_placement_spacing_label -name X -side both -lib_cells [get_lib_cells -of [get_cells]]
;# Example : set_placement_spacing_rule -labels {X SNPS_BOUNDARY} {0 1}
set SAIF_FILE				"" ;# Specify a SAIF file for accurate power computation for features such as
;# total power (opt.power.mode set to total) and enhanced low power placement (place.coarse.enhanced_low_power_effort).
;# sourced at the beginning of place_opt.tcl
set SAIF_FILE_POWER_SCENARIO		"" ;# SAIF_FILE related; specify a power scenario where the SAIF is to be applied
set SAIF_FILE_SOURCE_INSTANCE		"" ;# SAIF_FILE related; name of the instance of the current design as it appears in SAIF file.
set SAIF_FILE_TARGET_INSTANCE		"" ;# SAIF_FILE related; name of the target instance on which activity is to be annotated.
set OPTIMIZATION_FREEZE_PORT_LIST 	"" ;# List of cells (for ex, clock gen modules, or customized logics that should not be touched) to which freeze_clock_ports 
;# and freeze_data_ports attribute will be set to prevent optimization from modifying their port signature; 
;# especially useful if you do formal verification by modules. 
;# Sets opt.dft.hier_preservation to true and runs set_freeze_port -all on the specified cells.
set TCL_USER_CONNECT_PG_NET_SCRIPT ""	;# An optional Tcl file for customized connect_pg_net command and options, such as for bias pins of cells added by opto;
;# sourced by all the main scripts prior to the save_block command
# ---------------------------------
# Lib cell purpose restrictions
# ---------------------------------
set TCL_LIB_CELL_PURPOSE_FILE 		"set_lib_cell_purpose.tcl" ;# A Tcl file which applies lib cell purpose related restrictions;
;# You can specify it with your own customized script	
;# RM default is set_lib_cell_purpose.tcl which includes the following restrictions, each controlled by
;# an individual variable : dont use cells (TCL_LIB_CELL_DONT_USE_FILE), tie cells (TIE_LIB_CELL_PATTERN_LIST), 
;# hold fixing (HOLD_FIX_LIB_CELL_PATTERN_LIST), CTS (CTS_LIB_CELL_PATTERN_LIST) and CTS-exclusive cells (CTS_ONLY_LIB_CELL_PATTERN_LIST). 
## The following 5 *_LIB_CELL_* variables are only applicable if set_lib_cell_purpose.tcl is used for lib cell purpose restrictions.
#  If you do not plan to use set_lib_cell_purpose.tcl, specify TCL_LIB_CELL_PURPOSE_FILE with your own file and you don't have to specify the following variables.
set TCL_LIB_CELL_DONT_USE_FILE 		"" ;# A Tcl file for customized don't use ("set_lib_cell_purpose -exclude <purpose>" commands).
;# The file is to be sourced in set_lib_cell_purpose.tcl, which is the default script for handling lib cell 
;# purpose restrictions specified by the variable TCL_LIB_CELL_PURPOSE_FILE above.
;# It only takes effect if TCL_LIB_CELL_PURPOSE_FILE is set to the default value set_lib_cell_purpose.tcl
set TIE_LIB_CELL_PATTERN_LIST 		"" ;# A list of TIE lib cell patterns to be included for optimization;
;# Example : set TIE_LIB_CELL_PATTERN_LIST "*/TIE* */ttt*"
set HOLD_FIX_LIB_CELL_PATTERN_LIST 	"" ;# A list of hold time fixing lib cell patterns to be included only for hold
set CTS_LIB_CELL_PATTERN_LIST 		"" ;# List of CTS lib cell patterns to be used by CTS; 
;# please include repeaters, always-on repeaters (for MV-CTS), 
;# and gates (for sizing pre-existing gates)/always-on buffers;
;# Please also include flops as CCD can size flops to improve timing.
;# example : set CTS_LIB_CELL_PATTERN_LIST "*/NBUF* */AOBUF* */AOINV* */SDFF*"
set CTS_ONLY_LIB_CELL_PATTERN_LIST 	"" ;# List of CTS lib cell patterns to be used by CTS "exclusively", such as clock specific
;# buffers and inverters. Please be aware that these cells will be applied with only cts 
;# purpose and nothing else. If you want to use these lib cells for other purposes, 
;# such as optimization and hold, specify them in CTS_LIB_CELL_PATTERN_LIST instead
# ---------------------------------
# Clock NDR
# ---------------------------------
set TCL_CTS_NDR_RULE_FILE 		"cts_ndr.tcl" ;# Specify a script for clock NDR creation and association, to be sourced at place_opt
;# By default the variable is set to cts_ndr.tcl, which is an RM provided example.
;# Important: to use the example script, you must also specify CTS_NDR_RULE_NAME, CTS_INTERNAL_NDR_RULE_NAME,
;# or CTS_LEAF_NDR_RULE_NAME (see below for details), otherwise the script won't do anything.
## Note: the CTS_*NDR* variables below are only applicable if TCL_CTS_NDR_RULE_FILE is set to the RM provided example script. 
## If you specify your own script for TCL_CTS_NDR_RULE_FILE, variables below will not be used.
## For root clock nets
set CTS_NDR_RULE_NAME			"" ;# Specify a clock NDR rule for root nets;
;# required for the example script to work on the root and internal nets.
;# Below are the 3 predefined rules supported:  
;# rm_2w2s : double width double spacing 
;# rm_2w2s_shield_default : double width double spacing + shielding with default width and spacing
;# rm_2w2s_shield_list : double width double spacing + shielding with customized per layer width and spacing
set CTS_NDR_SHIELDING_LAYER_WIDTH_LIST 	"" ;# A list of layer_name shield_width ,for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_NDR_RULE_NAME.
set CTS_NDR_SHIELDING_LAYER_SPACING_LIST "" ;# A list of layer_name shield_spacing, for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_NDR_RULE_NAME.
set CTS_NDR_MIN_ROUTING_LAYER		"" ;# Min routing layer for set_clock_routing_rules to which CTS_NDR_RULE_NAME is applied. 
set CTS_NDR_MAX_ROUTING_LAYER		"" ;# Max routing layer for set_clock_routing_rules to which CTS_NDR_RULE_NAME is applied.
## For internal clock nets (by default same values as with the root clock nets)
set CTS_INTERNAL_NDR_RULE_NAME		"$CTS_NDR_RULE_NAME" ;# Specify a clock NDR rule for internal nets; default is same as CTS_NDR_RULE_NAME;
;# required for the example script to work on the internal nets.
;# Below are the 3 predefined rules supported:  
;# rm_2w2s : double width double spacing 
;# rm_2w2s_shield_default : double width double spacing + shielding with default width and spacing
;# rm_2w2s_shield_list : double width double spacing + shielding with customized per layer width and spacing
set CTS_INTERNAL_NDR_SHIELDING_LAYER_WIDTH_LIST "$CTS_NDR_SHIELDING_LAYER_WIDTH_LIST" ;# A list of layer_name shield_width ,for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_INTERNAL_NDR_RULE_NAME.
set CTS_INTERNAL_NDR_SHIELDING_LAYER_SPACING_LIST "$CTS_NDR_SHIELDING_LAYER_SPACING_LIST" ;# A list of layer_name shield_spacing, for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_INTERNAL_NDR_RULE_NAME.
set CTS_INTERNAL_NDR_MIN_ROUTING_LAYER "$CTS_NDR_MIN_ROUTING_LAYER" ;# Min routing layer for set_clock_routing_rules to which CTS_INTERNAL_NDR_RULE_NAME is applied. 
set CTS_INTERNAL_NDR_MAX_ROUTING_LAYER "$CTS_NDR_MAX_ROUTING_LAYER" ;# Max routing layer for set_clock_routing_rules to which CTS_INTERNAL_NDR_RULE_NAME is applied.
## For leaf clock nets
set CTS_LEAF_NDR_RULE_NAME 		"" ;# Specify rm_leaf as the predefined rule for the example script to prepare a default rule for leaf nets
set CTS_LEAF_NDR_MIN_ROUTING_LAYER 	$CTS_NDR_MIN_ROUTING_LAYER ;# Min routing layer for set_clock_routing_rules to which rm_leaf is applied.
set CTS_LEAF_NDR_MAX_ROUTING_LAYER 	$CTS_NDR_MAX_ROUTING_LAYER ;# Max routing layer for set_clock_routing_rules to which rm_leaf is applied.
# ---------------------------------
# Preroute optimizations
# ---------------------------------
set PREROUTE_PLACEMENT_MAX_DENSITY	"" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;	
;# If specified, sets place.coarse.max_density to limit local density to be less than the value.
;# if unspecified, place.coarse.max_density remains at tool default 0; 
;# now if $PREROUTE_PLACEMENT_AUTO_DENSITY is also true, tool will auto determine a appropriate value; 
;# while if $PREROUTE_PLACEMENT_AUTO_DENSITY is false, tool will try to spread cells evenly
set PREROUTE_PLACEMENT_MAX_UTIL		"" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;
;# sets place.coarse.congestion_driven_max_util to control how densely the tool can pack cells in uncongested 
;# regions, in order to remove congestion in congested regions
;# if unspecified, place.coarse.congestion_driven_max_util remains at tool default 0.93
set PREROUTE_PLACEMENT_AUTO_DENSITY	true ;# true|false; tool default true; optional in RM to set it to false if you want to disable the feature; 
;# sets place.coarse.auto_density_control to control coarse placement automatic density control;
;# if you do not specify either of the above two settings (max density and max util) and keep the tool defaults, 
;# the automatic density control selects the value for max density and max util based on the design stage;
;# message PLACE-027 is issued to report the chosen settings
set PREROUTE_PLACEMENT_ENHANCED_AUTO_DENSITY false ;# false|true, tool default false; optional in RM;
;# sets place.coarse.enhanced_auto_density_control;
;# automaticlly selects max density based on the design stage as well as design utilization;
;# automatically selects max util based on the design stage as well as design tchnology
set PREROUTE_PLACEMENT_TARGET_ROUTING_DENSITY "" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;	
;# sets place.coarse.target_routing_density to control target routing density for congestion-driven placement; 
;# if left unspecified, place.coarse.target_routing_density remains at tool default 0 
set PREROUTE_PLACEMENT_PIN_DENSITY_AWARE false ;# false|true; tool default false; optional in RM;
;# sets app option place.coarse.pin_density_aware to control maximum local pin density;
set PREROUTE_NDR_OPTIMIZATION 		false ;# false|true, tool default false; optional in RM;
;# sets place_opt/clock_opt.flow.optimize_ndrs to true enables NDR optimization
set PREROUTE_CTS_POWER_AWARE_PRUNING	false ;# false|true; tool default false; RM default false;
;# sets cts.common.power_aware_pruning to allow selection of repeater cells to also consider 
;# internal and leakage power in order to reduce dynamic and also leakage power of the clock trees;
;# impacts place_opt trial CTS/optimize icgs and clock_opt build_clock phase 
set PREROUTE_CTS_LOW_POWER_TECHNIQUE	"" ;# gate_relocation|low_power_targets|all; RM default is unspecified;
;# impacts place_opt trial CTS/optimize icgs and clock_opt build_clock phase; 
;# gate_relocation: sets cts.compile.power_opt_mode to gate_relocation to enable activity aware gate 
;#                  relocation (moves cells with low input clock toggling rates closer to their drivers)
;#		    at the end of gate by gate clock tree synthesis;
;# low_power_targets: sets cts.compile.power_opt_mode to low_power_targets for CTS to relax certain
;#                    internal constraints and build clock trees with less area and power;
;# all: sets cts.compile.power_opt_mode to all to enable both the above features
########################################################################################## 
## Variables for the place_opt step (used by place_opt.tcl and settings.place_opt.tcl)
##########################################################################################
set PLACE_OPT_ACTIVE_SCENARIO_LIST	"" ;# A subset of scenarios to be made active during place_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
;# include CTS scenarios if you are enabling CTS related features during place_opt,
;# such as PLACE_OPT_OPTIMIZE_ICGS, PLACE_OPT_TRIAL_CTS, or PLACE_OPT_MSCTS
set PLACE_OPT_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by place_opt; default "" which means no user prefix
set TCL_USER_PLACE_OPT_PRE_SCRIPT 	"" ;# An optional Tcl file for place_opt.tcl to be sourced before place_opt.
set TCL_USER_PLACE_OPT_SCRIPT 		"" ;# An optional Tcl file for place_opt.tcl to replace pre-existing place_opt commands.
set TCL_USER_PLACE_OPT_POST_SCRIPT 	"" ;# An optional Tcl file for place_opt.tcl to be sourced after place_opt.
set PLACE_OPT_SPG_FLOW 			false ;# false|true; RM default false; set it to true to enable SPG input handling flow in place_opt.tcl;
;# which skips the first pass of the two-pass placement;
;# recommended to go with DC-ASCII inputs (set INIT_DESIGN_INPUT DC_ASCII)
set PLACE_OPT_TRIAL_CTS 		false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.trial_clock_tree to enables early clock tree synthesis;
;# useful for low power placement and ICG optimization flow (PLACE_OPT_OPTIMIZE_ICGS). 
;# Propagated clocks will be used through-out place_opt flow.
;# Note: when PLACE_OPT_OPTIMIZE_ICGS is set to true, trial CTS will be automatically enabled, 
;# regardless of the setting of PLACE_OPT_TRIAL_CTS. So you don't have to manually enable it.
set PLACE_OPT_OPTIMIZE_ICGS 		false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.optimize_icgs for place_opt to run automatic ICG optimization that performs trial CTS, 
;# timing-aware ICG splitting and clock-aware placement for critical enable paths.
;# The aggressiveness of splitting can be controlled by the PLACE_OPT_OPTIMIZE_ICGS_CRITICAL_RANGE. 
set PLACE_OPT_OPTIMIZE_ICGS_CRITICAL_RANGE "" ;# specify a value between 0 and 1; default unspecified; 
;# sets place_opt.flow.optimize_icgs_critical_range to the value specified; tool default is 0.75.
;# When set to X, only ICGs enable slack within {EN_WNS, EN_WNS*(1-X)} will be considered for splitting;
;# for example, 0.75 means only ICG with enable pin violations between 1*EN_WNS and 0.25*EN_WNS will be split,
;# while the ICG enable slack below 0.25*EN_WNS will be skipped. Larger value means more splitting. 
set PLACE_OPT_MERGE_ICGS		true ;# false|true; tool default true; optional in RM to set it to false;
;# sets place_opt.flow.merge_clock_gates to control whether the OBD ICG merging is enabled or not;
;# when set to true, ICG merging (merge_clock_gates) runs internally inside place_opt as a first step in initial_place stage;
set PLACE_OPT_ICG_AUTO_BOUND		false ;# false|true; tool default false; optional in RM;
;# sets place.coarse.icg_auto_bound to enable use of automatically created group bounds
set PLACE_OPT_CLOCK_AWARE_PLACEMENT	false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.clock_aware_placement to guide placement with ICG's enable timing criticality; 
;# place_opt will try to improve ICG enable timing by placing the timing critical ICGs and their fanout cells 
;# at better locations for ICG enable paths.
;# Note: when PLACE_OPT_OPTIMIZE_ICGS is set to true, clock-aware placement will be automatically enabled, 
;# regardless of the setting of PLACE_OPT_CLOCK_AWARE_PLACEMENT. So you don't have to manually enable it.
set PLACE_OPT_MSCTS			false ;# false|true; enables MSCTS (regular) at place_opt step; requires TCL_REGULAR_MSCTS_FILE to be specified;
;# It runs in two parts: first part runs at place_opt step to source TCL_REGULAR_MSCTS_FILE;
;# second part runs at clock_opt_cts step, skips TCL_REGULAR_MSCTS_FILE, propagates clocks, and runs mesh simulation;
;# By default, the features runs in ideal clock mode. However if if PLACE_OPT_OPTIMIZE_ICGS or PLACE_OPT_TRIAL_CTS 
;# are also enabled, then propagated clocks will be used during the place_opt step;
;# If set to false (RM default), RM runs MSCTS only at clock_opt_cts step.
set PLACE_OPT_MSCTS_CRITICAL_SCENARIO	"" ;# Specify a scenario with worst RC and most visible sinks for place_opt MSCTS to base on;
;# script will record current scenario, switch to the specified scenario before MSCTS, and then
;# restore the original current scenario after MSCTS. Only valid if PLACE_OPT_MSCTS is set to true
set TCL_USER_SPARE_CELL_PRE_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced before place_opt;
;# refer to templates/place_opt.spare_cell.tcl for an example
set TCL_USER_SPARE_CELL_POST_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced after place_opt;
;# refer to templates/place_opt.spare_cell.tcl for an example
set TCL_NON_CLOCK_NDR_RULES_FILE 	"" ;# Specify a NDR rules file for signal nets (Clock NDR rules are specified by CTS_NDR_* variables above)
set PLACE_OPT_MULTIBIT_BANKING 		false ;# tool default false; optional in RM;
;# sets place_opt.flow.enable_multibit_banking to enable multibit banking during place_opt;
;# takes effect during place_opt initial_opto 
set PLACE_OPT_MULTIBIT_DEBANKING 	false ;# tool default false; optional in RM;
;# sets place_opt.flow.enable_multibit_debanking to enables multibit debanking during place_opt;
;# takes effect during place_opt final_opto
########################################################################################## 
## Variables for the clock_opt step 
## (used by settings.clock_opt_cts.tcl, clock_opt_cts.tcl, and clock_opt_opto.tcl)
##########################################################################################
set CLOCK_OPT_CTS_ACTIVE_SCENARIO_LIST  "" ;# A subset of scenarios to be made active during clock_opt_cts step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set CLOCK_OPT_CTS_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by clock_opt build_clock; default "" which means no user prefix
set TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_CTS_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_CTS_POST_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced after clock_opt.
set CLOCK_OPT_OPTO_ACTIVE_SCENARIO_LIST "" ;# A subset of scenarios to be made active during clock_opt_opto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set CLOCK_OPT_OPTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by clock_opt final_opto; default "" which means no user prefix
set TCL_USER_CLOCK_OPT_OPTO_PRE_SCRIPT 	"" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_OPTO_SCRIPT 	"" ;# An optional Tcl file for clock_opt_opto.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_OPTO_POST_SCRIPT "" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced after clock_opt.
set CLOCK_OPT_MSCTS_CRITICAL_SCENARIO	"" ;# Specify a scenario with worst RC and most visible sinks for MSCTS to base on;
;# script will record current scenario, switch to the specified scenario before MSCTS, and then
;# restore the original current scenario after MSCTS.
set TCL_REGULAR_MSCTS_FILE		"" ;# Specify a Tcl script for regular multisource clock tree synthesis setup and creation,
;# which will be sourced prior to the "place_opt" if PLACE_OPT_MSCTS is true in place_opt.tcl
;# and before "clock_opt -from build_clock -to route_clock" command in clock_opt_cts.tcl
;# RM provided script: mscts.regular.tcl
set TCL_STRUCTURAL_MSCTS_FILE		"" ;# Specify a Tcl script for structural multisource clock tree synthesis setup and creation,
;# which will be sourced prior to the "clock_opt -from build_clock -to route_clock" command
;# in clock_opt_cts.tcl;
;# RM provided script: mscts.structural.tcl
set PREROUTE_CTS_POWER_AWARE_PRUNING	false ;# false|true; tool default false; RM default false;
;# sets cts.common.power_aware_pruning to allow selection of repeater cells to also consider 
;# internal and leakage power in order to reduce dynamic and also leakage power of the clock trees 
set PREROUTE_CTS_LOW_POWER_TECHNIQUE	"" ;# gate_relocation|low_power_targets|all; RM default is unspecified;
;# gate_relocation: sets cts.compile.power_opt_mode to gate_relocation to enable activity aware gate 
;#                  relocation (moves cells with low input clock toggling rates closer to their drivers)
;#		    at the end of gate by gate clock tree synthesis;
;# low_power_targets: sets cts.compile.power_opt_mode to low_power_targets for CTS to relax certain
;#                    internal constraints and build clock trees with less area and power;
;# all: sets cts.compile.power_opt_mode to all to enable both the above features
set CLOCK_OPT_OPTO_CTO 			false ;# Default false; enables post-route clock tree optimization in clock_opt_opto.tcl
set CLOCK_OPT_OPTO_CTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by CTO; default "" which means no user prefix
########################################################################################## 
## Variables for route_auto and route_opt related settings 
## (Used by settings.route_auto.tcl, settings.route_opt.tcl, route_auto.tcl, and route_opt.tcl)
##########################################################################################
set ROUTE_AUTO_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during route_auto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_AUTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created suring route_auto; default "" which means no user prefix
set TCL_USER_ROUTE_AUTO_PRE_SCRIPT 	"" ;# An optional Tcl file for route_auto.tcl to be sourced before route_auto.
set TCL_USER_ROUTE_AUTO_SCRIPT 		"" ;# An optional Tcl file for route_auto.tcl to replace pre-existing routing commands.
set TCL_USER_ROUTE_AUTO_POST_SCRIPT 	"" ;# An optional Tcl file for route_auto.tcl to be sourced after route_auto.
set ROUTE_OPT_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during route_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_OPT_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created during route_opt; default "" which means no user prefix
set TCL_USER_ROUTE_OPT_PRE_SCRIPT 	"" ;# An optional Tcl file for route_opt.tcl to be sourced before route_opt.
set TCL_USER_ROUTE_OPT_SCRIPT 		"" ;# An optional Tcl file for route_opt.tcl to replace pre-existing route_opt commands.
set TCL_USER_ROUTE_OPT_POST_SCRIPT 	"" ;# An optional Tcl file for route_opt.tcl to be sourced after route_opt.
set CLOCK_OPT_GLOBAL_ROUTE_OPT		false ;# false|true; tool default false; optional in RM; 
;# enables Global Route Based Optimization by setting clock_opt.flow.enable_global_route_opt 
;# and route_opt.flow.enable_power to true, sources routing settings, and runs clock_opt -from global_route_opt;
;# this feature is added to route_auto.tcl; if enabled, it replaces route_global command;
set ROUTE_AUTO_USE_SINGLE_COMMAND	false ;# false|true; runs route_auto command instead of atomic commands (route_global+route_track+route_detail with update_timing in between)
set REDUNDANT_VIA_INSERTION		false ;# false|true; tool default false; optional in RM; enables redundant via insertion for post-route;
;# if you choose ESTABLISHED for TECHNOLOGY_NODE on RMgen download page,
;# RM is set up to run concurrent redundant via insertion during route_auto and route_opt
;# otherwise, RM is set up to reserve space and run standalone add_redundant_vias after route_auto and route_opt  
set TCL_USER_REDUNDANT_VIA_MAPPING_FILE "" ;# ICC-II via mapping file required for redundant via insertion; 
;# the file should include add_via_mapping commands.   
set TCL_USER_ICC_REDUNDANT_VIA_MAPPING_FILE "" ;# ICC style via mapping file required for redundant via insertion; 
;# the file should include define_zrt_redundant_vias commands.
;# This variable is mutually exclusive with TCL_USER_REDUNDANT_VIA_MAPPING_FILE
set ROUTE_AUTO_ANTENNA_FIXING		false ;# false|true; tool default false; optional in RM;
;# set true to enable route.detail.hop_layers_to_fix_antenna and source TCL_ANTENNA_RULE_FILE in route_auto.tcl 
;# to fix Antenna violations.
set TCL_ANTENNA_RULE_FILE	""	;# Antenna rule file; required if ROUTE_AUTO_ANTENNA_FIXING is set to true.
set ROUTE_AUTO_CREATE_SHIELDS 		"none" ;# none|before_route_auto|after_route_auto; default is none; optional in RM;
;# choose to create shields before or after route_auto; all nets with shielding rules will be shielded	
set ROUTE_OPT_PT_DELAY_CALCULATION_WITH_PBA false ;# Default false; sets time.pba_optimization_mode to path to enable PBA during second route_opt;
set ROUTE_OPT_STARRC_CONFIG_FILE ""	;# Specify the configuration file for StarRC in-design extraction for the second route_opt in route_opt.tcl;
;# required; refer to templates/route_opt.starrc_config_example.txt as an example
set ROUTE_OPT_RESHIELD 			"after_route_opt" ;# none|after_route_opt|incremental; default is after_route_opt; 
;# set after_route_opt to reshield nets after route_opt is done with create_shield command; 
;# set incremental to trigger reshield during all route_opt eco route sessions with an app option; 
;# note that ROUTE_OPT_RESHIELD only works if ROUTE_AUTO_CREATE_SHIELDS is set to a value other than none
set ROUTE_OPT_CTO 			"auto" ;# auto|always_on|always_off; tool default auto; RM default auto;
;# sets route_opt.flow.enable_ccd_clock_drc_fixing to the specified value for clock DRC fixing in route_opt;
;# Note: this feature affects both CCD and non-CCD route_opt;
;# if CCD is enabled, with auto, route_opt will enable the feature; set it to always_off if you want it disabled.
;# if CCD is not enabled, with auto, this feature won't be enabled; set it to always_on to enable the feature.
## The following 6 ROUTE_OPT_ECO_OPT* variables are for ECO fusion (eco_opt command) in route_opt.tcl
#  Note that once ROUTE_OPT_ECO_OPT_PT_PATH is specified, ECO fusion is enabled and the third route_opt will be skipped.
set ROUTE_OPT_ECO_OPT_PT_PATH		"" ;# Required by eco_opt; specify the path to pt_shell; for example: /u/mgr/bin/pt_shell
;# if specified, eco_opt
set ROUTE_OPT_ECO_OPT_DB_PATH		"" ;# Optional; specify the paths to .db files of the reference libraries for PT (if not already in your search path)
;# For eco_opt, PT needs to read db. 
set ROUTE_OPT_ECO_OPT_TYPE		"" ;# Optional; eco_opt fixing type; timing|setup|hold|drc|leakage_power|dynamic_power|total_power|buffer_removal
;# if not specified, works on all types
set ROUTE_OPT_ECO_OPT_STARRC_CONFIG_FILE "" ;# Optional; specify the configuration file for StarRC in-design extraction
set ROUTE_OPT_ECO_OPT_WORK_DIR		"" ;# Optional; specify the working directory for eco_opt where PT files and logs are generated;
;# if not specified, tool will automatically generate one
set ROUTE_OPT_ECO_OPT_PRE_LINK_SCRIPT	"" ;# Optional; specify the file that contains custom PT script, which is executed before linking in PrimeTime;
;# use PT commands that do not require the current design
set ROUTE_OPT_ECO_OPT_POST_LINK_SCRIPT	"" ;# Optional; specify the file that contains custom PT script, which is executed after linking in PrimeTime;
;# use PT commands that require the current design
########################################################################################## 
## Variables for chip finishing related settings (Used by chip_finish.tcl)
##########################################################################################
set CHIP_FINISH_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during chip_finish step.
;# once set, the list of active scenarios is saved and carried over to subsequent steps.
set TCL_USER_CHIP_FINISH_PRE_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced before filler cell insertion.
set TCL_USER_CHIP_FINISH_POST_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced after metal fill insertion.
## Std cell filler and decap cells used by chip_finish step and post PT-ECO refill in pt_eco step
set CHIP_FINISH_METAL_FILLER_PREFIX 	"" ;# A string to specify the prefix for metal filler (decap) cells.
set CHIP_FINISH_NON_METAL_FILLER_PREFIX $CHIP_FINISH_METAL_FILLER_PREFIX ;# A string to specify the prefix for non-metal fillers.
set CHIP_FINISH_METAL_FILLER_LIB_CELL_LIST "" ;# A list of metal filler (decap) lib cells, including the library name, for ex, 
;# Example: "hvt/DCAP_HVT lvt/DCAP_LVT". Recommended to specify decaps from largest to smallest.
set CHIP_FINISH_NON_METAL_FILLER_LIB_CELL_LIST "" ;# A list of non-metal filler lib cells, including the library name, for ex,
;# Example: hvt/FILL_HVT lvt/FILL_LVT. Recommended to specify them from largest to smallest.
## Signal EM
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT "ITF" ;# Specify signal EM constraint format: ITF | ALF; string is uppercase and ITF is default
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FILE "" ;# A constraint file which contains signal electromigration constraints;
;# specify an ITF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ITF, and specify an
;# ALF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ALF;
;# required for signal EM analysis and fixing to be enabled
set CHIP_FINISH_SIGNAL_EM_SAIF 		"" ;# An optional SAIF file for the signal EM analysis.
set CHIP_FINISH_SIGNAL_EM_SCENARIO 	"" ;# Specify an active scenario which is enabled for setup and hold analysis;
;# Required for signal EM analysis and fixing to proceed.
set CHIP_FINISH_SIGNAL_EM_FIXING 	false ;# Enable signal EM fixing; false | true; false is default
########################################################################################## 
## Variables for ICV in-design related settings (used by icv_in_design.tcl)
##########################################################################################
set ICV_IN_DESIGN_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during icv_in_design step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_ICV_IN_DESIGN_PRE_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced before signoff_check_drc.
set TCL_USER_ICV_IN_DESIGN_POST_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced after second signoff_check_drc.
## signoff_check_drc specific variables
set ICV_IN_DESIGN_DRC_CHECK_RUNSET 	"" ;# The foundry runset for ICV used by signoff_check_drc
set ICV_IN_DESIGN_DRC_CHECK_RUNDIR 	"z_check_drc" 
;# The working directory for the signoff_check_drc before signoff_fix_drc;
;# The directory that contains the initial DRC error database for signoff_fix_drc.
## singoff_fix_drc specific variables
set ICV_IN_DESIGN_ADR 			true ;# true|false; true enables signoff_fix_drc in addition to signoff_check_drc; default is true
set ICV_IN_DESIGN_ADR_RUNDIR 		"z_adr"	;# The working directory for signoff_fix_drc; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_POST_ADR_RUNDIR 	"z_post_adr" ;# The working directory for signoff_check_drc after signoff_fix_drc is done; 
;# only takes effect if ICV_IN_DESIGN_ADR is true 
set ICV_IN_DESIGN_ADR_DPT_RULES 	"" ;# Specify your DPT rules for signoff_fix_drc fixing; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_ADR_DPT_RUNDIR	"z_adr_with_dpt" ;# The working directory for signoff_check_drc with DPT rule fixing;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
set ICV_IN_DESIGN_POST_ADR_DPT_RUNDIR	"z_post_adr_with_dpt" ;# The working directory for signoff_check_drc after DPT rule fixing is done;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
## Metal fill specific variables
set ICV_IN_DESIGN_METAL_FILL 		false ;# Default false; set it to true to enable the metal fill creation feature.
set ICV_IN_DESIGN_METAL_FILL_RUNDIR	"z_icvFill" ;# The working directory for signoff_create_metal_fill. Optional. Default is z_icvFill.
set ICV_IN_DESIGN_METAL_FILL_TIMING_DRIVEN_THRESHOLD "" 
;# Specify the threshold for timing-driven metal fill.
;# If not specified, timing-driven is not enabled.
;# If specified, "-timing_preserve_setup_slack_threshold" option is added.
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED "off" ;# off | <a technology node> | generic; used for -track_fill option of signoff_create_metal_fill
;# for non-track-based : specify off 
;# for track-based : specify either a node (refer to man page) or generic 
set ICV_IN_DESIGN_METAL_FILL_RUNSET	"" ;# Specify the foundry runset for signoff_create_metal_fill command;
;# required only by non track-based metal fill (ICV_IN_DESIGN_METAL_FILL_TRACK_BASED set to off).
set ICV_IN_DESIGN_POST_METAL_FILL_RUNDIR "z_MFILL_after" 
;# The working directory for the signoff_check_drc after signoff_create_metal_fill is completed;
;# only takes effect if ICV_IN_DESIGN_METAL_FILL is true
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED_PARAMETER_FILE "auto" ;# auto | <a parameter file>; default is auto;
;# this variable is only for track-based metal fill;
;# specify auto to use ICC-II auto generated track_fill_params.rh file or your own paramter file.
########################################################################################## 
## Variables for settings related to write data (used by write_data.tcl)
##########################################################################################
## write_gds related
set WRITE_GDS_LAYER_MAP_FILE 		"" ;# A layer map file which provides a mapping between the tool and GDS layers
set WRITE_OASIS_LAYER_MAP_FILE 		"" ;# A layer map file which provides a mapping between the tool and OASIS layers
########################################################################################## 
## Variables for Functional ECO related settings (used by functional_eco.tcl)
##########################################################################################
set FUNCTIONAL_ECO_ACTIVE_SCENARIO_LIST	"" ;# Optional; a subset of scenarios to be made active during the step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_FUNCTIONAL_ECO_PRE_SCRIPT	"" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_FUNCTIONAL_ECO_POST_SCRIPT	"" ;# An optional Tcl file to be sourced after route_eco.
set FUNCTIONAL_ECO_DISPLACEMENT_THRESHOLD "10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
set FUNCTIONAL_ECO_VERILOG_FILE		"" ;# Required; a verilog file to be 
set FUNCTIONAL_ECO_MODE			"default" ;# Specify the preferred flow; default|freeze_silicon
;# default: sources $FUNCTIONAL_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $FUNCTIONAL_ECO_CHANGE_FILE, and place_freeze_silicon
########################################################################################## 
## Variables for PT ECO related settings (used by pt_eco.tcl/pt_eco_incremental.tcl)
##########################################################################################
## The following variables apply to both pt_eco.tcl (classic PT-ECO flow) and pt_eco_incremental.tcl (Galaxy incremental ECO flow)
set PT_ECO_ACTIVE_SCENARIO_LIST 	"" ;# Optional; a subset of scenarios to be made active during the step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_PT_ECO_PRE_SCRIPT 		"" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_PT_ECO_POST_SCRIPT 	"" ;# An optional Tcl file to be sourced after route_eco.
set PT_ECO_DISPLACEMENT_THRESHOLD 	"10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
## The following variables only apply to pt_eco.tcl (classic PT-ECO flow)
set PT_ECO_CHANGE_FILE 			"" ;# Required; an ECO guidance file generated by the PT-SI write_changes command,
;# as an input to the pt_eco.tcl
set PT_ECO_MODE				"default" ;# Specify the preferred flow for the PT-ECO run; default|freeze_silicon
;# default: sources $PT_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $PT_ECO_CHANGE_FILE, and place_freeze_silicon
########################################################################################## 
## Variables for Redhawk in-design related settings 
## (used by redhawk_in_design_pnr.tcl; SNPS_INDESIGN_RH_RAIL license required)
##########################################################################################
set REDHAWK_DIR 			"" ;# Specify the path to REDHAWK executable; required 
set REDHAWK_PAD_FILE 			"" ;# Default is top level pins.
set REDHAWK_ANALYSIS_NETS 		"" ;# Required. Specify the list of power and ground nets in pairs and in separate lines for the analysis;
;# for example, "VDD1 VSS1 VDD2 VSS2 VDD3 VSS3", where VDD* are power nets and VSS* are ground nets.
set REDHAWK_TECH_FILE 			"" ;# Required. Apache Technology File
set REDHAWK_MACROS 			"" ;# Optional. List of Macro names and macro directories in pairs and in separate lines;
;# for example, "macro1_name macro1_directory 
;#		    macro2_name macro2_directory 
;#		    macro3_name macro3_directory"
set REDHAWK_SWITCH_MODEL_FILES 		"" ;# Optional. List of switch model files;
;# for example: "switch_model_file1 
;#               switch_model_file2 
;#		    switch_model_file3"
set REDHAWK_LIB_FILES 			"" ;# Required. List of .lib files in separate lines.
;# for example: "/home/lib_1.lib 
;#               /home/lib_2.lib
;#               /home/lib_3.lib"
set REDHAWK_APL_FILES			"" ;# Required for dynamic analysis.  List of apl files in separate lines.
;# for example: "x.cdev cdev
;#               x.current current
;#               y.cdev cdev
;#               y.current current"
set REDHAWK_EXTRA_GSR 			"" ;# Optional. Provide a file with custom Redhawk settings.
set REDHAWK_ANALYSIS 			"" ;# Required. Specify of the analyses below:
;# For Static analysis: "static"
;# For Vector-based Dynamic analysis: "dynamic_vcd"
;# For Vectorless Dynamic analysis: "dynamic_vectorless"
;# For Effective Resistance analysis: "effective_resistance"
;# For Minimum path resistance analysis: "min_path_resistance"
;# For Integrity Check: "check_missing_via"
set REDHAWK_OUTPUT_REPORT 		"" ;# Optional. Specify a file name to have the output report produced:
;# For Static or dynamic analysis: the effective voltage drop is reported
;# For Effective Resistance analysis: the effective resistance is reported
;# For Minimum path resistance analysis: the minimum path resistance is reported
;# For Integrity Check: the missing vias are reported
set REDHAWK_EM_ANALYSIS 	   	false ;# Optional. Set to true if EM analysis to be performed with static or dynamic analysis.
set REDHAWK_EM_REPORT 			"" ;# Optional. Specify a file name to have the EM output report produced.
set REDHAWK_SCRIPT_FILE 		"" ;# Optional. Specify a file name for using Redhawk standalone run tcl file.
set REDHAWK_SWITCHING_ACTIVITY_FILE 	"" ;# Required for vector-based dynamic analysis.  Format is as follows:
;# {file_format [file_name] [strip_path]}
set REDHAWK_FIX_MISSING_VIAS       	false ;# Optional. Set to true to enable inserting vias to missing via locations after the check_missing_via flow is run.
set REDHAWK_MISSING_VIA_POS_THRESHOLD	"" ;# Optional. Set to positive voltage between two overlapped layers for filtering purpose.  Default is no filtering.
set REDHAWK_RAIL_DATABASE               RAIL_DATABASE  ; #Optional. Set ICC2 Redhawk Fusion output directory.
set REDHAWK_PGA_POWER_NET               "" ; #Required.  Set one power net for PGA.
set REDHAWK_PGA_GROUND_NET              "" ; #Required.  Set one ground net for PGA
set REDHAWK_PGA_NODE                    "" ; #Required. Set the technology node such as tsmc16.
set REDHAWK_PGA_ICV_DIR                 "" ; #Required. Set the path to the ICV binary.  Example: /global/apps/icv_2018.06
##########################################################################################
## System Variables and Settings (there's no need to change them)
##########################################################################################
## Reporting 
set REPORT_QOR				true ;# true|false; RM default true; runs various reporting commands at end of each step;
;# reporting commands vary by stage; set it to false to skip reporting
set REPORT_QOR_REPORT_POWER		true ;# true|false; RM default true;
;# set it to false to skip report_power and report_clock_qor -type power during reporting
set REPORT_QOR_REPORT_CONGESTION	true ;# true|false; RM default reports congestion with "route_global -congestion_map_only true"
;# at the end of preroute steps; set it to false to skip.
set search_path [list ./rm_icc2_pnr_scripts ./rm_setup ./templates $REDHAWK_SEARCH_PATH]
lappend search_path .
if {$synopsys_program_name == "icc2_shell"} {
	set_host_options -max_cores 8

	## Enable on-disk operation for copy_block to save block to disk right away
	set_app_option -name design.on_disk_operation -value true ;# default false and global-scoped
}
set sh_continue_on_error true
## Label names (while $DESIGN_NAME is the block name)
set INIT_DESIGN_BLOCK_NAME 		"init_design" 			;# Label name to be used when saving a block in init_design.tcl
set PLACE_OPT_BLOCK_NAME 		"place_opt" 			;# Label name to be used when saving a block in place_opt.tcl
set CLOCK_OPT_CTS_BLOCK_NAME 		"clock_opt_cts" 		;# Label name to be used when saving a block in clock_opt_cts.tcl
set CLOCK_OPT_OPTO_BLOCK_NAME 		"clock_opt_opto" 		;# Label name to be used when saving a block in clock_opt_opto.tcl
set ROUTE_AUTO_BLOCK_NAME 		"route_auto" 			;# Label name to be used when saving a block in route_auto.tcl
set ROUTE_OPT_BLOCK_NAME 		"route_opt" 			;# Label name to be used when saving a block in route_opt.tcl
set CHIP_FINISH_BLOCK_NAME 		"chip_finish" 			;# Label name to be used when saving a block in chip_finish.tcl
set ICV_IN_DESIGN_BLOCK_NAME 		"icv_in_design" 		;# Label name to be used when saving a block in icv_in_design.tcl
set WRITE_DATA_FROM_BLOCK_NAME 		$ICV_IN_DESIGN_BLOCK_NAME 	;# Label name of the source block in write_data.tcl;
set WRITE_DATA_BLOCK_NAME 		"write_data" 			;# Label name to be used when saving a block in write_data.tcl
;# default is ICV_IN_DESIGN_BLOCK_NAME
set FUNCTIONAL_ECO_FROM_BLOCK_NAME	$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in functional_eco.tcl;
;# default is ROUTE_OPT_BLOCK_NAME
set FUNCTIONAL_ECO_BLOCK_NAME		"functional_eco"		;# Label name to be used when saving a block in functional_eco.tcl
set PT_ECO_FROM_BLOCK_NAME 		$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in pt_eco.tcl;
;# default is ROUTE_OPT_BLOCK_NAME
set PT_ECO_BLOCK_NAME 			"pt_eco" 			;# Label name to be used when saving a block in pt_eco.tcl
set PT_ECO_INCREMENTAL_FROM_BLOCK_NAME 	$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in pt_eco_incremental_1.tcl;
;# default is ROUTE_OPT_BLOCK_NAME; specify a different name if needed
set PT_ECO_INCREMENTAL_1_BLOCK_NAME 	"pt_eco_incremental_1" 		;# Label name to be used when saving a block in pt_eco_incremental_1.tcl
set PT_ECO_INCREMENTAL_2_BLOCK_NAME 	"pt_eco_incremental_2" 		;# Label name to be used when saving a block in pt_eco_incremental_2.tcl
set REDHAWK_IN_DESIGN_PNR_FROM_BLOCK_NAME $INIT_DESIGN_BLOCK_NAME	;# Label name of the starting block for redhawk_in_design_pnr.tcl;
;# default is INIT_DESIGN_BLOCK_NAME
## Directories
set OUTPUTS_DIR	"./outputs_icc2"	;# Directory to write output data files; mainly used by write_data.tcl
set REPORTS_DIR	"./rpts_icc2"		;# Directory to write reports; mainly used by report_qor.tcl
if !{[file exists $OUTPUTS_DIR]} {file mkdir $OUTPUTS_DIR} ;# do not change this line or directory may not be created properly
if !{[file exists $REPORTS_DIR]} {file mkdir $REPORTS_DIR} ;# do not change this line or directory may not be created properly
##########################################################################################
## Hierarchical PNR Variables (used by hierarchical PNR implementation)
##########################################################################################
## For designs where the blocks are bound to abstracts
set SUB_BLOCK_REFS                   	[list ] ;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == flattened , specify design names of the immediate child blocks
;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == nested , specify design names of the physical blocks in all lower levels of physical hierarchy
;# Include the blocks that will be bound to abstracts
set USE_ABSTRACTS_FOR_BLOCKS        	[list ] ;# design names of the physical blocks in the next lower level that will be bound to abstracts
## By default, abstracts created after icv_in_design step of lower-level are used to implement the current level
## Update the following variables if you want to use abstracts created after any other step 
set BLOCK_ABSTRACT_FOR_PLACE_OPT 	"$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_PLACE_OPT label for place_opt
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS    "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS label for clock_opt_cts
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO   "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO label for clock_opt_opto
set BLOCK_ABSTRACT_FOR_ROUTE_AUTO       "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ROUTE_AUTO label for route_auto
set BLOCK_ABSTRACT_FOR_ROUTE_OPT        "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ROUTE_OPT label for route_opt
set BLOCK_ABSTRACT_FOR_CHIP_FINISH      "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CHIP_FINISH for chip_finish
set BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN    "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN label for icv_in_design
set USE_ABSTRACTS_FOR_POWER_ANALYSIS 	false ;# Default false; false|true;
;# sets app option abstract.annotate_power that annotates power information in the abstracts
;# set this to true to perform power analysis inside subblocks modeled as abstracts
set USE_ABSTRACTS_FOR_SIGNAL_EM_ANALYSIS false ;# Default false; false|true;
;# sets app option abstract.enable_signal_em_analysis 
;# set this to true to perform signal em analysis inside abstracts
set ABSTRACT_TYPE_FOR_MPH_BLOCKS "flattened" ; # "nested | flattened", Default nested. Specifies the type of abstract to be created for MPH blocks (blocks with more than 1 level of physical hierarchy)
;# Allowed values are nested and flattened. 
;# when this variable is set to nested (default), preserve_block_instances option of create_abstract command is set to true (default value)
;# when this variable is set to flattened , preserve_block_instances option of create_abstract command is set to false
set CHECK_HIER_TIMING_CONSTRAINTS_CONSISTENCY true ;# Determines whether the consistency of top and block timing constraints is checked during the check_design command
;# The variable in turn sets the application option abstract.check_constraints_consistency to true
########################################################################################## 
## Hierarchical PNR Variables for clock_opt_cts related settings (used by clock_opt_cts.tcl)
##########################################################################################
set PROMOTE_CLOCK_BALANCE_POINTS	false ;# Default false. When implementing intermediate and top levels of physical hierarchy,
;# set this variable to true to promote clock balance points from sub-blocks.
;# Leave this variable to its default value, if the needed clock balance points for the pins
;# inside sub-blocks are applied from the top-level itself.
########################################################################################## 
## Hierarchical PNR Variables for designs where some of the blocks are bound to ETMs
##########################################################################################
set WRITE_DATA_FOR_ETM_GENERATION       false ;# Default false. Set it to true, for writing out required design data for ETM Generation in PrimeTime 
set WRITE_DATA_FOR_ETM_BLOCK_NAME       $ICV_IN_DESIGN_BLOCK_NAME ;# Name of the starting block for the write_data_for_etm step
## ICC2-RM provides additional files (flavors) to override RM default settings for high connectivity, run time and area/power focused designs.
#  These files are under rm_icc2_pnr_scripts/ :  
#  flavor.high_connectivity_high_congestion_focused.tcl, flavor.area_power_focused.tcl and flavor.run_time_focused.tcl
#  You can use the ADDITIONAL_FLAVOR variable to control whether to use these flavors.
set ADDITIONAL_FLAVOR "" 	;# default unspecified; if unspecified, runs RM default flow that works/balances all PPA
;# set it to high_connectivity_high_congestion for high connectivity design styles with heavy congestions
;# set it to area_power for extra area and power optimizations
;# set it to run_time if run time is the primary concern
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_setup/icc2_pnr_setup.tcl

set REPORT_PREFIX $ROUTE_OPT_BLOCK_NAME
route_opt
open_lib $DESIGN_LIBRARY
Information: Loading library file '/afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/MulDiv' (FILE-007)
Information: Loading library file '/afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech/ece720/Nangate_15nm_OCL_ICC2_LibPrep_v2014_06/icc2_cell_lib/NanGate_15nm_OCL.ndm' (FILE-007)
{MulDiv}
copy_block -from ${DESIGN_NAME}/${ROUTE_AUTO_BLOCK_NAME} -to ${DESIGN_NAME}/${ROUTE_OPT_BLOCK_NAME}
Information: User units loaded from library 'NanGate_15nm_OCL' (LNK-040)
Information: Saving block 'MulDiv:MulDiv/route_opt.design'
{MulDiv:MulDiv/route_opt.design}
current_block ${DESIGN_NAME}/${ROUTE_OPT_BLOCK_NAME}
{MulDiv:MulDiv/route_opt.design}
link_block
Using libraries: MulDiv NanGate_15nm_OCL
Visiting block MulDiv:MulDiv/route_opt.design
Design 'MulDiv' was successfully linked.
1
## The following only applies to hierarchical designs
## Swap abstracts if abstracts specified for route_auto and route_opt are different
if {$DESIGN_STYLE == "hier"} {
	if {$USE_ABSTRACTS_FOR_BLOCKS != "" && ($BLOCK_ABSTRACT_FOR_ROUTE_OPT != $BLOCK_ABSTRACT_FOR_ROUTE_AUTO)} {
		puts "RM-info: Swapping from $BLOCK_ABSTRACT_FOR_ROUTE_AUTO to $BLOCK_ABSTRACT_FOR_ROUTE_OPT abstracts for all blocks."
		change_abstract -references $USE_ABSTRACTS_FOR_BLOCKS -label $BLOCK_ABSTRACT_FOR_ROUTE_OPT
		report_abstracts
	}
}
if {$ROUTE_OPT_ACTIVE_SCENARIO_LIST != ""} {
	set_scenario_status -active false [get_scenarios -filter active]
	set_scenario_status -active true $ROUTE_OPT_ACTIVE_SCENARIO_LIST
}
source -echo settings.route_opt.tcl ;# step specific settings
puts "RM-info: Running script [info script]\n"
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/settings.route_opt.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: settings.route_opt.tcl 
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
## Prefix
if {$ROUTE_OPT_USER_INSTANCE_NAME_PREFIX != ""} {
	set_app_options -name opt.common.user_instance_name_prefix -value $ROUTE_OPT_USER_INSTANCE_NAME_PREFIX
	set_app_options -name cts.common.user_instance_name_prefix -value ${ROUTE_OPT_USER_INSTANCE_NAME_PREFIX}_cts
}
## Enable route_opt CCD for the first route_opt
puts "RM-info: Setting route_opt.flow.enable_ccd to true for the first route_opt"
RM-info: Setting route_opt.flow.enable_ccd to true for the first route_opt
set_app_options -name route_opt.flow.enable_ccd -value true ;# tool default false
## Enable route_opt power optimization
## The type of power optimization depends on scenario setup (set_scenario_status)
puts "RM-info: Setting route_opt.flow.enable_power to true (tool default false)"
RM-info: Setting route_opt.flow.enable_power to true (tool default false)
set_app_options -name route_opt.flow.enable_power -value true ;# tool default false
## AWP, and CCS receiver for route_opt
puts "RM-info: Setting time.delay_calc_waveform_analysis_mode to full_design"
RM-info: Setting time.delay_calc_waveform_analysis_mode to full_design
set_app_options -name time.delay_calc_waveform_analysis_mode -value full_design ;# tool default disabled; enables AWP
puts "RM-info: Setting time.enable_ccs_rcv_cap to true"
RM-info: Setting time.enable_ccs_rcv_cap to true
set_app_options -name time.enable_ccs_rcv_cap -value true ;# tool default false; enables CCS receiver model
## CTS : Clock DRC fixing during route_opt
## Note: this feature affects both CCD and non-CCD route_opt
## - If CCD is enabled (route_opt.flow.enable_ccd = true), with auto (tool and RM default), route_opt will enable the feature.
##   Set ROUTE_OPT_CTO to "always_off" if you want it disabled. 
## - If CCD is not enabled, with auto (tool and RM default), route_opt will not enable the feature.
##   Set ROUTE_OPT_CTO to "always_on" if you want to enable the feature.
puts "RM-info: Setting route_opt.flow.enable_ccd_clock_drc_fixing to $ROUTE_OPT_CTO (tool default auto)"
RM-info: Setting route_opt.flow.enable_ccd_clock_drc_fixing to auto (tool default auto)
set_app_options -name route_opt.flow.enable_ccd_clock_drc_fixing -value $ROUTE_OPT_CTO ;# tool default auto
## ECO route : spreading
## To disable soft-rule-based timing optimization during ECO routing, uncomment the following.
#  This is to limit spreading which can impact convergence by touching multiple routes.
#	set_app_options -name route.detail.eco_route_use_soft_spacing_for_timing_optimization -value false
## Incremental reshielding 
if {$ROUTE_AUTO_CREATE_SHIELDS != "none" && $ROUTE_OPT_RESHIELD == "incremental"} {
	puts "RM-info: Setting route.common.reshield_modified_nets to reshield (tool default off)"
	set_app_options -name route.common.reshield_modified_nets -value reshield
}
## To disable soft-rule-based timing optimization during ECO routing, uncomment the following.
## This is to limit spreading which can touch multiple routes and impact convergence.
#	set_app_options -name route.detail.eco_route_use_soft_spacing_for_timing_optimization -value false
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/settings.route_opt.tcl

source -echo settings.non_persistent.tcl ;# non-persistent settings to be re-applied in each session
puts "RM-info: Running script [info script]\n"
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/settings.non_persistent.tcl

##########################################################################################
# Script: settings.non_persistent.tcl
# Description : Settings that need to be re-applied in each new ICC-II session are incldued below.
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
####################################
## Timer 
####################################
## set_app_options -name time.enable_preset_clear_arcs -value true ;# tool default false, global-scoped
####################################
## Keepout margin (lib cell based) 
####################################
## Lib cell based keepout margin is not persistent in the current release and must be re-applied in new ICC-II seccions.
#  Example : create_keepout_margin -outer {5 5 5 5} [get_lib_cells */lib_cell_name]
####################################
## set_threshold_voltage_group_type 
####################################
## Set your threshold_voltage_group attributes. These are persistent and can be simply defined in settings.place_opt.tcl. 
#  Listed here for your reference. For example:
#  	define_user_attribute -type string -class lib_cell threshold_voltage_group
#  	set_attribute -quiet [get_lib_cells -quiet */*LVT] threshold_voltage_group LVt
#  	set_attribute -quiet [get_lib_cells -quiet */*RVT] threshold_voltage_group RVt
#  	set_attribute -quiet [get_lib_cells -quiet */*HVT] threshold_voltage_group HVt
## set_threshold_voltage_group_type is not persistent and should be defined here:
#  	set_threshold_voltage_group_type -type low_vt LVt
#  	set_threshold_voltage_group_type -type normal_vt RVt
#  	set_threshold_voltage_group_type -type high_vt HVt
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/settings.non_persistent.tcl

##########################################################################################
## Additional flavors (optional)
##########################################################################################
## ICC2-RM provides additional files (flavors) to override a small set of RM default settings for high connectivity, run time,
#  and area/power focused designs. This is controlled by ADDITIONAL_FLAVOR, which is by default unspecified; 
#  if unspecified, runs RM default flow that works/balances all PPA.
if {$ADDITIONAL_FLAVOR == "run_time"} {
	puts "RM-info: Sourcing [which flavor.run_time_focused.tcl]"
	source -echo flavor.run_time_focused.tcl
} elseif {$ADDITIONAL_FLAVOR == "area_power"} {
	puts "RM-info: Sourcing [which flavor.area_power_focused.tcl]"
	source -echo flavor.area_power_focused.tcl
}
##########################################################################################
## Pre-route_opt customizations
##########################################################################################
if {[file exists [which $TCL_USER_ROUTE_OPT_PRE_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_ROUTE_OPT_PRE_SCRIPT]"
	source -echo $TCL_USER_ROUTE_OPT_PRE_SCRIPT
} elseif {$TCL_USER_ROUTE_OPT_PRE_SCRIPT != ""} {
	puts "RM-error : TCL_USER_ROUTE_OPT_PRE_SCRIPT($TCL_USER_ROUTE_OPT_PRE_SCRIPT) is invalid. Please correct it."
}
redirect -tee -file ${REPORTS_DIR}/${REPORT_PREFIX}.report_app_options.start {report_app_options -non_default *}
****************************************
Report : app_option
           -non_default
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:49:40 2019
****************************************
Name                                                   Type       Value       User-default System-default Scope      Status     Source
------------------------------------------------------ ---------- ----------- ------------ -------------- ---------- ---------- ----------------------------------------------------------------------------------------------------
ccd.post_route_buffer_removal                          bool       true        --           false          block      normal     
design.on_disk_operation                               bool       true        true         false          global     normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_setup/icc2_pnr_setup.tcl:552
extract.enable_coupling_cap                            bool       true        --           false          block      normal     
opt.area.effort                                        enum       high        {}           low            block      normal     
opt.common.advanced_logic_restructuring_mode           enum       area_timing {}           none           block      normal     
opt.common.buffer_area_effort                          enum       ultra       {}           low            block      normal     
opt.common.use_route_aware_estimation                  enum       true        {}           false          block      normal     
opt.port.eliminate_verilog_assign                      bool       true        --           false          block      normal     
opt.power.effort                                       enum       high        {}           low            block      normal     
opt.power.mode                                         enum       total       {}           none           block      normal     
opt.timing.effort                                      enum       high        {}           low            block      normal     
place_opt.final_place.effort                           enum       high        {}           medium         block      normal     
place_opt.initial_drc.global_route_based               enum       1           {}           false          block      normal     
place_opt.place.congestion_effort                      enum       high        {}           medium         block      normal     
route.common.post_detail_route_redundant_via_insertion enum       medium      {}           off            block      normal     
route.detail.eco_max_number_of_iterations              integer    10          --           -1             block      normal     
route.detail.timing_driven                             bool       true        --           false          block      normal     
route.global.timing_driven                             bool       true        --           false          block      normal     
route.track.crosstalk_driven                           bool       true        --           false          block      normal     
route.track.timing_driven                              bool       true        --           false          block      normal     
route_opt.flow.enable_ccd                              bool       true        true         false          global     normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/settings.route_opt.tcl:18
route_opt.flow.enable_power                            bool       true        true         false          global     normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/settings.route_opt.tcl:23
time.enable_ccs_rcv_cap                                bool       true        --           false          block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/settings.route_opt.tcl:29
time.enable_clock_to_data_analysis                     bool       true        --           false          block      normal     
time.enable_io_path_groups                             bool       true        --           false          block      normal     
time.remove_clock_reconvergence_pessimism              bool       true        --           false          block      normal     
time.si_enable_analysis                                bool       true        --           false          block      normal     
------------------------------------------------------ ---------- ----------- ------------ -------------- ---------- ---------- ----------------------------------------------------------------------------------------------------

There are additional internal differences with no available TBC source.
1
redirect -file ${REPORTS_DIR}/${REPORT_PREFIX}.report_lib_cell_purpose {report_lib_cell -objects [get_lib_cells] -column {full_name:20 valid_purposes}}
## The following only applies to designs with physical hierarchy
## Ignore the sub-blocks (bound to abstracts) internal timing paths
if {$DESIGN_STYLE == "hier" && $PHYSICAL_HIERARCHY_LEVEL != "bottom"} {
	set_timing_paths_disabled_blocks  -all_sub_blocks
}
##########################################################################################
## route_opt flow
##########################################################################################
compute_clock_latency 
Begin building search trees for block MulDiv:MulDiv/route_opt.design
Done building search trees for block MulDiv:MulDiv/route_opt.design (time 0s)
Information: RDE mode is turned on. (TIM-124)
Warning: Libraries do not have CCS noise model for accurate waveform analysis in advanced waveform propagation mode. (TIM-207)
Information: The stitching and editing of coupling caps is turned ON for design 'MulDiv:MulDiv/route_opt.design'. (TIM-125)
Information: Design MulDiv has 5964 nets, 0 global routed, 5950 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'MulDiv'. (NEX-022)
---extraction options---
Corner: mode_norm.slow.RCmax
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.slow.RCmax_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.worst_low.RCmax
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.worst_low.RCmax_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.fast.RCmin
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.fast.RCmin_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Global options:
 late_ccap_threshold       : 31fF
 late_ccap_ratio           : 0.03
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 8
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : true
Extracting design: MulDiv 
Information: coupling capacitance is created explicitly. (NEX-029)
Information: 5962 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5962, routed nets = 5962, across physical hierarchy nets = 0, parasitics cached nets = 5962, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Update timing is using PrimeTime delay calculation. (TIM-201)
************************************************************
Timer Settings:
Delay Calculation Style:                   primetime
Signal Integrity Analysis:                 enabled
Timing Window Analysis:                    enabled
Advanced Waveform Propagation:             full_design
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   enabled
************************************************************

Mode:mode_norm.slow.RCmax   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clock        Yes    61.3594 61.3594 62.7136 62.7136   mode_norm.slow.RCmax

Mode:mode_norm.worst_low.RCmax   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clock        Yes    78.4969 78.4969 79.4697 79.4697   mode_norm.worst_low.RCmax

Mode:mode_norm.fast.RCmin   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clock        Yes         --      --      --      --   mode_norm.fast.RCmin

Mode:mode_norm.fast.RCmin_bc   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clock        Yes    60.1673 60.1673 60.9112 60.9112   mode_norm.fast.RCmin_bc

1
if {[file exists [which $TCL_USER_ROUTE_OPT_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_ROUTE_OPT_SCRIPT]"
	source -echo $TCL_USER_ROUTE_OPT_SCRIPT
} elseif {$TCL_USER_ROUTE_OPT_SCRIPT != ""} {
	puts "RM-error: TCL_USER_ROUTE_OPT_SCRIPT($TCL_USER_ROUTE_OPT_SCRIPT) is invalid. Please correct it."
} else {

	##########################################################################
	## First route_opt (CCD)
	##########################################################################
	## Without CLIB, route_opt issues TIM-260 and reverts to native timer, even if search_path includes .db paths. 
	## Refer to TIM-260 on how to enable library configuration to update reference libraries during open_lib.
	puts "RM-info: Running first route_opt (CCD)."
	route_opt
	#save_block -as ${DESIGN_NAME}/${ROUTE_OPT_BLOCK_NAME}_1

	##########################################################################
	## Second route_opt (non-CCD)
	##########################################################################
	## Turn off route_opt CCD for the second route_opt
	puts "RM-info: Setting route_opt.flow.enable_ccd to false for the second route_opt"
	set_app_options -name route_opt.flow.enable_ccd -value false ;# tool default false
	
	## Enable path based analysis (PBA) during PrimeTime delay calculation (optional)
	if {$ROUTE_OPT_PT_DELAY_CALCULATION_WITH_PBA} {
		## time.pba_optimization_mode enables path-based analysis during route_opt; tool default false;
		## you can also set it to exhaustive to apply an exhaustive path search algorithm to determine worst pba path to an endpoint;
		## in report_qor.tcl, script will add -pba_mode with the specified value to report_qor/timing/global_timing commands.
		set_app_options -name time.pba_optimization_mode -value path 
		
		## Disable CCD when PBA is enabled, if CCD is not already disabled
		if {[get_app_option_value -name route_opt.flow.enable_ccd]} {
			set_app_options -name route_opt.flow.enable_ccd -value false
		}
	}

	## Enable StarRC in-design extraction (optional)
	## Config file is required to set up a proper StarRC run
	if {[file exists [which $ROUTE_OPT_STARRC_CONFIG_FILE]]} {
		set_starrc_in_design -config $ROUTE_OPT_STARRC_CONFIG_FILE ;# example: templates/route_opt.starrc_config_example.txt
	} elseif {$ROUTE_OPT_STARRC_CONFIG_FILE != ""} {
		puts "RM-error: ROUTE_OPT_STARRC_CONFIG_FILE($ROUTE_OPT_STARRC_CONFIG_FILE) is invalid. Please correct it."
	}

	puts "RM-info: Running second route_opt (non-CCD)"
	route_opt
	#save_block -as ${DESIGN_NAME}/${ROUTE_OPT_BLOCK_NAME}_2

	##########################################################################
	## Third route_opt (non-CCD and size-only) or ECO fusion
	##########################################################################
	if {$ROUTE_OPT_ECO_OPT_PT_PATH == ""} {
	
		#########################################
		## Third route_opt (non-CCD and size-only
		#########################################
		## Turn off route_opt CCD for the third route_opt
		puts "RM-info: Setting route_opt.flow.enable_ccd to false for the third route_opt"
		set_app_options -name route_opt.flow.enable_ccd -value false ;# tool default false
	
		## Reset power recovery to tool default for the third route_opt
		puts "RM-info: Resetting route_opt.flow.enable_clock_power_recovery for the third route_opt"
		reset_app_options route_opt.flow.enable_clock_power_recovery ;# tool default auto
	
		## Reset clock DRC fixing to tool default for the third route_opt
		puts "RM-info: Resetting route_opt.flow.enable_ccd_clock_drc_fixing for the third route_opt"
		reset_app_options route_opt.flow.enable_ccd_clock_drc_fixing ;# tool default auto
		
		## Size-only is recommended for the last route_opt in the flow
		## Please uncomment and set the app option to a value appropriate to your library models, 
		## such as footprint, equal, or equal_or_smaller
		puts "RM-info: Setting route_opt.flow.size_only_mode to equal_or_smaller"   
		set_app_options -name route_opt.flow.size_only_mode -value equal_or_smaller
		
		puts "RM-info: Running third route_opt (non-CCD and size-only)"
		route_opt
	
	} else {

		#########################################
		## ECO fusion  
		#########################################
		## Prerequisites : (1) PT path is specified (2) license found 
		## Best to use check_pt_qor with ECO fusion for timing/QoR reporting. 
		## After ECO fusion is completed, any additional ICC-II report_* commands are based on ICC-II's native timer. 
		if {[check_license -quiet "Digital-AF"]} {
			puts "RM-info: Running ECO fusion"
			source -echo route_opt.eco_opt.tcl
		} else {
			puts "RM-error: Unable to find Digital-AF license. ECO fusion is skipped"
		}
	
	}
}
RM-info: Running first route_opt (CCD).
INFO: Leakage Power Aware Optimization Enabled
Route-opt command begin                   CPU:    23 s (  0.01 hr )  ELAPSE:    11 s (  0.00 hr )  MEM-PEAK:   838 MB

Route-opt timing update complete          CPU:    36 s (  0.01 hr )  ELAPSE:    13 s (  0.00 hr )  MEM-PEAK:   838 MB

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: mode_norm.fast.RCmin
2: mode_norm.fast.RCmin_bc
3: mode_norm.slow.RCmax
4: mode_norm.worst_low.RCmax

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clock
8: FEEDTHROUGH
9: REGIN
10: REGOUT

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0000     0.0000      0
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -   4.7329    31.5305     22
    2   8        -          -   0.0000     0.0000      0
    2   9        -          -   0.0000     0.0000      0
    2  10        -          -   0.0000     0.0000      0
    3   1   0.0000     0.0000        -          -      -
    3   2   0.0000     0.0000        -          -      -
    3   3   0.0000     0.0000        -          -      -
    3   4   0.0000     0.0000        -          -      -
    3   5   0.0000     0.0000        -          -      -
    3   6   0.0000     0.0000        -          -      -
    3   7   0.0000     0.0000        -          -      -
    3   8   0.0000     0.0000        -          -      -
    3   9   0.0000     0.0000        -          -      -
    3  10   0.0000     0.0000        -          -      -
    4   1   0.0000     0.0000        -          -      -
    4   2   0.0000     0.0000        -          -      -
    4   3   0.0000     0.0000        -          -      -
    4   4   0.0000     0.0000        -          -      -
    4   5   0.0000     0.0000        -          -      -
    4   6   0.0000     0.0000        -          -      -
    4   7  11.0484    44.1019        -          -      -
    4   8   0.0000     0.0000        -          -      -
    4   9   0.0000     0.0000        -          -      -
    4  10   0.0000     0.0000        -          -      -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        -        - 29222480.0
    2   *        -          -        -      -   4.7329    31.5305     22        -        - 29222480.0
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0        0          -
    4   *  11.0484    44.1019  44.1019      7        -          -      -        0        0          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
    *   *  11.0484    44.1019  44.1019      7   4.7329    31.5305     22        0        0 29222480.0      2049.10       5511
--------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary   11.0484    44.1019  44.1019      7   4.7329    31.5305     22        0        0 29222480.0      2049.10       5511
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 8 threads
Route-opt initialization complete         CPU:    38 s (  0.01 hr )  ELAPSE:    14 s (  0.00 hr )  MEM-PEAK:   838 MB
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA       POWER       ELAPSE (hr)  MEM (MB)


Route-opt optimization Phase 2 Iter  1         63.46       63.51     33.04         -       0.002  29222480.00           0.004       838

Route-opt optimization Phase 3 Iter  1         63.46       63.51     33.04         -       0.002  29222480.00           0.004       838

Route-opt optimization Phase 4 Iter  1         63.46       63.51      0.00       115       0.002  28970966.00           0.005       838
Route-opt optimization Phase 4 Iter  2         63.46       63.51      0.00       115       0.002  28970966.00           0.005       838


Route-opt optimization Phase 6 Iter  1         63.46       63.51      0.00       115       0.002  28970966.00           0.005       838
Route-opt optimization Phase 6 Iter  2         63.46       63.51      0.00       115       0.002  29021264.00           0.005       838
Route-opt optimization Phase 6 Iter  3         63.46       63.51      0.00       115       0.002  29035414.00           0.005       838
Route-opt optimization Phase 6 Iter  4         63.46       63.51      0.00       115       0.002  29035414.00           0.005       838
Route-opt optimization Phase 6 Iter  5         31.95       31.97      0.00       115       0.002  29055248.00           0.005       838
Route-opt optimization Phase 6 Iter  6         31.95       31.97      0.00       115       0.002  29055248.00           0.005       838
Route-opt optimization Phase 6 Iter  7         31.95       31.97      0.00       115       0.002  29055248.00           0.005       838
Route-opt optimization Phase 6 Iter  8         31.95       31.97      0.00       115       0.002  29055248.00           0.005       838
Route-opt optimization Phase 6 Iter  9         31.95       31.97      0.00       115       0.002  29055248.00           0.005       838
Route-opt optimization Phase 6 Iter 10         31.95       31.97      0.00       115       0.002  29055248.00           0.005       838
Route-opt optimization Phase 6 Iter 11         31.95       31.97      0.00       115       0.002  29055248.00           0.005       838
Route-opt optimization Phase 6 Iter 12         31.95       31.97      0.00       115       0.002  29055248.00           0.005       838
Route-opt optimization Phase 6 Iter 13         31.95       31.97      0.00       115       0.002  29055248.00           0.005       838

Route-opt optimization Phase 7 Iter  1         31.95       31.97      0.00       115       0.002  29055248.00           0.005       838
Route-opt optimization Phase 7 Iter  2          0.00        0.00      0.00       115       0.002  29112252.00           0.005       838

Route-opt optimization Phase 8 Iter  1          0.00        0.00      0.00       115       0.002  29112252.00           0.005       838
Information: CTS will work on the following scenarios. (CTS-101)
   mode_norm.slow.RCmax	(Mode: mode_norm.slow.RCmax; Corner: mode_norm.slow.RCmax)
   mode_norm.worst_low.RCmax	(Mode: mode_norm.worst_low.RCmax; Corner: mode_norm.worst_low.RCmax)
   mode_norm.fast.RCmin_bc	(Mode: mode_norm.fast.RCmin_bc; Corner: mode_norm.fast.RCmin_bc)
Information: CTS will work on all clocks in active scenarios, including 3 master clocks and 0 generated clocks. (CTS-107)
Information: Clock derating is disabled

CTS related app options set by user:
   cts.common.power_aware_pruning = false
   time.enable_ccs_rcv_cap = true

Buffer/Inverter reference list for clock tree synthesis:
   NanGate_15nm_OCL/BUF_X1
   NanGate_15nm_OCL/BUF_X2
   NanGate_15nm_OCL/BUF_X4
   NanGate_15nm_OCL/BUF_X8
   NanGate_15nm_OCL/BUF_X12
   NanGate_15nm_OCL/BUF_X16
   NanGate_15nm_OCL/CLKBUF_X1
   NanGate_15nm_OCL/CLKBUF_X2
   NanGate_15nm_OCL/CLKBUF_X4
   NanGate_15nm_OCL/CLKBUF_X8
   NanGate_15nm_OCL/CLKBUF_X12
   NanGate_15nm_OCL/CLKBUF_X16
   NanGate_15nm_OCL/INV_X1
   NanGate_15nm_OCL/INV_X2
   NanGate_15nm_OCL/INV_X4
   NanGate_15nm_OCL/INV_X8
   NanGate_15nm_OCL/INV_X12
   NanGate_15nm_OCL/INV_X16

ICG reference list:
   NanGate_15nm_OCL/CLKGATETST_X1


register reference list:
   NanGate_15nm_OCL/DFFRNQ_X1
   NanGate_15nm_OCL/DFFSNQ_X1
   NanGate_15nm_OCL/LHQ_X1
   NanGate_15nm_OCL/SDFFRNQ_X1
   NanGate_15nm_OCL/SDFFSNQ_X1

Information: 'mode_norm.worst_low.RCmax' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (62976 62976)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Begin building search trees for block MulDiv:MulDiv/route_opt.design
Done building search trees for block MulDiv:MulDiv/route_opt.design (time 0s)
Drc Mode Option: auto
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Creating classic rule checker.
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 1920 total shapes.
Layer MINT1: cached 0 shapes out of 15557 total shapes.
Layer MINT2: cached 0 shapes out of 11683 total shapes.
Cached 2745 vias out of 56074 total vias.
Information: Initializing classic cellmap without advanced rules enabled
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled
CCD initialization runtime: cpu 0.316600, elapsed 0.315185, speed up 1.004489.

CCD-Info: App options set by user
   ccd.post_route_buffer_removal = true
   clock_opt.flow.optimize_ndr = false
CCD: using 8 threads
CTSSC route status detected: clock (VR 0, GR 0, DR 833), data (VR 1, GR 0, DR 31624); stage = postroute, isPostRoute = TRUE
Total power = 0.058225, Leakage = 0.058225, Internal = 0.000000, Switching = 0.000000

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 0.570297, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -4.732914, TNHS = -39.156960, NHVP = 26

    Scenario mode_norm.slow.RCmax  WNS = 54.420769, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = 0.570297, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc  WNHS = -4.732914, TNHS = -39.156958, NHVP = 26
    Scenario mode_norm.slow.RCmax
       Path Group clock  WNS = 54.420769, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 98.391411, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 103.827957, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group clock  WNS = 0.570297, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 59.204937, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 89.649887, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group clock  WNHS = -4.732914, TNHS = -39.156958, NHVP = 26
       Path Group REGIN  WNHS = 98.895096, TNHS = 0.000000, NHVP = 0
       Path Group REGOUT  WNHS = 115.450974, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.570, TNS = 0.000, NVP = 0, WNHS = -4.733, TNHS = -39.157, NHVP = 26
CCD-QoR: Area: Clock Repeater Area (count) = 30.82 (110), Clock std Cell Area (count) = 35.00 (115), Flop Area (count) = 315.56 (214), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.058225, Leakage = 0.058225, Internal = 0.000000, Switching = 0.000000

CCD: Before drc optimization
    Clock clock, NetsWithDRC = 14, worst Tran/Cap cost = 0.0038/0.0000, total Tran/Cap cost = 0.0204/0.0000, Scenario mode_norm.slow.RCmax
    Clock clock, NetsWithDRC = 13, worst Tran/Cap cost = 0.0040/0.0000, total Tran/Cap cost = 0.0166/0.0000, Scenario mode_norm.worst_low.RCmax

|8, 8||2, 2|(2, 0)|0.0000, 0.0000, 0.0000, 0, 0.0000||0.0041, 0.0000, 0.0000, 0, 0.0000||0.0000, 0.0000, 0.0000, 0, 0.0000|
|7, 7||1, 1|
    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =         24
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          6
	# Failed main graph committ          =          2
	# Successful main graph commit      =         16
	# Subgraph evaluation success rate in percent =     0.7500
	# Sg2Main acceptance ratio in percent      =     0.8889
	# NumCTCells changed               =          8

	# Number of cells sized                =         13
	# Number of cells added                =          8
	# Number of cells removed                =          0

	# Total CPU time                  = 00h:00m:19s
	# Total elapsed time              = 00h:00m:04s
	# Flow total speed up             =     4.2796
	# Commit CPU time                 = 00h:00m:04s
	# Commit elapsed time             = 00h:00m:00s
	# Commit speed up                 =     7.4119
	# Generator CPU time              = 00h:00m:00s
	# Generator elapsed time          = 00h:00m:00s
	# Generator speed up              =     0.9993
	# Sg CPU time                     = 00h:00m:14s
	# Sg elapsed time                 = 00h:00m:03s
	# Sg speed up                     =     3.8279
	# The rest of flow speed up       =     3.8048

-------------------------------------------------


CCD: After drc optimization:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = -1.615196, TNS = -2.741903, NVP = 2
    Design (hold) WNHS = -6.256946, TNHS = -65.852470, NHVP = 25

    Scenario mode_norm.slow.RCmax  WNS = 53.428947, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = -1.615196, TNS = -2.741903, NVP = 2
    Scenario mode_norm.fast.RCmin_bc  WNHS = -6.256946, TNHS = -65.852471, NHVP = 25
    Scenario mode_norm.slow.RCmax
       Path Group clock  WNS = 53.428947, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 98.391411, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 102.860420, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group clock  WNS = -1.615196, TNS = -2.741903, NVP = 2
       Path Group REGOUT  WNS = 59.204937, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 89.649887, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group clock  WNHS = -6.256946, TNHS = -65.852472, NHVP = 25
       Path Group REGIN  WNHS = 98.085495, TNHS = 0.000000, NHVP = 0
       Path Group REGOUT  WNHS = 115.450974, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -1.615, TNS = -2.742, NVP = 2, WNHS = -6.257, TNHS = -65.852, NHVP = 25
CCD-QoR: Area: Clock Repeater Area (count) = 32.24 (118), Clock std Cell Area (count) = 36.42 (123), Flop Area (count) = 315.56 (214), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.058374, Leakage = 0.058374, Internal = 0.000000, Switching = 0.000000
    Clock clock, NetsWithDRC = 1, worst Tran/Cap cost = 0.0001/0.0000, total Tran/Cap cost = 0.0001/0.0000, Scenario mode_norm.worst_low.RCmax


    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          0
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          0
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     2.3176

-------------------------------------------------


CCD: After CG based optimization:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = -1.615196, TNS = -2.741903, NVP = 2
    Design (hold) WNHS = -6.256946, TNHS = -65.852470, NHVP = 25

    Scenario mode_norm.slow.RCmax  WNS = 53.428947, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = -1.615196, TNS = -2.741903, NVP = 2
    Scenario mode_norm.fast.RCmin_bc  WNHS = -6.256946, TNHS = -65.852471, NHVP = 25
    Scenario mode_norm.slow.RCmax
       Path Group clock  WNS = 53.428947, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 98.391411, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 102.860420, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group clock  WNS = -1.615196, TNS = -2.741903, NVP = 2
       Path Group REGOUT  WNS = 59.204937, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 89.649887, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group clock  WNHS = -6.256946, TNHS = -65.852472, NHVP = 25
       Path Group REGIN  WNHS = 98.085495, TNHS = 0.000000, NHVP = 0
       Path Group REGOUT  WNHS = 115.450974, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -1.615, TNS = -2.742, NVP = 2, WNHS = -6.257, TNHS = -65.852, NHVP = 25
CCD-QoR: Area: Clock Repeater Area (count) = 32.24 (118), Clock std Cell Area (count) = 36.42 (123), Flop Area (count) = 315.56 (214), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.058374, Leakage = 0.058374, Internal = 0.000000, Switching = 0.000000
 CCD flow runtime: cpu 25.826902, elapsed 5.433081, speed up 4.753638.
Mark clock trees...
Marking clock synthesized attributes

Rebuilding Cell-Density Map
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled

INFO: Enable clock_slack updates.
Information: Creating classic rule checker.
Begin building search trees for block MulDiv:MulDiv/route_opt.design
Done building search trees for block MulDiv:MulDiv/route_opt.design (time 0s)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 0 total shapes.
Layer MINT1: cached 0 shapes out of 0 total shapes.
Layer MINT2: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 0 total vias.
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 9 Iter  1          0.00        0.00      0.00       115       0.002  29186832.00           0.007       838
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
INFO: Disable clock_slack updates.

Route-opt optimization Phase 10 Iter  1         0.00        0.00      0.00       115       0.002  29186832.00           0.007       838
Route-opt optimization Phase 10 Iter  2         0.00        0.00      0.00       115       0.002  29186832.00           0.007       838
Route-opt optimization Phase 10 Iter  3         0.00        0.00      0.00       115       0.002  29186832.00           0.007       838
Route-opt optimization Phase 10 Iter  4         0.00        0.00      0.00       115       0.002  29186832.00           0.007       838
Route-opt optimization Phase 10 Iter  5         0.00        0.00      0.00       115       0.002  29186832.00           0.007       838
Route-opt optimization Phase 10 Iter  6         0.00        0.00      0.00       115       0.002  29186832.00           0.007       838
Route-opt optimization Phase 10 Iter  7         0.00        0.00      0.00       115       0.002  29186832.00           0.007       838
Route-opt optimization Phase 10 Iter  8         0.00        0.00      0.00       115       0.002  29196280.00           0.007       838

Route-opt optimization Phase 11 Iter  1         0.00        0.00      0.00       115       0.002  29196280.00           0.008       838
Route-opt optimization Phase 11 Iter  2         0.00        0.00      0.00       115       0.002  29368984.00           0.008       838


Route-opt optimization Phase 13 Iter  1         0.00        0.00      0.00       115       0.002  29368984.00           0.008       838
Information: CTS will work on the following scenarios. (CTS-101)
   mode_norm.slow.RCmax	(Mode: mode_norm.slow.RCmax; Corner: mode_norm.slow.RCmax)
   mode_norm.worst_low.RCmax	(Mode: mode_norm.worst_low.RCmax; Corner: mode_norm.worst_low.RCmax)
   mode_norm.fast.RCmin_bc	(Mode: mode_norm.fast.RCmin_bc; Corner: mode_norm.fast.RCmin_bc)
Information: CTS will work on all clocks in active scenarios, including 3 master clocks and 0 generated clocks. (CTS-107)
Information: Clock derating is disabled

CTS related app options set by user:
   cts.common.power_aware_pruning = false
   time.enable_ccs_rcv_cap = true

Buffer/Inverter reference list for clock tree synthesis:
   NanGate_15nm_OCL/BUF_X1
   NanGate_15nm_OCL/BUF_X2
   NanGate_15nm_OCL/BUF_X4
   NanGate_15nm_OCL/BUF_X8
   NanGate_15nm_OCL/BUF_X12
   NanGate_15nm_OCL/BUF_X16
   NanGate_15nm_OCL/CLKBUF_X1
   NanGate_15nm_OCL/CLKBUF_X2
   NanGate_15nm_OCL/CLKBUF_X4
   NanGate_15nm_OCL/CLKBUF_X8
   NanGate_15nm_OCL/CLKBUF_X12
   NanGate_15nm_OCL/CLKBUF_X16
   NanGate_15nm_OCL/INV_X1
   NanGate_15nm_OCL/INV_X2
   NanGate_15nm_OCL/INV_X4
   NanGate_15nm_OCL/INV_X8
   NanGate_15nm_OCL/INV_X12
   NanGate_15nm_OCL/INV_X16

ICG reference list:
   NanGate_15nm_OCL/CLKGATETST_X1


register reference list:
   NanGate_15nm_OCL/DFFRNQ_X1
   NanGate_15nm_OCL/DFFSNQ_X1
   NanGate_15nm_OCL/LHQ_X1
   NanGate_15nm_OCL/SDFFRNQ_X1
   NanGate_15nm_OCL/SDFFSNQ_X1

Information: 'mode_norm.worst_low.RCmax' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (62976 62976)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Warning: Power CCD will be skipped because there is no dynamic power scenario detected !
Begin building search trees for block MulDiv:MulDiv/route_opt.design
Done building search trees for block MulDiv:MulDiv/route_opt.design (time 0s)
Drc Mode Option: auto
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Creating classic rule checker.
Information: Initializing classic cellmap without advanced rules enabled
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled
CCD initialization runtime: cpu 0.159431, elapsed 0.157659, speed up 1.011239.

CCD-Info: App options set by user
   ccd.post_route_buffer_removal = true
   clock_opt.flow.optimize_ndr = false
CCD: using 8 threads
CTSSC route status detected: clock (VR 8, GR 0, DR 833), data (VR 33, GR 0, DR 31624); stage = postroute, isPostRoute = TRUE
Total power = 0.058738, Leakage = 0.058738, Internal = 0.000000, Switching = 0.000000

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 0.661731, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = 0.014663, TNHS = 0.000000, NHVP = 0

    Scenario mode_norm.slow.RCmax  WNS = 55.126488, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = 0.661731, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc  WNHS = 0.014663, TNHS = 0.000000, NHVP = 0
    Scenario mode_norm.slow.RCmax
       Path Group clock  WNS = 55.126488, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 98.391411, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 102.860420, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group clock  WNS = 0.661731, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 59.185863, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 89.668961, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group clock  WNHS = 0.014663, TNHS = 0.000000, NHVP = 0
       Path Group REGIN  WNHS = 98.085495, TNHS = 0.000000, NHVP = 0
       Path Group REGOUT  WNHS = 115.450974, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.662, TNS = 0.000, NVP = 0, WNHS = 0.015, TNHS = 0.000, NHVP = 0
CCD-QoR: Area: Clock Repeater Area (count) = 32.24 (118), Clock std Cell Area (count) = 36.42 (123), Flop Area (count) = 315.56 (214), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.058738, Leakage = 0.058738, Internal = 0.000000, Switching = 0.000000

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          0
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          0
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     0.9998

-------------------------------------------------


CCD: After WNS optimization (wns opto):
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 0.661731, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = 0.014663, TNHS = 0.000000, NHVP = 0

    Scenario mode_norm.slow.RCmax  WNS = 55.126488, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = 0.661731, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc  WNHS = 0.014663, TNHS = 0.000000, NHVP = 0
    Scenario mode_norm.slow.RCmax
       Path Group clock  WNS = 55.126488, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 98.391411, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 102.860420, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group clock  WNS = 0.661731, TNS = 0.000000, NVP = 0
       Path Group REGOUT  WNS = 59.185863, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 89.668961, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group clock  WNHS = 0.014663, TNHS = 0.000000, NHVP = 0
       Path Group REGIN  WNHS = 98.085495, TNHS = 0.000000, NHVP = 0
       Path Group REGOUT  WNHS = 115.450974, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.662, TNS = 0.000, NVP = 0, WNHS = 0.015, TNHS = 0.000, NHVP = 0
CCD-QoR: Area: Clock Repeater Area (count) = 32.24 (118), Clock std Cell Area (count) = 36.42 (123), Flop Area (count) = 315.56 (214), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.058738, Leakage = 0.058738, Internal = 0.000000, Switching = 0.000000
 CCD flow runtime: cpu 3.496919, elapsed 0.509816, speed up 6.859179.
Mark clock trees...
Marking clock synthesized attributes

Rebuilding Cell-Density Map
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled

Route-opt optimization Phase 14 Iter  1         0.00        0.00      0.00       115       0.002  29368984.00           0.008       838
Route-opt optimization Phase 14 Iter  2         0.00        0.00      0.00       115       0.002  29355908.00           0.008       838

Route-opt optimization Phase 15 Iter  1         0.00        0.00      0.00       115       0.002  29334380.00           0.008       838

Route-opt optimization Phase 16 Iter  1         0.00        0.00      0.00       115       0.002  29261828.00           0.009       838
Route-opt optimization Phase 16 Iter  2         0.00        0.00      0.00       115       0.002  29261828.00           0.009       838

Route-opt optimization complete                 0.00        0.00      0.00       115       0.002  29261828.00           0.009       838
Generating Timing information  
Design  Scenario mode_norm.slow.RCmax (Mode mode_norm.slow.RCmax Corner mode_norm.slow.RCmax)
Warning: Currnet dominant scnenario mode_norm.slow.RCmax for timing driven route  is different from dominant scenario for the previous timing driven route which is mode_norm.worst_low.RCmax. (ZRT-647)
Estimated unitRes/unitCap :
Layer M1 : Res  46.4286 ohm/um Cap  0.148637 ff/um
Layer MINT1 : Res  46.4286 ohm/um Cap  0.154683 ff/um
Layer MINT2 : Res  46.4286 ohm/um Cap  0.154827 ff/um
Layer MINT3 : Res  46.4286 ohm/um Cap  0.154839 ff/um
Layer MINT4 : Res  46.4286 ohm/um Cap  0.154828 ff/um
Layer MINT5 : Res  46.4286 ohm/um Cap  0.154674 ff/um
Layer MSMG1 : Res  8.03571 ohm/um Cap  0.196653 ff/um
Layer MSMG2 : Res  8.03571 ohm/um Cap  0.184306 ff/um
Layer MSMG3 : Res  8.03571 ohm/um Cap  0.18422 ff/um
Layer MSMG4 : Res  8.03571 ohm/um Cap  0.184207 ff/um
Layer MSMG5 : Res  8.03571 ohm/um Cap  0.184091 ff/um
Layer MG1 : Res  0.892857 ohm/um Cap  0.194736 ff/um
Layer MG2 : Res  0.892857 ohm/um Cap  0.177243 ff/um
Generating Timing information  ... Done
Information: The net parasitics of block MulDiv are cleared. (TIM-123)

Route-opt route preserve complete         CPU:   126 s (  0.03 hr )  ELAPSE:    33 s (  0.01 hr )  MEM-PEAK:   838 MB
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
----------------------------------------------------------------
running legalize_placement
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Begin building search trees for block MulDiv:MulDiv/route_opt.design
Done building search trees for block MulDiv:MulDiv/route_opt.design (time 0s)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0


Legalizing Top Level Design MulDiv ... 
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Information: Creating classic rule checker.
=====> Processed 41 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     3901.69         5535        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
	To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
	To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   5535
number of references:                41
number of site rows:                 81
number of locations attempted:   109663
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        5412 (40965 total sites)
avg row height over cells:        0.768 um
rms cell displacement:            0.044 um ( 0.06 row height)
rms weighted cell displacement:   0.044 um ( 0.06 row height)
max cell displacement:            1.042 um ( 1.36 row height)
avg cell displacement:            0.007 um ( 0.01 row height)
avg weighted cell displacement:   0.007 um ( 0.01 row height)
number of cells moved:              209
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ZINV_inst_6580 (INV_X1)
  Input location: (45.44,17.664)
  Legal location: (46.144,16.896)
  Displacement:   1.042 um ( 1.36 row height)
Cell: ropt_h_inst_7128 (CLKBUF_X1)
  Input location: (10.432,31.552)
  Legal location: (10.496,30.72)
  Displacement:   0.834 um ( 1.09 row height)
Cell: U5116 (XNOR2_X1)
  Input location: (48.192,45.312)
  Legal location: (48,46.08)
  Displacement:   0.792 um ( 1.03 row height)
Cell: ropt_h_inst_7125 (CLKBUF_X1)
  Input location: (31.808,11.136)
  Legal location: (31.232,10.752)
  Displacement:   0.692 um ( 0.90 row height)
Cell: ropt_h_inst_7102 (CLKBUF_X1)
  Input location: (12.416,35.488)
  Legal location: (12.352,36.096)
  Displacement:   0.611 um ( 0.80 row height)
Cell: ropt_h_inst_7126 (CLKBUF_X1)
  Input location: (8.448,32.864)
  Legal location: (8.448,32.256)
  Displacement:   0.608 um ( 0.79 row height)
Cell: U5872 (NAND2_X1)
  Input location: (45.184,17.664)
  Legal location: (45.76,17.664)
  Displacement:   0.576 um ( 0.75 row height)
Cell: ropt_h_inst_7111 (CLKBUF_X1)
  Input location: (25.343,43.231)
  Legal location: (25.28,43.776)
  Displacement:   0.549 um ( 0.71 row height)
Cell: divisor_reg_57_ (SDFFSNQ_X1)
  Input location: (46.272,45.312)
  Legal location: (46.784,45.312)
  Displacement:   0.512 um ( 0.67 row height)
Cell: ZINV_inst_6581 (INV_X2)
  Input location: (44.992,17.664)
  Legal location: (45.504,17.664)
  Displacement:   0.512 um ( 0.67 row height)

Legalization succeeded.
Total Legalizer CPU: 0.425
----------------------------------------------------------------

Route-opt legalization complete           CPU:   126 s (  0.04 hr )  ELAPSE:    33 s (  0.01 hr )  MEM-PEAK:   838 MB
****************************************
Report : Power/Ground Connection Summary
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:50:05 2019
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 5495/5535
Unconnected nwell pins        5535
Ground net VSS                5495/5535
Unconnected pwell pins        5535
--------------------------------------------------------------------------------
Information: connections of 80 power/ground pin(s) are created or changed.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MSMG5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: DbIn With Extraction] Stage (MB): Used  146  Alloctr  147  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used  147  Alloctr  148  Proc 2133 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Analysis] Stage (MB): Used  146  Alloctr  147  Proc    0 
[ECO: Analysis] Total (MB): Used  147  Alloctr  148  Proc 2133 
Num of eco nets = 5989
Num of open eco nets = 550
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Init] Stage (MB): Used  147  Alloctr  147  Proc    0 
[ECO: Init] Total (MB): Used  148  Alloctr  149  Proc 2133 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  152  Alloctr  153  Proc 2133 
Printing options for 'route.common.*'
common.post_detail_route_redundant_via_insertion        :	 medium              
common.verbose_level                                    :	 0                   

Printing options for 'route.global.*'
global.deterministic                                    :	 off                 
global.export_soft_congestion_maps                      :	 false               
global.timing_driven                                    :	 true                

Begin global routing.
Loading timing information to the router from design
Timing information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,63.23,63.74)
Number of routing layers = 13
layer M1, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT1, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT2, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT3, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT4, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT5, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MSMG1, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG2, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG3, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG4, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG5, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MG1, dir Hor, min width = 0.112, min space = 0.112 pitch = 0.224
layer MG2, dir Ver, min width = 0.112, min space = 0.112 pitch = 0.224
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  154  Alloctr  155  Proc 2133 
Net statistics:
Total number of nets     = 5989
Number of nets to route  = 550
Number of single or zero port nets = 1
Number of nets with min-layer-mode soft = 9
Number of nets with min-layer-mode soft-cost-low = 9
543 nets are partially connected,
 of which 543 are detail routed and 5 are global routed.
5438 nets are fully connected,
 of which 5431 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    2  Proc    0 
[End of Build All Nets] Total (MB): Used  156  Alloctr  158  Proc 2133 
Average gCell capacity  0.20	 on layer (1)	 M1
Average gCell capacity  10.68	 on layer (2)	 MINT1
Average gCell capacity  9.87	 on layer (3)	 MINT2
Average gCell capacity  11.75	 on layer (4)	 MINT3
Average gCell capacity  9.88	 on layer (5)	 MINT4
Average gCell capacity  11.76	 on layer (6)	 MINT5
Average gCell capacity  5.45	 on layer (7)	 MSMG1
Average gCell capacity  6.45	 on layer (8)	 MSMG2
Average gCell capacity  5.72	 on layer (9)	 MSMG3
Average gCell capacity  6.45	 on layer (10)	 MSMG4
Average gCell capacity  5.72	 on layer (11)	 MSMG5
Average gCell capacity  1.65	 on layer (12)	 MG1
Average gCell capacity  0.00	 on layer (13)	 MG2
Average number of tracks per gCell 12.06	 on layer (1)	 M1
Average number of tracks per gCell 12.01	 on layer (2)	 MINT1
Average number of tracks per gCell 12.06	 on layer (3)	 MINT2
Average number of tracks per gCell 12.01	 on layer (4)	 MINT3
Average number of tracks per gCell 12.06	 on layer (5)	 MINT4
Average number of tracks per gCell 12.01	 on layer (6)	 MINT5
Average number of tracks per gCell 6.90	 on layer (7)	 MSMG1
Average number of tracks per gCell 6.87	 on layer (8)	 MSMG2
Average number of tracks per gCell 6.90	 on layer (9)	 MSMG3
Average number of tracks per gCell 6.87	 on layer (10)	 MSMG4
Average number of tracks per gCell 6.90	 on layer (11)	 MSMG5
Average number of tracks per gCell 3.45	 on layer (12)	 MG1
Average number of tracks per gCell 3.45	 on layer (13)	 MG2
Number of gCells = 88478
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  158  Alloctr  159  Proc 2133 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    5  Proc    0 
[End of Build Data] Total (MB): Used  158  Alloctr  160  Proc 2133 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  190  Alloctr  192  Proc 2133 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  190  Alloctr  192  Proc 2133 
Initial. Routing result:
Initial. Both Dirs: Overflow =    36 Max = 3 GRCs =    70 (0.51%)
Initial. H routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
Initial. V routing: Overflow =    36 Max = 3 (GRCs =  1) GRCs =    69 (1.01%)
Initial. M1         Overflow =     9 Max = 1 (GRCs =  9) GRCs =     9 (0.13%)
Initial. MINT1      Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
Initial. MINT2      Overflow =    27 Max = 3 (GRCs =  1) GRCs =    60 (0.88%)
Initial. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.7 0.00 0.00 0.09 0.00 0.00 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.13
MINT1    34.6 11.3 9.33 15.0 9.90 13.4 4.72 0.85 0.72 0.03 0.04 0.00 0.00 0.00
MINT2    27.9 6.95 7.24 8.80 8.18 17.5 6.94 8.58 4.66 0.93 2.01 0.09 0.15 0.01
MINT3    63.3 16.5 9.12 5.45 3.01 2.38 0.12 0.06 0.00 0.01 0.00 0.00 0.00 0.00
MINT4    71.1 10.7 7.85 5.19 2.89 1.87 0.24 0.13 0.00 0.00 0.00 0.00 0.00 0.00
MINT5    99.4 0.53 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    84.2 13.1 1.18 0.98 0.00 0.50 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG2    83.6 15.7 0.41 0.25 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    94.4 5.26 0.26 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    98.0 1.81 0.09 0.04 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    99.5 0.44 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    80.7 6.51 2.81 2.83 1.90 2.82 0.95 0.76 0.43 0.08 0.16 0.01 0.01 0.01


Initial. Total Wire Length = 52.71
Initial. Layer M1 wire length = 0.03
Initial. Layer MINT1 wire length = 37.39
Initial. Layer MINT2 wire length = 13.78
Initial. Layer MINT3 wire length = 0.73
Initial. Layer MINT4 wire length = 0.77
Initial. Layer MINT5 wire length = 0.00
Initial. Layer MSMG1 wire length = 0.00
Initial. Layer MSMG2 wire length = 0.00
Initial. Layer MSMG3 wire length = 0.00
Initial. Layer MSMG4 wire length = 0.00
Initial. Layer MSMG5 wire length = 0.00
Initial. Layer MG1 wire length = 0.00
Initial. Layer MG2 wire length = 0.00
Initial. Total Number of Contacts = 243
Initial. Via V1_0 count = 175
Initial. Via VINT1_0 count = 57
Initial. Via VINT2_0 count = 9
Initial. Via VINT3_0 count = 2
Initial. Via VINT4_0 count = 0
Initial. Via VINT5_0 count = 0
Initial. Via VSMG1_0 count = 0
Initial. Via VSMG2_0 count = 0
Initial. Via VSMG3_0 count = 0
Initial. Via VSMG4_0 count = 0
Initial. Via VSMG5_0 count = 0
Initial. Via VG1_0 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  190  Alloctr  192  Proc 2133 
phase1. Routing result:
phase1. Both Dirs: Overflow =    36 Max = 3 GRCs =    70 (0.51%)
phase1. H routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase1. V routing: Overflow =    36 Max = 3 (GRCs =  1) GRCs =    69 (1.01%)
phase1. M1         Overflow =     9 Max = 1 (GRCs =  9) GRCs =     9 (0.13%)
phase1. MINT1      Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase1. MINT2      Overflow =    27 Max = 3 (GRCs =  1) GRCs =    60 (0.88%)
phase1. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.7 0.00 0.00 0.09 0.00 0.00 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.13
MINT1    34.6 11.3 9.33 15.0 9.90 13.4 4.72 0.85 0.72 0.03 0.04 0.00 0.00 0.00
MINT2    27.9 6.95 7.24 8.80 8.18 17.5 6.94 8.58 4.66 0.93 2.01 0.09 0.15 0.01
MINT3    63.3 16.5 9.12 5.45 3.01 2.38 0.12 0.06 0.00 0.01 0.00 0.00 0.00 0.00
MINT4    71.1 10.7 7.85 5.19 2.89 1.87 0.24 0.13 0.00 0.00 0.00 0.00 0.00 0.00
MINT5    99.4 0.53 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    84.2 13.1 1.18 0.98 0.00 0.50 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG2    83.6 15.7 0.41 0.25 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    94.4 5.26 0.26 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    98.0 1.81 0.09 0.04 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    99.5 0.44 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    80.7 6.51 2.81 2.83 1.90 2.82 0.95 0.76 0.43 0.08 0.16 0.01 0.01 0.01


phase1. Total Wire Length = 52.70
phase1. Layer M1 wire length = 0.03
phase1. Layer MINT1 wire length = 37.39
phase1. Layer MINT2 wire length = 13.78
phase1. Layer MINT3 wire length = 0.73
phase1. Layer MINT4 wire length = 0.77
phase1. Layer MINT5 wire length = 0.00
phase1. Layer MSMG1 wire length = 0.00
phase1. Layer MSMG2 wire length = 0.00
phase1. Layer MSMG3 wire length = 0.00
phase1. Layer MSMG4 wire length = 0.00
phase1. Layer MSMG5 wire length = 0.00
phase1. Layer MG1 wire length = 0.00
phase1. Layer MG2 wire length = 0.00
phase1. Total Number of Contacts = 243
phase1. Via V1_0 count = 175
phase1. Via VINT1_0 count = 57
phase1. Via VINT2_0 count = 9
phase1. Via VINT3_0 count = 2
phase1. Via VINT4_0 count = 0
phase1. Via VINT5_0 count = 0
phase1. Via VSMG1_0 count = 0
phase1. Via VSMG2_0 count = 0
phase1. Via VSMG3_0 count = 0
phase1. Via VSMG4_0 count = 0
phase1. Via VSMG5_0 count = 0
phase1. Via VG1_0 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  190  Alloctr  192  Proc 2133 
phase2. Routing result:
phase2. Both Dirs: Overflow =    36 Max = 3 GRCs =    70 (0.51%)
phase2. H routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase2. V routing: Overflow =    36 Max = 3 (GRCs =  1) GRCs =    69 (1.01%)
phase2. M1         Overflow =     9 Max = 1 (GRCs =  9) GRCs =     9 (0.13%)
phase2. MINT1      Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase2. MINT2      Overflow =    27 Max = 3 (GRCs =  1) GRCs =    60 (0.88%)
phase2. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.7 0.00 0.00 0.09 0.00 0.00 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.13
MINT1    34.6 11.3 9.33 15.0 9.90 13.4 4.72 0.85 0.72 0.03 0.04 0.00 0.00 0.00
MINT2    27.9 6.95 7.24 8.80 8.18 17.5 6.94 8.58 4.66 0.93 2.01 0.09 0.15 0.01
MINT3    63.3 16.5 9.12 5.45 3.01 2.38 0.12 0.06 0.00 0.01 0.00 0.00 0.00 0.00
MINT4    71.1 10.7 7.85 5.19 2.89 1.87 0.24 0.13 0.00 0.00 0.00 0.00 0.00 0.00
MINT5    99.4 0.53 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    84.2 13.1 1.18 0.98 0.00 0.50 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG2    83.6 15.7 0.41 0.25 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    94.4 5.26 0.26 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    98.0 1.81 0.09 0.04 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    99.5 0.44 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    80.7 6.51 2.81 2.83 1.90 2.82 0.95 0.76 0.43 0.08 0.16 0.01 0.01 0.01


phase2. Total Wire Length = 52.70
phase2. Layer M1 wire length = 0.03
phase2. Layer MINT1 wire length = 37.39
phase2. Layer MINT2 wire length = 13.78
phase2. Layer MINT3 wire length = 0.73
phase2. Layer MINT4 wire length = 0.77
phase2. Layer MINT5 wire length = 0.00
phase2. Layer MSMG1 wire length = 0.00
phase2. Layer MSMG2 wire length = 0.00
phase2. Layer MSMG3 wire length = 0.00
phase2. Layer MSMG4 wire length = 0.00
phase2. Layer MSMG5 wire length = 0.00
phase2. Layer MG1 wire length = 0.00
phase2. Layer MG2 wire length = 0.00
phase2. Total Number of Contacts = 243
phase2. Via V1_0 count = 175
phase2. Via VINT1_0 count = 57
phase2. Via VINT2_0 count = 9
phase2. Via VINT3_0 count = 2
phase2. Via VINT4_0 count = 0
phase2. Via VINT5_0 count = 0
phase2. Via VSMG1_0 count = 0
phase2. Via VSMG2_0 count = 0
phase2. Via VSMG3_0 count = 0
phase2. Via VSMG4_0 count = 0
phase2. Via VSMG5_0 count = 0
phase2. Via VG1_0 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   36  Alloctr   37  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  190  Alloctr  192  Proc 2133 

Congestion utilization per direction:
Average vertical track utilization   = 13.30 %
Peak    vertical track utilization   = 50.00 %
Average horizontal track utilization =  9.49 %
Peak    horizontal track utilization = 41.30 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used  189  Alloctr  190  Proc 2133 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   36  Alloctr   37  Proc    0 
[GR: Done] Total (MB): Used  189  Alloctr  190  Proc 2133 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   33  Alloctr   33  Proc    0 
[End of Global Routing] Total (MB): Used  185  Alloctr  187  Proc 2133 
[ECO: GR] Elapsed real time: 0:00:01 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: GR] Stage (MB): Used  184  Alloctr  185  Proc    0 
[ECO: GR] Total (MB): Used  185  Alloctr  187  Proc 2133 

Start track assignment

Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              
common.verbose_level                                    :	 0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :	 true                
track.timing_driven                                     :	 true                

Information: Using 8 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    1  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used  150  Alloctr  152  Proc 2133 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/83      
Routed partition 2/83      
Routed partition 3/83      
Routed partition 4/83      
Routed partition 5/83      
Routed partition 6/83      
Routed partition 7/83      
Routed partition 8/83      
Routed partition 9/83      
Routed partition 10/83     
Routed partition 11/83     
Routed partition 12/83     
Routed partition 13/83     
Routed partition 14/83     
Routed partition 15/83     
Routed partition 16/83     
Routed partition 17/83     
Routed partition 18/83     
Routed partition 19/83     
Routed partition 20/83     
Routed partition 21/83     
Routed partition 22/83     
Routed partition 23/83     
Routed partition 24/83     
Routed partition 25/83     
Routed partition 26/83     
Routed partition 27/83     
Routed partition 28/83     
Routed partition 29/83     
Routed partition 30/83     
Routed partition 31/83     
Routed partition 32/83     
Routed partition 33/83     
Routed partition 34/83     
Routed partition 35/83     
Routed partition 36/83     
Routed partition 37/83     
Routed partition 38/83     
Routed partition 39/83     
Routed partition 40/83     
Routed partition 41/83     
Routed partition 42/83     
Routed partition 43/83     
Routed partition 44/83     
Routed partition 45/83     
Routed partition 46/83     
Routed partition 47/83     
Routed partition 48/83     
Routed partition 49/83     
Routed partition 50/83     
Routed partition 51/83     
Routed partition 52/83     
Routed partition 53/83     
Routed partition 54/83     
Routed partition 55/83     
Routed partition 56/83     
Routed partition 57/83     
Routed partition 58/83     
Routed partition 59/83     
Routed partition 60/83     
Routed partition 61/83     
Routed partition 62/83     
Routed partition 63/83     
Routed partition 64/83     
Routed partition 65/83     
Routed partition 66/83     
Routed partition 67/83     
Routed partition 68/83     
Routed partition 69/83     
Routed partition 70/83     
Routed partition 71/83     
Routed partition 72/83     
Routed partition 73/83     
Routed partition 74/83     
Routed partition 75/83     
Routed partition 76/83     
Routed partition 77/83     
Routed partition 78/83     
Routed partition 79/83     
Routed partition 80/83     
Routed partition 81/83     
Routed partition 82/83     
Routed partition 83/83     

Assign Vertical partitions, iteration 0
Routed partition 1/82      
Routed partition 2/82      
Routed partition 3/82      
Routed partition 4/82      
Routed partition 5/82      
Routed partition 6/82      
Routed partition 7/82      
Routed partition 8/82      
Routed partition 9/82      
Routed partition 10/82     
Routed partition 11/82     
Routed partition 12/82     
Routed partition 13/82     
Routed partition 14/82     
Routed partition 15/82     
Routed partition 16/82     
Routed partition 17/82     
Routed partition 18/82     
Routed partition 19/82     
Routed partition 20/82     
Routed partition 21/82     
Routed partition 22/82     
Routed partition 23/82     
Routed partition 24/82     
Routed partition 25/82     
Routed partition 26/82     
Routed partition 27/82     
Routed partition 28/82     
Routed partition 29/82     
Routed partition 30/82     
Routed partition 31/82     
Routed partition 32/82     
Routed partition 33/82     
Routed partition 34/82     
Routed partition 35/82     
Routed partition 36/82     
Routed partition 37/82     
Routed partition 38/82     
Routed partition 39/82     
Routed partition 40/82     
Routed partition 41/82     
Routed partition 42/82     
Routed partition 43/82     
Routed partition 44/82     
Routed partition 45/82     
Routed partition 46/82     
Routed partition 47/82     
Routed partition 48/82     
Routed partition 49/82     
Routed partition 50/82     
Routed partition 51/82     
Routed partition 53/82     
Routed partition 53/82     
Routed partition 54/82     
Routed partition 55/82     
Routed partition 56/82     
Routed partition 57/82     
Routed partition 58/82     
Routed partition 59/82     
Routed partition 60/82     
Routed partition 61/82     
Routed partition 62/82     
Routed partition 63/82     
Routed partition 64/82     
Routed partition 65/82     
Routed partition 66/82     
Routed partition 67/82     
Routed partition 68/82     
Routed partition 69/82     
Routed partition 70/82     
Routed partition 71/82     
Routed partition 72/82     
Routed partition 73/82     
Routed partition 74/82     
Routed partition 75/82     
Routed partition 76/82     
Routed partition 77/82     
Routed partition 78/82     
Routed partition 79/82     
Routed partition 80/82     
Routed partition 81/82     
Routed partition 82/82     

Number of wires with overlap after iteration 0 = 1620 of 2444


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    1  Proc  120 
[Track Assign: Iteration 0] Total (MB): Used  150  Alloctr  152  Proc 2253 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/83      
Routed partition 2/83      
Routed partition 3/83      
Routed partition 4/83      
Routed partition 5/83      
Routed partition 6/83      
Routed partition 7/83      
Routed partition 8/83      
Routed partition 9/83      
Routed partition 10/83     
Routed partition 11/83     
Routed partition 12/83     
Routed partition 13/83     
Routed partition 14/83     
Routed partition 15/83     
Routed partition 16/83     
Routed partition 17/83     
Routed partition 18/83     
Routed partition 19/83     
Routed partition 20/83     
Routed partition 21/83     
Routed partition 22/83     
Routed partition 23/83     
Routed partition 24/83     
Routed partition 25/83     
Routed partition 26/83     
Routed partition 27/83     
Routed partition 28/83     
Routed partition 29/83     
Routed partition 30/83     
Routed partition 31/83     
Routed partition 32/83     
Routed partition 33/83     
Routed partition 34/83     
Routed partition 35/83     
Routed partition 36/83     
Routed partition 37/83     
Routed partition 38/83     
Routed partition 39/83     
Routed partition 40/83     
Routed partition 41/83     
Routed partition 42/83     
Routed partition 43/83     
Routed partition 44/83     
Routed partition 45/83     
Routed partition 46/83     
Routed partition 47/83     
Routed partition 48/83     
Routed partition 49/83     
Routed partition 50/83     
Routed partition 51/83     
Routed partition 52/83     
Routed partition 53/83     
Routed partition 54/83     
Routed partition 55/83     
Routed partition 56/83     
Routed partition 57/83     
Routed partition 58/83     
Routed partition 59/83     
Routed partition 60/83     
Routed partition 61/83     
Routed partition 62/83     
Routed partition 63/83     
Routed partition 64/83     
Routed partition 65/83     
Routed partition 66/83     
Routed partition 67/83     
Routed partition 68/83     
Routed partition 69/83     
Routed partition 70/83     
Routed partition 71/83     
Routed partition 72/83     
Routed partition 73/83     
Routed partition 74/83     
Routed partition 75/83     
Routed partition 76/83     
Routed partition 77/83     
Routed partition 78/83     
Routed partition 79/83     
Routed partition 80/83     
Routed partition 81/83     
Routed partition 82/83     
Routed partition 83/83     

Assign Vertical partitions, iteration 1
Routed partition 1/82      
Routed partition 2/82      
Routed partition 3/82      
Routed partition 4/82      
Routed partition 5/82      
Routed partition 6/82      
Routed partition 7/82      
Routed partition 8/82      
Routed partition 9/82      
Routed partition 10/82     
Routed partition 11/82     
Routed partition 12/82     
Routed partition 13/82     
Routed partition 14/82     
Routed partition 15/82     
Routed partition 16/82     
Routed partition 17/82     
Routed partition 18/82     
Routed partition 19/82     
Routed partition 20/82     
Routed partition 21/82     
Routed partition 22/82     
Routed partition 23/82     
Routed partition 24/82     
Routed partition 25/82     
Routed partition 26/82     
Routed partition 27/82     
Routed partition 28/82     
Routed partition 29/82     
Routed partition 30/82     
Routed partition 31/82     
Routed partition 32/82     
Routed partition 33/82     
Routed partition 34/82     
Routed partition 35/82     
Routed partition 36/82     
Routed partition 37/82     
Routed partition 38/82     
Routed partition 39/82     
Routed partition 40/82     
Routed partition 41/82     
Routed partition 42/82     
Routed partition 43/82     
Routed partition 44/82     
Routed partition 45/82     
Routed partition 46/82     
Routed partition 47/82     
Routed partition 48/82     
Routed partition 49/82     
Routed partition 50/82     
Routed partition 51/82     
Routed partition 52/82     
Routed partition 53/82     
Routed partition 54/82     
Routed partition 55/82     
Routed partition 56/82     
Routed partition 57/82     
Routed partition 58/82     
Routed partition 59/82     
Routed partition 60/82     
Routed partition 61/82     
Routed partition 62/82     
Routed partition 63/82     
Routed partition 64/82     
Routed partition 65/82     
Routed partition 66/82     
Routed partition 67/82     
Routed partition 68/82     
Routed partition 69/82     
Routed partition 70/82     
Routed partition 71/82     
Routed partition 72/82     
Routed partition 73/82     
Routed partition 74/82     
Routed partition 75/82     
Routed partition 76/82     
Routed partition 77/82     
Routed partition 78/82     
Routed partition 79/82     
Routed partition 80/82     
Routed partition 81/82     
Routed partition 82/82     

[Track Assign: Iteration 1] Elapsed real time: 0:00:01 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    1  Proc  120 
[Track Assign: Iteration 1] Total (MB): Used  150  Alloctr  152  Proc 2253 

Number of wires with overlap after iteration 1 = 828 of 1533


Wire length and via report:
---------------------------
Number of M1 wires: 307 		  : 0
Number of MINT1 wires: 993 		 V1_0: 1126
Number of MINT2 wires: 181 		 VINT1_0: 344
Number of MINT3 wires: 40 		 VINT2_0: 75
Number of MINT4 wires: 12 		 VINT3_0: 22
Number of MINT5 wires: 0 		 VINT4_0: 0
Number of MSMG1 wires: 0 		 VINT5_0: 0
Number of MSMG2 wires: 0 		 VSMG1_0: 0
Number of MSMG3 wires: 0 		 VSMG2_0: 0
Number of MSMG4 wires: 0 		 VSMG3_0: 0
Number of MSMG5 wires: 0 		 VSMG4_0: 0
Number of MG1 wires: 0 		 VSMG5_0: 0
Number of MG2 wires: 0 		 VG1_0: 0
Total number of wires: 1533 		 vias: 1567

Total M1 wire length: 23.4
Total MINT1 wire length: 153.1
Total MINT2 wire length: 42.0
Total MINT3 wire length: 10.1
Total MINT4 wire length: 4.7
Total MINT5 wire length: 0.0
Total MSMG1 wire length: 0.0
Total MSMG2 wire length: 0.0
Total MSMG3 wire length: 0.0
Total MSMG4 wire length: 0.0
Total MSMG5 wire length: 0.0
Total MG1 wire length: 0.0
Total MG2 wire length: 0.0
Total wire length: 233.3

Longest M1 wire length: 0.4
Longest MINT1 wire length: 2.9
Longest MINT2 wire length: 0.9
Longest MINT3 wire length: 0.9
Longest MINT4 wire length: 1.0
Longest MINT5 wire length: 0.0
Longest MSMG1 wire length: 0.0
Longest MSMG2 wire length: 0.0
Longest MSMG3 wire length: 0.0
Longest MSMG4 wire length: 0.0
Longest MSMG5 wire length: 0.0
Longest MG1 wire length: 0.0
Longest MG2 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:01 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc  120 
[Track Assign: Done] Total (MB): Used  149  Alloctr  151  Proc 2253 
[ECO: CDR] Elapsed real time: 0:00:02 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:11
[ECO: CDR] Stage (MB): Used  148  Alloctr  149  Proc  120 
[ECO: CDR] Total (MB): Used  149  Alloctr  151  Proc 2253 
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              
common.verbose_level                                    :	 0                   

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.eco_max_number_of_iterations                     :	 10                  
detail.force_end_on_preferred_grid                      :	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
Total number of nets = 5989, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed	1/81 Partitions, Violations =	0
Routed	2/81 Partitions, Violations =	0
Routed	3/81 Partitions, Violations =	0
Routed	4/81 Partitions, Violations =	0
Routed	5/81 Partitions, Violations =	9
Routed	6/81 Partitions, Violations =	9
Routed	7/81 Partitions, Violations =	9
Routed	8/81 Partitions, Violations =	9
Routed	9/81 Partitions, Violations =	9
Routed	10/81 Partitions, Violations =	9
Routed	11/81 Partitions, Violations =	19
Routed	12/81 Partitions, Violations =	19
Routed	13/81 Partitions, Violations =	19
Routed	14/81 Partitions, Violations =	16
Routed	16/81 Partitions, Violations =	16
Routed	17/81 Partitions, Violations =	16
Routed	18/81 Partitions, Violations =	16
Routed	19/81 Partitions, Violations =	16
Routed	20/81 Partitions, Violations =	14
Routed	21/81 Partitions, Violations =	14
Routed	22/81 Partitions, Violations =	14
Routed	23/81 Partitions, Violations =	14
Routed	24/81 Partitions, Violations =	8
Routed	25/81 Partitions, Violations =	8
Routed	26/81 Partitions, Violations =	8
Routed	27/81 Partitions, Violations =	8
Routed	28/81 Partitions, Violations =	10
Routed	29/81 Partitions, Violations =	10
Routed	30/81 Partitions, Violations =	15
Routed	31/81 Partitions, Violations =	8
Routed	32/81 Partitions, Violations =	8
Routed	33/81 Partitions, Violations =	8
Routed	34/81 Partitions, Violations =	13
Routed	35/81 Partitions, Violations =	22
Routed	36/81 Partitions, Violations =	22
Routed	40/81 Partitions, Violations =	22
Routed	41/81 Partitions, Violations =	22
Routed	42/81 Partitions, Violations =	22
Routed	43/81 Partitions, Violations =	22
Routed	44/81 Partitions, Violations =	22
Routed	45/81 Partitions, Violations =	22
Routed	46/81 Partitions, Violations =	22
Routed	48/81 Partitions, Violations =	17
Routed	49/81 Partitions, Violations =	17
Routed	50/81 Partitions, Violations =	21
Routed	51/81 Partitions, Violations =	18
Routed	52/81 Partitions, Violations =	11
Routed	54/81 Partitions, Violations =	11
Routed	55/81 Partitions, Violations =	11
Routed	56/81 Partitions, Violations =	11
Routed	57/81 Partitions, Violations =	11
Routed	58/81 Partitions, Violations =	11
Routed	59/81 Partitions, Violations =	11
Routed	60/81 Partitions, Violations =	11
Routed	61/81 Partitions, Violations =	11
Routed	62/81 Partitions, Violations =	6
Routed	63/81 Partitions, Violations =	6
Routed	64/81 Partitions, Violations =	6
Routed	65/81 Partitions, Violations =	6
Routed	66/81 Partitions, Violations =	6
Routed	67/81 Partitions, Violations =	6
Routed	68/81 Partitions, Violations =	6
Routed	69/81 Partitions, Violations =	6
Routed	70/81 Partitions, Violations =	6
Routed	71/81 Partitions, Violations =	6
Routed	72/81 Partitions, Violations =	6
Routed	73/81 Partitions, Violations =	6
Routed	74/81 Partitions, Violations =	7
Routed	75/81 Partitions, Violations =	4
Routed	76/81 Partitions, Violations =	4
Routed	77/81 Partitions, Violations =	4
Routed	78/81 Partitions, Violations =	4
Routed	79/81 Partitions, Violations =	4
Routed	80/81 Partitions, Violations =	4
Routed	81/81 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 0] Stage (MB): Used   27  Alloctr   27  Proc  255 
[Iter 0] Total (MB): Used  176  Alloctr  178  Proc 2509 

End DR iteration 0 with 81 parts

Finish DR since reached 0 DRC


DR finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    35173 micron
Total Number of Contacts =             44965
Total Number of Wires =                33428
Total Number of PtConns =              6
Total Number of Routed Wires =       33428
Total Routed Wire Length =           35173 micron
Total Number of Routed Contacts =       44965
	Layer               M1 :        192 micron
	Layer            MINT1 :      10027 micron
	Layer            MINT2 :      12652 micron
	Layer            MINT3 :       5974 micron
	Layer            MINT4 :       4017 micron
	Layer            MINT5 :        358 micron
	Layer            MSMG1 :        764 micron
	Layer            MSMG2 :        808 micron
	Layer            MSMG3 :        260 micron
	Layer            MSMG4 :        101 micron
	Layer            MSMG5 :         21 micron
	Layer              MG1 :          0 micron
	Layer              MG2 :          0 micron
	Via        VSMG4_0_2x1 :          4
	Via        VSMG3_0_1x2 :         22
	Via        VSMG3_0_2x1 :          1
	Via            VSMG2_0 :          1
	Via        VSMG2_0_2x1 :         92
	Via   VSMG2_0(rot)_1x2 :          1
	Via   VSMG2_0(rot)_2x1 :          2
	Via        VSMG2_0_1x2 :          5
	Via            VSMG1_0 :          1
	Via        VSMG1_0_1x2 :        264
	Via   VSMG1_0(rot)_2x1 :          1
	Via   VSMG1_0(rot)_1x2 :          5
	Via        VSMG1_0_2x1 :         29
	Via            VINT5_0 :          2
	Via        VINT5_0_2x1 :        385
	Via   VINT5_0(rot)_2x1 :         12
	Via        VINT5_0_1x2 :         40
	Via            VINT4_0 :          4
	Via        VINT4_0_1x2 :        522
	Via   VINT4_0(rot)_2x1 :          1
	Via   VINT4_0(rot)_1x2 :          5
	Via        VINT4_0_2x1 :         20
	Via            VINT3_0 :         26
	Via        VINT3_0_2x1 :       1323
	Via   VINT3_0(rot)_1x2 :          4
	Via   VINT3_0(rot)_2x1 :          5
	Via        VINT3_0_1x2 :        119
	Via            VINT2_0 :        192
	Via        VINT2_0_1x2 :       3143
	Via   VINT2_0(rot)_2x1 :         16
	Via   VINT2_0(rot)_1x2 :          4
	Via        VINT2_0_2x1 :        580
	Via            VINT1_0 :       1711
	Via        VINT1_0_1x2 :       5074
	Via   VINT1_0(rot)_2x1 :         51
	Via   VINT1_0(rot)_1x2 :         79
	Via        VINT1_0_2x1 :      11713
	Via               V1_0 :       3991
	Via          V1_0(rot) :          2
	Via           V1_0_1x2 :       9990
	Via      V1_0(rot)_2x1 :        174
	Via      V1_0(rot)_1x2 :         57
	Via           V1_0_2x1 :       5292

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 86.81% (39035 / 44965 vias)
 
    Layer V1         = 79.53% (15513  / 19506   vias)
        Weight 1     = 79.53% (15513   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 20.47% (3993    vias)
    Layer VINT1      = 90.81% (16917  / 18628   vias)
        Weight 1     = 90.81% (16917   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  9.19% (1711    vias)
    Layer VINT2      = 95.12% (3743   / 3935    vias)
        Weight 1     = 95.12% (3743    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  4.88% (192     vias)
    Layer VINT3      = 98.24% (1451   / 1477    vias)
        Weight 1     = 98.24% (1451    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  1.76% (26      vias)
    Layer VINT4      = 99.28% (548    / 552     vias)
        Weight 1     = 99.28% (548     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.72% (4       vias)
    Layer VINT5      = 99.54% (437    / 439     vias)
        Weight 1     = 99.54% (437     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.46% (2       vias)
    Layer VSMG1      = 99.67% (299    / 300     vias)
        Weight 1     = 99.67% (299     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.33% (1       vias)
    Layer VSMG2      = 99.01% (100    / 101     vias)
        Weight 1     = 99.01% (100     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.99% (1       vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
        Weight 1     = 100.00% (23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
        Weight 1     = 100.00% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 86.81% (39035 / 44965 vias)
 
    Layer V1         = 79.53% (15513  / 19506   vias)
    Layer VINT1      = 90.81% (16917  / 18628   vias)
    Layer VINT2      = 95.12% (3743   / 3935    vias)
    Layer VINT3      = 98.24% (1451   / 1477    vias)
    Layer VINT4      = 99.28% (548    / 552     vias)
    Layer VINT5      = 99.54% (437    / 439     vias)
    Layer VSMG1      = 99.67% (299    / 300     vias)
    Layer VSMG2      = 99.01% (100    / 101     vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
 
  The optimized via conversion rate based on total routed via count = 86.81% (39035 / 44965 vias)
 
    Layer V1         = 79.53% (15513  / 19506   vias)
        Weight 1     = 79.53% (15513   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 20.47% (3993    vias)
    Layer VINT1      = 90.81% (16917  / 18628   vias)
        Weight 1     = 90.81% (16917   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  9.19% (1711    vias)
    Layer VINT2      = 95.12% (3743   / 3935    vias)
        Weight 1     = 95.12% (3743    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  4.88% (192     vias)
    Layer VINT3      = 98.24% (1451   / 1477    vias)
        Weight 1     = 98.24% (1451    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  1.76% (26      vias)
    Layer VINT4      = 99.28% (548    / 552     vias)
        Weight 1     = 99.28% (548     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.72% (4       vias)
    Layer VINT5      = 99.54% (437    / 439     vias)
        Weight 1     = 99.54% (437     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.46% (2       vias)
    Layer VSMG1      = 99.67% (299    / 300     vias)
        Weight 1     = 99.67% (299     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.33% (1       vias)
    Layer VSMG2      = 99.01% (100    / 101     vias)
        Weight 1     = 99.01% (100     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.99% (1       vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
        Weight 1     = 100.00% (23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
        Weight 1     = 100.00% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 



Begin timing optimization in DR ...

Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              
common.verbose_level                                    :	 0                   

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.eco_max_number_of_iterations                     :	 10                  
detail.force_end_on_preferred_grid                      :	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:01 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Dr init] Stage (MB): Used    9  Alloctr   10  Proc  255 
[Dr init] Total (MB): Used  159  Alloctr  161  Proc 2509 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used  159  Alloctr  161  Proc 2509 
[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[DR] Stage (MB): Used    0  Alloctr    0  Proc  255 
[DR] Total (MB): Used  149  Alloctr  151  Proc 2509 
[DR: Done] Elapsed real time: 0:00:01 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc  255 
[DR: Done] Total (MB): Used  149  Alloctr  151  Proc 2509 


Finished timing optimization in DR ...


DR finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    35173 micron
Total Number of Contacts =             44965
Total Number of Wires =                33428
Total Number of PtConns =              6
Total Number of Routed Wires =       33428
Total Routed Wire Length =           35173 micron
Total Number of Routed Contacts =       44965
	Layer               M1 :        192 micron
	Layer            MINT1 :      10027 micron
	Layer            MINT2 :      12652 micron
	Layer            MINT3 :       5974 micron
	Layer            MINT4 :       4017 micron
	Layer            MINT5 :        358 micron
	Layer            MSMG1 :        764 micron
	Layer            MSMG2 :        808 micron
	Layer            MSMG3 :        260 micron
	Layer            MSMG4 :        101 micron
	Layer            MSMG5 :         21 micron
	Layer              MG1 :          0 micron
	Layer              MG2 :          0 micron
	Via        VSMG4_0_2x1 :          4
	Via        VSMG3_0_1x2 :         22
	Via        VSMG3_0_2x1 :          1
	Via            VSMG2_0 :          1
	Via        VSMG2_0_2x1 :         92
	Via   VSMG2_0(rot)_1x2 :          1
	Via   VSMG2_0(rot)_2x1 :          2
	Via        VSMG2_0_1x2 :          5
	Via            VSMG1_0 :          1
	Via        VSMG1_0_1x2 :        264
	Via   VSMG1_0(rot)_2x1 :          1
	Via   VSMG1_0(rot)_1x2 :          5
	Via        VSMG1_0_2x1 :         29
	Via            VINT5_0 :          2
	Via        VINT5_0_2x1 :        385
	Via   VINT5_0(rot)_2x1 :         12
	Via        VINT5_0_1x2 :         40
	Via            VINT4_0 :          4
	Via        VINT4_0_1x2 :        522
	Via   VINT4_0(rot)_2x1 :          1
	Via   VINT4_0(rot)_1x2 :          5
	Via        VINT4_0_2x1 :         20
	Via            VINT3_0 :         26
	Via        VINT3_0_2x1 :       1323
	Via   VINT3_0(rot)_1x2 :          4
	Via   VINT3_0(rot)_2x1 :          5
	Via        VINT3_0_1x2 :        119
	Via            VINT2_0 :        192
	Via        VINT2_0_1x2 :       3143
	Via   VINT2_0(rot)_2x1 :         16
	Via   VINT2_0(rot)_1x2 :          4
	Via        VINT2_0_2x1 :        580
	Via            VINT1_0 :       1711
	Via        VINT1_0_1x2 :       5074
	Via   VINT1_0(rot)_2x1 :         51
	Via   VINT1_0(rot)_1x2 :         79
	Via        VINT1_0_2x1 :      11713
	Via               V1_0 :       3991
	Via          V1_0(rot) :          2
	Via           V1_0_1x2 :       9990
	Via      V1_0(rot)_2x1 :        174
	Via      V1_0(rot)_1x2 :         57
	Via           V1_0_2x1 :       5292

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 86.81% (39035 / 44965 vias)
 
    Layer V1         = 79.53% (15513  / 19506   vias)
        Weight 1     = 79.53% (15513   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 20.47% (3993    vias)
    Layer VINT1      = 90.81% (16917  / 18628   vias)
        Weight 1     = 90.81% (16917   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  9.19% (1711    vias)
    Layer VINT2      = 95.12% (3743   / 3935    vias)
        Weight 1     = 95.12% (3743    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  4.88% (192     vias)
    Layer VINT3      = 98.24% (1451   / 1477    vias)
        Weight 1     = 98.24% (1451    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  1.76% (26      vias)
    Layer VINT4      = 99.28% (548    / 552     vias)
        Weight 1     = 99.28% (548     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.72% (4       vias)
    Layer VINT5      = 99.54% (437    / 439     vias)
        Weight 1     = 99.54% (437     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.46% (2       vias)
    Layer VSMG1      = 99.67% (299    / 300     vias)
        Weight 1     = 99.67% (299     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.33% (1       vias)
    Layer VSMG2      = 99.01% (100    / 101     vias)
        Weight 1     = 99.01% (100     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.99% (1       vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
        Weight 1     = 100.00% (23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
        Weight 1     = 100.00% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 86.81% (39035 / 44965 vias)
 
    Layer V1         = 79.53% (15513  / 19506   vias)
    Layer VINT1      = 90.81% (16917  / 18628   vias)
    Layer VINT2      = 95.12% (3743   / 3935    vias)
    Layer VINT3      = 98.24% (1451   / 1477    vias)
    Layer VINT4      = 99.28% (548    / 552     vias)
    Layer VINT5      = 99.54% (437    / 439     vias)
    Layer VSMG1      = 99.67% (299    / 300     vias)
    Layer VSMG2      = 99.01% (100    / 101     vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
 
  The optimized via conversion rate based on total routed via count = 86.81% (39035 / 44965 vias)
 
    Layer V1         = 79.53% (15513  / 19506   vias)
        Weight 1     = 79.53% (15513   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 20.47% (3993    vias)
    Layer VINT1      = 90.81% (16917  / 18628   vias)
        Weight 1     = 90.81% (16917   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  9.19% (1711    vias)
    Layer VINT2      = 95.12% (3743   / 3935    vias)
        Weight 1     = 95.12% (3743    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  4.88% (192     vias)
    Layer VINT3      = 98.24% (1451   / 1477    vias)
        Weight 1     = 98.24% (1451    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  1.76% (26      vias)
    Layer VINT4      = 99.28% (548    / 552     vias)
        Weight 1     = 99.28% (548     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.72% (4       vias)
    Layer VINT5      = 99.54% (437    / 439     vias)
        Weight 1     = 99.54% (437     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.46% (2       vias)
    Layer VSMG1      = 99.67% (299    / 300     vias)
        Weight 1     = 99.67% (299     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.33% (1       vias)
    Layer VSMG2      = 99.01% (100    / 101     vias)
        Weight 1     = 99.01% (100     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.99% (1       vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
        Weight 1     = 100.00% (23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
        Weight 1     = 100.00% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 

Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              
common.verbose_level                                    :	 0                   

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.eco_max_number_of_iterations                     :	 10                  
detail.force_end_on_preferred_grid                      :	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    9  Alloctr    9  Proc    0 
[Dr init] Total (MB): Used  159  Alloctr  161  Proc 2509 

Redundant via optimization will attempt to replace the following vias: 

        V1_0    ->   V1_0_1x2      V1_0_2x1      V1_0_1x2(r)   V1_0_2x1(r)

        V1_0(r) ->   V1_0_1x2      V1_0_2x1      V1_0_1x2(r)   V1_0_2x1(r)

     VINT1_0    -> VINT1_0_2x1    VINT1_0_1x2    VINT1_0_2x1(r) VINT1_0_1x2(r)

     VINT1_0(r) -> VINT1_0_2x1    VINT1_0_1x2    VINT1_0_2x1(r) VINT1_0_1x2(r)

     VINT2_0    -> VINT2_0_1x2    VINT2_0_2x1    VINT2_0_1x2(r) VINT2_0_2x1(r)

     VINT2_0(r) -> VINT2_0_1x2    VINT2_0_2x1    VINT2_0_1x2(r) VINT2_0_2x1(r)

     VINT3_0    -> VINT3_0_2x1    VINT3_0_1x2    VINT3_0_2x1(r) VINT3_0_1x2(r)

     VINT3_0(r) -> VINT3_0_2x1    VINT3_0_1x2    VINT3_0_2x1(r) VINT3_0_1x2(r)

     VINT4_0    -> VINT4_0_1x2    VINT4_0_2x1    VINT4_0_1x2(r) VINT4_0_2x1(r)

     VINT4_0(r) -> VINT4_0_1x2    VINT4_0_2x1    VINT4_0_1x2(r) VINT4_0_2x1(r)

     VINT5_0    -> VINT5_0_2x1    VINT5_0_1x2    VINT5_0_2x1(r) VINT5_0_1x2(r)

     VINT5_0(r) -> VINT5_0_2x1    VINT5_0_1x2    VINT5_0_2x1(r) VINT5_0_1x2(r)

     VSMG1_0    -> VSMG1_0_1x2    VSMG1_0_1x2(r) VSMG1_0_2x1    VSMG1_0_2x1(r)

     VSMG1_0(r) -> VSMG1_0_1x2    VSMG1_0_1x2(r) VSMG1_0_2x1    VSMG1_0_2x1(r)

     VSMG2_0    -> VSMG2_0_2x1    VSMG2_0_2x1(r) VSMG2_0_1x2    VSMG2_0_1x2(r)

     VSMG2_0(r) -> VSMG2_0_2x1    VSMG2_0_2x1(r) VSMG2_0_1x2    VSMG2_0_1x2(r)

     VSMG3_0    -> VSMG3_0_1x2    VSMG3_0_1x2(r) VSMG3_0_2x1    VSMG3_0_2x1(r)

     VSMG3_0(r) -> VSMG3_0_1x2    VSMG3_0_1x2(r) VSMG3_0_2x1    VSMG3_0_2x1(r)

     VSMG4_0    -> VSMG4_0_2x1    VSMG4_0_2x1(r) VSMG4_0_1x2    VSMG4_0_1x2(r)

     VSMG4_0(r) -> VSMG4_0_2x1    VSMG4_0_2x1(r) VSMG4_0_1x2    VSMG4_0_1x2(r)

     VSMG5_0    -> VSMG5_0_1x2    VSMG5_0_1x2(r) VSMG5_0_2x1    VSMG5_0_2x1(r)

     VSMG5_0(r) -> VSMG5_0_1x2    VSMG5_0_1x2(r) VSMG5_0_2x1    VSMG5_0_2x1(r)

       VG1_0    ->  VG1_0_2x1     VG1_0_2x1(r)  VG1_0_1x2     VG1_0_1x2(r)

       VG1_0(r) ->  VG1_0_2x1     VG1_0_2x1(r)  VG1_0_1x2     VG1_0_1x2(r)



	There were 0 out of 19469 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used    9  Alloctr    9  Proc    0 
[Technology Processing] Total (MB): Used  159  Alloctr  161  Proc 2509 

Begin Redundant via insertion ...

Routed	1/24 Partitions, Violations =	0
Routed	2/24 Partitions, Violations =	0
Routed	3/24 Partitions, Violations =	0
Routed	4/24 Partitions, Violations =	0
Routed	5/24 Partitions, Violations =	0
Routed	6/24 Partitions, Violations =	0
Routed	7/24 Partitions, Violations =	0
Routed	8/24 Partitions, Violations =	0
Routed	9/24 Partitions, Violations =	0
Routed	10/24 Partitions, Violations =	0
Routed	11/24 Partitions, Violations =	0
Routed	12/24 Partitions, Violations =	0
Routed	13/24 Partitions, Violations =	0
Routed	14/24 Partitions, Violations =	0
Routed	15/24 Partitions, Violations =	0
Routed	16/24 Partitions, Violations =	0
Routed	17/24 Partitions, Violations =	0
Routed	18/24 Partitions, Violations =	0
Routed	19/24 Partitions, Violations =	0
Routed	20/24 Partitions, Violations =	0
Routed	21/24 Partitions, Violations =	0
Routed	22/24 Partitions, Violations =	0
Routed	23/24 Partitions, Violations =	0
Routed	24/24 Partitions, Violations =	0

RedundantVia finished with 1 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    35163 micron
Total Number of Contacts =             44963
Total Number of Wires =                33287
Total Number of PtConns =              7
Total Number of Routed Wires =       33287
Total Routed Wire Length =           35163 micron
Total Number of Routed Contacts =       44963
	Layer               M1 :        191 micron
	Layer            MINT1 :      10020 micron
	Layer            MINT2 :      12650 micron
	Layer            MINT3 :       5973 micron
	Layer            MINT4 :       4017 micron
	Layer            MINT5 :        358 micron
	Layer            MSMG1 :        764 micron
	Layer            MSMG2 :        808 micron
	Layer            MSMG3 :        260 micron
	Layer            MSMG4 :        101 micron
	Layer            MSMG5 :         21 micron
	Layer              MG1 :          0 micron
	Layer              MG2 :          0 micron
	Via        VSMG4_0_2x1 :          4
	Via        VSMG3_0_1x2 :         22
	Via        VSMG3_0_2x1 :          1
	Via        VSMG2_0_2x1 :         93
	Via   VSMG2_0(rot)_1x2 :          1
	Via   VSMG2_0(rot)_2x1 :          2
	Via        VSMG2_0_1x2 :          5
	Via        VSMG1_0_1x2 :        265
	Via   VSMG1_0(rot)_2x1 :          1
	Via   VSMG1_0(rot)_1x2 :          5
	Via        VSMG1_0_2x1 :         29
	Via        VINT5_0_2x1 :        387
	Via   VINT5_0(rot)_2x1 :         12
	Via        VINT5_0_1x2 :         40
	Via        VINT4_0_1x2 :        526
	Via   VINT4_0(rot)_2x1 :          1
	Via   VINT4_0(rot)_1x2 :          5
	Via        VINT4_0_2x1 :         20
	Via            VINT3_0 :         10
	Via        VINT3_0_2x1 :       1339
	Via   VINT3_0(rot)_1x2 :          4
	Via   VINT3_0(rot)_2x1 :          5
	Via        VINT3_0_1x2 :        119
	Via            VINT2_0 :        104
	Via        VINT2_0_1x2 :       3211
	Via   VINT2_0(rot)_2x1 :         16
	Via   VINT2_0(rot)_1x2 :          4
	Via        VINT2_0_2x1 :        600
	Via            VINT1_0 :       1232
	Via        VINT1_0_1x2 :       5239
	Via   VINT1_0(rot)_2x1 :         53
	Via   VINT1_0(rot)_1x2 :         81
	Via        VINT1_0_2x1 :      12023
	Via               V1_0 :       3186
	Via           V1_0_1x2 :      10451
	Via      V1_0(rot)_2x1 :        238
	Via      V1_0(rot)_1x2 :         60
	Via           V1_0_2x1 :       5569

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 89.92% (40431 / 44963 vias)
 
    Layer V1         = 83.66% (16318  / 19504   vias)
        Weight 1     = 83.66% (16318   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 16.34% (3186    vias)
    Layer VINT1      = 93.39% (17396  / 18628   vias)
        Weight 1     = 93.39% (17396   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.61% (1232    vias)
    Layer VINT2      = 97.36% (3831   / 3935    vias)
        Weight 1     = 97.36% (3831    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.64% (104     vias)
    Layer VINT3      = 99.32% (1467   / 1477    vias)
        Weight 1     = 99.32% (1467    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.68% (10      vias)
    Layer VINT4      = 100.00% (552    / 552     vias)
        Weight 1     = 100.00% (552     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VINT5      = 100.00% (439    / 439     vias)
        Weight 1     = 100.00% (439     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
        Weight 1     = 100.00% (300     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
        Weight 1     = 100.00% (23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
        Weight 1     = 100.00% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 89.92% (40431 / 44963 vias)
 
    Layer V1         = 83.66% (16318  / 19504   vias)
    Layer VINT1      = 93.39% (17396  / 18628   vias)
    Layer VINT2      = 97.36% (3831   / 3935    vias)
    Layer VINT3      = 99.32% (1467   / 1477    vias)
    Layer VINT4      = 100.00% (552    / 552     vias)
    Layer VINT5      = 100.00% (439    / 439     vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
 
  The optimized via conversion rate based on total routed via count = 89.92% (40431 / 44963 vias)
 
    Layer V1         = 83.66% (16318  / 19504   vias)
        Weight 1     = 83.66% (16318   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 16.34% (3186    vias)
    Layer VINT1      = 93.39% (17396  / 18628   vias)
        Weight 1     = 93.39% (17396   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.61% (1232    vias)
    Layer VINT2      = 97.36% (3831   / 3935    vias)
        Weight 1     = 97.36% (3831    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.64% (104     vias)
    Layer VINT3      = 99.32% (1467   / 1477    vias)
        Weight 1     = 99.32% (1467    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.68% (10      vias)
    Layer VINT4      = 100.00% (552    / 552     vias)
        Weight 1     = 100.00% (552     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VINT5      = 100.00% (439    / 439     vias)
        Weight 1     = 100.00% (439     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
        Weight 1     = 100.00% (300     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
        Weight 1     = 100.00% (23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
        Weight 1     = 100.00% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 

[RedundantVia] Elapsed real time: 0:00:01 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[RedundantVia] Stage (MB): Used   27  Alloctr   27  Proc    0 
[RedundantVia] Total (MB): Used  177  Alloctr  179  Proc 2509 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:03 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Dr init] Stage (MB): Used   27  Alloctr   28  Proc  255 
[Dr init] Total (MB): Used  177  Alloctr  179  Proc 2509 
Total number of nets = 5989, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)
Start DR iteration 1: non-uniform partition
Routed	1/1 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 1] Elapsed real time: 0:00:03 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Iter 1] Stage (MB): Used   45  Alloctr   45  Proc  255 
[Iter 1] Total (MB): Used  194  Alloctr  196  Proc 2509 

End DR iteration 1 with 1 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:03 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[DR] Stage (MB): Used   18  Alloctr   18  Proc  255 
[DR] Total (MB): Used  167  Alloctr  169  Proc 2509 

Nets that have been changed:
Net 1 = HFSNET_0
Net 2 = io_req_bits_in1[60]
Net 3 = io_req_bits_in1[56]
Net 4 = io_req_bits_in2[49]
Net 5 = io_req_bits_in2[48]
Net 6 = io_req_bits_in2[28]
Net 7 = io_req_bits_in2[15]
Net 8 = io_req_bits_in2[14]
Net 9 = io_req_bits_in2[13]
Net 10 = resHi
Net 11 = n_T_71_39_
Net 12 = n_T_85_3_
Net 13 = N461
Net 14 = N462
Net 15 = N476
Net 16 = N477
Net 17 = N492
Net 18 = N496
Net 19 = N497
Net 20 = N498
Net 21 = N500
Net 22 = N509
Net 23 = N512
Net 24 = N518
Net 25 = N525
Net 26 = N529
Net 27 = N554
Net 28 = N555
Net 29 = N557
Net 30 = N570
Net 31 = p_abuf10
Net 32 = n1717
Net 33 = n1718
Net 34 = n1721
Net 35 = n1727
Net 36 = n1739
Net 37 = n1740
Net 38 = n1747
Net 39 = n1748
Net 40 = n1751
Net 41 = n1773
Net 42 = n1774
Net 43 = n1814
Net 44 = n1819
Net 45 = n1820
Net 46 = n1821
Net 47 = n1823
Net 48 = n1824
Net 49 = n1830
Net 50 = n1836
Net 51 = n1838
Net 52 = n1839
Net 53 = n1857
Net 54 = n1889
Net 55 = n1891
Net 56 = n1892
Net 57 = n1904
Net 58 = n1938
Net 59 = n1939
Net 60 = n1940
Net 61 = n1944
Net 62 = n1945
Net 63 = n1954
Net 64 = n1970
Net 65 = n1983
Net 66 = n1989
Net 67 = n1992
Net 68 = n2031
Net 69 = n2043
Net 70 = ccd_drc_0
Net 71 = n2110
Net 72 = n2117
Net 73 = n2142
Net 74 = n2148
Net 75 = n2154
Net 76 = n2165
Net 77 = n2179
Net 78 = n2186
Net 79 = n2262
Net 80 = p_abuf0
Net 81 = n2391
Net 82 = n2394
Net 83 = n2395
Net 84 = n2397
Net 85 = n2398
Net 86 = n2400
Net 87 = n2401
Net 88 = n2403
Net 89 = n2408
Net 90 = n2416
Net 91 = n2448
Net 92 = n2470
Net 93 = n2481
Net 94 = n2483
Net 95 = n2498
Net 96 = n2501
Net 97 = copt_net_3715
Net 98 = n2506
Net 99 = n2507
Net 100 = n2508
.... and 570 other nets
Total number of changed nets = 670 (out of 5989)

[DR: Done] Elapsed real time: 0:00:03 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[DR: Done] Stage (MB): Used    0  Alloctr    1  Proc  255 
[DR: Done] Total (MB): Used  150  Alloctr  152  Proc 2509 
[ECO: DR] Elapsed real time: 0:00:05 
[ECO: DR] Elapsed cpu  time: sys=0:00:01 usr=0:00:18 total=0:00:19
[ECO: DR] Stage (MB): Used  149  Alloctr  150  Proc  375 
[ECO: DR] Total (MB): Used  150  Alloctr  152  Proc 2509 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    35163 micron
Total Number of Contacts =             44963
Total Number of Wires =                33287
Total Number of PtConns =              7
Total Number of Routed Wires =       33287
Total Routed Wire Length =           35163 micron
Total Number of Routed Contacts =       44963
	Layer               M1 :        191 micron
	Layer            MINT1 :      10020 micron
	Layer            MINT2 :      12650 micron
	Layer            MINT3 :       5973 micron
	Layer            MINT4 :       4017 micron
	Layer            MINT5 :        358 micron
	Layer            MSMG1 :        764 micron
	Layer            MSMG2 :        808 micron
	Layer            MSMG3 :        260 micron
	Layer            MSMG4 :        101 micron
	Layer            MSMG5 :         21 micron
	Layer              MG1 :          0 micron
	Layer              MG2 :          0 micron
	Via        VSMG4_0_2x1 :          4
	Via        VSMG3_0_1x2 :         22
	Via        VSMG3_0_2x1 :          1
	Via        VSMG2_0_2x1 :         93
	Via   VSMG2_0(rot)_1x2 :          1
	Via   VSMG2_0(rot)_2x1 :          2
	Via        VSMG2_0_1x2 :          5
	Via        VSMG1_0_1x2 :        265
	Via   VSMG1_0(rot)_2x1 :          1
	Via   VSMG1_0(rot)_1x2 :          5
	Via        VSMG1_0_2x1 :         29
	Via        VINT5_0_2x1 :        387
	Via   VINT5_0(rot)_2x1 :         12
	Via        VINT5_0_1x2 :         40
	Via        VINT4_0_1x2 :        526
	Via   VINT4_0(rot)_2x1 :          1
	Via   VINT4_0(rot)_1x2 :          5
	Via        VINT4_0_2x1 :         20
	Via            VINT3_0 :         10
	Via        VINT3_0_2x1 :       1339
	Via   VINT3_0(rot)_1x2 :          4
	Via   VINT3_0(rot)_2x1 :          5
	Via        VINT3_0_1x2 :        119
	Via            VINT2_0 :        104
	Via        VINT2_0_1x2 :       3211
	Via   VINT2_0(rot)_2x1 :         16
	Via   VINT2_0(rot)_1x2 :          4
	Via        VINT2_0_2x1 :        600
	Via            VINT1_0 :       1232
	Via        VINT1_0_1x2 :       5239
	Via   VINT1_0(rot)_2x1 :         53
	Via   VINT1_0(rot)_1x2 :         81
	Via        VINT1_0_2x1 :      12023
	Via               V1_0 :       3186
	Via           V1_0_1x2 :      10451
	Via      V1_0(rot)_2x1 :        238
	Via      V1_0(rot)_1x2 :         60
	Via           V1_0_2x1 :       5569

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 89.92% (40431 / 44963 vias)
 
    Layer V1         = 83.66% (16318  / 19504   vias)
        Weight 1     = 83.66% (16318   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 16.34% (3186    vias)
    Layer VINT1      = 93.39% (17396  / 18628   vias)
        Weight 1     = 93.39% (17396   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.61% (1232    vias)
    Layer VINT2      = 97.36% (3831   / 3935    vias)
        Weight 1     = 97.36% (3831    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.64% (104     vias)
    Layer VINT3      = 99.32% (1467   / 1477    vias)
        Weight 1     = 99.32% (1467    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.68% (10      vias)
    Layer VINT4      = 100.00% (552    / 552     vias)
        Weight 1     = 100.00% (552     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VINT5      = 100.00% (439    / 439     vias)
        Weight 1     = 100.00% (439     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
        Weight 1     = 100.00% (300     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
        Weight 1     = 100.00% (23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
        Weight 1     = 100.00% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 89.92% (40431 / 44963 vias)
 
    Layer V1         = 83.66% (16318  / 19504   vias)
    Layer VINT1      = 93.39% (17396  / 18628   vias)
    Layer VINT2      = 97.36% (3831   / 3935    vias)
    Layer VINT3      = 99.32% (1467   / 1477    vias)
    Layer VINT4      = 100.00% (552    / 552     vias)
    Layer VINT5      = 100.00% (439    / 439     vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
 
  The optimized via conversion rate based on total routed via count = 89.92% (40431 / 44963 vias)
 
    Layer V1         = 83.66% (16318  / 19504   vias)
        Weight 1     = 83.66% (16318   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 16.34% (3186    vias)
    Layer VINT1      = 93.39% (17396  / 18628   vias)
        Weight 1     = 93.39% (17396   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.61% (1232    vias)
    Layer VINT2      = 97.36% (3831   / 3935    vias)
        Weight 1     = 97.36% (3831    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.64% (104     vias)
    Layer VINT3      = 99.32% (1467   / 1477    vias)
        Weight 1     = 99.32% (1467    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.68% (10      vias)
    Layer VINT4      = 100.00% (552    / 552     vias)
        Weight 1     = 100.00% (552     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VINT5      = 100.00% (439    / 439     vias)
        Weight 1     = 100.00% (439     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
        Weight 1     = 100.00% (300     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
        Weight 1     = 100.00% (23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
        Weight 1     = 100.00% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 

Total number of nets = 5989
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    35163 micron
Total Number of Contacts =             44963
Total Number of Wires =                33287
Total Number of PtConns =              7
Total Number of Routed Wires =       33287
Total Routed Wire Length =           35163 micron
Total Number of Routed Contacts =       44963
	Layer               M1 :        191 micron
	Layer            MINT1 :      10020 micron
	Layer            MINT2 :      12650 micron
	Layer            MINT3 :       5973 micron
	Layer            MINT4 :       4017 micron
	Layer            MINT5 :        358 micron
	Layer            MSMG1 :        764 micron
	Layer            MSMG2 :        808 micron
	Layer            MSMG3 :        260 micron
	Layer            MSMG4 :        101 micron
	Layer            MSMG5 :         21 micron
	Layer              MG1 :          0 micron
	Layer              MG2 :          0 micron
	Via        VSMG4_0_2x1 :          4
	Via        VSMG3_0_1x2 :         22
	Via        VSMG3_0_2x1 :          1
	Via        VSMG2_0_2x1 :         93
	Via   VSMG2_0(rot)_1x2 :          1
	Via   VSMG2_0(rot)_2x1 :          2
	Via        VSMG2_0_1x2 :          5
	Via        VSMG1_0_1x2 :        265
	Via   VSMG1_0(rot)_2x1 :          1
	Via   VSMG1_0(rot)_1x2 :          5
	Via        VSMG1_0_2x1 :         29
	Via        VINT5_0_2x1 :        387
	Via   VINT5_0(rot)_2x1 :         12
	Via        VINT5_0_1x2 :         40
	Via        VINT4_0_1x2 :        526
	Via   VINT4_0(rot)_2x1 :          1
	Via   VINT4_0(rot)_1x2 :          5
	Via        VINT4_0_2x1 :         20
	Via            VINT3_0 :         10
	Via        VINT3_0_2x1 :       1339
	Via   VINT3_0(rot)_1x2 :          4
	Via   VINT3_0(rot)_2x1 :          5
	Via        VINT3_0_1x2 :        119
	Via            VINT2_0 :        104
	Via        VINT2_0_1x2 :       3211
	Via   VINT2_0(rot)_2x1 :         16
	Via   VINT2_0(rot)_1x2 :          4
	Via        VINT2_0_2x1 :        600
	Via            VINT1_0 :       1232
	Via        VINT1_0_1x2 :       5239
	Via   VINT1_0(rot)_2x1 :         53
	Via   VINT1_0(rot)_1x2 :         81
	Via        VINT1_0_2x1 :      12023
	Via               V1_0 :       3186
	Via           V1_0_1x2 :      10451
	Via      V1_0(rot)_2x1 :        238
	Via      V1_0(rot)_1x2 :         60
	Via           V1_0_2x1 :       5569

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 89.92% (40431 / 44963 vias)
 
    Layer V1         = 83.66% (16318  / 19504   vias)
        Weight 1     = 83.66% (16318   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 16.34% (3186    vias)
    Layer VINT1      = 93.39% (17396  / 18628   vias)
        Weight 1     = 93.39% (17396   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.61% (1232    vias)
    Layer VINT2      = 97.36% (3831   / 3935    vias)
        Weight 1     = 97.36% (3831    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.64% (104     vias)
    Layer VINT3      = 99.32% (1467   / 1477    vias)
        Weight 1     = 99.32% (1467    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.68% (10      vias)
    Layer VINT4      = 100.00% (552    / 552     vias)
        Weight 1     = 100.00% (552     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VINT5      = 100.00% (439    / 439     vias)
        Weight 1     = 100.00% (439     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
        Weight 1     = 100.00% (300     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
        Weight 1     = 100.00% (23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
        Weight 1     = 100.00% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 89.92% (40431 / 44963 vias)
 
    Layer V1         = 83.66% (16318  / 19504   vias)
    Layer VINT1      = 93.39% (17396  / 18628   vias)
    Layer VINT2      = 97.36% (3831   / 3935    vias)
    Layer VINT3      = 99.32% (1467   / 1477    vias)
    Layer VINT4      = 100.00% (552    / 552     vias)
    Layer VINT5      = 100.00% (439    / 439     vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
 
  The optimized via conversion rate based on total routed via count = 89.92% (40431 / 44963 vias)
 
    Layer V1         = 83.66% (16318  / 19504   vias)
        Weight 1     = 83.66% (16318   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 16.34% (3186    vias)
    Layer VINT1      = 93.39% (17396  / 18628   vias)
        Weight 1     = 93.39% (17396   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.61% (1232    vias)
    Layer VINT2      = 97.36% (3831   / 3935    vias)
        Weight 1     = 97.36% (3831    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.64% (104     vias)
    Layer VINT3      = 99.32% (1467   / 1477    vias)
        Weight 1     = 99.32% (1467    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.68% (10      vias)
    Layer VINT4      = 100.00% (552    / 552     vias)
        Weight 1     = 100.00% (552     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VINT5      = 100.00% (439    / 439     vias)
        Weight 1     = 100.00% (439     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
        Weight 1     = 100.00% (300     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
        Weight 1     = 100.00% (23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
        Weight 1     = 100.00% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 1340 nets
[ECO: End] Elapsed real time: 0:00:05 
[ECO: End] Elapsed cpu  time: sys=0:00:01 usr=0:00:18 total=0:00:19
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc  375 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 2509 
Information: The stitching and editing of coupling caps is turned ON for design 'MulDiv:MulDiv/route_opt.design'. (TIM-125)
Begin building search trees for block MulDiv:MulDiv/route_opt.design
Done building search trees for block MulDiv:MulDiv/route_opt.design (time 0s)
Information: Design MulDiv has 5988 nets, 0 global routed, 5974 detail routed. (NEX-024)

Route-opt ECO routing complete            CPU:   145 s (  0.04 hr )  ELAPSE:    39 s (  0.01 hr )  MEM-PEAK:  1214 MB
Co-efficient Ratio Summary:
4.193422709996  6.578032583819  2.479633697356  7.744187240401  0.485050473544  3.179568986723  5.567216954587  2.894454387461  6.565921217863  1.939175505874  3.104874709699  9.863980609851
6.078124068826  2.744202751202  8.318119014086  9.699225726083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  8.535328723294  4.146772692980  7.876809018112
2.191136207437  0.963738551173  2.700142853960  3.840450764440  3.750206053169  7.663458842299  6.212201167950  7.759678473967  7.862243056717  2.324525977150  0.032049994553  0.596662612371
4.701280653514  7.205121322527  8.278347108626  1.183724490997  3.334436408244  5.867609731622  7.173894385364  9.669819999761  7.591487347087  9.429192993266  7.679272097189  9.831865388630
1.878808179928  3.230069816936  1.226267500723  7.050459794780  2.403928173631  6.139852544054  4.100210066110  1.274718589655  4.570746653063  7.411864408820  7.826051287431  4.759684518263
5.409020288377  2.609810125231  0.626139001071  6.381675952919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  3.378661965776  7.486245856960  9.584013569756
2.041727288734  3.921162087556  0.650480802563  9.472458402409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  4.092565509512  0.915104237244  5.466543408426
8.142690055883  4.607193265224  8.244463794567  3.504870705451  1.682716012888  7.173433718510  9.939562708373  3.617852772683  8.946772637652  3.070184732707  4.529140172554  3.090420509795
5.580726297413  1.131397937600  0.721709899344  7.515947617690  0.649322209371  1.017031043513  5.811519666269  5.826730883342  4.349383292435  2.124899118317  9.612346080450  7.311607682104
0.823519202148  0.356161450783  8.022019733374  2.603132785844  5.024802551363  1.359359521353  5.407563451201  2.804123477518  1.265300052200  2.325343513533  1.833076023914  6.448008637188
4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  1.233834938770  1.551393682220  2.300059102625
0.754685030179  1.961421411696  2.781303341418  3.355375155650  9.437909418297  9.136708108619  9.020201708464  9.978471495117  7.467457734047  5.080892721421  9.815124443377  4.331965537138
0.413524984361  3.309910198619  7.452798206103  1.902827924529  5.623407259547  7.269363008696  3.367403103784  7.093641515702  7.411336156476  8.870034376650  5.239760425594  4.802634747382
3.894401463832  4.531610419342  1.605155657803  8.173730247963  9.287277774418  7.540401048505  0.000353317956  5.833784556721  4.754587289445  6.213259056592  1.217068405200  7.505329410467
0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.221226938718  4.029619314242  1.332457496875  2.789169165825  0.723749514657
8.793224787635  8.918112219113  5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  0.306395786224  3.056912331683  7.977605103284
5.095897059611  1.512371470128  7.396892720513  5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  1.815843559148  7.347281656545  6.393719267907
8.063326983131  4.288630187880  5.817928323007  2.343539122627  0.037326703392  0.494780248649  8.173631713985  2.544054410021  0.066110127471  0.405737257074  6.653267455712  8.808373282685
7.253678475913  3.418263540902  7.926377260982  3.652834062614  2.538674636414  6.652919916094  4.022495151365  6.796621502757  0.618562611981  5.362285418147  2.312301041492  5.365229248604
Information: The stitching and editing of coupling caps is turned ON for design 'MulDiv:MulDiv/route_opt.design'. (TIM-125)
Information: Design MulDiv has 5988 nets, 0 global routed, 5974 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'MulDiv'. (NEX-022)
---extraction options---
Corner: mode_norm.slow.RCmax
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.slow.RCmax_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.worst_low.RCmax
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.worst_low.RCmax_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.fast.RCmin
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.fast.RCmin_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Global options:
 late_ccap_threshold       : 31fF
 late_ccap_ratio           : 0.03
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 8
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : true
Extracting design: MulDiv 
Information: coupling capacitance is created explicitly. (NEX-029)
Information: 5986 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5986, routed nets = 5986, across physical hierarchy nets = 0, parasitics cached nets = 5986, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Update timing is using PrimeTime delay calculation. (TIM-201)
Information: Freeing timing information from routing. (ZRT-574)

Route-opt final QoR
___________________
Scenario Mapping Table
1: mode_norm.fast.RCmin
2: mode_norm.fast.RCmin_bc
3: mode_norm.slow.RCmax
4: mode_norm.worst_low.RCmax

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clock
8: FEEDTHROUGH
9: REGIN
10: REGOUT

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0000     0.0000      0
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -   0.8052     0.9831      3
    2   8        -          -   0.0000     0.0000      0
    2   9        -          -   0.0000     0.0000      0
    2  10        -          -   0.0000     0.0000      0
    3   1   0.0000     0.0000        -          -      -
    3   2   0.0000     0.0000        -          -      -
    3   3   0.0000     0.0000        -          -      -
    3   4   0.0000     0.0000        -          -      -
    3   5   0.0000     0.0000        -          -      -
    3   6   0.0000     0.0000        -          -      -
    3   7   0.0000     0.0000        -          -      -
    3   8   0.0000     0.0000        -          -      -
    3   9   0.0000     0.0000        -          -      -
    3  10   0.0000     0.0000        -          -      -
    4   1   0.0000     0.0000        -          -      -
    4   2   0.0000     0.0000        -          -      -
    4   3   0.0000     0.0000        -          -      -
    4   4   0.0000     0.0000        -          -      -
    4   5   0.0000     0.0000        -          -      -
    4   6   0.0000     0.0000        -          -      -
    4   7   0.7643     0.9360        -          -      -
    4   8   0.0000     0.0000        -          -      -
    4   9   0.0000     0.0000        -          -      -
    4  10   0.0000     0.0000        -          -      -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        -        - 29261828.0
    2   *        -          -        -      -   0.8052     0.9831      3        -        - 29261828.0
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0        0          -
    4   *   0.7643     0.9360   0.9360      2        -          -      -        0        0          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
    *   *   0.7643     0.9360   0.9360      2   0.8052     0.9831      3        0        0 29261828.0      2049.93       5535
--------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.7643     0.9360   0.9360      2   0.8052     0.9831      3        0        0 29261828.0      2049.93       5535

Route-opt command complete                CPU:   160 s (  0.04 hr )  ELAPSE:    42 s (  0.01 hr )  MEM-PEAK:  1214 MB
Route-opt command statistics  CPU=137 sec (0.04 hr) ELAPSED=31 sec (0.01 hr) MEM-PEAK=1.186 GB
Information: Running auto PG connection. (NDM-099)
RM-info: Setting route_opt.flow.enable_ccd to false for the second route_opt
RM-info: Running second route_opt (non-CCD)
INFO: Leakage Power Aware Optimization Enabled
Route-opt command begin                   CPU:   160 s (  0.04 hr )  ELAPSE:    42 s (  0.01 hr )  MEM-PEAK:  1214 MB

Route-opt timing update complete          CPU:   160 s (  0.04 hr )  ELAPSE:    42 s (  0.01 hr )  MEM-PEAK:  1214 MB

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: mode_norm.fast.RCmin
2: mode_norm.fast.RCmin_bc
3: mode_norm.slow.RCmax
4: mode_norm.worst_low.RCmax

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clock
8: FEEDTHROUGH
9: REGIN
10: REGOUT

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0000     0.0000      0
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -   0.8052     0.9831      3
    2   8        -          -   0.0000     0.0000      0
    2   9        -          -   0.0000     0.0000      0
    2  10        -          -   0.0000     0.0000      0
    3   1   0.0000     0.0000        -          -      -
    3   2   0.0000     0.0000        -          -      -
    3   3   0.0000     0.0000        -          -      -
    3   4   0.0000     0.0000        -          -      -
    3   5   0.0000     0.0000        -          -      -
    3   6   0.0000     0.0000        -          -      -
    3   7   0.0000     0.0000        -          -      -
    3   8   0.0000     0.0000        -          -      -
    3   9   0.0000     0.0000        -          -      -
    3  10   0.0000     0.0000        -          -      -
    4   1   0.0000     0.0000        -          -      -
    4   2   0.0000     0.0000        -          -      -
    4   3   0.0000     0.0000        -          -      -
    4   4   0.0000     0.0000        -          -      -
    4   5   0.0000     0.0000        -          -      -
    4   6   0.0000     0.0000        -          -      -
    4   7   0.7643     0.9360        -          -      -
    4   8   0.0000     0.0000        -          -      -
    4   9   0.0000     0.0000        -          -      -
    4  10   0.0000     0.0000        -          -      -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        -        - 29261828.0
    2   *        -          -        -      -   0.8052     0.9831      3        -        - 29261828.0
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0        0          -
    4   *   0.7643     0.9360   0.9360      2        -          -      -        0        0          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
    *   *   0.7643     0.9360   0.9360      2   0.8052     0.9831      3        0        0 29261828.0      2049.93       5535
--------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.7643     0.9360   0.9360      2   0.8052     0.9831      3        0        0 29261828.0      2049.93       5535
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 8 threads
Route-opt initialization complete         CPU:   162 s (  0.04 hr )  ELAPSE:    43 s (  0.01 hr )  MEM-PEAK:  1214 MB
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA       POWER       ELAPSE (hr)  MEM (MB)


Route-opt optimization Phase 2 Iter  1          1.35        1.35      0.00        21       0.002  29261828.00           0.012      1214
Route-opt optimization Phase 2 Iter  2          1.35        1.35      0.00        21       0.002  29261828.00           0.012      1214


Route-opt optimization Phase 4 Iter  1          1.35        1.35      0.00        21       0.002  29261828.00           0.012      1214
Route-opt optimization Phase 4 Iter  2          1.35        1.35      0.00        21       0.002  29261828.00           0.012      1214
Route-opt optimization Phase 4 Iter  3          1.35        1.35      0.00        21       0.002  29261828.00           0.012      1214
Route-opt optimization Phase 4 Iter  4          1.35        1.35      0.00        21       0.002  29261828.00           0.012      1214
Route-opt optimization Phase 4 Iter  5          0.00        0.00      0.00        21       0.002  29269018.00           0.012      1214
Route-opt optimization Phase 4 Iter  6          0.00        0.00      0.00        21       0.002  29269018.00           0.012      1214
Route-opt optimization Phase 4 Iter  7          0.00        0.00      0.00        21       0.002  29269018.00           0.012      1214
Route-opt optimization Phase 4 Iter  8          0.00        0.00      0.00        21       0.002  29269018.00           0.012      1214

Route-opt optimization Phase 5 Iter  1          0.00        0.00      0.00        21       0.002  29269018.00           0.012      1214
Route-opt optimization Phase 5 Iter  2          0.00        0.00      0.00        21       0.002  29269018.00           0.012      1214
Route-opt optimization Phase 5 Iter  3          0.00        0.00      0.00        21       0.002  29269018.00           0.012      1214
Route-opt optimization Phase 5 Iter  4          0.00        0.00      0.00        21       0.002  29269018.00           0.012      1214
Route-opt optimization Phase 5 Iter  5          0.00        0.00      0.00        21       0.002  29269018.00           0.012      1214
Route-opt optimization Phase 5 Iter  6          0.00        0.00      0.00        21       0.002  29269018.00           0.012      1214
Route-opt optimization Phase 5 Iter  7          0.00        0.00      0.00        21       0.002  29269018.00           0.012      1214
Route-opt optimization Phase 5 Iter  8          0.00        0.00      0.00        21       0.002  29269018.00           0.012      1214
Route-opt optimization Phase 5 Iter  9          0.00        0.00      0.00        21       0.002  29269018.00           0.012      1214
Route-opt optimization Phase 5 Iter 10          0.00        0.00      0.00        21       0.002  29269018.00           0.012      1214
Route-opt optimization Phase 5 Iter 11          0.00        0.00      0.00        21       0.002  29269018.00           0.012      1214
Route-opt optimization Phase 5 Iter 12          0.00        0.00      0.00        21       0.002  29269018.00           0.012      1214
Route-opt optimization Phase 5 Iter 13          0.00        0.00      0.00        21       0.002  29269018.00           0.012      1214
Route-opt optimization Phase 5 Iter 14          0.00        0.00      0.00        21       0.002  29269018.00           0.012      1214

Route-opt optimization Phase 6 Iter  1          0.00        0.00      0.00        21       0.002  29269018.00           0.012      1214

Route-opt optimization Phase 7 Iter  1          0.00        0.00      0.00        21       0.002  29248700.00           0.012      1214
Route-opt optimization Phase 7 Iter  2          0.00        0.00      0.00        21       0.002  29269018.00           0.012      1214

Route-opt optimization complete                 0.00        0.00      0.00        21       0.002  29269018.00           0.012      1214
Generating Timing information  
Design  Scenario mode_norm.slow.RCmax (Mode mode_norm.slow.RCmax Corner mode_norm.slow.RCmax)
Estimated unitRes/unitCap :
Layer M1 : Res  46.4286 ohm/um Cap  0.148637 ff/um
Layer MINT1 : Res  46.4286 ohm/um Cap  0.154683 ff/um
Layer MINT2 : Res  46.4286 ohm/um Cap  0.154827 ff/um
Layer MINT3 : Res  46.4286 ohm/um Cap  0.154839 ff/um
Layer MINT4 : Res  46.4286 ohm/um Cap  0.154828 ff/um
Layer MINT5 : Res  46.4286 ohm/um Cap  0.154674 ff/um
Layer MSMG1 : Res  8.03571 ohm/um Cap  0.196653 ff/um
Layer MSMG2 : Res  8.03571 ohm/um Cap  0.184306 ff/um
Layer MSMG3 : Res  8.03571 ohm/um Cap  0.18422 ff/um
Layer MSMG4 : Res  8.03571 ohm/um Cap  0.184207 ff/um
Layer MSMG5 : Res  8.03571 ohm/um Cap  0.184091 ff/um
Layer MG1 : Res  0.892857 ohm/um Cap  0.194736 ff/um
Layer MG2 : Res  0.892857 ohm/um Cap  0.177243 ff/um
Generating Timing information  ... Done
Information: The net parasitics of block MulDiv are cleared. (TIM-123)

Route-opt route preserve complete         CPU:   168 s (  0.05 hr )  ELAPSE:    45 s (  0.01 hr )  MEM-PEAK:  1214 MB
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
----------------------------------------------------------------
running legalize_placement
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Begin building search trees for block MulDiv:MulDiv/route_opt.design
Done building search trees for block MulDiv:MulDiv/route_opt.design (time 0s)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0


Legalizing Top Level Design MulDiv ... 
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Information: Creating classic rule checker.
=====> Processed 41 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     3901.69         5537        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   5537
number of references:                41
number of site rows:                 81
number of locations attempted:   109105
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        5414 (40978 total sites)
avg row height over cells:        0.768 um
rms cell displacement:            0.007 um ( 0.01 row height)
rms weighted cell displacement:   0.007 um ( 0.01 row height)
max cell displacement:            0.295 um ( 0.38 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:               14
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ropt_h_inst_7203 (CLKBUF_X1)
  Input location: (13.568,16.608)
  Legal location: (13.504,16.896)
  Displacement:   0.295 um ( 0.38 row height)
Cell: ropt_h_inst_7204 (CLKBUF_X1)
  Input location: (28.736,12.512)
  Legal location: (28.8,12.288)
  Displacement:   0.233 um ( 0.30 row height)
Cell: U6950 (AOI21_X1)
  Input location: (27.968,12.288)
  Legal location: (27.776,12.288)
  Displacement:   0.192 um ( 0.25 row height)
Cell: ropt_h_inst_7116 (CLKBUF_X1)
  Input location: (28.672,12.288)
  Legal location: (28.48,12.288)
  Displacement:   0.192 um ( 0.25 row height)
Cell: copt_h_inst_6774 (CLKBUF_X1)
  Input location: (28.352,12.288)
  Legal location: (28.16,12.288)
  Displacement:   0.192 um ( 0.25 row height)
Cell: copt_h_inst_6880 (CLKBUF_X1)
  Input location: (30.656,12.288)
  Legal location: (30.784,12.288)
  Displacement:   0.128 um ( 0.17 row height)
Cell: copt_h_inst_6804 (CLKBUF_X1)
  Input location: (29.696,12.288)
  Legal location: (29.824,12.288)
  Displacement:   0.128 um ( 0.17 row height)
Cell: U6777 (AOI21_X1)
  Input location: (30.272,12.288)
  Legal location: (30.4,12.288)
  Displacement:   0.128 um ( 0.17 row height)
Cell: copt_h_inst_6775 (CLKBUF_X1)
  Input location: (28.992,12.288)
  Legal location: (29.12,12.288)
  Displacement:   0.128 um ( 0.17 row height)
Cell: U6699 (AOI21_X1)
  Input location: (29.312,12.288)
  Legal location: (29.44,12.288)
  Displacement:   0.128 um ( 0.17 row height)

Legalization succeeded.
Total Legalizer CPU: 0.396
----------------------------------------------------------------

Route-opt legalization complete           CPU:   168 s (  0.05 hr )  ELAPSE:    45 s (  0.01 hr )  MEM-PEAK:  1214 MB
****************************************
Report : Power/Ground Connection Summary
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:50:17 2019
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 5535/5537
Unconnected nwell pins        5537
Ground net VSS                5535/5537
Unconnected pwell pins        5537
--------------------------------------------------------------------------------
Information: connections of 4 power/ground pin(s) are created or changed.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MSMG5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: DbIn With Extraction] Stage (MB): Used  146  Alloctr  147  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used  147  Alloctr  148  Proc 2509 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Analysis] Stage (MB): Used  146  Alloctr  147  Proc    0 
[ECO: Analysis] Total (MB): Used  147  Alloctr  148  Proc 2509 
Num of eco nets = 5991
Num of open eco nets = 39
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Init] Stage (MB): Used  147  Alloctr  147  Proc    0 
[ECO: Init] Total (MB): Used  148  Alloctr  149  Proc 2509 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  152  Alloctr  153  Proc 2509 
Printing options for 'route.common.*'
common.post_detail_route_redundant_via_insertion        :	 medium              
common.verbose_level                                    :	 0                   

Printing options for 'route.global.*'
global.deterministic                                    :	 off                 
global.export_soft_congestion_maps                      :	 false               
global.timing_driven                                    :	 true                

Begin global routing.
Loading timing information to the router from design
Timing information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,63.23,63.74)
Number of routing layers = 13
layer M1, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT1, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT2, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT3, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT4, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT5, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MSMG1, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG2, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG3, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG4, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG5, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MG1, dir Hor, min width = 0.112, min space = 0.112 pitch = 0.224
layer MG2, dir Ver, min width = 0.112, min space = 0.112 pitch = 0.224
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  154  Alloctr  155  Proc 2509 
Warning: No existing global route is available for reuse in incremental global routing. (ZRT-586)
Net statistics:
Total number of nets     = 5991
Number of nets to route  = 39
Number of single or zero port nets = 1
Number of nets with min-layer-mode soft = 9
Number of nets with min-layer-mode soft-cost-low = 9
39 nets are partially connected,
 of which 39 are detail routed and 0 are global routed.
5951 nets are fully connected,
 of which 5951 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    2  Proc    0 
[End of Build All Nets] Total (MB): Used  156  Alloctr  158  Proc 2509 
Average gCell capacity  0.20	 on layer (1)	 M1
Average gCell capacity  10.68	 on layer (2)	 MINT1
Average gCell capacity  9.87	 on layer (3)	 MINT2
Average gCell capacity  11.75	 on layer (4)	 MINT3
Average gCell capacity  9.88	 on layer (5)	 MINT4
Average gCell capacity  11.76	 on layer (6)	 MINT5
Average gCell capacity  5.45	 on layer (7)	 MSMG1
Average gCell capacity  6.45	 on layer (8)	 MSMG2
Average gCell capacity  5.72	 on layer (9)	 MSMG3
Average gCell capacity  6.45	 on layer (10)	 MSMG4
Average gCell capacity  5.72	 on layer (11)	 MSMG5
Average gCell capacity  1.65	 on layer (12)	 MG1
Average gCell capacity  0.00	 on layer (13)	 MG2
Average number of tracks per gCell 12.06	 on layer (1)	 M1
Average number of tracks per gCell 12.01	 on layer (2)	 MINT1
Average number of tracks per gCell 12.06	 on layer (3)	 MINT2
Average number of tracks per gCell 12.01	 on layer (4)	 MINT3
Average number of tracks per gCell 12.06	 on layer (5)	 MINT4
Average number of tracks per gCell 12.01	 on layer (6)	 MINT5
Average number of tracks per gCell 6.90	 on layer (7)	 MSMG1
Average number of tracks per gCell 6.87	 on layer (8)	 MSMG2
Average number of tracks per gCell 6.90	 on layer (9)	 MSMG3
Average number of tracks per gCell 6.87	 on layer (10)	 MSMG4
Average number of tracks per gCell 6.90	 on layer (11)	 MSMG5
Average number of tracks per gCell 3.45	 on layer (12)	 MG1
Average number of tracks per gCell 3.45	 on layer (13)	 MG2
Number of gCells = 88478
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  158  Alloctr  159  Proc 2509 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    5  Proc    0 
[End of Build Data] Total (MB): Used  158  Alloctr  160  Proc 2509 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  190  Alloctr  192  Proc 2509 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  190  Alloctr  192  Proc 2509 
Initial. Routing result:
Initial. Both Dirs: Overflow =    27 Max = 3 GRCs =    59 (0.43%)
Initial. H routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
Initial. V routing: Overflow =    27 Max = 3 (GRCs =  1) GRCs =    58 (0.85%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT1      Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
Initial. MINT2      Overflow =    27 Max = 3 (GRCs =  1) GRCs =    58 (0.85%)
Initial. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.9 0.00 0.00 0.09 0.00 0.00 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MINT1    34.5 11.2 9.29 14.9 9.98 13.7 4.64 0.79 0.78 0.01 0.04 0.00 0.00 0.00
MINT2    27.9 6.91 7.26 8.80 8.21 17.5 6.94 8.55 4.70 0.93 1.97 0.09 0.15 0.01
MINT3    63.2 16.5 9.08 5.51 3.00 2.35 0.16 0.06 0.00 0.01 0.00 0.00 0.00 0.00
MINT4    71.1 10.7 7.85 5.19 2.89 1.87 0.24 0.13 0.00 0.00 0.00 0.00 0.00 0.00
MINT5    99.4 0.53 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    84.2 13.1 1.18 0.98 0.00 0.50 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG2    83.6 15.7 0.41 0.25 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    94.4 5.26 0.26 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    98.0 1.81 0.09 0.04 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    99.5 0.44 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    80.1 6.70 2.88 2.92 1.96 2.93 0.98 0.78 0.45 0.08 0.16 0.01 0.01 0.00


Initial. Total Wire Length = 1.22
Initial. Layer M1 wire length = 0.00
Initial. Layer MINT1 wire length = 0.87
Initial. Layer MINT2 wire length = 0.35
Initial. Layer MINT3 wire length = 0.00
Initial. Layer MINT4 wire length = 0.00
Initial. Layer MINT5 wire length = 0.00
Initial. Layer MSMG1 wire length = 0.00
Initial. Layer MSMG2 wire length = 0.00
Initial. Layer MSMG3 wire length = 0.00
Initial. Layer MSMG4 wire length = 0.00
Initial. Layer MSMG5 wire length = 0.00
Initial. Layer MG1 wire length = 0.00
Initial. Layer MG2 wire length = 0.00
Initial. Total Number of Contacts = 11
Initial. Via V1_0 count = 9
Initial. Via VINT1_0 count = 2
Initial. Via VINT2_0 count = 0
Initial. Via VINT3_0 count = 0
Initial. Via VINT4_0 count = 0
Initial. Via VINT5_0 count = 0
Initial. Via VSMG1_0 count = 0
Initial. Via VSMG2_0 count = 0
Initial. Via VSMG3_0 count = 0
Initial. Via VSMG4_0 count = 0
Initial. Via VSMG5_0 count = 0
Initial. Via VG1_0 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  190  Alloctr  192  Proc 2509 
phase1. Routing result:
phase1. Both Dirs: Overflow =    27 Max = 3 GRCs =    59 (0.43%)
phase1. H routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase1. V routing: Overflow =    27 Max = 3 (GRCs =  1) GRCs =    58 (0.85%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT1      Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase1. MINT2      Overflow =    27 Max = 3 (GRCs =  1) GRCs =    58 (0.85%)
phase1. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.9 0.00 0.00 0.09 0.00 0.00 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MINT1    34.5 11.2 9.29 14.9 9.98 13.7 4.64 0.79 0.78 0.01 0.04 0.00 0.00 0.00
MINT2    27.9 6.91 7.26 8.80 8.21 17.5 6.94 8.55 4.70 0.93 1.97 0.09 0.15 0.01
MINT3    63.2 16.5 9.08 5.51 3.00 2.35 0.16 0.06 0.00 0.01 0.00 0.00 0.00 0.00
MINT4    71.1 10.7 7.85 5.19 2.89 1.87 0.24 0.13 0.00 0.00 0.00 0.00 0.00 0.00
MINT5    99.4 0.53 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    84.2 13.1 1.18 0.98 0.00 0.50 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG2    83.6 15.7 0.41 0.25 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    94.4 5.26 0.26 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    98.0 1.81 0.09 0.04 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    99.5 0.44 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    80.1 6.70 2.88 2.92 1.96 2.93 0.98 0.78 0.45 0.08 0.16 0.01 0.01 0.00


phase1. Total Wire Length = 1.22
phase1. Layer M1 wire length = 0.00
phase1. Layer MINT1 wire length = 0.87
phase1. Layer MINT2 wire length = 0.35
phase1. Layer MINT3 wire length = 0.00
phase1. Layer MINT4 wire length = 0.00
phase1. Layer MINT5 wire length = 0.00
phase1. Layer MSMG1 wire length = 0.00
phase1. Layer MSMG2 wire length = 0.00
phase1. Layer MSMG3 wire length = 0.00
phase1. Layer MSMG4 wire length = 0.00
phase1. Layer MSMG5 wire length = 0.00
phase1. Layer MG1 wire length = 0.00
phase1. Layer MG2 wire length = 0.00
phase1. Total Number of Contacts = 11
phase1. Via V1_0 count = 9
phase1. Via VINT1_0 count = 2
phase1. Via VINT2_0 count = 0
phase1. Via VINT3_0 count = 0
phase1. Via VINT4_0 count = 0
phase1. Via VINT5_0 count = 0
phase1. Via VSMG1_0 count = 0
phase1. Via VSMG2_0 count = 0
phase1. Via VSMG3_0 count = 0
phase1. Via VSMG4_0 count = 0
phase1. Via VSMG5_0 count = 0
phase1. Via VG1_0 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  190  Alloctr  192  Proc 2509 
phase2. Routing result:
phase2. Both Dirs: Overflow =    27 Max = 3 GRCs =    59 (0.43%)
phase2. H routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase2. V routing: Overflow =    27 Max = 3 (GRCs =  1) GRCs =    58 (0.85%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT1      Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase2. MINT2      Overflow =    27 Max = 3 (GRCs =  1) GRCs =    58 (0.85%)
phase2. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.9 0.00 0.00 0.09 0.00 0.00 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MINT1    34.5 11.2 9.29 14.9 9.98 13.7 4.64 0.79 0.78 0.01 0.04 0.00 0.00 0.00
MINT2    27.9 6.91 7.26 8.80 8.21 17.5 6.94 8.55 4.70 0.93 1.97 0.09 0.15 0.01
MINT3    63.2 16.5 9.08 5.51 3.00 2.35 0.16 0.06 0.00 0.01 0.00 0.00 0.00 0.00
MINT4    71.1 10.7 7.85 5.19 2.89 1.87 0.24 0.13 0.00 0.00 0.00 0.00 0.00 0.00
MINT5    99.4 0.53 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    84.2 13.1 1.18 0.98 0.00 0.50 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG2    83.6 15.7 0.41 0.25 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    94.4 5.26 0.26 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    98.0 1.81 0.09 0.04 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    99.5 0.44 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    80.1 6.70 2.88 2.92 1.96 2.93 0.98 0.78 0.45 0.08 0.16 0.01 0.01 0.00


phase2. Total Wire Length = 1.22
phase2. Layer M1 wire length = 0.00
phase2. Layer MINT1 wire length = 0.87
phase2. Layer MINT2 wire length = 0.35
phase2. Layer MINT3 wire length = 0.00
phase2. Layer MINT4 wire length = 0.00
phase2. Layer MINT5 wire length = 0.00
phase2. Layer MSMG1 wire length = 0.00
phase2. Layer MSMG2 wire length = 0.00
phase2. Layer MSMG3 wire length = 0.00
phase2. Layer MSMG4 wire length = 0.00
phase2. Layer MSMG5 wire length = 0.00
phase2. Layer MG1 wire length = 0.00
phase2. Layer MG2 wire length = 0.00
phase2. Total Number of Contacts = 11
phase2. Via V1_0 count = 9
phase2. Via VINT1_0 count = 2
phase2. Via VINT2_0 count = 0
phase2. Via VINT3_0 count = 0
phase2. Via VINT4_0 count = 0
phase2. Via VINT5_0 count = 0
phase2. Via VSMG1_0 count = 0
phase2. Via VSMG2_0 count = 0
phase2. Via VSMG3_0 count = 0
phase2. Via VSMG4_0 count = 0
phase2. Via VSMG5_0 count = 0
phase2. Via VG1_0 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   36  Alloctr   37  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  190  Alloctr  192  Proc 2509 

Congestion utilization per direction:
Average vertical track utilization   = 13.28 %
Peak    vertical track utilization   = 50.00 %
Average horizontal track utilization =  9.44 %
Peak    horizontal track utilization = 41.30 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used  188  Alloctr  190  Proc 2509 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   36  Alloctr   37  Proc    0 
[GR: Done] Total (MB): Used  188  Alloctr  190  Proc 2509 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   33  Alloctr   33  Proc    0 
[End of Global Routing] Total (MB): Used  185  Alloctr  187  Proc 2509 
[ECO: GR] Elapsed real time: 0:00:01 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[ECO: GR] Stage (MB): Used  184  Alloctr  185  Proc    0 
[ECO: GR] Total (MB): Used  185  Alloctr  187  Proc 2509 

Start track assignment

Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              
common.verbose_level                                    :	 0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :	 true                
track.timing_driven                                     :	 true                

Information: Using 8 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used  150  Alloctr  151  Proc 2509 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/83      
Routed partition 2/83      
Routed partition 3/83      
Routed partition 4/83      
Routed partition 5/83      
Routed partition 6/83      
Routed partition 7/83      
Routed partition 8/83      
Routed partition 9/83      
Routed partition 10/83     
Routed partition 11/83     
Routed partition 12/83     
Routed partition 13/83     
Routed partition 14/83     
Routed partition 15/83     
Routed partition 16/83     
Routed partition 17/83     
Routed partition 18/83     
Routed partition 19/83     
Routed partition 20/83     
Routed partition 21/83     
Routed partition 22/83     
Routed partition 23/83     
Routed partition 24/83     
Routed partition 25/83     
Routed partition 26/83     
Routed partition 27/83     
Routed partition 28/83     
Routed partition 29/83     
Routed partition 30/83     
Routed partition 31/83     
Routed partition 32/83     
Routed partition 33/83     
Routed partition 34/83     
Routed partition 35/83     
Routed partition 36/83     
Routed partition 37/83     
Routed partition 38/83     
Routed partition 39/83     
Routed partition 40/83     
Routed partition 41/83     
Routed partition 42/83     
Routed partition 43/83     
Routed partition 44/83     
Routed partition 45/83     
Routed partition 46/83     
Routed partition 47/83     
Routed partition 48/83     
Routed partition 49/83     
Routed partition 50/83     
Routed partition 51/83     
Routed partition 52/83     
Routed partition 53/83     
Routed partition 54/83     
Routed partition 55/83     
Routed partition 56/83     
Routed partition 57/83     
Routed partition 58/83     
Routed partition 59/83     
Routed partition 60/83     
Routed partition 61/83     
Routed partition 62/83     
Routed partition 63/83     
Routed partition 64/83     
Routed partition 65/83     
Routed partition 66/83     
Routed partition 67/83     
Routed partition 68/83     
Routed partition 69/83     
Routed partition 70/83     
Routed partition 71/83     
Routed partition 72/83     
Routed partition 73/83     
Routed partition 74/83     
Routed partition 75/83     
Routed partition 76/83     
Routed partition 77/83     
Routed partition 78/83     
Routed partition 79/83     
Routed partition 80/83     
Routed partition 81/83     
Routed partition 82/83     
Routed partition 83/83     

Assign Vertical partitions, iteration 0
Routed partition 1/82      
Routed partition 2/82      
Routed partition 3/82      
Routed partition 4/82      
Routed partition 5/82      
Routed partition 6/82      
Routed partition 7/82      
Routed partition 8/82      
Routed partition 9/82      
Routed partition 10/82     
Routed partition 11/82     
Routed partition 12/82     
Routed partition 13/82     
Routed partition 14/82     
Routed partition 15/82     
Routed partition 16/82     
Routed partition 17/82     
Routed partition 18/82     
Routed partition 19/82     
Routed partition 20/82     
Routed partition 21/82     
Routed partition 22/82     
Routed partition 23/82     
Routed partition 24/82     
Routed partition 25/82     
Routed partition 26/82     
Routed partition 27/82     
Routed partition 28/82     
Routed partition 29/82     
Routed partition 30/82     
Routed partition 31/82     
Routed partition 32/82     
Routed partition 33/82     
Routed partition 34/82     
Routed partition 35/82     
Routed partition 36/82     
Routed partition 37/82     
Routed partition 38/82     
Routed partition 39/82     
Routed partition 40/82     
Routed partition 41/82     
Routed partition 42/82     
Routed partition 43/82     
Routed partition 44/82     
Routed partition 45/82     
Routed partition 46/82     
Routed partition 47/82     
Routed partition 48/82     
Routed partition 49/82     
Routed partition 50/82     
Routed partition 51/82     
Routed partition 52/82     
Routed partition 53/82     
Routed partition 54/82     
Routed partition 55/82     
Routed partition 56/82     
Routed partition 57/82     
Routed partition 58/82     
Routed partition 59/82     
Routed partition 60/82     
Routed partition 61/82     
Routed partition 62/82     
Routed partition 63/82     
Routed partition 64/82     
Routed partition 65/82     
Routed partition 66/82     
Routed partition 67/82     
Routed partition 68/82     
Routed partition 69/82     
Routed partition 70/82     
Routed partition 71/82     
Routed partition 72/82     
Routed partition 73/82     
Routed partition 74/82     
Routed partition 75/82     
Routed partition 76/82     
Routed partition 77/82     
Routed partition 78/82     
Routed partition 79/82     
Routed partition 80/82     
Routed partition 81/82     
Routed partition 82/82     

Number of wires with overlap after iteration 0 = 113 of 155


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  150  Alloctr  152  Proc 2509 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/83      
Routed partition 2/83      
Routed partition 3/83      
Routed partition 4/83      
Routed partition 5/83      
Routed partition 6/83      
Routed partition 7/83      
Routed partition 8/83      
Routed partition 9/83      
Routed partition 10/83     
Routed partition 11/83     
Routed partition 12/83     
Routed partition 13/83     
Routed partition 14/83     
Routed partition 15/83     
Routed partition 16/83     
Routed partition 17/83     
Routed partition 18/83     
Routed partition 19/83     
Routed partition 20/83     
Routed partition 21/83     
Routed partition 22/83     
Routed partition 23/83     
Routed partition 24/83     
Routed partition 25/83     
Routed partition 26/83     
Routed partition 27/83     
Routed partition 28/83     
Routed partition 29/83     
Routed partition 30/83     
Routed partition 31/83     
Routed partition 32/83     
Routed partition 33/83     
Routed partition 34/83     
Routed partition 35/83     
Routed partition 36/83     
Routed partition 37/83     
Routed partition 38/83     
Routed partition 39/83     
Routed partition 40/83     
Routed partition 41/83     
Routed partition 42/83     
Routed partition 43/83     
Routed partition 44/83     
Routed partition 45/83     
Routed partition 46/83     
Routed partition 47/83     
Routed partition 48/83     
Routed partition 49/83     
Routed partition 50/83     
Routed partition 51/83     
Routed partition 52/83     
Routed partition 53/83     
Routed partition 54/83     
Routed partition 55/83     
Routed partition 56/83     
Routed partition 57/83     
Routed partition 58/83     
Routed partition 60/83     
Routed partition 60/83     
Routed partition 61/83     
Routed partition 62/83     
Routed partition 63/83     
Routed partition 64/83     
Routed partition 65/83     
Routed partition 66/83     
Routed partition 67/83     
Routed partition 68/83     
Routed partition 69/83     
Routed partition 70/83     
Routed partition 71/83     
Routed partition 72/83     
Routed partition 73/83     
Routed partition 74/83     
Routed partition 75/83     
Routed partition 76/83     
Routed partition 77/83     
Routed partition 78/83     
Routed partition 79/83     
Routed partition 80/83     
Routed partition 81/83     
Routed partition 82/83     
Routed partition 83/83     

Assign Vertical partitions, iteration 1
Routed partition 1/82      
Routed partition 2/82      
Routed partition 3/82      
Routed partition 4/82      
Routed partition 5/82      
Routed partition 6/82      
Routed partition 7/82      
Routed partition 8/82      
Routed partition 9/82      
Routed partition 10/82     
Routed partition 11/82     
Routed partition 12/82     
Routed partition 13/82     
Routed partition 14/82     
Routed partition 15/82     
Routed partition 16/82     
Routed partition 17/82     
Routed partition 18/82     
Routed partition 19/82     
Routed partition 21/82     
Routed partition 21/82     
Routed partition 22/82     
Routed partition 23/82     
Routed partition 24/82     
Routed partition 25/82     
Routed partition 26/82     
Routed partition 27/82     
Routed partition 28/82     
Routed partition 29/82     
Routed partition 30/82     
Routed partition 31/82     
Routed partition 32/82     
Routed partition 33/82     
Routed partition 34/82     
Routed partition 35/82     
Routed partition 36/82     
Routed partition 37/82     
Routed partition 38/82     
Routed partition 39/82     
Routed partition 40/82     
Routed partition 41/82     
Routed partition 42/82     
Routed partition 43/82     
Routed partition 44/82     
Routed partition 45/82     
Routed partition 46/82     
Routed partition 47/82     
Routed partition 48/82     
Routed partition 49/82     
Routed partition 50/82     
Routed partition 51/82     
Routed partition 52/82     
Routed partition 53/82     
Routed partition 54/82     
Routed partition 55/82     
Routed partition 56/82     
Routed partition 57/82     
Routed partition 58/82     
Routed partition 59/82     
Routed partition 60/82     
Routed partition 61/82     
Routed partition 62/82     
Routed partition 63/82     
Routed partition 64/82     
Routed partition 65/82     
Routed partition 67/82     
Routed partition 67/82     
Routed partition 68/82     
Routed partition 69/82     
Routed partition 70/82     
Routed partition 71/82     
Routed partition 72/82     
Routed partition 73/82     
Routed partition 74/82     
Routed partition 75/82     
Routed partition 76/82     
Routed partition 77/82     
Routed partition 78/82     
Routed partition 79/82     
Routed partition 80/82     
Routed partition 81/82     
Routed partition 82/82     

[Track Assign: Iteration 1] Elapsed real time: 0:00:01 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  150  Alloctr  152  Proc 2509 

Number of wires with overlap after iteration 1 = 52 of 90


Wire length and via report:
---------------------------
Number of M1 wires: 16 		  : 0
Number of MINT1 wires: 63 		 V1_0: 75
Number of MINT2 wires: 8 		 VINT1_0: 18
Number of MINT3 wires: 2 		 VINT2_0: 6
Number of MINT4 wires: 1 		 VINT3_0: 2
Number of MINT5 wires: 0 		 VINT4_0: 0
Number of MSMG1 wires: 0 		 VINT5_0: 0
Number of MSMG2 wires: 0 		 VSMG1_0: 0
Number of MSMG3 wires: 0 		 VSMG2_0: 0
Number of MSMG4 wires: 0 		 VSMG3_0: 0
Number of MSMG5 wires: 0 		 VSMG4_0: 0
Number of MG1 wires: 0 		 VSMG5_0: 0
Number of MG2 wires: 0 		 VG1_0: 0
Total number of wires: 90 		 vias: 101

Total M1 wire length: 1.7
Total MINT1 wire length: 7.4
Total MINT2 wire length: 1.5
Total MINT3 wire length: 0.4
Total MINT4 wire length: 0.4
Total MINT5 wire length: 0.0
Total MSMG1 wire length: 0.0
Total MSMG2 wire length: 0.0
Total MSMG3 wire length: 0.0
Total MSMG4 wire length: 0.0
Total MSMG5 wire length: 0.0
Total MG1 wire length: 0.0
Total MG2 wire length: 0.0
Total wire length: 11.4

Longest M1 wire length: 0.4
Longest MINT1 wire length: 0.5
Longest MINT2 wire length: 0.4
Longest MINT3 wire length: 0.2
Longest MINT4 wire length: 0.4
Longest MINT5 wire length: 0.0
Longest MSMG1 wire length: 0.0
Longest MSMG2 wire length: 0.0
Longest MSMG3 wire length: 0.0
Longest MSMG4 wire length: 0.0
Longest MSMG5 wire length: 0.0
Longest MG1 wire length: 0.0
Longest MG2 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:01 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used  149  Alloctr  151  Proc 2509 
[ECO: CDR] Elapsed real time: 0:00:02 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[ECO: CDR] Stage (MB): Used  148  Alloctr  149  Proc    0 
[ECO: CDR] Total (MB): Used  149  Alloctr  151  Proc 2509 
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              
common.verbose_level                                    :	 0                   

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.eco_max_number_of_iterations                     :	 10                  
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.force_end_on_preferred_grid                      :	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)

Begin ECO DRC check ...

Checked	1/9 Partitions, Violations =	0
Checked	2/9 Partitions, Violations =	0
Checked	3/9 Partitions, Violations =	0
Checked	4/9 Partitions, Violations =	0
Checked	5/9 Partitions, Violations =	0
Checked	6/9 Partitions, Violations =	128
Checked	7/9 Partitions, Violations =	129
Checked	8/9 Partitions, Violations =	143
Checked	9/9 Partitions, Violations =	150

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	150

[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  176  Alloctr  178  Proc 2509 

Total Wire Length =                    35168 micron
Total Number of Contacts =             45007
Total Number of Wires =                33306
Total Number of PtConns =              6
Total Number of Routed Wires =       33306
Total Routed Wire Length =           35167 micron
Total Number of Routed Contacts =       45007
	Layer               M1 :        193 micron
	Layer            MINT1 :      10022 micron
	Layer            MINT2 :      12651 micron
	Layer            MINT3 :       5974 micron
	Layer            MINT4 :       4017 micron
	Layer            MINT5 :        358 micron
	Layer            MSMG1 :        764 micron
	Layer            MSMG2 :        808 micron
	Layer            MSMG3 :        260 micron
	Layer            MSMG4 :        101 micron
	Layer            MSMG5 :         21 micron
	Layer              MG1 :          0 micron
	Layer              MG2 :          0 micron
	Via        VSMG4_0_2x1 :          4
	Via        VSMG3_0_1x2 :         22
	Via        VSMG3_0_2x1 :          1
	Via        VSMG2_0_2x1 :         93
	Via   VSMG2_0(rot)_1x2 :          1
	Via   VSMG2_0(rot)_2x1 :          2
	Via        VSMG2_0_1x2 :          5
	Via        VSMG1_0_1x2 :        265
	Via   VSMG1_0(rot)_2x1 :          1
	Via   VSMG1_0(rot)_1x2 :          5
	Via        VSMG1_0_2x1 :         29
	Via        VINT5_0_2x1 :        387
	Via   VINT5_0(rot)_2x1 :         12
	Via        VINT5_0_1x2 :         40
	Via        VINT4_0_1x2 :        526
	Via   VINT4_0(rot)_2x1 :          1
	Via   VINT4_0(rot)_1x2 :          5
	Via        VINT4_0_2x1 :         20
	Via            VINT3_0 :         12
	Via        VINT3_0_2x1 :       1339
	Via   VINT3_0(rot)_1x2 :          4
	Via   VINT3_0(rot)_2x1 :          5
	Via        VINT3_0_1x2 :        119
	Via            VINT2_0 :        110
	Via        VINT2_0_1x2 :       3211
	Via   VINT2_0(rot)_2x1 :         16
	Via   VINT2_0(rot)_1x2 :          4
	Via        VINT2_0_2x1 :        600
	Via            VINT1_0 :       1245
	Via        VINT1_0_2x1 :      12011
	Via   VINT1_0(rot)_1x2 :         81
	Via   VINT1_0(rot)_2x1 :         52
	Via        VINT1_0_1x2 :       5231
	Via               V1_0 :       3250
	Via           V1_0_1x2 :      10440
	Via      V1_0(rot)_2x1 :        238
	Via      V1_0(rot)_1x2 :         60
	Via           V1_0_2x1 :       5560

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 89.74% (40390 / 45007 vias)
 
    Layer V1         = 83.37% (16298  / 19548   vias)
        Weight 1     = 83.37% (16298   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 16.63% (3250    vias)
    Layer VINT1      = 93.31% (17375  / 18620   vias)
        Weight 1     = 93.31% (17375   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.69% (1245    vias)
    Layer VINT2      = 97.21% (3831   / 3941    vias)
        Weight 1     = 97.21% (3831    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.79% (110     vias)
    Layer VINT3      = 99.19% (1467   / 1479    vias)
        Weight 1     = 99.19% (1467    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.81% (12      vias)
    Layer VINT4      = 100.00% (552    / 552     vias)
        Weight 1     = 100.00% (552     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VINT5      = 100.00% (439    / 439     vias)
        Weight 1     = 100.00% (439     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
        Weight 1     = 100.00% (300     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
        Weight 1     = 100.00% (23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
        Weight 1     = 100.00% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 89.74% (40390 / 45007 vias)
 
    Layer V1         = 83.37% (16298  / 19548   vias)
    Layer VINT1      = 93.31% (17375  / 18620   vias)
    Layer VINT2      = 97.21% (3831   / 3941    vias)
    Layer VINT3      = 99.19% (1467   / 1479    vias)
    Layer VINT4      = 100.00% (552    / 552     vias)
    Layer VINT5      = 100.00% (439    / 439     vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
 
  The optimized via conversion rate based on total routed via count = 89.74% (40390 / 45007 vias)
 
    Layer V1         = 83.37% (16298  / 19548   vias)
        Weight 1     = 83.37% (16298   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 16.63% (3250    vias)
    Layer VINT1      = 93.31% (17375  / 18620   vias)
        Weight 1     = 93.31% (17375   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.69% (1245    vias)
    Layer VINT2      = 97.21% (3831   / 3941    vias)
        Weight 1     = 97.21% (3831    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.79% (110     vias)
    Layer VINT3      = 99.19% (1467   / 1479    vias)
        Weight 1     = 99.19% (1467    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.81% (12      vias)
    Layer VINT4      = 100.00% (552    / 552     vias)
        Weight 1     = 100.00% (552     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VINT5      = 100.00% (439    / 439     vias)
        Weight 1     = 100.00% (439     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
        Weight 1     = 100.00% (300     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
        Weight 1     = 100.00% (23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
        Weight 1     = 100.00% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
Total number of nets = 5991, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed	1/7 Partitions, Violations =	20
Routed	2/7 Partitions, Violations =	12
Routed	3/7 Partitions, Violations =	12
Routed	4/7 Partitions, Violations =	12
Routed	5/7 Partitions, Violations =	3
Routed	6/7 Partitions, Violations =	1
Routed	7/7 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 0] Stage (MB): Used   27  Alloctr   27  Proc    0 
[Iter 0] Total (MB): Used  176  Alloctr  178  Proc 2509 

End DR iteration 0 with 7 parts

Finish DR since reached 0 DRC


DR finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    35167 micron
Total Number of Contacts =             44958
Total Number of Wires =                33308
Total Number of PtConns =              6
Total Number of Routed Wires =       33308
Total Routed Wire Length =           35167 micron
Total Number of Routed Contacts =       44958
	Layer               M1 :        192 micron
	Layer            MINT1 :      10023 micron
	Layer            MINT2 :      12649 micron
	Layer            MINT3 :       5975 micron
	Layer            MINT4 :       4017 micron
	Layer            MINT5 :        358 micron
	Layer            MSMG1 :        764 micron
	Layer            MSMG2 :        808 micron
	Layer            MSMG3 :        260 micron
	Layer            MSMG4 :        101 micron
	Layer            MSMG5 :         21 micron
	Layer              MG1 :          0 micron
	Layer              MG2 :          0 micron
	Via        VSMG4_0_2x1 :          4
	Via        VSMG3_0_1x2 :         22
	Via        VSMG3_0_2x1 :          1
	Via        VSMG2_0_2x1 :         93
	Via   VSMG2_0(rot)_1x2 :          1
	Via   VSMG2_0(rot)_2x1 :          2
	Via        VSMG2_0_1x2 :          5
	Via        VSMG1_0_1x2 :        265
	Via   VSMG1_0(rot)_2x1 :          1
	Via   VSMG1_0(rot)_1x2 :          5
	Via        VSMG1_0_2x1 :         29
	Via        VINT5_0_2x1 :        387
	Via   VINT5_0(rot)_2x1 :         12
	Via        VINT5_0_1x2 :         40
	Via        VINT4_0_1x2 :        526
	Via   VINT4_0(rot)_2x1 :          1
	Via   VINT4_0(rot)_1x2 :          5
	Via        VINT4_0_2x1 :         20
	Via            VINT3_0 :         12
	Via        VINT3_0_2x1 :       1339
	Via   VINT3_0(rot)_1x2 :          4
	Via   VINT3_0(rot)_2x1 :          5
	Via        VINT3_0_1x2 :        119
	Via            VINT2_0 :        112
	Via        VINT2_0_1x2 :       3211
	Via   VINT2_0(rot)_2x1 :         16
	Via   VINT2_0(rot)_1x2 :          4
	Via        VINT2_0_2x1 :        600
	Via            VINT1_0 :       1259
	Via        VINT1_0_2x1 :      11998
	Via   VINT1_0(rot)_1x2 :         81
	Via   VINT1_0(rot)_2x1 :         52
	Via        VINT1_0_1x2 :       5223
	Via               V1_0 :       3242
	Via           V1_0_1x2 :      10416
	Via      V1_0(rot)_2x1 :        235
	Via      V1_0(rot)_1x2 :         60
	Via           V1_0_2x1 :       5551

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 89.71% (40333 / 44958 vias)
 
    Layer V1         = 83.38% (16262  / 19504   vias)
        Weight 1     = 83.38% (16262   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 16.62% (3242    vias)
    Layer VINT1      = 93.24% (17354  / 18613   vias)
        Weight 1     = 93.24% (17354   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.76% (1259    vias)
    Layer VINT2      = 97.16% (3831   / 3943    vias)
        Weight 1     = 97.16% (3831    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.84% (112     vias)
    Layer VINT3      = 99.19% (1467   / 1479    vias)
        Weight 1     = 99.19% (1467    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.81% (12      vias)
    Layer VINT4      = 100.00% (552    / 552     vias)
        Weight 1     = 100.00% (552     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VINT5      = 100.00% (439    / 439     vias)
        Weight 1     = 100.00% (439     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
        Weight 1     = 100.00% (300     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
        Weight 1     = 100.00% (23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
        Weight 1     = 100.00% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 89.71% (40333 / 44958 vias)
 
    Layer V1         = 83.38% (16262  / 19504   vias)
    Layer VINT1      = 93.24% (17354  / 18613   vias)
    Layer VINT2      = 97.16% (3831   / 3943    vias)
    Layer VINT3      = 99.19% (1467   / 1479    vias)
    Layer VINT4      = 100.00% (552    / 552     vias)
    Layer VINT5      = 100.00% (439    / 439     vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
 
  The optimized via conversion rate based on total routed via count = 89.71% (40333 / 44958 vias)
 
    Layer V1         = 83.38% (16262  / 19504   vias)
        Weight 1     = 83.38% (16262   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 16.62% (3242    vias)
    Layer VINT1      = 93.24% (17354  / 18613   vias)
        Weight 1     = 93.24% (17354   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.76% (1259    vias)
    Layer VINT2      = 97.16% (3831   / 3943    vias)
        Weight 1     = 97.16% (3831    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.84% (112     vias)
    Layer VINT3      = 99.19% (1467   / 1479    vias)
        Weight 1     = 99.19% (1467    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.81% (12      vias)
    Layer VINT4      = 100.00% (552    / 552     vias)
        Weight 1     = 100.00% (552     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VINT5      = 100.00% (439    / 439     vias)
        Weight 1     = 100.00% (439     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
        Weight 1     = 100.00% (300     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
        Weight 1     = 100.00% (23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
        Weight 1     = 100.00% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 



Begin timing optimization in DR ...

Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              
common.verbose_level                                    :	 0                   

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.eco_max_number_of_iterations                     :	 10                  
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.force_end_on_preferred_grid                      :	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:01 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Dr init] Stage (MB): Used    9  Alloctr    9  Proc    0 
[Dr init] Total (MB): Used  159  Alloctr  160  Proc 2509 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used  159  Alloctr  161  Proc 2509 
[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used  149  Alloctr  151  Proc 2509 
[DR: Done] Elapsed real time: 0:00:01 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used  149  Alloctr  151  Proc 2509 


Finished timing optimization in DR ...


DR finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    35167 micron
Total Number of Contacts =             44958
Total Number of Wires =                33308
Total Number of PtConns =              6
Total Number of Routed Wires =       33308
Total Routed Wire Length =           35167 micron
Total Number of Routed Contacts =       44958
	Layer               M1 :        192 micron
	Layer            MINT1 :      10023 micron
	Layer            MINT2 :      12649 micron
	Layer            MINT3 :       5975 micron
	Layer            MINT4 :       4017 micron
	Layer            MINT5 :        358 micron
	Layer            MSMG1 :        764 micron
	Layer            MSMG2 :        808 micron
	Layer            MSMG3 :        260 micron
	Layer            MSMG4 :        101 micron
	Layer            MSMG5 :         21 micron
	Layer              MG1 :          0 micron
	Layer              MG2 :          0 micron
	Via        VSMG4_0_2x1 :          4
	Via        VSMG3_0_1x2 :         22
	Via        VSMG3_0_2x1 :          1
	Via        VSMG2_0_2x1 :         93
	Via   VSMG2_0(rot)_1x2 :          1
	Via   VSMG2_0(rot)_2x1 :          2
	Via        VSMG2_0_1x2 :          5
	Via        VSMG1_0_1x2 :        265
	Via   VSMG1_0(rot)_2x1 :          1
	Via   VSMG1_0(rot)_1x2 :          5
	Via        VSMG1_0_2x1 :         29
	Via        VINT5_0_2x1 :        387
	Via   VINT5_0(rot)_2x1 :         12
	Via        VINT5_0_1x2 :         40
	Via        VINT4_0_1x2 :        526
	Via   VINT4_0(rot)_2x1 :          1
	Via   VINT4_0(rot)_1x2 :          5
	Via        VINT4_0_2x1 :         20
	Via            VINT3_0 :         12
	Via        VINT3_0_2x1 :       1339
	Via   VINT3_0(rot)_1x2 :          4
	Via   VINT3_0(rot)_2x1 :          5
	Via        VINT3_0_1x2 :        119
	Via            VINT2_0 :        112
	Via        VINT2_0_1x2 :       3211
	Via   VINT2_0(rot)_2x1 :         16
	Via   VINT2_0(rot)_1x2 :          4
	Via        VINT2_0_2x1 :        600
	Via            VINT1_0 :       1259
	Via        VINT1_0_2x1 :      11998
	Via   VINT1_0(rot)_1x2 :         81
	Via   VINT1_0(rot)_2x1 :         52
	Via        VINT1_0_1x2 :       5223
	Via               V1_0 :       3242
	Via           V1_0_1x2 :      10416
	Via      V1_0(rot)_2x1 :        235
	Via      V1_0(rot)_1x2 :         60
	Via           V1_0_2x1 :       5551

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 89.71% (40333 / 44958 vias)
 
    Layer V1         = 83.38% (16262  / 19504   vias)
        Weight 1     = 83.38% (16262   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 16.62% (3242    vias)
    Layer VINT1      = 93.24% (17354  / 18613   vias)
        Weight 1     = 93.24% (17354   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.76% (1259    vias)
    Layer VINT2      = 97.16% (3831   / 3943    vias)
        Weight 1     = 97.16% (3831    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.84% (112     vias)
    Layer VINT3      = 99.19% (1467   / 1479    vias)
        Weight 1     = 99.19% (1467    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.81% (12      vias)
    Layer VINT4      = 100.00% (552    / 552     vias)
        Weight 1     = 100.00% (552     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VINT5      = 100.00% (439    / 439     vias)
        Weight 1     = 100.00% (439     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
        Weight 1     = 100.00% (300     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
        Weight 1     = 100.00% (23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
        Weight 1     = 100.00% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 89.71% (40333 / 44958 vias)
 
    Layer V1         = 83.38% (16262  / 19504   vias)
    Layer VINT1      = 93.24% (17354  / 18613   vias)
    Layer VINT2      = 97.16% (3831   / 3943    vias)
    Layer VINT3      = 99.19% (1467   / 1479    vias)
    Layer VINT4      = 100.00% (552    / 552     vias)
    Layer VINT5      = 100.00% (439    / 439     vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
 
  The optimized via conversion rate based on total routed via count = 89.71% (40333 / 44958 vias)
 
    Layer V1         = 83.38% (16262  / 19504   vias)
        Weight 1     = 83.38% (16262   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 16.62% (3242    vias)
    Layer VINT1      = 93.24% (17354  / 18613   vias)
        Weight 1     = 93.24% (17354   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.76% (1259    vias)
    Layer VINT2      = 97.16% (3831   / 3943    vias)
        Weight 1     = 97.16% (3831    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.84% (112     vias)
    Layer VINT3      = 99.19% (1467   / 1479    vias)
        Weight 1     = 99.19% (1467    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.81% (12      vias)
    Layer VINT4      = 100.00% (552    / 552     vias)
        Weight 1     = 100.00% (552     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VINT5      = 100.00% (439    / 439     vias)
        Weight 1     = 100.00% (439     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
        Weight 1     = 100.00% (300     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
        Weight 1     = 100.00% (23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
        Weight 1     = 100.00% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 

Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              
common.verbose_level                                    :	 0                   

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.eco_max_number_of_iterations                     :	 10                  
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.force_end_on_preferred_grid                      :	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    9  Alloctr    9  Proc    0 
[Dr init] Total (MB): Used  159  Alloctr  160  Proc 2509 

Redundant via optimization will attempt to replace the following vias: 

        V1_0    ->   V1_0_1x2      V1_0_2x1      V1_0_1x2(r)   V1_0_2x1(r)

        V1_0(r) ->   V1_0_1x2      V1_0_2x1      V1_0_1x2(r)   V1_0_2x1(r)

     VINT1_0    -> VINT1_0_2x1    VINT1_0_1x2    VINT1_0_2x1(r) VINT1_0_1x2(r)

     VINT1_0(r) -> VINT1_0_2x1    VINT1_0_1x2    VINT1_0_2x1(r) VINT1_0_1x2(r)

     VINT2_0    -> VINT2_0_1x2    VINT2_0_2x1    VINT2_0_1x2(r) VINT2_0_2x1(r)

     VINT2_0(r) -> VINT2_0_1x2    VINT2_0_2x1    VINT2_0_1x2(r) VINT2_0_2x1(r)

     VINT3_0    -> VINT3_0_2x1    VINT3_0_1x2    VINT3_0_2x1(r) VINT3_0_1x2(r)

     VINT3_0(r) -> VINT3_0_2x1    VINT3_0_1x2    VINT3_0_2x1(r) VINT3_0_1x2(r)

     VINT4_0    -> VINT4_0_1x2    VINT4_0_2x1    VINT4_0_1x2(r) VINT4_0_2x1(r)

     VINT4_0(r) -> VINT4_0_1x2    VINT4_0_2x1    VINT4_0_1x2(r) VINT4_0_2x1(r)

     VINT5_0    -> VINT5_0_2x1    VINT5_0_1x2    VINT5_0_2x1(r) VINT5_0_1x2(r)

     VINT5_0(r) -> VINT5_0_2x1    VINT5_0_1x2    VINT5_0_2x1(r) VINT5_0_1x2(r)

     VSMG1_0    -> VSMG1_0_1x2    VSMG1_0_1x2(r) VSMG1_0_2x1    VSMG1_0_2x1(r)

     VSMG1_0(r) -> VSMG1_0_1x2    VSMG1_0_1x2(r) VSMG1_0_2x1    VSMG1_0_2x1(r)

     VSMG2_0    -> VSMG2_0_2x1    VSMG2_0_2x1(r) VSMG2_0_1x2    VSMG2_0_1x2(r)

     VSMG2_0(r) -> VSMG2_0_2x1    VSMG2_0_2x1(r) VSMG2_0_1x2    VSMG2_0_1x2(r)

     VSMG3_0    -> VSMG3_0_1x2    VSMG3_0_1x2(r) VSMG3_0_2x1    VSMG3_0_2x1(r)

     VSMG3_0(r) -> VSMG3_0_1x2    VSMG3_0_1x2(r) VSMG3_0_2x1    VSMG3_0_2x1(r)

     VSMG4_0    -> VSMG4_0_2x1    VSMG4_0_2x1(r) VSMG4_0_1x2    VSMG4_0_1x2(r)

     VSMG4_0(r) -> VSMG4_0_2x1    VSMG4_0_2x1(r) VSMG4_0_1x2    VSMG4_0_1x2(r)

     VSMG5_0    -> VSMG5_0_1x2    VSMG5_0_1x2(r) VSMG5_0_2x1    VSMG5_0_2x1(r)

     VSMG5_0(r) -> VSMG5_0_1x2    VSMG5_0_1x2(r) VSMG5_0_2x1    VSMG5_0_2x1(r)

       VG1_0    ->  VG1_0_2x1     VG1_0_2x1(r)  VG1_0_1x2     VG1_0_1x2(r)

       VG1_0(r) ->  VG1_0_2x1     VG1_0_2x1(r)  VG1_0_1x2     VG1_0_1x2(r)



	There were 0 out of 19473 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used    9  Alloctr    9  Proc    0 
[Technology Processing] Total (MB): Used  159  Alloctr  161  Proc 2509 

Begin Redundant via insertion ...

Routed	1/5 Partitions, Violations =	0
Routed	2/5 Partitions, Violations =	0
Routed	3/5 Partitions, Violations =	0
Routed	4/5 Partitions, Violations =	0
Routed	5/5 Partitions, Violations =	0

RedundantVia finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    35167 micron
Total Number of Contacts =             44958
Total Number of Wires =                33297
Total Number of PtConns =              6
Total Number of Routed Wires =       33297
Total Routed Wire Length =           35166 micron
Total Number of Routed Contacts =       44958
	Layer               M1 :        192 micron
	Layer            MINT1 :      10022 micron
	Layer            MINT2 :      12649 micron
	Layer            MINT3 :       5975 micron
	Layer            MINT4 :       4017 micron
	Layer            MINT5 :        358 micron
	Layer            MSMG1 :        764 micron
	Layer            MSMG2 :        808 micron
	Layer            MSMG3 :        260 micron
	Layer            MSMG4 :        101 micron
	Layer            MSMG5 :         21 micron
	Layer              MG1 :          0 micron
	Layer              MG2 :          0 micron
	Via        VSMG4_0_2x1 :          4
	Via        VSMG3_0_1x2 :         22
	Via        VSMG3_0_2x1 :          1
	Via        VSMG2_0_2x1 :         93
	Via   VSMG2_0(rot)_1x2 :          1
	Via   VSMG2_0(rot)_2x1 :          2
	Via        VSMG2_0_1x2 :          5
	Via        VSMG1_0_1x2 :        265
	Via   VSMG1_0(rot)_2x1 :          1
	Via   VSMG1_0(rot)_1x2 :          5
	Via        VSMG1_0_2x1 :         29
	Via        VINT5_0_2x1 :        387
	Via   VINT5_0(rot)_2x1 :         12
	Via        VINT5_0_1x2 :         40
	Via        VINT4_0_1x2 :        526
	Via   VINT4_0(rot)_2x1 :          1
	Via   VINT4_0(rot)_1x2 :          5
	Via        VINT4_0_2x1 :         20
	Via            VINT3_0 :         10
	Via        VINT3_0_2x1 :       1341
	Via   VINT3_0(rot)_1x2 :          4
	Via   VINT3_0(rot)_2x1 :          5
	Via        VINT3_0_1x2 :        119
	Via            VINT2_0 :        104
	Via        VINT2_0_1x2 :       3218
	Via   VINT2_0(rot)_2x1 :         16
	Via   VINT2_0(rot)_1x2 :          4
	Via        VINT2_0_2x1 :        601
	Via            VINT1_0 :       1234
	Via        VINT1_0_2x1 :      12012
	Via   VINT1_0(rot)_1x2 :         81
	Via   VINT1_0(rot)_2x1 :         52
	Via        VINT1_0_1x2 :       5234
	Via               V1_0 :       3189
	Via           V1_0_1x2 :      10449
	Via      V1_0(rot)_2x1 :        240
	Via      V1_0(rot)_1x2 :         60
	Via           V1_0_2x1 :       5566

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 89.91% (40421 / 44958 vias)
 
    Layer V1         = 83.65% (16315  / 19504   vias)
        Weight 1     = 83.65% (16315   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 16.35% (3189    vias)
    Layer VINT1      = 93.37% (17379  / 18613   vias)
        Weight 1     = 93.37% (17379   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.63% (1234    vias)
    Layer VINT2      = 97.36% (3839   / 3943    vias)
        Weight 1     = 97.36% (3839    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.64% (104     vias)
    Layer VINT3      = 99.32% (1469   / 1479    vias)
        Weight 1     = 99.32% (1469    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.68% (10      vias)
    Layer VINT4      = 100.00% (552    / 552     vias)
        Weight 1     = 100.00% (552     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VINT5      = 100.00% (439    / 439     vias)
        Weight 1     = 100.00% (439     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
        Weight 1     = 100.00% (300     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
        Weight 1     = 100.00% (23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
        Weight 1     = 100.00% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 89.91% (40421 / 44958 vias)
 
    Layer V1         = 83.65% (16315  / 19504   vias)
    Layer VINT1      = 93.37% (17379  / 18613   vias)
    Layer VINT2      = 97.36% (3839   / 3943    vias)
    Layer VINT3      = 99.32% (1469   / 1479    vias)
    Layer VINT4      = 100.00% (552    / 552     vias)
    Layer VINT5      = 100.00% (439    / 439     vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
 
  The optimized via conversion rate based on total routed via count = 89.91% (40421 / 44958 vias)
 
    Layer V1         = 83.65% (16315  / 19504   vias)
        Weight 1     = 83.65% (16315   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 16.35% (3189    vias)
    Layer VINT1      = 93.37% (17379  / 18613   vias)
        Weight 1     = 93.37% (17379   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.63% (1234    vias)
    Layer VINT2      = 97.36% (3839   / 3943    vias)
        Weight 1     = 97.36% (3839    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.64% (104     vias)
    Layer VINT3      = 99.32% (1469   / 1479    vias)
        Weight 1     = 99.32% (1469    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.68% (10      vias)
    Layer VINT4      = 100.00% (552    / 552     vias)
        Weight 1     = 100.00% (552     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VINT5      = 100.00% (439    / 439     vias)
        Weight 1     = 100.00% (439     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
        Weight 1     = 100.00% (300     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
        Weight 1     = 100.00% (23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
        Weight 1     = 100.00% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 

[RedundantVia] Elapsed real time: 0:00:00 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[RedundantVia] Stage (MB): Used   27  Alloctr   27  Proc    0 
[RedundantVia] Total (MB): Used  176  Alloctr  178  Proc 2509 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:01 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Dr init] Stage (MB): Used   27  Alloctr   27  Proc    0 
[Dr init] Total (MB): Used  176  Alloctr  178  Proc 2509 
Total number of nets = 5991, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)
Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DR] Stage (MB): Used   18  Alloctr   18  Proc    0 
[DR] Total (MB): Used  167  Alloctr  169  Proc 2509 

Nets that have been changed:
Net 1 = io_req_bits_in1[60]
Net 2 = io_req_bits_in1[56]
Net 3 = n_T_85_3_
Net 4 = n1823
Net 5 = n1824
Net 6 = ropt_net_3964
Net 7 = n1954
Net 8 = n1989
Net 9 = n2179
Net 10 = n2567
Net 11 = n2840
Net 12 = n2851
Net 13 = ropt_net_3965
Net 14 = n3920
Net 15 = n3921
Net 16 = n4003
Net 17 = n4477
Net 18 = n4505
Net 19 = n5065
Net 20 = n5110
Net 21 = n5240
Net 22 = n5361
Net 23 = copt_net_3731
Net 24 = n5428
Net 25 = n6088
Net 26 = n6091
Net 27 = n6092
Net 28 = n6198
Net 29 = n6199
Net 30 = n6258
Net 31 = n6300
Net 32 = n6425
Net 33 = n6427
Net 34 = n6936
Net 35 = n7005
Net 36 = HFSNET_289
Net 37 = HFSNET_311
Net 38 = n7203
Net 39 = n7383
Net 40 = n7495
Net 41 = HFSNET_302
Net 42 = n_T_39[49]
Net 43 = n_T_42[58]
Net 44 = n_T_42[52]
Net 45 = n_T_42[42]
Net 46 = n_T_42[35]
Net 47 = n_T_42[34]
Net 48 = n_T_42[16]
Net 49 = n_T_56[1]
Net 50 = n_T_69[7]
Net 51 = n_T_69[4]
Net 52 = VDD
Net 53 = copt_net_3795
Net 54 = copt_net_3796
Net 55 = copt_net_3801
Net 56 = copt_net_3807
Net 57 = copt_net_3808
Net 58 = copt_net_3837
Net 59 = copt_net_3913
Net 60 = ropt_net_3949
Total number of changed nets = 60 (out of 5991)

[DR: Done] Elapsed real time: 0:00:01 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used  150  Alloctr  151  Proc 2509 
[ECO: DR] Elapsed real time: 0:00:03 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:13
[ECO: DR] Stage (MB): Used  148  Alloctr  149  Proc    0 
[ECO: DR] Total (MB): Used  150  Alloctr  151  Proc 2509 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    35167 micron
Total Number of Contacts =             44958
Total Number of Wires =                33297
Total Number of PtConns =              6
Total Number of Routed Wires =       33297
Total Routed Wire Length =           35166 micron
Total Number of Routed Contacts =       44958
	Layer               M1 :        192 micron
	Layer            MINT1 :      10022 micron
	Layer            MINT2 :      12649 micron
	Layer            MINT3 :       5975 micron
	Layer            MINT4 :       4017 micron
	Layer            MINT5 :        358 micron
	Layer            MSMG1 :        764 micron
	Layer            MSMG2 :        808 micron
	Layer            MSMG3 :        260 micron
	Layer            MSMG4 :        101 micron
	Layer            MSMG5 :         21 micron
	Layer              MG1 :          0 micron
	Layer              MG2 :          0 micron
	Via        VSMG4_0_2x1 :          4
	Via        VSMG3_0_1x2 :         22
	Via        VSMG3_0_2x1 :          1
	Via        VSMG2_0_2x1 :         93
	Via   VSMG2_0(rot)_1x2 :          1
	Via   VSMG2_0(rot)_2x1 :          2
	Via        VSMG2_0_1x2 :          5
	Via        VSMG1_0_1x2 :        265
	Via   VSMG1_0(rot)_2x1 :          1
	Via   VSMG1_0(rot)_1x2 :          5
	Via        VSMG1_0_2x1 :         29
	Via        VINT5_0_2x1 :        387
	Via   VINT5_0(rot)_2x1 :         12
	Via        VINT5_0_1x2 :         40
	Via        VINT4_0_1x2 :        526
	Via   VINT4_0(rot)_2x1 :          1
	Via   VINT4_0(rot)_1x2 :          5
	Via        VINT4_0_2x1 :         20
	Via            VINT3_0 :         10
	Via        VINT3_0_2x1 :       1341
	Via   VINT3_0(rot)_1x2 :          4
	Via   VINT3_0(rot)_2x1 :          5
	Via        VINT3_0_1x2 :        119
	Via            VINT2_0 :        104
	Via        VINT2_0_1x2 :       3218
	Via   VINT2_0(rot)_2x1 :         16
	Via   VINT2_0(rot)_1x2 :          4
	Via        VINT2_0_2x1 :        601
	Via            VINT1_0 :       1234
	Via        VINT1_0_2x1 :      12012
	Via   VINT1_0(rot)_1x2 :         81
	Via   VINT1_0(rot)_2x1 :         52
	Via        VINT1_0_1x2 :       5234
	Via               V1_0 :       3189
	Via           V1_0_1x2 :      10449
	Via      V1_0(rot)_2x1 :        240
	Via      V1_0(rot)_1x2 :         60
	Via           V1_0_2x1 :       5566

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 89.91% (40421 / 44958 vias)
 
    Layer V1         = 83.65% (16315  / 19504   vias)
        Weight 1     = 83.65% (16315   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 16.35% (3189    vias)
    Layer VINT1      = 93.37% (17379  / 18613   vias)
        Weight 1     = 93.37% (17379   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.63% (1234    vias)
    Layer VINT2      = 97.36% (3839   / 3943    vias)
        Weight 1     = 97.36% (3839    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.64% (104     vias)
    Layer VINT3      = 99.32% (1469   / 1479    vias)
        Weight 1     = 99.32% (1469    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.68% (10      vias)
    Layer VINT4      = 100.00% (552    / 552     vias)
        Weight 1     = 100.00% (552     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VINT5      = 100.00% (439    / 439     vias)
        Weight 1     = 100.00% (439     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
        Weight 1     = 100.00% (300     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
        Weight 1     = 100.00% (23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
        Weight 1     = 100.00% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 89.91% (40421 / 44958 vias)
 
    Layer V1         = 83.65% (16315  / 19504   vias)
    Layer VINT1      = 93.37% (17379  / 18613   vias)
    Layer VINT2      = 97.36% (3839   / 3943    vias)
    Layer VINT3      = 99.32% (1469   / 1479    vias)
    Layer VINT4      = 100.00% (552    / 552     vias)
    Layer VINT5      = 100.00% (439    / 439     vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
 
  The optimized via conversion rate based on total routed via count = 89.91% (40421 / 44958 vias)
 
    Layer V1         = 83.65% (16315  / 19504   vias)
        Weight 1     = 83.65% (16315   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 16.35% (3189    vias)
    Layer VINT1      = 93.37% (17379  / 18613   vias)
        Weight 1     = 93.37% (17379   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.63% (1234    vias)
    Layer VINT2      = 97.36% (3839   / 3943    vias)
        Weight 1     = 97.36% (3839    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.64% (104     vias)
    Layer VINT3      = 99.32% (1469   / 1479    vias)
        Weight 1     = 99.32% (1469    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.68% (10      vias)
    Layer VINT4      = 100.00% (552    / 552     vias)
        Weight 1     = 100.00% (552     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VINT5      = 100.00% (439    / 439     vias)
        Weight 1     = 100.00% (439     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
        Weight 1     = 100.00% (300     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
        Weight 1     = 100.00% (23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
        Weight 1     = 100.00% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 

Total number of nets = 5991
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    35167 micron
Total Number of Contacts =             44958
Total Number of Wires =                33297
Total Number of PtConns =              6
Total Number of Routed Wires =       33297
Total Routed Wire Length =           35166 micron
Total Number of Routed Contacts =       44958
	Layer               M1 :        192 micron
	Layer            MINT1 :      10022 micron
	Layer            MINT2 :      12649 micron
	Layer            MINT3 :       5975 micron
	Layer            MINT4 :       4017 micron
	Layer            MINT5 :        358 micron
	Layer            MSMG1 :        764 micron
	Layer            MSMG2 :        808 micron
	Layer            MSMG3 :        260 micron
	Layer            MSMG4 :        101 micron
	Layer            MSMG5 :         21 micron
	Layer              MG1 :          0 micron
	Layer              MG2 :          0 micron
	Via        VSMG4_0_2x1 :          4
	Via        VSMG3_0_1x2 :         22
	Via        VSMG3_0_2x1 :          1
	Via        VSMG2_0_2x1 :         93
	Via   VSMG2_0(rot)_1x2 :          1
	Via   VSMG2_0(rot)_2x1 :          2
	Via        VSMG2_0_1x2 :          5
	Via        VSMG1_0_1x2 :        265
	Via   VSMG1_0(rot)_2x1 :          1
	Via   VSMG1_0(rot)_1x2 :          5
	Via        VSMG1_0_2x1 :         29
	Via        VINT5_0_2x1 :        387
	Via   VINT5_0(rot)_2x1 :         12
	Via        VINT5_0_1x2 :         40
	Via        VINT4_0_1x2 :        526
	Via   VINT4_0(rot)_2x1 :          1
	Via   VINT4_0(rot)_1x2 :          5
	Via        VINT4_0_2x1 :         20
	Via            VINT3_0 :         10
	Via        VINT3_0_2x1 :       1341
	Via   VINT3_0(rot)_1x2 :          4
	Via   VINT3_0(rot)_2x1 :          5
	Via        VINT3_0_1x2 :        119
	Via            VINT2_0 :        104
	Via        VINT2_0_1x2 :       3218
	Via   VINT2_0(rot)_2x1 :         16
	Via   VINT2_0(rot)_1x2 :          4
	Via        VINT2_0_2x1 :        601
	Via            VINT1_0 :       1234
	Via        VINT1_0_2x1 :      12012
	Via   VINT1_0(rot)_1x2 :         81
	Via   VINT1_0(rot)_2x1 :         52
	Via        VINT1_0_1x2 :       5234
	Via               V1_0 :       3189
	Via           V1_0_1x2 :      10449
	Via      V1_0(rot)_2x1 :        240
	Via      V1_0(rot)_1x2 :         60
	Via           V1_0_2x1 :       5566

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 89.91% (40421 / 44958 vias)
 
    Layer V1         = 83.65% (16315  / 19504   vias)
        Weight 1     = 83.65% (16315   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 16.35% (3189    vias)
    Layer VINT1      = 93.37% (17379  / 18613   vias)
        Weight 1     = 93.37% (17379   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.63% (1234    vias)
    Layer VINT2      = 97.36% (3839   / 3943    vias)
        Weight 1     = 97.36% (3839    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.64% (104     vias)
    Layer VINT3      = 99.32% (1469   / 1479    vias)
        Weight 1     = 99.32% (1469    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.68% (10      vias)
    Layer VINT4      = 100.00% (552    / 552     vias)
        Weight 1     = 100.00% (552     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VINT5      = 100.00% (439    / 439     vias)
        Weight 1     = 100.00% (439     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
        Weight 1     = 100.00% (300     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
        Weight 1     = 100.00% (23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
        Weight 1     = 100.00% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 89.91% (40421 / 44958 vias)
 
    Layer V1         = 83.65% (16315  / 19504   vias)
    Layer VINT1      = 93.37% (17379  / 18613   vias)
    Layer VINT2      = 97.36% (3839   / 3943    vias)
    Layer VINT3      = 99.32% (1469   / 1479    vias)
    Layer VINT4      = 100.00% (552    / 552     vias)
    Layer VINT5      = 100.00% (439    / 439     vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
 
  The optimized via conversion rate based on total routed via count = 89.91% (40421 / 44958 vias)
 
    Layer V1         = 83.65% (16315  / 19504   vias)
        Weight 1     = 83.65% (16315   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 16.35% (3189    vias)
    Layer VINT1      = 93.37% (17379  / 18613   vias)
        Weight 1     = 93.37% (17379   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.63% (1234    vias)
    Layer VINT2      = 97.36% (3839   / 3943    vias)
        Weight 1     = 97.36% (3839    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.64% (104     vias)
    Layer VINT3      = 99.32% (1469   / 1479    vias)
        Weight 1     = 99.32% (1469    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.68% (10      vias)
    Layer VINT4      = 100.00% (552    / 552     vias)
        Weight 1     = 100.00% (552     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VINT5      = 100.00% (439    / 439     vias)
        Weight 1     = 100.00% (439     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
        Weight 1     = 100.00% (300     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
        Weight 1     = 100.00% (23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
        Weight 1     = 100.00% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 60 nets
[ECO: End] Elapsed real time: 0:00:03 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:13
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 2509 
Information: The stitching and editing of coupling caps is turned ON for design 'MulDiv:MulDiv/route_opt.design'. (TIM-125)
Begin building search trees for block MulDiv:MulDiv/route_opt.design
Done building search trees for block MulDiv:MulDiv/route_opt.design (time 0s)
Information: Design MulDiv has 5990 nets, 0 global routed, 5976 detail routed. (NEX-024)

Route-opt ECO routing complete            CPU:   181 s (  0.05 hr )  ELAPSE:    49 s (  0.01 hr )  MEM-PEAK:  1214 MB
Co-efficient Ratio Summary:
4.193421671586  6.578038166330  2.479639270877  7.744187740401  0.485050080873  3.179565821099  5.567214054587  2.894454387461  6.565921217863  1.933019305874  3.104874793268  9.863982009851
6.078123930416  2.744208334723  8.318115697507  9.699225226083  2.464623930584  1.382370219531  9.387184329619  3.142429406669  0.968752789964  8.539262523294  4.146772686559  7.876801418112
2.191135179027  0.963734134694  2.700148436481  3.840450264440  3.750206053169  7.663458842299  6.212201167950  7.759678473967  7.862243056717  2.328469777150  0.032049988122  0.596664012371
4.701287362223  7.205135505769  8.278351381868  1.183725390997  3.334436408244  5.867609731622  7.173894385364  9.669819999761  7.591487347087  9.558288193266  7.679272956651  9.831867788630
1.878805883359  3.230072336139  1.226270020926  7.050450694780  2.403928173631  6.139852544054  4.100210066110  1.274718589655  4.570746653063  7.540950608820  7.826051146903  4.759686918263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  3.407576165776  7.486246844924  9.584015969756
2.041727387119  3.921160867338  0.650488682345  9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  4.013942509512  0.915105089260  5.466545808426
8.142690055883  4.607193265224  8.244463794567  3.504870705451  1.682716178139  7.173433971211  9.939562108373  3.617852772683  8.946772637652  3.083739532707  4.529140549597  3.090422909795
5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.649322201873  1.017031045015  5.811519766269  5.826730883342  4.349383292435  2.132117718317  9.612347479744  7.311609482104
Information: The stitching and editing of coupling caps is turned ON for design 'MulDiv:MulDiv/route_opt.design'. (TIM-125)
Information: Design MulDiv has 5990 nets, 0 global routed, 5976 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'MulDiv'. (NEX-022)
---extraction options---
Corner: mode_norm.slow.RCmax
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.slow.RCmax_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.worst_low.RCmax
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.worst_low.RCmax_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.fast.RCmin
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.fast.RCmin_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Global options:
 late_ccap_threshold       : 31fF
 late_ccap_ratio           : 0.03
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 8
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : true
Extracting design: MulDiv 
Information: coupling capacitance is created explicitly. (NEX-029)
Information: 5988 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5988, routed nets = 5988, across physical hierarchy nets = 0, parasitics cached nets = 5988, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Update timing is using PrimeTime delay calculation. (TIM-201)
Information: Freeing timing information from routing. (ZRT-574)

Route-opt final QoR
___________________
Scenario Mapping Table
1: mode_norm.fast.RCmin
2: mode_norm.fast.RCmin_bc
3: mode_norm.slow.RCmax
4: mode_norm.worst_low.RCmax

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clock
8: FEEDTHROUGH
9: REGIN
10: REGOUT

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0000     0.0000      0
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -   0.0250     0.0250      1
    2   8        -          -   0.0000     0.0000      0
    2   9        -          -   0.0000     0.0000      0
    2  10        -          -   0.0000     0.0000      0
    3   1   0.0000     0.0000        -          -      -
    3   2   0.0000     0.0000        -          -      -
    3   3   0.0000     0.0000        -          -      -
    3   4   0.0000     0.0000        -          -      -
    3   5   0.0000     0.0000        -          -      -
    3   6   0.0000     0.0000        -          -      -
    3   7   0.0000     0.0000        -          -      -
    3   8   0.0000     0.0000        -          -      -
    3   9   0.0000     0.0000        -          -      -
    3  10   0.0000     0.0000        -          -      -
    4   1   0.0000     0.0000        -          -      -
    4   2   0.0000     0.0000        -          -      -
    4   3   0.0000     0.0000        -          -      -
    4   4   0.0000     0.0000        -          -      -
    4   5   0.0000     0.0000        -          -      -
    4   6   0.0000     0.0000        -          -      -
    4   7   0.0000     0.0000        -          -      -
    4   8   0.0000     0.0000        -          -      -
    4   9   0.0000     0.0000        -          -      -
    4  10   0.0000     0.0000        -          -      -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        -        - 29269018.0
    2   *        -          -        -      -   0.0250     0.0250      1        -        - 29269018.0
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0        0          -
    4   *   0.0000     0.0000   0.0000      0        -          -      -        0        0          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0250     0.0250      1        0        0 29269018.0      2050.57       5537
--------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0250     0.0250      1        0        0 29269018.0      2050.57       5537

Route-opt command complete                CPU:   197 s (  0.05 hr )  ELAPSE:    52 s (  0.01 hr )  MEM-PEAK:  1214 MB
Route-opt command statistics  CPU=37 sec (0.01 hr) ELAPSED=10 sec (0.00 hr) MEM-PEAK=1.186 GB
Information: Running auto PG connection. (NDM-099)
RM-info: Setting route_opt.flow.enable_ccd to false for the third route_opt
RM-info: Resetting route_opt.flow.enable_clock_power_recovery for the third route_opt
RM-info: Resetting route_opt.flow.enable_ccd_clock_drc_fixing for the third route_opt
RM-info: Setting route_opt.flow.size_only_mode to equal_or_smaller
RM-info: Running third route_opt (non-CCD and size-only)
INFO: Leakage Power Aware Optimization Enabled
Route-opt command begin                   CPU:   197 s (  0.05 hr )  ELAPSE:    52 s (  0.01 hr )  MEM-PEAK:  1214 MB

Route-opt timing update complete          CPU:   197 s (  0.05 hr )  ELAPSE:    52 s (  0.01 hr )  MEM-PEAK:  1214 MB

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: mode_norm.fast.RCmin
2: mode_norm.fast.RCmin_bc
3: mode_norm.slow.RCmax
4: mode_norm.worst_low.RCmax

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clock
8: FEEDTHROUGH
9: REGIN
10: REGOUT

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0000     0.0000      0
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -   0.0250     0.0250      1
    2   8        -          -   0.0000     0.0000      0
    2   9        -          -   0.0000     0.0000      0
    2  10        -          -   0.0000     0.0000      0
    3   1   0.0000     0.0000        -          -      -
    3   2   0.0000     0.0000        -          -      -
    3   3   0.0000     0.0000        -          -      -
    3   4   0.0000     0.0000        -          -      -
    3   5   0.0000     0.0000        -          -      -
    3   6   0.0000     0.0000        -          -      -
    3   7   0.0000     0.0000        -          -      -
    3   8   0.0000     0.0000        -          -      -
    3   9   0.0000     0.0000        -          -      -
    3  10   0.0000     0.0000        -          -      -
    4   1   0.0000     0.0000        -          -      -
    4   2   0.0000     0.0000        -          -      -
    4   3   0.0000     0.0000        -          -      -
    4   4   0.0000     0.0000        -          -      -
    4   5   0.0000     0.0000        -          -      -
    4   6   0.0000     0.0000        -          -      -
    4   7   0.0000     0.0000        -          -      -
    4   8   0.0000     0.0000        -          -      -
    4   9   0.0000     0.0000        -          -      -
    4  10   0.0000     0.0000        -          -      -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        -        - 29269018.0
    2   *        -          -        -      -   0.0250     0.0250      1        -        - 29269018.0
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0        0          -
    4   *   0.0000     0.0000   0.0000      0        -          -      -        0        0          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0250     0.0250      1        0        0 29269018.0      2050.57       5537
--------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0250     0.0250      1        0        0 29269018.0      2050.57       5537
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 8 threads
Route-opt initialization complete         CPU:   199 s (  0.06 hr )  ELAPSE:    53 s (  0.01 hr )  MEM-PEAK:  1214 MB
Info: Running route_opt flow with size_only mode equal_or_smaller.
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA       POWER       ELAPSE (hr)  MEM (MB)


Route-opt optimization Phase 2 Iter  1          0.00        0.00      0.00        21       0.002  29269018.00           0.015      1214
Route-opt optimization Phase 2 Iter  2          0.00        0.00      0.00        21       0.002  29269018.00           0.015      1214


Route-opt optimization Phase 4 Iter  1          0.00        0.00      0.00        21       0.002  29269018.00           0.015      1214
Route-opt optimization Phase 4 Iter  2          0.00        0.00      0.00        21       0.002  29269018.00           0.015      1214
Route-opt optimization Phase 4 Iter  3          0.00        0.00      0.00        21       0.002  29269018.00           0.015      1214
Route-opt optimization Phase 4 Iter  4          0.00        0.00      0.00        21       0.002  29269018.00           0.015      1214
Route-opt optimization Phase 4 Iter  5          0.00        0.00      0.00        21       0.002  29269018.00           0.015      1214
Route-opt optimization Phase 4 Iter  6          0.00        0.00      0.00        21       0.002  29269018.00           0.015      1214

Route-opt optimization Phase 5 Iter  1          0.00        0.00      0.00        21       0.002  29269018.00           0.015      1214
Route-opt optimization Phase 5 Iter  2          0.00        0.00      0.00        21       0.002  29269018.00           0.015      1214
Route-opt optimization Phase 5 Iter  3          0.00        0.00      0.00        21       0.002  29269018.00           0.015      1214
Route-opt optimization Phase 5 Iter  4          0.00        0.00      0.00        21       0.002  29269018.00           0.015      1214
Route-opt optimization Phase 5 Iter  5          0.00        0.00      0.00        21       0.002  29269018.00           0.015      1214
Route-opt optimization Phase 5 Iter  6          0.00        0.00      0.00        21       0.002  29269018.00           0.015      1214
Route-opt optimization Phase 5 Iter  7          0.00        0.00      0.00        21       0.002  29269018.00           0.015      1214
Route-opt optimization Phase 5 Iter  8          0.00        0.00      0.00        21       0.002  29269018.00           0.015      1214
Route-opt optimization Phase 5 Iter  9          0.00        0.00      0.00        21       0.002  29269018.00           0.015      1214
Route-opt optimization Phase 5 Iter 10          0.00        0.00      0.00        21       0.002  29269018.00           0.015      1214
Route-opt optimization Phase 5 Iter 11          0.00        0.00      0.00        21       0.002  29269018.00           0.015      1214
Route-opt optimization Phase 5 Iter 12          0.00        0.00      0.00        21       0.002  29269018.00           0.015      1214

Route-opt optimization Phase 6 Iter  1          0.00        0.00      0.00        21       0.002  29269018.00           0.015      1214

Route-opt optimization Phase 7 Iter  1          0.00        0.00      0.00        21       0.002  29269018.00           0.015      1214
Route-opt optimization Phase 7 Iter  2          0.00        0.00      0.00        21       0.002  29269018.00           0.015      1214

Route-opt optimization complete                 0.00        0.00      0.00        21       0.002  29269018.00           0.015      1214
Generating Timing information  
Design  Scenario mode_norm.slow.RCmax (Mode mode_norm.slow.RCmax Corner mode_norm.slow.RCmax)
Estimated unitRes/unitCap :
Layer M1 : Res  46.4286 ohm/um Cap  0.148637 ff/um
Layer MINT1 : Res  46.4286 ohm/um Cap  0.154683 ff/um
Layer MINT2 : Res  46.4286 ohm/um Cap  0.154827 ff/um
Layer MINT3 : Res  46.4286 ohm/um Cap  0.154839 ff/um
Layer MINT4 : Res  46.4286 ohm/um Cap  0.154828 ff/um
Layer MINT5 : Res  46.4286 ohm/um Cap  0.154674 ff/um
Layer MSMG1 : Res  8.03571 ohm/um Cap  0.196653 ff/um
Layer MSMG2 : Res  8.03571 ohm/um Cap  0.184306 ff/um
Layer MSMG3 : Res  8.03571 ohm/um Cap  0.18422 ff/um
Layer MSMG4 : Res  8.03571 ohm/um Cap  0.184207 ff/um
Layer MSMG5 : Res  8.03571 ohm/um Cap  0.184091 ff/um
Layer MG1 : Res  0.892857 ohm/um Cap  0.194736 ff/um
Layer MG2 : Res  0.892857 ohm/um Cap  0.177243 ff/um
Generating Timing information  ... Done
Information: The net parasitics of block MulDiv are cleared. (TIM-123)

Route-opt route preserve complete         CPU:   203 s (  0.06 hr )  ELAPSE:    55 s (  0.02 hr )  MEM-PEAK:  1214 MB
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
----------------------------------------------------------------
running legalize_placement
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Begin building search trees for block MulDiv:MulDiv/route_opt.design
Done building search trees for block MulDiv:MulDiv/route_opt.design (time 0s)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0


Legalizing Top Level Design MulDiv ... 
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Information: Creating classic rule checker.
=====> Processed 41 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     3901.69         5537        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   5537
number of references:                41
number of site rows:                 81
number of locations attempted:   109041
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        5414 (40978 total sites)
avg row height over cells:        0.768 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U2770 (AND2_X1)
  Input location: (7.168,3.84)
  Legal location: (7.168,3.84)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U3810 (AND2_X1)
  Input location: (31.936,3.84)
  Legal location: (31.936,3.84)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U3547 (AND2_X1)
  Input location: (32.064,24.576)
  Legal location: (32.064,24.576)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U3005 (AND2_X1)
  Input location: (42.752,55.296)
  Legal location: (42.752,55.296)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2406 (AND2_X1)
  Input location: (50.176,22.272)
  Legal location: (50.176,22.272)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2918 (AND2_X1)
  Input location: (36.032,23.04)
  Legal location: (36.032,23.04)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2434 (AND2_X1)
  Input location: (23.296,16.896)
  Legal location: (23.296,16.896)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U6789 (AND2_X1)
  Input location: (33.6,2.304)
  Legal location: (33.6,2.304)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U4785 (AND2_X1)
  Input location: (10.944,34.56)
  Legal location: (10.944,34.56)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2771 (AND2_X1)
  Input location: (5.184,6.144)
  Legal location: (5.184,6.144)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.414
----------------------------------------------------------------

Route-opt legalization complete           CPU:   204 s (  0.06 hr )  ELAPSE:    55 s (  0.02 hr )  MEM-PEAK:  1214 MB
****************************************
Report : Power/Ground Connection Summary
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:50:27 2019
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 5537/5537
Unconnected nwell pins        5537
Ground net VSS                5537/5537
Unconnected pwell pins        5537
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MSMG5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: DbIn With Extraction] Stage (MB): Used  146  Alloctr  147  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used  147  Alloctr  149  Proc 2509 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Analysis] Stage (MB): Used  146  Alloctr  147  Proc    0 
[ECO: Analysis] Total (MB): Used  147  Alloctr  149  Proc 2509 
Num of eco nets = 5991
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Init] Stage (MB): Used  147  Alloctr  147  Proc    0 
[ECO: Init] Total (MB): Used  148  Alloctr  149  Proc 2509 
Loading timing information to the router from design
Timing information loaded to the router.
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              
common.verbose_level                                    :	 0                   

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.eco_max_number_of_iterations                     :	 10                  
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.force_end_on_preferred_grid                      :	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)

Begin ECO DRC check ...

Checked	1/9 Partitions, Violations =	0
Checked	2/9 Partitions, Violations =	0
Checked	3/9 Partitions, Violations =	0
Checked	4/9 Partitions, Violations =	0
Checked	5/9 Partitions, Violations =	0
Checked	6/9 Partitions, Violations =	0
Checked	7/9 Partitions, Violations =	0
Checked	8/9 Partitions, Violations =	0
Checked	9/9 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  176  Alloctr  178  Proc 2509 

Total Wire Length =                    35167 micron
Total Number of Contacts =             44958
Total Number of Wires =                33297
Total Number of PtConns =              6
Total Number of Routed Wires =       33297
Total Routed Wire Length =           35166 micron
Total Number of Routed Contacts =       44958
	Layer               M1 :        192 micron
	Layer            MINT1 :      10023 micron
	Layer            MINT2 :      12649 micron
	Layer            MINT3 :       5975 micron
	Layer            MINT4 :       4017 micron
	Layer            MINT5 :        358 micron
	Layer            MSMG1 :        764 micron
	Layer            MSMG2 :        808 micron
	Layer            MSMG3 :        260 micron
	Layer            MSMG4 :        101 micron
	Layer            MSMG5 :         21 micron
	Layer              MG1 :          0 micron
	Layer              MG2 :          0 micron
	Via        VSMG4_0_2x1 :          4
	Via        VSMG3_0_1x2 :         22
	Via        VSMG3_0_2x1 :          1
	Via        VSMG2_0_2x1 :         93
	Via   VSMG2_0(rot)_1x2 :          1
	Via   VSMG2_0(rot)_2x1 :          2
	Via        VSMG2_0_1x2 :          5
	Via        VSMG1_0_1x2 :        265
	Via   VSMG1_0(rot)_2x1 :          1
	Via   VSMG1_0(rot)_1x2 :          5
	Via        VSMG1_0_2x1 :         29
	Via        VINT5_0_2x1 :        387
	Via   VINT5_0(rot)_2x1 :         12
	Via        VINT5_0_1x2 :         40
	Via        VINT4_0_1x2 :        526
	Via   VINT4_0(rot)_2x1 :          1
	Via   VINT4_0(rot)_1x2 :          5
	Via        VINT4_0_2x1 :         20
	Via            VINT3_0 :         10
	Via        VINT3_0_2x1 :       1341
	Via   VINT3_0(rot)_1x2 :          4
	Via   VINT3_0(rot)_2x1 :          5
	Via        VINT3_0_1x2 :        119
	Via            VINT2_0 :        104
	Via        VINT2_0_1x2 :       3218
	Via   VINT2_0(rot)_2x1 :         16
	Via   VINT2_0(rot)_1x2 :          4
	Via        VINT2_0_2x1 :        601
	Via            VINT1_0 :       1234
	Via        VINT1_0_2x1 :      12012
	Via   VINT1_0(rot)_1x2 :         81
	Via   VINT1_0(rot)_2x1 :         52
	Via        VINT1_0_1x2 :       5234
	Via               V1_0 :       3189
	Via           V1_0_1x2 :      10449
	Via      V1_0(rot)_2x1 :        240
	Via      V1_0(rot)_1x2 :         60
	Via           V1_0_2x1 :       5566

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 89.91% (40421 / 44958 vias)
 
    Layer V1         = 83.65% (16315  / 19504   vias)
        Weight 1     = 83.65% (16315   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 16.35% (3189    vias)
    Layer VINT1      = 93.37% (17379  / 18613   vias)
        Weight 1     = 93.37% (17379   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.63% (1234    vias)
    Layer VINT2      = 97.36% (3839   / 3943    vias)
        Weight 1     = 97.36% (3839    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.64% (104     vias)
    Layer VINT3      = 99.32% (1469   / 1479    vias)
        Weight 1     = 99.32% (1469    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.68% (10      vias)
    Layer VINT4      = 100.00% (552    / 552     vias)
        Weight 1     = 100.00% (552     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VINT5      = 100.00% (439    / 439     vias)
        Weight 1     = 100.00% (439     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
        Weight 1     = 100.00% (300     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
        Weight 1     = 100.00% (23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
        Weight 1     = 100.00% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 89.91% (40421 / 44958 vias)
 
    Layer V1         = 83.65% (16315  / 19504   vias)
    Layer VINT1      = 93.37% (17379  / 18613   vias)
    Layer VINT2      = 97.36% (3839   / 3943    vias)
    Layer VINT3      = 99.32% (1469   / 1479    vias)
    Layer VINT4      = 100.00% (552    / 552     vias)
    Layer VINT5      = 100.00% (439    / 439     vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
 
  The optimized via conversion rate based on total routed via count = 89.91% (40421 / 44958 vias)
 
    Layer V1         = 83.65% (16315  / 19504   vias)
        Weight 1     = 83.65% (16315   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 16.35% (3189    vias)
    Layer VINT1      = 93.37% (17379  / 18613   vias)
        Weight 1     = 93.37% (17379   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.63% (1234    vias)
    Layer VINT2      = 97.36% (3839   / 3943    vias)
        Weight 1     = 97.36% (3839    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.64% (104     vias)
    Layer VINT3      = 99.32% (1469   / 1479    vias)
        Weight 1     = 99.32% (1469    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.68% (10      vias)
    Layer VINT4      = 100.00% (552    / 552     vias)
        Weight 1     = 100.00% (552     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VINT5      = 100.00% (439    / 439     vias)
        Weight 1     = 100.00% (439     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
        Weight 1     = 100.00% (300     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
        Weight 1     = 100.00% (23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
        Weight 1     = 100.00% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 

DR finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    35167 micron
Total Number of Contacts =             44958
Total Number of Wires =                33297
Total Number of PtConns =              6
Total Number of Routed Wires =       33297
Total Routed Wire Length =           35166 micron
Total Number of Routed Contacts =       44958
	Layer               M1 :        192 micron
	Layer            MINT1 :      10023 micron
	Layer            MINT2 :      12649 micron
	Layer            MINT3 :       5975 micron
	Layer            MINT4 :       4017 micron
	Layer            MINT5 :        358 micron
	Layer            MSMG1 :        764 micron
	Layer            MSMG2 :        808 micron
	Layer            MSMG3 :        260 micron
	Layer            MSMG4 :        101 micron
	Layer            MSMG5 :         21 micron
	Layer              MG1 :          0 micron
	Layer              MG2 :          0 micron
	Via        VSMG4_0_2x1 :          4
	Via        VSMG3_0_1x2 :         22
	Via        VSMG3_0_2x1 :          1
	Via        VSMG2_0_2x1 :         93
	Via   VSMG2_0(rot)_1x2 :          1
	Via   VSMG2_0(rot)_2x1 :          2
	Via        VSMG2_0_1x2 :          5
	Via        VSMG1_0_1x2 :        265
	Via   VSMG1_0(rot)_2x1 :          1
	Via   VSMG1_0(rot)_1x2 :          5
	Via        VSMG1_0_2x1 :         29
	Via        VINT5_0_2x1 :        387
	Via   VINT5_0(rot)_2x1 :         12
	Via        VINT5_0_1x2 :         40
	Via        VINT4_0_1x2 :        526
	Via   VINT4_0(rot)_2x1 :          1
	Via   VINT4_0(rot)_1x2 :          5
	Via        VINT4_0_2x1 :         20
	Via            VINT3_0 :         10
	Via        VINT3_0_2x1 :       1341
	Via   VINT3_0(rot)_1x2 :          4
	Via   VINT3_0(rot)_2x1 :          5
	Via        VINT3_0_1x2 :        119
	Via            VINT2_0 :        104
	Via        VINT2_0_1x2 :       3218
	Via   VINT2_0(rot)_2x1 :         16
	Via   VINT2_0(rot)_1x2 :          4
	Via        VINT2_0_2x1 :        601
	Via            VINT1_0 :       1234
	Via        VINT1_0_2x1 :      12012
	Via   VINT1_0(rot)_1x2 :         81
	Via   VINT1_0(rot)_2x1 :         52
	Via        VINT1_0_1x2 :       5234
	Via               V1_0 :       3189
	Via           V1_0_1x2 :      10449
	Via      V1_0(rot)_2x1 :        240
	Via      V1_0(rot)_1x2 :         60
	Via           V1_0_2x1 :       5566

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 89.91% (40421 / 44958 vias)
 
    Layer V1         = 83.65% (16315  / 19504   vias)
        Weight 1     = 83.65% (16315   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 16.35% (3189    vias)
    Layer VINT1      = 93.37% (17379  / 18613   vias)
        Weight 1     = 93.37% (17379   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.63% (1234    vias)
    Layer VINT2      = 97.36% (3839   / 3943    vias)
        Weight 1     = 97.36% (3839    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.64% (104     vias)
    Layer VINT3      = 99.32% (1469   / 1479    vias)
        Weight 1     = 99.32% (1469    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.68% (10      vias)
    Layer VINT4      = 100.00% (552    / 552     vias)
        Weight 1     = 100.00% (552     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VINT5      = 100.00% (439    / 439     vias)
        Weight 1     = 100.00% (439     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
        Weight 1     = 100.00% (300     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
        Weight 1     = 100.00% (23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
        Weight 1     = 100.00% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 89.91% (40421 / 44958 vias)
 
    Layer V1         = 83.65% (16315  / 19504   vias)
    Layer VINT1      = 93.37% (17379  / 18613   vias)
    Layer VINT2      = 97.36% (3839   / 3943    vias)
    Layer VINT3      = 99.32% (1469   / 1479    vias)
    Layer VINT4      = 100.00% (552    / 552     vias)
    Layer VINT5      = 100.00% (439    / 439     vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
 
  The optimized via conversion rate based on total routed via count = 89.91% (40421 / 44958 vias)
 
    Layer V1         = 83.65% (16315  / 19504   vias)
        Weight 1     = 83.65% (16315   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 16.35% (3189    vias)
    Layer VINT1      = 93.37% (17379  / 18613   vias)
        Weight 1     = 93.37% (17379   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.63% (1234    vias)
    Layer VINT2      = 97.36% (3839   / 3943    vias)
        Weight 1     = 97.36% (3839    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.64% (104     vias)
    Layer VINT3      = 99.32% (1469   / 1479    vias)
        Weight 1     = 99.32% (1469    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.68% (10      vias)
    Layer VINT4      = 100.00% (552    / 552     vias)
        Weight 1     = 100.00% (552     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VINT5      = 100.00% (439    / 439     vias)
        Weight 1     = 100.00% (439     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
        Weight 1     = 100.00% (300     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
        Weight 1     = 100.00% (23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
        Weight 1     = 100.00% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 



Begin timing optimization in DR ...

Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              
common.verbose_level                                    :	 0                   

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.eco_max_number_of_iterations                     :	 10                  
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.force_end_on_preferred_grid                      :	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:01 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Dr init] Stage (MB): Used   10  Alloctr   11  Proc    0 
[Dr init] Total (MB): Used  159  Alloctr  160  Proc 2509 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used  159  Alloctr  160  Proc 2509 
[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR] Stage (MB): Used    1  Alloctr    1  Proc    0 
[DR] Total (MB): Used  149  Alloctr  151  Proc 2509 
[DR: Done] Elapsed real time: 0:00:01 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[DR: Done] Total (MB): Used  149  Alloctr  151  Proc 2509 


Finished timing optimization in DR ...


DR finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    35167 micron
Total Number of Contacts =             44958
Total Number of Wires =                33297
Total Number of PtConns =              6
Total Number of Routed Wires =       33297
Total Routed Wire Length =           35166 micron
Total Number of Routed Contacts =       44958
	Layer               M1 :        192 micron
	Layer            MINT1 :      10023 micron
	Layer            MINT2 :      12649 micron
	Layer            MINT3 :       5975 micron
	Layer            MINT4 :       4017 micron
	Layer            MINT5 :        358 micron
	Layer            MSMG1 :        764 micron
	Layer            MSMG2 :        808 micron
	Layer            MSMG3 :        260 micron
	Layer            MSMG4 :        101 micron
	Layer            MSMG5 :         21 micron
	Layer              MG1 :          0 micron
	Layer              MG2 :          0 micron
	Via        VSMG4_0_2x1 :          4
	Via        VSMG3_0_1x2 :         22
	Via        VSMG3_0_2x1 :          1
	Via        VSMG2_0_2x1 :         93
	Via   VSMG2_0(rot)_1x2 :          1
	Via   VSMG2_0(rot)_2x1 :          2
	Via        VSMG2_0_1x2 :          5
	Via        VSMG1_0_1x2 :        265
	Via   VSMG1_0(rot)_2x1 :          1
	Via   VSMG1_0(rot)_1x2 :          5
	Via        VSMG1_0_2x1 :         29
	Via        VINT5_0_2x1 :        387
	Via   VINT5_0(rot)_2x1 :         12
	Via        VINT5_0_1x2 :         40
	Via        VINT4_0_1x2 :        526
	Via   VINT4_0(rot)_2x1 :          1
	Via   VINT4_0(rot)_1x2 :          5
	Via        VINT4_0_2x1 :         20
	Via            VINT3_0 :         10
	Via        VINT3_0_2x1 :       1341
	Via   VINT3_0(rot)_1x2 :          4
	Via   VINT3_0(rot)_2x1 :          5
	Via        VINT3_0_1x2 :        119
	Via            VINT2_0 :        104
	Via        VINT2_0_1x2 :       3218
	Via   VINT2_0(rot)_2x1 :         16
	Via   VINT2_0(rot)_1x2 :          4
	Via        VINT2_0_2x1 :        601
	Via            VINT1_0 :       1234
	Via        VINT1_0_2x1 :      12012
	Via   VINT1_0(rot)_1x2 :         81
	Via   VINT1_0(rot)_2x1 :         52
	Via        VINT1_0_1x2 :       5234
	Via               V1_0 :       3189
	Via           V1_0_1x2 :      10449
	Via      V1_0(rot)_2x1 :        240
	Via      V1_0(rot)_1x2 :         60
	Via           V1_0_2x1 :       5566

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 89.91% (40421 / 44958 vias)
 
    Layer V1         = 83.65% (16315  / 19504   vias)
        Weight 1     = 83.65% (16315   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 16.35% (3189    vias)
    Layer VINT1      = 93.37% (17379  / 18613   vias)
        Weight 1     = 93.37% (17379   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.63% (1234    vias)
    Layer VINT2      = 97.36% (3839   / 3943    vias)
        Weight 1     = 97.36% (3839    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.64% (104     vias)
    Layer VINT3      = 99.32% (1469   / 1479    vias)
        Weight 1     = 99.32% (1469    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.68% (10      vias)
    Layer VINT4      = 100.00% (552    / 552     vias)
        Weight 1     = 100.00% (552     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VINT5      = 100.00% (439    / 439     vias)
        Weight 1     = 100.00% (439     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
        Weight 1     = 100.00% (300     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
        Weight 1     = 100.00% (23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
        Weight 1     = 100.00% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 89.91% (40421 / 44958 vias)
 
    Layer V1         = 83.65% (16315  / 19504   vias)
    Layer VINT1      = 93.37% (17379  / 18613   vias)
    Layer VINT2      = 97.36% (3839   / 3943    vias)
    Layer VINT3      = 99.32% (1469   / 1479    vias)
    Layer VINT4      = 100.00% (552    / 552     vias)
    Layer VINT5      = 100.00% (439    / 439     vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
 
  The optimized via conversion rate based on total routed via count = 89.91% (40421 / 44958 vias)
 
    Layer V1         = 83.65% (16315  / 19504   vias)
        Weight 1     = 83.65% (16315   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 16.35% (3189    vias)
    Layer VINT1      = 93.37% (17379  / 18613   vias)
        Weight 1     = 93.37% (17379   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.63% (1234    vias)
    Layer VINT2      = 97.36% (3839   / 3943    vias)
        Weight 1     = 97.36% (3839    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.64% (104     vias)
    Layer VINT3      = 99.32% (1469   / 1479    vias)
        Weight 1     = 99.32% (1469    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.68% (10      vias)
    Layer VINT4      = 100.00% (552    / 552     vias)
        Weight 1     = 100.00% (552     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VINT5      = 100.00% (439    / 439     vias)
        Weight 1     = 100.00% (439     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
        Weight 1     = 100.00% (300     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
        Weight 1     = 100.00% (23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
        Weight 1     = 100.00% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 

Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              
common.verbose_level                                    :	 0                   

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.eco_max_number_of_iterations                     :	 10                  
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.force_end_on_preferred_grid                      :	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    9  Alloctr    9  Proc    0 
[Dr init] Total (MB): Used  159  Alloctr  160  Proc 2509 

Redundant via optimization will attempt to replace the following vias: 

        V1_0    ->   V1_0_1x2      V1_0_2x1      V1_0_1x2(r)   V1_0_2x1(r)

        V1_0(r) ->   V1_0_1x2      V1_0_2x1      V1_0_1x2(r)   V1_0_2x1(r)

     VINT1_0    -> VINT1_0_2x1    VINT1_0_1x2    VINT1_0_2x1(r) VINT1_0_1x2(r)

     VINT1_0(r) -> VINT1_0_2x1    VINT1_0_1x2    VINT1_0_2x1(r) VINT1_0_1x2(r)

     VINT2_0    -> VINT2_0_1x2    VINT2_0_2x1    VINT2_0_1x2(r) VINT2_0_2x1(r)

     VINT2_0(r) -> VINT2_0_1x2    VINT2_0_2x1    VINT2_0_1x2(r) VINT2_0_2x1(r)

     VINT3_0    -> VINT3_0_2x1    VINT3_0_1x2    VINT3_0_2x1(r) VINT3_0_1x2(r)

     VINT3_0(r) -> VINT3_0_2x1    VINT3_0_1x2    VINT3_0_2x1(r) VINT3_0_1x2(r)

     VINT4_0    -> VINT4_0_1x2    VINT4_0_2x1    VINT4_0_1x2(r) VINT4_0_2x1(r)

     VINT4_0(r) -> VINT4_0_1x2    VINT4_0_2x1    VINT4_0_1x2(r) VINT4_0_2x1(r)

     VINT5_0    -> VINT5_0_2x1    VINT5_0_1x2    VINT5_0_2x1(r) VINT5_0_1x2(r)

     VINT5_0(r) -> VINT5_0_2x1    VINT5_0_1x2    VINT5_0_2x1(r) VINT5_0_1x2(r)

     VSMG1_0    -> VSMG1_0_1x2    VSMG1_0_1x2(r) VSMG1_0_2x1    VSMG1_0_2x1(r)

     VSMG1_0(r) -> VSMG1_0_1x2    VSMG1_0_1x2(r) VSMG1_0_2x1    VSMG1_0_2x1(r)

     VSMG2_0    -> VSMG2_0_2x1    VSMG2_0_2x1(r) VSMG2_0_1x2    VSMG2_0_1x2(r)

     VSMG2_0(r) -> VSMG2_0_2x1    VSMG2_0_2x1(r) VSMG2_0_1x2    VSMG2_0_1x2(r)

     VSMG3_0    -> VSMG3_0_1x2    VSMG3_0_1x2(r) VSMG3_0_2x1    VSMG3_0_2x1(r)

     VSMG3_0(r) -> VSMG3_0_1x2    VSMG3_0_1x2(r) VSMG3_0_2x1    VSMG3_0_2x1(r)

     VSMG4_0    -> VSMG4_0_2x1    VSMG4_0_2x1(r) VSMG4_0_1x2    VSMG4_0_1x2(r)

     VSMG4_0(r) -> VSMG4_0_2x1    VSMG4_0_2x1(r) VSMG4_0_1x2    VSMG4_0_1x2(r)

     VSMG5_0    -> VSMG5_0_1x2    VSMG5_0_1x2(r) VSMG5_0_2x1    VSMG5_0_2x1(r)

     VSMG5_0(r) -> VSMG5_0_1x2    VSMG5_0_1x2(r) VSMG5_0_2x1    VSMG5_0_2x1(r)

       VG1_0    ->  VG1_0_2x1     VG1_0_2x1(r)  VG1_0_1x2     VG1_0_1x2(r)

       VG1_0(r) ->  VG1_0_2x1     VG1_0_2x1(r)  VG1_0_1x2     VG1_0_1x2(r)



	There were 0 out of 19473 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used    9  Alloctr    9  Proc    0 
[Technology Processing] Total (MB): Used  159  Alloctr  161  Proc 2509 

Begin Redundant via insertion ...


RedundantVia finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    35167 micron
Total Number of Contacts =             44958
Total Number of Wires =                33297
Total Number of PtConns =              6
Total Number of Routed Wires =       33297
Total Routed Wire Length =           35166 micron
Total Number of Routed Contacts =       44958
	Layer               M1 :        192 micron
	Layer            MINT1 :      10023 micron
	Layer            MINT2 :      12649 micron
	Layer            MINT3 :       5975 micron
	Layer            MINT4 :       4017 micron
	Layer            MINT5 :        358 micron
	Layer            MSMG1 :        764 micron
	Layer            MSMG2 :        808 micron
	Layer            MSMG3 :        260 micron
	Layer            MSMG4 :        101 micron
	Layer            MSMG5 :         21 micron
	Layer              MG1 :          0 micron
	Layer              MG2 :          0 micron
	Via        VSMG4_0_2x1 :          4
	Via        VSMG3_0_1x2 :         22
	Via        VSMG3_0_2x1 :          1
	Via        VSMG2_0_2x1 :         93
	Via   VSMG2_0(rot)_1x2 :          1
	Via   VSMG2_0(rot)_2x1 :          2
	Via        VSMG2_0_1x2 :          5
	Via        VSMG1_0_1x2 :        265
	Via   VSMG1_0(rot)_2x1 :          1
	Via   VSMG1_0(rot)_1x2 :          5
	Via        VSMG1_0_2x1 :         29
	Via        VINT5_0_2x1 :        387
	Via   VINT5_0(rot)_2x1 :         12
	Via        VINT5_0_1x2 :         40
	Via        VINT4_0_1x2 :        526
	Via   VINT4_0(rot)_2x1 :          1
	Via   VINT4_0(rot)_1x2 :          5
	Via        VINT4_0_2x1 :         20
	Via            VINT3_0 :         10
	Via        VINT3_0_2x1 :       1341
	Via   VINT3_0(rot)_1x2 :          4
	Via   VINT3_0(rot)_2x1 :          5
	Via        VINT3_0_1x2 :        119
	Via            VINT2_0 :        104
	Via        VINT2_0_1x2 :       3218
	Via   VINT2_0(rot)_2x1 :         16
	Via   VINT2_0(rot)_1x2 :          4
	Via        VINT2_0_2x1 :        601
	Via            VINT1_0 :       1234
	Via        VINT1_0_2x1 :      12012
	Via   VINT1_0(rot)_1x2 :         81
	Via   VINT1_0(rot)_2x1 :         52
	Via        VINT1_0_1x2 :       5234
	Via               V1_0 :       3189
	Via           V1_0_1x2 :      10449
	Via      V1_0(rot)_2x1 :        240
	Via      V1_0(rot)_1x2 :         60
	Via           V1_0_2x1 :       5566

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 89.91% (40421 / 44958 vias)
 
    Layer V1         = 83.65% (16315  / 19504   vias)
        Weight 1     = 83.65% (16315   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 16.35% (3189    vias)
    Layer VINT1      = 93.37% (17379  / 18613   vias)
        Weight 1     = 93.37% (17379   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.63% (1234    vias)
    Layer VINT2      = 97.36% (3839   / 3943    vias)
        Weight 1     = 97.36% (3839    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.64% (104     vias)
    Layer VINT3      = 99.32% (1469   / 1479    vias)
        Weight 1     = 99.32% (1469    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.68% (10      vias)
    Layer VINT4      = 100.00% (552    / 552     vias)
        Weight 1     = 100.00% (552     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VINT5      = 100.00% (439    / 439     vias)
        Weight 1     = 100.00% (439     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
        Weight 1     = 100.00% (300     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
        Weight 1     = 100.00% (23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
        Weight 1     = 100.00% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 89.91% (40421 / 44958 vias)
 
    Layer V1         = 83.65% (16315  / 19504   vias)
    Layer VINT1      = 93.37% (17379  / 18613   vias)
    Layer VINT2      = 97.36% (3839   / 3943    vias)
    Layer VINT3      = 99.32% (1469   / 1479    vias)
    Layer VINT4      = 100.00% (552    / 552     vias)
    Layer VINT5      = 100.00% (439    / 439     vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
 
  The optimized via conversion rate based on total routed via count = 89.91% (40421 / 44958 vias)
 
    Layer V1         = 83.65% (16315  / 19504   vias)
        Weight 1     = 83.65% (16315   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 16.35% (3189    vias)
    Layer VINT1      = 93.37% (17379  / 18613   vias)
        Weight 1     = 93.37% (17379   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.63% (1234    vias)
    Layer VINT2      = 97.36% (3839   / 3943    vias)
        Weight 1     = 97.36% (3839    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.64% (104     vias)
    Layer VINT3      = 99.32% (1469   / 1479    vias)
        Weight 1     = 99.32% (1469    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.68% (10      vias)
    Layer VINT4      = 100.00% (552    / 552     vias)
        Weight 1     = 100.00% (552     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VINT5      = 100.00% (439    / 439     vias)
        Weight 1     = 100.00% (439     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
        Weight 1     = 100.00% (300     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
        Weight 1     = 100.00% (23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
        Weight 1     = 100.00% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 

[RedundantVia] Elapsed real time: 0:00:00 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[RedundantVia] Stage (MB): Used   27  Alloctr   27  Proc    0 
[RedundantVia] Total (MB): Used  176  Alloctr  178  Proc 2509 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:01 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Dr init] Stage (MB): Used   28  Alloctr   28  Proc    0 
[Dr init] Total (MB): Used  176  Alloctr  178  Proc 2509 
Total number of nets = 5991, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)
Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR] Stage (MB): Used   19  Alloctr   19  Proc    0 
[DR] Total (MB): Used  167  Alloctr  168  Proc 2509 

Nets that have been changed:
Total number of changed nets = 0 (out of 5991)

[DR: Done] Elapsed real time: 0:00:01 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[DR: Done] Total (MB): Used  150  Alloctr  151  Proc 2509 
[ECO: DR] Elapsed real time: 0:00:02 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:04
[ECO: DR] Stage (MB): Used  148  Alloctr  149  Proc    0 
[ECO: DR] Total (MB): Used  149  Alloctr  151  Proc 2509 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    35167 micron
Total Number of Contacts =             44958
Total Number of Wires =                33297
Total Number of PtConns =              6
Total Number of Routed Wires =       33297
Total Routed Wire Length =           35166 micron
Total Number of Routed Contacts =       44958
	Layer               M1 :        192 micron
	Layer            MINT1 :      10023 micron
	Layer            MINT2 :      12649 micron
	Layer            MINT3 :       5975 micron
	Layer            MINT4 :       4017 micron
	Layer            MINT5 :        358 micron
	Layer            MSMG1 :        764 micron
	Layer            MSMG2 :        808 micron
	Layer            MSMG3 :        260 micron
	Layer            MSMG4 :        101 micron
	Layer            MSMG5 :         21 micron
	Layer              MG1 :          0 micron
	Layer              MG2 :          0 micron
	Via        VSMG4_0_2x1 :          4
	Via        VSMG3_0_1x2 :         22
	Via        VSMG3_0_2x1 :          1
	Via        VSMG2_0_2x1 :         93
	Via   VSMG2_0(rot)_1x2 :          1
	Via   VSMG2_0(rot)_2x1 :          2
	Via        VSMG2_0_1x2 :          5
	Via        VSMG1_0_1x2 :        265
	Via   VSMG1_0(rot)_2x1 :          1
	Via   VSMG1_0(rot)_1x2 :          5
	Via        VSMG1_0_2x1 :         29
	Via        VINT5_0_2x1 :        387
	Via   VINT5_0(rot)_2x1 :         12
	Via        VINT5_0_1x2 :         40
	Via        VINT4_0_1x2 :        526
	Via   VINT4_0(rot)_2x1 :          1
	Via   VINT4_0(rot)_1x2 :          5
	Via        VINT4_0_2x1 :         20
	Via            VINT3_0 :         10
	Via        VINT3_0_2x1 :       1341
	Via   VINT3_0(rot)_1x2 :          4
	Via   VINT3_0(rot)_2x1 :          5
	Via        VINT3_0_1x2 :        119
	Via            VINT2_0 :        104
	Via        VINT2_0_1x2 :       3218
	Via   VINT2_0(rot)_2x1 :         16
	Via   VINT2_0(rot)_1x2 :          4
	Via        VINT2_0_2x1 :        601
	Via            VINT1_0 :       1234
	Via        VINT1_0_2x1 :      12012
	Via   VINT1_0(rot)_1x2 :         81
	Via   VINT1_0(rot)_2x1 :         52
	Via        VINT1_0_1x2 :       5234
	Via               V1_0 :       3189
	Via           V1_0_1x2 :      10449
	Via      V1_0(rot)_2x1 :        240
	Via      V1_0(rot)_1x2 :         60
	Via           V1_0_2x1 :       5566

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 89.91% (40421 / 44958 vias)
 
    Layer V1         = 83.65% (16315  / 19504   vias)
        Weight 1     = 83.65% (16315   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 16.35% (3189    vias)
    Layer VINT1      = 93.37% (17379  / 18613   vias)
        Weight 1     = 93.37% (17379   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.63% (1234    vias)
    Layer VINT2      = 97.36% (3839   / 3943    vias)
        Weight 1     = 97.36% (3839    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.64% (104     vias)
    Layer VINT3      = 99.32% (1469   / 1479    vias)
        Weight 1     = 99.32% (1469    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.68% (10      vias)
    Layer VINT4      = 100.00% (552    / 552     vias)
        Weight 1     = 100.00% (552     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VINT5      = 100.00% (439    / 439     vias)
        Weight 1     = 100.00% (439     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
        Weight 1     = 100.00% (300     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
        Weight 1     = 100.00% (23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
        Weight 1     = 100.00% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 89.91% (40421 / 44958 vias)
 
    Layer V1         = 83.65% (16315  / 19504   vias)
    Layer VINT1      = 93.37% (17379  / 18613   vias)
    Layer VINT2      = 97.36% (3839   / 3943    vias)
    Layer VINT3      = 99.32% (1469   / 1479    vias)
    Layer VINT4      = 100.00% (552    / 552     vias)
    Layer VINT5      = 100.00% (439    / 439     vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
 
  The optimized via conversion rate based on total routed via count = 89.91% (40421 / 44958 vias)
 
    Layer V1         = 83.65% (16315  / 19504   vias)
        Weight 1     = 83.65% (16315   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 16.35% (3189    vias)
    Layer VINT1      = 93.37% (17379  / 18613   vias)
        Weight 1     = 93.37% (17379   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.63% (1234    vias)
    Layer VINT2      = 97.36% (3839   / 3943    vias)
        Weight 1     = 97.36% (3839    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.64% (104     vias)
    Layer VINT3      = 99.32% (1469   / 1479    vias)
        Weight 1     = 99.32% (1469    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.68% (10      vias)
    Layer VINT4      = 100.00% (552    / 552     vias)
        Weight 1     = 100.00% (552     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VINT5      = 100.00% (439    / 439     vias)
        Weight 1     = 100.00% (439     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
        Weight 1     = 100.00% (300     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
        Weight 1     = 100.00% (23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
        Weight 1     = 100.00% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 

Total number of nets = 5991
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    35167 micron
Total Number of Contacts =             44958
Total Number of Wires =                33297
Total Number of PtConns =              6
Total Number of Routed Wires =       33297
Total Routed Wire Length =           35166 micron
Total Number of Routed Contacts =       44958
	Layer               M1 :        192 micron
	Layer            MINT1 :      10023 micron
	Layer            MINT2 :      12649 micron
	Layer            MINT3 :       5975 micron
	Layer            MINT4 :       4017 micron
	Layer            MINT5 :        358 micron
	Layer            MSMG1 :        764 micron
	Layer            MSMG2 :        808 micron
	Layer            MSMG3 :        260 micron
	Layer            MSMG4 :        101 micron
	Layer            MSMG5 :         21 micron
	Layer              MG1 :          0 micron
	Layer              MG2 :          0 micron
	Via        VSMG4_0_2x1 :          4
	Via        VSMG3_0_1x2 :         22
	Via        VSMG3_0_2x1 :          1
	Via        VSMG2_0_2x1 :         93
	Via   VSMG2_0(rot)_1x2 :          1
	Via   VSMG2_0(rot)_2x1 :          2
	Via        VSMG2_0_1x2 :          5
	Via        VSMG1_0_1x2 :        265
	Via   VSMG1_0(rot)_2x1 :          1
	Via   VSMG1_0(rot)_1x2 :          5
	Via        VSMG1_0_2x1 :         29
	Via        VINT5_0_2x1 :        387
	Via   VINT5_0(rot)_2x1 :         12
	Via        VINT5_0_1x2 :         40
	Via        VINT4_0_1x2 :        526
	Via   VINT4_0(rot)_2x1 :          1
	Via   VINT4_0(rot)_1x2 :          5
	Via        VINT4_0_2x1 :         20
	Via            VINT3_0 :         10
	Via        VINT3_0_2x1 :       1341
	Via   VINT3_0(rot)_1x2 :          4
	Via   VINT3_0(rot)_2x1 :          5
	Via        VINT3_0_1x2 :        119
	Via            VINT2_0 :        104
	Via        VINT2_0_1x2 :       3218
	Via   VINT2_0(rot)_2x1 :         16
	Via   VINT2_0(rot)_1x2 :          4
	Via        VINT2_0_2x1 :        601
	Via            VINT1_0 :       1234
	Via        VINT1_0_2x1 :      12012
	Via   VINT1_0(rot)_1x2 :         81
	Via   VINT1_0(rot)_2x1 :         52
	Via        VINT1_0_1x2 :       5234
	Via               V1_0 :       3189
	Via           V1_0_1x2 :      10449
	Via      V1_0(rot)_2x1 :        240
	Via      V1_0(rot)_1x2 :         60
	Via           V1_0_2x1 :       5566

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 89.91% (40421 / 44958 vias)
 
    Layer V1         = 83.65% (16315  / 19504   vias)
        Weight 1     = 83.65% (16315   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 16.35% (3189    vias)
    Layer VINT1      = 93.37% (17379  / 18613   vias)
        Weight 1     = 93.37% (17379   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.63% (1234    vias)
    Layer VINT2      = 97.36% (3839   / 3943    vias)
        Weight 1     = 97.36% (3839    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.64% (104     vias)
    Layer VINT3      = 99.32% (1469   / 1479    vias)
        Weight 1     = 99.32% (1469    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.68% (10      vias)
    Layer VINT4      = 100.00% (552    / 552     vias)
        Weight 1     = 100.00% (552     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VINT5      = 100.00% (439    / 439     vias)
        Weight 1     = 100.00% (439     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
        Weight 1     = 100.00% (300     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
        Weight 1     = 100.00% (23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
        Weight 1     = 100.00% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 89.91% (40421 / 44958 vias)
 
    Layer V1         = 83.65% (16315  / 19504   vias)
    Layer VINT1      = 93.37% (17379  / 18613   vias)
    Layer VINT2      = 97.36% (3839   / 3943    vias)
    Layer VINT3      = 99.32% (1469   / 1479    vias)
    Layer VINT4      = 100.00% (552    / 552     vias)
    Layer VINT5      = 100.00% (439    / 439     vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
 
  The optimized via conversion rate based on total routed via count = 89.91% (40421 / 44958 vias)
 
    Layer V1         = 83.65% (16315  / 19504   vias)
        Weight 1     = 83.65% (16315   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 16.35% (3189    vias)
    Layer VINT1      = 93.37% (17379  / 18613   vias)
        Weight 1     = 93.37% (17379   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.63% (1234    vias)
    Layer VINT2      = 97.36% (3839   / 3943    vias)
        Weight 1     = 97.36% (3839    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.64% (104     vias)
    Layer VINT3      = 99.32% (1469   / 1479    vias)
        Weight 1     = 99.32% (1469    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.68% (10      vias)
    Layer VINT4      = 100.00% (552    / 552     vias)
        Weight 1     = 100.00% (552     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VINT5      = 100.00% (439    / 439     vias)
        Weight 1     = 100.00% (439     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
        Weight 1     = 100.00% (300     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
        Weight 1     = 100.00% (23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
        Weight 1     = 100.00% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 0 nets
[ECO: End] Elapsed real time: 0:00:02 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 2509 
Information: The stitching and editing of coupling caps is turned ON for design 'MulDiv:MulDiv/route_opt.design'. (TIM-125)
Information: Design MulDiv has 5990 nets, 0 global routed, 5976 detail routed. (NEX-024)
Begin building search trees for block MulDiv:MulDiv/route_opt.design
Done building search trees for block MulDiv:MulDiv/route_opt.design (time 0s)

Route-opt ECO routing complete            CPU:   208 s (  0.06 hr )  ELAPSE:    57 s (  0.02 hr )  MEM-PEAK:  1214 MB
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050002855  3.179565835286  5.567214854587  2.894454387461  6.565921217863  1.933838305874  3.104875857150  9.863982209851
6.078123964085  2.744208341123  8.318115604907  9.699225026083  2.464623952566  1.382370223728  9.387184129619  3.142429406669  0.968752789964  8.539081523294  4.146773740441  7.876801618112
2.191135103696  0.963734141094  2.700148443881  3.840450064440  3.750206053169  7.663458842299  6.212201167950  7.759678473967  7.862243056717  2.328288777150  0.032040042014  0.596664212371
4.701287396892  7.205135512169  8.278351398268  1.183725190997  3.334436408244  5.867609731622  7.173894385364  9.669819999761  7.591487347087  9.558007193266  7.679273010543  9.831867988630
1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  1.274718589655  4.570746653063  7.540779608820  7.826052200895  4.759686118263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  3.407576165776  7.486246879324  9.584015169756
2.041727387119  3.921160867338  0.650488682345  9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  4.013942509512  0.915105014660  5.466545008426
8.142690055883  4.607193265224  8.244463794567  3.504870705451  1.682716014380  7.173433710012  9.939562808373  3.617852772683  8.946772637652  3.085860332707  4.529141603489  3.090422109795
5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.649322201873  1.017031045015  5.811519766269  5.826730883342  4.349383292435  2.132117718317  9.612347479744  7.311609482104
Information: The stitching and editing of coupling caps is turned ON for design 'MulDiv:MulDiv/route_opt.design'. (TIM-125)
Information: Design MulDiv has 5990 nets, 0 global routed, 5976 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'MulDiv'. (NEX-022)
---extraction options---
Corner: mode_norm.slow.RCmax
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.slow.RCmax_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.worst_low.RCmax
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.worst_low.RCmax_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.fast.RCmin
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.fast.RCmin_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Global options:
 late_ccap_threshold       : 31fF
 late_ccap_ratio           : 0.03
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 8
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : true
Extracting design: MulDiv 
Information: coupling capacitance is created explicitly. (NEX-029)
Information: 5988 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5988, routed nets = 5988, across physical hierarchy nets = 0, parasitics cached nets = 5988, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Update timing is using PrimeTime delay calculation. (TIM-201)
Information: Freeing timing information from routing. (ZRT-574)

Route-opt final QoR
___________________
Scenario Mapping Table
1: mode_norm.fast.RCmin
2: mode_norm.fast.RCmin_bc
3: mode_norm.slow.RCmax
4: mode_norm.worst_low.RCmax

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clock
8: FEEDTHROUGH
9: REGIN
10: REGOUT

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0000     0.0000      0
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -   0.0250     0.0250      1
    2   8        -          -   0.0000     0.0000      0
    2   9        -          -   0.0000     0.0000      0
    2  10        -          -   0.0000     0.0000      0
    3   1   0.0000     0.0000        -          -      -
    3   2   0.0000     0.0000        -          -      -
    3   3   0.0000     0.0000        -          -      -
    3   4   0.0000     0.0000        -          -      -
    3   5   0.0000     0.0000        -          -      -
    3   6   0.0000     0.0000        -          -      -
    3   7   0.0000     0.0000        -          -      -
    3   8   0.0000     0.0000        -          -      -
    3   9   0.0000     0.0000        -          -      -
    3  10   0.0000     0.0000        -          -      -
    4   1   0.0000     0.0000        -          -      -
    4   2   0.0000     0.0000        -          -      -
    4   3   0.0000     0.0000        -          -      -
    4   4   0.0000     0.0000        -          -      -
    4   5   0.0000     0.0000        -          -      -
    4   6   0.0000     0.0000        -          -      -
    4   7   0.0000     0.0000        -          -      -
    4   8   0.0000     0.0000        -          -      -
    4   9   0.0000     0.0000        -          -      -
    4  10   0.0000     0.0000        -          -      -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        -        - 29269018.0
    2   *        -          -        -      -   0.0250     0.0250      1        -        - 29269018.0
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0        0          -
    4   *   0.0000     0.0000   0.0000      0        -          -      -        0        0          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0250     0.0250      1        0        0 29269018.0      2050.57       5537
--------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0250     0.0250      1        0        0 29269018.0      2050.57       5537

Route-opt command complete                CPU:   223 s (  0.06 hr )  ELAPSE:    60 s (  0.02 hr )  MEM-PEAK:  1214 MB
Route-opt command statistics  CPU=26 sec (0.01 hr) ELAPSED=8 sec (0.00 hr) MEM-PEAK=1.186 GB
Information: Running auto PG connection. (NDM-099)
1
##########################################################################################
## Target endpoint optimization	
##########################################################################################
## To optimize specific endpoints for setup, hold, or max_tran, specify the endpoints in a file 
## by using the -setup_endpoints, -hold_endpoints, or -max_transition options
## For ex, 
##	set_route_opt_target_endpoints -setup_endpoints $your_setup_endpoints_file
##	route_opt
## To adjust the timing at specific endpoints for setup or hold (such as to adjust timing to achieve PT slack), 
## specify the endpoints and slack information in a file by using the -setup_timing or -hold_timing options
## For ex, 
##	set_route_opt_target_endpoints -setup_timing $your_setup_timing_file
##	report_qor -summary ;# generate report with adjusted timing before route_opt
##	route_opt
##	report_qor -summary ;# generate report with adjusted timing after route_opt
##	set_route_opt_target_endpoints -reset ;# remove adjusted timing
##	report_qor -summary ;# generate report without adjusted timing after route_opt
##########################################################################################
## Redundant via insertion
##########################################################################################
## For designs with advanced nodes where DRC convergence could be a concern, 
## redundant via insertion is recommended to be done after route_auto/route_opt
## Please refer to settings.route_auto.tcl for relevant settings
if {$REDUNDANT_VIA_INSERTION} {
	add_redundant_vias
}
##########################################################################################
## Reshield after route_opt
##########################################################################################
if {$ROUTE_AUTO_CREATE_SHIELDS != "none" && $ROUTE_OPT_RESHIELD == "after_route_opt"} {
	create_shields ;# without specifying -nets option, all nets with shielding rules will be shielded 
}
##########################################################################################
## Post-route_opt customizations
##########################################################################################
if {[file exists [which $TCL_USER_ROUTE_OPT_POST_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_ROUTE_OPT_POST_SCRIPT]"
	source -echo $TCL_USER_ROUTE_OPT_POST_SCRIPT
} elseif {$TCL_USER_ROUTE_OPT_POST_SCRIPT != ""} {
	puts "RM-error : TCL_USER_ROUTE_OPT_POST_SCRIPT($TCL_USER_ROUTE_OPT_POST_SCRIPT) is invalid. Please correct it."
}
## You can use route_detail to reduce routing DRC further
#	check_routes
#	route_detail -incremental true -initial_drc_from_input true
## Example to resolve short violated nets
## Note that remove and reroute nets could potentially degrade timing QoR.
#	set data [open_drc_error_data -name zroute.err]
#	open_drc_error_data -name zroute.err
#	if { [sizeof_collection [get_drc_errors -quiet -error_data zroute.err -filter "type_name==Short"] ] > 0} {
#		set remove_net ""
#		foreach_in_collection net [get_attribute [get_drc_errors -error_data zroute.err -filter "type_name==Short"] objects] {
#			set net_type [get_attribute $net net_type]
#			if {$net_type=="signal"} {append_to_collection remove_net $net}
#		}
#		remove_routes -detail_route -nets $remove_net
#		route_eco
#	}
##########################################################################################
## connect_pg_net
##########################################################################################
if {$TCL_USER_CONNECT_PG_NET_SCRIPT != ""} {
	if {[file exists [which $TCL_USER_CONNECT_PG_NET_SCRIPT]]} {
		puts "RM-info: Sourcing [which $TCL_USER_CONNECT_PG_NET_SCRIPT]"
		source $TCL_USER_CONNECT_PG_NET_SCRIPT
	} else {
		puts "RM-error: TCL_USER_CONNECT_PG_NET_SCRIPT($TCL_USER_CONNECT_PG_NET_SCRIPT) is invalid. Please correct it."
	}
} else {
	connect_pg_net
}
****************************************
Report : Power/Ground Connection Summary
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:50:33 2019
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 5537/5537
Unconnected nwell pins        5537
Ground net VSS                5537/5537
Unconnected pwell pins        5537
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
## Run check_routes to save updated routing DRC to the block
redirect -tee -file ${REPORTS_DIR}/${REPORT_PREFIX}.check_routes {check_routes}
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MSMG5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 


Start checking for open nets ... 

Total number of nets = 5991, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 5991 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  147  Alloctr  148  Proc 2509 
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              
common.verbose_level                                    :	 0                   

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.eco_max_number_of_iterations                     :	 10                  
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.force_end_on_preferred_grid                      :	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 8 threads for routing. (ZRT-444)
Checked	2/9 Partitions, Violations =	0
Checked	3/9 Partitions, Violations =	0
Checked	4/9 Partitions, Violations =	0
Checked	5/9 Partitions, Violations =	0
Checked	6/9 Partitions, Violations =	0
Checked	7/9 Partitions, Violations =	0
Checked	8/9 Partitions, Violations =	0
Checked	9/9 Partitions, Violations =	0
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  175  Alloctr  176  Proc 2509 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    35167 micron
Total Number of Contacts =             44958
Total Number of Wires =                33297
Total Number of PtConns =              6
Total Number of Routed Wires =       33297
Total Routed Wire Length =           35166 micron
Total Number of Routed Contacts =       44958
	Layer               M1 :        192 micron
	Layer            MINT1 :      10023 micron
	Layer            MINT2 :      12649 micron
	Layer            MINT3 :       5975 micron
	Layer            MINT4 :       4017 micron
	Layer            MINT5 :        358 micron
	Layer            MSMG1 :        764 micron
	Layer            MSMG2 :        808 micron
	Layer            MSMG3 :        260 micron
	Layer            MSMG4 :        101 micron
	Layer            MSMG5 :         21 micron
	Layer              MG1 :          0 micron
	Layer              MG2 :          0 micron
	Via        VSMG4_0_2x1 :          4
	Via        VSMG3_0_1x2 :         22
	Via        VSMG3_0_2x1 :          1
	Via        VSMG2_0_2x1 :         93
	Via   VSMG2_0(rot)_1x2 :          1
	Via   VSMG2_0(rot)_2x1 :          2
	Via        VSMG2_0_1x2 :          5
	Via        VSMG1_0_1x2 :        265
	Via   VSMG1_0(rot)_2x1 :          1
	Via   VSMG1_0(rot)_1x2 :          5
	Via        VSMG1_0_2x1 :         29
	Via        VINT5_0_2x1 :        387
	Via   VINT5_0(rot)_2x1 :         12
	Via        VINT5_0_1x2 :         40
	Via        VINT4_0_1x2 :        526
	Via   VINT4_0(rot)_2x1 :          1
	Via   VINT4_0(rot)_1x2 :          5
	Via        VINT4_0_2x1 :         20
	Via            VINT3_0 :         10
	Via        VINT3_0_2x1 :       1341
	Via   VINT3_0(rot)_1x2 :          4
	Via   VINT3_0(rot)_2x1 :          5
	Via        VINT3_0_1x2 :        119
	Via            VINT2_0 :        104
	Via        VINT2_0_1x2 :       3218
	Via   VINT2_0(rot)_2x1 :         16
	Via   VINT2_0(rot)_1x2 :          4
	Via        VINT2_0_2x1 :        601
	Via            VINT1_0 :       1234
	Via        VINT1_0_2x1 :      12012
	Via   VINT1_0(rot)_1x2 :         81
	Via   VINT1_0(rot)_2x1 :         52
	Via        VINT1_0_1x2 :       5234
	Via               V1_0 :       3189
	Via           V1_0_1x2 :      10449
	Via      V1_0(rot)_2x1 :        240
	Via      V1_0(rot)_1x2 :         60
	Via           V1_0_2x1 :       5566

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 89.91% (40421 / 44958 vias)
 
    Layer V1         = 83.65% (16315  / 19504   vias)
        Weight 1     = 83.65% (16315   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 16.35% (3189    vias)
    Layer VINT1      = 93.37% (17379  / 18613   vias)
        Weight 1     = 93.37% (17379   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.63% (1234    vias)
    Layer VINT2      = 97.36% (3839   / 3943    vias)
        Weight 1     = 97.36% (3839    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.64% (104     vias)
    Layer VINT3      = 99.32% (1469   / 1479    vias)
        Weight 1     = 99.32% (1469    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.68% (10      vias)
    Layer VINT4      = 100.00% (552    / 552     vias)
        Weight 1     = 100.00% (552     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VINT5      = 100.00% (439    / 439     vias)
        Weight 1     = 100.00% (439     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
        Weight 1     = 100.00% (300     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
        Weight 1     = 100.00% (23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
        Weight 1     = 100.00% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 89.91% (40421 / 44958 vias)
 
    Layer V1         = 83.65% (16315  / 19504   vias)
    Layer VINT1      = 93.37% (17379  / 18613   vias)
    Layer VINT2      = 97.36% (3839   / 3943    vias)
    Layer VINT3      = 99.32% (1469   / 1479    vias)
    Layer VINT4      = 100.00% (552    / 552     vias)
    Layer VINT5      = 100.00% (439    / 439     vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
 
  The optimized via conversion rate based on total routed via count = 89.91% (40421 / 44958 vias)
 
    Layer V1         = 83.65% (16315  / 19504   vias)
        Weight 1     = 83.65% (16315   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 16.35% (3189    vias)
    Layer VINT1      = 93.37% (17379  / 18613   vias)
        Weight 1     = 93.37% (17379   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.63% (1234    vias)
    Layer VINT2      = 97.36% (3839   / 3943    vias)
        Weight 1     = 97.36% (3839    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.64% (104     vias)
    Layer VINT3      = 99.32% (1469   / 1479    vias)
        Weight 1     = 99.32% (1469    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.68% (10      vias)
    Layer VINT4      = 100.00% (552    / 552     vias)
        Weight 1     = 100.00% (552     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VINT5      = 100.00% (439    / 439     vias)
        Weight 1     = 100.00% (439     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
        Weight 1     = 100.00% (300     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
        Weight 1     = 100.00% (23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
        Weight 1     = 100.00% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 


Verify Summary:

Total number of nets = 5991, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


## Save block
save_block
Information: Saving block 'MulDiv:MulDiv/route_opt.design'
1
##########################################################################################
## Create abstract and frame
##########################################################################################
## Enabled for hierarchical designs; for bottom and intermediate levels of physical hierarchy
if {$DESIGN_STYLE == "hier"} {
	if {$USE_ABSTRACTS_FOR_POWER_ANALYSIS == "true"} {
		set_app_options -name abstract.annotate_power -value true
	}
	if { $PHYSICAL_HIERARCHY_LEVEL == "bottom" } {
		create_abstract -read_only
                create_frame -block_all true
                derive_hier_antenna_property -design ${DESIGN_NAME}/${ROUTE_OPT_BLOCK_NAME}

	} elseif { $PHYSICAL_HIERARCHY_LEVEL == "intermediate"} {
		if { $ABSTRACT_TYPE_FOR_MPH_BLOCKS == "nested"} {
			## Create nested abstract for the intermediate level of physical hierarchy
			create_abstract -read_only
		} elseif { $ABSTRACT_TYPE_FOR_MPH_BLOCKS == "flattened"} {
			## Create flattened abstract for the intermediate level of physical hierarchy
			create_abstract -read_only -preserve_block_instances false
		}
                create_frame -block_all true
                derive_hier_antenna_property -design ${DESIGN_NAME}/${ROUTE_OPT_BLOCK_NAME}
	}
}
##########################################################################################
## Report and output
##########################################################################################
## The following is a hack added by Rhett Davis 
## to enable dynamic power analysis with MCMM scenarios read from DC
set_scenario_status mode_norm.fast.RCmin -setup true -hold true -leakage_power true -dynamic_power true
Scenario mode_norm.fast.RCmin (mode mode_norm.fast.RCmin corner mode_norm.fast.RCmin) is active for setup/hold/leakage_power/dynamic_power analysis.
1
if {$REPORT_QOR} {source report_qor.tcl}
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/report_qor.tcl

RM-info: Reporting clock tree information and QoR ...

 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
Warning: The scenario mode_norm.fast.RCmin has max transition DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
Warning: The scenario mode_norm.fast.RCmin has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
****************************************
Report : clock qor
        -type summary
        -nosplit
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:50:35 2019
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

===========================================================
==== Summary Reporting for Corner mode_norm.fast.RCmin ====
===========================================================

========================================== Summary Table for Corner mode_norm.fast.RCmin ===========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin, Scenario: mode_norm.fast.RCmin
clock                                   M,D       214     24      118     32.24     36.42     76.60     27.90         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        214     24      118     32.24     36.42     76.60     27.90         0         0


Warning: The scenario mode_norm.fast.RCmin_bc has max transition DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
Warning: The scenario mode_norm.fast.RCmin_bc has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
==============================================================
==== Summary Reporting for Corner mode_norm.fast.RCmin_bc ====
==============================================================

========================================= Summary Table for Corner mode_norm.fast.RCmin_bc =========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin_bc, Scenario: mode_norm.fast.RCmin_bc
clock                                   M,D       214     24      118     32.24     36.42     76.89     28.19         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        214     24      118     32.24     36.42     76.89     28.19         0         0


===========================================================
==== Summary Reporting for Corner mode_norm.slow.RCmax ====
===========================================================

========================================== Summary Table for Corner mode_norm.slow.RCmax ===========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.slow.RCmax, Scenario: mode_norm.slow.RCmax
clock                                   M,D       214     24      118     32.24     36.42     78.70     29.03         1         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        214     24      118     32.24     36.42     78.70     29.03         1         0


================================================================
==== Summary Reporting for Corner mode_norm.worst_low.RCmax ====
================================================================

======================================== Summary Table for Corner mode_norm.worst_low.RCmax ========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.worst_low.RCmax, Scenario: mode_norm.worst_low.RCmax
clock                                   M,D       214     24      118     32.24     36.42    100.88     37.10         2         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        214     24      118     32.24     36.42    100.88     37.10         2         0


1
Dispatching command : 'report_clock_qor -type latency -show_paths -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.latency
Dispatching command : 'report_clock_qor -type area -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.cell_area
Dispatching command : 'report_clock_qor -type structure -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.structure
Dispatching command : 'report_clock_qor -type drc_violators -all -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.drc_violators
Dispatching command : 'report_clock_timing -type summary -nosplit -scenarios [get_scenarios]' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_timing
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_clock_qor -type latency -show_paths -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.latency'

Completed 'report_clock_qor -type area -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.cell_area'

Completed 'report_clock_qor -type structure -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.structure'

Completed 'report_clock_qor -type drc_violators -all -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.drc_violators'

Completed 'report_clock_timing -type summary -nosplit -scenarios [get_scenarios]' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_timing'

RM-info: Running report_clock_qor -type power ...

RM-info: Reporting timing constraints ...

Dispatching command : 'report_mode -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_mode
Dispatching command : 'report_pvt -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_pvt
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_mode -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_mode'

Completed 'report_pvt -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_pvt'

RM-info: Reporting timing and QoR ...

****************************************
Report : qor
        -summary
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:50:48 2019
****************************************
Information: Timer using 'PrimeTime Delay Calculation, SI, Timing Window Analysis, AWP, CRPR'. (TIM-050)

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
mode_norm.fast.RCmin (Setup)          45.46           0.00              0
mode_norm.slow.RCmax (Setup)          54.33           0.00              0
mode_norm.worst_low.RCmax (Setup)           0.86           0.00              0
Design             (Setup)             0.86           0.00              0

mode_norm.fast.RCmin (Hold)            0.00           0.00              0
mode_norm.fast.RCmin_bc (Hold)          -0.03          -0.03              1
Design             (Hold)             -0.03          -0.03              1
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                           2050.57
Cell Area (netlist and physical only):         2050.57
Nets with DRC Violations:        3
1
Information: Timer using 'PrimeTime Delay Calculation, SI, Timing Window Analysis, AWP, CRPR'. (TIM-050)
****************************************
Report : global timing
        -format { narrow }
        -report_by design
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:50:48 2019
****************************************

No setup violations found.


Hold violations
--------------------------------------------------------------
          Total   reg->reg    in->reg   reg->out    in->out
--------------------------------------------------------------
WNS       -0.03      -0.03       0.00       0.00       0.00
TNS       -0.03      -0.03       0.00       0.00       0.00
NUM           1          1          0          0          0
--------------------------------------------------------------

1
RM-info: Analyzing design violations ...


****************************************
Report : Violation analysis
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:50:48 2019
****************************************

START_CMD: analyze_design_violations CPU:    247 s ( 0.07 hr) ELAPSE:     76 s ( 0.02 hr) MEM-PEAK:  1214 Mb Tue Oct 15 17:50:48 2019
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (62976 62976)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Design utilization is 0.525561

  Start analyzing SETUP violations.

    No setup violation was found. 

END_CMD: analyze_design_violations CPU:    247 s ( 0.07 hr) ELAPSE:     76 s ( 0.02 hr) MEM-PEAK:  1214 Mb Tue Oct 15 17:50:48 2019

****************************************
Report : Violation analysis
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:50:48 2019
****************************************

START_CMD: analyze_design_violations CPU:    247 s ( 0.07 hr) ELAPSE:     76 s ( 0.02 hr) MEM-PEAK:  1214 Mb Tue Oct 15 17:50:48 2019
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (62976 62976)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Design utilization is 0.525561

  Start analyzing HOLD violations.

  Detect 1 violating paths.
      Worst: -0.025      Total: -0.025      Average: -0.025
  0 violating paths are categorized.
      Worst: 0.000      Total: 0.000      Average: 0.000
  1 violating paths are uncategorized.
      Worst: -0.025      Total: -0.025      Average: -0.025

  ****** Hold timing categories ******
  category                                                      Count      Worst      Total   Percentage
  -----------------                                            -------    -------    -------    ----- 
  * category  H1: Large clock skew(LCS)                              0
  * category  H2: Large clock uncertainty(LCU)                       0
  * category  H3: Large hold time of end point(LLH)                  0
  * category  H4: Large external output delay(LOD)                   0
  * category  H5: Delay setting is illegal(ID)                       0
  * category  H6: Conflict with setup at endpoint(CSE)               0
  * category  H7: Small violations(SM)                               1     -0.025     -0.025  100.00%
  * category  H8: Remaining violating paths(OT)                      0

  ****** Remaining violations distributed by slack ******

  Top 10 violations:
  # 1:EP-remainder_reg_61_/SI, -0.025,(SM)

  Please find detailed analysis in ./rpts_icc2/route_opt.analyze_design_violations.hold.txt.

END_CMD: analyze_design_violations CPU:    247 s ( 0.07 hr) ELAPSE:     76 s ( 0.02 hr) MEM-PEAK:  1214 Mb Tue Oct 15 17:50:48 2019
****************************************
Report : check_mv_design
        -erc_mode
        -voltage_threshold 0
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:50:48 2019
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)
1
****************************************
Report : check_mv_design
        -power_connectivity
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:50:48 2019
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- PG net rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Power connectivity rule ----------
Warning: PG pin 'remainder_reg_0_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_0_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_32_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_32_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_16_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_16_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_8_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_8_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_10_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_10_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_2_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_2_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_18_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_18_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_34_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_34_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_26_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_26_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_58_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_58_/VNW' is unconnected. (MV-005)
Information: Message 'MV-005' limit (20) exceeded. Remainder will be suppressed. The limit can be changed with '-max_message_count' option. (MV-079)
Information: Total 11074 MV-005 violations. (MV-080)

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 11074 warning(s) from check_mv_design. (MV-082)
1
****************************************
Report : check_mv_design
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:50:49 2019
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)
1
Loading cell instances...
Number of Standard Cells: 5537
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 529
Number of VDD Vias: 6245
Number of VDD Terminals: 64
Number of VSS Wires: 71
Number of VSS Vias: 5355
Number of VSS Terminals: 60
**************Verify net VDD connectivity*****************
  Number of floating wires: 168
  Number of floating vias: 116
  Number of floating std cells: 1538
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
**************Verify net VSS connectivity*****************
  Number of floating wires: 12
  Number of floating vias: 0
  Number of floating std cells: 1796
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
{PATH_3_1974 PATH_3_1975 PATH_3_1977 PATH_3_1955 PATH_3_1960 PATH_3_1962 PATH_3_1963 PATH_3_1966 PATH_3_1972 PATH_3_1973 PATH_3_1936 PATH_3_1937 PATH_3_1944 PATH_3_1947 PATH_3_1948 PATH_3_1949 PATH_7_11031 PATH_7_11033 PATH_7_11036 PATH_7_11037 PATH_7_11038 PATH_7_11042 PATH_7_11043 PATH_7_11044 PATH_7_11053 PATH_7_11054 PATH_7_11059 PATH_7_11063 PATH_7_11064 PATH_7_11066 PATH_7_11079 PATH_7_11083 PATH_7_11091 PATH_7_11093 PATH_7_11094 PATH_7_11095 PATH_7_11097 PATH_7_11098 PATH_7_11105 PATH_7_11106 PATH_7_11107 PATH_7_11108 PATH_7_11109 PATH_7_11110 PATH_7_11111 PATH_7_11115 PATH_7_11119 PATH_7_11124 PATH_7_11125 PATH_7_11126 PATH_7_11127 PATH_3_64 PATH_3_67 PATH_3_75 PATH_3_77 PATH_3_80 PATH_3_48 PATH_3_49 PATH_3_51 PATH_3_54 PATH_3_62 PATH_3_22 PATH_3_23 PATH_3_25 PATH_3_28 PATH_3_35 PATH_3_36 PATH_3_38 PATH_3_41 PATH_3_2 PATH_3_9 PATH_3_10 PATH_3_12 PATH_3_15 PATH_5_14952 PATH_5_14953 PATH_5_14966 PATH_5_14967 PATH_5_14968 PATH_5_14969 PATH_5_14972 PATH_5_14973 PATH_5_14984 PATH_5_14985 PATH_5_14992 PATH_5_14993 PATH_5_15052 PATH_5_15053 PATH_5_15060 PATH_5_15061 PATH_5_15062 PATH_5_15735 PATH_5_14785 PATH_5_14786 PATH_5_14787 PATH_5_14789 PATH_5_14790 PATH_5_14795 PATH_5_14796 PATH_5_14801 ...}
RM-info: Running report_power ...

RM-info: Reporting design information ...

****************************************
Report : report_utilization
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:50:49 2019
****************************************
Utilization Ratio:			0.5256
Utilization options:
 - Area calculation based on:		site_row of block MulDiv/route_opt
 - Categories of objects excluded:	hard_macros macro_keepouts soft_macros io_cells hard_blockages 
Total Area:				3901.6858
Total Capacity Area:			3901.6858
Total Area of cells:			2050.5723
Area of excluded objects:
 - hard_macros         :		0.0000
 - macro_keepouts      :		0.0000
 - soft_macros         :		0.0000
 - io_cells            :		0.0000
 - hard_blockages      :		0.0000

Utilization of site-rows with:
 - Site 'unit':				0.5256

0.5256
RM-info: Checking design issues ...

RM-info: Reporting units ...

RM-info: Reporting non-default app option settings ...

RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/report_qor.tcl

Information: 209 out of 219 POW-046 messages were not printed due to limit 10 (after 'source' at route_opt.tcl:286) (MSG-3913)
print_message_info -ids * -summary

Id             Severity         Limit    Occurrences   Suppressed
--------------------------------------------------------------------
CTS-038         Warning             0              2            0
CTS-101     Information             0              2            0
CTS-103     Information             0              2            0
CTS-107     Information             0              2            0
FILE-007    Information             0              2            0
LGL-050         Warning             0             24            0
LNK-040     Information             0              1            0
MSG-3913    Information             0              1            0
MV-005          Warning             0             20            0
MV-079      Information             0              1            0
MV-080      Information             0              1            0
MV-082      Information             0              3            0
NDM-099     Information             0              3            0
NEX-022     Information             0              4            0
NEX-024     Information             0              7            0
NEX-028     Information             0              4            0
NEX-029     Information             0              4            0
POW-005     Information            10              2            0
POW-009         Warning            10              4            0
POW-024     Information            10              2            0
POW-046         Warning            10             10          209
POW-052     Information            10              2            0
TIM-050     Information             0              5            0
TIM-111     Information             0              4            0
TIM-112     Information             0              4            0
TIM-119     Information             0              3            0
TIM-120     Information             0              3            0
TIM-123     Information             0              3            0
TIM-124     Information             0              1            0
TIM-125     Information             0              7            0
TIM-126     Information             0              3            0
TIM-127     Information             0              3            0
TIM-201     Information             0              4            0
TIM-207         Warning             0              1            0
UIC-058         Warning             0              7            0
ZRT-309         Warning             0              1            0
ZRT-444     Information             0             10            0
ZRT-559     Information             0              3            0
ZRT-574     Information             0              3            0
ZRT-586         Warning             0              1            0
ZRT-613     Information             0             13            0
ZRT-647         Warning             0              1            0

Diagnostics summary: 71 warnings, 112 informationals
echo [date] > route_opt 
exit
Maximum memory usage for this session: 1214.41 MB
CPU usage for this session:    237 seconds (  0.07 hours)
Elapsed time for this session:     76 seconds (  0.02 hours)
Thank you for using IC Compiler II.
icc2_shell  -f ./rm_icc2_pnr_scripts/chip_finish.tcl | tee -i logs_icc2/chip_finish.log



                              IC Compiler II (TM)

             Version P-2019.03-SP1 for linux64 - Apr 25, 2019 -SLE

                    Copyright (c) 1988 - 2019 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

##########################################################################################
# Tool: IC Compiler II
# Script: chip_finish.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
source -echo ./rm_setup/icc2_pnr_setup.tcl 
puts "RM-info : Running script [info script]\n"
RM-info : Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_setup/icc2_pnr_setup.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: icc2_pnr_setup.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
source -echo ./rm_setup/icc2_common_setup.tcl 
puts "RM-info : Running script [info script]\n"
RM-info : Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_setup/icc2_common_setup.tcl

set TECH_HOME "/afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech"
set DCRM_RESULTS_DIR "../dcrm/results"
##########################################################################################
# Tool: IC Compiler II
# Script: icc2_common_setup.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
##########################################################################################
## Required variables
## These variables must be correctly filled in for the flow to run properly
##########################################################################################
set DESIGN_NAME 		"MulDiv" ;# Required; name of the design to be worked on; also used as the block name when scripts save or copy a block
set LIBRARY_SUFFIX		"" ;# Suffix for the design library name ; default is unspecified   
set DESIGN_LIBRARY 		"${DESIGN_NAME}${LIBRARY_SUFFIX}" ;# Name of the design library; default is ${DESIGN_NAME}${LIBRARY_SUFFIX}
set REFERENCE_LIBRARY 		"${TECH_HOME}/ece720/Nangate_15nm_OCL_ICC2_LibPrep_v2014_06/icc2_cell_lib/NanGate_15nm_OCL.ndm"	;# Required; a list of reference libraries for the design library.
;#	for library configuration flow (LIBRARY_CONFIGURATION_FLOW set to true below): 
;#		- specify the list of physical source files to be used for library configuration during create_lib
;# 	for hierarchical designs using bottom-up flows: include subblock design libraries in the list;
;# 	for hierarchical designs using ETMs: include the ETM library in the list.
;# 		- If unpack_rm_dirs.pl is used to create dir structures for hierarchical designs, 
;#		  in order to transition between hierarchical DP and hierarchical PNR flows properly, 
;#		  absolute paths are a requirement.
set COMPRESS_LIBS               "false" ;# Save libs as compressed NDM; only used in DP.
set VERILOG_NETLIST_FILES	"${DCRM_RESULTS_DIR}/${DESIGN_NAME}.mapped.v"	;# Verilog netlist files;
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
set UPF_FILE 			""	;# A UPF file
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
;#          for hierarchical designs using ETMs, load the block upf file
;#          for each sub-block linked to ETM, include the following line in the UPF_FILE 
;#              load_upf block.upf -scope block_instance_name
set UPF_SUPPLEMENTAL_FILE	""      ;# The supplemental UPF file. Only needed if you are running golden UPF flow, in which case, you need both UPF_FILE and this.
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
;#	    If UPF_SUPPLEMENTAL_FILE is specified, scripts assume golden UPF flow. load_upf and save_upf commands will be different.	
set TCL_PARASITIC_SETUP_FILE	""	;# Specify a Tcl script to read in your TLU+ files by using the read_parasitic_tech command;
;# refer to the example in templates/init_design.read_parasitic_tech_example.tcl 
set TCL_MCMM_SETUP_FILE		"${DCRM_RESULTS_DIR}/ICC2_files/${DESIGN_NAME}.MCMM/top.tcl"	;# Specify a Tcl script to create your corners, modes, scenarios and load respective constraints;
;# two examples are provided in templates/: 
;# init_design.mcmm_example.explicit.tcl: provide mode, corner, and scenario constraints; create modes, corners, 
;# and scenarios; source mode, corner, and scenario constraints, respectively 
;# init_design.mcmm_example.auto_expanded.tcl: provide constraints for the scenarios; create modes, corners, 
;# and scenarios; source scenario constraints which are then expanded to associated modes and corners
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
set TECH_FILE 			"${TECH_HOME}/ece720/Nangate_15nm_OCL_Milkyway_v2014_06/FreePDK15.tf" 	;# A technology file; TECH_FILE and TECH_LIB are mutually exclusive ways to specify technology information; 
;# TECH_FILE is recommended, although TECH_LIB is also supported in ICC2 RM. 
set TECH_LIB			""	;# Specify the reference library to be used as a dedicated technology library;
;# as a best practice, please list it as the first library in the REFERENCE_LIBRARY list 
set TECH_LIB_INCLUDES_TECH_SETUP_INFO true 
;# Indicate whether TECH_LIB contains technology setup information such as routing layer direction, offset, 
;# site default, and site symmetry, etc. TECH_LIB may contain this information if loaded during library prep.
;# true|false; this variable is associated with TECH_LIB. 
set TCL_TECH_SETUP_FILE		"init_design.tech_setup.tcl"
;# Specify a TCL script for setting routing layer direction, offset, site default, and site symmetry list, etc.
;# init_design.tech_setup.tcl is the default. Use it as a template or provide your own script.
;# This script will only get sourced if the following conditions are met: 
;# (1) TECH_FILE is specified (2) TECH_LIB is specified && TECH_LIB_INCLUDES_TECH_SETUP_INFO is false 
set ROUTING_LAYER_DIRECTION_OFFSET_LIST "   {M1 vertical 0.0}   {MINT1 horizontal 0.0}   {MINT2 vertical 0.0}   {MINT3 horizontal 0.0}   {MINT4 vertical 0.0}   {MINT5 horizontal 0.0}   {MSMG1 vertical 0.0}   {MSMG2 horizontal 0.0}   {MSMG3 vertical 0.0}   {MSMG4 horizontal 0.0}   {MSMG5 vertical 0.0}   {MG1 horizontal 0.0}   {MG2 vertical 0.0} "
;# Specify the routing layers as well as their direction and offset in a list of space delimited pairs;
;# This variable should be defined for all metal routing layers in technology file;
;# Syntax is "{metal_layer_1 direction offset} {metal_layer_2 direction offset} ...";
;# It is required to at least specify metal layers and directions. Offsets are optional. 
;# Example1 is with offsets specified: "{M1 vertical 0.2} {M2 horizontal 0.0} {M3 vertical 0.2}"
;# Example2 is without offsets specified: "{M1 vertical} {M2 horizontal} {M3 vertical}"
##########################################################################################
## Optional variables
## Specify these variables if the corresponding functions are desired 
##########################################################################################
set DESIGN_LIBRARY_SCALE_FACTOR	"1000"	;# Specify the length precision for the library. Length precision for the design
;# library and its ref libraries must be identical. Tool default is 10000, which
;# implies one unit is one Angstrom or 0.1nm.
set UPF_UPDATE_SUPPLY_SET_FILE	""	;# A UPF file to resolve UPF supply sets
set DEF_FLOORPLAN_FILES		""	;# DEF files which contain the floorplan information;
;# 	for DP: not required
;# 	for PNR: required if INIT_DESIGN_INPUT = ASCII in icc2_pnr_setup.tcl and neither TCL_FLOORPLAN_FILE or 
;#		 initialize_floorplan is used; DEF_FLOORPLAN_FILES and TCL_FLOORPLAN_FILE are mutually exclusive;
;# 	         not required if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM
set DEF_SCAN_FILE		"${DCRM_RESULTS_DIR}/${DESIGN_NAME}.mapped.scandef"	;# A scan DEF file for scan chain information;
;# 	for PNR: not required if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM, as SCANDEF is expected to be loaded already
set DEF_SITE_NAME_PAIRS		{}	;# A list of site name pairs for read_def -convert; 
;# specify site name pairs with from_site first followed by to_site;
;# Example: set DEF_SITE_NAME_PAIRS {{from_site_1 to_site_1} {from_site_2 to_site_2}} 	
set SITE_DEFAULT		""	;# Specify the default site name if there are multiple site defs in the technology file;
;# this is to be used by initialize_floorplan command; example: set SITE_DEFAULT "unit";
;# this is applied in the init_design.tech_setup.tcl script 
set SITE_SYMMETRY_LIST	""		;# Specify a list of site def and its symmetry value;
;# this is to be used by read_def or initialize_floorplan command to control the site symmetry;
;# example: set SITE_SYMMETRY_LIST "{unit Y} {unit1 Y}"; this is applied in the init_design.tech_setup.tcl script 
set MIN_ROUTING_LAYER		"M1"	;# Min routing layer name; normally should be specified; otherwise tool can use all metal layers
set MAX_ROUTING_LAYER		"MSMG5"
set LIBRARY_CONFIGURATION_FLOW	false	;# Set it to true enables library configuration flow which calls the library manager under the hood to generate .nlibs, 
;# save them to disk, and automatically link them to the design.
;# Requires LINK_LIBRARY to be specified with .db files and REFERENCE_LIBRARY to be specified with physical
;# source files for the library configuration flow. Also search_path (in icc2_pnr_setup.tcl) should include paths 
;# to these .db and physical source files.
set LINK_LIBRARY		""	;# Specify .db files;
;# 	for running VC-LP (vc_lp.tcl) and Formality (fm.tcl): required
;# 	for ICC-II without LIBRARY_CONFIGURATION_FLOW enabled: not required
;#	for ICC-II with LIBRARY_CONFIGURATION_FLOW enabled: required; 
;#      	- the .db files specified will be used for the library configuration under the hood during create_lib 
##########################################################################################
## Variables related to flow controls of flat PNR, hierarchical PNR and transition with DP
##########################################################################################
set DESIGN_STYLE		"flat"	;# Specify the design style; flat|hier; default is flat; 
;# specify flat for a totally flat flow (flat PNR for short) and 
;# specify hier for a hierarchical flow (hier PNR for short);
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: this should set to flat (default)
;#	for DP: not used 
set PHYSICAL_HIERARCHY_LEVEL	"" 	;# Specify the current level of hierarchy for the hierarchical PNR flow; top|intermediate|bottom;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
set RELEASE_DIR_DP		"" 	;# Specify the release directory of DP RM; 
;# this is where init_design.tcl of PNR flow gets DP RM released libraries;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: required if INIT_DESIGN_INPUT = DP_RM_NDM, as init_design.tcl needs to know where DP RM libraries are
;#	for DP: not used 
set RELEASE_LABEL_NAME_DP 	"for_pnr"	
;# Specify the label name of the block in the DP RM released library;
;# this is the label name which init_design.tcl of PNR flow will open. 
set RELEASE_DIR_PNR		"" 	;# Specify the release directory of PNR RM; 
;# this is where the init_design.tcl of hierarchical PNR flow gets the sub-block libraries;	
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
##########################################################################################
## Variables related to REDHAWK ANALYSIS FUSION
##########################################################################################
set REDHAWK_SEARCH_PATH		"" 	;# Required. Search path to the NDM, reference libraries, and etc.
puts "RM-info : Completed script [info script]\n"
RM-info : Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_setup/icc2_common_setup.tcl

########################################################################################## 
## Variables for init_design inputs (used by init_design.tcl)
##########################################################################################
set INIT_DESIGN_INPUT 		"ASCII"	;# Specify one of the 3 options: ASCII | DC_ASCII | DP_RM_NDM; default is ASCII.
;# 1.ASCII: assumes all design input files are ASCII and will read them in individually.
;# 2.DC_ASCII: for design transfer from DC using the write_icc2_files command;
;#   sources ${DCRM_RESULTS_DIR}/${DCRM_FINAL_DESIGN_ICC2}/${DESIGN_NAME}.icc2_script.tcl;
;#   you can change the default of DC_RESULTS_DIR and DCRM_FINAL_DESIGN_ICC2 below;
;#   commonly used in combination with SPG flow (set PLACE_OPT_SPG_FLOW true below)  
;# 3.DP_RM_NDM: if ICC2-DP-RM is completed, you can take its NDM outputs and skip the design creation steps;
;#   for PNR flat (DESIGN_STYLE set to flat), script copies the design library from ICC2-DP-RM release 
;#   area (specified by RELEASE_DIR_DP) and opens design;    
;#   for PNR hier flow (DESIGN_STYLE set to hier), script will either copy design library 
;#   from ICC2-DP-RM release area or in addition to that, copy design library of the child blocks from PNR
;#   release area (specified by RELEASE_DIR_PNR), and then open design.
#set DCRM_RESULTS_DIR  		"./results" ;# used by DC_ASCII to specify DC-RM output directory. Default is results.   
;# (Rhett Davis) Moved this variable to icc2_common_setup.tcl for use with DP flow
set DCRM_FINAL_DESIGN_ICC2 	"ICC2_files" ;# output directory name generated by DC-RM's write_icc2_files command;
;# only valid if you specify DC_ASCII for INIT_DESIGN_INPUT;
;# The directory contains verilog, floorplan, scenario settings, and constraints from DC
;# in a format that IC Compiler II can source.    
set POCV_CORNER_FILE_MAPPING_LIST 	"" ;# a list of corner and its associated POCV file in pairs, as POCV is corner dependant;
;# same corner can have multiple corresponding files;
;# example: set POCV_CORNER_FILE_MAPPING_LIST "{corner1 file1a} {corner1 file1b} {corner2 file2}";
;# in the example, file1a and file1b will be loaded for corner1, file2 will be loaded for corner2.
;# Note: POCV_CORNER_FILE_MAPPING_LIST will take precedence if AOCV_CORNER_TABLE_MAPPING_LIST is also specified
set AOCV_CORNER_TABLE_MAPPING_LIST 	"" ;# a list of corner and its associated AOCV table in pairs, as AOCV is corner dependant;
;# same corner can have multiple corresponding tables;
;# example: set AOCV_CORNER_TABLE_MAPPING_LIST "{corner1 table1a} {corner1 table1b} {corner2 table2}";
;# in the example, table1a and table1b will be loaded for corner1, table2 will be loaded for corner2.
set TCL_PAD_CONSTRAINTS_FILE		"" ;# a Tcl script for your pad constraint commands used by place_io of 
;# templates/init_design.flat_design_planning_example.tcl sourced by init_design.tcl
set TCL_MV_SETUP_FILE			"" ;# a Tcl script placeholder for your MV setup commands,such as create_voltage_area, 
;# placement bound, power switch creation and level shifter insertion, etc;
;# refer to templates/init_design.power_switch_example.tcl for sample commands   
set TCL_PG_CREATION_FILE		"" ;# a Tcl script placeholder for your power ground network creation commands,
;# such as create_pg*, set_pg_strategy, compile_pg, etc;
set TCL_FLOORPLAN_FILE			"rm_setup/floorplan.tcl" ;# Tcl floorplan file written by the write_floorplan command; for example, floorplan/floorplan.tcl;
;# TCL_FLOORPLAN_FILE and DEF_FLOORPLAN_FILES are mutually exclusive; please specify only one of them;
;# Not effective if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM.
;# The write_floorplan command writes a floorplan.tcl Tcl script and a floorplan.def DEF file;
;# reading floorplan.tcl alone can restore the entire floorplan - refer to write_floorplan man for more details  
set TCL_ADDITIONAL_FLOORPLAN_FILE 	"" ;# a supplementary Tcl constraint file; sourced after DEF_FLOORPLAN_FILE or TCL_FLOORPLAN_FILE is read, 
;# or initialize_floorplan is done; can be used to cover additional floorplan constructs, 
;# such as bounds, pin guides, or route guides, etc; not valid if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM.
set TCL_USER_INIT_DESIGN_POST_SCRIPT ""	;# An optional Tcl file to be sourced at the very end of init_design.tcl before save_block.
########################################################################################## 
## Variables for constraints or settings that impact multiple steps (used across flow)
##########################################################################################
set TCL_PLACEMENT_SPACING_LABEL_RULE_FILE "" ;# A file to specify your placement spacing labels and rules.
;# Example : set_placement_spacing_label -name X -side both -lib_cells [get_lib_cells -of [get_cells]]
;# Example : set_placement_spacing_rule -labels {X SNPS_BOUNDARY} {0 1}
set SAIF_FILE				"" ;# Specify a SAIF file for accurate power computation for features such as
;# total power (opt.power.mode set to total) and enhanced low power placement (place.coarse.enhanced_low_power_effort).
;# sourced at the beginning of place_opt.tcl
set SAIF_FILE_POWER_SCENARIO		"" ;# SAIF_FILE related; specify a power scenario where the SAIF is to be applied
set SAIF_FILE_SOURCE_INSTANCE		"" ;# SAIF_FILE related; name of the instance of the current design as it appears in SAIF file.
set SAIF_FILE_TARGET_INSTANCE		"" ;# SAIF_FILE related; name of the target instance on which activity is to be annotated.
set OPTIMIZATION_FREEZE_PORT_LIST 	"" ;# List of cells (for ex, clock gen modules, or customized logics that should not be touched) to which freeze_clock_ports 
;# and freeze_data_ports attribute will be set to prevent optimization from modifying their port signature; 
;# especially useful if you do formal verification by modules. 
;# Sets opt.dft.hier_preservation to true and runs set_freeze_port -all on the specified cells.
set TCL_USER_CONNECT_PG_NET_SCRIPT ""	;# An optional Tcl file for customized connect_pg_net command and options, such as for bias pins of cells added by opto;
;# sourced by all the main scripts prior to the save_block command
# ---------------------------------
# Lib cell purpose restrictions
# ---------------------------------
set TCL_LIB_CELL_PURPOSE_FILE 		"set_lib_cell_purpose.tcl" ;# A Tcl file which applies lib cell purpose related restrictions;
;# You can specify it with your own customized script	
;# RM default is set_lib_cell_purpose.tcl which includes the following restrictions, each controlled by
;# an individual variable : dont use cells (TCL_LIB_CELL_DONT_USE_FILE), tie cells (TIE_LIB_CELL_PATTERN_LIST), 
;# hold fixing (HOLD_FIX_LIB_CELL_PATTERN_LIST), CTS (CTS_LIB_CELL_PATTERN_LIST) and CTS-exclusive cells (CTS_ONLY_LIB_CELL_PATTERN_LIST). 
## The following 5 *_LIB_CELL_* variables are only applicable if set_lib_cell_purpose.tcl is used for lib cell purpose restrictions.
#  If you do not plan to use set_lib_cell_purpose.tcl, specify TCL_LIB_CELL_PURPOSE_FILE with your own file and you don't have to specify the following variables.
set TCL_LIB_CELL_DONT_USE_FILE 		"" ;# A Tcl file for customized don't use ("set_lib_cell_purpose -exclude <purpose>" commands).
;# The file is to be sourced in set_lib_cell_purpose.tcl, which is the default script for handling lib cell 
;# purpose restrictions specified by the variable TCL_LIB_CELL_PURPOSE_FILE above.
;# It only takes effect if TCL_LIB_CELL_PURPOSE_FILE is set to the default value set_lib_cell_purpose.tcl
set TIE_LIB_CELL_PATTERN_LIST 		"" ;# A list of TIE lib cell patterns to be included for optimization;
;# Example : set TIE_LIB_CELL_PATTERN_LIST "*/TIE* */ttt*"
set HOLD_FIX_LIB_CELL_PATTERN_LIST 	"" ;# A list of hold time fixing lib cell patterns to be included only for hold
set CTS_LIB_CELL_PATTERN_LIST 		"" ;# List of CTS lib cell patterns to be used by CTS; 
;# please include repeaters, always-on repeaters (for MV-CTS), 
;# and gates (for sizing pre-existing gates)/always-on buffers;
;# Please also include flops as CCD can size flops to improve timing.
;# example : set CTS_LIB_CELL_PATTERN_LIST "*/NBUF* */AOBUF* */AOINV* */SDFF*"
set CTS_ONLY_LIB_CELL_PATTERN_LIST 	"" ;# List of CTS lib cell patterns to be used by CTS "exclusively", such as clock specific
;# buffers and inverters. Please be aware that these cells will be applied with only cts 
;# purpose and nothing else. If you want to use these lib cells for other purposes, 
;# such as optimization and hold, specify them in CTS_LIB_CELL_PATTERN_LIST instead
# ---------------------------------
# Clock NDR
# ---------------------------------
set TCL_CTS_NDR_RULE_FILE 		"cts_ndr.tcl" ;# Specify a script for clock NDR creation and association, to be sourced at place_opt
;# By default the variable is set to cts_ndr.tcl, which is an RM provided example.
;# Important: to use the example script, you must also specify CTS_NDR_RULE_NAME, CTS_INTERNAL_NDR_RULE_NAME,
;# or CTS_LEAF_NDR_RULE_NAME (see below for details), otherwise the script won't do anything.
## Note: the CTS_*NDR* variables below are only applicable if TCL_CTS_NDR_RULE_FILE is set to the RM provided example script. 
## If you specify your own script for TCL_CTS_NDR_RULE_FILE, variables below will not be used.
## For root clock nets
set CTS_NDR_RULE_NAME			"" ;# Specify a clock NDR rule for root nets;
;# required for the example script to work on the root and internal nets.
;# Below are the 3 predefined rules supported:  
;# rm_2w2s : double width double spacing 
;# rm_2w2s_shield_default : double width double spacing + shielding with default width and spacing
;# rm_2w2s_shield_list : double width double spacing + shielding with customized per layer width and spacing
set CTS_NDR_SHIELDING_LAYER_WIDTH_LIST 	"" ;# A list of layer_name shield_width ,for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_NDR_RULE_NAME.
set CTS_NDR_SHIELDING_LAYER_SPACING_LIST "" ;# A list of layer_name shield_spacing, for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_NDR_RULE_NAME.
set CTS_NDR_MIN_ROUTING_LAYER		"" ;# Min routing layer for set_clock_routing_rules to which CTS_NDR_RULE_NAME is applied. 
set CTS_NDR_MAX_ROUTING_LAYER		"" ;# Max routing layer for set_clock_routing_rules to which CTS_NDR_RULE_NAME is applied.
## For internal clock nets (by default same values as with the root clock nets)
set CTS_INTERNAL_NDR_RULE_NAME		"$CTS_NDR_RULE_NAME" ;# Specify a clock NDR rule for internal nets; default is same as CTS_NDR_RULE_NAME;
;# required for the example script to work on the internal nets.
;# Below are the 3 predefined rules supported:  
;# rm_2w2s : double width double spacing 
;# rm_2w2s_shield_default : double width double spacing + shielding with default width and spacing
;# rm_2w2s_shield_list : double width double spacing + shielding with customized per layer width and spacing
set CTS_INTERNAL_NDR_SHIELDING_LAYER_WIDTH_LIST "$CTS_NDR_SHIELDING_LAYER_WIDTH_LIST" ;# A list of layer_name shield_width ,for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_INTERNAL_NDR_RULE_NAME.
set CTS_INTERNAL_NDR_SHIELDING_LAYER_SPACING_LIST "$CTS_NDR_SHIELDING_LAYER_SPACING_LIST" ;# A list of layer_name shield_spacing, for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_INTERNAL_NDR_RULE_NAME.
set CTS_INTERNAL_NDR_MIN_ROUTING_LAYER "$CTS_NDR_MIN_ROUTING_LAYER" ;# Min routing layer for set_clock_routing_rules to which CTS_INTERNAL_NDR_RULE_NAME is applied. 
set CTS_INTERNAL_NDR_MAX_ROUTING_LAYER "$CTS_NDR_MAX_ROUTING_LAYER" ;# Max routing layer for set_clock_routing_rules to which CTS_INTERNAL_NDR_RULE_NAME is applied.
## For leaf clock nets
set CTS_LEAF_NDR_RULE_NAME 		"" ;# Specify rm_leaf as the predefined rule for the example script to prepare a default rule for leaf nets
set CTS_LEAF_NDR_MIN_ROUTING_LAYER 	$CTS_NDR_MIN_ROUTING_LAYER ;# Min routing layer for set_clock_routing_rules to which rm_leaf is applied.
set CTS_LEAF_NDR_MAX_ROUTING_LAYER 	$CTS_NDR_MAX_ROUTING_LAYER ;# Max routing layer for set_clock_routing_rules to which rm_leaf is applied.
# ---------------------------------
# Preroute optimizations
# ---------------------------------
set PREROUTE_PLACEMENT_MAX_DENSITY	"" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;	
;# If specified, sets place.coarse.max_density to limit local density to be less than the value.
;# if unspecified, place.coarse.max_density remains at tool default 0; 
;# now if $PREROUTE_PLACEMENT_AUTO_DENSITY is also true, tool will auto determine a appropriate value; 
;# while if $PREROUTE_PLACEMENT_AUTO_DENSITY is false, tool will try to spread cells evenly
set PREROUTE_PLACEMENT_MAX_UTIL		"" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;
;# sets place.coarse.congestion_driven_max_util to control how densely the tool can pack cells in uncongested 
;# regions, in order to remove congestion in congested regions
;# if unspecified, place.coarse.congestion_driven_max_util remains at tool default 0.93
set PREROUTE_PLACEMENT_AUTO_DENSITY	true ;# true|false; tool default true; optional in RM to set it to false if you want to disable the feature; 
;# sets place.coarse.auto_density_control to control coarse placement automatic density control;
;# if you do not specify either of the above two settings (max density and max util) and keep the tool defaults, 
;# the automatic density control selects the value for max density and max util based on the design stage;
;# message PLACE-027 is issued to report the chosen settings
set PREROUTE_PLACEMENT_ENHANCED_AUTO_DENSITY false ;# false|true, tool default false; optional in RM;
;# sets place.coarse.enhanced_auto_density_control;
;# automaticlly selects max density based on the design stage as well as design utilization;
;# automatically selects max util based on the design stage as well as design tchnology
set PREROUTE_PLACEMENT_TARGET_ROUTING_DENSITY "" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;	
;# sets place.coarse.target_routing_density to control target routing density for congestion-driven placement; 
;# if left unspecified, place.coarse.target_routing_density remains at tool default 0 
set PREROUTE_PLACEMENT_PIN_DENSITY_AWARE false ;# false|true; tool default false; optional in RM;
;# sets app option place.coarse.pin_density_aware to control maximum local pin density;
set PREROUTE_NDR_OPTIMIZATION 		false ;# false|true, tool default false; optional in RM;
;# sets place_opt/clock_opt.flow.optimize_ndrs to true enables NDR optimization
set PREROUTE_CTS_POWER_AWARE_PRUNING	false ;# false|true; tool default false; RM default false;
;# sets cts.common.power_aware_pruning to allow selection of repeater cells to also consider 
;# internal and leakage power in order to reduce dynamic and also leakage power of the clock trees;
;# impacts place_opt trial CTS/optimize icgs and clock_opt build_clock phase 
set PREROUTE_CTS_LOW_POWER_TECHNIQUE	"" ;# gate_relocation|low_power_targets|all; RM default is unspecified;
;# impacts place_opt trial CTS/optimize icgs and clock_opt build_clock phase; 
;# gate_relocation: sets cts.compile.power_opt_mode to gate_relocation to enable activity aware gate 
;#                  relocation (moves cells with low input clock toggling rates closer to their drivers)
;#		    at the end of gate by gate clock tree synthesis;
;# low_power_targets: sets cts.compile.power_opt_mode to low_power_targets for CTS to relax certain
;#                    internal constraints and build clock trees with less area and power;
;# all: sets cts.compile.power_opt_mode to all to enable both the above features
########################################################################################## 
## Variables for the place_opt step (used by place_opt.tcl and settings.place_opt.tcl)
##########################################################################################
set PLACE_OPT_ACTIVE_SCENARIO_LIST	"" ;# A subset of scenarios to be made active during place_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
;# include CTS scenarios if you are enabling CTS related features during place_opt,
;# such as PLACE_OPT_OPTIMIZE_ICGS, PLACE_OPT_TRIAL_CTS, or PLACE_OPT_MSCTS
set PLACE_OPT_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by place_opt; default "" which means no user prefix
set TCL_USER_PLACE_OPT_PRE_SCRIPT 	"" ;# An optional Tcl file for place_opt.tcl to be sourced before place_opt.
set TCL_USER_PLACE_OPT_SCRIPT 		"" ;# An optional Tcl file for place_opt.tcl to replace pre-existing place_opt commands.
set TCL_USER_PLACE_OPT_POST_SCRIPT 	"" ;# An optional Tcl file for place_opt.tcl to be sourced after place_opt.
set PLACE_OPT_SPG_FLOW 			false ;# false|true; RM default false; set it to true to enable SPG input handling flow in place_opt.tcl;
;# which skips the first pass of the two-pass placement;
;# recommended to go with DC-ASCII inputs (set INIT_DESIGN_INPUT DC_ASCII)
set PLACE_OPT_TRIAL_CTS 		false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.trial_clock_tree to enables early clock tree synthesis;
;# useful for low power placement and ICG optimization flow (PLACE_OPT_OPTIMIZE_ICGS). 
;# Propagated clocks will be used through-out place_opt flow.
;# Note: when PLACE_OPT_OPTIMIZE_ICGS is set to true, trial CTS will be automatically enabled, 
;# regardless of the setting of PLACE_OPT_TRIAL_CTS. So you don't have to manually enable it.
set PLACE_OPT_OPTIMIZE_ICGS 		false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.optimize_icgs for place_opt to run automatic ICG optimization that performs trial CTS, 
;# timing-aware ICG splitting and clock-aware placement for critical enable paths.
;# The aggressiveness of splitting can be controlled by the PLACE_OPT_OPTIMIZE_ICGS_CRITICAL_RANGE. 
set PLACE_OPT_OPTIMIZE_ICGS_CRITICAL_RANGE "" ;# specify a value between 0 and 1; default unspecified; 
;# sets place_opt.flow.optimize_icgs_critical_range to the value specified; tool default is 0.75.
;# When set to X, only ICGs enable slack within {EN_WNS, EN_WNS*(1-X)} will be considered for splitting;
;# for example, 0.75 means only ICG with enable pin violations between 1*EN_WNS and 0.25*EN_WNS will be split,
;# while the ICG enable slack below 0.25*EN_WNS will be skipped. Larger value means more splitting. 
set PLACE_OPT_MERGE_ICGS		true ;# false|true; tool default true; optional in RM to set it to false;
;# sets place_opt.flow.merge_clock_gates to control whether the OBD ICG merging is enabled or not;
;# when set to true, ICG merging (merge_clock_gates) runs internally inside place_opt as a first step in initial_place stage;
set PLACE_OPT_ICG_AUTO_BOUND		false ;# false|true; tool default false; optional in RM;
;# sets place.coarse.icg_auto_bound to enable use of automatically created group bounds
set PLACE_OPT_CLOCK_AWARE_PLACEMENT	false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.clock_aware_placement to guide placement with ICG's enable timing criticality; 
;# place_opt will try to improve ICG enable timing by placing the timing critical ICGs and their fanout cells 
;# at better locations for ICG enable paths.
;# Note: when PLACE_OPT_OPTIMIZE_ICGS is set to true, clock-aware placement will be automatically enabled, 
;# regardless of the setting of PLACE_OPT_CLOCK_AWARE_PLACEMENT. So you don't have to manually enable it.
set PLACE_OPT_MSCTS			false ;# false|true; enables MSCTS (regular) at place_opt step; requires TCL_REGULAR_MSCTS_FILE to be specified;
;# It runs in two parts: first part runs at place_opt step to source TCL_REGULAR_MSCTS_FILE;
;# second part runs at clock_opt_cts step, skips TCL_REGULAR_MSCTS_FILE, propagates clocks, and runs mesh simulation;
;# By default, the features runs in ideal clock mode. However if if PLACE_OPT_OPTIMIZE_ICGS or PLACE_OPT_TRIAL_CTS 
;# are also enabled, then propagated clocks will be used during the place_opt step;
;# If set to false (RM default), RM runs MSCTS only at clock_opt_cts step.
set PLACE_OPT_MSCTS_CRITICAL_SCENARIO	"" ;# Specify a scenario with worst RC and most visible sinks for place_opt MSCTS to base on;
;# script will record current scenario, switch to the specified scenario before MSCTS, and then
;# restore the original current scenario after MSCTS. Only valid if PLACE_OPT_MSCTS is set to true
set TCL_USER_SPARE_CELL_PRE_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced before place_opt;
;# refer to templates/place_opt.spare_cell.tcl for an example
set TCL_USER_SPARE_CELL_POST_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced after place_opt;
;# refer to templates/place_opt.spare_cell.tcl for an example
set TCL_NON_CLOCK_NDR_RULES_FILE 	"" ;# Specify a NDR rules file for signal nets (Clock NDR rules are specified by CTS_NDR_* variables above)
set PLACE_OPT_MULTIBIT_BANKING 		false ;# tool default false; optional in RM;
;# sets place_opt.flow.enable_multibit_banking to enable multibit banking during place_opt;
;# takes effect during place_opt initial_opto 
set PLACE_OPT_MULTIBIT_DEBANKING 	false ;# tool default false; optional in RM;
;# sets place_opt.flow.enable_multibit_debanking to enables multibit debanking during place_opt;
;# takes effect during place_opt final_opto
########################################################################################## 
## Variables for the clock_opt step 
## (used by settings.clock_opt_cts.tcl, clock_opt_cts.tcl, and clock_opt_opto.tcl)
##########################################################################################
set CLOCK_OPT_CTS_ACTIVE_SCENARIO_LIST  "" ;# A subset of scenarios to be made active during clock_opt_cts step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set CLOCK_OPT_CTS_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by clock_opt build_clock; default "" which means no user prefix
set TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_CTS_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_CTS_POST_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced after clock_opt.
set CLOCK_OPT_OPTO_ACTIVE_SCENARIO_LIST "" ;# A subset of scenarios to be made active during clock_opt_opto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set CLOCK_OPT_OPTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by clock_opt final_opto; default "" which means no user prefix
set TCL_USER_CLOCK_OPT_OPTO_PRE_SCRIPT 	"" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_OPTO_SCRIPT 	"" ;# An optional Tcl file for clock_opt_opto.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_OPTO_POST_SCRIPT "" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced after clock_opt.
set CLOCK_OPT_MSCTS_CRITICAL_SCENARIO	"" ;# Specify a scenario with worst RC and most visible sinks for MSCTS to base on;
;# script will record current scenario, switch to the specified scenario before MSCTS, and then
;# restore the original current scenario after MSCTS.
set TCL_REGULAR_MSCTS_FILE		"" ;# Specify a Tcl script for regular multisource clock tree synthesis setup and creation,
;# which will be sourced prior to the "place_opt" if PLACE_OPT_MSCTS is true in place_opt.tcl
;# and before "clock_opt -from build_clock -to route_clock" command in clock_opt_cts.tcl
;# RM provided script: mscts.regular.tcl
set TCL_STRUCTURAL_MSCTS_FILE		"" ;# Specify a Tcl script for structural multisource clock tree synthesis setup and creation,
;# which will be sourced prior to the "clock_opt -from build_clock -to route_clock" command
;# in clock_opt_cts.tcl;
;# RM provided script: mscts.structural.tcl
set PREROUTE_CTS_POWER_AWARE_PRUNING	false ;# false|true; tool default false; RM default false;
;# sets cts.common.power_aware_pruning to allow selection of repeater cells to also consider 
;# internal and leakage power in order to reduce dynamic and also leakage power of the clock trees 
set PREROUTE_CTS_LOW_POWER_TECHNIQUE	"" ;# gate_relocation|low_power_targets|all; RM default is unspecified;
;# gate_relocation: sets cts.compile.power_opt_mode to gate_relocation to enable activity aware gate 
;#                  relocation (moves cells with low input clock toggling rates closer to their drivers)
;#		    at the end of gate by gate clock tree synthesis;
;# low_power_targets: sets cts.compile.power_opt_mode to low_power_targets for CTS to relax certain
;#                    internal constraints and build clock trees with less area and power;
;# all: sets cts.compile.power_opt_mode to all to enable both the above features
set CLOCK_OPT_OPTO_CTO 			false ;# Default false; enables post-route clock tree optimization in clock_opt_opto.tcl
set CLOCK_OPT_OPTO_CTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by CTO; default "" which means no user prefix
########################################################################################## 
## Variables for route_auto and route_opt related settings 
## (Used by settings.route_auto.tcl, settings.route_opt.tcl, route_auto.tcl, and route_opt.tcl)
##########################################################################################
set ROUTE_AUTO_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during route_auto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_AUTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created suring route_auto; default "" which means no user prefix
set TCL_USER_ROUTE_AUTO_PRE_SCRIPT 	"" ;# An optional Tcl file for route_auto.tcl to be sourced before route_auto.
set TCL_USER_ROUTE_AUTO_SCRIPT 		"" ;# An optional Tcl file for route_auto.tcl to replace pre-existing routing commands.
set TCL_USER_ROUTE_AUTO_POST_SCRIPT 	"" ;# An optional Tcl file for route_auto.tcl to be sourced after route_auto.
set ROUTE_OPT_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during route_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_OPT_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created during route_opt; default "" which means no user prefix
set TCL_USER_ROUTE_OPT_PRE_SCRIPT 	"" ;# An optional Tcl file for route_opt.tcl to be sourced before route_opt.
set TCL_USER_ROUTE_OPT_SCRIPT 		"" ;# An optional Tcl file for route_opt.tcl to replace pre-existing route_opt commands.
set TCL_USER_ROUTE_OPT_POST_SCRIPT 	"" ;# An optional Tcl file for route_opt.tcl to be sourced after route_opt.
set CLOCK_OPT_GLOBAL_ROUTE_OPT		false ;# false|true; tool default false; optional in RM; 
;# enables Global Route Based Optimization by setting clock_opt.flow.enable_global_route_opt 
;# and route_opt.flow.enable_power to true, sources routing settings, and runs clock_opt -from global_route_opt;
;# this feature is added to route_auto.tcl; if enabled, it replaces route_global command;
set ROUTE_AUTO_USE_SINGLE_COMMAND	false ;# false|true; runs route_auto command instead of atomic commands (route_global+route_track+route_detail with update_timing in between)
set REDUNDANT_VIA_INSERTION		false ;# false|true; tool default false; optional in RM; enables redundant via insertion for post-route;
;# if you choose ESTABLISHED for TECHNOLOGY_NODE on RMgen download page,
;# RM is set up to run concurrent redundant via insertion during route_auto and route_opt
;# otherwise, RM is set up to reserve space and run standalone add_redundant_vias after route_auto and route_opt  
set TCL_USER_REDUNDANT_VIA_MAPPING_FILE "" ;# ICC-II via mapping file required for redundant via insertion; 
;# the file should include add_via_mapping commands.   
set TCL_USER_ICC_REDUNDANT_VIA_MAPPING_FILE "" ;# ICC style via mapping file required for redundant via insertion; 
;# the file should include define_zrt_redundant_vias commands.
;# This variable is mutually exclusive with TCL_USER_REDUNDANT_VIA_MAPPING_FILE
set ROUTE_AUTO_ANTENNA_FIXING		false ;# false|true; tool default false; optional in RM;
;# set true to enable route.detail.hop_layers_to_fix_antenna and source TCL_ANTENNA_RULE_FILE in route_auto.tcl 
;# to fix Antenna violations.
set TCL_ANTENNA_RULE_FILE	""	;# Antenna rule file; required if ROUTE_AUTO_ANTENNA_FIXING is set to true.
set ROUTE_AUTO_CREATE_SHIELDS 		"none" ;# none|before_route_auto|after_route_auto; default is none; optional in RM;
;# choose to create shields before or after route_auto; all nets with shielding rules will be shielded	
set ROUTE_OPT_PT_DELAY_CALCULATION_WITH_PBA false ;# Default false; sets time.pba_optimization_mode to path to enable PBA during second route_opt;
set ROUTE_OPT_STARRC_CONFIG_FILE ""	;# Specify the configuration file for StarRC in-design extraction for the second route_opt in route_opt.tcl;
;# required; refer to templates/route_opt.starrc_config_example.txt as an example
set ROUTE_OPT_RESHIELD 			"after_route_opt" ;# none|after_route_opt|incremental; default is after_route_opt; 
;# set after_route_opt to reshield nets after route_opt is done with create_shield command; 
;# set incremental to trigger reshield during all route_opt eco route sessions with an app option; 
;# note that ROUTE_OPT_RESHIELD only works if ROUTE_AUTO_CREATE_SHIELDS is set to a value other than none
set ROUTE_OPT_CTO 			"auto" ;# auto|always_on|always_off; tool default auto; RM default auto;
;# sets route_opt.flow.enable_ccd_clock_drc_fixing to the specified value for clock DRC fixing in route_opt;
;# Note: this feature affects both CCD and non-CCD route_opt;
;# if CCD is enabled, with auto, route_opt will enable the feature; set it to always_off if you want it disabled.
;# if CCD is not enabled, with auto, this feature won't be enabled; set it to always_on to enable the feature.
## The following 6 ROUTE_OPT_ECO_OPT* variables are for ECO fusion (eco_opt command) in route_opt.tcl
#  Note that once ROUTE_OPT_ECO_OPT_PT_PATH is specified, ECO fusion is enabled and the third route_opt will be skipped.
set ROUTE_OPT_ECO_OPT_PT_PATH		"" ;# Required by eco_opt; specify the path to pt_shell; for example: /u/mgr/bin/pt_shell
;# if specified, eco_opt
set ROUTE_OPT_ECO_OPT_DB_PATH		"" ;# Optional; specify the paths to .db files of the reference libraries for PT (if not already in your search path)
;# For eco_opt, PT needs to read db. 
set ROUTE_OPT_ECO_OPT_TYPE		"" ;# Optional; eco_opt fixing type; timing|setup|hold|drc|leakage_power|dynamic_power|total_power|buffer_removal
;# if not specified, works on all types
set ROUTE_OPT_ECO_OPT_STARRC_CONFIG_FILE "" ;# Optional; specify the configuration file for StarRC in-design extraction
set ROUTE_OPT_ECO_OPT_WORK_DIR		"" ;# Optional; specify the working directory for eco_opt where PT files and logs are generated;
;# if not specified, tool will automatically generate one
set ROUTE_OPT_ECO_OPT_PRE_LINK_SCRIPT	"" ;# Optional; specify the file that contains custom PT script, which is executed before linking in PrimeTime;
;# use PT commands that do not require the current design
set ROUTE_OPT_ECO_OPT_POST_LINK_SCRIPT	"" ;# Optional; specify the file that contains custom PT script, which is executed after linking in PrimeTime;
;# use PT commands that require the current design
########################################################################################## 
## Variables for chip finishing related settings (Used by chip_finish.tcl)
##########################################################################################
set CHIP_FINISH_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during chip_finish step.
;# once set, the list of active scenarios is saved and carried over to subsequent steps.
set TCL_USER_CHIP_FINISH_PRE_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced before filler cell insertion.
set TCL_USER_CHIP_FINISH_POST_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced after metal fill insertion.
## Std cell filler and decap cells used by chip_finish step and post PT-ECO refill in pt_eco step
set CHIP_FINISH_METAL_FILLER_PREFIX 	"" ;# A string to specify the prefix for metal filler (decap) cells.
set CHIP_FINISH_NON_METAL_FILLER_PREFIX $CHIP_FINISH_METAL_FILLER_PREFIX ;# A string to specify the prefix for non-metal fillers.
set CHIP_FINISH_METAL_FILLER_LIB_CELL_LIST "" ;# A list of metal filler (decap) lib cells, including the library name, for ex, 
;# Example: "hvt/DCAP_HVT lvt/DCAP_LVT". Recommended to specify decaps from largest to smallest.
set CHIP_FINISH_NON_METAL_FILLER_LIB_CELL_LIST "" ;# A list of non-metal filler lib cells, including the library name, for ex,
;# Example: hvt/FILL_HVT lvt/FILL_LVT. Recommended to specify them from largest to smallest.
## Signal EM
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT "ITF" ;# Specify signal EM constraint format: ITF | ALF; string is uppercase and ITF is default
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FILE "" ;# A constraint file which contains signal electromigration constraints;
;# specify an ITF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ITF, and specify an
;# ALF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ALF;
;# required for signal EM analysis and fixing to be enabled
set CHIP_FINISH_SIGNAL_EM_SAIF 		"" ;# An optional SAIF file for the signal EM analysis.
set CHIP_FINISH_SIGNAL_EM_SCENARIO 	"" ;# Specify an active scenario which is enabled for setup and hold analysis;
;# Required for signal EM analysis and fixing to proceed.
set CHIP_FINISH_SIGNAL_EM_FIXING 	false ;# Enable signal EM fixing; false | true; false is default
########################################################################################## 
## Variables for ICV in-design related settings (used by icv_in_design.tcl)
##########################################################################################
set ICV_IN_DESIGN_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during icv_in_design step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_ICV_IN_DESIGN_PRE_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced before signoff_check_drc.
set TCL_USER_ICV_IN_DESIGN_POST_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced after second signoff_check_drc.
## signoff_check_drc specific variables
set ICV_IN_DESIGN_DRC_CHECK_RUNSET 	"" ;# The foundry runset for ICV used by signoff_check_drc
set ICV_IN_DESIGN_DRC_CHECK_RUNDIR 	"z_check_drc" 
;# The working directory for the signoff_check_drc before signoff_fix_drc;
;# The directory that contains the initial DRC error database for signoff_fix_drc.
## singoff_fix_drc specific variables
set ICV_IN_DESIGN_ADR 			true ;# true|false; true enables signoff_fix_drc in addition to signoff_check_drc; default is true
set ICV_IN_DESIGN_ADR_RUNDIR 		"z_adr"	;# The working directory for signoff_fix_drc; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_POST_ADR_RUNDIR 	"z_post_adr" ;# The working directory for signoff_check_drc after signoff_fix_drc is done; 
;# only takes effect if ICV_IN_DESIGN_ADR is true 
set ICV_IN_DESIGN_ADR_DPT_RULES 	"" ;# Specify your DPT rules for signoff_fix_drc fixing; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_ADR_DPT_RUNDIR	"z_adr_with_dpt" ;# The working directory for signoff_check_drc with DPT rule fixing;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
set ICV_IN_DESIGN_POST_ADR_DPT_RUNDIR	"z_post_adr_with_dpt" ;# The working directory for signoff_check_drc after DPT rule fixing is done;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
## Metal fill specific variables
set ICV_IN_DESIGN_METAL_FILL 		false ;# Default false; set it to true to enable the metal fill creation feature.
set ICV_IN_DESIGN_METAL_FILL_RUNDIR	"z_icvFill" ;# The working directory for signoff_create_metal_fill. Optional. Default is z_icvFill.
set ICV_IN_DESIGN_METAL_FILL_TIMING_DRIVEN_THRESHOLD "" 
;# Specify the threshold for timing-driven metal fill.
;# If not specified, timing-driven is not enabled.
;# If specified, "-timing_preserve_setup_slack_threshold" option is added.
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED "off" ;# off | <a technology node> | generic; used for -track_fill option of signoff_create_metal_fill
;# for non-track-based : specify off 
;# for track-based : specify either a node (refer to man page) or generic 
set ICV_IN_DESIGN_METAL_FILL_RUNSET	"" ;# Specify the foundry runset for signoff_create_metal_fill command;
;# required only by non track-based metal fill (ICV_IN_DESIGN_METAL_FILL_TRACK_BASED set to off).
set ICV_IN_DESIGN_POST_METAL_FILL_RUNDIR "z_MFILL_after" 
;# The working directory for the signoff_check_drc after signoff_create_metal_fill is completed;
;# only takes effect if ICV_IN_DESIGN_METAL_FILL is true
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED_PARAMETER_FILE "auto" ;# auto | <a parameter file>; default is auto;
;# this variable is only for track-based metal fill;
;# specify auto to use ICC-II auto generated track_fill_params.rh file or your own paramter file.
########################################################################################## 
## Variables for settings related to write data (used by write_data.tcl)
##########################################################################################
## write_gds related
set WRITE_GDS_LAYER_MAP_FILE 		"" ;# A layer map file which provides a mapping between the tool and GDS layers
set WRITE_OASIS_LAYER_MAP_FILE 		"" ;# A layer map file which provides a mapping between the tool and OASIS layers
########################################################################################## 
## Variables for Functional ECO related settings (used by functional_eco.tcl)
##########################################################################################
set FUNCTIONAL_ECO_ACTIVE_SCENARIO_LIST	"" ;# Optional; a subset of scenarios to be made active during the step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_FUNCTIONAL_ECO_PRE_SCRIPT	"" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_FUNCTIONAL_ECO_POST_SCRIPT	"" ;# An optional Tcl file to be sourced after route_eco.
set FUNCTIONAL_ECO_DISPLACEMENT_THRESHOLD "10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
set FUNCTIONAL_ECO_VERILOG_FILE		"" ;# Required; a verilog file to be 
set FUNCTIONAL_ECO_MODE			"default" ;# Specify the preferred flow; default|freeze_silicon
;# default: sources $FUNCTIONAL_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $FUNCTIONAL_ECO_CHANGE_FILE, and place_freeze_silicon
########################################################################################## 
## Variables for PT ECO related settings (used by pt_eco.tcl/pt_eco_incremental.tcl)
##########################################################################################
## The following variables apply to both pt_eco.tcl (classic PT-ECO flow) and pt_eco_incremental.tcl (Galaxy incremental ECO flow)
set PT_ECO_ACTIVE_SCENARIO_LIST 	"" ;# Optional; a subset of scenarios to be made active during the step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_PT_ECO_PRE_SCRIPT 		"" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_PT_ECO_POST_SCRIPT 	"" ;# An optional Tcl file to be sourced after route_eco.
set PT_ECO_DISPLACEMENT_THRESHOLD 	"10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
## The following variables only apply to pt_eco.tcl (classic PT-ECO flow)
set PT_ECO_CHANGE_FILE 			"" ;# Required; an ECO guidance file generated by the PT-SI write_changes command,
;# as an input to the pt_eco.tcl
set PT_ECO_MODE				"default" ;# Specify the preferred flow for the PT-ECO run; default|freeze_silicon
;# default: sources $PT_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $PT_ECO_CHANGE_FILE, and place_freeze_silicon
########################################################################################## 
## Variables for Redhawk in-design related settings 
## (used by redhawk_in_design_pnr.tcl; SNPS_INDESIGN_RH_RAIL license required)
##########################################################################################
set REDHAWK_DIR 			"" ;# Specify the path to REDHAWK executable; required 
set REDHAWK_PAD_FILE 			"" ;# Default is top level pins.
set REDHAWK_ANALYSIS_NETS 		"" ;# Required. Specify the list of power and ground nets in pairs and in separate lines for the analysis;
;# for example, "VDD1 VSS1 VDD2 VSS2 VDD3 VSS3", where VDD* are power nets and VSS* are ground nets.
set REDHAWK_TECH_FILE 			"" ;# Required. Apache Technology File
set REDHAWK_MACROS 			"" ;# Optional. List of Macro names and macro directories in pairs and in separate lines;
;# for example, "macro1_name macro1_directory 
;#		    macro2_name macro2_directory 
;#		    macro3_name macro3_directory"
set REDHAWK_SWITCH_MODEL_FILES 		"" ;# Optional. List of switch model files;
;# for example: "switch_model_file1 
;#               switch_model_file2 
;#		    switch_model_file3"
set REDHAWK_LIB_FILES 			"" ;# Required. List of .lib files in separate lines.
;# for example: "/home/lib_1.lib 
;#               /home/lib_2.lib
;#               /home/lib_3.lib"
set REDHAWK_APL_FILES			"" ;# Required for dynamic analysis.  List of apl files in separate lines.
;# for example: "x.cdev cdev
;#               x.current current
;#               y.cdev cdev
;#               y.current current"
set REDHAWK_EXTRA_GSR 			"" ;# Optional. Provide a file with custom Redhawk settings.
set REDHAWK_ANALYSIS 			"" ;# Required. Specify of the analyses below:
;# For Static analysis: "static"
;# For Vector-based Dynamic analysis: "dynamic_vcd"
;# For Vectorless Dynamic analysis: "dynamic_vectorless"
;# For Effective Resistance analysis: "effective_resistance"
;# For Minimum path resistance analysis: "min_path_resistance"
;# For Integrity Check: "check_missing_via"
set REDHAWK_OUTPUT_REPORT 		"" ;# Optional. Specify a file name to have the output report produced:
;# For Static or dynamic analysis: the effective voltage drop is reported
;# For Effective Resistance analysis: the effective resistance is reported
;# For Minimum path resistance analysis: the minimum path resistance is reported
;# For Integrity Check: the missing vias are reported
set REDHAWK_EM_ANALYSIS 	   	false ;# Optional. Set to true if EM analysis to be performed with static or dynamic analysis.
set REDHAWK_EM_REPORT 			"" ;# Optional. Specify a file name to have the EM output report produced.
set REDHAWK_SCRIPT_FILE 		"" ;# Optional. Specify a file name for using Redhawk standalone run tcl file.
set REDHAWK_SWITCHING_ACTIVITY_FILE 	"" ;# Required for vector-based dynamic analysis.  Format is as follows:
;# {file_format [file_name] [strip_path]}
set REDHAWK_FIX_MISSING_VIAS       	false ;# Optional. Set to true to enable inserting vias to missing via locations after the check_missing_via flow is run.
set REDHAWK_MISSING_VIA_POS_THRESHOLD	"" ;# Optional. Set to positive voltage between two overlapped layers for filtering purpose.  Default is no filtering.
set REDHAWK_RAIL_DATABASE               RAIL_DATABASE  ; #Optional. Set ICC2 Redhawk Fusion output directory.
set REDHAWK_PGA_POWER_NET               "" ; #Required.  Set one power net for PGA.
set REDHAWK_PGA_GROUND_NET              "" ; #Required.  Set one ground net for PGA
set REDHAWK_PGA_NODE                    "" ; #Required. Set the technology node such as tsmc16.
set REDHAWK_PGA_ICV_DIR                 "" ; #Required. Set the path to the ICV binary.  Example: /global/apps/icv_2018.06
##########################################################################################
## System Variables and Settings (there's no need to change them)
##########################################################################################
## Reporting 
set REPORT_QOR				true ;# true|false; RM default true; runs various reporting commands at end of each step;
;# reporting commands vary by stage; set it to false to skip reporting
set REPORT_QOR_REPORT_POWER		true ;# true|false; RM default true;
;# set it to false to skip report_power and report_clock_qor -type power during reporting
set REPORT_QOR_REPORT_CONGESTION	true ;# true|false; RM default reports congestion with "route_global -congestion_map_only true"
;# at the end of preroute steps; set it to false to skip.
set search_path [list ./rm_icc2_pnr_scripts ./rm_setup ./templates $REDHAWK_SEARCH_PATH]
lappend search_path .
if {$synopsys_program_name == "icc2_shell"} {
	set_host_options -max_cores 8

	## Enable on-disk operation for copy_block to save block to disk right away
	set_app_option -name design.on_disk_operation -value true ;# default false and global-scoped
}
set sh_continue_on_error true
## Label names (while $DESIGN_NAME is the block name)
set INIT_DESIGN_BLOCK_NAME 		"init_design" 			;# Label name to be used when saving a block in init_design.tcl
set PLACE_OPT_BLOCK_NAME 		"place_opt" 			;# Label name to be used when saving a block in place_opt.tcl
set CLOCK_OPT_CTS_BLOCK_NAME 		"clock_opt_cts" 		;# Label name to be used when saving a block in clock_opt_cts.tcl
set CLOCK_OPT_OPTO_BLOCK_NAME 		"clock_opt_opto" 		;# Label name to be used when saving a block in clock_opt_opto.tcl
set ROUTE_AUTO_BLOCK_NAME 		"route_auto" 			;# Label name to be used when saving a block in route_auto.tcl
set ROUTE_OPT_BLOCK_NAME 		"route_opt" 			;# Label name to be used when saving a block in route_opt.tcl
set CHIP_FINISH_BLOCK_NAME 		"chip_finish" 			;# Label name to be used when saving a block in chip_finish.tcl
set ICV_IN_DESIGN_BLOCK_NAME 		"icv_in_design" 		;# Label name to be used when saving a block in icv_in_design.tcl
set WRITE_DATA_FROM_BLOCK_NAME 		$ICV_IN_DESIGN_BLOCK_NAME 	;# Label name of the source block in write_data.tcl;
set WRITE_DATA_BLOCK_NAME 		"write_data" 			;# Label name to be used when saving a block in write_data.tcl
;# default is ICV_IN_DESIGN_BLOCK_NAME
set FUNCTIONAL_ECO_FROM_BLOCK_NAME	$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in functional_eco.tcl;
;# default is ROUTE_OPT_BLOCK_NAME
set FUNCTIONAL_ECO_BLOCK_NAME		"functional_eco"		;# Label name to be used when saving a block in functional_eco.tcl
set PT_ECO_FROM_BLOCK_NAME 		$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in pt_eco.tcl;
;# default is ROUTE_OPT_BLOCK_NAME
set PT_ECO_BLOCK_NAME 			"pt_eco" 			;# Label name to be used when saving a block in pt_eco.tcl
set PT_ECO_INCREMENTAL_FROM_BLOCK_NAME 	$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in pt_eco_incremental_1.tcl;
;# default is ROUTE_OPT_BLOCK_NAME; specify a different name if needed
set PT_ECO_INCREMENTAL_1_BLOCK_NAME 	"pt_eco_incremental_1" 		;# Label name to be used when saving a block in pt_eco_incremental_1.tcl
set PT_ECO_INCREMENTAL_2_BLOCK_NAME 	"pt_eco_incremental_2" 		;# Label name to be used when saving a block in pt_eco_incremental_2.tcl
set REDHAWK_IN_DESIGN_PNR_FROM_BLOCK_NAME $INIT_DESIGN_BLOCK_NAME	;# Label name of the starting block for redhawk_in_design_pnr.tcl;
;# default is INIT_DESIGN_BLOCK_NAME
## Directories
set OUTPUTS_DIR	"./outputs_icc2"	;# Directory to write output data files; mainly used by write_data.tcl
set REPORTS_DIR	"./rpts_icc2"		;# Directory to write reports; mainly used by report_qor.tcl
if !{[file exists $OUTPUTS_DIR]} {file mkdir $OUTPUTS_DIR} ;# do not change this line or directory may not be created properly
if !{[file exists $REPORTS_DIR]} {file mkdir $REPORTS_DIR} ;# do not change this line or directory may not be created properly
##########################################################################################
## Hierarchical PNR Variables (used by hierarchical PNR implementation)
##########################################################################################
## For designs where the blocks are bound to abstracts
set SUB_BLOCK_REFS                   	[list ] ;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == flattened , specify design names of the immediate child blocks
;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == nested , specify design names of the physical blocks in all lower levels of physical hierarchy
;# Include the blocks that will be bound to abstracts
set USE_ABSTRACTS_FOR_BLOCKS        	[list ] ;# design names of the physical blocks in the next lower level that will be bound to abstracts
## By default, abstracts created after icv_in_design step of lower-level are used to implement the current level
## Update the following variables if you want to use abstracts created after any other step 
set BLOCK_ABSTRACT_FOR_PLACE_OPT 	"$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_PLACE_OPT label for place_opt
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS    "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS label for clock_opt_cts
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO   "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO label for clock_opt_opto
set BLOCK_ABSTRACT_FOR_ROUTE_AUTO       "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ROUTE_AUTO label for route_auto
set BLOCK_ABSTRACT_FOR_ROUTE_OPT        "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ROUTE_OPT label for route_opt
set BLOCK_ABSTRACT_FOR_CHIP_FINISH      "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CHIP_FINISH for chip_finish
set BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN    "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN label for icv_in_design
set USE_ABSTRACTS_FOR_POWER_ANALYSIS 	false ;# Default false; false|true;
;# sets app option abstract.annotate_power that annotates power information in the abstracts
;# set this to true to perform power analysis inside subblocks modeled as abstracts
set USE_ABSTRACTS_FOR_SIGNAL_EM_ANALYSIS false ;# Default false; false|true;
;# sets app option abstract.enable_signal_em_analysis 
;# set this to true to perform signal em analysis inside abstracts
set ABSTRACT_TYPE_FOR_MPH_BLOCKS "flattened" ; # "nested | flattened", Default nested. Specifies the type of abstract to be created for MPH blocks (blocks with more than 1 level of physical hierarchy)
;# Allowed values are nested and flattened. 
;# when this variable is set to nested (default), preserve_block_instances option of create_abstract command is set to true (default value)
;# when this variable is set to flattened , preserve_block_instances option of create_abstract command is set to false
set CHECK_HIER_TIMING_CONSTRAINTS_CONSISTENCY true ;# Determines whether the consistency of top and block timing constraints is checked during the check_design command
;# The variable in turn sets the application option abstract.check_constraints_consistency to true
########################################################################################## 
## Hierarchical PNR Variables for clock_opt_cts related settings (used by clock_opt_cts.tcl)
##########################################################################################
set PROMOTE_CLOCK_BALANCE_POINTS	false ;# Default false. When implementing intermediate and top levels of physical hierarchy,
;# set this variable to true to promote clock balance points from sub-blocks.
;# Leave this variable to its default value, if the needed clock balance points for the pins
;# inside sub-blocks are applied from the top-level itself.
########################################################################################## 
## Hierarchical PNR Variables for designs where some of the blocks are bound to ETMs
##########################################################################################
set WRITE_DATA_FOR_ETM_GENERATION       false ;# Default false. Set it to true, for writing out required design data for ETM Generation in PrimeTime 
set WRITE_DATA_FOR_ETM_BLOCK_NAME       $ICV_IN_DESIGN_BLOCK_NAME ;# Name of the starting block for the write_data_for_etm step
## ICC2-RM provides additional files (flavors) to override RM default settings for high connectivity, run time and area/power focused designs.
#  These files are under rm_icc2_pnr_scripts/ :  
#  flavor.high_connectivity_high_congestion_focused.tcl, flavor.area_power_focused.tcl and flavor.run_time_focused.tcl
#  You can use the ADDITIONAL_FLAVOR variable to control whether to use these flavors.
set ADDITIONAL_FLAVOR "" 	;# default unspecified; if unspecified, runs RM default flow that works/balances all PPA
;# set it to high_connectivity_high_congestion for high connectivity design styles with heavy congestions
;# set it to area_power for extra area and power optimizations
;# set it to run_time if run time is the primary concern
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_setup/icc2_pnr_setup.tcl

set REPORT_PREFIX $CHIP_FINISH_BLOCK_NAME
chip_finish
open_lib $DESIGN_LIBRARY
Information: Loading library file '/afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/MulDiv' (FILE-007)
Information: Loading library file '/afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech/ece720/Nangate_15nm_OCL_ICC2_LibPrep_v2014_06/icc2_cell_lib/NanGate_15nm_OCL.ndm' (FILE-007)
{MulDiv}
copy_block -from ${DESIGN_NAME}/${ROUTE_OPT_BLOCK_NAME} -to ${DESIGN_NAME}/${CHIP_FINISH_BLOCK_NAME}
Information: User units loaded from library 'NanGate_15nm_OCL' (LNK-040)
Information: Saving block 'MulDiv:MulDiv/chip_finish.design'
{MulDiv:MulDiv/chip_finish.design}
current_block ${DESIGN_NAME}/${CHIP_FINISH_BLOCK_NAME}
{MulDiv:MulDiv/chip_finish.design}
link_block
Using libraries: MulDiv NanGate_15nm_OCL
Updating block MulDiv:MulDiv/chip_finish.design
Design 'MulDiv' was successfully linked.
1
## The following only applies to hierarchical designs
## Swap abstracts if abstracts specified for route_opt and chip_finish are different
if {$DESIGN_STYLE == "hier"} {
   if {$USE_ABSTRACTS_FOR_BLOCKS != "" && ($BLOCK_ABSTRACT_FOR_CHIP_FINISH != $BLOCK_ABSTRACT_FOR_ROUTE_OPT)} {
      puts "RM-info: Swapping from $BLOCK_ABSTRACT_FOR_ROUTE_OPT to $BLOCK_ABSTRACT_FOR_CHIP_FINISH abstracts for all blocks."
      change_abstract -references $USE_ABSTRACTS_FOR_BLOCKS -label $BLOCK_ABSTRACT_FOR_CHIP_FINISH
      report_abstracts
   }
}
if {$CHIP_FINISH_ACTIVE_SCENARIO_LIST != ""} {
	set_scenario_status -active false [get_scenarios -filter active]
	set_scenario_status -active true $CHIP_FINISH_ACTIVE_SCENARIO_LIST
}
source -echo settings.non_persistent.tcl ;# non-persistent settings to be re-applied in each session
puts "RM-info: Running script [info script]\n"
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/settings.non_persistent.tcl

##########################################################################################
# Script: settings.non_persistent.tcl
# Description : Settings that need to be re-applied in each new ICC-II session are incldued below.
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
####################################
## Timer 
####################################
## set_app_options -name time.enable_preset_clear_arcs -value true ;# tool default false, global-scoped
####################################
## Keepout margin (lib cell based) 
####################################
## Lib cell based keepout margin is not persistent in the current release and must be re-applied in new ICC-II seccions.
#  Example : create_keepout_margin -outer {5 5 5 5} [get_lib_cells */lib_cell_name]
####################################
## set_threshold_voltage_group_type 
####################################
## Set your threshold_voltage_group attributes. These are persistent and can be simply defined in settings.place_opt.tcl. 
#  Listed here for your reference. For example:
#  	define_user_attribute -type string -class lib_cell threshold_voltage_group
#  	set_attribute -quiet [get_lib_cells -quiet */*LVT] threshold_voltage_group LVt
#  	set_attribute -quiet [get_lib_cells -quiet */*RVT] threshold_voltage_group RVt
#  	set_attribute -quiet [get_lib_cells -quiet */*HVT] threshold_voltage_group HVt
## set_threshold_voltage_group_type is not persistent and should be defined here:
#  	set_threshold_voltage_group_type -type low_vt LVt
#  	set_threshold_voltage_group_type -type normal_vt RVt
#  	set_threshold_voltage_group_type -type high_vt HVt
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/settings.non_persistent.tcl

## Disable soft-rule-based timing optimization during ECO routing.
#  This is to limit spreading which can touch multiple nets and impact convergence.
set_app_options -name route.detail.eco_route_use_soft_spacing_for_timing_optimization -value false
route.detail.eco_route_use_soft_spacing_for_timing_optimization false
####################################
## Pre-chip_finish customizations
####################################
if {[file exists [which $TCL_USER_CHIP_FINISH_PRE_SCRIPT]]} {
        puts "RM-info: Sourcing [which $TCL_USER_CHIP_FINISH_PRE_SCRIPT]"
        source $TCL_USER_CHIP_FINISH_PRE_SCRIPT
} elseif {$TCL_USER_CHIP_FINISH_PRE_SCRIPT != ""} {
        puts "RM-error: TCL_USER_CHIP_FINISH_PRE_SCRIPT($TCL_USER_CHIP_FINISH_PRE_SCRIPT) is invalid. Please correct it."
}
####################################
## report_app_options & report_lib_cell_purpose	
####################################
redirect -tee -file ${REPORTS_DIR}/${REPORT_PREFIX}.report_app_options.start {report_app_options -non_default *}
****************************************
Report : app_option
           -non_default
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:50:57 2019
****************************************
Name                                                            Type       Value       User-default System-default Scope      Status     Source
--------------------------------------------------------------- ---------- ----------- ------------ -------------- ---------- ---------- ----------------------------------------------------------------------------------------------------
ccd.post_route_buffer_removal                                   bool       true        --           false          block      normal     
design.on_disk_operation                                        bool       true        true         false          global     normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_setup/icc2_pnr_setup.tcl:552
extract.enable_coupling_cap                                     bool       true        --           false          block      normal     
opt.area.effort                                                 enum       high        {}           low            block      normal     
opt.common.advanced_logic_restructuring_mode                    enum       area_timing {}           none           block      normal     
opt.common.buffer_area_effort                                   enum       ultra       {}           low            block      normal     
opt.common.use_route_aware_estimation                           enum       true        {}           false          block      normal     
opt.port.eliminate_verilog_assign                               bool       true        --           false          block      normal     
opt.power.effort                                                enum       high        {}           low            block      normal     
opt.power.mode                                                  enum       total       {}           none           block      normal     
opt.timing.effort                                               enum       high        {}           low            block      normal     
place_opt.final_place.effort                                    enum       high        {}           medium         block      normal     
place_opt.initial_drc.global_route_based                        enum       1           {}           false          block      normal     
place_opt.place.congestion_effort                               enum       high        {}           medium         block      normal     
route.common.post_detail_route_redundant_via_insertion          enum       medium      {}           off            block      normal     
route.detail.eco_max_number_of_iterations                       integer    10          --           -1             block      normal     
route.detail.eco_route_use_soft_spacing_for_timing_optimization bool       false       --           true           block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/chip_finish.tcl:35
route.detail.timing_driven                                      bool       true        --           false          block      normal     
route.global.timing_driven                                      bool       true        --           false          block      normal     
route.track.crosstalk_driven                                    bool       true        --           false          block      normal     
route.track.timing_driven                                       bool       true        --           false          block      normal     
time.enable_ccs_rcv_cap                                         bool       true        --           false          block      normal     
time.enable_clock_to_data_analysis                              bool       true        --           false          block      normal     
time.enable_io_path_groups                                      bool       true        --           false          block      normal     
time.remove_clock_reconvergence_pessimism                       bool       true        --           false          block      normal     
time.si_enable_analysis                                         bool       true        --           false          block      normal     
--------------------------------------------------------------- ---------- ----------- ------------ -------------- ---------- ---------- ----------------------------------------------------------------------------------------------------

There are additional internal differences with no available TBC source.
1
redirect -file ${REPORTS_DIR}/${REPORT_PREFIX}.report_lib_cell_purpose {report_lib_cell -objects [get_lib_cells] -column {full_name:20 valid_purposes}}
## The following only applies to designs with physical hierarchy
## Ignore the sub-blocks (bound to abstracts) internal timing paths
if {$DESIGN_STYLE == "hier" && $PHYSICAL_HIERARCHY_LEVEL != "bottom"} {
    set_timing_paths_disabled_blocks  -all_sub_blocks
}
####################################
## Filler cell insertion
####################################
## Below are the commands for creating standard cell metal and non-metal fillers.
#  For designs with a smallest cell size of 2 sites, to prevent 1x gaps,
#  append either the option -smallest_cell_size 2 or -rules {no_1x}
#  For designs with a smallest cell size of 3 sites, to prevent 1x and 2x gaps,
#  append the option -smallest_cell_size 3
## Metal filler (decap cells)
if {$CHIP_FINISH_METAL_FILLER_LIB_CELL_LIST != ""} {
	set create_stdcell_filler_metal_lib_cell_sorted [get_object_name [sort_collection -descending [get_lib_cells $CHIP_FINISH_METAL_FILLER_LIB_CELL_LIST] area]]
	set create_stdcell_filler_metal_cmd "create_stdcell_filler -lib_cell [list $create_stdcell_filler_metal_lib_cell_sorted]"
	if {$CHIP_FINISH_METAL_FILLER_PREFIX != ""} {
		lappend create_stdcell_filler_metal_cmd -prefix $CHIP_FINISH_METAL_FILLER_PREFIX
	}
	puts "RM-info: $create_stdcell_filler_metal_cmd"
	eval ${create_stdcell_filler_metal_cmd}
	connect_pg_net

	remove_stdcell_fillers_with_violation
}
## Non-metal filler
if {$CHIP_FINISH_NON_METAL_FILLER_LIB_CELL_LIST != ""} {
	set create_stdcell_filler_non_metal_lib_cell_sorted [get_object_name [sort_collection -descending [get_lib_cells $CHIP_FINISH_NON_METAL_FILLER_LIB_CELL_LIST] area]]
	set create_stdcell_filler_non_metal_cmd "create_stdcell_filler -lib_cell [list $create_stdcell_filler_non_metal_lib_cell_sorted]"
	if {$CHIP_FINISH_NON_METAL_FILLER_PREFIX != ""} {
		lappend create_stdcell_filler_non_metal_cmd -prefix $CHIP_FINISH_NON_METAL_FILLER_PREFIX
	}
	puts "RM-info: $create_stdcell_filler_non_metal_cmd"
	eval ${create_stdcell_filler_non_metal_cmd}
	connect_pg_net
}
## To remove filler cells in the design :
#	remove_cells [get your_filler_cells]
####################################
## Signal EM analysis and fix	
####################################
## Loading EM constraint is required for EM analysis and fixing.
if {[file exists [which $CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FILE]]} {
		set read_signal_em_constraints_cmd "read_signal_em_constraints $CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FILE"
		switch -regexp $CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT {
			"ITF"      {lappend read_signal_em_constraints_cmd -format ITF}
			"ALF"      {lappend read_signal_em_constraints_cmd -format ALF}
		}
		puts "RM-info: $read_signal_em_constraints_cmd"
		eval $read_signal_em_constraints_cmd
  
		## Loading and setting switching activity is optional
		#  ex, set_switching_activity -rise_toggle_rate <positive number> -fall_toggle_rate -static_probability <0to1> [get_nets -hier *]
		if {[file exists [which $CHIP_FINISH_SIGNAL_EM_SAIF]]} {
			read_saif $CHIP_FINISH_SIGNAL_EM_SAIF
		} elseif {$CHIP_FINISH_SIGNAL_EM_SAIF != ""} {
			puts "RM-error: CHIP_FINISH_SIGNAL_EM_SAIF($CHIP_FINISH_SIGNAL_EM_SAIF) is invalid. Please correct it."
		}

		## Signal EM analysis and fixing require CHIP_FINISH_SIGNAL_EM_SCENARIO to be specified, active, and enabled for setup and hold
		if {$CHIP_FINISH_SIGNAL_EM_SCENARIO != ""} {
			if {[regexp $CHIP_FINISH_SIGNAL_EM_SCENARIO [get_object_name [get_scenarios -filter "setup&&hold&&active"]]]} {
				## Recommended to have SI enabled so delta transition and coupling capacitance are considered in signal EM analysis
				if {![get_app_option_value -name time.si_enable_analysis]} {
					set RM_current_value_enable_si false
					set_app_options -name time.si_enable_analysis -value true
				}

				set RM_current_value_scenario [current_scenario]
				current_scenario $CHIP_FINISH_SIGNAL_EM_SCENARIO
				redirect -tee -file ${REPORTS_DIR}/chip_finish.report_signal_em {report_signal_em -violated}

				if {$CHIP_FINISH_SIGNAL_EM_FIXING} {
				## Fix all EM violations in the whole design including clock and signal nets.
				#  The command uses information from the current mode and corner. 
					fix_signal_em
					redirect -tee -file ${REPORTS_DIR}/chip_finish.report_signal_em.post {report_signal_em -violated}
				}
				current_scenario ${RM_current_value_scenario}

				## Restore user default of time.si_enable_analysis
				if {[info exists RM_current_value_enable_si] && !${RM_current_value_enable_si}} {
					set_app_options -name time.si_enable_analysis -value false
				}
			} else {
				puts "RM-error: CHIP_FINISH_SIGNAL_EM_SCENARIO must be active and enabled for setup and hold. Signal EM analysis and fixing are skipped."
			}
		} else {
			puts "RM-error: CHIP_FINISH_SIGNAL_EM_SCENARIO is not specified. Signal EM analysis and fixing are skipped."
		}
	} elseif {$CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FILE != ""} {
		puts "RM-error: CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FILE($CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FILE) is invalid. Please correct it."
	}
####################################
## Post-chip_finish customizations
####################################
if {[file exists [which $TCL_USER_CHIP_FINISH_POST_SCRIPT]]} {
        puts "RM-info: Sourcing [which $TCL_USER_CHIP_FINISH_POST_SCRIPT]"
        source $TCL_USER_CHIP_FINISH_POST_SCRIPT
} elseif {$TCL_USER_CHIP_FINISH_POST_SCRIPT != ""} {
        puts "RM-error: TCL_USER_CHIP_FINISH_POST_SCRIPT($TCL_USER_CHIP_FINISH_POST_SCRIPT) is invalid. Please correct it."
}
if {$TCL_USER_CONNECT_PG_NET_SCRIPT != ""} {
	if {[file exists [which $TCL_USER_CONNECT_PG_NET_SCRIPT]]} {
		puts "RM-info: Sourcing [which $TCL_USER_CONNECT_PG_NET_SCRIPT]"
  		source $TCL_USER_CONNECT_PG_NET_SCRIPT
	} else {
		puts "RM-error: TCL_USER_CONNECT_PG_NET_SCRIPT($TCL_USER_CONNECT_PG_NET_SCRIPT) is invalid. Please correct it."
	}
} else {
	connect_pg_net
	# For non-MV designs with more than one PG, you should use connect_pg_net in manual mode.
}
****************************************
Report : Power/Ground Connection Summary
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:50:58 2019
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 5537/5537
Unconnected nwell pins        5537
Ground net VSS                5537/5537
Unconnected pwell pins        5537
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
## Run check_routes to save updated routing DRC to the block
redirect -tee -file ${REPORTS_DIR}/${REPORT_PREFIX}.check_routes {check_routes}
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MSMG5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 


Start checking for open nets ... 

Total number of nets = 5991, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 5991 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  147  Alloctr  148  Proc 1542 
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              
common.verbose_level                                    :	 0                   

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.eco_max_number_of_iterations                     :	 10                  
detail.eco_route_use_soft_spacing_for_timing_optimization:	 false               
detail.force_end_on_preferred_grid                      :	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 8 threads for routing. (ZRT-444)
Checked	2/9 Partitions, Violations =	0
Checked	3/9 Partitions, Violations =	0
Checked	4/9 Partitions, Violations =	0
Checked	5/9 Partitions, Violations =	0
Checked	6/9 Partitions, Violations =	0
Checked	7/9 Partitions, Violations =	0
Checked	8/9 Partitions, Violations =	0
Checked	9/9 Partitions, Violations =	0
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc  504 
[DRC CHECK] Total (MB): Used  175  Alloctr  176  Proc 2071 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    35167 micron
Total Number of Contacts =             44958
Total Number of Wires =                33297
Total Number of PtConns =              6
Total Number of Routed Wires =       33297
Total Routed Wire Length =           35166 micron
Total Number of Routed Contacts =       44958
	Layer               M1 :        192 micron
	Layer            MINT1 :      10023 micron
	Layer            MINT2 :      12649 micron
	Layer            MINT3 :       5975 micron
	Layer            MINT4 :       4017 micron
	Layer            MINT5 :        358 micron
	Layer            MSMG1 :        764 micron
	Layer            MSMG2 :        808 micron
	Layer            MSMG3 :        260 micron
	Layer            MSMG4 :        101 micron
	Layer            MSMG5 :         21 micron
	Layer              MG1 :          0 micron
	Layer              MG2 :          0 micron
	Via        VSMG4_0_2x1 :          4
	Via        VSMG3_0_1x2 :         22
	Via        VSMG3_0_2x1 :          1
	Via        VSMG2_0_2x1 :         93
	Via   VSMG2_0(rot)_1x2 :          1
	Via   VSMG2_0(rot)_2x1 :          2
	Via        VSMG2_0_1x2 :          5
	Via        VSMG1_0_1x2 :        265
	Via   VSMG1_0(rot)_2x1 :          1
	Via   VSMG1_0(rot)_1x2 :          5
	Via        VSMG1_0_2x1 :         29
	Via        VINT5_0_2x1 :        387
	Via   VINT5_0(rot)_2x1 :         12
	Via        VINT5_0_1x2 :         40
	Via        VINT4_0_1x2 :        526
	Via   VINT4_0(rot)_2x1 :          1
	Via   VINT4_0(rot)_1x2 :          5
	Via        VINT4_0_2x1 :         20
	Via            VINT3_0 :         10
	Via        VINT3_0_2x1 :       1341
	Via   VINT3_0(rot)_1x2 :          4
	Via   VINT3_0(rot)_2x1 :          5
	Via        VINT3_0_1x2 :        119
	Via            VINT2_0 :        104
	Via        VINT2_0_1x2 :       3218
	Via   VINT2_0(rot)_2x1 :         16
	Via   VINT2_0(rot)_1x2 :          4
	Via        VINT2_0_2x1 :        601
	Via            VINT1_0 :       1234
	Via        VINT1_0_2x1 :      12012
	Via   VINT1_0(rot)_1x2 :         81
	Via   VINT1_0(rot)_2x1 :         52
	Via        VINT1_0_1x2 :       5234
	Via               V1_0 :       3189
	Via           V1_0_2x1 :       5566
	Via      V1_0(rot)_1x2 :         60
	Via      V1_0(rot)_2x1 :        240
	Via           V1_0_1x2 :      10449

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 89.91% (40421 / 44958 vias)
 
    Layer V1         = 83.65% (16315  / 19504   vias)
        Weight 1     = 83.65% (16315   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 16.35% (3189    vias)
    Layer VINT1      = 93.37% (17379  / 18613   vias)
        Weight 1     = 93.37% (17379   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.63% (1234    vias)
    Layer VINT2      = 97.36% (3839   / 3943    vias)
        Weight 1     = 97.36% (3839    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.64% (104     vias)
    Layer VINT3      = 99.32% (1469   / 1479    vias)
        Weight 1     = 99.32% (1469    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.68% (10      vias)
    Layer VINT4      = 100.00% (552    / 552     vias)
        Weight 1     = 100.00% (552     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VINT5      = 100.00% (439    / 439     vias)
        Weight 1     = 100.00% (439     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
        Weight 1     = 100.00% (300     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
        Weight 1     = 100.00% (23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
        Weight 1     = 100.00% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 89.91% (40421 / 44958 vias)
 
    Layer V1         = 83.65% (16315  / 19504   vias)
    Layer VINT1      = 93.37% (17379  / 18613   vias)
    Layer VINT2      = 97.36% (3839   / 3943    vias)
    Layer VINT3      = 99.32% (1469   / 1479    vias)
    Layer VINT4      = 100.00% (552    / 552     vias)
    Layer VINT5      = 100.00% (439    / 439     vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
 
  The optimized via conversion rate based on total routed via count = 89.91% (40421 / 44958 vias)
 
    Layer V1         = 83.65% (16315  / 19504   vias)
        Weight 1     = 83.65% (16315   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 16.35% (3189    vias)
    Layer VINT1      = 93.37% (17379  / 18613   vias)
        Weight 1     = 93.37% (17379   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.63% (1234    vias)
    Layer VINT2      = 97.36% (3839   / 3943    vias)
        Weight 1     = 97.36% (3839    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.64% (104     vias)
    Layer VINT3      = 99.32% (1469   / 1479    vias)
        Weight 1     = 99.32% (1469    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.68% (10      vias)
    Layer VINT4      = 100.00% (552    / 552     vias)
        Weight 1     = 100.00% (552     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VINT5      = 100.00% (439    / 439     vias)
        Weight 1     = 100.00% (439     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
        Weight 1     = 100.00% (300     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
        Weight 1     = 100.00% (23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
        Weight 1     = 100.00% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 


Verify Summary:

Total number of nets = 5991, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


save_block
Information: Saving block 'MulDiv:MulDiv/chip_finish.design'
1
####################################
## Create abstract and frame
####################################
## Enabled for hierarchical designs; for bottom and intermediate levels of physical hierarchy
if {$DESIGN_STYLE == "hier"} {
        if {$USE_ABSTRACTS_FOR_POWER_ANALYSIS == "true"} {
                set_app_options -name abstract.annotate_power -value true
        }
        if {$USE_ABSTRACTS_FOR_SIGNAL_EM_ANALYSIS == "true"} {
                set_app_options -name abstract.enable_signal_em_analysis -value true
        }
        if { $PHYSICAL_HIERARCHY_LEVEL == "bottom" } {
                create_abstract -read_only
                create_frame -block_all true
                derive_hier_antenna_property -design ${DESIGN_NAME}/${CHIP_FINISH_BLOCK_NAME}

        } elseif { $PHYSICAL_HIERARCHY_LEVEL == "intermediate"} {
            if { $ABSTRACT_TYPE_FOR_MPH_BLOCKS == "nested"} {
                ## Create nested abstract for the intermediate level of physical hierarchy
                create_abstract -read_only
            } elseif { $ABSTRACT_TYPE_FOR_MPH_BLOCKS == "flattened"} {
                ## Create flattened abstract for the intermediate level of physical hierarchy
                create_abstract -read_only -preserve_block_instances false
            }
            create_frame -block_all true
            derive_hier_antenna_property -design ${DESIGN_NAME}/${CHIP_FINISH_BLOCK_NAME}
        }
}
####################################
## Report and output
####################################
if {$REPORT_QOR} {source report_qor.tcl} 
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/report_qor.tcl

RM-info: Reporting clock tree information and QoR ...

 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
Information: RDE mode is turned on. (TIM-124)
Warning: Libraries do not have CCS noise model for accurate waveform analysis in advanced waveform propagation mode. (TIM-207)
Information: Corner mode_norm.fast.RCmin_bc: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.worst_low.RCmax_bc: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.slow.RCmax: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.fast.RCmin: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.worst_low.RCmax: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.slow.RCmax_bc: no PVT mismatches. (PVT-032)
Information: The stitching and editing of coupling caps is turned ON for design 'MulDiv:MulDiv/chip_finish.design'. (TIM-125)
Information: Design MulDiv has 5990 nets, 0 global routed, 5976 detail routed. (NEX-024)
Begin building search trees for block MulDiv:MulDiv/chip_finish.design
Done building search trees for block MulDiv:MulDiv/chip_finish.design (time 0s)
Information: The RC mode used is DR for design 'MulDiv'. (NEX-022)
---extraction options---
Corner: mode_norm.slow.RCmax
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.slow.RCmax_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.worst_low.RCmax
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.worst_low.RCmax_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.fast.RCmin
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.fast.RCmin_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Global options:
 late_ccap_threshold       : 31fF
 late_ccap_ratio           : 0.03
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 8
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : true
Extracting design: MulDiv 
Information: coupling capacitance is created explicitly. (NEX-029)
Information: 5988 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5988, routed nets = 5988, across physical hierarchy nets = 0, parasitics cached nets = 5988, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Update timing is using PrimeTime delay calculation. (TIM-201)
************************************************************
Timer Settings:
Delay Calculation Style:                   primetime
Signal Integrity Analysis:                 enabled
Timing Window Analysis:                    enabled
Advanced Waveform Propagation:             full_design
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   enabled
************************************************************
Warning: The scenario mode_norm.fast.RCmin has max transition DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
Warning: The scenario mode_norm.fast.RCmin has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
****************************************
Report : clock qor
        -type summary
        -nosplit
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:51:02 2019
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

===========================================================
==== Summary Reporting for Corner mode_norm.fast.RCmin ====
===========================================================

========================================== Summary Table for Corner mode_norm.fast.RCmin ===========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin, Scenario: mode_norm.fast.RCmin
clock                                   M,D       214     24      118     32.24     36.42      0.00      0.00         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        214     24      118     32.24     36.42      0.00      0.00         0         0


Warning: The scenario mode_norm.fast.RCmin_bc has max transition DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
Warning: The scenario mode_norm.fast.RCmin_bc has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
==============================================================
==== Summary Reporting for Corner mode_norm.fast.RCmin_bc ====
==============================================================

========================================= Summary Table for Corner mode_norm.fast.RCmin_bc =========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin_bc, Scenario: mode_norm.fast.RCmin_bc
clock                                   M,D       214     24      118     32.24     36.42     76.60     27.90         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        214     24      118     32.24     36.42     76.60     27.90         0         0


===========================================================
==== Summary Reporting for Corner mode_norm.slow.RCmax ====
===========================================================

========================================== Summary Table for Corner mode_norm.slow.RCmax ===========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.slow.RCmax, Scenario: mode_norm.slow.RCmax
clock                                   M,D       214     24      118     32.24     36.42     78.35     28.65         1         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        214     24      118     32.24     36.42     78.35     28.65         1         0


================================================================
==== Summary Reporting for Corner mode_norm.worst_low.RCmax ====
================================================================

======================================== Summary Table for Corner mode_norm.worst_low.RCmax ========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.worst_low.RCmax, Scenario: mode_norm.worst_low.RCmax
clock                                   M,D       214     24      118     32.24     36.42    100.50     36.70         2         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        214     24      118     32.24     36.42    100.50     36.70         2         0


1
Dispatching command : 'report_clock_qor -type latency -show_paths -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.latency
Dispatching command : 'report_clock_qor -type area -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.cell_area
Dispatching command : 'report_clock_qor -type structure -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.structure
Dispatching command : 'report_clock_qor -type drc_violators -all -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.drc_violators
Dispatching command : 'report_clock_timing -type summary -nosplit -scenarios [get_scenarios]' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_timing
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_clock_qor -type latency -show_paths -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.latency'

Completed 'report_clock_qor -type area -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.cell_area'

Completed 'report_clock_qor -type structure -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.structure'

Completed 'report_clock_qor -type drc_violators -all -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.drc_violators'

Completed 'report_clock_timing -type summary -nosplit -scenarios [get_scenarios]' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_timing'

RM-info: Running report_clock_qor -type power ...

RM-info: Reporting timing constraints ...

Dispatching command : 'report_mode -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_mode
Dispatching command : 'report_pvt -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_pvt
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_mode -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_mode'

Completed 'report_pvt -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_pvt'

RM-info: Reporting timing and QoR ...

****************************************
Report : qor
        -summary
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:51:21 2019
****************************************
Information: Timer using 'PrimeTime Delay Calculation, SI, Timing Window Analysis, AWP, CRPR'. (TIM-050)

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
mode_norm.slow.RCmax (Setup)          54.33           0.00              0
mode_norm.worst_low.RCmax (Setup)           0.86           0.00              0
Design             (Setup)             0.86           0.00              0

mode_norm.fast.RCmin_bc (Hold)          -0.03          -0.03              1
Design             (Hold)             -0.03          -0.03              1
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                           2050.57
Cell Area (netlist and physical only):         2050.57
Nets with DRC Violations:        3
1
Information: Timer using 'PrimeTime Delay Calculation, SI, Timing Window Analysis, AWP, CRPR'. (TIM-050)
****************************************
Report : global timing
        -format { narrow }
        -report_by design
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:51:21 2019
****************************************

No setup violations found.


Hold violations
--------------------------------------------------------------
          Total   reg->reg    in->reg   reg->out    in->out
--------------------------------------------------------------
WNS       -0.03      -0.03       0.00       0.00       0.00
TNS       -0.03      -0.03       0.00       0.00       0.00
NUM           1          1          0          0          0
--------------------------------------------------------------

1
RM-info: Analyzing design violations ...

****************************************
Report : check_mv_design
        -erc_mode
        -voltage_threshold 0
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:51:21 2019
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)
1
****************************************
Report : check_mv_design
        -power_connectivity
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:51:21 2019
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- PG net rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Power connectivity rule ----------
Warning: PG pin 'remainder_reg_0_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_0_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_32_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_32_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_16_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_16_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_8_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_8_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_10_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_10_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_2_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_2_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_18_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_18_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_34_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_34_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_26_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_26_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_58_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_58_/VNW' is unconnected. (MV-005)
Information: Message 'MV-005' limit (20) exceeded. Remainder will be suppressed. The limit can be changed with '-max_message_count' option. (MV-079)
Information: Total 11074 MV-005 violations. (MV-080)

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 11074 warning(s) from check_mv_design. (MV-082)
1
****************************************
Report : check_mv_design
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:51:21 2019
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)
1
Loading cell instances...
Number of Standard Cells: 5537
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 529
Number of VDD Vias: 6245
Number of VDD Terminals: 64
Number of VSS Wires: 71
Number of VSS Vias: 5355
Number of VSS Terminals: 60
**************Verify net VDD connectivity*****************
  Number of floating wires: 168
  Number of floating vias: 116
  Number of floating std cells: 1538
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
**************Verify net VSS connectivity*****************
  Number of floating wires: 12
  Number of floating vias: 0
  Number of floating std cells: 1796
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
{PATH_3_1936 PATH_3_1937 PATH_3_1944 PATH_3_1947 PATH_3_1948 PATH_3_1949 PATH_3_1955 PATH_3_1960 PATH_3_1962 PATH_3_1963 PATH_3_1966 PATH_3_1972 PATH_3_1973 PATH_3_1974 PATH_3_1975 PATH_3_1977 PATH_3_2 PATH_3_9 PATH_3_10 PATH_3_12 PATH_3_15 PATH_3_22 PATH_3_23 PATH_3_25 PATH_3_28 PATH_3_35 PATH_3_36 PATH_3_38 PATH_3_41 PATH_3_48 PATH_3_49 PATH_3_51 PATH_3_54 PATH_3_62 PATH_3_64 PATH_3_67 PATH_3_75 PATH_3_77 PATH_3_80 PATH_5_14717 PATH_5_14718 PATH_5_14719 PATH_5_14722 PATH_5_14723 PATH_5_14724 PATH_5_14725 PATH_5_14726 PATH_5_14732 PATH_5_14733 PATH_5_14745 PATH_5_14746 PATH_5_14752 PATH_5_14753 PATH_5_14754 PATH_5_14755 PATH_5_14764 PATH_5_14773 PATH_5_14774 PATH_5_14775 PATH_5_14776 PATH_5_14785 PATH_5_14786 PATH_5_14787 PATH_5_14789 PATH_5_14790 PATH_5_14795 PATH_5_14796 PATH_5_14801 PATH_5_14802 PATH_5_14811 PATH_5_14814 PATH_5_14815 PATH_5_14821 PATH_5_14827 PATH_5_14833 PATH_5_14834 PATH_5_14837 PATH_5_14838 PATH_5_14843 PATH_5_14844 PATH_5_14852 PATH_5_14855 PATH_5_14856 PATH_5_14858 PATH_5_14862 PATH_5_14866 PATH_5_14867 PATH_5_14870 PATH_5_14896 PATH_5_14899 PATH_5_14900 PATH_5_14901 PATH_5_14902 PATH_5_14903 PATH_5_14904 PATH_5_14905 PATH_5_14909 PATH_5_14910 PATH_5_14929 PATH_5_14930 ...}
RM-info: Running report_power ...

RM-info: Reporting design information ...

****************************************
Report : report_utilization
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:51:22 2019
****************************************
Utilization Ratio:			0.5256
Utilization options:
 - Area calculation based on:		site_row of block MulDiv/chip_finish
 - Categories of objects excluded:	hard_macros macro_keepouts soft_macros io_cells hard_blockages 
Total Area:				3901.6858
Total Capacity Area:			3901.6858
Total Area of cells:			2050.5723
Area of excluded objects:
 - hard_macros         :		0.0000
 - macro_keepouts      :		0.0000
 - soft_macros         :		0.0000
 - io_cells            :		0.0000
 - hard_blockages      :		0.0000

Utilization of site-rows with:
 - Site 'unit':				0.5256

0.5256
RM-info: Checking design issues ...

RM-info: Reporting units ...

RM-info: Reporting non-default app option settings ...

RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/report_qor.tcl

print_message_info -ids * -summary

Id             Severity         Limit    Occurrences   Suppressed
--------------------------------------------------------------------
FILE-007    Information             0              2            0
LNK-040     Information             0              1            0
MV-005          Warning             0             20            0
MV-079      Information             0              1            0
MV-080      Information             0              1            0
MV-082      Information             0              3            0
NEX-022     Information             0              1            0
NEX-024     Information             0              1            0
NEX-028     Information             0              1            0
NEX-029     Information             0              1            0
POW-005     Information            10              1            0
POW-009         Warning            10              4            0
POW-024     Information            10              2            0
POW-052     Information            10              2            0
PVT-032     Information             0              6            0
TIM-050     Information             0              5            0
TIM-111     Information             0              1            0
TIM-112     Information             0              1            0
TIM-124     Information             0              1            0
TIM-125     Information             0              1            0
TIM-201     Information             0              1            0
TIM-207         Warning             0              1            0
UIC-058         Warning             0              9            0
ZRT-309         Warning             0              1            0
ZRT-444     Information             0              1            0

Diagnostics summary: 35 warnings, 34 informationals
echo [date] > chip_finish
exit
Maximum memory usage for this session: 888.62 MB
CPU usage for this session:     31 seconds (  0.01 hours)
Elapsed time for this session:     32 seconds (  0.01 hours)
Thank you for using IC Compiler II.
icc2_shell  -f ./rm_icc2_pnr_scripts/icv_in_design.tcl | tee -i logs_icc2/icv_in_design.log



                              IC Compiler II (TM)

             Version P-2019.03-SP1 for linux64 - Apr 25, 2019 -SLE

                    Copyright (c) 1988 - 2019 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

##########################################################################################
# Tool: IC Compiler II
# Script: icv_in_design.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
source -echo ./rm_setup/icc2_pnr_setup.tcl
puts "RM-info : Running script [info script]\n"
RM-info : Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_setup/icc2_pnr_setup.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: icc2_pnr_setup.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
source -echo ./rm_setup/icc2_common_setup.tcl 
puts "RM-info : Running script [info script]\n"
RM-info : Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_setup/icc2_common_setup.tcl

set TECH_HOME "/afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech"
set DCRM_RESULTS_DIR "../dcrm/results"
##########################################################################################
# Tool: IC Compiler II
# Script: icc2_common_setup.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
##########################################################################################
## Required variables
## These variables must be correctly filled in for the flow to run properly
##########################################################################################
set DESIGN_NAME 		"MulDiv" ;# Required; name of the design to be worked on; also used as the block name when scripts save or copy a block
set LIBRARY_SUFFIX		"" ;# Suffix for the design library name ; default is unspecified   
set DESIGN_LIBRARY 		"${DESIGN_NAME}${LIBRARY_SUFFIX}" ;# Name of the design library; default is ${DESIGN_NAME}${LIBRARY_SUFFIX}
set REFERENCE_LIBRARY 		"${TECH_HOME}/ece720/Nangate_15nm_OCL_ICC2_LibPrep_v2014_06/icc2_cell_lib/NanGate_15nm_OCL.ndm"	;# Required; a list of reference libraries for the design library.
;#	for library configuration flow (LIBRARY_CONFIGURATION_FLOW set to true below): 
;#		- specify the list of physical source files to be used for library configuration during create_lib
;# 	for hierarchical designs using bottom-up flows: include subblock design libraries in the list;
;# 	for hierarchical designs using ETMs: include the ETM library in the list.
;# 		- If unpack_rm_dirs.pl is used to create dir structures for hierarchical designs, 
;#		  in order to transition between hierarchical DP and hierarchical PNR flows properly, 
;#		  absolute paths are a requirement.
set COMPRESS_LIBS               "false" ;# Save libs as compressed NDM; only used in DP.
set VERILOG_NETLIST_FILES	"${DCRM_RESULTS_DIR}/${DESIGN_NAME}.mapped.v"	;# Verilog netlist files;
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
set UPF_FILE 			""	;# A UPF file
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
;#          for hierarchical designs using ETMs, load the block upf file
;#          for each sub-block linked to ETM, include the following line in the UPF_FILE 
;#              load_upf block.upf -scope block_instance_name
set UPF_SUPPLEMENTAL_FILE	""      ;# The supplemental UPF file. Only needed if you are running golden UPF flow, in which case, you need both UPF_FILE and this.
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
;#	    If UPF_SUPPLEMENTAL_FILE is specified, scripts assume golden UPF flow. load_upf and save_upf commands will be different.	
set TCL_PARASITIC_SETUP_FILE	""	;# Specify a Tcl script to read in your TLU+ files by using the read_parasitic_tech command;
;# refer to the example in templates/init_design.read_parasitic_tech_example.tcl 
set TCL_MCMM_SETUP_FILE		"${DCRM_RESULTS_DIR}/ICC2_files/${DESIGN_NAME}.MCMM/top.tcl"	;# Specify a Tcl script to create your corners, modes, scenarios and load respective constraints;
;# two examples are provided in templates/: 
;# init_design.mcmm_example.explicit.tcl: provide mode, corner, and scenario constraints; create modes, corners, 
;# and scenarios; source mode, corner, and scenario constraints, respectively 
;# init_design.mcmm_example.auto_expanded.tcl: provide constraints for the scenarios; create modes, corners, 
;# and scenarios; source scenario constraints which are then expanded to associated modes and corners
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
set TECH_FILE 			"${TECH_HOME}/ece720/Nangate_15nm_OCL_Milkyway_v2014_06/FreePDK15.tf" 	;# A technology file; TECH_FILE and TECH_LIB are mutually exclusive ways to specify technology information; 
;# TECH_FILE is recommended, although TECH_LIB is also supported in ICC2 RM. 
set TECH_LIB			""	;# Specify the reference library to be used as a dedicated technology library;
;# as a best practice, please list it as the first library in the REFERENCE_LIBRARY list 
set TECH_LIB_INCLUDES_TECH_SETUP_INFO true 
;# Indicate whether TECH_LIB contains technology setup information such as routing layer direction, offset, 
;# site default, and site symmetry, etc. TECH_LIB may contain this information if loaded during library prep.
;# true|false; this variable is associated with TECH_LIB. 
set TCL_TECH_SETUP_FILE		"init_design.tech_setup.tcl"
;# Specify a TCL script for setting routing layer direction, offset, site default, and site symmetry list, etc.
;# init_design.tech_setup.tcl is the default. Use it as a template or provide your own script.
;# This script will only get sourced if the following conditions are met: 
;# (1) TECH_FILE is specified (2) TECH_LIB is specified && TECH_LIB_INCLUDES_TECH_SETUP_INFO is false 
set ROUTING_LAYER_DIRECTION_OFFSET_LIST "   {M1 vertical 0.0}   {MINT1 horizontal 0.0}   {MINT2 vertical 0.0}   {MINT3 horizontal 0.0}   {MINT4 vertical 0.0}   {MINT5 horizontal 0.0}   {MSMG1 vertical 0.0}   {MSMG2 horizontal 0.0}   {MSMG3 vertical 0.0}   {MSMG4 horizontal 0.0}   {MSMG5 vertical 0.0}   {MG1 horizontal 0.0}   {MG2 vertical 0.0} "
;# Specify the routing layers as well as their direction and offset in a list of space delimited pairs;
;# This variable should be defined for all metal routing layers in technology file;
;# Syntax is "{metal_layer_1 direction offset} {metal_layer_2 direction offset} ...";
;# It is required to at least specify metal layers and directions. Offsets are optional. 
;# Example1 is with offsets specified: "{M1 vertical 0.2} {M2 horizontal 0.0} {M3 vertical 0.2}"
;# Example2 is without offsets specified: "{M1 vertical} {M2 horizontal} {M3 vertical}"
##########################################################################################
## Optional variables
## Specify these variables if the corresponding functions are desired 
##########################################################################################
set DESIGN_LIBRARY_SCALE_FACTOR	"1000"	;# Specify the length precision for the library. Length precision for the design
;# library and its ref libraries must be identical. Tool default is 10000, which
;# implies one unit is one Angstrom or 0.1nm.
set UPF_UPDATE_SUPPLY_SET_FILE	""	;# A UPF file to resolve UPF supply sets
set DEF_FLOORPLAN_FILES		""	;# DEF files which contain the floorplan information;
;# 	for DP: not required
;# 	for PNR: required if INIT_DESIGN_INPUT = ASCII in icc2_pnr_setup.tcl and neither TCL_FLOORPLAN_FILE or 
;#		 initialize_floorplan is used; DEF_FLOORPLAN_FILES and TCL_FLOORPLAN_FILE are mutually exclusive;
;# 	         not required if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM
set DEF_SCAN_FILE		"${DCRM_RESULTS_DIR}/${DESIGN_NAME}.mapped.scandef"	;# A scan DEF file for scan chain information;
;# 	for PNR: not required if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM, as SCANDEF is expected to be loaded already
set DEF_SITE_NAME_PAIRS		{}	;# A list of site name pairs for read_def -convert; 
;# specify site name pairs with from_site first followed by to_site;
;# Example: set DEF_SITE_NAME_PAIRS {{from_site_1 to_site_1} {from_site_2 to_site_2}} 	
set SITE_DEFAULT		""	;# Specify the default site name if there are multiple site defs in the technology file;
;# this is to be used by initialize_floorplan command; example: set SITE_DEFAULT "unit";
;# this is applied in the init_design.tech_setup.tcl script 
set SITE_SYMMETRY_LIST	""		;# Specify a list of site def and its symmetry value;
;# this is to be used by read_def or initialize_floorplan command to control the site symmetry;
;# example: set SITE_SYMMETRY_LIST "{unit Y} {unit1 Y}"; this is applied in the init_design.tech_setup.tcl script 
set MIN_ROUTING_LAYER		"M1"	;# Min routing layer name; normally should be specified; otherwise tool can use all metal layers
set MAX_ROUTING_LAYER		"MSMG5"
set LIBRARY_CONFIGURATION_FLOW	false	;# Set it to true enables library configuration flow which calls the library manager under the hood to generate .nlibs, 
;# save them to disk, and automatically link them to the design.
;# Requires LINK_LIBRARY to be specified with .db files and REFERENCE_LIBRARY to be specified with physical
;# source files for the library configuration flow. Also search_path (in icc2_pnr_setup.tcl) should include paths 
;# to these .db and physical source files.
set LINK_LIBRARY		""	;# Specify .db files;
;# 	for running VC-LP (vc_lp.tcl) and Formality (fm.tcl): required
;# 	for ICC-II without LIBRARY_CONFIGURATION_FLOW enabled: not required
;#	for ICC-II with LIBRARY_CONFIGURATION_FLOW enabled: required; 
;#      	- the .db files specified will be used for the library configuration under the hood during create_lib 
##########################################################################################
## Variables related to flow controls of flat PNR, hierarchical PNR and transition with DP
##########################################################################################
set DESIGN_STYLE		"flat"	;# Specify the design style; flat|hier; default is flat; 
;# specify flat for a totally flat flow (flat PNR for short) and 
;# specify hier for a hierarchical flow (hier PNR for short);
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: this should set to flat (default)
;#	for DP: not used 
set PHYSICAL_HIERARCHY_LEVEL	"" 	;# Specify the current level of hierarchy for the hierarchical PNR flow; top|intermediate|bottom;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
set RELEASE_DIR_DP		"" 	;# Specify the release directory of DP RM; 
;# this is where init_design.tcl of PNR flow gets DP RM released libraries;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: required if INIT_DESIGN_INPUT = DP_RM_NDM, as init_design.tcl needs to know where DP RM libraries are
;#	for DP: not used 
set RELEASE_LABEL_NAME_DP 	"for_pnr"	
;# Specify the label name of the block in the DP RM released library;
;# this is the label name which init_design.tcl of PNR flow will open. 
set RELEASE_DIR_PNR		"" 	;# Specify the release directory of PNR RM; 
;# this is where the init_design.tcl of hierarchical PNR flow gets the sub-block libraries;	
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
##########################################################################################
## Variables related to REDHAWK ANALYSIS FUSION
##########################################################################################
set REDHAWK_SEARCH_PATH		"" 	;# Required. Search path to the NDM, reference libraries, and etc.
puts "RM-info : Completed script [info script]\n"
RM-info : Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_setup/icc2_common_setup.tcl

########################################################################################## 
## Variables for init_design inputs (used by init_design.tcl)
##########################################################################################
set INIT_DESIGN_INPUT 		"ASCII"	;# Specify one of the 3 options: ASCII | DC_ASCII | DP_RM_NDM; default is ASCII.
;# 1.ASCII: assumes all design input files are ASCII and will read them in individually.
;# 2.DC_ASCII: for design transfer from DC using the write_icc2_files command;
;#   sources ${DCRM_RESULTS_DIR}/${DCRM_FINAL_DESIGN_ICC2}/${DESIGN_NAME}.icc2_script.tcl;
;#   you can change the default of DC_RESULTS_DIR and DCRM_FINAL_DESIGN_ICC2 below;
;#   commonly used in combination with SPG flow (set PLACE_OPT_SPG_FLOW true below)  
;# 3.DP_RM_NDM: if ICC2-DP-RM is completed, you can take its NDM outputs and skip the design creation steps;
;#   for PNR flat (DESIGN_STYLE set to flat), script copies the design library from ICC2-DP-RM release 
;#   area (specified by RELEASE_DIR_DP) and opens design;    
;#   for PNR hier flow (DESIGN_STYLE set to hier), script will either copy design library 
;#   from ICC2-DP-RM release area or in addition to that, copy design library of the child blocks from PNR
;#   release area (specified by RELEASE_DIR_PNR), and then open design.
#set DCRM_RESULTS_DIR  		"./results" ;# used by DC_ASCII to specify DC-RM output directory. Default is results.   
;# (Rhett Davis) Moved this variable to icc2_common_setup.tcl for use with DP flow
set DCRM_FINAL_DESIGN_ICC2 	"ICC2_files" ;# output directory name generated by DC-RM's write_icc2_files command;
;# only valid if you specify DC_ASCII for INIT_DESIGN_INPUT;
;# The directory contains verilog, floorplan, scenario settings, and constraints from DC
;# in a format that IC Compiler II can source.    
set POCV_CORNER_FILE_MAPPING_LIST 	"" ;# a list of corner and its associated POCV file in pairs, as POCV is corner dependant;
;# same corner can have multiple corresponding files;
;# example: set POCV_CORNER_FILE_MAPPING_LIST "{corner1 file1a} {corner1 file1b} {corner2 file2}";
;# in the example, file1a and file1b will be loaded for corner1, file2 will be loaded for corner2.
;# Note: POCV_CORNER_FILE_MAPPING_LIST will take precedence if AOCV_CORNER_TABLE_MAPPING_LIST is also specified
set AOCV_CORNER_TABLE_MAPPING_LIST 	"" ;# a list of corner and its associated AOCV table in pairs, as AOCV is corner dependant;
;# same corner can have multiple corresponding tables;
;# example: set AOCV_CORNER_TABLE_MAPPING_LIST "{corner1 table1a} {corner1 table1b} {corner2 table2}";
;# in the example, table1a and table1b will be loaded for corner1, table2 will be loaded for corner2.
set TCL_PAD_CONSTRAINTS_FILE		"" ;# a Tcl script for your pad constraint commands used by place_io of 
;# templates/init_design.flat_design_planning_example.tcl sourced by init_design.tcl
set TCL_MV_SETUP_FILE			"" ;# a Tcl script placeholder for your MV setup commands,such as create_voltage_area, 
;# placement bound, power switch creation and level shifter insertion, etc;
;# refer to templates/init_design.power_switch_example.tcl for sample commands   
set TCL_PG_CREATION_FILE		"" ;# a Tcl script placeholder for your power ground network creation commands,
;# such as create_pg*, set_pg_strategy, compile_pg, etc;
set TCL_FLOORPLAN_FILE			"rm_setup/floorplan.tcl" ;# Tcl floorplan file written by the write_floorplan command; for example, floorplan/floorplan.tcl;
;# TCL_FLOORPLAN_FILE and DEF_FLOORPLAN_FILES are mutually exclusive; please specify only one of them;
;# Not effective if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM.
;# The write_floorplan command writes a floorplan.tcl Tcl script and a floorplan.def DEF file;
;# reading floorplan.tcl alone can restore the entire floorplan - refer to write_floorplan man for more details  
set TCL_ADDITIONAL_FLOORPLAN_FILE 	"" ;# a supplementary Tcl constraint file; sourced after DEF_FLOORPLAN_FILE or TCL_FLOORPLAN_FILE is read, 
;# or initialize_floorplan is done; can be used to cover additional floorplan constructs, 
;# such as bounds, pin guides, or route guides, etc; not valid if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM.
set TCL_USER_INIT_DESIGN_POST_SCRIPT ""	;# An optional Tcl file to be sourced at the very end of init_design.tcl before save_block.
########################################################################################## 
## Variables for constraints or settings that impact multiple steps (used across flow)
##########################################################################################
set TCL_PLACEMENT_SPACING_LABEL_RULE_FILE "" ;# A file to specify your placement spacing labels and rules.
;# Example : set_placement_spacing_label -name X -side both -lib_cells [get_lib_cells -of [get_cells]]
;# Example : set_placement_spacing_rule -labels {X SNPS_BOUNDARY} {0 1}
set SAIF_FILE				"" ;# Specify a SAIF file for accurate power computation for features such as
;# total power (opt.power.mode set to total) and enhanced low power placement (place.coarse.enhanced_low_power_effort).
;# sourced at the beginning of place_opt.tcl
set SAIF_FILE_POWER_SCENARIO		"" ;# SAIF_FILE related; specify a power scenario where the SAIF is to be applied
set SAIF_FILE_SOURCE_INSTANCE		"" ;# SAIF_FILE related; name of the instance of the current design as it appears in SAIF file.
set SAIF_FILE_TARGET_INSTANCE		"" ;# SAIF_FILE related; name of the target instance on which activity is to be annotated.
set OPTIMIZATION_FREEZE_PORT_LIST 	"" ;# List of cells (for ex, clock gen modules, or customized logics that should not be touched) to which freeze_clock_ports 
;# and freeze_data_ports attribute will be set to prevent optimization from modifying their port signature; 
;# especially useful if you do formal verification by modules. 
;# Sets opt.dft.hier_preservation to true and runs set_freeze_port -all on the specified cells.
set TCL_USER_CONNECT_PG_NET_SCRIPT ""	;# An optional Tcl file for customized connect_pg_net command and options, such as for bias pins of cells added by opto;
;# sourced by all the main scripts prior to the save_block command
# ---------------------------------
# Lib cell purpose restrictions
# ---------------------------------
set TCL_LIB_CELL_PURPOSE_FILE 		"set_lib_cell_purpose.tcl" ;# A Tcl file which applies lib cell purpose related restrictions;
;# You can specify it with your own customized script	
;# RM default is set_lib_cell_purpose.tcl which includes the following restrictions, each controlled by
;# an individual variable : dont use cells (TCL_LIB_CELL_DONT_USE_FILE), tie cells (TIE_LIB_CELL_PATTERN_LIST), 
;# hold fixing (HOLD_FIX_LIB_CELL_PATTERN_LIST), CTS (CTS_LIB_CELL_PATTERN_LIST) and CTS-exclusive cells (CTS_ONLY_LIB_CELL_PATTERN_LIST). 
## The following 5 *_LIB_CELL_* variables are only applicable if set_lib_cell_purpose.tcl is used for lib cell purpose restrictions.
#  If you do not plan to use set_lib_cell_purpose.tcl, specify TCL_LIB_CELL_PURPOSE_FILE with your own file and you don't have to specify the following variables.
set TCL_LIB_CELL_DONT_USE_FILE 		"" ;# A Tcl file for customized don't use ("set_lib_cell_purpose -exclude <purpose>" commands).
;# The file is to be sourced in set_lib_cell_purpose.tcl, which is the default script for handling lib cell 
;# purpose restrictions specified by the variable TCL_LIB_CELL_PURPOSE_FILE above.
;# It only takes effect if TCL_LIB_CELL_PURPOSE_FILE is set to the default value set_lib_cell_purpose.tcl
set TIE_LIB_CELL_PATTERN_LIST 		"" ;# A list of TIE lib cell patterns to be included for optimization;
;# Example : set TIE_LIB_CELL_PATTERN_LIST "*/TIE* */ttt*"
set HOLD_FIX_LIB_CELL_PATTERN_LIST 	"" ;# A list of hold time fixing lib cell patterns to be included only for hold
set CTS_LIB_CELL_PATTERN_LIST 		"" ;# List of CTS lib cell patterns to be used by CTS; 
;# please include repeaters, always-on repeaters (for MV-CTS), 
;# and gates (for sizing pre-existing gates)/always-on buffers;
;# Please also include flops as CCD can size flops to improve timing.
;# example : set CTS_LIB_CELL_PATTERN_LIST "*/NBUF* */AOBUF* */AOINV* */SDFF*"
set CTS_ONLY_LIB_CELL_PATTERN_LIST 	"" ;# List of CTS lib cell patterns to be used by CTS "exclusively", such as clock specific
;# buffers and inverters. Please be aware that these cells will be applied with only cts 
;# purpose and nothing else. If you want to use these lib cells for other purposes, 
;# such as optimization and hold, specify them in CTS_LIB_CELL_PATTERN_LIST instead
# ---------------------------------
# Clock NDR
# ---------------------------------
set TCL_CTS_NDR_RULE_FILE 		"cts_ndr.tcl" ;# Specify a script for clock NDR creation and association, to be sourced at place_opt
;# By default the variable is set to cts_ndr.tcl, which is an RM provided example.
;# Important: to use the example script, you must also specify CTS_NDR_RULE_NAME, CTS_INTERNAL_NDR_RULE_NAME,
;# or CTS_LEAF_NDR_RULE_NAME (see below for details), otherwise the script won't do anything.
## Note: the CTS_*NDR* variables below are only applicable if TCL_CTS_NDR_RULE_FILE is set to the RM provided example script. 
## If you specify your own script for TCL_CTS_NDR_RULE_FILE, variables below will not be used.
## For root clock nets
set CTS_NDR_RULE_NAME			"" ;# Specify a clock NDR rule for root nets;
;# required for the example script to work on the root and internal nets.
;# Below are the 3 predefined rules supported:  
;# rm_2w2s : double width double spacing 
;# rm_2w2s_shield_default : double width double spacing + shielding with default width and spacing
;# rm_2w2s_shield_list : double width double spacing + shielding with customized per layer width and spacing
set CTS_NDR_SHIELDING_LAYER_WIDTH_LIST 	"" ;# A list of layer_name shield_width ,for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_NDR_RULE_NAME.
set CTS_NDR_SHIELDING_LAYER_SPACING_LIST "" ;# A list of layer_name shield_spacing, for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_NDR_RULE_NAME.
set CTS_NDR_MIN_ROUTING_LAYER		"" ;# Min routing layer for set_clock_routing_rules to which CTS_NDR_RULE_NAME is applied. 
set CTS_NDR_MAX_ROUTING_LAYER		"" ;# Max routing layer for set_clock_routing_rules to which CTS_NDR_RULE_NAME is applied.
## For internal clock nets (by default same values as with the root clock nets)
set CTS_INTERNAL_NDR_RULE_NAME		"$CTS_NDR_RULE_NAME" ;# Specify a clock NDR rule for internal nets; default is same as CTS_NDR_RULE_NAME;
;# required for the example script to work on the internal nets.
;# Below are the 3 predefined rules supported:  
;# rm_2w2s : double width double spacing 
;# rm_2w2s_shield_default : double width double spacing + shielding with default width and spacing
;# rm_2w2s_shield_list : double width double spacing + shielding with customized per layer width and spacing
set CTS_INTERNAL_NDR_SHIELDING_LAYER_WIDTH_LIST "$CTS_NDR_SHIELDING_LAYER_WIDTH_LIST" ;# A list of layer_name shield_width ,for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_INTERNAL_NDR_RULE_NAME.
set CTS_INTERNAL_NDR_SHIELDING_LAYER_SPACING_LIST "$CTS_NDR_SHIELDING_LAYER_SPACING_LIST" ;# A list of layer_name shield_spacing, for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_INTERNAL_NDR_RULE_NAME.
set CTS_INTERNAL_NDR_MIN_ROUTING_LAYER "$CTS_NDR_MIN_ROUTING_LAYER" ;# Min routing layer for set_clock_routing_rules to which CTS_INTERNAL_NDR_RULE_NAME is applied. 
set CTS_INTERNAL_NDR_MAX_ROUTING_LAYER "$CTS_NDR_MAX_ROUTING_LAYER" ;# Max routing layer for set_clock_routing_rules to which CTS_INTERNAL_NDR_RULE_NAME is applied.
## For leaf clock nets
set CTS_LEAF_NDR_RULE_NAME 		"" ;# Specify rm_leaf as the predefined rule for the example script to prepare a default rule for leaf nets
set CTS_LEAF_NDR_MIN_ROUTING_LAYER 	$CTS_NDR_MIN_ROUTING_LAYER ;# Min routing layer for set_clock_routing_rules to which rm_leaf is applied.
set CTS_LEAF_NDR_MAX_ROUTING_LAYER 	$CTS_NDR_MAX_ROUTING_LAYER ;# Max routing layer for set_clock_routing_rules to which rm_leaf is applied.
# ---------------------------------
# Preroute optimizations
# ---------------------------------
set PREROUTE_PLACEMENT_MAX_DENSITY	"" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;	
;# If specified, sets place.coarse.max_density to limit local density to be less than the value.
;# if unspecified, place.coarse.max_density remains at tool default 0; 
;# now if $PREROUTE_PLACEMENT_AUTO_DENSITY is also true, tool will auto determine a appropriate value; 
;# while if $PREROUTE_PLACEMENT_AUTO_DENSITY is false, tool will try to spread cells evenly
set PREROUTE_PLACEMENT_MAX_UTIL		"" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;
;# sets place.coarse.congestion_driven_max_util to control how densely the tool can pack cells in uncongested 
;# regions, in order to remove congestion in congested regions
;# if unspecified, place.coarse.congestion_driven_max_util remains at tool default 0.93
set PREROUTE_PLACEMENT_AUTO_DENSITY	true ;# true|false; tool default true; optional in RM to set it to false if you want to disable the feature; 
;# sets place.coarse.auto_density_control to control coarse placement automatic density control;
;# if you do not specify either of the above two settings (max density and max util) and keep the tool defaults, 
;# the automatic density control selects the value for max density and max util based on the design stage;
;# message PLACE-027 is issued to report the chosen settings
set PREROUTE_PLACEMENT_ENHANCED_AUTO_DENSITY false ;# false|true, tool default false; optional in RM;
;# sets place.coarse.enhanced_auto_density_control;
;# automaticlly selects max density based on the design stage as well as design utilization;
;# automatically selects max util based on the design stage as well as design tchnology
set PREROUTE_PLACEMENT_TARGET_ROUTING_DENSITY "" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;	
;# sets place.coarse.target_routing_density to control target routing density for congestion-driven placement; 
;# if left unspecified, place.coarse.target_routing_density remains at tool default 0 
set PREROUTE_PLACEMENT_PIN_DENSITY_AWARE false ;# false|true; tool default false; optional in RM;
;# sets app option place.coarse.pin_density_aware to control maximum local pin density;
set PREROUTE_NDR_OPTIMIZATION 		false ;# false|true, tool default false; optional in RM;
;# sets place_opt/clock_opt.flow.optimize_ndrs to true enables NDR optimization
set PREROUTE_CTS_POWER_AWARE_PRUNING	false ;# false|true; tool default false; RM default false;
;# sets cts.common.power_aware_pruning to allow selection of repeater cells to also consider 
;# internal and leakage power in order to reduce dynamic and also leakage power of the clock trees;
;# impacts place_opt trial CTS/optimize icgs and clock_opt build_clock phase 
set PREROUTE_CTS_LOW_POWER_TECHNIQUE	"" ;# gate_relocation|low_power_targets|all; RM default is unspecified;
;# impacts place_opt trial CTS/optimize icgs and clock_opt build_clock phase; 
;# gate_relocation: sets cts.compile.power_opt_mode to gate_relocation to enable activity aware gate 
;#                  relocation (moves cells with low input clock toggling rates closer to their drivers)
;#		    at the end of gate by gate clock tree synthesis;
;# low_power_targets: sets cts.compile.power_opt_mode to low_power_targets for CTS to relax certain
;#                    internal constraints and build clock trees with less area and power;
;# all: sets cts.compile.power_opt_mode to all to enable both the above features
########################################################################################## 
## Variables for the place_opt step (used by place_opt.tcl and settings.place_opt.tcl)
##########################################################################################
set PLACE_OPT_ACTIVE_SCENARIO_LIST	"" ;# A subset of scenarios to be made active during place_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
;# include CTS scenarios if you are enabling CTS related features during place_opt,
;# such as PLACE_OPT_OPTIMIZE_ICGS, PLACE_OPT_TRIAL_CTS, or PLACE_OPT_MSCTS
set PLACE_OPT_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by place_opt; default "" which means no user prefix
set TCL_USER_PLACE_OPT_PRE_SCRIPT 	"" ;# An optional Tcl file for place_opt.tcl to be sourced before place_opt.
set TCL_USER_PLACE_OPT_SCRIPT 		"" ;# An optional Tcl file for place_opt.tcl to replace pre-existing place_opt commands.
set TCL_USER_PLACE_OPT_POST_SCRIPT 	"" ;# An optional Tcl file for place_opt.tcl to be sourced after place_opt.
set PLACE_OPT_SPG_FLOW 			false ;# false|true; RM default false; set it to true to enable SPG input handling flow in place_opt.tcl;
;# which skips the first pass of the two-pass placement;
;# recommended to go with DC-ASCII inputs (set INIT_DESIGN_INPUT DC_ASCII)
set PLACE_OPT_TRIAL_CTS 		false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.trial_clock_tree to enables early clock tree synthesis;
;# useful for low power placement and ICG optimization flow (PLACE_OPT_OPTIMIZE_ICGS). 
;# Propagated clocks will be used through-out place_opt flow.
;# Note: when PLACE_OPT_OPTIMIZE_ICGS is set to true, trial CTS will be automatically enabled, 
;# regardless of the setting of PLACE_OPT_TRIAL_CTS. So you don't have to manually enable it.
set PLACE_OPT_OPTIMIZE_ICGS 		false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.optimize_icgs for place_opt to run automatic ICG optimization that performs trial CTS, 
;# timing-aware ICG splitting and clock-aware placement for critical enable paths.
;# The aggressiveness of splitting can be controlled by the PLACE_OPT_OPTIMIZE_ICGS_CRITICAL_RANGE. 
set PLACE_OPT_OPTIMIZE_ICGS_CRITICAL_RANGE "" ;# specify a value between 0 and 1; default unspecified; 
;# sets place_opt.flow.optimize_icgs_critical_range to the value specified; tool default is 0.75.
;# When set to X, only ICGs enable slack within {EN_WNS, EN_WNS*(1-X)} will be considered for splitting;
;# for example, 0.75 means only ICG with enable pin violations between 1*EN_WNS and 0.25*EN_WNS will be split,
;# while the ICG enable slack below 0.25*EN_WNS will be skipped. Larger value means more splitting. 
set PLACE_OPT_MERGE_ICGS		true ;# false|true; tool default true; optional in RM to set it to false;
;# sets place_opt.flow.merge_clock_gates to control whether the OBD ICG merging is enabled or not;
;# when set to true, ICG merging (merge_clock_gates) runs internally inside place_opt as a first step in initial_place stage;
set PLACE_OPT_ICG_AUTO_BOUND		false ;# false|true; tool default false; optional in RM;
;# sets place.coarse.icg_auto_bound to enable use of automatically created group bounds
set PLACE_OPT_CLOCK_AWARE_PLACEMENT	false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.clock_aware_placement to guide placement with ICG's enable timing criticality; 
;# place_opt will try to improve ICG enable timing by placing the timing critical ICGs and their fanout cells 
;# at better locations for ICG enable paths.
;# Note: when PLACE_OPT_OPTIMIZE_ICGS is set to true, clock-aware placement will be automatically enabled, 
;# regardless of the setting of PLACE_OPT_CLOCK_AWARE_PLACEMENT. So you don't have to manually enable it.
set PLACE_OPT_MSCTS			false ;# false|true; enables MSCTS (regular) at place_opt step; requires TCL_REGULAR_MSCTS_FILE to be specified;
;# It runs in two parts: first part runs at place_opt step to source TCL_REGULAR_MSCTS_FILE;
;# second part runs at clock_opt_cts step, skips TCL_REGULAR_MSCTS_FILE, propagates clocks, and runs mesh simulation;
;# By default, the features runs in ideal clock mode. However if if PLACE_OPT_OPTIMIZE_ICGS or PLACE_OPT_TRIAL_CTS 
;# are also enabled, then propagated clocks will be used during the place_opt step;
;# If set to false (RM default), RM runs MSCTS only at clock_opt_cts step.
set PLACE_OPT_MSCTS_CRITICAL_SCENARIO	"" ;# Specify a scenario with worst RC and most visible sinks for place_opt MSCTS to base on;
;# script will record current scenario, switch to the specified scenario before MSCTS, and then
;# restore the original current scenario after MSCTS. Only valid if PLACE_OPT_MSCTS is set to true
set TCL_USER_SPARE_CELL_PRE_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced before place_opt;
;# refer to templates/place_opt.spare_cell.tcl for an example
set TCL_USER_SPARE_CELL_POST_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced after place_opt;
;# refer to templates/place_opt.spare_cell.tcl for an example
set TCL_NON_CLOCK_NDR_RULES_FILE 	"" ;# Specify a NDR rules file for signal nets (Clock NDR rules are specified by CTS_NDR_* variables above)
set PLACE_OPT_MULTIBIT_BANKING 		false ;# tool default false; optional in RM;
;# sets place_opt.flow.enable_multibit_banking to enable multibit banking during place_opt;
;# takes effect during place_opt initial_opto 
set PLACE_OPT_MULTIBIT_DEBANKING 	false ;# tool default false; optional in RM;
;# sets place_opt.flow.enable_multibit_debanking to enables multibit debanking during place_opt;
;# takes effect during place_opt final_opto
########################################################################################## 
## Variables for the clock_opt step 
## (used by settings.clock_opt_cts.tcl, clock_opt_cts.tcl, and clock_opt_opto.tcl)
##########################################################################################
set CLOCK_OPT_CTS_ACTIVE_SCENARIO_LIST  "" ;# A subset of scenarios to be made active during clock_opt_cts step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set CLOCK_OPT_CTS_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by clock_opt build_clock; default "" which means no user prefix
set TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_CTS_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_CTS_POST_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced after clock_opt.
set CLOCK_OPT_OPTO_ACTIVE_SCENARIO_LIST "" ;# A subset of scenarios to be made active during clock_opt_opto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set CLOCK_OPT_OPTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by clock_opt final_opto; default "" which means no user prefix
set TCL_USER_CLOCK_OPT_OPTO_PRE_SCRIPT 	"" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_OPTO_SCRIPT 	"" ;# An optional Tcl file for clock_opt_opto.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_OPTO_POST_SCRIPT "" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced after clock_opt.
set CLOCK_OPT_MSCTS_CRITICAL_SCENARIO	"" ;# Specify a scenario with worst RC and most visible sinks for MSCTS to base on;
;# script will record current scenario, switch to the specified scenario before MSCTS, and then
;# restore the original current scenario after MSCTS.
set TCL_REGULAR_MSCTS_FILE		"" ;# Specify a Tcl script for regular multisource clock tree synthesis setup and creation,
;# which will be sourced prior to the "place_opt" if PLACE_OPT_MSCTS is true in place_opt.tcl
;# and before "clock_opt -from build_clock -to route_clock" command in clock_opt_cts.tcl
;# RM provided script: mscts.regular.tcl
set TCL_STRUCTURAL_MSCTS_FILE		"" ;# Specify a Tcl script for structural multisource clock tree synthesis setup and creation,
;# which will be sourced prior to the "clock_opt -from build_clock -to route_clock" command
;# in clock_opt_cts.tcl;
;# RM provided script: mscts.structural.tcl
set PREROUTE_CTS_POWER_AWARE_PRUNING	false ;# false|true; tool default false; RM default false;
;# sets cts.common.power_aware_pruning to allow selection of repeater cells to also consider 
;# internal and leakage power in order to reduce dynamic and also leakage power of the clock trees 
set PREROUTE_CTS_LOW_POWER_TECHNIQUE	"" ;# gate_relocation|low_power_targets|all; RM default is unspecified;
;# gate_relocation: sets cts.compile.power_opt_mode to gate_relocation to enable activity aware gate 
;#                  relocation (moves cells with low input clock toggling rates closer to their drivers)
;#		    at the end of gate by gate clock tree synthesis;
;# low_power_targets: sets cts.compile.power_opt_mode to low_power_targets for CTS to relax certain
;#                    internal constraints and build clock trees with less area and power;
;# all: sets cts.compile.power_opt_mode to all to enable both the above features
set CLOCK_OPT_OPTO_CTO 			false ;# Default false; enables post-route clock tree optimization in clock_opt_opto.tcl
set CLOCK_OPT_OPTO_CTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by CTO; default "" which means no user prefix
########################################################################################## 
## Variables for route_auto and route_opt related settings 
## (Used by settings.route_auto.tcl, settings.route_opt.tcl, route_auto.tcl, and route_opt.tcl)
##########################################################################################
set ROUTE_AUTO_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during route_auto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_AUTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created suring route_auto; default "" which means no user prefix
set TCL_USER_ROUTE_AUTO_PRE_SCRIPT 	"" ;# An optional Tcl file for route_auto.tcl to be sourced before route_auto.
set TCL_USER_ROUTE_AUTO_SCRIPT 		"" ;# An optional Tcl file for route_auto.tcl to replace pre-existing routing commands.
set TCL_USER_ROUTE_AUTO_POST_SCRIPT 	"" ;# An optional Tcl file for route_auto.tcl to be sourced after route_auto.
set ROUTE_OPT_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during route_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_OPT_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created during route_opt; default "" which means no user prefix
set TCL_USER_ROUTE_OPT_PRE_SCRIPT 	"" ;# An optional Tcl file for route_opt.tcl to be sourced before route_opt.
set TCL_USER_ROUTE_OPT_SCRIPT 		"" ;# An optional Tcl file for route_opt.tcl to replace pre-existing route_opt commands.
set TCL_USER_ROUTE_OPT_POST_SCRIPT 	"" ;# An optional Tcl file for route_opt.tcl to be sourced after route_opt.
set CLOCK_OPT_GLOBAL_ROUTE_OPT		false ;# false|true; tool default false; optional in RM; 
;# enables Global Route Based Optimization by setting clock_opt.flow.enable_global_route_opt 
;# and route_opt.flow.enable_power to true, sources routing settings, and runs clock_opt -from global_route_opt;
;# this feature is added to route_auto.tcl; if enabled, it replaces route_global command;
set ROUTE_AUTO_USE_SINGLE_COMMAND	false ;# false|true; runs route_auto command instead of atomic commands (route_global+route_track+route_detail with update_timing in between)
set REDUNDANT_VIA_INSERTION		false ;# false|true; tool default false; optional in RM; enables redundant via insertion for post-route;
;# if you choose ESTABLISHED for TECHNOLOGY_NODE on RMgen download page,
;# RM is set up to run concurrent redundant via insertion during route_auto and route_opt
;# otherwise, RM is set up to reserve space and run standalone add_redundant_vias after route_auto and route_opt  
set TCL_USER_REDUNDANT_VIA_MAPPING_FILE "" ;# ICC-II via mapping file required for redundant via insertion; 
;# the file should include add_via_mapping commands.   
set TCL_USER_ICC_REDUNDANT_VIA_MAPPING_FILE "" ;# ICC style via mapping file required for redundant via insertion; 
;# the file should include define_zrt_redundant_vias commands.
;# This variable is mutually exclusive with TCL_USER_REDUNDANT_VIA_MAPPING_FILE
set ROUTE_AUTO_ANTENNA_FIXING		false ;# false|true; tool default false; optional in RM;
;# set true to enable route.detail.hop_layers_to_fix_antenna and source TCL_ANTENNA_RULE_FILE in route_auto.tcl 
;# to fix Antenna violations.
set TCL_ANTENNA_RULE_FILE	""	;# Antenna rule file; required if ROUTE_AUTO_ANTENNA_FIXING is set to true.
set ROUTE_AUTO_CREATE_SHIELDS 		"none" ;# none|before_route_auto|after_route_auto; default is none; optional in RM;
;# choose to create shields before or after route_auto; all nets with shielding rules will be shielded	
set ROUTE_OPT_PT_DELAY_CALCULATION_WITH_PBA false ;# Default false; sets time.pba_optimization_mode to path to enable PBA during second route_opt;
set ROUTE_OPT_STARRC_CONFIG_FILE ""	;# Specify the configuration file for StarRC in-design extraction for the second route_opt in route_opt.tcl;
;# required; refer to templates/route_opt.starrc_config_example.txt as an example
set ROUTE_OPT_RESHIELD 			"after_route_opt" ;# none|after_route_opt|incremental; default is after_route_opt; 
;# set after_route_opt to reshield nets after route_opt is done with create_shield command; 
;# set incremental to trigger reshield during all route_opt eco route sessions with an app option; 
;# note that ROUTE_OPT_RESHIELD only works if ROUTE_AUTO_CREATE_SHIELDS is set to a value other than none
set ROUTE_OPT_CTO 			"auto" ;# auto|always_on|always_off; tool default auto; RM default auto;
;# sets route_opt.flow.enable_ccd_clock_drc_fixing to the specified value for clock DRC fixing in route_opt;
;# Note: this feature affects both CCD and non-CCD route_opt;
;# if CCD is enabled, with auto, route_opt will enable the feature; set it to always_off if you want it disabled.
;# if CCD is not enabled, with auto, this feature won't be enabled; set it to always_on to enable the feature.
## The following 6 ROUTE_OPT_ECO_OPT* variables are for ECO fusion (eco_opt command) in route_opt.tcl
#  Note that once ROUTE_OPT_ECO_OPT_PT_PATH is specified, ECO fusion is enabled and the third route_opt will be skipped.
set ROUTE_OPT_ECO_OPT_PT_PATH		"" ;# Required by eco_opt; specify the path to pt_shell; for example: /u/mgr/bin/pt_shell
;# if specified, eco_opt
set ROUTE_OPT_ECO_OPT_DB_PATH		"" ;# Optional; specify the paths to .db files of the reference libraries for PT (if not already in your search path)
;# For eco_opt, PT needs to read db. 
set ROUTE_OPT_ECO_OPT_TYPE		"" ;# Optional; eco_opt fixing type; timing|setup|hold|drc|leakage_power|dynamic_power|total_power|buffer_removal
;# if not specified, works on all types
set ROUTE_OPT_ECO_OPT_STARRC_CONFIG_FILE "" ;# Optional; specify the configuration file for StarRC in-design extraction
set ROUTE_OPT_ECO_OPT_WORK_DIR		"" ;# Optional; specify the working directory for eco_opt where PT files and logs are generated;
;# if not specified, tool will automatically generate one
set ROUTE_OPT_ECO_OPT_PRE_LINK_SCRIPT	"" ;# Optional; specify the file that contains custom PT script, which is executed before linking in PrimeTime;
;# use PT commands that do not require the current design
set ROUTE_OPT_ECO_OPT_POST_LINK_SCRIPT	"" ;# Optional; specify the file that contains custom PT script, which is executed after linking in PrimeTime;
;# use PT commands that require the current design
########################################################################################## 
## Variables for chip finishing related settings (Used by chip_finish.tcl)
##########################################################################################
set CHIP_FINISH_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during chip_finish step.
;# once set, the list of active scenarios is saved and carried over to subsequent steps.
set TCL_USER_CHIP_FINISH_PRE_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced before filler cell insertion.
set TCL_USER_CHIP_FINISH_POST_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced after metal fill insertion.
## Std cell filler and decap cells used by chip_finish step and post PT-ECO refill in pt_eco step
set CHIP_FINISH_METAL_FILLER_PREFIX 	"" ;# A string to specify the prefix for metal filler (decap) cells.
set CHIP_FINISH_NON_METAL_FILLER_PREFIX $CHIP_FINISH_METAL_FILLER_PREFIX ;# A string to specify the prefix for non-metal fillers.
set CHIP_FINISH_METAL_FILLER_LIB_CELL_LIST "" ;# A list of metal filler (decap) lib cells, including the library name, for ex, 
;# Example: "hvt/DCAP_HVT lvt/DCAP_LVT". Recommended to specify decaps from largest to smallest.
set CHIP_FINISH_NON_METAL_FILLER_LIB_CELL_LIST "" ;# A list of non-metal filler lib cells, including the library name, for ex,
;# Example: hvt/FILL_HVT lvt/FILL_LVT. Recommended to specify them from largest to smallest.
## Signal EM
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT "ITF" ;# Specify signal EM constraint format: ITF | ALF; string is uppercase and ITF is default
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FILE "" ;# A constraint file which contains signal electromigration constraints;
;# specify an ITF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ITF, and specify an
;# ALF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ALF;
;# required for signal EM analysis and fixing to be enabled
set CHIP_FINISH_SIGNAL_EM_SAIF 		"" ;# An optional SAIF file for the signal EM analysis.
set CHIP_FINISH_SIGNAL_EM_SCENARIO 	"" ;# Specify an active scenario which is enabled for setup and hold analysis;
;# Required for signal EM analysis and fixing to proceed.
set CHIP_FINISH_SIGNAL_EM_FIXING 	false ;# Enable signal EM fixing; false | true; false is default
########################################################################################## 
## Variables for ICV in-design related settings (used by icv_in_design.tcl)
##########################################################################################
set ICV_IN_DESIGN_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during icv_in_design step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_ICV_IN_DESIGN_PRE_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced before signoff_check_drc.
set TCL_USER_ICV_IN_DESIGN_POST_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced after second signoff_check_drc.
## signoff_check_drc specific variables
set ICV_IN_DESIGN_DRC_CHECK_RUNSET 	"" ;# The foundry runset for ICV used by signoff_check_drc
set ICV_IN_DESIGN_DRC_CHECK_RUNDIR 	"z_check_drc" 
;# The working directory for the signoff_check_drc before signoff_fix_drc;
;# The directory that contains the initial DRC error database for signoff_fix_drc.
## singoff_fix_drc specific variables
set ICV_IN_DESIGN_ADR 			true ;# true|false; true enables signoff_fix_drc in addition to signoff_check_drc; default is true
set ICV_IN_DESIGN_ADR_RUNDIR 		"z_adr"	;# The working directory for signoff_fix_drc; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_POST_ADR_RUNDIR 	"z_post_adr" ;# The working directory for signoff_check_drc after signoff_fix_drc is done; 
;# only takes effect if ICV_IN_DESIGN_ADR is true 
set ICV_IN_DESIGN_ADR_DPT_RULES 	"" ;# Specify your DPT rules for signoff_fix_drc fixing; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_ADR_DPT_RUNDIR	"z_adr_with_dpt" ;# The working directory for signoff_check_drc with DPT rule fixing;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
set ICV_IN_DESIGN_POST_ADR_DPT_RUNDIR	"z_post_adr_with_dpt" ;# The working directory for signoff_check_drc after DPT rule fixing is done;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
## Metal fill specific variables
set ICV_IN_DESIGN_METAL_FILL 		false ;# Default false; set it to true to enable the metal fill creation feature.
set ICV_IN_DESIGN_METAL_FILL_RUNDIR	"z_icvFill" ;# The working directory for signoff_create_metal_fill. Optional. Default is z_icvFill.
set ICV_IN_DESIGN_METAL_FILL_TIMING_DRIVEN_THRESHOLD "" 
;# Specify the threshold for timing-driven metal fill.
;# If not specified, timing-driven is not enabled.
;# If specified, "-timing_preserve_setup_slack_threshold" option is added.
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED "off" ;# off | <a technology node> | generic; used for -track_fill option of signoff_create_metal_fill
;# for non-track-based : specify off 
;# for track-based : specify either a node (refer to man page) or generic 
set ICV_IN_DESIGN_METAL_FILL_RUNSET	"" ;# Specify the foundry runset for signoff_create_metal_fill command;
;# required only by non track-based metal fill (ICV_IN_DESIGN_METAL_FILL_TRACK_BASED set to off).
set ICV_IN_DESIGN_POST_METAL_FILL_RUNDIR "z_MFILL_after" 
;# The working directory for the signoff_check_drc after signoff_create_metal_fill is completed;
;# only takes effect if ICV_IN_DESIGN_METAL_FILL is true
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED_PARAMETER_FILE "auto" ;# auto | <a parameter file>; default is auto;
;# this variable is only for track-based metal fill;
;# specify auto to use ICC-II auto generated track_fill_params.rh file or your own paramter file.
########################################################################################## 
## Variables for settings related to write data (used by write_data.tcl)
##########################################################################################
## write_gds related
set WRITE_GDS_LAYER_MAP_FILE 		"" ;# A layer map file which provides a mapping between the tool and GDS layers
set WRITE_OASIS_LAYER_MAP_FILE 		"" ;# A layer map file which provides a mapping between the tool and OASIS layers
########################################################################################## 
## Variables for Functional ECO related settings (used by functional_eco.tcl)
##########################################################################################
set FUNCTIONAL_ECO_ACTIVE_SCENARIO_LIST	"" ;# Optional; a subset of scenarios to be made active during the step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_FUNCTIONAL_ECO_PRE_SCRIPT	"" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_FUNCTIONAL_ECO_POST_SCRIPT	"" ;# An optional Tcl file to be sourced after route_eco.
set FUNCTIONAL_ECO_DISPLACEMENT_THRESHOLD "10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
set FUNCTIONAL_ECO_VERILOG_FILE		"" ;# Required; a verilog file to be 
set FUNCTIONAL_ECO_MODE			"default" ;# Specify the preferred flow; default|freeze_silicon
;# default: sources $FUNCTIONAL_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $FUNCTIONAL_ECO_CHANGE_FILE, and place_freeze_silicon
########################################################################################## 
## Variables for PT ECO related settings (used by pt_eco.tcl/pt_eco_incremental.tcl)
##########################################################################################
## The following variables apply to both pt_eco.tcl (classic PT-ECO flow) and pt_eco_incremental.tcl (Galaxy incremental ECO flow)
set PT_ECO_ACTIVE_SCENARIO_LIST 	"" ;# Optional; a subset of scenarios to be made active during the step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_PT_ECO_PRE_SCRIPT 		"" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_PT_ECO_POST_SCRIPT 	"" ;# An optional Tcl file to be sourced after route_eco.
set PT_ECO_DISPLACEMENT_THRESHOLD 	"10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
## The following variables only apply to pt_eco.tcl (classic PT-ECO flow)
set PT_ECO_CHANGE_FILE 			"" ;# Required; an ECO guidance file generated by the PT-SI write_changes command,
;# as an input to the pt_eco.tcl
set PT_ECO_MODE				"default" ;# Specify the preferred flow for the PT-ECO run; default|freeze_silicon
;# default: sources $PT_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $PT_ECO_CHANGE_FILE, and place_freeze_silicon
########################################################################################## 
## Variables for Redhawk in-design related settings 
## (used by redhawk_in_design_pnr.tcl; SNPS_INDESIGN_RH_RAIL license required)
##########################################################################################
set REDHAWK_DIR 			"" ;# Specify the path to REDHAWK executable; required 
set REDHAWK_PAD_FILE 			"" ;# Default is top level pins.
set REDHAWK_ANALYSIS_NETS 		"" ;# Required. Specify the list of power and ground nets in pairs and in separate lines for the analysis;
;# for example, "VDD1 VSS1 VDD2 VSS2 VDD3 VSS3", where VDD* are power nets and VSS* are ground nets.
set REDHAWK_TECH_FILE 			"" ;# Required. Apache Technology File
set REDHAWK_MACROS 			"" ;# Optional. List of Macro names and macro directories in pairs and in separate lines;
;# for example, "macro1_name macro1_directory 
;#		    macro2_name macro2_directory 
;#		    macro3_name macro3_directory"
set REDHAWK_SWITCH_MODEL_FILES 		"" ;# Optional. List of switch model files;
;# for example: "switch_model_file1 
;#               switch_model_file2 
;#		    switch_model_file3"
set REDHAWK_LIB_FILES 			"" ;# Required. List of .lib files in separate lines.
;# for example: "/home/lib_1.lib 
;#               /home/lib_2.lib
;#               /home/lib_3.lib"
set REDHAWK_APL_FILES			"" ;# Required for dynamic analysis.  List of apl files in separate lines.
;# for example: "x.cdev cdev
;#               x.current current
;#               y.cdev cdev
;#               y.current current"
set REDHAWK_EXTRA_GSR 			"" ;# Optional. Provide a file with custom Redhawk settings.
set REDHAWK_ANALYSIS 			"" ;# Required. Specify of the analyses below:
;# For Static analysis: "static"
;# For Vector-based Dynamic analysis: "dynamic_vcd"
;# For Vectorless Dynamic analysis: "dynamic_vectorless"
;# For Effective Resistance analysis: "effective_resistance"
;# For Minimum path resistance analysis: "min_path_resistance"
;# For Integrity Check: "check_missing_via"
set REDHAWK_OUTPUT_REPORT 		"" ;# Optional. Specify a file name to have the output report produced:
;# For Static or dynamic analysis: the effective voltage drop is reported
;# For Effective Resistance analysis: the effective resistance is reported
;# For Minimum path resistance analysis: the minimum path resistance is reported
;# For Integrity Check: the missing vias are reported
set REDHAWK_EM_ANALYSIS 	   	false ;# Optional. Set to true if EM analysis to be performed with static or dynamic analysis.
set REDHAWK_EM_REPORT 			"" ;# Optional. Specify a file name to have the EM output report produced.
set REDHAWK_SCRIPT_FILE 		"" ;# Optional. Specify a file name for using Redhawk standalone run tcl file.
set REDHAWK_SWITCHING_ACTIVITY_FILE 	"" ;# Required for vector-based dynamic analysis.  Format is as follows:
;# {file_format [file_name] [strip_path]}
set REDHAWK_FIX_MISSING_VIAS       	false ;# Optional. Set to true to enable inserting vias to missing via locations after the check_missing_via flow is run.
set REDHAWK_MISSING_VIA_POS_THRESHOLD	"" ;# Optional. Set to positive voltage between two overlapped layers for filtering purpose.  Default is no filtering.
set REDHAWK_RAIL_DATABASE               RAIL_DATABASE  ; #Optional. Set ICC2 Redhawk Fusion output directory.
set REDHAWK_PGA_POWER_NET               "" ; #Required.  Set one power net for PGA.
set REDHAWK_PGA_GROUND_NET              "" ; #Required.  Set one ground net for PGA
set REDHAWK_PGA_NODE                    "" ; #Required. Set the technology node such as tsmc16.
set REDHAWK_PGA_ICV_DIR                 "" ; #Required. Set the path to the ICV binary.  Example: /global/apps/icv_2018.06
##########################################################################################
## System Variables and Settings (there's no need to change them)
##########################################################################################
## Reporting 
set REPORT_QOR				true ;# true|false; RM default true; runs various reporting commands at end of each step;
;# reporting commands vary by stage; set it to false to skip reporting
set REPORT_QOR_REPORT_POWER		true ;# true|false; RM default true;
;# set it to false to skip report_power and report_clock_qor -type power during reporting
set REPORT_QOR_REPORT_CONGESTION	true ;# true|false; RM default reports congestion with "route_global -congestion_map_only true"
;# at the end of preroute steps; set it to false to skip.
set search_path [list ./rm_icc2_pnr_scripts ./rm_setup ./templates $REDHAWK_SEARCH_PATH]
lappend search_path .
if {$synopsys_program_name == "icc2_shell"} {
	set_host_options -max_cores 8

	## Enable on-disk operation for copy_block to save block to disk right away
	set_app_option -name design.on_disk_operation -value true ;# default false and global-scoped
}
set sh_continue_on_error true
## Label names (while $DESIGN_NAME is the block name)
set INIT_DESIGN_BLOCK_NAME 		"init_design" 			;# Label name to be used when saving a block in init_design.tcl
set PLACE_OPT_BLOCK_NAME 		"place_opt" 			;# Label name to be used when saving a block in place_opt.tcl
set CLOCK_OPT_CTS_BLOCK_NAME 		"clock_opt_cts" 		;# Label name to be used when saving a block in clock_opt_cts.tcl
set CLOCK_OPT_OPTO_BLOCK_NAME 		"clock_opt_opto" 		;# Label name to be used when saving a block in clock_opt_opto.tcl
set ROUTE_AUTO_BLOCK_NAME 		"route_auto" 			;# Label name to be used when saving a block in route_auto.tcl
set ROUTE_OPT_BLOCK_NAME 		"route_opt" 			;# Label name to be used when saving a block in route_opt.tcl
set CHIP_FINISH_BLOCK_NAME 		"chip_finish" 			;# Label name to be used when saving a block in chip_finish.tcl
set ICV_IN_DESIGN_BLOCK_NAME 		"icv_in_design" 		;# Label name to be used when saving a block in icv_in_design.tcl
set WRITE_DATA_FROM_BLOCK_NAME 		$ICV_IN_DESIGN_BLOCK_NAME 	;# Label name of the source block in write_data.tcl;
set WRITE_DATA_BLOCK_NAME 		"write_data" 			;# Label name to be used when saving a block in write_data.tcl
;# default is ICV_IN_DESIGN_BLOCK_NAME
set FUNCTIONAL_ECO_FROM_BLOCK_NAME	$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in functional_eco.tcl;
;# default is ROUTE_OPT_BLOCK_NAME
set FUNCTIONAL_ECO_BLOCK_NAME		"functional_eco"		;# Label name to be used when saving a block in functional_eco.tcl
set PT_ECO_FROM_BLOCK_NAME 		$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in pt_eco.tcl;
;# default is ROUTE_OPT_BLOCK_NAME
set PT_ECO_BLOCK_NAME 			"pt_eco" 			;# Label name to be used when saving a block in pt_eco.tcl
set PT_ECO_INCREMENTAL_FROM_BLOCK_NAME 	$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in pt_eco_incremental_1.tcl;
;# default is ROUTE_OPT_BLOCK_NAME; specify a different name if needed
set PT_ECO_INCREMENTAL_1_BLOCK_NAME 	"pt_eco_incremental_1" 		;# Label name to be used when saving a block in pt_eco_incremental_1.tcl
set PT_ECO_INCREMENTAL_2_BLOCK_NAME 	"pt_eco_incremental_2" 		;# Label name to be used when saving a block in pt_eco_incremental_2.tcl
set REDHAWK_IN_DESIGN_PNR_FROM_BLOCK_NAME $INIT_DESIGN_BLOCK_NAME	;# Label name of the starting block for redhawk_in_design_pnr.tcl;
;# default is INIT_DESIGN_BLOCK_NAME
## Directories
set OUTPUTS_DIR	"./outputs_icc2"	;# Directory to write output data files; mainly used by write_data.tcl
set REPORTS_DIR	"./rpts_icc2"		;# Directory to write reports; mainly used by report_qor.tcl
if !{[file exists $OUTPUTS_DIR]} {file mkdir $OUTPUTS_DIR} ;# do not change this line or directory may not be created properly
if !{[file exists $REPORTS_DIR]} {file mkdir $REPORTS_DIR} ;# do not change this line or directory may not be created properly
##########################################################################################
## Hierarchical PNR Variables (used by hierarchical PNR implementation)
##########################################################################################
## For designs where the blocks are bound to abstracts
set SUB_BLOCK_REFS                   	[list ] ;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == flattened , specify design names of the immediate child blocks
;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == nested , specify design names of the physical blocks in all lower levels of physical hierarchy
;# Include the blocks that will be bound to abstracts
set USE_ABSTRACTS_FOR_BLOCKS        	[list ] ;# design names of the physical blocks in the next lower level that will be bound to abstracts
## By default, abstracts created after icv_in_design step of lower-level are used to implement the current level
## Update the following variables if you want to use abstracts created after any other step 
set BLOCK_ABSTRACT_FOR_PLACE_OPT 	"$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_PLACE_OPT label for place_opt
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS    "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS label for clock_opt_cts
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO   "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO label for clock_opt_opto
set BLOCK_ABSTRACT_FOR_ROUTE_AUTO       "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ROUTE_AUTO label for route_auto
set BLOCK_ABSTRACT_FOR_ROUTE_OPT        "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ROUTE_OPT label for route_opt
set BLOCK_ABSTRACT_FOR_CHIP_FINISH      "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CHIP_FINISH for chip_finish
set BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN    "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN label for icv_in_design
set USE_ABSTRACTS_FOR_POWER_ANALYSIS 	false ;# Default false; false|true;
;# sets app option abstract.annotate_power that annotates power information in the abstracts
;# set this to true to perform power analysis inside subblocks modeled as abstracts
set USE_ABSTRACTS_FOR_SIGNAL_EM_ANALYSIS false ;# Default false; false|true;
;# sets app option abstract.enable_signal_em_analysis 
;# set this to true to perform signal em analysis inside abstracts
set ABSTRACT_TYPE_FOR_MPH_BLOCKS "flattened" ; # "nested | flattened", Default nested. Specifies the type of abstract to be created for MPH blocks (blocks with more than 1 level of physical hierarchy)
;# Allowed values are nested and flattened. 
;# when this variable is set to nested (default), preserve_block_instances option of create_abstract command is set to true (default value)
;# when this variable is set to flattened , preserve_block_instances option of create_abstract command is set to false
set CHECK_HIER_TIMING_CONSTRAINTS_CONSISTENCY true ;# Determines whether the consistency of top and block timing constraints is checked during the check_design command
;# The variable in turn sets the application option abstract.check_constraints_consistency to true
########################################################################################## 
## Hierarchical PNR Variables for clock_opt_cts related settings (used by clock_opt_cts.tcl)
##########################################################################################
set PROMOTE_CLOCK_BALANCE_POINTS	false ;# Default false. When implementing intermediate and top levels of physical hierarchy,
;# set this variable to true to promote clock balance points from sub-blocks.
;# Leave this variable to its default value, if the needed clock balance points for the pins
;# inside sub-blocks are applied from the top-level itself.
########################################################################################## 
## Hierarchical PNR Variables for designs where some of the blocks are bound to ETMs
##########################################################################################
set WRITE_DATA_FOR_ETM_GENERATION       false ;# Default false. Set it to true, for writing out required design data for ETM Generation in PrimeTime 
set WRITE_DATA_FOR_ETM_BLOCK_NAME       $ICV_IN_DESIGN_BLOCK_NAME ;# Name of the starting block for the write_data_for_etm step
## ICC2-RM provides additional files (flavors) to override RM default settings for high connectivity, run time and area/power focused designs.
#  These files are under rm_icc2_pnr_scripts/ :  
#  flavor.high_connectivity_high_congestion_focused.tcl, flavor.area_power_focused.tcl and flavor.run_time_focused.tcl
#  You can use the ADDITIONAL_FLAVOR variable to control whether to use these flavors.
set ADDITIONAL_FLAVOR "" 	;# default unspecified; if unspecified, runs RM default flow that works/balances all PPA
;# set it to high_connectivity_high_congestion for high connectivity design styles with heavy congestions
;# set it to area_power for extra area and power optimizations
;# set it to run_time if run time is the primary concern
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_setup/icc2_pnr_setup.tcl

set REPORT_PREFIX $ICV_IN_DESIGN_BLOCK_NAME
icv_in_design
open_lib $DESIGN_LIBRARY
Information: Loading library file '/afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/MulDiv' (FILE-007)
Information: Loading library file '/afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech/ece720/Nangate_15nm_OCL_ICC2_LibPrep_v2014_06/icc2_cell_lib/NanGate_15nm_OCL.ndm' (FILE-007)
{MulDiv}
copy_block -from ${DESIGN_NAME}/${CHIP_FINISH_BLOCK_NAME} -to ${DESIGN_NAME}/${ICV_IN_DESIGN_BLOCK_NAME}
Information: User units loaded from library 'NanGate_15nm_OCL' (LNK-040)
Information: Saving block 'MulDiv:MulDiv/icv_in_design.design'
{MulDiv:MulDiv/icv_in_design.design}
current_block ${DESIGN_NAME}/${ICV_IN_DESIGN_BLOCK_NAME}
{MulDiv:MulDiv/icv_in_design.design}
link_block
Using libraries: MulDiv NanGate_15nm_OCL
Updating block MulDiv:MulDiv/icv_in_design.design
Design 'MulDiv' was successfully linked.
1
## The following only applies to hierarchical designs
## Swap abstracts if abstracts specified for chip_finish and icv_in_design are different
if {$DESIGN_STYLE == "hier"} {
   if {$USE_ABSTRACTS_FOR_BLOCKS != "" && ($BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN != $BLOCK_ABSTRACT_FOR_CHIP_FINISH)} {
      puts "RM-info: Swapping from $BLOCK_ABSTRACT_FOR_CHIP_FINISH to $BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN abstracts for all blocks."
      change_abstract -references $USE_ABSTRACTS_FOR_BLOCKS -label $BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN
      report_abstracts
   }
}
if {$ICV_IN_DESIGN_ACTIVE_SCENARIO_LIST != ""} {
	set_scenario_status -active false [get_scenarios -filter active]
	set_scenario_status -active true $ICV_IN_DESIGN_ACTIVE_SCENARIO_LIST
}
source -echo settings.non_persistent.tcl ;# non-persistent settings to be re-applied in each session
puts "RM-info: Running script [info script]\n"
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/settings.non_persistent.tcl

##########################################################################################
# Script: settings.non_persistent.tcl
# Description : Settings that need to be re-applied in each new ICC-II session are incldued below.
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
####################################
## Timer 
####################################
## set_app_options -name time.enable_preset_clear_arcs -value true ;# tool default false, global-scoped
####################################
## Keepout margin (lib cell based) 
####################################
## Lib cell based keepout margin is not persistent in the current release and must be re-applied in new ICC-II seccions.
#  Example : create_keepout_margin -outer {5 5 5 5} [get_lib_cells */lib_cell_name]
####################################
## set_threshold_voltage_group_type 
####################################
## Set your threshold_voltage_group attributes. These are persistent and can be simply defined in settings.place_opt.tcl. 
#  Listed here for your reference. For example:
#  	define_user_attribute -type string -class lib_cell threshold_voltage_group
#  	set_attribute -quiet [get_lib_cells -quiet */*LVT] threshold_voltage_group LVt
#  	set_attribute -quiet [get_lib_cells -quiet */*RVT] threshold_voltage_group RVt
#  	set_attribute -quiet [get_lib_cells -quiet */*HVT] threshold_voltage_group HVt
## set_threshold_voltage_group_type is not persistent and should be defined here:
#  	set_threshold_voltage_group_type -type low_vt LVt
#  	set_threshold_voltage_group_type -type normal_vt RVt
#  	set_threshold_voltage_group_type -type high_vt HVt
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/settings.non_persistent.tcl

########################################################################
## Pre signoff_check_drc and signoff_fix_drc customizations
########################################################################
if {[file exists [which $TCL_USER_ICV_IN_DESIGN_PRE_SCRIPT]]} {
        puts "RM-info: Sourcing [which $TCL_USER_ICV_IN_DESIGN_PRE_SCRIPT]"
        source $TCL_USER_ICV_IN_DESIGN_PRE_SCRIPT
} elseif {$TCL_USER_ICV_IN_DESIGN_PRE_SCRIPT != ""} {
        puts "RM-error: TCL_USER_ICV_IN_DESIGN_PRE_SCRIPT($TCL_USER_ICV_IN_DESIGN_PRE_SCRIPT) is invalid. Please correct it."
}
####################################
## report_app_options & report_lib_cell_purpose	
####################################
redirect -tee -file ${REPORTS_DIR}/${REPORT_PREFIX}.report_app_options.start {report_app_options -non_default *}
****************************************
Report : app_option
           -non_default
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:51:30 2019
****************************************
Name                                                            Type       Value       User-default System-default Scope      Status     Source
--------------------------------------------------------------- ---------- ----------- ------------ -------------- ---------- ---------- ----------------------------------------------------------------------------------------------------
ccd.post_route_buffer_removal                                   bool       true        --           false          block      normal     
design.on_disk_operation                                        bool       true        true         false          global     normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_setup/icc2_pnr_setup.tcl:552
extract.enable_coupling_cap                                     bool       true        --           false          block      normal     
opt.area.effort                                                 enum       high        {}           low            block      normal     
opt.common.advanced_logic_restructuring_mode                    enum       area_timing {}           none           block      normal     
opt.common.buffer_area_effort                                   enum       ultra       {}           low            block      normal     
opt.common.use_route_aware_estimation                           enum       true        {}           false          block      normal     
opt.port.eliminate_verilog_assign                               bool       true        --           false          block      normal     
opt.power.effort                                                enum       high        {}           low            block      normal     
opt.power.mode                                                  enum       total       {}           none           block      normal     
opt.timing.effort                                               enum       high        {}           low            block      normal     
place_opt.final_place.effort                                    enum       high        {}           medium         block      normal     
place_opt.initial_drc.global_route_based                        enum       1           {}           false          block      normal     
place_opt.place.congestion_effort                               enum       high        {}           medium         block      normal     
route.common.post_detail_route_redundant_via_insertion          enum       medium      {}           off            block      normal     
route.detail.eco_max_number_of_iterations                       integer    10          --           -1             block      normal     
route.detail.eco_route_use_soft_spacing_for_timing_optimization bool       false       --           true           block      normal     
route.detail.timing_driven                                      bool       true        --           false          block      normal     
route.global.timing_driven                                      bool       true        --           false          block      normal     
route.track.crosstalk_driven                                    bool       true        --           false          block      normal     
route.track.timing_driven                                       bool       true        --           false          block      normal     
time.enable_ccs_rcv_cap                                         bool       true        --           false          block      normal     
time.enable_clock_to_data_analysis                              bool       true        --           false          block      normal     
time.enable_io_path_groups                                      bool       true        --           false          block      normal     
time.remove_clock_reconvergence_pessimism                       bool       true        --           false          block      normal     
time.si_enable_analysis                                         bool       true        --           false          block      normal     
--------------------------------------------------------------- ---------- ----------- ------------ -------------- ---------- ---------- ----------------------------------------------------------------------------------------------------

There are additional internal differences with no available TBC source.
1
redirect -file ${REPORTS_DIR}/${REPORT_PREFIX}.report_lib_cell_purpose {report_lib_cell -objects [get_lib_cells] -column {full_name:20 valid_purposes}}
## The following only applies to designs with physical hierarchy
## Ignore the sub-blocks (bound to abstracts) internal timing paths
if {$DESIGN_STYLE == "hier" && $PHYSICAL_HIERARCHY_LEVEL != "bottom"} {
    set_timing_paths_disabled_blocks  -all_sub_blocks
}
########################################################################
## signoff_check_drc and signoff_fix_drc
########################################################################
## Runset for signoff_check_drc
if {[file exists [which $ICV_IN_DESIGN_DRC_CHECK_RUNSET]]} {
	puts "RM-info: Setting signoff.check_drc.runset to [which $ICV_IN_DESIGN_DRC_CHECK_RUNSET]"
	set_app_options -name signoff.check_drc.runset -value $ICV_IN_DESIGN_DRC_CHECK_RUNSET
} elseif {$ICV_IN_DESIGN_DRC_CHECK_RUNSET != ""} {
	puts "RM-error: ICV_IN_DESIGN_DRC_CHECK_RUNSET($ICV_IN_DESIGN_DRC_CHECK_RUNSET) is invalid. Please correct it."
}
if {[get_app_option_value -name signoff.check_drc.runset] != ""} {

	########################################################################
	## signoff_check_drc
	########################################################################
	save_block ;# Save to disk is required as ICV reads from disk file instead of memory
	set_app_options -name signoff.check_drc.run_dir -value $ICV_IN_DESIGN_DRC_CHECK_RUNDIR ;# RM default z_check_drc
	signoff_check_drc -error_data $ICV_IN_DESIGN_DRC_CHECK_RUNDIR ;# RM default z_check_drc

	## Note: Ideally results from signoff_check_drc should be reviewed and corrective action
	#  taken on appropriate app.options before invoking signoff_fix_drc.
	#  Note that signoff.fix_drc.max_errors_per_rule defaults at 1000. If more than 1000 DRC violations
	#  are reported of a specific type, this error type will be excluded from fixing. This condition
	#  may indicate that there is some other issue with the design.

	if {$ICV_IN_DESIGN_ADR} {

	########################################################################
	## signoff_fix_drc (controlled by ICV_IN_DESIGN_ADR, default true)
	########################################################################
	#  Specify valid ICV_IN_DESIGN_ADR_DPT_RULES if you want signoff_fix_drc to be used for DPT rules fixing
	#  Review the signoff_fix_drc/result_summary.rpt for complete details of signoff_fix_drc

		########################################################################
		## signoff_fix_drc for non-DPT
		########################################################################
		set_app_options -name signoff.fix_drc.init_drc_error_db -value $ICV_IN_DESIGN_DRC_CHECK_RUNDIR ;# RM default z_check_drc
		set_app_options -name signoff.fix_drc.run_dir -value $ICV_IN_DESIGN_ADR_RUNDIR ;# RM default z_adr
		set_app_options -name signoff.fix_drc.custom_guidance -value off

		## signoff_drc_check after fixing
		if {$ICV_IN_DESIGN_ADR_DPT_RULES != ""} {
			signoff_fix_drc -unselect_rules $ICV_IN_DESIGN_ADR_DPT_RULES
		} else {
			signoff_fix_drc
		}
		save_block

		set_app_options -name signoff.check_drc.run_dir -value $ICV_IN_DESIGN_POST_ADR_RUNDIR ;# RM default z_post_adr
		signoff_check_drc -error_data $ICV_IN_DESIGN_POST_ADR_RUNDIR ;# RM default z_post_adr

		########################################################################
		## signoff_fix_drc for DPT
		########################################################################
		if {$ICV_IN_DESIGN_ADR_DPT_RULES != ""} {
			set_app_options -name signoff.fix_drc.init_drc_error_db -value $ICV_IN_DESIGN_POST_ADR_RUNDIR ;# RM default z_post_adr
			set_app_options -name signoff.fix_drc.run_dir -value $ICV_IN_DESIGN_ADR_DPT_RUNDIR ;# RM default z_adr_with_dpt
			set_app_options -name signoff.fix_drc.custom_guidance -value dpt

			signoff_fix_drc -select_rules $ICV_IN_DESIGN_ADR_DPT_RULES
			save_block
	
			## signoff_drc_check after DPT fixing
			set_app_options -name signoff.check_drc.run_dir -value $ICV_IN_DESIGN_POST_ADR_DPT_RUNDIR ;# RM default z_post_adr_with_dpt
			signoff_check_drc -error_data $ICV_IN_DESIGN_POST_ADR_DPT_RUNDIR ;# RM default z_post_adr_with_dpt
			set_app_options -name signoff.fix_drc.custom_guidance -value off
		}
	}
} else {
	puts "RM-error: signoff.check_drc.runset is not specified. Please set it through ICV_IN_DESIGN_DRC_CHECK_RUNSET!" 
	puts "RM-info: signoff_check_drc and signoff_fix_drc are both skipped." 
}
RM-error: signoff.check_drc.runset is not specified. Please set it through ICV_IN_DESIGN_DRC_CHECK_RUNSET!
RM-info: signoff_check_drc and signoff_fix_drc are both skipped.
####################################
## Metal fill creation	
####################################
## Metal fill creation command
if {$ICV_IN_DESIGN_METAL_FILL} {

if {$ICV_IN_DESIGN_METAL_FILL_RUNDIR != ""} {
	puts "RM-info: Setting signoff.create_metal_fill.run_dir to $ICV_IN_DESIGN_METAL_FILL_RUNDIR"
	set_app_options -name signoff.create_metal_fill.run_dir -value $ICV_IN_DESIGN_METAL_FILL_RUNDIR
}

if {$ICV_IN_DESIGN_METAL_FILL_TRACK_BASED == "off"} {

## Non track-based metal fill setup

	##  A valid runset is required for non track-based metal fill. Specify runset for signoff_create_metal_fill
	if {[file exists [which $ICV_IN_DESIGN_METAL_FILL_RUNSET]]} {
		puts "RM-info: Setting signoff.create_metal_fill.runset to [which $ICV_IN_DESIGN_METAL_FILL_RUNSET]"
		set_app_options -name signoff.create_metal_fill.runset -value $ICV_IN_DESIGN_METAL_FILL_RUNSET
	} elseif {$ICV_IN_DESIGN_METAL_FILL_RUNSET != ""} {
		puts "RM-error: ICV_IN_DESIGN_METAL_FILL_RUNSET($ICV_IN_DESIGN_METAL_FILL_RUNSET) is invalid. Please correct it."
	}

	if {[get_app_option_value -name signoff.create_metal_fill.runset] != ""} {
		set create_metal_fill_cmd "signoff_create_metal_fill"
	} else {
		puts "RM-error: signoff.create_metal_fill.runset is not specified. Please set it through ICV_IN_DESIGN_METAL_FILL_RUNSET!" 
		puts "RM-warning: signoff_create_metal_fill is skipped."
	}
} else {

## Track-based metal fill setup


	## For track-based metal fill creation, it is recommended to specify foundry node for -track_fill in order to use -fill_all_track
	if {$ICV_IN_DESIGN_METAL_FILL_TRACK_BASED != "generic"} {
		set create_metal_fill_cmd "signoff_create_metal_fill -track_fill $ICV_IN_DESIGN_METAL_FILL_TRACK_BASED -fill_all_tracks true"
	} else {
		set create_metal_fill_cmd "signoff_create_metal_fill -track_fill $ICV_IN_DESIGN_METAL_FILL_TRACK_BASED"
	}

	## Track-based metal fill creation: optionally specify a ICV_IN_DESIGN_METAL_FILL_TRACK_BASED_PARAMETER_FILE  
	if {$ICV_IN_DESIGN_METAL_FILL_TRACK_BASED_PARAMETER_FILE != "auto" && [file exists [which $ICV_IN_DESIGN_METAL_FILL_TRACK_BASED_PARAMETER_FILE]]} {
		lappend create_metal_fill_cmd -track_fill_parameter_file $ICV_IN_DESIGN_METAL_FILL_TRACK_BASED_PARAMETER_FILE
	}
}

## Metal fill creation
if {[info exists create_metal_fill_cmd] && $create_metal_fill_cmd != ""} {
	## Timing-driven
	if {$ICV_IN_DESIGN_METAL_FILL_TIMING_DRIVEN_THRESHOLD != ""} {
		lappend create_metal_fill_cmd -timing_preserve_setup_slack_threshold $ICV_IN_DESIGN_METAL_FILL_TIMING_DRIVEN_THRESHOLD

		# Extraction options
		set_extraction_options -real_metalfill_extraction none

		# Optional app options to block fill creation on critical nets. Below are examples.
		# 	set_app_options -name signoff.create_metal_fill.space_to_nets -value {{M1 4x} {M2 4x} ...}
		# 	set_app_options -name signoff.create_metal_fill.space_to_clock_nets -value {{M1 5x} {M2 5x} ...}
		# 	set_app_options -name signoff.create_metal_fill.space_to_nets_on_adjacent_layer -value {{M1 3x} {M2 3x} ...}
		# 	set_app_options -name signoff.create_metal_fill.fix_density_error -value true
		# 	set_app_options -name signoff.create_metal_fill.apply_nondefault_rules -value true
	}

	save_block ;# this is required before ICV operations since ICV reads from disk file instead of memory

	puts "RM-info: Running $create_metal_fill_cmd"
	eval $create_metal_fill_cmd

	save_block ;# this is recommended in case there are subsequent ICV operations added by the user after signoff_create_metal_fill 

	if {[get_app_option_value -name signoff.check_drc.runset] != ""} {
		set_app_options -name signoff.check_drc.fill_view_data -value read_if_uptodate
		set_app_options -name signoff.check_drc.run_dir -value $ICV_IN_DESIGN_POST_METAL_FILL_RUNDIR ;# RM default z_MFILL_after
		puts "RM-info: Running signoff_check_drc"
		signoff_check_drc -error_data $ICV_IN_DESIGN_POST_METAL_FILL_RUNDIR ;# RM default z_MFILL_after
	} else {
		puts "RM-warning: signoff.check_drc.runset is not specified. Please set it through ICV_IN_DESIGN_DRC_CHECK_RUNSET!" 
		puts "RM-warning: The signoff_check_drc command after signoff_create_metal_fill is skipped."
	}

	set_extraction_options -real_metalfill_extraction floating
}
}
####################################
## Create abstract and frame
####################################
## Enabled for hierarchical designs; for bottom and intermediate levels of physical hierarchy
if {$DESIGN_STYLE == "hier"} {
        if {$USE_ABSTRACTS_FOR_POWER_ANALYSIS == "true"} {
                set_app_options -name abstract.annotate_power -value true
        }

        if {$USE_ABSTRACTS_FOR_SIGNAL_EM_ANALYSIS == "true"} {
                set_app_options -name abstract.enable_signal_em_analysis -value true
        }

        if { $PHYSICAL_HIERARCHY_LEVEL == "bottom" } {
                create_abstract -read_only
                create_frame -block_all true
                derive_hier_antenna_property -design ${DESIGN_NAME}/${ICV_IN_DESIGN_BLOCK_NAME}
        } elseif { $PHYSICAL_HIERARCHY_LEVEL == "intermediate"} {
            if { $ABSTRACT_TYPE_FOR_MPH_BLOCKS == "nested"} {
                ## Create nested abstract for the intermediate level of physical hierarchy
                create_abstract -read_only
            } elseif { $ABSTRACT_TYPE_FOR_MPH_BLOCKS == "flattened"} {
                ## Create flattened abstract for the intermediate level of physical hierarchy
                create_abstract -read_only -preserve_block_instances false
            }
            create_frame -block_all true 
            derive_hier_antenna_property -design ${DESIGN_NAME}/${ICV_IN_DESIGN_BLOCK_NAME}
        }
}
####################################
## Post signoff_create_metal_full customizations
####################################
if {[file exists [which $TCL_USER_ICV_IN_DESIGN_POST_SCRIPT]]} {
        puts "RM-info: Sourcing [which $TCL_USER_ICV_IN_DESIGN_POST_SCRIPT]"
        source $TCL_USER_ICV_IN_DESIGN_POST_SCRIPT
} elseif {$TCL_USER_ICV_IN_DESIGN_POST_SCRIPT != ""} {
        puts "RM-error: TCL_USER_ICV_IN_DESIGN_POST_SCRIPT($TCL_USER_ICV_IN_DESIGN_POST_SCRIPT) is invalid. Please correct it."
}
####################################
## Report and output
####################################
if {$REPORT_QOR} {source report_qor.tcl}			 
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/report_qor.tcl

RM-info: Reporting clock tree information and QoR ...

 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
Information: RDE mode is turned on. (TIM-124)
Warning: Libraries do not have CCS noise model for accurate waveform analysis in advanced waveform propagation mode. (TIM-207)
Information: Corner mode_norm.slow.RCmax: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.worst_low.RCmax_bc: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.fast.RCmin: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.worst_low.RCmax: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.slow.RCmax_bc: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.fast.RCmin_bc: no PVT mismatches. (PVT-032)
Information: The stitching and editing of coupling caps is turned ON for design 'MulDiv:MulDiv/icv_in_design.design'. (TIM-125)
Information: Design MulDiv has 5990 nets, 0 global routed, 5976 detail routed. (NEX-024)
Begin building search trees for block MulDiv:MulDiv/icv_in_design.design
Done building search trees for block MulDiv:MulDiv/icv_in_design.design (time 0s)
Information: The RC mode used is DR for design 'MulDiv'. (NEX-022)
---extraction options---
Corner: mode_norm.slow.RCmax
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.slow.RCmax_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.worst_low.RCmax
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.worst_low.RCmax_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.fast.RCmin
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: mode_norm.fast.RCmin_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Global options:
 late_ccap_threshold       : 31fF
 late_ccap_ratio           : 0.03
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 8
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : true
Extracting design: MulDiv 
Information: coupling capacitance is created explicitly. (NEX-029)
Information: 5988 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 5988, routed nets = 5988, across physical hierarchy nets = 0, parasitics cached nets = 5988, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Update timing is using PrimeTime delay calculation. (TIM-201)
************************************************************
Timer Settings:
Delay Calculation Style:                   primetime
Signal Integrity Analysis:                 enabled
Timing Window Analysis:                    enabled
Advanced Waveform Propagation:             full_design
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   enabled
************************************************************
Warning: The scenario mode_norm.fast.RCmin has max transition DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
Warning: The scenario mode_norm.fast.RCmin has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
****************************************
Report : clock qor
        -type summary
        -nosplit
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:51:32 2019
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

===========================================================
==== Summary Reporting for Corner mode_norm.fast.RCmin ====
===========================================================

========================================== Summary Table for Corner mode_norm.fast.RCmin ===========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin, Scenario: mode_norm.fast.RCmin
clock                                   M,D       214     24      118     32.24     36.42      0.00      0.00         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        214     24      118     32.24     36.42      0.00      0.00         0         0


Warning: The scenario mode_norm.fast.RCmin_bc has max transition DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
Warning: The scenario mode_norm.fast.RCmin_bc has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
==============================================================
==== Summary Reporting for Corner mode_norm.fast.RCmin_bc ====
==============================================================

========================================= Summary Table for Corner mode_norm.fast.RCmin_bc =========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin_bc, Scenario: mode_norm.fast.RCmin_bc
clock                                   M,D       214     24      118     32.24     36.42     76.60     27.90         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        214     24      118     32.24     36.42     76.60     27.90         0         0


===========================================================
==== Summary Reporting for Corner mode_norm.slow.RCmax ====
===========================================================

========================================== Summary Table for Corner mode_norm.slow.RCmax ===========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.slow.RCmax, Scenario: mode_norm.slow.RCmax
clock                                   M,D       214     24      118     32.24     36.42     78.35     28.65         1         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        214     24      118     32.24     36.42     78.35     28.65         1         0


================================================================
==== Summary Reporting for Corner mode_norm.worst_low.RCmax ====
================================================================

======================================== Summary Table for Corner mode_norm.worst_low.RCmax ========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.worst_low.RCmax, Scenario: mode_norm.worst_low.RCmax
clock                                   M,D       214     24      118     32.24     36.42    100.50     36.70         2         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        214     24      118     32.24     36.42    100.50     36.70         2         0


1
Dispatching command : 'report_clock_qor -type latency -show_paths -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.latency
Dispatching command : 'report_clock_qor -type area -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.cell_area
Dispatching command : 'report_clock_qor -type structure -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.structure
Dispatching command : 'report_clock_qor -type drc_violators -all -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.drc_violators
Dispatching command : 'report_clock_timing -type summary -nosplit -scenarios [get_scenarios]' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_timing
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_clock_qor -type latency -show_paths -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.latency'

Completed 'report_clock_qor -type area -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.cell_area'

Completed 'report_clock_qor -type structure -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.structure'

Completed 'report_clock_qor -type drc_violators -all -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.drc_violators'

Completed 'report_clock_timing -type summary -nosplit -scenarios [get_scenarios]' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_timing'

RM-info: Running report_clock_qor -type power ...

RM-info: Reporting timing constraints ...

Dispatching command : 'report_mode -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_mode
Dispatching command : 'report_pvt -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_pvt
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_mode -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_mode'

Completed 'report_pvt -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_pvt'

RM-info: Reporting timing and QoR ...

****************************************
Report : qor
        -summary
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:51:50 2019
****************************************
Information: Timer using 'PrimeTime Delay Calculation, SI, Timing Window Analysis, AWP, CRPR'. (TIM-050)

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
mode_norm.slow.RCmax (Setup)          54.33           0.00              0
mode_norm.worst_low.RCmax (Setup)           0.86           0.00              0
Design             (Setup)             0.86           0.00              0

mode_norm.fast.RCmin_bc (Hold)          -0.03          -0.03              1
Design             (Hold)             -0.03          -0.03              1
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                           2050.57
Cell Area (netlist and physical only):         2050.57
Nets with DRC Violations:        3
1
Information: Timer using 'PrimeTime Delay Calculation, SI, Timing Window Analysis, AWP, CRPR'. (TIM-050)
****************************************
Report : global timing
        -format { narrow }
        -report_by design
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:51:50 2019
****************************************

No setup violations found.


Hold violations
--------------------------------------------------------------
          Total   reg->reg    in->reg   reg->out    in->out
--------------------------------------------------------------
WNS       -0.03      -0.03       0.00       0.00       0.00
TNS       -0.03      -0.03       0.00       0.00       0.00
NUM           1          1          0          0          0
--------------------------------------------------------------

1
RM-info: Analyzing design violations ...

****************************************
Report : check_mv_design
        -erc_mode
        -voltage_threshold 0
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:51:50 2019
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)
1
****************************************
Report : check_mv_design
        -power_connectivity
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:51:51 2019
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- PG net rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Power connectivity rule ----------
Warning: PG pin 'remainder_reg_0_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_0_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_32_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_32_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_16_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_16_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_8_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_8_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_10_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_10_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_2_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_2_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_18_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_18_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_34_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_34_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_26_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_26_/VNW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_58_/VPW' is unconnected. (MV-005)
Warning: PG pin 'remainder_reg_58_/VNW' is unconnected. (MV-005)
Information: Message 'MV-005' limit (20) exceeded. Remainder will be suppressed. The limit can be changed with '-max_message_count' option. (MV-079)
Information: Total 11074 MV-005 violations. (MV-080)

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 11074 warning(s) from check_mv_design. (MV-082)
1
****************************************
Report : check_mv_design
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:51:51 2019
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)
1
Loading cell instances...
Number of Standard Cells: 5537
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 529
Number of VDD Vias: 6245
Number of VDD Terminals: 64
Number of VSS Wires: 71
Number of VSS Vias: 5355
Number of VSS Terminals: 60
**************Verify net VDD connectivity*****************
  Number of floating wires: 168
  Number of floating vias: 116
  Number of floating std cells: 1538
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
**************Verify net VSS connectivity*****************
  Number of floating wires: 12
  Number of floating vias: 0
  Number of floating std cells: 1796
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
{PATH_3_2 PATH_3_9 PATH_3_10 PATH_3_12 PATH_3_15 PATH_3_22 PATH_3_23 PATH_3_25 PATH_3_28 PATH_3_35 PATH_3_36 PATH_3_38 PATH_3_41 PATH_3_48 PATH_3_49 PATH_3_51 PATH_3_54 PATH_3_62 PATH_3_64 PATH_3_67 PATH_3_75 PATH_3_77 PATH_3_80 PATH_3_1936 PATH_3_1937 PATH_3_1944 PATH_3_1947 PATH_3_1948 PATH_3_1949 PATH_3_1955 PATH_3_1960 PATH_3_1962 PATH_3_1963 PATH_3_1966 PATH_3_1972 PATH_3_1973 PATH_3_1974 PATH_3_1975 PATH_3_1977 PATH_5_14717 PATH_5_14718 PATH_5_14719 PATH_5_14722 PATH_5_14723 PATH_5_14724 PATH_5_14725 PATH_5_14726 PATH_5_14732 PATH_5_14733 PATH_5_14745 PATH_5_14746 PATH_5_14752 PATH_5_14753 PATH_5_14754 PATH_5_14755 PATH_5_14764 PATH_5_14773 PATH_5_14774 PATH_5_14775 PATH_5_14776 PATH_5_14785 PATH_5_14786 PATH_5_14787 PATH_5_14789 PATH_5_14790 PATH_5_14795 PATH_5_14796 PATH_5_14801 PATH_5_14802 PATH_5_14811 PATH_5_14814 PATH_5_14815 PATH_5_14821 PATH_5_14827 PATH_5_14833 PATH_5_14834 PATH_5_14837 PATH_5_14838 PATH_5_14843 PATH_5_14844 PATH_5_14852 PATH_5_14855 PATH_5_14856 PATH_5_14858 PATH_5_14862 PATH_5_14866 PATH_5_14867 PATH_5_14870 PATH_5_14896 PATH_5_14899 PATH_5_14900 PATH_5_14901 PATH_5_14902 PATH_5_14903 PATH_5_14904 PATH_5_14905 PATH_5_14909 PATH_5_14910 PATH_5_14929 PATH_5_14930 ...}
RM-info: Running report_power ...

RM-info: Reporting design information ...

****************************************
Report : report_utilization
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:51:52 2019
****************************************
Utilization Ratio:			0.5256
Utilization options:
 - Area calculation based on:		site_row of block MulDiv/icv_in_design
 - Categories of objects excluded:	hard_macros macro_keepouts soft_macros io_cells hard_blockages 
Total Area:				3901.6858
Total Capacity Area:			3901.6858
Total Area of cells:			2050.5723
Area of excluded objects:
 - hard_macros         :		0.0000
 - macro_keepouts      :		0.0000
 - soft_macros         :		0.0000
 - io_cells            :		0.0000
 - hard_blockages      :		0.0000

Utilization of site-rows with:
 - Site 'unit':				0.5256

0.5256
RM-info: Checking design issues ...

RM-info: Reporting units ...

RM-info: Reporting non-default app option settings ...

RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm/rm_icc2_pnr_scripts/report_qor.tcl

redirect -tee -file ${REPORTS_DIR}/${REPORT_PREFIX}.check_routes {check_routes}
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MSMG5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 


Start checking for open nets ... 

Total number of nets = 5991, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 5991 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  147  Alloctr  148  Proc 2154 
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :	 false               
common.post_detail_route_redundant_via_insertion        :	 medium              
common.verbose_level                                    :	 0                   

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.eco_max_number_of_iterations                     :	 10                  
detail.eco_route_use_soft_spacing_for_timing_optimization:	 false               
detail.force_end_on_preferred_grid                      :	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 8 threads for routing. (ZRT-444)
Checked	2/9 Partitions, Violations =	0
Checked	2/9 Partitions, Violations =	0
Checked	3/9 Partitions, Violations =	0
Checked	4/9 Partitions, Violations =	0
Checked	6/9 Partitions, Violations =	0
Checked	7/9 Partitions, Violations =	0
Checked	8/9 Partitions, Violations =	0
Checked	9/9 Partitions, Violations =	0
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc  241 
[DRC CHECK] Total (MB): Used  175  Alloctr  176  Proc 2395 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    35167 micron
Total Number of Contacts =             44958
Total Number of Wires =                33297
Total Number of PtConns =              6
Total Number of Routed Wires =       33297
Total Routed Wire Length =           35166 micron
Total Number of Routed Contacts =       44958
	Layer               M1 :        192 micron
	Layer            MINT1 :      10023 micron
	Layer            MINT2 :      12649 micron
	Layer            MINT3 :       5975 micron
	Layer            MINT4 :       4017 micron
	Layer            MINT5 :        358 micron
	Layer            MSMG1 :        764 micron
	Layer            MSMG2 :        808 micron
	Layer            MSMG3 :        260 micron
	Layer            MSMG4 :        101 micron
	Layer            MSMG5 :         21 micron
	Layer              MG1 :          0 micron
	Layer              MG2 :          0 micron
	Via        VSMG4_0_2x1 :          4
	Via        VSMG3_0_1x2 :         22
	Via        VSMG3_0_2x1 :          1
	Via        VSMG2_0_2x1 :         93
	Via   VSMG2_0(rot)_1x2 :          1
	Via   VSMG2_0(rot)_2x1 :          2
	Via        VSMG2_0_1x2 :          5
	Via        VSMG1_0_1x2 :        265
	Via   VSMG1_0(rot)_2x1 :          1
	Via   VSMG1_0(rot)_1x2 :          5
	Via        VSMG1_0_2x1 :         29
	Via        VINT5_0_2x1 :        387
	Via   VINT5_0(rot)_2x1 :         12
	Via        VINT5_0_1x2 :         40
	Via        VINT4_0_1x2 :        526
	Via   VINT4_0(rot)_2x1 :          1
	Via   VINT4_0(rot)_1x2 :          5
	Via        VINT4_0_2x1 :         20
	Via            VINT3_0 :         10
	Via        VINT3_0_2x1 :       1341
	Via   VINT3_0(rot)_1x2 :          4
	Via   VINT3_0(rot)_2x1 :          5
	Via        VINT3_0_1x2 :        119
	Via            VINT2_0 :        104
	Via        VINT2_0_1x2 :       3218
	Via   VINT2_0(rot)_2x1 :         16
	Via   VINT2_0(rot)_1x2 :          4
	Via        VINT2_0_2x1 :        601
	Via            VINT1_0 :       1234
	Via        VINT1_0_2x1 :      12012
	Via   VINT1_0(rot)_1x2 :         81
	Via   VINT1_0(rot)_2x1 :         52
	Via        VINT1_0_1x2 :       5234
	Via               V1_0 :       3189
	Via           V1_0_2x1 :       5566
	Via      V1_0(rot)_1x2 :         60
	Via      V1_0(rot)_2x1 :        240
	Via           V1_0_1x2 :      10449

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 89.91% (40421 / 44958 vias)
 
    Layer V1         = 83.65% (16315  / 19504   vias)
        Weight 1     = 83.65% (16315   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 16.35% (3189    vias)
    Layer VINT1      = 93.37% (17379  / 18613   vias)
        Weight 1     = 93.37% (17379   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.63% (1234    vias)
    Layer VINT2      = 97.36% (3839   / 3943    vias)
        Weight 1     = 97.36% (3839    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.64% (104     vias)
    Layer VINT3      = 99.32% (1469   / 1479    vias)
        Weight 1     = 99.32% (1469    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.68% (10      vias)
    Layer VINT4      = 100.00% (552    / 552     vias)
        Weight 1     = 100.00% (552     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VINT5      = 100.00% (439    / 439     vias)
        Weight 1     = 100.00% (439     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
        Weight 1     = 100.00% (300     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
        Weight 1     = 100.00% (23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
        Weight 1     = 100.00% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 89.91% (40421 / 44958 vias)
 
    Layer V1         = 83.65% (16315  / 19504   vias)
    Layer VINT1      = 93.37% (17379  / 18613   vias)
    Layer VINT2      = 97.36% (3839   / 3943    vias)
    Layer VINT3      = 99.32% (1469   / 1479    vias)
    Layer VINT4      = 100.00% (552    / 552     vias)
    Layer VINT5      = 100.00% (439    / 439     vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
 
  The optimized via conversion rate based on total routed via count = 89.91% (40421 / 44958 vias)
 
    Layer V1         = 83.65% (16315  / 19504   vias)
        Weight 1     = 83.65% (16315   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 16.35% (3189    vias)
    Layer VINT1      = 93.37% (17379  / 18613   vias)
        Weight 1     = 93.37% (17379   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.63% (1234    vias)
    Layer VINT2      = 97.36% (3839   / 3943    vias)
        Weight 1     = 97.36% (3839    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.64% (104     vias)
    Layer VINT3      = 99.32% (1469   / 1479    vias)
        Weight 1     = 99.32% (1469    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.68% (10      vias)
    Layer VINT4      = 100.00% (552    / 552     vias)
        Weight 1     = 100.00% (552     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VINT5      = 100.00% (439    / 439     vias)
        Weight 1     = 100.00% (439     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG1      = 100.00% (300    / 300     vias)
        Weight 1     = 100.00% (300     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG2      = 100.00% (101    / 101     vias)
        Weight 1     = 100.00% (101     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG3      = 100.00% (23     / 23      vias)
        Weight 1     = 100.00% (23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VSMG4      = 100.00% (4      / 4       vias)
        Weight 1     = 100.00% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 


Verify Summary:

Total number of nets = 5991, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


print_message_info -ids * -summary

Id             Severity         Limit    Occurrences   Suppressed
--------------------------------------------------------------------
FILE-007    Information             0              2            0
LNK-040     Information             0              1            0
MV-005          Warning             0             20            0
MV-079      Information             0              1            0
MV-080      Information             0              1            0
MV-082      Information             0              3            0
NEX-022     Information             0              1            0
NEX-024     Information             0              1            0
NEX-028     Information             0              1            0
NEX-029     Information             0              1            0
POW-005     Information            10              1            0
POW-009         Warning            10              4            0
POW-024     Information            10              2            0
POW-052     Information            10              2            0
PVT-032     Information             0              6            0
TIM-050     Information             0              5            0
TIM-111     Information             0              1            0
TIM-112     Information             0              1            0
TIM-124     Information             0              1            0
TIM-125     Information             0              1            0
TIM-201     Information             0              1            0
TIM-207         Warning             0              1            0
UIC-058         Warning             0              9            0
ZRT-309         Warning             0              1            0
ZRT-444     Information             0              1            0

Diagnostics summary: 35 warnings, 34 informationals
echo [date] > icv_in_design
exit
Maximum memory usage for this session: 1100.62 MB
CPU usage for this session:     30 seconds (  0.01 hours)
Elapsed time for this session:     30 seconds (  0.01 hours)
Thank you for using IC Compiler II.
date > all
make[1]: Leaving directory `/afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/icc2rm'
