// Seed: 2164387306
module module_0;
  wire id_2;
  assign id_1 = 1;
  supply1 id_3;
  wire id_4 = id_2;
  tri id_5;
  always @(id_1, posedge 1 - 1) id_5 = 1;
  wire id_6;
  assign module_1.id_0 = 0;
  always @(posedge 1);
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    input tri id_2,
    input wor id_3,
    output supply1 id_4,
    input uwire id_5,
    input tri0 id_6,
    input tri id_7,
    output wor id_8
);
  assign id_8 = id_2;
  module_0 modCall_1 ();
endmodule
