INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sayed/Desktop/Programing/major project/major-project-/minfinder/minfinder.srcs/sources_1/new/m2VG_pipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m2VG_pipelined
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sayed/Desktop/Programing/major project/major-project-/minfinder/minfinder.srcs/sources_1/new/m4VG_pipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4VG_pipelined
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sayed/Desktop/Programing/major project/major-project-/minfinder/minfinder.srcs/sources_1/new/m8VG_pipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8VG_pipelined
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sayed/Desktop/Programing/major project/major-project-/minfinder/minfinder.srcs/sources_1/new/m16VG_pipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m16VG_pipelined
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sayed/Desktop/Programing/major project/major-project-/absoluter/absoluter.srcs/sources_1/new/absW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module absW
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sayed/Desktop/Programing/major project/major-project-/absoluter/absoluter.srcs/sources_1/new/Absoluter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Absoluter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sayed/Desktop/Programing/major project/major-project-/minfinder/minfinder.srcs/sources_1/new/m18VG_pipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m18VG_pipelined
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sayed/Desktop/Documents and downloads/emsggen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emsggen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sayed/Desktop/Documents and downloads/emsggen_cover.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emsggen_cover
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sayed/Desktop/Programing/major project/major-project-/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
