\hypertarget{struct_l_l_w_u___mem_map}{}\section{L\+L\+W\+U\+\_\+\+Mem\+Map Struct Reference}
\label{struct_l_l_w_u___mem_map}\index{L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K70\+F12.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \hyperlink{struct_l_l_w_u___mem_map_abb0c4dd1142a84dc991e6dda4a8381d6}{P\+E1}
\item 
uint8\+\_\+t \hyperlink{struct_l_l_w_u___mem_map_a53d86f5153bce17f9927472da4fade5a}{P\+E2}
\item 
uint8\+\_\+t \hyperlink{struct_l_l_w_u___mem_map_a96a722e1ae66ee87b88407ef622cf243}{P\+E3}
\item 
uint8\+\_\+t \hyperlink{struct_l_l_w_u___mem_map_a61ec3534039e161c5c71ea7f290f23d5}{P\+E4}
\item 
uint8\+\_\+t \hyperlink{struct_l_l_w_u___mem_map_ae8dea688fae93c1a5f9dd22b70cdc5cf}{M\+E}
\item 
uint8\+\_\+t \hyperlink{struct_l_l_w_u___mem_map_acb7ec83bb70ec1313cd2e0682b1ee75c}{F1}
\item 
uint8\+\_\+t \hyperlink{struct_l_l_w_u___mem_map_a108405432abc40a34ccbb2c0d7ecfdb4}{F2}
\item 
uint8\+\_\+t \hyperlink{struct_l_l_w_u___mem_map_a47d12785dc2fc2afa376e2398c7619f1}{F3}
\item 
uint8\+\_\+t \hyperlink{struct_l_l_w_u___mem_map_a80ad19326e9bf7209c71d7955e4ef044}{F\+I\+L\+T1}
\item 
uint8\+\_\+t \hyperlink{struct_l_l_w_u___mem_map_a84fdf2d8e40d91c4ad620512aaca152b}{F\+I\+L\+T2}
\item 
uint8\+\_\+t \hyperlink{struct_l_l_w_u___mem_map_a95c7e36f114e8ac7f235ad8ef335f1cf}{R\+S\+T}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
L\+L\+W\+U -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_l_l_w_u___mem_map_acb7ec83bb70ec1313cd2e0682b1ee75c}{}\index{L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}!F1@{F1}}
\index{F1@{F1}!L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}}
\subsubsection[{F1}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t L\+L\+W\+U\+\_\+\+Mem\+Map\+::\+F1}\label{struct_l_l_w_u___mem_map_acb7ec83bb70ec1313cd2e0682b1ee75c}
L\+L\+W\+U Flag 1 Register, offset\+: 0x5 \hypertarget{struct_l_l_w_u___mem_map_a108405432abc40a34ccbb2c0d7ecfdb4}{}\index{L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}!F2@{F2}}
\index{F2@{F2}!L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}}
\subsubsection[{F2}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t L\+L\+W\+U\+\_\+\+Mem\+Map\+::\+F2}\label{struct_l_l_w_u___mem_map_a108405432abc40a34ccbb2c0d7ecfdb4}
L\+L\+W\+U Flag 2 Register, offset\+: 0x6 \hypertarget{struct_l_l_w_u___mem_map_a47d12785dc2fc2afa376e2398c7619f1}{}\index{L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}!F3@{F3}}
\index{F3@{F3}!L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}}
\subsubsection[{F3}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t L\+L\+W\+U\+\_\+\+Mem\+Map\+::\+F3}\label{struct_l_l_w_u___mem_map_a47d12785dc2fc2afa376e2398c7619f1}
L\+L\+W\+U Flag 3 Register, offset\+: 0x7 \hypertarget{struct_l_l_w_u___mem_map_a80ad19326e9bf7209c71d7955e4ef044}{}\index{L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}!F\+I\+L\+T1@{F\+I\+L\+T1}}
\index{F\+I\+L\+T1@{F\+I\+L\+T1}!L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}}
\subsubsection[{F\+I\+L\+T1}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t L\+L\+W\+U\+\_\+\+Mem\+Map\+::\+F\+I\+L\+T1}\label{struct_l_l_w_u___mem_map_a80ad19326e9bf7209c71d7955e4ef044}
L\+L\+W\+U Pin Filter 1 Register, offset\+: 0x8 \hypertarget{struct_l_l_w_u___mem_map_a84fdf2d8e40d91c4ad620512aaca152b}{}\index{L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}!F\+I\+L\+T2@{F\+I\+L\+T2}}
\index{F\+I\+L\+T2@{F\+I\+L\+T2}!L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}}
\subsubsection[{F\+I\+L\+T2}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t L\+L\+W\+U\+\_\+\+Mem\+Map\+::\+F\+I\+L\+T2}\label{struct_l_l_w_u___mem_map_a84fdf2d8e40d91c4ad620512aaca152b}
L\+L\+W\+U Pin Filter 2 Register, offset\+: 0x9 \hypertarget{struct_l_l_w_u___mem_map_ae8dea688fae93c1a5f9dd22b70cdc5cf}{}\index{L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}!M\+E@{M\+E}}
\index{M\+E@{M\+E}!L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}}
\subsubsection[{M\+E}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t L\+L\+W\+U\+\_\+\+Mem\+Map\+::\+M\+E}\label{struct_l_l_w_u___mem_map_ae8dea688fae93c1a5f9dd22b70cdc5cf}
L\+L\+W\+U Module Enable Register, offset\+: 0x4 \hypertarget{struct_l_l_w_u___mem_map_abb0c4dd1142a84dc991e6dda4a8381d6}{}\index{L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}!P\+E1@{P\+E1}}
\index{P\+E1@{P\+E1}!L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}}
\subsubsection[{P\+E1}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t L\+L\+W\+U\+\_\+\+Mem\+Map\+::\+P\+E1}\label{struct_l_l_w_u___mem_map_abb0c4dd1142a84dc991e6dda4a8381d6}
L\+L\+W\+U Pin Enable 1 Register, offset\+: 0x0 \hypertarget{struct_l_l_w_u___mem_map_a53d86f5153bce17f9927472da4fade5a}{}\index{L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}!P\+E2@{P\+E2}}
\index{P\+E2@{P\+E2}!L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}}
\subsubsection[{P\+E2}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t L\+L\+W\+U\+\_\+\+Mem\+Map\+::\+P\+E2}\label{struct_l_l_w_u___mem_map_a53d86f5153bce17f9927472da4fade5a}
L\+L\+W\+U Pin Enable 2 Register, offset\+: 0x1 \hypertarget{struct_l_l_w_u___mem_map_a96a722e1ae66ee87b88407ef622cf243}{}\index{L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}!P\+E3@{P\+E3}}
\index{P\+E3@{P\+E3}!L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}}
\subsubsection[{P\+E3}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t L\+L\+W\+U\+\_\+\+Mem\+Map\+::\+P\+E3}\label{struct_l_l_w_u___mem_map_a96a722e1ae66ee87b88407ef622cf243}
L\+L\+W\+U Pin Enable 3 Register, offset\+: 0x2 \hypertarget{struct_l_l_w_u___mem_map_a61ec3534039e161c5c71ea7f290f23d5}{}\index{L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}!P\+E4@{P\+E4}}
\index{P\+E4@{P\+E4}!L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}}
\subsubsection[{P\+E4}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t L\+L\+W\+U\+\_\+\+Mem\+Map\+::\+P\+E4}\label{struct_l_l_w_u___mem_map_a61ec3534039e161c5c71ea7f290f23d5}
L\+L\+W\+U Pin Enable 4 Register, offset\+: 0x3 \hypertarget{struct_l_l_w_u___mem_map_a95c7e36f114e8ac7f235ad8ef335f1cf}{}\index{L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}!R\+S\+T@{R\+S\+T}}
\index{R\+S\+T@{R\+S\+T}!L\+L\+W\+U\+\_\+\+Mem\+Map@{L\+L\+W\+U\+\_\+\+Mem\+Map}}
\subsubsection[{R\+S\+T}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t L\+L\+W\+U\+\_\+\+Mem\+Map\+::\+R\+S\+T}\label{struct_l_l_w_u___mem_map_a95c7e36f114e8ac7f235ad8ef335f1cf}
L\+L\+W\+U Reset Enable Register, offset\+: 0x\+A 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
D\+:/\+Embedded Software U\+S/es18aut13/\+Project/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k70_f12_8h}{M\+K70\+F12.\+h}\end{DoxyCompactItemize}
