Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Mar 28 11:32:54 2024
| Host         : DESKTOP-DRFI9SU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file counter_timing_summary_routed.rpt -pb counter_timing_summary_routed.pb -rpx counter_timing_summary_routed.rpx -warn_on_violation
| Design       : counter
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  26          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (26)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (52)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (26)
-------------------------
 There are 26 register/latch pins with no clock driven by root clock pin: sys_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (52)
-------------------------------------------------
 There are 52 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   53          inf        0.000                      0                   53           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            53 Endpoints
Min Delay            53 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.803ns  (logic 3.979ns (68.574%)  route 1.824ns (31.426%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE                         0.000     0.000 r  led_out_reg/C
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  led_out_reg/Q
                         net (fo=2, routed)           1.824     2.280    led_out_OBUF
    E18                  OBUF (Prop_obuf_I_O)         3.523     5.803 r  led_out_OBUF_inst/O
                         net (fo=0)                   0.000     5.803    led_out
    E18                                                               r  led_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.456ns  (logic 0.966ns (21.678%)  route 3.490ns (78.322%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE                         0.000     0.000 r  cnt_reg[14]/C
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  cnt_reg[14]/Q
                         net (fo=2, routed)           1.518     1.937    cnt[14]
    SLICE_X2Y62          LUT4 (Prop_lut4_I2_O)        0.299     2.236 r  cnt[24]_i_8/O
                         net (fo=1, routed)           0.792     3.028    cnt[24]_i_8_n_0
    SLICE_X0Y62          LUT6 (Prop_lut6_I3_O)        0.124     3.152 r  cnt[24]_i_3/O
                         net (fo=25, routed)          1.180     4.332    cnt[24]_i_3_n_0
    SLICE_X0Y65          LUT2 (Prop_lut2_I0_O)        0.124     4.456 r  led_out_i_1/O
                         net (fo=1, routed)           0.000     4.456    led_out_i_1_n_0
    SLICE_X0Y65          FDCE                                         r  led_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.288ns  (logic 0.990ns (23.086%)  route 3.298ns (76.914%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE                         0.000     0.000 r  cnt_reg[14]/C
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  cnt_reg[14]/Q
                         net (fo=2, routed)           1.518     1.937    cnt[14]
    SLICE_X2Y62          LUT4 (Prop_lut4_I2_O)        0.299     2.236 r  cnt[24]_i_8/O
                         net (fo=1, routed)           0.792     3.028    cnt[24]_i_8_n_0
    SLICE_X0Y62          LUT6 (Prop_lut6_I3_O)        0.124     3.152 r  cnt[24]_i_3/O
                         net (fo=25, routed)          0.989     4.140    cnt[24]_i_3_n_0
    SLICE_X2Y62          LUT2 (Prop_lut2_I0_O)        0.148     4.288 r  cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     4.288    cnt__0[12]
    SLICE_X2Y62          FDCE                                         r  cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.264ns  (logic 0.966ns (22.653%)  route 3.298ns (77.347%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE                         0.000     0.000 r  cnt_reg[14]/C
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  cnt_reg[14]/Q
                         net (fo=2, routed)           1.518     1.937    cnt[14]
    SLICE_X2Y62          LUT4 (Prop_lut4_I2_O)        0.299     2.236 r  cnt[24]_i_8/O
                         net (fo=1, routed)           0.792     3.028    cnt[24]_i_8_n_0
    SLICE_X0Y62          LUT6 (Prop_lut6_I3_O)        0.124     3.152 r  cnt[24]_i_3/O
                         net (fo=25, routed)          0.989     4.140    cnt[24]_i_3_n_0
    SLICE_X2Y62          LUT2 (Prop_lut2_I0_O)        0.124     4.264 r  cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     4.264    cnt__0[11]
    SLICE_X2Y62          FDCE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.099ns  (logic 0.992ns (24.199%)  route 3.107ns (75.801%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE                         0.000     0.000 r  cnt_reg[14]/C
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  cnt_reg[14]/Q
                         net (fo=2, routed)           1.518     1.937    cnt[14]
    SLICE_X2Y62          LUT4 (Prop_lut4_I2_O)        0.299     2.236 r  cnt[24]_i_8/O
                         net (fo=1, routed)           0.792     3.028    cnt[24]_i_8_n_0
    SLICE_X0Y62          LUT6 (Prop_lut6_I3_O)        0.124     3.152 r  cnt[24]_i_3/O
                         net (fo=25, routed)          0.798     3.949    cnt[24]_i_3_n_0
    SLICE_X0Y64          LUT2 (Prop_lut2_I0_O)        0.150     4.099 r  cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     4.099    cnt__0[18]
    SLICE_X0Y64          FDCE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.088ns  (logic 0.992ns (24.265%)  route 3.096ns (75.735%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE                         0.000     0.000 r  cnt_reg[14]/C
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  cnt_reg[14]/Q
                         net (fo=2, routed)           1.518     1.937    cnt[14]
    SLICE_X2Y62          LUT4 (Prop_lut4_I2_O)        0.299     2.236 r  cnt[24]_i_8/O
                         net (fo=1, routed)           0.792     3.028    cnt[24]_i_8_n_0
    SLICE_X0Y62          LUT6 (Prop_lut6_I3_O)        0.124     3.152 r  cnt[24]_i_3/O
                         net (fo=25, routed)          0.786     3.938    cnt[24]_i_3_n_0
    SLICE_X0Y64          LUT2 (Prop_lut2_I0_O)        0.150     4.088 r  cnt[20]_i_1/O
                         net (fo=1, routed)           0.000     4.088    cnt__0[20]
    SLICE_X0Y64          FDCE                                         r  cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.078ns  (logic 0.992ns (24.328%)  route 3.086ns (75.672%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE                         0.000     0.000 r  cnt_reg[14]/C
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  cnt_reg[14]/Q
                         net (fo=2, routed)           1.518     1.937    cnt[14]
    SLICE_X2Y62          LUT4 (Prop_lut4_I2_O)        0.299     2.236 r  cnt[24]_i_8/O
                         net (fo=1, routed)           0.792     3.028    cnt[24]_i_8_n_0
    SLICE_X0Y62          LUT6 (Prop_lut6_I3_O)        0.124     3.152 r  cnt[24]_i_3/O
                         net (fo=25, routed)          0.776     3.928    cnt[24]_i_3_n_0
    SLICE_X0Y60          LUT2 (Prop_lut2_I0_O)        0.150     4.078 r  cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     4.078    cnt__0[2]
    SLICE_X0Y60          FDCE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.073ns  (logic 0.966ns (23.715%)  route 3.107ns (76.285%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE                         0.000     0.000 r  cnt_reg[14]/C
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  cnt_reg[14]/Q
                         net (fo=2, routed)           1.518     1.937    cnt[14]
    SLICE_X2Y62          LUT4 (Prop_lut4_I2_O)        0.299     2.236 r  cnt[24]_i_8/O
                         net (fo=1, routed)           0.792     3.028    cnt[24]_i_8_n_0
    SLICE_X0Y62          LUT6 (Prop_lut6_I3_O)        0.124     3.152 r  cnt[24]_i_3/O
                         net (fo=25, routed)          0.798     3.949    cnt[24]_i_3_n_0
    SLICE_X0Y64          LUT2 (Prop_lut2_I0_O)        0.124     4.073 r  cnt[17]_i_1/O
                         net (fo=1, routed)           0.000     4.073    cnt__0[17]
    SLICE_X0Y64          FDCE                                         r  cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.066ns  (logic 0.992ns (24.395%)  route 3.074ns (75.605%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE                         0.000     0.000 r  cnt_reg[14]/C
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  cnt_reg[14]/Q
                         net (fo=2, routed)           1.518     1.937    cnt[14]
    SLICE_X2Y62          LUT4 (Prop_lut4_I2_O)        0.299     2.236 r  cnt[24]_i_8/O
                         net (fo=1, routed)           0.792     3.028    cnt[24]_i_8_n_0
    SLICE_X0Y62          LUT6 (Prop_lut6_I3_O)        0.124     3.152 r  cnt[24]_i_3/O
                         net (fo=25, routed)          0.765     3.916    cnt[24]_i_3_n_0
    SLICE_X0Y60          LUT2 (Prop_lut2_I0_O)        0.150     4.066 r  cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     4.066    cnt__0[4]
    SLICE_X0Y60          FDCE                                         r  cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.066ns  (logic 0.966ns (23.757%)  route 3.100ns (76.243%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE                         0.000     0.000 r  cnt_reg[14]/C
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  cnt_reg[14]/Q
                         net (fo=2, routed)           1.518     1.937    cnt[14]
    SLICE_X2Y62          LUT4 (Prop_lut4_I2_O)        0.299     2.236 r  cnt[24]_i_8/O
                         net (fo=1, routed)           0.792     3.028    cnt[24]_i_8_n_0
    SLICE_X0Y62          LUT6 (Prop_lut6_I3_O)        0.124     3.152 r  cnt[24]_i_3/O
                         net (fo=25, routed)          0.790     3.942    cnt[24]_i_3_n_0
    SLICE_X0Y65          LUT2 (Prop_lut2_I0_O)        0.124     4.066 r  cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     4.066    cnt__0[23]
    SLICE_X0Y65          FDCE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.186ns (43.404%)  route 0.243ns (56.596%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE                         0.000     0.000 r  led_out_reg/C
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  led_out_reg/Q
                         net (fo=2, routed)           0.243     0.384    led_out_OBUF
    SLICE_X0Y65          LUT2 (Prop_lut2_I1_O)        0.045     0.429 r  led_out_i_1/O
                         net (fo=1, routed)           0.000     0.429    led_out_i_1_n_0
    SLICE_X0Y65          FDCE                                         r  led_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.186ns (42.209%)  route 0.255ns (57.791%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDCE                         0.000     0.000 r  cnt_reg[0]/C
    SLICE_X0Y61          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cnt_reg[0]/Q
                         net (fo=3, routed)           0.255     0.396    cnt[0]
    SLICE_X0Y61          LUT1 (Prop_lut1_I0_O)        0.045     0.441 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.441    cnt__0[0]
    SLICE_X0Y61          FDCE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE                         0.000     0.000 r  cnt_reg[15]/C
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_reg[15]/Q
                         net (fo=2, routed)           0.062     0.203    cnt[15]
    SLICE_X1Y63          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.314 r  cnt_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.161     0.475    data0[15]
    SLICE_X0Y63          LUT2 (Prop_lut2_I1_O)        0.108     0.583 r  cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     0.583    cnt__0[15]
    SLICE_X0Y63          FDCE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDCE                         0.000     0.000 r  cnt_reg[19]/C
    SLICE_X0Y64          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_reg[19]/Q
                         net (fo=2, routed)           0.062     0.203    cnt[19]
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.314 r  cnt_reg[20]_i_2/O[2]
                         net (fo=1, routed)           0.161     0.475    data0[19]
    SLICE_X0Y64          LUT2 (Prop_lut2_I1_O)        0.108     0.583 r  cnt[19]_i_1/O
                         net (fo=1, routed)           0.000     0.583    cnt__0[19]
    SLICE_X0Y64          FDCE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.584ns  (logic 0.360ns (61.615%)  route 0.224ns (38.385%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE                         0.000     0.000 r  cnt_reg[23]/C
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_reg[23]/Q
                         net (fo=2, routed)           0.063     0.204    cnt[23]
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.315 r  cnt_reg[24]_i_4/O[2]
                         net (fo=1, routed)           0.161     0.476    data0[23]
    SLICE_X0Y65          LUT2 (Prop_lut2_I1_O)        0.108     0.584 r  cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     0.584    cnt__0[23]
    SLICE_X0Y65          FDCE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.584ns  (logic 0.360ns (61.615%)  route 0.224ns (38.385%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDCE                         0.000     0.000 r  cnt_reg[3]/C
    SLICE_X0Y60          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_reg[3]/Q
                         net (fo=2, routed)           0.063     0.204    cnt[3]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.315 r  cnt_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.161     0.476    data0[3]
    SLICE_X0Y60          LUT2 (Prop_lut2_I1_O)        0.108     0.584 r  cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.584    cnt__0[3]
    SLICE_X0Y60          FDCE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.584ns  (logic 0.360ns (61.615%)  route 0.224ns (38.385%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDCE                         0.000     0.000 r  cnt_reg[7]/C
    SLICE_X0Y61          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_reg[7]/Q
                         net (fo=2, routed)           0.063     0.204    cnt[7]
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.315 r  cnt_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.161     0.476    data0[7]
    SLICE_X0Y61          LUT2 (Prop_lut2_I1_O)        0.108     0.584 r  cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     0.584    cnt__0[7]
    SLICE_X0Y61          FDCE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.662ns  (logic 0.421ns (63.611%)  route 0.241ns (36.389%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDCE                         0.000     0.000 r  cnt_reg[11]/C
    SLICE_X2Y62          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cnt_reg[11]/Q
                         net (fo=2, routed)           0.105     0.269    cnt[11]
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.413 r  cnt_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.136     0.549    data0[12]
    SLICE_X2Y62          LUT2 (Prop_lut2_I1_O)        0.113     0.662 r  cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     0.662    cnt__0[12]
    SLICE_X2Y62          FDCE                                         r  cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.678ns  (logic 0.383ns (56.503%)  route 0.295ns (43.497%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDCE                         0.000     0.000 r  cnt_reg[11]/C
    SLICE_X2Y62          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cnt_reg[11]/Q
                         net (fo=2, routed)           0.105     0.269    cnt[11]
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.380 r  cnt_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.190     0.570    data0[11]
    SLICE_X2Y62          LUT2 (Prop_lut2_I1_O)        0.108     0.678 r  cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     0.678    cnt__0[11]
    SLICE_X2Y62          FDCE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.681ns  (logic 0.393ns (57.733%)  route 0.288ns (42.267%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE                         0.000     0.000 r  cnt_reg[15]/C
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_reg[15]/Q
                         net (fo=2, routed)           0.062     0.203    cnt[15]
    SLICE_X1Y63          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.347 r  cnt_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.226     0.573    data0[16]
    SLICE_X0Y63          LUT2 (Prop_lut2_I1_O)        0.108     0.681 r  cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     0.681    cnt__0[16]
    SLICE_X0Y63          FDCE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------





