{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745603864999 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745603864999 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 25 10:57:44 2025 " "Processing started: Fri Apr 25 10:57:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745603864999 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745603864999 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745603864999 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745603865301 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745603865301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "multiplexer.v" "" { Text "C:/Users/emitchell4/Documents/GitHub/Lab/Verilog/Lab2/multiplexer.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745603871125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745603871125 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multiplexer " "Elaborating entity \"multiplexer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1745603871145 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "multiplexer.v(34) " "Verilog HDL Case Statement warning at multiplexer.v(34): incomplete case statement has no default case item" {  } { { "multiplexer.v" "" { Text "C:/Users/emitchell4/Documents/GitHub/Lab/Verilog/Lab2/multiplexer.v" 34 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1745603871145 "|multiplexer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED_RED\[17..1\] multiplexer.v(22) " "Output port \"LED_RED\[17..1\]\" at multiplexer.v(22) has no driver" {  } { { "multiplexer.v" "" { Text "C:/Users/emitchell4/Documents/GitHub/Lab/Verilog/Lab2/multiplexer.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1745603871145 "|multiplexer"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RED\[1\] GND " "Pin \"LED_RED\[1\]\" is stuck at GND" {  } { { "multiplexer.v" "" { Text "C:/Users/emitchell4/Documents/GitHub/Lab/Verilog/Lab2/multiplexer.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745603871443 "|multiplexer|LED_RED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RED\[2\] GND " "Pin \"LED_RED\[2\]\" is stuck at GND" {  } { { "multiplexer.v" "" { Text "C:/Users/emitchell4/Documents/GitHub/Lab/Verilog/Lab2/multiplexer.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745603871443 "|multiplexer|LED_RED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RED\[3\] GND " "Pin \"LED_RED\[3\]\" is stuck at GND" {  } { { "multiplexer.v" "" { Text "C:/Users/emitchell4/Documents/GitHub/Lab/Verilog/Lab2/multiplexer.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745603871443 "|multiplexer|LED_RED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RED\[4\] GND " "Pin \"LED_RED\[4\]\" is stuck at GND" {  } { { "multiplexer.v" "" { Text "C:/Users/emitchell4/Documents/GitHub/Lab/Verilog/Lab2/multiplexer.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745603871443 "|multiplexer|LED_RED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RED\[5\] GND " "Pin \"LED_RED\[5\]\" is stuck at GND" {  } { { "multiplexer.v" "" { Text "C:/Users/emitchell4/Documents/GitHub/Lab/Verilog/Lab2/multiplexer.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745603871443 "|multiplexer|LED_RED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RED\[6\] GND " "Pin \"LED_RED\[6\]\" is stuck at GND" {  } { { "multiplexer.v" "" { Text "C:/Users/emitchell4/Documents/GitHub/Lab/Verilog/Lab2/multiplexer.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745603871443 "|multiplexer|LED_RED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RED\[7\] GND " "Pin \"LED_RED\[7\]\" is stuck at GND" {  } { { "multiplexer.v" "" { Text "C:/Users/emitchell4/Documents/GitHub/Lab/Verilog/Lab2/multiplexer.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745603871443 "|multiplexer|LED_RED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RED\[8\] GND " "Pin \"LED_RED\[8\]\" is stuck at GND" {  } { { "multiplexer.v" "" { Text "C:/Users/emitchell4/Documents/GitHub/Lab/Verilog/Lab2/multiplexer.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745603871443 "|multiplexer|LED_RED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RED\[9\] GND " "Pin \"LED_RED\[9\]\" is stuck at GND" {  } { { "multiplexer.v" "" { Text "C:/Users/emitchell4/Documents/GitHub/Lab/Verilog/Lab2/multiplexer.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745603871443 "|multiplexer|LED_RED[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RED\[10\] GND " "Pin \"LED_RED\[10\]\" is stuck at GND" {  } { { "multiplexer.v" "" { Text "C:/Users/emitchell4/Documents/GitHub/Lab/Verilog/Lab2/multiplexer.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745603871443 "|multiplexer|LED_RED[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RED\[11\] GND " "Pin \"LED_RED\[11\]\" is stuck at GND" {  } { { "multiplexer.v" "" { Text "C:/Users/emitchell4/Documents/GitHub/Lab/Verilog/Lab2/multiplexer.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745603871443 "|multiplexer|LED_RED[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RED\[12\] GND " "Pin \"LED_RED\[12\]\" is stuck at GND" {  } { { "multiplexer.v" "" { Text "C:/Users/emitchell4/Documents/GitHub/Lab/Verilog/Lab2/multiplexer.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745603871443 "|multiplexer|LED_RED[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RED\[13\] GND " "Pin \"LED_RED\[13\]\" is stuck at GND" {  } { { "multiplexer.v" "" { Text "C:/Users/emitchell4/Documents/GitHub/Lab/Verilog/Lab2/multiplexer.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745603871443 "|multiplexer|LED_RED[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RED\[14\] GND " "Pin \"LED_RED\[14\]\" is stuck at GND" {  } { { "multiplexer.v" "" { Text "C:/Users/emitchell4/Documents/GitHub/Lab/Verilog/Lab2/multiplexer.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745603871443 "|multiplexer|LED_RED[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RED\[15\] GND " "Pin \"LED_RED\[15\]\" is stuck at GND" {  } { { "multiplexer.v" "" { Text "C:/Users/emitchell4/Documents/GitHub/Lab/Verilog/Lab2/multiplexer.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745603871443 "|multiplexer|LED_RED[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RED\[16\] GND " "Pin \"LED_RED\[16\]\" is stuck at GND" {  } { { "multiplexer.v" "" { Text "C:/Users/emitchell4/Documents/GitHub/Lab/Verilog/Lab2/multiplexer.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745603871443 "|multiplexer|LED_RED[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RED\[17\] GND " "Pin \"LED_RED\[17\]\" is stuck at GND" {  } { { "multiplexer.v" "" { Text "C:/Users/emitchell4/Documents/GitHub/Lab/Verilog/Lab2/multiplexer.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745603871443 "|multiplexer|LED_RED[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1745603871443 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1745603871497 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1745603871715 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745603871715 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "multiplexer.v" "" { Text "C:/Users/emitchell4/Documents/GitHub/Lab/Verilog/Lab2/multiplexer.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745603871748 "|multiplexer|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "multiplexer.v" "" { Text "C:/Users/emitchell4/Documents/GitHub/Lab/Verilog/Lab2/multiplexer.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745603871748 "|multiplexer|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "multiplexer.v" "" { Text "C:/Users/emitchell4/Documents/GitHub/Lab/Verilog/Lab2/multiplexer.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745603871748 "|multiplexer|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "multiplexer.v" "" { Text "C:/Users/emitchell4/Documents/GitHub/Lab/Verilog/Lab2/multiplexer.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745603871748 "|multiplexer|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "multiplexer.v" "" { Text "C:/Users/emitchell4/Documents/GitHub/Lab/Verilog/Lab2/multiplexer.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745603871748 "|multiplexer|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "multiplexer.v" "" { Text "C:/Users/emitchell4/Documents/GitHub/Lab/Verilog/Lab2/multiplexer.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745603871748 "|multiplexer|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "multiplexer.v" "" { Text "C:/Users/emitchell4/Documents/GitHub/Lab/Verilog/Lab2/multiplexer.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745603871748 "|multiplexer|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "multiplexer.v" "" { Text "C:/Users/emitchell4/Documents/GitHub/Lab/Verilog/Lab2/multiplexer.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745603871748 "|multiplexer|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "multiplexer.v" "" { Text "C:/Users/emitchell4/Documents/GitHub/Lab/Verilog/Lab2/multiplexer.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745603871748 "|multiplexer|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "multiplexer.v" "" { Text "C:/Users/emitchell4/Documents/GitHub/Lab/Verilog/Lab2/multiplexer.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745603871748 "|multiplexer|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "multiplexer.v" "" { Text "C:/Users/emitchell4/Documents/GitHub/Lab/Verilog/Lab2/multiplexer.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745603871748 "|multiplexer|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "multiplexer.v" "" { Text "C:/Users/emitchell4/Documents/GitHub/Lab/Verilog/Lab2/multiplexer.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745603871748 "|multiplexer|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "multiplexer.v" "" { Text "C:/Users/emitchell4/Documents/GitHub/Lab/Verilog/Lab2/multiplexer.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745603871748 "|multiplexer|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "multiplexer.v" "" { Text "C:/Users/emitchell4/Documents/GitHub/Lab/Verilog/Lab2/multiplexer.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745603871748 "|multiplexer|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "multiplexer.v" "" { Text "C:/Users/emitchell4/Documents/GitHub/Lab/Verilog/Lab2/multiplexer.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745603871748 "|multiplexer|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1745603871748 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37 " "Implemented 37 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1745603871749 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1745603871749 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1745603871749 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1745603871749 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745603871774 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 25 10:57:51 2025 " "Processing ended: Fri Apr 25 10:57:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745603871774 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745603871774 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745603871774 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745603871774 ""}
