CHOICE OF LANGUAGE : VERILOG 

REASON 
    verilog seems to be user friendly to beginners than vhdl 
    and also nowadays system verilog is in trend to learn that verilog is a prerequiste 
