[Inputs]
clk
wr
=a[11:0]=
=di[31:0]=
[Outputs]
=done[31:0]=
[BiDir]
[ATTRIBUTES]
VeriModel memory

