# PID ON FPGA

Input : 

    	clock   -> bit
	reset   -> bit 
	difference_in	  -> std vector 32 bit
		
		
Output : 

    	consigne_end    ->		bit
	commande_out	  -> std vector 32 bit
