copy fifo_to_axi4lite.v  \fpga\verilog_library
pushd                    \fpga\verilog_library
call push.bat
popd
