read -sv run_verilog_mid/adder_32b_15_79_76271811b7d5a049628a09906bbca738.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_15_79_76271811b7d5a049628a09906bbca738_yosys.v
