   1                             		.file	"r_glcdc_private.c"
   2                             		.section P,"ax"
   3                             	.Ltext0:
   4                             		.section	.text.r_glcdc_param_check_sync_signal,"ax",@progbits
   6                             	_r_glcdc_param_check_sync_signal:
   7                             	.LVL0:
   8                             	.LFB3:
   9                             		.file 1 "../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c"
   1:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /**************************************************************************************************
   2:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * DISCLAIMER
   3:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * This software is supplied by Renesas Electronics Corporation and is only intended for use with R
   4:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * other uses are authorized. This software is owned by Renesas Electronics Corporation and is prot
   5:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * applicable laws, including copyright laws.
   6:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING
   7:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF
   8:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAI
   9:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS A
  10:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * SHALL BE LIABLE FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY R
  11:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * SOFTWARE, EVEN IF RENESAS OR ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES
  12:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Renesas reserves the right, without notice, to make changes to this software and to discontinue 
  13:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * this software. By using this software, you agree to the additional terms and conditions found by
  14:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * following link:
  15:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * http://www.renesas.com/disclaimer
  16:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *
  17:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Copyright (C) 2019-2020 Renesas Electronics Corporation. All rights reserved.
  18:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  **************************************************************************************************
  19:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /**************************************************************************************************
  20:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * File Name    : r_glcdc_private.c
  21:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Version      : 1.40
  22:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Description  : Internal function program using in GLCDC API functions.
  23:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  **************************************************************************************************
  24:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /**************************************************************************************************
  25:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * History : DD.MM.YYYY Version   Description
  26:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *         : 01.10.2017 1.00      First Release
  27:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *         : 04.04.2019 1.10      Added the comment to loop statement.
  28:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                                Added support for GNUC and ICCRX.
  29:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *         : 20.09.2019 1.30      Modified r_glcdc_background_screen_set and r_glcdc_param_check_sy
  30:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                                to extend the range of front porch.
  31:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                                Modified r_glcdc_hsync_set, r_glcdc_vsync_set and r_glcdc_data_en
  32:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                                because of adding GLCDC_TCON_PIN_NON.
  33:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                                Added the interrupt control processing to before and after
  34:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                                Module Stop Control(MSTP()) executing in r_glcdc_power_on, r_glcd
  35:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                                and r_glcdc_interrupt_setting.
  36:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *         : 30.06.2020 1.40      Added a table constant that reflects the gamma value adjusted
  37:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                                by configuration options and QE for Display[RX}.
  38:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                                Added r_glcdc_qe_parameters_setting function to set the result ad
  39:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                                by configuration options and QE for Display[RX].
  40:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                                Fixed preprocessor condition of BSP version.
  41:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  **************************************************************************************************
  42:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /**************************************************************************************************
  43:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  Includes <System Includes> , "Project Includes"
  44:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  **************************************************************************************************
  45:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** #include "r_glcdc_private.h"
  46:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
  47:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /**************************************************************************************************
  48:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  Imported global variables and functions (from other files)
  49:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  **************************************************************************************************
  50:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** extern glcdc_ctrl_t g_ctrl_blk;
  51:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
  52:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /**************************************************************************************************
  53:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  Private global variables and functions
  54:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  **************************************************************************************************
  55:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /* Structure pointer for accessing iodefine witch related to graphic 1 and graphic 2 */
  56:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** R_BSP_VOLATILE_EVENACCESS st_glcdc_gr_t *gp_gr[GLCDC_FRAME_LAYER_NUM] =
  57:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** {
  58:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     (st_glcdc_gr_t R_BSP_EVENACCESS *) &GLCDC.GR1VEN,
  59:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     (st_glcdc_gr_t R_BSP_EVENACCESS *) &GLCDC.GR2VEN
  60:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** };
  61:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
  62:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /* Structure pointer for accessing iodefine witch related to graphic 1 and graphic 2 color look up 
  63:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** R_BSP_VOLATILE_EVENACCESS st_glcdc_gr_clut_t *gp_gr_clut[GLCDC_FRAME_LAYER_NUM][GLCDC_CLUT_PLANE_NU
  64:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** {
  65:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
  66:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         (st_glcdc_gr_clut_t R_BSP_EVENACCESS *) &GLCDC.GR1CLUT0[0],
  67:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         (st_glcdc_gr_clut_t R_BSP_EVENACCESS *) &GLCDC.GR1CLUT1[0]
  68:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     },
  69:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
  70:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         (st_glcdc_gr_clut_t R_BSP_EVENACCESS *) &GLCDC.GR2CLUT0[0],
  71:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         (st_glcdc_gr_clut_t R_BSP_EVENACCESS *) &GLCDC.GR2CLUT1[0]
  72:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
  73:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** };
  74:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
  75:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
  76:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
  77:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /* Enabled when GLCDC_CFG_CONFIGURATION_MODE is set to "1" or using QE for Display[RX] */
  78:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /* QE for Display[RX] adds the macro definition "QE_DISPLAY_CONFIGURATION" to the compile options. 
  79:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** #if ((GLCDC_CFG_CONFIGURATION_MODE) || defined(QE_DISPLAY_CONFIGURATION))
  80:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
  81:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /* ---- Setting gamma parameters to be adjusted with configuration options ---- */
  82:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /* Gamma red data table */
  83:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** const gamma_correction_t g_glcdc_gamma_table_r =
  84:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** {
  85:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Gain (Adjusted value by configuration options) */
  86:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
  87:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         IMGC_GAMMA_R_GAIN_00, IMGC_GAMMA_R_GAIN_01, IMGC_GAMMA_R_GAIN_02, IMGC_GAMMA_R_GAIN_03,
  88:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         IMGC_GAMMA_R_GAIN_04, IMGC_GAMMA_R_GAIN_05, IMGC_GAMMA_R_GAIN_06, IMGC_GAMMA_R_GAIN_07,
  89:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         IMGC_GAMMA_R_GAIN_08, IMGC_GAMMA_R_GAIN_09, IMGC_GAMMA_R_GAIN_10, IMGC_GAMMA_R_GAIN_11,
  90:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         IMGC_GAMMA_R_GAIN_12, IMGC_GAMMA_R_GAIN_13, IMGC_GAMMA_R_GAIN_14, IMGC_GAMMA_R_GAIN_15
  91:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     },
  92:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
  93:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Threshold (Adjusted value by configuration options) */
  94:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
  95:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         IMGC_GAMMA_R_TH_01, IMGC_GAMMA_R_TH_02, IMGC_GAMMA_R_TH_03, IMGC_GAMMA_R_TH_04,
  96:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         IMGC_GAMMA_R_TH_05, IMGC_GAMMA_R_TH_06, IMGC_GAMMA_R_TH_07, IMGC_GAMMA_R_TH_08,
  97:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         IMGC_GAMMA_R_TH_09, IMGC_GAMMA_R_TH_10, IMGC_GAMMA_R_TH_11, IMGC_GAMMA_R_TH_12,
  98:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         IMGC_GAMMA_R_TH_13, IMGC_GAMMA_R_TH_14, IMGC_GAMMA_R_TH_15
  99:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 100:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** };
 101:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 102:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /* Gamma green data table */
 103:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** const gamma_correction_t g_glcdc_gamma_table_g =
 104:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** {
 105:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Gain (Adjusted value by configuration options) */
 106:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 107:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         IMGC_GAMMA_G_GAIN_00, IMGC_GAMMA_G_GAIN_01, IMGC_GAMMA_G_GAIN_02, IMGC_GAMMA_G_GAIN_03,
 108:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         IMGC_GAMMA_G_GAIN_04, IMGC_GAMMA_G_GAIN_05, IMGC_GAMMA_G_GAIN_06, IMGC_GAMMA_G_GAIN_07,
 109:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         IMGC_GAMMA_G_GAIN_08, IMGC_GAMMA_G_GAIN_09, IMGC_GAMMA_G_GAIN_10, IMGC_GAMMA_G_GAIN_11,
 110:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         IMGC_GAMMA_G_GAIN_12, IMGC_GAMMA_G_GAIN_13, IMGC_GAMMA_G_GAIN_14, IMGC_GAMMA_G_GAIN_15
 111:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     },
 112:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 113:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Threshold (Adjusted value by configuration options) */
 114:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 115:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         IMGC_GAMMA_G_TH_01, IMGC_GAMMA_G_TH_02, IMGC_GAMMA_G_TH_03, IMGC_GAMMA_G_TH_04,
 116:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         IMGC_GAMMA_G_TH_05, IMGC_GAMMA_G_TH_06, IMGC_GAMMA_G_TH_07, IMGC_GAMMA_G_TH_08,
 117:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         IMGC_GAMMA_G_TH_09, IMGC_GAMMA_G_TH_10, IMGC_GAMMA_G_TH_11, IMGC_GAMMA_G_TH_12,
 118:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         IMGC_GAMMA_G_TH_13, IMGC_GAMMA_G_TH_14, IMGC_GAMMA_G_TH_15
 119:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 120:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** };
 121:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 122:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /* Gamma blue data table */
 123:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** const gamma_correction_t g_glcdc_gamma_table_b =
 124:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** {
 125:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Gain (Adjusted value by configuration options) */
 126:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 127:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         IMGC_GAMMA_B_GAIN_00, IMGC_GAMMA_B_GAIN_01, IMGC_GAMMA_B_GAIN_02, IMGC_GAMMA_B_GAIN_03,
 128:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         IMGC_GAMMA_B_GAIN_04, IMGC_GAMMA_B_GAIN_05, IMGC_GAMMA_B_GAIN_06, IMGC_GAMMA_B_GAIN_07,
 129:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         IMGC_GAMMA_B_GAIN_08, IMGC_GAMMA_B_GAIN_09, IMGC_GAMMA_B_GAIN_10, IMGC_GAMMA_B_GAIN_11,
 130:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         IMGC_GAMMA_B_GAIN_12, IMGC_GAMMA_B_GAIN_13, IMGC_GAMMA_B_GAIN_14, IMGC_GAMMA_B_GAIN_15
 131:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     },
 132:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 133:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Threshold (Adjusted value by configuration options) */
 134:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 135:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         IMGC_GAMMA_B_TH_01, IMGC_GAMMA_B_TH_02, IMGC_GAMMA_B_TH_03, IMGC_GAMMA_B_TH_04,
 136:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         IMGC_GAMMA_B_TH_05, IMGC_GAMMA_B_TH_06, IMGC_GAMMA_B_TH_07, IMGC_GAMMA_B_TH_08,
 137:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         IMGC_GAMMA_B_TH_09, IMGC_GAMMA_B_TH_10, IMGC_GAMMA_B_TH_11, IMGC_GAMMA_B_TH_12,
 138:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         IMGC_GAMMA_B_TH_13, IMGC_GAMMA_B_TH_14, IMGC_GAMMA_B_TH_15
 139:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 140:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** };
 141:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 142:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** #endif /* (GLCDC_CFG_CONFIGURATION_MODE) || defined(QE_DISPLAY_CONFIGURATION) */
 143:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 144:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 145:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /* ---- private prototype functions ---- */
 146:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** static uint16_t r_glcdc_get_bit_size(glcdc_in_format_t format);
 147:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** static void r_glcdc_gr_plane_format_set(glcdc_in_format_t format, glcdc_frame_layer_t frame);
 148:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** static void r_glcdc_hsync_set(glcdc_tcon_pin_t tcon, glcdc_timing_t const * const p_timing,
 149:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         glcdc_signal_polarity_t polarity);
 150:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** static void r_glcdc_vsync_set(glcdc_tcon_pin_t tcon, glcdc_timing_t const * const p_timing,
 151:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         glcdc_signal_polarity_t polarity);
 152:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** static void r_glcdc_data_enable_set(glcdc_tcon_pin_t tcon, glcdc_timing_t const * const p_vtiming,
 153:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         glcdc_timing_t const * const p_htiming, glcdc_signal_polarity_t polarity);
 154:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 155:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** #if (GLCDC_CFG_PARAM_CHECKING_ENABLE)
 156:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /* ---- private prototype functions and variables for parameter checking ---- */
 157:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** static glcdc_err_t r_glcdc_param_check_sync_signal(glcdc_cfg_t const * const p_cfg);
 158:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 159:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /*******************************************************************************
 160:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Outline      : Parameter check for synchronize signal
 161:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Function Name: r_glcdc_param_check_sync_signal
 162:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Description  : This function is parameter check of output signal.
 163:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Arguments    : p_cfg -
 164:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Pointer of setting parameter.
 165:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Return Value : GLCDC_SUCCESS -
 166:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Device was opened successfully.
 167:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                GLCDC_ERR_INVALID_TIMING_SETTING -
 168:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Invalid panel timing parameter.
 169:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Note         : none
 170:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *******************************************************************************/
 171:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** static glcdc_err_t r_glcdc_param_check_sync_signal(glcdc_cfg_t const * const p_cfg)
 172:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** {
  10                             		.loc 1 172 1 view -0
  11                             		.loc 1 172 1 is_stmt 0 view .LVU1
  12 0000 6E 6D                   		pushm	r6-r13
  13                             	.LCFI0:
  14 0002 60 40                   		sub	#4, r0
  15                             	.LCFI1:
 173:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     uint32_t hsync_total_cyc;
  16                             		.loc 1 173 5 is_stmt 1 view .LVU2
 174:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     uint32_t vsync_total_cyc;
  17                             		.loc 1 174 5 view .LVU3
 175:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     uint32_t hsync_active_pos_cyc;
  18                             		.loc 1 175 5 view .LVU4
 176:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     uint32_t vsync_active_pos_cyc;
  19                             		.loc 1 176 5 view .LVU5
 177:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 178:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Calculation of total cycle */
 179:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     hsync_total_cyc = (((p_cfg->output.htiming.front_porch + p_cfg->output.htiming.sync_width)
  20                             		.loc 1 179 5 view .LVU6
  21                             		.loc 1 179 47 is_stmt 0 view .LVU7
  22 0004 DD 1E 1D                		mov.W	58[r1], r14
  23 0007 5F E5                   		movu.W	r14, r5
  24                             		.loc 1 179 83 view .LVU8
  25 0009 DD 1D 1F                		mov.W	62[r1], r13
  26 000c 5F D7                   		movu.W	r13, r7
  27                             		.loc 1 179 60 view .LVU9
  28 000e FF 23 75                		add	r7, r5, r3
 180:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             + p_cfg->output.htiming.display_cyc) + p_cfg->output.htiming.back_porch);
  29                             		.loc 1 180 36 view .LVU10
  30 0011 DD 1C 1C                		mov.W	56[r1], r12
  31 0014 5F CA                   		movu.W	r12, r10
  32                             		.loc 1 180 13 view .LVU11
  33 0016 4B A3                   		add	r10, r3
  34                             		.loc 1 180 73 view .LVU12
  35 0018 DD 18 1E                		mov.W	60[r1], r8
  36 001b 5F 86                   		movu.W	r8, r6
  37                             		.loc 1 180 50 view .LVU13
  38 001d 4B 63                   		add	r6, r3
  39                             	.LVL1:
 181:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     vsync_total_cyc = (((p_cfg->output.vtiming.front_porch + p_cfg->output.vtiming.sync_width)
  40                             		.loc 1 181 5 is_stmt 1 view .LVU14
  41                             		.loc 1 181 47 is_stmt 0 view .LVU15
  42 001f DD 1F 21                		mov.W	66[r1], r15
  43 0022 5F F4                   		movu.W	r15, r4
  44                             		.loc 1 181 83 view .LVU16
  45 0024 D5 10 23 01             		mov.W	70[r1], 2[r0]
  46 0028 5D 0A 01                		movu.W	2[r0], r10
  47                             		.loc 1 181 60 view .LVU17
  48 002b FF 2B A4                		add	r10, r4, r11
 182:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             + p_cfg->output.vtiming.display_cyc) + p_cfg->output.vtiming.back_porch);
  49                             		.loc 1 182 36 view .LVU18
  50 002e DD 19 20                		mov.W	64[r1], r9
  51 0031 5F 92                   		movu.W	r9, r2
  52                             		.loc 1 182 13 view .LVU19
  53 0033 4B B2                   		add	r11, r2
  54                             		.loc 1 182 73 view .LVU20
  55 0035 D1 10 22                		mov.W	68[r1], [r0]
  56 0038 5C 0B                   		movu.W	[r0], r11
  57                             		.loc 1 182 50 view .LVU21
  58 003a 4B B2                   		add	r11, r2
  59                             	.LVL2:
 183:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 184:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Calculation of active position cycle */
 185:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     hsync_active_pos_cyc = (((p_cfg->output.htiming.front_porch - BG_PLANE_H_CYC_MARGIN_MIN)
  60                             		.loc 1 185 5 is_stmt 1 view .LVU22
  61                             		.loc 1 185 65 is_stmt 0 view .LVU23
  62 003c 60 25                   		sub	#2, r5
 186:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             + p_cfg->output.htiming.sync_width) + p_cfg->output.htiming.back_porch);
  63                             		.loc 1 186 13 view .LVU24
  64 003e 4B 75                   		add	r7, r5
  65                             		.loc 1 186 49 view .LVU25
  66 0040 4B 65                   		add	r6, r5
  67                             	.LVL3:
 187:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     vsync_active_pos_cyc = (((p_cfg->output.vtiming.front_porch - BG_PLANE_V_CYC_MARGIN_MIN)
  68                             		.loc 1 187 5 is_stmt 1 view .LVU26
  69                             		.loc 1 187 65 is_stmt 0 view .LVU27
  70 0042 60 14                   		sub	#1, r4
 188:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             + p_cfg->output.vtiming.sync_width) + p_cfg->output.vtiming.back_porch);
  71                             		.loc 1 188 13 view .LVU28
  72 0044 4B A4                   		add	r10, r4
  73                             		.loc 1 188 49 view .LVU29
  74 0046 4B B4                   		add	r11, r4
  75                             	.LVL4:
 189:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 190:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Total cycle */
 191:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if ((BG_PLANE_H_CYC_MIN > hsync_total_cyc) || (BG_PLANE_H_CYC_MAX < hsync_total_cyc))
  76                             		.loc 1 191 5 is_stmt 1 view .LVU30
  77                             		.loc 1 191 48 is_stmt 0 view .LVU31
  78 0048 71 33 E8                		add	#-24, r3
  79                             	.LVL5:
  80                             		.loc 1 191 8 view .LVU32
  81 004b 76 03 E8 03             		cmp	#0x3e8, r3
  82 004f 25 05 38 A9 00          		bgtu	.L6
 192:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 193:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         return GLCDC_ERR_INVALID_TIMING_SETTING;
 194:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 195:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 196:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if ((BG_PLANE_V_CYC_MIN > vsync_total_cyc) || (BG_PLANE_V_CYC_MAX < vsync_total_cyc))
  83                             		.loc 1 196 5 is_stmt 1 view .LVU33
  84                             		.loc 1 196 48 is_stmt 0 view .LVU34
  85 0054 71 22 EC                		add	#-20, r2
  86                             	.LVL6:
  87                             		.loc 1 196 8 view .LVU35
  88 0057 76 02 EC 03             		cmp	#0x3ec, r2
  89 005b 25 05 38 A2 00          		bgtu	.L7
 197:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 198:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         return GLCDC_ERR_INVALID_TIMING_SETTING;
 199:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 200:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 201:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Front porch */
 202:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (BG_PLANE_H_FRONT_PORCH_MIN > p_cfg->output.htiming.front_porch)
  90                             		.loc 1 202 5 is_stmt 1 view .LVU36
  91                             		.loc 1 202 8 is_stmt 0 view .LVU37
  92 0060 5F EE                   		movu.W	r14, r14
  93 0062 61 2E                   		cmp	#2, r14
  94 0064 24 05 38 9D 00          		bleu	.L8
 203:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 204:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         return GLCDC_ERR_INVALID_TIMING_SETTING;
 205:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 206:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 207:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (BG_PLANE_V_FRONT_PORCH_MIN > p_cfg->output.vtiming.front_porch)
  95                             		.loc 1 207 5 is_stmt 1 view .LVU38
  96                             		.loc 1 207 8 is_stmt 0 view .LVU39
  97 0069 5F FF                   		movu.W	r15, r15
  98 006b 61 1F                   		cmp	#1, r15
  99 006d 24 05 38 98 00          		bleu	.L9
 208:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 209:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         return GLCDC_ERR_INVALID_TIMING_SETTING;
 210:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 211:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 212:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Display cycle */
 213:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if ((BG_PLANE_H_CYC_ACTIVE_SIZE_MIN > p_cfg->output.htiming.display_cyc)
 100                             		.loc 1 213 5 is_stmt 1 view .LVU40
 214:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             || (BG_PLANE_H_CYC_ACTIVE_SIZE_MAX < p_cfg->output.htiming.display_cyc))
 101                             		.loc 1 214 13 is_stmt 0 view .LVU41
 102 0072 71 C3 F0                		add	#-16, r12, r3
 103                             	.LVL7:
 213:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             || (BG_PLANE_H_CYC_ACTIVE_SIZE_MAX < p_cfg->output.htiming.display_cyc))
 104                             		.loc 1 213 8 view .LVU42
 105 0075 5F 33                   		movu.W	r3, r3
 106 0077 76 03 E8 03             		cmp	#0x3e8, r3
 107 007b 25 05 38 8E 00          		bgtu	.L10
 215:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 216:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         return GLCDC_ERR_INVALID_TIMING_SETTING;
 217:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 218:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 219:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if ((BG_PLANE_V_CYC_ACTIVE_SIZE_MIN > p_cfg->output.vtiming.display_cyc)
 108                             		.loc 1 219 5 is_stmt 1 view .LVU43
 220:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             || (BG_PLANE_V_CYC_ACTIVE_SIZE_MAX < p_cfg->output.vtiming.display_cyc))
 109                             		.loc 1 220 13 is_stmt 0 view .LVU44
 110 0080 71 93 F0                		add	#-16, r9, r3
 219:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             || (BG_PLANE_V_CYC_ACTIVE_SIZE_MAX < p_cfg->output.vtiming.display_cyc))
 111                             		.loc 1 219 8 view .LVU45
 112 0083 5F 33                   		movu.W	r3, r3
 113 0085 76 03 EC 03             		cmp	#0x3ec, r3
 114 0089 25 05 38 84 00          		bgtu	.L11
 221:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 222:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         return GLCDC_ERR_INVALID_TIMING_SETTING;
 223:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 224:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 225:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if ((true == p_cfg->output.dithering.dithering_on)
 115                             		.loc 1 225 5 is_stmt 1 view .LVU46
 116                             		.loc 1 225 8 is_stmt 0 view .LVU47
 117 008e 59 13 7C                		movu.B	124[r1], r3
 118 0091 61 03                   		cmp	#0, r3
 119 0093 10                      		beq	.L3
 226:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             && (GLCDC_DITHERING_MODE_2X2PATTERN == p_cfg->output.dithering.dithering_mode))
 120                             		.loc 1 226 75 view .LVU48
 121 0094 ED 13 20                		mov.L	128[r1], r3
 122                             		.loc 1 226 13 view .LVU49
 123 0097 61 23                   		cmp	#2, r3
 124 0099 20 42                   		beq	.L24
 125                             	.LVL8:
 126                             	.L3:
 227:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 228:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 229:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         if (GLCDC_OUT_FORMAT_8BITS_SERIAL == p_cfg->output.format)
 230:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 231:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             if (2 != (p_cfg->output.htiming.display_cyc & ALIGNMENT_4_MASK))
 232:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 233:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 return GLCDC_ERR_INVALID_TIMING_SETTING;
 234:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
 235:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 236:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         else
 237:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 238:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             if (0 != (p_cfg->output.htiming.display_cyc & ALIGNMENT_4_MASK))
 239:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 240:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 return GLCDC_ERR_INVALID_TIMING_SETTING;
 241:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
 242:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 243:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 244:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         if (0 != (p_cfg->output.vtiming.display_cyc & ALIGNMENT_2_MASK))
 245:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 246:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             return GLCDC_ERR_INVALID_TIMING_SETTING;
 247:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 248:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 249:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 250:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 251:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Back Porch check for Hardware limitation */
 252:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (BG_PLANE_H_BACK_PORCH_MIN > p_cfg->output.htiming.back_porch)
 127                             		.loc 1 252 5 is_stmt 1 view .LVU50
 128                             		.loc 1 252 8 is_stmt 0 view .LVU51
 129 009b 5F 88                   		movu.W	r8, r8
 130 009d 61 08                   		cmp	#0, r8
 131 009f 20 78                   		beq	.L15
 253:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 254:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         return GLCDC_ERR_INVALID_TIMING_SETTING;
 255:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 256:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 257:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* sync width in HSYNC check for Hardware limitation */
 258:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (TCON_H_SYNC_WIDTH_MAX < p_cfg->output.htiming.sync_width)
 132                             		.loc 1 258 5 is_stmt 1 view .LVU52
 133                             		.loc 1 258 8 is_stmt 0 view .LVU53
 134 00a1 5F D3                   		movu.W	r13, r3
 135 00a3 76 03 FF 03             		cmp	#0x3ff, r3
 136 00a7 24 74                   		bgtu	.L16
 259:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 260:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         return GLCDC_ERR_INVALID_TIMING_SETTING;
 261:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 262:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 263:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Total of back porch and sync width in HSYNC check for Hardware limitation */
 264:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (TCON_H_SYNC_POS_MAX < (p_cfg->output.htiming.sync_width + p_cfg->output.htiming.back_porch)
 137                             		.loc 1 264 5 is_stmt 1 view .LVU54
 138                             		.loc 1 264 65 is_stmt 0 view .LVU55
 139 00a9 4B 67                   		add	r6, r7
 140                             	.LVL9:
 141                             		.loc 1 264 8 view .LVU56
 142 00ab 76 07 FF 03             		cmp	#0x3ff, r7
 143 00af 2A 70                   		bgt	.L17
 265:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 266:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         return GLCDC_ERR_INVALID_TIMING_SETTING;
 267:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 268:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 269:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Total of front porch, back porch and sync width in HSYNC check for Hardware limitation */
 270:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if ((BG_PLANE_H_ACTIVE_POS_MIN > hsync_active_pos_cyc) || (BG_PLANE_H_ACTIVE_POS_MAX < hsync_ac
 144                             		.loc 1 270 5 is_stmt 1 view .LVU57
 145                             		.loc 1 270 60 is_stmt 0 view .LVU58
 146 00b1 60 65                   		sub	#6, r5
 147                             	.LVL10:
 148                             		.loc 1 270 8 view .LVU59
 149 00b3 76 05 E8 03             		cmp	#0x3e8, r5
 150 00b7 24 6C                   		bgtu	.L18
 271:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 272:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         return GLCDC_ERR_INVALID_TIMING_SETTING;
 273:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 274:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 275:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Back Porch check for Hardware limitation */
 276:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (BG_PLANE_V_BACK_PORCH_MIN > p_cfg->output.vtiming.back_porch)
 151                             		.loc 1 276 5 is_stmt 1 view .LVU60
 152                             		.loc 1 276 8 is_stmt 0 view .LVU61
 153 00b9 5C 0D                   		movu.W	[r0], r13
 154                             	.LVL11:
 155                             		.loc 1 276 8 view .LVU62
 156 00bb 61 0D                   		cmp	#0, r13
 157 00bd 20 6A                   		beq	.L19
 277:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 278:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         return GLCDC_ERR_INVALID_TIMING_SETTING;
 279:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 280:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 281:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* sync width in VSYNC check for Hardware limitation */
 282:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (TCON_V_SYNC_WIDTH_MAX < p_cfg->output.vtiming.sync_width)
 158                             		.loc 1 282 5 is_stmt 1 view .LVU63
 159                             		.loc 1 282 8 is_stmt 0 view .LVU64
 160 00bf B8 0F                   		movu.W	2[r0], r7
 161 00c1 76 07 FF 07             		cmp	#0x7ff, r7
 162 00c5 24 66                   		bgtu	.L20
 283:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 284:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         return GLCDC_ERR_INVALID_TIMING_SETTING;
 285:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 286:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 287:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Total of back porch and sync width in VSYNC check for Hardware limitation */
 288:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (TCON_V_SYNC_POS_MAX < (p_cfg->output.vtiming.sync_width + p_cfg->output.vtiming.back_porch)
 163                             		.loc 1 288 5 is_stmt 1 view .LVU65
 164                             		.loc 1 288 65 is_stmt 0 view .LVU66
 165 00c7 4B BA                   		add	r11, r10
 166                             		.loc 1 288 8 view .LVU67
 167 00c9 76 0A FF 07             		cmp	#0x7ff, r10
 168 00cd 2A 62                   		bgt	.L21
 289:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 290:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         return GLCDC_ERR_INVALID_TIMING_SETTING;
 291:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 292:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 293:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Total of front porch, back porch and sync width in VSYNC check for Hardware limitation */
 294:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if ((BG_PLANE_V_ACTIVE_POS_MIN > vsync_active_pos_cyc) || (BG_PLANE_V_ACTIVE_POS_MAX < vsync_ac
 169                             		.loc 1 294 5 is_stmt 1 view .LVU68
 170                             		.loc 1 294 60 is_stmt 0 view .LVU69
 171 00cf 60 34                   		sub	#3, r4
 172                             	.LVL12:
 173                             		.loc 1 294 8 view .LVU70
 174 00d1 76 04 EC 03             		cmp	#0x3ec, r4
 175 00d5 24 5E                   		bgtu	.L22
 295:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 296:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         return GLCDC_ERR_INVALID_TIMING_SETTING;
 297:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 298:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 299:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     return GLCDC_SUCCESS;
 176                             		.loc 1 299 12 view .LVU71
 177 00d7 66 01                   		mov.L	#0, r1
 178                             	.LVL13:
 179                             		.loc 1 299 12 view .LVU72
 180 00d9 2E 23                   		bra	.L1
 181                             	.LVL14:
 182                             	.L24:
 229:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 183                             		.loc 1 229 9 is_stmt 1 view .LVU73
 229:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 184                             		.loc 1 229 59 is_stmt 0 view .LVU74
 185 00db AC 93                   		mov.L	72[r1], r3
 229:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 186                             		.loc 1 229 12 view .LVU75
 187 00dd 61 33                   		cmp	#3, r3
 188 00df 20 12                   		beq	.L25
 238:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 189                             		.loc 1 238 13 is_stmt 1 view .LVU76
 238:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 190                             		.loc 1 238 16 is_stmt 0 view .LVU77
 191 00e1 FD 74 CC 03             		tst	#3, r12
 192 00e5 21 2E                   		bne	.L13
 193                             	.LVL15:
 194                             	.L5:
 244:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 195                             		.loc 1 244 9 is_stmt 1 view .LVU78
 244:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 196                             		.loc 1 244 12 is_stmt 0 view .LVU79
 197 00e7 FD 74 C9 01             		tst	#1, r9
 198 00eb 20 B0                   		beq	.L3
 246:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 199                             		.loc 1 246 20 view .LVU80
 200 00ed 66 61                   		mov.L	#6, r1
 201                             	.LVL16:
 246:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 202                             		.loc 1 246 20 view .LVU81
 203 00ef 2E 0D                   		bra	.L1
 204                             	.LVL17:
 205                             	.L25:
 231:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 206                             		.loc 1 231 13 is_stmt 1 view .LVU82
 231:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 207                             		.loc 1 231 16 is_stmt 0 view .LVU83
 208 00f1 64 3C                   		and #3, r12
 209                             	.LVL18:
 231:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 210                             		.loc 1 231 16 view .LVU84
 211 00f3 61 2C                   		cmp	#2, r12
 212 00f5 20 F2                   		beq	.L5
 233:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
 213                             		.loc 1 233 24 view .LVU85
 214 00f7 66 61                   		mov.L	#6, r1
 215                             	.LVL19:
 233:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
 216                             		.loc 1 233 24 view .LVU86
 217 00f9 0B                      		bra	.L1
 218                             	.LVL20:
 219                             	.L6:
 193:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 220                             		.loc 1 193 16 view .LVU87
 221 00fa 66 61                   		mov.L	#6, r1
 222                             	.LVL21:
 223                             		.balign 8,3,2
 224                             	.L1:
 300:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_param_check_sync_signal() */
 225                             		.loc 1 300 1 view .LVU88
 226 00fc 3F 6D 09                		rtsd	#36, r6-r13
 227                             	.LVL22:
 228                             	.L7:
 198:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 229                             		.loc 1 198 16 view .LVU89
 230 00ff 66 61                   		mov.L	#6, r1
 231                             	.LVL23:
 198:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 232                             		.loc 1 198 16 view .LVU90
 233 0101 2E FB                   		bra	.L1
 234                             	.LVL24:
 235                             	.L8:
 204:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 236                             		.loc 1 204 16 view .LVU91
 237 0103 66 61                   		mov.L	#6, r1
 238                             	.LVL25:
 204:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 239                             		.loc 1 204 16 view .LVU92
 240 0105 2E F7                   		bra	.L1
 241                             	.LVL26:
 242                             	.L9:
 209:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 243                             		.loc 1 209 16 view .LVU93
 244 0107 66 61                   		mov.L	#6, r1
 245                             	.LVL27:
 209:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 246                             		.loc 1 209 16 view .LVU94
 247 0109 2E F3                   		bra	.L1
 248                             	.LVL28:
 249                             	.L10:
 216:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 250                             		.loc 1 216 16 view .LVU95
 251 010b 66 61                   		mov.L	#6, r1
 252                             	.LVL29:
 216:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 253                             		.loc 1 216 16 view .LVU96
 254 010d 2E EF                   		bra	.L1
 255                             	.LVL30:
 256                             	.L11:
 222:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 257                             		.loc 1 222 16 view .LVU97
 258 010f 66 61                   		mov.L	#6, r1
 259                             	.LVL31:
 222:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 260                             		.loc 1 222 16 view .LVU98
 261 0111 2E EB                   		bra	.L1
 262                             	.LVL32:
 263                             	.L13:
 240:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
 264                             		.loc 1 240 24 view .LVU99
 265 0113 66 61                   		mov.L	#6, r1
 266                             	.LVL33:
 240:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
 267                             		.loc 1 240 24 view .LVU100
 268 0115 2E E7                   		bra	.L1
 269                             	.LVL34:
 270                             	.L15:
 254:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 271                             		.loc 1 254 16 view .LVU101
 272 0117 66 61                   		mov.L	#6, r1
 273                             	.LVL35:
 254:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 274                             		.loc 1 254 16 view .LVU102
 275 0119 2E E3                   		bra	.L1
 276                             	.LVL36:
 277                             	.L16:
 260:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 278                             		.loc 1 260 16 view .LVU103
 279 011b 66 61                   		mov.L	#6, r1
 280                             	.LVL37:
 260:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 281                             		.loc 1 260 16 view .LVU104
 282 011d 2E DF                   		bra	.L1
 283                             	.LVL38:
 284                             	.L17:
 266:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 285                             		.loc 1 266 16 view .LVU105
 286 011f 66 61                   		mov.L	#6, r1
 287                             	.LVL39:
 266:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 288                             		.loc 1 266 16 view .LVU106
 289 0121 2E DB                   		bra	.L1
 290                             	.LVL40:
 291                             	.L18:
 272:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 292                             		.loc 1 272 16 view .LVU107
 293 0123 66 61                   		mov.L	#6, r1
 294                             	.LVL41:
 272:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 295                             		.loc 1 272 16 view .LVU108
 296 0125 2E D7                   		bra	.L1
 297                             	.LVL42:
 298                             	.L19:
 278:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 299                             		.loc 1 278 16 view .LVU109
 300 0127 66 61                   		mov.L	#6, r1
 301                             	.LVL43:
 278:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 302                             		.loc 1 278 16 view .LVU110
 303 0129 2E D3                   		bra	.L1
 304                             	.LVL44:
 305                             	.L20:
 284:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 306                             		.loc 1 284 16 view .LVU111
 307 012b 66 61                   		mov.L	#6, r1
 308                             	.LVL45:
 284:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 309                             		.loc 1 284 16 view .LVU112
 310 012d 2E CF                   		bra	.L1
 311                             	.LVL46:
 312                             	.L21:
 290:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 313                             		.loc 1 290 16 view .LVU113
 314 012f 66 61                   		mov.L	#6, r1
 315                             	.LVL47:
 290:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 316                             		.loc 1 290 16 view .LVU114
 317 0131 2E CB                   		bra	.L1
 318                             	.LVL48:
 319                             	.L22:
 296:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 320                             		.loc 1 296 16 view .LVU115
 321 0133 66 61                   		mov.L	#6, r1
 322                             	.LVL49:
 296:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 323                             		.loc 1 296 16 view .LVU116
 324 0135 2E C7                   		bra	.L1
 325                             	.LFE3:
 327 0137 03                      		.section	.text.r_glcdc_hsync_set,"ax",@progbits
 329                             	_r_glcdc_hsync_set:
 330                             	.LVL50:
 331                             	.LFB12:
 301:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 302:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /*******************************************************************************
 303:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Outline      : Parameter check for layer setting
 304:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Function Name: r_glcdc_param_check_layer
 305:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Description  : Parameter check of graphic 1, 2.
 306:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Arguments    : p_runtime -
 307:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Pointer of layer setting parameter.
 308:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Return Value : GLCDC_SUCCESS -
 309:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Device was opened successfully.
 310:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                GLCDC_ERR_INVALID_LAYER_SETTING -
 311:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Invalid layer setting found.
 312:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                GLCDC_ERR_INVALID_ALIGNMENT -
 313:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Invalid memory alignment found.
 314:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                GLCDC_ERR_INVALID_BLEND_SETTING -
 315:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Invalid blend setting found.
 316:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Note         : none
 317:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *******************************************************************************/
 318:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** glcdc_err_t r_glcdc_param_check_layer(glcdc_runtime_cfg_t const * const p_runtime)
 319:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** {
 320:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     uint32_t line_byte_num;
 321:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     uint32_t line_trans_num;
 322:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 323:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Check graphics, blending, and chroma key invalid setting combination */
 324:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (true == p_runtime->blend.visible)
 325:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 326:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         if (GLCDC_BLEND_CONTROL_NONE == p_runtime->blend.blend_control)
 327:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 328:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             if (true == p_runtime->chromakey.enable)
 329:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 330:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 return GLCDC_ERR_INVALID_ARG;
 331:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
 332:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 333:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 334:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     else
 335:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 336:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         if ((GLCDC_BLEND_CONTROL_NONE != p_runtime->blend.blend_control)
 337:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 && (GLCDC_BLEND_CONTROL_PIXEL != p_runtime->blend.blend_control))
 338:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 339:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             return GLCDC_ERR_INVALID_ARG;
 340:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 341:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 342:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         if (true == p_runtime->chromakey.enable)
 343:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 344:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             return GLCDC_ERR_INVALID_ARG;
 345:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 346:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 347:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 348:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Base address and memory stride have to be aligned to 64-byte boundary */
 349:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (0 != ((uint32_t) (p_runtime->input.p_base) & GLCDC_ADDRESS_ALIGNMENT_64B))
 350:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 351:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         return GLCDC_ERR_INVALID_ALIGNMENT;
 352:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 353:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 354:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Graphics horizontal size x check for Hardware limitation */
 355:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if ((GR_PLANE_H_CYC_ACTIVE_SIZE_MIN > p_runtime->input.hsize)
 356:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             || (GR_PLANE_H_CYC_ACTIVE_SIZE_MAX < p_runtime->input.hsize))
 357:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 358:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         return GLCDC_ERR_INVALID_LAYER_SETTING;
 359:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 360:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 361:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Convert to byte size of Single line data transfer, round up fractions below the decimal poin
 362:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     line_byte_num = ((r_glcdc_get_bit_size (p_runtime->input.format) * p_runtime->input.hsize) / 8)
 363:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (0 != ((r_glcdc_get_bit_size (p_runtime->input.format) * p_runtime->input.hsize) % 8))
 364:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 365:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         line_byte_num += 1;
 366:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 367:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 368:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Convert to Single line data transfer count, round up fractions below the decimal point */
 369:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     line_trans_num = (line_byte_num >> 6);
 370:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (0 != (line_byte_num & GLCDC_ADDRESS_ALIGNMENT_64B))
 371:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 372:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         line_trans_num += 1;
 373:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 374:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 375:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Single line data transfer count check for Hardware limitation */
 376:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (GR_PLANE_DATANUM_POS_MAX < line_trans_num)
 377:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 378:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         return GLCDC_ERR_INVALID_LAYER_SETTING;
 379:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 380:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 381:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Graphics horizontal size check for Software limitation */
 382:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (g_ctrl_blk.hsize < p_runtime->input.hsize)
 383:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 384:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         return GLCDC_ERR_INVALID_LAYER_SETTING;
 385:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 386:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 387:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (0 != ((p_runtime->input.hsize) & ALIGNMENT_2_MASK))
 388:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 389:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         return GLCDC_ERR_INVALID_LAYER_SETTING;
 390:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 391:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 392:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Graphics vertical size y check for Hardware limitation */
 393:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if ((GR_PLANE_V_CYC_ACTIVE_SIZE_MIN > p_runtime->input.vsize)
 394:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             || (GR_PLANE_V_CYC_ACTIVE_SIZE_MAX < p_runtime->input.vsize))
 395:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 396:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         return GLCDC_ERR_INVALID_LAYER_SETTING;
 397:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 398:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 399:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Graphics vertical size check for Software limitation  */
 400:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (g_ctrl_blk.vsize < p_runtime->input.vsize)
 401:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 402:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         return GLCDC_ERR_INVALID_LAYER_SETTING;
 403:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 404:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 405:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Line stride have to be aligned to 64-byte boundary */
 406:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (0 != (p_runtime->input.offset & GLCDC_ADDRESS_ALIGNMENT_64B))
 407:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 408:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         return GLCDC_ERR_INVALID_ALIGNMENT;
 409:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 410:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 411:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if ((GR_PLANE_LNOFF_POS_MIN > p_runtime->input.offset) || (GR_PLANE_LNOFF_POS_MAX < p_runtime->
 412:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 413:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         return GLCDC_ERR_INVALID_LAYER_SETTING;
 414:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 415:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 416:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Check the layer offset coordinate setting */
 417:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 418:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Graphics start position x check for Hardware limitation */
 419:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if ((GR_PLANE_H_ACTIVE_POS_MIN > (p_runtime->input.coordinate.x + g_ctrl_blk.active_start_pos.x
 420:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             || (GR_PLANE_H_ACTIVE_POS_MAX < (p_runtime->input.coordinate.x + g_ctrl_blk.active_star
 421:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 422:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         return GLCDC_ERR_INVALID_LAYER_SETTING;
 423:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 424:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 425:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Graphics start position x check for software limitation */
 426:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if ((0 > p_runtime->input.coordinate.x) || (g_ctrl_blk.hsize < p_runtime->input.coordinate.x))
 427:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 428:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         return GLCDC_ERR_INVALID_LAYER_SETTING;
 429:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 430:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 431:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Graphics end position x check for software limitation */
 432:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if ((0 > (p_runtime->input.coordinate.x + p_runtime->input.hsize))
 433:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             || (g_ctrl_blk.hsize < (p_runtime->input.coordinate.x + p_runtime->input.hsize)))
 434:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 435:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         return GLCDC_ERR_INVALID_LAYER_SETTING;
 436:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 437:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 438:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Graphics start position y check for Hardware limitation */
 439:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if ((GR_PLANE_V_ACTIVE_POS_MIN > (p_runtime->input.coordinate.y + g_ctrl_blk.active_start_pos.y
 440:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             || (GR_PLANE_V_ACTIVE_POS_MAX < (p_runtime->input.coordinate.y + g_ctrl_blk.active_star
 441:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 442:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         return GLCDC_ERR_INVALID_LAYER_SETTING;
 443:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 444:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 445:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Graphics start position y check for software limitation */
 446:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if ((0 > p_runtime->input.coordinate.y) || (g_ctrl_blk.vsize < p_runtime->input.coordinate.y))
 447:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 448:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         return GLCDC_ERR_INVALID_LAYER_SETTING;
 449:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 450:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 451:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Graphics end position y check for software limitation */
 452:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if ((0 > (p_runtime->input.coordinate.y + p_runtime->input.vsize))
 453:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             || (g_ctrl_blk.vsize < (p_runtime->input.coordinate.y + p_runtime->input.vsize)))
 454:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 455:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         return GLCDC_ERR_INVALID_LAYER_SETTING;
 456:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 457:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 458:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* In case of fade in setting to fade fixed setting */
 459:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if ((GLCDC_BLEND_CONTROL_FADEIN <= p_runtime->blend.blend_control)
 460:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             && (GLCDC_BLEND_CONTROL_FIXED >= p_runtime->blend.blend_control))
 461:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 462:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* Blend start position x check for Hardware limitation */
 463:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         if ((GR_BLEND_H_ACTIVE_POS_MIN > (p_runtime->blend.start_coordinate.x + g_ctrl_blk.active_s
 464:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 || (GR_BLEND_H_ACTIVE_POS_MAX < (p_runtime->blend.start_coordinate.x + g_ctrl_blk.a
 465:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 466:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             return GLCDC_ERR_INVALID_BLEND_SETTING;
 467:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 468:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 469:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* Blend end position x check for Hardware limitation */
 470:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         if ((GR_BLEND_H_CYC_ACTIVE_SIZE_MIN > (p_runtime->blend.end_coordinate.x - p_runtime->blend
 471:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 || (GR_BLEND_H_CYC_ACTIVE_SIZE_MAX
 472:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                         < (p_runtime->blend.end_coordinate.x - p_runtime->blend.start_coordinate.x)
 473:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 474:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             return GLCDC_ERR_INVALID_BLEND_SETTING;
 475:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 476:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 477:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* Blend start position x check for software limitation */
 478:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         if ((0 > p_runtime->blend.start_coordinate.x) || (g_ctrl_blk.hsize < p_runtime->blend.start
 479:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 480:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             return GLCDC_ERR_INVALID_BLEND_SETTING;
 481:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 482:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 483:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* Blend end position x check for software limitation */
 484:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         if ((0 > p_runtime->blend.end_coordinate.x) || (g_ctrl_blk.hsize < p_runtime->blend.end_coo
 485:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 486:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             return GLCDC_ERR_INVALID_BLEND_SETTING;
 487:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 488:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 489:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* Combination of start position and end position x check */
 490:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         if (p_runtime->blend.start_coordinate.x >= p_runtime->blend.end_coordinate.x)
 491:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 492:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             return GLCDC_ERR_INVALID_BLEND_SETTING;
 493:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 494:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 495:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* Blend start position y check for Hardware limitation */
 496:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         if ((GR_BLEND_V_ACTIVE_POS_MIN > (p_runtime->blend.start_coordinate.y + g_ctrl_blk.active_s
 497:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 || (GR_BLEND_V_ACTIVE_POS_MAX < (p_runtime->blend.start_coordinate.y + g_ctrl_blk.a
 498:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 499:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             return GLCDC_ERR_INVALID_BLEND_SETTING;
 500:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 501:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 502:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* Blend end position y check for Hardware limitation */
 503:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         if ((GR_BLEND_V_CYC_ACTIVE_SIZE_MIN > (p_runtime->blend.end_coordinate.y - p_runtime->blend
 504:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 || (GR_BLEND_V_CYC_ACTIVE_SIZE_MAX
 505:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                         < (p_runtime->blend.end_coordinate.y - p_runtime->blend.start_coordinate.y)
 506:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 507:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             return GLCDC_ERR_INVALID_BLEND_SETTING;
 508:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 509:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 510:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* Blend start position y check for software limitation */
 511:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         if ((0 > p_runtime->blend.start_coordinate.y) || (g_ctrl_blk.vsize < p_runtime->blend.start
 512:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 513:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             return GLCDC_ERR_INVALID_BLEND_SETTING;
 514:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 515:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 516:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* Blend end position y check for software limitation */
 517:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         if ((0 > p_runtime->blend.end_coordinate.y) || (g_ctrl_blk.vsize < p_runtime->blend.end_coo
 518:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 519:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             return GLCDC_ERR_INVALID_BLEND_SETTING;
 520:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 521:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 522:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* Combination of start position and end position y check */
 523:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         if (p_runtime->blend.start_coordinate.y >= p_runtime->blend.end_coordinate.y)
 524:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 525:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             return GLCDC_ERR_INVALID_BLEND_SETTING;
 526:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 527:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 528:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 529:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 530:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* In case of chroma key is enabled */
 531:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (true == p_runtime->chromakey.enable)
 532:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 533:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         if (GLCDC_CHROMAKEY_BEFORE_MAX < p_runtime->chromakey.before.byte.r)
 534:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 535:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             return GLCDC_ERR_INVALID_ARG;
 536:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 537:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 538:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         if (GLCDC_CHROMAKEY_BEFORE_MAX < p_runtime->chromakey.before.byte.g)
 539:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 540:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             return GLCDC_ERR_INVALID_ARG;
 541:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 542:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 543:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         if (GLCDC_CHROMAKEY_BEFORE_MAX < p_runtime->chromakey.before.byte.b)
 544:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 545:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             return GLCDC_ERR_INVALID_ARG;
 546:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 547:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 548:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         if (GLCDC_CHROMAKEY_AFTER_MAX < p_runtime->chromakey.after.byte.r)
 549:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 550:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             return GLCDC_ERR_INVALID_ARG;
 551:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 552:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 553:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         if (GLCDC_CHROMAKEY_AFTER_MAX < p_runtime->chromakey.after.byte.g)
 554:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 555:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             return GLCDC_ERR_INVALID_ARG;
 556:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 557:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 558:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         if (GLCDC_CHROMAKEY_AFTER_MAX < p_runtime->chromakey.after.byte.b)
 559:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 560:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             return GLCDC_ERR_INVALID_ARG;
 561:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 562:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 563:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         if (GLCDC_CHROMAKEY_AFTER_MAX < p_runtime->chromakey.after.byte.a)
 564:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 565:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             return GLCDC_ERR_INVALID_ARG;
 566:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 567:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 568:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 569:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 570:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     return GLCDC_SUCCESS;
 571:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_param_check_layer() */
 572:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 573:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /*******************************************************************************
 574:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Outline      : Parameter check for color palette setting
 575:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Function Name: r_glcdc_param_check_clut
 576:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Description  : Parameter check of color palette setting.
 577:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Arguments    : p_clut -
 578:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Pointer of color palette setting parameter.
 579:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Return Value : GLCDC_SUCCESS -
 580:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Device was opened successfully.
 581:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                GLCDC_ERR_INVALID_CLUT_ACCESS -
 582:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Invalid access to color palette entry.
 583:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Note         : none
 584:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *******************************************************************************/
 585:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** glcdc_err_t r_glcdc_param_check_clut(glcdc_clut_cfg_t const * const p_clut)
 586:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** {
 587:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (true == p_clut->enable)
 588:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 589:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 590:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* Check whether the base address is Null or not */
 591:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         if (NULL == p_clut->p_base)
 592:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 593:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             return GLCDC_ERR_INVALID_CLUT_ACCESS;
 594:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 595:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 596:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* Setting value is less than 256 */
 597:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         if (GLCDC_CLUT_ENTRY_SIZE <= p_clut->start)
 598:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 599:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             return GLCDC_ERR_INVALID_CLUT_ACCESS;
 600:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 601:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 602:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* Check whether the base address is 0 or not */
 603:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         if (0 == p_clut->size)
 604:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 605:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             return GLCDC_ERR_INVALID_CLUT_ACCESS;
 606:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 607:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 608:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* Total value of start index and pallete size is 256 or less */
 609:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         if (GLCDC_CLUT_ENTRY_SIZE < (p_clut->start + p_clut->size))
 610:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 611:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             return GLCDC_ERR_INVALID_CLUT_ACCESS;
 612:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 613:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 614:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 615:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     return GLCDC_SUCCESS;
 616:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_param_check_clut() */
 617:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 618:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /*******************************************************************************
 619:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Outline      : Parameter check for brightness setting
 620:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Function Name: r_glcdc_param_check_brightness
 621:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Description  : Parameter check of brightness setting.
 622:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Arguments    : p_brightness -
 623:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Pointer of brightness setting parameter.
 624:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Return Value : GLCDC_SUCCESS -
 625:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Device was opened successfully.
 626:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                GLCDC_ERR_INVALID_ARG -
 627:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Invalid p_brightness setting found.
 628:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Note         : none
 629:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *******************************************************************************/
 630:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** glcdc_err_t r_glcdc_param_check_brightness(glcdc_brightness_t const * const p_brightness)
 631:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** {
 632:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (true == p_brightness->enable)
 633:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 634:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         if (GLCDC_BRIGHTNESS_MAX < p_brightness->r)
 635:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 636:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             return GLCDC_ERR_INVALID_ARG;
 637:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 638:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 639:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         if (GLCDC_BRIGHTNESS_MAX < p_brightness->g)
 640:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 641:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             return GLCDC_ERR_INVALID_ARG;
 642:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 643:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 644:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         if (GLCDC_BRIGHTNESS_MAX < p_brightness->b)
 645:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 646:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             return GLCDC_ERR_INVALID_ARG;
 647:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 648:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 649:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 650:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     return GLCDC_SUCCESS;
 651:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_param_check_brightness() */
 652:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 653:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /*******************************************************************************
 654:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Outline      : Parameter check for gamma setting
 655:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Function Name: r_glcdc_param_check_gamma
 656:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Description  : Parameter check of gamma setting.
 657:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Arguments    : p_gamma -
 658:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Pointer of gamma setting parameter.
 659:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Return Value : GLCDC_SUCCESS -
 660:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Device was opened successfully.
 661:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                GLCDC_ERR_INVALID_GAMMA_SETTING -
 662:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Invalid gamma correction setting found.
 663:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Note         : none
 664:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *******************************************************************************/
 665:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** glcdc_err_t r_glcdc_param_check_gamma(glcdc_gamma_correction_t const * const p_gamma)
 666:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** {
 667:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     int32_t i;
 668:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     uint16_t previous_threshold;
 669:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 670:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (true == p_gamma->enable)
 671:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 672:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         previous_threshold = 0;
 673:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         for (i = 0; i < GLCDC_GAMMA_CURVE_THRESHOLD_ELEMENT_NUM; i++)
 674:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 675:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 676:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             /* Each of the gamma correction threshold values must be less than GLCDC_GAMMA_THRESHOL
 677:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             if (GLCDC_GAMMA_THRESHOLD_MAX < p_gamma->p_b->threshold[i])
 678:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 679:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 return GLCDC_ERR_INVALID_GAMMA_SETTING;
 680:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
 681:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 682:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             /* The Gamma correction threshold[N] must be less than threshold[N+1] */
 683:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             if (previous_threshold > p_gamma->p_b->threshold[i])
 684:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 685:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 return GLCDC_ERR_INVALID_GAMMA_SETTING;
 686:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
 687:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 688:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             /* The Gamma correction threshold[N] is THn = THn + 1
 689:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****              * may be used, only when THn = GLCDC_GAMMA_THRESHOLD_MAX. */
 690:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             if ((previous_threshold == p_gamma->p_b->threshold[i])
 691:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                     && (GLCDC_GAMMA_THRESHOLD_MAX != p_gamma->p_b->threshold[i]))
 692:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 693:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 return GLCDC_ERR_INVALID_GAMMA_SETTING;
 694:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
 695:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 696:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             previous_threshold = p_gamma->p_b->threshold[i];
 697:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 698:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 699:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* WAIT_LOOP */
 700:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         for (i = 0; i < GLCDC_GAMMA_CURVE_GAIN_ELEMENT_NUM; i++)
 701:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 702:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             /* Each of gamma correction gain values must be less than GLCDC_GAMMA_GAIN_MAX */
 703:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             if (GLCDC_GAMMA_GAIN_MAX < p_gamma->p_b->gain[i])
 704:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 705:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 return GLCDC_ERR_INVALID_GAMMA_SETTING;
 706:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
 707:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 708:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 709:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         previous_threshold = 0;
 710:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 711:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* WAIT_LOOP */
 712:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         for (i = 0; i < GLCDC_GAMMA_CURVE_THRESHOLD_ELEMENT_NUM; i++)
 713:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 714:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             /* Each of gamma correction threshold value must be less than GLCDC_GAMMA_THRESHOLD_MAX
 715:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             if (GLCDC_GAMMA_THRESHOLD_MAX < p_gamma->p_g->threshold[i])
 716:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 717:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 return GLCDC_ERR_INVALID_GAMMA_SETTING;
 718:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
 719:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 720:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             /* Gamma correction threshold[N] must be less than threshold[N+1] */
 721:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             if (previous_threshold > p_gamma->p_g->threshold[i])
 722:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 723:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 return GLCDC_ERR_INVALID_GAMMA_SETTING;
 724:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
 725:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 726:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             /* The Gamma correction threshold[N] is THn = THn + 1 may be used,
 727:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****              * only when THn = GLCDC_GAMMA_THRESHOLD_MAX. */
 728:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             if ((previous_threshold == p_gamma->p_g->threshold[i])
 729:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                     && (GLCDC_GAMMA_THRESHOLD_MAX != p_gamma->p_g->threshold[i]))
 730:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 731:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 return GLCDC_ERR_INVALID_GAMMA_SETTING;
 732:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
 733:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 734:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             previous_threshold = p_gamma->p_g->threshold[i];
 735:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 736:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 737:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* WAIT_LOOP */
 738:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         for (i = 0; i < GLCDC_GAMMA_CURVE_GAIN_ELEMENT_NUM; i++)
 739:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 740:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             /* Each of gamma correction gain value must be less than GLCDC_GAMMA_GAIN_MAX */
 741:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             if (GLCDC_GAMMA_GAIN_MAX < p_gamma->p_g->gain[i])
 742:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 743:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 return GLCDC_ERR_INVALID_GAMMA_SETTING;
 744:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
 745:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 746:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 747:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         previous_threshold = 0;
 748:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 749:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* WAIT_LOOP */
 750:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         for (i = 0; i < GLCDC_GAMMA_CURVE_THRESHOLD_ELEMENT_NUM; i++)
 751:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 752:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             /* Each of gamma correction threshold value must be less than GLCDC_GAMMA_THRESHOLD_MAX
 753:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             if (GLCDC_GAMMA_THRESHOLD_MAX < p_gamma->p_r->threshold[i])
 754:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 755:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 return GLCDC_ERR_INVALID_GAMMA_SETTING;
 756:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
 757:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 758:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             /* Gamma correction threshold[N] must be less than threshold[N+1] */
 759:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             if (previous_threshold > p_gamma->p_r->threshold[i])
 760:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 761:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 return GLCDC_ERR_INVALID_GAMMA_SETTING;
 762:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
 763:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 764:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             /* The Gamma correction threshold[N] is THn = THn + 1 may be used,
 765:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****              * only when THn = GLCDC_GAMMA_THRESHOLD_MAX. */
 766:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             if ((previous_threshold == p_gamma->p_r->threshold[i])
 767:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                     && (GLCDC_GAMMA_THRESHOLD_MAX != p_gamma->p_r->threshold[i]))
 768:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 769:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 return GLCDC_ERR_INVALID_GAMMA_SETTING;
 770:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
 771:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 772:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             previous_threshold = p_gamma->p_r->threshold[i];
 773:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 774:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 775:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* WAIT_LOOP */
 776:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         for (i = 0; i < GLCDC_GAMMA_CURVE_GAIN_ELEMENT_NUM; i++)
 777:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 778:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             /* Each of gamma correction gain value must be less than GLCDC_GAMMA_GAIN_MAX */
 779:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             if (GLCDC_GAMMA_GAIN_MAX < p_gamma->p_r->gain[i])
 780:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 781:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 return GLCDC_ERR_INVALID_GAMMA_SETTING;
 782:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
 783:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 784:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 785:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 786:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     return GLCDC_SUCCESS;
 787:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_param_check_gamma() */
 788:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 789:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /*******************************************************************************
 790:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Outline      : Parameter check for all setting
 791:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Function Name: r_glcdc_open_param_check
 792:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Description  : Parameter check of R_GLCDC_Open function.
 793:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Arguments    : p_cfg -
 794:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Pointer of open setting parameter.
 795:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Return Value : GLCDC_SUCCESS -
 796:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Device was opened successfully.
 797:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                GLCDC_ERR_INVALID_PTR -
 798:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Pointer to the control block or the configuration structure is NULL.
 799:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                GLCDC_ERR_INVALID_ARG -
 800:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Invalid parameter in the argument.
 801:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                GLCDC_ERR_INVALID_MODE -
 802:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Incorrect mode.
 803:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                GLCDC_ERR_INVALID_TIMING_SETTING -
 804:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Invalid panel timing parameter.
 805:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                GLCDC_ERR_INVALID_LAYER_SETTING -
 806:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Invalid layer setting found.
 807:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                GLCDC_ERR_INVALID_ALIGNMENT -
 808:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Invalid memory alignment found.
 809:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                GLCDC_ERR_INVALID_GAMMA_SETTING -
 810:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Invalid gamma correction setting found.
 811:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                GLCDC_ERR_INVALID_BLEND_SETTING -
 812:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Invalid blend setting found.
 813:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Note         : none
 814:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *******************************************************************************/
 815:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** glcdc_err_t r_glcdc_open_param_check(glcdc_cfg_t const * const p_cfg)
 816:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** {
 817:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     glcdc_err_t err;
 818:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     glcdc_runtime_cfg_t runtime_cfg;
 819:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 820:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Sync signal parameter check */
 821:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     err = r_glcdc_param_check_sync_signal (p_cfg);
 822:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (GLCDC_SUCCESS != err)
 823:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 824:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         return err;
 825:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 826:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 827:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Layer setting parameter check */
 828:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (true == g_ctrl_blk.graphics_read_enable[GLCDC_FRAME_LAYER_1])
 829:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 830:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         runtime_cfg.input = p_cfg->input[GLCDC_FRAME_LAYER_1];
 831:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         runtime_cfg.blend = p_cfg->blend[GLCDC_FRAME_LAYER_1];
 832:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         runtime_cfg.chromakey = p_cfg->chromakey[GLCDC_FRAME_LAYER_1];
 833:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 834:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         err = r_glcdc_param_check_layer (&runtime_cfg);
 835:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         if (GLCDC_SUCCESS != err)
 836:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 837:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             return err;
 838:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 839:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 840:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         err = r_glcdc_param_check_clut (&p_cfg->clut[GLCDC_FRAME_LAYER_1]);
 841:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         if (GLCDC_SUCCESS != err)
 842:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 843:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             return err;
 844:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 845:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 846:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 847:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (true == g_ctrl_blk.graphics_read_enable[GLCDC_FRAME_LAYER_2])
 848:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 849:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         runtime_cfg.input = p_cfg->input[GLCDC_FRAME_LAYER_2];
 850:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         runtime_cfg.blend = p_cfg->blend[GLCDC_FRAME_LAYER_2];
 851:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         runtime_cfg.chromakey = p_cfg->chromakey[GLCDC_FRAME_LAYER_2];
 852:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 853:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         err = r_glcdc_param_check_layer (&runtime_cfg);
 854:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         if (GLCDC_SUCCESS != err)
 855:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 856:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             return err;
 857:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 858:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 859:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         err = r_glcdc_param_check_clut (&p_cfg->clut[GLCDC_FRAME_LAYER_2]);
 860:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         if (GLCDC_SUCCESS != err)
 861:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 862:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             return err;
 863:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 864:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 865:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 866:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Color correction setting parameter check */
 867:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     err = r_glcdc_param_check_brightness (&p_cfg->output.brightness);
 868:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (GLCDC_SUCCESS != err)
 869:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 870:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         return err;
 871:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 872:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 873:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     err = r_glcdc_param_check_gamma (&p_cfg->output.gamma);
 874:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (GLCDC_SUCCESS != err)
 875:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 876:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         return err;
 877:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 878:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 879:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     return GLCDC_SUCCESS;
 880:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_open_param_check() */
 881:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** #endif /* if (GLCDC_CFG_PARAM_CHECKING_ENABLE) */
 882:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 883:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 884:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /* Enabled when GLCDC_CFG_CONFIGURATION_MODE is set to "1" or using QE for Display[RX] */
 885:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /* QE for Display[RX] adds the macro definition "QE_DISPLAY_CONFIGURATION" to the compile options. 
 886:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** #if ((GLCDC_CFG_CONFIGURATION_MODE) || defined(QE_DISPLAY_CONFIGURATION))
 887:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /*******************************************************************************
 888:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Outline      : Setting parameters using configuration options and QE for Display [RX]
 889:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Function Name: r_glcdc_qe_parameters_setting
 890:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Description  : The setting value of the configuration options is reflected internally.
 891:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                The macro definition of the adjustment result is referenced
 892:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                from r_glcdc_rx_config.h.
 893:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Arguments    : p_glcdc_qe_cfg -
 894:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Pointer to the GLCDC setting data structure.
 895:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Return Value : none
 896:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Note         : Even if you set it in the argument in advance, it will be overwritten.
 897:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *******************************************************************************/
 898:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** void r_glcdc_qe_parameters_setting(glcdc_cfg_t * const p_glcdc_qe_cfg)
 899:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** {
 900:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Output timing */
 901:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.htiming.front_porch = LCD_CH0_W_HFP;
 902:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.htiming.back_porch  = LCD_CH0_W_HBP;
 903:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.htiming.display_cyc = LCD_CH0_DISP_HW;
 904:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.htiming.sync_width  = LCD_CH0_W_HSYNC;
 905:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 906:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.vtiming.front_porch = LCD_CH0_W_VFP;
 907:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.vtiming.back_porch  = LCD_CH0_W_VBP;
 908:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.vtiming.display_cyc = LCD_CH0_DISP_VW;
 909:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.vtiming.sync_width  = LCD_CH0_W_VSYNC;
 910:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 911:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Output format */
 912:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.format = LCD_CH0_OUT_FORMAT;
 913:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 914:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Tcon polarity*/
 915:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.data_enable_polarity = LCD_CH0_TCON_POL_DE;
 916:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.hsync_polarity       = LCD_CH0_TCON_POL_HSYNC;
 917:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.vsync_polarity       = LCD_CH0_TCON_POL_VSYNC;
 918:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 919:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Sync signal edge */
 920:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.sync_edge = LCD_CH0_OUT_EDGE;
 921:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 922:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Output tcon pin */
 923:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.tcon_hsync = LCD_CH0_TCON_PIN_HSYNC;
 924:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.tcon_vsync = LCD_CH0_TCON_PIN_VSYNC;
 925:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.tcon_de    = LCD_CH0_TCON_PIN_DE;
 926:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 927:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Endian */
 928:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.endian = LCD_CH0_OUT_ENDIAN;
 929:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 930:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Color order */
 931:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.color_order = LCD_CH0_OUT_COLOR_ORDER;
 932:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 933:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Output clock */
 934:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.clksrc          = GLCDC_CLK_SRC_INTERNAL;
 935:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.clock_div_ratio = LCD_CH0_OUT_CLK_DIV_RATIO;
 936:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 937:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Back ground color */
 938:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.bg_color.argb = LCD_CH0_OUT_BG_COLOR;
 939:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 940:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 941:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 942:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Correction circuit sequence */
 943:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.correction_proc_order = IMGC_OUTCTL_CALIB_ROUTE;
 944:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 945:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Brightness */
 946:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.brightness.enable = IMGC_BRIGHT_OUTCTL_ACTIVE;
 947:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.brightness.r      = IMGC_BRIGHT_OUTCTL_OFFSET_R;
 948:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.brightness.g      = IMGC_BRIGHT_OUTCTL_OFFSET_G;
 949:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.brightness.b      = IMGC_BRIGHT_OUTCTL_OFFSET_B;
 950:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 951:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Contrast */
 952:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.contrast.enable = IMGC_CONTRAST_OUTCTL_ACTIVE;
 953:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.contrast.r      = IMGC_CONTRAST_OUTCTL_GAIN_R;
 954:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.contrast.g      = IMGC_CONTRAST_OUTCTL_GAIN_G;
 955:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.contrast.b      = IMGC_CONTRAST_OUTCTL_GAIN_B;
 956:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 957:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Gamma */
 958:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.gamma.enable = IMGC_GAMMA_ACTIVE;
 959:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.gamma.p_r    = (gamma_correction_t *) &g_glcdc_gamma_table_r;
 960:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.gamma.p_g    = (gamma_correction_t *) &g_glcdc_gamma_table_g;
 961:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.gamma.p_b    = (gamma_correction_t *) &g_glcdc_gamma_table_b;
 962:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 963:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Dethering */
 964:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.dithering.dithering_on        = IMGC_DITHER_ACTIVE;
 965:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.dithering.dithering_mode      = IMGC_DITHER_MODE;
 966:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.dithering.dithering_pattern_a = IMGC_DITHER_2X2_PA;
 967:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.dithering.dithering_pattern_b = IMGC_DITHER_2X2_PB;
 968:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.dithering.dithering_pattern_c = IMGC_DITHER_2X2_PC;
 969:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.dithering.dithering_pattern_d = IMGC_DITHER_2X2_PD;
 970:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 971:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 972:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* ---- Graphic layer 2 setting ---- */
 973:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Image format */
 974:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->input[GLCDC_FRAME_LAYER_2].p_base        = (uint32_t *) LCD_CH0_IN_GR2_PBASE;
 975:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->input[GLCDC_FRAME_LAYER_2].hsize         = LCD_CH0_IN_GR2_HSIZE;
 976:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->input[GLCDC_FRAME_LAYER_2].vsize         = LCD_CH0_IN_GR2_VSIZE;
 977:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->input[GLCDC_FRAME_LAYER_2].offset        = LCD_CH0_IN_GR2_LINEOFFSET;
 978:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->input[GLCDC_FRAME_LAYER_2].format        = LCD_CH0_IN_GR2_FORMAT;
 979:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->input[GLCDC_FRAME_LAYER_2].frame_edge    = LCD_CH0_IN_GR2_FRAME_EDGE;
 980:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->input[GLCDC_FRAME_LAYER_2].coordinate.x  = LCD_CH0_IN_GR2_COORD_X;
 981:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->input[GLCDC_FRAME_LAYER_2].coordinate.y  = LCD_CH0_IN_GR2_COORD_Y;
 982:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->input[GLCDC_FRAME_LAYER_2].bg_color.argb = LCD_CH0_IN_GR2_BG_COLOR;
 983:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 984:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Blending */
 985:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->blend[GLCDC_FRAME_LAYER_2].visible            = LCD_CH0_BLEND_GR2_VISIBLE;
 986:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->blend[GLCDC_FRAME_LAYER_2].blend_control      = LCD_CH0_BLEND_GR2_BLEND_CONTROL
 987:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 988:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* When blend_control is GLCDC_BLEND_CONTROL_NONE,
 989:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      * setting values of following blend structure members are ignored. */
 990:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->blend[GLCDC_FRAME_LAYER_2].frame_edge         = LCD_CH0_BLEND_GR2_FRAME_EDGE;
 991:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->blend[GLCDC_FRAME_LAYER_2].fixed_blend_value  = LCD_CH0_BLEND_GR2_FIXED_BLEND_V
 992:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->blend[GLCDC_FRAME_LAYER_2].fade_speed         = LCD_CH0_BLEND_GR2_FADE_SPEED;
 993:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->blend[GLCDC_FRAME_LAYER_2].start_coordinate.x = LCD_CH0_BLEND_GR2_START_COORD_X
 994:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->blend[GLCDC_FRAME_LAYER_2].start_coordinate.y = LCD_CH0_BLEND_GR2_START_COORD_Y
 995:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->blend[GLCDC_FRAME_LAYER_2].end_coordinate.x   = LCD_CH0_BLEND_GR2_END_COORD_X;
 996:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->blend[GLCDC_FRAME_LAYER_2].end_coordinate.y   = LCD_CH0_BLEND_GR2_END_COORD_Y;
 997:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 998:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Chromakey */
 999:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->chromakey[GLCDC_FRAME_LAYER_2].enable      = LCD_CH0_CHROMAKEY_GR2_ENABLE;
1000:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1001:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* When enable is false, setting values of structure members under chromakey are ignored. */
1002:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->chromakey[GLCDC_FRAME_LAYER_2].before.argb = LCD_CH0_CHROMAKEY_GR2_BEFORE_ARGB;
1003:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->chromakey[GLCDC_FRAME_LAYER_2].after.argb  = LCD_CH0_CHROMAKEY_GR2_AFTER_ARGB;
1004:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1005:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Color look-up table */
1006:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->clut[GLCDC_FRAME_LAYER_2].enable = LCD_CH0_CLUT_GR2_ENABLE;
1007:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1008:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* When enable is false, setting values of structure members under clut are ignored. */
1009:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->clut[GLCDC_FRAME_LAYER_2].p_base = (uint32_t *) LCD_CH0_CLUT_GR2_PBASE;
1010:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->clut[GLCDC_FRAME_LAYER_2].start  = LCD_CH0_CLUT_GR2_START;
1011:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->clut[GLCDC_FRAME_LAYER_2].size   = LCD_CH0_CLUT_GR2_SIZE;
1012:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1013:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1014:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* ---- Graphic layer 1 setting ---- */
1015:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Image format */
1016:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->input[GLCDC_FRAME_LAYER_1].p_base        = (uint32_t *) LCD_CH0_IN_GR1_PBASE;
1017:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->input[GLCDC_FRAME_LAYER_1].hsize         = LCD_CH0_IN_GR1_HSIZE;
1018:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->input[GLCDC_FRAME_LAYER_1].vsize         = LCD_CH0_IN_GR1_VSIZE;
1019:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->input[GLCDC_FRAME_LAYER_1].offset        = LCD_CH0_IN_GR1_LINEOFFSET;
1020:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->input[GLCDC_FRAME_LAYER_1].format        = LCD_CH0_IN_GR1_FORMAT;
1021:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->input[GLCDC_FRAME_LAYER_1].frame_edge    = LCD_CH0_IN_GR1_FRAME_EDGE;
1022:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->input[GLCDC_FRAME_LAYER_1].coordinate.x  = LCD_CH0_IN_GR1_COORD_X;
1023:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->input[GLCDC_FRAME_LAYER_1].coordinate.y  = LCD_CH0_IN_GR1_COORD_Y;
1024:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->input[GLCDC_FRAME_LAYER_1].bg_color.argb = LCD_CH0_IN_GR1_BG_COLOR;
1025:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1026:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Blending */
1027:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->blend[GLCDC_FRAME_LAYER_1].visible            = LCD_CH0_BLEND_GR1_VISIBLE;
1028:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->blend[GLCDC_FRAME_LAYER_1].blend_control      = LCD_CH0_BLEND_GR1_BLEND_CONTROL
1029:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1030:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* When blend_control is GLCDC_BLEND_CONTROL_NONE,
1031:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      * setting values of following blend structure members are ignored. */
1032:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->blend[GLCDC_FRAME_LAYER_1].frame_edge         = LCD_CH0_BLEND_GR1_FRAME_EDGE;
1033:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->blend[GLCDC_FRAME_LAYER_1].fixed_blend_value  = LCD_CH0_BLEND_GR1_FIXED_BLEND_V
1034:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->blend[GLCDC_FRAME_LAYER_1].fade_speed         = LCD_CH0_BLEND_GR1_FADE_SPEED;
1035:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->blend[GLCDC_FRAME_LAYER_1].start_coordinate.x = LCD_CH0_BLEND_GR1_START_COORD_X
1036:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->blend[GLCDC_FRAME_LAYER_1].start_coordinate.y = LCD_CH0_BLEND_GR1_START_COORD_Y
1037:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->blend[GLCDC_FRAME_LAYER_1].end_coordinate.x   = LCD_CH0_BLEND_GR1_END_COORD_X;
1038:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->blend[GLCDC_FRAME_LAYER_1].end_coordinate.y   = LCD_CH0_BLEND_GR1_END_COORD_Y;
1039:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1040:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Chromakey */
1041:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->chromakey[GLCDC_FRAME_LAYER_1].enable      = LCD_CH0_CHROMAKEY_GR1_ENABLE;
1042:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1043:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* When enable is false, setting values of structure members under chromakey are ignored. */
1044:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->chromakey[GLCDC_FRAME_LAYER_1].before.argb = LCD_CH0_CHROMAKEY_GR1_BEFORE_ARGB;
1045:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->chromakey[GLCDC_FRAME_LAYER_1].after.argb  = LCD_CH0_CHROMAKEY_GR1_AFTER_ARGB;
1046:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1047:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Color look-up table */
1048:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->clut[GLCDC_FRAME_LAYER_1].enable = LCD_CH0_CLUT_GR1_ENABLE;
1049:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1050:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* When enable is false, setting values of structure members under clut are ignored. */
1051:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->clut[GLCDC_FRAME_LAYER_1].p_base = (uint32_t *) LCD_CH0_CLUT_GR1_PBASE;
1052:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->clut[GLCDC_FRAME_LAYER_1].start  = LCD_CH0_CLUT_GR1_START;
1053:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->clut[GLCDC_FRAME_LAYER_1].size   = LCD_CH0_CLUT_GR1_SIZE;
1054:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1055:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1056:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1057:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Detection */
1058:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->detection.vpos_detect  = LCD_CH0_DETECT_VPOS;
1059:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->detection.gr1uf_detect = LCD_CH0_DETECT_GR1UF;
1060:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->detection.gr2uf_detect = LCD_CH0_DETECT_GR2UF;
1061:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1062:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Interrupt */
1063:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->interrupt.vpos_enable  = LCD_CH0_INTERRUPT_VPOS_ENABLE;
1064:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->interrupt.gr1uf_enable = LCD_CH0_INTERRUPT_GR1UF_ENABLE;
1065:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->interrupt.gr2uf_enable = LCD_CH0_INTERRUPT_GR2UF_ENABLE;
1066:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1067:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Call back function */
1068:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->p_callback = GLCDC_PRV_PCALLBACK;
1069:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1070:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_qe_parameters_setting() */
1071:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** #endif /* (GLCDC_CFG_CONFIGURATION_MODE) || defined(QE_DISPLAY_CONFIGURATION) */
1072:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1073:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1074:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /*******************************************************************************
1075:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Outline      : Panel clock setting
1076:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Function Name: r_glcdc_clock_set
1077:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Description  : Panel clock, pixel clock setting.
1078:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Arguments    : p_cfg -
1079:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Pointer of panel clock setting parameter.
1080:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Return Value : none
1081:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Note         : none
1082:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *******************************************************************************/
1083:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** void r_glcdc_clock_set(glcdc_cfg_t const * const p_cfg)
1084:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** {
1085:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1086:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* PANELCLK - Panel Clock Control Register
1087:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b31:b25 Reserved - These bits are read as 0. Writing to these bits have no effect.
1088:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b24     Reserved - These bits are read as 1. Writing to this bit has no effect.
1089:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b23:b21 Reserved - These bits are read as 0. Writing to these bits have no effect.
1090:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b20     Reserved - These bits are read as 1. Writing to this bit has no effect.
1091:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b19:b16 Reserved - These bits are read as 0. Writing to these bits have no effect.
1092:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b15:b13 Reserved - These bits are read as 0. The write value should be 0.
1093:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b12     PIXSEL   - Pixel Clock Select. - No frequency division (parallel RGB) or Divided-by-4 
1094:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b11:b9  Reserved - These bits are read as 0. The write value should be 0.
1095:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b8      CLKSEL   - Clock Source Select. - Select LCD_EXTCLK (external clock) or Select PLL clo
1096:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b7      Reserved - This bit is read as 0. The write value should be 0.
1097:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b6      CLKEN    - Panel Clock Output Enable. - Disable LCD_CLK output or Enable LCD_CLK outpu
1098:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b5      DCDR[5:0]- Clock Division Ratio Setting. - Divide-by-2 to Divide-by-32. */
1099:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1100:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Selects input source for panel clock */
1101:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.PANELCLK.BIT.CLKSEL = (uint32_t) p_cfg->output.clksrc;
1102:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1103:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Sets division ratio */
1104:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.PANELCLK.BIT.DCDR = (uint32_t) p_cfg->output.clock_div_ratio & SYSCNT_PANEL_CLK_DCDR_MASK
1105:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1106:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Selects pixel clock output */
1107:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (GLCDC_OUT_FORMAT_8BITS_SERIAL != p_cfg->output.format)
1108:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
1109:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         GLCDC.PANELCLK.BIT.PIXSEL = 0; /* ParallelRGBSelect */
1110:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
1111:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     else
1112:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
1113:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         GLCDC.PANELCLK.BIT.PIXSEL = 1; /* SerialRGBSelect */
1114:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
1115:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1116:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.PANELCLK.BIT.CLKEN = 1; /* Panel Clock(LCD_CLK) Output Enable */
1117:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1118:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Waiting for supply of panel clock(LCD_CLK) and pixel clock(PXCLK)
1119:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      * The BGMON.SWRST bit is sampled with PXCLK. Therefore, if the CLKEN bit is set,
1120:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      * the BGEN.SWRST bit is reflected on the BGMON.SWRST bit. */
1121:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1122:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* WAIT_LOOP */
1123:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     while (0 == GLCDC.BGMON.BIT.SWRST)
1124:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
1125:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         R_BSP_NOP ();
1126:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
1127:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1128:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_clock_set() */
1129:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1130:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /*******************************************************************************
1131:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Outline      : Sync signal setting (TCON block setting)
1132:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Function Name: r_glcdc_sync_signal_set
1133:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Description  : Port output signal setting. (Hsync, Vsync, Data Enable)
1134:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Arguments    : p_cfg -
1135:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Pointer of sync signal setting parameter.
1136:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Return Value : none
1137:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Note         : none
1138:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *******************************************************************************/
1139:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** void r_glcdc_sync_signal_set(glcdc_cfg_t const * const p_cfg)
1140:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** {
1141:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1142:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* CLKPHASE - Output Phase Control Register
1143:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b31:b13 Reserved  - These bits are read as 0. Writing to these bits have no effect.
1144:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b12     FRONTGAM  - Correction Sequence Control.
1145:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b11:b9  Reserved  - These bits are read as 0. Writing to these bits have no effect.
1146:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b8      LCDEDG    - DATA Output Phase Control. - synchronized with rising or falling edges of 
1147:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b7      Reserved  - This bit is read as 0. The write value should be 0.
1148:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b6      TCON0EDGE - TCON0 Output Phase Control. - synchronized with rising or falling edges of
1149:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b5      TCON1EDGE - TCON1 Output Phase Control. - synchronized with rising or falling edges of
1150:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b4      TCON2EDGE - TCON2 Output Phase Control. - synchronized with rising or falling edges of
1151:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b3      TCON3EDGE - TCON3 Output Phase Control. - synchronized with rising or falling edges of
1152:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b2:b0   Reserved  - These bits are read as 0. Writing to these bits have no effect. */
1153:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.CLKPHASE.BIT.LCDEDG = (uint32_t) p_cfg->output.sync_edge;
1154:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.CLKPHASE.BIT.TCON0EDG = (uint32_t) p_cfg->output.sync_edge;
1155:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.CLKPHASE.BIT.TCON1EDG = (uint32_t) p_cfg->output.sync_edge;
1156:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.CLKPHASE.BIT.TCON2EDG = (uint32_t) p_cfg->output.sync_edge;
1157:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.CLKPHASE.BIT.TCON3EDG = (uint32_t) p_cfg->output.sync_edge;
1158:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1159:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* TCONTIM - Reference Timing Setting Register
1160:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b31:b27  Reserved     - These bits are read as 0. Writing to these bits have no effect.
1161:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b26:b16  HALF[10:0]   - Vertical synchronization signal change timing setting.
1162:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b15:b11  Reserved     - These bits are read as 0. Writing to these bits have no effect.
1163:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b10:b0   OFFSET[10:0] - Horizontal synchronization signal generation reference timing. */
1164:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.TCONTIM.BIT.OFFSET = 0; /* 1 pixel */
1165:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.TCONTIM.BIT.HALF = 0; /* 1 pixel (No delay) */
1166:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1167:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     r_glcdc_hsync_set (p_cfg->output.tcon_hsync, &p_cfg->output.htiming, p_cfg->output.hsync_polari
1168:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     r_glcdc_vsync_set (p_cfg->output.tcon_vsync, &p_cfg->output.vtiming, p_cfg->output.vsync_polari
1169:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     r_glcdc_data_enable_set (p_cfg->output.tcon_de, &p_cfg->output.vtiming, &p_cfg->output.htiming,
1170:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             p_cfg->output.data_enable_polarity);
1171:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1172:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_sync_signal_set() */
1173:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1174:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /*******************************************************************************
1175:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Outline      : Horizontal signal setting
1176:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Function Name: r_glcdc_hsync_set
1177:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Description  : Horizontal synchronization signal (HS) output setting.
1178:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Arguments    : tcon -
1179:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Tcon pin select.
1180:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                p_timing -
1181:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Pointer of hsync signal timing parameter.
1182:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                polarity -
1183:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Polarity select.
1184:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Return Value : none
1185:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Note         : none
1186:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *******************************************************************************/
1187:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** static void r_glcdc_hsync_set(glcdc_tcon_pin_t tcon, glcdc_timing_t const * const p_timing,
1188:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         glcdc_signal_polarity_t polarity)
1189:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** {
 332                             		.loc 1 1189 1 is_stmt 1 view -0
1190:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     switch (tcon)
 333                             		.loc 1 1190 5 view .LVU118
 334 0000 61 11                   		cmp	#1, r1
 335 0002 20 12                   		beq	.L27
 336 0004 61 01                   		cmp	#0, r1
 337 0006 3A 91 00                		beq	.L28
 338 0009 61 21                   		cmp	#2, r1
 339 000b 20 60                   		beq	.L29
 340 000d 61 31                   		cmp	#3, r1
 341 000f 20 72                   		beq	.L30
1191:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
1192:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         case GLCDC_TCON_PIN_1:
1193:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             GLCDC.TCONSTVB2.BIT.SEL = (uint32_t) GLCDC_TCON_SIGNAL_SELECT_STHA_HS; /* Hsync(STHA) -
1194:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
1195:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         case GLCDC_TCON_PIN_2:
1196:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             GLCDC.TCONSTHA2.BIT.SEL = (uint32_t) GLCDC_TCON_SIGNAL_SELECT_STHA_HS; /* Hsync(STHA) -
1197:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
1198:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         case GLCDC_TCON_PIN_3:
1199:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             GLCDC.TCONSTHB2.BIT.SEL = (uint32_t) GLCDC_TCON_SIGNAL_SELECT_STHA_HS; /* Hsync(STHA) -
1200:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
1201:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         case GLCDC_TCON_PIN_0:
1202:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             GLCDC.TCONSTVA2.BIT.SEL = (uint32_t) GLCDC_TCON_SIGNAL_SELECT_STHA_HS; /* Hsync(STHA) -
1203:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
1204:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         case GLCDC_TCON_PIN_NON:/* Intentionally go through to the default case */
1205:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         default:
1206:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             R_BSP_NOP ();/*no operation*/
 342                             		.loc 1 1206 13 view .LVU119
 343                             	 ; 1206 "../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c" 1
 344 0011 03                      		nop
 345                             	 ; 0 "" 2
1207:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 346                             		.loc 1 1207 13 view .LVU120
 347 0012 2E 16                   		bra	.L32
 348                             	.L27:
1193:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 349                             		.loc 1 1193 13 view .LVU121
1193:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 350                             		.loc 1 1193 37 is_stmt 0 view .LVU122
 351 0014 FB 4E 00 00 0E          		mov.L	#0xe0000, r4
 352 0019 EE 41 05 05             		mov.L	5140[r4], r1
 353                             	.LVL51:
1193:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 354                             		.loc 1 1193 37 view .LVU123
 355 001d FB 56 F8                		mov.L	#-8, r5
 356 0020 53 15                   		and	r1, r5
 357 0022 78 15                   		bset	#1, r5
 358 0024 EB 45 05 05             		mov.L	r5, 5140[r4]
1194:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         case GLCDC_TCON_PIN_2:
 359                             		.loc 1 1194 13 is_stmt 1 view .LVU124
 360                             		.balign 8,3,4
 361                             	.L32:
1208:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
1209:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1210:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Polarity of a signal select */
1211:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* TCONSTHA2 - Horizontal Timing Setting Register A2
1212:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b31:b9 Reserved - These bits are read as 0. Writing to these bits have no effect.
1213:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b8     HSSEL    - STHy Signal Reference Timing Select. - Select HS signal or
1214:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      the TCONTIM.OFFSET[10:0] bits as reference for signal generation.
1215:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b7:b5  Reserved - These bits are read as 0. Writing to these bits have no effect.
1216:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b4     INV      - STHy Signal Polarity Inversion. - Do not invert the STHy signal or Invert th
1217:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b3     Reserved - These bits are read as 0. Writing to these bits have no effect.
1218:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b2:b0  SEL[2:0] - Output Signal Select. - Select as STVA, STVB, STHA, STHB or DE */
1219:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.TCONSTHA2.BIT.INV = (uint32_t) polarity; /* Hsync(STHA) -> Invert or Not Invert */
 362                             		.loc 1 1219 5 view .LVU125
 363                             		.loc 1 1219 29 is_stmt 0 view .LVU126
 364 0028 FB 5E 00 00 0E          		mov.L	#0xe0000, r5
 365 002d EE 54 07 05             		mov.L	5148[r5], r4
 366 0031 FD 74 C3 01             		tst	#1, r3
 367 0035 FD E4 14                		bmne	#4, r4
 368 0038 EB 54 07 05             		mov.L	r4, 5148[r5]
1220:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1221:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Hsync beginning position */
1222:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.TCONSTHA1.BIT.HS = 0; /* No delay */
 369                             		.loc 1 1222 5 is_stmt 1 view .LVU127
 370                             		.loc 1 1222 28 is_stmt 0 view .LVU128
 371 003c EE 53 06 05             		mov.L	5144[r5], r3
 372                             	.LVL52:
 373                             		.loc 1 1222 28 view .LVU129
 374 0040 FB 42 FF FF 00 F8       		mov.L	#-134152193, r4
 375 0046 53 34                   		and	r3, r4
 376 0048 EB 54 06 05             		mov.L	r4, 5144[r5]
1223:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.TCONSTHA2.BIT.HSSEL = 0; /* Select input Hsync as reference */
 377                             		.loc 1 1223 5 is_stmt 1 view .LVU130
 378                             		.loc 1 1223 31 is_stmt 0 view .LVU131
 379 004c EE 54 07 05             		mov.L	5148[r5], r4
 380 0050 7A 84                   		bclr	#8, r4
 381 0052 EB 54 07 05             		mov.L	r4, 5148[r5]
1224:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1225:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* HSync Width Setting */
1226:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.TCONSTHA1.BIT.HW = p_timing->sync_width & TCON_STHx1_HW_MASK;
 382                             		.loc 1 1226 5 is_stmt 1 view .LVU132
 383                             		.loc 1 1226 38 is_stmt 0 view .LVU133
 384 0056 98 AC                   		mov.W	6[r2], r4
 385                             		.loc 1 1226 28 view .LVU134
 386 0058 EE 53 06 05             		mov.L	5144[r5], r3
 387 005c 76 24 FF 07             		and #0x7ff, r4
 388 0060 76 23 00 F8             		and #-2048, r3
 389 0064 57 34                   		or	r3, r4
 390 0066 EB 54 06 05             		mov.L	r4, 5144[r5]
1227:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1228:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_hsync_set () */
 391                             		.loc 1 1228 1 view .LVU135
 392 006a 02                      		rts
 393                             	.LVL53:
 394                             	.L29:
1196:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 395                             		.loc 1 1196 13 is_stmt 1 view .LVU136
1196:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 396                             		.loc 1 1196 37 is_stmt 0 view .LVU137
 397 006b FB 4E 00 00 0E          		mov.L	#0xe0000, r4
 398 0070 EE 41 07 05             		mov.L	5148[r4], r1
 399                             	.LVL54:
1196:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 400                             		.loc 1 1196 37 view .LVU138
 401 0074 FB 56 F8                		mov.L	#-8, r5
 402 0077 53 15                   		and	r1, r5
 403 0079 78 15                   		bset	#1, r5
 404 007b EB 45 07 05             		mov.L	r5, 5148[r4]
1197:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         case GLCDC_TCON_PIN_3:
 405                             		.loc 1 1197 13 is_stmt 1 view .LVU139
 406 007f 2E A9                   		bra	.L32
 407                             	.LVL55:
 408                             	.L30:
1199:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 409                             		.loc 1 1199 13 view .LVU140
1199:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 410                             		.loc 1 1199 37 is_stmt 0 view .LVU141
 411 0081 FB 4E 00 00 0E          		mov.L	#0xe0000, r4
 412 0086 EE 41 09 05             		mov.L	5156[r4], r1
 413                             	.LVL56:
1199:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 414                             		.loc 1 1199 37 view .LVU142
 415 008a FB 56 F8                		mov.L	#-8, r5
 416 008d 53 15                   		and	r1, r5
 417 008f 78 15                   		bset	#1, r5
 418 0091 EB 45 09 05             		mov.L	r5, 5156[r4]
1200:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         case GLCDC_TCON_PIN_0:
 419                             		.loc 1 1200 13 is_stmt 1 view .LVU143
 420 0095 2E 93                   		bra	.L32
 421                             	.LVL57:
 422                             	.L28:
1202:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 423                             		.loc 1 1202 13 view .LVU144
1202:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 424                             		.loc 1 1202 37 is_stmt 0 view .LVU145
 425 0097 FB 4E 00 00 0E          		mov.L	#0xe0000, r4
 426 009c EE 41 03 05             		mov.L	5132[r4], r1
 427                             	.LVL58:
1202:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 428                             		.loc 1 1202 37 view .LVU146
 429 00a0 FB 56 F8                		mov.L	#-8, r5
 430 00a3 53 15                   		and	r1, r5
 431 00a5 78 15                   		bset	#1, r5
 432 00a7 EB 45 03 05             		mov.L	r5, 5132[r4]
1203:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         case GLCDC_TCON_PIN_NON:/* Intentionally go through to the default case */
 433                             		.loc 1 1203 13 is_stmt 1 view .LVU147
 434 00ab 38 7D FF                		bra	.L32
 435                             	.LFE12:
 437 00ae EF 00                   		.section	.text.r_glcdc_vsync_set,"ax",@progbits
 439                             	_r_glcdc_vsync_set:
 440                             	.LVL59:
 441                             	.LFB13:
1229:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1230:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /*******************************************************************************
1231:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Outline      : Vertical signal setting
1232:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Function Name: r_glcdc_vsync_set
1233:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Description  : Vertical synchronization signal (VS) output setting
1234:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Arguments    : tcon -
1235:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Tcon pin select.
1236:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                p_timing -
1237:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Pointer of vsync signal timing parameter.
1238:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                polarity -
1239:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Polarity select.
1240:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Return Value : none
1241:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Note         : none
1242:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *******************************************************************************/
1243:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** static void r_glcdc_vsync_set(glcdc_tcon_pin_t tcon, glcdc_timing_t const * const p_timing,
1244:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         glcdc_signal_polarity_t polarity)
1245:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** {
 442                             		.loc 1 1245 1 view -0
1246:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1247:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     switch (tcon)
 443                             		.loc 1 1247 5 view .LVU149
 444 0000 61 11                   		cmp	#1, r1
 445 0002 3A 87 00                		beq	.L35
 446 0005 61 01                   		cmp	#0, r1
 447 0007 20 0D                   		beq	.L36
 448 0009 61 21                   		cmp	#2, r1
 449 000b 20 56                   		beq	.L37
 450 000d 61 31                   		cmp	#3, r1
 451 000f 20 66                   		beq	.L38
1248:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
1249:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         case GLCDC_TCON_PIN_0:
1250:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             GLCDC.TCONSTVA2.BIT.SEL = (uint32_t) GLCDC_TCON_SIGNAL_SELECT_STVA_VS; /* Vsync(STVA) -
1251:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
1252:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         case GLCDC_TCON_PIN_2:
1253:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             GLCDC.TCONSTHA2.BIT.SEL = (uint32_t) GLCDC_TCON_SIGNAL_SELECT_STVA_VS; /* Vsync(STVA) -
1254:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
1255:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         case GLCDC_TCON_PIN_3:
1256:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             GLCDC.TCONSTHB2.BIT.SEL = (uint32_t) GLCDC_TCON_SIGNAL_SELECT_STVA_VS; /* Vsync(STVA) -
1257:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
1258:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         case GLCDC_TCON_PIN_1:
1259:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             GLCDC.TCONSTVB2.BIT.SEL = (uint32_t) GLCDC_TCON_SIGNAL_SELECT_STVA_VS; /* Vsync(STVA) -
1260:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
1261:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         case GLCDC_TCON_PIN_NON:/* Intentionally go through to the default case */
1262:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         default:
1263:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             R_BSP_NOP ();/*no operation*/
 452                             		.loc 1 1263 13 view .LVU150
 453                             	 ; 1263 "../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c" 1
 454 0011 03                      		nop
 455                             	 ; 0 "" 2
1264:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 456                             		.loc 1 1264 13 view .LVU151
 457 0012 2E 16                   		bra	.L40
 458                             	.L36:
1250:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 459                             		.loc 1 1250 13 view .LVU152
1250:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 460                             		.loc 1 1250 37 is_stmt 0 view .LVU153
 461 0014 FB 5E 00 00 0E          		mov.L	#0xe0000, r5
 462 0019 EE 51 03 05             		mov.L	5132[r5], r1
 463                             	.LVL60:
1250:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 464                             		.loc 1 1250 37 view .LVU154
 465 001d FB 46 F8                		mov.L	#-8, r4
 466 0020 53 14                   		and	r1, r4
 467 0022 EB 54 03 05             		mov.L	r4, 5132[r5]
1251:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         case GLCDC_TCON_PIN_2:
 468                             		.loc 1 1251 13 is_stmt 1 view .LVU155
 469 0026 EF 00                   		.balign 8,3,4
 470                             	.L40:
1265:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
1266:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1267:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.TCONSTVA2.BIT.INV = (uint32_t) polarity; /* Vsync(STVA) -> Invert or Vsync(STVA) -> Not I
 471                             		.loc 1 1267 5 view .LVU156
 472                             		.loc 1 1267 29 is_stmt 0 view .LVU157
 473 0028 FB 5E 00 00 0E          		mov.L	#0xe0000, r5
 474 002d EE 54 03 05             		mov.L	5132[r5], r4
 475 0031 FD 74 C3 01             		tst	#1, r3
 476 0035 FD E4 14                		bmne	#4, r4
 477 0038 EB 54 03 05             		mov.L	r4, 5132[r5]
1268:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1269:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Vsync beginning position */
1270:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.TCONSTVA1.BIT.VS = 0; /* No delay. */
 478                             		.loc 1 1270 5 is_stmt 1 view .LVU158
 479                             		.loc 1 1270 28 is_stmt 0 view .LVU159
 480 003c EE 53 02 05             		mov.L	5128[r5], r3
 481                             	.LVL61:
 482                             		.loc 1 1270 28 view .LVU160
 483 0040 FB 42 FF FF 00 F8       		mov.L	#-134152193, r4
 484 0046 53 34                   		and	r3, r4
 485 0048 EB 54 02 05             		mov.L	r4, 5128[r5]
1271:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1272:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* VSync Width Setting */
1273:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.TCONSTVA1.BIT.VW = p_timing->sync_width & TCON_STVx1_VW_MASK;
 486                             		.loc 1 1273 5 is_stmt 1 view .LVU161
 487                             		.loc 1 1273 38 is_stmt 0 view .LVU162
 488 004c 98 AC                   		mov.W	6[r2], r4
 489                             		.loc 1 1273 28 view .LVU163
 490 004e EE 53 02 05             		mov.L	5128[r5], r3
 491 0052 76 24 FF 07             		and #0x7ff, r4
 492 0056 76 23 00 F8             		and #-2048, r3
 493 005a 57 34                   		or	r3, r4
 494 005c EB 54 02 05             		mov.L	r4, 5128[r5]
1274:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1275:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_vsync_set () */
 495                             		.loc 1 1275 1 view .LVU164
 496 0060 02                      		rts
 497                             	.LVL62:
 498                             	.L37:
1253:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 499                             		.loc 1 1253 13 is_stmt 1 view .LVU165
1253:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 500                             		.loc 1 1253 37 is_stmt 0 view .LVU166
 501 0061 FB 5E 00 00 0E          		mov.L	#0xe0000, r5
 502 0066 EE 51 07 05             		mov.L	5148[r5], r1
 503                             	.LVL63:
1253:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 504                             		.loc 1 1253 37 view .LVU167
 505 006a FB 46 F8                		mov.L	#-8, r4
 506 006d 53 14                   		and	r1, r4
 507 006f EB 54 07 05             		mov.L	r4, 5148[r5]
1254:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         case GLCDC_TCON_PIN_3:
 508                             		.loc 1 1254 13 is_stmt 1 view .LVU168
 509 0073 2E B5                   		bra	.L40
 510                             	.LVL64:
 511                             	.L38:
1256:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 512                             		.loc 1 1256 13 view .LVU169
1256:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 513                             		.loc 1 1256 37 is_stmt 0 view .LVU170
 514 0075 FB 5E 00 00 0E          		mov.L	#0xe0000, r5
 515 007a EE 51 09 05             		mov.L	5156[r5], r1
 516                             	.LVL65:
1256:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 517                             		.loc 1 1256 37 view .LVU171
 518 007e FB 46 F8                		mov.L	#-8, r4
 519 0081 53 14                   		and	r1, r4
 520 0083 EB 54 09 05             		mov.L	r4, 5156[r5]
1257:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         case GLCDC_TCON_PIN_1:
 521                             		.loc 1 1257 13 is_stmt 1 view .LVU172
 522 0087 2E A1                   		bra	.L40
 523                             	.LVL66:
 524                             	.L35:
1259:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 525                             		.loc 1 1259 13 view .LVU173
1259:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 526                             		.loc 1 1259 37 is_stmt 0 view .LVU174
 527 0089 FB 5E 00 00 0E          		mov.L	#0xe0000, r5
 528 008e EE 51 05 05             		mov.L	5140[r5], r1
 529                             	.LVL67:
1259:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 530                             		.loc 1 1259 37 view .LVU175
 531 0092 FB 46 F8                		mov.L	#-8, r4
 532 0095 53 14                   		and	r1, r4
 533 0097 EB 54 05 05             		mov.L	r4, 5140[r5]
1260:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         case GLCDC_TCON_PIN_NON:/* Intentionally go through to the default case */
 534                             		.loc 1 1260 13 is_stmt 1 view .LVU176
 535 009b 2E 8D                   		bra	.L40
 536                             	.LFE13:
 538 009d FC 13 00                		.section	.text.r_glcdc_data_enable_set,"ax",@progbits
 540                             	_r_glcdc_data_enable_set:
 541                             	.LVL68:
 542                             	.LFB14:
1276:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1277:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /*******************************************************************************
1278:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Outline      : Data enable(DE) signal setting
1279:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Function Name: r_glcdc_data_enable_set
1280:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Description  : Data enable signal (DE) output setting.
1281:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Arguments    : tcon -
1282:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Tcon pin select.
1283:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                p_vtiming -
1284:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Pointer of vsync signal timing parameter.
1285:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                p_htiming -
1286:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Pointer of hsync signal timing parameter.
1287:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                polarity -
1288:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Polarity select.
1289:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Return Value : none
1290:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Note         : none
1291:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *******************************************************************************/
1292:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** static void r_glcdc_data_enable_set(glcdc_tcon_pin_t tcon, glcdc_timing_t const * const p_vtiming,
1293:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         glcdc_timing_t const * const p_htiming, glcdc_signal_polarity_t polarity)
1294:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** {
 543                             		.loc 1 1294 1 view -0
1295:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1296:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     switch (tcon)
 544                             		.loc 1 1296 5 view .LVU178
 545 0000 61 11                   		cmp	#1, r1
 546 0002 3A A5 00                		beq	.L43
 547 0005 61 01                   		cmp	#0, r1
 548 0007 20 0F                   		beq	.L44
 549 0009 61 21                   		cmp	#2, r1
 550 000b 3A C4 00                		beq	.L45
 551 000e 61 31                   		cmp	#3, r1
 552 0010 3A AB 00                		beq	.L46
1297:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
1298:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         case GLCDC_TCON_PIN_0:
1299:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             GLCDC.TCONSTVA2.BIT.SEL = (uint32_t) GLCDC_TCON_SIGNAL_SELECT_DE; /* DE -> TCON0 */
1300:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
1301:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         case GLCDC_TCON_PIN_1:
1302:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             GLCDC.TCONSTVB2.BIT.SEL = (uint32_t) GLCDC_TCON_SIGNAL_SELECT_DE; /* DE -> TCON1 */
1303:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
1304:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         case GLCDC_TCON_PIN_3:
1305:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             GLCDC.TCONSTHB2.BIT.SEL = (uint32_t) GLCDC_TCON_SIGNAL_SELECT_DE; /* DE -> TCON3 */
1306:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
1307:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         case GLCDC_TCON_PIN_2:
1308:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             GLCDC.TCONSTHA2.BIT.SEL = (uint32_t) GLCDC_TCON_SIGNAL_SELECT_DE; /* DE -> TCON2 */
1309:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
1310:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         case GLCDC_TCON_PIN_NON:/* Intentionally go through to the default case */
1311:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         default:
1312:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             R_BSP_NOP ();/*no operation*/
 553                             		.loc 1 1312 13 view .LVU179
 554                             	 ; 1312 "../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c" 1
 555 0013 03                      		nop
 556                             	 ; 0 "" 2
1313:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 557                             		.loc 1 1313 13 view .LVU180
 558 0014 2E 14                   		bra	.L48
 559                             	.L44:
1299:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 560                             		.loc 1 1299 13 view .LVU181
1299:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 561                             		.loc 1 1299 37 is_stmt 0 view .LVU182
 562 0016 FB 5E 00 00 0E          		mov.L	#0xe0000, r5
 563 001b EE 5E 03 05             		mov.L	5132[r5], r14
 564 001f 66 71                   		mov.L	#7, r1
 565                             	.LVL69:
1299:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 566                             		.loc 1 1299 37 view .LVU183
 567 0021 57 E1                   		or	r14, r1
 568 0023 EB 51 03 05             		mov.L	r1, 5132[r5]
1300:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         case GLCDC_TCON_PIN_1:
 569                             		.loc 1 1300 13 is_stmt 1 view .LVU184
 570 0027 03                      		.balign 8,3,4
 571                             	.L48:
1314:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
1315:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1316:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.TCONDE.BIT.INV = (uint32_t) polarity; /* DE -> Invert or Not Invert */
 572                             		.loc 1 1316 5 view .LVU185
 573                             		.loc 1 1316 26 is_stmt 0 view .LVU186
 574 0028 FB 5E 00 00 0E          		mov.L	#0xe0000, r5
 575 002d EE 51 0A 05             		mov.L	5160[r5], r1
 576 0031 FD 74 C4 01             		tst	#1, r4
 577 0035 FD E0 11                		bmne	#0, r1
 578 0038 EB 51 0A 05             		mov.L	r1, 5160[r5]
1317:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1318:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Set data enable timing */
1319:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.TCONSTHB1.BIT.HS = (p_htiming->back_porch + p_htiming->sync_width) & TCON_STHx1_HS_MASK;
 579                             		.loc 1 1319 5 is_stmt 1 view .LVU187
 580                             		.loc 1 1319 40 is_stmt 0 view .LVU188
 581 003c 98 B4                   		mov.W	4[r3], r4
 582                             	.LVL70:
 583                             		.loc 1 1319 64 view .LVU189
 584 003e 98 B9                   		mov.W	6[r3], r1
 585                             		.loc 1 1319 53 view .LVU190
 586 0040 4B 14                   		add	r1, r4
 587                             		.loc 1 1319 28 view .LVU191
 588 0042 EE 51 08 05             		mov.L	5152[r5], r1
 589 0046 76 24 FF 07             		and #0x7ff, r4
 590 004a 6D 04                   		shll	#16, r4
 591 004c 74 21 FF FF 00 F8       		and #-134152193, r1
 592 0052 57 14                   		or	r1, r4
 593 0054 EB 54 08 05             		mov.L	r4, 5152[r5]
1320:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.TCONSTHB1.BIT.HW = p_htiming->display_cyc & TCON_STHx1_HW_MASK;
 594                             		.loc 1 1320 5 is_stmt 1 view .LVU192
 595                             		.loc 1 1320 39 is_stmt 0 view .LVU193
 596 0058 DC 34                   		mov.W	[r3], r4
 597                             		.loc 1 1320 28 view .LVU194
 598 005a EE 53 08 05             		mov.L	5152[r5], r3
 599                             	.LVL71:
 600                             		.loc 1 1320 28 view .LVU195
 601 005e 76 24 FF 07             		and #0x7ff, r4
 602 0062 76 23 00 F8             		and #-2048, r3
 603 0066 57 34                   		or	r3, r4
 604 0068 EB 54 08 05             		mov.L	r4, 5152[r5]
1321:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.TCONSTHB2.BIT.HSSEL = 0; /* Select input Hsync as reference */
 605                             		.loc 1 1321 5 is_stmt 1 view .LVU196
 606                             		.loc 1 1321 31 is_stmt 0 view .LVU197
 607 006c EE 54 09 05             		mov.L	5156[r5], r4
 608 0070 7A 84                   		bclr	#8, r4
 609 0072 EB 54 09 05             		mov.L	r4, 5156[r5]
1322:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.TCONSTVB1.BIT.VS = (p_vtiming->back_porch + p_vtiming->sync_width) & TCON_STVx1_VS_MASK;
 610                             		.loc 1 1322 5 is_stmt 1 view .LVU198
 611                             		.loc 1 1322 40 is_stmt 0 view .LVU199
 612 0076 98 A4                   		mov.W	4[r2], r4
 613                             		.loc 1 1322 64 view .LVU200
 614 0078 98 AB                   		mov.W	6[r2], r3
 615                             		.loc 1 1322 53 view .LVU201
 616 007a 4B 34                   		add	r3, r4
 617                             		.loc 1 1322 28 view .LVU202
 618 007c EE 53 04 05             		mov.L	5136[r5], r3
 619 0080 76 24 FF 07             		and #0x7ff, r4
 620 0084 6D 04                   		shll	#16, r4
 621 0086 74 23 FF FF 00 F8       		and #-134152193, r3
 622 008c 57 34                   		or	r3, r4
 623 008e EB 54 04 05             		mov.L	r4, 5136[r5]
1323:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.TCONSTVB1.BIT.VW = p_vtiming->display_cyc & TCON_STVx1_VW_MASK;
 624                             		.loc 1 1323 5 is_stmt 1 view .LVU203
 625                             		.loc 1 1323 39 is_stmt 0 view .LVU204
 626 0092 DC 24                   		mov.W	[r2], r4
 627                             		.loc 1 1323 28 view .LVU205
 628 0094 EE 53 04 05             		mov.L	5136[r5], r3
 629 0098 76 24 FF 07             		and #0x7ff, r4
 630 009c 76 23 00 F8             		and #-2048, r3
 631 00a0 57 34                   		or	r3, r4
 632 00a2 EB 54 04 05             		mov.L	r4, 5136[r5]
1324:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1325:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_data_enable_set () */
 633                             		.loc 1 1325 1 view .LVU206
 634 00a6 02                      		rts
 635                             	.LVL72:
 636                             	.L43:
1302:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 637                             		.loc 1 1302 13 is_stmt 1 view .LVU207
1302:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 638                             		.loc 1 1302 37 is_stmt 0 view .LVU208
 639 00a7 FB 5E 00 00 0E          		mov.L	#0xe0000, r5
 640 00ac EE 5E 05 05             		mov.L	5140[r5], r14
 641 00b0 66 71                   		mov.L	#7, r1
 642                             	.LVL73:
1302:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 643                             		.loc 1 1302 37 view .LVU209
 644 00b2 57 E1                   		or	r14, r1
 645 00b4 EB 51 05 05             		mov.L	r1, 5140[r5]
1303:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         case GLCDC_TCON_PIN_3:
 646                             		.loc 1 1303 13 is_stmt 1 view .LVU210
 647 00b8 38 70 FF                		bra	.L48
 648                             	.LVL74:
 649                             	.L46:
1305:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 650                             		.loc 1 1305 13 view .LVU211
1305:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 651                             		.loc 1 1305 37 is_stmt 0 view .LVU212
 652 00bb FB 5E 00 00 0E          		mov.L	#0xe0000, r5
 653 00c0 EE 5E 09 05             		mov.L	5156[r5], r14
 654 00c4 66 71                   		mov.L	#7, r1
 655                             	.LVL75:
1305:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 656                             		.loc 1 1305 37 view .LVU213
 657 00c6 57 E1                   		or	r14, r1
 658 00c8 EB 51 09 05             		mov.L	r1, 5156[r5]
1306:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         case GLCDC_TCON_PIN_2:
 659                             		.loc 1 1306 13 is_stmt 1 view .LVU214
 660 00cc 38 5C FF                		bra	.L48
 661                             	.LVL76:
 662                             	.L45:
1308:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 663                             		.loc 1 1308 13 view .LVU215
1308:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 664                             		.loc 1 1308 37 is_stmt 0 view .LVU216
 665 00cf FB 5E 00 00 0E          		mov.L	#0xe0000, r5
 666 00d4 EE 5E 07 05             		mov.L	5148[r5], r14
 667 00d8 66 71                   		mov.L	#7, r1
 668                             	.LVL77:
1308:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 669                             		.loc 1 1308 37 view .LVU217
 670 00da 57 E1                   		or	r14, r1
 671 00dc EB 51 07 05             		mov.L	r1, 5148[r5]
1309:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         case GLCDC_TCON_PIN_NON:/* Intentionally go through to the default case */
 672                             		.loc 1 1309 13 is_stmt 1 view .LVU218
 673 00e0 38 48 FF                		bra	.L48
 674                             	.LFE14:
 676 00e3 77 10 01 00 00          		.section	.text.r_glcdc_get_bit_size,"ax",@progbits
 678                             	_r_glcdc_get_bit_size:
 679                             	.LVL78:
 680                             	.LFB23:
1326:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1327:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /*******************************************************************************
1328:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Outline      : Background screen setting
1329:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Function Name: r_glcdc_background_screen_set
1330:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Description  : Background screen setting.
1331:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Arguments    : p_cfg -
1332:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Pointer of background setting parameter.
1333:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Return Value : none
1334:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Note         : none
1335:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *******************************************************************************/
1336:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** void r_glcdc_background_screen_set(glcdc_cfg_t const * const p_cfg)
1337:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** {
1338:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     uint32_t hsync_total_cyc;
1339:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     uint32_t vsync_total_cyc;
1340:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1341:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     hsync_total_cyc = (((p_cfg->output.htiming.front_porch + p_cfg->output.htiming.sync_width)
1342:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             + p_cfg->output.htiming.display_cyc) + p_cfg->output.htiming.back_porch);
1343:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     vsync_total_cyc = (((p_cfg->output.vtiming.front_porch + p_cfg->output.vtiming.sync_width)
1344:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             + p_cfg->output.vtiming.display_cyc) + p_cfg->output.vtiming.back_porch);
1345:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1346:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* ---- Set number of total cycle for a line including Sync & Back poach, Front poach ---- */
1347:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* BGPERI - Free-Running Period Register
1348:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b31:b27  Reserved - These bits are read as 0. Writing to these bits have no effect.
1349:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b26:b16  FV[10:0] - Vertical Synchronization Signal Period Setting.
1350:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b15:b11  Reserved - These bits are read as 0. Writing to these bits have no effect.
1351:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b10:b0   FH[10:0] - Horizontal Synchronization Signal Period Setting. */
1352:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.BGPERI.BIT.FH = (hsync_total_cyc - 1) & BG_PERI_FH_MASK;
1353:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.BGPERI.BIT.FV = (vsync_total_cyc - 1) & BG_PERI_FV_MASK;
1354:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1355:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if ((p_cfg->output.htiming.front_porch - BG_PLANE_H_CYC_MARGIN_MIN) > BG_BGSYNC_HP_MAX)
1356:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
1357:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1358:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* BGSYNC - Synchronization Position Register
1359:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b31:b20 Reserved - These bits are read as 0. Writing to these bits have no effect.
1360:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b19:b16 VP[3:0]  - Vertical Synchronization Assertion Position Setting.
1361:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b15:b4  Reserved - These bits are read as 0. Writing to these bits have no effect.
1362:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b3:b0   HP[3:0]  - Horizontal Synchronization Signal Assertion Position Setting. */
1363:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         GLCDC.BGSYNC.BIT.HP = BG_BGSYNC_HP_MAX & BG_SYNC_HP_MASK;
1364:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1365:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* ---- Set the start position of Background screen ---- */
1366:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* BGHSIZE - Horizontal Size Register
1367:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b31:b27  Reserved - These bits are read as 0. Writing to these bits have no effect.
1368:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b26:b16  HP[10:0] - Horizontal Active Pixel Start Position Setting.
1369:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b15:b11  Reserved - These bits are read as 0. Writing to these bits have no effect.
1370:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b10:b0   HW[10:0] - Horizontal Active Pixel Width Setting. */
1371:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         GLCDC.BGHSIZE.BIT.HP = (uint16_t) (BG_BGSYNC_HP_MAX + p_cfg->output.htiming.sync_width
1372:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 + p_cfg->output.htiming.back_porch) & BG_HSIZE_HP_MASK;
1373:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1374:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
1375:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     else
1376:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
1377:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1378:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* BGSYNC - Synchronization Position Register
1379:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b31:b20 Reserved - These bits are read as 0. Writing to these bits have no effect.
1380:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b19:b16 VP[3:0]  - Vertical Synchronization Assertion Position Setting.
1381:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b15:b4  Reserved - These bits are read as 0. Writing to these bits have no effect.
1382:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b3:b0   HP[3:0]  - Horizontal Synchronization Signal Assertion Position Setting. */
1383:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         GLCDC.BGSYNC.BIT.HP = (p_cfg->output.htiming.front_porch - BG_PLANE_H_CYC_MARGIN_MIN) & BG_
1384:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1385:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* ---- Set the start position of Background screen ---- */
1386:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* BGHSIZE - Horizontal Size Register
1387:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b31:b27  Reserved - These bits are read as 0. Writing to these bits have no effect.
1388:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b26:b16  HP[10:0] - Horizontal Active Pixel Start Position Setting.
1389:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b15:b11  Reserved - These bits are read as 0. Writing to these bits have no effect.
1390:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b10:b0   HW[10:0] - Horizontal Active Pixel Width Setting. */
1391:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         GLCDC.BGHSIZE.BIT.HP = (uint16_t) ((p_cfg->output.htiming.front_porch - BG_PLANE_H_CYC_MARG
1392:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 + p_cfg->output.htiming.sync_width + p_cfg->output.htiming.back_porch) & BG_HSIZE_H
1393:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
1394:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1395:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if ((p_cfg->output.vtiming.front_porch - BG_PLANE_V_CYC_MARGIN_MIN) > BG_BGSYNC_VP_MAX)
1396:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
1397:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* BGSYNC - Synchronization Position Register
1398:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b31:b20 Reserved - These bits are read as 0. Writing to these bits have no effect.
1399:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b19:b16 VP[3:0]  - Vertical Synchronization Assertion Position Setting.
1400:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b15:b4  Reserved - These bits are read as 0. Writing to these bits have no effect.
1401:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b3:b0   HP[3:0]  - Horizontal Synchronization Signal Assertion Position Setting. */
1402:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         GLCDC.BGSYNC.BIT.VP = BG_BGSYNC_VP_MAX & BG_SYNC_VP_MASK;
1403:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1404:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* BGVSIZE - Vertical Size Register
1405:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b31:b27  Reserved - These bits are read as 0. Writing to these bits have no effect.
1406:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b26:b16  VP[10:0] - Vertical Active Pixel Start Position Setting.
1407:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b15:b11  Reserved - These bits are read as 0. Writing to these bits have no effect.
1408:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b10:b0   VW[10:0] - Vertical Active Pixel Width Setting. */
1409:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         GLCDC.BGVSIZE.BIT.VP = (uint16_t) (BG_BGSYNC_VP_MAX + p_cfg->output.vtiming.sync_width
1410:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 + p_cfg->output.vtiming.back_porch) & BG_VSIZE_VP_MASK;
1411:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1412:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
1413:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     else
1414:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
1415:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* BGSYNC - Synchronization Position Register
1416:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b31:b20 Reserved - These bits are read as 0. Writing to these bits have no effect.
1417:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b19:b16 VP[3:0]  - Vertical Synchronization Assertion Position Setting.
1418:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b15:b4  Reserved - These bits are read as 0. Writing to these bits have no effect.
1419:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b3:b0   HP[3:0]  - Horizontal Synchronization Signal Assertion Position Setting. */
1420:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         GLCDC.BGSYNC.BIT.VP = (p_cfg->output.vtiming.front_porch - BG_PLANE_V_CYC_MARGIN_MIN) & BG_
1421:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1422:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* BGVSIZE - Vertical Size Register
1423:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b31:b27  Reserved - These bits are read as 0. Writing to these bits have no effect.
1424:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b26:b16  VP[10:0] - Vertical Active Pixel Start Position Setting.
1425:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b15:b11  Reserved - These bits are read as 0. Writing to these bits have no effect.
1426:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b10:b0   VW[10:0] - Vertical Active Pixel Width Setting. */
1427:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         GLCDC.BGVSIZE.BIT.VP = (uint16_t) ((p_cfg->output.vtiming.front_porch - BG_PLANE_V_CYC_MARG
1428:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 + p_cfg->output.vtiming.sync_width + p_cfg->output.vtiming.back_porch) & BG_VSIZE_V
1429:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
1430:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1431:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* ---- Set the width of Background screen ---- */
1432:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* BGHSIZE - Horizontal Size Register
1433:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b10:b0   HW[10:0] - Horizontal Active Pixel Width Setting. */
1434:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.BGHSIZE.BIT.HW = p_cfg->output.htiming.display_cyc & BG_HSIZE_HW_MASK;
1435:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1436:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* BGVSIZE - Vertical Size Register
1437:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b10:b0   VW[10:0] - Vertical Active Pixel Width Setting. */
1438:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.BGVSIZE.BIT.VW = p_cfg->output.vtiming.display_cyc & BG_VSIZE_VW_MASK;
1439:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1440:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* ---- Set the Background color ---- */
1441:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* BGCOLOR - Background Color Register
1442:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b31:b24  Reserved - These bits are read as 0. Writing to these bits have no effect.
1443:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b23:b16  R[7:0] - Background Color R Value Setting.
1444:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b15:b8   G[7:0] - Background Color G Value Setting.
1445:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b7:b0    B[7:0] - Background Color B Value Setting. */
1446:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.BGCOLOR.BIT.R = p_cfg->output.bg_color.byte.r;
1447:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.BGCOLOR.BIT.G = p_cfg->output.bg_color.byte.g;
1448:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.BGCOLOR.BIT.B = p_cfg->output.bg_color.byte.b;
1449:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1450:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_background_screen_set () */
1451:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1452:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /*******************************************************************************
1453:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Outline      : GLCDC graphics planes blending setting
1454:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Function Name: r_glcdc_blend_condition_set
1455:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Description  : Blending setting.
1456:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Arguments    : p_blend -
1457:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Pointer of layer setting parameter.
1458:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                frame -
1459:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Graphic plane select.
1460:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Return Value : none
1461:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Note         : none
1462:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *******************************************************************************/
1463:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** void r_glcdc_blend_condition_set(glcdc_blend_t const * const p_blend, glcdc_frame_layer_t frame)
1464:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** {
1465:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1466:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* if enable graphics data read from memory */
1467:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (false == g_ctrl_blk.graphics_read_enable[frame])
1468:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
1469:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* GRnAB1 - Graphic n Alpha Blending Control Register 1
1470:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b1:b0   DISPSEL[1:0] -Display Screen Control. - Blended display of current graphics with l
1471:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         gp_gr[frame]->grxab1.bit.dispsel = (uint32_t) GLCDC_PLANE_BLEND_TRANSPARENT & GRn_AB1_DISPS
1472:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1473:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         return;
1474:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
1475:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1476:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     switch (p_blend->blend_control)
1477:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
1478:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         case GLCDC_BLEND_CONTROL_NONE:
1479:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1480:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             /* GRnAB1 - Graphic n Alpha Blending Control Register 1
1481:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****              b31:b13 Reserved  - These bits are read as 0. Writing to these bits have no effect.
1482:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****              b12     ARCON     - Alpha Blending Control. - Per-pixel alpha blending.
1483:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****              b11:b9  Reserved  - These bits are read as 0. Writing to these bits have no effect.
1484:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****              b8      ARCDISPON - Rectangular Alpha Blending Area Frame Display Control.
1485:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****              - Area Frame is displayed or not displayed.
1486:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****              b7:b5   Reserved  - These bits are read as 0. Writing to these bits have no effect.
1487:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****              b4      GRCDISPON - Graphics Area Frame Display Control.
1488:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****              - Area Frame is displayed or not displayed.
1489:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****              b3:b2   Reserved  - These bits are read as 0. Writing to these bits have no effect.
1490:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****              b1:b0   DISPSEL[1:0] - Display Screen Control. - Displays the background, lower-layer,
1491:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****              current graphics or blend graphics with lower-layer */
1492:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             gp_gr[frame]->grxab1.bit.arcon = 0;
1493:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1494:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             if (true == p_blend->visible)
1495:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
1496:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 /* GRnAB1 - Graphic n Alpha Blending Control Register 1
1497:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                  b1:b0   DISPSEL[1:0] - Display Screen Control. - Displays current graphics */
1498:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 gp_gr[frame]->grxab1.bit.dispsel = (uint32_t) GLCDC_PLANE_BLEND_NON_TRANSPARENT & G
1499:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
1500:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             else
1501:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
1502:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 /* GRnAB1 - Graphic n Alpha Blending Control Register 1
1503:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                  b1:b0   DISPSEL[1:0] - Display Screen Control. - Blended display of current graphi
1504:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 gp_gr[frame]->grxab1.bit.dispsel = (uint32_t) GLCDC_PLANE_BLEND_TRANSPARENT & GRn_A
1505:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
1506:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1507:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
1508:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         case GLCDC_BLEND_CONTROL_FADEIN:
1509:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         case GLCDC_BLEND_CONTROL_FADEOUT:
1510:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         case GLCDC_BLEND_CONTROL_FIXED:
1511:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1512:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             /* ---- Set the start position of the rectangle area in the graphics layers ---- */
1513:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             /* GRnAB5 - Graphic n Alpha Blending Control Register 5
1514:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****              b31:b27  Reserved    - These bits are read as 0. Writing to these bits have no effect.
1515:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****              b26:b16  ARCHS[10:0] - Rectangular Alpha Blending Area Horizontal Start Position Setti
1516:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****              b15:b11  Reserved    - These bits are read as 0. Writing to these bits have no effect.
1517:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****              b10:b0   ARCHW[10:0] - Rectangular Alpha Blending Area Horizontal Width Setting. */
1518:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             gp_gr[frame]->grxab5.bit.archs = ((uint32_t) (g_ctrl_blk.active_start_pos.x + p_blend->
1519:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                     & GRn_AB5_ARCHS_MASK;
1520:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1521:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             /* GRnAB4 - Graphic n Alpha Blending Control Register 4
1522:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****              b31:b27  Reserved    - These bits are read as 0. Writing to these bits have no effect.
1523:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****              b26:b16  ARCVS[10:0] - Rectangular Alpha Blending Area Vertical Start Position Setting
1524:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****              b15:b11  Reserved    - These bits are read as 0. Writing to these bits have no effect.
1525:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****              b10:b0   ARCVW[10:0] - Rectangular Alpha Blending Area Vertical Width Setting. */
1526:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             gp_gr[frame]->grxab4.bit.arcvs = ((uint32_t) (g_ctrl_blk.active_start_pos.y + p_blend->
1527:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                     & GRn_AB4_ARCVS_MASK;
1528:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1529:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             /* ---- Set the width of the graphics layers ---- */
1530:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             /* GRnAB5 - Graphic n Alpha Blending Control Register 5
1531:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****              b10:b0   ARCHW[10:0] - Rectangular Alpha Blending Area Horizontal Width Setting. */
1532:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             gp_gr[frame]->grxab5.bit.archw = (p_blend->end_coordinate.x - p_blend->start_coordinate
1533:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                     & GRn_AB5_ARCHW_MASK;
1534:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1535:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             /* GRnAB4 - Graphic n Alpha Blending Control Register 4
1536:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****              b10:b0   ARCVW[10:0] - Rectangular Alpha Blending Area Vertical Width Setting. */
1537:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             gp_gr[frame]->grxab4.bit.arcvw = (p_blend->end_coordinate.y - p_blend->start_coordinate
1538:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                     & GRn_AB4_ARCVW_MASK;
1539:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1540:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             /*---- Enable rectangular alpha blending ---- */
1541:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             /* GRnAB1 - Graphic n Alpha Blending Control Register 1
1542:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****              b12     ARCON     - Alpha Blending Control. - Set rectangular alpha blending. */
1543:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             gp_gr[frame]->grxab1.bit.arcon = 1;
1544:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1545:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             /* GRnAB6 - Graphic n Alpha Blending Control Register 6
1546:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****              b31:b25  Reserved    - These bits are read as 0. Writing to these bits have no effect.
1547:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****              b24:b16  ARCCOEF[8:0]- Alpha Coefficient Setting.
1548:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****              b15:b8   Reserved    - These bits are read as 0. Writing to these bits have no effect.
1549:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****              b7:b0    ARCRATE[7:0]- Alpha Blending Updating Rate Setting. Set 1 frame. */
1550:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             gp_gr[frame]->grxab6.bit.arcrate = 0x00;
1551:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1552:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             if (GLCDC_BLEND_CONTROL_FADEIN == p_blend->blend_control)
1553:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
1554:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 /* GRnAB7 - Graphic n Alpha Blending Control Register 7
1555:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                  b31:b24 Reserved    - These bits are read as 0. Writing to these bits have no effe
1556:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                  b23:b16 ARCDEF[7:0] - Initial Alpha Value Setting. - Set is 0.
1557:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                  b15:b1  Reserved    - These bits are read as 0. Writing to these bits have no effe
1558:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                  b0      CKON        - Chroma Key Compositing Control. */
1559:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 gp_gr[frame]->grxab7.bit.arcdef = (uint32_t) GLCDC_FADING_CONTROL_INITIAL_ALPHA_MIN
1560:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                         & GRn_AB7_ARCDEF_MASK;
1561:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1562:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 /* GRnAB6 - Graphic n Alpha Blending Control Register 6
1563:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                  b24:b16  ARCCOEF[8:0]- Alpha Coefficient Setting. */
1564:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 gp_gr[frame]->grxab6.bit.arccoef = (uint32_t) p_blend->fade_speed & GRn_AB6_ARCCOEF
1565:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1566:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
1567:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             else if (GLCDC_BLEND_CONTROL_FADEOUT == p_blend->blend_control)
1568:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
1569:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 /* GRnAB7 - Graphic n Alpha Blending Control Register 7
1570:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                  b23:b16 ARCDEF[7:0] - Initial Alpha Value Setting. - Set is 0. */
1571:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 gp_gr[frame]->grxab7.bit.arcdef = (uint32_t) GLCDC_FADING_CONTROL_INITIAL_ALPHA_MAX
1572:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                         & GRn_AB7_ARCDEF_MASK;
1573:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1574:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 /* GRnAB6 - Graphic n Alpha Blending Control Register 6
1575:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                  b24:b16  ARCCOEF[8:0]- Alpha Coefficient Setting. */
1576:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 gp_gr[frame]->grxab6.bit.arccoef = ((uint32_t) p_blend->fade_speed | (1 << 8)) & GR
1577:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1578:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
1579:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             else
1580:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             /* ---- GLCDC_FADE_CONTROL_FIXED ---- */
1581:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
1582:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 /* GRnAB7 - Graphic n Alpha Blending Control Register 7
1583:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                  b23:b16 ARCDEF[7:0] - Initial Alpha Value Setting. - Set is 0. */
1584:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 gp_gr[frame]->grxab7.bit.arcdef = (uint32_t) p_blend->fixed_blend_value & GRn_AB7_A
1585:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1586:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 /* GRnAB6 - Graphic n Alpha Blending Control Register 6
1587:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                  b24:b16  ARCCOEF[8:0]- Alpha Coefficient Setting. - Set is 0 */
1588:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 gp_gr[frame]->grxab6.bit.arccoef = 0x000;
1589:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
1590:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1591:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             /* GRnAB1 - Graphic n Alpha Blending Control Register 1
1592:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****              b8      ARCDISPON - Rectangular Alpha Blending Area Frame Display Control.
1593:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****              - Area Frame is displayed or not displayed. */
1594:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             if (true == p_blend->frame_edge)
1595:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
1596:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 /* Set the frame of the rectangular alpha blending area to displayed */
1597:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 gp_gr[frame]->grxab1.bit.arcdispon = 1;
1598:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
1599:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             else
1600:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
1601:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 /* Set the frame of the rectangular alpha blending area to not displayed */
1602:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 gp_gr[frame]->grxab1.bit.arcdispon = 0;
1603:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
1604:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1605:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             /* GRnAB1 - Graphic n Alpha Blending Control Register 1
1606:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****              b1:b0   DISPSEL[1:0] - Display Screen Control. - Blended display of current graphics w
1607:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             gp_gr[frame]->grxab1.bit.dispsel = (uint32_t) GLCDC_PLANE_BLEND_ON_LOWER_LAYER & GRn_AB
1608:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1609:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
1610:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         case GLCDC_BLEND_CONTROL_PIXEL:
1611:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         default:
1612:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1613:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             /* GRnAB1 - Graphic n Alpha Blending Control Register 1
1614:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****              b12     ARCON     - Alpha Blending Control. - Per-pixel alpha blending. */
1615:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             gp_gr[frame]->grxab1.bit.arcon = 0;
1616:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1617:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             if (true == p_blend->visible)
1618:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
1619:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 /* GRnAB1 - Graphic n Alpha Blending Control Register 1
1620:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                  b1:b0   DISPSEL[1:0] - Display Screen Control. - Blended display of current graphi
1621:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 gp_gr[frame]->grxab1.bit.dispsel = (uint32_t) GLCDC_PLANE_BLEND_ON_LOWER_LAYER & GR
1622:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
1623:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             else
1624:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
1625:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 /* GRnAB1 - Graphic n Alpha Blending Control Register 1
1626:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                  b1:b0   DISPSEL[1:0] - Display Screen Control. - Blended display of current graphi
1627:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 gp_gr[frame]->grxab1.bit.dispsel = (uint32_t) GLCDC_PLANE_BLEND_TRANSPARENT & GRn_A
1628:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
1629:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1630:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
1631:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
1632:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1633:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_blend_condition_set() */
1634:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1635:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /*******************************************************************************
1636:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Outline      : Graphics layer register settings
1637:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Function Name: r_glcdc_graphics_layer_set
1638:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Description  : Graphic 1, graphic 2 setting.
1639:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Arguments    : p_input -
1640:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Pointer of input setting parameter.
1641:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                frame -
1642:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Graphic plane select.
1643:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Return Value : none
1644:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Note         : none
1645:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *******************************************************************************/
1646:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** void r_glcdc_graphics_layer_set(glcdc_input_cfg_t const * const p_input, glcdc_frame_layer_t frame)
1647:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** {
1648:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     uint32_t line_byte_num;
1649:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     uint32_t line_trans_num;
1650:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     uint32_t bit_size = r_glcdc_get_bit_size (p_input->format);
1651:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1652:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* If enable graphics data read from memory */
1653:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (false == g_ctrl_blk.graphics_read_enable[frame])
1654:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
1655:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         return;
1656:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
1657:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1658:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     r_glcdc_gr_plane_format_set (p_input->format, frame);
1659:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1660:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* ---- Set the base address of graphics plane ---- */
1661:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* GRnFLM2 - Graphic n Frame Buffer Control Register 2 */
1662:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     gp_gr[frame]->grxflm2 = (uint32_t) p_input->p_base;
1663:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1664:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* ---- Set the background color on graphics plane ---- */
1665:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* GRnBASE - Graphic n Background Color Control Register
1666:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b31:b24  Reserved - These bits are read as 0. Writing to these bits have no effect.
1667:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b23:b16  G[7:0] - Background Color G Value Setting.
1668:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b15:b8   B[7:0] - Background Color B Value Setting.
1669:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b7:b0    R[7:0] - Background Color R Value Setting. */
1670:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     gp_gr[frame]->grxbase.bit.r = p_input->bg_color.byte.r;
1671:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     gp_gr[frame]->grxbase.bit.g = p_input->bg_color.byte.g;
1672:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     gp_gr[frame]->grxbase.bit.b = p_input->bg_color.byte.b;
1673:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1674:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* ---- Set the number of data transfer times per line, 64 bytes are transferred in each transf
1675:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* GRnFLM5 - Graphic n Frame Buffer Control Register 5
1676:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b31:b27 Reserved - These bits are read as 0. Writing to these bits have no effect.
1677:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b26:b16 LNNUM[10:0] - Single Frame Line Count Setting.
1678:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b15:b0  DATANUM[15:0] - Single Line Data Transfer Count Setting */
1679:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1680:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Convert to byte size of Single line data transfer, round up fractions below the decimal poin
1681:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     line_byte_num = ((bit_size * p_input->hsize) / 8);
1682:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (0 != ((bit_size * p_input->hsize) % 8))
1683:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
1684:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         line_byte_num += 1;
1685:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
1686:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1687:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Convert to Single line data transfer count, round up fractions below the decimal point */
1688:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     line_trans_num = (line_byte_num >> 6);
1689:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (0 != (line_byte_num & GLCDC_ADDRESS_ALIGNMENT_64B))
1690:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
1691:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         line_trans_num += 1;
1692:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
1693:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1694:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     gp_gr[frame]->grxflm5.bit.datanum = (line_trans_num - 1) & GRn_FLM5_DATANUM_MASK;
1695:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1696:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* ---- Set the line offset address for accessing the graphics data ---- */
1697:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* GRnFLM5 - Graphic n Frame Buffer Control Register 5
1698:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b26:b16 LNNUM[10:0] - Single Frame Line Count Setting. */
1699:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     gp_gr[frame]->grxflm5.bit.lnnum = ((uint32_t) (p_input->vsize - 1)) & GRn_FLM5_LNNUM_MASK;
1700:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1701:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* ---- Set the line offset address for accessing the graphics data on graphics plane ---- */
1702:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* GRnFLM3 - Graphic n Frame Buffer Control Register 3
1703:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b31:b16 LNOFF[15:0] - Macro Line Offset Setting. - Set the offset value from the end address o
1704:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      on the frame buffer (macro line) to the start address of the next macro line. */
1705:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     gp_gr[frame]->grxflm3.bit.lnoff = (uint32_t) p_input->offset & GRn_FLM3_LNOFF_MASK;
1706:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1707:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* GRnAB2 - Graphic n Alpha Blending Control Register 2
1708:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b10:b0  GRCVW[10:0] - Graphics Area Vertical Width Setting. */
1709:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     gp_gr[frame]->grxab2.bit.grcvw = p_input->vsize & GRn_AB2_GRCVW_MASK;
1710:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1711:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* GRnAB2 - Graphic n Alpha Blending Control Register 2
1712:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b26:b16 GRCVS[10:0] - Graphics Area Vertical Start Position Setting. */
1713:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     gp_gr[frame]->grxab2.bit.grcvs = ((uint32_t) (g_ctrl_blk.active_start_pos.y + p_input->coordina
1714:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             & GRn_AB2_GRCVS_MASK;
1715:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1716:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* ---- Set the width of the graphics layers ---- */
1717:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* GRnAB3 - Graphic n Alpha Blending Control Register 3
1718:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b10:b0  GRCHW[10:0] - Graphics Area Horizontal Width Setting. */
1719:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     gp_gr[frame]->grxab3.bit.grchw = p_input->hsize & GRn_AB3_GRCHW_MASK;
1720:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1721:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* ---- Set the start position of the graphics layers ---- */
1722:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* GRnAB3 - Graphic n Alpha Blending Control Register 3
1723:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b31:b27 Reserved    - These bits are read as 0. Writing to these bits have no effect.
1724:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b26:b16 GRCHS[10:0] - Graphics Area Horizontal Start Position Setting.
1725:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b15:b11 Reserved    - These bits are read as 0. Writing to these bits have no effect.
1726:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b10:b0  GRCHW[10:0] - Graphics Area Horizontal Width Setting. */
1727:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     gp_gr[frame]->grxab3.bit.grchs = ((uint32_t) (g_ctrl_blk.active_start_pos.x + p_input->coordina
1728:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             & GRn_AB3_GRCHS_MASK;
1729:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1730:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* GRnAB1 - Graphic n Alpha Blending Control Register 1
1731:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b4      GRCDISPON - Graphics Area Frame Display Control.
1732:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      - Area Frame is displayed or not displayed. */
1733:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (true == p_input->frame_edge)
1734:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
1735:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* Set the frame of the graphics area to displayed */
1736:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         gp_gr[frame]->grxab1.bit.grcdispon = 1;
1737:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
1738:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     else
1739:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
1740:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* Set the frame of the graphics area to not displayed */
1741:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         gp_gr[frame]->grxab1.bit.grcdispon = 0;
1742:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
1743:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1744:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_graphics_layer_set() */
1745:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1746:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /*******************************************************************************
1747:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Outline      : Chroma key setting
1748:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Function Name: r_glcdc_graphics_chromakey_set
1749:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Description  : Chroma key setting.
1750:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Arguments    : p_chromakey -
1751:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Pointer of chroma key setting parameter.
1752:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                frame -
1753:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Graphic plane select.
1754:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Return Value : none
1755:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Note         : none
1756:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *******************************************************************************/
1757:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** void r_glcdc_graphics_chromakey_set(glcdc_chromakey_t const * const p_chromakey, glcdc_frame_layer_
1758:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** {
1759:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1760:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* if enable graphics data read from memory */
1761:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (false == g_ctrl_blk.graphics_read_enable[frame])
1762:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
1763:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         return;
1764:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
1765:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1766:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (true == p_chromakey->enable)
1767:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
1768:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* ---- Chroma key enable ---- */
1769:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* GRnAB7 - Graphic n Alpha Blending Control Register 7
1770:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b0 CKON - Chroma Key Compositing Control. - Enable RGB reference chroma key compositing. *
1771:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         gp_gr[frame]->grxab7.bit.ckon = 1;
1772:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1773:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* ---- Before ---- */
1774:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* GRnAB8 - Graphic n Alpha Blending Control Register 8
1775:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b31:b24  Reserved - These bits are read as 0. Writing to these bits have no effect.
1776:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b23:b16  CKKG[7:0] - Chroma Key Compositing Target G Value Setting.
1777:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b15:b8   CKKB[7:0] - Chroma Key Compositing Target B Value Setting.
1778:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b7:b0    CKKR[7:0] - Chroma Key Compositing Target R Value Setting. */
1779:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         gp_gr[frame]->grxab8.bit.ckkr = p_chromakey->before.byte.r;
1780:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         gp_gr[frame]->grxab8.bit.ckkg = p_chromakey->before.byte.g;
1781:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         gp_gr[frame]->grxab8.bit.ckkb = p_chromakey->before.byte.b;
1782:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1783:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* ---- After ---- */
1784:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* GRnAB9 - Graphic n Alpha Blending Control Register 9
1785:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b31:b24  CKA[7:0] - Chroma Key Compositing Replacing A Value Setting.
1786:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b23:b16  CKG[7:0] - Chroma Key Compositing Replacing G Value Setting.
1787:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b15:b8   CKB[7:0] - Chroma Key Compositing Replacing B Value Setting.
1788:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b7:b0    CKR[7:0] - Chroma Key Compositing Replacing R Value Setting. */
1789:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         gp_gr[frame]->grxab9.bit.cka = p_chromakey->after.byte.a;
1790:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         gp_gr[frame]->grxab9.bit.ckr = p_chromakey->after.byte.r;
1791:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         gp_gr[frame]->grxab9.bit.ckg = p_chromakey->after.byte.g;
1792:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         gp_gr[frame]->grxab9.bit.ckb = p_chromakey->after.byte.b;
1793:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1794:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
1795:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     else
1796:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
1797:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* ---- Chroma key disable ---- */
1798:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* GRnAB7 - Graphic n Alpha Blending Control Register 7
1799:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b0 CKON - Chroma Key Compositing Control. - Disable RGB reference chroma key compositing. 
1800:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         gp_gr[frame]->grxab7.bit.ckon = 0;
1801:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1802:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
1803:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1804:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_graphics_chromakey_set() */
1805:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1806:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /*******************************************************************************
1807:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Outline      : Output control block register settings
1808:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Function Name: r_glcdc_output_block_set
1809:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Description  : Panel output setting
1810:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Arguments    : p_cfg -
1811:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Pointer of output format setting parameter.
1812:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Return Value : none
1813:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Note         : none
1814:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *******************************************************************************/
1815:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** void r_glcdc_output_block_set(glcdc_cfg_t const * const p_cfg)
1816:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** {
1817:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* OUTSET - Output Interface Register
1818:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b31:b29 Reserved   - These bits are read as 0. Writing to these bits have no effect.
1819:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b28     ENDIANON   - Bit Endian Control. - Little endian or big endian.
1820:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b27:b25 Reserved   - These bits are read as 0. Writing to these bits have no effect.
1821:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b24     SWAPON     - Pixel Order Control. - R-G-B order or B-G-R order.
1822:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b23:b14 Reserved   - These bits are read as 0. Writing to these bits have no effect.
1823:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b13:b12 FORMAT[1:0]- Output Data Format Select. - RGB(888), RGB(666), RGB(565) or Serial RGB.
1824:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b11:b10 Reserved   - These bits are read as 0. Writing to these bits have no effect.
1825:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b9      FRQSEL[1:0]- Pixel Clock Division Control. - No division (parallel RGB) or Divide-by-4
1826:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b8      Reserved   - This bit is read as 0. The write value should be 0.
1827:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b7:b5   Reserved   - These bits are read as 0. Writing to these bits have no effect.
1828:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b4      DIRSEL     - Serial RGB Scan Direction Select. - Forward scan or Reverse scan.
1829:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b3:b2   Reserved   - These bits are read as 0. Writing to these bits have no effect.
1830:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b1:b0   PHASE[1:0] - Serial RGB Data Output Delay Control. - 0 to 3 cycles */
1831:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1832:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Selects big or little endian for output data */
1833:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.OUTSET.BIT.ENDIANON = (uint32_t) p_cfg->output.endian;
1834:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1835:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Selects the output byte order swapping */
1836:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.OUTSET.BIT.SWAPON = (uint32_t) p_cfg->output.color_order;
1837:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1838:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Selects the output format */
1839:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     switch (p_cfg->output.format)
1840:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
1841:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         case GLCDC_OUT_FORMAT_8BITS_SERIAL: /* In case of serial RGB, set as RGB888 format */
1842:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             GLCDC.OUTSET.BIT.FORMAT = (uint32_t) GLCDC_OUT_FORMAT_8BITS_SERIAL;
1843:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             GLCDC.OUTSET.BIT.PHASE = (uint32_t) p_cfg->output.serial_output_delay;
1844:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             GLCDC.OUTSET.BIT.DIRSEL = (uint32_t) p_cfg->output.serial_scan_direction;
1845:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             GLCDC.PANELDTHA.BIT.FORM = (uint32_t) GLCDC_DITHERING_OUTPUT_FORMAT_RGB888;
1846:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
1847:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         case GLCDC_OUT_FORMAT_16BITS_RGB565:
1848:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             GLCDC.OUTSET.BIT.FORMAT = (uint32_t) GLCDC_OUT_FORMAT_16BITS_RGB565;
1849:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             GLCDC.PANELDTHA.BIT.FORM = (uint32_t) GLCDC_DITHERING_OUTPUT_FORMAT_RGB565;
1850:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
1851:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         case GLCDC_OUT_FORMAT_18BITS_RGB666:
1852:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             GLCDC.OUTSET.BIT.FORMAT = (uint32_t) GLCDC_OUT_FORMAT_18BITS_RGB666;
1853:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             GLCDC.PANELDTHA.BIT.FORM = (uint32_t) GLCDC_DITHERING_OUTPUT_FORMAT_RGB666;
1854:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
1855:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         case GLCDC_OUT_FORMAT_24BITS_RGB888:
1856:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         default:
1857:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             GLCDC.OUTSET.BIT.FORMAT = (uint32_t) GLCDC_OUT_FORMAT_24BITS_RGB888;
1858:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             GLCDC.PANELDTHA.BIT.FORM = (uint32_t) GLCDC_DITHERING_OUTPUT_FORMAT_RGB888;
1859:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
1860:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
1861:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1862:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Sets the pixel clock (the GLCD internal signal) frequency in case that the output format is 
1863:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (GLCDC_OUT_FORMAT_8BITS_SERIAL == p_cfg->output.format)
1864:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
1865:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         GLCDC.OUTSET.BIT.FRQSEL = OUT_SET_FRQSEL_QUATER_DIVISION;
1866:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
1867:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     else
1868:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
1869:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         GLCDC.OUTSET.BIT.FRQSEL = OUT_SET_FRQSEL_NO_DIVISION;
1870:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
1871:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1872:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Sets the Brightness/contrast and Gamma Correction processing order */
1873:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* CLKPHASE - Output Phase Control Register
1874:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b12     FRONTGAM  - Correction Sequence Control. */
1875:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.CLKPHASE.BIT.FRONTGAM = (uint32_t) p_cfg->output.correction_proc_order;
1876:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1877:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* PANELDTHA - Panel Dither Control Register
1878:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b31:b22 Reserved  - These bits are read as 0. Writing to these bits have no effect.
1879:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b21:b20 SEL[1:0]  - Rounding Mode Setting. - Truncate, Round-off, 2*2 pattern dither.
1880:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b19:b18 Reserved  - These bits are read as 0. Writing to these bits have no effect.
1881:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b17:b16 FORM[1:0] - Output Format Select. - RGB(888), RGB(666), RGB(565).
1882:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b15:b14 Reserved  - These bits are read as 0. Writing to these bits have no effect.
1883:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b13:b12 PA[1:0]   - Dither Pattern Value A Setting.
1884:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b11:b10 Reserved  - These bits are read as 0. Writing to these bits have no effect.
1885:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b9:b8   PB[1:0]   - Dither Pattern Value B Setting.
1886:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b7:b6   Reserved  - These bits are read as 0. Writing to these bits have no effect.
1887:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b5:b4   PC[1:0]   - Dither Pattern Value C Setting.
1888:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b3:b2   Reserved  - These bits are read as 0. Writing to these bits have no effect.
1889:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b1:b0   PD[1:0]   - Dither Pattern Value D Setting. */
1890:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1891:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* ---- Set the dithering mode ---- */
1892:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (true == p_cfg->output.dithering.dithering_on)
1893:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
1894:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         if (GLCDC_DITHERING_MODE_2X2PATTERN == p_cfg->output.dithering.dithering_mode)
1895:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
1896:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             GLCDC.PANELDTHA.BIT.PA = (uint32_t) p_cfg->output.dithering.dithering_pattern_a;
1897:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             GLCDC.PANELDTHA.BIT.PB = (uint32_t) p_cfg->output.dithering.dithering_pattern_b;
1898:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             GLCDC.PANELDTHA.BIT.PC = (uint32_t) p_cfg->output.dithering.dithering_pattern_c;
1899:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             GLCDC.PANELDTHA.BIT.PD = (uint32_t) p_cfg->output.dithering.dithering_pattern_d;
1900:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
1901:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1902:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         GLCDC.PANELDTHA.BIT.SEL = (uint32_t) p_cfg->output.dithering.dithering_mode;
1903:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1904:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
1905:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     else
1906:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
1907:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         GLCDC.PANELDTHA.BIT.SEL = (uint32_t) GLCDC_DITHERING_MODE_TRUNCATE;
1908:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
1909:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1910:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_output_block_set() */
1911:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1912:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /*******************************************************************************
1913:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Outline      : Brightness register settings
1914:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Function Name: r_glcdc_brightness_correction
1915:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Description  : Brightness setting.
1916:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Arguments    : p_brightness -
1917:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Pointer of brightness setting parameter.
1918:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Return Value : none
1919:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Note         : none
1920:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *******************************************************************************/
1921:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** void r_glcdc_brightness_correction(glcdc_brightness_t const * const p_brightness)
1922:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** {
1923:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1924:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (true == p_brightness->enable)
1925:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
1926:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* ---- Sets brightness correction register for each color in a pixel. ---- */
1927:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* BRIGHT1 - Brightness Adjustment Register 1
1928:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b31:b10 Reserved  - These bits are read as 0. Writing to these bits have no effect.
1929:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b9:b0   BRTG[9:0] - G Channel Brightness Adjustment Value Setting */
1930:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         GLCDC.BRIGHT1.BIT.BRTG = p_brightness->g & OUT_BRIGHT1_BRTG_MASK;
1931:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1932:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* BRIGHT2 - Brightness Adjustment Register 2
1933:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b31:b26 Reserved  - These bits are read as 0. Writing to these bits have no effect.
1934:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b25:b16 BRTB[9:0] - B Channel Brightness Adjustment Value Setting.
1935:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b15:b10 Reserved  - These bits are read as 0. Writing to these bits have no effect.
1936:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b9:b0   BRTR[9:0] - R Channel Brightness Adjustment Value Setting */
1937:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         GLCDC.BRIGHT2.BIT.BRTB = p_brightness->b & OUT_BRIGHT2_BRTB_MASK;
1938:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         GLCDC.BRIGHT2.BIT.BRTR = p_brightness->r & OUT_BRIGHT2_BRTR_MASK;
1939:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
1940:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     else
1941:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
1942:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* ---- If brightness setting in configuration is 'off', apply default value ---- */
1943:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* BRIGHT1 - Brightness Adjustment Register 1
1944:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b9:b0   BRTG[9:0] - G Channel Brightness Adjustment Value Setting */
1945:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         GLCDC.BRIGHT1.BIT.BRTG = GLCDC_BRIGHTNESS_DEFAULT & OUT_BRIGHT1_BRTG_MASK;
1946:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1947:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* BRIGHT2 - Brightness Adjustment Register 2
1948:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b25:b16 BRTB[9:0] - B Channel Brightness Adjustment Value Setting.
1949:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b9:b0   BRTR[9:0] - R Channel Brightness Adjustment Value Setting */
1950:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         GLCDC.BRIGHT2.BIT.BRTB = GLCDC_BRIGHTNESS_DEFAULT & OUT_BRIGHT2_BRTB_MASK;
1951:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         GLCDC.BRIGHT2.BIT.BRTR = GLCDC_BRIGHTNESS_DEFAULT & OUT_BRIGHT2_BRTR_MASK;
1952:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
1953:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1954:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_brightness_correction() */
1955:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1956:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /*******************************************************************************
1957:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Outline      : Contrast register settings
1958:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Function Name: r_glcdc_contrast_correction
1959:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Description  : Contrast settings.
1960:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Arguments    : p_contrast -
1961:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Pointer of contrast setting parameter.
1962:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Return Value : none
1963:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Note         : none
1964:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *******************************************************************************/
1965:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** void r_glcdc_contrast_correction(glcdc_contrast_t const * const p_contrast)
1966:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** {
1967:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1968:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (true == p_contrast->enable)
1969:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
1970:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* ---- Sets the contrast correction register for each color in a pixel. ---- */
1971:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* CONTRAST - Contrast Adjustment Register
1972:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b31:b24 Reserved  - These bits are read as 0. Writing to these bits have no effect.
1973:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b23:b16 CONTG[7:0]- G Channel Contrast Adjustment Value Setting.
1974:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b15:b8  CONTB[7:0]- B Channel Contrast Adjustment Value Setting.
1975:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b7:b0   CONTR[7:0]- R Channel Contrast Adjustment Value Setting. */
1976:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         GLCDC.CONTRAST.BIT.CONTG = p_contrast->g & OUT_CONTRAST_CONTG_MASK;
1977:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         GLCDC.CONTRAST.BIT.CONTB = p_contrast->b & OUT_CONTRAST_CONTB_MASK;
1978:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         GLCDC.CONTRAST.BIT.CONTR = p_contrast->r & OUT_CONTRAST_CONTR_MASK;
1979:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
1980:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     else
1981:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
1982:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* ---- If the contrast setting in the configuration is set to 'off', apply default value -
1983:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* CONTRAST - Contrast Adjustment Register
1984:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b23:b16 CONTG[7:0]- G Channel Contrast Adjustment Value Setting.
1985:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b15:b8  CONTB[7:0]- B Channel Contrast Adjustment Value Setting.
1986:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b7:b0   CONTR[7:0]- R Channel Contrast Adjustment Value Setting. */
1987:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         GLCDC.CONTRAST.BIT.CONTG = GLCDC_CONTRAST_DEFAULT & OUT_CONTRAST_CONTG_MASK;
1988:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         GLCDC.CONTRAST.BIT.CONTB = GLCDC_CONTRAST_DEFAULT & OUT_CONTRAST_CONTB_MASK;
1989:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         GLCDC.CONTRAST.BIT.CONTR = GLCDC_CONTRAST_DEFAULT & OUT_CONTRAST_CONTR_MASK;
1990:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
1991:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1992:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_contrast_correction() */
1993:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
1994:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /*******************************************************************************
1995:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Outline      : Gamma register settings
1996:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Function Name: r_glcdc_gamma_correction
1997:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Description  : Gamma value setting.
1998:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Arguments    : p_gamma -
1999:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Pointer of gamma setting parameter.
2000:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Return Value : none
2001:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Note         : none
2002:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *******************************************************************************/
2003:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** void r_glcdc_gamma_correction(glcdc_gamma_correction_t const * const p_gamma)
2004:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** {
2005:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     volatile uint8_t i;
2006:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     uint32_t *p_lut_table;
2007:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2008:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (true == p_gamma->enable)
2009:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
2010:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* ---- Gamma correction enable and set gamma setting ---- */
2011:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* GAMSW - Gamma Correction Block Function Switch Register
2012:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b31:b1 Reserved - These bits are read as 0. Writing to these bits have no effect.
2013:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b0     GAMON    - Gamma Correction Enable. - Enables gamma correction. */
2014:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         GLCDC.GAMSW.BIT.GAMON = 1;
2015:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2016:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* Green */
2017:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         p_lut_table = (uint32_t *) (&GLCDC.GAMGLUT1);
2018:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2019:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* WAIT_LOOP */
2020:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         for (i = 0; i < GLCDC_GAMMA_CURVE_GAIN_ELEMENT_NUM; i += 2)
2021:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
2022:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             /* GAMGLUTx - Gamma Correction G Table Setting Register x */
2023:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table = (((uint32_t) p_gamma->p_g->gain[i] & GAMX_LUTX_GAIN_MASK) << 16);
2024:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table |= ((uint32_t) p_gamma->p_g->gain[i + 1] & GAMX_LUTX_GAIN_MASK);
2025:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             p_lut_table++;
2026:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
2027:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2028:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         p_lut_table = (uint32_t *) (&GLCDC.GAMGAREA1);
2029:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2030:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* WAIT_LOOP */
2031:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         for (i = 0; i < GLCDC_GAMMA_CURVE_THRESHOLD_ELEMENT_NUM; i += 3)
2032:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
2033:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             /* GAMGAREAx - Gamma Correction G Area Setting Register x */
2034:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table = (((uint32_t) p_gamma->p_g->threshold[i] & GAMX_AREAX_MASK) << 20);
2035:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table |= (((uint32_t) p_gamma->p_g->threshold[i + 1] & GAMX_AREAX_MASK) << 10);
2036:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table |= ((uint32_t) p_gamma->p_g->threshold[i + 2] & GAMX_AREAX_MASK);
2037:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             p_lut_table++;
2038:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
2039:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2040:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* Blue */
2041:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         p_lut_table = (uint32_t *) (&GLCDC.GAMBLUT1);
2042:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2043:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* WAIT_LOOP */
2044:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         for (i = 0; i < GLCDC_GAMMA_CURVE_GAIN_ELEMENT_NUM; i += 2)
2045:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
2046:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             /* GAMBLUTx - Gamma Correction B Table Setting Register x */
2047:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table = (((uint32_t) p_gamma->p_b->gain[i] & GAMX_LUTX_GAIN_MASK) << 16);
2048:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table |= ((uint32_t) p_gamma->p_b->gain[i + 1] & GAMX_LUTX_GAIN_MASK);
2049:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             p_lut_table++;
2050:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
2051:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2052:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         p_lut_table = (uint32_t *) (&GLCDC.GAMBAREA1);
2053:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2054:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* WAIT_LOOP */
2055:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         for (i = 0; i < GLCDC_GAMMA_CURVE_THRESHOLD_ELEMENT_NUM; i += 3)
2056:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
2057:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             /* GAMBAREAx - Gamma Correction B Area Setting Register x */
2058:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table = (((uint32_t) p_gamma->p_b->threshold[i] & GAMX_AREAX_MASK) << 20);
2059:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table |= (((uint32_t) p_gamma->p_b->threshold[i + 1] & GAMX_AREAX_MASK) << 10);
2060:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table |= ((uint32_t) p_gamma->p_b->threshold[i + 2] & GAMX_AREAX_MASK);
2061:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             p_lut_table++;
2062:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
2063:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2064:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* Red */
2065:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         p_lut_table = (uint32_t *) (&GLCDC.GAMRLUT1);
2066:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2067:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* WAIT_LOOP */
2068:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         for (i = 0; i < GLCDC_GAMMA_CURVE_GAIN_ELEMENT_NUM; i += 2)
2069:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
2070:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             /* GAMRLUTx - Gamma Correction R Table Setting Register x */
2071:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table = (((uint32_t) p_gamma->p_r->gain[i] & GAMX_LUTX_GAIN_MASK) << 16);
2072:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table |= ((uint32_t) p_gamma->p_r->gain[i + 1] & GAMX_LUTX_GAIN_MASK);
2073:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             p_lut_table++;
2074:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
2075:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2076:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         p_lut_table = (uint32_t *) (&GLCDC.GAMRAREA1);
2077:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2078:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* WAIT_LOOP */
2079:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         for (i = 0; i < GLCDC_GAMMA_CURVE_THRESHOLD_ELEMENT_NUM; i += 3)
2080:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
2081:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             /* GAMRAREAx - Gamma Correction R Area Setting Register x */
2082:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table = (((uint32_t) p_gamma->p_r->threshold[i] & GAMX_AREAX_MASK) << 20);
2083:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table |= (((uint32_t) p_gamma->p_r->threshold[i + 1] & GAMX_AREAX_MASK) << 10);
2084:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table |= ((uint32_t) p_gamma->p_r->threshold[i + 2] & GAMX_AREAX_MASK);
2085:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             p_lut_table++;
2086:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
2087:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2088:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
2089:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     else
2090:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
2091:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* ---- Gamma Correction Disable ---- */
2092:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* GAMSW - Gamma Correction Block Function Switch Register
2093:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b0     GAMON    - Gamma Correction Enable. - Disables gamma correction. */
2094:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         GLCDC.GAMSW.BIT.GAMON = 0;
2095:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
2096:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2097:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_gamma_correction() */
2098:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2099:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /*******************************************************************************
2100:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Outline      : Get the bit size of the specified format
2101:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Function Name: r_glcdc_get_bit_size
2102:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Description  : Collecting bit size of graphic data.
2103:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Arguments    : format -
2104:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Color format (specify glcdc_in_format_t type enumeration value)
2105:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Return Value : bit_size -
2106:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  bit size of color format (1, 4, 8, 16 or 32 bit)
2107:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Note         : none
2108:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *******************************************************************************/
2109:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** static uint16_t r_glcdc_get_bit_size(glcdc_in_format_t format)
2110:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** {
 681                             		.loc 1 2110 1 view -0
2111:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     uint16_t bit_size = 0;
 682                             		.loc 1 2111 5 view .LVU220
2112:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2113:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* ---- Get bit size and set color format ---- */
2114:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     switch (format)
 683                             		.loc 1 2114 5 view .LVU221
 684 0000 61 31                   		cmp	#3, r1
 685 0002 25 12                   		bleu	.L59
 686 0004 61 51                   		cmp	#5, r1
 687 0006 20 32                   		beq	.L56
 688 0008 61 51                   		cmp	#5, r1
 689 000a 23 32                   		bltu	.L57
 690 000c 61 61                   		cmp	#6, r1
 691 000e 21 17                   		bne	.L60
2115:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
2116:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         case GLCDC_IN_FORMAT_32BITS_ARGB8888:         ///< ARGB8888, 32bits
2117:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         case GLCDC_IN_FORMAT_32BITS_RGB888:           ///< RGB888,   32bits
2118:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             bit_size = 32;
2119:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
2120:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         case GLCDC_IN_FORMAT_16BITS_RGB565:           ///< RGB565,   16bits
2121:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         case GLCDC_IN_FORMAT_16BITS_ARGB1555:         ///< ARGB1555, 16bits
2122:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         case GLCDC_IN_FORMAT_16BITS_ARGB4444:         ///< ARGB4444, 16bits
2123:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             bit_size = 16;
2124:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
2125:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         case GLCDC_IN_FORMAT_CLUT8:                   ///< CLUT8
2126:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             bit_size = 8;
2127:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
2128:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         case GLCDC_IN_FORMAT_CLUT4:                   ///< CLUT4
2129:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             bit_size = 4;
 692                             		.loc 1 2129 22 is_stmt 0 view .LVU222
 693 0010 66 41                   		mov	#4, r1
 694                             	.LVL79:
 695                             		.loc 1 2129 22 view .LVU223
 696 0012 2E 10                   		bra	.L52
 697                             	.LVL80:
 698                             	.L59:
2114:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 699                             		.loc 1 2114 5 view .LVU224
 700 0014 61 21                   		cmp	#2, r1
 701 0016 22 13                   		bgeu	.L53
 702 0018 61 01                   		cmp	#0, r1
 703 001a 20 14                   		beq	.L54
 704 001c 61 11                   		cmp	#1, r1
 705 001e 20 15                   		beq	.L55
2130:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
2131:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         case GLCDC_IN_FORMAT_CLUT1:                   ///< CLUT1
2132:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         default:
2133:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             bit_size = 1;
 706                             		.loc 1 2133 22 view .LVU225
 707 0020 66 11                   		mov	#1, r1
 708                             	.LVL81:
 709                             		.balign 8,3,1
 710                             	.L52:
2134:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
2135:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
2136:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2137:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     return bit_size;
 711                             		.loc 1 2137 5 is_stmt 1 view .LVU226
2138:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2139:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_get_bit_size () */
 712                             		.loc 1 2139 1 is_stmt 0 view .LVU227
 713 0022 5F 11                   		movu.W	r1, r1
 714                             		.loc 1 2139 1 view .LVU228
 715 0024 02                      		rts
 716                             	.LVL82:
 717                             	.L60:
2133:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 718                             		.loc 1 2133 22 view .LVU229
 719 0025 66 11                   		mov	#1, r1
 720                             	.LVL83:
2133:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 721                             		.loc 1 2133 22 view .LVU230
 722 0027 2E FB                   		bra	.L52
 723                             	.LVL84:
 724                             	.L53:
2123:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 725                             		.loc 1 2123 22 view .LVU231
 726 0029 75 41 10                		mov	#16, r1
 727                             	.LVL85:
2123:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 728                             		.loc 1 2123 22 view .LVU232
 729 002c 2E F6                   		bra	.L52
 730                             	.LVL86:
 731                             	.L54:
2123:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 732                             		.loc 1 2123 22 view .LVU233
 733 002e 75 41 10                		mov	#16, r1
 734                             	.LVL87:
2123:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 735                             		.loc 1 2123 22 view .LVU234
 736 0031 2E F1                   		bra	.L52
 737                             	.LVL88:
 738                             	.L55:
2118:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 739                             		.loc 1 2118 22 view .LVU235
 740 0033 75 41 20                		mov	#32, r1
 741                             	.LVL89:
2118:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 742                             		.loc 1 2118 22 view .LVU236
 743 0036 2E EC                   		bra	.L52
 744                             	.LVL90:
 745                             	.L56:
2126:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 746                             		.loc 1 2126 22 view .LVU237
 747 0038 66 81                   		mov	#8, r1
 748                             	.LVL91:
2126:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 749                             		.loc 1 2126 22 view .LVU238
 750 003a 2E E8                   		bra	.L52
 751                             	.LVL92:
 752                             	.L57:
2118:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 753                             		.loc 1 2118 22 view .LVU239
 754 003c 75 41 20                		mov	#32, r1
 755                             	.LVL93:
2118:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 756                             		.loc 1 2118 22 view .LVU240
 757 003f 2E E3                   		bra	.L52
 758                             	.LFE23:
 760 0041 FD 70 40 00 00 00 80    		.section	.text.r_glcdc_gr_plane_format_set,"ax",@progbits
 762                             	_r_glcdc_gr_plane_format_set:
 763                             	.LVL94:
 764                             	.LFB24:
2140:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2141:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /*******************************************************************************
2142:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Outline      : Set the color format of graphics plane to the GLCD register.
2143:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Function Name: r_glcdc_gr_plane_format_set
2144:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Description  : Input format setting of graphic data
2145:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Arguments    : format -
2146:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Color format (specify glcdc_in_format_t type enumeration value)
2147:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                frame -
2148:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Graphic plane select.
2149:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Return Value : none
2150:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Note         : none
2151:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *******************************************************************************/
2152:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** static void r_glcdc_gr_plane_format_set(glcdc_in_format_t format, glcdc_frame_layer_t frame)
2153:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** {
 765                             		.loc 1 2153 1 is_stmt 1 view -0
2154:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2155:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* GRnFLM6 - Graphic n Frame Buffer Control Register 6
2156:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b31     Reserved    - This bit is read as 0. The write value should be 0.
2157:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b30:b28 FORMAT[2:0] - Frame Buffer Color Format Setting.
2158:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b27:b0  Reserved    - These bits are read as 0. Writing to these bits have no effect. */
2159:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     gp_gr[frame]->grxflm6.bit.format = (uint32_t) format;
 766                             		.loc 1 2159 5 view .LVU242
 767                             		.loc 1 2159 10 is_stmt 0 view .LVU243
 768 0000 FB 52 00 00 00 00       		mov.L	#_gp_gr, r5
 769 0006 FE 62 54                		mov.L	[r2,r5], r4
 770                             		.loc 1 2159 38 view .LVU244
 771 0009 A9 CD                   		mov.L	28[r4], r5
 772 000b 64 71                   		and #7, r1
 773                             	.LVL95:
 774                             		.loc 1 2159 38 view .LVU245
 775 000d 6D C1                   		shll	#28, r1
 776 000f 74 25 FF FF FF 8F       		and #-1879048193, r5
 777 0015 57 51                   		or	r5, r1
 778 0017 A1 C9                   		mov.L	r1, 28[r4]
2160:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2161:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_gr_plane_format_set () */
 779                             		.loc 1 2161 1 view .LVU246
 780 0019 02                      		rts
 781                             	.LFE24:
 783                             		.section	.text.r_glcdc_param_check_layer,"ax",@progbits
 784                             		.global	_r_glcdc_param_check_layer
 786                             	_r_glcdc_param_check_layer:
 787                             	.LVL96:
 788                             	.LFB4:
 319:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     uint32_t line_byte_num;
 789                             		.loc 1 319 1 is_stmt 1 view -0
 319:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     uint32_t line_byte_num;
 790                             		.loc 1 319 1 is_stmt 0 view .LVU248
 791 0000 6E 6A                   		pushm	r6-r10
 792                             	.LCFI2:
 320:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     uint32_t line_trans_num;
 793                             		.loc 1 320 5 is_stmt 1 view .LVU249
 321:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 794                             		.loc 1 321 5 view .LVU250
 324:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 795                             		.loc 1 324 5 view .LVU251
 324:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 796                             		.loc 1 324 8 is_stmt 0 view .LVU252
 797 0002 59 17 20                		movu.B	32[r1], r7
 798 0005 61 07                   		cmp	#0, r7
 799 0007 20 14                   		beq	.L63
 326:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 800                             		.loc 1 326 9 is_stmt 1 view .LVU253
 326:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 801                             		.loc 1 326 57 is_stmt 0 view .LVU254
 802 0009 A9 9F                   		mov.L	28[r1], r7
 326:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 803                             		.loc 1 326 12 view .LVU255
 804 000b 61 07                   		cmp	#0, r7
 805 000d 21 20                   		bne	.L64
 328:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 806                             		.loc 1 328 13 is_stmt 1 view .LVU256
 328:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 807                             		.loc 1 328 16 is_stmt 0 view .LVU257
 808 000f 59 17 2C                		movu.B	44[r1], r7
 809 0012 61 07                   		cmp	#0, r7
 810 0014 20 19                   		beq	.L64
 330:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
 811                             		.loc 1 330 24 view .LVU258
 812 0016 66 31                   		mov.L	#3, r1
 813                             	.LVL97:
 330:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
 814                             		.loc 1 330 24 view .LVU259
 815 0018 38 E2 01                		bra	.L62
 816                             	.LVL98:
 817                             	.L63:
 336:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 && (GLCDC_BLEND_CONTROL_PIXEL != p_runtime->blend.blend_control))
 818                             		.loc 1 336 9 is_stmt 1 view .LVU260
 336:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 && (GLCDC_BLEND_CONTROL_PIXEL != p_runtime->blend.blend_control))
 819                             		.loc 1 336 58 is_stmt 0 view .LVU261
 820 001b A9 9F                   		mov.L	28[r1], r7
 336:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 && (GLCDC_BLEND_CONTROL_PIXEL != p_runtime->blend.blend_control))
 821                             		.loc 1 336 12 view .LVU262
 822 001d 61 07                   		cmp	#0, r7
 823 001f 16                      		beq	.L66
 337:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 824                             		.loc 1 337 17 view .LVU263
 825 0020 61 47                   		cmp	#4, r7
 826 0022 3B D0 01                		bne	.L71
 827                             	.L66:
 342:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 828                             		.loc 1 342 9 is_stmt 1 view .LVU264
 342:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 829                             		.loc 1 342 12 is_stmt 0 view .LVU265
 830 0025 59 17 2C                		movu.B	44[r1], r7
 831 0028 61 07                   		cmp	#0, r7
 832 002a 3B CB 01                		bne	.L72
 833                             	.L64:
 349:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 834                             		.loc 1 349 5 is_stmt 1 view .LVU266
 349:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 835                             		.loc 1 349 43 is_stmt 0 view .LVU267
 836 002d EC 17                   		mov.L	[r1], r7
 349:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 837                             		.loc 1 349 8 view .LVU268
 838 002f FD 74 C7 3F             		tst	#63, r7
 839 0033 3B C5 01                		bne	.L73
 355:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             || (GR_PLANE_H_CYC_ACTIVE_SIZE_MAX < p_runtime->input.hsize))
 840                             		.loc 1 355 5 is_stmt 1 view .LVU269
 355:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             || (GR_PLANE_H_CYC_ACTIVE_SIZE_MAX < p_runtime->input.hsize))
 841                             		.loc 1 355 59 is_stmt 0 view .LVU270
 842 0036 98 96                   		mov.W	4[r1], r6
 356:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 843                             		.loc 1 356 13 view .LVU271
 844 0038 71 67 F0                		add	#-16, r6, r7
 355:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             || (GR_PLANE_H_CYC_ACTIVE_SIZE_MAX < p_runtime->input.hsize))
 845                             		.loc 1 355 8 view .LVU272
 846 003b 5F 77                   		movu.W	r7, r7
 847 003d 76 07 E8 03             		cmp	#0x3e8, r7
 848 0041 25 05 38 BA 01          		bgtu	.L74
 849 0046 EF 17                   		mov.L	r1, r7
 362:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (0 != ((r_glcdc_get_bit_size (p_runtime->input.format) * p_runtime->input.hsize) % 8))
 850                             		.loc 1 362 5 is_stmt 1 view .LVU273
 362:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (0 != ((r_glcdc_get_bit_size (p_runtime->input.format) * p_runtime->input.hsize) % 8))
 851                             		.loc 1 362 23 is_stmt 0 view .LVU274
 852 0048 A8 99                   		mov.L	12[r1], r1
 853                             	.LVL99:
 362:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (0 != ((r_glcdc_get_bit_size (p_runtime->input.format) * p_runtime->input.hsize) % 8))
 854                             		.loc 1 362 23 view .LVU275
 855 004a 05 00 00 00             		bsr	_r_glcdc_get_bit_size
 856                             	.LVL100:
 362:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (0 != ((r_glcdc_get_bit_size (p_runtime->input.format) * p_runtime->input.hsize) % 8))
 857                             		.loc 1 362 88 view .LVU276
 858 004e 5F 63                   		movu.W	r6, r3
 362:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (0 != ((r_glcdc_get_bit_size (p_runtime->input.format) * p_runtime->input.hsize) % 8))
 859                             		.loc 1 362 70 view .LVU277
 860 0050 4F 31                   		mul	r3, r1
 362:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (0 != ((r_glcdc_get_bit_size (p_runtime->input.format) * p_runtime->input.hsize) % 8))
 861                             		.loc 1 362 96 view .LVU278
 862 0052 EF 15                   		mov.L	r1, r5
 863 0054 61 01                   		cmp	#0, r1
 864 0056 28 05 38 94 01          		blt	.L107
 865                             	.L67:
 362:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (0 != ((r_glcdc_get_bit_size (p_runtime->input.format) * p_runtime->input.hsize) % 8))
 866                             		.loc 1 362 96 view .LVU279
 867 005b 6A 35                   		shar	#3, r5
 362:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (0 != ((r_glcdc_get_bit_size (p_runtime->input.format) * p_runtime->input.hsize) % 8))
 868                             		.loc 1 362 19 view .LVU280
 869 005d EF 54                   		mov.L	r5, r4
 870                             	.LVL101:
 363:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 871                             		.loc 1 363 5 is_stmt 1 view .LVU281
 363:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 872                             		.loc 1 363 8 is_stmt 0 view .LVU282
 873 005f FD 74 C1 07             		tst	#7, r1
 874 0063 14                      		beq	.L68
 365:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 875                             		.loc 1 365 9 is_stmt 1 view .LVU283
 365:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 876                             		.loc 1 365 23 is_stmt 0 view .LVU284
 877 0064 71 54 01                		add	#1, r5, r4
 878                             	.LVL102:
 879                             	.L68:
 369:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (0 != (line_byte_num & GLCDC_ADDRESS_ALIGNMENT_64B))
 880                             		.loc 1 369 5 is_stmt 1 view .LVU285
 369:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (0 != (line_byte_num & GLCDC_ADDRESS_ALIGNMENT_64B))
 881                             		.loc 1 369 20 is_stmt 0 view .LVU286
 882 0067 FD 86 45                		shlr	#6, r4, r5
 883                             	.LVL103:
 370:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 884                             		.loc 1 370 5 is_stmt 1 view .LVU287
 370:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 885                             		.loc 1 370 8 is_stmt 0 view .LVU288
 886 006a FD 74 C4 3F             		tst	#63, r4
 887 006e 13                      		beq	.L69
 372:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 888                             		.loc 1 372 9 is_stmt 1 view .LVU289
 372:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 889                             		.loc 1 372 24 is_stmt 0 view .LVU290
 890 006f 62 15                   		add	#1, r5
 891                             	.LVL104:
 892                             	.L69:
 376:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 893                             		.loc 1 376 5 is_stmt 1 view .LVU291
 376:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 894                             		.loc 1 376 8 is_stmt 0 view .LVU292
 895 0071 77 05 00 00 01          		cmp	#0x10000, r5
 896 0076 25 05 38 89 01          		bgtu	.L75
 382:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 897                             		.loc 1 382 5 is_stmt 1 view .LVU293
 382:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 898                             		.loc 1 382 19 is_stmt 0 view .LVU294
 899 007b FB 52 00 00 00 00       		mov.L	#_g_ctrl_blk, r5
 900                             	.LVL105:
 382:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 901                             		.loc 1 382 19 view .LVU295
 902 0081 99 5C                   		mov.W	10[r5], r4
 903                             	.LVL106:
 382:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 904                             		.loc 1 382 8 view .LVU296
 905 0083 5F 65                   		movu.W	r6, r5
 906 0085 5F 42                   		movu.W	r4, r2
 907 0087 47 25                   		cmp	r2, r5
 908 0089 25 05 38 7A 01          		bgtu	.L76
 387:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 909                             		.loc 1 387 5 is_stmt 1 view .LVU297
 387:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 910                             		.loc 1 387 8 is_stmt 0 view .LVU298
 911 008e FD 74 C6 01             		tst	#1, r6
 912 0092 3B 77 01                		bne	.L77
 393:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             || (GR_PLANE_V_CYC_ACTIVE_SIZE_MAX < p_runtime->input.vsize))
 913                             		.loc 1 393 5 is_stmt 1 view .LVU299
 393:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             || (GR_PLANE_V_CYC_ACTIVE_SIZE_MAX < p_runtime->input.vsize))
 914                             		.loc 1 393 59 is_stmt 0 view .LVU300
 915 0095 98 FA                   		mov.W	6[r7], r2
 394:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 916                             		.loc 1 394 13 view .LVU301
 917 0097 71 25 F0                		add	#-16, r2, r5
 393:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             || (GR_PLANE_V_CYC_ACTIVE_SIZE_MAX < p_runtime->input.vsize))
 918                             		.loc 1 393 8 view .LVU302
 919 009a 5F 55                   		movu.W	r5, r5
 920 009c 76 05 EC 03             		cmp	#0x3ec, r5
 921 00a0 25 05 38 6B 01          		bgtu	.L78
 400:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 922                             		.loc 1 400 5 is_stmt 1 view .LVU303
 400:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 923                             		.loc 1 400 19 is_stmt 0 view .LVU304
 924 00a5 FB 52 00 00 00 00       		mov.L	#_g_ctrl_blk, r5
 925 00ab 99 D6                   		mov.W	12[r5], r6
 400:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 926                             		.loc 1 400 8 view .LVU305
 927 00ad 5F 25                   		movu.W	r2, r5
 928 00af 5F 61                   		movu.W	r6, r1
 929 00b1 47 15                   		cmp	r1, r5
 930 00b3 25 05 38 5C 01          		bgtu	.L79
 406:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 931                             		.loc 1 406 5 is_stmt 1 view .LVU306
 406:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 932                             		.loc 1 406 31 is_stmt 0 view .LVU307
 933 00b8 A8 F5                   		mov.L	8[r7], r5
 406:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 934                             		.loc 1 406 39 view .LVU308
 935 00ba 75 41 3F                		mov.L	#63, r1
 936 00bd 53 51                   		and	r5, r1
 406:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 937                             		.loc 1 406 8 view .LVU309
 938 00bf 3B 56 01                		bne	.L80
 411:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 939                             		.loc 1 411 5 is_stmt 1 view .LVU310
 411:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 940                             		.loc 1 411 60 is_stmt 0 view .LVU311
 941 00c2 73 55 00 80 00          		add	#0x8000, r5
 411:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 942                             		.loc 1 411 8 view .LVU312
 943 00c7 77 05 FF FF 00          		cmp	#0xffff, r5
 944 00cc 25 05 38 4B 01          		bgtu	.L81
 419:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             || (GR_PLANE_H_ACTIVE_POS_MAX < (p_runtime->input.coordinate.x + g_ctrl_blk.active_star
 945                             		.loc 1 419 5 is_stmt 1 view .LVU313
 419:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             || (GR_PLANE_H_ACTIVE_POS_MAX < (p_runtime->input.coordinate.x + g_ctrl_blk.active_star
 946                             		.loc 1 419 66 is_stmt 0 view .LVU314
 947 00d1 DD 7F 09                		mov.W	18[r7], r15
 948 00d4 DF FE                   		mov.W	r15, r14
 419:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             || (GR_PLANE_H_ACTIVE_POS_MAX < (p_runtime->input.coordinate.x + g_ctrl_blk.active_star
 949                             		.loc 1 419 98 view .LVU315
 950 00d6 FB A2 00 00 00 00       		mov.L	#_g_ctrl_blk, r10
 951 00dc DD AA 03                		mov.W	6[r10], r10
 419:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             || (GR_PLANE_H_ACTIVE_POS_MAX < (p_runtime->input.coordinate.x + g_ctrl_blk.active_star
 952                             		.loc 1 419 69 view .LVU316
 953 00df FF 25 AE                		add	r10, r14, r5
 420:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 954                             		.loc 1 420 13 view .LVU317
 955 00e2 60 55                   		sub	#5, r5
 419:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             || (GR_PLANE_H_ACTIVE_POS_MAX < (p_runtime->input.coordinate.x + g_ctrl_blk.active_star
 956                             		.loc 1 419 8 view .LVU318
 957 00e4 76 05 E8 03             		cmp	#0x3e8, r5
 958 00e8 25 05 38 33 01          		bgtu	.L82
 426:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 959                             		.loc 1 426 5 is_stmt 1 view .LVU319
 426:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 960                             		.loc 1 426 8 is_stmt 0 view .LVU320
 961 00ed FD 7C CF 00 80 00       		tst	#0x8000, r15
 962 00f3 3B 2E 01                		bne	.L83
 426:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 963                             		.loc 1 426 59 discriminator 1 view .LVU321
 964 00f6 5F 44                   		movu.W	r4, r4
 426:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 965                             		.loc 1 426 45 discriminator 1 view .LVU322
 966 00f8 47 4E                   		cmp	r4, r14
 967 00fa 2B 05 38 29 01          		bgt	.L84
 432:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             || (g_ctrl_blk.hsize < (p_runtime->input.coordinate.x + p_runtime->input.hsize)))
 968                             		.loc 1 432 5 is_stmt 1 view .LVU323
 432:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             || (g_ctrl_blk.hsize < (p_runtime->input.coordinate.x + p_runtime->input.hsize)))
 969                             		.loc 1 432 45 is_stmt 0 view .LVU324
 970 00ff 4B E3                   		add	r14, r3
 432:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             || (g_ctrl_blk.hsize < (p_runtime->input.coordinate.x + p_runtime->input.hsize)))
 971                             		.loc 1 432 8 view .LVU325
 972 0101 26 05 38 26 01          		bn	.L85
 433:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 973                             		.loc 1 433 13 view .LVU326
 974 0106 47 34                   		cmp	r3, r4
 975 0108 28 05 38 23 01          		blt	.L86
 439:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             || (GR_PLANE_V_ACTIVE_POS_MAX < (p_runtime->input.coordinate.y + g_ctrl_blk.active_star
 976                             		.loc 1 439 5 is_stmt 1 view .LVU327
 439:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             || (GR_PLANE_V_ACTIVE_POS_MAX < (p_runtime->input.coordinate.y + g_ctrl_blk.active_star
 977                             		.loc 1 439 66 is_stmt 0 view .LVU328
 978 010d DD 7E 0A                		mov.W	20[r7], r14
 979 0110 DF E5                   		mov.W	r14, r5
 439:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             || (GR_PLANE_V_ACTIVE_POS_MAX < (p_runtime->input.coordinate.y + g_ctrl_blk.active_star
 980                             		.loc 1 439 98 view .LVU329
 981 0112 FB 32 00 00 00 00       		mov.L	#_g_ctrl_blk, r3
 982 0118 DD 3F 04                		mov.W	8[r3], r15
 439:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             || (GR_PLANE_V_ACTIVE_POS_MAX < (p_runtime->input.coordinate.y + g_ctrl_blk.active_star
 983                             		.loc 1 439 69 view .LVU330
 984 011b FF 23 F5                		add	r15, r5, r3
 440:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 985                             		.loc 1 440 13 view .LVU331
 986 011e 60 23                   		sub	#2, r3
 439:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             || (GR_PLANE_V_ACTIVE_POS_MAX < (p_runtime->input.coordinate.y + g_ctrl_blk.active_star
 987                             		.loc 1 439 8 view .LVU332
 988 0120 76 03 EC 03             		cmp	#0x3ec, r3
 989 0124 25 05 38 0B 01          		bgtu	.L87
 446:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 990                             		.loc 1 446 5 is_stmt 1 view .LVU333
 446:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 991                             		.loc 1 446 8 is_stmt 0 view .LVU334
 992 0129 FD 7C CE 00 80 00       		tst	#0x8000, r14
 993 012f 3B 06 01                		bne	.L88
 446:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 994                             		.loc 1 446 59 discriminator 1 view .LVU335
 995 0132 5F 66                   		movu.W	r6, r6
 446:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 996                             		.loc 1 446 45 discriminator 1 view .LVU336
 997 0134 47 65                   		cmp	r6, r5
 998 0136 2B 05 38 01 01          		bgt	.L89
 452:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             || (g_ctrl_blk.vsize < (p_runtime->input.coordinate.y + p_runtime->input.vsize)))
 999                             		.loc 1 452 5 is_stmt 1 view .LVU337
 452:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             || (g_ctrl_blk.vsize < (p_runtime->input.coordinate.y + p_runtime->input.vsize)))
 1000                             		.loc 1 452 63 is_stmt 0 view .LVU338
 1001 013b 5F 22                   		movu.W	r2, r2
 452:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             || (g_ctrl_blk.vsize < (p_runtime->input.coordinate.y + p_runtime->input.vsize)))
 1002                             		.loc 1 452 45 view .LVU339
 1003 013d 4B 52                   		add	r5, r2
 452:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             || (g_ctrl_blk.vsize < (p_runtime->input.coordinate.y + p_runtime->input.vsize)))
 1004                             		.loc 1 452 8 view .LVU340
 1005 013f 26 05 38 FC 00          		bn	.L90
 453:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 1006                             		.loc 1 453 13 view .LVU341
 1007 0144 47 26                   		cmp	r2, r6
 1008 0146 28 05 38 F9 00          		blt	.L91
 459:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             && (GLCDC_BLEND_CONTROL_FIXED >= p_runtime->blend.blend_control))
 1009                             		.loc 1 459 5 is_stmt 1 view .LVU342
 459:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             && (GLCDC_BLEND_CONTROL_FIXED >= p_runtime->blend.blend_control))
 1010                             		.loc 1 459 56 is_stmt 0 view .LVU343
 1011 014b A9 FD                   		mov.L	28[r7], r5
 460:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 1012                             		.loc 1 460 13 view .LVU344
 1013 014d 60 15                   		sub	#1, r5
 459:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             && (GLCDC_BLEND_CONTROL_FIXED >= p_runtime->blend.blend_control))
 1014                             		.loc 1 459 8 view .LVU345
 1015 014f 61 25                   		cmp	#2, r5
 1016 0151 25 05 38 A7 00          		bgtu	.L62
 463:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 || (GR_BLEND_H_ACTIVE_POS_MAX < (p_runtime->blend.start_coordinate.x + g_ctrl_blk.a
 1017                             		.loc 1 463 9 is_stmt 1 view .LVU346
 463:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 || (GR_BLEND_H_ACTIVE_POS_MAX < (p_runtime->blend.start_coordinate.x + g_ctrl_blk.a
 1018                             		.loc 1 463 76 is_stmt 0 view .LVU347
 1019 0156 9C F5                   		mov.W	36[r7], r5
 1020 0158 DF 53                   		mov.W	r5, r3
 463:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 || (GR_BLEND_H_ACTIVE_POS_MAX < (p_runtime->blend.start_coordinate.x + g_ctrl_blk.a
 1021                             		.loc 1 463 79 view .LVU348
 1022 015a 4B 3A                   		add	r3, r10
 464:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1023                             		.loc 1 464 17 view .LVU349
 1024 015c 60 5A                   		sub	#5, r10
 463:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 || (GR_BLEND_H_ACTIVE_POS_MAX < (p_runtime->blend.start_coordinate.x + g_ctrl_blk.a
 1025                             		.loc 1 463 12 view .LVU350
 1026 015e 76 0A E8 03             		cmp	#0x3e8, r10
 1027 0162 25 05 38 E1 00          		bgtu	.L92
 470:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 || (GR_BLEND_H_CYC_ACTIVE_SIZE_MAX
 1028                             		.loc 1 470 9 is_stmt 1 view .LVU351
 470:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 || (GR_BLEND_H_CYC_ACTIVE_SIZE_MAX
 1029                             		.loc 1 470 79 is_stmt 0 view .LVU352
 1030 0167 9D 72                   		mov.W	40[r7], r2
 1031 0169 DF 2E                   		mov.W	r2, r14
 470:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 || (GR_BLEND_H_CYC_ACTIVE_SIZE_MAX
 1032                             		.loc 1 470 82 view .LVU353
 1033 016b FF 0A 3E                		sub	r3, r14, r10
 471:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                         < (p_runtime->blend.end_coordinate.x - p_runtime->blend.start_coordinate.x)
 1034                             		.loc 1 471 17 view .LVU354
 1035 016e 60 1A                   		sub	#1, r10
 470:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 || (GR_BLEND_H_CYC_ACTIVE_SIZE_MAX
 1036                             		.loc 1 470 12 view .LVU355
 1037 0170 76 0A F7 03             		cmp	#0x3f7, r10
 1038 0174 25 05 38 D3 00          		bgtu	.L93
 478:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1039                             		.loc 1 478 9 is_stmt 1 view .LVU356
 478:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1040                             		.loc 1 478 12 is_stmt 0 view .LVU357
 1041 0179 FD 7C C5 00 80 00       		tst	#0x8000, r5
 1042 017f 3B CE 00                		bne	.L94
 478:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1043                             		.loc 1 478 55 discriminator 1 view .LVU358
 1044 0182 47 34                   		cmp	r3, r4
 1045 0184 28 05 38 CB 00          		blt	.L95
 484:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1046                             		.loc 1 484 9 is_stmt 1 view .LVU359
 484:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1047                             		.loc 1 484 12 is_stmt 0 view .LVU360
 1048 0189 FD 7C C2 00 80 00       		tst	#0x8000, r2
 1049 018f 3B C6 00                		bne	.L96
 484:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1050                             		.loc 1 484 53 discriminator 1 view .LVU361
 1051 0192 47 E4                   		cmp	r14, r4
 1052 0194 28 05 38 C3 00          		blt	.L97
 490:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1053                             		.loc 1 490 9 is_stmt 1 view .LVU362
 490:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1054                             		.loc 1 490 12 is_stmt 0 view .LVU363
 1055 0199 47 E3                   		cmp	r14, r3
 1056 019b 29 05 38 C0 00          		bge	.L98
 496:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 || (GR_BLEND_V_ACTIVE_POS_MAX < (p_runtime->blend.start_coordinate.y + g_ctrl_blk.a
 1057                             		.loc 1 496 9 is_stmt 1 view .LVU364
 496:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 || (GR_BLEND_V_ACTIVE_POS_MAX < (p_runtime->blend.start_coordinate.y + g_ctrl_blk.a
 1058                             		.loc 1 496 76 is_stmt 0 view .LVU365
 1059 01a0 9C FD                   		mov.W	38[r7], r5
 1060 01a2 DF 54                   		mov.W	r5, r4
 496:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 || (GR_BLEND_V_ACTIVE_POS_MAX < (p_runtime->blend.start_coordinate.y + g_ctrl_blk.a
 1061                             		.loc 1 496 79 view .LVU366
 1062 01a4 FF 2A 4F                		add	r4, r15, r10
 497:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1063                             		.loc 1 497 17 view .LVU367
 1064 01a7 60 2A                   		sub	#2, r10
 496:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 || (GR_BLEND_V_ACTIVE_POS_MAX < (p_runtime->blend.start_coordinate.y + g_ctrl_blk.a
 1065                             		.loc 1 496 12 view .LVU368
 1066 01a9 76 0A EC 03             		cmp	#0x3ec, r10
 1067 01ad 25 05 38 B2 00          		bgtu	.L99
 503:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 || (GR_BLEND_V_CYC_ACTIVE_SIZE_MAX
 1068                             		.loc 1 503 9 is_stmt 1 view .LVU369
 503:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 || (GR_BLEND_V_CYC_ACTIVE_SIZE_MAX
 1069                             		.loc 1 503 79 is_stmt 0 view .LVU370
 1070 01b2 9D 7F                   		mov.W	42[r7], r7
 1071                             	.LVL107:
 503:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 || (GR_BLEND_V_CYC_ACTIVE_SIZE_MAX
 1072                             		.loc 1 503 79 view .LVU371
 1073 01b4 DF 73                   		mov.W	r7, r3
 503:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 || (GR_BLEND_V_CYC_ACTIVE_SIZE_MAX
 1074                             		.loc 1 503 82 view .LVU372
 1075 01b6 FF 0A 43                		sub	r4, r3, r10
 504:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                         < (p_runtime->blend.end_coordinate.y - p_runtime->blend.start_coordinate.y)
 1076                             		.loc 1 504 17 view .LVU373
 1077 01b9 60 1A                   		sub	#1, r10
 503:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 || (GR_BLEND_V_CYC_ACTIVE_SIZE_MAX
 1078                             		.loc 1 503 12 view .LVU374
 1079 01bb 76 0A FB 03             		cmp	#0x3fb, r10
 1080 01bf 25 05 38 A4 00          		bgtu	.L100
 511:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1081                             		.loc 1 511 9 is_stmt 1 view .LVU375
 511:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1082                             		.loc 1 511 12 is_stmt 0 view .LVU376
 1083 01c4 FD 7C C5 00 80 00       		tst	#0x8000, r5
 1084 01ca 3B 9F 00                		bne	.L101
 511:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1085                             		.loc 1 511 55 discriminator 1 view .LVU377
 1086 01cd 47 46                   		cmp	r4, r6
 1087 01cf 28 05 38 9C 00          		blt	.L102
 517:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1088                             		.loc 1 517 9 is_stmt 1 view .LVU378
 517:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1089                             		.loc 1 517 12 is_stmt 0 view .LVU379
 1090 01d4 FD 7C C7 00 80 00       		tst	#0x8000, r7
 1091 01da 3B 97 00                		bne	.L103
 517:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1092                             		.loc 1 517 53 discriminator 1 view .LVU380
 1093 01dd 47 36                   		cmp	r3, r6
 1094 01df 28 05 38 94 00          		blt	.L104
 523:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1095                             		.loc 1 523 9 is_stmt 1 view .LVU381
 523:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1096                             		.loc 1 523 12 is_stmt 0 view .LVU382
 1097 01e4 47 34                   		cmp	r3, r4
 1098 01e6 29 14                   		blt	.L62
 525:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 1099                             		.loc 1 525 20 view .LVU383
 1100 01e8 66 C1                   		mov.L	#12, r1
 1101 01ea 2E 10                   		bra	.L62
 1102                             	.LVL108:
 1103                             	.L107:
 362:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (0 != ((r_glcdc_get_bit_size (p_runtime->input.format) * p_runtime->input.hsize) % 8))
 1104                             		.loc 1 362 96 view .LVU384
 1105 01ec 71 15 07                		add	#7, r1, r5
 1106 01ef 38 6C FE                		bra	.L67
 1107                             	.LVL109:
 1108                             	.L71:
 339:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 1109                             		.loc 1 339 20 view .LVU385
 1110 01f2 66 31                   		mov.L	#3, r1
 1111                             	.LVL110:
 339:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 1112                             		.loc 1 339 20 view .LVU386
 1113 01f4 0E                      		bra	.L62
 1114                             	.LVL111:
 1115                             	.L72:
 344:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 1116                             		.loc 1 344 20 view .LVU387
 1117 01f5 66 31                   		mov.L	#3, r1
 1118                             	.LVL112:
 344:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 1119                             		.loc 1 344 20 view .LVU388
 1120 01f7 0B                      		bra	.L62
 1121                             	.LVL113:
 1122                             	.L73:
 351:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 1123                             		.loc 1 351 16 view .LVU389
 1124 01f8 66 81                   		mov.L	#8, r1
 1125                             	.LVL114:
 1126                             		.balign 8,3,2
 1127                             	.L62:
 571:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 1128                             		.loc 1 571 1 view .LVU390
 1129 01fa 3F 6A 05                		rtsd	#20, r6-r10
 1130                             	.LVL115:
 1131                             	.L74:
 358:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 1132                             		.loc 1 358 16 view .LVU391
 1133 01fd 66 71                   		mov.L	#7, r1
 1134                             	.LVL116:
 358:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 1135                             		.loc 1 358 16 view .LVU392
 1136 01ff 2E FB                   		bra	.L62
 1137                             	.LVL117:
 1138                             	.L75:
 378:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 1139                             		.loc 1 378 16 view .LVU393
 1140 0201 66 71                   		mov.L	#7, r1
 1141 0203 2E F7                   		bra	.L62
 1142                             	.LVL118:
 1143                             	.L76:
 384:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 1144                             		.loc 1 384 16 view .LVU394
 1145 0205 66 71                   		mov.L	#7, r1
 1146 0207 2E F3                   		bra	.L62
 1147                             	.L77:
 389:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 1148                             		.loc 1 389 16 view .LVU395
 1149 0209 66 71                   		mov.L	#7, r1
 1150 020b 2E EF                   		bra	.L62
 1151                             	.L78:
 396:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 1152                             		.loc 1 396 16 view .LVU396
 1153 020d 66 71                   		mov.L	#7, r1
 1154 020f 2E EB                   		bra	.L62
 1155                             	.L79:
 402:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 1156                             		.loc 1 402 16 view .LVU397
 1157 0211 66 71                   		mov.L	#7, r1
 1158 0213 2E E7                   		bra	.L62
 1159                             	.L80:
 408:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 1160                             		.loc 1 408 16 view .LVU398
 1161 0215 66 81                   		mov.L	#8, r1
 1162 0217 2E E3                   		bra	.L62
 1163                             	.L81:
 413:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 1164                             		.loc 1 413 16 view .LVU399
 1165 0219 66 71                   		mov.L	#7, r1
 1166 021b 2E DF                   		bra	.L62
 1167                             	.L82:
 422:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 1168                             		.loc 1 422 16 view .LVU400
 1169 021d 66 71                   		mov.L	#7, r1
 1170 021f 2E DB                   		bra	.L62
 1171                             	.L83:
 428:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 1172                             		.loc 1 428 16 view .LVU401
 1173 0221 66 71                   		mov.L	#7, r1
 1174 0223 2E D7                   		bra	.L62
 1175                             	.L84:
 1176 0225 66 71                   		mov.L	#7, r1
 1177 0227 2E D3                   		bra	.L62
 1178                             	.L85:
 435:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 1179                             		.loc 1 435 16 view .LVU402
 1180 0229 66 71                   		mov.L	#7, r1
 1181 022b 2E CF                   		bra	.L62
 1182                             	.L86:
 1183 022d 66 71                   		mov.L	#7, r1
 1184 022f 2E CB                   		bra	.L62
 1185                             	.L87:
 442:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 1186                             		.loc 1 442 16 view .LVU403
 1187 0231 66 71                   		mov.L	#7, r1
 1188 0233 2E C7                   		bra	.L62
 1189                             	.L88:
 448:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 1190                             		.loc 1 448 16 view .LVU404
 1191 0235 66 71                   		mov.L	#7, r1
 1192 0237 2E C3                   		bra	.L62
 1193                             	.L89:
 1194 0239 66 71                   		mov.L	#7, r1
 1195 023b 2E BF                   		bra	.L62
 1196                             	.L90:
 455:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 1197                             		.loc 1 455 16 view .LVU405
 1198 023d 66 71                   		mov.L	#7, r1
 1199 023f 2E BB                   		bra	.L62
 1200                             	.L91:
 1201 0241 66 71                   		mov.L	#7, r1
 1202 0243 2E B7                   		bra	.L62
 1203                             	.L92:
 466:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 1204                             		.loc 1 466 20 view .LVU406
 1205 0245 66 C1                   		mov.L	#12, r1
 1206 0247 2E B3                   		bra	.L62
 1207                             	.L93:
 474:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 1208                             		.loc 1 474 20 view .LVU407
 1209 0249 66 C1                   		mov.L	#12, r1
 1210 024b 2E AF                   		bra	.L62
 1211                             	.L94:
 480:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 1212                             		.loc 1 480 20 view .LVU408
 1213 024d 66 C1                   		mov.L	#12, r1
 1214 024f 2E AB                   		bra	.L62
 1215                             	.L95:
 1216 0251 66 C1                   		mov.L	#12, r1
 1217 0253 2E A7                   		bra	.L62
 1218                             	.L96:
 486:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 1219                             		.loc 1 486 20 view .LVU409
 1220 0255 66 C1                   		mov.L	#12, r1
 1221 0257 2E A3                   		bra	.L62
 1222                             	.L97:
 1223 0259 66 C1                   		mov.L	#12, r1
 1224 025b 2E 9F                   		bra	.L62
 1225                             	.L98:
 492:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 1226                             		.loc 1 492 20 view .LVU410
 1227 025d 66 C1                   		mov.L	#12, r1
 1228 025f 2E 9B                   		bra	.L62
 1229                             	.L99:
 499:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 1230                             		.loc 1 499 20 view .LVU411
 1231 0261 66 C1                   		mov.L	#12, r1
 1232 0263 2E 97                   		bra	.L62
 1233                             	.LVL119:
 1234                             	.L100:
 507:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 1235                             		.loc 1 507 20 view .LVU412
 1236 0265 66 C1                   		mov.L	#12, r1
 1237 0267 2E 93                   		bra	.L62
 1238                             	.L101:
 513:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 1239                             		.loc 1 513 20 view .LVU413
 1240 0269 66 C1                   		mov.L	#12, r1
 1241 026b 2E 8F                   		bra	.L62
 1242                             	.L102:
 1243 026d 66 C1                   		mov.L	#12, r1
 1244 026f 2E 8B                   		bra	.L62
 1245                             	.L103:
 519:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 1246                             		.loc 1 519 20 view .LVU414
 1247 0271 66 C1                   		mov.L	#12, r1
 1248 0273 2E 87                   		bra	.L62
 1249                             	.L104:
 1250 0275 66 C1                   		mov.L	#12, r1
 1251 0277 2E 83                   		bra	.L62
 1252                             	.LFE4:
 1254 0279 FD 70 40 00 00 00 80    		.section	.text.r_glcdc_param_check_clut,"ax",@progbits
 1255                             		.global	_r_glcdc_param_check_clut
 1257                             	_r_glcdc_param_check_clut:
 1258                             	.LVL120:
 1259                             	.LFB5:
 586:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (true == p_clut->enable)
 1260                             		.loc 1 586 1 is_stmt 1 view -0
 587:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 1261                             		.loc 1 587 5 view .LVU416
 587:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 1262                             		.loc 1 587 8 is_stmt 0 view .LVU417
 1263 0000 58 15                   		movu.B	[r1], r5
 1264 0002 61 05                   		cmp	#0, r5
 1265 0004 20 26                   		beq	.L110
 591:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1266                             		.loc 1 591 9 is_stmt 1 view .LVU418
 591:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1267                             		.loc 1 591 27 is_stmt 0 view .LVU419
 1268 0006 A8 1D                   		mov.L	4[r1], r5
 591:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1269                             		.loc 1 591 12 view .LVU420
 1270 0008 61 05                   		cmp	#0, r5
 1271 000a 20 23                   		beq	.L111
 597:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1272                             		.loc 1 597 9 is_stmt 1 view .LVU421
 597:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1273                             		.loc 1 597 44 is_stmt 0 view .LVU422
 1274 000c 99 15                   		mov.W	8[r1], r5
 597:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1275                             		.loc 1 597 12 view .LVU423
 1276 000e 5F 54                   		movu.W	r5, r4
 1277 0010 75 54 FF                		cmp	#0xff, r4
 1278 0013 24 1D                   		bgtu	.L112
 603:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1279                             		.loc 1 603 9 is_stmt 1 view .LVU424
 603:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1280                             		.loc 1 603 24 is_stmt 0 view .LVU425
 1281 0015 99 1C                   		mov.W	10[r1], r4
 603:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1282                             		.loc 1 603 12 view .LVU426
 1283 0017 5F 43                   		movu.W	r4, r3
 1284 0019 61 03                   		cmp	#0, r3
 1285 001b 20 18                   		beq	.L113
 609:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1286                             		.loc 1 609 9 is_stmt 1 view .LVU427
 609:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1287                             		.loc 1 609 44 is_stmt 0 view .LVU428
 1288 001d 5F 55                   		movu.W	r5, r5
 609:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1289                             		.loc 1 609 52 view .LVU429
 1290 001f 4B 35                   		add	r3, r5
 609:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1291                             		.loc 1 609 12 view .LVU430
 1292 0021 76 05 00 01             		cmp	#0x100, r5
 1293 0025 2A 11                   		bgt	.L114
 615:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_param_check_clut() */
 1294                             		.loc 1 615 12 view .LVU431
 1295 0027 66 01                   		mov.L	#0, r1
 1296                             	.LVL121:
 615:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_param_check_clut() */
 1297                             		.loc 1 615 12 view .LVU432
 1298 0029 02                      		rts
 1299                             	.LVL122:
 1300                             	.L110:
 615:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_param_check_clut() */
 1301                             		.loc 1 615 12 view .LVU433
 1302 002a 66 01                   		mov.L	#0, r1
 1303                             	.LVL123:
 615:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_param_check_clut() */
 1304                             		.loc 1 615 12 view .LVU434
 1305 002c 02                      		rts
 1306                             	.LVL124:
 1307                             	.L111:
 593:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 1308                             		.loc 1 593 20 view .LVU435
 1309 002d 66 B1                   		mov.L	#11, r1
 1310                             	.LVL125:
 593:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 1311                             		.loc 1 593 20 view .LVU436
 1312 002f 02                      		rts
 1313                             	.LVL126:
 1314                             	.L112:
 599:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 1315                             		.loc 1 599 20 view .LVU437
 1316 0030 66 B1                   		mov.L	#11, r1
 1317                             	.LVL127:
 599:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 1318                             		.loc 1 599 20 view .LVU438
 1319 0032 02                      		rts
 1320                             	.LVL128:
 1321                             	.L113:
 605:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 1322                             		.loc 1 605 20 view .LVU439
 1323 0033 66 B1                   		mov.L	#11, r1
 1324                             	.LVL129:
 605:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 1325                             		.loc 1 605 20 view .LVU440
 1326 0035 02                      		rts
 1327                             	.LVL130:
 1328                             	.L114:
 611:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 1329                             		.loc 1 611 20 view .LVU441
 1330 0036 66 B1                   		mov.L	#11, r1
 1331                             	.LVL131:
 616:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 1332                             		.loc 1 616 1 view .LVU442
 1333 0038 02                      		rts
 1334                             	.LFE5:
 1336                             		.section	.text.r_glcdc_param_check_brightness,"ax",@progbits
 1337                             		.global	_r_glcdc_param_check_brightness
 1339                             	_r_glcdc_param_check_brightness:
 1340                             	.LVL132:
 1341                             	.LFB6:
 631:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (true == p_brightness->enable)
 1342                             		.loc 1 631 1 is_stmt 1 view -0
 632:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 1343                             		.loc 1 632 5 view .LVU444
 632:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 1344                             		.loc 1 632 8 is_stmt 0 view .LVU445
 1345 0000 58 15                   		movu.B	[r1], r5
 1346 0002 61 05                   		cmp	#0, r5
 1347 0004 20 1D                   		beq	.L117
 634:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1348                             		.loc 1 634 9 is_stmt 1 view .LVU446
 634:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1349                             		.loc 1 634 12 is_stmt 0 view .LVU447
 1350 0006 B8 1D                   		movu.W	2[r1], r5
 1351 0008 76 05 FF 03             		cmp	#0x3ff, r5
 1352 000c 24 18                   		bgtu	.L118
 639:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1353                             		.loc 1 639 9 is_stmt 1 view .LVU448
 639:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1354                             		.loc 1 639 12 is_stmt 0 view .LVU449
 1355 000e B8 95                   		movu.W	4[r1], r5
 1356 0010 76 05 FF 03             		cmp	#0x3ff, r5
 1357 0014 24 13                   		bgtu	.L119
 644:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1358                             		.loc 1 644 9 is_stmt 1 view .LVU450
 644:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1359                             		.loc 1 644 12 is_stmt 0 view .LVU451
 1360 0016 B8 9D                   		movu.W	6[r1], r5
 1361 0018 76 05 FF 03             		cmp	#0x3ff, r5
 1362 001c 24 0E                   		bgtu	.L120
 650:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_param_check_brightness() */
 1363                             		.loc 1 650 12 view .LVU452
 1364 001e 66 01                   		mov.L	#0, r1
 1365                             	.LVL133:
 650:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_param_check_brightness() */
 1366                             		.loc 1 650 12 view .LVU453
 1367 0020 02                      		rts
 1368                             	.LVL134:
 1369                             	.L117:
 650:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_param_check_brightness() */
 1370                             		.loc 1 650 12 view .LVU454
 1371 0021 66 01                   		mov.L	#0, r1
 1372                             	.LVL135:
 650:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_param_check_brightness() */
 1373                             		.loc 1 650 12 view .LVU455
 1374 0023 02                      		rts
 1375                             	.LVL136:
 1376                             	.L118:
 636:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 1377                             		.loc 1 636 20 view .LVU456
 1378 0024 66 31                   		mov.L	#3, r1
 1379                             	.LVL137:
 636:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 1380                             		.loc 1 636 20 view .LVU457
 1381 0026 02                      		rts
 1382                             	.LVL138:
 1383                             	.L119:
 641:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 1384                             		.loc 1 641 20 view .LVU458
 1385 0027 66 31                   		mov.L	#3, r1
 1386                             	.LVL139:
 641:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 1387                             		.loc 1 641 20 view .LVU459
 1388 0029 02                      		rts
 1389                             	.LVL140:
 1390                             	.L120:
 646:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 1391                             		.loc 1 646 20 view .LVU460
 1392 002a 66 31                   		mov.L	#3, r1
 1393                             	.LVL141:
 651:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 1394                             		.loc 1 651 1 view .LVU461
 1395 002c 02                      		rts
 1396                             	.LFE6:
 1398                             		.section	.text.r_glcdc_param_check_gamma,"ax",@progbits
 1399                             		.global	_r_glcdc_param_check_gamma
 1401                             	_r_glcdc_param_check_gamma:
 1402                             	.LVL142:
 1403                             	.LFB7:
 666:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     int32_t i;
 1404                             		.loc 1 666 1 is_stmt 1 view -0
 667:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     uint16_t previous_threshold;
 1405                             		.loc 1 667 5 view .LVU463
 668:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 1406                             		.loc 1 668 5 view .LVU464
 670:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 1407                             		.loc 1 670 5 view .LVU465
 670:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 1408                             		.loc 1 670 8 is_stmt 0 view .LVU466
 1409 0000 58 15                   		movu.B	[r1], r5
 1410 0002 61 05                   		cmp	#0, r5
 1411 0004 21 36                   		bne	.L138
 786:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_param_check_gamma() */
 1412                             		.loc 1 786 12 view .LVU467
 1413 0006 66 01                   		mov.L	#0, r1
 1414                             	.LVL143:
 786:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_param_check_gamma() */
 1415                             		.loc 1 786 12 view .LVU468
 1416 0008 02                      		rts
 1417                             	.LVL144:
 1418                             	.L124:
 696:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 1419                             		.loc 1 696 13 is_stmt 1 discriminator 2 view .LVU469
 673:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1420                             		.loc 1 673 67 is_stmt 0 discriminator 2 view .LVU470
 1421 0009 62 13                   		add	#1, r3
 1422                             	.LVL145:
 696:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 1423                             		.loc 1 696 32 discriminator 2 view .LVU471
 1424 000b DF 54                   		mov.W	r5, r4
 1425                             	.LVL146:
 1426                             	.L122:
 673:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1427                             		.loc 1 673 9 discriminator 1 view .LVU472
 1428 000d 61 E3                   		cmp	#14, r3
 1429 000f 2A 31                   		bgt	.L151
 677:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 1430                             		.loc 1 677 13 is_stmt 1 view .LVU473
 677:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 1431                             		.loc 1 677 52 is_stmt 0 view .LVU474
 1432 0011 A8 9D                   		mov.L	12[r1], r5
 677:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 1433                             		.loc 1 677 68 view .LVU475
 1434 0013 71 32 10                		add	#16, r3, r2
 1435 0016 FE 52 55                		mov.W	[r2,r5], r5
 677:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 1436                             		.loc 1 677 16 view .LVU476
 1437 0019 5F 52                   		movu.W	r5, r2
 1438 001b 76 02 FF 03             		cmp	#0x3ff, r2
 1439 001f 25 05 38 C4 00          		bgtu	.L139
 683:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 1440                             		.loc 1 683 13 is_stmt 1 view .LVU477
 683:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 1441                             		.loc 1 683 16 is_stmt 0 view .LVU478
 1442 0024 5F 4E                   		movu.W	r4, r14
 1443 0026 47 E2                   		cmp	r14, r2
 1444 0028 22 05 38 BE 00          		bltu	.L140
 690:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                     && (GLCDC_GAMMA_THRESHOLD_MAX != p_gamma->p_b->threshold[i]))
 1445                             		.loc 1 690 13 is_stmt 1 view .LVU479
 690:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                     && (GLCDC_GAMMA_THRESHOLD_MAX != p_gamma->p_b->threshold[i]))
 1446                             		.loc 1 690 16 is_stmt 0 view .LVU480
 1447 002d 47 E2                   		cmp	r14, r2
 1448 002f 21 DA                   		bne	.L124
 691:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 1449                             		.loc 1 691 21 view .LVU481
 1450 0031 76 02 FF 03             		cmp	#0x3ff, r2
 1451 0035 20 D4                   		beq	.L124
 693:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
 1452                             		.loc 1 693 24 view .LVU482
 1453 0037 66 91                   		mov.L	#9, r1
 1454                             	.LVL147:
 693:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
 1455                             		.loc 1 693 24 view .LVU483
 1456 0039 02                      		rts
 1457                             	.LVL148:
 1458                             	.L138:
 672:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         for (i = 0; i < GLCDC_GAMMA_CURVE_THRESHOLD_ELEMENT_NUM; i++)
 1459                             		.loc 1 672 28 view .LVU484
 1460 003a 66 04                   		mov	#0, r4
 673:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1461                             		.loc 1 673 16 view .LVU485
 1462 003c 66 03                   		mov.L	#0, r3
 1463 003e 2E CF                   		bra	.L122
 1464                             	.LVL149:
 1465                             	.L151:
 700:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1466                             		.loc 1 700 16 view .LVU486
 1467 0040 66 05                   		mov.L	#0, r5
 1468                             	.LVL150:
 1469                             	.L126:
 700:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1470                             		.loc 1 700 9 discriminator 1 view .LVU487
 1471 0042 61 F5                   		cmp	#15, r5
 1472 0044 2A 14                   		bgt	.L152
 703:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 1473                             		.loc 1 703 13 is_stmt 1 view .LVU488
 703:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 1474                             		.loc 1 703 47 is_stmt 0 view .LVU489
 1475 0046 A8 9C                   		mov.L	12[r1], r4
 703:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 1476                             		.loc 1 703 16 view .LVU490
 1477 0048 FE D5 44                		movu.W	[r5,r4], r4
 1478 004b 76 04 FF 07             		cmp	#0x7ff, r4
 1479 004f 25 05 38 9A 00          		bgtu	.L142
 700:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1480                             		.loc 1 700 62 discriminator 2 view .LVU491
 1481 0054 62 15                   		add	#1, r5
 1482                             	.LVL151:
 700:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1483                             		.loc 1 700 62 discriminator 2 view .LVU492
 1484 0056 2E EC                   		bra	.L126
 1485                             	.L152:
 709:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 1486                             		.loc 1 709 28 view .LVU493
 1487 0058 66 04                   		mov	#0, r4
 712:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1488                             		.loc 1 712 16 view .LVU494
 1489 005a 66 03                   		mov.L	#0, r3
 1490 005c 0D                      		bra	.L128
 1491                             	.LVL152:
 1492                             	.L129:
 734:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 1493                             		.loc 1 734 13 is_stmt 1 discriminator 2 view .LVU495
 712:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1494                             		.loc 1 712 67 is_stmt 0 discriminator 2 view .LVU496
 1495 005d 62 13                   		add	#1, r3
 1496                             	.LVL153:
 734:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 1497                             		.loc 1 734 32 discriminator 2 view .LVU497
 1498 005f DF 54                   		mov.W	r5, r4
 1499                             	.LVL154:
 1500                             	.L128:
 712:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1501                             		.loc 1 712 9 discriminator 1 view .LVU498
 1502 0061 61 E3                   		cmp	#14, r3
 1503 0063 2A 25                   		bgt	.L153
 715:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 1504                             		.loc 1 715 13 is_stmt 1 view .LVU499
 715:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 1505                             		.loc 1 715 52 is_stmt 0 view .LVU500
 1506 0065 A8 95                   		mov.L	8[r1], r5
 715:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 1507                             		.loc 1 715 68 view .LVU501
 1508 0067 71 32 10                		add	#16, r3, r2
 1509 006a FE 52 55                		mov.W	[r2,r5], r5
 715:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 1510                             		.loc 1 715 16 view .LVU502
 1511 006d 5F 52                   		movu.W	r5, r2
 1512 006f 76 02 FF 03             		cmp	#0x3ff, r2
 1513 0073 24 7B                   		bgtu	.L143
 721:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 1514                             		.loc 1 721 13 is_stmt 1 view .LVU503
 721:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 1515                             		.loc 1 721 16 is_stmt 0 view .LVU504
 1516 0075 5F 4E                   		movu.W	r4, r14
 1517 0077 47 E2                   		cmp	r14, r2
 1518 0079 23 78                   		bltu	.L144
 728:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                     && (GLCDC_GAMMA_THRESHOLD_MAX != p_gamma->p_g->threshold[i]))
 1519                             		.loc 1 728 13 is_stmt 1 view .LVU505
 728:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                     && (GLCDC_GAMMA_THRESHOLD_MAX != p_gamma->p_g->threshold[i]))
 1520                             		.loc 1 728 16 is_stmt 0 view .LVU506
 1521 007b 47 E2                   		cmp	r14, r2
 1522 007d 21 E0                   		bne	.L129
 729:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 1523                             		.loc 1 729 21 view .LVU507
 1524 007f 76 02 FF 03             		cmp	#0x3ff, r2
 1525 0083 20 DA                   		beq	.L129
 731:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
 1526                             		.loc 1 731 24 view .LVU508
 1527 0085 66 91                   		mov.L	#9, r1
 1528                             	.LVL155:
 731:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
 1529                             		.loc 1 731 24 view .LVU509
 1530 0087 02                      		rts
 1531                             	.LVL156:
 1532                             	.L153:
 738:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1533                             		.loc 1 738 16 view .LVU510
 1534 0088 66 05                   		mov.L	#0, r5
 1535                             	.LVL157:
 1536                             	.L131:
 738:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1537                             		.loc 1 738 9 discriminator 1 view .LVU511
 1538 008a 61 F5                   		cmp	#15, r5
 1539 008c 2A 11                   		bgt	.L154
 741:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 1540                             		.loc 1 741 13 is_stmt 1 view .LVU512
 741:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 1541                             		.loc 1 741 47 is_stmt 0 view .LVU513
 1542 008e A8 94                   		mov.L	8[r1], r4
 741:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 1543                             		.loc 1 741 16 view .LVU514
 1544 0090 FE D5 44                		movu.W	[r5,r4], r4
 1545 0093 76 04 FF 07             		cmp	#0x7ff, r4
 1546 0097 24 5D                   		bgtu	.L146
 738:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1547                             		.loc 1 738 62 discriminator 2 view .LVU515
 1548 0099 62 15                   		add	#1, r5
 1549                             	.LVL158:
 738:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1550                             		.loc 1 738 62 discriminator 2 view .LVU516
 1551 009b 2E EF                   		bra	.L131
 1552                             	.L154:
 747:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 1553                             		.loc 1 747 28 view .LVU517
 1554 009d 66 04                   		mov	#0, r4
 750:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1555                             		.loc 1 750 16 view .LVU518
 1556 009f 66 03                   		mov.L	#0, r3
 1557 00a1 0D                      		bra	.L133
 1558                             	.LVL159:
 1559                             	.L134:
 772:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 1560                             		.loc 1 772 13 is_stmt 1 discriminator 2 view .LVU519
 750:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1561                             		.loc 1 750 67 is_stmt 0 discriminator 2 view .LVU520
 1562 00a2 62 13                   		add	#1, r3
 1563                             	.LVL160:
 772:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 1564                             		.loc 1 772 32 discriminator 2 view .LVU521
 1565 00a4 DF 54                   		mov.W	r5, r4
 1566                             	.LVL161:
 1567                             	.L133:
 750:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1568                             		.loc 1 750 9 discriminator 1 view .LVU522
 1569 00a6 61 E3                   		cmp	#14, r3
 1570 00a8 2A 25                   		bgt	.L155
 753:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 1571                             		.loc 1 753 13 is_stmt 1 view .LVU523
 753:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 1572                             		.loc 1 753 52 is_stmt 0 view .LVU524
 1573 00aa A8 1D                   		mov.L	4[r1], r5
 753:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 1574                             		.loc 1 753 68 view .LVU525
 1575 00ac 71 32 10                		add	#16, r3, r2
 1576 00af FE 52 55                		mov.W	[r2,r5], r5
 753:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 1577                             		.loc 1 753 16 view .LVU526
 1578 00b2 5F 52                   		movu.W	r5, r2
 1579 00b4 76 02 FF 03             		cmp	#0x3ff, r2
 1580 00b8 24 3F                   		bgtu	.L147
 759:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 1581                             		.loc 1 759 13 is_stmt 1 view .LVU527
 759:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 1582                             		.loc 1 759 16 is_stmt 0 view .LVU528
 1583 00ba 5F 4E                   		movu.W	r4, r14
 1584 00bc 47 E2                   		cmp	r14, r2
 1585 00be 23 3C                   		bltu	.L148
 766:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                     && (GLCDC_GAMMA_THRESHOLD_MAX != p_gamma->p_r->threshold[i]))
 1586                             		.loc 1 766 13 is_stmt 1 view .LVU529
 766:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                     && (GLCDC_GAMMA_THRESHOLD_MAX != p_gamma->p_r->threshold[i]))
 1587                             		.loc 1 766 16 is_stmt 0 view .LVU530
 1588 00c0 47 E2                   		cmp	r14, r2
 1589 00c2 21 E0                   		bne	.L134
 767:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 1590                             		.loc 1 767 21 view .LVU531
 1591 00c4 76 02 FF 03             		cmp	#0x3ff, r2
 1592 00c8 20 DA                   		beq	.L134
 769:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
 1593                             		.loc 1 769 24 view .LVU532
 1594 00ca 66 91                   		mov.L	#9, r1
 1595                             	.LVL162:
 769:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
 1596                             		.loc 1 769 24 view .LVU533
 1597 00cc 02                      		rts
 1598                             	.LVL163:
 1599                             	.L155:
 776:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1600                             		.loc 1 776 16 view .LVU534
 1601 00cd 66 05                   		mov.L	#0, r5
 1602                             	.LVL164:
 1603                             	.L136:
 776:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1604                             		.loc 1 776 9 discriminator 1 view .LVU535
 1605 00cf 61 F5                   		cmp	#15, r5
 1606 00d1 2A 11                   		bgt	.L156
 779:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 1607                             		.loc 1 779 13 is_stmt 1 view .LVU536
 779:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 1608                             		.loc 1 779 47 is_stmt 0 view .LVU537
 1609 00d3 A8 1C                   		mov.L	4[r1], r4
 779:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 1610                             		.loc 1 779 16 view .LVU538
 1611 00d5 FE D5 44                		movu.W	[r5,r4], r4
 1612 00d8 76 04 FF 07             		cmp	#0x7ff, r4
 1613 00dc 24 21                   		bgtu	.L150
 776:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1614                             		.loc 1 776 62 discriminator 2 view .LVU539
 1615 00de 62 15                   		add	#1, r5
 1616                             	.LVL165:
 776:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1617                             		.loc 1 776 62 discriminator 2 view .LVU540
 1618 00e0 2E EF                   		bra	.L136
 1619                             	.L156:
 786:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_param_check_gamma() */
 1620                             		.loc 1 786 12 view .LVU541
 1621 00e2 66 01                   		mov.L	#0, r1
 1622                             	.LVL166:
 786:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_param_check_gamma() */
 1623                             		.loc 1 786 12 view .LVU542
 1624 00e4 02                      		rts
 1625                             	.LVL167:
 1626                             	.L139:
 679:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
 1627                             		.loc 1 679 24 view .LVU543
 1628 00e5 66 91                   		mov.L	#9, r1
 1629                             	.LVL168:
 679:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
 1630                             		.loc 1 679 24 view .LVU544
 1631 00e7 02                      		rts
 1632                             	.LVL169:
 1633                             	.L140:
 685:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
 1634                             		.loc 1 685 24 view .LVU545
 1635 00e8 66 91                   		mov.L	#9, r1
 1636                             	.LVL170:
 685:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
 1637                             		.loc 1 685 24 view .LVU546
 1638 00ea 02                      		rts
 1639                             	.LVL171:
 1640                             	.L142:
 705:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
 1641                             		.loc 1 705 24 view .LVU547
 1642 00eb 66 91                   		mov.L	#9, r1
 1643                             	.LVL172:
 705:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
 1644                             		.loc 1 705 24 view .LVU548
 1645 00ed 02                      		rts
 1646                             	.LVL173:
 1647                             	.L143:
 717:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
 1648                             		.loc 1 717 24 view .LVU549
 1649 00ee 66 91                   		mov.L	#9, r1
 1650                             	.LVL174:
 717:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
 1651                             		.loc 1 717 24 view .LVU550
 1652 00f0 02                      		rts
 1653                             	.LVL175:
 1654                             	.L144:
 723:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
 1655                             		.loc 1 723 24 view .LVU551
 1656 00f1 66 91                   		mov.L	#9, r1
 1657                             	.LVL176:
 723:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
 1658                             		.loc 1 723 24 view .LVU552
 1659 00f3 02                      		rts
 1660                             	.LVL177:
 1661                             	.L146:
 743:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
 1662                             		.loc 1 743 24 view .LVU553
 1663 00f4 66 91                   		mov.L	#9, r1
 1664                             	.LVL178:
 743:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
 1665                             		.loc 1 743 24 view .LVU554
 1666 00f6 02                      		rts
 1667                             	.LVL179:
 1668                             	.L147:
 755:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
 1669                             		.loc 1 755 24 view .LVU555
 1670 00f7 66 91                   		mov.L	#9, r1
 1671                             	.LVL180:
 755:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
 1672                             		.loc 1 755 24 view .LVU556
 1673 00f9 02                      		rts
 1674                             	.LVL181:
 1675                             	.L148:
 761:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
 1676                             		.loc 1 761 24 view .LVU557
 1677 00fa 66 91                   		mov.L	#9, r1
 1678                             	.LVL182:
 761:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
 1679                             		.loc 1 761 24 view .LVU558
 1680 00fc 02                      		rts
 1681                             	.LVL183:
 1682                             	.L150:
 781:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
 1683                             		.loc 1 781 24 view .LVU559
 1684 00fd 66 91                   		mov.L	#9, r1
 1685                             	.LVL184:
 787:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 1686                             		.loc 1 787 1 view .LVU560
 1687 00ff 02                      		rts
 1688                             	.LFE7:
 1690                             		.section	.text.r_glcdc_open_param_check,"ax",@progbits
 1691                             		.global	_r_glcdc_open_param_check
 1693                             	_r_glcdc_open_param_check:
 1694                             	.LVL185:
 1695                             	.LFB8:
 816:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     glcdc_err_t err;
 1696                             		.loc 1 816 1 is_stmt 1 view -0
 816:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     glcdc_err_t err;
 1697                             		.loc 1 816 1 is_stmt 0 view .LVU562
 1698 0000 7E A7                   		push.l	r7
 1699                             	.LCFI3:
 1700 0002 71 00 C8                		add	#-56, r0
 1701                             	.LCFI4:
 1702 0005 EF 17                   		mov.L	r1, r7
 817:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     glcdc_runtime_cfg_t runtime_cfg;
 1703                             		.loc 1 817 5 is_stmt 1 view .LVU563
 818:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 1704                             		.loc 1 818 5 view .LVU564
 821:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (GLCDC_SUCCESS != err)
 1705                             		.loc 1 821 5 view .LVU565
 821:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (GLCDC_SUCCESS != err)
 1706                             		.loc 1 821 11 is_stmt 0 view .LVU566
 1707 0007 05 00 00 00             		bsr	_r_glcdc_param_check_sync_signal
 1708                             	.LVL186:
 822:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 1709                             		.loc 1 822 5 is_stmt 1 view .LVU567
 822:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 1710                             		.loc 1 822 8 is_stmt 0 view .LVU568
 1711 000b 61 01                   		cmp	#0, r1
 1712 000d 3B 9B 00                		bne	.L157
 828:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 1713                             		.loc 1 828 5 is_stmt 1 view .LVU569
 828:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 1714                             		.loc 1 828 8 is_stmt 0 view .LVU570
 1715 0010 FB 52 00 00 00 00       		mov.L	#_g_ctrl_blk, r5
 1716 0016 B3 D5                   		movu.B	14[r5], r5
 1717 0018 61 05                   		cmp	#0, r5
 1718 001a 20 39                   		beq	.L159
 830:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         runtime_cfg.blend = p_cfg->blend[GLCDC_FRAME_LAYER_1];
 1719                             		.loc 1 830 9 is_stmt 1 view .LVU571
 830:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         runtime_cfg.blend = p_cfg->blend[GLCDC_FRAME_LAYER_1];
 1720                             		.loc 1 830 27 is_stmt 0 view .LVU572
 1721 001c EF 01                   		mov.L	r0, r1
 1722                             	.LVL187:
 830:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         runtime_cfg.blend = p_cfg->blend[GLCDC_FRAME_LAYER_1];
 1723                             		.loc 1 830 27 view .LVU573
 1724 001e EF 72                   		mov.L	r7, r2
 1725 0020 75 43 1C                		mov.L	#28, r3
 1726 0023 7F 8F                   		smovf
 831:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         runtime_cfg.chromakey = p_cfg->chromakey[GLCDC_FRAME_LAYER_1];
 1727                             		.loc 1 831 9 is_stmt 1 view .LVU574
 831:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         runtime_cfg.chromakey = p_cfg->chromakey[GLCDC_FRAME_LAYER_1];
 1728                             		.loc 1 831 27 is_stmt 0 view .LVU575
 1729 0025 71 01 1C                		add	#28, r0, r1
 1730 0028 72 72 BC 00             		add	#0xbc, r7, r2
 1731 002c 75 43 10                		mov.L	#16, r3
 1732 002f 7F 8F                   		smovf
 832:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 1733                             		.loc 1 832 9 is_stmt 1 view .LVU576
 832:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 1734                             		.loc 1 832 31 is_stmt 0 view .LVU577
 1735 0031 E5 70 37 0B             		mov.L	220[r7], 44[r0]
 1736 0035 E5 70 38 0C             		mov.L	224[r7], 48[r0]
 1737 0039 E5 70 39 0D             		mov.L	228[r7], 52[r0]
 834:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         if (GLCDC_SUCCESS != err)
 1738                             		.loc 1 834 9 is_stmt 1 view .LVU578
 834:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         if (GLCDC_SUCCESS != err)
 1739                             		.loc 1 834 15 is_stmt 0 view .LVU579
 1740 003d EF 01                   		mov.L	r0, r1
 1741 003f 05 00 00 00             		bsr	_r_glcdc_param_check_layer
 1742                             	.LVL188:
 835:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1743                             		.loc 1 835 9 is_stmt 1 view .LVU580
 835:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1744                             		.loc 1 835 12 is_stmt 0 view .LVU581
 1745 0043 61 01                   		cmp	#0, r1
 1746 0045 21 63                   		bne	.L157
 840:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         if (GLCDC_SUCCESS != err)
 1747                             		.loc 1 840 9 is_stmt 1 view .LVU582
 840:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         if (GLCDC_SUCCESS != err)
 1748                             		.loc 1 840 15 is_stmt 0 view .LVU583
 1749 0047 72 71 F4 00             		add	#0xf4, r7, r1
 1750                             	.LVL189:
 840:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         if (GLCDC_SUCCESS != err)
 1751                             		.loc 1 840 15 view .LVU584
 1752 004b 05 00 00 00             		bsr	_r_glcdc_param_check_clut
 1753                             	.LVL190:
 841:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1754                             		.loc 1 841 9 is_stmt 1 view .LVU585
 841:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1755                             		.loc 1 841 12 is_stmt 0 view .LVU586
 1756 004f 61 01                   		cmp	#0, r1
 1757 0051 21 57                   		bne	.L157
 1758                             	.L159:
 847:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 1759                             		.loc 1 847 5 is_stmt 1 view .LVU587
 847:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 1760                             		.loc 1 847 8 is_stmt 0 view .LVU588
 1761 0053 FB 52 00 00 00 00       		mov.L	#_g_ctrl_blk, r5
 1762 0059 B3 DD                   		movu.B	15[r5], r5
 1763 005b 61 05                   		cmp	#0, r5
 1764 005d 20 3A                   		beq	.L160
 849:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         runtime_cfg.blend = p_cfg->blend[GLCDC_FRAME_LAYER_2];
 1765                             		.loc 1 849 9 is_stmt 1 view .LVU589
 849:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         runtime_cfg.blend = p_cfg->blend[GLCDC_FRAME_LAYER_2];
 1766                             		.loc 1 849 27 is_stmt 0 view .LVU590
 1767 005f EF 01                   		mov.L	r0, r1
 1768                             	.LVL191:
 849:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         runtime_cfg.blend = p_cfg->blend[GLCDC_FRAME_LAYER_2];
 1769                             		.loc 1 849 27 view .LVU591
 1770 0061 71 72 1C                		add	#28, r7, r2
 1771 0064 75 43 1C                		mov.L	#28, r3
 1772 0067 7F 8F                   		smovf
 850:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         runtime_cfg.chromakey = p_cfg->chromakey[GLCDC_FRAME_LAYER_2];
 1773                             		.loc 1 850 9 is_stmt 1 view .LVU592
 850:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         runtime_cfg.chromakey = p_cfg->chromakey[GLCDC_FRAME_LAYER_2];
 1774                             		.loc 1 850 27 is_stmt 0 view .LVU593
 1775 0069 71 01 1C                		add	#28, r0, r1
 1776 006c 72 72 CC 00             		add	#0xcc, r7, r2
 1777 0070 75 43 10                		mov.L	#16, r3
 1778 0073 7F 8F                   		smovf
 851:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 1779                             		.loc 1 851 9 is_stmt 1 view .LVU594
 851:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 1780                             		.loc 1 851 31 is_stmt 0 view .LVU595
 1781 0075 E5 70 3A 0B             		mov.L	232[r7], 44[r0]
 1782 0079 E5 70 3B 0C             		mov.L	236[r7], 48[r0]
 1783 007d E5 70 3C 0D             		mov.L	240[r7], 52[r0]
 853:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         if (GLCDC_SUCCESS != err)
 1784                             		.loc 1 853 9 is_stmt 1 view .LVU596
 853:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         if (GLCDC_SUCCESS != err)
 1785                             		.loc 1 853 15 is_stmt 0 view .LVU597
 1786 0081 EF 01                   		mov.L	r0, r1
 1787 0083 05 00 00 00             		bsr	_r_glcdc_param_check_layer
 1788                             	.LVL192:
 854:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1789                             		.loc 1 854 9 is_stmt 1 view .LVU598
 854:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1790                             		.loc 1 854 12 is_stmt 0 view .LVU599
 1791 0087 61 01                   		cmp	#0, r1
 1792 0089 21 1F                   		bne	.L157
 859:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         if (GLCDC_SUCCESS != err)
 1793                             		.loc 1 859 9 is_stmt 1 view .LVU600
 859:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         if (GLCDC_SUCCESS != err)
 1794                             		.loc 1 859 15 is_stmt 0 view .LVU601
 1795 008b 72 71 00 01             		add	#0x100, r7, r1
 1796                             	.LVL193:
 859:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         if (GLCDC_SUCCESS != err)
 1797                             		.loc 1 859 15 view .LVU602
 1798 008f 05 00 00 00             		bsr	_r_glcdc_param_check_clut
 1799                             	.LVL194:
 860:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1800                             		.loc 1 860 9 is_stmt 1 view .LVU603
 860:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 1801                             		.loc 1 860 12 is_stmt 0 view .LVU604
 1802 0093 61 01                   		cmp	#0, r1
 1803 0095 21 13                   		bne	.L157
 1804                             	.L160:
 867:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (GLCDC_SUCCESS != err)
 1805                             		.loc 1 867 5 is_stmt 1 view .LVU605
 867:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (GLCDC_SUCCESS != err)
 1806                             		.loc 1 867 11 is_stmt 0 view .LVU606
 1807 0097 71 71 5C                		add	#0x5c, r7, r1
 1808                             	.LVL195:
 867:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (GLCDC_SUCCESS != err)
 1809                             		.loc 1 867 11 view .LVU607
 1810 009a 05 00 00 00             		bsr	_r_glcdc_param_check_brightness
 1811                             	.LVL196:
 868:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 1812                             		.loc 1 868 5 is_stmt 1 view .LVU608
 868:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 1813                             		.loc 1 868 8 is_stmt 0 view .LVU609
 1814 009e 61 01                   		cmp	#0, r1
 1815 00a0 18                      		bne	.L157
 873:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (GLCDC_SUCCESS != err)
 1816                             		.loc 1 873 5 is_stmt 1 view .LVU610
 873:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (GLCDC_SUCCESS != err)
 1817                             		.loc 1 873 11 is_stmt 0 view .LVU611
 1818 00a1 71 71 68                		add	#0x68, r7, r1
 1819                             	.LVL197:
 873:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (GLCDC_SUCCESS != err)
 1820                             		.loc 1 873 11 view .LVU612
 1821 00a4 05 00 00 00             		bsr	_r_glcdc_param_check_gamma
 1822                             	.LVL198:
 874:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 1823                             		.loc 1 874 5 is_stmt 1 view .LVU613
 1824                             		.balign 8,3,2
 1825                             	.L157:
 880:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** #endif /* if (GLCDC_CFG_PARAM_CHECKING_ENABLE) */
 1826                             		.loc 1 880 1 is_stmt 0 view .LVU614
 1827 00a8 3F 77 0F                		rtsd	#60, r7-r7
 880:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** #endif /* if (GLCDC_CFG_PARAM_CHECKING_ENABLE) */
 1828                             		.loc 1 880 1 view .LVU615
 1829                             	.LFE8:
 1831 00ab 77 10 01 00 00          		.section	.text.r_glcdc_qe_parameters_setting,"ax",@progbits
 1832                             		.global	_r_glcdc_qe_parameters_setting
 1834                             	_r_glcdc_qe_parameters_setting:
 1835                             	.LVL199:
 1836                             	.LFB9:
 899:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Output timing */
 1837                             		.loc 1 899 1 is_stmt 1 view -0
 901:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.htiming.back_porch  = LCD_CH0_W_HBP;
 1838                             		.loc 1 901 5 view .LVU617
 901:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.htiming.back_porch  = LCD_CH0_W_HBP;
 1839                             		.loc 1 901 48 is_stmt 0 view .LVU618
 1840 0000 3D 9D 03                		mov.W	#3, 58[r1]
 902:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.htiming.display_cyc = LCD_CH0_DISP_HW;
 1841                             		.loc 1 902 5 is_stmt 1 view .LVU619
 902:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.htiming.display_cyc = LCD_CH0_DISP_HW;
 1842                             		.loc 1 902 48 is_stmt 0 view .LVU620
 1843 0003 3D 9E 8D                		mov.W	#0x8d, 60[r1]
 903:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.htiming.sync_width  = LCD_CH0_W_HSYNC;
 1844                             		.loc 1 903 5 is_stmt 1 view .LVU621
 903:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.htiming.sync_width  = LCD_CH0_W_HSYNC;
 1845                             		.loc 1 903 48 is_stmt 0 view .LVU622
 1846 0006 F9 19 1C 20 03          		mov.W	#0x320, 56[r1]
 904:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 1847                             		.loc 1 904 5 is_stmt 1 view .LVU623
 904:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 1848                             		.loc 1 904 48 is_stmt 0 view .LVU624
 1849 000b 3D 9F 00                		mov.W	#0, 62[r1]
 906:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.vtiming.back_porch  = LCD_CH0_W_VBP;
 1850                             		.loc 1 906 5 is_stmt 1 view .LVU625
 906:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.vtiming.back_porch  = LCD_CH0_W_VBP;
 1851                             		.loc 1 906 48 is_stmt 0 view .LVU626
 1852 000e F9 15 21 02             		mov.W	#2, 66[r1]
 907:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.vtiming.display_cyc = LCD_CH0_DISP_VW;
 1853                             		.loc 1 907 5 is_stmt 1 view .LVU627
 907:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.vtiming.display_cyc = LCD_CH0_DISP_VW;
 1854                             		.loc 1 907 48 is_stmt 0 view .LVU628
 1855 0012 F9 15 22 60             		mov.W	#0x60, 68[r1]
 908:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.vtiming.sync_width  = LCD_CH0_W_VSYNC;
 1856                             		.loc 1 908 5 is_stmt 1 view .LVU629
 908:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.vtiming.sync_width  = LCD_CH0_W_VSYNC;
 1857                             		.loc 1 908 48 is_stmt 0 view .LVU630
 1858 0016 F9 19 20 00 01          		mov.W	#0x100, 64[r1]
 909:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 1859                             		.loc 1 909 5 is_stmt 1 view .LVU631
 909:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 1860                             		.loc 1 909 48 is_stmt 0 view .LVU632
 1861 001b F9 15 23 00             		mov.W	#0, 70[r1]
 912:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 1862                             		.loc 1 912 5 is_stmt 1 view .LVU633
 912:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 1863                             		.loc 1 912 35 is_stmt 0 view .LVU634
 1864 001f 3E 92 02                		mov.L	#2, 72[r1]
 915:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.hsync_polarity       = LCD_CH0_TCON_POL_HSYNC;
 1865                             		.loc 1 915 5 is_stmt 1 view .LVU635
 915:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.hsync_polarity       = LCD_CH0_TCON_POL_HSYNC;
 1866                             		.loc 1 915 49 is_stmt 0 view .LVU636
 1867 0022 F9 16 28 00             		mov.L	#0, 160[r1]
 916:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.vsync_polarity       = LCD_CH0_TCON_POL_VSYNC;
 1868                             		.loc 1 916 5 is_stmt 1 view .LVU637
 916:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.vsync_polarity       = LCD_CH0_TCON_POL_VSYNC;
 1869                             		.loc 1 916 49 is_stmt 0 view .LVU638
 1870 0026 F9 16 29 00             		mov.L	#0, 164[r1]
 917:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 1871                             		.loc 1 917 5 is_stmt 1 view .LVU639
 917:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 1872                             		.loc 1 917 49 is_stmt 0 view .LVU640
 1873 002a F9 16 2A 00             		mov.L	#0, 168[r1]
 920:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 1874                             		.loc 1 920 5 is_stmt 1 view .LVU641
 920:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 1875                             		.loc 1 920 38 is_stmt 0 view .LVU642
 1876 002e 3E 95 00                		mov.L	#0, 84[r1]
 923:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.tcon_vsync = LCD_CH0_TCON_PIN_VSYNC;
 1877                             		.loc 1 923 5 is_stmt 1 view .LVU643
 923:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.tcon_vsync = LCD_CH0_TCON_PIN_VSYNC;
 1878                             		.loc 1 923 39 is_stmt 0 view .LVU644
 1879 0031 F9 16 25 04             		mov.L	#4, 148[r1]
 924:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.tcon_de    = LCD_CH0_TCON_PIN_DE;
 1880                             		.loc 1 924 5 is_stmt 1 view .LVU645
 924:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.tcon_de    = LCD_CH0_TCON_PIN_DE;
 1881                             		.loc 1 924 39 is_stmt 0 view .LVU646
 1882 0035 F9 16 26 04             		mov.L	#4, 152[r1]
 925:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 1883                             		.loc 1 925 5 is_stmt 1 view .LVU647
 925:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 1884                             		.loc 1 925 39 is_stmt 0 view .LVU648
 1885 0039 F9 16 27 02             		mov.L	#2, 156[r1]
 928:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 1886                             		.loc 1 928 5 is_stmt 1 view .LVU649
 928:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 1887                             		.loc 1 928 35 is_stmt 0 view .LVU650
 1888 003d 3E 93 00                		mov.L	#0, 76[r1]
 931:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 1889                             		.loc 1 931 5 is_stmt 1 view .LVU651
 931:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 1890                             		.loc 1 931 40 is_stmt 0 view .LVU652
 1891 0040 3E 94 01                		mov.L	#1, 80[r1]
 934:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.clock_div_ratio = LCD_CH0_OUT_CLK_DIV_RATIO;
 1892                             		.loc 1 934 5 is_stmt 1 view .LVU653
 934:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.clock_div_ratio = LCD_CH0_OUT_CLK_DIV_RATIO;
 1893                             		.loc 1 934 44 is_stmt 0 view .LVU654
 1894 0043 F9 16 2B 01             		mov.L	#1, 172[r1]
 935:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 1895                             		.loc 1 935 5 is_stmt 1 view .LVU655
 935:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 1896                             		.loc 1 935 44 is_stmt 0 view .LVU656
 1897 0047 F9 16 2C 0C             		mov.L	#12, 176[r1]
 938:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 1898                             		.loc 1 938 5 is_stmt 1 view .LVU657
 938:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 1899                             		.loc 1 938 42 is_stmt 0 view .LVU658
 1900 004b 3E 96 00                		mov.L	#0, 88[r1]
 943:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 1901                             		.loc 1 943 5 is_stmt 1 view .LVU659
 943:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 1902                             		.loc 1 943 50 is_stmt 0 view .LVU660
 1903 004e 3E 9E 00                		mov.L	#0, 120[r1]
 946:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.brightness.r      = IMGC_BRIGHT_OUTCTL_OFFSET_R;
 1904                             		.loc 1 946 5 is_stmt 1 view .LVU661
 946:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.brightness.r      = IMGC_BRIGHT_OUTCTL_OFFSET_R;
 1905                             		.loc 1 946 46 is_stmt 0 view .LVU662
 1906 0051 F9 14 5C 01             		mov.B	#1, 92[r1]
 947:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.brightness.g      = IMGC_BRIGHT_OUTCTL_OFFSET_G;
 1907                             		.loc 1 947 5 is_stmt 1 view .LVU663
 947:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.brightness.g      = IMGC_BRIGHT_OUTCTL_OFFSET_G;
 1908                             		.loc 1 947 46 is_stmt 0 view .LVU664
 1909 0055 F9 19 2F 00 02          		mov.W	#0x200, 94[r1]
 948:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.brightness.b      = IMGC_BRIGHT_OUTCTL_OFFSET_B;
 1910                             		.loc 1 948 5 is_stmt 1 view .LVU665
 948:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.brightness.b      = IMGC_BRIGHT_OUTCTL_OFFSET_B;
 1911                             		.loc 1 948 46 is_stmt 0 view .LVU666
 1912 005a F9 19 30 00 02          		mov.W	#0x200, 96[r1]
 949:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 1913                             		.loc 1 949 5 is_stmt 1 view .LVU667
 949:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 1914                             		.loc 1 949 46 is_stmt 0 view .LVU668
 1915 005f F9 19 31 00 02          		mov.W	#0x200, 98[r1]
 952:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.contrast.r      = IMGC_CONTRAST_OUTCTL_GAIN_R;
 1916                             		.loc 1 952 5 is_stmt 1 view .LVU669
 952:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.contrast.r      = IMGC_CONTRAST_OUTCTL_GAIN_R;
 1917                             		.loc 1 952 44 is_stmt 0 view .LVU670
 1918 0064 F9 14 64 01             		mov.B	#1, 100[r1]
 953:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.contrast.g      = IMGC_CONTRAST_OUTCTL_GAIN_G;
 1919                             		.loc 1 953 5 is_stmt 1 view .LVU671
 953:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.contrast.g      = IMGC_CONTRAST_OUTCTL_GAIN_G;
 1920                             		.loc 1 953 44 is_stmt 0 view .LVU672
 1921 0068 F9 14 65 80             		mov.B	#-128, 101[r1]
 954:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.contrast.b      = IMGC_CONTRAST_OUTCTL_GAIN_B;
 1922                             		.loc 1 954 5 is_stmt 1 view .LVU673
 954:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.contrast.b      = IMGC_CONTRAST_OUTCTL_GAIN_B;
 1923                             		.loc 1 954 44 is_stmt 0 view .LVU674
 1924 006c F9 14 66 80             		mov.B	#-128, 102[r1]
 955:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 1925                             		.loc 1 955 5 is_stmt 1 view .LVU675
 955:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 1926                             		.loc 1 955 44 is_stmt 0 view .LVU676
 1927 0070 F9 14 67 80             		mov.B	#-128, 103[r1]
 958:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.gamma.p_r    = (gamma_correction_t *) &g_glcdc_gamma_table_r;
 1928                             		.loc 1 958 5 is_stmt 1 view .LVU677
 958:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.gamma.p_r    = (gamma_correction_t *) &g_glcdc_gamma_table_r;
 1929                             		.loc 1 958 41 is_stmt 0 view .LVU678
 1930 0074 F9 14 68 01             		mov.B	#1, 104[r1]
 959:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.gamma.p_g    = (gamma_correction_t *) &g_glcdc_gamma_table_g;
 1931                             		.loc 1 959 5 is_stmt 1 view .LVU679
 959:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.gamma.p_g    = (gamma_correction_t *) &g_glcdc_gamma_table_g;
 1932                             		.loc 1 959 41 is_stmt 0 view .LVU680
 1933 0078 F9 12 1B 00 00 00 00    		mov.L	#_g_glcdc_gamma_table_r, 108[r1]
 960:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.gamma.p_b    = (gamma_correction_t *) &g_glcdc_gamma_table_b;
 1934                             		.loc 1 960 5 is_stmt 1 view .LVU681
 960:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.gamma.p_b    = (gamma_correction_t *) &g_glcdc_gamma_table_b;
 1935                             		.loc 1 960 41 is_stmt 0 view .LVU682
 1936 007f F9 12 1C 00 00 00 00    		mov.L	#_g_glcdc_gamma_table_g, 112[r1]
 961:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 1937                             		.loc 1 961 5 is_stmt 1 view .LVU683
 961:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 1938                             		.loc 1 961 41 is_stmt 0 view .LVU684
 1939 0086 F9 12 1D 00 00 00 00    		mov.L	#_g_glcdc_gamma_table_b, 116[r1]
 964:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.dithering.dithering_mode      = IMGC_DITHER_MODE;
 1940                             		.loc 1 964 5 is_stmt 1 view .LVU685
 964:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.dithering.dithering_mode      = IMGC_DITHER_MODE;
 1941                             		.loc 1 964 58 is_stmt 0 view .LVU686
 1942 008d F9 14 7C 01             		mov.B	#1, 124[r1]
 965:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.dithering.dithering_pattern_a = IMGC_DITHER_2X2_PA;
 1943                             		.loc 1 965 5 is_stmt 1 view .LVU687
 965:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.dithering.dithering_pattern_a = IMGC_DITHER_2X2_PA;
 1944                             		.loc 1 965 58 is_stmt 0 view .LVU688
 1945 0091 F9 16 20 02             		mov.L	#2, 128[r1]
 966:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.dithering.dithering_pattern_b = IMGC_DITHER_2X2_PB;
 1946                             		.loc 1 966 5 is_stmt 1 view .LVU689
 966:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.dithering.dithering_pattern_b = IMGC_DITHER_2X2_PB;
 1947                             		.loc 1 966 58 is_stmt 0 view .LVU690
 1948 0095 F9 16 21 03             		mov.L	#3, 132[r1]
 967:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.dithering.dithering_pattern_c = IMGC_DITHER_2X2_PC;
 1949                             		.loc 1 967 5 is_stmt 1 view .LVU691
 967:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.dithering.dithering_pattern_c = IMGC_DITHER_2X2_PC;
 1950                             		.loc 1 967 58 is_stmt 0 view .LVU692
 1951 0099 F9 16 22 00             		mov.L	#0, 136[r1]
 968:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.dithering.dithering_pattern_d = IMGC_DITHER_2X2_PD;
 1952                             		.loc 1 968 5 is_stmt 1 view .LVU693
 968:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->output.dithering.dithering_pattern_d = IMGC_DITHER_2X2_PD;
 1953                             		.loc 1 968 58 is_stmt 0 view .LVU694
 1954 009d F9 16 23 02             		mov.L	#2, 140[r1]
 969:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 1955                             		.loc 1 969 5 is_stmt 1 view .LVU695
 969:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 1956                             		.loc 1 969 58 is_stmt 0 view .LVU696
 1957 00a1 F9 16 24 01             		mov.L	#1, 144[r1]
 974:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->input[GLCDC_FRAME_LAYER_2].hsize         = LCD_CH0_IN_GR2_HSIZE;
 1958                             		.loc 1 974 5 is_stmt 1 view .LVU697
 974:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->input[GLCDC_FRAME_LAYER_2].hsize         = LCD_CH0_IN_GR2_HSIZE;
 1959                             		.loc 1 974 62 is_stmt 0 view .LVU698
 1960 00a5 F9 12 07 00 00 80 00    		mov.L	#0x800000, 28[r1]
 975:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->input[GLCDC_FRAME_LAYER_2].vsize         = LCD_CH0_IN_GR2_VSIZE;
 1961                             		.loc 1 975 5 is_stmt 1 view .LVU699
 975:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->input[GLCDC_FRAME_LAYER_2].vsize         = LCD_CH0_IN_GR2_VSIZE;
 1962                             		.loc 1 975 62 is_stmt 0 view .LVU700
 1963 00ac F9 19 10 20 03          		mov.W	#0x320, 32[r1]
 976:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->input[GLCDC_FRAME_LAYER_2].offset        = LCD_CH0_IN_GR2_LINEOFFSET;
 1964                             		.loc 1 976 5 is_stmt 1 view .LVU701
 976:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->input[GLCDC_FRAME_LAYER_2].offset        = LCD_CH0_IN_GR2_LINEOFFSET;
 1965                             		.loc 1 976 62 is_stmt 0 view .LVU702
 1966 00b1 F9 19 11 00 01          		mov.W	#0x100, 34[r1]
 977:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->input[GLCDC_FRAME_LAYER_2].format        = LCD_CH0_IN_GR2_FORMAT;
 1967                             		.loc 1 977 5 is_stmt 1 view .LVU703
 977:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->input[GLCDC_FRAME_LAYER_2].format        = LCD_CH0_IN_GR2_FORMAT;
 1968                             		.loc 1 977 62 is_stmt 0 view .LVU704
 1969 00b6 F9 1A 09 40 06          		mov.L	#0x640, 36[r1]
 978:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->input[GLCDC_FRAME_LAYER_2].frame_edge    = LCD_CH0_IN_GR2_FRAME_EDGE;
 1970                             		.loc 1 978 5 is_stmt 1 view .LVU705
 978:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->input[GLCDC_FRAME_LAYER_2].frame_edge    = LCD_CH0_IN_GR2_FRAME_EDGE;
 1971                             		.loc 1 978 62 is_stmt 0 view .LVU706
 1972 00bb 3E 1A 00                		mov.L	#0, 40[r1]
 979:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->input[GLCDC_FRAME_LAYER_2].coordinate.x  = LCD_CH0_IN_GR2_COORD_X;
 1973                             		.loc 1 979 5 is_stmt 1 view .LVU707
 979:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->input[GLCDC_FRAME_LAYER_2].coordinate.x  = LCD_CH0_IN_GR2_COORD_X;
 1974                             		.loc 1 979 62 is_stmt 0 view .LVU708
 1975 00be F9 14 2C 00             		mov.B	#0, 44[r1]
 980:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->input[GLCDC_FRAME_LAYER_2].coordinate.y  = LCD_CH0_IN_GR2_COORD_Y;
 1976                             		.loc 1 980 5 is_stmt 1 view .LVU709
 980:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->input[GLCDC_FRAME_LAYER_2].coordinate.y  = LCD_CH0_IN_GR2_COORD_Y;
 1977                             		.loc 1 980 62 is_stmt 0 view .LVU710
 1978 00c2 3D 97 00                		mov.W	#0, 46[r1]
 981:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->input[GLCDC_FRAME_LAYER_2].bg_color.argb = LCD_CH0_IN_GR2_BG_COLOR;
 1979                             		.loc 1 981 5 is_stmt 1 view .LVU711
 981:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->input[GLCDC_FRAME_LAYER_2].bg_color.argb = LCD_CH0_IN_GR2_BG_COLOR;
 1980                             		.loc 1 981 62 is_stmt 0 view .LVU712
 1981 00c5 3D 98 00                		mov.W	#0, 48[r1]
 982:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 1982                             		.loc 1 982 5 is_stmt 1 view .LVU713
 982:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 1983                             		.loc 1 982 62 is_stmt 0 view .LVU714
 1984 00c8 3E 1D 00                		mov.L	#0, 52[r1]
 985:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->blend[GLCDC_FRAME_LAYER_2].blend_control      = LCD_CH0_BLEND_GR2_BLEND_CONTROL
 1985                             		.loc 1 985 5 is_stmt 1 view .LVU715
 985:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->blend[GLCDC_FRAME_LAYER_2].blend_control      = LCD_CH0_BLEND_GR2_BLEND_CONTROL
 1986                             		.loc 1 985 67 is_stmt 0 view .LVU716
 1987 00cb F9 14 D0 01             		mov.B	#1, 208[r1]
 986:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 1988                             		.loc 1 986 5 is_stmt 1 view .LVU717
 986:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 1989                             		.loc 1 986 67 is_stmt 0 view .LVU718
 1990 00cf F9 16 33 00             		mov.L	#0, 204[r1]
 990:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->blend[GLCDC_FRAME_LAYER_2].fixed_blend_value  = LCD_CH0_BLEND_GR2_FIXED_BLEND_V
 1991                             		.loc 1 990 5 is_stmt 1 view .LVU719
 990:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->blend[GLCDC_FRAME_LAYER_2].fixed_blend_value  = LCD_CH0_BLEND_GR2_FIXED_BLEND_V
 1992                             		.loc 1 990 67 is_stmt 0 view .LVU720
 1993 00d3 F9 14 D1 00             		mov.B	#0, 209[r1]
 991:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->blend[GLCDC_FRAME_LAYER_2].fade_speed         = LCD_CH0_BLEND_GR2_FADE_SPEED;
 1994                             		.loc 1 991 5 is_stmt 1 view .LVU721
 991:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->blend[GLCDC_FRAME_LAYER_2].fade_speed         = LCD_CH0_BLEND_GR2_FADE_SPEED;
 1995                             		.loc 1 991 67 is_stmt 0 view .LVU722
 1996 00d7 F9 14 D2 FF             		mov.B	#-1, 210[r1]
 992:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->blend[GLCDC_FRAME_LAYER_2].start_coordinate.x = LCD_CH0_BLEND_GR2_START_COORD_X
 1997                             		.loc 1 992 5 is_stmt 1 view .LVU723
 992:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->blend[GLCDC_FRAME_LAYER_2].start_coordinate.x = LCD_CH0_BLEND_GR2_START_COORD_X
 1998                             		.loc 1 992 67 is_stmt 0 view .LVU724
 1999 00db F9 14 D3 FF             		mov.B	#-1, 211[r1]
 993:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->blend[GLCDC_FRAME_LAYER_2].start_coordinate.y = LCD_CH0_BLEND_GR2_START_COORD_Y
 2000                             		.loc 1 993 5 is_stmt 1 view .LVU725
 993:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->blend[GLCDC_FRAME_LAYER_2].start_coordinate.y = LCD_CH0_BLEND_GR2_START_COORD_Y
 2001                             		.loc 1 993 67 is_stmt 0 view .LVU726
 2002 00df F9 15 6A 00             		mov.W	#0, 212[r1]
 994:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->blend[GLCDC_FRAME_LAYER_2].end_coordinate.x   = LCD_CH0_BLEND_GR2_END_COORD_X;
 2003                             		.loc 1 994 5 is_stmt 1 view .LVU727
 994:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->blend[GLCDC_FRAME_LAYER_2].end_coordinate.x   = LCD_CH0_BLEND_GR2_END_COORD_X;
 2004                             		.loc 1 994 67 is_stmt 0 view .LVU728
 2005 00e3 F9 15 6B 00             		mov.W	#0, 214[r1]
 995:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->blend[GLCDC_FRAME_LAYER_2].end_coordinate.y   = LCD_CH0_BLEND_GR2_END_COORD_Y;
 2006                             		.loc 1 995 5 is_stmt 1 view .LVU729
 995:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->blend[GLCDC_FRAME_LAYER_2].end_coordinate.y   = LCD_CH0_BLEND_GR2_END_COORD_Y;
 2007                             		.loc 1 995 67 is_stmt 0 view .LVU730
 2008 00e7 F9 15 6C 00             		mov.W	#0, 216[r1]
 996:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2009                             		.loc 1 996 5 is_stmt 1 view .LVU731
 996:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2010                             		.loc 1 996 67 is_stmt 0 view .LVU732
 2011 00eb F9 15 6D 00             		mov.W	#0, 218[r1]
 999:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2012                             		.loc 1 999 5 is_stmt 1 view .LVU733
 999:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2013                             		.loc 1 999 64 is_stmt 0 view .LVU734
 2014 00ef F9 14 E8 00             		mov.B	#0, 232[r1]
1002:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->chromakey[GLCDC_FRAME_LAYER_2].after.argb  = LCD_CH0_CHROMAKEY_GR2_AFTER_ARGB;
 2015                             		.loc 1 1002 5 is_stmt 1 view .LVU735
1002:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->chromakey[GLCDC_FRAME_LAYER_2].after.argb  = LCD_CH0_CHROMAKEY_GR2_AFTER_ARGB;
 2016                             		.loc 1 1002 64 is_stmt 0 view .LVU736
 2017 00f3 F9 16 3B 00             		mov.L	#0, 236[r1]
1003:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2018                             		.loc 1 1003 5 is_stmt 1 view .LVU737
1003:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2019                             		.loc 1 1003 64 is_stmt 0 view .LVU738
 2020 00f7 F9 16 3C 00             		mov.L	#0, 240[r1]
1006:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2021                             		.loc 1 1006 5 is_stmt 1 view .LVU739
1006:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2022                             		.loc 1 1006 54 is_stmt 0 view .LVU740
 2023 00fb FA 14 00 01 00          		mov.B	#0, 256[r1]
1009:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->clut[GLCDC_FRAME_LAYER_2].start  = LCD_CH0_CLUT_GR2_START;
 2024                             		.loc 1 1009 5 is_stmt 1 view .LVU741
1009:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->clut[GLCDC_FRAME_LAYER_2].start  = LCD_CH0_CLUT_GR2_START;
 2025                             		.loc 1 1009 54 is_stmt 0 view .LVU742
 2026 0100 F9 12 41 00 00 00 10    		mov.L	#0x10000000, 260[r1]
1010:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->clut[GLCDC_FRAME_LAYER_2].size   = LCD_CH0_CLUT_GR2_SIZE;
 2027                             		.loc 1 1010 5 is_stmt 1 view .LVU743
1010:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->clut[GLCDC_FRAME_LAYER_2].size   = LCD_CH0_CLUT_GR2_SIZE;
 2028                             		.loc 1 1010 54 is_stmt 0 view .LVU744
 2029 0107 F9 15 84 00             		mov.W	#0, 264[r1]
1011:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2030                             		.loc 1 1011 5 is_stmt 1 view .LVU745
1011:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2031                             		.loc 1 1011 54 is_stmt 0 view .LVU746
 2032 010b F9 19 85 00 01          		mov.W	#0x100, 266[r1]
1016:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->input[GLCDC_FRAME_LAYER_1].hsize         = LCD_CH0_IN_GR1_HSIZE;
 2033                             		.loc 1 1016 5 is_stmt 1 view .LVU747
1016:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->input[GLCDC_FRAME_LAYER_1].hsize         = LCD_CH0_IN_GR1_HSIZE;
 2034                             		.loc 1 1016 62 is_stmt 0 view .LVU748
 2035 0110 F8 16 00                		mov.L	#0, [r1]
1017:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->input[GLCDC_FRAME_LAYER_1].vsize         = LCD_CH0_IN_GR1_VSIZE;
 2036                             		.loc 1 1017 5 is_stmt 1 view .LVU749
1017:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->input[GLCDC_FRAME_LAYER_1].vsize         = LCD_CH0_IN_GR1_VSIZE;
 2037                             		.loc 1 1017 62 is_stmt 0 view .LVU750
 2038 0113 F9 19 02 20 03          		mov.W	#0x320, 4[r1]
1018:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->input[GLCDC_FRAME_LAYER_1].offset        = LCD_CH0_IN_GR1_LINEOFFSET;
 2039                             		.loc 1 1018 5 is_stmt 1 view .LVU751
1018:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->input[GLCDC_FRAME_LAYER_1].offset        = LCD_CH0_IN_GR1_LINEOFFSET;
 2040                             		.loc 1 1018 62 is_stmt 0 view .LVU752
 2041 0118 F9 19 03 00 01          		mov.W	#0x100, 6[r1]
1019:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->input[GLCDC_FRAME_LAYER_1].format        = LCD_CH0_IN_GR1_FORMAT;
 2042                             		.loc 1 1019 5 is_stmt 1 view .LVU753
1019:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->input[GLCDC_FRAME_LAYER_1].format        = LCD_CH0_IN_GR1_FORMAT;
 2043                             		.loc 1 1019 62 is_stmt 0 view .LVU754
 2044 011d F9 1A 02 80 0C          		mov.L	#0xc80, 8[r1]
1020:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->input[GLCDC_FRAME_LAYER_1].frame_edge    = LCD_CH0_IN_GR1_FRAME_EDGE;
 2045                             		.loc 1 1020 5 is_stmt 1 view .LVU755
1020:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->input[GLCDC_FRAME_LAYER_1].frame_edge    = LCD_CH0_IN_GR1_FRAME_EDGE;
 2046                             		.loc 1 1020 62 is_stmt 0 view .LVU756
 2047 0122 3E 13 04                		mov.L	#4, 12[r1]
1021:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->input[GLCDC_FRAME_LAYER_1].coordinate.x  = LCD_CH0_IN_GR1_COORD_X;
 2048                             		.loc 1 1021 5 is_stmt 1 view .LVU757
1021:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->input[GLCDC_FRAME_LAYER_1].coordinate.x  = LCD_CH0_IN_GR1_COORD_X;
 2049                             		.loc 1 1021 62 is_stmt 0 view .LVU758
 2050 0125 3C 90 00                		mov.B	#0, 16[r1]
1022:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->input[GLCDC_FRAME_LAYER_1].coordinate.y  = LCD_CH0_IN_GR1_COORD_Y;
 2051                             		.loc 1 1022 5 is_stmt 1 view .LVU759
1022:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->input[GLCDC_FRAME_LAYER_1].coordinate.y  = LCD_CH0_IN_GR1_COORD_Y;
 2052                             		.loc 1 1022 62 is_stmt 0 view .LVU760
 2053 0128 3D 19 00                		mov.W	#0, 18[r1]
1023:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->input[GLCDC_FRAME_LAYER_1].bg_color.argb = LCD_CH0_IN_GR1_BG_COLOR;
 2054                             		.loc 1 1023 5 is_stmt 1 view .LVU761
1023:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->input[GLCDC_FRAME_LAYER_1].bg_color.argb = LCD_CH0_IN_GR1_BG_COLOR;
 2055                             		.loc 1 1023 62 is_stmt 0 view .LVU762
 2056 012b 3D 1A 00                		mov.W	#0, 20[r1]
1024:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2057                             		.loc 1 1024 5 is_stmt 1 view .LVU763
1024:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2058                             		.loc 1 1024 62 is_stmt 0 view .LVU764
 2059 012e 3E 16 00                		mov.L	#0, 24[r1]
1027:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->blend[GLCDC_FRAME_LAYER_1].blend_control      = LCD_CH0_BLEND_GR1_BLEND_CONTROL
 2060                             		.loc 1 1027 5 is_stmt 1 view .LVU765
1027:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->blend[GLCDC_FRAME_LAYER_1].blend_control      = LCD_CH0_BLEND_GR1_BLEND_CONTROL
 2061                             		.loc 1 1027 67 is_stmt 0 view .LVU766
 2062 0131 F9 14 C0 01             		mov.B	#1, 192[r1]
1028:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2063                             		.loc 1 1028 5 is_stmt 1 view .LVU767
1028:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2064                             		.loc 1 1028 67 is_stmt 0 view .LVU768
 2065 0135 F9 16 2F 00             		mov.L	#0, 188[r1]
1032:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->blend[GLCDC_FRAME_LAYER_1].fixed_blend_value  = LCD_CH0_BLEND_GR1_FIXED_BLEND_V
 2066                             		.loc 1 1032 5 is_stmt 1 view .LVU769
1032:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->blend[GLCDC_FRAME_LAYER_1].fixed_blend_value  = LCD_CH0_BLEND_GR1_FIXED_BLEND_V
 2067                             		.loc 1 1032 67 is_stmt 0 view .LVU770
 2068 0139 F9 14 C1 00             		mov.B	#0, 193[r1]
1033:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->blend[GLCDC_FRAME_LAYER_1].fade_speed         = LCD_CH0_BLEND_GR1_FADE_SPEED;
 2069                             		.loc 1 1033 5 is_stmt 1 view .LVU771
1033:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->blend[GLCDC_FRAME_LAYER_1].fade_speed         = LCD_CH0_BLEND_GR1_FADE_SPEED;
 2070                             		.loc 1 1033 67 is_stmt 0 view .LVU772
 2071 013d F9 14 C2 FF             		mov.B	#-1, 194[r1]
1034:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->blend[GLCDC_FRAME_LAYER_1].start_coordinate.x = LCD_CH0_BLEND_GR1_START_COORD_X
 2072                             		.loc 1 1034 5 is_stmt 1 view .LVU773
1034:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->blend[GLCDC_FRAME_LAYER_1].start_coordinate.x = LCD_CH0_BLEND_GR1_START_COORD_X
 2073                             		.loc 1 1034 67 is_stmt 0 view .LVU774
 2074 0141 F9 14 C3 FF             		mov.B	#-1, 195[r1]
1035:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->blend[GLCDC_FRAME_LAYER_1].start_coordinate.y = LCD_CH0_BLEND_GR1_START_COORD_Y
 2075                             		.loc 1 1035 5 is_stmt 1 view .LVU775
1035:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->blend[GLCDC_FRAME_LAYER_1].start_coordinate.y = LCD_CH0_BLEND_GR1_START_COORD_Y
 2076                             		.loc 1 1035 67 is_stmt 0 view .LVU776
 2077 0145 F9 15 62 00             		mov.W	#0, 196[r1]
1036:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->blend[GLCDC_FRAME_LAYER_1].end_coordinate.x   = LCD_CH0_BLEND_GR1_END_COORD_X;
 2078                             		.loc 1 1036 5 is_stmt 1 view .LVU777
1036:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->blend[GLCDC_FRAME_LAYER_1].end_coordinate.x   = LCD_CH0_BLEND_GR1_END_COORD_X;
 2079                             		.loc 1 1036 67 is_stmt 0 view .LVU778
 2080 0149 F9 15 63 00             		mov.W	#0, 198[r1]
1037:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->blend[GLCDC_FRAME_LAYER_1].end_coordinate.y   = LCD_CH0_BLEND_GR1_END_COORD_Y;
 2081                             		.loc 1 1037 5 is_stmt 1 view .LVU779
1037:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->blend[GLCDC_FRAME_LAYER_1].end_coordinate.y   = LCD_CH0_BLEND_GR1_END_COORD_Y;
 2082                             		.loc 1 1037 67 is_stmt 0 view .LVU780
 2083 014d F9 15 64 00             		mov.W	#0, 200[r1]
1038:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2084                             		.loc 1 1038 5 is_stmt 1 view .LVU781
1038:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2085                             		.loc 1 1038 67 is_stmt 0 view .LVU782
 2086 0151 F9 15 65 00             		mov.W	#0, 202[r1]
1041:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2087                             		.loc 1 1041 5 is_stmt 1 view .LVU783
1041:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2088                             		.loc 1 1041 64 is_stmt 0 view .LVU784
 2089 0155 F9 14 DC 00             		mov.B	#0, 220[r1]
1044:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->chromakey[GLCDC_FRAME_LAYER_1].after.argb  = LCD_CH0_CHROMAKEY_GR1_AFTER_ARGB;
 2090                             		.loc 1 1044 5 is_stmt 1 view .LVU785
1044:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->chromakey[GLCDC_FRAME_LAYER_1].after.argb  = LCD_CH0_CHROMAKEY_GR1_AFTER_ARGB;
 2091                             		.loc 1 1044 64 is_stmt 0 view .LVU786
 2092 0159 F9 16 38 00             		mov.L	#0, 224[r1]
1045:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2093                             		.loc 1 1045 5 is_stmt 1 view .LVU787
1045:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2094                             		.loc 1 1045 64 is_stmt 0 view .LVU788
 2095 015d F9 16 39 00             		mov.L	#0, 228[r1]
1048:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2096                             		.loc 1 1048 5 is_stmt 1 view .LVU789
1048:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2097                             		.loc 1 1048 54 is_stmt 0 view .LVU790
 2098 0161 F9 14 F4 00             		mov.B	#0, 244[r1]
1051:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->clut[GLCDC_FRAME_LAYER_1].start  = LCD_CH0_CLUT_GR1_START;
 2099                             		.loc 1 1051 5 is_stmt 1 view .LVU791
1051:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->clut[GLCDC_FRAME_LAYER_1].start  = LCD_CH0_CLUT_GR1_START;
 2100                             		.loc 1 1051 54 is_stmt 0 view .LVU792
 2101 0165 F9 12 3E 00 00 00 10    		mov.L	#0x10000000, 248[r1]
1052:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->clut[GLCDC_FRAME_LAYER_1].size   = LCD_CH0_CLUT_GR1_SIZE;
 2102                             		.loc 1 1052 5 is_stmt 1 view .LVU793
1052:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->clut[GLCDC_FRAME_LAYER_1].size   = LCD_CH0_CLUT_GR1_SIZE;
 2103                             		.loc 1 1052 54 is_stmt 0 view .LVU794
 2104 016c F9 15 7E 00             		mov.W	#0, 252[r1]
1053:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2105                             		.loc 1 1053 5 is_stmt 1 view .LVU795
1053:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2106                             		.loc 1 1053 54 is_stmt 0 view .LVU796
 2107 0170 F9 19 7F 00 01          		mov.W	#0x100, 254[r1]
1058:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->detection.gr1uf_detect = LCD_CH0_DETECT_GR1UF;
 2108                             		.loc 1 1058 5 is_stmt 1 view .LVU797
1058:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->detection.gr1uf_detect = LCD_CH0_DETECT_GR1UF;
 2109                             		.loc 1 1058 44 is_stmt 0 view .LVU798
 2110 0175 FA 14 0C 01 01          		mov.B	#1, 268[r1]
1059:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->detection.gr2uf_detect = LCD_CH0_DETECT_GR2UF;
 2111                             		.loc 1 1059 5 is_stmt 1 view .LVU799
1059:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->detection.gr2uf_detect = LCD_CH0_DETECT_GR2UF;
 2112                             		.loc 1 1059 44 is_stmt 0 view .LVU800
 2113 017a FA 14 0D 01 00          		mov.B	#0, 269[r1]
1060:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2114                             		.loc 1 1060 5 is_stmt 1 view .LVU801
1060:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2115                             		.loc 1 1060 44 is_stmt 0 view .LVU802
 2116 017f FA 14 0E 01 00          		mov.B	#0, 270[r1]
1063:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->interrupt.gr1uf_enable = LCD_CH0_INTERRUPT_GR1UF_ENABLE;
 2117                             		.loc 1 1063 5 is_stmt 1 view .LVU803
1063:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->interrupt.gr1uf_enable = LCD_CH0_INTERRUPT_GR1UF_ENABLE;
 2118                             		.loc 1 1063 44 is_stmt 0 view .LVU804
 2119 0184 FA 14 0F 01 01          		mov.B	#1, 271[r1]
1064:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->interrupt.gr2uf_enable = LCD_CH0_INTERRUPT_GR2UF_ENABLE;
 2120                             		.loc 1 1064 5 is_stmt 1 view .LVU805
1064:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     p_glcdc_qe_cfg->interrupt.gr2uf_enable = LCD_CH0_INTERRUPT_GR2UF_ENABLE;
 2121                             		.loc 1 1064 44 is_stmt 0 view .LVU806
 2122 0189 FA 14 10 01 00          		mov.B	#0, 272[r1]
1065:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2123                             		.loc 1 1065 5 is_stmt 1 view .LVU807
1065:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2124                             		.loc 1 1065 44 is_stmt 0 view .LVU808
 2125 018e FA 14 11 01 00          		mov.B	#0, 273[r1]
1068:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2126                             		.loc 1 1068 5 is_stmt 1 view .LVU809
1068:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2127                             		.loc 1 1068 32 is_stmt 0 view .LVU810
 2128 0193 F9 12 45 00 00 00 00    		mov.L	#__VSYNC_ISR, 276[r1]
1070:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** #endif /* (GLCDC_CFG_CONFIGURATION_MODE) || defined(QE_DISPLAY_CONFIGURATION) */
 2129                             		.loc 1 1070 1 view .LVU811
 2130 019a 02                      		rts
 2131                             	.LFE9:
 2133                             		.section	.text.r_glcdc_clock_set,"ax",@progbits
 2134                             		.global	_r_glcdc_clock_set
 2136                             	_r_glcdc_clock_set:
 2137                             	.LVL200:
 2138                             	.LFB10:
1084:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2139                             		.loc 1 1084 1 is_stmt 1 view -0
1101:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2140                             		.loc 1 1101 5 view .LVU813
1101:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2141                             		.loc 1 1101 57 is_stmt 0 view .LVU814
 2142 0000 ED 13 2B                		mov.L	172[r1], r3
1101:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2143                             		.loc 1 1101 31 view .LVU815
 2144 0003 FB 4E 00 00 0E          		mov.L	#0xe0000, r4
 2145 0008 EE 45 14 05             		mov.L	5200[r4], r5
 2146 000c FD 74 C3 01             		tst	#1, r3
 2147 0010 FD E8 15                		bmne	#8, r5
 2148 0013 EB 45 14 05             		mov.L	r5, 5200[r4]
1104:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2149                             		.loc 1 1104 5 is_stmt 1 view .LVU816
1104:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2150                             		.loc 1 1104 55 is_stmt 0 view .LVU817
 2151 0017 ED 15 2C                		mov.L	176[r1], r5
1104:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2152                             		.loc 1 1104 29 view .LVU818
 2153 001a EE 43 14 05             		mov.L	5200[r4], r3
 2154 001e 75 25 3F                		and #63, r5
 2155 0021 75 23 C0                		and #-64, r3
 2156 0024 57 35                   		or	r3, r5
 2157 0026 EB 45 14 05             		mov.L	r5, 5200[r4]
1107:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 2158                             		.loc 1 1107 5 is_stmt 1 view .LVU819
1107:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 2159                             		.loc 1 1107 55 is_stmt 0 view .LVU820
 2160 002a AC 95                   		mov.L	72[r1], r5
1107:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 2161                             		.loc 1 1107 8 view .LVU821
 2162 002c 61 35                   		cmp	#3, r5
 2163 002e 20 31                   		beq	.L164
1109:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 2164                             		.loc 1 1109 9 is_stmt 1 view .LVU822
1109:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 2165                             		.loc 1 1109 35 is_stmt 0 view .LVU823
 2166 0030 EF 45                   		mov.L	r4, r5
 2167 0032 EE 44 14 05             		mov.L	5200[r4], r4
 2168 0036 7A C4                   		bclr	#12, r4
 2169 0038 EB 54 14 05             		mov.L	r4, 5200[r5]
 2170                             	.L165:
1116:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2171                             		.loc 1 1116 5 is_stmt 1 view .LVU824
1116:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2172                             		.loc 1 1116 30 is_stmt 0 view .LVU825
 2173 003c FB 5E 00 00 0E          		mov.L	#0xe0000, r5
 2174 0041 EE 54 14 05             		mov.L	5200[r5], r4
 2175 0045 78 64                   		bset	#6, r4
 2176 0047 EB 54 14 05             		mov.L	r4, 5200[r5]
1123:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 2177                             		.loc 1 1123 5 is_stmt 1 view .LVU826
 2178                             	.L166:
1123:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 2179                             		.loc 1 1123 32 is_stmt 0 view .LVU827
 2180 004b FB 5E 00 00 0E          		mov.L	#0xe0000, r5
 2181 0050 EE 55 06 04             		mov.L	4120[r5], r5
1123:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 2182                             		.loc 1 1123 11 view .LVU828
 2183 0054 FD 7C C5 00 00 01       		tst	#0x10000, r5
 2184 005a 21 16                   		bne	.L168
1125:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 2185                             		.loc 1 1125 9 is_stmt 1 view .LVU829
 2186                             	 ; 1125 "../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c" 1
 2187 005c 03                      		nop
 2188                             	 ; 0 "" 2
 2189 005d 2E EE                   		bra	.L166
 2190                             	.L164:
1113:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 2191                             		.loc 1 1113 9 view .LVU830
1113:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 2192                             		.loc 1 1113 35 is_stmt 0 view .LVU831
 2193 005f FB 5E 00 00 0E          		mov.L	#0xe0000, r5
 2194 0064 EE 54 14 05             		mov.L	5200[r5], r4
 2195 0068 78 C4                   		bset	#12, r4
 2196 006a EB 54 14 05             		mov.L	r4, 5200[r5]
 2197 006e 2E CE                   		bra	.L165
 2198                             	.L168:
1128:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2199                             		.loc 1 1128 1 view .LVU832
 2200 0070 02                      		rts
 2201                             	.LFE10:
 2203                             		.section	.text.r_glcdc_sync_signal_set,"ax",@progbits
 2204                             		.global	_r_glcdc_sync_signal_set
 2206                             	_r_glcdc_sync_signal_set:
 2207                             	.LVL201:
 2208                             	.LFB11:
1140:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2209                             		.loc 1 1140 1 is_stmt 1 view -0
1140:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2210                             		.loc 1 1140 1 is_stmt 0 view .LVU834
 2211 0000 6E 6A                   		pushm	r6-r10
 2212                             	.LCFI5:
 2213 0002 EF 17                   		mov.L	r1, r7
1153:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.CLKPHASE.BIT.TCON0EDG = (uint32_t) p_cfg->output.sync_edge;
 2214                             		.loc 1 1153 5 is_stmt 1 view .LVU835
1153:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.CLKPHASE.BIT.TCON0EDG = (uint32_t) p_cfg->output.sync_edge;
 2215                             		.loc 1 1153 57 is_stmt 0 view .LVU836
 2216 0004 AD 1C                   		mov.L	84[r1], r4
1153:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.CLKPHASE.BIT.TCON0EDG = (uint32_t) p_cfg->output.sync_edge;
 2217                             		.loc 1 1153 31 view .LVU837
 2218 0006 FB 5E 00 00 0E          		mov.L	#0xe0000, r5
 2219 000b EE 5A F9 04             		mov.L	5092[r5], r10
 2220 000f FD 74 C4 01             		tst	#1, r4
 2221 0013 FD E8 1A                		bmne	#8, r10
 2222 0016 EB 5A F9 04             		mov.L	r10, 5092[r5]
1154:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.CLKPHASE.BIT.TCON1EDG = (uint32_t) p_cfg->output.sync_edge;
 2223                             		.loc 1 1154 5 is_stmt 1 view .LVU838
1154:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.CLKPHASE.BIT.TCON1EDG = (uint32_t) p_cfg->output.sync_edge;
 2224                             		.loc 1 1154 59 is_stmt 0 view .LVU839
 2225 001a AD 1C                   		mov.L	84[r1], r4
1154:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.CLKPHASE.BIT.TCON1EDG = (uint32_t) p_cfg->output.sync_edge;
 2226                             		.loc 1 1154 33 view .LVU840
 2227 001c EE 5A F9 04             		mov.L	5092[r5], r10
 2228 0020 FD 74 C4 01             		tst	#1, r4
 2229 0024 FD E6 1A                		bmne	#6, r10
 2230 0027 EB 5A F9 04             		mov.L	r10, 5092[r5]
1155:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.CLKPHASE.BIT.TCON2EDG = (uint32_t) p_cfg->output.sync_edge;
 2231                             		.loc 1 1155 5 is_stmt 1 view .LVU841
1155:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.CLKPHASE.BIT.TCON2EDG = (uint32_t) p_cfg->output.sync_edge;
 2232                             		.loc 1 1155 59 is_stmt 0 view .LVU842
 2233 002b AD 1C                   		mov.L	84[r1], r4
1155:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.CLKPHASE.BIT.TCON2EDG = (uint32_t) p_cfg->output.sync_edge;
 2234                             		.loc 1 1155 33 view .LVU843
 2235 002d EE 5A F9 04             		mov.L	5092[r5], r10
 2236 0031 FD 74 C4 01             		tst	#1, r4
 2237 0035 FD E5 1A                		bmne	#5, r10
 2238 0038 EB 5A F9 04             		mov.L	r10, 5092[r5]
1156:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.CLKPHASE.BIT.TCON3EDG = (uint32_t) p_cfg->output.sync_edge;
 2239                             		.loc 1 1156 5 is_stmt 1 view .LVU844
1156:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.CLKPHASE.BIT.TCON3EDG = (uint32_t) p_cfg->output.sync_edge;
 2240                             		.loc 1 1156 59 is_stmt 0 view .LVU845
 2241 003c AD 1C                   		mov.L	84[r1], r4
1156:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.CLKPHASE.BIT.TCON3EDG = (uint32_t) p_cfg->output.sync_edge;
 2242                             		.loc 1 1156 33 view .LVU846
 2243 003e EE 5A F9 04             		mov.L	5092[r5], r10
 2244 0042 FD 74 C4 01             		tst	#1, r4
 2245 0046 FD E4 1A                		bmne	#4, r10
 2246 0049 EB 5A F9 04             		mov.L	r10, 5092[r5]
1157:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2247                             		.loc 1 1157 5 is_stmt 1 view .LVU847
1157:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2248                             		.loc 1 1157 59 is_stmt 0 view .LVU848
 2249 004d AD 1C                   		mov.L	84[r1], r4
1157:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2250                             		.loc 1 1157 33 view .LVU849
 2251 004f EE 5A F9 04             		mov.L	5092[r5], r10
 2252 0053 FD 74 C4 01             		tst	#1, r4
 2253 0057 FD E3 1A                		bmne	#3, r10
 2254 005a EB 5A F9 04             		mov.L	r10, 5092[r5]
1164:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.TCONTIM.BIT.HALF = 0; /* 1 pixel (No delay) */
 2255                             		.loc 1 1164 5 is_stmt 1 view .LVU850
1164:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.TCONTIM.BIT.HALF = 0; /* 1 pixel (No delay) */
 2256                             		.loc 1 1164 30 is_stmt 0 view .LVU851
 2257 005e EE 54 01 05             		mov.L	5124[r5], r4
 2258 0062 FB AA 00 F8             		mov.L	#-2048, r10
 2259 0066 53 4A                   		and	r4, r10
 2260 0068 EB 5A 01 05             		mov.L	r10, 5124[r5]
1165:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2261                             		.loc 1 1165 5 is_stmt 1 view .LVU852
1165:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2262                             		.loc 1 1165 28 is_stmt 0 view .LVU853
 2263 006c EE 54 01 05             		mov.L	5124[r5], r4
 2264 0070 FB A2 FF FF 00 F8       		mov.L	#-134152193, r10
 2265 0076 53 4A                   		and	r4, r10
 2266 0078 EB 5A 01 05             		mov.L	r10, 5124[r5]
1167:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     r_glcdc_vsync_set (p_cfg->output.tcon_vsync, &p_cfg->output.vtiming, p_cfg->output.vsync_polari
 2267                             		.loc 1 1167 5 is_stmt 1 view .LVU854
 2268 007c 71 16 38                		add	#56, r1, r6
 2269 007f ED 13 29                		mov.L	164[r1], r3
 2270 0082 EF 62                   		mov.L	r6, r2
 2271 0084 ED 11 25                		mov.L	148[r1], r1
 2272                             	.LVL202:
1167:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     r_glcdc_vsync_set (p_cfg->output.tcon_vsync, &p_cfg->output.vtiming, p_cfg->output.vsync_polari
 2273                             		.loc 1 1167 5 is_stmt 0 view .LVU855
 2274 0087 05 00 00 00             		bsr	_r_glcdc_hsync_set
 2275                             	.LVL203:
1168:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     r_glcdc_data_enable_set (p_cfg->output.tcon_de, &p_cfg->output.vtiming, &p_cfg->output.htiming,
 2276                             		.loc 1 1168 5 is_stmt 1 view .LVU856
 2277 008b 71 7A 40                		add	#0x40, r7, r10
 2278 008e ED 73 2A                		mov.L	168[r7], r3
 2279 0091 EF A2                   		mov.L	r10, r2
 2280 0093 ED 71 26                		mov.L	152[r7], r1
 2281 0096 05 00 00 00             		bsr	_r_glcdc_vsync_set
 2282                             	.LVL204:
1169:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             p_cfg->output.data_enable_polarity);
 2283                             		.loc 1 1169 5 view .LVU857
 2284 009a ED 74 28                		mov.L	160[r7], r4
 2285 009d EF 63                   		mov.L	r6, r3
 2286 009f EF A2                   		mov.L	r10, r2
 2287 00a1 ED 71 27                		mov.L	156[r7], r1
 2288 00a4 05 00 00 00             		bsr	_r_glcdc_data_enable_set
 2289                             	.LVL205:
1172:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2290                             		.loc 1 1172 1 is_stmt 0 view .LVU858
 2291 00a8 3F 6A 05                		rtsd	#20, r6-r10
1172:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2292                             		.loc 1 1172 1 view .LVU859
 2293                             	.LFE11:
 2295                             		.section	.text.r_glcdc_background_screen_set,"ax",@progbits
 2296                             		.global	_r_glcdc_background_screen_set
 2298                             	_r_glcdc_background_screen_set:
 2299                             	.LVL206:
 2300                             	.LFB15:
1337:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     uint32_t hsync_total_cyc;
 2301                             		.loc 1 1337 1 is_stmt 1 view -0
1338:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     uint32_t vsync_total_cyc;
 2302                             		.loc 1 1338 5 view .LVU861
1339:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2303                             		.loc 1 1339 5 view .LVU862
1341:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             + p_cfg->output.htiming.display_cyc) + p_cfg->output.htiming.back_porch);
 2304                             		.loc 1 1341 5 view .LVU863
1341:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             + p_cfg->output.htiming.display_cyc) + p_cfg->output.htiming.back_porch);
 2305                             		.loc 1 1341 47 is_stmt 0 view .LVU864
 2306 0000 BF 1C                   		movu.W	58[r1], r4
1341:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             + p_cfg->output.htiming.display_cyc) + p_cfg->output.htiming.back_porch);
 2307                             		.loc 1 1341 83 view .LVU865
 2308 0002 BF 9D                   		movu.W	62[r1], r5
1341:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             + p_cfg->output.htiming.display_cyc) + p_cfg->output.htiming.back_porch);
 2309                             		.loc 1 1341 60 view .LVU866
 2310 0004 4B 54                   		add	r5, r4
1342:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     vsync_total_cyc = (((p_cfg->output.vtiming.front_porch + p_cfg->output.vtiming.sync_width)
 2311                             		.loc 1 1342 36 view .LVU867
 2312 0006 BF 15                   		movu.W	56[r1], r5
1342:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     vsync_total_cyc = (((p_cfg->output.vtiming.front_porch + p_cfg->output.vtiming.sync_width)
 2313                             		.loc 1 1342 13 view .LVU868
 2314 0008 4B 54                   		add	r5, r4
1342:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     vsync_total_cyc = (((p_cfg->output.vtiming.front_porch + p_cfg->output.vtiming.sync_width)
 2315                             		.loc 1 1342 73 view .LVU869
 2316 000a BF 95                   		movu.W	60[r1], r5
1342:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     vsync_total_cyc = (((p_cfg->output.vtiming.front_porch + p_cfg->output.vtiming.sync_width)
 2317                             		.loc 1 1342 50 view .LVU870
 2318 000c 4B 54                   		add	r5, r4
 2319                             	.LVL207:
1343:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             + p_cfg->output.vtiming.display_cyc) + p_cfg->output.vtiming.back_porch);
 2320                             		.loc 1 1343 5 is_stmt 1 view .LVU871
1343:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             + p_cfg->output.vtiming.display_cyc) + p_cfg->output.vtiming.back_porch);
 2321                             		.loc 1 1343 47 is_stmt 0 view .LVU872
 2322 000e 5D 15 21                		movu.W	66[r1], r5
1343:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             + p_cfg->output.vtiming.display_cyc) + p_cfg->output.vtiming.back_porch);
 2323                             		.loc 1 1343 83 view .LVU873
 2324 0011 5D 13 23                		movu.W	70[r1], r3
1343:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             + p_cfg->output.vtiming.display_cyc) + p_cfg->output.vtiming.back_porch);
 2325                             		.loc 1 1343 60 view .LVU874
 2326 0014 4B 35                   		add	r3, r5
1344:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2327                             		.loc 1 1344 36 view .LVU875
 2328 0016 5D 13 20                		movu.W	64[r1], r3
1344:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2329                             		.loc 1 1344 13 view .LVU876
 2330 0019 4B 35                   		add	r3, r5
1344:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2331                             		.loc 1 1344 73 view .LVU877
 2332 001b 5D 13 22                		movu.W	68[r1], r3
1344:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2333                             		.loc 1 1344 50 view .LVU878
 2334 001e 4B 35                   		add	r3, r5
 2335                             	.LVL208:
1352:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.BGPERI.BIT.FV = (vsync_total_cyc - 1) & BG_PERI_FV_MASK;
 2336                             		.loc 1 1352 5 is_stmt 1 view .LVU879
1352:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.BGPERI.BIT.FV = (vsync_total_cyc - 1) & BG_PERI_FV_MASK;
 2337                             		.loc 1 1352 44 is_stmt 0 view .LVU880
 2338 0020 60 14                   		sub	#1, r4
 2339                             	.LVL209:
1352:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.BGPERI.BIT.FV = (vsync_total_cyc - 1) & BG_PERI_FV_MASK;
 2340                             		.loc 1 1352 25 view .LVU881
 2341 0022 FB 3E 00 00 0E          		mov.L	#0xe0000, r3
 2342 0027 EE 32 01 04             		mov.L	4100[r3], r2
 2343 002b 76 24 FF 07             		and #0x7ff, r4
 2344                             	.LVL210:
1352:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.BGPERI.BIT.FV = (vsync_total_cyc - 1) & BG_PERI_FV_MASK;
 2345                             		.loc 1 1352 25 view .LVU882
 2346 002f 76 22 00 F8             		and #-2048, r2
 2347 0033 57 24                   		or	r2, r4
 2348 0035 EB 34 01 04             		mov.L	r4, 4100[r3]
 2349                             	.LVL211:
1353:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2350                             		.loc 1 1353 5 is_stmt 1 view .LVU883
1353:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2351                             		.loc 1 1353 44 is_stmt 0 view .LVU884
 2352 0039 60 15                   		sub	#1, r5
 2353                             	.LVL212:
1353:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2354                             		.loc 1 1353 25 view .LVU885
 2355 003b EE 34 01 04             		mov.L	4100[r3], r4
 2356 003f 76 25 FF 07             		and #0x7ff, r5
 2357                             	.LVL213:
1353:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2358                             		.loc 1 1353 25 view .LVU886
 2359 0043 6D 05                   		shll	#16, r5
 2360 0045 74 24 FF FF 00 F8       		and #-134152193, r4
 2361 004b 57 45                   		or	r4, r5
 2362 004d EB 35 01 04             		mov.L	r5, 4100[r3]
1355:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 2363                             		.loc 1 1355 5 is_stmt 1 view .LVU887
1355:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 2364                             		.loc 1 1355 31 is_stmt 0 view .LVU888
 2365 0051 9F 1D                   		mov.W	58[r1], r5
1355:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 2366                             		.loc 1 1355 8 view .LVU889
 2367 0053 5F 54                   		movu.W	r5, r4
 2368 0055 75 54 11                		cmp	#17, r4
 2369 0058 24 05 38 D9 00          		bleu	.L172
1363:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2370                             		.loc 1 1363 9 is_stmt 1 view .LVU890
1363:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2371                             		.loc 1 1363 29 is_stmt 0 view .LVU891
 2372 005d EF 34                   		mov.L	r3, r4
 2373 005f EE 33 02 04             		mov.L	4104[r3], r3
 2374 0063 66 F5                   		mov.L	#15, r5
 2375 0065 57 35                   		or	r3, r5
 2376 0067 EB 45 02 04             		mov.L	r5, 4104[r4]
1371:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 + p_cfg->output.htiming.back_porch) & BG_HSIZE_HP_MASK;
 2377                             		.loc 1 1371 9 is_stmt 1 view .LVU892
1371:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 + p_cfg->output.htiming.back_porch) & BG_HSIZE_HP_MASK;
 2378                             		.loc 1 1371 84 is_stmt 0 view .LVU893
 2379 006b 9F 9D                   		mov.W	62[r1], r5
1372:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2380                             		.loc 1 1372 40 view .LVU894
 2381 006d 9F 93                   		mov.W	60[r1], r3
1372:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2382                             		.loc 1 1372 17 view .LVU895
 2383 006f 4B 35                   		add	r3, r5
1371:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 + p_cfg->output.htiming.back_porch) & BG_HSIZE_HP_MASK;
 2384                             		.loc 1 1371 32 view .LVU896
 2385 0071 62 F5                   		add	#15, r5
1371:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 + p_cfg->output.htiming.back_porch) & BG_HSIZE_HP_MASK;
 2386                             		.loc 1 1371 30 view .LVU897
 2387 0073 EE 43 04 04             		mov.L	4112[r4], r3
 2388 0077 76 25 FF 07             		and #0x7ff, r5
 2389 007b 6D 05                   		shll	#16, r5
 2390 007d 74 23 FF FF 00 F8       		and #-134152193, r3
 2391 0083 57 35                   		or	r3, r5
 2392 0085 EB 45 04 04             		mov.L	r5, 4112[r4]
 2393                             	.L173:
1395:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 2394                             		.loc 1 1395 5 is_stmt 1 view .LVU898
1395:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 2395                             		.loc 1 1395 31 is_stmt 0 view .LVU899
 2396 0089 DD 15 21                		mov.W	66[r1], r5
1395:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 2397                             		.loc 1 1395 8 view .LVU900
 2398 008c 5F 54                   		movu.W	r5, r4
 2399 008e 75 54 10                		cmp	#16, r4
 2400 0091 24 05 38 DB 00          		bleu	.L174
1402:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2401                             		.loc 1 1402 9 is_stmt 1 view .LVU901
1402:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2402                             		.loc 1 1402 29 is_stmt 0 view .LVU902
 2403 0096 FB 4E 00 00 0E          		mov.L	#0xe0000, r4
 2404 009b EE 43 02 04             		mov.L	4104[r4], r3
 2405 009f FB 5E 00 00 0F          		mov.L	#0xf0000, r5
 2406 00a4 57 35                   		or	r3, r5
 2407 00a6 EB 45 02 04             		mov.L	r5, 4104[r4]
1409:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 + p_cfg->output.vtiming.back_porch) & BG_VSIZE_VP_MASK;
 2408                             		.loc 1 1409 9 is_stmt 1 view .LVU903
1409:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 + p_cfg->output.vtiming.back_porch) & BG_VSIZE_VP_MASK;
 2409                             		.loc 1 1409 84 is_stmt 0 view .LVU904
 2410 00aa DD 15 23                		mov.W	70[r1], r5
1410:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2411                             		.loc 1 1410 40 view .LVU905
 2412 00ad DD 13 22                		mov.W	68[r1], r3
1410:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2413                             		.loc 1 1410 17 view .LVU906
 2414 00b0 4B 35                   		add	r3, r5
1409:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 + p_cfg->output.vtiming.back_porch) & BG_VSIZE_VP_MASK;
 2415                             		.loc 1 1409 32 view .LVU907
 2416 00b2 62 F5                   		add	#15, r5
1409:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 + p_cfg->output.vtiming.back_porch) & BG_VSIZE_VP_MASK;
 2417                             		.loc 1 1409 30 view .LVU908
 2418 00b4 EE 43 03 04             		mov.L	4108[r4], r3
 2419 00b8 76 25 FF 07             		and #0x7ff, r5
 2420 00bc 6D 05                   		shll	#16, r5
 2421 00be 74 23 FF FF 00 F8       		and #-134152193, r3
 2422 00c4 57 35                   		or	r3, r5
 2423 00c6 EB 45 03 04             		mov.L	r5, 4108[r4]
 2424                             	.L175:
1434:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2425                             		.loc 1 1434 5 is_stmt 1 view .LVU909
1434:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2426                             		.loc 1 1434 49 is_stmt 0 view .LVU910
 2427 00ca 9F 14                   		mov.W	56[r1], r4
1434:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2428                             		.loc 1 1434 26 view .LVU911
 2429 00cc FB 5E 00 00 0E          		mov.L	#0xe0000, r5
 2430 00d1 EE 53 04 04             		mov.L	4112[r5], r3
 2431 00d5 76 24 FF 07             		and #0x7ff, r4
 2432 00d9 76 23 00 F8             		and #-2048, r3
 2433 00dd 57 34                   		or	r3, r4
 2434 00df EB 54 04 04             		mov.L	r4, 4112[r5]
1438:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2435                             		.loc 1 1438 5 is_stmt 1 view .LVU912
1438:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2436                             		.loc 1 1438 49 is_stmt 0 view .LVU913
 2437 00e3 DD 14 20                		mov.W	64[r1], r4
1438:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2438                             		.loc 1 1438 26 view .LVU914
 2439 00e6 EE 53 03 04             		mov.L	4108[r5], r3
 2440 00ea 76 24 FF 07             		and #0x7ff, r4
 2441 00ee 76 23 00 F8             		and #-2048, r3
 2442 00f2 57 34                   		or	r3, r4
 2443 00f4 EB 54 03 04             		mov.L	r4, 4108[r5]
1446:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.BGCOLOR.BIT.G = p_cfg->output.bg_color.byte.g;
 2444                             		.loc 1 1446 5 is_stmt 1 view .LVU915
1446:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.BGCOLOR.BIT.G = p_cfg->output.bg_color.byte.g;
 2445                             		.loc 1 1446 25 is_stmt 0 view .LVU916
 2446 00f8 EE 53 05 04             		mov.L	4116[r5], r3
 2447 00fc 59 14 5A                		movu.B	90[r1], r4
 2448 00ff 6D 04                   		shll	#16, r4
 2449 0101 74 23 FF FF 00 FF       		and #-16711681, r3
 2450 0107 57 34                   		or	r3, r4
 2451 0109 EB 54 05 04             		mov.L	r4, 4116[r5]
1447:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.BGCOLOR.BIT.B = p_cfg->output.bg_color.byte.b;
 2452                             		.loc 1 1447 5 is_stmt 1 view .LVU917
1447:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.BGCOLOR.BIT.B = p_cfg->output.bg_color.byte.b;
 2453                             		.loc 1 1447 25 is_stmt 0 view .LVU918
 2454 010d EE 53 05 04             		mov.L	4116[r5], r3
 2455 0111 59 14 59                		movu.B	89[r1], r4
 2456 0114 6C 84                   		shll	#8, r4
 2457 0116 77 23 FF 00 FF          		and #-65281, r3
 2458 011b 57 34                   		or	r3, r4
 2459 011d EB 54 05 04             		mov.L	r4, 4116[r5]
1448:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2460                             		.loc 1 1448 5 is_stmt 1 view .LVU919
1448:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2461                             		.loc 1 1448 25 is_stmt 0 view .LVU920
 2462 0121 EE 53 05 04             		mov.L	4116[r5], r3
 2463 0125 59 14 58                		movu.B	88[r1], r4
 2464 0128 76 23 00 FF             		and #-256, r3
 2465 012c 57 34                   		or	r3, r4
 2466 012e EB 54 05 04             		mov.L	r4, 4116[r5]
1450:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2467                             		.loc 1 1450 1 view .LVU921
 2468 0132 02                      		rts
 2469                             	.L172:
1383:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2470                             		.loc 1 1383 9 is_stmt 1 view .LVU922
1383:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2471                             		.loc 1 1383 66 is_stmt 0 view .LVU923
 2472 0133 60 25                   		sub	#2, r5
1383:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2473                             		.loc 1 1383 29 view .LVU924
 2474 0135 FB 4E 00 00 0E          		mov.L	#0xe0000, r4
 2475 013a EE 43 02 04             		mov.L	4104[r4], r3
 2476 013e 64 F5                   		and #15, r5
 2477 0140 75 23 F0                		and #-16, r3
 2478 0143 57 35                   		or	r3, r5
 2479 0145 EB 45 02 04             		mov.L	r5, 4104[r4]
1391:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 + p_cfg->output.htiming.sync_width + p_cfg->output.htiming.back_porch) & BG_HSIZE_H
 2480                             		.loc 1 1391 9 is_stmt 1 view .LVU925
1391:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 + p_cfg->output.htiming.sync_width + p_cfg->output.htiming.back_porch) & BG_HSIZE_H
 2481                             		.loc 1 1391 66 is_stmt 0 view .LVU926
 2482 0149 9F 1D                   		mov.W	58[r1], r5
1392:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 2483                             		.loc 1 1392 40 view .LVU927
 2484 014b 9F 9B                   		mov.W	62[r1], r3
1392:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 2485                             		.loc 1 1392 17 view .LVU928
 2486 014d 4B 35                   		add	r3, r5
1392:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 2487                             		.loc 1 1392 75 view .LVU929
 2488 014f 9F 93                   		mov.W	60[r1], r3
1392:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 2489                             		.loc 1 1392 52 view .LVU930
 2490 0151 4B 35                   		add	r3, r5
1391:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 + p_cfg->output.htiming.sync_width + p_cfg->output.htiming.back_porch) & BG_HSIZE_H
 2491                             		.loc 1 1391 32 view .LVU931
 2492 0153 60 25                   		sub	#2, r5
1391:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 + p_cfg->output.htiming.sync_width + p_cfg->output.htiming.back_porch) & BG_HSIZE_H
 2493                             		.loc 1 1391 30 view .LVU932
 2494 0155 EE 43 04 04             		mov.L	4112[r4], r3
 2495 0159 76 25 FF 07             		and #0x7ff, r5
 2496 015d 6D 05                   		shll	#16, r5
 2497 015f 74 23 FF FF 00 F8       		and #-134152193, r3
 2498 0165 57 35                   		or	r3, r5
 2499 0167 EB 45 04 04             		mov.L	r5, 4112[r4]
 2500 016b 38 1E FF                		bra	.L173
 2501                             	.L174:
1420:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2502                             		.loc 1 1420 9 is_stmt 1 view .LVU933
1420:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2503                             		.loc 1 1420 66 is_stmt 0 view .LVU934
 2504 016e 60 15                   		sub	#1, r5
1420:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2505                             		.loc 1 1420 29 view .LVU935
 2506 0170 FB 4E 00 00 0E          		mov.L	#0xe0000, r4
 2507 0175 EE 43 02 04             		mov.L	4104[r4], r3
 2508 0179 64 F5                   		and #15, r5
 2509 017b 6D 05                   		shll	#16, r5
 2510 017d 77 23 FF FF F0          		and #-983041, r3
 2511 0182 57 35                   		or	r3, r5
 2512 0184 EB 45 02 04             		mov.L	r5, 4104[r4]
1427:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 + p_cfg->output.vtiming.sync_width + p_cfg->output.vtiming.back_porch) & BG_VSIZE_V
 2513                             		.loc 1 1427 9 is_stmt 1 view .LVU936
1427:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 + p_cfg->output.vtiming.sync_width + p_cfg->output.vtiming.back_porch) & BG_VSIZE_V
 2514                             		.loc 1 1427 66 is_stmt 0 view .LVU937
 2515 0188 DD 15 21                		mov.W	66[r1], r5
1428:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 2516                             		.loc 1 1428 40 view .LVU938
 2517 018b DD 13 23                		mov.W	70[r1], r3
1428:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 2518                             		.loc 1 1428 17 view .LVU939
 2519 018e 4B 35                   		add	r3, r5
1428:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 2520                             		.loc 1 1428 75 view .LVU940
 2521 0190 DD 13 22                		mov.W	68[r1], r3
1428:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 2522                             		.loc 1 1428 52 view .LVU941
 2523 0193 4B 35                   		add	r3, r5
1427:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 + p_cfg->output.vtiming.sync_width + p_cfg->output.vtiming.back_porch) & BG_VSIZE_V
 2524                             		.loc 1 1427 32 view .LVU942
 2525 0195 60 15                   		sub	#1, r5
1427:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                 + p_cfg->output.vtiming.sync_width + p_cfg->output.vtiming.back_porch) & BG_VSIZE_V
 2526                             		.loc 1 1427 30 view .LVU943
 2527 0197 EE 43 03 04             		mov.L	4108[r4], r3
 2528 019b 76 25 FF 07             		and #0x7ff, r5
 2529 019f 6D 05                   		shll	#16, r5
 2530 01a1 74 23 FF FF 00 F8       		and #-134152193, r3
 2531 01a7 57 35                   		or	r3, r5
 2532 01a9 EB 45 03 04             		mov.L	r5, 4108[r4]
 2533 01ad 38 1D FF                		bra	.L175
 2534                             	.LFE15:
 2536                             		.section	.text.r_glcdc_blend_condition_set,"ax",@progbits
 2537                             		.global	_r_glcdc_blend_condition_set
 2539                             	_r_glcdc_blend_condition_set:
 2540                             	.LVL214:
 2541                             	.LFB16:
1464:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2542                             		.loc 1 1464 1 is_stmt 1 view -0
1467:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 2543                             		.loc 1 1467 5 view .LVU945
1467:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 2544                             		.loc 1 1467 49 is_stmt 0 view .LVU946
 2545 0000 70 25 00 00 00 00       		add	#_g_ctrl_blk, r2, r5
1467:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 2546                             		.loc 1 1467 8 view .LVU947
 2547 0006 B3 D5                   		movu.B	14[r5], r5
 2548 0008 61 05                   		cmp	#0, r5
 2549 000a 3A D1 00                		beq	.L190
1476:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 2550                             		.loc 1 1476 5 is_stmt 1 view .LVU948
1476:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 2551                             		.loc 1 1476 20 is_stmt 0 view .LVU949
 2552 000d EC 15                   		mov.L	[r1], r5
1476:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 2553                             		.loc 1 1476 5 view .LVU950
 2554 000f 61 05                   		cmp	#0, r5
 2555 0011 3A DF 00                		beq	.L179
 2556 0014 61 35                   		cmp	#3, r5
 2557 0016 25 05 38 4D 01          		bgtu	.L180
1518:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                     & GRn_AB5_ARCHS_MASK;
 2558                             		.loc 1 1518 13 is_stmt 1 view .LVU951
1518:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                     & GRn_AB5_ARCHS_MASK;
 2559                             		.loc 1 1518 86 is_stmt 0 view .LVU952
 2560 001b FB E2 00 00 00 00       		mov.L	#_g_ctrl_blk, r14
 2561 0021 DD E5 03                		mov.W	6[r14], r5
1518:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                     & GRn_AB5_ARCHS_MASK;
 2562                             		.loc 1 1518 116 view .LVU953
 2563 0024 99 14                   		mov.W	8[r1], r4
1518:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                     & GRn_AB5_ARCHS_MASK;
 2564                             		.loc 1 1518 89 view .LVU954
 2565 0026 4B 54                   		add	r5, r4
1518:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                     & GRn_AB5_ARCHS_MASK;
 2566                             		.loc 1 1518 18 view .LVU955
 2567 0028 FB 52 00 00 00 00       		mov.L	#_gp_gr, r5
 2568 002e FE 62 55                		mov.L	[r2,r5], r5
1518:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                     & GRn_AB5_ARCHS_MASK;
 2569                             		.loc 1 1518 44 view .LVU956
 2570 0031 AB 53                   		mov.L	48[r5], r3
 2571 0033 76 24 FF 07             		and #0x7ff, r4
 2572 0037 6D 04                   		shll	#16, r4
 2573 0039 74 23 FF FF 00 F8       		and #-134152193, r3
 2574 003f 57 34                   		or	r3, r4
 2575 0041 A3 54                   		mov.L	r4, 48[r5]
1526:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                     & GRn_AB4_ARCVS_MASK;
 2576                             		.loc 1 1526 13 is_stmt 1 view .LVU957
1526:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                     & GRn_AB4_ARCVS_MASK;
 2577                             		.loc 1 1526 86 is_stmt 0 view .LVU958
 2578 0043 DD E4 04                		mov.W	8[r14], r4
1526:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                     & GRn_AB4_ARCVS_MASK;
 2579                             		.loc 1 1526 116 view .LVU959
 2580 0046 99 1B                   		mov.W	10[r1], r3
1526:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                     & GRn_AB4_ARCVS_MASK;
 2581                             		.loc 1 1526 89 view .LVU960
 2582 0048 4B 34                   		add	r3, r4
1526:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                     & GRn_AB4_ARCVS_MASK;
 2583                             		.loc 1 1526 44 view .LVU961
 2584 004a AA DB                   		mov.L	44[r5], r3
 2585 004c 76 24 FF 07             		and #0x7ff, r4
 2586 0050 6D 04                   		shll	#16, r4
 2587 0052 74 23 FF FF 00 F8       		and #-134152193, r3
 2588 0058 57 34                   		or	r3, r4
 2589 005a A2 DC                   		mov.L	r4, 44[r5]
1532:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                     & GRn_AB5_ARCHW_MASK;
 2590                             		.loc 1 1532 13 is_stmt 1 view .LVU962
1532:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                     & GRn_AB5_ARCHW_MASK;
 2591                             		.loc 1 1532 70 is_stmt 0 view .LVU963
 2592 005c 99 94                   		mov.W	12[r1], r4
1532:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                     & GRn_AB5_ARCHW_MASK;
 2593                             		.loc 1 1532 100 view .LVU964
 2594 005e 99 13                   		mov.W	8[r1], r3
1532:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                     & GRn_AB5_ARCHW_MASK;
 2595                             		.loc 1 1532 73 view .LVU965
 2596 0060 43 34                   		sub	r3, r4
1532:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                     & GRn_AB5_ARCHW_MASK;
 2597                             		.loc 1 1532 44 view .LVU966
 2598 0062 AB 53                   		mov.L	48[r5], r3
 2599 0064 76 24 FF 07             		and #0x7ff, r4
 2600 0068 76 23 00 F8             		and #-2048, r3
 2601 006c 57 34                   		or	r3, r4
 2602 006e A3 54                   		mov.L	r4, 48[r5]
1537:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                     & GRn_AB4_ARCVW_MASK;
 2603                             		.loc 1 1537 13 is_stmt 1 view .LVU967
1537:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                     & GRn_AB4_ARCVW_MASK;
 2604                             		.loc 1 1537 70 is_stmt 0 view .LVU968
 2605 0070 99 9C                   		mov.W	14[r1], r4
1537:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                     & GRn_AB4_ARCVW_MASK;
 2606                             		.loc 1 1537 100 view .LVU969
 2607 0072 99 1B                   		mov.W	10[r1], r3
1537:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                     & GRn_AB4_ARCVW_MASK;
 2608                             		.loc 1 1537 73 view .LVU970
 2609 0074 43 34                   		sub	r3, r4
1537:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                     & GRn_AB4_ARCVW_MASK;
 2610                             		.loc 1 1537 44 view .LVU971
 2611 0076 AA DB                   		mov.L	44[r5], r3
 2612 0078 76 24 FF 07             		and #0x7ff, r4
 2613 007c 76 23 00 F8             		and #-2048, r3
 2614 0080 57 34                   		or	r3, r4
 2615 0082 A2 DC                   		mov.L	r4, 44[r5]
1543:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2616                             		.loc 1 1543 13 is_stmt 1 view .LVU972
1543:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2617                             		.loc 1 1543 44 is_stmt 0 view .LVU973
 2618 0084 AA 54                   		mov.L	32[r5], r4
 2619 0086 78 C4                   		bset	#12, r4
 2620 0088 A2 54                   		mov.L	r4, 32[r5]
1550:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2621                             		.loc 1 1550 13 is_stmt 1 view .LVU974
1550:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2622                             		.loc 1 1550 46 is_stmt 0 view .LVU975
 2623 008a AB 5B                   		mov.L	52[r5], r3
 2624 008c FB 4A 00 FF             		mov.L	#-256, r4
 2625 0090 53 34                   		and	r3, r4
 2626 0092 A3 5C                   		mov.L	r4, 52[r5]
1552:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 2627                             		.loc 1 1552 13 is_stmt 1 view .LVU976
1552:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 2628                             		.loc 1 1552 54 is_stmt 0 view .LVU977
 2629 0094 EC 14                   		mov.L	[r1], r4
1552:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 2630                             		.loc 1 1552 16 view .LVU978
 2631 0096 61 14                   		cmp	#1, r4
 2632 0098 3A 85 00                		beq	.L191
1567:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 2633                             		.loc 1 1567 18 is_stmt 1 view .LVU979
1567:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 2634                             		.loc 1 1567 21 is_stmt 0 view .LVU980
 2635 009b 61 24                   		cmp	#2, r4
 2636 009d 3A 9E 00                		beq	.L192
1584:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2637                             		.loc 1 1584 17 is_stmt 1 view .LVU981
1584:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2638                             		.loc 1 1584 49 is_stmt 0 view .LVU982
 2639 00a0 AB D3                   		mov.L	56[r5], r3
 2640 00a2 B1 94                   		movu.B	6[r1], r4
 2641 00a4 6D 04                   		shll	#16, r4
 2642 00a6 74 23 FF FF 00 FF       		and #-16711681, r3
 2643 00ac 57 34                   		or	r3, r4
 2644 00ae A3 D4                   		mov.L	r4, 56[r5]
1588:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
 2645                             		.loc 1 1588 17 is_stmt 1 view .LVU983
1588:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
 2646                             		.loc 1 1588 50 is_stmt 0 view .LVU984
 2647 00b0 AB 5B                   		mov.L	52[r5], r3
 2648 00b2 FB 42 FF FF 00 FE       		mov.L	#-33488897, r4
 2649 00b8 53 34                   		and	r3, r4
 2650 00ba A3 5C                   		mov.L	r4, 52[r5]
 2651                             	.L184:
1594:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 2652                             		.loc 1 1594 13 is_stmt 1 view .LVU985
1594:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 2653                             		.loc 1 1594 16 is_stmt 0 view .LVU986
 2654 00bc B1 1C                   		movu.B	5[r1], r4
 2655 00be 61 04                   		cmp	#0, r4
 2656 00c0 3A 9C 00                		beq	.L186
1597:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
 2657                             		.loc 1 1597 17 is_stmt 1 view .LVU987
1597:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
 2658                             		.loc 1 1597 52 is_stmt 0 view .LVU988
 2659 00c3 AA 54                   		mov.L	32[r5], r4
 2660 00c5 78 84                   		bset	#8, r4
 2661 00c7 A2 54                   		mov.L	r4, 32[r5]
 2662                             	.L187:
1607:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2663                             		.loc 1 1607 13 is_stmt 1 view .LVU989
1607:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2664                             		.loc 1 1607 18 is_stmt 0 view .LVU990
 2665 00c9 FB 52 00 00 00 00       		mov.L	#_gp_gr, r5
 2666 00cf FE 62 55                		mov.L	[r2,r5], r5
1607:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2667                             		.loc 1 1607 46 view .LVU991
 2668 00d2 AA 53                   		mov.L	32[r5], r3
 2669 00d4 66 34                   		mov.L	#3, r4
 2670 00d6 57 34                   		or	r3, r4
 2671 00d8 A2 54                   		mov.L	r4, 32[r5]
1609:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         case GLCDC_BLEND_CONTROL_PIXEL:
 2672                             		.loc 1 1609 13 is_stmt 1 view .LVU992
 2673 00da 02                      		rts
 2674                             	.L190:
1471:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2675                             		.loc 1 1471 9 view .LVU993
1471:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2676                             		.loc 1 1471 14 is_stmt 0 view .LVU994
 2677 00db FB 52 00 00 00 00       		mov.L	#_gp_gr, r5
 2678 00e1 FE 62 54                		mov.L	[r2,r5], r4
1471:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2679                             		.loc 1 1471 42 view .LVU995
 2680 00e4 AA 43                   		mov.L	32[r4], r3
 2681 00e6 FB 56 FC                		mov.L	#-4, r5
 2682 00e9 53 35                   		and	r3, r5
 2683 00eb 78 05                   		bset	#0, r5
 2684 00ed A2 45                   		mov.L	r5, 32[r4]
1473:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 2685                             		.loc 1 1473 9 is_stmt 1 view .LVU996
 2686 00ef 02                      		rts
 2687                             	.L179:
1492:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2688                             		.loc 1 1492 13 view .LVU997
1492:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2689                             		.loc 1 1492 18 is_stmt 0 view .LVU998
 2690 00f0 FB 52 00 00 00 00       		mov.L	#_gp_gr, r5
 2691 00f6 FE 62 55                		mov.L	[r2,r5], r5
1492:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2692                             		.loc 1 1492 44 view .LVU999
 2693 00f9 AA 54                   		mov.L	32[r5], r4
 2694 00fb 7A C4                   		bclr	#12, r4
 2695 00fd A2 54                   		mov.L	r4, 32[r5]
1494:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 2696                             		.loc 1 1494 13 is_stmt 1 view .LVU1000
1494:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 2697                             		.loc 1 1494 16 is_stmt 0 view .LVU1001
 2698 00ff B1 14                   		movu.B	4[r1], r4
 2699 0101 61 04                   		cmp	#0, r4
 2700 0103 20 0E                   		beq	.L182
1498:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
 2701                             		.loc 1 1498 17 is_stmt 1 view .LVU1002
1498:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
 2702                             		.loc 1 1498 50 is_stmt 0 view .LVU1003
 2703 0105 AA 53                   		mov.L	32[r5], r3
 2704 0107 FB 46 FC                		mov.L	#-4, r4
 2705 010a 53 34                   		and	r3, r4
 2706 010c 78 14                   		bset	#1, r4
 2707 010e A2 54                   		mov.L	r4, 32[r5]
 2708 0110 02                      		rts
 2709                             	.L182:
1504:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
 2710                             		.loc 1 1504 17 is_stmt 1 view .LVU1004
1504:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
 2711                             		.loc 1 1504 50 is_stmt 0 view .LVU1005
 2712 0111 AA 53                   		mov.L	32[r5], r3
 2713 0113 FB 46 FC                		mov.L	#-4, r4
 2714 0116 53 34                   		and	r3, r4
 2715 0118 78 04                   		bset	#0, r4
 2716 011a A2 54                   		mov.L	r4, 32[r5]
 2717 011c 02                      		rts
 2718                             	.L191:
1559:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                         & GRn_AB7_ARCDEF_MASK;
 2719                             		.loc 1 1559 17 is_stmt 1 view .LVU1006
1559:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                         & GRn_AB7_ARCDEF_MASK;
 2720                             		.loc 1 1559 49 is_stmt 0 view .LVU1007
 2721 011d AB D3                   		mov.L	56[r5], r3
 2722 011f FB 42 FF FF 00 FF       		mov.L	#-16711681, r4
 2723 0125 53 34                   		and	r3, r4
 2724 0127 A3 D4                   		mov.L	r4, 56[r5]
1564:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2725                             		.loc 1 1564 17 is_stmt 1 view .LVU1008
1564:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2726                             		.loc 1 1564 50 is_stmt 0 view .LVU1009
 2727 0129 AB 5B                   		mov.L	52[r5], r3
 2728 012b B1 9C                   		movu.B	7[r1], r4
 2729 012d 6D 04                   		shll	#16, r4
 2730 012f 74 23 FF FF 00 FE       		and #-33488897, r3
 2731 0135 57 34                   		or	r3, r4
 2732 0137 A3 5C                   		mov.L	r4, 52[r5]
 2733 0139 2E 83                   		bra	.L184
 2734                             	.L192:
1571:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                         & GRn_AB7_ARCDEF_MASK;
 2735                             		.loc 1 1571 17 is_stmt 1 view .LVU1010
1571:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****                         & GRn_AB7_ARCDEF_MASK;
 2736                             		.loc 1 1571 49 is_stmt 0 view .LVU1011
 2737 013b AB D3                   		mov.L	56[r5], r3
 2738 013d FB 42 00 00 FF 00       		mov.L	#0xff0000, r4
 2739 0143 57 34                   		or	r3, r4
 2740 0145 A3 D4                   		mov.L	r4, 56[r5]
1576:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2741                             		.loc 1 1576 17 is_stmt 1 view .LVU1012
1576:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2742                             		.loc 1 1576 71 is_stmt 0 view .LVU1013
 2743 0147 B1 9C                   		movu.B	7[r1], r4
1576:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2744                             		.loc 1 1576 50 view .LVU1014
 2745 0149 AB 5B                   		mov.L	52[r5], r3
 2746 014b 78 84                   		bset	#8, r4
 2747 014d 6D 04                   		shll	#16, r4
 2748 014f 74 23 FF FF 00 FE       		and #-33488897, r3
 2749 0155 57 34                   		or	r3, r4
 2750 0157 A3 5C                   		mov.L	r4, 52[r5]
 2751 0159 38 63 FF                		bra	.L184
 2752                             	.L186:
1602:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
 2753                             		.loc 1 1602 17 is_stmt 1 view .LVU1015
1602:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
 2754                             		.loc 1 1602 52 is_stmt 0 view .LVU1016
 2755 015c AA 54                   		mov.L	32[r5], r4
 2756 015e 7A 84                   		bclr	#8, r4
 2757 0160 A2 54                   		mov.L	r4, 32[r5]
 2758 0162 38 67 FF                		bra	.L187
 2759                             	.L180:
1615:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2760                             		.loc 1 1615 13 is_stmt 1 view .LVU1017
1615:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2761                             		.loc 1 1615 18 is_stmt 0 view .LVU1018
 2762 0165 FB 52 00 00 00 00       		mov.L	#_gp_gr, r5
 2763 016b FE 62 55                		mov.L	[r2,r5], r5
1615:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2764                             		.loc 1 1615 44 view .LVU1019
 2765 016e AA 54                   		mov.L	32[r5], r4
 2766 0170 7A C4                   		bclr	#12, r4
 2767 0172 A2 54                   		mov.L	r4, 32[r5]
1617:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 2768                             		.loc 1 1617 13 is_stmt 1 view .LVU1020
1617:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             {
 2769                             		.loc 1 1617 16 is_stmt 0 view .LVU1021
 2770 0174 B1 14                   		movu.B	4[r1], r4
 2771 0176 61 04                   		cmp	#0, r4
 2772 0178 12                      		beq	.L188
1621:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
 2773                             		.loc 1 1621 17 is_stmt 1 view .LVU1022
1621:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
 2774                             		.loc 1 1621 50 is_stmt 0 view .LVU1023
 2775 0179 AA 53                   		mov.L	32[r5], r3
 2776 017b 66 34                   		mov.L	#3, r4
 2777 017d 57 34                   		or	r3, r4
 2778 017f A2 54                   		mov.L	r4, 32[r5]
 2779 0181 02                      		rts
 2780                             	.L188:
1627:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
 2781                             		.loc 1 1627 17 is_stmt 1 view .LVU1024
1627:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             }
 2782                             		.loc 1 1627 50 is_stmt 0 view .LVU1025
 2783 0182 AA 53                   		mov.L	32[r5], r3
 2784 0184 FB 46 FC                		mov.L	#-4, r4
 2785 0187 53 34                   		and	r3, r4
 2786 0189 78 04                   		bset	#0, r4
 2787 018b A2 54                   		mov.L	r4, 32[r5]
1633:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2788                             		.loc 1 1633 1 view .LVU1026
 2789 018d 02                      		rts
 2790                             	.LFE16:
 2792                             		.section	.text.r_glcdc_graphics_layer_set,"ax",@progbits
 2793                             		.global	_r_glcdc_graphics_layer_set
 2795                             	_r_glcdc_graphics_layer_set:
 2796                             	.LVL215:
 2797                             	.LFB17:
1647:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     uint32_t line_byte_num;
 2798                             		.loc 1 1647 1 is_stmt 1 view -0
1647:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     uint32_t line_byte_num;
 2799                             		.loc 1 1647 1 is_stmt 0 view .LVU1028
 2800 0000 6E 6B                   		pushm	r6-r11
 2801                             	.LCFI6:
 2802 0002 EF 17                   		mov.L	r1, r7
 2803 0004 EF 26                   		mov.L	r2, r6
1648:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     uint32_t line_trans_num;
 2804                             		.loc 1 1648 5 is_stmt 1 view .LVU1029
1649:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     uint32_t bit_size = r_glcdc_get_bit_size (p_input->format);
 2805                             		.loc 1 1649 5 view .LVU1030
1650:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2806                             		.loc 1 1650 5 view .LVU1031
1650:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2807                             		.loc 1 1650 25 is_stmt 0 view .LVU1032
 2808 0006 ED 1B 03                		mov.L	12[r1], r11
 2809 0009 EF B1                   		mov.L	r11, r1
 2810                             	.LVL216:
1650:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2811                             		.loc 1 1650 25 view .LVU1033
 2812 000b 05 00 00 00             		bsr	_r_glcdc_get_bit_size
 2813                             	.LVL217:
1653:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 2814                             		.loc 1 1653 5 is_stmt 1 view .LVU1034
1653:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 2815                             		.loc 1 1653 49 is_stmt 0 view .LVU1035
 2816 000f 70 65 00 00 00 00       		add	#_g_ctrl_blk, r6, r5
1653:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 2817                             		.loc 1 1653 8 view .LVU1036
 2818 0015 B3 D5                   		movu.B	14[r5], r5
 2819 0017 61 05                   		cmp	#0, r5
 2820 0019 1C                      		bne	.L199
 2821                             	.LVL218:
 2822                             	.L193:
1744:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2823                             		.loc 1 1744 1 view .LVU1037
 2824 001a 3F 6B 06                		rtsd	#24, r6-r11
 2825                             	.LVL219:
 2826                             	.L199:
1744:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2827                             		.loc 1 1744 1 view .LVU1038
 2828 001d EF 1A                   		mov.L	r1, r10
1658:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2829                             		.loc 1 1658 5 is_stmt 1 view .LVU1039
 2830 001f EF 62                   		mov.L	r6, r2
 2831 0021 EF B1                   		mov.L	r11, r1
 2832                             	.LVL220:
1658:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2833                             		.loc 1 1658 5 is_stmt 0 view .LVU1040
 2834 0023 05 00 00 00             		bsr	_r_glcdc_gr_plane_format_set
 2835                             	.LVL221:
1662:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2836                             		.loc 1 1662 5 is_stmt 1 view .LVU1041
1662:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2837                             		.loc 1 1662 10 is_stmt 0 view .LVU1042
 2838 0027 FB 52 00 00 00 00       		mov.L	#_gp_gr, r5
 2839 002d FE 66 55                		mov.L	[r6,r5], r5
1662:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2840                             		.loc 1 1662 27 view .LVU1043
 2841 0030 E4 75 03                		mov.L	[r7], 12[r5]
1670:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     gp_gr[frame]->grxbase.bit.g = p_input->bg_color.byte.g;
 2842                             		.loc 1 1670 5 is_stmt 1 view .LVU1044
1670:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     gp_gr[frame]->grxbase.bit.g = p_input->bg_color.byte.g;
 2843                             		.loc 1 1670 33 is_stmt 0 view .LVU1045
 2844 0033 AC DB                   		mov.L	76[r5], r3
 2845 0035 B6 F4                   		movu.B	26[r7], r4
 2846 0037 76 23 00 FF             		and #-256, r3
 2847 003b 57 34                   		or	r3, r4
 2848 003d A4 DC                   		mov.L	r4, 76[r5]
1671:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     gp_gr[frame]->grxbase.bit.b = p_input->bg_color.byte.b;
 2849                             		.loc 1 1671 5 is_stmt 1 view .LVU1046
1671:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     gp_gr[frame]->grxbase.bit.b = p_input->bg_color.byte.b;
 2850                             		.loc 1 1671 33 is_stmt 0 view .LVU1047
 2851 003f AC DB                   		mov.L	76[r5], r3
 2852 0041 B6 7C                   		movu.B	25[r7], r4
 2853 0043 6D 04                   		shll	#16, r4
 2854 0045 74 23 FF FF 00 FF       		and #-16711681, r3
 2855 004b 57 34                   		or	r3, r4
 2856 004d A4 DC                   		mov.L	r4, 76[r5]
1672:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2857                             		.loc 1 1672 5 is_stmt 1 view .LVU1048
1672:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2858                             		.loc 1 1672 33 is_stmt 0 view .LVU1049
 2859 004f AC DB                   		mov.L	76[r5], r3
 2860 0051 B6 74                   		movu.B	24[r7], r4
 2861 0053 6C 84                   		shll	#8, r4
 2862 0055 77 23 FF 00 FF          		and #-65281, r3
 2863 005a 57 34                   		or	r3, r4
 2864 005c A4 DC                   		mov.L	r4, 76[r5]
1681:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (0 != ((bit_size * p_input->hsize) % 8))
 2865                             		.loc 1 1681 5 is_stmt 1 view .LVU1050
1681:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (0 != ((bit_size * p_input->hsize) % 8))
 2866                             		.loc 1 1681 41 is_stmt 0 view .LVU1051
 2867 005e B8 F4                   		movu.W	4[r7], r4
1681:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (0 != ((bit_size * p_input->hsize) % 8))
 2868                             		.loc 1 1681 32 view .LVU1052
 2869 0060 4F 4A                   		mul	r4, r10
 2870                             	.LVL222:
1681:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (0 != ((bit_size * p_input->hsize) % 8))
 2871                             		.loc 1 1681 19 view .LVU1053
 2872 0062 FD 83 A3                		shlr	#3, r10, r3
 2873                             	.LVL223:
1682:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 2874                             		.loc 1 1682 5 is_stmt 1 view .LVU1054
1682:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 2875                             		.loc 1 1682 8 is_stmt 0 view .LVU1055
 2876 0065 FD 74 CA 07             		tst	#7, r10
 2877 0069 13                      		beq	.L195
1684:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 2878                             		.loc 1 1684 9 is_stmt 1 view .LVU1056
1684:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 2879                             		.loc 1 1684 23 is_stmt 0 view .LVU1057
 2880 006a 62 13                   		add	#1, r3
 2881                             	.LVL224:
 2882                             	.L195:
1688:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (0 != (line_byte_num & GLCDC_ADDRESS_ALIGNMENT_64B))
 2883                             		.loc 1 1688 5 is_stmt 1 view .LVU1058
1688:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (0 != (line_byte_num & GLCDC_ADDRESS_ALIGNMENT_64B))
 2884                             		.loc 1 1688 20 is_stmt 0 view .LVU1059
 2885 006c FD 86 34                		shlr	#6, r3, r4
 2886                             	.LVL225:
1689:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 2887                             		.loc 1 1689 5 is_stmt 1 view .LVU1060
1689:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 2888                             		.loc 1 1689 8 is_stmt 0 view .LVU1061
 2889 006f FD 74 C3 3F             		tst	#63, r3
 2890 0073 13                      		beq	.L196
1691:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 2891                             		.loc 1 1691 9 is_stmt 1 view .LVU1062
1691:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 2892                             		.loc 1 1691 24 is_stmt 0 view .LVU1063
 2893 0074 62 14                   		add	#1, r4
 2894                             	.LVL226:
 2895                             	.L196:
1694:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2896                             		.loc 1 1694 5 is_stmt 1 view .LVU1064
1694:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2897                             		.loc 1 1694 57 is_stmt 0 view .LVU1065
 2898 0076 60 14                   		sub	#1, r4
 2899                             	.LVL227:
1694:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2900                             		.loc 1 1694 39 view .LVU1066
 2901 0078 ED 5A 06                		mov.L	24[r5], r10
 2902 007b 5F 44                   		movu.W	r4, r4
 2903                             	.LVL228:
1694:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2904                             		.loc 1 1694 39 view .LVU1067
 2905 007d 77 2A 00 00 FF          		and #-65536, r10
 2906 0082 57 A4                   		or	r10, r4
 2907 0084 A1 D4                   		mov.L	r4, 24[r5]
1699:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2908                             		.loc 1 1699 5 is_stmt 1 view .LVU1068
1699:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2909                             		.loc 1 1699 59 is_stmt 0 view .LVU1069
 2910 0086 98 FC                   		mov.W	6[r7], r4
1699:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2911                             		.loc 1 1699 67 view .LVU1070
 2912 0088 60 14                   		sub	#1, r4
1699:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2913                             		.loc 1 1699 37 view .LVU1071
 2914 008a ED 5A 06                		mov.L	24[r5], r10
 2915 008d 76 24 FF 07             		and #0x7ff, r4
 2916 0091 6D 04                   		shll	#16, r4
 2917 0093 74 2A FF FF 00 F8       		and #-134152193, r10
 2918 0099 57 A4                   		or	r10, r4
 2919 009b A1 D4                   		mov.L	r4, 24[r5]
1705:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2920                             		.loc 1 1705 5 is_stmt 1 view .LVU1072
1705:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2921                             		.loc 1 1705 37 is_stmt 0 view .LVU1073
 2922 009d B9 74                   		movu.W	8[r7], r4
 2923 009f ED 5A 04                		mov.L	16[r5], r10
 2924 00a2 6D 04                   		shll	#16, r4
 2925 00a4 77 2A FF FF 00          		and #0xffff, r10
 2926 00a9 57 A4                   		or	r10, r4
 2927 00ab A1 54                   		mov.L	r4, 16[r5]
1709:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2928                             		.loc 1 1709 5 is_stmt 1 view .LVU1074
1709:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2929                             		.loc 1 1709 45 is_stmt 0 view .LVU1075
 2930 00ad 98 FC                   		mov.W	6[r7], r4
1709:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2931                             		.loc 1 1709 36 view .LVU1076
 2932 00af ED 5A 09                		mov.L	36[r5], r10
 2933 00b2 76 24 FF 07             		and #0x7ff, r4
 2934 00b6 76 2A 00 F8             		and #-2048, r10
 2935 00ba 57 A4                   		or	r10, r4
 2936 00bc A2 5C                   		mov.L	r4, 36[r5]
1713:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             & GRn_AB2_GRCVS_MASK;
 2937                             		.loc 1 1713 5 is_stmt 1 view .LVU1077
1713:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             & GRn_AB2_GRCVS_MASK;
 2938                             		.loc 1 1713 78 is_stmt 0 view .LVU1078
 2939 00be FB 32 00 00 00 00       		mov.L	#_g_ctrl_blk, r3
 2940                             	.LVL229:
1713:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             & GRn_AB2_GRCVS_MASK;
 2941                             		.loc 1 1713 78 view .LVU1079
 2942 00c4 99 34                   		mov.W	8[r3], r4
1713:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             & GRn_AB2_GRCVS_MASK;
 2943                             		.loc 1 1713 102 view .LVU1080
 2944 00c6 9A F2                   		mov.W	20[r7], r2
1713:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             & GRn_AB2_GRCVS_MASK;
 2945                             		.loc 1 1713 81 view .LVU1081
 2946 00c8 4B 24                   		add	r2, r4
1713:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             & GRn_AB2_GRCVS_MASK;
 2947                             		.loc 1 1713 36 view .LVU1082
 2948 00ca ED 5A 09                		mov.L	36[r5], r10
 2949 00cd 76 24 FF 07             		and #0x7ff, r4
 2950 00d1 6D 04                   		shll	#16, r4
 2951 00d3 74 2A FF FF 00 F8       		and #-134152193, r10
 2952 00d9 57 A4                   		or	r10, r4
 2953 00db A2 5C                   		mov.L	r4, 36[r5]
1719:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2954                             		.loc 1 1719 5 is_stmt 1 view .LVU1083
1719:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2955                             		.loc 1 1719 45 is_stmt 0 view .LVU1084
 2956 00dd 98 F4                   		mov.W	4[r7], r4
1719:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 2957                             		.loc 1 1719 36 view .LVU1085
 2958 00df ED 5A 0A                		mov.L	40[r5], r10
 2959 00e2 76 24 FF 07             		and #0x7ff, r4
 2960 00e6 76 2A 00 F8             		and #-2048, r10
 2961 00ea 57 A4                   		or	r10, r4
 2962 00ec A2 D4                   		mov.L	r4, 40[r5]
1727:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             & GRn_AB3_GRCHS_MASK;
 2963                             		.loc 1 1727 5 is_stmt 1 view .LVU1086
1727:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             & GRn_AB3_GRCHS_MASK;
 2964                             		.loc 1 1727 78 is_stmt 0 view .LVU1087
 2965 00ee 98 BC                   		mov.W	6[r3], r4
1727:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             & GRn_AB3_GRCHS_MASK;
 2966                             		.loc 1 1727 102 view .LVU1088
 2967 00f0 9A 7B                   		mov.W	18[r7], r3
1727:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             & GRn_AB3_GRCHS_MASK;
 2968                             		.loc 1 1727 81 view .LVU1089
 2969 00f2 4B 34                   		add	r3, r4
1727:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             & GRn_AB3_GRCHS_MASK;
 2970                             		.loc 1 1727 36 view .LVU1090
 2971 00f4 ED 5A 0A                		mov.L	40[r5], r10
 2972 00f7 76 24 FF 07             		and #0x7ff, r4
 2973 00fb 6D 04                   		shll	#16, r4
 2974 00fd 74 2A FF FF 00 F8       		and #-134152193, r10
 2975 0103 57 A4                   		or	r10, r4
 2976 0105 A2 D4                   		mov.L	r4, 40[r5]
1733:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 2977                             		.loc 1 1733 5 is_stmt 1 view .LVU1091
1733:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 2978                             		.loc 1 1733 8 is_stmt 0 view .LVU1092
 2979 0107 B4 77                   		movu.B	16[r7], r7
 2980                             	.LVL230:
1733:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 2981                             		.loc 1 1733 8 view .LVU1093
 2982 0109 61 07                   		cmp	#0, r7
 2983 010b 12                      		beq	.L197
1736:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 2984                             		.loc 1 1736 9 is_stmt 1 view .LVU1094
1736:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 2985                             		.loc 1 1736 44 is_stmt 0 view .LVU1095
 2986 010c AA 57                   		mov.L	32[r5], r7
 2987 010e 78 47                   		bset	#4, r7
 2988 0110 A2 57                   		mov.L	r7, 32[r5]
 2989 0112 38 08 FF                		bra	.L193
 2990                             	.L197:
1741:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 2991                             		.loc 1 1741 9 is_stmt 1 view .LVU1096
1741:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 2992                             		.loc 1 1741 44 is_stmt 0 view .LVU1097
 2993 0115 AA 57                   		mov.L	32[r5], r7
 2994 0117 7A 47                   		bclr	#4, r7
 2995 0119 A2 57                   		mov.L	r7, 32[r5]
 2996 011b 38 FF FE                		bra	.L193
 2997                             	.LFE17:
 2999                             		.section	.text.r_glcdc_graphics_chromakey_set,"ax",@progbits
 3000                             		.global	_r_glcdc_graphics_chromakey_set
 3002                             	_r_glcdc_graphics_chromakey_set:
 3003                             	.LVL231:
 3004                             	.LFB18:
1758:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 3005                             		.loc 1 1758 1 is_stmt 1 view -0
1761:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 3006                             		.loc 1 1761 5 view .LVU1099
1761:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 3007                             		.loc 1 1761 49 is_stmt 0 view .LVU1100
 3008 0000 70 25 00 00 00 00       		add	#_g_ctrl_blk, r2, r5
1761:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 3009                             		.loc 1 1761 8 view .LVU1101
 3010 0006 B3 D5                   		movu.B	14[r5], r5
 3011 0008 61 05                   		cmp	#0, r5
 3012 000a 3A 8E 00                		beq	.L200
1766:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 3013                             		.loc 1 1766 5 is_stmt 1 view .LVU1102
1766:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 3014                             		.loc 1 1766 8 is_stmt 0 view .LVU1103
 3015 000d 58 15                   		movu.B	[r1], r5
 3016 000f 61 05                   		cmp	#0, r5
 3017 0011 20 78                   		beq	.L202
1771:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 3018                             		.loc 1 1771 9 is_stmt 1 view .LVU1104
1771:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 3019                             		.loc 1 1771 14 is_stmt 0 view .LVU1105
 3020 0013 FB 52 00 00 00 00       		mov.L	#_gp_gr, r5
 3021 0019 FE 62 55                		mov.L	[r2,r5], r5
1771:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 3022                             		.loc 1 1771 39 view .LVU1106
 3023 001c AB D4                   		mov.L	56[r5], r4
 3024 001e 78 04                   		bset	#0, r4
 3025 0020 A3 D4                   		mov.L	r4, 56[r5]
1779:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         gp_gr[frame]->grxab8.bit.ckkg = p_chromakey->before.byte.g;
 3026                             		.loc 1 1779 9 is_stmt 1 view .LVU1107
1779:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         gp_gr[frame]->grxab8.bit.ckkg = p_chromakey->before.byte.g;
 3027                             		.loc 1 1779 39 is_stmt 0 view .LVU1108
 3028 0022 AB DB                   		mov.L	60[r5], r3
 3029 0024 B1 94                   		movu.B	6[r1], r4
 3030 0026 76 23 00 FF             		and #-256, r3
 3031 002a 57 34                   		or	r3, r4
 3032 002c A3 DC                   		mov.L	r4, 60[r5]
1780:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         gp_gr[frame]->grxab8.bit.ckkb = p_chromakey->before.byte.b;
 3033                             		.loc 1 1780 9 is_stmt 1 view .LVU1109
1780:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         gp_gr[frame]->grxab8.bit.ckkb = p_chromakey->before.byte.b;
 3034                             		.loc 1 1780 39 is_stmt 0 view .LVU1110
 3035 002e AB DB                   		mov.L	60[r5], r3
 3036 0030 B1 1C                   		movu.B	5[r1], r4
 3037 0032 6D 04                   		shll	#16, r4
 3038 0034 74 23 FF FF 00 FF       		and #-16711681, r3
 3039 003a 57 34                   		or	r3, r4
 3040 003c A3 DC                   		mov.L	r4, 60[r5]
1781:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 3041                             		.loc 1 1781 9 is_stmt 1 view .LVU1111
1781:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 3042                             		.loc 1 1781 39 is_stmt 0 view .LVU1112
 3043 003e AB DB                   		mov.L	60[r5], r3
 3044 0040 B1 14                   		movu.B	4[r1], r4
 3045 0042 6C 84                   		shll	#8, r4
 3046 0044 77 23 FF 00 FF          		and #-65281, r3
 3047 0049 57 34                   		or	r3, r4
 3048 004b A3 DC                   		mov.L	r4, 60[r5]
1789:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         gp_gr[frame]->grxab9.bit.ckr = p_chromakey->after.byte.r;
 3049                             		.loc 1 1789 9 is_stmt 1 view .LVU1113
1789:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         gp_gr[frame]->grxab9.bit.ckr = p_chromakey->after.byte.r;
 3050                             		.loc 1 1789 38 is_stmt 0 view .LVU1114
 3051 004d B2 9C                   		movu.B	11[r1], r4
 3052 004f AC 53                   		mov.L	64[r5], r3
 3053 0051 6D 84                   		shll	#24, r4
 3054 0053 74 23 FF FF FF 00       		and #0xffffff, r3
 3055 0059 57 34                   		or	r3, r4
 3056 005b A4 54                   		mov.L	r4, 64[r5]
1790:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         gp_gr[frame]->grxab9.bit.ckg = p_chromakey->after.byte.g;
 3057                             		.loc 1 1790 9 is_stmt 1 view .LVU1115
1790:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         gp_gr[frame]->grxab9.bit.ckg = p_chromakey->after.byte.g;
 3058                             		.loc 1 1790 38 is_stmt 0 view .LVU1116
 3059 005d AC 53                   		mov.L	64[r5], r3
 3060 005f B2 94                   		movu.B	10[r1], r4
 3061 0061 76 23 00 FF             		and #-256, r3
 3062 0065 57 34                   		or	r3, r4
 3063 0067 A4 54                   		mov.L	r4, 64[r5]
1791:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         gp_gr[frame]->grxab9.bit.ckb = p_chromakey->after.byte.b;
 3064                             		.loc 1 1791 9 is_stmt 1 view .LVU1117
1791:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         gp_gr[frame]->grxab9.bit.ckb = p_chromakey->after.byte.b;
 3065                             		.loc 1 1791 38 is_stmt 0 view .LVU1118
 3066 0069 AC 53                   		mov.L	64[r5], r3
 3067 006b B2 1C                   		movu.B	9[r1], r4
 3068 006d 6D 04                   		shll	#16, r4
 3069 006f 74 23 FF FF 00 FF       		and #-16711681, r3
 3070 0075 57 34                   		or	r3, r4
 3071 0077 A4 54                   		mov.L	r4, 64[r5]
1792:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 3072                             		.loc 1 1792 9 is_stmt 1 view .LVU1119
1792:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 3073                             		.loc 1 1792 38 is_stmt 0 view .LVU1120
 3074 0079 AC 53                   		mov.L	64[r5], r3
 3075 007b B2 14                   		movu.B	8[r1], r4
 3076 007d 6C 84                   		shll	#8, r4
 3077 007f 77 23 FF 00 FF          		and #-65281, r3
 3078 0084 57 34                   		or	r3, r4
 3079 0086 A4 54                   		mov.L	r4, 64[r5]
 3080 0088 02                      		rts
 3081                             	.L202:
1800:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 3082                             		.loc 1 1800 9 is_stmt 1 view .LVU1121
1800:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 3083                             		.loc 1 1800 14 is_stmt 0 view .LVU1122
 3084 0089 FB 52 00 00 00 00       		mov.L	#_gp_gr, r5
 3085 008f FE 62 55                		mov.L	[r2,r5], r5
1800:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 3086                             		.loc 1 1800 39 view .LVU1123
 3087 0092 AB D4                   		mov.L	56[r5], r4
 3088 0094 7A 04                   		bclr	#0, r4
 3089 0096 A3 D4                   		mov.L	r4, 56[r5]
 3090                             	.L200:
1804:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 3091                             		.loc 1 1804 1 view .LVU1124
 3092 0098 02                      		rts
 3093                             	.LFE18:
 3095                             		.section	.text.r_glcdc_output_block_set,"ax",@progbits
 3096                             		.global	_r_glcdc_output_block_set
 3098                             	_r_glcdc_output_block_set:
 3099                             	.LVL232:
 3100                             	.LFB19:
1816:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* OUTSET - Output Interface Register
 3101                             		.loc 1 1816 1 is_stmt 1 view -0
1833:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 3102                             		.loc 1 1833 5 view .LVU1126
1833:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 3103                             		.loc 1 1833 57 is_stmt 0 view .LVU1127
 3104 0000 AC 9B                   		mov.L	76[r1], r3
1833:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 3105                             		.loc 1 1833 31 view .LVU1128
 3106 0002 FB 5E 00 00 0E          		mov.L	#0xe0000, r5
 3107 0007 EE 54 F1 04             		mov.L	5060[r5], r4
 3108 000b FD 74 C3 01             		tst	#1, r3
 3109 000f FD FC 14                		bmne	#28, r4
 3110 0012 EB 54 F1 04             		mov.L	r4, 5060[r5]
1836:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 3111                             		.loc 1 1836 5 is_stmt 1 view .LVU1129
1836:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 3112                             		.loc 1 1836 55 is_stmt 0 view .LVU1130
 3113 0016 AD 13                   		mov.L	80[r1], r3
1836:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 3114                             		.loc 1 1836 29 view .LVU1131
 3115 0018 EE 54 F1 04             		mov.L	5060[r5], r4
 3116 001c FD 74 C3 01             		tst	#1, r3
 3117 0020 FD F8 14                		bmne	#24, r4
 3118 0023 EB 54 F1 04             		mov.L	r4, 5060[r5]
1839:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 3119                             		.loc 1 1839 5 is_stmt 1 view .LVU1132
1839:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 3120                             		.loc 1 1839 26 is_stmt 0 view .LVU1133
 3121 0027 AC 95                   		mov.L	72[r1], r5
1839:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 3122                             		.loc 1 1839 5 view .LVU1134
 3123 0029 61 25                   		cmp	#2, r5
 3124 002b 3A CE 00                		beq	.L204
 3125 002e 61 35                   		cmp	#3, r5
 3126 0030 20 2B                   		beq	.L205
 3127 0032 61 15                   		cmp	#1, r5
 3128 0034 3A ED 00                		beq	.L215
1857:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             GLCDC.PANELDTHA.BIT.FORM = (uint32_t) GLCDC_DITHERING_OUTPUT_FORMAT_RGB888;
 3129                             		.loc 1 1857 13 is_stmt 1 view .LVU1135
1857:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             GLCDC.PANELDTHA.BIT.FORM = (uint32_t) GLCDC_DITHERING_OUTPUT_FORMAT_RGB888;
 3130                             		.loc 1 1857 37 is_stmt 0 view .LVU1136
 3131 0037 FB 5E 00 00 0E          		mov.L	#0xe0000, r5
 3132 003c EE 53 F1 04             		mov.L	5060[r5], r3
 3133 0040 FB 4A FF CF             		mov.L	#-12289, r4
 3134 0044 53 34                   		and	r3, r4
 3135 0046 EB 54 F1 04             		mov.L	r4, 5060[r5]
1858:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 3136                             		.loc 1 1858 13 is_stmt 1 view .LVU1137
1858:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 3137                             		.loc 1 1858 38 is_stmt 0 view .LVU1138
 3138 004a EE 53 F5 04             		mov.L	5076[r5], r3
 3139 004e FB 4E FF FF FC          		mov.L	#-196609, r4
 3140 0053 53 34                   		and	r3, r4
 3141 0055 EB 54 F5 04             		mov.L	r4, 5076[r5]
1859:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 3142                             		.loc 1 1859 13 is_stmt 1 view .LVU1139
 3143 0059 2E 48                   		bra	.L208
 3144                             	.L205:
1842:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             GLCDC.OUTSET.BIT.PHASE = (uint32_t) p_cfg->output.serial_output_delay;
 3145                             		.loc 1 1842 13 view .LVU1140
1842:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             GLCDC.OUTSET.BIT.PHASE = (uint32_t) p_cfg->output.serial_output_delay;
 3146                             		.loc 1 1842 37 is_stmt 0 view .LVU1141
 3147 005b FB 5E 00 00 0E          		mov.L	#0xe0000, r5
 3148 0060 EE 53 F1 04             		mov.L	5060[r5], r3
 3149 0064 FB 4A 00 30             		mov.L	#0x3000, r4
 3150 0068 57 34                   		or	r3, r4
 3151 006a EB 54 F1 04             		mov.L	r4, 5060[r5]
1843:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             GLCDC.OUTSET.BIT.DIRSEL = (uint32_t) p_cfg->output.serial_scan_direction;
 3152                             		.loc 1 1843 13 is_stmt 1 view .LVU1142
1843:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             GLCDC.OUTSET.BIT.DIRSEL = (uint32_t) p_cfg->output.serial_scan_direction;
 3153                             		.loc 1 1843 62 is_stmt 0 view .LVU1143
 3154 006e ED 14 2D                		mov.L	180[r1], r4
1843:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             GLCDC.OUTSET.BIT.DIRSEL = (uint32_t) p_cfg->output.serial_scan_direction;
 3155                             		.loc 1 1843 36 view .LVU1144
 3156 0071 EE 53 F1 04             		mov.L	5060[r5], r3
 3157 0075 64 34                   		and #3, r4
 3158 0077 75 23 FC                		and #-4, r3
 3159 007a 57 34                   		or	r3, r4
 3160 007c EB 54 F1 04             		mov.L	r4, 5060[r5]
1844:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             GLCDC.PANELDTHA.BIT.FORM = (uint32_t) GLCDC_DITHERING_OUTPUT_FORMAT_RGB888;
 3161                             		.loc 1 1844 13 is_stmt 1 view .LVU1145
1844:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             GLCDC.PANELDTHA.BIT.FORM = (uint32_t) GLCDC_DITHERING_OUTPUT_FORMAT_RGB888;
 3162                             		.loc 1 1844 63 is_stmt 0 view .LVU1146
 3163 0080 ED 13 2E                		mov.L	184[r1], r3
1844:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             GLCDC.PANELDTHA.BIT.FORM = (uint32_t) GLCDC_DITHERING_OUTPUT_FORMAT_RGB888;
 3164                             		.loc 1 1844 37 view .LVU1147
 3165 0083 EE 54 F1 04             		mov.L	5060[r5], r4
 3166 0087 FD 74 C3 01             		tst	#1, r3
 3167 008b FD E4 14                		bmne	#4, r4
 3168 008e EB 54 F1 04             		mov.L	r4, 5060[r5]
1845:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 3169                             		.loc 1 1845 13 is_stmt 1 view .LVU1148
1845:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 3170                             		.loc 1 1845 38 is_stmt 0 view .LVU1149
 3171 0092 EE 53 F5 04             		mov.L	5076[r5], r3
 3172 0096 FB 4E FF FF FC          		mov.L	#-196609, r4
 3173 009b 53 34                   		and	r3, r4
 3174 009d EB 54 F5 04             		mov.L	r4, 5076[r5]
1846:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         case GLCDC_OUT_FORMAT_16BITS_RGB565:
 3175                             		.loc 1 1846 13 is_stmt 1 view .LVU1150
 3176                             		.balign 8,3,1
 3177                             	.L208:
1863:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 3178                             		.loc 1 1863 5 view .LVU1151
1863:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 3179                             		.loc 1 1863 55 is_stmt 0 view .LVU1152
 3180 00a1 AC 95                   		mov.L	72[r1], r5
1863:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 3181                             		.loc 1 1863 8 view .LVU1153
 3182 00a3 61 35                   		cmp	#3, r5
 3183 00a5 3A A5 00                		beq	.L216
1869:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 3184                             		.loc 1 1869 9 is_stmt 1 view .LVU1154
1869:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 3185                             		.loc 1 1869 33 is_stmt 0 view .LVU1155
 3186 00a8 FB 5E 00 00 0E          		mov.L	#0xe0000, r5
 3187 00ad EE 54 F1 04             		mov.L	5060[r5], r4
 3188 00b1 7A 94                   		bclr	#9, r4
 3189 00b3 EB 54 F1 04             		mov.L	r4, 5060[r5]
 3190                             	.L210:
1875:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 3191                             		.loc 1 1875 5 is_stmt 1 view .LVU1156
1875:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 3192                             		.loc 1 1875 59 is_stmt 0 view .LVU1157
 3193 00b7 AF 93                   		mov.L	120[r1], r3
1875:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 3194                             		.loc 1 1875 33 view .LVU1158
 3195 00b9 FB 5E 00 00 0E          		mov.L	#0xe0000, r5
 3196 00be EE 54 F9 04             		mov.L	5092[r5], r4
 3197 00c2 FD 74 C3 01             		tst	#1, r3
 3198 00c6 FD EC 14                		bmne	#12, r4
 3199 00c9 EB 54 F9 04             		mov.L	r4, 5092[r5]
1892:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 3200                             		.loc 1 1892 5 is_stmt 1 view .LVU1159
1892:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 3201                             		.loc 1 1892 8 is_stmt 0 view .LVU1160
 3202 00cd 59 15 7C                		movu.B	124[r1], r5
 3203 00d0 61 05                   		cmp	#0, r5
 3204 00d2 3A E2 00                		beq	.L211
1894:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 3205                             		.loc 1 1894 9 is_stmt 1 view .LVU1161
1894:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 3206                             		.loc 1 1894 71 is_stmt 0 view .LVU1162
 3207 00d5 ED 15 20                		mov.L	128[r1], r5
1894:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 3208                             		.loc 1 1894 12 view .LVU1163
 3209 00d8 61 25                   		cmp	#2, r5
 3210 00da 3A 82 00                		beq	.L217
 3211                             	.L212:
1902:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 3212                             		.loc 1 1902 9 is_stmt 1 view .LVU1164
1902:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 3213                             		.loc 1 1902 69 is_stmt 0 view .LVU1165
 3214 00dd ED 15 20                		mov.L	128[r1], r5
1902:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 3215                             		.loc 1 1902 33 view .LVU1166
 3216 00e0 FB 3E 00 00 0E          		mov.L	#0xe0000, r3
 3217 00e5 EE 34 F5 04             		mov.L	5076[r3], r4
 3218 00e9 64 35                   		and #3, r5
 3219 00eb 6D 45                   		shll	#20, r5
 3220 00ed 77 24 FF FF CF          		and #-3145729, r4
 3221 00f2 57 45                   		or	r4, r5
 3222 00f4 EB 35 F5 04             		mov.L	r5, 5076[r3]
 3223 00f8 02                      		rts
 3224                             	.L204:
1848:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             GLCDC.PANELDTHA.BIT.FORM = (uint32_t) GLCDC_DITHERING_OUTPUT_FORMAT_RGB565;
 3225                             		.loc 1 1848 13 is_stmt 1 view .LVU1167
1848:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             GLCDC.PANELDTHA.BIT.FORM = (uint32_t) GLCDC_DITHERING_OUTPUT_FORMAT_RGB565;
 3226                             		.loc 1 1848 37 is_stmt 0 view .LVU1168
 3227 00f9 FB 5E 00 00 0E          		mov.L	#0xe0000, r5
 3228 00fe EE 53 F1 04             		mov.L	5060[r5], r3
 3229 0102 FB 4A FF CF             		mov.L	#-12289, r4
 3230 0106 53 34                   		and	r3, r4
 3231 0108 78 D4                   		bset	#13, r4
 3232 010a EB 54 F1 04             		mov.L	r4, 5060[r5]
1849:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 3233                             		.loc 1 1849 13 is_stmt 1 view .LVU1169
1849:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 3234                             		.loc 1 1849 38 is_stmt 0 view .LVU1170
 3235 010e EE 53 F5 04             		mov.L	5076[r5], r3
 3236 0112 FB 4E FF FF FC          		mov.L	#-196609, r4
 3237 0117 53 34                   		and	r3, r4
 3238 0119 79 14                   		bset	#17, r4
 3239 011b EB 54 F5 04             		mov.L	r4, 5076[r5]
1850:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         case GLCDC_OUT_FORMAT_18BITS_RGB666:
 3240                             		.loc 1 1850 13 is_stmt 1 view .LVU1171
 3241 011f 2E 82                   		bra	.L208
 3242                             	.L215:
1852:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             GLCDC.PANELDTHA.BIT.FORM = (uint32_t) GLCDC_DITHERING_OUTPUT_FORMAT_RGB666;
 3243                             		.loc 1 1852 13 view .LVU1172
1852:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             GLCDC.PANELDTHA.BIT.FORM = (uint32_t) GLCDC_DITHERING_OUTPUT_FORMAT_RGB666;
 3244                             		.loc 1 1852 37 is_stmt 0 view .LVU1173
 3245 0121 FB 5E 00 00 0E          		mov.L	#0xe0000, r5
 3246 0126 EE 53 F1 04             		mov.L	5060[r5], r3
 3247 012a FB 4A FF CF             		mov.L	#-12289, r4
 3248 012e 53 34                   		and	r3, r4
 3249 0130 78 C4                   		bset	#12, r4
 3250 0132 EB 54 F1 04             		mov.L	r4, 5060[r5]
1853:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 3251                             		.loc 1 1853 13 is_stmt 1 view .LVU1174
1853:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             break;
 3252                             		.loc 1 1853 38 is_stmt 0 view .LVU1175
 3253 0136 EE 53 F5 04             		mov.L	5076[r5], r3
 3254 013a FB 4E FF FF FC          		mov.L	#-196609, r4
 3255 013f 53 34                   		and	r3, r4
 3256 0141 79 04                   		bset	#16, r4
 3257 0143 EB 54 F5 04             		mov.L	r4, 5076[r5]
1854:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         case GLCDC_OUT_FORMAT_24BITS_RGB888:
 3258                             		.loc 1 1854 13 is_stmt 1 view .LVU1176
 3259 0147 38 5A FF                		bra	.L208
 3260                             	.L216:
1865:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 3261                             		.loc 1 1865 9 view .LVU1177
1865:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 3262                             		.loc 1 1865 33 is_stmt 0 view .LVU1178
 3263 014a FB 5E 00 00 0E          		mov.L	#0xe0000, r5
 3264 014f EE 54 F1 04             		mov.L	5060[r5], r4
 3265 0153 78 94                   		bset	#9, r4
 3266 0155 EB 54 F1 04             		mov.L	r4, 5060[r5]
 3267 0159 38 5E FF                		bra	.L210
 3268                             	.L217:
1896:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             GLCDC.PANELDTHA.BIT.PB = (uint32_t) p_cfg->output.dithering.dithering_pattern_b;
 3269                             		.loc 1 1896 13 is_stmt 1 view .LVU1179
1896:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             GLCDC.PANELDTHA.BIT.PB = (uint32_t) p_cfg->output.dithering.dithering_pattern_b;
 3270                             		.loc 1 1896 72 is_stmt 0 view .LVU1180
 3271 015c ED 14 21                		mov.L	132[r1], r4
1896:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             GLCDC.PANELDTHA.BIT.PB = (uint32_t) p_cfg->output.dithering.dithering_pattern_b;
 3272                             		.loc 1 1896 36 view .LVU1181
 3273 015f FB 5E 00 00 0E          		mov.L	#0xe0000, r5
 3274 0164 EE 53 F5 04             		mov.L	5076[r5], r3
 3275 0168 64 34                   		and #3, r4
 3276 016a 6C C4                   		shll	#12, r4
 3277 016c 76 23 FF CF             		and #-12289, r3
 3278 0170 57 34                   		or	r3, r4
 3279 0172 EB 54 F5 04             		mov.L	r4, 5076[r5]
1897:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             GLCDC.PANELDTHA.BIT.PC = (uint32_t) p_cfg->output.dithering.dithering_pattern_c;
 3280                             		.loc 1 1897 13 is_stmt 1 view .LVU1182
1897:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             GLCDC.PANELDTHA.BIT.PC = (uint32_t) p_cfg->output.dithering.dithering_pattern_c;
 3281                             		.loc 1 1897 72 is_stmt 0 view .LVU1183
 3282 0176 ED 14 22                		mov.L	136[r1], r4
1897:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             GLCDC.PANELDTHA.BIT.PC = (uint32_t) p_cfg->output.dithering.dithering_pattern_c;
 3283                             		.loc 1 1897 36 view .LVU1184
 3284 0179 EE 53 F5 04             		mov.L	5076[r5], r3
 3285 017d 64 34                   		and #3, r4
 3286 017f 6C 84                   		shll	#8, r4
 3287 0181 76 23 FF FC             		and #-769, r3
 3288 0185 57 34                   		or	r3, r4
 3289 0187 EB 54 F5 04             		mov.L	r4, 5076[r5]
1898:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             GLCDC.PANELDTHA.BIT.PD = (uint32_t) p_cfg->output.dithering.dithering_pattern_d;
 3290                             		.loc 1 1898 13 is_stmt 1 view .LVU1185
1898:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             GLCDC.PANELDTHA.BIT.PD = (uint32_t) p_cfg->output.dithering.dithering_pattern_d;
 3291                             		.loc 1 1898 72 is_stmt 0 view .LVU1186
 3292 018b ED 14 23                		mov.L	140[r1], r4
1898:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             GLCDC.PANELDTHA.BIT.PD = (uint32_t) p_cfg->output.dithering.dithering_pattern_d;
 3293                             		.loc 1 1898 36 view .LVU1187
 3294 018e EE 53 F5 04             		mov.L	5076[r5], r3
 3295 0192 64 34                   		and #3, r4
 3296 0194 6C 44                   		shll	#4, r4
 3297 0196 75 23 CF                		and #-49, r3
 3298 0199 57 34                   		or	r3, r4
 3299 019b EB 54 F5 04             		mov.L	r4, 5076[r5]
1899:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 3300                             		.loc 1 1899 13 is_stmt 1 view .LVU1188
1899:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 3301                             		.loc 1 1899 72 is_stmt 0 view .LVU1189
 3302 019f ED 14 24                		mov.L	144[r1], r4
1899:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 3303                             		.loc 1 1899 36 view .LVU1190
 3304 01a2 EE 53 F5 04             		mov.L	5076[r5], r3
 3305 01a6 64 34                   		and #3, r4
 3306 01a8 75 23 FC                		and #-4, r3
 3307 01ab 57 34                   		or	r3, r4
 3308 01ad EB 54 F5 04             		mov.L	r4, 5076[r5]
 3309 01b1 38 2C FF                		bra	.L212
 3310                             	.L211:
1907:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 3311                             		.loc 1 1907 9 is_stmt 1 view .LVU1191
1907:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 3312                             		.loc 1 1907 33 is_stmt 0 view .LVU1192
 3313 01b4 FB 5E 00 00 0E          		mov.L	#0xe0000, r5
 3314 01b9 EE 53 F5 04             		mov.L	5076[r5], r3
 3315 01bd FB 4E FF FF CF          		mov.L	#-3145729, r4
 3316 01c2 53 34                   		and	r3, r4
 3317 01c4 EB 54 F5 04             		mov.L	r4, 5076[r5]
1910:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 3318                             		.loc 1 1910 1 view .LVU1193
 3319 01c8 02                      		rts
 3320                             	.LFE19:
 3322 01c9 FD 70 40 00 00 00 80    		.section	.text.r_glcdc_brightness_correction,"ax",@progbits
 3323                             		.global	_r_glcdc_brightness_correction
 3325                             	_r_glcdc_brightness_correction:
 3326                             	.LVL233:
 3327                             	.LFB20:
1922:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 3328                             		.loc 1 1922 1 is_stmt 1 view -0
1924:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 3329                             		.loc 1 1924 5 view .LVU1195
1924:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 3330                             		.loc 1 1924 8 is_stmt 0 view .LVU1196
 3331 0000 58 15                   		movu.B	[r1], r5
 3332 0002 61 05                   		cmp	#0, r5
 3333 0004 20 4A                   		beq	.L219
1930:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 3334                             		.loc 1 1930 9 is_stmt 1 view .LVU1197
1930:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 3335                             		.loc 1 1930 46 is_stmt 0 view .LVU1198
 3336 0006 98 95                   		mov.W	4[r1], r5
1930:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 3337                             		.loc 1 1930 32 view .LVU1199
 3338 0008 FB 3E 00 00 0E          		mov.L	#0xe0000, r3
 3339 000d EE 34 F2 04             		mov.L	5064[r3], r4
 3340 0011 76 25 FF 03             		and #0x3ff, r5
 3341 0015 76 24 00 FC             		and #-1024, r4
 3342 0019 57 45                   		or	r4, r5
 3343 001b EB 35 F2 04             		mov.L	r5, 5064[r3]
1937:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         GLCDC.BRIGHT2.BIT.BRTR = p_brightness->r & OUT_BRIGHT2_BRTR_MASK;
 3344                             		.loc 1 1937 9 is_stmt 1 view .LVU1200
1937:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         GLCDC.BRIGHT2.BIT.BRTR = p_brightness->r & OUT_BRIGHT2_BRTR_MASK;
 3345                             		.loc 1 1937 46 is_stmt 0 view .LVU1201
 3346 001f 98 9C                   		mov.W	6[r1], r4
1937:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         GLCDC.BRIGHT2.BIT.BRTR = p_brightness->r & OUT_BRIGHT2_BRTR_MASK;
 3347                             		.loc 1 1937 32 view .LVU1202
 3348 0021 EE 32 F3 04             		mov.L	5068[r3], r2
 3349 0025 FB 5A FF 03             		mov.L	#0x3ff, r5
 3350 0029 53 45                   		and	r4, r5
 3351 002b 6D 05                   		shll	#16, r5
 3352 002d 74 22 FF FF 00 FC       		and #-67043329, r2
 3353 0033 57 25                   		or	r2, r5
 3354 0035 EB 35 F3 04             		mov.L	r5, 5068[r3]
1938:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 3355                             		.loc 1 1938 9 is_stmt 1 view .LVU1203
1938:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 3356                             		.loc 1 1938 46 is_stmt 0 view .LVU1204
 3357 0039 98 1D                   		mov.W	2[r1], r5
1938:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 3358                             		.loc 1 1938 32 view .LVU1205
 3359 003b EE 34 F3 04             		mov.L	5068[r3], r4
 3360 003f 76 25 FF 03             		and #0x3ff, r5
 3361 0043 76 24 00 FC             		and #-1024, r4
 3362 0047 57 45                   		or	r4, r5
 3363 0049 EB 35 F3 04             		mov.L	r5, 5068[r3]
 3364 004d 02                      		rts
 3365                             	.L219:
1945:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 3366                             		.loc 1 1945 9 is_stmt 1 view .LVU1206
1945:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 3367                             		.loc 1 1945 32 is_stmt 0 view .LVU1207
 3368 004e FB 5E 00 00 0E          		mov.L	#0xe0000, r5
 3369 0053 EE 53 F2 04             		mov.L	5064[r5], r3
 3370 0057 FB 4A 00 FC             		mov.L	#-1024, r4
 3371 005b 53 34                   		and	r3, r4
 3372 005d 78 94                   		bset	#9, r4
 3373 005f EB 54 F2 04             		mov.L	r4, 5064[r5]
1950:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         GLCDC.BRIGHT2.BIT.BRTR = GLCDC_BRIGHTNESS_DEFAULT & OUT_BRIGHT2_BRTR_MASK;
 3374                             		.loc 1 1950 9 is_stmt 1 view .LVU1208
1950:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         GLCDC.BRIGHT2.BIT.BRTR = GLCDC_BRIGHTNESS_DEFAULT & OUT_BRIGHT2_BRTR_MASK;
 3375                             		.loc 1 1950 32 is_stmt 0 view .LVU1209
 3376 0063 EE 53 F3 04             		mov.L	5068[r5], r3
 3377 0067 FB 42 FF FF 00 FC       		mov.L	#-67043329, r4
 3378 006d 53 34                   		and	r3, r4
 3379 006f 79 94                   		bset	#25, r4
 3380 0071 EB 54 F3 04             		mov.L	r4, 5068[r5]
1951:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 3381                             		.loc 1 1951 9 is_stmt 1 view .LVU1210
1951:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 3382                             		.loc 1 1951 32 is_stmt 0 view .LVU1211
 3383 0075 EE 53 F3 04             		mov.L	5068[r5], r3
 3384 0079 FB 4A 00 FC             		mov.L	#-1024, r4
 3385 007d 53 34                   		and	r3, r4
 3386 007f 78 94                   		bset	#9, r4
 3387 0081 EB 54 F3 04             		mov.L	r4, 5068[r5]
1954:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 3388                             		.loc 1 1954 1 view .LVU1212
 3389 0085 02                      		rts
 3390                             	.LFE20:
 3392                             		.section	.text.r_glcdc_contrast_correction,"ax",@progbits
 3393                             		.global	_r_glcdc_contrast_correction
 3395                             	_r_glcdc_contrast_correction:
 3396                             	.LVL234:
 3397                             	.LFB21:
1966:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 3398                             		.loc 1 1966 1 is_stmt 1 view -0
1968:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 3399                             		.loc 1 1968 5 view .LVU1214
1968:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 3400                             		.loc 1 1968 8 is_stmt 0 view .LVU1215
 3401 0000 58 15                   		movu.B	[r1], r5
 3402 0002 61 05                   		cmp	#0, r5
 3403 0004 20 3F                   		beq	.L222
1976:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         GLCDC.CONTRAST.BIT.CONTB = p_contrast->b & OUT_CONTRAST_CONTB_MASK;
 3404                             		.loc 1 1976 9 is_stmt 1 view .LVU1216
1976:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         GLCDC.CONTRAST.BIT.CONTB = p_contrast->b & OUT_CONTRAST_CONTB_MASK;
 3405                             		.loc 1 1976 34 is_stmt 0 view .LVU1217
 3406 0006 FB 5E 00 00 0E          		mov.L	#0xe0000, r5
 3407 000b EE 53 F4 04             		mov.L	5072[r5], r3
 3408 000f B0 94                   		movu.B	2[r1], r4
 3409 0011 6D 04                   		shll	#16, r4
 3410 0013 74 23 FF FF 00 FF       		and #-16711681, r3
 3411 0019 57 34                   		or	r3, r4
 3412 001b EB 54 F4 04             		mov.L	r4, 5072[r5]
1977:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         GLCDC.CONTRAST.BIT.CONTR = p_contrast->r & OUT_CONTRAST_CONTR_MASK;
 3413                             		.loc 1 1977 9 is_stmt 1 view .LVU1218
1977:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         GLCDC.CONTRAST.BIT.CONTR = p_contrast->r & OUT_CONTRAST_CONTR_MASK;
 3414                             		.loc 1 1977 34 is_stmt 0 view .LVU1219
 3415 001f EE 53 F4 04             		mov.L	5072[r5], r3
 3416 0023 B0 9C                   		movu.B	3[r1], r4
 3417 0025 6C 84                   		shll	#8, r4
 3418 0027 77 23 FF 00 FF          		and #-65281, r3
 3419 002c 57 34                   		or	r3, r4
 3420 002e EB 54 F4 04             		mov.L	r4, 5072[r5]
1978:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 3421                             		.loc 1 1978 9 is_stmt 1 view .LVU1220
1978:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 3422                             		.loc 1 1978 34 is_stmt 0 view .LVU1221
 3423 0032 EE 53 F4 04             		mov.L	5072[r5], r3
 3424 0036 B0 1C                   		movu.B	1[r1], r4
 3425 0038 76 23 00 FF             		and #-256, r3
 3426 003c 57 34                   		or	r3, r4
 3427 003e EB 54 F4 04             		mov.L	r4, 5072[r5]
 3428 0042 02                      		rts
 3429                             	.L222:
1987:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         GLCDC.CONTRAST.BIT.CONTB = GLCDC_CONTRAST_DEFAULT & OUT_CONTRAST_CONTB_MASK;
 3430                             		.loc 1 1987 9 is_stmt 1 view .LVU1222
1987:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         GLCDC.CONTRAST.BIT.CONTB = GLCDC_CONTRAST_DEFAULT & OUT_CONTRAST_CONTB_MASK;
 3431                             		.loc 1 1987 34 is_stmt 0 view .LVU1223
 3432 0043 FB 5E 00 00 0E          		mov.L	#0xe0000, r5
 3433 0048 EE 53 F4 04             		mov.L	5072[r5], r3
 3434 004c FB 42 FF FF 00 FF       		mov.L	#-16711681, r4
 3435 0052 53 34                   		and	r3, r4
 3436 0054 79 74                   		bset	#23, r4
 3437 0056 EB 54 F4 04             		mov.L	r4, 5072[r5]
1988:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         GLCDC.CONTRAST.BIT.CONTR = GLCDC_CONTRAST_DEFAULT & OUT_CONTRAST_CONTR_MASK;
 3438                             		.loc 1 1988 9 is_stmt 1 view .LVU1224
1988:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         GLCDC.CONTRAST.BIT.CONTR = GLCDC_CONTRAST_DEFAULT & OUT_CONTRAST_CONTR_MASK;
 3439                             		.loc 1 1988 34 is_stmt 0 view .LVU1225
 3440 005a EE 53 F4 04             		mov.L	5072[r5], r3
 3441 005e FB 4E FF 00 FF          		mov.L	#-65281, r4
 3442 0063 53 34                   		and	r3, r4
 3443 0065 78 F4                   		bset	#15, r4
 3444 0067 EB 54 F4 04             		mov.L	r4, 5072[r5]
1989:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 3445                             		.loc 1 1989 9 is_stmt 1 view .LVU1226
1989:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 3446                             		.loc 1 1989 34 is_stmt 0 view .LVU1227
 3447 006b EE 53 F4 04             		mov.L	5072[r5], r3
 3448 006f FB 4A 00 FF             		mov.L	#-256, r4
 3449 0073 53 34                   		and	r3, r4
 3450 0075 78 74                   		bset	#7, r4
 3451 0077 EB 54 F4 04             		mov.L	r4, 5072[r5]
1992:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 3452                             		.loc 1 1992 1 view .LVU1228
 3453 007b 02                      		rts
 3454                             	.LFE21:
 3456                             		.section	.text.r_glcdc_gamma_correction,"ax",@progbits
 3457                             		.global	_r_glcdc_gamma_correction
 3459                             	_r_glcdc_gamma_correction:
 3460                             	.LVL235:
 3461                             	.LFB22:
2004:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     volatile uint8_t i;
 3462                             		.loc 1 2004 1 is_stmt 1 view -0
2005:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     uint32_t *p_lut_table;
 3463                             		.loc 1 2005 5 view .LVU1230
2006:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 3464                             		.loc 1 2006 5 view .LVU1231
2008:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 3465                             		.loc 1 2008 5 view .LVU1232
2008:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 3466                             		.loc 1 2008 8 is_stmt 0 view .LVU1233
 3467 0000 58 15                   		movu.B	[r1], r5
 3468 0002 61 05                   		cmp	#0, r5
 3469 0004 3A DF 01                		beq	.L225
2004:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     volatile uint8_t i;
 3470                             		.loc 1 2004 1 view .LVU1234
 3471 0007 60 40                   		sub	#4, r0
 3472                             	.LCFI7:
2014:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 3473                             		.loc 1 2014 9 is_stmt 1 view .LVU1235
2014:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 3474                             		.loc 1 2014 31 is_stmt 0 view .LVU1236
 3475 0009 FB 5E 00 00 0E          		mov.L	#0xe0000, r5
 3476 000e EE 54 C1 04             		mov.L	4868[r5], r4
 3477 0012 78 04                   		bset	#0, r4
 3478 0014 EB 54 C1 04             		mov.L	r4, 4868[r5]
2017:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 3479                             		.loc 1 2017 9 is_stmt 1 view .LVU1237
 3480                             	.LVL236:
2020:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 3481                             		.loc 1 2020 9 view .LVU1238
2020:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 3482                             		.loc 1 2020 16 is_stmt 0 view .LVU1239
 3483 0018 F8 04 00                		mov.B	#0, [r0]
2017:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 3484                             		.loc 1 2017 21 view .LVU1240
 3485 001b FB 3E 08 13 0E          		mov.L	#0xe1308, r3
 3486                             	.LVL237:
 3487                             	.L226:
2020:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 3488                             		.loc 1 2020 23 discriminator 1 view .LVU1241
 3489 0020 CC 05                   		mov.B	[r0], r5
2020:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 3490                             		.loc 1 2020 9 discriminator 1 view .LVU1242
 3491 0022 5B 55                   		movu.B	r5, r5
 3492 0024 61 F5                   		cmp	#15, r5
 3493 0026 24 31                   		bgtu	.L243
2023:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table |= ((uint32_t) p_gamma->p_g->gain[i + 1] & GAMX_LUTX_GAIN_MASK);
 3494                             		.loc 1 2023 13 is_stmt 1 discriminator 3 view .LVU1243
2023:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table |= ((uint32_t) p_gamma->p_g->gain[i + 1] & GAMX_LUTX_GAIN_MASK);
 3495                             		.loc 1 2023 48 is_stmt 0 discriminator 3 view .LVU1244
 3496 0028 A8 94                   		mov.L	8[r1], r4
2023:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table |= ((uint32_t) p_gamma->p_g->gain[i + 1] & GAMX_LUTX_GAIN_MASK);
 3497                             		.loc 1 2023 59 discriminator 3 view .LVU1245
 3498 002a CC 05                   		mov.B	[r0], r5
 3499 002c 5B 55                   		movu.B	r5, r5
2023:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table |= ((uint32_t) p_gamma->p_g->gain[i + 1] & GAMX_LUTX_GAIN_MASK);
 3500                             		.loc 1 2023 86 discriminator 3 view .LVU1246
 3501 002e FE D5 45                		movu.W	[r5,r4], r5
 3502 0031 6D 05                   		shll	#16, r5
 3503 0033 74 25 00 00 FF 07       		and #0x7ff0000, r5
2023:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table |= ((uint32_t) p_gamma->p_g->gain[i + 1] & GAMX_LUTX_GAIN_MASK);
 3504                             		.loc 1 2023 26 discriminator 3 view .LVU1247
 3505 0039 E3 35                   		mov.L	r5, [r3]
2024:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             p_lut_table++;
 3506                             		.loc 1 2024 13 is_stmt 1 discriminator 3 view .LVU1248
2024:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             p_lut_table++;
 3507                             		.loc 1 2024 48 is_stmt 0 discriminator 3 view .LVU1249
 3508 003b A8 92                   		mov.L	8[r1], r2
2024:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             p_lut_table++;
 3509                             		.loc 1 2024 62 discriminator 3 view .LVU1250
 3510 003d CC 04                   		mov.B	[r0], r4
 3511 003f 5B 44                   		movu.B	r4, r4
 3512 0041 62 14                   		add	#1, r4
2024:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             p_lut_table++;
 3513                             		.loc 1 2024 59 discriminator 3 view .LVU1251
 3514 0043 FE 54 24                		mov.W	[r4,r2], r4
2024:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             p_lut_table++;
 3515                             		.loc 1 2024 67 discriminator 3 view .LVU1252
 3516 0046 76 24 FF 07             		and #0x7ff, r4
2024:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             p_lut_table++;
 3517                             		.loc 1 2024 26 discriminator 3 view .LVU1253
 3518 004a 57 45                   		or	r4, r5
 3519 004c FD 22 35                		mov.L	r5, [r3+]
 3520                             	.LVL238:
2025:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 3521                             		.loc 1 2025 13 is_stmt 1 discriminator 3 view .LVU1254
2020:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 3522                             		.loc 1 2020 63 is_stmt 0 discriminator 3 view .LVU1255
 3523 004f CC 05                   		mov.B	[r0], r5
 3524 0051 62 25                   		add	#2, r5
 3525 0053 C3 05                   		mov.B	r5, [r0]
 3526 0055 2E CB                   		bra	.L226
 3527                             	.L243:
2028:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 3528                             		.loc 1 2028 9 is_stmt 1 view .LVU1256
 3529                             	.LVL239:
2031:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 3530                             		.loc 1 2031 9 view .LVU1257
2031:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 3531                             		.loc 1 2031 16 is_stmt 0 view .LVU1258
 3532 0057 F8 04 00                		mov.B	#0, [r0]
2028:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 3533                             		.loc 1 2028 21 view .LVU1259
 3534 005a FB 3E 28 13 0E          		mov.L	#0xe1328, r3
2031:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 3535                             		.loc 1 2031 9 view .LVU1260
 3536 005f 2E 4A                   		bra	.L228
 3537                             	.LVL240:
 3538                             	.L229:
2034:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table |= (((uint32_t) p_gamma->p_g->threshold[i + 1] & GAMX_AREAX_MASK) << 10);
 3539                             		.loc 1 2034 13 is_stmt 1 discriminator 3 view .LVU1261
2034:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table |= (((uint32_t) p_gamma->p_g->threshold[i + 1] & GAMX_AREAX_MASK) << 10);
 3540                             		.loc 1 2034 48 is_stmt 0 discriminator 3 view .LVU1262
 3541 0061 A8 94                   		mov.L	8[r1], r4
2034:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table |= (((uint32_t) p_gamma->p_g->threshold[i + 1] & GAMX_AREAX_MASK) << 10);
 3542                             		.loc 1 2034 64 discriminator 3 view .LVU1263
 3543 0063 CC 05                   		mov.B	[r0], r5
 3544 0065 5B 55                   		movu.B	r5, r5
 3545 0067 71 55 10                		add	#16, r5
2034:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table |= (((uint32_t) p_gamma->p_g->threshold[i + 1] & GAMX_AREAX_MASK) << 10);
 3546                             		.loc 1 2034 87 discriminator 3 view .LVU1264
 3547 006a FE D5 45                		movu.W	[r5,r4], r5
 3548 006d 6D 45                   		shll	#20, r5
 3549 006f 74 25 00 00 F0 3F       		and #0x3ff00000, r5
2034:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table |= (((uint32_t) p_gamma->p_g->threshold[i + 1] & GAMX_AREAX_MASK) << 10);
 3550                             		.loc 1 2034 26 discriminator 3 view .LVU1265
 3551 0075 E3 35                   		mov.L	r5, [r3]
2035:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table |= ((uint32_t) p_gamma->p_g->threshold[i + 2] & GAMX_AREAX_MASK);
 3552                             		.loc 1 2035 13 is_stmt 1 discriminator 3 view .LVU1266
2035:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table |= ((uint32_t) p_gamma->p_g->threshold[i + 2] & GAMX_AREAX_MASK);
 3553                             		.loc 1 2035 49 is_stmt 0 discriminator 3 view .LVU1267
 3554 0077 A8 92                   		mov.L	8[r1], r2
2035:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table |= ((uint32_t) p_gamma->p_g->threshold[i + 2] & GAMX_AREAX_MASK);
 3555                             		.loc 1 2035 68 discriminator 3 view .LVU1268
 3556 0079 CC 04                   		mov.B	[r0], r4
 3557 007b 5B 44                   		movu.B	r4, r4
2035:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table |= ((uint32_t) p_gamma->p_g->threshold[i + 2] & GAMX_AREAX_MASK);
 3558                             		.loc 1 2035 65 discriminator 3 view .LVU1269
 3559 007d 71 44 11                		add	#17, r4
2035:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table |= ((uint32_t) p_gamma->p_g->threshold[i + 2] & GAMX_AREAX_MASK);
 3560                             		.loc 1 2035 92 discriminator 3 view .LVU1270
 3561 0080 FE D4 24                		movu.W	[r4,r2], r4
 3562 0083 6C A4                   		shll	#10, r4
 3563 0085 77 24 00 FC 0F          		and #0xffc00, r4
2035:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table |= ((uint32_t) p_gamma->p_g->threshold[i + 2] & GAMX_AREAX_MASK);
 3564                             		.loc 1 2035 26 discriminator 3 view .LVU1271
 3565 008a 57 45                   		or	r4, r5
 3566 008c E3 35                   		mov.L	r5, [r3]
2036:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             p_lut_table++;
 3567                             		.loc 1 2036 13 is_stmt 1 discriminator 3 view .LVU1272
2036:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             p_lut_table++;
 3568                             		.loc 1 2036 48 is_stmt 0 discriminator 3 view .LVU1273
 3569 008e A8 92                   		mov.L	8[r1], r2
2036:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             p_lut_table++;
 3570                             		.loc 1 2036 67 discriminator 3 view .LVU1274
 3571 0090 CC 04                   		mov.B	[r0], r4
 3572 0092 5B 44                   		movu.B	r4, r4
2036:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             p_lut_table++;
 3573                             		.loc 1 2036 64 discriminator 3 view .LVU1275
 3574 0094 71 44 12                		add	#18, r4
 3575 0097 FE 54 24                		mov.W	[r4,r2], r4
2036:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             p_lut_table++;
 3576                             		.loc 1 2036 72 discriminator 3 view .LVU1276
 3577 009a 76 24 FF 03             		and #0x3ff, r4
2036:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             p_lut_table++;
 3578                             		.loc 1 2036 26 discriminator 3 view .LVU1277
 3579 009e 57 45                   		or	r4, r5
 3580 00a0 FD 22 35                		mov.L	r5, [r3+]
 3581                             	.LVL241:
2037:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 3582                             		.loc 1 2037 13 is_stmt 1 discriminator 3 view .LVU1278
2031:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 3583                             		.loc 1 2031 68 is_stmt 0 discriminator 3 view .LVU1279
 3584 00a3 CC 05                   		mov.B	[r0], r5
 3585 00a5 62 35                   		add	#3, r5
 3586 00a7 C3 05                   		mov.B	r5, [r0]
 3587                             	.LVL242:
 3588                             	.L228:
2031:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 3589                             		.loc 1 2031 23 discriminator 1 view .LVU1280
 3590 00a9 CC 05                   		mov.B	[r0], r5
2031:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 3591                             		.loc 1 2031 9 discriminator 1 view .LVU1281
 3592 00ab 5B 55                   		movu.B	r5, r5
 3593 00ad 61 E5                   		cmp	#14, r5
 3594 00af 25 B2                   		bleu	.L229
2041:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 3595                             		.loc 1 2041 9 is_stmt 1 view .LVU1282
 3596                             	.LVL243:
2044:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 3597                             		.loc 1 2044 9 view .LVU1283
2044:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 3598                             		.loc 1 2044 16 is_stmt 0 view .LVU1284
 3599 00b1 F8 04 00                		mov.B	#0, [r0]
2041:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 3600                             		.loc 1 2041 21 view .LVU1285
 3601 00b4 FB 3E 48 13 0E          		mov.L	#0xe1348, r3
 3602                             	.LVL244:
 3603                             	.L230:
2044:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 3604                             		.loc 1 2044 23 discriminator 1 view .LVU1286
 3605 00b9 CC 05                   		mov.B	[r0], r5
2044:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 3606                             		.loc 1 2044 9 discriminator 1 view .LVU1287
 3607 00bb 5B 55                   		movu.B	r5, r5
 3608 00bd 61 F5                   		cmp	#15, r5
 3609 00bf 24 31                   		bgtu	.L244
2047:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table |= ((uint32_t) p_gamma->p_b->gain[i + 1] & GAMX_LUTX_GAIN_MASK);
 3610                             		.loc 1 2047 13 is_stmt 1 discriminator 3 view .LVU1288
2047:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table |= ((uint32_t) p_gamma->p_b->gain[i + 1] & GAMX_LUTX_GAIN_MASK);
 3611                             		.loc 1 2047 48 is_stmt 0 discriminator 3 view .LVU1289
 3612 00c1 A8 9C                   		mov.L	12[r1], r4
2047:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table |= ((uint32_t) p_gamma->p_b->gain[i + 1] & GAMX_LUTX_GAIN_MASK);
 3613                             		.loc 1 2047 59 discriminator 3 view .LVU1290
 3614 00c3 CC 05                   		mov.B	[r0], r5
 3615 00c5 5B 55                   		movu.B	r5, r5
2047:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table |= ((uint32_t) p_gamma->p_b->gain[i + 1] & GAMX_LUTX_GAIN_MASK);
 3616                             		.loc 1 2047 86 discriminator 3 view .LVU1291
 3617 00c7 FE D5 45                		movu.W	[r5,r4], r5
 3618 00ca 6D 05                   		shll	#16, r5
 3619 00cc 74 25 00 00 FF 07       		and #0x7ff0000, r5
2047:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table |= ((uint32_t) p_gamma->p_b->gain[i + 1] & GAMX_LUTX_GAIN_MASK);
 3620                             		.loc 1 2047 26 discriminator 3 view .LVU1292
 3621 00d2 E3 35                   		mov.L	r5, [r3]
2048:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             p_lut_table++;
 3622                             		.loc 1 2048 13 is_stmt 1 discriminator 3 view .LVU1293
2048:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             p_lut_table++;
 3623                             		.loc 1 2048 48 is_stmt 0 discriminator 3 view .LVU1294
 3624 00d4 A8 9A                   		mov.L	12[r1], r2
2048:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             p_lut_table++;
 3625                             		.loc 1 2048 62 discriminator 3 view .LVU1295
 3626 00d6 CC 04                   		mov.B	[r0], r4
 3627 00d8 5B 44                   		movu.B	r4, r4
 3628 00da 62 14                   		add	#1, r4
2048:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             p_lut_table++;
 3629                             		.loc 1 2048 59 discriminator 3 view .LVU1296
 3630 00dc FE 54 24                		mov.W	[r4,r2], r4
2048:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             p_lut_table++;
 3631                             		.loc 1 2048 67 discriminator 3 view .LVU1297
 3632 00df 76 24 FF 07             		and #0x7ff, r4
2048:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             p_lut_table++;
 3633                             		.loc 1 2048 26 discriminator 3 view .LVU1298
 3634 00e3 57 45                   		or	r4, r5
 3635 00e5 FD 22 35                		mov.L	r5, [r3+]
 3636                             	.LVL245:
2049:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 3637                             		.loc 1 2049 13 is_stmt 1 discriminator 3 view .LVU1299
2044:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 3638                             		.loc 1 2044 63 is_stmt 0 discriminator 3 view .LVU1300
 3639 00e8 CC 05                   		mov.B	[r0], r5
 3640 00ea 62 25                   		add	#2, r5
 3641 00ec C3 05                   		mov.B	r5, [r0]
 3642 00ee 2E CB                   		bra	.L230
 3643                             	.L244:
2052:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 3644                             		.loc 1 2052 9 is_stmt 1 view .LVU1301
 3645                             	.LVL246:
2055:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 3646                             		.loc 1 2055 9 view .LVU1302
2055:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 3647                             		.loc 1 2055 16 is_stmt 0 view .LVU1303
 3648 00f0 F8 04 00                		mov.B	#0, [r0]
2052:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 3649                             		.loc 1 2052 21 view .LVU1304
 3650 00f3 FB 3E 68 13 0E          		mov.L	#0xe1368, r3
 3651                             	.LVL247:
 3652                             	.L232:
2055:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 3653                             		.loc 1 2055 23 discriminator 1 view .LVU1305
 3654 00f8 CC 05                   		mov.B	[r0], r5
2055:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 3655                             		.loc 1 2055 9 discriminator 1 view .LVU1306
 3656 00fa 5B 55                   		movu.B	r5, r5
 3657 00fc 61 E5                   		cmp	#14, r5
 3658 00fe 24 4C                   		bgtu	.L245
2058:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table |= (((uint32_t) p_gamma->p_b->threshold[i + 1] & GAMX_AREAX_MASK) << 10);
 3659                             		.loc 1 2058 13 is_stmt 1 discriminator 3 view .LVU1307
2058:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table |= (((uint32_t) p_gamma->p_b->threshold[i + 1] & GAMX_AREAX_MASK) << 10);
 3660                             		.loc 1 2058 48 is_stmt 0 discriminator 3 view .LVU1308
 3661 0100 A8 9C                   		mov.L	12[r1], r4
2058:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table |= (((uint32_t) p_gamma->p_b->threshold[i + 1] & GAMX_AREAX_MASK) << 10);
 3662                             		.loc 1 2058 64 discriminator 3 view .LVU1309
 3663 0102 CC 05                   		mov.B	[r0], r5
 3664 0104 5B 55                   		movu.B	r5, r5
 3665 0106 71 55 10                		add	#16, r5
2058:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table |= (((uint32_t) p_gamma->p_b->threshold[i + 1] & GAMX_AREAX_MASK) << 10);
 3666                             		.loc 1 2058 87 discriminator 3 view .LVU1310
 3667 0109 FE D5 45                		movu.W	[r5,r4], r5
 3668 010c 6D 45                   		shll	#20, r5
 3669 010e 74 25 00 00 F0 3F       		and #0x3ff00000, r5
2058:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table |= (((uint32_t) p_gamma->p_b->threshold[i + 1] & GAMX_AREAX_MASK) << 10);
 3670                             		.loc 1 2058 26 discriminator 3 view .LVU1311
 3671 0114 E3 35                   		mov.L	r5, [r3]
2059:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table |= ((uint32_t) p_gamma->p_b->threshold[i + 2] & GAMX_AREAX_MASK);
 3672                             		.loc 1 2059 13 is_stmt 1 discriminator 3 view .LVU1312
2059:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table |= ((uint32_t) p_gamma->p_b->threshold[i + 2] & GAMX_AREAX_MASK);
 3673                             		.loc 1 2059 49 is_stmt 0 discriminator 3 view .LVU1313
 3674 0116 A8 9A                   		mov.L	12[r1], r2
2059:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table |= ((uint32_t) p_gamma->p_b->threshold[i + 2] & GAMX_AREAX_MASK);
 3675                             		.loc 1 2059 68 discriminator 3 view .LVU1314
 3676 0118 CC 04                   		mov.B	[r0], r4
 3677 011a 5B 44                   		movu.B	r4, r4
2059:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table |= ((uint32_t) p_gamma->p_b->threshold[i + 2] & GAMX_AREAX_MASK);
 3678                             		.loc 1 2059 65 discriminator 3 view .LVU1315
 3679 011c 71 44 11                		add	#17, r4
2059:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table |= ((uint32_t) p_gamma->p_b->threshold[i + 2] & GAMX_AREAX_MASK);
 3680                             		.loc 1 2059 92 discriminator 3 view .LVU1316
 3681 011f FE D4 24                		movu.W	[r4,r2], r4
 3682 0122 6C A4                   		shll	#10, r4
 3683 0124 77 24 00 FC 0F          		and #0xffc00, r4
2059:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table |= ((uint32_t) p_gamma->p_b->threshold[i + 2] & GAMX_AREAX_MASK);
 3684                             		.loc 1 2059 26 discriminator 3 view .LVU1317
 3685 0129 57 45                   		or	r4, r5
 3686 012b E3 35                   		mov.L	r5, [r3]
2060:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             p_lut_table++;
 3687                             		.loc 1 2060 13 is_stmt 1 discriminator 3 view .LVU1318
2060:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             p_lut_table++;
 3688                             		.loc 1 2060 48 is_stmt 0 discriminator 3 view .LVU1319
 3689 012d A8 9A                   		mov.L	12[r1], r2
2060:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             p_lut_table++;
 3690                             		.loc 1 2060 67 discriminator 3 view .LVU1320
 3691 012f CC 04                   		mov.B	[r0], r4
 3692 0131 5B 44                   		movu.B	r4, r4
2060:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             p_lut_table++;
 3693                             		.loc 1 2060 64 discriminator 3 view .LVU1321
 3694 0133 71 44 12                		add	#18, r4
 3695 0136 FE 54 24                		mov.W	[r4,r2], r4
2060:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             p_lut_table++;
 3696                             		.loc 1 2060 72 discriminator 3 view .LVU1322
 3697 0139 76 24 FF 03             		and #0x3ff, r4
2060:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             p_lut_table++;
 3698                             		.loc 1 2060 26 discriminator 3 view .LVU1323
 3699 013d 57 45                   		or	r4, r5
 3700 013f FD 22 35                		mov.L	r5, [r3+]
 3701                             	.LVL248:
2061:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 3702                             		.loc 1 2061 13 is_stmt 1 discriminator 3 view .LVU1324
2055:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 3703                             		.loc 1 2055 68 is_stmt 0 discriminator 3 view .LVU1325
 3704 0142 CC 05                   		mov.B	[r0], r5
 3705 0144 62 35                   		add	#3, r5
 3706 0146 C3 05                   		mov.B	r5, [r0]
 3707 0148 2E B0                   		bra	.L232
 3708                             	.L245:
2065:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 3709                             		.loc 1 2065 9 is_stmt 1 view .LVU1326
 3710                             	.LVL249:
2068:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 3711                             		.loc 1 2068 9 view .LVU1327
2068:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 3712                             		.loc 1 2068 16 is_stmt 0 view .LVU1328
 3713 014a F8 04 00                		mov.B	#0, [r0]
2065:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 3714                             		.loc 1 2065 21 view .LVU1329
 3715 014d FB 3E 88 13 0E          		mov.L	#0xe1388, r3
 3716                             	.LVL250:
 3717                             	.L234:
2068:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 3718                             		.loc 1 2068 23 discriminator 1 view .LVU1330
 3719 0152 CC 05                   		mov.B	[r0], r5
2068:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 3720                             		.loc 1 2068 9 discriminator 1 view .LVU1331
 3721 0154 5B 55                   		movu.B	r5, r5
 3722 0156 61 F5                   		cmp	#15, r5
 3723 0158 24 31                   		bgtu	.L246
2071:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table |= ((uint32_t) p_gamma->p_r->gain[i + 1] & GAMX_LUTX_GAIN_MASK);
 3724                             		.loc 1 2071 13 is_stmt 1 discriminator 3 view .LVU1332
2071:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table |= ((uint32_t) p_gamma->p_r->gain[i + 1] & GAMX_LUTX_GAIN_MASK);
 3725                             		.loc 1 2071 48 is_stmt 0 discriminator 3 view .LVU1333
 3726 015a A8 1C                   		mov.L	4[r1], r4
2071:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table |= ((uint32_t) p_gamma->p_r->gain[i + 1] & GAMX_LUTX_GAIN_MASK);
 3727                             		.loc 1 2071 59 discriminator 3 view .LVU1334
 3728 015c CC 05                   		mov.B	[r0], r5
 3729 015e 5B 55                   		movu.B	r5, r5
2071:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table |= ((uint32_t) p_gamma->p_r->gain[i + 1] & GAMX_LUTX_GAIN_MASK);
 3730                             		.loc 1 2071 86 discriminator 3 view .LVU1335
 3731 0160 FE D5 45                		movu.W	[r5,r4], r5
 3732 0163 6D 05                   		shll	#16, r5
 3733 0165 74 25 00 00 FF 07       		and #0x7ff0000, r5
2071:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table |= ((uint32_t) p_gamma->p_r->gain[i + 1] & GAMX_LUTX_GAIN_MASK);
 3734                             		.loc 1 2071 26 discriminator 3 view .LVU1336
 3735 016b E3 35                   		mov.L	r5, [r3]
2072:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             p_lut_table++;
 3736                             		.loc 1 2072 13 is_stmt 1 discriminator 3 view .LVU1337
2072:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             p_lut_table++;
 3737                             		.loc 1 2072 48 is_stmt 0 discriminator 3 view .LVU1338
 3738 016d A8 1A                   		mov.L	4[r1], r2
2072:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             p_lut_table++;
 3739                             		.loc 1 2072 62 discriminator 3 view .LVU1339
 3740 016f CC 04                   		mov.B	[r0], r4
 3741 0171 5B 44                   		movu.B	r4, r4
 3742 0173 62 14                   		add	#1, r4
2072:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             p_lut_table++;
 3743                             		.loc 1 2072 59 discriminator 3 view .LVU1340
 3744 0175 FE 54 24                		mov.W	[r4,r2], r4
2072:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             p_lut_table++;
 3745                             		.loc 1 2072 67 discriminator 3 view .LVU1341
 3746 0178 76 24 FF 07             		and #0x7ff, r4
2072:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             p_lut_table++;
 3747                             		.loc 1 2072 26 discriminator 3 view .LVU1342
 3748 017c 57 45                   		or	r4, r5
 3749 017e FD 22 35                		mov.L	r5, [r3+]
 3750                             	.LVL251:
2073:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 3751                             		.loc 1 2073 13 is_stmt 1 discriminator 3 view .LVU1343
2068:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 3752                             		.loc 1 2068 63 is_stmt 0 discriminator 3 view .LVU1344
 3753 0181 CC 05                   		mov.B	[r0], r5
 3754 0183 62 25                   		add	#2, r5
 3755 0185 C3 05                   		mov.B	r5, [r0]
 3756 0187 2E CB                   		bra	.L234
 3757                             	.L246:
2076:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 3758                             		.loc 1 2076 9 is_stmt 1 view .LVU1345
 3759                             	.LVL252:
2079:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 3760                             		.loc 1 2079 9 view .LVU1346
2079:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 3761                             		.loc 1 2079 16 is_stmt 0 view .LVU1347
 3762 0189 F8 04 00                		mov.B	#0, [r0]
2076:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 3763                             		.loc 1 2076 21 view .LVU1348
 3764 018c FB 3E A8 13 0E          		mov.L	#0xe13a8, r3
 3765                             	.LVL253:
 3766                             	.L236:
2079:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 3767                             		.loc 1 2079 23 discriminator 1 view .LVU1349
 3768 0191 CC 05                   		mov.B	[r0], r5
2079:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 3769                             		.loc 1 2079 9 discriminator 1 view .LVU1350
 3770 0193 5B 55                   		movu.B	r5, r5
 3771 0195 61 E5                   		cmp	#14, r5
 3772 0197 24 5C                   		bgtu	.L247
2082:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table |= (((uint32_t) p_gamma->p_r->threshold[i + 1] & GAMX_AREAX_MASK) << 10);
 3773                             		.loc 1 2082 13 is_stmt 1 discriminator 3 view .LVU1351
2082:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table |= (((uint32_t) p_gamma->p_r->threshold[i + 1] & GAMX_AREAX_MASK) << 10);
 3774                             		.loc 1 2082 48 is_stmt 0 discriminator 3 view .LVU1352
 3775 0199 A8 1C                   		mov.L	4[r1], r4
2082:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table |= (((uint32_t) p_gamma->p_r->threshold[i + 1] & GAMX_AREAX_MASK) << 10);
 3776                             		.loc 1 2082 64 discriminator 3 view .LVU1353
 3777 019b CC 05                   		mov.B	[r0], r5
 3778 019d 5B 55                   		movu.B	r5, r5
 3779 019f 71 55 10                		add	#16, r5
2082:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table |= (((uint32_t) p_gamma->p_r->threshold[i + 1] & GAMX_AREAX_MASK) << 10);
 3780                             		.loc 1 2082 87 discriminator 3 view .LVU1354
 3781 01a2 FE D5 45                		movu.W	[r5,r4], r5
 3782 01a5 6D 45                   		shll	#20, r5
 3783 01a7 74 25 00 00 F0 3F       		and #0x3ff00000, r5
2082:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table |= (((uint32_t) p_gamma->p_r->threshold[i + 1] & GAMX_AREAX_MASK) << 10);
 3784                             		.loc 1 2082 26 discriminator 3 view .LVU1355
 3785 01ad E3 35                   		mov.L	r5, [r3]
2083:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table |= ((uint32_t) p_gamma->p_r->threshold[i + 2] & GAMX_AREAX_MASK);
 3786                             		.loc 1 2083 13 is_stmt 1 discriminator 3 view .LVU1356
2083:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table |= ((uint32_t) p_gamma->p_r->threshold[i + 2] & GAMX_AREAX_MASK);
 3787                             		.loc 1 2083 49 is_stmt 0 discriminator 3 view .LVU1357
 3788 01af A8 1A                   		mov.L	4[r1], r2
2083:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table |= ((uint32_t) p_gamma->p_r->threshold[i + 2] & GAMX_AREAX_MASK);
 3789                             		.loc 1 2083 68 discriminator 3 view .LVU1358
 3790 01b1 CC 04                   		mov.B	[r0], r4
 3791 01b3 5B 44                   		movu.B	r4, r4
2083:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table |= ((uint32_t) p_gamma->p_r->threshold[i + 2] & GAMX_AREAX_MASK);
 3792                             		.loc 1 2083 65 discriminator 3 view .LVU1359
 3793 01b5 71 44 11                		add	#17, r4
2083:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table |= ((uint32_t) p_gamma->p_r->threshold[i + 2] & GAMX_AREAX_MASK);
 3794                             		.loc 1 2083 92 discriminator 3 view .LVU1360
 3795 01b8 FE D4 24                		movu.W	[r4,r2], r4
 3796 01bb 6C A4                   		shll	#10, r4
 3797 01bd 77 24 00 FC 0F          		and #0xffc00, r4
2083:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             *p_lut_table |= ((uint32_t) p_gamma->p_r->threshold[i + 2] & GAMX_AREAX_MASK);
 3798                             		.loc 1 2083 26 discriminator 3 view .LVU1361
 3799 01c2 57 45                   		or	r4, r5
 3800 01c4 E3 35                   		mov.L	r5, [r3]
2084:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             p_lut_table++;
 3801                             		.loc 1 2084 13 is_stmt 1 discriminator 3 view .LVU1362
2084:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             p_lut_table++;
 3802                             		.loc 1 2084 48 is_stmt 0 discriminator 3 view .LVU1363
 3803 01c6 A8 1A                   		mov.L	4[r1], r2
2084:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             p_lut_table++;
 3804                             		.loc 1 2084 67 discriminator 3 view .LVU1364
 3805 01c8 CC 04                   		mov.B	[r0], r4
 3806 01ca 5B 44                   		movu.B	r4, r4
2084:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             p_lut_table++;
 3807                             		.loc 1 2084 64 discriminator 3 view .LVU1365
 3808 01cc 71 44 12                		add	#18, r4
 3809 01cf FE 54 24                		mov.W	[r4,r2], r4
2084:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             p_lut_table++;
 3810                             		.loc 1 2084 72 discriminator 3 view .LVU1366
 3811 01d2 76 24 FF 03             		and #0x3ff, r4
2084:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             p_lut_table++;
 3812                             		.loc 1 2084 26 discriminator 3 view .LVU1367
 3813 01d6 57 45                   		or	r4, r5
 3814 01d8 FD 22 35                		mov.L	r5, [r3+]
 3815                             	.LVL254:
2085:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 3816                             		.loc 1 2085 13 is_stmt 1 discriminator 3 view .LVU1368
2079:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 3817                             		.loc 1 2079 68 is_stmt 0 discriminator 3 view .LVU1369
 3818 01db CC 05                   		mov.B	[r0], r5
 3819 01dd 62 35                   		add	#3, r5
 3820 01df C3 05                   		mov.B	r5, [r0]
 3821 01e1 2E B0                   		bra	.L236
 3822                             	.LVL255:
 3823                             	.L225:
 3824                             	.LCFI8:
2094:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 3825                             		.loc 1 2094 9 is_stmt 1 view .LVU1370
2094:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 3826                             		.loc 1 2094 31 is_stmt 0 view .LVU1371
 3827 01e3 FB 5E 00 00 0E          		mov.L	#0xe0000, r5
 3828 01e8 EE 54 C1 04             		mov.L	4868[r5], r4
 3829 01ec 7A 04                   		bclr	#0, r4
 3830 01ee EB 54 C1 04             		mov.L	r4, 4868[r5]
 3831 01f2 02                      		rts
 3832                             	.LVL256:
 3833                             	.L247:
 3834                             	.LCFI9:
2097:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 3835                             		.loc 1 2097 1 view .LVU1372
 3836 01f3 67 01                   		rtsd	#4
 3837                             	.LFE22:
 3839                             		.section	.text.r_glcdc_detect_setting,"ax",@progbits
 3840                             		.global	_r_glcdc_detect_setting
 3842                             	_r_glcdc_detect_setting:
 3843                             	.LVL257:
 3844                             	.LFB25:
2162:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2163:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /*******************************************************************************
2164:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Outline      : Graphic 1 underflow, Graphic 2 underflow, Graphic 2 line detection setting.
2165:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Function Name: r_glcdc_detect_setting
2166:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Description  : Graphic 1 underflow, Graphic 2 underflow, Graphic 2 line detection setting.
2167:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Arguments    : p_detection -
2168:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Pointer to each detection enable/disable select.
2169:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Return Value : none
2170:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Note         : none
2171:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *******************************************************************************/
2172:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** void r_glcdc_detect_setting(glcdc_detect_cfg_t const * const p_detection)
2173:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** {
 3845                             		.loc 1 2173 1 is_stmt 1 view -0
2174:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (true == p_detection->vpos_detect)
 3846                             		.loc 1 2174 5 view .LVU1374
 3847                             		.loc 1 2174 8 is_stmt 0 view .LVU1375
 3848 0000 58 15                   		movu.B	[r1], r5
 3849 0002 61 05                   		cmp	#0, r5
 3850 0004 20 3C                   		beq	.L249
2175:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
2176:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* Set Graphic 2 Specified Line Notification Detection to enable */
2177:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         GLCDC.DTCTEN.BIT.VPOSDTC = 1;
 3851                             		.loc 1 2177 9 is_stmt 1 view .LVU1376
 3852                             		.loc 1 2177 34 is_stmt 0 view .LVU1377
 3853 0006 FB 5E 00 00 0E          		mov.L	#0xe0000, r5
 3854 000b EE 54 10 05             		mov.L	5184[r5], r4
 3855 000f 78 04                   		bset	#0, r4
 3856 0011 EB 54 10 05             		mov.L	r4, 5184[r5]
 3857                             	.L250:
2178:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
2179:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     else
2180:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
2181:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* Set Graphic 2 Specified Line Notification Detection to disable */
2182:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         GLCDC.DTCTEN.BIT.VPOSDTC = 0;
2183:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
2184:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2185:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (true == p_detection->gr1uf_detect)
 3858                             		.loc 1 2185 5 is_stmt 1 view .LVU1378
 3859                             		.loc 1 2185 8 is_stmt 0 view .LVU1379
 3860 0015 B0 1D                   		movu.B	1[r1], r5
 3861 0017 61 05                   		cmp	#0, r5
 3862 0019 20 38                   		beq	.L251
2186:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
2187:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* Set Graphic 1 Underflow Detection to enable */
2188:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         GLCDC.DTCTEN.BIT.GR1UFDTC = 1;
 3863                             		.loc 1 2188 9 is_stmt 1 view .LVU1380
 3864                             		.loc 1 2188 35 is_stmt 0 view .LVU1381
 3865 001b FB 5E 00 00 0E          		mov.L	#0xe0000, r5
 3866 0020 EE 54 10 05             		mov.L	5184[r5], r4
 3867 0024 78 14                   		bset	#1, r4
 3868 0026 EB 54 10 05             		mov.L	r4, 5184[r5]
 3869                             	.L252:
2189:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
2190:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     else
2191:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
2192:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* Set Graphic 1 Underflow Detection to disable */
2193:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         GLCDC.DTCTEN.BIT.GR1UFDTC = 0;
2194:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
2195:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2196:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (true == p_detection->gr2uf_detect)
 3870                             		.loc 1 2196 5 is_stmt 1 view .LVU1382
 3871                             		.loc 1 2196 8 is_stmt 0 view .LVU1383
 3872 002a B0 95                   		movu.B	2[r1], r5
 3873 002c 61 05                   		cmp	#0, r5
 3874 002e 20 34                   		beq	.L253
2197:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
2198:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* Set Graphic 2 Underflow Detection to enable */
2199:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         GLCDC.DTCTEN.BIT.GR2UFDTC = 1;
 3875                             		.loc 1 2199 9 is_stmt 1 view .LVU1384
 3876                             		.loc 1 2199 35 is_stmt 0 view .LVU1385
 3877 0030 FB 5E 00 00 0E          		mov.L	#0xe0000, r5
 3878 0035 EE 54 10 05             		mov.L	5184[r5], r4
 3879 0039 78 24                   		bset	#2, r4
 3880 003b EB 54 10 05             		mov.L	r4, 5184[r5]
 3881 003f 02                      		rts
 3882                             	.L249:
2182:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 3883                             		.loc 1 2182 9 is_stmt 1 view .LVU1386
2182:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 3884                             		.loc 1 2182 34 is_stmt 0 view .LVU1387
 3885 0040 FB 5E 00 00 0E          		mov.L	#0xe0000, r5
 3886 0045 EE 54 10 05             		mov.L	5184[r5], r4
 3887 0049 7A 04                   		bclr	#0, r4
 3888 004b EB 54 10 05             		mov.L	r4, 5184[r5]
 3889 004f 2E C6                   		bra	.L250
 3890                             	.L251:
2193:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 3891                             		.loc 1 2193 9 is_stmt 1 view .LVU1388
2193:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 3892                             		.loc 1 2193 35 is_stmt 0 view .LVU1389
 3893 0051 FB 5E 00 00 0E          		mov.L	#0xe0000, r5
 3894 0056 EE 54 10 05             		mov.L	5184[r5], r4
 3895 005a 7A 14                   		bclr	#1, r4
 3896 005c EB 54 10 05             		mov.L	r4, 5184[r5]
 3897 0060 2E CA                   		bra	.L252
 3898                             	.L253:
2200:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
2201:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     else
2202:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
2203:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* Set Graphic 2 Underflow Detection to disable */
2204:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         GLCDC.DTCTEN.BIT.GR2UFDTC = 0;
 3899                             		.loc 1 2204 9 is_stmt 1 view .LVU1390
 3900                             		.loc 1 2204 35 is_stmt 0 view .LVU1391
 3901 0062 FB 5E 00 00 0E          		mov.L	#0xe0000, r5
 3902 0067 EE 54 10 05             		mov.L	5184[r5], r4
 3903 006b 7A 24                   		bclr	#2, r4
 3904 006d EB 54 10 05             		mov.L	r4, 5184[r5]
2205:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
2206:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2207:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_detect_setting () */
 3905                             		.loc 1 2207 1 view .LVU1392
 3906 0071 02                      		rts
 3907                             	.LFE25:
 3909                             		.section	.text.r_glcdc_graphics_read_enable,"ax",@progbits
 3910                             		.global	_r_glcdc_graphics_read_enable
 3912                             	_r_glcdc_graphics_read_enable:
 3913                             	.LFB26:
2208:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2209:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /*******************************************************************************
2210:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Outline      : Enables read graphics data.
2211:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Function Name: r_glcdc_graphics_read_enable
2212:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Description  : Enables or disables reading of the graphics data.
2213:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Arguments    : none
2214:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Return Value : none
2215:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *******************************************************************************/
2216:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** void r_glcdc_graphics_read_enable(void)
2217:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** {
 3914                             		.loc 1 2217 1 is_stmt 1 view -0
2218:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (true == g_ctrl_blk.graphics_read_enable[GLCDC_FRAME_LAYER_1])
 3915                             		.loc 1 2218 5 view .LVU1394
 3916                             		.loc 1 2218 8 is_stmt 0 view .LVU1395
 3917 0000 FB 52 00 00 00 00       		mov.L	#_g_ctrl_blk, r5
 3918 0006 B3 D5                   		movu.B	14[r5], r5
 3919 0008 61 05                   		cmp	#0, r5
 3920 000a 20 2D                   		beq	.L256
2219:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
2220:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* GR1FLMRD - Graphic 1 Frame Buffer Read Control Register
2221:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b31:b1 Reserved   - These bits are read as 0. Writing to these bits have no effect.
2222:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b0     RENB - Frame Buffer Read Enable. - Enable reading of the frame buffer. */
2223:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         GLCDC.GR1FLMRD.BIT.RENB = 1; /* Enable reading. */
 3921                             		.loc 1 2223 9 is_stmt 1 view .LVU1396
 3922                             		.loc 1 2223 33 is_stmt 0 view .LVU1397
 3923 000c FB 5E 00 00 0E          		mov.L	#0xe0000, r5
 3924 0011 EE 54 41 04             		mov.L	4356[r5], r4
 3925 0015 78 04                   		bset	#0, r4
 3926 0017 EB 54 41 04             		mov.L	r4, 4356[r5]
 3927                             	.L257:
2224:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
2225:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     else
2226:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
2227:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* GR1FLMRD - Graphic 1 Frame Buffer Read Control Register
2228:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b0     RENB - Frame Buffer Read Enable. - Disable reading of the frame buffer. */
2229:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         GLCDC.GR1FLMRD.BIT.RENB = 0; /* Disable reading. */
2230:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
2231:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2232:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (true == g_ctrl_blk.graphics_read_enable[GLCDC_FRAME_LAYER_2])
 3928                             		.loc 1 2232 5 is_stmt 1 view .LVU1398
 3929                             		.loc 1 2232 8 is_stmt 0 view .LVU1399
 3930 001b FB 52 00 00 00 00       		mov.L	#_g_ctrl_blk, r5
 3931 0021 B3 DD                   		movu.B	15[r5], r5
 3932 0023 61 05                   		cmp	#0, r5
 3933 0025 20 23                   		beq	.L258
2233:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
2234:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* GR2FLMRD - Graphic 2 Frame Buffer Read Control Register
2235:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b0     RENB - Frame Buffer Read Enable. - Enable reading of the frame buffer. */
2236:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         GLCDC.GR2FLMRD.BIT.RENB = 1; /* Enable reading. */
 3934                             		.loc 1 2236 9 is_stmt 1 view .LVU1400
 3935                             		.loc 1 2236 33 is_stmt 0 view .LVU1401
 3936 0027 FB 5E 00 00 0E          		mov.L	#0xe0000, r5
 3937 002c EE 54 81 04             		mov.L	4612[r5], r4
 3938 0030 78 04                   		bset	#0, r4
 3939 0032 EB 54 81 04             		mov.L	r4, 4612[r5]
 3940 0036 02                      		rts
 3941                             	.L256:
2229:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 3942                             		.loc 1 2229 9 is_stmt 1 view .LVU1402
2229:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 3943                             		.loc 1 2229 33 is_stmt 0 view .LVU1403
 3944 0037 FB 5E 00 00 0E          		mov.L	#0xe0000, r5
 3945 003c EE 54 41 04             		mov.L	4356[r5], r4
 3946 0040 7A 04                   		bclr	#0, r4
 3947 0042 EB 54 41 04             		mov.L	r4, 4356[r5]
 3948 0046 2E D5                   		bra	.L257
 3949                             	.L258:
2237:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
2238:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     else
2239:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
2240:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* GR2FLMRD - Graphic 2 Frame Buffer Read Control Register
2241:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****          b0     RENB - Frame Buffer Read Enable. - Enable reading of the frame buffer. */
2242:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         GLCDC.GR2FLMRD.BIT.RENB = 0; /* Disable reading. */
 3950                             		.loc 1 2242 9 is_stmt 1 view .LVU1404
 3951                             		.loc 1 2242 33 is_stmt 0 view .LVU1405
 3952 0048 FB 5E 00 00 0E          		mov.L	#0xe0000, r5
 3953 004d EE 54 81 04             		mov.L	4612[r5], r4
 3954 0051 7A 04                   		bclr	#0, r4
 3955 0053 EB 54 81 04             		mov.L	r4, 4612[r5]
2243:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
2244:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2245:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_graphics_read_enable() */
 3956                             		.loc 1 2245 1 view .LVU1406
 3957 0057 02                      		rts
 3958                             	.LFE26:
 3960                             		.section	.text.r_glcdc_power_on,"ax",@progbits
 3961                             		.global	_r_glcdc_power_on
 3963                             	_r_glcdc_power_on:
 3964                             	.LFB27:
2246:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2247:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /*******************************************************************************
2248:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Outline      : Provides power to the GLCD module.
2249:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Function Name: r_glcdc_power_on
2250:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Description  : Module stop cancel of GLCDC.
2251:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Arguments    : none
2252:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Return Value : none
2253:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *******************************************************************************/
2254:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** void r_glcdc_power_on(void)
2255:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** {
 3965                             		.loc 1 2255 1 is_stmt 1 view -0
 3966 0000 60 40                   		sub	#4, r0
 3967                             	.LCFI10:
2256:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2257:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** #if ((R_BSP_VERSION_MAJOR == 5) && (R_BSP_VERSION_MINOR >= 30)) || (R_BSP_VERSION_MAJOR >= 6)
2258:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     bsp_int_ctrl_t int_ctrl;
 3968                             		.loc 1 2258 5 view .LVU1408
2259:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** #endif
2260:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2261:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* ---- Enable protection using PRCR register. ---- */
2262:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     R_BSP_RegisterProtectDisable (BSP_REG_PROTECT_LPC_CGC_SWR);
 3969                             		.loc 1 2262 5 view .LVU1409
 3970 0002 66 11                   		mov.L	#1, r1
 3971 0004 05 00 00 00             		bsr	_R_BSP_RegisterProtectDisable
 3972                             	.LVL258:
2263:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2264:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** #if ((R_BSP_VERSION_MAJOR == 5) && (R_BSP_VERSION_MINOR >= 30)) || (R_BSP_VERSION_MAJOR >= 6)
2265:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     R_BSP_InterruptControl (BSP_INT_SRC_EMPTY, BSP_INT_CMD_FIT_INTERRUPT_DISABLE, &int_ctrl);
 3973                             		.loc 1 2265 5 view .LVU1410
 3974 0008 EF 03                   		mov.L	r0, r3
 3975 000a 66 62                   		mov.L	#6, r2
 3976 000c 75 41 6E                		mov.L	#0x6e, r1
 3977 000f 05 00 00 00             		bsr	_R_BSP_InterruptControl
 3978                             	.LVL259:
2266:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** #endif
2267:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2268:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Release Module Stop of GLCDC */
2269:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     MSTP(GLCDC) = 0;
 3979                             		.loc 1 2269 5 view .LVU1411
 3980                             		.loc 1 2269 17 is_stmt 0 view .LVU1412
 3981 0013 FB 5E 00 00 08          		mov.L	#0x80000, r5
 3982 0018 A9 D4                   		mov.L	24[r5], r4
 3983 001a 7B D4                   		bclr	#29, r4
 3984 001c A1 D4                   		mov.L	r4, 24[r5]
2270:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2271:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** #if ((R_BSP_VERSION_MAJOR == 5) && (R_BSP_VERSION_MINOR >= 30)) || (R_BSP_VERSION_MAJOR >= 6)
2272:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     R_BSP_InterruptControl (BSP_INT_SRC_EMPTY, BSP_INT_CMD_FIT_INTERRUPT_ENABLE, &int_ctrl);
 3985                             		.loc 1 2272 5 is_stmt 1 view .LVU1413
 3986 001e EF 03                   		mov.L	r0, r3
 3987 0020 66 52                   		mov.L	#5, r2
 3988 0022 75 41 6E                		mov.L	#0x6e, r1
 3989 0025 05 00 00 00             		bsr	_R_BSP_InterruptControl
 3990                             	.LVL260:
2273:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** #endif
2274:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2275:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* ---- Disable protection using PRCR register. ---- */
2276:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     R_BSP_RegisterProtectEnable (BSP_REG_PROTECT_LPC_CGC_SWR);
 3991                             		.loc 1 2276 5 view .LVU1414
 3992 0029 66 11                   		mov.L	#1, r1
 3993 002b 05 00 00 00             		bsr	_R_BSP_RegisterProtectEnable
 3994                             	.LVL261:
2277:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2278:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_power_on() */
 3995                             		.loc 1 2278 1 is_stmt 0 view .LVU1415
 3996 002f 67 01                   		rtsd	#4
 3997                             	.LFE27:
 3999                             		.section	.text.r_glcdc_power_off,"ax",@progbits
 4000                             		.global	_r_glcdc_power_off
 4002                             	_r_glcdc_power_off:
 4003                             	.LFB28:
2279:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2280:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /*******************************************************************************
2281:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Outline      : Removes power from the GLCD module.
2282:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Function Name: r_glcdc_power_off
2283:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Description  : Module stop transition of GLCDC.
2284:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Arguments    : none
2285:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Return Value : none
2286:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *******************************************************************************/
2287:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** void r_glcdc_power_off(void)
2288:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** {
 4004                             		.loc 1 2288 1 is_stmt 1 view -0
 4005 0000 60 40                   		sub	#4, r0
 4006                             	.LCFI11:
2289:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2290:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** #if ((R_BSP_VERSION_MAJOR == 5) && (R_BSP_VERSION_MINOR >= 30)) || (R_BSP_VERSION_MAJOR >= 6)
2291:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     bsp_int_ctrl_t int_ctrl;
 4007                             		.loc 1 2291 5 view .LVU1417
2292:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** #endif
2293:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2294:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* ---- Enable protection using PRCR register. ---- */
2295:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     R_BSP_RegisterProtectDisable (BSP_REG_PROTECT_LPC_CGC_SWR);
 4008                             		.loc 1 2295 5 view .LVU1418
 4009 0002 66 11                   		mov.L	#1, r1
 4010 0004 05 00 00 00             		bsr	_R_BSP_RegisterProtectDisable
 4011                             	.LVL262:
2296:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2297:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** #if ((R_BSP_VERSION_MAJOR == 5) && (R_BSP_VERSION_MINOR >= 30)) || (R_BSP_VERSION_MAJOR >= 6)
2298:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     R_BSP_InterruptControl (BSP_INT_SRC_EMPTY, BSP_INT_CMD_FIT_INTERRUPT_DISABLE, &int_ctrl);
 4012                             		.loc 1 2298 5 view .LVU1419
 4013 0008 EF 03                   		mov.L	r0, r3
 4014 000a 66 62                   		mov.L	#6, r2
 4015 000c 75 41 6E                		mov.L	#0x6e, r1
 4016 000f 05 00 00 00             		bsr	_R_BSP_InterruptControl
 4017                             	.LVL263:
2299:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** #endif
2300:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2301:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Set Module Stop of GLCDC */
2302:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     MSTP(GLCDC) = 1;
 4018                             		.loc 1 2302 5 view .LVU1420
 4019                             		.loc 1 2302 17 is_stmt 0 view .LVU1421
 4020 0013 FB 5E 00 00 08          		mov.L	#0x80000, r5
 4021 0018 A9 D4                   		mov.L	24[r5], r4
 4022 001a 79 D4                   		bset	#29, r4
 4023 001c A1 D4                   		mov.L	r4, 24[r5]
2303:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2304:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** #if ((R_BSP_VERSION_MAJOR == 5) && (R_BSP_VERSION_MINOR >= 30)) || (R_BSP_VERSION_MAJOR >= 6)
2305:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     R_BSP_InterruptControl (BSP_INT_SRC_EMPTY, BSP_INT_CMD_FIT_INTERRUPT_ENABLE, &int_ctrl);
 4024                             		.loc 1 2305 5 is_stmt 1 view .LVU1422
 4025 001e EF 03                   		mov.L	r0, r3
 4026 0020 66 52                   		mov.L	#5, r2
 4027 0022 75 41 6E                		mov.L	#0x6e, r1
 4028 0025 05 00 00 00             		bsr	_R_BSP_InterruptControl
 4029                             	.LVL264:
2306:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** #endif
2307:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2308:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* ---- Disable protection using PRCR register. ---- */
2309:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     R_BSP_RegisterProtectEnable (BSP_REG_PROTECT_LPC_CGC_SWR);
 4030                             		.loc 1 2309 5 view .LVU1423
 4031 0029 66 11                   		mov.L	#1, r1
 4032 002b 05 00 00 00             		bsr	_R_BSP_RegisterProtectEnable
 4033                             	.LVL265:
2310:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2311:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_power_off() */
 4034                             		.loc 1 2311 1 is_stmt 0 view .LVU1424
 4035 002f 67 01                   		rtsd	#4
 4036                             	.LFE28:
 4038                             		.section	.text.r_glcdc_release_software_reset,"ax",@progbits
 4039                             		.global	_r_glcdc_release_software_reset
 4041                             	_r_glcdc_release_software_reset:
 4042                             	.LFB29:
2312:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2313:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /*******************************************************************************
2314:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Outline      : Negates reset signal to GLCDC hardware.
2315:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Function Name: r_glcdc_release_software_reset
2316:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Description  : Software reset release of GLCDC.
2317:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Arguments    : none
2318:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Return Value : none
2319:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *******************************************************************************/
2320:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** void r_glcdc_release_software_reset(void)
2321:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** {
 4043                             		.loc 1 2321 1 is_stmt 1 view -0
2322:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* ---- Releases software reset. ---- */
2323:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* BGEN - Background Generating Block Operation Control Register
2324:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b31:b17 Reserved - These bits are read as 0. Writing to these bits have no effect.
2325:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b16     SWRST    - GLCDC Software Reset Release. - Release GLCDC software reset.
2326:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b15:b9  Reserved - These bits are read as 0. Writing to these bits have no effect.
2327:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b8      VEN      - Register Value Reflection Enable.
2328:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b7:b1   Reserved - These bits are read as 0. Writing to these bits have no effect.
2329:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b0      EN       - Background Generating Block Operation Enable. */
2330:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.BGEN.BIT.SWRST = 1;
 4044                             		.loc 1 2330 5 view .LVU1426
 4045                             		.loc 1 2330 26 is_stmt 0 view .LVU1427
 4046 0000 FB 5E 00 00 0E          		mov.L	#0xe0000, r5
 4047 0005 EE 54 00 04             		mov.L	4096[r5], r4
 4048 0009 79 04                   		bset	#16, r4
 4049 000b EB 54 00 04             		mov.L	r4, 4096[r5]
2331:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2332:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_release_software_reset() */
 4050                             		.loc 1 2332 1 view .LVU1428
 4051 000f 02                      		rts
 4052                             	.LFE29:
 4054                             		.section	.text.r_glcdc_software_reset,"ax",@progbits
 4055                             		.global	_r_glcdc_software_reset
 4057                             	_r_glcdc_software_reset:
 4058                             	.LFB30:
2333:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2334:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /*******************************************************************************
2335:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Outline      : Asserts reset signal to GLCDC hardware.
2336:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Function Name: r_glcdc_software_reset
2337:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Description  : Software reset of GLCDC.
2338:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Arguments    : none
2339:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Return Value : none
2340:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *******************************************************************************/
2341:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** void r_glcdc_software_reset(void)
2342:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** {
 4059                             		.loc 1 2342 1 is_stmt 1 view -0
2343:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* ---- Applies software reset. ---- */
2344:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* BGEN - Background Generating Block Operation Control Register
2345:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b16     SWRST    - GLCDC Software Reset Release. - Release GLCDC software reset. */
2346:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.BGEN.BIT.SWRST = 0;
 4060                             		.loc 1 2346 5 view .LVU1430
 4061                             		.loc 1 2346 26 is_stmt 0 view .LVU1431
 4062 0000 FB 5E 00 00 0E          		mov.L	#0xe0000, r5
 4063 0005 EE 54 00 04             		mov.L	4096[r5], r4
 4064 0009 7B 04                   		bclr	#16, r4
 4065 000b EB 54 00 04             		mov.L	r4, 4096[r5]
2347:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2348:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_software_reset() */
 4066                             		.loc 1 2348 1 view .LVU1432
 4067 000f 02                      		rts
 4068                             	.LFE30:
 4070                             		.section	.text.r_glcdc_clut_set,"ax",@progbits
 4071                             		.global	_r_glcdc_clut_set
 4073                             	_r_glcdc_clut_set:
 4074                             	.LVL266:
 4075                             	.LFB32:
2349:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2350:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /*******************************************************************************
2351:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Outline      : Update color pallete
2352:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Function Name: r_glcdc_clut_update
2353:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Description  : Update color palette and switch an using pallete.
2354:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Arguments    : p_clut -
2355:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                   Pointer of setting parameter.
2356:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                frame -
2357:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                   Graphic plane select.
2358:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Return Value : none
2359:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *******************************************************************************/
2360:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** void r_glcdc_clut_update(glcdc_clut_cfg_t const * const p_clut, glcdc_frame_layer_t frame)
2361:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** {
2362:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     uint32_t *p_base = p_clut->p_base;
2363:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     glcdc_clut_plane_t set_clutplane;
2364:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     volatile uint32_t i;
2365:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2366:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* If enable graphics data read from memory */
2367:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (false == g_ctrl_blk.graphics_read_enable[frame])
2368:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
2369:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         return;
2370:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
2371:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2372:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (true == p_clut->enable)
2373:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
2374:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         if (GLCDC_CLUT_PLANE_1 == r_glcdc_is_clutplane_selected (frame))
2375:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
2376:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             set_clutplane = GLCDC_CLUT_PLANE_0;
2377:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
2378:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         else
2379:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
2380:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             set_clutplane = GLCDC_CLUT_PLANE_1;
2381:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
2382:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2383:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* Copy the new CLUT data on the source memory to the CLUT SRAM in the GLCD module */
2384:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2385:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* WAIT_LOOP */
2386:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         for (i = p_clut->start; i < (p_clut->start + p_clut->size); i++)
2387:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
2388:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****             r_glcdc_clut_set (frame, set_clutplane, i, *p_base++);
2389:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
2390:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2391:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* Make the GLCD module read the new CLUT table data from the next frame */
2392:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         r_glcdc_clutplane_select (frame, set_clutplane);
2393:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
2394:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2395:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_clut_update() */
2396:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2397:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /*******************************************************************************
2398:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Outline      : Updates data in the entry of CLUT0 or CLUT1.
2399:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Function Name: r_glcdc_clut_set
2400:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Description  : Color palette setting.
2401:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Arguments    : frame -
2402:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Graphic plane select.
2403:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                clut_plane -
2404:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Color table plane select.
2405:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                entry -
2406:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Number of CLUT entry
2407:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                data -
2408:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Data to be updated
2409:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Return Value : none
2410:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *******************************************************************************/
2411:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** void r_glcdc_clut_set(glcdc_frame_layer_t frame, glcdc_clut_plane_t clut_plane, uint32_t entry, uin
2412:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** {
 4076                             		.loc 1 2412 1 is_stmt 1 view -0
2413:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* GRnCLUTm[k] - Color Look-up Table
2414:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b31:b24 A[7:0] - Color Look-up Table A Value Setting.
2415:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b23:b16 R[7:0] - Color Look-up Table R Value Setting.
2416:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b15:b8  G[7:0] - Color Look-up Table G Value Setting.
2417:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b7:b0   B[7:0] - Color Look-up Table B Value Setting. */
2418:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     gp_gr_clut[frame][clut_plane]->grxclut[entry].lsize = data;
 4077                             		.loc 1 2418 5 view .LVU1434
 4078                             		.loc 1 2418 22 is_stmt 0 view .LVU1435
 4079 0000 6C 11                   		shll	#1, r1
 4080                             	.LVL267:
 4081                             		.loc 1 2418 22 view .LVU1436
 4082 0002 4B 12                   		add	r1, r2
 4083                             	.LVL268:
 4084                             		.loc 1 2418 22 view .LVU1437
 4085 0004 FB 52 00 00 00 00       		mov.L	#_gp_gr_clut, r5
 4086 000a FE 62 55                		mov.L	[r2,r5], r5
 4087                             		.loc 1 2418 57 view .LVU1438
 4088 000d FE 23 54                		mov.L	r4, [r3,r5]
2419:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2420:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_clut_set() */
 4089                             		.loc 1 2420 1 view .LVU1439
 4090 0010 02                      		rts
 4091                             	.LFE32:
 4093                             		.section	.text.r_glcdc_bg_operation_enable,"ax",@progbits
 4094                             		.global	_r_glcdc_bg_operation_enable
 4096                             	_r_glcdc_bg_operation_enable:
 4097                             	.LFB33:
2421:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2422:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /*******************************************************************************
2423:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Outline      : Enables the background screen generation block.
2424:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Function Name: r_glcdc_bg_operation_enable
2425:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Description  : Start operation.
2426:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Arguments    : none
2427:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Return Value : none
2428:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *******************************************************************************/
2429:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** void r_glcdc_bg_operation_enable(void)
2430:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** {
 4098                             		.loc 1 2430 1 is_stmt 1 view -0
2431:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* ---- Enables background plane operation and internal register value reflection. ---- */
2432:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* BGEN - Background Generating Block Operation Control Register
2433:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b16     SWRST    - GLCDC Software Reset Release. - Release GLCDC software reset.
2434:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b8      VEN      - Register Value Reflection Enable. - Enable the reflection of the register v
2435:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b0      EN       - Background Generating Block Operation Enable. - Enable background generatin
2436:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.BGEN.LONG = 0x00010101;
 4099                             		.loc 1 2436 5 view .LVU1441
 4100                             		.loc 1 2436 21 is_stmt 0 view .LVU1442
 4101 0000 FB 5E 00 00 0E          		mov.L	#0xe0000, r5
 4102 0005 FA 5E 00 04 01 01 01    		mov.L	#0x10101, 4096[r5]
2437:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2438:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_bg_operation_enable() */
 4103                             		.loc 1 2438 1 view .LVU1443
 4104 000c 02                      		rts
 4105                             	.LFE33:
 4107                             		.section	.text.r_glcdc_bg_operation_disable,"ax",@progbits
 4108                             		.global	_r_glcdc_bg_operation_disable
 4110                             	_r_glcdc_bg_operation_disable:
 4111                             	.LFB34:
2439:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2440:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /*******************************************************************************
2441:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Outline      : Disables the background screen generation block.
2442:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Function Name: r_glcdc_bg_operation_disable
2443:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Description  : Stop operation.
2444:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Arguments    : none
2445:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Return Value : none
2446:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *******************************************************************************/
2447:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** void r_glcdc_bg_operation_disable(void)
2448:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** {
 4112                             		.loc 1 2448 1 is_stmt 1 view -0
2449:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Disables background plane operation */
2450:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* BGEN - Background Generating Block Operation Control Register
2451:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b0 EN - Background Generating Block Operation Enable. - Disable background generating block op
2452:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.BGEN.BIT.EN = 0;
 4113                             		.loc 1 2452 5 view .LVU1445
 4114                             		.loc 1 2452 23 is_stmt 0 view .LVU1446
 4115 0000 FB 5E 00 00 0E          		mov.L	#0xe0000, r5
 4116 0005 EE 54 00 04             		mov.L	4096[r5], r4
 4117 0009 7A 04                   		bclr	#0, r4
 4118 000b EB 54 00 04             		mov.L	r4, 4096[r5]
2453:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2454:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Confirm that operation of the background plane stops. */
2455:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2456:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* WAIT_LOOP */
2457:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     while (1 == GLCDC.BGMON.BIT.EN)
 4119                             		.loc 1 2457 5 is_stmt 1 view .LVU1447
 4120                             	.L269:
 4121                             		.loc 1 2457 32 is_stmt 0 view .LVU1448
 4122 000f FB 5E 00 00 0E          		mov.L	#0xe0000, r5
 4123 0014 EE 55 06 04             		mov.L	4120[r5], r5
 4124                             		.loc 1 2457 11 view .LVU1449
 4125 0018 FD 74 C5 01             		tst	#1, r5
 4126 001c 14                      		beq	.L271
2458:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
2459:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         R_BSP_NOP ();
 4127                             		.loc 1 2459 9 is_stmt 1 view .LVU1450
 4128                             	 ; 2459 "../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c" 1
 4129 001d 03                      		nop
 4130                             	 ; 0 "" 2
 4131 001e 2E F1                   		bra	.L269
 4132                             	.L271:
2460:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
2461:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2462:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_bg_operation_disable() */
 4133                             		.loc 1 2462 1 is_stmt 0 view .LVU1451
 4134 0020 02                      		rts
 4135                             	.LFE34:
 4137                             		.section	.text.r_glcdc_is_register_reflecting,"ax",@progbits
 4138                             		.global	_r_glcdc_is_register_reflecting
 4140                             	_r_glcdc_is_register_reflecting:
 4141                             	.LFB35:
2463:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2464:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /*******************************************************************************
2465:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Outline      : Checks the register update status for all the control blocks in GLCDC.
2466:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Function Name: r_glcdc_is_register_reflecting
2467:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Description  : Checks the register update status for all the control blocks in GLCDC.
2468:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Arguments    : none
2469:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Return Value : true -
2470:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                   Register update for all the control block is underway
2471:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                false -
2472:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                   Register update is not underway
2473:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *******************************************************************************/
2474:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** bool r_glcdc_is_register_reflecting(void)
2475:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** {
 4142                             		.loc 1 2475 1 is_stmt 1 view -0
2476:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* BGEN - Background Generating Block Operation Control Register
2477:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b8      VEN      - Register Value Reflection Enable. */
2478:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     return GLCDC.BGEN.BIT.VEN; /* checks status of internal register value reflection. */
 4143                             		.loc 1 2478 5 view .LVU1453
 4144                             		.loc 1 2478 26 is_stmt 0 view .LVU1454
 4145 0000 FB 5E 00 00 0E          		mov.L	#0xe0000, r5
 4146 0005 EE 51 00 04             		mov.L	4096[r5], r1
 4147 0009 68 81                   		shlr	#8, r1
2479:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2480:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_is_register_reflecting() */
 4148                             		.loc 1 2480 1 view .LVU1455
 4149 000b 64 11                   		and #1, r1
 4150 000d 02                      		rts
 4151                             	.LFE35:
 4153                             		.section	.text.r_glcdc_output_ctrl_update,"ax",@progbits
 4154                             		.global	_r_glcdc_output_ctrl_update
 4156                             	_r_glcdc_output_ctrl_update:
 4157                             	.LFB36:
2481:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2482:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /*******************************************************************************
2483:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Outline      : Enables output control block register update.
2484:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Function Name: r_glcdc_output_ctrl_update
2485:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Description  : Enables output control block register update.
2486:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Arguments    : none
2487:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Return Value : none
2488:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *******************************************************************************/
2489:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** void r_glcdc_output_ctrl_update(void)
2490:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** {
 4158                             		.loc 1 2490 1 is_stmt 1 view -0
2491:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* OUTVEN - Output Control Block Register Update Control Register
2492:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b8      VEN      - Register Value Reflection Enable. - Enable the reflection of the register v
2493:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.OUTVEN.BIT.VEN = 1;
 4159                             		.loc 1 2493 5 view .LVU1457
 4160                             		.loc 1 2493 26 is_stmt 0 view .LVU1458
 4161 0000 FB 5E 00 00 0E          		mov.L	#0xe0000, r5
 4162 0005 EE 54 F0 04             		mov.L	5056[r5], r4
 4163 0009 78 04                   		bset	#0, r4
 4164 000b EB 54 F0 04             		mov.L	r4, 5056[r5]
2494:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2495:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_output_ctrl_update() */
 4165                             		.loc 1 2495 1 view .LVU1459
 4166 000f 02                      		rts
 4167                             	.LFE36:
 4169                             		.section	.text.r_glcdc_is_output_ctrl_updating,"ax",@progbits
 4170                             		.global	_r_glcdc_is_output_ctrl_updating
 4172                             	_r_glcdc_is_output_ctrl_updating:
 4173                             	.LFB37:
2496:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2497:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /*******************************************************************************
2498:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Outline      : Checks whether output control block register updating is underway or not.
2499:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Function Name: r_glcdc_is_output_ctrl_updating
2500:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Description  : Checks whether output control block register updating is underway or not.
2501:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Arguments    : none
2502:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Return Value : true -
2503:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                   Register update for output control block is underway
2504:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                false -
2505:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                   Register update is not underway
2506:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *******************************************************************************/
2507:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** bool r_glcdc_is_output_ctrl_updating(void)
2508:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** {
 4174                             		.loc 1 2508 1 is_stmt 1 view -0
2509:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* OUTVEN - Output Control Block Register Update Control Register
2510:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b0  VEN - Output Control Block Register Value Reflection Enable. */
2511:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     return GLCDC.OUTVEN.BIT.VEN; /* checks status of internal register value reflection. */
 4175                             		.loc 1 2511 5 view .LVU1461
 4176                             		.loc 1 2511 28 is_stmt 0 view .LVU1462
 4177 0000 FB 5E 00 00 0E          		mov.L	#0xe0000, r5
 4178 0005 EE 51 F0 04             		mov.L	5056[r5], r1
2512:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2513:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_is_output_ctrl_updating() */
 4179                             		.loc 1 2513 1 view .LVU1463
 4180 0009 64 11                   		and #1, r1
 4181 000b 02                      		rts
 4182                             	.LFE37:
 4184                             		.section	.text.r_glcdc_line_detect_number_set,"ax",@progbits
 4185                             		.global	_r_glcdc_line_detect_number_set
 4187                             	_r_glcdc_line_detect_number_set:
 4188                             	.LVL269:
 4189                             	.LFB38:
2514:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2515:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /*******************************************************************************
2516:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Outline      : Sets the number for line detection.
2517:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Function Name: r_glcdc_line_detect_number_set
2518:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Description  : Sets the number for line detection.
2519:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Arguments    : line -
2520:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Number for line detection.
2521:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Return Value : none
2522:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *******************************************************************************/
2523:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** void r_glcdc_line_detect_number_set(uint32_t line)
2524:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** {
 4190                             		.loc 1 2524 1 is_stmt 1 view -0
2525:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* GR2CLUTINT - Graphic 2 CLUT/Interrupt Control Register
2526:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b31:b17 Reserved   - These bits are read as 0. Writing to these bits have no effect.
2527:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b16     SEL        - CLUT Control. - Select Color Look-up Table.
2528:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b15:b11 Reserved   - These bits are read as 0. Writing to these bits have no effect.
2529:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b10:b0  LINE[10:0] - Detecting Scan line Setting. */
2530:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.GR2CLUTINT.BIT.LINE = line & GRn_CLUTINT_LINE_MASK;
 4191                             		.loc 1 2530 5 view .LVU1465
 4192                             		.loc 1 2530 31 is_stmt 0 view .LVU1466
 4193 0000 FB 4E 00 00 0E          		mov.L	#0xe0000, r4
 4194 0005 EE 45 94 04             		mov.L	4688[r4], r5
 4195 0009 76 21 FF 07             		and #0x7ff, r1
 4196                             	.LVL270:
 4197                             		.loc 1 2530 31 view .LVU1467
 4198 000d 76 25 00 F8             		and #-2048, r5
 4199 0011 57 51                   		or	r5, r1
 4200 0013 EB 41 94 04             		mov.L	r1, 4688[r4]
2531:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2532:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_line_detect_number_set() */
 4201                             		.loc 1 2532 1 view .LVU1468
 4202 0017 02                      		rts
 4203                             	.LFE38:
 4205                             		.section	.text.r_glcdc_is_fading,"ax",@progbits
 4206                             		.global	_r_glcdc_is_fading
 4208                             	_r_glcdc_is_fading:
 4209                             	.LVL271:
 4210                             	.LFB39:
2533:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2534:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /*******************************************************************************
2535:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Outline      : Checks whether fade in/out progress is underway or not.
2536:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Function Name: r_glcdc_is_fading
2537:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Description  : Checks whether fade in progress is underway or not.
2538:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Arguments    : frame -
2539:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Graphic plane select.
2540:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Return Value : true -
2541:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                   fade in progress is underway
2542:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                false -
2543:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                   fade in progress is not underway
2544:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *******************************************************************************/
2545:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** bool r_glcdc_is_fading(glcdc_frame_layer_t frame)
2546:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** {
 4211                             		.loc 1 2546 1 is_stmt 1 view -0
2547:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* GRnMON - Graphic n Status Monitor Register
2548:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b31:b17 Reserved - These bits are read as 0.
2549:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b16     UFST     - Underflow Status Flag.
2550:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b15:b1  Reserved - These bits are read as 0.
2551:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b0      ARCST    - Alpha Blending Status Flag. - Fade-in/fade-out in progress status */
2552:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     return gp_gr[frame]->grxmon.bit.arcst;
 4212                             		.loc 1 2552 5 view .LVU1470
 4213                             		.loc 1 2552 17 is_stmt 0 view .LVU1471
 4214 0000 FB 52 00 00 00 00       		mov.L	#_gp_gr, r5
 4215 0006 FE 61 55                		mov.L	[r1,r5], r5
 4216                             		.loc 1 2552 36 view .LVU1472
 4217 0009 AD 59                   		mov.L	84[r5], r1
 4218                             	.LVL272:
2553:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2554:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_is_fading() */
 4219                             		.loc 1 2554 1 view .LVU1473
 4220 000b 64 11                   		and #1, r1
 4221 000d 02                      		rts
 4222                             	.LFE39:
 4224                             		.section	.text.r_glcdc_is_clutplane_selected,"ax",@progbits
 4225                             		.global	_r_glcdc_is_clutplane_selected
 4227                             	_r_glcdc_is_clutplane_selected:
 4228                             	.LVL273:
 4229                             	.LFB40:
2555:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2556:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /*******************************************************************************
2557:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Outline      : Checks whether CLUT plane1 is currently selected or not.
2558:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Function Name: r_glcdc_is_clutplane_selected
2559:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Description  : Checks whether CLUT plane1 is currently selected or not.
2560:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Arguments    : frame -
2561:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Graphic plane select.
2562:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Return Value : GLCDC_CLUT_PLANE_0 -
2563:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                   CLUT plane0 is selected.
2564:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                GLCDC_CLUT_PLANE_1 -
2565:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                   CLUT plane1 is selected.
2566:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *******************************************************************************/
2567:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** glcdc_clut_plane_t r_glcdc_is_clutplane_selected(glcdc_frame_layer_t frame)
2568:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** {
 4230                             		.loc 1 2568 1 is_stmt 1 view -0
2569:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* GRnCLUTINT - Graphic n CLUT/Interrupt Control Register
2570:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b16 SEL - CLUT Control. - Select Color Look-up Table. */
2571:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     return (glcdc_clut_plane_t) gp_gr[frame]->grxclutint.bit.sel;
 4231                             		.loc 1 2571 5 view .LVU1475
 4232                             		.loc 1 2571 38 is_stmt 0 view .LVU1476
 4233 0000 FB 52 00 00 00 00       		mov.L	#_gp_gr, r5
 4234 0006 FE 61 55                		mov.L	[r1,r5], r5
 4235                             		.loc 1 2571 61 view .LVU1477
 4236 0009 AD 51                   		mov.L	80[r5], r1
 4237                             	.LVL274:
 4238                             		.loc 1 2571 61 view .LVU1478
 4239 000b 69 01                   		shlr	#16, r1
2572:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2573:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_is_clutplane_selected() */
 4240                             		.loc 1 2573 1 view .LVU1479
 4241 000d 64 11                   		and #1, r1
 4242 000f 02                      		rts
 4243                             	.LFE40:
 4245                             		.section	.text.r_glcdc_clutplane_select,"ax",@progbits
 4246                             		.global	_r_glcdc_clutplane_select
 4248                             	_r_glcdc_clutplane_select:
 4249                             	.LVL275:
 4250                             	.LFB41:
2574:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2575:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /*******************************************************************************
2576:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Outline      : Selects CLUT plane0 or plane1 as current plane for the specified graphics layer.
2577:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Function Name: r_glcdc_clutplane_select
2578:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Description  : Selects CLUT plane0 or plane1 as current plane for the specified graphics layer.
2579:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Arguments    : frame -
2580:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Graphic plane select.
2581:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                clut_plane -
2582:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Color table plane select.
2583:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Return Value : none
2584:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *******************************************************************************/
2585:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** void r_glcdc_clutplane_select(glcdc_frame_layer_t frame, glcdc_clut_plane_t clut_plane)
2586:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** {
 4251                             		.loc 1 2586 1 is_stmt 1 view -0
2587:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* GRnCLUTINT - Graphic n CLUT/Interrupt Control Register
2588:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b16 SEL - CLUT Control. - Select Color Look-up Table. */
2589:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     gp_gr[frame]->grxclutint.bit.sel = (uint32_t) clut_plane;
 4252                             		.loc 1 2589 5 view .LVU1481
 4253                             		.loc 1 2589 10 is_stmt 0 view .LVU1482
 4254 0000 FB 52 00 00 00 00       		mov.L	#_gp_gr, r5
 4255 0006 FE 61 55                		mov.L	[r1,r5], r5
 4256                             		.loc 1 2589 38 view .LVU1483
 4257 0009 AD 54                   		mov.L	80[r5], r4
 4258 000b FD 74 C2 01             		tst	#1, r2
 4259 000f FD F0 14                		bmne	#16, r4
 4260 0012 A5 54                   		mov.L	r4, 80[r5]
2590:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2591:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_clutplane_select() */
 4261                             		.loc 1 2591 1 view .LVU1484
 4262 0014 02                      		rts
 4263                             	.LFE41:
 4265                             		.section	.text.r_glcdc_clut_update,"ax",@progbits
 4266                             		.global	_r_glcdc_clut_update
 4268                             	_r_glcdc_clut_update:
 4269                             	.LVL276:
 4270                             	.LFB31:
2361:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     uint32_t *p_base = p_clut->p_base;
 4271                             		.loc 1 2361 1 is_stmt 1 view -0
2361:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     uint32_t *p_base = p_clut->p_base;
 4272                             		.loc 1 2361 1 is_stmt 0 view .LVU1486
 4273 0000 6E 6B                   		pushm	r6-r11
 4274                             	.LCFI12:
 4275 0002 60 40                   		sub	#4, r0
 4276                             	.LCFI13:
2362:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     glcdc_clut_plane_t set_clutplane;
 4277                             		.loc 1 2362 5 is_stmt 1 view .LVU1487
2362:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     glcdc_clut_plane_t set_clutplane;
 4278                             		.loc 1 2362 15 is_stmt 0 view .LVU1488
 4279 0004 A8 1F                   		mov.L	4[r1], r7
 4280                             	.LVL277:
2363:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     volatile uint32_t i;
 4281                             		.loc 1 2363 5 is_stmt 1 view .LVU1489
2364:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 4282                             		.loc 1 2364 5 view .LVU1490
2367:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 4283                             		.loc 1 2367 5 view .LVU1491
2367:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 4284                             		.loc 1 2367 49 is_stmt 0 view .LVU1492
 4285 0006 70 2A 00 00 00 00       		add	#_g_ctrl_blk, r2, r10
2367:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 4286                             		.loc 1 2367 8 view .LVU1493
 4287 000c 59 AA 0E                		movu.B	14[r10], r10
 4288 000f 61 0A                   		cmp	#0, r10
 4289 0011 16                      		beq	.L279
2372:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 4290                             		.loc 1 2372 5 is_stmt 1 view .LVU1494
2372:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
 4291                             		.loc 1 2372 8 is_stmt 0 view .LVU1495
 4292 0012 58 1A                   		movu.B	[r1], r10
 4293 0014 61 0A                   		cmp	#0, r10
 4294 0016 1C                      		bne	.L286
 4295                             	.LVL278:
 4296                             	.L279:
2395:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 4297                             		.loc 1 2395 1 view .LVU1496
 4298 0017 3F 6B 07                		rtsd	#28, r6-r11
 4299                             	.LVL279:
 4300                             	.L286:
2395:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 4301                             		.loc 1 2395 1 view .LVU1497
 4302 001a EF 26                   		mov.L	r2, r6
 4303 001c EF 1A                   		mov.L	r1, r10
2374:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 4304                             		.loc 1 2374 9 is_stmt 1 view .LVU1498
2374:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 4305                             		.loc 1 2374 35 is_stmt 0 view .LVU1499
 4306 001e EF 21                   		mov.L	r2, r1
 4307                             	.LVL280:
2374:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 4308                             		.loc 1 2374 35 view .LVU1500
 4309 0020 05 00 00 00             		bsr	_r_glcdc_is_clutplane_selected
 4310                             	.LVL281:
2374:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 4311                             		.loc 1 2374 12 view .LVU1501
 4312 0024 61 11                   		cmp	#1, r1
 4313 0026 20 2B                   		beq	.L287
2380:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 4314                             		.loc 1 2380 27 view .LVU1502
 4315 0028 66 1B                   		mov.L	#1, r11
 4316                             	.L281:
 4317                             	.LVL282:
2386:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 4318                             		.loc 1 2386 9 is_stmt 1 view .LVU1503
2386:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 4319                             		.loc 1 2386 24 is_stmt 0 view .LVU1504
 4320 002a 5D A5 04                		movu.W	8[r10], r5
2386:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 4321                             		.loc 1 2386 16 view .LVU1505
 4322 002d E3 05                   		mov.L	r5, [r0]
 4323                             	.LVL283:
 4324                             	.L282:
2386:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 4325                             		.loc 1 2386 44 discriminator 1 view .LVU1506
 4326 002f 5D A5 04                		movu.W	8[r10], r5
2386:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 4327                             		.loc 1 2386 60 discriminator 1 view .LVU1507
 4328 0032 5D A4 05                		movu.W	10[r10], r4
2386:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 4329                             		.loc 1 2386 52 discriminator 1 view .LVU1508
 4330 0035 4B 45                   		add	r4, r5
2386:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 4331                             		.loc 1 2386 9 discriminator 1 view .LVU1509
 4332 0037 06 84 05                		cmp	[r0].L, r5
 4333 003a 25 1B                   		bleu	.L288
2388:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 4334                             		.loc 1 2388 13 is_stmt 1 discriminator 3 view .LVU1510
 4335 003c EC 03                   		mov.L	[r0], r3
2388:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 4336                             		.loc 1 2388 13 is_stmt 0 discriminator 3 view .LVU1511
 4337 003e FD 2A 74                		mov.L	[r7+], r4
 4338                             	.LVL284:
2388:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 4339                             		.loc 1 2388 13 discriminator 3 view .LVU1512
 4340 0041 EF B2                   		mov.L	r11, r2
 4341 0043 EF 61                   		mov.L	r6, r1
 4342 0045 05 00 00 00             		bsr	_r_glcdc_clut_set
 4343                             	.LVL285:
2386:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         {
 4344                             		.loc 1 2386 70 discriminator 3 view .LVU1513
 4345 0049 EC 05                   		mov.L	[r0], r5
 4346 004b 62 15                   		add	#1, r5
 4347 004d E3 05                   		mov.L	r5, [r0]
 4348 004f 2E E0                   		bra	.L282
 4349                             	.LVL286:
 4350                             	.L287:
2376:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         }
 4351                             		.loc 1 2376 27 view .LVU1514
 4352 0051 66 0B                   		mov.L	#0, r11
 4353 0053 2E D7                   		bra	.L281
 4354                             	.LVL287:
 4355                             	.L288:
2392:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 4356                             		.loc 1 2392 9 is_stmt 1 view .LVU1515
 4357 0055 EF B2                   		mov.L	r11, r2
 4358 0057 EF 61                   		mov.L	r6, r1
 4359 0059 05 00 00 00             		bsr	_r_glcdc_clutplane_select
 4360                             	.LVL288:
 4361 005d 2E BA                   		bra	.L279
 4362                             	.LFE31:
 4364                             		.section	.text.r_glcdc_gr_plane_update,"ax",@progbits
 4365                             		.global	_r_glcdc_gr_plane_update
 4367                             	_r_glcdc_gr_plane_update:
 4368                             	.LVL289:
 4369                             	.LFB42:
2592:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2593:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /*******************************************************************************
2594:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Outline      : Enables specified graphics layer register update at the next Vsync timing.
2595:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Function Name: r_glcdc_gr_plane_update
2596:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Description  : Enables specified graphics layer register update at the next Vsync timing.
2597:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Arguments    : frame -
2598:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Graphic plane select.
2599:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Return Value : none
2600:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *******************************************************************************/
2601:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** void r_glcdc_gr_plane_update(glcdc_frame_layer_t frame)
2602:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** {
 4370                             		.loc 1 2602 1 view -0
2603:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* GRnVEN - Graphic n Register Update Control Register
2604:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b31:b1 Reserved - These bits are read as 0. Writing to these bits have no effect.
2605:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b0     VEN      - Graphic n Register Value Reflection Enable */
2606:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     gp_gr[frame]->grxven.bit.ven = 1;
 4371                             		.loc 1 2606 5 view .LVU1517
 4372                             		.loc 1 2606 10 is_stmt 0 view .LVU1518
 4373 0000 FB 52 00 00 00 00       		mov.L	#_gp_gr, r5
 4374 0006 FE 61 55                		mov.L	[r1,r5], r5
 4375                             		.loc 1 2606 34 view .LVU1519
 4376 0009 EC 54                   		mov.L	[r5], r4
 4377 000b 78 04                   		bset	#0, r4
 4378 000d E3 54                   		mov.L	r4, [r5]
2607:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2608:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_gr_plane_update() */
 4379                             		.loc 1 2608 1 view .LVU1520
 4380 000f 02                      		rts
 4381                             	.LFE42:
 4383                             		.section	.text.r_glcdc_is_gr_plane_updating,"ax",@progbits
 4384                             		.global	_r_glcdc_is_gr_plane_updating
 4386                             	_r_glcdc_is_gr_plane_updating:
 4387                             	.LVL290:
 4388                             	.LFB43:
2609:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2610:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /*******************************************************************************
2611:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Outline      : Checks whether specified graphics layer register update is underway or not.
2612:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Function Name: r_glcdc_is_gr_plane_updating
2613:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Description  : Checks whether specified graphics layer register update is underway or not.
2614:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Arguments    : frame -
2615:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                  Graphic plane select.
2616:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Return Value : true -
2617:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                   Register update for the graphics plane block is underway.
2618:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                false -
2619:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                   Register update is not underway.
2620:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *******************************************************************************/
2621:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** bool r_glcdc_is_gr_plane_updating(glcdc_frame_layer_t frame)
2622:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** {
 4389                             		.loc 1 2622 1 is_stmt 1 view -0
2623:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* GRnVEN - Graphic n Register Update Control Register
2624:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b0     VEN      - Graphic n Register Value Reflection Enable */
2625:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     return gp_gr[frame]->grxven.bit.ven;
 4390                             		.loc 1 2625 5 view .LVU1522
 4391                             		.loc 1 2625 17 is_stmt 0 view .LVU1523
 4392 0000 FB 52 00 00 00 00       		mov.L	#_gp_gr, r5
 4393 0006 FE 61 55                		mov.L	[r1,r5], r5
 4394                             		.loc 1 2625 36 view .LVU1524
 4395 0009 EC 51                   		mov.L	[r5], r1
 4396                             	.LVL291:
2626:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2627:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_is_gr_plane_updating() */
 4397                             		.loc 1 2627 1 view .LVU1525
 4398 000b 64 11                   		and #1, r1
 4399 000d 02                      		rts
 4400                             	.LFE43:
 4402                             		.section	.text.r_glcdc_gamma_update,"ax",@progbits
 4403                             		.global	_r_glcdc_gamma_update
 4405                             	_r_glcdc_gamma_update:
 4406                             	.LFB44:
2628:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2629:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /*******************************************************************************
2630:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Outline      : Enables specified gamma register update at the next Vsync timing.
2631:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Function Name: r_glcdc_gamma_update
2632:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Description  : Enables specified gamma register update at the next Vsync timing.
2633:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Arguments    : none
2634:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Return Value : none
2635:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *******************************************************************************/
2636:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** void r_glcdc_gamma_update(void)
2637:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** {
 4407                             		.loc 1 2637 1 is_stmt 1 view -0
2638:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* ---- Reflect the value of registers ---- */
2639:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* GAMxVEN - Gamma Correction x Block Register Update Control Register
2640:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b31:b1 Reserved - These bits are read as 0. Writing to these bits have no effect.
2641:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b0     VEN      - Gamma Correction x Block Register Value Reflection Enable.
2642:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      - Enable the reflection of the register values */
2643:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.GAMGVEN.BIT.VEN = 1;
 4408                             		.loc 1 2643 5 view .LVU1527
 4409                             		.loc 1 2643 27 is_stmt 0 view .LVU1528
 4410 0000 FB 5E 00 00 0E          		mov.L	#0xe0000, r5
 4411 0005 EE 54 C0 04             		mov.L	4864[r5], r4
 4412 0009 78 04                   		bset	#0, r4
 4413 000b EB 54 C0 04             		mov.L	r4, 4864[r5]
2644:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.GAMBVEN.BIT.VEN = 1;
 4414                             		.loc 1 2644 5 is_stmt 1 view .LVU1529
 4415                             		.loc 1 2644 27 is_stmt 0 view .LVU1530
 4416 000f EE 54 D0 04             		mov.L	4928[r5], r4
 4417 0013 78 04                   		bset	#0, r4
 4418 0015 EB 54 D0 04             		mov.L	r4, 4928[r5]
2645:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.GAMRVEN.BIT.VEN = 1;
 4419                             		.loc 1 2645 5 is_stmt 1 view .LVU1531
 4420                             		.loc 1 2645 27 is_stmt 0 view .LVU1532
 4421 0019 EE 54 E0 04             		mov.L	4992[r5], r4
 4422 001d 78 04                   		bset	#0, r4
 4423 001f EB 54 E0 04             		mov.L	r4, 4992[r5]
2646:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2647:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_gamma_update() */
 4424                             		.loc 1 2647 1 view .LVU1533
 4425 0023 02                      		rts
 4426                             	.LFE44:
 4428                             		.section	.text.r_glcdc_is_gamma_updating,"ax",@progbits
 4429                             		.global	_r_glcdc_is_gamma_updating
 4431                             	_r_glcdc_is_gamma_updating:
 4432                             	.LFB45:
2648:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2649:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /*******************************************************************************
2650:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Outline      : Checks whether specified gamma correction register update is underway or not.
2651:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Function Name: r_glcdc_is_gamma_updating
2652:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Description  : Checks whether specified gamma correction register update is underway or not.
2653:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Arguments    : none
2654:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Return Value : true -
2655:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                   Register update for the gamma correction is underway.
2656:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                false -
2657:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                   Register update is not underway.
2658:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *******************************************************************************/
2659:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** bool r_glcdc_is_gamma_updating(void)
2660:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** {
 4433                             		.loc 1 2660 1 is_stmt 1 view -0
2661:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     bool flag;
 4434                             		.loc 1 2661 5 view .LVU1535
2662:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2663:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* GAMxVEN - Gamma Correction x Block Register Update Control Register
2664:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b0     VEN      - Gamma Correction x Block Register Value Reflection Enable.
2665:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      - Enable the reflection of the register values */
2666:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     flag = (bool) GLCDC.GAMGVEN.BIT.VEN;
 4435                             		.loc 1 2666 5 view .LVU1536
 4436                             		.loc 1 2666 36 is_stmt 0 view .LVU1537
 4437 0000 FB 4E 00 00 0E          		mov.L	#0xe0000, r4
 4438 0005 EE 45 C0 04             		mov.L	4864[r4], r5
 4439 0009 64 15                   		and #1, r5
 4440                             	.LVL292:
2667:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     flag |= (bool) GLCDC.GAMBVEN.BIT.VEN;
 4441                             		.loc 1 2667 5 is_stmt 1 view .LVU1538
 4442                             		.loc 1 2667 37 is_stmt 0 view .LVU1539
 4443 000b EE 41 D0 04             		mov.L	4928[r4], r1
 4444 000f 64 11                   		and #1, r1
 4445                             		.loc 1 2667 10 view .LVU1540
 4446 0011 57 15                   		or	r1, r5
 4447                             	.LVL293:
2668:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     flag |= (bool) GLCDC.GAMRVEN.BIT.VEN;
 4448                             		.loc 1 2668 5 is_stmt 1 view .LVU1541
 4449                             		.loc 1 2668 37 is_stmt 0 view .LVU1542
 4450 0013 EE 41 E0 04             		mov.L	4992[r4], r1
 4451 0017 64 11                   		and #1, r1
 4452                             	.LVL294:
2669:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2670:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     return flag;
 4453                             		.loc 1 2670 5 is_stmt 1 view .LVU1543
2671:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2672:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_is_gamma_updating() */
 4454                             		.loc 1 2672 1 is_stmt 0 view .LVU1544
 4455 0019 57 51                   		or	r5, r1
 4456                             	.LVL295:
 4457                             		.loc 1 2672 1 view .LVU1545
 4458 001b 02                      		rts
 4459                             	.LFE45:
 4461                             		.section	.text.r_glcdc_vpos_int_status_check,"ax",@progbits
 4462                             		.global	_r_glcdc_vpos_int_status_check
 4464                             	_r_glcdc_vpos_int_status_check:
 4465                             	.LFB46:
2673:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2674:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /*******************************************************************************
2675:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Outline      : Checks whether graphic 2 line detection is detected or not.
2676:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Function Name: r_glcdc_vpos_int_status_check
2677:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Description  : Checks whether graphic 2 line detection is detected or not.
2678:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Arguments    : none
2679:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Return Value : true -
2680:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                   graphic 2 line detection is detected.
2681:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                false -
2682:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                   graphic 2 line detection is not detected.
2683:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *******************************************************************************/
2684:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** bool r_glcdc_vpos_int_status_check(void)
2685:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** {
 4466                             		.loc 1 2685 1 is_stmt 1 view -0
2686:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* STMON - Detected Status Monitor Register
2687:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b31:b3 Reserved   - These bits are read as 0.
2688:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b2     GR2UF - Graphic 2 Underflow Detection Flag.
2689:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b1     GR1UF - Graphic 1 Underflow Detection Flag.
2690:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b0     VPOS  - Graphic 2 Specified Line Notification Detection Flag. */
2691:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     return GLCDC.STMON.BIT.VPOS;
 4467                             		.loc 1 2691 5 view .LVU1547
 4468                             		.loc 1 2691 27 is_stmt 0 view .LVU1548
 4469 0000 FB 5E 00 00 0E          		mov.L	#0xe0000, r5
 4470 0005 EE 51 13 05             		mov.L	5196[r5], r1
2692:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2693:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_vpos_int_status_check() */
 4471                             		.loc 1 2693 1 view .LVU1549
 4472 0009 64 11                   		and #1, r1
 4473 000b 02                      		rts
 4474                             	.LFE46:
 4476                             		.section	.text.r_glcdc_gr1uf_int_status_check,"ax",@progbits
 4477                             		.global	_r_glcdc_gr1uf_int_status_check
 4479                             	_r_glcdc_gr1uf_int_status_check:
 4480                             	.LFB47:
2694:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2695:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /*******************************************************************************
2696:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Outline      : Checks whether graphic 1 underflow detection is detected or not.
2697:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Function Name: r_glcdc_gr1uf_int_status_check
2698:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Description  : Checks whether graphic 1 underflow detection is detected or not.
2699:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Arguments    : none
2700:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Return Value : true -
2701:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                   graphic 1 underflow detection is detected.
2702:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                false -
2703:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                   graphic 1 underflow detection is not detected.
2704:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *******************************************************************************/
2705:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** bool r_glcdc_gr1uf_int_status_check(void)
2706:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** {
 4481                             		.loc 1 2706 1 is_stmt 1 view -0
2707:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* STMON - Detected Status Monitor Register
2708:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b1     GR1UF - Graphic 1 Underflow Detection Flag. */
2709:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     return GLCDC.STMON.BIT.GR1UF;
 4482                             		.loc 1 2709 5 view .LVU1551
 4483                             		.loc 1 2709 27 is_stmt 0 view .LVU1552
 4484 0000 FB 5E 00 00 0E          		mov.L	#0xe0000, r5
 4485 0005 EE 51 13 05             		mov.L	5196[r5], r1
 4486 0009 68 11                   		shlr	#1, r1
2710:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2711:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_gr1uf_int_status_check() */
 4487                             		.loc 1 2711 1 view .LVU1553
 4488 000b 64 11                   		and #1, r1
 4489 000d 02                      		rts
 4490                             	.LFE47:
 4492                             		.section	.text.r_glcdc_gr2uf_int_status_check,"ax",@progbits
 4493                             		.global	_r_glcdc_gr2uf_int_status_check
 4495                             	_r_glcdc_gr2uf_int_status_check:
 4496                             	.LFB48:
2712:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2713:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /*******************************************************************************
2714:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Outline      : Checks whether graphic 2 underflow detection is detected or not.
2715:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Function Name: r_glcdc_gr2uf_int_status_check
2716:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Description  : Checks whether graphic 2 underflow detection is detected or not.
2717:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Arguments    : none
2718:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Return Value : true -
2719:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                   graphic 2 underflow detection is detected.
2720:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                false -
2721:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                   graphic 2 underflow detection is not detected.
2722:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *******************************************************************************/
2723:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** bool r_glcdc_gr2uf_int_status_check(void)
2724:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** {
 4497                             		.loc 1 2724 1 is_stmt 1 view -0
2725:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* STMON - Detected Status Monitor Register
2726:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b2     GR2UF - Graphic 2 Underflow Detection Flag. */
2727:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     return GLCDC.STMON.BIT.GR2UF;
 4498                             		.loc 1 2727 5 view .LVU1555
 4499                             		.loc 1 2727 27 is_stmt 0 view .LVU1556
 4500 0000 FB 5E 00 00 0E          		mov.L	#0xe0000, r5
 4501 0005 EE 51 13 05             		mov.L	5196[r5], r1
 4502 0009 68 21                   		shlr	#2, r1
2728:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2729:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_gr2uf_int_status_check() */
 4503                             		.loc 1 2729 1 view .LVU1557
 4504 000b 64 11                   		and #1, r1
 4505 000d 02                      		rts
 4506                             	.LFE48:
 4508                             		.section	.text.r_glcdc_vpos_int_status_clear,"ax",@progbits
 4509                             		.global	_r_glcdc_vpos_int_status_clear
 4511                             	_r_glcdc_vpos_int_status_clear:
 4512                             	.LFB49:
2730:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2731:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /*******************************************************************************
2732:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Outline      : Clear the graphic 2 line detection status.
2733:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Function Name: r_glcdc_vpos_int_status_clear
2734:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Description  : Clear the graphic 2 line detection status.
2735:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Arguments    : none
2736:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Return Value : none
2737:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *******************************************************************************/
2738:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** void r_glcdc_vpos_int_status_clear(void)
2739:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** {
 4513                             		.loc 1 2739 1 is_stmt 1 view -0
2740:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* STCLR - Detected Status Clear Register
2741:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b31:b3 Reserved   - These bits are read as 0. Writing to these bits have no effect.
2742:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b2     GR2UFCLR - GR2UF Flag Clear.
2743:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b1     GR1UFCLR - GR1UF Flag Clear.
2744:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b0     VPOSCLR  - VPOS Flag Clear. - Writing 1 to this bit clears the STMON.VPOS flag. */
2745:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.STCLR.BIT.VPOSCLR = 1;
 4514                             		.loc 1 2745 5 view .LVU1559
 4515                             		.loc 1 2745 29 is_stmt 0 view .LVU1560
 4516 0000 FB 5E 00 00 0E          		mov.L	#0xe0000, r5
 4517 0005 EE 54 12 05             		mov.L	5192[r5], r4
 4518 0009 78 04                   		bset	#0, r4
 4519 000b EB 54 12 05             		mov.L	r4, 5192[r5]
2746:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2747:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_vpos_int_status_clear() */
 4520                             		.loc 1 2747 1 view .LVU1561
 4521 000f 02                      		rts
 4522                             	.LFE49:
 4524                             		.section	.text.r_glcdc_gr1uf_int_status_clear,"ax",@progbits
 4525                             		.global	_r_glcdc_gr1uf_int_status_clear
 4527                             	_r_glcdc_gr1uf_int_status_clear:
 4528                             	.LFB50:
2748:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2749:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /*******************************************************************************
2750:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Outline      : Clear the graphic 1 underflow detection status.
2751:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Function Name: r_glcdc_gr1uf_int_status_clear
2752:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Description  : Clear the graphic 1 underflow detection status.
2753:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Arguments    : none
2754:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Return Value : none
2755:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *******************************************************************************/
2756:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** void r_glcdc_gr1uf_int_status_clear(void)
2757:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** {
 4529                             		.loc 1 2757 1 is_stmt 1 view -0
2758:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* STCLR - Detected Status Clear Register
2759:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b1     GR1UFCLR - GR1UF Flag Clear. - Writing 1 to this bit clears the STMON.GR1UF flag. */
2760:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.STCLR.BIT.GR1UFCLR = 1;
 4530                             		.loc 1 2760 5 view .LVU1563
 4531                             		.loc 1 2760 30 is_stmt 0 view .LVU1564
 4532 0000 FB 5E 00 00 0E          		mov.L	#0xe0000, r5
 4533 0005 EE 54 12 05             		mov.L	5192[r5], r4
 4534 0009 78 14                   		bset	#1, r4
 4535 000b EB 54 12 05             		mov.L	r4, 5192[r5]
2761:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2762:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_gr1uf_int_status_clear() */
 4536                             		.loc 1 2762 1 view .LVU1565
 4537 000f 02                      		rts
 4538                             	.LFE50:
 4540                             		.section	.text.r_glcdc_gr2uf_int_status_clear,"ax",@progbits
 4541                             		.global	_r_glcdc_gr2uf_int_status_clear
 4543                             	_r_glcdc_gr2uf_int_status_clear:
 4544                             	.LFB51:
2763:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2764:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /*******************************************************************************
2765:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Outline      : Clear the graphic 2 underflow detection status.
2766:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Function Name: r_glcdc_gr2uf_int_status_clear
2767:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Description  : Clear the graphic 2 underflow detection status.
2768:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Arguments    : none
2769:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Return Value : none
2770:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *******************************************************************************/
2771:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** void r_glcdc_gr2uf_int_status_clear(void)
2772:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** {
 4545                             		.loc 1 2772 1 is_stmt 1 view -0
2773:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* STCLR - Detected Status Clear Register
2774:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b2     GR2UFCLR - GR2UF Flag Clear. - Writing 1 to this bit clears the STMON.GR2UF flag. */
2775:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.STCLR.BIT.GR2UFCLR = 1;
 4546                             		.loc 1 2775 5 view .LVU1567
 4547                             		.loc 1 2775 30 is_stmt 0 view .LVU1568
 4548 0000 FB 5E 00 00 0E          		mov.L	#0xe0000, r5
 4549 0005 EE 54 12 05             		mov.L	5192[r5], r4
 4550 0009 78 24                   		bset	#2, r4
 4551 000b EB 54 12 05             		mov.L	r4, 5192[r5]
2776:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2777:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_gr2uf_int_status_clear() */
 4552                             		.loc 1 2777 1 view .LVU1569
 4553 000f 02                      		rts
 4554                             	.LFE51:
 4556                             		.section	.text.r_glcdc_line_detect_isr,"ax",@progbits
 4557                             		.global	_r_glcdc_line_detect_isr
 4559                             	_r_glcdc_line_detect_isr:
 4560                             	.LFB52:
2778:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2779:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /*******************************************************************************
2780:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Outline      : Graphic 2 line detection interrupt service routine.
2781:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Function Name: r_glcdc_line_detect_isr
2782:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Description  : This ISR is called when the number of the display line reaches
2783:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                the designated number of lines.
2784:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                If a callback function is registered in R_GLCDC_Open(),
2785:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                it is called from this ISR and the GLCDC_EVENT_LINE_DETECTION event code
2786:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                is set as its argument.
2787:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Arguments    : none
2788:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Return Value : none
2789:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Note         : This function must be called from group AL1 interrupt function.
2790:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                In this application note, it is set to be called from the group AL1 interrupt fun
2791:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                by the function implemented in the board support package module.
2792:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                When using this driver on the user system, please implement this function
2793:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                so that it can be called from the group AL1 interrupt in accordance with the user
2794:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *******************************************************************************/
2795:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** void r_glcdc_line_detect_isr(void)
2796:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** {
 4561                             		.loc 1 2796 1 is_stmt 1 view -0
 4562 0000 60 40                   		sub	#4, r0
 4563                             	.LCFI14:
2797:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     glcdc_callback_args_t args;
 4564                             		.loc 1 2797 5 view .LVU1571
2798:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2799:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Call back callback function if it is registered */
2800:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if ((NULL != g_ctrl_blk.p_callback) && ((uint32_t) FIT_NO_FUNC != (uint32_t) g_ctrl_blk.p_callb
 4565                             		.loc 1 2800 5 view .LVU1572
 4566                             		.loc 1 2800 28 is_stmt 0 view .LVU1573
 4567 0002 FB 52 00 00 00 00       		mov.L	#_g_ctrl_blk, r5
 4568 0008 A9 55                   		mov.L	16[r5], r5
 4569                             		.loc 1 2800 8 view .LVU1574
 4570 000a 61 05                   		cmp	#0, r5
 4571 000c 20 10                   		beq	.L300
 4572                             		.loc 1 2800 41 discriminator 1 view .LVU1575
 4573 000e 74 05 00 00 00 10       		cmp	#0x10000000, r5
 4574 0014 10                      		beq	.L300
2801:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
2802:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         args.event = GLCDC_EVENT_LINE_DETECTION;
 4575                             		.loc 1 2802 9 is_stmt 1 view .LVU1576
 4576                             		.loc 1 2802 20 is_stmt 0 view .LVU1577
 4577 0015 F8 06 03                		mov.L	#3, [r0]
2803:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         g_ctrl_blk.p_callback ((void *) &args);
 4578                             		.loc 1 2803 9 is_stmt 1 view .LVU1578
 4579 0018 EF 01                   		mov.L	r0, r1
 4580 001a 7F 15                   		jsr	r5
 4581                             	.LVL296:
 4582                             	.L300:
2804:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
2805:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2806:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Clear interrupt flag in the register of the GLCD module */
2807:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     r_glcdc_vpos_int_status_clear ();
 4583                             		.loc 1 2807 5 view .LVU1579
 4584 001c 05 00 00 00             		bsr	_r_glcdc_vpos_int_status_clear
 4585                             	.LVL297:
2808:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2809:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if (false == g_ctrl_blk.first_vpos_interrupt_flag)
 4586                             		.loc 1 2809 5 view .LVU1580
 4587                             		.loc 1 2809 8 is_stmt 0 view .LVU1581
 4588 0020 FB 52 00 00 00 00       		mov.L	#_g_ctrl_blk, r5
 4589 0026 B5 55                   		movu.B	20[r5], r5
 4590 0028 61 05                   		cmp	#0, r5
 4591 002a 13                      		beq	.L303
 4592                             	.L299:
2810:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
2811:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* Clear interrupt flag in the register of the GLCD module */
2812:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         r_glcdc_gr1uf_int_status_clear ();
2813:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         r_glcdc_gr2uf_int_status_clear ();
2814:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2815:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* Set the GLCD interrupts */
2816:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         r_glcdc_interrupt_setting (&g_ctrl_blk.interrupt);
2817:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2818:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         /* Set the first VPOS interrupt flag */
2819:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         g_ctrl_blk.first_vpos_interrupt_flag = true;
2820:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
2821:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2822:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_line_detect_isr() */
 4593                             		.loc 1 2822 1 view .LVU1582
 4594 002b 67 01                   		rtsd	#4
 4595                             	.L303:
2812:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         r_glcdc_gr2uf_int_status_clear ();
 4596                             		.loc 1 2812 9 is_stmt 1 view .LVU1583
 4597 002d 05 00 00 00             		bsr	_r_glcdc_gr1uf_int_status_clear
 4598                             	.LVL298:
2813:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 4599                             		.loc 1 2813 9 view .LVU1584
 4600 0031 05 00 00 00             		bsr	_r_glcdc_gr2uf_int_status_clear
 4601                             	.LVL299:
2816:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
 4602                             		.loc 1 2816 9 view .LVU1585
 4603 0035 FB 12 00 00 00 00       		mov.L	#_g_ctrl_blk+21, r1
 4604 003b 05 00 00 00             		bsr	_r_glcdc_interrupt_setting
 4605                             	.LVL300:
2819:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 4606                             		.loc 1 2819 9 view .LVU1586
2819:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
 4607                             		.loc 1 2819 46 is_stmt 0 view .LVU1587
 4608 003f FB 52 00 00 00 00       		mov.L	#_g_ctrl_blk, r5
 4609 0045 3C D4 01                		mov.B	#1, 20[r5]
 4610                             		.loc 1 2822 1 view .LVU1588
 4611 0048 2E E3                   		bra	.L299
 4612                             	.LFE52:
 4614                             		.section	.text.r_glcdc_underflow_1_isr,"ax",@progbits
 4615                             		.global	_r_glcdc_underflow_1_isr
 4617                             	_r_glcdc_underflow_1_isr:
 4618                             	.LFB53:
2823:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2824:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /*******************************************************************************
2825:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Outline      : Graphic 1 underflow detection interrupt service routine.
2826:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Function Name: r_glcdc_underflow_1_isr
2827:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Description  : This ISR is called when the underflow occurs in the graphics plane 1 control bloc
2828:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                If a callback function is registered in R_GLCDC_Open(),
2829:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                it is called from this ISR and the GLCDC_EVENT_GR1_UNDERFLOW event code
2830:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                is set as its argument.
2831:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Arguments    : none
2832:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Return Value : none
2833:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Note         : This function must be called from group AL1 interrupt function.
2834:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                In this application note, it is set to be called from the group AL1 interrupt fun
2835:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                by the function implemented in the board support package module.
2836:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                When using this driver on the user system, please implement this function
2837:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                so that it can be called from the group AL1 interrupt in accordance with the user
2838:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *******************************************************************************/
2839:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** void r_glcdc_underflow_1_isr(void)
2840:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** {
 4619                             		.loc 1 2840 1 is_stmt 1 view -0
 4620 0000 60 40                   		sub	#4, r0
 4621                             	.LCFI15:
2841:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     glcdc_callback_args_t args;
 4622                             		.loc 1 2841 5 view .LVU1590
2842:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2843:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Call back callback function if it is registered */
2844:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if ((NULL != g_ctrl_blk.p_callback) && ((uint32_t) FIT_NO_FUNC != (uint32_t) g_ctrl_blk.p_callb
 4623                             		.loc 1 2844 5 view .LVU1591
 4624                             		.loc 1 2844 28 is_stmt 0 view .LVU1592
 4625 0002 FB 52 00 00 00 00       		mov.L	#_g_ctrl_blk, r5
 4626 0008 A9 55                   		mov.L	16[r5], r5
 4627                             		.loc 1 2844 8 view .LVU1593
 4628 000a 61 05                   		cmp	#0, r5
 4629 000c 20 10                   		beq	.L305
 4630                             		.loc 1 2844 41 discriminator 1 view .LVU1594
 4631 000e 74 05 00 00 00 10       		cmp	#0x10000000, r5
 4632 0014 10                      		beq	.L305
2845:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
2846:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         args.event = GLCDC_EVENT_GR1_UNDERFLOW;
 4633                             		.loc 1 2846 9 is_stmt 1 view .LVU1595
 4634                             		.loc 1 2846 20 is_stmt 0 view .LVU1596
 4635 0015 F8 06 01                		mov.L	#1, [r0]
2847:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         g_ctrl_blk.p_callback ((void *) &args);
 4636                             		.loc 1 2847 9 is_stmt 1 view .LVU1597
 4637 0018 EF 01                   		mov.L	r0, r1
 4638 001a 7F 15                   		jsr	r5
 4639                             	.LVL301:
 4640                             	.L305:
2848:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
2849:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2850:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Clear interrupt flag in the register of the GLCD module */
2851:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     r_glcdc_gr1uf_int_status_clear ();
 4641                             		.loc 1 2851 5 view .LVU1598
 4642 001c 05 00 00 00             		bsr	_r_glcdc_gr1uf_int_status_clear
 4643                             	.LVL302:
2852:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2853:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_underflow_1_isr() */
 4644                             		.loc 1 2853 1 is_stmt 0 view .LVU1599
 4645 0020 67 01                   		rtsd	#4
 4646                             	.LFE53:
 4648                             		.section	.text.r_glcdc_underflow_2_isr,"ax",@progbits
 4649                             		.global	_r_glcdc_underflow_2_isr
 4651                             	_r_glcdc_underflow_2_isr:
 4652                             	.LFB54:
2854:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2855:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /*******************************************************************************
2856:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Outline      : Graphic 2 underflow detection interrupt service routine.
2857:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Function Name: r_glcdc_underflow_2_isr
2858:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Description  : This ISR is called when the underflow occurs in the graphics plane 2 control bloc
2859:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                If a callback function is registered in R_GLCDC_Open(),
2860:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                it is called from this ISR and the GLCDC_EVENT_GR2_UNDERFLOW event code
2861:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                is set as its argument.
2862:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Arguments    : none
2863:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Return Value : none
2864:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Note         : This function must be called from group AL1 interrupt function.
2865:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                In this application note, it is set to be called from the group AL1 interrupt fun
2866:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                by the function implemented in the board support package module.
2867:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                When using this driver on the user system, please implement this function
2868:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *                so that it can be called from the group AL1 interrupt in accordance with the user
2869:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *******************************************************************************/
2870:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** void r_glcdc_underflow_2_isr(void)
2871:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** {
 4653                             		.loc 1 2871 1 is_stmt 1 view -0
 4654 0000 60 40                   		sub	#4, r0
 4655                             	.LCFI16:
2872:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     glcdc_callback_args_t args;
 4656                             		.loc 1 2872 5 view .LVU1601
2873:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2874:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Call the callback function if it is registered */
2875:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     if ((NULL != g_ctrl_blk.p_callback) && ((uint32_t) FIT_NO_FUNC != (uint32_t) g_ctrl_blk.p_callb
 4657                             		.loc 1 2875 5 view .LVU1602
 4658                             		.loc 1 2875 28 is_stmt 0 view .LVU1603
 4659 0002 FB 52 00 00 00 00       		mov.L	#_g_ctrl_blk, r5
 4660 0008 A9 55                   		mov.L	16[r5], r5
 4661                             		.loc 1 2875 8 view .LVU1604
 4662 000a 61 05                   		cmp	#0, r5
 4663 000c 20 10                   		beq	.L308
 4664                             		.loc 1 2875 41 discriminator 1 view .LVU1605
 4665 000e 74 05 00 00 00 10       		cmp	#0x10000000, r5
 4666 0014 10                      		beq	.L308
2876:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     {
2877:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         args.event = GLCDC_EVENT_GR2_UNDERFLOW;
 4667                             		.loc 1 2877 9 is_stmt 1 view .LVU1606
 4668                             		.loc 1 2877 20 is_stmt 0 view .LVU1607
 4669 0015 F8 06 02                		mov.L	#2, [r0]
2878:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****         g_ctrl_blk.p_callback ((void *) &args);
 4670                             		.loc 1 2878 9 is_stmt 1 view .LVU1608
 4671 0018 EF 01                   		mov.L	r0, r1
 4672 001a 7F 15                   		jsr	r5
 4673                             	.LVL303:
 4674                             	.L308:
2879:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     }
2880:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2881:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* Clear interrupt flag in the register of the GLCD module */
2882:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     r_glcdc_gr2uf_int_status_clear ();
 4675                             		.loc 1 2882 5 view .LVU1609
 4676 001c 05 00 00 00             		bsr	_r_glcdc_gr2uf_int_status_clear
 4677                             	.LVL304:
2883:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2884:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_underflow_2_isr() */
 4678                             		.loc 1 2884 1 is_stmt 0 view .LVU1610
 4679 0020 67 01                   		rtsd	#4
 4680                             	.LFE54:
 4682                             		.section	.text.r_glcdc_bg_color_setting,"ax",@progbits
 4683                             		.global	_r_glcdc_bg_color_setting
 4685                             	_r_glcdc_bg_color_setting:
 4686                             	.LVL305:
 4687                             	.LFB55:
2885:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2886:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** /*******************************************************************************
2887:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Outline      : Background color setting in Background screen.
2888:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Function Name: r_glcdc_bg_color_setting
2889:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Description  : Background color sets.
2890:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Arguments    : none
2891:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Return Value : none
2892:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  * Note         : none
2893:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****  *******************************************************************************/
2894:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** void r_glcdc_bg_color_setting(glcdc_color_t const * const p_color)
2895:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** {
 4688                             		.loc 1 2895 1 is_stmt 1 view -0
2896:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* ---- Set the Background color ---- */
2897:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     /* BGCOLOR - Background Color Register
2898:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b31:b24  Reserved - These bits are read as 0. Writing to these bits have no effect.
2899:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b23:b16  R[7:0] - Background Color R Value Setting.
2900:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b15:b8   G[7:0] - Background Color G Value Setting.
2901:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****      b7:b0    B[7:0] - Background Color B Value Setting. */
2902:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.BGCOLOR.BIT.R = p_color->byte.r;
 4689                             		.loc 1 2902 5 view .LVU1612
 4690                             		.loc 1 2902 25 is_stmt 0 view .LVU1613
 4691 0000 FB 5E 00 00 0E          		mov.L	#0xe0000, r5
 4692 0005 EE 53 05 04             		mov.L	4116[r5], r3
 4693 0009 B0 94                   		movu.B	2[r1], r4
 4694 000b 6D 04                   		shll	#16, r4
 4695 000d 74 23 FF FF 00 FF       		and #-16711681, r3
 4696 0013 57 34                   		or	r3, r4
 4697 0015 EB 54 05 04             		mov.L	r4, 4116[r5]
2903:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.BGCOLOR.BIT.G = p_color->byte.g;
 4698                             		.loc 1 2903 5 is_stmt 1 view .LVU1614
 4699                             		.loc 1 2903 25 is_stmt 0 view .LVU1615
 4700 0019 EE 53 05 04             		mov.L	4116[r5], r3
 4701 001d B0 1C                   		movu.B	1[r1], r4
 4702 001f 6C 84                   		shll	#8, r4
 4703 0021 77 23 FF 00 FF          		and #-65281, r3
 4704 0026 57 34                   		or	r3, r4
 4705 0028 EB 54 05 04             		mov.L	r4, 4116[r5]
2904:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c ****     GLCDC.BGCOLOR.BIT.B = p_color->byte.b;
 4706                             		.loc 1 2904 5 is_stmt 1 view .LVU1616
 4707                             		.loc 1 2904 25 is_stmt 0 view .LVU1617
 4708 002c EE 53 05 04             		mov.L	4116[r5], r3
 4709 0030 58 14                   		movu.B	[r1], r4
 4710 0032 76 23 00 FF             		and #-256, r3
 4711 0036 57 34                   		or	r3, r4
 4712 0038 EB 54 05 04             		mov.L	r4, 4116[r5]
2905:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** 
2906:../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.c **** } /* End of function r_glcdc_bg_color_setting() */
 4713                             		.loc 1 2906 1 view .LVU1618
 4714 003c 02                      		rts
 4715                             	.LFE55:
 4717                             		.global	_g_glcdc_gamma_table_b
 4718                             		.section	.rodata.g_glcdc_gamma_table_b,"a"
 4719                             		.balign 2
 4722                             	_g_glcdc_gamma_table_b:
 4723 0000 F0 02                   		.short	0x2f0
 4724 0002 68 03                   		.short	0x368
 4725 0004 9C 03                   		.short	0x39c
 4726 0006 C0 03                   		.short	0x3c0
 4727 0008 DC 03                   		.short	0x3dc
 4728 000a F4 03                   		.short	0x3f4
 4729 000c 04 04                   		.short	0x404
 4730 000e 18 04                   		.short	0x418
 4731 0010 24 04                   		.short	0x424
 4732 0012 34 04                   		.short	0x434
 4733 0014 3C 04                   		.short	0x43c
 4734 0016 48 04                   		.short	0x448
 4735 0018 54 04                   		.short	0x454
 4736 001a 5C 04                   		.short	0x45c
 4737 001c 64 04                   		.short	0x464
 4738 001e 71 04                   		.short	0x471
 4739 0020 40 00                   		.short	0x40
 4740 0022 80 00                   		.short	0x80
 4741 0024 C0 00                   		.short	0xc0
 4742 0026 00 01                   		.short	0x100
 4743 0028 40 01                   		.short	0x140
 4744 002a 80 01                   		.short	0x180
 4745 002c C0 01                   		.short	0x1c0
 4746 002e 00 02                   		.short	0x200
 4747 0030 40 02                   		.short	0x240
 4748 0032 80 02                   		.short	0x280
 4749 0034 C0 02                   		.short	0x2c0
 4750 0036 00 03                   		.short	0x300
 4751 0038 40 03                   		.short	0x340
 4752 003a 80 03                   		.short	0x380
 4753 003c C0 03                   		.short	0x3c0
 4754                             		.global	_g_glcdc_gamma_table_g
 4755                             		.section	.rodata.g_glcdc_gamma_table_g,"a"
 4756                             		.balign 2
 4759                             	_g_glcdc_gamma_table_g:
 4760 0000 F0 02                   		.short	0x2f0
 4761 0002 68 03                   		.short	0x368
 4762 0004 9C 03                   		.short	0x39c
 4763 0006 C0 03                   		.short	0x3c0
 4764 0008 DC 03                   		.short	0x3dc
 4765 000a F4 03                   		.short	0x3f4
 4766 000c 04 04                   		.short	0x404
 4767 000e 18 04                   		.short	0x418
 4768 0010 24 04                   		.short	0x424
 4769 0012 34 04                   		.short	0x434
 4770 0014 3C 04                   		.short	0x43c
 4771 0016 48 04                   		.short	0x448
 4772 0018 54 04                   		.short	0x454
 4773 001a 5C 04                   		.short	0x45c
 4774 001c 64 04                   		.short	0x464
 4775 001e 71 04                   		.short	0x471
 4776 0020 40 00                   		.short	0x40
 4777 0022 80 00                   		.short	0x80
 4778 0024 C0 00                   		.short	0xc0
 4779 0026 00 01                   		.short	0x100
 4780 0028 40 01                   		.short	0x140
 4781 002a 80 01                   		.short	0x180
 4782 002c C0 01                   		.short	0x1c0
 4783 002e 00 02                   		.short	0x200
 4784 0030 40 02                   		.short	0x240
 4785 0032 80 02                   		.short	0x280
 4786 0034 C0 02                   		.short	0x2c0
 4787 0036 00 03                   		.short	0x300
 4788 0038 40 03                   		.short	0x340
 4789 003a 80 03                   		.short	0x380
 4790 003c C0 03                   		.short	0x3c0
 4791                             		.global	_g_glcdc_gamma_table_r
 4792                             		.section	.rodata.g_glcdc_gamma_table_r,"a"
 4793                             		.balign 2
 4796                             	_g_glcdc_gamma_table_r:
 4797 0000 F0 02                   		.short	0x2f0
 4798 0002 68 03                   		.short	0x368
 4799 0004 9C 03                   		.short	0x39c
 4800 0006 C0 03                   		.short	0x3c0
 4801 0008 DC 03                   		.short	0x3dc
 4802 000a F4 03                   		.short	0x3f4
 4803 000c 04 04                   		.short	0x404
 4804 000e 18 04                   		.short	0x418
 4805 0010 24 04                   		.short	0x424
 4806 0012 34 04                   		.short	0x434
 4807 0014 3C 04                   		.short	0x43c
 4808 0016 48 04                   		.short	0x448
 4809 0018 54 04                   		.short	0x454
 4810 001a 5C 04                   		.short	0x45c
 4811 001c 64 04                   		.short	0x464
 4812 001e 71 04                   		.short	0x471
 4813 0020 40 00                   		.short	0x40
 4814 0022 80 00                   		.short	0x80
 4815 0024 C0 00                   		.short	0xc0
 4816 0026 00 01                   		.short	0x100
 4817 0028 40 01                   		.short	0x140
 4818 002a 80 01                   		.short	0x180
 4819 002c C0 01                   		.short	0x1c0
 4820 002e 00 02                   		.short	0x200
 4821 0030 40 02                   		.short	0x240
 4822 0032 80 02                   		.short	0x280
 4823 0034 C0 02                   		.short	0x2c0
 4824 0036 00 03                   		.short	0x300
 4825 0038 40 03                   		.short	0x340
 4826 003a 80 03                   		.short	0x380
 4827 003c C0 03                   		.short	0x3c0
 4828                             		.global	_gp_gr_clut
 4829                             		.section	.data.gp_gr_clut,"aw"
 4830                             		.balign 4
 4833                             	_gp_gr_clut:
 4834 0000 00 00 0E 00             		.long	0xe0000
 4835 0004 00 04 0E 00             		.long	0xe0400
 4836 0008 00 08 0E 00             		.long	0xe0800
 4837 000c 00 0C 0E 00             		.long	0xe0c00
 4838                             		.global	_gp_gr
 4839                             		.section	.data.gp_gr,"aw"
 4840                             		.balign 4
 4843                             	_gp_gr:
 4844 0000 00 11 0E 00             		.long	0xe1100
 4845 0004 00 12 0E 00             		.long	0xe1200
 5418                             	.Letext0:
 5419                             		.file 2 "c:\\programdata\\gcc for renesas rx 8.3.0.202311-gnurx-elf\\rx-elf\\rx-elf\\rx-elf\\inclu
 5420                             		.file 3 "c:\\programdata\\gcc for renesas rx 8.3.0.202311-gnurx-elf\\rx-elf\\rx-elf\\rx-elf\\inclu
 5421                             		.file 4 "c:\\programdata\\gcc for renesas rx 8.3.0.202311-gnurx-elf\\rx-elf\\rx-elf\\lib\\gcc\\rx-
 5422                             		.file 5 "c:\\programdata\\gcc for renesas rx 8.3.0.202311-gnurx-elf\\rx-elf\\rx-elf\\rx-elf\\inclu
 5423                             		.file 6 "c:\\programdata\\gcc for renesas rx 8.3.0.202311-gnurx-elf\\rx-elf\\rx-elf\\rx-elf\\inclu
 5424                             		.file 7 "c:\\programdata\\gcc for renesas rx 8.3.0.202311-gnurx-elf\\rx-elf\\rx-elf\\rx-elf\\inclu
 5425                             		.file 8 "D:\\e2_studio\\workspace\\FULLMONI_WIDE\\Firmware\\src\\smc_gen\\r_bsp/mcu/all/r_rx_compi
 5426                             		.file 9 "D:\\e2_studio\\workspace\\FULLMONI_WIDE\\Firmware\\src\\smc_gen\\r_bsp/mcu/rx72n/register
 5427                             		.file 10 "D:\\e2_studio\\workspace\\FULLMONI_WIDE\\Firmware\\src\\smc_gen\\r_bsp/mcu/rx72n/mcu_loc
 5428                             		.file 11 "D:\\e2_studio\\workspace\\FULLMONI_WIDE\\Firmware\\src\\smc_gen\\r_bsp/mcu/rx72n/r_bsp_c
 5429                             		.file 12 "D:\\e2_studio\\workspace\\FULLMONI_WIDE\\Firmware\\src\\smc_gen\\r_bsp/mcu/rx72n/mcu_int
 5430                             		.file 13 "D:\\e2_studio\\workspace\\FULLMONI_WIDE\\Firmware\\src\\smc_gen\\r_glcdc_rx/r_glcdc_rx_i
 5431                             		.file 14 "../src/smc_gen/r_glcdc_rx/src/r_glcdc_private.h"
 5432                             		.file 15 "D:\\e2_studio\\workspace\\FULLMONI_WIDE\\Firmware\\src\\smc_gen\\r_bsp/mcu/all/r_bsp_int
