{
  "totalCount" : 5507,
  "totalCountFiltered" : 5507,
  "duration" : 661,
  "indexDuration" : 165,
  "requestDuration" : 431,
  "searchUid" : "f4ee9e71-8a65-4770-955c-bba1fe0bd5f7",
  "pipeline" : "Docs_Hub",
  "apiVersion" : 2,
  "index" : "armlimitedproductionubhpo2y4-w180tn4p-Indexer-4-ukhugcphqsbvuu5h6vozkdspbm",
  "indexRegion" : "us-east-1",
  "indexToken" : "YXJtbGltaXRlZHByb2R1Y3Rpb251YmhwbzJ5NC13MTgwdG40cC1JbmRleGVyLTQtdWtodWdjcGhxc2J2dXU1aDZ2b3prZHNwYm0=",
  "refinedKeywords" : [ ],
  "triggers" : [ ],
  "termsToHighlight" : { },
  "phrasesToHighlight" : { },
  "queryCorrections" : [ ],
  "groupByResults" : [ ],
  "facets" : [ ],
  "suggestedFacets" : [ ],
  "categoryFacets" : [ ],
  "results" : [ {
    "title" : "SMC memory initialization",
    "uri" : "https://developer.arm.com/documentation/ddi0392/b/en/device-driver-requirements/smc-memory-initialization",
    "printableUri" : "https://developer.arm.com/documentation/ddi0392/b/en/device-driver-requirements/smc-memory-initialization",
    "clickUri" : "https://developer.arm.com/documentation/ddi0392/b/device-driver-requirements/smc-memory-initialization?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0392/b/en/device-driver-requirements/smc-memory-initialization",
    "excerpt" : "SMC memory initialization Figure 5.3 to Figure 5.4 show the sequence of events that a device driver must ... NAND memory devices only require the memory controller registers to be updated with ...",
    "firstSentences" : "SMC memory initialization Figure 5.3 to Figure 5.4 show the sequence of events that a device driver must carry out to initialize the memory controller. NAND memory devices only require the memory ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0392/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0392/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0392/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0392/b/en",
      "excerpt" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual ",
        "document_number" : "ddi0392",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3494387",
        "sysurihash" : "HTKqTlMKðHusEQYi",
        "urihash" : "HTKqTlMKðHusEQYi",
        "sysuri" : "https://developer.arm.com/documentation/ddi0392/b/en",
        "systransactionid" : 864255,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1182954205000,
        "topparentid" : 3494387,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376143000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148620000,
        "permanentid" : "d6d1348f829a1f42a14b7e6a2b33a726d92f4ad9b583358ec98a1a36c28c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2dcf88295d1e18d38b6a",
        "transactionid" : 864255,
        "title" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual ",
        "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
        "date" : 1649148620000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0392:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148620441325411,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1960,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0392/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148373901,
        "syssize" : 1960,
        "sysdate" : 1649148620000,
        "haslayout" : "1",
        "topparent" : "3494387",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3494387,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and NAND Memory Controller.",
        "wordcount" : 148,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148620000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0392/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0392/b/?lang=en",
        "modified" : 1639049736000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148620441325411,
        "uri" : "https://developer.arm.com/documentation/ddi0392/b/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0392/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0392/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0392/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0392/b/en",
      "Excerpt" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
    },
    "childResults" : [ {
      "title" : "Functional Overview",
      "uri" : "https://developer.arm.com/documentation/ddi0392/b/en/functional-overview",
      "printableUri" : "https://developer.arm.com/documentation/ddi0392/b/en/functional-overview",
      "clickUri" : "https://developer.arm.com/documentation/ddi0392/b/functional-overview?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0392/b/en/functional-overview",
      "excerpt" : "Chapter 2. Functional Overview This chapter describes the major components of the AHB MC and how they ... It contains the following sections: Functional description DMC SMC Functional ...",
      "firstSentences" : "Chapter 2. Functional Overview This chapter describes the major components of the AHB MC and how they operate. It contains the following sections: Functional description DMC SMC Functional ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0392/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0392/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0392/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0392/b/en",
        "excerpt" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual ",
          "document_number" : "ddi0392",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3494387",
          "sysurihash" : "HTKqTlMKðHusEQYi",
          "urihash" : "HTKqTlMKðHusEQYi",
          "sysuri" : "https://developer.arm.com/documentation/ddi0392/b/en",
          "systransactionid" : 864255,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1182954205000,
          "topparentid" : 3494387,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376143000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148620000,
          "permanentid" : "d6d1348f829a1f42a14b7e6a2b33a726d92f4ad9b583358ec98a1a36c28c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2dcf88295d1e18d38b6a",
          "transactionid" : 864255,
          "title" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual ",
          "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
          "date" : 1649148620000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0392:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148620441325411,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1960,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0392/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148373901,
          "syssize" : 1960,
          "sysdate" : 1649148620000,
          "haslayout" : "1",
          "topparent" : "3494387",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3494387,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and NAND Memory Controller.",
          "wordcount" : 148,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148620000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0392/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0392/b/?lang=en",
          "modified" : 1639049736000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148620441325411,
          "uri" : "https://developer.arm.com/documentation/ddi0392/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0392/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0392/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0392/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0392/b/en",
        "Excerpt" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Functional Overview ",
        "document_number" : "ddi0392",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3494387",
        "sysurihash" : "BDE5N0jñArðñUf16",
        "urihash" : "BDE5N0jñArðñUf16",
        "sysuri" : "https://developer.arm.com/documentation/ddi0392/b/en/functional-overview",
        "systransactionid" : 864256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1182954205000,
        "topparentid" : 3494387,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376143000,
        "sysconcepts" : "functional operation ; major components",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3494387,
        "parentitem" : "5e8e2dcf88295d1e18d38b6a",
        "concepts" : "functional operation ; major components",
        "documenttype" : "html",
        "isattachment" : "3494387",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148677000,
        "permanentid" : "73e8ff46b711adf4648b5756d810d3fd09a5d9fe9b3dd0c577dd57bd5503",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2dcf88295d1e18d38b81",
        "transactionid" : 864256,
        "title" : "Functional Overview ",
        "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
        "date" : 1649148677000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0392:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148677728238643,
        "sysisattachment" : "3494387",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3494387,
        "size" : 307,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0392/b/functional-overview?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148373901,
        "syssize" : 307,
        "sysdate" : 1649148677000,
        "haslayout" : "1",
        "topparent" : "3494387",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3494387,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and NAND Memory Controller.",
        "wordcount" : 30,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148677000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0392/b/functional-overview?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0392/b/functional-overview?lang=en",
        "modified" : 1639049736000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148677728238643,
        "uri" : "https://developer.arm.com/documentation/ddi0392/b/en/functional-overview",
        "syscollection" : "default"
      },
      "Title" : "Functional Overview",
      "Uri" : "https://developer.arm.com/documentation/ddi0392/b/en/functional-overview",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0392/b/en/functional-overview",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0392/b/functional-overview?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0392/b/en/functional-overview",
      "Excerpt" : "Chapter 2. Functional Overview This chapter describes the major components of the AHB MC and how they ... It contains the following sections: Functional description DMC SMC Functional ...",
      "FirstSentences" : "Chapter 2. Functional Overview This chapter describes the major components of the AHB MC and how they operate. It contains the following sections: Functional description DMC SMC Functional ..."
    }, {
      "title" : "DMC",
      "uri" : "https://developer.arm.com/documentation/ddi0392/b/en/functional-overview/dmc",
      "printableUri" : "https://developer.arm.com/documentation/ddi0392/b/en/functional-overview/dmc",
      "clickUri" : "https://developer.arm.com/documentation/ddi0392/b/functional-overview/dmc?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0392/b/en/functional-overview/dmc",
      "excerpt" : "DMC Figure 2.3 shows a block diagram of the DMC. Figure 2.3. DMC block diagram The DMC interface processes the incoming transfers from the AHB ... DMC SRAM NOR/NAND Flash Memory Controller",
      "firstSentences" : "DMC Figure 2.3 shows a block diagram of the DMC. Figure 2.3. DMC block diagram The DMC interface processes the incoming transfers from the AHB ports. It can only add a read or write to the queue ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0392/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0392/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0392/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0392/b/en",
        "excerpt" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual ",
          "document_number" : "ddi0392",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3494387",
          "sysurihash" : "HTKqTlMKðHusEQYi",
          "urihash" : "HTKqTlMKðHusEQYi",
          "sysuri" : "https://developer.arm.com/documentation/ddi0392/b/en",
          "systransactionid" : 864255,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1182954205000,
          "topparentid" : 3494387,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376143000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148620000,
          "permanentid" : "d6d1348f829a1f42a14b7e6a2b33a726d92f4ad9b583358ec98a1a36c28c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2dcf88295d1e18d38b6a",
          "transactionid" : 864255,
          "title" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual ",
          "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
          "date" : 1649148620000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0392:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148620441325411,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1960,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0392/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148373901,
          "syssize" : 1960,
          "sysdate" : 1649148620000,
          "haslayout" : "1",
          "topparent" : "3494387",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3494387,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and NAND Memory Controller.",
          "wordcount" : 148,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148620000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0392/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0392/b/?lang=en",
          "modified" : 1639049736000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148620441325411,
          "uri" : "https://developer.arm.com/documentation/ddi0392/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0392/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0392/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0392/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0392/b/en",
        "Excerpt" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "DMC ",
        "document_number" : "ddi0392",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3494387",
        "sysurihash" : "UEAx8oaLEMUfiññm",
        "urihash" : "UEAx8oaLEMUfiññm",
        "sysuri" : "https://developer.arm.com/documentation/ddi0392/b/en/functional-overview/dmc",
        "systransactionid" : 864256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1182954205000,
        "topparentid" : 3494387,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376143000,
        "sysconcepts" : "ports ; scheduling algorithm ; interface ; transfers ; bandwidth ; queue ; memory ; higher priority ; maximum latency ; round-robin arbitration ; transaction",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3494387,
        "parentitem" : "5e8e2dcf88295d1e18d38b6a",
        "concepts" : "ports ; scheduling algorithm ; interface ; transfers ; bandwidth ; queue ; memory ; higher priority ; maximum latency ; round-robin arbitration ; transaction",
        "documenttype" : "html",
        "isattachment" : "3494387",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148657000,
        "permanentid" : "dfc418b69091f96f22c89664058efcb34f73d4e558fb016d4a3958b4c98f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2dcf88295d1e18d38b88",
        "transactionid" : 864256,
        "title" : "DMC ",
        "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
        "date" : 1649148649000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0392:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148649877763859,
        "sysisattachment" : "3494387",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3494387,
        "size" : 1198,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0392/b/functional-overview/dmc?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148373901,
        "syssize" : 1198,
        "sysdate" : 1649148649000,
        "haslayout" : "1",
        "topparent" : "3494387",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3494387,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and NAND Memory Controller.",
        "wordcount" : 111,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148657000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0392/b/functional-overview/dmc?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0392/b/functional-overview/dmc?lang=en",
        "modified" : 1639049736000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148649877763859,
        "uri" : "https://developer.arm.com/documentation/ddi0392/b/en/functional-overview/dmc",
        "syscollection" : "default"
      },
      "Title" : "DMC",
      "Uri" : "https://developer.arm.com/documentation/ddi0392/b/en/functional-overview/dmc",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0392/b/en/functional-overview/dmc",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0392/b/functional-overview/dmc?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0392/b/en/functional-overview/dmc",
      "Excerpt" : "DMC Figure 2.3 shows a block diagram of the DMC. Figure 2.3. DMC block diagram The DMC interface processes the incoming transfers from the AHB ... DMC SRAM NOR/NAND Flash Memory Controller",
      "FirstSentences" : "DMC Figure 2.3 shows a block diagram of the DMC. Figure 2.3. DMC block diagram The DMC interface processes the incoming transfers from the AHB ports. It can only add a read or write to the queue ..."
    }, {
      "title" : "DMC functional operation",
      "uri" : "https://developer.arm.com/documentation/ddi0392/b/en/functional-overview/dmc-functional-operation",
      "printableUri" : "https://developer.arm.com/documentation/ddi0392/b/en/functional-overview/dmc-functional-operation",
      "clickUri" : "https://developer.arm.com/documentation/ddi0392/b/functional-overview/dmc-functional-operation?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0392/b/en/functional-overview/dmc-functional-operation",
      "excerpt" : "DMC functional operation This section describes: Clocking and resets Miscellaneous signals DMC slave interface Arbiter ... DMC functional operation SRAM NOR/NAND Flash Memory Controller",
      "firstSentences" : "DMC functional operation This section describes: Clocking and resets Miscellaneous signals DMC slave interface Arbiter operation Memory manager operation APB slave interface operation Memory ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0392/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0392/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0392/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0392/b/en",
        "excerpt" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual ",
          "document_number" : "ddi0392",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3494387",
          "sysurihash" : "HTKqTlMKðHusEQYi",
          "urihash" : "HTKqTlMKðHusEQYi",
          "sysuri" : "https://developer.arm.com/documentation/ddi0392/b/en",
          "systransactionid" : 864255,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1182954205000,
          "topparentid" : 3494387,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376143000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148620000,
          "permanentid" : "d6d1348f829a1f42a14b7e6a2b33a726d92f4ad9b583358ec98a1a36c28c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2dcf88295d1e18d38b6a",
          "transactionid" : 864255,
          "title" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual ",
          "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
          "date" : 1649148620000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0392:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148620441325411,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1960,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0392/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148373901,
          "syssize" : 1960,
          "sysdate" : 1649148620000,
          "haslayout" : "1",
          "topparent" : "3494387",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3494387,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and NAND Memory Controller.",
          "wordcount" : 148,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148620000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0392/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0392/b/?lang=en",
          "modified" : 1639049736000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148620441325411,
          "uri" : "https://developer.arm.com/documentation/ddi0392/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0392/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0392/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0392/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0392/b/en",
        "Excerpt" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "DMC functional operation ",
        "document_number" : "ddi0392",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3494387",
        "sysurihash" : "DBo7u4JNTKvwCrt9",
        "urihash" : "DBo7u4JNTKvwCrt9",
        "sysuri" : "https://developer.arm.com/documentation/ddi0392/b/en/functional-overview/dmc-functional-operation",
        "systransactionid" : 864255,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1182954205000,
        "topparentid" : 3494387,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376143000,
        "sysconcepts" : "interface operation ; usage model ; Power-down support ; Miscellaneous signals ; Clocking",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3494387,
        "parentitem" : "5e8e2dcf88295d1e18d38b6a",
        "concepts" : "interface operation ; usage model ; Power-down support ; Miscellaneous signals ; Clocking",
        "documenttype" : "html",
        "isattachment" : "3494387",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148646000,
        "permanentid" : "e300d7808a0f5254411a338533cfed9f1158f80f7bd0ea88802270daa787",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2dcf88295d1e18d38b9c",
        "transactionid" : 864255,
        "title" : "DMC functional operation ",
        "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
        "date" : 1649148646000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0392:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148646671158457,
        "sysisattachment" : "3494387",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3494387,
        "size" : 348,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0392/b/functional-overview/dmc-functional-operation?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148373901,
        "syssize" : 348,
        "sysdate" : 1649148646000,
        "haslayout" : "1",
        "topparent" : "3494387",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3494387,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and NAND Memory Controller.",
        "wordcount" : 29,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148646000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0392/b/functional-overview/dmc-functional-operation?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0392/b/functional-overview/dmc-functional-operation?lang=en",
        "modified" : 1639049736000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148646671158457,
        "uri" : "https://developer.arm.com/documentation/ddi0392/b/en/functional-overview/dmc-functional-operation",
        "syscollection" : "default"
      },
      "Title" : "DMC functional operation",
      "Uri" : "https://developer.arm.com/documentation/ddi0392/b/en/functional-overview/dmc-functional-operation",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0392/b/en/functional-overview/dmc-functional-operation",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0392/b/functional-overview/dmc-functional-operation?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0392/b/en/functional-overview/dmc-functional-operation",
      "Excerpt" : "DMC functional operation This section describes: Clocking and resets Miscellaneous signals DMC slave interface Arbiter ... DMC functional operation SRAM NOR/NAND Flash Memory Controller",
      "FirstSentences" : "DMC functional operation This section describes: Clocking and resets Miscellaneous signals DMC slave interface Arbiter operation Memory manager operation APB slave interface operation Memory ..."
    } ],
    "totalNumberOfChildResults" : 91,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "SMC memory initialization ",
      "document_number" : "ddi0392",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3494387",
      "sysurihash" : "HzcqowYRTjNZdLMr",
      "urihash" : "HzcqowYRTjNZdLMr",
      "sysuri" : "https://developer.arm.com/documentation/ddi0392/b/en/device-driver-requirements/smc-memory-initialization",
      "systransactionid" : 864256,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1182954205000,
      "topparentid" : 3494387,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586376143000,
      "sysconcepts" : "memory initialization ; chip select ; show the sequence of events",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
      "attachmentparentid" : 3494387,
      "parentitem" : "5e8e2dcf88295d1e18d38b6a",
      "concepts" : "memory initialization ; chip select ; show the sequence of events",
      "documenttype" : "html",
      "isattachment" : "3494387",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649148678000,
      "permanentid" : "ff30baa20b6a470345ed572fa50c833684192b78c9185f363de3bf9cbbf6",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2dd088295d1e18d38c22",
      "transactionid" : 864256,
      "title" : "SMC memory initialization ",
      "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
      "date" : 1649148678000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0392:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148678267767475,
      "sysisattachment" : "3494387",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3494387,
      "size" : 492,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0392/b/device-driver-requirements/smc-memory-initialization?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148373901,
      "syssize" : 492,
      "sysdate" : 1649148678000,
      "haslayout" : "1",
      "topparent" : "3494387",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3494387,
      "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and NAND Memory Controller.",
      "wordcount" : 45,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148678000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0392/b/device-driver-requirements/smc-memory-initialization?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0392/b/device-driver-requirements/smc-memory-initialization?lang=en",
      "modified" : 1639049736000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148678267767475,
      "uri" : "https://developer.arm.com/documentation/ddi0392/b/en/device-driver-requirements/smc-memory-initialization",
      "syscollection" : "default"
    },
    "Title" : "SMC memory initialization",
    "Uri" : "https://developer.arm.com/documentation/ddi0392/b/en/device-driver-requirements/smc-memory-initialization",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0392/b/en/device-driver-requirements/smc-memory-initialization",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0392/b/device-driver-requirements/smc-memory-initialization?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0392/b/en/device-driver-requirements/smc-memory-initialization",
    "Excerpt" : "SMC memory initialization Figure 5.3 to Figure 5.4 show the sequence of events that a device driver must ... NAND memory devices only require the memory controller registers to be updated with ...",
    "FirstSentences" : "SMC memory initialization Figure 5.3 to Figure 5.4 show the sequence of events that a device driver must carry out to initialize the memory controller. NAND memory devices only require the memory ..."
  }, {
    "title" : "External clocks",
    "uri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks/external-clocks",
    "printableUri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks/external-clocks",
    "clickUri" : "https://developer.arm.com/documentation/dui0541/c/hardware-description/clocks/external-clocks?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks/external-clocks",
    "excerpt" : "External clocks Table 2.3 shows the external bus clocks that connect: Between the CoreTile Express A5x2 ... Between the CoreTile Express A5x2 daughterboard and the optional FPGA daughterboard ...",
    "firstSentences" : "External clocks Table 2.3 shows the external bus clocks that connect: Between the CoreTile Express A5x2 daughterboard and the motherboard. Between the CoreTile Express A5x2 daughterboard and the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreTile Express A5x2 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/dui0541/c/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0541/c/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en",
      "excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... Revision History Revision A 28 March 2011 First release Revision B 14 August 2012 ...",
      "firstSentences" : "CoreTile Express A5x2 Technical Reference Manual Cortex-A5 MPCore (V2P-CA5s) Copyright 2011-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreTile Express A5x2 Technical Reference Manual ",
        "document_number" : "dui0541",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3634256",
        "sysurihash" : "pmt17Tftv6e0MdPq",
        "urihash" : "pmt17Tftv6e0MdPq",
        "sysuri" : "https://developer.arm.com/documentation/dui0541/c/en",
        "systransactionid" : 864252,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1365286575000,
        "topparentid" : 3634256,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1588077407000,
        "sysconcepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; daughterboard ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "concepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; daughterboard ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148488000,
        "permanentid" : "a0880a15822d23d4262e10cd73a8c9050ad176a67f88cb4feb99b9bc9bdd",
        "syslanguage" : [ "English" ],
        "itemid" : "5ea8235f9931941038df199f",
        "transactionid" : 864252,
        "title" : "CoreTile Express A5x2 Technical Reference Manual ",
        "products" : [ "Cortex-A5" ],
        "date" : 1649148487000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0541:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148487985344164,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 3058,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148293891,
        "syssize" : 3058,
        "sysdate" : 1649148487000,
        "haslayout" : "1",
        "topparent" : "3634256",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3634256,
        "content_description" : "This book is for the CoreTile Express A5x2 daughterboard.",
        "wordcount" : 241,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148488000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0541/c/?lang=en",
        "modified" : 1642160733000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148487985344164,
        "uri" : "https://developer.arm.com/documentation/dui0541/c/en",
        "syscollection" : "default"
      },
      "Title" : "CoreTile Express A5x2 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/dui0541/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0541/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en",
      "Excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... Revision History Revision A 28 March 2011 First release Revision B 14 August 2012 ...",
      "FirstSentences" : "CoreTile Express A5x2 Technical Reference Manual Cortex-A5 MPCore (V2P-CA5s) Copyright 2011-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    },
    "childResults" : [ {
      "title" : "Clocks",
      "uri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks",
      "printableUri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks",
      "clickUri" : "https://developer.arm.com/documentation/dui0541/c/hardware-description/clocks?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks",
      "excerpt" : "Clocks This section describes the daughterboard clocks. It contains the following subsections. Overview of clocks Programmable clock generators External clocks. Clocks Cortex-A5",
      "firstSentences" : "Clocks This section describes the daughterboard clocks. It contains the following subsections. Overview of clocks Programmable clock generators External clocks. Clocks Cortex-A5",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreTile Express A5x2 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/dui0541/c/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0541/c/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en",
        "excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... Revision History Revision A 28 March 2011 First release Revision B 14 August 2012 ...",
        "firstSentences" : "CoreTile Express A5x2 Technical Reference Manual Cortex-A5 MPCore (V2P-CA5s) Copyright 2011-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreTile Express A5x2 Technical Reference Manual ",
          "document_number" : "dui0541",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3634256",
          "sysurihash" : "pmt17Tftv6e0MdPq",
          "urihash" : "pmt17Tftv6e0MdPq",
          "sysuri" : "https://developer.arm.com/documentation/dui0541/c/en",
          "systransactionid" : 864252,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1365286575000,
          "topparentid" : 3634256,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1588077407000,
          "sysconcepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; daughterboard ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
          "concepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; daughterboard ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148488000,
          "permanentid" : "a0880a15822d23d4262e10cd73a8c9050ad176a67f88cb4feb99b9bc9bdd",
          "syslanguage" : [ "English" ],
          "itemid" : "5ea8235f9931941038df199f",
          "transactionid" : 864252,
          "title" : "CoreTile Express A5x2 Technical Reference Manual ",
          "products" : [ "Cortex-A5" ],
          "date" : 1649148487000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0541:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148487985344164,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3058,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148293891,
          "syssize" : 3058,
          "sysdate" : 1649148487000,
          "haslayout" : "1",
          "topparent" : "3634256",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3634256,
          "content_description" : "This book is for the CoreTile Express A5x2 daughterboard.",
          "wordcount" : 241,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148488000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0541/c/?lang=en",
          "modified" : 1642160733000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148487985344164,
          "uri" : "https://developer.arm.com/documentation/dui0541/c/en",
          "syscollection" : "default"
        },
        "Title" : "CoreTile Express A5x2 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/dui0541/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0541/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en",
        "Excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... Revision History Revision A 28 March 2011 First release Revision B 14 August 2012 ...",
        "FirstSentences" : "CoreTile Express A5x2 Technical Reference Manual Cortex-A5 MPCore (V2P-CA5s) Copyright 2011-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Clocks ",
        "document_number" : "dui0541",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3634256",
        "sysurihash" : "arf24S21ZM3PNtUS",
        "urihash" : "arf24S21ZM3PNtUS",
        "sysuri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks",
        "systransactionid" : 864255,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1365286575000,
        "topparentid" : 3634256,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1588077407000,
        "sysconcepts" : "daughterboard clocks ; subsections",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "attachmentparentid" : 3634256,
        "parentitem" : "5ea8235f9931941038df199f",
        "concepts" : "daughterboard clocks ; subsections",
        "documenttype" : "html",
        "isattachment" : "3634256",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148644000,
        "permanentid" : "e5c3b0968b83364aa78565de8235df34e1953789ef549b7433c12d6e3255",
        "syslanguage" : [ "English" ],
        "itemid" : "5ea8235f9931941038df19be",
        "transactionid" : 864255,
        "title" : "Clocks ",
        "products" : [ "Cortex-A5" ],
        "date" : 1649148644000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0541:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148644593776354,
        "sysisattachment" : "3634256",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3634256,
        "size" : 177,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0541/c/hardware-description/clocks?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148293891,
        "syssize" : 177,
        "sysdate" : 1649148644000,
        "haslayout" : "1",
        "topparent" : "3634256",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3634256,
        "content_description" : "This book is for the CoreTile Express A5x2 daughterboard.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148644000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0541/c/hardware-description/clocks?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0541/c/hardware-description/clocks?lang=en",
        "modified" : 1642160733000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148644593776354,
        "uri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks",
        "syscollection" : "default"
      },
      "Title" : "Clocks",
      "Uri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks",
      "ClickUri" : "https://developer.arm.com/documentation/dui0541/c/hardware-description/clocks?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks",
      "Excerpt" : "Clocks This section describes the daughterboard clocks. It contains the following subsections. Overview of clocks Programmable clock generators External clocks. Clocks Cortex-A5",
      "FirstSentences" : "Clocks This section describes the daughterboard clocks. It contains the following subsections. Overview of clocks Programmable clock generators External clocks. Clocks Cortex-A5"
    }, {
      "title" : "Hardware Description",
      "uri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description",
      "printableUri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description",
      "clickUri" : "https://developer.arm.com/documentation/dui0541/c/hardware-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en/hardware-description",
      "excerpt" : "Chapter 2. Hardware Description This chapter describes the hardware on the CoreTile Express A5x2 daughterboard ... It contains the following sections: Overview of the CoreTile Express A5x2 ...",
      "firstSentences" : "Chapter 2. Hardware Description This chapter describes the hardware on the CoreTile Express A5x2 daughterboard. It contains the following sections: Overview of the CoreTile Express A5x2 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreTile Express A5x2 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/dui0541/c/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0541/c/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en",
        "excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... Revision History Revision A 28 March 2011 First release Revision B 14 August 2012 ...",
        "firstSentences" : "CoreTile Express A5x2 Technical Reference Manual Cortex-A5 MPCore (V2P-CA5s) Copyright 2011-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreTile Express A5x2 Technical Reference Manual ",
          "document_number" : "dui0541",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3634256",
          "sysurihash" : "pmt17Tftv6e0MdPq",
          "urihash" : "pmt17Tftv6e0MdPq",
          "sysuri" : "https://developer.arm.com/documentation/dui0541/c/en",
          "systransactionid" : 864252,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1365286575000,
          "topparentid" : 3634256,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1588077407000,
          "sysconcepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; daughterboard ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
          "concepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; daughterboard ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148488000,
          "permanentid" : "a0880a15822d23d4262e10cd73a8c9050ad176a67f88cb4feb99b9bc9bdd",
          "syslanguage" : [ "English" ],
          "itemid" : "5ea8235f9931941038df199f",
          "transactionid" : 864252,
          "title" : "CoreTile Express A5x2 Technical Reference Manual ",
          "products" : [ "Cortex-A5" ],
          "date" : 1649148487000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0541:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148487985344164,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3058,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148293891,
          "syssize" : 3058,
          "sysdate" : 1649148487000,
          "haslayout" : "1",
          "topparent" : "3634256",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3634256,
          "content_description" : "This book is for the CoreTile Express A5x2 daughterboard.",
          "wordcount" : 241,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148488000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0541/c/?lang=en",
          "modified" : 1642160733000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148487985344164,
          "uri" : "https://developer.arm.com/documentation/dui0541/c/en",
          "syscollection" : "default"
        },
        "Title" : "CoreTile Express A5x2 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/dui0541/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0541/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en",
        "Excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... Revision History Revision A 28 March 2011 First release Revision B 14 August 2012 ...",
        "FirstSentences" : "CoreTile Express A5x2 Technical Reference Manual Cortex-A5 MPCore (V2P-CA5s) Copyright 2011-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Hardware Description ",
        "document_number" : "dui0541",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3634256",
        "sysurihash" : "XaGeBhpAgNP2QXf4",
        "urihash" : "XaGeBhpAgNP2QXf4",
        "sysuri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description",
        "systransactionid" : 864255,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1365286575000,
        "topparentid" : 3634256,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1588077407000,
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "attachmentparentid" : 3634256,
        "parentitem" : "5ea8235f9931941038df199f",
        "documenttype" : "html",
        "isattachment" : "3634256",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148595000,
        "permanentid" : "bce3a1659509e3ea91904f7c6a8eeeb4ae59eff427b4b80c2a90515e009f",
        "syslanguage" : [ "English" ],
        "itemid" : "5ea8235f9931941038df19b0",
        "transactionid" : 864255,
        "title" : "Hardware Description ",
        "products" : [ "Cortex-A5" ],
        "date" : 1649148595000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0541:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148595410665432,
        "sysisattachment" : "3634256",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3634256,
        "size" : 435,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0541/c/hardware-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148293891,
        "syssize" : 435,
        "sysdate" : 1649148595000,
        "haslayout" : "1",
        "topparent" : "3634256",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3634256,
        "content_description" : "This book is for the CoreTile Express A5x2 daughterboard.",
        "wordcount" : 44,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148595000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0541/c/hardware-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0541/c/hardware-description?lang=en",
        "modified" : 1642160733000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148595410665432,
        "uri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description",
        "syscollection" : "default"
      },
      "Title" : "Hardware Description",
      "Uri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description",
      "ClickUri" : "https://developer.arm.com/documentation/dui0541/c/hardware-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en/hardware-description",
      "Excerpt" : "Chapter 2. Hardware Description This chapter describes the hardware on the CoreTile Express A5x2 daughterboard ... It contains the following sections: Overview of the CoreTile Express A5x2 ...",
      "FirstSentences" : "Chapter 2. Hardware Description This chapter describes the hardware on the CoreTile Express A5x2 daughterboard. It contains the following sections: Overview of the CoreTile Express A5x2 ..."
    }, {
      "title" : "AC characteristics",
      "uri" : "https://developer.arm.com/documentation/dui0541/c/en/electrical-specifications/ac-characteristics",
      "printableUri" : "https://developer.arm.com/documentation/dui0541/c/en/electrical-specifications/ac-characteristics",
      "clickUri" : "https://developer.arm.com/documentation/dui0541/c/electrical-specifications/ac-characteristics?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en/electrical-specifications/ac-characteristics",
      "excerpt" : "AC characteristics Table C.1 shows the recommended AC operating characteristics for the Cortex-A5 ... For more information on each interface that Table C.1 describes, see the appropriate ...",
      "firstSentences" : "AC characteristics Table C.1 shows the recommended AC operating characteristics for the Cortex-A5 MPCore test chip. For more information on each interface that Table C.1 describes, see the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreTile Express A5x2 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/dui0541/c/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0541/c/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en",
        "excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... Revision History Revision A 28 March 2011 First release Revision B 14 August 2012 ...",
        "firstSentences" : "CoreTile Express A5x2 Technical Reference Manual Cortex-A5 MPCore (V2P-CA5s) Copyright 2011-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreTile Express A5x2 Technical Reference Manual ",
          "document_number" : "dui0541",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3634256",
          "sysurihash" : "pmt17Tftv6e0MdPq",
          "urihash" : "pmt17Tftv6e0MdPq",
          "sysuri" : "https://developer.arm.com/documentation/dui0541/c/en",
          "systransactionid" : 864252,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1365286575000,
          "topparentid" : 3634256,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1588077407000,
          "sysconcepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; daughterboard ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
          "concepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; daughterboard ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148488000,
          "permanentid" : "a0880a15822d23d4262e10cd73a8c9050ad176a67f88cb4feb99b9bc9bdd",
          "syslanguage" : [ "English" ],
          "itemid" : "5ea8235f9931941038df199f",
          "transactionid" : 864252,
          "title" : "CoreTile Express A5x2 Technical Reference Manual ",
          "products" : [ "Cortex-A5" ],
          "date" : 1649148487000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0541:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148487985344164,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3058,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148293891,
          "syssize" : 3058,
          "sysdate" : 1649148487000,
          "haslayout" : "1",
          "topparent" : "3634256",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3634256,
          "content_description" : "This book is for the CoreTile Express A5x2 daughterboard.",
          "wordcount" : 241,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148488000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0541/c/?lang=en",
          "modified" : 1642160733000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148487985344164,
          "uri" : "https://developer.arm.com/documentation/dui0541/c/en",
          "syscollection" : "default"
        },
        "Title" : "CoreTile Express A5x2 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/dui0541/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0541/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en",
        "Excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... Revision History Revision A 28 March 2011 First release Revision B 14 August 2012 ...",
        "FirstSentences" : "CoreTile Express A5x2 Technical Reference Manual Cortex-A5 MPCore (V2P-CA5s) Copyright 2011-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AC characteristics ",
        "document_number" : "dui0541",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3634256",
        "sysurihash" : "gOðbPBKZ79aOR7nn",
        "urihash" : "gOðbPBKZ79aOR7nn",
        "sysuri" : "https://developer.arm.com/documentation/dui0541/c/en/electrical-specifications/ac-characteristics",
        "systransactionid" : 864255,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1365286575000,
        "topparentid" : 3634256,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1588077407000,
        "sysconcepts" : "rising edge ; Output hold ; Input setup ; Cmin ; Cmax ; interface ; Symbol Minimum Maximum ; reference manual",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "attachmentparentid" : 3634256,
        "parentitem" : "5ea8235f9931941038df199f",
        "concepts" : "rising edge ; Output hold ; Input setup ; Cmin ; Cmax ; interface ; Symbol Minimum Maximum ; reference manual",
        "documenttype" : "html",
        "isattachment" : "3634256",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148595000,
        "permanentid" : "0cef894383d43708eb44699afea231f828eb51cfe3b69b3dba94998a95ca",
        "syslanguage" : [ "English" ],
        "itemid" : "5ea8235f9931941038df19e6",
        "transactionid" : 864255,
        "title" : "AC characteristics ",
        "products" : [ "Cortex-A5" ],
        "date" : 1649148595000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0541:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148595376085780,
        "sysisattachment" : "3634256",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3634256,
        "size" : 1377,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0541/c/electrical-specifications/ac-characteristics?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148293891,
        "syssize" : 1377,
        "sysdate" : 1649148595000,
        "haslayout" : "1",
        "topparent" : "3634256",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3634256,
        "content_description" : "This book is for the CoreTile Express A5x2 daughterboard.",
        "wordcount" : 100,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148595000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0541/c/electrical-specifications/ac-characteristics?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0541/c/electrical-specifications/ac-characteristics?lang=en",
        "modified" : 1642160733000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148595376085780,
        "uri" : "https://developer.arm.com/documentation/dui0541/c/en/electrical-specifications/ac-characteristics",
        "syscollection" : "default"
      },
      "Title" : "AC characteristics",
      "Uri" : "https://developer.arm.com/documentation/dui0541/c/en/electrical-specifications/ac-characteristics",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0541/c/en/electrical-specifications/ac-characteristics",
      "ClickUri" : "https://developer.arm.com/documentation/dui0541/c/electrical-specifications/ac-characteristics?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en/electrical-specifications/ac-characteristics",
      "Excerpt" : "AC characteristics Table C.1 shows the recommended AC operating characteristics for the Cortex-A5 ... For more information on each interface that Table C.1 describes, see the appropriate ...",
      "FirstSentences" : "AC characteristics Table C.1 shows the recommended AC operating characteristics for the Cortex-A5 MPCore test chip. For more information on each interface that Table C.1 describes, see the ..."
    } ],
    "totalNumberOfChildResults" : 73,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "External clocks ",
      "document_number" : "dui0541",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3634256",
      "sysurihash" : "hwñWzðztStpVu5mð",
      "urihash" : "hwñWzðztStpVu5mð",
      "sysuri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks/external-clocks",
      "systransactionid" : 864255,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1365286575000,
      "topparentid" : 3634256,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1588077407000,
      "sysconcepts" : "motherboard ; clocks ; test chip ; FPGA daughterboard ; AXI ; Technical Reference Manual ; Frequency range ; CLKO",
      "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
      "attachmentparentid" : 3634256,
      "parentitem" : "5ea8235f9931941038df199f",
      "concepts" : "motherboard ; clocks ; test chip ; FPGA daughterboard ; AXI ; Technical Reference Manual ; Frequency range ; CLKO",
      "documenttype" : "html",
      "isattachment" : "3634256",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649148644000,
      "permanentid" : "cd6a3f43580bc02c3c4717701bb902f234c68cad1fcfa8c6fd8a39fefb28",
      "syslanguage" : [ "English" ],
      "itemid" : "5ea8235f9931941038df19c1",
      "transactionid" : 864255,
      "title" : "External clocks ",
      "products" : [ "Cortex-A5" ],
      "date" : 1649148644000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dui0541:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148644724677183,
      "sysisattachment" : "3634256",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3634256,
      "size" : 860,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/dui0541/c/hardware-description/clocks/external-clocks?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148293891,
      "syssize" : 860,
      "sysdate" : 1649148644000,
      "haslayout" : "1",
      "topparent" : "3634256",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3634256,
      "content_description" : "This book is for the CoreTile Express A5x2 daughterboard.",
      "wordcount" : 70,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
      "document_revision" : "c",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148644000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/dui0541/c/hardware-description/clocks/external-clocks?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/dui0541/c/hardware-description/clocks/external-clocks?lang=en",
      "modified" : 1642160733000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148644724677183,
      "uri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks/external-clocks",
      "syscollection" : "default"
    },
    "Title" : "External clocks",
    "Uri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks/external-clocks",
    "PrintableUri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks/external-clocks",
    "ClickUri" : "https://developer.arm.com/documentation/dui0541/c/hardware-description/clocks/external-clocks?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks/external-clocks",
    "Excerpt" : "External clocks Table 2.3 shows the external bus clocks that connect: Between the CoreTile Express A5x2 ... Between the CoreTile Express A5x2 daughterboard and the optional FPGA daughterboard ...",
    "FirstSentences" : "External clocks Table 2.3 shows the external bus clocks that connect: Between the CoreTile Express A5x2 daughterboard and the motherboard. Between the CoreTile Express A5x2 daughterboard and the ..."
  }, {
    "title" : "Addressing signals",
    "uri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/addressing-signals",
    "printableUri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/addressing-signals",
    "clickUri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/addressing-signals?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/addressing-signals",
    "excerpt" : "Addressing signals Memory accesses can be read or write, and are differentiated by the signal BWRITE. BWRITE cannot change during a sequential access, so if a read from address A is ...",
    "firstSentences" : "Addressing signals Memory accesses can be read or write, and are differentiated by the signal BWRITE. BWRITE cannot change during a sequential access, so if a read from address A is followed ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM 720T Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0192/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0192/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en",
      "excerpt" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM 720T Technical Reference Manual ",
        "document_number" : "ddi0192",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3507249",
        "sysurihash" : "oQK9POGRkRcDB4ej",
        "urihash" : "oQK9POGRkRcDB4ej",
        "sysuri" : "https://developer.arm.com/documentation/ddi0192/a/en",
        "systransactionid" : 864252,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1177355678000,
        "topparentid" : 3507249,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586379423000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148482000,
        "permanentid" : "49f2ebb9261b80ed0ab522a1be3c7bbd3cee26a7cc1c603084f878415ef1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3a9f88295d1e18d3a6d3",
        "transactionid" : 864252,
        "title" : "ARM 720T Technical Reference Manual ",
        "products" : [ "ARM720T" ],
        "date" : 1649148482000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0192:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148482180585201,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1798,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148174207,
        "syssize" : 1798,
        "sysdate" : 1649148482000,
        "haslayout" : "1",
        "topparent" : "3507249",
        "label_version" : "3.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3507249,
        "content_description" : "This document is a technical reference manual for the ARM720T.",
        "wordcount" : 138,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148482000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0192/a/?lang=en",
        "modified" : 1638975410000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148482180585201,
        "uri" : "https://developer.arm.com/documentation/ddi0192/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM 720T Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0192/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0192/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en",
      "Excerpt" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    },
    "childResults" : [ {
      "title" : "Default bus master",
      "uri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/default-bus-master",
      "printableUri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/default-bus-master",
      "clickUri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/default-bus-master?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/default-bus-master",
      "excerpt" : "Default bus master Every system must be designed with a single default bus master, which is granted ... The default bus master is responsible for driving the following signals to ensure the ...",
      "firstSentences" : "Default bus master Every system must be designed with a single default bus master, which is granted when no other bus master is requesting the bus. The default bus master is responsible for ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM 720T Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0192/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0192/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en",
        "excerpt" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM 720T Technical Reference Manual ",
          "document_number" : "ddi0192",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3507249",
          "sysurihash" : "oQK9POGRkRcDB4ej",
          "urihash" : "oQK9POGRkRcDB4ej",
          "sysuri" : "https://developer.arm.com/documentation/ddi0192/a/en",
          "systransactionid" : 864252,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1177355678000,
          "topparentid" : 3507249,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586379423000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148482000,
          "permanentid" : "49f2ebb9261b80ed0ab522a1be3c7bbd3cee26a7cc1c603084f878415ef1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3a9f88295d1e18d3a6d3",
          "transactionid" : 864252,
          "title" : "ARM 720T Technical Reference Manual ",
          "products" : [ "ARM720T" ],
          "date" : 1649148482000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0192:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148482180585201,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1798,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148174207,
          "syssize" : 1798,
          "sysdate" : 1649148482000,
          "haslayout" : "1",
          "topparent" : "3507249",
          "label_version" : "3.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3507249,
          "content_description" : "This document is a technical reference manual for the ARM720T.",
          "wordcount" : 138,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148482000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0192/a/?lang=en",
          "modified" : 1638975410000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148482180585201,
          "uri" : "https://developer.arm.com/documentation/ddi0192/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM 720T Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0192/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0192/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en",
        "Excerpt" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Default bus master ",
        "document_number" : "ddi0192",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3507249",
        "sysurihash" : "d9uLUf2HxcNjy4Cð",
        "urihash" : "d9uLUf2HxcNjy4Cð",
        "sysuri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/default-bus-master",
        "systransactionid" : 864254,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1177355678000,
        "topparentid" : 3507249,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586379423000,
        "sysconcepts" : "bus master ; ARM720T ; AREQ signal ; transfer BLOK ; BTRAN",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
        "attachmentparentid" : 3507249,
        "parentitem" : "5e8e3a9f88295d1e18d3a6d3",
        "concepts" : "bus master ; ARM720T ; AREQ signal ; transfer BLOK ; BTRAN",
        "documenttype" : "html",
        "isattachment" : "3507249",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148562000,
        "permanentid" : "16bd8961a5b2b73ecfd98acbca5c42d17c73102624bfc6a8e55d531b0832",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3aa188295d1e18d3a7c2",
        "transactionid" : 864254,
        "title" : "Default bus master ",
        "products" : [ "ARM720T" ],
        "date" : 1649148562000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0192:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148562232891801,
        "sysisattachment" : "3507249",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3507249,
        "size" : 468,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/default-bus-master?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148174207,
        "syssize" : 468,
        "sysdate" : 1649148562000,
        "haslayout" : "1",
        "topparent" : "3507249",
        "label_version" : "3.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3507249,
        "content_description" : "This document is a technical reference manual for the ARM720T.",
        "wordcount" : 45,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148562000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/default-bus-master?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0192/a/amba-interface/default-bus-master?lang=en",
        "modified" : 1638975410000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148562232891801,
        "uri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/default-bus-master",
        "syscollection" : "default"
      },
      "Title" : "Default bus master",
      "Uri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/default-bus-master",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/default-bus-master",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/default-bus-master?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/default-bus-master",
      "Excerpt" : "Default bus master Every system must be designed with a single default bus master, which is granted ... The default bus master is responsible for driving the following signals to ensure the ...",
      "FirstSentences" : "Default bus master Every system must be designed with a single default bus master, which is granted when no other bus master is requesting the bus. The default bus master is responsible for ..."
    }, {
      "title" : "ASB bus interface signals",
      "uri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/asb-bus-interface-signals",
      "printableUri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/asb-bus-interface-signals",
      "clickUri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/asb-bus-interface-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/asb-bus-interface-signals",
      "excerpt" : "ASB bus interface signals The signals in the ASB interface can be grouped into four categories: ... Memory request BTRAN[1:0]. Data sampled BD[31:0]. Slave response BERROR BWAIT BLAST.",
      "firstSentences" : "ASB bus interface signals The signals in the ASB interface can be grouped into four categories: Addressing BA[31:0] BWRITE BSIZE[1:0] BLOK BPROT[1:0]. Memory request BTRAN[1:0]. Data sampled BD[31 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM 720T Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0192/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0192/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en",
        "excerpt" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM 720T Technical Reference Manual ",
          "document_number" : "ddi0192",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3507249",
          "sysurihash" : "oQK9POGRkRcDB4ej",
          "urihash" : "oQK9POGRkRcDB4ej",
          "sysuri" : "https://developer.arm.com/documentation/ddi0192/a/en",
          "systransactionid" : 864252,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1177355678000,
          "topparentid" : 3507249,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586379423000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148482000,
          "permanentid" : "49f2ebb9261b80ed0ab522a1be3c7bbd3cee26a7cc1c603084f878415ef1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3a9f88295d1e18d3a6d3",
          "transactionid" : 864252,
          "title" : "ARM 720T Technical Reference Manual ",
          "products" : [ "ARM720T" ],
          "date" : 1649148482000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0192:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148482180585201,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1798,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148174207,
          "syssize" : 1798,
          "sysdate" : 1649148482000,
          "haslayout" : "1",
          "topparent" : "3507249",
          "label_version" : "3.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3507249,
          "content_description" : "This document is a technical reference manual for the ARM720T.",
          "wordcount" : 138,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148482000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0192/a/?lang=en",
          "modified" : 1638975410000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148482180585201,
          "uri" : "https://developer.arm.com/documentation/ddi0192/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM 720T Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0192/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0192/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en",
        "Excerpt" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ASB bus interface signals ",
        "document_number" : "ddi0192",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3507249",
        "sysurihash" : "oJz1o0j0uñitSv6a",
        "urihash" : "oJz1o0j0uñitSv6a",
        "sysuri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/asb-bus-interface-signals",
        "systransactionid" : 864254,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1177355678000,
        "topparentid" : 3507249,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586379423000,
        "sysconcepts" : "ARM ; controls ; slave ; bus ; signals provided ; Data sampled ; DSEL ; ARM720T",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
        "attachmentparentid" : 3507249,
        "parentitem" : "5e8e3a9f88295d1e18d3a6d3",
        "concepts" : "ARM ; controls ; slave ; bus ; signals provided ; Data sampled ; DSEL ; ARM720T",
        "documenttype" : "html",
        "isattachment" : "3507249",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148561000,
        "permanentid" : "0ca24b9ffab2143be5e90617dc8d500504de0e005ba7a0afff0651b20358",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3aa088295d1e18d3a7ac",
        "transactionid" : 864254,
        "title" : "ASB bus interface signals ",
        "products" : [ "ARM720T" ],
        "date" : 1649148561000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0192:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148561885280592,
        "sysisattachment" : "3507249",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3507249,
        "size" : 522,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/asb-bus-interface-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148174207,
        "syssize" : 522,
        "sysdate" : 1649148561000,
        "haslayout" : "1",
        "topparent" : "3507249",
        "label_version" : "3.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3507249,
        "content_description" : "This document is a technical reference manual for the ARM720T.",
        "wordcount" : 59,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148561000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/asb-bus-interface-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0192/a/amba-interface/asb-bus-interface-signals?lang=en",
        "modified" : 1638975410000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148561885280592,
        "uri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/asb-bus-interface-signals",
        "syscollection" : "default"
      },
      "Title" : "ASB bus interface signals",
      "Uri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/asb-bus-interface-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/asb-bus-interface-signals",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/asb-bus-interface-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/asb-bus-interface-signals",
      "Excerpt" : "ASB bus interface signals The signals in the ASB interface can be grouped into four categories: ... Memory request BTRAN[1:0]. Data sampled BD[31:0]. Slave response BERROR BWAIT BLAST.",
      "FirstSentences" : "ASB bus interface signals The signals in the ASB interface can be grouped into four categories: Addressing BA[31:0] BWRITE BSIZE[1:0] BLOK BPROT[1:0]. Memory request BTRAN[1:0]. Data sampled BD[31 ..."
    }, {
      "title" : "Little-endian and big-endian operation",
      "uri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/little-endian-and-big-endian-operation",
      "printableUri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/little-endian-and-big-endian-operation",
      "clickUri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/little-endian-and-big-endian-operation?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/little-endian-and-big-endian-operation",
      "excerpt" : "Little-endian and big-endian operation The ARM720T treats words in memory as being stored in big-endian or little- ... Load and store are the only instructions affected by the endianness.",
      "firstSentences" : "Little-endian and big-endian operation The ARM720T treats words in memory as being stored in big-endian or little-endian format depending on the value of the bigend bit in the control register ( ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM 720T Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0192/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0192/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en",
        "excerpt" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM 720T Technical Reference Manual ",
          "document_number" : "ddi0192",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3507249",
          "sysurihash" : "oQK9POGRkRcDB4ej",
          "urihash" : "oQK9POGRkRcDB4ej",
          "sysuri" : "https://developer.arm.com/documentation/ddi0192/a/en",
          "systransactionid" : 864252,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1177355678000,
          "topparentid" : 3507249,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586379423000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148482000,
          "permanentid" : "49f2ebb9261b80ed0ab522a1be3c7bbd3cee26a7cc1c603084f878415ef1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3a9f88295d1e18d3a6d3",
          "transactionid" : 864252,
          "title" : "ARM 720T Technical Reference Manual ",
          "products" : [ "ARM720T" ],
          "date" : 1649148482000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0192:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148482180585201,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1798,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148174207,
          "syssize" : 1798,
          "sysdate" : 1649148482000,
          "haslayout" : "1",
          "topparent" : "3507249",
          "label_version" : "3.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3507249,
          "content_description" : "This document is a technical reference manual for the ARM720T.",
          "wordcount" : 138,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148482000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0192/a/?lang=en",
          "modified" : 1638975410000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148482180585201,
          "uri" : "https://developer.arm.com/documentation/ddi0192/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM 720T Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0192/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0192/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en",
        "Excerpt" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Little-endian and big-endian operation ",
        "document_number" : "ddi0192",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3507249",
        "sysurihash" : "EN6WZiyXggOL1Idc",
        "urihash" : "EN6WZiyXggOL1Idc",
        "sysuri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/little-endian-and-big-endian-operation",
        "systransactionid" : 864254,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1177355678000,
        "topparentid" : 3507249,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586379423000,
        "sysconcepts" : "instructions ; formats ; memory ; big-endian ; little-endian ; Architecture Reference Manual ; control register ; ARM720T treats",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
        "attachmentparentid" : 3507249,
        "parentitem" : "5e8e3a9f88295d1e18d3a6d3",
        "concepts" : "instructions ; formats ; memory ; big-endian ; little-endian ; Architecture Reference Manual ; control register ; ARM720T treats",
        "documenttype" : "html",
        "isattachment" : "3507249",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148561000,
        "permanentid" : "0a2e536a29acf17083e5830da42881085efff8b1253c2afc7cd1a9db758c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3aa088295d1e18d3a7b9",
        "transactionid" : 864254,
        "title" : "Little-endian and big-endian operation ",
        "products" : [ "ARM720T" ],
        "date" : 1649148561000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0192:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148561724162126,
        "sysisattachment" : "3507249",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3507249,
        "size" : 422,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/little-endian-and-big-endian-operation?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148174207,
        "syssize" : 422,
        "sysdate" : 1649148561000,
        "haslayout" : "1",
        "topparent" : "3507249",
        "label_version" : "3.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3507249,
        "content_description" : "This document is a technical reference manual for the ARM720T.",
        "wordcount" : 44,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148561000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/little-endian-and-big-endian-operation?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0192/a/amba-interface/little-endian-and-big-endian-operation?lang=en",
        "modified" : 1638975410000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148561724162126,
        "uri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/little-endian-and-big-endian-operation",
        "syscollection" : "default"
      },
      "Title" : "Little-endian and big-endian operation",
      "Uri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/little-endian-and-big-endian-operation",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/little-endian-and-big-endian-operation",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/little-endian-and-big-endian-operation?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/little-endian-and-big-endian-operation",
      "Excerpt" : "Little-endian and big-endian operation The ARM720T treats words in memory as being stored in big-endian or little- ... Load and store are the only instructions affected by the endianness.",
      "FirstSentences" : "Little-endian and big-endian operation The ARM720T treats words in memory as being stored in big-endian or little-endian format depending on the value of the bigend bit in the control register ( ..."
    } ],
    "totalNumberOfChildResults" : 220,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Addressing signals ",
      "document_number" : "ddi0192",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3507249",
      "sysurihash" : "iaEBH8kjd8B7WTsx",
      "urihash" : "iaEBH8kjd8B7WTsx",
      "sysuri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/addressing-signals",
      "systransactionid" : 864254,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1177355678000,
      "topparentid" : 3507249,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586379423000,
      "sysconcepts" : "accesses ; addressing signals ; BSIZE ; cycles ; power consumption ; halfword ; bus",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
      "attachmentparentid" : 3507249,
      "parentitem" : "5e8e3a9f88295d1e18d3a6d3",
      "concepts" : "accesses ; addressing signals ; BSIZE ; cycles ; power consumption ; halfword ; bus",
      "documenttype" : "html",
      "isattachment" : "3507249",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649148562000,
      "permanentid" : "98e981ab8728de948386d28aa6766b2d7776c3020349f7568cda62e62e43",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e3aa088295d1e18d3a7b1",
      "transactionid" : 864254,
      "title" : "Addressing signals ",
      "products" : [ "ARM720T" ],
      "date" : 1649148562000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0192:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148562270324401,
      "sysisattachment" : "3507249",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3507249,
      "size" : 994,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/addressing-signals?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148174207,
      "syssize" : 994,
      "sysdate" : 1649148562000,
      "haslayout" : "1",
      "topparent" : "3507249",
      "label_version" : "3.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3507249,
      "content_description" : "This document is a technical reference manual for the ARM720T.",
      "wordcount" : 91,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148562000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/addressing-signals?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0192/a/amba-interface/addressing-signals?lang=en",
      "modified" : 1638975410000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148562270324401,
      "uri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/addressing-signals",
      "syscollection" : "default"
    },
    "Title" : "Addressing signals",
    "Uri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/addressing-signals",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/addressing-signals",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/addressing-signals?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/addressing-signals",
    "Excerpt" : "Addressing signals Memory accesses can be read or write, and are differentiated by the signal BWRITE. BWRITE cannot change during a sequential access, so if a read from address A is ...",
    "FirstSentences" : "Addressing signals Memory accesses can be read or write, and are differentiated by the signal BWRITE. BWRITE cannot change during a sequential access, so if a read from address A is followed ..."
  }, {
    "title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100114/0200/en/pdf/arm_versatile_express_juno_r2_development_platform_(v2m_juno_r2)_technical_reference_manual_100114_0200_03_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100114/0200/en/pdf/arm_versatile_express_juno_r2_development_platform_(v2m_juno_r2)_technical_reference_manual_100114_0200_03_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f22800cf3ce30357bc287e5",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100114/0200/en/pdf/arm_versatile_express_juno_r2_development_platform_(v2m_juno_r2)_technical_reference_manual_100114_0200_03_en.pdf",
    "excerpt" : "DAMAGES. This document consists solely of commercial items. ... Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM ... All rights reserved. ... LES-PRE-20349",
    "firstSentences" : "ARM® Versatile™ Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual Copyright © 2015–2017 ARM Limited or its affiliates. All rights reserved. ARM 100114_0200_03_en ARM® ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100114/0200/en",
      "printableUri" : "https://developer.arm.com/documentation/100114/0200/en",
      "clickUri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100114/0200/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
      "firstSentences" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual Copyright \\u00A9 2015\\u20132017 ARM Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual ",
        "document_number" : "100114",
        "document_version" : "0200",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4711024",
        "sysurihash" : "ZqMtN2vkmbðchbwh",
        "urihash" : "ZqMtN2vkmbðchbwh",
        "sysuri" : "https://developer.arm.com/documentation/100114/0200/en",
        "systransactionid" : 864253,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1491918507000,
        "topparentid" : 4711024,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596096523000,
        "sysconcepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation ; Non-Confidential",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
        "concepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation ; Non-Confidential",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148518000,
        "permanentid" : "cf29f1cf5c6fd49cbea84496b206ebde6880b44fbb7ebb9c271cdc34d2cb",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22800bf3ce30357bc28729",
        "transactionid" : 864253,
        "title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual ",
        "products" : [ "Juno Development Board" ],
        "date" : 1649148518000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100114:0200:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists" ],
        "audience" : [ "siliconSpecialists" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148518869293680,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5590,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148131276,
        "syssize" : 5590,
        "sysdate" : 1649148518000,
        "haslayout" : "1",
        "topparent" : "4711024",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4711024,
        "content_description" : "This book describes the ARM Versatile Express Juno r2 Development Platform, that is, the V2M-Juno r2 motherboard. This development board contains the Juno r2 Development Platform SoC.",
        "wordcount" : 377,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148518000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100114/0200/?lang=en",
        "modified" : 1635950249000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148518869293680,
        "uri" : "https://developer.arm.com/documentation/100114/0200/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100114/0200/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100114/0200/en",
      "ClickUri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100114/0200/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
      "FirstSentences" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual Copyright \\u00A9 2015\\u20132017 ARM Limited or its affiliates. All rights reserved. Proprietary notices ..."
    },
    "childResults" : [ {
      "title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100114/0200/en",
      "printableUri" : "https://developer.arm.com/documentation/100114/0200/en",
      "clickUri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100114/0200/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
      "firstSentences" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual Copyright \\u00A9 2015\\u20132017 ARM Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual ",
        "document_number" : "100114",
        "document_version" : "0200",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4711024",
        "sysurihash" : "ZqMtN2vkmbðchbwh",
        "urihash" : "ZqMtN2vkmbðchbwh",
        "sysuri" : "https://developer.arm.com/documentation/100114/0200/en",
        "systransactionid" : 864253,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1491918507000,
        "topparentid" : 4711024,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596096523000,
        "sysconcepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation ; Non-Confidential",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
        "concepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation ; Non-Confidential",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148518000,
        "permanentid" : "cf29f1cf5c6fd49cbea84496b206ebde6880b44fbb7ebb9c271cdc34d2cb",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22800bf3ce30357bc28729",
        "transactionid" : 864253,
        "title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual ",
        "products" : [ "Juno Development Board" ],
        "date" : 1649148518000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100114:0200:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists" ],
        "audience" : [ "siliconSpecialists" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148518869293680,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5590,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148131276,
        "syssize" : 5590,
        "sysdate" : 1649148518000,
        "haslayout" : "1",
        "topparent" : "4711024",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4711024,
        "content_description" : "This book describes the ARM Versatile Express Juno r2 Development Platform, that is, the V2M-Juno r2 motherboard. This development board contains the Juno r2 Development Platform SoC.",
        "wordcount" : 377,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148518000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100114/0200/?lang=en",
        "modified" : 1635950249000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148518869293680,
        "uri" : "https://developer.arm.com/documentation/100114/0200/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100114/0200/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100114/0200/en",
      "ClickUri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100114/0200/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
      "FirstSentences" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual Copyright \\u00A9 2015\\u20132017 ARM Limited or its affiliates. All rights reserved. Proprietary notices ..."
    }, {
      "title" : "SYS_FLAG Registers",
      "uri" : "https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-system-registers/SYS-FLAG-Registers",
      "printableUri" : "https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-system-registers/SYS-FLAG-Registers",
      "clickUri" : "https://developer.arm.com/documentation/100114/0200/Programmers-Model/APB-system-registers/SYS-FLAG-Registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-system-registers/SYS-FLAG-Registers",
      "excerpt" : "Write 0b1 to clear the associated flag. ... Write 0b1 to set the associated flag. ... Write 0b0 to leave the associated flag unchanged. SYS_FLAG Registers Juno Development Board",
      "firstSentences" : "SYS_FLAG Registers The SYS_FLAG Registers characteristics are: Purpose Provide two 32-bit registers, SYS_FLAGS and SYS_NVFLAGS, that contain general-purpose flags. The application software defines ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100114/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100114/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100114/0200/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual Copyright \\u00A9 2015\\u20132017 ARM Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual ",
          "document_number" : "100114",
          "document_version" : "0200",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4711024",
          "sysurihash" : "ZqMtN2vkmbðchbwh",
          "urihash" : "ZqMtN2vkmbðchbwh",
          "sysuri" : "https://developer.arm.com/documentation/100114/0200/en",
          "systransactionid" : 864253,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1491918507000,
          "topparentid" : 4711024,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596096523000,
          "sysconcepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation ; Non-Confidential",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
          "concepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation ; Non-Confidential",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148518000,
          "permanentid" : "cf29f1cf5c6fd49cbea84496b206ebde6880b44fbb7ebb9c271cdc34d2cb",
          "syslanguage" : [ "English" ],
          "itemid" : "5f22800bf3ce30357bc28729",
          "transactionid" : 864253,
          "title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual ",
          "products" : [ "Juno Development Board" ],
          "date" : 1649148518000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100114:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists" ],
          "audience" : [ "siliconSpecialists" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148518869293680,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5590,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148131276,
          "syssize" : 5590,
          "sysdate" : 1649148518000,
          "haslayout" : "1",
          "topparent" : "4711024",
          "label_version" : "2.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4711024,
          "content_description" : "This book describes the ARM Versatile Express Juno r2 Development Platform, that is, the V2M-Juno r2 motherboard. This development board contains the Juno r2 Development Platform SoC.",
          "wordcount" : 377,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148518000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100114/0200/?lang=en",
          "modified" : 1635950249000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148518869293680,
          "uri" : "https://developer.arm.com/documentation/100114/0200/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100114/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100114/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100114/0200/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual Copyright \\u00A9 2015\\u20132017 ARM Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "SYS_FLAG Registers ",
        "document_number" : "100114",
        "document_version" : "0200",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4711024",
        "sysurihash" : "P3BFZ5w3pL9suanh",
        "urihash" : "P3BFZ5w3pL9suanh",
        "sysuri" : "https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-system-registers/SYS-FLAG-Registers",
        "systransactionid" : 864253,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1491918507000,
        "topparentid" : 4711024,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596096523000,
        "sysconcepts" : "flags ; SYS ; reset push ; non-volatile ; volatile",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
        "attachmentparentid" : 4711024,
        "parentitem" : "5f22800bf3ce30357bc28729",
        "concepts" : "flags ; SYS ; reset push ; non-volatile ; volatile",
        "documenttype" : "html",
        "isattachment" : "4711024",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148518000,
        "permanentid" : "121d3172377e6667f287600418dadbbaf749b4da337250e48757ba524912",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22800bf3ce30357bc2877f",
        "transactionid" : 864253,
        "title" : "SYS_FLAG Registers ",
        "products" : [ "Juno Development Board" ],
        "date" : 1649148518000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100114:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists" ],
        "audience" : [ "siliconSpecialists" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148518822639277,
        "sysisattachment" : "4711024",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4711024,
        "size" : 1838,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100114/0200/Programmers-Model/APB-system-registers/SYS-FLAG-Registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148131197,
        "syssize" : 1838,
        "sysdate" : 1649148518000,
        "haslayout" : "1",
        "topparent" : "4711024",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4711024,
        "content_description" : "This book describes the ARM Versatile Express Juno r2 Development Platform, that is, the V2M-Juno r2 motherboard. This development board contains the Juno r2 Development Platform SoC.",
        "wordcount" : 72,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148518000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100114/0200/Programmers-Model/APB-system-registers/SYS-FLAG-Registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100114/0200/Programmers-Model/APB-system-registers/SYS-FLAG-Registers?lang=en",
        "modified" : 1635950249000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148518822639277,
        "uri" : "https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-system-registers/SYS-FLAG-Registers",
        "syscollection" : "default"
      },
      "Title" : "SYS_FLAG Registers",
      "Uri" : "https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-system-registers/SYS-FLAG-Registers",
      "PrintableUri" : "https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-system-registers/SYS-FLAG-Registers",
      "ClickUri" : "https://developer.arm.com/documentation/100114/0200/Programmers-Model/APB-system-registers/SYS-FLAG-Registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-system-registers/SYS-FLAG-Registers",
      "Excerpt" : "Write 0b1 to clear the associated flag. ... Write 0b1 to set the associated flag. ... Write 0b0 to leave the associated flag unchanged. SYS_FLAG Registers Juno Development Board",
      "FirstSentences" : "SYS_FLAG Registers The SYS_FLAG Registers characteristics are: Purpose Provide two 32-bit registers, SYS_FLAGS and SYS_NVFLAGS, that contain general-purpose flags. The application software defines ..."
    }, {
      "title" : "SYS_POW_A72 Register",
      "uri" : "https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-energy-meter-registers/SYS-POW-A72-Register",
      "printableUri" : "https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-energy-meter-registers/SYS-POW-A72-Register",
      "clickUri" : "https://developer.arm.com/documentation/100114/0200/Programmers-Model/APB-energy-meter-registers/SYS-POW-A72-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-energy-meter-registers/SYS-POW-A72-Register",
      "excerpt" : "SYS_POW_A72 Register The SYS_POW_A72 Register characteristics are: Purpose Contains a 24- ... Usage constraints This register is read-only. ... The following figure shows the bit assignments.",
      "firstSentences" : "SYS_POW_A72 Register The SYS_POW_A72 Register characteristics are: Purpose Contains a 24-bit representation of the instantaneous power consumption of the Cortex-A72 cluster. Usage constraints This ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100114/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100114/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100114/0200/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual Copyright \\u00A9 2015\\u20132017 ARM Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual ",
          "document_number" : "100114",
          "document_version" : "0200",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4711024",
          "sysurihash" : "ZqMtN2vkmbðchbwh",
          "urihash" : "ZqMtN2vkmbðchbwh",
          "sysuri" : "https://developer.arm.com/documentation/100114/0200/en",
          "systransactionid" : 864253,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1491918507000,
          "topparentid" : 4711024,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596096523000,
          "sysconcepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation ; Non-Confidential",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
          "concepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation ; Non-Confidential",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148518000,
          "permanentid" : "cf29f1cf5c6fd49cbea84496b206ebde6880b44fbb7ebb9c271cdc34d2cb",
          "syslanguage" : [ "English" ],
          "itemid" : "5f22800bf3ce30357bc28729",
          "transactionid" : 864253,
          "title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual ",
          "products" : [ "Juno Development Board" ],
          "date" : 1649148518000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100114:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists" ],
          "audience" : [ "siliconSpecialists" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148518869293680,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5590,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148131276,
          "syssize" : 5590,
          "sysdate" : 1649148518000,
          "haslayout" : "1",
          "topparent" : "4711024",
          "label_version" : "2.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4711024,
          "content_description" : "This book describes the ARM Versatile Express Juno r2 Development Platform, that is, the V2M-Juno r2 motherboard. This development board contains the Juno r2 Development Platform SoC.",
          "wordcount" : 377,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148518000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100114/0200/?lang=en",
          "modified" : 1635950249000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148518869293680,
          "uri" : "https://developer.arm.com/documentation/100114/0200/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100114/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100114/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100114/0200/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual Copyright \\u00A9 2015\\u20132017 ARM Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "SYS_POW_A72 Register ",
        "document_number" : "100114",
        "document_version" : "0200",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4711024",
        "sysurihash" : "mðoññqilpacwkNA6",
        "urihash" : "mðoññqilpacwkNA6",
        "sysuri" : "https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-energy-meter-registers/SYS-POW-A72-Register",
        "systransactionid" : 864253,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1491918507000,
        "topparentid" : 4711024,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596096523000,
        "sysconcepts" : "A72 Register ; SYS ; POW ; assignments ; configurations ; Cortex ; power consumption ; reset ; r2 motherboard ; representation",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
        "attachmentparentid" : 4711024,
        "parentitem" : "5f22800bf3ce30357bc28729",
        "concepts" : "A72 Register ; SYS ; POW ; assignments ; configurations ; Cortex ; power consumption ; reset ; r2 motherboard ; representation",
        "documenttype" : "html",
        "isattachment" : "4711024",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148518000,
        "permanentid" : "75bc1467259954d971e67250b63360127cf99b3c567b803a725df70d07ef",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22800cf3ce30357bc28799",
        "transactionid" : 864253,
        "title" : "SYS_POW_A72 Register ",
        "products" : [ "Juno Development Board" ],
        "date" : 1649148518000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100114:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists" ],
        "audience" : [ "siliconSpecialists" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148518758911270,
        "sysisattachment" : "4711024",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4711024,
        "size" : 1062,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100114/0200/Programmers-Model/APB-energy-meter-registers/SYS-POW-A72-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148131213,
        "syssize" : 1062,
        "sysdate" : 1649148518000,
        "haslayout" : "1",
        "topparent" : "4711024",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4711024,
        "content_description" : "This book describes the ARM Versatile Express Juno r2 Development Platform, that is, the V2M-Juno r2 motherboard. This development board contains the Juno r2 Development Platform SoC.",
        "wordcount" : 80,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148518000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100114/0200/Programmers-Model/APB-energy-meter-registers/SYS-POW-A72-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100114/0200/Programmers-Model/APB-energy-meter-registers/SYS-POW-A72-Register?lang=en",
        "modified" : 1635950249000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148518758911270,
        "uri" : "https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-energy-meter-registers/SYS-POW-A72-Register",
        "syscollection" : "default"
      },
      "Title" : "SYS_POW_A72 Register",
      "Uri" : "https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-energy-meter-registers/SYS-POW-A72-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-energy-meter-registers/SYS-POW-A72-Register",
      "ClickUri" : "https://developer.arm.com/documentation/100114/0200/Programmers-Model/APB-energy-meter-registers/SYS-POW-A72-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-energy-meter-registers/SYS-POW-A72-Register",
      "Excerpt" : "SYS_POW_A72 Register The SYS_POW_A72 Register characteristics are: Purpose Contains a 24- ... Usage constraints This register is read-only. ... The following figure shows the bit assignments.",
      "FirstSentences" : "SYS_POW_A72 Register The SYS_POW_A72 Register characteristics are: Purpose Contains a 24-bit representation of the instantaneous power consumption of the Cortex-A72 cluster. Usage constraints This ..."
    } ],
    "totalNumberOfChildResults" : 131,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual ",
      "document_number" : "100114",
      "document_version" : "0200",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4711024",
      "sysauthor" : "ARM",
      "sysurihash" : "FycTvcM8EUOHtuaK",
      "urihash" : "FycTvcM8EUOHtuaK",
      "sysuri" : "https://developer.arm.com/documentation/100114/0200/en/pdf/arm_versatile_express_juno_r2_development_platform_(v2m_juno_r2)_technical_reference_manual_100114_0200_03_en.pdf",
      "keywords" : "versatile express, development boards",
      "systransactionid" : 864253,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1491918507000,
      "topparentid" : 4711024,
      "numberofpages" : 150,
      "sysconcepts" : "Juno r2 ; V2M ; rear panels ; configuration ; connectors ; microSD card ; subsections ; Location of components ; assignments ; LogicTile daughterboard ; daughterboard ; Related concepts ; controllers ; operating-state ; standby-state ; usage constraints",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
      "attachmentparentid" : 4711024,
      "parentitem" : "5f22800bf3ce30357bc28729",
      "concepts" : "Juno r2 ; V2M ; rear panels ; configuration ; connectors ; microSD card ; subsections ; Location of components ; assignments ; LogicTile daughterboard ; daughterboard ; Related concepts ; controllers ; operating-state ; standby-state ; usage constraints",
      "documenttype" : "pdf",
      "isattachment" : "4711024",
      "sysindexeddate" : 1649148522000,
      "permanentid" : "8fe427fe6bc7ff936603fc570541244311ab10ffa1b7e10fde222087bd09",
      "syslanguage" : [ "English" ],
      "itemid" : "5f22800cf3ce30357bc287e5",
      "transactionid" : 864253,
      "title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual ",
      "subject" : "This book describes the ARM® Versatile™ Express Juno r2 Development Platform, that is, the V2M‑Juno r2 motherboard. This development board contains the Juno r2 Development Platform SoC.",
      "date" : 1649148521000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100114:0200:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists" ],
      "audience" : [ "siliconSpecialists" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148521738829328,
      "sysisattachment" : "4711024",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4711024,
      "size" : 1053164,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f22800cf3ce30357bc287e5",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148133540,
      "syssubject" : "This book describes the ARM® Versatile™ Express Juno r2 Development Platform, that is, the V2M‑Juno r2 motherboard. This development board contains the Juno r2 Development Platform SoC.",
      "syssize" : 1053164,
      "sysdate" : 1649148521000,
      "topparent" : "4711024",
      "author" : "ARM",
      "label_version" : "2.0",
      "systopparentid" : 4711024,
      "content_description" : "This book describes the ARM Versatile Express Juno r2 Development Platform, that is, the V2M-Juno r2 motherboard. This development board contains the Juno r2 Development Platform SoC.",
      "wordcount" : 2663,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148522000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f22800cf3ce30357bc287e5",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148521738829328,
      "uri" : "https://developer.arm.com/documentation/100114/0200/en/pdf/arm_versatile_express_juno_r2_development_platform_(v2m_juno_r2)_technical_reference_manual_100114_0200_03_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100114/0200/en/pdf/arm_versatile_express_juno_r2_development_platform_(v2m_juno_r2)_technical_reference_manual_100114_0200_03_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100114/0200/en/pdf/arm_versatile_express_juno_r2_development_platform_(v2m_juno_r2)_technical_reference_manual_100114_0200_03_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f22800cf3ce30357bc287e5",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100114/0200/en/pdf/arm_versatile_express_juno_r2_development_platform_(v2m_juno_r2)_technical_reference_manual_100114_0200_03_en.pdf",
    "Excerpt" : "DAMAGES. This document consists solely of commercial items. ... Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM ... All rights reserved. ... LES-PRE-20349",
    "FirstSentences" : "ARM® Versatile™ Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual Copyright © 2015–2017 ARM Limited or its affiliates. All rights reserved. ARM 100114_0200_03_en ARM® ..."
  }, {
    "title" : "AC Parameters",
    "uri" : "https://developer.arm.com/documentation/ddi0311/d/en/ac-parameters",
    "printableUri" : "https://developer.arm.com/documentation/ddi0311/d/en/ac-parameters",
    "clickUri" : "https://developer.arm.com/documentation/ddi0311/d/ac-parameters?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0311/d/en/ac-parameters",
    "excerpt" : "Appendix B. AC Parameters This appendix describes the AC timing parameters for the ... It contains the following sections: About AC timing parameters CLK, HCLKEN, and ... AC Parameters Arm9",
    "firstSentences" : "Appendix B. AC Parameters This appendix describes the AC timing parameters for the ARM968E-S processor. It contains the following sections: About AC timing parameters CLK, HCLKEN, and HRESETn ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM968E-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0311/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0311/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0311/d/en",
      "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Maintenance release. ARM968E-S Technical Reference Manual Arm9",
      "firstSentences" : "ARM968E-S Technical Reference Manual Copyright 2004, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM968E-S Technical Reference Manual ",
        "document_number" : "ddi0311",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3495247",
        "sysurihash" : "53fxN2b47ijwqUYP",
        "urihash" : "53fxN2b47ijwqUYP",
        "sysuri" : "https://developer.arm.com/documentation/ddi0311/d/en",
        "systransactionid" : 864250,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1165339622000,
        "topparentid" : 3495247,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375959000,
        "sysconcepts" : "proprietary notice ; ARM ; History Revision ; bus widths ; warranties implied ; copyright holder ; material form ; r0p1 ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM ; History Revision ; bus widths ; warranties implied ; copyright holder ; material form ; r0p1 ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148338000,
        "permanentid" : "18fd4c13e6204a343bd51e25976b1af452661f6ece1318cd2225ce201f44",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2d17fd977155116a70ec",
        "transactionid" : 864250,
        "title" : "ARM968E-S Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1649148338000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0311:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148338168918826,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2050,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147939135,
        "syssize" : 2050,
        "sysdate" : 1649148338000,
        "haslayout" : "1",
        "topparent" : "3495247",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495247,
        "content_description" : "This manual is the Technical Reference Manual (TRM) for the ARM968E-S processor.",
        "wordcount" : 163,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148338000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0311/d/?lang=en",
        "modified" : 1639042878000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148338168918826,
        "uri" : "https://developer.arm.com/documentation/ddi0311/d/en",
        "syscollection" : "default"
      },
      "Title" : "ARM968E-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0311/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0311/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0311/d/en",
      "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Maintenance release. ARM968E-S Technical Reference Manual Arm9",
      "FirstSentences" : "ARM968E-S Technical Reference Manual Copyright 2004, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "ARM968E-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0311/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0311/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0311/d/en",
      "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Maintenance release. ARM968E-S Technical Reference Manual Arm9",
      "firstSentences" : "ARM968E-S Technical Reference Manual Copyright 2004, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM968E-S Technical Reference Manual ",
        "document_number" : "ddi0311",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3495247",
        "sysurihash" : "53fxN2b47ijwqUYP",
        "urihash" : "53fxN2b47ijwqUYP",
        "sysuri" : "https://developer.arm.com/documentation/ddi0311/d/en",
        "systransactionid" : 864250,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1165339622000,
        "topparentid" : 3495247,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375959000,
        "sysconcepts" : "proprietary notice ; ARM ; History Revision ; bus widths ; warranties implied ; copyright holder ; material form ; r0p1 ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM ; History Revision ; bus widths ; warranties implied ; copyright holder ; material form ; r0p1 ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148338000,
        "permanentid" : "18fd4c13e6204a343bd51e25976b1af452661f6ece1318cd2225ce201f44",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2d17fd977155116a70ec",
        "transactionid" : 864250,
        "title" : "ARM968E-S Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1649148338000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0311:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148338168918826,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2050,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147939135,
        "syssize" : 2050,
        "sysdate" : 1649148338000,
        "haslayout" : "1",
        "topparent" : "3495247",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495247,
        "content_description" : "This manual is the Technical Reference Manual (TRM) for the ARM968E-S processor.",
        "wordcount" : 163,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148338000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0311/d/?lang=en",
        "modified" : 1639042878000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148338168918826,
        "uri" : "https://developer.arm.com/documentation/ddi0311/d/en",
        "syscollection" : "default"
      },
      "Title" : "ARM968E-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0311/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0311/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0311/d/en",
      "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Maintenance release. ARM968E-S Technical Reference Manual Arm9",
      "FirstSentences" : "ARM968E-S Technical Reference Manual Copyright 2004, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    }, {
      "title" : "Communications using the debug comms channel",
      "uri" : "https://developer.arm.com/documentation/ddi0311/d/en/debug-support/the-debug-comms-channel/communications-using-the-debug-comms-channel",
      "printableUri" : "https://developer.arm.com/documentation/ddi0311/d/en/debug-support/the-debug-comms-channel/communications-using-the-debug-comms-channel",
      "clickUri" : "https://developer.arm.com/documentation/ddi0311/d/debug-support/the-debug-comms-channel/communications-using-the-debug-comms-channel?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0311/d/en/debug-support/the-debug-comms-channel/communications-using-the-debug-comms-channel",
      "excerpt" : "Receiving a message from the debugger Transferring a message from the debugger to the processor is similar ... The write sets the R bit. ... Communications using the debug comms channel Arm9",
      "firstSentences" : "Communications using the debug comms channel Messages can be sent and received using the debug comms channel as described in: Sending a message to the debugger Receiving a message from the debugger.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM968E-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0311/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0311/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0311/d/en",
        "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Maintenance release. ARM968E-S Technical Reference Manual Arm9",
        "firstSentences" : "ARM968E-S Technical Reference Manual Copyright 2004, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM968E-S Technical Reference Manual ",
          "document_number" : "ddi0311",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3495247",
          "sysurihash" : "53fxN2b47ijwqUYP",
          "urihash" : "53fxN2b47ijwqUYP",
          "sysuri" : "https://developer.arm.com/documentation/ddi0311/d/en",
          "systransactionid" : 864250,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1165339622000,
          "topparentid" : 3495247,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375959000,
          "sysconcepts" : "proprietary notice ; ARM ; History Revision ; bus widths ; warranties implied ; copyright holder ; material form ; r0p1 ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; History Revision ; bus widths ; warranties implied ; copyright holder ; material form ; r0p1 ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148338000,
          "permanentid" : "18fd4c13e6204a343bd51e25976b1af452661f6ece1318cd2225ce201f44",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2d17fd977155116a70ec",
          "transactionid" : 864250,
          "title" : "ARM968E-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1649148338000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0311:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148338168918826,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2050,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147939135,
          "syssize" : 2050,
          "sysdate" : 1649148338000,
          "haslayout" : "1",
          "topparent" : "3495247",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3495247,
          "content_description" : "This manual is the Technical Reference Manual (TRM) for the ARM968E-S processor.",
          "wordcount" : 163,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148338000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0311/d/?lang=en",
          "modified" : 1639042878000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148338168918826,
          "uri" : "https://developer.arm.com/documentation/ddi0311/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM968E-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0311/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0311/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0311/d/en",
        "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Maintenance release. ARM968E-S Technical Reference Manual Arm9",
        "FirstSentences" : "ARM968E-S Technical Reference Manual Copyright 2004, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Communications using the debug comms channel ",
        "document_number" : "ddi0311",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3495247",
        "sysurihash" : "GcRPxh2PQdKPsoes",
        "urihash" : "GcRPxh2PQdKPsoes",
        "sysuri" : "https://developer.arm.com/documentation/ddi0311/d/en/debug-support/the-debug-comms-channel/communications-using-the-debug-comms-channel",
        "systransactionid" : 864250,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1165339622000,
        "topparentid" : 3495247,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375959000,
        "sysconcepts" : "comms channel ; Data Register ; debugger ; previously written ; CP14 ; instruction ; sent ; Communications",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3495247,
        "parentitem" : "5e8e2d17fd977155116a70ec",
        "concepts" : "comms channel ; Data Register ; debugger ; previously written ; CP14 ; instruction ; sent ; Communications",
        "documenttype" : "html",
        "isattachment" : "3495247",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148338000,
        "permanentid" : "e21c87b13e55b86aa06c111143b438058dbd10aa02236575f372f4c72f4a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2d19fd977155116a7178",
        "transactionid" : 864250,
        "title" : "Communications using the debug comms channel ",
        "products" : [ "Arm9" ],
        "date" : 1649148338000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0311:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148338132926939,
        "sysisattachment" : "3495247",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3495247,
        "size" : 2024,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0311/d/debug-support/the-debug-comms-channel/communications-using-the-debug-comms-channel?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147939103,
        "syssize" : 2024,
        "sysdate" : 1649148338000,
        "haslayout" : "1",
        "topparent" : "3495247",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495247,
        "content_description" : "This manual is the Technical Reference Manual (TRM) for the ARM968E-S processor.",
        "wordcount" : 75,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148338000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0311/d/debug-support/the-debug-comms-channel/communications-using-the-debug-comms-channel?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0311/d/debug-support/the-debug-comms-channel/communications-using-the-debug-comms-channel?lang=en",
        "modified" : 1639042878000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148338132926939,
        "uri" : "https://developer.arm.com/documentation/ddi0311/d/en/debug-support/the-debug-comms-channel/communications-using-the-debug-comms-channel",
        "syscollection" : "default"
      },
      "Title" : "Communications using the debug comms channel",
      "Uri" : "https://developer.arm.com/documentation/ddi0311/d/en/debug-support/the-debug-comms-channel/communications-using-the-debug-comms-channel",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0311/d/en/debug-support/the-debug-comms-channel/communications-using-the-debug-comms-channel",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0311/d/debug-support/the-debug-comms-channel/communications-using-the-debug-comms-channel?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0311/d/en/debug-support/the-debug-comms-channel/communications-using-the-debug-comms-channel",
      "Excerpt" : "Receiving a message from the debugger Transferring a message from the debugger to the processor is similar ... The write sets the R bit. ... Communications using the debug comms channel Arm9",
      "FirstSentences" : "Communications using the debug comms channel Messages can be sent and received using the debug comms channel as described in: Sending a message to the debugger Receiving a message from the debugger."
    }, {
      "title" : "CP15 c15 Configuration Control Register",
      "uri" : "https://developer.arm.com/documentation/ddi0311/d/en/system-control-coprocessor/cp15-register-descriptions/cp15-c15-configuration-control-register",
      "printableUri" : "https://developer.arm.com/documentation/ddi0311/d/en/system-control-coprocessor/cp15-register-descriptions/cp15-c15-configuration-control-register",
      "clickUri" : "https://developer.arm.com/documentation/ddi0311/d/system-control-coprocessor/cp15-register-descriptions/cp15-c15-configuration-control-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0311/d/en/system-control-coprocessor/cp15-register-descriptions/cp15-c15-configuration-control-register",
      "excerpt" : "Reset clears the D bit. ... [15:3] - Should Be Zero. ... Reset sets the FM bit. ... Reset clears the IM bit. [0] - Should Be Zero. CP15 c15 Configuration Control Register Arm9",
      "firstSentences" : "CP15 c15 Configuration Control Register Use the read\\/write Configuration Control Register to: stall ITCM or DTCM accesses when the ITCM or DTCM write buffer contains data disable the Instruction ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM968E-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0311/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0311/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0311/d/en",
        "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Maintenance release. ARM968E-S Technical Reference Manual Arm9",
        "firstSentences" : "ARM968E-S Technical Reference Manual Copyright 2004, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM968E-S Technical Reference Manual ",
          "document_number" : "ddi0311",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3495247",
          "sysurihash" : "53fxN2b47ijwqUYP",
          "urihash" : "53fxN2b47ijwqUYP",
          "sysuri" : "https://developer.arm.com/documentation/ddi0311/d/en",
          "systransactionid" : 864250,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1165339622000,
          "topparentid" : 3495247,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375959000,
          "sysconcepts" : "proprietary notice ; ARM ; History Revision ; bus widths ; warranties implied ; copyright holder ; material form ; r0p1 ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; History Revision ; bus widths ; warranties implied ; copyright holder ; material form ; r0p1 ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148338000,
          "permanentid" : "18fd4c13e6204a343bd51e25976b1af452661f6ece1318cd2225ce201f44",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2d17fd977155116a70ec",
          "transactionid" : 864250,
          "title" : "ARM968E-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1649148338000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0311:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148338168918826,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2050,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147939135,
          "syssize" : 2050,
          "sysdate" : 1649148338000,
          "haslayout" : "1",
          "topparent" : "3495247",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3495247,
          "content_description" : "This manual is the Technical Reference Manual (TRM) for the ARM968E-S processor.",
          "wordcount" : 163,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148338000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0311/d/?lang=en",
          "modified" : 1639042878000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148338168918826,
          "uri" : "https://developer.arm.com/documentation/ddi0311/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM968E-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0311/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0311/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0311/d/en",
        "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Maintenance release. ARM968E-S Technical Reference Manual Arm9",
        "FirstSentences" : "ARM968E-S Technical Reference Manual Copyright 2004, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CP15 c15 Configuration Control Register ",
        "document_number" : "ddi0311",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3495247",
        "sysurihash" : "tð42ylIU8ryJf8Df",
        "urihash" : "tð42ylIU8ryJf8Df",
        "sysuri" : "https://developer.arm.com/documentation/ddi0311/d/en/system-control-coprocessor/cp15-register-descriptions/cp15-c15-configuration-control-register",
        "systransactionid" : 864250,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1165339622000,
        "topparentid" : 3495247,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375959000,
        "sysconcepts" : "processor clocks ; instruction prefetch ; accesses ; subsequent reads ; Reset ; nIRQ ; IRQ ; exit ; nonsequential transfers ; Asserting",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3495247,
        "parentitem" : "5e8e2d17fd977155116a70ec",
        "concepts" : "processor clocks ; instruction prefetch ; accesses ; subsequent reads ; Reset ; nIRQ ; IRQ ; exit ; nonsequential transfers ; Asserting",
        "documenttype" : "html",
        "isattachment" : "3495247",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148337000,
        "permanentid" : "74a86a071bc44dcab57ad091b320ec61f84941432a2ea056f4a4271397e0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2d18fd977155116a711e",
        "transactionid" : 864250,
        "title" : "CP15 c15 Configuration Control Register ",
        "products" : [ "Arm9" ],
        "date" : 1649148337000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0311:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148337685061856,
        "sysisattachment" : "3495247",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3495247,
        "size" : 2510,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0311/d/system-control-coprocessor/cp15-register-descriptions/cp15-c15-configuration-control-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147939025,
        "syssize" : 2510,
        "sysdate" : 1649148337000,
        "haslayout" : "1",
        "topparent" : "3495247",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495247,
        "content_description" : "This manual is the Technical Reference Manual (TRM) for the ARM968E-S processor.",
        "wordcount" : 127,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148337000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0311/d/system-control-coprocessor/cp15-register-descriptions/cp15-c15-configuration-control-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0311/d/system-control-coprocessor/cp15-register-descriptions/cp15-c15-configuration-control-register?lang=en",
        "modified" : 1639042878000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148337685061856,
        "uri" : "https://developer.arm.com/documentation/ddi0311/d/en/system-control-coprocessor/cp15-register-descriptions/cp15-c15-configuration-control-register",
        "syscollection" : "default"
      },
      "Title" : "CP15 c15 Configuration Control Register",
      "Uri" : "https://developer.arm.com/documentation/ddi0311/d/en/system-control-coprocessor/cp15-register-descriptions/cp15-c15-configuration-control-register",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0311/d/en/system-control-coprocessor/cp15-register-descriptions/cp15-c15-configuration-control-register",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0311/d/system-control-coprocessor/cp15-register-descriptions/cp15-c15-configuration-control-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0311/d/en/system-control-coprocessor/cp15-register-descriptions/cp15-c15-configuration-control-register",
      "Excerpt" : "Reset clears the D bit. ... [15:3] - Should Be Zero. ... Reset sets the FM bit. ... Reset clears the IM bit. [0] - Should Be Zero. CP15 c15 Configuration Control Register Arm9",
      "FirstSentences" : "CP15 c15 Configuration Control Register Use the read\\/write Configuration Control Register to: stall ITCM or DTCM accesses when the ITCM or DTCM write buffer contains data disable the Instruction ..."
    } ],
    "totalNumberOfChildResults" : 154,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AC Parameters ",
      "document_number" : "ddi0311",
      "document_version" : "d",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3495247",
      "sysurihash" : "gc3fpTpVpcy0UuzG",
      "urihash" : "gc3fpTpVpcy0UuzG",
      "sysuri" : "https://developer.arm.com/documentation/ddi0311/d/en/ac-parameters",
      "systransactionid" : 864250,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1165339622000,
      "topparentid" : 3495247,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586375959000,
      "sysconcepts" : "timing parameters ; INTEST wrapper ; bus master",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "attachmentparentid" : 3495247,
      "parentitem" : "5e8e2d17fd977155116a70ec",
      "concepts" : "timing parameters ; INTEST wrapper ; bus master",
      "documenttype" : "html",
      "isattachment" : "3495247",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649148340000,
      "permanentid" : "7b57ff7241e90bbe56207cc74ef145e59e7a53599204d75bb58c05243248",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2d19fd977155116a7193",
      "transactionid" : 864250,
      "title" : "AC Parameters ",
      "products" : [ "Arm9" ],
      "date" : 1649148340000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0311:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148340274675975,
      "sysisattachment" : "3495247",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3495247,
      "size" : 504,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0311/d/ac-parameters?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649147939135,
      "syssize" : 504,
      "sysdate" : 1649148340000,
      "haslayout" : "1",
      "topparent" : "3495247",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3495247,
      "content_description" : "This manual is the Technical Reference Manual (TRM) for the ARM968E-S processor.",
      "wordcount" : 35,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148340000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0311/d/ac-parameters?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0311/d/ac-parameters?lang=en",
      "modified" : 1639042878000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148340274675975,
      "uri" : "https://developer.arm.com/documentation/ddi0311/d/en/ac-parameters",
      "syscollection" : "default"
    },
    "Title" : "AC Parameters",
    "Uri" : "https://developer.arm.com/documentation/ddi0311/d/en/ac-parameters",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0311/d/en/ac-parameters",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0311/d/ac-parameters?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0311/d/en/ac-parameters",
    "Excerpt" : "Appendix B. AC Parameters This appendix describes the AC timing parameters for the ... It contains the following sections: About AC timing parameters CLK, HCLKEN, and ... AC Parameters Arm9",
    "FirstSentences" : "Appendix B. AC Parameters This appendix describes the AC timing parameters for the ARM968E-S processor. It contains the following sections: About AC timing parameters CLK, HCLKEN, and HRESETn ..."
  }, {
    "title" : "Design for Test",
    "uri" : "https://developer.arm.com/documentation/ddi0245/b/en/design-for-test",
    "printableUri" : "https://developer.arm.com/documentation/ddi0245/b/en/design-for-test",
    "clickUri" : "https://developer.arm.com/documentation/ddi0245/b/design-for-test?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0245/b/en/design-for-test",
    "excerpt" : "Chapter 4. Design for Test This chapter describes the Design for Test (DFT) features of the ETM10RV. It contains the following sections: About DFT ETM10RV test wrapper Test modes and ...",
    "firstSentences" : "Chapter 4. Design for Test This chapter describes the Design for Test (DFT) features of the ETM10RV. It contains the following sections: About DFT ETM10RV test wrapper Test modes and ports IDDQ.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ETM10RV Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0245/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0245/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0245/b/en",
      "excerpt" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ETM10RV Technical Reference Manual ",
        "document_number" : "ddi0245",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3477311",
        "sysurihash" : "C8Ddpqhv8RbQWNYB",
        "urihash" : "C8Ddpqhv8RbQWNYB",
        "sysuri" : "https://developer.arm.com/documentation/ddi0245/b/en",
        "systransactionid" : 864249,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172757129000,
        "topparentid" : 3477311,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371115000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148302000,
        "permanentid" : "d081c2ccfed476b5fd67b0e76d703ef0e7f99b7540c74d035f385a77b9dc",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1a2bfd977155116a4313",
        "transactionid" : 864249,
        "title" : "ETM10RV Technical Reference Manual ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1649148302000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0245:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148302506861077,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1802,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147936872,
        "syssize" : 1802,
        "sysdate" : 1649148302000,
        "haslayout" : "1",
        "topparent" : "3477311",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3477311,
        "content_description" : "This is the technical reference manual for the ARM10 Embedded Trace MacrocellRealView (ETM10RV) Revision r0p0. This product is referred to as ETM10RV throughout this manual.",
        "wordcount" : 139,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148302000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0245/b/?lang=en",
        "modified" : 1638977215000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148302506861077,
        "uri" : "https://developer.arm.com/documentation/ddi0245/b/en",
        "syscollection" : "default"
      },
      "Title" : "ETM10RV Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0245/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0245/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0245/b/en",
      "Excerpt" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "About DFT",
      "uri" : "https://developer.arm.com/documentation/ddi0245/b/en/design-for-test/about-dft",
      "printableUri" : "https://developer.arm.com/documentation/ddi0245/b/en/design-for-test/about-dft",
      "clickUri" : "https://developer.arm.com/documentation/ddi0245/b/design-for-test/about-dft?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0245/b/en/design-for-test/about-dft",
      "excerpt" : "About DFT For the purposes of scan testing, the ETM10RV comprises a functional core surrounded by a test ... The wrapper provides a single serial scan ring around the entire periphery, and ...",
      "firstSentences" : "About DFT For the purposes of scan testing, the ETM10RV comprises a functional core surrounded by a test wrapper. The wrapper provides a single serial scan ring around the entire periphery, and ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETM10RV Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0245/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0245/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0245/b/en",
        "excerpt" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ETM10RV Technical Reference Manual ",
          "document_number" : "ddi0245",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3477311",
          "sysurihash" : "C8Ddpqhv8RbQWNYB",
          "urihash" : "C8Ddpqhv8RbQWNYB",
          "sysuri" : "https://developer.arm.com/documentation/ddi0245/b/en",
          "systransactionid" : 864249,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172757129000,
          "topparentid" : 3477311,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371115000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148302000,
          "permanentid" : "d081c2ccfed476b5fd67b0e76d703ef0e7f99b7540c74d035f385a77b9dc",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1a2bfd977155116a4313",
          "transactionid" : 864249,
          "title" : "ETM10RV Technical Reference Manual ",
          "products" : [ "CoreSight ETM11" ],
          "date" : 1649148302000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0245:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148302506861077,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1802,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147936872,
          "syssize" : 1802,
          "sysdate" : 1649148302000,
          "haslayout" : "1",
          "topparent" : "3477311",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3477311,
          "content_description" : "This is the technical reference manual for the ARM10 Embedded Trace MacrocellRealView (ETM10RV) Revision r0p0. This product is referred to as ETM10RV throughout this manual.",
          "wordcount" : 139,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148302000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0245/b/?lang=en",
          "modified" : 1638977215000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148302506861077,
          "uri" : "https://developer.arm.com/documentation/ddi0245/b/en",
          "syscollection" : "default"
        },
        "Title" : "ETM10RV Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0245/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0245/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0245/b/en",
        "Excerpt" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About DFT ",
        "document_number" : "ddi0245",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3477311",
        "sysurihash" : "ZHowVeaycBqmað72",
        "urihash" : "ZHowVeaycBqmað72",
        "sysuri" : "https://developer.arm.com/documentation/ddi0245/b/en/design-for-test/about-dft",
        "systransactionid" : 864250,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172757129000,
        "topparentid" : 3477311,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371115000,
        "sysconcepts" : "functional core ; design units ; test wrapper ; control ; scan ; minimal amount ; quality measurement ; tester",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "attachmentparentid" : 3477311,
        "parentitem" : "5e8e1a2bfd977155116a4313",
        "concepts" : "functional core ; design units ; test wrapper ; control ; scan ; minimal amount ; quality measurement ; tester",
        "documenttype" : "html",
        "isattachment" : "3477311",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148337000,
        "permanentid" : "14e4384fb79576d56ab097b350569d5e5b5fdb8f658d9ad84690e929e578",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1a2bfd977155116a433e",
        "transactionid" : 864250,
        "title" : "About DFT ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1649148337000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0245:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148337651860630,
        "sysisattachment" : "3477311",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3477311,
        "size" : 697,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0245/b/design-for-test/about-dft?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147936872,
        "syssize" : 697,
        "sysdate" : 1649148337000,
        "haslayout" : "1",
        "topparent" : "3477311",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3477311,
        "content_description" : "This is the technical reference manual for the ARM10 Embedded Trace MacrocellRealView (ETM10RV) Revision r0p0. This product is referred to as ETM10RV throughout this manual.",
        "wordcount" : 68,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148337000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0245/b/design-for-test/about-dft?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0245/b/design-for-test/about-dft?lang=en",
        "modified" : 1638977215000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148337651860630,
        "uri" : "https://developer.arm.com/documentation/ddi0245/b/en/design-for-test/about-dft",
        "syscollection" : "default"
      },
      "Title" : "About DFT",
      "Uri" : "https://developer.arm.com/documentation/ddi0245/b/en/design-for-test/about-dft",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0245/b/en/design-for-test/about-dft",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0245/b/design-for-test/about-dft?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0245/b/en/design-for-test/about-dft",
      "Excerpt" : "About DFT For the purposes of scan testing, the ETM10RV comprises a functional core surrounded by a test ... The wrapper provides a single serial scan ring around the entire periphery, and ...",
      "FirstSentences" : "About DFT For the purposes of scan testing, the ETM10RV comprises a functional core surrounded by a test wrapper. The wrapper provides a single serial scan ring around the entire periphery, and ..."
    }, {
      "title" : "Debug interface",
      "uri" : "https://developer.arm.com/documentation/ddi0245/b/en/accessing-the-etm10rv-registers/debug-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0245/b/en/accessing-the-etm10rv-registers/debug-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0245/b/accessing-the-etm10rv-registers/debug-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0245/b/en/accessing-the-etm10rv-registers/debug-interface",
      "excerpt" : "Debug interface All registers in the ETM10RV are programmed through a Debug interface. The interface is an extension of the ARM Debug Access Port (DAP) controller, and is assigned scan ...",
      "firstSentences" : "Debug interface All registers in the ETM10RV are programmed through a Debug interface. The interface is an extension of the ARM Debug Access Port (DAP) controller, and is assigned scan chain 6.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETM10RV Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0245/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0245/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0245/b/en",
        "excerpt" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ETM10RV Technical Reference Manual ",
          "document_number" : "ddi0245",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3477311",
          "sysurihash" : "C8Ddpqhv8RbQWNYB",
          "urihash" : "C8Ddpqhv8RbQWNYB",
          "sysuri" : "https://developer.arm.com/documentation/ddi0245/b/en",
          "systransactionid" : 864249,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172757129000,
          "topparentid" : 3477311,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371115000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148302000,
          "permanentid" : "d081c2ccfed476b5fd67b0e76d703ef0e7f99b7540c74d035f385a77b9dc",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1a2bfd977155116a4313",
          "transactionid" : 864249,
          "title" : "ETM10RV Technical Reference Manual ",
          "products" : [ "CoreSight ETM11" ],
          "date" : 1649148302000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0245:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148302506861077,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1802,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147936872,
          "syssize" : 1802,
          "sysdate" : 1649148302000,
          "haslayout" : "1",
          "topparent" : "3477311",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3477311,
          "content_description" : "This is the technical reference manual for the ARM10 Embedded Trace MacrocellRealView (ETM10RV) Revision r0p0. This product is referred to as ETM10RV throughout this manual.",
          "wordcount" : 139,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148302000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0245/b/?lang=en",
          "modified" : 1638977215000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148302506861077,
          "uri" : "https://developer.arm.com/documentation/ddi0245/b/en",
          "syscollection" : "default"
        },
        "Title" : "ETM10RV Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0245/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0245/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0245/b/en",
        "Excerpt" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Debug interface ",
        "document_number" : "ddi0245",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3477311",
        "sysurihash" : "XAR5fTcDrx4vLNPm",
        "urihash" : "XAR5fTcDrx4vLNPm",
        "sysuri" : "https://developer.arm.com/documentation/ddi0245/b/en/accessing-the-etm10rv-registers/debug-interface",
        "systransactionid" : 864249,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172757129000,
        "topparentid" : 3477311,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371115000,
        "sysconcepts" : "ETM10RV DAP ; registers ; interface ; scan ; controller ; data field ; UPDATE-DR state ; ETM system ; single ARM10 ; Access Port ; extension of the ARM",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "attachmentparentid" : 3477311,
        "parentitem" : "5e8e1a2bfd977155116a4313",
        "concepts" : "ETM10RV DAP ; registers ; interface ; scan ; controller ; data field ; UPDATE-DR state ; ETM system ; single ARM10 ; Access Port ; extension of the ARM",
        "documenttype" : "html",
        "isattachment" : "3477311",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148302000,
        "permanentid" : "1dbd3babe48d37c9937bf6eefef9e4fb988b8302dfbce7f24f65d3229c82",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1a2bfd977155116a4323",
        "transactionid" : 864249,
        "title" : "Debug interface ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1649148302000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0245:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148302543492094,
        "sysisattachment" : "3477311",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3477311,
        "size" : 996,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0245/b/accessing-the-etm10rv-registers/debug-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147936872,
        "syssize" : 996,
        "sysdate" : 1649148302000,
        "haslayout" : "1",
        "topparent" : "3477311",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3477311,
        "content_description" : "This is the technical reference manual for the ARM10 Embedded Trace MacrocellRealView (ETM10RV) Revision r0p0. This product is referred to as ETM10RV throughout this manual.",
        "wordcount" : 84,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148302000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0245/b/accessing-the-etm10rv-registers/debug-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0245/b/accessing-the-etm10rv-registers/debug-interface?lang=en",
        "modified" : 1638977215000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148302543492094,
        "uri" : "https://developer.arm.com/documentation/ddi0245/b/en/accessing-the-etm10rv-registers/debug-interface",
        "syscollection" : "default"
      },
      "Title" : "Debug interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0245/b/en/accessing-the-etm10rv-registers/debug-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0245/b/en/accessing-the-etm10rv-registers/debug-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0245/b/accessing-the-etm10rv-registers/debug-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0245/b/en/accessing-the-etm10rv-registers/debug-interface",
      "Excerpt" : "Debug interface All registers in the ETM10RV are programmed through a Debug interface. The interface is an extension of the ARM Debug Access Port (DAP) controller, and is assigned scan ...",
      "FirstSentences" : "Debug interface All registers in the ETM10RV are programmed through a Debug interface. The interface is an extension of the ARM Debug Access Port (DAP) controller, and is assigned scan chain 6."
    }, {
      "title" : "ETM10RV Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0245/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0245/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0245/b/en",
      "excerpt" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ETM10RV Technical Reference Manual ",
        "document_number" : "ddi0245",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3477311",
        "sysurihash" : "C8Ddpqhv8RbQWNYB",
        "urihash" : "C8Ddpqhv8RbQWNYB",
        "sysuri" : "https://developer.arm.com/documentation/ddi0245/b/en",
        "systransactionid" : 864249,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172757129000,
        "topparentid" : 3477311,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371115000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148302000,
        "permanentid" : "d081c2ccfed476b5fd67b0e76d703ef0e7f99b7540c74d035f385a77b9dc",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1a2bfd977155116a4313",
        "transactionid" : 864249,
        "title" : "ETM10RV Technical Reference Manual ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1649148302000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0245:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148302506861077,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1802,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147936872,
        "syssize" : 1802,
        "sysdate" : 1649148302000,
        "haslayout" : "1",
        "topparent" : "3477311",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3477311,
        "content_description" : "This is the technical reference manual for the ARM10 Embedded Trace MacrocellRealView (ETM10RV) Revision r0p0. This product is referred to as ETM10RV throughout this manual.",
        "wordcount" : 139,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148302000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0245/b/?lang=en",
        "modified" : 1638977215000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148302506861077,
        "uri" : "https://developer.arm.com/documentation/ddi0245/b/en",
        "syscollection" : "default"
      },
      "Title" : "ETM10RV Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0245/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0245/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0245/b/en",
      "Excerpt" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    } ],
    "totalNumberOfChildResults" : 79,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Design for Test ",
      "document_number" : "ddi0245",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3477311",
      "sysurihash" : "ñnJBXYSaGWZR8LMw",
      "urihash" : "ñnJBXYSaGWZR8LMw",
      "sysuri" : "https://developer.arm.com/documentation/ddi0245/b/en/design-for-test",
      "systransactionid" : 864250,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1172757129000,
      "topparentid" : 3477311,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586371115000,
      "sysconcepts" : "ports IDDQ",
      "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
      "attachmentparentid" : 3477311,
      "parentitem" : "5e8e1a2bfd977155116a4313",
      "concepts" : "ports IDDQ",
      "documenttype" : "html",
      "isattachment" : "3477311",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649148338000,
      "permanentid" : "bb3d72451e3cce94c1481c4eceecd8c934cdc4729186e54baf8a20535755",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e1a2bfd977155116a433d",
      "transactionid" : 864250,
      "title" : "Design for Test ",
      "products" : [ "CoreSight ETM11" ],
      "date" : 1649148338000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0245:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148338205655297,
      "sysisattachment" : "3477311",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3477311,
      "size" : 226,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0245/b/design-for-test?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649147936872,
      "syssize" : 226,
      "sysdate" : 1649148338000,
      "haslayout" : "1",
      "topparent" : "3477311",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3477311,
      "content_description" : "This is the technical reference manual for the ARM10 Embedded Trace MacrocellRealView (ETM10RV) Revision r0p0. This product is referred to as ETM10RV throughout this manual.",
      "wordcount" : 24,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148338000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0245/b/design-for-test?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0245/b/design-for-test?lang=en",
      "modified" : 1638977215000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148338205655297,
      "uri" : "https://developer.arm.com/documentation/ddi0245/b/en/design-for-test",
      "syscollection" : "default"
    },
    "Title" : "Design for Test",
    "Uri" : "https://developer.arm.com/documentation/ddi0245/b/en/design-for-test",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0245/b/en/design-for-test",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0245/b/design-for-test?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0245/b/en/design-for-test",
    "Excerpt" : "Chapter 4. Design for Test This chapter describes the Design for Test (DFT) features of the ETM10RV. It contains the following sections: About DFT ETM10RV test wrapper Test modes and ...",
    "FirstSentences" : "Chapter 4. Design for Test This chapter describes the Design for Test (DFT) features of the ETM10RV. It contains the following sections: About DFT ETM10RV test wrapper Test modes and ports IDDQ."
  }, {
    "title" : "CoreSight ETM-R7 Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0459/b/en/pdf/DDI0459B_coresight_etm_r7_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0459/b/en/pdf/DDI0459B_coresight_etm_r7_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8ed6e0c5ee7d4a00694528",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en/pdf/DDI0459B_coresight_etm_r7_trm.pdf",
    "excerpt" : "Non-Confidential ii ... Contents ... Chapter 1 ... Chapter 2 ... Chapter 3 ... Appendix A ... ARM DDI 0459B ... ID101717 ... Preface ... About this book ... vi Feedback ... ix ... Introduction",
    "firstSentences" : "CoreSight ETM-R7 Revision: r0p1 Technical Reference Manual Copyright © 2012 ARM. All rights reserved. ARM DDI 0459B (ID101717) ARM DDI 0459B ID101717 CoreSight ETM-R7 Technical Reference Manual",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreSight ETM-R7 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0459/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0459/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en",
      "excerpt" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "firstSentences" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreSight ETM-R7 Technical Reference Manual ",
        "document_number" : "ddi0459",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508588",
        "sysurihash" : "Sh18ñCA9JCAsqQdL",
        "urihash" : "Sh18ñCA9JCAsqQdL",
        "sysuri" : "https://developer.arm.com/documentation/ddi0459/b/en",
        "systransactionid" : 864245,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1508259994000,
        "topparentid" : 3508588,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586419423000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148086000,
        "permanentid" : "b3eca421d5055e1fb7fd05a216a692efd7aeb0f5d9210297653ff0ac1005",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8ed6dfc5ee7d4a00694476",
        "transactionid" : 864245,
        "title" : "CoreSight ETM-R7 Technical Reference Manual ",
        "products" : [ "Cortex-R7" ],
        "date" : 1649148086000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0459:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148086372726523,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1835,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147909021,
        "syssize" : 1835,
        "sysdate" : 1649148086000,
        "haslayout" : "1",
        "topparent" : "3508588",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508588,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-R7 MPCore processor, the ETM-R7.",
        "wordcount" : 142,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R7", "Cortex-R|Cortex-R7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R7" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148086000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0459/b/?lang=en",
        "modified" : 1639131897000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148086372726523,
        "uri" : "https://developer.arm.com/documentation/ddi0459/b/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight ETM-R7 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0459/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0459/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en",
      "Excerpt" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "FirstSentences" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
    },
    "childResults" : [ {
      "title" : "CoreSight ETM-R7 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0459/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0459/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en",
      "excerpt" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "firstSentences" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreSight ETM-R7 Technical Reference Manual ",
        "document_number" : "ddi0459",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508588",
        "sysurihash" : "Sh18ñCA9JCAsqQdL",
        "urihash" : "Sh18ñCA9JCAsqQdL",
        "sysuri" : "https://developer.arm.com/documentation/ddi0459/b/en",
        "systransactionid" : 864245,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1508259994000,
        "topparentid" : 3508588,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586419423000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148086000,
        "permanentid" : "b3eca421d5055e1fb7fd05a216a692efd7aeb0f5d9210297653ff0ac1005",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8ed6dfc5ee7d4a00694476",
        "transactionid" : 864245,
        "title" : "CoreSight ETM-R7 Technical Reference Manual ",
        "products" : [ "Cortex-R7" ],
        "date" : 1649148086000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0459:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148086372726523,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1835,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147909021,
        "syssize" : 1835,
        "sysdate" : 1649148086000,
        "haslayout" : "1",
        "topparent" : "3508588",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508588,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-R7 MPCore processor, the ETM-R7.",
        "wordcount" : 142,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R7", "Cortex-R|Cortex-R7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R7" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148086000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0459/b/?lang=en",
        "modified" : 1639131897000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148086372726523,
        "uri" : "https://developer.arm.com/documentation/ddi0459/b/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight ETM-R7 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0459/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0459/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en",
      "Excerpt" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "FirstSentences" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
    }, {
      "title" : "ETM-R7 low power control",
      "uri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/clocking-and-resets/etm-r7-low-power-control",
      "printableUri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/clocking-and-resets/etm-r7-low-power-control",
      "clickUri" : "https://developer.arm.com/documentation/ddi0459/b/functional-description/clocking-and-resets/etm-r7-low-power-control?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en/functional-description/clocking-and-resets/etm-r7-low-power-control",
      "excerpt" : "ETM-R7 low power control The ETM-R7 has outputs to indicate if the debugger expects power to be ... The use of these signals is implementation specific. ... See bit[23] of the ID Register 5.",
      "firstSentences" : "ETM-R7 low power control The ETM-R7 has outputs to indicate if the debugger expects power to be maintained, and also an output to indicate when tracing is inactive. The use of these signals is ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM-R7 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0459/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0459/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en",
        "excerpt" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight ETM-R7 Technical Reference Manual ",
          "document_number" : "ddi0459",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3508588",
          "sysurihash" : "Sh18ñCA9JCAsqQdL",
          "urihash" : "Sh18ñCA9JCAsqQdL",
          "sysuri" : "https://developer.arm.com/documentation/ddi0459/b/en",
          "systransactionid" : 864245,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1508259994000,
          "topparentid" : 3508588,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586419423000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148086000,
          "permanentid" : "b3eca421d5055e1fb7fd05a216a692efd7aeb0f5d9210297653ff0ac1005",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8ed6dfc5ee7d4a00694476",
          "transactionid" : 864245,
          "title" : "CoreSight ETM-R7 Technical Reference Manual ",
          "products" : [ "Cortex-R7" ],
          "date" : 1649148086000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0459:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148086372726523,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1835,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147909021,
          "syssize" : 1835,
          "sysdate" : 1649148086000,
          "haslayout" : "1",
          "topparent" : "3508588",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3508588,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-R7 MPCore processor, the ETM-R7.",
          "wordcount" : 142,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R7", "Cortex-R|Cortex-R7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R7" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148086000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0459/b/?lang=en",
          "modified" : 1639131897000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148086372726523,
          "uri" : "https://developer.arm.com/documentation/ddi0459/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM-R7 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0459/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0459/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en",
        "Excerpt" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ETM-R7 low power control ",
        "document_number" : "ddi0459",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508588",
        "sysurihash" : "Fvt6Fpl27D26mñ3H",
        "urihash" : "Fvt6Fpl27D26mñ3H",
        "sysuri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/clocking-and-resets/etm-r7-low-power-control",
        "systransactionid" : 864245,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1508259994000,
        "topparentid" : 3508588,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586419423000,
        "sysconcepts" : "low power ; R7 ; ETM ; MPCore processor ; Cortex ; signals ; tracing ; debugger",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b" ],
        "attachmentparentid" : 3508588,
        "parentitem" : "5e8ed6dfc5ee7d4a00694476",
        "concepts" : "low power ; R7 ; ETM ; MPCore processor ; Cortex ; signals ; tracing ; debugger",
        "documenttype" : "html",
        "isattachment" : "3508588",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148086000,
        "permanentid" : "4349d247e1977d5e952954885dc35dd6d7066ab2c20c60d53a2f6269a548",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8ed6dfc5ee7d4a0069449f",
        "transactionid" : 864245,
        "title" : "ETM-R7 low power control ",
        "products" : [ "Cortex-R7" ],
        "date" : 1649148086000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0459:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148086336515616,
        "sysisattachment" : "3508588",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3508588,
        "size" : 394,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0459/b/functional-description/clocking-and-resets/etm-r7-low-power-control?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147909006,
        "syssize" : 394,
        "sysdate" : 1649148086000,
        "haslayout" : "1",
        "topparent" : "3508588",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508588,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-R7 MPCore processor, the ETM-R7.",
        "wordcount" : 46,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R7", "Cortex-R|Cortex-R7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R7" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148086000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0459/b/functional-description/clocking-and-resets/etm-r7-low-power-control?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0459/b/functional-description/clocking-and-resets/etm-r7-low-power-control?lang=en",
        "modified" : 1639131897000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148086336515616,
        "uri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/clocking-and-resets/etm-r7-low-power-control",
        "syscollection" : "default"
      },
      "Title" : "ETM-R7 low power control",
      "Uri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/clocking-and-resets/etm-r7-low-power-control",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0459/b/en/functional-description/clocking-and-resets/etm-r7-low-power-control",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0459/b/functional-description/clocking-and-resets/etm-r7-low-power-control?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en/functional-description/clocking-and-resets/etm-r7-low-power-control",
      "Excerpt" : "ETM-R7 low power control The ETM-R7 has outputs to indicate if the debugger expects power to be ... The use of these signals is implementation specific. ... See bit[23] of the ID Register 5.",
      "FirstSentences" : "ETM-R7 low power control The ETM-R7 has outputs to indicate if the debugger expects power to be maintained, and also an output to indicate when tracing is inactive. The use of these signals is ..."
    }, {
      "title" : "Advanced Microcontroller Bus Architecture",
      "uri" : "https://developer.arm.com/documentation/ddi0459/b/en/introduction/compliance/advanced-microcontroller-bus-architecture",
      "printableUri" : "https://developer.arm.com/documentation/ddi0459/b/en/introduction/compliance/advanced-microcontroller-bus-architecture",
      "clickUri" : "https://developer.arm.com/documentation/ddi0459/b/introduction/compliance/advanced-microcontroller-bus-architecture?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en/introduction/compliance/advanced-microcontroller-bus-architecture",
      "excerpt" : "Advanced Microcontroller Bus Architecture The ETM-R7 complies with the Advanced Microcontroller Bus ... See the AMBA 3 APB Protocol Specification and AMBA 3 ATB Protocol Specification.",
      "firstSentences" : "Advanced Microcontroller Bus Architecture The ETM-R7 complies with the Advanced Microcontroller Bus Architecture (AMBA) 3 Advanced Peripheral Bus (APB) and Advanced Trace Bus (ATB) protocols. See ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM-R7 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0459/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0459/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en",
        "excerpt" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight ETM-R7 Technical Reference Manual ",
          "document_number" : "ddi0459",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3508588",
          "sysurihash" : "Sh18ñCA9JCAsqQdL",
          "urihash" : "Sh18ñCA9JCAsqQdL",
          "sysuri" : "https://developer.arm.com/documentation/ddi0459/b/en",
          "systransactionid" : 864245,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1508259994000,
          "topparentid" : 3508588,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586419423000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148086000,
          "permanentid" : "b3eca421d5055e1fb7fd05a216a692efd7aeb0f5d9210297653ff0ac1005",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8ed6dfc5ee7d4a00694476",
          "transactionid" : 864245,
          "title" : "CoreSight ETM-R7 Technical Reference Manual ",
          "products" : [ "Cortex-R7" ],
          "date" : 1649148086000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0459:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148086372726523,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1835,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147909021,
          "syssize" : 1835,
          "sysdate" : 1649148086000,
          "haslayout" : "1",
          "topparent" : "3508588",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3508588,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-R7 MPCore processor, the ETM-R7.",
          "wordcount" : 142,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R7", "Cortex-R|Cortex-R7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R7" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148086000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0459/b/?lang=en",
          "modified" : 1639131897000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148086372726523,
          "uri" : "https://developer.arm.com/documentation/ddi0459/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM-R7 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0459/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0459/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0459/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en",
        "Excerpt" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "CoreSight ETM-R7 Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Advanced Microcontroller Bus Architecture ",
        "document_number" : "ddi0459",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508588",
        "sysurihash" : "f7BCcxZTVpHGUFOD",
        "urihash" : "f7BCcxZTVpHGUFOD",
        "sysuri" : "https://developer.arm.com/documentation/ddi0459/b/en/introduction/compliance/advanced-microcontroller-bus-architecture",
        "systransactionid" : 864245,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1508259994000,
        "topparentid" : 3508588,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586419423000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b" ],
        "attachmentparentid" : 3508588,
        "parentitem" : "5e8ed6dfc5ee7d4a00694476",
        "documenttype" : "html",
        "isattachment" : "3508588",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148086000,
        "permanentid" : "ad98cb546647ca0229c053b6d3c61a9f7b2bf8e9da19f9ef273065787572",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8ed6dfc5ee7d4a00694488",
        "transactionid" : 864245,
        "title" : "Advanced Microcontroller Bus Architecture ",
        "products" : [ "Cortex-R7" ],
        "date" : 1649148086000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0459:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148086305483849,
        "sysisattachment" : "3508588",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3508588,
        "size" : 324,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0459/b/introduction/compliance/advanced-microcontroller-bus-architecture?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147908990,
        "syssize" : 324,
        "sysdate" : 1649148086000,
        "haslayout" : "1",
        "topparent" : "3508588",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508588,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-R7 MPCore processor, the ETM-R7.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R7", "Cortex-R|Cortex-R7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R7" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148086000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0459/b/introduction/compliance/advanced-microcontroller-bus-architecture?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0459/b/introduction/compliance/advanced-microcontroller-bus-architecture?lang=en",
        "modified" : 1639131897000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148086305483849,
        "uri" : "https://developer.arm.com/documentation/ddi0459/b/en/introduction/compliance/advanced-microcontroller-bus-architecture",
        "syscollection" : "default"
      },
      "Title" : "Advanced Microcontroller Bus Architecture",
      "Uri" : "https://developer.arm.com/documentation/ddi0459/b/en/introduction/compliance/advanced-microcontroller-bus-architecture",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0459/b/en/introduction/compliance/advanced-microcontroller-bus-architecture",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0459/b/introduction/compliance/advanced-microcontroller-bus-architecture?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en/introduction/compliance/advanced-microcontroller-bus-architecture",
      "Excerpt" : "Advanced Microcontroller Bus Architecture The ETM-R7 complies with the Advanced Microcontroller Bus ... See the AMBA 3 APB Protocol Specification and AMBA 3 ATB Protocol Specification.",
      "FirstSentences" : "Advanced Microcontroller Bus Architecture The ETM-R7 complies with the Advanced Microcontroller Bus Architecture (AMBA) 3 Advanced Peripheral Bus (APB) and Advanced Trace Bus (ATB) protocols. See ..."
    } ],
    "totalNumberOfChildResults" : 79,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "CoreSight ETM-R7 Technical Reference Manual ",
      "document_number" : "ddi0459",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3508588",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "LTA4vz6qLP0pE23V",
      "urihash" : "LTA4vz6qLP0pE23V",
      "sysuri" : "https://developer.arm.com/documentation/ddi0459/b/en/pdf/DDI0459B_coresight_etm_r7_trm.pdf",
      "keywords" : "CoreSight, CoreSight for Cortex-R , Trace Macrocells (ETM)",
      "systransactionid" : 864250,
      "copyright" : "Copyright ©€2012 ARM. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1508259994000,
      "topparentid" : 3508588,
      "numberofpages" : 115,
      "sysconcepts" : "assignments ; register summary ; usage constraints ; instructions ; ETM ; shows ; interfaces ; signals ; programmers model ; resource pair ; functionality ; R7 MPCore ; resources ; global timestamping ; external inputs ; synchronization",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b" ],
      "attachmentparentid" : 3508588,
      "parentitem" : "5e8ed6dfc5ee7d4a00694476",
      "concepts" : "assignments ; register summary ; usage constraints ; instructions ; ETM ; shows ; interfaces ; signals ; programmers model ; resource pair ; functionality ; R7 MPCore ; resources ; global timestamping ; external inputs ; synchronization",
      "documenttype" : "pdf",
      "isattachment" : "3508588",
      "sysindexeddate" : 1649148334000,
      "permanentid" : "58d855e6478d785ec663409c35a2de0a6b8143f1e956219d5a4006d91680",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8ed6e0c5ee7d4a00694528",
      "transactionid" : 864250,
      "title" : "CoreSight ETM-R7 Technical Reference Manual ",
      "subject" : "CoreSight ETM-R7 Technical Reference Manual",
      "date" : 1649148334000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0459:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148334012993183,
      "sysisattachment" : "3508588",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3508588,
      "size" : 1218521,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8ed6e0c5ee7d4a00694528",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649147911260,
      "syssubject" : "CoreSight ETM-R7 Technical Reference Manual",
      "syssize" : 1218521,
      "sysdate" : 1649148334000,
      "topparent" : "3508588",
      "author" : "ARM Limited",
      "label_version" : "r0p1",
      "systopparentid" : 3508588,
      "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-R7 MPCore processor, the ETM-R7.",
      "wordcount" : 1867,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R7", "Cortex-R|Cortex-R7" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R7" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148334000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8ed6e0c5ee7d4a00694528",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148334012993183,
      "uri" : "https://developer.arm.com/documentation/ddi0459/b/en/pdf/DDI0459B_coresight_etm_r7_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "CoreSight ETM-R7 Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0459/b/en/pdf/DDI0459B_coresight_etm_r7_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0459/b/en/pdf/DDI0459B_coresight_etm_r7_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8ed6e0c5ee7d4a00694528",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0459/b/en/pdf/DDI0459B_coresight_etm_r7_trm.pdf",
    "Excerpt" : "Non-Confidential ii ... Contents ... Chapter 1 ... Chapter 2 ... Chapter 3 ... Appendix A ... ARM DDI 0459B ... ID101717 ... Preface ... About this book ... vi Feedback ... ix ... Introduction",
    "FirstSentences" : "CoreSight ETM-R7 Revision: r0p1 Technical Reference Manual Copyright © 2012 ARM. All rights reserved. ARM DDI 0459B (ID101717) ARM DDI 0459B ID101717 CoreSight ETM-R7 Technical Reference Manual"
  }, {
    "title" : "CoreSight TPIU-Lite Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0317/a/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0317/a/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0317/a/en",
    "excerpt" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
    "firstSentences" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "About the programmers model",
      "uri" : "https://developer.arm.com/documentation/ddi0317/a/en/programmer-s-model/about-the-programmer-s-model",
      "printableUri" : "https://developer.arm.com/documentation/ddi0317/a/en/programmer-s-model/about-the-programmer-s-model",
      "clickUri" : "https://developer.arm.com/documentation/ddi0317/a/programmer-s-model/about-the-programmer-s-model?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0317/a/en/programmer-s-model/about-the-programmer-s-model",
      "excerpt" : "About the programmer's model The TPIU-Lite has a 4KB location block in the memory map. The base address of the registers is not fixed but the address offsets are fixed.",
      "firstSentences" : "About the programmer's model The TPIU-Lite has a 4KB location block in the memory map. The base address of the registers is not fixed but the address offsets are fixed. The following apply to all ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight TPIU-Lite Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0317/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0317/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0317/a/en",
        "excerpt" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight TPIU-Lite Technical Reference Manual ",
          "document_number" : "ddi0317",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4985731",
          "sysurihash" : "KLtNCRnxMVyrj3IC",
          "urihash" : "KLtNCRnxMVyrj3IC",
          "sysuri" : "https://developer.arm.com/documentation/ddi0317/a/en",
          "systransactionid" : 864241,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1178111120000,
          "topparentid" : 4985731,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376588000,
          "sysconcepts" : "ARM Limited ; Proprietary notices ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f" ],
          "concepts" : "ARM Limited ; Proprietary notices ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147920000,
          "permanentid" : "4c3008a3c7fdceca259094d7a87189e69a41d9092d8cf9a9965bb42ea97a",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2f8cfd977155116a7abb",
          "transactionid" : 864241,
          "title" : "CoreSight TPIU-Lite Technical Reference Manual ",
          "products" : [ "CoreSight TPIU-M" ],
          "date" : 1649147920000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0317:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147920667231576,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1649,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147646201,
          "syssize" : 1649,
          "sysdate" : 1649147920000,
          "haslayout" : "1",
          "topparent" : "4985731",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4985731,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Trace Port Interface Unit Lite (TPIU-Lite).",
          "wordcount" : 126,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M", "CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147920000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0317/a/?lang=en",
          "modified" : 1639043125000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147920667231576,
          "uri" : "https://developer.arm.com/documentation/ddi0317/a/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight TPIU-Lite Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0317/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0317/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0317/a/en",
        "Excerpt" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About the programmers model ",
        "document_number" : "ddi0317",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4985731",
        "sysurihash" : "F7ewkdnWRAldUkoF",
        "urihash" : "F7ewkdnWRAldUkoF",
        "sysuri" : "https://developer.arm.com/documentation/ddi0317/a/en/programmer-s-model/about-the-programmer-s-model",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1178111120000,
        "topparentid" : 4985731,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376588000,
        "sysconcepts" : "registers ; TPIU-Lite ; power-on reset ; Unpredictable behavior ; memory map ; RO ; WO ; accesses ; programmer",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f" ],
        "attachmentparentid" : 4985731,
        "parentitem" : "5e8e2f8cfd977155116a7abb",
        "concepts" : "registers ; TPIU-Lite ; power-on reset ; Unpredictable behavior ; memory map ; RO ; WO ; accesses ; programmer",
        "documenttype" : "html",
        "isattachment" : "4985731",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147910000,
        "permanentid" : "63c7103d822c6bca920b63aea881f0586ccc824e702978f0a15796b567b9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2f8cfd977155116a7ae5",
        "transactionid" : 864241,
        "title" : "About the programmers model ",
        "products" : [ "CoreSight TPIU-M" ],
        "date" : 1649147910000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0317:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147910691353451,
        "sysisattachment" : "4985731",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4985731,
        "size" : 879,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0317/a/programmer-s-model/about-the-programmer-s-model?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147646189,
        "syssize" : 879,
        "sysdate" : 1649147910000,
        "haslayout" : "1",
        "topparent" : "4985731",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4985731,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Trace Port Interface Unit Lite (TPIU-Lite).",
        "wordcount" : 79,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M", "CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147910000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0317/a/programmer-s-model/about-the-programmer-s-model?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0317/a/programmer-s-model/about-the-programmer-s-model?lang=en",
        "modified" : 1639043125000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147910691353451,
        "uri" : "https://developer.arm.com/documentation/ddi0317/a/en/programmer-s-model/about-the-programmer-s-model",
        "syscollection" : "default"
      },
      "Title" : "About the programmers model",
      "Uri" : "https://developer.arm.com/documentation/ddi0317/a/en/programmer-s-model/about-the-programmer-s-model",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0317/a/en/programmer-s-model/about-the-programmer-s-model",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0317/a/programmer-s-model/about-the-programmer-s-model?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0317/a/en/programmer-s-model/about-the-programmer-s-model",
      "Excerpt" : "About the programmer's model The TPIU-Lite has a 4KB location block in the memory map. The base address of the registers is not fixed but the address offsets are fixed.",
      "FirstSentences" : "About the programmer's model The TPIU-Lite has a 4KB location block in the memory map. The base address of the registers is not fixed but the address offsets are fixed. The following apply to all ..."
    }, {
      "title" : "Debug APB ports",
      "uri" : "https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/debug-apb-ports",
      "printableUri" : "https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/debug-apb-ports",
      "clickUri" : "https://developer.arm.com/documentation/ddi0317/a/tpiu-lite-ports/debug-apb-ports?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/debug-apb-ports",
      "excerpt" : "Debug APB ports Table A.2 shows the debug APB ports. Name Type Description PCLKDBG Input Debug APB clock. PCLKENDBG Input Debug APB clock enable. ... Only a 4K window is required.",
      "firstSentences" : "Debug APB ports Table A.2 shows the debug APB ports. Name Type Description PCLKDBG Input Debug APB clock. PCLKENDBG Input Debug APB clock enable. PRESETDBGn Input Debug APB interface reset, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight TPIU-Lite Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0317/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0317/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0317/a/en",
        "excerpt" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight TPIU-Lite Technical Reference Manual ",
          "document_number" : "ddi0317",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4985731",
          "sysurihash" : "KLtNCRnxMVyrj3IC",
          "urihash" : "KLtNCRnxMVyrj3IC",
          "sysuri" : "https://developer.arm.com/documentation/ddi0317/a/en",
          "systransactionid" : 864241,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1178111120000,
          "topparentid" : 4985731,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376588000,
          "sysconcepts" : "ARM Limited ; Proprietary notices ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f" ],
          "concepts" : "ARM Limited ; Proprietary notices ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147920000,
          "permanentid" : "4c3008a3c7fdceca259094d7a87189e69a41d9092d8cf9a9965bb42ea97a",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2f8cfd977155116a7abb",
          "transactionid" : 864241,
          "title" : "CoreSight TPIU-Lite Technical Reference Manual ",
          "products" : [ "CoreSight TPIU-M" ],
          "date" : 1649147920000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0317:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147920667231576,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1649,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147646201,
          "syssize" : 1649,
          "sysdate" : 1649147920000,
          "haslayout" : "1",
          "topparent" : "4985731",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4985731,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Trace Port Interface Unit Lite (TPIU-Lite).",
          "wordcount" : 126,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M", "CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147920000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0317/a/?lang=en",
          "modified" : 1639043125000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147920667231576,
          "uri" : "https://developer.arm.com/documentation/ddi0317/a/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight TPIU-Lite Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0317/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0317/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0317/a/en",
        "Excerpt" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Debug APB ports ",
        "document_number" : "ddi0317",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4985731",
        "sysurihash" : "hDby9ñ7atpyTVfr2",
        "urihash" : "hDby9ñ7atpyTVfr2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/debug-apb-ports",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1178111120000,
        "topparentid" : 4985731,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376588000,
        "sysconcepts" : "Input Programming ; accesses ; data bus ; Output Read ; interface reset ; cycles ; subsequent ; window",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f" ],
        "attachmentparentid" : 4985731,
        "parentitem" : "5e8e2f8cfd977155116a7abb",
        "concepts" : "Input Programming ; accesses ; data bus ; Output Read ; interface reset ; cycles ; subsequent ; window",
        "documenttype" : "html",
        "isattachment" : "4985731",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147910000,
        "permanentid" : "9474099dd692586f8445a7ec3370624babf03b7e6dadd4f27672016832d5",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2f8cfd977155116a7b01",
        "transactionid" : 864241,
        "title" : "Debug APB ports ",
        "products" : [ "CoreSight TPIU-M" ],
        "date" : 1649147910000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0317:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147910217283951,
        "sysisattachment" : "4985731",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4985731,
        "size" : 739,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0317/a/tpiu-lite-ports/debug-apb-ports?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147646170,
        "syssize" : 739,
        "sysdate" : 1649147910000,
        "haslayout" : "1",
        "topparent" : "4985731",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4985731,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Trace Port Interface Unit Lite (TPIU-Lite).",
        "wordcount" : 73,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M", "CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147910000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0317/a/tpiu-lite-ports/debug-apb-ports?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0317/a/tpiu-lite-ports/debug-apb-ports?lang=en",
        "modified" : 1639043125000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147910217283951,
        "uri" : "https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/debug-apb-ports",
        "syscollection" : "default"
      },
      "Title" : "Debug APB ports",
      "Uri" : "https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/debug-apb-ports",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/debug-apb-ports",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0317/a/tpiu-lite-ports/debug-apb-ports?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/debug-apb-ports",
      "Excerpt" : "Debug APB ports Table A.2 shows the debug APB ports. Name Type Description PCLKDBG Input Debug APB clock. PCLKENDBG Input Debug APB clock enable. ... Only a 4K window is required.",
      "FirstSentences" : "Debug APB ports Table A.2 shows the debug APB ports. Name Type Description PCLKDBG Input Debug APB clock. PCLKENDBG Input Debug APB clock enable. PRESETDBGn Input Debug APB interface reset, ..."
    }, {
      "title" : "ATB port",
      "uri" : "https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/atb-port",
      "printableUri" : "https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/atb-port",
      "clickUri" : "https://developer.arm.com/documentation/ddi0317/a/tpiu-lite-ports/atb-port?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/atb-port",
      "excerpt" : "ATB port The TPIU-Lite can only be connected to a single trace source such as an ETM. There is no provision for tracing from multiple sources. Table A.1 shows the full interface.",
      "firstSentences" : "ATB port The TPIU-Lite can only be connected to a single trace source such as an ETM. There is no provision for tracing from multiple sources. Table A.1 shows the full interface. Name Type ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight TPIU-Lite Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0317/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0317/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0317/a/en",
        "excerpt" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight TPIU-Lite Technical Reference Manual ",
          "document_number" : "ddi0317",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4985731",
          "sysurihash" : "KLtNCRnxMVyrj3IC",
          "urihash" : "KLtNCRnxMVyrj3IC",
          "sysuri" : "https://developer.arm.com/documentation/ddi0317/a/en",
          "systransactionid" : 864241,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1178111120000,
          "topparentid" : 4985731,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376588000,
          "sysconcepts" : "ARM Limited ; Proprietary notices ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f" ],
          "concepts" : "ARM Limited ; Proprietary notices ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147920000,
          "permanentid" : "4c3008a3c7fdceca259094d7a87189e69a41d9092d8cf9a9965bb42ea97a",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2f8cfd977155116a7abb",
          "transactionid" : 864241,
          "title" : "CoreSight TPIU-Lite Technical Reference Manual ",
          "products" : [ "CoreSight TPIU-M" ],
          "date" : 1649147920000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0317:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147920667231576,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1649,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147646201,
          "syssize" : 1649,
          "sysdate" : 1649147920000,
          "haslayout" : "1",
          "topparent" : "4985731",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4985731,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Trace Port Interface Unit Lite (TPIU-Lite).",
          "wordcount" : 126,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M", "CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147920000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0317/a/?lang=en",
          "modified" : 1639043125000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147920667231576,
          "uri" : "https://developer.arm.com/documentation/ddi0317/a/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight TPIU-Lite Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0317/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0317/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0317/a/en",
        "Excerpt" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ATB port ",
        "document_number" : "ddi0317",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4985731",
        "sysurihash" : "UA2MgItgQKurCfðx",
        "urihash" : "UA2MgItgQKurCfðx",
        "sysuri" : "https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/atb-port",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1178111120000,
        "topparentid" : 4985731,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376588000,
        "sysconcepts" : "Input Trace ; ATB ; clock ; interface ; ATCLK ; cycle ; internals of the TPIU ; buffers ; formatter ; TPIU-Lite",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f" ],
        "attachmentparentid" : 4985731,
        "parentitem" : "5e8e2f8cfd977155116a7abb",
        "concepts" : "Input Trace ; ATB ; clock ; interface ; ATCLK ; cycle ; internals of the TPIU ; buffers ; formatter ; TPIU-Lite",
        "documenttype" : "html",
        "isattachment" : "4985731",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147910000,
        "permanentid" : "4c894749a172b2888fec16e4765b714ac5cafed9acba2c27b3050b499ca6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2f8cfd977155116a7b00",
        "transactionid" : 864241,
        "title" : "ATB port ",
        "products" : [ "CoreSight TPIU-M" ],
        "date" : 1649147910000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0317:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147910176438940,
        "sysisattachment" : "4985731",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4985731,
        "size" : 835,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0317/a/tpiu-lite-ports/atb-port?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147646170,
        "syssize" : 835,
        "sysdate" : 1649147910000,
        "haslayout" : "1",
        "topparent" : "4985731",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4985731,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Trace Port Interface Unit Lite (TPIU-Lite).",
        "wordcount" : 88,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M", "CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147910000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0317/a/tpiu-lite-ports/atb-port?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0317/a/tpiu-lite-ports/atb-port?lang=en",
        "modified" : 1639043125000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147910176438940,
        "uri" : "https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/atb-port",
        "syscollection" : "default"
      },
      "Title" : "ATB port",
      "Uri" : "https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/atb-port",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/atb-port",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0317/a/tpiu-lite-ports/atb-port?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/atb-port",
      "Excerpt" : "ATB port The TPIU-Lite can only be connected to a single trace source such as an ETM. There is no provision for tracing from multiple sources. Table A.1 shows the full interface.",
      "FirstSentences" : "ATB port The TPIU-Lite can only be connected to a single trace source such as an ETM. There is no provision for tracing from multiple sources. Table A.1 shows the full interface. Name Type ..."
    } ],
    "totalNumberOfChildResults" : 58,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "CoreSight TPIU-Lite Technical Reference Manual ",
      "document_number" : "ddi0317",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4985731",
      "sysurihash" : "KLtNCRnxMVyrj3IC",
      "urihash" : "KLtNCRnxMVyrj3IC",
      "sysuri" : "https://developer.arm.com/documentation/ddi0317/a/en",
      "systransactionid" : 864241,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1178111120000,
      "topparentid" : 4985731,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586376588000,
      "sysconcepts" : "ARM Limited ; Proprietary notices ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f" ],
      "concepts" : "ARM Limited ; Proprietary notices ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649147920000,
      "permanentid" : "4c3008a3c7fdceca259094d7a87189e69a41d9092d8cf9a9965bb42ea97a",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2f8cfd977155116a7abb",
      "transactionid" : 864241,
      "title" : "CoreSight TPIU-Lite Technical Reference Manual ",
      "products" : [ "CoreSight TPIU-M" ],
      "date" : 1649147920000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0317:a:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147920667231576,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 1649,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649147646201,
      "syssize" : 1649,
      "sysdate" : 1649147920000,
      "haslayout" : "1",
      "topparent" : "4985731",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4985731,
      "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Trace Port Interface Unit Lite (TPIU-Lite).",
      "wordcount" : 126,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M", "CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147920000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0317/a/?lang=en",
      "modified" : 1639043125000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147920667231576,
      "uri" : "https://developer.arm.com/documentation/ddi0317/a/en",
      "syscollection" : "default"
    },
    "Title" : "CoreSight TPIU-Lite Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0317/a/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0317/a/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0317/a/en",
    "Excerpt" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
    "FirstSentences" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
  }, {
    "title" : "Debug APB registers and interface to SRAM",
    "uri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/debug-apb-registers-and-interface-to-sram",
    "printableUri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/debug-apb-registers-and-interface-to-sram",
    "clickUri" : "https://developer.arm.com/documentation/100127/0202/functional-description/trace-control-and-capture/debug-apb-registers-and-interface-to-sram?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/debug-apb-registers-and-interface-to-sram",
    "excerpt" : "This continues until all the payload data has been read, that is, two chunks if GRP_WIDTH = 64, four chunks if GRP_WIDTH = 128, ... Debug APB registers and interface to SRAM CoreSight ELA-500",
    "firstSentences" : "Debug APB registers and interface to SRAM When configured with TRACE_GEN = 1, the SRAM is accessible through the debug APB registers. The SRAM is 72 bits, 136 bits, or 264 bits wide, depending on ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100127/0202/en",
      "printableUri" : "https://developer.arm.com/documentation/100127/0202/en",
      "clickUri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreSight ELA-500 Embedded Logic Analyzer ...",
      "firstSentences" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual ",
        "document_number" : "100127",
        "document_version" : "0202",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3439026",
        "sysurihash" : "56qcdfFbJeoybfk0",
        "urihash" : "56qcdfFbJeoybfk0",
        "sysuri" : "https://developer.arm.com/documentation/100127/0202/en",
        "systransactionid" : 864240,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1538388016000,
        "topparentid" : 3439026,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585211979000,
        "sysconcepts" : "Non-Confidential First ; r0p0 ; arm ; written agreement ; export laws ; party patents ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657" ],
        "concepts" : "Non-Confidential First ; r0p0 ; arm ; written agreement ; export laws ; party patents ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147834000,
        "permanentid" : "c409ec6db72b014d0c6f0c9ec9d018a932954d877904f6b89a5833ed5449",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7c6a4b7158f500bd5c25ae",
        "transactionid" : 864240,
        "title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual ",
        "products" : [ "CoreSight ELA-500" ],
        "date" : 1649147834000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100127:0202:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147834583421588,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4662,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147639709,
        "syssize" : 4662,
        "sysdate" : 1649147834000,
        "haslayout" : "1",
        "topparent" : "3439026",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439026,
        "content_description" : "This book is for the Arm CoreSight ELA-500 Embedded Logic Analyzer.",
        "wordcount" : 301,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer", "CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147834000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100127/0202/?lang=en",
        "modified" : 1635950906000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147834583421588,
        "uri" : "https://developer.arm.com/documentation/100127/0202/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100127/0202/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100127/0202/en",
      "ClickUri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreSight ELA-500 Embedded Logic Analyzer ...",
      "FirstSentences" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    },
    "childResults" : [ {
      "title" : "Second trace comparator on Trigger State 4",
      "uri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/second-trace-comparator-on-trigger-state-4",
      "printableUri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/second-trace-comparator-on-trigger-state-4",
      "clickUri" : "https://developer.arm.com/documentation/100127/0202/functional-description/trace-control-and-capture/second-trace-comparator-on-trigger-state-4?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/second-trace-comparator-on-trigger-state-4",
      "excerpt" : "The TSSR Trigger State TRIGCTRL4.WATCHRST = 1 sets Final State when the counter value in COUNTCOMP4 is matched. ... Second trace comparator on Trigger State 4 CoreSight ELA-500",
      "firstSentences" : "Second trace comparator on Trigger State 4 Trigger State 4 includes additional capability that allows Trigger State 4 to trace SIGNALGRP<n> data while the other four Trigger States are programmed ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100127/0202/en",
        "printableUri" : "https://developer.arm.com/documentation/100127/0202/en",
        "clickUri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreSight ELA-500 Embedded Logic Analyzer ...",
        "firstSentences" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual ",
          "document_number" : "100127",
          "document_version" : "0202",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3439026",
          "sysurihash" : "56qcdfFbJeoybfk0",
          "urihash" : "56qcdfFbJeoybfk0",
          "sysuri" : "https://developer.arm.com/documentation/100127/0202/en",
          "systransactionid" : 864240,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1538388016000,
          "topparentid" : 3439026,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585211979000,
          "sysconcepts" : "Non-Confidential First ; r0p0 ; arm ; written agreement ; export laws ; party patents ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657" ],
          "concepts" : "Non-Confidential First ; r0p0 ; arm ; written agreement ; export laws ; party patents ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147834000,
          "permanentid" : "c409ec6db72b014d0c6f0c9ec9d018a932954d877904f6b89a5833ed5449",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7c6a4b7158f500bd5c25ae",
          "transactionid" : 864240,
          "title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual ",
          "products" : [ "CoreSight ELA-500" ],
          "date" : 1649147834000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100127:0202:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147834583421588,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4662,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147639709,
          "syssize" : 4662,
          "sysdate" : 1649147834000,
          "haslayout" : "1",
          "topparent" : "3439026",
          "label_version" : "r2p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3439026,
          "content_description" : "This book is for the Arm CoreSight ELA-500 Embedded Logic Analyzer.",
          "wordcount" : 301,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer", "CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147834000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100127/0202/?lang=en",
          "modified" : 1635950906000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147834583421588,
          "uri" : "https://developer.arm.com/documentation/100127/0202/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100127/0202/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100127/0202/en",
        "ClickUri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreSight ELA-500 Embedded Logic Analyzer ...",
        "FirstSentences" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Second trace comparator on Trigger State 4 ",
        "document_number" : "100127",
        "document_version" : "0202",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3439026",
        "sysurihash" : "gp4R3HHKnt3Li4cN",
        "urihash" : "gp4R3HHKnt3Li4cN",
        "sysuri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/second-trace-comparator-on-trigger-state-4",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1538388016000,
        "topparentid" : 3439026,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585211979000,
        "sysconcepts" : "Trigger States ; trace ; cycle ; SIGNALGRPs ; TRIGCTRL4 ; counters ; reset ; RUN ; stays asserted ; filtering options ; destination ; precedence",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657" ],
        "attachmentparentid" : 3439026,
        "parentitem" : "5e7c6a4b7158f500bd5c25ae",
        "concepts" : "Trigger States ; trace ; cycle ; SIGNALGRPs ; TRIGCTRL4 ; counters ; reset ; RUN ; stays asserted ; filtering options ; destination ; precedence",
        "documenttype" : "html",
        "isattachment" : "3439026",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147906000,
        "permanentid" : "7843cdf195bd371a4e0ad9c966fc882f35bc1c6371719de8bc9d84771217",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7c6a4b7158f500bd5c25e5",
        "transactionid" : 864241,
        "title" : "Second trace comparator on Trigger State 4 ",
        "products" : [ "CoreSight ELA-500" ],
        "date" : 1649147906000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100127:0202:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147906298616198,
        "sysisattachment" : "3439026",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3439026,
        "size" : 2894,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100127/0202/functional-description/trace-control-and-capture/second-trace-comparator-on-trigger-state-4?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147639709,
        "syssize" : 2894,
        "sysdate" : 1649147906000,
        "haslayout" : "1",
        "topparent" : "3439026",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439026,
        "content_description" : "This book is for the Arm CoreSight ELA-500 Embedded Logic Analyzer.",
        "wordcount" : 180,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer", "CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147906000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100127/0202/functional-description/trace-control-and-capture/second-trace-comparator-on-trigger-state-4?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100127/0202/functional-description/trace-control-and-capture/second-trace-comparator-on-trigger-state-4?lang=en",
        "modified" : 1635950906000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147906298616198,
        "uri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/second-trace-comparator-on-trigger-state-4",
        "syscollection" : "default"
      },
      "Title" : "Second trace comparator on Trigger State 4",
      "Uri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/second-trace-comparator-on-trigger-state-4",
      "PrintableUri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/second-trace-comparator-on-trigger-state-4",
      "ClickUri" : "https://developer.arm.com/documentation/100127/0202/functional-description/trace-control-and-capture/second-trace-comparator-on-trigger-state-4?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/second-trace-comparator-on-trigger-state-4",
      "Excerpt" : "The TSSR Trigger State TRIGCTRL4.WATCHRST = 1 sets Final State when the counter value in COUNTCOMP4 is matched. ... Second trace comparator on Trigger State 4 CoreSight ELA-500",
      "FirstSentences" : "Second trace comparator on Trigger State 4 Trigger State 4 includes additional capability that allows Trigger State 4 to trace SIGNALGRP<n> data while the other four Trigger States are programmed ..."
    }, {
      "title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100127/0202/en/pdf/coresight_ela500_technical_reference_manual_100127_0202_01_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/100127/0202/en/pdf/coresight_ela500_technical_reference_manual_100127_0202_01_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e7c6a4b7158f500bd5c263f",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en/pdf/coresight_ela500_technical_reference_manual_100127_0202_01_en.pdf",
      "excerpt" : "Change ... First release for r2p0 ... Second release for r2p2 ... THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ...",
      "firstSentences" : "Arm® CoreSight™ ELA-500 Embedded Logic Analyzer Revision: r2p2 Technical Reference Manual Copyright © 2014–2016, 2018 Arm Limited or its affiliates. All rights reserved. 100127_0202_01_en Arm® ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100127/0202/en",
        "printableUri" : "https://developer.arm.com/documentation/100127/0202/en",
        "clickUri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreSight ELA-500 Embedded Logic Analyzer ...",
        "firstSentences" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual ",
          "document_number" : "100127",
          "document_version" : "0202",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3439026",
          "sysurihash" : "56qcdfFbJeoybfk0",
          "urihash" : "56qcdfFbJeoybfk0",
          "sysuri" : "https://developer.arm.com/documentation/100127/0202/en",
          "systransactionid" : 864240,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1538388016000,
          "topparentid" : 3439026,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585211979000,
          "sysconcepts" : "Non-Confidential First ; r0p0 ; arm ; written agreement ; export laws ; party patents ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657" ],
          "concepts" : "Non-Confidential First ; r0p0 ; arm ; written agreement ; export laws ; party patents ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147834000,
          "permanentid" : "c409ec6db72b014d0c6f0c9ec9d018a932954d877904f6b89a5833ed5449",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7c6a4b7158f500bd5c25ae",
          "transactionid" : 864240,
          "title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual ",
          "products" : [ "CoreSight ELA-500" ],
          "date" : 1649147834000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100127:0202:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147834583421588,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4662,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147639709,
          "syssize" : 4662,
          "sysdate" : 1649147834000,
          "haslayout" : "1",
          "topparent" : "3439026",
          "label_version" : "r2p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3439026,
          "content_description" : "This book is for the Arm CoreSight ELA-500 Embedded Logic Analyzer.",
          "wordcount" : 301,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer", "CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147834000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100127/0202/?lang=en",
          "modified" : 1635950906000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147834583421588,
          "uri" : "https://developer.arm.com/documentation/100127/0202/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100127/0202/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100127/0202/en",
        "ClickUri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreSight ELA-500 Embedded Logic Analyzer ...",
        "FirstSentences" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual ",
        "document_number" : "100127",
        "document_version" : "0202",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3439026",
        "sysauthor" : "ARM",
        "sysurihash" : "tuw35w9ed5mññyIV",
        "urihash" : "tuw35w9ed5mññyIV",
        "sysuri" : "https://developer.arm.com/documentation/100127/0202/en/pdf/coresight_ela500_technical_reference_manual_100127_0202_01_en.pdf",
        "keywords" : "On-chip Debug & Trace, CoreSight Architecture, CoreSight SoC Components, ELA-500, CoreSight ELA-500, Embedded Logic Analyzer",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1538388016000,
        "topparentid" : 3439026,
        "numberofpages" : 96,
        "sysconcepts" : "signals ; trigger state ; cross-triggering ; ELA ; assignments ; output actions ; subsections ; logic analyzer ; reads ; trigger inputs ; SRAM ; subsequent ; registers ; trace ; registers summary ; base address",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657" ],
        "attachmentparentid" : 3439026,
        "parentitem" : "5e7c6a4b7158f500bd5c25ae",
        "concepts" : "signals ; trigger state ; cross-triggering ; ELA ; assignments ; output actions ; subsections ; logic analyzer ; reads ; trigger inputs ; SRAM ; subsequent ; registers ; trace ; registers summary ; base address",
        "documenttype" : "pdf",
        "isattachment" : "3439026",
        "sysindexeddate" : 1649147894000,
        "permanentid" : "87510e9231c634eb2ac6c9071ff63998c89b7097f9156b0de81df5faafad",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7c6a4b7158f500bd5c263f",
        "transactionid" : 864241,
        "title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual ",
        "subject" : "This book is for the Arm® CoreSight ELA-500 Embedded Logic Analyzer.",
        "date" : 1649147894000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100127:0202:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147894815041661,
        "sysisattachment" : "3439026",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3439026,
        "size" : 769062,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e7c6a4b7158f500bd5c263f",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147642257,
        "syssubject" : "This book is for the Arm® CoreSight ELA-500 Embedded Logic Analyzer.",
        "syssize" : 769062,
        "sysdate" : 1649147894000,
        "topparent" : "3439026",
        "author" : "ARM",
        "label_version" : "r2p2",
        "systopparentid" : 3439026,
        "content_description" : "This book is for the Arm CoreSight ELA-500 Embedded Logic Analyzer.",
        "wordcount" : 1787,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer", "CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147894000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e7c6a4b7158f500bd5c263f",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147894815041661,
        "uri" : "https://developer.arm.com/documentation/100127/0202/en/pdf/coresight_ela500_technical_reference_manual_100127_0202_01_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100127/0202/en/pdf/coresight_ela500_technical_reference_manual_100127_0202_01_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/100127/0202/en/pdf/coresight_ela500_technical_reference_manual_100127_0202_01_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e7c6a4b7158f500bd5c263f",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en/pdf/coresight_ela500_technical_reference_manual_100127_0202_01_en.pdf",
      "Excerpt" : "Change ... First release for r2p0 ... Second release for r2p2 ... THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ...",
      "FirstSentences" : "Arm® CoreSight™ ELA-500 Embedded Logic Analyzer Revision: r2p2 Technical Reference Manual Copyright © 2014–2016, 2018 Arm Limited or its affiliates. All rights reserved. 100127_0202_01_en Arm® ..."
    }, {
      "title" : "Triggering",
      "uri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/triggering",
      "printableUri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/triggering",
      "clickUri" : "https://developer.arm.com/documentation/100127/0202/functional-description/triggering?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en/functional-description/triggering",
      "excerpt" : "This causes an always true condition. External Trigger Input Signals only This is achieved by masking out all the debug signals ... Transaction ID capture. Triggering CoreSight ELA-500",
      "firstSentences" : "Triggering Triggering is the process of causing an Output Action signal to be driven, or advancing to the next Trigger State, when a Trigger Signal Comparison or a Trigger Counter Comparison match ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100127/0202/en",
        "printableUri" : "https://developer.arm.com/documentation/100127/0202/en",
        "clickUri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreSight ELA-500 Embedded Logic Analyzer ...",
        "firstSentences" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual ",
          "document_number" : "100127",
          "document_version" : "0202",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3439026",
          "sysurihash" : "56qcdfFbJeoybfk0",
          "urihash" : "56qcdfFbJeoybfk0",
          "sysuri" : "https://developer.arm.com/documentation/100127/0202/en",
          "systransactionid" : 864240,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1538388016000,
          "topparentid" : 3439026,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585211979000,
          "sysconcepts" : "Non-Confidential First ; r0p0 ; arm ; written agreement ; export laws ; party patents ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657" ],
          "concepts" : "Non-Confidential First ; r0p0 ; arm ; written agreement ; export laws ; party patents ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147834000,
          "permanentid" : "c409ec6db72b014d0c6f0c9ec9d018a932954d877904f6b89a5833ed5449",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7c6a4b7158f500bd5c25ae",
          "transactionid" : 864240,
          "title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual ",
          "products" : [ "CoreSight ELA-500" ],
          "date" : 1649147834000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100127:0202:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147834583421588,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4662,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147639709,
          "syssize" : 4662,
          "sysdate" : 1649147834000,
          "haslayout" : "1",
          "topparent" : "3439026",
          "label_version" : "r2p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3439026,
          "content_description" : "This book is for the Arm CoreSight ELA-500 Embedded Logic Analyzer.",
          "wordcount" : 301,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer", "CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147834000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100127/0202/?lang=en",
          "modified" : 1635950906000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147834583421588,
          "uri" : "https://developer.arm.com/documentation/100127/0202/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100127/0202/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100127/0202/en",
        "ClickUri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreSight ELA-500 Embedded Logic Analyzer ...",
        "FirstSentences" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Triggering ",
        "document_number" : "100127",
        "document_version" : "0202",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3439026",
        "sysurihash" : "duUqZy4LFNñzE8V8",
        "urihash" : "duUqZy4LFNñzE8V8",
        "sysuri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/triggering",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1538388016000,
        "topparentid" : 3439026,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585211979000,
        "sysconcepts" : "trigger states ; Output Action ; Compare register ; SIGNALGRPs ; ELA ; counts ; zeros ; subsections ; limitation",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657" ],
        "attachmentparentid" : 3439026,
        "parentitem" : "5e7c6a4b7158f500bd5c25ae",
        "concepts" : "trigger states ; Output Action ; Compare register ; SIGNALGRPs ; ELA ; counts ; zeros ; subsections ; limitation",
        "documenttype" : "html",
        "isattachment" : "3439026",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147894000,
        "permanentid" : "57304dc44b8fd18c92d46cd26180d7b2c32ae9f912c723ed323e78ef59bf",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7c6a4b7158f500bd5c25e9",
        "transactionid" : 864241,
        "title" : "Triggering ",
        "products" : [ "CoreSight ELA-500" ],
        "date" : 1649147894000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100127:0202:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147894740213206,
        "sysisattachment" : "3439026",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3439026,
        "size" : 3018,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100127/0202/functional-description/triggering?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147639709,
        "syssize" : 3018,
        "sysdate" : 1649147894000,
        "haslayout" : "1",
        "topparent" : "3439026",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439026,
        "content_description" : "This book is for the Arm CoreSight ELA-500 Embedded Logic Analyzer.",
        "wordcount" : 183,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer", "CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147894000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100127/0202/functional-description/triggering?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100127/0202/functional-description/triggering?lang=en",
        "modified" : 1635950906000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147894740213206,
        "uri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/triggering",
        "syscollection" : "default"
      },
      "Title" : "Triggering",
      "Uri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/triggering",
      "PrintableUri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/triggering",
      "ClickUri" : "https://developer.arm.com/documentation/100127/0202/functional-description/triggering?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en/functional-description/triggering",
      "Excerpt" : "This causes an always true condition. External Trigger Input Signals only This is achieved by masking out all the debug signals ... Transaction ID capture. Triggering CoreSight ELA-500",
      "FirstSentences" : "Triggering Triggering is the process of causing an Output Action signal to be driven, or advancing to the next Trigger State, when a Trigger Signal Comparison or a Trigger Counter Comparison match ..."
    } ],
    "totalNumberOfChildResults" : 45,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Debug APB registers and interface to SRAM ",
      "document_number" : "100127",
      "document_version" : "0202",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3439026",
      "sysurihash" : "83dcgmWnd1HVUm4y",
      "urihash" : "83dcgmWnd1HVUm4y",
      "sysuri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/debug-apb-registers-and-interface-to-sram",
      "systransactionid" : 864241,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1538388016000,
      "topparentid" : 3439026,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585211979000,
      "sysconcepts" : "SRAM ; registers ; trace ; signal groups ; chunks ; reads ; maximum depth ; incremented automatically ; integration ; integration-testing purposes ; Implementation Manual ; scrambling system ; configuration parameter ; exposure of designs",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657" ],
      "attachmentparentid" : 3439026,
      "parentitem" : "5e7c6a4b7158f500bd5c25ae",
      "concepts" : "SRAM ; registers ; trace ; signal groups ; chunks ; reads ; maximum depth ; incremented automatically ; integration ; integration-testing purposes ; Implementation Manual ; scrambling system ; configuration parameter ; exposure of designs",
      "documenttype" : "html",
      "isattachment" : "3439026",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649147906000,
      "permanentid" : "997aee16ef6b1d389348b250f4053973496f5524609087d66c2ee05e6db6",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7c6a4b7158f500bd5c25e8",
      "transactionid" : 864241,
      "title" : "Debug APB registers and interface to SRAM ",
      "products" : [ "CoreSight ELA-500" ],
      "date" : 1649147906000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100127:0202:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147906695210506,
      "sysisattachment" : "3439026",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3439026,
      "size" : 2937,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100127/0202/functional-description/trace-control-and-capture/debug-apb-registers-and-interface-to-sram?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649147639709,
      "syssize" : 2937,
      "sysdate" : 1649147906000,
      "haslayout" : "1",
      "topparent" : "3439026",
      "label_version" : "r2p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3439026,
      "content_description" : "This book is for the Arm CoreSight ELA-500 Embedded Logic Analyzer.",
      "wordcount" : 163,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer", "CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
      "document_revision" : "01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147906000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100127/0202/functional-description/trace-control-and-capture/debug-apb-registers-and-interface-to-sram?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100127/0202/functional-description/trace-control-and-capture/debug-apb-registers-and-interface-to-sram?lang=en",
      "modified" : 1635950906000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147906695210506,
      "uri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/debug-apb-registers-and-interface-to-sram",
      "syscollection" : "default"
    },
    "Title" : "Debug APB registers and interface to SRAM",
    "Uri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/debug-apb-registers-and-interface-to-sram",
    "PrintableUri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/debug-apb-registers-and-interface-to-sram",
    "ClickUri" : "https://developer.arm.com/documentation/100127/0202/functional-description/trace-control-and-capture/debug-apb-registers-and-interface-to-sram?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/debug-apb-registers-and-interface-to-sram",
    "Excerpt" : "This continues until all the payload data has been read, that is, two chunks if GRP_WIDTH = 64, four chunks if GRP_WIDTH = 128, ... Debug APB registers and interface to SRAM CoreSight ELA-500",
    "FirstSentences" : "Debug APB registers and interface to SRAM When configured with TRACE_GEN = 1, the SRAM is accessible through the debug APB registers. The SRAM is 72 bits, 136 bits, or 264 bits wide, depending on ..."
  }, {
    "title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0418/e/en/pdf/DDI0418E_ddr2_dmc_341_r1p1_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0418/e/en/pdf/DDI0418E_ddr2_dmc_341_r1p1_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e206888295d1e18d373a7",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0418/e/en/pdf/DDI0418E_ddr2_dmc_341_r1p1_trm.pdf",
    "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Web Address ... http://www.arm.com ... Copyright © 2007, 2009-2010 ARM Limited. All rights reserved.",
    "firstSentences" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Revision: r1p1 Technical Reference Manual Copyright © 2007, 2009-2010 ARM Limited. All rights reserved. ARM DDI 0418E (ID080910) ARM DDI 0418E",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0418/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0418/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0418/e/en",
      "excerpt" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual Copyright 2007, 2009-2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ",
        "document_number" : "ddi0418",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4982920",
        "sysurihash" : "tD55yHHvK3AEWreð",
        "urihash" : "tD55yHHvK3AEWreð",
        "sysuri" : "https://developer.arm.com/documentation/ddi0418/e/en",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1281368456000,
        "topparentid" : 4982920,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372711000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147899000,
        "permanentid" : "c0501a5c41aa69b7b2cc06ecb75fba9aa6f9e34345f1e8d2cf4e6ce1efb3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e206788295d1e18d372d9",
        "transactionid" : 864241,
        "title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ",
        "products" : [ "DMA Controller" ],
        "date" : 1649147899000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0418:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147899143500920,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2062,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147679436,
        "syssize" : 2062,
        "sysdate" : 1649147899000,
        "haslayout" : "1",
        "topparent" : "4982920",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4982920,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DDR2 Dynamic Memory Controller (DDR2 DMC). The DDR2 DMC comprises various systems that you can render to support a single type and size of DDR2 SDRAM on the memory interface.",
        "wordcount" : 160,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147899000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0418/e/?lang=en",
        "modified" : 1639128729000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147899143500920,
        "uri" : "https://developer.arm.com/documentation/ddi0418/e/en",
        "syscollection" : "default"
      },
      "Title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0418/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0418/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0418/e/en",
      "Excerpt" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual Copyright 2007, 2009-2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
    },
    "childResults" : [ {
      "title" : "Functional Description",
      "uri" : "https://developer.arm.com/documentation/ddi0418/e/en/functional-description",
      "printableUri" : "https://developer.arm.com/documentation/ddi0418/e/en/functional-description",
      "clickUri" : "https://developer.arm.com/documentation/ddi0418/e/functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0418/e/en/functional-description",
      "excerpt" : "Chapter 2. Functional Description This chapter describes the CoreLink DDR2 DMC operation. It contains the following sections: Functional overview Functional operation.",
      "firstSentences" : "Chapter 2. Functional Description This chapter describes the CoreLink DDR2 DMC operation. It contains the following sections: Functional overview Functional operation. Functional Description DMA ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0418/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0418/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0418/e/en",
        "excerpt" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual Copyright 2007, 2009-2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ",
          "document_number" : "ddi0418",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4982920",
          "sysurihash" : "tD55yHHvK3AEWreð",
          "urihash" : "tD55yHHvK3AEWreð",
          "sysuri" : "https://developer.arm.com/documentation/ddi0418/e/en",
          "systransactionid" : 864241,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1281368456000,
          "topparentid" : 4982920,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372711000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147899000,
          "permanentid" : "c0501a5c41aa69b7b2cc06ecb75fba9aa6f9e34345f1e8d2cf4e6ce1efb3",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e206788295d1e18d372d9",
          "transactionid" : 864241,
          "title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1649147899000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0418:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147899143500920,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2062,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147679436,
          "syssize" : 2062,
          "sysdate" : 1649147899000,
          "haslayout" : "1",
          "topparent" : "4982920",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4982920,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DDR2 Dynamic Memory Controller (DDR2 DMC). The DDR2 DMC comprises various systems that you can render to support a single type and size of DDR2 SDRAM on the memory interface.",
          "wordcount" : 160,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147899000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0418/e/?lang=en",
          "modified" : 1639128729000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147899143500920,
          "uri" : "https://developer.arm.com/documentation/ddi0418/e/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0418/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0418/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0418/e/en",
        "Excerpt" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual Copyright 2007, 2009-2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Functional Description ",
        "document_number" : "ddi0418",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4982920",
        "sysurihash" : "3DUxToHDiWYVuy8R",
        "urihash" : "3DUxToHDiWYVuy8R",
        "sysuri" : "https://developer.arm.com/documentation/ddi0418/e/en/functional-description",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1281368456000,
        "topparentid" : 4982920,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372711000,
        "sysconcepts" : "Functional",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 4982920,
        "parentitem" : "5e8e206788295d1e18d372d9",
        "concepts" : "Functional",
        "documenttype" : "html",
        "isattachment" : "4982920",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147899000,
        "permanentid" : "30f50814595abbbc273b622235269d3a238e4e6318b46b7dd4f35326a153",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e206788295d1e18d3730c",
        "transactionid" : 864241,
        "title" : "Functional Description ",
        "products" : [ "DMA Controller" ],
        "date" : 1649147899000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0418:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147899184299686,
        "sysisattachment" : "4982920",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4982920,
        "size" : 205,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0418/e/functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147679436,
        "syssize" : 205,
        "sysdate" : 1649147899000,
        "haslayout" : "1",
        "topparent" : "4982920",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4982920,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DDR2 Dynamic Memory Controller (DDR2 DMC). The DDR2 DMC comprises various systems that you can render to support a single type and size of DDR2 SDRAM on the memory interface.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147899000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0418/e/functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0418/e/functional-description?lang=en",
        "modified" : 1639128729000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147899184299686,
        "uri" : "https://developer.arm.com/documentation/ddi0418/e/en/functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional Description",
      "Uri" : "https://developer.arm.com/documentation/ddi0418/e/en/functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0418/e/en/functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0418/e/functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0418/e/en/functional-description",
      "Excerpt" : "Chapter 2. Functional Description This chapter describes the CoreLink DDR2 DMC operation. It contains the following sections: Functional overview Functional operation.",
      "FirstSentences" : "Chapter 2. Functional Description This chapter describes the CoreLink DDR2 DMC operation. It contains the following sections: Functional overview Functional operation. Functional Description DMA ..."
    }, {
      "title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0418/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0418/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0418/e/en",
      "excerpt" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual Copyright 2007, 2009-2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ",
        "document_number" : "ddi0418",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4982920",
        "sysurihash" : "tD55yHHvK3AEWreð",
        "urihash" : "tD55yHHvK3AEWreð",
        "sysuri" : "https://developer.arm.com/documentation/ddi0418/e/en",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1281368456000,
        "topparentid" : 4982920,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372711000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147899000,
        "permanentid" : "c0501a5c41aa69b7b2cc06ecb75fba9aa6f9e34345f1e8d2cf4e6ce1efb3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e206788295d1e18d372d9",
        "transactionid" : 864241,
        "title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ",
        "products" : [ "DMA Controller" ],
        "date" : 1649147899000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0418:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147899143500920,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2062,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147679436,
        "syssize" : 2062,
        "sysdate" : 1649147899000,
        "haslayout" : "1",
        "topparent" : "4982920",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4982920,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DDR2 Dynamic Memory Controller (DDR2 DMC). The DDR2 DMC comprises various systems that you can render to support a single type and size of DDR2 SDRAM on the memory interface.",
        "wordcount" : 160,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147899000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0418/e/?lang=en",
        "modified" : 1639128729000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147899143500920,
        "uri" : "https://developer.arm.com/documentation/ddi0418/e/en",
        "syscollection" : "default"
      },
      "Title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0418/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0418/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0418/e/en",
      "Excerpt" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual Copyright 2007, 2009-2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
    }, {
      "title" : "AXI low-power interface",
      "uri" : "https://developer.arm.com/documentation/ddi0418/e/en/functional-description/functional-overview/axi-low-power-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0418/e/en/functional-description/functional-overview/axi-low-power-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0418/e/functional-description/functional-overview/axi-low-power-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0418/e/en/functional-description/functional-overview/axi-low-power-interface",
      "excerpt" : "AXI low-power interface Figure 2.3 shows the AXI low-power interface channel signals. ... AXI low-power interface channel signals See AXI low-power interface for more information.",
      "firstSentences" : "AXI low-power interface Figure 2.3 shows the AXI low-power interface channel signals. Figure 2.3. AXI low-power interface channel signals See AXI low-power interface for more information. AXI low- ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0418/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0418/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0418/e/en",
        "excerpt" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual Copyright 2007, 2009-2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ",
          "document_number" : "ddi0418",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4982920",
          "sysurihash" : "tD55yHHvK3AEWreð",
          "urihash" : "tD55yHHvK3AEWreð",
          "sysuri" : "https://developer.arm.com/documentation/ddi0418/e/en",
          "systransactionid" : 864241,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1281368456000,
          "topparentid" : 4982920,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372711000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147899000,
          "permanentid" : "c0501a5c41aa69b7b2cc06ecb75fba9aa6f9e34345f1e8d2cf4e6ce1efb3",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e206788295d1e18d372d9",
          "transactionid" : 864241,
          "title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1649147899000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0418:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147899143500920,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2062,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147679436,
          "syssize" : 2062,
          "sysdate" : 1649147899000,
          "haslayout" : "1",
          "topparent" : "4982920",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4982920,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DDR2 Dynamic Memory Controller (DDR2 DMC). The DDR2 DMC comprises various systems that you can render to support a single type and size of DDR2 SDRAM on the memory interface.",
          "wordcount" : 160,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147899000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0418/e/?lang=en",
          "modified" : 1639128729000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147899143500920,
          "uri" : "https://developer.arm.com/documentation/ddi0418/e/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0418/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0418/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0418/e/en",
        "Excerpt" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual Copyright 2007, 2009-2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AXI low-power interface ",
        "document_number" : "ddi0418",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4982920",
        "sysurihash" : "W3jNy2UJerqcñpiV",
        "urihash" : "W3jNy2UJerqcñpiV",
        "sysuri" : "https://developer.arm.com/documentation/ddi0418/e/en/functional-description/functional-overview/axi-low-power-interface",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1281368456000,
        "topparentid" : 4982920,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372711000,
        "sysconcepts" : "low-power interface ; channel signals",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 4982920,
        "parentitem" : "5e8e206788295d1e18d372d9",
        "concepts" : "low-power interface ; channel signals",
        "documenttype" : "html",
        "isattachment" : "4982920",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147899000,
        "permanentid" : "923a995a36443754bbc79a27cb25df468ac1203cf73896bcfb44fb4b6f4e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e206788295d1e18d3730f",
        "transactionid" : 864241,
        "title" : "AXI low-power interface ",
        "products" : [ "DMA Controller" ],
        "date" : 1649147899000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0418:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147899108403453,
        "sysisattachment" : "4982920",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4982920,
        "size" : 226,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0418/e/functional-description/functional-overview/axi-low-power-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147679405,
        "syssize" : 226,
        "sysdate" : 1649147899000,
        "haslayout" : "1",
        "topparent" : "4982920",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4982920,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DDR2 Dynamic Memory Controller (DDR2 DMC). The DDR2 DMC comprises various systems that you can render to support a single type and size of DDR2 SDRAM on the memory interface.",
        "wordcount" : 17,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147899000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0418/e/functional-description/functional-overview/axi-low-power-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0418/e/functional-description/functional-overview/axi-low-power-interface?lang=en",
        "modified" : 1639128729000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147899108403453,
        "uri" : "https://developer.arm.com/documentation/ddi0418/e/en/functional-description/functional-overview/axi-low-power-interface",
        "syscollection" : "default"
      },
      "Title" : "AXI low-power interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0418/e/en/functional-description/functional-overview/axi-low-power-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0418/e/en/functional-description/functional-overview/axi-low-power-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0418/e/functional-description/functional-overview/axi-low-power-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0418/e/en/functional-description/functional-overview/axi-low-power-interface",
      "Excerpt" : "AXI low-power interface Figure 2.3 shows the AXI low-power interface channel signals. ... AXI low-power interface channel signals See AXI low-power interface for more information.",
      "FirstSentences" : "AXI low-power interface Figure 2.3 shows the AXI low-power interface channel signals. Figure 2.3. AXI low-power interface channel signals See AXI low-power interface for more information. AXI low- ..."
    } ],
    "totalNumberOfChildResults" : 96,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ",
      "document_number" : "ddi0418",
      "document_version" : "e",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4982920",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "TOMbmt3g8jEqGgñY",
      "urihash" : "TOMbmt3g8jEqGgñY",
      "sysuri" : "https://developer.arm.com/documentation/ddi0418/e/en/pdf/DDI0418E_ddr2_dmc_341_r1p1_trm.pdf",
      "keywords" : "Dynamic Memory, Memory Controllers, AMBA",
      "systransactionid" : 864241,
      "copyright" : "Copyright ©€2007, 2009-2010 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1281368456000,
      "topparentid" : 4982920,
      "numberofpages" : 109,
      "sysconcepts" : "DDR2 ; controlling ; registers ; signals ; power states ; configurations ; pad interface ; assignments ; banks ; timings ; commands ; memory interface ; AXI low-power ; read transactions ; AXI ; power-down",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
      "attachmentparentid" : 4982920,
      "parentitem" : "5e8e206788295d1e18d372d9",
      "concepts" : "DDR2 ; controlling ; registers ; signals ; power states ; configurations ; pad interface ; assignments ; banks ; timings ; commands ; memory interface ; AXI low-power ; read transactions ; AXI ; power-down",
      "documenttype" : "pdf",
      "isattachment" : "4982920",
      "sysindexeddate" : 1649147901000,
      "permanentid" : "28bc696a7931716e70e22857c0050f824f82339c2577d357e5ae94c522de",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e206888295d1e18d373a7",
      "transactionid" : 864241,
      "title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ",
      "subject" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual documentation. This datasheet describes the operation of the DDR2 DMC and provides the register information in the programmers guide section. Includes the AXI, DDR2, DFI, ECC signals. PDF format.",
      "date" : 1649147901000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0418:e:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147901194872853,
      "sysisattachment" : "4982920",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4982920,
      "size" : 1242771,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e206888295d1e18d373a7",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649147681615,
      "syssubject" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual documentation. This datasheet describes the operation of the DDR2 DMC and provides the register information in the programmers guide section. Includes the AXI, DDR2, DFI, ECC signals. PDF format.",
      "syssize" : 1242771,
      "sysdate" : 1649147901000,
      "topparent" : "4982920",
      "author" : "ARM Limited",
      "label_version" : "r1p1",
      "systopparentid" : 4982920,
      "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DDR2 Dynamic Memory Controller (DDR2 DMC). The DDR2 DMC comprises various systems that you can render to support a single type and size of DDR2 SDRAM on the memory interface.",
      "wordcount" : 1821,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147901000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e206888295d1e18d373a7",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147901194872853,
      "uri" : "https://developer.arm.com/documentation/ddi0418/e/en/pdf/DDI0418E_ddr2_dmc_341_r1p1_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0418/e/en/pdf/DDI0418E_ddr2_dmc_341_r1p1_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0418/e/en/pdf/DDI0418E_ddr2_dmc_341_r1p1_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e206888295d1e18d373a7",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0418/e/en/pdf/DDI0418E_ddr2_dmc_341_r1p1_trm.pdf",
    "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Web Address ... http://www.arm.com ... Copyright © 2007, 2009-2010 ARM Limited. All rights reserved.",
    "FirstSentences" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Revision: r1p1 Technical Reference Manual Copyright © 2007, 2009-2010 ARM Limited. All rights reserved. ARM DDI 0418E (ID080910) ARM DDI 0418E"
  }, {
    "title" : "Functional description",
    "uri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description",
    "printableUri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description",
    "clickUri" : "https://developer.arm.com/documentation/ddi0183/g/functional-overview/functional-description?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description",
    "excerpt" : "Functional description Figure 2.1 shows a block diagram of the UART. ... UART block diagram Note Test logic is not shown for clarity.",
    "firstSentences" : "Functional description Figure 2.1 shows a block diagram of the UART. Figure 2.1. UART block diagram Note Test logic is not shown for clarity. The functions of the UART are described in the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell UART (PL011) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0183/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0183/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0183/g/en",
      "excerpt" : "The right to use, copy and disclose this document may be subject to license ... Revision G 18 December 2007 Update for r1p5. ... PrimeCell UART (PL011) Technical Reference Manual UART",
      "firstSentences" : "PrimeCell UART (PL011) Technical Reference Manual Copyright 2000, 2001, 2005, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell UART (PL011) Technical Reference Manual ",
        "document_number" : "ddi0183",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3503493",
        "sysurihash" : "evAqcMtiX8lrPYX5",
        "urihash" : "evAqcMtiX8lrPYX5",
        "sysuri" : "https://developer.arm.com/documentation/ddi0183/g/en",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1201188134000,
        "topparentid" : 3503493,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378433000,
        "sysconcepts" : "proprietary notice ; ARM ; FIFOs increased ; Buffer depth ; First release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; FIFOs increased ; Buffer depth ; First release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "sysindexeddate" : 1649147886000,
        "permanentid" : "f7553155dc2ca54423d1f832d7051e443ec3b33729f787b2023ea14e97bc",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e36c1fd977155116a9050",
        "transactionid" : 864241,
        "title" : "PrimeCell UART (PL011) Technical Reference Manual ",
        "products" : [ "UART" ],
        "date" : 1649147886000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0183:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147886101587367,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2408,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147597124,
        "syssize" : 2408,
        "sysdate" : 1649147886000,
        "haslayout" : "1",
        "topparent" : "3503493",
        "label_version" : "r1p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3503493,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell UART (PL011).",
        "wordcount" : 194,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147886000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0183/g/?lang=en",
        "modified" : 1638975217000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147886101587367,
        "uri" : "https://developer.arm.com/documentation/ddi0183/g/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell UART (PL011) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0183/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0183/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0183/g/en",
      "Excerpt" : "The right to use, copy and disclose this document may be subject to license ... Revision G 18 December 2007 Update for r1p5. ... PrimeCell UART (PL011) Technical Reference Manual UART",
      "FirstSentences" : "PrimeCell UART (PL011) Technical Reference Manual Copyright 2000, 2001, 2005, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    },
    "childResults" : [ {
      "title" : "AMBA APB interface",
      "uri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/amba-apb-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/amba-apb-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0183/g/functional-overview/functional-description/amba-apb-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/amba-apb-interface",
      "excerpt" : "AMBA APB interface The AMBA APB interface generates read and write decodes for accesses to status\\/control registers, and the transmit and receive FIFOs. AMBA APB interface UART",
      "firstSentences" : "AMBA APB interface The AMBA APB interface generates read and write decodes for accesses to status\\/control registers, and the transmit and receive FIFOs. AMBA APB interface UART",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell UART (PL011) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0183/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0183/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0183/g/en",
        "excerpt" : "The right to use, copy and disclose this document may be subject to license ... Revision G 18 December 2007 Update for r1p5. ... PrimeCell UART (PL011) Technical Reference Manual UART",
        "firstSentences" : "PrimeCell UART (PL011) Technical Reference Manual Copyright 2000, 2001, 2005, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell UART (PL011) Technical Reference Manual ",
          "document_number" : "ddi0183",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3503493",
          "sysurihash" : "evAqcMtiX8lrPYX5",
          "urihash" : "evAqcMtiX8lrPYX5",
          "sysuri" : "https://developer.arm.com/documentation/ddi0183/g/en",
          "systransactionid" : 864241,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1201188134000,
          "topparentid" : 3503493,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378433000,
          "sysconcepts" : "proprietary notice ; ARM ; FIFOs increased ; Buffer depth ; First release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; FIFOs increased ; Buffer depth ; First release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1649147886000,
          "permanentid" : "f7553155dc2ca54423d1f832d7051e443ec3b33729f787b2023ea14e97bc",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e36c1fd977155116a9050",
          "transactionid" : 864241,
          "title" : "PrimeCell UART (PL011) Technical Reference Manual ",
          "products" : [ "UART" ],
          "date" : 1649147886000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0183:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147886101587367,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2408,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147597124,
          "syssize" : 2408,
          "sysdate" : 1649147886000,
          "haslayout" : "1",
          "topparent" : "3503493",
          "label_version" : "r1p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3503493,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell UART (PL011).",
          "wordcount" : 194,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147886000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0183/g/?lang=en",
          "modified" : 1638975217000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147886101587367,
          "uri" : "https://developer.arm.com/documentation/ddi0183/g/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell UART (PL011) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0183/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0183/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0183/g/en",
        "Excerpt" : "The right to use, copy and disclose this document may be subject to license ... Revision G 18 December 2007 Update for r1p5. ... PrimeCell UART (PL011) Technical Reference Manual UART",
        "FirstSentences" : "PrimeCell UART (PL011) Technical Reference Manual Copyright 2000, 2001, 2005, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMBA APB interface ",
        "document_number" : "ddi0183",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3503493",
        "sysurihash" : "8g6KñMWawneIoPF7",
        "urihash" : "8g6KñMWawneIoPF7",
        "sysuri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/amba-apb-interface",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1201188134000,
        "topparentid" : 3503493,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378433000,
        "sysconcepts" : "APB interface ; control registers ; FIFOs ; accesses",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3503493,
        "parentitem" : "5e8e36c1fd977155116a9050",
        "concepts" : "APB interface ; control registers ; FIFOs ; accesses",
        "documenttype" : "html",
        "isattachment" : "3503493",
        "sysindexeddate" : 1649147897000,
        "permanentid" : "0c3bd4fc73baed7d823b17a6d76978e999e9a829ceba92c1b44fe18047ef",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e36c1fd977155116a9066",
        "transactionid" : 864241,
        "title" : "AMBA APB interface ",
        "products" : [ "UART" ],
        "date" : 1649147897000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0183:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147897572248295,
        "sysisattachment" : "3503493",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3503493,
        "size" : 177,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0183/g/functional-overview/functional-description/amba-apb-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147597124,
        "syssize" : 177,
        "sysdate" : 1649147897000,
        "haslayout" : "1",
        "topparent" : "3503493",
        "label_version" : "r1p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3503493,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell UART (PL011).",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147897000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0183/g/functional-overview/functional-description/amba-apb-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0183/g/functional-overview/functional-description/amba-apb-interface?lang=en",
        "modified" : 1638975217000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147897572248295,
        "uri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/amba-apb-interface",
        "syscollection" : "default"
      },
      "Title" : "AMBA APB interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/amba-apb-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/amba-apb-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0183/g/functional-overview/functional-description/amba-apb-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/amba-apb-interface",
      "Excerpt" : "AMBA APB interface The AMBA APB interface generates read and write decodes for accesses to status\\/control registers, and the transmit and receive FIFOs. AMBA APB interface UART",
      "FirstSentences" : "AMBA APB interface The AMBA APB interface generates read and write decodes for accesses to status\\/control registers, and the transmit and receive FIFOs. AMBA APB interface UART"
    }, {
      "title" : "PrimeCell UART (PL011) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0183/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0183/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0183/g/en",
      "excerpt" : "The right to use, copy and disclose this document may be subject to license ... Revision G 18 December 2007 Update for r1p5. ... PrimeCell UART (PL011) Technical Reference Manual UART",
      "firstSentences" : "PrimeCell UART (PL011) Technical Reference Manual Copyright 2000, 2001, 2005, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell UART (PL011) Technical Reference Manual ",
        "document_number" : "ddi0183",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3503493",
        "sysurihash" : "evAqcMtiX8lrPYX5",
        "urihash" : "evAqcMtiX8lrPYX5",
        "sysuri" : "https://developer.arm.com/documentation/ddi0183/g/en",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1201188134000,
        "topparentid" : 3503493,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378433000,
        "sysconcepts" : "proprietary notice ; ARM ; FIFOs increased ; Buffer depth ; First release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; FIFOs increased ; Buffer depth ; First release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "sysindexeddate" : 1649147886000,
        "permanentid" : "f7553155dc2ca54423d1f832d7051e443ec3b33729f787b2023ea14e97bc",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e36c1fd977155116a9050",
        "transactionid" : 864241,
        "title" : "PrimeCell UART (PL011) Technical Reference Manual ",
        "products" : [ "UART" ],
        "date" : 1649147886000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0183:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147886101587367,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2408,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147597124,
        "syssize" : 2408,
        "sysdate" : 1649147886000,
        "haslayout" : "1",
        "topparent" : "3503493",
        "label_version" : "r1p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3503493,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell UART (PL011).",
        "wordcount" : 194,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147886000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0183/g/?lang=en",
        "modified" : 1638975217000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147886101587367,
        "uri" : "https://developer.arm.com/documentation/ddi0183/g/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell UART (PL011) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0183/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0183/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0183/g/en",
      "Excerpt" : "The right to use, copy and disclose this document may be subject to license ... Revision G 18 December 2007 Update for r1p5. ... PrimeCell UART (PL011) Technical Reference Manual UART",
      "FirstSentences" : "PrimeCell UART (PL011) Technical Reference Manual Copyright 2000, 2001, 2005, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    }, {
      "title" : "Receive logic",
      "uri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/receive-logic",
      "printableUri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/receive-logic",
      "clickUri" : "https://developer.arm.com/documentation/ddi0183/g/functional-overview/functional-description/receive-logic?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/receive-logic",
      "excerpt" : "Receive logic The receive logic performs serial-to-parallel conversion on the ... Overrun, parity, frame error checking, and line break detection are also performed, and ... Receive logic UART",
      "firstSentences" : "Receive logic The receive logic performs serial-to-parallel conversion on the received bit stream after a valid start pulse has been detected. Overrun, parity, frame error checking, and line break ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell UART (PL011) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0183/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0183/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0183/g/en",
        "excerpt" : "The right to use, copy and disclose this document may be subject to license ... Revision G 18 December 2007 Update for r1p5. ... PrimeCell UART (PL011) Technical Reference Manual UART",
        "firstSentences" : "PrimeCell UART (PL011) Technical Reference Manual Copyright 2000, 2001, 2005, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell UART (PL011) Technical Reference Manual ",
          "document_number" : "ddi0183",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3503493",
          "sysurihash" : "evAqcMtiX8lrPYX5",
          "urihash" : "evAqcMtiX8lrPYX5",
          "sysuri" : "https://developer.arm.com/documentation/ddi0183/g/en",
          "systransactionid" : 864241,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1201188134000,
          "topparentid" : 3503493,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378433000,
          "sysconcepts" : "proprietary notice ; ARM ; FIFOs increased ; Buffer depth ; First release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; FIFOs increased ; Buffer depth ; First release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1649147886000,
          "permanentid" : "f7553155dc2ca54423d1f832d7051e443ec3b33729f787b2023ea14e97bc",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e36c1fd977155116a9050",
          "transactionid" : 864241,
          "title" : "PrimeCell UART (PL011) Technical Reference Manual ",
          "products" : [ "UART" ],
          "date" : 1649147886000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0183:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147886101587367,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2408,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147597124,
          "syssize" : 2408,
          "sysdate" : 1649147886000,
          "haslayout" : "1",
          "topparent" : "3503493",
          "label_version" : "r1p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3503493,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell UART (PL011).",
          "wordcount" : 194,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147886000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0183/g/?lang=en",
          "modified" : 1638975217000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147886101587367,
          "uri" : "https://developer.arm.com/documentation/ddi0183/g/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell UART (PL011) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0183/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0183/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0183/g/en",
        "Excerpt" : "The right to use, copy and disclose this document may be subject to license ... Revision G 18 December 2007 Update for r1p5. ... PrimeCell UART (PL011) Technical Reference Manual UART",
        "FirstSentences" : "PrimeCell UART (PL011) Technical Reference Manual Copyright 2000, 2001, 2005, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Receive logic ",
        "document_number" : "ddi0183",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3503493",
        "sysurihash" : "2tPxXNNJigð97vJj",
        "urihash" : "2tPxXNNJigð97vJj",
        "sysuri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/receive-logic",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1201188134000,
        "topparentid" : 3503493,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378433000,
        "sysconcepts" : "break detection ; frame error ; start pulse ; serial-to-parallel conversion ; FIFO ; parity ; Overrun ; stream",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3503493,
        "parentitem" : "5e8e36c1fd977155116a9050",
        "concepts" : "break detection ; frame error ; start pulse ; serial-to-parallel conversion ; FIFO ; parity ; Overrun ; stream",
        "documenttype" : "html",
        "isattachment" : "3503493",
        "sysindexeddate" : 1649147886000,
        "permanentid" : "b72d7c90e3a76eef0abc55528cc63c4a683b627274049781016fd6fcccec",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e36c1fd977155116a906c",
        "transactionid" : 864241,
        "title" : "Receive logic ",
        "products" : [ "UART" ],
        "date" : 1649147885000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0183:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147886003058542,
        "sysisattachment" : "3503493",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3503493,
        "size" : 320,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0183/g/functional-overview/functional-description/receive-logic?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147597107,
        "syssize" : 320,
        "sysdate" : 1649147885000,
        "haslayout" : "1",
        "topparent" : "3503493",
        "label_version" : "r1p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3503493,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell UART (PL011).",
        "wordcount" : 41,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147886000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0183/g/functional-overview/functional-description/receive-logic?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0183/g/functional-overview/functional-description/receive-logic?lang=en",
        "modified" : 1638975217000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147886003058542,
        "uri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/receive-logic",
        "syscollection" : "default"
      },
      "Title" : "Receive logic",
      "Uri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/receive-logic",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/receive-logic",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0183/g/functional-overview/functional-description/receive-logic?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/receive-logic",
      "Excerpt" : "Receive logic The receive logic performs serial-to-parallel conversion on the ... Overrun, parity, frame error checking, and line break detection are also performed, and ... Receive logic UART",
      "FirstSentences" : "Receive logic The receive logic performs serial-to-parallel conversion on the received bit stream after a valid start pulse has been detected. Overrun, parity, frame error checking, and line break ..."
    } ],
    "totalNumberOfChildResults" : 83,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Functional description ",
      "document_number" : "ddi0183",
      "document_version" : "g",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3503493",
      "sysurihash" : "XyrZKD3TFSNqlmBT",
      "urihash" : "XyrZKD3TFSNqlmBT",
      "sysuri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description",
      "systransactionid" : 864241,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1201188134000,
      "topparentid" : 3503493,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586378433000,
      "sysconcepts" : "block diagram ; registers ; UART ; FIFO ; interface ; Baud rate ; clarity ; shows",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
      "attachmentparentid" : 3503493,
      "parentitem" : "5e8e36c1fd977155116a9050",
      "concepts" : "block diagram ; registers ; UART ; FIFO ; interface ; Baud rate ; clarity ; shows",
      "documenttype" : "html",
      "isattachment" : "3503493",
      "sysindexeddate" : 1649147897000,
      "permanentid" : "362536c6909eb3a6e838fa5fd7f11e70e8df281ac01005eef2f3c8c5c2c6",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e36c1fd977155116a9065",
      "transactionid" : 864241,
      "title" : "Functional description ",
      "products" : [ "UART" ],
      "date" : 1649147897000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0183:g:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147897683149332,
      "sysisattachment" : "3503493",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3503493,
      "size" : 447,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0183/g/functional-overview/functional-description?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649147597124,
      "syssize" : 447,
      "sysdate" : 1649147897000,
      "haslayout" : "1",
      "topparent" : "3503493",
      "label_version" : "r1p5",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3503493,
      "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell UART (PL011).",
      "wordcount" : 42,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
      "document_revision" : "g",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147897000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0183/g/functional-overview/functional-description?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0183/g/functional-overview/functional-description?lang=en",
      "modified" : 1638975217000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147897683149332,
      "uri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description",
      "syscollection" : "default"
    },
    "Title" : "Functional description",
    "Uri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0183/g/functional-overview/functional-description?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description",
    "Excerpt" : "Functional description Figure 2.1 shows a block diagram of the UART. ... UART block diagram Note Test logic is not shown for clarity.",
    "FirstSentences" : "Functional description Figure 2.1 shows a block diagram of the UART. Figure 2.1. UART block diagram Note Test logic is not shown for clarity. The functions of the UART are described in the ..."
  }, {
    "title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0431/c/en/pdf/DDI0431C_tzasc_tzc380_r0p1_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0431/c/en/pdf/DDI0431C_tzasc_tzc380_r0p1_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e28cffd977155116a6798",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0431/c/en/pdf/DDI0431C_tzasc_tzc380_r0p1_trm.pdf",
    "excerpt" : "Copyright © 2008, 2010 ARM Limited. ... Contents ... CoreLink TrustZone Address Space Controller ... TZC-380 Technical Reference Manual ... Chapter 1 ... Chapter 2 ... Chapter 3 ... Chapter 4",
    "firstSentences" : "CoreLink TrustZone Address Space Controller TZC-380 Revision: r0p1 Technical Reference Manual Copyright © 2008, 2010 ARM Limited. All rights reserved. ARM DDI 0431C (ID090910) Date 10 September 2008",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0431/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0431/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0431/c/en",
      "excerpt" : "This document is intended only to assist the reader in the use of the product. ... First release for r0p1. CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ...",
      "firstSentences" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual Copyright 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ",
        "document_number" : "ddi0431",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3491435",
        "sysurihash" : "LXðrHac8U7xzCPgP",
        "urihash" : "LXðrHac8U7xzCPgP",
        "sysuri" : "https://developer.arm.com/documentation/ddi0431/c/en",
        "systransactionid" : 864240,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1284031567000,
        "topparentid" : 3491435,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374863000,
        "sysconcepts" : "proprietary notice ; Address Space Controller ; r0p0 Revision ; ARM ; warranties implied ; continuous developments ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b" ],
        "concepts" : "proprietary notice ; Address Space Controller ; r0p0 Revision ; ARM ; warranties implied ; continuous developments ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147827000,
        "permanentid" : "a394894ddb2b31ee10535ca79311b934661f10670bb3c2e0b5dd79d85862",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e28cffd977155116a673d",
        "transactionid" : 864240,
        "title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ",
        "products" : [ "TrustZone Address Space Controllers" ],
        "date" : 1649147827000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0431:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147827662047170,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2094,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147618298,
        "syssize" : 2094,
        "sysdate" : 1649147827000,
        "haslayout" : "1",
        "topparent" : "3491435",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3491435,
        "content_description" : "This is the TRM for the CoreLink TrustZone Address Space Controller (TZC-380).",
        "wordcount" : 153,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147827000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0431/c/?lang=en",
        "modified" : 1639129962000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147827662047170,
        "uri" : "https://developer.arm.com/documentation/ddi0431/c/en",
        "syscollection" : "default"
      },
      "Title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0431/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0431/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0431/c/en",
      "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... First release for r0p1. CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ...",
      "FirstSentences" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual Copyright 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
    },
    "childResults" : [ {
      "title" : "Functional interfaces",
      "uri" : "https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces",
      "printableUri" : "https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces",
      "clickUri" : "https://developer.arm.com/documentation/ddi0431/c/functional-description/functional-interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces",
      "excerpt" : "Functional interfaces The main interfaces of the TZASC are: AXI bus interfaces APB slave interface Miscellaneous signals Clock and ... Functional interfaces TrustZone Address Space Controllers",
      "firstSentences" : "Functional interfaces The main interfaces of the TZASC are: AXI bus interfaces APB slave interface Miscellaneous signals Clock and reset. Functional interfaces TrustZone Address Space Controllers",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0431/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0431/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0431/c/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... First release for r0p1. CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ...",
        "firstSentences" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual Copyright 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ",
          "document_number" : "ddi0431",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3491435",
          "sysurihash" : "LXðrHac8U7xzCPgP",
          "urihash" : "LXðrHac8U7xzCPgP",
          "sysuri" : "https://developer.arm.com/documentation/ddi0431/c/en",
          "systransactionid" : 864240,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1284031567000,
          "topparentid" : 3491435,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374863000,
          "sysconcepts" : "proprietary notice ; Address Space Controller ; r0p0 Revision ; ARM ; warranties implied ; continuous developments ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b" ],
          "concepts" : "proprietary notice ; Address Space Controller ; r0p0 Revision ; ARM ; warranties implied ; continuous developments ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147827000,
          "permanentid" : "a394894ddb2b31ee10535ca79311b934661f10670bb3c2e0b5dd79d85862",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e28cffd977155116a673d",
          "transactionid" : 864240,
          "title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ",
          "products" : [ "TrustZone Address Space Controllers" ],
          "date" : 1649147827000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0431:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147827662047170,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2094,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147618298,
          "syssize" : 2094,
          "sysdate" : 1649147827000,
          "haslayout" : "1",
          "topparent" : "3491435",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3491435,
          "content_description" : "This is the TRM for the CoreLink TrustZone Address Space Controller (TZC-380).",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147827000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0431/c/?lang=en",
          "modified" : 1639129962000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147827662047170,
          "uri" : "https://developer.arm.com/documentation/ddi0431/c/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0431/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0431/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0431/c/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... First release for r0p1. CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ...",
        "FirstSentences" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual Copyright 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Functional interfaces ",
        "document_number" : "ddi0431",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3491435",
        "sysurihash" : "4TCDdCDzSk03ERnM",
        "urihash" : "4TCDdCDzSk03ERnM",
        "sysuri" : "https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces",
        "systransactionid" : 864240,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1284031567000,
        "topparentid" : 3491435,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374863000,
        "sysconcepts" : "interfaces ; signals Clock ; APB slave ; reset",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b" ],
        "attachmentparentid" : 3491435,
        "parentitem" : "5e8e28cffd977155116a673d",
        "concepts" : "interfaces ; signals Clock ; APB slave ; reset",
        "documenttype" : "html",
        "isattachment" : "3491435",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147827000,
        "permanentid" : "37e7785eef71a53db063b4776bc90d2adc779dcf20899a6b845b090253a8",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e28cffd977155116a674e",
        "transactionid" : 864240,
        "title" : "Functional interfaces ",
        "products" : [ "TrustZone Address Space Controllers" ],
        "date" : 1649147827000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0431:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147827740677071,
        "sysisattachment" : "3491435",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3491435,
        "size" : 195,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0431/c/functional-description/functional-interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147618298,
        "syssize" : 195,
        "sysdate" : 1649147827000,
        "haslayout" : "1",
        "topparent" : "3491435",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3491435,
        "content_description" : "This is the TRM for the CoreLink TrustZone Address Space Controller (TZC-380).",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147827000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0431/c/functional-description/functional-interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0431/c/functional-description/functional-interfaces?lang=en",
        "modified" : 1639129962000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147827740677071,
        "uri" : "https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces",
        "syscollection" : "default"
      },
      "Title" : "Functional interfaces",
      "Uri" : "https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0431/c/functional-description/functional-interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces",
      "Excerpt" : "Functional interfaces The main interfaces of the TZASC are: AXI bus interfaces APB slave interface Miscellaneous signals Clock and ... Functional interfaces TrustZone Address Space Controllers",
      "FirstSentences" : "Functional interfaces The main interfaces of the TZASC are: AXI bus interfaces APB slave interface Miscellaneous signals Clock and reset. Functional interfaces TrustZone Address Space Controllers"
    }, {
      "title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0431/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0431/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0431/c/en",
      "excerpt" : "This document is intended only to assist the reader in the use of the product. ... First release for r0p1. CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ...",
      "firstSentences" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual Copyright 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ",
        "document_number" : "ddi0431",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3491435",
        "sysurihash" : "LXðrHac8U7xzCPgP",
        "urihash" : "LXðrHac8U7xzCPgP",
        "sysuri" : "https://developer.arm.com/documentation/ddi0431/c/en",
        "systransactionid" : 864240,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1284031567000,
        "topparentid" : 3491435,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374863000,
        "sysconcepts" : "proprietary notice ; Address Space Controller ; r0p0 Revision ; ARM ; warranties implied ; continuous developments ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b" ],
        "concepts" : "proprietary notice ; Address Space Controller ; r0p0 Revision ; ARM ; warranties implied ; continuous developments ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147827000,
        "permanentid" : "a394894ddb2b31ee10535ca79311b934661f10670bb3c2e0b5dd79d85862",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e28cffd977155116a673d",
        "transactionid" : 864240,
        "title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ",
        "products" : [ "TrustZone Address Space Controllers" ],
        "date" : 1649147827000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0431:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147827662047170,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2094,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147618298,
        "syssize" : 2094,
        "sysdate" : 1649147827000,
        "haslayout" : "1",
        "topparent" : "3491435",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3491435,
        "content_description" : "This is the TRM for the CoreLink TrustZone Address Space Controller (TZC-380).",
        "wordcount" : 153,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147827000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0431/c/?lang=en",
        "modified" : 1639129962000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147827662047170,
        "uri" : "https://developer.arm.com/documentation/ddi0431/c/en",
        "syscollection" : "default"
      },
      "Title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0431/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0431/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0431/c/en",
      "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... First release for r0p1. CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ...",
      "FirstSentences" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual Copyright 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
    }, {
      "title" : "APB slave interface",
      "uri" : "https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces/apb-slave-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces/apb-slave-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0431/c/functional-description/functional-interfaces/apb-slave-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces/apb-slave-interface",
      "excerpt" : "APB slave interface The APB slave interfaces provide access to the TZASC registers ... See Programmers Model for more information. ... APB slave interface TrustZone Address Space Controllers",
      "firstSentences" : "APB slave interface The APB slave interfaces provide access to the TZASC registers that enables you to program the system configuration parameters and obtain status information. See Programmers ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0431/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0431/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0431/c/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... First release for r0p1. CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ...",
        "firstSentences" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual Copyright 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ",
          "document_number" : "ddi0431",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3491435",
          "sysurihash" : "LXðrHac8U7xzCPgP",
          "urihash" : "LXðrHac8U7xzCPgP",
          "sysuri" : "https://developer.arm.com/documentation/ddi0431/c/en",
          "systransactionid" : 864240,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1284031567000,
          "topparentid" : 3491435,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374863000,
          "sysconcepts" : "proprietary notice ; Address Space Controller ; r0p0 Revision ; ARM ; warranties implied ; continuous developments ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b" ],
          "concepts" : "proprietary notice ; Address Space Controller ; r0p0 Revision ; ARM ; warranties implied ; continuous developments ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147827000,
          "permanentid" : "a394894ddb2b31ee10535ca79311b934661f10670bb3c2e0b5dd79d85862",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e28cffd977155116a673d",
          "transactionid" : 864240,
          "title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ",
          "products" : [ "TrustZone Address Space Controllers" ],
          "date" : 1649147827000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0431:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147827662047170,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2094,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147618298,
          "syssize" : 2094,
          "sysdate" : 1649147827000,
          "haslayout" : "1",
          "topparent" : "3491435",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3491435,
          "content_description" : "This is the TRM for the CoreLink TrustZone Address Space Controller (TZC-380).",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147827000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0431/c/?lang=en",
          "modified" : 1639129962000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147827662047170,
          "uri" : "https://developer.arm.com/documentation/ddi0431/c/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0431/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0431/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0431/c/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... First release for r0p1. CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ...",
        "FirstSentences" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual Copyright 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "APB slave interface ",
        "document_number" : "ddi0431",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3491435",
        "sysurihash" : "xLWu8mzeMIbhjAðf",
        "urihash" : "xLWu8mzeMIbhjAðf",
        "sysuri" : "https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces/apb-slave-interface",
        "systransactionid" : 864240,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1284031567000,
        "topparentid" : 3491435,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374863000,
        "sysconcepts" : "APB protocol ; slave interfaces ; AMBA ; TZASC ; security ; configuration parameters ; pslverr ; pready",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b" ],
        "attachmentparentid" : 3491435,
        "parentitem" : "5e8e28cffd977155116a673d",
        "concepts" : "APB protocol ; slave interfaces ; AMBA ; TZASC ; security ; configuration parameters ; pslverr ; pready",
        "documenttype" : "html",
        "isattachment" : "3491435",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147827000,
        "permanentid" : "8e6f1d4e6dc8ea18eb731ec46a6e663df5a02f5d415e49a27e28625e2bf5",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e28cffd977155116a6750",
        "transactionid" : 864240,
        "title" : "APB slave interface ",
        "products" : [ "TrustZone Address Space Controllers" ],
        "date" : 1649147827000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0431:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147827489390647,
        "sysisattachment" : "3491435",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3491435,
        "size" : 744,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0431/c/functional-description/functional-interfaces/apb-slave-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147618298,
        "syssize" : 744,
        "sysdate" : 1649147827000,
        "haslayout" : "1",
        "topparent" : "3491435",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3491435,
        "content_description" : "This is the TRM for the CoreLink TrustZone Address Space Controller (TZC-380).",
        "wordcount" : 63,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147827000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0431/c/functional-description/functional-interfaces/apb-slave-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0431/c/functional-description/functional-interfaces/apb-slave-interface?lang=en",
        "modified" : 1639129962000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147827489390647,
        "uri" : "https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces/apb-slave-interface",
        "syscollection" : "default"
      },
      "Title" : "APB slave interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces/apb-slave-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces/apb-slave-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0431/c/functional-description/functional-interfaces/apb-slave-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces/apb-slave-interface",
      "Excerpt" : "APB slave interface The APB slave interfaces provide access to the TZASC registers ... See Programmers Model for more information. ... APB slave interface TrustZone Address Space Controllers",
      "FirstSentences" : "APB slave interface The APB slave interfaces provide access to the TZASC registers that enables you to program the system configuration parameters and obtain status information. See Programmers ..."
    } ],
    "totalNumberOfChildResults" : 47,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ",
      "document_number" : "ddi0431",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3491435",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "pPEðHljEcdb337S2",
      "urihash" : "pPEðHljEcdb337S2",
      "sysuri" : "https://developer.arm.com/documentation/ddi0431/c/en/pdf/DDI0431C_tzasc_tzc380_r0p1_trm.pdf",
      "keywords" : "TrustZone, AMBA, AXI Interconnect,  APB Pheripherals, AMBA Designer, ",
      "systransactionid" : 864240,
      "copyright" : "Copyright ©€2008, 2010 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1284031567000,
      "topparentid" : 3491435,
      "numberofpages" : 82,
      "sysconcepts" : "tzasc ; programmers ; interfaces ; security inversion ; assignments ; bus ; signals ; ARM ; shows ; ARM Limited ; acceptance capability ; non-secure ; configuration ; registers ; memory ; usage constraints",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b" ],
      "attachmentparentid" : 3491435,
      "parentitem" : "5e8e28cffd977155116a673d",
      "concepts" : "tzasc ; programmers ; interfaces ; security inversion ; assignments ; bus ; signals ; ARM ; shows ; ARM Limited ; acceptance capability ; non-secure ; configuration ; registers ; memory ; usage constraints",
      "documenttype" : "pdf",
      "isattachment" : "3491435",
      "sysindexeddate" : 1649147830000,
      "permanentid" : "9740baba95da750700571ffa96a17f409008556b5423f4bb5922b9927f74",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e28cffd977155116a6798",
      "transactionid" : 864240,
      "title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ",
      "subject" : "ARM PrimeCell TrustZone Address Space Controller (PL380) Technical Reference Manual documentation. This manual describes the operation of the TZASC and provides the register information in the programmers model section. Includes the AXI, APB, security and interrupt signal names. PDF format.",
      "date" : 1649147829000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0431:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147829728347697,
      "sysisattachment" : "3491435",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3491435,
      "size" : 792981,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e28cffd977155116a6798",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649147619952,
      "syssubject" : "ARM PrimeCell TrustZone Address Space Controller (PL380) Technical Reference Manual documentation. This manual describes the operation of the TZASC and provides the register information in the programmers model section. Includes the AXI, APB, security and interrupt signal names. PDF format.",
      "syssize" : 792981,
      "sysdate" : 1649147829000,
      "topparent" : "3491435",
      "author" : "ARM Limited",
      "label_version" : "r0p1",
      "systopparentid" : 3491435,
      "content_description" : "This is the TRM for the CoreLink TrustZone Address Space Controller (TZC-380).",
      "wordcount" : 1641,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147830000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e28cffd977155116a6798",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147829728347697,
      "uri" : "https://developer.arm.com/documentation/ddi0431/c/en/pdf/DDI0431C_tzasc_tzc380_r0p1_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0431/c/en/pdf/DDI0431C_tzasc_tzc380_r0p1_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0431/c/en/pdf/DDI0431C_tzasc_tzc380_r0p1_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e28cffd977155116a6798",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0431/c/en/pdf/DDI0431C_tzasc_tzc380_r0p1_trm.pdf",
    "Excerpt" : "Copyright © 2008, 2010 ARM Limited. ... Contents ... CoreLink TrustZone Address Space Controller ... TZC-380 Technical Reference Manual ... Chapter 1 ... Chapter 2 ... Chapter 3 ... Chapter 4",
    "FirstSentences" : "CoreLink TrustZone Address Space Controller TZC-380 Revision: r0p1 Technical Reference Manual Copyright © 2008, 2010 ARM Limited. All rights reserved. ARM DDI 0431C (ID090910) Date 10 September 2008"
  }, {
    "title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100097/0003/en",
    "printableUri" : "https://developer.arm.com/documentation/100097/0003/en",
    "clickUri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100097/0003/en",
    "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Cryptography Extension Technical ...",
    "firstSentences" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2014-2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100097/0003/en/pdf/cortex_a72_mpcore_crypto_trm_100097_0003_05_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/100097/0003/en/pdf/cortex_a72_mpcore_crypto_trm_100097_0003_05_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e7b694016d2907d59402500",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100097/0003/en/pdf/cortex_a72_mpcore_crypto_trm_100097_0003_05_en.pdf",
      "excerpt" : "For the avoidance of doubt, ARM makes no representation with respect to, and has ... DAMAGES. ... ARM may make changes to this document at any time and without notice. ... ARM Limited.",
      "firstSentences" : "ARM® Cortex®-A72 MPCore Processor Cryptography Extension Revision: r0p3 Technical Reference Manual Copyright © 2014-2016 ARM. All rights reserved. ARM 100097_0003_05_en ARM® Cortex®-A72 MPCore ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100097/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/100097/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100097/0003/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Cryptography Extension Technical ...",
        "firstSentences" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2014-2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual ",
          "document_number" : "100097",
          "document_version" : "0003",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4809470",
          "sysurihash" : "ukMYludSZpd0jðLm",
          "urihash" : "ukMYludSZpd0jðLm",
          "sysuri" : "https://developer.arm.com/documentation/100097/0003/en",
          "systransactionid" : 864238,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1461869998000,
          "topparentid" : 4809470,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585146176000,
          "sysconcepts" : "Confidential First ; Non-Confidential ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
          "concepts" : "Confidential First ; Non-Confidential ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147748000,
          "permanentid" : "a16bb98eaddf3dd970e462e2032058f0753a939dc1939e11d451fd0a7603",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b694016d2907d594024f2",
          "transactionid" : 864238,
          "title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual ",
          "products" : [ "Cortex-A72" ],
          "date" : 1649147748000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100097:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147748497462887,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4385,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147504833,
          "syssize" : 4385,
          "sysdate" : 1649147748000,
          "haslayout" : "1",
          "topparent" : "4809470",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4809470,
          "content_description" : "This document describes the instructions for the Cortex-A72 Cryptography extensions.",
          "wordcount" : 294,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
          "document_revision" : "05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147748000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100097/0003/?lang=en",
          "modified" : 1637571942000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147748497462887,
          "uri" : "https://developer.arm.com/documentation/100097/0003/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100097/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100097/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100097/0003/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Cryptography Extension Technical ...",
        "FirstSentences" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2014-2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual ",
        "document_number" : "100097",
        "document_version" : "0003",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4809470",
        "sysauthor" : "ARM",
        "sysurihash" : "craodICSjezteT62",
        "urihash" : "craodICSjezteT62",
        "sysuri" : "https://developer.arm.com/documentation/100097/0003/en/pdf/cortex_a72_mpcore_crypto_trm_100097_0003_05_en.pdf",
        "keywords" : "Cortex-A72",
        "systransactionid" : 864238,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1461869998000,
        "topparentid" : 4809470,
        "numberofpages" : 15,
        "sysconcepts" : "cryptography extension ; documentation ; arm ; technical changes ; SHA1 ; A72 processor ; written agreement ; export laws ; third party ; accelerator ; programmers ; provisions ; conflicting ; acceptance ; applications ; implementations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
        "attachmentparentid" : 4809470,
        "parentitem" : "5e7b694016d2907d594024f2",
        "concepts" : "cryptography extension ; documentation ; arm ; technical changes ; SHA1 ; A72 processor ; written agreement ; export laws ; third party ; accelerator ; programmers ; provisions ; conflicting ; acceptance ; applications ; implementations",
        "documenttype" : "pdf",
        "isattachment" : "4809470",
        "sysindexeddate" : 1649147745000,
        "permanentid" : "044de7de832a3e007b1863629d497e7cd9b602021ae4d9e363e1e071dd88",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b694016d2907d59402500",
        "transactionid" : 864238,
        "title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual ",
        "subject" : "This document describes the instructions for the processor Cryptography extensions.",
        "date" : 1649147745000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100097:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147745662238755,
        "sysisattachment" : "4809470",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4809470,
        "size" : 347408,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e7b694016d2907d59402500",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147506291,
        "syssubject" : "This document describes the instructions for the processor Cryptography extensions.",
        "syssize" : 347408,
        "sysdate" : 1649147745000,
        "topparent" : "4809470",
        "author" : "ARM",
        "label_version" : "r0p3",
        "systopparentid" : 4809470,
        "content_description" : "This document describes the instructions for the Cortex-A72 Cryptography extensions.",
        "wordcount" : 587,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147745000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e7b694016d2907d59402500",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147745662238755,
        "uri" : "https://developer.arm.com/documentation/100097/0003/en/pdf/cortex_a72_mpcore_crypto_trm_100097_0003_05_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100097/0003/en/pdf/cortex_a72_mpcore_crypto_trm_100097_0003_05_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/100097/0003/en/pdf/cortex_a72_mpcore_crypto_trm_100097_0003_05_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e7b694016d2907d59402500",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100097/0003/en/pdf/cortex_a72_mpcore_crypto_trm_100097_0003_05_en.pdf",
      "Excerpt" : "For the avoidance of doubt, ARM makes no representation with respect to, and has ... DAMAGES. ... ARM may make changes to this document at any time and without notice. ... ARM Limited.",
      "FirstSentences" : "ARM® Cortex®-A72 MPCore Processor Cryptography Extension Revision: r0p3 Technical Reference Manual Copyright © 2014-2016 ARM. All rights reserved. ARM 100097_0003_05_en ARM® Cortex®-A72 MPCore ..."
    }, {
      "title" : "Programmers Model",
      "uri" : "https://developer.arm.com/documentation/100097/0003/en/programmers-model",
      "printableUri" : "https://developer.arm.com/documentation/100097/0003/en/programmers-model",
      "clickUri" : "https://developer.arm.com/documentation/100097/0003/programmers-model?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100097/0003/en/programmers-model",
      "excerpt" : "Programmers Model This chapter describes the registers of the Cryptography engine and ... It contains the following sections: About the programmers model. Programmers Model Cortex-A72",
      "firstSentences" : "Programmers Model This chapter describes the registers of the Cryptography engine and provides information for programming the engine. It contains the following sections: About the programmers model.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100097/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/100097/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100097/0003/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Cryptography Extension Technical ...",
        "firstSentences" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2014-2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual ",
          "document_number" : "100097",
          "document_version" : "0003",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4809470",
          "sysurihash" : "ukMYludSZpd0jðLm",
          "urihash" : "ukMYludSZpd0jðLm",
          "sysuri" : "https://developer.arm.com/documentation/100097/0003/en",
          "systransactionid" : 864238,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1461869998000,
          "topparentid" : 4809470,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585146176000,
          "sysconcepts" : "Confidential First ; Non-Confidential ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
          "concepts" : "Confidential First ; Non-Confidential ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147748000,
          "permanentid" : "a16bb98eaddf3dd970e462e2032058f0753a939dc1939e11d451fd0a7603",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b694016d2907d594024f2",
          "transactionid" : 864238,
          "title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual ",
          "products" : [ "Cortex-A72" ],
          "date" : 1649147748000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100097:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147748497462887,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4385,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147504833,
          "syssize" : 4385,
          "sysdate" : 1649147748000,
          "haslayout" : "1",
          "topparent" : "4809470",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4809470,
          "content_description" : "This document describes the instructions for the Cortex-A72 Cryptography extensions.",
          "wordcount" : 294,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
          "document_revision" : "05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147748000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100097/0003/?lang=en",
          "modified" : 1637571942000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147748497462887,
          "uri" : "https://developer.arm.com/documentation/100097/0003/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100097/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100097/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100097/0003/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Cryptography Extension Technical ...",
        "FirstSentences" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2014-2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Programmers Model ",
        "document_number" : "100097",
        "document_version" : "0003",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4809470",
        "sysurihash" : "RmZZOwVoFImQ0MsF",
        "urihash" : "RmZZOwVoFImQ0MsF",
        "sysuri" : "https://developer.arm.com/documentation/100097/0003/en/programmers-model",
        "systransactionid" : 864237,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1461869998000,
        "topparentid" : 4809470,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585146176000,
        "sysconcepts" : "engine ; programmers",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
        "attachmentparentid" : 4809470,
        "parentitem" : "5e7b694016d2907d594024f2",
        "concepts" : "engine ; programmers",
        "documenttype" : "html",
        "isattachment" : "4809470",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147722000,
        "permanentid" : "46714c1b1db05541e02ae21dbb9f201d5130928ee7d579fa78a0cf06bd32",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b694016d2907d594024fa",
        "transactionid" : 864237,
        "title" : "Programmers Model ",
        "products" : [ "Cortex-A72" ],
        "date" : 1649147722000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100097:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147722251793371,
        "sysisattachment" : "4809470",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4809470,
        "size" : 228,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100097/0003/programmers-model?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147504833,
        "syssize" : 228,
        "sysdate" : 1649147722000,
        "haslayout" : "1",
        "topparent" : "4809470",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4809470,
        "content_description" : "This document describes the instructions for the Cortex-A72 Cryptography extensions.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147722000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100097/0003/programmers-model?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100097/0003/programmers-model?lang=en",
        "modified" : 1637571942000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147722251793371,
        "uri" : "https://developer.arm.com/documentation/100097/0003/en/programmers-model",
        "syscollection" : "default"
      },
      "Title" : "Programmers Model",
      "Uri" : "https://developer.arm.com/documentation/100097/0003/en/programmers-model",
      "PrintableUri" : "https://developer.arm.com/documentation/100097/0003/en/programmers-model",
      "ClickUri" : "https://developer.arm.com/documentation/100097/0003/programmers-model?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100097/0003/en/programmers-model",
      "Excerpt" : "Programmers Model This chapter describes the registers of the Cryptography engine and ... It contains the following sections: About the programmers model. Programmers Model Cortex-A72",
      "FirstSentences" : "Programmers Model This chapter describes the registers of the Cryptography engine and provides information for programming the engine. It contains the following sections: About the programmers model."
    }, {
      "title" : "About the programmers model",
      "uri" : "https://developer.arm.com/documentation/100097/0003/en/programmers-model/about-the-programmers-model",
      "printableUri" : "https://developer.arm.com/documentation/100097/0003/en/programmers-model/about-the-programmers-model",
      "clickUri" : "https://developer.arm.com/documentation/100097/0003/programmers-model/about-the-programmers-model?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100097/0003/en/programmers-model/about-the-programmers-model",
      "excerpt" : "About the programmers model The Cortex-A72 processor Cryptography engine implements the Cryptography ... This section contains the following subsections: Identifying the cryptography ...",
      "firstSentences" : "About the programmers model The Cortex-A72 processor Cryptography engine implements the Cryptography Extensions described in the ARMv8 architecture. This section contains the following subsections ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100097/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/100097/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100097/0003/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Cryptography Extension Technical ...",
        "firstSentences" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2014-2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual ",
          "document_number" : "100097",
          "document_version" : "0003",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4809470",
          "sysurihash" : "ukMYludSZpd0jðLm",
          "urihash" : "ukMYludSZpd0jðLm",
          "sysuri" : "https://developer.arm.com/documentation/100097/0003/en",
          "systransactionid" : 864238,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1461869998000,
          "topparentid" : 4809470,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585146176000,
          "sysconcepts" : "Confidential First ; Non-Confidential ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
          "concepts" : "Confidential First ; Non-Confidential ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147748000,
          "permanentid" : "a16bb98eaddf3dd970e462e2032058f0753a939dc1939e11d451fd0a7603",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b694016d2907d594024f2",
          "transactionid" : 864238,
          "title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual ",
          "products" : [ "Cortex-A72" ],
          "date" : 1649147748000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100097:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147748497462887,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4385,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147504833,
          "syssize" : 4385,
          "sysdate" : 1649147748000,
          "haslayout" : "1",
          "topparent" : "4809470",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4809470,
          "content_description" : "This document describes the instructions for the Cortex-A72 Cryptography extensions.",
          "wordcount" : 294,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
          "document_revision" : "05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147748000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100097/0003/?lang=en",
          "modified" : 1637571942000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147748497462887,
          "uri" : "https://developer.arm.com/documentation/100097/0003/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100097/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100097/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100097/0003/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Cryptography Extension Technical ...",
        "FirstSentences" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2014-2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About the programmers model ",
        "document_number" : "100097",
        "document_version" : "0003",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4809470",
        "sysurihash" : "RVkIciKO5UwTLDiW",
        "urihash" : "RVkIciKO5UwTLDiW",
        "sysuri" : "https://developer.arm.com/documentation/100097/0003/en/programmers-model/about-the-programmers-model",
        "systransactionid" : 864237,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1461869998000,
        "topparentid" : 4809470,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585146176000,
        "sysconcepts" : "cryptography ; instructions implemented ; ARMv8 architecture ; subsections ; Cortex ; programmers",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
        "attachmentparentid" : 4809470,
        "parentitem" : "5e7b694016d2907d594024f2",
        "concepts" : "cryptography ; instructions implemented ; ARMv8 architecture ; subsections ; Cortex ; programmers",
        "documenttype" : "html",
        "isattachment" : "4809470",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147722000,
        "permanentid" : "5aa4047cdd8ec69dc7f363c7efb40d956349eef2f56b901ea6d41884e47d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b694016d2907d594024fb",
        "transactionid" : 864237,
        "title" : "About the programmers model ",
        "products" : [ "Cortex-A72" ],
        "date" : 1649147722000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100097:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147722221549694,
        "sysisattachment" : "4809470",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4809470,
        "size" : 326,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100097/0003/programmers-model/about-the-programmers-model?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147504833,
        "syssize" : 326,
        "sysdate" : 1649147722000,
        "haslayout" : "1",
        "topparent" : "4809470",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4809470,
        "content_description" : "This document describes the instructions for the Cortex-A72 Cryptography extensions.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147722000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100097/0003/programmers-model/about-the-programmers-model?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100097/0003/programmers-model/about-the-programmers-model?lang=en",
        "modified" : 1637571942000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147722221549694,
        "uri" : "https://developer.arm.com/documentation/100097/0003/en/programmers-model/about-the-programmers-model",
        "syscollection" : "default"
      },
      "Title" : "About the programmers model",
      "Uri" : "https://developer.arm.com/documentation/100097/0003/en/programmers-model/about-the-programmers-model",
      "PrintableUri" : "https://developer.arm.com/documentation/100097/0003/en/programmers-model/about-the-programmers-model",
      "ClickUri" : "https://developer.arm.com/documentation/100097/0003/programmers-model/about-the-programmers-model?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100097/0003/en/programmers-model/about-the-programmers-model",
      "Excerpt" : "About the programmers model The Cortex-A72 processor Cryptography engine implements the Cryptography ... This section contains the following subsections: Identifying the cryptography ...",
      "FirstSentences" : "About the programmers model The Cortex-A72 processor Cryptography engine implements the Cryptography Extensions described in the ARMv8 architecture. This section contains the following subsections ..."
    } ],
    "totalNumberOfChildResults" : 14,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual ",
      "document_number" : "100097",
      "document_version" : "0003",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4809470",
      "sysurihash" : "ukMYludSZpd0jðLm",
      "urihash" : "ukMYludSZpd0jðLm",
      "sysuri" : "https://developer.arm.com/documentation/100097/0003/en",
      "systransactionid" : 864238,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1461869998000,
      "topparentid" : 4809470,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585146176000,
      "sysconcepts" : "Confidential First ; Non-Confidential ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
      "concepts" : "Confidential First ; Non-Confidential ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649147748000,
      "permanentid" : "a16bb98eaddf3dd970e462e2032058f0753a939dc1939e11d451fd0a7603",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7b694016d2907d594024f2",
      "transactionid" : 864238,
      "title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual ",
      "products" : [ "Cortex-A72" ],
      "date" : 1649147748000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100097:0003:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147748497462887,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 4385,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649147504833,
      "syssize" : 4385,
      "sysdate" : 1649147748000,
      "haslayout" : "1",
      "topparent" : "4809470",
      "label_version" : "r0p3",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4809470,
      "content_description" : "This document describes the instructions for the Cortex-A72 Cryptography extensions.",
      "wordcount" : 294,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
      "document_revision" : "05",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147748000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100097/0003/?lang=en",
      "modified" : 1637571942000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147748497462887,
      "uri" : "https://developer.arm.com/documentation/100097/0003/en",
      "syscollection" : "default"
    },
    "Title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100097/0003/en",
    "PrintableUri" : "https://developer.arm.com/documentation/100097/0003/en",
    "ClickUri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100097/0003/en",
    "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Cryptography Extension Technical ...",
    "FirstSentences" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2014-2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
  }, {
    "title" : "About instruction cycle timing",
    "uri" : "https://developer.arm.com/documentation/100511/0401/en/cycle-timings-and-interlock-behavior/about-instruction-cycle-timing",
    "printableUri" : "https://developer.arm.com/documentation/100511/0401/en/cycle-timings-and-interlock-behavior/about-instruction-cycle-timing",
    "clickUri" : "https://developer.arm.com/documentation/100511/0401/cycle-timings-and-interlock-behavior/about-instruction-cycle-timing?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en/cycle-timings-and-interlock-behavior/about-instruction-cycle-timing",
    "excerpt" : "About instruction cycle timing The complexity of the Cortex-A9 processor makes it impossible to calculate ... The timing of an instruction is often affected by other concurrent instructions, ...",
    "firstSentences" : "About instruction cycle timing The complexity of the Cortex-A9 processor makes it impossible to calculate precise timing information manually. The timing of an instruction is often affected by ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Cortex-A9 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100511/0401/en",
      "printableUri" : "https://developer.arm.com/documentation/100511/0401/en",
      "clickUri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "firstSentences" : "ARM Cortex -A9 Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 31 March ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Cortex-A9 Technical Reference Manual ",
        "document_number" : "100511",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3454350",
        "sysurihash" : "7jw7977AmkPolYðA",
        "urihash" : "7jw7977AmkPolYðA",
        "sysuri" : "https://developer.arm.com/documentation/100511/0401/en",
        "systransactionid" : 864319,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1459931619000,
        "topparentid" : 3454350,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585325055000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151588000,
        "permanentid" : "a35a16d97336b3ec52aa1145c7c7254d65ad6cc42d562ec44f00ab6eb312",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e23ffb471823cb9de582b",
        "transactionid" : 864319,
        "title" : "ARM Cortex-A9 Technical Reference Manual ",
        "products" : [ "Cortex-A9 " ],
        "date" : 1649151588000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100511:0401:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151588006093193,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4653,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151481530,
        "syssize" : 4653,
        "sysdate" : 1649151588000,
        "haslayout" : "1",
        "topparent" : "3454350",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3454350,
        "content_description" : "ARM Cortex-A9 Technical Reference Manual (TRM) describes the uniprocessor version of the Cortex-A9 processor including the optional Preload Engine. A guide to the registers, instructions, caches, memory, and memory interfaces.",
        "wordcount" : 312,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "10",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151588000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100511/0401/?lang=en",
        "modified" : 1636368480000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151588006093193,
        "uri" : "https://developer.arm.com/documentation/100511/0401/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A9 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100511/0401/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100511/0401/en",
      "ClickUri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "FirstSentences" : "ARM Cortex -A9 Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 31 March ..."
    },
    "childResults" : [ {
      "title" : "Debug management registers",
      "uri" : "https://developer.arm.com/documentation/100511/0401/en/debug/debug-management-registers",
      "printableUri" : "https://developer.arm.com/documentation/100511/0401/en/debug/debug-management-registers",
      "clickUri" : "https://developer.arm.com/documentation/100511/0401/debug/debug-management-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en/debug/debug-management-registers",
      "excerpt" : "Debug management registers The Debug management registers define the standardized set of registers ... You can access these registers:See the ARM Architecture Reference Manual, ARMv7-A and ...",
      "firstSentences" : "Debug management registers The Debug management registers define the standardized set of registers that is implemented by all CoreSight components. You can access these registers:See the ARM ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A9 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100511/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100511/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "firstSentences" : "ARM Cortex -A9 Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 31 March ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Cortex-A9 Technical Reference Manual ",
          "document_number" : "100511",
          "document_version" : "0401",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3454350",
          "sysurihash" : "7jw7977AmkPolYðA",
          "urihash" : "7jw7977AmkPolYðA",
          "sysuri" : "https://developer.arm.com/documentation/100511/0401/en",
          "systransactionid" : 864319,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1459931619000,
          "topparentid" : 3454350,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585325055000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151588000,
          "permanentid" : "a35a16d97336b3ec52aa1145c7c7254d65ad6cc42d562ec44f00ab6eb312",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e23ffb471823cb9de582b",
          "transactionid" : 864319,
          "title" : "ARM Cortex-A9 Technical Reference Manual ",
          "products" : [ "Cortex-A9 " ],
          "date" : 1649151588000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100511:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151588006093193,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4653,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151481530,
          "syssize" : 4653,
          "sysdate" : 1649151588000,
          "haslayout" : "1",
          "topparent" : "3454350",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3454350,
          "content_description" : "ARM Cortex-A9 Technical Reference Manual (TRM) describes the uniprocessor version of the Cortex-A9 processor including the optional Preload Engine. A guide to the registers, instructions, caches, memory, and memory interfaces.",
          "wordcount" : 312,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "10",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151588000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100511/0401/?lang=en",
          "modified" : 1636368480000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151588006093193,
          "uri" : "https://developer.arm.com/documentation/100511/0401/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A9 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100511/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100511/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "FirstSentences" : "ARM Cortex -A9 Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 31 March ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Debug management registers ",
        "document_number" : "100511",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3454350",
        "sysurihash" : "nzsG2DK3Sk9rPvñ0",
        "urihash" : "nzsG2DK3Sk9rPvñ0",
        "sysuri" : "https://developer.arm.com/documentation/100511/0401/en/debug/debug-management-registers",
        "systransactionid" : 864327,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1459931619000,
        "topparentid" : 3454350,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585325055000,
        "sysconcepts" : "registers ; offset ; ARMv7 ; c7 ; RAZ ; 0xFBC ; c8 ; WI ; Device Type ; Peripheral Identification ; 0xFEC DBGPID ; RO Authentication ; Integration Mode Control ; CP14 interface ; Reference Manual ; CoreSight components",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3454350,
        "parentitem" : "5e7e23ffb471823cb9de582b",
        "concepts" : "registers ; offset ; ARMv7 ; c7 ; RAZ ; 0xFBC ; c8 ; WI ; Device Type ; Peripheral Identification ; 0xFEC DBGPID ; RO Authentication ; Integration Mode Control ; CP14 interface ; Reference Manual ; CoreSight components",
        "documenttype" : "html",
        "isattachment" : "3454350",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649152064000,
        "permanentid" : "ed571ecd26f0eecf940bc302d4893d3649add658c027de2223b0a75a569b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e23ffb471823cb9de58d0",
        "transactionid" : 864327,
        "title" : "Debug management registers ",
        "products" : [ "Cortex-A9 " ],
        "date" : 1649152064000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100511:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649152064100981829,
        "sysisattachment" : "3454350",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3454350,
        "size" : 1528,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100511/0401/debug/debug-management-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151481530,
        "syssize" : 1528,
        "sysdate" : 1649152064000,
        "haslayout" : "1",
        "topparent" : "3454350",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3454350,
        "content_description" : "ARM Cortex-A9 Technical Reference Manual (TRM) describes the uniprocessor version of the Cortex-A9 processor including the optional Preload Engine. A guide to the registers, instructions, caches, memory, and memory interfaces.",
        "wordcount" : 145,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "10",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649152064000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100511/0401/debug/debug-management-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100511/0401/debug/debug-management-registers?lang=en",
        "modified" : 1636368480000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649152064100981829,
        "uri" : "https://developer.arm.com/documentation/100511/0401/en/debug/debug-management-registers",
        "syscollection" : "default"
      },
      "Title" : "Debug management registers",
      "Uri" : "https://developer.arm.com/documentation/100511/0401/en/debug/debug-management-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/100511/0401/en/debug/debug-management-registers",
      "ClickUri" : "https://developer.arm.com/documentation/100511/0401/debug/debug-management-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en/debug/debug-management-registers",
      "Excerpt" : "Debug management registers The Debug management registers define the standardized set of registers ... You can access these registers:See the ARM Architecture Reference Manual, ARMv7-A and ...",
      "FirstSentences" : "Debug management registers The Debug management registers define the standardized set of registers that is implemented by all CoreSight components. You can access these registers:See the ARM ..."
    }, {
      "title" : "Branch instructions",
      "uri" : "https://developer.arm.com/documentation/100511/0401/en/cycle-timings-and-interlock-behavior/branch-instructions",
      "printableUri" : "https://developer.arm.com/documentation/100511/0401/en/cycle-timings-and-interlock-behavior/branch-instructions",
      "clickUri" : "https://developer.arm.com/documentation/100511/0401/cycle-timings-and-interlock-behavior/branch-instructions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en/cycle-timings-and-interlock-behavior/branch-instructions",
      "excerpt" : "Branch instructions Timing characteristics of the branch instructions. Branch instructions to immediate locations do not consume execution unit cycles. ... See Load and store instructions.",
      "firstSentences" : "Branch instructions Timing characteristics of the branch instructions. Branch instructions to immediate locations do not consume execution unit cycles. Data-processing instructions to the PC ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A9 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100511/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100511/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "firstSentences" : "ARM Cortex -A9 Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 31 March ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Cortex-A9 Technical Reference Manual ",
          "document_number" : "100511",
          "document_version" : "0401",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3454350",
          "sysurihash" : "7jw7977AmkPolYðA",
          "urihash" : "7jw7977AmkPolYðA",
          "sysuri" : "https://developer.arm.com/documentation/100511/0401/en",
          "systransactionid" : 864319,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1459931619000,
          "topparentid" : 3454350,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585325055000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151588000,
          "permanentid" : "a35a16d97336b3ec52aa1145c7c7254d65ad6cc42d562ec44f00ab6eb312",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e23ffb471823cb9de582b",
          "transactionid" : 864319,
          "title" : "ARM Cortex-A9 Technical Reference Manual ",
          "products" : [ "Cortex-A9 " ],
          "date" : 1649151588000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100511:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151588006093193,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4653,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151481530,
          "syssize" : 4653,
          "sysdate" : 1649151588000,
          "haslayout" : "1",
          "topparent" : "3454350",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3454350,
          "content_description" : "ARM Cortex-A9 Technical Reference Manual (TRM) describes the uniprocessor version of the Cortex-A9 processor including the optional Preload Engine. A guide to the registers, instructions, caches, memory, and memory interfaces.",
          "wordcount" : 312,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "10",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151588000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100511/0401/?lang=en",
          "modified" : 1636368480000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151588006093193,
          "uri" : "https://developer.arm.com/documentation/100511/0401/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A9 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100511/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100511/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "FirstSentences" : "ARM Cortex -A9 Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 31 March ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Branch instructions ",
        "document_number" : "100511",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3454350",
        "sysurihash" : "W6e3W1KgQ8WySVkU",
        "urihash" : "W6e3W1KgQ8WySVkU",
        "sysuri" : "https://developer.arm.com/documentation/100511/0401/en/cycle-timings-and-interlock-behavior/branch-instructions",
        "systransactionid" : 864327,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1459931619000,
        "topparentid" : 3454350,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585325055000,
        "sysconcepts" : "execution units ; branch instructions ; See Data-processing ; register ; memory system ; immediate locations ; Timing characteristics",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3454350,
        "parentitem" : "5e7e23ffb471823cb9de582b",
        "concepts" : "execution units ; branch instructions ; See Data-processing ; register ; memory system ; immediate locations ; Timing characteristics",
        "documenttype" : "html",
        "isattachment" : "3454350",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649152064000,
        "permanentid" : "56f51c751e9a11184e70b24a7ef337ea1ee7bc76e8a04a37350d371d82d5",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e23ffb471823cb9de5906",
        "transactionid" : 864327,
        "title" : "Branch instructions ",
        "products" : [ "Cortex-A9 " ],
        "date" : 1649152064000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100511:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649152064038966341,
        "sysisattachment" : "3454350",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3454350,
        "size" : 643,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100511/0401/cycle-timings-and-interlock-behavior/branch-instructions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151481530,
        "syssize" : 643,
        "sysdate" : 1649152064000,
        "haslayout" : "1",
        "topparent" : "3454350",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3454350,
        "content_description" : "ARM Cortex-A9 Technical Reference Manual (TRM) describes the uniprocessor version of the Cortex-A9 processor including the optional Preload Engine. A guide to the registers, instructions, caches, memory, and memory interfaces.",
        "wordcount" : 44,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "10",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649152064000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100511/0401/cycle-timings-and-interlock-behavior/branch-instructions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100511/0401/cycle-timings-and-interlock-behavior/branch-instructions?lang=en",
        "modified" : 1636368480000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649152064038966341,
        "uri" : "https://developer.arm.com/documentation/100511/0401/en/cycle-timings-and-interlock-behavior/branch-instructions",
        "syscollection" : "default"
      },
      "Title" : "Branch instructions",
      "Uri" : "https://developer.arm.com/documentation/100511/0401/en/cycle-timings-and-interlock-behavior/branch-instructions",
      "PrintableUri" : "https://developer.arm.com/documentation/100511/0401/en/cycle-timings-and-interlock-behavior/branch-instructions",
      "ClickUri" : "https://developer.arm.com/documentation/100511/0401/cycle-timings-and-interlock-behavior/branch-instructions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en/cycle-timings-and-interlock-behavior/branch-instructions",
      "Excerpt" : "Branch instructions Timing characteristics of the branch instructions. Branch instructions to immediate locations do not consume execution unit cycles. ... See Load and store instructions.",
      "FirstSentences" : "Branch instructions Timing characteristics of the branch instructions. Branch instructions to immediate locations do not consume execution unit cycles. Data-processing instructions to the PC ..."
    }, {
      "title" : "Component Identification Registers",
      "uri" : "https://developer.arm.com/documentation/100511/0401/en/debug/debug-management-registers/component-identification-registers",
      "printableUri" : "https://developer.arm.com/documentation/100511/0401/en/debug/debug-management-registers/component-identification-registers",
      "clickUri" : "https://developer.arm.com/documentation/100511/0401/debug/debug-management-registers/component-identification-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en/debug/debug-management-registers/component-identification-registers",
      "excerpt" : "Component Identification Registers The Component Identification Registers are read-only registers that provide ... The Component Identification Registers are accessible from the Debug APB bus.",
      "firstSentences" : "Component Identification Registers The Component Identification Registers are read-only registers that provide standard information required by all components that conform to the ARM Debug ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A9 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100511/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100511/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "firstSentences" : "ARM Cortex -A9 Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 31 March ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Cortex-A9 Technical Reference Manual ",
          "document_number" : "100511",
          "document_version" : "0401",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3454350",
          "sysurihash" : "7jw7977AmkPolYðA",
          "urihash" : "7jw7977AmkPolYðA",
          "sysuri" : "https://developer.arm.com/documentation/100511/0401/en",
          "systransactionid" : 864319,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1459931619000,
          "topparentid" : 3454350,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585325055000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151588000,
          "permanentid" : "a35a16d97336b3ec52aa1145c7c7254d65ad6cc42d562ec44f00ab6eb312",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e23ffb471823cb9de582b",
          "transactionid" : 864319,
          "title" : "ARM Cortex-A9 Technical Reference Manual ",
          "products" : [ "Cortex-A9 " ],
          "date" : 1649151588000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100511:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151588006093193,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4653,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151481530,
          "syssize" : 4653,
          "sysdate" : 1649151588000,
          "haslayout" : "1",
          "topparent" : "3454350",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3454350,
          "content_description" : "ARM Cortex-A9 Technical Reference Manual (TRM) describes the uniprocessor version of the Cortex-A9 processor including the optional Preload Engine. A guide to the registers, instructions, caches, memory, and memory interfaces.",
          "wordcount" : 312,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "10",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151588000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100511/0401/?lang=en",
          "modified" : 1636368480000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151588006093193,
          "uri" : "https://developer.arm.com/documentation/100511/0401/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A9 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100511/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100511/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "FirstSentences" : "ARM Cortex -A9 Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 31 March ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Component Identification Registers ",
        "document_number" : "100511",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3454350",
        "sysurihash" : "9mqzðUwNSyZkepr8",
        "urihash" : "9mqzðUwNSyZkepr8",
        "sysuri" : "https://developer.arm.com/documentation/100511/0401/en/debug/debug-management-registers/component-identification-registers",
        "systransactionid" : 864327,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1459931619000,
        "topparentid" : 3454350,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585325055000,
        "sysconcepts" : "Component Identification ; registers ; v5 specification ; standard information ; offset ; Read-As-Zero ; ARM",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3454350,
        "parentitem" : "5e7e23ffb471823cb9de582b",
        "concepts" : "Component Identification ; registers ; v5 specification ; standard information ; offset ; Read-As-Zero ; ARM",
        "documenttype" : "html",
        "isattachment" : "3454350",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649152063000,
        "permanentid" : "51fed8249b9d1bb68f9e6811d66c7725c9cf8d7e89644a315d603804cb1e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e23ffb471823cb9de58d2",
        "transactionid" : 864327,
        "title" : "Component Identification Registers ",
        "products" : [ "Cortex-A9 " ],
        "date" : 1649152063000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100511:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649152063309531845,
        "sysisattachment" : "3454350",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3454350,
        "size" : 1079,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100511/0401/debug/debug-management-registers/component-identification-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151481530,
        "syssize" : 1079,
        "sysdate" : 1649152063000,
        "haslayout" : "1",
        "topparent" : "3454350",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3454350,
        "content_description" : "ARM Cortex-A9 Technical Reference Manual (TRM) describes the uniprocessor version of the Cortex-A9 processor including the optional Preload Engine. A guide to the registers, instructions, caches, memory, and memory interfaces.",
        "wordcount" : 84,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "10",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649152063000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100511/0401/debug/debug-management-registers/component-identification-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100511/0401/debug/debug-management-registers/component-identification-registers?lang=en",
        "modified" : 1636368480000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649152063309531845,
        "uri" : "https://developer.arm.com/documentation/100511/0401/en/debug/debug-management-registers/component-identification-registers",
        "syscollection" : "default"
      },
      "Title" : "Component Identification Registers",
      "Uri" : "https://developer.arm.com/documentation/100511/0401/en/debug/debug-management-registers/component-identification-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/100511/0401/en/debug/debug-management-registers/component-identification-registers",
      "ClickUri" : "https://developer.arm.com/documentation/100511/0401/debug/debug-management-registers/component-identification-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en/debug/debug-management-registers/component-identification-registers",
      "Excerpt" : "Component Identification Registers The Component Identification Registers are read-only registers that provide ... The Component Identification Registers are accessible from the Debug APB bus.",
      "FirstSentences" : "Component Identification Registers The Component Identification Registers are read-only registers that provide standard information required by all components that conform to the ARM Debug ..."
    } ],
    "totalNumberOfChildResults" : 172,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "About instruction cycle timing ",
      "document_number" : "100511",
      "document_version" : "0401",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3454350",
      "sysurihash" : "zMZmGCN81yzJ4BeO",
      "urihash" : "zMZmGCN81yzJ4BeO",
      "sysuri" : "https://developer.arm.com/documentation/100511/0401/en/cycle-timings-and-interlock-behavior/about-instruction-cycle-timing",
      "systransactionid" : 864327,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1459931619000,
      "topparentid" : 3454350,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585325055000,
      "sysconcepts" : "instructions ; timing ; system activity ; information manually ; complexity of the Cortex ; scope ; Detailed",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 3454350,
      "parentitem" : "5e7e23ffb471823cb9de582b",
      "concepts" : "instructions ; timing ; system activity ; information manually ; complexity of the Cortex ; scope ; Detailed",
      "documenttype" : "html",
      "isattachment" : "3454350",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649152064000,
      "permanentid" : "efb65db18b70afe7aaffadf0f5308723978850e69bbc9eaf8f670909f81b",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7e23ffb471823cb9de58ff",
      "transactionid" : 864327,
      "title" : "About instruction cycle timing ",
      "products" : [ "Cortex-A9 " ],
      "date" : 1649152064000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100511:0401:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649152064159431966,
      "sysisattachment" : "3454350",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3454350,
      "size" : 498,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100511/0401/cycle-timings-and-interlock-behavior/about-instruction-cycle-timing?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649151481530,
      "syssize" : 498,
      "sysdate" : 1649152064000,
      "haslayout" : "1",
      "topparent" : "3454350",
      "label_version" : "r4p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3454350,
      "content_description" : "ARM Cortex-A9 Technical Reference Manual (TRM) describes the uniprocessor version of the Cortex-A9 processor including the optional Preload Engine. A guide to the registers, instructions, caches, memory, and memory interfaces.",
      "wordcount" : 46,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "document_revision" : "10",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649152064000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100511/0401/cycle-timings-and-interlock-behavior/about-instruction-cycle-timing?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100511/0401/cycle-timings-and-interlock-behavior/about-instruction-cycle-timing?lang=en",
      "modified" : 1636368480000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649152064159431966,
      "uri" : "https://developer.arm.com/documentation/100511/0401/en/cycle-timings-and-interlock-behavior/about-instruction-cycle-timing",
      "syscollection" : "default"
    },
    "Title" : "About instruction cycle timing",
    "Uri" : "https://developer.arm.com/documentation/100511/0401/en/cycle-timings-and-interlock-behavior/about-instruction-cycle-timing",
    "PrintableUri" : "https://developer.arm.com/documentation/100511/0401/en/cycle-timings-and-interlock-behavior/about-instruction-cycle-timing",
    "ClickUri" : "https://developer.arm.com/documentation/100511/0401/cycle-timings-and-interlock-behavior/about-instruction-cycle-timing?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en/cycle-timings-and-interlock-behavior/about-instruction-cycle-timing",
    "Excerpt" : "About instruction cycle timing The complexity of the Cortex-A9 processor makes it impossible to calculate ... The timing of an instruction is often affected by other concurrent instructions, ...",
    "FirstSentences" : "About instruction cycle timing The complexity of the Cortex-A9 processor makes it impossible to calculate precise timing information manually. The timing of an instruction is often affected by ..."
  }, {
    "title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0211/k/en/pdf/DDI0211K_arm1136_r1p5_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0211/k/en/pdf/DDI0211K_arm1136_r1p5_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e4457fd977155116ab118",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0211/k/en/pdf/DDI0211K_arm1136_r1p5_trm.pdf",
    "excerpt" : "Non-Confidential ... Proprietary Notice ... Change ... First Release for r0p0 ... Internal release for r0p1 ... First release for r0p1 ... First release for r0p2 ... Second release for r0p2",
    "firstSentences" : "ARM1136JF-S and ARM1136J-S ... Revision: r1p5 Technical Reference Manual Copyright © 2002-2007, 2009 ARM Limited. All rights reserved. ARM DDI 0211K ii Date December 2002 February 2003 February 2003",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0211/k/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0211/k/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0211/k/en",
      "excerpt" : "All rights reserved. ... The IEEE disclaims any responsibility or liability resulting from the placement and use in the ... ARM1136JF-S and ARM1136J-S Technical Reference Manual Arm11",
      "firstSentences" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual Copyright 2002-2007, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual ",
        "document_number" : "ddi0211",
        "document_version" : "k",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3510180",
        "sysurihash" : "iBZcEGsRtyFbphmC",
        "urihash" : "iBZcEGsRtyFbphmC",
        "sysuri" : "https://developer.arm.com/documentation/ddi0211/k/en",
        "systransactionid" : 864322,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1240093502000,
        "topparentid" : 3510180,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586381905000,
        "sysconcepts" : "proprietary notice ; ARM ; IEEE ; permission ; Minor corrections ; control coprocessor ; ARMv6k features ; described manner ; Boundary-Scan Architecture ; warranties of merchantability ; terms of the agreement ; enhancements ; Non-Confidential ; Confidentiality ; responsibility ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "concepts" : "proprietary notice ; ARM ; IEEE ; permission ; Minor corrections ; control coprocessor ; ARMv6k features ; described manner ; Boundary-Scan Architecture ; warranties of merchantability ; terms of the agreement ; enhancements ; Non-Confidential ; Confidentiality ; responsibility ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151757000,
        "permanentid" : "eea46dd173b0434ca2a6860a61466c9984f8c683f41cbaa048969c6ddcd3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e4451fd977155116aae3d",
        "transactionid" : 864322,
        "title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual ",
        "products" : [ "Arm11" ],
        "date" : 1649151757000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0211:k:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151757188944864,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2871,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151359172,
        "syssize" : 2871,
        "sysdate" : 1649151757000,
        "haslayout" : "1",
        "topparent" : "3510180",
        "label_version" : "r1p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3510180,
        "content_description" : "This document is the Technical Reference Manual for the ARM1136JF-S and ARM1136J-S processors.",
        "wordcount" : 219,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "k",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151757000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0211/k/?lang=en",
        "modified" : 1645013923000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151757188944864,
        "uri" : "https://developer.arm.com/documentation/ddi0211/k/en",
        "syscollection" : "default"
      },
      "Title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0211/k/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0211/k/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0211/k/en",
      "Excerpt" : "All rights reserved. ... The IEEE disclaims any responsibility or liability resulting from the placement and use in the ... ARM1136JF-S and ARM1136J-S Technical Reference Manual Arm11",
      "FirstSentences" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual Copyright 2002-2007, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    },
    "childResults" : [ {
      "title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0211/k/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0211/k/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0211/k/en",
      "excerpt" : "All rights reserved. ... The IEEE disclaims any responsibility or liability resulting from the placement and use in the ... ARM1136JF-S and ARM1136J-S Technical Reference Manual Arm11",
      "firstSentences" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual Copyright 2002-2007, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual ",
        "document_number" : "ddi0211",
        "document_version" : "k",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3510180",
        "sysurihash" : "iBZcEGsRtyFbphmC",
        "urihash" : "iBZcEGsRtyFbphmC",
        "sysuri" : "https://developer.arm.com/documentation/ddi0211/k/en",
        "systransactionid" : 864322,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1240093502000,
        "topparentid" : 3510180,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586381905000,
        "sysconcepts" : "proprietary notice ; ARM ; IEEE ; permission ; Minor corrections ; control coprocessor ; ARMv6k features ; described manner ; Boundary-Scan Architecture ; warranties of merchantability ; terms of the agreement ; enhancements ; Non-Confidential ; Confidentiality ; responsibility ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "concepts" : "proprietary notice ; ARM ; IEEE ; permission ; Minor corrections ; control coprocessor ; ARMv6k features ; described manner ; Boundary-Scan Architecture ; warranties of merchantability ; terms of the agreement ; enhancements ; Non-Confidential ; Confidentiality ; responsibility ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151757000,
        "permanentid" : "eea46dd173b0434ca2a6860a61466c9984f8c683f41cbaa048969c6ddcd3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e4451fd977155116aae3d",
        "transactionid" : 864322,
        "title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual ",
        "products" : [ "Arm11" ],
        "date" : 1649151757000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0211:k:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151757188944864,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2871,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151359172,
        "syssize" : 2871,
        "sysdate" : 1649151757000,
        "haslayout" : "1",
        "topparent" : "3510180",
        "label_version" : "r1p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3510180,
        "content_description" : "This document is the Technical Reference Manual for the ARM1136JF-S and ARM1136J-S processors.",
        "wordcount" : 219,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "k",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151757000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0211/k/?lang=en",
        "modified" : 1645013923000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151757188944864,
        "uri" : "https://developer.arm.com/documentation/ddi0211/k/en",
        "syscollection" : "default"
      },
      "Title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0211/k/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0211/k/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0211/k/en",
      "Excerpt" : "All rights reserved. ... The IEEE disclaims any responsibility or liability resulting from the placement and use in the ... ARM1136JF-S and ARM1136J-S Technical Reference Manual Arm11",
      "FirstSentences" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual Copyright 2002-2007, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    }, {
      "title" : "RFE and SRS instructions",
      "uri" : "https://developer.arm.com/documentation/ddi0211/k/en/cycle-timings-and-interlock-behavior/rfe-and-srs-instructions",
      "printableUri" : "https://developer.arm.com/documentation/ddi0211/k/en/cycle-timings-and-interlock-behavior/rfe-and-srs-instructions",
      "clickUri" : "https://developer.arm.com/documentation/ddi0211/k/cycle-timings-and-interlock-behavior/rfe-and-srs-instructions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0211/k/en/cycle-timings-and-interlock-behavior/rfe-and-srs-instructions",
      "excerpt" : "RFE and SRS instructions This section describes the cycle timing for the RFE and SRS instructions. These instructions return from an exception and save exception return state respectively.",
      "firstSentences" : "RFE and SRS instructions This section describes the cycle timing for the RFE and SRS instructions. These instructions return from an exception and save exception return state respectively. The RFE ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0211/k/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0211/k/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0211/k/en",
        "excerpt" : "All rights reserved. ... The IEEE disclaims any responsibility or liability resulting from the placement and use in the ... ARM1136JF-S and ARM1136J-S Technical Reference Manual Arm11",
        "firstSentences" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual Copyright 2002-2007, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual ",
          "document_number" : "ddi0211",
          "document_version" : "k",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3510180",
          "sysurihash" : "iBZcEGsRtyFbphmC",
          "urihash" : "iBZcEGsRtyFbphmC",
          "sysuri" : "https://developer.arm.com/documentation/ddi0211/k/en",
          "systransactionid" : 864322,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1240093502000,
          "topparentid" : 3510180,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586381905000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; permission ; Minor corrections ; control coprocessor ; ARMv6k features ; described manner ; Boundary-Scan Architecture ; warranties of merchantability ; terms of the agreement ; enhancements ; Non-Confidential ; Confidentiality ; responsibility ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; permission ; Minor corrections ; control coprocessor ; ARMv6k features ; described manner ; Boundary-Scan Architecture ; warranties of merchantability ; terms of the agreement ; enhancements ; Non-Confidential ; Confidentiality ; responsibility ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151757000,
          "permanentid" : "eea46dd173b0434ca2a6860a61466c9984f8c683f41cbaa048969c6ddcd3",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e4451fd977155116aae3d",
          "transactionid" : 864322,
          "title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1649151757000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0211:k:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151757188944864,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2871,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151359172,
          "syssize" : 2871,
          "sysdate" : 1649151757000,
          "haslayout" : "1",
          "topparent" : "3510180",
          "label_version" : "r1p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3510180,
          "content_description" : "This document is the Technical Reference Manual for the ARM1136JF-S and ARM1136J-S processors.",
          "wordcount" : 219,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "k",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151757000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0211/k/?lang=en",
          "modified" : 1645013923000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151757188944864,
          "uri" : "https://developer.arm.com/documentation/ddi0211/k/en",
          "syscollection" : "default"
        },
        "Title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0211/k/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0211/k/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0211/k/en",
        "Excerpt" : "All rights reserved. ... The IEEE disclaims any responsibility or liability resulting from the placement and use in the ... ARM1136JF-S and ARM1136J-S Technical Reference Manual Arm11",
        "FirstSentences" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual Copyright 2002-2007, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "RFE and SRS instructions ",
        "document_number" : "ddi0211",
        "document_version" : "k",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3510180",
        "sysurihash" : "WbtlsM0g9XcCeeij",
        "urihash" : "WbtlsM0g9XcCeeij",
        "sysuri" : "https://developer.arm.com/documentation/ddi0211/k/en/cycle-timings-and-interlock-behavior/rfe-and-srs-instructions",
        "systransactionid" : 864322,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1240093502000,
        "topparentid" : 3510180,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586381905000,
        "sysconcepts" : "instructions ; memory cycles ; RFE ; exception ; timing behavior ; base register ; doubleword alignment ; latency",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3510180,
        "parentitem" : "5e8e4451fd977155116aae3d",
        "concepts" : "instructions ; memory cycles ; RFE ; exception ; timing behavior ; base register ; doubleword alignment ; latency",
        "documenttype" : "html",
        "isattachment" : "3510180",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151757000,
        "permanentid" : "d7d4992e8f4464c5480b3b81083e5a4053c71ea23b21ca235f4cae5f1f28",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e4456fd977155116ab054",
        "transactionid" : 864322,
        "title" : "RFE and SRS instructions ",
        "products" : [ "Arm11" ],
        "date" : 1649151757000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0211:k:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151757158985363,
        "sysisattachment" : "3510180",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3510180,
        "size" : 912,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0211/k/cycle-timings-and-interlock-behavior/rfe-and-srs-instructions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151359110,
        "syssize" : 912,
        "sysdate" : 1649151757000,
        "haslayout" : "1",
        "topparent" : "3510180",
        "label_version" : "r1p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3510180,
        "content_description" : "This document is the Technical Reference Manual for the ARM1136JF-S and ARM1136J-S processors.",
        "wordcount" : 74,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "k",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151757000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0211/k/cycle-timings-and-interlock-behavior/rfe-and-srs-instructions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0211/k/cycle-timings-and-interlock-behavior/rfe-and-srs-instructions?lang=en",
        "modified" : 1645013923000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151757158985363,
        "uri" : "https://developer.arm.com/documentation/ddi0211/k/en/cycle-timings-and-interlock-behavior/rfe-and-srs-instructions",
        "syscollection" : "default"
      },
      "Title" : "RFE and SRS instructions",
      "Uri" : "https://developer.arm.com/documentation/ddi0211/k/en/cycle-timings-and-interlock-behavior/rfe-and-srs-instructions",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0211/k/en/cycle-timings-and-interlock-behavior/rfe-and-srs-instructions",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0211/k/cycle-timings-and-interlock-behavior/rfe-and-srs-instructions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0211/k/en/cycle-timings-and-interlock-behavior/rfe-and-srs-instructions",
      "Excerpt" : "RFE and SRS instructions This section describes the cycle timing for the RFE and SRS instructions. These instructions return from an exception and save exception return state respectively.",
      "FirstSentences" : "RFE and SRS instructions This section describes the cycle timing for the RFE and SRS instructions. These instructions return from an exception and save exception return state respectively. The RFE ..."
    }, {
      "title" : "Reading coprocessor registers",
      "uri" : "https://developer.arm.com/documentation/ddi0211/k/en/debug-test-access-port/debug-sequences/reading-coprocessor-registers",
      "printableUri" : "https://developer.arm.com/documentation/ddi0211/k/en/debug-test-access-port/debug-sequences/reading-coprocessor-registers",
      "clickUri" : "https://developer.arm.com/documentation/ddi0211/k/debug-test-access-port/debug-sequences/reading-coprocessor-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0211/k/en/debug-test-access-port/debug-sequences/reading-coprocessor-registers",
      "excerpt" : "Reading coprocessor registers Load the value into ARM register R0: \\r\\nITRSEL ... ; select the ITR and EXTEST\\r\\n \\r\\nINST MRC px,y,R0,ca,cb,z\\r\\n \\r\\nRTI\\r\\n \\r\\nLOOP\\r\\n \\r\\n INST 0x00000000 ...",
      "firstSentences" : "Reading coprocessor registers Load the value into ARM register R0: \\r\\nITRSEL ; select the ITR and EXTEST\\r\\n \\r\\nINST MRC px,y,R0,ca,cb,z\\r\\n \\r\\nRTI\\r\\n \\r\\nLOOP\\r\\n \\r\\n INST 0x00000000 Ready\\r ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0211/k/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0211/k/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0211/k/en",
        "excerpt" : "All rights reserved. ... The IEEE disclaims any responsibility or liability resulting from the placement and use in the ... ARM1136JF-S and ARM1136J-S Technical Reference Manual Arm11",
        "firstSentences" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual Copyright 2002-2007, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual ",
          "document_number" : "ddi0211",
          "document_version" : "k",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3510180",
          "sysurihash" : "iBZcEGsRtyFbphmC",
          "urihash" : "iBZcEGsRtyFbphmC",
          "sysuri" : "https://developer.arm.com/documentation/ddi0211/k/en",
          "systransactionid" : 864322,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1240093502000,
          "topparentid" : 3510180,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586381905000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; permission ; Minor corrections ; control coprocessor ; ARMv6k features ; described manner ; Boundary-Scan Architecture ; warranties of merchantability ; terms of the agreement ; enhancements ; Non-Confidential ; Confidentiality ; responsibility ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; permission ; Minor corrections ; control coprocessor ; ARMv6k features ; described manner ; Boundary-Scan Architecture ; warranties of merchantability ; terms of the agreement ; enhancements ; Non-Confidential ; Confidentiality ; responsibility ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151757000,
          "permanentid" : "eea46dd173b0434ca2a6860a61466c9984f8c683f41cbaa048969c6ddcd3",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e4451fd977155116aae3d",
          "transactionid" : 864322,
          "title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1649151757000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0211:k:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151757188944864,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2871,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151359172,
          "syssize" : 2871,
          "sysdate" : 1649151757000,
          "haslayout" : "1",
          "topparent" : "3510180",
          "label_version" : "r1p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3510180,
          "content_description" : "This document is the Technical Reference Manual for the ARM1136JF-S and ARM1136J-S processors.",
          "wordcount" : 219,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "k",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151757000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0211/k/?lang=en",
          "modified" : 1645013923000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151757188944864,
          "uri" : "https://developer.arm.com/documentation/ddi0211/k/en",
          "syscollection" : "default"
        },
        "Title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0211/k/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0211/k/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0211/k/en",
        "Excerpt" : "All rights reserved. ... The IEEE disclaims any responsibility or liability resulting from the placement and use in the ... ARM1136JF-S and ARM1136J-S Technical Reference Manual Arm11",
        "FirstSentences" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual Copyright 2002-2007, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Reading coprocessor registers ",
        "document_number" : "ddi0211",
        "document_version" : "k",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3510180",
        "sysurihash" : "AD4H9jpFXFEUgUmt",
        "urihash" : "AD4H9jpFXFEUgUmt",
        "sysuri" : "https://developer.arm.com/documentation/ddi0211/k/en/debug-test-access-port/debug-sequences/reading-coprocessor-registers",
        "systransactionid" : 864322,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1240093502000,
        "topparentid" : 3510180,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586381905000,
        "sysconcepts" : "range R0 ; mode ARM ; standard sequence ; R14 ; instruction ; wait",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3510180,
        "parentitem" : "5e8e4451fd977155116aae3d",
        "concepts" : "range R0 ; mode ARM ; standard sequence ; R14 ; instruction ; wait",
        "documenttype" : "html",
        "isattachment" : "3510180",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151757000,
        "permanentid" : "2428d555047bee66e817d2f4a2c39098698b02151d58e3b958c1ab1a4e01",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e4456fd977155116ab028",
        "transactionid" : 864322,
        "title" : "Reading coprocessor registers ",
        "products" : [ "Arm11" ],
        "date" : 1649151757000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0211:k:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151757091837668,
        "sysisattachment" : "3510180",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3510180,
        "size" : 429,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0211/k/debug-test-access-port/debug-sequences/reading-coprocessor-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151359080,
        "syssize" : 429,
        "sysdate" : 1649151757000,
        "haslayout" : "1",
        "topparent" : "3510180",
        "label_version" : "r1p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3510180,
        "content_description" : "This document is the Technical Reference Manual for the ARM1136JF-S and ARM1136J-S processors.",
        "wordcount" : 46,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "k",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151757000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0211/k/debug-test-access-port/debug-sequences/reading-coprocessor-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0211/k/debug-test-access-port/debug-sequences/reading-coprocessor-registers?lang=en",
        "modified" : 1645013923000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151757091837668,
        "uri" : "https://developer.arm.com/documentation/ddi0211/k/en/debug-test-access-port/debug-sequences/reading-coprocessor-registers",
        "syscollection" : "default"
      },
      "Title" : "Reading coprocessor registers",
      "Uri" : "https://developer.arm.com/documentation/ddi0211/k/en/debug-test-access-port/debug-sequences/reading-coprocessor-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0211/k/en/debug-test-access-port/debug-sequences/reading-coprocessor-registers",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0211/k/debug-test-access-port/debug-sequences/reading-coprocessor-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0211/k/en/debug-test-access-port/debug-sequences/reading-coprocessor-registers",
      "Excerpt" : "Reading coprocessor registers Load the value into ARM register R0: \\r\\nITRSEL ... ; select the ITR and EXTEST\\r\\n \\r\\nINST MRC px,y,R0,ca,cb,z\\r\\n \\r\\nRTI\\r\\n \\r\\nLOOP\\r\\n \\r\\n INST 0x00000000 ...",
      "FirstSentences" : "Reading coprocessor registers Load the value into ARM register R0: \\r\\nITRSEL ; select the ITR and EXTEST\\r\\n \\r\\nINST MRC px,y,R0,ca,cb,z\\r\\n \\r\\nRTI\\r\\n \\r\\nLOOP\\r\\n \\r\\n INST 0x00000000 Ready\\r ..."
    } ],
    "totalNumberOfChildResults" : 572,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual ",
      "document_number" : "ddi0211",
      "document_version" : "k",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3510180",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "fOM3sQ1g95Zz7Eðx",
      "urihash" : "fOM3sQ1g95Zz7Eðx",
      "sysuri" : "https://developer.arm.com/documentation/ddi0211/k/en/pdf/DDI0211K_arm1136_r1p5_trm.pdf",
      "keywords" : "ARM1136JF-S, ARM1136J-S, TRM, macrocell, \"ARM instruction\", Thumb, SIMD, \"virtual memory\", VMSA, MMU, VFP, \"Thumb instruction\"",
      "systransactionid" : 864322,
      "copyright" : "Copyright ©€2002-2007, 2009 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1240093502000,
      "topparentid" : 3510180,
      "numberofpages" : 840,
      "sysconcepts" : "instructions ; ARM1136JF ; registers ; shows ; arrangement ; caches ; unpredictability ; exceptions ; ARM Limited ; attempted accesses ; cores ; controls ; memory ; accesses ; translations ; watchpoints",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
      "attachmentparentid" : 3510180,
      "parentitem" : "5e8e4451fd977155116aae3d",
      "concepts" : "instructions ; ARM1136JF ; registers ; shows ; arrangement ; caches ; unpredictability ; exceptions ; ARM Limited ; attempted accesses ; cores ; controls ; memory ; accesses ; translations ; watchpoints",
      "documenttype" : "pdf",
      "isattachment" : "3510180",
      "sysindexeddate" : 1649151771000,
      "permanentid" : "0a3c04cbf13501a433bb6ab0ce86f2a6964012ce84527b91b633567b71c8",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e4457fd977155116ab118",
      "transactionid" : 864322,
      "title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual ",
      "subject" : "Technical Reference Manual for ARM1136JF-S and ARM1136J-S processors. The processors provide a  virtual memory system (VMSA) with caches and Instruction and Data Memory Management Units (MMUs). They support the ARM and Thumb instruction sets with SIMD DSP instructions, and implement Jazelle technology to provide direct execution of Java bytecodes. The JF-S processor includes A VFP unit. ",
      "date" : 1649151770000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0211:k:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151770913339552,
      "sysisattachment" : "3510180",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3510180,
      "size" : 5197173,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e4457fd977155116ab118",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649151365486,
      "syssubject" : "Technical Reference Manual for ARM1136JF-S and ARM1136J-S processors. The processors provide a  virtual memory system (VMSA) with caches and Instruction and Data Memory Management Units (MMUs). They support the ARM and Thumb instruction sets with SIMD DSP instructions, and implement Jazelle technology to provide direct execution of Java bytecodes. The JF-S processor includes A VFP unit. ",
      "syssize" : 5197173,
      "sysdate" : 1649151770000,
      "topparent" : "3510180",
      "author" : "ARM Limited",
      "label_version" : "r1p5",
      "systopparentid" : 3510180,
      "content_description" : "This document is the Technical Reference Manual for the ARM1136JF-S and ARM1136J-S processors.",
      "wordcount" : 5159,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151771000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e4457fd977155116ab118",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151770913339552,
      "uri" : "https://developer.arm.com/documentation/ddi0211/k/en/pdf/DDI0211K_arm1136_r1p5_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0211/k/en/pdf/DDI0211K_arm1136_r1p5_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0211/k/en/pdf/DDI0211K_arm1136_r1p5_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e4457fd977155116ab118",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0211/k/en/pdf/DDI0211K_arm1136_r1p5_trm.pdf",
    "Excerpt" : "Non-Confidential ... Proprietary Notice ... Change ... First Release for r0p0 ... Internal release for r0p1 ... First release for r0p1 ... First release for r0p2 ... Second release for r0p2",
    "FirstSentences" : "ARM1136JF-S and ARM1136J-S ... Revision: r1p5 Technical Reference Manual Copyright © 2002-2007, 2009 ARM Limited. All rights reserved. ARM DDI 0211K ii Date December 2002 February 2003 February 2003"
  }, {
    "title" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2",
    "uri" : "https://developer.arm.com/documentation/100439/0102/en",
    "printableUri" : "https://developer.arm.com/documentation/100439/0102/en",
    "clickUri" : "https://developer.arm.com/documentation/100439/0102/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100439/0102/en",
    "excerpt" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view.",
    "firstSentences" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view. Arm Cortex-A65 Core Technical Reference Manual ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2",
      "uri" : "https://developer.arm.com/documentation/100439/0102/en/pdf/arm_cortex_a65_trm_100439_0102_00_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/100439/0102/en/pdf/arm_cortex_a65_trm_100439_0102_00_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/601aa0edeee5236980d08d25",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100439/0102/en/pdf/arm_cortex_a65_trm_100439_0102_00_en.pdf",
      "excerpt" : "DAMAGES. ... Agreement shall prevail. The Arm corporate logo and words marked with ® or ™ are registered trademarks or ... All rights reserved. ... Non-Confidential ... 2 LES-PRE-20349",
      "firstSentences" : "Arm® Cortex®-A65 Core Revision: r1p2 Technical Reference Manual Copyright © 2018–2020 Arm Limited or its affiliates. All rights reserved. 100439_0102_00_en Arm® Cortex®-A65 Core Technical ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2",
        "uri" : "https://developer.arm.com/documentation/100439/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/100439/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/100439/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100439/0102/en",
        "excerpt" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view.",
        "firstSentences" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view. Arm Cortex-A65 Core Technical Reference Manual ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2 ",
          "document_number" : "100439",
          "document_version" : "0102",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4466782",
          "sysurihash" : "ð6alfCKtuALWSbW6",
          "urihash" : "ð6alfCKtuALWSbW6",
          "sysuri" : "https://developer.arm.com/documentation/100439/0102/en",
          "systransactionid" : 864319,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1585296445000,
          "topparentid" : 4466782,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1612357869000,
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568" ],
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151596000,
          "permanentid" : "caf5c2861a31f903829027b11ab023a1d48a4d958de1bfb65ad03b59615f",
          "syslanguage" : [ "English" ],
          "itemid" : "601aa0edeee5236980d08d23",
          "transactionid" : 864319,
          "title" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2 ",
          "products" : [ "Cortex-A65" ],
          "date" : 1649151596000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100439:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151596301188902,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 234,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100439/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151437107,
          "syssize" : 234,
          "sysdate" : 1649151596000,
          "haslayout" : "1",
          "topparent" : "4466782",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4466782,
          "content_description" : "This Technical Reference Manual is for the Cortex-A65 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 22,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A65" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151596000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100439/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100439/0102/?lang=en",
          "modified" : 1636365974000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151596301188902,
          "uri" : "https://developer.arm.com/documentation/100439/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2",
        "Uri" : "https://developer.arm.com/documentation/100439/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100439/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/100439/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100439/0102/en",
        "Excerpt" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view.",
        "FirstSentences" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view. Arm Cortex-A65 Core Technical Reference Manual ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2 ",
        "document_number" : "100439",
        "document_version" : "0102",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4466782",
        "sysauthor" : "ARM",
        "sysurihash" : "M5tlGcWcwcGqjx5L",
        "urihash" : "M5tlGcWcwcGqjx5L",
        "sysuri" : "https://developer.arm.com/documentation/100439/0102/en/pdf/arm_cortex_a65_trm_100439_0102_00_en.pdf",
        "keywords" : "Processors, Application Processor, Cortex-A, Cortex-A65",
        "systransactionid" : 864319,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1585296445000,
        "topparentid" : 4466782,
        "numberofpages" : 524,
        "sysconcepts" : "instructions ; registers ; A65 cores ; configuration notes ; interfacing ; functional groups ; assignments ; translations ; arm ; Advanced SIMD ; cores ; reset ; architecture profile ; Specification ETMv4 ; Exception levels ; EL1",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568" ],
        "attachmentparentid" : 4466782,
        "parentitem" : "601aa0edeee5236980d08d23",
        "concepts" : "instructions ; registers ; A65 cores ; configuration notes ; interfacing ; functional groups ; assignments ; translations ; arm ; Advanced SIMD ; cores ; reset ; architecture profile ; Specification ETMv4 ; Exception levels ; EL1",
        "documenttype" : "pdf",
        "isattachment" : "4466782",
        "sysindexeddate" : 1649151596000,
        "permanentid" : "b2b99f64a90eacfc3a691e7be1c9a04c6ac82be68329cb7a7249d6f62b8a",
        "syslanguage" : [ "English" ],
        "itemid" : "601aa0edeee5236980d08d25",
        "transactionid" : 864319,
        "title" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2 ",
        "subject" : "This Technical Reference Manual is for the Cortex®‑A65 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "date" : 1649151595000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100439:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151595566036548,
        "sysisattachment" : "4466782",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4466782,
        "size" : 2168249,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/601aa0edeee5236980d08d25",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151438371,
        "syssubject" : "This Technical Reference Manual is for the Cortex®‑A65 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "syssize" : 2168249,
        "sysdate" : 1649151595000,
        "topparent" : "4466782",
        "author" : "ARM",
        "label_version" : "r1p2",
        "systopparentid" : 4466782,
        "content_description" : "This Technical Reference Manual is for the Cortex-A65 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 4647,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A65" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151596000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/601aa0edeee5236980d08d25",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151595566036548,
        "uri" : "https://developer.arm.com/documentation/100439/0102/en/pdf/arm_cortex_a65_trm_100439_0102_00_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2",
      "Uri" : "https://developer.arm.com/documentation/100439/0102/en/pdf/arm_cortex_a65_trm_100439_0102_00_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/100439/0102/en/pdf/arm_cortex_a65_trm_100439_0102_00_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/601aa0edeee5236980d08d25",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100439/0102/en/pdf/arm_cortex_a65_trm_100439_0102_00_en.pdf",
      "Excerpt" : "DAMAGES. ... Agreement shall prevail. The Arm corporate logo and words marked with ® or ™ are registered trademarks or ... All rights reserved. ... Non-Confidential ... 2 LES-PRE-20349",
      "FirstSentences" : "Arm® Cortex®-A65 Core Revision: r1p2 Technical Reference Manual Copyright © 2018–2020 Arm Limited or its affiliates. All rights reserved. 100439_0102_00_en Arm® Cortex®-A65 Core Technical ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2 ",
      "document_number" : "100439",
      "document_version" : "0102",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4466782",
      "sysurihash" : "ð6alfCKtuALWSbW6",
      "urihash" : "ð6alfCKtuALWSbW6",
      "sysuri" : "https://developer.arm.com/documentation/100439/0102/en",
      "systransactionid" : 864319,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1585296445000,
      "topparentid" : 4466782,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1612357869000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568" ],
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649151596000,
      "permanentid" : "caf5c2861a31f903829027b11ab023a1d48a4d958de1bfb65ad03b59615f",
      "syslanguage" : [ "English" ],
      "itemid" : "601aa0edeee5236980d08d23",
      "transactionid" : 864319,
      "title" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2 ",
      "products" : [ "Cortex-A65" ],
      "date" : 1649151596000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100439:0102:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151596301188902,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 234,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100439/0102/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649151437107,
      "syssize" : 234,
      "sysdate" : 1649151596000,
      "haslayout" : "1",
      "topparent" : "4466782",
      "label_version" : "r1p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4466782,
      "content_description" : "This Technical Reference Manual is for the Cortex-A65 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 22,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A65" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151596000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100439/0102/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100439/0102/?lang=en",
      "modified" : 1636365974000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151596301188902,
      "uri" : "https://developer.arm.com/documentation/100439/0102/en",
      "syscollection" : "default"
    },
    "Title" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2",
    "Uri" : "https://developer.arm.com/documentation/100439/0102/en",
    "PrintableUri" : "https://developer.arm.com/documentation/100439/0102/en",
    "ClickUri" : "https://developer.arm.com/documentation/100439/0102/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100439/0102/en",
    "Excerpt" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view.",
    "FirstSentences" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view. Arm Cortex-A65 Core Technical Reference Manual ..."
  }, {
    "title" : "ARM9TDMI Coprocessor Interface",
    "uri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface",
    "printableUri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface",
    "clickUri" : "https://developer.arm.com/documentation/ddi0168/a/arm9tdmi-coprocessor-interface?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface",
    "excerpt" : "Chapter 4. ARM9TDMI Coprocessor Interface This chapter describes the ARM9TDMI coprocessor interface, and details the following operations: About the coprocessor interface LDC\\/STC MCR\\/MRC ...",
    "firstSentences" : "Chapter 4. ARM9TDMI Coprocessor Interface This chapter describes the ARM9TDMI coprocessor interface, and details the following operations: About the coprocessor interface LDC\\/STC MCR\\/MRC ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM9TDMI Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0168/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0168/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0168/a/en",
      "excerpt" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM9TDMI Technical Reference Manual ",
        "document_number" : "ddi0168",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3496879",
        "sysurihash" : "E8zMGZñxPKv52ovU",
        "urihash" : "E8zMGZñxPKv52ovU",
        "sysuri" : "https://developer.arm.com/documentation/ddi0168/a/en",
        "systransactionid" : 864315,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1191599714000,
        "topparentid" : 3496879,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376790000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151410000,
        "permanentid" : "75e68a0365b7715260d139e890017d2da49f7b7f5978e72f892e88d00fdf",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3056fd977155116a7e1b",
        "transactionid" : 864315,
        "title" : "ARM9TDMI Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1649151410000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0168:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151410949183323,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1757,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151246377,
        "syssize" : 1757,
        "sysdate" : 1649151410000,
        "haslayout" : "1",
        "topparent" : "3496879",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3496879,
        "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
        "wordcount" : 135,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151410000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0168/a/?lang=en",
        "modified" : 1638974776000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151410949183323,
        "uri" : "https://developer.arm.com/documentation/ddi0168/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM9TDMI Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0168/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0168/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0168/a/en",
      "Excerpt" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "About the coprocessor interface",
      "uri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface/about-the-coprocessor-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface/about-the-coprocessor-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0168/a/arm9tdmi-coprocessor-interface/about-the-coprocessor-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface/about-the-coprocessor-interface",
      "excerpt" : "About the coprocessor interface The ARM9TDMI supports the connection of coprocessors. All types of ARM coprocessor instructions are supported. ... About the coprocessor interface Arm9",
      "firstSentences" : "About the coprocessor interface The ARM9TDMI supports the connection of coprocessors. All types of ARM coprocessor instructions are supported. Coprocessors determine the instructions they need to ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0168/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0168/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0168/a/en",
        "excerpt" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM9TDMI Technical Reference Manual ",
          "document_number" : "ddi0168",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3496879",
          "sysurihash" : "E8zMGZñxPKv52ovU",
          "urihash" : "E8zMGZñxPKv52ovU",
          "sysuri" : "https://developer.arm.com/documentation/ddi0168/a/en",
          "systransactionid" : 864315,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1191599714000,
          "topparentid" : 3496879,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376790000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151410000,
          "permanentid" : "75e68a0365b7715260d139e890017d2da49f7b7f5978e72f892e88d00fdf",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3056fd977155116a7e1b",
          "transactionid" : 864315,
          "title" : "ARM9TDMI Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1649151410000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0168:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151410949183323,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1757,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151246377,
          "syssize" : 1757,
          "sysdate" : 1649151410000,
          "haslayout" : "1",
          "topparent" : "3496879",
          "label_version" : "2.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3496879,
          "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
          "wordcount" : 135,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151410000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0168/a/?lang=en",
          "modified" : 1638974776000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151410949183323,
          "uri" : "https://developer.arm.com/documentation/ddi0168/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0168/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0168/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0168/a/en",
        "Excerpt" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About the coprocessor interface ",
        "document_number" : "ddi0168",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3496879",
        "sysurihash" : "NL2fðsEIYm713sYZ",
        "urihash" : "NL2fðsEIYm713sYZ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface/about-the-coprocessor-interface",
        "systransactionid" : 864318,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1191599714000,
        "topparentid" : 3496879,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376790000,
        "sysconcepts" : "coprocessors ; instructions ; pipeline follower ; ARM9TDMI ; ARM ; data buses ; clock phase ; DDIN",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3496879,
        "parentitem" : "5e8e3056fd977155116a7e1b",
        "concepts" : "coprocessors ; instructions ; pipeline follower ; ARM9TDMI ; ARM ; data buses ; clock phase ; DDIN",
        "documenttype" : "html",
        "isattachment" : "3496879",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151559000,
        "permanentid" : "2beab109a1621175c75159277c2cd9386f6c8a97eac4e48a3e2231440287",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3057fd977155116a7e37",
        "transactionid" : 864318,
        "title" : "About the coprocessor interface ",
        "products" : [ "Arm9" ],
        "date" : 1649151556000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0168:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151556850608465,
        "sysisattachment" : "3496879",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3496879,
        "size" : 1212,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0168/a/arm9tdmi-coprocessor-interface/about-the-coprocessor-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151246377,
        "syssize" : 1212,
        "sysdate" : 1649151556000,
        "haslayout" : "1",
        "topparent" : "3496879",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3496879,
        "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
        "wordcount" : 102,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151559000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0168/a/arm9tdmi-coprocessor-interface/about-the-coprocessor-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0168/a/arm9tdmi-coprocessor-interface/about-the-coprocessor-interface?lang=en",
        "modified" : 1638974776000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151556850608465,
        "uri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface/about-the-coprocessor-interface",
        "syscollection" : "default"
      },
      "Title" : "About the coprocessor interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface/about-the-coprocessor-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface/about-the-coprocessor-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0168/a/arm9tdmi-coprocessor-interface/about-the-coprocessor-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface/about-the-coprocessor-interface",
      "Excerpt" : "About the coprocessor interface The ARM9TDMI supports the connection of coprocessors. All types of ARM coprocessor instructions are supported. ... About the coprocessor interface Arm9",
      "FirstSentences" : "About the coprocessor interface The ARM9TDMI supports the connection of coprocessors. All types of ARM coprocessor instructions are supported. Coprocessors determine the instructions they need to ..."
    }, {
      "title" : "ARM9TDMI AC Characteristics",
      "uri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-ac-characteristics",
      "printableUri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-ac-characteristics",
      "clickUri" : "https://developer.arm.com/documentation/ddi0168/a/arm9tdmi-ac-characteristics?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-ac-characteristics",
      "excerpt" : "Chapter 8. ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ARM9TDMI: ARM9TDMI timing diagrams ARM9TDMI ... ARM9TDMI AC Characteristics Arm9",
      "firstSentences" : "Chapter 8. ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ARM9TDMI: ARM9TDMI timing diagrams ARM9TDMI timing parameters. ARM9TDMI AC ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0168/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0168/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0168/a/en",
        "excerpt" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM9TDMI Technical Reference Manual ",
          "document_number" : "ddi0168",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3496879",
          "sysurihash" : "E8zMGZñxPKv52ovU",
          "urihash" : "E8zMGZñxPKv52ovU",
          "sysuri" : "https://developer.arm.com/documentation/ddi0168/a/en",
          "systransactionid" : 864315,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1191599714000,
          "topparentid" : 3496879,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376790000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151410000,
          "permanentid" : "75e68a0365b7715260d139e890017d2da49f7b7f5978e72f892e88d00fdf",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3056fd977155116a7e1b",
          "transactionid" : 864315,
          "title" : "ARM9TDMI Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1649151410000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0168:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151410949183323,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1757,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151246377,
          "syssize" : 1757,
          "sysdate" : 1649151410000,
          "haslayout" : "1",
          "topparent" : "3496879",
          "label_version" : "2.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3496879,
          "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
          "wordcount" : 135,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151410000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0168/a/?lang=en",
          "modified" : 1638974776000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151410949183323,
          "uri" : "https://developer.arm.com/documentation/ddi0168/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0168/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0168/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0168/a/en",
        "Excerpt" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM9TDMI AC Characteristics ",
        "document_number" : "ddi0168",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3496879",
        "sysurihash" : "4poañDe1PQnmYDjo",
        "urihash" : "4poañDe1PQnmYDjo",
        "sysuri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-ac-characteristics",
        "systransactionid" : 864315,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1191599714000,
        "topparentid" : 3496879,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376790000,
        "sysconcepts" : "timing parameters ; AC Characteristics",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3496879,
        "parentitem" : "5e8e3056fd977155116a7e1b",
        "concepts" : "timing parameters ; AC Characteristics",
        "documenttype" : "html",
        "isattachment" : "3496879",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151413000,
        "permanentid" : "a0247adb3f25bb0486f24c6b63d0bfd975223510734143648575fd43dd38",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3057fd977155116a7e80",
        "transactionid" : 864315,
        "title" : "ARM9TDMI AC Characteristics ",
        "products" : [ "Arm9" ],
        "date" : 1649151413000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0168:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151413753436503,
        "sysisattachment" : "3496879",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3496879,
        "size" : 203,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0168/a/arm9tdmi-ac-characteristics?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151246377,
        "syssize" : 203,
        "sysdate" : 1649151413000,
        "haslayout" : "1",
        "topparent" : "3496879",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3496879,
        "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
        "wordcount" : 14,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151413000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0168/a/arm9tdmi-ac-characteristics?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0168/a/arm9tdmi-ac-characteristics?lang=en",
        "modified" : 1638974776000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151413753436503,
        "uri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-ac-characteristics",
        "syscollection" : "default"
      },
      "Title" : "ARM9TDMI AC Characteristics",
      "Uri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-ac-characteristics",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-ac-characteristics",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0168/a/arm9tdmi-ac-characteristics?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-ac-characteristics",
      "Excerpt" : "Chapter 8. ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ARM9TDMI: ARM9TDMI timing diagrams ARM9TDMI ... ARM9TDMI AC Characteristics Arm9",
      "FirstSentences" : "Chapter 8. ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ARM9TDMI: ARM9TDMI timing diagrams ARM9TDMI timing parameters. ARM9TDMI AC ..."
    }, {
      "title" : "ARM9TDMI Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0168/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0168/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0168/a/en",
      "excerpt" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM9TDMI Technical Reference Manual ",
        "document_number" : "ddi0168",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3496879",
        "sysurihash" : "E8zMGZñxPKv52ovU",
        "urihash" : "E8zMGZñxPKv52ovU",
        "sysuri" : "https://developer.arm.com/documentation/ddi0168/a/en",
        "systransactionid" : 864315,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1191599714000,
        "topparentid" : 3496879,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376790000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151410000,
        "permanentid" : "75e68a0365b7715260d139e890017d2da49f7b7f5978e72f892e88d00fdf",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3056fd977155116a7e1b",
        "transactionid" : 864315,
        "title" : "ARM9TDMI Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1649151410000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0168:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151410949183323,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1757,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151246377,
        "syssize" : 1757,
        "sysdate" : 1649151410000,
        "haslayout" : "1",
        "topparent" : "3496879",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3496879,
        "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
        "wordcount" : 135,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151410000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0168/a/?lang=en",
        "modified" : 1638974776000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151410949183323,
        "uri" : "https://developer.arm.com/documentation/ddi0168/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM9TDMI Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0168/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0168/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0168/a/en",
      "Excerpt" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    } ],
    "totalNumberOfChildResults" : 69,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM9TDMI Coprocessor Interface ",
      "document_number" : "ddi0168",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3496879",
      "sysurihash" : "ThqCE3upWXCðW81S",
      "urihash" : "ThqCE3upWXCðW81S",
      "sysuri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface",
      "systransactionid" : 864318,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1191599714000,
      "topparentid" : 3496879,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586376790000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "attachmentparentid" : 3496879,
      "parentitem" : "5e8e3056fd977155116a7e1b",
      "documenttype" : "html",
      "isattachment" : "3496879",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649151561000,
      "permanentid" : "eefb832fa97dcb39ba7bf7cb7fd43658d87c3ebc9f29fa5315af7ff6ba61",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e3057fd977155116a7e36",
      "transactionid" : 864318,
      "title" : "ARM9TDMI Coprocessor Interface ",
      "products" : [ "Arm9" ],
      "date" : 1649151561000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0168:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151561857438829,
      "sysisattachment" : "3496879",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3496879,
      "size" : 317,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0168/a/arm9tdmi-coprocessor-interface?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649151246377,
      "syssize" : 317,
      "sysdate" : 1649151561000,
      "haslayout" : "1",
      "topparent" : "3496879",
      "label_version" : "2.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3496879,
      "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
      "wordcount" : 27,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151561000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0168/a/arm9tdmi-coprocessor-interface?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0168/a/arm9tdmi-coprocessor-interface?lang=en",
      "modified" : 1638974776000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151561857438829,
      "uri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface",
      "syscollection" : "default"
    },
    "Title" : "ARM9TDMI Coprocessor Interface",
    "Uri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0168/a/arm9tdmi-coprocessor-interface?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface",
    "Excerpt" : "Chapter 4. ARM9TDMI Coprocessor Interface This chapter describes the ARM9TDMI coprocessor interface, and details the following operations: About the coprocessor interface LDC\\/STC MCR\\/MRC ...",
    "FirstSentences" : "Chapter 4. ARM9TDMI Coprocessor Interface This chapter describes the ARM9TDMI coprocessor interface, and details the following operations: About the coprocessor interface LDC\\/STC MCR\\/MRC ..."
  }, {
    "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100325/0001/en/pdf/arm_corelink_tzc400_trustzone_address_space_controller_trm_100325_0001_02_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100325/0001/en/pdf/arm_corelink_tzc400_trustzone_address_space_controller_trm_100325_0001_02_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e7dd89ba3736a0d2e86184a",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100325/0001/en/pdf/arm_corelink_tzc400_trustzone_address_space_controller_trm_100325_0001_02_en.pdf",
    "excerpt" : "Date ... DAMAGES. ... ARM may make changes to this document at any time and without notice. ... Copyright © [2013-2015], ARM Limited or its affiliates. All rights reserved. ... 3 Contents",
    "firstSentences" : "ARM® CoreLink™ TZC-400 TrustZone® Address Space Controller Revision: r0p1 Technical Reference Manual Copyright © 2013-2015 ARM. All rights reserved. ARM 100325_0001_02_en ARM® CoreLink™ TZC-400 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100325/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/100325/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100325/0001/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "firstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013-2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
        "document_number" : "100325",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3448920",
        "sysurihash" : "LyNdipOðUoZSñfBQ",
        "urihash" : "LyNdipOðUoZSñfBQ",
        "sysuri" : "https://developer.arm.com/documentation/100325/0001/en",
        "systransactionid" : 864317,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1443448142000,
        "topparentid" : 3448920,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585305755000,
        "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638" ],
        "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151548000,
        "permanentid" : "9a988ac0f19259e557e1c400528acb666b1e5ea65584d656282208733f67",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dd89ba3736a0d2e8617d5",
        "transactionid" : 864317,
        "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
        "products" : [ "TrustZone Controllers" ],
        "date" : 1649151548000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100325:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151548054210142,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4433,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151234990,
        "syssize" : 4433,
        "sysdate" : 1649151548000,
        "haslayout" : "1",
        "topparent" : "3448920",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3448920,
        "content_description" : "This book is for the ARM CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
        "wordcount" : 296,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|TrustZone Controllers", "System IP|System Controllers|TrustZone Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|TrustZone Controllers" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151548000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100325/0001/?lang=en",
        "modified" : 1636124800000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151548054210142,
        "uri" : "https://developer.arm.com/documentation/100325/0001/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100325/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100325/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100325/0001/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "FirstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013-2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    },
    "childResults" : [ {
      "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100325/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/100325/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100325/0001/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "firstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013-2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
        "document_number" : "100325",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3448920",
        "sysurihash" : "LyNdipOðUoZSñfBQ",
        "urihash" : "LyNdipOðUoZSñfBQ",
        "sysuri" : "https://developer.arm.com/documentation/100325/0001/en",
        "systransactionid" : 864317,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1443448142000,
        "topparentid" : 3448920,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585305755000,
        "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638" ],
        "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151548000,
        "permanentid" : "9a988ac0f19259e557e1c400528acb666b1e5ea65584d656282208733f67",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dd89ba3736a0d2e8617d5",
        "transactionid" : 864317,
        "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
        "products" : [ "TrustZone Controllers" ],
        "date" : 1649151548000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100325:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151548054210142,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4433,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151234990,
        "syssize" : 4433,
        "sysdate" : 1649151548000,
        "haslayout" : "1",
        "topparent" : "3448920",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3448920,
        "content_description" : "This book is for the ARM CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
        "wordcount" : 296,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|TrustZone Controllers", "System IP|System Controllers|TrustZone Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|TrustZone Controllers" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151548000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100325/0001/?lang=en",
        "modified" : 1636124800000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151548054210142,
        "uri" : "https://developer.arm.com/documentation/100325/0001/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100325/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100325/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100325/0001/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "FirstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013-2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    }, {
      "title" : "ACE-Lite signals",
      "uri" : "https://developer.arm.com/documentation/100325/0001/en/signal-descriptions/ace-lite-signals",
      "printableUri" : "https://developer.arm.com/documentation/100325/0001/en/signal-descriptions/ace-lite-signals",
      "clickUri" : "https://developer.arm.com/documentation/100325/0001/signal-descriptions/ace-lite-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100325/0001/en/signal-descriptions/ace-lite-signals",
      "excerpt" : "ARLEN<p><x>[7:0] Master Read burst length. ... ARQOS<p><x>[3:0] Master Read QoS. ARREGION<p><x>[3:0] Master Read address region. ARDOMAIN<p><x>[1:0] Master Read domain.",
      "firstSentences" : "ACE-Lite signals You can find the ACE-Lite signals. In this table, is either S for slave interface signals or M for master interface signals, and is the filter unit number. For more information on ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100325/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/100325/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100325/0001/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "firstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013-2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
          "document_number" : "100325",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3448920",
          "sysurihash" : "LyNdipOðUoZSñfBQ",
          "urihash" : "LyNdipOðUoZSñfBQ",
          "sysuri" : "https://developer.arm.com/documentation/100325/0001/en",
          "systransactionid" : 864317,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1443448142000,
          "topparentid" : 3448920,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585305755000,
          "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638" ],
          "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151548000,
          "permanentid" : "9a988ac0f19259e557e1c400528acb666b1e5ea65584d656282208733f67",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dd89ba3736a0d2e8617d5",
          "transactionid" : 864317,
          "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
          "products" : [ "TrustZone Controllers" ],
          "date" : 1649151548000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100325:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151548054210142,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4433,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151234990,
          "syssize" : 4433,
          "sysdate" : 1649151548000,
          "haslayout" : "1",
          "topparent" : "3448920",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3448920,
          "content_description" : "This book is for the ARM CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
          "wordcount" : 296,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|TrustZone Controllers", "System IP|System Controllers|TrustZone Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|TrustZone Controllers" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151548000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100325/0001/?lang=en",
          "modified" : 1636124800000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151548054210142,
          "uri" : "https://developer.arm.com/documentation/100325/0001/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100325/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100325/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100325/0001/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "FirstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013-2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ACE-Lite signals ",
        "document_number" : "100325",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3448920",
        "sysurihash" : "gM8fSkK9wlxkA9M8",
        "urihash" : "gM8fSkK9wlxkA9M8",
        "sysuri" : "https://developer.arm.com/documentation/100325/0001/en/signal-descriptions/ace-lite-signals",
        "systransactionid" : 864317,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1443448142000,
        "topparentid" : 3448920,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585305755000,
        "sysconcepts" : "signals ; master ; ID ; slave ; ADDR ; Protocol Specification ; filter unit ; RDATA",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638" ],
        "attachmentparentid" : 3448920,
        "parentitem" : "5e7dd89ba3736a0d2e8617d5",
        "concepts" : "signals ; master ; ID ; slave ; ADDR ; Protocol Specification ; filter unit ; RDATA",
        "documenttype" : "html",
        "isattachment" : "3448920",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151548000,
        "permanentid" : "12cd21b3809415a0401da01b615a4e3a97c69406206637c65ff3d5261875",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dd89ba3736a0d2e861822",
        "transactionid" : 864317,
        "title" : "ACE-Lite signals ",
        "products" : [ "TrustZone Controllers" ],
        "date" : 1649151548000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100325:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151548018221752,
        "sysisattachment" : "3448920",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3448920,
        "size" : 3472,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100325/0001/signal-descriptions/ace-lite-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151234928,
        "syssize" : 3472,
        "sysdate" : 1649151548000,
        "haslayout" : "1",
        "topparent" : "3448920",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3448920,
        "content_description" : "This book is for the ARM CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
        "wordcount" : 148,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|TrustZone Controllers", "System IP|System Controllers|TrustZone Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|TrustZone Controllers" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151548000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100325/0001/signal-descriptions/ace-lite-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100325/0001/signal-descriptions/ace-lite-signals?lang=en",
        "modified" : 1636124800000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151548018221752,
        "uri" : "https://developer.arm.com/documentation/100325/0001/en/signal-descriptions/ace-lite-signals",
        "syscollection" : "default"
      },
      "Title" : "ACE-Lite signals",
      "Uri" : "https://developer.arm.com/documentation/100325/0001/en/signal-descriptions/ace-lite-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/100325/0001/en/signal-descriptions/ace-lite-signals",
      "ClickUri" : "https://developer.arm.com/documentation/100325/0001/signal-descriptions/ace-lite-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100325/0001/en/signal-descriptions/ace-lite-signals",
      "Excerpt" : "ARLEN<p><x>[7:0] Master Read burst length. ... ARQOS<p><x>[3:0] Master Read QoS. ARREGION<p><x>[3:0] Master Read address region. ARDOMAIN<p><x>[1:0] Master Read domain.",
      "FirstSentences" : "ACE-Lite signals You can find the ACE-Lite signals. In this table, is either S for slave interface signals or M for master interface signals, and is the filter unit number. For more information on ..."
    }, {
      "title" : "Region top address high register",
      "uri" : "https://developer.arm.com/documentation/100325/0001/en/programmers-model/register-descriptions/region-top-address-high-register",
      "printableUri" : "https://developer.arm.com/documentation/100325/0001/en/programmers-model/register-descriptions/region-top-address-high-register",
      "clickUri" : "https://developer.arm.com/documentation/100325/0001/programmers-model/register-descriptions/region-top-address-high-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100325/0001/en/programmers-model/register-descriptions/region-top-address-high-register",
      "excerpt" : "Region top address high register You can find the region top address high register characteristics. Each region has a REGION_TOP_HIGH_<n> register, where is the region number.<n> Purpose ...",
      "firstSentences" : "Region top address high register You can find the region top address high register characteristics. Each region has a REGION_TOP_HIGH_<n> register, where is the region number.<n> Purpose Controls ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100325/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/100325/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100325/0001/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "firstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013-2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
          "document_number" : "100325",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3448920",
          "sysurihash" : "LyNdipOðUoZSñfBQ",
          "urihash" : "LyNdipOðUoZSñfBQ",
          "sysuri" : "https://developer.arm.com/documentation/100325/0001/en",
          "systransactionid" : 864317,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1443448142000,
          "topparentid" : 3448920,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585305755000,
          "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638" ],
          "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151548000,
          "permanentid" : "9a988ac0f19259e557e1c400528acb666b1e5ea65584d656282208733f67",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dd89ba3736a0d2e8617d5",
          "transactionid" : 864317,
          "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
          "products" : [ "TrustZone Controllers" ],
          "date" : 1649151548000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100325:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151548054210142,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4433,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151234990,
          "syssize" : 4433,
          "sysdate" : 1649151548000,
          "haslayout" : "1",
          "topparent" : "3448920",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3448920,
          "content_description" : "This book is for the ARM CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
          "wordcount" : 296,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|TrustZone Controllers", "System IP|System Controllers|TrustZone Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|TrustZone Controllers" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151548000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100325/0001/?lang=en",
          "modified" : 1636124800000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151548054210142,
          "uri" : "https://developer.arm.com/documentation/100325/0001/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100325/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100325/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100325/0001/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "FirstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013-2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Region top address high register ",
        "document_number" : "100325",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3448920",
        "sysurihash" : "BQ0qrQmYvujrskah",
        "urihash" : "BQ0qrQmYvujrskah",
        "sysuri" : "https://developer.arm.com/documentation/100325/0001/en/programmers-model/register-descriptions/region-top-address-high-register",
        "systransactionid" : 864317,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1443448142000,
        "topparentid" : 3448920,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585305755000,
        "sysconcepts" : "high register ; usage constraints ; 0xFFFFFFFF ; configurations ; see note ; assignments ; AXI",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638" ],
        "attachmentparentid" : 3448920,
        "parentitem" : "5e7dd89ba3736a0d2e8617d5",
        "concepts" : "high register ; usage constraints ; 0xFFFFFFFF ; configurations ; see note ; assignments ; AXI",
        "documenttype" : "html",
        "isattachment" : "3448920",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151547000,
        "permanentid" : "a8809b1e8c1e6898293c0bca888df19683b42079b1152a6b5cbb6495d95e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dd89ba3736a0d2e86180f",
        "transactionid" : 864317,
        "title" : "Region top address high register ",
        "products" : [ "TrustZone Controllers" ],
        "date" : 1649151547000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100325:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151547985025046,
        "sysisattachment" : "3448920",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3448920,
        "size" : 1192,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100325/0001/programmers-model/register-descriptions/region-top-address-high-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151234928,
        "syssize" : 1192,
        "sysdate" : 1649151547000,
        "haslayout" : "1",
        "topparent" : "3448920",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3448920,
        "content_description" : "This book is for the ARM CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
        "wordcount" : 74,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|TrustZone Controllers", "System IP|System Controllers|TrustZone Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|TrustZone Controllers" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151547000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100325/0001/programmers-model/register-descriptions/region-top-address-high-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100325/0001/programmers-model/register-descriptions/region-top-address-high-register?lang=en",
        "modified" : 1636124800000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151547985025046,
        "uri" : "https://developer.arm.com/documentation/100325/0001/en/programmers-model/register-descriptions/region-top-address-high-register",
        "syscollection" : "default"
      },
      "Title" : "Region top address high register",
      "Uri" : "https://developer.arm.com/documentation/100325/0001/en/programmers-model/register-descriptions/region-top-address-high-register",
      "PrintableUri" : "https://developer.arm.com/documentation/100325/0001/en/programmers-model/register-descriptions/region-top-address-high-register",
      "ClickUri" : "https://developer.arm.com/documentation/100325/0001/programmers-model/register-descriptions/region-top-address-high-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100325/0001/en/programmers-model/register-descriptions/region-top-address-high-register",
      "Excerpt" : "Region top address high register You can find the region top address high register characteristics. Each region has a REGION_TOP_HIGH_<n> register, where is the region number.<n> Purpose ...",
      "FirstSentences" : "Region top address high register You can find the region top address high register characteristics. Each region has a REGION_TOP_HIGH_<n> register, where is the region number.<n> Purpose Controls ..."
    } ],
    "totalNumberOfChildResults" : 79,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
      "document_number" : "100325",
      "document_version" : "0001",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3448920",
      "sysauthor" : "ARM",
      "sysurihash" : "m7ZoIs52yYQpLNjF",
      "urihash" : "m7ZoIs52yYQpLNjF",
      "sysuri" : "https://developer.arm.com/documentation/100325/0001/en/pdf/arm_corelink_tzc400_trustzone_address_space_controller_trm_100325_0001_02_en.pdf",
      "keywords" : "Controllers, CoreLink 400, TrustZone, AMBA",
      "systransactionid" : 864317,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1443448142000,
      "topparentid" : 3448920,
      "numberofpages" : 80,
      "sysconcepts" : "filter units ; transactions ; accesses ; functionality ; fast path ; Related references ; gate keeper ; usage constraints ; assignments ; acceptance capability ; AXI low-power ; clocks ; virtual networks ; slave interfaces ; security ; reads",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638" ],
      "attachmentparentid" : 3448920,
      "parentitem" : "5e7dd89ba3736a0d2e8617d5",
      "concepts" : "filter units ; transactions ; accesses ; functionality ; fast path ; Related references ; gate keeper ; usage constraints ; assignments ; acceptance capability ; AXI low-power ; clocks ; virtual networks ; slave interfaces ; security ; reads",
      "documenttype" : "pdf",
      "isattachment" : "3448920",
      "sysindexeddate" : 1649151548000,
      "permanentid" : "7fe9c73cb917c7ca833f3ccbe53a687c13c2a23eca52facdde954a7dbee8",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7dd89ba3736a0d2e86184a",
      "transactionid" : 864317,
      "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
      "subject" : "This book is for the ARM® CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
      "date" : 1649151548000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100325:0001:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151548850382977,
      "sysisattachment" : "3448920",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3448920,
      "size" : 652227,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e7dd89ba3736a0d2e86184a",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649151236618,
      "syssubject" : "This book is for the ARM® CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
      "syssize" : 652227,
      "sysdate" : 1649151548000,
      "topparent" : "3448920",
      "author" : "ARM",
      "label_version" : "r0p1",
      "systopparentid" : 3448920,
      "content_description" : "This book is for the ARM CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
      "wordcount" : 1656,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|TrustZone Controllers", "System IP|System Controllers|TrustZone Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|TrustZone Controllers" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151548000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e7dd89ba3736a0d2e86184a",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151548850382977,
      "uri" : "https://developer.arm.com/documentation/100325/0001/en/pdf/arm_corelink_tzc400_trustzone_address_space_controller_trm_100325_0001_02_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100325/0001/en/pdf/arm_corelink_tzc400_trustzone_address_space_controller_trm_100325_0001_02_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100325/0001/en/pdf/arm_corelink_tzc400_trustzone_address_space_controller_trm_100325_0001_02_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e7dd89ba3736a0d2e86184a",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100325/0001/en/pdf/arm_corelink_tzc400_trustzone_address_space_controller_trm_100325_0001_02_en.pdf",
    "Excerpt" : "Date ... DAMAGES. ... ARM may make changes to this document at any time and without notice. ... Copyright © [2013-2015], ARM Limited or its affiliates. All rights reserved. ... 3 Contents",
    "FirstSentences" : "ARM® CoreLink™ TZC-400 TrustZone® Address Space Controller Revision: r0p1 Technical Reference Manual Copyright © 2013-2015 ARM. All rights reserved. ARM 100325_0001_02_en ARM® CoreLink™ TZC-400 ..."
  }, {
    "title" : "AXI master interface",
    "uri" : "https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/AXI-master-interface",
    "printableUri" : "https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/AXI-master-interface",
    "clickUri" : "https://developer.arm.com/documentation/ddi0461/b/Functional-Description/Functional-interfaces/AXI-master-interface?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/AXI-master-interface",
    "excerpt" : "AXI master interface In ETR configuration, the AXI master interface takes the place of the memory ... The AXI master interface has the following properties: all transfers are the full width of ...",
    "firstSentences" : "AXI master interface In ETR configuration, the AXI master interface takes the place of the memory interface used in ETB and ETF configurations. The AXI master interface has the following ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreSight Trace Memory Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0461/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0461/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0461/b/en",
      "excerpt" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreSight Trace Memory Controller Technical Reference Manual ",
        "document_number" : "ddi0461",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3536450",
        "sysurihash" : "4kBQCQj0dMm2Nyz4",
        "urihash" : "4kBQCQj0dMm2Nyz4",
        "sysuri" : "https://developer.arm.com/documentation/ddi0461/b/en",
        "systransactionid" : 864315,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1293915912000,
        "topparentid" : 3536450,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594908888000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151396000,
        "permanentid" : "462b7f5932e4c0d93d3605d6dece639fc52c81e333928e41da68561fd34d",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1060d80daa596235e7aa59",
        "transactionid" : 864315,
        "title" : "CoreSight Trace Memory Controller Technical Reference Manual ",
        "products" : [ "Trace Memory Controller" ],
        "date" : 1649151396000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0461:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151396936773091,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1881,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151025734,
        "syssize" : 1881,
        "sysdate" : 1649151396000,
        "haslayout" : "1",
        "topparent" : "3536450",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3536450,
        "content_description" : "This book is for CoreSight Trace Memory Controller (TMC).",
        "wordcount" : 142,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller", "CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151396000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0461/b/?lang=en",
        "modified" : 1639132260000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151396936773091,
        "uri" : "https://developer.arm.com/documentation/ddi0461/b/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight Trace Memory Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0461/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0461/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0461/b/en",
      "Excerpt" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    },
    "childResults" : [ {
      "title" : "CoreSight Trace Memory Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0461/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0461/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0461/b/en",
      "excerpt" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreSight Trace Memory Controller Technical Reference Manual ",
        "document_number" : "ddi0461",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3536450",
        "sysurihash" : "4kBQCQj0dMm2Nyz4",
        "urihash" : "4kBQCQj0dMm2Nyz4",
        "sysuri" : "https://developer.arm.com/documentation/ddi0461/b/en",
        "systransactionid" : 864315,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1293915912000,
        "topparentid" : 3536450,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594908888000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151396000,
        "permanentid" : "462b7f5932e4c0d93d3605d6dece639fc52c81e333928e41da68561fd34d",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1060d80daa596235e7aa59",
        "transactionid" : 864315,
        "title" : "CoreSight Trace Memory Controller Technical Reference Manual ",
        "products" : [ "Trace Memory Controller" ],
        "date" : 1649151396000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0461:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151396936773091,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1881,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151025734,
        "syssize" : 1881,
        "sysdate" : 1649151396000,
        "haslayout" : "1",
        "topparent" : "3536450",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3536450,
        "content_description" : "This book is for CoreSight Trace Memory Controller (TMC).",
        "wordcount" : 142,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller", "CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151396000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0461/b/?lang=en",
        "modified" : 1639132260000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151396936773091,
        "uri" : "https://developer.arm.com/documentation/ddi0461/b/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight Trace Memory Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0461/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0461/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0461/b/en",
      "Excerpt" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    }, {
      "title" : "Features of TMC",
      "uri" : "https://developer.arm.com/documentation/ddi0461/b/en/Introduction/Features-of-TMC",
      "printableUri" : "https://developer.arm.com/documentation/ddi0461/b/en/Introduction/Features-of-TMC",
      "clickUri" : "https://developer.arm.com/documentation/ddi0461/b/Introduction/Features-of-TMC?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0461/b/en/Introduction/Features-of-TMC",
      "excerpt" : "Features of TMC The TMC provides the following features: Configurable parameters Backward-compatible Connections to the CTI Scatter-gather table ... Features of TMC Trace Memory Controller",
      "firstSentences" : "Features of TMC The TMC provides the following features: Configurable parameters Backward-compatible Connections to the CTI Scatter-gather table Buffer drain over ATB Synchronization request AXI ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight Trace Memory Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0461/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0461/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0461/b/en",
        "excerpt" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight Trace Memory Controller Technical Reference Manual ",
          "document_number" : "ddi0461",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3536450",
          "sysurihash" : "4kBQCQj0dMm2Nyz4",
          "urihash" : "4kBQCQj0dMm2Nyz4",
          "sysuri" : "https://developer.arm.com/documentation/ddi0461/b/en",
          "systransactionid" : 864315,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1293915912000,
          "topparentid" : 3536450,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594908888000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151396000,
          "permanentid" : "462b7f5932e4c0d93d3605d6dece639fc52c81e333928e41da68561fd34d",
          "syslanguage" : [ "English" ],
          "itemid" : "5f1060d80daa596235e7aa59",
          "transactionid" : 864315,
          "title" : "CoreSight Trace Memory Controller Technical Reference Manual ",
          "products" : [ "Trace Memory Controller" ],
          "date" : 1649151396000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0461:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151396936773091,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1881,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151025734,
          "syssize" : 1881,
          "sysdate" : 1649151396000,
          "haslayout" : "1",
          "topparent" : "3536450",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3536450,
          "content_description" : "This book is for CoreSight Trace Memory Controller (TMC).",
          "wordcount" : 142,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller", "CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151396000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0461/b/?lang=en",
          "modified" : 1639132260000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151396936773091,
          "uri" : "https://developer.arm.com/documentation/ddi0461/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight Trace Memory Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0461/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0461/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0461/b/en",
        "Excerpt" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Features of TMC ",
        "document_number" : "ddi0461",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3536450",
        "sysurihash" : "NO8SpuNmvapy5W9M",
        "urihash" : "NO8SpuNmvapy5W9M",
        "sysuri" : "https://developer.arm.com/documentation/ddi0461/b/en/Introduction/Features-of-TMC",
        "systransactionid" : 864315,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1293915912000,
        "topparentid" : 3536450,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594908888000,
        "sysconcepts" : "features ; Integration registers ; CTI Scatter-gather ; Backward-compatible Connections ; Buffer",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665" ],
        "attachmentparentid" : 3536450,
        "parentitem" : "5f1060d80daa596235e7aa59",
        "concepts" : "features ; Integration registers ; CTI Scatter-gather ; Backward-compatible Connections ; Buffer",
        "documenttype" : "html",
        "isattachment" : "3536450",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151396000,
        "permanentid" : "fee277db22e261c5d9f4f11c0b88c0b91ce6fef7046dfb0b577174b302a0",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1060d90daa596235e7aa93",
        "transactionid" : 864315,
        "title" : "Features of TMC ",
        "products" : [ "Trace Memory Controller" ],
        "date" : 1649151396000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0461:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151396907507738,
        "sysisattachment" : "3536450",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3536450,
        "size" : 274,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0461/b/Introduction/Features-of-TMC?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151025703,
        "syssize" : 274,
        "sysdate" : 1649151396000,
        "haslayout" : "1",
        "topparent" : "3536450",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3536450,
        "content_description" : "This book is for CoreSight Trace Memory Controller (TMC).",
        "wordcount" : 30,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller", "CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151396000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0461/b/Introduction/Features-of-TMC?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0461/b/Introduction/Features-of-TMC?lang=en",
        "modified" : 1639132260000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151396907507738,
        "uri" : "https://developer.arm.com/documentation/ddi0461/b/en/Introduction/Features-of-TMC",
        "syscollection" : "default"
      },
      "Title" : "Features of TMC",
      "Uri" : "https://developer.arm.com/documentation/ddi0461/b/en/Introduction/Features-of-TMC",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0461/b/en/Introduction/Features-of-TMC",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0461/b/Introduction/Features-of-TMC?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0461/b/en/Introduction/Features-of-TMC",
      "Excerpt" : "Features of TMC The TMC provides the following features: Configurable parameters Backward-compatible Connections to the CTI Scatter-gather table ... Features of TMC Trace Memory Controller",
      "FirstSentences" : "Features of TMC The TMC provides the following features: Configurable parameters Backward-compatible Connections to the CTI Scatter-gather table Buffer drain over ATB Synchronization request AXI ..."
    }, {
      "title" : "APB slave interface",
      "uri" : "https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/APB-slave-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/APB-slave-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0461/b/Functional-Description/Functional-interfaces/APB-slave-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/APB-slave-interface",
      "excerpt" : "APB slave interface An APB slave interface is used for accessing the TMC registers. APB slave interface Trace Memory Controller",
      "firstSentences" : "APB slave interface An APB slave interface is used for accessing the TMC registers. APB slave interface Trace Memory Controller",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight Trace Memory Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0461/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0461/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0461/b/en",
        "excerpt" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight Trace Memory Controller Technical Reference Manual ",
          "document_number" : "ddi0461",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3536450",
          "sysurihash" : "4kBQCQj0dMm2Nyz4",
          "urihash" : "4kBQCQj0dMm2Nyz4",
          "sysuri" : "https://developer.arm.com/documentation/ddi0461/b/en",
          "systransactionid" : 864315,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1293915912000,
          "topparentid" : 3536450,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594908888000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151396000,
          "permanentid" : "462b7f5932e4c0d93d3605d6dece639fc52c81e333928e41da68561fd34d",
          "syslanguage" : [ "English" ],
          "itemid" : "5f1060d80daa596235e7aa59",
          "transactionid" : 864315,
          "title" : "CoreSight Trace Memory Controller Technical Reference Manual ",
          "products" : [ "Trace Memory Controller" ],
          "date" : 1649151396000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0461:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151396936773091,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1881,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151025734,
          "syssize" : 1881,
          "sysdate" : 1649151396000,
          "haslayout" : "1",
          "topparent" : "3536450",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3536450,
          "content_description" : "This book is for CoreSight Trace Memory Controller (TMC).",
          "wordcount" : 142,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller", "CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151396000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0461/b/?lang=en",
          "modified" : 1639132260000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151396936773091,
          "uri" : "https://developer.arm.com/documentation/ddi0461/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight Trace Memory Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0461/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0461/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0461/b/en",
        "Excerpt" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "APB slave interface ",
        "document_number" : "ddi0461",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3536450",
        "sysurihash" : "Uov4tT4ATVcwtbXT",
        "urihash" : "Uov4tT4ATVcwtbXT",
        "sysuri" : "https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/APB-slave-interface",
        "systransactionid" : 864315,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1293915912000,
        "topparentid" : 3536450,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594908888000,
        "sysconcepts" : "slave interface ; registers",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665" ],
        "attachmentparentid" : 3536450,
        "parentitem" : "5f1060d80daa596235e7aa59",
        "concepts" : "slave interface ; registers",
        "documenttype" : "html",
        "isattachment" : "3536450",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151396000,
        "permanentid" : "89981b12b1ba0c4c3bfc42407ea6d70c864ded0aaa01d5edf31a0efde1d4",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1060d90daa596235e7aab4",
        "transactionid" : 864315,
        "title" : "APB slave interface ",
        "products" : [ "Trace Memory Controller" ],
        "date" : 1649151396000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0461:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151396879299243,
        "sysisattachment" : "3536450",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3536450,
        "size" : 127,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0461/b/Functional-Description/Functional-interfaces/APB-slave-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151025734,
        "syssize" : 127,
        "sysdate" : 1649151396000,
        "haslayout" : "1",
        "topparent" : "3536450",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3536450,
        "content_description" : "This book is for CoreSight Trace Memory Controller (TMC).",
        "wordcount" : 14,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller", "CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151396000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0461/b/Functional-Description/Functional-interfaces/APB-slave-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0461/b/Functional-Description/Functional-interfaces/APB-slave-interface?lang=en",
        "modified" : 1639132260000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151396879299243,
        "uri" : "https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/APB-slave-interface",
        "syscollection" : "default"
      },
      "Title" : "APB slave interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/APB-slave-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/APB-slave-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0461/b/Functional-Description/Functional-interfaces/APB-slave-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/APB-slave-interface",
      "Excerpt" : "APB slave interface An APB slave interface is used for accessing the TMC registers. APB slave interface Trace Memory Controller",
      "FirstSentences" : "APB slave interface An APB slave interface is used for accessing the TMC registers. APB slave interface Trace Memory Controller"
    } ],
    "totalNumberOfChildResults" : 139,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AXI master interface ",
      "document_number" : "ddi0461",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3536450",
      "sysurihash" : "G1hwCFyiur8nrYjb",
      "urihash" : "G1hwCFyiur8nrYjb",
      "sysuri" : "https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/AXI-master-interface",
      "systransactionid" : 864315,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1293915912000,
      "topparentid" : 3536450,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1594908888000,
      "sysconcepts" : "master interface ; bursts ; transfers ; configurations ; error condition ; data bus ; debugger ; transactions ; outstanding",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665" ],
      "attachmentparentid" : 3536450,
      "parentitem" : "5f1060d80daa596235e7aa59",
      "concepts" : "master interface ; bursts ; transfers ; configurations ; error condition ; data bus ; debugger ; transactions ; outstanding",
      "documenttype" : "html",
      "isattachment" : "3536450",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649151396000,
      "permanentid" : "f29611a932fb90a6b81370334eb89449b7cea3a30a3885183421b3d29fc8",
      "syslanguage" : [ "English" ],
      "itemid" : "5f1060d90daa596235e7aaa5",
      "transactionid" : 864315,
      "title" : "AXI master interface ",
      "products" : [ "Trace Memory Controller" ],
      "date" : 1649151396000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0461:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151396972417831,
      "sysisattachment" : "3536450",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3536450,
      "size" : 831,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0461/b/Functional-Description/Functional-interfaces/AXI-master-interface?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649151025734,
      "syssize" : 831,
      "sysdate" : 1649151396000,
      "haslayout" : "1",
      "topparent" : "3536450",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3536450,
      "content_description" : "This book is for CoreSight Trace Memory Controller (TMC).",
      "wordcount" : 80,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller", "CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151396000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0461/b/Functional-Description/Functional-interfaces/AXI-master-interface?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0461/b/Functional-Description/Functional-interfaces/AXI-master-interface?lang=en",
      "modified" : 1639132260000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151396972417831,
      "uri" : "https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/AXI-master-interface",
      "syscollection" : "default"
    },
    "Title" : "AXI master interface",
    "Uri" : "https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/AXI-master-interface",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/AXI-master-interface",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0461/b/Functional-Description/Functional-interfaces/AXI-master-interface?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/AXI-master-interface",
    "Excerpt" : "AXI master interface In ETR configuration, the AXI master interface takes the place of the memory ... The AXI master interface has the following properties: all transfers are the full width of ...",
    "FirstSentences" : "AXI master interface In ETR configuration, the AXI master interface takes the place of the memory interface used in ETB and ETF configurations. The AXI master interface has the following ..."
  }, {
    "title" : "About the Cortex-A7 FPU",
    "uri" : "https://developer.arm.com/documentation/ddi0463/f/en/introduction/about-the-cortex-a7-fpu",
    "printableUri" : "https://developer.arm.com/documentation/ddi0463/f/en/introduction/about-the-cortex-a7-fpu",
    "clickUri" : "https://developer.arm.com/documentation/ddi0463/f/introduction/about-the-cortex-a7-fpu?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0463/f/en/introduction/about-the-cortex-a7-fpu",
    "excerpt" : "It provides conversions between 16-bit, 32-bit, and 64-bit floating-point formats and ARM integer word ... ARMv7 deprecates the use of VFP vector mode. ... About the Cortex-A7 FPU Cortex-A7",
    "firstSentences" : "About the Cortex-A7 FPU The Cortex-A7 FPU is a VFPv4-D16 implementation of the ARMv7 floating-point architecture. It provides low-cost high performance floating-point computation. The Cortex-A7 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0463/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0463/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0463/f/en",
      "excerpt" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cortex-A7 Floating-Point Unit Technical Reference Manual ",
        "document_number" : "ddi0463",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4866132",
        "sysurihash" : "LtnIJ79b8uoP2xYU",
        "urihash" : "LtnIJ79b8uoP2xYU",
        "sysuri" : "https://developer.arm.com/documentation/ddi0463/f/en",
        "systransactionid" : 864309,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1368311588000,
        "topparentid" : 4866132,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586431941000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151107000,
        "permanentid" : "1397ea63e8ac114cfe78865b66916ff4c48131497e1122f9fff025c541b8",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f07c588295d1e18d3b580",
        "transactionid" : 864309,
        "title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual ",
        "products" : [ "Cortex-A7" ],
        "date" : 1649151107000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0463:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151107930027074,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2064,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151005310,
        "syssize" : 2064,
        "sysdate" : 1649151107000,
        "haslayout" : "1",
        "topparent" : "4866132",
        "label_version" : "r0p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4866132,
        "content_description" : "This book is for the Cortex-A7 Floating-Point Unit (FPU) and describes the external functionality of the FPU.",
        "wordcount" : 159,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A7" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151107000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0463/f/?lang=en",
        "modified" : 1639132486000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151107930027074,
        "uri" : "https://developer.arm.com/documentation/ddi0463/f/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0463/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0463/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0463/f/en",
      "Excerpt" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    },
    "childResults" : [ {
      "title" : "Applications",
      "uri" : "https://developer.arm.com/documentation/ddi0463/f/en/introduction/applications",
      "printableUri" : "https://developer.arm.com/documentation/ddi0463/f/en/introduction/applications",
      "clickUri" : "https://developer.arm.com/documentation/ddi0463/f/introduction/applications?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0463/f/en/introduction/applications",
      "excerpt" : "Applications The Cortex-A7 FPU provides floating-point computation suitable for a wide spectrum of applications such as: ... Games machines for three-dimensional graphics and digital audio.",
      "firstSentences" : "Applications The Cortex-A7 FPU provides floating-point computation suitable for a wide spectrum of applications such as: Personal digital assistants and smartphones for graphics, voice compression ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0463/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0463/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0463/f/en",
        "excerpt" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Cortex-A7 Floating-Point Unit Technical Reference Manual ",
          "document_number" : "ddi0463",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4866132",
          "sysurihash" : "LtnIJ79b8uoP2xYU",
          "urihash" : "LtnIJ79b8uoP2xYU",
          "sysuri" : "https://developer.arm.com/documentation/ddi0463/f/en",
          "systransactionid" : 864309,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1368311588000,
          "topparentid" : 4866132,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586431941000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151107000,
          "permanentid" : "1397ea63e8ac114cfe78865b66916ff4c48131497e1122f9fff025c541b8",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f07c588295d1e18d3b580",
          "transactionid" : 864309,
          "title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual ",
          "products" : [ "Cortex-A7" ],
          "date" : 1649151107000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0463:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151107930027074,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2064,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151005310,
          "syssize" : 2064,
          "sysdate" : 1649151107000,
          "haslayout" : "1",
          "topparent" : "4866132",
          "label_version" : "r0p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4866132,
          "content_description" : "This book is for the Cortex-A7 Floating-Point Unit (FPU) and describes the external functionality of the FPU.",
          "wordcount" : 159,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A7" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151107000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0463/f/?lang=en",
          "modified" : 1639132486000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151107930027074,
          "uri" : "https://developer.arm.com/documentation/ddi0463/f/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0463/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0463/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0463/f/en",
        "Excerpt" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Applications ",
        "document_number" : "ddi0463",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4866132",
        "sysurihash" : "6DnxJWðEXGYL7gB9",
        "urihash" : "6DnxJWðEXGYL7gB9",
        "sysuri" : "https://developer.arm.com/documentation/ddi0463/f/en/introduction/applications",
        "systransactionid" : 864315,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1368311588000,
        "topparentid" : 4866132,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586431941000,
        "sysconcepts" : "digital audio ; user interfaces ; applications ; graphics ; power train ; engine management ; color rendering ; MultiFunction Peripheral ; Java interpretation ; voice compression",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
        "attachmentparentid" : 4866132,
        "parentitem" : "5e8f07c588295d1e18d3b580",
        "concepts" : "digital audio ; user interfaces ; applications ; graphics ; power train ; engine management ; color rendering ; MultiFunction Peripheral ; Java interpretation ; voice compression",
        "documenttype" : "html",
        "isattachment" : "4866132",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151383000,
        "permanentid" : "9626054a262bd171ed83c2f70d24a85d781b42b39114bd3ec4133e037d68",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f07c588295d1e18d3b58f",
        "transactionid" : 864315,
        "title" : "Applications ",
        "products" : [ "Cortex-A7" ],
        "date" : 1649151383000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0463:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151383598425874,
        "sysisattachment" : "4866132",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4866132,
        "size" : 636,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0463/f/introduction/applications?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151005310,
        "syssize" : 636,
        "sysdate" : 1649151383000,
        "haslayout" : "1",
        "topparent" : "4866132",
        "label_version" : "r0p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4866132,
        "content_description" : "This book is for the Cortex-A7 Floating-Point Unit (FPU) and describes the external functionality of the FPU.",
        "wordcount" : 59,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A7" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151383000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0463/f/introduction/applications?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0463/f/introduction/applications?lang=en",
        "modified" : 1639132486000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151383598425874,
        "uri" : "https://developer.arm.com/documentation/ddi0463/f/en/introduction/applications",
        "syscollection" : "default"
      },
      "Title" : "Applications",
      "Uri" : "https://developer.arm.com/documentation/ddi0463/f/en/introduction/applications",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0463/f/en/introduction/applications",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0463/f/introduction/applications?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0463/f/en/introduction/applications",
      "Excerpt" : "Applications The Cortex-A7 FPU provides floating-point computation suitable for a wide spectrum of applications such as: ... Games machines for three-dimensional graphics and digital audio.",
      "FirstSentences" : "Applications The Cortex-A7 FPU provides floating-point computation suitable for a wide spectrum of applications such as: Personal digital assistants and smartphones for graphics, voice compression ..."
    }, {
      "title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0463/f/en/pdf/DDI0463F_cortex_a7_fpu_r0p5_trm.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0463/f/en/pdf/DDI0463F_cortex_a7_fpu_r0p5_trm.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8f07c588295d1e18d3b59f",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0463/f/en/pdf/DDI0463F_cortex_a7_fpu_r0p5_trm.pdf",
      "excerpt" : "The product described in this document is subject to continuous developments and ... Product Status The information in this document is final, that is for a developed ... Web Address ... 1.2",
      "firstSentences" : "Cortex-A7 Floating-Point Unit Revision: r0p5 Technical Reference Manual Copyright © 2012-2013 ARM. All rights reserved. ARM DDI 0463F (ID051113) ARM DDI 0463F ID051113 Cortex-A7 Floating-Point Unit",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0463/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0463/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0463/f/en",
        "excerpt" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Cortex-A7 Floating-Point Unit Technical Reference Manual ",
          "document_number" : "ddi0463",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4866132",
          "sysurihash" : "LtnIJ79b8uoP2xYU",
          "urihash" : "LtnIJ79b8uoP2xYU",
          "sysuri" : "https://developer.arm.com/documentation/ddi0463/f/en",
          "systransactionid" : 864309,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1368311588000,
          "topparentid" : 4866132,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586431941000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151107000,
          "permanentid" : "1397ea63e8ac114cfe78865b66916ff4c48131497e1122f9fff025c541b8",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f07c588295d1e18d3b580",
          "transactionid" : 864309,
          "title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual ",
          "products" : [ "Cortex-A7" ],
          "date" : 1649151107000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0463:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151107930027074,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2064,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151005310,
          "syssize" : 2064,
          "sysdate" : 1649151107000,
          "haslayout" : "1",
          "topparent" : "4866132",
          "label_version" : "r0p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4866132,
          "content_description" : "This book is for the Cortex-A7 Floating-Point Unit (FPU) and describes the external functionality of the FPU.",
          "wordcount" : 159,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A7" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151107000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0463/f/?lang=en",
          "modified" : 1639132486000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151107930027074,
          "uri" : "https://developer.arm.com/documentation/ddi0463/f/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0463/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0463/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0463/f/en",
        "Excerpt" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cortex-A7 Floating-Point Unit Technical Reference Manual ",
        "document_number" : "ddi0463",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4866132",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "H4nJojYtgmha605R",
        "urihash" : "H4nJojYtgmha605R",
        "sysuri" : "https://developer.arm.com/documentation/ddi0463/f/en/pdf/DDI0463F_cortex_a7_fpu_r0p5_trm.pdf",
        "keywords" : "Cortex-A",
        "systransactionid" : 864310,
        "copyright" : "Copyright ©€2012-2013 ARM. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1368311588000,
        "topparentid" : 4866132,
        "numberofpages" : 25,
        "sysconcepts" : "books ; A7 FPU ; ARM ; documentation ; Undefined instructions ; vector operation ; digital audio ; floating-point formats ; programmers model ; third parties ; publications ; applications ; conversions ; double-precision ; single-precision ; Adobe Acrobat",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
        "attachmentparentid" : 4866132,
        "parentitem" : "5e8f07c588295d1e18d3b580",
        "concepts" : "books ; A7 FPU ; ARM ; documentation ; Undefined instructions ; vector operation ; digital audio ; floating-point formats ; programmers model ; third parties ; publications ; applications ; conversions ; double-precision ; single-precision ; Adobe Acrobat",
        "documenttype" : "pdf",
        "isattachment" : "4866132",
        "sysindexeddate" : 1649151141000,
        "permanentid" : "ab6b7fd4e0574c2a1e9031cdc35c142f985b5b237d9eec761c2f8c85891d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f07c588295d1e18d3b59f",
        "transactionid" : 864310,
        "title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual ",
        "subject" : "The FPU is a VFPv4 implementation of the ARMv7 floating-point architecture. It provides low-cost high performance floating-point computation. This book is written for system designers, system integrators, and verification engineers who are designing a System-on-Chip (SoC) device that uses the FPU. ",
        "date" : 1649151141000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0463:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151141581939258,
        "sysisattachment" : "4866132",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4866132,
        "size" : 329767,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8f07c588295d1e18d3b59f",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151007025,
        "syssubject" : "The FPU is a VFPv4 implementation of the ARMv7 floating-point architecture. It provides low-cost high performance floating-point computation. This book is written for system designers, system integrators, and verification engineers who are designing a System-on-Chip (SoC) device that uses the FPU. ",
        "syssize" : 329767,
        "sysdate" : 1649151141000,
        "topparent" : "4866132",
        "author" : "ARM Limited",
        "label_version" : "r0p5",
        "systopparentid" : 4866132,
        "content_description" : "This book is for the Cortex-A7 Floating-Point Unit (FPU) and describes the external functionality of the FPU.",
        "wordcount" : 819,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A7" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151141000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8f07c588295d1e18d3b59f",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151141581939258,
        "uri" : "https://developer.arm.com/documentation/ddi0463/f/en/pdf/DDI0463F_cortex_a7_fpu_r0p5_trm.pdf",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0463/f/en/pdf/DDI0463F_cortex_a7_fpu_r0p5_trm.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0463/f/en/pdf/DDI0463F_cortex_a7_fpu_r0p5_trm.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8f07c588295d1e18d3b59f",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0463/f/en/pdf/DDI0463F_cortex_a7_fpu_r0p5_trm.pdf",
      "Excerpt" : "The product described in this document is subject to continuous developments and ... Product Status The information in this document is final, that is for a developed ... Web Address ... 1.2",
      "FirstSentences" : "Cortex-A7 Floating-Point Unit Revision: r0p5 Technical Reference Manual Copyright © 2012-2013 ARM. All rights reserved. ARM DDI 0463F (ID051113) ARM DDI 0463F ID051113 Cortex-A7 Floating-Point Unit"
    }, {
      "title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0463/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0463/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0463/f/en",
      "excerpt" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cortex-A7 Floating-Point Unit Technical Reference Manual ",
        "document_number" : "ddi0463",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4866132",
        "sysurihash" : "LtnIJ79b8uoP2xYU",
        "urihash" : "LtnIJ79b8uoP2xYU",
        "sysuri" : "https://developer.arm.com/documentation/ddi0463/f/en",
        "systransactionid" : 864309,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1368311588000,
        "topparentid" : 4866132,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586431941000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151107000,
        "permanentid" : "1397ea63e8ac114cfe78865b66916ff4c48131497e1122f9fff025c541b8",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f07c588295d1e18d3b580",
        "transactionid" : 864309,
        "title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual ",
        "products" : [ "Cortex-A7" ],
        "date" : 1649151107000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0463:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151107930027074,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2064,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151005310,
        "syssize" : 2064,
        "sysdate" : 1649151107000,
        "haslayout" : "1",
        "topparent" : "4866132",
        "label_version" : "r0p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4866132,
        "content_description" : "This book is for the Cortex-A7 Floating-Point Unit (FPU) and describes the external functionality of the FPU.",
        "wordcount" : 159,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A7" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151107000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0463/f/?lang=en",
        "modified" : 1639132486000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151107930027074,
        "uri" : "https://developer.arm.com/documentation/ddi0463/f/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0463/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0463/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0463/f/en",
      "Excerpt" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    } ],
    "totalNumberOfChildResults" : 15,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "About the Cortex-A7 FPU ",
      "document_number" : "ddi0463",
      "document_version" : "f",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4866132",
      "sysurihash" : "ojda4ImJoA7tQBRT",
      "urihash" : "ojda4ImJoA7tQBRT",
      "sysuri" : "https://developer.arm.com/documentation/ddi0463/f/en/introduction/about-the-cortex-a7-fpu",
      "systransactionid" : 864315,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1368311588000,
      "topparentid" : 4866132,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586431941000,
      "sysconcepts" : "conversions ; floating-point ; A7 FPU ; ARM VFPv4 ; Cortex ; formats ; architecture ; high-level language ; integer word ; square root ; fast execution ; denormalized data ; double-precision ; single-precision ; half-precision",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
      "attachmentparentid" : 4866132,
      "parentitem" : "5e8f07c588295d1e18d3b580",
      "concepts" : "conversions ; floating-point ; A7 FPU ; ARM VFPv4 ; Cortex ; formats ; architecture ; high-level language ; integer word ; square root ; fast execution ; denormalized data ; double-precision ; single-precision ; half-precision",
      "documenttype" : "html",
      "isattachment" : "4866132",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649151383000,
      "permanentid" : "8c1c9415e5b9442ec4d026c0d2db49dfc52de79087bdf5cb4428c97eae32",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8f07c588295d1e18d3b58e",
      "transactionid" : 864315,
      "title" : "About the Cortex-A7 FPU ",
      "products" : [ "Cortex-A7" ],
      "date" : 1649151383000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0463:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151383676732673,
      "sysisattachment" : "4866132",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4866132,
      "size" : 1664,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0463/f/introduction/about-the-cortex-a7-fpu?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649151005310,
      "syssize" : 1664,
      "sysdate" : 1649151383000,
      "haslayout" : "1",
      "topparent" : "4866132",
      "label_version" : "r0p5",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4866132,
      "content_description" : "This book is for the Cortex-A7 Floating-Point Unit (FPU) and describes the external functionality of the FPU.",
      "wordcount" : 110,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A7" ],
      "document_revision" : "f",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151383000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0463/f/introduction/about-the-cortex-a7-fpu?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0463/f/introduction/about-the-cortex-a7-fpu?lang=en",
      "modified" : 1639132486000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151383676732673,
      "uri" : "https://developer.arm.com/documentation/ddi0463/f/en/introduction/about-the-cortex-a7-fpu",
      "syscollection" : "default"
    },
    "Title" : "About the Cortex-A7 FPU",
    "Uri" : "https://developer.arm.com/documentation/ddi0463/f/en/introduction/about-the-cortex-a7-fpu",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0463/f/en/introduction/about-the-cortex-a7-fpu",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0463/f/introduction/about-the-cortex-a7-fpu?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0463/f/en/introduction/about-the-cortex-a7-fpu",
    "Excerpt" : "It provides conversions between 16-bit, 32-bit, and 64-bit floating-point formats and ARM integer word ... ARMv7 deprecates the use of VFP vector mode. ... About the Cortex-A7 FPU Cortex-A7",
    "FirstSentences" : "About the Cortex-A7 FPU The Cortex-A7 FPU is a VFPv4-D16 implementation of the ARMv7 floating-point architecture. It provides low-cost high performance floating-point computation. The Cortex-A7 ..."
  }, {
    "title" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0236/h/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0236/h/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0236/h/en",
    "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ...",
    "firstSentences" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual Copyright 2001-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Memory bank select",
      "uri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/memory-bank-select",
      "printableUri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/memory-bank-select",
      "clickUri" : "https://developer.arm.com/documentation/ddi0236/h/functional-overview/operation/memory-bank-select?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/memory-bank-select",
      "excerpt" : "Memory bank select Eight memory banks are supported. ... Note If you use flash memory that requires instruction writes, you must take care to ... Memory bank select Static Memory Controllers",
      "firstSentences" : "Memory bank select Eight memory banks are supported. A pair of chip selects are available for each bank, one active LOW and one active HIGH. You only have to bond out one of these as required for ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0236/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0236/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0236/h/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ...",
        "firstSentences" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual Copyright 2001-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ",
          "document_number" : "ddi0236",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3477100",
          "sysurihash" : "ncmdlI4OLvCt5ZLA",
          "urihash" : "ncmdlI4OLvCt5ZLA",
          "sysuri" : "https://developer.arm.com/documentation/ddi0236/h/en",
          "systransactionid" : 864315,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1159957792000,
          "topparentid" : 3477100,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369705000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; incorporation of errata ; Revision History Revision ; First release ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM Limited ; incorporation of errata ; Revision History Revision ; First release ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151381000,
          "permanentid" : "1e21fdf7c3512e22025e054cacd8a716185566b351254e6490a856f5acf5",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e14a988295d1e18d34e8a",
          "transactionid" : 864315,
          "title" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ",
          "products" : [ "Static Memory Controllers" ],
          "date" : 1649151381000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0236:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151381033056586,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2293,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150979268,
          "syssize" : 2293,
          "sysdate" : 1649151381000,
          "haslayout" : "1",
          "topparent" : "3477100",
          "label_version" : "r0p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3477100,
          "content_description" : "This is the Technical Reference Manual for the PrimeCell Synchronous Static Memory Controller (SSMC).",
          "wordcount" : 169,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151381000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0236/h/?lang=en",
          "modified" : 1638976951000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151381033056586,
          "uri" : "https://developer.arm.com/documentation/ddi0236/h/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0236/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0236/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0236/h/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ...",
        "FirstSentences" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual Copyright 2001-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Memory bank select ",
        "document_number" : "ddi0236",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3477100",
        "sysurihash" : "v7UPanhdv3FdzsAf",
        "urihash" : "v7UPanhdv3FdzsAf",
        "sysuri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/memory-bank-select",
        "systransactionid" : 864315,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1159957792000,
        "topparentid" : 3477100,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369705000,
        "sysconcepts" : "memory banks ; selecting ; lists ; separate HSEL ; pair of chip ; take ; instruction",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3477100,
        "parentitem" : "5e8e14a988295d1e18d34e8a",
        "concepts" : "memory banks ; selecting ; lists ; separate HSEL ; pair of chip ; take ; instruction",
        "documenttype" : "html",
        "isattachment" : "3477100",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151380000,
        "permanentid" : "0be9e19d50fabafc6190b355ac96a7e5b1d496f0e051eac1c79ba7987d80",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e14aa88295d1e18d34ea3",
        "transactionid" : 864315,
        "title" : "Memory bank select ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1649151380000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0236:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151380950777206,
        "sysisattachment" : "3477100",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3477100,
        "size" : 2089,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0236/h/functional-overview/operation/memory-bank-select?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150979236,
        "syssize" : 2089,
        "sysdate" : 1649151380000,
        "haslayout" : "1",
        "topparent" : "3477100",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3477100,
        "content_description" : "This is the Technical Reference Manual for the PrimeCell Synchronous Static Memory Controller (SSMC).",
        "wordcount" : 154,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151380000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0236/h/functional-overview/operation/memory-bank-select?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0236/h/functional-overview/operation/memory-bank-select?lang=en",
        "modified" : 1638976951000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151380950777206,
        "uri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/memory-bank-select",
        "syscollection" : "default"
      },
      "Title" : "Memory bank select",
      "Uri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/memory-bank-select",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/memory-bank-select",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0236/h/functional-overview/operation/memory-bank-select?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/memory-bank-select",
      "Excerpt" : "Memory bank select Eight memory banks are supported. ... Note If you use flash memory that requires instruction writes, you must take care to ... Memory bank select Static Memory Controllers",
      "FirstSentences" : "Memory bank select Eight memory banks are supported. A pair of chip selects are available for each bank, one active LOW and one active HIGH. You only have to bond out one of these as required for ..."
    }, {
      "title" : "Functional Overview",
      "uri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview",
      "printableUri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview",
      "clickUri" : "https://developer.arm.com/documentation/ddi0236/h/functional-overview?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0236/h/en/functional-overview",
      "excerpt" : "Chapter 2. Functional Overview This chapter describes the SSMC operation. It contains the following sections: About the SSMC Operation System-on-chip design considerations Slave ...",
      "firstSentences" : "Chapter 2. Functional Overview This chapter describes the SSMC operation. It contains the following sections: About the SSMC Operation System-on-chip design considerations Slave interface ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0236/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0236/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0236/h/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ...",
        "firstSentences" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual Copyright 2001-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ",
          "document_number" : "ddi0236",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3477100",
          "sysurihash" : "ncmdlI4OLvCt5ZLA",
          "urihash" : "ncmdlI4OLvCt5ZLA",
          "sysuri" : "https://developer.arm.com/documentation/ddi0236/h/en",
          "systransactionid" : 864315,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1159957792000,
          "topparentid" : 3477100,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369705000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; incorporation of errata ; Revision History Revision ; First release ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM Limited ; incorporation of errata ; Revision History Revision ; First release ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151381000,
          "permanentid" : "1e21fdf7c3512e22025e054cacd8a716185566b351254e6490a856f5acf5",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e14a988295d1e18d34e8a",
          "transactionid" : 864315,
          "title" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ",
          "products" : [ "Static Memory Controllers" ],
          "date" : 1649151381000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0236:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151381033056586,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2293,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150979268,
          "syssize" : 2293,
          "sysdate" : 1649151381000,
          "haslayout" : "1",
          "topparent" : "3477100",
          "label_version" : "r0p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3477100,
          "content_description" : "This is the Technical Reference Manual for the PrimeCell Synchronous Static Memory Controller (SSMC).",
          "wordcount" : 169,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151381000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0236/h/?lang=en",
          "modified" : 1638976951000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151381033056586,
          "uri" : "https://developer.arm.com/documentation/ddi0236/h/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0236/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0236/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0236/h/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ...",
        "FirstSentences" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual Copyright 2001-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Functional Overview ",
        "document_number" : "ddi0236",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3477100",
        "sysurihash" : "A55eiðTZ1rgVsdKñ",
        "urihash" : "A55eiðTZ1rgVsdKñ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview",
        "systransactionid" : 864315,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1159957792000,
        "topparentid" : 3477100,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369705000,
        "sysconcepts" : "interface ; System-on-chip design ; EBI",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3477100,
        "parentitem" : "5e8e14a988295d1e18d34e8a",
        "concepts" : "interface ; System-on-chip design ; EBI",
        "documenttype" : "html",
        "isattachment" : "3477100",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151380000,
        "permanentid" : "5b091268904f00b4324d0903d2f2e51d7dae53d66db7827782aa4733893a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e14aa88295d1e18d34e9e",
        "transactionid" : 864315,
        "title" : "Functional Overview ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1649151380000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0236:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151380848257865,
        "sysisattachment" : "3477100",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3477100,
        "size" : 326,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0236/h/functional-overview?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150979268,
        "syssize" : 326,
        "sysdate" : 1649151380000,
        "haslayout" : "1",
        "topparent" : "3477100",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3477100,
        "content_description" : "This is the Technical Reference Manual for the PrimeCell Synchronous Static Memory Controller (SSMC).",
        "wordcount" : 34,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151380000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0236/h/functional-overview?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0236/h/functional-overview?lang=en",
        "modified" : 1638976951000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151380848257865,
        "uri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview",
        "syscollection" : "default"
      },
      "Title" : "Functional Overview",
      "Uri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0236/h/functional-overview?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0236/h/en/functional-overview",
      "Excerpt" : "Chapter 2. Functional Overview This chapter describes the SSMC operation. It contains the following sections: About the SSMC Operation System-on-chip design considerations Slave ...",
      "FirstSentences" : "Chapter 2. Functional Overview This chapter describes the SSMC operation. It contains the following sections: About the SSMC Operation System-on-chip design considerations Slave interface ..."
    }, {
      "title" : "Synchronous static memory write control",
      "uri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/synchronous-static-memory-write-control",
      "printableUri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/synchronous-static-memory-write-control",
      "clickUri" : "https://developer.arm.com/documentation/ddi0236/h/functional-overview/operation/synchronous-static-memory-write-control?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/synchronous-static-memory-write-control",
      "excerpt" : "Synchronous static memory write control Figure 2.21 shows an example synchronous write operation. In this example the signal SMADDRVALID provides a one-cycle pulse. ... Figure 2.22.",
      "firstSentences" : "Synchronous static memory write control Figure 2.21 shows an example synchronous write operation. In this example the signal SMADDRVALID provides a one-cycle pulse. This behavior is enabled by ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0236/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0236/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0236/h/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ...",
        "firstSentences" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual Copyright 2001-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ",
          "document_number" : "ddi0236",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3477100",
          "sysurihash" : "ncmdlI4OLvCt5ZLA",
          "urihash" : "ncmdlI4OLvCt5ZLA",
          "sysuri" : "https://developer.arm.com/documentation/ddi0236/h/en",
          "systransactionid" : 864315,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1159957792000,
          "topparentid" : 3477100,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369705000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; incorporation of errata ; Revision History Revision ; First release ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM Limited ; incorporation of errata ; Revision History Revision ; First release ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151381000,
          "permanentid" : "1e21fdf7c3512e22025e054cacd8a716185566b351254e6490a856f5acf5",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e14a988295d1e18d34e8a",
          "transactionid" : 864315,
          "title" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ",
          "products" : [ "Static Memory Controllers" ],
          "date" : 1649151381000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0236:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151381033056586,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2293,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150979268,
          "syssize" : 2293,
          "sysdate" : 1649151381000,
          "haslayout" : "1",
          "topparent" : "3477100",
          "label_version" : "r0p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3477100,
          "content_description" : "This is the Technical Reference Manual for the PrimeCell Synchronous Static Memory Controller (SSMC).",
          "wordcount" : 169,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151381000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0236/h/?lang=en",
          "modified" : 1638976951000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151381033056586,
          "uri" : "https://developer.arm.com/documentation/ddi0236/h/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0236/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0236/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0236/h/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ...",
        "FirstSentences" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual Copyright 2001-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Synchronous static memory write control ",
        "document_number" : "ddi0236",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3477100",
        "sysurihash" : "DozKllOIZf3xiaEA",
        "urihash" : "DozKllOIZf3xiaEA",
        "sysuri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/synchronous-static-memory-write-control",
        "systransactionid" : 864315,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1159957792000,
        "topparentid" : 3477100,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369705000,
        "sysconcepts" : "control ; burst ; AddrValidWriteEn ; shows ; SMDATA bus ; wait state ; one-cycle pulse ; static memory ; start of the transfer ; SyncEnWrite ; BurstLenWrite ; SyncWriteDev",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3477100,
        "parentitem" : "5e8e14a988295d1e18d34e8a",
        "concepts" : "control ; burst ; AddrValidWriteEn ; shows ; SMDATA bus ; wait state ; one-cycle pulse ; static memory ; start of the transfer ; SyncEnWrite ; BurstLenWrite ; SyncWriteDev",
        "documenttype" : "html",
        "isattachment" : "3477100",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151380000,
        "permanentid" : "2f9fa32faa5bef6ad8f4e789a733eb71acfdc9bef6511013dd48d3e38325",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e14aa88295d1e18d34eaa",
        "transactionid" : 864315,
        "title" : "Synchronous static memory write control ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1649151380000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0236:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151380806959338,
        "sysisattachment" : "3477100",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3477100,
        "size" : 1040,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0236/h/functional-overview/operation/synchronous-static-memory-write-control?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150979236,
        "syssize" : 1040,
        "sysdate" : 1649151380000,
        "haslayout" : "1",
        "topparent" : "3477100",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3477100,
        "content_description" : "This is the Technical Reference Manual for the PrimeCell Synchronous Static Memory Controller (SSMC).",
        "wordcount" : 90,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151380000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0236/h/functional-overview/operation/synchronous-static-memory-write-control?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0236/h/functional-overview/operation/synchronous-static-memory-write-control?lang=en",
        "modified" : 1638976951000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151380806959338,
        "uri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/synchronous-static-memory-write-control",
        "syscollection" : "default"
      },
      "Title" : "Synchronous static memory write control",
      "Uri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/synchronous-static-memory-write-control",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/synchronous-static-memory-write-control",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0236/h/functional-overview/operation/synchronous-static-memory-write-control?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/synchronous-static-memory-write-control",
      "Excerpt" : "Synchronous static memory write control Figure 2.21 shows an example synchronous write operation. In this example the signal SMADDRVALID provides a one-cycle pulse. ... Figure 2.22.",
      "FirstSentences" : "Synchronous static memory write control Figure 2.21 shows an example synchronous write operation. In this example the signal SMADDRVALID provides a one-cycle pulse. This behavior is enabled by ..."
    } ],
    "totalNumberOfChildResults" : 77,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ",
      "document_number" : "ddi0236",
      "document_version" : "h",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3477100",
      "sysurihash" : "ncmdlI4OLvCt5ZLA",
      "urihash" : "ncmdlI4OLvCt5ZLA",
      "sysuri" : "https://developer.arm.com/documentation/ddi0236/h/en",
      "systransactionid" : 864315,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1159957792000,
      "topparentid" : 3477100,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586369705000,
      "sysconcepts" : "proprietary notice ; ARM Limited ; incorporation of errata ; Revision History Revision ; First release ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
      "concepts" : "proprietary notice ; ARM Limited ; incorporation of errata ; Revision History Revision ; First release ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649151381000,
      "permanentid" : "1e21fdf7c3512e22025e054cacd8a716185566b351254e6490a856f5acf5",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e14a988295d1e18d34e8a",
      "transactionid" : 864315,
      "title" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ",
      "products" : [ "Static Memory Controllers" ],
      "date" : 1649151381000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0236:h:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151381033056586,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 2293,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150979268,
      "syssize" : 2293,
      "sysdate" : 1649151381000,
      "haslayout" : "1",
      "topparent" : "3477100",
      "label_version" : "r0p4",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3477100,
      "content_description" : "This is the Technical Reference Manual for the PrimeCell Synchronous Static Memory Controller (SSMC).",
      "wordcount" : 169,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
      "document_revision" : "h",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151381000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0236/h/?lang=en",
      "modified" : 1638976951000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151381033056586,
      "uri" : "https://developer.arm.com/documentation/ddi0236/h/en",
      "syscollection" : "default"
    },
    "Title" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0236/h/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0236/h/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0236/h/en",
    "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ...",
    "FirstSentences" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual Copyright 2001-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
  }, {
    "title" : "ARM920T Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0151/c/en/pdf/ARM920T_TRM1_S.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0151/c/en/pdf/ARM920T_TRM1_S.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e2a5b88295d1e18d381bb",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en/pdf/ARM920T_TRM1_S.pdf",
    "excerpt" : "ARM DDI 0151C Contents ... Chapter 1 ... Chapter 2 ... Chapter 3 ... ARM DDI 0151C ... Preface ... About this document ... xvi Further reading ... xix Feedback ... xx ... Introduction ... 3.5",
    "firstSentences" : "ARM920T (Rev 1) Technical Reference Manual Copyright © 2000, 2001 ARM Limited. All rights reserved. ARM DDI 0151C ii ARM920T Technical Reference Manual Copyright © 2000, 2001 ARM Limited. All ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM920T Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0151/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0151/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en",
      "excerpt" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM920T Technical Reference Manual ",
        "document_number" : "ddi0151",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3492466",
        "sysurihash" : "AKsiw86rdPzz0M4W",
        "urihash" : "AKsiw86rdPzz0M4W",
        "sysuri" : "https://developer.arm.com/documentation/ddi0151/c/en",
        "systransactionid" : 864308,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176473339000,
        "topparentid" : 3492466,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375257000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; manner Confidentiality ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
        "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; manner Confidentiality ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151069000,
        "permanentid" : "bd44993361fe0266d472fe279af9156201d3b98ad2d961b7b6e76d6ebefe",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2a5988295d1e18d38079",
        "transactionid" : 864308,
        "title" : "ARM920T Technical Reference Manual ",
        "products" : [ "ARM940T" ],
        "date" : 1649151069000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0151:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151069764581502,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2029,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150941262,
        "syssize" : 2029,
        "sysdate" : 1649151069000,
        "haslayout" : "1",
        "topparent" : "3492466",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3492466,
        "content_description" : "This document is the technical reference manual for the ARM920T processor.",
        "wordcount" : 159,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151069000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0151/c/?lang=en",
        "modified" : 1638974209000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151069764581502,
        "uri" : "https://developer.arm.com/documentation/ddi0151/c/en",
        "syscollection" : "default"
      },
      "Title" : "ARM920T Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0151/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0151/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en",
      "Excerpt" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "ARM920T Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0151/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0151/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en",
      "excerpt" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM920T Technical Reference Manual ",
        "document_number" : "ddi0151",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3492466",
        "sysurihash" : "AKsiw86rdPzz0M4W",
        "urihash" : "AKsiw86rdPzz0M4W",
        "sysuri" : "https://developer.arm.com/documentation/ddi0151/c/en",
        "systransactionid" : 864308,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176473339000,
        "topparentid" : 3492466,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375257000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; manner Confidentiality ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
        "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; manner Confidentiality ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151069000,
        "permanentid" : "bd44993361fe0266d472fe279af9156201d3b98ad2d961b7b6e76d6ebefe",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2a5988295d1e18d38079",
        "transactionid" : 864308,
        "title" : "ARM920T Technical Reference Manual ",
        "products" : [ "ARM940T" ],
        "date" : 1649151069000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0151:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151069764581502,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2029,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150941262,
        "syssize" : 2029,
        "sysdate" : 1649151069000,
        "haslayout" : "1",
        "topparent" : "3492466",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3492466,
        "content_description" : "This document is the technical reference manual for the ARM920T processor.",
        "wordcount" : 159,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151069000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0151/c/?lang=en",
        "modified" : 1638974209000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151069764581502,
        "uri" : "https://developer.arm.com/documentation/ddi0151/c/en",
        "syscollection" : "default"
      },
      "Title" : "ARM920T Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0151/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0151/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en",
      "Excerpt" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    }, {
      "title" : "Buffered and nonbuffered STR",
      "uri" : "https://developer.arm.com/documentation/ddi0151/c/en/bus-interface-unit/fully-compliant-amba-asb-interface/buffered-and-nonbuffered-str",
      "printableUri" : "https://developer.arm.com/documentation/ddi0151/c/en/bus-interface-unit/fully-compliant-amba-asb-interface/buffered-and-nonbuffered-str",
      "clickUri" : "https://developer.arm.com/documentation/ddi0151/c/bus-interface-unit/fully-compliant-amba-asb-interface/buffered-and-nonbuffered-str?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en/bus-interface-unit/fully-compliant-amba-asb-interface/buffered-and-nonbuffered-str",
      "excerpt" : "Buffered and nonbuffered STR For a buffered or nonbuffered STR the BURST[1:0] information is: 11 ... 00 Nonbuffered STR, no burst or undefined burst length. The address is word-aligned.",
      "firstSentences" : "Buffered and nonbuffered STR For a buffered or nonbuffered STR the BURST[1:0] information is: 11 Buffered STR, no burst or undefined burst length. 00 Nonbuffered STR, no burst or undefined burst ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM920T Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0151/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0151/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en",
        "excerpt" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM920T Technical Reference Manual ",
          "document_number" : "ddi0151",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3492466",
          "sysurihash" : "AKsiw86rdPzz0M4W",
          "urihash" : "AKsiw86rdPzz0M4W",
          "sysuri" : "https://developer.arm.com/documentation/ddi0151/c/en",
          "systransactionid" : 864308,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176473339000,
          "topparentid" : 3492466,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375257000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; manner Confidentiality ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
          "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; manner Confidentiality ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151069000,
          "permanentid" : "bd44993361fe0266d472fe279af9156201d3b98ad2d961b7b6e76d6ebefe",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2a5988295d1e18d38079",
          "transactionid" : 864308,
          "title" : "ARM920T Technical Reference Manual ",
          "products" : [ "ARM940T" ],
          "date" : 1649151069000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0151:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151069764581502,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2029,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150941262,
          "syssize" : 2029,
          "sysdate" : 1649151069000,
          "haslayout" : "1",
          "topparent" : "3492466",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3492466,
          "content_description" : "This document is the technical reference manual for the ARM920T processor.",
          "wordcount" : 159,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151069000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0151/c/?lang=en",
          "modified" : 1638974209000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151069764581502,
          "uri" : "https://developer.arm.com/documentation/ddi0151/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM920T Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0151/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0151/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en",
        "Excerpt" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Buffered and nonbuffered STR ",
        "document_number" : "ddi0151",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3492466",
        "sysurihash" : "wrBD6IkQSKayAf76",
        "urihash" : "wrBD6IkQSKayAf76",
        "sysuri" : "https://developer.arm.com/documentation/ddi0151/c/en/bus-interface-unit/fully-compliant-amba-asb-interface/buffered-and-nonbuffered-str",
        "systransactionid" : 864308,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176473339000,
        "topparentid" : 3492466,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375257000,
        "sysconcepts" : "burst",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
        "attachmentparentid" : 3492466,
        "parentitem" : "5e8e2a5988295d1e18d38079",
        "concepts" : "burst",
        "documenttype" : "html",
        "isattachment" : "3492466",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151069000,
        "permanentid" : "16d59abd30edc642fd009352e6a5ccdcbbd6c2a9f0f967313878aed3c088",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2a5988295d1e18d380e3",
        "transactionid" : 864308,
        "title" : "Buffered and nonbuffered STR ",
        "products" : [ "ARM940T" ],
        "date" : 1649151069000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0151:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151069729112703,
        "sysisattachment" : "3492466",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3492466,
        "size" : 343,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0151/c/bus-interface-unit/fully-compliant-amba-asb-interface/buffered-and-nonbuffered-str?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150941215,
        "syssize" : 343,
        "sysdate" : 1649151069000,
        "haslayout" : "1",
        "topparent" : "3492466",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3492466,
        "content_description" : "This document is the technical reference manual for the ARM920T processor.",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151069000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0151/c/bus-interface-unit/fully-compliant-amba-asb-interface/buffered-and-nonbuffered-str?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0151/c/bus-interface-unit/fully-compliant-amba-asb-interface/buffered-and-nonbuffered-str?lang=en",
        "modified" : 1638974209000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151069729112703,
        "uri" : "https://developer.arm.com/documentation/ddi0151/c/en/bus-interface-unit/fully-compliant-amba-asb-interface/buffered-and-nonbuffered-str",
        "syscollection" : "default"
      },
      "Title" : "Buffered and nonbuffered STR",
      "Uri" : "https://developer.arm.com/documentation/ddi0151/c/en/bus-interface-unit/fully-compliant-amba-asb-interface/buffered-and-nonbuffered-str",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0151/c/en/bus-interface-unit/fully-compliant-amba-asb-interface/buffered-and-nonbuffered-str",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0151/c/bus-interface-unit/fully-compliant-amba-asb-interface/buffered-and-nonbuffered-str?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en/bus-interface-unit/fully-compliant-amba-asb-interface/buffered-and-nonbuffered-str",
      "Excerpt" : "Buffered and nonbuffered STR For a buffered or nonbuffered STR the BURST[1:0] information is: 11 ... 00 Nonbuffered STR, no burst or undefined burst length. The address is word-aligned.",
      "FirstSentences" : "Buffered and nonbuffered STR For a buffered or nonbuffered STR the BURST[1:0] information is: 11 Buffered STR, no burst or undefined burst length. 00 Nonbuffered STR, no burst or undefined burst ..."
    }, {
      "title" : "RAM read or write",
      "uri" : "https://developer.arm.com/documentation/ddi0151/c/en/amba-test-interface/cache-test/ram-read-or-write",
      "printableUri" : "https://developer.arm.com/documentation/ddi0151/c/en/amba-test-interface/cache-test/ram-read-or-write",
      "clickUri" : "https://developer.arm.com/documentation/ddi0151/c/amba-test-interface/cache-test/ram-read-or-write?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en/amba-test-interface/cache-test/ram-read-or-write",
      "excerpt" : "RAM read or write To read or write the RAM in cache segment n, carry out the following sequence: Write lockdown ... Burst 64 RAM read\\/write: data = RAM data. ... RAM read or write ARM940T",
      "firstSentences" : "RAM read or write To read or write the RAM in cache segment n, carry out the following sequence: Write lockdown victim and base with: lockdown value = 0 segment = n word = 0. Burst 64 RAM read\\/ ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM920T Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0151/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0151/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en",
        "excerpt" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM920T Technical Reference Manual ",
          "document_number" : "ddi0151",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3492466",
          "sysurihash" : "AKsiw86rdPzz0M4W",
          "urihash" : "AKsiw86rdPzz0M4W",
          "sysuri" : "https://developer.arm.com/documentation/ddi0151/c/en",
          "systransactionid" : 864308,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176473339000,
          "topparentid" : 3492466,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375257000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; manner Confidentiality ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
          "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; manner Confidentiality ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151069000,
          "permanentid" : "bd44993361fe0266d472fe279af9156201d3b98ad2d961b7b6e76d6ebefe",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2a5988295d1e18d38079",
          "transactionid" : 864308,
          "title" : "ARM920T Technical Reference Manual ",
          "products" : [ "ARM940T" ],
          "date" : 1649151069000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0151:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151069764581502,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2029,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150941262,
          "syssize" : 2029,
          "sysdate" : 1649151069000,
          "haslayout" : "1",
          "topparent" : "3492466",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3492466,
          "content_description" : "This document is the technical reference manual for the ARM920T processor.",
          "wordcount" : 159,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151069000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0151/c/?lang=en",
          "modified" : 1638974209000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151069764581502,
          "uri" : "https://developer.arm.com/documentation/ddi0151/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM920T Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0151/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0151/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0151/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en",
        "Excerpt" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM920T Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "RAM read or write ",
        "document_number" : "ddi0151",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3492466",
        "sysurihash" : "sd3c7NzLnrEzwjXp",
        "urihash" : "sd3c7NzLnrEzwjXp",
        "sysuri" : "https://developer.arm.com/documentation/ddi0151/c/en/amba-test-interface/cache-test/ram-read-or-write",
        "systransactionid" : 864308,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176473339000,
        "topparentid" : 3492466,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375257000,
        "sysconcepts" : "lockdown ; segment ; RAM ; Repeat ; sequence",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
        "attachmentparentid" : 3492466,
        "parentitem" : "5e8e2a5988295d1e18d38079",
        "concepts" : "lockdown ; segment ; RAM ; Repeat ; sequence",
        "documenttype" : "html",
        "isattachment" : "3492466",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151069000,
        "permanentid" : "b91f64a4035eed64a44e96368dd98bb0dd4d548ada3d0fd2a0945a87e98b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2a5a88295d1e18d3813e",
        "transactionid" : 864308,
        "title" : "RAM read or write ",
        "products" : [ "ARM940T" ],
        "date" : 1649151069000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0151:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151069637357702,
        "sysisattachment" : "3492466",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3492466,
        "size" : 329,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0151/c/amba-test-interface/cache-test/ram-read-or-write?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150941231,
        "syssize" : 329,
        "sysdate" : 1649151069000,
        "haslayout" : "1",
        "topparent" : "3492466",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3492466,
        "content_description" : "This document is the technical reference manual for the ARM920T processor.",
        "wordcount" : 37,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151069000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0151/c/amba-test-interface/cache-test/ram-read-or-write?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0151/c/amba-test-interface/cache-test/ram-read-or-write?lang=en",
        "modified" : 1638974209000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151069637357702,
        "uri" : "https://developer.arm.com/documentation/ddi0151/c/en/amba-test-interface/cache-test/ram-read-or-write",
        "syscollection" : "default"
      },
      "Title" : "RAM read or write",
      "Uri" : "https://developer.arm.com/documentation/ddi0151/c/en/amba-test-interface/cache-test/ram-read-or-write",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0151/c/en/amba-test-interface/cache-test/ram-read-or-write",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0151/c/amba-test-interface/cache-test/ram-read-or-write?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en/amba-test-interface/cache-test/ram-read-or-write",
      "Excerpt" : "RAM read or write To read or write the RAM in cache segment n, carry out the following sequence: Write lockdown ... Burst 64 RAM read\\/write: data = RAM data. ... RAM read or write ARM940T",
      "FirstSentences" : "RAM read or write To read or write the RAM in cache segment n, carry out the following sequence: Write lockdown victim and base with: lockdown value = 0 segment = n word = 0. Burst 64 RAM read\\/ ..."
    } ],
    "totalNumberOfChildResults" : 235,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM920T Technical Reference Manual ",
      "document_number" : "ddi0151",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3492466",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "POazcDVxðpqX8SAX",
      "urihash" : "POazcDVxðpqX8SAX",
      "sysuri" : "https://developer.arm.com/documentation/ddi0151/c/en/pdf/ARM920T_TRM1_S.pdf",
      "systransactionid" : 864314,
      "copyright" : "Copyright © 2000, 2001 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1176473339000,
      "topparentid" : 3492466,
      "numberofpages" : 340,
      "sysconcepts" : "instructions ; registers ; ARM920T processor ; translation ; ARM Limited ; controller ; accesses ; victim pointer ; ASB interface ; scan chains ; Tap controller ; MMU ; ARM9TDMI core ; CP15 ; descriptors ; control registers",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
      "attachmentparentid" : 3492466,
      "parentitem" : "5e8e2a5988295d1e18d38079",
      "concepts" : "instructions ; registers ; ARM920T processor ; translation ; ARM Limited ; controller ; accesses ; victim pointer ; ASB interface ; scan chains ; Tap controller ; MMU ; ARM9TDMI core ; CP15 ; descriptors ; control registers",
      "documenttype" : "pdf",
      "isattachment" : "3492466",
      "sysindexeddate" : 1649151367000,
      "permanentid" : "599c80c0b0c84cbca890e4aa4b9abf9b7296a61a5e21e844701bbb11a17a",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2a5b88295d1e18d381bb",
      "transactionid" : 864314,
      "title" : "ARM920T Technical Reference Manual ",
      "date" : 1649151367000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0151:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151367527046571,
      "sysisattachment" : "3492466",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3492466,
      "size" : 1730218,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e2a5b88295d1e18d381bb",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150944281,
      "syssize" : 1730218,
      "sysdate" : 1649151367000,
      "topparent" : "3492466",
      "author" : "ARM Limited",
      "label_version" : "1.0",
      "systopparentid" : 3492466,
      "content_description" : "This document is the technical reference manual for the ARM920T processor.",
      "wordcount" : 3231,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151367000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e2a5b88295d1e18d381bb",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151367527046571,
      "uri" : "https://developer.arm.com/documentation/ddi0151/c/en/pdf/ARM920T_TRM1_S.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM920T Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0151/c/en/pdf/ARM920T_TRM1_S.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0151/c/en/pdf/ARM920T_TRM1_S.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e2a5b88295d1e18d381bb",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0151/c/en/pdf/ARM920T_TRM1_S.pdf",
    "Excerpt" : "ARM DDI 0151C Contents ... Chapter 1 ... Chapter 2 ... Chapter 3 ... ARM DDI 0151C ... Preface ... About this document ... xvi Further reading ... xix Feedback ... xx ... Introduction ... 3.5",
    "FirstSentences" : "ARM920T (Rev 1) Technical Reference Manual Copyright © 2000, 2001 ARM Limited. All rights reserved. ARM DDI 0151C ii ARM920T Technical Reference Manual Copyright © 2000, 2001 ARM Limited. All ..."
  }, {
    "title" : "PrimeCell AHB SDR and SRAM/NOR Memory Controller (PL243) Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0391/b/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0391/b/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0391/b/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0391/b/en",
    "excerpt" : "PrimeCell AHB SDR and SRAM\\/NOR Memory Controller (PL243) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
    "firstSentences" : "PrimeCell AHB SDR and SRAM\\/NOR Memory Controller (PL243) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Clocking and resets",
      "uri" : "https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/dmc-functional-operation/clocking-and-resets",
      "printableUri" : "https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/dmc-functional-operation/clocking-and-resets",
      "clickUri" : "https://developer.arm.com/documentation/ddi0391/b/functional-overview/dmc-functional-operation/clocking-and-resets?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/dmc-functional-operation/clocking-and-resets",
      "excerpt" : "In synchronous mode, the handshaking between the dmc_aclk and dmc_mclk domains enables ... These are called dmc_clk_out [3:0]. ... Clocking and resets SRAM NOR/NAND Flash Memory Controller",
      "firstSentences" : "Clocking and resets This section describes: Clocking Resets. Clocking The DMC has the following functional clock inputs: dmc_aclk dmc_mclk dmc_mclkn dmc_fbclk_in. These clocks can be grouped into ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell AHB SDR and SRAM/NOR Memory Controller (PL243) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0391/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0391/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0391/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0391/b/en",
        "excerpt" : "PrimeCell AHB SDR and SRAM\\/NOR Memory Controller (PL243) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "PrimeCell AHB SDR and SRAM\\/NOR Memory Controller (PL243) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell AHB SDR and SRAM/NOR Memory Controller (PL243) Technical Reference Manual ",
          "document_number" : "ddi0391",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3494523",
          "sysurihash" : "kjsHb1uKxPOMlPJX",
          "urihash" : "kjsHb1uKxPOMlPJX",
          "sysuri" : "https://developer.arm.com/documentation/ddi0391/b/en",
          "systransactionid" : 864314,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172753328000,
          "topparentid" : 3494523,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375971000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151356000,
          "permanentid" : "2ee6a4a730851138695ef76c6bb0e4cbb60cf754681e2db2020044b36dbc",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2d23fd977155116a71dd",
          "transactionid" : 864314,
          "title" : "PrimeCell AHB SDR and SRAM/NOR Memory Controller (PL243) Technical Reference Manual ",
          "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
          "date" : 1649151356000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0391:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151356951470452,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1969,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0391/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151140318,
          "syssize" : 1969,
          "sysdate" : 1649151356000,
          "haslayout" : "1",
          "topparent" : "3494523",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3494523,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SDR and SRAM/NOR Memory Controller.",
          "wordcount" : 148,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151356000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0391/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0391/b/?lang=en",
          "modified" : 1639049689000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151356951470452,
          "uri" : "https://developer.arm.com/documentation/ddi0391/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell AHB SDR and SRAM/NOR Memory Controller (PL243) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0391/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0391/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0391/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0391/b/en",
        "Excerpt" : "PrimeCell AHB SDR and SRAM\\/NOR Memory Controller (PL243) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "PrimeCell AHB SDR and SRAM\\/NOR Memory Controller (PL243) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Clocking and resets ",
        "document_number" : "ddi0391",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3494523",
        "sysurihash" : "FJ3L8trmOvmhbt7z",
        "urihash" : "FJ3L8trmOvmhbt7z",
        "sysuri" : "https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/dmc-functional-operation/clocking-and-resets",
        "systransactionid" : 864314,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172753328000,
        "topparentid" : 3494523,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375971000,
        "sysconcepts" : "external memories ; clock domains ; signals ; Self-refresh mode ; synchronization ; reset ; deassertion ; mresetn ; power consumption ; sleep-mode situations ; constraints placed ; integer relationship",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3494523,
        "parentitem" : "5e8e2d23fd977155116a71dd",
        "concepts" : "external memories ; clock domains ; signals ; Self-refresh mode ; synchronization ; reset ; deassertion ; mresetn ; power consumption ; sleep-mode situations ; constraints placed ; integer relationship",
        "documenttype" : "html",
        "isattachment" : "3494523",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151356000,
        "permanentid" : "4c4d52db5cb071d4edddc1612b071d9bea0e21e7f56fa5fcf1b28a7ca700",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2d23fd977155116a720f",
        "transactionid" : 864314,
        "title" : "Clocking and resets ",
        "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
        "date" : 1649151356000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0391:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151356833760878,
        "sysisattachment" : "3494523",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3494523,
        "size" : 2319,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0391/b/functional-overview/dmc-functional-operation/clocking-and-resets?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151140300,
        "syssize" : 2319,
        "sysdate" : 1649151356000,
        "haslayout" : "1",
        "topparent" : "3494523",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3494523,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SDR and SRAM/NOR Memory Controller.",
        "wordcount" : 150,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151356000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0391/b/functional-overview/dmc-functional-operation/clocking-and-resets?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0391/b/functional-overview/dmc-functional-operation/clocking-and-resets?lang=en",
        "modified" : 1639049689000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151356833760878,
        "uri" : "https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/dmc-functional-operation/clocking-and-resets",
        "syscollection" : "default"
      },
      "Title" : "Clocking and resets",
      "Uri" : "https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/dmc-functional-operation/clocking-and-resets",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/dmc-functional-operation/clocking-and-resets",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0391/b/functional-overview/dmc-functional-operation/clocking-and-resets?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/dmc-functional-operation/clocking-and-resets",
      "Excerpt" : "In synchronous mode, the handshaking between the dmc_aclk and dmc_mclk domains enables ... These are called dmc_clk_out [3:0]. ... Clocking and resets SRAM NOR/NAND Flash Memory Controller",
      "FirstSentences" : "Clocking and resets This section describes: Clocking Resets. Clocking The DMC has the following functional clock inputs: dmc_aclk dmc_mclk dmc_mclkn dmc_fbclk_in. These clocks can be grouped into ..."
    }, {
      "title" : "Interrupts",
      "uri" : "https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/smc/interrupts",
      "printableUri" : "https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/smc/interrupts",
      "clickUri" : "https://developer.arm.com/documentation/ddi0391/b/functional-overview/smc/interrupts?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/smc/interrupts",
      "excerpt" : "Interrupts The SRAM memory interface support interrupts. The interrupt is triggered on the rising edge of the smc_int_0 input for the SRAM memory interface.",
      "firstSentences" : "Interrupts The SRAM memory interface support interrupts. The interrupt is triggered on the rising edge of the smc_int_0 input for the SRAM memory interface. See Interrupts operation for more ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell AHB SDR and SRAM/NOR Memory Controller (PL243) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0391/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0391/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0391/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0391/b/en",
        "excerpt" : "PrimeCell AHB SDR and SRAM\\/NOR Memory Controller (PL243) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "PrimeCell AHB SDR and SRAM\\/NOR Memory Controller (PL243) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell AHB SDR and SRAM/NOR Memory Controller (PL243) Technical Reference Manual ",
          "document_number" : "ddi0391",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3494523",
          "sysurihash" : "kjsHb1uKxPOMlPJX",
          "urihash" : "kjsHb1uKxPOMlPJX",
          "sysuri" : "https://developer.arm.com/documentation/ddi0391/b/en",
          "systransactionid" : 864314,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172753328000,
          "topparentid" : 3494523,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375971000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151356000,
          "permanentid" : "2ee6a4a730851138695ef76c6bb0e4cbb60cf754681e2db2020044b36dbc",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2d23fd977155116a71dd",
          "transactionid" : 864314,
          "title" : "PrimeCell AHB SDR and SRAM/NOR Memory Controller (PL243) Technical Reference Manual ",
          "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
          "date" : 1649151356000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0391:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151356951470452,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1969,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0391/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151140318,
          "syssize" : 1969,
          "sysdate" : 1649151356000,
          "haslayout" : "1",
          "topparent" : "3494523",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3494523,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SDR and SRAM/NOR Memory Controller.",
          "wordcount" : 148,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151356000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0391/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0391/b/?lang=en",
          "modified" : 1639049689000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151356951470452,
          "uri" : "https://developer.arm.com/documentation/ddi0391/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell AHB SDR and SRAM/NOR Memory Controller (PL243) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0391/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0391/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0391/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0391/b/en",
        "Excerpt" : "PrimeCell AHB SDR and SRAM\\/NOR Memory Controller (PL243) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "PrimeCell AHB SDR and SRAM\\/NOR Memory Controller (PL243) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Interrupts ",
        "document_number" : "ddi0391",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3494523",
        "sysurihash" : "DF5DxX7Q08Hfij9W",
        "urihash" : "DF5DxX7Q08Hfij9W",
        "sysuri" : "https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/smc/interrupts",
        "systransactionid" : 864314,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172753328000,
        "topparentid" : 3494523,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375971000,
        "sysconcepts" : "memory interface ; rising edge ; int",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3494523,
        "parentitem" : "5e8e2d23fd977155116a71dd",
        "concepts" : "memory interface ; rising edge ; int",
        "documenttype" : "html",
        "isattachment" : "3494523",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151354000,
        "permanentid" : "726e75b8b8582ecca777b51568b355ea87a82a7249f06a6cd5e71b56c049",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2d23fd977155116a7207",
        "transactionid" : 864314,
        "title" : "Interrupts ",
        "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
        "date" : 1649151354000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0391:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151354574550229,
        "sysisattachment" : "3494523",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3494523,
        "size" : 252,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0391/b/functional-overview/smc/interrupts?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151140238,
        "syssize" : 252,
        "sysdate" : 1649151354000,
        "haslayout" : "1",
        "topparent" : "3494523",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3494523,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SDR and SRAM/NOR Memory Controller.",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151354000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0391/b/functional-overview/smc/interrupts?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0391/b/functional-overview/smc/interrupts?lang=en",
        "modified" : 1639049689000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151354574550229,
        "uri" : "https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/smc/interrupts",
        "syscollection" : "default"
      },
      "Title" : "Interrupts",
      "Uri" : "https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/smc/interrupts",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/smc/interrupts",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0391/b/functional-overview/smc/interrupts?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/smc/interrupts",
      "Excerpt" : "Interrupts The SRAM memory interface support interrupts. The interrupt is triggered on the rising edge of the smc_int_0 input for the SRAM memory interface.",
      "FirstSentences" : "Interrupts The SRAM memory interface support interrupts. The interrupt is triggered on the rising edge of the smc_int_0 input for the SRAM memory interface. See Interrupts operation for more ..."
    }, {
      "title" : "APB slave interface operation",
      "uri" : "https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/dmc-functional-operation/apb-slave-interface-operation",
      "printableUri" : "https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/dmc-functional-operation/apb-slave-interface-operation",
      "clickUri" : "https://developer.arm.com/documentation/ddi0391/b/functional-overview/dmc-functional-operation/apb-slave-interface-operation?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/dmc-functional-operation/apb-slave-interface-operation",
      "excerpt" : "APB slave interface operation The APB interface is clocked by the same clock as the AHB domain clock, dmc_ ... To enable a clean registered interface to the external infrastructure, the APB ...",
      "firstSentences" : "APB slave interface operation The APB interface is clocked by the same clock as the AHB domain clock, dmc_aclk. To enable a clean registered interface to the external infrastructure, the APB ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell AHB SDR and SRAM/NOR Memory Controller (PL243) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0391/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0391/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0391/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0391/b/en",
        "excerpt" : "PrimeCell AHB SDR and SRAM\\/NOR Memory Controller (PL243) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "PrimeCell AHB SDR and SRAM\\/NOR Memory Controller (PL243) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell AHB SDR and SRAM/NOR Memory Controller (PL243) Technical Reference Manual ",
          "document_number" : "ddi0391",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3494523",
          "sysurihash" : "kjsHb1uKxPOMlPJX",
          "urihash" : "kjsHb1uKxPOMlPJX",
          "sysuri" : "https://developer.arm.com/documentation/ddi0391/b/en",
          "systransactionid" : 864314,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172753328000,
          "topparentid" : 3494523,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375971000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151356000,
          "permanentid" : "2ee6a4a730851138695ef76c6bb0e4cbb60cf754681e2db2020044b36dbc",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2d23fd977155116a71dd",
          "transactionid" : 864314,
          "title" : "PrimeCell AHB SDR and SRAM/NOR Memory Controller (PL243) Technical Reference Manual ",
          "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
          "date" : 1649151356000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0391:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151356951470452,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1969,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0391/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151140318,
          "syssize" : 1969,
          "sysdate" : 1649151356000,
          "haslayout" : "1",
          "topparent" : "3494523",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3494523,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SDR and SRAM/NOR Memory Controller.",
          "wordcount" : 148,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151356000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0391/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0391/b/?lang=en",
          "modified" : 1639049689000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151356951470452,
          "uri" : "https://developer.arm.com/documentation/ddi0391/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell AHB SDR and SRAM/NOR Memory Controller (PL243) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0391/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0391/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0391/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0391/b/en",
        "Excerpt" : "PrimeCell AHB SDR and SRAM\\/NOR Memory Controller (PL243) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "PrimeCell AHB SDR and SRAM\\/NOR Memory Controller (PL243) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "APB slave interface operation ",
        "document_number" : "ddi0391",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3494523",
        "sysurihash" : "FbyorPBrpKlO1FVb",
        "urihash" : "FbyorPBrpKlO1FVb",
        "sysuri" : "https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/dmc-functional-operation/apb-slave-interface-operation",
        "systransactionid" : 864314,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172753328000,
        "topparentid" : 3494523,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375971000,
        "sysconcepts" : "commands ; APB interface ; wait ; clock ; Config ; missed auto-refresh ; pready LOW ; AHB domain",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3494523,
        "parentitem" : "5e8e2d23fd977155116a71dd",
        "concepts" : "commands ; APB interface ; wait ; clock ; Config ; missed auto-refresh ; pready LOW ; AHB domain",
        "documenttype" : "html",
        "isattachment" : "3494523",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151354000,
        "permanentid" : "3d308a7297cc1260d82d78974dab536f304ad263f19acd9e4108fffb950a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2d23fd977155116a7214",
        "transactionid" : 864314,
        "title" : "APB slave interface operation ",
        "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
        "date" : 1649151354000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0391:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151354525041630,
        "sysisattachment" : "3494523",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3494523,
        "size" : 1277,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0391/b/functional-overview/dmc-functional-operation/apb-slave-interface-operation?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151140318,
        "syssize" : 1277,
        "sysdate" : 1649151354000,
        "haslayout" : "1",
        "topparent" : "3494523",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3494523,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SDR and SRAM/NOR Memory Controller.",
        "wordcount" : 102,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151354000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0391/b/functional-overview/dmc-functional-operation/apb-slave-interface-operation?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0391/b/functional-overview/dmc-functional-operation/apb-slave-interface-operation?lang=en",
        "modified" : 1639049689000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151354525041630,
        "uri" : "https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/dmc-functional-operation/apb-slave-interface-operation",
        "syscollection" : "default"
      },
      "Title" : "APB slave interface operation",
      "Uri" : "https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/dmc-functional-operation/apb-slave-interface-operation",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/dmc-functional-operation/apb-slave-interface-operation",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0391/b/functional-overview/dmc-functional-operation/apb-slave-interface-operation?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/dmc-functional-operation/apb-slave-interface-operation",
      "Excerpt" : "APB slave interface operation The APB interface is clocked by the same clock as the AHB domain clock, dmc_ ... To enable a clean registered interface to the external infrastructure, the APB ...",
      "FirstSentences" : "APB slave interface operation The APB interface is clocked by the same clock as the AHB domain clock, dmc_aclk. To enable a clean registered interface to the external infrastructure, the APB ..."
    } ],
    "totalNumberOfChildResults" : 112,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "PrimeCell AHB SDR and SRAM/NOR Memory Controller (PL243) Technical Reference Manual ",
      "document_number" : "ddi0391",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3494523",
      "sysurihash" : "kjsHb1uKxPOMlPJX",
      "urihash" : "kjsHb1uKxPOMlPJX",
      "sysuri" : "https://developer.arm.com/documentation/ddi0391/b/en",
      "systransactionid" : 864314,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1172753328000,
      "topparentid" : 3494523,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586375971000,
      "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
      "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649151356000,
      "permanentid" : "2ee6a4a730851138695ef76c6bb0e4cbb60cf754681e2db2020044b36dbc",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2d23fd977155116a71dd",
      "transactionid" : 864314,
      "title" : "PrimeCell AHB SDR and SRAM/NOR Memory Controller (PL243) Technical Reference Manual ",
      "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
      "date" : 1649151356000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0391:b:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151356951470452,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 1969,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0391/b/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649151140318,
      "syssize" : 1969,
      "sysdate" : 1649151356000,
      "haslayout" : "1",
      "topparent" : "3494523",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3494523,
      "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SDR and SRAM/NOR Memory Controller.",
      "wordcount" : 148,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151356000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0391/b/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0391/b/?lang=en",
      "modified" : 1639049689000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151356951470452,
      "uri" : "https://developer.arm.com/documentation/ddi0391/b/en",
      "syscollection" : "default"
    },
    "Title" : "PrimeCell AHB SDR and SRAM/NOR Memory Controller (PL243) Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0391/b/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0391/b/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0391/b/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0391/b/en",
    "Excerpt" : "PrimeCell AHB SDR and SRAM\\/NOR Memory Controller (PL243) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
    "FirstSentences" : "PrimeCell AHB SDR and SRAM\\/NOR Memory Controller (PL243) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
  }, {
    "title" : "Configuration",
    "uri" : "https://developer.arm.com/documentation/100122/0100/en/Configuration",
    "printableUri" : "https://developer.arm.com/documentation/100122/0100/en/Configuration",
    "clickUri" : "https://developer.arm.com/documentation/100122/0100/Configuration?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100122/0100/en/Configuration",
    "excerpt" : "Configuration This chapter describes the powerup and configuration process of the Versatile Express V2M- ... It contains the following sections: \\uFFFDOverview of the V2M-Juno r1 motherboard ...",
    "firstSentences" : "Configuration This chapter describes the powerup and configuration process of the Versatile Express V2M-Juno r1 motherboard. It contains the following sections: \\uFFFDOverview of the V2M-Juno r1 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100122/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100122/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100122/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100122/0100/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
      "firstSentences" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual Copyright \\u00A9 2015\\u20132017 ARM Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual ",
        "document_number" : "100122",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3444148",
        "sysurihash" : "XAAdMadBafjMcoñZ",
        "urihash" : "XAAdMadBafjMcoñZ",
        "sysuri" : "https://developer.arm.com/documentation/100122/0100/en",
        "systransactionid" : 864310,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1492007530000,
        "topparentid" : 3444148,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596096814000,
        "sysconcepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; radio ; provisions ; implementations ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation ; Non-Confidential",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
        "concepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; radio ; provisions ; implementations ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation ; Non-Confidential",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151156000,
        "permanentid" : "2a55f2f82699da0e61ab3a9eacece291a27d64d43c3e221ac495d8a4e31e",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22812ef3ce30357bc288e8",
        "transactionid" : 864310,
        "title" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual ",
        "products" : [ "Juno Development Board" ],
        "date" : 1649151156000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100122:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151156318720700,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5700,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100122/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150784590,
        "syssize" : 5700,
        "sysdate" : 1649151156000,
        "haslayout" : "1",
        "topparent" : "3444148",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3444148,
        "content_description" : "This book describes the ARM Versatile Express Juno r1 Development Platform, that is, the V2M-Junor1 motherboard. This development board contains the Juno r1 Development Platform SoC.",
        "wordcount" : 383,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151156000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100122/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100122/0100/?lang=en",
        "modified" : 1635950697000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151156318720700,
        "uri" : "https://developer.arm.com/documentation/100122/0100/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100122/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100122/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100122/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100122/0100/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
      "FirstSentences" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual Copyright \\u00A9 2015\\u20132017 ARM Limited or its affiliates. All rights reserved. Proprietary notices ..."
    },
    "childResults" : [ {
      "title" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100122/0100/en/pdf/arm_versatile_express_juno_r1_development_platform_(v2m_juno_r1)_technical_reference_manual_100122_0100_05_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/100122/0100/en/pdf/arm_versatile_express_juno_r1_development_platform_(v2m_juno_r1)_technical_reference_manual_100122_0100_05_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5f22812ff3ce30357bc2897a",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100122/0100/en/pdf/arm_versatile_express_juno_r1_development_platform_(v2m_juno_r1)_technical_reference_manual_100122_0100_05_en.pdf",
      "excerpt" : "THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... DAMAGES. This document consists solely of commercial items.",
      "firstSentences" : "ARM® Versatile™ Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual Copyright © 2015–2017 ARM Limited or its affiliates. All rights reserved. ARM 100122_0100_05_en ARM® ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100122/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100122/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100122/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100122/0100/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual Copyright \\u00A9 2015\\u20132017 ARM Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual ",
          "document_number" : "100122",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3444148",
          "sysurihash" : "XAAdMadBafjMcoñZ",
          "urihash" : "XAAdMadBafjMcoñZ",
          "sysuri" : "https://developer.arm.com/documentation/100122/0100/en",
          "systransactionid" : 864310,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1492007530000,
          "topparentid" : 3444148,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596096814000,
          "sysconcepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; radio ; provisions ; implementations ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation ; Non-Confidential",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
          "concepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; radio ; provisions ; implementations ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation ; Non-Confidential",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151156000,
          "permanentid" : "2a55f2f82699da0e61ab3a9eacece291a27d64d43c3e221ac495d8a4e31e",
          "syslanguage" : [ "English" ],
          "itemid" : "5f22812ef3ce30357bc288e8",
          "transactionid" : 864310,
          "title" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual ",
          "products" : [ "Juno Development Board" ],
          "date" : 1649151156000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100122:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151156318720700,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5700,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100122/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150784590,
          "syssize" : 5700,
          "sysdate" : 1649151156000,
          "haslayout" : "1",
          "topparent" : "3444148",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3444148,
          "content_description" : "This book describes the ARM Versatile Express Juno r1 Development Platform, that is, the V2M-Junor1 motherboard. This development board contains the Juno r1 Development Platform SoC.",
          "wordcount" : 383,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
          "document_revision" : "05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151156000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100122/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100122/0100/?lang=en",
          "modified" : 1635950697000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151156318720700,
          "uri" : "https://developer.arm.com/documentation/100122/0100/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100122/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100122/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100122/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100122/0100/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual Copyright \\u00A9 2015\\u20132017 ARM Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual ",
        "document_number" : "100122",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3444148",
        "sysauthor" : "ARM",
        "sysurihash" : "4cCBaGr2WqfrJoBP",
        "urihash" : "4cCBaGr2WqfrJoBP",
        "sysuri" : "https://developer.arm.com/documentation/100122/0100/en/pdf/arm_versatile_express_juno_r1_development_platform_(v2m_juno_r1)_technical_reference_manual_100122_0100_05_en.pdf",
        "keywords" : "development boards, versatile express",
        "systransactionid" : 864310,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1492007530000,
        "topparentid" : 3444148,
        "numberofpages" : 149,
        "sysconcepts" : "Juno r1 ; V2M ; subsections ; rear panels ; configurations ; controller ; assignments ; connectors ; Location of components ; registers ; LogicTile daughterboards ; microSD card ; peripherals ; daughterboard site ; daughterboard ; standby-state",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
        "attachmentparentid" : 3444148,
        "parentitem" : "5f22812ef3ce30357bc288e8",
        "concepts" : "Juno r1 ; V2M ; subsections ; rear panels ; configurations ; controller ; assignments ; connectors ; Location of components ; registers ; LogicTile daughterboards ; microSD card ; peripherals ; daughterboard site ; daughterboard ; standby-state",
        "documenttype" : "pdf",
        "isattachment" : "3444148",
        "sysindexeddate" : 1649151158000,
        "permanentid" : "3db0cc463619684dcff78817464b704690de962b48e046b0d424935e2e29",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22812ff3ce30357bc2897a",
        "transactionid" : 864310,
        "title" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual ",
        "subject" : "This book describes the ARM® Versatile™ Express Juno r1 Development Platform, that is, the V2M‑Juno r1 motherboard. This development board contains the Juno r1 Development Platform SoC.",
        "date" : 1649151157000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100122:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151157770474100,
        "sysisattachment" : "3444148",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3444148,
        "size" : 1038375,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5f22812ff3ce30357bc2897a",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150787159,
        "syssubject" : "This book describes the ARM® Versatile™ Express Juno r1 Development Platform, that is, the V2M‑Juno r1 motherboard. This development board contains the Juno r1 Development Platform SoC.",
        "syssize" : 1038375,
        "sysdate" : 1649151157000,
        "topparent" : "3444148",
        "author" : "ARM",
        "label_version" : "1.0",
        "systopparentid" : 3444148,
        "content_description" : "This book describes the ARM Versatile Express Juno r1 Development Platform, that is, the V2M-Junor1 motherboard. This development board contains the Juno r1 Development Platform SoC.",
        "wordcount" : 2681,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151158000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5f22812ff3ce30357bc2897a",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151157770474100,
        "uri" : "https://developer.arm.com/documentation/100122/0100/en/pdf/arm_versatile_express_juno_r1_development_platform_(v2m_juno_r1)_technical_reference_manual_100122_0100_05_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100122/0100/en/pdf/arm_versatile_express_juno_r1_development_platform_(v2m_juno_r1)_technical_reference_manual_100122_0100_05_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/100122/0100/en/pdf/arm_versatile_express_juno_r1_development_platform_(v2m_juno_r1)_technical_reference_manual_100122_0100_05_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5f22812ff3ce30357bc2897a",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100122/0100/en/pdf/arm_versatile_express_juno_r1_development_platform_(v2m_juno_r1)_technical_reference_manual_100122_0100_05_en.pdf",
      "Excerpt" : "THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... DAMAGES. This document consists solely of commercial items.",
      "FirstSentences" : "ARM® Versatile™ Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual Copyright © 2015–2017 ARM Limited or its affiliates. All rights reserved. ARM 100122_0100_05_en ARM® ..."
    }, {
      "title" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100122/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100122/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100122/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100122/0100/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
      "firstSentences" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual Copyright \\u00A9 2015\\u20132017 ARM Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual ",
        "document_number" : "100122",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3444148",
        "sysurihash" : "XAAdMadBafjMcoñZ",
        "urihash" : "XAAdMadBafjMcoñZ",
        "sysuri" : "https://developer.arm.com/documentation/100122/0100/en",
        "systransactionid" : 864310,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1492007530000,
        "topparentid" : 3444148,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596096814000,
        "sysconcepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; radio ; provisions ; implementations ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation ; Non-Confidential",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
        "concepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; radio ; provisions ; implementations ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation ; Non-Confidential",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151156000,
        "permanentid" : "2a55f2f82699da0e61ab3a9eacece291a27d64d43c3e221ac495d8a4e31e",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22812ef3ce30357bc288e8",
        "transactionid" : 864310,
        "title" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual ",
        "products" : [ "Juno Development Board" ],
        "date" : 1649151156000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100122:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151156318720700,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5700,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100122/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150784590,
        "syssize" : 5700,
        "sysdate" : 1649151156000,
        "haslayout" : "1",
        "topparent" : "3444148",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3444148,
        "content_description" : "This book describes the ARM Versatile Express Juno r1 Development Platform, that is, the V2M-Junor1 motherboard. This development board contains the Juno r1 Development Platform SoC.",
        "wordcount" : 383,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151156000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100122/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100122/0100/?lang=en",
        "modified" : 1635950697000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151156318720700,
        "uri" : "https://developer.arm.com/documentation/100122/0100/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100122/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100122/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100122/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100122/0100/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
      "FirstSentences" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual Copyright \\u00A9 2015\\u20132017 ARM Limited or its affiliates. All rights reserved. Proprietary notices ..."
    }, {
      "title" : "Powerup and configuration sequence",
      "uri" : "https://developer.arm.com/documentation/100122/0100/en/Configuration/Configuration-process-and-operating-modes/Powerup-and-configuration-sequence",
      "printableUri" : "https://developer.arm.com/documentation/100122/0100/en/Configuration/Configuration-process-and-operating-modes/Powerup-and-configuration-sequence",
      "clickUri" : "https://developer.arm.com/documentation/100122/0100/Configuration/Configuration-process-and-operating-modes/Powerup-and-configuration-sequence?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100122/0100/en/Configuration/Configuration-process-and-operating-modes/Powerup-and-configuration-sequence",
      "excerpt" : "The SCP in the Juno r1 SoC boots from internal ROM and then performs the basic setup of the Juno r1 ... The application code runs. ... Powerup and configuration sequence Juno Development Board",
      "firstSentences" : "Powerup and configuration sequence The powerup and configuration sequence takes the V2M-Juno r1 motherboard from the standby-state to the operating-state. Pressing the On\\/Off Soft Reset button ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100122/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100122/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100122/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100122/0100/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual Copyright \\u00A9 2015\\u20132017 ARM Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual ",
          "document_number" : "100122",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3444148",
          "sysurihash" : "XAAdMadBafjMcoñZ",
          "urihash" : "XAAdMadBafjMcoñZ",
          "sysuri" : "https://developer.arm.com/documentation/100122/0100/en",
          "systransactionid" : 864310,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1492007530000,
          "topparentid" : 3444148,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596096814000,
          "sysconcepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; radio ; provisions ; implementations ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation ; Non-Confidential",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
          "concepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; radio ; provisions ; implementations ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation ; Non-Confidential",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151156000,
          "permanentid" : "2a55f2f82699da0e61ab3a9eacece291a27d64d43c3e221ac495d8a4e31e",
          "syslanguage" : [ "English" ],
          "itemid" : "5f22812ef3ce30357bc288e8",
          "transactionid" : 864310,
          "title" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual ",
          "products" : [ "Juno Development Board" ],
          "date" : 1649151156000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100122:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151156318720700,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5700,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100122/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150784590,
          "syssize" : 5700,
          "sysdate" : 1649151156000,
          "haslayout" : "1",
          "topparent" : "3444148",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3444148,
          "content_description" : "This book describes the ARM Versatile Express Juno r1 Development Platform, that is, the V2M-Junor1 motherboard. This development board contains the Juno r1 Development Platform SoC.",
          "wordcount" : 383,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
          "document_revision" : "05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151156000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100122/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100122/0100/?lang=en",
          "modified" : 1635950697000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151156318720700,
          "uri" : "https://developer.arm.com/documentation/100122/0100/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100122/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100122/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100122/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100122/0100/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual Copyright \\u00A9 2015\\u20132017 ARM Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Powerup and configuration sequence ",
        "document_number" : "100122",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3444148",
        "sysurihash" : "1Ci1TEpm7bHL0l1ñ",
        "urihash" : "1Ci1TEpm7bHL0l1ñ",
        "sysuri" : "https://developer.arm.com/documentation/100122/0100/en/Configuration/Configuration-process-and-operating-modes/Powerup-and-configuration-sequence",
        "systransactionid" : 864310,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1492007530000,
        "topparentid" : 3444148,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596096814000,
        "sysconcepts" : "Juno r1 ; configuration ; LogicTile daughterboard ; Soft Reset ; V2M ; command-line interface ; standby-state ; HBI ; operating-state ; internal ROM ; controller PMIC ; peripherals",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
        "attachmentparentid" : 3444148,
        "parentitem" : "5f22812ef3ce30357bc288e8",
        "concepts" : "Juno r1 ; configuration ; LogicTile daughterboard ; Soft Reset ; V2M ; command-line interface ; standby-state ; HBI ; operating-state ; internal ROM ; controller PMIC ; peripherals",
        "documenttype" : "html",
        "isattachment" : "3444148",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151156000,
        "permanentid" : "c2fb348c6ecd10929607a667bcfe723174e28e0668172795c9988b04cf60",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22812ef3ce30357bc28919",
        "transactionid" : 864310,
        "title" : "Powerup and configuration sequence ",
        "products" : [ "Juno Development Board" ],
        "date" : 1649151156000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100122:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151156268477156,
        "sysisattachment" : "3444148",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3444148,
        "size" : 3508,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100122/0100/Configuration/Configuration-process-and-operating-modes/Powerup-and-configuration-sequence?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150784580,
        "syssize" : 3508,
        "sysdate" : 1649151156000,
        "haslayout" : "1",
        "topparent" : "3444148",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3444148,
        "content_description" : "This book describes the ARM Versatile Express Juno r1 Development Platform, that is, the V2M-Junor1 motherboard. This development board contains the Juno r1 Development Platform SoC.",
        "wordcount" : 187,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151156000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100122/0100/Configuration/Configuration-process-and-operating-modes/Powerup-and-configuration-sequence?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100122/0100/Configuration/Configuration-process-and-operating-modes/Powerup-and-configuration-sequence?lang=en",
        "modified" : 1635950697000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151156268477156,
        "uri" : "https://developer.arm.com/documentation/100122/0100/en/Configuration/Configuration-process-and-operating-modes/Powerup-and-configuration-sequence",
        "syscollection" : "default"
      },
      "Title" : "Powerup and configuration sequence",
      "Uri" : "https://developer.arm.com/documentation/100122/0100/en/Configuration/Configuration-process-and-operating-modes/Powerup-and-configuration-sequence",
      "PrintableUri" : "https://developer.arm.com/documentation/100122/0100/en/Configuration/Configuration-process-and-operating-modes/Powerup-and-configuration-sequence",
      "ClickUri" : "https://developer.arm.com/documentation/100122/0100/Configuration/Configuration-process-and-operating-modes/Powerup-and-configuration-sequence?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100122/0100/en/Configuration/Configuration-process-and-operating-modes/Powerup-and-configuration-sequence",
      "Excerpt" : "The SCP in the Juno r1 SoC boots from internal ROM and then performs the basic setup of the Juno r1 ... The application code runs. ... Powerup and configuration sequence Juno Development Board",
      "FirstSentences" : "Powerup and configuration sequence The powerup and configuration sequence takes the V2M-Juno r1 motherboard from the standby-state to the operating-state. Pressing the On\\/Off Soft Reset button ..."
    } ],
    "totalNumberOfChildResults" : 133,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Configuration ",
      "document_number" : "100122",
      "document_version" : "0100",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3444148",
      "sysurihash" : "KcVDHndPc9yjiJgL",
      "urihash" : "KcVDHndPc9yjiJgL",
      "sysuri" : "https://developer.arm.com/documentation/100122/0100/en/Configuration",
      "systransactionid" : 864310,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1492007530000,
      "topparentid" : 3444148,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1596096814000,
      "sysconcepts" : "r1 motherboard ; configuration ; V2M ; uFFFDConfiguration ; uFFFDCommand-line interface ; reset push ; operating modes ; Versatile Express",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
      "attachmentparentid" : 3444148,
      "parentitem" : "5f22812ef3ce30357bc288e8",
      "concepts" : "r1 motherboard ; configuration ; V2M ; uFFFDConfiguration ; uFFFDCommand-line interface ; reset push ; operating modes ; Versatile Express",
      "documenttype" : "html",
      "isattachment" : "3444148",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649151160000,
      "permanentid" : "3fe9d465bf3c9880c9f657a9b5f4485ea52ec8f66deb64e878faf8550da7",
      "syslanguage" : [ "English" ],
      "itemid" : "5f22812ef3ce30357bc28915",
      "transactionid" : 864310,
      "title" : "Configuration ",
      "products" : [ "Juno Development Board" ],
      "date" : 1649151160000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100122:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151160956928134,
      "sysisattachment" : "3444148",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3444148,
      "size" : 434,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100122/0100/Configuration?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150784590,
      "syssize" : 434,
      "sysdate" : 1649151160000,
      "haslayout" : "1",
      "topparent" : "3444148",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3444148,
      "content_description" : "This book describes the ARM Versatile Express Juno r1 Development Platform, that is, the V2M-Junor1 motherboard. This development board contains the Juno r1 Development Platform SoC.",
      "wordcount" : 35,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
      "document_revision" : "05",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151160000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100122/0100/Configuration?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100122/0100/Configuration?lang=en",
      "modified" : 1635950697000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151160956928134,
      "uri" : "https://developer.arm.com/documentation/100122/0100/en/Configuration",
      "syscollection" : "default"
    },
    "Title" : "Configuration",
    "Uri" : "https://developer.arm.com/documentation/100122/0100/en/Configuration",
    "PrintableUri" : "https://developer.arm.com/documentation/100122/0100/en/Configuration",
    "ClickUri" : "https://developer.arm.com/documentation/100122/0100/Configuration?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100122/0100/en/Configuration",
    "Excerpt" : "Configuration This chapter describes the powerup and configuration process of the Versatile Express V2M- ... It contains the following sections: \\uFFFDOverview of the V2M-Juno r1 motherboard ...",
    "FirstSentences" : "Configuration This chapter describes the powerup and configuration process of the Versatile Express V2M-Juno r1 motherboard. It contains the following sections: \\uFFFDOverview of the V2M-Juno r1 ..."
  }, {
    "title" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0417/a/en/pdf/DDI0417A_udmac_pl230_r0p0_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0417/a/en/pdf/DDI0417A_udmac_pl230_r0p0_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f74b4911b758617cd95b9e6",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0417/a/en/pdf/DDI0417A_udmac_pl230_r0p0_trm.pdf",
    "excerpt" : "Reference Manual ... Chapter 3 ... Chapter 4 ... ARM DDI 0417A ... Preface ... About this manual ... x Feedback ... xiv ... Introduction ... 1.2 ... About the µDMAC ... 1-2 Terminology ... 2-5",
    "firstSentences" : "PrimeCell µDMA Controller (PL230) Revision: r0p0 Technical Reference Manual Copyright © 2007 ARM Limited. All rights reserved. ARM DDI 0417A ii PrimeCell µDMA Controller (PL230) Technical ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0417/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0417/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0417/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0417/a/en",
      "excerpt" : "PrimeCell\\u00AE \\u00B5DMA Controller (PL230) Technical Reference Manual Revision: ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "PrimeCell\\u00AE \\u00B5DMA Controller (PL230) Technical Reference Manual Revision: r0p0 Copyright \\u00A9 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual ",
        "document_number" : "ddi0417",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484192",
        "sysurihash" : "pPA3Wd0Xr7ñkXKip",
        "urihash" : "pPA3Wd0Xr7ñkXKip",
        "sysuri" : "https://developer.arm.com/documentation/ddi0417/a/en",
        "systransactionid" : 864308,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1174860224000,
        "topparentid" : 3484192,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1601483920000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151073000,
        "permanentid" : "59faa303b26e15fbc1936ce75502e2449c8c66b1582470eff762386b1571",
        "syslanguage" : [ "English" ],
        "itemid" : "5f74b4901b758617cd95b99d",
        "transactionid" : 864308,
        "title" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual ",
        "products" : [ "DMA Controller" ],
        "date" : 1649151073000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0417:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151073164830768,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1894,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0417/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150699672,
        "syssize" : 1894,
        "sysdate" : 1649151073000,
        "haslayout" : "1",
        "topparent" : "3484192",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484192,
        "content_description" : "This manual is written for system designers, system integrators, and verification engineers who are designing a System-on-Chip (SoC) device that includes the uDMA Controller (uDMAC). The manual describes the external functionality of the uDMAC.",
        "wordcount" : 144,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151073000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0417/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0417/a/?lang=en",
        "modified" : 1639128705000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151073164830768,
        "uri" : "https://developer.arm.com/documentation/ddi0417/a/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0417/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0417/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0417/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0417/a/en",
      "Excerpt" : "PrimeCell\\u00AE \\u00B5DMA Controller (PL230) Technical Reference Manual Revision: ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "PrimeCell\\u00AE \\u00B5DMA Controller (PL230) Technical Reference Manual Revision: r0p0 Copyright \\u00A9 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and ..."
    },
    "childResults" : [ {
      "title" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0417/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0417/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0417/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0417/a/en",
      "excerpt" : "PrimeCell\\u00AE \\u00B5DMA Controller (PL230) Technical Reference Manual Revision: ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "PrimeCell\\u00AE \\u00B5DMA Controller (PL230) Technical Reference Manual Revision: r0p0 Copyright \\u00A9 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual ",
        "document_number" : "ddi0417",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484192",
        "sysurihash" : "pPA3Wd0Xr7ñkXKip",
        "urihash" : "pPA3Wd0Xr7ñkXKip",
        "sysuri" : "https://developer.arm.com/documentation/ddi0417/a/en",
        "systransactionid" : 864308,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1174860224000,
        "topparentid" : 3484192,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1601483920000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151073000,
        "permanentid" : "59faa303b26e15fbc1936ce75502e2449c8c66b1582470eff762386b1571",
        "syslanguage" : [ "English" ],
        "itemid" : "5f74b4901b758617cd95b99d",
        "transactionid" : 864308,
        "title" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual ",
        "products" : [ "DMA Controller" ],
        "date" : 1649151073000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0417:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151073164830768,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1894,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0417/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150699672,
        "syssize" : 1894,
        "sysdate" : 1649151073000,
        "haslayout" : "1",
        "topparent" : "3484192",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484192,
        "content_description" : "This manual is written for system designers, system integrators, and verification engineers who are designing a System-on-Chip (SoC) device that includes the uDMA Controller (uDMAC). The manual describes the external functionality of the uDMAC.",
        "wordcount" : 144,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151073000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0417/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0417/a/?lang=en",
        "modified" : 1639128705000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151073164830768,
        "uri" : "https://developer.arm.com/documentation/ddi0417/a/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0417/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0417/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0417/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0417/a/en",
      "Excerpt" : "PrimeCell\\u00AE \\u00B5DMA Controller (PL230) Technical Reference Manual Revision: ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "PrimeCell\\u00AE \\u00B5DMA Controller (PL230) Technical Reference Manual Revision: r0p0 Copyright \\u00A9 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and ..."
    }, {
      "title" : "DMA control",
      "uri" : "https://developer.arm.com/documentation/ddi0417/a/en/Functional-Overview/Functional-operation/DMA-control",
      "printableUri" : "https://developer.arm.com/documentation/ddi0417/a/en/Functional-Overview/Functional-operation/DMA-control",
      "clickUri" : "https://developer.arm.com/documentation/ddi0417/a/Functional-Overview/Functional-operation/DMA-control?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0417/a/en/Functional-Overview/Functional-operation/DMA-control",
      "excerpt" : "T4 The controller asserts dma_active[C] (see rule 2 and rule 3) and starts the DMA transfer ... WD Writes data. ... The controller includes this request during the next arbitration process.",
      "firstSentences" : "2.2.3. DMA control This section describes: Handshake rules DMA signaling DMA arbitration rate Priority DMA cycle types Error signaling. Handshake rules The controller uses the DMA handshake rules ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0417/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0417/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0417/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0417/a/en",
        "excerpt" : "PrimeCell\\u00AE \\u00B5DMA Controller (PL230) Technical Reference Manual Revision: ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "PrimeCell\\u00AE \\u00B5DMA Controller (PL230) Technical Reference Manual Revision: r0p0 Copyright \\u00A9 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual ",
          "document_number" : "ddi0417",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484192",
          "sysurihash" : "pPA3Wd0Xr7ñkXKip",
          "urihash" : "pPA3Wd0Xr7ñkXKip",
          "sysuri" : "https://developer.arm.com/documentation/ddi0417/a/en",
          "systransactionid" : 864308,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1174860224000,
          "topparentid" : 3484192,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1601483920000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151073000,
          "permanentid" : "59faa303b26e15fbc1936ce75502e2449c8c66b1582470eff762386b1571",
          "syslanguage" : [ "English" ],
          "itemid" : "5f74b4901b758617cd95b99d",
          "transactionid" : 864308,
          "title" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1649151073000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0417:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151073164830768,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1894,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0417/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150699672,
          "syssize" : 1894,
          "sysdate" : 1649151073000,
          "haslayout" : "1",
          "topparent" : "3484192",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484192,
          "content_description" : "This manual is written for system designers, system integrators, and verification engineers who are designing a System-on-Chip (SoC) device that includes the uDMA Controller (uDMAC). The manual describes the external functionality of the uDMAC.",
          "wordcount" : 144,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151073000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0417/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0417/a/?lang=en",
          "modified" : 1639128705000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151073164830768,
          "uri" : "https://developer.arm.com/documentation/ddi0417/a/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0417/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0417/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0417/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0417/a/en",
        "Excerpt" : "PrimeCell\\u00AE \\u00B5DMA Controller (PL230) Technical Reference Manual Revision: ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "PrimeCell\\u00AE \\u00B5DMA Controller (PL230) Technical Reference Manual Revision: r0p0 Copyright \\u00A9 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "DMA control ",
        "document_number" : "ddi0417",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484192",
        "sysurihash" : "LlrUspROFwZfJ4rN",
        "urihash" : "LlrUspROFwZfJ4rN",
        "sysuri" : "https://developer.arm.com/documentation/ddi0417/a/en/Functional-Overview/Functional-operation/DMA-control",
        "systransactionid" : 864308,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1174860224000,
        "topparentid" : 3484192,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1601483920000,
        "sysconcepts" : "controller ; data structures ; requests ; arbitration process ; channels ; DMA transfers ; host processor ; highest priority ; word increments ; dma ; handshake rules ; lists ; peripheral scatter-gather ; useburst ; waitonreq ; end pointer",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3484192,
        "parentitem" : "5f74b4901b758617cd95b99d",
        "concepts" : "controller ; data structures ; requests ; arbitration process ; channels ; DMA transfers ; host processor ; highest priority ; word increments ; dma ; handshake rules ; lists ; peripheral scatter-gather ; useburst ; waitonreq ; end pointer",
        "documenttype" : "html",
        "isattachment" : "3484192",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151072000,
        "permanentid" : "76f48fd2b466b91aa88f99dc6226de80a5f66bde02386550d99aa7686ff9",
        "syslanguage" : [ "English" ],
        "itemid" : "5f74b4901b758617cd95b9ac",
        "transactionid" : 864308,
        "title" : "DMA control ",
        "products" : [ "DMA Controller" ],
        "date" : 1649151072000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0417:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151072095085991,
        "sysisattachment" : "3484192",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484192,
        "size" : 34568,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0417/a/Functional-Overview/Functional-operation/DMA-control?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150699643,
        "syssize" : 34568,
        "sysdate" : 1649151072000,
        "haslayout" : "1",
        "topparent" : "3484192",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484192,
        "content_description" : "This manual is written for system designers, system integrators, and verification engineers who are designing a System-on-Chip (SoC) device that includes the uDMA Controller (uDMAC). The manual describes the external functionality of the uDMAC.",
        "wordcount" : 491,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151072000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0417/a/Functional-Overview/Functional-operation/DMA-control?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0417/a/Functional-Overview/Functional-operation/DMA-control?lang=en",
        "modified" : 1639128705000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151072095085991,
        "uri" : "https://developer.arm.com/documentation/ddi0417/a/en/Functional-Overview/Functional-operation/DMA-control",
        "syscollection" : "default"
      },
      "Title" : "DMA control",
      "Uri" : "https://developer.arm.com/documentation/ddi0417/a/en/Functional-Overview/Functional-operation/DMA-control",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0417/a/en/Functional-Overview/Functional-operation/DMA-control",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0417/a/Functional-Overview/Functional-operation/DMA-control?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0417/a/en/Functional-Overview/Functional-operation/DMA-control",
      "Excerpt" : "T4 The controller asserts dma_active[C] (see rule 2 and rule 3) and starts the DMA transfer ... WD Writes data. ... The controller includes this request during the next arbitration process.",
      "FirstSentences" : "2.2.3. DMA control This section describes: Handshake rules DMA signaling DMA arbitration rate Priority DMA cycle types Error signaling. Handshake rules The controller uses the DMA handshake rules ..."
    }, {
      "title" : "Register descriptions",
      "uri" : "https://developer.arm.com/documentation/ddi0417/a/en/Programmer-s-Model/Register-descriptions",
      "printableUri" : "https://developer.arm.com/documentation/ddi0417/a/en/Programmer-s-Model/Register-descriptions",
      "clickUri" : "https://developer.arm.com/documentation/ddi0417/a/Programmer-s-Model/Register-descriptions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0417/a/en/Programmer-s-Model/Register-descriptions",
      "excerpt" : "3.2. Register descriptions This section describes the registers with the exception of the test registers that Chapter 4 Programmer's ... Table 3.1 lists the registers in base offset order.",
      "firstSentences" : "3.2. Register descriptions This section describes the registers with the exception of the test registers that Chapter 4 Programmer's Model for Test describes. Table 3.1 lists the registers in base ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0417/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0417/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0417/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0417/a/en",
        "excerpt" : "PrimeCell\\u00AE \\u00B5DMA Controller (PL230) Technical Reference Manual Revision: ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "PrimeCell\\u00AE \\u00B5DMA Controller (PL230) Technical Reference Manual Revision: r0p0 Copyright \\u00A9 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual ",
          "document_number" : "ddi0417",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484192",
          "sysurihash" : "pPA3Wd0Xr7ñkXKip",
          "urihash" : "pPA3Wd0Xr7ñkXKip",
          "sysuri" : "https://developer.arm.com/documentation/ddi0417/a/en",
          "systransactionid" : 864308,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1174860224000,
          "topparentid" : 3484192,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1601483920000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151073000,
          "permanentid" : "59faa303b26e15fbc1936ce75502e2449c8c66b1582470eff762386b1571",
          "syslanguage" : [ "English" ],
          "itemid" : "5f74b4901b758617cd95b99d",
          "transactionid" : 864308,
          "title" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1649151073000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0417:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151073164830768,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1894,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0417/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150699672,
          "syssize" : 1894,
          "sysdate" : 1649151073000,
          "haslayout" : "1",
          "topparent" : "3484192",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484192,
          "content_description" : "This manual is written for system designers, system integrators, and verification engineers who are designing a System-on-Chip (SoC) device that includes the uDMA Controller (uDMAC). The manual describes the external functionality of the uDMAC.",
          "wordcount" : 144,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151073000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0417/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0417/a/?lang=en",
          "modified" : 1639128705000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151073164830768,
          "uri" : "https://developer.arm.com/documentation/ddi0417/a/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0417/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0417/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0417/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0417/a/en",
        "Excerpt" : "PrimeCell\\u00AE \\u00B5DMA Controller (PL230) Technical Reference Manual Revision: ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "PrimeCell\\u00AE \\u00B5DMA Controller (PL230) Technical Reference Manual Revision: r0p0 Copyright \\u00A9 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Register descriptions ",
        "document_number" : "ddi0417",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484192",
        "sysurihash" : "ItOBpfOYwAgK3pyð",
        "urihash" : "ItOBpfOYwAgK3pyð",
        "sysuri" : "https://developer.arm.com/documentation/ddi0417/a/en/Programmer-s-Model/Register-descriptions",
        "systransactionid" : 864308,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1174860224000,
        "topparentid" : 3484192,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1601483920000,
        "sysconcepts" : "channels ; RO ; WO ; dma ; registers ; control data ; alt ; reset ; Programmer ; Peripheral identification ; request mask ; useburst ; Bus error ; waitonreq",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3484192,
        "parentitem" : "5f74b4901b758617cd95b99d",
        "concepts" : "channels ; RO ; WO ; dma ; registers ; control data ; alt ; reset ; Programmer ; Peripheral identification ; request mask ; useburst ; Bus error ; waitonreq",
        "documenttype" : "html",
        "isattachment" : "3484192",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151072000,
        "permanentid" : "d971c2166ee5cd37b712e2e2805b70e469c436f02193705d6f089cdd29a3",
        "syslanguage" : [ "English" ],
        "itemid" : "5f74b4901b758617cd95b9b0",
        "transactionid" : 864308,
        "title" : "Register descriptions ",
        "products" : [ "DMA Controller" ],
        "date" : 1649151072000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0417:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151072013032386,
        "sysisattachment" : "3484192",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484192,
        "size" : 2283,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0417/a/Programmer-s-Model/Register-descriptions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150699625,
        "syssize" : 2283,
        "sysdate" : 1649151072000,
        "haslayout" : "1",
        "topparent" : "3484192",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484192,
        "content_description" : "This manual is written for system designers, system integrators, and verification engineers who are designing a System-on-Chip (SoC) device that includes the uDMA Controller (uDMAC). The manual describes the external functionality of the uDMAC.",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151072000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0417/a/Programmer-s-Model/Register-descriptions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0417/a/Programmer-s-Model/Register-descriptions?lang=en",
        "modified" : 1639128705000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151072013032386,
        "uri" : "https://developer.arm.com/documentation/ddi0417/a/en/Programmer-s-Model/Register-descriptions",
        "syscollection" : "default"
      },
      "Title" : "Register descriptions",
      "Uri" : "https://developer.arm.com/documentation/ddi0417/a/en/Programmer-s-Model/Register-descriptions",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0417/a/en/Programmer-s-Model/Register-descriptions",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0417/a/Programmer-s-Model/Register-descriptions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0417/a/en/Programmer-s-Model/Register-descriptions",
      "Excerpt" : "3.2. Register descriptions This section describes the registers with the exception of the test registers that Chapter 4 Programmer's ... Table 3.1 lists the registers in base offset order.",
      "FirstSentences" : "3.2. Register descriptions This section describes the registers with the exception of the test registers that Chapter 4 Programmer's Model for Test describes. Table 3.1 lists the registers in base ..."
    } ],
    "totalNumberOfChildResults" : 57,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual ",
      "document_number" : "ddi0417",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3484192",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "qDXlTXo5pðrHzIQE",
      "urihash" : "qDXlTXo5pðrHzIQE",
      "sysuri" : "https://developer.arm.com/documentation/ddi0417/a/en/pdf/DDI0417A_udmac_pl230_r0p0_trm.pdf",
      "systransactionid" : 864308,
      "copyright" : "Copyright © 2007 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1174860224000,
      "topparentid" : 3484192,
      "numberofpages" : 128,
      "sysconcepts" : "controllers ; data structures ; registers ; assignments ; DMA cycles ; arbitration process ; requests ; channels ; DMA transfers ; documentation ; signals ; ARM ; system memory ; priority level ; cycle ; highest priority",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
      "attachmentparentid" : 3484192,
      "parentitem" : "5f74b4901b758617cd95b99d",
      "concepts" : "controllers ; data structures ; registers ; assignments ; DMA cycles ; arbitration process ; requests ; channels ; DMA transfers ; documentation ; signals ; ARM ; system memory ; priority level ; cycle ; highest priority",
      "documenttype" : "pdf",
      "isattachment" : "3484192",
      "sysindexeddate" : 1649151076000,
      "permanentid" : "aa3da2f029f8bcf1c261750546b3b8b73787e8838c74dee352fac2225d4e",
      "syslanguage" : [ "English" ],
      "itemid" : "5f74b4911b758617cd95b9e6",
      "transactionid" : 864308,
      "title" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual ",
      "date" : 1649151076000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0417:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151076208347675,
      "sysisattachment" : "3484192",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3484192,
      "size" : 915795,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f74b4911b758617cd95b9e6",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150701697,
      "syssize" : 915795,
      "sysdate" : 1649151076000,
      "topparent" : "3484192",
      "author" : "ARM Limited",
      "label_version" : "r0p0",
      "systopparentid" : 3484192,
      "content_description" : "This manual is written for system designers, system integrators, and verification engineers who are designing a System-on-Chip (SoC) device that includes the uDMA Controller (uDMAC). The manual describes the external functionality of the uDMAC.",
      "wordcount" : 1400,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151076000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f74b4911b758617cd95b9e6",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151076208347675,
      "uri" : "https://developer.arm.com/documentation/ddi0417/a/en/pdf/DDI0417A_udmac_pl230_r0p0_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0417/a/en/pdf/DDI0417A_udmac_pl230_r0p0_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0417/a/en/pdf/DDI0417A_udmac_pl230_r0p0_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f74b4911b758617cd95b9e6",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0417/a/en/pdf/DDI0417A_udmac_pl230_r0p0_trm.pdf",
    "Excerpt" : "Reference Manual ... Chapter 3 ... Chapter 4 ... ARM DDI 0417A ... Preface ... About this manual ... x Feedback ... xiv ... Introduction ... 1.2 ... About the µDMAC ... 1-2 Terminology ... 2-5",
    "FirstSentences" : "PrimeCell µDMA Controller (PL230) Revision: r0p0 Technical Reference Manual Copyright © 2007 ARM Limited. All rights reserved. ARM DDI 0417A ii PrimeCell µDMA Controller (PL230) Technical ..."
  }, {
    "title" : "Identifying the cryptographic instructions implemented",
    "uri" : "https://developer.arm.com/documentation/101395/0000/en/register-descriptions/identifying-the-cryptographic-instructions-implemented",
    "printableUri" : "https://developer.arm.com/documentation/101395/0000/en/register-descriptions/identifying-the-cryptographic-instructions-implemented",
    "clickUri" : "https://developer.arm.com/documentation/101395/0000/register-descriptions/identifying-the-cryptographic-instructions-implemented?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101395/0000/en/register-descriptions/identifying-the-cryptographic-instructions-implemented",
    "excerpt" : "Identifying the cryptographic instructions implemented Software can identify the cryptographic instructions that are ... The two registers are: ID_AA64ISAR0_EL1 in the AArch64 execution state.",
    "firstSentences" : "Identifying the cryptographic instructions implemented Software can identify the cryptographic instructions that are implemented by reading two registers. The two registers are: ID_AA64ISAR0_EL1 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101395/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/101395/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/101395/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101395/0000/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A76AE Core Cryptographic Extension ...",
      "firstSentences" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual Copyright 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "101395",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3466791",
        "sysurihash" : "HLñcSetGYllknVñ9",
        "urihash" : "HLñcSetGYllknVñ9",
        "sysuri" : "https://developer.arm.com/documentation/101395/0000/en",
        "systransactionid" : 866502,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1543941611000,
        "topparentid" : 3466791,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585840086000,
        "sysconcepts" : "Non-Confidential First ; r0p0 ; Confidentiality ; release ; patents ; implementations ; arm ; written agreement ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c" ],
        "concepts" : "Non-Confidential First ; r0p0 ; Confidentiality ; release ; patents ; implementations ; arm ; written agreement ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649422687000,
        "permanentid" : "9d4e85365da5966e111279196b8e3d1580282ae118f585811915112b0dbf",
        "syslanguage" : [ "English" ],
        "itemid" : "5e85ffd6a57aac7b03f73e00",
        "transactionid" : 866502,
        "title" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-A76AE" ],
        "date" : 1649422687000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101395:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649422687812004763,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4264,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101395/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649422345668,
        "syssize" : 4264,
        "sysdate" : 1649422687000,
        "haslayout" : "1",
        "topparent" : "3466791",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3466791,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A76AE core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 281,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76AE" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649422687000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101395/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101395/0000/?lang=en",
        "modified" : 1636626642000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1649422687812004763,
        "uri" : "https://developer.arm.com/documentation/101395/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101395/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101395/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/101395/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101395/0000/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A76AE Core Cryptographic Extension ...",
      "FirstSentences" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual Copyright 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History ..."
    },
    "childResults" : [ {
      "title" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101395/0000/en/pdf/cortex_a76ae_crypto_trm_101395_0000_01_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/101395/0000/en/pdf/cortex_a76ae_crypto_trm_101395_0000_01_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e85ffd6a57aac7b03f73e10",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101395/0000/en/pdf/cortex_a76ae_crypto_trm_101395_0000_01_en.pdf",
      "excerpt" : "The Arm corporate logo and words marked with ® or ™ are registered trademarks or ... All rights reserved. Arm Limited. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. LES-PRE-20349",
      "firstSentences" : "Arm® Cortex®-A76AE Core Cryptographic Extension Revision: r0p0 Technical Reference Manual Copyright © 2018 Arm Limited or its affiliates. All rights reserved. 101395_0000_01_en Arm® Cortex®-A76AE ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101395/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101395/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101395/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101395/0000/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A76AE Core Cryptographic Extension ...",
        "firstSentences" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual Copyright 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101395",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3466791",
          "sysurihash" : "HLñcSetGYllknVñ9",
          "urihash" : "HLñcSetGYllknVñ9",
          "sysuri" : "https://developer.arm.com/documentation/101395/0000/en",
          "systransactionid" : 866502,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1543941611000,
          "topparentid" : 3466791,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585840086000,
          "sysconcepts" : "Non-Confidential First ; r0p0 ; Confidentiality ; release ; patents ; implementations ; arm ; written agreement ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c" ],
          "concepts" : "Non-Confidential First ; r0p0 ; Confidentiality ; release ; patents ; implementations ; arm ; written agreement ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649422687000,
          "permanentid" : "9d4e85365da5966e111279196b8e3d1580282ae118f585811915112b0dbf",
          "syslanguage" : [ "English" ],
          "itemid" : "5e85ffd6a57aac7b03f73e00",
          "transactionid" : 866502,
          "title" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A76AE" ],
          "date" : 1649422687000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101395:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649422687812004763,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4264,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101395/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649422345668,
          "syssize" : 4264,
          "sysdate" : 1649422687000,
          "haslayout" : "1",
          "topparent" : "3466791",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3466791,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-A76AE core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 281,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76AE" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649422687000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101395/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101395/0000/?lang=en",
          "modified" : 1636626642000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1649422687812004763,
          "uri" : "https://developer.arm.com/documentation/101395/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101395/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101395/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101395/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101395/0000/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A76AE Core Cryptographic Extension ...",
        "FirstSentences" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual Copyright 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "101395",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3466791",
        "sysauthor" : "ARM",
        "sysurihash" : "dSI78Ko678Im4gUf",
        "urihash" : "dSI78Ko678Im4gUf",
        "sysuri" : "https://developer.arm.com/documentation/101395/0000/en/pdf/cortex_a76ae_crypto_trm_101395_0000_01_en.pdf",
        "keywords" : "Processors, Application Processor, Cortex-A, Cortex-A76",
        "systransactionid" : 864302,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1543941611000,
        "topparentid" : 3466791,
        "numberofpages" : 21,
        "sysconcepts" : "Cryptographic Extension ; instructions ; registers ; documentation ; arm ; core implementation ; written agreement ; export laws ; third party ; provisions ; Adobe Acrobat ; conflicting ; acceptance ; applications ; configurations ; technical changes",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c" ],
        "attachmentparentid" : 3466791,
        "parentitem" : "5e85ffd6a57aac7b03f73e00",
        "concepts" : "Cryptographic Extension ; instructions ; registers ; documentation ; arm ; core implementation ; written agreement ; export laws ; third party ; provisions ; Adobe Acrobat ; conflicting ; acceptance ; applications ; configurations ; technical changes",
        "documenttype" : "pdf",
        "isattachment" : "3466791",
        "sysindexeddate" : 1649150800000,
        "permanentid" : "05b457faa5f8f8bee3c554c34b72727ff27cb89ca7fa6b02782b41148866",
        "syslanguage" : [ "English" ],
        "itemid" : "5e85ffd6a57aac7b03f73e10",
        "transactionid" : 864302,
        "title" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual ",
        "subject" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "date" : 1649150800000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101395:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150800043633012,
        "sysisattachment" : "3466791",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3466791,
        "size" : 374869,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e85ffd6a57aac7b03f73e10",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150697128,
        "syssubject" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "syssize" : 374869,
        "sysdate" : 1649150800000,
        "topparent" : "3466791",
        "author" : "ARM",
        "label_version" : "r0p0",
        "systopparentid" : 3466791,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A76AE core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 676,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76AE" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150800000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e85ffd6a57aac7b03f73e10",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150800043633012,
        "uri" : "https://developer.arm.com/documentation/101395/0000/en/pdf/cortex_a76ae_crypto_trm_101395_0000_01_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101395/0000/en/pdf/cortex_a76ae_crypto_trm_101395_0000_01_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/101395/0000/en/pdf/cortex_a76ae_crypto_trm_101395_0000_01_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e85ffd6a57aac7b03f73e10",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101395/0000/en/pdf/cortex_a76ae_crypto_trm_101395_0000_01_en.pdf",
      "Excerpt" : "The Arm corporate logo and words marked with ® or ™ are registered trademarks or ... All rights reserved. Arm Limited. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. LES-PRE-20349",
      "FirstSentences" : "Arm® Cortex®-A76AE Core Cryptographic Extension Revision: r0p0 Technical Reference Manual Copyright © 2018 Arm Limited or its affiliates. All rights reserved. 101395_0000_01_en Arm® Cortex®-A76AE ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Identifying the cryptographic instructions implemented ",
      "document_number" : "101395",
      "document_version" : "0000",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3466791",
      "sysurihash" : "MNBo3WnRHhxfCyCx",
      "urihash" : "MNBo3WnRHhxfCyCx",
      "sysuri" : "https://developer.arm.com/documentation/101395/0000/en/register-descriptions/identifying-the-cryptographic-instructions-implemented",
      "systransactionid" : 864308,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1543941611000,
      "topparentid" : 3466791,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585840086000,
      "sysconcepts" : "cryptographic instructions ; implemented Software ; registers",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c" ],
      "attachmentparentid" : 3466791,
      "parentitem" : "5e85ffd6a57aac7b03f73e00",
      "concepts" : "cryptographic instructions ; implemented Software ; registers",
      "documenttype" : "html",
      "isattachment" : "3466791",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649151073000,
      "permanentid" : "992eef3be0edf61c956a111e09653f25fa8b00cece789cfcd0d063f1783d",
      "syslanguage" : [ "English" ],
      "itemid" : "5e85ffd6a57aac7b03f73e09",
      "transactionid" : 864308,
      "title" : "Identifying the cryptographic instructions implemented ",
      "products" : [ "Cortex-A76AE" ],
      "date" : 1649151073000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101395:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151073228785676,
      "sysisattachment" : "3466791",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3466791,
      "size" : 339,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101395/0000/register-descriptions/identifying-the-cryptographic-instructions-implemented?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150695746,
      "syssize" : 339,
      "sysdate" : 1649151073000,
      "haslayout" : "1",
      "topparent" : "3466791",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3466791,
      "content_description" : "This document describes the optional cryptographic features of the Cortex-A76AE core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 24,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76AE" ],
      "document_revision" : "01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151073000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101395/0000/register-descriptions/identifying-the-cryptographic-instructions-implemented?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101395/0000/register-descriptions/identifying-the-cryptographic-instructions-implemented?lang=en",
      "modified" : 1636626642000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151073228785676,
      "uri" : "https://developer.arm.com/documentation/101395/0000/en/register-descriptions/identifying-the-cryptographic-instructions-implemented",
      "syscollection" : "default"
    },
    "Title" : "Identifying the cryptographic instructions implemented",
    "Uri" : "https://developer.arm.com/documentation/101395/0000/en/register-descriptions/identifying-the-cryptographic-instructions-implemented",
    "PrintableUri" : "https://developer.arm.com/documentation/101395/0000/en/register-descriptions/identifying-the-cryptographic-instructions-implemented",
    "ClickUri" : "https://developer.arm.com/documentation/101395/0000/register-descriptions/identifying-the-cryptographic-instructions-implemented?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101395/0000/en/register-descriptions/identifying-the-cryptographic-instructions-implemented",
    "Excerpt" : "Identifying the cryptographic instructions implemented Software can identify the cryptographic instructions that are ... The two registers are: ID_AA64ISAR0_EL1 in the AArch64 execution state.",
    "FirstSentences" : "Identifying the cryptographic instructions implemented Software can identify the cryptographic instructions that are implemented by reading two registers. The two registers are: ID_AA64ISAR0_EL1 ..."
  }, {
    "title" : "ARM1176JZF-S Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0301/h/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0301/h/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0301/h/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0301/h/en",
    "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Minor corrections and enhancements. ARM1176JZF-S Technical Reference Manual Arm11",
    "firstSentences" : "ARM1176JZF-S Technical Reference Manual Copyright 2004-2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "ARMv6 Sum of Absolute Differences (SAD)",
      "uri" : "https://developer.arm.com/documentation/ddi0301/h/en/cycle-timings-and-interlock-behavior/armv6-sum-of-absolute-differences--sad-",
      "printableUri" : "https://developer.arm.com/documentation/ddi0301/h/en/cycle-timings-and-interlock-behavior/armv6-sum-of-absolute-differences--sad-",
      "clickUri" : "https://developer.arm.com/documentation/ddi0301/h/cycle-timings-and-interlock-behavior/armv6-sum-of-absolute-differences--sad-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0301/h/en/cycle-timings-and-interlock-behavior/armv6-sum-of-absolute-differences--sad-",
      "excerpt" : "ARMv6 Sum of Absolute Differences (SAD) Table 16.8 lists ARMv6 SAD instructions and gives their cycle ... ARMv6 sum of absolute differences instruction timing behavior Instructions Cycles ...",
      "firstSentences" : "ARMv6 Sum of Absolute Differences (SAD) Table 16.8 lists ARMv6 SAD instructions and gives their cycle timing behavior. Table 16.8. ARMv6 sum of absolute differences instruction timing behavior ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM1176JZF-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0301/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0301/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0301/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0301/h/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Minor corrections and enhancements. ARM1176JZF-S Technical Reference Manual Arm11",
        "firstSentences" : "ARM1176JZF-S Technical Reference Manual Copyright 2004-2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM1176JZF-S Technical Reference Manual ",
          "document_number" : "ddi0301",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3493563",
          "sysurihash" : "LmiT5JwrHbSK4Jz8",
          "urihash" : "LmiT5JwrHbSK4Jz8",
          "sysuri" : "https://developer.arm.com/documentation/ddi0301/h/en",
          "systransactionid" : 864308,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1264287254000,
          "topparentid" : 3493563,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374983000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Standard Test Access ; placement ; liability ; responsibility ; internal classification ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Standard Test Access ; placement ; liability ; responsibility ; internal classification ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151059000,
          "permanentid" : "b2450b6f4b61957b8626cd01f1e04c0110e38d8fe552956124bffc0451df",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2947fd977155116a693d",
          "transactionid" : 864308,
          "title" : "ARM1176JZF-S Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1649151059000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0301:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151059640974521,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2950,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0301/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150863985,
          "syssize" : 2950,
          "sysdate" : 1649151059000,
          "haslayout" : "1",
          "topparent" : "3493563",
          "label_version" : "r0p7",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3493563,
          "content_description" : "This book is for ARM1176JZF-S processor. In this manual the generic term processor means the ARM1176JZF-S processor.",
          "wordcount" : 214,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151059000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0301/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0301/h/?lang=en",
          "modified" : 1639041605000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151059640974521,
          "uri" : "https://developer.arm.com/documentation/ddi0301/h/en",
          "syscollection" : "default"
        },
        "Title" : "ARM1176JZF-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0301/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0301/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0301/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0301/h/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Minor corrections and enhancements. ARM1176JZF-S Technical Reference Manual Arm11",
        "FirstSentences" : "ARM1176JZF-S Technical Reference Manual Copyright 2004-2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARMv6 Sum of Absolute Differences (SAD) ",
        "document_number" : "ddi0301",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3493563",
        "sysurihash" : "FB3SW0EfbnoTpb5y",
        "urihash" : "FB3SW0EfbnoTpb5y",
        "sysuri" : "https://developer.arm.com/documentation/ddi0301/h/en/cycle-timings-and-interlock-behavior/armv6-sum-of-absolute-differences--sad-",
        "systransactionid" : 864308,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1264287254000,
        "topparentid" : 3493563,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374983000,
        "sysconcepts" : "ARMv6 ; timing behavior ; Absolute Differences ; instructions",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3493563,
        "parentitem" : "5e8e2947fd977155116a693d",
        "concepts" : "ARMv6 ; timing behavior ; Absolute Differences ; instructions",
        "documenttype" : "html",
        "isattachment" : "3493563",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151059000,
        "permanentid" : "30d47f723c2e3fad8bd0b65046f71c4feb5d8621fe19180adce70c2a2009",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e294cfd977155116a6b9d",
        "transactionid" : 864308,
        "title" : "ARMv6 Sum of Absolute Differences (SAD) ",
        "products" : [ "Arm11" ],
        "date" : 1649151059000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0301:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151059388465930,
        "sysisattachment" : "3493563",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3493563,
        "size" : 422,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0301/h/cycle-timings-and-interlock-behavior/armv6-sum-of-absolute-differences--sad-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150863938,
        "syssize" : 422,
        "sysdate" : 1649151059000,
        "haslayout" : "1",
        "topparent" : "3493563",
        "label_version" : "r0p7",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3493563,
        "content_description" : "This book is for ARM1176JZF-S processor. In this manual the generic term processor means the ARM1176JZF-S processor.",
        "wordcount" : 40,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151059000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0301/h/cycle-timings-and-interlock-behavior/armv6-sum-of-absolute-differences--sad-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0301/h/cycle-timings-and-interlock-behavior/armv6-sum-of-absolute-differences--sad-?lang=en",
        "modified" : 1639041605000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151059388465930,
        "uri" : "https://developer.arm.com/documentation/ddi0301/h/en/cycle-timings-and-interlock-behavior/armv6-sum-of-absolute-differences--sad-",
        "syscollection" : "default"
      },
      "Title" : "ARMv6 Sum of Absolute Differences (SAD)",
      "Uri" : "https://developer.arm.com/documentation/ddi0301/h/en/cycle-timings-and-interlock-behavior/armv6-sum-of-absolute-differences--sad-",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0301/h/en/cycle-timings-and-interlock-behavior/armv6-sum-of-absolute-differences--sad-",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0301/h/cycle-timings-and-interlock-behavior/armv6-sum-of-absolute-differences--sad-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0301/h/en/cycle-timings-and-interlock-behavior/armv6-sum-of-absolute-differences--sad-",
      "Excerpt" : "ARMv6 Sum of Absolute Differences (SAD) Table 16.8 lists ARMv6 SAD instructions and gives their cycle ... ARMv6 sum of absolute differences instruction timing behavior Instructions Cycles ...",
      "FirstSentences" : "ARMv6 Sum of Absolute Differences (SAD) Table 16.8 lists ARMv6 SAD instructions and gives their cycle timing behavior. Table 16.8. ARMv6 sum of absolute differences instruction timing behavior ..."
    }, {
      "title" : "Stores",
      "uri" : "https://developer.arm.com/documentation/ddi0301/h/en/coprocessor-interface/data-transfer/stores",
      "printableUri" : "https://developer.arm.com/documentation/ddi0301/h/en/coprocessor-interface/data-transfer/stores",
      "clickUri" : "https://developer.arm.com/documentation/ddi0301/h/coprocessor-interface/data-transfer/stores?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0301/h/en/coprocessor-interface/data-transfer/stores",
      "excerpt" : "Store data queue Because the store data transfer can be stopped at any time by the LSU, ... Stores and retirement Because store instructions do not use the finish token queue ... Stores Arm11",
      "firstSentences" : "Stores Store data emerge from the coprocessor issue stage and are received by the core LSU DC1 stage. Each item of a vectored store is generated because the store instruction iterates in the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM1176JZF-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0301/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0301/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0301/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0301/h/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Minor corrections and enhancements. ARM1176JZF-S Technical Reference Manual Arm11",
        "firstSentences" : "ARM1176JZF-S Technical Reference Manual Copyright 2004-2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM1176JZF-S Technical Reference Manual ",
          "document_number" : "ddi0301",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3493563",
          "sysurihash" : "LmiT5JwrHbSK4Jz8",
          "urihash" : "LmiT5JwrHbSK4Jz8",
          "sysuri" : "https://developer.arm.com/documentation/ddi0301/h/en",
          "systransactionid" : 864308,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1264287254000,
          "topparentid" : 3493563,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374983000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Standard Test Access ; placement ; liability ; responsibility ; internal classification ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Standard Test Access ; placement ; liability ; responsibility ; internal classification ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151059000,
          "permanentid" : "b2450b6f4b61957b8626cd01f1e04c0110e38d8fe552956124bffc0451df",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2947fd977155116a693d",
          "transactionid" : 864308,
          "title" : "ARM1176JZF-S Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1649151059000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0301:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151059640974521,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2950,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0301/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150863985,
          "syssize" : 2950,
          "sysdate" : 1649151059000,
          "haslayout" : "1",
          "topparent" : "3493563",
          "label_version" : "r0p7",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3493563,
          "content_description" : "This book is for ARM1176JZF-S processor. In this manual the generic term processor means the ARM1176JZF-S processor.",
          "wordcount" : 214,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151059000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0301/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0301/h/?lang=en",
          "modified" : 1639041605000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151059640974521,
          "uri" : "https://developer.arm.com/documentation/ddi0301/h/en",
          "syscollection" : "default"
        },
        "Title" : "ARM1176JZF-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0301/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0301/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0301/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0301/h/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Minor corrections and enhancements. ARM1176JZF-S Technical Reference Manual Arm11",
        "FirstSentences" : "ARM1176JZF-S Technical Reference Manual Copyright 2004-2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Stores ",
        "document_number" : "ddi0301",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3493563",
        "sysurihash" : "EzjnrKHyBwpCd11D",
        "urihash" : "EzjnrKHyBwpCd11D",
        "sysuri" : "https://developer.arm.com/documentation/ddi0301/h/en/coprocessor-interface/data-transfer/stores",
        "systransactionid" : 864308,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1264287254000,
        "topparentid" : 3493563,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374983000,
        "sysconcepts" : "store data ; core ; coprocessor ; flushes ; transfers ; signals ; pipeline ; LSU ; dead period ; propagation delay ; previously placed ; information passed ; retirement",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3493563,
        "parentitem" : "5e8e2947fd977155116a693d",
        "concepts" : "store data ; core ; coprocessor ; flushes ; transfers ; signals ; pipeline ; LSU ; dead period ; propagation delay ; previously placed ; information passed ; retirement",
        "documenttype" : "html",
        "isattachment" : "3493563",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151059000,
        "permanentid" : "ddd25e23650f9fb1ec20c817b7a6fbe10eb2cfcef75d1c9d73778dceb960",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e294bfd977155116a6b09",
        "transactionid" : 864308,
        "title" : "Stores ",
        "products" : [ "Arm11" ],
        "date" : 1649151059000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0301:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151059337955701,
        "sysisattachment" : "3493563",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3493563,
        "size" : 2472,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0301/h/coprocessor-interface/data-transfer/stores?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150863954,
        "syssize" : 2472,
        "sysdate" : 1649151059000,
        "haslayout" : "1",
        "topparent" : "3493563",
        "label_version" : "r0p7",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3493563,
        "content_description" : "This book is for ARM1176JZF-S processor. In this manual the generic term processor means the ARM1176JZF-S processor.",
        "wordcount" : 163,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151059000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0301/h/coprocessor-interface/data-transfer/stores?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0301/h/coprocessor-interface/data-transfer/stores?lang=en",
        "modified" : 1639041605000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151059337955701,
        "uri" : "https://developer.arm.com/documentation/ddi0301/h/en/coprocessor-interface/data-transfer/stores",
        "syscollection" : "default"
      },
      "Title" : "Stores",
      "Uri" : "https://developer.arm.com/documentation/ddi0301/h/en/coprocessor-interface/data-transfer/stores",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0301/h/en/coprocessor-interface/data-transfer/stores",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0301/h/coprocessor-interface/data-transfer/stores?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0301/h/en/coprocessor-interface/data-transfer/stores",
      "Excerpt" : "Store data queue Because the store data transfer can be stopped at any time by the LSU, ... Stores and retirement Because store instructions do not use the finish token queue ... Stores Arm11",
      "FirstSentences" : "Stores Store data emerge from the coprocessor issue stage and are received by the core LSU DC1 stage. Each item of a vectored store is generated because the store instruction iterates in the ..."
    }, {
      "title" : "Loads",
      "uri" : "https://developer.arm.com/documentation/ddi0301/h/en/coprocessor-interface/data-transfer/loads",
      "printableUri" : "https://developer.arm.com/documentation/ddi0301/h/en/coprocessor-interface/data-transfer/loads",
      "clickUri" : "https://developer.arm.com/documentation/ddi0301/h/coprocessor-interface/data-transfer/loads?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0301/h/en/coprocessor-interface/data-transfer/loads",
      "excerpt" : "Figure 11.10. ... For load transfers to work: instructions must always arrive in the coprocessor Ex6 stage coincident with, or ... Load instructions do not use finish queue. Loads Arm11",
      "firstSentences" : "Loads Load data emerge from the WBls stage of the core LSU and are received by the coprocessor Ex6 stage. Each item in a vectored load is picked up by one instance of the iterated load instruction.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM1176JZF-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0301/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0301/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0301/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0301/h/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Minor corrections and enhancements. ARM1176JZF-S Technical Reference Manual Arm11",
        "firstSentences" : "ARM1176JZF-S Technical Reference Manual Copyright 2004-2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM1176JZF-S Technical Reference Manual ",
          "document_number" : "ddi0301",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3493563",
          "sysurihash" : "LmiT5JwrHbSK4Jz8",
          "urihash" : "LmiT5JwrHbSK4Jz8",
          "sysuri" : "https://developer.arm.com/documentation/ddi0301/h/en",
          "systransactionid" : 864308,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1264287254000,
          "topparentid" : 3493563,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374983000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Standard Test Access ; placement ; liability ; responsibility ; internal classification ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Standard Test Access ; placement ; liability ; responsibility ; internal classification ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151059000,
          "permanentid" : "b2450b6f4b61957b8626cd01f1e04c0110e38d8fe552956124bffc0451df",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2947fd977155116a693d",
          "transactionid" : 864308,
          "title" : "ARM1176JZF-S Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1649151059000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0301:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151059640974521,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2950,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0301/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150863985,
          "syssize" : 2950,
          "sysdate" : 1649151059000,
          "haslayout" : "1",
          "topparent" : "3493563",
          "label_version" : "r0p7",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3493563,
          "content_description" : "This book is for ARM1176JZF-S processor. In this manual the generic term processor means the ARM1176JZF-S processor.",
          "wordcount" : 214,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151059000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0301/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0301/h/?lang=en",
          "modified" : 1639041605000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151059640974521,
          "uri" : "https://developer.arm.com/documentation/ddi0301/h/en",
          "syscollection" : "default"
        },
        "Title" : "ARM1176JZF-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0301/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0301/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0301/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0301/h/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Minor corrections and enhancements. ARM1176JZF-S Technical Reference Manual Arm11",
        "FirstSentences" : "ARM1176JZF-S Technical Reference Manual Copyright 2004-2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Loads ",
        "document_number" : "ddi0301",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3493563",
        "sysurihash" : "OBHSogpDMnFdrKðU",
        "urihash" : "OBHSogpDMnFdrKðU",
        "sysuri" : "https://developer.arm.com/documentation/ddi0301/h/en/coprocessor-interface/data-transfer/loads",
        "systransactionid" : 864308,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1264287254000,
        "topparentid" : 3493563,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374983000,
        "sysconcepts" : "load instructions ; Ex6 stage ; core ; pipeline ; LSU ; flushes ; finish tokens ; cancellation ; special measures ; dead period ; flow control ; timing means ; retirement",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3493563,
        "parentitem" : "5e8e2947fd977155116a693d",
        "concepts" : "load instructions ; Ex6 stage ; core ; pipeline ; LSU ; flushes ; finish tokens ; cancellation ; special measures ; dead period ; flow control ; timing means ; retirement",
        "documenttype" : "html",
        "isattachment" : "3493563",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151058000,
        "permanentid" : "55748f4a23c761b2257382e083add06f43b95eed50cb3436061dc8dadbac",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e294bfd977155116a6b08",
        "transactionid" : 864308,
        "title" : "Loads ",
        "products" : [ "Arm11" ],
        "date" : 1649151058000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0301:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151058918636713,
        "sysisattachment" : "3493563",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3493563,
        "size" : 2744,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0301/h/coprocessor-interface/data-transfer/loads?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150863954,
        "syssize" : 2744,
        "sysdate" : 1649151058000,
        "haslayout" : "1",
        "topparent" : "3493563",
        "label_version" : "r0p7",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3493563,
        "content_description" : "This book is for ARM1176JZF-S processor. In this manual the generic term processor means the ARM1176JZF-S processor.",
        "wordcount" : 178,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151058000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0301/h/coprocessor-interface/data-transfer/loads?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0301/h/coprocessor-interface/data-transfer/loads?lang=en",
        "modified" : 1639041605000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151058918636713,
        "uri" : "https://developer.arm.com/documentation/ddi0301/h/en/coprocessor-interface/data-transfer/loads",
        "syscollection" : "default"
      },
      "Title" : "Loads",
      "Uri" : "https://developer.arm.com/documentation/ddi0301/h/en/coprocessor-interface/data-transfer/loads",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0301/h/en/coprocessor-interface/data-transfer/loads",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0301/h/coprocessor-interface/data-transfer/loads?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0301/h/en/coprocessor-interface/data-transfer/loads",
      "Excerpt" : "Figure 11.10. ... For load transfers to work: instructions must always arrive in the coprocessor Ex6 stage coincident with, or ... Load instructions do not use finish queue. Loads Arm11",
      "FirstSentences" : "Loads Load data emerge from the WBls stage of the core LSU and are received by the coprocessor Ex6 stage. Each item in a vectored load is picked up by one instance of the iterated load instruction."
    } ],
    "totalNumberOfChildResults" : 514,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM1176JZF-S Technical Reference Manual ",
      "document_number" : "ddi0301",
      "document_version" : "h",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3493563",
      "sysurihash" : "LmiT5JwrHbSK4Jz8",
      "urihash" : "LmiT5JwrHbSK4Jz8",
      "sysuri" : "https://developer.arm.com/documentation/ddi0301/h/en",
      "systransactionid" : 864308,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1264287254000,
      "topparentid" : 3493563,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586374983000,
      "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Standard Test Access ; placement ; liability ; responsibility ; internal classification ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; subsidiaries",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
      "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Standard Test Access ; placement ; liability ; responsibility ; internal classification ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; subsidiaries",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649151059000,
      "permanentid" : "b2450b6f4b61957b8626cd01f1e04c0110e38d8fe552956124bffc0451df",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2947fd977155116a693d",
      "transactionid" : 864308,
      "title" : "ARM1176JZF-S Technical Reference Manual ",
      "products" : [ "Arm11" ],
      "date" : 1649151059000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0301:h:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151059640974521,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 2950,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0301/h/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150863985,
      "syssize" : 2950,
      "sysdate" : 1649151059000,
      "haslayout" : "1",
      "topparent" : "3493563",
      "label_version" : "r0p7",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3493563,
      "content_description" : "This book is for ARM1176JZF-S processor. In this manual the generic term processor means the ARM1176JZF-S processor.",
      "wordcount" : 214,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
      "document_revision" : "h",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151059000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0301/h/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0301/h/?lang=en",
      "modified" : 1639041605000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151059640974521,
      "uri" : "https://developer.arm.com/documentation/ddi0301/h/en",
      "syscollection" : "default"
    },
    "Title" : "ARM1176JZF-S Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0301/h/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0301/h/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0301/h/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0301/h/en",
    "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Minor corrections and enhancements. ARM1176JZF-S Technical Reference Manual Arm11",
    "FirstSentences" : "ARM1176JZF-S Technical Reference Manual Copyright 2004-2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
  }, {
    "title" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/dsu0028/f/en/pdf/DSU0028F_corelink_tlx400_network_interconnect_r1p0_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/dsu0028/f/en/pdf/DSU0028F_corelink_tlx400_network_interconnect_r1p0_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e9471cdc8052b16087629fb",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0028/f/en/pdf/DSU0028F_corelink_tlx400_network_interconnect_r1p0_trm.pdf",
    "excerpt" : "Second release for r1p0 ... This document is protected by copyright and other related rights and the practice or ... This document may include technical inaccuracies or typographical errors.",
    "firstSentences" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Revision: r1p0 ... Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual Copyright © 2012-2016 ARM Limited or its ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/dsu0028/f/en",
      "printableUri" : "https://developer.arm.com/documentation/dsu0028/f/en",
      "clickUri" : "https://developer.arm.com/documentation/dsu0028/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0028/f/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 02 July 2012 First release for r0p0 Revision B 07 May 2013 First release ...",
      "firstSentences" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual Copyright 2012-2016 ARM Limited or its affiliates. All ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
        "document_number" : "dsu0028",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4993956",
        "sysurihash" : "JnððiQ6MN4UIdlJv",
        "urihash" : "JnððiQ6MN4UIdlJv",
        "sysuri" : "https://developer.arm.com/documentation/dsu0028/f/en",
        "systransactionid" : 864235,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1457119154000,
        "topparentid" : 4993956,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586786765000,
        "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
        "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147589000,
        "permanentid" : "993a095667a6cc0c61724515f664eeeb7fd5ce1a5de3efd480e810fcbb87",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9471cdc8052b16087629da",
        "transactionid" : 864235,
        "title" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
        "products" : [ "CoreLink NIC-400" ],
        "date" : 1649147589000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dsu0028:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147589092333499,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4414,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dsu0028/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147238879,
        "syssize" : 4414,
        "sysdate" : 1649147589000,
        "haslayout" : "1",
        "topparent" : "4993956",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993956,
        "content_description" : "This document is the ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to the ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual.",
        "wordcount" : 290,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147589000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dsu0028/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dsu0028/f/?lang=en",
        "modified" : 1640096595000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147589092333499,
        "uri" : "https://developer.arm.com/documentation/dsu0028/f/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/dsu0028/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dsu0028/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/dsu0028/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0028/f/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 02 July 2012 First release for r0p0 Revision B 07 May 2013 First release ...",
      "FirstSentences" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual Copyright 2012-2016 ARM Limited or its affiliates. All ..."
    },
    "childResults" : [ {
      "title" : "Slave interfaces",
      "uri" : "https://developer.arm.com/documentation/dsu0028/f/en/functional-description/interfaces/slave-interfaces",
      "printableUri" : "https://developer.arm.com/documentation/dsu0028/f/en/functional-description/interfaces/slave-interfaces",
      "clickUri" : "https://developer.arm.com/documentation/dsu0028/f/functional-description/interfaces/slave-interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0028/f/en/functional-description/interfaces/slave-interfaces",
      "excerpt" : "Slave interfaces Within NIC-400, you can only configure TLX as a bridge, that is, TLX can only support ... However, it is possible for one or more TLX bridges to be configured within a larger ...",
      "firstSentences" : "Slave interfaces Within NIC-400, you can only configure TLX as a bridge, that is, TLX can only support a single slave interface. However, it is possible for one or more TLX bridges to be ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/dsu0028/f/en",
        "printableUri" : "https://developer.arm.com/documentation/dsu0028/f/en",
        "clickUri" : "https://developer.arm.com/documentation/dsu0028/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0028/f/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 02 July 2012 First release for r0p0 Revision B 07 May 2013 First release ...",
        "firstSentences" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual Copyright 2012-2016 ARM Limited or its affiliates. All ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
          "document_number" : "dsu0028",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4993956",
          "sysurihash" : "JnððiQ6MN4UIdlJv",
          "urihash" : "JnððiQ6MN4UIdlJv",
          "sysuri" : "https://developer.arm.com/documentation/dsu0028/f/en",
          "systransactionid" : 864235,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1457119154000,
          "topparentid" : 4993956,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586786765000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147589000,
          "permanentid" : "993a095667a6cc0c61724515f664eeeb7fd5ce1a5de3efd480e810fcbb87",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9471cdc8052b16087629da",
          "transactionid" : 864235,
          "title" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
          "products" : [ "CoreLink NIC-400" ],
          "date" : 1649147589000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dsu0028:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147589092333499,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4414,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dsu0028/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147238879,
          "syssize" : 4414,
          "sysdate" : 1649147589000,
          "haslayout" : "1",
          "topparent" : "4993956",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4993956,
          "content_description" : "This document is the ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to the ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual.",
          "wordcount" : 290,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147589000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dsu0028/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dsu0028/f/?lang=en",
          "modified" : 1640096595000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147589092333499,
          "uri" : "https://developer.arm.com/documentation/dsu0028/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/dsu0028/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dsu0028/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/dsu0028/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0028/f/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 02 July 2012 First release for r0p0 Revision B 07 May 2013 First release ...",
        "FirstSentences" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual Copyright 2012-2016 ARM Limited or its affiliates. All ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Slave interfaces ",
        "document_number" : "dsu0028",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4993956",
        "sysurihash" : "92UKautcTXJjAodK",
        "urihash" : "92UKautcTXJjAodK",
        "sysuri" : "https://developer.arm.com/documentation/dsu0028/f/en/functional-description/interfaces/slave-interfaces",
        "systransactionid" : 864235,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1457119154000,
        "topparentid" : 4993956,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586786765000,
        "sysconcepts" : "slave interfaces ; AHB ; bridge ; NIC ; master ; AXI4 ; AXI3 ; supports ; AHB-Lite",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
        "attachmentparentid" : 4993956,
        "parentitem" : "5e9471cdc8052b16087629da",
        "concepts" : "slave interfaces ; AHB ; bridge ; NIC ; master ; AXI4 ; AXI3 ; supports ; AHB-Lite",
        "documenttype" : "html",
        "isattachment" : "4993956",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147591000,
        "permanentid" : "2196d7dba4d7fc7fadb2935a3d7218884e116f8c491d3404ce3200171db3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9471cdc8052b16087629ea",
        "transactionid" : 864235,
        "title" : "Slave interfaces ",
        "products" : [ "CoreLink NIC-400" ],
        "date" : 1649147591000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dsu0028:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147591788477085,
        "sysisattachment" : "4993956",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4993956,
        "size" : 912,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dsu0028/f/functional-description/interfaces/slave-interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147238879,
        "syssize" : 912,
        "sysdate" : 1649147591000,
        "haslayout" : "1",
        "topparent" : "4993956",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993956,
        "content_description" : "This document is the ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to the ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual.",
        "wordcount" : 73,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147591000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dsu0028/f/functional-description/interfaces/slave-interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dsu0028/f/functional-description/interfaces/slave-interfaces?lang=en",
        "modified" : 1640096595000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147591788477085,
        "uri" : "https://developer.arm.com/documentation/dsu0028/f/en/functional-description/interfaces/slave-interfaces",
        "syscollection" : "default"
      },
      "Title" : "Slave interfaces",
      "Uri" : "https://developer.arm.com/documentation/dsu0028/f/en/functional-description/interfaces/slave-interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/dsu0028/f/en/functional-description/interfaces/slave-interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/dsu0028/f/functional-description/interfaces/slave-interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0028/f/en/functional-description/interfaces/slave-interfaces",
      "Excerpt" : "Slave interfaces Within NIC-400, you can only configure TLX as a bridge, that is, TLX can only support ... However, it is possible for one or more TLX bridges to be configured within a larger ...",
      "FirstSentences" : "Slave interfaces Within NIC-400, you can only configure TLX as a bridge, that is, TLX can only support a single slave interface. However, it is possible for one or more TLX bridges to be ..."
    }, {
      "title" : "Operation",
      "uri" : "https://developer.arm.com/documentation/dsu0028/f/en/functional-description/operation",
      "printableUri" : "https://developer.arm.com/documentation/dsu0028/f/en/functional-description/operation",
      "clickUri" : "https://developer.arm.com/documentation/dsu0028/f/functional-description/operation?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0028/f/en/functional-description/operation",
      "excerpt" : "Operation Figure 2.2 shows the TLX hierarchy. ... TLX hierarchy Operation CoreLink NIC-400",
      "firstSentences" : "Operation Figure 2.2 shows the TLX hierarchy. Figure 2.2. TLX hierarchy Operation CoreLink NIC-400",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/dsu0028/f/en",
        "printableUri" : "https://developer.arm.com/documentation/dsu0028/f/en",
        "clickUri" : "https://developer.arm.com/documentation/dsu0028/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0028/f/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 02 July 2012 First release for r0p0 Revision B 07 May 2013 First release ...",
        "firstSentences" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual Copyright 2012-2016 ARM Limited or its affiliates. All ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
          "document_number" : "dsu0028",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4993956",
          "sysurihash" : "JnððiQ6MN4UIdlJv",
          "urihash" : "JnððiQ6MN4UIdlJv",
          "sysuri" : "https://developer.arm.com/documentation/dsu0028/f/en",
          "systransactionid" : 864235,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1457119154000,
          "topparentid" : 4993956,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586786765000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147589000,
          "permanentid" : "993a095667a6cc0c61724515f664eeeb7fd5ce1a5de3efd480e810fcbb87",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9471cdc8052b16087629da",
          "transactionid" : 864235,
          "title" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
          "products" : [ "CoreLink NIC-400" ],
          "date" : 1649147589000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dsu0028:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147589092333499,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4414,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dsu0028/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147238879,
          "syssize" : 4414,
          "sysdate" : 1649147589000,
          "haslayout" : "1",
          "topparent" : "4993956",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4993956,
          "content_description" : "This document is the ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to the ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual.",
          "wordcount" : 290,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147589000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dsu0028/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dsu0028/f/?lang=en",
          "modified" : 1640096595000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147589092333499,
          "uri" : "https://developer.arm.com/documentation/dsu0028/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/dsu0028/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dsu0028/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/dsu0028/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0028/f/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 02 July 2012 First release for r0p0 Revision B 07 May 2013 First release ...",
        "FirstSentences" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual Copyright 2012-2016 ARM Limited or its affiliates. All ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Operation ",
        "document_number" : "dsu0028",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4993956",
        "sysurihash" : "uxB1ALKixZtBXIlR",
        "urihash" : "uxB1ALKixZtBXIlR",
        "sysuri" : "https://developer.arm.com/documentation/dsu0028/f/en/functional-description/operation",
        "systransactionid" : 864235,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1457119154000,
        "topparentid" : 4993956,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586786765000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
        "attachmentparentid" : 4993956,
        "parentitem" : "5e9471cdc8052b16087629da",
        "documenttype" : "html",
        "isattachment" : "4993956",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147591000,
        "permanentid" : "9e76cef84aa2b0a4ffdf986952a301ca6630ce6181dd2ddb8fd1c8ee0c58",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9471cdc8052b16087629f4",
        "transactionid" : 864235,
        "title" : "Operation ",
        "products" : [ "CoreLink NIC-400" ],
        "date" : 1649147591000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dsu0028:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147591447815663,
        "sysisattachment" : "4993956",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4993956,
        "size" : 98,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dsu0028/f/functional-description/operation?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147238879,
        "syssize" : 98,
        "sysdate" : 1649147591000,
        "haslayout" : "1",
        "topparent" : "4993956",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993956,
        "content_description" : "This document is the ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to the ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual.",
        "wordcount" : 10,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147591000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dsu0028/f/functional-description/operation?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dsu0028/f/functional-description/operation?lang=en",
        "modified" : 1640096595000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147591447815663,
        "uri" : "https://developer.arm.com/documentation/dsu0028/f/en/functional-description/operation",
        "syscollection" : "default"
      },
      "Title" : "Operation",
      "Uri" : "https://developer.arm.com/documentation/dsu0028/f/en/functional-description/operation",
      "PrintableUri" : "https://developer.arm.com/documentation/dsu0028/f/en/functional-description/operation",
      "ClickUri" : "https://developer.arm.com/documentation/dsu0028/f/functional-description/operation?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0028/f/en/functional-description/operation",
      "Excerpt" : "Operation Figure 2.2 shows the TLX hierarchy. ... TLX hierarchy Operation CoreLink NIC-400",
      "FirstSentences" : "Operation Figure 2.2 shows the TLX hierarchy. Figure 2.2. TLX hierarchy Operation CoreLink NIC-400"
    }, {
      "title" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/dsu0028/f/en",
      "printableUri" : "https://developer.arm.com/documentation/dsu0028/f/en",
      "clickUri" : "https://developer.arm.com/documentation/dsu0028/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0028/f/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 02 July 2012 First release for r0p0 Revision B 07 May 2013 First release ...",
      "firstSentences" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual Copyright 2012-2016 ARM Limited or its affiliates. All ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
        "document_number" : "dsu0028",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4993956",
        "sysurihash" : "JnððiQ6MN4UIdlJv",
        "urihash" : "JnððiQ6MN4UIdlJv",
        "sysuri" : "https://developer.arm.com/documentation/dsu0028/f/en",
        "systransactionid" : 864235,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1457119154000,
        "topparentid" : 4993956,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586786765000,
        "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
        "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147589000,
        "permanentid" : "993a095667a6cc0c61724515f664eeeb7fd5ce1a5de3efd480e810fcbb87",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9471cdc8052b16087629da",
        "transactionid" : 864235,
        "title" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
        "products" : [ "CoreLink NIC-400" ],
        "date" : 1649147589000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dsu0028:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147589092333499,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4414,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dsu0028/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147238879,
        "syssize" : 4414,
        "sysdate" : 1649147589000,
        "haslayout" : "1",
        "topparent" : "4993956",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993956,
        "content_description" : "This document is the ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to the ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual.",
        "wordcount" : 290,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147589000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dsu0028/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dsu0028/f/?lang=en",
        "modified" : 1640096595000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147589092333499,
        "uri" : "https://developer.arm.com/documentation/dsu0028/f/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/dsu0028/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dsu0028/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/dsu0028/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0028/f/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 02 July 2012 First release for r0p0 Revision B 07 May 2013 First release ...",
      "FirstSentences" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual Copyright 2012-2016 ARM Limited or its affiliates. All ..."
    } ],
    "totalNumberOfChildResults" : 16,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
      "document_number" : "dsu0028",
      "document_version" : "f",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4993956",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "7rñnðxxjñpiQqRwd",
      "urihash" : "7rñnðxxjñpiQqRwd",
      "sysuri" : "https://developer.arm.com/documentation/dsu0028/f/en/pdf/DSU0028F_corelink_tlx400_network_interconnect_r1p0_trm.pdf",
      "keywords" : "AXI Interconnect, AMBA, CoreLink 400, Interconnect,",
      "systransactionid" : 864235,
      "copyright" : "Copyright ©€2012-2016 ARM Limited or its affiliates. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1457119154000,
      "topparentid" : 4993956,
      "numberofpages" : 20,
      "sysconcepts" : "master interfaces ; clock gating ; transfer packets ; point-to-point connections ; AHB ; bridge ; arm ; NIC ; Creator GUI ; cactive signal ; written agreement ; export laws ; party patents ; low-power state ; functionality ; conflicting",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
      "attachmentparentid" : 4993956,
      "parentitem" : "5e9471cdc8052b16087629da",
      "concepts" : "master interfaces ; clock gating ; transfer packets ; point-to-point connections ; AHB ; bridge ; arm ; NIC ; Creator GUI ; cactive signal ; written agreement ; export laws ; party patents ; low-power state ; functionality ; conflicting",
      "documenttype" : "pdf",
      "isattachment" : "4993956",
      "sysindexeddate" : 1649147592000,
      "permanentid" : "912c007743b70492ec61fc7359a171fa8dff7aace8dc4b6f48adb3c6c4ab",
      "syslanguage" : [ "English" ],
      "itemid" : "5e9471cdc8052b16087629fb",
      "transactionid" : 864235,
      "title" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
      "subject" : "ARM CoreLink Network Interconnect Thin Links, Supplement to ARM CoreLink NIC-400 Technical Reference Manual (TRM). Provides a mechanism to reduce the number of signals in an AXI point-to-point connection and enable it to be routed over a longer distance. Available as PDF.",
      "date" : 1649147592000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dsu0028:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147592169837157,
      "sysisattachment" : "4993956",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4993956,
      "size" : 288745,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e9471cdc8052b16087629fb",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649147240091,
      "syssubject" : "ARM CoreLink Network Interconnect Thin Links, Supplement to ARM CoreLink NIC-400 Technical Reference Manual (TRM). Provides a mechanism to reduce the number of signals in an AXI point-to-point connection and enable it to be routed over a longer distance. Available as PDF.",
      "syssize" : 288745,
      "sysdate" : 1649147592000,
      "topparent" : "4993956",
      "author" : "ARM Limited",
      "label_version" : "r1p0",
      "systopparentid" : 4993956,
      "content_description" : "This document is the ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to the ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual.",
      "wordcount" : 650,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147592000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e9471cdc8052b16087629fb",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147592169837157,
      "uri" : "https://developer.arm.com/documentation/dsu0028/f/en/pdf/DSU0028F_corelink_tlx400_network_interconnect_r1p0_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/dsu0028/f/en/pdf/DSU0028F_corelink_tlx400_network_interconnect_r1p0_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/dsu0028/f/en/pdf/DSU0028F_corelink_tlx400_network_interconnect_r1p0_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e9471cdc8052b16087629fb",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0028/f/en/pdf/DSU0028F_corelink_tlx400_network_interconnect_r1p0_trm.pdf",
    "Excerpt" : "Second release for r1p0 ... This document is protected by copyright and other related rights and the practice or ... This document may include technical inaccuracies or typographical errors.",
    "FirstSentences" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Revision: r1p0 ... Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual Copyright © 2012-2016 ARM Limited or its ..."
  }, {
    "title" : "Arm Cortex-A65AE Core Cryptographic Extension Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101388/0100/en/pdf/arm_cortex_a65ae_crypto_trm_101388_0100_01_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101388/0100/en/pdf/arm_cortex_a65ae_crypto_trm_101388_0100_01_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/605df846256fc952d8c37836",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101388/0100/en/pdf/arm_cortex_a65ae_crypto_trm_101388_0100_01_en.pdf",
    "excerpt" : "Arm may make changes to this document at any time and without notice. ... Agreement shall prevail. ... Copyright © 2018, 2020, 2021 Arm Limited (or its affiliates). All rights reserved.",
    "firstSentences" : "Arm® Cortex®-A65AE Core Cryptographic Extension Revision: r1p0 Technical Reference Manual Copyright © 2018, 2020, 2021 Arm Limited or its affiliates. All rights reserved. 101388_0100_01_en Arm® ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A65AE Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101388/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/101388/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/101388/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101388/0100/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A65AE Core Cryptographic Extension Technical Reference Manual Revision r1p0 Copyright \\u00A9 2018, 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A65AE Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "101388",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4539716",
        "sysurihash" : "A3sTwYjDb5ryMOR5",
        "urihash" : "A3sTwYjDb5ryMOR5",
        "sysuri" : "https://developer.arm.com/documentation/101388/0100/en",
        "systransactionid" : 866403,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1613142660000,
        "topparentid" : 4539716,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1616771141000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; industry ; English ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2566", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2566" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; industry ; English ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649407054000,
        "permanentid" : "abaf61727e662c1a44152c7f6f2c1e13a1dcf0ba80d30f6f581eceb16d35",
        "syslanguage" : [ "English" ],
        "itemid" : "605df845256fc952d8c37826",
        "transactionid" : 866403,
        "title" : "Arm Cortex-A65AE Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-A65AE" ],
        "date" : 1649407054000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101388:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Application Developers", "Kernel Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "applicationDevelopers", "kernelDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649407054274761786,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4798,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101388/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649406914943,
        "syssize" : 4798,
        "sysdate" : 1649407054000,
        "haslayout" : "1",
        "topparent" : "4539716",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4539716,
        "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 311,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A65AE", "Cortex-A|Cortex-A65AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A65AE" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649407054000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101388/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101388/0100/?lang=en",
        "modified" : 1643293948000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1649407054274761786,
        "uri" : "https://developer.arm.com/documentation/101388/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A65AE Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101388/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101388/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/101388/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101388/0100/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A65AE Core Cryptographic Extension Technical Reference Manual Revision r1p0 Copyright \\u00A9 2018, 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Cortex-A65AE Core Cryptographic Extension Technical Reference Manual ",
      "document_number" : "101388",
      "document_version" : "0100",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4539716",
      "sysauthor" : "ARM",
      "sysurihash" : "GñWDCRptRxQEXzPU",
      "urihash" : "GñWDCRptRxQEXzPU",
      "sysuri" : "https://developer.arm.com/documentation/101388/0100/en/pdf/arm_cortex_a65ae_crypto_trm_101388_0100_01_en.pdf",
      "keywords" : "Processors, Application Processor, Cortex-A, Cortex-A65AE",
      "systransactionid" : 864307,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1613142660000,
      "topparentid" : 4539716,
      "numberofpages" : 21,
      "sysconcepts" : "Cryptographic Extension ; instructions ; registers ; documentation ; arm ; written agreement ; export laws ; third party ; provisions ; implementations ; Adobe Acrobat ; conflicting ; acceptance ; applications ; Non-Confidential ; trademark usage",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2566", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2566" ],
      "attachmentparentid" : 4539716,
      "parentitem" : "605df845256fc952d8c37826",
      "concepts" : "Cryptographic Extension ; instructions ; registers ; documentation ; arm ; written agreement ; export laws ; third party ; provisions ; implementations ; Adobe Acrobat ; conflicting ; acceptance ; applications ; Non-Confidential ; trademark usage",
      "documenttype" : "pdf",
      "isattachment" : "4539716",
      "sysindexeddate" : 1649151023000,
      "permanentid" : "6a01155f13a19eae39d148073294c1362ee8b356ab8fa1008d1a88ba3525",
      "syslanguage" : [ "English" ],
      "itemid" : "605df846256fc952d8c37836",
      "transactionid" : 864307,
      "title" : "Arm Cortex-A65AE Core Cryptographic Extension Technical Reference Manual ",
      "subject" : "This document describes the optional cryptographic features of the Cortex®-A65AE core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "date" : 1649151023000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101388:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Application Developers", "Kernel Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "applicationDevelopers", "kernelDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151023630349109,
      "sysisattachment" : "4539716",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4539716,
      "size" : 381236,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/605df846256fc952d8c37836",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150852368,
      "syssubject" : "This document describes the optional cryptographic features of the Cortex®-A65AE core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "syssize" : 381236,
      "sysdate" : 1649151023000,
      "topparent" : "4539716",
      "author" : "ARM",
      "label_version" : "r1p0",
      "systopparentid" : 4539716,
      "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 714,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A65AE", "Cortex-A|Cortex-A65AE" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A65AE" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151023000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/605df846256fc952d8c37836",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151023630349109,
      "uri" : "https://developer.arm.com/documentation/101388/0100/en/pdf/arm_cortex_a65ae_crypto_trm_101388_0100_01_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Cortex-A65AE Core Cryptographic Extension Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101388/0100/en/pdf/arm_cortex_a65ae_crypto_trm_101388_0100_01_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101388/0100/en/pdf/arm_cortex_a65ae_crypto_trm_101388_0100_01_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/605df846256fc952d8c37836",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101388/0100/en/pdf/arm_cortex_a65ae_crypto_trm_101388_0100_01_en.pdf",
    "Excerpt" : "Arm may make changes to this document at any time and without notice. ... Agreement shall prevail. ... Copyright © 2018, 2020, 2021 Arm Limited (or its affiliates). All rights reserved.",
    "FirstSentences" : "Arm® Cortex®-A65AE Core Cryptographic Extension Revision: r1p0 Technical Reference Manual Copyright © 2018, 2020, 2021 Arm Limited or its affiliates. All rights reserved. 101388_0100_01_en Arm® ..."
  }, {
    "title" : "Arbitration",
    "uri" : "https://developer.arm.com/documentation/ddi0480/g/en/ATB-Interconnect-Components/ATB-funnel/Arbitration",
    "printableUri" : "https://developer.arm.com/documentation/ddi0480/g/en/ATB-Interconnect-Components/ATB-funnel/Arbitration",
    "clickUri" : "https://developer.arm.com/documentation/ddi0480/g/ATB-Interconnect-Components/ATB-funnel/Arbitration?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en/ATB-Interconnect-Components/ATB-funnel/Arbitration",
    "excerpt" : "Round robin. ... Interfaces with a lower port number. Minimum hold time If the funnel switches between interfaces, and therefore ATB IDs, this ... A minimum hold time of 4. Figure 6.1.",
    "firstSentences" : "Arbitration The funnel implements two arbitration schemes, which can be used at the same time: Fixed priority. Round robin. Priority values for each ATB slave interface are defined in a 3-bit ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreSight SoC-400 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0480/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0480/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 04 November 2011 First release for r0p0 Revision B 16 April 2012 First ...",
      "firstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreSight SoC-400 Technical Reference Manual ",
        "document_number" : "ddi0480",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5033024",
        "sysurihash" : "GbbrD784rSb9OñbR",
        "urihash" : "GbbrD784rSb9OñbR",
        "sysuri" : "https://developer.arm.com/documentation/ddi0480/g/en",
        "systransactionid" : 864299,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1429786403000,
        "topparentid" : 5033024,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602698078000,
        "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
        "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150682000,
        "permanentid" : "a5b0f922d2e5250c7753dd3c5a87067a28df805d4db3b92bbbaf0ebb87b7",
        "syslanguage" : [ "English" ],
        "itemid" : "5f873b5ef86e16515cdb7358",
        "transactionid" : 864299,
        "title" : "ARM CoreSight SoC-400 Technical Reference Manual ",
        "products" : [ "CoreSight SoC-400" ],
        "date" : 1649150682000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0480:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150682741694265,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4262,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150616471,
        "syssize" : 4262,
        "sysdate" : 1649150682000,
        "haslayout" : "1",
        "topparent" : "5033024",
        "label_version" : "r3p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5033024,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight SoC-400 components.",
        "wordcount" : 284,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150682000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0480/g/?lang=en",
        "modified" : 1639134575000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150682741694265,
        "uri" : "https://developer.arm.com/documentation/ddi0480/g/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreSight SoC-400 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0480/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0480/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 04 November 2011 First release for r0p0 Revision B 16 April 2012 First ...",
      "FirstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ..."
    },
    "childResults" : [ {
      "title" : "APB synchronous bridge",
      "uri" : "https://developer.arm.com/documentation/ddi0480/g/en/APB-Interconnect-Components/APB-synchronous-bridge",
      "printableUri" : "https://developer.arm.com/documentation/ddi0480/g/en/APB-Interconnect-Components/APB-synchronous-bridge",
      "clickUri" : "https://developer.arm.com/documentation/ddi0480/g/APB-Interconnect-Components/APB-synchronous-bridge?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en/APB-Interconnect-Components/APB-synchronous-bridge",
      "excerpt" : "APB synchronous bridge The APB synchronous bridge enables data transfer between two synchronous clock domains. APB synchronous bridge CoreSight SoC-400",
      "firstSentences" : "APB synchronous bridge The APB synchronous bridge enables data transfer between two synchronous clock domains. APB synchronous bridge CoreSight SoC-400",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight SoC-400 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0480/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0480/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 04 November 2011 First release for r0p0 Revision B 16 April 2012 First ...",
        "firstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreSight SoC-400 Technical Reference Manual ",
          "document_number" : "ddi0480",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5033024",
          "sysurihash" : "GbbrD784rSb9OñbR",
          "urihash" : "GbbrD784rSb9OñbR",
          "sysuri" : "https://developer.arm.com/documentation/ddi0480/g/en",
          "systransactionid" : 864299,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1429786403000,
          "topparentid" : 5033024,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1602698078000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150682000,
          "permanentid" : "a5b0f922d2e5250c7753dd3c5a87067a28df805d4db3b92bbbaf0ebb87b7",
          "syslanguage" : [ "English" ],
          "itemid" : "5f873b5ef86e16515cdb7358",
          "transactionid" : 864299,
          "title" : "ARM CoreSight SoC-400 Technical Reference Manual ",
          "products" : [ "CoreSight SoC-400" ],
          "date" : 1649150682000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0480:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150682741694265,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4262,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150616471,
          "syssize" : 4262,
          "sysdate" : 1649150682000,
          "haslayout" : "1",
          "topparent" : "5033024",
          "label_version" : "r3p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5033024,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight SoC-400 components.",
          "wordcount" : 284,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150682000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0480/g/?lang=en",
          "modified" : 1639134575000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150682741694265,
          "uri" : "https://developer.arm.com/documentation/ddi0480/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight SoC-400 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0480/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0480/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 04 November 2011 First release for r0p0 Revision B 16 April 2012 First ...",
        "FirstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "APB synchronous bridge ",
        "document_number" : "ddi0480",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5033024",
        "sysurihash" : "mi0B6F2g2sBl2S6H",
        "urihash" : "mi0B6F2g2sBl2S6H",
        "sysuri" : "https://developer.arm.com/documentation/ddi0480/g/en/APB-Interconnect-Components/APB-synchronous-bridge",
        "systransactionid" : 864307,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1429786403000,
        "topparentid" : 5033024,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602698078000,
        "sysconcepts" : "APB synchronous ; clock domains ; data transfer",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
        "attachmentparentid" : 5033024,
        "parentitem" : "5f873b5ef86e16515cdb7358",
        "concepts" : "APB synchronous ; clock domains ; data transfer",
        "documenttype" : "html",
        "isattachment" : "5033024",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151017000,
        "permanentid" : "5517e90339e6522d36d6a60c2956d486b4373eb855a14169026b6e34b39b",
        "syslanguage" : [ "English" ],
        "itemid" : "5f873b62f86e16515cdb74c8",
        "transactionid" : 864307,
        "title" : "APB synchronous bridge ",
        "products" : [ "CoreSight SoC-400" ],
        "date" : 1649151017000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0480:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151017955557329,
        "sysisattachment" : "5033024",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5033024,
        "size" : 151,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0480/g/APB-Interconnect-Components/APB-synchronous-bridge?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150616471,
        "syssize" : 151,
        "sysdate" : 1649151017000,
        "haslayout" : "1",
        "topparent" : "5033024",
        "label_version" : "r3p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5033024,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight SoC-400 components.",
        "wordcount" : 14,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151017000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0480/g/APB-Interconnect-Components/APB-synchronous-bridge?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0480/g/APB-Interconnect-Components/APB-synchronous-bridge?lang=en",
        "modified" : 1639134575000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151017955557329,
        "uri" : "https://developer.arm.com/documentation/ddi0480/g/en/APB-Interconnect-Components/APB-synchronous-bridge",
        "syscollection" : "default"
      },
      "Title" : "APB synchronous bridge",
      "Uri" : "https://developer.arm.com/documentation/ddi0480/g/en/APB-Interconnect-Components/APB-synchronous-bridge",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0480/g/en/APB-Interconnect-Components/APB-synchronous-bridge",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0480/g/APB-Interconnect-Components/APB-synchronous-bridge?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en/APB-Interconnect-Components/APB-synchronous-bridge",
      "Excerpt" : "APB synchronous bridge The APB synchronous bridge enables data transfer between two synchronous clock domains. APB synchronous bridge CoreSight SoC-400",
      "FirstSentences" : "APB synchronous bridge The APB synchronous bridge enables data transfer between two synchronous clock domains. APB synchronous bridge CoreSight SoC-400"
    }, {
      "title" : "Functional interfaces",
      "uri" : "https://developer.arm.com/documentation/ddi0480/g/en/ATB-Interconnect-Components/ATB-asynchronous-bridge/Functional-interfaces",
      "printableUri" : "https://developer.arm.com/documentation/ddi0480/g/en/ATB-Interconnect-Components/ATB-asynchronous-bridge/Functional-interfaces",
      "clickUri" : "https://developer.arm.com/documentation/ddi0480/g/ATB-Interconnect-Components/ATB-asynchronous-bridge/Functional-interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en/ATB-Interconnect-Components/ATB-asynchronous-bridge/Functional-interfaces",
      "excerpt" : "Functional interfaces The ATB asynchronous bridge has the following functional interfaces: ATB ... ATB master interface. A non-configurable LPI. Functional interfaces CoreSight SoC-400",
      "firstSentences" : "Functional interfaces The ATB asynchronous bridge has the following functional interfaces: ATB slave interface. ATB master interface. A non-configurable LPI. Functional interfaces CoreSight SoC-400",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight SoC-400 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0480/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0480/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 04 November 2011 First release for r0p0 Revision B 16 April 2012 First ...",
        "firstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreSight SoC-400 Technical Reference Manual ",
          "document_number" : "ddi0480",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5033024",
          "sysurihash" : "GbbrD784rSb9OñbR",
          "urihash" : "GbbrD784rSb9OñbR",
          "sysuri" : "https://developer.arm.com/documentation/ddi0480/g/en",
          "systransactionid" : 864299,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1429786403000,
          "topparentid" : 5033024,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1602698078000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150682000,
          "permanentid" : "a5b0f922d2e5250c7753dd3c5a87067a28df805d4db3b92bbbaf0ebb87b7",
          "syslanguage" : [ "English" ],
          "itemid" : "5f873b5ef86e16515cdb7358",
          "transactionid" : 864299,
          "title" : "ARM CoreSight SoC-400 Technical Reference Manual ",
          "products" : [ "CoreSight SoC-400" ],
          "date" : 1649150682000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0480:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150682741694265,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4262,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150616471,
          "syssize" : 4262,
          "sysdate" : 1649150682000,
          "haslayout" : "1",
          "topparent" : "5033024",
          "label_version" : "r3p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5033024,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight SoC-400 components.",
          "wordcount" : 284,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150682000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0480/g/?lang=en",
          "modified" : 1639134575000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150682741694265,
          "uri" : "https://developer.arm.com/documentation/ddi0480/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight SoC-400 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0480/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0480/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 04 November 2011 First release for r0p0 Revision B 16 April 2012 First ...",
        "FirstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Functional interfaces ",
        "document_number" : "ddi0480",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5033024",
        "sysurihash" : "sah9wqV2zñb0zI4U",
        "urihash" : "sah9wqV2zñb0zI4U",
        "sysuri" : "https://developer.arm.com/documentation/ddi0480/g/en/ATB-Interconnect-Components/ATB-asynchronous-bridge/Functional-interfaces",
        "systransactionid" : 864307,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1429786403000,
        "topparentid" : 5033024,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602698078000,
        "sysconcepts" : "functional interfaces ; ATB ; asynchronous bridge",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
        "attachmentparentid" : 5033024,
        "parentitem" : "5f873b5ef86e16515cdb7358",
        "concepts" : "functional interfaces ; ATB ; asynchronous bridge",
        "documenttype" : "html",
        "isattachment" : "5033024",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151017000,
        "permanentid" : "f990711652469d27d4c6211258b0c0e1d4c8090847501805b1fbf76113e3",
        "syslanguage" : [ "English" ],
        "itemid" : "5f873b62f86e16515cdb74e3",
        "transactionid" : 864307,
        "title" : "Functional interfaces ",
        "products" : [ "CoreSight SoC-400" ],
        "date" : 1649151017000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0480:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151017742675836,
        "sysisattachment" : "5033024",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5033024,
        "size" : 197,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0480/g/ATB-Interconnect-Components/ATB-asynchronous-bridge/Functional-interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150616471,
        "syssize" : 197,
        "sysdate" : 1649151017000,
        "haslayout" : "1",
        "topparent" : "5033024",
        "label_version" : "r3p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5033024,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight SoC-400 components.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151017000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0480/g/ATB-Interconnect-Components/ATB-asynchronous-bridge/Functional-interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0480/g/ATB-Interconnect-Components/ATB-asynchronous-bridge/Functional-interfaces?lang=en",
        "modified" : 1639134575000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151017742675836,
        "uri" : "https://developer.arm.com/documentation/ddi0480/g/en/ATB-Interconnect-Components/ATB-asynchronous-bridge/Functional-interfaces",
        "syscollection" : "default"
      },
      "Title" : "Functional interfaces",
      "Uri" : "https://developer.arm.com/documentation/ddi0480/g/en/ATB-Interconnect-Components/ATB-asynchronous-bridge/Functional-interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0480/g/en/ATB-Interconnect-Components/ATB-asynchronous-bridge/Functional-interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0480/g/ATB-Interconnect-Components/ATB-asynchronous-bridge/Functional-interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en/ATB-Interconnect-Components/ATB-asynchronous-bridge/Functional-interfaces",
      "Excerpt" : "Functional interfaces The ATB asynchronous bridge has the following functional interfaces: ATB ... ATB master interface. A non-configurable LPI. Functional interfaces CoreSight SoC-400",
      "FirstSentences" : "Functional interfaces The ATB asynchronous bridge has the following functional interfaces: ATB slave interface. ATB master interface. A non-configurable LPI. Functional interfaces CoreSight SoC-400"
    }, {
      "title" : "Low-power features",
      "uri" : "https://developer.arm.com/documentation/ddi0480/g/en/APB-Interconnect-Components/APB-asynchronous-bridge/Low-power-features",
      "printableUri" : "https://developer.arm.com/documentation/ddi0480/g/en/APB-Interconnect-Components/APB-asynchronous-bridge/Low-power-features",
      "clickUri" : "https://developer.arm.com/documentation/ddi0480/g/APB-Interconnect-Components/APB-asynchronous-bridge/Low-power-features?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en/APB-Interconnect-Components/APB-asynchronous-bridge/Low-power-features",
      "excerpt" : "Low-power features The APB asynchronous bridge supports an optional LPI to a power controller. The power controller can request the master interface of the bridge to go into low-power ...",
      "firstSentences" : "Low-power features The APB asynchronous bridge supports an optional LPI to a power controller. The power controller can request the master interface of the bridge to go into low-power state ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight SoC-400 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0480/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0480/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 04 November 2011 First release for r0p0 Revision B 16 April 2012 First ...",
        "firstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreSight SoC-400 Technical Reference Manual ",
          "document_number" : "ddi0480",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5033024",
          "sysurihash" : "GbbrD784rSb9OñbR",
          "urihash" : "GbbrD784rSb9OñbR",
          "sysuri" : "https://developer.arm.com/documentation/ddi0480/g/en",
          "systransactionid" : 864299,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1429786403000,
          "topparentid" : 5033024,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1602698078000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150682000,
          "permanentid" : "a5b0f922d2e5250c7753dd3c5a87067a28df805d4db3b92bbbaf0ebb87b7",
          "syslanguage" : [ "English" ],
          "itemid" : "5f873b5ef86e16515cdb7358",
          "transactionid" : 864299,
          "title" : "ARM CoreSight SoC-400 Technical Reference Manual ",
          "products" : [ "CoreSight SoC-400" ],
          "date" : 1649150682000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0480:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150682741694265,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4262,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150616471,
          "syssize" : 4262,
          "sysdate" : 1649150682000,
          "haslayout" : "1",
          "topparent" : "5033024",
          "label_version" : "r3p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5033024,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight SoC-400 components.",
          "wordcount" : 284,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150682000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0480/g/?lang=en",
          "modified" : 1639134575000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150682741694265,
          "uri" : "https://developer.arm.com/documentation/ddi0480/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight SoC-400 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0480/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0480/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 04 November 2011 First release for r0p0 Revision B 16 April 2012 First ...",
        "FirstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Low-power features ",
        "document_number" : "ddi0480",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5033024",
        "sysurihash" : "1SgAb3Y5G4fmxgva",
        "urihash" : "1SgAb3Y5G4fmxgva",
        "sysuri" : "https://developer.arm.com/documentation/ddi0480/g/en/APB-Interconnect-Components/APB-asynchronous-bridge/Low-power-features",
        "systransactionid" : 864307,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1429786403000,
        "topparentid" : 5033024,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602698078000,
        "sysconcepts" : "master interface ; low-power state ; power controller ; bridge ; transactions ; LPI ; cactive HIGH ; wake-up request ; APB asynchronous",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
        "attachmentparentid" : 5033024,
        "parentitem" : "5f873b5ef86e16515cdb7358",
        "concepts" : "master interface ; low-power state ; power controller ; bridge ; transactions ; LPI ; cactive HIGH ; wake-up request ; APB asynchronous",
        "documenttype" : "html",
        "isattachment" : "5033024",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151017000,
        "permanentid" : "799553f81bc7e41a4ad7c82e36b4c12849adb8d478066f9120af96bce597",
        "syslanguage" : [ "English" ],
        "itemid" : "5f873b62f86e16515cdb74c7",
        "transactionid" : 864307,
        "title" : "Low-power features ",
        "products" : [ "CoreSight SoC-400" ],
        "date" : 1649151017000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0480:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151017696949303,
        "sysisattachment" : "5033024",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5033024,
        "size" : 782,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0480/g/APB-Interconnect-Components/APB-asynchronous-bridge/Low-power-features?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150616471,
        "syssize" : 782,
        "sysdate" : 1649151017000,
        "haslayout" : "1",
        "topparent" : "5033024",
        "label_version" : "r3p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5033024,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight SoC-400 components.",
        "wordcount" : 62,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151017000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0480/g/APB-Interconnect-Components/APB-asynchronous-bridge/Low-power-features?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0480/g/APB-Interconnect-Components/APB-asynchronous-bridge/Low-power-features?lang=en",
        "modified" : 1639134575000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151017696949303,
        "uri" : "https://developer.arm.com/documentation/ddi0480/g/en/APB-Interconnect-Components/APB-asynchronous-bridge/Low-power-features",
        "syscollection" : "default"
      },
      "Title" : "Low-power features",
      "Uri" : "https://developer.arm.com/documentation/ddi0480/g/en/APB-Interconnect-Components/APB-asynchronous-bridge/Low-power-features",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0480/g/en/APB-Interconnect-Components/APB-asynchronous-bridge/Low-power-features",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0480/g/APB-Interconnect-Components/APB-asynchronous-bridge/Low-power-features?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en/APB-Interconnect-Components/APB-asynchronous-bridge/Low-power-features",
      "Excerpt" : "Low-power features The APB asynchronous bridge supports an optional LPI to a power controller. The power controller can request the master interface of the bridge to go into low-power ...",
      "FirstSentences" : "Low-power features The APB asynchronous bridge supports an optional LPI to a power controller. The power controller can request the master interface of the bridge to go into low-power state ..."
    } ],
    "totalNumberOfChildResults" : 531,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arbitration ",
      "document_number" : "ddi0480",
      "document_version" : "g",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "5033024",
      "sysurihash" : "JCJ63BFwnEPwT61k",
      "urihash" : "JCJ63BFwnEPwT61k",
      "sysuri" : "https://developer.arm.com/documentation/ddi0480/g/en/ATB-Interconnect-Components/ATB-funnel/Arbitration",
      "systransactionid" : 864307,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1429786403000,
      "topparentid" : 5033024,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1602698078000,
      "sysconcepts" : "arbitration schemes ; priority ; interfaces ; slave ; funnel ; Control register ; ports ; reset ; minimum hold ; valid trace ; previously selected ; transactions ; pending transfer ; insufficient ; inefficiency",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
      "attachmentparentid" : 5033024,
      "parentitem" : "5f873b5ef86e16515cdb7358",
      "concepts" : "arbitration schemes ; priority ; interfaces ; slave ; funnel ; Control register ; ports ; reset ; minimum hold ; valid trace ; previously selected ; transactions ; pending transfer ; insufficient ; inefficiency",
      "documenttype" : "html",
      "isattachment" : "5033024",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649151017000,
      "permanentid" : "3bb1cbb577fe3b820d88a9ca712a787b7ff117e58250725a52b667631d7d",
      "syslanguage" : [ "English" ],
      "itemid" : "5f873b62f86e16515cdb74d6",
      "transactionid" : 864307,
      "title" : "Arbitration ",
      "products" : [ "CoreSight SoC-400" ],
      "date" : 1649151017000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0480:g:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151017913077699,
      "sysisattachment" : "5033024",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5033024,
      "size" : 3651,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0480/g/ATB-Interconnect-Components/ATB-funnel/Arbitration?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150616471,
      "syssize" : 3651,
      "sysdate" : 1649151017000,
      "haslayout" : "1",
      "topparent" : "5033024",
      "label_version" : "r3p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5033024,
      "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight SoC-400 components.",
      "wordcount" : 189,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
      "document_revision" : "g",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151017000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0480/g/ATB-Interconnect-Components/ATB-funnel/Arbitration?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0480/g/ATB-Interconnect-Components/ATB-funnel/Arbitration?lang=en",
      "modified" : 1639134575000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151017913077699,
      "uri" : "https://developer.arm.com/documentation/ddi0480/g/en/ATB-Interconnect-Components/ATB-funnel/Arbitration",
      "syscollection" : "default"
    },
    "Title" : "Arbitration",
    "Uri" : "https://developer.arm.com/documentation/ddi0480/g/en/ATB-Interconnect-Components/ATB-funnel/Arbitration",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0480/g/en/ATB-Interconnect-Components/ATB-funnel/Arbitration",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0480/g/ATB-Interconnect-Components/ATB-funnel/Arbitration?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en/ATB-Interconnect-Components/ATB-funnel/Arbitration",
    "Excerpt" : "Round robin. ... Interfaces with a lower port number. Minimum hold time If the funnel switches between interfaces, and therefore ATB IDs, this ... A minimum hold time of 4. Figure 6.1.",
    "FirstSentences" : "Arbitration The funnel implements two arbitration schemes, which can be used at the same time: Fixed priority. Round robin. Priority values for each ATB slave interface are defined in a 3-bit ..."
  }, {
    "title" : "Arm Neoverse N1 Core Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100616/0401/en/pdf/arm_neoverse_n1_trm_100616_0401_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100616/0401/en/pdf/arm_neoverse_n1_trm_100616_0401_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f561d50235b3560a01e03b5",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100616/0401/en/pdf/arm_neoverse_n1_trm_100616_0401_00_en.pdf",
    "excerpt" : "First release for r1p0 ... Second issue for r3p1 ... First release for r4p0 ... First release for r4p1 ... No license, express or implied, by estoppel or otherwise to any intellectual property ...",
    "firstSentences" : "Arm® Neoverse™ N1 Core Revision: r4p1 Technical Reference Manual Copyright © 2016–2020 Arm Limited or its affiliates. All rights reserved. 100616_0401_00_en Arm® Neoverse™ N1 Core Technical ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Neoverse N1 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100616/0401/en",
      "printableUri" : "https://developer.arm.com/documentation/100616/0401/en",
      "clickUri" : "https://developer.arm.com/documentation/100616/0401/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100616/0401/en",
      "excerpt" : "Arm Neoverse N1 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Neoverse N1 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm Neoverse N1 Core Technical Reference Manual Neoverse-N1",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Neoverse N1 Core Technical Reference Manual ",
        "document_number" : "100616",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3874101",
        "sysurihash" : "SEos4PIbDcZñahpQ",
        "urihash" : "SEos4PIbDcZñahpQ",
        "sysuri" : "https://developer.arm.com/documentation/100616/0401/en",
        "systransactionid" : 864235,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1599478786000,
        "topparentid" : 3874101,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1599479120000,
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649147546000,
        "permanentid" : "cd0c05c1d6e879e9a4f10dc2eaac13fce6ee2cb32430e2d14021e521d6d7",
        "syslanguage" : [ "English" ],
        "itemid" : "5f561d50235b3560a01e03b3",
        "transactionid" : 864235,
        "title" : "Arm Neoverse N1 Core Technical Reference Manual ",
        "products" : [ "Neoverse-N1" ],
        "date" : 1649147546000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100616:0401:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147546776594123,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 181,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100616/0401/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147179207,
        "syssize" : 181,
        "sysdate" : 1649147546000,
        "haslayout" : "1",
        "topparent" : "3874101",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3874101,
        "content_description" : "This Technical Reference Manual is for the Neoverse N1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features. ",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147546000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100616/0401/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100616/0401/?lang=en",
        "modified" : 1645003201000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147546776594123,
        "uri" : "https://developer.arm.com/documentation/100616/0401/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse N1 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100616/0401/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100616/0401/en",
      "ClickUri" : "https://developer.arm.com/documentation/100616/0401/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100616/0401/en",
      "Excerpt" : "Arm Neoverse N1 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Neoverse N1 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm Neoverse N1 Core Technical Reference Manual Neoverse-N1"
    },
    "childResults" : [ {
      "title" : "Arm Neoverse N1 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100616/0401/en",
      "printableUri" : "https://developer.arm.com/documentation/100616/0401/en",
      "clickUri" : "https://developer.arm.com/documentation/100616/0401/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100616/0401/en",
      "excerpt" : "Arm Neoverse N1 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Neoverse N1 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm Neoverse N1 Core Technical Reference Manual Neoverse-N1",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Neoverse N1 Core Technical Reference Manual ",
        "document_number" : "100616",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3874101",
        "sysurihash" : "SEos4PIbDcZñahpQ",
        "urihash" : "SEos4PIbDcZñahpQ",
        "sysuri" : "https://developer.arm.com/documentation/100616/0401/en",
        "systransactionid" : 864235,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1599478786000,
        "topparentid" : 3874101,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1599479120000,
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649147546000,
        "permanentid" : "cd0c05c1d6e879e9a4f10dc2eaac13fce6ee2cb32430e2d14021e521d6d7",
        "syslanguage" : [ "English" ],
        "itemid" : "5f561d50235b3560a01e03b3",
        "transactionid" : 864235,
        "title" : "Arm Neoverse N1 Core Technical Reference Manual ",
        "products" : [ "Neoverse-N1" ],
        "date" : 1649147546000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100616:0401:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147546776594123,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 181,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100616/0401/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147179207,
        "syssize" : 181,
        "sysdate" : 1649147546000,
        "haslayout" : "1",
        "topparent" : "3874101",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3874101,
        "content_description" : "This Technical Reference Manual is for the Neoverse N1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features. ",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147546000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100616/0401/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100616/0401/?lang=en",
        "modified" : 1645003201000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147546776594123,
        "uri" : "https://developer.arm.com/documentation/100616/0401/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse N1 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100616/0401/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100616/0401/en",
      "ClickUri" : "https://developer.arm.com/documentation/100616/0401/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100616/0401/en",
      "Excerpt" : "Arm Neoverse N1 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Neoverse N1 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm Neoverse N1 Core Technical Reference Manual Neoverse-N1"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Neoverse N1 Core Technical Reference Manual ",
      "document_number" : "100616",
      "document_version" : "0401",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3874101",
      "sysauthor" : "ARM",
      "sysurihash" : "nCG2116vEbyVZIyh",
      "urihash" : "nCG2116vEbyVZIyh",
      "sysuri" : "https://developer.arm.com/documentation/100616/0401/en/pdf/arm_neoverse_n1_trm_100616_0401_00_en.pdf",
      "keywords" : "Processors, Application Processor, Cortex-A, Neoverse N1, project, ares",
      "systransactionid" : 864235,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1599478786000,
      "topparentid" : 3874101,
      "numberofpages" : 630,
      "sysconcepts" : "registers ; functional groups ; instructions ; configuration notes ; architecture profile ; reset ; EL1 ; translations ; arm ; Neoverse N1 ; Reference Manual Armv8 ; interfaces ; Exception level ; cores ; N1 cores ; Manual Armv8",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 3874101,
      "parentitem" : "5f561d50235b3560a01e03b3",
      "concepts" : "registers ; functional groups ; instructions ; configuration notes ; architecture profile ; reset ; EL1 ; translations ; arm ; Neoverse N1 ; Reference Manual Armv8 ; interfaces ; Exception level ; cores ; N1 cores ; Manual Armv8",
      "documenttype" : "pdf",
      "isattachment" : "3874101",
      "sysindexeddate" : 1649147552000,
      "permanentid" : "0d268dee5f199043e03753598f7d262b056939cc136fc120f908e90dca5e",
      "syslanguage" : [ "English" ],
      "itemid" : "5f561d50235b3560a01e03b5",
      "transactionid" : 864235,
      "title" : "Arm Neoverse N1 Core Technical Reference Manual ",
      "subject" : "This Technical Reference Manual is for the Neoverse N1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "date" : 1649147551000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100616:0401:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147551753511424,
      "sysisattachment" : "3874101",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3874101,
      "size" : 2544766,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f561d50235b3560a01e03b5",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649147180528,
      "syssubject" : "This Technical Reference Manual is for the Neoverse N1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "syssize" : 2544766,
      "sysdate" : 1649147551000,
      "topparent" : "3874101",
      "author" : "ARM",
      "label_version" : "r4p1",
      "systopparentid" : 3874101,
      "content_description" : "This Technical Reference Manual is for the Neoverse N1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features. ",
      "wordcount" : 5202,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147552000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f561d50235b3560a01e03b5",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147551753511424,
      "uri" : "https://developer.arm.com/documentation/100616/0401/en/pdf/arm_neoverse_n1_trm_100616_0401_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Neoverse N1 Core Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100616/0401/en/pdf/arm_neoverse_n1_trm_100616_0401_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100616/0401/en/pdf/arm_neoverse_n1_trm_100616_0401_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f561d50235b3560a01e03b5",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100616/0401/en/pdf/arm_neoverse_n1_trm_100616_0401_00_en.pdf",
    "Excerpt" : "First release for r1p0 ... Second issue for r3p1 ... First release for r4p0 ... First release for r4p1 ... No license, express or implied, by estoppel or otherwise to any intellectual property ...",
    "FirstSentences" : "Arm® Neoverse™ N1 Core Revision: r4p1 Technical Reference Manual Copyright © 2016–2020 Arm Limited or its affiliates. All rights reserved. 100616_0401_00_en Arm® Neoverse™ N1 Core Technical ..."
  }, {
    "title" : "AC characteristics",
    "uri" : "https://developer.arm.com/documentation/dui0604/f/en/electrical-specifications/ac-characteristics",
    "printableUri" : "https://developer.arm.com/documentation/dui0604/f/en/electrical-specifications/ac-characteristics",
    "clickUri" : "https://developer.arm.com/documentation/dui0604/f/electrical-specifications/ac-characteristics?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en/electrical-specifications/ac-characteristics",
    "excerpt" : "AC characteristics Table C.1 shows the recommended AC operating characteristics for the Cortex-A15 ... For more information on each interface that Table C.1 describes, see the appropriate ...",
    "firstSentences" : "AC characteristics Table C.1 shows the recommended AC operating characteristics for the Cortex-A15 MPCore test chip. For more information on each interface that Table C.1 describes, see the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreTile Express A15x2 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/dui0604/f/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0604/f/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en",
      "excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... CE Declaration of Conformity The system should be powered down when not in use.",
      "firstSentences" : "ARM CoreTile Express A15x2 Technical Reference Manual Cortex-A15 MPCore (V2P-CA15) Copyright 2011-2013, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreTile Express A15x2 Technical Reference Manual ",
        "document_number" : "dui0604",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3639168",
        "sysurihash" : "qñSBdXE80JZZlcr3",
        "urihash" : "qñSBdXE80JZZlcr3",
        "sysuri" : "https://developer.arm.com/documentation/dui0604/f/en",
        "systransactionid" : 864226,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1481891426000,
        "topparentid" : 3639168,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1588155407000,
        "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578" ],
        "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147074000,
        "permanentid" : "8e568130d7ee8d388d745c5f9bcdaefa0f9008075d962e4e1e115566c212",
        "syslanguage" : [ "English" ],
        "itemid" : "5ea9540f9931941038df313f",
        "transactionid" : 864226,
        "title" : "ARM CoreTile Express A15x2 Technical Reference Manual ",
        "products" : [ "Cortex-A15" ],
        "date" : 1649147074000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0604:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147074180654057,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5188,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146860600,
        "syssize" : 5188,
        "sysdate" : 1649147074000,
        "haslayout" : "1",
        "topparent" : "3639168",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3639168,
        "content_description" : "This book is for the CoreTile Express A152 daughterboard.",
        "wordcount" : 363,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147074000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0604/f/?lang=en",
        "modified" : 1642171522000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147074180654057,
        "uri" : "https://developer.arm.com/documentation/dui0604/f/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreTile Express A15x2 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/dui0604/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0604/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en",
      "Excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... CE Declaration of Conformity The system should be powered down when not in use.",
      "FirstSentences" : "ARM CoreTile Express A15x2 Technical Reference Manual Cortex-A15 MPCore (V2P-CA15) Copyright 2011-2013, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary ..."
    },
    "childResults" : [ {
      "title" : "Electrical Specifications",
      "uri" : "https://developer.arm.com/documentation/dui0604/f/en/electrical-specifications",
      "printableUri" : "https://developer.arm.com/documentation/dui0604/f/en/electrical-specifications",
      "clickUri" : "https://developer.arm.com/documentation/dui0604/f/electrical-specifications?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en/electrical-specifications",
      "excerpt" : "Appendix C. Electrical Specifications This appendix contains the electrical specification ... It contains the following section: AC characteristics. Electrical Specifications Cortex-A15",
      "firstSentences" : "Appendix C. Electrical Specifications This appendix contains the electrical specification for the daughterboard. It contains the following section: AC characteristics. Electrical Specifications ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreTile Express A15x2 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/dui0604/f/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0604/f/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en",
        "excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... CE Declaration of Conformity The system should be powered down when not in use.",
        "firstSentences" : "ARM CoreTile Express A15x2 Technical Reference Manual Cortex-A15 MPCore (V2P-CA15) Copyright 2011-2013, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreTile Express A15x2 Technical Reference Manual ",
          "document_number" : "dui0604",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3639168",
          "sysurihash" : "qñSBdXE80JZZlcr3",
          "urihash" : "qñSBdXE80JZZlcr3",
          "sysuri" : "https://developer.arm.com/documentation/dui0604/f/en",
          "systransactionid" : 864226,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1481891426000,
          "topparentid" : 3639168,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1588155407000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147074000,
          "permanentid" : "8e568130d7ee8d388d745c5f9bcdaefa0f9008075d962e4e1e115566c212",
          "syslanguage" : [ "English" ],
          "itemid" : "5ea9540f9931941038df313f",
          "transactionid" : 864226,
          "title" : "ARM CoreTile Express A15x2 Technical Reference Manual ",
          "products" : [ "Cortex-A15" ],
          "date" : 1649147074000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0604:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147074180654057,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5188,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146860600,
          "syssize" : 5188,
          "sysdate" : 1649147074000,
          "haslayout" : "1",
          "topparent" : "3639168",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3639168,
          "content_description" : "This book is for the CoreTile Express A152 daughterboard.",
          "wordcount" : 363,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147074000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0604/f/?lang=en",
          "modified" : 1642171522000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147074180654057,
          "uri" : "https://developer.arm.com/documentation/dui0604/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreTile Express A15x2 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/dui0604/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0604/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en",
        "Excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... CE Declaration of Conformity The system should be powered down when not in use.",
        "FirstSentences" : "ARM CoreTile Express A15x2 Technical Reference Manual Cortex-A15 MPCore (V2P-CA15) Copyright 2011-2013, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Electrical Specifications ",
        "document_number" : "dui0604",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3639168",
        "sysurihash" : "Fn0eRQVjte3VñEeD",
        "urihash" : "Fn0eRQVjte3VñEeD",
        "sysuri" : "https://developer.arm.com/documentation/dui0604/f/en/electrical-specifications",
        "systransactionid" : 864227,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1481891426000,
        "topparentid" : 3639168,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1588155407000,
        "sysconcepts" : "electrical specification ; daughterboard",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578" ],
        "attachmentparentid" : 3639168,
        "parentitem" : "5ea9540f9931941038df313f",
        "concepts" : "electrical specification ; daughterboard",
        "documenttype" : "html",
        "isattachment" : "3639168",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147169000,
        "permanentid" : "7d563d873d9b7d8b2909ae78bd9f003125c83b33d7e21a19ce9427e241f8",
        "syslanguage" : [ "English" ],
        "itemid" : "5ea954109931941038df3190",
        "transactionid" : 864227,
        "title" : "Electrical Specifications ",
        "products" : [ "Cortex-A15" ],
        "date" : 1649147169000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0604:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147169477057345,
        "sysisattachment" : "3639168",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3639168,
        "size" : 204,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0604/f/electrical-specifications?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146860600,
        "syssize" : 204,
        "sysdate" : 1649147169000,
        "haslayout" : "1",
        "topparent" : "3639168",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3639168,
        "content_description" : "This book is for the CoreTile Express A152 daughterboard.",
        "wordcount" : 17,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147169000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0604/f/electrical-specifications?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0604/f/electrical-specifications?lang=en",
        "modified" : 1642171522000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147169477057345,
        "uri" : "https://developer.arm.com/documentation/dui0604/f/en/electrical-specifications",
        "syscollection" : "default"
      },
      "Title" : "Electrical Specifications",
      "Uri" : "https://developer.arm.com/documentation/dui0604/f/en/electrical-specifications",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0604/f/en/electrical-specifications",
      "ClickUri" : "https://developer.arm.com/documentation/dui0604/f/electrical-specifications?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en/electrical-specifications",
      "Excerpt" : "Appendix C. Electrical Specifications This appendix contains the electrical specification ... It contains the following section: AC characteristics. Electrical Specifications Cortex-A15",
      "FirstSentences" : "Appendix C. Electrical Specifications This appendix contains the electrical specification for the daughterboard. It contains the following section: AC characteristics. Electrical Specifications ..."
    }, {
      "title" : "External clocks",
      "uri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/clocks/external-clocks",
      "printableUri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/clocks/external-clocks",
      "clickUri" : "https://developer.arm.com/documentation/dui0604/f/hardware-description/clocks/external-clocks?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en/hardware-description/clocks/external-clocks",
      "excerpt" : "External clocks Table 2.9 shows the external clocks that connect: Between the CoreTile Express A15\\u00D72 ... Between the CoreTile Express A15\\u00D72 daughterboard and the optional FPGA ...",
      "firstSentences" : "External clocks Table 2.9 shows the external clocks that connect: Between the CoreTile Express A15\\u00D72 daughterboard and the motherboard. Between the CoreTile Express A15\\u00D72 daughterboard ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreTile Express A15x2 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/dui0604/f/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0604/f/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en",
        "excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... CE Declaration of Conformity The system should be powered down when not in use.",
        "firstSentences" : "ARM CoreTile Express A15x2 Technical Reference Manual Cortex-A15 MPCore (V2P-CA15) Copyright 2011-2013, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreTile Express A15x2 Technical Reference Manual ",
          "document_number" : "dui0604",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3639168",
          "sysurihash" : "qñSBdXE80JZZlcr3",
          "urihash" : "qñSBdXE80JZZlcr3",
          "sysuri" : "https://developer.arm.com/documentation/dui0604/f/en",
          "systransactionid" : 864226,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1481891426000,
          "topparentid" : 3639168,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1588155407000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147074000,
          "permanentid" : "8e568130d7ee8d388d745c5f9bcdaefa0f9008075d962e4e1e115566c212",
          "syslanguage" : [ "English" ],
          "itemid" : "5ea9540f9931941038df313f",
          "transactionid" : 864226,
          "title" : "ARM CoreTile Express A15x2 Technical Reference Manual ",
          "products" : [ "Cortex-A15" ],
          "date" : 1649147074000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0604:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147074180654057,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5188,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146860600,
          "syssize" : 5188,
          "sysdate" : 1649147074000,
          "haslayout" : "1",
          "topparent" : "3639168",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3639168,
          "content_description" : "This book is for the CoreTile Express A152 daughterboard.",
          "wordcount" : 363,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147074000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0604/f/?lang=en",
          "modified" : 1642171522000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147074180654057,
          "uri" : "https://developer.arm.com/documentation/dui0604/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreTile Express A15x2 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/dui0604/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0604/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en",
        "Excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... CE Declaration of Conformity The system should be powered down when not in use.",
        "FirstSentences" : "ARM CoreTile Express A15x2 Technical Reference Manual Cortex-A15 MPCore (V2P-CA15) Copyright 2011-2013, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "External clocks ",
        "document_number" : "dui0604",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3639168",
        "sysurihash" : "64IBW6C35iKeDQrB",
        "urihash" : "64IBW6C35iKeDQrB",
        "sysuri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/clocks/external-clocks",
        "systransactionid" : 864227,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1481891426000,
        "topparentid" : 3639168,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1588155407000,
        "sysconcepts" : "external clocks ; test chip ; u00D72 daughterboard ; Express A15 ; motherboard ; signals ; Reference Manual ; optimum timing",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578" ],
        "attachmentparentid" : 3639168,
        "parentitem" : "5ea9540f9931941038df313f",
        "concepts" : "external clocks ; test chip ; u00D72 daughterboard ; Express A15 ; motherboard ; signals ; Reference Manual ; optimum timing",
        "documenttype" : "html",
        "isattachment" : "3639168",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147128000,
        "permanentid" : "8049009939462f71cfbc84e9975c619de07661308e1f64f5a90fb9dba299",
        "syslanguage" : [ "English" ],
        "itemid" : "5ea954109931941038df3167",
        "transactionid" : 864227,
        "title" : "External clocks ",
        "products" : [ "Cortex-A15" ],
        "date" : 1649147128000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0604:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147128237985033,
        "sysisattachment" : "3639168",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3639168,
        "size" : 984,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0604/f/hardware-description/clocks/external-clocks?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146860600,
        "syssize" : 984,
        "sysdate" : 1649147128000,
        "haslayout" : "1",
        "topparent" : "3639168",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3639168,
        "content_description" : "This book is for the CoreTile Express A152 daughterboard.",
        "wordcount" : 84,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147128000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0604/f/hardware-description/clocks/external-clocks?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0604/f/hardware-description/clocks/external-clocks?lang=en",
        "modified" : 1642171522000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147128237985033,
        "uri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/clocks/external-clocks",
        "syscollection" : "default"
      },
      "Title" : "External clocks",
      "Uri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/clocks/external-clocks",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/clocks/external-clocks",
      "ClickUri" : "https://developer.arm.com/documentation/dui0604/f/hardware-description/clocks/external-clocks?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en/hardware-description/clocks/external-clocks",
      "Excerpt" : "External clocks Table 2.9 shows the external clocks that connect: Between the CoreTile Express A15\\u00D72 ... Between the CoreTile Express A15\\u00D72 daughterboard and the optional FPGA ...",
      "FirstSentences" : "External clocks Table 2.9 shows the external clocks that connect: Between the CoreTile Express A15\\u00D72 daughterboard and the motherboard. Between the CoreTile Express A15\\u00D72 daughterboard ..."
    }, {
      "title" : "Daughterboard programmable clock generators",
      "uri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/clocks/daughterboard-programmable-clock-generators",
      "printableUri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/clocks/daughterboard-programmable-clock-generators",
      "clickUri" : "https://developer.arm.com/documentation/dui0604/f/hardware-description/clocks/daughterboard-programmable-clock-generators?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en/hardware-description/clocks/daughterboard-programmable-clock-generators",
      "excerpt" : "If you select SYSCLK as the source for FCLK, the Cortex-A15 CPU cores operates ... See Figure 2.10. ... Default DDRCLK to OSCCLK 8 ratio: 8:1. ... See Figure 2.14 and Test chip SCC Register 9.",
      "firstSentences" : "Daughterboard programmable clock generators This section describes the daughterboard clock generators and the clocks that the test chip generates from them to drive the on-chip systems. The SCC ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreTile Express A15x2 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/dui0604/f/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0604/f/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en",
        "excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... CE Declaration of Conformity The system should be powered down when not in use.",
        "firstSentences" : "ARM CoreTile Express A15x2 Technical Reference Manual Cortex-A15 MPCore (V2P-CA15) Copyright 2011-2013, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreTile Express A15x2 Technical Reference Manual ",
          "document_number" : "dui0604",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3639168",
          "sysurihash" : "qñSBdXE80JZZlcr3",
          "urihash" : "qñSBdXE80JZZlcr3",
          "sysuri" : "https://developer.arm.com/documentation/dui0604/f/en",
          "systransactionid" : 864226,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1481891426000,
          "topparentid" : 3639168,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1588155407000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147074000,
          "permanentid" : "8e568130d7ee8d388d745c5f9bcdaefa0f9008075d962e4e1e115566c212",
          "syslanguage" : [ "English" ],
          "itemid" : "5ea9540f9931941038df313f",
          "transactionid" : 864226,
          "title" : "ARM CoreTile Express A15x2 Technical Reference Manual ",
          "products" : [ "Cortex-A15" ],
          "date" : 1649147074000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0604:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147074180654057,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5188,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146860600,
          "syssize" : 5188,
          "sysdate" : 1649147074000,
          "haslayout" : "1",
          "topparent" : "3639168",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3639168,
          "content_description" : "This book is for the CoreTile Express A152 daughterboard.",
          "wordcount" : 363,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147074000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0604/f/?lang=en",
          "modified" : 1642171522000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147074180654057,
          "uri" : "https://developer.arm.com/documentation/dui0604/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreTile Express A15x2 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/dui0604/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0604/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en",
        "Excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... CE Declaration of Conformity The system should be powered down when not in use.",
        "FirstSentences" : "ARM CoreTile Express A15x2 Technical Reference Manual Cortex-A15 MPCore (V2P-CA15) Copyright 2011-2013, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Daughterboard programmable clock generators ",
        "document_number" : "dui0604",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3639168",
        "sysurihash" : "53NmyHTAxAtevRTM",
        "urihash" : "53NmyHTAxAtevRTM",
        "sysuri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/clocks/daughterboard-programmable-clock-generators",
        "systransactionid" : 864227,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1481891426000,
        "topparentid" : 3639168,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1588155407000,
        "sysconcepts" : "test chips ; operating frequencies ; clocks ; dividers ; daughterboard ; A15 ; select ; pad interface ; memory controller ; resolution ; connection ; temperature ; nearest usable ; absolute accuracy ; AXI domain ; simulations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578" ],
        "attachmentparentid" : 3639168,
        "parentitem" : "5ea9540f9931941038df313f",
        "concepts" : "test chips ; operating frequencies ; clocks ; dividers ; daughterboard ; A15 ; select ; pad interface ; memory controller ; resolution ; connection ; temperature ; nearest usable ; absolute accuracy ; AXI domain ; simulations",
        "documenttype" : "html",
        "isattachment" : "3639168",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147125000,
        "permanentid" : "a2b89a92b0e43cee1887f040589d846d26944a38a1fbf03047be4adb3399",
        "syslanguage" : [ "English" ],
        "itemid" : "5ea954109931941038df3165",
        "transactionid" : 864227,
        "title" : "Daughterboard programmable clock generators ",
        "products" : [ "Cortex-A15" ],
        "date" : 1649147125000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0604:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147125600252831,
        "sysisattachment" : "3639168",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3639168,
        "size" : 4200,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0604/f/hardware-description/clocks/daughterboard-programmable-clock-generators?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146860600,
        "syssize" : 4200,
        "sysdate" : 1649147125000,
        "haslayout" : "1",
        "topparent" : "3639168",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3639168,
        "content_description" : "This book is for the CoreTile Express A152 daughterboard.",
        "wordcount" : 211,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147125000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0604/f/hardware-description/clocks/daughterboard-programmable-clock-generators?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0604/f/hardware-description/clocks/daughterboard-programmable-clock-generators?lang=en",
        "modified" : 1642171522000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147125600252831,
        "uri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/clocks/daughterboard-programmable-clock-generators",
        "syscollection" : "default"
      },
      "Title" : "Daughterboard programmable clock generators",
      "Uri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/clocks/daughterboard-programmable-clock-generators",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/clocks/daughterboard-programmable-clock-generators",
      "ClickUri" : "https://developer.arm.com/documentation/dui0604/f/hardware-description/clocks/daughterboard-programmable-clock-generators?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en/hardware-description/clocks/daughterboard-programmable-clock-generators",
      "Excerpt" : "If you select SYSCLK as the source for FCLK, the Cortex-A15 CPU cores operates ... See Figure 2.10. ... Default DDRCLK to OSCCLK 8 ratio: 8:1. ... See Figure 2.14 and Test chip SCC Register 9.",
      "FirstSentences" : "Daughterboard programmable clock generators This section describes the daughterboard clock generators and the clocks that the test chip generates from them to drive the on-chip systems. The SCC ..."
    } ],
    "totalNumberOfChildResults" : 84,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AC characteristics ",
      "document_number" : "dui0604",
      "document_version" : "f",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3639168",
      "sysurihash" : "r2ytH1OW7lPPIHzw",
      "urihash" : "r2ytH1OW7lPPIHzw",
      "sysuri" : "https://developer.arm.com/documentation/dui0604/f/en/electrical-specifications/ac-characteristics",
      "systransactionid" : 864227,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1481891426000,
      "topparentid" : 3639168,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1588155407000,
      "sysconcepts" : "clock edge ; Output valid ; Cmin ; Cmax ; hold ; interface ; Master AXI ; Parameter Symbol Minimum Maximum ; AC characteristics ; reading lists ; reference manual",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578" ],
      "attachmentparentid" : 3639168,
      "parentitem" : "5ea9540f9931941038df313f",
      "concepts" : "clock edge ; Output valid ; Cmin ; Cmax ; hold ; interface ; Master AXI ; Parameter Symbol Minimum Maximum ; AC characteristics ; reading lists ; reference manual",
      "documenttype" : "html",
      "isattachment" : "3639168",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649147169000,
      "permanentid" : "5c58ab2e6528aa505a166e193a608492e98a0dafa3c41e577f9459eea11c",
      "syslanguage" : [ "English" ],
      "itemid" : "5ea954109931941038df3191",
      "transactionid" : 864227,
      "title" : "AC characteristics ",
      "products" : [ "Cortex-A15" ],
      "date" : 1649147169000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dui0604:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147169639620840,
      "sysisattachment" : "3639168",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3639168,
      "size" : 1329,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/dui0604/f/electrical-specifications/ac-characteristics?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146860600,
      "syssize" : 1329,
      "sysdate" : 1649147169000,
      "haslayout" : "1",
      "topparent" : "3639168",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3639168,
      "content_description" : "This book is for the CoreTile Express A152 daughterboard.",
      "wordcount" : 108,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15" ],
      "document_revision" : "f",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147169000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/dui0604/f/electrical-specifications/ac-characteristics?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/dui0604/f/electrical-specifications/ac-characteristics?lang=en",
      "modified" : 1642171522000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147169639620840,
      "uri" : "https://developer.arm.com/documentation/dui0604/f/en/electrical-specifications/ac-characteristics",
      "syscollection" : "default"
    },
    "Title" : "AC characteristics",
    "Uri" : "https://developer.arm.com/documentation/dui0604/f/en/electrical-specifications/ac-characteristics",
    "PrintableUri" : "https://developer.arm.com/documentation/dui0604/f/en/electrical-specifications/ac-characteristics",
    "ClickUri" : "https://developer.arm.com/documentation/dui0604/f/electrical-specifications/ac-characteristics?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en/electrical-specifications/ac-characteristics",
    "Excerpt" : "AC characteristics Table C.1 shows the recommended AC operating characteristics for the Cortex-A15 ... For more information on each interface that Table C.1 describes, see the appropriate ...",
    "FirstSentences" : "AC characteristics Table C.1 shows the recommended AC operating characteristics for the Cortex-A15 MPCore test chip. For more information on each interface that Table C.1 describes, see the ..."
  }, {
    "title" : "ARM940T Technical Reference manual",
    "uri" : "https://developer.arm.com/documentation/ddi0092/b/en/pdf/DDI0092B_940t_rev0_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0092/b/en/pdf/DDI0092B_940t_rev0_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e1e2d88295d1e18d369c7",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0092/b/en/pdf/DDI0092B_940t_rev0_trm.pdf",
    "excerpt" : "",
    "firstSentences" : null,
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;IsCopyProtected;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM940T Technical Reference manual",
      "uri" : "https://developer.arm.com/documentation/ddi0092/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0092/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0092/b/en",
      "excerpt" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "firstSentences" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM940T Technical Reference manual ",
        "document_number" : "ddi0092",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3483920",
        "sysurihash" : "MRIO93Pðyp838ooa",
        "urihash" : "MRIO93Pðyp838ooa",
        "sysuri" : "https://developer.arm.com/documentation/ddi0092/b/en",
        "systransactionid" : 864227,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1180614071000,
        "topparentid" : 3483920,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372139000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "sysindexeddate" : 1649147168000,
        "permanentid" : "ab85c91fa3be8a6f7473f231a58dbe409f7d5497d1811af450134d3bedee",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1e2b88295d1e18d368fe",
        "transactionid" : 864227,
        "title" : "ARM940T Technical Reference manual ",
        "products" : [ "ARM940T" ],
        "date" : 1649147168000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0092:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147168111602926,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1891,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146853239,
        "syssize" : 1891,
        "sysdate" : 1649147168000,
        "haslayout" : "1",
        "topparent" : "3483920",
        "label_version" : "0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3483920,
        "content_description" : "This document is a reference manual for the ARM940T.",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147168000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0092/b/?lang=en",
        "modified" : 1638964579000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147168111602926,
        "uri" : "https://developer.arm.com/documentation/ddi0092/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM940T Technical Reference manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0092/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0092/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0092/b/en",
      "Excerpt" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "FirstSentences" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ..."
    },
    "childResults" : [ {
      "title" : "ARM940T Technical Reference manual",
      "uri" : "https://developer.arm.com/documentation/ddi0092/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0092/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0092/b/en",
      "excerpt" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "firstSentences" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM940T Technical Reference manual ",
        "document_number" : "ddi0092",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3483920",
        "sysurihash" : "MRIO93Pðyp838ooa",
        "urihash" : "MRIO93Pðyp838ooa",
        "sysuri" : "https://developer.arm.com/documentation/ddi0092/b/en",
        "systransactionid" : 864227,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1180614071000,
        "topparentid" : 3483920,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372139000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "sysindexeddate" : 1649147168000,
        "permanentid" : "ab85c91fa3be8a6f7473f231a58dbe409f7d5497d1811af450134d3bedee",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1e2b88295d1e18d368fe",
        "transactionid" : 864227,
        "title" : "ARM940T Technical Reference manual ",
        "products" : [ "ARM940T" ],
        "date" : 1649147168000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0092:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147168111602926,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1891,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146853239,
        "syssize" : 1891,
        "sysdate" : 1649147168000,
        "haslayout" : "1",
        "topparent" : "3483920",
        "label_version" : "0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3483920,
        "content_description" : "This document is a reference manual for the ARM940T.",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147168000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0092/b/?lang=en",
        "modified" : 1638964579000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147168111602926,
        "uri" : "https://developer.arm.com/documentation/ddi0092/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM940T Technical Reference manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0092/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0092/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0092/b/en",
      "Excerpt" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "FirstSentences" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ..."
    }, {
      "title" : "External coprocessors",
      "uri" : "https://developer.arm.com/documentation/ddi0092/b/en/arm940t-coprocessor-interface/overview/external-coprocessors",
      "printableUri" : "https://developer.arm.com/documentation/ddi0092/b/en/arm940t-coprocessor-interface/overview/external-coprocessors",
      "clickUri" : "https://developer.arm.com/documentation/ddi0092/b/arm940t-coprocessor-interface/overview/external-coprocessors?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0092/b/en/arm940t-coprocessor-interface/overview/external-coprocessors",
      "excerpt" : "External coprocessors Coprocessors determine which instructions they need to execute by using a pipeline ... As each instruction arrives from memory, it enters both the ARM pipeline and the ...",
      "firstSentences" : "External coprocessors Coprocessors determine which instructions they need to execute by using a pipeline follower in the coprocessor. As each instruction arrives from memory, it enters both the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM940T Technical Reference manual",
        "uri" : "https://developer.arm.com/documentation/ddi0092/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0092/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0092/b/en",
        "excerpt" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM940T Technical Reference manual ",
          "document_number" : "ddi0092",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3483920",
          "sysurihash" : "MRIO93Pðyp838ooa",
          "urihash" : "MRIO93Pðyp838ooa",
          "sysuri" : "https://developer.arm.com/documentation/ddi0092/b/en",
          "systransactionid" : 864227,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1180614071000,
          "topparentid" : 3483920,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372139000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1649147168000,
          "permanentid" : "ab85c91fa3be8a6f7473f231a58dbe409f7d5497d1811af450134d3bedee",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1e2b88295d1e18d368fe",
          "transactionid" : 864227,
          "title" : "ARM940T Technical Reference manual ",
          "products" : [ "ARM940T" ],
          "date" : 1649147168000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0092:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147168111602926,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1891,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146853239,
          "syssize" : 1891,
          "sysdate" : 1649147168000,
          "haslayout" : "1",
          "topparent" : "3483920",
          "label_version" : "0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3483920,
          "content_description" : "This document is a reference manual for the ARM940T.",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147168000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0092/b/?lang=en",
          "modified" : 1638964579000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147168111602926,
          "uri" : "https://developer.arm.com/documentation/ddi0092/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM940T Technical Reference manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0092/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0092/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0092/b/en",
        "Excerpt" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "External coprocessors ",
        "document_number" : "ddi0092",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3483920",
        "sysurihash" : "etSFC9O4j0uñBL9z",
        "urihash" : "etSFC9O4j0uñBL9z",
        "sysuri" : "https://developer.arm.com/documentation/ddi0092/b/en/arm940t-coprocessor-interface/overview/external-coprocessors",
        "systransactionid" : 864227,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1180614071000,
        "topparentid" : 3483920,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372139000,
        "sysconcepts" : "coprocessors ; ARM940T pipeline ; instructions ; data operations ; clock ; nCPWAIT ; signals ; rising edge ; critical path",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
        "attachmentparentid" : 3483920,
        "parentitem" : "5e8e1e2b88295d1e18d368fe",
        "concepts" : "coprocessors ; ARM940T pipeline ; instructions ; data operations ; clock ; nCPWAIT ; signals ; rising edge ; critical path",
        "documenttype" : "html",
        "isattachment" : "3483920",
        "sysindexeddate" : 1649147167000,
        "permanentid" : "04655e51ef2996625a2e1b12ae98576a856c230e213ceb0af92cceab98e1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1e2c88295d1e18d36948",
        "transactionid" : 864227,
        "title" : "External coprocessors ",
        "products" : [ "ARM940T" ],
        "date" : 1649147167000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0092:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147167125685257,
        "sysisattachment" : "3483920",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3483920,
        "size" : 1635,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0092/b/arm940t-coprocessor-interface/overview/external-coprocessors?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146853228,
        "syssize" : 1635,
        "sysdate" : 1649147167000,
        "haslayout" : "1",
        "topparent" : "3483920",
        "label_version" : "0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3483920,
        "content_description" : "This document is a reference manual for the ARM940T.",
        "wordcount" : 123,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147167000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0092/b/arm940t-coprocessor-interface/overview/external-coprocessors?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0092/b/arm940t-coprocessor-interface/overview/external-coprocessors?lang=en",
        "modified" : 1638964579000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147167125685257,
        "uri" : "https://developer.arm.com/documentation/ddi0092/b/en/arm940t-coprocessor-interface/overview/external-coprocessors",
        "syscollection" : "default"
      },
      "Title" : "External coprocessors",
      "Uri" : "https://developer.arm.com/documentation/ddi0092/b/en/arm940t-coprocessor-interface/overview/external-coprocessors",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0092/b/en/arm940t-coprocessor-interface/overview/external-coprocessors",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0092/b/arm940t-coprocessor-interface/overview/external-coprocessors?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0092/b/en/arm940t-coprocessor-interface/overview/external-coprocessors",
      "Excerpt" : "External coprocessors Coprocessors determine which instructions they need to execute by using a pipeline ... As each instruction arrives from memory, it enters both the ARM pipeline and the ...",
      "FirstSentences" : "External coprocessors Coprocessors determine which instructions they need to execute by using a pipeline follower in the coprocessor. As each instruction arrives from memory, it enters both the ..."
    }, {
      "title" : "JTAG and TAP controller signals",
      "uri" : "https://developer.arm.com/documentation/ddi0092/b/en/arm940t-signal-descriptions/jtag-and-tap-controller-signals",
      "printableUri" : "https://developer.arm.com/documentation/ddi0092/b/en/arm940t-signal-descriptions/jtag-and-tap-controller-signals",
      "clickUri" : "https://developer.arm.com/documentation/ddi0092/b/arm940t-signal-descriptions/jtag-and-tap-controller-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0092/b/en/arm940t-signal-descriptions/jtag-and-tap-controller-signals",
      "excerpt" : "SHCLK1BS is used to clock the master half of the external scan cells. ... The JTAG clock (the test clock). ... TCK1 is HIGH when TCK is HIGH, although there is a slight phase lag due to the ...",
      "firstSentences" : "JTAG and TAP controller signals Name Direction Description DRIVEOUTBS Output Boundary Scan Cell Enable. This signal is used to control the multiplexers in the scan cells of an external boundary ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM940T Technical Reference manual",
        "uri" : "https://developer.arm.com/documentation/ddi0092/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0092/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0092/b/en",
        "excerpt" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM940T Technical Reference manual ",
          "document_number" : "ddi0092",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3483920",
          "sysurihash" : "MRIO93Pðyp838ooa",
          "urihash" : "MRIO93Pðyp838ooa",
          "sysuri" : "https://developer.arm.com/documentation/ddi0092/b/en",
          "systransactionid" : 864227,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1180614071000,
          "topparentid" : 3483920,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372139000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1649147168000,
          "permanentid" : "ab85c91fa3be8a6f7473f231a58dbe409f7d5497d1811af450134d3bedee",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1e2b88295d1e18d368fe",
          "transactionid" : 864227,
          "title" : "ARM940T Technical Reference manual ",
          "products" : [ "ARM940T" ],
          "date" : 1649147168000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0092:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147168111602926,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1891,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146853239,
          "syssize" : 1891,
          "sysdate" : 1649147168000,
          "haslayout" : "1",
          "topparent" : "3483920",
          "label_version" : "0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3483920,
          "content_description" : "This document is a reference manual for the ARM940T.",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147168000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0092/b/?lang=en",
          "modified" : 1638964579000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147168111602926,
          "uri" : "https://developer.arm.com/documentation/ddi0092/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM940T Technical Reference manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0092/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0092/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0092/b/en",
        "Excerpt" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "JTAG and TAP controller signals ",
        "document_number" : "ddi0092",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3483920",
        "sysurihash" : "rXBRY9JSGTSliQTa",
        "urihash" : "rXBRY9JSGTSliQTa",
        "sysuri" : "https://developer.arm.com/documentation/ddi0092/b/en/arm940t-signal-descriptions/jtag-and-tap-controller-signals",
        "systransactionid" : 864227,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1180614071000,
        "topparentid" : 3483920,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372139000,
        "sysconcepts" : "boundary scan ; Tap Controller ; pulse generated ; TCK2 ; instruction ; serial data ; falling edge ; phase lag ; connection ; device operation ; Mode Select",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
        "attachmentparentid" : 3483920,
        "parentitem" : "5e8e1e2b88295d1e18d368fe",
        "concepts" : "boundary scan ; Tap Controller ; pulse generated ; TCK2 ; instruction ; serial data ; falling edge ; phase lag ; connection ; device operation ; Mode Select",
        "documenttype" : "html",
        "isattachment" : "3483920",
        "sysindexeddate" : 1649147167000,
        "permanentid" : "d9e62f0eb09f1ad62463ab5271da5369fcac8e765ce0a23e1119887d0a65",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1e2c88295d1e18d3699d",
        "transactionid" : 864227,
        "title" : "JTAG and TAP controller signals ",
        "products" : [ "ARM940T" ],
        "date" : 1649147166000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0092:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147166989340169,
        "sysisattachment" : "3483920",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3483920,
        "size" : 4801,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0092/b/arm940t-signal-descriptions/jtag-and-tap-controller-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146853208,
        "syssize" : 4801,
        "sysdate" : 1649147166000,
        "haslayout" : "1",
        "topparent" : "3483920",
        "label_version" : "0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3483920,
        "content_description" : "This document is a reference manual for the ARM940T.",
        "wordcount" : 167,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147167000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0092/b/arm940t-signal-descriptions/jtag-and-tap-controller-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0092/b/arm940t-signal-descriptions/jtag-and-tap-controller-signals?lang=en",
        "modified" : 1638964579000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147166989340169,
        "uri" : "https://developer.arm.com/documentation/ddi0092/b/en/arm940t-signal-descriptions/jtag-and-tap-controller-signals",
        "syscollection" : "default"
      },
      "Title" : "JTAG and TAP controller signals",
      "Uri" : "https://developer.arm.com/documentation/ddi0092/b/en/arm940t-signal-descriptions/jtag-and-tap-controller-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0092/b/en/arm940t-signal-descriptions/jtag-and-tap-controller-signals",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0092/b/arm940t-signal-descriptions/jtag-and-tap-controller-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0092/b/en/arm940t-signal-descriptions/jtag-and-tap-controller-signals",
      "Excerpt" : "SHCLK1BS is used to clock the master half of the external scan cells. ... The JTAG clock (the test clock). ... TCK1 is HIGH when TCK is HIGH, although there is a slight phase lag due to the ...",
      "FirstSentences" : "JTAG and TAP controller signals Name Direction Description DRIVEOUTBS Output Boundary Scan Cell Enable. This signal is used to control the multiplexers in the scan cells of an external boundary ..."
    } ],
    "totalNumberOfChildResults" : 162,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM940T Technical Reference manual ",
      "document_number" : "ddi0092",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3483920",
      "sysurihash" : "UUP9peV8MFsHk2hH",
      "urihash" : "UUP9peV8MFsHk2hH",
      "sysuri" : "https://developer.arm.com/documentation/ddi0092/b/en/pdf/DDI0092B_940t_rev0_trm.pdf",
      "systransactionid" : 864227,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1180614071000,
      "topparentid" : 3483920,
      "numberofpages" : 184,
      "sysconcepts" : "instructions ; coprocessors ; protection unit ; registers ; ARM940T ; processor core ; Copyright ARM ; Tap Controller ; scan chains ; caches ; connections ; debugging ; controller ; CP15 ; reset ; control register",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
      "attachmentparentid" : 3483920,
      "parentitem" : "5e8e1e2b88295d1e18d368fe",
      "concepts" : "instructions ; coprocessors ; protection unit ; registers ; ARM940T ; processor core ; Copyright ARM ; Tap Controller ; scan chains ; caches ; connections ; debugging ; controller ; CP15 ; reset ; control register",
      "documenttype" : "pdf",
      "isattachment" : "3483920",
      "sysindexeddate" : 1649147169000,
      "permanentid" : "dcceb65c8271719c69a8e3f130b94957e894d58572b54416edfe5ea05502",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e1e2d88295d1e18d369c7",
      "transactionid" : 864227,
      "title" : "ARM940T Technical Reference manual ",
      "date" : 1649147169000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0092:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147169356580005,
      "sysisattachment" : "3483920",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3483920,
      "size" : 1162173,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e1e2d88295d1e18d369c7",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146855942,
      "syssize" : 1162173,
      "sysdate" : 1649147169000,
      "topparent" : "3483920",
      "label_version" : "0",
      "systopparentid" : 3483920,
      "content_description" : "This document is a reference manual for the ARM940T.",
      "wordcount" : 2436,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147169000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e1e2d88295d1e18d369c7",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147169356580005,
      "uri" : "https://developer.arm.com/documentation/ddi0092/b/en/pdf/DDI0092B_940t_rev0_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM940T Technical Reference manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0092/b/en/pdf/DDI0092B_940t_rev0_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0092/b/en/pdf/DDI0092B_940t_rev0_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e1e2d88295d1e18d369c7",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0092/b/en/pdf/DDI0092B_940t_rev0_trm.pdf",
    "Excerpt" : "",
    "FirstSentences" : null
  }, {
    "title" : "Initialization",
    "uri" : "https://developer.arm.com/documentation/ddi0390/b/en/functional-overview/dmc-functional-operation/initialization",
    "printableUri" : "https://developer.arm.com/documentation/ddi0390/b/en/functional-overview/dmc-functional-operation/initialization",
    "clickUri" : "https://developer.arm.com/documentation/ddi0390/b/functional-overview/dmc-functional-operation/initialization?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0390/b/en/functional-overview/dmc-functional-operation/initialization",
    "excerpt" : "Initialization Before you can use the DMC operationally to access external memory, you must: set up the ... You might not have to configure all the DMC registers because some might power-up to ...",
    "firstSentences" : "Initialization Before you can use the DMC operationally to access external memory, you must: set up the DMC configuration registers initialize the external memory devices. You might not have to ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0390/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0390/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0390/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0390/b/en",
      "excerpt" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual ",
        "document_number" : "ddi0390",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3495832",
        "sysurihash" : "iw9H55ñ3KL63ZbN7",
        "urihash" : "iw9H55ñ3KL63ZbN7",
        "sysuri" : "https://developer.arm.com/documentation/ddi0390/b/en",
        "systransactionid" : 864226,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1182955478000,
        "topparentid" : 3495832,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375789000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147081000,
        "permanentid" : "cf5f453681eabdf9562075b87ee61eaf63a1fcbd8856159324ca93ddb7b9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2c6d88295d1e18d389ce",
        "transactionid" : 864226,
        "title" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual ",
        "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
        "date" : 1649147081000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0390:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147081219251611,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1958,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0390/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146808075,
        "syssize" : 1958,
        "sysdate" : 1649147081000,
        "haslayout" : "1",
        "topparent" : "3495832",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495832,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SDR and NAND Memory Controller.",
        "wordcount" : 147,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147081000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0390/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0390/b/?lang=en",
        "modified" : 1639049597000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147081219251611,
        "uri" : "https://developer.arm.com/documentation/ddi0390/b/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0390/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0390/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0390/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0390/b/en",
      "Excerpt" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
    },
    "childResults" : [ {
      "title" : "Functional Overview",
      "uri" : "https://developer.arm.com/documentation/ddi0390/b/en/functional-overview",
      "printableUri" : "https://developer.arm.com/documentation/ddi0390/b/en/functional-overview",
      "clickUri" : "https://developer.arm.com/documentation/ddi0390/b/functional-overview?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0390/b/en/functional-overview",
      "excerpt" : "Chapter 2. Functional Overview This chapter describes the major components of the AHB MC and how they ... It contains the following sections: Functional description DMC SMC Functional ...",
      "firstSentences" : "Chapter 2. Functional Overview This chapter describes the major components of the AHB MC and how they operate. It contains the following sections: Functional description DMC SMC Functional ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0390/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0390/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0390/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0390/b/en",
        "excerpt" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual ",
          "document_number" : "ddi0390",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3495832",
          "sysurihash" : "iw9H55ñ3KL63ZbN7",
          "urihash" : "iw9H55ñ3KL63ZbN7",
          "sysuri" : "https://developer.arm.com/documentation/ddi0390/b/en",
          "systransactionid" : 864226,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1182955478000,
          "topparentid" : 3495832,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375789000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147081000,
          "permanentid" : "cf5f453681eabdf9562075b87ee61eaf63a1fcbd8856159324ca93ddb7b9",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2c6d88295d1e18d389ce",
          "transactionid" : 864226,
          "title" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual ",
          "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
          "date" : 1649147081000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0390:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147081219251611,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1958,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0390/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146808075,
          "syssize" : 1958,
          "sysdate" : 1649147081000,
          "haslayout" : "1",
          "topparent" : "3495832",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3495832,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SDR and NAND Memory Controller.",
          "wordcount" : 147,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147081000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0390/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0390/b/?lang=en",
          "modified" : 1639049597000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147081219251611,
          "uri" : "https://developer.arm.com/documentation/ddi0390/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0390/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0390/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0390/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0390/b/en",
        "Excerpt" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Functional Overview ",
        "document_number" : "ddi0390",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3495832",
        "sysurihash" : "lpKZkHLXilzokCrC",
        "urihash" : "lpKZkHLXilzokCrC",
        "sysuri" : "https://developer.arm.com/documentation/ddi0390/b/en/functional-overview",
        "systransactionid" : 864227,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1182955478000,
        "topparentid" : 3495832,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375789000,
        "sysconcepts" : "functional operation ; major components",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3495832,
        "parentitem" : "5e8e2c6d88295d1e18d389ce",
        "concepts" : "functional operation ; major components",
        "documenttype" : "html",
        "isattachment" : "3495832",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147135000,
        "permanentid" : "3328d539faa7f7cb5e2f3bbf26539a4c5a3ddd81244e40d3ce46996d78b5",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2c6e88295d1e18d38a0d",
        "transactionid" : 864227,
        "title" : "Functional Overview ",
        "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
        "date" : 1649147135000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0390:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147135076439568,
        "sysisattachment" : "3495832",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3495832,
        "size" : 307,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0390/b/functional-overview?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146808075,
        "syssize" : 307,
        "sysdate" : 1649147135000,
        "haslayout" : "1",
        "topparent" : "3495832",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495832,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SDR and NAND Memory Controller.",
        "wordcount" : 30,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147135000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0390/b/functional-overview?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0390/b/functional-overview?lang=en",
        "modified" : 1639049597000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147135076439568,
        "uri" : "https://developer.arm.com/documentation/ddi0390/b/en/functional-overview",
        "syscollection" : "default"
      },
      "Title" : "Functional Overview",
      "Uri" : "https://developer.arm.com/documentation/ddi0390/b/en/functional-overview",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0390/b/en/functional-overview",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0390/b/functional-overview?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0390/b/en/functional-overview",
      "Excerpt" : "Chapter 2. Functional Overview This chapter describes the major components of the AHB MC and how they ... It contains the following sections: Functional description DMC SMC Functional ...",
      "FirstSentences" : "Chapter 2. Functional Overview This chapter describes the major components of the AHB MC and how they operate. It contains the following sections: Functional description DMC SMC Functional ..."
    }, {
      "title" : "Memory interface operation",
      "uri" : "https://developer.arm.com/documentation/ddi0390/b/en/functional-overview/dmc-functional-operation/memory-interface-operation",
      "printableUri" : "https://developer.arm.com/documentation/ddi0390/b/en/functional-overview/dmc-functional-operation/memory-interface-operation",
      "clickUri" : "https://developer.arm.com/documentation/ddi0390/b/functional-overview/dmc-functional-operation/memory-interface-operation?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0390/b/en/functional-overview/dmc-functional-operation/memory-interface-operation",
      "excerpt" : "Figure 2.17. Activate to read or write command timing, tRCD Figure 2.18 shows the bank activate to ... Self-refresh entry and exit timing, tESR and tXSR Figure 2.24 shows power-down entry ...",
      "firstSentences" : "Memory interface operation The interface is separated from the arbiter using three configurable synchronous or asynchronous FIFOs: command FIFO read data FIFO write data FIFO. There is also a ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0390/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0390/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0390/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0390/b/en",
        "excerpt" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual ",
          "document_number" : "ddi0390",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3495832",
          "sysurihash" : "iw9H55ñ3KL63ZbN7",
          "urihash" : "iw9H55ñ3KL63ZbN7",
          "sysuri" : "https://developer.arm.com/documentation/ddi0390/b/en",
          "systransactionid" : 864226,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1182955478000,
          "topparentid" : 3495832,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375789000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147081000,
          "permanentid" : "cf5f453681eabdf9562075b87ee61eaf63a1fcbd8856159324ca93ddb7b9",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2c6d88295d1e18d389ce",
          "transactionid" : 864226,
          "title" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual ",
          "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
          "date" : 1649147081000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0390:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147081219251611,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1958,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0390/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146808075,
          "syssize" : 1958,
          "sysdate" : 1649147081000,
          "haslayout" : "1",
          "topparent" : "3495832",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3495832,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SDR and NAND Memory Controller.",
          "wordcount" : 147,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147081000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0390/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0390/b/?lang=en",
          "modified" : 1639049597000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147081219251611,
          "uri" : "https://developer.arm.com/documentation/ddi0390/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0390/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0390/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0390/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0390/b/en",
        "Excerpt" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Memory interface operation ",
        "document_number" : "ddi0390",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3495832",
        "sysurihash" : "uehNnR4QUGnMCRwC",
        "urihash" : "uehNnR4QUGnMCRwC",
        "sysuri" : "https://developer.arm.com/documentation/ddi0390/b/en/functional-overview/dmc-functional-operation/memory-interface-operation",
        "systransactionid" : 864227,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1182955478000,
        "topparentid" : 3495832,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375789000,
        "sysconcepts" : "memory interface ; commands ; data FIFO ; bank ; delays ; signals ; arbiter ; configuration ; control outputs ; exit timing ; SDRAM devices ; precharge ; registers ; power-down entry ; See Programmer ; becoming idle",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3495832,
        "parentitem" : "5e8e2c6d88295d1e18d389ce",
        "concepts" : "memory interface ; commands ; data FIFO ; bank ; delays ; signals ; arbiter ; configuration ; control outputs ; exit timing ; SDRAM devices ; precharge ; registers ; power-down entry ; See Programmer ; becoming idle",
        "documenttype" : "html",
        "isattachment" : "3495832",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147135000,
        "permanentid" : "effb26b240b4db9a8374cea6f5639fe174a53af68f1970db60698339a264",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2c6e88295d1e18d38a4b",
        "transactionid" : 864227,
        "title" : "Memory interface operation ",
        "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
        "date" : 1649147134000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0390:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147134991741255,
        "sysisattachment" : "3495832",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3495832,
        "size" : 4613,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0390/b/functional-overview/dmc-functional-operation/memory-interface-operation?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146808075,
        "syssize" : 4613,
        "sysdate" : 1649147134000,
        "haslayout" : "1",
        "topparent" : "3495832",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495832,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SDR and NAND Memory Controller.",
        "wordcount" : 232,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147135000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0390/b/functional-overview/dmc-functional-operation/memory-interface-operation?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0390/b/functional-overview/dmc-functional-operation/memory-interface-operation?lang=en",
        "modified" : 1639049597000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147134991741255,
        "uri" : "https://developer.arm.com/documentation/ddi0390/b/en/functional-overview/dmc-functional-operation/memory-interface-operation",
        "syscollection" : "default"
      },
      "Title" : "Memory interface operation",
      "Uri" : "https://developer.arm.com/documentation/ddi0390/b/en/functional-overview/dmc-functional-operation/memory-interface-operation",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0390/b/en/functional-overview/dmc-functional-operation/memory-interface-operation",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0390/b/functional-overview/dmc-functional-operation/memory-interface-operation?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0390/b/en/functional-overview/dmc-functional-operation/memory-interface-operation",
      "Excerpt" : "Figure 2.17. Activate to read or write command timing, tRCD Figure 2.18 shows the bank activate to ... Self-refresh entry and exit timing, tESR and tXSR Figure 2.24 shows power-down entry ...",
      "FirstSentences" : "Memory interface operation The interface is separated from the arbiter using three configurable synchronous or asynchronous FIFOs: command FIFO read data FIFO write data FIFO. There is also a ..."
    }, {
      "title" : "SMC memory initialization",
      "uri" : "https://developer.arm.com/documentation/ddi0390/b/en/device-driver-requirements/smc-memory-initialization",
      "printableUri" : "https://developer.arm.com/documentation/ddi0390/b/en/device-driver-requirements/smc-memory-initialization",
      "clickUri" : "https://developer.arm.com/documentation/ddi0390/b/device-driver-requirements/smc-memory-initialization?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0390/b/en/device-driver-requirements/smc-memory-initialization",
      "excerpt" : "SMC memory initialization Figure 5.3 to Figure 5.4 show the sequence of events that a device driver must ... NAND memory devices only require the memory controller registers to be updated with ...",
      "firstSentences" : "SMC memory initialization Figure 5.3 to Figure 5.4 show the sequence of events that a device driver must carry out to initialize the memory controller. NAND memory devices only require the memory ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0390/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0390/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0390/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0390/b/en",
        "excerpt" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual ",
          "document_number" : "ddi0390",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3495832",
          "sysurihash" : "iw9H55ñ3KL63ZbN7",
          "urihash" : "iw9H55ñ3KL63ZbN7",
          "sysuri" : "https://developer.arm.com/documentation/ddi0390/b/en",
          "systransactionid" : 864226,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1182955478000,
          "topparentid" : 3495832,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375789000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147081000,
          "permanentid" : "cf5f453681eabdf9562075b87ee61eaf63a1fcbd8856159324ca93ddb7b9",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2c6d88295d1e18d389ce",
          "transactionid" : 864226,
          "title" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual ",
          "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
          "date" : 1649147081000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0390:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147081219251611,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1958,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0390/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146808075,
          "syssize" : 1958,
          "sysdate" : 1649147081000,
          "haslayout" : "1",
          "topparent" : "3495832",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3495832,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SDR and NAND Memory Controller.",
          "wordcount" : 147,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147081000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0390/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0390/b/?lang=en",
          "modified" : 1639049597000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147081219251611,
          "uri" : "https://developer.arm.com/documentation/ddi0390/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0390/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0390/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0390/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0390/b/en",
        "Excerpt" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "SMC memory initialization ",
        "document_number" : "ddi0390",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3495832",
        "sysurihash" : "jðhsKzeW8JZðvhxW",
        "urihash" : "jðhsKzeW8JZðvhxW",
        "sysuri" : "https://developer.arm.com/documentation/ddi0390/b/en/device-driver-requirements/smc-memory-initialization",
        "systransactionid" : 864227,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1182955478000,
        "topparentid" : 3495832,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375789000,
        "sysconcepts" : "memory initialization ; chip select ; show the sequence of events",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3495832,
        "parentitem" : "5e8e2c6d88295d1e18d389ce",
        "concepts" : "memory initialization ; chip select ; show the sequence of events",
        "documenttype" : "html",
        "isattachment" : "3495832",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147132000,
        "permanentid" : "ee72220956fe9c832a6894ad4311fb62a4ba593e248523ba6f215a08dcdd",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2c6f88295d1e18d38abe",
        "transactionid" : 864227,
        "title" : "SMC memory initialization ",
        "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
        "date" : 1649147132000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0390:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147132111916356,
        "sysisattachment" : "3495832",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3495832,
        "size" : 492,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0390/b/device-driver-requirements/smc-memory-initialization?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146808075,
        "syssize" : 492,
        "sysdate" : 1649147132000,
        "haslayout" : "1",
        "topparent" : "3495832",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495832,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SDR and NAND Memory Controller.",
        "wordcount" : 45,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147132000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0390/b/device-driver-requirements/smc-memory-initialization?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0390/b/device-driver-requirements/smc-memory-initialization?lang=en",
        "modified" : 1639049597000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147132111916356,
        "uri" : "https://developer.arm.com/documentation/ddi0390/b/en/device-driver-requirements/smc-memory-initialization",
        "syscollection" : "default"
      },
      "Title" : "SMC memory initialization",
      "Uri" : "https://developer.arm.com/documentation/ddi0390/b/en/device-driver-requirements/smc-memory-initialization",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0390/b/en/device-driver-requirements/smc-memory-initialization",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0390/b/device-driver-requirements/smc-memory-initialization?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0390/b/en/device-driver-requirements/smc-memory-initialization",
      "Excerpt" : "SMC memory initialization Figure 5.3 to Figure 5.4 show the sequence of events that a device driver must ... NAND memory devices only require the memory controller registers to be updated with ...",
      "FirstSentences" : "SMC memory initialization Figure 5.3 to Figure 5.4 show the sequence of events that a device driver must carry out to initialize the memory controller. NAND memory devices only require the memory ..."
    } ],
    "totalNumberOfChildResults" : 112,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Initialization ",
      "document_number" : "ddi0390",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3495832",
      "sysurihash" : "Sps9u6VtJVCMoc1B",
      "urihash" : "Sps9u6VtJVCMoc1B",
      "sysuri" : "https://developer.arm.com/documentation/ddi0390/b/en/functional-overview/dmc-functional-operation/initialization",
      "systransactionid" : 864227,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1182955478000,
      "topparentid" : 3495832,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586375789000,
      "sysconcepts" : "configuration ; external memory ; registers ; initialize ; Autorefresh ; precharge ; dynamic clock ; deadlock situation ; 0xC0XXXXXX ; 0x80XXXXXX ; 0x40XXXXXX ; 0x00XXXXXX ; interface ; completeness ; Programmer",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
      "attachmentparentid" : 3495832,
      "parentitem" : "5e8e2c6d88295d1e18d389ce",
      "concepts" : "configuration ; external memory ; registers ; initialize ; Autorefresh ; precharge ; dynamic clock ; deadlock situation ; 0xC0XXXXXX ; 0x80XXXXXX ; 0x40XXXXXX ; 0x00XXXXXX ; interface ; completeness ; Programmer",
      "documenttype" : "html",
      "isattachment" : "3495832",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649147135000,
      "permanentid" : "bd7eeccbcd93caebc7e49d42bf12ba6f10c45d3800bc91012c67afdfb53a",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2c6e88295d1e18d38a4f",
      "transactionid" : 864227,
      "title" : "Initialization ",
      "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
      "date" : 1649147135000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0390:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147135114066106,
      "sysisattachment" : "3495832",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3495832,
      "size" : 3049,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0390/b/functional-overview/dmc-functional-operation/initialization?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146808075,
      "syssize" : 3049,
      "sysdate" : 1649147135000,
      "haslayout" : "1",
      "topparent" : "3495832",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3495832,
      "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SDR and NAND Memory Controller.",
      "wordcount" : 205,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147135000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0390/b/functional-overview/dmc-functional-operation/initialization?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0390/b/functional-overview/dmc-functional-operation/initialization?lang=en",
      "modified" : 1639049597000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147135114066106,
      "uri" : "https://developer.arm.com/documentation/ddi0390/b/en/functional-overview/dmc-functional-operation/initialization",
      "syscollection" : "default"
    },
    "Title" : "Initialization",
    "Uri" : "https://developer.arm.com/documentation/ddi0390/b/en/functional-overview/dmc-functional-operation/initialization",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0390/b/en/functional-overview/dmc-functional-operation/initialization",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0390/b/functional-overview/dmc-functional-operation/initialization?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0390/b/en/functional-overview/dmc-functional-operation/initialization",
    "Excerpt" : "Initialization Before you can use the DMC operationally to access external memory, you must: set up the ... You might not have to configure all the DMC registers because some might power-up to ...",
    "FirstSentences" : "Initialization Before you can use the DMC operationally to access external memory, you must: set up the DMC configuration registers initialize the external memory devices. You might not have to ..."
  }, {
    "title" : "Blocks for Stand-alone CoreSight ETM9",
    "uri" : "https://developer.arm.com/documentation/ddi0315/b/en/blocks-for-stand-alone-coresight-etm9",
    "printableUri" : "https://developer.arm.com/documentation/ddi0315/b/en/blocks-for-stand-alone-coresight-etm9",
    "clickUri" : "https://developer.arm.com/documentation/ddi0315/b/blocks-for-stand-alone-coresight-etm9?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0315/b/en/blocks-for-stand-alone-coresight-etm9",
    "excerpt" : "Chapter 4. Blocks for Stand-alone CoreSight ETM9 This chapter describes the additional blocks for a ... It contains the following section: About additional blocks for stand-alone CoreSight ...",
    "firstSentences" : "Chapter 4. Blocks for Stand-alone CoreSight ETM9 This chapter describes the additional blocks for a stand-alone CoreSight ETM9. It contains the following section: About additional blocks for stand ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreSight ETM9 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0315/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0315/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0315/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0315/b/en",
      "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Further minor updates and corrections throughout document CoreSight ETM9 Technical ...",
      "firstSentences" : "CoreSight ETM9 Technical Reference Manual Copyright 2005, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreSight ETM9 Technical Reference Manual ",
        "document_number" : "ddi0315",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497275",
        "sysurihash" : "8wqe1l13HjncztQ4",
        "urihash" : "8wqe1l13HjncztQ4",
        "sysuri" : "https://developer.arm.com/documentation/ddi0315/b/en",
        "systransactionid" : 864223,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1181594028000,
        "topparentid" : 3497275,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376346000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146931000,
        "permanentid" : "94aa185de885a871e5abf37302b96bec79c5d4d3c3202ebae4404be91bdf",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2e9afd977155116a74d4",
        "transactionid" : 864223,
        "title" : "CoreSight ETM9 Technical Reference Manual ",
        "products" : [ "CoreSight ETM9" ],
        "date" : 1649146931000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0315:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146931372335089,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1957,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0315/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146755436,
        "syssize" : 1957,
        "sysdate" : 1649146931000,
        "haslayout" : "1",
        "topparent" : "3497275",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497275,
        "content_description" : "This is the TRM for CoreSight ETM9.",
        "wordcount" : 153,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146931000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0315/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0315/b/?lang=en",
        "modified" : 1639043066000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146931372335089,
        "uri" : "https://developer.arm.com/documentation/ddi0315/b/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight ETM9 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0315/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0315/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0315/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0315/b/en",
      "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Further minor updates and corrections throughout document CoreSight ETM9 Technical ...",
      "FirstSentences" : "CoreSight ETM9 Technical Reference Manual Copyright 2005, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "About additional blocks for stand-alone CoreSight ETM9",
      "uri" : "https://developer.arm.com/documentation/ddi0315/b/en/blocks-for-stand-alone-coresight-etm9/about-additional-blocks-for-stand-alone-coresight-etm9",
      "printableUri" : "https://developer.arm.com/documentation/ddi0315/b/en/blocks-for-stand-alone-coresight-etm9/about-additional-blocks-for-stand-alone-coresight-etm9",
      "clickUri" : "https://developer.arm.com/documentation/ddi0315/b/blocks-for-stand-alone-coresight-etm9/about-additional-blocks-for-stand-alone-coresight-etm9?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0315/b/en/blocks-for-stand-alone-coresight-etm9/about-additional-blocks-for-stand-alone-coresight-etm9",
      "excerpt" : "About additional blocks for stand-alone CoreSight ETM9 Two additional components are available for stand- ... ETMTRACEPORT A Trace Port Interface Unit for tracing a single trace source that ...",
      "firstSentences" : "About additional blocks for stand-alone CoreSight ETM9 Two additional components are available for stand-alone CoreSight ETM9: ETMJTAGPORT A JTAG to APB bridge that supports the JTAG programming ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM9 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0315/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0315/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0315/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0315/b/en",
        "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Further minor updates and corrections throughout document CoreSight ETM9 Technical ...",
        "firstSentences" : "CoreSight ETM9 Technical Reference Manual Copyright 2005, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight ETM9 Technical Reference Manual ",
          "document_number" : "ddi0315",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497275",
          "sysurihash" : "8wqe1l13HjncztQ4",
          "urihash" : "8wqe1l13HjncztQ4",
          "sysuri" : "https://developer.arm.com/documentation/ddi0315/b/en",
          "systransactionid" : 864223,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1181594028000,
          "topparentid" : 3497275,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376346000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146931000,
          "permanentid" : "94aa185de885a871e5abf37302b96bec79c5d4d3c3202ebae4404be91bdf",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2e9afd977155116a74d4",
          "transactionid" : 864223,
          "title" : "CoreSight ETM9 Technical Reference Manual ",
          "products" : [ "CoreSight ETM9" ],
          "date" : 1649146931000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0315:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146931372335089,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1957,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0315/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146755436,
          "syssize" : 1957,
          "sysdate" : 1649146931000,
          "haslayout" : "1",
          "topparent" : "3497275",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497275,
          "content_description" : "This is the TRM for CoreSight ETM9.",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146931000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0315/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0315/b/?lang=en",
          "modified" : 1639043066000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146931372335089,
          "uri" : "https://developer.arm.com/documentation/ddi0315/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM9 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0315/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0315/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0315/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0315/b/en",
        "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Further minor updates and corrections throughout document CoreSight ETM9 Technical ...",
        "FirstSentences" : "CoreSight ETM9 Technical Reference Manual Copyright 2005, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About additional blocks for stand-alone CoreSight ETM9 ",
        "document_number" : "ddi0315",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497275",
        "sysurihash" : "glJX4DGLIlñgFG9L",
        "urihash" : "glJX4DGLIlñgFG9L",
        "sysuri" : "https://developer.arm.com/documentation/ddi0315/b/en/blocks-for-stand-alone-coresight-etm9/about-additional-blocks-for-stand-alone-coresight-etm9",
        "systransactionid" : 864226,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1181594028000,
        "topparentid" : 3497275,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376346000,
        "sysconcepts" : "CoreSight ETM9 ; trace port ; JTAG ; supports multiple ; APB bridge ; ETM",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
        "attachmentparentid" : 3497275,
        "parentitem" : "5e8e2e9afd977155116a74d4",
        "concepts" : "CoreSight ETM9 ; trace port ; JTAG ; supports multiple ; APB bridge ; ETM",
        "documenttype" : "html",
        "isattachment" : "3497275",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147089000,
        "permanentid" : "17b71c79a375eb6af5b5850d05535bb54cf3b11c30abaa45355ca6d8fdcc",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2e9bfd977155116a7549",
        "transactionid" : 864226,
        "title" : "About additional blocks for stand-alone CoreSight ETM9 ",
        "products" : [ "CoreSight ETM9" ],
        "date" : 1649147089000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0315:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147089110773902,
        "sysisattachment" : "3497275",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497275,
        "size" : 540,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0315/b/blocks-for-stand-alone-coresight-etm9/about-additional-blocks-for-stand-alone-coresight-etm9?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146755436,
        "syssize" : 540,
        "sysdate" : 1649147089000,
        "haslayout" : "1",
        "topparent" : "3497275",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497275,
        "content_description" : "This is the TRM for CoreSight ETM9.",
        "wordcount" : 42,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147089000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0315/b/blocks-for-stand-alone-coresight-etm9/about-additional-blocks-for-stand-alone-coresight-etm9?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0315/b/blocks-for-stand-alone-coresight-etm9/about-additional-blocks-for-stand-alone-coresight-etm9?lang=en",
        "modified" : 1639043066000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147089110773902,
        "uri" : "https://developer.arm.com/documentation/ddi0315/b/en/blocks-for-stand-alone-coresight-etm9/about-additional-blocks-for-stand-alone-coresight-etm9",
        "syscollection" : "default"
      },
      "Title" : "About additional blocks for stand-alone CoreSight ETM9",
      "Uri" : "https://developer.arm.com/documentation/ddi0315/b/en/blocks-for-stand-alone-coresight-etm9/about-additional-blocks-for-stand-alone-coresight-etm9",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0315/b/en/blocks-for-stand-alone-coresight-etm9/about-additional-blocks-for-stand-alone-coresight-etm9",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0315/b/blocks-for-stand-alone-coresight-etm9/about-additional-blocks-for-stand-alone-coresight-etm9?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0315/b/en/blocks-for-stand-alone-coresight-etm9/about-additional-blocks-for-stand-alone-coresight-etm9",
      "Excerpt" : "About additional blocks for stand-alone CoreSight ETM9 Two additional components are available for stand- ... ETMTRACEPORT A Trace Port Interface Unit for tracing a single trace source that ...",
      "FirstSentences" : "About additional blocks for stand-alone CoreSight ETM9 Two additional components are available for stand-alone CoreSight ETM9: ETMJTAGPORT A JTAG to APB bridge that supports the JTAG programming ..."
    }, {
      "title" : "JTAG synchronization",
      "uri" : "https://developer.arm.com/documentation/ddi0315/b/en/blocks-for-stand-alone-coresight-etm9/about-additional-blocks-for-stand-alone-coresight-etm9/jtag-synchronization",
      "printableUri" : "https://developer.arm.com/documentation/ddi0315/b/en/blocks-for-stand-alone-coresight-etm9/about-additional-blocks-for-stand-alone-coresight-etm9/jtag-synchronization",
      "clickUri" : "https://developer.arm.com/documentation/ddi0315/b/blocks-for-stand-alone-coresight-etm9/about-additional-blocks-for-stand-alone-coresight-etm9/jtag-synchronization?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0315/b/en/blocks-for-stand-alone-coresight-etm9/about-additional-blocks-for-stand-alone-coresight-etm9/jtag-synchronization",
      "excerpt" : "JTAG synchronization The registers in ETMJTAGPORT are clocked by the effective PCLK (PCLK + ... Therefore its JTAG interface inputs must be synchronized to the effective PCLK. ... Figure 4.3.",
      "firstSentences" : "JTAG synchronization The registers in ETMJTAGPORT are clocked by the effective PCLK (PCLK + PCLKEN). Therefore its JTAG interface inputs must be synchronized to the effective PCLK. This is done in ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM9 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0315/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0315/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0315/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0315/b/en",
        "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Further minor updates and corrections throughout document CoreSight ETM9 Technical ...",
        "firstSentences" : "CoreSight ETM9 Technical Reference Manual Copyright 2005, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight ETM9 Technical Reference Manual ",
          "document_number" : "ddi0315",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497275",
          "sysurihash" : "8wqe1l13HjncztQ4",
          "urihash" : "8wqe1l13HjncztQ4",
          "sysuri" : "https://developer.arm.com/documentation/ddi0315/b/en",
          "systransactionid" : 864223,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1181594028000,
          "topparentid" : 3497275,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376346000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146931000,
          "permanentid" : "94aa185de885a871e5abf37302b96bec79c5d4d3c3202ebae4404be91bdf",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2e9afd977155116a74d4",
          "transactionid" : 864223,
          "title" : "CoreSight ETM9 Technical Reference Manual ",
          "products" : [ "CoreSight ETM9" ],
          "date" : 1649146931000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0315:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146931372335089,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1957,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0315/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146755436,
          "syssize" : 1957,
          "sysdate" : 1649146931000,
          "haslayout" : "1",
          "topparent" : "3497275",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497275,
          "content_description" : "This is the TRM for CoreSight ETM9.",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146931000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0315/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0315/b/?lang=en",
          "modified" : 1639043066000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146931372335089,
          "uri" : "https://developer.arm.com/documentation/ddi0315/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM9 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0315/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0315/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0315/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0315/b/en",
        "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Further minor updates and corrections throughout document CoreSight ETM9 Technical ...",
        "FirstSentences" : "CoreSight ETM9 Technical Reference Manual Copyright 2005, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "JTAG synchronization ",
        "document_number" : "ddi0315",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497275",
        "sysurihash" : "QqWl4dshfirQVEmN",
        "urihash" : "QqWl4dshfirQVEmN",
        "sysuri" : "https://developer.arm.com/documentation/ddi0315/b/en/blocks-for-stand-alone-coresight-etm9/about-additional-blocks-for-stand-alone-coresight-etm9/jtag-synchronization",
        "systransactionid" : 864226,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1181594028000,
        "topparentid" : 3497275,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376346000,
        "sysconcepts" : "JTAG synchronization ; effective ATCLK ; slower ; pure subset ; block Note ; interface inputs ; TCKEN ; ETM9CSSingle",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
        "attachmentparentid" : 3497275,
        "parentitem" : "5e8e2e9afd977155116a74d4",
        "concepts" : "JTAG synchronization ; effective ATCLK ; slower ; pure subset ; block Note ; interface inputs ; TCKEN ; ETM9CSSingle",
        "documenttype" : "html",
        "isattachment" : "3497275",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147074000,
        "permanentid" : "712de3332ecbf2fb53b87a1756277d64de8313245dd9a17607a43c3035ca",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2e9bfd977155116a754b",
        "transactionid" : 864226,
        "title" : "JTAG synchronization ",
        "products" : [ "CoreSight ETM9" ],
        "date" : 1649147074000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0315:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147074096388429,
        "sysisattachment" : "3497275",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497275,
        "size" : 833,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0315/b/blocks-for-stand-alone-coresight-etm9/about-additional-blocks-for-stand-alone-coresight-etm9/jtag-synchronization?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146755436,
        "syssize" : 833,
        "sysdate" : 1649147074000,
        "haslayout" : "1",
        "topparent" : "3497275",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497275,
        "content_description" : "This is the TRM for CoreSight ETM9.",
        "wordcount" : 66,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147074000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0315/b/blocks-for-stand-alone-coresight-etm9/about-additional-blocks-for-stand-alone-coresight-etm9/jtag-synchronization?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0315/b/blocks-for-stand-alone-coresight-etm9/about-additional-blocks-for-stand-alone-coresight-etm9/jtag-synchronization?lang=en",
        "modified" : 1639043066000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147074096388429,
        "uri" : "https://developer.arm.com/documentation/ddi0315/b/en/blocks-for-stand-alone-coresight-etm9/about-additional-blocks-for-stand-alone-coresight-etm9/jtag-synchronization",
        "syscollection" : "default"
      },
      "Title" : "JTAG synchronization",
      "Uri" : "https://developer.arm.com/documentation/ddi0315/b/en/blocks-for-stand-alone-coresight-etm9/about-additional-blocks-for-stand-alone-coresight-etm9/jtag-synchronization",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0315/b/en/blocks-for-stand-alone-coresight-etm9/about-additional-blocks-for-stand-alone-coresight-etm9/jtag-synchronization",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0315/b/blocks-for-stand-alone-coresight-etm9/about-additional-blocks-for-stand-alone-coresight-etm9/jtag-synchronization?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0315/b/en/blocks-for-stand-alone-coresight-etm9/about-additional-blocks-for-stand-alone-coresight-etm9/jtag-synchronization",
      "Excerpt" : "JTAG synchronization The registers in ETMJTAGPORT are clocked by the effective PCLK (PCLK + ... Therefore its JTAG interface inputs must be synchronized to the effective PCLK. ... Figure 4.3.",
      "FirstSentences" : "JTAG synchronization The registers in ETMJTAGPORT are clocked by the effective PCLK (PCLK + PCLKEN). Therefore its JTAG interface inputs must be synchronized to the effective PCLK. This is done in ..."
    }, {
      "title" : "Programmers model for stand-alone systems",
      "uri" : "https://developer.arm.com/documentation/ddi0315/b/en/blocks-for-stand-alone-coresight-etm9/about-additional-blocks-for-stand-alone-coresight-etm9/programmer-s-model-for-stand-alone-systems",
      "printableUri" : "https://developer.arm.com/documentation/ddi0315/b/en/blocks-for-stand-alone-coresight-etm9/about-additional-blocks-for-stand-alone-coresight-etm9/programmer-s-model-for-stand-alone-systems",
      "clickUri" : "https://developer.arm.com/documentation/ddi0315/b/blocks-for-stand-alone-coresight-etm9/about-additional-blocks-for-stand-alone-coresight-etm9/programmer-s-model-for-stand-alone-systems?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0315/b/en/blocks-for-stand-alone-coresight-etm9/about-additional-blocks-for-stand-alone-coresight-etm9/programmer-s-model-for-stand-alone-systems",
      "excerpt" : "Programmer's model for stand-alone systems This section describes: The Scan Chain 6 Register. The Scan Chain 6 Register To write an ETM register, bit[39] must be set and the address field, ...",
      "firstSentences" : "Programmer's model for stand-alone systems This section describes: The Scan Chain 6 Register. The Scan Chain 6 Register To write an ETM register, bit[39] must be set and the address field, bits[38 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM9 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0315/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0315/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0315/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0315/b/en",
        "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Further minor updates and corrections throughout document CoreSight ETM9 Technical ...",
        "firstSentences" : "CoreSight ETM9 Technical Reference Manual Copyright 2005, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight ETM9 Technical Reference Manual ",
          "document_number" : "ddi0315",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497275",
          "sysurihash" : "8wqe1l13HjncztQ4",
          "urihash" : "8wqe1l13HjncztQ4",
          "sysuri" : "https://developer.arm.com/documentation/ddi0315/b/en",
          "systransactionid" : 864223,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1181594028000,
          "topparentid" : 3497275,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376346000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146931000,
          "permanentid" : "94aa185de885a871e5abf37302b96bec79c5d4d3c3202ebae4404be91bdf",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2e9afd977155116a74d4",
          "transactionid" : 864223,
          "title" : "CoreSight ETM9 Technical Reference Manual ",
          "products" : [ "CoreSight ETM9" ],
          "date" : 1649146931000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0315:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146931372335089,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1957,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0315/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146755436,
          "syssize" : 1957,
          "sysdate" : 1649146931000,
          "haslayout" : "1",
          "topparent" : "3497275",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497275,
          "content_description" : "This is the TRM for CoreSight ETM9.",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146931000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0315/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0315/b/?lang=en",
          "modified" : 1639043066000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146931372335089,
          "uri" : "https://developer.arm.com/documentation/ddi0315/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM9 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0315/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0315/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0315/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0315/b/en",
        "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Further minor updates and corrections throughout document CoreSight ETM9 Technical ...",
        "FirstSentences" : "CoreSight ETM9 Technical Reference Manual Copyright 2005, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Programmers model for stand-alone systems ",
        "document_number" : "ddi0315",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497275",
        "sysurihash" : "hSTqEnatW5IuegEV",
        "urihash" : "hSTqEnatW5IuegEV",
        "sysuri" : "https://developer.arm.com/documentation/ddi0315/b/en/blocks-for-stand-alone-coresight-etm9/about-additional-blocks-for-stand-alone-coresight-etm9/programmer-s-model-for-stand-alone-systems",
        "systransactionid" : 864226,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1181594028000,
        "topparentid" : 3497275,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376346000,
        "sysconcepts" : "ETM register ; TAP controller ; UpdateDR state ; address field ; Scan ; TDO",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
        "attachmentparentid" : 3497275,
        "parentitem" : "5e8e2e9afd977155116a74d4",
        "concepts" : "ETM register ; TAP controller ; UpdateDR state ; address field ; Scan ; TDO",
        "documenttype" : "html",
        "isattachment" : "3497275",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147074000,
        "permanentid" : "9ccb271fd118746d1f70c599362d828db14250d4a0bb26ce4e9acd220c9d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2e9bfd977155116a754c",
        "transactionid" : 864226,
        "title" : "Programmers model for stand-alone systems ",
        "products" : [ "CoreSight ETM9" ],
        "date" : 1649147073000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0315:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147073993171333,
        "sysisattachment" : "3497275",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497275,
        "size" : 994,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0315/b/blocks-for-stand-alone-coresight-etm9/about-additional-blocks-for-stand-alone-coresight-etm9/programmer-s-model-for-stand-alone-systems?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146755436,
        "syssize" : 994,
        "sysdate" : 1649147073000,
        "haslayout" : "1",
        "topparent" : "3497275",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497275,
        "content_description" : "This is the TRM for CoreSight ETM9.",
        "wordcount" : 74,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147074000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0315/b/blocks-for-stand-alone-coresight-etm9/about-additional-blocks-for-stand-alone-coresight-etm9/programmer-s-model-for-stand-alone-systems?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0315/b/blocks-for-stand-alone-coresight-etm9/about-additional-blocks-for-stand-alone-coresight-etm9/programmer-s-model-for-stand-alone-systems?lang=en",
        "modified" : 1639043066000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147073993171333,
        "uri" : "https://developer.arm.com/documentation/ddi0315/b/en/blocks-for-stand-alone-coresight-etm9/about-additional-blocks-for-stand-alone-coresight-etm9/programmer-s-model-for-stand-alone-systems",
        "syscollection" : "default"
      },
      "Title" : "Programmers model for stand-alone systems",
      "Uri" : "https://developer.arm.com/documentation/ddi0315/b/en/blocks-for-stand-alone-coresight-etm9/about-additional-blocks-for-stand-alone-coresight-etm9/programmer-s-model-for-stand-alone-systems",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0315/b/en/blocks-for-stand-alone-coresight-etm9/about-additional-blocks-for-stand-alone-coresight-etm9/programmer-s-model-for-stand-alone-systems",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0315/b/blocks-for-stand-alone-coresight-etm9/about-additional-blocks-for-stand-alone-coresight-etm9/programmer-s-model-for-stand-alone-systems?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0315/b/en/blocks-for-stand-alone-coresight-etm9/about-additional-blocks-for-stand-alone-coresight-etm9/programmer-s-model-for-stand-alone-systems",
      "Excerpt" : "Programmer's model for stand-alone systems This section describes: The Scan Chain 6 Register. The Scan Chain 6 Register To write an ETM register, bit[39] must be set and the address field, ...",
      "FirstSentences" : "Programmer's model for stand-alone systems This section describes: The Scan Chain 6 Register. The Scan Chain 6 Register To write an ETM register, bit[39] must be set and the address field, bits[38 ..."
    } ],
    "totalNumberOfChildResults" : 60,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Blocks for Stand-alone CoreSight ETM9 ",
      "document_number" : "ddi0315",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3497275",
      "sysurihash" : "Ei3rnHGk5ZiK9EhW",
      "urihash" : "Ei3rnHGk5ZiK9EhW",
      "sysuri" : "https://developer.arm.com/documentation/ddi0315/b/en/blocks-for-stand-alone-coresight-etm9",
      "systransactionid" : 864226,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1181594028000,
      "topparentid" : 3497275,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586376346000,
      "sysconcepts" : "CoreSight ETM9",
      "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
      "attachmentparentid" : 3497275,
      "parentitem" : "5e8e2e9afd977155116a74d4",
      "concepts" : "CoreSight ETM9",
      "documenttype" : "html",
      "isattachment" : "3497275",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649147090000,
      "permanentid" : "5c268dc12462057c05661efcdaa3bcea565278fecc56ecf2396d600f549a",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2e9bfd977155116a7548",
      "transactionid" : 864226,
      "title" : "Blocks for Stand-alone CoreSight ETM9 ",
      "products" : [ "CoreSight ETM9" ],
      "date" : 1649147090000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0315:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147090028702965,
      "sysisattachment" : "3497275",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3497275,
      "size" : 271,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0315/b/blocks-for-stand-alone-coresight-etm9?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146755436,
      "syssize" : 271,
      "sysdate" : 1649147090000,
      "haslayout" : "1",
      "topparent" : "3497275",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3497275,
      "content_description" : "This is the TRM for CoreSight ETM9.",
      "wordcount" : 18,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147090000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0315/b/blocks-for-stand-alone-coresight-etm9?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0315/b/blocks-for-stand-alone-coresight-etm9?lang=en",
      "modified" : 1639043066000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147090028702965,
      "uri" : "https://developer.arm.com/documentation/ddi0315/b/en/blocks-for-stand-alone-coresight-etm9",
      "syscollection" : "default"
    },
    "Title" : "Blocks for Stand-alone CoreSight ETM9",
    "Uri" : "https://developer.arm.com/documentation/ddi0315/b/en/blocks-for-stand-alone-coresight-etm9",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0315/b/en/blocks-for-stand-alone-coresight-etm9",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0315/b/blocks-for-stand-alone-coresight-etm9?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0315/b/en/blocks-for-stand-alone-coresight-etm9",
    "Excerpt" : "Chapter 4. Blocks for Stand-alone CoreSight ETM9 This chapter describes the additional blocks for a ... It contains the following section: About additional blocks for stand-alone CoreSight ...",
    "FirstSentences" : "Chapter 4. Blocks for Stand-alone CoreSight ETM9 This chapter describes the additional blocks for a stand-alone CoreSight ETM9. It contains the following section: About additional blocks for stand ..."
  }, {
    "title" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0147/d/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0147/d/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0147/d/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0147/d/en",
    "excerpt" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
    "firstSentences" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM PrimeCell DC-DC Converter Interface (PL160) ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0147/d/en/pdf/DDI0147D_dcdc_pl160_trm.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0147/d/en/pdf/DDI0147D_dcdc_pl160_trm.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5ed11d78ca06a95ce53f9049",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0147/d/en/pdf/DDI0147D_dcdc_pl160_trm.pdf",
      "excerpt" : "",
      "firstSentences" : null,
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;IsCopyProtected;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0147/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0147/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0147/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0147/d/en",
        "excerpt" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
        "firstSentences" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM PrimeCell DC-DC Converter Interface (PL160) ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual ",
          "document_number" : "ddi0147",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3684376",
          "sysurihash" : "ZmmPFB26iORfqxRC",
          "urihash" : "ZmmPFB26iORfqxRC",
          "sysuri" : "https://developer.arm.com/documentation/ddi0147/d/en",
          "systransactionid" : 864226,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1168390861000,
          "topparentid" : 3684376,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1590762872000,
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "documenttype" : "html",
          "contentformat" : "PDFOnly",
          "sysindexeddate" : 1649147080000,
          "permanentid" : "a941769f5cc47c741ba8ce7d9278cf3978d6db26d126f35685bb3ef88929",
          "syslanguage" : [ "English" ],
          "itemid" : "5ed11d78ca06a95ce53f9047",
          "transactionid" : 864226,
          "title" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649147080000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0147:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147080072700108,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 237,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0147/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146806834,
          "syssize" : 237,
          "sysdate" : 1649147080000,
          "haslayout" : "1",
          "topparent" : "3684376",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3684376,
          "content_description" : "This document is the reference manual for the ARM PrimeCell DC-DC Converter Interface (PL160).",
          "wordcount" : 22,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147080000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0147/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0147/d/?lang=en",
          "modified" : 1638974043000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147080072700108,
          "uri" : "https://developer.arm.com/documentation/ddi0147/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0147/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0147/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0147/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0147/d/en",
        "Excerpt" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
        "FirstSentences" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM PrimeCell DC-DC Converter Interface (PL160) ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual ",
        "document_number" : "ddi0147",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3684376",
        "sysurihash" : "Nk05Cs7qDnGI82Ah",
        "urihash" : "Nk05Cs7qDnGI82Ah",
        "sysuri" : "https://developer.arm.com/documentation/ddi0147/d/en/pdf/DDI0147D_dcdc_pl160_trm.pdf",
        "systransactionid" : 864226,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1168390861000,
        "topparentid" : 3684376,
        "numberofpages" : 46,
        "sysconcepts" : "PrimeCell ; Converter Interface ; DCDCDRIVE1OUT ; duty cycle ; drive outputs ; registers ; assignments ; ARM ; AMBA ; data bus ; frequencies ; power-on reset ; programmable configuration ; conversion ; reset signal ; BnRES",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3684376,
        "parentitem" : "5ed11d78ca06a95ce53f9047",
        "concepts" : "PrimeCell ; Converter Interface ; DCDCDRIVE1OUT ; duty cycle ; drive outputs ; registers ; assignments ; ARM ; AMBA ; data bus ; frequencies ; power-on reset ; programmable configuration ; conversion ; reset signal ; BnRES",
        "documenttype" : "pdf",
        "isattachment" : "3684376",
        "sysindexeddate" : 1649147078000,
        "permanentid" : "def61b4880c65d075b512444ded9bc285333baa1cc370ceb08dc21e82e3d",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed11d78ca06a95ce53f9049",
        "transactionid" : 864226,
        "title" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual ",
        "date" : 1649147078000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0147:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147078715539264,
        "sysisattachment" : "3684376",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3684376,
        "size" : 341570,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5ed11d78ca06a95ce53f9049",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146808720,
        "syssize" : 341570,
        "sysdate" : 1649147078000,
        "topparent" : "3684376",
        "label_version" : "1.0",
        "systopparentid" : 3684376,
        "content_description" : "This document is the reference manual for the ARM PrimeCell DC-DC Converter Interface (PL160).",
        "wordcount" : 901,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147078000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5ed11d78ca06a95ce53f9049",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147078715539264,
        "uri" : "https://developer.arm.com/documentation/ddi0147/d/en/pdf/DDI0147D_dcdc_pl160_trm.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0147/d/en/pdf/DDI0147D_dcdc_pl160_trm.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0147/d/en/pdf/DDI0147D_dcdc_pl160_trm.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5ed11d78ca06a95ce53f9049",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0147/d/en/pdf/DDI0147D_dcdc_pl160_trm.pdf",
      "Excerpt" : "",
      "FirstSentences" : null
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual ",
      "document_number" : "ddi0147",
      "document_version" : "d",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3684376",
      "sysurihash" : "ZmmPFB26iORfqxRC",
      "urihash" : "ZmmPFB26iORfqxRC",
      "sysuri" : "https://developer.arm.com/documentation/ddi0147/d/en",
      "systransactionid" : 864226,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1168390861000,
      "topparentid" : 3684376,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1590762872000,
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "documenttype" : "html",
      "contentformat" : "PDFOnly",
      "sysindexeddate" : 1649147080000,
      "permanentid" : "a941769f5cc47c741ba8ce7d9278cf3978d6db26d126f35685bb3ef88929",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed11d78ca06a95ce53f9047",
      "transactionid" : 864226,
      "title" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual ",
      "products" : [ "ARM PrimeCell" ],
      "date" : 1649147080000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0147:d:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147080072700108,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 237,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0147/d/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146806834,
      "syssize" : 237,
      "sysdate" : 1649147080000,
      "haslayout" : "1",
      "topparent" : "3684376",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3684376,
      "content_description" : "This document is the reference manual for the ARM PrimeCell DC-DC Converter Interface (PL160).",
      "wordcount" : 22,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147080000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0147/d/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0147/d/?lang=en",
      "modified" : 1638974043000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147080072700108,
      "uri" : "https://developer.arm.com/documentation/ddi0147/d/en",
      "syscollection" : "default"
    },
    "Title" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0147/d/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0147/d/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0147/d/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0147/d/en",
    "Excerpt" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
    "FirstSentences" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM PrimeCell DC-DC Converter Interface (PL160) ..."
  }, {
    "title" : "Functional description",
    "uri" : "https://developer.arm.com/documentation/100361/0000/en/functional-description",
    "printableUri" : "https://developer.arm.com/documentation/100361/0000/en/functional-description",
    "clickUri" : "https://developer.arm.com/documentation/100361/0000/functional-description?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100361/0000/en/functional-description",
    "excerpt" : "Functional description This chapter describes the functionality of the LPD-500. It contains the following sections: About the functions. Interfaces. Clocking and reset.",
    "firstSentences" : "Functional description This chapter describes the functionality of the LPD-500. It contains the following sections: About the functions. Interfaces. Clocking and reset. Parameter summary.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100361/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/100361/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/100361/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100361/0000/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink LPD-500 Low Power Distributor Technical Reference ...",
      "firstSentences" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual Copyright 2015, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual ",
        "document_number" : "100361",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3447597",
        "sysurihash" : "biZñSð5UIlK44NxN",
        "urihash" : "biZñSð5UIlK44NxN",
        "sysuri" : "https://developer.arm.com/documentation/100361/0000/en",
        "systransactionid" : 864221,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1470045640000,
        "topparentid" : 3447597,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585307689000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2628" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146834000,
        "permanentid" : "d32beddd1a574339521ca7ff5bb773eb2d4e054cd176b04ea6d05e963671",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7de029cbfe76649ba5328e",
        "transactionid" : 864221,
        "title" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual ",
        "products" : [ "CoreLink LPD-500" ],
        "date" : 1649146834000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100361:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146834725425239,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4333,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100361/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146585369,
        "syssize" : 4333,
        "sysdate" : 1649146834000,
        "haslayout" : "1",
        "topparent" : "3447597",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3447597,
        "content_description" : "This book is for the ARM CoreLink LPD-500 Low Power Distributor.",
        "wordcount" : 284,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink LPD-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink LPD-500" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146834000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100361/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100361/0000/?lang=en",
        "modified" : 1636124887000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146834725425239,
        "uri" : "https://developer.arm.com/documentation/100361/0000/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100361/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100361/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/100361/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100361/0000/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink LPD-500 Low Power Distributor Technical Reference ...",
      "FirstSentences" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual Copyright 2015, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
    },
    "childResults" : [ {
      "title" : "About the functions",
      "uri" : "https://developer.arm.com/documentation/100361/0000/en/functional-description/about-the-functions",
      "printableUri" : "https://developer.arm.com/documentation/100361/0000/en/functional-description/about-the-functions",
      "clickUri" : "https://developer.arm.com/documentation/100361/0000/functional-description/about-the-functions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100361/0000/en/functional-description/about-the-functions",
      "excerpt" : "Any devqdeny is asserted, after devqreqn is asserted. ... If any of them assert devqdeny, then ctrlqdeny is asserted in place of ctrlqacceptn. ... About the functions CoreLink LPD-500",
      "firstSentences" : "About the functions This section describes the functional blocks in the LPD-500. When the LPD-500 receives a request on the CTRL Q-Channel, it starts the same request on all the DEV Q-Channels, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100361/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/100361/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/100361/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100361/0000/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink LPD-500 Low Power Distributor Technical Reference ...",
        "firstSentences" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual Copyright 2015, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual ",
          "document_number" : "100361",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3447597",
          "sysurihash" : "biZñSð5UIlK44NxN",
          "urihash" : "biZñSð5UIlK44NxN",
          "sysuri" : "https://developer.arm.com/documentation/100361/0000/en",
          "systransactionid" : 864221,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1470045640000,
          "topparentid" : 3447597,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585307689000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2628" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146834000,
          "permanentid" : "d32beddd1a574339521ca7ff5bb773eb2d4e054cd176b04ea6d05e963671",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7de029cbfe76649ba5328e",
          "transactionid" : 864221,
          "title" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual ",
          "products" : [ "CoreLink LPD-500" ],
          "date" : 1649146834000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100361:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146834725425239,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4333,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100361/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146585369,
          "syssize" : 4333,
          "sysdate" : 1649146834000,
          "haslayout" : "1",
          "topparent" : "3447597",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3447597,
          "content_description" : "This book is for the ARM CoreLink LPD-500 Low Power Distributor.",
          "wordcount" : 284,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink LPD-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink LPD-500" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146834000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100361/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100361/0000/?lang=en",
          "modified" : 1636124887000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146834725425239,
          "uri" : "https://developer.arm.com/documentation/100361/0000/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100361/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100361/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/100361/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100361/0000/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink LPD-500 Low Power Distributor Technical Reference ...",
        "FirstSentences" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual Copyright 2015, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About the functions ",
        "document_number" : "100361",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3447597",
        "sysurihash" : "YFðn01miRY2euRKK",
        "urihash" : "YFðn01miRY2euRKK",
        "sysuri" : "https://developer.arm.com/documentation/100361/0000/en/functional-description/about-the-functions",
        "systransactionid" : 864222,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1470045640000,
        "topparentid" : 3447597,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585307689000,
        "sysconcepts" : "requests ; controller ; sequencer ; responses ; DEV ; waits ; RUN state ; devqdeny ; ascending numerical ; starts sending ; ctrlqactive output ; devqacceptn ; ctrlqacceptn ; connections ; interface determines the ordering of the accesses",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2628" ],
        "attachmentparentid" : 3447597,
        "parentitem" : "5e7de029cbfe76649ba5328e",
        "concepts" : "requests ; controller ; sequencer ; responses ; DEV ; waits ; RUN state ; devqdeny ; ascending numerical ; starts sending ; ctrlqactive output ; devqacceptn ; ctrlqacceptn ; connections ; interface determines the ordering of the accesses",
        "documenttype" : "html",
        "isattachment" : "3447597",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146896000,
        "permanentid" : "38eb1481bbb6613ce7219620536cca782263f1fc93b0bc4135214349356c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7de029cbfe76649ba5329f",
        "transactionid" : 864222,
        "title" : "About the functions ",
        "products" : [ "CoreLink LPD-500" ],
        "date" : 1649146896000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100361:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146896822030893,
        "sysisattachment" : "3447597",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3447597,
        "size" : 3712,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100361/0000/functional-description/about-the-functions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146585369,
        "syssize" : 3712,
        "sysdate" : 1649146896000,
        "haslayout" : "1",
        "topparent" : "3447597",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3447597,
        "content_description" : "This book is for the ARM CoreLink LPD-500 Low Power Distributor.",
        "wordcount" : 175,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink LPD-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink LPD-500" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146896000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100361/0000/functional-description/about-the-functions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100361/0000/functional-description/about-the-functions?lang=en",
        "modified" : 1636124887000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146896822030893,
        "uri" : "https://developer.arm.com/documentation/100361/0000/en/functional-description/about-the-functions",
        "syscollection" : "default"
      },
      "Title" : "About the functions",
      "Uri" : "https://developer.arm.com/documentation/100361/0000/en/functional-description/about-the-functions",
      "PrintableUri" : "https://developer.arm.com/documentation/100361/0000/en/functional-description/about-the-functions",
      "ClickUri" : "https://developer.arm.com/documentation/100361/0000/functional-description/about-the-functions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100361/0000/en/functional-description/about-the-functions",
      "Excerpt" : "Any devqdeny is asserted, after devqreqn is asserted. ... If any of them assert devqdeny, then ctrlqdeny is asserted in place of ctrlqacceptn. ... About the functions CoreLink LPD-500",
      "FirstSentences" : "About the functions This section describes the functional blocks in the LPD-500. When the LPD-500 receives a request on the CTRL Q-Channel, it starts the same request on all the DEV Q-Channels, ..."
    }, {
      "title" : "Reset",
      "uri" : "https://developer.arm.com/documentation/100361/0000/en/functional-description/clocking-and-reset/reset",
      "printableUri" : "https://developer.arm.com/documentation/100361/0000/en/functional-description/clocking-and-reset/reset",
      "clickUri" : "https://developer.arm.com/documentation/100361/0000/functional-description/clocking-and-reset/reset?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100361/0000/en/functional-description/clocking-and-reset/reset",
      "excerpt" : "Reset The LPD-500 has a single active-LOW reset, resetn, that can be asserted asynchronously, but must be deasserted synchronously, to clk. Reset CoreLink LPD-500",
      "firstSentences" : "Reset The LPD-500 has a single active-LOW reset, resetn, that can be asserted asynchronously, but must be deasserted synchronously, to clk. Reset CoreLink LPD-500",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100361/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/100361/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/100361/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100361/0000/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink LPD-500 Low Power Distributor Technical Reference ...",
        "firstSentences" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual Copyright 2015, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual ",
          "document_number" : "100361",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3447597",
          "sysurihash" : "biZñSð5UIlK44NxN",
          "urihash" : "biZñSð5UIlK44NxN",
          "sysuri" : "https://developer.arm.com/documentation/100361/0000/en",
          "systransactionid" : 864221,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1470045640000,
          "topparentid" : 3447597,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585307689000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2628" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146834000,
          "permanentid" : "d32beddd1a574339521ca7ff5bb773eb2d4e054cd176b04ea6d05e963671",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7de029cbfe76649ba5328e",
          "transactionid" : 864221,
          "title" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual ",
          "products" : [ "CoreLink LPD-500" ],
          "date" : 1649146834000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100361:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146834725425239,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4333,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100361/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146585369,
          "syssize" : 4333,
          "sysdate" : 1649146834000,
          "haslayout" : "1",
          "topparent" : "3447597",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3447597,
          "content_description" : "This book is for the ARM CoreLink LPD-500 Low Power Distributor.",
          "wordcount" : 284,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink LPD-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink LPD-500" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146834000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100361/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100361/0000/?lang=en",
          "modified" : 1636124887000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146834725425239,
          "uri" : "https://developer.arm.com/documentation/100361/0000/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100361/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100361/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/100361/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100361/0000/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink LPD-500 Low Power Distributor Technical Reference ...",
        "FirstSentences" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual Copyright 2015, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Reset ",
        "document_number" : "100361",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3447597",
        "sysurihash" : "ACPSoIYbPubfxCKT",
        "urihash" : "ACPSoIYbPubfxCKT",
        "sysuri" : "https://developer.arm.com/documentation/100361/0000/en/functional-description/clocking-and-reset/reset",
        "systransactionid" : 864221,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1470045640000,
        "topparentid" : 3447597,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585307689000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2628" ],
        "attachmentparentid" : 3447597,
        "parentitem" : "5e7de029cbfe76649ba5328e",
        "documenttype" : "html",
        "isattachment" : "3447597",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146846000,
        "permanentid" : "ff7194fe513ca3ab6fe51bf3e32f4acc00f585a03d60595de6a31e59f460",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7de029cbfe76649ba532a3",
        "transactionid" : 864221,
        "title" : "Reset ",
        "products" : [ "CoreLink LPD-500" ],
        "date" : 1649146846000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100361:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146846808282772,
        "sysisattachment" : "3447597",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3447597,
        "size" : 162,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100361/0000/functional-description/clocking-and-reset/reset?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146585369,
        "syssize" : 162,
        "sysdate" : 1649146846000,
        "haslayout" : "1",
        "topparent" : "3447597",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3447597,
        "content_description" : "This book is for the ARM CoreLink LPD-500 Low Power Distributor.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink LPD-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink LPD-500" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146846000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100361/0000/functional-description/clocking-and-reset/reset?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100361/0000/functional-description/clocking-and-reset/reset?lang=en",
        "modified" : 1636124887000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146846808282772,
        "uri" : "https://developer.arm.com/documentation/100361/0000/en/functional-description/clocking-and-reset/reset",
        "syscollection" : "default"
      },
      "Title" : "Reset",
      "Uri" : "https://developer.arm.com/documentation/100361/0000/en/functional-description/clocking-and-reset/reset",
      "PrintableUri" : "https://developer.arm.com/documentation/100361/0000/en/functional-description/clocking-and-reset/reset",
      "ClickUri" : "https://developer.arm.com/documentation/100361/0000/functional-description/clocking-and-reset/reset?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100361/0000/en/functional-description/clocking-and-reset/reset",
      "Excerpt" : "Reset The LPD-500 has a single active-LOW reset, resetn, that can be asserted asynchronously, but must be deasserted synchronously, to clk. Reset CoreLink LPD-500",
      "FirstSentences" : "Reset The LPD-500 has a single active-LOW reset, resetn, that can be asserted asynchronously, but must be deasserted synchronously, to clk. Reset CoreLink LPD-500"
    }, {
      "title" : "Interfaces",
      "uri" : "https://developer.arm.com/documentation/100361/0000/en/functional-description/interfaces",
      "printableUri" : "https://developer.arm.com/documentation/100361/0000/en/functional-description/interfaces",
      "clickUri" : "https://developer.arm.com/documentation/100361/0000/functional-description/interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100361/0000/en/functional-description/interfaces",
      "excerpt" : "NUM_QCHL DEV interfaces, that are numbered 0:NUM_QCHL-1. ... The following figure shows the interfaces of the LPD-500. Figure 2-3 LPD-500 top-level diagram Interfaces CoreLink LPD-500",
      "firstSentences" : "Interfaces The LPD-500 has at least two external Q-Channel interfaces, one for control and the others to connect to devices. The LPD-500 has the following external interfaces: A single CTRL ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100361/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/100361/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/100361/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100361/0000/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink LPD-500 Low Power Distributor Technical Reference ...",
        "firstSentences" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual Copyright 2015, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual ",
          "document_number" : "100361",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3447597",
          "sysurihash" : "biZñSð5UIlK44NxN",
          "urihash" : "biZñSð5UIlK44NxN",
          "sysuri" : "https://developer.arm.com/documentation/100361/0000/en",
          "systransactionid" : 864221,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1470045640000,
          "topparentid" : 3447597,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585307689000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2628" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146834000,
          "permanentid" : "d32beddd1a574339521ca7ff5bb773eb2d4e054cd176b04ea6d05e963671",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7de029cbfe76649ba5328e",
          "transactionid" : 864221,
          "title" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual ",
          "products" : [ "CoreLink LPD-500" ],
          "date" : 1649146834000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100361:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146834725425239,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4333,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100361/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146585369,
          "syssize" : 4333,
          "sysdate" : 1649146834000,
          "haslayout" : "1",
          "topparent" : "3447597",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3447597,
          "content_description" : "This book is for the ARM CoreLink LPD-500 Low Power Distributor.",
          "wordcount" : 284,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink LPD-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink LPD-500" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146834000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100361/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100361/0000/?lang=en",
          "modified" : 1636124887000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146834725425239,
          "uri" : "https://developer.arm.com/documentation/100361/0000/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100361/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100361/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/100361/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100361/0000/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink LPD-500 Low Power Distributor Technical Reference ...",
        "FirstSentences" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual Copyright 2015, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Interfaces ",
        "document_number" : "100361",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3447597",
        "sysurihash" : "88OyS87ikHVFDxXb",
        "urihash" : "88OyS87ikHVFDxXb",
        "sysuri" : "https://developer.arm.com/documentation/100361/0000/en/functional-description/interfaces",
        "systransactionid" : 864221,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1470045640000,
        "topparentid" : 3447597,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585307689000,
        "sysconcepts" : "DEV interfaces ; active-LOW request ; controller ; signals ; commands ; output indicating ; quiescence ; devqreqn ; ctrlqacceptn",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2628" ],
        "attachmentparentid" : 3447597,
        "parentitem" : "5e7de029cbfe76649ba5328e",
        "concepts" : "DEV interfaces ; active-LOW request ; controller ; signals ; commands ; output indicating ; quiescence ; devqreqn ; ctrlqacceptn",
        "documenttype" : "html",
        "isattachment" : "3447597",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146846000,
        "permanentid" : "4887638ecd882467b68c7a8a6b044f0fd67560d12c53d27d8b00030b50e9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7de029cbfe76649ba532a0",
        "transactionid" : 864221,
        "title" : "Interfaces ",
        "products" : [ "CoreLink LPD-500" ],
        "date" : 1649146846000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100361:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146846779315580,
        "sysisattachment" : "3447597",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3447597,
        "size" : 1528,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100361/0000/functional-description/interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146585369,
        "syssize" : 1528,
        "sysdate" : 1649146846000,
        "haslayout" : "1",
        "topparent" : "3447597",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3447597,
        "content_description" : "This book is for the ARM CoreLink LPD-500 Low Power Distributor.",
        "wordcount" : 93,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink LPD-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink LPD-500" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146846000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100361/0000/functional-description/interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100361/0000/functional-description/interfaces?lang=en",
        "modified" : 1636124887000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146846779315580,
        "uri" : "https://developer.arm.com/documentation/100361/0000/en/functional-description/interfaces",
        "syscollection" : "default"
      },
      "Title" : "Interfaces",
      "Uri" : "https://developer.arm.com/documentation/100361/0000/en/functional-description/interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/100361/0000/en/functional-description/interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/100361/0000/functional-description/interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100361/0000/en/functional-description/interfaces",
      "Excerpt" : "NUM_QCHL DEV interfaces, that are numbered 0:NUM_QCHL-1. ... The following figure shows the interfaces of the LPD-500. Figure 2-3 LPD-500 top-level diagram Interfaces CoreLink LPD-500",
      "FirstSentences" : "Interfaces The LPD-500 has at least two external Q-Channel interfaces, one for control and the others to connect to devices. The LPD-500 has the following external interfaces: A single CTRL ..."
    } ],
    "totalNumberOfChildResults" : 30,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Functional description ",
      "document_number" : "100361",
      "document_version" : "0000",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3447597",
      "sysurihash" : "deGD7zGYc9AmujXo",
      "urihash" : "deGD7zGYc9AmujXo",
      "sysuri" : "https://developer.arm.com/documentation/100361/0000/en/functional-description",
      "systransactionid" : 864222,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1470045640000,
      "topparentid" : 3447597,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585307689000,
      "sysconcepts" : "functionality ; reset ; Clocking ; Interfaces",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2628" ],
      "attachmentparentid" : 3447597,
      "parentitem" : "5e7de029cbfe76649ba5328e",
      "concepts" : "functionality ; reset ; Clocking ; Interfaces",
      "documenttype" : "html",
      "isattachment" : "3447597",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649146898000,
      "permanentid" : "e22ea7aa7ddbfb8472b549f60cfa468e59e8759024f039cec75dafe40445",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7de029cbfe76649ba5329e",
      "transactionid" : 864222,
      "title" : "Functional description ",
      "products" : [ "CoreLink LPD-500" ],
      "date" : 1649146898000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100361:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146898359700587,
      "sysisattachment" : "3447597",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3447597,
      "size" : 227,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100361/0000/functional-description?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146585369,
      "syssize" : 227,
      "sysdate" : 1649146898000,
      "haslayout" : "1",
      "topparent" : "3447597",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3447597,
      "content_description" : "This book is for the ARM CoreLink LPD-500 Low Power Distributor.",
      "wordcount" : 23,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink LPD-500" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink LPD-500" ],
      "document_revision" : "03",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146898000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100361/0000/functional-description?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100361/0000/functional-description?lang=en",
      "modified" : 1636124887000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146898359700587,
      "uri" : "https://developer.arm.com/documentation/100361/0000/en/functional-description",
      "syscollection" : "default"
    },
    "Title" : "Functional description",
    "Uri" : "https://developer.arm.com/documentation/100361/0000/en/functional-description",
    "PrintableUri" : "https://developer.arm.com/documentation/100361/0000/en/functional-description",
    "ClickUri" : "https://developer.arm.com/documentation/100361/0000/functional-description?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100361/0000/en/functional-description",
    "Excerpt" : "Functional description This chapter describes the functionality of the LPD-500. It contains the following sections: About the functions. Interfaces. Clocking and reset.",
    "FirstSentences" : "Functional description This chapter describes the functionality of the LPD-500. It contains the following sections: About the functions. Interfaces. Clocking and reset. Parameter summary."
  }, {
    "title" : "Operation",
    "uri" : "https://developer.arm.com/documentation/ddi0451/b/en/Functional-Description/Operation",
    "printableUri" : "https://developer.arm.com/documentation/ddi0451/b/en/Functional-Description/Operation",
    "clickUri" : "https://developer.arm.com/documentation/ddi0451/b/Functional-Description/Operation?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0451/b/en/Functional-Description/Operation",
    "excerpt" : "Operation This section contains the following subsections: Relationship with the CoreLink NIC-301 Network Interconnect QoS regulators Transaction rate regulation ... Operation CoreLink NIC-301",
    "firstSentences" : "Operation This section contains the following subsections: Relationship with the CoreLink NIC-301 Network Interconnect QoS regulators Transaction rate regulation Outstanding transaction regulation ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0451/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0451/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0451/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0451/b/en",
      "excerpt" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
      "firstSentences" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual Revision: r0p1 Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual ",
        "document_number" : "ddi0451",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3724181",
        "sysurihash" : "hOun2GMrQyzdI8Qg",
        "urihash" : "hOun2GMrQyzdI8Qg",
        "sysuri" : "https://developer.arm.com/documentation/ddi0451/b/en",
        "systransactionid" : 864221,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1316709068000,
        "topparentid" : 3724181,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594208266000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146832000,
        "permanentid" : "72ee2817091e86f4eefd6579e49422d66d678528350b07f78feb61ed31f4",
        "syslanguage" : [ "English" ],
        "itemid" : "5f05b00acafe527e86f6198d",
        "transactionid" : 864221,
        "title" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual ",
        "products" : [ "CoreLink NIC-301" ],
        "date" : 1649146832000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0451:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146832897000274,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1959,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0451/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146573249,
        "syssize" : 1959,
        "sysdate" : 1649146832000,
        "haslayout" : "1",
        "topparent" : "3724181",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3724181,
        "content_description" : "The CoreLink QoS-301 Network Interconnect Advanced Quality of Service is an extension to the CoreLink NIC-301 Network Interconnect base product and provides programmable QoS facilities.",
        "wordcount" : 148,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146832000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0451/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0451/b/?lang=en",
        "modified" : 1639131693000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146832897000274,
        "uri" : "https://developer.arm.com/documentation/ddi0451/b/en",
        "syscollection" : "default"
      },
      "Title" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0451/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0451/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0451/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0451/b/en",
      "Excerpt" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
      "FirstSentences" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual Revision: r0p1 Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice ..."
    },
    "childResults" : [ {
      "title" : "Product documentation, design flow, and architecture",
      "uri" : "https://developer.arm.com/documentation/ddi0451/b/en/Introduction/Product-documentation--design-flow--and-architecture",
      "printableUri" : "https://developer.arm.com/documentation/ddi0451/b/en/Introduction/Product-documentation--design-flow--and-architecture",
      "clickUri" : "https://developer.arm.com/documentation/ddi0451/b/Introduction/Product-documentation--design-flow--and-architecture?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0451/b/en/Introduction/Product-documentation--design-flow--and-architecture",
      "excerpt" : "Product documentation, design flow, and architecture The product documentation, design flow, and architecture for the CoreLink QoS- ... The QoS-301 is integrated into the NIC-301 architecture.",
      "firstSentences" : "Product documentation, design flow, and architecture The product documentation, design flow, and architecture for the CoreLink QoS-301 Network Interconnect Advanced Quality of Service are the same ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0451/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0451/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0451/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0451/b/en",
        "excerpt" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "firstSentences" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual Revision: r0p1 Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual ",
          "document_number" : "ddi0451",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3724181",
          "sysurihash" : "hOun2GMrQyzdI8Qg",
          "urihash" : "hOun2GMrQyzdI8Qg",
          "sysuri" : "https://developer.arm.com/documentation/ddi0451/b/en",
          "systransactionid" : 864221,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1316709068000,
          "topparentid" : 3724181,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594208266000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146832000,
          "permanentid" : "72ee2817091e86f4eefd6579e49422d66d678528350b07f78feb61ed31f4",
          "syslanguage" : [ "English" ],
          "itemid" : "5f05b00acafe527e86f6198d",
          "transactionid" : 864221,
          "title" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual ",
          "products" : [ "CoreLink NIC-301" ],
          "date" : 1649146832000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0451:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146832897000274,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1959,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0451/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146573249,
          "syssize" : 1959,
          "sysdate" : 1649146832000,
          "haslayout" : "1",
          "topparent" : "3724181",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3724181,
          "content_description" : "The CoreLink QoS-301 Network Interconnect Advanced Quality of Service is an extension to the CoreLink NIC-301 Network Interconnect base product and provides programmable QoS facilities.",
          "wordcount" : 148,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146832000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0451/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0451/b/?lang=en",
          "modified" : 1639131693000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146832897000274,
          "uri" : "https://developer.arm.com/documentation/ddi0451/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0451/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0451/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0451/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0451/b/en",
        "Excerpt" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "FirstSentences" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual Revision: r0p1 Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Product documentation, design flow, and architecture ",
        "document_number" : "ddi0451",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3724181",
        "sysurihash" : "CBWLznNXY8SK4An6",
        "urihash" : "CBWLznNXY8SK4An6",
        "sysuri" : "https://developer.arm.com/documentation/ddi0451/b/en/Introduction/Product-documentation--design-flow--and-architecture",
        "systransactionid" : 864222,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1316709068000,
        "topparentid" : 3724181,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594208266000,
        "sysconcepts" : "design flow ; product documentation ; Network ; architecture ; CoreLink ; Advanced Quality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
        "attachmentparentid" : 3724181,
        "parentitem" : "5f05b00acafe527e86f6198d",
        "concepts" : "design flow ; product documentation ; Network ; architecture ; CoreLink ; Advanced Quality",
        "documenttype" : "html",
        "isattachment" : "3724181",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146896000,
        "permanentid" : "cc9b9a4ff44fba846a2a59d422a4e92692f56fd33c1f2f349ea9ae148e39",
        "syslanguage" : [ "English" ],
        "itemid" : "5f05b00acafe527e86f61997",
        "transactionid" : 864222,
        "title" : "Product documentation, design flow, and architecture ",
        "products" : [ "CoreLink NIC-301" ],
        "date" : 1649146896000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0451:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146896786435912,
        "sysisattachment" : "3724181",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3724181,
        "size" : 451,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0451/b/Introduction/Product-documentation--design-flow--and-architecture?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146573249,
        "syssize" : 451,
        "sysdate" : 1649146896000,
        "haslayout" : "1",
        "topparent" : "3724181",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3724181,
        "content_description" : "The CoreLink QoS-301 Network Interconnect Advanced Quality of Service is an extension to the CoreLink NIC-301 Network Interconnect base product and provides programmable QoS facilities.",
        "wordcount" : 27,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146896000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0451/b/Introduction/Product-documentation--design-flow--and-architecture?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0451/b/Introduction/Product-documentation--design-flow--and-architecture?lang=en",
        "modified" : 1639131693000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146896786435912,
        "uri" : "https://developer.arm.com/documentation/ddi0451/b/en/Introduction/Product-documentation--design-flow--and-architecture",
        "syscollection" : "default"
      },
      "Title" : "Product documentation, design flow, and architecture",
      "Uri" : "https://developer.arm.com/documentation/ddi0451/b/en/Introduction/Product-documentation--design-flow--and-architecture",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0451/b/en/Introduction/Product-documentation--design-flow--and-architecture",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0451/b/Introduction/Product-documentation--design-flow--and-architecture?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0451/b/en/Introduction/Product-documentation--design-flow--and-architecture",
      "Excerpt" : "Product documentation, design flow, and architecture The product documentation, design flow, and architecture for the CoreLink QoS- ... The QoS-301 is integrated into the NIC-301 architecture.",
      "FirstSentences" : "Product documentation, design flow, and architecture The product documentation, design flow, and architecture for the CoreLink QoS-301 Network Interconnect Advanced Quality of Service are the same ..."
    }, {
      "title" : "About the functions",
      "uri" : "https://developer.arm.com/documentation/ddi0451/b/en/Functional-Description/About-the-functions",
      "printableUri" : "https://developer.arm.com/documentation/ddi0451/b/en/Functional-Description/About-the-functions",
      "clickUri" : "https://developer.arm.com/documentation/ddi0451/b/Functional-Description/About-the-functions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0451/b/en/Functional-Description/About-the-functions",
      "excerpt" : "Figure 2.1. ... Play the multimedia content and add this document to my list of trusted documents If you select this option, Acrobat plays the ... About the functions CoreLink NIC-301",
      "firstSentences" : "About the functions Figure shows the CoreLink QoS-301 Network Interconnect Advanced Quality of Service in position in the CoreLink NIC-301 Network Interconnect. Figure 2.1. CoreLink NIC-301 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0451/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0451/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0451/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0451/b/en",
        "excerpt" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "firstSentences" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual Revision: r0p1 Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual ",
          "document_number" : "ddi0451",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3724181",
          "sysurihash" : "hOun2GMrQyzdI8Qg",
          "urihash" : "hOun2GMrQyzdI8Qg",
          "sysuri" : "https://developer.arm.com/documentation/ddi0451/b/en",
          "systransactionid" : 864221,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1316709068000,
          "topparentid" : 3724181,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594208266000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146832000,
          "permanentid" : "72ee2817091e86f4eefd6579e49422d66d678528350b07f78feb61ed31f4",
          "syslanguage" : [ "English" ],
          "itemid" : "5f05b00acafe527e86f6198d",
          "transactionid" : 864221,
          "title" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual ",
          "products" : [ "CoreLink NIC-301" ],
          "date" : 1649146832000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0451:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146832897000274,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1959,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0451/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146573249,
          "syssize" : 1959,
          "sysdate" : 1649146832000,
          "haslayout" : "1",
          "topparent" : "3724181",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3724181,
          "content_description" : "The CoreLink QoS-301 Network Interconnect Advanced Quality of Service is an extension to the CoreLink NIC-301 Network Interconnect base product and provides programmable QoS facilities.",
          "wordcount" : 148,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146832000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0451/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0451/b/?lang=en",
          "modified" : 1639131693000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146832897000274,
          "uri" : "https://developer.arm.com/documentation/ddi0451/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0451/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0451/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0451/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0451/b/en",
        "Excerpt" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "FirstSentences" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual Revision: r0p1 Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About the functions ",
        "document_number" : "ddi0451",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3724181",
        "sysurihash" : "wBuB8nd4RLJg4Lj7",
        "urihash" : "wBuB8nd4RLJg4Lj7",
        "sysuri" : "https://developer.arm.com/documentation/ddi0451/b/en/Functional-Description/About-the-functions",
        "systransactionid" : 864222,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1316709068000,
        "topparentid" : 3724181,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594208266000,
        "sysconcepts" : "graphics processor ; DMA controller ; masters ; QoS configuration ; animation ; send random ; slave ; right-hand ; outstanding transactions ; trusted documents ; programmers view ; gain priority ; visible disruption ; select Loop",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
        "attachmentparentid" : 3724181,
        "parentitem" : "5f05b00acafe527e86f6198d",
        "concepts" : "graphics processor ; DMA controller ; masters ; QoS configuration ; animation ; send random ; slave ; right-hand ; outstanding transactions ; trusted documents ; programmers view ; gain priority ; visible disruption ; select Loop",
        "documenttype" : "html",
        "isattachment" : "3724181",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146896000,
        "permanentid" : "a30176aa1024948988db6c80377a565e28b840da877bb829223f1668b79b",
        "syslanguage" : [ "English" ],
        "itemid" : "5f05b00acafe527e86f6199a",
        "transactionid" : 864222,
        "title" : "About the functions ",
        "products" : [ "CoreLink NIC-301" ],
        "date" : 1649146896000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0451:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146896623439229,
        "sysisattachment" : "3724181",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3724181,
        "size" : 4088,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0451/b/Functional-Description/About-the-functions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146573249,
        "syssize" : 4088,
        "sysdate" : 1649146896000,
        "haslayout" : "1",
        "topparent" : "3724181",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3724181,
        "content_description" : "The CoreLink QoS-301 Network Interconnect Advanced Quality of Service is an extension to the CoreLink NIC-301 Network Interconnect base product and provides programmable QoS facilities.",
        "wordcount" : 205,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146896000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0451/b/Functional-Description/About-the-functions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0451/b/Functional-Description/About-the-functions?lang=en",
        "modified" : 1639131693000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146896623439229,
        "uri" : "https://developer.arm.com/documentation/ddi0451/b/en/Functional-Description/About-the-functions",
        "syscollection" : "default"
      },
      "Title" : "About the functions",
      "Uri" : "https://developer.arm.com/documentation/ddi0451/b/en/Functional-Description/About-the-functions",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0451/b/en/Functional-Description/About-the-functions",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0451/b/Functional-Description/About-the-functions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0451/b/en/Functional-Description/About-the-functions",
      "Excerpt" : "Figure 2.1. ... Play the multimedia content and add this document to my list of trusted documents If you select this option, Acrobat plays the ... About the functions CoreLink NIC-301",
      "FirstSentences" : "About the functions Figure shows the CoreLink QoS-301 Network Interconnect Advanced Quality of Service in position in the CoreLink NIC-301 Network Interconnect. Figure 2.1. CoreLink NIC-301 ..."
    }, {
      "title" : "Transaction rate regulation",
      "uri" : "https://developer.arm.com/documentation/ddi0451/b/en/Functional-Description/Operation/Transaction-rate-regulation",
      "printableUri" : "https://developer.arm.com/documentation/ddi0451/b/en/Functional-Description/Operation/Transaction-rate-regulation",
      "clickUri" : "https://developer.arm.com/documentation/ddi0451/b/Functional-Description/Operation/Transaction-rate-regulation?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0451/b/en/Functional-Description/Operation/Transaction-rate-regulation",
      "excerpt" : "If you do not set all three TSPEC values, you can set either the peak rate only, or the ... r 12'b000000001010. ... See AW channel average rate Register and AR channel average rate Register.",
      "firstSentences" : "Transaction rate regulation A variant of the standard internet Traffic SPECification (TSPEC) specifies the transaction rate regulation using the following parameters: p Peak rate. b Burstiness ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0451/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0451/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0451/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0451/b/en",
        "excerpt" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "firstSentences" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual Revision: r0p1 Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual ",
          "document_number" : "ddi0451",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3724181",
          "sysurihash" : "hOun2GMrQyzdI8Qg",
          "urihash" : "hOun2GMrQyzdI8Qg",
          "sysuri" : "https://developer.arm.com/documentation/ddi0451/b/en",
          "systransactionid" : 864221,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1316709068000,
          "topparentid" : 3724181,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594208266000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146832000,
          "permanentid" : "72ee2817091e86f4eefd6579e49422d66d678528350b07f78feb61ed31f4",
          "syslanguage" : [ "English" ],
          "itemid" : "5f05b00acafe527e86f6198d",
          "transactionid" : 864221,
          "title" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual ",
          "products" : [ "CoreLink NIC-301" ],
          "date" : 1649146832000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0451:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146832897000274,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1959,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0451/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146573249,
          "syssize" : 1959,
          "sysdate" : 1649146832000,
          "haslayout" : "1",
          "topparent" : "3724181",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3724181,
          "content_description" : "The CoreLink QoS-301 Network Interconnect Advanced Quality of Service is an extension to the CoreLink NIC-301 Network Interconnect base product and provides programmable QoS facilities.",
          "wordcount" : 148,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146832000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0451/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0451/b/?lang=en",
          "modified" : 1639131693000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146832897000274,
          "uri" : "https://developer.arm.com/documentation/ddi0451/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0451/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0451/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0451/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0451/b/en",
        "Excerpt" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "FirstSentences" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual Revision: r0p1 Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Transaction rate regulation ",
        "document_number" : "ddi0451",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3724181",
        "sysurihash" : "SeXrYw7jO6cðñQ62",
        "urihash" : "SeXrYw7jO6cðñQ62",
        "sysuri" : "https://developer.arm.com/documentation/ddi0451/b/en/Functional-Description/Operation/Transaction-rate-regulation",
        "systransactionid" : 864221,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1316709068000,
        "topparentid" : 3724181,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594208266000,
        "sysconcepts" : "average rates ; channels ; See Programmers Model ; TSPEC ; upper bound ; traffic specification ; requesting ; curve ; burstiness allowance ; clock cycles ; decimal fraction ; approximation ; system loadings",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
        "attachmentparentid" : 3724181,
        "parentitem" : "5f05b00acafe527e86f6198d",
        "concepts" : "average rates ; channels ; See Programmers Model ; TSPEC ; upper bound ; traffic specification ; requesting ; curve ; burstiness allowance ; clock cycles ; decimal fraction ; approximation ; system loadings",
        "documenttype" : "html",
        "isattachment" : "3724181",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146862000,
        "permanentid" : "c4aac3aa129bf92b39fefab2a4dc61c1e72871518de37a0b273d41ebc5e0",
        "syslanguage" : [ "English" ],
        "itemid" : "5f05b00acafe527e86f6199e",
        "transactionid" : 864221,
        "title" : "Transaction rate regulation ",
        "products" : [ "CoreLink NIC-301" ],
        "date" : 1649146862000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0451:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146862267911306,
        "sysisattachment" : "3724181",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3724181,
        "size" : 5317,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0451/b/Functional-Description/Operation/Transaction-rate-regulation?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146573249,
        "syssize" : 5317,
        "sysdate" : 1649146862000,
        "haslayout" : "1",
        "topparent" : "3724181",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3724181,
        "content_description" : "The CoreLink QoS-301 Network Interconnect Advanced Quality of Service is an extension to the CoreLink NIC-301 Network Interconnect base product and provides programmable QoS facilities.",
        "wordcount" : 237,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146862000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0451/b/Functional-Description/Operation/Transaction-rate-regulation?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0451/b/Functional-Description/Operation/Transaction-rate-regulation?lang=en",
        "modified" : 1639131693000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146862267911306,
        "uri" : "https://developer.arm.com/documentation/ddi0451/b/en/Functional-Description/Operation/Transaction-rate-regulation",
        "syscollection" : "default"
      },
      "Title" : "Transaction rate regulation",
      "Uri" : "https://developer.arm.com/documentation/ddi0451/b/en/Functional-Description/Operation/Transaction-rate-regulation",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0451/b/en/Functional-Description/Operation/Transaction-rate-regulation",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0451/b/Functional-Description/Operation/Transaction-rate-regulation?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0451/b/en/Functional-Description/Operation/Transaction-rate-regulation",
      "Excerpt" : "If you do not set all three TSPEC values, you can set either the peak rate only, or the ... r 12'b000000001010. ... See AW channel average rate Register and AR channel average rate Register.",
      "FirstSentences" : "Transaction rate regulation A variant of the standard internet Traffic SPECification (TSPEC) specifies the transaction rate regulation using the following parameters: p Peak rate. b Burstiness ..."
    } ],
    "totalNumberOfChildResults" : 39,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Operation ",
      "document_number" : "ddi0451",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3724181",
      "sysurihash" : "AwMWiGOPgraaIHx8",
      "urihash" : "AwMWiGOPgraaIHx8",
      "sysuri" : "https://developer.arm.com/documentation/ddi0451/b/en/Functional-Description/Operation",
      "systransactionid" : 864222,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1316709068000,
      "topparentid" : 3724181,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1594208266000,
      "sysconcepts" : "regulators ; transaction ; CoreLink NIC ; Network ; subsections",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
      "attachmentparentid" : 3724181,
      "parentitem" : "5f05b00acafe527e86f6198d",
      "concepts" : "regulators ; transaction ; CoreLink NIC ; Network ; subsections",
      "documenttype" : "html",
      "isattachment" : "3724181",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649146896000,
      "permanentid" : "c516a53519b3e0209aa6ef4dd19e80af2a10330ca40e610ae4891da0b755",
      "syslanguage" : [ "English" ],
      "itemid" : "5f05b00acafe527e86f6199b",
      "transactionid" : 864222,
      "title" : "Operation ",
      "products" : [ "CoreLink NIC-301" ],
      "date" : 1649146896000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0451:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146896822802223,
      "sysisattachment" : "3724181",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3724181,
      "size" : 243,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0451/b/Functional-Description/Operation?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146573249,
      "syssize" : 243,
      "sysdate" : 1649146896000,
      "haslayout" : "1",
      "topparent" : "3724181",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3724181,
      "content_description" : "The CoreLink QoS-301 Network Interconnect Advanced Quality of Service is an extension to the CoreLink NIC-301 Network Interconnect base product and provides programmable QoS facilities.",
      "wordcount" : 21,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146896000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0451/b/Functional-Description/Operation?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0451/b/Functional-Description/Operation?lang=en",
      "modified" : 1639131693000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146896822802223,
      "uri" : "https://developer.arm.com/documentation/ddi0451/b/en/Functional-Description/Operation",
      "syscollection" : "default"
    },
    "Title" : "Operation",
    "Uri" : "https://developer.arm.com/documentation/ddi0451/b/en/Functional-Description/Operation",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0451/b/en/Functional-Description/Operation",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0451/b/Functional-Description/Operation?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0451/b/en/Functional-Description/Operation",
    "Excerpt" : "Operation This section contains the following subsections: Relationship with the CoreLink NIC-301 Network Interconnect QoS regulators Transaction rate regulation ... Operation CoreLink NIC-301",
    "FirstSentences" : "Operation This section contains the following subsections: Relationship with the CoreLink NIC-301 Network Interconnect QoS regulators Transaction rate regulation Outstanding transaction regulation ..."
  }, {
    "title" : "About this book",
    "uri" : "https://developer.arm.com/documentation/100441/0102/en/Preface/About-this-book",
    "printableUri" : "https://developer.arm.com/documentation/100441/0102/en/Preface/About-this-book",
    "clickUri" : "https://developer.arm.com/documentation/100441/0102/Preface/About-this-book?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100441/0102/en/Preface/About-this-book",
    "excerpt" : "monospace Denotes text that you can enter at the keyboard, such as commands, file and program names, and ... Secure Hash Standard (SHS) (FIPS 180-4, March 2012). About this book Cortex-A65",
    "firstSentences" : "About this book This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension. Product revision status The ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100441/0102/en",
      "printableUri" : "https://developer.arm.com/documentation/100441/0102/en",
      "clickUri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100441/0102/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A65 Core Cryptographic Extension Technical ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A65 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "100441",
        "document_version" : "0102",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4466519",
        "sysurihash" : "sGvZaXu8GBWBOwTE",
        "urihash" : "sGvZaXu8GBWBOwTE",
        "sysuri" : "https://developer.arm.com/documentation/100441/0102/en",
        "systransactionid" : 864221,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1585315140000,
        "topparentid" : 4466519,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1612442756000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146848000,
        "permanentid" : "50ccfb590365ad758eba21f4021f165e51d135b72ad99fe93b47660e123a",
        "syslanguage" : [ "English" ],
        "itemid" : "601bec84873dd96c4dea6224",
        "transactionid" : 864221,
        "title" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-A65" ],
        "date" : 1649146848000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100441:0102:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146848472124536,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4412,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146491130,
        "syssize" : 4412,
        "sysdate" : 1649146848000,
        "haslayout" : "1",
        "topparent" : "4466519",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466519,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A65 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 295,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A65" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146848000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100441/0102/?lang=en",
        "modified" : 1636366229000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146848472124536,
        "uri" : "https://developer.arm.com/documentation/100441/0102/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100441/0102/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100441/0102/en",
      "ClickUri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100441/0102/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A65 Core Cryptographic Extension Technical ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A65 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
    },
    "childResults" : [ {
      "title" : "Feedback",
      "uri" : "https://developer.arm.com/documentation/100441/0102/en/Preface/Feedback",
      "printableUri" : "https://developer.arm.com/documentation/100441/0102/en/Preface/Feedback",
      "clickUri" : "https://developer.arm.com/documentation/100441/0102/Preface/Feedback?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100441/0102/en/Preface/Feedback",
      "excerpt" : "Feedback Feedback on this product If you have any comments or suggestions about this ... The product revision or version. An explanation with as much information as you can provide.",
      "firstSentences" : "Feedback Feedback on this product If you have any comments or suggestions about this product, contact your supplier and give: The product name. The product revision or version. An explanation with ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100441/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/100441/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100441/0102/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A65 Core Cryptographic Extension Technical ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A65 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "100441",
          "document_version" : "0102",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4466519",
          "sysurihash" : "sGvZaXu8GBWBOwTE",
          "urihash" : "sGvZaXu8GBWBOwTE",
          "sysuri" : "https://developer.arm.com/documentation/100441/0102/en",
          "systransactionid" : 864221,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1585315140000,
          "topparentid" : 4466519,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1612442756000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146848000,
          "permanentid" : "50ccfb590365ad758eba21f4021f165e51d135b72ad99fe93b47660e123a",
          "syslanguage" : [ "English" ],
          "itemid" : "601bec84873dd96c4dea6224",
          "transactionid" : 864221,
          "title" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A65" ],
          "date" : 1649146848000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100441:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146848472124536,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4412,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146491130,
          "syssize" : 4412,
          "sysdate" : 1649146848000,
          "haslayout" : "1",
          "topparent" : "4466519",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4466519,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-A65 core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A65" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146848000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100441/0102/?lang=en",
          "modified" : 1636366229000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146848472124536,
          "uri" : "https://developer.arm.com/documentation/100441/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100441/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100441/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100441/0102/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A65 Core Cryptographic Extension Technical ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A65 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Feedback ",
        "document_number" : "100441",
        "document_version" : "0102",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4466519",
        "sysurihash" : "vn1HI3XfEf9OMGIg",
        "urihash" : "vn1HI3XfEf9OMGIg",
        "sysuri" : "https://developer.arm.com/documentation/100441/0102/en/Preface/Feedback",
        "systransactionid" : 864222,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1585315140000,
        "topparentid" : 4466519,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1612442756000,
        "sysconcepts" : "arm ; comments ; Feedback Feedback ; explanation ; reader ; represented document ; welcomes general ; Extension Technical Reference Manual ; Core Cryptographic ; diagnostic procedures",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568" ],
        "attachmentparentid" : 4466519,
        "parentitem" : "601bec84873dd96c4dea6224",
        "concepts" : "arm ; comments ; Feedback Feedback ; explanation ; reader ; represented document ; welcomes general ; Extension Technical Reference Manual ; Core Cryptographic ; diagnostic procedures",
        "documenttype" : "html",
        "isattachment" : "4466519",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146864000,
        "permanentid" : "1ba29499896358e7d6962ddc68f2ede3b640669fdf57c5d331269557be91",
        "syslanguage" : [ "English" ],
        "itemid" : "601bec84873dd96c4dea6228",
        "transactionid" : 864222,
        "title" : "Feedback ",
        "products" : [ "Cortex-A65" ],
        "date" : 1649146864000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100441:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146864978996232,
        "sysisattachment" : "4466519",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4466519,
        "size" : 868,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100441/0102/Preface/Feedback?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146491130,
        "syssize" : 868,
        "sysdate" : 1649146864000,
        "haslayout" : "1",
        "topparent" : "4466519",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466519,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A65 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 88,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A65" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146864000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100441/0102/Preface/Feedback?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100441/0102/Preface/Feedback?lang=en",
        "modified" : 1636366229000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146864978996232,
        "uri" : "https://developer.arm.com/documentation/100441/0102/en/Preface/Feedback",
        "syscollection" : "default"
      },
      "Title" : "Feedback",
      "Uri" : "https://developer.arm.com/documentation/100441/0102/en/Preface/Feedback",
      "PrintableUri" : "https://developer.arm.com/documentation/100441/0102/en/Preface/Feedback",
      "ClickUri" : "https://developer.arm.com/documentation/100441/0102/Preface/Feedback?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100441/0102/en/Preface/Feedback",
      "Excerpt" : "Feedback Feedback on this product If you have any comments or suggestions about this ... The product revision or version. An explanation with as much information as you can provide.",
      "FirstSentences" : "Feedback Feedback on this product If you have any comments or suggestions about this product, contact your supplier and give: The product name. The product revision or version. An explanation with ..."
    }, {
      "title" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100441/0102/en",
      "printableUri" : "https://developer.arm.com/documentation/100441/0102/en",
      "clickUri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100441/0102/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A65 Core Cryptographic Extension Technical ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A65 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "100441",
        "document_version" : "0102",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4466519",
        "sysurihash" : "sGvZaXu8GBWBOwTE",
        "urihash" : "sGvZaXu8GBWBOwTE",
        "sysuri" : "https://developer.arm.com/documentation/100441/0102/en",
        "systransactionid" : 864221,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1585315140000,
        "topparentid" : 4466519,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1612442756000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146848000,
        "permanentid" : "50ccfb590365ad758eba21f4021f165e51d135b72ad99fe93b47660e123a",
        "syslanguage" : [ "English" ],
        "itemid" : "601bec84873dd96c4dea6224",
        "transactionid" : 864221,
        "title" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-A65" ],
        "date" : 1649146848000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100441:0102:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146848472124536,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4412,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146491130,
        "syssize" : 4412,
        "sysdate" : 1649146848000,
        "haslayout" : "1",
        "topparent" : "4466519",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466519,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A65 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 295,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A65" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146848000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100441/0102/?lang=en",
        "modified" : 1636366229000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146848472124536,
        "uri" : "https://developer.arm.com/documentation/100441/0102/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100441/0102/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100441/0102/en",
      "ClickUri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100441/0102/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A65 Core Cryptographic Extension Technical ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A65 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
    }, {
      "title" : "Revisions",
      "uri" : "https://developer.arm.com/documentation/100441/0102/en/Functional-description/Revisions",
      "printableUri" : "https://developer.arm.com/documentation/100441/0102/en/Functional-description/Revisions",
      "clickUri" : "https://developer.arm.com/documentation/100441/0102/Functional-description/Revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100441/0102/en/Functional-description/Revisions",
      "excerpt" : "Revisions This section describes the differences in functionality between product ... r0p0 First release. r1p0 Second release. There are no technical changes. ... r1p1 Third release.",
      "firstSentences" : "Revisions This section describes the differences in functionality between product revisions. r0p0 First release. r1p0 Second release. There are no technical changes. For more information, see ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100441/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/100441/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100441/0102/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A65 Core Cryptographic Extension Technical ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A65 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "100441",
          "document_version" : "0102",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4466519",
          "sysurihash" : "sGvZaXu8GBWBOwTE",
          "urihash" : "sGvZaXu8GBWBOwTE",
          "sysuri" : "https://developer.arm.com/documentation/100441/0102/en",
          "systransactionid" : 864221,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1585315140000,
          "topparentid" : 4466519,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1612442756000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146848000,
          "permanentid" : "50ccfb590365ad758eba21f4021f165e51d135b72ad99fe93b47660e123a",
          "syslanguage" : [ "English" ],
          "itemid" : "601bec84873dd96c4dea6224",
          "transactionid" : 864221,
          "title" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A65" ],
          "date" : 1649146848000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100441:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146848472124536,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4412,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146491130,
          "syssize" : 4412,
          "sysdate" : 1649146848000,
          "haslayout" : "1",
          "topparent" : "4466519",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4466519,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-A65 core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A65" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146848000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100441/0102/?lang=en",
          "modified" : 1636366229000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146848472124536,
          "uri" : "https://developer.arm.com/documentation/100441/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100441/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100441/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100441/0102/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A65 Core Cryptographic Extension Technical ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A65 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Revisions ",
        "document_number" : "100441",
        "document_version" : "0102",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4466519",
        "sysurihash" : "tfC3vsMlARB9iCRB",
        "urihash" : "tfC3vsMlARB9iCRB",
        "sysuri" : "https://developer.arm.com/documentation/100441/0102/en/Functional-description/Revisions",
        "systransactionid" : 864221,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1585315140000,
        "topparentid" : 4466519,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1612442756000,
        "sysconcepts" : "technical changes ; see Revisions ; release ; r1p0 Second ; r1p2 ; functionality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568" ],
        "attachmentparentid" : 4466519,
        "parentitem" : "601bec84873dd96c4dea6224",
        "concepts" : "technical changes ; see Revisions ; release ; r1p0 Second ; r1p2 ; functionality",
        "documenttype" : "html",
        "isattachment" : "4466519",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146848000,
        "permanentid" : "c9cf70609c0c35331b60bba912b9e3135fdcd8015e628da4ac857bc00fb0",
        "syslanguage" : [ "English" ],
        "itemid" : "601bec84873dd96c4dea622b",
        "transactionid" : 864221,
        "title" : "Revisions ",
        "products" : [ "Cortex-A65" ],
        "date" : 1649146848000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100441:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146848438880036,
        "sysisattachment" : "4466519",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4466519,
        "size" : 402,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100441/0102/Functional-description/Revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146491130,
        "syssize" : 402,
        "sysdate" : 1649146848000,
        "haslayout" : "1",
        "topparent" : "4466519",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466519,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A65 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 30,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A65" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146848000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100441/0102/Functional-description/Revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100441/0102/Functional-description/Revisions?lang=en",
        "modified" : 1636366229000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146848438880036,
        "uri" : "https://developer.arm.com/documentation/100441/0102/en/Functional-description/Revisions",
        "syscollection" : "default"
      },
      "Title" : "Revisions",
      "Uri" : "https://developer.arm.com/documentation/100441/0102/en/Functional-description/Revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/100441/0102/en/Functional-description/Revisions",
      "ClickUri" : "https://developer.arm.com/documentation/100441/0102/Functional-description/Revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100441/0102/en/Functional-description/Revisions",
      "Excerpt" : "Revisions This section describes the differences in functionality between product ... r0p0 First release. r1p0 Second release. There are no technical changes. ... r1p1 Third release.",
      "FirstSentences" : "Revisions This section describes the differences in functionality between product revisions. r0p0 First release. r1p0 Second release. There are no technical changes. For more information, see ..."
    } ],
    "totalNumberOfChildResults" : 16,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "About this book ",
      "document_number" : "100441",
      "document_version" : "0102",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4466519",
      "sysurihash" : "RvoMzXWngUOdatZT",
      "urihash" : "RvoMzXWngUOdatZT",
      "sysuri" : "https://developer.arm.com/documentation/100441/0102/en/Preface/About-this-book",
      "systransactionid" : 864222,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1585315140000,
      "topparentid" : 4466519,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1612442756000,
      "sysconcepts" : "Cryptographic Extension ; documentation ; core ; designers ; Glossary The Arm Glossary ; monospace ; commands ; meaning ; assembler syntax ; language keywords ; industry standard ; Intended audience ; abbreviation ; System-on-Chip ; programmers",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568" ],
      "attachmentparentid" : 4466519,
      "parentitem" : "601bec84873dd96c4dea6224",
      "concepts" : "Cryptographic Extension ; documentation ; core ; designers ; Glossary The Arm Glossary ; monospace ; commands ; meaning ; assembler syntax ; language keywords ; industry standard ; Intended audience ; abbreviation ; System-on-Chip ; programmers",
      "documenttype" : "html",
      "isattachment" : "4466519",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649146865000,
      "permanentid" : "16260d32a8f9cccbf839ba546ab9032d43ffffce113788bbb05541d19b7b",
      "syslanguage" : [ "English" ],
      "itemid" : "601bec84873dd96c4dea6227",
      "transactionid" : 864222,
      "title" : "About this book ",
      "products" : [ "Cortex-A65" ],
      "date" : 1649146865000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100441:0102:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146865159439900,
      "sysisattachment" : "4466519",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4466519,
      "size" : 2942,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100441/0102/Preface/About-this-book?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146491130,
      "syssize" : 2942,
      "sysdate" : 1649146865000,
      "haslayout" : "1",
      "topparent" : "4466519",
      "label_version" : "r1p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4466519,
      "content_description" : "This document describes the optional cryptographic features of the Cortex-A65 core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 213,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A65" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146865000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100441/0102/Preface/About-this-book?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100441/0102/Preface/About-this-book?lang=en",
      "modified" : 1636366229000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146865159439900,
      "uri" : "https://developer.arm.com/documentation/100441/0102/en/Preface/About-this-book",
      "syscollection" : "default"
    },
    "Title" : "About this book",
    "Uri" : "https://developer.arm.com/documentation/100441/0102/en/Preface/About-this-book",
    "PrintableUri" : "https://developer.arm.com/documentation/100441/0102/en/Preface/About-this-book",
    "ClickUri" : "https://developer.arm.com/documentation/100441/0102/Preface/About-this-book?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100441/0102/en/Preface/About-this-book",
    "Excerpt" : "monospace Denotes text that you can enter at the keyboard, such as commands, file and program names, and ... Secure Hash Standard (SHS) (FIPS 180-4, March 2012). About this book Cortex-A65",
    "FirstSentences" : "About this book This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension. Product revision status The ..."
  }, {
    "title" : "Embedded Cross Trigger Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0291/a/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0291/a/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0291/a/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0291/a/en",
    "excerpt" : "Embedded Cross Trigger Technical Reference Manual Copyright 2003. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
    "firstSentences" : "Embedded Cross Trigger Technical Reference Manual Copyright 2003. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Interfaces handshake protocol",
      "uri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/functional-overview/interfaces-handshake-protocol",
      "printableUri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/functional-overview/interfaces-handshake-protocol",
      "clickUri" : "https://developer.arm.com/documentation/ddi0291/a/functional-description/functional-overview/interfaces-handshake-protocol?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0291/a/en/functional-description/functional-overview/interfaces-handshake-protocol",
      "excerpt" : "Interfaces handshake protocol There is no edge detection in the ECT. An event signal is transmitted as a level. ... The output does not receive an acknowledgement (Noack trigger class).",
      "firstSentences" : "Interfaces handshake protocol There is no edge detection in the ECT. An event signal is transmitted as a level. If you want to have edge detection or single pulse output you must implement the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Embedded Cross Trigger Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0291/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0291/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0291/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0291/a/en",
        "excerpt" : "Embedded Cross Trigger Technical Reference Manual Copyright 2003. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "firstSentences" : "Embedded Cross Trigger Technical Reference Manual Copyright 2003. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Embedded Cross Trigger Technical Reference Manual ",
          "document_number" : "ddi0291",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3490391",
          "sysurihash" : "MNYGxkYe9dcT0Tð1",
          "urihash" : "MNYGxkYe9dcT0Tð1",
          "sysuri" : "https://developer.arm.com/documentation/ddi0291/a/en",
          "systransactionid" : 864221,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172756647000,
          "topparentid" : 3490391,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374730000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec7089e24a5e02d07b26a5|5eec7089e24a5e02d07b26aa" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146859000,
          "permanentid" : "ee6e3f59c93f2962d19da447e5908febe1609a422812d9e27fa971559f04",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e284afd977155116a6471",
          "transactionid" : 864221,
          "title" : "Embedded Cross Trigger Technical Reference Manual ",
          "products" : [ "Cross Trigger" ],
          "date" : 1649146859000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0291:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146859584892375,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1697,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0291/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146559371,
          "syssize" : 1697,
          "sysdate" : 1649146859000,
          "haslayout" : "1",
          "topparent" : "3490391",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3490391,
          "content_description" : "This book provides user information for the Embedded Cross Trigger (ECT).",
          "wordcount" : 129,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Legacy products|Cross Trigger" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Legacy products", "IP Products|Legacy products|Cross Trigger" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146859000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0291/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0291/a/?lang=en",
          "modified" : 1638978471000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146859584892375,
          "uri" : "https://developer.arm.com/documentation/ddi0291/a/en",
          "syscollection" : "default"
        },
        "Title" : "Embedded Cross Trigger Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0291/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0291/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0291/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0291/a/en",
        "Excerpt" : "Embedded Cross Trigger Technical Reference Manual Copyright 2003. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "FirstSentences" : "Embedded Cross Trigger Technical Reference Manual Copyright 2003. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Interfaces handshake protocol ",
        "document_number" : "ddi0291",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490391",
        "sysurihash" : "sE7C8Cyñ6u1TfiOA",
        "urihash" : "sE7C8Cyñ6u1TfiOA",
        "sysuri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/functional-overview/interfaces-handshake-protocol",
        "systransactionid" : 864221,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172756647000,
        "topparentid" : 3490391,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374730000,
        "sysconcepts" : "edge detection ; handshaking ; ECT ; interfaces ; acknowledgement ; protocol ; clock domains ; channels ; external wrapper ; required shaping ; incompatibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec7089e24a5e02d07b26a5|5eec7089e24a5e02d07b26aa" ],
        "attachmentparentid" : 3490391,
        "parentitem" : "5e8e284afd977155116a6471",
        "concepts" : "edge detection ; handshaking ; ECT ; interfaces ; acknowledgement ; protocol ; clock domains ; channels ; external wrapper ; required shaping ; incompatibility",
        "documenttype" : "html",
        "isattachment" : "3490391",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146859000,
        "permanentid" : "82b4fdd136c4959c39c63a9058b366b96797accf72300754f6bc3d1401ba",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e284bfd977155116a6489",
        "transactionid" : 864221,
        "title" : "Interfaces handshake protocol ",
        "products" : [ "Cross Trigger" ],
        "date" : 1649146859000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0291:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146859473048435,
        "sysisattachment" : "3490391",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3490391,
        "size" : 1697,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0291/a/functional-description/functional-overview/interfaces-handshake-protocol?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146559351,
        "syssize" : 1697,
        "sysdate" : 1649146859000,
        "haslayout" : "1",
        "topparent" : "3490391",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490391,
        "content_description" : "This book provides user information for the Embedded Cross Trigger (ECT).",
        "wordcount" : 139,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Legacy products|Cross Trigger" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Legacy products", "IP Products|Legacy products|Cross Trigger" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146859000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0291/a/functional-description/functional-overview/interfaces-handshake-protocol?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0291/a/functional-description/functional-overview/interfaces-handshake-protocol?lang=en",
        "modified" : 1638978471000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146859473048435,
        "uri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/functional-overview/interfaces-handshake-protocol",
        "syscollection" : "default"
      },
      "Title" : "Interfaces handshake protocol",
      "Uri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/functional-overview/interfaces-handshake-protocol",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/functional-overview/interfaces-handshake-protocol",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0291/a/functional-description/functional-overview/interfaces-handshake-protocol?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0291/a/en/functional-description/functional-overview/interfaces-handshake-protocol",
      "Excerpt" : "Interfaces handshake protocol There is no edge detection in the ECT. An event signal is transmitted as a level. ... The output does not receive an acknowledgement (Noack trigger class).",
      "FirstSentences" : "Interfaces handshake protocol There is no edge detection in the ECT. An event signal is transmitted as a level. If you want to have edge detection or single pulse output you must implement the ..."
    }, {
      "title" : "Functional Description",
      "uri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description",
      "printableUri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description",
      "clickUri" : "https://developer.arm.com/documentation/ddi0291/a/functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0291/a/en/functional-description",
      "excerpt" : "Chapter 2. Functional Description This chapter describes the function of the blocks in the ECT. It contains the following sections: Functional overview Trigger interface Channel ...",
      "firstSentences" : "Chapter 2. Functional Description This chapter describes the function of the blocks in the ECT. It contains the following sections: Functional overview Trigger interface Channel interface AHB ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Embedded Cross Trigger Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0291/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0291/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0291/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0291/a/en",
        "excerpt" : "Embedded Cross Trigger Technical Reference Manual Copyright 2003. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "firstSentences" : "Embedded Cross Trigger Technical Reference Manual Copyright 2003. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Embedded Cross Trigger Technical Reference Manual ",
          "document_number" : "ddi0291",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3490391",
          "sysurihash" : "MNYGxkYe9dcT0Tð1",
          "urihash" : "MNYGxkYe9dcT0Tð1",
          "sysuri" : "https://developer.arm.com/documentation/ddi0291/a/en",
          "systransactionid" : 864221,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172756647000,
          "topparentid" : 3490391,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374730000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec7089e24a5e02d07b26a5|5eec7089e24a5e02d07b26aa" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146859000,
          "permanentid" : "ee6e3f59c93f2962d19da447e5908febe1609a422812d9e27fa971559f04",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e284afd977155116a6471",
          "transactionid" : 864221,
          "title" : "Embedded Cross Trigger Technical Reference Manual ",
          "products" : [ "Cross Trigger" ],
          "date" : 1649146859000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0291:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146859584892375,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1697,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0291/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146559371,
          "syssize" : 1697,
          "sysdate" : 1649146859000,
          "haslayout" : "1",
          "topparent" : "3490391",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3490391,
          "content_description" : "This book provides user information for the Embedded Cross Trigger (ECT).",
          "wordcount" : 129,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Legacy products|Cross Trigger" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Legacy products", "IP Products|Legacy products|Cross Trigger" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146859000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0291/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0291/a/?lang=en",
          "modified" : 1638978471000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146859584892375,
          "uri" : "https://developer.arm.com/documentation/ddi0291/a/en",
          "syscollection" : "default"
        },
        "Title" : "Embedded Cross Trigger Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0291/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0291/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0291/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0291/a/en",
        "Excerpt" : "Embedded Cross Trigger Technical Reference Manual Copyright 2003. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "FirstSentences" : "Embedded Cross Trigger Technical Reference Manual Copyright 2003. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Functional Description ",
        "document_number" : "ddi0291",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490391",
        "sysurihash" : "XyoIs5RZtAzeYISr",
        "urihash" : "XyoIs5RZtAzeYISr",
        "sysuri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description",
        "systransactionid" : 864221,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172756647000,
        "topparentid" : 3490391,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374730000,
        "sysconcepts" : "registers ; ECT ; interface",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec7089e24a5e02d07b26a5|5eec7089e24a5e02d07b26aa" ],
        "attachmentparentid" : 3490391,
        "parentitem" : "5e8e284afd977155116a6471",
        "concepts" : "registers ; ECT ; interface",
        "documenttype" : "html",
        "isattachment" : "3490391",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146859000,
        "permanentid" : "129bdd9f33265e32c43d53b45aab799a625a10d8ad0cac2b70563152eb26",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e284bfd977155116a6486",
        "transactionid" : 864221,
        "title" : "Functional Description ",
        "products" : [ "Cross Trigger" ],
        "date" : 1649146859000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0291:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146859163686670,
        "sysisattachment" : "3490391",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3490391,
        "size" : 273,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0291/a/functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146559371,
        "syssize" : 273,
        "sysdate" : 1649146859000,
        "haslayout" : "1",
        "topparent" : "3490391",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490391,
        "content_description" : "This book provides user information for the Embedded Cross Trigger (ECT).",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Legacy products|Cross Trigger" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Legacy products", "IP Products|Legacy products|Cross Trigger" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146859000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0291/a/functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0291/a/functional-description?lang=en",
        "modified" : 1638978471000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146859163686670,
        "uri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional Description",
      "Uri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0291/a/functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0291/a/en/functional-description",
      "Excerpt" : "Chapter 2. Functional Description This chapter describes the function of the blocks in the ECT. It contains the following sections: Functional overview Trigger interface Channel ...",
      "FirstSentences" : "Chapter 2. Functional Description This chapter describes the function of the blocks in the ECT. It contains the following sections: Functional overview Trigger interface Channel interface AHB ..."
    }, {
      "title" : "Mapping",
      "uri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/functional-overview/mapping",
      "printableUri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/functional-overview/mapping",
      "clickUri" : "https://developer.arm.com/documentation/ddi0291/a/functional-description/functional-overview/mapping?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0291/a/en/functional-description/functional-overview/mapping",
      "excerpt" : "Mapping The mapping blocks control the driving of the CTIs output ports. Mapping Cross Trigger",
      "firstSentences" : "Mapping The mapping blocks control the driving of the CTIs output ports. Mapping Cross Trigger",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Embedded Cross Trigger Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0291/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0291/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0291/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0291/a/en",
        "excerpt" : "Embedded Cross Trigger Technical Reference Manual Copyright 2003. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "firstSentences" : "Embedded Cross Trigger Technical Reference Manual Copyright 2003. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Embedded Cross Trigger Technical Reference Manual ",
          "document_number" : "ddi0291",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3490391",
          "sysurihash" : "MNYGxkYe9dcT0Tð1",
          "urihash" : "MNYGxkYe9dcT0Tð1",
          "sysuri" : "https://developer.arm.com/documentation/ddi0291/a/en",
          "systransactionid" : 864221,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172756647000,
          "topparentid" : 3490391,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374730000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec7089e24a5e02d07b26a5|5eec7089e24a5e02d07b26aa" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146859000,
          "permanentid" : "ee6e3f59c93f2962d19da447e5908febe1609a422812d9e27fa971559f04",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e284afd977155116a6471",
          "transactionid" : 864221,
          "title" : "Embedded Cross Trigger Technical Reference Manual ",
          "products" : [ "Cross Trigger" ],
          "date" : 1649146859000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0291:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146859584892375,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1697,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0291/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146559371,
          "syssize" : 1697,
          "sysdate" : 1649146859000,
          "haslayout" : "1",
          "topparent" : "3490391",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3490391,
          "content_description" : "This book provides user information for the Embedded Cross Trigger (ECT).",
          "wordcount" : 129,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Legacy products|Cross Trigger" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Legacy products", "IP Products|Legacy products|Cross Trigger" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146859000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0291/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0291/a/?lang=en",
          "modified" : 1638978471000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146859584892375,
          "uri" : "https://developer.arm.com/documentation/ddi0291/a/en",
          "syscollection" : "default"
        },
        "Title" : "Embedded Cross Trigger Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0291/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0291/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0291/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0291/a/en",
        "Excerpt" : "Embedded Cross Trigger Technical Reference Manual Copyright 2003. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "FirstSentences" : "Embedded Cross Trigger Technical Reference Manual Copyright 2003. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Mapping ",
        "document_number" : "ddi0291",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490391",
        "sysurihash" : "0fj2Vu7NdwnNowF2",
        "urihash" : "0fj2Vu7NdwnNowF2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/functional-overview/mapping",
        "systransactionid" : 864221,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1172756647000,
        "topparentid" : 3490391,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374730000,
        "sysconcepts" : "output ports ; mapping blocks",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec7089e24a5e02d07b26a5|5eec7089e24a5e02d07b26aa" ],
        "attachmentparentid" : 3490391,
        "parentitem" : "5e8e284afd977155116a6471",
        "concepts" : "output ports ; mapping blocks",
        "documenttype" : "html",
        "isattachment" : "3490391",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146859000,
        "permanentid" : "ed7263d2be77a9c5db2ae45327c869dbeab6a10e1cd5a16e434fb62b8880",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e284bfd977155116a648c",
        "transactionid" : 864221,
        "title" : "Mapping ",
        "products" : [ "Cross Trigger" ],
        "date" : 1649146859000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0291:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146859083062244,
        "sysisattachment" : "3490391",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3490391,
        "size" : 94,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0291/a/functional-description/functional-overview/mapping?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146559351,
        "syssize" : 94,
        "sysdate" : 1649146859000,
        "haslayout" : "1",
        "topparent" : "3490391",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490391,
        "content_description" : "This book provides user information for the Embedded Cross Trigger (ECT).",
        "wordcount" : 11,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Legacy products|Cross Trigger" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Legacy products", "IP Products|Legacy products|Cross Trigger" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146859000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0291/a/functional-description/functional-overview/mapping?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0291/a/functional-description/functional-overview/mapping?lang=en",
        "modified" : 1638978471000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146859083062244,
        "uri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/functional-overview/mapping",
        "syscollection" : "default"
      },
      "Title" : "Mapping",
      "Uri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/functional-overview/mapping",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/functional-overview/mapping",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0291/a/functional-description/functional-overview/mapping?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0291/a/en/functional-description/functional-overview/mapping",
      "Excerpt" : "Mapping The mapping blocks control the driving of the CTIs output ports. Mapping Cross Trigger",
      "FirstSentences" : "Mapping The mapping blocks control the driving of the CTIs output ports. Mapping Cross Trigger"
    } ],
    "totalNumberOfChildResults" : 74,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Embedded Cross Trigger Technical Reference Manual ",
      "document_number" : "ddi0291",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3490391",
      "sysurihash" : "MNYGxkYe9dcT0Tð1",
      "urihash" : "MNYGxkYe9dcT0Tð1",
      "sysuri" : "https://developer.arm.com/documentation/ddi0291/a/en",
      "systransactionid" : 864221,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1172756647000,
      "topparentid" : 3490391,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586374730000,
      "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec7089e24a5e02d07b26a5|5eec7089e24a5e02d07b26aa" ],
      "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649146859000,
      "permanentid" : "ee6e3f59c93f2962d19da447e5908febe1609a422812d9e27fa971559f04",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e284afd977155116a6471",
      "transactionid" : 864221,
      "title" : "Embedded Cross Trigger Technical Reference Manual ",
      "products" : [ "Cross Trigger" ],
      "date" : 1649146859000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0291:a:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146859584892375,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 1697,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0291/a/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146559371,
      "syssize" : 1697,
      "sysdate" : 1649146859000,
      "haslayout" : "1",
      "topparent" : "3490391",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3490391,
      "content_description" : "This book provides user information for the Embedded Cross Trigger (ECT).",
      "wordcount" : 129,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Legacy products|Cross Trigger" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Legacy products", "IP Products|Legacy products|Cross Trigger" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146859000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0291/a/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0291/a/?lang=en",
      "modified" : 1638978471000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146859584892375,
      "uri" : "https://developer.arm.com/documentation/ddi0291/a/en",
      "syscollection" : "default"
    },
    "Title" : "Embedded Cross Trigger Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0291/a/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0291/a/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0291/a/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0291/a/en",
    "Excerpt" : "Embedded Cross Trigger Technical Reference Manual Copyright 2003. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
    "FirstSentences" : "Embedded Cross Trigger Technical Reference Manual Copyright 2003. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
  }, {
    "title" : "Arm Neoverse V1 Core Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101427/0101/en/pdf/arm_neoverse_v1_trm_101427_0101_05_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101427/0101/en/pdf/arm_neoverse_v1_trm_101427_0101_05_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6088335985368c4c2b1c266d",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en/pdf/arm_neoverse_v1_trm_101427_0101_05_en.pdf",
    "excerpt" : "THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... DAMAGES. This document consists solely of commercial items.",
    "firstSentences" : "Arm® Neoverse™ V1 Core Revision: r1p1 Technical Reference Manual Copyright © 2019–2021 Arm Limited or its affiliates. All rights reserved. 101427_0101_05_en Arm® Neoverse™ V1 Core Technical ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Neoverse V1 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101427/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/101427/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "firstSentences" : "Arm\\u00AE Neoverse\\u2122 V1 Core Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Neoverse V1 Core Technical Reference Manual ",
        "document_number" : "101427",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5042696",
        "sysurihash" : "3ztEQ7KSdQlLYb4N",
        "urihash" : "3ztEQ7KSdQlLYb4N",
        "sysuri" : "https://developer.arm.com/documentation/101427/0101/en",
        "systransactionid" : 977154,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1618480587000,
        "topparentid" : 5042696,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1619538771000,
        "sysconcepts" : "Confidential First ; Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214" ],
        "concepts" : "Confidential First ; Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1664448704000,
        "permanentid" : "e76850aed95728b32af72383d91e328d2b297c70c7452060188c336b792f",
        "syslanguage" : [ "English" ],
        "itemid" : "6088335385368c4c2b1c237f",
        "transactionid" : 977154,
        "title" : "Arm Neoverse V1 Core Technical Reference Manual ",
        "products" : [ "Neoverse V1" ],
        "date" : 1664448704000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101427:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1664448704618631454,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4971,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1664448699616,
        "syssize" : 4971,
        "sysdate" : 1664448704000,
        "haslayout" : "1",
        "topparent" : "5042696",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5042696,
        "content_description" : "This document provides an overview of the Neoverse V1 core and its features.",
        "wordcount" : 322,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse V1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse V1" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1664448704000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101427/0101/?lang=en",
        "modified" : 1636628691000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1664448704618631454,
        "uri" : "https://developer.arm.com/documentation/101427/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse V1 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101427/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101427/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 V1 Core Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    },
    "childResults" : [ {
      "title" : "TRCIDR1, ID Register 1",
      "uri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1",
      "printableUri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1",
      "clickUri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1",
      "excerpt" : "TRCIDR1, ID Register 1 The TRCIDR1 returns the base architecture of the trace unit. Bit field descriptions The TRCIDR1 is a 32-bit register. ... RES0, [23:16] RES0 Reserved.",
      "firstSentences" : "TRCIDR1, ID Register 1 The TRCIDR1 returns the base architecture of the trace unit. Bit field descriptions The TRCIDR1 is a 32-bit register. Figure D12-27 TRCIDR1 bit assignments DESIGNER, [31:24] ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse V1 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101427/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101427/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 V1 Core Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Neoverse V1 Core Technical Reference Manual ",
          "document_number" : "101427",
          "document_version" : "0101",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5042696",
          "sysurihash" : "3ztEQ7KSdQlLYb4N",
          "urihash" : "3ztEQ7KSdQlLYb4N",
          "sysuri" : "https://developer.arm.com/documentation/101427/0101/en",
          "systransactionid" : 977154,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1618480587000,
          "topparentid" : 5042696,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1619538771000,
          "sysconcepts" : "Confidential First ; Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214" ],
          "concepts" : "Confidential First ; Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1664448704000,
          "permanentid" : "e76850aed95728b32af72383d91e328d2b297c70c7452060188c336b792f",
          "syslanguage" : [ "English" ],
          "itemid" : "6088335385368c4c2b1c237f",
          "transactionid" : 977154,
          "title" : "Arm Neoverse V1 Core Technical Reference Manual ",
          "products" : [ "Neoverse V1" ],
          "date" : 1664448704000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101427:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1664448704618631454,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4971,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1664448699616,
          "syssize" : 4971,
          "sysdate" : 1664448704000,
          "haslayout" : "1",
          "topparent" : "5042696",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5042696,
          "content_description" : "This document provides an overview of the Neoverse V1 core and its features.",
          "wordcount" : 322,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse V1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse V1" ],
          "document_revision" : "05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1664448704000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101427/0101/?lang=en",
          "modified" : 1636628691000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1664448704618631454,
          "uri" : "https://developer.arm.com/documentation/101427/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse V1 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101427/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101427/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 V1 Core Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "TRCIDR1, ID Register 1 ",
        "document_number" : "101427",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5042696",
        "sysurihash" : "F5YS6zsd3omk814k",
        "urihash" : "F5YS6zsd3omk814k",
        "sysuri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1",
        "systransactionid" : 864220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1618480587000,
        "topparentid" : 5042696,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1619538771000,
        "sysconcepts" : "trace unit ; TRCIDR1 ; ETMv4 ; RES1 ; RES0 ; assignments DESIGNER ; Figure D12 ; interface",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214" ],
        "attachmentparentid" : 5042696,
        "parentitem" : "6088335385368c4c2b1c237f",
        "concepts" : "trace unit ; TRCIDR1 ; ETMv4 ; RES1 ; RES0 ; assignments DESIGNER ; Figure D12 ; interface",
        "documenttype" : "html",
        "isattachment" : "5042696",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146758000,
        "permanentid" : "e59596d3b52dec0709224a5dec701c5d74b00c1673a726e7f085c124bc8c",
        "syslanguage" : [ "English" ],
        "itemid" : "6088335885368c4c2b1c255f",
        "transactionid" : 864220,
        "title" : "TRCIDR1, ID Register 1 ",
        "products" : [ "Neoverse V1" ],
        "date" : 1649146758000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101427:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146758761048120,
        "sysisattachment" : "5042696",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5042696,
        "size" : 745,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146476038,
        "syssize" : 745,
        "sysdate" : 1649146758000,
        "haslayout" : "1",
        "topparent" : "5042696",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5042696,
        "content_description" : "This document provides an overview of the Neoverse V1 core and its features.",
        "wordcount" : 76,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse V1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse V1" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146758000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1?lang=en",
        "modified" : 1636628691000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146758761048120,
        "uri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1",
        "syscollection" : "default"
      },
      "Title" : "TRCIDR1, ID Register 1",
      "Uri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1",
      "PrintableUri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1",
      "ClickUri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1",
      "Excerpt" : "TRCIDR1, ID Register 1 The TRCIDR1 returns the base architecture of the trace unit. Bit field descriptions The TRCIDR1 is a 32-bit register. ... RES0, [23:16] RES0 Reserved.",
      "FirstSentences" : "TRCIDR1, ID Register 1 The TRCIDR1 returns the base architecture of the trace unit. Bit field descriptions The TRCIDR1 is a 32-bit register. Figure D12-27 TRCIDR1 bit assignments DESIGNER, [31:24] ..."
    }, {
      "title" : "TRCCIDCCTLR0, Context ID Comparator Control Register 0",
      "uri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0",
      "printableUri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0",
      "clickUri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0",
      "excerpt" : "TRCCIDCCTLR0, Context ID Comparator Control Register 0 The TRCCIDCCTLR0 controls the mask value for the context ID comparators ... Bit field descriptions The TRCCIDCCTLR0 is a 32-bit register.",
      "firstSentences" : "TRCCIDCCTLR0, Context ID Comparator Control Register 0 The TRCCIDCCTLR0 controls the mask value for the context ID comparators. Bit field descriptions The TRCCIDCCTLR0 is a 32-bit register. Figure ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse V1 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101427/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101427/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 V1 Core Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Neoverse V1 Core Technical Reference Manual ",
          "document_number" : "101427",
          "document_version" : "0101",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5042696",
          "sysurihash" : "3ztEQ7KSdQlLYb4N",
          "urihash" : "3ztEQ7KSdQlLYb4N",
          "sysuri" : "https://developer.arm.com/documentation/101427/0101/en",
          "systransactionid" : 977154,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1618480587000,
          "topparentid" : 5042696,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1619538771000,
          "sysconcepts" : "Confidential First ; Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214" ],
          "concepts" : "Confidential First ; Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1664448704000,
          "permanentid" : "e76850aed95728b32af72383d91e328d2b297c70c7452060188c336b792f",
          "syslanguage" : [ "English" ],
          "itemid" : "6088335385368c4c2b1c237f",
          "transactionid" : 977154,
          "title" : "Arm Neoverse V1 Core Technical Reference Manual ",
          "products" : [ "Neoverse V1" ],
          "date" : 1664448704000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101427:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1664448704618631454,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4971,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1664448699616,
          "syssize" : 4971,
          "sysdate" : 1664448704000,
          "haslayout" : "1",
          "topparent" : "5042696",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5042696,
          "content_description" : "This document provides an overview of the Neoverse V1 core and its features.",
          "wordcount" : 322,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse V1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse V1" ],
          "document_revision" : "05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1664448704000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101427/0101/?lang=en",
          "modified" : 1636628691000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1664448704618631454,
          "uri" : "https://developer.arm.com/documentation/101427/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse V1 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101427/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101427/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 V1 Core Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "TRCCIDCCTLR0, Context ID Comparator Control Register 0 ",
        "document_number" : "101427",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5042696",
        "sysurihash" : "OuHUrqeFuNE55NvI",
        "urihash" : "OuHUrqeFuNE55NvI",
        "sysuri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0",
        "systransactionid" : 864220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1618480587000,
        "topparentid" : 5042696,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1619538771000,
        "sysconcepts" : "trace unit ; Context ID ; TRCCIDCVR0 ; RES0 ; Specification ETMv4 ; Figure D12 ; interface",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214" ],
        "attachmentparentid" : 5042696,
        "parentitem" : "6088335385368c4c2b1c237f",
        "concepts" : "trace unit ; Context ID ; TRCCIDCVR0 ; RES0 ; Specification ETMv4 ; Figure D12 ; interface",
        "documenttype" : "html",
        "isattachment" : "5042696",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146758000,
        "permanentid" : "35de5fdf16367325f2b072a1467eba0f61268496d78138a86f073ed5daed",
        "syslanguage" : [ "English" ],
        "itemid" : "6088335885368c4c2b1c2549",
        "transactionid" : 864220,
        "title" : "TRCCIDCCTLR0, Context ID Comparator Control Register 0 ",
        "products" : [ "Neoverse V1" ],
        "date" : 1649146758000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101427:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146758722594280,
        "sysisattachment" : "5042696",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5042696,
        "size" : 934,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146476069,
        "syssize" : 934,
        "sysdate" : 1649146758000,
        "haslayout" : "1",
        "topparent" : "5042696",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5042696,
        "content_description" : "This document provides an overview of the Neoverse V1 core and its features.",
        "wordcount" : 75,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse V1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse V1" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146758000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0?lang=en",
        "modified" : 1636628691000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146758722594280,
        "uri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0",
        "syscollection" : "default"
      },
      "Title" : "TRCCIDCCTLR0, Context ID Comparator Control Register 0",
      "Uri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0",
      "PrintableUri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0",
      "ClickUri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0",
      "Excerpt" : "TRCCIDCCTLR0, Context ID Comparator Control Register 0 The TRCCIDCCTLR0 controls the mask value for the context ID comparators ... Bit field descriptions The TRCCIDCCTLR0 is a 32-bit register.",
      "FirstSentences" : "TRCCIDCCTLR0, Context ID Comparator Control Register 0 The TRCCIDCCTLR0 controls the mask value for the context ID comparators. Bit field descriptions The TRCCIDCCTLR0 is a 32-bit register. Figure ..."
    }, {
      "title" : "TRCSSCCR0, Single-Shot Comparator Control Register 0",
      "uri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0",
      "printableUri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0",
      "clickUri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0",
      "excerpt" : "ARC, [19:16] Selects one or more address range comparators for single-shot control. ... RES0, [15:8] RES0 Reserved. ... TRCSSCCR0, Single-Shot Comparator Control Register 0 Neoverse V1",
      "firstSentences" : "TRCSSCCR0, Single-Shot Comparator Control Register 0 The TRCSSCCR0 controls the single-shot comparator. Bit field descriptions The TRCSSCCR0 is a 32-bit register. Figure D12-62 TRCSSCCR0 bit ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse V1 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101427/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101427/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 V1 Core Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Neoverse V1 Core Technical Reference Manual ",
          "document_number" : "101427",
          "document_version" : "0101",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5042696",
          "sysurihash" : "3ztEQ7KSdQlLYb4N",
          "urihash" : "3ztEQ7KSdQlLYb4N",
          "sysuri" : "https://developer.arm.com/documentation/101427/0101/en",
          "systransactionid" : 977154,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1618480587000,
          "topparentid" : 5042696,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1619538771000,
          "sysconcepts" : "Confidential First ; Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214" ],
          "concepts" : "Confidential First ; Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1664448704000,
          "permanentid" : "e76850aed95728b32af72383d91e328d2b297c70c7452060188c336b792f",
          "syslanguage" : [ "English" ],
          "itemid" : "6088335385368c4c2b1c237f",
          "transactionid" : 977154,
          "title" : "Arm Neoverse V1 Core Technical Reference Manual ",
          "products" : [ "Neoverse V1" ],
          "date" : 1664448704000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101427:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1664448704618631454,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4971,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1664448699616,
          "syssize" : 4971,
          "sysdate" : 1664448704000,
          "haslayout" : "1",
          "topparent" : "5042696",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5042696,
          "content_description" : "This document provides an overview of the Neoverse V1 core and its features.",
          "wordcount" : 322,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse V1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse V1" ],
          "document_revision" : "05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1664448704000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101427/0101/?lang=en",
          "modified" : 1636628691000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1664448704618631454,
          "uri" : "https://developer.arm.com/documentation/101427/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse V1 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101427/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101427/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 V1 Core Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "TRCSSCCR0, Single-Shot Comparator Control Register 0 ",
        "document_number" : "101427",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5042696",
        "sysurihash" : "SM2pCiZQ8P5w575Z",
        "urihash" : "SM2pCiZQ8P5w575Z",
        "sysuri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0",
        "systransactionid" : 864220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1618480587000,
        "topparentid" : 5042696,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1619538771000,
        "sysconcepts" : "comparators ; reset ; TRCSSCCR0 ; single-shot ; single address ; RES0 ; Specification ETMv4 ; Multiple matches",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214" ],
        "attachmentparentid" : 5042696,
        "parentitem" : "6088335385368c4c2b1c237f",
        "concepts" : "comparators ; reset ; TRCSSCCR0 ; single-shot ; single address ; RES0 ; Specification ETMv4 ; Multiple matches",
        "documenttype" : "html",
        "isattachment" : "5042696",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146758000,
        "permanentid" : "3f88d7cf69cc82825cc11a10ab96d87c98952a3da522d808f2db0543bfa6",
        "syslanguage" : [ "English" ],
        "itemid" : "6088335885368c4c2b1c2583",
        "transactionid" : 864220,
        "title" : "TRCSSCCR0, Single-Shot Comparator Control Register 0 ",
        "products" : [ "Neoverse V1" ],
        "date" : 1649146758000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101427:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146758403613077,
        "sysisattachment" : "5042696",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5042696,
        "size" : 1130,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146476024,
        "syssize" : 1130,
        "sysdate" : 1649146758000,
        "haslayout" : "1",
        "topparent" : "5042696",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5042696,
        "content_description" : "This document provides an overview of the Neoverse V1 core and its features.",
        "wordcount" : 92,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse V1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse V1" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146758000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0?lang=en",
        "modified" : 1636628691000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146758403613077,
        "uri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0",
        "syscollection" : "default"
      },
      "Title" : "TRCSSCCR0, Single-Shot Comparator Control Register 0",
      "Uri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0",
      "PrintableUri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0",
      "ClickUri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0",
      "Excerpt" : "ARC, [19:16] Selects one or more address range comparators for single-shot control. ... RES0, [15:8] RES0 Reserved. ... TRCSSCCR0, Single-Shot Comparator Control Register 0 Neoverse V1",
      "FirstSentences" : "TRCSSCCR0, Single-Shot Comparator Control Register 0 The TRCSSCCR0 controls the single-shot comparator. Bit field descriptions The TRCSSCCR0 is a 32-bit register. Figure D12-62 TRCSSCCR0 bit ..."
    } ],
    "totalNumberOfChildResults" : 12,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Neoverse V1 Core Technical Reference Manual ",
      "document_number" : "101427",
      "document_version" : "0101",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "5042696",
      "sysauthor" : "ARM",
      "sysurihash" : "UeQWVpuYmbq9pY0d",
      "urihash" : "UeQWVpuYmbq9pY0d",
      "sysuri" : "https://developer.arm.com/documentation/101427/0101/en/pdf/arm_neoverse_v1_trm_101427_0101_05_en.pdf",
      "keywords" : "Processors, Application Processor, Cortex-A, Neoverse processors",
      "systransactionid" : 864220,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1618480587000,
      "topparentid" : 5042696,
      "numberofpages" : 746,
      "sysconcepts" : "instructions ; registers ; functional groups ; EL1 ; cores ; interfaces ; configuration notes ; architecture profile ; Neoverse V1 ; arm ; reset ; Exception level ; Manual Armv8 ; translations ; Reference Manual Armv8 ; Advanced SIMD",
      "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214" ],
      "attachmentparentid" : 5042696,
      "parentitem" : "6088335385368c4c2b1c237f",
      "concepts" : "instructions ; registers ; functional groups ; EL1 ; cores ; interfaces ; configuration notes ; architecture profile ; Neoverse V1 ; arm ; reset ; Exception level ; Manual Armv8 ; translations ; Reference Manual Armv8 ; Advanced SIMD",
      "documenttype" : "pdf",
      "isattachment" : "5042696",
      "sysindexeddate" : 1649146763000,
      "permanentid" : "05493464f8f17a203df80b95540a34da05c0f7e2a06861659491c3299089",
      "syslanguage" : [ "English" ],
      "itemid" : "6088335985368c4c2b1c266d",
      "transactionid" : 864220,
      "title" : "Arm Neoverse V1 Core Technical Reference Manual ",
      "subject" : "This Technical Reference Manual is for the Neoverse V1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "date" : 1649146762000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101427:0101:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146762792581333,
      "sysisattachment" : "5042696",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5042696,
      "size" : 2936548,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6088335985368c4c2b1c266d",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146480990,
      "syssubject" : "This Technical Reference Manual is for the Neoverse V1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "syssize" : 2936548,
      "sysdate" : 1649146762000,
      "topparent" : "5042696",
      "author" : "ARM",
      "label_version" : "r1p1",
      "systopparentid" : 5042696,
      "content_description" : "This document provides an overview of the Neoverse V1 core and its features.",
      "wordcount" : 5687,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse V1" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse V1" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146763000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6088335985368c4c2b1c266d",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146762792581333,
      "uri" : "https://developer.arm.com/documentation/101427/0101/en/pdf/arm_neoverse_v1_trm_101427_0101_05_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Neoverse V1 Core Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101427/0101/en/pdf/arm_neoverse_v1_trm_101427_0101_05_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101427/0101/en/pdf/arm_neoverse_v1_trm_101427_0101_05_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6088335985368c4c2b1c266d",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en/pdf/arm_neoverse_v1_trm_101427_0101_05_en.pdf",
    "Excerpt" : "THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... DAMAGES. This document consists solely of commercial items.",
    "FirstSentences" : "Arm® Neoverse™ V1 Core Revision: r1p1 Technical Reference Manual Copyright © 2019–2021 Arm Limited or its affiliates. All rights reserved. 101427_0101_05_en Arm® Neoverse™ V1 Core Technical ..."
  }, {
    "title" : "enable and match signals",
    "uri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/functional-interfaces/enable-and-match-signals",
    "printableUri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/functional-interfaces/enable-and-match-signals",
    "clickUri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/functional-interfaces/enable-and-match-signals?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/functional-interfaces/enable-and-match-signals",
    "excerpt" : "enable and match signals When the GIC contains two or more CPU Interfaces then it provides the following ... Where: <n> Is a number, from 0 to 7, that identifies a CPU Interface D_ID_WIDTH Is ...",
    "firstSentences" : "enable and match signals When the GIC contains two or more CPU Interfaces then it provides the following signals: enable_d<n>[D_ID_WIDTH-1:0] match_d<n>[D_ID_WIDTH-1:0] enable_c<n>[C_ID_WIDTH-1:0] ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0416/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en",
      "excerpt" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright 2008, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ",
        "document_number" : "ddi0416",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3480049",
        "sysurihash" : "aAngtqoP4nqwKC4x",
        "urihash" : "aAngtqoP4nqwKC4x",
        "sysuri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "systransactionid" : 864220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1264433082000,
        "topparentid" : 3480049,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371892000,
        "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b" ],
        "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146751000,
        "permanentid" : "cb409c828c393f4f7d81ab04777610f90204d2b038747099607ec44f99ce",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1d3488295d1e18d362e9",
        "transactionid" : 864220,
        "title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ",
        "products" : [ "CoreLink GIC-390" ],
        "date" : 1649146751000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0416:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146751638560806,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1979,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146364011,
        "syssize" : 1979,
        "sysdate" : 1649146751000,
        "haslayout" : "1",
        "topparent" : "3480049",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3480049,
        "content_description" : "This is the TRM for the PrimeCell Generic Interrupt Controller (PL390). The Generic Interrupt Controller (GIC) is a configurable interrupt controller that supports uniprocessor or multiprocessor systems.",
        "wordcount" : 152,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146751000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0416/b/?lang=en",
        "modified" : 1639128675000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146751638560806,
        "uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0416/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en",
      "Excerpt" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright 2008, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
    },
    "childResults" : [ {
      "title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0416/b/en/pdf/DDI0416B_gic_pl390_r0p0_trm.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0416/b/en/pdf/DDI0416B_gic_pl390_r0p0_trm.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e1d3588295d1e18d3635c",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en/pdf/DDI0416B_gic_pl390_r0p0_trm.pdf",
      "excerpt" : "Contents ... PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ... Chapter 1 ... Chapter 2 ... Chapter 3 ... Chapter 4 ... ARM DDI 0416B ... ID012510 ... Preface",
      "firstSentences" : "PrimeCell Generic Interrupt Controller (PL390) Revision: r0p0 Technical Reference Manual Copyright © 2008, 2009 ARM Limited. All rights reserved. ARM DDI 0416B (ID012510) ARM DDI 0416B ID012510",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en",
        "excerpt" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright 2008, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ",
          "document_number" : "ddi0416",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3480049",
          "sysurihash" : "aAngtqoP4nqwKC4x",
          "urihash" : "aAngtqoP4nqwKC4x",
          "sysuri" : "https://developer.arm.com/documentation/ddi0416/b/en",
          "systransactionid" : 864220,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1264433082000,
          "topparentid" : 3480049,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371892000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146751000,
          "permanentid" : "cb409c828c393f4f7d81ab04777610f90204d2b038747099607ec44f99ce",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1d3488295d1e18d362e9",
          "transactionid" : 864220,
          "title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ",
          "products" : [ "CoreLink GIC-390" ],
          "date" : 1649146751000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0416:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146751638560806,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1979,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146364011,
          "syssize" : 1979,
          "sysdate" : 1649146751000,
          "haslayout" : "1",
          "topparent" : "3480049",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3480049,
          "content_description" : "This is the TRM for the PrimeCell Generic Interrupt Controller (PL390). The Generic Interrupt Controller (GIC) is a configurable interrupt controller that supports uniprocessor or multiprocessor systems.",
          "wordcount" : 152,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146751000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0416/b/?lang=en",
          "modified" : 1639128675000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146751638560806,
          "uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en",
        "Excerpt" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright 2008, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ",
        "document_number" : "ddi0416",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3480049",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "43Btl8OuFGOIPXHm",
        "urihash" : "43Btl8OuFGOIPXHm",
        "sysuri" : "https://developer.arm.com/documentation/ddi0416/b/en/pdf/DDI0416B_gic_pl390_r0p0_trm.pdf",
        "keywords" : "PrimeCell, ARM, GIC, PL390, Generic Interrupt\nController, AMBA, AXI, AHB-Lite, irq, fiq, Distributor, CPU Interface,\nSecurity Extensions, cfgsdisable, IP",
        "systransactionid" : 864220,
        "copyright" : "Copyright ©€2008, 2009 ARM Limited. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1264433082000,
        "topparentid" : 3480049,
        "numberofpages" : 105,
        "sysconcepts" : "GIC ; Distributor ; registers ; signals ; security states ; CPU Interfaces ; ID tag ; assignments ; ARM ; Security Extensions ; functionality ; Designer documentation ; priority levels ; base address ; interfaces ; address map",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b" ],
        "attachmentparentid" : 3480049,
        "parentitem" : "5e8e1d3488295d1e18d362e9",
        "concepts" : "GIC ; Distributor ; registers ; signals ; security states ; CPU Interfaces ; ID tag ; assignments ; ARM ; Security Extensions ; functionality ; Designer documentation ; priority levels ; base address ; interfaces ; address map",
        "documenttype" : "pdf",
        "isattachment" : "3480049",
        "sysindexeddate" : 1649146753000,
        "permanentid" : "2e2058a51cf46fecfb2111e609140a8c661b3497ff978acbb35405bf5d94",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1d3588295d1e18d3635c",
        "transactionid" : 864220,
        "title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ",
        "subject" : "PrimeCell Generic Interrupt Controller (PL390)\nTechnical Reference Manual documentation. This datasheet describes\nthe operation of the GIC and provides the register information in\nthe programmers guide section. Includes the AXI, AHB-Lite, and interrupt\nsignals. PDF format.",
        "date" : 1649146753000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0416:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146753424867727,
        "sysisattachment" : "3480049",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3480049,
        "size" : 990797,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e1d3588295d1e18d3635c",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146365982,
        "syssubject" : "PrimeCell Generic Interrupt Controller (PL390)\nTechnical Reference Manual documentation. This datasheet describes\nthe operation of the GIC and provides the register information in\nthe programmers guide section. Includes the AXI, AHB-Lite, and interrupt\nsignals. PDF format.",
        "syssize" : 990797,
        "sysdate" : 1649146753000,
        "topparent" : "3480049",
        "author" : "ARM Limited",
        "label_version" : "r0p0",
        "systopparentid" : 3480049,
        "content_description" : "This is the TRM for the PrimeCell Generic Interrupt Controller (PL390). The Generic Interrupt Controller (GIC) is a configurable interrupt controller that supports uniprocessor or multiprocessor systems.",
        "wordcount" : 1594,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146753000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e1d3588295d1e18d3635c",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146753424867727,
        "uri" : "https://developer.arm.com/documentation/ddi0416/b/en/pdf/DDI0416B_gic_pl390_r0p0_trm.pdf",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0416/b/en/pdf/DDI0416B_gic_pl390_r0p0_trm.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0416/b/en/pdf/DDI0416B_gic_pl390_r0p0_trm.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e1d3588295d1e18d3635c",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en/pdf/DDI0416B_gic_pl390_r0p0_trm.pdf",
      "Excerpt" : "Contents ... PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ... Chapter 1 ... Chapter 2 ... Chapter 3 ... Chapter 4 ... ARM DDI 0416B ... ID012510 ... Preface",
      "FirstSentences" : "PrimeCell Generic Interrupt Controller (PL390) Revision: r0p0 Technical Reference Manual Copyright © 2008, 2009 ARM Limited. All rights reserved. ARM DDI 0416B (ID012510) ARM DDI 0416B ID012510"
    }, {
      "title" : "Implementation-defined behavior",
      "uri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior",
      "printableUri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior",
      "clickUri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/implementation-defined-behavior?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior",
      "excerpt" : "Implementation-defined behavior This section describes the behavior of the GIC which the ARM Generic ... It contains the following sections: Number of CPU Interfaces Number of interrupt inputs ...",
      "firstSentences" : "Implementation-defined behavior This section describes the behavior of the GIC which the ARM Generic Interrupt Controller Architecture Specification defines as being Implementation-defined. It ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en",
        "excerpt" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright 2008, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ",
          "document_number" : "ddi0416",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3480049",
          "sysurihash" : "aAngtqoP4nqwKC4x",
          "urihash" : "aAngtqoP4nqwKC4x",
          "sysuri" : "https://developer.arm.com/documentation/ddi0416/b/en",
          "systransactionid" : 864220,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1264433082000,
          "topparentid" : 3480049,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371892000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146751000,
          "permanentid" : "cb409c828c393f4f7d81ab04777610f90204d2b038747099607ec44f99ce",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1d3488295d1e18d362e9",
          "transactionid" : 864220,
          "title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ",
          "products" : [ "CoreLink GIC-390" ],
          "date" : 1649146751000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0416:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146751638560806,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1979,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146364011,
          "syssize" : 1979,
          "sysdate" : 1649146751000,
          "haslayout" : "1",
          "topparent" : "3480049",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3480049,
          "content_description" : "This is the TRM for the PrimeCell Generic Interrupt Controller (PL390). The Generic Interrupt Controller (GIC) is a configurable interrupt controller that supports uniprocessor or multiprocessor systems.",
          "wordcount" : 152,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146751000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0416/b/?lang=en",
          "modified" : 1639128675000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146751638560806,
          "uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en",
        "Excerpt" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright 2008, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Implementation-defined behavior ",
        "document_number" : "ddi0416",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3480049",
        "sysurihash" : "zPTpXmRrñiðctKgk",
        "urihash" : "zPTpXmRrñiðctKgk",
        "sysuri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior",
        "systransactionid" : 864220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1264433082000,
        "topparentid" : 3480049,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371892000,
        "sysconcepts" : "priority levels ; CPU Interfaces ; registers ; Implementation-defined ; Access restrictions ; multiple processors ; Lockable SPI ; Programmable trigger-mode ; Controller Architecture Specification",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b" ],
        "attachmentparentid" : 3480049,
        "parentitem" : "5e8e1d3488295d1e18d362e9",
        "concepts" : "priority levels ; CPU Interfaces ; registers ; Implementation-defined ; Access restrictions ; multiple processors ; Lockable SPI ; Programmable trigger-mode ; Controller Architecture Specification",
        "documenttype" : "html",
        "isattachment" : "3480049",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146751000,
        "permanentid" : "a1888a1f0786d1daa8e8610fda63a11f1c84c64e5ba3b410b75a101a1b65",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1d3488295d1e18d36308",
        "transactionid" : 864220,
        "title" : "Implementation-defined behavior ",
        "products" : [ "CoreLink GIC-390" ],
        "date" : 1649146751000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0416:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146751827328621,
        "sysisattachment" : "3480049",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3480049,
        "size" : 786,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/implementation-defined-behavior?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146364011,
        "syssize" : 786,
        "sysdate" : 1649146751000,
        "haslayout" : "1",
        "topparent" : "3480049",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3480049,
        "content_description" : "This is the TRM for the PrimeCell Generic Interrupt Controller (PL390). The Generic Interrupt Controller (GIC) is a configurable interrupt controller that supports uniprocessor or multiprocessor systems.",
        "wordcount" : 72,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146751000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/implementation-defined-behavior?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0416/b/functional-overview/implementation-defined-behavior?lang=en",
        "modified" : 1639128675000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146751827328621,
        "uri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior",
        "syscollection" : "default"
      },
      "Title" : "Implementation-defined behavior",
      "Uri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/implementation-defined-behavior?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior",
      "Excerpt" : "Implementation-defined behavior This section describes the behavior of the GIC which the ARM Generic ... It contains the following sections: Number of CPU Interfaces Number of interrupt inputs ...",
      "FirstSentences" : "Implementation-defined behavior This section describes the behavior of the GIC which the ARM Generic Interrupt Controller Architecture Specification defines as being Implementation-defined. It ..."
    }, {
      "title" : "Number of priority levels",
      "uri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior/number-of-priority-levels",
      "printableUri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior/number-of-priority-levels",
      "clickUri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/implementation-defined-behavior/number-of-priority-levels?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior/number-of-priority-levels",
      "excerpt" : "Number of priority levels The number of priority levels that the GIC supports is configurable. The AMBA Designer documentation provides information about configuring the GIC, see ...",
      "firstSentences" : "Number of priority levels The number of priority levels that the GIC supports is configurable. The AMBA Designer documentation provides information about configuring the GIC, see Additional reading.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en",
        "excerpt" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright 2008, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ",
          "document_number" : "ddi0416",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3480049",
          "sysurihash" : "aAngtqoP4nqwKC4x",
          "urihash" : "aAngtqoP4nqwKC4x",
          "sysuri" : "https://developer.arm.com/documentation/ddi0416/b/en",
          "systransactionid" : 864220,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1264433082000,
          "topparentid" : 3480049,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371892000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146751000,
          "permanentid" : "cb409c828c393f4f7d81ab04777610f90204d2b038747099607ec44f99ce",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1d3488295d1e18d362e9",
          "transactionid" : 864220,
          "title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ",
          "products" : [ "CoreLink GIC-390" ],
          "date" : 1649146751000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0416:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146751638560806,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1979,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146364011,
          "syssize" : 1979,
          "sysdate" : 1649146751000,
          "haslayout" : "1",
          "topparent" : "3480049",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3480049,
          "content_description" : "This is the TRM for the PrimeCell Generic Interrupt Controller (PL390). The Generic Interrupt Controller (GIC) is a configurable interrupt controller that supports uniprocessor or multiprocessor systems.",
          "wordcount" : 152,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146751000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0416/b/?lang=en",
          "modified" : 1639128675000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146751638560806,
          "uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en",
        "Excerpt" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright 2008, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Number of priority levels ",
        "document_number" : "ddi0416",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3480049",
        "sysurihash" : "JVPkñNfQy2GirsðM",
        "urihash" : "JVPkñNfQy2GirsðM",
        "sysuri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior/number-of-priority-levels",
        "systransactionid" : 864220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1264433082000,
        "topparentid" : 3480049,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371892000,
        "sysconcepts" : "GIC ; priority ; Designer documentation ; reading",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b" ],
        "attachmentparentid" : 3480049,
        "parentitem" : "5e8e1d3488295d1e18d362e9",
        "concepts" : "GIC ; priority ; Designer documentation ; reading",
        "documenttype" : "html",
        "isattachment" : "3480049",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146751000,
        "permanentid" : "529cc2f884733a89428e4c0f02ce19de827d51c23eb3616266be36fc2e5d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1d3488295d1e18d3630e",
        "transactionid" : 864220,
        "title" : "Number of priority levels ",
        "products" : [ "CoreLink GIC-390" ],
        "date" : 1649146751000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0416:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146751749085549,
        "sysisattachment" : "3480049",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3480049,
        "size" : 241,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/implementation-defined-behavior/number-of-priority-levels?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146364011,
        "syssize" : 241,
        "sysdate" : 1649146751000,
        "haslayout" : "1",
        "topparent" : "3480049",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3480049,
        "content_description" : "This is the TRM for the PrimeCell Generic Interrupt Controller (PL390). The Generic Interrupt Controller (GIC) is a configurable interrupt controller that supports uniprocessor or multiprocessor systems.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146751000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/implementation-defined-behavior/number-of-priority-levels?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0416/b/functional-overview/implementation-defined-behavior/number-of-priority-levels?lang=en",
        "modified" : 1639128675000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146751749085549,
        "uri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior/number-of-priority-levels",
        "syscollection" : "default"
      },
      "Title" : "Number of priority levels",
      "Uri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior/number-of-priority-levels",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior/number-of-priority-levels",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/implementation-defined-behavior/number-of-priority-levels?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior/number-of-priority-levels",
      "Excerpt" : "Number of priority levels The number of priority levels that the GIC supports is configurable. The AMBA Designer documentation provides information about configuring the GIC, see ...",
      "FirstSentences" : "Number of priority levels The number of priority levels that the GIC supports is configurable. The AMBA Designer documentation provides information about configuring the GIC, see Additional reading."
    } ],
    "totalNumberOfChildResults" : 103,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "enable and match signals ",
      "document_number" : "ddi0416",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3480049",
      "sysurihash" : "xFyeU0mt96crRq56",
      "urihash" : "xFyeU0mt96crRq56",
      "sysuri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/functional-interfaces/enable-and-match-signals",
      "systransactionid" : 864220,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1264433082000,
      "topparentid" : 3480049,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586371892000,
      "sysconcepts" : "CPU Interfaces ; banked registers ; signals ; GIC ; Non-secure state ; Distributor ; Unpredictable ; awid ; mask select",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b" ],
      "attachmentparentid" : 3480049,
      "parentitem" : "5e8e1d3488295d1e18d362e9",
      "concepts" : "CPU Interfaces ; banked registers ; signals ; GIC ; Non-secure state ; Distributor ; Unpredictable ; awid ; mask select",
      "documenttype" : "html",
      "isattachment" : "3480049",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649146753000,
      "permanentid" : "99fbd6eee187fa7503800489485a121d08ad2f5cf2aaeee918d3621fd469",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e1d3488295d1e18d36307",
      "transactionid" : 864220,
      "title" : "enable and match signals ",
      "products" : [ "CoreLink GIC-390" ],
      "date" : 1649146753000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0416:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146753614208634,
      "sysisattachment" : "3480049",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3480049,
      "size" : 2210,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/functional-interfaces/enable-and-match-signals?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146364011,
      "syssize" : 2210,
      "sysdate" : 1649146753000,
      "haslayout" : "1",
      "topparent" : "3480049",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3480049,
      "content_description" : "This is the TRM for the PrimeCell Generic Interrupt Controller (PL390). The Generic Interrupt Controller (GIC) is a configurable interrupt controller that supports uniprocessor or multiprocessor systems.",
      "wordcount" : 103,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146753000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/functional-interfaces/enable-and-match-signals?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0416/b/functional-overview/functional-interfaces/enable-and-match-signals?lang=en",
      "modified" : 1639128675000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146753614208634,
      "uri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/functional-interfaces/enable-and-match-signals",
      "syscollection" : "default"
    },
    "Title" : "enable and match signals",
    "Uri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/functional-interfaces/enable-and-match-signals",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/functional-interfaces/enable-and-match-signals",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/functional-interfaces/enable-and-match-signals?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/functional-interfaces/enable-and-match-signals",
    "Excerpt" : "enable and match signals When the GIC contains two or more CPU Interfaces then it provides the following ... Where: <n> Is a number, from 0 to 7, that identifies a CPU Interface D_ID_WIDTH Is ...",
    "FirstSentences" : "enable and match signals When the GIC contains two or more CPU Interfaces then it provides the following signals: enable_d<n>[D_ID_WIDTH-1:0] match_d<n>[D_ID_WIDTH-1:0] enable_c<n>[C_ID_WIDTH-1:0] ..."
  }, {
    "title" : "DBGWCRn_EL1.MASK!=00000 and DBGWCRn_EL1.BAS!=11111111",
    "uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111",
    "printableUri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111",
    "clickUri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111",
    "excerpt" : "DBGWCRn_EL1.MASK!=00000 and DBGWCRn_EL1.BAS!=11111111 The processor implements the preferred behavior: DBGWCRn_EL1.BAS is ... DBGWCRn_EL1.MASK!=00000 and DBGWCRn_EL1.BAS!=11111111 Cortex-A72",
    "firstSentences" : "DBGWCRn_EL1.MASK!=00000 and DBGWCRn_EL1.BAS!=11111111 The processor implements the preferred behavior: DBGWCRn_EL1.BAS is ignored and treated as if 0b11111111. DBGWCRn_EL1.MASK!=00000 and DBGWCRn_ ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100095/0003/en",
      "printableUri" : "https://developer.arm.com/documentation/100095/0003/en",
      "clickUri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Technical Reference Manual Cortex- ...",
      "firstSentences" : "ARM\\u00AE Cortex\\u00AE-A72 MPCore Processor Technical Reference Manual Revision r0p3 Copyright \\u00A9 2014-2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual ",
        "document_number" : "100095",
        "document_version" : "0003",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5040166",
        "sysurihash" : "Yt4owbUlOnmAOjzR",
        "urihash" : "Yt4owbUlOnmAOjzR",
        "sysuri" : "https://developer.arm.com/documentation/100095/0003/en",
        "systransactionid" : 864218,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1480715344000,
        "topparentid" : 5040166,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1614187740000,
        "sysconcepts" : "Non-Confidential First ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
        "concepts" : "Non-Confidential First ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146702000,
        "permanentid" : "c28abf6557bc3ebd1c8c5358f6f4a0245834af3109cd6b48c677cb36c5df",
        "syslanguage" : [ "English" ],
        "itemid" : "60368cdc8f952d2e4134d9a6",
        "transactionid" : 864218,
        "title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual ",
        "products" : [ "Cortex-A72" ],
        "date" : 1649146702000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100095:0003:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146702132535665,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4492,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146355669,
        "syssize" : 4492,
        "sysdate" : 1649146702000,
        "haslayout" : "1",
        "topparent" : "5040166",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5040166,
        "content_description" : "This document describes the ARM Cortex-A72 processor.",
        "wordcount" : 296,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146702000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100095/0003/?lang=en",
        "modified" : 1637571842000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146702132535665,
        "uri" : "https://developer.arm.com/documentation/100095/0003/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100095/0003/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100095/0003/en",
      "ClickUri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Technical Reference Manual Cortex- ...",
      "FirstSentences" : "ARM\\u00AE Cortex\\u00AE-A72 MPCore Processor Technical Reference Manual Revision r0p3 Copyright \\u00A9 2014-2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
    },
    "childResults" : [ {
      "title" : "A32 BKPT instruction with condition code not AL",
      "uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL",
      "printableUri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL",
      "clickUri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL",
      "excerpt" : "A32 BKPT instruction with condition code not AL The processor implements the preferred option, that is: Executed unconditionally. A32 BKPT instruction with condition code not AL Cortex-A72",
      "firstSentences" : "A32 BKPT instruction with condition code not AL The processor implements the preferred option, that is: Executed unconditionally. A32 BKPT instruction with condition code not AL Cortex-A72",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100095/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/100095/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Technical Reference Manual Cortex- ...",
        "firstSentences" : "ARM\\u00AE Cortex\\u00AE-A72 MPCore Processor Technical Reference Manual Revision r0p3 Copyright \\u00A9 2014-2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual ",
          "document_number" : "100095",
          "document_version" : "0003",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5040166",
          "sysurihash" : "Yt4owbUlOnmAOjzR",
          "urihash" : "Yt4owbUlOnmAOjzR",
          "sysuri" : "https://developer.arm.com/documentation/100095/0003/en",
          "systransactionid" : 864218,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1480715344000,
          "topparentid" : 5040166,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1614187740000,
          "sysconcepts" : "Non-Confidential First ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
          "concepts" : "Non-Confidential First ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146702000,
          "permanentid" : "c28abf6557bc3ebd1c8c5358f6f4a0245834af3109cd6b48c677cb36c5df",
          "syslanguage" : [ "English" ],
          "itemid" : "60368cdc8f952d2e4134d9a6",
          "transactionid" : 864218,
          "title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual ",
          "products" : [ "Cortex-A72" ],
          "date" : 1649146702000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100095:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146702132535665,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4492,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146355669,
          "syssize" : 4492,
          "sysdate" : 1649146702000,
          "haslayout" : "1",
          "topparent" : "5040166",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5040166,
          "content_description" : "This document describes the ARM Cortex-A72 processor.",
          "wordcount" : 296,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
          "document_revision" : "06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146702000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100095/0003/?lang=en",
          "modified" : 1637571842000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146702132535665,
          "uri" : "https://developer.arm.com/documentation/100095/0003/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100095/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100095/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Technical Reference Manual Cortex- ...",
        "FirstSentences" : "ARM\\u00AE Cortex\\u00AE-A72 MPCore Processor Technical Reference Manual Revision r0p3 Copyright \\u00A9 2014-2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "A32 BKPT instruction with condition code not AL ",
        "document_number" : "100095",
        "document_version" : "0003",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5040166",
        "sysurihash" : "dgñUYsAnVO6yVnZx",
        "urihash" : "dgñUYsAnVO6yVnZx",
        "sysuri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL",
        "systransactionid" : 864219,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1480715344000,
        "topparentid" : 5040166,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1614187740000,
        "sysconcepts" : "Executed unconditionally ; preferred option ; condition code ; instruction ; A32",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
        "attachmentparentid" : 5040166,
        "parentitem" : "60368cdc8f952d2e4134d9a6",
        "concepts" : "Executed unconditionally ; preferred option ; condition code ; instruction ; A32",
        "documenttype" : "html",
        "isattachment" : "5040166",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146726000,
        "permanentid" : "19d1ee142a7df0818ec2ae336ee87222f9b772652e366683b1ad60648fd9",
        "syslanguage" : [ "English" ],
        "itemid" : "60368ce38f952d2e4134dbb1",
        "transactionid" : 864219,
        "title" : "A32 BKPT instruction with condition code not AL ",
        "products" : [ "Cortex-A72" ],
        "date" : 1649146726000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100095:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146726525752140,
        "sysisattachment" : "5040166",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5040166,
        "size" : 188,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146355669,
        "syssize" : 188,
        "sysdate" : 1649146726000,
        "haslayout" : "1",
        "topparent" : "5040166",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5040166,
        "content_description" : "This document describes the ARM Cortex-A72 processor.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146726000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL?lang=en",
        "modified" : 1637571842000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146726525752140,
        "uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL",
        "syscollection" : "default"
      },
      "Title" : "A32 BKPT instruction with condition code not AL",
      "Uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL",
      "PrintableUri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL",
      "ClickUri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL",
      "Excerpt" : "A32 BKPT instruction with condition code not AL The processor implements the preferred option, that is: Executed unconditionally. A32 BKPT instruction with condition code not AL Cortex-A72",
      "FirstSentences" : "A32 BKPT instruction with condition code not AL The processor implements the preferred option, that is: Executed unconditionally. A32 BKPT instruction with condition code not AL Cortex-A72"
    }, {
      "title" : "Debug unpredictable behaviors",
      "uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors",
      "printableUri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors",
      "clickUri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors",
      "excerpt" : "DBGWCRn_EL1.BAS specifies a non-contiguous set of bytes within a doubleword. ... Accessing reserved debug registers. ... Debug unpredictable behaviors Cortex-A72",
      "firstSentences" : "DebugUNPREDICTABLE behaviors This section describes the behavior that the Cortex-A72 processor implements when: A topic has multiple options. The behavior differs from either or both of the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100095/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/100095/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Technical Reference Manual Cortex- ...",
        "firstSentences" : "ARM\\u00AE Cortex\\u00AE-A72 MPCore Processor Technical Reference Manual Revision r0p3 Copyright \\u00A9 2014-2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual ",
          "document_number" : "100095",
          "document_version" : "0003",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5040166",
          "sysurihash" : "Yt4owbUlOnmAOjzR",
          "urihash" : "Yt4owbUlOnmAOjzR",
          "sysuri" : "https://developer.arm.com/documentation/100095/0003/en",
          "systransactionid" : 864218,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1480715344000,
          "topparentid" : 5040166,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1614187740000,
          "sysconcepts" : "Non-Confidential First ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
          "concepts" : "Non-Confidential First ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146702000,
          "permanentid" : "c28abf6557bc3ebd1c8c5358f6f4a0245834af3109cd6b48c677cb36c5df",
          "syslanguage" : [ "English" ],
          "itemid" : "60368cdc8f952d2e4134d9a6",
          "transactionid" : 864218,
          "title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual ",
          "products" : [ "Cortex-A72" ],
          "date" : 1649146702000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100095:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146702132535665,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4492,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146355669,
          "syssize" : 4492,
          "sysdate" : 1649146702000,
          "haslayout" : "1",
          "topparent" : "5040166",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5040166,
          "content_description" : "This document describes the ARM Cortex-A72 processor.",
          "wordcount" : 296,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
          "document_revision" : "06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146702000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100095/0003/?lang=en",
          "modified" : 1637571842000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146702132535665,
          "uri" : "https://developer.arm.com/documentation/100095/0003/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100095/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100095/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Technical Reference Manual Cortex- ...",
        "FirstSentences" : "ARM\\u00AE Cortex\\u00AE-A72 MPCore Processor Technical Reference Manual Revision r0p3 Copyright \\u00A9 2014-2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Debug unpredictable behaviors ",
        "document_number" : "100095",
        "document_version" : "0003",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5040166",
        "sysurihash" : "1fvomLvacwNuHg1R",
        "urihash" : "1fvomLvacwNuHg1R",
        "sysuri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors",
        "systransactionid" : 864219,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1480715344000,
        "topparentid" : 5040166,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1614187740000,
        "sysconcepts" : "breakpoints ; instruction ; behaviors ; second halfword ; condition code ; accesses ; registers ; Unlinked Context ; non-contiguous set ; doubleword ; context-aware ; subsections",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
        "attachmentparentid" : 5040166,
        "parentitem" : "60368cdc8f952d2e4134d9a6",
        "concepts" : "breakpoints ; instruction ; behaviors ; second halfword ; condition code ; accesses ; registers ; Unlinked Context ; non-contiguous set ; doubleword ; context-aware ; subsections",
        "documenttype" : "html",
        "isattachment" : "5040166",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146725000,
        "permanentid" : "c882048abe3d1033a5856375a1966c832089949164304be0ce38ec363f1a",
        "syslanguage" : [ "English" ],
        "itemid" : "60368ce38f952d2e4134dbb0",
        "transactionid" : 864219,
        "title" : "Debug unpredictable behaviors ",
        "products" : [ "Cortex-A72" ],
        "date" : 1649146725000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100095:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146725934949915,
        "sysisattachment" : "5040166",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5040166,
        "size" : 2586,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146355669,
        "syssize" : 2586,
        "sysdate" : 1649146725000,
        "haslayout" : "1",
        "topparent" : "5040166",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5040166,
        "content_description" : "This document describes the ARM Cortex-A72 processor.",
        "wordcount" : 171,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146725000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors?lang=en",
        "modified" : 1637571842000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146725934949915,
        "uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors",
        "syscollection" : "default"
      },
      "Title" : "Debug unpredictable behaviors",
      "Uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors",
      "PrintableUri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors",
      "ClickUri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors",
      "Excerpt" : "DBGWCRn_EL1.BAS specifies a non-contiguous set of bytes within a doubleword. ... Accessing reserved debug registers. ... Debug unpredictable behaviors Cortex-A72",
      "FirstSentences" : "DebugUNPREDICTABLE behaviors This section describes the behavior that the Cortex-A72 processor implements when: A topic has multiple options. The behavior differs from either or both of the ..."
    }, {
      "title" : "Execute instruction at a given EL when the corresponding EDECCR bit is 1 and Halting is allowed",
      "uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed",
      "printableUri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed",
      "clickUri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed",
      "excerpt" : "Execute instruction at a given EL when the corresponding EDECCR bit is 1 and Halting is allowed The processor behaves as follows: Generates debug event and Halt no later than the instruction ...",
      "firstSentences" : "Execute instruction at a given EL when the corresponding EDECCR bit is 1 and Halting is allowed The processor behaves as follows: Generates debug event and Halt no later than the instruction ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100095/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/100095/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Technical Reference Manual Cortex- ...",
        "firstSentences" : "ARM\\u00AE Cortex\\u00AE-A72 MPCore Processor Technical Reference Manual Revision r0p3 Copyright \\u00A9 2014-2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual ",
          "document_number" : "100095",
          "document_version" : "0003",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5040166",
          "sysurihash" : "Yt4owbUlOnmAOjzR",
          "urihash" : "Yt4owbUlOnmAOjzR",
          "sysuri" : "https://developer.arm.com/documentation/100095/0003/en",
          "systransactionid" : 864218,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1480715344000,
          "topparentid" : 5040166,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1614187740000,
          "sysconcepts" : "Non-Confidential First ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
          "concepts" : "Non-Confidential First ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146702000,
          "permanentid" : "c28abf6557bc3ebd1c8c5358f6f4a0245834af3109cd6b48c677cb36c5df",
          "syslanguage" : [ "English" ],
          "itemid" : "60368cdc8f952d2e4134d9a6",
          "transactionid" : 864218,
          "title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual ",
          "products" : [ "Cortex-A72" ],
          "date" : 1649146702000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100095:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146702132535665,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4492,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146355669,
          "syssize" : 4492,
          "sysdate" : 1649146702000,
          "haslayout" : "1",
          "topparent" : "5040166",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5040166,
          "content_description" : "This document describes the ARM Cortex-A72 processor.",
          "wordcount" : 296,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
          "document_revision" : "06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146702000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100095/0003/?lang=en",
          "modified" : 1637571842000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146702132535665,
          "uri" : "https://developer.arm.com/documentation/100095/0003/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100095/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100095/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Technical Reference Manual Cortex- ...",
        "FirstSentences" : "ARM\\u00AE Cortex\\u00AE-A72 MPCore Processor Technical Reference Manual Revision r0p3 Copyright \\u00A9 2014-2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Execute instruction at a given EL when the corresponding EDECCR bit is 1 and Halting is allowed ",
        "document_number" : "100095",
        "document_version" : "0003",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5040166",
        "sysurihash" : "FðvñmVz4belk8qt9",
        "urihash" : "FðvñmVz4belk8qt9",
        "sysuri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed",
        "systransactionid" : 864219,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1480715344000,
        "topparentid" : 5040166,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1614187740000,
        "sysconcepts" : "instruction ; Halting ; EL ; Synchronization operation ; Cortex ; CSO ; A72",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
        "attachmentparentid" : 5040166,
        "parentitem" : "60368cdc8f952d2e4134d9a6",
        "concepts" : "instruction ; Halting ; EL ; Synchronization operation ; Cortex ; CSO ; A72",
        "documenttype" : "html",
        "isattachment" : "5040166",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146724000,
        "permanentid" : "b2ce83458b99acd863b2cc5cdf90d493dcaf775824ef6fefe2606be508ac",
        "syslanguage" : [ "English" ],
        "itemid" : "60368ce38f952d2e4134dbc1",
        "transactionid" : 864219,
        "title" : "Execute instruction at a given EL when the corresponding EDECCR bit is 1 and Halting is allowed ",
        "products" : [ "Cortex-A72" ],
        "date" : 1649146724000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100095:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146724431589733,
        "sysisattachment" : "5040166",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5040166,
        "size" : 383,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146355669,
        "syssize" : 383,
        "sysdate" : 1649146724000,
        "haslayout" : "1",
        "topparent" : "5040166",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5040166,
        "content_description" : "This document describes the ARM Cortex-A72 processor.",
        "wordcount" : 37,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146724000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed?lang=en",
        "modified" : 1637571842000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146724431589733,
        "uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed",
        "syscollection" : "default"
      },
      "Title" : "Execute instruction at a given EL when the corresponding EDECCR bit is 1 and Halting is allowed",
      "Uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed",
      "PrintableUri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed",
      "ClickUri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed",
      "Excerpt" : "Execute instruction at a given EL when the corresponding EDECCR bit is 1 and Halting is allowed The processor behaves as follows: Generates debug event and Halt no later than the instruction ...",
      "FirstSentences" : "Execute instruction at a given EL when the corresponding EDECCR bit is 1 and Halting is allowed The processor behaves as follows: Generates debug event and Halt no later than the instruction ..."
    } ],
    "totalNumberOfChildResults" : 401,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "DBGWCRn_EL1.MASK!=00000 and DBGWCRn_EL1.BAS!=11111111 ",
      "document_number" : "100095",
      "document_version" : "0003",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "5040166",
      "sysurihash" : "VkRCftLV3qkCC54Q",
      "urihash" : "VkRCftLV3qkCC54Q",
      "sysuri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111",
      "systransactionid" : 864219,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1480715344000,
      "topparentid" : 5040166,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614187740000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
      "attachmentparentid" : 5040166,
      "parentitem" : "60368cdc8f952d2e4134d9a6",
      "documenttype" : "html",
      "isattachment" : "5040166",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649146728000,
      "permanentid" : "8f10c96233183073ca39510847ee22e1d15b2d08e1a3e3a7473051177b41",
      "syslanguage" : [ "English" ],
      "itemid" : "60368ce38f952d2e4134dbba",
      "transactionid" : 864219,
      "title" : "DBGWCRn_EL1.MASK!=00000 and DBGWCRn_EL1.BAS!=11111111 ",
      "products" : [ "Cortex-A72" ],
      "date" : 1649146728000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100095:0003:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146728964949920,
      "sysisattachment" : "5040166",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5040166,
      "size" : 224,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146355669,
      "syssize" : 224,
      "sysdate" : 1649146728000,
      "haslayout" : "1",
      "topparent" : "5040166",
      "label_version" : "r0p3",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5040166,
      "content_description" : "This document describes the ARM Cortex-A72 processor.",
      "wordcount" : 20,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
      "document_revision" : "06",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146728000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111?lang=en",
      "modified" : 1637571842000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146728964949920,
      "uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111",
      "syscollection" : "default"
    },
    "Title" : "DBGWCRn_EL1.MASK!=00000 and DBGWCRn_EL1.BAS!=11111111",
    "Uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111",
    "PrintableUri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111",
    "ClickUri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111",
    "Excerpt" : "DBGWCRn_EL1.MASK!=00000 and DBGWCRn_EL1.BAS!=11111111 The processor implements the preferred behavior: DBGWCRn_EL1.BAS is ... DBGWCRn_EL1.MASK!=00000 and DBGWCRn_EL1.BAS!=11111111 Cortex-A72",
    "FirstSentences" : "DBGWCRn_EL1.MASK!=00000 and DBGWCRn_EL1.BAS!=11111111 The processor implements the preferred behavior: DBGWCRn_EL1.BAS is ignored and treated as if 0b11111111. DBGWCRn_EL1.MASK!=00000 and DBGWCRn_ ..."
  }, {
    "title" : "System interface",
    "uri" : "https://developer.arm.com/documentation/100000/0202/en/functional-description/interfaces/system-interface",
    "printableUri" : "https://developer.arm.com/documentation/100000/0202/en/functional-description/interfaces/system-interface",
    "clickUri" : "https://developer.arm.com/documentation/100000/0202/functional-description/interfaces/system-interface?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100000/0202/en/functional-description/interfaces/system-interface",
    "excerpt" : "System interface This section describes the function of the System interface. The System Interface provides protocol conversion between CHI and internal read\\/write requests.",
    "firstSentences" : "System interface This section describes the function of the System interface. The System Interface provides protocol conversion between CHI and internal read\\/write requests. Because CHI is packet ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100000/0202/en",
      "printableUri" : "https://developer.arm.com/documentation/100000/0202/en",
      "clickUri" : "https://developer.arm.com/documentation/100000/0202/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100000/0202/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web address http:\\/\\/www.arm.com ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference ...",
      "firstSentences" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual Copyright 2014-2016 ARM. All rights reserved. Proprietary notices Release information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual ",
        "document_number" : "100000",
        "document_version" : "0202",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3421503",
        "sysurihash" : "b89w2ð4GI1mP1YXd",
        "urihash" : "b89w2ð4GI1mP1YXd",
        "sysuri" : "https://developer.arm.com/documentation/100000/0202/en",
        "systransactionid" : 864217,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1468924397000,
        "topparentid" : 3421503,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585145571000,
        "sysconcepts" : "Non-Confidential First ; r2p0 ; Confidentiality ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262d" ],
        "concepts" : "Non-Confidential First ; r2p0 ; Confidentiality ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146635000,
        "permanentid" : "847549a3e1b4bf123570e96670518accde3dbb08ac7d4aa7fb62ed53b691",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b66e37158f500bd5bd839",
        "transactionid" : 864217,
        "title" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual ",
        "products" : [ "CoreLink DMC-520" ],
        "date" : 1649146635000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100000:0202:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146635178982026,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4509,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100000/0202/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146350833,
        "syssize" : 4509,
        "sysdate" : 1649146635000,
        "haslayout" : "1",
        "topparent" : "3421503",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3421503,
        "content_description" : "This is a high-level overview of the DMC-520. The DMC-520 is an ARM AMBA 5 CHI SoC peripheral developed, tested, and licensed by ARM. It is a high-performance, area-optimized memory controller that is compatible with the AMBA 5 CHI protocol.",
        "wordcount" : 298,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-520", "System IP|Memory Controllers|CoreLink DMC-520" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-520" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146635000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100000/0202/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100000/0202/?lang=en",
        "modified" : 1635933947000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146635178982026,
        "uri" : "https://developer.arm.com/documentation/100000/0202/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100000/0202/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100000/0202/en",
      "ClickUri" : "https://developer.arm.com/documentation/100000/0202/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100000/0202/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web address http:\\/\\/www.arm.com ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference ...",
      "FirstSentences" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual Copyright 2014-2016 ARM. All rights reserved. Proprietary notices Release information Document History Issue Date ..."
    },
    "childResults" : [ {
      "title" : "Programming interface",
      "uri" : "https://developer.arm.com/documentation/100000/0202/en/functional-description/interfaces/programming-interface",
      "printableUri" : "https://developer.arm.com/documentation/100000/0202/en/functional-description/interfaces/programming-interface",
      "clickUri" : "https://developer.arm.com/documentation/100000/0202/functional-description/interfaces/programming-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100000/0202/en/functional-description/interfaces/programming-interface",
      "excerpt" : "Programming interface This section describes the APB3 interface, used for programming the DMC-520. The AMBA APB3 slave interface allows software to configure the controller and to ...",
      "firstSentences" : "Programming interface This section describes the APB3 interface, used for programming the DMC-520. The AMBA APB3 slave interface allows software to configure the controller and to initialize the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100000/0202/en",
        "printableUri" : "https://developer.arm.com/documentation/100000/0202/en",
        "clickUri" : "https://developer.arm.com/documentation/100000/0202/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100000/0202/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web address http:\\/\\/www.arm.com ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference ...",
        "firstSentences" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual Copyright 2014-2016 ARM. All rights reserved. Proprietary notices Release information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual ",
          "document_number" : "100000",
          "document_version" : "0202",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3421503",
          "sysurihash" : "b89w2ð4GI1mP1YXd",
          "urihash" : "b89w2ð4GI1mP1YXd",
          "sysuri" : "https://developer.arm.com/documentation/100000/0202/en",
          "systransactionid" : 864217,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1468924397000,
          "topparentid" : 3421503,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585145571000,
          "sysconcepts" : "Non-Confidential First ; r2p0 ; Confidentiality ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262d" ],
          "concepts" : "Non-Confidential First ; r2p0 ; Confidentiality ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146635000,
          "permanentid" : "847549a3e1b4bf123570e96670518accde3dbb08ac7d4aa7fb62ed53b691",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b66e37158f500bd5bd839",
          "transactionid" : 864217,
          "title" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual ",
          "products" : [ "CoreLink DMC-520" ],
          "date" : 1649146635000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100000:0202:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146635178982026,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4509,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100000/0202/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146350833,
          "syssize" : 4509,
          "sysdate" : 1649146635000,
          "haslayout" : "1",
          "topparent" : "3421503",
          "label_version" : "r2p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3421503,
          "content_description" : "This is a high-level overview of the DMC-520. The DMC-520 is an ARM AMBA 5 CHI SoC peripheral developed, tested, and licensed by ARM. It is a high-performance, area-optimized memory controller that is compatible with the AMBA 5 CHI protocol.",
          "wordcount" : 298,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-520", "System IP|Memory Controllers|CoreLink DMC-520" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-520" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146635000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100000/0202/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100000/0202/?lang=en",
          "modified" : 1635933947000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146635178982026,
          "uri" : "https://developer.arm.com/documentation/100000/0202/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100000/0202/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100000/0202/en",
        "ClickUri" : "https://developer.arm.com/documentation/100000/0202/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100000/0202/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web address http:\\/\\/www.arm.com ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference ...",
        "FirstSentences" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual Copyright 2014-2016 ARM. All rights reserved. Proprietary notices Release information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Programming interface ",
        "document_number" : "100000",
        "document_version" : "0202",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3421503",
        "sysurihash" : "gzJ2NbSSspAsRJQh",
        "urihash" : "gzJ2NbSSspAsRJQh",
        "sysuri" : "https://developer.arm.com/documentation/100000/0202/en/functional-description/interfaces/programming-interface",
        "systransactionid" : 864218,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1468924397000,
        "topparentid" : 3421503,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585145571000,
        "sysconcepts" : "interface ; APB3 ; memory-mapped register ; profile information ; state transitions ; performing architectural ; memory devices ; controller",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262d" ],
        "attachmentparentid" : 3421503,
        "parentitem" : "5e7b66e37158f500bd5bd839",
        "concepts" : "interface ; APB3 ; memory-mapped register ; profile information ; state transitions ; performing architectural ; memory devices ; controller",
        "documenttype" : "html",
        "isattachment" : "3421503",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146719000,
        "permanentid" : "0d519a24c155bb8c62e23bac647305f5eee3c38403af215488f92c0881b1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b66e47158f500bd5bd8a5",
        "transactionid" : 864218,
        "title" : "Programming interface ",
        "products" : [ "CoreLink DMC-520" ],
        "date" : 1649146719000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100000:0202:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146719137636743,
        "sysisattachment" : "3421503",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3421503,
        "size" : 464,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100000/0202/functional-description/interfaces/programming-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146350833,
        "syssize" : 464,
        "sysdate" : 1649146719000,
        "haslayout" : "1",
        "topparent" : "3421503",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3421503,
        "content_description" : "This is a high-level overview of the DMC-520. The DMC-520 is an ARM AMBA 5 CHI SoC peripheral developed, tested, and licensed by ARM. It is a high-performance, area-optimized memory controller that is compatible with the AMBA 5 CHI protocol.",
        "wordcount" : 42,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-520", "System IP|Memory Controllers|CoreLink DMC-520" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-520" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146719000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100000/0202/functional-description/interfaces/programming-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100000/0202/functional-description/interfaces/programming-interface?lang=en",
        "modified" : 1635933947000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146719137636743,
        "uri" : "https://developer.arm.com/documentation/100000/0202/en/functional-description/interfaces/programming-interface",
        "syscollection" : "default"
      },
      "Title" : "Programming interface",
      "Uri" : "https://developer.arm.com/documentation/100000/0202/en/functional-description/interfaces/programming-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/100000/0202/en/functional-description/interfaces/programming-interface",
      "ClickUri" : "https://developer.arm.com/documentation/100000/0202/functional-description/interfaces/programming-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100000/0202/en/functional-description/interfaces/programming-interface",
      "Excerpt" : "Programming interface This section describes the APB3 interface, used for programming the DMC-520. The AMBA APB3 slave interface allows software to configure the controller and to ...",
      "FirstSentences" : "Programming interface This section describes the APB3 interface, used for programming the DMC-520. The AMBA APB3 slave interface allows software to configure the controller and to initialize the ..."
    }, {
      "title" : "About the functions",
      "uri" : "https://developer.arm.com/documentation/100000/0202/en/functional-description/about-the-functions",
      "printableUri" : "https://developer.arm.com/documentation/100000/0202/en/functional-description/about-the-functions",
      "clickUri" : "https://developer.arm.com/documentation/100000/0202/functional-description/about-the-functions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100000/0202/en/functional-description/about-the-functions",
      "excerpt" : "You can also make direct accesses to the SDRAM, for example to initialize it. ... RAS RAS features include support for the following: SECDED ECC and symbol-based ECC for external DRAM.",
      "firstSentences" : "About the functions This section gives a brief description of all the functions of the device. The following figure shows a block diagram of the functions of the DMC-520. The colors show the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100000/0202/en",
        "printableUri" : "https://developer.arm.com/documentation/100000/0202/en",
        "clickUri" : "https://developer.arm.com/documentation/100000/0202/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100000/0202/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web address http:\\/\\/www.arm.com ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference ...",
        "firstSentences" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual Copyright 2014-2016 ARM. All rights reserved. Proprietary notices Release information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual ",
          "document_number" : "100000",
          "document_version" : "0202",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3421503",
          "sysurihash" : "b89w2ð4GI1mP1YXd",
          "urihash" : "b89w2ð4GI1mP1YXd",
          "sysuri" : "https://developer.arm.com/documentation/100000/0202/en",
          "systransactionid" : 864217,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1468924397000,
          "topparentid" : 3421503,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585145571000,
          "sysconcepts" : "Non-Confidential First ; r2p0 ; Confidentiality ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262d" ],
          "concepts" : "Non-Confidential First ; r2p0 ; Confidentiality ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146635000,
          "permanentid" : "847549a3e1b4bf123570e96670518accde3dbb08ac7d4aa7fb62ed53b691",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b66e37158f500bd5bd839",
          "transactionid" : 864217,
          "title" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual ",
          "products" : [ "CoreLink DMC-520" ],
          "date" : 1649146635000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100000:0202:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146635178982026,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4509,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100000/0202/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146350833,
          "syssize" : 4509,
          "sysdate" : 1649146635000,
          "haslayout" : "1",
          "topparent" : "3421503",
          "label_version" : "r2p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3421503,
          "content_description" : "This is a high-level overview of the DMC-520. The DMC-520 is an ARM AMBA 5 CHI SoC peripheral developed, tested, and licensed by ARM. It is a high-performance, area-optimized memory controller that is compatible with the AMBA 5 CHI protocol.",
          "wordcount" : 298,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-520", "System IP|Memory Controllers|CoreLink DMC-520" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-520" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146635000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100000/0202/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100000/0202/?lang=en",
          "modified" : 1635933947000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146635178982026,
          "uri" : "https://developer.arm.com/documentation/100000/0202/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100000/0202/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100000/0202/en",
        "ClickUri" : "https://developer.arm.com/documentation/100000/0202/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100000/0202/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web address http:\\/\\/www.arm.com ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference ...",
        "FirstSentences" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual Copyright 2014-2016 ARM. All rights reserved. Proprietary notices Release information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About the functions ",
        "document_number" : "100000",
        "document_version" : "0202",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3421503",
        "sysurihash" : "pGXXLbCdUdftWU3Y",
        "urihash" : "pGXXLbCdUdftWU3Y",
        "sysuri" : "https://developer.arm.com/documentation/100000/0202/en/functional-description/about-the-functions",
        "systransactionid" : 864218,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1468924397000,
        "topparentid" : 3421503,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585145571000,
        "sysconcepts" : "system interface ; external memory ; QoS engine ; block diagram ; accesses ; SDRAM ; requests ; Monitoring Unit ; symbol-based ECC ; Non-secure regions ; hardware operations ; minimal disruption ; scheduling algorithm ; containment of faults",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262d" ],
        "attachmentparentid" : 3421503,
        "parentitem" : "5e7b66e37158f500bd5bd839",
        "concepts" : "system interface ; external memory ; QoS engine ; block diagram ; accesses ; SDRAM ; requests ; Monitoring Unit ; symbol-based ECC ; Non-secure regions ; hardware operations ; minimal disruption ; scheduling algorithm ; containment of faults",
        "documenttype" : "html",
        "isattachment" : "3421503",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146697000,
        "permanentid" : "f45fbd5282b609def59505bf66b75c574752c37886204c724bb4fffd6aa5",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b66e47158f500bd5bd8a1",
        "transactionid" : 864218,
        "title" : "About the functions ",
        "products" : [ "CoreLink DMC-520" ],
        "date" : 1649146697000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100000:0202:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146697609238592,
        "sysisattachment" : "3421503",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3421503,
        "size" : 4027,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100000/0202/functional-description/about-the-functions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146350833,
        "syssize" : 4027,
        "sysdate" : 1649146697000,
        "haslayout" : "1",
        "topparent" : "3421503",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3421503,
        "content_description" : "This is a high-level overview of the DMC-520. The DMC-520 is an ARM AMBA 5 CHI SoC peripheral developed, tested, and licensed by ARM. It is a high-performance, area-optimized memory controller that is compatible with the AMBA 5 CHI protocol.",
        "wordcount" : 245,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-520", "System IP|Memory Controllers|CoreLink DMC-520" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-520" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146697000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100000/0202/functional-description/about-the-functions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100000/0202/functional-description/about-the-functions?lang=en",
        "modified" : 1635933947000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146697609238592,
        "uri" : "https://developer.arm.com/documentation/100000/0202/en/functional-description/about-the-functions",
        "syscollection" : "default"
      },
      "Title" : "About the functions",
      "Uri" : "https://developer.arm.com/documentation/100000/0202/en/functional-description/about-the-functions",
      "PrintableUri" : "https://developer.arm.com/documentation/100000/0202/en/functional-description/about-the-functions",
      "ClickUri" : "https://developer.arm.com/documentation/100000/0202/functional-description/about-the-functions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100000/0202/en/functional-description/about-the-functions",
      "Excerpt" : "You can also make direct accesses to the SDRAM, for example to initialize it. ... RAS RAS features include support for the following: SECDED ECC and symbol-based ECC for external DRAM.",
      "FirstSentences" : "About the functions This section gives a brief description of all the functions of the device. The following figure shows a block diagram of the functions of the DMC-520. The colors show the ..."
    }, {
      "title" : "Low-power clock control interface",
      "uri" : "https://developer.arm.com/documentation/100000/0202/en/functional-description/interfaces/low-power-clock-control-interface",
      "printableUri" : "https://developer.arm.com/documentation/100000/0202/en/functional-description/interfaces/low-power-clock-control-interface",
      "clickUri" : "https://developer.arm.com/documentation/100000/0202/functional-description/interfaces/low-power-clock-control-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100000/0202/en/functional-description/interfaces/low-power-clock-control-interface",
      "excerpt" : "This is a restriction imposed on the system design. The PHY logic consumes power in standby mode. ... The wakeup value that the DMC signals to the PHY with the powerdown request ... qreqn.",
      "firstSentences" : "Low-power clock control interface This section describes the clock requirements for the DMC-520. The DMC-520 provides a low-power control interface using the Q-Channel protocol. This is used to ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100000/0202/en",
        "printableUri" : "https://developer.arm.com/documentation/100000/0202/en",
        "clickUri" : "https://developer.arm.com/documentation/100000/0202/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100000/0202/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web address http:\\/\\/www.arm.com ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference ...",
        "firstSentences" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual Copyright 2014-2016 ARM. All rights reserved. Proprietary notices Release information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual ",
          "document_number" : "100000",
          "document_version" : "0202",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3421503",
          "sysurihash" : "b89w2ð4GI1mP1YXd",
          "urihash" : "b89w2ð4GI1mP1YXd",
          "sysuri" : "https://developer.arm.com/documentation/100000/0202/en",
          "systransactionid" : 864217,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1468924397000,
          "topparentid" : 3421503,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585145571000,
          "sysconcepts" : "Non-Confidential First ; r2p0 ; Confidentiality ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262d" ],
          "concepts" : "Non-Confidential First ; r2p0 ; Confidentiality ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146635000,
          "permanentid" : "847549a3e1b4bf123570e96670518accde3dbb08ac7d4aa7fb62ed53b691",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b66e37158f500bd5bd839",
          "transactionid" : 864217,
          "title" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual ",
          "products" : [ "CoreLink DMC-520" ],
          "date" : 1649146635000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100000:0202:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146635178982026,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4509,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100000/0202/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146350833,
          "syssize" : 4509,
          "sysdate" : 1649146635000,
          "haslayout" : "1",
          "topparent" : "3421503",
          "label_version" : "r2p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3421503,
          "content_description" : "This is a high-level overview of the DMC-520. The DMC-520 is an ARM AMBA 5 CHI SoC peripheral developed, tested, and licensed by ARM. It is a high-performance, area-optimized memory controller that is compatible with the AMBA 5 CHI protocol.",
          "wordcount" : 298,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-520", "System IP|Memory Controllers|CoreLink DMC-520" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-520" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146635000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100000/0202/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100000/0202/?lang=en",
          "modified" : 1635933947000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146635178982026,
          "uri" : "https://developer.arm.com/documentation/100000/0202/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100000/0202/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100000/0202/en",
        "ClickUri" : "https://developer.arm.com/documentation/100000/0202/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100000/0202/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web address http:\\/\\/www.arm.com ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference ...",
        "FirstSentences" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual Copyright 2014-2016 ARM. All rights reserved. Proprietary notices Release information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Low-power clock control interface ",
        "document_number" : "100000",
        "document_version" : "0202",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3421503",
        "sysurihash" : "bNcyrñðoEyFxYBHI",
        "urihash" : "bNcyrñðoEyFxYBHI",
        "sysuri" : "https://developer.arm.com/documentation/100000/0202/en/functional-description/interfaces/low-power-clock-control-interface",
        "systransactionid" : 864218,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1468924397000,
        "topparentid" : 3421503,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585145571000,
        "sysconcepts" : "low-power state ; interfaces ; clock ; apb ; controller ; SDRAMs ; request ; PHY ; self-refresh ; programming ; functionality ; Idle-ready ; asserting qacceptn ; restriction imposed ; programmable register ; memory devices",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262d" ],
        "attachmentparentid" : 3421503,
        "parentitem" : "5e7b66e37158f500bd5bd839",
        "concepts" : "low-power state ; interfaces ; clock ; apb ; controller ; SDRAMs ; request ; PHY ; self-refresh ; programming ; functionality ; Idle-ready ; asserting qacceptn ; restriction imposed ; programmable register ; memory devices",
        "documenttype" : "html",
        "isattachment" : "3421503",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146697000,
        "permanentid" : "65a09119400a21cc831057c3a52780ff7f0878e9ff7f235d2dbb65a4001a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b66e47158f500bd5bd8a8",
        "transactionid" : 864218,
        "title" : "Low-power clock control interface ",
        "products" : [ "CoreLink DMC-520" ],
        "date" : 1649146697000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100000:0202:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146697402828854,
        "sysisattachment" : "3421503",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3421503,
        "size" : 4019,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100000/0202/functional-description/interfaces/low-power-clock-control-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146350833,
        "syssize" : 4019,
        "sysdate" : 1649146697000,
        "haslayout" : "1",
        "topparent" : "3421503",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3421503,
        "content_description" : "This is a high-level overview of the DMC-520. The DMC-520 is an ARM AMBA 5 CHI SoC peripheral developed, tested, and licensed by ARM. It is a high-performance, area-optimized memory controller that is compatible with the AMBA 5 CHI protocol.",
        "wordcount" : 233,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-520", "System IP|Memory Controllers|CoreLink DMC-520" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-520" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146697000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100000/0202/functional-description/interfaces/low-power-clock-control-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100000/0202/functional-description/interfaces/low-power-clock-control-interface?lang=en",
        "modified" : 1635933947000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146697402828854,
        "uri" : "https://developer.arm.com/documentation/100000/0202/en/functional-description/interfaces/low-power-clock-control-interface",
        "syscollection" : "default"
      },
      "Title" : "Low-power clock control interface",
      "Uri" : "https://developer.arm.com/documentation/100000/0202/en/functional-description/interfaces/low-power-clock-control-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/100000/0202/en/functional-description/interfaces/low-power-clock-control-interface",
      "ClickUri" : "https://developer.arm.com/documentation/100000/0202/functional-description/interfaces/low-power-clock-control-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100000/0202/en/functional-description/interfaces/low-power-clock-control-interface",
      "Excerpt" : "This is a restriction imposed on the system design. The PHY logic consumes power in standby mode. ... The wakeup value that the DMC signals to the PHY with the powerdown request ... qreqn.",
      "FirstSentences" : "Low-power clock control interface This section describes the clock requirements for the DMC-520. The DMC-520 provides a low-power control interface using the Q-Channel protocol. This is used to ..."
    } ],
    "totalNumberOfChildResults" : 279,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "System interface ",
      "document_number" : "100000",
      "document_version" : "0202",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3421503",
      "sysurihash" : "Iqñq0p6xf0f4eCzK",
      "urihash" : "Iqñq0p6xf0f4eCzK",
      "sysuri" : "https://developer.arm.com/documentation/100000/0202/en/functional-description/interfaces/system-interface",
      "systransactionid" : 864219,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1468924397000,
      "topparentid" : 3421503,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585145571000,
      "sysconcepts" : "System interface ; CHI ; transaction level ; slave node ; protocol conversion ; translation ; semantics ; requests",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262d" ],
      "attachmentparentid" : 3421503,
      "parentitem" : "5e7b66e37158f500bd5bd839",
      "concepts" : "System interface ; CHI ; transaction level ; slave node ; protocol conversion ; translation ; semantics ; requests",
      "documenttype" : "html",
      "isattachment" : "3421503",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649146721000,
      "permanentid" : "60dd57d08bc0f2c914463d2d43089b5a38ba7593f81ff638cdf23e66405b",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7b66e47158f500bd5bd8a4",
      "transactionid" : 864219,
      "title" : "System interface ",
      "products" : [ "CoreLink DMC-520" ],
      "date" : 1649146720000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100000:0202:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146720023116577,
      "sysisattachment" : "3421503",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3421503,
      "size" : 401,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100000/0202/functional-description/interfaces/system-interface?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146350833,
      "syssize" : 401,
      "sysdate" : 1649146720000,
      "haslayout" : "1",
      "topparent" : "3421503",
      "label_version" : "r2p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3421503,
      "content_description" : "This is a high-level overview of the DMC-520. The DMC-520 is an ARM AMBA 5 CHI SoC peripheral developed, tested, and licensed by ARM. It is a high-performance, area-optimized memory controller that is compatible with the AMBA 5 CHI protocol.",
      "wordcount" : 39,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-520", "System IP|Memory Controllers|CoreLink DMC-520" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-520" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146721000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100000/0202/functional-description/interfaces/system-interface?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100000/0202/functional-description/interfaces/system-interface?lang=en",
      "modified" : 1635933947000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146720023116577,
      "uri" : "https://developer.arm.com/documentation/100000/0202/en/functional-description/interfaces/system-interface",
      "syscollection" : "default"
    },
    "Title" : "System interface",
    "Uri" : "https://developer.arm.com/documentation/100000/0202/en/functional-description/interfaces/system-interface",
    "PrintableUri" : "https://developer.arm.com/documentation/100000/0202/en/functional-description/interfaces/system-interface",
    "ClickUri" : "https://developer.arm.com/documentation/100000/0202/functional-description/interfaces/system-interface?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100000/0202/en/functional-description/interfaces/system-interface",
    "Excerpt" : "System interface This section describes the function of the System interface. The System Interface provides protocol conversion between CHI and internal read\\/write requests.",
    "FirstSentences" : "System interface This section describes the function of the System interface. The System Interface provides protocol conversion between CHI and internal read\\/write requests. Because CHI is packet ..."
  }, {
    "title" : "Media and VFP Feature Register 1",
    "uri" : "https://developer.arm.com/documentation/100238/0100/en/aarch32-register-descriptions/media-and-vfp-feature-register-1",
    "printableUri" : "https://developer.arm.com/documentation/100238/0100/en/aarch32-register-descriptions/media-and-vfp-feature-register-1",
    "clickUri" : "https://developer.arm.com/documentation/100238/0100/aarch32-register-descriptions/media-and-vfp-feature-register-1?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100238/0100/en/aarch32-register-descriptions/media-and-vfp-feature-register-1",
    "excerpt" : "Figure 3-4 MVFR1 bit assignments SIMDFMAC, [31:28] Indicates whether the Advanced SIMD and floating-point ... To access the MVFR1: VMRS <Rt>, MVFR1 ; Read MVFR1 into Rt Media and VFP Feature ...",
    "firstSentences" : "Media and VFP Feature Register 1 The MVFR1 characteristics are: Purpose Describes the features provided by the AArch32 Advanced SIMD and floating-point implementation. Usage constraints This ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100238/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100238/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100238/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100238/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Advanced SIMD and Floating- ...",
      "firstSentences" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
        "document_number" : "100238",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3439428",
        "sysurihash" : "w22usJIhGk9nIM3c",
        "urihash" : "w22usJIhGk9nIM3c",
        "sysuri" : "https://developer.arm.com/documentation/100238/0100/en",
        "systransactionid" : 864299,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549008495000,
        "topparentid" : 3439428,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585300192000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150696000,
        "permanentid" : "f212a8dbf6bd622bb7aec8ada10dac477b19de5149ca44608dcdbff2abd2",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dc2e099dba00e4b734aa8",
        "transactionid" : 864299,
        "title" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
        "products" : [ "Cortex-A35" ],
        "date" : 1649150696000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100238:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150696042476918,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4425,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100238/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150552625,
        "syssize" : 4425,
        "sysdate" : 1649150696000,
        "haslayout" : "1",
        "topparent" : "3439428",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439428,
        "content_description" : "This book is for the Cortex-A35 processor Advanced SIMD and floating-point support.",
        "wordcount" : 292,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150696000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100238/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100238/0100/?lang=en",
        "modified" : 1636099444000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150696042476918,
        "uri" : "https://developer.arm.com/documentation/100238/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100238/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100238/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100238/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100238/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Advanced SIMD and Floating- ...",
      "FirstSentences" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
    },
    "childResults" : [ {
      "title" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100238/0100/en/pdf/cortex_a35_fpu_trm_100238_0100_00_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/100238/0100/en/pdf/cortex_a35_fpu_trm_100238_0100_00_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e7dc2e199dba00e4b734ac4",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100238/0100/en/pdf/cortex_a35_fpu_trm_100238_0100_00_en.pdf",
      "excerpt" : "Date ... OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF ... DAMAGES. ... The Arm corporate logo and words marked with ® or ™ are registered trademarks or ...",
      "firstSentences" : "Arm® Cortex®-A35 Processor Advanced SIMD and Floating-point Support Revision: r1p0 Technical Reference Manual Copyright © 2015–2017, 2019 Arm Limited or its affiliates. All rights reserved. 100238 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100238/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100238/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100238/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100238/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Advanced SIMD and Floating- ...",
        "firstSentences" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
          "document_number" : "100238",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3439428",
          "sysurihash" : "w22usJIhGk9nIM3c",
          "urihash" : "w22usJIhGk9nIM3c",
          "sysuri" : "https://developer.arm.com/documentation/100238/0100/en",
          "systransactionid" : 864299,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549008495000,
          "topparentid" : 3439428,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585300192000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150696000,
          "permanentid" : "f212a8dbf6bd622bb7aec8ada10dac477b19de5149ca44608dcdbff2abd2",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dc2e099dba00e4b734aa8",
          "transactionid" : 864299,
          "title" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
          "products" : [ "Cortex-A35" ],
          "date" : 1649150696000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100238:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150696042476918,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4425,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100238/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150552625,
          "syssize" : 4425,
          "sysdate" : 1649150696000,
          "haslayout" : "1",
          "topparent" : "3439428",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3439428,
          "content_description" : "This book is for the Cortex-A35 processor Advanced SIMD and floating-point support.",
          "wordcount" : 292,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150696000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100238/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100238/0100/?lang=en",
          "modified" : 1636099444000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150696042476918,
          "uri" : "https://developer.arm.com/documentation/100238/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100238/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100238/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100238/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100238/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Advanced SIMD and Floating- ...",
        "FirstSentences" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
        "document_number" : "100238",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3439428",
        "sysauthor" : "ARM",
        "sysurihash" : "uEcsPSMmkgZbTrCK",
        "urihash" : "uEcsPSMmkgZbTrCK",
        "sysuri" : "https://developer.arm.com/documentation/100238/0100/en/pdf/cortex_a35_fpu_trm_100238_0100_00_en.pdf",
        "systransactionid" : 864304,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1549008495000,
        "topparentid" : 3439428,
        "numberofpages" : 44,
        "sysconcepts" : "Advanced SIMD ; feature identification ; A35 processor ; floating-point support ; cumulative exception ; floating-point ; unit supports ; half-precision ; single-precision ; double-precision ; reset ; usage constraints ; register ; configurations ; AArch64 execution ; documentation",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "attachmentparentid" : 3439428,
        "parentitem" : "5e7dc2e099dba00e4b734aa8",
        "concepts" : "Advanced SIMD ; feature identification ; A35 processor ; floating-point support ; cumulative exception ; floating-point ; unit supports ; half-precision ; single-precision ; double-precision ; reset ; usage constraints ; register ; configurations ; AArch64 execution ; documentation",
        "documenttype" : "pdf",
        "isattachment" : "3439428",
        "sysindexeddate" : 1649150890000,
        "permanentid" : "642435a4a788f0d721de407a9b8fe25affa1bb6304a135f98a4247324153",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dc2e199dba00e4b734ac4",
        "transactionid" : 864304,
        "title" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
        "subject" : "This book is for the Cortex®‑A35 processor Advanced SIMD and floating-point support.",
        "date" : 1649150890000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100238:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150890520676373,
        "sysisattachment" : "3439428",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3439428,
        "size" : 477097,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e7dc2e199dba00e4b734ac4",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150554002,
        "syssubject" : "This book is for the Cortex®‑A35 processor Advanced SIMD and floating-point support.",
        "syssize" : 477097,
        "sysdate" : 1649150890000,
        "topparent" : "3439428",
        "author" : "ARM",
        "label_version" : "r1p0",
        "systopparentid" : 3439428,
        "content_description" : "This book is for the Cortex-A35 processor Advanced SIMD and floating-point support.",
        "wordcount" : 889,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150890000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e7dc2e199dba00e4b734ac4",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150890520676373,
        "uri" : "https://developer.arm.com/documentation/100238/0100/en/pdf/cortex_a35_fpu_trm_100238_0100_00_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100238/0100/en/pdf/cortex_a35_fpu_trm_100238_0100_00_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/100238/0100/en/pdf/cortex_a35_fpu_trm_100238_0100_00_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e7dc2e199dba00e4b734ac4",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100238/0100/en/pdf/cortex_a35_fpu_trm_100238_0100_00_en.pdf",
      "Excerpt" : "Date ... OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF ... DAMAGES. ... The Arm corporate logo and words marked with ® or ™ are registered trademarks or ...",
      "FirstSentences" : "Arm® Cortex®-A35 Processor Advanced SIMD and Floating-point Support Revision: r1p0 Technical Reference Manual Copyright © 2015–2017, 2019 Arm Limited or its affiliates. All rights reserved. 100238 ..."
    }, {
      "title" : "AArch32 Register Descriptions",
      "uri" : "https://developer.arm.com/documentation/100238/0100/en/aarch32-register-descriptions",
      "printableUri" : "https://developer.arm.com/documentation/100238/0100/en/aarch32-register-descriptions",
      "clickUri" : "https://developer.arm.com/documentation/100238/0100/aarch32-register-descriptions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100238/0100/en/aarch32-register-descriptions",
      "excerpt" : "AArch32 Register Descriptions This chapter describes the AArch32 registers for the Cortex-A35 processor ... It contains the following sections: Accessing the AArch32 feature identification ...",
      "firstSentences" : "AArch32 Register Descriptions This chapter describes the AArch32 registers for the Cortex-A35 processor Advanced SIMD and floating-point support. It contains the following sections: Accessing the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100238/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100238/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100238/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100238/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Advanced SIMD and Floating- ...",
        "firstSentences" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
          "document_number" : "100238",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3439428",
          "sysurihash" : "w22usJIhGk9nIM3c",
          "urihash" : "w22usJIhGk9nIM3c",
          "sysuri" : "https://developer.arm.com/documentation/100238/0100/en",
          "systransactionid" : 864299,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549008495000,
          "topparentid" : 3439428,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585300192000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150696000,
          "permanentid" : "f212a8dbf6bd622bb7aec8ada10dac477b19de5149ca44608dcdbff2abd2",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dc2e099dba00e4b734aa8",
          "transactionid" : 864299,
          "title" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
          "products" : [ "Cortex-A35" ],
          "date" : 1649150696000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100238:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150696042476918,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4425,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100238/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150552625,
          "syssize" : 4425,
          "sysdate" : 1649150696000,
          "haslayout" : "1",
          "topparent" : "3439428",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3439428,
          "content_description" : "This book is for the Cortex-A35 processor Advanced SIMD and floating-point support.",
          "wordcount" : 292,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150696000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100238/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100238/0100/?lang=en",
          "modified" : 1636099444000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150696042476918,
          "uri" : "https://developer.arm.com/documentation/100238/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100238/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100238/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100238/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100238/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Advanced SIMD and Floating- ...",
        "FirstSentences" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AArch32 Register Descriptions ",
        "document_number" : "100238",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3439428",
        "sysurihash" : "W3g9WbdPETp5TzZu",
        "urihash" : "W3g9WbdPETp5TzZu",
        "sysuri" : "https://developer.arm.com/documentation/100238/0100/en/aarch32-register-descriptions",
        "systransactionid" : 864299,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549008495000,
        "topparentid" : 3439428,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585300192000,
        "sysconcepts" : "AArch32 register ; floating-point ; feature identification ; Advanced SIMD ; Cortex",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "attachmentparentid" : 3439428,
        "parentitem" : "5e7dc2e099dba00e4b734aa8",
        "concepts" : "AArch32 register ; floating-point ; feature identification ; Advanced SIMD ; Cortex",
        "documenttype" : "html",
        "isattachment" : "3439428",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150697000,
        "permanentid" : "69cfd184dd5ab913a3ce99f5465fb453c5cf5f49d0f2d9e2ae0127fab3b9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dc2e199dba00e4b734ab8",
        "transactionid" : 864299,
        "title" : "AArch32 Register Descriptions ",
        "products" : [ "Cortex-A35" ],
        "date" : 1649150697000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100238:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150697574605093,
        "sysisattachment" : "3439428",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3439428,
        "size" : 528,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100238/0100/aarch32-register-descriptions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150552625,
        "syssize" : 528,
        "sysdate" : 1649150697000,
        "haslayout" : "1",
        "topparent" : "3439428",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439428,
        "content_description" : "This book is for the Cortex-A35 processor Advanced SIMD and floating-point support.",
        "wordcount" : 36,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150697000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100238/0100/aarch32-register-descriptions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100238/0100/aarch32-register-descriptions?lang=en",
        "modified" : 1636099444000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150697574605093,
        "uri" : "https://developer.arm.com/documentation/100238/0100/en/aarch32-register-descriptions",
        "syscollection" : "default"
      },
      "Title" : "AArch32 Register Descriptions",
      "Uri" : "https://developer.arm.com/documentation/100238/0100/en/aarch32-register-descriptions",
      "PrintableUri" : "https://developer.arm.com/documentation/100238/0100/en/aarch32-register-descriptions",
      "ClickUri" : "https://developer.arm.com/documentation/100238/0100/aarch32-register-descriptions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100238/0100/en/aarch32-register-descriptions",
      "Excerpt" : "AArch32 Register Descriptions This chapter describes the AArch32 registers for the Cortex-A35 processor ... It contains the following sections: Accessing the AArch32 feature identification ...",
      "FirstSentences" : "AArch32 Register Descriptions This chapter describes the AArch32 registers for the Cortex-A35 processor Advanced SIMD and floating-point support. It contains the following sections: Accessing the ..."
    }, {
      "title" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100238/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100238/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100238/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100238/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Advanced SIMD and Floating- ...",
      "firstSentences" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
        "document_number" : "100238",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3439428",
        "sysurihash" : "w22usJIhGk9nIM3c",
        "urihash" : "w22usJIhGk9nIM3c",
        "sysuri" : "https://developer.arm.com/documentation/100238/0100/en",
        "systransactionid" : 864299,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549008495000,
        "topparentid" : 3439428,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585300192000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150696000,
        "permanentid" : "f212a8dbf6bd622bb7aec8ada10dac477b19de5149ca44608dcdbff2abd2",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dc2e099dba00e4b734aa8",
        "transactionid" : 864299,
        "title" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
        "products" : [ "Cortex-A35" ],
        "date" : 1649150696000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100238:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150696042476918,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4425,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100238/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150552625,
        "syssize" : 4425,
        "sysdate" : 1649150696000,
        "haslayout" : "1",
        "topparent" : "3439428",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439428,
        "content_description" : "This book is for the Cortex-A35 processor Advanced SIMD and floating-point support.",
        "wordcount" : 292,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150696000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100238/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100238/0100/?lang=en",
        "modified" : 1636099444000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150696042476918,
        "uri" : "https://developer.arm.com/documentation/100238/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100238/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100238/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100238/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100238/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Advanced SIMD and Floating- ...",
      "FirstSentences" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
    } ],
    "totalNumberOfChildResults" : 27,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Media and VFP Feature Register 1 ",
      "document_number" : "100238",
      "document_version" : "0100",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3439428",
      "sysurihash" : "Q3ORmpu0jMxNGðum",
      "urihash" : "Q3ORmpu0jMxNGðum",
      "sysuri" : "https://developer.arm.com/documentation/100238/0100/en/aarch32-register-descriptions/media-and-vfp-feature-register-1",
      "systransactionid" : 864304,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1549008495000,
      "topparentid" : 3439428,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585300192000,
      "sysconcepts" : "Advanced SIMD ; MVFR1 ; features ; See Media ; floating-point ; unit supports ; NaN ; instructions ; Reference Manual Armv8 ; assignments SIMDFMAC ; Non-secure states ; architecture profile ; exception levels ; double-precision ; single-precision",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
      "attachmentparentid" : 3439428,
      "parentitem" : "5e7dc2e099dba00e4b734aa8",
      "concepts" : "Advanced SIMD ; MVFR1 ; features ; See Media ; floating-point ; unit supports ; NaN ; instructions ; Reference Manual Armv8 ; assignments SIMDFMAC ; Non-secure states ; architecture profile ; exception levels ; double-precision ; single-precision",
      "documenttype" : "html",
      "isattachment" : "3439428",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649150890000,
      "permanentid" : "e1db61c5aa97988b96c7358bbf4d27d515f5e39b32d4764bb245353be4f3",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7dc2e199dba00e4b734abe",
      "transactionid" : 864304,
      "title" : "Media and VFP Feature Register 1 ",
      "products" : [ "Cortex-A35" ],
      "date" : 1649150890000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100238:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649150890609417539,
      "sysisattachment" : "3439428",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3439428,
      "size" : 2427,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100238/0100/aarch32-register-descriptions/media-and-vfp-feature-register-1?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150552625,
      "syssize" : 2427,
      "sysdate" : 1649150890000,
      "haslayout" : "1",
      "topparent" : "3439428",
      "label_version" : "r1p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3439428,
      "content_description" : "This book is for the Cortex-A35 processor Advanced SIMD and floating-point support.",
      "wordcount" : 160,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649150890000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100238/0100/aarch32-register-descriptions/media-and-vfp-feature-register-1?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100238/0100/aarch32-register-descriptions/media-and-vfp-feature-register-1?lang=en",
      "modified" : 1636099444000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649150890609417539,
      "uri" : "https://developer.arm.com/documentation/100238/0100/en/aarch32-register-descriptions/media-and-vfp-feature-register-1",
      "syscollection" : "default"
    },
    "Title" : "Media and VFP Feature Register 1",
    "Uri" : "https://developer.arm.com/documentation/100238/0100/en/aarch32-register-descriptions/media-and-vfp-feature-register-1",
    "PrintableUri" : "https://developer.arm.com/documentation/100238/0100/en/aarch32-register-descriptions/media-and-vfp-feature-register-1",
    "ClickUri" : "https://developer.arm.com/documentation/100238/0100/aarch32-register-descriptions/media-and-vfp-feature-register-1?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100238/0100/en/aarch32-register-descriptions/media-and-vfp-feature-register-1",
    "Excerpt" : "Figure 3-4 MVFR1 bit assignments SIMDFMAC, [31:28] Indicates whether the Advanced SIMD and floating-point ... To access the MVFR1: VMRS <Rt>, MVFR1 ; Read MVFR1 into Rt Media and VFP Feature ...",
    "FirstSentences" : "Media and VFP Feature Register 1 The MVFR1 characteristics are: Purpose Describes the features provided by the AArch32 Advanced SIMD and floating-point implementation. Usage constraints This ..."
  }, {
    "title" : "Functional Overview",
    "uri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview",
    "printableUri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview",
    "clickUri" : "https://developer.arm.com/documentation/ddi0393/b/functional-overview?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en/functional-overview",
    "excerpt" : "Chapter 2. Functional Overview This chapter describes the major components of the AHB MC and how they ... It contains the following sections: Functional description DMC SMC Functional ...",
    "firstSentences" : "Chapter 2. Functional Overview This chapter describes the major components of the AHB MC and how they operate. It contains the following sections: Functional description DMC SMC Functional ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0393/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en",
      "excerpt" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual ",
        "document_number" : "ddi0393",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497737",
        "sysurihash" : "IHiCyDkñGspHfyYW",
        "urihash" : "IHiCyDkñGspHfyYW",
        "sysuri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "systransactionid" : 864217,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1173289407000,
        "topparentid" : 3497737,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376292000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146625000,
        "permanentid" : "d28362d3e2041739bad654b7f849cac82d80b402c64f30677d4b1bc79b03",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2e64fd977155116a73e0",
        "transactionid" : 864217,
        "title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual ",
        "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
        "date" : 1649146625000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0393:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146625812968684,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1967,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146302599,
        "syssize" : 1967,
        "sysdate" : 1649146625000,
        "haslayout" : "1",
        "topparent" : "3497737",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497737,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and SRAM/NOR Memory Controller.",
        "wordcount" : 147,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146625000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0393/b/?lang=en",
        "modified" : 1639049815000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146625812968684,
        "uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0393/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en",
      "Excerpt" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
    },
    "childResults" : [ {
      "title" : "DMC",
      "uri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview/dmc",
      "printableUri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview/dmc",
      "clickUri" : "https://developer.arm.com/documentation/ddi0393/b/functional-overview/dmc?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en/functional-overview/dmc",
      "excerpt" : "DMC Figure 2.3 shows a block diagram of the DMC. Figure 2.3. DMC block diagram The DMC interface processes the incoming transfers from the AHB ... DMC SRAM NOR/NAND Flash Memory Controller",
      "firstSentences" : "DMC Figure 2.3 shows a block diagram of the DMC. Figure 2.3. DMC block diagram The DMC interface processes the incoming transfers from the AHB ports. It can only add a read or write to the queue ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en",
        "excerpt" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual ",
          "document_number" : "ddi0393",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497737",
          "sysurihash" : "IHiCyDkñGspHfyYW",
          "urihash" : "IHiCyDkñGspHfyYW",
          "sysuri" : "https://developer.arm.com/documentation/ddi0393/b/en",
          "systransactionid" : 864217,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1173289407000,
          "topparentid" : 3497737,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376292000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146625000,
          "permanentid" : "d28362d3e2041739bad654b7f849cac82d80b402c64f30677d4b1bc79b03",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2e64fd977155116a73e0",
          "transactionid" : 864217,
          "title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual ",
          "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
          "date" : 1649146625000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0393:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146625812968684,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1967,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146302599,
          "syssize" : 1967,
          "sysdate" : 1649146625000,
          "haslayout" : "1",
          "topparent" : "3497737",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497737,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and SRAM/NOR Memory Controller.",
          "wordcount" : 147,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146625000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0393/b/?lang=en",
          "modified" : 1639049815000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146625812968684,
          "uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en",
        "Excerpt" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "DMC ",
        "document_number" : "ddi0393",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497737",
        "sysurihash" : "FEG8uOIRGQ9a4EFD",
        "urihash" : "FEG8uOIRGQ9a4EFD",
        "sysuri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview/dmc",
        "systransactionid" : 864218,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1173289407000,
        "topparentid" : 3497737,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376292000,
        "sysconcepts" : "ports ; scheduling algorithm ; interface ; transfers ; bandwidth ; queue ; memory ; higher priority ; manager APB ; maximum latency ; robin arbitration ; transaction",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3497737,
        "parentitem" : "5e8e2e64fd977155116a73e0",
        "concepts" : "ports ; scheduling algorithm ; interface ; transfers ; bandwidth ; queue ; memory ; higher priority ; manager APB ; maximum latency ; robin arbitration ; transaction",
        "documenttype" : "html",
        "isattachment" : "3497737",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146672000,
        "permanentid" : "bfcbde74d0fad03e44cd1a8f1df782d84958597a5293ddb004586964e965",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2e64fd977155116a73fd",
        "transactionid" : 864218,
        "title" : "DMC ",
        "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
        "date" : 1649146672000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0393:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146672852799752,
        "sysisattachment" : "3497737",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497737,
        "size" : 1198,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0393/b/functional-overview/dmc?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146302599,
        "syssize" : 1198,
        "sysdate" : 1649146672000,
        "haslayout" : "1",
        "topparent" : "3497737",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497737,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and SRAM/NOR Memory Controller.",
        "wordcount" : 111,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146672000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0393/b/functional-overview/dmc?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0393/b/functional-overview/dmc?lang=en",
        "modified" : 1639049815000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146672852799752,
        "uri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview/dmc",
        "syscollection" : "default"
      },
      "Title" : "DMC",
      "Uri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview/dmc",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview/dmc",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0393/b/functional-overview/dmc?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en/functional-overview/dmc",
      "Excerpt" : "DMC Figure 2.3 shows a block diagram of the DMC. Figure 2.3. DMC block diagram The DMC interface processes the incoming transfers from the AHB ... DMC SRAM NOR/NAND Flash Memory Controller",
      "FirstSentences" : "DMC Figure 2.3 shows a block diagram of the DMC. Figure 2.3. DMC block diagram The DMC interface processes the incoming transfers from the AHB ports. It can only add a read or write to the queue ..."
    }, {
      "title" : "DMC memory initialization",
      "uri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/dmc-memory-initialization",
      "printableUri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/dmc-memory-initialization",
      "clickUri" : "https://developer.arm.com/documentation/ddi0393/b/device-driver-requirements/dmc-memory-initialization?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/dmc-memory-initialization",
      "excerpt" : "DMC memory initialization Figure 5.1 and Figure 5.2 show the sequence of events that a device driver must carry out to initialize the ... DMC and memory initialization sheet 1 of 2 Figure 5.2.",
      "firstSentences" : "DMC memory initialization Figure 5.1 and Figure 5.2 show the sequence of events that a device driver must carry out to initialize the memory controller and a memory device to ensure the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en",
        "excerpt" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual ",
          "document_number" : "ddi0393",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497737",
          "sysurihash" : "IHiCyDkñGspHfyYW",
          "urihash" : "IHiCyDkñGspHfyYW",
          "sysuri" : "https://developer.arm.com/documentation/ddi0393/b/en",
          "systransactionid" : 864217,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1173289407000,
          "topparentid" : 3497737,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376292000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146625000,
          "permanentid" : "d28362d3e2041739bad654b7f849cac82d80b402c64f30677d4b1bc79b03",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2e64fd977155116a73e0",
          "transactionid" : 864217,
          "title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual ",
          "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
          "date" : 1649146625000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0393:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146625812968684,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1967,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146302599,
          "syssize" : 1967,
          "sysdate" : 1649146625000,
          "haslayout" : "1",
          "topparent" : "3497737",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497737,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and SRAM/NOR Memory Controller.",
          "wordcount" : 147,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146625000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0393/b/?lang=en",
          "modified" : 1639049815000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146625812968684,
          "uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en",
        "Excerpt" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "DMC memory initialization ",
        "document_number" : "ddi0393",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497737",
        "sysurihash" : "zVc3LzLyQC7IAdfa",
        "urihash" : "zVc3LzLyQC7IAdfa",
        "sysuri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/dmc-memory-initialization",
        "systransactionid" : 864217,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1173289407000,
        "topparentid" : 3497737,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376292000,
        "sysconcepts" : "memory initialization ; show the sequence of events ; configuration",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3497737,
        "parentitem" : "5e8e2e64fd977155116a73e0",
        "concepts" : "memory initialization ; show the sequence of events ; configuration",
        "documenttype" : "html",
        "isattachment" : "3497737",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146639000,
        "permanentid" : "9b3913f0881ee60f6b0c5d2fa41e86b0a465b5355f2d01d5abc518e7389c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2e65fd977155116a745b",
        "transactionid" : 864217,
        "title" : "DMC memory initialization ",
        "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
        "date" : 1649146639000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0393:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146639663115927,
        "sysisattachment" : "3497737",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497737,
        "size" : 398,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0393/b/device-driver-requirements/dmc-memory-initialization?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146302599,
        "syssize" : 398,
        "sysdate" : 1649146639000,
        "haslayout" : "1",
        "topparent" : "3497737",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497737,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and SRAM/NOR Memory Controller.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146639000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0393/b/device-driver-requirements/dmc-memory-initialization?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0393/b/device-driver-requirements/dmc-memory-initialization?lang=en",
        "modified" : 1639049815000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146639663115927,
        "uri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/dmc-memory-initialization",
        "syscollection" : "default"
      },
      "Title" : "DMC memory initialization",
      "Uri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/dmc-memory-initialization",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/dmc-memory-initialization",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0393/b/device-driver-requirements/dmc-memory-initialization?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/dmc-memory-initialization",
      "Excerpt" : "DMC memory initialization Figure 5.1 and Figure 5.2 show the sequence of events that a device driver must carry out to initialize the ... DMC and memory initialization sheet 1 of 2 Figure 5.2.",
      "FirstSentences" : "DMC memory initialization Figure 5.1 and Figure 5.2 show the sequence of events that a device driver must carry out to initialize the memory controller and a memory device to ensure the ..."
    }, {
      "title" : "SMC memory initialization",
      "uri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/smc-memory-initialization",
      "printableUri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/smc-memory-initialization",
      "clickUri" : "https://developer.arm.com/documentation/ddi0393/b/device-driver-requirements/smc-memory-initialization?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/smc-memory-initialization",
      "excerpt" : "SMC memory initialization Figure 5.3 to Figure 5.5 show the sequence of events that a device driver ... Typically, PSRAM devices can have the mode register programmed using the address bus ...",
      "firstSentences" : "SMC memory initialization Figure 5.3 to Figure 5.5 show the sequence of events that a device driver must carry out to initialize the memory controller and a memory device to ensure the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en",
        "excerpt" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual ",
          "document_number" : "ddi0393",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497737",
          "sysurihash" : "IHiCyDkñGspHfyYW",
          "urihash" : "IHiCyDkñGspHfyYW",
          "sysuri" : "https://developer.arm.com/documentation/ddi0393/b/en",
          "systransactionid" : 864217,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1173289407000,
          "topparentid" : 3497737,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376292000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146625000,
          "permanentid" : "d28362d3e2041739bad654b7f849cac82d80b402c64f30677d4b1bc79b03",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2e64fd977155116a73e0",
          "transactionid" : 864217,
          "title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual ",
          "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
          "date" : 1649146625000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0393:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146625812968684,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1967,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146302599,
          "syssize" : 1967,
          "sysdate" : 1649146625000,
          "haslayout" : "1",
          "topparent" : "3497737",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497737,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and SRAM/NOR Memory Controller.",
          "wordcount" : 147,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146625000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0393/b/?lang=en",
          "modified" : 1639049815000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146625812968684,
          "uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en",
        "Excerpt" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "SMC memory initialization ",
        "document_number" : "ddi0393",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497737",
        "sysurihash" : "dGE1tzñwDvbwðZxG",
        "urihash" : "dGE1tzñwDvbwðZxG",
        "sysuri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/smc-memory-initialization",
        "systransactionid" : 864217,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1173289407000,
        "topparentid" : 3497737,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376292000,
        "sysconcepts" : "memory initialization ; mode register ; sheet ; accesses ; configuration ; sequence ; chip select",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3497737,
        "parentitem" : "5e8e2e64fd977155116a73e0",
        "concepts" : "memory initialization ; mode register ; sheet ; accesses ; configuration ; sequence ; chip select",
        "documenttype" : "html",
        "isattachment" : "3497737",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146639000,
        "permanentid" : "2958ec003e5375779a4e590b9bb65247c09e607ad155b7559aca35b615c9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2e65fd977155116a745c",
        "transactionid" : 864217,
        "title" : "SMC memory initialization ",
        "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
        "date" : 1649146639000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0393:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146639587475097,
        "sysisattachment" : "3497737",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497737,
        "size" : 867,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0393/b/device-driver-requirements/smc-memory-initialization?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146302599,
        "syssize" : 867,
        "sysdate" : 1649146639000,
        "haslayout" : "1",
        "topparent" : "3497737",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497737,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and SRAM/NOR Memory Controller.",
        "wordcount" : 68,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146639000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0393/b/device-driver-requirements/smc-memory-initialization?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0393/b/device-driver-requirements/smc-memory-initialization?lang=en",
        "modified" : 1639049815000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146639587475097,
        "uri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/smc-memory-initialization",
        "syscollection" : "default"
      },
      "Title" : "SMC memory initialization",
      "Uri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/smc-memory-initialization",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/smc-memory-initialization",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0393/b/device-driver-requirements/smc-memory-initialization?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/smc-memory-initialization",
      "Excerpt" : "SMC memory initialization Figure 5.3 to Figure 5.5 show the sequence of events that a device driver ... Typically, PSRAM devices can have the mode register programmed using the address bus ...",
      "FirstSentences" : "SMC memory initialization Figure 5.3 to Figure 5.5 show the sequence of events that a device driver must carry out to initialize the memory controller and a memory device to ensure the ..."
    } ],
    "totalNumberOfChildResults" : 77,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Functional Overview ",
      "document_number" : "ddi0393",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3497737",
      "sysurihash" : "ðHk4vcnñOCdIXjCp",
      "urihash" : "ðHk4vcnñOCdIXjCp",
      "sysuri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview",
      "systransactionid" : 864218,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1173289407000,
      "topparentid" : 3497737,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586376292000,
      "sysconcepts" : "functional operation ; major components",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
      "attachmentparentid" : 3497737,
      "parentitem" : "5e8e2e64fd977155116a73e0",
      "concepts" : "functional operation ; major components",
      "documenttype" : "html",
      "isattachment" : "3497737",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649146680000,
      "permanentid" : "2e2f202c7a47732174505d85edb93d423ada68244bfb987ffad89358f50a",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2e64fd977155116a73f6",
      "transactionid" : 864218,
      "title" : "Functional Overview ",
      "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
      "date" : 1649146680000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0393:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146680518978692,
      "sysisattachment" : "3497737",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3497737,
      "size" : 307,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0393/b/functional-overview?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146302599,
      "syssize" : 307,
      "sysdate" : 1649146680000,
      "haslayout" : "1",
      "topparent" : "3497737",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3497737,
      "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and SRAM/NOR Memory Controller.",
      "wordcount" : 30,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146680000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0393/b/functional-overview?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0393/b/functional-overview?lang=en",
      "modified" : 1639049815000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146680518978692,
      "uri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview",
      "syscollection" : "default"
    },
    "Title" : "Functional Overview",
    "Uri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0393/b/functional-overview?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en/functional-overview",
    "Excerpt" : "Chapter 2. Functional Overview This chapter describes the major components of the AHB MC and how they ... It contains the following sections: Functional description DMC SMC Functional ...",
    "FirstSentences" : "Chapter 2. Functional Overview This chapter describes the major components of the AHB MC and how they operate. It contains the following sections: Functional description DMC SMC Functional ..."
  }, {
    "title" : "ARM Cortex-A9 MPCore Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100486/0401/en/pdf/cortex_a9_mpcore_trm_100486_0401_10_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100486/0401/en/pdf/cortex_a9_mpcore_trm_100486_0401_10_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e7e1f4fb2608e4d7f0a369f",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en/pdf/cortex_a9_mpcore_trm_100486_0401_10_en.pdf",
    "excerpt" : "Second release for r4p1. ... This document is protected by copyright and other related rights and the practice or ... This document may include technical inaccuracies or typographical errors.",
    "firstSentences" : "ARM® Cortex®-A9 MPCore Revision: r4p1 Technical Reference Manual Copyright © 2008-2012, 2016 ARM. All rights reserved. ARM 100486_0401_10_en ARM® Cortex®-A9 MPCore Technical Reference Manual",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Cortex-A9 MPCore Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100486/0401/en",
      "printableUri" : "https://developer.arm.com/documentation/100486/0401/en",
      "clickUri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "firstSentences" : "ARM Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 04 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Cortex-A9 MPCore Technical Reference Manual ",
        "document_number" : "100486",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3453457",
        "sysurihash" : "xpfsO3XRLtB88qjC",
        "urihash" : "xpfsO3XRLtB88qjC",
        "sysuri" : "https://developer.arm.com/documentation/100486/0401/en",
        "systransactionid" : 864216,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1459860230000,
        "topparentid" : 3453457,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585323854000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146589000,
        "permanentid" : "56746dcd2669b4d19be0642dc585c871b319f6af15dbdb3560a74e91f837",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e1f4eb2608e4d7f0a35d9",
        "transactionid" : 864216,
        "title" : "ARM Cortex-A9 MPCore Technical Reference Manual ",
        "products" : [ "Cortex-A9" ],
        "date" : 1649146589000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100486:0401:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146589139011755,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4650,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146208019,
        "syssize" : 4650,
        "sysdate" : 1649146589000,
        "haslayout" : "1",
        "topparent" : "3453457",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3453457,
        "content_description" : "This book is for the Cortex-A9 MPCore. The Cortex-A9 MPCore consists of between one and four Cortex-A9 processors and a Snoop Control Unit (SCU) and other peripherals.",
        "wordcount" : 313,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "10",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146589000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100486/0401/?lang=en",
        "modified" : 1636368348000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146589139011755,
        "uri" : "https://developer.arm.com/documentation/100486/0401/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A9 MPCore Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100486/0401/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100486/0401/en",
      "ClickUri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "FirstSentences" : "ARM Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 04 ..."
    },
    "childResults" : [ {
      "title" : "ARM Cortex-A9 MPCore Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100486/0401/en",
      "printableUri" : "https://developer.arm.com/documentation/100486/0401/en",
      "clickUri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "firstSentences" : "ARM Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 04 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Cortex-A9 MPCore Technical Reference Manual ",
        "document_number" : "100486",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3453457",
        "sysurihash" : "xpfsO3XRLtB88qjC",
        "urihash" : "xpfsO3XRLtB88qjC",
        "sysuri" : "https://developer.arm.com/documentation/100486/0401/en",
        "systransactionid" : 864216,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1459860230000,
        "topparentid" : 3453457,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585323854000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146589000,
        "permanentid" : "56746dcd2669b4d19be0642dc585c871b319f6af15dbdb3560a74e91f837",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e1f4eb2608e4d7f0a35d9",
        "transactionid" : 864216,
        "title" : "ARM Cortex-A9 MPCore Technical Reference Manual ",
        "products" : [ "Cortex-A9" ],
        "date" : 1649146589000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100486:0401:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146589139011755,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4650,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146208019,
        "syssize" : 4650,
        "sysdate" : 1649146589000,
        "haslayout" : "1",
        "topparent" : "3453457",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3453457,
        "content_description" : "This book is for the Cortex-A9 MPCore. The Cortex-A9 MPCore consists of between one and four Cortex-A9 processors and a Snoop Control Unit (SCU) and other peripherals.",
        "wordcount" : 313,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "10",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146589000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100486/0401/?lang=en",
        "modified" : 1636368348000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146589139011755,
        "uri" : "https://developer.arm.com/documentation/100486/0401/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A9 MPCore Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100486/0401/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100486/0401/en",
      "ClickUri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "FirstSentences" : "ARM Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 04 ..."
    }, {
      "title" : "Security extensions",
      "uri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions",
      "printableUri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions",
      "clickUri" : "https://developer.arm.com/documentation/100486/0401/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions",
      "excerpt" : "Security extensions The SCU Non-secure Access Control Register section describes how to use timers in Secure or Non-secure state. Security extensions Cortex-A9",
      "firstSentences" : "Security extensions The SCU Non-secure Access Control Register section describes how to use timers in Secure or Non-secure state. Security extensions Cortex-A9",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A9 MPCore Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100486/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100486/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "firstSentences" : "ARM Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 04 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Cortex-A9 MPCore Technical Reference Manual ",
          "document_number" : "100486",
          "document_version" : "0401",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3453457",
          "sysurihash" : "xpfsO3XRLtB88qjC",
          "urihash" : "xpfsO3XRLtB88qjC",
          "sysuri" : "https://developer.arm.com/documentation/100486/0401/en",
          "systransactionid" : 864216,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1459860230000,
          "topparentid" : 3453457,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585323854000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146589000,
          "permanentid" : "56746dcd2669b4d19be0642dc585c871b319f6af15dbdb3560a74e91f837",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e1f4eb2608e4d7f0a35d9",
          "transactionid" : 864216,
          "title" : "ARM Cortex-A9 MPCore Technical Reference Manual ",
          "products" : [ "Cortex-A9" ],
          "date" : 1649146589000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100486:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146589139011755,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4650,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146208019,
          "syssize" : 4650,
          "sysdate" : 1649146589000,
          "haslayout" : "1",
          "topparent" : "3453457",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3453457,
          "content_description" : "This book is for the Cortex-A9 MPCore. The Cortex-A9 MPCore consists of between one and four Cortex-A9 processors and a Snoop Control Unit (SCU) and other peripherals.",
          "wordcount" : 313,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
          "document_revision" : "10",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146589000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100486/0401/?lang=en",
          "modified" : 1636368348000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146589139011755,
          "uri" : "https://developer.arm.com/documentation/100486/0401/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A9 MPCore Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100486/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100486/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "FirstSentences" : "ARM Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 04 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Security extensions ",
        "document_number" : "100486",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3453457",
        "sysurihash" : "NXnXKH3MS3aJ5ega",
        "urihash" : "NXnXKH3MS3aJ5ega",
        "sysuri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions",
        "systransactionid" : 864216,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1459860230000,
        "topparentid" : 3453457,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585323854000,
        "sysconcepts" : "Security ; Non-secure Access Control ; timers",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "attachmentparentid" : 3453457,
        "parentitem" : "5e7e1f4eb2608e4d7f0a35d9",
        "concepts" : "Security ; Non-secure Access Control ; timers",
        "documenttype" : "html",
        "isattachment" : "3453457",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146588000,
        "permanentid" : "65348ae5538cf524437038ea88005e99daffe63d64637f12c493ed045830",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e1f4eb2608e4d7f0a3642",
        "transactionid" : 864216,
        "title" : "Security extensions ",
        "products" : [ "Cortex-A9" ],
        "date" : 1649146588000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100486:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146588963044724,
        "sysisattachment" : "3453457",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3453457,
        "size" : 159,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100486/0401/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146207988,
        "syssize" : 159,
        "sysdate" : 1649146588000,
        "haslayout" : "1",
        "topparent" : "3453457",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3453457,
        "content_description" : "This book is for the Cortex-A9 MPCore. The Cortex-A9 MPCore consists of between one and four Cortex-A9 processors and a Snoop Control Unit (SCU) and other peripherals.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "10",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146588000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100486/0401/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100486/0401/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions?lang=en",
        "modified" : 1636368348000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146588963044724,
        "uri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions",
        "syscollection" : "default"
      },
      "Title" : "Security extensions",
      "Uri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions",
      "PrintableUri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions",
      "ClickUri" : "https://developer.arm.com/documentation/100486/0401/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions",
      "Excerpt" : "Security extensions The SCU Non-secure Access Control Register section describes how to use timers in Secure or Non-secure state. Security extensions Cortex-A9",
      "FirstSentences" : "Security extensions The SCU Non-secure Access Control Register section describes how to use timers in Secure or Non-secure state. Security extensions Cortex-A9"
    }, {
      "title" : "Global timer registers",
      "uri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/global-timer-registers",
      "printableUri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/global-timer-registers",
      "clickUri" : "https://developer.arm.com/documentation/100486/0401/global-timer--private-timers--and-watchdog-registers/global-timer-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/global-timer-registers",
      "excerpt" : "Global timer registers Summary of global timer registers with information on bit assignments for each ... This section contains the following subsections: Global timer register summary.",
      "firstSentences" : "Global timer registers Summary of global timer registers with information on bit assignments for each register. This section contains the following subsections: Global timer register summary.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A9 MPCore Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100486/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100486/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "firstSentences" : "ARM Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 04 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Cortex-A9 MPCore Technical Reference Manual ",
          "document_number" : "100486",
          "document_version" : "0401",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3453457",
          "sysurihash" : "xpfsO3XRLtB88qjC",
          "urihash" : "xpfsO3XRLtB88qjC",
          "sysuri" : "https://developer.arm.com/documentation/100486/0401/en",
          "systransactionid" : 864216,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1459860230000,
          "topparentid" : 3453457,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585323854000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146589000,
          "permanentid" : "56746dcd2669b4d19be0642dc585c871b319f6af15dbdb3560a74e91f837",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e1f4eb2608e4d7f0a35d9",
          "transactionid" : 864216,
          "title" : "ARM Cortex-A9 MPCore Technical Reference Manual ",
          "products" : [ "Cortex-A9" ],
          "date" : 1649146589000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100486:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146589139011755,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4650,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146208019,
          "syssize" : 4650,
          "sysdate" : 1649146589000,
          "haslayout" : "1",
          "topparent" : "3453457",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3453457,
          "content_description" : "This book is for the Cortex-A9 MPCore. The Cortex-A9 MPCore consists of between one and four Cortex-A9 processors and a Snoop Control Unit (SCU) and other peripherals.",
          "wordcount" : 313,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
          "document_revision" : "10",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146589000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100486/0401/?lang=en",
          "modified" : 1636368348000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146589139011755,
          "uri" : "https://developer.arm.com/documentation/100486/0401/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A9 MPCore Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100486/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100486/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "FirstSentences" : "ARM Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 04 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Global timer registers ",
        "document_number" : "100486",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3453457",
        "sysurihash" : "6KdLUa1ZONññm6pF",
        "urihash" : "6KdLUa1ZONññm6pF",
        "sysuri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/global-timer-registers",
        "systransactionid" : 864216,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1459860230000,
        "topparentid" : 3453457,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585323854000,
        "sysconcepts" : "global timer ; register summary ; subsections ; assignments",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "attachmentparentid" : 3453457,
        "parentitem" : "5e7e1f4eb2608e4d7f0a35d9",
        "concepts" : "global timer ; register summary ; subsections ; assignments",
        "documenttype" : "html",
        "isattachment" : "3453457",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146588000,
        "permanentid" : "ba8f639bf9c9181fd9147d76204a4c72fd579c6ed075a6efa1aeb698e53f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e1f4eb2608e4d7f0a3650",
        "transactionid" : 864216,
        "title" : "Global timer registers ",
        "products" : [ "Cortex-A9" ],
        "date" : 1649146588000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100486:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146588507049447,
        "sysisattachment" : "3453457",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3453457,
        "size" : 416,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100486/0401/global-timer--private-timers--and-watchdog-registers/global-timer-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146207988,
        "syssize" : 416,
        "sysdate" : 1649146588000,
        "haslayout" : "1",
        "topparent" : "3453457",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3453457,
        "content_description" : "This book is for the Cortex-A9 MPCore. The Cortex-A9 MPCore consists of between one and four Cortex-A9 processors and a Snoop Control Unit (SCU) and other peripherals.",
        "wordcount" : 35,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "10",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146588000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100486/0401/global-timer--private-timers--and-watchdog-registers/global-timer-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100486/0401/global-timer--private-timers--and-watchdog-registers/global-timer-registers?lang=en",
        "modified" : 1636368348000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146588507049447,
        "uri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/global-timer-registers",
        "syscollection" : "default"
      },
      "Title" : "Global timer registers",
      "Uri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/global-timer-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/global-timer-registers",
      "ClickUri" : "https://developer.arm.com/documentation/100486/0401/global-timer--private-timers--and-watchdog-registers/global-timer-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/global-timer-registers",
      "Excerpt" : "Global timer registers Summary of global timer registers with information on bit assignments for each ... This section contains the following subsections: Global timer register summary.",
      "FirstSentences" : "Global timer registers Summary of global timer registers with information on bit assignments for each register. This section contains the following subsections: Global timer register summary."
    } ],
    "totalNumberOfChildResults" : 90,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM Cortex-A9 MPCore Technical Reference Manual ",
      "document_number" : "100486",
      "document_version" : "0401",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3453457",
      "sysauthor" : "ARM",
      "sysurihash" : "qcYc6bBE715IHeLl",
      "urihash" : "qcYc6bBE715IHeLl",
      "sysuri" : "https://developer.arm.com/documentation/100486/0401/en/pdf/cortex_a9_mpcore_trm_100486_0401_10_en.pdf",
      "keywords" : "Cortex-A9, Cortex-A",
      "systransactionid" : 864217,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1459860230000,
      "topparentid" : 3453457,
      "numberofpages" : 131,
      "sysconcepts" : "Cortex ; A9 processors ; configurations ; subsections ; registers ; interfaces ; assignments ; memory regions ; ACP ; master ports ; distributor ; controller ; private timers ; signals ; arm ; Individual Cortex",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
      "attachmentparentid" : 3453457,
      "parentitem" : "5e7e1f4eb2608e4d7f0a35d9",
      "concepts" : "Cortex ; A9 processors ; configurations ; subsections ; registers ; interfaces ; assignments ; memory regions ; ACP ; master ports ; distributor ; controller ; private timers ; signals ; arm ; Individual Cortex",
      "documenttype" : "pdf",
      "isattachment" : "3453457",
      "sysindexeddate" : 1649146613000,
      "permanentid" : "50c7ba26233b5d437f386370af328c69d60de7b69ef7ef27a35eaf20425c",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7e1f4fb2608e4d7f0a369f",
      "transactionid" : 864217,
      "title" : "ARM Cortex-A9 MPCore Technical Reference Manual ",
      "subject" : "This book is for the Cortex®‑A9 MPCore. The Cortex‑A9 MPCore consists of between one and four Cortex-A9 processors and a Snoop Control Unit (SCU) and other peripherals.",
      "date" : 1649146613000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100486:0401:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146613198541587,
      "sysisattachment" : "3453457",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3453457,
      "size" : 863444,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e7e1f4fb2608e4d7f0a369f",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146210064,
      "syssubject" : "This book is for the Cortex®‑A9 MPCore. The Cortex‑A9 MPCore consists of between one and four Cortex-A9 processors and a Snoop Control Unit (SCU) and other peripherals.",
      "syssize" : 863444,
      "sysdate" : 1649146613000,
      "topparent" : "3453457",
      "author" : "ARM",
      "label_version" : "r4p1",
      "systopparentid" : 3453457,
      "content_description" : "This book is for the Cortex-A9 MPCore. The Cortex-A9 MPCore consists of between one and four Cortex-A9 processors and a Snoop Control Unit (SCU) and other peripherals.",
      "wordcount" : 2407,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146613000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e7e1f4fb2608e4d7f0a369f",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146613198541587,
      "uri" : "https://developer.arm.com/documentation/100486/0401/en/pdf/cortex_a9_mpcore_trm_100486_0401_10_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM Cortex-A9 MPCore Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100486/0401/en/pdf/cortex_a9_mpcore_trm_100486_0401_10_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100486/0401/en/pdf/cortex_a9_mpcore_trm_100486_0401_10_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e7e1f4fb2608e4d7f0a369f",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en/pdf/cortex_a9_mpcore_trm_100486_0401_10_en.pdf",
    "Excerpt" : "Second release for r4p1. ... This document is protected by copyright and other related rights and the practice or ... This document may include technical inaccuracies or typographical errors.",
    "FirstSentences" : "ARM® Cortex®-A9 MPCore Revision: r4p1 Technical Reference Manual Copyright © 2008-2012, 2016 ARM. All rights reserved. ARM 100486_0401_10_en ARM® Cortex®-A9 MPCore Technical Reference Manual"
  }, {
    "title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0274/h/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en",
    "excerpt" : "The IEEE disclaims any responsibility or liability resulting from the placement and ... No change to functionality. VFP11 Vector Floating-point Coprocessor Technical Reference Manual Arm11",
    "firstSentences" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual for ARM1136JF-S processor r1p5 Copyright 2002, 2003, 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Exception disabled",
      "uri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/inexact-exception/exception-disabled",
      "printableUri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/inexact-exception/exception-disabled",
      "clickUri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/inexact-exception/exception-disabled?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/inexact-exception/exception-disabled",
      "excerpt" : "Exception disabled If the IXE bit, FPSCR[12], is not set to 1, the VFP11 coprocessor writes the result to the destination register and sets the IXC flag, FPSCR[4], ... Exception disabled Arm11",
      "firstSentences" : "Exception disabled If the IXE bit, FPSCR[12], is not set to 1, the VFP11 coprocessor writes the result to the destination register and sets the IXC flag, FPSCR[4], to 1. Exception disabled Arm11",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en",
        "excerpt" : "The IEEE disclaims any responsibility or liability resulting from the placement and ... No change to functionality. VFP11 Vector Floating-point Coprocessor Technical Reference Manual Arm11",
        "firstSentences" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual for ARM1136JF-S processor r1p5 Copyright 2002, 2003, 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual ",
          "document_number" : "ddi0274",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484614",
          "sysurihash" : "zñqkgE39UYkðHð6I",
          "urihash" : "zñqkgE39UYkðHð6I",
          "sysuri" : "https://developer.arm.com/documentation/ddi0274/h/en",
          "systransactionid" : 864215,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1185270143000,
          "topparentid" : 3484614,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373243000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146509000,
          "permanentid" : "0b3902557c9b055bae12f4dc0863d7817bf318aba057116c9cad0646f93d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e227b88295d1e18d376b4",
          "transactionid" : 864215,
          "title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1649146509000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0274:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146509606066493,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2568,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146147075,
          "syssize" : 2568,
          "sysdate" : 1649146509000,
          "haslayout" : "1",
          "topparent" : "3484614",
          "label_version" : "r1p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484614,
          "content_description" : "This is the technical reference manual for the VFP11 coprocessor.",
          "wordcount" : 190,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146509000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0274/h/?lang=en",
          "modified" : 1638977941000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146509606066493,
          "uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
          "syscollection" : "default"
        },
        "Title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en",
        "Excerpt" : "The IEEE disclaims any responsibility or liability resulting from the placement and ... No change to functionality. VFP11 Vector Floating-point Coprocessor Technical Reference Manual Arm11",
        "FirstSentences" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual for ARM1136JF-S processor r1p5 Copyright 2002, 2003, 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Exception disabled ",
        "document_number" : "ddi0274",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484614",
        "sysurihash" : "2Sð9NrV06lYðtWHM",
        "urihash" : "2Sð9NrV06lYðtWHM",
        "sysuri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/inexact-exception/exception-disabled",
        "systransactionid" : 864215,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1185270143000,
        "topparentid" : 3484614,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373243000,
        "sysconcepts" : "IXC flag ; destination register ; VFP11 coprocessor ; Exception disabled ; IXE",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3484614,
        "parentitem" : "5e8e227b88295d1e18d376b4",
        "concepts" : "IXC flag ; destination register ; VFP11 coprocessor ; Exception disabled ; IXE",
        "documenttype" : "html",
        "isattachment" : "3484614",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146509000,
        "permanentid" : "fcef435de4ba5a4fb51e940255892bf701123633523e2dfd3558fbaadcd3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e227c88295d1e18d3778f",
        "transactionid" : 864215,
        "title" : "Exception disabled ",
        "products" : [ "Arm11" ],
        "date" : 1649146509000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0274:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146509575439248,
        "sysisattachment" : "3484614",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484614,
        "size" : 194,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/inexact-exception/exception-disabled?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146147041,
        "syssize" : 194,
        "sysdate" : 1649146509000,
        "haslayout" : "1",
        "topparent" : "3484614",
        "label_version" : "r1p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484614,
        "content_description" : "This is the technical reference manual for the VFP11 coprocessor.",
        "wordcount" : 25,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146509000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/inexact-exception/exception-disabled?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0274/h/exception-handling/inexact-exception/exception-disabled?lang=en",
        "modified" : 1638977941000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146509575439248,
        "uri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/inexact-exception/exception-disabled",
        "syscollection" : "default"
      },
      "Title" : "Exception disabled",
      "Uri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/inexact-exception/exception-disabled",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/inexact-exception/exception-disabled",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/inexact-exception/exception-disabled?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/inexact-exception/exception-disabled",
      "Excerpt" : "Exception disabled If the IXE bit, FPSCR[12], is not set to 1, the VFP11 coprocessor writes the result to the destination register and sets the IXC flag, FPSCR[4], ... Exception disabled Arm11",
      "FirstSentences" : "Exception disabled If the IXE bit, FPSCR[12], is not set to 1, the VFP11 coprocessor writes the result to the destination register and sets the IXC flag, FPSCR[4], to 1. Exception disabled Arm11"
    }, {
      "title" : "Invalid Operation exception",
      "uri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/invalid-operation-exception",
      "printableUri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/invalid-operation-exception",
      "clickUri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/invalid-operation-exception?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/invalid-operation-exception",
      "excerpt" : "Invalid Operation exception An operation is invalid if the result cannot be represented, or if the ... Table 5.4 shows the operand combinations that produce Invalid Operation exceptions.",
      "firstSentences" : "Invalid Operation exception An operation is invalid if the result cannot be represented, or if the result is not defined. Table 5.4 shows the operand combinations that produce Invalid Operation ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en",
        "excerpt" : "The IEEE disclaims any responsibility or liability resulting from the placement and ... No change to functionality. VFP11 Vector Floating-point Coprocessor Technical Reference Manual Arm11",
        "firstSentences" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual for ARM1136JF-S processor r1p5 Copyright 2002, 2003, 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual ",
          "document_number" : "ddi0274",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484614",
          "sysurihash" : "zñqkgE39UYkðHð6I",
          "urihash" : "zñqkgE39UYkðHð6I",
          "sysuri" : "https://developer.arm.com/documentation/ddi0274/h/en",
          "systransactionid" : 864215,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1185270143000,
          "topparentid" : 3484614,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373243000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146509000,
          "permanentid" : "0b3902557c9b055bae12f4dc0863d7817bf318aba057116c9cad0646f93d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e227b88295d1e18d376b4",
          "transactionid" : 864215,
          "title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1649146509000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0274:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146509606066493,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2568,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146147075,
          "syssize" : 2568,
          "sysdate" : 1649146509000,
          "haslayout" : "1",
          "topparent" : "3484614",
          "label_version" : "r1p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484614,
          "content_description" : "This is the technical reference manual for the VFP11 coprocessor.",
          "wordcount" : 190,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146509000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0274/h/?lang=en",
          "modified" : 1638977941000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146509606066493,
          "uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
          "syscollection" : "default"
        },
        "Title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en",
        "Excerpt" : "The IEEE disclaims any responsibility or liability resulting from the placement and ... No change to functionality. VFP11 Vector Floating-point Coprocessor Technical Reference Manual Arm11",
        "FirstSentences" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual for ARM1136JF-S processor r1p5 Copyright 2002, 2003, 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Invalid Operation exception ",
        "document_number" : "ddi0274",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484614",
        "sysurihash" : "FtD5j6RmU5N25m6f",
        "urihash" : "FtD5j6RmU5N25m6f",
        "sysuri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/invalid-operation-exception",
        "systransactionid" : 864215,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185270143000,
        "topparentid" : 3484614,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373243000,
        "sysconcepts" : "Operation exceptions ; operands ; FNMAC ; FMAC ; FMUL ; u2264 ; Rounded ; subsequent ; u00B1infinity ; subnormal input ; flush-to-zero mode ; instruction",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3484614,
        "parentitem" : "5e8e227b88295d1e18d376b4",
        "concepts" : "Operation exceptions ; operands ; FNMAC ; FMAC ; FMUL ; u2264 ; Rounded ; subsequent ; u00B1infinity ; subnormal input ; flush-to-zero mode ; instruction",
        "documenttype" : "html",
        "isattachment" : "3484614",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146509000,
        "permanentid" : "dd0011f33748f0656a3feb4b49abd9d8ff3cb2d490e5a8cb96c2c0e54e95",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e227c88295d1e18d37781",
        "transactionid" : 864215,
        "title" : "Invalid Operation exception ",
        "products" : [ "Arm11" ],
        "date" : 1649146509000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0274:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146509500468505,
        "sysisattachment" : "3484614",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484614,
        "size" : 1695,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/invalid-operation-exception?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146147041,
        "syssize" : 1695,
        "sysdate" : 1649146509000,
        "haslayout" : "1",
        "topparent" : "3484614",
        "label_version" : "r1p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484614,
        "content_description" : "This is the technical reference manual for the VFP11 coprocessor.",
        "wordcount" : 100,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146509000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/invalid-operation-exception?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0274/h/exception-handling/invalid-operation-exception?lang=en",
        "modified" : 1638977941000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146509500468505,
        "uri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/invalid-operation-exception",
        "syscollection" : "default"
      },
      "Title" : "Invalid Operation exception",
      "Uri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/invalid-operation-exception",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/invalid-operation-exception",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/invalid-operation-exception?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/invalid-operation-exception",
      "Excerpt" : "Invalid Operation exception An operation is invalid if the result cannot be represented, or if the ... Table 5.4 shows the operand combinations that produce Invalid Operation exceptions.",
      "FirstSentences" : "Invalid Operation exception An operation is invalid if the result cannot be represented, or if the result is not defined. Table 5.4 shows the operand combinations that produce Invalid Operation ..."
    }, {
      "title" : "Division by Zero exception",
      "uri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/division-by-zero-exception",
      "printableUri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/division-by-zero-exception",
      "clickUri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/division-by-zero-exception?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/division-by-zero-exception",
      "excerpt" : "Division by Zero exception The Division by Zero exception is generated for a division by zero of a ... In flush-to-zero mode, a subnormal input is treated as a positive zero for detection of a ...",
      "firstSentences" : "Division by Zero exception The Division by Zero exception is generated for a division by zero of a normal or subnormal value. In flush-to-zero mode, a subnormal input is treated as a positive zero ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en",
        "excerpt" : "The IEEE disclaims any responsibility or liability resulting from the placement and ... No change to functionality. VFP11 Vector Floating-point Coprocessor Technical Reference Manual Arm11",
        "firstSentences" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual for ARM1136JF-S processor r1p5 Copyright 2002, 2003, 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual ",
          "document_number" : "ddi0274",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484614",
          "sysurihash" : "zñqkgE39UYkðHð6I",
          "urihash" : "zñqkgE39UYkðHð6I",
          "sysuri" : "https://developer.arm.com/documentation/ddi0274/h/en",
          "systransactionid" : 864215,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1185270143000,
          "topparentid" : 3484614,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373243000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146509000,
          "permanentid" : "0b3902557c9b055bae12f4dc0863d7817bf318aba057116c9cad0646f93d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e227b88295d1e18d376b4",
          "transactionid" : 864215,
          "title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1649146509000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0274:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146509606066493,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2568,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146147075,
          "syssize" : 2568,
          "sysdate" : 1649146509000,
          "haslayout" : "1",
          "topparent" : "3484614",
          "label_version" : "r1p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484614,
          "content_description" : "This is the technical reference manual for the VFP11 coprocessor.",
          "wordcount" : 190,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146509000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0274/h/?lang=en",
          "modified" : 1638977941000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146509606066493,
          "uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
          "syscollection" : "default"
        },
        "Title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en",
        "Excerpt" : "The IEEE disclaims any responsibility or liability resulting from the placement and ... No change to functionality. VFP11 Vector Floating-point Coprocessor Technical Reference Manual Arm11",
        "FirstSentences" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual for ARM1136JF-S processor r1p5 Copyright 2002, 2003, 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Division by Zero exception ",
        "document_number" : "ddi0274",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484614",
        "sysurihash" : "ku8zi54QQm9ShLtM",
        "urihash" : "ku8zi54QQm9ShLtM",
        "sysuri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/division-by-zero-exception",
        "systransactionid" : 864215,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185270143000,
        "topparentid" : 3484614,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373243000,
        "sysconcepts" : "exception ; Invalid Operation ; flush-to-zero mode ; detection",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3484614,
        "parentitem" : "5e8e227b88295d1e18d376b4",
        "concepts" : "exception ; Invalid Operation ; flush-to-zero mode ; detection",
        "documenttype" : "html",
        "isattachment" : "3484614",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146509000,
        "permanentid" : "6360a4bed030c306cbb046b3cdf6241e2f1056de83ba6b6b2872bc56a157",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e227c88295d1e18d37784",
        "transactionid" : 864215,
        "title" : "Division by Zero exception ",
        "products" : [ "Arm11" ],
        "date" : 1649146509000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0274:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146509435229181,
        "sysisattachment" : "3484614",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484614,
        "size" : 349,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/division-by-zero-exception?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146147041,
        "syssize" : 349,
        "sysdate" : 1649146509000,
        "haslayout" : "1",
        "topparent" : "3484614",
        "label_version" : "r1p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484614,
        "content_description" : "This is the technical reference manual for the VFP11 coprocessor.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146509000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/division-by-zero-exception?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0274/h/exception-handling/division-by-zero-exception?lang=en",
        "modified" : 1638977941000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146509435229181,
        "uri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/division-by-zero-exception",
        "syscollection" : "default"
      },
      "Title" : "Division by Zero exception",
      "Uri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/division-by-zero-exception",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/division-by-zero-exception",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/division-by-zero-exception?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/division-by-zero-exception",
      "Excerpt" : "Division by Zero exception The Division by Zero exception is generated for a division by zero of a ... In flush-to-zero mode, a subnormal input is treated as a positive zero for detection of a ...",
      "FirstSentences" : "Division by Zero exception The Division by Zero exception is generated for a division by zero of a normal or subnormal value. In flush-to-zero mode, a subnormal input is treated as a positive zero ..."
    } ],
    "totalNumberOfChildResults" : 127,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual ",
      "document_number" : "ddi0274",
      "document_version" : "h",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3484614",
      "sysurihash" : "zñqkgE39UYkðHð6I",
      "urihash" : "zñqkgE39UYkðHð6I",
      "sysuri" : "https://developer.arm.com/documentation/ddi0274/h/en",
      "systransactionid" : 864215,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1185270143000,
      "topparentid" : 3484614,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586373243000,
      "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
      "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649146509000,
      "permanentid" : "0b3902557c9b055bae12f4dc0863d7817bf318aba057116c9cad0646f93d",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e227b88295d1e18d376b4",
      "transactionid" : 864215,
      "title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual ",
      "products" : [ "Arm11" ],
      "date" : 1649146509000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0274:h:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146509606066493,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 2568,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146147075,
      "syssize" : 2568,
      "sysdate" : 1649146509000,
      "haslayout" : "1",
      "topparent" : "3484614",
      "label_version" : "r1p5",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3484614,
      "content_description" : "This is the technical reference manual for the VFP11 coprocessor.",
      "wordcount" : 190,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
      "document_revision" : "h",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146509000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0274/h/?lang=en",
      "modified" : 1638977941000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146509606066493,
      "uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
      "syscollection" : "default"
    },
    "Title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0274/h/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en",
    "Excerpt" : "The IEEE disclaims any responsibility or liability resulting from the placement and ... No change to functionality. VFP11 Vector Floating-point Coprocessor Technical Reference Manual Arm11",
    "FirstSentences" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual for ARM1136JF-S processor r1p5 Copyright 2002, 2003, 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary ..."
  }, {
    "title" : "CoreSight ETM-A5 Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0435/c/en/pdf/DDI0435C_coresight_etm_a5_r0p2_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0435/c/en/pdf/DDI0435C_coresight_etm_a5_r0p2_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f0380d1cafe527e86f5c3f1",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0435/c/en/pdf/DDI0435C_coresight_etm_a5_r0p2_trm.pdf",
    "excerpt" : "C ... Copyright © 2009, 2010 ARM. ... Non-Confidential ii ... Contents ... CoreSight ETM-A5 Technical Reference Manual ... Chapter 1 ... Chapter 2 ... Chapter 3 ... ARM DDI 0435C ... ID101810",
    "firstSentences" : "CoreSight ETM-A5 Revision: r0p2 Technical Reference Manual Copyright © 2009, 2010 ARM. All rights reserved. ARM DDI 0435C (ID101810) ARM DDI 0435C ID101810 CoreSight ETM-A5 Technical Reference Manual",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreSight ETM-A5 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0435/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0435/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0435/c/en",
      "excerpt" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreSight ETM-A5 Technical Reference Manual ",
        "document_number" : "ddi0435",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4176503",
        "sysurihash" : "9kavñYhpTM4iktwn",
        "urihash" : "9kavñYhpTM4iktwn",
        "sysuri" : "https://developer.arm.com/documentation/ddi0435/c/en",
        "systransactionid" : 864212,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1287427193000,
        "topparentid" : 4176503,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594065104000,
        "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10acd74e712c449723e" ],
        "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146355000,
        "permanentid" : "670bb1c7201894baf26a0d55576457e1cdfc50ae29e5392f0ee9d0fbdfff",
        "syslanguage" : [ "English" ],
        "itemid" : "5f0380d0cafe527e86f5c39a",
        "transactionid" : 864212,
        "title" : "CoreSight ETM-A5 Technical Reference Manual ",
        "products" : [ "CoreSight ETM-A5" ],
        "date" : 1649146355000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0435:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146355945064958,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1953,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146064393,
        "syssize" : 1953,
        "sysdate" : 1649146355000,
        "haslayout" : "1",
        "topparent" : "4176503",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4176503,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A5 and Cortex-A5 MPCore processors, the ETM-A5.",
        "wordcount" : 151,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146355000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0435/c/?lang=en",
        "modified" : 1639130625000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146355945064958,
        "uri" : "https://developer.arm.com/documentation/ddi0435/c/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight ETM-A5 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0435/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0435/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0435/c/en",
      "Excerpt" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "Functional Description",
      "uri" : "https://developer.arm.com/documentation/ddi0435/c/en/Functional-Description",
      "printableUri" : "https://developer.arm.com/documentation/ddi0435/c/en/Functional-Description",
      "clickUri" : "https://developer.arm.com/documentation/ddi0435/c/Functional-Description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0435/c/en/Functional-Description",
      "excerpt" : "Chapter 2. Functional Description This chapter describes the interfaces, operation, and clocking and ... It contains the following sections: About the functions Interfaces Clocking and ...",
      "firstSentences" : "Chapter 2. Functional Description This chapter describes the interfaces, operation, and clocking and resets of the macrocell. It contains the following sections: About the functions Interfaces ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM-A5 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0435/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0435/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0435/c/en",
        "excerpt" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight ETM-A5 Technical Reference Manual ",
          "document_number" : "ddi0435",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4176503",
          "sysurihash" : "9kavñYhpTM4iktwn",
          "urihash" : "9kavñYhpTM4iktwn",
          "sysuri" : "https://developer.arm.com/documentation/ddi0435/c/en",
          "systransactionid" : 864212,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1287427193000,
          "topparentid" : 4176503,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594065104000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10acd74e712c449723e" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146355000,
          "permanentid" : "670bb1c7201894baf26a0d55576457e1cdfc50ae29e5392f0ee9d0fbdfff",
          "syslanguage" : [ "English" ],
          "itemid" : "5f0380d0cafe527e86f5c39a",
          "transactionid" : 864212,
          "title" : "CoreSight ETM-A5 Technical Reference Manual ",
          "products" : [ "CoreSight ETM-A5" ],
          "date" : 1649146355000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0435:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146355945064958,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1953,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146064393,
          "syssize" : 1953,
          "sysdate" : 1649146355000,
          "haslayout" : "1",
          "topparent" : "4176503",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4176503,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A5 and Cortex-A5 MPCore processors, the ETM-A5.",
          "wordcount" : 151,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146355000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0435/c/?lang=en",
          "modified" : 1639130625000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146355945064958,
          "uri" : "https://developer.arm.com/documentation/ddi0435/c/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM-A5 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0435/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0435/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0435/c/en",
        "Excerpt" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Functional Description ",
        "document_number" : "ddi0435",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4176503",
        "sysurihash" : "aW7IgD5ñoXhmgV0y",
        "urihash" : "aW7IgD5ñoXhmgV0y",
        "sysuri" : "https://developer.arm.com/documentation/ddi0435/c/en/Functional-Description",
        "systransactionid" : 864212,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1287427193000,
        "topparentid" : 4176503,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594065104000,
        "sysconcepts" : "clocking ; interfaces ; limitations of use ; macrocell",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10acd74e712c449723e" ],
        "attachmentparentid" : 4176503,
        "parentitem" : "5f0380d0cafe527e86f5c39a",
        "concepts" : "clocking ; interfaces ; limitations of use ; macrocell",
        "documenttype" : "html",
        "isattachment" : "4176503",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146357000,
        "permanentid" : "156c3229290304b1bb29c46a81ea71be048cba8dd5f278fa2976d2bcc1ad",
        "syslanguage" : [ "English" ],
        "itemid" : "5f0380d0cafe527e86f5c3b2",
        "transactionid" : 864212,
        "title" : "Functional Description ",
        "products" : [ "CoreSight ETM-A5" ],
        "date" : 1649146357000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0435:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146357473342698,
        "sysisattachment" : "4176503",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4176503,
        "size" : 298,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0435/c/Functional-Description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146064393,
        "syssize" : 298,
        "sysdate" : 1649146357000,
        "haslayout" : "1",
        "topparent" : "4176503",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4176503,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A5 and Cortex-A5 MPCore processors, the ETM-A5.",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146357000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0435/c/Functional-Description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0435/c/Functional-Description?lang=en",
        "modified" : 1639130625000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146357473342698,
        "uri" : "https://developer.arm.com/documentation/ddi0435/c/en/Functional-Description",
        "syscollection" : "default"
      },
      "Title" : "Functional Description",
      "Uri" : "https://developer.arm.com/documentation/ddi0435/c/en/Functional-Description",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0435/c/en/Functional-Description",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0435/c/Functional-Description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0435/c/en/Functional-Description",
      "Excerpt" : "Chapter 2. Functional Description This chapter describes the interfaces, operation, and clocking and ... It contains the following sections: About the functions Interfaces Clocking and ...",
      "FirstSentences" : "Chapter 2. Functional Description This chapter describes the interfaces, operation, and clocking and resets of the macrocell. It contains the following sections: About the functions Interfaces ..."
    }, {
      "title" : "CoreSight ETM-A5 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0435/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0435/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0435/c/en",
      "excerpt" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreSight ETM-A5 Technical Reference Manual ",
        "document_number" : "ddi0435",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4176503",
        "sysurihash" : "9kavñYhpTM4iktwn",
        "urihash" : "9kavñYhpTM4iktwn",
        "sysuri" : "https://developer.arm.com/documentation/ddi0435/c/en",
        "systransactionid" : 864212,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1287427193000,
        "topparentid" : 4176503,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594065104000,
        "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10acd74e712c449723e" ],
        "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146355000,
        "permanentid" : "670bb1c7201894baf26a0d55576457e1cdfc50ae29e5392f0ee9d0fbdfff",
        "syslanguage" : [ "English" ],
        "itemid" : "5f0380d0cafe527e86f5c39a",
        "transactionid" : 864212,
        "title" : "CoreSight ETM-A5 Technical Reference Manual ",
        "products" : [ "CoreSight ETM-A5" ],
        "date" : 1649146355000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0435:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146355945064958,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1953,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146064393,
        "syssize" : 1953,
        "sysdate" : 1649146355000,
        "haslayout" : "1",
        "topparent" : "4176503",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4176503,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A5 and Cortex-A5 MPCore processors, the ETM-A5.",
        "wordcount" : 151,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146355000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0435/c/?lang=en",
        "modified" : 1639130625000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146355945064958,
        "uri" : "https://developer.arm.com/documentation/ddi0435/c/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight ETM-A5 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0435/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0435/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0435/c/en",
      "Excerpt" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    }, {
      "title" : "About this book",
      "uri" : "https://developer.arm.com/documentation/ddi0435/c/en/Preface/About-this-book",
      "printableUri" : "https://developer.arm.com/documentation/ddi0435/c/en/Preface/About-this-book",
      "clickUri" : "https://developer.arm.com/documentation/ddi0435/c/Preface/About-this-book?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0435/c/en/Preface/About-this-book",
      "excerpt" : "About this book This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A5 and Cortex-A5 MPCore processors, the ETM-A5. About this book CoreSight ETM-A5",
      "firstSentences" : "About this book This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A5 and Cortex-A5 MPCore processors, the ETM-A5. About this book CoreSight ETM-A5",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM-A5 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0435/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0435/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0435/c/en",
        "excerpt" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight ETM-A5 Technical Reference Manual ",
          "document_number" : "ddi0435",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4176503",
          "sysurihash" : "9kavñYhpTM4iktwn",
          "urihash" : "9kavñYhpTM4iktwn",
          "sysuri" : "https://developer.arm.com/documentation/ddi0435/c/en",
          "systransactionid" : 864212,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1287427193000,
          "topparentid" : 4176503,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594065104000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10acd74e712c449723e" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146355000,
          "permanentid" : "670bb1c7201894baf26a0d55576457e1cdfc50ae29e5392f0ee9d0fbdfff",
          "syslanguage" : [ "English" ],
          "itemid" : "5f0380d0cafe527e86f5c39a",
          "transactionid" : 864212,
          "title" : "CoreSight ETM-A5 Technical Reference Manual ",
          "products" : [ "CoreSight ETM-A5" ],
          "date" : 1649146355000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0435:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146355945064958,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1953,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146064393,
          "syssize" : 1953,
          "sysdate" : 1649146355000,
          "haslayout" : "1",
          "topparent" : "4176503",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4176503,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A5 and Cortex-A5 MPCore processors, the ETM-A5.",
          "wordcount" : 151,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146355000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0435/c/?lang=en",
          "modified" : 1639130625000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146355945064958,
          "uri" : "https://developer.arm.com/documentation/ddi0435/c/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM-A5 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0435/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0435/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0435/c/en",
        "Excerpt" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About this book ",
        "document_number" : "ddi0435",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4176503",
        "sysurihash" : "80CsksdmlMRtKOaQ",
        "urihash" : "80CsksdmlMRtKOaQ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0435/c/en/Preface/About-this-book",
        "systransactionid" : 864212,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1287427193000,
        "topparentid" : 4176503,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594065104000,
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10acd74e712c449723e" ],
        "attachmentparentid" : 4176503,
        "parentitem" : "5f0380d0cafe527e86f5c39a",
        "documenttype" : "html",
        "isattachment" : "4176503",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146355000,
        "permanentid" : "7ea08b026512e02281584a4510748a64e03fd052e712d96beb24df85c06b",
        "syslanguage" : [ "English" ],
        "itemid" : "5f0380d0cafe527e86f5c39d",
        "transactionid" : 864212,
        "title" : "About this book ",
        "products" : [ "CoreSight ETM-A5" ],
        "date" : 1649146355000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0435:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146355872503466,
        "sysisattachment" : "4176503",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4176503,
        "size" : 173,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0435/c/Preface/About-this-book?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146064361,
        "syssize" : 173,
        "sysdate" : 1649146355000,
        "haslayout" : "1",
        "topparent" : "4176503",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4176503,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A5 and Cortex-A5 MPCore processors, the ETM-A5.",
        "wordcount" : 16,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146355000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0435/c/Preface/About-this-book?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0435/c/Preface/About-this-book?lang=en",
        "modified" : 1639130625000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146355872503466,
        "uri" : "https://developer.arm.com/documentation/ddi0435/c/en/Preface/About-this-book",
        "syscollection" : "default"
      },
      "Title" : "About this book",
      "Uri" : "https://developer.arm.com/documentation/ddi0435/c/en/Preface/About-this-book",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0435/c/en/Preface/About-this-book",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0435/c/Preface/About-this-book?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0435/c/en/Preface/About-this-book",
      "Excerpt" : "About this book This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A5 and Cortex-A5 MPCore processors, the ETM-A5. About this book CoreSight ETM-A5",
      "FirstSentences" : "About this book This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A5 and Cortex-A5 MPCore processors, the ETM-A5. About this book CoreSight ETM-A5"
    } ],
    "totalNumberOfChildResults" : 39,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "CoreSight ETM-A5 Technical Reference Manual ",
      "document_number" : "ddi0435",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4176503",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "GiyñS2z3eXDFAgKp",
      "urihash" : "GiyñS2z3eXDFAgKp",
      "sysuri" : "https://developer.arm.com/documentation/ddi0435/c/en/pdf/DDI0435C_coresight_etm_a5_r0p2_trm.pdf",
      "keywords" : "CoreSight, Cortex-A, Cortex-A5, Trace Macrocells (ETM)",
      "systransactionid" : 864212,
      "copyright" : "Copyright ©€2009, 2010 ARM. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1287427193000,
      "topparentid" : 4176503,
      "numberofpages" : 78,
      "sysconcepts" : "instructions ; ETM ; macrocell ; programming ; tracing ; external inputs ; controls ; assignments ; signals ; ARM ; interfaces ; implementation-defined features ; resources ; TraceEnable ; integration test ; registers",
      "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10acd74e712c449723e" ],
      "attachmentparentid" : 4176503,
      "parentitem" : "5f0380d0cafe527e86f5c39a",
      "concepts" : "instructions ; ETM ; macrocell ; programming ; tracing ; external inputs ; controls ; assignments ; signals ; ARM ; interfaces ; implementation-defined features ; resources ; TraceEnable ; integration test ; registers",
      "documenttype" : "pdf",
      "isattachment" : "4176503",
      "sysindexeddate" : 1649146371000,
      "permanentid" : "64d51cd74838948fafd85be9b69af1ecdc5e2a7e297feb49b15ee507fa94",
      "syslanguage" : [ "English" ],
      "itemid" : "5f0380d1cafe527e86f5c3f1",
      "transactionid" : 864212,
      "title" : "CoreSight ETM-A5 Technical Reference Manual ",
      "subject" : "ARM CoreSight ETM-A5 Technical Reference Manual. This book describes the external functionality of the Embedded Trace Macrocell (ETM). It is written for system designers, system integrators, and verification engineers who are designing a System-on-Chip (SoC) device that uses the ETM.",
      "date" : 1649146371000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0435:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146371294355809,
      "sysisattachment" : "4176503",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4176503,
      "size" : 755056,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f0380d1cafe527e86f5c3f1",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146066218,
      "syssubject" : "ARM CoreSight ETM-A5 Technical Reference Manual. This book describes the external functionality of the Embedded Trace Macrocell (ETM). It is written for system designers, system integrators, and verification engineers who are designing a System-on-Chip (SoC) device that uses the ETM.",
      "syssize" : 755056,
      "sysdate" : 1649146371000,
      "topparent" : "4176503",
      "author" : "ARM Limited",
      "label_version" : "r0p2",
      "systopparentid" : 4176503,
      "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A5 and Cortex-A5 MPCore processors, the ETM-A5.",
      "wordcount" : 1901,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-A5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146371000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f0380d1cafe527e86f5c3f1",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146371294355809,
      "uri" : "https://developer.arm.com/documentation/ddi0435/c/en/pdf/DDI0435C_coresight_etm_a5_r0p2_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "CoreSight ETM-A5 Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0435/c/en/pdf/DDI0435C_coresight_etm_a5_r0p2_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0435/c/en/pdf/DDI0435C_coresight_etm_a5_r0p2_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f0380d1cafe527e86f5c3f1",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0435/c/en/pdf/DDI0435C_coresight_etm_a5_r0p2_trm.pdf",
    "Excerpt" : "C ... Copyright © 2009, 2010 ARM. ... Non-Confidential ii ... Contents ... CoreSight ETM-A5 Technical Reference Manual ... Chapter 1 ... Chapter 2 ... Chapter 3 ... ARM DDI 0435C ... ID101810",
    "FirstSentences" : "CoreSight ETM-A5 Revision: r0p2 Technical Reference Manual Copyright © 2009, 2010 ARM. All rights reserved. ARM DDI 0435C (ID101810) ARM DDI 0435C ID101810 CoreSight ETM-A5 Technical Reference Manual"
  }, {
    "title" : "Structure of CoreSight SoC-400",
    "uri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400",
    "printableUri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400",
    "clickUri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400",
    "excerpt" : "Replicator. Trace funnel. ... Examples include: Timestamp generator. Timestamp encoder. Timestamp decoder. Structure of CoreSight SoC-400 CoreSight SoC-400",
    "firstSentences" : "Structure of CoreSight SoC-400 The CoreSight SoC-400 components are grouped into categories for control and access components, sources, links, sinks, and timestamp. Control and access components ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreSight SoC-400 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100536/0302/en",
      "printableUri" : "https://developer.arm.com/documentation/100536/0302/en",
      "clickUri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight SoC-400 Technical Reference Manual CoreSight SoC-400",
      "firstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreSight SoC-400 Technical Reference Manual ",
        "document_number" : "100536",
        "document_version" : "0302",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3453618",
        "sysurihash" : "sTooHkLAb9h4yIwP",
        "urihash" : "sTooHkLAb9h4yIwP",
        "sysuri" : "https://developer.arm.com/documentation/100536/0302/en",
        "systransactionid" : 864210,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1467029035000,
        "topparentid" : 3453618,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585327011000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; revision r3p2 ; provisions ; Non-Confidential ; English ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; revision r3p2 ; provisions ; Non-Confidential ; English ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146241000,
        "permanentid" : "d77821981644613b6c0fc0e85ff76fd42728c2345245faa74453c153c3af",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e2ba3b2608e4d7f0a38c6",
        "transactionid" : 864210,
        "title" : "ARM CoreSight SoC-400 Technical Reference Manual ",
        "products" : [ "CoreSight SoC-400" ],
        "date" : 1649146241000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100536:0302:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146241052927017,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4566,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145954414,
        "syssize" : 4566,
        "sysdate" : 1649146241000,
        "haslayout" : "1",
        "topparent" : "3453618",
        "label_version" : "r3p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3453618,
        "content_description" : "ARM CoreSight SoC-400 Technical Reference Manual (TRM). This book describes how to incorporate CoreSight System Components into designs and produce real-time instruction and data trace information from a SoC.",
        "wordcount" : 302,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146241000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100536/0302/?lang=en",
        "modified" : 1636371564000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146241052927017,
        "uri" : "https://developer.arm.com/documentation/100536/0302/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreSight SoC-400 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100536/0302/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100536/0302/en",
      "ClickUri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight SoC-400 Technical Reference Manual CoreSight SoC-400",
      "FirstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ..."
    },
    "childResults" : [ {
      "title" : "Typical CoreSight SoC-400 system",
      "uri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system",
      "printableUri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system",
      "clickUri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system",
      "excerpt" : "Typical CoreSight SoC-400 system An example of CoreSight SoC-400 components in a SoC. Figure 1-1 CoreSight SoC-400 system Note The STM and TMC are licensed separately.",
      "firstSentences" : "Typical CoreSight SoC-400 system An example of CoreSight SoC-400 components in a SoC. Figure 1-1 CoreSight SoC-400 system Note The STM and TMC are licensed separately. The ETB and Embedded Trace ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight SoC-400 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100536/0302/en",
        "printableUri" : "https://developer.arm.com/documentation/100536/0302/en",
        "clickUri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight SoC-400 Technical Reference Manual CoreSight SoC-400",
        "firstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreSight SoC-400 Technical Reference Manual ",
          "document_number" : "100536",
          "document_version" : "0302",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3453618",
          "sysurihash" : "sTooHkLAb9h4yIwP",
          "urihash" : "sTooHkLAb9h4yIwP",
          "sysuri" : "https://developer.arm.com/documentation/100536/0302/en",
          "systransactionid" : 864210,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1467029035000,
          "topparentid" : 3453618,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585327011000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; revision r3p2 ; provisions ; Non-Confidential ; English ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; revision r3p2 ; provisions ; Non-Confidential ; English ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146241000,
          "permanentid" : "d77821981644613b6c0fc0e85ff76fd42728c2345245faa74453c153c3af",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e2ba3b2608e4d7f0a38c6",
          "transactionid" : 864210,
          "title" : "ARM CoreSight SoC-400 Technical Reference Manual ",
          "products" : [ "CoreSight SoC-400" ],
          "date" : 1649146241000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100536:0302:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146241052927017,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4566,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145954414,
          "syssize" : 4566,
          "sysdate" : 1649146241000,
          "haslayout" : "1",
          "topparent" : "3453618",
          "label_version" : "r3p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3453618,
          "content_description" : "ARM CoreSight SoC-400 Technical Reference Manual (TRM). This book describes how to incorporate CoreSight System Components into designs and produce real-time instruction and data trace information from a SoC.",
          "wordcount" : 302,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146241000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100536/0302/?lang=en",
          "modified" : 1636371564000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146241052927017,
          "uri" : "https://developer.arm.com/documentation/100536/0302/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight SoC-400 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100536/0302/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100536/0302/en",
        "ClickUri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight SoC-400 Technical Reference Manual CoreSight SoC-400",
        "FirstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Typical CoreSight SoC-400 system ",
        "document_number" : "100536",
        "document_version" : "0302",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3453618",
        "sysurihash" : "zsbxpNoWxp92LTKP",
        "urihash" : "zsbxpNoWxp92LTKP",
        "sysuri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system",
        "systransactionid" : 864210,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1467029035000,
        "topparentid" : 3453618,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585327011000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
        "attachmentparentid" : 3453618,
        "parentitem" : "5e7e2ba3b2608e4d7f0a38c6",
        "documenttype" : "html",
        "isattachment" : "3453618",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146248000,
        "permanentid" : "d3446a2c3ec5cdf57e9f5025fe84ac0f050038fc1b5c645aec70e7a5b321",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e2ba3b2608e4d7f0a38cf",
        "transactionid" : 864210,
        "title" : "Typical CoreSight SoC-400 system ",
        "products" : [ "CoreSight SoC-400" ],
        "date" : 1649146248000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100536:0302:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146248170824857,
        "sysisattachment" : "3453618",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3453618,
        "size" : 353,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145954414,
        "syssize" : 353,
        "sysdate" : 1649146248000,
        "haslayout" : "1",
        "topparent" : "3453618",
        "label_version" : "r3p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3453618,
        "content_description" : "ARM CoreSight SoC-400 Technical Reference Manual (TRM). This book describes how to incorporate CoreSight System Components into designs and produce real-time instruction and data trace information from a SoC.",
        "wordcount" : 34,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146248000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100536/0302/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system?lang=en",
        "modified" : 1636371564000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146248170824857,
        "uri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system",
        "syscollection" : "default"
      },
      "Title" : "Typical CoreSight SoC-400 system",
      "Uri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system",
      "PrintableUri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system",
      "ClickUri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system",
      "Excerpt" : "Typical CoreSight SoC-400 system An example of CoreSight SoC-400 components in a SoC. Figure 1-1 CoreSight SoC-400 system Note The STM and TMC are licensed separately.",
      "FirstSentences" : "Typical CoreSight SoC-400 system An example of CoreSight SoC-400 components in a SoC. Figure 1-1 CoreSight SoC-400 system Note The STM and TMC are licensed separately. The ETB and Embedded Trace ..."
    }, {
      "title" : "ARM CoreSight SoC-400 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100536/0302/en",
      "printableUri" : "https://developer.arm.com/documentation/100536/0302/en",
      "clickUri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight SoC-400 Technical Reference Manual CoreSight SoC-400",
      "firstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreSight SoC-400 Technical Reference Manual ",
        "document_number" : "100536",
        "document_version" : "0302",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3453618",
        "sysurihash" : "sTooHkLAb9h4yIwP",
        "urihash" : "sTooHkLAb9h4yIwP",
        "sysuri" : "https://developer.arm.com/documentation/100536/0302/en",
        "systransactionid" : 864210,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1467029035000,
        "topparentid" : 3453618,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585327011000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; revision r3p2 ; provisions ; Non-Confidential ; English ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; revision r3p2 ; provisions ; Non-Confidential ; English ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146241000,
        "permanentid" : "d77821981644613b6c0fc0e85ff76fd42728c2345245faa74453c153c3af",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e2ba3b2608e4d7f0a38c6",
        "transactionid" : 864210,
        "title" : "ARM CoreSight SoC-400 Technical Reference Manual ",
        "products" : [ "CoreSight SoC-400" ],
        "date" : 1649146241000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100536:0302:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146241052927017,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4566,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145954414,
        "syssize" : 4566,
        "sysdate" : 1649146241000,
        "haslayout" : "1",
        "topparent" : "3453618",
        "label_version" : "r3p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3453618,
        "content_description" : "ARM CoreSight SoC-400 Technical Reference Manual (TRM). This book describes how to incorporate CoreSight System Components into designs and produce real-time instruction and data trace information from a SoC.",
        "wordcount" : 302,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146241000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100536/0302/?lang=en",
        "modified" : 1636371564000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146241052927017,
        "uri" : "https://developer.arm.com/documentation/100536/0302/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreSight SoC-400 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100536/0302/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100536/0302/en",
      "ClickUri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight SoC-400 Technical Reference Manual CoreSight SoC-400",
      "FirstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ..."
    }, {
      "title" : "About CoreSight SoC-400",
      "uri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400",
      "printableUri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400",
      "clickUri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400",
      "excerpt" : "About CoreSight SoC-400 This chapter introduces CoreSight SoC-400. It contains the following sections: About CoreSight SoC-400. Compliance. Features. Interfaces.",
      "firstSentences" : "About CoreSight SoC-400 This chapter introduces CoreSight SoC-400. It contains the following sections: About CoreSight SoC-400. Compliance. Features. Interfaces. Configurable options. Test features.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight SoC-400 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100536/0302/en",
        "printableUri" : "https://developer.arm.com/documentation/100536/0302/en",
        "clickUri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight SoC-400 Technical Reference Manual CoreSight SoC-400",
        "firstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreSight SoC-400 Technical Reference Manual ",
          "document_number" : "100536",
          "document_version" : "0302",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3453618",
          "sysurihash" : "sTooHkLAb9h4yIwP",
          "urihash" : "sTooHkLAb9h4yIwP",
          "sysuri" : "https://developer.arm.com/documentation/100536/0302/en",
          "systransactionid" : 864210,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1467029035000,
          "topparentid" : 3453618,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585327011000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; revision r3p2 ; provisions ; Non-Confidential ; English ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; revision r3p2 ; provisions ; Non-Confidential ; English ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146241000,
          "permanentid" : "d77821981644613b6c0fc0e85ff76fd42728c2345245faa74453c153c3af",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e2ba3b2608e4d7f0a38c6",
          "transactionid" : 864210,
          "title" : "ARM CoreSight SoC-400 Technical Reference Manual ",
          "products" : [ "CoreSight SoC-400" ],
          "date" : 1649146241000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100536:0302:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146241052927017,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4566,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145954414,
          "syssize" : 4566,
          "sysdate" : 1649146241000,
          "haslayout" : "1",
          "topparent" : "3453618",
          "label_version" : "r3p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3453618,
          "content_description" : "ARM CoreSight SoC-400 Technical Reference Manual (TRM). This book describes how to incorporate CoreSight System Components into designs and produce real-time instruction and data trace information from a SoC.",
          "wordcount" : 302,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146241000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100536/0302/?lang=en",
          "modified" : 1636371564000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146241052927017,
          "uri" : "https://developer.arm.com/documentation/100536/0302/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight SoC-400 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100536/0302/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100536/0302/en",
        "ClickUri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight SoC-400 Technical Reference Manual CoreSight SoC-400",
        "FirstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About CoreSight SoC-400 ",
        "document_number" : "100536",
        "document_version" : "0302",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3453618",
        "sysurihash" : "9bK708FICQifaV4s",
        "urihash" : "9bK708FICQifaV4s",
        "sysuri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400",
        "systransactionid" : 864210,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1467029035000,
        "topparentid" : 3453618,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585327011000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
        "attachmentparentid" : 3453618,
        "parentitem" : "5e7e2ba3b2608e4d7f0a38c6",
        "documenttype" : "html",
        "isattachment" : "3453618",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146241000,
        "permanentid" : "9fcac6f7e855ce7529c25374e3ed5bc6208a4da70860a38fec889c6ca9f5",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e2ba3b2608e4d7f0a38cb",
        "transactionid" : 864210,
        "title" : "About CoreSight SoC-400 ",
        "products" : [ "CoreSight SoC-400" ],
        "date" : 1649146241000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100536:0302:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146241009173148,
        "sysisattachment" : "3453618",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3453618,
        "size" : 298,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145954414,
        "syssize" : 298,
        "sysdate" : 1649146241000,
        "haslayout" : "1",
        "topparent" : "3453618",
        "label_version" : "r3p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3453618,
        "content_description" : "ARM CoreSight SoC-400 Technical Reference Manual (TRM). This book describes how to incorporate CoreSight System Components into designs and produce real-time instruction and data trace information from a SoC.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146241000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100536/0302/about-coresight-soc-400?lang=en",
        "modified" : 1636371564000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146241009173148,
        "uri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400",
        "syscollection" : "default"
      },
      "Title" : "About CoreSight SoC-400",
      "Uri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400",
      "PrintableUri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400",
      "ClickUri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400",
      "Excerpt" : "About CoreSight SoC-400 This chapter introduces CoreSight SoC-400. It contains the following sections: About CoreSight SoC-400. Compliance. Features. Interfaces.",
      "FirstSentences" : "About CoreSight SoC-400 This chapter introduces CoreSight SoC-400. It contains the following sections: About CoreSight SoC-400. Compliance. Features. Interfaces. Configurable options. Test features."
    } ],
    "totalNumberOfChildResults" : 488,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Structure of CoreSight SoC-400 ",
      "document_number" : "100536",
      "document_version" : "0302",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3453618",
      "sysurihash" : "ojcKu1g1tUðnl3QW",
      "urihash" : "ojcKu1g1tUðnl3QW",
      "sysuri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400",
      "systransactionid" : 864210,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1467029035000,
      "topparentid" : 3453618,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585327011000,
      "sysconcepts" : "trace data ; access components ; CoreSight SoC ; timestamp ; control ; ATB ; triggering ; sinks ; documented separately ; Synchronous ; connection",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
      "attachmentparentid" : 3453618,
      "parentitem" : "5e7e2ba3b2608e4d7f0a38c6",
      "concepts" : "trace data ; access components ; CoreSight SoC ; timestamp ; control ; ATB ; triggering ; sinks ; documented separately ; Synchronous ; connection",
      "documenttype" : "html",
      "isattachment" : "3453618",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649146248000,
      "permanentid" : "decfd0ef775fbf05731088d8e0a5ef7f63a593fda03c4ef72da0bec50b49",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7e2ba3b2608e4d7f0a38cd",
      "transactionid" : 864210,
      "title" : "Structure of CoreSight SoC-400 ",
      "products" : [ "CoreSight SoC-400" ],
      "date" : 1649146248000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100536:0302:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146248290861505,
      "sysisattachment" : "3453618",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3453618,
      "size" : 1084,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145954414,
      "syssize" : 1084,
      "sysdate" : 1649146248000,
      "haslayout" : "1",
      "topparent" : "3453618",
      "label_version" : "r3p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3453618,
      "content_description" : "ARM CoreSight SoC-400 Technical Reference Manual (TRM). This book describes how to incorporate CoreSight System Components into designs and produce real-time instruction and data trace information from a SoC.",
      "wordcount" : 74,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
      "document_revision" : "01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146248000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100536/0302/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400?lang=en",
      "modified" : 1636371564000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146248290861505,
      "uri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400",
      "syscollection" : "default"
    },
    "Title" : "Structure of CoreSight SoC-400",
    "Uri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400",
    "PrintableUri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400",
    "ClickUri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400",
    "Excerpt" : "Replicator. Trace funnel. ... Examples include: Timestamp generator. Timestamp encoder. Timestamp decoder. Structure of CoreSight SoC-400 CoreSight SoC-400",
    "FirstSentences" : "Structure of CoreSight SoC-400 The CoreSight SoC-400 components are grouped into categories for control and access components, sources, links, sinks, and timestamp. Control and access components ..."
  } ]
}