Cadence Genus(TM) Synthesis Solution.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 20.11-s111_1, built Mon Apr 26 02:27:38 PDT 2021
Options: 
Date:    Thu Oct 30 16:20:44 2025
Host:    vlsi-4.iiitk.ac.in (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (6cores*12cpus*1physical cpu*Intel(R) Core(TM) i7-8700 CPU @ 3.20GHz 12288KB) (16201468KB)
PID:     18796
OS:      Red Hat Enterprise Linux Server release 7.9 (Maipo)

Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (6 seconds elapsed).

WARNING: This version of the tool is 1648 days old.
@genus:root: 1> source run.tcl
Sourcing './run.tcl' (Thu Oct 30 16:20:56 IST 2025)...
#@ Begin verbose source ./run.tcl
@file(run.tcl) 2: set_db init_lib_search_path /home/install/FOUNDRY/digital/90nm/dig/lib/
  Setting attribute of root '/': 'init_lib_search_path' = /home/install/FOUNDRY/digital/90nm/dig/lib/
@file(run.tcl) 3: set_db library slow.lib     ;# Use your actual .lib file for 90nm, e.g., slow.lib

Threads Configured:3

  Message Summary for Library slow.lib:
  *************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  Missing library level attribute. [LBR-516]: 1
  *************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'slow.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
  Setting attribute of root '/': 'library' = slow.lib
@file(run.tcl) 6: set_db init_hdl_search_path {./booths_multiplier.v}
  Setting attribute of root '/': 'init_hdl_search_path' = ./booths_multiplier.v
@file(run.tcl) 7: read_hdl booths_multiplier.v
@file(run.tcl) 10: elaborate booths_multiplier
  Library has 324 usable logic and 128 usable sequential lib-cells.
Error   : Could not find an HDL design. [CDFG-210] [elaborate]
        : The design is 'booths_multiplier'.
        : This error may happen if you read a set of files, and you try to elaborate a design which description is not part of the files read. To fix this, check the name of the design you want to elaborate, or check if you have read all the expected RTL files.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
#@ End verbose source ./run.tcl
1
@genus:root: 2> source run.tcl
Sourcing './run.tcl' (Thu Oct 30 16:28:40 IST 2025)...
#@ Begin verbose source ./run.tcl
@file(run.tcl) 2: set_db init_lib_search_path /home/install/FOUNDRY/digital/90nm/dig/lib/
Warning : Cannot modify library search path after reading library(s). [TUI-83]
        : Cannot modify 'init_lib_search_path' attribute to '/home/install/FOUNDRY/digital/90nm/dig/lib/'
        : You must set the 'init_lib_search_path' attribute before you set the 'library' attribute.
  Setting attribute of root '/': 'init_lib_search_path' = /home/install/FOUNDRY/digital/90nm/dig/lib/
@file(run.tcl) 3: set_db library slow.lib
Freeing libraries in memory (slow.lib)

Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'slow.lib'.
  Setting attribute of root '/': 'library' = slow.lib
@file(run.tcl) 6: set_db init_hdl_search_path {./boothsmultiplier}
  Setting attribute of root '/': 'init_hdl_search_path' = ./boothsmultiplier
@file(run.tcl) 9: read_hdl booths_multiplier.v
module booth_multiplier (
                      |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'booth_multiplier' with Verilog module in file './booths_multiplier.v' on line 1, column 23.
        : A Verilog description is replaced when a new description of the same name and same library is read again.
    Verilog descriptions are:
       module
       macromodule
       configuration
    SystemVerilog adds the following descriptions:
       interface
       program
       package.
module alu (
         |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'alu' with Verilog module in file './booths_multiplier.v' on line 37, column 10.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'booth_multiplier' in library 'default' with newly read Verilog module 'booth_multiplier' in the same library in file './booths_multiplier.v' on line 1.
        : A newly read VHDL entity replaces any previously read Verilog module or VHDL entity in the same library if its name matches (case-insensitively) the existing module or entity.
    For instance:
        VHDL 'foo'                  replaces  VHDL {'FOO' or 'foo' or 'Foo' or ...} in the same library
        VHDL 'foo' (in any library) replaces  Verilog {'FOO' or 'foo' or 'Foo' or ...} in the same library
 
A newly read Verilog module replaces any previously read Verilog module if its name matches (case-sensitively) that module.  Further, it replaces any previously read VHDL entity in the same library if its name matches (case -insensitively) that entity.
    For instance:
        Verilog 'foo' replaces    VHDL {'FOO' or 'foo' or 'Foo' or ...} in the same library
        Verilog 'foo' replaces    Verilog 'foo' only
    In addition:
        Verilog 'foo' does not replace Verilog 'FOO' and the two remain as distinct modules.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'alu' in library 'default' with newly read Verilog module 'alu' in the same library in file './booths_multiplier.v' on line 37.
@file(run.tcl) 12: elaborate booths_multiplier
  Library has 324 usable logic and 128 usable sequential lib-cells.
Error   : Could not find an HDL design. [CDFG-210] [elaborate]
        : The design is 'booths_multiplier'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
#@ End verbose source ./run.tcl
1
@genus:root: 3> source run.tcl
Sourcing './run.tcl' (Thu Oct 30 16:29:48 IST 2025)...
#@ Begin verbose source ./run.tcl
@file(run.tcl) 2: set_db init_lib_search_path /home/install/FOUNDRY/digital/90nm/dig/lib/
Warning : Cannot modify library search path after reading library(s). [TUI-83]
        : Cannot modify 'init_lib_search_path' attribute to '/home/install/FOUNDRY/digital/90nm/dig/lib/'
  Setting attribute of root '/': 'init_lib_search_path' = /home/install/FOUNDRY/digital/90nm/dig/lib/
@file(run.tcl) 3: set_db library slow.lib
Freeing libraries in memory (slow.lib)

Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'slow.lib'.
  Setting attribute of root '/': 'library' = slow.lib
@file(run.tcl) 6: set_db init_hdl_search_path {./booths_multiplier.v}
  Setting attribute of root '/': 'init_hdl_search_path' = ./booths_multiplier.v
@file(run.tcl) 9: read_hdl booths_multiplier.v
module booth_multiplier (
                      |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'booth_multiplier' with Verilog module in file './booths_multiplier.v' on line 1, column 23.
module alu (
         |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'alu' with Verilog module in file './booths_multiplier.v' on line 37, column 10.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'booth_multiplier' in library 'default' with newly read Verilog module 'booth_multiplier' in the same library in file './booths_multiplier.v' on line 1.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'alu' in library 'default' with newly read Verilog module 'alu' in the same library in file './booths_multiplier.v' on line 37.
@file(run.tcl) 12: elaborate booths_multiplier
  Library has 324 usable logic and 128 usable sequential lib-cells.
Error   : Could not find an HDL design. [CDFG-210] [elaborate]
        : The design is 'booths_multiplier'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
#@ End verbose source ./run.tcl
1
@genus:root: 4> source run.tcl
Sourcing './run.tcl' (Thu Oct 30 16:32:30 IST 2025)...
#@ Begin verbose source ./run.tcl
@file(run.tcl) 2: set_db init_lib_search_path /home/install/FOUNDRY/digital/90nm/dig/lib/
Warning : Cannot modify library search path after reading library(s). [TUI-83]
        : Cannot modify 'init_lib_search_path' attribute to '/home/install/FOUNDRY/digital/90nm/dig/lib/'
  Setting attribute of root '/': 'init_lib_search_path' = /home/install/FOUNDRY/digital/90nm/dig/lib/
@file(run.tcl) 3: set_db library slow.lib
Freeing libraries in memory (slow.lib)

Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'slow.lib'.
  Setting attribute of root '/': 'library' = slow.lib
@file(run.tcl) 6: set_db init_hdl_search_path {./booths_multiplier.v}
  Setting attribute of root '/': 'init_hdl_search_path' = ./booths_multiplier.v
@file(run.tcl) 9: read_hdl booths_multiplier.v
module alu (
         |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'alu' with Verilog module in file './booths_multiplier.v' on line 37, column 10.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'alu' in library 'default' with newly read Verilog module 'alu' in the same library in file './booths_multiplier.v' on line 37.
@file(run.tcl) 12: elaborate booths_multiplier
  Library has 324 usable logic and 128 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'booths_multiplier' from file './booths_multiplier.v'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'booths_multiplier'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: booths_multiplier, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: booths_multiplier, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(run.tcl) 15: read_sdc input_constraints.sdc
Statistics for commands executed by read_sdc:
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_ports"                - successful      6 , failed      0 (runtime  0.00)
 "set_drive"                - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      2 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
@file(run.tcl) 18: syn_generic
##Generic Timing Info for library domain: _default_ typical gate delay: 127.0 ps std_slew: 15.5 ps std_load: 7.0 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: booths_multiplier, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'booths_multiplier' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:11:42) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:30 (Oct30) |  339.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: booths_multiplier, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: booths_multiplier, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: booths_multiplier, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: booths_multiplier, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: booths_multiplier, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: booths_multiplier, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: booths_multiplier, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: booths_multiplier, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting priority mux optimization [v1.0] (stage: pre_rtlopt, startdef: booths_multiplier, recur: true)
Completed priority mux optimization (accepts: 0, rejects: 0, runtime: 0.012s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: booths_multiplier, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: booths_multiplier, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.001s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: booths_multiplier, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: booths_multiplier, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: booths_multiplier, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: booths_multiplier, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.000s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: booths_multiplier, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: booths_multiplier, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: booths_multiplier, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.001s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: booths_multiplier, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: booths_multiplier, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: booths_multiplier, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Number of big hc bmuxes before = 0
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'booths_multiplier'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'booths_multiplier'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr0
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c1 in booths_multiplier':
	  (addinc_sub1_add_42_24, add1_add_42_20)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c2 in booths_multiplier':
	  (addinc_sub1_add_42_24, add1_add_42_20)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c3 in booths_multiplier':
	  (addinc_sub1_add_42_24, add1_add_42_20)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c4 in booths_multiplier':
	  (addinc_sub1_add_42_24, add1_add_42_20)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c5 in booths_multiplier':
	  (addinc_sub1_add_42_24, add1_add_42_20)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c6 in booths_multiplier':
	  (sub1_add_42_20, add1_add_42_20)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c6 in booths_multiplier':
	  (final_adder_sub1_add_42_20_Y_add1_add_42_20, addinc_sub1_add_42_24)

CDN_DP_region_0_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_0_c0 in booths_multiplier: area: 1556354760 ,dp = 6 mux = 3 sg = slow         worst_clk_period: -4592025429598128418234748831692116149235898805219954115030684895830476919243097512936637919675239514825721346535811144943579245558740388318156317505378586301792937966974441001025766115309076652860289207701967787347226504510999663689152188569737662536104432667529621387450777600.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_0_0_c1 in booths_multiplier: area: 949834155 ,dp = 2 mux = 5 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_0_c2 in booths_multiplier: area: 949834155 ,dp = 2 mux = 5 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_0_c3 in booths_multiplier: area: 949834155 ,dp = 2 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_0_c4 in booths_multiplier: area: 949834155 ,dp = 2 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_0_c5 in booths_multiplier: area: 949834155 ,dp = 2 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_0_c6 in booths_multiplier: area: 1140563905 ,dp = 2 mux = 6 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

CDN_DP_region_0_0_c7 in booths_multiplier: area: 1377068795 ,dp = 3 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

Best config: CDN_DP_region_0_0_c5 in booths_multiplier: area: 949834155 ,dp = 2 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 949834155.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c5)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       1556354760          949834155          949834155          949834155          949834155          949834155         1140563905         1377068795  
##>            WNS         +7750.40           +8010.40           +8010.40           +8010.40           +8010.40           +8010.40           +7849.90           +8145.30  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  2                  2                  2                  2                  2                  2                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  1                  1                  1                  1                  1                  2                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c5
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START             1556354760 (      )     7750.40 (        )             0 (        )              
##> datapath_rewrite_one_def       START             1556354760 ( +0.00)     7750.40 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             1556354760 ( +0.00)     7750.40 (   +0.00)             0 (       0)              
##>                                  END             1518208810 ( -2.45)     7750.40 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             1518208810 ( +0.00)     7750.40 (   +0.00)             0 (       0)              
##>                                  END             1518208810 ( +0.00)     7750.40 (   +0.00)             0 (       0)           0  
##>                                  END             1518208810 ( -2.45)     7750.40 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             1518208810 ( +0.00)     7750.40 (   +0.00)             0 (       0)              
##>                                  END             1369439605 ( -9.80)     8138.20 ( +387.80)             0 (       0)           0  
##>                                  END             1369439605 (-12.01)     8138.20 ( +387.80)             0 (       0)           0  
##>canonicalize_by_names           START             1369439605 ( +0.00)     8138.20 (   +0.00)             0 (       0)              
##>                                  END             1369439605 ( +0.00)     8138.20 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             1369439605 ( +0.00)     8138.20 (   +0.00)             0 (       0)              
##>                                  END             1369439605 ( +0.00)     8138.20 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START             1369439605 ( +0.00)     8138.20 (   +0.00)             0 (       0)              
##>                                  END             1369439605 ( +0.00)     8138.20 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START             1369439605 ( +0.00)     8138.20 (   +0.00)             0 (       0)              
##>                                  END              949834155 (-30.64)     8010.40 ( -127.80)             0 (       0)           0  
##>datapath_rewrite_post_share     START              949834155 ( +0.00)     8010.40 (   +0.00)             0 (       0)              
##>                                  END              949834155 ( +0.00)     8010.40 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START              949834155 ( +0.00)     8010.40 (   +0.00)             0 (       0)              
##>                                  END              949834155 ( +0.00)     8010.40 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START              949834155 ( +0.00)     8010.40 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START              949834155 ( +0.00)     8010.40 (   +0.00)             0 (       0)              
##>                                  END              949834155 ( +0.00)     8010.40 (   +0.00)             0 (       0)           0  
##>                                  END              949834155 ( +0.00)     8010.40 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START              949834155 ( +0.00)     8010.40 (   +0.00)             0 (       0)              
##>                                  END              949834155 ( +0.00)     8010.40 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START              949834155 ( +0.00)     8010.40 (   +0.00)             0 (       0)              
##>                                  END              949834155 ( +0.00)     8010.40 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              949834155 ( +0.00)     8010.40 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              949834155 ( +0.00)     8010.40 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START              949834155 ( +0.00)     8010.40 (   +0.00)             0 (       0)              
##>                                  END              949834155 ( +0.00)     8010.40 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START              949834155 ( +0.00)     8010.40 (   +0.00)             0 (       0)              
##>                                  END              949834155 ( +0.00)     8010.40 (   +0.00)             0 (       0)           0  
##>  rewrite                       START              949834155 ( +0.00)     8010.40 (   +0.00)             0 (       0)              (a,ar) add_ci --> add_and_inc 
##>                                  END             1113861740 (+17.27)     7609.60 ( -400.80)             0 (       0)           0  
##>                                  END             1113861740 (+17.27)     7609.60 ( -400.80)             0 (       0)           0  
##> speculate_in_gdef              START             1113861740 ( +0.00)     7609.60 (   +0.00)             0 (       0)              
##>  pre_speculate_mux_merge       START             1113861740 ( +0.00)     7609.60 (   +0.00)             0 (       0)              
##>                                  END             1113861740 ( +0.00)     7609.60 (   +0.00)             0 (       0)           0  
##>                                  END             1113861740 ( +0.00)     7609.60 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             1113861740 ( +0.00)     7609.60 (   +0.00)             0 (       0)              
##>                                  END              949834155 (-14.73)     8010.40 ( +400.80)             0 (       0)           0  
##>                                  END              949834155 ( +0.00)     8010.40 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START              949834155 ( +0.00)     8010.40 (   +0.00)             0 (       0)              
##>                                  END              949834155 ( +0.00)     8010.40 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START              949834155 ( +0.00)     8010.40 (   +0.00)             0 (       0)              
##>                                  END              949834155 ( +0.00)     8010.40 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START              949834155 ( +0.00)     8010.40 (   +0.00)             0 (       0)              
##>                                  END              949834155 ( +0.00)     8010.40 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START              949834155 ( +0.00)     8010.40 (   +0.00)             0 (       0)              
##>                                  END              949834155 ( +0.00)     8010.40 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START              949834155 ( +0.00)     8010.40 (   +0.00)             0 (       0)              
##>                                  END              949834155 ( +0.00)     8010.40 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START              949834155 ( +0.00)     8010.40 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START              949834155 ( +0.00)     8010.40 (   +0.00)             0 (       0)              
##>                                  END              949834155 ( +0.00)     8010.40 (   +0.00)             0 (       0)           0  
##>                                  END              949834155 ( +0.00)     8010.40 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START              949834155 ( +0.00)     8010.40 (   +0.00)             0 (       0)              
##>                                  END              949834155 ( +0.00)     8010.40 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START              949834155 ( +0.00)     8010.40 (   +0.00)             0 (       0)              
##>                                  END              949834155 ( +0.00)     8010.40 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              949834155 ( +0.00)     8010.40 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              949834155 ( +0.00)     8010.40 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START              949834155 ( +0.00)     8010.40 (   +0.00)             0 (       0)              
##>                                  END              949834155 ( +0.00)     8010.40 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START              949834155 ( +0.00)     8010.40 (   +0.00)             0 (       0)              
##>                                  END              949834155 ( +0.00)     8010.40 (   +0.00)             0 (       0)           0  
##>  rewrite                       START              949834155 ( +0.00)     8010.40 (   +0.00)             0 (       0)              (a,ar) add_ci --> add_and_inc 
##>                                  END             1113861740 (+17.27)     7609.60 ( -400.80)             0 (       0)           0  
##>                                  END             1113861740 (+17.27)     7609.60 ( -400.80)             0 (       0)           0  
##> speculate_in_gdef              START             1113861740 ( +0.00)     7609.60 (   +0.00)             0 (       0)              
##>  pre_speculate_mux_merge       START             1113861740 ( +0.00)     7609.60 (   +0.00)             0 (       0)              
##>                                  END             1113861740 ( +0.00)     7609.60 (   +0.00)             0 (       0)           0  
##>                                  END             1113861740 ( +0.00)     7609.60 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             1113861740 ( +0.00)     7609.60 (   +0.00)             0 (       0)              
##>                                  END              949834155 (-14.73)     8010.40 ( +400.80)             0 (       0)           0  
##>                                  END              949834155 ( +0.00)     8010.40 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START              949834155 ( +0.00)     8010.40 (   +0.00)             0 (       0)              
##>                                  END              949834155 ( +0.00)     8010.40 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START              949834155 ( +0.00)     8010.40 (   +0.00)             0 (       0)              
##>                                  END              949834155 ( +0.00)     8010.40 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START              949834155 ( +0.00)     8010.40 (   +0.00)             0 (       0)              
##>                                  END              949834155 ( +0.00)     8010.40 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START              949834155 ( +0.00)     8010.40 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START              949834155 ( +0.00)     8010.40 (   +0.00)             0 (       0)              
##>                                  END              949834155 ( +0.00)     8010.40 (   +0.00)             0 (       0)           0  
##>                                  END              949834155 ( +0.00)     8010.40 (   +0.00)             0 (       0)           0  
##>create_score                    START              949834155 ( +0.00)     8010.40 (   +0.00)             0 (       0)              
##>                                  END              949834155 ( +0.00)     8010.40 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c5
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_0_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(2), factoring(0), sharing(1), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_1'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr1
CDN_DP_region_0_1 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_1_c0 in booths_multiplier: area: 61033520 ,dp = 1 mux = 0 sg = slow         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_0_1_c1 in booths_multiplier: area: 53404330 ,dp = 1 mux = 0 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_1_c2 in booths_multiplier: area: 53404330 ,dp = 1 mux = 0 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_1_c3 in booths_multiplier: area: 53404330 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_1_c4 in booths_multiplier: area: 53404330 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_1_c5 in booths_multiplier: area: 53404330 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_1_c6 in booths_multiplier: area: 53404330 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_1_c7 in booths_multiplier: area: 53404330 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
Best config: CDN_DP_region_0_1_c7 in booths_multiplier: area: 53404330 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 53404330.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_1_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area         61033520           53404330           53404330           53404330           53404330           53404330           53404330           53404330  
##>            WNS         +8771.80           +8763.50           +8763.50           +8763.50           +8763.50           +8763.50           +8763.50           +8763.50  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_1_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START               61033520 (      )     8771.80 (        )             0 (        )              
##> rewrite                        START              102994065 (+68.75)     8729.30 (  -42.50)             0 (       0)              (a,ar) Expr1_from --> Expr1_to
##>                                  END              221246510 (+114.81)     8736.40 (   +7.10)             0 (       0)           0  
##>                                  END               61033520 ( +0.00)     8771.80 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START               61033520 ( +0.00)     8771.80 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START               61033520 ( +0.00)     8771.80 (   +0.00)             0 (       0)              
##>                                  END               61033520 ( +0.00)     8771.80 (   +0.00)             0 (       0)           0  
##> csa_opto                       START               61033520 ( +0.00)     8771.80 (   +0.00)             0 (       0)              
##>                                  END               64848115 ( +6.25)     8729.10 (  -42.70)             0 (       0)           0  
##>                                  END               64848115 ( +6.25)     8729.10 (  -42.70)             0 (       0)           0  
##>canonicalize_by_names           START               64848115 ( +0.00)     8729.10 (   +0.00)             0 (       0)              
##>                                  END               64848115 ( +0.00)     8729.10 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START               64848115 ( +0.00)     8729.10 (   +0.00)             0 (       0)              
##>                                  END               64848115 ( +0.00)     8729.10 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START               64848115 ( +0.00)     8729.10 (   +0.00)             0 (       0)              
##>                                  END               64848115 ( +0.00)     8729.10 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START               64848115 ( +0.00)     8729.10 (   +0.00)             0 (       0)              
##>                                  END               64848115 ( +0.00)     8729.10 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START               64848115 ( +0.00)     8729.10 (   +0.00)             0 (       0)              
##>                                  END               64848115 ( +0.00)     8729.10 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START               64848115 ( +0.00)     8729.10 (   +0.00)             0 (       0)              
##>                                  END               64848115 ( +0.00)     8729.10 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START               64848115 ( +0.00)     8729.10 (   +0.00)             0 (       0)              
##>                                  END               64848115 ( +0.00)     8729.10 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START               64848115 ( +0.00)     8729.10 (   +0.00)             0 (       0)              
##>                                  END               64848115 ( +0.00)     8729.10 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START               64848115 ( +0.00)     8729.10 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START               64848115 ( +0.00)     8729.10 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START               64848115 ( +0.00)     8729.10 (   +0.00)             0 (       0)              
##>                                  END               64848115 ( +0.00)     8729.10 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START               64848115 ( +0.00)     8729.10 (   +0.00)             0 (       0)              
##>                                  END               64848115 ( +0.00)     8729.10 (   +0.00)             0 (       0)           0  
##>                                  END               64848115 ( +0.00)     8729.10 (   +0.00)             0 (       0)           0  
##> csa_opto                       START               64848115 ( +0.00)     8729.10 (   +0.00)             0 (       0)              
##>                                  END               64848115 ( +0.00)     8729.10 (   +0.00)             0 (       0)           0  
##>                                  END               64848115 ( +0.00)     8729.10 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START               64848115 ( +0.00)     8729.10 (   +0.00)             0 (       0)              
##>                                  END               53404330 (-17.65)     8763.50 (  +34.40)             0 (       0)           0  
##>group_csa_final_adder_dp        START               53404330 ( +0.00)     8763.50 (   +0.00)             0 (       0)              
##>                                  END               53404330 ( +0.00)     8763.50 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START               53404330 ( +0.00)     8763.50 (   +0.00)             0 (       0)              
##>                                  END               53404330 ( +0.00)     8763.50 (   +0.00)             0 (       0)           0  
##>create_score                    START               53404330 ( +0.00)     8763.50 (   +0.00)             0 (       0)              
##>                                  END               53404330 ( +0.00)     8763.50 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_1_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_0_1'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'booths_multiplier'.
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: booths_multiplier, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: booths_multiplier, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: booths_multiplier, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.008s)
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|    Id     |  Sev   |Count |                                                                  Message Text                                                                   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-210  |Error   |    3 |Could not find an HDL design.                                                                                                                    |
|           |        |      |This error may happen if you read a set of files, and you try to elaborate a design which description is not part of the files read. To fix      |
|           |        |      | this, check the name of the design you want to elaborate, or check if you have read all the expected RTL files.                                 |
| CWD-19    |Info    |   75 |An implementation was inferred.                                                                                                                  |
| DPOPT-1   |Info    |    1 |Optimizing datapath logic.                                                                                                                       |
| DPOPT-2   |Info    |    1 |Done optimizing datapath logic.                                                                                                                  |
| DPOPT-3   |Info    |    2 |Implementing datapath configurations.                                                                                                            |
| DPOPT-4   |Info    |    2 |Done implementing datapath configurations.                                                                                                       |
| DPOPT-6   |Info    |    1 |Pre-processed datapath logic.                                                                                                                    |
| ELAB-1    |Info    |    1 |Elaborating Design.                                                                                                                              |
| ELAB-2    |Info    |    1 |Elaborating Subdesign.                                                                                                                           |
| ELAB-3    |Info    |    1 |Done Elaborating Design.                                                                                                                         |
| GLO-51    |Info    |    2 |Hierarchical instance automatically ungrouped.                                                                                                   |
|           |        |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the          |
|           |        |      | root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or  |
|           |        |      | modules to 'false'.                                                                                                                             |
| HPT-76    |Warning |    5 |Replacing previously read Verilog module or VHDL entity.                                                                                         |
|           |        |      |A newly read VHDL entity replaces any previously read Verilog module or VHDL entity in the same library if its name matches (case-insensitively) |
|           |        |      | the existing module or entity.
    For instance:
        VHDL 'foo'                  replaces  VHDL {'FOO' or 'foo' or 'Foo' or ...}            |
|           |        |      | in the same library
        VHDL 'foo' (in any library) replaces  Verilog {'FOO' or 'foo' or 'Foo' or ...}                                      |
|           |        |      | in the same library
 
A newly read Verilog module replaces any previously read Verilog module if its name matches (case-sensitively)            |
|           |        |      | that module.  Further, it replaces any previously read VHDL entity in the same library if its name matches (case -insensitively)                |
|           |        |      | that entity.
    For instance:
        Verilog 'foo' replaces    VHDL {'FOO' or 'foo' or 'Foo' or ...}                                          |
|           |        |      | in the same library
        Verilog 'foo' replaces    Verilog 'foo' only
    In addition:
        Verilog 'foo' does not replace Verilog 'FOO'  |
|           |        |      | and the two remain as distinct modules.                                                                                                         |
| LBR-41    |Info    |    4 |An output library pin lacks a function attribute.                                                                                                |
|           |        |      |If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model                                  |
|           |        |      | (because one of its outputs does not have a valid function.                                                                                     |
| LBR-155   |Info    | 1488 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                         |
|           |        |      |The 'timing_sense' attribute will be respected.                                                                                                  |
| LBR-161   |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.                                                       |
| LBR-162   |Info    |  496 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                                          |
|           |        |      |Setting the 'timing_sense' to non_unate.                                                                                                         |
| LBR-170   |Info    |  128 |Ignoring specified timing sense.                                                                                                                 |
|           |        |      |Timing sense should never be set with 'rising_edge' or 'falling_edge' timing type.                                                               |
| LBR-412   |Info    |    4 |Created nominal operating condition.                                                                                                             |
|           |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source                                 |
|           |        |      | (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).                                     |
| LBR-516   |Info    |    1 |Missing library level attribute.                                                                                                                 |
| LBR-518   |Info    |    1 |Missing a function attribute in the output pin definition.                                                                                       |
| PHYS-752  |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                     |
| RTLOPT-30 |Info    |    7 |Accepted resource sharing opportunity.                                                                                                           |
| RTLOPT-40 |Info    |   12 |Transformed datapath macro.                                                                                                                      |
| SYNTH-1   |Info    |    1 |Synthesizing.                                                                                                                                    |
| TIM-1000  |Info    |    1 |Multimode clock gating check is disabled.                                                                                                        |
| TUI-83    |Warning |    3 |Cannot modify library search path after reading library(s).                                                                                      |
|           |        |      |You must set the 'init_lib_search_path' attribute before you set the 'library' attribute.                                                        |
| VLOGPT-6  |Warning |    5 |Replacing previously read Verilog description.                                                                                                   |
|           |        |      |A Verilog description is replaced when a new description of the same name and same library is read again.
    Verilog descriptions are:
         |
|           |        |      | module
       macromodule
       configuration
    SystemVerilog adds the following descriptions:
       interface
       program
              |
|           |        |      | package.                                                                                                                                        |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 sequential instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
new_area=3002086265  new_slack=7383.80  new_is_better=0
Multi-threaded Virtual Mapping    (8 threads, 8 of 12 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|   Id   |Sev  |Count |                                                                     Message Text                                                                      |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| GB-6   |Info |    2 |A datapath component has been ungrouped.                                                                                                               |
| GLO-34 |Info |    1 |Deleting instances not driving any primary outputs.                                                                                                    |
|        |     |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary    |
|        |     |      | outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated  |
|        |     |      | set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign  |
|        |     |      | attribute to 'false' or 'preserve' instance attribute to 'true'.                                                                                      |
| GLO-42 |Info |    2 |Equivalent sequential instances have been merged.                                                                                                      |
|        |     |      |To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the              |
|        |     |      | 'optimize_merge_seq' instance attribute to 'false'.                                                                                                   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'clk' target slack:   295 ps
Target path end-point (Pin: A_reg[6]/d)


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                    44        100.0
Excluded from State Retention      44        100.0
    - Will not convert             44        100.0
      - Preserved                   0          0.0
      - Power intent excluded      44        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 3, CPU_Time 1.720324999999999
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:11:42) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:30 (Oct30) |  339.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:11:45) |  00:00:01(00:00:03) | 100.0(100.0) |   16:32:33 (Oct30) |  339.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:11:42) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:30 (Oct30) |  339.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:11:45) |  00:00:01(00:00:03) | 100.0(100.0) |   16:32:33 (Oct30) |  339.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:11:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:33 (Oct30) |  339.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -       284      3040       339
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -       213      2460       339
##>G:Misc                               3
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        3
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'booths_multiplier' to generic gates.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@file(run.tcl) 19: syn_map
##Generic Timing Info for library domain: _default_ typical gate delay: 127.0 ps std_slew: 15.5 ps std_load: 7.0 fF
Info    : Mapping. [SYNTH-4]
        : Mapping 'booths_multiplier' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:11:42) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:30 (Oct30) |  339.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:11:45) |  00:00:01(00:00:03) | 100.0(100.0) |   16:32:33 (Oct30) |  339.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:11:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:33 (Oct30) |  339.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:11:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:33 (Oct30) |  339.1 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:11:42) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:30 (Oct30) |  339.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:11:45) |  00:00:01(00:00:03) | 100.0(100.0) |   16:32:33 (Oct30) |  339.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:11:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:33 (Oct30) |  339.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:11:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:33 (Oct30) |  339.1 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:11:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:33 (Oct30) |  339.1 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads, 8 of 12 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'clk' target slack:   295 ps
Target path end-point (Pin: A_reg[6]/d)

Multi-threaded Virtual Mapping    (8 threads, 8 of 12 CPUs usable)
Multi-threaded Technology Mapping (8 threads, 8 of 12 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                 1541        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk               295     7119             10000 

 
Global incremental target info
==============================
Cost Group 'clk' target slack:   196 ps
Target path end-point (Pin: A_reg[5]/D (DFFQX1/D))

==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
-----------------------------------------------------------------------
|    Id    |Sev  |Count |                Message Text                 |
-----------------------------------------------------------------------
| PHYS-752 |Info |    1 |Partition Based Synthesis execution skipped. |
| SYNTH-2  |Info |    1 |Done synthesizing.                           |
| SYNTH-4  |Info |    1 |Mapping.                                     |
-----------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr                1538        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk               196     7160             10000 


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                    44        100.0
Excluded from State Retention      44        100.0
    - Will not convert             44        100.0
      - Preserved                   0          0.0
      - Power intent excluded      44        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 0, CPU_Time 1.2766140000000021
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:11:42) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:30 (Oct30) |  339.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:11:45) |  00:00:01(00:00:03) |  57.4(100.0) |   16:32:33 (Oct30) |  339.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:11:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:33 (Oct30) |  339.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:11:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:33 (Oct30) |  339.1 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:11:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:33 (Oct30) |  339.1 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:11:45) |  00:00:01(00:00:00) |  42.6(  0.0) |   16:32:33 (Oct30) |  339.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/booths_multiplier/fv_map.fv.json' for netlist 'fv/booths_multiplier/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/booths_multiplier/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:11:42) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:30 (Oct30) |  339.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:11:45) |  00:00:01(00:00:03) |  57.4( 75.0) |   16:32:33 (Oct30) |  339.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:11:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:33 (Oct30) |  339.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:11:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:33 (Oct30) |  339.1 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:11:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:33 (Oct30) |  339.1 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:11:45) |  00:00:01(00:00:00) |  42.6(  0.0) |   16:32:33 (Oct30) |  339.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:11:46) |  00:00:00(00:00:01) |   0.0( 25.0) |   16:32:34 (Oct30) |  339.1 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.0002999999999993008
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:11:42) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:30 (Oct30) |  339.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:11:45) |  00:00:01(00:00:03) |  57.4( 75.0) |   16:32:33 (Oct30) |  339.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:11:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:33 (Oct30) |  339.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:11:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:33 (Oct30) |  339.1 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:11:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:33 (Oct30) |  339.1 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:11:45) |  00:00:01(00:00:00) |  42.6(  0.0) |   16:32:33 (Oct30) |  339.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:11:46) |  00:00:00(00:00:01) |   0.0( 25.0) |   16:32:34 (Oct30) |  339.1 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:11:46) |  00:00:00(00:00:00) |  -0.0(  0.0) |   16:32:34 (Oct30) |  339.1 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:booths_multiplier ... 

IOPT-REDREM: Performing redundancy removal: Detected 1 redundant wires. CPU time 0.001 seconds.

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:11:42) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:30 (Oct30) |  339.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:11:45) |  00:00:01(00:00:03) |  57.4( 75.0) |   16:32:33 (Oct30) |  339.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:11:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:33 (Oct30) |  339.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:11:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:33 (Oct30) |  339.1 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:11:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:33 (Oct30) |  339.1 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:11:45) |  00:00:01(00:00:00) |  42.6(  0.0) |   16:32:33 (Oct30) |  339.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:11:46) |  00:00:00(00:00:01) |   0.0( 25.0) |   16:32:34 (Oct30) |  339.1 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:11:46) |  00:00:00(00:00:00) |  -0.0(  0.0) |   16:32:34 (Oct30) |  339.1 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:11:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:34 (Oct30) |  339.1 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                  1538        0         0    113066

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total DRC Total
                           Total  Weighted      Neg       Max 
Operation                   Area   Slacks      Slack      Cap 
 init_delay                 1538        0         0    113066

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total DRC Total
                           Total  Weighted      Neg       Max 
Operation                   Area   Slacks      Slack      Cap 
 init_tns                   1538        0         0    113066

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time -0.0003550000000025477
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:11:42) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:30 (Oct30) |  339.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:11:45) |  00:00:01(00:00:03) |  57.4( 75.0) |   16:32:33 (Oct30) |  339.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:11:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:33 (Oct30) |  339.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:11:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:33 (Oct30) |  339.1 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:11:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:33 (Oct30) |  339.1 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:11:45) |  00:00:01(00:00:00) |  42.6(  0.0) |   16:32:33 (Oct30) |  339.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:11:46) |  00:00:00(00:00:01) |   0.0( 25.0) |   16:32:34 (Oct30) |  339.1 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:11:46) |  00:00:00(00:00:00) |  -0.0(  0.0) |   16:32:34 (Oct30) |  339.1 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:11:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:34 (Oct30) |  339.1 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:11:46) |  00:00:00(00:00:00) |  -0.0(  0.0) |   16:32:34 (Oct30) |  339.1 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:11:42) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:30 (Oct30) |  339.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:11:45) |  00:00:01(00:00:03) |  57.4( 75.0) |   16:32:33 (Oct30) |  339.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:11:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:33 (Oct30) |  339.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:11:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:33 (Oct30) |  339.1 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:29(00:11:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:33 (Oct30) |  339.1 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:11:45) |  00:00:01(00:00:00) |  42.6(  0.0) |   16:32:33 (Oct30) |  339.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:11:46) |  00:00:00(00:00:01) |   0.0( 25.0) |   16:32:34 (Oct30) |  339.1 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:11:46) |  00:00:00(00:00:00) |  -0.0(  0.0) |   16:32:34 (Oct30) |  339.1 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:11:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:34 (Oct30) |  339.1 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:11:46) |  00:00:00(00:00:00) |  -0.0(  0.0) |   16:32:34 (Oct30) |  339.1 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:11:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:32:34 (Oct30) |  339.1 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -       213      2460       339
##>M:Pre Cleanup                        0         -         -       213      2460       339
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -       128      1538       339
##>M:Const Prop                         0      7159         0       128      1538       339
##>M:Cleanup                            0      7159         0       128      1538       339
##>M:MBCI                               0         -         -       128      1538       339
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               0
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        1
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'booths_multiplier'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
@file(run.tcl) 20: syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'booths_multiplier' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total DRC Total
                           Total  Weighted      Neg       Max 
Operation                   Area   Slacks      Slack      Cap 
 init_iopt                  1538        0         0    113066
IOPT-REDREM: Performing redundancy removal: Detected 0 redundant wires. CPU time 0.000 seconds.

-------------------------------------------------------------------------------
 const_prop                 1538        0         0    113066
 simp_cc_inputs             1537        0         0    113066
-------------------------------------------------------------------------------
 hi_fo_buf                  1537        0         0    113066

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total DRC Total
                           Total  Weighted      Neg       Max 
Operation                   Area   Slacks      Slack      Cap 
 init_delay                 1537        0         0    113066

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                   1537        0         0    113066

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00

 incr_max_cap               1949        0         0    112968

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        32  (        0 /        0 )  0.00
        plc_star        32  (        0 /        0 )  0.00
      drc_buf_sp        64  (        0 /       32 )  0.01
        drc_bufs        64  (       16 /       32 )  0.01
        drc_fopt        16  (        0 /        0 )  0.00
        drc_bufb        16  (        0 /        0 )  0.00
      simple_buf        16  (        0 /        0 )  0.03
             dup        16  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz        16  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   1949        0         0    112968

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                  1949        0         0    112968
 merge_bi                   1929        0         0    112968
 rem_inv_qb                 1634        0         0    112968
 seq_res_area               1589        0         0    112968
 io_phase                   1589        0         0    112968
 area_down                  1588        0         0    112968

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf        16  (        0 /        0 )  0.01
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         3  (        1 /        1 )  0.00
      rem_inv_qb        17  (        1 /        1 )  0.01
    seq_res_area         3  (        1 /        1 )  0.43
        io_phase         1  (        1 /        1 )  0.00
       gate_comp         4  (        0 /        0 )  0.01
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area        12  (        0 /       12 )  0.00
       area_down         5  (        1 /        1 )  0.01
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf        16  (        0 /        0 )  0.02
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         2  (        0 /        0 )  0.00
      rem_inv_qb         2  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total DRC Total
                           Total  Weighted      Neg       Max 
Operation                   Area   Slacks      Slack      Cap 
 init_delay                 1588        0         0    112968

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                   1588        0         0    112968

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        16  (        0 /        0 )  0.00
        plc_star        16  (        0 /        0 )  0.00
        drc_bufs        32  (        0 /       16 )  0.01
        drc_fopt        16  (        0 /        0 )  0.00
        drc_bufb        16  (        0 /        0 )  0.00
      simple_buf        16  (        0 /        0 )  0.03
             dup        16  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz        16  (        0 /        0 )  0.02


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   1588        0         0    112968

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                  1588        0         0    112968

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf        16  (        0 /        0 )  0.01
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         2  (        0 /        0 )  0.00
      rem_inv_qb         2  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         4  (        0 /        0 )  0.01
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area        12  (        0 /       12 )  0.00
       area_down         4  (        0 /        0 )  0.01
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total DRC Total
                           Total  Weighted      Neg       Max 
Operation                   Area   Slacks      Slack      Cap 
 init_delay                 1588        0         0    112968

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                   1588        0         0    112968

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        16  (        0 /        0 )  0.00
        plc_star        16  (        0 /        0 )  0.00
        drc_bufs        32  (        0 /       16 )  0.00
        drc_fopt        16  (        0 /        0 )  0.00
        drc_bufb        16  (        0 /        0 )  0.00
      simple_buf        16  (        0 /        0 )  0.03
             dup        16  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz        16  (        0 /        0 )  0.03


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------
|   Id    |Sev  |Count |                                  Message Text                                   |
----------------------------------------------------------------------------------------------------------
| CFM-1   |Info |    1 |Wrote dofile.                                                                    |
| CFM-5   |Info |    1 |Wrote formal verification information.                                           |
| CFM-212 |Info |    1 |Forcing flat compare.                                                            |
| CPI-506 |Info |    1 |Command 'commit_power_intent' cannot proceed as there is no power intent loaded. |
| PA-7    |Info |    4 |Resetting power analysis results.                                                |
|         |     |      |All computed switching activities are removed.                                   |
| SYNTH-5 |Info |    1 |Done mapping.                                                                    |
| SYNTH-7 |Info |    1 |Incrementally optimizing.                                                        |
----------------------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'booths_multiplier'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(run.tcl) 23: write_hdl > outputs/booths_multiplier_netlist.v
@file(run.tcl) 24: write_sdf > outputs/booths_multiplier.sdf
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -recrem has changed from split to merge_always. Specify '-recrem split' to preserve the behavior of the previous release.
@file(run.tcl) 25: write_sdc > outputs/booths_multiplier_syn.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
@file(run.tcl) 28: report_area   > reports/area.rpt
@file(run.tcl) 29: report_timing > reports/timing.rpt
@file(run.tcl) 30: report_power  > reports/power.rpt
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : booths_multiplier
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Output file: reports/power.rpt
@file(run.tcl) 33: gui_show
#@ End verbose source ./run.tcl
@genus:root: 5> report_area
============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Oct 30 2025  04:34:22 pm
  Module:                 booths_multiplier
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

     Instance     Module  Cell Count  Cell Area  Net Area   Total Area   Wireload  
-----------------------------------------------------------------------------------
booths_multiplier                127   1587.976     0.000     1587.976 <none> (D)  
  (D) = wireload is default in technology library
@genus:root: 6> report_power
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Instance: /booths_multiplier
Power Unit: W
PDB Frames: /stim#0/frame#0
  -------------------------------------------------------------------------
    Category         Leakage     Internal    Switching        Total    Row%
  -------------------------------------------------------------------------
      memory     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
    register     4.64990e-06  7.39754e-05  5.17327e-06  8.37985e-05   3.80%
       latch     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
       logic     7.71689e-06  4.71006e-05  2.05934e-03  2.11416e-03  95.92%
        bbox     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
       clock     0.00000e+00  0.00000e+00  6.05880e-06  6.05880e-06   0.27%
         pad     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
          pm     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
  -------------------------------------------------------------------------
    Subtotal     1.23668e-05  1.21076e-04  2.07057e-03  2.20401e-03  99.99%
  Percentage           0.56%        5.49%       93.95%      100.00% 100.00%
  -------------------------------------------------------------------------
@genus:root: 7> report_timing
============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Oct 30 2025  04:34:37 pm
  Module:                 booths_multiplier
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (7160 ps) Setup Check with Pin A_reg[5]/CK->D
          Group: clk
     Startpoint: (R) Q_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) A_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     221                  
     Required Time:=    9779                  
      Launch Clock:-       0                  
         Data Path:-    2619                  
             Slack:=    7160                  

#----------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  Q_reg[0]/CK    -       -      R     (arrival)     44    -     0     0       0    (-,-) 
  Q_reg[0]/Q     -       CK->Q  F     DFFQX1        12 26.3   198   425     425    (-,-) 
  g2362__6161/Y  -       A->Y   F     MX2X1          1  4.9    74   208     633    (-,-) 
  g2307__6161/CO -       CI->CO F     ADDFX1         1  4.9    96   244     877    (-,-) 
  g2300__6131/CO -       CI->CO F     ADDFX1         1  4.9    96   250    1127    (-,-) 
  g2296__8246/CO -       CI->CO F     ADDFX1         1  4.9    96   250    1377    (-,-) 
  g2293__1705/CO -       CI->CO F     ADDFX1         1  4.9    96   250    1627    (-,-) 
  g2290__1617/CO -       CI->CO F     ADDFX1         1  4.9    96   250    1876    (-,-) 
  g2287__6783/CO -       CI->CO F     ADDFX1         1  4.9    96   250    2126    (-,-) 
  g2284__8428/S  -       CI->S  R     ADDFXL         1  1.7    76   340    2467    (-,-) 
  g2282__6260/Y  -       A1->Y  R     AO22XL         1  1.6    78   152    2619    (-,-) 
  A_reg[5]/D     <<<     -      R     DFFQX1         1    -     -     0    2619    (-,-) 
#----------------------------------------------------------------------------------------

