// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module reversi_accel_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        mat_dil_a_data331_dout,
        mat_dil_a_data331_num_data_valid,
        mat_dil_a_data331_fifo_cap,
        mat_dil_a_data331_empty_n,
        mat_dil_a_data331_read,
        mat_ero_data332_din,
        mat_ero_data332_num_data_valid,
        mat_ero_data332_fifo_cap,
        mat_ero_data332_full_n,
        mat_ero_data332_write,
        op2_assign_1,
        buf_V_6_address0,
        buf_V_6_ce0,
        buf_V_6_q0,
        buf_V_6_address1,
        buf_V_6_ce1,
        buf_V_6_we1,
        buf_V_6_d1,
        buf_V_address0,
        buf_V_ce0,
        buf_V_q0,
        buf_V_address1,
        buf_V_ce1,
        buf_V_we1,
        buf_V_d1,
        buf_V_1_address0,
        buf_V_1_ce0,
        buf_V_1_q0,
        buf_V_1_address1,
        buf_V_1_ce1,
        buf_V_1_we1,
        buf_V_1_d1,
        buf_V_2_address0,
        buf_V_2_ce0,
        buf_V_2_q0,
        buf_V_2_address1,
        buf_V_2_ce1,
        buf_V_2_we1,
        buf_V_2_d1,
        buf_V_3_address0,
        buf_V_3_ce0,
        buf_V_3_q0,
        buf_V_3_address1,
        buf_V_3_ce1,
        buf_V_3_we1,
        buf_V_3_d1,
        buf_V_4_address0,
        buf_V_4_ce0,
        buf_V_4_q0,
        buf_V_4_address1,
        buf_V_4_ce1,
        buf_V_4_we1,
        buf_V_4_d1,
        buf_V_5_address0,
        buf_V_5_ce0,
        buf_V_5_q0,
        buf_V_5_address1,
        buf_V_5_ce1,
        buf_V_5_we1,
        buf_V_5_d1,
        img_width,
        empty_48,
        empty_49,
        empty_50,
        empty_51,
        empty_52,
        empty_53,
        empty,
        p_cast,
        cmp_i_i142_i
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] mat_dil_a_data331_dout;
input  [1:0] mat_dil_a_data331_num_data_valid;
input  [1:0] mat_dil_a_data331_fifo_cap;
input   mat_dil_a_data331_empty_n;
output   mat_dil_a_data331_read;
output  [7:0] mat_ero_data332_din;
input  [1:0] mat_ero_data332_num_data_valid;
input  [1:0] mat_ero_data332_fifo_cap;
input   mat_ero_data332_full_n;
output   mat_ero_data332_write;
input  [16:0] op2_assign_1;
output  [9:0] buf_V_6_address0;
output   buf_V_6_ce0;
input  [7:0] buf_V_6_q0;
output  [9:0] buf_V_6_address1;
output   buf_V_6_ce1;
output   buf_V_6_we1;
output  [7:0] buf_V_6_d1;
output  [9:0] buf_V_address0;
output   buf_V_ce0;
input  [7:0] buf_V_q0;
output  [9:0] buf_V_address1;
output   buf_V_ce1;
output   buf_V_we1;
output  [7:0] buf_V_d1;
output  [9:0] buf_V_1_address0;
output   buf_V_1_ce0;
input  [7:0] buf_V_1_q0;
output  [9:0] buf_V_1_address1;
output   buf_V_1_ce1;
output   buf_V_1_we1;
output  [7:0] buf_V_1_d1;
output  [9:0] buf_V_2_address0;
output   buf_V_2_ce0;
input  [7:0] buf_V_2_q0;
output  [9:0] buf_V_2_address1;
output   buf_V_2_ce1;
output   buf_V_2_we1;
output  [7:0] buf_V_2_d1;
output  [9:0] buf_V_3_address0;
output   buf_V_3_ce0;
input  [7:0] buf_V_3_q0;
output  [9:0] buf_V_3_address1;
output   buf_V_3_ce1;
output   buf_V_3_we1;
output  [7:0] buf_V_3_d1;
output  [9:0] buf_V_4_address0;
output   buf_V_4_ce0;
input  [7:0] buf_V_4_q0;
output  [9:0] buf_V_4_address1;
output   buf_V_4_ce1;
output   buf_V_4_we1;
output  [7:0] buf_V_4_d1;
output  [9:0] buf_V_5_address0;
output   buf_V_5_ce0;
input  [7:0] buf_V_5_q0;
output  [9:0] buf_V_5_address1;
output   buf_V_5_ce1;
output   buf_V_5_we1;
output  [7:0] buf_V_5_d1;
input  [15:0] img_width;
input  [12:0] empty_48;
input  [12:0] empty_49;
input  [12:0] empty_50;
input  [12:0] empty_51;
input  [12:0] empty_52;
input  [12:0] empty_53;
input  [12:0] empty;
input  [2:0] p_cast;
input  [0:0] cmp_i_i142_i;

reg ap_idle;
reg mat_dil_a_data331_read;
reg mat_ero_data332_write;
reg buf_V_6_ce0;
reg[9:0] buf_V_6_address1;
reg buf_V_6_ce1;
reg buf_V_6_we1;
reg[7:0] buf_V_6_d1;
reg buf_V_ce0;
reg[9:0] buf_V_address1;
reg buf_V_ce1;
reg buf_V_we1;
reg[7:0] buf_V_d1;
reg buf_V_1_ce0;
reg[9:0] buf_V_1_address1;
reg buf_V_1_ce1;
reg buf_V_1_we1;
reg[7:0] buf_V_1_d1;
reg buf_V_2_ce0;
reg[9:0] buf_V_2_address1;
reg buf_V_2_ce1;
reg buf_V_2_we1;
reg[7:0] buf_V_2_d1;
reg buf_V_3_ce0;
reg[9:0] buf_V_3_address1;
reg buf_V_3_ce1;
reg buf_V_3_we1;
reg[7:0] buf_V_3_d1;
reg buf_V_4_ce0;
reg[9:0] buf_V_4_address1;
reg buf_V_4_ce1;
reg buf_V_4_we1;
reg[7:0] buf_V_4_d1;
reg buf_V_5_ce0;
reg[9:0] buf_V_5_address1;
reg buf_V_5_ce1;
reg buf_V_5_we1;
reg[7:0] buf_V_5_d1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] icmp_ln1073_reg_2383;
reg   [0:0] icmp_ln1073_2_reg_2387;
wire   [0:0] cmp_i_i142_i_read_reg_2334;
reg    ap_predicate_op172_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
reg   [0:0] icmp_ln1077_reg_2402;
reg   [0:0] icmp_ln1077_reg_2402_pp0_iter22_reg;
reg    ap_block_state24_pp0_stage0_iter23;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln1073_fu_955_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    mat_dil_a_data331_blk_n;
wire    ap_block_pp0_stage0;
reg    mat_ero_data332_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [2:0] p_cast_read_reg_2338;
reg   [12:0] col_V_1_reg_2377;
reg   [0:0] icmp_ln1073_reg_2383_pp0_iter1_reg;
reg   [0:0] icmp_ln1073_reg_2383_pp0_iter2_reg;
reg   [0:0] icmp_ln1073_reg_2383_pp0_iter3_reg;
reg   [0:0] icmp_ln1073_reg_2383_pp0_iter4_reg;
reg   [0:0] icmp_ln1073_reg_2383_pp0_iter5_reg;
reg   [0:0] icmp_ln1073_reg_2383_pp0_iter6_reg;
reg   [0:0] icmp_ln1073_reg_2383_pp0_iter7_reg;
reg   [0:0] icmp_ln1073_reg_2383_pp0_iter8_reg;
reg   [0:0] icmp_ln1073_reg_2383_pp0_iter9_reg;
reg   [0:0] icmp_ln1073_reg_2383_pp0_iter10_reg;
reg   [0:0] icmp_ln1073_reg_2383_pp0_iter11_reg;
reg   [0:0] icmp_ln1073_reg_2383_pp0_iter12_reg;
reg   [0:0] icmp_ln1073_reg_2383_pp0_iter13_reg;
reg   [0:0] icmp_ln1073_reg_2383_pp0_iter14_reg;
reg   [0:0] icmp_ln1073_reg_2383_pp0_iter15_reg;
reg   [0:0] icmp_ln1073_reg_2383_pp0_iter16_reg;
reg   [0:0] icmp_ln1073_reg_2383_pp0_iter17_reg;
reg   [0:0] icmp_ln1073_reg_2383_pp0_iter18_reg;
reg   [0:0] icmp_ln1073_reg_2383_pp0_iter19_reg;
wire   [0:0] icmp_ln1073_2_fu_967_p2;
reg   [0:0] icmp_ln1073_2_reg_2387_pp0_iter1_reg;
reg   [0:0] icmp_ln1073_2_reg_2387_pp0_iter2_reg;
wire   [63:0] conv_i99_i_fu_978_p1;
reg   [63:0] conv_i99_i_reg_2391;
wire   [0:0] icmp_ln1077_fu_995_p2;
reg   [0:0] icmp_ln1077_reg_2402_pp0_iter2_reg;
reg   [0:0] icmp_ln1077_reg_2402_pp0_iter3_reg;
reg   [0:0] icmp_ln1077_reg_2402_pp0_iter4_reg;
reg   [0:0] icmp_ln1077_reg_2402_pp0_iter5_reg;
reg   [0:0] icmp_ln1077_reg_2402_pp0_iter6_reg;
reg   [0:0] icmp_ln1077_reg_2402_pp0_iter7_reg;
reg   [0:0] icmp_ln1077_reg_2402_pp0_iter8_reg;
reg   [0:0] icmp_ln1077_reg_2402_pp0_iter9_reg;
reg   [0:0] icmp_ln1077_reg_2402_pp0_iter10_reg;
reg   [0:0] icmp_ln1077_reg_2402_pp0_iter11_reg;
reg   [0:0] icmp_ln1077_reg_2402_pp0_iter12_reg;
reg   [0:0] icmp_ln1077_reg_2402_pp0_iter13_reg;
reg   [0:0] icmp_ln1077_reg_2402_pp0_iter14_reg;
reg   [0:0] icmp_ln1077_reg_2402_pp0_iter15_reg;
reg   [0:0] icmp_ln1077_reg_2402_pp0_iter16_reg;
reg   [0:0] icmp_ln1077_reg_2402_pp0_iter17_reg;
reg   [0:0] icmp_ln1077_reg_2402_pp0_iter18_reg;
reg   [0:0] icmp_ln1077_reg_2402_pp0_iter19_reg;
reg   [0:0] icmp_ln1077_reg_2402_pp0_iter20_reg;
reg   [0:0] icmp_ln1077_reg_2402_pp0_iter21_reg;
wire   [7:0] buf_cop_V_fu_1000_p9;
wire   [7:0] buf_cop_V_1_fu_1019_p9;
wire   [7:0] buf_cop_V_2_fu_1038_p9;
wire   [7:0] buf_cop_V_3_fu_1057_p9;
wire   [7:0] buf_cop_V_4_fu_1076_p9;
wire   [7:0] buf_cop_V_5_fu_1095_p9;
wire   [7:0] buf_cop_V_6_fu_1114_p9;
reg   [7:0] src_buf_temp_med_apply_V_43_reg_2476;
reg   [7:0] src_buf_temp_med_apply_V_44_reg_2481;
reg   [7:0] src_buf_temp_med_apply_V_45_reg_2487;
wire   [7:0] src_buf_temp_copy_extract_V_0_xfExtractPixels_1_1_0_s_fu_687_ap_return;
reg   [7:0] src_buf_temp_copy_extract_V_0_reg_2493;
reg   [7:0] src_buf_temp_copy_extract_V_0_reg_2493_pp0_iter5_reg;
wire   [7:0] max_V_64_fu_1171_p3;
reg   [7:0] max_V_64_reg_2499;
wire   [0:0] icmp_ln1073_5_fu_1179_p2;
reg   [0:0] icmp_ln1073_5_reg_2504;
wire   [7:0] max_V_76_fu_1237_p3;
reg   [7:0] max_V_76_reg_2509;
reg   [7:0] src_buf_temp_med_apply_V_46_reg_2515;
reg   [7:0] src_buf_temp_med_apply_V_47_reg_2520;
reg   [7:0] src_buf_temp_med_apply_V_48_reg_2526;
reg   [7:0] src_buf_temp_med_apply_V_49_reg_2532;
reg   [7:0] src_buf_temp_med_apply_V_49_reg_2532_pp0_iter7_reg;
reg   [7:0] src_buf_temp_med_apply_V_50_reg_2538;
reg   [7:0] src_buf_temp_med_apply_V_50_reg_2538_pp0_iter7_reg;
wire   [7:0] src_buf_temp_copy_extract_V_0_7_xfExtractPixels_1_1_0_s_fu_693_ap_return;
reg   [7:0] src_buf_temp_copy_extract_V_0_7_reg_2544;
reg   [7:0] src_buf_temp_copy_extract_V_0_7_reg_2544_pp0_iter7_reg;
reg   [7:0] src_buf_temp_copy_extract_V_0_7_reg_2544_pp0_iter8_reg;
wire   [7:0] max_V_78_fu_1278_p3;
reg   [7:0] max_V_78_reg_2550;
wire   [0:0] icmp_ln1073_10_fu_1286_p2;
reg   [0:0] icmp_ln1073_10_reg_2555;
wire   [7:0] max_V_82_fu_1344_p3;
reg   [7:0] max_V_82_reg_2560;
wire   [7:0] max_V_85_fu_1366_p3;
reg   [7:0] max_V_85_reg_2566;
wire   [0:0] icmp_ln1073_15_fu_1373_p2;
reg   [0:0] icmp_ln1073_15_reg_2571;
reg   [7:0] src_buf_temp_med_apply_V_52_reg_2576;
reg   [7:0] src_buf_temp_med_apply_V_53_reg_2582;
reg   [7:0] src_buf_temp_med_apply_V_54_reg_2588;
reg   [7:0] src_buf_temp_med_apply_V_54_reg_2588_pp0_iter10_reg;
reg   [7:0] src_buf_temp_med_apply_V_55_reg_2594;
reg   [7:0] src_buf_temp_med_apply_V_55_reg_2594_pp0_iter10_reg;
wire   [7:0] src_buf_temp_copy_extract_V_0_8_xfExtractPixels_1_1_0_s_fu_699_ap_return;
reg   [7:0] src_buf_temp_copy_extract_V_0_8_reg_2600;
reg   [7:0] src_buf_temp_copy_extract_V_0_8_reg_2600_pp0_iter10_reg;
wire   [7:0] max_V_89_fu_1421_p3;
reg   [7:0] max_V_89_reg_2606;
wire   [7:0] max_V_92_fu_1474_p3;
reg   [7:0] max_V_92_reg_2612;
wire   [0:0] icmp_ln1073_20_fu_1481_p2;
reg   [0:0] icmp_ln1073_20_reg_2617;
wire   [7:0] max_V_97_fu_1508_p3;
reg   [7:0] max_V_97_reg_2622;
reg   [7:0] src_buf_temp_med_apply_V_57_reg_2628;
reg   [7:0] src_buf_temp_med_apply_V_58_reg_2633;
reg   [7:0] src_buf_temp_med_apply_V_59_reg_2639;
reg   [7:0] src_buf_temp_med_apply_V_60_reg_2645;
reg   [7:0] src_buf_temp_med_apply_V_60_reg_2645_pp0_iter13_reg;
wire   [7:0] src_buf_temp_copy_extract_V_0_9_xfExtractPixels_1_1_0_s_fu_705_ap_return;
reg   [7:0] src_buf_temp_copy_extract_V_0_9_reg_2651;
reg   [7:0] src_buf_temp_copy_extract_V_0_9_reg_2651_pp0_iter13_reg;
wire   [7:0] max_V_99_fu_1551_p3;
reg   [7:0] max_V_99_reg_2657;
wire   [0:0] icmp_ln1073_25_fu_1559_p2;
reg   [0:0] icmp_ln1073_25_reg_2662;
wire   [7:0] max_V_104_fu_1617_p3;
reg   [7:0] max_V_104_reg_2667;
wire   [7:0] max_V_107_fu_1639_p3;
reg   [7:0] max_V_107_reg_2673;
reg   [7:0] src_buf_temp_med_apply_V_62_reg_2679;
reg   [7:0] src_buf_temp_med_apply_V_63_reg_2684;
reg   [7:0] src_buf_temp_med_apply_V_64_reg_2690;
reg   [7:0] src_buf_temp_med_apply_V_65_reg_2696;
reg   [7:0] src_buf_temp_med_apply_V_65_reg_2696_pp0_iter16_reg;
wire   [7:0] src_buf_temp_copy_extract_V_0_10_xfExtractPixels_1_1_0_s_fu_711_ap_return;
reg   [7:0] src_buf_temp_copy_extract_V_0_10_reg_2702;
reg   [7:0] src_buf_temp_copy_extract_V_0_10_reg_2702_pp0_iter16_reg;
wire   [7:0] max_V_109_fu_1682_p3;
reg   [7:0] max_V_109_reg_2708;
wire   [0:0] icmp_ln1073_32_fu_1690_p2;
reg   [0:0] icmp_ln1073_32_reg_2713;
wire   [7:0] max_V_114_fu_1748_p3;
reg   [7:0] max_V_114_reg_2718;
reg   [7:0] src_buf_temp_med_apply_V_66_reg_2724;
reg   [7:0] src_buf_temp_med_apply_V_67_reg_2730;
reg   [7:0] src_buf_temp_med_apply_V_68_reg_2736;
reg   [7:0] src_buf_temp_med_apply_V_68_reg_2736_pp0_iter18_reg;
reg   [7:0] src_buf_temp_med_apply_V_69_reg_2742;
reg   [7:0] src_buf_temp_med_apply_V_69_reg_2742_pp0_iter18_reg;
reg   [7:0] src_buf_temp_med_apply_V_70_reg_2748;
reg   [7:0] src_buf_temp_med_apply_V_70_reg_2748_pp0_iter18_reg;
reg   [7:0] src_buf_temp_med_apply_V_70_reg_2748_pp0_iter19_reg;
reg   [7:0] max_V_11_load_reg_2754;
wire   [7:0] src_buf_temp_copy_extract_V_0_11_xfExtractPixels_1_1_0_s_fu_717_ap_return;
reg   [7:0] src_buf_temp_copy_extract_V_0_11_reg_2759;
reg   [7:0] src_buf_temp_copy_extract_V_0_11_reg_2759_pp0_iter18_reg;
reg   [7:0] src_buf_temp_copy_extract_V_0_11_reg_2759_pp0_iter19_reg;
wire   [7:0] max_V_117_fu_1788_p3;
reg   [7:0] max_V_117_reg_2765;
wire   [0:0] icmp_ln1073_37_fu_1795_p2;
reg   [0:0] icmp_ln1073_37_reg_2770;
wire   [7:0] max_V_121_fu_1853_p3;
reg   [7:0] max_V_121_reg_2775;
wire   [7:0] max_V_124_fu_1875_p3;
reg   [7:0] max_V_124_reg_2781;
wire   [0:0] icmp_ln1073_42_fu_1882_p2;
reg   [0:0] icmp_ln1073_42_reg_2786;
reg   [7:0] src_buf_temp_med_apply_V_71_reg_2791;
reg   [7:0] src_buf_temp_med_apply_V_72_reg_2797;
reg   [7:0] src_buf_temp_med_apply_V_73_reg_2803;
reg   [7:0] src_buf_temp_med_apply_V_73_reg_2803_pp0_iter21_reg;
reg   [7:0] src_buf_temp_med_apply_V_74_reg_2809;
reg   [7:0] src_buf_temp_med_apply_V_74_reg_2809_pp0_iter21_reg;
reg   [7:0] src_buf_temp_med_apply_V_75_reg_2815;
reg   [7:0] src_buf_temp_med_apply_V_75_reg_2815_pp0_iter21_reg;
wire   [7:0] src_buf_temp_copy_extract_V_0_12_xfExtractPixels_1_1_0_s_fu_723_ap_return;
reg   [7:0] src_buf_temp_copy_extract_V_0_12_reg_2821;
reg   [7:0] src_buf_temp_copy_extract_V_0_12_reg_2821_pp0_iter21_reg;
reg   [7:0] src_buf_temp_copy_extract_V_0_12_reg_2821_pp0_iter22_reg;
wire   [7:0] max_V_128_fu_1928_p3;
reg   [7:0] max_V_128_reg_2827;
wire   [7:0] max_V_131_fu_1981_p3;
reg   [7:0] max_V_131_reg_2833;
wire   [0:0] icmp_ln1073_47_fu_1988_p2;
reg   [0:0] icmp_ln1073_47_reg_2838;
wire   [7:0] max_V_135_fu_2015_p3;
reg   [7:0] max_V_135_reg_2843;
reg    ap_condition_exit_pp0_iter20_stage0;
wire    src_buf_temp_copy_extract_V_0_xfExtractPixels_1_1_0_s_fu_687_ap_ready;
wire    src_buf_temp_copy_extract_V_0_7_xfExtractPixels_1_1_0_s_fu_693_ap_ready;
wire    src_buf_temp_copy_extract_V_0_8_xfExtractPixels_1_1_0_s_fu_699_ap_ready;
wire    src_buf_temp_copy_extract_V_0_9_xfExtractPixels_1_1_0_s_fu_705_ap_ready;
wire    src_buf_temp_copy_extract_V_0_10_xfExtractPixels_1_1_0_s_fu_711_ap_ready;
wire    src_buf_temp_copy_extract_V_0_11_xfExtractPixels_1_1_0_s_fu_717_ap_ready;
wire    src_buf_temp_copy_extract_V_0_12_xfExtractPixels_1_1_0_s_fu_723_ap_ready;
wire   [7:0] ap_phi_reg_pp0_iter0_buf_cop_V_0_reg_610;
reg   [7:0] ap_phi_reg_pp0_iter1_buf_cop_V_0_reg_610;
reg   [7:0] ap_phi_reg_pp0_iter2_buf_cop_V_0_reg_610;
reg   [7:0] ap_phi_reg_pp0_iter3_buf_cop_V_0_reg_610;
reg   [7:0] ap_phi_reg_pp0_iter4_buf_cop_V_0_reg_610;
wire   [7:0] ap_phi_reg_pp0_iter0_buf_cop_V_1_0_reg_621;
reg   [7:0] ap_phi_reg_pp0_iter1_buf_cop_V_1_0_reg_621;
reg   [7:0] ap_phi_reg_pp0_iter2_buf_cop_V_1_0_reg_621;
reg   [7:0] ap_phi_reg_pp0_iter3_buf_cop_V_1_0_reg_621;
reg   [7:0] ap_phi_reg_pp0_iter4_buf_cop_V_1_0_reg_621;
reg   [7:0] ap_phi_reg_pp0_iter5_buf_cop_V_1_0_reg_621;
reg   [7:0] ap_phi_reg_pp0_iter6_buf_cop_V_1_0_reg_621;
wire   [7:0] ap_phi_reg_pp0_iter0_buf_cop_V_2_0_reg_632;
reg   [7:0] ap_phi_reg_pp0_iter1_buf_cop_V_2_0_reg_632;
reg   [7:0] ap_phi_reg_pp0_iter2_buf_cop_V_2_0_reg_632;
reg   [7:0] ap_phi_reg_pp0_iter3_buf_cop_V_2_0_reg_632;
reg   [7:0] ap_phi_reg_pp0_iter4_buf_cop_V_2_0_reg_632;
reg   [7:0] ap_phi_reg_pp0_iter5_buf_cop_V_2_0_reg_632;
reg   [7:0] ap_phi_reg_pp0_iter6_buf_cop_V_2_0_reg_632;
reg   [7:0] ap_phi_reg_pp0_iter7_buf_cop_V_2_0_reg_632;
reg   [7:0] ap_phi_reg_pp0_iter8_buf_cop_V_2_0_reg_632;
reg   [7:0] ap_phi_reg_pp0_iter9_buf_cop_V_2_0_reg_632;
wire   [7:0] ap_phi_reg_pp0_iter0_buf_cop_V_3_0_reg_643;
reg   [7:0] ap_phi_reg_pp0_iter1_buf_cop_V_3_0_reg_643;
reg   [7:0] ap_phi_reg_pp0_iter2_buf_cop_V_3_0_reg_643;
reg   [7:0] ap_phi_reg_pp0_iter3_buf_cop_V_3_0_reg_643;
reg   [7:0] ap_phi_reg_pp0_iter4_buf_cop_V_3_0_reg_643;
reg   [7:0] ap_phi_reg_pp0_iter5_buf_cop_V_3_0_reg_643;
reg   [7:0] ap_phi_reg_pp0_iter6_buf_cop_V_3_0_reg_643;
reg   [7:0] ap_phi_reg_pp0_iter7_buf_cop_V_3_0_reg_643;
reg   [7:0] ap_phi_reg_pp0_iter8_buf_cop_V_3_0_reg_643;
reg   [7:0] ap_phi_reg_pp0_iter9_buf_cop_V_3_0_reg_643;
reg   [7:0] ap_phi_reg_pp0_iter10_buf_cop_V_3_0_reg_643;
reg   [7:0] ap_phi_reg_pp0_iter11_buf_cop_V_3_0_reg_643;
reg   [7:0] ap_phi_reg_pp0_iter12_buf_cop_V_3_0_reg_643;
wire   [7:0] ap_phi_reg_pp0_iter0_buf_cop_V_4_0_reg_654;
reg   [7:0] ap_phi_reg_pp0_iter1_buf_cop_V_4_0_reg_654;
reg   [7:0] ap_phi_reg_pp0_iter2_buf_cop_V_4_0_reg_654;
reg   [7:0] ap_phi_reg_pp0_iter3_buf_cop_V_4_0_reg_654;
reg   [7:0] ap_phi_reg_pp0_iter4_buf_cop_V_4_0_reg_654;
reg   [7:0] ap_phi_reg_pp0_iter5_buf_cop_V_4_0_reg_654;
reg   [7:0] ap_phi_reg_pp0_iter6_buf_cop_V_4_0_reg_654;
reg   [7:0] ap_phi_reg_pp0_iter7_buf_cop_V_4_0_reg_654;
reg   [7:0] ap_phi_reg_pp0_iter8_buf_cop_V_4_0_reg_654;
reg   [7:0] ap_phi_reg_pp0_iter9_buf_cop_V_4_0_reg_654;
reg   [7:0] ap_phi_reg_pp0_iter10_buf_cop_V_4_0_reg_654;
reg   [7:0] ap_phi_reg_pp0_iter11_buf_cop_V_4_0_reg_654;
reg   [7:0] ap_phi_reg_pp0_iter12_buf_cop_V_4_0_reg_654;
reg   [7:0] ap_phi_reg_pp0_iter13_buf_cop_V_4_0_reg_654;
reg   [7:0] ap_phi_reg_pp0_iter14_buf_cop_V_4_0_reg_654;
reg   [7:0] ap_phi_reg_pp0_iter15_buf_cop_V_4_0_reg_654;
wire   [7:0] ap_phi_reg_pp0_iter0_buf_cop_V_5_0_reg_665;
reg   [7:0] ap_phi_reg_pp0_iter1_buf_cop_V_5_0_reg_665;
reg   [7:0] ap_phi_reg_pp0_iter2_buf_cop_V_5_0_reg_665;
reg   [7:0] ap_phi_reg_pp0_iter3_buf_cop_V_5_0_reg_665;
reg   [7:0] ap_phi_reg_pp0_iter4_buf_cop_V_5_0_reg_665;
reg   [7:0] ap_phi_reg_pp0_iter5_buf_cop_V_5_0_reg_665;
reg   [7:0] ap_phi_reg_pp0_iter6_buf_cop_V_5_0_reg_665;
reg   [7:0] ap_phi_reg_pp0_iter7_buf_cop_V_5_0_reg_665;
reg   [7:0] ap_phi_reg_pp0_iter8_buf_cop_V_5_0_reg_665;
reg   [7:0] ap_phi_reg_pp0_iter9_buf_cop_V_5_0_reg_665;
reg   [7:0] ap_phi_reg_pp0_iter10_buf_cop_V_5_0_reg_665;
reg   [7:0] ap_phi_reg_pp0_iter11_buf_cop_V_5_0_reg_665;
reg   [7:0] ap_phi_reg_pp0_iter12_buf_cop_V_5_0_reg_665;
reg   [7:0] ap_phi_reg_pp0_iter13_buf_cop_V_5_0_reg_665;
reg   [7:0] ap_phi_reg_pp0_iter14_buf_cop_V_5_0_reg_665;
reg   [7:0] ap_phi_reg_pp0_iter15_buf_cop_V_5_0_reg_665;
reg   [7:0] ap_phi_reg_pp0_iter16_buf_cop_V_5_0_reg_665;
reg   [7:0] ap_phi_reg_pp0_iter17_buf_cop_V_5_0_reg_665;
wire   [7:0] ap_phi_reg_pp0_iter0_buf_cop_V_7_reg_676;
reg   [7:0] ap_phi_reg_pp0_iter1_buf_cop_V_7_reg_676;
reg   [7:0] ap_phi_reg_pp0_iter2_buf_cop_V_7_reg_676;
reg   [7:0] ap_phi_reg_pp0_iter3_buf_cop_V_7_reg_676;
reg   [7:0] ap_phi_reg_pp0_iter4_buf_cop_V_7_reg_676;
reg   [7:0] ap_phi_reg_pp0_iter5_buf_cop_V_7_reg_676;
reg   [7:0] ap_phi_reg_pp0_iter6_buf_cop_V_7_reg_676;
reg   [7:0] ap_phi_reg_pp0_iter7_buf_cop_V_7_reg_676;
reg   [7:0] ap_phi_reg_pp0_iter8_buf_cop_V_7_reg_676;
reg   [7:0] ap_phi_reg_pp0_iter9_buf_cop_V_7_reg_676;
reg   [7:0] ap_phi_reg_pp0_iter10_buf_cop_V_7_reg_676;
reg   [7:0] ap_phi_reg_pp0_iter11_buf_cop_V_7_reg_676;
reg   [7:0] ap_phi_reg_pp0_iter12_buf_cop_V_7_reg_676;
reg   [7:0] ap_phi_reg_pp0_iter13_buf_cop_V_7_reg_676;
reg   [7:0] ap_phi_reg_pp0_iter14_buf_cop_V_7_reg_676;
reg   [7:0] ap_phi_reg_pp0_iter15_buf_cop_V_7_reg_676;
reg   [7:0] ap_phi_reg_pp0_iter16_buf_cop_V_7_reg_676;
reg   [7:0] ap_phi_reg_pp0_iter17_buf_cop_V_7_reg_676;
reg   [7:0] ap_phi_reg_pp0_iter18_buf_cop_V_7_reg_676;
reg   [7:0] ap_phi_reg_pp0_iter19_buf_cop_V_7_reg_676;
reg   [7:0] ap_phi_reg_pp0_iter20_buf_cop_V_7_reg_676;
wire   [9:0] buf_V_addr_gep_fu_491_p3;
wire   [9:0] buf_V_1_addr_gep_fu_498_p3;
wire   [9:0] buf_V_2_addr_gep_fu_505_p3;
wire   [9:0] buf_V_3_addr_gep_fu_512_p3;
wire   [9:0] buf_V_4_addr_gep_fu_519_p3;
wire   [9:0] buf_V_5_addr_gep_fu_526_p3;
wire   [9:0] buf_V_6_addr_gep_fu_533_p3;
reg   [12:0] col_V_fu_114;
wire   [12:0] col_V_2_fu_961_p2;
wire    ap_loop_init;
reg   [12:0] ap_sig_allocacmp_col_V_1;
reg   [7:0] max_V_fu_118;
reg   [7:0] max_V_1_fu_122;
reg   [7:0] max_V_2_fu_126;
reg   [7:0] max_V_5_fu_130;
reg   [7:0] max_V_8_fu_134;
reg   [7:0] max_V_11_fu_138;
reg   [7:0] max_V_14_fu_142;
reg   [7:0] max_V_17_fu_146;
reg   [7:0] ret_fu_150;
reg   [7:0] max_V_20_fu_154;
reg   [7:0] ret_1_fu_158;
reg   [7:0] max_V_22_fu_162;
reg   [7:0] ret_2_fu_166;
reg   [7:0] max_V_25_fu_170;
reg   [7:0] ret_3_fu_174;
reg   [7:0] max_V_28_fu_178;
reg   [7:0] ret_4_fu_182;
reg   [7:0] ret_5_fu_186;
reg   [7:0] max_V_31_fu_190;
reg   [7:0] ret_6_fu_194;
reg   [7:0] max_V_33_fu_198;
reg   [7:0] ret_7_fu_202;
reg   [7:0] ret_8_fu_206;
reg   [7:0] max_V_36_fu_210;
reg   [7:0] ret_9_fu_214;
reg   [7:0] max_V_39_fu_218;
reg   [7:0] ret_10_fu_222;
reg   [7:0] ret_11_fu_226;
reg   [7:0] max_V_42_fu_230;
reg   [7:0] ret_12_fu_234;
reg   [7:0] max_V_44_fu_238;
reg   [7:0] ret_13_fu_242;
reg   [7:0] ret_14_fu_246;
reg   [7:0] max_V_47_fu_250;
reg   [7:0] ret_15_fu_254;
reg   [7:0] max_V_50_fu_258;
reg   [7:0] ret_16_fu_262;
reg   [7:0] ret_17_fu_266;
reg   [7:0] max_V_53_fu_270;
reg   [7:0] ret_18_fu_274;
reg   [7:0] max_V_55_fu_278;
reg   [7:0] ret_19_fu_282;
reg    ap_block_pp0_stage0_01001;
wire   [16:0] zext_ln1073_1_fu_951_p1;
wire   [15:0] zext_ln1073_fu_947_p1;
wire   [0:0] icmp_ln1073_3_fu_1151_p2;
wire   [7:0] max_V_61_fu_1157_p3;
wire   [0:0] icmp_ln1073_4_fu_1165_p2;
wire   [7:0] max_V_69_fu_1215_p3;
wire   [0:0] icmp_ln1073_6_fu_1220_p2;
wire   [7:0] max_V_72_fu_1225_p3;
wire   [0:0] icmp_ln1073_7_fu_1232_p2;
wire   [0:0] icmp_ln1073_8_fu_1262_p2;
wire   [7:0] max_V_77_fu_1266_p3;
wire   [0:0] icmp_ln1073_9_fu_1272_p2;
wire   [7:0] max_V_79_fu_1322_p3;
wire   [0:0] icmp_ln1073_11_fu_1327_p2;
wire   [7:0] max_V_81_fu_1332_p3;
wire   [0:0] icmp_ln1073_12_fu_1339_p2;
wire   [0:0] icmp_ln1073_13_fu_1351_p2;
wire   [7:0] max_V_84_fu_1355_p3;
wire   [0:0] icmp_ln1073_14_fu_1361_p2;
wire   [7:0] max_V_87_fu_1396_p3;
wire   [0:0] icmp_ln1073_16_fu_1401_p2;
wire   [7:0] max_V_88_fu_1407_p3;
wire   [0:0] icmp_ln1073_17_fu_1415_p2;
wire   [0:0] icmp_ln1073_18_fu_1459_p2;
wire   [7:0] max_V_91_fu_1463_p3;
wire   [0:0] icmp_ln1073_19_fu_1469_p2;
wire   [7:0] max_V_94_fu_1486_p3;
wire   [0:0] icmp_ln1073_21_fu_1491_p2;
wire   [7:0] max_V_95_fu_1496_p3;
wire   [0:0] icmp_ln1073_22_fu_1503_p2;
wire   [0:0] icmp_ln1073_23_fu_1533_p2;
wire   [7:0] max_V_98_fu_1538_p3;
wire   [0:0] icmp_ln1073_24_fu_1545_p2;
wire   [7:0] max_V_101_fu_1595_p3;
wire   [0:0] icmp_ln1073_26_fu_1600_p2;
wire   [7:0] max_V_102_fu_1605_p3;
wire   [0:0] icmp_ln1073_27_fu_1612_p2;
wire   [0:0] icmp_ln1073_28_fu_1624_p2;
wire   [7:0] max_V_105_fu_1628_p3;
wire   [0:0] icmp_ln1073_29_fu_1634_p2;
wire   [0:0] icmp_ln1073_30_fu_1664_p2;
wire   [7:0] max_V_108_fu_1669_p3;
wire   [0:0] icmp_ln1073_31_fu_1676_p2;
wire   [7:0] max_V_111_fu_1726_p3;
wire   [0:0] icmp_ln1073_33_fu_1731_p2;
wire   [7:0] max_V_112_fu_1736_p3;
wire   [0:0] icmp_ln1073_34_fu_1743_p2;
wire   [0:0] icmp_ln1073_35_fu_1773_p2;
wire   [7:0] max_V_115_fu_1777_p3;
wire   [0:0] icmp_ln1073_36_fu_1783_p2;
wire   [7:0] max_V_118_fu_1831_p3;
wire   [0:0] icmp_ln1073_38_fu_1836_p2;
wire   [7:0] max_V_119_fu_1841_p3;
wire   [0:0] icmp_ln1073_39_fu_1848_p2;
wire   [0:0] icmp_ln1073_40_fu_1860_p2;
wire   [7:0] max_V_122_fu_1864_p3;
wire   [0:0] icmp_ln1073_41_fu_1870_p2;
wire   [7:0] max_V_125_fu_1905_p3;
wire   [0:0] icmp_ln1073_43_fu_1910_p2;
wire   [7:0] max_V_127_fu_1915_p3;
wire   [0:0] icmp_ln1073_44_fu_1922_p2;
wire   [0:0] icmp_ln1073_45_fu_1966_p2;
wire   [7:0] max_V_129_fu_1970_p3;
wire   [0:0] icmp_ln1073_46_fu_1976_p2;
wire   [7:0] max_V_132_fu_1993_p3;
wire   [0:0] icmp_ln1073_48_fu_1998_p2;
wire   [7:0] max_V_134_fu_2003_p3;
wire   [0:0] icmp_ln1073_49_fu_2010_p2;
wire   [0:0] icmp_ln1073_50_fu_2022_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_1207;
reg    ap_condition_2215;
reg    ap_condition_2218;
reg    ap_condition_2221;
reg    ap_condition_2224;
reg    ap_condition_2227;
reg    ap_condition_1565;
reg    ap_condition_1570;
reg    ap_condition_254;
reg    ap_condition_2236;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_done_reg = 1'b0;
end

reversi_accel_xfExtractPixels_1_1_0_s src_buf_temp_copy_extract_V_0_xfExtractPixels_1_1_0_s_fu_687(
    .ap_ready(src_buf_temp_copy_extract_V_0_xfExtractPixels_1_1_0_s_fu_687_ap_ready),
    .p_read1(ap_phi_reg_pp0_iter4_buf_cop_V_0_reg_610),
    .ap_return(src_buf_temp_copy_extract_V_0_xfExtractPixels_1_1_0_s_fu_687_ap_return)
);

reversi_accel_xfExtractPixels_1_1_0_s src_buf_temp_copy_extract_V_0_7_xfExtractPixels_1_1_0_s_fu_693(
    .ap_ready(src_buf_temp_copy_extract_V_0_7_xfExtractPixels_1_1_0_s_fu_693_ap_ready),
    .p_read1(ap_phi_reg_pp0_iter6_buf_cop_V_1_0_reg_621),
    .ap_return(src_buf_temp_copy_extract_V_0_7_xfExtractPixels_1_1_0_s_fu_693_ap_return)
);

reversi_accel_xfExtractPixels_1_1_0_s src_buf_temp_copy_extract_V_0_8_xfExtractPixels_1_1_0_s_fu_699(
    .ap_ready(src_buf_temp_copy_extract_V_0_8_xfExtractPixels_1_1_0_s_fu_699_ap_ready),
    .p_read1(ap_phi_reg_pp0_iter9_buf_cop_V_2_0_reg_632),
    .ap_return(src_buf_temp_copy_extract_V_0_8_xfExtractPixels_1_1_0_s_fu_699_ap_return)
);

reversi_accel_xfExtractPixels_1_1_0_s src_buf_temp_copy_extract_V_0_9_xfExtractPixels_1_1_0_s_fu_705(
    .ap_ready(src_buf_temp_copy_extract_V_0_9_xfExtractPixels_1_1_0_s_fu_705_ap_ready),
    .p_read1(ap_phi_reg_pp0_iter12_buf_cop_V_3_0_reg_643),
    .ap_return(src_buf_temp_copy_extract_V_0_9_xfExtractPixels_1_1_0_s_fu_705_ap_return)
);

reversi_accel_xfExtractPixels_1_1_0_s src_buf_temp_copy_extract_V_0_10_xfExtractPixels_1_1_0_s_fu_711(
    .ap_ready(src_buf_temp_copy_extract_V_0_10_xfExtractPixels_1_1_0_s_fu_711_ap_ready),
    .p_read1(ap_phi_reg_pp0_iter15_buf_cop_V_4_0_reg_654),
    .ap_return(src_buf_temp_copy_extract_V_0_10_xfExtractPixels_1_1_0_s_fu_711_ap_return)
);

reversi_accel_xfExtractPixels_1_1_0_s src_buf_temp_copy_extract_V_0_11_xfExtractPixels_1_1_0_s_fu_717(
    .ap_ready(src_buf_temp_copy_extract_V_0_11_xfExtractPixels_1_1_0_s_fu_717_ap_ready),
    .p_read1(ap_phi_reg_pp0_iter17_buf_cop_V_5_0_reg_665),
    .ap_return(src_buf_temp_copy_extract_V_0_11_xfExtractPixels_1_1_0_s_fu_717_ap_return)
);

reversi_accel_xfExtractPixels_1_1_0_s src_buf_temp_copy_extract_V_0_12_xfExtractPixels_1_1_0_s_fu_723(
    .ap_ready(src_buf_temp_copy_extract_V_0_12_xfExtractPixels_1_1_0_s_fu_723_ap_ready),
    .p_read1(ap_phi_reg_pp0_iter20_buf_cop_V_7_reg_676),
    .ap_return(src_buf_temp_copy_extract_V_0_12_xfExtractPixels_1_1_0_s_fu_723_ap_return)
);

reversi_accel_mux_713_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 13 ),
    .dout_WIDTH( 8 ))
mux_713_8_1_1_U308(
    .din0(buf_V_q0),
    .din1(buf_V_1_q0),
    .din2(buf_V_2_q0),
    .din3(buf_V_3_q0),
    .din4(buf_V_4_q0),
    .din5(buf_V_5_q0),
    .din6(buf_V_6_q0),
    .din7(empty_48),
    .dout(buf_cop_V_fu_1000_p9)
);

reversi_accel_mux_713_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 13 ),
    .dout_WIDTH( 8 ))
mux_713_8_1_1_U309(
    .din0(buf_V_q0),
    .din1(buf_V_1_q0),
    .din2(buf_V_2_q0),
    .din3(buf_V_3_q0),
    .din4(buf_V_4_q0),
    .din5(buf_V_5_q0),
    .din6(buf_V_6_q0),
    .din7(empty_49),
    .dout(buf_cop_V_1_fu_1019_p9)
);

reversi_accel_mux_713_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 13 ),
    .dout_WIDTH( 8 ))
mux_713_8_1_1_U310(
    .din0(buf_V_q0),
    .din1(buf_V_1_q0),
    .din2(buf_V_2_q0),
    .din3(buf_V_3_q0),
    .din4(buf_V_4_q0),
    .din5(buf_V_5_q0),
    .din6(buf_V_6_q0),
    .din7(empty_50),
    .dout(buf_cop_V_2_fu_1038_p9)
);

reversi_accel_mux_713_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 13 ),
    .dout_WIDTH( 8 ))
mux_713_8_1_1_U311(
    .din0(buf_V_q0),
    .din1(buf_V_1_q0),
    .din2(buf_V_2_q0),
    .din3(buf_V_3_q0),
    .din4(buf_V_4_q0),
    .din5(buf_V_5_q0),
    .din6(buf_V_6_q0),
    .din7(empty_51),
    .dout(buf_cop_V_3_fu_1057_p9)
);

reversi_accel_mux_713_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 13 ),
    .dout_WIDTH( 8 ))
mux_713_8_1_1_U312(
    .din0(buf_V_q0),
    .din1(buf_V_1_q0),
    .din2(buf_V_2_q0),
    .din3(buf_V_3_q0),
    .din4(buf_V_4_q0),
    .din5(buf_V_5_q0),
    .din6(buf_V_6_q0),
    .din7(empty_52),
    .dout(buf_cop_V_4_fu_1076_p9)
);

reversi_accel_mux_713_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 13 ),
    .dout_WIDTH( 8 ))
mux_713_8_1_1_U313(
    .din0(buf_V_q0),
    .din1(buf_V_1_q0),
    .din2(buf_V_2_q0),
    .din3(buf_V_3_q0),
    .din4(buf_V_4_q0),
    .din5(buf_V_5_q0),
    .din6(buf_V_6_q0),
    .din7(empty_53),
    .dout(buf_cop_V_5_fu_1095_p9)
);

reversi_accel_mux_713_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 13 ),
    .dout_WIDTH( 8 ))
mux_713_8_1_1_U314(
    .din0(buf_V_q0),
    .din1(buf_V_1_q0),
    .din2(buf_V_2_q0),
    .din3(buf_V_3_q0),
    .din4(buf_V_4_q0),
    .din5(buf_V_5_q0),
    .din6(buf_V_6_q0),
    .din7(empty),
    .dout(buf_cop_V_6_fu_1114_p9)
);

reversi_accel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter22_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter20_stage0)) begin
            ap_enable_reg_pp0_iter21 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1207)) begin
        if (((icmp_ln1073_2_fu_967_p2 == 1'd0) & (icmp_ln1073_fu_955_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_buf_cop_V_0_reg_610 <= 8'd255;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_buf_cop_V_0_reg_610 <= ap_phi_reg_pp0_iter0_buf_cop_V_0_reg_610;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1207)) begin
        if (((icmp_ln1073_2_fu_967_p2 == 1'd0) & (icmp_ln1073_fu_955_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_buf_cop_V_1_0_reg_621 <= 8'd255;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_buf_cop_V_1_0_reg_621 <= ap_phi_reg_pp0_iter0_buf_cop_V_1_0_reg_621;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1207)) begin
        if (((icmp_ln1073_2_fu_967_p2 == 1'd0) & (icmp_ln1073_fu_955_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_buf_cop_V_2_0_reg_632 <= 8'd255;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_buf_cop_V_2_0_reg_632 <= ap_phi_reg_pp0_iter0_buf_cop_V_2_0_reg_632;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1207)) begin
        if (((icmp_ln1073_2_fu_967_p2 == 1'd0) & (icmp_ln1073_fu_955_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_buf_cop_V_3_0_reg_643 <= 8'd255;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_buf_cop_V_3_0_reg_643 <= ap_phi_reg_pp0_iter0_buf_cop_V_3_0_reg_643;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1207)) begin
        if (((icmp_ln1073_2_fu_967_p2 == 1'd0) & (icmp_ln1073_fu_955_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_buf_cop_V_4_0_reg_654 <= 8'd255;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_buf_cop_V_4_0_reg_654 <= ap_phi_reg_pp0_iter0_buf_cop_V_4_0_reg_654;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1207)) begin
        if (((icmp_ln1073_2_fu_967_p2 == 1'd0) & (icmp_ln1073_fu_955_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_buf_cop_V_5_0_reg_665 <= 8'd255;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_buf_cop_V_5_0_reg_665 <= ap_phi_reg_pp0_iter0_buf_cop_V_5_0_reg_665;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1207)) begin
        if (((icmp_ln1073_2_fu_967_p2 == 1'd0) & (icmp_ln1073_fu_955_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_buf_cop_V_7_reg_676 <= 8'd255;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_buf_cop_V_7_reg_676 <= ap_phi_reg_pp0_iter0_buf_cop_V_7_reg_676;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln1073_2_reg_2387_pp0_iter2_reg == 1'd1) & (icmp_ln1073_reg_2383_pp0_iter2_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter4_buf_cop_V_0_reg_610 <= buf_cop_V_fu_1000_p9;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_buf_cop_V_0_reg_610 <= ap_phi_reg_pp0_iter3_buf_cop_V_0_reg_610;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln1073_2_reg_2387_pp0_iter2_reg == 1'd1) & (icmp_ln1073_reg_2383_pp0_iter2_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter4_buf_cop_V_1_0_reg_621 <= buf_cop_V_1_fu_1019_p9;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_buf_cop_V_1_0_reg_621 <= ap_phi_reg_pp0_iter3_buf_cop_V_1_0_reg_621;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln1073_2_reg_2387_pp0_iter2_reg == 1'd1) & (icmp_ln1073_reg_2383_pp0_iter2_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter4_buf_cop_V_2_0_reg_632 <= buf_cop_V_2_fu_1038_p9;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_buf_cop_V_2_0_reg_632 <= ap_phi_reg_pp0_iter3_buf_cop_V_2_0_reg_632;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln1073_2_reg_2387_pp0_iter2_reg == 1'd1) & (icmp_ln1073_reg_2383_pp0_iter2_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter4_buf_cop_V_3_0_reg_643 <= buf_cop_V_3_fu_1057_p9;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_buf_cop_V_3_0_reg_643 <= ap_phi_reg_pp0_iter3_buf_cop_V_3_0_reg_643;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln1073_2_reg_2387_pp0_iter2_reg == 1'd1) & (icmp_ln1073_reg_2383_pp0_iter2_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter4_buf_cop_V_4_0_reg_654 <= buf_cop_V_4_fu_1076_p9;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_buf_cop_V_4_0_reg_654 <= ap_phi_reg_pp0_iter3_buf_cop_V_4_0_reg_654;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln1073_2_reg_2387_pp0_iter2_reg == 1'd1) & (icmp_ln1073_reg_2383_pp0_iter2_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter4_buf_cop_V_5_0_reg_665 <= buf_cop_V_5_fu_1095_p9;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_buf_cop_V_5_0_reg_665 <= ap_phi_reg_pp0_iter3_buf_cop_V_5_0_reg_665;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln1073_2_reg_2387_pp0_iter2_reg == 1'd1) & (icmp_ln1073_reg_2383_pp0_iter2_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter4_buf_cop_V_7_reg_676 <= buf_cop_V_6_fu_1114_p9;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_buf_cop_V_7_reg_676 <= ap_phi_reg_pp0_iter3_buf_cop_V_7_reg_676;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln1073_fu_955_p2 == 1'd1))) begin
            col_V_fu_114 <= col_V_2_fu_961_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            col_V_fu_114 <= 13'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            max_V_11_fu_138 <= 8'd255;
        end else if (((icmp_ln1073_reg_2383_pp0_iter16_reg == 1'd1) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
            max_V_11_fu_138 <= ret_14_fu_246;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            max_V_14_fu_142 <= 8'd255;
        end else if (((icmp_ln1073_reg_2383_pp0_iter19_reg == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
            max_V_14_fu_142 <= ret_17_fu_266;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            max_V_17_fu_146 <= 8'd255;
        end else if (((icmp_ln1073_reg_2383_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            max_V_17_fu_146 <= ret_fu_150;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            max_V_1_fu_122 <= 8'd255;
        end else if (((icmp_ln1073_reg_2383_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            max_V_1_fu_122 <= ret_2_fu_166;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            max_V_20_fu_154 <= 8'd255;
        end else if (((icmp_ln1073_reg_2383_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            max_V_20_fu_154 <= ret_1_fu_158;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            max_V_22_fu_162 <= 8'd255;
        end else if (((icmp_ln1073_reg_2383_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            max_V_22_fu_162 <= src_buf_temp_copy_extract_V_0_xfExtractPixels_1_1_0_s_fu_687_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            max_V_25_fu_170 <= 8'd255;
        end else if (((icmp_ln1073_reg_2383_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            max_V_25_fu_170 <= ret_3_fu_174;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            max_V_28_fu_178 <= 8'd255;
        end else if (((icmp_ln1073_reg_2383_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            max_V_28_fu_178 <= ret_4_fu_182;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            max_V_2_fu_126 <= 8'd255;
        end else if (((icmp_ln1073_reg_2383_pp0_iter8_reg == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
            max_V_2_fu_126 <= ret_5_fu_186;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            max_V_31_fu_190 <= 8'd255;
        end else if (((icmp_ln1073_reg_2383_pp0_iter8_reg == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
            max_V_31_fu_190 <= ret_6_fu_194;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            max_V_33_fu_198 <= 8'd255;
        end else if (((icmp_ln1073_reg_2383_pp0_iter8_reg == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
            max_V_33_fu_198 <= ret_7_fu_202;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            max_V_36_fu_210 <= 8'd255;
        end else if (((icmp_ln1073_reg_2383_pp0_iter11_reg == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
            max_V_36_fu_210 <= ret_9_fu_214;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            max_V_39_fu_218 <= 8'd255;
        end else if (((icmp_ln1073_reg_2383_pp0_iter11_reg == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
            max_V_39_fu_218 <= ret_10_fu_222;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            max_V_42_fu_230 <= 8'd255;
        end else if (((icmp_ln1073_reg_2383_pp0_iter14_reg == 1'd1) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
            max_V_42_fu_230 <= ret_12_fu_234;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            max_V_44_fu_238 <= 8'd255;
        end else if (((icmp_ln1073_reg_2383_pp0_iter14_reg == 1'd1) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
            max_V_44_fu_238 <= ret_13_fu_242;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            max_V_47_fu_250 <= 8'd255;
        end else if (((icmp_ln1073_reg_2383_pp0_iter16_reg == 1'd1) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
            max_V_47_fu_250 <= ret_15_fu_254;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            max_V_50_fu_258 <= 8'd255;
        end else if (((icmp_ln1073_reg_2383_pp0_iter16_reg == 1'd1) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
            max_V_50_fu_258 <= ret_16_fu_262;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            max_V_53_fu_270 <= 8'd255;
        end else if (((icmp_ln1073_reg_2383_pp0_iter19_reg == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
            max_V_53_fu_270 <= ret_18_fu_274;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            max_V_55_fu_278 <= 8'd255;
        end else if (((icmp_ln1073_reg_2383_pp0_iter19_reg == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
            max_V_55_fu_278 <= ret_19_fu_282;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            max_V_5_fu_130 <= 8'd255;
        end else if (((icmp_ln1073_reg_2383_pp0_iter11_reg == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
            max_V_5_fu_130 <= ret_8_fu_206;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            max_V_8_fu_134 <= 8'd255;
        end else if (((icmp_ln1073_reg_2383_pp0_iter14_reg == 1'd1) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
            max_V_8_fu_134 <= ret_11_fu_226;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            max_V_fu_118 <= 8'd255;
        end else if (((icmp_ln1073_reg_2383_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            max_V_fu_118 <= max_V_17_fu_146;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            ret_10_fu_222 <= 8'd255;
        end else if (((icmp_ln1073_reg_2383_pp0_iter11_reg == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
            ret_10_fu_222 <= src_buf_temp_copy_extract_V_0_9_xfExtractPixels_1_1_0_s_fu_705_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            ret_11_fu_226 <= 8'd255;
        end else if (((icmp_ln1073_reg_2383_pp0_iter14_reg == 1'd1) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
            ret_11_fu_226 <= max_V_42_fu_230;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            ret_12_fu_234 <= 8'd255;
        end else if (((icmp_ln1073_reg_2383_pp0_iter14_reg == 1'd1) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
            ret_12_fu_234 <= max_V_44_fu_238;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            ret_13_fu_242 <= 8'd255;
        end else if (((icmp_ln1073_reg_2383_pp0_iter14_reg == 1'd1) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
            ret_13_fu_242 <= src_buf_temp_copy_extract_V_0_10_xfExtractPixels_1_1_0_s_fu_711_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            ret_14_fu_246 <= 8'd255;
        end else if (((icmp_ln1073_reg_2383_pp0_iter16_reg == 1'd1) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
            ret_14_fu_246 <= max_V_47_fu_250;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            ret_15_fu_254 <= 8'd255;
        end else if (((icmp_ln1073_reg_2383_pp0_iter16_reg == 1'd1) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
            ret_15_fu_254 <= max_V_50_fu_258;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            ret_16_fu_262 <= 8'd255;
        end else if (((icmp_ln1073_reg_2383_pp0_iter16_reg == 1'd1) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
            ret_16_fu_262 <= src_buf_temp_copy_extract_V_0_11_xfExtractPixels_1_1_0_s_fu_717_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            ret_17_fu_266 <= 8'd255;
        end else if (((icmp_ln1073_reg_2383_pp0_iter19_reg == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
            ret_17_fu_266 <= max_V_53_fu_270;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            ret_18_fu_274 <= 8'd255;
        end else if (((icmp_ln1073_reg_2383_pp0_iter19_reg == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
            ret_18_fu_274 <= max_V_55_fu_278;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            ret_19_fu_282 <= 8'd255;
        end else if (((icmp_ln1073_reg_2383_pp0_iter19_reg == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
            ret_19_fu_282 <= src_buf_temp_copy_extract_V_0_12_xfExtractPixels_1_1_0_s_fu_723_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            ret_1_fu_158 <= 8'd255;
        end else if (((icmp_ln1073_reg_2383_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            ret_1_fu_158 <= max_V_22_fu_162;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            ret_2_fu_166 <= 8'd255;
        end else if (((icmp_ln1073_reg_2383_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            ret_2_fu_166 <= max_V_25_fu_170;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            ret_3_fu_174 <= 8'd255;
        end else if (((icmp_ln1073_reg_2383_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            ret_3_fu_174 <= max_V_28_fu_178;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            ret_4_fu_182 <= 8'd255;
        end else if (((icmp_ln1073_reg_2383_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            ret_4_fu_182 <= src_buf_temp_copy_extract_V_0_7_xfExtractPixels_1_1_0_s_fu_693_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            ret_5_fu_186 <= 8'd255;
        end else if (((icmp_ln1073_reg_2383_pp0_iter8_reg == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
            ret_5_fu_186 <= max_V_31_fu_190;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            ret_6_fu_194 <= 8'd255;
        end else if (((icmp_ln1073_reg_2383_pp0_iter8_reg == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
            ret_6_fu_194 <= max_V_33_fu_198;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            ret_7_fu_202 <= 8'd255;
        end else if (((icmp_ln1073_reg_2383_pp0_iter8_reg == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
            ret_7_fu_202 <= src_buf_temp_copy_extract_V_0_8_xfExtractPixels_1_1_0_s_fu_699_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            ret_8_fu_206 <= 8'd255;
        end else if (((icmp_ln1073_reg_2383_pp0_iter11_reg == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
            ret_8_fu_206 <= max_V_36_fu_210;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            ret_9_fu_214 <= 8'd255;
        end else if (((icmp_ln1073_reg_2383_pp0_iter11_reg == 1'd1) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
            ret_9_fu_214 <= max_V_39_fu_218;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            ret_fu_150 <= 8'd255;
        end else if (((icmp_ln1073_reg_2383_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            ret_fu_150 <= max_V_20_fu_154;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        icmp_ln1073_2_reg_2387_pp0_iter2_reg <= icmp_ln1073_2_reg_2387_pp0_iter1_reg;
        icmp_ln1073_47_reg_2838 <= icmp_ln1073_47_fu_1988_p2;
        icmp_ln1073_reg_2383_pp0_iter10_reg <= icmp_ln1073_reg_2383_pp0_iter9_reg;
        icmp_ln1073_reg_2383_pp0_iter11_reg <= icmp_ln1073_reg_2383_pp0_iter10_reg;
        icmp_ln1073_reg_2383_pp0_iter12_reg <= icmp_ln1073_reg_2383_pp0_iter11_reg;
        icmp_ln1073_reg_2383_pp0_iter13_reg <= icmp_ln1073_reg_2383_pp0_iter12_reg;
        icmp_ln1073_reg_2383_pp0_iter14_reg <= icmp_ln1073_reg_2383_pp0_iter13_reg;
        icmp_ln1073_reg_2383_pp0_iter15_reg <= icmp_ln1073_reg_2383_pp0_iter14_reg;
        icmp_ln1073_reg_2383_pp0_iter16_reg <= icmp_ln1073_reg_2383_pp0_iter15_reg;
        icmp_ln1073_reg_2383_pp0_iter17_reg <= icmp_ln1073_reg_2383_pp0_iter16_reg;
        icmp_ln1073_reg_2383_pp0_iter18_reg <= icmp_ln1073_reg_2383_pp0_iter17_reg;
        icmp_ln1073_reg_2383_pp0_iter19_reg <= icmp_ln1073_reg_2383_pp0_iter18_reg;
        icmp_ln1073_reg_2383_pp0_iter2_reg <= icmp_ln1073_reg_2383_pp0_iter1_reg;
        icmp_ln1073_reg_2383_pp0_iter3_reg <= icmp_ln1073_reg_2383_pp0_iter2_reg;
        icmp_ln1073_reg_2383_pp0_iter4_reg <= icmp_ln1073_reg_2383_pp0_iter3_reg;
        icmp_ln1073_reg_2383_pp0_iter5_reg <= icmp_ln1073_reg_2383_pp0_iter4_reg;
        icmp_ln1073_reg_2383_pp0_iter6_reg <= icmp_ln1073_reg_2383_pp0_iter5_reg;
        icmp_ln1073_reg_2383_pp0_iter7_reg <= icmp_ln1073_reg_2383_pp0_iter6_reg;
        icmp_ln1073_reg_2383_pp0_iter8_reg <= icmp_ln1073_reg_2383_pp0_iter7_reg;
        icmp_ln1073_reg_2383_pp0_iter9_reg <= icmp_ln1073_reg_2383_pp0_iter8_reg;
        icmp_ln1077_reg_2402_pp0_iter10_reg <= icmp_ln1077_reg_2402_pp0_iter9_reg;
        icmp_ln1077_reg_2402_pp0_iter11_reg <= icmp_ln1077_reg_2402_pp0_iter10_reg;
        icmp_ln1077_reg_2402_pp0_iter12_reg <= icmp_ln1077_reg_2402_pp0_iter11_reg;
        icmp_ln1077_reg_2402_pp0_iter13_reg <= icmp_ln1077_reg_2402_pp0_iter12_reg;
        icmp_ln1077_reg_2402_pp0_iter14_reg <= icmp_ln1077_reg_2402_pp0_iter13_reg;
        icmp_ln1077_reg_2402_pp0_iter15_reg <= icmp_ln1077_reg_2402_pp0_iter14_reg;
        icmp_ln1077_reg_2402_pp0_iter16_reg <= icmp_ln1077_reg_2402_pp0_iter15_reg;
        icmp_ln1077_reg_2402_pp0_iter17_reg <= icmp_ln1077_reg_2402_pp0_iter16_reg;
        icmp_ln1077_reg_2402_pp0_iter18_reg <= icmp_ln1077_reg_2402_pp0_iter17_reg;
        icmp_ln1077_reg_2402_pp0_iter19_reg <= icmp_ln1077_reg_2402_pp0_iter18_reg;
        icmp_ln1077_reg_2402_pp0_iter20_reg <= icmp_ln1077_reg_2402_pp0_iter19_reg;
        icmp_ln1077_reg_2402_pp0_iter21_reg <= icmp_ln1077_reg_2402_pp0_iter20_reg;
        icmp_ln1077_reg_2402_pp0_iter22_reg <= icmp_ln1077_reg_2402_pp0_iter21_reg;
        icmp_ln1077_reg_2402_pp0_iter2_reg <= icmp_ln1077_reg_2402;
        icmp_ln1077_reg_2402_pp0_iter3_reg <= icmp_ln1077_reg_2402_pp0_iter2_reg;
        icmp_ln1077_reg_2402_pp0_iter4_reg <= icmp_ln1077_reg_2402_pp0_iter3_reg;
        icmp_ln1077_reg_2402_pp0_iter5_reg <= icmp_ln1077_reg_2402_pp0_iter4_reg;
        icmp_ln1077_reg_2402_pp0_iter6_reg <= icmp_ln1077_reg_2402_pp0_iter5_reg;
        icmp_ln1077_reg_2402_pp0_iter7_reg <= icmp_ln1077_reg_2402_pp0_iter6_reg;
        icmp_ln1077_reg_2402_pp0_iter8_reg <= icmp_ln1077_reg_2402_pp0_iter7_reg;
        icmp_ln1077_reg_2402_pp0_iter9_reg <= icmp_ln1077_reg_2402_pp0_iter8_reg;
        max_V_131_reg_2833 <= max_V_131_fu_1981_p3;
        max_V_135_reg_2843 <= max_V_135_fu_2015_p3;
        src_buf_temp_copy_extract_V_0_10_reg_2702_pp0_iter16_reg <= src_buf_temp_copy_extract_V_0_10_reg_2702;
        src_buf_temp_copy_extract_V_0_11_reg_2759_pp0_iter18_reg <= src_buf_temp_copy_extract_V_0_11_reg_2759;
        src_buf_temp_copy_extract_V_0_11_reg_2759_pp0_iter19_reg <= src_buf_temp_copy_extract_V_0_11_reg_2759_pp0_iter18_reg;
        src_buf_temp_copy_extract_V_0_12_reg_2821_pp0_iter21_reg <= src_buf_temp_copy_extract_V_0_12_reg_2821;
        src_buf_temp_copy_extract_V_0_12_reg_2821_pp0_iter22_reg <= src_buf_temp_copy_extract_V_0_12_reg_2821_pp0_iter21_reg;
        src_buf_temp_copy_extract_V_0_7_reg_2544_pp0_iter7_reg <= src_buf_temp_copy_extract_V_0_7_reg_2544;
        src_buf_temp_copy_extract_V_0_7_reg_2544_pp0_iter8_reg <= src_buf_temp_copy_extract_V_0_7_reg_2544_pp0_iter7_reg;
        src_buf_temp_copy_extract_V_0_8_reg_2600_pp0_iter10_reg <= src_buf_temp_copy_extract_V_0_8_reg_2600;
        src_buf_temp_copy_extract_V_0_9_reg_2651_pp0_iter13_reg <= src_buf_temp_copy_extract_V_0_9_reg_2651;
        src_buf_temp_copy_extract_V_0_reg_2493_pp0_iter5_reg <= src_buf_temp_copy_extract_V_0_reg_2493;
        src_buf_temp_med_apply_V_43_reg_2476 <= max_V_20_fu_154;
        src_buf_temp_med_apply_V_44_reg_2481 <= ret_1_fu_158;
        src_buf_temp_med_apply_V_45_reg_2487 <= max_V_22_fu_162;
        src_buf_temp_med_apply_V_46_reg_2515 <= ret_2_fu_166;
        src_buf_temp_med_apply_V_47_reg_2520 <= max_V_25_fu_170;
        src_buf_temp_med_apply_V_48_reg_2526 <= ret_3_fu_174;
        src_buf_temp_med_apply_V_49_reg_2532 <= max_V_28_fu_178;
        src_buf_temp_med_apply_V_49_reg_2532_pp0_iter7_reg <= src_buf_temp_med_apply_V_49_reg_2532;
        src_buf_temp_med_apply_V_50_reg_2538 <= ret_4_fu_182;
        src_buf_temp_med_apply_V_50_reg_2538_pp0_iter7_reg <= src_buf_temp_med_apply_V_50_reg_2538;
        src_buf_temp_med_apply_V_52_reg_2576 <= max_V_31_fu_190;
        src_buf_temp_med_apply_V_53_reg_2582 <= ret_6_fu_194;
        src_buf_temp_med_apply_V_54_reg_2588 <= max_V_33_fu_198;
        src_buf_temp_med_apply_V_54_reg_2588_pp0_iter10_reg <= src_buf_temp_med_apply_V_54_reg_2588;
        src_buf_temp_med_apply_V_55_reg_2594 <= ret_7_fu_202;
        src_buf_temp_med_apply_V_55_reg_2594_pp0_iter10_reg <= src_buf_temp_med_apply_V_55_reg_2594;
        src_buf_temp_med_apply_V_57_reg_2628 <= max_V_36_fu_210;
        src_buf_temp_med_apply_V_58_reg_2633 <= ret_9_fu_214;
        src_buf_temp_med_apply_V_59_reg_2639 <= max_V_39_fu_218;
        src_buf_temp_med_apply_V_60_reg_2645 <= ret_10_fu_222;
        src_buf_temp_med_apply_V_60_reg_2645_pp0_iter13_reg <= src_buf_temp_med_apply_V_60_reg_2645;
        src_buf_temp_med_apply_V_62_reg_2679 <= max_V_42_fu_230;
        src_buf_temp_med_apply_V_63_reg_2684 <= ret_12_fu_234;
        src_buf_temp_med_apply_V_64_reg_2690 <= max_V_44_fu_238;
        src_buf_temp_med_apply_V_65_reg_2696 <= ret_13_fu_242;
        src_buf_temp_med_apply_V_65_reg_2696_pp0_iter16_reg <= src_buf_temp_med_apply_V_65_reg_2696;
        src_buf_temp_med_apply_V_66_reg_2724 <= ret_14_fu_246;
        src_buf_temp_med_apply_V_67_reg_2730 <= max_V_47_fu_250;
        src_buf_temp_med_apply_V_68_reg_2736 <= ret_15_fu_254;
        src_buf_temp_med_apply_V_68_reg_2736_pp0_iter18_reg <= src_buf_temp_med_apply_V_68_reg_2736;
        src_buf_temp_med_apply_V_69_reg_2742 <= max_V_50_fu_258;
        src_buf_temp_med_apply_V_69_reg_2742_pp0_iter18_reg <= src_buf_temp_med_apply_V_69_reg_2742;
        src_buf_temp_med_apply_V_70_reg_2748 <= ret_16_fu_262;
        src_buf_temp_med_apply_V_70_reg_2748_pp0_iter18_reg <= src_buf_temp_med_apply_V_70_reg_2748;
        src_buf_temp_med_apply_V_70_reg_2748_pp0_iter19_reg <= src_buf_temp_med_apply_V_70_reg_2748_pp0_iter18_reg;
        src_buf_temp_med_apply_V_71_reg_2791 <= ret_17_fu_266;
        src_buf_temp_med_apply_V_72_reg_2797 <= max_V_53_fu_270;
        src_buf_temp_med_apply_V_73_reg_2803 <= ret_18_fu_274;
        src_buf_temp_med_apply_V_73_reg_2803_pp0_iter21_reg <= src_buf_temp_med_apply_V_73_reg_2803;
        src_buf_temp_med_apply_V_74_reg_2809 <= max_V_55_fu_278;
        src_buf_temp_med_apply_V_74_reg_2809_pp0_iter21_reg <= src_buf_temp_med_apply_V_74_reg_2809;
        src_buf_temp_med_apply_V_75_reg_2815 <= ret_19_fu_282;
        src_buf_temp_med_apply_V_75_reg_2815_pp0_iter21_reg <= src_buf_temp_med_apply_V_75_reg_2815;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        col_V_1_reg_2377 <= ap_sig_allocacmp_col_V_1;
        icmp_ln1073_2_reg_2387_pp0_iter1_reg <= icmp_ln1073_2_reg_2387;
        icmp_ln1073_reg_2383 <= icmp_ln1073_fu_955_p2;
        icmp_ln1073_reg_2383_pp0_iter1_reg <= icmp_ln1073_reg_2383;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter10_buf_cop_V_3_0_reg_643 <= ap_phi_reg_pp0_iter9_buf_cop_V_3_0_reg_643;
        ap_phi_reg_pp0_iter10_buf_cop_V_4_0_reg_654 <= ap_phi_reg_pp0_iter9_buf_cop_V_4_0_reg_654;
        ap_phi_reg_pp0_iter10_buf_cop_V_5_0_reg_665 <= ap_phi_reg_pp0_iter9_buf_cop_V_5_0_reg_665;
        ap_phi_reg_pp0_iter10_buf_cop_V_7_reg_676 <= ap_phi_reg_pp0_iter9_buf_cop_V_7_reg_676;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter11_buf_cop_V_3_0_reg_643 <= ap_phi_reg_pp0_iter10_buf_cop_V_3_0_reg_643;
        ap_phi_reg_pp0_iter11_buf_cop_V_4_0_reg_654 <= ap_phi_reg_pp0_iter10_buf_cop_V_4_0_reg_654;
        ap_phi_reg_pp0_iter11_buf_cop_V_5_0_reg_665 <= ap_phi_reg_pp0_iter10_buf_cop_V_5_0_reg_665;
        ap_phi_reg_pp0_iter11_buf_cop_V_7_reg_676 <= ap_phi_reg_pp0_iter10_buf_cop_V_7_reg_676;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter12_buf_cop_V_3_0_reg_643 <= ap_phi_reg_pp0_iter11_buf_cop_V_3_0_reg_643;
        ap_phi_reg_pp0_iter12_buf_cop_V_4_0_reg_654 <= ap_phi_reg_pp0_iter11_buf_cop_V_4_0_reg_654;
        ap_phi_reg_pp0_iter12_buf_cop_V_5_0_reg_665 <= ap_phi_reg_pp0_iter11_buf_cop_V_5_0_reg_665;
        ap_phi_reg_pp0_iter12_buf_cop_V_7_reg_676 <= ap_phi_reg_pp0_iter11_buf_cop_V_7_reg_676;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter13_buf_cop_V_4_0_reg_654 <= ap_phi_reg_pp0_iter12_buf_cop_V_4_0_reg_654;
        ap_phi_reg_pp0_iter13_buf_cop_V_5_0_reg_665 <= ap_phi_reg_pp0_iter12_buf_cop_V_5_0_reg_665;
        ap_phi_reg_pp0_iter13_buf_cop_V_7_reg_676 <= ap_phi_reg_pp0_iter12_buf_cop_V_7_reg_676;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_buf_cop_V_4_0_reg_654 <= ap_phi_reg_pp0_iter13_buf_cop_V_4_0_reg_654;
        ap_phi_reg_pp0_iter14_buf_cop_V_5_0_reg_665 <= ap_phi_reg_pp0_iter13_buf_cop_V_5_0_reg_665;
        ap_phi_reg_pp0_iter14_buf_cop_V_7_reg_676 <= ap_phi_reg_pp0_iter13_buf_cop_V_7_reg_676;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter15_buf_cop_V_4_0_reg_654 <= ap_phi_reg_pp0_iter14_buf_cop_V_4_0_reg_654;
        ap_phi_reg_pp0_iter15_buf_cop_V_5_0_reg_665 <= ap_phi_reg_pp0_iter14_buf_cop_V_5_0_reg_665;
        ap_phi_reg_pp0_iter15_buf_cop_V_7_reg_676 <= ap_phi_reg_pp0_iter14_buf_cop_V_7_reg_676;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter16_buf_cop_V_5_0_reg_665 <= ap_phi_reg_pp0_iter15_buf_cop_V_5_0_reg_665;
        ap_phi_reg_pp0_iter16_buf_cop_V_7_reg_676 <= ap_phi_reg_pp0_iter15_buf_cop_V_7_reg_676;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter17_buf_cop_V_5_0_reg_665 <= ap_phi_reg_pp0_iter16_buf_cop_V_5_0_reg_665;
        ap_phi_reg_pp0_iter17_buf_cop_V_7_reg_676 <= ap_phi_reg_pp0_iter16_buf_cop_V_7_reg_676;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_buf_cop_V_7_reg_676 <= ap_phi_reg_pp0_iter17_buf_cop_V_7_reg_676;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter19_buf_cop_V_7_reg_676 <= ap_phi_reg_pp0_iter18_buf_cop_V_7_reg_676;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_buf_cop_V_7_reg_676 <= ap_phi_reg_pp0_iter19_buf_cop_V_7_reg_676;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_buf_cop_V_0_reg_610 <= ap_phi_reg_pp0_iter1_buf_cop_V_0_reg_610;
        ap_phi_reg_pp0_iter2_buf_cop_V_1_0_reg_621 <= ap_phi_reg_pp0_iter1_buf_cop_V_1_0_reg_621;
        ap_phi_reg_pp0_iter2_buf_cop_V_2_0_reg_632 <= ap_phi_reg_pp0_iter1_buf_cop_V_2_0_reg_632;
        ap_phi_reg_pp0_iter2_buf_cop_V_3_0_reg_643 <= ap_phi_reg_pp0_iter1_buf_cop_V_3_0_reg_643;
        ap_phi_reg_pp0_iter2_buf_cop_V_4_0_reg_654 <= ap_phi_reg_pp0_iter1_buf_cop_V_4_0_reg_654;
        ap_phi_reg_pp0_iter2_buf_cop_V_5_0_reg_665 <= ap_phi_reg_pp0_iter1_buf_cop_V_5_0_reg_665;
        ap_phi_reg_pp0_iter2_buf_cop_V_7_reg_676 <= ap_phi_reg_pp0_iter1_buf_cop_V_7_reg_676;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_buf_cop_V_0_reg_610 <= ap_phi_reg_pp0_iter2_buf_cop_V_0_reg_610;
        ap_phi_reg_pp0_iter3_buf_cop_V_1_0_reg_621 <= ap_phi_reg_pp0_iter2_buf_cop_V_1_0_reg_621;
        ap_phi_reg_pp0_iter3_buf_cop_V_2_0_reg_632 <= ap_phi_reg_pp0_iter2_buf_cop_V_2_0_reg_632;
        ap_phi_reg_pp0_iter3_buf_cop_V_3_0_reg_643 <= ap_phi_reg_pp0_iter2_buf_cop_V_3_0_reg_643;
        ap_phi_reg_pp0_iter3_buf_cop_V_4_0_reg_654 <= ap_phi_reg_pp0_iter2_buf_cop_V_4_0_reg_654;
        ap_phi_reg_pp0_iter3_buf_cop_V_5_0_reg_665 <= ap_phi_reg_pp0_iter2_buf_cop_V_5_0_reg_665;
        ap_phi_reg_pp0_iter3_buf_cop_V_7_reg_676 <= ap_phi_reg_pp0_iter2_buf_cop_V_7_reg_676;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_buf_cop_V_1_0_reg_621 <= ap_phi_reg_pp0_iter4_buf_cop_V_1_0_reg_621;
        ap_phi_reg_pp0_iter5_buf_cop_V_2_0_reg_632 <= ap_phi_reg_pp0_iter4_buf_cop_V_2_0_reg_632;
        ap_phi_reg_pp0_iter5_buf_cop_V_3_0_reg_643 <= ap_phi_reg_pp0_iter4_buf_cop_V_3_0_reg_643;
        ap_phi_reg_pp0_iter5_buf_cop_V_4_0_reg_654 <= ap_phi_reg_pp0_iter4_buf_cop_V_4_0_reg_654;
        ap_phi_reg_pp0_iter5_buf_cop_V_5_0_reg_665 <= ap_phi_reg_pp0_iter4_buf_cop_V_5_0_reg_665;
        ap_phi_reg_pp0_iter5_buf_cop_V_7_reg_676 <= ap_phi_reg_pp0_iter4_buf_cop_V_7_reg_676;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_buf_cop_V_1_0_reg_621 <= ap_phi_reg_pp0_iter5_buf_cop_V_1_0_reg_621;
        ap_phi_reg_pp0_iter6_buf_cop_V_2_0_reg_632 <= ap_phi_reg_pp0_iter5_buf_cop_V_2_0_reg_632;
        ap_phi_reg_pp0_iter6_buf_cop_V_3_0_reg_643 <= ap_phi_reg_pp0_iter5_buf_cop_V_3_0_reg_643;
        ap_phi_reg_pp0_iter6_buf_cop_V_4_0_reg_654 <= ap_phi_reg_pp0_iter5_buf_cop_V_4_0_reg_654;
        ap_phi_reg_pp0_iter6_buf_cop_V_5_0_reg_665 <= ap_phi_reg_pp0_iter5_buf_cop_V_5_0_reg_665;
        ap_phi_reg_pp0_iter6_buf_cop_V_7_reg_676 <= ap_phi_reg_pp0_iter5_buf_cop_V_7_reg_676;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_buf_cop_V_2_0_reg_632 <= ap_phi_reg_pp0_iter6_buf_cop_V_2_0_reg_632;
        ap_phi_reg_pp0_iter7_buf_cop_V_3_0_reg_643 <= ap_phi_reg_pp0_iter6_buf_cop_V_3_0_reg_643;
        ap_phi_reg_pp0_iter7_buf_cop_V_4_0_reg_654 <= ap_phi_reg_pp0_iter6_buf_cop_V_4_0_reg_654;
        ap_phi_reg_pp0_iter7_buf_cop_V_5_0_reg_665 <= ap_phi_reg_pp0_iter6_buf_cop_V_5_0_reg_665;
        ap_phi_reg_pp0_iter7_buf_cop_V_7_reg_676 <= ap_phi_reg_pp0_iter6_buf_cop_V_7_reg_676;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter8_buf_cop_V_2_0_reg_632 <= ap_phi_reg_pp0_iter7_buf_cop_V_2_0_reg_632;
        ap_phi_reg_pp0_iter8_buf_cop_V_3_0_reg_643 <= ap_phi_reg_pp0_iter7_buf_cop_V_3_0_reg_643;
        ap_phi_reg_pp0_iter8_buf_cop_V_4_0_reg_654 <= ap_phi_reg_pp0_iter7_buf_cop_V_4_0_reg_654;
        ap_phi_reg_pp0_iter8_buf_cop_V_5_0_reg_665 <= ap_phi_reg_pp0_iter7_buf_cop_V_5_0_reg_665;
        ap_phi_reg_pp0_iter8_buf_cop_V_7_reg_676 <= ap_phi_reg_pp0_iter7_buf_cop_V_7_reg_676;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_buf_cop_V_2_0_reg_632 <= ap_phi_reg_pp0_iter8_buf_cop_V_2_0_reg_632;
        ap_phi_reg_pp0_iter9_buf_cop_V_3_0_reg_643 <= ap_phi_reg_pp0_iter8_buf_cop_V_3_0_reg_643;
        ap_phi_reg_pp0_iter9_buf_cop_V_4_0_reg_654 <= ap_phi_reg_pp0_iter8_buf_cop_V_4_0_reg_654;
        ap_phi_reg_pp0_iter9_buf_cop_V_5_0_reg_665 <= ap_phi_reg_pp0_iter8_buf_cop_V_5_0_reg_665;
        ap_phi_reg_pp0_iter9_buf_cop_V_7_reg_676 <= ap_phi_reg_pp0_iter8_buf_cop_V_7_reg_676;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1073_reg_2383 == 1'd1))) begin
        conv_i99_i_reg_2391[12 : 0] <= conv_i99_i_fu_978_p1[12 : 0];
        icmp_ln1077_reg_2402 <= icmp_ln1077_fu_995_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_2383_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1073_10_reg_2555 <= icmp_ln1073_10_fu_1286_p2;
        max_V_78_reg_2550 <= max_V_78_fu_1278_p3;
        src_buf_temp_copy_extract_V_0_7_reg_2544 <= src_buf_temp_copy_extract_V_0_7_xfExtractPixels_1_1_0_s_fu_693_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_2383_pp0_iter7_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1073_15_reg_2571 <= icmp_ln1073_15_fu_1373_p2;
        max_V_85_reg_2566 <= max_V_85_fu_1366_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_2383_pp0_iter9_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1073_20_reg_2617 <= icmp_ln1073_20_fu_1481_p2;
        max_V_92_reg_2612 <= max_V_92_fu_1474_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_2383_pp0_iter11_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1073_25_reg_2662 <= icmp_ln1073_25_fu_1559_p2;
        max_V_99_reg_2657 <= max_V_99_fu_1551_p3;
        src_buf_temp_copy_extract_V_0_9_reg_2651 <= src_buf_temp_copy_extract_V_0_9_xfExtractPixels_1_1_0_s_fu_705_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1073_fu_955_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1073_2_reg_2387 <= icmp_ln1073_2_fu_967_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_2383_pp0_iter14_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1073_32_reg_2713 <= icmp_ln1073_32_fu_1690_p2;
        max_V_109_reg_2708 <= max_V_109_fu_1682_p3;
        src_buf_temp_copy_extract_V_0_10_reg_2702 <= src_buf_temp_copy_extract_V_0_10_xfExtractPixels_1_1_0_s_fu_711_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_2383_pp0_iter16_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1073_37_reg_2770 <= icmp_ln1073_37_fu_1795_p2;
        max_V_117_reg_2765 <= max_V_117_fu_1788_p3;
        max_V_11_load_reg_2754 <= max_V_11_fu_138;
        src_buf_temp_copy_extract_V_0_11_reg_2759 <= src_buf_temp_copy_extract_V_0_11_xfExtractPixels_1_1_0_s_fu_717_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_2383_pp0_iter18_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1073_42_reg_2786 <= icmp_ln1073_42_fu_1882_p2;
        max_V_124_reg_2781 <= max_V_124_fu_1875_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_2383_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1073_5_reg_2504 <= icmp_ln1073_5_fu_1179_p2;
        max_V_64_reg_2499 <= max_V_64_fu_1171_p3;
        src_buf_temp_copy_extract_V_0_reg_2493 <= src_buf_temp_copy_extract_V_0_xfExtractPixels_1_1_0_s_fu_687_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_2383_pp0_iter12_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        max_V_104_reg_2667 <= max_V_104_fu_1617_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_2383_pp0_iter13_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        max_V_107_reg_2673 <= max_V_107_fu_1639_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_2383_pp0_iter15_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        max_V_114_reg_2718 <= max_V_114_fu_1748_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_2383_pp0_iter17_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        max_V_121_reg_2775 <= max_V_121_fu_1853_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_2383_pp0_iter19_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        max_V_128_reg_2827 <= max_V_128_fu_1928_p3;
        src_buf_temp_copy_extract_V_0_12_reg_2821 <= src_buf_temp_copy_extract_V_0_12_xfExtractPixels_1_1_0_s_fu_723_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_2383_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        max_V_76_reg_2509 <= max_V_76_fu_1237_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_2383_pp0_iter6_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        max_V_82_reg_2560 <= max_V_82_fu_1344_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_2383_pp0_iter8_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        max_V_89_reg_2606 <= max_V_89_fu_1421_p3;
        src_buf_temp_copy_extract_V_0_8_reg_2600 <= src_buf_temp_copy_extract_V_0_8_xfExtractPixels_1_1_0_s_fu_699_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_2383_pp0_iter10_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        max_V_97_reg_2622 <= max_V_97_fu_1508_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1073_fu_955_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_2383_pp0_iter19_reg == 1'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter20_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter20_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter22_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_col_V_1 = 13'd0;
    end else begin
        ap_sig_allocacmp_col_V_1 = col_V_fu_114;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2215)) begin
        if ((cmp_i_i142_i == 1'd1)) begin
            buf_V_1_address1 = buf_V_1_addr_gep_fu_498_p3;
        end else if ((cmp_i_i142_i_read_reg_2334 == 1'd0)) begin
            buf_V_1_address1 = conv_i99_i_fu_978_p1;
        end else begin
            buf_V_1_address1 = 'bx;
        end
    end else begin
        buf_V_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_V_1_ce0 = 1'b1;
    end else begin
        buf_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((p_cast_read_reg_2338 == 3'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i142_i_read_reg_2334 == 1'd0) & (icmp_ln1073_2_reg_2387 == 1'd1) & (icmp_ln1073_reg_2383 == 1'd1)) | ((p_cast_read_reg_2338 == 3'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i142_i == 1'd1) & (icmp_ln1073_2_reg_2387 == 1'd1) & (icmp_ln1073_reg_2383 == 1'd1)))) begin
        buf_V_1_ce1 = 1'b1;
    end else begin
        buf_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2215)) begin
        if ((cmp_i_i142_i == 1'd1)) begin
            buf_V_1_d1 = mat_dil_a_data331_dout;
        end else if ((cmp_i_i142_i_read_reg_2334 == 1'd0)) begin
            buf_V_1_d1 = 8'd255;
        end else begin
            buf_V_1_d1 = 'bx;
        end
    end else begin
        buf_V_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((p_cast_read_reg_2338 == 3'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i142_i_read_reg_2334 == 1'd0) & (icmp_ln1073_2_reg_2387 == 1'd1) & (icmp_ln1073_reg_2383 == 1'd1)) | ((p_cast_read_reg_2338 == 3'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i142_i == 1'd1) & (icmp_ln1073_2_reg_2387 == 1'd1) & (icmp_ln1073_reg_2383 == 1'd1)))) begin
        buf_V_1_we1 = 1'b1;
    end else begin
        buf_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2218)) begin
        if ((cmp_i_i142_i == 1'd1)) begin
            buf_V_2_address1 = buf_V_2_addr_gep_fu_505_p3;
        end else if ((cmp_i_i142_i_read_reg_2334 == 1'd0)) begin
            buf_V_2_address1 = conv_i99_i_fu_978_p1;
        end else begin
            buf_V_2_address1 = 'bx;
        end
    end else begin
        buf_V_2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_V_2_ce0 = 1'b1;
    end else begin
        buf_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((p_cast_read_reg_2338 == 3'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i142_i_read_reg_2334 == 1'd0) & (icmp_ln1073_2_reg_2387 == 1'd1) & (icmp_ln1073_reg_2383 == 1'd1)) | ((p_cast_read_reg_2338 == 3'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i142_i == 1'd1) & (icmp_ln1073_2_reg_2387 == 1'd1) & (icmp_ln1073_reg_2383 == 1'd1)))) begin
        buf_V_2_ce1 = 1'b1;
    end else begin
        buf_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2218)) begin
        if ((cmp_i_i142_i == 1'd1)) begin
            buf_V_2_d1 = mat_dil_a_data331_dout;
        end else if ((cmp_i_i142_i_read_reg_2334 == 1'd0)) begin
            buf_V_2_d1 = 8'd255;
        end else begin
            buf_V_2_d1 = 'bx;
        end
    end else begin
        buf_V_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((p_cast_read_reg_2338 == 3'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i142_i_read_reg_2334 == 1'd0) & (icmp_ln1073_2_reg_2387 == 1'd1) & (icmp_ln1073_reg_2383 == 1'd1)) | ((p_cast_read_reg_2338 == 3'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i142_i == 1'd1) & (icmp_ln1073_2_reg_2387 == 1'd1) & (icmp_ln1073_reg_2383 == 1'd1)))) begin
        buf_V_2_we1 = 1'b1;
    end else begin
        buf_V_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2221)) begin
        if ((cmp_i_i142_i == 1'd1)) begin
            buf_V_3_address1 = buf_V_3_addr_gep_fu_512_p3;
        end else if ((cmp_i_i142_i_read_reg_2334 == 1'd0)) begin
            buf_V_3_address1 = conv_i99_i_fu_978_p1;
        end else begin
            buf_V_3_address1 = 'bx;
        end
    end else begin
        buf_V_3_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_V_3_ce0 = 1'b1;
    end else begin
        buf_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((p_cast_read_reg_2338 == 3'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i142_i_read_reg_2334 == 1'd0) & (icmp_ln1073_2_reg_2387 == 1'd1) & (icmp_ln1073_reg_2383 == 1'd1)) | ((p_cast_read_reg_2338 == 3'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i142_i == 1'd1) & (icmp_ln1073_2_reg_2387 == 1'd1) & (icmp_ln1073_reg_2383 == 1'd1)))) begin
        buf_V_3_ce1 = 1'b1;
    end else begin
        buf_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2221)) begin
        if ((cmp_i_i142_i == 1'd1)) begin
            buf_V_3_d1 = mat_dil_a_data331_dout;
        end else if ((cmp_i_i142_i_read_reg_2334 == 1'd0)) begin
            buf_V_3_d1 = 8'd255;
        end else begin
            buf_V_3_d1 = 'bx;
        end
    end else begin
        buf_V_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((p_cast_read_reg_2338 == 3'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i142_i_read_reg_2334 == 1'd0) & (icmp_ln1073_2_reg_2387 == 1'd1) & (icmp_ln1073_reg_2383 == 1'd1)) | ((p_cast_read_reg_2338 == 3'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i142_i == 1'd1) & (icmp_ln1073_2_reg_2387 == 1'd1) & (icmp_ln1073_reg_2383 == 1'd1)))) begin
        buf_V_3_we1 = 1'b1;
    end else begin
        buf_V_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2224)) begin
        if ((cmp_i_i142_i == 1'd1)) begin
            buf_V_4_address1 = buf_V_4_addr_gep_fu_519_p3;
        end else if ((cmp_i_i142_i_read_reg_2334 == 1'd0)) begin
            buf_V_4_address1 = conv_i99_i_fu_978_p1;
        end else begin
            buf_V_4_address1 = 'bx;
        end
    end else begin
        buf_V_4_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_V_4_ce0 = 1'b1;
    end else begin
        buf_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((p_cast_read_reg_2338 == 3'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i142_i_read_reg_2334 == 1'd0) & (icmp_ln1073_2_reg_2387 == 1'd1) & (icmp_ln1073_reg_2383 == 1'd1)) | ((p_cast_read_reg_2338 == 3'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i142_i == 1'd1) & (icmp_ln1073_2_reg_2387 == 1'd1) & (icmp_ln1073_reg_2383 == 1'd1)))) begin
        buf_V_4_ce1 = 1'b1;
    end else begin
        buf_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2224)) begin
        if ((cmp_i_i142_i == 1'd1)) begin
            buf_V_4_d1 = mat_dil_a_data331_dout;
        end else if ((cmp_i_i142_i_read_reg_2334 == 1'd0)) begin
            buf_V_4_d1 = 8'd255;
        end else begin
            buf_V_4_d1 = 'bx;
        end
    end else begin
        buf_V_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((p_cast_read_reg_2338 == 3'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i142_i_read_reg_2334 == 1'd0) & (icmp_ln1073_2_reg_2387 == 1'd1) & (icmp_ln1073_reg_2383 == 1'd1)) | ((p_cast_read_reg_2338 == 3'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i142_i == 1'd1) & (icmp_ln1073_2_reg_2387 == 1'd1) & (icmp_ln1073_reg_2383 == 1'd1)))) begin
        buf_V_4_we1 = 1'b1;
    end else begin
        buf_V_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2227)) begin
        if ((cmp_i_i142_i == 1'd1)) begin
            buf_V_5_address1 = buf_V_5_addr_gep_fu_526_p3;
        end else if ((cmp_i_i142_i_read_reg_2334 == 1'd0)) begin
            buf_V_5_address1 = conv_i99_i_fu_978_p1;
        end else begin
            buf_V_5_address1 = 'bx;
        end
    end else begin
        buf_V_5_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_V_5_ce0 = 1'b1;
    end else begin
        buf_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((p_cast_read_reg_2338 == 3'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i142_i_read_reg_2334 == 1'd0) & (icmp_ln1073_2_reg_2387 == 1'd1) & (icmp_ln1073_reg_2383 == 1'd1)) | ((p_cast_read_reg_2338 == 3'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i142_i == 1'd1) & (icmp_ln1073_2_reg_2387 == 1'd1) & (icmp_ln1073_reg_2383 == 1'd1)))) begin
        buf_V_5_ce1 = 1'b1;
    end else begin
        buf_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2227)) begin
        if ((cmp_i_i142_i == 1'd1)) begin
            buf_V_5_d1 = mat_dil_a_data331_dout;
        end else if ((cmp_i_i142_i_read_reg_2334 == 1'd0)) begin
            buf_V_5_d1 = 8'd255;
        end else begin
            buf_V_5_d1 = 'bx;
        end
    end else begin
        buf_V_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((p_cast_read_reg_2338 == 3'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i142_i_read_reg_2334 == 1'd0) & (icmp_ln1073_2_reg_2387 == 1'd1) & (icmp_ln1073_reg_2383 == 1'd1)) | ((p_cast_read_reg_2338 == 3'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i142_i == 1'd1) & (icmp_ln1073_2_reg_2387 == 1'd1) & (icmp_ln1073_reg_2383 == 1'd1)))) begin
        buf_V_5_we1 = 1'b1;
    end else begin
        buf_V_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_254)) begin
        if ((1'b1 == ap_condition_1570)) begin
            buf_V_6_address1 = buf_V_6_addr_gep_fu_533_p3;
        end else if ((1'b1 == ap_condition_1565)) begin
            buf_V_6_address1 = conv_i99_i_fu_978_p1;
        end else begin
            buf_V_6_address1 = 'bx;
        end
    end else begin
        buf_V_6_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_V_6_ce0 = 1'b1;
    end else begin
        buf_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((p_cast_read_reg_2338 == 3'd6) & (cmp_i_i142_i == 1'd1) & (icmp_ln1073_2_reg_2387 == 1'd1) & (icmp_ln1073_reg_2383 == 1'd1)) | ((p_cast_read_reg_2338 == 3'd7) & (cmp_i_i142_i == 1'd1) & (icmp_ln1073_2_reg_2387 == 1'd1) & (icmp_ln1073_reg_2383 == 1'd1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((p_cast_read_reg_2338 == 3'd6) & (cmp_i_i142_i_read_reg_2334 == 1'd0) & (icmp_ln1073_2_reg_2387 == 1'd1) & (icmp_ln1073_reg_2383 == 1'd1)) | ((p_cast_read_reg_2338 == 3'd7) & (cmp_i_i142_i_read_reg_2334 == 1'd0) & (icmp_ln1073_2_reg_2387 == 1'd1) & (icmp_ln1073_reg_2383 == 1'd1)))))) begin
        buf_V_6_ce1 = 1'b1;
    end else begin
        buf_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_254)) begin
        if ((1'b1 == ap_condition_1570)) begin
            buf_V_6_d1 = mat_dil_a_data331_dout;
        end else if ((1'b1 == ap_condition_1565)) begin
            buf_V_6_d1 = 8'd255;
        end else begin
            buf_V_6_d1 = 'bx;
        end
    end else begin
        buf_V_6_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((p_cast_read_reg_2338 == 3'd6) & (cmp_i_i142_i == 1'd1) & (icmp_ln1073_2_reg_2387 == 1'd1) & (icmp_ln1073_reg_2383 == 1'd1)) | ((p_cast_read_reg_2338 == 3'd7) & (cmp_i_i142_i == 1'd1) & (icmp_ln1073_2_reg_2387 == 1'd1) & (icmp_ln1073_reg_2383 == 1'd1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((p_cast_read_reg_2338 == 3'd6) & (cmp_i_i142_i_read_reg_2334 == 1'd0) & (icmp_ln1073_2_reg_2387 == 1'd1) & (icmp_ln1073_reg_2383 == 1'd1)) | ((p_cast_read_reg_2338 == 3'd7) & (cmp_i_i142_i_read_reg_2334 == 1'd0) & (icmp_ln1073_2_reg_2387 == 1'd1) & (icmp_ln1073_reg_2383 == 1'd1)))))) begin
        buf_V_6_we1 = 1'b1;
    end else begin
        buf_V_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2236)) begin
        if ((cmp_i_i142_i == 1'd1)) begin
            buf_V_address1 = buf_V_addr_gep_fu_491_p3;
        end else if ((cmp_i_i142_i_read_reg_2334 == 1'd0)) begin
            buf_V_address1 = conv_i99_i_fu_978_p1;
        end else begin
            buf_V_address1 = 'bx;
        end
    end else begin
        buf_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_V_ce0 = 1'b1;
    end else begin
        buf_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((p_cast_read_reg_2338 == 3'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i142_i_read_reg_2334 == 1'd0) & (icmp_ln1073_2_reg_2387 == 1'd1) & (icmp_ln1073_reg_2383 == 1'd1)) | ((p_cast_read_reg_2338 == 3'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i142_i == 1'd1) & (icmp_ln1073_2_reg_2387 == 1'd1) & (icmp_ln1073_reg_2383 == 1'd1)))) begin
        buf_V_ce1 = 1'b1;
    end else begin
        buf_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2236)) begin
        if ((cmp_i_i142_i == 1'd1)) begin
            buf_V_d1 = mat_dil_a_data331_dout;
        end else if ((cmp_i_i142_i_read_reg_2334 == 1'd0)) begin
            buf_V_d1 = 8'd255;
        end else begin
            buf_V_d1 = 'bx;
        end
    end else begin
        buf_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((p_cast_read_reg_2338 == 3'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i142_i_read_reg_2334 == 1'd0) & (icmp_ln1073_2_reg_2387 == 1'd1) & (icmp_ln1073_reg_2383 == 1'd1)) | ((p_cast_read_reg_2338 == 3'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i142_i == 1'd1) & (icmp_ln1073_2_reg_2387 == 1'd1) & (icmp_ln1073_reg_2383 == 1'd1)))) begin
        buf_V_we1 = 1'b1;
    end else begin
        buf_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op172_read_state2 == 1'b1))) begin
        mat_dil_a_data331_blk_n = mat_dil_a_data331_empty_n;
    end else begin
        mat_dil_a_data331_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op172_read_state2 == 1'b1))) begin
        mat_dil_a_data331_read = 1'b1;
    end else begin
        mat_dil_a_data331_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln1077_reg_2402_pp0_iter22_reg == 1'd1))) begin
        mat_ero_data332_blk_n = mat_ero_data332_full_n;
    end else begin
        mat_ero_data332_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1077_reg_2402_pp0_iter22_reg == 1'd1))) begin
        mat_ero_data332_write = 1'b1;
    end else begin
        mat_ero_data332_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter23 == 1'b1) & (icmp_ln1077_reg_2402_pp0_iter22_reg == 1'd1) & (mat_ero_data332_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op172_read_state2 == 1'b1) & (mat_dil_a_data331_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter23 == 1'b1) & (icmp_ln1077_reg_2402_pp0_iter22_reg == 1'd1) & (mat_ero_data332_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op172_read_state2 == 1'b1) & (mat_dil_a_data331_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter23 == 1'b1) & (icmp_ln1077_reg_2402_pp0_iter22_reg == 1'd1) & (mat_ero_data332_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op172_read_state2 == 1'b1) & (mat_dil_a_data331_empty_n == 1'b0)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state24_pp0_stage0_iter23 = ((icmp_ln1077_reg_2402_pp0_iter22_reg == 1'd1) & (mat_ero_data332_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((ap_predicate_op172_read_state2 == 1'b1) & (mat_dil_a_data331_empty_n == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1207 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_1565 = (((p_cast_read_reg_2338 == 3'd6) & (cmp_i_i142_i_read_reg_2334 == 1'd0) & (icmp_ln1073_2_reg_2387 == 1'd1) & (icmp_ln1073_reg_2383 == 1'd1)) | ((p_cast_read_reg_2338 == 3'd7) & (cmp_i_i142_i_read_reg_2334 == 1'd0) & (icmp_ln1073_2_reg_2387 == 1'd1) & (icmp_ln1073_reg_2383 == 1'd1)));
end

always @ (*) begin
    ap_condition_1570 = (((p_cast_read_reg_2338 == 3'd6) & (cmp_i_i142_i == 1'd1) & (icmp_ln1073_2_reg_2387 == 1'd1) & (icmp_ln1073_reg_2383 == 1'd1)) | ((p_cast_read_reg_2338 == 3'd7) & (cmp_i_i142_i == 1'd1) & (icmp_ln1073_2_reg_2387 == 1'd1) & (icmp_ln1073_reg_2383 == 1'd1)));
end

always @ (*) begin
    ap_condition_2215 = ((p_cast_read_reg_2338 == 3'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln1073_2_reg_2387 == 1'd1) & (icmp_ln1073_reg_2383 == 1'd1));
end

always @ (*) begin
    ap_condition_2218 = ((p_cast_read_reg_2338 == 3'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln1073_2_reg_2387 == 1'd1) & (icmp_ln1073_reg_2383 == 1'd1));
end

always @ (*) begin
    ap_condition_2221 = ((p_cast_read_reg_2338 == 3'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln1073_2_reg_2387 == 1'd1) & (icmp_ln1073_reg_2383 == 1'd1));
end

always @ (*) begin
    ap_condition_2224 = ((p_cast_read_reg_2338 == 3'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln1073_2_reg_2387 == 1'd1) & (icmp_ln1073_reg_2383 == 1'd1));
end

always @ (*) begin
    ap_condition_2227 = ((p_cast_read_reg_2338 == 3'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln1073_2_reg_2387 == 1'd1) & (icmp_ln1073_reg_2383 == 1'd1));
end

always @ (*) begin
    ap_condition_2236 = ((p_cast_read_reg_2338 == 3'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln1073_2_reg_2387 == 1'd1) & (icmp_ln1073_reg_2383 == 1'd1));
end

always @ (*) begin
    ap_condition_254 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_buf_cop_V_0_reg_610 = 'bx;

assign ap_phi_reg_pp0_iter0_buf_cop_V_1_0_reg_621 = 'bx;

assign ap_phi_reg_pp0_iter0_buf_cop_V_2_0_reg_632 = 'bx;

assign ap_phi_reg_pp0_iter0_buf_cop_V_3_0_reg_643 = 'bx;

assign ap_phi_reg_pp0_iter0_buf_cop_V_4_0_reg_654 = 'bx;

assign ap_phi_reg_pp0_iter0_buf_cop_V_5_0_reg_665 = 'bx;

assign ap_phi_reg_pp0_iter0_buf_cop_V_7_reg_676 = 'bx;

always @ (*) begin
    ap_predicate_op172_read_state2 = ((cmp_i_i142_i == 1'd1) & (icmp_ln1073_2_reg_2387 == 1'd1) & (icmp_ln1073_reg_2383 == 1'd1));
end

assign buf_V_1_addr_gep_fu_498_p3 = conv_i99_i_fu_978_p1;

assign buf_V_1_address0 = conv_i99_i_reg_2391;

assign buf_V_2_addr_gep_fu_505_p3 = conv_i99_i_fu_978_p1;

assign buf_V_2_address0 = conv_i99_i_reg_2391;

assign buf_V_3_addr_gep_fu_512_p3 = conv_i99_i_fu_978_p1;

assign buf_V_3_address0 = conv_i99_i_reg_2391;

assign buf_V_4_addr_gep_fu_519_p3 = conv_i99_i_fu_978_p1;

assign buf_V_4_address0 = conv_i99_i_reg_2391;

assign buf_V_5_addr_gep_fu_526_p3 = conv_i99_i_fu_978_p1;

assign buf_V_5_address0 = conv_i99_i_reg_2391;

assign buf_V_6_addr_gep_fu_533_p3 = conv_i99_i_fu_978_p1;

assign buf_V_6_address0 = conv_i99_i_reg_2391;

assign buf_V_addr_gep_fu_491_p3 = conv_i99_i_fu_978_p1;

assign buf_V_address0 = conv_i99_i_reg_2391;

assign cmp_i_i142_i_read_reg_2334 = cmp_i_i142_i;

assign col_V_2_fu_961_p2 = (ap_sig_allocacmp_col_V_1 + 13'd1);

assign conv_i99_i_fu_978_p1 = col_V_1_reg_2377;

assign icmp_ln1073_10_fu_1286_p2 = ((max_V_78_fu_1278_p3 > ret_2_fu_166) ? 1'b1 : 1'b0);

assign icmp_ln1073_11_fu_1327_p2 = ((max_V_79_fu_1322_p3 > src_buf_temp_med_apply_V_47_reg_2520) ? 1'b1 : 1'b0);

assign icmp_ln1073_12_fu_1339_p2 = ((max_V_81_fu_1332_p3 > src_buf_temp_med_apply_V_48_reg_2526) ? 1'b1 : 1'b0);

assign icmp_ln1073_13_fu_1351_p2 = ((max_V_82_reg_2560 > src_buf_temp_med_apply_V_49_reg_2532_pp0_iter7_reg) ? 1'b1 : 1'b0);

assign icmp_ln1073_14_fu_1361_p2 = ((max_V_84_fu_1355_p3 > src_buf_temp_med_apply_V_50_reg_2538_pp0_iter7_reg) ? 1'b1 : 1'b0);

assign icmp_ln1073_15_fu_1373_p2 = ((max_V_85_fu_1366_p3 > src_buf_temp_copy_extract_V_0_7_reg_2544_pp0_iter7_reg) ? 1'b1 : 1'b0);

assign icmp_ln1073_16_fu_1401_p2 = ((max_V_87_fu_1396_p3 > max_V_2_fu_126) ? 1'b1 : 1'b0);

assign icmp_ln1073_17_fu_1415_p2 = ((max_V_88_fu_1407_p3 > ret_5_fu_186) ? 1'b1 : 1'b0);

assign icmp_ln1073_18_fu_1459_p2 = ((max_V_89_reg_2606 > src_buf_temp_med_apply_V_52_reg_2576) ? 1'b1 : 1'b0);

assign icmp_ln1073_19_fu_1469_p2 = ((max_V_91_fu_1463_p3 > src_buf_temp_med_apply_V_53_reg_2582) ? 1'b1 : 1'b0);

assign icmp_ln1073_20_fu_1481_p2 = ((max_V_92_fu_1474_p3 > src_buf_temp_med_apply_V_54_reg_2588) ? 1'b1 : 1'b0);

assign icmp_ln1073_21_fu_1491_p2 = ((max_V_94_fu_1486_p3 > src_buf_temp_med_apply_V_55_reg_2594_pp0_iter10_reg) ? 1'b1 : 1'b0);

assign icmp_ln1073_22_fu_1503_p2 = ((max_V_95_fu_1496_p3 > src_buf_temp_copy_extract_V_0_8_reg_2600_pp0_iter10_reg) ? 1'b1 : 1'b0);

assign icmp_ln1073_23_fu_1533_p2 = ((max_V_97_reg_2622 > max_V_5_fu_130) ? 1'b1 : 1'b0);

assign icmp_ln1073_24_fu_1545_p2 = ((max_V_98_fu_1538_p3 > ret_8_fu_206) ? 1'b1 : 1'b0);

assign icmp_ln1073_25_fu_1559_p2 = ((max_V_99_fu_1551_p3 > max_V_36_fu_210) ? 1'b1 : 1'b0);

assign icmp_ln1073_26_fu_1600_p2 = ((max_V_101_fu_1595_p3 > src_buf_temp_med_apply_V_58_reg_2633) ? 1'b1 : 1'b0);

assign icmp_ln1073_27_fu_1612_p2 = ((max_V_102_fu_1605_p3 > src_buf_temp_med_apply_V_59_reg_2639) ? 1'b1 : 1'b0);

assign icmp_ln1073_28_fu_1624_p2 = ((max_V_104_reg_2667 > src_buf_temp_med_apply_V_60_reg_2645_pp0_iter13_reg) ? 1'b1 : 1'b0);

assign icmp_ln1073_29_fu_1634_p2 = ((max_V_105_fu_1628_p3 > src_buf_temp_copy_extract_V_0_9_reg_2651_pp0_iter13_reg) ? 1'b1 : 1'b0);

assign icmp_ln1073_2_fu_967_p2 = ((zext_ln1073_fu_947_p1 < img_width) ? 1'b1 : 1'b0);

assign icmp_ln1073_30_fu_1664_p2 = ((max_V_107_reg_2673 > max_V_8_fu_134) ? 1'b1 : 1'b0);

assign icmp_ln1073_31_fu_1676_p2 = ((max_V_108_fu_1669_p3 > ret_11_fu_226) ? 1'b1 : 1'b0);

assign icmp_ln1073_32_fu_1690_p2 = ((max_V_109_fu_1682_p3 > max_V_42_fu_230) ? 1'b1 : 1'b0);

assign icmp_ln1073_33_fu_1731_p2 = ((max_V_111_fu_1726_p3 > src_buf_temp_med_apply_V_63_reg_2684) ? 1'b1 : 1'b0);

assign icmp_ln1073_34_fu_1743_p2 = ((max_V_112_fu_1736_p3 > src_buf_temp_med_apply_V_64_reg_2690) ? 1'b1 : 1'b0);

assign icmp_ln1073_35_fu_1773_p2 = ((max_V_114_reg_2718 > src_buf_temp_med_apply_V_65_reg_2696_pp0_iter16_reg) ? 1'b1 : 1'b0);

assign icmp_ln1073_36_fu_1783_p2 = ((max_V_115_fu_1777_p3 > src_buf_temp_copy_extract_V_0_10_reg_2702_pp0_iter16_reg) ? 1'b1 : 1'b0);

assign icmp_ln1073_37_fu_1795_p2 = ((max_V_117_fu_1788_p3 > max_V_11_fu_138) ? 1'b1 : 1'b0);

assign icmp_ln1073_38_fu_1836_p2 = ((max_V_118_fu_1831_p3 > src_buf_temp_med_apply_V_66_reg_2724) ? 1'b1 : 1'b0);

assign icmp_ln1073_39_fu_1848_p2 = ((max_V_119_fu_1841_p3 > src_buf_temp_med_apply_V_67_reg_2730) ? 1'b1 : 1'b0);

assign icmp_ln1073_3_fu_1151_p2 = ((max_V_fu_118 > max_V_17_fu_146) ? 1'b1 : 1'b0);

assign icmp_ln1073_40_fu_1860_p2 = ((max_V_121_reg_2775 > src_buf_temp_med_apply_V_68_reg_2736_pp0_iter18_reg) ? 1'b1 : 1'b0);

assign icmp_ln1073_41_fu_1870_p2 = ((max_V_122_fu_1864_p3 > src_buf_temp_med_apply_V_69_reg_2742_pp0_iter18_reg) ? 1'b1 : 1'b0);

assign icmp_ln1073_42_fu_1882_p2 = ((max_V_124_fu_1875_p3 > src_buf_temp_med_apply_V_70_reg_2748_pp0_iter18_reg) ? 1'b1 : 1'b0);

assign icmp_ln1073_43_fu_1910_p2 = ((max_V_125_fu_1905_p3 > src_buf_temp_copy_extract_V_0_11_reg_2759_pp0_iter19_reg) ? 1'b1 : 1'b0);

assign icmp_ln1073_44_fu_1922_p2 = ((max_V_127_fu_1915_p3 > max_V_14_fu_142) ? 1'b1 : 1'b0);

assign icmp_ln1073_45_fu_1966_p2 = ((max_V_128_reg_2827 > src_buf_temp_med_apply_V_71_reg_2791) ? 1'b1 : 1'b0);

assign icmp_ln1073_46_fu_1976_p2 = ((max_V_129_fu_1970_p3 > src_buf_temp_med_apply_V_72_reg_2797) ? 1'b1 : 1'b0);

assign icmp_ln1073_47_fu_1988_p2 = ((max_V_131_fu_1981_p3 > src_buf_temp_med_apply_V_73_reg_2803) ? 1'b1 : 1'b0);

assign icmp_ln1073_48_fu_1998_p2 = ((max_V_132_fu_1993_p3 > src_buf_temp_med_apply_V_74_reg_2809_pp0_iter21_reg) ? 1'b1 : 1'b0);

assign icmp_ln1073_49_fu_2010_p2 = ((max_V_134_fu_2003_p3 > src_buf_temp_med_apply_V_75_reg_2815_pp0_iter21_reg) ? 1'b1 : 1'b0);

assign icmp_ln1073_4_fu_1165_p2 = ((max_V_61_fu_1157_p3 > ret_fu_150) ? 1'b1 : 1'b0);

assign icmp_ln1073_50_fu_2022_p2 = ((max_V_135_reg_2843 > src_buf_temp_copy_extract_V_0_12_reg_2821_pp0_iter22_reg) ? 1'b1 : 1'b0);

assign icmp_ln1073_5_fu_1179_p2 = ((max_V_64_fu_1171_p3 > max_V_20_fu_154) ? 1'b1 : 1'b0);

assign icmp_ln1073_6_fu_1220_p2 = ((max_V_69_fu_1215_p3 > src_buf_temp_med_apply_V_44_reg_2481) ? 1'b1 : 1'b0);

assign icmp_ln1073_7_fu_1232_p2 = ((max_V_72_fu_1225_p3 > src_buf_temp_med_apply_V_45_reg_2487) ? 1'b1 : 1'b0);

assign icmp_ln1073_8_fu_1262_p2 = ((max_V_76_reg_2509 > src_buf_temp_copy_extract_V_0_reg_2493_pp0_iter5_reg) ? 1'b1 : 1'b0);

assign icmp_ln1073_9_fu_1272_p2 = ((max_V_77_fu_1266_p3 > max_V_1_fu_122) ? 1'b1 : 1'b0);

assign icmp_ln1073_fu_955_p2 = ((zext_ln1073_1_fu_951_p1 < op2_assign_1) ? 1'b1 : 1'b0);

assign icmp_ln1077_fu_995_p2 = ((col_V_1_reg_2377 > 13'd2) ? 1'b1 : 1'b0);

assign mat_ero_data332_din = ((icmp_ln1073_50_fu_2022_p2[0:0] == 1'b1) ? src_buf_temp_copy_extract_V_0_12_reg_2821_pp0_iter22_reg : max_V_135_reg_2843);

assign max_V_101_fu_1595_p3 = ((icmp_ln1073_25_reg_2662[0:0] == 1'b1) ? src_buf_temp_med_apply_V_57_reg_2628 : max_V_99_reg_2657);

assign max_V_102_fu_1605_p3 = ((icmp_ln1073_26_fu_1600_p2[0:0] == 1'b1) ? src_buf_temp_med_apply_V_58_reg_2633 : max_V_101_fu_1595_p3);

assign max_V_104_fu_1617_p3 = ((icmp_ln1073_27_fu_1612_p2[0:0] == 1'b1) ? src_buf_temp_med_apply_V_59_reg_2639 : max_V_102_fu_1605_p3);

assign max_V_105_fu_1628_p3 = ((icmp_ln1073_28_fu_1624_p2[0:0] == 1'b1) ? src_buf_temp_med_apply_V_60_reg_2645_pp0_iter13_reg : max_V_104_reg_2667);

assign max_V_107_fu_1639_p3 = ((icmp_ln1073_29_fu_1634_p2[0:0] == 1'b1) ? src_buf_temp_copy_extract_V_0_9_reg_2651_pp0_iter13_reg : max_V_105_fu_1628_p3);

assign max_V_108_fu_1669_p3 = ((icmp_ln1073_30_fu_1664_p2[0:0] == 1'b1) ? max_V_8_fu_134 : max_V_107_reg_2673);

assign max_V_109_fu_1682_p3 = ((icmp_ln1073_31_fu_1676_p2[0:0] == 1'b1) ? ret_11_fu_226 : max_V_108_fu_1669_p3);

assign max_V_111_fu_1726_p3 = ((icmp_ln1073_32_reg_2713[0:0] == 1'b1) ? src_buf_temp_med_apply_V_62_reg_2679 : max_V_109_reg_2708);

assign max_V_112_fu_1736_p3 = ((icmp_ln1073_33_fu_1731_p2[0:0] == 1'b1) ? src_buf_temp_med_apply_V_63_reg_2684 : max_V_111_fu_1726_p3);

assign max_V_114_fu_1748_p3 = ((icmp_ln1073_34_fu_1743_p2[0:0] == 1'b1) ? src_buf_temp_med_apply_V_64_reg_2690 : max_V_112_fu_1736_p3);

assign max_V_115_fu_1777_p3 = ((icmp_ln1073_35_fu_1773_p2[0:0] == 1'b1) ? src_buf_temp_med_apply_V_65_reg_2696_pp0_iter16_reg : max_V_114_reg_2718);

assign max_V_117_fu_1788_p3 = ((icmp_ln1073_36_fu_1783_p2[0:0] == 1'b1) ? src_buf_temp_copy_extract_V_0_10_reg_2702_pp0_iter16_reg : max_V_115_fu_1777_p3);

assign max_V_118_fu_1831_p3 = ((icmp_ln1073_37_reg_2770[0:0] == 1'b1) ? max_V_11_load_reg_2754 : max_V_117_reg_2765);

assign max_V_119_fu_1841_p3 = ((icmp_ln1073_38_fu_1836_p2[0:0] == 1'b1) ? src_buf_temp_med_apply_V_66_reg_2724 : max_V_118_fu_1831_p3);

assign max_V_121_fu_1853_p3 = ((icmp_ln1073_39_fu_1848_p2[0:0] == 1'b1) ? src_buf_temp_med_apply_V_67_reg_2730 : max_V_119_fu_1841_p3);

assign max_V_122_fu_1864_p3 = ((icmp_ln1073_40_fu_1860_p2[0:0] == 1'b1) ? src_buf_temp_med_apply_V_68_reg_2736_pp0_iter18_reg : max_V_121_reg_2775);

assign max_V_124_fu_1875_p3 = ((icmp_ln1073_41_fu_1870_p2[0:0] == 1'b1) ? src_buf_temp_med_apply_V_69_reg_2742_pp0_iter18_reg : max_V_122_fu_1864_p3);

assign max_V_125_fu_1905_p3 = ((icmp_ln1073_42_reg_2786[0:0] == 1'b1) ? src_buf_temp_med_apply_V_70_reg_2748_pp0_iter19_reg : max_V_124_reg_2781);

assign max_V_127_fu_1915_p3 = ((icmp_ln1073_43_fu_1910_p2[0:0] == 1'b1) ? src_buf_temp_copy_extract_V_0_11_reg_2759_pp0_iter19_reg : max_V_125_fu_1905_p3);

assign max_V_128_fu_1928_p3 = ((icmp_ln1073_44_fu_1922_p2[0:0] == 1'b1) ? max_V_14_fu_142 : max_V_127_fu_1915_p3);

assign max_V_129_fu_1970_p3 = ((icmp_ln1073_45_fu_1966_p2[0:0] == 1'b1) ? src_buf_temp_med_apply_V_71_reg_2791 : max_V_128_reg_2827);

assign max_V_131_fu_1981_p3 = ((icmp_ln1073_46_fu_1976_p2[0:0] == 1'b1) ? src_buf_temp_med_apply_V_72_reg_2797 : max_V_129_fu_1970_p3);

assign max_V_132_fu_1993_p3 = ((icmp_ln1073_47_reg_2838[0:0] == 1'b1) ? src_buf_temp_med_apply_V_73_reg_2803_pp0_iter21_reg : max_V_131_reg_2833);

assign max_V_134_fu_2003_p3 = ((icmp_ln1073_48_fu_1998_p2[0:0] == 1'b1) ? src_buf_temp_med_apply_V_74_reg_2809_pp0_iter21_reg : max_V_132_fu_1993_p3);

assign max_V_135_fu_2015_p3 = ((icmp_ln1073_49_fu_2010_p2[0:0] == 1'b1) ? src_buf_temp_med_apply_V_75_reg_2815_pp0_iter21_reg : max_V_134_fu_2003_p3);

assign max_V_61_fu_1157_p3 = ((icmp_ln1073_3_fu_1151_p2[0:0] == 1'b1) ? max_V_17_fu_146 : max_V_fu_118);

assign max_V_64_fu_1171_p3 = ((icmp_ln1073_4_fu_1165_p2[0:0] == 1'b1) ? ret_fu_150 : max_V_61_fu_1157_p3);

assign max_V_69_fu_1215_p3 = ((icmp_ln1073_5_reg_2504[0:0] == 1'b1) ? src_buf_temp_med_apply_V_43_reg_2476 : max_V_64_reg_2499);

assign max_V_72_fu_1225_p3 = ((icmp_ln1073_6_fu_1220_p2[0:0] == 1'b1) ? src_buf_temp_med_apply_V_44_reg_2481 : max_V_69_fu_1215_p3);

assign max_V_76_fu_1237_p3 = ((icmp_ln1073_7_fu_1232_p2[0:0] == 1'b1) ? src_buf_temp_med_apply_V_45_reg_2487 : max_V_72_fu_1225_p3);

assign max_V_77_fu_1266_p3 = ((icmp_ln1073_8_fu_1262_p2[0:0] == 1'b1) ? src_buf_temp_copy_extract_V_0_reg_2493_pp0_iter5_reg : max_V_76_reg_2509);

assign max_V_78_fu_1278_p3 = ((icmp_ln1073_9_fu_1272_p2[0:0] == 1'b1) ? max_V_1_fu_122 : max_V_77_fu_1266_p3);

assign max_V_79_fu_1322_p3 = ((icmp_ln1073_10_reg_2555[0:0] == 1'b1) ? src_buf_temp_med_apply_V_46_reg_2515 : max_V_78_reg_2550);

assign max_V_81_fu_1332_p3 = ((icmp_ln1073_11_fu_1327_p2[0:0] == 1'b1) ? src_buf_temp_med_apply_V_47_reg_2520 : max_V_79_fu_1322_p3);

assign max_V_82_fu_1344_p3 = ((icmp_ln1073_12_fu_1339_p2[0:0] == 1'b1) ? src_buf_temp_med_apply_V_48_reg_2526 : max_V_81_fu_1332_p3);

assign max_V_84_fu_1355_p3 = ((icmp_ln1073_13_fu_1351_p2[0:0] == 1'b1) ? src_buf_temp_med_apply_V_49_reg_2532_pp0_iter7_reg : max_V_82_reg_2560);

assign max_V_85_fu_1366_p3 = ((icmp_ln1073_14_fu_1361_p2[0:0] == 1'b1) ? src_buf_temp_med_apply_V_50_reg_2538_pp0_iter7_reg : max_V_84_fu_1355_p3);

assign max_V_87_fu_1396_p3 = ((icmp_ln1073_15_reg_2571[0:0] == 1'b1) ? src_buf_temp_copy_extract_V_0_7_reg_2544_pp0_iter8_reg : max_V_85_reg_2566);

assign max_V_88_fu_1407_p3 = ((icmp_ln1073_16_fu_1401_p2[0:0] == 1'b1) ? max_V_2_fu_126 : max_V_87_fu_1396_p3);

assign max_V_89_fu_1421_p3 = ((icmp_ln1073_17_fu_1415_p2[0:0] == 1'b1) ? ret_5_fu_186 : max_V_88_fu_1407_p3);

assign max_V_91_fu_1463_p3 = ((icmp_ln1073_18_fu_1459_p2[0:0] == 1'b1) ? src_buf_temp_med_apply_V_52_reg_2576 : max_V_89_reg_2606);

assign max_V_92_fu_1474_p3 = ((icmp_ln1073_19_fu_1469_p2[0:0] == 1'b1) ? src_buf_temp_med_apply_V_53_reg_2582 : max_V_91_fu_1463_p3);

assign max_V_94_fu_1486_p3 = ((icmp_ln1073_20_reg_2617[0:0] == 1'b1) ? src_buf_temp_med_apply_V_54_reg_2588_pp0_iter10_reg : max_V_92_reg_2612);

assign max_V_95_fu_1496_p3 = ((icmp_ln1073_21_fu_1491_p2[0:0] == 1'b1) ? src_buf_temp_med_apply_V_55_reg_2594_pp0_iter10_reg : max_V_94_fu_1486_p3);

assign max_V_97_fu_1508_p3 = ((icmp_ln1073_22_fu_1503_p2[0:0] == 1'b1) ? src_buf_temp_copy_extract_V_0_8_reg_2600_pp0_iter10_reg : max_V_95_fu_1496_p3);

assign max_V_98_fu_1538_p3 = ((icmp_ln1073_23_fu_1533_p2[0:0] == 1'b1) ? max_V_5_fu_130 : max_V_97_reg_2622);

assign max_V_99_fu_1551_p3 = ((icmp_ln1073_24_fu_1545_p2[0:0] == 1'b1) ? ret_8_fu_206 : max_V_98_fu_1538_p3);

assign p_cast_read_reg_2338 = p_cast;

assign zext_ln1073_1_fu_951_p1 = ap_sig_allocacmp_col_V_1;

assign zext_ln1073_fu_947_p1 = ap_sig_allocacmp_col_V_1;

always @ (posedge ap_clk) begin
    conv_i99_i_reg_2391[63:13] <= 51'b000000000000000000000000000000000000000000000000000;
end

endmodule //reversi_accel_xferode_1024_1024_1_0_1_2_2_0_1027_7_7_Pipeline_Col_Loop
