$date
	Tue May  6 21:30:05 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module seq_detector_mealy_tb $end
$var wire 1 ! dout $end
$var reg 1 " clk $end
$var reg 1 # din $end
$var reg 1 $ reset $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # din $end
$var wire 1 $ reset $end
$var reg 1 ! dout $end
$var reg 2 % next_state [1:0] $end
$var reg 2 & state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
1$
0#
0"
0!
$end
#5000
1"
#10000
0"
0$
#15000
1"
#20000
b1 %
0"
1#
#25000
b1 &
1"
#30000
0"
#35000
1"
#40000
b10 %
0"
0#
#45000
b0 %
b10 &
1"
#50000
b11 %
0"
1#
#55000
b1 %
b11 &
1"
#60000
1!
b10 %
0"
0#
#65000
b0 %
0!
b10 &
1"
#70000
b11 %
0"
1#
#75000
b1 %
b11 &
1"
#80000
1!
b10 %
0"
0#
#85000
b0 %
0!
b10 &
1"
#90000
b11 %
0"
1#
#95000
b1 %
b11 &
1"
#100000
1!
b10 %
0"
0#
#105000
b0 %
0!
b10 &
1"
#110000
b11 %
0"
1#
#115000
b1 %
b11 &
1"
#120000
0"
#125000
b1 &
1"
#130000
0"
#135000
1"
#140000
0"
