Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/SOFTWARE/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 77d53d7e8d4146af83e7dfe892ed66b5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CLA_CSA_tb_behav xil_defaultlib.CLA_CSA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'oSum' [D:/PROJECT/XILINX/CDD_FINAL_LAB/Lab3.srcs/sources_1/new/CLA_Block.v:44]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'oSum' [D:/PROJECT/XILINX/CDD_FINAL_LAB/Lab3.srcs/sources_1/new/CLA_Block.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PFA
Compiling module xil_defaultlib.CLA_default
Compiling module xil_defaultlib.CLA_Block
Compiling module xil_defaultlib.CSA_CLA_default
Compiling module xil_defaultlib.CLA_CSA_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CLA_CSA_tb_behav
