
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.592481                       # Number of seconds simulated
sim_ticks                                592481333000                       # Number of ticks simulated
final_tick                               592481333000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 223730                       # Simulator instruction rate (inst/s)
host_op_rate                                   252688                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              235763363                       # Simulator tick rate (ticks/s)
host_mem_usage                                 659752                       # Number of bytes of host memory used
host_seconds                                  2513.03                       # Real time elapsed on the host
sim_insts                                   562241575                       # Number of instructions simulated
sim_ops                                     635013178                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.pwrStateResidencyTicks::UNDEFINED 592481333000                       # Cumulative time (in ticks) in various power states
system.physmem.bytes_read::cpu.inst         112396288                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data          16109248                       # Number of bytes read from this memory
system.physmem.bytes_read::total            128505536                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst    112396288                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total       112396288                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      7811648                       # Number of bytes written to this memory
system.physmem.bytes_written::total           7811648                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst            1756192                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data             251707                       # Number of read requests responded to by this memory
system.physmem.num_reads::total               2007899                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks          122057                       # Number of write requests responded to by this memory
system.physmem.num_writes::total               122057                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst            189704353                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             27189461                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               216893814                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst       189704353                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total          189704353                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13184631                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13184631                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13184631                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst           189704353                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            27189461                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              230078445                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 592481333000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups               111676432                       # Number of BP lookups
system.cpu.branchPred.condPredicted          64312825                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2786248                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             61212436                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                53272746                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             87.029286                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                15294896                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             257865                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         3438752                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            3429619                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             9133                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        29584                       # Number of mispredicted indirect branches.
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 592481333000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 592481333000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 592481333000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 592481333000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                  224                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    592481333000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        592481334                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles          146885172                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      644357070                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   111676432                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           71997261                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     420524002                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 5593691                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  248                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2868                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                 101545861                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                826705                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          570209135                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.276201                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.899610                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                173737975     30.47%     30.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 65240831     11.44%     41.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                331230329     58.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            570209135                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.188489                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.087557                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                123758025                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              74584870                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 288074551                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              81237054                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2554635                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             33258396                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                244907                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              716015438                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                401958                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                2554635                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                142007552                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                10008756                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        1877716                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 350780738                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              62979738                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              712484144                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               46478628                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 157844                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                    873                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           907871896                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            3310992493                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        925725616                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                43                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             795790528                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                112081368                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              51089                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           3661                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  72805186                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             87047974                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            53542644                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          23881791                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         11880598                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  705590595                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                6048                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 645762031                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           8719283                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        70583465                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    283216285                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            645                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     570209135                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.132500                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.562592                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            57467455     10.08%     10.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           379721329     66.59%     76.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           133020351     23.33%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       570209135                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu               398841360     96.22%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     99      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               10651604      2.57%     98.79% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               5026730      1.21%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             506628829     78.45%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              3735589      0.58%     79.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     79.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     79.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     79.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     79.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     79.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     79.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     79.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     79.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc          47375      0.01%     79.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             84489519     13.08%     92.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            50860703      7.88%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              645762031                       # Type of FU issued
system.cpu.iq.rate                           1.089928                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                   414519793                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.641908                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         2284972187                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         776192265                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    643972367                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  86                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 70                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           43                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses             1060281781                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      43                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads         13517005                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      5654863                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1131                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        12298                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      3615684                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       625567                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            17                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2554635                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 9018064                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                186037                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           705596903                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            513184                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              87047974                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             53542644                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               3478                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  24150                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 65204                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          12298                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1309721                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1388116                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              2697837                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             644924875                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              84253123                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            837156                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                           260                       # number of nop insts executed
system.cpu.iew.exec_refs                    135012690                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 98192842                       # Number of branches executed
system.cpu.iew.exec_stores                   50759567                       # Number of stores executed
system.cpu.iew.exec_rate                     1.088515                       # Inst execution rate
system.cpu.iew.wb_sent                      644018593                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     643972410                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 477819736                       # num instructions producing a value
system.cpu.iew.wb_consumers                1131127891                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.086908                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.422428                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        70584070                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            5403                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2544038                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    560303975                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.133337                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.078902                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     84075807     15.01%     15.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    398712408     71.16%     86.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     48864095      8.72%     94.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     11246555      2.01%     96.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      6024522      1.08%     97.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       848785      0.15%     98.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       656196      0.12%     98.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      6451130      1.15%     99.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      3424477      0.61%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    560303975                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            562241575                       # Number of instructions committed
system.cpu.commit.committedOps              635013178                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      131320071                       # Number of memory references committed
system.cpu.commit.loads                      81393111                       # Number of loads committed
system.cpu.commit.membars                        2564                       # Number of memory barriers committed
system.cpu.commit.branches                   97382596                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 580172175                       # Number of committed integer instructions.
system.cpu.commit.function_calls             17857549                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        500046711     78.75%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         3599048      0.57%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc        47348      0.01%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        81393111     12.82%     92.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       49926944      7.86%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         635013178                       # Class of committed instruction
system.cpu.commit.bw_lim_events               3424477                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   1262473788                       # The number of ROB reads
system.cpu.rob.rob_writes                  1421101305                       # The number of ROB writes
system.cpu.timesIdled                         1275388                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        22272199                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   562241575                       # Number of Instructions Simulated
system.cpu.committedOps                     635013178                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.053784                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.053784                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.948961                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.948961                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                766179321                       # number of integer regfile reads
system.cpu.int_regfile_writes               461265061                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        43                       # number of floating regfile reads
system.cpu.cc_regfile_reads                2211265883                       # number of cc regfile reads
system.cpu.cc_regfile_writes                334634510                       # number of cc regfile writes
system.cpu.misc_regfile_reads               131922978                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   5185                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 592481333000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            251451                       # number of replacements
system.cpu.dcache.tags.tagsinuse           254.642627                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           116804944                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            251707                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            464.051234                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle       70949114000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   254.642627                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.994698                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994698                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          134                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         117648741                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        117648741                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 592481333000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     67213292                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        67213292                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     49586473                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       49586473                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         2603                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2603                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         2563                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2563                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data     116799765                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        116799765                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    116799765                       # number of overall hits
system.cpu.dcache.overall_hits::total       116799765                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       411591                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        411591                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       180496                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       180496                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data           10                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data            6                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data       592087                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         592087                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       592087                       # number of overall misses
system.cpu.dcache.overall_misses::total        592087                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  16178405000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16178405000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   8004896000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8004896000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       406000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       406000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  24183301000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  24183301000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  24183301000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  24183301000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     67624883                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     67624883                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     49766969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     49766969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         2613                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2613                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         2569                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2569                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    117391852                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    117391852                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    117391852                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    117391852                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.006086                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006086                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.003627                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003627                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.003827                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.003827                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.002336                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.002336                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.005044                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005044                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.005044                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005044                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 39306.994079                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39306.994079                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 44349.437107                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44349.437107                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        40600                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        40600                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 40844.168171                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40844.168171                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 40844.168171                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40844.168171                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          230                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           97                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                21                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              12                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.952381                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     8.083333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       122057                       # number of writebacks
system.cpu.dcache.writebacks::total            122057                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       218778                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       218778                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       121604                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       121604                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       340382                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       340382                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       340382                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       340382                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       192813                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       192813                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        58892                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        58892                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            6                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       251705                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       251705                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       251705                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       251705                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   8230596000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8230596000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2491829000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2491829000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       252000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       252000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  10722425000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  10722425000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  10722425000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10722425000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002851                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002851                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.001183                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001183                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.002296                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.002296                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002144                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002144                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002144                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002144                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 42686.935010                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42686.935010                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 42311.842016                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42311.842016                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        42000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        42000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 42599.173636                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42599.173636                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 42599.173636                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42599.173636                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 592481333000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           1755936                       # number of replacements
system.cpu.icache.tags.tagsinuse           254.116814                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            99602441                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1756191                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             56.715039                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle       46944828000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   254.116814                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.992644                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.992644                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         103302056                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        103302056                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 592481333000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     99602461                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        99602461                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      99602461                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         99602461                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     99602461                       # number of overall hits
system.cpu.icache.overall_hits::total        99602461                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1943400                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1943400                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1943400                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1943400                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1943400                       # number of overall misses
system.cpu.icache.overall_misses::total       1943400                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  81578809000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  81578809000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  81578809000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  81578809000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  81578809000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  81578809000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    101545861                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    101545861                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    101545861                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    101545861                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    101545861                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    101545861                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.019138                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.019138                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.019138                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.019138                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.019138                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.019138                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 41977.363898                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 41977.363898                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 41977.363898                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 41977.363898                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 41977.363898                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 41977.363898                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           25                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     8.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      1755936                       # number of writebacks
system.cpu.icache.writebacks::total           1755936                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst       187205                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       187205                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst       187205                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       187205                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst       187205                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       187205                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1756195                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1756195                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1756195                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1756195                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1756195                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1756195                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  74241906000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  74241906000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  74241906000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  74241906000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  74241906000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  74241906000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.017295                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017295                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.017295                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017295                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.017295                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.017295                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 42274.295280                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42274.295280                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 42274.295280                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42274.295280                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 42274.295280                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42274.295280                       # average overall mshr miss latency
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.membus.snoop_filter.tot_requests       4050657                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      2019840                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests        59055                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 592481333000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1934945                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       122057                       # Transaction distribution
system.membus.trans_dist::WritebackClean      1755936                       # Transaction distribution
system.membus.trans_dist::CleanEvict           129394                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq             72957                       # Transaction distribution
system.membus.trans_dist::ReadExResp            72957                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        1756195                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        178750                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.physmem.port      5268323                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.physmem.port       754869                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6023192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.physmem.port    224776192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.physmem.port     23920896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               248697088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                3                       # Total snoops (count)
system.membus.snoopTraffic                        192                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2031086                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.029208                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.168389                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1971762     97.08%     97.08% # Request fanout histogram
system.membus.snoop_fanout::1                   59324      2.92%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2031086                       # Request fanout histogram
system.membus.reqLayer0.occupancy         11570647520                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         8780975000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.membus.respLayer2.occupancy         1258535000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
