{
    "DESIGN_NAME": "gpio_interface",
    "VERILOG_FILES":["dir::src/gpio_ctrl.v","dir::src/gpio_data_in.v","dir::src/gpio_data_out.v","dir::src/gpio_dir.v","dir::src/gpio_interface.v","dir::src/gpio_npins.v","dir::src/gpio_pin.v","dir::src/gpio_spins.v"],
    "CLOCK_PORT": "clk",
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "CLOCK_NET": "clk",
    "CLOCK_PERIOD": 10.0,
    "FP_PDN_VOFFSET": 7,
	"FP_PDN_HOFFSET": 7,
    "FP_CORE_UTIL": 50,
    "FP_PDN_SKIPTRIM": true,
    "GLB_RT_MAXLAYER": 5,
    "DESIGN_IS_CORE": true,
    "PNR_SDC_FILE": "dir::src/constrains.sdc",
    "SIGNOFF_SDC_FILE": "dir::src/constrains.sdc",
    "PL_TARGET_DENSITY": 0.6
}
