{"Source Block": ["hdl/library/common/ad_dds_sine.v@84:94@HdlIdDef", "  wire    [ DW:0]   s1_ddata_s;\n  wire    [ 15:0]   s1_angle_s;\n  wire    [ 33:0]   s4_data2_s;\n  wire    [ DW:0]   s4_ddata_s;\n  wire    [ 16:0]   s4_data1_s;\n  wire    [ 33:0]   s7_data2_s;\n  wire    [ 33:0]   s7_data1_s;\n  wire    [ DW:0]   s7_ddata_s;\n\n  // make angle 2's complement\n\n"], "Clone Blocks": [["hdl/library/common/ad_dds_sine.v@82:92", "  wire    [ 15:0]   angle_s;\n  wire    [ 33:0]   s1_data_s;\n  wire    [ DW:0]   s1_ddata_s;\n  wire    [ 15:0]   s1_angle_s;\n  wire    [ 33:0]   s4_data2_s;\n  wire    [ DW:0]   s4_ddata_s;\n  wire    [ 16:0]   s4_data1_s;\n  wire    [ 33:0]   s7_data2_s;\n  wire    [ 33:0]   s7_data1_s;\n  wire    [ DW:0]   s7_ddata_s;\n\n"], ["hdl/library/common/ad_dds_sine.v@83:93", "  wire    [ 33:0]   s1_data_s;\n  wire    [ DW:0]   s1_ddata_s;\n  wire    [ 15:0]   s1_angle_s;\n  wire    [ 33:0]   s4_data2_s;\n  wire    [ DW:0]   s4_ddata_s;\n  wire    [ 16:0]   s4_data1_s;\n  wire    [ 33:0]   s7_data2_s;\n  wire    [ 33:0]   s7_data1_s;\n  wire    [ DW:0]   s7_ddata_s;\n\n  // make angle 2's complement\n"], ["hdl/library/common/ad_dds_sine.v@85:95", "  wire    [ 15:0]   s1_angle_s;\n  wire    [ 33:0]   s4_data2_s;\n  wire    [ DW:0]   s4_ddata_s;\n  wire    [ 16:0]   s4_data1_s;\n  wire    [ 33:0]   s7_data2_s;\n  wire    [ 33:0]   s7_data1_s;\n  wire    [ DW:0]   s7_ddata_s;\n\n  // make angle 2's complement\n\n  assign angle_s = {~angle[15], angle[14:0]};\n"], ["hdl/library/common/ad_dds_sine.v@81:91", "\n  wire    [ 15:0]   angle_s;\n  wire    [ 33:0]   s1_data_s;\n  wire    [ DW:0]   s1_ddata_s;\n  wire    [ 15:0]   s1_angle_s;\n  wire    [ 33:0]   s4_data2_s;\n  wire    [ DW:0]   s4_ddata_s;\n  wire    [ 16:0]   s4_data1_s;\n  wire    [ 33:0]   s7_data2_s;\n  wire    [ 33:0]   s7_data1_s;\n  wire    [ DW:0]   s7_ddata_s;\n"], ["hdl/library/common/ad_dds_sine.v@77:87", "  reg     [ 33:0]   s7_data = 'd0;\n  reg     [ DW:0]   s7_ddata = 'd0;\n\n  // internal signals\n\n  wire    [ 15:0]   angle_s;\n  wire    [ 33:0]   s1_data_s;\n  wire    [ DW:0]   s1_ddata_s;\n  wire    [ 15:0]   s1_angle_s;\n  wire    [ 33:0]   s4_data2_s;\n  wire    [ DW:0]   s4_ddata_s;\n"], ["hdl/library/common/ad_dds_sine.v@78:88", "  reg     [ DW:0]   s7_ddata = 'd0;\n\n  // internal signals\n\n  wire    [ 15:0]   angle_s;\n  wire    [ 33:0]   s1_data_s;\n  wire    [ DW:0]   s1_ddata_s;\n  wire    [ 15:0]   s1_angle_s;\n  wire    [ 33:0]   s4_data2_s;\n  wire    [ DW:0]   s4_ddata_s;\n  wire    [ 16:0]   s4_data1_s;\n"], ["hdl/library/common/ad_dds_sine.v@86:96", "  wire    [ 33:0]   s4_data2_s;\n  wire    [ DW:0]   s4_ddata_s;\n  wire    [ 16:0]   s4_data1_s;\n  wire    [ 33:0]   s7_data2_s;\n  wire    [ 33:0]   s7_data1_s;\n  wire    [ DW:0]   s7_ddata_s;\n\n  // make angle 2's complement\n\n  assign angle_s = {~angle[15], angle[14:0]};\n\n"], ["hdl/library/common/ad_dds_sine.v@79:89", "\n  // internal signals\n\n  wire    [ 15:0]   angle_s;\n  wire    [ 33:0]   s1_data_s;\n  wire    [ DW:0]   s1_ddata_s;\n  wire    [ 15:0]   s1_angle_s;\n  wire    [ 33:0]   s4_data2_s;\n  wire    [ DW:0]   s4_ddata_s;\n  wire    [ 16:0]   s4_data1_s;\n  wire    [ 33:0]   s7_data2_s;\n"], ["hdl/library/common/ad_dds_sine.v@80:90", "  // internal signals\n\n  wire    [ 15:0]   angle_s;\n  wire    [ 33:0]   s1_data_s;\n  wire    [ DW:0]   s1_ddata_s;\n  wire    [ 15:0]   s1_angle_s;\n  wire    [ 33:0]   s4_data2_s;\n  wire    [ DW:0]   s4_ddata_s;\n  wire    [ 16:0]   s4_data1_s;\n  wire    [ 33:0]   s7_data2_s;\n  wire    [ 33:0]   s7_data1_s;\n"]], "Diff Content": {"Delete": [[89, "  wire    [ 33:0]   s7_data2_s;\n"]], "Add": []}}