
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035974                       # Number of seconds simulated
sim_ticks                                 35973915711                       # Number of ticks simulated
final_tick                               563890172370                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 287174                       # Simulator instruction rate (inst/s)
host_op_rate                                   362430                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3129601                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907228                       # Number of bytes of host memory used
host_seconds                                 11494.73                       # Real time elapsed on the host
sim_insts                                  3300989492                       # Number of instructions simulated
sim_ops                                    4166038309                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1130880                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2345472                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       514432                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3995904                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1590144                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1590144                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8835                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        18324                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4019                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 31218                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12423                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12423                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        46256                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     31436111                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        46256                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     65199241                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        49814                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     14300139                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               111077816                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        46256                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        46256                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        49814                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             142325                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          44202694                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               44202694                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          44202694                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        46256                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     31436111                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        46256                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     65199241                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        49814                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     14300139                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              155280511                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                86268384                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31053795                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25255267                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2075347                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13185445                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12238458                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3191594                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91558                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     34360425                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             169627339                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31053795                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15430052                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             35630890                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10652263                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5721359                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         16788975                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       821552                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84253993                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.480327                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.296619                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48623103     57.71%     57.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1913255      2.27%     59.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2486204      2.95%     62.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3782301      4.49%     67.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3666018      4.35%     71.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2793164      3.32%     75.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1653796      1.96%     77.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2497033      2.96%     80.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        16839119     19.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84253993                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.359967                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.966275                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        35503629                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5604571                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34337298                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       267410                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8541079                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5271070                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          269                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202910283                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1334                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8541079                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        37369907                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1021339                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1849796                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         32694503                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2777364                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197032691                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          894                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1198768                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       873218                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           76                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    274504194                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    917623473                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    917623473                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170749012                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       103755147                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        41859                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23626                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7852894                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18259390                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9689322                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       187211                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3135788                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183160434                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39732                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147572881                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       274725                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     59547508                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    180995833                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6396                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84253993                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.751524                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.897316                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29463513     34.97%     34.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18448720     21.90%     56.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11912480     14.14%     71.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8126565      9.65%     80.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7615368      9.04%     89.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4055991      4.81%     94.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2988478      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       895813      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       747065      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84253993                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         725906     69.15%     69.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        149949     14.28%     83.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       173891     16.56%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    122799219     83.21%     83.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2084686      1.41%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14557917      9.86%     94.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8114390      5.50%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147572881                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.710625                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1049751                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007113                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    380724225                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    242748482                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143423533                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     148622632                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       499607                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      6991459                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2324                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          842                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2466876                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          444                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8541079                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         598135                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        97350                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183200166                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1190548                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18259390                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9689322                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        23064                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         73952                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          842                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1269987                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1170336                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2440323                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    144733525                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13704208                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2839350                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21632242                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20270552                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7928034                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.677712                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143461150                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143423533                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92145536                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        258769516                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.662527                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356091                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     60296005                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2109687                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75712914                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.623295                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.151166                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29358731     38.78%     38.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21673945     28.63%     67.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      7986816     10.55%     77.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4573062      6.04%     83.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3814669      5.04%     89.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1875654      2.48%     91.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1869680      2.47%     93.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       800222      1.06%     95.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3760135      4.97%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75712914                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904423                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490372                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267928                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781810                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3760135                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255153207                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          374946385                       # The number of ROB writes
system.switch_cpus0.timesIdled                  31992                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2014391                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.862684                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.862684                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.159173                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.159173                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       651301929                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      198085835                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      187441235                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                86268384                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30245391                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24587596                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2063002                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12645691                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11801237                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3191095                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        87516                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30353203                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             167755553                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30245391                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14992332                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36894898                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11082579                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       7026855                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           16                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14859807                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       880572                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83248441                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.489222                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.298778                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46353543     55.68%     55.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3244605      3.90%     59.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2622070      3.15%     62.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6370031      7.65%     70.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1720449      2.07%     72.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2215235      2.66%     75.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1607096      1.93%     77.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          898835      1.08%     78.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18216577     21.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83248441                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.350596                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.944577                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        31754438                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6840460                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35480399                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       240575                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8932565                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5162805                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        41220                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     200555373                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        77940                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8932565                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34076506                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1470348                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1934627                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33343785                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3490606                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     193494695                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        31368                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1449919                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1082492                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         3111                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    270923904                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    903318122                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    903318122                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    166071513                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       104852391                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        39969                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22654                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9557502                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18041728                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9191183                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       145068                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3079426                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         182968338                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38563                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        145333561                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       286974                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63188669                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    193101106                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6391                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83248441                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.745781                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.884584                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29353963     35.26%     35.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17770307     21.35%     56.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11688266     14.04%     70.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8611764     10.34%     80.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7387738      8.87%     89.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3837909      4.61%     94.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3280748      3.94%     98.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       615523      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       702223      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83248441                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         850875     71.19%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             5      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        172690     14.45%     85.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       171687     14.36%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    121097573     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2068971      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16087      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14431426      9.93%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7719504      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     145333561                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.684668                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1195257                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008224                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    375397794                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    246196210                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    141639655                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     146528818                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       547298                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7111908                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2796                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          642                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2355557                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8932565                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         633522                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        80344                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    183006903                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       407577                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18041728                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9191183                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22477                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         71928                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          642                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1233426                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1160055                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2393481                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    143033746                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13541552                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2299815                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21062840                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20180891                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7521288                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.658009                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             141733766                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            141639655                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         92309287                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        260616944                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.641849                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354195                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     97291416                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    119483371                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     63524603                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32172                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2067798                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74315876                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.607777                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.134608                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29337083     39.48%     39.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20389972     27.44%     66.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8294604     11.16%     78.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4665044      6.28%     84.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3814984      5.13%     89.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1550229      2.09%     91.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1844730      2.48%     94.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       924242      1.24%     95.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3494988      4.70%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74315876                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     97291416                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     119483371                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17765446                       # Number of memory references committed
system.switch_cpus1.commit.loads             10929820                       # Number of loads committed
system.switch_cpus1.commit.membars              16086                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17167614                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        107658741                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2432517                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3494988                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           253828862                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          374954188                       # The number of ROB writes
system.switch_cpus1.timesIdled                  43862                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3019943                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           97291416                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            119483371                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     97291416                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.886701                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.886701                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.127776                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.127776                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       643460100                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      195779678                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      185061849                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32172                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                86268384                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31787249                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25916767                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2124466                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13243306                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12403533                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3423025                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        93769                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31788026                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             174583973                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31787249                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15826558                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             38763269                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11285063                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5217010                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15689865                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1029773                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84902771                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.547940                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.295722                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46139502     54.34%     54.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2562095      3.02%     57.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4779083      5.63%     62.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4777675      5.63%     68.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2962173      3.49%     72.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2364580      2.79%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1476208      1.74%     76.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1386599      1.63%     78.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18454856     21.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84902771                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.368469                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.023731                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        33143316                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5156883                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         37241049                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       228656                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9132856                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5376809                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1625                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     209446809                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         8184                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9132856                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        35551071                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1008842                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       852741                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         35015968                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3341283                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     201975547                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           34                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1389922                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1022646                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    283684660                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    942184384                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    942184384                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    175310272                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       108374340                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36023                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17262                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9299710                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18675556                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9537879                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       120070                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3307214                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         190382278                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34524                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        151631190                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       299198                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     64424496                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    196993907                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     84902771                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.785939                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.897538                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28932214     34.08%     34.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18491453     21.78%     55.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12242603     14.42%     70.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8017033      9.44%     79.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8440072      9.94%     89.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4064063      4.79%     94.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3233734      3.81%     98.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       732367      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       749232      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84902771                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         944787     72.50%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        180063     13.82%     86.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       178386     13.69%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    126836481     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2036329      1.34%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17262      0.01%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14667184      9.67%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8073934      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     151631190                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.757668                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1303236                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008595                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    389767584                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    254841628                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    148157816                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     152934426                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       472899                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7246793                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1830                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          330                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2297754                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9132856                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         515620                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        90215                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    190416803                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       378712                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18675556                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9537879                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17262                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         70571                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          330                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1326813                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1181721                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2508534                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    149622653                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13996219                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2008536                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21878976                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21217917                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7882757                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.734386                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             148204496                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            148157816                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         94418010                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        270957143                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.717406                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348461                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102100463                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    125716126                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64701120                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34524                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2148761                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75769915                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.659183                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.150578                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28591738     37.73%     37.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21297635     28.11%     65.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8847390     11.68%     77.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4413752      5.83%     83.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4400752      5.81%     89.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1779022      2.35%     91.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1788054      2.36%     93.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       956563      1.26%     95.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3695009      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75769915                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102100463                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     125716126                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18668884                       # Number of memory references committed
system.switch_cpus2.commit.loads             11428760                       # Number of loads committed
system.switch_cpus2.commit.membars              17262                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18145766                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        113260699                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2592963                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3695009                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           262492152                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          389973321                       # The number of ROB writes
system.switch_cpus2.timesIdled                  31949                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1365613                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102100463                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            125716126                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102100463                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.844936                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.844936                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.183521                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.183521                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       672102736                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      205833882                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      192408248                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34524                       # number of misc regfile writes
system.l20.replacements                          8848                       # number of replacements
system.l20.tagsinuse                     10239.987926                       # Cycle average of tags in use
system.l20.total_refs                          554265                       # Total number of references to valid blocks.
system.l20.sampled_refs                         19088                       # Sample count of references to valid blocks.
system.l20.avg_refs                         29.037353                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          561.994913                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.846026                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3789.483336                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          5880.663651                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.054882                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000766                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.370067                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.574284                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        43411                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  43411                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           25373                       # number of Writeback hits
system.l20.Writeback_hits::total                25373                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        43411                       # number of demand (read+write) hits
system.l20.demand_hits::total                   43411                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        43411                       # number of overall hits
system.l20.overall_hits::total                  43411                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         8834                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 8847                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            1                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         8835                       # number of demand (read+write) misses
system.l20.demand_misses::total                  8848                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         8835                       # number of overall misses
system.l20.overall_misses::total                 8848                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1129358                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1090307905                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1091437263                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data        35906                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total        35906                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1129358                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1090343811                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1091473169                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1129358                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1090343811                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1091473169                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        52245                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              52258                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        25373                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            25373                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                1                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        52246                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               52259                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        52246                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              52259                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.169088                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.169295                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.169104                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.169311                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.169104                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.169311                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 86873.692308                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 123421.768734                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 123368.064090                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data        35906                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total        35906                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 86873.692308                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 123411.863158                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 123358.179137                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 86873.692308                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 123411.863158                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 123358.179137                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5925                       # number of writebacks
system.l20.writebacks::total                     5925                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         8834                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            8847                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            1                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         8835                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             8848                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         8835                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            8848                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1006275                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1007050222                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1008056497                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data        26576                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total        26576                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1006275                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1007076798                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1008083073                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1006275                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1007076798                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1008083073                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.169088                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.169295                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.169104                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.169311                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.169104                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.169311                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 77405.769231                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 113997.081956                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 113943.313779                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data        26576                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total        26576                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 77405.769231                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 113987.187097                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 113933.439534                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 77405.769231                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 113987.187097                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 113933.439534                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         18338                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          726320                       # Total number of references to valid blocks.
system.l21.sampled_refs                         28578                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.415354                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          245.814537                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     8.229851                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3628.105164                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          6357.850447                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.024005                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000804                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.354307                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.620884                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        52404                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  52404                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           19356                       # number of Writeback hits
system.l21.Writeback_hits::total                19356                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        52404                       # number of demand (read+write) hits
system.l21.demand_hits::total                   52404                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        52404                       # number of overall hits
system.l21.overall_hits::total                  52404                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        18324                       # number of ReadReq misses
system.l21.ReadReq_misses::total                18337                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        18324                       # number of demand (read+write) misses
system.l21.demand_misses::total                 18337                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        18324                       # number of overall misses
system.l21.overall_misses::total                18337                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1595941                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2437456002                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2439051943                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1595941                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2437456002                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2439051943                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1595941                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2437456002                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2439051943                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        70728                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              70741                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        19356                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            19356                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        70728                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               70741                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        70728                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              70741                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.259077                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.259213                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.259077                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.259213                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.259077                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.259213                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 122764.692308                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 133019.864768                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 133012.594372                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 122764.692308                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 133019.864768                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 133012.594372                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 122764.692308                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 133019.864768                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 133012.594372                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3448                       # number of writebacks
system.l21.writebacks::total                     3448                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        18324                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           18337                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        18324                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            18337                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        18324                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           18337                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1474174                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2264851459                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2266325633                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1474174                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2264851459                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2266325633                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1474174                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2264851459                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2266325633                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.259077                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.259213                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.259077                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.259213                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.259077                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.259213                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       113398                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 123600.276086                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 123593.043191                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       113398                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 123600.276086                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 123593.043191                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       113398                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 123600.276086                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 123593.043191                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          4033                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          394498                       # Total number of references to valid blocks.
system.l22.sampled_refs                         16321                       # Sample count of references to valid blocks.
system.l22.avg_refs                         24.171190                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          492.100718                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.344310                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1961.553963                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          9821.001009                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.040047                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001086                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.159632                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.799235                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        35659                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  35659                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10753                       # number of Writeback hits
system.l22.Writeback_hits::total                10753                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        35659                       # number of demand (read+write) hits
system.l22.demand_hits::total                   35659                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        35659                       # number of overall hits
system.l22.overall_hits::total                  35659                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         4019                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 4033                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         4019                       # number of demand (read+write) misses
system.l22.demand_misses::total                  4033                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         4019                       # number of overall misses
system.l22.overall_misses::total                 4033                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1456193                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    514193291                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      515649484                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1456193                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    514193291                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       515649484                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1456193                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    514193291                       # number of overall miss cycles
system.l22.overall_miss_latency::total      515649484                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        39678                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              39692                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10753                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10753                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        39678                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               39692                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        39678                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              39692                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.101290                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.101607                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.101290                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.101607                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.101290                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.101607                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 104013.785714                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 127940.604877                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 127857.546243                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 104013.785714                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 127940.604877                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 127857.546243                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 104013.785714                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 127940.604877                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 127857.546243                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3050                       # number of writebacks
system.l22.writebacks::total                     3050                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         4019                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            4033                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         4019                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             4033                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         4019                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            4033                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1325573                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    476316513                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    477642086                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1325573                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    476316513                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    477642086                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1325573                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    476316513                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    477642086                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.101290                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.101607                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.101290                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.101607                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.101290                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.101607                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 94683.785714                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 118516.176412                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 118433.445574                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 94683.785714                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 118516.176412                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 118433.445574                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 94683.785714                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 118516.176412                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 118433.445574                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996539                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016796573                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2049993.090726                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996539                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16788956                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16788956                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16788956                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16788956                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16788956                       # number of overall hits
system.cpu0.icache.overall_hits::total       16788956                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1550029                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1550029                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1550029                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1550029                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1550029                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1550029                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16788975                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16788975                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16788975                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16788975                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16788975                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16788975                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 81580.473684                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 81580.473684                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 81580.473684                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 81580.473684                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 81580.473684                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 81580.473684                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1142358                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1142358                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1142358                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1142358                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1142358                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1142358                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 87873.692308                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 87873.692308                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 87873.692308                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 87873.692308                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 87873.692308                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 87873.692308                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52246                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               173616887                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52502                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3306.862348                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.265456                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.734544                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911193                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088807                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10426085                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10426085                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7183357                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7183357                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17607                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17607                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17609442                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17609442                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17609442                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17609442                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       131704                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       131704                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         4745                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         4745                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       136449                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        136449                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       136449                       # number of overall misses
system.cpu0.dcache.overall_misses::total       136449                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   6421420284                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6421420284                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    471772061                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    471772061                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   6893192345                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6893192345                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   6893192345                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6893192345                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10557789                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10557789                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17745891                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17745891                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17745891                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17745891                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012475                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012475                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000660                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000660                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007689                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007689                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007689                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007689                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 48756.456023                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 48756.456023                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 99425.091886                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 99425.091886                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 50518.452645                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 50518.452645                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 50518.452645                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 50518.452645                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2006043                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             23                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 87219.260870                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        25373                       # number of writebacks
system.cpu0.dcache.writebacks::total            25373                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        79459                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        79459                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         4744                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         4744                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        84203                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        84203                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        84203                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        84203                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52245                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52245                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            1                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52246                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52246                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52246                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52246                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1454755762                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1454755762                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data        36906                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total        36906                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1454792668                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1454792668                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1454792668                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1454792668                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004948                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004948                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002944                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002944                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002944                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002944                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 27844.880122                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 27844.880122                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        36906                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        36906                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 27845.053554                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 27845.053554                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 27845.053554                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 27845.053554                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.994663                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1016722405                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2049843.558468                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.994663                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020825                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794863                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14859788                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14859788                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14859788                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14859788                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14859788                       # number of overall hits
system.cpu1.icache.overall_hits::total       14859788                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2488510                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2488510                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2488510                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2488510                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2488510                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2488510                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14859807                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14859807                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14859807                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14859807                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14859807                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14859807                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 130974.210526                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 130974.210526                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 130974.210526                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 130974.210526                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 130974.210526                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 130974.210526                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1615954                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1615954                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1615954                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1615954                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1615954                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1615954                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 124304.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 124304.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 124304.153846                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 124304.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 124304.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 124304.153846                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 70728                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180365712                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 70984                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2540.934746                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.456477                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.543523                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.900221                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.099779                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10281074                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10281074                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6803453                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6803453                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        22089                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        22089                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16086                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16086                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17084527                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17084527                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17084527                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17084527                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       154592                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       154592                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       154592                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        154592                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       154592                       # number of overall misses
system.cpu1.dcache.overall_misses::total       154592                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8758805940                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8758805940                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8758805940                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8758805940                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8758805940                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8758805940                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10435666                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10435666                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6803453                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6803453                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        22089                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        22089                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16086                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16086                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17239119                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17239119                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17239119                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17239119                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014814                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014814                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008968                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008968                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008968                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008968                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 56657.562746                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 56657.562746                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 56657.562746                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 56657.562746                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 56657.562746                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 56657.562746                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        19356                       # number of writebacks
system.cpu1.dcache.writebacks::total            19356                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        83864                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        83864                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        83864                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        83864                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        83864                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        83864                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        70728                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        70728                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        70728                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        70728                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        70728                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        70728                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2855866703                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2855866703                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2855866703                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2855866703                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2855866703                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2855866703                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006778                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006778                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004103                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004103                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004103                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004103                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40378.162863                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 40378.162863                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 40378.162863                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 40378.162863                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 40378.162863                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 40378.162863                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.996524                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015440109                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2193175.181425                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996524                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022430                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15689848                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15689848                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15689848                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15689848                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15689848                       # number of overall hits
system.cpu2.icache.overall_hits::total       15689848                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1820793                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1820793                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1820793                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1820793                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1820793                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1820793                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15689865                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15689865                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15689865                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15689865                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15689865                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15689865                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 107105.470588                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 107105.470588                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 107105.470588                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 107105.470588                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 107105.470588                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 107105.470588                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1470193                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1470193                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1470193                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1470193                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1470193                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1470193                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 105013.785714                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 105013.785714                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 105013.785714                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 105013.785714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 105013.785714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 105013.785714                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 39678                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169532680                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 39934                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4245.321781                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.549118                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.450882                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.904489                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.095511                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10681200                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10681200                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7206153                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7206153                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17262                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17262                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17262                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17262                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17887353                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17887353                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17887353                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17887353                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       102547                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       102547                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       102547                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        102547                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       102547                       # number of overall misses
system.cpu2.dcache.overall_misses::total       102547                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4350574168                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4350574168                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4350574168                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4350574168                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4350574168                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4350574168                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10783747                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10783747                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7206153                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7206153                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17262                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17262                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17262                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17262                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17989900                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17989900                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17989900                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17989900                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009509                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009509                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005700                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005700                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005700                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005700                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 42425.172536                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 42425.172536                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 42425.172536                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 42425.172536                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 42425.172536                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 42425.172536                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10753                       # number of writebacks
system.cpu2.dcache.writebacks::total            10753                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        62869                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        62869                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        62869                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        62869                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        62869                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        62869                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        39678                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        39678                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        39678                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39678                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        39678                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39678                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    750093568                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    750093568                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    750093568                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    750093568                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    750093568                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    750093568                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003679                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003679                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002206                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002206                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002206                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002206                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 18904.520591                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 18904.520591                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 18904.520591                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 18904.520591                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 18904.520591                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 18904.520591                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
