head	1.78;
access;
symbols;
locks; strict;
comment	@# @;


1.78
date	2015.02.02.06.55.04;	author komurav1;	state Exp;
branches;
next	1.77;

1.77
date	2015.02.02.06.30.13;	author komurav1;	state Exp;
branches;
next	1.76;

1.76
date	2014.12.17.04.45.24;	author komurav1;	state Exp;
branches;
next	1.75;

1.75
date	2014.12.17.04.42.27;	author komurav1;	state Exp;
branches;
next	1.74;

1.74
date	2014.12.10.06.09.16;	author komurav1;	state Exp;
branches;
next	1.73;

1.73
date	2014.12.10.06.05.20;	author komurav1;	state Exp;
branches;
next	1.72;

1.72
date	2014.10.30.16.05.33;	author mdsincl2;	state Exp;
branches;
next	1.71;

1.71
date	2014.10.28.18.10.56;	author mdsincl2;	state Exp;
branches;
next	1.70;

1.70
date	2014.09.02.20.28.23;	author komurav1;	state Exp;
branches;
next	1.69;

1.69
date	2014.09.02.16.39.55;	author sadve;	state Exp;
branches;
next	1.68;

1.68
date	2014.06.27.04.17.18;	author mdsincl2;	state Exp;
branches;
next	1.67;

1.67
date	2014.06.27.03.53.27;	author mdsincl2;	state Exp;
branches;
next	1.66;

1.66
date	2014.06.27.03.29.48;	author sadve;	state Exp;
branches;
next	1.65;

1.65
date	2014.06.06.20.05.50;	author sadve;	state Exp;
branches;
next	1.64;

1.64
date	2014.04.01.18.47.56;	author sung12;	state Exp;
branches;
next	1.63;

1.63
date	2014.02.20.21.24.08;	author mdsincl2;	state Exp;
branches;
next	1.62;

1.62
date	2014.02.11.18.20.14;	author mdsincl2;	state Exp;
branches;
next	1.61;

1.61
date	2013.10.08.21.52.17;	author mdsincl2;	state Exp;
branches;
next	1.60;

1.60
date	2013.07.13.16.14.16;	author mdsincl2;	state Exp;
branches;
next	1.59;

1.59
date	2013.07.13.04.33.32;	author mdsincl2;	state Exp;
branches;
next	1.58;

1.58
date	2013.07.12.22.17.09;	author mdsincl2;	state Exp;
branches;
next	1.57;

1.57
date	2013.06.19.18.32.44;	author mdsincl2;	state Exp;
branches;
next	1.56;

1.56
date	2013.06.17.17.39.29;	author mdsincl2;	state Exp;
branches;
next	1.55;

1.55
date	2013.06.06.17.14.36;	author shari2;	state Exp;
branches;
next	1.54;

1.54
date	2013.04.30.16.01.46;	author shari2;	state Exp;
branches;
next	1.53;

1.53
date	2013.04.17.19.47.25;	author sung12;	state Exp;
branches;
next	1.52;

1.52
date	2013.04.17.19.46.03;	author sung12;	state Exp;
branches;
next	1.51;

1.51
date	2013.02.13.20.45.00;	author sung12;	state Exp;
branches;
next	1.50;

1.50
date	2013.02.13.01.34.22;	author sung12;	state Exp;
branches;
next	1.49;

1.49
date	2012.11.21.17.35.30;	author shari2;	state Exp;
branches;
next	1.48;

1.48
date	2012.11.21.17.26.32;	author shari2;	state Exp;
branches;
next	1.47;

1.47
date	2012.11.17.01.27.31;	author shari2;	state Exp;
branches;
next	1.46;

1.46
date	2012.08.07.16.29.06;	author mdsincl2;	state Exp;
branches;
next	1.45;

1.45
date	2012.08.07.16.26.04;	author mdsincl2;	state Exp;
branches;
next	1.44;

1.44
date	2012.05.02.15.59.33;	author mdsincl2;	state Exp;
branches;
next	1.43;

1.43
date	2012.05.01.20.38.15;	author shari2;	state Exp;
branches;
next	1.42;

1.42
date	2012.04.30.15.34.53;	author shari2;	state Exp;
branches;
next	1.41;

1.41
date	2012.04.24.19.23.23;	author shari2;	state Exp;
branches;
next	1.40;

1.40
date	2011.10.27.20.13.00;	author shari2;	state Exp;
branches;
next	1.39;

1.39
date	2011.10.19.19.30.23;	author sung12;	state Exp;
branches;
next	1.38;

1.38
date	2011.10.19.16.24.07;	author sung12;	state Exp;
branches;
next	1.37;

1.37
date	2011.10.17.19.35.15;	author sung12;	state Exp;
branches;
next	1.36;

1.36
date	2011.09.07.20.44.56;	author komurav1;	state Exp;
branches;
next	1.35;

1.35
date	2011.09.07.15.39.11;	author komurav1;	state Exp;
branches;
next	1.34;

1.34
date	2011.08.01.19.47.02;	author shari2;	state Exp;
branches;
next	1.33;

1.33
date	2011.07.08.22.13.23;	author sadve;	state Exp;
branches;
next	1.32;

1.32
date	2011.02.03.17.04.50;	author komurav1;	state Exp;
branches;
next	1.31;

1.31
date	2010.12.21.20.18.49;	author pramach2;	state Exp;
branches;
next	1.30;

1.30
date	2010.12.21.03.48.50;	author bynchoi1;	state Exp;
branches;
next	1.29;

1.29
date	2010.12.20.00.48.12;	author shari2;	state Exp;
branches;
next	1.28;

1.28
date	2010.12.09.21.49.05;	author bynchoi1;	state Exp;
branches;
next	1.27;

1.27
date	2010.05.17.20.34.56;	author bynchoi1;	state Exp;
branches;
next	1.26;

1.26
date	2010.05.02.01.25.20;	author bynchoi1;	state Exp;
branches;
next	1.25;

1.25
date	2010.04.02.06.56.21;	author komurav1;	state Exp;
branches;
next	1.24;

1.24
date	2010.03.31.06.46.51;	author komurav1;	state Exp;
branches;
next	1.23;

1.23
date	2010.03.06.06.25.17;	author shari2;	state Exp;
branches;
next	1.22;

1.22
date	2010.03.06.04.47.59;	author sadve;	state Exp;
branches;
next	1.21;

1.21
date	2010.03.01.20.36.26;	author shari2;	state Exp;
branches;
next	1.20;

1.20
date	2010.02.28.20.20.18;	author shari2;	state Exp;
branches;
next	1.19;

1.19
date	2010.02.28.20.12.43;	author shari2;	state Exp;
branches;
next	1.18;

1.18
date	2010.01.06.18.52.53;	author sadve;	state Exp;
branches;
next	1.17;

1.17
date	2009.12.07.02.01.37;	author shari2;	state Exp;
branches;
next	1.16;

1.16
date	2009.09.15.05.32.04;	author shari2;	state Exp;
branches;
next	1.15;

1.15
date	2009.09.06.04.49.20;	author shari2;	state Exp;
branches;
next	1.14;

1.14
date	2009.07.24.21.28.44;	author shari2;	state Exp;
branches;
next	1.13;

1.13
date	2009.05.04.15.44.44;	author pramach2;	state Exp;
branches;
next	1.12;

1.12
date	2009.04.01.20.58.17;	author komurav1;	state Exp;
branches;
next	1.11;

1.11
date	2009.04.01.20.52.49;	author komurav1;	state Exp;
branches;
next	1.10;

1.10
date	2009.03.30.22.24.26;	author sadve;	state Exp;
branches;
next	1.9;

1.9
date	2009.02.27.19.37.54;	author shari2;	state Exp;
branches;
next	1.8;

1.8
date	2008.12.22.17.02.39;	author manlapli;	state Exp;
branches;
next	1.7;

1.7
date	2008.04.03.14.04.36;	author pramach2;	state Exp;
branches;
next	1.6;

1.6
date	2008.03.26.17.00.01;	author pramach2;	state Exp;
branches;
next	1.5;

1.5
date	2008.03.26.16.58.56;	author pramach2;	state Exp;
branches;
next	1.4;

1.4
date	2008.03.24.14.08.26;	author pramach2;	state Exp;
branches;
next	1.3;

1.3
date	2008.02.25.16.34.50;	author pramach2;	state Exp;
branches;
next	1.2;

1.2
date	2008.02.25.02.59.47;	author manlapli;	state Exp;
branches;
next	1.1;

1.1
date	2008.02.16.18.28.54;	author xli3;	state Exp;
branches;
next	;


desc
@@


1.78
log
@*** empty log message ***
@
text
@<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=iso-8859-1" />
<title>Sarita Adve's Group: Publications</title>
<link href="style/style1.css" rel="stylesheet" type="text/css" />
<style type="text/css">
.style4 {
        font-size: medium;
}
.projects {
        font-size: medium;
}
.style5 {
        border-left-style: solid;
        border-left-width: 1px;
        border-right: 1px solid #C0C0C0;
        border-top-style: solid;
        border-top-width: 1px;
        border-bottom: 1px solid #C0C0C0;
}
ol {
        padding: 0px;
        margin: 0px;
        list-style-type: none;
        position: absolute;
        display: none;

}
.style8 {
        color: #FFFFFF;
        text-align: center;
}
td.projects:hover ol, td.projects.over ol {
        display: block;
}
.style9 {
        text-decoration: none;
}
a.style9:hover{
        opacity: 0.8;
        filter:alpha(opacity=80);
}
.style10 {
        color: #CCCCCC;
}
.style11 {
        color: #FFFFFF;
}
.style12 {
        text-align: left;
}
.style14 {
        font-weight: bold;
        text-align: right;
}
.style15 {
        font-size: medium;
        font-weight: bold;
}
.style16 {
        font-weight: bold;
        text-align: left;
        font-size: medium;
}
</style>
</head>

<body>
  <table width="100%" border="0" cellspacing="0" cellpadding="0">
    <tr>
      <td class="shadow_left">&nbsp;</td>
      <td class="header_column">
        <table width="100%" border="0" cellspacing="10" cellpadding="0">
          <tr>
            <td class="logo_area" style="font-size: x-large">
              <strong><a class="style9" href="index.html"><span class="style11">Sarita Adve's Research Group</span></a></strong></td>
            <th class="logo_area" rowspan="2">
              <img src="images_template1/bold50.gif" alt=""></img>
            </th>
            <!-- <td width="300"> -->
            <!--   <form id="form1" name="form1" method="post" action=""> -->
            <!--    Search the website <br /> -->
            <!--     <input name="search_text" type="text" id="search_text" /> -->
            <!--     <input type="submit" name="Submit" value="Search" /> -->
            <!--   </form> -->
            <!-- </td> -->
          </tr>
          <tr>
            <th class="sub_logo_area">
              <a class="style9" href="http://illinois.edu"><span class="style10">University of Illinois at Urbana-Champaign
              </span></a>
        </th>
          </tr>
      </table>
      </td>
      <td class="shadow_right">
        &nbsp;
      </td>
    </tr>
    <tr>
      <td class="horizontal_column">
        &nbsp;
      </td>
      <td >
        <table width="100%" border="0" cellpadding="0" cellspacing="0" class="linkcontainer">
          <tr>
            <td class="projects">
              <div class="navigation" style="font-size: medium"> <a href="projects.html" class="main_link">Projects</a></div>
              <ol>
                <li class="style8"> <a class="main_link" href="http://rsim.cs.uiuc.edu/swat"> SWAT  </a> </li>
                <li class="style8"> <a class="main_link" href="http://rsim.cs.uiuc.edu/denovo"> DeNovo </a> </li>
                <li class="style8"> <a class="main_link" href="http://dpj.cs.uiuc.edu/DPJ/Home.html"> DPJ </a> </li>
                <li class="style8"> <a class="main_link" href="http://rsim.cs.uiuc.edu/heterogeneous"> Heterogeneous Computing </a> </li>
                <li class="style8"> <a class="main_link" href="projects.html#matured"> Matured Projects </a> </li>
              </ol>
              
            </td>
            <!-- <td><div class="navigation"><a href="#" class="main_link">DeNovo Home</a></div></td> -->
            <td class="style4">
              <div class="navigation" style="font-size: medium"><a class="main_link" href="people.html">People</a></div>
            </td>
            <td>
              <div class="navigation" style="font-size: medium"><a href="pubs.html" class="main_link">Publications</a></div>
            </td>
            <td>
              <div class="navigation" style="font-size: medium"><a href="software.html" class="main_link">Software</a></div>
            </td>
          <td>
            <div class="navigation" style="font-size: medium"><a href="funding.html" class="main_link">Funding</a></div>
          </td>
          <td>
            <div class="navigation" style="font-size: medium"><a href="news.html" class="main_link">News</a></div>
          </td>
          </tr>
        </table>
        
      </td>
      <td class="horizontal_column">&nbsp;</td>
    </tr>
    <!--   <tr> -->
    <!--     <td class="shadow_left">&nbsp;</td> -->
    <!--     <td class="below_header"> -->
    <!-- A large part of the complexity and inefficiency in current hardware concurrency mechanisms arguably arises from a software-oblivious approach to hardware design. The DeNovo project seeks to rethink concurrent hardware from the ground up, given the assumption that most future software will use disciplined concurrency models for better dependability. -->
    <!--     </td> -->
    <!--     <td class="shadow_right">&nbsp;</td> -->
    <!--   </tr> -->
    <tr>
      <td class="shadow_left">&nbsp;</td>
      <td class="main_content_box">
        <table width="100%" cellspacing="0" cellpadding="0" class="style5">
          <tr>
            <td class="body_content" style="font-size: small; text-align: center;" valign="top">
              <p class="style12">
                <b><span style="font-size: 18pt; font-family: Arial;"><a name="top">Group Publications</a></span></b>
              </p>
              <p class="style12">
                <b><a href="#main"> <span class="projects">Papers</span></a></b>
              </p>
              <p class="style12">
                <b><a href="#talks"> <span class="projects">Talks</span></a></b>
              </p>
              <p class="style12">
                <b><a href="#phd"><span class="projects">Ph.D. Theses</span></a></b>
              </p>
              <p class="style12">
                <b><a href="#ms"><span class="projects">M.S. Theses</span></a></b>
              </p>
              
              <p>
                &nbsp;
              </p>
                
              <p class="style12">
                <a name="main"><span class="style15">Papers</span></a><br style="clear:both" />
              </p>
              <ul type="disc">
                        <li class="style12" style="">
                        <a href="http://denovo.cs.illinois.edu/Pubs/15-ISPASS.pdf">
                        Eliminating On-Chip Traffic Waste: Are We There Yet?</a>,
                        Robert Smolinski, Rakesh Komuravelli, Hyojin Sung, and Sarita V. Adve,
                        <i style="">IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS),</i> March 2015. Find an extended version of the paper
                        <a href="http://denovo.cs.illinois.edu/Pubs/15-ISPASS-extended.pdf">here</a>.
                        <br />&nbsp;<br /> </li>
                      <li class="style12" style="">
                      <a href="http://dl.acm.org/citation.cfm?id=2663345">
                      Revisiting the Complexity of Hardware Cache Coherence and Some Implications</a>,
                      Rakesh Komuravelli, Sarita V. Adve, and Ching-Tsun Chou,
                      in <i>ACM Transactions on Architecture and Code Optimization (TACO)</i>, 
                      December 2014.
                      <br /> <br />
                      </li>
                      <li class="style12" style="">
                      <a href="http://dl.acm.org/citation.cfm?id=2656342&CFID=592643488&CFTOKEN=38058500">
                      Hardware Fault Recovery for I/O Intensive Applications</a>,
                      Pradeep Ramachandran, Siva Kumar Sastry Hari, Manlap Li, Sarita V. Adve,
                      in <i>ACM Transactions on Architecture and Code Optimization (TACO)</i>, 
                      October 2014.
                      <br /> <br />
                      </li>
			<li class="style12" style="">
			<a href="http://rsim.cs.illinois.edu/Pubs/14-ISCA-Hari.pdf">
			GangES: Gang Error Simulation for Hardware Resiliency Evaluation</a>, 
			S. Hari, R. Venkatagiri, S. V. Adve, and H. Naeimi, 
			in the <i>Proceedings of the International Symposium on Computer Architecture (ISCA)</i>, June 2014. 
			<br /><br />
			</li>

                <li class="style12">
                  <a href="">DeNovoND: Efficient Hardware Support for Disciplined Non-Determinism</a>,
                  H. Sung, R. Komuravelli, and S. V. Adve, in <i> IEEE
                  Micro</i>, special issue on the Top Picks from the 2013 Computer Architecture
                  Conferences, May - June 2014. (One of twelve papers chosen.)
                <br /><br />
                </li> 

                <li class="style12" style="">
                  <a href="http://rsim.cs.illinois.edu/Pubs/76372.pdf">
                    Addressing Failures in Exascale Computing</a>,
                  M. Snir, R. W. Wisniewski, J. A. Abraham, S. V. Adve, S. Bagchi, P. Balaji, J. Belak, P. Bose, F. Cappello, B. Carlson, A. A. Chien, P. Coteus, N. A. Debardeleben, P. Diniz, C. Engelmann, M. Erez, S. Fazzari, A. Geist, R. Gupta, F. Johnson, S. Krishnamoorthy, S. Leyffer, D. Liberty, S. Mitra, T. Munson, R. Schreiber, J. Stearley, E. V. Hensbergen.  
                  <i>International Journal of High Performance Computing
                  Applications,</i>
                  vol. 28, issue 2, May 2014, pp 129-173, first published
                  online on March 21, 2014. (Preliminary version available
                  as an ANL technical report.) 
                  <br /> <br />
                </li>

                <li class="style12" style="">
                  <a
                  href="http://rsim.cs.illinois.edu/Pubs/14-asplos-pc-chair-message.pdf">
                    ASPLOS'14 Program Chair's Message</a>,
                  Sarita V. Adve,
                  in the <i>Proceedings of 19th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), </i>
                  March 2014. 
Slides from the program chair's
                  <a
                  href="http://rsim.cs.illinois.edu/Pubs/14-asplos-pc-chair-welcome-slides.pdf">
                    welcome</a> and 
                  <a
                  href="http://rsim.cs.illinois.edu/Pubs/14-asplos-pc-chair-report-slides.pdf">
                    report</a> at ASPLOS'14.
                  <br /> <br />
                </li>

                <li class="style12">
                  <a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6487478">Relyzer: Application Resiliency Analyzer for Transient Faults</a>, 
                  S. Hari, S. V. Adve, H. Naeimi, and P. Ramachandran. In <i>IEEE 
                  Micro</i>, special issue on the Top Picks from the 2012 Computer Architecture 
                  Conferences, vol. 33, issue 3, May - June 2013. (One of eleven papers chosen.)
                  <br />&nbsp;
                </li>

                

                <li class="style12" style="">
                  <a href="http://rsim.cs.illinois.edu/Pubs/13-ASPLOS-denovond.pdf">
                    DeNovoND: Efficient Hardware Support for Disciplined Non-determinism </a>,
                  Hyojin Sung, Rakesh Komuravelli, Sarita V. Adve,
                  in the <i>Proceedings of 18th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), </i>
                  March 2013.
                  <br /> <br />
                </li>
                <li class="style12" style="">
                  <a href="http://rsim.cs.illinois.edu/Pubs/12-HotPar-VAdve.pdf">
                    Virtual Instruction Set Computing for Heterogeneous Systems</a>, 
                  Vikram Adve, Sarita Adve, Rakesh Komuravelli, 
                  Matthew D. Sinclair, and Prakalp Srivastava, 
                  <i>4th USENIX Workshop on Hot Topics in Parallelism 
                    (HotPar)</i>, June 2012.
                  <br /><br />
                </li>
                <li class="style12" style="">
                  <a href="http://rsim.cs.illinois.edu/Pubs/12-DSN-Hari.pdf">
                    Low-cost Program-level Detectors for Reducing Silent Data Corruptions</a>, 
                  Siva Kumar Sastry Hari, Sarita V. Adve, Helia Naeimi, 
                  <i>Proceedings of the IEEE/IFIP International
                    Conference on Dependable Systems and Networks (DSN)</i>, June 2012. 
                  <br /><br />
                </li>
                <li class="style12" style="">
                  <a href="http://cra.org/ccc/docs/init/21stcenturyarchitecturewhitepaper.pdf">21st Century Computer Architecture</a>,
                  A community white paper, Computing Community Consortium,
                  May 2012.  
                  Chinese translation by State Key Laboratory of Computer Architecture (SKL-Carch) and republication: <a href="http://www.ccf.org.cn/resources/1190201776262/2012/12/17/15.pdf">Computing Community Consortium (CCC), 21st Century Computer Architecture, Communication of the China Computer Federation (CCF), 2012, Volume 8, Issue 12, p70-81</a>.
                  <br /><br />
                </li>
                <li class="style12" style="">
                  <a href="http://rsim.cs.illinois.edu/~shari2/pubs/12-DATE-Pellegrini.pdf"> CrashTest'ing SWAT: Accurate, Gate-Level Evaluation of Symptom-Based Resiliency Solutions</a>,
                  A. Pellegrini, R. Smolinski, L. Chen, X. Fu, S. K. S.  Hari, J.
                  Jiang, S. V. Adve, T. Austin, V. Bertacco, in the <i>Proceedings of
                    the Design, Automation and Test in Europe
                    (DATE) </i>, March 2012. 
                  <br /><br />
                </li>
                <li class="style12" style="">
                  <a href="http://rsim.cs.illinois.edu/Pubs/12-ASPLOS-Hari.pdf"> 
                    Relyzer: Exploiting Application-Level Fault Equivalence 
                    to Analyze Application Resiliency to Transient Faults</a>, 
                  Siva Kumar Sastry Hari, Sarita V. Adve, Helia Naeimi, and Pradeep Ramachandran, 
                  in the
                  <i style="">Proceedings of Architectural Support for Programming Languages and 
                    Operating Systems (ASPLOS), </i> March 2012. 
                  <br /><br />
                </li>                
                <li class="style12" style="">
                  <a href="http://rsim.cs.illinois.edu/Pubs/springer-encyclopedia.pdf"> 
                  Memory Models</a>.
                  S. V. Adve and H.-J. Boehm.  
                  In the <i>Encyclopedia of Parallel Computing</i>, Springer, 2012.
                  <br /><br />
                </li>
                <li class="style12" style="">
                  <a href="http://dl.acm.org/citation.cfm?id=2076450.2076465"> 
                  You Don't Know Jack about Shared Variables or Memory Models</a>.  
                  <i>Communications of the ACM (CACM)</i>, vol. 55, no. 2, 2012.
                  Also appears in ACM Queue vol. 9, no. 12, 2011.
                  <br /><br />
                </li>
                <li class="style12" style="">
                  <a href="http://denovo.cs.illinois.edu/Pubs/11-pact-denovo.pdf">
                    DeNovo: Rethinking the Memory Hierarchy for Disciplined Parallelism</a>,
                  Byn Choi, Rakesh Komuravelli, Hyojin Sung, Robert Smolinski, Nima Honarmand, Sarita V. Adve, Vikram S. Adve, Nicholas P. Carter, and Ching-Tsun Chou,
                  <i style="">20th International Conference on Parallel Architectures and Compilation Techniques (PACT),</i> 2011, <b style="">Best Paper Award.</b>
                  <br />&nbsp;<br /> </li>
                <li class="style12" style="">
                  <a href="http://dpj.cs.uiuc.edu/DPJ/Publications_files/DPJ-POPL-2011-Nondet.pdf">
                    Safe Nondeterminism in a Deterministic-by-Default Parallel Language</a>,
                  R. Bocchino, S. Heumann, N. Honarmand, S. Adve, V. Adve, A. Welc, and T. Shpeisman,
                  <i style="">38th Symposium on Principles of Programming Languages (POPL),</i> 2011.
                  <br />&nbsp;<br /> </li>
                <li class="style12" style="">
                  <a href="http://rsim.cs.uiuc.edu/Pubs/11SELSE-Ramachandran.pdf">Understanding When Symptom Detectors Work by Studying Data-Only Application Values</a>, 
                  Pradeep Ramachandran, Siva Kumar Sastry Hari, Sarita Adve, and Helia Naeimi,
                  in the
                  <i style="">Proceedings of IEEE Workshop on Silicon Errors in Logic - System Effects (SELSE), 
                  </i> March 2011. 
                  <br /><br />
                </li>
                <li class="style12" style="">
                  <a href="http://rsim.cs.uiuc.edu/Pubs/11SELSE-Hari.pdf">Relyzer: Application Resiliency Analyzer for Transient Faults</a>, 
                  Siva Kumar Sastry Hari, Helia Naeimi, Pradeep Ramachandran, and Sarita Adve, 
                  in the
                  <i style="">Proceedings of IEEE Workshop on Silicon Errors in Logic - System Effects (SELSE), 
                  </i> March 2011. 
                  <br /><br />
                <li class="style12" style="">
                  <a href="http://rsim.cs.uiuc.edu/Pubs/11DATE.pdf">Architectures for 
                    Online Error Detection and Recovery in Multicore Processors</a>, 
                  Dimitris Gizopoulos, Mihalis Psarakis, Sarita V. Adve,
                  Pradeep Ramachandran, Siva Kumar Sastry Hari, Daniel Sorin, 
                  Albert Meixner, Arijit Biswas, and Xavier Vera, 
                  <i style="">Proceedings of the Design, Automation and Test in Europe (DATE), 
                  </i> March 2011. 
                  <br /><br />
                </li>
                <li class="style12" style="">
                  <a href="http://dl.acm.org/citation.cfm?id=1839697">
                    Data Races are Evil with No Exceptions</a>,
                  S. V. Adve,
                  in the <i>Communications of the ACM (CACM),</i> vol. 53, no. 11, 2010.
                  A technical perspective on a research highlight.
                  <br />&nbsp;<br />
                </li>
                <li class="style12" style="">
                  <a href="http://denovo.cs.illinois.edu/Pubs/10-hpg-parkd.pdf">
                    Parallel SAH k-D Tree Construction</a>,
                  Byn Choi, Rakesh Komuravelli, Victor Lu, Hyojin Sung, Robert L. Bocchino, Sarita V. Adve, and John C. Hart,
                  <i style="">High Performance Graphics (HPG),</i> 2010.
                  <br />&nbsp;<br />
                </li>
                <li class="style12" style="">
                  <a href="http://denovo.cs.illinois.edu/Pubs/10-hotpar-denovo.pdf">
                    DeNovo: Rethinking Hardware for Disciplined Parallelism</a>,
                  Byn Choi, Rakesh Komuravelli, Hyojin Sung, Robert Bocchino, Sarita V. Adve, and Vikram V. Adve,
                  <i style="">Second USENIX Workshop on Hot Topics in Parallelism (HotPar),</i> 2010.
                  <br />&nbsp;<br />
                </li>
                <li class="style12" style="">
                  <a href="http://denovo.cs.illinois.edu/Pubs/10-cpc-dpj.pdf">
                    A Language for Deterministic-by-Default Parallel Programming</a>,                                                 
                  Robert Bocchino, Vikram S. Adve, Danny Dig., Sarita V. Adve, Stephen Heumann,
                  Rakesh Komuravelli, Jeffery Overbey, Patrick Simmons, Hyojin Sung, 
                  Mohsen Vakilian, and Marc Snir, <i style="">15th Workshop 
                    on Compilers for Parallel Computing (CPC 2010).</i>
                  <br />&nbsp;<br />
                </li>
                <li class="style12" style="">
                  <a href="http://rsim.cs.uiuc.edu/Pubs/10-cacm-memory-models.pdf">
                    Memory Models: A Case for Rethinking Parallel Languages and Hardware</a>, 
                  S. V. Adve and H.-J. Boehm, in the <i>Communications of 
                    the ACM (CACM)</i>. vol. 53, no. 8, 2010.<br /> &nbsp;
                </li>
                <li class="style12" style="">
                  <a href="http://rsim.cs.uiuc.edu/Pubs/adve-10-acar-position.pdf">
                    Rethinking Hardware (and Software) for Disciplined Parallelism,</a> Sarita 
                  V. Adve, position paper for the &quot;Advancing Computer 
                  Architecture Research&quot; workshop sponsored by CRA/CCC, February 
                  2010. <br /> &nbsp;
                </li>
                <li class="style12" style="">
                  <a href="http://rsim.cs.uiuc.edu/Pubs/09-MICRO-Hari.pdf">
                    mSWAT: Low-Cost Hardware Fault Detection and Diagnosis
                    for Multicore Systems</a>, Siva Kumar Sastry Hari, Man-Lap Li, Pradeep 
                  Ramachandran, Byn Choi, and Sarita V. Adve, in the <i style="">Proceedings of the 42nd International Symposium on 
                    Microarchitecture (MICRO),</i> December 2009.  <br /> &nbsp;
                </li>
                <li class="style12" style="">
                  <a href="http://dpj.cs.uiuc.edu/DPJ/Publications_files/DPJ-OOPSLA-2009.pdf">
                    A Type and Effect System for Deterministic Parallel Java</a>,
                  Robert Bocchino, Vikram S. Adve, Danny Dig., Sarita V. Adve, Stephen Heumann,
                  Rakesh Komuravelli, Jeffery Overbey, Patrick Simmons, Hyojin Sung, and
                  Mohsen Vakilian, in the <i>Proceedings of the International Conference on Object-Oriented 
                    Programming, Systems, Languages, and Applications (OOPSLA),</i> 2009. <br />&nbsp;<br />
                </li>
                <li class="style12" style="">
                  <a href="http://rsim.cs.illinois.edu/denovo/hotpar2009.pdf">Parallel 
                    Programming Must Be Deterministic by Default, </a>R. Bocchino, V. 
                  Adve, S. Adve, and M. Snir. First USENIX Workshop on Hot Topics in 
                  Parallelism (HotPar), March 2009.<br />&nbsp;
                </li>
                <li class="style12" style="">
                  <a href="http://rsim.cs.illinois.edu/Pubs/grace-2-2009.pdf">GRACE-2: 
                    Integrating Fine-Grained Application Adaptations with Global 
                    Adaptation for Saving Energy </a>Vibhore Vardhan, Daniel Sachs, 
                  Wanghong Yuan, Albert F. Harris III, Sarita Adve, Douglas Jones, 
                  Robin Kravets, and Klara Nahrstedt, <i>in the 
                    International Journal of Embedded Systems (IJES), Special Issue on 
                    &quot;Low-Power Real-Time Embedded Computing&quot;, Vol. 4, No. 2, 
                    2009</i>.  
                  (Extended version of a paper in the Workshop on Power Aware 
                  Real-Time Computing (PARC), 2005.)<br />&nbsp;
                </li>
                <li class="style12" style="">
                  <a href="http://rsim.cs.illinois.edu/Pubs/09HPCA-Li.pdf">Accurate 
                    Microarchitecture-Level Fault Modeling for Studying Hardware Faults</a>, 
                  Man-Lap Li, Pradeep Ramachandran, Ulya R. Karpuzcu, Siva Kumar 
                  Sastry Hari, and Sarita V. Adve, <i style="">Proceedings of the 15th International Symposium on High-Performance 
                    Computer Architecture (HPCA),</i> February 2009.<br />&nbsp;</li>
                <li class="style12" style="">
                  <a href="http://www.upcrc.illinois.edu/whitepaper.php">Parallel 
                    Computing Research at Illinois: The UPCRC Agenda,</a> Sarita V. 
                  Adve, Vikram S. Adve, Gul Agha, Matthew I. Frank, Maria J. Garzaran, 
                  John C. Hart, Wen-mei W. Hwu, Ralph E. Johnson, Laxmikant V. Kale, 
                  Rakesh Kumar, Darko Marinov, Klara Nahrstedt, David Padua, 
                  Madhusudan Parthasarathy, Sanjay J. Patel, Grigore Rosu, Dan Roth, 
                  Marc Snir, Josep Torrellas, and Craig Zilles,
                  <a href="http://www.upcrc.illinois.edu/whitepaper.php" style="color: blue; text-decoration: underline;">http://www.upcrc.illinois.edu/whitepaper.php</a>, November 2008.
                  <br /><br style="clear:both" /></li>
                <li class="style12" style="">
                  <a href="http://rsim.cs.illinois.edu/Pubs/08DSN-Ramachandran.pdf">Statistical Fault Injection</a>, Pradeep Ramachandran, Prabhakar 
                  Kudva, Jeffrey Kellington, John Schumann and Pia Sanda,  
                  <i style="">Proceedings of the International Conference on 
                    Dependable Systems and Networks (DSN),</i> June 2008.
                  <br style="clear:both" /><br style="clear:both" /></li>
                <li class="style12" style="">
                  <a href="http://rsim.cs.illinois.edu/Pubs/08DSN-Li.pdf">Trace-Based 
                    Microarchitecture-Level Diagnosis of Permanent Hardware Faults</a>, 
                  Man-Lap Li, Pradeep Ramachandran, Swarup Kumar Sahoo, Sarita Adve, 
                  Vikram Adve, and Yuanyuan Zhou, <i style="">Proceedings of the International Conference on Dependable Systems 
                    and Networks (DSN),</i> June 2008. <br style="clear:both" />
                  <br style="clear:both" /></li>
                <li class="style12" style="">
                  <a href="http://rsim.cs.illinois.edu/Pubs/08DSN-Sahoo.pdf">Using 
                    Likely Program Invariants to Detect Hardware Errors</a>, Swarup 
                  Kumar Sahoo, Man-Lap Li, Pradeep Ramachandran, Sarita Adve, Vikram 
                  Adve, and Yuanyuan Zhou, <i style="">Proceedings of 
                    the International Conference on Dependable Systems and Networks 
                    (DSN),</i> June 2008. <br style="clear:both" />
                  <br style="clear:both" /></li>
                <li class="style12">
                  <a href="http://rsim.cs.illinois.edu/Pubs/08ISCA.pdf">Online 
                    Estimation of Architectural Vulnerability Factor for Soft Errors</a>, 
                  Xiaodong Li, Sarita V. Adve, Pradip Bose, and Jude A. Rivers, to 
                  appear in the <i style="">Proceedings of 35th International 
                    Symposium on Computer Architecture (ISCA '08),</i> June 2008.
                  <br style="clear:both" />&nbsp; </li>
                <li class="style12">
                  <a href="http://rsim.cs.illinois.edu/Pubs/08PLDI.pdf">Foundations of 
                    the C++ Concurrency Memory Model, Hans-J. Boehm and Sarita V. Adve</a>, 
                  <i style="">Proceedings of the Conference on 
                    Programming Language Design and Implementation (PLDI),</i> June 
                  2008. <br style="clear:both" />&nbsp; </li>
                <li class="style12">
                  <a href="http://rsim.cs.illinois.edu/Pubs/08ISPASS.pdf">Metrics for 
                    Architecture-Level Lifetime Reliability Analysis</a>, Pradeep 
                  Ramachandran, Sarita V. Adve, Pradip Bose, Jude A. Rivers, and 
                  Jayanth Srinivasan, <i>IEEE International Symposium on 
                    Performance Analysis of Systems and Software (ISPASS) </i>April 
                  2008. <br style="clear:both" />&nbsp; </li>
                <li class="style12">
                  <a href="http://rsim.cs.illinois.edu/Pubs/08SELSE-Li.pdf">SWAT: An 
                    Error Resilient System</a>, Man-Lap Li, Pradeep Ramachandran, Sarita 
                  Adve, Vikram Adve, and Yuanyuan Zhou <i>, Fourth 
                    Workshop on Silicon Errors in Logic - System Effects (SELSE - IV)</i>, 
                  March 2008. <br />&nbsp; </li>
                <li class="style12">
                  <a href="http://rsim.cs.illinois.edu/Pubs/08SELSE-Parulkar.pdf">OpenSPARC: An Open Platform for Hardware Reliability Experimentation</a> 
                  Ishwar Parulkar, Alan Wood, James C. Hoe, Babak Falsafi, Sarita V. 
                  Adve, Josep Torrellas, and Subhasish Mitra, <i>
                    Fourth Workshop on Silicon Errors in Logic - System Effects (SELSE - 
                    IV)</i>, March 2008. <br />&nbsp; </li>
                <li class="style12">
                  <a href="http://rsim.cs.illinois.edu/Pubs/08ASPLOS.pdf">Understanding the Propagation of Hard Errors to Software and 
                    Implications for Resilient System Design</a>, Man-Lap Li, Pradeep 
                  Ramachandran, Swarup Kumar Sahoo, Sarita Adve, Vikram Adve, and 
                  Yuanyuan Zhou <i>, Proceedings of International Conference on 
                    Architectural Support for Programming Languages and Operating 
                    Systems (ASPLOS), March 2008 </i>.<br />&nbsp; </li>
                <li class="style12">
                  <a href="http://rsim.cs.illinois.edu/Pubs/07TACO.pdf">Joint 
                    Processor-Memory Adaptation for Energy </a>, X. Li, R. Gupta, S. V. 
                  Adve, and Y. Zhou, in <i>ACM Transactions on Architecture and Code 
                    Optimization (ACM TACO), vol. 4, no. 3, September 2007.</i> <br />&nbsp; 
                </li>
                <li class="style12">
                  <a href="http://rsim.cs.illinois.edu/Pubs/07dsn.pdf">Architecture-Level Soft Error Analysis: Examining the Limits of 
                    Common Assumptions </a>, X. Li, S. V. Adve, P. Bose, and J. A. 
                  Rivers, <i>Proceedings of the International 
                    Conference on Dependable Systems and Networks (DSN),</i> June 2007. 
                  An <a href="http://rsim.cs.uiuc.edu/Pubs/07dsn-tr.pdf">extended 
                    version </a>appears as Technical Report UIUCDCS-R-2007-2833, 
                  Department of Computer Science,
                  <st1:place w:st="on">
                    <st1:placetype w:st="on">University</st1:placetype>
                    of 
                    <st1:placename w:st="on">Illinois</st1:placename></st1:place>, March 
                  2007. <br />&nbsp; </li>
                <li class="style12">
                  <a href="http://rsim.cs.uiuc.edu/Pubs/Li-selse07.pdf">Towards a 
                    Hardware-Software Co-designed Resilient System</a>, Man-Lap Li, 
                  Pradeep Ramachandran, Sarita Adve, Vikram Adve and Yuanyuan Zhou <i>, Third Workshop on Silicon Errors in Logic - System Effects (SELSE 
                    - III)</i>, April 2007. <br />&nbsp; </li>
                <li class="style12">
                  <a href="http://rsim.cs.uiuc.edu/Pubs/sasanka-taco07.pdf">ALP: 
                    Efficient Support for All Levels of Parallelism for Complex Media 
                    Applications</a>, R. Sasanka, M. Li, S. V. Adve, Y.-K. Chen, E. 
                  Debes, <i>ACM Transaction on Architecture and Code Optimization (ACM 
                    TACO)</i>, vol. 4, no. 1, article 3, March 2007. <br />&nbsp; </li>
                <li class="style12"><span style="">
                    <a href="http://rsim.cs.uiuc.edu/Pubs/sigmetrics07.pdf">Managing 
                      Energy-Performance Tradeoffs for Multithreaded Applications on 
                      Multiprocessor Architectures</a>, </span>
                  <st1:place w:st="on">
                    <st1:placename w:st="on">Soyeon</st1:placename>
                    <st1:placetype w:st="on">Park</st1:placetype></st1:place>, Weihang 
                  Jiang, Yuanyuan Zhou, and Sarita Adve. Proceedings 
                  of the International Conference on Measurement and Modeling of 
                  Computer Systems (SIGMETRICS), 2007.<br style="clear:both" />
                  <br style="clear:both" /></li>
                <li class="style12">
                  <a href="http://rsim.cs.illinois.edu/Pubs/06MOBILE.pdf">GRACE-1: 
                    Cross-Layer Adaptation for Multimedia Quality and Battery Energy</a>, 
                  W. Yuan, K. Nahrstedt, S. V. Adve, R. H. Kravets, and D. L. Jones,
                  <i>IEEE Transactions on Mobile Computing, Vol.5, No. 7,</i> July, 
                  2006.<br />&nbsp; </li>
                <li class="style12">
                  <a href="http://rsim.cs.uiuc.edu/Pubs/ALPBench-iiswc05.pdf">The 
                    ALPBench Benchmark Suite for Complex Multimedia Applications</a>, 
                  Man-Lap Li, Ruchira Sasanka, Sarita V. Adve, Yen-Kuang Chen, Eric 
                  Debes. <i>Proceedings of the IEEE International 
                    Symposium on Workload Characterization (IISWC-2005), </i>October 
                  2005<br />&nbsp; </li>
                <li class="style12">
                  <a href="http://rsim.cs.uiuc.edu/grace/papers/05parc.pdf">Integrating Fine-Grained Application Adaptation with Global 
                    Adaptation for Saving Energy</a>, V. Vardhan, D. G. Sachs, W. Yuan, 
                  A. F. Harris, S. V. Adve, D. L. Jones, R. H. Kravets, and K. 
                  Nahrstedt, <i>Proceedings of the 2nd International Workshop on 
                    Power-Aware Real-Time Computing (PARC),</i> September 2005.<br />&nbsp; 
                </li>
                <li class="style12">
                  <a href="http://rsim.cs.uiuc.edu/Pubs/Li_ACMTOS.pdf">Performance 
                    Directed Energy Management for Main Memory and Disks</a>, X. Li, Z. 
                  Li, Y. Zhou, S. V. Adve, <i>ACM Transactions on Storage, Vol 01, No. 
                    03, August 2005. </i>&nbsp;(Extended version of the paper in ASPLOS 
                  2004.)<br />&nbsp; </li>
                <li class="style12">
                  <a href="http://rsim.cs.illinois.edu/Pubs/05ieee-micro.pdf">Lifetime 
                    Reliability: Toward an Architectural Solution,</a> J. Srinivasan, S. 
                  V. Adve, P. Bose, and J. A. Rivers. <i>IEEE Micro<span style="color: black;">,</span></i><span style="color: black;"> 
                    special issue on Emerging Trends, vol. 25, issue 3, May-June 2005, 
                    2-12.</span><br />&nbsp; </li>
                <li class="style12">
                  <a href="http://rsim.cs.uiuc.edu/Pubs/05wddd.pdf">The Importance of 
                    Heat-Sink Modeling for DTM and a Correction to &quot;Predictive DTM for 
                    Multimedia Applications&quot;</a>, Jayanth Srinivasan and Sarita V. Adve,
                    <i> Proceedings of the Fourth Annual Workshop on 
                    Duplicating, Deconstructing, and Debunking (WDDD) at ISCA-05, </i>June 2005.<br />&nbsp; 
                </li>
                <li class="style12">
                  <a href="http://rsim.cs.uiuc.edu/Pubs/isca05.pdf">Exploiting 
                    Structural Duplication for Lifetime Reliability Enhancement</a>, 
                  Jayanth Srinivasan, Sarita V. Adve, Pradip Bose, Jude A. Rivers<i>, 
                    Proceedings of the 32nd International Symposium on Computer 
                    Architecture (ISCA'05) </i>June 2005. (Corrected version.)<br />&nbsp; 
                </li>
                <li class="style12">
                  <a href="http://rsim.cs.illinois.edu/Pubs/05dsn.pdf">SoftArch: An 
                    Architecture Level Tool for Modeling and Analyzing Soft Errors</a>, 
                  X. Li, S. V. Adve, P. Bose, and J. A. Rivers, <i>Proceedings of the International Conference on Dependable Systems 
                    and Networks (DSN),</i> June 2005.<br />&nbsp; </li>
                <li class="style12">
                  <a href="http://rsim.cs.illinois.edu/Pubs/05selse.pdf">SER Scaling 
                    Analysis of a Modern Superscalar Processor with SoftArch</a>, X. Li, 
                  S. V. Adve, P. Bose, and J. A. Rivers, <i>Proceedings of the 1<sup>st</sup> 
                    Workshop on the System Effects of Logic Soft</i> <i>Errors (SELSE)</i>, 
                  April 2005.<br />&nbsp; </li>
                <li class="style12">
                  <a href="http://rsim.cs.illinois.edu/Pubs/05jpdc.pdf">Memory Side 
                    Prefetching for Linked Data Structures</a>, C. J. Hughes and S. V. 
                  Adve. <i>Journal of Parallel and Distributed Computing, </i>February 
                  2005, 448-463.<br />&nbsp; </li>
                <li class="style12">
                  <a href="http://rsim.cs.uiuc.edu/Pubs/popl05.pdf">The Java Memory 
                    Model</a>, Jeremy Manson, William Pugh, Sarita V. Adve, <i>Proceedings of the 32nd Symposium on Principles of Programming 
                    Languages (POPL) </i>Jan. 2005.<br />&nbsp; </li>
                <li class="style12">
                  <a href="http://rsim.cs.uiuc.edu/Pubs/05micro-ieee.pdf">Performance-Directed Energy Management for Storage Systems,</a> X. 
                  Li, Z. Li, P. Zhou, Y. Zhou, S. V. Adve, and S. Kumar.&nbsp; <i>IEEE 
                    Micro</i>, special issue on the Top Picks from Computer Architecture 
                  Conferences from October 2003 to October 2004, vol 24, issue 6, 
                  November-December 2004, 38-49. (One of thirteen papers chosen.)
                  <br />&nbsp;
                </li>
                <li class="style12">
                  <a href="http://rsim.cs.uiuc.edu/~xli3/Pubs/p075-li.pdf">Performance 
                    Directed Energy Management for Main Memory and Disks</a>, Xiaodong 
                  Li, Zhengmin Li, Francis Davis, Pin Zhou, Yuanyuan Zhou, Sarita 
                  Adve, Sanjeev Kumar, <i>Proceedings of the 12th International 
                    Conference on Architectural Support for Programming Languages and 
                    Operating Systems (ASPLOS '04) </i>Oct. 2004.<br />&nbsp; </li>
                <li class="style12"><a href="http://rsim.cs.uiuc.edu/Pubs/waci.pdf">A Reliability Odometer - Lemon Check Your Processor</a>, J. 
                  Srinivasan, S. V. Adve, P. Bose, and J. A. Rivers, <i>Wild and Crazy 
                    Ideas Session at the 11th International Conference on Architectural 
                    Support for Programming Languages and Operating Systems (ASPLOS-XI),
                  </i>October 2004.<br />&nbsp; </li>
                <li class="style12">JSR 133: Java Memory Model and Thread 
                  Specification, July 2004. This is the product of the expert group 
                  for the Java Specification Request 133. The primary technical 
                  authors are: J. Manson, W. W. Pugh, and S. V. Adve.<br />&nbsp; </li>
                <li class="style12">
                  <a href="http://rsim.cs.uiuc.edu/Pubs/srinivasan_dsn.pdf">The Impact 
                    of Technology Scaling on Lifetime Reliability</a>, Jayanth 
                  Srinivasan, Sarita V. Adve, Pradip Bose, and Jude A. Rivers, <i>Proceedings of International Conference on Dependable Systems and 
                    Networks (DSN '04) </i>June 2004.<br />&nbsp; </li>
                <li class="style12">
                  <a href="http://rsim.cs.uiuc.edu/Pubs/sasanka-ics04.pdf">The Energy 
                    Efficiency of CMP vs. SMT for Multimedia Workloads </a>, R. Sasanka, 
                  S. V. Adve, Y. -K. Chen, and E. Debes, <i>Proceedings of the 18th 
                    Annual ACM International Conference on Supercomputing (ICS '04)</i> 
                  June 2004.<br />&nbsp; </li>
                <li class="style12">
                  <a href="http://rsim.cs.uiuc.edu/Pubs/srinivasan_isca04.pdf">The 
                    Case for Lifetime Reliability-Aware Microprocessors</a>, Jayanth 
                  Srinivasan, Sarita V. Adve, Pradip Bose, and Jude A. Rivers, <i>Proceedings of 31st International Symposium on Computer Architecture 
                    (ISCA '04) </i>June 2004.<br />&nbsp; </li>
                <li class="style12">
                  <a href="http://rsim.cs.uiuc.edu/Pubs/hughes-isca31.pdf">A Formal 
                    Approach to Frequent Energy Adaptations for Multimedia Applications</a>, 
                  Christopher J. Hughes and Sarita V. Adve, <i>Proceedings of 31st 
                    International Symposium on Computer Architecture (ISCA '04) </i>June 
                  2004.<br />&nbsp; </li>
                <li class="style12">
                  <a href="http://rsim.cs.uiuc.edu/Pubs/grace.tr.pdf">GRACE: A 
                    Hierarchical Adaptation Framework for Saving Energy, </a>D.G. Sachs, 
                  W. Yuan, C.J. Hughes, A. Harris, S.V. Adve, D.L. Jones, R.H. 
                  Kravets, and K. Nahrstedt, Department of Computer Science, 
                  University of Illinois Technical Report UIUCDCS-R-2004-2409, 
                  February 2004.<br />&nbsp; </li>
                <li class="style12"><span style=""><span class="MsoHyperlink">GRACE: 
                      A Cross-Layer Adaptation Framework for Saving Energy</span></span>, 
                  D. G. Sachs, W. Yuan, C. J. Hughes, A. F. Harris, S. V. Adve, D. L. 
                  Jones, R. H. Kravets, and K. Nahrstedt, <i>Sidebar in IEEE Computer, 
                    special issue on Power-Aware Computing, </i>December 2003, 50-51.<br />&nbsp; 
                </li>
                <li class="style12">
                  <a href="http://rsim.cs.uiuc.edu/~sachs/icip6.pdf">Adaptive Video 
                    Coding to Reduce Energy on Adaptive General-Purpose Processors</a>, 
                  D. G. Sachs, S. Adve, D. L. Jones, <i>Proceedings of the 
                    International Conference on Image Processing 2003 (ICIP '03), </i>September 2003.<br />&nbsp; 
                </li>
                <li class="style12">
                  <a href="http://rsim.cs.uiuc.edu/Pubs/srinivasan_ics03.pdf">Predictive Dynamic Thermal Management for Multimedia Applications
                  </a>, Jayanth Srinivasan and Sarita V. Adve, <i>Proceedings of the 
                    17th Annual ACM International Conference on Supercomputing (ICS '03)</i> 
                  June 2003, 109-120. <i>See
                    <a href="http://rsim.cs.uiuc.edu/Pubs/05wddd.pdf">correction in 
                      WDDD'05</a>.</i><br />&nbsp; </li>
                <li class="style12">
                  <a href="http://www.cs.uiuc.edu/~sadve/Publications/MMCN03.pdf">Design and Evaluation of A Cross-Layer Adaptation Framework for 
                    Mobile Multimedia Systems,</a> Wanghong Yuan, Klara Nahrstedt, 
                  Sarita V. Adve, Douglas L. Jones, and Robin H. Kravets, <i>Proceedings of the SPIE Conference on Multimedia Computing and 
                    Networking,</i> January 2003.<br />&nbsp; </li>
                <li class="style12">
                  <a href="http://www.cs.uiuc.edu/~sadve/Publications/rtss02.pdf">Soft 
                    Real-Time Scheduling on a Simultaneous Multithreaded Processor,</a> 
                  R. Jain, C. J. Hughes, and S. V. Adve, <i>Proceedings of the 23rd 
                    IEEE International Real-Time Systems Symposium (RTSS-2002), </i>December 2002<i>.<br />&nbsp;</i>
                </li>
                <li class="style12">
                  <a href="http://www.cs.uiuc.edu/~sadve/Publications/asplos02.pdf">Joint Local and Global Hardware Adaptations for Energy,</a> Ruchira 
                  Sasanka, Christopher J. Hughes, and Sarita V. Adve, 
                  <i>Proceedings of the 10th International Conference on Architectural 
                    Support for Programming Languages and Operating Systems (ASPLOS-X),
                  </i>October 2002.<br />&nbsp; </li>
                <li class="style12" style="margin-bottom: 12pt;">
                  <a href="http://www.cs.uiuc.edu/~sadve/Publications/shaman02.ps">The 
                    Illinois GRACE Project: Global Resource Adaptation through 
                    CoopEration,</a> Sarita V. Adve, Albert F. Harris, Christopher J. 
                  Hughes, Douglas L. Jones, Robin H. Kravets, Klara Nahrstedt, Daniel 
                  Grobe Sachs, Ruchira Sasanka, Jayanth Srinivasan, and Wanghong Yuan,
                  <i>Proceedings of the Workshop on Self-Healing, Adaptive, and 
                    self-MANaged Systems (SHAMAN)</i> (held in conjunction with the 16th 
                  Annual ACM International Conference on Supercomputing), June 2002.</li>
                <li class="style12">
                  <a href="http://www.cs.uiuc.edu/~sadve/Publications/computer02.pdf">RSIM: Simulating Shared-Memory Multiprocessors with ILP Processors,</a> 
                  C. J. Hughes, V. S. Pai, P. Ranganathan, and S. V. Adve, <i>IEEE 
                    Computer, </i>vol. 35, no. 2, special issue on high performance 
                  simulators, February 2002, 40-49. <br />&nbsp; </li>
                <li class="style12">
                  <a href="http://www.cs.uiuc.edu/~sadve/Publications/computer02.gei.pdf">Performance Simulation Tools, 
                  </a>S. S. Mukherjee, S. V. Adve, T. 
                  Austin, J. Emer, and P. S. Magnusson, <i>IEEE Computer</i>, vol. 29, 
                  no. 12, guest editors' introduction to the special issue on high 
                  performance simulators, February 2002, 38-39. <br />&nbsp; </li>
                <li class="style12">
                  <a href="http://www.cs.uiuc.edu/~sadve/Publications/micro34.pdf">Saving Energy with Architectural and Frequency Adaptations for 
                    Multimedia Applications,</a> C. J. Hughes, J. Srinivasan, and S. V. 
                  Adve, <i>Proceedings of the 34th International Symposium on 
                    Microarchitecture (MICRO-34)</i>, December 2001, 250-261.
                  <a href="http://www.cs.uiuc.edu/~sadve/Publications/micro34-supplement.ps">Click here for supplemental data.</a><br style="clear:both" />
                </li>
                <li class="style12" style="margin-bottom: 12pt;">
                  <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/nsf-workshop-2001.pdf">Position Paper for NSF Workshop on Computer Performance Evaluation,</a> 
                  S. V. Adve, December 2001. </li>
                <li class="style12" style="margin-bottom: 12pt;">
                  <a href="http://www.cs.uiuc.edu/~sadve/Publications/pact01.ps">Comparing and Combining Read Miss Clustering and Software 
                    Prefetching,</a> V. 
                  <st1:place w:st="on">S. Pai</st1:place> and S. V. Adve, <i>Proceedings 
                    of the International Symposium on Parallel Architectures and 
                    Compilation Techniques</i>, September 2001, 292-303.</li>
                <li class="style12" style="margin-bottom: 12pt;">
                  <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca01.ps">Variability in the Execution of Multimedia Applications and 
                    Implications for Architecture</a>, C. J. Hughes, P. Kaul, S. V. 
                  Adve, R. Jain, C. Park, and J. Srinivasan, <i>Proceedings of the 
                    28th International Symposium on Computer Architecture</i>, June 
                  2001, 254-265.</li>
                <li class="style12" style="margin-bottom: 12pt;">
                  <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca00.pdf">Reconfigurable Caches and their Application to Media Processing</a>, 
                  P. Ranganathan, S. V.Adve, and N. P. Jouppi, <i>Proceedings of the 
                    27th International Symposium on Computer Architecture</i>, June 
                  2000, 214-224.</li>
                <li class="style12" style="margin-bottom: 12pt;">
                  <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/jilp00.ps">Code 
                    Transformations to Improve Memory Parallelism </a>, V. S. Pai and S. 
                  V. Adve, <i>The Journal of Instruction Level Parallelism, special 
                    issue on the best papers from MICRO-32,</i> vol. 2, May 2000 
                  (http://www.jilp.org/vol2). A
                  <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/micro99.ps">shorter version 
                  </a>of this paper appeared in the <i>Proceedings of 
                    the 32nd International Symposium on Microarchitecture (MICRO-32),</i> 
                  November 1999, 147-155. <!--Voted the best student presentation at MICRO-32.-->
                </li>
                <li class="style12" style="margin-bottom: 12pt;">
                  <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca99.pdf">Performance of Image and Video Processing with General-Purpose 
                    Processors and Media ISA Extensions </a>, P. Ranganathan, S. V. 
                  Adve, and N. P. Jouppi, <i>Proceedings of the 26th International 
                    Symposium on Computer Architecture</i>, May 1999, 124-135.</li>
                <li class="style12" style="margin-bottom: 12pt;">
                  <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/hpca99.ps">Improving the Accuracy vs. Speed Tradeoff for Simulating 
                    Shared-Memory Multiprocessors with ILP Processors</a>, M. 
                  Durbhakula, V. S. Pai, and S. V. Adve, <i>Proceedings of the 3rd 
                    International Symposium on High-Performance Computer Architecture</i>, 
                  January 1999, 23-32. An
                  <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/hpca99.tr.ps">extended version 
                  </a>with some additional data appears as Technical 
                  Report #9802, Department of Electrical and Computer Engineering, 
                  <st1:place w:st="on">
                    <st1:placename w:st="on">Rice</st1:placename>
                    <st1:placetype w:st="on">University</st1:placetype></st1:place>, April 
                  1998, revised December 1998.</li>
                <li class="style12" style="margin-bottom: 12pt;">
                  <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/ieee_toc99.ps">The Impact of Exploiting Instruction-Level Parallelism on 
                    Shared-Memory Multiprocessors </a>, V. S. Pai, P. Ranganathan, H. 
                  Abdel-Shafi, and S. V. Adve, <i>IEEE Transactions on Computers, 
                    special issue on caches</i>, vol. 48, no. 2, February 1999, 218-226.</li>
                <li class="style12" style="margin-bottom: 12pt;">
                  <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/ieee_proc99.ps">Recent Advances in Memory Consistency Models for Hardware 
                    Shared-Memory Systems, </a>, S. V. Adve, V. S. Pai, and P. 
                  Ranganathan, <i>Proceedings of the IEEE, special issue on 
                    distributed shared-memory</i>, vol. 87, no. 3, March 1999, 445-455.
                </li>
                <li class="style12" style="margin-bottom: 12pt;">
                  <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/asplos98.ps">Performance of Database Workloads on Shared-Memory Systems with 
                    Out-of-Order Processors,</a> P. Ranganathan, K. Gharachorloo, S. V. 
                  Adve, and L. A. Barroso, <i>Proceedings of the 8th International 
                    Conference on Architectural Support for Programming Languages and 
                    Operating Systems,</i>October 1998, 307-318. </li>
                <li class="style12" style="margin-bottom: 12pt;">
                  <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca98.ps">Analytic Evaluation of Shared-Memory Systems with ILP Processors 
                  </a>, D. J. Sorin, V. S. Pai, S. V. Adve, M. K. Vernon, and D. A. Wood,
                  <i>Proceedings of the 25th International Symposium on Computer 
                    Architecture</i>, June 1998, 380-391.</li>
                <li class="style12" style="margin-bottom: 12pt;">
                  <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca98_tr.ps">A 
                    Customized MVA Model for ILP Multiprocessors </a>, D. J. Sorin, M. 
                  K. Vernon, V. S. Pai, S. V. Adve, and D. A. Wood, Technical Report 
                  #1369, Computer Sciences Department, University of Wisconsin -- 
                  Madison, April 1998. Also available as Technical Report #9803, 
                  Department of Electrical and Computer Engineering, 
                  <st1:place w:st="on">
                    <st1:placename w:st="on">Rice</st1:placename>
                    <st1:placetype w:st="on">University</st1:placetype></st1:place>. 
                  (Provides details of the model discussed in the ISCA'98 paper 
                  above.) </li>
                <li class="style12" style="margin-bottom: 12pt;">
                  <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/models_framework.ps">Using Information From the Programmer to Implement System 
                    Optimizations Without Violating Sequential Consistency</a>, S.V. 
                  Adve, Provisionally accepted for the <i>Journal of Parallel and 
                    Distributed Computing (JPDC).</i> Available as Rice University ECE 
                  Technical Report 9603, March 1996, revised June 1998.&nbsp; </li>
                <li class="style12" style="margin-bottom: 12pt;">
                  <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca90_retro.ps">A Retrospective on &quot;Weak Ordering -- A New Definition&quot;,</a> S. V. 
                  Adve and M. D. Hill, 25 Years of the International Symposia on 
                  Computer Architecture - Selected Papers (Gurindar S. Sohi, editor), 
                  ACM Press, 1998. </li>
                <li class="style12" style="margin-bottom: 12pt;">
                  <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/hicss.ps">Changing Interaction of Compiler and Architecture 
                  </a>, S.V. Adve, 
                  D.C. Burger, R. Eigenmann, A. Rawsthorne, M.D. Smith, C.H. Gebotys, 
                  M.T. Kandemir, D.J. Lilja, A.N. Choudhary, J.Z. Fang, and P.-C. Yew,
                  <i>IEEE Computer</i>, <strong>30</strong> (12), December 1997, 
                  51-58.</li>
                <li class="style12" style="margin-bottom: 12pt;">
                  <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/rsim_manual.ps">RSIM Reference Manual Version 1.0 
                  </a>, Vijay S. Pai, Parthasarathy 
                  Ranganathan, and Sarita V. Adve, Technical Report 9705, Department 
                  of Electrical and Computer Engineering, Rice University, August 
                  1997. </li>
                <li class="style12" style="margin-bottom: 12pt;">
                  <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/spaa97.ps">Using Speculative Retirement and Larger Instruction Windows to 
                    Narrow the Performance Gap between Memory Consistency Models </a>, 
                  Parthasarathy Ranganathan, Vijay S. Pai, and Sarita V. Adve, <i>Proceedings of the 9th Annual ACM Symposium on Parallel Algorithms 
                    and Architectures</i>, June 1997, 199-210. (<a href="http://rsim.cs.uiuc.edu/Pubs/p199-ranganathan.pdf">pdf</a>)</li>
                <li class="style12" style="margin-bottom: 12pt;">
                  <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/tcca1097.ps">RSIM: An Execution-Driven Simulator for ILP-Based Shared-Memory 
                    Multiprocessors and Uniprocessors</a>, Vijay S. Pai, Parthasarathy 
                  Ranganathan, and Sarita V. Adve, <i>IEEE Technical Committee on 
                    Computer Architecture newsletter, Fall 1997.</i> An earlier version 
                  of this paper appeared in the Proceedings of the 3rd Workshop on 
                  Computer Architecture Education (held in conjunction with the 3rd 
                  International Symposium on High Performance Computer Architecture), 
                  February 1997.</li>
                <li class="style12" style="margin-bottom: 12pt;">
                  <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca97.ps">The 
                    Interaction of Software Prefetching with ILP Processors in 
                    Shared-Memory Systems</a>, Parthasarathy Ranganathan, Vijay S. Pai, 
                  Hazim Abdel-Shafi, and Sarita V. Adve, <i>Proceedings of the 24th 
                    International Symposium on Computer Architecture</i>, June 1997, 
                  144-156. </li>
                <li class="style12" style="margin-bottom: 12pt;">
                  <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/hpca3_remote_writes.ps">An Evaluation of Fine-Grain Producer-Initiated Communication in 
                    Cache-Coherent Multiprocessors</a>, Hazim Abdel-Shafi, Jonathan 
                  Hall, Sarita V. Adve, and Vikram S. Adve, <i>Proceedings of the 3rd 
                    International Symposium on High-Performance Computer Architecture</i>, 
                  February 1997, 204-215. </li>
                <li class="style12" style="margin-bottom: 12pt;">
                  <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/hpca3_ilp.ps">The Impact of Instruction-Level Parallelism on Multiprocessor 
                    Performance and Simulation Methodolgy</a>, Vijay S. Pai, 
                  Parthasarathy Ranganathan, and Sarita V. Adve, <i>Proceedings of the 
                    3rd International Symposium on High Performance Computer 
                    Architecture</i>, February 1997, 72-83.</li>
                <li class="style12" style="margin-bottom: 12pt;">
                  <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/computer96.pdf">Shared Memory Consistency Models: A Tutorial</a>, S.V. Adve and K. 
                  Gharachorloo, <i>IEEE Computer</i>, December 1996, 66-76. </li>
                <li class="style12" style="margin-bottom: 12pt;">
                  <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/asplos96.ps">An 
                    Evaluation of Memory Consistency Models for Shared-Memory Systems 
                    with ILP Processors</a>, Vijay S. Pai, Parthasarathy Ranganathan, 
                  Sarita V. Adve, and Tracy Harton, <i>Proceedings of the 7th 
                    International Conference on Architectural Support for Programming 
                    Languages and Operating Systems (ASPLOS-VII),</i> October 1996, 
                  12-23. </li>
                <li class="style12" style="margin-bottom: 12pt;">
                  <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/hpca2.ps">A 
                    Comparison of Entry Consistency and Lazy Release Consistency 
                    Implementations</a>, S.V. Adve, A.L. Cox, S. Dwarkadas, R. Rajamony, 
                  and W. Zwaenepoel, <i>Proceedings of the 2nd International Symposium 
                    on High Performance Computer Architecture,</i> February 1996, 26-37.
                </li>
                <li class="style12" style="margin-bottom: 12pt;">
                  <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca_workshop_94.ps">Replacing Locks by Higher-Level Primitives</a>, S.V. Adve, A.L. Cox, 
                  S. Dwarkadas, and W. Zwaenepoel, Technical Report #TR94-237, 
                  Department of Computer Science, Rice University, 1994. Presented at 
                  the <i>Fourth Workshop on Scalable Shared-Memory Multiprocessors,</i>
                  <st1:place w:st="on">
                    <st1:city w:st="on">Chicago</st1:city></st1:place>, May 1994. </li>
                <li class="style12" style="margin-bottom: 12pt;">
                  <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/thesis.pdf">Designing Memory Consistency Models for Shared-Memory 
                    Multiprocessors</a>, S. V. Adve, Ph.D. Thesis, Available as Computer 
                  Sciences Technical Report #1198, 
                  <st1:placetype w:st="on">University</st1:placetype> of 
                  <st1:placename w:st="on">Wisconsin</st1:placename>, 
                  <st1:place w:st="on">
                    <st1:city w:st="on">Madison</st1:city></st1:place>, December 1993. 
                </li>
                <li class="style12" style="margin-bottom: 12pt;">
                  <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/spec_tr.ps">Specifying System Requirements for Memory Consistency Models</a>, K. 
                  Gharachorloo, S.V. Adve, A. Gupta, J.L. Hennessy, and M.D. Hill, 
                  Technical Report #CSL-TR-93-594, 
                  <st1:place w:st="on">
                    <st1:placename w:st="on">Stanford</st1:placename>
                    <st1:placetype w:st="on">University</st1:placetype></st1:place>, 
                  December 1993. Also available as Computer Sciences Technical Report 
                  #1199, 
                  <st1:placetype w:st="on">University</st1:placetype> of 
                  <st1:placename w:st="on">Wisconsin</st1:placename>, 
                  <st1:place w:st="on">
                    <st1:city w:st="on">Madison</st1:city></st1:place>, December 1993. 
                </li>
                <li class="style12" style="margin-bottom: 12pt;">
                  <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/plpc_tr.ps">Sufficient System Requirements for Supporting the PLpc Memory Model</a>, 
                  S.V. Adve, K. Gharachorloo, A. Gupta, J.L. Hennessy, and M.D. Hill, 
                  Computer Sciences Technical Report #1200, University of Wisconsin, 
                  Madison, December 1993. Also available as Technical Report 
                  #CSL-TR-93-595, 
                  <st1:place w:st="on">
                    <st1:placename w:st="on">Stanford</st1:placename>
                    <st1:placetype w:st="on">University</st1:placetype></st1:place>, 
                  December 1993. </li>
                <li class="style12" style="margin-bottom: 12pt;">
                  <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/tpds93.ps">A 
                    Unified Formalization of Four Shared-Memory Models</a>, S.V. Adve 
                  and M.D. Hill, <i>IEEE Transactions on Parallel and Distributed 
                    Systems 4, 6</i> (June 1993), 613-624. </li>
                <li class="style12" style="margin-bottom: 12pt;">
                  <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/drf1_tr.ps">Sufficient Conditions for Implementing the Data-Race-Free-1 Memory 
                    Model</a>, S.V. Adve and M.D. Hill, Computer Sciences Technical 
                  Report #1107, University of Wisconsin, Madison, September 1992.</li>
                <li class="style12" style="margin-bottom: 12pt;">
                  <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/jpdc92.ps">Programming for Different Memory Consistency Models</a>, K. 
                  Gharachorloo, S.V. Adve, A. Gupta, J.L. Hennessy, and M.D. Hill, <i>Journal of Parallel and Distributed Computing,</i> August 1992, 
                  399-407. </li>
                <li class="style12" style="margin-bottom: 12pt;">
                  <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca91.coherence.ps">Comparison of Hardware and Software Cache Coherence Schemes</a>, 
                  S.V. Adve, V.S. Adve, M.D. Hill, and M.K. Vernon, <i>Proceedings of 
                    the 18th Annual International Symposium on Computer Architecture</i>, 
                  May 1991, 298-308. Also appears in <i>The Cache-Coherence Problem in 
                    Shared-Memory Multiprocessors: Hardware Solutions,</i> edited by 
                  Milo Tomasevic and Veljko Milutinovic, IEEE Computer Society Press, 
                  1993. An
                  <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca91.coherence.tr.ps">extended version 
                  </a>appears in Computer Sciences Technical Report 
                  #1012, 
                  <st1:place w:st="on">
                    <st1:placetype w:st="on">University</st1:placetype> of 
                    <st1:placename w:st="on">Wisconsin</st1:placename></st1:place>, Madison, 
                  March 1991. </li>
                <li class="style12" style="margin-bottom: 12pt;">
                  <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca91.dataraces.ps">Detecting Data Races on Weak Memory Systems</a>, S.V. Adve, M.D. 
                  Hill, B.P. Miller, and R.H.B. Netzer, <i>Proceedings of the 18th 
                    Annual International Symposium on Computer Architecture,</i> May 
                  1991, 234-243. </li>
                <li class="style12" style="margin-bottom: 12pt;">
                  <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca90.ps">Weak 
                    Ordering - A New Definition</a>, S.V. Adve and M.D. Hill, <i>Proceedings of the 17th Annual International Symposium on Computer 
                    Architecture,</i> May 1990, 2-14. </li>
                <li class="style12" style="margin-bottom: 12pt;">
                  <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/icpp90.ps">Implementing Sequential Consistency in Cache-Based Systems</a>, S.V. 
                  Adve and M.D. Hill, <i>Proceedings of the 1990 International 
                    Conference on Parallel Processing,</i> August 1990, I47-I50. </li>
                </ul>
                <p class="style16">&nbsp;</p>
                <p class="style16"><a name="talks"></a>Talks</p>
                <p class="style14"><a href="#top">Top</a></p>
                
                <ul type="disc">
                  <li class="style12" style="margin-bottom: 12pt;">
                    <a href="http://rsim.cs.uiuc.edu/Talks/15-rakesh-hipeac.pptx">
                    Revisiting the Complexity of Hardware Cache Coherence and Some Implications</a>, High Performance and Embedded Architecture and Compilation, January 2015.
                  </li>
                  <li class="style12" style="margin-bottom: 12pt;">
                    <a href="http://rsim.cs.uiuc.edu/Talks/15-pradeep-hipeac.pptx">
                    Hardware Fault Recovery for I/O Intensive Applications</a>, High Performance and Embedded Architecture and Compilation, January 2015.
                  </li>
                  <li class="style12" style="margin-bottom: 12pt;">
                    GangES: Gang Error Simulation for Hardware Resiliency Evaluation, in the Proceedings of the International Symposium on Computer Architecture (ISCA), June 2014.
                  </li>
                  <li class="style12" style="margin-bottom: 12pt;">
                    <a href="http://rsim.cs.uiuc.edu/Talks/14-wisconsin.pptx">
                    DeNovo: A Software Driven Rethinking of the Memory Hierarchy</a>, University of Wisconsin-Madison, February 2014.
                  </li>
                  <li class="style12" style="margin-bottom: 12pt;">
                    Addressing the Hardware Challenges of Tightly Coupled Heterogeneous Architectures,
                    at Qualcomm Research, September 2013.
                  </li>
                  <li class="style12" style="margin-bottom: 12pt;">
                    Addressing the Hardware Challenges of Tightly Coupled Heterogeneous Architectures,
                    at Qualcomm Research, May 2013.
                  </li>
                  <li class="style12" style="margin-bottom: 12pt;">
                    <a href="http://rsim.cs.uiuc.edu/Talks/13-denovond-asplos.pptx">
                      DeNovoND: Efficient Hardware Support for Disciplined Non-Determinism</a>
                    in ASPLOS 2013, March 2013.
                  </li>
                  <li class="style12" style="margin-bottom: 12pt;">
                    <a href="http://rsim.cs.uiuc.edu/Talks/13-wodet.pptx">
                    The Imperative of Disciplined Parallelism: A Hardware Architect's Perspective</a>. 
                    Keynote at the 4th Workshop on Determinism and Correctness in Parallel Programming (WoDet), held with ASPLOS'13, March 2013.
                  </li>
                  <li class="style12" style="margin-bottom: 12pt;">
                    Rethinking Parallel Languages and Hardware. 
                    Distinguished lecture series at the University of Toronto, March 2013.
                  </li>
                  <li class="style12" style="margin-bottom: 12pt;">
                    DeNovo: A Software-Driven Rethinking of the Memory Hierarchy.  
                    At ASPLOS PC symposium, University of California at Berkeley, October 2012.
                  </li>
                  <li class="style12" style="margin-bottom: 12pt;">
                    SWAT: SoftWare Anomaly Treatment. 
                    At DOE (ICiS) sponsored workshop titled "Addressing Failures in Exascale Computing," August 2012.
                  </li>
                  <li class="style12" style="margin-bottom: 12pt;">
                    Hardware-Level Reliability Does Not Matter in the Data Centre. 
                    Panelist at Workshop on Silicon Errors in Logic - System Effects (SELSE), March 2012.
                  </li>
                  <li class="style12" style="margin-bottom: 12pt;">
                    <a href="http://www.youtube.com/watch?v=9hbJ8_9oZs0">Acceptance speech</a> at the Anita Borg Institute Women of Vision awards ceremony, May 2012.
                  </li>
                  <li class="style12" style="margin-bottom: 12pt;">
                    <a href="http://rsim.cs.uiuc.edu/Talks/11-denovo-pact.pptx">
                      DeNovo: Rethinking the Multicore Memory Hierarchy for Disciplined Parallelism</a>
                    in the best paper session of PACT 2011, October 2011.
                  </li> 
                  <li class="style12" style="margin-bottom: 12pt;">
                    <a href="http://rsim.cs.uiuc.edu/Talks/11-ics-keynote.pdf">Rethinking 
                      Shared-Memory Languages and Hardware</a>, keynote at ICS, June 2011. 
                    Here is a <a href="http://www.youtube.com/watch?v=Xy5_LOPBbOI">video</a> 
                    of a similar talk given at the Triangle distinguished lecture 
                    series, Duke University, April 2011. 
                  </li>
                  <li class="style12" style="margin-bottom: 12pt;">
                    <a href="http://rsim.cs.uiuc.edu/Talks/10-denovo-upcrc-seminar.pptx">
                      DeNovo: Rethinking the Multicore Memory Hierarchy for Disciplined Parallelism</a>
                    in the "UPCRC Seminar", sponsored by Intel and Microsoft, December 2010.
                  </li>
                  <li class="style12" style="margin-bottom: 12pt;">
                    <a href="http://rsim.cs.uiuc.edu/Talks/10-pradeep-gsrc-eseminar.pdf">
                      SWAT: A Complete Solution for In-Core Fault Resiliency
                    </a>
                    in "GSRC eSeminar series", October 2010.
                  </li>
                  <li class="style12" style="margin-bottom: 12pt;">
                    <a href="http://rsim.cs.uiuc.edu/Talks/10-pldi-adve-boehm-tutorial.pdf">
                      Semantics of Shared Variables and Synchronization a.k.a. Memory 
                      Models </a>, tutorial by S. V. Adve and H.-J. Boehm at PLDI, June 
                    2010. 
                  </li>
                  <li class="style12" style="margin-bottom: 12pt;">
                    <a href="http://rsim.cs.uiuc.edu/Talks/10-denovo-upcrc-summit.pptx">DeNovo: Rethinking Hardware for Disciplined Parallelism</a>
                    in the "UPCRC Illinois Summit", sponsored by Intel and Microsoft, March 2010.
                  </li>
                  <li class="style12" style="margin-bottom: 12pt;">
                    <a href="http://rsim.cs.uiuc.edu/Talks/10-acar.pptx">Rethinking Hardware and Software for Disciplined Parallelism</a>, 
                    in the "Advancing Computer Architecture Research" workshop sponsored by CRA/CCC, 
                    Feb 2010.
                  </li>
                  <li class="style12" style="margin-bottom: 12pt;">
                    <a href="http://rsim.cs.uiuc.edu/Talks/10-MI-denovo.pptx">Memory Models: A Case for 
                      Rethinking Parallel Languages and Hardware</a>, 
                    a distinguished lecture by Sarita Adve at the University of Michigan, Feb 2010. 
                  </li>
                  <li class="style12" style="margin-bottom: 12pt;">
                    <a href="http://rsim.cs.uiuc.edu/Talks/10-MI-swat.pptx">SWAT: Designing Resilient Hardware by
                      Treating Software Anomalies</a>, 
                    an invited talk by Sarita Adve at the University of Michigan, Feb 2010. 
                    Versions of this talk have been given at various places, including Wisconsin, Intel, and various GSRC meetings.
                  </li>
                  <li class="style12" style="margin-bottom: 12pt;">
                    <a href="http://rsim.cs.uiuc.edu/Talks/09-podc-spaa-memory-models.ppt">Memory Models: A Case for 
                      Rethinking Parallel Languages and Hardware</a>, 
                    keynote talk at a plenary session of PODC and SPAA, Aug 2009.
                  </li>
                </ul>
                <p>
                  &nbsp;
                </p>
                
                <p class="style16">Ph.<a name="phd"></a>D. Theses</p>
                <p class="style14"><a href="#top">Top</a></p>
                
                <ul type="disc">
                  <li class="style12" style="margin-bottom: 12pt;">
                    <a href="http://rsim.cs.uiuc.edu/Pubs/Komuravelli_Rakesh_PhDThesis.pdf"> 
                      Exploiting Software Information for an Efficient Memory Hierarchy</a>, 
                    Rakesh Komuravelli, 2014. &nbsp; </li>
                  <li class="style12" style="margin-bottom: 12pt;">
                    <a href="http://rsim.cs.uiuc.edu/Pubs/Siva_Kumar_Hari-thesis.pdf"> 
                      Preserving Application Reliability on Unreliable Hardware</a>, 
                    Siva Kumar Sastry Hari, 2013. &nbsp; </li>
                  <li class="style12" style="margin-bottom: 12pt;">
                    <a href="http://rsim.cs.uiuc.edu/Pubs/pradeep-ramachandran-thesis.pdf"> 
                      Detecting and Recovering from In-core Hardware Faults through Software 
                      Anomaly Treatment</a>, 
                    Pradeep Ramachandran, 2011. &nbsp; </li>
                  <li class="style12" style="margin-bottom: 12pt;">
                    <a href="http://rsim.cs.uiuc.edu/Pubs/alex-li-thesis.pdf">SWAT: 
                      Designing Resilient Hardware by Treating Software Anomalies</a>, 
                    Man-Lap (Alex) Li, 2009. &nbsp; </li>
                  <li class="style12" style="margin-bottom: 12pt;">
                    <a href="http://rsim.cs.uiuc.edu/Pubs/jerry-li-phd-thesis.pdf">Soft 
                      Error Modeling And Analysis for Microprocessors</a>, Xiaodong 
                    (Jerry) Li, 2008. &nbsp; </li>
                  <li class="style12" style="margin-bottom: 12pt;">
                    <a href="http://rsim.cs.uiuc.edu/Pubs/srinivsn-phd-thesis.pdf">
                      Lifetime Reliability Aware Microprocessors </a>, Jayanth Srinivasan, 
                    2006. &nbsp; </li>
                  <li class="style12" style="margin-bottom: 12pt;">
                    <a href="http://rsim.cs.uiuc.edu/Pubs/sasanka-phd-thesis.pdf">ALP: 
                      Energy Efficient Support for All Levels of Parallelism for Complex 
                      Media Applications</a>, Ruchira Sasanka, 2005. &nbsp; </li>
                  <li class="style12" style="margin-bottom: 12pt;">General-Purpose 
                    Processors for Multimedia Applications: Predictability and Energy 
                    Efficiency, Christopher Hughes, 2003. &nbsp; </li>
                  <li class="style12" style="margin-bottom: 12pt;">
                    <a href="http://rsim.cs.uiuc.edu/Pubs/phdthesis-pai.pdf">
                      Exploiting Instruction-Level Parallelism for Memory System 
                      Performance</a>, Vijay Pai, 2000 &nbsp; </li>
                  <li class="style12" style="margin-bottom: 12pt;">
                    <a href="http://rsim.cs.illinois.edu/Pubs/2000_PhdThesis_ParthaRanganathan.pdf">
                      General-Purpose Architectures for Media Processing and Database 
                      Workloads</a>, Parthasarathy Ranganthan, 2000. &nbsp; </li>

                  <li class="style12" style="margin-bottom: 12pt;">
                    <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/thesis.pdf">
                      Designing Memory Consistency Models for Shared-Memory 
                      Multiprocessors</a>, Sarita V. Adve, Available as Computer 
                    Sciences Technical Report #1198, University of Wisconsin, 
                    Madison, December 1993. 
                  </li>

                </ul>
                <p class="style16">&nbsp;</p>
                <p class="style16">M.S<a name="ms"></a>. Theses </p>
                <p class="style14"><a href="#top">Top</a></p>
                
                <ul type="disc">
                  <li class="style12" style="margin-bottom: 12pt;">
                    <a href="http://rsim.cs.uiuc.edu/Pubs/smolinski.ms.thesis.pdf">
                      Eliminating On-Chip Traffic Waste: Are We There Yet?</a>,
                    Robert Smolinski, 2013 &nbsp;
                  </li>
                  <li class="style12" style="margin-bottom: 12pt;">
                    <a href="http://rsim.cs.uiuc.edu/Pubs/komuravelli.ms.thesis.pdf">
                      Verification and Performance of the DeNovo Cache Coherence Protocol</a>,
                    Rakesh Komuravelli, 2010 &nbsp;
                  </li>
                  <li class="style12" style="margin-bottom: 12pt;">
                    <a href="http://rsim.cs.uiuc.edu/Pubs/hari.ms.thesis.pdf">Low-cost 
                      Hardware Fault Detection and Diagnosis for Multicore Systems Running 
                      Multithreaded Workloads</a>, Siva Kumar Sastry Hari, 2009 &nbsp;
                  </li>
                  <li class="style12" style="margin-bottom: 12pt;">
                    <a href="http://rsim.cs.uiuc.edu/Pubs/Ramachandran.ms.thesis.pdf">
                      Limitations of the MTTF metric for architecture-level lifetime 
                      reliability analysis</a>, Pradeep Ramachandran, 2007 &nbsp;
                  </li>
                  <li class="style12" style="margin-bottom: 12pt;">
                    <a href="http://rsim.cs.uiuc.edu/Pubs/li.ms.thesis.pdf">Data-Level 
                      and Thread-Level Parallelism in Emerging Multimedia Applications</a>, 
                    Man-Lap (Alex) Li, 2005 &nbsp;
                  </li>
                  <li class="style12" style="margin-bottom: 12pt;">
                    <a href="http://rsim.cs.uiuc.edu/Pubs/vardhan.ms.thesis.pdf">
                      Integrated Global and Per-Application Cross-Layer Adaptations for 
                      Saving Energy</a>, Vibhore Vardhan, 2004 &nbsp;
                  </li>
                  <li class="style12" style="margin-bottom: 12pt;">
                    <a href="http://rsim.cs.uiuc.edu/Pubs/gupta.ms.thesis.pdf">Joint 
                      Processor-Memory Adaptation for Energy for General-Purpose 
                      Applications</a>, Ritu Gupta, 2004 &nbsp;
                  </li>
                  <li class="style12" style="margin-bottom: 12pt;">
                    <a href="http://rsim.cs.uiuc.edu/Pubs/srinivsn-ms-thesis.pdf">
                      Architectural Adaptation for Thermal Control</a>, Jayanth 
                    Srinivasan, 2002 &nbsp;
                  </li>
                  <li class="style12" style="margin-bottom: 12pt;">
                    <a href="http://rsim.cs.uiuc.edu/Pubs/ruchira_ms.pdf">Combining 
                      Intra-Frame with Inter-Frame Hardware Adaptations to Save Energy</a>, 
                    Ruchira Sasanka, 2002 &nbsp;
                  </li>
                  <li class="style12" style="margin-bottom: 12pt;">
                    <a href="http://rsim.cs.uiuc.edu/Pubs/rohit-jain.ms.ps">Soft 
                      Real-Time Scheduling on a Simultaneous Multithreaded Processor</a>, 
                    Rohit Jain, 2002 &nbsp;
                  </li>
                  <li class="style12" style="margin-bottom: 12pt;">
                    <a href="http://rsim.cs.uiuc.edu/Pubs/pkaulmsthesis.pdf">Variability 
                      in the Execution of Multimedia Applications and Implications for 
                      Architecture</a>, Praful Kaul, 2002 &nbsp;
                  </li>
                  <li class="style12" style="margin-bottom: 12pt;">
                    <a href="http://rsim.cs.uiuc.edu/Pubs/chris_hughes_ms.pdf">
                      Prefetching Linked Data Structures in Systems with Merged DRAM-Logic</a>, 
                    Chris J. Hughes, 2002 &nbsp;
                  </li>
                  <li class="style12" style="margin-bottom: 12pt;">
                    <a href="http://rsim.cs.uiuc.edu/Pubs/murthy_ms.ps">Improving the 
                      Speed vs. Accuracy Tradeoff for Simulating Shared-Memory 
                      Multiprocessors with ILP Processors</a>, S. Murthy Durbhakula, 1998 
                    &nbsp;
                  </li>
                  <li class="style12" style="margin-bottom: 12pt;">
                    <a href="http://rsim.cs.uiuc.edu/Pubs/hazim_ms.ps">Fine-Grain 
                      Producer-Initiated Communication in Cache-Coherent Multiprocessors</a>, 
                    Hazim Abdel-Shafi, 1997 &nbsp;
                  </li>
                  <li class="style12" style="margin-bottom: 12pt;">
                    <a href="http://rsim.cs.uiuc.edu/Pubs/vijay_ms.ps">The Impact of 
                      Instruction-Level Parallelism on Multiprocessor Performance and 
                      Simulation Methodology</a>, Vijay Pai, 1997 &nbsp;
                  </li>
                  <li class="style12" style="margin-bottom: 12pt;">
                    <a href="http://rsim.cs.uiuc.edu/Pubs/partha_ms.ps">An Evaluation of 
                      Memory Consistency Models for Shared-Memory Systems with ILP 
                      Processors</a>, Parthasarathy Ranganathan, 1997 &nbsp;
                  </li>
                </ul>
              </td>
            </tr>
          <tr>
            <td class="body_content" style="font-size: small; text-align: center;" valign="top">
              &nbsp;</td>
          </tr>
        </table></td>
      <td class="shadow_right">&nbsp;</td>
      </tr>
    <tr>
      <td class="shadow_left">&nbsp;</td>
      <td class="middle_spacer"><div class="bottom_content"></div></td>
      <td class="shadow_right">&nbsp;</td>
    </tr>
    <tr>
      <td class="shadow_left">&nbsp;</td>
      <td class="bottom_link_container">
        <p>
        </p>
        <p>
          <!-- All Right Reserved &copy; 2006 by bprizze<br /> -->
          <!-- http://heartlessg.4uhost.info Web Master -->
        </p>
        <p/>
      </td>
      <td class="shadow_right">&nbsp;</td>
    </tr>
    </table>
  </body>
</html>
@


1.77
log
@ispass
@
text
@d979 8
@


1.76
log
@space
@
text
@d178 7
a184 1

@


1.75
log
@link to Rakesh's taco paper
@
text
@d181 1
a181 1
                      Revisiting the Complexity of Hardware Cache Coherence and Some Implications </a>,
@


1.74
log
@For->for
@
text
@d180 1
a180 1
                      <a>
d183 1
a183 1
                      To appear in <i>ACM Transactions on Architecture and Code Optimization (TACO)</i>, 
@


1.73
log
@rakesh thesis phd.
@
text
@d1081 1
a1081 1
                      Exploiting Software Information For an Efficient Memory Hierarchy</a>, 
@


1.72
log
@Updated link for Pradeep's TACO paper.
@
text
@d1080 4
@


1.71
log
@Updated news with recent events and added link/fixed month for Pradeep's TACO paper.
@
text
@d188 1
a188 1
                      <a href="http://dl.acm.org/citation.cfm?id=2658949">
@


1.70
log
@added two TACO papers
@
text
@d183 1
a183 1
                      To appear in <i>ACM Transactions on Architecture and Code Optimization (TACO), </i>
d188 2
a189 2
                      <a>
                      Hardware Fault Recovery for I/O Intensive Applications </a>,
d191 2
a192 2
                      To appear in <i>ACM Transactions on Architecture and Code Optimization (TACO), </i>
                      December 2014.
@


1.69
log
@*** empty log message ***
@
text
@d179 16
d205 1
a205 1
                  H. Sung, R. Komuravelli, and S. V. Adve. To appear in <i> IEEE
@


1.68
log
@Updated talks with Siva ISCA '14 talk.
@
text
@d207 17
d231 1
d233 1
@


1.67
log
@Updated talks with Sarita Wisconsin and WoDet slides
@
text
@d938 3
@


1.66
log
@*** empty log message ***
@
text
@d938 4
d955 2
a956 1
                    The Imperative of Disciplined Parallelism: A Hardware Architect's Perspective. 
@


1.65
log
@*** empty log message ***
@
text
@d206 1
d952 1
a952 1
                    Keynote at 4th Workshop on Determinism and Correctness in Parallel Programming (WoDet), held with ASPLOS'13, March 2013.
d956 1
a956 1
                    Distinguished lecture series at University of Toronto, March 2013.
@


1.64
log
@*** empty log message ***
@
text
@d178 9
d194 12
a212 8
                <li class="style12" style="">
                  <a href="http://rsim.cs.illinois.edu/Pubs/76372.pdf">
                    Addressing Failures in Exascale Computing</a>,
                  M. Snir, R. W. Wisniewski, J. A. Abraham, S. V. Adve, S. Bagchi, P. Balaji, J. Belak, P. Bose, F. Cappello, B. Carlson, A. A. Chien, P. Coteus, N. A. Debardeleben, P. Diniz, C. Engelmann, M. Erez, S. Fazzari, A. Geist, R. Gupta, F. Johnson, S. Krishnamoorthy, S. Leyffer, D. Liberty, S. Mitra, T. Munson, R. Schreiber, J. Stearley, E. V. Hensbergen.  
                  <i>Report on a Workshop organized by the DoE sponsored Institute for Computing Sciences, </i>
                  March 2013.
                  <br /> <br />
                </li>
@


1.63
log
@Removed 'to appear in' from all papers that have actually appeared in the conferences by now.
@
text
@d179 7
@


1.62
log
@Added Siva's PhD Thesis to publications page.
@
text
@d215 1
a215 1
                  to appear in the <i>Proceedings of the IEEE/IFIP International
a290 1
                  to appear in the
d376 1
a376 1
                  Sastry Hari, and Sarita V. Adve, to appear in the <i style="">Proceedings of the 15th International Symposium on High-Performance 
d390 2
a391 2
                  Kudva, Jeffrey Kellington, John Schumann and Pia Sanda, to appear in 
                  the <i style="">Proceedings of the International Conference on 
d398 1
a398 1
                  Vikram Adve, and Yuanyuan Zhou, to appear in the <i style="">Proceedings of the International Conference on Dependable Systems 
d405 1
a405 1
                  Adve, and Yuanyuan Zhou, to appear in the <i style="">Proceedings of 
d419 1
a419 1
                  to appear in the <i style="">Proceedings of the Conference on 
d426 1
a426 1
                  Jayanth Srinivasan to appear in <i>IEEE International Symposium on 
d432 1
a432 1
                  Adve, Vikram Adve, and Yuanyuan Zhou <i>, to appear in the Fourth 
d438 1
a438 1
                  Adve, Josep Torrellas, and Subhasish Mitra, <i>to appear in the 
d457 1
a457 1
                  Rivers, To appear in the <i>Proceedings of the International 
d485 1
a485 1
                  Jiang, Yuanyuan Zhou, and Sarita Adve. To appear in the Proceedings 
d499 1
a499 1
                  Debes. To appear in<i> the Proceedings of the IEEE International 
d524 2
a525 2
                    Multimedia Applications&quot;</a>, Jayanth Srinivasan and Sarita V. Adve,<i>
                  </i>To appear in the<i> Proceedings of the Fourth Annual Workshop on 
d538 1
a538 1
                  X. Li, S. V. Adve, P. Bose, and J. A. Rivers, To appear in the <i>Proceedings of the International Conference on Dependable Systems 
d640 1
a640 1
                  Sasanka, Christopher J. Hughes, and Sarita V. Adve, To appear in the
@


1.61
log
@Updated news, added talk at Qualcomm.
@
text
@d1017 4
@


1.60
log
@Added link to Siva's IEEE Micro paper.
@
text
@d919 4
@


1.59
log
@Added further publications and talks that were missing (from Sarita's CV).
@
text
@d179 1
a179 1
                  Relyzer: Application Resiliency Analyzer for Transient Faults, 
d182 1
a182 1
                  Conferences, May - June 2013. (One of eleven papers chosen.)
@


1.58
log
@Added some of Sarita's recent CACM (etc.) publications.
@
text
@d178 7
d330 2
a331 2
                  S. V. Adve and H.-J. Boehm, to appear in the <i>Communications of 
                    the ACM (CACM)</i>. <br /> &nbsp;
d562 2
a563 1
                  <br />&nbsp; </li>
d918 4
d925 24
a948 1
                  </li> 
@


1.57
log
@Fixed typo in Chris Hughes's MS Thesis entry.
@
text
@a173 1
                
d181 2
a182 2
                  Snir, M. ; Wisniewski, R. W. ; Abraham, J. A. ; Adve, S. V. ; Bagchi, S. ; Balaji, P. ; Belak, J. ; Bose, P. ; Cappello, F. ; Carlson, B. ; Chien, A. A. ; Coteus, P. ; Debardeleben, N. A. ; Diniz, P. ; Engelmann, C. ; Erez, M. ; Fazzari, S. ; Geist, A. ; Gupta, R. ; Johnson, F. ; Krishnamoorthy, S. ; Leyffer, S. ; Liberty, D. ; Mitra, S. ; Munson, T. ; Schreiber, R. ; Stearley, J. ; Hensbergen, E. V.,
                  <i>Report on a Workshop organized by the Institute for Computing Sciences, </i>
d213 7
a226 1
                
d236 14
d289 8
a296 1

d302 2
a303 2
                  <br />&nbsp;<br /> </li>

d309 2
a310 2
                  <br />&nbsp;<br /> </li>

d318 2
a319 2
                  <br />&nbsp;<br /> </li>
                
d324 2
a325 2
                    the ACM (CACM)</i>. <br /> &nbsp;</li>

d331 2
a332 2
                  2010. <br /> &nbsp;</li>

d338 2
a339 2
                    Microarchitecture (MICRO),</i> December 2009.  <br /> &nbsp;</li>

a347 1

d352 2
a353 2
                  Parallelism (HotPar), March 2009.<br />&nbsp;</li>

d364 2
a365 1
                  Real-Time Computing (PARC), 2005.)<br />&nbsp;</li>
@


1.56
log
@Added Hetero project as a selectable project from drop-down menu.
@
text
@d1001 2
a1002 1
                    Robert Smolinski, 2013 &nbsp; </li>
d1006 2
a1007 1
                    Rakesh Komuravelli, 2010 &nbsp; </li>
d1011 2
a1012 1
                      Multithreaded Workloads</a>, Siva Kumar Sastry Hari, 2009 &nbsp; </li>
d1016 2
a1017 1
                      reliability analysis</a>, Pradeep Ramachandran, 2007 &nbsp; </li>
d1021 2
a1022 1
                    Man-Lap (Alex) Li, 2005 &nbsp; </li>
d1026 2
a1027 1
                      Saving Energy</a>, Vibhore Vardhan, 2004 &nbsp; </li>
d1031 2
a1032 1
                      Applications</a>, Ritu Gupta, 2004 &nbsp; </li>
d1036 2
a1037 1
                    Srinivasan, 2002 &nbsp; </li>
d1041 2
a1042 1
                    Ruchira Sasanka, 2002 &nbsp; </li>
d1046 2
a1047 1
                    Rohit Jain, 2002 &nbsp; </li>
d1051 2
a1052 1
                      Architecture</a>, Praful Kaul, 2002 &nbsp; </li>
d1055 3
a1057 2
                      Prefetching Linked Data Structures in Sustems with Merged DRAM-Logic</a>, 
                    Chris J. Hughes, 2002 &nbsp; </li>
d1062 2
a1063 1
                    &nbsp; </li>
d1067 2
a1068 1
                    Hazim Abdel-Shafi, 1997 &nbsp; </li>
d1072 2
a1073 1
                      Simulation Methodology</a>, Vijay Pai, 1997 &nbsp; </li>
d1077 2
a1078 1
                      Processors</a>, Parthasarathy Ranganathan, 1997 &nbsp; </li>
@


1.55
log
@*** empty log message ***
@
text
@d70 4
a73 4
<table width="100%" border="0" cellspacing="0" cellpadding="0">
  <tr>
    <td class="shadow_left">&nbsp;</td>
    <td class="header_column">
d75 18
a92 5
      <tr>
        <td class="logo_area" style="font-size: x-large">
          <strong><a class="style9" href="index.html"><span class="style11">Sarita Adve's Research Group</span></a></strong></td>
        <th class="logo_area" rowspan="2">
          <img src="images_template1/bold50.gif" alt=""></img>
d94 12
a105 20
        <!-- <td width="300"> -->
        <!--   <form id="form1" name="form1" method="post" action=""> -->
                <!--    Search the website <br /> -->
        <!--     <input name="search_text" type="text" id="search_text" /> -->
        <!--     <input type="submit" name="Submit" value="Search" /> -->
        <!--   </form> -->
        <!-- </td> -->
      </tr>
      <tr>
        <th class="sub_logo_area">
          <a class="style9" href="http://illinois.edu"><span class="style10">University of Illinois at Urbana-Champaign
          </span></a>
        </th>
      </tr>
    </table></td>
    <td class="shadow_right">&nbsp;</td>
  </tr>
  <tr>
          <td class="horizontal_column">&nbsp;</td>
    <td >
d107 27
a133 11
        <tr>
          <td class="projects">
          <div class="navigation" style="font-size: medium"> <a href="projects.html" class="main_link">
                                  Projects</a></div>
                        <ol>
                                <li class="style8"> <a class="main_link" href="http://rsim.cs.uiuc.edu/swat"> SWAT  </a> </li>
                                <li class="style8"> <a class="main_link" href="http://rsim.cs.uiuc.edu/denovo"> DeNovo </a> </li>
                                <li class="style8"> <a class="main_link" href="http://dpj.cs.uiuc.edu/DPJ/Home.html"> DPJ </a> </li>
                                <li class="style8"> <a class="main_link" href="projects.html#matured"> Matured Projects </a> </li>
                        </ol>

d135 16
a150 25
          <!-- <td><div class="navigation"><a href="#" class="main_link">DeNovo Home</a></div></td> -->
          <td class="style4"><div class="navigation" style="font-size: medium"><a class="main_link" href="people.html">
                          People</a></div></td>
          <td><div class="navigation" style="font-size: medium"><a href="pubs.html" class="main_link">
                          Publications</a></div></td>
          <td><div class="navigation" style="font-size: medium"><a href="software.html" class="main_link">
                          Software</a></div></td>
          <td><div class="navigation" style="font-size: medium"><a href="funding.html" class="main_link">Funding</a></div></td>
          <td><div class="navigation" style="font-size: medium"><a href="news.html" class="main_link">News</a></div></td>
      </tr>
      </table>

    </td>
    <td class="horizontal_column">&nbsp;</td>
  </tr>
<!--   <tr> -->
<!--     <td class="shadow_left">&nbsp;</td> -->
<!--     <td class="below_header"> -->
<!-- A large part of the complexity and inefficiency in current hardware concurrency mechanisms arguably arises from a software-oblivious approach to hardware design. The DeNovo project seeks to rethink concurrent hardware from the ground up, given the assumption that most future software will use disciplined concurrency models for better dependability. -->
<!--     </td> -->
<!--     <td class="shadow_right">&nbsp;</td> -->
<!--   </tr> -->
  <tr>
    <td class="shadow_left">&nbsp;</td>
    <td class="main_content_box">
d152 22
a173 8
      <tr>
        <td class="body_content" style="font-size: small; text-align: center;" valign="top">
                <p class="style12"><b>
                <span style="font-size: 18pt; font-family: Arial;"><a name="top">Group Publications</a></span></b></p>
                <p class="style12"><b><a href="#main"> <span class="projects">Papers</span></a></b></p>
                <p class="style12"><b><a href="#talks"> <span class="projects">Talks</span></a></b></p>
                <p class="style12"><b><a href="#phd"><span class="projects">Ph.D. Theses</span></a></b></p>
                <p class="style12"><b><a href="#ms"><span class="projects">M.S. Theses</span></a></b></p>
d175 12
a186 1
                <p>&nbsp;</p>
d188 33
d222 655
a876 701
                <p class="style12"><a name="main"><span class="style15">Papers</span></a><br style="clear:both" />
                </p>
                <ul type="disc">
                   <li class="style12" style="">
                      <a href="http://rsim.cs.illinois.edu/Pubs/76372.pdf">
                      Addressing Failures in Exascale Computing</a>,
                      Snir, M. ; Wisniewski, R. W. ; Abraham, J. A. ; Adve, S. V. ; Bagchi, S. ; Balaji, P. ; Belak, J. ; Bose, P. ; Cappello, F. ; Carlson, B. ; Chien, A. A. ; Coteus, P. ; Debardeleben, N. A. ; Diniz, P. ; Engelmann, C. ; Erez, M. ; Fazzari, S. ; Geist, A. ; Gupta, R. ; Johnson, F. ; Krishnamoorthy, S. ; Leyffer, S. ; Liberty, D. ; Mitra, S. ; Munson, T. ; Schreiber, R. ; Stearley, J. ; Hensbergen, E. V.,
                      <i>Report on a Workshop organized by the Institute for Computing Sciences, </i>
                      March 2013.
                      <br /> <br />
                      </li>

                      <li class="style12" style="">
                      <a href="http://rsim.cs.illinois.edu/Pubs/13-ASPLOS-denovond.pdf">
                      DeNovoND: Efficient Hardware Support for Disciplined Non-determinism </a>,
                      Hyojin Sung, Rakesh Komuravelli, Sarita V. Adve,
                      in the <i>Proceedings of 18th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), </i>
                      March 2013.
                      <br /> <br />
                      </li>
                        <li class="style12" style="">
                        <a href="http://rsim.cs.illinois.edu/Pubs/12-HotPar-VAdve.pdf">
                        Virtual Instruction Set Computing for Heterogeneous Systems</a>, 
                        Vikram Adve, Sarita Adve, Rakesh Komuravelli, 
                        Matthew D. Sinclair, and Prakalp Srivastava, 
                        <i>4th USENIX Workshop on Hot Topics in Parallelism 
                        (HotPar)</i>, June 2012.
                        <br /><br />
                        </li>
                        <li class="style12" style="">
                        <a href="http://rsim.cs.illinois.edu/Pubs/12-DSN-Hari.pdf">
                        Low-cost Program-level Detectors for Reducing Silent Data Corruptions</a>, 
                        Siva Kumar Sastry Hari, Sarita V. Adve, Helia Naeimi, 
                        to appear in the <i>Proceedings of the IEEE/IFIP International
Conference on Dependable Systems and Networks (DSN)</i>, June 2012. 
                        <br /><br />
                        </li>
                        <li class="style12" style="">
                        <a href="http://rsim.cs.illinois.edu/~shari2/pubs/12-DATE-Pellegrini.pdf"> CrashTest'ing SWAT: Accurate, Gate-Level Evaluation of Symptom-Based Resiliency Solutions</a>,
                        A. Pellegrini, R. Smolinski, L. Chen, X. Fu, S. K. S.  Hari, J.
                        Jiang, S. V. Adve, T. Austin, V. Bertacco, in the <i>Proceedings of
                        the Design, Automation and Test in Europe
                                (DATE) </i>, March 2012. 
                        <br /><br />
                        </li>

                        <li class="style12" style="">
                        <a href="http://rsim.cs.illinois.edu/Pubs/12-ASPLOS-Hari.pdf"> 
			Relyzer: Exploiting Application-Level Fault Equivalence 
                        to Analyze Application Resiliency to Transient Faults</a>, 
                        Siva Kumar Sastry Hari, Sarita V. Adve, Helia Naeimi, and Pradeep Ramachandran, 
                        in the
                        <i style="">Proceedings of Architectural Support for Programming Languages and 
                        Operating Systems (ASPLOS), </i> March 2012. 
                        <br /><br />
                        </li>
                        <li class="style12" style="">
                        <a href="http://denovo.cs.illinois.edu/Pubs/11-pact-denovo.pdf">
                        DeNovo: Rethinking the Memory Hierarchy for Disciplined Parallelism</a>,
                        Byn Choi, Rakesh Komuravelli, Hyojin Sung, Robert Smolinski, Nima Honarmand, Sarita V. Adve, Vikram S. Adve, Nicholas P. Carter, and Ching-Tsun Chou,
                        <i style="">20th International Conference on Parallel Architectures and Compilation Techniques (PACT),</i> 2011, <b style="">Best Paper Award.</b>
                        <br />&nbsp;<br /> </li>
                        <li class="style12" style="">
                        <a href="http://dpj.cs.uiuc.edu/DPJ/Publications_files/DPJ-POPL-2011-Nondet.pdf">
                        Safe Nondeterminism in a Deterministic-by-Default Parallel Language</a>,
                        R. Bocchino, S. Heumann, N. Honarmand, S. Adve, V. Adve, A. Welc, and T. Shpeisman,
                        <i style="">38th Symposium on Principles of Programming Languages (POPL),</i> 2011.
                        <br />&nbsp;<br /> </li>
                        <li class="style12" style="">
                        <a href="http://rsim.cs.uiuc.edu/Pubs/11SELSE-Ramachandran.pdf">Understanding When Symptom Detectors Work by Studying Data-Only Application Values</a>, 
                        Pradeep Ramachandran, Siva Kumar Sastry Hari, Sarita Adve, and Helia Naeimi,
                        in the
                        <i style="">Proceedings of IEEE Workshop on Silicon Errors in Logic - System Effects (SELSE), 
                        </i> March 2011. 
                        <br /><br />
                        </li>
                        <li class="style12" style="">
                        <a href="http://rsim.cs.uiuc.edu/Pubs/11SELSE-Hari.pdf">Relyzer: Application Resiliency Analyzer for Transient Faults</a>, 
                        Siva Kumar Sastry Hari, Helia Naeimi, Pradeep Ramachandran, and Sarita Adve, 
                        in the
                        <i style="">Proceedings of IEEE Workshop on Silicon Errors in Logic - System Effects (SELSE), 
                        </i> March 2011. 
                        <br /><br />
                        <li class="style12" style="">
                        <a href="http://rsim.cs.uiuc.edu/Pubs/11DATE.pdf">Architectures for 
                        Online Error Detection and Recovery in Multicore Processors</a>, 
                        Dimitris Gizopoulos, Mihalis Psarakis, Sarita V. Adve,
                        Pradeep Ramachandran, Siva Kumar Sastry Hari, Daniel Sorin, 
                        Albert Meixner, Arijit Biswas, and Xavier Vera, 
                        to appear in the
                        <i style="">Proceedings of the Design, Automation and Test in Europe (DATE), 
                        </i> March 2011. 
                        <br /><br />
                        </li>

                        <li class="style12" style="">
            <a href="http://denovo.cs.illinois.edu/Pubs/10-hpg-parkd.pdf">
                        Parallel SAH k-D Tree Construction</a>,
                        Byn Choi, Rakesh Komuravelli, Victor Lu, Hyojin Sung, Robert L. Bocchino, Sarita V. Adve, and John C. Hart,
            <i style="">High Performance Graphics (HPG),</i> 2010.
            <br />&nbsp;<br /> </li>

                        <li class="style12" style="">
            <a href="http://denovo.cs.illinois.edu/Pubs/10-hotpar-denovo.pdf">
                        DeNovo: Rethinking Hardware for Disciplined Parallelism</a>,
                        Byn Choi, Rakesh Komuravelli, Hyojin Sung, Robert Bocchino, Sarita V. Adve, and Vikram V. Adve,
            <i style="">Second USENIX Workshop on Hot Topics in Parallelism (HotPar),</i> 2010.
            <br />&nbsp;<br /> </li>

            <li class="style12" style="">
              <a href="http://denovo.cs.illinois.edu/Pubs/10-cpc-dpj.pdf">
              A Language for Deterministic-by-Default Parallel Programming</a>,                                                 
              Robert Bocchino, Vikram S. Adve, Danny Dig., Sarita V. Adve, Stephen Heumann,
              Rakesh Komuravelli, Jeffery Overbey, Patrick Simmons, Hyojin Sung, 
              Mohsen Vakilian, and Marc Snir, <i style="">15th Workshop 
                on Compilers for Parallel Computing (CPC 2010).</i>
              <br />&nbsp;<br /> </li>
            
                        <li class="style12" style="">
                        <a href="http://rsim.cs.uiuc.edu/Pubs/10-cacm-memory-models.pdf">
                        Memory Models: A Case for Rethinking Parallel Languages and Hardware</a>, 
                        S. V. Adve and H.-J. Boehm, to appear in the <i>Communications of 
                        the ACM (CACM)</i>. <br /> &nbsp;</li>

                        <li class="style12" style="">
                        <a href="http://rsim.cs.uiuc.edu/Pubs/adve-10-acar-position.pdf">
                        Rethinking Hardware (and Software) for Disciplined Parallelism,</a> Sarita 
                        V. Adve, position paper for the &quot;Advancing Computer 
                        Architecture Research&quot; workshop sponsored by CRA/CCC, February 
                        2010. <br /> &nbsp;</li>

                        <li class="style12" style="">
                        <a href="http://rsim.cs.uiuc.edu/Pubs/09-MICRO-Hari.pdf">
			mSWAT: Low-Cost Hardware Fault Detection and Diagnosis
			for Multicore Systems</a>, Siva Kumar Sastry Hari, Man-Lap Li, Pradeep 
                        Ramachandran, Byn Choi, and Sarita V. Adve, in the <i style="">Proceedings of the 42nd International Symposium on 
                        Microarchitecture (MICRO),</i> December 2009.  <br /> &nbsp;</li>

                        <li class="style12" style="">
                        <a href="http://dpj.cs.uiuc.edu/DPJ/Publications_files/DPJ-OOPSLA-2009.pdf">
                        A Type and Effect System for Deterministic Parallel Java</a>,
                        Robert Bocchino, Vikram S. Adve, Danny Dig., Sarita V. Adve, Stephen Heumann,
                        Rakesh Komuravelli, Jeffery Overbey, Patrick Simmons, Hyojin Sung, and
                        Mohsen Vakilian, in the <i>Proceedings of the International Conference on Object-Oriented 
                        Programming, Systems, Languages, and Applications (OOPSLA),</i> 2009. <br />&nbsp;<br />
                        </li>

                        <li class="style12" style="">
                        <a href="http://rsim.cs.illinois.edu/denovo/hotpar2009.pdf">Parallel 
                        Programming Must Be Deterministic by Default, </a>R. Bocchino, V. 
                        Adve, S. Adve, and M. Snir. First USENIX Workshop on Hot Topics in 
                        Parallelism (HotPar), March 2009.<br />&nbsp;</li>

                        <li class="style12" style="">
                        <a href="http://rsim.cs.illinois.edu/Pubs/grace-2-2009.pdf">GRACE-2: 
                        Integrating Fine-Grained Application Adaptations with Global 
                        Adaptation for Saving Energy </a>Vibhore Vardhan, Daniel Sachs, 
                        Wanghong Yuan, Albert F. Harris III, Sarita Adve, Douglas Jones, 
                        Robin Kravets, and Klara Nahrstedt, <i>in the 
                        International Journal of Embedded Systems (IJES), Special Issue on 
                        &quot;Low-Power Real-Time Embedded Computing&quot;, Vol. 4, No. 2, 
                        2009</i>.  
                        (Extended version of a paper in the Workshop on Power Aware 
                        Real-Time Computing (PARC), 2005.)<br />&nbsp;</li>
                        <li class="style12" style="">
                        <a href="http://rsim.cs.illinois.edu/Pubs/09HPCA-Li.pdf">Accurate 
                        Microarchitecture-Level Fault Modeling for Studying Hardware Faults</a>, 
                        Man-Lap Li, Pradeep Ramachandran, Ulya R. Karpuzcu, Siva Kumar 
                        Sastry Hari, and Sarita V. Adve, to appear in the <i style="">Proceedings of the 15th International Symposium on High-Performance 
                        Computer Architecture (HPCA),</i> February 2009.<br />&nbsp;</li>
                        <li class="style12" style="">
                        <a href="http://www.upcrc.illinois.edu/whitepaper.php">Parallel 
                        Computing Research at Illinois: The UPCRC Agenda,</a> Sarita V. 
                        Adve, Vikram S. Adve, Gul Agha, Matthew I. Frank, Maria J. Garzaran, 
                        John C. Hart, Wen-mei W. Hwu, Ralph E. Johnson, Laxmikant V. Kale, 
                        Rakesh Kumar, Darko Marinov, Klara Nahrstedt, David Padua, 
                        Madhusudan Parthasarathy, Sanjay J. Patel, Grigore Rosu, Dan Roth, 
                        Marc Snir, Josep Torrellas, and Craig Zilles,
                        <a href="http://www.upcrc.illinois.edu/whitepaper.php" style="color: blue; text-decoration: underline;">http://www.upcrc.illinois.edu/whitepaper.php</a>, November 2008.
                        <br /><br style="clear:both" /></li>
                        <li class="style12" style="">
                        <a href="http://rsim.cs.illinois.edu/Pubs/08DSN-Ramachandran.pdf">Statistical Fault Injection</a>, Pradeep Ramachandran, Prabhakar 
                        Kudva, Jeffrey Kellington, John Schumann and Pia Sanda, to appear in 
                        the <i style="">Proceedings of the International Conference on 
                        Dependable Systems and Networks (DSN),</i> June 2008.
                        <br style="clear:both" /><br style="clear:both" /></li>
                        <li class="style12" style="">
                        <a href="http://rsim.cs.illinois.edu/Pubs/08DSN-Li.pdf">Trace-Based 
                        Microarchitecture-Level Diagnosis of Permanent Hardware Faults</a>, 
                        Man-Lap Li, Pradeep Ramachandran, Swarup Kumar Sahoo, Sarita Adve, 
                        Vikram Adve, and Yuanyuan Zhou, to appear in the <i style="">Proceedings of the International Conference on Dependable Systems 
                        and Networks (DSN),</i> June 2008. <br style="clear:both" />
                        <br style="clear:both" /></li>
                        <li class="style12" style="">
                        <a href="http://rsim.cs.illinois.edu/Pubs/08DSN-Sahoo.pdf">Using 
                        Likely Program Invariants to Detect Hardware Errors</a>, Swarup 
                        Kumar Sahoo, Man-Lap Li, Pradeep Ramachandran, Sarita Adve, Vikram 
                        Adve, and Yuanyuan Zhou, to appear in the <i style="">Proceedings of 
                        the International Conference on Dependable Systems and Networks 
                        (DSN),</i> June 2008. <br style="clear:both" />
                        <br style="clear:both" /></li>
                        <li class="style12">
                        <a href="http://rsim.cs.illinois.edu/Pubs/08ISCA.pdf">Online 
                        Estimation of Architectural Vulnerability Factor for Soft Errors</a>, 
                        Xiaodong Li, Sarita V. Adve, Pradip Bose, and Jude A. Rivers, to 
                        appear in the <i style="">Proceedings of 35th International 
                        Symposium on Computer Architecture (ISCA '08),</i> June 2008.
                        <br style="clear:both" />&nbsp; </li>
                        <li class="style12">
                        <a href="http://rsim.cs.illinois.edu/Pubs/08PLDI.pdf">Foundations of 
                        the C++ Concurrency Memory Model, Hans-J. Boehm and Sarita V. Adve</a>, 
                        to appear in the <i style="">Proceedings of the Conference on 
                        Programming Language Design and Implementation (PLDI),</i> June 
                        2008. <br style="clear:both" />&nbsp; </li>
                        <li class="style12">
                        <a href="http://rsim.cs.illinois.edu/Pubs/08ISPASS.pdf">Metrics for 
                        Architecture-Level Lifetime Reliability Analysis</a>, Pradeep 
                        Ramachandran, Sarita V. Adve, Pradip Bose, Jude A. Rivers, and 
                        Jayanth Srinivasan to appear in <i>IEEE International Symposium on 
                        Performance Analysis of Systems and Software (ISPASS) </i>April 
                        2008. <br style="clear:both" />&nbsp; </li>
                        <li class="style12">
                        <a href="http://rsim.cs.illinois.edu/Pubs/08SELSE-Li.pdf">SWAT: An 
                        Error Resilient System</a>, Man-Lap Li, Pradeep Ramachandran, Sarita 
                        Adve, Vikram Adve, and Yuanyuan Zhou <i>, to appear in the Fourth 
                        Workshop on Silicon Errors in Logic - System Effects (SELSE - IV)</i>, 
                        March 2008. <br />&nbsp; </li>
                        <li class="style12">
                        <a href="http://rsim.cs.illinois.edu/Pubs/08SELSE-Parulkar.pdf">OpenSPARC: An Open Platform for Hardware Reliability Experimentation</a> 
                        Ishwar Parulkar, Alan Wood, James C. Hoe, Babak Falsafi, Sarita V. 
                        Adve, Josep Torrellas, and Subhasish Mitra, <i>to appear in the 
                        Fourth Workshop on Silicon Errors in Logic - System Effects (SELSE - 
                        IV)</i>, March 2008. <br />&nbsp; </li>
                        <li class="style12">
                        <a href="http://rsim.cs.illinois.edu/Pubs/08ASPLOS.pdf">Understanding the Propagation of Hard Errors to Software and 
                        Implications for Resilient System Design</a>, Man-Lap Li, Pradeep 
                        Ramachandran, Swarup Kumar Sahoo, Sarita Adve, Vikram Adve, and 
                        Yuanyuan Zhou <i>, Proceedings of International Conference on 
                        Architectural Support for Programming Languages and Operating 
                        Systems (ASPLOS), March 2008 </i>.<br />&nbsp; </li>
                        <li class="style12">
                        <a href="http://rsim.cs.illinois.edu/Pubs/07TACO.pdf">Joint 
                        Processor-Memory Adaptation for Energy </a>, X. Li, R. Gupta, S. V. 
                        Adve, and Y. Zhou, in <i>ACM Transactions on Architecture and Code 
                        Optimization (ACM TACO), vol. 4, no. 3, September 2007.</i> <br />&nbsp; 
                        </li>
                        <li class="style12">
                        <a href="http://rsim.cs.illinois.edu/Pubs/07dsn.pdf">Architecture-Level Soft Error Analysis: Examining the Limits of 
                        Common Assumptions </a>, X. Li, S. V. Adve, P. Bose, and J. A. 
                        Rivers, To appear in the <i>Proceedings of the International 
                        Conference on Dependable Systems and Networks (DSN),</i> June 2007. 
                        An <a href="http://rsim.cs.uiuc.edu/Pubs/07dsn-tr.pdf">extended 
                        version </a>appears as Technical Report UIUCDCS-R-2007-2833, 
                        Department of Computer Science,
                <st1:place w:st="on">
                        <st1:placetype w:st="on">University</st1:placetype>
                of 
                        <st1:placename w:st="on">Illinois</st1:placename></st1:place>, March 
                        2007. <br />&nbsp; </li>
                        <li class="style12">
                        <a href="http://rsim.cs.uiuc.edu/Pubs/Li-selse07.pdf">Towards a 
                        Hardware-Software Co-designed Resilient System</a>, Man-Lap Li, 
                        Pradeep Ramachandran, Sarita Adve, Vikram Adve and Yuanyuan Zhou <i>, Third Workshop on Silicon Errors in Logic - System Effects (SELSE 
                        - III)</i>, April 2007. <br />&nbsp; </li>
                        <li class="style12">
                        <a href="http://rsim.cs.uiuc.edu/Pubs/sasanka-taco07.pdf">ALP: 
                        Efficient Support for All Levels of Parallelism for Complex Media 
                        Applications</a>, R. Sasanka, M. Li, S. V. Adve, Y.-K. Chen, E. 
                        Debes, <i>ACM Transaction on Architecture and Code Optimization (ACM 
                        TACO)</i>, vol. 4, no. 1, article 3, March 2007. <br />&nbsp; </li>
                        <li class="style12"><span style="">
                        <a href="http://rsim.cs.uiuc.edu/Pubs/sigmetrics07.pdf">Managing 
                        Energy-Performance Tradeoffs for Multithreaded Applications on 
                        Multiprocessor Architectures</a>, </span>
                        <st1:place w:st="on">
                        <st1:placename w:st="on">Soyeon</st1:placename>
                        <st1:placetype w:st="on">Park</st1:placetype></st1:place>, Weihang 
                        Jiang, Yuanyuan Zhou, and Sarita Adve. To appear in the Proceedings 
                        of the International Conference on Measurement and Modeling of 
                        Computer Systems (SIGMETRICS), 2007.<br style="clear:both" />
                        <br style="clear:both" /></li>
                        <li class="style12">
                        <a href="http://rsim.cs.illinois.edu/Pubs/06MOBILE.pdf">GRACE-1: 
                        Cross-Layer Adaptation for Multimedia Quality and Battery Energy</a>, 
                        W. Yuan, K. Nahrstedt, S. V. Adve, R. H. Kravets, and D. L. Jones,
                        <i>IEEE Transactions on Mobile Computing, Vol.5, No. 7,</i> July, 
                        2006.<br />&nbsp; </li>
                        <li class="style12">
                        <a href="http://rsim.cs.uiuc.edu/Pubs/ALPBench-iiswc05.pdf">The 
                        ALPBench Benchmark Suite for Complex Multimedia Applications</a>, 
                        Man-Lap Li, Ruchira Sasanka, Sarita V. Adve, Yen-Kuang Chen, Eric 
                        Debes. To appear in<i> the Proceedings of the IEEE International 
                        Symposium on Workload Characterization (IISWC-2005), </i>October 
                        2005<br />&nbsp; </li>
                        <li class="style12">
                        <a href="http://rsim.cs.uiuc.edu/grace/papers/05parc.pdf">Integrating Fine-Grained Application Adaptation with Global 
                        Adaptation for Saving Energy</a>, V. Vardhan, D. G. Sachs, W. Yuan, 
                        A. F. Harris, S. V. Adve, D. L. Jones, R. H. Kravets, and K. 
                        Nahrstedt, <i>Proceedings of the 2nd International Workshop on 
                        Power-Aware Real-Time Computing (PARC),</i> September 2005.<br />&nbsp; 
                        </li>
                        <li class="style12">
                        <a href="http://rsim.cs.uiuc.edu/Pubs/Li_ACMTOS.pdf">Performance 
                        Directed Energy Management for Main Memory and Disks</a>, X. Li, Z. 
                        Li, Y. Zhou, S. V. Adve, <i>ACM Transactions on Storage, Vol 01, No. 
                        03, August 2005. </i>&nbsp;(Extended version of the paper in ASPLOS 
                        2004.)<br />&nbsp; </li>
                        <li class="style12">
                        <a href="http://rsim.cs.illinois.edu/Pubs/05ieee-micro.pdf">Lifetime 
                        Reliability: Toward an Architectural Solution,</a> J. Srinivasan, S. 
                        V. Adve, P. Bose, and J. A. Rivers. <i>IEEE Micro<span style="color: black;">,</span></i><span style="color: black;"> 
                        special issue on Emerging Trends, vol. 25, issue 3, May-June 2005, 
                        2-12.</span><br />&nbsp; </li>
                        <li class="style12">
                        <a href="http://rsim.cs.uiuc.edu/Pubs/05wddd.pdf">The Importance of 
                        Heat-Sink Modeling for DTM and a Correction to &quot;Predictive DTM for 
                        Multimedia Applications&quot;</a>, Jayanth Srinivasan and Sarita V. Adve,<i>
                        </i>To appear in the<i> Proceedings of the Fourth Annual Workshop on 
                        Duplicating, Deconstructing, and Debunking (WDDD) at ISCA-05, </i>June 2005.<br />&nbsp; 
                        </li>
                        <li class="style12">
                        <a href="http://rsim.cs.uiuc.edu/Pubs/isca05.pdf">Exploiting 
                        Structural Duplication for Lifetime Reliability Enhancement</a>, 
                        Jayanth Srinivasan, Sarita V. Adve, Pradip Bose, Jude A. Rivers<i>, 
                        Proceedings of the 32nd International Symposium on Computer 
                        Architecture (ISCA'05) </i>June 2005. (Corrected version.)<br />&nbsp; 
                        </li>
                        <li class="style12">
                        <a href="http://rsim.cs.illinois.edu/Pubs/05dsn.pdf">SoftArch: An 
                        Architecture Level Tool for Modeling and Analyzing Soft Errors</a>, 
                        X. Li, S. V. Adve, P. Bose, and J. A. Rivers, To appear in the <i>Proceedings of the International Conference on Dependable Systems 
                        and Networks (DSN),</i> June 2005.<br />&nbsp; </li>
                        <li class="style12">
                        <a href="http://rsim.cs.illinois.edu/Pubs/05selse.pdf">SER Scaling 
                        Analysis of a Modern Superscalar Processor with SoftArch</a>, X. Li, 
                        S. V. Adve, P. Bose, and J. A. Rivers, <i>Proceedings of the 1<sup>st</sup> 
                        Workshop on the System Effects of Logic Soft</i> <i>Errors (SELSE)</i>, 
                        April 2005.<br />&nbsp; </li>
                        <li class="style12">
                        <a href="http://rsim.cs.illinois.edu/Pubs/05jpdc.pdf">Memory Side 
                        Prefetching for Linked Data Structures</a>, C. J. Hughes and S. V. 
                        Adve. <i>Journal of Parallel and Distributed Computing, </i>February 
                        2005, 448-463.<br />&nbsp; </li>
                        <li class="style12">
                        <a href="http://rsim.cs.uiuc.edu/Pubs/popl05.pdf">The Java Memory 
                        Model</a>, Jeremy Manson, William Pugh, Sarita V. Adve, <i>Proceedings of the 32nd Symposium on Principles of Programming 
                        Languages (POPL) </i>Jan. 2005.<br />&nbsp; </li>
                        <li class="style12">
                        <a href="http://rsim.cs.uiuc.edu/Pubs/05micro-ieee.pdf">Performance-Directed Energy Management for Storage Systems,</a> X. 
                        Li, Z. Li, P. Zhou, Y. Zhou, S. V. Adve, and S. Kumar.&nbsp; <i>IEEE 
                        Micro</i>, special issue on the Top Picks from Computer Architecture 
                        Conferences from October 2003 to October 2004, vol 24, issue 6, 
                        November-December 2004, 38-49. (One of thirteen papers chosen.)
                        <br />&nbsp; </li>
                        <li class="style12">
                        <a href="http://rsim.cs.uiuc.edu/~xli3/Pubs/p075-li.pdf">Performance 
                        Directed Energy Management for Main Memory and Disks</a>, Xiaodong 
                        Li, Zhengmin Li, Francis Davis, Pin Zhou, Yuanyuan Zhou, Sarita 
                        Adve, Sanjeev Kumar, <i>Proceedings of the 12th International 
                        Conference on Architectural Support for Programming Languages and 
                        Operating Systems (ASPLOS '04) </i>Oct. 2004.<br />&nbsp; </li>
                        <li class="style12"><a href="http://rsim.cs.uiuc.edu/Pubs/waci.pdf">A Reliability Odometer - Lemon Check Your Processor</a>, J. 
                        Srinivasan, S. V. Adve, P. Bose, and J. A. Rivers, <i>Wild and Crazy 
                        Ideas Session at the 11th International Conference on Architectural 
                        Support for Programming Languages and Operating Systems (ASPLOS-XI),
                        </i>October 2004.<br />&nbsp; </li>
                        <li class="style12">JSR 133: Java Memory Model and Thread 
                        Specification, July 2004. This is the product of the expert group 
                        for the Java Specification Request 133. The primary technical 
                        authors are: J. Manson, W. W. Pugh, and S. V. Adve.<br />&nbsp; </li>
                        <li class="style12">
                        <a href="http://rsim.cs.uiuc.edu/Pubs/srinivasan_dsn.pdf">The Impact 
                        of Technology Scaling on Lifetime Reliability</a>, Jayanth 
                        Srinivasan, Sarita V. Adve, Pradip Bose, and Jude A. Rivers, <i>Proceedings of International Conference on Dependable Systems and 
                        Networks (DSN '04) </i>June 2004.<br />&nbsp; </li>
                        <li class="style12">
                        <a href="http://rsim.cs.uiuc.edu/Pubs/sasanka-ics04.pdf">The Energy 
                        Efficiency of CMP vs. SMT for Multimedia Workloads </a>, R. Sasanka, 
                        S. V. Adve, Y. -K. Chen, and E. Debes, <i>Proceedings of the 18th 
                        Annual ACM International Conference on Supercomputing (ICS '04)</i> 
                        June 2004.<br />&nbsp; </li>
                        <li class="style12">
                        <a href="http://rsim.cs.uiuc.edu/Pubs/srinivasan_isca04.pdf">The 
                        Case for Lifetime Reliability-Aware Microprocessors</a>, Jayanth 
                        Srinivasan, Sarita V. Adve, Pradip Bose, and Jude A. Rivers, <i>Proceedings of 31st International Symposium on Computer Architecture 
                        (ISCA '04) </i>June 2004.<br />&nbsp; </li>
                        <li class="style12">
                        <a href="http://rsim.cs.uiuc.edu/Pubs/hughes-isca31.pdf">A Formal 
                        Approach to Frequent Energy Adaptations for Multimedia Applications</a>, 
                        Christopher J. Hughes and Sarita V. Adve, <i>Proceedings of 31st 
                        International Symposium on Computer Architecture (ISCA '04) </i>June 
                        2004.<br />&nbsp; </li>
                        <li class="style12">
                        <a href="http://rsim.cs.uiuc.edu/Pubs/grace.tr.pdf">GRACE: A 
                        Hierarchical Adaptation Framework for Saving Energy, </a>D.G. Sachs, 
                        W. Yuan, C.J. Hughes, A. Harris, S.V. Adve, D.L. Jones, R.H. 
                        Kravets, and K. Nahrstedt, Department of Computer Science, 
                        University of Illinois Technical Report UIUCDCS-R-2004-2409, 
                        February 2004.<br />&nbsp; </li>
                        <li class="style12"><span style=""><span class="MsoHyperlink">GRACE: 
                        A Cross-Layer Adaptation Framework for Saving Energy</span></span>, 
                        D. G. Sachs, W. Yuan, C. J. Hughes, A. F. Harris, S. V. Adve, D. L. 
                        Jones, R. H. Kravets, and K. Nahrstedt, <i>Sidebar in IEEE Computer, 
                        special issue on Power-Aware Computing, </i>December 2003, 50-51.<br />&nbsp; 
                        </li>
                        <li class="style12">
                        <a href="http://rsim.cs.uiuc.edu/~sachs/icip6.pdf">Adaptive Video 
                        Coding to Reduce Energy on Adaptive General-Purpose Processors</a>, 
                        D. G. Sachs, S. Adve, D. L. Jones, <i>Proceedings of the 
                        International Conference on Image Processing 2003 (ICIP '03), </i>September 2003.<br />&nbsp; 
                        </li>
                        <li class="style12">
                        <a href="http://rsim.cs.uiuc.edu/Pubs/srinivasan_ics03.pdf">Predictive Dynamic Thermal Management for Multimedia Applications
                        </a>, Jayanth Srinivasan and Sarita V. Adve, <i>Proceedings of the 
                        17th Annual ACM International Conference on Supercomputing (ICS '03)</i> 
                        June 2003, 109-120. <i>See
                        <a href="http://rsim.cs.uiuc.edu/Pubs/05wddd.pdf">correction in 
                        WDDD'05</a>.</i><br />&nbsp; </li>
                        <li class="style12">
                        <a href="http://www.cs.uiuc.edu/~sadve/Publications/MMCN03.pdf">Design and Evaluation of A Cross-Layer Adaptation Framework for 
                        Mobile Multimedia Systems,</a> Wanghong Yuan, Klara Nahrstedt, 
                        Sarita V. Adve, Douglas L. Jones, and Robin H. Kravets, <i>Proceedings of the SPIE Conference on Multimedia Computing and 
                        Networking,</i> January 2003.<br />&nbsp; </li>
                        <li class="style12">
                        <a href="http://www.cs.uiuc.edu/~sadve/Publications/rtss02.pdf">Soft 
                        Real-Time Scheduling on a Simultaneous Multithreaded Processor,</a> 
                        R. Jain, C. J. Hughes, and S. V. Adve, <i>Proceedings of the 23rd 
                        IEEE International Real-Time Systems Symposium (RTSS-2002), </i>December 2002<i>.<br />&nbsp;</i>
                        </li>
                        <li class="style12">
                        <a href="http://www.cs.uiuc.edu/~sadve/Publications/asplos02.pdf">Joint Local and Global Hardware Adaptations for Energy,</a> Ruchira 
                        Sasanka, Christopher J. Hughes, and Sarita V. Adve, To appear in the
                        <i>Proceedings of the 10th International Conference on Architectural 
                        Support for Programming Languages and Operating Systems (ASPLOS-X),
                        </i>October 2002.<br />&nbsp; </li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://www.cs.uiuc.edu/~sadve/Publications/shaman02.ps">The 
                        Illinois GRACE Project: Global Resource Adaptation through 
                        CoopEration,</a> Sarita V. Adve, Albert F. Harris, Christopher J. 
                        Hughes, Douglas L. Jones, Robin H. Kravets, Klara Nahrstedt, Daniel 
                        Grobe Sachs, Ruchira Sasanka, Jayanth Srinivasan, and Wanghong Yuan,
                        <i>Proceedings of the Workshop on Self-Healing, Adaptive, and 
                        self-MANaged Systems (SHAMAN)</i> (held in conjunction with the 16th 
                        Annual ACM International Conference on Supercomputing), June 2002.</li>
                        <li class="style12">
                        <a href="http://www.cs.uiuc.edu/~sadve/Publications/computer02.pdf">RSIM: Simulating Shared-Memory Multiprocessors with ILP Processors,</a> 
                        C. J. Hughes, V. S. Pai, P. Ranganathan, and S. V. Adve, <i>IEEE 
                        Computer, </i>vol. 35, no. 2, special issue on high performance 
                        simulators, February 2002, 40-49. <br />&nbsp; </li>
                        <li class="style12">
                        <a href="http://www.cs.uiuc.edu/~sadve/Publications/computer02.gei.pdf">Performance Simulation Tools, 
                        </a>S. S. Mukherjee, S. V. Adve, T. 
                        Austin, J. Emer, and P. S. Magnusson, <i>IEEE Computer</i>, vol. 29, 
                        no. 12, guest editors' introduction to the special issue on high 
                        performance simulators, February 2002, 38-39. <br />&nbsp; </li>
                        <li class="style12">
                        <a href="http://www.cs.uiuc.edu/~sadve/Publications/micro34.pdf">Saving Energy with Architectural and Frequency Adaptations for 
                        Multimedia Applications,</a> C. J. Hughes, J. Srinivasan, and S. V. 
                        Adve, <i>Proceedings of the 34th International Symposium on 
                        Microarchitecture (MICRO-34)</i>, December 2001, 250-261.
                        <a href="http://www.cs.uiuc.edu/~sadve/Publications/micro34-supplement.ps">Click here for supplemental data.</a><br style="clear:both" />
                        </li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/nsf-workshop-2001.pdf">Position Paper for NSF Workshop on Computer Performance Evaluation,</a> 
                        S. V. Adve, December 2001. </li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://www.cs.uiuc.edu/~sadve/Publications/pact01.ps">Comparing and Combining Read Miss Clustering and Software 
                        Prefetching,</a> V. 
                        <st1:place w:st="on">S. Pai</st1:place> and S. V. Adve, <i>Proceedings 
                        of the International Symposium on Parallel Architectures and 
                        Compilation Techniques</i>, September 2001, 292-303.</li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca01.ps">Variability in the Execution of Multimedia Applications and 
                        Implications for Architecture</a>, C. J. Hughes, P. Kaul, S. V. 
                        Adve, R. Jain, C. Park, and J. Srinivasan, <i>Proceedings of the 
                        28th International Symposium on Computer Architecture</i>, June 
                        2001, 254-265.</li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca00.pdf">Reconfigurable Caches and their Application to Media Processing</a>, 
                        P. Ranganathan, S. V.Adve, and N. P. Jouppi, <i>Proceedings of the 
                        27th International Symposium on Computer Architecture</i>, June 
                        2000, 214-224.</li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/jilp00.ps">Code 
                        Transformations to Improve Memory Parallelism </a>, V. S. Pai and S. 
                        V. Adve, <i>The Journal of Instruction Level Parallelism, special 
                        issue on the best papers from MICRO-32,</i> vol. 2, May 2000 
                        (http://www.jilp.org/vol2). A
                        <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/micro99.ps">shorter version 
                        </a>of this paper appeared in the <i>Proceedings of 
                        the 32nd International Symposium on Microarchitecture (MICRO-32),</i> 
                        November 1999, 147-155. <!--Voted the best student presentation at MICRO-32.-->
                        </li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca99.pdf">Performance of Image and Video Processing with General-Purpose 
                        Processors and Media ISA Extensions </a>, P. Ranganathan, S. V. 
                        Adve, and N. P. Jouppi, <i>Proceedings of the 26th International 
                        Symposium on Computer Architecture</i>, May 1999, 124-135.</li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/hpca99.ps">Improving the Accuracy vs. Speed Tradeoff for Simulating 
                        Shared-Memory Multiprocessors with ILP Processors</a>, M. 
                        Durbhakula, V. S. Pai, and S. V. Adve, <i>Proceedings of the 3rd 
                        International Symposium on High-Performance Computer Architecture</i>, 
                        January 1999, 23-32. An
                        <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/hpca99.tr.ps">extended version 
                        </a>with some additional data appears as Technical 
                        Report #9802, Department of Electrical and Computer Engineering, 
                        <st1:place w:st="on">
                        <st1:placename w:st="on">Rice</st1:placename>
                        <st1:placetype w:st="on">University</st1:placetype></st1:place>, April 
                        1998, revised December 1998.</li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/ieee_toc99.ps">The Impact of Exploiting Instruction-Level Parallelism on 
                        Shared-Memory Multiprocessors </a>, V. S. Pai, P. Ranganathan, H. 
                        Abdel-Shafi, and S. V. Adve, <i>IEEE Transactions on Computers, 
                        special issue on caches</i>, vol. 48, no. 2, February 1999, 218-226.</li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/ieee_proc99.ps">Recent Advances in Memory Consistency Models for Hardware 
                        Shared-Memory Systems, </a>, S. V. Adve, V. S. Pai, and P. 
                        Ranganathan, <i>Proceedings of the IEEE, special issue on 
                        distributed shared-memory</i>, vol. 87, no. 3, March 1999, 445-455.
                        </li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/asplos98.ps">Performance of Database Workloads on Shared-Memory Systems with 
                        Out-of-Order Processors,</a> P. Ranganathan, K. Gharachorloo, S. V. 
                        Adve, and L. A. Barroso, <i>Proceedings of the 8th International 
                        Conference on Architectural Support for Programming Languages and 
                        Operating Systems,</i>October 1998, 307-318. </li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca98.ps">Analytic Evaluation of Shared-Memory Systems with ILP Processors 
                        </a>, D. J. Sorin, V. S. Pai, S. V. Adve, M. K. Vernon, and D. A. Wood,
                        <i>Proceedings of the 25th International Symposium on Computer 
                        Architecture</i>, June 1998, 380-391.</li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca98_tr.ps">A 
                        Customized MVA Model for ILP Multiprocessors </a>, D. J. Sorin, M. 
                        K. Vernon, V. S. Pai, S. V. Adve, and D. A. Wood, Technical Report 
                        #1369, Computer Sciences Department, University of Wisconsin -- 
                        Madison, April 1998. Also available as Technical Report #9803, 
                        Department of Electrical and Computer Engineering, 
                        <st1:place w:st="on">
                        <st1:placename w:st="on">Rice</st1:placename>
                        <st1:placetype w:st="on">University</st1:placetype></st1:place>. 
                        (Provides details of the model discussed in the ISCA'98 paper 
                        above.) </li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/models_framework.ps">Using Information From the Programmer to Implement System 
                        Optimizations Without Violating Sequential Consistency</a>, S.V. 
                        Adve, Provisionally accepted for the <i>Journal of Parallel and 
                        Distributed Computing (JPDC).</i> Available as Rice University ECE 
                        Technical Report 9603, March 1996, revised June 1998.&nbsp; </li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca90_retro.ps">A Retrospective on &quot;Weak Ordering -- A New Definition&quot;,</a> S. V. 
                        Adve and M. D. Hill, 25 Years of the International Symposia on 
                        Computer Architecture - Selected Papers (Gurindar S. Sohi, editor), 
                        ACM Press, 1998. </li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/hicss.ps">Changing Interaction of Compiler and Architecture 
                        </a>, S.V. Adve, 
                        D.C. Burger, R. Eigenmann, A. Rawsthorne, M.D. Smith, C.H. Gebotys, 
                        M.T. Kandemir, D.J. Lilja, A.N. Choudhary, J.Z. Fang, and P.-C. Yew,
                        <i>IEEE Computer</i>, <strong>30</strong> (12), December 1997, 
                        51-58.</li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/rsim_manual.ps">RSIM Reference Manual Version 1.0 
                        </a>, Vijay S. Pai, Parthasarathy 
                        Ranganathan, and Sarita V. Adve, Technical Report 9705, Department 
                        of Electrical and Computer Engineering, Rice University, August 
                        1997. </li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/spaa97.ps">Using Speculative Retirement and Larger Instruction Windows to 
                        Narrow the Performance Gap between Memory Consistency Models </a>, 
                        Parthasarathy Ranganathan, Vijay S. Pai, and Sarita V. Adve, <i>Proceedings of the 9th Annual ACM Symposium on Parallel Algorithms 
                        and Architectures</i>, June 1997, 199-210. (<a href="http://rsim.cs.uiuc.edu/Pubs/p199-ranganathan.pdf">pdf</a>)</li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/tcca1097.ps">RSIM: An Execution-Driven Simulator for ILP-Based Shared-Memory 
                        Multiprocessors and Uniprocessors</a>, Vijay S. Pai, Parthasarathy 
                        Ranganathan, and Sarita V. Adve, <i>IEEE Technical Committee on 
                        Computer Architecture newsletter, Fall 1997.</i> An earlier version 
                        of this paper appeared in the Proceedings of the 3rd Workshop on 
                        Computer Architecture Education (held in conjunction with the 3rd 
                        International Symposium on High Performance Computer Architecture), 
                        February 1997.</li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca97.ps">The 
                        Interaction of Software Prefetching with ILP Processors in 
                        Shared-Memory Systems</a>, Parthasarathy Ranganathan, Vijay S. Pai, 
                        Hazim Abdel-Shafi, and Sarita V. Adve, <i>Proceedings of the 24th 
                        International Symposium on Computer Architecture</i>, June 1997, 
                        144-156. </li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/hpca3_remote_writes.ps">An Evaluation of Fine-Grain Producer-Initiated Communication in 
                        Cache-Coherent Multiprocessors</a>, Hazim Abdel-Shafi, Jonathan 
                        Hall, Sarita V. Adve, and Vikram S. Adve, <i>Proceedings of the 3rd 
                        International Symposium on High-Performance Computer Architecture</i>, 
                        February 1997, 204-215. </li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/hpca3_ilp.ps">The Impact of Instruction-Level Parallelism on Multiprocessor 
                        Performance and Simulation Methodolgy</a>, Vijay S. Pai, 
                        Parthasarathy Ranganathan, and Sarita V. Adve, <i>Proceedings of the 
                        3rd International Symposium on High Performance Computer 
                        Architecture</i>, February 1997, 72-83.</li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/computer96.pdf">Shared Memory Consistency Models: A Tutorial</a>, S.V. Adve and K. 
                        Gharachorloo, <i>IEEE Computer</i>, December 1996, 66-76. </li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/asplos96.ps">An 
                        Evaluation of Memory Consistency Models for Shared-Memory Systems 
                        with ILP Processors</a>, Vijay S. Pai, Parthasarathy Ranganathan, 
                        Sarita V. Adve, and Tracy Harton, <i>Proceedings of the 7th 
                        International Conference on Architectural Support for Programming 
                        Languages and Operating Systems (ASPLOS-VII),</i> October 1996, 
                        12-23. </li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/hpca2.ps">A 
                        Comparison of Entry Consistency and Lazy Release Consistency 
                        Implementations</a>, S.V. Adve, A.L. Cox, S. Dwarkadas, R. Rajamony, 
                        and W. Zwaenepoel, <i>Proceedings of the 2nd International Symposium 
                        on High Performance Computer Architecture,</i> February 1996, 26-37.
                        </li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca_workshop_94.ps">Replacing Locks by Higher-Level Primitives</a>, S.V. Adve, A.L. Cox, 
                        S. Dwarkadas, and W. Zwaenepoel, Technical Report #TR94-237, 
                        Department of Computer Science, Rice University, 1994. Presented at 
                        the <i>Fourth Workshop on Scalable Shared-Memory Multiprocessors,</i>
                        <st1:place w:st="on">
                        <st1:city w:st="on">Chicago</st1:city></st1:place>, May 1994. </li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/thesis.pdf">Designing Memory Consistency Models for Shared-Memory 
                        Multiprocessors</a>, S. V. Adve, Ph.D. Thesis, Available as Computer 
                        Sciences Technical Report #1198, 
                        <st1:placetype w:st="on">University</st1:placetype> of 
                        <st1:placename w:st="on">Wisconsin</st1:placename>, 
                        <st1:place w:st="on">
                        <st1:city w:st="on">Madison</st1:city></st1:place>, December 1993. 
                        </li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/spec_tr.ps">Specifying System Requirements for Memory Consistency Models</a>, K. 
                        Gharachorloo, S.V. Adve, A. Gupta, J.L. Hennessy, and M.D. Hill, 
                        Technical Report #CSL-TR-93-594, 
                        <st1:place w:st="on">
                        <st1:placename w:st="on">Stanford</st1:placename>
                        <st1:placetype w:st="on">University</st1:placetype></st1:place>, 
                        December 1993. Also available as Computer Sciences Technical Report 
                        #1199, 
                        <st1:placetype w:st="on">University</st1:placetype> of 
                        <st1:placename w:st="on">Wisconsin</st1:placename>, 
                        <st1:place w:st="on">
                        <st1:city w:st="on">Madison</st1:city></st1:place>, December 1993. 
                        </li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/plpc_tr.ps">Sufficient System Requirements for Supporting the PLpc Memory Model</a>, 
                        S.V. Adve, K. Gharachorloo, A. Gupta, J.L. Hennessy, and M.D. Hill, 
                        Computer Sciences Technical Report #1200, University of Wisconsin, 
                        Madison, December 1993. Also available as Technical Report 
                        #CSL-TR-93-595, 
                        <st1:place w:st="on">
                        <st1:placename w:st="on">Stanford</st1:placename>
                        <st1:placetype w:st="on">University</st1:placetype></st1:place>, 
                        December 1993. </li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/tpds93.ps">A 
                        Unified Formalization of Four Shared-Memory Models</a>, S.V. Adve 
                        and M.D. Hill, <i>IEEE Transactions on Parallel and Distributed 
                        Systems 4, 6</i> (June 1993), 613-624. </li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/drf1_tr.ps">Sufficient Conditions for Implementing the Data-Race-Free-1 Memory 
                        Model</a>, S.V. Adve and M.D. Hill, Computer Sciences Technical 
                        Report #1107, University of Wisconsin, Madison, September 1992.</li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/jpdc92.ps">Programming for Different Memory Consistency Models</a>, K. 
                        Gharachorloo, S.V. Adve, A. Gupta, J.L. Hennessy, and M.D. Hill, <i>Journal of Parallel and Distributed Computing,</i> August 1992, 
                        399-407. </li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca91.coherence.ps">Comparison of Hardware and Software Cache Coherence Schemes</a>, 
                        S.V. Adve, V.S. Adve, M.D. Hill, and M.K. Vernon, <i>Proceedings of 
                        the 18th Annual International Symposium on Computer Architecture</i>, 
                        May 1991, 298-308. Also appears in <i>The Cache-Coherence Problem in 
                        Shared-Memory Multiprocessors: Hardware Solutions,</i> edited by 
                        Milo Tomasevic and Veljko Milutinovic, IEEE Computer Society Press, 
                        1993. An
                        <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca91.coherence.tr.ps">extended version 
                        </a>appears in Computer Sciences Technical Report 
                        #1012, 
                        <st1:place w:st="on">
                        <st1:placetype w:st="on">University</st1:placetype> of 
                        <st1:placename w:st="on">Wisconsin</st1:placename></st1:place>, Madison, 
                        March 1991. </li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca91.dataraces.ps">Detecting Data Races on Weak Memory Systems</a>, S.V. Adve, M.D. 
                        Hill, B.P. Miller, and R.H.B. Netzer, <i>Proceedings of the 18th 
                        Annual International Symposium on Computer Architecture,</i> May 
                        1991, 234-243. </li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca90.ps">Weak 
                        Ordering - A New Definition</a>, S.V. Adve and M.D. Hill, <i>Proceedings of the 17th Annual International Symposium on Computer 
                        Architecture,</i> May 1990, 2-14. </li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/icpp90.ps">Implementing Sequential Consistency in Cache-Based Systems</a>, S.V. 
                        Adve and M.D. Hill, <i>Proceedings of the 1990 International 
                        Conference on Parallel Processing,</i> August 1990, I47-I50. </li>
a882 12

                <li class="style12" style="margin-bottom: 12pt;">
                <a href="http://rsim.cs.uiuc.edu/Talks/13-denovond-asplos.pptx">
                DeNovoND: Efficient Hardware Support for Disciplined Non-Determinism</a>
                in ASPLOS 2013, March 2013.
                </li> 
                <li class="style12" style="margin-bottom: 12pt;">
                <a href="http://rsim.cs.uiuc.edu/Talks/11-denovo-pact.pptx">
                DeNovo: Rethinking the Multicore Memory Hierarchy for Disciplined Parallelism</a>
                in the best paper session of PACT 2011, October 2011.
                </li> 

d884 37
a920 7
            <a href="http://rsim.cs.uiuc.edu/Talks/11-ics-keynote.pdf">Rethinking 
                        Shared-Memory Languages and Hardware</a>, keynote at ICS, June 2011. 
                        Here is a <a href="http://www.youtube.com/watch?v=Xy5_LOPBbOI">video</a> 
                        of a similar talk given at the Triangle distinguished lecture 
                        series, Duke University, April 2011. 
          </li>

d922 4
a925 5
            <a href="http://rsim.cs.uiuc.edu/Talks/10-denovo-upcrc-seminar.pptx">
              DeNovo: Rethinking the Multicore Memory Hierarchy for Disciplined Parallelism</a>
            in the "UPCRC Seminar", sponsored by Intel and Microsoft, December 2010.
          </li>

d927 4
a930 6
            <a href="http://rsim.cs.uiuc.edu/Talks/10-pradeep-gsrc-eseminar.pdf">
              SWAT: A Complete Solution for In-Core Fault Resiliency
                          </a>
            in "GSRC eSeminar series", October 2010.
          </li>

d932 5
a936 6
            <a href="http://rsim.cs.uiuc.edu/Talks/10-pldi-adve-boehm-tutorial.pdf">
                        Semantics of Shared Variables and Synchronization a.k.a. Memory 
                        Models </a>, tutorial by S. V. Adve and H.-J. Boehm at PLDI, June 
                        2010. 
          </li>

d938 4
a941 23
                        <a href="http://rsim.cs.uiuc.edu/Talks/10-denovo-upcrc-summit.pptx">DeNovo: Rethinking Hardware for Disciplined Parallelism</a>
            in the "UPCRC Illinois Summit", sponsored by Intel and Microsoft, March 2010.
                        </li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/Talks/10-acar.pptx">Rethinking Hardware and Software for Disciplined Parallelism</a>, 
                        in the "Advancing Computer Architecture Research" workshop sponsored by CRA/CCC, 
                        Feb 2010. </li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/Talks/10-MI-denovo.pptx">Memory Models: A Case for 
Rethinking Parallel Languages and Hardware</a>, 
                        a distinguished lecture by Sarita Adve at the University of Michigan, Feb 2010. 
                        </li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/Talks/10-MI-swat.pptx">SWAT: Designing Resilient Hardware by
Treating Software Anomalies</a>, 
                        an invited talk by Sarita Adve at the University of Michigan, Feb 2010. 
                        Versions of this talk have been given at various places, including Wisconsin, Intel, and various GSRC meetings.</li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/Talks/09-podc-spaa-memory-models.ppt">Memory Models: A Case for 
Rethinking Parallel Languages and Hardware</a>, 
                        keynote talk at a plenary session of PODC and SPAA, Aug 2009.</li>


d943 3
a945 2
                <p>&nbsp;</p>
                
d951 32
a982 32
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/Pubs/pradeep-ramachandran-thesis.pdf"> 
                        Detecting and Recovering from In-core Hardware Faults through Software 
                        Anomaly Treatment</a>, 
                        Pradeep Ramachandran, 2011. &nbsp; </li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/Pubs/alex-li-thesis.pdf">SWAT: 
                        Designing Resilient Hardware by Treating Software Anomalies</a>, 
                        Man-Lap (Alex) Li, 2009. &nbsp; </li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/Pubs/jerry-li-phd-thesis.pdf">Soft 
                        Error Modeling And Analysis for Microprocessors</a>, Xiaodong 
                        (Jerry) Li, 2008. &nbsp; </li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/Pubs/srinivsn-phd-thesis.pdf">
                        Lifetime Reliability Aware Microprocessors </a>, Jayanth Srinivasan, 
                        2006. &nbsp; </li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/Pubs/sasanka-phd-thesis.pdf">ALP: 
                        Energy Efficient Support for All Levels of Parallelism for Complex 
                        Media Applications</a>, Ruchira Sasanka, 2005. &nbsp; </li>
                        <li class="style12" style="margin-bottom: 12pt;">General-Purpose 
                        Processors for Multimedia Applications: Predictability and Energy 
                        Efficiency, Christopher Hughes, 2003. &nbsp; </li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/Pubs/phdthesis-pai.pdf">
                        Exploiting Instruction-Level Parallelism for Memory System 
                        Performance</a>, Vijay Pai, 2000 &nbsp; </li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.illinois.edu/Pubs/2000_PhdThesis_ParthaRanganathan.pdf">
                        General-Purpose Architectures for Media Processing and Database 
                        Workloads</a>, Parthasarathy Ranganthan, 2000. &nbsp; </li>
d984 7
a990 7
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/~sadve/Publications/thesis.pdf">
                        Designing Memory Consistency Models for Shared-Memory 
                        Multiprocessors</a>, Sarita V. Adve, Available as Computer 
                        Sciences Technical Report #1198, University of Wisconsin, 
                        Madison, December 1993. 
                        </li>
d998 65
a1062 65
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/Pubs/smolinski.ms.thesis.pdf">
                        Eliminating On-Chip Traffic Waste: Are We There Yet?</a>,
                        Robert Smolinski, 2013 &nbsp; </li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/Pubs/komuravelli.ms.thesis.pdf">
                        Verification and Performance of the DeNovo Cache Coherence Protocol</a>,
                        Rakesh Komuravelli, 2010 &nbsp; </li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/Pubs/hari.ms.thesis.pdf">Low-cost 
                        Hardware Fault Detection and Diagnosis for Multicore Systems Running 
                        Multithreaded Workloads</a>, Siva Kumar Sastry Hari, 2009 &nbsp; </li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/Pubs/Ramachandran.ms.thesis.pdf">
                        Limitations of the MTTF metric for architecture-level lifetime 
                        reliability analysis</a>, Pradeep Ramachandran, 2007 &nbsp; </li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/Pubs/li.ms.thesis.pdf">Data-Level 
                        and Thread-Level Parallelism in Emerging Multimedia Applications</a>, 
                        Man-Lap (Alex) Li, 2005 &nbsp; </li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/Pubs/vardhan.ms.thesis.pdf">
                        Integrated Global and Per-Application Cross-Layer Adaptations for 
                        Saving Energy</a>, Vibhore Vardhan, 2004 &nbsp; </li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/Pubs/gupta.ms.thesis.pdf">Joint 
                        Processor-Memory Adaptation for Energy for General-Purpose 
                        Applications</a>, Ritu Gupta, 2004 &nbsp; </li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/Pubs/srinivsn-ms-thesis.pdf">
                        Architectural Adaptation for Thermal Control</a>, Jayanth 
                        Srinivasan, 2002 &nbsp; </li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/Pubs/ruchira_ms.pdf">Combining 
                        Intra-Frame with Inter-Frame Hardware Adaptations to Save Energy</a>, 
                        Ruchira Sasanka, 2002 &nbsp; </li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/Pubs/rohit-jain.ms.ps">Soft 
                        Real-Time Scheduling on a Simultaneous Multithreaded Processor</a>, 
                        Rohit Jain, 2002 &nbsp; </li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/Pubs/pkaulmsthesis.pdf">Variability 
                        in the Execution of Multimedia Applications and Implications for 
                        Architecture</a>, Praful Kaul, 2002 &nbsp; </li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/Pubs/chris_hughes_ms.pdf">
                        Prefetching Linked Data Structures in Sustems with Merged DRAM-Logic</a>, 
                        Chris J. Hughes, 2002 &nbsp; </li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/Pubs/murthy_ms.ps">Improving the 
                        Speed vs. Accuracy Tradeoff for Simulating Shared-Memory 
                        Multiprocessors with ILP Processors</a>, S. Murthy Durbhakula, 1998 
                        &nbsp; </li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/Pubs/hazim_ms.ps">Fine-Grain 
                        Producer-Initiated Communication in Cache-Coherent Multiprocessors</a>, 
                        Hazim Abdel-Shafi, 1997 &nbsp; </li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/Pubs/vijay_ms.ps">The Impact of 
                        Instruction-Level Parallelism on Multiprocessor Performance and 
                        Simulation Methodology</a>, Vijay Pai, 1997 &nbsp; </li>
                        <li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/Pubs/partha_ms.ps">An Evaluation of 
                        Memory Consistency Models for Shared-Memory Systems with ILP 
                        Processors</a>, Parthasarathy Ranganathan, 1997 &nbsp; </li>
d1064 8
a1071 5
                  </td>
      </tr>
      <tr>
        <td class="body_content" style="font-size: small; text-align: center;" valign="top">
                &nbsp;</td>
d1073 20
a1092 23
    </table></td>
    <td class="shadow_right">&nbsp;</td>
  </tr>
  <tr>
    <td class="shadow_left">&nbsp;</td>
    <td class="middle_spacer"><div class="bottom_content"></div></td>
    <td class="shadow_right">&nbsp;</td>
  </tr>
  <tr>
    <td class="shadow_left">&nbsp;</td>
    <td class="bottom_link_container">
      <p>
      </p>
      <p>
        <!-- All Right Reserved &copy; 2006 by bprizze<br /> -->
        <!-- http://heartlessg.4uhost.info Web Master -->
      </p>
      <p/>
    </td>
    <td class="shadow_right">&nbsp;</td>
  </tr>
</table>
</body>
@


1.54
log
@*** empty log message ***
@
text
@d979 4
@


1.53
log
@*** empty log message ***
@
text
@d155 9
@


1.52
log
@*** empty log message ***
@
text
@d852 1
a852 1
                <a href="http://rsim.cs.uiuc.edu/Talks/13-denovomd-asplos.pptx">
@


1.51
log
@*** empty log message ***
@
text
@d852 5
@


1.50
log
@*** empty log message ***
@
text
@d159 1
a159 1
                      <i> 18th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), </i>
@


1.49
log
@*** empty log message ***
@
text
@d155 8
@


1.48
log
@*** empty log message ***
@
text
@d182 2
a183 2
                        <!-- <a href="http://rsim.cs.illinois.edu/Pubs/12-ASPLOS-Hari.pdf"> -->
			<a href="http://dl.acm.org/authorize?6607790"> Relyzer: Exploiting Application-Level Fault Equivalence 
d267 1
a267 2
                        <!-- <a href="http://rsim.cs.uiuc.edu/Pubs/09-MICRO-Hari.pdf"> -->
                        <a href="http://dl.acm.org/authorize?100183">
@


1.47
log
@*** empty log message ***
@
text
@d182 2
a183 1
                        <a href="http://rsim.cs.illinois.edu/Pubs/12-ASPLOS-Hari.pdf"> Relyzer: Exploiting Application-Level Fault Equivalence 
d267 4
a270 3
                        <a href="http://rsim.cs.uiuc.edu/Pubs/09-MICRO-Hari.pdf">mSWAT: 
                        Low-Cost Hardware Fault Detection and Diagnosis for Multicore 
                        Systems</a>, Siva Kumar Sastry Hari, Man-Lap Li, Pradeep 
@


1.46
log
@Fixed text on RSim webpage for 2012 HotPar VISC paper.
@
text
@d174 1
a174 1
                        A. Pellegrini, R. Smolinski, X. Fu, L. Chen, S. K. S.  Hari, J.
@


1.45
log
@Added PDF to RSim publications page for 2012 HotPar VISC paper.
@
text
@d160 1
a160 1
                        to appear in <i>4th USENIX Workshop on Hot Topics in Parallelism 
@


1.44
log
@Added VISC HotPar 2012 paper to publications for RSim page.
@
text
@d156 2
a157 1
                        Virtual Instruction Set Computing for Heterogeneous Systems, 
@


1.43
log
@*** empty log message ***
@
text
@d9 1
a9 1
	font-size: medium;
d12 1
a12 1
	font-size: medium;
d15 6
a20 6
	border-left-style: solid;
	border-left-width: 1px;
	border-right: 1px solid #C0C0C0;
	border-top-style: solid;
	border-top-width: 1px;
	border-bottom: 1px solid #C0C0C0;
d23 5
a27 5
	padding: 0px;
	margin: 0px;
	list-style-type: none;
	position: absolute;
	display: none;
d31 2
a32 2
	color: #FFFFFF;
	text-align: center;
d35 1
a35 1
	display: block;
d38 1
a38 1
	text-decoration: none;
d41 2
a42 2
	opacity: 0.8;
	filter:alpha(opacity=80);
d45 1
a45 1
	color: #CCCCCC;
d48 1
a48 1
	color: #FFFFFF;
d51 1
a51 1
	text-align: left;
d54 2
a55 2
	font-weight: bold;
	text-align: right;
d58 2
a59 2
	font-size: medium;
	font-weight: bold;
d62 3
a64 3
	font-weight: bold;
	text-align: left;
	font-size: medium;
d74 1
a74 1
	<table width="100%" border="0" cellspacing="10" cellpadding="0">
d83 1
a83 1
		<!--   	Search the website <br /> -->
d99 1
a99 1
	  <td class="horizontal_column">&nbsp;</td>
d101 1
a101 1
	<table width="100%" border="0" cellpadding="0" cellspacing="0" class="linkcontainer">
d105 7
a111 7
				  Projects</a></div>
			<ol>
				<li class="style8"> <a class="main_link" href="http://rsim.cs.uiuc.edu/swat"> SWAT  </a> </li>
				<li class="style8"> <a class="main_link" href="http://rsim.cs.uiuc.edu/denovo"> DeNovo </a> </li>
				<li class="style8"> <a class="main_link" href="http://dpj.cs.uiuc.edu/DPJ/Home.html"> DPJ </a> </li>
				<li class="style8"> <a class="main_link" href="projects.html#matured"> Matured Projects </a> </li>
			</ol>
d113 1
a113 1
	  </td>
d116 1
a116 1
			  People</a></div></td>
d118 1
a118 1
			  Publications</a></div></td>
d120 1
a120 1
			  Software</a></div></td>
d139 1
a139 1
	<table width="100%" cellspacing="0" cellpadding="0" class="style5">
d142 26
a167 18
		<p class="style12"><b>
		<span style="font-size: 18pt; font-family: Arial;"><a name="top">Group Publications</a></span></b></p>
		<p class="style12"><b><a href="#main"> <span class="projects">Papers</span></a></b></p>
		<p class="style12"><b><a href="#talks"> <span class="projects">Talks</span></a></b></p>
		<p class="style12"><b><a href="#phd"><span class="projects">Ph.D. Theses</span></a></b></p>
		<p class="style12"><b><a href="#ms"><span class="projects">M.S. Theses</span></a></b></p>
		
		<p>&nbsp;</p>
		
		
		<p class="style12"><a name="main"><span class="style15">Papers</span></a><br style="clear:both" />
		</p>
		<ul type="disc">
			<li class="style12" style="">
			<a href="http://rsim.cs.illinois.edu/Pubs/12-DSN-Hari.pdf">
			Low-cost Program-level Detectors for Reducing Silent Data Corruptions</a>, 
			Siva Kumar Sastry Hari, Sarita V. Adve, Helia Naeimi, 
			to apprear in the <i>Proceedings of the IEEE/IFIP International
d169 20
a188 20
			<br /><br />
			</li>
			<li class="style12" style="">
			<a href="http://rsim.cs.illinois.edu/~shari2/pubs/12-DATE-Pellegrini.pdf"> CrashTest'ing SWAT: Accurate, Gate-Level Evaluation of Symptom-Based Resiliency Solutions</a>,
			A. Pellegrini, R. Smolinski, X. Fu, L. Chen, S. K. S.  Hari, J.
			Jiang, S. V. Adve, T. Austin, V. Bertacco, in the <i>Proceedings of
			the Design, Automation and Test in Europe
				(DATE) </i>, March 2012. 
			<br /><br />
			</li>

			<li class="style12" style="">
			<a href="http://rsim.cs.illinois.edu/Pubs/12-ASPLOS-Hari.pdf"> Relyzer: Exploiting Application-Level Fault Equivalence 
			to Analyze Application Resiliency to Transient Faults</a>, 
			Siva Kumar Sastry Hari, Sarita V. Adve, Helia Naeimi, and Pradeep Ramachandran, 
			to appear in the
			<i style="">Proceedings of Architectural Support for Programming Languages and 
			Operating Systems (ASPLOS), </i> March 2012. 
			<br /><br />
			</li>
d201 26
a226 26
			<li class="style12" style="">
			<a href="http://rsim.cs.uiuc.edu/Pubs/11SELSE-Ramachandran.pdf">Understanding When Symptom Detectors Work by Studying Data-Only Application Values</a>, 
			Pradeep Ramachandran, Siva Kumar Sastry Hari, Sarita Adve, and Helia Naeimi,
			in the
			<i style="">Proceedings of IEEE Workshop on Silicon Errors in Logic - System Effects (SELSE), 
			</i> March 2011. 
			<br /><br />
			</li>
			<li class="style12" style="">
			<a href="http://rsim.cs.uiuc.edu/Pubs/11SELSE-Hari.pdf">Relyzer: Application Resiliency Analyzer for Transient Faults</a>, 
			Siva Kumar Sastry Hari, Helia Naeimi, Pradeep Ramachandran, and Sarita Adve, 
			in the
			<i style="">Proceedings of IEEE Workshop on Silicon Errors in Logic - System Effects (SELSE), 
			</i> March 2011. 
			<br /><br />
			<li class="style12" style="">
			<a href="http://rsim.cs.uiuc.edu/Pubs/11DATE.pdf">Architectures for 
			Online Error Detection and Recovery in Multicore Processors</a>, 
			Dimitris Gizopoulos, Mihalis Psarakis, Sarita V. Adve,
			Pradeep Ramachandran, Siva Kumar Sastry Hari, Daniel Sorin, 
			Albert Meixner, Arijit Biswas, and Xavier Vera, 
			to appear in the
			<i style="">Proceedings of the Design, Automation and Test in Europe (DATE), 
			</i> March 2011. 
			<br /><br />
			</li>
d228 1
a228 1
			<li class="style12" style="">
d230 2
a231 2
			Parallel SAH k-D Tree Construction</a>,
			Byn Choi, Rakesh Komuravelli, Victor Lu, Hyojin Sung, Robert L. Bocchino, Sarita V. Adve, and John C. Hart,
d235 1
a235 1
			<li class="style12" style="">
d237 2
a238 2
			DeNovo: Rethinking Hardware for Disciplined Parallelism</a>,
			Byn Choi, Rakesh Komuravelli, Hyojin Sung, Robert Bocchino, Sarita V. Adve, and Vikram V. Adve,
d251 19
a269 19
			<li class="style12" style="">
			<a href="http://rsim.cs.uiuc.edu/Pubs/10-cacm-memory-models.pdf">
			Memory Models: A Case for Rethinking Parallel Languages and Hardware</a>, 
			S. V. Adve and H.-J. Boehm, to appear in the <i>Communications of 
			the ACM (CACM)</i>. <br /> &nbsp;</li>

			<li class="style12" style="">
			<a href="http://rsim.cs.uiuc.edu/Pubs/adve-10-acar-position.pdf">
			Rethinking Hardware (and Software) for Disciplined Parallelism,</a> Sarita 
			V. Adve, position paper for the &quot;Advancing Computer 
			Architecture Research&quot; workshop sponsored by CRA/CCC, February 
			2010. <br /> &nbsp;</li>

			<li class="style12" style="">
			<a href="http://rsim.cs.uiuc.edu/Pubs/09-MICRO-Hari.pdf">mSWAT: 
			Low-Cost Hardware Fault Detection and Diagnosis for Multicore 
			Systems</a>, Siva Kumar Sastry Hari, Man-Lap Li, Pradeep 
			Ramachandran, Byn Choi, and Sarita V. Adve, in the <i style="">Proceedings of the 42nd International Symposium on 
			Microarchitecture (MICRO),</i> December 2009.  <br /> &nbsp;</li>
d271 1
a271 1
			<li class="style12" style="">
d280 5
a284 566
			<li class="style12" style="">
			<a href="http://rsim.cs.illinois.edu/denovo/hotpar2009.pdf">Parallel 
			Programming Must Be Deterministic by Default, </a>R. Bocchino, V. 
			Adve, S. Adve, and M. Snir. First USENIX Workshop on Hot Topics in 
			Parallelism (HotPar), March 2009.<br />&nbsp;</li>

			<li class="style12" style="">
			<a href="http://rsim.cs.illinois.edu/Pubs/grace-2-2009.pdf">GRACE-2: 
			Integrating Fine-Grained Application Adaptations with Global 
			Adaptation for Saving Energy </a>Vibhore Vardhan, Daniel Sachs, 
			Wanghong Yuan, Albert F. Harris III, Sarita Adve, Douglas Jones, 
			Robin Kravets, and Klara Nahrstedt, <i>in the 
			International Journal of Embedded Systems (IJES), Special Issue on 
			&quot;Low-Power Real-Time Embedded Computing&quot;, Vol. 4, No. 2, 
			2009</i>.  
			(Extended version of a paper in the Workshop on Power Aware 
			Real-Time Computing (PARC), 2005.)<br />&nbsp;</li>
			<li class="style12" style="">
			<a href="http://rsim.cs.illinois.edu/Pubs/09HPCA-Li.pdf">Accurate 
			Microarchitecture-Level Fault Modeling for Studying Hardware Faults</a>, 
			Man-Lap Li, Pradeep Ramachandran, Ulya R. Karpuzcu, Siva Kumar 
			Sastry Hari, and Sarita V. Adve, to appear in the <i style="">Proceedings of the 15th International Symposium on High-Performance 
			Computer Architecture (HPCA),</i> February 2009.<br />&nbsp;</li>
			<li class="style12" style="">
			<a href="http://www.upcrc.illinois.edu/whitepaper.php">Parallel 
			Computing Research at Illinois: The UPCRC Agenda,</a> Sarita V. 
			Adve, Vikram S. Adve, Gul Agha, Matthew I. Frank, Maria J. Garzaran, 
			John C. Hart, Wen-mei W. Hwu, Ralph E. Johnson, Laxmikant V. Kale, 
			Rakesh Kumar, Darko Marinov, Klara Nahrstedt, David Padua, 
			Madhusudan Parthasarathy, Sanjay J. Patel, Grigore Rosu, Dan Roth, 
			Marc Snir, Josep Torrellas, and Craig Zilles,
			<a href="http://www.upcrc.illinois.edu/whitepaper.php" style="color: blue; text-decoration: underline;">http://www.upcrc.illinois.edu/whitepaper.php</a>, November 2008.
			<br /><br style="clear:both" /></li>
			<li class="style12" style="">
			<a href="http://rsim.cs.illinois.edu/Pubs/08DSN-Ramachandran.pdf">Statistical Fault Injection</a>, Pradeep Ramachandran, Prabhakar 
			Kudva, Jeffrey Kellington, John Schumann and Pia Sanda, to appear in 
			the <i style="">Proceedings of the International Conference on 
			Dependable Systems and Networks (DSN),</i> June 2008.
			<br style="clear:both" /><br style="clear:both" /></li>
			<li class="style12" style="">
			<a href="http://rsim.cs.illinois.edu/Pubs/08DSN-Li.pdf">Trace-Based 
			Microarchitecture-Level Diagnosis of Permanent Hardware Faults</a>, 
			Man-Lap Li, Pradeep Ramachandran, Swarup Kumar Sahoo, Sarita Adve, 
			Vikram Adve, and Yuanyuan Zhou, to appear in the <i style="">Proceedings of the International Conference on Dependable Systems 
			and Networks (DSN),</i> June 2008. <br style="clear:both" />
			<br style="clear:both" /></li>
			<li class="style12" style="">
			<a href="http://rsim.cs.illinois.edu/Pubs/08DSN-Sahoo.pdf">Using 
			Likely Program Invariants to Detect Hardware Errors</a>, Swarup 
			Kumar Sahoo, Man-Lap Li, Pradeep Ramachandran, Sarita Adve, Vikram 
			Adve, and Yuanyuan Zhou, to appear in the <i style="">Proceedings of 
			the International Conference on Dependable Systems and Networks 
			(DSN),</i> June 2008. <br style="clear:both" />
			<br style="clear:both" /></li>
			<li class="style12">
			<a href="http://rsim.cs.illinois.edu/Pubs/08ISCA.pdf">Online 
			Estimation of Architectural Vulnerability Factor for Soft Errors</a>, 
			Xiaodong Li, Sarita V. Adve, Pradip Bose, and Jude A. Rivers, to 
			appear in the <i style="">Proceedings of 35th International 
			Symposium on Computer Architecture (ISCA '08),</i> June 2008.
			<br style="clear:both" />&nbsp; </li>
			<li class="style12">
			<a href="http://rsim.cs.illinois.edu/Pubs/08PLDI.pdf">Foundations of 
			the C++ Concurrency Memory Model, Hans-J. Boehm and Sarita V. Adve</a>, 
			to appear in the <i style="">Proceedings of the Conference on 
			Programming Language Design and Implementation (PLDI),</i> June 
			2008. <br style="clear:both" />&nbsp; </li>
			<li class="style12">
			<a href="http://rsim.cs.illinois.edu/Pubs/08ISPASS.pdf">Metrics for 
			Architecture-Level Lifetime Reliability Analysis</a>, Pradeep 
			Ramachandran, Sarita V. Adve, Pradip Bose, Jude A. Rivers, and 
			Jayanth Srinivasan to appear in <i>IEEE International Symposium on 
			Performance Analysis of Systems and Software (ISPASS) </i>April 
			2008. <br style="clear:both" />&nbsp; </li>
			<li class="style12">
			<a href="http://rsim.cs.illinois.edu/Pubs/08SELSE-Li.pdf">SWAT: An 
			Error Resilient System</a>, Man-Lap Li, Pradeep Ramachandran, Sarita 
			Adve, Vikram Adve, and Yuanyuan Zhou <i>, to appear in the Fourth 
			Workshop on Silicon Errors in Logic - System Effects (SELSE - IV)</i>, 
			March 2008. <br />&nbsp; </li>
			<li class="style12">
			<a href="http://rsim.cs.illinois.edu/Pubs/08SELSE-Parulkar.pdf">OpenSPARC: An Open Platform for Hardware Reliability Experimentation</a> 
			Ishwar Parulkar, Alan Wood, James C. Hoe, Babak Falsafi, Sarita V. 
			Adve, Josep Torrellas, and Subhasish Mitra, <i>to appear in the 
			Fourth Workshop on Silicon Errors in Logic - System Effects (SELSE - 
			IV)</i>, March 2008. <br />&nbsp; </li>
			<li class="style12">
			<a href="http://rsim.cs.illinois.edu/Pubs/08ASPLOS.pdf">Understanding the Propagation of Hard Errors to Software and 
			Implications for Resilient System Design</a>, Man-Lap Li, Pradeep 
			Ramachandran, Swarup Kumar Sahoo, Sarita Adve, Vikram Adve, and 
			Yuanyuan Zhou <i>, Proceedings of International Conference on 
			Architectural Support for Programming Languages and Operating 
			Systems (ASPLOS), March 2008 </i>.<br />&nbsp; </li>
			<li class="style12">
			<a href="http://rsim.cs.illinois.edu/Pubs/07TACO.pdf">Joint 
			Processor-Memory Adaptation for Energy </a>, X. Li, R. Gupta, S. V. 
			Adve, and Y. Zhou, in <i>ACM Transactions on Architecture and Code 
			Optimization (ACM TACO), vol. 4, no. 3, September 2007.</i> <br />&nbsp; 
			</li>
			<li class="style12">
			<a href="http://rsim.cs.illinois.edu/Pubs/07dsn.pdf">Architecture-Level Soft Error Analysis: Examining the Limits of 
			Common Assumptions </a>, X. Li, S. V. Adve, P. Bose, and J. A. 
			Rivers, To appear in the <i>Proceedings of the International 
			Conference on Dependable Systems and Networks (DSN),</i> June 2007. 
			An <a href="http://rsim.cs.uiuc.edu/Pubs/07dsn-tr.pdf">extended 
			version </a>appears as Technical Report UIUCDCS-R-2007-2833, 
			Department of Computer Science,
       		<st1:place w:st="on">
			<st1:placetype w:st="on">University</st1:placetype>
        	of 
			<st1:placename w:st="on">Illinois</st1:placename></st1:place>, March 
			2007. <br />&nbsp; </li>
			<li class="style12">
			<a href="http://rsim.cs.uiuc.edu/Pubs/Li-selse07.pdf">Towards a 
			Hardware-Software Co-designed Resilient System</a>, Man-Lap Li, 
			Pradeep Ramachandran, Sarita Adve, Vikram Adve and Yuanyuan Zhou <i>, Third Workshop on Silicon Errors in Logic - System Effects (SELSE 
			- III)</i>, April 2007. <br />&nbsp; </li>
			<li class="style12">
			<a href="http://rsim.cs.uiuc.edu/Pubs/sasanka-taco07.pdf">ALP: 
			Efficient Support for All Levels of Parallelism for Complex Media 
			Applications</a>, R. Sasanka, M. Li, S. V. Adve, Y.-K. Chen, E. 
			Debes, <i>ACM Transaction on Architecture and Code Optimization (ACM 
			TACO)</i>, vol. 4, no. 1, article 3, March 2007. <br />&nbsp; </li>
			<li class="style12"><span style="">
			<a href="http://rsim.cs.uiuc.edu/Pubs/sigmetrics07.pdf">Managing 
			Energy-Performance Tradeoffs for Multithreaded Applications on 
			Multiprocessor Architectures</a>, </span>
			<st1:place w:st="on">
			<st1:placename w:st="on">Soyeon</st1:placename>
			<st1:placetype w:st="on">Park</st1:placetype></st1:place>, Weihang 
			Jiang, Yuanyuan Zhou, and Sarita Adve. To appear in the Proceedings 
			of the International Conference on Measurement and Modeling of 
			Computer Systems (SIGMETRICS), 2007.<br style="clear:both" />
			<br style="clear:both" /></li>
			<li class="style12">
			<a href="http://rsim.cs.illinois.edu/Pubs/06MOBILE.pdf">GRACE-1: 
			Cross-Layer Adaptation for Multimedia Quality and Battery Energy</a>, 
			W. Yuan, K. Nahrstedt, S. V. Adve, R. H. Kravets, and D. L. Jones,
			<i>IEEE Transactions on Mobile Computing, Vol.5, No. 7,</i> July, 
			2006.<br />&nbsp; </li>
			<li class="style12">
			<a href="http://rsim.cs.uiuc.edu/Pubs/ALPBench-iiswc05.pdf">The 
			ALPBench Benchmark Suite for Complex Multimedia Applications</a>, 
			Man-Lap Li, Ruchira Sasanka, Sarita V. Adve, Yen-Kuang Chen, Eric 
			Debes. To appear in<i> the Proceedings of the IEEE International 
			Symposium on Workload Characterization (IISWC-2005), </i>October 
			2005<br />&nbsp; </li>
			<li class="style12">
			<a href="http://rsim.cs.uiuc.edu/grace/papers/05parc.pdf">Integrating Fine-Grained Application Adaptation with Global 
			Adaptation for Saving Energy</a>, V. Vardhan, D. G. Sachs, W. Yuan, 
			A. F. Harris, S. V. Adve, D. L. Jones, R. H. Kravets, and K. 
			Nahrstedt, <i>Proceedings of the 2nd International Workshop on 
			Power-Aware Real-Time Computing (PARC),</i> September 2005.<br />&nbsp; 
			</li>
			<li class="style12">
			<a href="http://rsim.cs.uiuc.edu/Pubs/Li_ACMTOS.pdf">Performance 
			Directed Energy Management for Main Memory and Disks</a>, X. Li, Z. 
			Li, Y. Zhou, S. V. Adve, <i>ACM Transactions on Storage, Vol 01, No. 
			03, August 2005. </i>&nbsp;(Extended version of the paper in ASPLOS 
			2004.)<br />&nbsp; </li>
			<li class="style12">
			<a href="http://rsim.cs.illinois.edu/Pubs/05ieee-micro.pdf">Lifetime 
			Reliability: Toward an Architectural Solution,</a> J. Srinivasan, S. 
			V. Adve, P. Bose, and J. A. Rivers. <i>IEEE Micro<span style="color: black;">,</span></i><span style="color: black;"> 
			special issue on Emerging Trends, vol. 25, issue 3, May-June 2005, 
			2-12.</span><br />&nbsp; </li>
			<li class="style12">
			<a href="http://rsim.cs.uiuc.edu/Pubs/05wddd.pdf">The Importance of 
			Heat-Sink Modeling for DTM and a Correction to &quot;Predictive DTM for 
			Multimedia Applications&quot;</a>, Jayanth Srinivasan and Sarita V. Adve,<i>
			</i>To appear in the<i> Proceedings of the Fourth Annual Workshop on 
			Duplicating, Deconstructing, and Debunking (WDDD) at ISCA-05, </i>June 2005.<br />&nbsp; 
			</li>
			<li class="style12">
			<a href="http://rsim.cs.uiuc.edu/Pubs/isca05.pdf">Exploiting 
			Structural Duplication for Lifetime Reliability Enhancement</a>, 
			Jayanth Srinivasan, Sarita V. Adve, Pradip Bose, Jude A. Rivers<i>, 
			Proceedings of the 32nd International Symposium on Computer 
			Architecture (ISCA'05) </i>June 2005. (Corrected version.)<br />&nbsp; 
			</li>
			<li class="style12">
			<a href="http://rsim.cs.illinois.edu/Pubs/05dsn.pdf">SoftArch: An 
			Architecture Level Tool for Modeling and Analyzing Soft Errors</a>, 
			X. Li, S. V. Adve, P. Bose, and J. A. Rivers, To appear in the <i>Proceedings of the International Conference on Dependable Systems 
			and Networks (DSN),</i> June 2005.<br />&nbsp; </li>
			<li class="style12">
			<a href="http://rsim.cs.illinois.edu/Pubs/05selse.pdf">SER Scaling 
			Analysis of a Modern Superscalar Processor with SoftArch</a>, X. Li, 
			S. V. Adve, P. Bose, and J. A. Rivers, <i>Proceedings of the 1<sup>st</sup> 
			Workshop on the System Effects of Logic Soft</i> <i>Errors (SELSE)</i>, 
			April 2005.<br />&nbsp; </li>
			<li class="style12">
			<a href="http://rsim.cs.illinois.edu/Pubs/05jpdc.pdf">Memory Side 
			Prefetching for Linked Data Structures</a>, C. J. Hughes and S. V. 
			Adve. <i>Journal of Parallel and Distributed Computing, </i>February 
			2005, 448-463.<br />&nbsp; </li>
			<li class="style12">
			<a href="http://rsim.cs.uiuc.edu/Pubs/popl05.pdf">The Java Memory 
			Model</a>, Jeremy Manson, William Pugh, Sarita V. Adve, <i>Proceedings of the 32nd Symposium on Principles of Programming 
			Languages (POPL) </i>Jan. 2005.<br />&nbsp; </li>
			<li class="style12">
			<a href="http://rsim.cs.uiuc.edu/Pubs/05micro-ieee.pdf">Performance-Directed Energy Management for Storage Systems,</a> X. 
			Li, Z. Li, P. Zhou, Y. Zhou, S. V. Adve, and S. Kumar.&nbsp; <i>IEEE 
			Micro</i>, special issue on the Top Picks from Computer Architecture 
			Conferences from October 2003 to October 2004, vol 24, issue 6, 
			November-December 2004, 38-49. (One of thirteen papers chosen.)
			<br />&nbsp; </li>
			<li class="style12">
			<a href="http://rsim.cs.uiuc.edu/~xli3/Pubs/p075-li.pdf">Performance 
			Directed Energy Management for Main Memory and Disks</a>, Xiaodong 
			Li, Zhengmin Li, Francis Davis, Pin Zhou, Yuanyuan Zhou, Sarita 
			Adve, Sanjeev Kumar, <i>Proceedings of the 12th International 
			Conference on Architectural Support for Programming Languages and 
			Operating Systems (ASPLOS '04) </i>Oct. 2004.<br />&nbsp; </li>
			<li class="style12"><a href="http://rsim.cs.uiuc.edu/Pubs/waci.pdf">A Reliability Odometer - Lemon Check Your Processor</a>, J. 
			Srinivasan, S. V. Adve, P. Bose, and J. A. Rivers, <i>Wild and Crazy 
			Ideas Session at the 11th International Conference on Architectural 
			Support for Programming Languages and Operating Systems (ASPLOS-XI),
			</i>October 2004.<br />&nbsp; </li>
			<li class="style12">JSR 133: Java Memory Model and Thread 
			Specification, July 2004. This is the product of the expert group 
			for the Java Specification Request 133. The primary technical 
			authors are: J. Manson, W. W. Pugh, and S. V. Adve.<br />&nbsp; </li>
			<li class="style12">
			<a href="http://rsim.cs.uiuc.edu/Pubs/srinivasan_dsn.pdf">The Impact 
			of Technology Scaling on Lifetime Reliability</a>, Jayanth 
			Srinivasan, Sarita V. Adve, Pradip Bose, and Jude A. Rivers, <i>Proceedings of International Conference on Dependable Systems and 
			Networks (DSN '04) </i>June 2004.<br />&nbsp; </li>
			<li class="style12">
			<a href="http://rsim.cs.uiuc.edu/Pubs/sasanka-ics04.pdf">The Energy 
			Efficiency of CMP vs. SMT for Multimedia Workloads </a>, R. Sasanka, 
			S. V. Adve, Y. -K. Chen, and E. Debes, <i>Proceedings of the 18th 
			Annual ACM International Conference on Supercomputing (ICS '04)</i> 
			June 2004.<br />&nbsp; </li>
			<li class="style12">
			<a href="http://rsim.cs.uiuc.edu/Pubs/srinivasan_isca04.pdf">The 
			Case for Lifetime Reliability-Aware Microprocessors</a>, Jayanth 
			Srinivasan, Sarita V. Adve, Pradip Bose, and Jude A. Rivers, <i>Proceedings of 31st International Symposium on Computer Architecture 
			(ISCA '04) </i>June 2004.<br />&nbsp; </li>
			<li class="style12">
			<a href="http://rsim.cs.uiuc.edu/Pubs/hughes-isca31.pdf">A Formal 
			Approach to Frequent Energy Adaptations for Multimedia Applications</a>, 
			Christopher J. Hughes and Sarita V. Adve, <i>Proceedings of 31st 
			International Symposium on Computer Architecture (ISCA '04) </i>June 
			2004.<br />&nbsp; </li>
			<li class="style12">
			<a href="http://rsim.cs.uiuc.edu/Pubs/grace.tr.pdf">GRACE: A 
			Hierarchical Adaptation Framework for Saving Energy, </a>D.G. Sachs, 
			W. Yuan, C.J. Hughes, A. Harris, S.V. Adve, D.L. Jones, R.H. 
			Kravets, and K. Nahrstedt, Department of Computer Science, 
			University of Illinois Technical Report UIUCDCS-R-2004-2409, 
			February 2004.<br />&nbsp; </li>
			<li class="style12"><span style=""><span class="MsoHyperlink">GRACE: 
			A Cross-Layer Adaptation Framework for Saving Energy</span></span>, 
			D. G. Sachs, W. Yuan, C. J. Hughes, A. F. Harris, S. V. Adve, D. L. 
			Jones, R. H. Kravets, and K. Nahrstedt, <i>Sidebar in IEEE Computer, 
			special issue on Power-Aware Computing, </i>December 2003, 50-51.<br />&nbsp; 
			</li>
			<li class="style12">
			<a href="http://rsim.cs.uiuc.edu/~sachs/icip6.pdf">Adaptive Video 
			Coding to Reduce Energy on Adaptive General-Purpose Processors</a>, 
			D. G. Sachs, S. Adve, D. L. Jones, <i>Proceedings of the 
			International Conference on Image Processing 2003 (ICIP '03), </i>September 2003.<br />&nbsp; 
			</li>
			<li class="style12">
			<a href="http://rsim.cs.uiuc.edu/Pubs/srinivasan_ics03.pdf">Predictive Dynamic Thermal Management for Multimedia Applications
			</a>, Jayanth Srinivasan and Sarita V. Adve, <i>Proceedings of the 
			17th Annual ACM International Conference on Supercomputing (ICS '03)</i> 
			June 2003, 109-120. <i>See
			<a href="http://rsim.cs.uiuc.edu/Pubs/05wddd.pdf">correction in 
			WDDD'05</a>.</i><br />&nbsp; </li>
			<li class="style12">
			<a href="http://www.cs.uiuc.edu/~sadve/Publications/MMCN03.pdf">Design and Evaluation of A Cross-Layer Adaptation Framework for 
			Mobile Multimedia Systems,</a> Wanghong Yuan, Klara Nahrstedt, 
			Sarita V. Adve, Douglas L. Jones, and Robin H. Kravets, <i>Proceedings of the SPIE Conference on Multimedia Computing and 
			Networking,</i> January 2003.<br />&nbsp; </li>
			<li class="style12">
			<a href="http://www.cs.uiuc.edu/~sadve/Publications/rtss02.pdf">Soft 
			Real-Time Scheduling on a Simultaneous Multithreaded Processor,</a> 
			R. Jain, C. J. Hughes, and S. V. Adve, <i>Proceedings of the 23rd 
			IEEE International Real-Time Systems Symposium (RTSS-2002), </i>December 2002<i>.<br />&nbsp;</i>
			</li>
			<li class="style12">
			<a href="http://www.cs.uiuc.edu/~sadve/Publications/asplos02.pdf">Joint Local and Global Hardware Adaptations for Energy,</a> Ruchira 
			Sasanka, Christopher J. Hughes, and Sarita V. Adve, To appear in the
			<i>Proceedings of the 10th International Conference on Architectural 
			Support for Programming Languages and Operating Systems (ASPLOS-X),
			</i>October 2002.<br />&nbsp; </li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://www.cs.uiuc.edu/~sadve/Publications/shaman02.ps">The 
			Illinois GRACE Project: Global Resource Adaptation through 
			CoopEration,</a> Sarita V. Adve, Albert F. Harris, Christopher J. 
			Hughes, Douglas L. Jones, Robin H. Kravets, Klara Nahrstedt, Daniel 
			Grobe Sachs, Ruchira Sasanka, Jayanth Srinivasan, and Wanghong Yuan,
			<i>Proceedings of the Workshop on Self-Healing, Adaptive, and 
			self-MANaged Systems (SHAMAN)</i> (held in conjunction with the 16th 
			Annual ACM International Conference on Supercomputing), June 2002.</li>
			<li class="style12">
			<a href="http://www.cs.uiuc.edu/~sadve/Publications/computer02.pdf">RSIM: Simulating Shared-Memory Multiprocessors with ILP Processors,</a> 
			C. J. Hughes, V. S. Pai, P. Ranganathan, and S. V. Adve, <i>IEEE 
			Computer, </i>vol. 35, no. 2, special issue on high performance 
			simulators, February 2002, 40-49. <br />&nbsp; </li>
			<li class="style12">
			<a href="http://www.cs.uiuc.edu/~sadve/Publications/computer02.gei.pdf">Performance Simulation Tools, 
			</a>S. S. Mukherjee, S. V. Adve, T. 
			Austin, J. Emer, and P. S. Magnusson, <i>IEEE Computer</i>, vol. 29, 
			no. 12, guest editors' introduction to the special issue on high 
			performance simulators, February 2002, 38-39. <br />&nbsp; </li>
			<li class="style12">
			<a href="http://www.cs.uiuc.edu/~sadve/Publications/micro34.pdf">Saving Energy with Architectural and Frequency Adaptations for 
			Multimedia Applications,</a> C. J. Hughes, J. Srinivasan, and S. V. 
			Adve, <i>Proceedings of the 34th International Symposium on 
			Microarchitecture (MICRO-34)</i>, December 2001, 250-261.
			<a href="http://www.cs.uiuc.edu/~sadve/Publications/micro34-supplement.ps">Click here for supplemental data.</a><br style="clear:both" />
			</li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/nsf-workshop-2001.pdf">Position Paper for NSF Workshop on Computer Performance Evaluation,</a> 
			S. V. Adve, December 2001. </li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://www.cs.uiuc.edu/~sadve/Publications/pact01.ps">Comparing and Combining Read Miss Clustering and Software 
			Prefetching,</a> V. 
			<st1:place w:st="on">S. Pai</st1:place> and S. V. Adve, <i>Proceedings 
			of the International Symposium on Parallel Architectures and 
			Compilation Techniques</i>, September 2001, 292-303.</li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca01.ps">Variability in the Execution of Multimedia Applications and 
			Implications for Architecture</a>, C. J. Hughes, P. Kaul, S. V. 
			Adve, R. Jain, C. Park, and J. Srinivasan, <i>Proceedings of the 
			28th International Symposium on Computer Architecture</i>, June 
			2001, 254-265.</li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca00.pdf">Reconfigurable Caches and their Application to Media Processing</a>, 
			P. Ranganathan, S. V.Adve, and N. P. Jouppi, <i>Proceedings of the 
			27th International Symposium on Computer Architecture</i>, June 
			2000, 214-224.</li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/jilp00.ps">Code 
			Transformations to Improve Memory Parallelism </a>, V. S. Pai and S. 
			V. Adve, <i>The Journal of Instruction Level Parallelism, special 
			issue on the best papers from MICRO-32,</i> vol. 2, May 2000 
			(http://www.jilp.org/vol2). A
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/micro99.ps">shorter version 
			</a>of this paper appeared in the <i>Proceedings of 
			the 32nd International Symposium on Microarchitecture (MICRO-32),</i> 
			November 1999, 147-155. <!--Voted the best student presentation at MICRO-32.-->
			</li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca99.pdf">Performance of Image and Video Processing with General-Purpose 
			Processors and Media ISA Extensions </a>, P. Ranganathan, S. V. 
			Adve, and N. P. Jouppi, <i>Proceedings of the 26th International 
			Symposium on Computer Architecture</i>, May 1999, 124-135.</li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/hpca99.ps">Improving the Accuracy vs. Speed Tradeoff for Simulating 
			Shared-Memory Multiprocessors with ILP Processors</a>, M. 
			Durbhakula, V. S. Pai, and S. V. Adve, <i>Proceedings of the 3rd 
			International Symposium on High-Performance Computer Architecture</i>, 
			January 1999, 23-32. An
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/hpca99.tr.ps">extended version 
			</a>with some additional data appears as Technical 
			Report #9802, Department of Electrical and Computer Engineering, 
			<st1:place w:st="on">
			<st1:placename w:st="on">Rice</st1:placename>
			<st1:placetype w:st="on">University</st1:placetype></st1:place>, April 
			1998, revised December 1998.</li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/ieee_toc99.ps">The Impact of Exploiting Instruction-Level Parallelism on 
			Shared-Memory Multiprocessors </a>, V. S. Pai, P. Ranganathan, H. 
			Abdel-Shafi, and S. V. Adve, <i>IEEE Transactions on Computers, 
			special issue on caches</i>, vol. 48, no. 2, February 1999, 218-226.</li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/ieee_proc99.ps">Recent Advances in Memory Consistency Models for Hardware 
			Shared-Memory Systems, </a>, S. V. Adve, V. S. Pai, and P. 
			Ranganathan, <i>Proceedings of the IEEE, special issue on 
			distributed shared-memory</i>, vol. 87, no. 3, March 1999, 445-455.
			</li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/asplos98.ps">Performance of Database Workloads on Shared-Memory Systems with 
			Out-of-Order Processors,</a> P. Ranganathan, K. Gharachorloo, S. V. 
			Adve, and L. A. Barroso, <i>Proceedings of the 8th International 
			Conference on Architectural Support for Programming Languages and 
			Operating Systems,</i>October 1998, 307-318. </li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca98.ps">Analytic Evaluation of Shared-Memory Systems with ILP Processors 
			</a>, D. J. Sorin, V. S. Pai, S. V. Adve, M. K. Vernon, and D. A. Wood,
			<i>Proceedings of the 25th International Symposium on Computer 
			Architecture</i>, June 1998, 380-391.</li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca98_tr.ps">A 
			Customized MVA Model for ILP Multiprocessors </a>, D. J. Sorin, M. 
			K. Vernon, V. S. Pai, S. V. Adve, and D. A. Wood, Technical Report 
			#1369, Computer Sciences Department, University of Wisconsin -- 
			Madison, April 1998. Also available as Technical Report #9803, 
			Department of Electrical and Computer Engineering, 
			<st1:place w:st="on">
			<st1:placename w:st="on">Rice</st1:placename>
			<st1:placetype w:st="on">University</st1:placetype></st1:place>. 
			(Provides details of the model discussed in the ISCA'98 paper 
			above.) </li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/models_framework.ps">Using Information From the Programmer to Implement System 
			Optimizations Without Violating Sequential Consistency</a>, S.V. 
			Adve, Provisionally accepted for the <i>Journal of Parallel and 
			Distributed Computing (JPDC).</i> Available as Rice University ECE 
			Technical Report 9603, March 1996, revised June 1998.&nbsp; </li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca90_retro.ps">A Retrospective on &quot;Weak Ordering -- A New Definition&quot;,</a> S. V. 
			Adve and M. D. Hill, 25 Years of the International Symposia on 
			Computer Architecture - Selected Papers (Gurindar S. Sohi, editor), 
			ACM Press, 1998. </li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/hicss.ps">Changing Interaction of Compiler and Architecture 
			</a>, S.V. Adve, 
			D.C. Burger, R. Eigenmann, A. Rawsthorne, M.D. Smith, C.H. Gebotys, 
			M.T. Kandemir, D.J. Lilja, A.N. Choudhary, J.Z. Fang, and P.-C. Yew,
			<i>IEEE Computer</i>, <strong>30</strong> (12), December 1997, 
			51-58.</li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/rsim_manual.ps">RSIM Reference Manual Version 1.0 
			</a>, Vijay S. Pai, Parthasarathy 
			Ranganathan, and Sarita V. Adve, Technical Report 9705, Department 
			of Electrical and Computer Engineering, Rice University, August 
			1997. </li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/spaa97.ps">Using Speculative Retirement and Larger Instruction Windows to 
			Narrow the Performance Gap between Memory Consistency Models </a>, 
			Parthasarathy Ranganathan, Vijay S. Pai, and Sarita V. Adve, <i>Proceedings of the 9th Annual ACM Symposium on Parallel Algorithms 
			and Architectures</i>, June 1997, 199-210. (<a href="http://rsim.cs.uiuc.edu/Pubs/p199-ranganathan.pdf">pdf</a>)</li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/tcca1097.ps">RSIM: An Execution-Driven Simulator for ILP-Based Shared-Memory 
			Multiprocessors and Uniprocessors</a>, Vijay S. Pai, Parthasarathy 
			Ranganathan, and Sarita V. Adve, <i>IEEE Technical Committee on 
			Computer Architecture newsletter, Fall 1997.</i> An earlier version 
			of this paper appeared in the Proceedings of the 3rd Workshop on 
			Computer Architecture Education (held in conjunction with the 3rd 
			International Symposium on High Performance Computer Architecture), 
			February 1997.</li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca97.ps">The 
			Interaction of Software Prefetching with ILP Processors in 
			Shared-Memory Systems</a>, Parthasarathy Ranganathan, Vijay S. Pai, 
			Hazim Abdel-Shafi, and Sarita V. Adve, <i>Proceedings of the 24th 
			International Symposium on Computer Architecture</i>, June 1997, 
			144-156. </li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/hpca3_remote_writes.ps">An Evaluation of Fine-Grain Producer-Initiated Communication in 
			Cache-Coherent Multiprocessors</a>, Hazim Abdel-Shafi, Jonathan 
			Hall, Sarita V. Adve, and Vikram S. Adve, <i>Proceedings of the 3rd 
			International Symposium on High-Performance Computer Architecture</i>, 
			February 1997, 204-215. </li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/hpca3_ilp.ps">The Impact of Instruction-Level Parallelism on Multiprocessor 
			Performance and Simulation Methodolgy</a>, Vijay S. Pai, 
			Parthasarathy Ranganathan, and Sarita V. Adve, <i>Proceedings of the 
			3rd International Symposium on High Performance Computer 
			Architecture</i>, February 1997, 72-83.</li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/computer96.pdf">Shared Memory Consistency Models: A Tutorial</a>, S.V. Adve and K. 
			Gharachorloo, <i>IEEE Computer</i>, December 1996, 66-76. </li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/asplos96.ps">An 
			Evaluation of Memory Consistency Models for Shared-Memory Systems 
			with ILP Processors</a>, Vijay S. Pai, Parthasarathy Ranganathan, 
			Sarita V. Adve, and Tracy Harton, <i>Proceedings of the 7th 
			International Conference on Architectural Support for Programming 
			Languages and Operating Systems (ASPLOS-VII),</i> October 1996, 
			12-23. </li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/hpca2.ps">A 
			Comparison of Entry Consistency and Lazy Release Consistency 
			Implementations</a>, S.V. Adve, A.L. Cox, S. Dwarkadas, R. Rajamony, 
			and W. Zwaenepoel, <i>Proceedings of the 2nd International Symposium 
			on High Performance Computer Architecture,</i> February 1996, 26-37.
			</li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca_workshop_94.ps">Replacing Locks by Higher-Level Primitives</a>, S.V. Adve, A.L. Cox, 
			S. Dwarkadas, and W. Zwaenepoel, Technical Report #TR94-237, 
			Department of Computer Science, Rice University, 1994. Presented at 
			the <i>Fourth Workshop on Scalable Shared-Memory Multiprocessors,</i>
			<st1:place w:st="on">
			<st1:city w:st="on">Chicago</st1:city></st1:place>, May 1994. </li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/thesis.pdf">Designing Memory Consistency Models for Shared-Memory 
			Multiprocessors</a>, S. V. Adve, Ph.D. Thesis, Available as Computer 
			Sciences Technical Report #1198, 
			<st1:placetype w:st="on">University</st1:placetype> of 
			<st1:placename w:st="on">Wisconsin</st1:placename>, 
			<st1:place w:st="on">
			<st1:city w:st="on">Madison</st1:city></st1:place>, December 1993. 
			</li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/spec_tr.ps">Specifying System Requirements for Memory Consistency Models</a>, K. 
			Gharachorloo, S.V. Adve, A. Gupta, J.L. Hennessy, and M.D. Hill, 
			Technical Report #CSL-TR-93-594, 
			<st1:place w:st="on">
			<st1:placename w:st="on">Stanford</st1:placename>
			<st1:placetype w:st="on">University</st1:placetype></st1:place>, 
			December 1993. Also available as Computer Sciences Technical Report 
			#1199, 
			<st1:placetype w:st="on">University</st1:placetype> of 
			<st1:placename w:st="on">Wisconsin</st1:placename>, 
			<st1:place w:st="on">
			<st1:city w:st="on">Madison</st1:city></st1:place>, December 1993. 
			</li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/plpc_tr.ps">Sufficient System Requirements for Supporting the PLpc Memory Model</a>, 
			S.V. Adve, K. Gharachorloo, A. Gupta, J.L. Hennessy, and M.D. Hill, 
			Computer Sciences Technical Report #1200, University of Wisconsin, 
			Madison, December 1993. Also available as Technical Report 
			#CSL-TR-93-595, 
			<st1:place w:st="on">
			<st1:placename w:st="on">Stanford</st1:placename>
			<st1:placetype w:st="on">University</st1:placetype></st1:place>, 
			December 1993. </li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/tpds93.ps">A 
			Unified Formalization of Four Shared-Memory Models</a>, S.V. Adve 
			and M.D. Hill, <i>IEEE Transactions on Parallel and Distributed 
			Systems 4, 6</i> (June 1993), 613-624. </li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/drf1_tr.ps">Sufficient Conditions for Implementing the Data-Race-Free-1 Memory 
			Model</a>, S.V. Adve and M.D. Hill, Computer Sciences Technical 
			Report #1107, University of Wisconsin, Madison, September 1992.</li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/jpdc92.ps">Programming for Different Memory Consistency Models</a>, K. 
			Gharachorloo, S.V. Adve, A. Gupta, J.L. Hennessy, and M.D. Hill, <i>Journal of Parallel and Distributed Computing,</i> August 1992, 
			399-407. </li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca91.coherence.ps">Comparison of Hardware and Software Cache Coherence Schemes</a>, 
			S.V. Adve, V.S. Adve, M.D. Hill, and M.K. Vernon, <i>Proceedings of 
			the 18th Annual International Symposium on Computer Architecture</i>, 
			May 1991, 298-308. Also appears in <i>The Cache-Coherence Problem in 
			Shared-Memory Multiprocessors: Hardware Solutions,</i> edited by 
			Milo Tomasevic and Veljko Milutinovic, IEEE Computer Society Press, 
			1993. An
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca91.coherence.tr.ps">extended version 
			</a>appears in Computer Sciences Technical Report 
			#1012, 
			<st1:place w:st="on">
			<st1:placetype w:st="on">University</st1:placetype> of 
			<st1:placename w:st="on">Wisconsin</st1:placename></st1:place>, Madison, 
			March 1991. </li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca91.dataraces.ps">Detecting Data Races on Weak Memory Systems</a>, S.V. Adve, M.D. 
			Hill, B.P. Miller, and R.H.B. Netzer, <i>Proceedings of the 18th 
			Annual International Symposium on Computer Architecture,</i> May 
			1991, 234-243. </li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca90.ps">Weak 
			Ordering - A New Definition</a>, S.V. Adve and M.D. Hill, <i>Proceedings of the 17th Annual International Symposium on Computer 
			Architecture,</i> May 1990, 2-14. </li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/icpp90.ps">Implementing Sequential Consistency in Cache-Based Systems</a>, S.V. 
			Adve and M.D. Hill, <i>Proceedings of the 1990 International 
			Conference on Parallel Processing,</i> August 1990, I47-I50. </li>
		</ul>
		<p class="style16">&nbsp;</p>
		<p class="style16"><a name="talks"></a>Talks</p>
		<p class="style14"><a href="#top">Top</a></p>
		
		<ul type="disc">

		<li class="style12" style="margin-bottom: 12pt;">
		<a href="http://rsim.cs.uiuc.edu/Talks/11-denovo-pact.pptx">
		DeNovo: Rethinking the Multicore Memory Hierarchy for Disciplined Parallelism</a>
		in the best paper session of PACT 2011, October 2011.
		</li> 
d286 562
a847 1
		  <li class="style12" style="margin-bottom: 12pt;">
d849 4
a852 4
			Shared-Memory Languages and Hardware</a>, keynote at ICS, June 2011. 
			Here is a <a href="http://www.youtube.com/watch?v=Xy5_LOPBbOI">video</a> 
			of a similar talk given at the Triangle distinguished lecture 
			series, Duke University, April 2011. 
d855 1
a855 1
		  <li class="style12" style="margin-bottom: 12pt;">
d861 1
a861 1
		  <li class="style12" style="margin-bottom: 12pt;">
d864 1
a864 1
			  </a>
d868 1
a868 1
		  <li class="style12" style="margin-bottom: 12pt;">
d870 3
a872 3
			Semantics of Shared Variables and Synchronization a.k.a. Memory 
			Models </a>, tutorial by S. V. Adve and H.-J. Boehm at PLDI, June 
			2010. 
d875 2
a876 2
		  <li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/Talks/10-denovo-upcrc-summit.pptx">DeNovo: Rethinking Hardware for Disciplined Parallelism</a>
d878 7
a884 7
			</li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/Talks/10-acar.pptx">Rethinking Hardware and Software for Disciplined Parallelism</a>, 
			in the "Advancing Computer Architecture Research" workshop sponsored by CRA/CCC, 
			Feb 2010. </li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/Talks/10-MI-denovo.pptx">Memory Models: A Case for 
d886 4
a889 4
			a distinguished lecture by Sarita Adve at the University of Michigan, Feb 2010. 
			</li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/Talks/10-MI-swat.pptx">SWAT: Designing Resilient Hardware by
d891 4
a894 4
			an invited talk by Sarita Adve at the University of Michigan, Feb 2010. 
			Versions of this talk have been given at various places, including Wisconsin, Intel, and various GSRC meetings.</li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/Talks/09-podc-spaa-memory-models.ppt">Memory Models: A Case for 
d896 1
a896 1
			keynote talk at a plenary session of PODC and SPAA, Aug 2009.</li>
d899 57
a955 57
		</ul>
		<p>&nbsp;</p>
		
		
		<p class="style16">Ph.<a name="phd"></a>D. Theses</p>
		<p class="style14"><a href="#top">Top</a></p>
		
		<ul type="disc">
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/Pubs/pradeep-ramachandran-thesis.pdf"> 
			Detecting and Recovering from In-core Hardware Faults through Software 
			Anomaly Treatment</a>, 
			Pradeep Ramachandran, 2011. &nbsp; </li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/Pubs/alex-li-thesis.pdf">SWAT: 
			Designing Resilient Hardware by Treating Software Anomalies</a>, 
			Man-Lap (Alex) Li, 2009. &nbsp; </li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/Pubs/jerry-li-phd-thesis.pdf">Soft 
			Error Modeling And Analysis for Microprocessors</a>, Xiaodong 
			(Jerry) Li, 2008. &nbsp; </li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/Pubs/srinivsn-phd-thesis.pdf">
			Lifetime Reliability Aware Microprocessors </a>, Jayanth Srinivasan, 
			2006. &nbsp; </li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/Pubs/sasanka-phd-thesis.pdf">ALP: 
			Energy Efficient Support for All Levels of Parallelism for Complex 
			Media Applications</a>, Ruchira Sasanka, 2005. &nbsp; </li>
			<li class="style12" style="margin-bottom: 12pt;">General-Purpose 
			Processors for Multimedia Applications: Predictability and Energy 
			Efficiency, Christopher Hughes, 2003. &nbsp; </li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/Pubs/phdthesis-pai.pdf">
			Exploiting Instruction-Level Parallelism for Memory System 
			Performance</a>, Vijay Pai, 2000 &nbsp; </li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.illinois.edu/Pubs/2000_PhdThesis_ParthaRanganathan.pdf">
			General-Purpose Architectures for Media Processing and Database 
			Workloads</a>, Parthasarathy Ranganthan, 2000. &nbsp; </li>

			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/thesis.pdf">
			Designing Memory Consistency Models for Shared-Memory 
			Multiprocessors</a>, Sarita V. Adve, Available as Computer 
			Sciences Technical Report #1198, University of Wisconsin, 
			Madison, December 1993. 
			</li>

		</ul>
		<p class="style16">&nbsp;</p>
		<p class="style16">M.S<a name="ms"></a>. Theses </p>
		<p class="style14"><a href="#top">Top</a></p>
		
		<ul type="disc">
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/Pubs/komuravelli.ms.thesis.pdf">
d958 59
a1016 59
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/Pubs/hari.ms.thesis.pdf">Low-cost 
			Hardware Fault Detection and Diagnosis for Multicore Systems Running 
			Multithreaded Workloads</a>, Siva Kumar Sastry Hari, 2009 &nbsp; </li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/Pubs/Ramachandran.ms.thesis.pdf">
			Limitations of the MTTF metric for architecture-level lifetime 
			reliability analysis</a>, Pradeep Ramachandran, 2007 &nbsp; </li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/Pubs/li.ms.thesis.pdf">Data-Level 
			and Thread-Level Parallelism in Emerging Multimedia Applications</a>, 
			Man-Lap (Alex) Li, 2005 &nbsp; </li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/Pubs/vardhan.ms.thesis.pdf">
			Integrated Global and Per-Application Cross-Layer Adaptations for 
			Saving Energy</a>, Vibhore Vardhan, 2004 &nbsp; </li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/Pubs/gupta.ms.thesis.pdf">Joint 
			Processor-Memory Adaptation for Energy for General-Purpose 
			Applications</a>, Ritu Gupta, 2004 &nbsp; </li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/Pubs/srinivsn-ms-thesis.pdf">
			Architectural Adaptation for Thermal Control</a>, Jayanth 
			Srinivasan, 2002 &nbsp; </li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/Pubs/ruchira_ms.pdf">Combining 
			Intra-Frame with Inter-Frame Hardware Adaptations to Save Energy</a>, 
			Ruchira Sasanka, 2002 &nbsp; </li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/Pubs/rohit-jain.ms.ps">Soft 
			Real-Time Scheduling on a Simultaneous Multithreaded Processor</a>, 
			Rohit Jain, 2002 &nbsp; </li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/Pubs/pkaulmsthesis.pdf">Variability 
			in the Execution of Multimedia Applications and Implications for 
			Architecture</a>, Praful Kaul, 2002 &nbsp; </li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/Pubs/chris_hughes_ms.pdf">
			Prefetching Linked Data Structures in Sustems with Merged DRAM-Logic</a>, 
			Chris J. Hughes, 2002 &nbsp; </li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/Pubs/murthy_ms.ps">Improving the 
			Speed vs. Accuracy Tradeoff for Simulating Shared-Memory 
			Multiprocessors with ILP Processors</a>, S. Murthy Durbhakula, 1998 
			&nbsp; </li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/Pubs/hazim_ms.ps">Fine-Grain 
			Producer-Initiated Communication in Cache-Coherent Multiprocessors</a>, 
			Hazim Abdel-Shafi, 1997 &nbsp; </li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/Pubs/vijay_ms.ps">The Impact of 
			Instruction-Level Parallelism on Multiprocessor Performance and 
			Simulation Methodology</a>, Vijay Pai, 1997 &nbsp; </li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/Pubs/partha_ms.ps">An Evaluation of 
			Memory Consistency Models for Shared-Memory Systems with ILP 
			Processors</a>, Parthasarathy Ranganathan, 1997 &nbsp; </li>
		</ul>
		  </td>
d1020 1
a1020 1
		&nbsp;</td>
@


1.42
log
@*** empty log message ***
@
text
@d167 1
a167 1
			the the Design, Automation and Test in Europe
@


1.41
log
@*** empty log message ***
@
text
@d156 2
a157 1
			Low-cost Program-level Detectors for Reducing Silent Data Corruptions, 
@


1.40
log
@added ASPLOS12 paper.
@
text
@d156 19
a174 3
			Relyzer: Exploiting Application-Level Fault Equivalence 
			to Analyze Application Resiliency to Transient Faults, 
			Siva Kumar Sastry Hari et al. 
@


1.39
log
@*** empty log message ***
@
text
@d155 9
a169 1

d176 15
a190 1

@


1.38
log
@*** empty log message ***
@
text
@d794 1
a794 1
<!--		<li class="style12" style="margin-bottom: 12pt;">
d798 1
a798 1
		</li> -->
@


1.37
log
@adding best paper award to PACT '11 paper
@
text
@d793 7
@


1.36
log
@adding paper link to CPC
@
text
@d159 1
a159 1
                        <i style="">20th International Conference on Parallel Architectures and Compilation Techniques (PACT),</i> 2011.
@


1.35
log
@adding new pubs
@
text
@d196 2
a197 1
              <a>"A Language for Deterministic-by-Default Parallel Programming"</a>,                                                 
d200 1
a200 1
              Mohsen Vakilian, and Marc Snir, to appear at the <i style="">15th Workshop 
@


1.34
log
@*** empty log message ***
@
text
@d155 14
@


1.33
log
@*** empty log message ***
@
text
@d839 5
d870 9
@


1.32
log
@adding komuravelli ms thesis
@
text
@d144 4
a147 4
		<p class="style12"><b><a href="pubs.html#main"> <span class="projects">Papers</span></a></b></p>
		<p class="style12"><b><a href="pubs.html#talks"> <span class="projects">Talks</span></a></b></p>
		<p class="style12"><b><a href="pubs.html#phd"><span class="projects">Ph.D. Theses</span></a></b></p>
		<p class="style12"><b><a href="pubs.html#ms"><span class="projects">M.S. Theses</span></a></b></p>
d779 8
d796 1
a796 1
            in "GSRC eSeminar series", October2010.
d800 8
a807 2
            <a href="http://rsim.cs.uiuc.edu/Talks/10-denovo-upcrc-summit.pptx">
              DeNovo: Rethinking Hardware for Disciplined Parallelism</a>
d809 1
a809 2
          </li>
          
d817 2
a818 1
			a distinguished lecture by Sarita Adve at the University of Michigan, Feb 2010. </li>
@


1.31
log
@*** empty log message ***
@
text
@d858 4
@


1.30
log
@*** empty log message ***
@
text
@d785 7
@


1.29
log
@*** empty log message ***
@
text
@d780 1
a780 1
              DeNovo: Rethinking Multicore Memory Hierarchy for Disciplined Parallelism</a>
@


1.28
log
@*** empty log message ***
@
text
@d155 11
@


1.27
log
@*** empty log message ***
@
text
@d767 5
a771 4
			<li class="style12" style="margin-bottom: 12pt;">
                        <a href="http://rsim.cs.uiuc.edu/Talks/10-denovo-upcrc-summit.pptx">
                        DeNovo: Rethinking Hardware for Disciplined Parallelism</a>,                                        
                        in the "UPCRC Illinois Summit", sponsored by Intel and Microsoft, March 2010. </li>
d773 6
@


1.26
log
@*** empty log message ***
@
text
@d155 8
d167 2
a168 10
                        <i style="">Second USENIX Workshop on Hot Topics in Parallelism (HotPar),</i> 2010.
                        <br />&nbsp;<br /> </li>

                        <li class="style12" style="">
                        <a>"A Language for Deterministic-by-Default Parallel Programming"</a>,                                                 
                        Robert Bocchino, Vikram S. Adve, Danny Dig., Sarita V. Adve, Stephen Heumann,
                        Rakesh Komuravelli, Jeffery Overbey, Patrick Simmons, Hyojin Sung, 
                        Mohsen Vakilian, and Marc Snir, to appear at the <i style="">15th Workshop 
                        on Compilers for Parallel Computing (CPC 2010).</i>
                        <br />&nbsp;<br /> </li>
d170 8
@


1.25
log
@*** empty log message ***
@
text
@d156 2
a157 2
                        <a>
			"DeNovo: Rethinking Hardware for Disciplined Parallelism"</a>,
d159 1
a159 1
                        to appear at the <i style=""> Second USENIX Workshop on Hot Topics in Parallelism (HotPar),</i> 2010.
@


1.24
log
@adding UPCRC 2010 summit talk
@
text
@d156 15
d191 7
a197 8
			<a href="http://dpj.cs.uiuc.edu/DPJ/Publications_files/DPJ-OOPSLA-2009.pdf">
			<span class="style_3">A Type and Effect System for Deterministic 
			Parallel Java</span>,</a> R. Bocchino, V. Adve, D. Dig., S. Adve, S. 
			Heumann, R. Komuravelli, J. Overbey, P. Simmons, H. Sung, and M. 
			Vakilian, in Proceedings of the <i>International Conference on 
			Object-Oriented Programming, Systems, Languages, and Applications 
			(OOPSLA),</i> 2009.  <br /> &nbsp;</li>

@


1.23
log
@*** empty log message ***
@
text
@d746 5
@


1.22
log
@*** empty log message ***
@
text
@d159 3
a161 4
			the ACM (CACM)</i>. <br>
&nbsp;</li>
			<li>
			<p class="style12">
d166 2
a167 3
			2010.<br>
&nbsp;</p>
			</li>
d173 2
a174 2
			Microarchitecture (MICRO),</i> December 2009. 
			<br style="clear:both" /><br style="clear:both" /></li>
d182 3
a184 1
			(OOPSLA),</i> 2009.<br />&nbsp;</li>
d190 1
@


1.21
log
@*** empty log message ***
@
text
@d159 11
a169 2
			the ACM (CACM)</i>. <br />
			&nbsp;</li>
d174 3
a176 5
			Ramachandran, Byn Choi, and Sarita V. Adve, in the
			<i style="">Proceedings of the 42nd International Symposium on 
			Microarchitecture (MICRO),</i> December 2009. <br style="clear:both" />
			<br style="clear:both" />
			</li>
d184 1
a184 2
			(OOPSLA),</i> 2009.<br />
			&nbsp;</li>
d189 1
a189 2
			Parallelism (HotPar), March 2009.<br />
			&nbsp;</li>
d200 1
a200 2
			Real-Time Computing (PARC), 2005.)<br />
			&nbsp;</li>
d205 2
a206 4
			Sastry Hari, and Sarita V. Adve, to appear in the <i style="">
			Proceedings of the 15th International Symposium on High-Performance 
			Computer Architecture (HPCA),</i> February 2009.<br />
			&nbsp;</li>
d215 2
a216 5
			<a href="http://www.upcrc.illinois.edu/whitepaper.php" style="color: blue; text-decoration: underline;">
			http://www.upcrc.illinois.edu/whitepaper.php</a>, November 2008.
			<br />
			<br style="clear:both" />
			</li>
d218 1
a218 2
			<a href="http://rsim.cs.illinois.edu/Pubs/08DSN-Ramachandran.pdf">
			Statistical Fault Injection</a>, Pradeep Ramachandran, Prabhakar 
d222 1
a222 3
			<br style="clear:both" />
			<br style="clear:both" />
			</li>
d227 1
a227 2
			Vikram Adve, and Yuanyuan Zhou, to appear in the <i style="">
			Proceedings of the International Conference on Dependable Systems 
d229 1
a229 2
			<br style="clear:both" />
			</li>
d237 1
a237 2
			<br style="clear:both" />
			</li>
d244 1
a244 2
			<br style="clear:both" />
			&nbsp; </li>
d250 1
a250 2
			2008. <br style="clear:both" />
			&nbsp; </li>
d257 1
a257 2
			2008. <br style="clear:both" />
			&nbsp; </li>
d263 1
a263 2
			March 2008. <br />
			&nbsp; </li>
d265 1
a265 2
			<a href="http://rsim.cs.illinois.edu/Pubs/08SELSE-Parulkar.pdf">
			OpenSPARC: An Open Platform for Hardware Reliability Experimentation</a> 
d269 1
a269 2
			IV)</i>, March 2008. <br />
			&nbsp; </li>
d271 1
a271 2
			<a href="http://rsim.cs.illinois.edu/Pubs/08ASPLOS.pdf">
			Understanding the Propagation of Hard Errors to Software and 
d276 1
a276 2
			Systems (ASPLOS), March 2008 </i>.<br />
			&nbsp; </li>
d281 2
a282 2
			Optimization (ACM TACO), vol. 4, no. 3, September 2007.</i> <br />
			&nbsp; </li>
d284 1
a284 2
			<a href="http://rsim.cs.illinois.edu/Pubs/07dsn.pdf">
			Architecture-Level Soft Error Analysis: Examining the Limits of 
d291 2
a292 2
       	<st1:place w:st="on">
		<st1:placetype w:st="on">University</st1:placetype>
d294 2
a295 3
		<st1:placename w:st="on">Illinois</st1:placename></st1:place>, March 
			2007. <br />
			&nbsp; </li>
d299 2
a300 4
			Pradeep Ramachandran, Sarita Adve, Vikram Adve and Yuanyuan Zhou <i>
			, Third Workshop on Silicon Errors in Logic - System Effects (SELSE 
			- III)</i>, April 2007. <br />
			&nbsp; </li>
d306 1
a306 2
			TACO)</i>, vol. 4, no. 1, article 3, March 2007. <br />
			&nbsp; </li>
d311 3
a313 3
		<st1:place w:st="on">
		<st1:placename w:st="on">Soyeon</st1:placename>
		<st1:placetype w:st="on">Park</st1:placetype></st1:place>, Weihang 
d317 1
a317 2
			<br style="clear:both" />
			</li>
d323 1
a323 2
			2006.<br />
			&nbsp; </li>
d330 1
a330 2
			2005<br />
			&nbsp; </li>
d332 1
a332 2
			<a href="http://rsim.cs.uiuc.edu/grace/papers/05parc.pdf">
			Integrating Fine-Grained Application Adaptation with Global 
d336 2
a337 2
			Power-Aware Real-Time Computing (PARC),</i> September 2005.<br />
			&nbsp; </li>
d343 1
a343 2
			2004.)<br />
			&nbsp; </li>
d349 1
a349 2
			2-12.</span><br />
			&nbsp; </li>
d355 2
a356 3
			Duplicating, Deconstructing, and Debunking (WDDD) at ISCA-05, </i>
			June 2005.<br />
			&nbsp; </li>
d362 2
a363 2
			Architecture (ISCA'05) </i>June 2005. (Corrected version.)<br />
			&nbsp; </li>
d367 2
a368 4
			X. Li, S. V. Adve, P. Bose, and J. A. Rivers, To appear in the <i>
			Proceedings of the International Conference on Dependable Systems 
			and Networks (DSN),</i> June 2005.<br />
			&nbsp; </li>
d374 1
a374 2
			April 2005.<br />
			&nbsp; </li>
d379 1
a379 2
			2005, 448-463.<br />
			&nbsp; </li>
d382 2
a383 4
			Model</a>, Jeremy Manson, William Pugh, Sarita V. Adve, <i>
			Proceedings of the 32nd Symposium on Principles of Programming 
			Languages (POPL) </i>Jan. 2005.<br />
			&nbsp; </li>
d385 1
a385 2
			<a href="http://rsim.cs.uiuc.edu/Pubs/05micro-ieee.pdf">
			Performance-Directed Energy Management for Storage Systems,</a> X. 
d390 1
a390 2
			<br />
			&nbsp; </li>
d397 2
a398 4
			Operating Systems (ASPLOS '04) </i>Oct. 2004.<br />
			&nbsp; </li>
			<li class="style12"><a href="http://rsim.cs.uiuc.edu/Pubs/waci.pdf">
			A Reliability Odometer - Lemon Check Your Processor</a>, J. 
d402 1
a402 2
			</i>October 2004.<br />
			&nbsp; </li>
d406 1
a406 2
			authors are: J. Manson, W. W. Pugh, and S. V. Adve.<br />
			&nbsp; </li>
d410 2
a411 4
			Srinivasan, Sarita V. Adve, Pradip Bose, and Jude A. Rivers, <i>
			Proceedings of International Conference on Dependable Systems and 
			Networks (DSN '04) </i>June 2004.<br />
			&nbsp; </li>
d417 1
a417 2
			June 2004.<br />
			&nbsp; </li>
d421 2
a422 4
			Srinivasan, Sarita V. Adve, Pradip Bose, and Jude A. Rivers, <i>
			Proceedings of 31st International Symposium on Computer Architecture 
			(ISCA '04) </i>June 2004.<br />
			&nbsp; </li>
d428 1
a428 2
			2004.<br />
			&nbsp; </li>
d435 1
a435 2
			February 2004.<br />
			&nbsp; </li>
d440 2
a441 2
			special issue on Power-Aware Computing, </i>December 2003, 50-51.<br />
			&nbsp; </li>
d446 2
a447 3
			International Conference on Image Processing 2003 (ICIP '03), </i>
			September 2003.<br />
			&nbsp; </li>
d449 1
a449 2
			<a href="http://rsim.cs.uiuc.edu/Pubs/srinivasan_ics03.pdf">
			Predictive Dynamic Thermal Management for Multimedia Applications
d454 1
a454 2
			WDDD'05</a>.</i><br />
			&nbsp; </li>
d456 1
a456 2
			<a href="http://www.cs.uiuc.edu/~sadve/Publications/MMCN03.pdf">
			Design and Evaluation of A Cross-Layer Adaptation Framework for 
d458 2
a459 4
			Sarita V. Adve, Douglas L. Jones, and Robin H. Kravets, <i>
			Proceedings of the SPIE Conference on Multimedia Computing and 
			Networking,</i> January 2003.<br />
			&nbsp; </li>
d464 2
a465 3
			IEEE International Real-Time Systems Symposium (RTSS-2002), </i>
			December 2002<i>.<br />
			&nbsp;</i> </li>
d467 1
a467 2
			<a href="http://www.cs.uiuc.edu/~sadve/Publications/asplos02.pdf">
			Joint Local and Global Hardware Adaptations for Energy,</a> Ruchira 
d471 1
a471 2
			</i>October 2002.<br />
			&nbsp; </li>
d482 1
a482 2
			<a href="http://www.cs.uiuc.edu/~sadve/Publications/computer02.pdf">
			RSIM: Simulating Shared-Memory Multiprocessors with ILP Processors,</a> 
d485 1
a485 2
			simulators, February 2002, 40-49. <br />
			&nbsp; </li>
d487 2
a488 2
			<a href="http://www.cs.uiuc.edu/~sadve/Publications/computer02.gei.pdf">
			Performance Simulation Tools, </a>S. S. Mukherjee, S. V. Adve, T. 
d491 1
a491 2
			performance simulators, February 2002, 38-39. <br />
			&nbsp; </li>
d493 1
a493 2
			<a href="http://www.cs.uiuc.edu/~sadve/Publications/micro34.pdf">
			Saving Energy with Architectural and Frequency Adaptations for 
d497 1
a497 2
			<a href="http://www.cs.uiuc.edu/~sadve/Publications/micro34-supplement.ps">
			Click here for supplemental data.</a><br style="clear:both" />
d500 1
a500 2
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/nsf-workshop-2001.pdf">
			Position Paper for NSF Workshop on Computer Performance Evaluation,</a> 
d503 1
a503 2
			<a href="http://www.cs.uiuc.edu/~sadve/Publications/pact01.ps">
			Comparing and Combining Read Miss Clustering and Software 
d505 1
a505 1
		<st1:place w:st="on">S. Pai</st1:place> and S. V. Adve, <i>Proceedings 
d509 1
a509 2
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca01.ps">
			Variability in the Execution of Multimedia Applications and 
d515 1
a515 2
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca00.pdf">
			Reconfigurable Caches and their Application to Media Processing</a>, 
d525 2
a526 2
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/micro99.ps">
			shorter version </a>of this paper appeared in the <i>Proceedings of 
d531 1
a531 2
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca99.pdf">
			Performance of Image and Video Processing with General-Purpose 
d536 1
a536 2
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/hpca99.ps">
			Improving the Accuracy vs. Speed Tradeoff for Simulating 
d541 2
a542 2
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/hpca99.tr.ps">
			extended version </a>with some additional data appears as Technical 
d544 3
a546 3
		<st1:place w:st="on">
		<st1:placename w:st="on">Rice</st1:placename>
		<st1:placetype w:st="on">University</st1:placetype></st1:place>, April 
d549 1
a549 2
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/ieee_toc99.ps">
			The Impact of Exploiting Instruction-Level Parallelism on 
d554 1
a554 2
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/ieee_proc99.ps">
			Recent Advances in Memory Consistency Models for Hardware 
d560 1
a560 2
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/asplos98.ps">
			Performance of Database Workloads on Shared-Memory Systems with 
d566 2
a567 3
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca98.ps">
			Analytic Evaluation of Shared-Memory Systems with ILP Processors </a>
			, D. J. Sorin, V. S. Pai, S. V. Adve, M. K. Vernon, and D. A. Wood,
d577 3
a579 3
		<st1:place w:st="on">
		<st1:placename w:st="on">Rice</st1:placename>
		<st1:placetype w:st="on">University</st1:placetype></st1:place>. 
d583 1
a583 2
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/models_framework.ps">
			Using Information From the Programmer to Implement System 
d589 1
a589 2
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca90_retro.ps">
			A Retrospective on &quot;Weak Ordering -- A New Definition&quot;,</a> S. V. 
d594 2
a595 2
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/hicss.ps">
			Changing Interaction of Compiler and Architecture </a>, S.V. Adve, 
d601 2
a602 2
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/rsim_manual.ps">
			RSIM Reference Manual Version 1.0 </a>, Vijay S. Pai, Parthasarathy 
d607 1
a607 2
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/spaa97.ps">
			Using Speculative Retirement and Larger Instruction Windows to 
d609 1
a609 2
			Parthasarathy Ranganathan, Vijay S. Pai, and Sarita V. Adve, <i>
			Proceedings of the 9th Annual ACM Symposium on Parallel Algorithms 
d612 1
a612 2
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/tcca1097.ps">
			RSIM: An Execution-Driven Simulator for ILP-Based Shared-Memory 
d628 1
a628 2
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/hpca3_remote_writes.ps">
			An Evaluation of Fine-Grain Producer-Initiated Communication in 
d634 1
a634 2
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/hpca3_ilp.ps">
			The Impact of Instruction-Level Parallelism on Multiprocessor 
d640 1
a640 2
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/computer96.pdf">
			Shared Memory Consistency Models: A Tutorial</a>, S.V. Adve and K. 
d658 1
a658 2
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca_workshop_94.ps">
			Replacing Locks by Higher-Level Primitives</a>, S.V. Adve, A.L. Cox, 
d662 2
a663 2
		<st1:place w:st="on">
		<st1:city w:st="on">Chicago</st1:city></st1:place>, May 1994. </li>
d665 1
a665 2
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/thesis.pdf">
			Designing Memory Consistency Models for Shared-Memory 
d668 5
a672 4
		<st1:placetype w:st="on">University</st1:placetype> of 
		<st1:placename w:st="on">Wisconsin</st1:placename>, 
		<st1:place w:st="on">
		<st1:city w:st="on">Madison</st1:city></st1:place>, December 1993. </li>
d674 1
a674 2
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/spec_tr.ps">
			Specifying System Requirements for Memory Consistency Models</a>, K. 
d677 3
a679 3
		<st1:place w:st="on">
		<st1:placename w:st="on">Stanford</st1:placename>
		<st1:placetype w:st="on">University</st1:placetype></st1:place>, 
d682 5
a686 4
		<st1:placetype w:st="on">University</st1:placetype> of 
		<st1:placename w:st="on">Wisconsin</st1:placename>, 
		<st1:place w:st="on">
		<st1:city w:st="on">Madison</st1:city></st1:place>, December 1993. </li>
d688 1
a688 2
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/plpc_tr.ps">
			Sufficient System Requirements for Supporting the PLpc Memory Model</a>, 
d693 3
a695 3
		<st1:place w:st="on">
		<st1:placename w:st="on">Stanford</st1:placename>
		<st1:placetype w:st="on">University</st1:placetype></st1:place>, 
d703 1
a703 2
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/drf1_tr.ps">
			Sufficient Conditions for Implementing the Data-Race-Free-1 Memory 
d707 2
a708 4
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/jpdc92.ps">
			Programming for Different Memory Consistency Models</a>, K. 
			Gharachorloo, S.V. Adve, A. Gupta, J.L. Hennessy, and M.D. Hill, <i>
			Journal of Parallel and Distributed Computing,</i> August 1992, 
d711 1
a711 2
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca91.coherence.ps">
			Comparison of Hardware and Software Cache Coherence Schemes</a>, 
d718 2
a719 2
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca91.coherence.tr.ps">
			extended version </a>appears in Computer Sciences Technical Report 
d721 3
a723 3
		<st1:place w:st="on">
		<st1:placetype w:st="on">University</st1:placetype> of 
		<st1:placename w:st="on">Wisconsin</st1:placename></st1:place>, Madison, 
d726 1
a726 2
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca91.dataraces.ps">
			Detecting Data Races on Weak Memory Systems</a>, S.V. Adve, M.D. 
d732 1
a732 2
			Ordering - A New Definition</a>, S.V. Adve and M.D. Hill, <i>
			Proceedings of the 17th Annual International Symposium on Computer 
d735 1
a735 2
			<a href="http://rsim.cs.uiuc.edu/~sadve/Publications/icpp90.ps">
			Implementing Sequential Consistency in Cache-Based Systems</a>, S.V. 
d745 4
d751 1
a751 1
			a distinguished lecture by Sarita Adve at University of Michigan, Feb 2010. </li>
d755 2
a756 2
			an invited talk by Sarita Adve at University of Michigan, Feb 2010. 
			Versions of this talk have been given at various places, Wisconsin, Intel, and various GSRC meetings.</li>
d760 1
a760 4
			keynote talk at a plenary session of PODC and SPAA, Aug 2009. </li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/Talks/10-acar.pptx">Rethinking Hardware and Software for Disciplined Parallelism</a>, 
			in the "Advancing Computer Architecture Research" workshop sponsored by CRA/CCC, Feb 2009. </li>
d764 1
a764 1
		<p class="style16">&nbsp;</p>
@


1.20
log
@*** empty log message ***
@
text
@a965 1
        <a href="http://rsim.cs.uiuc.edu/" class="bottom_link">Old Website</a>
@


1.19
log
@*** empty log message ***
@
text
@d186 1
a186 1
			<a href="http://rsim.cs.illinois.edu/Pubs/08IJES.pdf">GRACE-2: 
@


1.18
log
@*** empty log message ***
@
text
@d1 978
a978 1251
<html xmlns:v="urn:schemas-microsoft-com:vml"
xmlns:o="urn:schemas-microsoft-com:office:office"
xmlns:w="urn:schemas-microsoft-com:office:word"
xmlns:st1="urn:schemas-microsoft-com:office:smarttags"
xmlns="http://www.w3.org/TR/REC-html40">

<head>
<meta http-equiv=Content-Type content="text/html; charset=iso-8859-1">
<meta name=ProgId content=Word.Document>
<meta name=Generator content="Microsoft Word 11">
<meta name=Originator content="Microsoft Word 11">
<link rel=Edit-Time-Data href="pubs_files/editdata.mso">
<title>Group Publications</title>
<o:SmartTagType namespaceuri="urn:schemas-microsoft-com:office:smarttags"
 name="City"/>
<o:SmartTagType namespaceuri="urn:schemas-microsoft-com:office:smarttags"
 name="PlaceType"/>
<o:SmartTagType namespaceuri="urn:schemas-microsoft-com:office:smarttags"
 name="PlaceName"/>
<o:SmartTagType namespaceuri="urn:schemas-microsoft-com:office:smarttags"
 name="place"/>
<!--[if gte mso 9]><xml>
 <o:DocumentProperties>
  <o:Author>sadve</o:Author>
  <o:Template>Normal</o:Template>
  <o:LastAuthor>sadve</o:LastAuthor>
  <o:Revision>31</o:Revision>
  <o:TotalTime>42</o:TotalTime>
  <o:Created>2006-06-16T16:51:00Z</o:Created>
  <o:LastSaved>2008-01-29T22:21:00Z</o:LastSaved>
  <o:Pages>1</o:Pages>
  <o:Words>4079</o:Words>
  <o:Characters>23253</o:Characters>
  <o:Company> </o:Company>
  <o:Lines>193</o:Lines>
  <o:Paragraphs>54</o:Paragraphs>
  <o:CharactersWithSpaces>27278</o:CharactersWithSpaces>
  <o:Version>11.8132</o:Version>
 </o:DocumentProperties>
</xml><![endif]--><!--[if gte mso 9]><xml>
 <w:WordDocument>
  <w:ValidateAgainstSchemas/>
  <w:SaveIfXMLInvalid>false</w:SaveIfXMLInvalid>
  <w:IgnoreMixedContent>false</w:IgnoreMixedContent>
  <w:AlwaysShowPlaceholderText>false</w:AlwaysShowPlaceholderText>
  <w:BrowserLevel>MicrosoftInternetExplorer4</w:BrowserLevel>
 </w:WordDocument>
</xml><![endif]--><!--[if gte mso 9]><xml>
 <w:LatentStyles DefLockedState="false" LatentStyleCount="156">
 </w:LatentStyles>
</xml><![endif]-->
<style>
<!--
 /* Font Definitions */
 @@font-face
	{font-family:Geneva;
	panose-1:2 11 5 3 3 4 4 4 2 4;
	mso-font-charset:0;
	mso-generic-font-family:swiss;
	mso-font-pitch:variable;
	mso-font-signature:7 0 0 0 147 0;}
 /* Style Definitions */
 p.MsoNormal, li.MsoNormal, div.MsoNormal
	{mso-style-parent:"";
	margin:0in;
	margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	font-size:12.0pt;
	font-family:"Times New Roman";
	mso-fareast-font-family:"Times New Roman";
	color:#333366;}
p.MsoBodyText, li.MsoBodyText, div.MsoBodyText
	{mso-margin-top-alt:auto;
	margin-right:0in;
	mso-margin-bottom-alt:auto;
	margin-left:0in;
	mso-pagination:widow-orphan;
	font-size:12.0pt;
	font-family:"Times New Roman";
	mso-fareast-font-family:"Times New Roman";
	color:#333366;}
a:link, span.MsoHyperlink
	{color:#333366;
	text-decoration:underline;
	text-underline:single;}
a:visited, span.MsoHyperlinkFollowed
	{color:#993300;
	text-decoration:underline;
	text-underline:single;}
p
	{mso-margin-top-alt:auto;
	margin-right:0in;
	mso-margin-bottom-alt:auto;
	margin-left:0in;
	mso-pagination:widow-orphan;
	font-size:12.0pt;
	font-family:"Times New Roman";
	mso-fareast-font-family:"Times New Roman";
	color:#333366;}
@@page Section1
	{size:8.5in 11.0in;
	margin:1.0in 1.25in 1.0in 1.25in;
	mso-header-margin:.5in;
	mso-footer-margin:.5in;
	mso-paper-source:0;}
div.Section1
	{page:Section1;}
 /* List Definitions */
 @@list l0
	{mso-list-id:563106085;
	mso-list-template-ids:1804513522;}
@@list l0:level1
	{mso-level-number-format:bullet;
	mso-level-text:\F0B7;
	mso-level-tab-stop:.5in;
	mso-level-number-position:left;
	text-indent:-.25in;
	mso-ansi-font-size:10.0pt;
	font-family:Symbol;}
@@list l0:level2
	{mso-level-tab-stop:1.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l0:level3
	{mso-level-tab-stop:1.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l0:level4
	{mso-level-tab-stop:2.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l0:level5
	{mso-level-tab-stop:2.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l0:level6
	{mso-level-tab-stop:3.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l0:level7
	{mso-level-tab-stop:3.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l0:level8
	{mso-level-tab-stop:4.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l0:level9
	{mso-level-tab-stop:4.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l1
	{mso-list-id:1706640197;
	mso-list-template-ids:1961685468;}
@@list l1:level1
	{mso-level-number-format:bullet;
	mso-level-text:\F0B7;
	mso-level-tab-stop:.5in;
	mso-level-number-position:left;
	text-indent:-.25in;
	mso-ansi-font-size:10.0pt;
	font-family:Symbol;}
@@list l1:level2
	{mso-level-tab-stop:1.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l1:level3
	{mso-level-tab-stop:1.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l1:level4
	{mso-level-tab-stop:2.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l1:level5
	{mso-level-tab-stop:2.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l1:level6
	{mso-level-tab-stop:3.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l1:level7
	{mso-level-tab-stop:3.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l1:level8
	{mso-level-tab-stop:4.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l1:level9
	{mso-level-tab-stop:4.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l2
	{mso-list-id:2127386914;
	mso-list-type:hybrid;
	mso-list-template-ids:1852457074 67698689 67698691 67698693 67698689 67698691 67698693 67698689 67698691 67698693;}
@@list l2:level1
	{mso-level-number-format:bullet;
	mso-level-text:\F0B7;
	mso-level-tab-stop:.5in;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:Symbol;}
@@list l2:level2
	{mso-level-tab-stop:1.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l2:level3
	{mso-level-tab-stop:1.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l2:level4
	{mso-level-tab-stop:2.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l2:level5
	{mso-level-tab-stop:2.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l2:level6
	{mso-level-tab-stop:3.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l2:level7
	{mso-level-tab-stop:3.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l2:level8
	{mso-level-tab-stop:4.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l2:level9
	{mso-level-tab-stop:4.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
ol
	{margin-bottom:0in;}
ul
	{margin-bottom:0in;}
-->
</style>
<!--[if gte mso 10]>
<style>
 /* Style Definitions */
 table.MsoNormalTable
	{mso-style-name:"Table Normal";
	mso-tstyle-rowband-size:0;
	mso-tstyle-colband-size:0;
	mso-style-noshow:yes;
	mso-style-parent:"";
	mso-padding-alt:0in 5.4pt 0in 5.4pt;
	mso-para-margin:0in;
	mso-para-margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	font-size:10.0pt;
	font-family:"Times New Roman";
	mso-ansi-language:#0400;
	mso-fareast-language:#0400;
	mso-bidi-language:#0400;}
</style>
<![endif]--><!--[if gte mso 9]><xml>
 <o:shapelayout v:ext="edit">
  <o:idmap v:ext="edit" data="1"/>
 </o:shapelayout></xml><![endif]-->
</head>

<body bgcolor=white lang=EN-US link="#333366" vlink="#993300" style='tab-interval:
.5in' alink="#CC6600">

<div class=Section1>

<table class=MsoNormalTable border=0 cellspacing=0 cellpadding=0 width=936
 style='width:9.75in;mso-cellspacing:0in;mso-padding-alt:0in 0in 0in 0in'>
 <tr style='mso-yfti-irow:0;mso-yfti-firstrow:yes;height:56.25pt'>
  <td width=936 colspan=3 valign=bottom style='width:9.75in;padding:0in 0in 0in 0in;
  height:56.25pt'>
  <p style='margin-right:-12.0pt'><img width=800 height=75 id="_x0000_i1025"
  src=group.gif border=0></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:1;height:76.5pt'>
  <td width=136 rowspan=2 valign=top style='width:102.2pt;background:#E7EBF0;
  padding:0in 0in 0in 0in;height:76.5pt'>
  <p><b><span style='font-size:10.0pt;font-family:Geneva'><br>
  &nbsp;</span></b></p>
  <p><b><span style='font-family:Geneva'><a href="http://rsim.cs.uiuc.edu">Home</a></span></b></p>
  <p><b><span style='font-family:Geneva'><a href="people.html">People</a> </span></b></p>
  <p><b><span style='font-family:Geneva'><a href="http://rsim.cs.uiuc.edu">Research</a></span></b></p>
  <p style='margin:0in;margin-bottom:.0001pt'><b><span style='font-family:Geneva'>&nbsp;&nbsp;&nbsp;
  </span></b><b><span style='font-size:10.0pt;font-family:Geneva'>Current</span></b></p>
  <ul type=disc>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l1 level1 lfo1;tab-stops:list .5in'><span
       style='font-size:10.0pt;font-family:Geneva'><a
       href="http://rsim.cs.uiuc.edu/denovo">Denovo</a></span></li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l1 level1 lfo1;tab-stops:list .5in'><span
       style='font-size:10.0pt;font-family:Geneva'><a
       href="http://rsim.cs.uiuc.edu/swat">SWAT</a></span></li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l1 level1 lfo1;tab-stops:list .5in'><span
       style='font-size:10.0pt;font-family:Geneva'><a
       href="http://rsim.cs.uiuc.edu/ramp">RAMP</a></span></li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l1 level1 lfo1;tab-stops:list .5in'><span
       style='font-size:10.0pt;font-family:Geneva'><a
       href="http://rsim.cs.uiuc.edu/alp">ALP</a></span></li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l1 level1 lfo1;tab-stops:list .5in'><span
       style='font-size:10.0pt;font-family:Geneva'><a
       href="http://www.cs.uiuc.edu/grace">GRACE</a></span></li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l1 level1 lfo1;tab-stops:list .5in'><span
       style='font-size:10.0pt;font-family:Geneva'><a
       href="http://rsim.cs.uiuc.edu/data-centers">Data Centers</a></span></li>
  </ul>
  <p style='margin:0in;margin-bottom:.0001pt'><span style='font-size:10.0pt;
  font-family:Geneva'>&nbsp;&nbsp;&nbsp; <b>Matured</b></span></p>
  <ul type=disc>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l0 level1 lfo2;tab-stops:list .5in'><span
       style='font-size:10.0pt;font-family:Geneva'><a
       href="http://rsim.cs.uiuc.edu/consistency">Memory Models</a></span></li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l0 level1 lfo2;tab-stops:list .5in'><span
       style='font-size:10.0pt;font-family:Geneva'><a
       href="http://rsim.cs.uiuc.edu/rsim/dist.html">RSIM Simulator</a></span></li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l0 level1 lfo2;tab-stops:list .5in'><span
       style='font-size:10.0pt;font-family:Geneva'><a
       href="http://rsim.cs.uiuc.edu/rsim">RSIM Project</a></span></li>
  </ul>
  <p><b><span style='font-family:Geneva'><a>Publications</a></span></b></p>
  <p><b><span style='font-family:Geneva'><a href="software.html">Software</a></span></b></p>
  <p style='margin-bottom:12.0pt'><b><span style='font-family:Geneva'><a
  href="funding.html">Funding</a></span></b><br style='mso-special-character:
  line-break'>
  <![if !supportLineBreakNewLine]><br style='mso-special-character:line-break'>
  <![endif]></p>
  </td>
  <td width=10 valign=top style='width:.1in;padding:0in 0in 0in 0in;height:
  76.5pt'>
  <p class=MsoNormal>&nbsp;</p>
  </td>
  <td width=790 rowspan=2 valign=top style='width:592.7pt;padding:0in 2.15pt 0in 2.15pt;
  height:76.5pt'>
  <p><b><span style='font-size:18.0pt;font-family:Arial'>Group Publications<o:p></o:p></span></b></p>
  <p class=MsoBodyText><b><u><a href="#main">Papers</a><o:p></o:p></u></b></p>
  <p class=MsoBodyText><b><a href="#phd">Ph.D. Theses</a><o:p></o:p></b></p>
  <p class=MsoBodyText><b><a href="#ms">M.S. Theses</a><o:p></o:p></b></p>
  <p><b>&nbsp;<o:p></o:p></b></p>
  <p><a name=main><b>Papers</b></a><br clear=all style='mso-special-character:line-break'></p>
  <ul type=disc>

      <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
       <a href="http://rsim.cs.uiuc.edu/Pubs/10-cacm-memory-models.pdf">Memory 
		Models: A Case for Rethinking Parallel Languages and Hardware</a>, S. V. 
		Adve and H.-J. Boehm, to appear in the <i>Communications of the ACM 
		(CACM)</i>. <br>
&nbsp;</li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a href="http://rsim.cs.uiuc.edu/Pubs/09-MICRO-Hari.pdf">mSWAT: Low-Cost 
		Hardware Fault Detection and Diagnosis for Multicore Systems</a>, Siva 
		Kumar Sastry Hari, Man-Lap Li, Pradeep Ramachandran, Byn Choi, and 
		Sarita V. Adve, to appear in the
		<i
       style='mso-bidi-font-style:normal'>Proceedings of the 42nd International 
		Symposium on Microarchitecture (MICRO),</i> December 2009.
		<br
       clear=all><br clear=all style='mso-special-character:line-break'></li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a href="http://dpj.cs.uiuc.edu/DPJ/Publications_files/DPJ-OOPSLA-2009.pdf">
<span class="style_3">A Type and Effect System for Deterministic Parallel Java</span>,</a> 
R. Bocchino, V. Adve, D. Dig., S. Adve, S. Heumann, R. Komuravelli, J. Overbey, 
P. Simmons, H. Sung, and M. Vakilian, in Proceedings of the <i>International 
Conference on Object-Oriented Programming, Systems, Languages, and Applications 
(OOPSLA),</i> 2009.<br>
&nbsp;</li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a href="denovo/hotpar2009.pdf">Parallel Programming Must Be Deterministic by Default, 
		</a>R. Bocchino, V. Adve, S. Adve, and M. Snir. First USENIX Workshop on Hot Topics in Parallelism (HotPar), March 2009.<br>&nbsp;</li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a href=Pubs/08IJES.pdf>GRACE-2: Integrating Fine-Grained Application
        Adaptations with Global Adaptation for Saving Energy </a>Vibhore Vardhan,
       Daniel Sachs, Wanghong Yuan, Albert F. Harris III, Sarita Adve,
Douglas Jones, Robin Kravets, and Klara Nahrstedt, <i>To appear in
the International Journal of Embedded Systems (IJES), Special Issue
on "Low-Power Real-Time Embedded Computing"</i>. Invited paper.
(Extended version of a paper in the Workshop on Power Aware Real-Time Computing
 (PARC), 2005.)<br>&nbsp;</li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a href=Pubs/09HPCA-Li.pdf>Accurate Microarchitecture-Level Fault Modeling for Studying Hardware Faults</a>, Man-Lap Li, 
	Pradeep Ramachandran, Ulya R. Karpuzcu, Siva Kumar Sastry Hari, and Sarita V. Adve, 
	to appear in the <i
       style='mso-bidi-font-style:normal'>Proceedings of the 15th International Symposium on High-Performance Computer Architecture (HPCA),</i> February 2009.<br>&nbsp;</li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a href="http://www.upcrc.illinois.edu/whitepaper.php">Parallel Computing 
		Research at Illinois: The UPCRC Agenda,</a> Sarita V. Adve, Vikram S. 
		Adve, Gul Agha, Matthew I. Frank, Maria J. Garzaran, John C. Hart, 
		Wen-mei W. Hwu, Ralph E. Johnson, Laxmikant V. Kale, Rakesh Kumar, Darko 
		Marinov, Klara Nahrstedt, David Padua, Madhusudan Parthasarathy, Sanjay 
		J. Patel, Grigore Rosu, Dan Roth, Marc Snir, Josep Torrellas, and Craig 
		Zilles,
		<a style="color: blue; text-decoration: underline; text-underline: single" href="http://www.upcrc.illinois.edu/whitepaper.php">http://www.upcrc.illinois.edu/whitepaper.php</a>, November 2008. 
		<br><br clear=all style='mso-special-character:line-break'></li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a href=Pubs/08DSN-Ramachandran.pdf>Statistical Fault Injection</a>, Pradeep Ramachandran, Prabhakar Kudva, Jeffrey
       Kellington, John Schumann and Pia Sanda,
       to appear in the <i
       style='mso-bidi-font-style:normal'>Proceedings of the International Conference on Dependable Systems and Networks (DSN),</i> June 2008. 
		<br
       clear=all><br clear=all style='mso-special-character:line-break'></li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a href=Pubs/08DSN-Li.pdf>Trace-Based Microarchitecture-Level Diagnosis of Permanent Hardware Faults</a>, Man-Lap Li, 
       Pradeep Ramachandran, Swarup Kumar Sahoo, Sarita Adve, Vikram Adve, and
       Yuanyuan Zhou, to appear in the
		<i
       style='mso-bidi-font-style:normal'>Proceedings of the International Conference on Dependable Systems and Networks (DSN),</i> June 2008. 
		<br
       clear=all><br clear=all style='mso-special-character:line-break'></li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a href=Pubs/08DSN-Sahoo.pdf>Using Likely Program Invariants to Detect Hardware Errors</a>,
       Swarup Kumar Sahoo, Man-Lap Li, 
       Pradeep Ramachandran,  Sarita Adve, Vikram Adve, and
       Yuanyuan Zhou, to appear in the
		<i
       style='mso-bidi-font-style:normal'>Proceedings of the International Conference on Dependable Systems and Networks (DSN),</i> June 2008. 
		<br
       clear=all><br clear=all style='mso-special-character:line-break'></li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a href=Pubs/08ISCA.pdf>Online Estimation of Architectural Vulnerability Factor for Soft Errors</a>, 
       Xiaodong Li, Sarita V. Adve, Pradip Bose, and Jude A. Rivers, to appear 
       in the <i style='mso-bidi-font-style:normal'>Proceedings of 35th
       International Symposium on Computer Architecture (ISCA '08),</i> June 2008. 
		<br
       clear=all>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a href=Pubs/08PLDI.pdf>Foundations of the  C++ Concurrency Memory
       Model, Hans-J. Boehm and Sarita V. Adve</a>, to appear in the 
		<i
       style='mso-bidi-font-style:normal'>Proceedings of the Conference on
       Programming Language Design and Implementation (PLDI),</i> June 2008. 
		<br
       clear=all>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a href="Pubs/08ISPASS.pdf">Metrics for Architecture-Level Lifetime Reliability Analysis</a>, 
       Pradeep Ramachandran, Sarita V. Adve, Pradip Bose, Jude A. Rivers, and
       Jayanth Srinivasan to appear in <i>IEEE International Symposium on
       Performance Analysis of Systems and Software (ISPASS) </i>April 2008. 
		<br
       clear=all>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a href=Pubs/08SELSE-Li.pdf>SWAT: An Error Resilient System</a>, Man-Lap Li, Pradeep
       Ramachandran, Sarita Adve, Vikram Adve, and Yuanyuan Zhou <i>,
       to appear in the Fourth Workshop
       on Silicon Errors in Logic - System Effects (SELSE - IV)</i>, March
       2008. <br>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a href=Pubs/08SELSE-Parulkar.pdf>OpenSPARC: An Open Platform for Hardware Reliability Experimentation</a>
       Ishwar Parulkar, Alan Wood, James C. Hoe, Babak Falsafi, Sarita V. Adve,
       Josep Torrellas, and Subhasish Mitra,
       <i>to appear in the Fourth Workshop
       on Silicon Errors in Logic - System Effects (SELSE - IV)</i>, March
       2008. <br>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="Pubs/08ASPLOS.pdf">Understanding the Propagation of Hard Errors to
       Software and Implications for Resilient System Design</a>, Man-Lap Li,
       Pradeep Ramachandran, Swarup Kumar Sahoo, Sarita Adve, Vikram Adve, and
       Yuanyuan Zhou <i>, Proceedings of International Conference on
       Architectural Support for Programming Languages and Operating Systems
       (ASPLOS), March 2008 </i>.<br>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="Pubs/07TACO.pdf">Joint Processor-Memory Adaptation for Energy </a>,
       X. Li, R. Gupta, S. V. Adve, and Y. Zhou, in <i>ACM Transactions on
       Architecture and Code Optimization (ACM TACO), vol. 4, no. 3, September
       2007.</i> <br>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="Pubs/07dsn.pdf">Architecture-Level Soft Error Analysis: Examining
       the Limits of Common Assumptions </a>, X. Li, S. V. Adve, P. Bose, and
       J. A. Rivers, To appear in the <i>Proceedings of the International
       Conference on Dependable Systems and Networks (DSN),</i> June 2007. An 
		<a
       href="http://rsim.cs.uiuc.edu/Pubs/07dsn-tr.pdf">extended version </a>appears
       as Technical Report UIUCDCS-R-2007-2833, Department of Computer Science,
       	<st1:place w:st="on">
		<st1:PlaceType w:st="on">University</st1:PlaceType>
        of 
		<st1:PlaceName w:st="on">Illinois</st1:PlaceName></st1:place>, March
       2007. <br>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/Pubs/Li-selse07.pdf">Towards a
       Hardware-Software Co-designed Resilient System</a>, Man-Lap Li, Pradeep
       Ramachandran, Sarita Adve, Vikram Adve and Yuanyuan Zhou <i>, Third Workshop
       on Silicon Errors in Logic - System Effects (SELSE - III)</i>, April
       2007. <br>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/Pubs/sasanka-taco07.pdf">ALP: Efficient
       Support for All Levels of Parallelism for Complex Media Applications</a>,
       R. Sasanka, M. Li, S. V. Adve, Y.-K. Chen, E. Debes, <i>ACM Transaction
       on Architecture and Code Optimization (ACM TACO)</i>, vol. 4, no. 1,
       article 3, March 2007. <br>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<span
       style='mso-bidi-font-weight:bold'>
		<a
       href="http://rsim.cs.uiuc.edu/Pubs/sigmetrics07.pdf">Managing
       Energy-Performance Tradeoffs for Multithreaded Applications on
       Multiprocessor Architectures</a>, </span>
		<st1:place w:st="on">
		<st1:PlaceName
        w:st="on">Soyeon</st1:PlaceName>
		<st1:PlaceType w:st="on">Park</st1:PlaceType></st1:place>,
       Weihang Jiang, Yuanyuan Zhou, and Sarita Adve. To appear in the
       Proceedings of the International Conference on Measurement and Modeling
       of Computer Systems (SIGMETRICS), 2007.<br clear=all>
		<br clear=all style='mso-special-character:line-break'></li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a href=Pubs/06MOBILE.pdf>GRACE-1:
       Cross-Layer Adaptation for Multimedia Quality and Battery Energy</a>, W. Yuan, K.
       Nahrstedt, S. V. Adve, R. H. Kravets, and D. L. Jones, <i>IEEE Transactions on Mobile Computing, Vol.5, No. 7,</i> July, 2006.<br>&nbsp; 
		</li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/Pubs/ALPBench-iiswc05.pdf">The ALPBench
       Benchmark Suite for Complex Multimedia Applications</a>, Man-Lap Li,
       Ruchira Sasanka, Sarita V. Adve, Yen-Kuang Chen, Eric Debes. To appear
       in<i> the Proceedings of the IEEE International Symposium on Workload
       Characterization (IISWC-2005), </i>October 2005<br>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/grace/papers/05parc.pdf">Integrating
       Fine-Grained Application Adaptation with Global Adaptation for Saving
       Energy</a>, V. Vardhan, D. G. Sachs, W. Yuan, A. F. Harris, S. V. Adve,
       D. L. Jones, R. H. Kravets, and K. Nahrstedt, <i>Proceedings of the 2nd
       International Workshop on Power-Aware Real-Time Computing (PARC),</i>
       September 2005.<br>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/Pubs/Li_ACMTOS.pdf">Performance Directed
       Energy Management for Main Memory and Disks</a>, X. Li, Z. Li, Y. Zhou,
       S. V. Adve, <i>ACM Transactions on Storage, Vol 01, No. 03, August 2005.
       	</i>&nbsp;(Extended version of the paper in ASPLOS 2004.)<br>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="Pubs/05ieee-micro.pdf">Lifetime Reliability: Toward an
       Architectural Solution,</a> J. Srinivasan, S. V. Adve, P. Bose, and J.
       A. Rivers. <i>IEEE Micro</i><i><span style='color:black'>,</span></i><span
       style='color:black'> special issue on Emerging Trends, vol. 25, issue 3,
       May-June 2005, 2-12.</span><br>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/Pubs/05wddd.pdf">The Importance of
       Heat-Sink Modeling for DTM and a Correction to &quot;Predictive DTM for
       Multimedia Applications&quot;</a>, Jayanth Srinivasan and Sarita V.
       Adve,<i> </i>To appear in the<i> Proceedings of the Fourth Annual
       Workshop on Duplicating, Deconstructing, and Debunking (WDDD) at
       ISCA-05, </i>June 2005.<br>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/Pubs/isca05.pdf">Exploiting Structural
       Duplication for Lifetime Reliability Enhancement</a>, Jayanth
       Srinivasan, Sarita V. Adve, Pradip Bose, Jude A. Rivers<i>, Proceedings
       of the 32nd International Symposium on Computer Architecture (ISCA'05) 
		</i>June
       2005. (Corrected version.)<br>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="Pubs/05dsn.pdf">SoftArch: An Architecture Level Tool for Modeling
       and Analyzing Soft Errors</a>, X. Li, S. V. Adve, P. Bose, and J. A.
       Rivers, To appear in the <i>Proceedings of the International Conference
       on Dependable Systems and Networks (DSN),</i> June 2005.<br>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="Pubs/05selse.pdf">SER Scaling Analysis of a Modern Superscalar
       Processor with SoftArch</a>, X. Li, S. V. Adve, P. Bose, and J. A.
       Rivers, <i>Proceedings of the 1<sup>st</sup> Workshop on the System
       Effects of Logic Soft</i> <i>Errors (SELSE)</i>, April 2005.<br>&nbsp; 
		</li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="Pubs/05jpdc.pdf">Memory Side Prefetching for Linked Data
       Structures</a>, C. J. Hughes and S. V. Adve. <i>Journal of Parallel and
       Distributed Computing, </i>February 2005, 448-463.<br>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/Pubs/popl05.pdf">The Java Memory Model</a>,
       Jeremy Manson, William Pugh, Sarita V. Adve, <i>Proceedings of the 32nd
       Symposium on Principles of Programming Languages (POPL) </i>Jan. 2005.<br>&nbsp; 
		</li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/Pubs/05micro-ieee.pdf">Performance-Directed
       Energy Management for Storage Systems,</a> X. Li, Z. Li, P. Zhou, Y.
       Zhou, S. V. Adve, and S. Kumar.&nbsp; <i>IEEE Micro</i>, special issue
       on the Top Picks from Computer Architecture Conferences from October
       2003 to October 2004, vol 24, issue 6, November-December 2004, 38-49.
       (One of thirteen papers chosen.) <br>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~xli3/Pubs/p075-li.pdf">Performance
       Directed Energy Management for Main Memory and Disks</a>, Xiaodong Li,
       Zhengmin Li, Francis Davis, Pin Zhou, Yuanyuan Zhou, Sarita Adve,
       Sanjeev Kumar, <i>Proceedings of the 12th International Conference on
       Architectural Support for Programming Languages and Operating Systems
       (ASPLOS '04) </i>Oct. 2004.<br>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/Pubs/waci.pdf">A Reliability Odometer -
       Lemon Check Your Processor</a>, J. Srinivasan, S. V. Adve, P. Bose, and
       J. A. Rivers, <i>Wild and Crazy Ideas Session at the 11th International
       Conference on Architectural Support for Programming Languages and
       Operating Systems (ASPLOS-XI), </i>October 2004.<br>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>JSR
       133: Java Memory Model and Thread Specification, July 2004. This is the
       product of the expert group for the Java Specification Request 133. The
       primary technical authors are: J. Manson, W. W. Pugh, and S. V. Adve.<br>&nbsp; 
		</li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/Pubs/srinivasan_dsn.pdf">The Impact of
       Technology Scaling on Lifetime Reliability</a>, Jayanth Srinivasan,
       Sarita V. Adve, Pradip Bose, and Jude A. Rivers, <i>Proceedings of
       International Conference on Dependable Systems and Networks (DSN '04) </i>June
       2004.<br>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/Pubs/sasanka-ics04.pdf">The Energy
       Efficiency of CMP vs. SMT for Multimedia Workloads </a>, R. Sasanka, S.
       V. Adve, Y. -K. Chen, and E. Debes, <i>Proceedings of the 18th Annual
       ACM International Conference on Supercomputing (ICS '04)</i> June 2004.<br>&nbsp; 
		</li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/Pubs/srinivasan_isca04.pdf">The Case for
       Lifetime Reliability-Aware Microprocessors</a>, Jayanth Srinivasan,
       Sarita V. Adve, Pradip Bose, and Jude A. Rivers, <i>Proceedings of 31st
       International Symposium on Computer Architecture (ISCA '04) </i>June
       2004.<br>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/Pubs/hughes-isca31.pdf">A Formal Approach
       to Frequent Energy Adaptations for Multimedia Applications</a>,
       Christopher J. Hughes and Sarita V. Adve, <i>Proceedings of 31st
       International Symposium on Computer Architecture (ISCA '04) </i>June
       2004.<br>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/Pubs/grace.tr.pdf">GRACE: A Hierarchical
       Adaptation Framework for Saving Energy, </a>D.G. Sachs, W. Yuan, C.J.
       Hughes, A. Harris, S.V. Adve, D.L. Jones, R.H. Kravets, and K.
       Nahrstedt, Department of Computer Science, University of Illinois
       Technical Report UIUCDCS-R-2004-2409, February 2004.<br>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<span
       style='mso-field-code:"HYPERLINK \0022\0022"'>
		<span
       class=MsoHyperlink>GRACE: A Cross-Layer Adaptation Framework for Saving
       Energy</span></span>, D. G. Sachs, W. Yuan, C. J. Hughes, A. F. Harris,
       S. V. Adve, D. L. Jones, R. H. Kravets, and K. Nahrstedt, <i>Sidebar in
       IEEE Computer, special issue on Power-Aware Computing, </i>December
       2003, 50-51.<br>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/%7Esachs/icip6.pdf">Adaptive Video Coding
       to Reduce Energy on Adaptive General-Purpose Processors</a>, D. G.
       Sachs, S. Adve, D. L. Jones, <i>Proceedings of the International
       Conference on Image Processing 2003 (ICIP '03), </i>September 2003.<br>&nbsp; 
		</li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/Pubs/srinivasan_ics03.pdf">Predictive
       Dynamic Thermal Management for Multimedia Applications </a>, Jayanth
       Srinivasan and Sarita V. Adve, <i>Proceedings of the 17th Annual ACM
       International Conference on Supercomputing (ICS '03)</i> June 2003,
       109-120. <i>See <a href="http://rsim.cs.uiuc.edu/Pubs/05wddd.pdf">correction
       in WDDD'05</a>.</i><br>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://www.cs.uiuc.edu/~sadve/Publications/MMCN03.pdf">Design and
       Evaluation of A Cross-Layer Adaptation Framework for Mobile Multimedia
       Systems,</a> Wanghong Yuan, Klara Nahrstedt, Sarita V. Adve, Douglas L.
       Jones, and Robin H. Kravets, <i>Proceedings of the SPIE Conference on
       Multimedia Computing and Networking,</i> January 2003.<br>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://www.cs.uiuc.edu/~sadve/Publications/rtss02.pdf">Soft
       Real-Time Scheduling on a Simultaneous Multithreaded Processor,</a> R.
       Jain, C. J. Hughes, and S. V. Adve, <i>Proceedings of the 23rd IEEE
       International Real-Time Systems Symposium (RTSS-2002), </i>December 2002<i>.<br>&nbsp;</i>
		</li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://www.cs.uiuc.edu/~sadve/Publications/asplos02.pdf">Joint
       Local and Global Hardware Adaptations for Energy,</a> Ruchira Sasanka,
       Christopher J. Hughes, and Sarita V. Adve, To appear in the <i>Proceedings
       of the 10th International Conference on Architectural Support for
       Programming Languages and Operating Systems (ASPLOS-X), </i>October
       2002.<br>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://www.cs.uiuc.edu/~sadve/Publications/shaman02.ps">The
       Illinois GRACE Project: Global Resource Adaptation through CoopEration,</a>
       Sarita V. Adve, Albert F. Harris, Christopher J. Hughes, Douglas L. Jones,
       Robin H. Kravets, Klara Nahrstedt, Daniel Grobe Sachs, Ruchira Sasanka,
       Jayanth Srinivasan, and Wanghong Yuan, <i>Proceedings of the Workshop on
       Self-Healing, Adaptive, and self-MANaged Systems (SHAMAN)</i> (held in
       conjunction with the 16th Annual ACM International Conference on
       Supercomputing), June 2002.</li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://www.cs.uiuc.edu/~sadve/Publications/computer02.pdf">RSIM:
       Simulating Shared-Memory Multiprocessors with ILP Processors,</a> C. J.
       Hughes, V. S. Pai, P. Ranganathan, and S. V. Adve, <i>IEEE Computer, </i>vol.
       35, no. 2, special issue on high performance simulators, February 2002,
       40-49. <br>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://www.cs.uiuc.edu/~sadve/Publications/computer02.gei.pdf">Performance
       Simulation Tools, </a>S. S. Mukherjee, S. V. Adve, T. Austin, J. Emer, and
       P. S. Magnusson, <i>IEEE Computer</i>, vol. 29, no. 12, guest editors'
       introduction to the special issue on high performance simulators,
       February 2002, 38-39. <br>&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://www.cs.uiuc.edu/~sadve/Publications/micro34.pdf">Saving
       Energy with Architectural and Frequency Adaptations for Multimedia
       Applications,</a> C. J. Hughes, J. Srinivasan, and S. V. Adve, <i>Proceedings
       of the 34th International Symposium on Microarchitecture (MICRO-34)</i>,
       December 2001, 250-261. 
		<a
       href="http://www.cs.uiuc.edu/~sadve/Publications/micro34-supplement.ps">Click
       here for supplemental data.</a><br clear=all style='mso-special-character:
       line-break'></li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/nsf-workshop-2001.pdf">Position
       Paper for NSF Workshop on Computer Performance Evaluation,</a> S. V.
       Adve, December 2001. </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://www.cs.uiuc.edu/~sadve/Publications/pact01.ps">Comparing
       and Combining Read Miss Clustering and Software Prefetching,</a> V. 
		<st1:place
       w:st="on">S. Pai</st1:place> and S. V. Adve, <i>Proceedings of the
       International Symposium on Parallel Architectures and Compilation Techniques</i>,
       September 2001, 292-303.</li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca01.ps">Variability
       in the Execution of Multimedia Applications and Implications for
       Architecture</a>, C. J. Hughes, P. Kaul, S. V. Adve, R. Jain, C. Park,
       and J. Srinivasan, <i>Proceedings of the 28th International Symposium on
       Computer Architecture</i>, June 2001, 254-265.</li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca00.pdf">Reconfigurable
       Caches and their Application to Media Processing</a>, P. Ranganathan, S.
       V.Adve, and N. P. Jouppi, <i>Proceedings of the 27th International
       Symposium on Computer Architecture</i>, June 2000, 214-224.</li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/jilp00.ps">Code
       Transformations to Improve Memory Parallelism </a>, V. S. Pai and S. V.
       Adve, <i>The Journal of Instruction Level Parallelism, special issue on
       the best papers from MICRO-32,</i> vol. 2, May 2000
       (http://www.jilp.org/vol2). A 
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/micro99.ps">shorter
       version </a>of this paper appeared in the <i>Proceedings of the 32nd
       International Symposium on Microarchitecture (MICRO-32),</i> November
       1999, 147-155. <!Voted the best student presentation at MICRO-32.></li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca99.pdf">Performance
       of Image and Video Processing with General-Purpose Processors and Media
       ISA Extensions </a>, P. Ranganathan, S. V. Adve, and N. P. Jouppi, <i>Proceedings
       of the 26th International Symposium on Computer Architecture</i>, May
       1999, 124-135.</li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/hpca99.ps">Improving
       the Accuracy vs. Speed Tradeoff for Simulating Shared-Memory
       Multiprocessors with ILP Processors</a>, M. Durbhakula, V. S. Pai, and
       S. V. Adve, <i>Proceedings of the 3rd International Symposium on
       High-Performance Computer Architecture</i>, January 1999, 23-32. An 
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/hpca99.tr.ps">extended
       version </a>with some additional data appears as Technical Report #9802,
       Department of Electrical and Computer Engineering, 
		<st1:place w:st="on">
		<st1:PlaceName
        w:st="on">Rice</st1:PlaceName>
		<st1:PlaceType w:st="on">University</st1:PlaceType></st1:place>,
       April 1998, revised December 1998.</li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/ieee_toc99.ps">The
       Impact of Exploiting Instruction-Level Parallelism on Shared-Memory
       Multiprocessors </a>, V. S. Pai, P. Ranganathan, H. Abdel-Shafi, and S.
       V. Adve, <i>IEEE Transactions on Computers, special issue on caches</i>,
       vol. 48, no. 2, February 1999, 218-226.</li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/ieee_proc99.ps">Recent
       Advances in Memory Consistency Models for Hardware Shared-Memory
       Systems, </a>, S. V. Adve, V. S. Pai, and P. Ranganathan, <i>Proceedings
       of the IEEE, special issue on distributed shared-memory</i>, vol. 87,
       no. 3, March 1999, 445-455. </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/asplos98.ps">Performance
       of Database Workloads on Shared-Memory Systems with Out-of-Order
       Processors,</a> P. Ranganathan, K. Gharachorloo, S. V. Adve, and L. A.
       Barroso, <i>Proceedings of the 8th International Conference on
       Architectural Support for Programming Languages and Operating Systems,</i>October
       1998, 307-318. </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca98.ps">Analytic
       Evaluation of Shared-Memory Systems with ILP Processors </a>, D. J.
       Sorin, V. S. Pai, S. V. Adve, M. K. Vernon, and D. A. Wood, <i>Proceedings
       of the 25th International Symposium on Computer Architecture</i>, June
       1998, 380-391.</li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca98_tr.ps">A
       Customized MVA Model for ILP Multiprocessors </a>, D. J. Sorin, M. K.
       Vernon, V. S. Pai, S. V. Adve, and D. A. Wood, Technical Report #1369,
       Computer Sciences Department, University of Wisconsin -- Madison, April
       1998. Also available as Technical Report #9803, Department of Electrical
       and Computer Engineering, 
		<st1:place w:st="on">
		<st1:PlaceName w:st="on">Rice</st1:PlaceName>
		<st1:PlaceType w:st="on">University</st1:PlaceType></st1:place>.
       (Provides details of the model discussed in the ISCA'98 paper above.) 
		</li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/models_framework.ps">Using
       Information From the Programmer to Implement System Optimizations
       Without Violating Sequential Consistency</a>, S.V. Adve, Provisionally
       accepted for the <i>Journal of Parallel and Distributed Computing
       (JPDC).</i> Available as Rice University ECE Technical Report 9603,
       March 1996, revised June 1998.&nbsp; </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca90_retro.ps">A
       Retrospective on &quot;Weak Ordering -- A New Definition&quot;,</a> S.
       V. Adve and M. D. Hill, 25 Years of the International Symposia on
       Computer Architecture - Selected Papers (Gurindar S. Sohi, editor), ACM
       Press, 1998. </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/hicss.ps">Changing
       Interaction of Compiler and Architecture </a>, S.V. Adve, D.C. Burger,
       R. Eigenmann, A. Rawsthorne, M.D. Smith, C.H. Gebotys, M.T. Kandemir,
       D.J. Lilja, A.N. Choudhary, J.Z. Fang, and P.-C. Yew, <i>IEEE Computer</i>,
       	<strong>30</strong> (12), December 1997, 51-58.</li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/rsim_manual.ps">RSIM
       Reference Manual Version 1.0 </a>, Vijay S. Pai, Parthasarathy
       Ranganathan, and Sarita V. Adve, Technical Report 9705, Department of
       Electrical and Computer Engineering, Rice University, August 1997. </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/spaa97.ps">Using
       Speculative Retirement and Larger Instruction Windows to Narrow the
       Performance Gap between Memory Consistency Models </a>, Parthasarathy
       Ranganathan, Vijay S. Pai, and Sarita V. Adve, <i>Proceedings of the 9th
       Annual ACM Symposium on Parallel Algorithms and Architectures</i>, June
       1997, 199-210. </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/tcca1097.ps">RSIM: An
       Execution-Driven Simulator for ILP-Based Shared-Memory Multiprocessors
       and Uniprocessors</a>, Vijay S. Pai, Parthasarathy Ranganathan, and
       Sarita V. Adve, <i>IEEE Technical Committee on Computer Architecture
       newsletter, Fall 1997.</i> An earlier version of this paper appeared in
       the Proceedings of the 3rd Workshop on Computer Architecture Education
       (held in conjunction with the 3rd International Symposium on High
       Performance Computer Architecture), February 1997.</li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca97.ps">The
       Interaction of Software Prefetching with ILP Processors in Shared-Memory
       Systems</a>, Parthasarathy Ranganathan, Vijay S. Pai, Hazim Abdel-Shafi,
       and Sarita V. Adve, <i>Proceedings of the 24th International Symposium
       on Computer Architecture</i>, June 1997, 144-156. </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/hpca3_remote_writes.ps">An
       Evaluation of Fine-Grain Producer-Initiated Communication in
       Cache-Coherent Multiprocessors</a>, Hazim Abdel-Shafi, Jonathan Hall,
       Sarita V. Adve, and Vikram S. Adve, <i>Proceedings of the 3rd
       International Symposium on High-Performance Computer Architecture</i>,
       February 1997, 204-215. </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/hpca3_ilp.ps">The
       Impact of Instruction-Level Parallelism on Multiprocessor Performance
       and Simulation Methodolgy</a>, Vijay S. Pai, Parthasarathy Ranganathan,
       and Sarita V. Adve, <i>Proceedings of the 3rd International Symposium on
       High Performance Computer Architecture</i>, February 1997, 72-83.</li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/computer96.pdf">Shared
       Memory Consistency Models: A Tutorial</a>, S.V. Adve and K.
       Gharachorloo, <i>IEEE Computer</i>, December 1996, 66-76. </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/asplos96.ps">An
       Evaluation of Memory Consistency Models for Shared-Memory Systems with
       ILP Processors</a>, Vijay S. Pai, Parthasarathy Ranganathan, Sarita V.
       Adve, and Tracy Harton, <i>Proceedings of the 7th International
       Conference on Architectural Support for Programming Languages and
       Operating Systems (ASPLOS-VII),</i> October 1996, 12-23. </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/hpca2.ps">A Comparison
       of Entry Consistency and Lazy Release Consistency Implementations</a>,
       S.V. Adve, A.L. Cox, S. Dwarkadas, R. Rajamony, and W. Zwaenepoel, <i>Proceedings
       of the 2nd International Symposium on High Performance Computer
       Architecture,</i> February 1996, 26-37. </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca_workshop_94.ps">Replacing
       Locks by Higher-Level Primitives</a>, S.V. Adve, A.L. Cox, S. Dwarkadas,
       and W. Zwaenepoel, Technical Report #TR94-237, Department of Computer
       Science, Rice University, 1994. Presented at the <i>Fourth Workshop on
       Scalable Shared-Memory Multiprocessors,</i>
		<st1:place w:st="on">
		<st1:City
        w:st="on">Chicago</st1:City></st1:place>, May 1994. </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/thesis.pdf">Designing
       Memory Consistency Models for Shared-Memory Multiprocessors</a>, S. V.
       Adve, Ph.D. Thesis, Available as Computer Sciences Technical Report
       #1198, 
		<st1:PlaceType w:st="on">University</st1:PlaceType> of 
		<st1:PlaceName
       w:st="on">Wisconsin</st1:PlaceName>, 
		<st1:place w:st="on">
		<st1:City
        w:st="on">Madison</st1:City></st1:place>, December 1993. </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/spec_tr.ps">Specifying
       System Requirements for Memory Consistency Models</a>, K. Gharachorloo,
       S.V. Adve, A. Gupta, J.L. Hennessy, and M.D. Hill, Technical Report
       #CSL-TR-93-594, 
		<st1:place w:st="on">
		<st1:PlaceName w:st="on">Stanford</st1:PlaceName>
		<st1:PlaceType w:st="on">University</st1:PlaceType></st1:place>,
       December 1993. Also available as Computer Sciences Technical Report
       #1199, 
		<st1:PlaceType w:st="on">University</st1:PlaceType> of 
		<st1:PlaceName
       w:st="on">Wisconsin</st1:PlaceName>, 
		<st1:place w:st="on">
		<st1:City
        w:st="on">Madison</st1:City></st1:place>, December 1993. </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/plpc_tr.ps">Sufficient
       System Requirements for Supporting the PLpc Memory Model</a>, S.V. Adve,
       K. Gharachorloo, A. Gupta, J.L. Hennessy, and M.D. Hill, Computer Sciences
       Technical Report #1200, University of Wisconsin, Madison, December 1993.
       Also available as Technical Report #CSL-TR-93-595, 
		<st1:place w:st="on">
		<st1:PlaceName
        w:st="on">Stanford</st1:PlaceName>
		<st1:PlaceType w:st="on">University</st1:PlaceType></st1:place>,
       December 1993. </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/tpds93.ps">A Unified Formalization
       of Four Shared-Memory Models</a>, S.V. Adve and M.D. Hill, <i>IEEE
       Transactions on Parallel and Distributed Systems 4, 6</i> (June 1993),
       613-624. </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/drf1_tr.ps">Sufficient
       Conditions for Implementing the Data-Race-Free-1 Memory Model</a>, S.V.
       Adve and M.D. Hill, Computer Sciences Technical Report #1107, University
       of Wisconsin, Madison, September 1992.</li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/jpdc92.ps">Programming
       for Different Memory Consistency Models</a>, K. Gharachorloo, S.V. Adve,
       A. Gupta, J.L. Hennessy, and M.D. Hill, <i>Journal of Parallel and
       Distributed Computing,</i> August 1992, 399-407. </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca91.coherence.ps">Comparison
       of Hardware and Software Cache Coherence Schemes</a>, S.V. Adve, V.S.
       Adve, M.D. Hill, and M.K. Vernon, <i>Proceedings of the 18th Annual
       International Symposium on Computer Architecture</i>, May 1991, 298-308.
       Also appears in <i>The Cache-Coherence Problem in Shared-Memory
       Multiprocessors: Hardware Solutions,</i> edited by Milo Tomasevic and
       Veljko Milutinovic, IEEE Computer Society Press, 1993. An 
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca91.coherence.tr.ps">extended
       version </a>appears in Computer Sciences Technical Report #1012, 
		<st1:place
       w:st="on">
		<st1:PlaceType w:st="on">University</st1:PlaceType> of 
		<st1:PlaceName
        w:st="on">Wisconsin</st1:PlaceName></st1:place>, Madison, March 1991. 
		</li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca91.dataraces.ps">Detecting
       Data Races on Weak Memory Systems</a>, S.V. Adve, M.D. Hill, B.P.
       Miller, and R.H.B. Netzer, <i>Proceedings of the 18th Annual
       International Symposium on Computer Architecture,</i> May 1991, 234-243.
       </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca90.ps">Weak
       Ordering - A New Definition</a>, S.V. Adve and M.D. Hill, <i>Proceedings
       of the 17th Annual International Symposium on Computer Architecture,</i>
       May 1990, 2-14. </li>
		<li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
		<a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/icpp90.ps">Implementing
       Sequential Consistency in Cache-Based Systems</a>, S.V. Adve and M.D.
       Hill, <i>Proceedings of the 1990 International Conference on Parallel
       Processing,</i> August 1990, I47-I50. </li>
  </ul>
  <p><b>Ph.<a name=phd></a>D. Theses </b></p>
  <ul type=disc>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/alex-li-thesis.pdf">SWAT: Designing Resilient Hardware 
	by Treating Software Anomalies</a>, Man-Lap (Alex) Li, 2009. &nbsp;
       </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/jerry-li-phd-thesis.pdf">Soft Error Modeling
	   And Analysis for Microprocessors</a>, Xiaodong (Jerry) Li, 2008. &nbsp;
       </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/srinivsn-phd-thesis.pdf">Lifetime
       Reliability Aware Microprocessors </a>, Jayanth Srinivasan, 2006. &nbsp;
       </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/sasanka-phd-thesis.pdf">ALP: Energy
       Efficient Support for All Levels of Parallelism for Complex Media
       Applications</a>, Ruchira Sasanka, 2005. &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>General-Purpose
       Processors for Multimedia Applications: Predictability and Energy
       Efficiency, Christopher Hughes, 2003. &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://www.cs.uiuc.edu/~sadve/Theses/vijay-pai.phd.ps">Exploiting
       Instruction-Level Parallelism for Memory System Performance</a>, Vijay
       Pai, 2000 &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://www.cs.uiuc.edu/~sadve/Theses/partha-ranganathan.phd.ps">General-Purpose
       Architectures for Media Processing and Database Workloads</a>,
       Parthasarathy Ranganthan, 2000. &nbsp; </li>
  </ul>
  <p><b>M.S<a name=ms></a>. Theses </b></p>
  <ul type=disc>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/hari.ms.thesis.pdf">Low-cost Hardware
       Fault Detection and Diagnosis for Multicore Systems Running Multithreaded Workloads</a>,
       Siva Kumar Sastry Hari, 2009 &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/Ramachandran.ms.thesis.pdf">Limitations
       of the MTTF metric for architecture-level lifetime reliability analysis</a>,
       Pradeep Ramachandran, 2007 &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/li.ms.thesis.pdf">Data-Level and
       Thread-Level Parallelism in Emerging Multimedia Applications</a>,
       Man-Lap (Alex) Li, 2005 &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/vardhan.ms.thesis.pdf">Integrated
       Global and Per-Application Cross-Layer Adaptations for Saving Energy</a>,
       Vibhore Vardhan, 2004 &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/gupta.ms.thesis.pdf">Joint
       Processor-Memory Adaptation for Energy for General-Purpose Applications</a>,
       Ritu Gupta, 2004 &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/srinivsn-ms-thesis.pdf">Architectural
       Adaptation for Thermal Control</a>, Jayanth Srinivasan, 2002 &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/ruchira_ms.pdf">Combining Intra-Frame
       with Inter-Frame Hardware Adaptations to Save Energy</a>, Ruchira
       Sasanka, 2002 &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/rohit-jain.ms.ps">Soft Real-Time
       Scheduling on a Simultaneous Multithreaded Processor</a>, Rohit Jain,
       2002 &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/pkaulmsthesis.pdf">Variability in the
       Execution of Multimedia Applications and Implications for Architecture</a>,
       Praful Kaul, 2002 &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/chris_hughes_ms.pdf">Prefetching
       Linked Data Structures in Sustems with Merged DRAM-Logic</a>, Chris J.
       Hughes, 2002 &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/murthy_ms.ps">Improving the Speed vs.
       Accuracy Tradeoff for Simulating Shared-Memory Multiprocessors with ILP
       Processors</a>, S. Murthy Durbhakula, 1998 &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/hazim_ms.ps">Fine-Grain
       Producer-Initiated Communication in Cache-Coherent Multiprocessors</a>,
       Hazim Abdel-Shafi, 1997 &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/vijay_ms.ps">The Impact of
       Instruction-Level Parallelism on Multiprocessor Performance and
       Simulation Methodology</a>, Vijay Pai, 1997 &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/partha_ms.ps">An Evaluation of Memory
       Consistency Models for Shared-Memory Systems with ILP Processors</a>,
       Parthasarathy Ranganathan, 1997 &nbsp; </li>
  </ul>
  <p class=MsoNormal>&nbsp;&nbsp;&nbsp; </p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:2;mso-yfti-lastrow:yes;height:393.75pt'>
  <td width=10 valign=top style='width:.1in;padding:0in 0in 0in 0in;height:
  393.75pt'>
  <p class=MsoNormal><o:p>&nbsp;</o:p></p>
  </td>
 </tr>
</table>

<p class=MsoNormal><span style='color:windowtext'><o:p>&nbsp;</o:p></span></p>

</div>

</body>

</html>
@


1.17
log
@*** empty log message ***
@
text
@d359 17
a375 9
       <a href="http://rsim.cs.uiuc.edu/Pubs/09-MICRO-Hari.pdf">mSWAT: Low-Cost Hardware Fault Detection and Diagnosis for Multicore Systems</a>, Siva Kumar Sastry Hari, Man-Lap Li,
        Pradeep Ramachandran, Byn Choi, and Sarita V. Adve,
        to appear in the <i
       style='mso-bidi-font-style:normal'>Proceedings of the 42nd International Symposium on Microarchitecture (MICRO),</i> December 2009. <br
       clear=all>
       <br clear=all style='mso-special-character:line-break'>
   </li>

   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
d377 6
a382 1
       <a href="denovo/hotpar2009.pdf">Parallel Programming Must Be Deterministic by Default, </a>R. Bocchino, V. Adve, S. Adve, and M. Snir. First USENIX Workshop on Hot Topics in Parallelism (HotPar), March 2009.<br>
d384 5
a388 1
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
d390 2
a391 2
       <a href=Pubs/08IJES.pdf> GRACE-2: Integrating Fine-Grained Application
        Adaptations with Global Adaptation for Saving Energy </a> Vibhore Vardhan,
d397 2
a398 3
 (PARC), 2005.)<br>
&nbsp;</li>
	<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
d400 1
a400 2
       <a href=Pubs/09HPCA-Li.pdf>
       Accurate Microarchitecture-Level Fault Modeling for Studying Hardware Faults</a>, Man-Lap Li, 
d403 2
a404 3
       style='mso-bidi-font-style:normal'>Proceedings of the 15th International Symposium on High-Performance Computer Architecture (HPCA),</i> February 2009.<br>
&nbsp;</li>
	<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
d406 1
a406 1
       <a href="http://www.upcrc.illinois.edu/whitepaper.php">Parallel Computing 
d413 3
a415 5
		<a style="color: blue; text-decoration: underline; text-underline: single" href="http://www.upcrc.illinois.edu/whitepaper.php">
		http://www.upcrc.illinois.edu/whitepaper.php</a>, November 2008. <br>
       <br clear=all style='mso-special-character:line-break'>
   </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
d417 1
a417 2
       <a href=Pubs/08DSN-Ramachandran.pdf>
       Statistical Fault Injection</a>, Pradeep Ramachandran, Prabhakar Kudva, Jeffrey
d420 4
a423 5
       style='mso-bidi-font-style:normal'>Proceedings of the International Conference on Dependable Systems and Networks (DSN),</i> June 2008. <br
       clear=all>
       <br clear=all style='mso-special-character:line-break'>
   </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
d425 1
a425 2
       <a href=Pubs/08DSN-Li.pdf>
       Trace-Based Microarchitecture-Level Diagnosis of Permanent Hardware Faults</a>, Man-Lap Li, 
d427 6
a432 6
       Yuanyuan Zhou, to appear in the <i
       style='mso-bidi-font-style:normal'>Proceedings of the International Conference on Dependable Systems and Networks (DSN),</i> June 2008. <br
       clear=all>
       <br clear=all style='mso-special-character:line-break'>
   </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
d434 1
a434 2
       <a href=Pubs/08DSN-Sahoo.pdf>
       Using Likely Program Invariants to Detect Hardware Errors</a>,
d437 6
a442 6
       Yuanyuan Zhou, to appear in the <i
       style='mso-bidi-font-style:normal'>Proceedings of the International Conference on Dependable Systems and Networks (DSN),</i> June 2008. <br
       clear=all>
       <br clear=all style='mso-special-character:line-break'>
   </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
d444 1
a444 2
       <a href=Pubs/08ISCA.pdf>
       Online Estimation of Architectural Vulnerability Factor for Soft Errors</a>, 
d446 9
a454 9
       in the <i style='mso-bidi-font-style:normal'> Proceedings of 35th
       International Symposium on Computer Architecture (ISCA '08),</i> June 2008. <br
       clear=all>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
       <a href=Pubs/08PLDI.pdf>
       Foundations of the  C++ Concurrency Memory
       Model, Hans-J. Boehm and Sarita V. Adve</a>, to appear in the <i
d456 4
a459 4
       Programming Language Design and Implementation (PLDI),</i> June 2008. <br
       clear=all>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
d461 1
a461 2
       <a href="Pubs/08ISPASS.pdf">
       Metrics for Architecture-Level Lifetime Reliability Analysis</a>, 
d463 5
a467 5
       Jayanth Srinivasan to appear in <i> IEEE International Symposium on
       Performance Analysis of Systems and Software (ISPASS) </i> April 2008. <br
       clear=all>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
d469 1
a469 2
       <a href=Pubs/08SELSE-Li.pdf>
       SWAT: An Error Resilient System</a>, Man-Lap Li, Pradeep
d473 2
a474 3
       2008. <br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
d476 1
a476 2
       <a href=Pubs/08SELSE-Parulkar.pdf>
       OpenSPARC: An Open Platform for Hardware Reliability Experimentation</a>
d481 4
a484 4
       2008. <br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d490 4
a493 4
       (ASPLOS), March 2008 </i>.<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d497 4
a500 4
       2007.</i> <br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d504 2
a505 1
       Conference on Dependable Systems and Networks (DSN),</i> June 2007. An <a
d508 8
a515 6
       <st1:place w:st="on"><st1:PlaceType w:st="on">University</st1:PlaceType>
        of <st1:PlaceName w:st="on">Illinois</st1:PlaceName></st1:place>, March
       2007. <br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d520 4
a523 4
       2007. <br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d528 6
a533 5
       article 3, March 2007. <br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><span
       style='mso-bidi-font-weight:bold'><a
d536 5
a540 2
       Multiprocessor Architectures</a>, </span><st1:place w:st="on"><st1:PlaceName
        w:st="on">Soyeon</st1:PlaceName> <st1:PlaceType w:st="on">Park</st1:PlaceType></st1:place>,
d544 2
a545 3
       <br clear=all style='mso-special-character:line-break'>
   </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
d547 1
a547 1
       <a href=Pubs/06MOBILE.pdf>GRACE-1:
d549 5
a553 5
       Nahrstedt, S. V. Adve, R. H. Kravets, and D. L. Jones, <i>
       IEEE Transactions on Mobile Computing, Vol.5, No. 7,</i> July, 2006.<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d558 4
a561 4
       Characterization (IISWC-2005), </i>October 2005<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d567 4
a570 4
       September 2005.<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d574 4
a577 4
       </i>&nbsp;(Extended version of the paper in ASPLOS 2004.)<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d582 4
a585 4
       May-June 2005, 2-12.</span><br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d591 4
a594 4
       ISCA-05, </i>June 2005.<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d598 6
a603 5
       of the 32nd International Symposium on Computer Architecture (ISCA'05) </i>June
       2005. (Corrected version.)<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d607 4
a610 4
       on Dependable Systems and Networks (DSN),</i> June 2005.<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d614 5
a618 4
       Effects of Logic Soft</i> <i>Errors (SELSE)</i>, April 2005.<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d621 4
a624 4
       Distributed Computing, </i>February 2005, 448-463.<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d627 5
a631 4
       Symposium on Principles of Programming Languages (POPL) </i>Jan. 2005.<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d637 4
a640 4
       (One of thirteen papers chosen.) <br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d646 4
a649 4
       (ASPLOS '04) </i>Oct. 2004.<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d654 2
a655 3
       Operating Systems (ASPLOS-XI), </i>October 2004.<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
d659 5
a663 4
       primary technical authors are: J. Manson, W. W. Pugh, and S. V. Adve.<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d668 4
a671 4
       2004.<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d675 5
a679 4
       ACM International Conference on Supercomputing (ICS '04)</i> June 2004.<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d684 4
a687 4
       2004.<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d692 4
a695 4
       2004.<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d700 6
a705 5
       Technical Report UIUCDCS-R-2004-2409, February 2004.<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><span
       style='mso-field-code:" HYPERLINK \0022\0022 "'><span
d710 4
a713 4
       2003, 50-51.<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d717 5
a721 4
       Conference on Image Processing 2003 (ICIP '03), </i>September 2003.<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d727 4
a730 4
       in WDDD'05</a>.</i><br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d735 4
a738 4
       Multimedia Computing and Networking,</i> January 2003.<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d742 5
a746 4
       International Real-Time Systems Symposium (RTSS-2002), </i>December 2002<i>.<br>
       &nbsp;</i> </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d752 4
a755 4
       2002.<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d764 3
a766 2
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d771 4
a774 4
       40-49. <br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d779 4
a782 4
       February 2002, 38-39. <br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d787 2
a788 1
       December 2001, 250-261. <a
d791 4
a794 4
       line-break'>
   </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d798 3
a800 2
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d802 2
a803 1
       and Combining Read Miss Clustering and Software Prefetching,</a> V. <st1:place
d807 3
a809 2
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d815 3
a817 2
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d822 3
a824 2
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d829 2
a830 1
       (http://www.jilp.org/vol2). A <a
d835 3
a837 2
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d843 3
a845 2
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d850 2
a851 1
       High-Performance Computer Architecture</i>, January 1999, 23-32. An <a
d854 5
a858 2
       Department of Electrical and Computer Engineering, <st1:place w:st="on"><st1:PlaceName
        w:st="on">Rice</st1:PlaceName> <st1:PlaceType w:st="on">University</st1:PlaceType></st1:place>,
d860 3
a862 2
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d868 3
a870 2
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d876 3
a878 2
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d885 3
a887 2
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d893 3
a895 2
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d901 9
a909 5
       and Computer Engineering, <st1:place w:st="on"><st1:PlaceName w:st="on">Rice</st1:PlaceName>
        <st1:PlaceType w:st="on">University</st1:PlaceType></st1:place>.
       (Provides details of the model discussed in the ISCA'98 paper above.) </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d916 3
a918 2
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d924 3
a926 2
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d931 4
a934 3
       <strong>30</strong> (12), December 1997, 51-58.</li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d939 3
a941 2
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d948 3
a950 2
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d959 3
a961 2
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d967 3
a969 2
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d976 3
a978 2
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d984 3
a986 2
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d990 3
a992 2
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d999 3
a1001 2
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d1007 3
a1009 2
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d1014 3
a1016 1
       Scalable Shared-Memory Multiprocessors,</i> <st1:place w:st="on"><st1:City
d1018 3
a1020 2
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d1024 6
a1029 2
       #1198, <st1:PlaceType w:st="on">University</st1:PlaceType> of <st1:PlaceName
       w:st="on">Wisconsin</st1:PlaceName>, <st1:place w:st="on"><st1:City
d1031 3
a1033 2
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d1037 4
a1040 2
       #CSL-TR-93-594, <st1:place w:st="on"><st1:PlaceName w:st="on">Stanford</st1:PlaceName>
        <st1:PlaceType w:st="on">University</st1:PlaceType></st1:place>,
d1042 6
a1047 2
       #1199, <st1:PlaceType w:st="on">University</st1:PlaceType> of <st1:PlaceName
       w:st="on">Wisconsin</st1:PlaceName>, <st1:place w:st="on"><st1:City
d1049 3
a1051 2
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d1056 5
a1060 2
       Also available as Technical Report #CSL-TR-93-595, <st1:place w:st="on"><st1:PlaceName
        w:st="on">Stanford</st1:PlaceName> <st1:PlaceType w:st="on">University</st1:PlaceType></st1:place>,
d1062 3
a1064 2
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d1069 3
a1071 2
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d1076 3
a1078 2
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d1083 3
a1085 2
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d1092 2
a1093 1
       Veljko Milutinovic, IEEE Computer Society Press, 1993. An <a
d1095 10
a1104 5
       version </a>appears in Computer Sciences Technical Report #1012, <st1:place
       w:st="on"><st1:PlaceType w:st="on">University</st1:PlaceType> of <st1:PlaceName
        w:st="on">Wisconsin</st1:PlaceName></st1:place>, Madison, March 1991. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d1110 3
a1112 2
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
d1117 3
a1119 2
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
@


1.16
log
@*** empty log message ***
@
text
@d1048 5
@


1.15
log
@*** empty log message ***
@
text
@d356 11
@


1.14
log
@*** empty log message ***
@
text
@d1069 1
a1069 1
       href="http://rsim.cs.uiuc.edu/Pubs/Ramachandran.ms.thesis.pdf">Low-cost Hardware
@


1.13
log
@*** empty log message ***
@
text
@d1069 5
@


1.12
log
@removing href for publications
@
text
@d1037 5
@


1.11
log
@added denovo on the side panel
@
text
@d335 1
a335 1
  <p><b><span style='font-family:Geneva'><a href="pubs.html">Publications</a></span></b></p>
@


1.10
log
@*** empty log message ***
@
text
@d297 4
d358 4
@


1.9
log
@*** empty log message ***
@
text
@a11 1
<link rel=File-List href="pubs_files/filelist.xml">
a12 8
<!--[if !mso]>
<style>
v\:* {behavior:url(#default#VML);}
o\:* {behavior:url(#default#VML);}
w\:* {behavior:url(#default#VML);}
.shape {behavior:url(#default#VML);}
</style>
<![endif]-->
d51 1
a51 6
</xml><![endif]--><!--[if !mso]><object
 classid="clsid:38481807-CA0E-42D2-BF39-B33AF135CC4D" id=ieooui></object>
<style>
st1\:*{behavior:url(#ieooui) }
</style>
<![endif]-->
a263 2
 <o:shapedefaults v:ext="edit" spidmax="13314"/>
</xml><![endif]--><!--[if gte mso 9]><xml>
d350 1
a350 1
  <p><a name=main><b>Papers</b></a></p>
a353 20
       <a href=Pubs/UPCRC_Whitepaper.pdf>
       The UPCRC Agenda</a>, Sarita V. Adve, Vikram S. Adve, Gul Agha, Matthew I. Frank, Maria J. Garzaran, John C. Hart, Wen-mei W. Hwu, Ralph E. Johnson, Laxmikant V. Kale, Rakesh Kumar, Darko Marinov, Klara Nahrstedt, David Padua, Madhusudan Parthasarathy, Sanjay J. Patel, Grigore Fosu, Dan Roth, Marc Snir, Josep Torrellas, and Craig Zilles, 
	<i> a whitepaper</i>. The whitepaper is also available at <a href=http://www.upcrc.illinois.edu/whitepaper.php>UPCRC Agenda</a> for feedback and comments.
<br
       clear=all>
       <br clear=all style='mso-special-character:line-break'>
   </li>

   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
       <a href=Pubs/09HPCA-Li.pdf>
       Accurate Microarchitecture-Level Fault Modeling for Studying Hardware Faults</a>, Man-Lap Li, 
	Pradeep Ramachandran, Ulya R. Karpuzcu, Siva Kumar Sastry Hari, and Sarita V. Adve, 
	to appear in the <i
       style='mso-bidi-font-style:normal'>Proceedings of the 15th International Symposium on High-Performance Computer Architecture (HPCA),</i> February 2009. <br
       clear=all>
       <br clear=all style='mso-special-character:line-break'>
   </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
d362 20
@


1.8
log
@*** empty log message ***
@
text
@d370 10
@


1.7
log
@*** empty log message ***
@
text
@d1 378
a378 368
<html xmlns:v="urn:schemas-microsoft-com:vml"
xmlns:o="urn:schemas-microsoft-com:office:office"
xmlns:w="urn:schemas-microsoft-com:office:word"
xmlns:st1="urn:schemas-microsoft-com:office:smarttags"
xmlns="http://www.w3.org/TR/REC-html40">

<head>
<meta http-equiv=Content-Type content="text/html; charset=iso-8859-1">
<meta name=ProgId content=Word.Document>
<meta name=Generator content="Microsoft Word 11">
<meta name=Originator content="Microsoft Word 11">
<link rel=File-List href="pubs_files/filelist.xml">
<link rel=Edit-Time-Data href="pubs_files/editdata.mso">
<!--[if !mso]>
<style>
v\:* {behavior:url(#default#VML);}
o\:* {behavior:url(#default#VML);}
w\:* {behavior:url(#default#VML);}
.shape {behavior:url(#default#VML);}
</style>
<![endif]-->
<title>Group Publications</title>
<o:SmartTagType namespaceuri="urn:schemas-microsoft-com:office:smarttags"
 name="City"/>
<o:SmartTagType namespaceuri="urn:schemas-microsoft-com:office:smarttags"
 name="PlaceType"/>
<o:SmartTagType namespaceuri="urn:schemas-microsoft-com:office:smarttags"
 name="PlaceName"/>
<o:SmartTagType namespaceuri="urn:schemas-microsoft-com:office:smarttags"
 name="place"/>
<!--[if gte mso 9]><xml>
 <o:DocumentProperties>
  <o:Author>sadve</o:Author>
  <o:Template>Normal</o:Template>
  <o:LastAuthor>sadve</o:LastAuthor>
  <o:Revision>31</o:Revision>
  <o:TotalTime>42</o:TotalTime>
  <o:Created>2006-06-16T16:51:00Z</o:Created>
  <o:LastSaved>2008-01-29T22:21:00Z</o:LastSaved>
  <o:Pages>1</o:Pages>
  <o:Words>4079</o:Words>
  <o:Characters>23253</o:Characters>
  <o:Company> </o:Company>
  <o:Lines>193</o:Lines>
  <o:Paragraphs>54</o:Paragraphs>
  <o:CharactersWithSpaces>27278</o:CharactersWithSpaces>
  <o:Version>11.8132</o:Version>
 </o:DocumentProperties>
</xml><![endif]--><!--[if gte mso 9]><xml>
 <w:WordDocument>
  <w:ValidateAgainstSchemas/>
  <w:SaveIfXMLInvalid>false</w:SaveIfXMLInvalid>
  <w:IgnoreMixedContent>false</w:IgnoreMixedContent>
  <w:AlwaysShowPlaceholderText>false</w:AlwaysShowPlaceholderText>
  <w:BrowserLevel>MicrosoftInternetExplorer4</w:BrowserLevel>
 </w:WordDocument>
</xml><![endif]--><!--[if gte mso 9]><xml>
 <w:LatentStyles DefLockedState="false" LatentStyleCount="156">
 </w:LatentStyles>
</xml><![endif]--><!--[if !mso]><object
 classid="clsid:38481807-CA0E-42D2-BF39-B33AF135CC4D" id=ieooui></object>
<style>
st1\:*{behavior:url(#ieooui) }
</style>
<![endif]-->
<style>
<!--
 /* Font Definitions */
 @@font-face
	{font-family:Geneva;
	panose-1:2 11 5 3 3 4 4 4 2 4;
	mso-font-charset:0;
	mso-generic-font-family:swiss;
	mso-font-pitch:variable;
	mso-font-signature:7 0 0 0 147 0;}
 /* Style Definitions */
 p.MsoNormal, li.MsoNormal, div.MsoNormal
	{mso-style-parent:"";
	margin:0in;
	margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	font-size:12.0pt;
	font-family:"Times New Roman";
	mso-fareast-font-family:"Times New Roman";
	color:#333366;}
p.MsoBodyText, li.MsoBodyText, div.MsoBodyText
	{mso-margin-top-alt:auto;
	margin-right:0in;
	mso-margin-bottom-alt:auto;
	margin-left:0in;
	mso-pagination:widow-orphan;
	font-size:12.0pt;
	font-family:"Times New Roman";
	mso-fareast-font-family:"Times New Roman";
	color:#333366;}
a:link, span.MsoHyperlink
	{color:#333366;
	text-decoration:underline;
	text-underline:single;}
a:visited, span.MsoHyperlinkFollowed
	{color:#993300;
	text-decoration:underline;
	text-underline:single;}
p
	{mso-margin-top-alt:auto;
	margin-right:0in;
	mso-margin-bottom-alt:auto;
	margin-left:0in;
	mso-pagination:widow-orphan;
	font-size:12.0pt;
	font-family:"Times New Roman";
	mso-fareast-font-family:"Times New Roman";
	color:#333366;}
@@page Section1
	{size:8.5in 11.0in;
	margin:1.0in 1.25in 1.0in 1.25in;
	mso-header-margin:.5in;
	mso-footer-margin:.5in;
	mso-paper-source:0;}
div.Section1
	{page:Section1;}
 /* List Definitions */
 @@list l0
	{mso-list-id:563106085;
	mso-list-template-ids:1804513522;}
@@list l0:level1
	{mso-level-number-format:bullet;
	mso-level-text:\F0B7;
	mso-level-tab-stop:.5in;
	mso-level-number-position:left;
	text-indent:-.25in;
	mso-ansi-font-size:10.0pt;
	font-family:Symbol;}
@@list l0:level2
	{mso-level-tab-stop:1.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l0:level3
	{mso-level-tab-stop:1.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l0:level4
	{mso-level-tab-stop:2.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l0:level5
	{mso-level-tab-stop:2.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l0:level6
	{mso-level-tab-stop:3.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l0:level7
	{mso-level-tab-stop:3.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l0:level8
	{mso-level-tab-stop:4.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l0:level9
	{mso-level-tab-stop:4.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l1
	{mso-list-id:1706640197;
	mso-list-template-ids:1961685468;}
@@list l1:level1
	{mso-level-number-format:bullet;
	mso-level-text:\F0B7;
	mso-level-tab-stop:.5in;
	mso-level-number-position:left;
	text-indent:-.25in;
	mso-ansi-font-size:10.0pt;
	font-family:Symbol;}
@@list l1:level2
	{mso-level-tab-stop:1.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l1:level3
	{mso-level-tab-stop:1.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l1:level4
	{mso-level-tab-stop:2.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l1:level5
	{mso-level-tab-stop:2.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l1:level6
	{mso-level-tab-stop:3.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l1:level7
	{mso-level-tab-stop:3.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l1:level8
	{mso-level-tab-stop:4.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l1:level9
	{mso-level-tab-stop:4.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l2
	{mso-list-id:2127386914;
	mso-list-type:hybrid;
	mso-list-template-ids:1852457074 67698689 67698691 67698693 67698689 67698691 67698693 67698689 67698691 67698693;}
@@list l2:level1
	{mso-level-number-format:bullet;
	mso-level-text:\F0B7;
	mso-level-tab-stop:.5in;
	mso-level-number-position:left;
	text-indent:-.25in;
	font-family:Symbol;}
@@list l2:level2
	{mso-level-tab-stop:1.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l2:level3
	{mso-level-tab-stop:1.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l2:level4
	{mso-level-tab-stop:2.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l2:level5
	{mso-level-tab-stop:2.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l2:level6
	{mso-level-tab-stop:3.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l2:level7
	{mso-level-tab-stop:3.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l2:level8
	{mso-level-tab-stop:4.0in;
	mso-level-number-position:left;
	text-indent:-.25in;}
@@list l2:level9
	{mso-level-tab-stop:4.5in;
	mso-level-number-position:left;
	text-indent:-.25in;}
ol
	{margin-bottom:0in;}
ul
	{margin-bottom:0in;}
-->
</style>
<!--[if gte mso 10]>
<style>
 /* Style Definitions */
 table.MsoNormalTable
	{mso-style-name:"Table Normal";
	mso-tstyle-rowband-size:0;
	mso-tstyle-colband-size:0;
	mso-style-noshow:yes;
	mso-style-parent:"";
	mso-padding-alt:0in 5.4pt 0in 5.4pt;
	mso-para-margin:0in;
	mso-para-margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	font-size:10.0pt;
	font-family:"Times New Roman";
	mso-ansi-language:#0400;
	mso-fareast-language:#0400;
	mso-bidi-language:#0400;}
</style>
<![endif]--><!--[if gte mso 9]><xml>
 <o:shapedefaults v:ext="edit" spidmax="13314"/>
</xml><![endif]--><!--[if gte mso 9]><xml>
 <o:shapelayout v:ext="edit">
  <o:idmap v:ext="edit" data="1"/>
 </o:shapelayout></xml><![endif]-->
</head>

<body bgcolor=white lang=EN-US link="#333366" vlink="#993300" style='tab-interval:
.5in' alink="#CC6600">

<div class=Section1>

<table class=MsoNormalTable border=0 cellspacing=0 cellpadding=0 width=936
 style='width:9.75in;mso-cellspacing:0in;mso-padding-alt:0in 0in 0in 0in'>
 <tr style='mso-yfti-irow:0;mso-yfti-firstrow:yes;height:56.25pt'>
  <td width=936 colspan=3 valign=bottom style='width:9.75in;padding:0in 0in 0in 0in;
  height:56.25pt'>
  <p style='margin-right:-12.0pt'><img width=800 height=75 id="_x0000_i1025"
  src=group.gif border=0></p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:1;height:76.5pt'>
  <td width=136 rowspan=2 valign=top style='width:102.2pt;background:#E7EBF0;
  padding:0in 0in 0in 0in;height:76.5pt'>
  <p><b><span style='font-size:10.0pt;font-family:Geneva'><br>
  &nbsp;</span></b></p>
  <p><b><span style='font-family:Geneva'><a href="http://rsim.cs.uiuc.edu">Home</a></span></b></p>
  <p><b><span style='font-family:Geneva'><a href="people.html">People</a> </span></b></p>
  <p><b><span style='font-family:Geneva'><a href="http://rsim.cs.uiuc.edu">Research</a></span></b></p>
  <p style='margin:0in;margin-bottom:.0001pt'><b><span style='font-family:Geneva'>&nbsp;&nbsp;&nbsp;
  </span></b><b><span style='font-size:10.0pt;font-family:Geneva'>Current</span></b></p>
  <ul type=disc>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l1 level1 lfo1;tab-stops:list .5in'><span
       style='font-size:10.0pt;font-family:Geneva'><a
       href="http://rsim.cs.uiuc.edu/swat">SWAT</a></span></li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l1 level1 lfo1;tab-stops:list .5in'><span
       style='font-size:10.0pt;font-family:Geneva'><a
       href="http://rsim.cs.uiuc.edu/ramp">RAMP</a></span></li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l1 level1 lfo1;tab-stops:list .5in'><span
       style='font-size:10.0pt;font-family:Geneva'><a
       href="http://rsim.cs.uiuc.edu/alp">ALP</a></span></li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l1 level1 lfo1;tab-stops:list .5in'><span
       style='font-size:10.0pt;font-family:Geneva'><a
       href="http://www.cs.uiuc.edu/grace">GRACE</a></span></li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l1 level1 lfo1;tab-stops:list .5in'><span
       style='font-size:10.0pt;font-family:Geneva'><a
       href="http://rsim.cs.uiuc.edu/data-centers">Data Centers</a></span></li>
  </ul>
  <p style='margin:0in;margin-bottom:.0001pt'><span style='font-size:10.0pt;
  font-family:Geneva'>&nbsp;&nbsp;&nbsp; <b>Matured</b></span></p>
  <ul type=disc>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l0 level1 lfo2;tab-stops:list .5in'><span
       style='font-size:10.0pt;font-family:Geneva'><a
       href="http://rsim.cs.uiuc.edu/consistency">Memory Models</a></span></li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l0 level1 lfo2;tab-stops:list .5in'><span
       style='font-size:10.0pt;font-family:Geneva'><a
       href="http://rsim.cs.uiuc.edu/rsim/dist.html">RSIM Simulator</a></span></li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l0 level1 lfo2;tab-stops:list .5in'><span
       style='font-size:10.0pt;font-family:Geneva'><a
       href="http://rsim.cs.uiuc.edu/rsim">RSIM Project</a></span></li>
  </ul>
  <p><b><span style='font-family:Geneva'><a href="pubs.html">Publications</a></span></b></p>
  <p><b><span style='font-family:Geneva'><a href="software.html">Software</a></span></b></p>
  <p style='margin-bottom:12.0pt'><b><span style='font-family:Geneva'><a
  href="funding.html">Funding</a></span></b><br style='mso-special-character:
  line-break'>
  <![if !supportLineBreakNewLine]><br style='mso-special-character:line-break'>
  <![endif]></p>
  </td>
  <td width=10 valign=top style='width:.1in;padding:0in 0in 0in 0in;height:
  76.5pt'>
  <p class=MsoNormal>&nbsp;</p>
  </td>
  <td width=790 rowspan=2 valign=top style='width:592.7pt;padding:0in 2.15pt 0in 2.15pt;
  height:76.5pt'>
  <p><b><span style='font-size:18.0pt;font-family:Arial'>Group Publications<o:p></o:p></span></b></p>
  <p class=MsoBodyText><b><u><a href="#main">Papers</a><o:p></o:p></u></b></p>
  <p class=MsoBodyText><b><a href="#phd">Ph.D. Theses</a><o:p></o:p></b></p>
  <p class=MsoBodyText><b><a href="#ms">M.S. Theses</a><o:p></o:p></b></p>
  <p><b>&nbsp;<o:p></o:p></b></p>
  <p><a name=main><b>Papers</b></a></p>
  <ul type=disc>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
d388 1
a388 1
       <br clear=all style='mso-special-character:line-break'>
d390 1
a390 1
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
d396 5
a400 5
       style='mso-bidi-font-style:normal'>Proceedings of the International Conference on Dependable Systems and Networks (DSN),</i> June 2008. <br
       clear=all>
       <br clear=all style='mso-special-character:line-break'>
   </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
d406 5
a410 5
       style='mso-bidi-font-style:normal'>Proceedings of the International Conference on Dependable Systems and Networks (DSN),</i> June 2008. <br
       clear=all>
       <br clear=all style='mso-special-character:line-break'>
   </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
d417 5
a421 5
       style='mso-bidi-font-style:normal'>Proceedings of the International Conference on Dependable Systems and Networks (DSN),</i> June 2008. <br
       clear=all>
       <br clear=all style='mso-special-character:line-break'>
   </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
d428 3
a430 3
       clear=all>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
d433 7
a439 7
       Foundations of the  C++ Concurrency Memory
       Model, Hans-J. Boehm and Sarita V. Adve</a>, to appear in the <i
       style='mso-bidi-font-style:normal'>Proceedings of the Conference on
       Programming Language Design and Implementation (PLDI),</i> June 2008. <br
       clear=all>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
d445 4
a448 4
       Performance Analysis of Systems and Software (ISPASS) </i> April 2008. <br
       clear=all>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
d451 1
a451 1
       SWAT: An Error Resilient System</a>, Man-Lap Li, Pradeep
d453 5
a457 5
       to appear in the Fourth Workshop
       on Silicon Errors in Logic - System Effects (SELSE - IV)</i>, March
       2008. <br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
d464 60
a523 60
       on Silicon Errors in Logic - System Effects (SELSE - IV)</i>, March
       2008. <br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="Pubs/08ASPLOS.pdf">Understanding the Propagation of Hard Errors to
       Software and Implications for Resilient System Design</a>, Man-Lap Li,
       Pradeep Ramachandran, Swarup Kumar Sahoo, Sarita Adve, Vikram Adve, and
       Yuanyuan Zhou <i>, Proceedings of International Conference on
       Architectural Support for Programming Languages and Operating Systems
       (ASPLOS), March 2008 </i>.<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="Pubs/07TACO.pdf">Joint Processor-Memory Adaptation for Energy </a>,
       X. Li, R. Gupta, S. V. Adve, and Y. Zhou, in <i>ACM Transactions on
       Architecture and Code Optimization (ACM TACO), vol. 4, no. 3, September
       2007.</i> <br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="Pubs/07dsn.pdf">Architecture-Level Soft Error Analysis: Examining
       the Limits of Common Assumptions </a>, X. Li, S. V. Adve, P. Bose, and
       J. A. Rivers, To appear in the <i>Proceedings of the International
       Conference on Dependable Systems and Networks (DSN),</i> June 2007. An <a
       href="http://rsim.cs.uiuc.edu/Pubs/07dsn-tr.pdf">extended version </a>appears
       as Technical Report UIUCDCS-R-2007-2833, Department of Computer Science,
       <st1:place w:st="on"><st1:PlaceType w:st="on">University</st1:PlaceType>
        of <st1:PlaceName w:st="on">Illinois</st1:PlaceName></st1:place>, March
       2007. <br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/Li-selse07.pdf">Towards a
       Hardware-Software Co-designed Resilient System</a>, Man-Lap Li, Pradeep
       Ramachandran, Sarita Adve, Vikram Adve and Yuanyuan Zhou <i>, Third Workshop
       on Silicon Errors in Logic - System Effects (SELSE - III)</i>, April
       2007. <br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/sasanka-taco07.pdf">ALP: Efficient
       Support for All Levels of Parallelism for Complex Media Applications</a>,
       R. Sasanka, M. Li, S. V. Adve, Y.-K. Chen, E. Debes, <i>ACM Transaction
       on Architecture and Code Optimization (ACM TACO)</i>, vol. 4, no. 1,
       article 3, March 2007. <br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><span
       style='mso-bidi-font-weight:bold'><a
       href="http://rsim.cs.uiuc.edu/Pubs/sigmetrics07.pdf">Managing
       Energy-Performance Tradeoffs for Multithreaded Applications on
       Multiprocessor Architectures</a>, </span><st1:place w:st="on"><st1:PlaceName
        w:st="on">Soyeon</st1:PlaceName> <st1:PlaceType w:st="on">Park</st1:PlaceType></st1:place>,
       Weihang Jiang, Yuanyuan Zhou, and Sarita Adve. To appear in the
       Proceedings of the International Conference on Measurement and Modeling
       of Computer Systems (SIGMETRICS), 2007.<br clear=all>
       <br clear=all style='mso-special-character:line-break'>
   </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
d525 618
a1142 618
       <a href=Pubs/06MOBILE.pdf>GRACE-1:
       Cross-Layer Adaptation for Multimedia Quality and Battery Energy</a>, W. Yuan, K.
       Nahrstedt, S. V. Adve, R. H. Kravets, and D. L. Jones, <i>
       IEEE Transactions on Mobile Computing, Vol.5, No. 7,</i> July, 2006.<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/ALPBench-iiswc05.pdf">The ALPBench
       Benchmark Suite for Complex Multimedia Applications</a>, Man-Lap Li,
       Ruchira Sasanka, Sarita V. Adve, Yen-Kuang Chen, Eric Debes. To appear
       in<i> the Proceedings of the IEEE International Symposium on Workload
       Characterization (IISWC-2005), </i>October 2005<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/grace/papers/05parc.pdf">Integrating
       Fine-Grained Application Adaptation with Global Adaptation for Saving
       Energy</a>, V. Vardhan, D. G. Sachs, W. Yuan, A. F. Harris, S. V. Adve,
       D. L. Jones, R. H. Kravets, and K. Nahrstedt, <i>Proceedings of the 2nd
       International Workshop on Power-Aware Real-Time Computing (PARC),</i>
       September 2005.<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/Li_ACMTOS.pdf">Performance Directed
       Energy Management for Main Memory and Disks</a>, X. Li, Z. Li, Y. Zhou,
       S. V. Adve, <i>ACM Transactions on Storage, Vol 01, No. 03, August 2005.
       </i>&nbsp;(Extended version of the paper in ASPLOS 2004.)<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="Pubs/05ieee-micro.pdf">Lifetime Reliability: Toward an
       Architectural Solution,</a> J. Srinivasan, S. V. Adve, P. Bose, and J.
       A. Rivers. <i>IEEE Micro</i><i><span style='color:black'>,</span></i><span
       style='color:black'> special issue on Emerging Trends, vol. 25, issue 3,
       May-June 2005, 2-12.</span><br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/05wddd.pdf">The Importance of
       Heat-Sink Modeling for DTM and a Correction to &quot;Predictive DTM for
       Multimedia Applications&quot;</a>, Jayanth Srinivasan and Sarita V.
       Adve,<i> </i>To appear in the<i> Proceedings of the Fourth Annual
       Workshop on Duplicating, Deconstructing, and Debunking (WDDD) at
       ISCA-05, </i>June 2005.<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/isca05.pdf">Exploiting Structural
       Duplication for Lifetime Reliability Enhancement</a>, Jayanth
       Srinivasan, Sarita V. Adve, Pradip Bose, Jude A. Rivers<i>, Proceedings
       of the 32nd International Symposium on Computer Architecture (ISCA'05) </i>June
       2005. (Corrected version.)<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="Pubs/05dsn.pdf">SoftArch: An Architecture Level Tool for Modeling
       and Analyzing Soft Errors</a>, X. Li, S. V. Adve, P. Bose, and J. A.
       Rivers, To appear in the <i>Proceedings of the International Conference
       on Dependable Systems and Networks (DSN),</i> June 2005.<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="Pubs/05selse.pdf">SER Scaling Analysis of a Modern Superscalar
       Processor with SoftArch</a>, X. Li, S. V. Adve, P. Bose, and J. A.
       Rivers, <i>Proceedings of the 1<sup>st</sup> Workshop on the System
       Effects of Logic Soft</i> <i>Errors (SELSE)</i>, April 2005.<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="Pubs/05jpdc.pdf">Memory Side Prefetching for Linked Data
       Structures</a>, C. J. Hughes and S. V. Adve. <i>Journal of Parallel and
       Distributed Computing, </i>February 2005, 448-463.<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/popl05.pdf">The Java Memory Model</a>,
       Jeremy Manson, William Pugh, Sarita V. Adve, <i>Proceedings of the 32nd
       Symposium on Principles of Programming Languages (POPL) </i>Jan. 2005.<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/05micro-ieee.pdf">Performance-Directed
       Energy Management for Storage Systems,</a> X. Li, Z. Li, P. Zhou, Y.
       Zhou, S. V. Adve, and S. Kumar.&nbsp; <i>IEEE Micro</i>, special issue
       on the Top Picks from Computer Architecture Conferences from October
       2003 to October 2004, vol 24, issue 6, November-December 2004, 38-49.
       (One of thirteen papers chosen.) <br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~xli3/Pubs/p075-li.pdf">Performance
       Directed Energy Management for Main Memory and Disks</a>, Xiaodong Li,
       Zhengmin Li, Francis Davis, Pin Zhou, Yuanyuan Zhou, Sarita Adve,
       Sanjeev Kumar, <i>Proceedings of the 12th International Conference on
       Architectural Support for Programming Languages and Operating Systems
       (ASPLOS '04) </i>Oct. 2004.<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/waci.pdf">A Reliability Odometer -
       Lemon Check Your Processor</a>, J. Srinivasan, S. V. Adve, P. Bose, and
       J. A. Rivers, <i>Wild and Crazy Ideas Session at the 11th International
       Conference on Architectural Support for Programming Languages and
       Operating Systems (ASPLOS-XI), </i>October 2004.<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>JSR
       133: Java Memory Model and Thread Specification, July 2004. This is the
       product of the expert group for the Java Specification Request 133. The
       primary technical authors are: J. Manson, W. W. Pugh, and S. V. Adve.<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/srinivasan_dsn.pdf">The Impact of
       Technology Scaling on Lifetime Reliability</a>, Jayanth Srinivasan,
       Sarita V. Adve, Pradip Bose, and Jude A. Rivers, <i>Proceedings of
       International Conference on Dependable Systems and Networks (DSN '04) </i>June
       2004.<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/sasanka-ics04.pdf">The Energy
       Efficiency of CMP vs. SMT for Multimedia Workloads </a>, R. Sasanka, S.
       V. Adve, Y. -K. Chen, and E. Debes, <i>Proceedings of the 18th Annual
       ACM International Conference on Supercomputing (ICS '04)</i> June 2004.<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/srinivasan_isca04.pdf">The Case for
       Lifetime Reliability-Aware Microprocessors</a>, Jayanth Srinivasan,
       Sarita V. Adve, Pradip Bose, and Jude A. Rivers, <i>Proceedings of 31st
       International Symposium on Computer Architecture (ISCA '04) </i>June
       2004.<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/hughes-isca31.pdf">A Formal Approach
       to Frequent Energy Adaptations for Multimedia Applications</a>,
       Christopher J. Hughes and Sarita V. Adve, <i>Proceedings of 31st
       International Symposium on Computer Architecture (ISCA '04) </i>June
       2004.<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/grace.tr.pdf">GRACE: A Hierarchical
       Adaptation Framework for Saving Energy, </a>D.G. Sachs, W. Yuan, C.J.
       Hughes, A. Harris, S.V. Adve, D.L. Jones, R.H. Kravets, and K.
       Nahrstedt, Department of Computer Science, University of Illinois
       Technical Report UIUCDCS-R-2004-2409, February 2004.<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><span
       style='mso-field-code:" HYPERLINK \0022\0022 "'><span
       class=MsoHyperlink>GRACE: A Cross-Layer Adaptation Framework for Saving
       Energy</span></span>, D. G. Sachs, W. Yuan, C. J. Hughes, A. F. Harris,
       S. V. Adve, D. L. Jones, R. H. Kravets, and K. Nahrstedt, <i>Sidebar in
       IEEE Computer, special issue on Power-Aware Computing, </i>December
       2003, 50-51.<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/%7Esachs/icip6.pdf">Adaptive Video Coding
       to Reduce Energy on Adaptive General-Purpose Processors</a>, D. G.
       Sachs, S. Adve, D. L. Jones, <i>Proceedings of the International
       Conference on Image Processing 2003 (ICIP '03), </i>September 2003.<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/srinivasan_ics03.pdf">Predictive
       Dynamic Thermal Management for Multimedia Applications </a>, Jayanth
       Srinivasan and Sarita V. Adve, <i>Proceedings of the 17th Annual ACM
       International Conference on Supercomputing (ICS '03)</i> June 2003,
       109-120. <i>See <a href="http://rsim.cs.uiuc.edu/Pubs/05wddd.pdf">correction
       in WDDD'05</a>.</i><br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://www.cs.uiuc.edu/~sadve/Publications/MMCN03.pdf">Design and
       Evaluation of A Cross-Layer Adaptation Framework for Mobile Multimedia
       Systems,</a> Wanghong Yuan, Klara Nahrstedt, Sarita V. Adve, Douglas L.
       Jones, and Robin H. Kravets, <i>Proceedings of the SPIE Conference on
       Multimedia Computing and Networking,</i> January 2003.<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://www.cs.uiuc.edu/~sadve/Publications/rtss02.pdf">Soft
       Real-Time Scheduling on a Simultaneous Multithreaded Processor,</a> R.
       Jain, C. J. Hughes, and S. V. Adve, <i>Proceedings of the 23rd IEEE
       International Real-Time Systems Symposium (RTSS-2002), </i>December 2002<i>.<br>
       &nbsp;</i> </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://www.cs.uiuc.edu/~sadve/Publications/asplos02.pdf">Joint
       Local and Global Hardware Adaptations for Energy,</a> Ruchira Sasanka,
       Christopher J. Hughes, and Sarita V. Adve, To appear in the <i>Proceedings
       of the 10th International Conference on Architectural Support for
       Programming Languages and Operating Systems (ASPLOS-X), </i>October
       2002.<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://www.cs.uiuc.edu/~sadve/Publications/shaman02.ps">The
       Illinois GRACE Project: Global Resource Adaptation through CoopEration,</a>
       Sarita V. Adve, Albert F. Harris, Christopher J. Hughes, Douglas L. Jones,
       Robin H. Kravets, Klara Nahrstedt, Daniel Grobe Sachs, Ruchira Sasanka,
       Jayanth Srinivasan, and Wanghong Yuan, <i>Proceedings of the Workshop on
       Self-Healing, Adaptive, and self-MANaged Systems (SHAMAN)</i> (held in
       conjunction with the 16th Annual ACM International Conference on
       Supercomputing), June 2002.</li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://www.cs.uiuc.edu/~sadve/Publications/computer02.pdf">RSIM:
       Simulating Shared-Memory Multiprocessors with ILP Processors,</a> C. J.
       Hughes, V. S. Pai, P. Ranganathan, and S. V. Adve, <i>IEEE Computer, </i>vol.
       35, no. 2, special issue on high performance simulators, February 2002,
       40-49. <br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://www.cs.uiuc.edu/~sadve/Publications/computer02.gei.pdf">Performance
       Simulation Tools, </a>S. S. Mukherjee, S. V. Adve, T. Austin, J. Emer, and
       P. S. Magnusson, <i>IEEE Computer</i>, vol. 29, no. 12, guest editors'
       introduction to the special issue on high performance simulators,
       February 2002, 38-39. <br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://www.cs.uiuc.edu/~sadve/Publications/micro34.pdf">Saving
       Energy with Architectural and Frequency Adaptations for Multimedia
       Applications,</a> C. J. Hughes, J. Srinivasan, and S. V. Adve, <i>Proceedings
       of the 34th International Symposium on Microarchitecture (MICRO-34)</i>,
       December 2001, 250-261. <a
       href="http://www.cs.uiuc.edu/~sadve/Publications/micro34-supplement.ps">Click
       here for supplemental data.</a><br clear=all style='mso-special-character:
       line-break'>
   </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/nsf-workshop-2001.pdf">Position
       Paper for NSF Workshop on Computer Performance Evaluation,</a> S. V.
       Adve, December 2001. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://www.cs.uiuc.edu/~sadve/Publications/pact01.ps">Comparing
       and Combining Read Miss Clustering and Software Prefetching,</a> V. <st1:place
       w:st="on">S. Pai</st1:place> and S. V. Adve, <i>Proceedings of the
       International Symposium on Parallel Architectures and Compilation Techniques</i>,
       September 2001, 292-303.</li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca01.ps">Variability
       in the Execution of Multimedia Applications and Implications for
       Architecture</a>, C. J. Hughes, P. Kaul, S. V. Adve, R. Jain, C. Park,
       and J. Srinivasan, <i>Proceedings of the 28th International Symposium on
       Computer Architecture</i>, June 2001, 254-265.</li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca00.pdf">Reconfigurable
       Caches and their Application to Media Processing</a>, P. Ranganathan, S.
       V.Adve, and N. P. Jouppi, <i>Proceedings of the 27th International
       Symposium on Computer Architecture</i>, June 2000, 214-224.</li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/jilp00.ps">Code
       Transformations to Improve Memory Parallelism </a>, V. S. Pai and S. V.
       Adve, <i>The Journal of Instruction Level Parallelism, special issue on
       the best papers from MICRO-32,</i> vol. 2, May 2000
       (http://www.jilp.org/vol2). A <a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/micro99.ps">shorter
       version </a>of this paper appeared in the <i>Proceedings of the 32nd
       International Symposium on Microarchitecture (MICRO-32),</i> November
       1999, 147-155. <!Voted the best student presentation at MICRO-32.></li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca99.pdf">Performance
       of Image and Video Processing with General-Purpose Processors and Media
       ISA Extensions </a>, P. Ranganathan, S. V. Adve, and N. P. Jouppi, <i>Proceedings
       of the 26th International Symposium on Computer Architecture</i>, May
       1999, 124-135.</li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/hpca99.ps">Improving
       the Accuracy vs. Speed Tradeoff for Simulating Shared-Memory
       Multiprocessors with ILP Processors</a>, M. Durbhakula, V. S. Pai, and
       S. V. Adve, <i>Proceedings of the 3rd International Symposium on
       High-Performance Computer Architecture</i>, January 1999, 23-32. An <a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/hpca99.tr.ps">extended
       version </a>with some additional data appears as Technical Report #9802,
       Department of Electrical and Computer Engineering, <st1:place w:st="on"><st1:PlaceName
        w:st="on">Rice</st1:PlaceName> <st1:PlaceType w:st="on">University</st1:PlaceType></st1:place>,
       April 1998, revised December 1998.</li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/ieee_toc99.ps">The
       Impact of Exploiting Instruction-Level Parallelism on Shared-Memory
       Multiprocessors </a>, V. S. Pai, P. Ranganathan, H. Abdel-Shafi, and S.
       V. Adve, <i>IEEE Transactions on Computers, special issue on caches</i>,
       vol. 48, no. 2, February 1999, 218-226.</li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/ieee_proc99.ps">Recent
       Advances in Memory Consistency Models for Hardware Shared-Memory
       Systems, </a>, S. V. Adve, V. S. Pai, and P. Ranganathan, <i>Proceedings
       of the IEEE, special issue on distributed shared-memory</i>, vol. 87,
       no. 3, March 1999, 445-455. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/asplos98.ps">Performance
       of Database Workloads on Shared-Memory Systems with Out-of-Order
       Processors,</a> P. Ranganathan, K. Gharachorloo, S. V. Adve, and L. A.
       Barroso, <i>Proceedings of the 8th International Conference on
       Architectural Support for Programming Languages and Operating Systems,</i>October
       1998, 307-318. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca98.ps">Analytic
       Evaluation of Shared-Memory Systems with ILP Processors </a>, D. J.
       Sorin, V. S. Pai, S. V. Adve, M. K. Vernon, and D. A. Wood, <i>Proceedings
       of the 25th International Symposium on Computer Architecture</i>, June
       1998, 380-391.</li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca98_tr.ps">A
       Customized MVA Model for ILP Multiprocessors </a>, D. J. Sorin, M. K.
       Vernon, V. S. Pai, S. V. Adve, and D. A. Wood, Technical Report #1369,
       Computer Sciences Department, University of Wisconsin -- Madison, April
       1998. Also available as Technical Report #9803, Department of Electrical
       and Computer Engineering, <st1:place w:st="on"><st1:PlaceName w:st="on">Rice</st1:PlaceName>
        <st1:PlaceType w:st="on">University</st1:PlaceType></st1:place>.
       (Provides details of the model discussed in the ISCA'98 paper above.) </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/models_framework.ps">Using
       Information From the Programmer to Implement System Optimizations
       Without Violating Sequential Consistency</a>, S.V. Adve, Provisionally
       accepted for the <i>Journal of Parallel and Distributed Computing
       (JPDC).</i> Available as Rice University ECE Technical Report 9603,
       March 1996, revised June 1998.&nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca90_retro.ps">A
       Retrospective on &quot;Weak Ordering -- A New Definition&quot;,</a> S.
       V. Adve and M. D. Hill, 25 Years of the International Symposia on
       Computer Architecture - Selected Papers (Gurindar S. Sohi, editor), ACM
       Press, 1998. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/hicss.ps">Changing
       Interaction of Compiler and Architecture </a>, S.V. Adve, D.C. Burger,
       R. Eigenmann, A. Rawsthorne, M.D. Smith, C.H. Gebotys, M.T. Kandemir,
       D.J. Lilja, A.N. Choudhary, J.Z. Fang, and P.-C. Yew, <i>IEEE Computer</i>,
       <strong>30</strong> (12), December 1997, 51-58.</li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/rsim_manual.ps">RSIM
       Reference Manual Version 1.0 </a>, Vijay S. Pai, Parthasarathy
       Ranganathan, and Sarita V. Adve, Technical Report 9705, Department of
       Electrical and Computer Engineering, Rice University, August 1997. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/spaa97.ps">Using
       Speculative Retirement and Larger Instruction Windows to Narrow the
       Performance Gap between Memory Consistency Models </a>, Parthasarathy
       Ranganathan, Vijay S. Pai, and Sarita V. Adve, <i>Proceedings of the 9th
       Annual ACM Symposium on Parallel Algorithms and Architectures</i>, June
       1997, 199-210. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/tcca1097.ps">RSIM: An
       Execution-Driven Simulator for ILP-Based Shared-Memory Multiprocessors
       and Uniprocessors</a>, Vijay S. Pai, Parthasarathy Ranganathan, and
       Sarita V. Adve, <i>IEEE Technical Committee on Computer Architecture
       newsletter, Fall 1997.</i> An earlier version of this paper appeared in
       the Proceedings of the 3rd Workshop on Computer Architecture Education
       (held in conjunction with the 3rd International Symposium on High
       Performance Computer Architecture), February 1997.</li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca97.ps">The
       Interaction of Software Prefetching with ILP Processors in Shared-Memory
       Systems</a>, Parthasarathy Ranganathan, Vijay S. Pai, Hazim Abdel-Shafi,
       and Sarita V. Adve, <i>Proceedings of the 24th International Symposium
       on Computer Architecture</i>, June 1997, 144-156. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/hpca3_remote_writes.ps">An
       Evaluation of Fine-Grain Producer-Initiated Communication in
       Cache-Coherent Multiprocessors</a>, Hazim Abdel-Shafi, Jonathan Hall,
       Sarita V. Adve, and Vikram S. Adve, <i>Proceedings of the 3rd
       International Symposium on High-Performance Computer Architecture</i>,
       February 1997, 204-215. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/hpca3_ilp.ps">The
       Impact of Instruction-Level Parallelism on Multiprocessor Performance
       and Simulation Methodolgy</a>, Vijay S. Pai, Parthasarathy Ranganathan,
       and Sarita V. Adve, <i>Proceedings of the 3rd International Symposium on
       High Performance Computer Architecture</i>, February 1997, 72-83.</li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/computer96.pdf">Shared
       Memory Consistency Models: A Tutorial</a>, S.V. Adve and K.
       Gharachorloo, <i>IEEE Computer</i>, December 1996, 66-76. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/asplos96.ps">An
       Evaluation of Memory Consistency Models for Shared-Memory Systems with
       ILP Processors</a>, Vijay S. Pai, Parthasarathy Ranganathan, Sarita V.
       Adve, and Tracy Harton, <i>Proceedings of the 7th International
       Conference on Architectural Support for Programming Languages and
       Operating Systems (ASPLOS-VII),</i> October 1996, 12-23. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/hpca2.ps">A Comparison
       of Entry Consistency and Lazy Release Consistency Implementations</a>,
       S.V. Adve, A.L. Cox, S. Dwarkadas, R. Rajamony, and W. Zwaenepoel, <i>Proceedings
       of the 2nd International Symposium on High Performance Computer
       Architecture,</i> February 1996, 26-37. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca_workshop_94.ps">Replacing
       Locks by Higher-Level Primitives</a>, S.V. Adve, A.L. Cox, S. Dwarkadas,
       and W. Zwaenepoel, Technical Report #TR94-237, Department of Computer
       Science, Rice University, 1994. Presented at the <i>Fourth Workshop on
       Scalable Shared-Memory Multiprocessors,</i> <st1:place w:st="on"><st1:City
        w:st="on">Chicago</st1:City></st1:place>, May 1994. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/thesis.pdf">Designing
       Memory Consistency Models for Shared-Memory Multiprocessors</a>, S. V.
       Adve, Ph.D. Thesis, Available as Computer Sciences Technical Report
       #1198, <st1:PlaceType w:st="on">University</st1:PlaceType> of <st1:PlaceName
       w:st="on">Wisconsin</st1:PlaceName>, <st1:place w:st="on"><st1:City
        w:st="on">Madison</st1:City></st1:place>, December 1993. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/spec_tr.ps">Specifying
       System Requirements for Memory Consistency Models</a>, K. Gharachorloo,
       S.V. Adve, A. Gupta, J.L. Hennessy, and M.D. Hill, Technical Report
       #CSL-TR-93-594, <st1:place w:st="on"><st1:PlaceName w:st="on">Stanford</st1:PlaceName>
        <st1:PlaceType w:st="on">University</st1:PlaceType></st1:place>,
       December 1993. Also available as Computer Sciences Technical Report
       #1199, <st1:PlaceType w:st="on">University</st1:PlaceType> of <st1:PlaceName
       w:st="on">Wisconsin</st1:PlaceName>, <st1:place w:st="on"><st1:City
        w:st="on">Madison</st1:City></st1:place>, December 1993. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/plpc_tr.ps">Sufficient
       System Requirements for Supporting the PLpc Memory Model</a>, S.V. Adve,
       K. Gharachorloo, A. Gupta, J.L. Hennessy, and M.D. Hill, Computer Sciences
       Technical Report #1200, University of Wisconsin, Madison, December 1993.
       Also available as Technical Report #CSL-TR-93-595, <st1:place w:st="on"><st1:PlaceName
        w:st="on">Stanford</st1:PlaceName> <st1:PlaceType w:st="on">University</st1:PlaceType></st1:place>,
       December 1993. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/tpds93.ps">A Unified Formalization
       of Four Shared-Memory Models</a>, S.V. Adve and M.D. Hill, <i>IEEE
       Transactions on Parallel and Distributed Systems 4, 6</i> (June 1993),
       613-624. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/drf1_tr.ps">Sufficient
       Conditions for Implementing the Data-Race-Free-1 Memory Model</a>, S.V.
       Adve and M.D. Hill, Computer Sciences Technical Report #1107, University
       of Wisconsin, Madison, September 1992.</li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/jpdc92.ps">Programming
       for Different Memory Consistency Models</a>, K. Gharachorloo, S.V. Adve,
       A. Gupta, J.L. Hennessy, and M.D. Hill, <i>Journal of Parallel and
       Distributed Computing,</i> August 1992, 399-407. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca91.coherence.ps">Comparison
       of Hardware and Software Cache Coherence Schemes</a>, S.V. Adve, V.S.
       Adve, M.D. Hill, and M.K. Vernon, <i>Proceedings of the 18th Annual
       International Symposium on Computer Architecture</i>, May 1991, 298-308.
       Also appears in <i>The Cache-Coherence Problem in Shared-Memory
       Multiprocessors: Hardware Solutions,</i> edited by Milo Tomasevic and
       Veljko Milutinovic, IEEE Computer Society Press, 1993. An <a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca91.coherence.tr.ps">extended
       version </a>appears in Computer Sciences Technical Report #1012, <st1:place
       w:st="on"><st1:PlaceType w:st="on">University</st1:PlaceType> of <st1:PlaceName
        w:st="on">Wisconsin</st1:PlaceName></st1:place>, Madison, March 1991. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca91.dataraces.ps">Detecting
       Data Races on Weak Memory Systems</a>, S.V. Adve, M.D. Hill, B.P.
       Miller, and R.H.B. Netzer, <i>Proceedings of the 18th Annual
       International Symposium on Computer Architecture,</i> May 1991, 234-243.
       </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/isca90.ps">Weak
       Ordering - A New Definition</a>, S.V. Adve and M.D. Hill, <i>Proceedings
       of the 17th Annual International Symposium on Computer Architecture,</i>
       May 1990, 2-14. </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/~sadve/Publications/icpp90.ps">Implementing
       Sequential Consistency in Cache-Based Systems</a>, S.V. Adve and M.D.
       Hill, <i>Proceedings of the 1990 International Conference on Parallel
       Processing,</i> August 1990, I47-I50. </li>
  </ul>
  <p><b>Ph.<a name=phd></a>D. Theses </b></p>
  <ul type=disc>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/srinivsn-phd-thesis.pdf">Lifetime
       Reliability Aware Microprocessors </a>, Jayanth Srinivasan, 2006. &nbsp;
       </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/sasanka-phd-thesis.pdf">ALP: Energy
       Efficient Support for All Levels of Parallelism for Complex Media
       Applications</a>, Ruchira Sasanka, 2005. &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>General-Purpose
       Processors for Multimedia Applications: Predictability and Energy
       Efficiency, Christopher Hughes, 2003. &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://www.cs.uiuc.edu/~sadve/Theses/vijay-pai.phd.ps">Exploiting
       Instruction-Level Parallelism for Memory System Performance</a>, Vijay
       Pai, 2000 &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://www.cs.uiuc.edu/~sadve/Theses/partha-ranganathan.phd.ps">General-Purpose
       Architectures for Media Processing and Database Workloads</a>,
       Parthasarathy Ranganthan, 2000. &nbsp; </li>
  </ul>
  <p><b>M.S<a name=ms></a>. Theses </b></p>
  <ul type=disc>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/Ramachandran.ms.thesis.pdf">Limitations
       of the MTTF metric for architecture-level lifetime reliability analysis</a>,
       Pradeep Ramachandran, 2007 &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/li.ms.thesis.pdf">Data-Level and
       Thread-Level Parallelism in Emerging Multimedia Applications</a>,
       Man-Lap (Alex) Li, 2005 &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/vardhan.ms.thesis.pdf">Integrated
       Global and Per-Application Cross-Layer Adaptations for Saving Energy</a>,
       Vibhore Vardhan, 2004 &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/gupta.ms.thesis.pdf">Joint
       Processor-Memory Adaptation for Energy for General-Purpose Applications</a>,
       Ritu Gupta, 2004 &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/srinivsn-ms-thesis.pdf">Architectural
       Adaptation for Thermal Control</a>, Jayanth Srinivasan, 2002 &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/ruchira_ms.pdf">Combining Intra-Frame
       with Inter-Frame Hardware Adaptations to Save Energy</a>, Ruchira
       Sasanka, 2002 &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/rohit-jain.ms.ps">Soft Real-Time
       Scheduling on a Simultaneous Multithreaded Processor</a>, Rohit Jain,
       2002 &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/pkaulmsthesis.pdf">Variability in the
       Execution of Multimedia Applications and Implications for Architecture</a>,
       Praful Kaul, 2002 &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/chris_hughes_ms.pdf">Prefetching
       Linked Data Structures in Sustems with Merged DRAM-Logic</a>, Chris J.
       Hughes, 2002 &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/murthy_ms.ps">Improving the Speed vs.
       Accuracy Tradeoff for Simulating Shared-Memory Multiprocessors with ILP
       Processors</a>, S. Murthy Durbhakula, 1998 &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/hazim_ms.ps">Fine-Grain
       Producer-Initiated Communication in Cache-Coherent Multiprocessors</a>,
       Hazim Abdel-Shafi, 1997 &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/vijay_ms.ps">The Impact of
       Instruction-Level Parallelism on Multiprocessor Performance and
       Simulation Methodology</a>, Vijay Pai, 1997 &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/partha_ms.ps">An Evaluation of Memory
       Consistency Models for Shared-Memory Systems with ILP Processors</a>,
       Parthasarathy Ranganathan, 1997 &nbsp; </li>
  </ul>
  <p class=MsoNormal>&nbsp;&nbsp;&nbsp; </p>
  </td>
 </tr>
 <tr style='mso-yfti-irow:2;mso-yfti-lastrow:yes;height:393.75pt'>
  <td width=10 valign=top style='width:.1in;padding:0in 0in 0in 0in;height:
  393.75pt'>
  <p class=MsoNormal><o:p>&nbsp;</o:p></p>
  </td>
 </tr>
</table>

<p class=MsoNormal><span style='color:windowtext'><o:p>&nbsp;</o:p></span></p>

</div>

</body>

</html>
@


1.6
log
@*** empty log message ***
@
text
@d422 1
d424 1
a424 1
       Model, Hans-J. Boehm and Sarita V. Adve, to appear in the <i
@


1.5
log
@*** empty log message ***
@
text
@d517 1
a517 1
       IEEE Transactions on Mobile Computin, Vol.5, No. 7,</i> July, 2006.<br>
@


1.4
log
@*** empty log message ***
@
text
@d370 12
d513 7
a543 6
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>GRACE:
       Cross-Layer Adaptation for Multimedia Quality and Energy, W. Yuan, K.
       Nahrstedt, S. V. Adve, R. H. Kravets, and D. L. Jones, To appear in the<i>
       IEEE Transactions on Mobile Computing</i>.<br>
       &nbsp; </li>
   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
@


1.3
log
@*** empty log message ***
@
text
@d370 13
a382 2
       Trace-Based Diagnosis of Permanent Hardware Faults, Man-Lap Li, 
       Pradeep Ramchandran, Swarup Kumar Sahoo, Sarita Adve, Vikram Adve, and
d390 2
a391 1
       Using Likely Program Invariants for Hardware Reliability,
d393 1
a393 1
       Pradeep Ramchandran,  Sarita Adve, Vikram Adve, and
d401 2
a402 1
       Online Estimation of Architectural Vulnerability Factor for Soft Errors, 
d418 2
a419 1
       Metrics for Architecture-Level Lifetime Reliability Analysis, 
d427 14
a440 2
SWAT: An Error Resilient System, Man-Lap Li, Pradeep
       Ramchandran, Sarita Adve, Vikram Adve, and Yuanyuan Zhou <i>, to appear in the Fourth Workshop
d448 1
a448 1
       Pradeep Ramchandran, Swarup Kumar Sahoo, Sarita Adve, Vikram Adve, and
d476 1
a476 1
       Ramchandran, Sarita Adve, Vikram Adve and Yuanyuan Zhou <i>, Third Workshop
@


1.2
log
@*** empty log message ***
@
text
@d313 4
@


1.1
log
@Initial revision
@
text
@a363 1
<!--
d365 1
a365 2
       auto;mso-list:l2 level1 lfo3;tab-stops:list .5in'><span
       style='color:windowtext'>
d368 2
a369 2
       Yuanyuan Zhou, <i
       style='mso-bidi-font-style:normal'>submitted for publication.</i> <br
d371 1
a371 1
       </span><br clear=all style='mso-special-character:line-break'>
d374 1
a374 2
       auto;mso-list:l2 level1 lfo3;tab-stops:list .5in'><span
       style='color:windowtext'>
d378 2
a379 2
       Yuanyuan Zhou, <i
       style='mso-bidi-font-style:normal'>submitted for publication.</i> <br
d381 1
a381 1
       </span><br clear=all style='mso-special-character:line-break'>
a382 1
-->
@
