# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../DSP_RDv5.srcs/sources_1/ip/arctan_0/sim/arctan_0.vhd" \
"../../../../DSP_RDv5.srcs/sources_1/ip/arctan_0/demo_tb/tb_arctan_0.vhd" \

# Do not sort compile order
nosort
