0.6
2019.2
Dec  5 2019
05:06:03
C:/Users/googl/Documents/Anything Relevant/University/4th Year/4310/Labs/Lab 1/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/googl/Documents/Anything Relevant/University/4th Year/4310/Labs/Lab 1/project_1/project_1.srcs/sim_1/imports/Lab 1/lab1_tb_template.v,1664404953,verilog,,,,my_circuit_tb,,,,,,,,
C:/Users/googl/Documents/Anything Relevant/University/4th Year/4310/Labs/Lab 1/project_1/project_1.srcs/sources_1/new/top.v,1664298914,verilog,,C:/Users/googl/Documents/Anything Relevant/University/4th Year/4310/Labs/Lab 1/project_1/project_1.srcs/sim_1/imports/Lab 1/lab1_tb_template.v,,q1;q2;q3;testbench,,,,,,,,
