--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25 project_r.ncd
project.pcf

Design file:              project_r.ncd
Physical constraint file: project.pcf
Device,package,speed:     xc6slx4,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock rclk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rd          |    0.642(R)|      SLOW  |    0.648(R)|      SLOW  |orwr              |   0.000|
            |    0.505(R)|      FAST  |    3.029(R)|      SLOW  |rclk_IBUF_BUFG    |   0.000|
wr          |    1.335(R)|      SLOW  |    0.154(R)|      SLOW  |orwr              |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock wclk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
datin<0>    |   -0.344(R)|      FAST  |    2.538(R)|      SLOW  |wclk_IBUF_BUFG    |   0.000|
datin<1>    |   -0.257(R)|      FAST  |    2.277(R)|      SLOW  |wclk_IBUF_BUFG    |   0.000|
datin<2>    |   -0.365(R)|      FAST  |    2.561(R)|      SLOW  |wclk_IBUF_BUFG    |   0.000|
rd          |    0.054(R)|      SLOW  |    1.272(R)|      SLOW  |orwr              |   0.000|
wr          |    0.747(R)|      SLOW  |    0.778(R)|      SLOW  |orwr              |   0.000|
            |    1.457(R)|      SLOW  |    0.725(R)|      SLOW  |wclk_IBUF_BUFG    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock rclk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
datout<0>   |        15.400(R)|      SLOW  |         7.193(R)|      FAST  |rclk_IBUF_BUFG    |   0.000|
datout<1>   |        15.405(R)|      SLOW  |         7.185(R)|      FAST  |rclk_IBUF_BUFG    |   0.000|
datout<2>   |        15.499(R)|      SLOW  |         7.260(R)|      FAST  |rclk_IBUF_BUFG    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock rclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
rclk           |    2.911|         |         |         |
wclk           |    1.480|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock wclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
rclk           |    1.480|         |         |         |
wclk           |    2.699|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Mar 11 22:55:20 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 377 MB



