{"vcs1":{"timestamp_begin":1745965064.883939262, "rt":0.80, "ut":0.18, "st":0.06}}
{"vcselab":{"timestamp_begin":1745965065.729874515, "rt":0.81, "ut":0.21, "st":0.03}}
{"link":{"timestamp_begin":1745965066.627143965, "rt":0.51, "ut":0.12, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745965064.705735226}
{"VCS_COMP_START_TIME": 1745965064.705735226}
{"VCS_COMP_END_TIME": 1745965067.251432043}
{"VCS_USER_OPTIONS": "-sverilog tproj.sv"}
{"vcs1": {"peak_mem": 263952}}
{"vcselab": {"peak_mem": 140052}}
