vendor_name = ModelSim
source_file = 1, D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v
source_file = 1, D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/bi2bcd.v
source_file = 1, D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/dram_512.v
source_file = 1, D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/uart_tx.v
source_file = 1, D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/uart_rx.v
source_file = 1, D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/uart_control.v
source_file = 1, D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/pll.v
source_file = 1, D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/Data_Writer.v
source_file = 1, D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/Data_retriever.v
source_file = 1, D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/output_files/Chain2.cdf
source_file = 1, D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/output_files/Chain3.cdf
source_file = 1, D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/output_files/Chain1.cdf
source_file = 1, D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/dram.v
source_file = 1, d:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc
source_file = 1, d:/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/altera/15.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/altera/15.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, d:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, d:/altera/15.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/db/altsyncram_djf1.tdf
source_file = 1, D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/db/decode_rsa.tdf
source_file = 1, D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/db/decode_k8a.tdf
source_file = 1, D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/db/mux_bnb.tdf
source_file = 1, D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/multiplexer.v
source_file = 1, d:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, d:/altera/15.0/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, d:/altera/15.0/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, d:/altera/15.0/quartus/libraries/megafunctions/altshift.inc
source_file = 1, D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/db/mux_hrc.tdf
source_file = 1, d:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, d:/altera/15.0/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, d:/altera/15.0/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, d:/altera/15.0/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/db/pll_altpll.v
design_name = uart_control
instance = comp, \hex2[0]~output , hex2[0]~output, uart_control, 1
instance = comp, \hex2[1]~output , hex2[1]~output, uart_control, 1
instance = comp, \hex2[2]~output , hex2[2]~output, uart_control, 1
instance = comp, \hex2[3]~output , hex2[3]~output, uart_control, 1
instance = comp, \hex2[4]~output , hex2[4]~output, uart_control, 1
instance = comp, \hex2[5]~output , hex2[5]~output, uart_control, 1
instance = comp, \hex2[6]~output , hex2[6]~output, uart_control, 1
instance = comp, \hex1[0]~output , hex1[0]~output, uart_control, 1
instance = comp, \hex1[1]~output , hex1[1]~output, uart_control, 1
instance = comp, \hex1[2]~output , hex1[2]~output, uart_control, 1
instance = comp, \hex1[3]~output , hex1[3]~output, uart_control, 1
instance = comp, \hex1[4]~output , hex1[4]~output, uart_control, 1
instance = comp, \hex1[5]~output , hex1[5]~output, uart_control, 1
instance = comp, \hex1[6]~output , hex1[6]~output, uart_control, 1
instance = comp, \hex0[0]~output , hex0[0]~output, uart_control, 1
instance = comp, \hex0[1]~output , hex0[1]~output, uart_control, 1
instance = comp, \hex0[2]~output , hex0[2]~output, uart_control, 1
instance = comp, \hex0[3]~output , hex0[3]~output, uart_control, 1
instance = comp, \hex0[4]~output , hex0[4]~output, uart_control, 1
instance = comp, \hex0[5]~output , hex0[5]~output, uart_control, 1
instance = comp, \hex0[6]~output , hex0[6]~output, uart_control, 1
instance = comp, \write_done~output , write_done~output, uart_control, 1
instance = comp, \tx_serial~output , tx_serial~output, uart_control, 1
instance = comp, \retrieve_done~output , retrieve_done~output, uart_control, 1
instance = comp, \tx_active~output , tx_active~output, uart_control, 1
instance = comp, \in_Clock~input , in_Clock~input, uart_control, 1
instance = comp, \mypll|altpll_component|auto_generated|pll1 , mypll|altpll_component|auto_generated|pll1, uart_control, 1
instance = comp, \mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl , mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, uart_control, 1
instance = comp, \writer|Selector24~0 , writer|Selector24~0, uart_control, 1
instance = comp, \rx_serial~input , rx_serial~input, uart_control, 1
instance = comp, \reciever|r_Rx_Data_R~0 , reciever|r_Rx_Data_R~0, uart_control, 1
instance = comp, \reciever|r_Rx_Data_R , reciever|r_Rx_Data_R, uart_control, 1
instance = comp, \reciever|r_Rx_Data , reciever|r_Rx_Data, uart_control, 1
instance = comp, \reciever|r_Clock_Count[0]~8 , reciever|r_Clock_Count[0]~8, uart_control, 1
instance = comp, \reciever|Equal0~0 , reciever|Equal0~0, uart_control, 1
instance = comp, \reciever|r_Clock_Count[5]~18 , reciever|r_Clock_Count[5]~18, uart_control, 1
instance = comp, \reciever|r_Clock_Count[6]~20 , reciever|r_Clock_Count[6]~20, uart_control, 1
instance = comp, \reciever|r_Clock_Count[0]~26 , reciever|r_Clock_Count[0]~26, uart_control, 1
instance = comp, \reciever|r_Clock_Count[6] , reciever|r_Clock_Count[6], uart_control, 1
instance = comp, \reciever|r_Clock_Count[7]~22 , reciever|r_Clock_Count[7]~22, uart_control, 1
instance = comp, \reciever|r_Clock_Count[7] , reciever|r_Clock_Count[7], uart_control, 1
instance = comp, \reciever|Equal0~1 , reciever|Equal0~1, uart_control, 1
instance = comp, \reciever|r_Clock_Count[0]~24 , reciever|r_Clock_Count[0]~24, uart_control, 1
instance = comp, \reciever|Selector14~0 , reciever|Selector14~0, uart_control, 1
instance = comp, \reciever|LessThan1~0 , reciever|LessThan1~0, uart_control, 1
instance = comp, \reciever|Selector11~0 , reciever|Selector11~0, uart_control, 1
instance = comp, \reciever|Selector11~1 , reciever|Selector11~1, uart_control, 1
instance = comp, \reciever|r_Bit_Index[0] , reciever|r_Bit_Index[0], uart_control, 1
instance = comp, \reciever|Selector9~1 , reciever|Selector9~1, uart_control, 1
instance = comp, \reciever|Decoder0~0 , reciever|Decoder0~0, uart_control, 1
instance = comp, \reciever|Selector10~0 , reciever|Selector10~0, uart_control, 1
instance = comp, \reciever|Selector10~1 , reciever|Selector10~1, uart_control, 1
instance = comp, \reciever|r_Bit_Index[1] , reciever|r_Bit_Index[1], uart_control, 1
instance = comp, \reciever|Selector9~0 , reciever|Selector9~0, uart_control, 1
instance = comp, \reciever|Selector9~2 , reciever|Selector9~2, uart_control, 1
instance = comp, \reciever|r_Bit_Index[2] , reciever|r_Bit_Index[2], uart_control, 1
instance = comp, \reciever|r_SM_Main.s_RX_STOP_BIT~0 , reciever|r_SM_Main.s_RX_STOP_BIT~0, uart_control, 1
instance = comp, \reciever|Selector14~1 , reciever|Selector14~1, uart_control, 1
instance = comp, \reciever|r_SM_Main.s_RX_DATA_BITS , reciever|r_SM_Main.s_RX_DATA_BITS, uart_control, 1
instance = comp, \reciever|r_SM_Main.s_RX_STOP_BIT~1 , reciever|r_SM_Main.s_RX_STOP_BIT~1, uart_control, 1
instance = comp, \reciever|r_SM_Main.s_RX_STOP_BIT , reciever|r_SM_Main.s_RX_STOP_BIT, uart_control, 1
instance = comp, \reciever|Selector0~0 , reciever|Selector0~0, uart_control, 1
instance = comp, \reciever|r_Clock_Count[0]~25 , reciever|r_Clock_Count[0]~25, uart_control, 1
instance = comp, \reciever|r_Clock_Count[0] , reciever|r_Clock_Count[0], uart_control, 1
instance = comp, \reciever|r_Clock_Count[1]~10 , reciever|r_Clock_Count[1]~10, uart_control, 1
instance = comp, \reciever|r_Clock_Count[1] , reciever|r_Clock_Count[1], uart_control, 1
instance = comp, \reciever|r_Clock_Count[2]~12 , reciever|r_Clock_Count[2]~12, uart_control, 1
instance = comp, \reciever|r_Clock_Count[2] , reciever|r_Clock_Count[2], uart_control, 1
instance = comp, \reciever|r_Clock_Count[3]~14 , reciever|r_Clock_Count[3]~14, uart_control, 1
instance = comp, \reciever|r_Clock_Count[3] , reciever|r_Clock_Count[3], uart_control, 1
instance = comp, \reciever|r_Clock_Count[4]~16 , reciever|r_Clock_Count[4]~16, uart_control, 1
instance = comp, \reciever|r_Clock_Count[4] , reciever|r_Clock_Count[4], uart_control, 1
instance = comp, \reciever|r_Clock_Count[5] , reciever|r_Clock_Count[5], uart_control, 1
instance = comp, \reciever|LessThan1~1 , reciever|LessThan1~1, uart_control, 1
instance = comp, \reciever|r_SM_Main~9 , reciever|r_SM_Main~9, uart_control, 1
instance = comp, \reciever|r_SM_Main.s_CLEANUP , reciever|r_SM_Main.s_CLEANUP, uart_control, 1
instance = comp, \reciever|Selector12~0 , reciever|Selector12~0, uart_control, 1
instance = comp, \reciever|r_SM_Main.000 , reciever|r_SM_Main.000, uart_control, 1
instance = comp, \reciever|Selector13~0 , reciever|Selector13~0, uart_control, 1
instance = comp, \reciever|Selector13~1 , reciever|Selector13~1, uart_control, 1
instance = comp, \reciever|r_SM_Main.s_RX_START_BIT , reciever|r_SM_Main.s_RX_START_BIT, uart_control, 1
instance = comp, \reciever|Selector0~1 , reciever|Selector0~1, uart_control, 1
instance = comp, \reciever|r_Rx_DV , reciever|r_Rx_DV, uart_control, 1
instance = comp, \writer|Selector1~1 , writer|Selector1~1, uart_control, 1
instance = comp, \writer|Selector11~0 , writer|Selector11~0, uart_control, 1
instance = comp, \writer|STATE.STORING , writer|STATE.STORING, uart_control, 1
instance = comp, \writer|Add0~0 , writer|Add0~0, uart_control, 1
instance = comp, \writer|Selector25~0 , writer|Selector25~0, uart_control, 1
instance = comp, \writer|Selector26~0 , writer|Selector26~0, uart_control, 1
instance = comp, \writer|Selector27~0 , writer|Selector27~0, uart_control, 1
instance = comp, \writer|Selector28~0 , writer|Selector28~0, uart_control, 1
instance = comp, \writer|Add0~1 , writer|Add0~1, uart_control, 1
instance = comp, \writer|Selector30~0 , writer|Selector30~0, uart_control, 1
instance = comp, \writer|Selector30~1 , writer|Selector30~1, uart_control, 1
instance = comp, \writer|Addr[0] , writer|Addr[0], uart_control, 1
instance = comp, \writer|Add0~3 , writer|Add0~3, uart_control, 1
instance = comp, \writer|Selector29~0 , writer|Selector29~0, uart_control, 1
instance = comp, \writer|Selector29~1 , writer|Selector29~1, uart_control, 1
instance = comp, \writer|Addr[1] , writer|Addr[1], uart_control, 1
instance = comp, \writer|Add0~5 , writer|Add0~5, uart_control, 1
instance = comp, \writer|Selector28~1 , writer|Selector28~1, uart_control, 1
instance = comp, \writer|Addr[2] , writer|Addr[2], uart_control, 1
instance = comp, \writer|Add0~7 , writer|Add0~7, uart_control, 1
instance = comp, \writer|Selector27~1 , writer|Selector27~1, uart_control, 1
instance = comp, \writer|Addr[3] , writer|Addr[3], uart_control, 1
instance = comp, \writer|Add0~9 , writer|Add0~9, uart_control, 1
instance = comp, \writer|Selector26~1 , writer|Selector26~1, uart_control, 1
instance = comp, \writer|Addr[4] , writer|Addr[4], uart_control, 1
instance = comp, \writer|Add0~11 , writer|Add0~11, uart_control, 1
instance = comp, \writer|Selector25~1 , writer|Selector25~1, uart_control, 1
instance = comp, \writer|Addr[5] , writer|Addr[5], uart_control, 1
instance = comp, \writer|Add0~13 , writer|Add0~13, uart_control, 1
instance = comp, \writer|Selector24~1 , writer|Selector24~1, uart_control, 1
instance = comp, \writer|Addr[6] , writer|Addr[6], uart_control, 1
instance = comp, \writer|Add0~15 , writer|Add0~15, uart_control, 1
instance = comp, \writer|Selector23~0 , writer|Selector23~0, uart_control, 1
instance = comp, \writer|Selector23~1 , writer|Selector23~1, uart_control, 1
instance = comp, \writer|Addr[7] , writer|Addr[7], uart_control, 1
instance = comp, \writer|Equal1~1 , writer|Equal1~1, uart_control, 1
instance = comp, \writer|Equal1~0 , writer|Equal1~0, uart_control, 1
instance = comp, \writer|Selector20~0 , writer|Selector20~0, uart_control, 1
instance = comp, \writer|Selector22~0 , writer|Selector22~0, uart_control, 1
instance = comp, \writer|Add0~17 , writer|Add0~17, uart_control, 1
instance = comp, \writer|Selector22~1 , writer|Selector22~1, uart_control, 1
instance = comp, \writer|Addr[8] , writer|Addr[8], uart_control, 1
instance = comp, \writer|Add0~19 , writer|Add0~19, uart_control, 1
instance = comp, \writer|Selector21~0 , writer|Selector21~0, uart_control, 1
instance = comp, \writer|Selector21~1 , writer|Selector21~1, uart_control, 1
instance = comp, \writer|Addr[9] , writer|Addr[9], uart_control, 1
instance = comp, \writer|Add0~21 , writer|Add0~21, uart_control, 1
instance = comp, \writer|Selector20~1 , writer|Selector20~1, uart_control, 1
instance = comp, \writer|Addr[10] , writer|Addr[10], uart_control, 1
instance = comp, \writer|Add0~23 , writer|Add0~23, uart_control, 1
instance = comp, \writer|Selector19~0 , writer|Selector19~0, uart_control, 1
instance = comp, \writer|Selector19~1 , writer|Selector19~1, uart_control, 1
instance = comp, \writer|Addr[11] , writer|Addr[11], uart_control, 1
instance = comp, \writer|Add0~25 , writer|Add0~25, uart_control, 1
instance = comp, \writer|Selector18~0 , writer|Selector18~0, uart_control, 1
instance = comp, \writer|Selector18~1 , writer|Selector18~1, uart_control, 1
instance = comp, \writer|Addr[12] , writer|Addr[12], uart_control, 1
instance = comp, \writer|Add0~27 , writer|Add0~27, uart_control, 1
instance = comp, \writer|Selector17~0 , writer|Selector17~0, uart_control, 1
instance = comp, \writer|Selector17~1 , writer|Selector17~1, uart_control, 1
instance = comp, \writer|Addr[13] , writer|Addr[13], uart_control, 1
instance = comp, \writer|Equal1~3 , writer|Equal1~3, uart_control, 1
instance = comp, \writer|Equal1~2 , writer|Equal1~2, uart_control, 1
instance = comp, \writer|Equal1~4 , writer|Equal1~4, uart_control, 1
instance = comp, \writer|Equal1~5 , writer|Equal1~5, uart_control, 1
instance = comp, \writer|Selector16~0 , writer|Selector16~0, uart_control, 1
instance = comp, \writer|Add0~29 , writer|Add0~29, uart_control, 1
instance = comp, \writer|Selector16~1 , writer|Selector16~1, uart_control, 1
instance = comp, \writer|Addr[14] , writer|Addr[14], uart_control, 1
instance = comp, \writer|Add0~31 , writer|Add0~31, uart_control, 1
instance = comp, \writer|Selector15~0 , writer|Selector15~0, uart_control, 1
instance = comp, \writer|Selector15~1 , writer|Selector15~1, uart_control, 1
instance = comp, \writer|Addr[15] , writer|Addr[15], uart_control, 1
instance = comp, \writer|Add0~33 , writer|Add0~33, uart_control, 1
instance = comp, \writer|Add0~35 , writer|Add0~35, uart_control, 1
instance = comp, \writer|Selector13~0 , writer|Selector13~0, uart_control, 1
instance = comp, \writer|Selector13~1 , writer|Selector13~1, uart_control, 1
instance = comp, \writer|Addr[17] , writer|Addr[17], uart_control, 1
instance = comp, \writer|always0~2 , writer|always0~2, uart_control, 1
instance = comp, \writer|always0~0 , writer|always0~0, uart_control, 1
instance = comp, \writer|always0~1 , writer|always0~1, uart_control, 1
instance = comp, \writer|always0~3 , writer|always0~3, uart_control, 1
instance = comp, \writer|always0~4 , writer|always0~4, uart_control, 1
instance = comp, \writer|flag~0 , writer|flag~0, uart_control, 1
instance = comp, \writer|flag , writer|flag, uart_control, 1
instance = comp, \writer|always0~5 , writer|always0~5, uart_control, 1
instance = comp, \writer|Selector10~0 , writer|Selector10~0, uart_control, 1
instance = comp, \writer|Selector10~1 , writer|Selector10~1, uart_control, 1
instance = comp, \writer|STATE.00 , writer|STATE.00, uart_control, 1
instance = comp, \writer|Selector14~0 , writer|Selector14~0, uart_control, 1
instance = comp, \writer|Selector14~1 , writer|Selector14~1, uart_control, 1
instance = comp, \writer|Addr[16] , writer|Addr[16], uart_control, 1
instance = comp, \retrieve_image~input , retrieve_image~input, uart_control, 1
instance = comp, \writer|Selector0~0 , writer|Selector0~0, uart_control, 1
instance = comp, \writer|Selector1~0 , writer|Selector1~0, uart_control, 1
instance = comp, \writer|fin , writer|fin, uart_control, 1
instance = comp, \STATE.00~0 , STATE.00~0, uart_control, 1
instance = comp, \STATE.00 , STATE.00, uart_control, 1
instance = comp, \Selector19~0 , Selector19~0, uart_control, 1
instance = comp, \STATE.IDLE , STATE.IDLE, uart_control, 1
instance = comp, \dram_addr[16]~input , dram_addr[16]~input, uart_control, 1
instance = comp, \Selector1~0 , Selector1~0, uart_control, 1
instance = comp, \transmitter|r_Clock_Count[0]~8 , transmitter|r_Clock_Count[0]~8, uart_control, 1
instance = comp, \retriever|Selector19~0 , retriever|Selector19~0, uart_control, 1
instance = comp, \retriever|STATE.00 , retriever|STATE.00, uart_control, 1
instance = comp, \retriever|Selector22~0 , retriever|Selector22~0, uart_control, 1
instance = comp, \retriever|wen , retriever|wen, uart_control, 1
instance = comp, \transmitter|Selector11~0 , transmitter|Selector11~0, uart_control, 1
instance = comp, \transmitter|LessThan1~0 , transmitter|LessThan1~0, uart_control, 1
instance = comp, \transmitter|Selector12~0 , transmitter|Selector12~0, uart_control, 1
instance = comp, \transmitter|Selector12~1 , transmitter|Selector12~1, uart_control, 1
instance = comp, \transmitter|r_Bit_Index[0] , transmitter|r_Bit_Index[0], uart_control, 1
instance = comp, \transmitter|Selector11~1 , transmitter|Selector11~1, uart_control, 1
instance = comp, \transmitter|r_Bit_Index[1] , transmitter|r_Bit_Index[1], uart_control, 1
instance = comp, \transmitter|Selector10~0 , transmitter|Selector10~0, uart_control, 1
instance = comp, \transmitter|Selector10~1 , transmitter|Selector10~1, uart_control, 1
instance = comp, \transmitter|r_Bit_Index[2] , transmitter|r_Bit_Index[2], uart_control, 1
instance = comp, \transmitter|r_SM_Main.s_TX_STOP_BIT~0 , transmitter|r_SM_Main.s_TX_STOP_BIT~0, uart_control, 1
instance = comp, \transmitter|Selector15~3 , transmitter|Selector15~3, uart_control, 1
instance = comp, \transmitter|r_SM_Main.s_TX_START_BIT , transmitter|r_SM_Main.s_TX_START_BIT, uart_control, 1
instance = comp, \transmitter|Selector16~0 , transmitter|Selector16~0, uart_control, 1
instance = comp, \transmitter|r_SM_Main.s_TX_DATA_BITS , transmitter|r_SM_Main.s_TX_DATA_BITS, uart_control, 1
instance = comp, \transmitter|r_SM_Main.s_TX_STOP_BIT~1 , transmitter|r_SM_Main.s_TX_STOP_BIT~1, uart_control, 1
instance = comp, \transmitter|r_SM_Main.s_TX_STOP_BIT , transmitter|r_SM_Main.s_TX_STOP_BIT, uart_control, 1
instance = comp, \transmitter|Selector13~0 , transmitter|Selector13~0, uart_control, 1
instance = comp, \transmitter|r_SM_Main.s_CLEANUP , transmitter|r_SM_Main.s_CLEANUP, uart_control, 1
instance = comp, \transmitter|Selector14~0 , transmitter|Selector14~0, uart_control, 1
instance = comp, \transmitter|r_SM_Main.000 , transmitter|r_SM_Main.000, uart_control, 1
instance = comp, \transmitter|r_Clock_Count[3]~12 , transmitter|r_Clock_Count[3]~12, uart_control, 1
instance = comp, \transmitter|r_Clock_Count[0] , transmitter|r_Clock_Count[0], uart_control, 1
instance = comp, \transmitter|r_Clock_Count[1]~10 , transmitter|r_Clock_Count[1]~10, uart_control, 1
instance = comp, \transmitter|r_Clock_Count[1] , transmitter|r_Clock_Count[1], uart_control, 1
instance = comp, \transmitter|r_Clock_Count[2]~13 , transmitter|r_Clock_Count[2]~13, uart_control, 1
instance = comp, \transmitter|r_Clock_Count[2] , transmitter|r_Clock_Count[2], uart_control, 1
instance = comp, \transmitter|r_Clock_Count[3]~15 , transmitter|r_Clock_Count[3]~15, uart_control, 1
instance = comp, \transmitter|r_Clock_Count[3] , transmitter|r_Clock_Count[3], uart_control, 1
instance = comp, \transmitter|r_Clock_Count[4]~17 , transmitter|r_Clock_Count[4]~17, uart_control, 1
instance = comp, \transmitter|r_Clock_Count[4] , transmitter|r_Clock_Count[4], uart_control, 1
instance = comp, \transmitter|r_Clock_Count[5]~19 , transmitter|r_Clock_Count[5]~19, uart_control, 1
instance = comp, \transmitter|r_Clock_Count[5] , transmitter|r_Clock_Count[5], uart_control, 1
instance = comp, \transmitter|r_Clock_Count[6]~21 , transmitter|r_Clock_Count[6]~21, uart_control, 1
instance = comp, \transmitter|r_Clock_Count[6] , transmitter|r_Clock_Count[6], uart_control, 1
instance = comp, \transmitter|r_Clock_Count[7]~23 , transmitter|r_Clock_Count[7]~23, uart_control, 1
instance = comp, \transmitter|r_Clock_Count[7] , transmitter|r_Clock_Count[7], uart_control, 1
instance = comp, \transmitter|LessThan1~1 , transmitter|LessThan1~1, uart_control, 1
instance = comp, \transmitter|Selector1~0 , transmitter|Selector1~0, uart_control, 1
instance = comp, \transmitter|Selector1~1 , transmitter|Selector1~1, uart_control, 1
instance = comp, \transmitter|r_Tx_Done , transmitter|r_Tx_Done, uart_control, 1
instance = comp, \retriever|flag~0 , retriever|flag~0, uart_control, 1
instance = comp, \retriever|flag , retriever|flag, uart_control, 1
instance = comp, \retriever|Selector21~0 , retriever|Selector21~0, uart_control, 1
instance = comp, \retriever|Selector0~0 , retriever|Selector0~0, uart_control, 1
instance = comp, \retriever|Selector2~0 , retriever|Selector2~0, uart_control, 1
instance = comp, \retriever|Selector3~0 , retriever|Selector3~0, uart_control, 1
instance = comp, \retriever|Selector4~0 , retriever|Selector4~0, uart_control, 1
instance = comp, \retriever|Selector10~0 , retriever|Selector10~0, uart_control, 1
instance = comp, \retriever|Selector11~0 , retriever|Selector11~0, uart_control, 1
instance = comp, \retriever|Selector13~0 , retriever|Selector13~0, uart_control, 1
instance = comp, \retriever|Selector14~0 , retriever|Selector14~0, uart_control, 1
instance = comp, \retriever|Add0~0 , retriever|Add0~0, uart_control, 1
instance = comp, \retriever|Selector17~0 , retriever|Selector17~0, uart_control, 1
instance = comp, \retriever|Selector17~1 , retriever|Selector17~1, uart_control, 1
instance = comp, \retriever|addr[0] , retriever|addr[0], uart_control, 1
instance = comp, \retriever|Add0~2 , retriever|Add0~2, uart_control, 1
instance = comp, \retriever|Selector16~0 , retriever|Selector16~0, uart_control, 1
instance = comp, \retriever|Selector16~1 , retriever|Selector16~1, uart_control, 1
instance = comp, \retriever|addr[1] , retriever|addr[1], uart_control, 1
instance = comp, \retriever|Add0~4 , retriever|Add0~4, uart_control, 1
instance = comp, \retriever|Selector15~0 , retriever|Selector15~0, uart_control, 1
instance = comp, \retriever|Selector15~1 , retriever|Selector15~1, uart_control, 1
instance = comp, \retriever|addr[2] , retriever|addr[2], uart_control, 1
instance = comp, \retriever|Add0~6 , retriever|Add0~6, uart_control, 1
instance = comp, \retriever|Selector14~1 , retriever|Selector14~1, uart_control, 1
instance = comp, \retriever|addr[3] , retriever|addr[3], uart_control, 1
instance = comp, \retriever|Add0~8 , retriever|Add0~8, uart_control, 1
instance = comp, \retriever|Selector13~1 , retriever|Selector13~1, uart_control, 1
instance = comp, \retriever|addr[4] , retriever|addr[4], uart_control, 1
instance = comp, \retriever|Add0~10 , retriever|Add0~10, uart_control, 1
instance = comp, \retriever|Selector12~0 , retriever|Selector12~0, uart_control, 1
instance = comp, \retriever|Selector12~1 , retriever|Selector12~1, uart_control, 1
instance = comp, \retriever|addr[5] , retriever|addr[5], uart_control, 1
instance = comp, \retriever|Add0~12 , retriever|Add0~12, uart_control, 1
instance = comp, \retriever|Selector11~1 , retriever|Selector11~1, uart_control, 1
instance = comp, \retriever|addr[6] , retriever|addr[6], uart_control, 1
instance = comp, \retriever|Add0~14 , retriever|Add0~14, uart_control, 1
instance = comp, \retriever|Selector10~1 , retriever|Selector10~1, uart_control, 1
instance = comp, \retriever|addr[7] , retriever|addr[7], uart_control, 1
instance = comp, \retriever|Add0~16 , retriever|Add0~16, uart_control, 1
instance = comp, \retriever|Selector9~0 , retriever|Selector9~0, uart_control, 1
instance = comp, \retriever|Selector9~1 , retriever|Selector9~1, uart_control, 1
instance = comp, \retriever|addr[8] , retriever|addr[8], uart_control, 1
instance = comp, \retriever|Add0~18 , retriever|Add0~18, uart_control, 1
instance = comp, \retriever|Selector8~0 , retriever|Selector8~0, uart_control, 1
instance = comp, \retriever|Selector8~1 , retriever|Selector8~1, uart_control, 1
instance = comp, \retriever|addr[9] , retriever|addr[9], uart_control, 1
instance = comp, \retriever|Add0~20 , retriever|Add0~20, uart_control, 1
instance = comp, \retriever|Add0~22 , retriever|Add0~22, uart_control, 1
instance = comp, \retriever|Selector6~0 , retriever|Selector6~0, uart_control, 1
instance = comp, \retriever|Selector6~1 , retriever|Selector6~1, uart_control, 1
instance = comp, \retriever|addr[11] , retriever|addr[11], uart_control, 1
instance = comp, \retriever|Add0~24 , retriever|Add0~24, uart_control, 1
instance = comp, \retriever|Selector5~0 , retriever|Selector5~0, uart_control, 1
instance = comp, \retriever|Selector5~1 , retriever|Selector5~1, uart_control, 1
instance = comp, \retriever|addr[12] , retriever|addr[12], uart_control, 1
instance = comp, \retriever|Add0~26 , retriever|Add0~26, uart_control, 1
instance = comp, \retriever|Selector4~1 , retriever|Selector4~1, uart_control, 1
instance = comp, \retriever|addr[13] , retriever|addr[13], uart_control, 1
instance = comp, \retriever|Add0~28 , retriever|Add0~28, uart_control, 1
instance = comp, \retriever|Selector3~1 , retriever|Selector3~1, uart_control, 1
instance = comp, \retriever|addr[14] , retriever|addr[14], uart_control, 1
instance = comp, \retriever|Add0~30 , retriever|Add0~30, uart_control, 1
instance = comp, \retriever|Selector2~1 , retriever|Selector2~1, uart_control, 1
instance = comp, \retriever|addr[15] , retriever|addr[15], uart_control, 1
instance = comp, \retriever|Add0~32 , retriever|Add0~32, uart_control, 1
instance = comp, \retriever|Add0~34 , retriever|Add0~34, uart_control, 1
instance = comp, \retriever|Selector0~1 , retriever|Selector0~1, uart_control, 1
instance = comp, \retriever|addr[17] , retriever|addr[17], uart_control, 1
instance = comp, \retriever|Equal0~5 , retriever|Equal0~5, uart_control, 1
instance = comp, \retriever|Selector21~2 , retriever|Selector21~2, uart_control, 1
instance = comp, \retriever|Selector20~0 , retriever|Selector20~0, uart_control, 1
instance = comp, \retriever|STATE.TRANSMITTING , retriever|STATE.TRANSMITTING, uart_control, 1
instance = comp, \retriever|Selector7~0 , retriever|Selector7~0, uart_control, 1
instance = comp, \retriever|Selector7~1 , retriever|Selector7~1, uart_control, 1
instance = comp, \retriever|addr[10] , retriever|addr[10], uart_control, 1
instance = comp, \retriever|Equal0~2 , retriever|Equal0~2, uart_control, 1
instance = comp, \retriever|Equal0~1 , retriever|Equal0~1, uart_control, 1
instance = comp, \retriever|Equal0~3 , retriever|Equal0~3, uart_control, 1
instance = comp, \retriever|Equal0~0 , retriever|Equal0~0, uart_control, 1
instance = comp, \retriever|Equal0~4 , retriever|Equal0~4, uart_control, 1
instance = comp, \retriever|Selector21~1 , retriever|Selector21~1, uart_control, 1
instance = comp, \retriever|Selector21~3 , retriever|Selector21~3, uart_control, 1
instance = comp, \retriever|STATE.DONE , retriever|STATE.DONE, uart_control, 1
instance = comp, \retriever|Selector1~0 , retriever|Selector1~0, uart_control, 1
instance = comp, \retriever|Selector1~1 , retriever|Selector1~1, uart_control, 1
instance = comp, \retriever|addr[16] , retriever|addr[16], uart_control, 1
instance = comp, \STATE.TX_MODE~0 , STATE.TX_MODE~0, uart_control, 1
instance = comp, \STATE.TX_MODE , STATE.TX_MODE, uart_control, 1
instance = comp, \mux_out[16] , mux_out[16], uart_control, 1
instance = comp, \writer|Wen~0 , writer|Wen~0, uart_control, 1
instance = comp, \writer|Wen , writer|Wen, uart_control, 1
instance = comp, \dram_addr[17]~input , dram_addr[17]~input, uart_control, 1
instance = comp, \Selector0~0 , Selector0~0, uart_control, 1
instance = comp, \mux_out[17] , mux_out[17], uart_control, 1
instance = comp, \dram_addr[15]~input , dram_addr[15]~input, uart_control, 1
instance = comp, \Selector2~0 , Selector2~0, uart_control, 1
instance = comp, \mux_out[15] , mux_out[15], uart_control, 1
instance = comp, \dram_addr[14]~input , dram_addr[14]~input, uart_control, 1
instance = comp, \Selector3~0 , Selector3~0, uart_control, 1
instance = comp, \mux_out[14] , mux_out[14], uart_control, 1
instance = comp, \dram_addr[13]~input , dram_addr[13]~input, uart_control, 1
instance = comp, \Selector4~0 , Selector4~0, uart_control, 1
instance = comp, \mux_out[13] , mux_out[13], uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4 , data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3] , data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3], uart_control, 1
instance = comp, \reciever|Decoder0~2 , reciever|Decoder0~2, uart_control, 1
instance = comp, \reciever|r_Rx_Byte[7]~1 , reciever|r_Rx_Byte[7]~1, uart_control, 1
instance = comp, \reciever|r_Rx_Byte[7] , reciever|r_Rx_Byte[7], uart_control, 1
instance = comp, \writer|Dout[7]~feeder , writer|Dout[7]~feeder, uart_control, 1
instance = comp, \writer|Dout[6]~2 , writer|Dout[6]~2, uart_control, 1
instance = comp, \writer|Dout[7] , writer|Dout[7], uart_control, 1
instance = comp, \dram_addr[0]~input , dram_addr[0]~input, uart_control, 1
instance = comp, \Selector17~0 , Selector17~0, uart_control, 1
instance = comp, \mux_out[0] , mux_out[0], uart_control, 1
instance = comp, \dram_addr[1]~input , dram_addr[1]~input, uart_control, 1
instance = comp, \Selector16~0 , Selector16~0, uart_control, 1
instance = comp, \mux_out[1] , mux_out[1], uart_control, 1
instance = comp, \dram_addr[2]~input , dram_addr[2]~input, uart_control, 1
instance = comp, \Selector15~0 , Selector15~0, uart_control, 1
instance = comp, \mux_out[2] , mux_out[2], uart_control, 1
instance = comp, \dram_addr[3]~input , dram_addr[3]~input, uart_control, 1
instance = comp, \Selector14~0 , Selector14~0, uart_control, 1
instance = comp, \mux_out[3] , mux_out[3], uart_control, 1
instance = comp, \dram_addr[4]~input , dram_addr[4]~input, uart_control, 1
instance = comp, \Selector13~0 , Selector13~0, uart_control, 1
instance = comp, \mux_out[4] , mux_out[4], uart_control, 1
instance = comp, \dram_addr[5]~input , dram_addr[5]~input, uart_control, 1
instance = comp, \Selector12~0 , Selector12~0, uart_control, 1
instance = comp, \mux_out[5] , mux_out[5], uart_control, 1
instance = comp, \dram_addr[6]~input , dram_addr[6]~input, uart_control, 1
instance = comp, \Selector11~0 , Selector11~0, uart_control, 1
instance = comp, \mux_out[6] , mux_out[6], uart_control, 1
instance = comp, \dram_addr[7]~input , dram_addr[7]~input, uart_control, 1
instance = comp, \Selector10~0 , Selector10~0, uart_control, 1
instance = comp, \mux_out[7] , mux_out[7], uart_control, 1
instance = comp, \dram_addr[8]~input , dram_addr[8]~input, uart_control, 1
instance = comp, \Selector9~0 , Selector9~0, uart_control, 1
instance = comp, \mux_out[8] , mux_out[8], uart_control, 1
instance = comp, \dram_addr[9]~input , dram_addr[9]~input, uart_control, 1
instance = comp, \Selector8~0 , Selector8~0, uart_control, 1
instance = comp, \mux_out[9] , mux_out[9], uart_control, 1
instance = comp, \dram_addr[10]~input , dram_addr[10]~input, uart_control, 1
instance = comp, \Selector7~0 , Selector7~0, uart_control, 1
instance = comp, \mux_out[10] , mux_out[10], uart_control, 1
instance = comp, \dram_addr[11]~input , dram_addr[11]~input, uart_control, 1
instance = comp, \Selector6~0 , Selector6~0, uart_control, 1
instance = comp, \mux_out[11] , mux_out[11], uart_control, 1
instance = comp, \dram_addr[12]~input , dram_addr[12]~input, uart_control, 1
instance = comp, \Selector5~0 , Selector5~0, uart_control, 1
instance = comp, \mux_out[12] , mux_out[12], uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a63 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a63, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4 , data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3] , data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3], uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a55 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a55, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode498w[3] , data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode498w[3], uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a55 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a55, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode508w[3] , data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode508w[3], uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a63 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a63, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|address_reg_a[0] , data_ram|d4|altsyncram_component|auto_generated|address_reg_a[0], uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|out_address_reg_a[0] , data_ram|d1|altsyncram_component|auto_generated|out_address_reg_a[0], uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~28 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~28, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~29 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~29, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|address_reg_a[2]~feeder , data_ram|d4|altsyncram_component|auto_generated|address_reg_a[2]~feeder, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|address_reg_a[2] , data_ram|d4|altsyncram_component|auto_generated|address_reg_a[2], uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder , data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a[2] , data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a[2], uart_control, 1
instance = comp, \data_ram|wren2~0 , data_ram|wren2~0, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode488w[3] , data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode488w[3], uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0 , data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a47 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a47, uart_control, 1
instance = comp, \data_ram|wren4~0 , data_ram|wren4~0, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode488w[3] , data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode488w[3], uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a47 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a47, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4 , data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3] , data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3], uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a39 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a39, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode478w[3] , data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode478w[3], uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a39 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a39, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~21 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~21, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~22 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~22, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|address_reg_a[1] , data_ram|d4|altsyncram_component|auto_generated|address_reg_a[1], uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a[1] , data_ram|d4|altsyncram_component|auto_generated|out_address_reg_a[1], uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4 , data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3] , data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3], uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a23 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a23, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4 , data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3] , data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3], uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a31 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a31, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode458w[3] , data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode458w[3], uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a23 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a23, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode468w[3] , data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode468w[3], uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a31 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a31, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~23 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~23, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~24 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~24, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode448w[3] , data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode448w[3], uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0 , data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a15 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a15, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode448w[3] , data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode448w[3], uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a15 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a15, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4 , data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode431w[3] , data_ram|d2|altsyncram_component|auto_generated|decode3|w_anode431w[3], uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a7 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a7, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~25 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~25, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3] , data_ram|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3], uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a7 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a7, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~26 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~26, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~27 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~27, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~30 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~30, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode468w[3] , data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode468w[3], uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a31 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a31, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode508w[3] , data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode508w[3], uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a63 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a63, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3] , data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3], uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a15 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a15, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3] , data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3], uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a47 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a47, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~38 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~38, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~39 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~39, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode448w[3] , data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode448w[3], uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a15 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a15, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode468w[3] , data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode468w[3], uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a31 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a31, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~33 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~33, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode508w[3] , data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode508w[3], uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a63 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a63, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode488w[3] , data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode488w[3], uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a47 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a47, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~34 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~34, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode458w[3] , data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode458w[3], uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a23 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a23, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode431w[3] , data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode431w[3], uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a7 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a7, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~35 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~35, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode478w[3] , data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode478w[3], uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a39 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a39, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode498w[3] , data_ram|d1|altsyncram_component|auto_generated|decode3|w_anode498w[3], uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a55 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a55, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~36 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~36, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~37 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~37, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode458w[3] , data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode458w[3], uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a23 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a23, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode498w[3] , data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode498w[3], uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a55 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a55, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode431w[3] , data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode431w[3], uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a7 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a7, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode478w[3] , data_ram|d3|altsyncram_component|auto_generated|decode3|w_anode478w[3], uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a39 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a39, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~31 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~31, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~32 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~32, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~40 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~40, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~41 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[7]~41, uart_control, 1
instance = comp, \reciever|Decoder0~4 , reciever|Decoder0~4, uart_control, 1
instance = comp, \reciever|r_Rx_Byte[6]~3 , reciever|r_Rx_Byte[6]~3, uart_control, 1
instance = comp, \reciever|r_Rx_Byte[6] , reciever|r_Rx_Byte[6], uart_control, 1
instance = comp, \writer|Dout[6]~feeder , writer|Dout[6]~feeder, uart_control, 1
instance = comp, \writer|Dout[6] , writer|Dout[6], uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a22 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a22, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a30 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a30, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a6 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a6, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a14 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a14, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|mux2|_~2 , data_ram|d2|altsyncram_component|auto_generated|mux2|_~2, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|mux2|_~3 , data_ram|d2|altsyncram_component|auto_generated|mux2|_~3, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a30 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a30, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a22 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a22, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a6 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a6, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a14 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a14, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|mux2|_~2 , data_ram|d4|altsyncram_component|auto_generated|mux2|_~2, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|mux2|_~3 , data_ram|d4|altsyncram_component|auto_generated|mux2|_~3, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~74 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~74, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a54 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a54, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a62 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a62, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a46 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a46, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a38 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a38, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|mux2|_~0 , data_ram|d4|altsyncram_component|auto_generated|mux2|_~0, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|mux2|_~1 , data_ram|d4|altsyncram_component|auto_generated|mux2|_~1, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a46 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a46, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a62 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a62, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a54 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a54, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a38 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a38, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|mux2|_~0 , data_ram|d2|altsyncram_component|auto_generated|mux2|_~0, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|mux2|_~1 , data_ram|d2|altsyncram_component|auto_generated|mux2|_~1, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~73 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~73, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a54 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a54, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a22 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a22, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a30 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a30, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~70 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~70, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a62 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a62, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~71 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~71, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a46 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a46, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a38 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a38, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a6 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a6, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a14 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a14, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~63 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~63, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~64 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~64, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a54 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a54, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a62 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a62, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a30 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a30, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a22 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a22, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~65 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~65, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~66 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~66, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a46 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a46, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a38 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a38, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a6 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a6, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a14 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a14, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~67 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~67, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~68 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~68, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~69 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~69, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~72 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~72, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~75 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[6]~75, uart_control, 1
instance = comp, \reciever|Decoder0~3 , reciever|Decoder0~3, uart_control, 1
instance = comp, \reciever|r_Rx_Byte[5]~2 , reciever|r_Rx_Byte[5]~2, uart_control, 1
instance = comp, \reciever|r_Rx_Byte[5] , reciever|r_Rx_Byte[5], uart_control, 1
instance = comp, \writer|Dout[5] , writer|Dout[5], uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a61 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a61, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a29 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a29, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a13 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a13, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~59 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~59, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a45 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a45, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~60 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~60, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a37 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a37, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a5 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a5, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a21 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a21, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~52 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~52, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a53 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a53, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~53 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~53, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a53 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a53, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a21 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a21, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a37 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a37, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a5 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a5, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~56 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~56, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~57 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~57, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a61 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a61, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a29 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a29, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a45 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a45, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a13 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a13, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~54 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~54, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~55 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~55, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~58 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~58, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~61 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~61, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a21 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a21, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a29 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a29, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a29 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a29, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a21 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a21, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~42 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~42, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~43 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~43, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a53 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a53, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a61 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a61, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a61 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a61, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a53 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a53, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~49 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~49, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~50 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~50, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a37 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a37, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a45 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a45, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a37 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a37, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a45 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a45, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~44 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~44, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~45 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~45, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a13 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a13, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a5 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a5, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a13 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a13, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a5 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a5, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~46 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~46, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~47 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~47, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~48 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~48, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~51 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~51, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~62 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[5]~62, uart_control, 1
instance = comp, \reciever|Decoder0~5 , reciever|Decoder0~5, uart_control, 1
instance = comp, \reciever|r_Rx_Byte[3]~4 , reciever|r_Rx_Byte[3]~4, uart_control, 1
instance = comp, \reciever|r_Rx_Byte[3] , reciever|r_Rx_Byte[3], uart_control, 1
instance = comp, \writer|Dout[3] , writer|Dout[3], uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a27 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a27, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a27 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a27, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a19 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a19, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~78 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~78, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a19 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a19, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~79 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~79, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a11 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a11, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a11 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a11, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a3 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a3, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a3 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a3, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~80 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~80, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~81 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~81, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~82 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~82, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a43 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a43, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a35 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a35, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a35 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a35, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~76 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~76, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a43 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a43, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~77 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~77, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a51 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a51, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a59 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a59, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a51 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a51, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~83 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~83, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a59 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a59, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~84 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~84, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~85 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~85, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a19 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a19, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a51 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a51, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a3 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a3, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a35 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a35, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~86 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~86, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~87 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~87, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a27 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a27, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a11 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a11, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a43 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a43, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~93 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~93, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a59 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a59, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~94 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~94, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a19 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a19, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a3 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a3, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~90 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~90, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a35 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a35, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a51 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a51, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~91 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~91, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a59 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a59, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a43 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a43, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a11 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a11, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a27 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a27, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~88 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~88, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~89 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~89, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~92 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~92, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~95 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~95, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~96 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[3]~96, uart_control, 1
instance = comp, \reciever|Decoder0~1 , reciever|Decoder0~1, uart_control, 1
instance = comp, \reciever|r_Rx_Byte[4]~0 , reciever|r_Rx_Byte[4]~0, uart_control, 1
instance = comp, \reciever|r_Rx_Byte[4] , reciever|r_Rx_Byte[4], uart_control, 1
instance = comp, \writer|Dout[4]~feeder , writer|Dout[4]~feeder, uart_control, 1
instance = comp, \writer|Dout[4] , writer|Dout[4], uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a4 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a4, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a12 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a12, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a4 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a4, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~4 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~4, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a12 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a12, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~5 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~5, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a44 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a44, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a36 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a36, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a44 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a44, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a36 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a36, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~2 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~2, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~3 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~3, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~6 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~6, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a60 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a60, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a60 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a60, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a52 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a52, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a52 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a52, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~7 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~7, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~8 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~8, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a28 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a28, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a28 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a28, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a20 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a20, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a20 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a20, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~0 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~0, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~1 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~1, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~9 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~9, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a20 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a20, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a4 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a4, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~12 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~12, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a36 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a36, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a52 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a52, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~13 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~13, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a52 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a52, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a36 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a36, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a4 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a4, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~14 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~14, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a20 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a20, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~15 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~15, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~16 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~16, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a60 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a60, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a44 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a44, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a12 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a12, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a28 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a28, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~17 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~17, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~18 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~18, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a28 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a28, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a60 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a60, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a12 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a12, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a44 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a44, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~10 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~10, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~11 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~11, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~19 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~19, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~20 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[4]~20, uart_control, 1
instance = comp, \bcd|shifter~1 , bcd|shifter~1, uart_control, 1
instance = comp, \bcd|shifter~0 , bcd|shifter~0, uart_control, 1
instance = comp, \bcd|shifter~2 , bcd|shifter~2, uart_control, 1
instance = comp, \bcd|shifter~7 , bcd|shifter~7, uart_control, 1
instance = comp, \bcd|shifter[17]~9 , bcd|shifter[17]~9, uart_control, 1
instance = comp, \bcd|shifter[17]~11 , bcd|shifter[17]~11, uart_control, 1
instance = comp, \bcd|shifter[17]~12 , bcd|shifter[17]~12, uart_control, 1
instance = comp, \bcd|shifter~5 , bcd|shifter~5, uart_control, 1
instance = comp, \bcd|shifter~3 , bcd|shifter~3, uart_control, 1
instance = comp, \bcd|shifter~4 , bcd|shifter~4, uart_control, 1
instance = comp, \reciever|Decoder0~6 , reciever|Decoder0~6, uart_control, 1
instance = comp, \reciever|r_Rx_Byte[2]~5 , reciever|r_Rx_Byte[2]~5, uart_control, 1
instance = comp, \reciever|r_Rx_Byte[2] , reciever|r_Rx_Byte[2], uart_control, 1
instance = comp, \writer|Dout[2]~feeder , writer|Dout[2]~feeder, uart_control, 1
instance = comp, \writer|Dout[2] , writer|Dout[2], uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a42 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a42, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a26 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a26, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a10 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a10, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~114 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~114, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a58 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a58, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~115 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~115, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a58 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a58, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a26 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a26, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a10 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a10, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a42 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a42, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~107 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~107, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~108 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~108, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a18 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a18, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a2 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a2, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a34 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a34, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~111 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~111, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a50 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a50, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~112 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~112, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a50 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a50, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a2 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a2, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a18 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a18, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~109 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~109, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a34 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a34, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~110 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~110, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~113 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~113, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~116 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~116, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a58 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a58, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a50 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a50, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a50 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a50, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~104 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~104, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a58 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a58, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~105 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~105, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a10 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a10, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a2 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a2, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a10 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a10, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a2 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a2, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~101 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~101, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~102 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~102, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a42 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a42, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a42 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a42, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a34 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a34, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~99 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~99, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a34 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a34, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~100 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~100, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~103 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~103, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a26 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a26, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a26 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a26, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a18 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a18, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a18 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a18, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~97 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~97, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~98 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~98, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~106 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~106, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~117 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[2]~117, uart_control, 1
instance = comp, \bcd|shifter~6 , bcd|shifter~6, uart_control, 1
instance = comp, \bcd|shifter~8 , bcd|shifter~8, uart_control, 1
instance = comp, \bcd|shifter[16]~10 , bcd|shifter[16]~10, uart_control, 1
instance = comp, \bcd|d2|Mux7~0 , bcd|d2|Mux7~0, uart_control, 1
instance = comp, \bcd|d2|Mux7~1 , bcd|d2|Mux7~1, uart_control, 1
instance = comp, \bcd|d2|Mux5~0 , bcd|d2|Mux5~0, uart_control, 1
instance = comp, \reciever|Decoder0~7 , reciever|Decoder0~7, uart_control, 1
instance = comp, \reciever|r_Rx_Byte[1]~6 , reciever|r_Rx_Byte[1]~6, uart_control, 1
instance = comp, \reciever|r_Rx_Byte[1] , reciever|r_Rx_Byte[1], uart_control, 1
instance = comp, \writer|Dout[1] , writer|Dout[1], uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a33 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a33, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a17 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a17, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a1 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a1, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~132 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~132, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a49 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a49, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~133 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~133, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a41 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a41, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a57 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a57, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a9 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a9, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a25 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a25, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~130 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~130, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~131 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~131, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~134 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~134, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a25 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a25, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a41 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a41, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a9 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a9, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~135 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~135, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a57 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a57, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~136 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~136, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a1 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a1, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a33 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a33, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~128 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~128, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a17 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a17, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a49 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a49, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~129 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~129, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~137 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~137, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a41 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a41, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a33 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a33, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a33 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a33, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~118 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~118, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a41 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a41, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~119 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~119, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a57 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a57, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a49 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a49, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~125 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~125, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a49 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a49, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a57 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a57, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~126 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~126, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a1 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a1, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a1 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a1, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~122 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~122, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a9 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a9, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a9 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a9, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~123 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~123, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a25 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a25, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a17 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a17, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a25 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a25, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~120 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~120, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a17 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a17, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~121 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~121, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~124 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~124, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~127 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~127, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~138 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[1]~138, uart_control, 1
instance = comp, \bcd|shifter~14 , bcd|shifter~14, uart_control, 1
instance = comp, \bcd|shifter~13 , bcd|shifter~13, uart_control, 1
instance = comp, \bcd|shifter~15 , bcd|shifter~15, uart_control, 1
instance = comp, \bcd|shifter[12]~16 , bcd|shifter[12]~16, uart_control, 1
instance = comp, \bcd|shifter[15]~19 , bcd|shifter[15]~19, uart_control, 1
instance = comp, \bcd|shifter[13]~17 , bcd|shifter[13]~17, uart_control, 1
instance = comp, \bcd|shifter[14]~18 , bcd|shifter[14]~18, uart_control, 1
instance = comp, \bcd|d1|Mux0~0 , bcd|d1|Mux0~0, uart_control, 1
instance = comp, \bcd|d1|Mux1~0 , bcd|d1|Mux1~0, uart_control, 1
instance = comp, \bcd|d1|Mux2~0 , bcd|d1|Mux2~0, uart_control, 1
instance = comp, \bcd|d1|Mux3~0 , bcd|d1|Mux3~0, uart_control, 1
instance = comp, \bcd|d1|Mux4~0 , bcd|d1|Mux4~0, uart_control, 1
instance = comp, \bcd|d1|Mux5~0 , bcd|d1|Mux5~0, uart_control, 1
instance = comp, \bcd|d1|Mux6~0 , bcd|d1|Mux6~0, uart_control, 1
instance = comp, \bcd|shifter[10]~21 , bcd|shifter[10]~21, uart_control, 1
instance = comp, \reciever|Decoder0~8 , reciever|Decoder0~8, uart_control, 1
instance = comp, \reciever|r_Rx_Byte[0]~7 , reciever|r_Rx_Byte[0]~7, uart_control, 1
instance = comp, \reciever|r_Rx_Byte[0] , reciever|r_Rx_Byte[0], uart_control, 1
instance = comp, \writer|Dout[0]~feeder , writer|Dout[0]~feeder, uart_control, 1
instance = comp, \writer|Dout[0] , writer|Dout[0], uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a16 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a16, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a16 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a16, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~139 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~139, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a24 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a24, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a24 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a24, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~140 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~140, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a56 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a56, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a56 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a56, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a48 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a48, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a48 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a48, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~146 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~146, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~147 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~147, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a8 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a8, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a0 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a0, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a8 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a8, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~143 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~143, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a0 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a0, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~144 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~144, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a32 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a32, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a32 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a32, uart_control, 1
instance = comp, \data_ram|d2|altsyncram_component|auto_generated|ram_block1a40 , data_ram|d2|altsyncram_component|auto_generated|ram_block1a40, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~141 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~141, uart_control, 1
instance = comp, \data_ram|d4|altsyncram_component|auto_generated|ram_block1a40 , data_ram|d4|altsyncram_component|auto_generated|ram_block1a40, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~142 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~142, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~145 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~145, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~148 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~148, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a8 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a8, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a24 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a24, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~156 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~156, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a56 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a56, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a40 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a40, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~157 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~157, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a56 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a56, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a40 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a40, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a8 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a8, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~149 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~149, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a24 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a24, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~150 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~150, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a48 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a48, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a32 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a32, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a0 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a0, uart_control, 1
instance = comp, \data_ram|d3|altsyncram_component|auto_generated|ram_block1a16 , data_ram|d3|altsyncram_component|auto_generated|ram_block1a16, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~151 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~151, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~152 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~152, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a48 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a48, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a16 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a16, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a32 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a32, uart_control, 1
instance = comp, \data_ram|d1|altsyncram_component|auto_generated|ram_block1a0 , data_ram|d1|altsyncram_component|auto_generated|ram_block1a0, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~153 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~153, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~154 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~154, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~155 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~155, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~158 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~158, uart_control, 1
instance = comp, \data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~159 , data_ram|mux|LPM_MUX_component|auto_generated|result_node[0]~159, uart_control, 1
instance = comp, \bcd|shifter[11]~22 , bcd|shifter[11]~22, uart_control, 1
instance = comp, \bcd|shifter[9]~20 , bcd|shifter[9]~20, uart_control, 1
instance = comp, \bcd|d0|Mux0~0 , bcd|d0|Mux0~0, uart_control, 1
instance = comp, \bcd|d0|Mux7~0 , bcd|d0|Mux7~0, uart_control, 1
instance = comp, \bcd|d0|Mux7~0clkctrl , bcd|d0|Mux7~0clkctrl, uart_control, 1
instance = comp, \bcd|d0|dout[0] , bcd|d0|dout[0], uart_control, 1
instance = comp, \bcd|d0|Mux1~0 , bcd|d0|Mux1~0, uart_control, 1
instance = comp, \bcd|d0|dout[1] , bcd|d0|dout[1], uart_control, 1
instance = comp, \bcd|d0|Mux2~0 , bcd|d0|Mux2~0, uart_control, 1
instance = comp, \bcd|d0|dout[2] , bcd|d0|dout[2], uart_control, 1
instance = comp, \bcd|d0|Mux3~0 , bcd|d0|Mux3~0, uart_control, 1
instance = comp, \bcd|d0|dout[3] , bcd|d0|dout[3], uart_control, 1
instance = comp, \bcd|d0|Mux4~0 , bcd|d0|Mux4~0, uart_control, 1
instance = comp, \bcd|d0|dout[4] , bcd|d0|dout[4], uart_control, 1
instance = comp, \bcd|d0|Mux5~0 , bcd|d0|Mux5~0, uart_control, 1
instance = comp, \bcd|d0|dout[5] , bcd|d0|dout[5], uart_control, 1
instance = comp, \bcd|d0|Mux6~0 , bcd|d0|Mux6~0, uart_control, 1
instance = comp, \bcd|d0|dout[6] , bcd|d0|dout[6], uart_control, 1
instance = comp, \transmitter|Selector0~1 , transmitter|Selector0~1, uart_control, 1
instance = comp, \transmitter|Selector15~2 , transmitter|Selector15~2, uart_control, 1
instance = comp, \transmitter|r_Tx_Data[1] , transmitter|r_Tx_Data[1], uart_control, 1
instance = comp, \transmitter|r_Tx_Data[0] , transmitter|r_Tx_Data[0], uart_control, 1
instance = comp, \transmitter|Mux0~2 , transmitter|Mux0~2, uart_control, 1
instance = comp, \transmitter|r_Tx_Data[2] , transmitter|r_Tx_Data[2], uart_control, 1
instance = comp, \transmitter|r_Tx_Data[3] , transmitter|r_Tx_Data[3], uart_control, 1
instance = comp, \transmitter|Mux0~3 , transmitter|Mux0~3, uart_control, 1
instance = comp, \transmitter|r_Tx_Data[7] , transmitter|r_Tx_Data[7], uart_control, 1
instance = comp, \transmitter|r_Tx_Data[4] , transmitter|r_Tx_Data[4], uart_control, 1
instance = comp, \transmitter|r_Tx_Data[6] , transmitter|r_Tx_Data[6], uart_control, 1
instance = comp, \transmitter|Mux0~0 , transmitter|Mux0~0, uart_control, 1
instance = comp, \transmitter|r_Tx_Data[5] , transmitter|r_Tx_Data[5], uart_control, 1
instance = comp, \transmitter|Mux0~1 , transmitter|Mux0~1, uart_control, 1
instance = comp, \transmitter|Selector0~0 , transmitter|Selector0~0, uart_control, 1
instance = comp, \transmitter|Selector0~2 , transmitter|Selector0~2, uart_control, 1
instance = comp, \transmitter|o_Tx_Serial , transmitter|o_Tx_Serial, uart_control, 1
instance = comp, \retriever|fin~2 , retriever|fin~2, uart_control, 1
instance = comp, \retriever|fin~3 , retriever|fin~3, uart_control, 1
instance = comp, \retriever|fin , retriever|fin, uart_control, 1
instance = comp, \transmitter|r_Tx_Active~2 , transmitter|r_Tx_Active~2, uart_control, 1
instance = comp, \transmitter|r_Tx_Active , transmitter|r_Tx_Active, uart_control, 1
instance = comp, \ram_mode~input , ram_mode~input, uart_control, 1
