#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:23:50 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Fri Mar  8 09:54:46 2019
# Process ID: 3129
# Current directory: /home/userfs/q/qj544/w2k/QLight
# Command line: vivado
# Log file: /home/userfs/q/qj544/w2k/QLight/vivado.log
# Journal file: /home/userfs/q/qj544/w2k/QLight/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/userfs/q/qj544/w2k/QLight/vivado/proj/HDMI.xpr
update_compile_order -fileset sources_1
launch_sdk -workspace /home/userfs/q/qj544/w2k/QLight/vivado/proj/HDMI.sdk -hwspec /home/userfs/q/qj544/w2k/QLight/vivado/proj/HDMI.sdk/system_wrapper.hdf
open_bd_design {/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/system.bd}
update_ip_catalog -rebuild
set_property  ip_repo_paths  {/home/userfs/q/qj544/w2k/QLight/vivado/repo /home/userfs/q/qj544/w2k/QLight/sectionSubsampler /home/userfs/q/qj544/w2k/QLight/modeComputer /home/userfs/q/qj544/w2k/QLight/components} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {/home/userfs/q/qj544/w2k/QLight/vivado/repo /home/userfs/q/qj544/w2k/QLight/modeComputer /home/userfs/q/qj544/w2k/QLight/components} [current_project]
update_ip_catalog
update_ip_catalog -rebuild
set_property  ip_repo_paths  {/home/userfs/q/qj544/w2k/QLight/vivado/repo /home/userfs/q/qj544/w2k/QLight/modeComputer /home/userfs/q/qj544/w2k/QLight/sectionSubsampler /home/userfs/q/qj544/w2k/QLight/components} [current_project]
update_ip_catalog
config_ip_cache -import_from_project -use_cache_location /home/userfs/q/qj544/w2k/QLight/cache
update_ip_catalog
update_ip_catalog -rebuild
config_ip_cache -import_from_project -use_cache_location /home/userfs/q/qj544/w2k/QLight/cache
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:subSampleSection:1.0 subSampleSection_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK1 (133 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK1 (133 MHz)} Master {/toplevel_0/m_axi_MAXI} Slave {/subSampleSection_0/s_axi_AXILiteS} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins subSampleSection_0/s_axi_AXILiteS]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK1 (133 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK1 (133 MHz)} Master {/subSampleSection_0/m_axi_MAXI} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins subSampleSection_0/m_axi_MAXI]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M01_AXI]
delete_bd_objs [get_bd_intf_nets subSampleSection_0_m_axi_MAXI]
save_bd_design
startgroup
set_property -dict [list CONFIG.NUM_SI {3} CONFIG.NUM_MI {2}] [get_bd_cells axi_interconnect_0]
endgroup
save_bd_design
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK1 (133 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/subSampleSection_0/s_axi_AXILiteS} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins subSampleSection_0/s_axi_AXILiteS]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK1 (133 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK1 (133 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK1 (133 MHz)} Master {/subSampleSection_0/m_axi_MAXI} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins subSampleSection_0/m_axi_MAXI]
endgroup
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
launch_sdk -workspace /home/userfs/q/qj544/w2k/QLight/vivado/proj/HDMI.sdk -hwspec /home/userfs/q/qj544/w2k/QLight/vivado/proj/HDMI.sdk/system_wrapper.hdf
file copy -force /home/userfs/q/qj544/w2k/QLight/vivado/proj/HDMI.runs/impl_1/system_wrapper.sysdef /home/userfs/q/qj544/w2k/QLight/vivado/proj/HDMI.sdk/system_wrapper.hdf

launch_sdk -workspace /home/userfs/q/qj544/w2k/QLight/vivado/proj/HDMI.sdk -hwspec /home/userfs/q/qj544/w2k/QLight/vivado/proj/HDMI.sdk/system_wrapper.hdf
file copy -force /home/userfs/q/qj544/w2k/QLight/vivado/proj/HDMI.runs/impl_1/system_wrapper.sysdef /home/userfs/q/qj544/w2k/QLight/vivado/proj/HDMI.sdk/system_wrapper.hdf

launch_sdk -workspace /home/userfs/q/qj544/w2k/QLight/vivado/proj/HDMI.sdk -hwspec /home/userfs/q/qj544/w2k/QLight/vivado/proj/HDMI.sdk/system_wrapper.hdf
launch_sdk -workspace /home/userfs/q/qj544/w2k/QLight/vivado/proj/HDMI.sdk -hwspec /home/userfs/q/qj544/w2k/QLight/vivado/proj/HDMI.sdk/system_wrapper.hdf
file copy -force /home/userfs/q/qj544/w2k/QLight/vivado/proj/HDMI.runs/impl_1/system_wrapper.sysdef /home/userfs/q/qj544/w2k/QLight/vivado/proj/HDMI.sdk/system_wrapper.hdf

launch_sdk -workspace /home/userfs/q/qj544/w2k/QLight/vivado/proj/HDMI.sdk -hwspec /home/userfs/q/qj544/w2k/QLight/vivado/proj/HDMI.sdk/system_wrapper.hdf
open_bd_design {/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/system.bd}
file copy -force /home/userfs/q/qj544/w2k/QLight/vivado/proj/HDMI.runs/impl_1/system_wrapper.sysdef /home/userfs/q/qj544/w2k/QLight/vivado/proj/HDMI.sdk/system_wrapper.hdf

launch_sdk -workspace /home/userfs/q/qj544/w2k/QLight/vivado/proj/HDMI.sdk -hwspec /home/userfs/q/qj544/w2k/QLight/vivado/proj/HDMI.sdk/system_wrapper.hdf
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
file copy -force /home/userfs/q/qj544/w2k/QLight/vivado/proj/HDMI.runs/impl_1/system_wrapper.sysdef /home/userfs/q/qj544/w2k/QLight/vivado/proj/HDMI.sdk/system_wrapper.hdf

launch_sdk -workspace /home/userfs/q/qj544/w2k/QLight/vivado/proj/HDMI.sdk -hwspec /home/userfs/q/qj544/w2k/QLight/vivado/proj/HDMI.sdk/system_wrapper.hdf
open_bd_design {/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/system.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
delete_bd_objs [get_bd_cells axi_dma_0]
launch_sdk -workspace /home/userfs/q/qj544/w2k/QLight/vivado/proj/HDMI.sdk -hwspec /home/userfs/q/qj544/w2k/QLight/vivado/proj/HDMI.sdk/system_wrapper.hdf
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M08_AXI] [get_bd_intf_nets subSampleSection_0_m_axi_MAXI] [get_bd_cells subSampleSection_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK1 (133 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK1 (133 MHz)} Master {/axi_dma_0/M_AXI_SG} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_SG]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK1 (133 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK1 (133 MHz)} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_MM2S]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK1 (133 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK1 (133 MHz)} Master {/axi_dma_0/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]
endgroup
startgroup
set_property -dict [list CONFIG.c_include_sg {0} CONFIG.c_sg_include_stscntrl_strm {0} CONFIG.c_include_s2mm {0}] [get_bd_cells axi_dma_0]
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXI_SG] [get_bd_intf_nets axi_dma_0_M_AXI_S2MM]
endgroup
report_ip_status -name ip_status 
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
open_bd_design {/home/userfs/q/qj544/w2k/QLight/vivado/src/bd/system/system.bd}
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins axi_dma_0/s_axi_lite_aclk]
connect_bd_net [get_bd_pins axi_dma_0/s_axi_lite_aclk] [get_bd_pins processing_system7_0/FCLK_CLK1]
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
disconnect_bd_net /rst_ps7_0_100M_peripheral_aresetn [get_bd_pins axi_dma_0/axi_resetn]
connect_bd_net [get_bd_pins axi_dma_0/axi_resetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 2
