<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="avnet_iseboard_ddr.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="_impact.cmd"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="_impact.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ddr_top.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ddr_top.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ddr_top.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="dumb_eth.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="dumb_eth.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="dumb_eth.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="dumb_eth.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="dumb_eth.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="dumb_eth.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="dumb_eth.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="dumb_eth.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="dumb_eth.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="dumb_eth.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="dumb_eth.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="dumb_eth.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="dumb_eth.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dumb_eth.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="dumb_eth.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="dumb_eth.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="dumb_eth.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="dumb_eth.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="dumb_eth.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="dumb_eth.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="dumb_eth.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="dumb_eth.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="dumb_eth.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="dumb_eth_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="dumb_eth_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="dumb_eth_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="dumb_eth_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="dumb_eth_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="dumb_eth_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dumb_eth_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dumb_eth_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="dumb_eth_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="dumb_eth_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dumb_eth_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="dumb_eth_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="dumb_eth_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="dumb_eth_test.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="dumb_eth_test.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="dumb_eth_test.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="dumb_eth_test.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="dumb_eth_test.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="dumb_eth_test.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="dumb_eth_test.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="dumb_eth_test.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="dumb_eth_test.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="dumb_eth_test.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="dumb_eth_test.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="dumb_eth_test.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="dumb_eth_test.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dumb_eth_test.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="dumb_eth_test.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="dumb_eth_test.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="dumb_eth_test.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="dumb_eth_test.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="dumb_eth_test.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="dumb_eth_test.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="dumb_eth_test.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="dumb_eth_test.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="dumb_eth_test.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="dumb_eth_test_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="dumb_eth_test_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="dumb_eth_test_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="dumb_eth_test_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="dumb_eth_test_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="dumb_eth_test_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dumb_eth_test_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dumb_eth_test_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="dumb_eth_test_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="dumb_eth_test_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dumb_eth_test_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="dumb_eth_test_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="dumb_eth_test_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="dumb_eth_test_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dumb_eth_test_xst.xrpt"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="dumb_eth_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dumb_eth_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="interface.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="interface.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="interface.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="interface.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="interface.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="interface.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="interface.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="interface.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="interface.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="interface.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="interface.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="interface.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="interface.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="interface.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="interface.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="interface.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="interface.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="interface.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="interface.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="interface.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="interface.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="interface.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="interface.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="interface_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="interface_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="interface_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="interface_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="interface_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="interface_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="interface_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="interface_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="interface_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="interface_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="interface_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="interface_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="interface_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="interface_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="interface_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_USERDOC" xil_pn:name="ipcore_dir/coregen_icon_readme.txt"/>
    <file xil_pn:fileType="FILE_USERDOC" xil_pn:name="ipcore_dir/coregen_ila_readme.txt"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/ddr_interface/user_design/rtl/infrastructure.v" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_ddr_top_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_ddr_top_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_ddr_top_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_trigger_unit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="trigger_unit_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1343429730" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1343429730">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1345376402" xil_pn:in_ck="-5723481774015855600" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1345376402">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1343479339" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2838795481220574696" xil_pn:start_ts="1343479339">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1343479339" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2187408074394281514" xil_pn:start_ts="1343479339">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1345376347" xil_pn:in_ck="1194939525874416147" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3366096081719910586" xil_pn:start_ts="1345376346">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ipcore_dir/adc_fifo.ngc"/>
      <outfile xil_pn:name="ipcore_dir/adc_fifo.v"/>
      <outfile xil_pn:name="ipcore_dir/coregen_icon.ngc"/>
      <outfile xil_pn:name="ipcore_dir/coregen_icon.v"/>
      <outfile xil_pn:name="ipcore_dir/coregen_ila.ngc"/>
      <outfile xil_pn:name="ipcore_dir/coregen_ila.v"/>
      <outfile xil_pn:name="ipcore_dir/ddr_interface/user_design/rtl/ddr_interface.v"/>
      <outfile xil_pn:name="ipcore_dir/ddr_interface/user_design/rtl/infrastructure.v"/>
      <outfile xil_pn:name="ipcore_dir/ddr_interface/user_design/rtl/mcb_controller/iodrp_controller.v"/>
      <outfile xil_pn:name="ipcore_dir/ddr_interface/user_design/rtl/mcb_controller/iodrp_mcb_controller.v"/>
      <outfile xil_pn:name="ipcore_dir/ddr_interface/user_design/rtl/mcb_controller/mcb_raw_wrapper.v"/>
      <outfile xil_pn:name="ipcore_dir/ddr_interface/user_design/rtl/mcb_controller/mcb_soft_calibration.v"/>
      <outfile xil_pn:name="ipcore_dir/ddr_interface/user_design/rtl/mcb_controller/mcb_soft_calibration_top.v"/>
      <outfile xil_pn:name="ipcore_dir/ddr_interface/user_design/rtl/mcb_controller/mcb_ui_top.v"/>
      <outfile xil_pn:name="ipcore_dir/ddr_interface/user_design/rtl/memc_wrapper.v"/>
      <outfile xil_pn:name="ipcore_dir/ddr_read_fifo.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ddr_read_fifo.v"/>
    </transform>
    <transform xil_pn:end_ts="1345376402" xil_pn:in_ck="1990010720608703940" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1345376402">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1345376443" xil_pn:in_ck="1990010720608703940" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1977519147429249902" xil_pn:start_ts="1345376402">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1345376443" xil_pn:in_ck="5244457509935090375" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8930846642860935054" xil_pn:start_ts="1345376443">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1346919354" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1346919354">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1348449942" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1084842877322675654" xil_pn:start_ts="1348449942">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1348450426" xil_pn:in_ck="-6887786671428356565" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3366096081719910586" xil_pn:start_ts="1348450426">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/adc_fifo.ngc"/>
      <outfile xil_pn:name="ipcore_dir/adc_fifo.v"/>
      <outfile xil_pn:name="ipcore_dir/coregen_icon.ngc"/>
      <outfile xil_pn:name="ipcore_dir/coregen_icon.v"/>
      <outfile xil_pn:name="ipcore_dir/coregen_ila.ngc"/>
      <outfile xil_pn:name="ipcore_dir/coregen_ila.v"/>
      <outfile xil_pn:name="ipcore_dir/ddr_interface/user_design/rtl/ddr_interface.v"/>
      <outfile xil_pn:name="ipcore_dir/ddr_interface/user_design/rtl/infrastructure.v"/>
      <outfile xil_pn:name="ipcore_dir/ddr_interface/user_design/rtl/mcb_controller/iodrp_controller.v"/>
      <outfile xil_pn:name="ipcore_dir/ddr_interface/user_design/rtl/mcb_controller/iodrp_mcb_controller.v"/>
      <outfile xil_pn:name="ipcore_dir/ddr_interface/user_design/rtl/mcb_controller/mcb_raw_wrapper.v"/>
      <outfile xil_pn:name="ipcore_dir/ddr_interface/user_design/rtl/mcb_controller/mcb_soft_calibration.v"/>
      <outfile xil_pn:name="ipcore_dir/ddr_interface/user_design/rtl/mcb_controller/mcb_soft_calibration_top.v"/>
      <outfile xil_pn:name="ipcore_dir/ddr_interface/user_design/rtl/mcb_controller/mcb_ui_top.v"/>
      <outfile xil_pn:name="ipcore_dir/ddr_interface/user_design/rtl/memc_wrapper.v"/>
      <outfile xil_pn:name="ipcore_dir/ddr_read_fifo.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ddr_read_fifo.v"/>
      <outfile xil_pn:name="ipcore_dir/fifoonly_adcfifo.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fifoonly_adcfifo.v"/>
    </transform>
    <transform xil_pn:end_ts="1348449943" xil_pn:in_ck="6261694833510495365" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1348449943">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1348449943" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4519161480696600568" xil_pn:start_ts="1348449943">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1348449943" xil_pn:in_ck="6261694833510495365" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745293037926" xil_pn:start_ts="1348449943">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1348449943" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1422877966643086256" xil_pn:start_ts="1348449943">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1349811775" xil_pn:in_ck="7852395174735061350" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="5961414183834881144" xil_pn:start_ts="1349811760">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="interface.lso"/>
      <outfile xil_pn:name="interface.ngc"/>
      <outfile xil_pn:name="interface.ngr"/>
      <outfile xil_pn:name="interface.prj"/>
      <outfile xil_pn:name="interface.stx"/>
      <outfile xil_pn:name="interface.syr"/>
      <outfile xil_pn:name="interface.xst"/>
      <outfile xil_pn:name="interface_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1348450798" xil_pn:in_ck="-5872127305828416482" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119202503130551117" xil_pn:start_ts="1348450798">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1349811779" xil_pn:in_ck="-4133241964749552999" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="2699104980536802887" xil_pn:start_ts="1349811775">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="interface.bld"/>
      <outfile xil_pn:name="interface.ngd"/>
      <outfile xil_pn:name="interface_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1349811794" xil_pn:in_ck="-4497279834791489764" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-3239470449407159120" xil_pn:start_ts="1349811779">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="interface.pcf"/>
      <outfile xil_pn:name="interface_map.map"/>
      <outfile xil_pn:name="interface_map.mrp"/>
      <outfile xil_pn:name="interface_map.ncd"/>
      <outfile xil_pn:name="interface_map.ngm"/>
      <outfile xil_pn:name="interface_map.xrpt"/>
      <outfile xil_pn:name="interface_summary.xml"/>
      <outfile xil_pn:name="interface_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1349811810" xil_pn:in_ck="-818457074186518713" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1349811794">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="interface.ncd"/>
      <outfile xil_pn:name="interface.pad"/>
      <outfile xil_pn:name="interface.par"/>
      <outfile xil_pn:name="interface.ptwx"/>
      <outfile xil_pn:name="interface.unroutes"/>
      <outfile xil_pn:name="interface.xpi"/>
      <outfile xil_pn:name="interface_pad.csv"/>
      <outfile xil_pn:name="interface_pad.txt"/>
      <outfile xil_pn:name="interface_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1349811820" xil_pn:in_ck="-7359544278609638455" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5626140399386571771" xil_pn:start_ts="1349811810">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="interface.bgn"/>
      <outfile xil_pn:name="interface.bit"/>
      <outfile xil_pn:name="interface.drc"/>
      <outfile xil_pn:name="interface.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1349811810" xil_pn:in_ck="5830667286463182864" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1349811806">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="interface.twr"/>
      <outfile xil_pn:name="interface.twx"/>
    </transform>
  </transforms>

</generated_project>
