$date
	Sat Oct 31 11:07:11 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # enable $end
$var reg 1 $ reset $end
$scope module FFt $end
$var wire 1 " clk $end
$var wire 1 # enable $end
$var wire 1 $ reset $end
$var wire 1 ! q $end
$scope module FF $end
$var wire 1 " clk $end
$var wire 1 % d $end
$var wire 1 # enable $end
$var wire 1 $ reset $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
0$
0#
0"
x!
$end
#1
1%
0!
1$
1"
#2
0$
0"
#3
1"
#4
0"
1#
#5
0%
1!
1"
#6
0"
#7
1%
0!
1"
#8
0"
#9
0%
1!
1"
#10
0"
#11
1%
0!
1"
#12
0"
#13
0%
1!
1"
#14
0"
#15
1%
0!
1"
#16
0"
#17
0%
1!
1"
#18
0"
#19
1%
0!
1"
#20
0"
#21
0%
1!
1"
#22
0"
#23
1%
0!
1"
#24
0"
#25
0%
1!
1"
#26
0"
#27
1%
0!
1"
#28
0"
#29
0%
1!
1"
#30
0"
#31
1%
0!
1"
#32
0"
#33
0%
1!
1"
#34
0"
#35
1%
0!
1"
#36
0"
#37
0%
1!
1"
#38
0"
#39
1%
0!
1"
#40
0"
#41
0%
1!
1"
#42
0"
#43
1%
0!
1"
#44
0"
#45
0%
1!
1"
#46
0"
#47
1%
0!
1"
#48
0"
#49
0%
1!
1"
#50
0"
#51
1%
0!
1"
#52
0"
#53
0%
1!
1"
#54
1%
0!
0"
1$
0#
#55
1"
#56
0"
1#
#57
1"
#58
0"
#59
1"
#60
0"
0$
#61
0%
1!
1"
#62
0"
#63
1%
0!
1"
#64
0"
#65
0%
1!
1"
#66
0"
#67
1%
0!
1"
#68
0"
#69
0%
1!
1"
#70
0"
