<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>if_skreg.h source code [netbsd/sys/dev/pci/if_skreg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="msk_rx_desc,msk_status_desc,msk_tx_desc,sk_rx_desc,sk_tx_desc,sk_type,vpd_key,vpd_res "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/if_skreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='if_skreg.h.html'>if_skreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* $NetBSD: if_skreg.h,v 1.26 2019/03/05 08:25:02 msaitoh Exp $ */</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*-</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2003 The NetBSD Foundation, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="8">8</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="9">9</th><td><i> * are met:</i></td></tr>
<tr><th id="10">10</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="11">11</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="12">12</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="14">14</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="15">15</th><td><i> *</i></td></tr>
<tr><th id="16">16</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS</i></td></tr>
<tr><th id="17">17</th><td><i> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="18">18</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="19">19</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS</i></td></tr>
<tr><th id="20">20</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="21">21</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="22">22</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="23">23</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="24">24</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="25">25</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="26">26</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="27">27</th><td><i> */</i></td></tr>
<tr><th id="28">28</th><td><i>/*	$OpenBSD: if_skreg.h,v 1.10 2003/08/12 05:23:06 nate Exp $	*/</i></td></tr>
<tr><th id="29">29</th><td><i>/*	$OpenBSD: yukonreg.h,v 1.2 2003/08/12 05:23:06 nate Exp $	*/</i></td></tr>
<tr><th id="30">30</th><td><i>/*	$OpenBSD: if_skreg.h,v 1.41 2006/11/23 21:56:32 kettenis Exp $	*/</i></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><i>/*</i></td></tr>
<tr><th id="33">33</th><td><i> * Copyright (c) 1997, 1998, 1999, 2000</i></td></tr>
<tr><th id="34">34</th><td><i> *	Bill Paul &lt;wpaul@ctr.columbia.edu&gt;.  All rights reserved.</i></td></tr>
<tr><th id="35">35</th><td><i> *</i></td></tr>
<tr><th id="36">36</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="37">37</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="38">38</th><td><i> * are met:</i></td></tr>
<tr><th id="39">39</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="40">40</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="41">41</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="42">42</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="43">43</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="44">44</th><td><i> * 3. All advertising materials mentioning features or use of this software</i></td></tr>
<tr><th id="45">45</th><td><i> *    must display the following acknowledgement:</i></td></tr>
<tr><th id="46">46</th><td><i> *	This product includes software developed by Bill Paul.</i></td></tr>
<tr><th id="47">47</th><td><i> * 4. Neither the name of the author nor the names of any co-contributors</i></td></tr>
<tr><th id="48">48</th><td><i> *    may be used to endorse or promote products derived from this software</i></td></tr>
<tr><th id="49">49</th><td><i> *    without specific prior written permission.</i></td></tr>
<tr><th id="50">50</th><td><i> *</i></td></tr>
<tr><th id="51">51</th><td><i> * THIS SOFTWARE IS PROVIDED BY Bill Paul AND CONTRIBUTORS ``AS IS'' AND</i></td></tr>
<tr><th id="52">52</th><td><i> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</i></td></tr>
<tr><th id="53">53</th><td><i> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</i></td></tr>
<tr><th id="54">54</th><td><i> * ARE DISCLAIMED.  IN NO EVENT SHALL Bill Paul OR THE VOICES IN HIS HEAD</i></td></tr>
<tr><th id="55">55</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="56">56</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="57">57</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="58">58</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="59">59</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="60">60</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF</i></td></tr>
<tr><th id="61">61</th><td><i> * THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="62">62</th><td><i> *</i></td></tr>
<tr><th id="63">63</th><td><i> * $FreeBSD: /c/ncvs/src/sys/pci/if_skreg.h,v 1.9 2000/04/22 02:16:37 wpaul Exp $</i></td></tr>
<tr><th id="64">64</th><td><i> * $FreeBSD: /c/ncvs/src/sys/pci/xmaciireg.h,v 1.3 2000/04/22 02:16:37 wpaul Exp $</i></td></tr>
<tr><th id="65">65</th><td><i> */</i></td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><i>/*</i></td></tr>
<tr><th id="68">68</th><td><i> * Copyright (c) 2003 Nathan L. Binkert &lt;binkertn@umich.edu&gt;</i></td></tr>
<tr><th id="69">69</th><td><i> *</i></td></tr>
<tr><th id="70">70</th><td><i> * Permission to use, copy, modify, and distribute this software for any</i></td></tr>
<tr><th id="71">71</th><td><i> * purpose with or without fee is hereby granted, provided that the above</i></td></tr>
<tr><th id="72">72</th><td><i> * copyright notice and this permission notice appear in all copies.</i></td></tr>
<tr><th id="73">73</th><td><i> *</i></td></tr>
<tr><th id="74">74</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES</i></td></tr>
<tr><th id="75">75</th><td><i> * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF</i></td></tr>
<tr><th id="76">76</th><td><i> * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR</i></td></tr>
<tr><th id="77">77</th><td><i> * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES</i></td></tr>
<tr><th id="78">78</th><td><i> * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN</i></td></tr>
<tr><th id="79">79</th><td><i> * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF</i></td></tr>
<tr><th id="80">80</th><td><i> * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.</i></td></tr>
<tr><th id="81">81</th><td><i> */</i></td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><u>#<span data-ppcond="83">ifndef</span> <span class="macro" data-ref="_M/_DEV_PCI_IF_SKREG_H_">_DEV_PCI_IF_SKREG_H_</span></u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/_DEV_PCI_IF_SKREG_H_" data-ref="_M/_DEV_PCI_IF_SKREG_H_">_DEV_PCI_IF_SKREG_H_</dfn></u></td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td><u>#include <a href="../../net/if.h.html">&lt;net/if.h&gt;</a></u></td></tr>
<tr><th id="87">87</th><td><u>#include <a href="../../net/if_ether.h.html">&lt;net/if_ether.h&gt;</a></u></td></tr>
<tr><th id="88">88</th><td><u>#include <a href="../../net/if_media.h.html">&lt;net/if_media.h&gt;</a></u></td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><i>/*</i></td></tr>
<tr><th id="92">92</th><td><i> * GEnesis registers. The GEnesis chip has a 256-byte I/O window</i></td></tr>
<tr><th id="93">93</th><td><i> * but internally it has a 16K register space. This 16K space is</i></td></tr>
<tr><th id="94">94</th><td><i> * divided into 128-byte blocks. The first 128 bytes of the I/O</i></td></tr>
<tr><th id="95">95</th><td><i> * window represent the first block, which is permanently mapped</i></td></tr>
<tr><th id="96">96</th><td><i> * at the start of the window. The other 127 blocks can be mapped</i></td></tr>
<tr><th id="97">97</th><td><i> * to the second 128 bytes of the I/O window by setting the desired</i></td></tr>
<tr><th id="98">98</th><td><i> * block value in the RAP register in block 0. Not all of the 127</i></td></tr>
<tr><th id="99">99</th><td><i> * blocks are actually used. Most registers are 32 bits wide, but</i></td></tr>
<tr><th id="100">100</th><td><i> * there are a few 16-bit and 8-bit ones as well.</i></td></tr>
<tr><th id="101">101</th><td><i> */</i></td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><i>/* Start of remappable register window. */</i></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/SK_WIN_BASE" data-ref="_M/SK_WIN_BASE">SK_WIN_BASE</dfn>		0x0080</u></td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><i>/* Size of a window */</i></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/SK_WIN_LEN" data-ref="_M/SK_WIN_LEN">SK_WIN_LEN</dfn>		0x80</u></td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/SK_WIN_MASK" data-ref="_M/SK_WIN_MASK">SK_WIN_MASK</dfn>		0x3F80</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/SK_REG_MASK" data-ref="_M/SK_REG_MASK">SK_REG_MASK</dfn>		0x7F</u></td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td><i>/* Compute the window of a given register (for the RAP register) */</i></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/SK_WIN" data-ref="_M/SK_WIN">SK_WIN</dfn>(reg)		(((reg) &amp; SK_WIN_MASK) / SK_WIN_LEN)</u></td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><i>/* Compute the relative offset of a register within the window */</i></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/SK_REG" data-ref="_M/SK_REG">SK_REG</dfn>(reg)		((reg) &amp; SK_REG_MASK)</u></td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/SK_PORT_A" data-ref="_M/SK_PORT_A">SK_PORT_A</dfn>	0</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/SK_PORT_B" data-ref="_M/SK_PORT_B">SK_PORT_B</dfn>	1</u></td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><i>/*</i></td></tr>
<tr><th id="123">123</th><td><i> * Compute offset of port-specific register. Since there are two</i></td></tr>
<tr><th id="124">124</th><td><i> * ports, there are two of some GEnesis modules (e.g. two sets of</i></td></tr>
<tr><th id="125">125</th><td><i> * DMA queues, two sets of FIFO control registers, etc...). Normally,</i></td></tr>
<tr><th id="126">126</th><td><i> * the block for port 0 is at offset 0x0 and the block for port 1 is</i></td></tr>
<tr><th id="127">127</th><td><i> * at offset 0x80 (i.e. the next page over). However for the transmit</i></td></tr>
<tr><th id="128">128</th><td><i> * BMUs and RAMbuffers, there are two blocks for each port: one for</i></td></tr>
<tr><th id="129">129</th><td><i> * the sync transmit queue and one for the async queue (which we don't</i></td></tr>
<tr><th id="130">130</th><td><i> * use). However instead of ordering them like this:</i></td></tr>
<tr><th id="131">131</th><td><i> * TX sync 1 / TX sync 2 / TX async 1 / TX async 2</i></td></tr>
<tr><th id="132">132</th><td><i> * SysKonnect has instead ordered them like this:</i></td></tr>
<tr><th id="133">133</th><td><i> * TX sync 1 / TX async 1 / TX sync 2 / TX async 2</i></td></tr>
<tr><th id="134">134</th><td><i> * This means that when referencing the TX BMU and RAMbuffer registers,</i></td></tr>
<tr><th id="135">135</th><td><i> * we have to double the block offset (0x80 * 2) in order to reach the</i></td></tr>
<tr><th id="136">136</th><td><i> * second queue. This prevents us from using the same formula</i></td></tr>
<tr><th id="137">137</th><td><i> * (sk_port * 0x80) to compute the offsets for all of the port-specific</i></td></tr>
<tr><th id="138">138</th><td><i> * blocks: we need an extra offset for the BMU and RAMbuffer registers.</i></td></tr>
<tr><th id="139">139</th><td><i> * The simplest thing is to provide an extra argument to these macros:</i></td></tr>
<tr><th id="140">140</th><td><i> * the 'skip' parameter. The 'skip' value is the number of extra pages</i></td></tr>
<tr><th id="141">141</th><td><i> * for skip when computing the port0/port1 offsets. For most registers,</i></td></tr>
<tr><th id="142">142</th><td><i> * the skip value is 0; for the BMU and RAMbuffer registers, it's 1.</i></td></tr>
<tr><th id="143">143</th><td><i> */</i></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/SK_IF_READ_4" data-ref="_M/SK_IF_READ_4">SK_IF_READ_4</dfn>(sc_if, skip, reg)		\</u></td></tr>
<tr><th id="145">145</th><td><u>	sk_win_read_4(sc_if-&gt;sk_softc, reg +	\</u></td></tr>
<tr><th id="146">146</th><td><u>	((sc_if-&gt;sk_port * (skip + 1)) * SK_WIN_LEN))</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/SK_IF_READ_2" data-ref="_M/SK_IF_READ_2">SK_IF_READ_2</dfn>(sc_if, skip, reg)		\</u></td></tr>
<tr><th id="148">148</th><td><u>	sk_win_read_2(sc_if-&gt;sk_softc, reg + 	\</u></td></tr>
<tr><th id="149">149</th><td><u>	((sc_if-&gt;sk_port * (skip + 1)) * SK_WIN_LEN))</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/SK_IF_READ_1" data-ref="_M/SK_IF_READ_1">SK_IF_READ_1</dfn>(sc_if, skip, reg)		\</u></td></tr>
<tr><th id="151">151</th><td><u>	sk_win_read_1(sc_if-&gt;sk_softc, reg +	\</u></td></tr>
<tr><th id="152">152</th><td><u>	((sc_if-&gt;sk_port * (skip + 1)) * SK_WIN_LEN))</u></td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/SK_IF_WRITE_4" data-ref="_M/SK_IF_WRITE_4">SK_IF_WRITE_4</dfn>(sc_if, skip, reg, val)	\</u></td></tr>
<tr><th id="155">155</th><td><u>	sk_win_write_4(sc_if-&gt;sk_softc,		\</u></td></tr>
<tr><th id="156">156</th><td><u>	reg + ((sc_if-&gt;sk_port * (skip + 1)) * SK_WIN_LEN), val)</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/SK_IF_WRITE_2" data-ref="_M/SK_IF_WRITE_2">SK_IF_WRITE_2</dfn>(sc_if, skip, reg, val)	\</u></td></tr>
<tr><th id="158">158</th><td><u>	sk_win_write_2(sc_if-&gt;sk_softc,		\</u></td></tr>
<tr><th id="159">159</th><td><u>	reg + ((sc_if-&gt;sk_port * (skip + 1)) * SK_WIN_LEN), val)</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/SK_IF_WRITE_1" data-ref="_M/SK_IF_WRITE_1">SK_IF_WRITE_1</dfn>(sc_if, skip, reg, val)	\</u></td></tr>
<tr><th id="161">161</th><td><u>	sk_win_write_1(sc_if-&gt;sk_softc,		\</u></td></tr>
<tr><th id="162">162</th><td><u>	reg + ((sc_if-&gt;sk_port * (skip + 1)) * SK_WIN_LEN), val)</u></td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td><i>/* Block 0 registers, permanently mapped at iobase. */</i></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/SK_RAP" data-ref="_M/SK_RAP">SK_RAP</dfn>		0x0000</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/SK_CSR" data-ref="_M/SK_CSR">SK_CSR</dfn>		0x0004</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/SK_LED" data-ref="_M/SK_LED">SK_LED</dfn>		0x0006</u></td></tr>
<tr><th id="168">168</th><td><i>/* XXX 0x0007 B0_POWER_CTRL */</i></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/SK_ISR" data-ref="_M/SK_ISR">SK_ISR</dfn>		0x0008	/* interrupt source */</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/SK_IMR" data-ref="_M/SK_IMR">SK_IMR</dfn>		0x000C	/* interrupt mask */</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/SK_IESR" data-ref="_M/SK_IESR">SK_IESR</dfn>		0x0010	/* interrupt hardware error source */</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/SK_IEMR" data-ref="_M/SK_IEMR">SK_IEMR</dfn>		0x0014  /* interrupt hardware error mask */</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/SK_ISSR" data-ref="_M/SK_ISSR">SK_ISSR</dfn>		0x0018	/* special interrupt source */</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_ISSR2" data-ref="_M/SK_Y2_ISSR2">SK_Y2_ISSR2</dfn>	0x001C</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_ISSR3" data-ref="_M/SK_Y2_ISSR3">SK_Y2_ISSR3</dfn>	0x0020</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_EISR" data-ref="_M/SK_Y2_EISR">SK_Y2_EISR</dfn>	0x0024</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_LISR" data-ref="_M/SK_Y2_LISR">SK_Y2_LISR</dfn>	0x0028</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_ICR" data-ref="_M/SK_Y2_ICR">SK_Y2_ICR</dfn>	0x002C</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/SK_XM_IMR0" data-ref="_M/SK_XM_IMR0">SK_XM_IMR0</dfn>	0x0020</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/SK_XM_ISR0" data-ref="_M/SK_XM_ISR0">SK_XM_ISR0</dfn>	0x0028</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/SK_XM_PHYADDR0" data-ref="_M/SK_XM_PHYADDR0">SK_XM_PHYADDR0</dfn>	0x0030</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/SK_XM_PHYDATA0" data-ref="_M/SK_XM_PHYDATA0">SK_XM_PHYDATA0</dfn>	0x0034</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/SK_XM_IMR1" data-ref="_M/SK_XM_IMR1">SK_XM_IMR1</dfn>	0x0040</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/SK_XM_ISR1" data-ref="_M/SK_XM_ISR1">SK_XM_ISR1</dfn>	0x0048</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/SK_XM_PHYADDR1" data-ref="_M/SK_XM_PHYADDR1">SK_XM_PHYADDR1</dfn>	0x0050</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/SK_XM_PHYDATA1" data-ref="_M/SK_XM_PHYDATA1">SK_XM_PHYDATA1</dfn>	0x0054</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/SK_BMU_RX_CSR0" data-ref="_M/SK_BMU_RX_CSR0">SK_BMU_RX_CSR0</dfn>	0x0060</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/SK_BMU_RX_CSR1" data-ref="_M/SK_BMU_RX_CSR1">SK_BMU_RX_CSR1</dfn>	0x0064</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/SK_BMU_TXS_CSR0" data-ref="_M/SK_BMU_TXS_CSR0">SK_BMU_TXS_CSR0</dfn>	0x0068</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/SK_BMU_TXA_CSR0" data-ref="_M/SK_BMU_TXA_CSR0">SK_BMU_TXA_CSR0</dfn>	0x006C</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/SK_BMU_TXS_CSR1" data-ref="_M/SK_BMU_TXS_CSR1">SK_BMU_TXS_CSR1</dfn>	0x0070</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/SK_BMU_TXA_CSR1" data-ref="_M/SK_BMU_TXA_CSR1">SK_BMU_TXA_CSR1</dfn>	0x0074</u></td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td><i>/* SK_CSR register */</i></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/SK_CSR_SW_RESET" data-ref="_M/SK_CSR_SW_RESET">SK_CSR_SW_RESET</dfn>			0x0001</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/SK_CSR_SW_UNRESET" data-ref="_M/SK_CSR_SW_UNRESET">SK_CSR_SW_UNRESET</dfn>		0x0002</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/SK_CSR_MASTER_RESET" data-ref="_M/SK_CSR_MASTER_RESET">SK_CSR_MASTER_RESET</dfn>		0x0004</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/SK_CSR_MASTER_UNRESET" data-ref="_M/SK_CSR_MASTER_UNRESET">SK_CSR_MASTER_UNRESET</dfn>		0x0008</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/SK_CSR_MASTER_STOP" data-ref="_M/SK_CSR_MASTER_STOP">SK_CSR_MASTER_STOP</dfn>		0x0010</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/SK_CSR_MASTER_DONE" data-ref="_M/SK_CSR_MASTER_DONE">SK_CSR_MASTER_DONE</dfn>		0x0020</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/SK_CSR_SW_IRQ_CLEAR" data-ref="_M/SK_CSR_SW_IRQ_CLEAR">SK_CSR_SW_IRQ_CLEAR</dfn>		0x0040</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/SK_CSR_SW_IRQ_SET" data-ref="_M/SK_CSR_SW_IRQ_SET">SK_CSR_SW_IRQ_SET</dfn>		0x0080</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/SK_CSR_SLOTSIZE" data-ref="_M/SK_CSR_SLOTSIZE">SK_CSR_SLOTSIZE</dfn>			0x0100 /* 1 == 64 bits, 0 == 32 */</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/SK_CSR_BUSCLOCK" data-ref="_M/SK_CSR_BUSCLOCK">SK_CSR_BUSCLOCK</dfn>			0x0200 /* 1 == 33/66 MHz, = 33 */</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/SK_CSR_ASF_OFF" data-ref="_M/SK_CSR_ASF_OFF">SK_CSR_ASF_OFF</dfn>			0x1000</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/SK_CSR_ASF_ON" data-ref="_M/SK_CSR_ASF_ON">SK_CSR_ASF_ON</dfn>			0x2000</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/SK_CSR_WOL_OFF" data-ref="_M/SK_CSR_WOL_OFF">SK_CSR_WOL_OFF</dfn>			__BIT(14)</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/SK_CSR_WOL_ON" data-ref="_M/SK_CSR_WOL_ON">SK_CSR_WOL_ON</dfn>			__BIT(15)</u></td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td><i>/* SK_LED register */</i></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/SK_LED_GREEN_OFF" data-ref="_M/SK_LED_GREEN_OFF">SK_LED_GREEN_OFF</dfn>		0x01</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/SK_LED_GREEN_ON" data-ref="_M/SK_LED_GREEN_ON">SK_LED_GREEN_ON</dfn>			0x02</u></td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td><i>/* SK_ISR register */</i></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/SK_ISR_TX2_AS_CHECK" data-ref="_M/SK_ISR_TX2_AS_CHECK">SK_ISR_TX2_AS_CHECK</dfn>		0x00000001</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/SK_ISR_TX2_AS_EOF" data-ref="_M/SK_ISR_TX2_AS_EOF">SK_ISR_TX2_AS_EOF</dfn>		0x00000002</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/SK_ISR_TX2_AS_EOB" data-ref="_M/SK_ISR_TX2_AS_EOB">SK_ISR_TX2_AS_EOB</dfn>		0x00000004</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/SK_ISR_TX2_S_CHECK" data-ref="_M/SK_ISR_TX2_S_CHECK">SK_ISR_TX2_S_CHECK</dfn>		0x00000008</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/SK_ISR_TX2_S_EOF" data-ref="_M/SK_ISR_TX2_S_EOF">SK_ISR_TX2_S_EOF</dfn>		0x00000010</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/SK_ISR_TX2_S_EOB" data-ref="_M/SK_ISR_TX2_S_EOB">SK_ISR_TX2_S_EOB</dfn>		0x00000020</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/SK_ISR_TX1_AS_CHECK" data-ref="_M/SK_ISR_TX1_AS_CHECK">SK_ISR_TX1_AS_CHECK</dfn>		0x00000040</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/SK_ISR_TX1_AS_EOF" data-ref="_M/SK_ISR_TX1_AS_EOF">SK_ISR_TX1_AS_EOF</dfn>		0x00000080</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/SK_ISR_TX1_AS_EOB" data-ref="_M/SK_ISR_TX1_AS_EOB">SK_ISR_TX1_AS_EOB</dfn>		0x00000100</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/SK_ISR_TX1_S_CHECK" data-ref="_M/SK_ISR_TX1_S_CHECK">SK_ISR_TX1_S_CHECK</dfn>		0x00000200</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/SK_ISR_TX1_S_EOF" data-ref="_M/SK_ISR_TX1_S_EOF">SK_ISR_TX1_S_EOF</dfn>		0x00000400</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/SK_ISR_TX1_S_EOB" data-ref="_M/SK_ISR_TX1_S_EOB">SK_ISR_TX1_S_EOB</dfn>		0x00000800</u></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/SK_ISR_RX2_CHECK" data-ref="_M/SK_ISR_RX2_CHECK">SK_ISR_RX2_CHECK</dfn>		0x00001000</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/SK_ISR_RX2_EOF" data-ref="_M/SK_ISR_RX2_EOF">SK_ISR_RX2_EOF</dfn>			0x00002000</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/SK_ISR_RX2_EOB" data-ref="_M/SK_ISR_RX2_EOB">SK_ISR_RX2_EOB</dfn>			0x00004000</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/SK_ISR_RX1_CHECK" data-ref="_M/SK_ISR_RX1_CHECK">SK_ISR_RX1_CHECK</dfn>		0x00008000</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/SK_ISR_RX1_EOF" data-ref="_M/SK_ISR_RX1_EOF">SK_ISR_RX1_EOF</dfn>			0x00010000</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/SK_ISR_RX1_EOB" data-ref="_M/SK_ISR_RX1_EOB">SK_ISR_RX1_EOB</dfn>			0x00020000</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/SK_ISR_LINK2_OFLOW" data-ref="_M/SK_ISR_LINK2_OFLOW">SK_ISR_LINK2_OFLOW</dfn>		0x00040000</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/SK_ISR_MAC2" data-ref="_M/SK_ISR_MAC2">SK_ISR_MAC2</dfn>			0x00080000</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/SK_ISR_LINK1_OFLOW" data-ref="_M/SK_ISR_LINK1_OFLOW">SK_ISR_LINK1_OFLOW</dfn>		0x00100000</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/SK_ISR_MAC1" data-ref="_M/SK_ISR_MAC1">SK_ISR_MAC1</dfn>			0x00200000</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/SK_ISR_TIMER" data-ref="_M/SK_ISR_TIMER">SK_ISR_TIMER</dfn>			0x00400000</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/SK_ISR_EXTERNAL_REG" data-ref="_M/SK_ISR_EXTERNAL_REG">SK_ISR_EXTERNAL_REG</dfn>		0x00800000</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/SK_ISR_SW" data-ref="_M/SK_ISR_SW">SK_ISR_SW</dfn>			0x01000000</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/SK_ISR_I2C_RDY" data-ref="_M/SK_ISR_I2C_RDY">SK_ISR_I2C_RDY</dfn>			0x02000000</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/SK_ISR_TX2_TIMEO" data-ref="_M/SK_ISR_TX2_TIMEO">SK_ISR_TX2_TIMEO</dfn>		0x04000000</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/SK_ISR_TX1_TIMEO" data-ref="_M/SK_ISR_TX1_TIMEO">SK_ISR_TX1_TIMEO</dfn>		0x08000000</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/SK_ISR_RX2_TIMEO" data-ref="_M/SK_ISR_RX2_TIMEO">SK_ISR_RX2_TIMEO</dfn>		0x10000000</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/SK_ISR_RX1_TIMEO" data-ref="_M/SK_ISR_RX1_TIMEO">SK_ISR_RX1_TIMEO</dfn>		0x20000000</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/SK_ISR_RSVD" data-ref="_M/SK_ISR_RSVD">SK_ISR_RSVD</dfn>			0x40000000</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/SK_ISR_HWERR" data-ref="_M/SK_ISR_HWERR">SK_ISR_HWERR</dfn>			0x80000000</u></td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td><i>/* SK_IMR register */</i></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/SK_IMR_TX2_AS_CHECK" data-ref="_M/SK_IMR_TX2_AS_CHECK">SK_IMR_TX2_AS_CHECK</dfn>		0x00000001</u></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/SK_IMR_TX2_AS_EOF" data-ref="_M/SK_IMR_TX2_AS_EOF">SK_IMR_TX2_AS_EOF</dfn>		0x00000002</u></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/SK_IMR_TX2_AS_EOB" data-ref="_M/SK_IMR_TX2_AS_EOB">SK_IMR_TX2_AS_EOB</dfn>		0x00000004</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/SK_IMR_TX2_S_CHECK" data-ref="_M/SK_IMR_TX2_S_CHECK">SK_IMR_TX2_S_CHECK</dfn>		0x00000008</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/SK_IMR_TX2_S_EOF" data-ref="_M/SK_IMR_TX2_S_EOF">SK_IMR_TX2_S_EOF</dfn>		0x00000010</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/SK_IMR_TX2_S_EOB" data-ref="_M/SK_IMR_TX2_S_EOB">SK_IMR_TX2_S_EOB</dfn>		0x00000020</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/SK_IMR_TX1_AS_CHECK" data-ref="_M/SK_IMR_TX1_AS_CHECK">SK_IMR_TX1_AS_CHECK</dfn>		0x00000040</u></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/SK_IMR_TX1_AS_EOF" data-ref="_M/SK_IMR_TX1_AS_EOF">SK_IMR_TX1_AS_EOF</dfn>		0x00000080</u></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/SK_IMR_TX1_AS_EOB" data-ref="_M/SK_IMR_TX1_AS_EOB">SK_IMR_TX1_AS_EOB</dfn>		0x00000100</u></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/SK_IMR_TX1_S_CHECK" data-ref="_M/SK_IMR_TX1_S_CHECK">SK_IMR_TX1_S_CHECK</dfn>		0x00000200</u></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/SK_IMR_TX1_S_EOF" data-ref="_M/SK_IMR_TX1_S_EOF">SK_IMR_TX1_S_EOF</dfn>		0x00000400</u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/SK_IMR_TX1_S_EOB" data-ref="_M/SK_IMR_TX1_S_EOB">SK_IMR_TX1_S_EOB</dfn>		0x00000800</u></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/SK_IMR_RX2_CHECK" data-ref="_M/SK_IMR_RX2_CHECK">SK_IMR_RX2_CHECK</dfn>		0x00001000</u></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/SK_IMR_RX2_EOF" data-ref="_M/SK_IMR_RX2_EOF">SK_IMR_RX2_EOF</dfn>			0x00002000</u></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/SK_IMR_RX2_EOB" data-ref="_M/SK_IMR_RX2_EOB">SK_IMR_RX2_EOB</dfn>			0x00004000</u></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/SK_IMR_RX1_CHECK" data-ref="_M/SK_IMR_RX1_CHECK">SK_IMR_RX1_CHECK</dfn>		0x00008000</u></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/SK_IMR_RX1_EOF" data-ref="_M/SK_IMR_RX1_EOF">SK_IMR_RX1_EOF</dfn>			0x00010000</u></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/SK_IMR_RX1_EOB" data-ref="_M/SK_IMR_RX1_EOB">SK_IMR_RX1_EOB</dfn>			0x00020000</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/SK_IMR_LINK2_OFLOW" data-ref="_M/SK_IMR_LINK2_OFLOW">SK_IMR_LINK2_OFLOW</dfn>		0x00040000</u></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/SK_IMR_MAC2" data-ref="_M/SK_IMR_MAC2">SK_IMR_MAC2</dfn>			0x00080000</u></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/SK_IMR_LINK1_OFLOW" data-ref="_M/SK_IMR_LINK1_OFLOW">SK_IMR_LINK1_OFLOW</dfn>		0x00100000</u></td></tr>
<tr><th id="270">270</th><td><u>#define <dfn class="macro" id="_M/SK_IMR_MAC1" data-ref="_M/SK_IMR_MAC1">SK_IMR_MAC1</dfn>			0x00200000</u></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/SK_IMR_TIMER" data-ref="_M/SK_IMR_TIMER">SK_IMR_TIMER</dfn>			0x00400000</u></td></tr>
<tr><th id="272">272</th><td><u>#define <dfn class="macro" id="_M/SK_IMR_EXTERNAL_REG" data-ref="_M/SK_IMR_EXTERNAL_REG">SK_IMR_EXTERNAL_REG</dfn>		0x00800000</u></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/SK_IMR_SW" data-ref="_M/SK_IMR_SW">SK_IMR_SW</dfn>			0x01000000</u></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/SK_IMR_I2C_RDY" data-ref="_M/SK_IMR_I2C_RDY">SK_IMR_I2C_RDY</dfn>			0x02000000</u></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/SK_IMR_TX2_TIMEO" data-ref="_M/SK_IMR_TX2_TIMEO">SK_IMR_TX2_TIMEO</dfn>		0x04000000</u></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/SK_IMR_TX1_TIMEO" data-ref="_M/SK_IMR_TX1_TIMEO">SK_IMR_TX1_TIMEO</dfn>		0x08000000</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/SK_IMR_RX2_TIMEO" data-ref="_M/SK_IMR_RX2_TIMEO">SK_IMR_RX2_TIMEO</dfn>		0x10000000</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/SK_IMR_RX1_TIMEO" data-ref="_M/SK_IMR_RX1_TIMEO">SK_IMR_RX1_TIMEO</dfn>		0x20000000</u></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/SK_IMR_RSVD" data-ref="_M/SK_IMR_RSVD">SK_IMR_RSVD</dfn>			0x40000000</u></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/SK_IMR_HWERR" data-ref="_M/SK_IMR_HWERR">SK_IMR_HWERR</dfn>			0x80000000</u></td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/SK_INTRS1" data-ref="_M/SK_INTRS1">SK_INTRS1</dfn>	\</u></td></tr>
<tr><th id="283">283</th><td><u>	(SK_IMR_RX1_EOF|SK_IMR_TX1_S_EOF|SK_IMR_MAC1)</u></td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/SK_INTRS2" data-ref="_M/SK_INTRS2">SK_INTRS2</dfn>	\</u></td></tr>
<tr><th id="286">286</th><td><u>	(SK_IMR_RX2_EOF|SK_IMR_TX2_S_EOF|SK_IMR_MAC2)</u></td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_IMR_TX1_AS_CHECK" data-ref="_M/SK_Y2_IMR_TX1_AS_CHECK">SK_Y2_IMR_TX1_AS_CHECK</dfn>		0x00000001</u></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_IMR_TX1_S_CHECK" data-ref="_M/SK_Y2_IMR_TX1_S_CHECK">SK_Y2_IMR_TX1_S_CHECK</dfn>		0x00000002</u></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_IMR_RX1_CHECK" data-ref="_M/SK_Y2_IMR_RX1_CHECK">SK_Y2_IMR_RX1_CHECK</dfn>		0x00000004</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_IMR_MAC1" data-ref="_M/SK_Y2_IMR_MAC1">SK_Y2_IMR_MAC1</dfn>			0x00000008</u></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_IMR_PHY1" data-ref="_M/SK_Y2_IMR_PHY1">SK_Y2_IMR_PHY1</dfn>			0x00000010</u></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_IMR_TX2_AS_CHECK" data-ref="_M/SK_Y2_IMR_TX2_AS_CHECK">SK_Y2_IMR_TX2_AS_CHECK</dfn>		0x00000100</u></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_IMR_TX2_S_CHECK" data-ref="_M/SK_Y2_IMR_TX2_S_CHECK">SK_Y2_IMR_TX2_S_CHECK</dfn>		0x00000200</u></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_IMR_RX2_CHECK" data-ref="_M/SK_Y2_IMR_RX2_CHECK">SK_Y2_IMR_RX2_CHECK</dfn>		0x00000400</u></td></tr>
<tr><th id="296">296</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_IMR_MAC2" data-ref="_M/SK_Y2_IMR_MAC2">SK_Y2_IMR_MAC2</dfn>			0x00000800</u></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_IMR_PHY2" data-ref="_M/SK_Y2_IMR_PHY2">SK_Y2_IMR_PHY2</dfn>			0x00001000</u></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_IMR_TIMER" data-ref="_M/SK_Y2_IMR_TIMER">SK_Y2_IMR_TIMER</dfn>			0x01000000</u></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_IMR_SW" data-ref="_M/SK_Y2_IMR_SW">SK_Y2_IMR_SW</dfn>			0x02000000</u></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_IMR_ASF" data-ref="_M/SK_Y2_IMR_ASF">SK_Y2_IMR_ASF</dfn>			0x20000000</u></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_IMR_BMU" data-ref="_M/SK_Y2_IMR_BMU">SK_Y2_IMR_BMU</dfn>			0x40000000</u></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_IMR_HWERR" data-ref="_M/SK_Y2_IMR_HWERR">SK_Y2_IMR_HWERR</dfn>			0x80000000</u></td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_INTRS1" data-ref="_M/SK_Y2_INTRS1">SK_Y2_INTRS1</dfn>	\</u></td></tr>
<tr><th id="305">305</th><td><u>	(SK_Y2_IMR_RX1_CHECK|SK_Y2_IMR_TX1_AS_CHECK \</u></td></tr>
<tr><th id="306">306</th><td><u>	|SK_Y2_IMR_MAC1|SK_Y2_IMR_PHY1)</u></td></tr>
<tr><th id="307">307</th><td></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_INTRS2" data-ref="_M/SK_Y2_INTRS2">SK_Y2_INTRS2</dfn>	\</u></td></tr>
<tr><th id="309">309</th><td><u>	(SK_Y2_IMR_RX2_CHECK|SK_Y2_IMR_TX2_AS_CHECK \</u></td></tr>
<tr><th id="310">310</th><td><u>	|SK_Y2_IMR_MAC2|SK_Y2_IMR_PHY2)</u></td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td><i>/* SK_IESR register */</i></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/SK_IESR_PAR_RX2" data-ref="_M/SK_IESR_PAR_RX2">SK_IESR_PAR_RX2</dfn>			0x00000001</u></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/SK_IESR_PAR_RX1" data-ref="_M/SK_IESR_PAR_RX1">SK_IESR_PAR_RX1</dfn>			0x00000002</u></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/SK_IESR_PAR_MAC2" data-ref="_M/SK_IESR_PAR_MAC2">SK_IESR_PAR_MAC2</dfn>		0x00000004</u></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/SK_IESR_PAR_MAC1" data-ref="_M/SK_IESR_PAR_MAC1">SK_IESR_PAR_MAC1</dfn>		0x00000008</u></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/SK_IESR_PAR_WR_RAM" data-ref="_M/SK_IESR_PAR_WR_RAM">SK_IESR_PAR_WR_RAM</dfn>		0x00000010</u></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/SK_IESR_PAR_RD_RAM" data-ref="_M/SK_IESR_PAR_RD_RAM">SK_IESR_PAR_RD_RAM</dfn>		0x00000020</u></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/SK_IESR_NO_TSTAMP_MAC2" data-ref="_M/SK_IESR_NO_TSTAMP_MAC2">SK_IESR_NO_TSTAMP_MAC2</dfn>		0x00000040</u></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/SK_IESR_NO_TSTAMO_MAC1" data-ref="_M/SK_IESR_NO_TSTAMO_MAC1">SK_IESR_NO_TSTAMO_MAC1</dfn>		0x00000080</u></td></tr>
<tr><th id="321">321</th><td><u>#define <dfn class="macro" id="_M/SK_IESR_NO_STS_MAC2" data-ref="_M/SK_IESR_NO_STS_MAC2">SK_IESR_NO_STS_MAC2</dfn>		0x00000100</u></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/SK_IESR_NO_STS_MAC1" data-ref="_M/SK_IESR_NO_STS_MAC1">SK_IESR_NO_STS_MAC1</dfn>		0x00000200</u></td></tr>
<tr><th id="323">323</th><td><u>#define <dfn class="macro" id="_M/SK_IESR_IRQ_STS" data-ref="_M/SK_IESR_IRQ_STS">SK_IESR_IRQ_STS</dfn>			0x00000400</u></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/SK_IESR_MASTERERR" data-ref="_M/SK_IESR_MASTERERR">SK_IESR_MASTERERR</dfn>		0x00000800</u></td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td><i>/* SK_IEMR register */</i></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/SK_IEMR_PAR_RX2" data-ref="_M/SK_IEMR_PAR_RX2">SK_IEMR_PAR_RX2</dfn>			0x00000001</u></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/SK_IEMR_PAR_RX1" data-ref="_M/SK_IEMR_PAR_RX1">SK_IEMR_PAR_RX1</dfn>			0x00000002</u></td></tr>
<tr><th id="329">329</th><td><u>#define <dfn class="macro" id="_M/SK_IEMR_PAR_MAC2" data-ref="_M/SK_IEMR_PAR_MAC2">SK_IEMR_PAR_MAC2</dfn>		0x00000004</u></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/SK_IEMR_PAR_MAC1" data-ref="_M/SK_IEMR_PAR_MAC1">SK_IEMR_PAR_MAC1</dfn>		0x00000008</u></td></tr>
<tr><th id="331">331</th><td><u>#define <dfn class="macro" id="_M/SK_IEMR_PAR_WR_RAM" data-ref="_M/SK_IEMR_PAR_WR_RAM">SK_IEMR_PAR_WR_RAM</dfn>		0x00000010</u></td></tr>
<tr><th id="332">332</th><td><u>#define <dfn class="macro" id="_M/SK_IEMR_PAR_RD_RAM" data-ref="_M/SK_IEMR_PAR_RD_RAM">SK_IEMR_PAR_RD_RAM</dfn>		0x00000020</u></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/SK_IEMR_NO_TSTAMP_MAC2" data-ref="_M/SK_IEMR_NO_TSTAMP_MAC2">SK_IEMR_NO_TSTAMP_MAC2</dfn>		0x00000040</u></td></tr>
<tr><th id="334">334</th><td><u>#define <dfn class="macro" id="_M/SK_IEMR_NO_TSTAMO_MAC1" data-ref="_M/SK_IEMR_NO_TSTAMO_MAC1">SK_IEMR_NO_TSTAMO_MAC1</dfn>		0x00000080</u></td></tr>
<tr><th id="335">335</th><td><u>#define <dfn class="macro" id="_M/SK_IEMR_NO_STS_MAC2" data-ref="_M/SK_IEMR_NO_STS_MAC2">SK_IEMR_NO_STS_MAC2</dfn>		0x00000100</u></td></tr>
<tr><th id="336">336</th><td><u>#define <dfn class="macro" id="_M/SK_IEMR_NO_STS_MAC1" data-ref="_M/SK_IEMR_NO_STS_MAC1">SK_IEMR_NO_STS_MAC1</dfn>		0x00000200</u></td></tr>
<tr><th id="337">337</th><td><u>#define <dfn class="macro" id="_M/SK_IEMR_IRQ_STS" data-ref="_M/SK_IEMR_IRQ_STS">SK_IEMR_IRQ_STS</dfn>			0x00000400</u></td></tr>
<tr><th id="338">338</th><td><u>#define <dfn class="macro" id="_M/SK_IEMR_MASTERERR" data-ref="_M/SK_IEMR_MASTERERR">SK_IEMR_MASTERERR</dfn>		0x00000800</u></td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td><i>/* Block 2 */</i></td></tr>
<tr><th id="341">341</th><td><u>#define <dfn class="macro" id="_M/SK_MAC0_0" data-ref="_M/SK_MAC0_0">SK_MAC0_0</dfn>	0x0100</u></td></tr>
<tr><th id="342">342</th><td><u>#define <dfn class="macro" id="_M/SK_MAC0_1" data-ref="_M/SK_MAC0_1">SK_MAC0_1</dfn>	0x0104</u></td></tr>
<tr><th id="343">343</th><td><u>#define <dfn class="macro" id="_M/SK_MAC1_0" data-ref="_M/SK_MAC1_0">SK_MAC1_0</dfn>	0x0108</u></td></tr>
<tr><th id="344">344</th><td><u>#define <dfn class="macro" id="_M/SK_MAC1_1" data-ref="_M/SK_MAC1_1">SK_MAC1_1</dfn>	0x010C</u></td></tr>
<tr><th id="345">345</th><td><u>#define <dfn class="macro" id="_M/SK_MAC2_0" data-ref="_M/SK_MAC2_0">SK_MAC2_0</dfn>	0x0110</u></td></tr>
<tr><th id="346">346</th><td><u>#define <dfn class="macro" id="_M/SK_MAC2_1" data-ref="_M/SK_MAC2_1">SK_MAC2_1</dfn>	0x0114</u></td></tr>
<tr><th id="347">347</th><td><u>#define <dfn class="macro" id="_M/SK_CONNTYPE" data-ref="_M/SK_CONNTYPE">SK_CONNTYPE</dfn>	0x0118</u></td></tr>
<tr><th id="348">348</th><td><u>#define <dfn class="macro" id="_M/SK_PMDTYPE" data-ref="_M/SK_PMDTYPE">SK_PMDTYPE</dfn>	0x0119</u></td></tr>
<tr><th id="349">349</th><td><u>#define <dfn class="macro" id="_M/SK_CONFIG" data-ref="_M/SK_CONFIG">SK_CONFIG</dfn>	0x011A</u></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/SK_CHIPVER" data-ref="_M/SK_CHIPVER">SK_CHIPVER</dfn>	0x011B</u></td></tr>
<tr><th id="351">351</th><td><u>#define <dfn class="macro" id="_M/SK_EPROM0" data-ref="_M/SK_EPROM0">SK_EPROM0</dfn>	0x011C</u></td></tr>
<tr><th id="352">352</th><td><u>#define <dfn class="macro" id="_M/SK_EPROM1" data-ref="_M/SK_EPROM1">SK_EPROM1</dfn>	0x011D		/* yukon/genesis */</u></td></tr>
<tr><th id="353">353</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_CLKGATE" data-ref="_M/SK_Y2_CLKGATE">SK_Y2_CLKGATE</dfn>	0x011D		/* yukon 2 */</u></td></tr>
<tr><th id="354">354</th><td><u>#define <dfn class="macro" id="_M/SK_EPROM2" data-ref="_M/SK_EPROM2">SK_EPROM2</dfn>	0x011E		/* yukon/genesis */</u></td></tr>
<tr><th id="355">355</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_HWRES" data-ref="_M/SK_Y2_HWRES">SK_Y2_HWRES</dfn>	0x011E		/* yukon 2 */</u></td></tr>
<tr><th id="356">356</th><td><u>#define <dfn class="macro" id="_M/SK_EPROM3" data-ref="_M/SK_EPROM3">SK_EPROM3</dfn>	0x011F</u></td></tr>
<tr><th id="357">357</th><td><u>#define <dfn class="macro" id="_M/SK_EP_ADDR" data-ref="_M/SK_EP_ADDR">SK_EP_ADDR</dfn>	0x0120</u></td></tr>
<tr><th id="358">358</th><td><u>#define <dfn class="macro" id="_M/SK_EP_DATA" data-ref="_M/SK_EP_DATA">SK_EP_DATA</dfn>	0x0124</u></td></tr>
<tr><th id="359">359</th><td><u>#define <dfn class="macro" id="_M/SK_EP_LOADCTL" data-ref="_M/SK_EP_LOADCTL">SK_EP_LOADCTL</dfn>	0x0128</u></td></tr>
<tr><th id="360">360</th><td><u>#define <dfn class="macro" id="_M/SK_EP_LOADTST" data-ref="_M/SK_EP_LOADTST">SK_EP_LOADTST</dfn>	0x0129</u></td></tr>
<tr><th id="361">361</th><td><u>#define <dfn class="macro" id="_M/SK_TIMERINIT" data-ref="_M/SK_TIMERINIT">SK_TIMERINIT</dfn>	0x0130</u></td></tr>
<tr><th id="362">362</th><td><u>#define <dfn class="macro" id="_M/SK_TIMER" data-ref="_M/SK_TIMER">SK_TIMER</dfn>	0x0134</u></td></tr>
<tr><th id="363">363</th><td><u>#define <dfn class="macro" id="_M/SK_TIMERCTL" data-ref="_M/SK_TIMERCTL">SK_TIMERCTL</dfn>	0x0138</u></td></tr>
<tr><th id="364">364</th><td><u>#define <dfn class="macro" id="_M/SK_TIMERTST" data-ref="_M/SK_TIMERTST">SK_TIMERTST</dfn>	0x0139</u></td></tr>
<tr><th id="365">365</th><td><u>#define <dfn class="macro" id="_M/SK_IMTIMERINIT" data-ref="_M/SK_IMTIMERINIT">SK_IMTIMERINIT</dfn>	0x0140</u></td></tr>
<tr><th id="366">366</th><td><u>#define <dfn class="macro" id="_M/SK_IMTIMER" data-ref="_M/SK_IMTIMER">SK_IMTIMER</dfn>	0x0144</u></td></tr>
<tr><th id="367">367</th><td><u>#define <dfn class="macro" id="_M/SK_IMTIMERCTL" data-ref="_M/SK_IMTIMERCTL">SK_IMTIMERCTL</dfn>	0x0148</u></td></tr>
<tr><th id="368">368</th><td><u>#define <dfn class="macro" id="_M/SK_IMTIMERTST" data-ref="_M/SK_IMTIMERTST">SK_IMTIMERTST</dfn>	0x0149</u></td></tr>
<tr><th id="369">369</th><td><u>#define <dfn class="macro" id="_M/SK_IMMR" data-ref="_M/SK_IMMR">SK_IMMR</dfn>		0x014C</u></td></tr>
<tr><th id="370">370</th><td><u>#define <dfn class="macro" id="_M/SK_IHWEMR" data-ref="_M/SK_IHWEMR">SK_IHWEMR</dfn>	0x0150</u></td></tr>
<tr><th id="371">371</th><td><u>#define <dfn class="macro" id="_M/SK_TESTCTL1" data-ref="_M/SK_TESTCTL1">SK_TESTCTL1</dfn>	0x0158</u></td></tr>
<tr><th id="372">372</th><td><u>#define <dfn class="macro" id="_M/SK_TESTCTL2" data-ref="_M/SK_TESTCTL2">SK_TESTCTL2</dfn>	0x0159</u></td></tr>
<tr><th id="373">373</th><td><u>#define <dfn class="macro" id="_M/SK_GPIO" data-ref="_M/SK_GPIO">SK_GPIO</dfn>		0x015C</u></td></tr>
<tr><th id="374">374</th><td><u>#define <dfn class="macro" id="_M/SK_I2CHWCTL" data-ref="_M/SK_I2CHWCTL">SK_I2CHWCTL</dfn>	0x0160</u></td></tr>
<tr><th id="375">375</th><td><u>#define <dfn class="macro" id="_M/SK_I2CHWDATA" data-ref="_M/SK_I2CHWDATA">SK_I2CHWDATA</dfn>	0x0164</u></td></tr>
<tr><th id="376">376</th><td><u>#define <dfn class="macro" id="_M/SK_I2CHWIRQ" data-ref="_M/SK_I2CHWIRQ">SK_I2CHWIRQ</dfn>	0x0168</u></td></tr>
<tr><th id="377">377</th><td><u>#define <dfn class="macro" id="_M/SK_I2CSW" data-ref="_M/SK_I2CSW">SK_I2CSW</dfn>	0x016C</u></td></tr>
<tr><th id="378">378</th><td><u>#define <dfn class="macro" id="_M/SK_BLNKINIT" data-ref="_M/SK_BLNKINIT">SK_BLNKINIT</dfn>	0x0170</u></td></tr>
<tr><th id="379">379</th><td><u>#define <dfn class="macro" id="_M/SK_BLNKCOUNT" data-ref="_M/SK_BLNKCOUNT">SK_BLNKCOUNT</dfn>	0x0174</u></td></tr>
<tr><th id="380">380</th><td><u>#define <dfn class="macro" id="_M/SK_BLNKCTL" data-ref="_M/SK_BLNKCTL">SK_BLNKCTL</dfn>	0x0178</u></td></tr>
<tr><th id="381">381</th><td><u>#define <dfn class="macro" id="_M/SK_BLNKSTS" data-ref="_M/SK_BLNKSTS">SK_BLNKSTS</dfn>	0x0179</u></td></tr>
<tr><th id="382">382</th><td><u>#define <dfn class="macro" id="_M/SK_BLNKTST" data-ref="_M/SK_BLNKTST">SK_BLNKTST</dfn>	0x017A</u></td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td><i>/* Values for SK_CHIPVER */</i></td></tr>
<tr><th id="385">385</th><td><u>#define <dfn class="macro" id="_M/SK_GENESIS" data-ref="_M/SK_GENESIS">SK_GENESIS</dfn>		0x0A</u></td></tr>
<tr><th id="386">386</th><td><u>#define <dfn class="macro" id="_M/SK_YUKON" data-ref="_M/SK_YUKON">SK_YUKON</dfn>		0xB0</u></td></tr>
<tr><th id="387">387</th><td><u>#define <dfn class="macro" id="_M/SK_YUKON_LITE" data-ref="_M/SK_YUKON_LITE">SK_YUKON_LITE</dfn>		0xB1</u></td></tr>
<tr><th id="388">388</th><td><u>#define <dfn class="macro" id="_M/SK_YUKON_LP" data-ref="_M/SK_YUKON_LP">SK_YUKON_LP</dfn>		0xB2</u></td></tr>
<tr><th id="389">389</th><td><u>#define <dfn class="macro" id="_M/SK_YUKON_XL" data-ref="_M/SK_YUKON_XL">SK_YUKON_XL</dfn>		0xB3</u></td></tr>
<tr><th id="390">390</th><td><u>#define <dfn class="macro" id="_M/SK_YUKON_EC_U" data-ref="_M/SK_YUKON_EC_U">SK_YUKON_EC_U</dfn>		0xB4</u></td></tr>
<tr><th id="391">391</th><td><u>#define <dfn class="macro" id="_M/SK_YUKON_EX" data-ref="_M/SK_YUKON_EX">SK_YUKON_EX</dfn>		0xB5</u></td></tr>
<tr><th id="392">392</th><td><u>#define <dfn class="macro" id="_M/SK_YUKON_EC" data-ref="_M/SK_YUKON_EC">SK_YUKON_EC</dfn>		0xB6</u></td></tr>
<tr><th id="393">393</th><td><u>#define <dfn class="macro" id="_M/SK_YUKON_FE" data-ref="_M/SK_YUKON_FE">SK_YUKON_FE</dfn>		0xB7</u></td></tr>
<tr><th id="394">394</th><td><u>#define <dfn class="macro" id="_M/SK_YUKON_FE_P" data-ref="_M/SK_YUKON_FE_P">SK_YUKON_FE_P</dfn>		0xB8</u></td></tr>
<tr><th id="395">395</th><td><u>#define <dfn class="macro" id="_M/SK_YUKON_SUPR" data-ref="_M/SK_YUKON_SUPR">SK_YUKON_SUPR</dfn>		0xB9</u></td></tr>
<tr><th id="396">396</th><td><u>#define <dfn class="macro" id="_M/SK_YUKON_ULTRA2" data-ref="_M/SK_YUKON_ULTRA2">SK_YUKON_ULTRA2</dfn>		0xBA</u></td></tr>
<tr><th id="397">397</th><td><u>#define <dfn class="macro" id="_M/SK_YUKON_OPTIMA" data-ref="_M/SK_YUKON_OPTIMA">SK_YUKON_OPTIMA</dfn>		0xBC</u></td></tr>
<tr><th id="398">398</th><td><u>#define <dfn class="macro" id="_M/SK_YUKON_PRM" data-ref="_M/SK_YUKON_PRM">SK_YUKON_PRM</dfn>		0xBD</u></td></tr>
<tr><th id="399">399</th><td><u>#define <dfn class="macro" id="_M/SK_YUKON_OPTIMA2" data-ref="_M/SK_YUKON_OPTIMA2">SK_YUKON_OPTIMA2</dfn>	0xBE</u></td></tr>
<tr><th id="400">400</th><td><u>#define <dfn class="macro" id="_M/SK_YUKON_FAMILY" data-ref="_M/SK_YUKON_FAMILY">SK_YUKON_FAMILY</dfn>(x) ((x) &amp; 0xB0)</u></td></tr>
<tr><th id="401">401</th><td></td></tr>
<tr><th id="402">402</th><td><u>#define <dfn class="macro" id="_M/SK_IS_GENESIS" data-ref="_M/SK_IS_GENESIS">SK_IS_GENESIS</dfn>(sc) \</u></td></tr>
<tr><th id="403">403</th><td><u>    ((sc)-&gt;sk_type == SK_GENESIS)</u></td></tr>
<tr><th id="404">404</th><td><u>#define <dfn class="macro" id="_M/SK_IS_YUKON" data-ref="_M/SK_IS_YUKON">SK_IS_YUKON</dfn>(sc) \</u></td></tr>
<tr><th id="405">405</th><td><u>    ((sc)-&gt;sk_type &gt;= SK_YUKON &amp;&amp; (sc)-&gt;sk_type &lt;= SK_YUKON_LP)</u></td></tr>
<tr><th id="406">406</th><td><u>#define <dfn class="macro" id="_M/SK_IS_YUKON2" data-ref="_M/SK_IS_YUKON2">SK_IS_YUKON2</dfn>(sc) \</u></td></tr>
<tr><th id="407">407</th><td><u>    ((sc)-&gt;sk_type &gt;= SK_YUKON_XL &amp;&amp; (sc)-&gt;sk_type &lt;= SK_YUKON_OPTIMA2)</u></td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td><i>/* Known revisions in SK_CONFIG */</i></td></tr>
<tr><th id="410">410</th><td><u>#define <dfn class="macro" id="_M/SK_YUKON_LITE_REV_A0" data-ref="_M/SK_YUKON_LITE_REV_A0">SK_YUKON_LITE_REV_A0</dfn>	0x0 /* invented, see test in skc_attach */</u></td></tr>
<tr><th id="411">411</th><td><u>#define <dfn class="macro" id="_M/SK_YUKON_LITE_REV_A1" data-ref="_M/SK_YUKON_LITE_REV_A1">SK_YUKON_LITE_REV_A1</dfn>	0x3</u></td></tr>
<tr><th id="412">412</th><td><u>#define <dfn class="macro" id="_M/SK_YUKON_LITE_REV_A3" data-ref="_M/SK_YUKON_LITE_REV_A3">SK_YUKON_LITE_REV_A3</dfn>	0x7</u></td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td><u>#define <dfn class="macro" id="_M/SK_YUKON_XL_REV_A0" data-ref="_M/SK_YUKON_XL_REV_A0">SK_YUKON_XL_REV_A0</dfn>	0x0</u></td></tr>
<tr><th id="415">415</th><td><u>#define <dfn class="macro" id="_M/SK_YUKON_XL_REV_A1" data-ref="_M/SK_YUKON_XL_REV_A1">SK_YUKON_XL_REV_A1</dfn>	0x1</u></td></tr>
<tr><th id="416">416</th><td><u>#define <dfn class="macro" id="_M/SK_YUKON_XL_REV_A2" data-ref="_M/SK_YUKON_XL_REV_A2">SK_YUKON_XL_REV_A2</dfn>	0x2</u></td></tr>
<tr><th id="417">417</th><td><u>#define <dfn class="macro" id="_M/SK_YUKON_XL_REV_A3" data-ref="_M/SK_YUKON_XL_REV_A3">SK_YUKON_XL_REV_A3</dfn>	0x3</u></td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td><u>#define <dfn class="macro" id="_M/SK_YUKON_EC_REV_A1" data-ref="_M/SK_YUKON_EC_REV_A1">SK_YUKON_EC_REV_A1</dfn>	0x0</u></td></tr>
<tr><th id="420">420</th><td><u>#define <dfn class="macro" id="_M/SK_YUKON_EC_REV_A2" data-ref="_M/SK_YUKON_EC_REV_A2">SK_YUKON_EC_REV_A2</dfn>	0x1</u></td></tr>
<tr><th id="421">421</th><td><u>#define <dfn class="macro" id="_M/SK_YUKON_EC_REV_A3" data-ref="_M/SK_YUKON_EC_REV_A3">SK_YUKON_EC_REV_A3</dfn>	0x2</u></td></tr>
<tr><th id="422">422</th><td></td></tr>
<tr><th id="423">423</th><td><u>#define <dfn class="macro" id="_M/SK_YUKON_EC_U_REV_A0" data-ref="_M/SK_YUKON_EC_U_REV_A0">SK_YUKON_EC_U_REV_A0</dfn>	0x1</u></td></tr>
<tr><th id="424">424</th><td><u>#define <dfn class="macro" id="_M/SK_YUKON_EC_U_REV_A1" data-ref="_M/SK_YUKON_EC_U_REV_A1">SK_YUKON_EC_U_REV_A1</dfn>	0x2</u></td></tr>
<tr><th id="425">425</th><td><u>#define <dfn class="macro" id="_M/SK_YUKON_EC_U_REV_B0" data-ref="_M/SK_YUKON_EC_U_REV_B0">SK_YUKON_EC_U_REV_B0</dfn>	0x3</u></td></tr>
<tr><th id="426">426</th><td><u>#define <dfn class="macro" id="_M/SK_YUKON_EC_U_REV_B1" data-ref="_M/SK_YUKON_EC_U_REV_B1">SK_YUKON_EC_U_REV_B1</dfn>	0x5</u></td></tr>
<tr><th id="427">427</th><td></td></tr>
<tr><th id="428">428</th><td><u>#define <dfn class="macro" id="_M/SK_YUKON_FE_REV_A1" data-ref="_M/SK_YUKON_FE_REV_A1">SK_YUKON_FE_REV_A1</dfn>	0x1</u></td></tr>
<tr><th id="429">429</th><td><u>#define <dfn class="macro" id="_M/SK_YUKON_FE_REV_A2" data-ref="_M/SK_YUKON_FE_REV_A2">SK_YUKON_FE_REV_A2</dfn>	0x2</u></td></tr>
<tr><th id="430">430</th><td></td></tr>
<tr><th id="431">431</th><td><u>#define <dfn class="macro" id="_M/SK_YUKON_FE_P_REV_A0" data-ref="_M/SK_YUKON_FE_P_REV_A0">SK_YUKON_FE_P_REV_A0</dfn>	0x0</u></td></tr>
<tr><th id="432">432</th><td></td></tr>
<tr><th id="433">433</th><td><u>#define <dfn class="macro" id="_M/SK_YUKON_EX_REV_A0" data-ref="_M/SK_YUKON_EX_REV_A0">SK_YUKON_EX_REV_A0</dfn>	0x1</u></td></tr>
<tr><th id="434">434</th><td><u>#define <dfn class="macro" id="_M/SK_YUKON_EX_REV_B0" data-ref="_M/SK_YUKON_EX_REV_B0">SK_YUKON_EX_REV_B0</dfn>	0x2</u></td></tr>
<tr><th id="435">435</th><td></td></tr>
<tr><th id="436">436</th><td><u>#define <dfn class="macro" id="_M/SK_YUKON_SUPR_REV_A0" data-ref="_M/SK_YUKON_SUPR_REV_A0">SK_YUKON_SUPR_REV_A0</dfn>	0x0</u></td></tr>
<tr><th id="437">437</th><td><u>#define <dfn class="macro" id="_M/SK_YUKON_SUPR_REV_B0" data-ref="_M/SK_YUKON_SUPR_REV_B0">SK_YUKON_SUPR_REV_B0</dfn>	0x1</u></td></tr>
<tr><th id="438">438</th><td><u>#define <dfn class="macro" id="_M/SK_YUKON_SUPR_REV_B1" data-ref="_M/SK_YUKON_SUPR_REV_B1">SK_YUKON_SUPR_REV_B1</dfn>	0x3</u></td></tr>
<tr><th id="439">439</th><td></td></tr>
<tr><th id="440">440</th><td><u>#define <dfn class="macro" id="_M/SK_YUKON_PRM_REV_Z1" data-ref="_M/SK_YUKON_PRM_REV_Z1">SK_YUKON_PRM_REV_Z1</dfn>	0x1</u></td></tr>
<tr><th id="441">441</th><td><u>#define <dfn class="macro" id="_M/SK_YUKON_PRM_REV_A0" data-ref="_M/SK_YUKON_PRM_REV_A0">SK_YUKON_PRM_REV_A0</dfn>	0x2</u></td></tr>
<tr><th id="442">442</th><td></td></tr>
<tr><th id="443">443</th><td><i>/* Workaround */</i></td></tr>
<tr><th id="444">444</th><td><u>#define <dfn class="macro" id="_M/SK_WA_43_418" data-ref="_M/SK_WA_43_418">SK_WA_43_418</dfn>	0x01</u></td></tr>
<tr><th id="445">445</th><td><u>#define <dfn class="macro" id="_M/SK_WA_4109" data-ref="_M/SK_WA_4109">SK_WA_4109</dfn>	0x02</u></td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td><u>#define <dfn class="macro" id="_M/SK_IMCTL_IRQ_CLEAR" data-ref="_M/SK_IMCTL_IRQ_CLEAR">SK_IMCTL_IRQ_CLEAR</dfn>	0x01</u></td></tr>
<tr><th id="448">448</th><td><u>#define <dfn class="macro" id="_M/SK_IMCTL_STOP" data-ref="_M/SK_IMCTL_STOP">SK_IMCTL_STOP</dfn>		0x02</u></td></tr>
<tr><th id="449">449</th><td><u>#define <dfn class="macro" id="_M/SK_IMCTL_START" data-ref="_M/SK_IMCTL_START">SK_IMCTL_START</dfn>		0x04</u></td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td><i>/* Number of ticks per usec for interrupt moderation */</i></td></tr>
<tr><th id="452">452</th><td><u>#define <dfn class="macro" id="_M/SK_IMTIMER_TICKS_YUKON_FE_P" data-ref="_M/SK_IMTIMER_TICKS_YUKON_FE_P">SK_IMTIMER_TICKS_YUKON_FE_P</dfn>	50</u></td></tr>
<tr><th id="453">453</th><td><u>#define <dfn class="macro" id="_M/SK_IMTIMER_TICKS_GENESIS" data-ref="_M/SK_IMTIMER_TICKS_GENESIS">SK_IMTIMER_TICKS_GENESIS</dfn>	53</u></td></tr>
<tr><th id="454">454</th><td><u>#define <dfn class="macro" id="_M/SK_IMTIMER_TICKS_YUKON" data-ref="_M/SK_IMTIMER_TICKS_YUKON">SK_IMTIMER_TICKS_YUKON</dfn>		78</u></td></tr>
<tr><th id="455">455</th><td><u>#define <dfn class="macro" id="_M/SK_IMTIMER_TICKS_YUKON_FE" data-ref="_M/SK_IMTIMER_TICKS_YUKON_FE">SK_IMTIMER_TICKS_YUKON_FE</dfn>	100</u></td></tr>
<tr><th id="456">456</th><td><u>#define <dfn class="macro" id="_M/SK_IMTIMER_TICKS_YUKON_EC" data-ref="_M/SK_IMTIMER_TICKS_YUKON_EC">SK_IMTIMER_TICKS_YUKON_EC</dfn>	125</u></td></tr>
<tr><th id="457">457</th><td><u>#define <dfn class="macro" id="_M/SK_IMTIMER_TICKS_YUKON_XL" data-ref="_M/SK_IMTIMER_TICKS_YUKON_XL">SK_IMTIMER_TICKS_YUKON_XL</dfn>	156</u></td></tr>
<tr><th id="458">458</th><td><u>#define <dfn class="macro" id="_M/SK_IM_USECS" data-ref="_M/SK_IM_USECS">SK_IM_USECS</dfn>(x)		((x) * imtimer_ticks)</u></td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td><u>#define <dfn class="macro" id="_M/SK_IM_MIN" data-ref="_M/SK_IM_MIN">SK_IM_MIN</dfn>	0</u></td></tr>
<tr><th id="461">461</th><td><u>#define <dfn class="macro" id="_M/SK_IM_DEFAULT" data-ref="_M/SK_IM_DEFAULT">SK_IM_DEFAULT</dfn>	1000</u></td></tr>
<tr><th id="462">462</th><td><u>#define <dfn class="macro" id="_M/SK_IM_MAX" data-ref="_M/SK_IM_MAX">SK_IM_MAX</dfn>	10000</u></td></tr>
<tr><th id="463">463</th><td><i>/*</i></td></tr>
<tr><th id="464">464</th><td><i> * The SK_EPROM0 register contains a byte that describes the</i></td></tr>
<tr><th id="465">465</th><td><i> * amount of SRAM mounted on the NIC. The value also tells if</i></td></tr>
<tr><th id="466">466</th><td><i> * the chips are 64K or 128K. This affects the RAMbuffer address</i></td></tr>
<tr><th id="467">467</th><td><i> * offset that we need to use.</i></td></tr>
<tr><th id="468">468</th><td><i> */</i></td></tr>
<tr><th id="469">469</th><td><u>#define <dfn class="macro" id="_M/SK_RAMSIZE_512K_64" data-ref="_M/SK_RAMSIZE_512K_64">SK_RAMSIZE_512K_64</dfn>	0x1</u></td></tr>
<tr><th id="470">470</th><td><u>#define <dfn class="macro" id="_M/SK_RAMSIZE_1024K_128" data-ref="_M/SK_RAMSIZE_1024K_128">SK_RAMSIZE_1024K_128</dfn>	0x2</u></td></tr>
<tr><th id="471">471</th><td><u>#define <dfn class="macro" id="_M/SK_RAMSIZE_1024K_64" data-ref="_M/SK_RAMSIZE_1024K_64">SK_RAMSIZE_1024K_64</dfn>	0x3</u></td></tr>
<tr><th id="472">472</th><td><u>#define <dfn class="macro" id="_M/SK_RAMSIZE_2048K_128" data-ref="_M/SK_RAMSIZE_2048K_128">SK_RAMSIZE_2048K_128</dfn>	0x4</u></td></tr>
<tr><th id="473">473</th><td></td></tr>
<tr><th id="474">474</th><td><u>#define <dfn class="macro" id="_M/SK_RBOFF_0" data-ref="_M/SK_RBOFF_0">SK_RBOFF_0</dfn>		0x0</u></td></tr>
<tr><th id="475">475</th><td><u>#define <dfn class="macro" id="_M/SK_RBOFF_80000" data-ref="_M/SK_RBOFF_80000">SK_RBOFF_80000</dfn>		0x80000</u></td></tr>
<tr><th id="476">476</th><td></td></tr>
<tr><th id="477">477</th><td><i>/*</i></td></tr>
<tr><th id="478">478</th><td><i> * SK_EEPROM1 contains the PHY type, which may be XMAC for</i></td></tr>
<tr><th id="479">479</th><td><i> * fiber-based cards or BCOM for 1000baseT cards with a Broadcom</i></td></tr>
<tr><th id="480">480</th><td><i> * PHY.</i></td></tr>
<tr><th id="481">481</th><td><i> */</i></td></tr>
<tr><th id="482">482</th><td><u>#define <dfn class="macro" id="_M/SK_PHYTYPE_XMAC" data-ref="_M/SK_PHYTYPE_XMAC">SK_PHYTYPE_XMAC</dfn>		0       /* integeated XMAC II PHY */</u></td></tr>
<tr><th id="483">483</th><td><u>#define <dfn class="macro" id="_M/SK_PHYTYPE_BCOM" data-ref="_M/SK_PHYTYPE_BCOM">SK_PHYTYPE_BCOM</dfn>		1       /* Broadcom BCM5400 */</u></td></tr>
<tr><th id="484">484</th><td><u>#define <dfn class="macro" id="_M/SK_PHYTYPE_LONE" data-ref="_M/SK_PHYTYPE_LONE">SK_PHYTYPE_LONE</dfn>		2       /* Level One LXT1000 */</u></td></tr>
<tr><th id="485">485</th><td><u>#define <dfn class="macro" id="_M/SK_PHYTYPE_NAT" data-ref="_M/SK_PHYTYPE_NAT">SK_PHYTYPE_NAT</dfn>		3       /* National DP83891 */</u></td></tr>
<tr><th id="486">486</th><td><u>#define <dfn class="macro" id="_M/SK_PHYTYPE_MARV_COPPER" data-ref="_M/SK_PHYTYPE_MARV_COPPER">SK_PHYTYPE_MARV_COPPER</dfn>	4       /* Marvell 88E1011S */</u></td></tr>
<tr><th id="487">487</th><td><u>#define <dfn class="macro" id="_M/SK_PHYTYPE_MARV_FIBER" data-ref="_M/SK_PHYTYPE_MARV_FIBER">SK_PHYTYPE_MARV_FIBER</dfn>	5       /* Marvell 88E1011S (fiber) */</u></td></tr>
<tr><th id="488">488</th><td></td></tr>
<tr><th id="489">489</th><td><i>/*</i></td></tr>
<tr><th id="490">490</th><td><i> * PHY addresses.</i></td></tr>
<tr><th id="491">491</th><td><i> */</i></td></tr>
<tr><th id="492">492</th><td><u>#define <dfn class="macro" id="_M/SK_PHYADDR_XMAC" data-ref="_M/SK_PHYADDR_XMAC">SK_PHYADDR_XMAC</dfn>		0x0</u></td></tr>
<tr><th id="493">493</th><td><u>#define <dfn class="macro" id="_M/SK_PHYADDR_BCOM" data-ref="_M/SK_PHYADDR_BCOM">SK_PHYADDR_BCOM</dfn>		0x1</u></td></tr>
<tr><th id="494">494</th><td><u>#define <dfn class="macro" id="_M/SK_PHYADDR_LONE" data-ref="_M/SK_PHYADDR_LONE">SK_PHYADDR_LONE</dfn>		0x3</u></td></tr>
<tr><th id="495">495</th><td><u>#define <dfn class="macro" id="_M/SK_PHYADDR_NAT" data-ref="_M/SK_PHYADDR_NAT">SK_PHYADDR_NAT</dfn>		0x0</u></td></tr>
<tr><th id="496">496</th><td><u>#define <dfn class="macro" id="_M/SK_PHYADDR_MARV" data-ref="_M/SK_PHYADDR_MARV">SK_PHYADDR_MARV</dfn>		0x0</u></td></tr>
<tr><th id="497">497</th><td></td></tr>
<tr><th id="498">498</th><td><u>#define <dfn class="macro" id="_M/SK_CONFIG_SINGLEMAC" data-ref="_M/SK_CONFIG_SINGLEMAC">SK_CONFIG_SINGLEMAC</dfn>	0x01</u></td></tr>
<tr><th id="499">499</th><td><u>#define <dfn class="macro" id="_M/SK_CONFIG_DIS_DSL_CLK" data-ref="_M/SK_CONFIG_DIS_DSL_CLK">SK_CONFIG_DIS_DSL_CLK</dfn>	0x02</u></td></tr>
<tr><th id="500">500</th><td></td></tr>
<tr><th id="501">501</th><td><u>#define <dfn class="macro" id="_M/SK_PMD_1000BASETX_ALT" data-ref="_M/SK_PMD_1000BASETX_ALT">SK_PMD_1000BASETX_ALT</dfn>	0x31</u></td></tr>
<tr><th id="502">502</th><td><u>#define <dfn class="macro" id="_M/SK_PMD_1000BASECX" data-ref="_M/SK_PMD_1000BASECX">SK_PMD_1000BASECX</dfn>	0x43</u></td></tr>
<tr><th id="503">503</th><td><u>#define <dfn class="macro" id="_M/SK_PMD_1000BASELX" data-ref="_M/SK_PMD_1000BASELX">SK_PMD_1000BASELX</dfn>	0x4C</u></td></tr>
<tr><th id="504">504</th><td><u>#define <dfn class="macro" id="_M/SK_PMD_1000BASESX" data-ref="_M/SK_PMD_1000BASESX">SK_PMD_1000BASESX</dfn>	0x53</u></td></tr>
<tr><th id="505">505</th><td><u>#define <dfn class="macro" id="_M/SK_PMD_1000BASETX" data-ref="_M/SK_PMD_1000BASETX">SK_PMD_1000BASETX</dfn>	0x54</u></td></tr>
<tr><th id="506">506</th><td></td></tr>
<tr><th id="507">507</th><td><i>/* GPIO bits */</i></td></tr>
<tr><th id="508">508</th><td><u>#define <dfn class="macro" id="_M/SK_GPIO_DAT0" data-ref="_M/SK_GPIO_DAT0">SK_GPIO_DAT0</dfn>		0x00000001</u></td></tr>
<tr><th id="509">509</th><td><u>#define <dfn class="macro" id="_M/SK_GPIO_DAT1" data-ref="_M/SK_GPIO_DAT1">SK_GPIO_DAT1</dfn>		0x00000002</u></td></tr>
<tr><th id="510">510</th><td><u>#define <dfn class="macro" id="_M/SK_GPIO_DAT2" data-ref="_M/SK_GPIO_DAT2">SK_GPIO_DAT2</dfn>		0x00000004</u></td></tr>
<tr><th id="511">511</th><td><u>#define <dfn class="macro" id="_M/SK_GPIO_DAT3" data-ref="_M/SK_GPIO_DAT3">SK_GPIO_DAT3</dfn>		0x00000008</u></td></tr>
<tr><th id="512">512</th><td><u>#define <dfn class="macro" id="_M/SK_GPIO_DAT4" data-ref="_M/SK_GPIO_DAT4">SK_GPIO_DAT4</dfn>		0x00000010</u></td></tr>
<tr><th id="513">513</th><td><u>#define <dfn class="macro" id="_M/SK_GPIO_DAT5" data-ref="_M/SK_GPIO_DAT5">SK_GPIO_DAT5</dfn>		0x00000020</u></td></tr>
<tr><th id="514">514</th><td><u>#define <dfn class="macro" id="_M/SK_GPIO_DAT6" data-ref="_M/SK_GPIO_DAT6">SK_GPIO_DAT6</dfn>		0x00000040</u></td></tr>
<tr><th id="515">515</th><td><u>#define <dfn class="macro" id="_M/SK_GPIO_DAT7" data-ref="_M/SK_GPIO_DAT7">SK_GPIO_DAT7</dfn>		0x00000080</u></td></tr>
<tr><th id="516">516</th><td><u>#define <dfn class="macro" id="_M/SK_GPIO_DAT8" data-ref="_M/SK_GPIO_DAT8">SK_GPIO_DAT8</dfn>		0x00000100</u></td></tr>
<tr><th id="517">517</th><td><u>#define <dfn class="macro" id="_M/SK_GPIO_DAT9" data-ref="_M/SK_GPIO_DAT9">SK_GPIO_DAT9</dfn>		0x00000200</u></td></tr>
<tr><th id="518">518</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_GPIO_STAT_RACE_DIS" data-ref="_M/SK_Y2_GPIO_STAT_RACE_DIS">SK_Y2_GPIO_STAT_RACE_DIS</dfn>	0x00002000</u></td></tr>
<tr><th id="519">519</th><td><u>#define <dfn class="macro" id="_M/SK_GPIO_DIR0" data-ref="_M/SK_GPIO_DIR0">SK_GPIO_DIR0</dfn>		0x00010000</u></td></tr>
<tr><th id="520">520</th><td><u>#define <dfn class="macro" id="_M/SK_GPIO_DIR1" data-ref="_M/SK_GPIO_DIR1">SK_GPIO_DIR1</dfn>		0x00020000</u></td></tr>
<tr><th id="521">521</th><td><u>#define <dfn class="macro" id="_M/SK_GPIO_DIR2" data-ref="_M/SK_GPIO_DIR2">SK_GPIO_DIR2</dfn>		0x00040000</u></td></tr>
<tr><th id="522">522</th><td><u>#define <dfn class="macro" id="_M/SK_GPIO_DIR3" data-ref="_M/SK_GPIO_DIR3">SK_GPIO_DIR3</dfn>		0x00080000</u></td></tr>
<tr><th id="523">523</th><td><u>#define <dfn class="macro" id="_M/SK_GPIO_DIR4" data-ref="_M/SK_GPIO_DIR4">SK_GPIO_DIR4</dfn>		0x00100000</u></td></tr>
<tr><th id="524">524</th><td><u>#define <dfn class="macro" id="_M/SK_GPIO_DIR5" data-ref="_M/SK_GPIO_DIR5">SK_GPIO_DIR5</dfn>		0x00200000</u></td></tr>
<tr><th id="525">525</th><td><u>#define <dfn class="macro" id="_M/SK_GPIO_DIR6" data-ref="_M/SK_GPIO_DIR6">SK_GPIO_DIR6</dfn>		0x00400000</u></td></tr>
<tr><th id="526">526</th><td><u>#define <dfn class="macro" id="_M/SK_GPIO_DIR7" data-ref="_M/SK_GPIO_DIR7">SK_GPIO_DIR7</dfn>		0x00800000</u></td></tr>
<tr><th id="527">527</th><td><u>#define <dfn class="macro" id="_M/SK_GPIO_DIR8" data-ref="_M/SK_GPIO_DIR8">SK_GPIO_DIR8</dfn>		0x01000000</u></td></tr>
<tr><th id="528">528</th><td><u>#define <dfn class="macro" id="_M/SK_GPIO_DIR9" data-ref="_M/SK_GPIO_DIR9">SK_GPIO_DIR9</dfn>		0x02000000</u></td></tr>
<tr><th id="529">529</th><td></td></tr>
<tr><th id="530">530</th><td><u>#define	<dfn class="macro" id="_M/SK_Y2_CLKGATE_LINK2_INACTIVE" data-ref="_M/SK_Y2_CLKGATE_LINK2_INACTIVE">SK_Y2_CLKGATE_LINK2_INACTIVE</dfn>	0x80	/* port 2 inactive */</u></td></tr>
<tr><th id="531">531</th><td><u>#define	<dfn class="macro" id="_M/SK_Y2_CLKGATE_LINK2_GATE_DIS" data-ref="_M/SK_Y2_CLKGATE_LINK2_GATE_DIS">SK_Y2_CLKGATE_LINK2_GATE_DIS</dfn>	0x40	/* disable clock gate, 2 */</u></td></tr>
<tr><th id="532">532</th><td><u>#define	<dfn class="macro" id="_M/SK_Y2_CLKGATE_LINK2_CORE_DIS" data-ref="_M/SK_Y2_CLKGATE_LINK2_CORE_DIS">SK_Y2_CLKGATE_LINK2_CORE_DIS</dfn>	0x20	/* disable core clock, 2 */</u></td></tr>
<tr><th id="533">533</th><td><u>#define	<dfn class="macro" id="_M/SK_Y2_CLKGATE_LINK2_PCI_DIS" data-ref="_M/SK_Y2_CLKGATE_LINK2_PCI_DIS">SK_Y2_CLKGATE_LINK2_PCI_DIS</dfn>	0x10	/* disable pci clock, 2 */</u></td></tr>
<tr><th id="534">534</th><td><u>#define	<dfn class="macro" id="_M/SK_Y2_CLKGATE_LINK1_INACTIVE" data-ref="_M/SK_Y2_CLKGATE_LINK1_INACTIVE">SK_Y2_CLKGATE_LINK1_INACTIVE</dfn>	0x08	/* port 1 inactive */</u></td></tr>
<tr><th id="535">535</th><td><u>#define	<dfn class="macro" id="_M/SK_Y2_CLKGATE_LINK1_GATE_DIS" data-ref="_M/SK_Y2_CLKGATE_LINK1_GATE_DIS">SK_Y2_CLKGATE_LINK1_GATE_DIS</dfn>	0x04	/* disable clock gate, 1 */</u></td></tr>
<tr><th id="536">536</th><td><u>#define	<dfn class="macro" id="_M/SK_Y2_CLKGATE_LINK1_CORE_DIS" data-ref="_M/SK_Y2_CLKGATE_LINK1_CORE_DIS">SK_Y2_CLKGATE_LINK1_CORE_DIS</dfn>	0x02	/* disable core clock, 1 */</u></td></tr>
<tr><th id="537">537</th><td><u>#define	<dfn class="macro" id="_M/SK_Y2_CLKGATE_LINK1_PCI_DIS" data-ref="_M/SK_Y2_CLKGATE_LINK1_PCI_DIS">SK_Y2_CLKGATE_LINK1_PCI_DIS</dfn>	0x01	/* disable pci clock, 1 */</u></td></tr>
<tr><th id="538">538</th><td></td></tr>
<tr><th id="539">539</th><td><u>#define	<dfn class="macro" id="_M/SK_Y2_HWRES_LINK_1" data-ref="_M/SK_Y2_HWRES_LINK_1">SK_Y2_HWRES_LINK_1</dfn>	0x01</u></td></tr>
<tr><th id="540">540</th><td><u>#define	<dfn class="macro" id="_M/SK_Y2_HWRES_LINK_2" data-ref="_M/SK_Y2_HWRES_LINK_2">SK_Y2_HWRES_LINK_2</dfn>	0x02</u></td></tr>
<tr><th id="541">541</th><td><u>#define	<dfn class="macro" id="_M/SK_Y2_HWRES_LINK_MASK" data-ref="_M/SK_Y2_HWRES_LINK_MASK">SK_Y2_HWRES_LINK_MASK</dfn>	(SK_Y2_HWRES_LINK_1 | SK_Y2_HWRES_LINK_2)</u></td></tr>
<tr><th id="542">542</th><td><u>#define	<dfn class="macro" id="_M/SK_Y2_HWRES_LINK_DUAL" data-ref="_M/SK_Y2_HWRES_LINK_DUAL">SK_Y2_HWRES_LINK_DUAL</dfn>	(SK_Y2_HWRES_LINK_1 | SK_Y2_HWRES_LINK_2)</u></td></tr>
<tr><th id="543">543</th><td></td></tr>
<tr><th id="544">544</th><td><i>/* Block 3 Ram interface and MAC arbiter registers */</i></td></tr>
<tr><th id="545">545</th><td><u>#define <dfn class="macro" id="_M/SK_RAMADDR" data-ref="_M/SK_RAMADDR">SK_RAMADDR</dfn>	0x0180</u></td></tr>
<tr><th id="546">546</th><td><u>#define <dfn class="macro" id="_M/SK_RAMDATA0" data-ref="_M/SK_RAMDATA0">SK_RAMDATA0</dfn>	0x0184</u></td></tr>
<tr><th id="547">547</th><td><u>#define <dfn class="macro" id="_M/SK_RAMDATA1" data-ref="_M/SK_RAMDATA1">SK_RAMDATA1</dfn>	0x0188</u></td></tr>
<tr><th id="548">548</th><td><u>#define <dfn class="macro" id="_M/SK_TO0" data-ref="_M/SK_TO0">SK_TO0</dfn>		0x0190</u></td></tr>
<tr><th id="549">549</th><td><u>#define <dfn class="macro" id="_M/SK_TO1" data-ref="_M/SK_TO1">SK_TO1</dfn>		0x0191</u></td></tr>
<tr><th id="550">550</th><td><u>#define <dfn class="macro" id="_M/SK_TO2" data-ref="_M/SK_TO2">SK_TO2</dfn>		0x0192</u></td></tr>
<tr><th id="551">551</th><td><u>#define <dfn class="macro" id="_M/SK_TO3" data-ref="_M/SK_TO3">SK_TO3</dfn>		0x0193</u></td></tr>
<tr><th id="552">552</th><td><u>#define <dfn class="macro" id="_M/SK_TO4" data-ref="_M/SK_TO4">SK_TO4</dfn>		0x0194</u></td></tr>
<tr><th id="553">553</th><td><u>#define <dfn class="macro" id="_M/SK_TO5" data-ref="_M/SK_TO5">SK_TO5</dfn>		0x0195</u></td></tr>
<tr><th id="554">554</th><td><u>#define <dfn class="macro" id="_M/SK_TO6" data-ref="_M/SK_TO6">SK_TO6</dfn>		0x0196</u></td></tr>
<tr><th id="555">555</th><td><u>#define <dfn class="macro" id="_M/SK_TO7" data-ref="_M/SK_TO7">SK_TO7</dfn>		0x0197</u></td></tr>
<tr><th id="556">556</th><td><u>#define <dfn class="macro" id="_M/SK_TO8" data-ref="_M/SK_TO8">SK_TO8</dfn>		0x0198</u></td></tr>
<tr><th id="557">557</th><td><u>#define <dfn class="macro" id="_M/SK_TO9" data-ref="_M/SK_TO9">SK_TO9</dfn>		0x0199</u></td></tr>
<tr><th id="558">558</th><td><u>#define <dfn class="macro" id="_M/SK_TO10" data-ref="_M/SK_TO10">SK_TO10</dfn>		0x019A</u></td></tr>
<tr><th id="559">559</th><td><u>#define <dfn class="macro" id="_M/SK_TO11" data-ref="_M/SK_TO11">SK_TO11</dfn>		0x019B</u></td></tr>
<tr><th id="560">560</th><td><u>#define <dfn class="macro" id="_M/SK_RITIMEO_TMR" data-ref="_M/SK_RITIMEO_TMR">SK_RITIMEO_TMR</dfn>	0x019C</u></td></tr>
<tr><th id="561">561</th><td><u>#define <dfn class="macro" id="_M/SK_RAMCTL" data-ref="_M/SK_RAMCTL">SK_RAMCTL</dfn>	0x01A0</u></td></tr>
<tr><th id="562">562</th><td><u>#define <dfn class="macro" id="_M/SK_RITIMER_TST" data-ref="_M/SK_RITIMER_TST">SK_RITIMER_TST</dfn>	0x01A2</u></td></tr>
<tr><th id="563">563</th><td></td></tr>
<tr><th id="564">564</th><td><u>#define <dfn class="macro" id="_M/SK_RAMCTL_RESET" data-ref="_M/SK_RAMCTL_RESET">SK_RAMCTL_RESET</dfn>		0x0001</u></td></tr>
<tr><th id="565">565</th><td><u>#define <dfn class="macro" id="_M/SK_RAMCTL_UNRESET" data-ref="_M/SK_RAMCTL_UNRESET">SK_RAMCTL_UNRESET</dfn>	0x0002</u></td></tr>
<tr><th id="566">566</th><td><u>#define <dfn class="macro" id="_M/SK_RAMCTL_CLR_IRQ_WPAR" data-ref="_M/SK_RAMCTL_CLR_IRQ_WPAR">SK_RAMCTL_CLR_IRQ_WPAR</dfn>	0x0100</u></td></tr>
<tr><th id="567">567</th><td><u>#define <dfn class="macro" id="_M/SK_RAMCTL_CLR_IRQ_RPAR" data-ref="_M/SK_RAMCTL_CLR_IRQ_RPAR">SK_RAMCTL_CLR_IRQ_RPAR</dfn>	0x0200</u></td></tr>
<tr><th id="568">568</th><td></td></tr>
<tr><th id="569">569</th><td><i>/* Mac arbiter registers */</i></td></tr>
<tr><th id="570">570</th><td><u>#define <dfn class="macro" id="_M/SK_MINIT_RX1" data-ref="_M/SK_MINIT_RX1">SK_MINIT_RX1</dfn>	0x01B0</u></td></tr>
<tr><th id="571">571</th><td><u>#define <dfn class="macro" id="_M/SK_MINIT_RX2" data-ref="_M/SK_MINIT_RX2">SK_MINIT_RX2</dfn>	0x01B1</u></td></tr>
<tr><th id="572">572</th><td><u>#define <dfn class="macro" id="_M/SK_MINIT_TX1" data-ref="_M/SK_MINIT_TX1">SK_MINIT_TX1</dfn>	0x01B2</u></td></tr>
<tr><th id="573">573</th><td><u>#define <dfn class="macro" id="_M/SK_MINIT_TX2" data-ref="_M/SK_MINIT_TX2">SK_MINIT_TX2</dfn>	0x01B3</u></td></tr>
<tr><th id="574">574</th><td><u>#define <dfn class="macro" id="_M/SK_MTIMEO_RX1" data-ref="_M/SK_MTIMEO_RX1">SK_MTIMEO_RX1</dfn>	0x01B4</u></td></tr>
<tr><th id="575">575</th><td><u>#define <dfn class="macro" id="_M/SK_MTIMEO_RX2" data-ref="_M/SK_MTIMEO_RX2">SK_MTIMEO_RX2</dfn>	0x01B5</u></td></tr>
<tr><th id="576">576</th><td><u>#define <dfn class="macro" id="_M/SK_MTIMEO_TX1" data-ref="_M/SK_MTIMEO_TX1">SK_MTIMEO_TX1</dfn>	0x01B6</u></td></tr>
<tr><th id="577">577</th><td><u>#define <dfn class="macro" id="_M/SK_MTIEMO_TX2" data-ref="_M/SK_MTIEMO_TX2">SK_MTIEMO_TX2</dfn>	0x01B7</u></td></tr>
<tr><th id="578">578</th><td><u>#define <dfn class="macro" id="_M/SK_MACARB_CTL" data-ref="_M/SK_MACARB_CTL">SK_MACARB_CTL</dfn>	0x01B8</u></td></tr>
<tr><th id="579">579</th><td><u>#define <dfn class="macro" id="_M/SK_MTIMER_TST" data-ref="_M/SK_MTIMER_TST">SK_MTIMER_TST</dfn>	0x01BA</u></td></tr>
<tr><th id="580">580</th><td><u>#define <dfn class="macro" id="_M/SK_RCINIT_RX1" data-ref="_M/SK_RCINIT_RX1">SK_RCINIT_RX1</dfn>	0x01C0</u></td></tr>
<tr><th id="581">581</th><td><u>#define <dfn class="macro" id="_M/SK_RCINIT_RX2" data-ref="_M/SK_RCINIT_RX2">SK_RCINIT_RX2</dfn>	0x01C1</u></td></tr>
<tr><th id="582">582</th><td><u>#define <dfn class="macro" id="_M/SK_RCINIT_TX1" data-ref="_M/SK_RCINIT_TX1">SK_RCINIT_TX1</dfn>	0x01C2</u></td></tr>
<tr><th id="583">583</th><td><u>#define <dfn class="macro" id="_M/SK_RCINIT_TX2" data-ref="_M/SK_RCINIT_TX2">SK_RCINIT_TX2</dfn>	0x01C3</u></td></tr>
<tr><th id="584">584</th><td><u>#define <dfn class="macro" id="_M/SK_RCTIMEO_RX1" data-ref="_M/SK_RCTIMEO_RX1">SK_RCTIMEO_RX1</dfn>	0x01C4</u></td></tr>
<tr><th id="585">585</th><td><u>#define <dfn class="macro" id="_M/SK_RCTIMEO_RX2" data-ref="_M/SK_RCTIMEO_RX2">SK_RCTIMEO_RX2</dfn>	0x01C5</u></td></tr>
<tr><th id="586">586</th><td><u>#define <dfn class="macro" id="_M/SK_RCTIMEO_TX1" data-ref="_M/SK_RCTIMEO_TX1">SK_RCTIMEO_TX1</dfn>	0x01C6</u></td></tr>
<tr><th id="587">587</th><td><u>#define <dfn class="macro" id="_M/SK_RCTIMEO_TX2" data-ref="_M/SK_RCTIMEO_TX2">SK_RCTIMEO_TX2</dfn>	0x01C7</u></td></tr>
<tr><th id="588">588</th><td><u>#define <dfn class="macro" id="_M/SK_RECOVERY_CTL" data-ref="_M/SK_RECOVERY_CTL">SK_RECOVERY_CTL</dfn>	0x01C8</u></td></tr>
<tr><th id="589">589</th><td><u>#define <dfn class="macro" id="_M/SK_RCTIMER_TST" data-ref="_M/SK_RCTIMER_TST">SK_RCTIMER_TST</dfn>	0x01CA</u></td></tr>
<tr><th id="590">590</th><td></td></tr>
<tr><th id="591">591</th><td><i>/* Packet arbiter registers */</i></td></tr>
<tr><th id="592">592</th><td><u>#define <dfn class="macro" id="_M/SK_RXPA1_TINIT" data-ref="_M/SK_RXPA1_TINIT">SK_RXPA1_TINIT</dfn>	0x01D0</u></td></tr>
<tr><th id="593">593</th><td><u>#define <dfn class="macro" id="_M/SK_RXPA2_TINIT" data-ref="_M/SK_RXPA2_TINIT">SK_RXPA2_TINIT</dfn>	0x01D4</u></td></tr>
<tr><th id="594">594</th><td><u>#define <dfn class="macro" id="_M/SK_TXPA1_TINIT" data-ref="_M/SK_TXPA1_TINIT">SK_TXPA1_TINIT</dfn>	0x01D8</u></td></tr>
<tr><th id="595">595</th><td><u>#define <dfn class="macro" id="_M/SK_TXPA2_TINIT" data-ref="_M/SK_TXPA2_TINIT">SK_TXPA2_TINIT</dfn>	0x01DC</u></td></tr>
<tr><th id="596">596</th><td><u>#define <dfn class="macro" id="_M/SK_RXPA1_TIMEO" data-ref="_M/SK_RXPA1_TIMEO">SK_RXPA1_TIMEO</dfn>	0x01E0</u></td></tr>
<tr><th id="597">597</th><td><u>#define <dfn class="macro" id="_M/SK_RXPA2_TIMEO" data-ref="_M/SK_RXPA2_TIMEO">SK_RXPA2_TIMEO</dfn>	0x01E4</u></td></tr>
<tr><th id="598">598</th><td><u>#define <dfn class="macro" id="_M/SK_TXPA1_TIMEO" data-ref="_M/SK_TXPA1_TIMEO">SK_TXPA1_TIMEO</dfn>	0x01E8</u></td></tr>
<tr><th id="599">599</th><td><u>#define <dfn class="macro" id="_M/SK_TXPA2_TIMEO" data-ref="_M/SK_TXPA2_TIMEO">SK_TXPA2_TIMEO</dfn>	0x01EC</u></td></tr>
<tr><th id="600">600</th><td><u>#define <dfn class="macro" id="_M/SK_PKTARB_CTL" data-ref="_M/SK_PKTARB_CTL">SK_PKTARB_CTL</dfn>	0x01F0</u></td></tr>
<tr><th id="601">601</th><td><u>#define <dfn class="macro" id="_M/SK_PKTATB_TST" data-ref="_M/SK_PKTATB_TST">SK_PKTATB_TST</dfn>	0x01F2</u></td></tr>
<tr><th id="602">602</th><td></td></tr>
<tr><th id="603">603</th><td><u>#define <dfn class="macro" id="_M/SK_PKTARB_TIMEOUT" data-ref="_M/SK_PKTARB_TIMEOUT">SK_PKTARB_TIMEOUT</dfn>	0x2000</u></td></tr>
<tr><th id="604">604</th><td></td></tr>
<tr><th id="605">605</th><td><u>#define <dfn class="macro" id="_M/SK_PKTARBCTL_RESET" data-ref="_M/SK_PKTARBCTL_RESET">SK_PKTARBCTL_RESET</dfn>		0x0001</u></td></tr>
<tr><th id="606">606</th><td><u>#define <dfn class="macro" id="_M/SK_PKTARBCTL_UNRESET" data-ref="_M/SK_PKTARBCTL_UNRESET">SK_PKTARBCTL_UNRESET</dfn>		0x0002</u></td></tr>
<tr><th id="607">607</th><td><u>#define <dfn class="macro" id="_M/SK_PKTARBCTL_RXTO1_OFF" data-ref="_M/SK_PKTARBCTL_RXTO1_OFF">SK_PKTARBCTL_RXTO1_OFF</dfn>		0x0004</u></td></tr>
<tr><th id="608">608</th><td><u>#define <dfn class="macro" id="_M/SK_PKTARBCTL_RXTO1_ON" data-ref="_M/SK_PKTARBCTL_RXTO1_ON">SK_PKTARBCTL_RXTO1_ON</dfn>		0x0008</u></td></tr>
<tr><th id="609">609</th><td><u>#define <dfn class="macro" id="_M/SK_PKTARBCTL_RXTO2_OFF" data-ref="_M/SK_PKTARBCTL_RXTO2_OFF">SK_PKTARBCTL_RXTO2_OFF</dfn>		0x0010</u></td></tr>
<tr><th id="610">610</th><td><u>#define <dfn class="macro" id="_M/SK_PKTARBCTL_RXTO2_ON" data-ref="_M/SK_PKTARBCTL_RXTO2_ON">SK_PKTARBCTL_RXTO2_ON</dfn>		0x0020</u></td></tr>
<tr><th id="611">611</th><td><u>#define <dfn class="macro" id="_M/SK_PKTARBCTL_TXTO1_OFF" data-ref="_M/SK_PKTARBCTL_TXTO1_OFF">SK_PKTARBCTL_TXTO1_OFF</dfn>		0x0040</u></td></tr>
<tr><th id="612">612</th><td><u>#define <dfn class="macro" id="_M/SK_PKTARBCTL_TXTO1_ON" data-ref="_M/SK_PKTARBCTL_TXTO1_ON">SK_PKTARBCTL_TXTO1_ON</dfn>		0x0080</u></td></tr>
<tr><th id="613">613</th><td><u>#define <dfn class="macro" id="_M/SK_PKTARBCTL_TXTO2_OFF" data-ref="_M/SK_PKTARBCTL_TXTO2_OFF">SK_PKTARBCTL_TXTO2_OFF</dfn>		0x0100</u></td></tr>
<tr><th id="614">614</th><td><u>#define <dfn class="macro" id="_M/SK_PKTARBCTL_TXTO2_ON" data-ref="_M/SK_PKTARBCTL_TXTO2_ON">SK_PKTARBCTL_TXTO2_ON</dfn>		0x0200</u></td></tr>
<tr><th id="615">615</th><td><u>#define <dfn class="macro" id="_M/SK_PKTARBCTL_CLR_IRQ_RXTO1" data-ref="_M/SK_PKTARBCTL_CLR_IRQ_RXTO1">SK_PKTARBCTL_CLR_IRQ_RXTO1</dfn>	0x0400</u></td></tr>
<tr><th id="616">616</th><td><u>#define <dfn class="macro" id="_M/SK_PKTARBCTL_CLR_IRQ_RXTO2" data-ref="_M/SK_PKTARBCTL_CLR_IRQ_RXTO2">SK_PKTARBCTL_CLR_IRQ_RXTO2</dfn>	0x0800</u></td></tr>
<tr><th id="617">617</th><td><u>#define <dfn class="macro" id="_M/SK_PKTARBCTL_CLR_IRQ_TXTO1" data-ref="_M/SK_PKTARBCTL_CLR_IRQ_TXTO1">SK_PKTARBCTL_CLR_IRQ_TXTO1</dfn>	0x1000</u></td></tr>
<tr><th id="618">618</th><td><u>#define <dfn class="macro" id="_M/SK_PKTARBCTL_CLR_IRQ_TXTO2" data-ref="_M/SK_PKTARBCTL_CLR_IRQ_TXTO2">SK_PKTARBCTL_CLR_IRQ_TXTO2</dfn>	0x2000</u></td></tr>
<tr><th id="619">619</th><td></td></tr>
<tr><th id="620">620</th><td><u>#define <dfn class="macro" id="_M/SK_MINIT_XMAC_B2" data-ref="_M/SK_MINIT_XMAC_B2">SK_MINIT_XMAC_B2</dfn>	54</u></td></tr>
<tr><th id="621">621</th><td><u>#define <dfn class="macro" id="_M/SK_MINIT_XMAC_C1" data-ref="_M/SK_MINIT_XMAC_C1">SK_MINIT_XMAC_C1</dfn>	63</u></td></tr>
<tr><th id="622">622</th><td></td></tr>
<tr><th id="623">623</th><td><u>#define <dfn class="macro" id="_M/SK_MACARBCTL_RESET" data-ref="_M/SK_MACARBCTL_RESET">SK_MACARBCTL_RESET</dfn>	0x0001</u></td></tr>
<tr><th id="624">624</th><td><u>#define <dfn class="macro" id="_M/SK_MACARBCTL_UNRESET" data-ref="_M/SK_MACARBCTL_UNRESET">SK_MACARBCTL_UNRESET</dfn>	0x0002</u></td></tr>
<tr><th id="625">625</th><td><u>#define <dfn class="macro" id="_M/SK_MACARBCTL_FASTOE_OFF" data-ref="_M/SK_MACARBCTL_FASTOE_OFF">SK_MACARBCTL_FASTOE_OFF</dfn>	0x0004</u></td></tr>
<tr><th id="626">626</th><td><u>#define <dfn class="macro" id="_M/SK_MACARBCRL_FASTOE_ON" data-ref="_M/SK_MACARBCRL_FASTOE_ON">SK_MACARBCRL_FASTOE_ON</dfn>	0x0008</u></td></tr>
<tr><th id="627">627</th><td></td></tr>
<tr><th id="628">628</th><td><u>#define <dfn class="macro" id="_M/SK_RCINIT_XMAC_B2" data-ref="_M/SK_RCINIT_XMAC_B2">SK_RCINIT_XMAC_B2</dfn>	54</u></td></tr>
<tr><th id="629">629</th><td><u>#define <dfn class="macro" id="_M/SK_RCINIT_XMAC_C1" data-ref="_M/SK_RCINIT_XMAC_C1">SK_RCINIT_XMAC_C1</dfn>	0</u></td></tr>
<tr><th id="630">630</th><td></td></tr>
<tr><th id="631">631</th><td><u>#define <dfn class="macro" id="_M/SK_RECOVERYCTL_RX1_OFF" data-ref="_M/SK_RECOVERYCTL_RX1_OFF">SK_RECOVERYCTL_RX1_OFF</dfn>	0x0001</u></td></tr>
<tr><th id="632">632</th><td><u>#define <dfn class="macro" id="_M/SK_RECOVERYCTL_RX1_ON" data-ref="_M/SK_RECOVERYCTL_RX1_ON">SK_RECOVERYCTL_RX1_ON</dfn>	0x0002</u></td></tr>
<tr><th id="633">633</th><td><u>#define <dfn class="macro" id="_M/SK_RECOVERYCTL_RX2_OFF" data-ref="_M/SK_RECOVERYCTL_RX2_OFF">SK_RECOVERYCTL_RX2_OFF</dfn>	0x0004</u></td></tr>
<tr><th id="634">634</th><td><u>#define <dfn class="macro" id="_M/SK_RECOVERYCTL_RX2_ON" data-ref="_M/SK_RECOVERYCTL_RX2_ON">SK_RECOVERYCTL_RX2_ON</dfn>	0x0008</u></td></tr>
<tr><th id="635">635</th><td><u>#define <dfn class="macro" id="_M/SK_RECOVERYCTL_TX1_OFF" data-ref="_M/SK_RECOVERYCTL_TX1_OFF">SK_RECOVERYCTL_TX1_OFF</dfn>	0x0010</u></td></tr>
<tr><th id="636">636</th><td><u>#define <dfn class="macro" id="_M/SK_RECOVERYCTL_TX1_ON" data-ref="_M/SK_RECOVERYCTL_TX1_ON">SK_RECOVERYCTL_TX1_ON</dfn>	0x0020</u></td></tr>
<tr><th id="637">637</th><td><u>#define <dfn class="macro" id="_M/SK_RECOVERYCTL_TX2_OFF" data-ref="_M/SK_RECOVERYCTL_TX2_OFF">SK_RECOVERYCTL_TX2_OFF</dfn>	0x0040</u></td></tr>
<tr><th id="638">638</th><td><u>#define <dfn class="macro" id="_M/SK_RECOVERYCTL_TX2_ON" data-ref="_M/SK_RECOVERYCTL_TX2_ON">SK_RECOVERYCTL_TX2_ON</dfn>	0x0080</u></td></tr>
<tr><th id="639">639</th><td></td></tr>
<tr><th id="640">640</th><td><u>#define <dfn class="macro" id="_M/SK_RECOVERY_XMAC_B2" data-ref="_M/SK_RECOVERY_XMAC_B2">SK_RECOVERY_XMAC_B2</dfn>				\</u></td></tr>
<tr><th id="641">641</th><td><u>	(SK_RECOVERYCTL_RX1_ON|SK_RECOVERYCTL_RX2_ON|	\</u></td></tr>
<tr><th id="642">642</th><td><u>	SK_RECOVERYCTL_TX1_ON|SK_RECOVERYCTL_TX2_ON)</u></td></tr>
<tr><th id="643">643</th><td></td></tr>
<tr><th id="644">644</th><td><u>#define <dfn class="macro" id="_M/SK_RECOVERY_XMAC_C1" data-ref="_M/SK_RECOVERY_XMAC_C1">SK_RECOVERY_XMAC_C1</dfn>				\</u></td></tr>
<tr><th id="645">645</th><td><u>	(SK_RECOVERYCTL_RX1_OFF|SK_RECOVERYCTL_RX2_OFF|	\</u></td></tr>
<tr><th id="646">646</th><td><u>	SK_RECOVERYCTL_TX1_OFF|SK_RECOVERYCTL_TX2_OFF)</u></td></tr>
<tr><th id="647">647</th><td></td></tr>
<tr><th id="648">648</th><td><i>/* Block 4 -- TX Arbiter MAC 1 */</i></td></tr>
<tr><th id="649">649</th><td><u>#define <dfn class="macro" id="_M/SK_TXAR1_TIMERINIT" data-ref="_M/SK_TXAR1_TIMERINIT">SK_TXAR1_TIMERINIT</dfn>	0x0200</u></td></tr>
<tr><th id="650">650</th><td><u>#define <dfn class="macro" id="_M/SK_TXAR1_TIMERVAL" data-ref="_M/SK_TXAR1_TIMERVAL">SK_TXAR1_TIMERVAL</dfn>	0x0204</u></td></tr>
<tr><th id="651">651</th><td><u>#define <dfn class="macro" id="_M/SK_TXAR1_LIMITINIT" data-ref="_M/SK_TXAR1_LIMITINIT">SK_TXAR1_LIMITINIT</dfn>	0x0208</u></td></tr>
<tr><th id="652">652</th><td><u>#define <dfn class="macro" id="_M/SK_TXAR1_LIMITCNT" data-ref="_M/SK_TXAR1_LIMITCNT">SK_TXAR1_LIMITCNT</dfn>	0x020C</u></td></tr>
<tr><th id="653">653</th><td><u>#define <dfn class="macro" id="_M/SK_TXAR1_COUNTERCTL" data-ref="_M/SK_TXAR1_COUNTERCTL">SK_TXAR1_COUNTERCTL</dfn>	0x0210</u></td></tr>
<tr><th id="654">654</th><td><u>#define <dfn class="macro" id="_M/SK_TXAR1_COUNTERTST" data-ref="_M/SK_TXAR1_COUNTERTST">SK_TXAR1_COUNTERTST</dfn>	0x0212</u></td></tr>
<tr><th id="655">655</th><td><u>#define <dfn class="macro" id="_M/SK_TXAR1_COUNTERSTS" data-ref="_M/SK_TXAR1_COUNTERSTS">SK_TXAR1_COUNTERSTS</dfn>	0x0212</u></td></tr>
<tr><th id="656">656</th><td></td></tr>
<tr><th id="657">657</th><td><i>/* Block 5 -- TX Arbiter MAC 2 */</i></td></tr>
<tr><th id="658">658</th><td><u>#define <dfn class="macro" id="_M/SK_TXAR2_TIMERINIT" data-ref="_M/SK_TXAR2_TIMERINIT">SK_TXAR2_TIMERINIT</dfn>	0x0280</u></td></tr>
<tr><th id="659">659</th><td><u>#define <dfn class="macro" id="_M/SK_TXAR2_TIMERVAL" data-ref="_M/SK_TXAR2_TIMERVAL">SK_TXAR2_TIMERVAL</dfn>	0x0284</u></td></tr>
<tr><th id="660">660</th><td><u>#define <dfn class="macro" id="_M/SK_TXAR2_LIMITINIT" data-ref="_M/SK_TXAR2_LIMITINIT">SK_TXAR2_LIMITINIT</dfn>	0x0288</u></td></tr>
<tr><th id="661">661</th><td><u>#define <dfn class="macro" id="_M/SK_TXAR2_LIMITCNT" data-ref="_M/SK_TXAR2_LIMITCNT">SK_TXAR2_LIMITCNT</dfn>	0x028C</u></td></tr>
<tr><th id="662">662</th><td><u>#define <dfn class="macro" id="_M/SK_TXAR2_COUNTERCTL" data-ref="_M/SK_TXAR2_COUNTERCTL">SK_TXAR2_COUNTERCTL</dfn>	0x0290</u></td></tr>
<tr><th id="663">663</th><td><u>#define <dfn class="macro" id="_M/SK_TXAR2_COUNTERTST" data-ref="_M/SK_TXAR2_COUNTERTST">SK_TXAR2_COUNTERTST</dfn>	0x0291</u></td></tr>
<tr><th id="664">664</th><td><u>#define <dfn class="macro" id="_M/SK_TXAR2_COUNTERSTS" data-ref="_M/SK_TXAR2_COUNTERSTS">SK_TXAR2_COUNTERSTS</dfn>	0x0292</u></td></tr>
<tr><th id="665">665</th><td></td></tr>
<tr><th id="666">666</th><td><u>#define <dfn class="macro" id="_M/SK_TXARCTL_OFF" data-ref="_M/SK_TXARCTL_OFF">SK_TXARCTL_OFF</dfn>		0x01</u></td></tr>
<tr><th id="667">667</th><td><u>#define <dfn class="macro" id="_M/SK_TXARCTL_ON" data-ref="_M/SK_TXARCTL_ON">SK_TXARCTL_ON</dfn>		0x02</u></td></tr>
<tr><th id="668">668</th><td><u>#define <dfn class="macro" id="_M/SK_TXARCTL_RATECTL_OFF" data-ref="_M/SK_TXARCTL_RATECTL_OFF">SK_TXARCTL_RATECTL_OFF</dfn>	0x04</u></td></tr>
<tr><th id="669">669</th><td><u>#define <dfn class="macro" id="_M/SK_TXARCTL_RATECTL_ON" data-ref="_M/SK_TXARCTL_RATECTL_ON">SK_TXARCTL_RATECTL_ON</dfn>	0x08</u></td></tr>
<tr><th id="670">670</th><td><u>#define <dfn class="macro" id="_M/SK_TXARCTL_ALLOC_OFF" data-ref="_M/SK_TXARCTL_ALLOC_OFF">SK_TXARCTL_ALLOC_OFF</dfn>	0x10</u></td></tr>
<tr><th id="671">671</th><td><u>#define <dfn class="macro" id="_M/SK_TXARCTL_ALLOC_ON" data-ref="_M/SK_TXARCTL_ALLOC_ON">SK_TXARCTL_ALLOC_ON</dfn>	0x20</u></td></tr>
<tr><th id="672">672</th><td><u>#define <dfn class="macro" id="_M/SK_TXARCTL_FSYNC_OFF" data-ref="_M/SK_TXARCTL_FSYNC_OFF">SK_TXARCTL_FSYNC_OFF</dfn>	0x40</u></td></tr>
<tr><th id="673">673</th><td><u>#define <dfn class="macro" id="_M/SK_TXARCTL_FSYNC_ON" data-ref="_M/SK_TXARCTL_FSYNC_ON">SK_TXARCTL_FSYNC_ON</dfn>	0x80</u></td></tr>
<tr><th id="674">674</th><td></td></tr>
<tr><th id="675">675</th><td><i>/* Block 6 -- External registers */</i></td></tr>
<tr><th id="676">676</th><td><u>#define <dfn class="macro" id="_M/SK_EXTREG_BASE" data-ref="_M/SK_EXTREG_BASE">SK_EXTREG_BASE</dfn>	0x300</u></td></tr>
<tr><th id="677">677</th><td><u>#define <dfn class="macro" id="_M/SK_EXTREG_END" data-ref="_M/SK_EXTREG_END">SK_EXTREG_END</dfn>	0x37C</u></td></tr>
<tr><th id="678">678</th><td></td></tr>
<tr><th id="679">679</th><td><i>/* Block 7 -- PCI config registers */</i></td></tr>
<tr><th id="680">680</th><td><u>#define <dfn class="macro" id="_M/SK_PCI_BASE" data-ref="_M/SK_PCI_BASE">SK_PCI_BASE</dfn>	0x0380</u></td></tr>
<tr><th id="681">681</th><td><u>#define <dfn class="macro" id="_M/SK_PCI_END" data-ref="_M/SK_PCI_END">SK_PCI_END</dfn>	0x03FC</u></td></tr>
<tr><th id="682">682</th><td></td></tr>
<tr><th id="683">683</th><td><i>/* Compute offset of mirrored PCI register */</i></td></tr>
<tr><th id="684">684</th><td><u>#define <dfn class="macro" id="_M/SK_PCI_REG" data-ref="_M/SK_PCI_REG">SK_PCI_REG</dfn>(reg)		((reg) + SK_PCI_BASE)</u></td></tr>
<tr><th id="685">685</th><td></td></tr>
<tr><th id="686">686</th><td><i>/* Block 8 -- RX queue 1 */</i></td></tr>
<tr><th id="687">687</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ1_BUFCNT" data-ref="_M/SK_RXQ1_BUFCNT">SK_RXQ1_BUFCNT</dfn>		0x0400</u></td></tr>
<tr><th id="688">688</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ1_BUFCTL" data-ref="_M/SK_RXQ1_BUFCTL">SK_RXQ1_BUFCTL</dfn>		0x0402</u></td></tr>
<tr><th id="689">689</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ1_NEXTDESC" data-ref="_M/SK_RXQ1_NEXTDESC">SK_RXQ1_NEXTDESC</dfn>	0x0404</u></td></tr>
<tr><th id="690">690</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ1_RXBUF_LO" data-ref="_M/SK_RXQ1_RXBUF_LO">SK_RXQ1_RXBUF_LO</dfn>	0x0408</u></td></tr>
<tr><th id="691">691</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ1_RXBUF_HI" data-ref="_M/SK_RXQ1_RXBUF_HI">SK_RXQ1_RXBUF_HI</dfn>	0x040C</u></td></tr>
<tr><th id="692">692</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ1_RXSTAT" data-ref="_M/SK_RXQ1_RXSTAT">SK_RXQ1_RXSTAT</dfn>		0x0410</u></td></tr>
<tr><th id="693">693</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ1_TIMESTAMP" data-ref="_M/SK_RXQ1_TIMESTAMP">SK_RXQ1_TIMESTAMP</dfn>	0x0414</u></td></tr>
<tr><th id="694">694</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ1_CSUM1" data-ref="_M/SK_RXQ1_CSUM1">SK_RXQ1_CSUM1</dfn>		0x0418</u></td></tr>
<tr><th id="695">695</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ1_CSUM2" data-ref="_M/SK_RXQ1_CSUM2">SK_RXQ1_CSUM2</dfn>		0x041A</u></td></tr>
<tr><th id="696">696</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ1_CSUM1_START" data-ref="_M/SK_RXQ1_CSUM1_START">SK_RXQ1_CSUM1_START</dfn>	0x041C</u></td></tr>
<tr><th id="697">697</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ1_CSUM2_START" data-ref="_M/SK_RXQ1_CSUM2_START">SK_RXQ1_CSUM2_START</dfn>	0x041E</u></td></tr>
<tr><th id="698">698</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ1_CURADDR_LO" data-ref="_M/SK_RXQ1_CURADDR_LO">SK_RXQ1_CURADDR_LO</dfn>	0x0420</u></td></tr>
<tr><th id="699">699</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ1_CURADDR_HI" data-ref="_M/SK_RXQ1_CURADDR_HI">SK_RXQ1_CURADDR_HI</dfn>	0x0424</u></td></tr>
<tr><th id="700">700</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ1_CURCNT_LO" data-ref="_M/SK_RXQ1_CURCNT_LO">SK_RXQ1_CURCNT_LO</dfn>	0x0428</u></td></tr>
<tr><th id="701">701</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ1_CURCNT_HI" data-ref="_M/SK_RXQ1_CURCNT_HI">SK_RXQ1_CURCNT_HI</dfn>	0x042C</u></td></tr>
<tr><th id="702">702</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ1_CURBYTES" data-ref="_M/SK_RXQ1_CURBYTES">SK_RXQ1_CURBYTES</dfn>	0x0430</u></td></tr>
<tr><th id="703">703</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ1_BMU_CSR" data-ref="_M/SK_RXQ1_BMU_CSR">SK_RXQ1_BMU_CSR</dfn>		0x0434</u></td></tr>
<tr><th id="704">704</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ1_WATERMARK" data-ref="_M/SK_RXQ1_WATERMARK">SK_RXQ1_WATERMARK</dfn>	0x0438</u></td></tr>
<tr><th id="705">705</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ1_FLAG" data-ref="_M/SK_RXQ1_FLAG">SK_RXQ1_FLAG</dfn>		0x043A</u></td></tr>
<tr><th id="706">706</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ1_TEST1" data-ref="_M/SK_RXQ1_TEST1">SK_RXQ1_TEST1</dfn>		0x043C</u></td></tr>
<tr><th id="707">707</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ1_TEST2" data-ref="_M/SK_RXQ1_TEST2">SK_RXQ1_TEST2</dfn>		0x0440</u></td></tr>
<tr><th id="708">708</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ1_TEST3" data-ref="_M/SK_RXQ1_TEST3">SK_RXQ1_TEST3</dfn>		0x0444</u></td></tr>
<tr><th id="709">709</th><td><i>/* yukon-2 only */</i></td></tr>
<tr><th id="710">710</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ1_Y2_WM" data-ref="_M/SK_RXQ1_Y2_WM">SK_RXQ1_Y2_WM</dfn>           0x0440</u></td></tr>
<tr><th id="711">711</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ1_Y2_AL" data-ref="_M/SK_RXQ1_Y2_AL">SK_RXQ1_Y2_AL</dfn>           0x0442</u></td></tr>
<tr><th id="712">712</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ1_Y2_RSP" data-ref="_M/SK_RXQ1_Y2_RSP">SK_RXQ1_Y2_RSP</dfn>          0x0444</u></td></tr>
<tr><th id="713">713</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ1_Y2_RSL" data-ref="_M/SK_RXQ1_Y2_RSL">SK_RXQ1_Y2_RSL</dfn>          0x0446</u></td></tr>
<tr><th id="714">714</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ1_Y2_RP" data-ref="_M/SK_RXQ1_Y2_RP">SK_RXQ1_Y2_RP</dfn>           0x0448</u></td></tr>
<tr><th id="715">715</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ1_Y2_RL" data-ref="_M/SK_RXQ1_Y2_RL">SK_RXQ1_Y2_RL</dfn>           0x044A</u></td></tr>
<tr><th id="716">716</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ1_Y2_WP" data-ref="_M/SK_RXQ1_Y2_WP">SK_RXQ1_Y2_WP</dfn>           0x044C</u></td></tr>
<tr><th id="717">717</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ1_Y2_WSP" data-ref="_M/SK_RXQ1_Y2_WSP">SK_RXQ1_Y2_WSP</dfn>          0x044D</u></td></tr>
<tr><th id="718">718</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ1_Y2_WL" data-ref="_M/SK_RXQ1_Y2_WL">SK_RXQ1_Y2_WL</dfn>           0x044E</u></td></tr>
<tr><th id="719">719</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ1_Y2_WSL" data-ref="_M/SK_RXQ1_Y2_WSL">SK_RXQ1_Y2_WSL</dfn>          0x044F</u></td></tr>
<tr><th id="720">720</th><td><i>/* yukon-2 only (prefetch unit) */</i></td></tr>
<tr><th id="721">721</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ1_Y2_PREF_CSR" data-ref="_M/SK_RXQ1_Y2_PREF_CSR">SK_RXQ1_Y2_PREF_CSR</dfn>     0x0450</u></td></tr>
<tr><th id="722">722</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ1_Y2_PREF_LIDX" data-ref="_M/SK_RXQ1_Y2_PREF_LIDX">SK_RXQ1_Y2_PREF_LIDX</dfn>    0x0454</u></td></tr>
<tr><th id="723">723</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ1_Y2_PREF_ADDRLO" data-ref="_M/SK_RXQ1_Y2_PREF_ADDRLO">SK_RXQ1_Y2_PREF_ADDRLO</dfn>  0x0458</u></td></tr>
<tr><th id="724">724</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ1_Y2_PREF_ADDRHI" data-ref="_M/SK_RXQ1_Y2_PREF_ADDRHI">SK_RXQ1_Y2_PREF_ADDRHI</dfn>  0x045C</u></td></tr>
<tr><th id="725">725</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ1_Y2_PREF_GETIDX" data-ref="_M/SK_RXQ1_Y2_PREF_GETIDX">SK_RXQ1_Y2_PREF_GETIDX</dfn>  0x0460</u></td></tr>
<tr><th id="726">726</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ1_Y2_PREF_PUTIDX" data-ref="_M/SK_RXQ1_Y2_PREF_PUTIDX">SK_RXQ1_Y2_PREF_PUTIDX</dfn>  0x0464</u></td></tr>
<tr><th id="727">727</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ1_Y2_PREF_FIFOWP" data-ref="_M/SK_RXQ1_Y2_PREF_FIFOWP">SK_RXQ1_Y2_PREF_FIFOWP</dfn>  0x0470</u></td></tr>
<tr><th id="728">728</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ1_Y2_PREF_FIFORP" data-ref="_M/SK_RXQ1_Y2_PREF_FIFORP">SK_RXQ1_Y2_PREF_FIFORP</dfn>  0x0474</u></td></tr>
<tr><th id="729">729</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ1_Y2_PREF_FIFOWM" data-ref="_M/SK_RXQ1_Y2_PREF_FIFOWM">SK_RXQ1_Y2_PREF_FIFOWM</dfn>  0x0478</u></td></tr>
<tr><th id="730">730</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ1_Y2_PREF_FIFOLV" data-ref="_M/SK_RXQ1_Y2_PREF_FIFOLV">SK_RXQ1_Y2_PREF_FIFOLV</dfn>  0x047C</u></td></tr>
<tr><th id="731">731</th><td></td></tr>
<tr><th id="732">732</th><td><i>/* Block 9 -- RX queue 2 */</i></td></tr>
<tr><th id="733">733</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ2_BUFCNT" data-ref="_M/SK_RXQ2_BUFCNT">SK_RXQ2_BUFCNT</dfn>		0x0480</u></td></tr>
<tr><th id="734">734</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ2_BUFCTL" data-ref="_M/SK_RXQ2_BUFCTL">SK_RXQ2_BUFCTL</dfn>		0x0482</u></td></tr>
<tr><th id="735">735</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ2_NEXTDESC" data-ref="_M/SK_RXQ2_NEXTDESC">SK_RXQ2_NEXTDESC</dfn>	0x0484</u></td></tr>
<tr><th id="736">736</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ2_RXBUF_LO" data-ref="_M/SK_RXQ2_RXBUF_LO">SK_RXQ2_RXBUF_LO</dfn>	0x0488</u></td></tr>
<tr><th id="737">737</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ2_RXBUF_HI" data-ref="_M/SK_RXQ2_RXBUF_HI">SK_RXQ2_RXBUF_HI</dfn>	0x048C</u></td></tr>
<tr><th id="738">738</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ2_RXSTAT" data-ref="_M/SK_RXQ2_RXSTAT">SK_RXQ2_RXSTAT</dfn>		0x0490</u></td></tr>
<tr><th id="739">739</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ2_TIMESTAMP" data-ref="_M/SK_RXQ2_TIMESTAMP">SK_RXQ2_TIMESTAMP</dfn>	0x0494</u></td></tr>
<tr><th id="740">740</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ2_CSUM1" data-ref="_M/SK_RXQ2_CSUM1">SK_RXQ2_CSUM1</dfn>		0x0498</u></td></tr>
<tr><th id="741">741</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ2_CSUM2" data-ref="_M/SK_RXQ2_CSUM2">SK_RXQ2_CSUM2</dfn>		0x049A</u></td></tr>
<tr><th id="742">742</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ2_CSUM1_START" data-ref="_M/SK_RXQ2_CSUM1_START">SK_RXQ2_CSUM1_START</dfn>	0x049C</u></td></tr>
<tr><th id="743">743</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ2_CSUM2_START" data-ref="_M/SK_RXQ2_CSUM2_START">SK_RXQ2_CSUM2_START</dfn>	0x049E</u></td></tr>
<tr><th id="744">744</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ2_CURADDR_LO" data-ref="_M/SK_RXQ2_CURADDR_LO">SK_RXQ2_CURADDR_LO</dfn>	0x04A0</u></td></tr>
<tr><th id="745">745</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ2_CURADDR_HI" data-ref="_M/SK_RXQ2_CURADDR_HI">SK_RXQ2_CURADDR_HI</dfn>	0x04A4</u></td></tr>
<tr><th id="746">746</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ2_CURCNT_LO" data-ref="_M/SK_RXQ2_CURCNT_LO">SK_RXQ2_CURCNT_LO</dfn>	0x04A8</u></td></tr>
<tr><th id="747">747</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ2_CURCNT_HI" data-ref="_M/SK_RXQ2_CURCNT_HI">SK_RXQ2_CURCNT_HI</dfn>	0x04AC</u></td></tr>
<tr><th id="748">748</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ2_CURBYTES" data-ref="_M/SK_RXQ2_CURBYTES">SK_RXQ2_CURBYTES</dfn>	0x04B0</u></td></tr>
<tr><th id="749">749</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ2_BMU_CSR" data-ref="_M/SK_RXQ2_BMU_CSR">SK_RXQ2_BMU_CSR</dfn>		0x04B4</u></td></tr>
<tr><th id="750">750</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ2_WATERMARK" data-ref="_M/SK_RXQ2_WATERMARK">SK_RXQ2_WATERMARK</dfn>	0x04B8</u></td></tr>
<tr><th id="751">751</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ2_FLAG" data-ref="_M/SK_RXQ2_FLAG">SK_RXQ2_FLAG</dfn>		0x04BA</u></td></tr>
<tr><th id="752">752</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ2_TEST1" data-ref="_M/SK_RXQ2_TEST1">SK_RXQ2_TEST1</dfn>		0x04BC</u></td></tr>
<tr><th id="753">753</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ2_TEST2" data-ref="_M/SK_RXQ2_TEST2">SK_RXQ2_TEST2</dfn>		0x04C0</u></td></tr>
<tr><th id="754">754</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ2_TEST3" data-ref="_M/SK_RXQ2_TEST3">SK_RXQ2_TEST3</dfn>		0x04C4</u></td></tr>
<tr><th id="755">755</th><td><i>/* yukon-2 only */</i></td></tr>
<tr><th id="756">756</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ2_Y2_WM" data-ref="_M/SK_RXQ2_Y2_WM">SK_RXQ2_Y2_WM</dfn>           0x04C0</u></td></tr>
<tr><th id="757">757</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ2_Y2_AL" data-ref="_M/SK_RXQ2_Y2_AL">SK_RXQ2_Y2_AL</dfn>           0x04C2</u></td></tr>
<tr><th id="758">758</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ2_Y2_RSP" data-ref="_M/SK_RXQ2_Y2_RSP">SK_RXQ2_Y2_RSP</dfn>          0x04C4</u></td></tr>
<tr><th id="759">759</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ2_Y2_RSL" data-ref="_M/SK_RXQ2_Y2_RSL">SK_RXQ2_Y2_RSL</dfn>          0x04C6</u></td></tr>
<tr><th id="760">760</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ2_Y2_RP" data-ref="_M/SK_RXQ2_Y2_RP">SK_RXQ2_Y2_RP</dfn>           0x04C8</u></td></tr>
<tr><th id="761">761</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ2_Y2_RL" data-ref="_M/SK_RXQ2_Y2_RL">SK_RXQ2_Y2_RL</dfn>           0x04CA</u></td></tr>
<tr><th id="762">762</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ2_Y2_WP" data-ref="_M/SK_RXQ2_Y2_WP">SK_RXQ2_Y2_WP</dfn>           0x04CC</u></td></tr>
<tr><th id="763">763</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ2_Y2_WSP" data-ref="_M/SK_RXQ2_Y2_WSP">SK_RXQ2_Y2_WSP</dfn>          0x04CD</u></td></tr>
<tr><th id="764">764</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ2_Y2_WL" data-ref="_M/SK_RXQ2_Y2_WL">SK_RXQ2_Y2_WL</dfn>           0x04CE</u></td></tr>
<tr><th id="765">765</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ2_Y2_WSL" data-ref="_M/SK_RXQ2_Y2_WSL">SK_RXQ2_Y2_WSL</dfn>          0x04CF</u></td></tr>
<tr><th id="766">766</th><td><i>/* yukon-2 only (prefetch unit) */</i></td></tr>
<tr><th id="767">767</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ2_Y2_PREF_CSR" data-ref="_M/SK_RXQ2_Y2_PREF_CSR">SK_RXQ2_Y2_PREF_CSR</dfn>     0x04D0</u></td></tr>
<tr><th id="768">768</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ2_Y2_PREF_LIDX" data-ref="_M/SK_RXQ2_Y2_PREF_LIDX">SK_RXQ2_Y2_PREF_LIDX</dfn>    0x04D4</u></td></tr>
<tr><th id="769">769</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ2_Y2_PREF_ADDRLO" data-ref="_M/SK_RXQ2_Y2_PREF_ADDRLO">SK_RXQ2_Y2_PREF_ADDRLO</dfn>  0x04D8</u></td></tr>
<tr><th id="770">770</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ2_Y2_PREF_ADDRHI" data-ref="_M/SK_RXQ2_Y2_PREF_ADDRHI">SK_RXQ2_Y2_PREF_ADDRHI</dfn>  0x04DC</u></td></tr>
<tr><th id="771">771</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ2_Y2_PREF_GETIDX" data-ref="_M/SK_RXQ2_Y2_PREF_GETIDX">SK_RXQ2_Y2_PREF_GETIDX</dfn>  0x04E0</u></td></tr>
<tr><th id="772">772</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ2_Y2_PREF_PUTIDX" data-ref="_M/SK_RXQ2_Y2_PREF_PUTIDX">SK_RXQ2_Y2_PREF_PUTIDX</dfn>  0x04E4</u></td></tr>
<tr><th id="773">773</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ2_Y2_PREF_FIFOWP" data-ref="_M/SK_RXQ2_Y2_PREF_FIFOWP">SK_RXQ2_Y2_PREF_FIFOWP</dfn>  0x04F0</u></td></tr>
<tr><th id="774">774</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ2_Y2_PREF_FIFORP" data-ref="_M/SK_RXQ2_Y2_PREF_FIFORP">SK_RXQ2_Y2_PREF_FIFORP</dfn>  0x04F4</u></td></tr>
<tr><th id="775">775</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ2_Y2_PREF_FIFOWM" data-ref="_M/SK_RXQ2_Y2_PREF_FIFOWM">SK_RXQ2_Y2_PREF_FIFOWM</dfn>  0x04F8</u></td></tr>
<tr><th id="776">776</th><td><u>#define <dfn class="macro" id="_M/SK_RXQ2_Y2_PREF_FIFOLV" data-ref="_M/SK_RXQ2_Y2_PREF_FIFOLV">SK_RXQ2_Y2_PREF_FIFOLV</dfn>  0x04FC</u></td></tr>
<tr><th id="777">777</th><td></td></tr>
<tr><th id="778">778</th><td><u>#define <dfn class="macro" id="_M/SK_RXBMU_CLR_IRQ_ERR" data-ref="_M/SK_RXBMU_CLR_IRQ_ERR">SK_RXBMU_CLR_IRQ_ERR</dfn>		0x00000001</u></td></tr>
<tr><th id="779">779</th><td><u>#define <dfn class="macro" id="_M/SK_RXBMU_CLR_IRQ_EOF" data-ref="_M/SK_RXBMU_CLR_IRQ_EOF">SK_RXBMU_CLR_IRQ_EOF</dfn>		0x00000002</u></td></tr>
<tr><th id="780">780</th><td><u>#define <dfn class="macro" id="_M/SK_RXBMU_CLR_IRQ_EOB" data-ref="_M/SK_RXBMU_CLR_IRQ_EOB">SK_RXBMU_CLR_IRQ_EOB</dfn>		0x00000004</u></td></tr>
<tr><th id="781">781</th><td><u>#define <dfn class="macro" id="_M/SK_RXBMU_CLR_IRQ_PAR" data-ref="_M/SK_RXBMU_CLR_IRQ_PAR">SK_RXBMU_CLR_IRQ_PAR</dfn>		0x00000008</u></td></tr>
<tr><th id="782">782</th><td><u>#define <dfn class="macro" id="_M/SK_RXBMU_RX_START" data-ref="_M/SK_RXBMU_RX_START">SK_RXBMU_RX_START</dfn>		0x00000010</u></td></tr>
<tr><th id="783">783</th><td><u>#define <dfn class="macro" id="_M/SK_RXBMU_RX_STOP" data-ref="_M/SK_RXBMU_RX_STOP">SK_RXBMU_RX_STOP</dfn>		0x00000020</u></td></tr>
<tr><th id="784">784</th><td><u>#define <dfn class="macro" id="_M/SK_RXBMU_POLL_OFF" data-ref="_M/SK_RXBMU_POLL_OFF">SK_RXBMU_POLL_OFF</dfn>		0x00000040</u></td></tr>
<tr><th id="785">785</th><td><u>#define <dfn class="macro" id="_M/SK_RXBMU_POLL_ON" data-ref="_M/SK_RXBMU_POLL_ON">SK_RXBMU_POLL_ON</dfn>		0x00000080</u></td></tr>
<tr><th id="786">786</th><td><u>#define <dfn class="macro" id="_M/SK_RXBMU_TRANSFER_SM_RESET" data-ref="_M/SK_RXBMU_TRANSFER_SM_RESET">SK_RXBMU_TRANSFER_SM_RESET</dfn>	0x00000100</u></td></tr>
<tr><th id="787">787</th><td><u>#define <dfn class="macro" id="_M/SK_RXBMU_TRANSFER_SM_UNRESET" data-ref="_M/SK_RXBMU_TRANSFER_SM_UNRESET">SK_RXBMU_TRANSFER_SM_UNRESET</dfn>	0x00000200</u></td></tr>
<tr><th id="788">788</th><td><u>#define <dfn class="macro" id="_M/SK_RXBMU_DESCWR_SM_RESET" data-ref="_M/SK_RXBMU_DESCWR_SM_RESET">SK_RXBMU_DESCWR_SM_RESET</dfn>	0x00000400</u></td></tr>
<tr><th id="789">789</th><td><u>#define <dfn class="macro" id="_M/SK_RXBMU_DESCWR_SM_UNRESET" data-ref="_M/SK_RXBMU_DESCWR_SM_UNRESET">SK_RXBMU_DESCWR_SM_UNRESET</dfn>	0x00000800</u></td></tr>
<tr><th id="790">790</th><td><u>#define <dfn class="macro" id="_M/SK_RXBMU_DESCRD_SM_RESET" data-ref="_M/SK_RXBMU_DESCRD_SM_RESET">SK_RXBMU_DESCRD_SM_RESET</dfn>	0x00001000</u></td></tr>
<tr><th id="791">791</th><td><u>#define <dfn class="macro" id="_M/SK_RXBMU_DESCRD_SM_UNRESET" data-ref="_M/SK_RXBMU_DESCRD_SM_UNRESET">SK_RXBMU_DESCRD_SM_UNRESET</dfn>	0x00002000</u></td></tr>
<tr><th id="792">792</th><td><u>#define <dfn class="macro" id="_M/SK_RXBMU_SUPERVISOR_SM_RESET" data-ref="_M/SK_RXBMU_SUPERVISOR_SM_RESET">SK_RXBMU_SUPERVISOR_SM_RESET</dfn>	0x00004000</u></td></tr>
<tr><th id="793">793</th><td><u>#define <dfn class="macro" id="_M/SK_RXBMU_SUPERVISOR_SM_UNRESET" data-ref="_M/SK_RXBMU_SUPERVISOR_SM_UNRESET">SK_RXBMU_SUPERVISOR_SM_UNRESET</dfn>	0x00008000</u></td></tr>
<tr><th id="794">794</th><td><u>#define <dfn class="macro" id="_M/SK_RXBMU_PFI_SM_RESET" data-ref="_M/SK_RXBMU_PFI_SM_RESET">SK_RXBMU_PFI_SM_RESET</dfn>		0x00010000</u></td></tr>
<tr><th id="795">795</th><td><u>#define <dfn class="macro" id="_M/SK_RXBMU_PFI_SM_UNRESET" data-ref="_M/SK_RXBMU_PFI_SM_UNRESET">SK_RXBMU_PFI_SM_UNRESET</dfn>		0x00020000</u></td></tr>
<tr><th id="796">796</th><td><u>#define <dfn class="macro" id="_M/SK_RXBMU_FIFO_RESET" data-ref="_M/SK_RXBMU_FIFO_RESET">SK_RXBMU_FIFO_RESET</dfn>		0x00040000</u></td></tr>
<tr><th id="797">797</th><td><u>#define <dfn class="macro" id="_M/SK_RXBMU_FIFO_UNRESET" data-ref="_M/SK_RXBMU_FIFO_UNRESET">SK_RXBMU_FIFO_UNRESET</dfn>		0x00080000</u></td></tr>
<tr><th id="798">798</th><td><u>#define <dfn class="macro" id="_M/SK_RXBMU_DESC_RESET" data-ref="_M/SK_RXBMU_DESC_RESET">SK_RXBMU_DESC_RESET</dfn>		0x00100000</u></td></tr>
<tr><th id="799">799</th><td><u>#define <dfn class="macro" id="_M/SK_RXBMU_DESC_UNRESET" data-ref="_M/SK_RXBMU_DESC_UNRESET">SK_RXBMU_DESC_UNRESET</dfn>		0x00200000</u></td></tr>
<tr><th id="800">800</th><td><u>#define <dfn class="macro" id="_M/SK_RXBMU_SUPERVISOR_IDLE" data-ref="_M/SK_RXBMU_SUPERVISOR_IDLE">SK_RXBMU_SUPERVISOR_IDLE</dfn>	0x01000000</u></td></tr>
<tr><th id="801">801</th><td></td></tr>
<tr><th id="802">802</th><td><u>#define <dfn class="macro" id="_M/SK_RXBMU_ONLINE" data-ref="_M/SK_RXBMU_ONLINE">SK_RXBMU_ONLINE</dfn>		\</u></td></tr>
<tr><th id="803">803</th><td><u>	(SK_RXBMU_TRANSFER_SM_UNRESET|SK_RXBMU_DESCWR_SM_UNRESET|	\</u></td></tr>
<tr><th id="804">804</th><td><u>	SK_RXBMU_DESCRD_SM_UNRESET|SK_RXBMU_SUPERVISOR_SM_UNRESET|	\</u></td></tr>
<tr><th id="805">805</th><td><u>	SK_RXBMU_PFI_SM_UNRESET|SK_RXBMU_FIFO_UNRESET|			\</u></td></tr>
<tr><th id="806">806</th><td><u>	SK_RXBMU_DESC_UNRESET)</u></td></tr>
<tr><th id="807">807</th><td></td></tr>
<tr><th id="808">808</th><td><u>#define <dfn class="macro" id="_M/SK_RXBMU_OFFLINE" data-ref="_M/SK_RXBMU_OFFLINE">SK_RXBMU_OFFLINE</dfn>		\</u></td></tr>
<tr><th id="809">809</th><td><u>	(SK_RXBMU_TRANSFER_SM_RESET|SK_RXBMU_DESCWR_SM_RESET|	\</u></td></tr>
<tr><th id="810">810</th><td><u>	SK_RXBMU_DESCRD_SM_RESET|SK_RXBMU_SUPERVISOR_SM_RESET|	\</u></td></tr>
<tr><th id="811">811</th><td><u>	SK_RXBMU_PFI_SM_RESET|SK_RXBMU_FIFO_RESET|		\</u></td></tr>
<tr><th id="812">812</th><td><u>	SK_RXBMU_DESC_RESET)</u></td></tr>
<tr><th id="813">813</th><td></td></tr>
<tr><th id="814">814</th><td><i>/* Block 12 -- TX sync queue 1 */</i></td></tr>
<tr><th id="815">815</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS1_BUFCNT" data-ref="_M/SK_TXQS1_BUFCNT">SK_TXQS1_BUFCNT</dfn>		0x0600</u></td></tr>
<tr><th id="816">816</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS1_BUFCTL" data-ref="_M/SK_TXQS1_BUFCTL">SK_TXQS1_BUFCTL</dfn>		0x0602</u></td></tr>
<tr><th id="817">817</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS1_NEXTDESC" data-ref="_M/SK_TXQS1_NEXTDESC">SK_TXQS1_NEXTDESC</dfn>	0x0604</u></td></tr>
<tr><th id="818">818</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS1_RXBUF_LO" data-ref="_M/SK_TXQS1_RXBUF_LO">SK_TXQS1_RXBUF_LO</dfn>	0x0608</u></td></tr>
<tr><th id="819">819</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS1_RXBUF_HI" data-ref="_M/SK_TXQS1_RXBUF_HI">SK_TXQS1_RXBUF_HI</dfn>	0x060C</u></td></tr>
<tr><th id="820">820</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS1_RXSTAT" data-ref="_M/SK_TXQS1_RXSTAT">SK_TXQS1_RXSTAT</dfn>		0x0610</u></td></tr>
<tr><th id="821">821</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS1_CSUM_STARTVAL" data-ref="_M/SK_TXQS1_CSUM_STARTVAL">SK_TXQS1_CSUM_STARTVAL</dfn>	0x0614</u></td></tr>
<tr><th id="822">822</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS1_CSUM_STARTPOS" data-ref="_M/SK_TXQS1_CSUM_STARTPOS">SK_TXQS1_CSUM_STARTPOS</dfn>	0x0618</u></td></tr>
<tr><th id="823">823</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS1_CSUM_WRITEPOS" data-ref="_M/SK_TXQS1_CSUM_WRITEPOS">SK_TXQS1_CSUM_WRITEPOS</dfn>	0x061A</u></td></tr>
<tr><th id="824">824</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS1_CURADDR_LO" data-ref="_M/SK_TXQS1_CURADDR_LO">SK_TXQS1_CURADDR_LO</dfn>	0x0620</u></td></tr>
<tr><th id="825">825</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS1_CURADDR_HI" data-ref="_M/SK_TXQS1_CURADDR_HI">SK_TXQS1_CURADDR_HI</dfn>	0x0624</u></td></tr>
<tr><th id="826">826</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS1_CURCNT_LO" data-ref="_M/SK_TXQS1_CURCNT_LO">SK_TXQS1_CURCNT_LO</dfn>	0x0628</u></td></tr>
<tr><th id="827">827</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS1_CURCNT_HI" data-ref="_M/SK_TXQS1_CURCNT_HI">SK_TXQS1_CURCNT_HI</dfn>	0x062C</u></td></tr>
<tr><th id="828">828</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS1_CURBYTES" data-ref="_M/SK_TXQS1_CURBYTES">SK_TXQS1_CURBYTES</dfn>	0x0630</u></td></tr>
<tr><th id="829">829</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS1_BMU_CSR" data-ref="_M/SK_TXQS1_BMU_CSR">SK_TXQS1_BMU_CSR</dfn>	0x0634</u></td></tr>
<tr><th id="830">830</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS1_WATERMARK" data-ref="_M/SK_TXQS1_WATERMARK">SK_TXQS1_WATERMARK</dfn>	0x0638</u></td></tr>
<tr><th id="831">831</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS1_FLAG" data-ref="_M/SK_TXQS1_FLAG">SK_TXQS1_FLAG</dfn>		0x063A</u></td></tr>
<tr><th id="832">832</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS1_TEST1" data-ref="_M/SK_TXQS1_TEST1">SK_TXQS1_TEST1</dfn>		0x063C</u></td></tr>
<tr><th id="833">833</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS1_TEST2" data-ref="_M/SK_TXQS1_TEST2">SK_TXQS1_TEST2</dfn>		0x0640</u></td></tr>
<tr><th id="834">834</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS1_TEST3" data-ref="_M/SK_TXQS1_TEST3">SK_TXQS1_TEST3</dfn>		0x0644</u></td></tr>
<tr><th id="835">835</th><td><i>/* yukon-2 only (prefetch unit) */</i></td></tr>
<tr><th id="836">836</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS1_Y2_PREF_CSR" data-ref="_M/SK_TXQS1_Y2_PREF_CSR">SK_TXQS1_Y2_PREF_CSR</dfn>    0x0650</u></td></tr>
<tr><th id="837">837</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS1_Y2_PREF_LIDX" data-ref="_M/SK_TXQS1_Y2_PREF_LIDX">SK_TXQS1_Y2_PREF_LIDX</dfn>   0x0654</u></td></tr>
<tr><th id="838">838</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS1_Y2_PREF_ADDRLO" data-ref="_M/SK_TXQS1_Y2_PREF_ADDRLO">SK_TXQS1_Y2_PREF_ADDRLO</dfn> 0x0658</u></td></tr>
<tr><th id="839">839</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS1_Y2_PREF_ADDRHI" data-ref="_M/SK_TXQS1_Y2_PREF_ADDRHI">SK_TXQS1_Y2_PREF_ADDRHI</dfn> 0x065C</u></td></tr>
<tr><th id="840">840</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS1_Y2_PREF_GETIDX" data-ref="_M/SK_TXQS1_Y2_PREF_GETIDX">SK_TXQS1_Y2_PREF_GETIDX</dfn> 0x0660</u></td></tr>
<tr><th id="841">841</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS1_Y2_PREF_PUTIDX" data-ref="_M/SK_TXQS1_Y2_PREF_PUTIDX">SK_TXQS1_Y2_PREF_PUTIDX</dfn> 0x0664</u></td></tr>
<tr><th id="842">842</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS1_Y2_PREF_FIFOWP" data-ref="_M/SK_TXQS1_Y2_PREF_FIFOWP">SK_TXQS1_Y2_PREF_FIFOWP</dfn> 0x0670</u></td></tr>
<tr><th id="843">843</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS1_Y2_PREF_FIFORP" data-ref="_M/SK_TXQS1_Y2_PREF_FIFORP">SK_TXQS1_Y2_PREF_FIFORP</dfn> 0x0674</u></td></tr>
<tr><th id="844">844</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS1_Y2_PREF_FIFOWM" data-ref="_M/SK_TXQS1_Y2_PREF_FIFOWM">SK_TXQS1_Y2_PREF_FIFOWM</dfn> 0x0678</u></td></tr>
<tr><th id="845">845</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS1_Y2_PREF_FIFOLV" data-ref="_M/SK_TXQS1_Y2_PREF_FIFOLV">SK_TXQS1_Y2_PREF_FIFOLV</dfn> 0x067C</u></td></tr>
<tr><th id="846">846</th><td></td></tr>
<tr><th id="847">847</th><td><i>/* Block 13 -- TX async queue 1 */</i></td></tr>
<tr><th id="848">848</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA1_BUFCNT" data-ref="_M/SK_TXQA1_BUFCNT">SK_TXQA1_BUFCNT</dfn>		0x0680</u></td></tr>
<tr><th id="849">849</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA1_BUFCTL" data-ref="_M/SK_TXQA1_BUFCTL">SK_TXQA1_BUFCTL</dfn>		0x0682</u></td></tr>
<tr><th id="850">850</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA1_NEXTDESC" data-ref="_M/SK_TXQA1_NEXTDESC">SK_TXQA1_NEXTDESC</dfn>	0x0684</u></td></tr>
<tr><th id="851">851</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA1_RXBUF_LO" data-ref="_M/SK_TXQA1_RXBUF_LO">SK_TXQA1_RXBUF_LO</dfn>	0x0688</u></td></tr>
<tr><th id="852">852</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA1_RXBUF_HI" data-ref="_M/SK_TXQA1_RXBUF_HI">SK_TXQA1_RXBUF_HI</dfn>	0x068C</u></td></tr>
<tr><th id="853">853</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA1_RXSTAT" data-ref="_M/SK_TXQA1_RXSTAT">SK_TXQA1_RXSTAT</dfn>		0x0690</u></td></tr>
<tr><th id="854">854</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA1_CSUM_STARTVAL" data-ref="_M/SK_TXQA1_CSUM_STARTVAL">SK_TXQA1_CSUM_STARTVAL</dfn>	0x0694</u></td></tr>
<tr><th id="855">855</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA1_CSUM_STARTPOS" data-ref="_M/SK_TXQA1_CSUM_STARTPOS">SK_TXQA1_CSUM_STARTPOS</dfn>	0x0698</u></td></tr>
<tr><th id="856">856</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA1_CSUM_WRITEPOS" data-ref="_M/SK_TXQA1_CSUM_WRITEPOS">SK_TXQA1_CSUM_WRITEPOS</dfn>	0x069A</u></td></tr>
<tr><th id="857">857</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA1_CURADDR_LO" data-ref="_M/SK_TXQA1_CURADDR_LO">SK_TXQA1_CURADDR_LO</dfn>	0x06A0</u></td></tr>
<tr><th id="858">858</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA1_CURADDR_HI" data-ref="_M/SK_TXQA1_CURADDR_HI">SK_TXQA1_CURADDR_HI</dfn>	0x06A4</u></td></tr>
<tr><th id="859">859</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA1_CURCNT_LO" data-ref="_M/SK_TXQA1_CURCNT_LO">SK_TXQA1_CURCNT_LO</dfn>	0x06A8</u></td></tr>
<tr><th id="860">860</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA1_CURCNT_HI" data-ref="_M/SK_TXQA1_CURCNT_HI">SK_TXQA1_CURCNT_HI</dfn>	0x06AC</u></td></tr>
<tr><th id="861">861</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA1_CURBYTES" data-ref="_M/SK_TXQA1_CURBYTES">SK_TXQA1_CURBYTES</dfn>	0x06B0</u></td></tr>
<tr><th id="862">862</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA1_BMU_CSR" data-ref="_M/SK_TXQA1_BMU_CSR">SK_TXQA1_BMU_CSR</dfn>	0x06B4</u></td></tr>
<tr><th id="863">863</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA1_WATERMARK" data-ref="_M/SK_TXQA1_WATERMARK">SK_TXQA1_WATERMARK</dfn>	0x06B8</u></td></tr>
<tr><th id="864">864</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA1_FLAG" data-ref="_M/SK_TXQA1_FLAG">SK_TXQA1_FLAG</dfn>		0x06BA</u></td></tr>
<tr><th id="865">865</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA1_TEST1" data-ref="_M/SK_TXQA1_TEST1">SK_TXQA1_TEST1</dfn>		0x06BC</u></td></tr>
<tr><th id="866">866</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA1_TEST2" data-ref="_M/SK_TXQA1_TEST2">SK_TXQA1_TEST2</dfn>		0x06C0</u></td></tr>
<tr><th id="867">867</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA1_TEST3" data-ref="_M/SK_TXQA1_TEST3">SK_TXQA1_TEST3</dfn>		0x06C4</u></td></tr>
<tr><th id="868">868</th><td><i>/* yukon-2 only */</i></td></tr>
<tr><th id="869">869</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA1_Y2_WM" data-ref="_M/SK_TXQA1_Y2_WM">SK_TXQA1_Y2_WM</dfn>          0x06C0</u></td></tr>
<tr><th id="870">870</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA1_Y2_AL" data-ref="_M/SK_TXQA1_Y2_AL">SK_TXQA1_Y2_AL</dfn>          0x06C2</u></td></tr>
<tr><th id="871">871</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA1_Y2_RSP" data-ref="_M/SK_TXQA1_Y2_RSP">SK_TXQA1_Y2_RSP</dfn>         0x06C4</u></td></tr>
<tr><th id="872">872</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA1_Y2_RSL" data-ref="_M/SK_TXQA1_Y2_RSL">SK_TXQA1_Y2_RSL</dfn>         0x06C6</u></td></tr>
<tr><th id="873">873</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA1_Y2_RP" data-ref="_M/SK_TXQA1_Y2_RP">SK_TXQA1_Y2_RP</dfn>          0x06C8</u></td></tr>
<tr><th id="874">874</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA1_Y2_RL" data-ref="_M/SK_TXQA1_Y2_RL">SK_TXQA1_Y2_RL</dfn>          0x06CA</u></td></tr>
<tr><th id="875">875</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA1_Y2_WP" data-ref="_M/SK_TXQA1_Y2_WP">SK_TXQA1_Y2_WP</dfn>          0x06CC</u></td></tr>
<tr><th id="876">876</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA1_Y2_WSP" data-ref="_M/SK_TXQA1_Y2_WSP">SK_TXQA1_Y2_WSP</dfn>         0x06CD</u></td></tr>
<tr><th id="877">877</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA1_Y2_WL" data-ref="_M/SK_TXQA1_Y2_WL">SK_TXQA1_Y2_WL</dfn>          0x06CE</u></td></tr>
<tr><th id="878">878</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA1_Y2_WSL" data-ref="_M/SK_TXQA1_Y2_WSL">SK_TXQA1_Y2_WSL</dfn>         0x06CF</u></td></tr>
<tr><th id="879">879</th><td><i>/* yukon-2 only (prefetch unit) */</i></td></tr>
<tr><th id="880">880</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA1_Y2_PREF_CSR" data-ref="_M/SK_TXQA1_Y2_PREF_CSR">SK_TXQA1_Y2_PREF_CSR</dfn>    0x06D0</u></td></tr>
<tr><th id="881">881</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA1_Y2_PREF_LIDX" data-ref="_M/SK_TXQA1_Y2_PREF_LIDX">SK_TXQA1_Y2_PREF_LIDX</dfn>   0x06D4</u></td></tr>
<tr><th id="882">882</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA1_Y2_PREF_ADDRLO" data-ref="_M/SK_TXQA1_Y2_PREF_ADDRLO">SK_TXQA1_Y2_PREF_ADDRLO</dfn> 0x06D8</u></td></tr>
<tr><th id="883">883</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA1_Y2_PREF_ADDRHI" data-ref="_M/SK_TXQA1_Y2_PREF_ADDRHI">SK_TXQA1_Y2_PREF_ADDRHI</dfn> 0x06DC</u></td></tr>
<tr><th id="884">884</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA1_Y2_PREF_GETIDX" data-ref="_M/SK_TXQA1_Y2_PREF_GETIDX">SK_TXQA1_Y2_PREF_GETIDX</dfn> 0x06E0</u></td></tr>
<tr><th id="885">885</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA1_Y2_PREF_PUTIDX" data-ref="_M/SK_TXQA1_Y2_PREF_PUTIDX">SK_TXQA1_Y2_PREF_PUTIDX</dfn> 0x06E4</u></td></tr>
<tr><th id="886">886</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA1_Y2_PREF_FIFOWP" data-ref="_M/SK_TXQA1_Y2_PREF_FIFOWP">SK_TXQA1_Y2_PREF_FIFOWP</dfn> 0x06F0</u></td></tr>
<tr><th id="887">887</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA1_Y2_PREF_FIFORP" data-ref="_M/SK_TXQA1_Y2_PREF_FIFORP">SK_TXQA1_Y2_PREF_FIFORP</dfn> 0x06F4</u></td></tr>
<tr><th id="888">888</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA1_Y2_PREF_FIFOWM" data-ref="_M/SK_TXQA1_Y2_PREF_FIFOWM">SK_TXQA1_Y2_PREF_FIFOWM</dfn> 0x06F8</u></td></tr>
<tr><th id="889">889</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA1_Y2_PREF_FIFOLV" data-ref="_M/SK_TXQA1_Y2_PREF_FIFOLV">SK_TXQA1_Y2_PREF_FIFOLV</dfn> 0x06FC</u></td></tr>
<tr><th id="890">890</th><td></td></tr>
<tr><th id="891">891</th><td><i>/* Block 14 -- TX sync queue 2 */</i></td></tr>
<tr><th id="892">892</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS2_BUFCNT" data-ref="_M/SK_TXQS2_BUFCNT">SK_TXQS2_BUFCNT</dfn>		0x0700</u></td></tr>
<tr><th id="893">893</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS2_BUFCTL" data-ref="_M/SK_TXQS2_BUFCTL">SK_TXQS2_BUFCTL</dfn>		0x0702</u></td></tr>
<tr><th id="894">894</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS2_NEXTDESC" data-ref="_M/SK_TXQS2_NEXTDESC">SK_TXQS2_NEXTDESC</dfn>	0x0704</u></td></tr>
<tr><th id="895">895</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS2_RXBUF_LO" data-ref="_M/SK_TXQS2_RXBUF_LO">SK_TXQS2_RXBUF_LO</dfn>	0x0708</u></td></tr>
<tr><th id="896">896</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS2_RXBUF_HI" data-ref="_M/SK_TXQS2_RXBUF_HI">SK_TXQS2_RXBUF_HI</dfn>	0x070C</u></td></tr>
<tr><th id="897">897</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS2_RXSTAT" data-ref="_M/SK_TXQS2_RXSTAT">SK_TXQS2_RXSTAT</dfn>		0x0710</u></td></tr>
<tr><th id="898">898</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS2_CSUM_STARTVAL" data-ref="_M/SK_TXQS2_CSUM_STARTVAL">SK_TXQS2_CSUM_STARTVAL</dfn>	0x0714</u></td></tr>
<tr><th id="899">899</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS2_CSUM_STARTPOS" data-ref="_M/SK_TXQS2_CSUM_STARTPOS">SK_TXQS2_CSUM_STARTPOS</dfn>	0x0718</u></td></tr>
<tr><th id="900">900</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS2_CSUM_WRITEPOS" data-ref="_M/SK_TXQS2_CSUM_WRITEPOS">SK_TXQS2_CSUM_WRITEPOS</dfn>	0x071A</u></td></tr>
<tr><th id="901">901</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS2_CURADDR_LO" data-ref="_M/SK_TXQS2_CURADDR_LO">SK_TXQS2_CURADDR_LO</dfn>	0x0720</u></td></tr>
<tr><th id="902">902</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS2_CURADDR_HI" data-ref="_M/SK_TXQS2_CURADDR_HI">SK_TXQS2_CURADDR_HI</dfn>	0x0724</u></td></tr>
<tr><th id="903">903</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS2_CURCNT_LO" data-ref="_M/SK_TXQS2_CURCNT_LO">SK_TXQS2_CURCNT_LO</dfn>	0x0728</u></td></tr>
<tr><th id="904">904</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS2_CURCNT_HI" data-ref="_M/SK_TXQS2_CURCNT_HI">SK_TXQS2_CURCNT_HI</dfn>	0x072C</u></td></tr>
<tr><th id="905">905</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS2_CURBYTES" data-ref="_M/SK_TXQS2_CURBYTES">SK_TXQS2_CURBYTES</dfn>	0x0730</u></td></tr>
<tr><th id="906">906</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS2_BMU_CSR" data-ref="_M/SK_TXQS2_BMU_CSR">SK_TXQS2_BMU_CSR</dfn>	0x0734</u></td></tr>
<tr><th id="907">907</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS2_WATERMARK" data-ref="_M/SK_TXQS2_WATERMARK">SK_TXQS2_WATERMARK</dfn>	0x0738</u></td></tr>
<tr><th id="908">908</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS2_FLAG" data-ref="_M/SK_TXQS2_FLAG">SK_TXQS2_FLAG</dfn>		0x073A</u></td></tr>
<tr><th id="909">909</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS2_TEST1" data-ref="_M/SK_TXQS2_TEST1">SK_TXQS2_TEST1</dfn>		0x073C</u></td></tr>
<tr><th id="910">910</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS2_TEST2" data-ref="_M/SK_TXQS2_TEST2">SK_TXQS2_TEST2</dfn>		0x0740</u></td></tr>
<tr><th id="911">911</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS2_TEST3" data-ref="_M/SK_TXQS2_TEST3">SK_TXQS2_TEST3</dfn>		0x0744</u></td></tr>
<tr><th id="912">912</th><td><i>/* yukon-2 only */</i></td></tr>
<tr><th id="913">913</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS2_Y2_WM" data-ref="_M/SK_TXQS2_Y2_WM">SK_TXQS2_Y2_WM</dfn>          0x0740</u></td></tr>
<tr><th id="914">914</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS2_Y2_AL" data-ref="_M/SK_TXQS2_Y2_AL">SK_TXQS2_Y2_AL</dfn>          0x0742</u></td></tr>
<tr><th id="915">915</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS2_Y2_RSP" data-ref="_M/SK_TXQS2_Y2_RSP">SK_TXQS2_Y2_RSP</dfn>         0x0744</u></td></tr>
<tr><th id="916">916</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS2_Y2_RSL" data-ref="_M/SK_TXQS2_Y2_RSL">SK_TXQS2_Y2_RSL</dfn>         0x0746</u></td></tr>
<tr><th id="917">917</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS2_Y2_RP" data-ref="_M/SK_TXQS2_Y2_RP">SK_TXQS2_Y2_RP</dfn>          0x0748</u></td></tr>
<tr><th id="918">918</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS2_Y2_RL" data-ref="_M/SK_TXQS2_Y2_RL">SK_TXQS2_Y2_RL</dfn>          0x074A</u></td></tr>
<tr><th id="919">919</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS2_Y2_WP" data-ref="_M/SK_TXQS2_Y2_WP">SK_TXQS2_Y2_WP</dfn>          0x074C</u></td></tr>
<tr><th id="920">920</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS2_Y2_WSP" data-ref="_M/SK_TXQS2_Y2_WSP">SK_TXQS2_Y2_WSP</dfn>         0x074D</u></td></tr>
<tr><th id="921">921</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS2_Y2_WL" data-ref="_M/SK_TXQS2_Y2_WL">SK_TXQS2_Y2_WL</dfn>          0x074E</u></td></tr>
<tr><th id="922">922</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS2_Y2_WSL" data-ref="_M/SK_TXQS2_Y2_WSL">SK_TXQS2_Y2_WSL</dfn>         0x074F</u></td></tr>
<tr><th id="923">923</th><td><i>/* yukon-2 only (prefetch unit) */</i></td></tr>
<tr><th id="924">924</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS2_Y2_PREF_CSR" data-ref="_M/SK_TXQS2_Y2_PREF_CSR">SK_TXQS2_Y2_PREF_CSR</dfn>    0x0750</u></td></tr>
<tr><th id="925">925</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS2_Y2_PREF_LIDX" data-ref="_M/SK_TXQS2_Y2_PREF_LIDX">SK_TXQS2_Y2_PREF_LIDX</dfn>   0x0754</u></td></tr>
<tr><th id="926">926</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS2_Y2_PREF_ADDRLO" data-ref="_M/SK_TXQS2_Y2_PREF_ADDRLO">SK_TXQS2_Y2_PREF_ADDRLO</dfn> 0x0758</u></td></tr>
<tr><th id="927">927</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS2_Y2_PREF_ADDRHI" data-ref="_M/SK_TXQS2_Y2_PREF_ADDRHI">SK_TXQS2_Y2_PREF_ADDRHI</dfn> 0x075C</u></td></tr>
<tr><th id="928">928</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS2_Y2_PREF_GETIDX" data-ref="_M/SK_TXQS2_Y2_PREF_GETIDX">SK_TXQS2_Y2_PREF_GETIDX</dfn> 0x0760</u></td></tr>
<tr><th id="929">929</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS2_Y2_PREF_PUTIDX" data-ref="_M/SK_TXQS2_Y2_PREF_PUTIDX">SK_TXQS2_Y2_PREF_PUTIDX</dfn> 0x0764</u></td></tr>
<tr><th id="930">930</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS2_Y2_PREF_FIFOWP" data-ref="_M/SK_TXQS2_Y2_PREF_FIFOWP">SK_TXQS2_Y2_PREF_FIFOWP</dfn> 0x0770</u></td></tr>
<tr><th id="931">931</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS2_Y2_PREF_FIFORP" data-ref="_M/SK_TXQS2_Y2_PREF_FIFORP">SK_TXQS2_Y2_PREF_FIFORP</dfn> 0x0774</u></td></tr>
<tr><th id="932">932</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS2_Y2_PREF_FIFOWM" data-ref="_M/SK_TXQS2_Y2_PREF_FIFOWM">SK_TXQS2_Y2_PREF_FIFOWM</dfn> 0x0778</u></td></tr>
<tr><th id="933">933</th><td><u>#define <dfn class="macro" id="_M/SK_TXQS2_Y2_PREF_FIFOLV" data-ref="_M/SK_TXQS2_Y2_PREF_FIFOLV">SK_TXQS2_Y2_PREF_FIFOLV</dfn> 0x077C</u></td></tr>
<tr><th id="934">934</th><td></td></tr>
<tr><th id="935">935</th><td><i>/* Block 15 -- TX async queue 2 */</i></td></tr>
<tr><th id="936">936</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA2_BUFCNT" data-ref="_M/SK_TXQA2_BUFCNT">SK_TXQA2_BUFCNT</dfn>		0x0780</u></td></tr>
<tr><th id="937">937</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA2_BUFCTL" data-ref="_M/SK_TXQA2_BUFCTL">SK_TXQA2_BUFCTL</dfn>		0x0782</u></td></tr>
<tr><th id="938">938</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA2_NEXTDESC" data-ref="_M/SK_TXQA2_NEXTDESC">SK_TXQA2_NEXTDESC</dfn>	0x0784</u></td></tr>
<tr><th id="939">939</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA2_RXBUF_LO" data-ref="_M/SK_TXQA2_RXBUF_LO">SK_TXQA2_RXBUF_LO</dfn>	0x0788</u></td></tr>
<tr><th id="940">940</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA2_RXBUF_HI" data-ref="_M/SK_TXQA2_RXBUF_HI">SK_TXQA2_RXBUF_HI</dfn>	0x078C</u></td></tr>
<tr><th id="941">941</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA2_RXSTAT" data-ref="_M/SK_TXQA2_RXSTAT">SK_TXQA2_RXSTAT</dfn>		0x0790</u></td></tr>
<tr><th id="942">942</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA2_CSUM_STARTVAL" data-ref="_M/SK_TXQA2_CSUM_STARTVAL">SK_TXQA2_CSUM_STARTVAL</dfn>	0x0794</u></td></tr>
<tr><th id="943">943</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA2_CSUM_STARTPOS" data-ref="_M/SK_TXQA2_CSUM_STARTPOS">SK_TXQA2_CSUM_STARTPOS</dfn>	0x0798</u></td></tr>
<tr><th id="944">944</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA2_CSUM_WRITEPOS" data-ref="_M/SK_TXQA2_CSUM_WRITEPOS">SK_TXQA2_CSUM_WRITEPOS</dfn>	0x079A</u></td></tr>
<tr><th id="945">945</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA2_CURADDR_LO" data-ref="_M/SK_TXQA2_CURADDR_LO">SK_TXQA2_CURADDR_LO</dfn>	0x07A0</u></td></tr>
<tr><th id="946">946</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA2_CURADDR_HI" data-ref="_M/SK_TXQA2_CURADDR_HI">SK_TXQA2_CURADDR_HI</dfn>	0x07A4</u></td></tr>
<tr><th id="947">947</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA2_CURCNT_LO" data-ref="_M/SK_TXQA2_CURCNT_LO">SK_TXQA2_CURCNT_LO</dfn>	0x07A8</u></td></tr>
<tr><th id="948">948</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA2_CURCNT_HI" data-ref="_M/SK_TXQA2_CURCNT_HI">SK_TXQA2_CURCNT_HI</dfn>	0x07AC</u></td></tr>
<tr><th id="949">949</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA2_CURBYTES" data-ref="_M/SK_TXQA2_CURBYTES">SK_TXQA2_CURBYTES</dfn>	0x07B0</u></td></tr>
<tr><th id="950">950</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA2_BMU_CSR" data-ref="_M/SK_TXQA2_BMU_CSR">SK_TXQA2_BMU_CSR</dfn>	0x07B4</u></td></tr>
<tr><th id="951">951</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA2_WATERMARK" data-ref="_M/SK_TXQA2_WATERMARK">SK_TXQA2_WATERMARK</dfn>	0x07B8</u></td></tr>
<tr><th id="952">952</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA2_FLAG" data-ref="_M/SK_TXQA2_FLAG">SK_TXQA2_FLAG</dfn>		0x07BA</u></td></tr>
<tr><th id="953">953</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA2_TEST1" data-ref="_M/SK_TXQA2_TEST1">SK_TXQA2_TEST1</dfn>		0x07BC</u></td></tr>
<tr><th id="954">954</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA2_TEST2" data-ref="_M/SK_TXQA2_TEST2">SK_TXQA2_TEST2</dfn>		0x07C0</u></td></tr>
<tr><th id="955">955</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA2_TEST3" data-ref="_M/SK_TXQA2_TEST3">SK_TXQA2_TEST3</dfn>		0x07C4</u></td></tr>
<tr><th id="956">956</th><td><i>/* yukon-2 only */</i></td></tr>
<tr><th id="957">957</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA2_Y2_WM" data-ref="_M/SK_TXQA2_Y2_WM">SK_TXQA2_Y2_WM</dfn>          0x07C0</u></td></tr>
<tr><th id="958">958</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA2_Y2_AL" data-ref="_M/SK_TXQA2_Y2_AL">SK_TXQA2_Y2_AL</dfn>          0x07C2</u></td></tr>
<tr><th id="959">959</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA2_Y2_RSP" data-ref="_M/SK_TXQA2_Y2_RSP">SK_TXQA2_Y2_RSP</dfn>         0x07C4</u></td></tr>
<tr><th id="960">960</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA2_Y2_RSL" data-ref="_M/SK_TXQA2_Y2_RSL">SK_TXQA2_Y2_RSL</dfn>         0x07C6</u></td></tr>
<tr><th id="961">961</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA2_Y2_RP" data-ref="_M/SK_TXQA2_Y2_RP">SK_TXQA2_Y2_RP</dfn>          0x07C8</u></td></tr>
<tr><th id="962">962</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA2_Y2_RL" data-ref="_M/SK_TXQA2_Y2_RL">SK_TXQA2_Y2_RL</dfn>          0x07CA</u></td></tr>
<tr><th id="963">963</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA2_Y2_WP" data-ref="_M/SK_TXQA2_Y2_WP">SK_TXQA2_Y2_WP</dfn>          0x07CC</u></td></tr>
<tr><th id="964">964</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA2_Y2_WSP" data-ref="_M/SK_TXQA2_Y2_WSP">SK_TXQA2_Y2_WSP</dfn>         0x07CD</u></td></tr>
<tr><th id="965">965</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA2_Y2_WL" data-ref="_M/SK_TXQA2_Y2_WL">SK_TXQA2_Y2_WL</dfn>          0x07CE</u></td></tr>
<tr><th id="966">966</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA2_Y2_WSL" data-ref="_M/SK_TXQA2_Y2_WSL">SK_TXQA2_Y2_WSL</dfn>         0x07CF</u></td></tr>
<tr><th id="967">967</th><td><i>/* yukon-2 only (prefetch unit) */</i></td></tr>
<tr><th id="968">968</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA2_Y2_PREF_CSR" data-ref="_M/SK_TXQA2_Y2_PREF_CSR">SK_TXQA2_Y2_PREF_CSR</dfn>    0x07D0</u></td></tr>
<tr><th id="969">969</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA2_Y2_PREF_LIDX" data-ref="_M/SK_TXQA2_Y2_PREF_LIDX">SK_TXQA2_Y2_PREF_LIDX</dfn>   0x07D4</u></td></tr>
<tr><th id="970">970</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA2_Y2_PREF_ADDRLO" data-ref="_M/SK_TXQA2_Y2_PREF_ADDRLO">SK_TXQA2_Y2_PREF_ADDRLO</dfn> 0x07D8</u></td></tr>
<tr><th id="971">971</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA2_Y2_PREF_ADDRHI" data-ref="_M/SK_TXQA2_Y2_PREF_ADDRHI">SK_TXQA2_Y2_PREF_ADDRHI</dfn> 0x07DC</u></td></tr>
<tr><th id="972">972</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA2_Y2_PREF_GETIDX" data-ref="_M/SK_TXQA2_Y2_PREF_GETIDX">SK_TXQA2_Y2_PREF_GETIDX</dfn> 0x07E0</u></td></tr>
<tr><th id="973">973</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA2_Y2_PREF_PUTIDX" data-ref="_M/SK_TXQA2_Y2_PREF_PUTIDX">SK_TXQA2_Y2_PREF_PUTIDX</dfn> 0x07E4</u></td></tr>
<tr><th id="974">974</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA2_Y2_PREF_FIFOWP" data-ref="_M/SK_TXQA2_Y2_PREF_FIFOWP">SK_TXQA2_Y2_PREF_FIFOWP</dfn> 0x07F0</u></td></tr>
<tr><th id="975">975</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA2_Y2_PREF_FIFORP" data-ref="_M/SK_TXQA2_Y2_PREF_FIFORP">SK_TXQA2_Y2_PREF_FIFORP</dfn> 0x07F4</u></td></tr>
<tr><th id="976">976</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA2_Y2_PREF_FIFOWM" data-ref="_M/SK_TXQA2_Y2_PREF_FIFOWM">SK_TXQA2_Y2_PREF_FIFOWM</dfn> 0x07F8</u></td></tr>
<tr><th id="977">977</th><td><u>#define <dfn class="macro" id="_M/SK_TXQA2_Y2_PREF_FIFOLV" data-ref="_M/SK_TXQA2_Y2_PREF_FIFOLV">SK_TXQA2_Y2_PREF_FIFOLV</dfn> 0x07FC</u></td></tr>
<tr><th id="978">978</th><td></td></tr>
<tr><th id="979">979</th><td><u>#define <dfn class="macro" id="_M/SK_TXBMU_CLR_IRQ_ERR" data-ref="_M/SK_TXBMU_CLR_IRQ_ERR">SK_TXBMU_CLR_IRQ_ERR</dfn>		0x00000001</u></td></tr>
<tr><th id="980">980</th><td><u>#define <dfn class="macro" id="_M/SK_TXBMU_CLR_IRQ_EOF" data-ref="_M/SK_TXBMU_CLR_IRQ_EOF">SK_TXBMU_CLR_IRQ_EOF</dfn>		0x00000002</u></td></tr>
<tr><th id="981">981</th><td><u>#define <dfn class="macro" id="_M/SK_TXBMU_CLR_IRQ_EOB" data-ref="_M/SK_TXBMU_CLR_IRQ_EOB">SK_TXBMU_CLR_IRQ_EOB</dfn>		0x00000004</u></td></tr>
<tr><th id="982">982</th><td><u>#define <dfn class="macro" id="_M/SK_TXBMU_TX_START" data-ref="_M/SK_TXBMU_TX_START">SK_TXBMU_TX_START</dfn>		0x00000010</u></td></tr>
<tr><th id="983">983</th><td><u>#define <dfn class="macro" id="_M/SK_TXBMU_TX_STOP" data-ref="_M/SK_TXBMU_TX_STOP">SK_TXBMU_TX_STOP</dfn>		0x00000020</u></td></tr>
<tr><th id="984">984</th><td><u>#define <dfn class="macro" id="_M/SK_TXBMU_POLL_OFF" data-ref="_M/SK_TXBMU_POLL_OFF">SK_TXBMU_POLL_OFF</dfn>		0x00000040</u></td></tr>
<tr><th id="985">985</th><td><u>#define <dfn class="macro" id="_M/SK_TXBMU_POLL_ON" data-ref="_M/SK_TXBMU_POLL_ON">SK_TXBMU_POLL_ON</dfn>		0x00000080</u></td></tr>
<tr><th id="986">986</th><td><u>#define <dfn class="macro" id="_M/SK_TXBMU_TRANSFER_SM_RESET" data-ref="_M/SK_TXBMU_TRANSFER_SM_RESET">SK_TXBMU_TRANSFER_SM_RESET</dfn>	0x00000100</u></td></tr>
<tr><th id="987">987</th><td><u>#define <dfn class="macro" id="_M/SK_TXBMU_TRANSFER_SM_UNRESET" data-ref="_M/SK_TXBMU_TRANSFER_SM_UNRESET">SK_TXBMU_TRANSFER_SM_UNRESET</dfn>	0x00000200</u></td></tr>
<tr><th id="988">988</th><td><u>#define <dfn class="macro" id="_M/SK_TXBMU_DESCWR_SM_RESET" data-ref="_M/SK_TXBMU_DESCWR_SM_RESET">SK_TXBMU_DESCWR_SM_RESET</dfn>	0x00000400</u></td></tr>
<tr><th id="989">989</th><td><u>#define <dfn class="macro" id="_M/SK_TXBMU_DESCWR_SM_UNRESET" data-ref="_M/SK_TXBMU_DESCWR_SM_UNRESET">SK_TXBMU_DESCWR_SM_UNRESET</dfn>	0x00000800</u></td></tr>
<tr><th id="990">990</th><td><u>#define <dfn class="macro" id="_M/SK_TXBMU_DESCRD_SM_RESET" data-ref="_M/SK_TXBMU_DESCRD_SM_RESET">SK_TXBMU_DESCRD_SM_RESET</dfn>	0x00001000</u></td></tr>
<tr><th id="991">991</th><td><u>#define <dfn class="macro" id="_M/SK_TXBMU_DESCRD_SM_UNRESET" data-ref="_M/SK_TXBMU_DESCRD_SM_UNRESET">SK_TXBMU_DESCRD_SM_UNRESET</dfn>	0x00002000</u></td></tr>
<tr><th id="992">992</th><td><u>#define <dfn class="macro" id="_M/SK_TXBMU_SUPERVISOR_SM_RESET" data-ref="_M/SK_TXBMU_SUPERVISOR_SM_RESET">SK_TXBMU_SUPERVISOR_SM_RESET</dfn>	0x00004000</u></td></tr>
<tr><th id="993">993</th><td><u>#define <dfn class="macro" id="_M/SK_TXBMU_SUPERVISOR_SM_UNRESET" data-ref="_M/SK_TXBMU_SUPERVISOR_SM_UNRESET">SK_TXBMU_SUPERVISOR_SM_UNRESET</dfn>	0x00008000</u></td></tr>
<tr><th id="994">994</th><td><u>#define <dfn class="macro" id="_M/SK_TXBMU_PFI_SM_RESET" data-ref="_M/SK_TXBMU_PFI_SM_RESET">SK_TXBMU_PFI_SM_RESET</dfn>		0x00010000</u></td></tr>
<tr><th id="995">995</th><td><u>#define <dfn class="macro" id="_M/SK_TXBMU_PFI_SM_UNRESET" data-ref="_M/SK_TXBMU_PFI_SM_UNRESET">SK_TXBMU_PFI_SM_UNRESET</dfn>		0x00020000</u></td></tr>
<tr><th id="996">996</th><td><u>#define <dfn class="macro" id="_M/SK_TXBMU_FIFO_RESET" data-ref="_M/SK_TXBMU_FIFO_RESET">SK_TXBMU_FIFO_RESET</dfn>		0x00040000</u></td></tr>
<tr><th id="997">997</th><td><u>#define <dfn class="macro" id="_M/SK_TXBMU_FIFO_UNRESET" data-ref="_M/SK_TXBMU_FIFO_UNRESET">SK_TXBMU_FIFO_UNRESET</dfn>		0x00080000</u></td></tr>
<tr><th id="998">998</th><td><u>#define <dfn class="macro" id="_M/SK_TXBMU_DESC_RESET" data-ref="_M/SK_TXBMU_DESC_RESET">SK_TXBMU_DESC_RESET</dfn>		0x00100000</u></td></tr>
<tr><th id="999">999</th><td><u>#define <dfn class="macro" id="_M/SK_TXBMU_DESC_UNRESET" data-ref="_M/SK_TXBMU_DESC_UNRESET">SK_TXBMU_DESC_UNRESET</dfn>		0x00200000</u></td></tr>
<tr><th id="1000">1000</th><td><u>#define <dfn class="macro" id="_M/SK_TXBMU_SUPERVISOR_IDLE" data-ref="_M/SK_TXBMU_SUPERVISOR_IDLE">SK_TXBMU_SUPERVISOR_IDLE</dfn>	0x01000000</u></td></tr>
<tr><th id="1001">1001</th><td></td></tr>
<tr><th id="1002">1002</th><td><u>#define <dfn class="macro" id="_M/SK_TXBMU_ONLINE" data-ref="_M/SK_TXBMU_ONLINE">SK_TXBMU_ONLINE</dfn>		\</u></td></tr>
<tr><th id="1003">1003</th><td><u>	(SK_TXBMU_TRANSFER_SM_UNRESET|SK_TXBMU_DESCWR_SM_UNRESET|	\</u></td></tr>
<tr><th id="1004">1004</th><td><u>	SK_TXBMU_DESCRD_SM_UNRESET|SK_TXBMU_SUPERVISOR_SM_UNRESET|	\</u></td></tr>
<tr><th id="1005">1005</th><td><u>	SK_TXBMU_PFI_SM_UNRESET|SK_TXBMU_FIFO_UNRESET|			\</u></td></tr>
<tr><th id="1006">1006</th><td><u>	SK_TXBMU_DESC_UNRESET|SK_TXBMU_POLL_ON)</u></td></tr>
<tr><th id="1007">1007</th><td></td></tr>
<tr><th id="1008">1008</th><td><u>#define <dfn class="macro" id="_M/SK_TXBMU_OFFLINE" data-ref="_M/SK_TXBMU_OFFLINE">SK_TXBMU_OFFLINE</dfn>		\</u></td></tr>
<tr><th id="1009">1009</th><td><u>	(SK_TXBMU_TRANSFER_SM_RESET|SK_TXBMU_DESCWR_SM_RESET|	\</u></td></tr>
<tr><th id="1010">1010</th><td><u>	SK_TXBMU_DESCRD_SM_RESET|SK_TXBMU_SUPERVISOR_SM_RESET|	\</u></td></tr>
<tr><th id="1011">1011</th><td><u>	SK_TXBMU_PFI_SM_RESET|SK_TXBMU_FIFO_RESET|		\</u></td></tr>
<tr><th id="1012">1012</th><td><u>	SK_TXBMU_DESC_RESET|SK_TXBMU_POLL_OFF)</u></td></tr>
<tr><th id="1013">1013</th><td></td></tr>
<tr><th id="1014">1014</th><td><i>/* Block 16 -- Receive RAMbuffer 1 */</i></td></tr>
<tr><th id="1015">1015</th><td><u>#define <dfn class="macro" id="_M/SK_RXRB1_START" data-ref="_M/SK_RXRB1_START">SK_RXRB1_START</dfn>		0x0800</u></td></tr>
<tr><th id="1016">1016</th><td><u>#define <dfn class="macro" id="_M/SK_RXRB1_END" data-ref="_M/SK_RXRB1_END">SK_RXRB1_END</dfn>		0x0804</u></td></tr>
<tr><th id="1017">1017</th><td><u>#define <dfn class="macro" id="_M/SK_RXRB1_WR_PTR" data-ref="_M/SK_RXRB1_WR_PTR">SK_RXRB1_WR_PTR</dfn>		0x0808</u></td></tr>
<tr><th id="1018">1018</th><td><u>#define <dfn class="macro" id="_M/SK_RXRB1_RD_PTR" data-ref="_M/SK_RXRB1_RD_PTR">SK_RXRB1_RD_PTR</dfn>		0x080C</u></td></tr>
<tr><th id="1019">1019</th><td><u>#define <dfn class="macro" id="_M/SK_RXRB1_UTHR_PAUSE" data-ref="_M/SK_RXRB1_UTHR_PAUSE">SK_RXRB1_UTHR_PAUSE</dfn>	0x0810</u></td></tr>
<tr><th id="1020">1020</th><td><u>#define <dfn class="macro" id="_M/SK_RXRB1_LTHR_PAUSE" data-ref="_M/SK_RXRB1_LTHR_PAUSE">SK_RXRB1_LTHR_PAUSE</dfn>	0x0814</u></td></tr>
<tr><th id="1021">1021</th><td><u>#define <dfn class="macro" id="_M/SK_RXRB1_UTHR_HIPRIO" data-ref="_M/SK_RXRB1_UTHR_HIPRIO">SK_RXRB1_UTHR_HIPRIO</dfn>	0x0818</u></td></tr>
<tr><th id="1022">1022</th><td><u>#define <dfn class="macro" id="_M/SK_RXRB1_UTHR_LOPRIO" data-ref="_M/SK_RXRB1_UTHR_LOPRIO">SK_RXRB1_UTHR_LOPRIO</dfn>	0x081C</u></td></tr>
<tr><th id="1023">1023</th><td><u>#define <dfn class="macro" id="_M/SK_RXRB1_PKTCNT" data-ref="_M/SK_RXRB1_PKTCNT">SK_RXRB1_PKTCNT</dfn>		0x0820</u></td></tr>
<tr><th id="1024">1024</th><td><u>#define <dfn class="macro" id="_M/SK_RXRB1_LVL" data-ref="_M/SK_RXRB1_LVL">SK_RXRB1_LVL</dfn>		0x0824</u></td></tr>
<tr><th id="1025">1025</th><td><u>#define <dfn class="macro" id="_M/SK_RXRB1_CTLTST" data-ref="_M/SK_RXRB1_CTLTST">SK_RXRB1_CTLTST</dfn>		0x0828</u></td></tr>
<tr><th id="1026">1026</th><td></td></tr>
<tr><th id="1027">1027</th><td><i>/* Block 17 -- Receive RAMbuffer 2 */</i></td></tr>
<tr><th id="1028">1028</th><td><u>#define <dfn class="macro" id="_M/SK_RXRB2_START" data-ref="_M/SK_RXRB2_START">SK_RXRB2_START</dfn>		0x0880</u></td></tr>
<tr><th id="1029">1029</th><td><u>#define <dfn class="macro" id="_M/SK_RXRB2_END" data-ref="_M/SK_RXRB2_END">SK_RXRB2_END</dfn>		0x0884</u></td></tr>
<tr><th id="1030">1030</th><td><u>#define <dfn class="macro" id="_M/SK_RXRB2_WR_PTR" data-ref="_M/SK_RXRB2_WR_PTR">SK_RXRB2_WR_PTR</dfn>		0x0888</u></td></tr>
<tr><th id="1031">1031</th><td><u>#define <dfn class="macro" id="_M/SK_RXRB2_RD_PTR" data-ref="_M/SK_RXRB2_RD_PTR">SK_RXRB2_RD_PTR</dfn>		0x088C</u></td></tr>
<tr><th id="1032">1032</th><td><u>#define <dfn class="macro" id="_M/SK_RXRB2_UTHR_PAUSE" data-ref="_M/SK_RXRB2_UTHR_PAUSE">SK_RXRB2_UTHR_PAUSE</dfn>	0x0890</u></td></tr>
<tr><th id="1033">1033</th><td><u>#define <dfn class="macro" id="_M/SK_RXRB2_LTHR_PAUSE" data-ref="_M/SK_RXRB2_LTHR_PAUSE">SK_RXRB2_LTHR_PAUSE</dfn>	0x0894</u></td></tr>
<tr><th id="1034">1034</th><td><u>#define <dfn class="macro" id="_M/SK_RXRB2_UTHR_HIPRIO" data-ref="_M/SK_RXRB2_UTHR_HIPRIO">SK_RXRB2_UTHR_HIPRIO</dfn>	0x0898</u></td></tr>
<tr><th id="1035">1035</th><td><u>#define <dfn class="macro" id="_M/SK_RXRB2_UTHR_LOPRIO" data-ref="_M/SK_RXRB2_UTHR_LOPRIO">SK_RXRB2_UTHR_LOPRIO</dfn>	0x089C</u></td></tr>
<tr><th id="1036">1036</th><td><u>#define <dfn class="macro" id="_M/SK_RXRB2_PKTCNT" data-ref="_M/SK_RXRB2_PKTCNT">SK_RXRB2_PKTCNT</dfn>		0x08A0</u></td></tr>
<tr><th id="1037">1037</th><td><u>#define <dfn class="macro" id="_M/SK_RXRB2_LVL" data-ref="_M/SK_RXRB2_LVL">SK_RXRB2_LVL</dfn>		0x08A4</u></td></tr>
<tr><th id="1038">1038</th><td><u>#define <dfn class="macro" id="_M/SK_RXRB2_CTLTST" data-ref="_M/SK_RXRB2_CTLTST">SK_RXRB2_CTLTST</dfn>		0x08A8</u></td></tr>
<tr><th id="1039">1039</th><td></td></tr>
<tr><th id="1040">1040</th><td><i>/* Block 20 -- Sync. Transmit RAMbuffer 1 */</i></td></tr>
<tr><th id="1041">1041</th><td><u>#define <dfn class="macro" id="_M/SK_TXRBS1_START" data-ref="_M/SK_TXRBS1_START">SK_TXRBS1_START</dfn>		0x0A00</u></td></tr>
<tr><th id="1042">1042</th><td><u>#define <dfn class="macro" id="_M/SK_TXRBS1_END" data-ref="_M/SK_TXRBS1_END">SK_TXRBS1_END</dfn>		0x0A04</u></td></tr>
<tr><th id="1043">1043</th><td><u>#define <dfn class="macro" id="_M/SK_TXRBS1_WR_PTR" data-ref="_M/SK_TXRBS1_WR_PTR">SK_TXRBS1_WR_PTR</dfn>	0x0A08</u></td></tr>
<tr><th id="1044">1044</th><td><u>#define <dfn class="macro" id="_M/SK_TXRBS1_RD_PTR" data-ref="_M/SK_TXRBS1_RD_PTR">SK_TXRBS1_RD_PTR</dfn>	0x0A0C</u></td></tr>
<tr><th id="1045">1045</th><td><u>#define <dfn class="macro" id="_M/SK_TXRBS1_PKTCNT" data-ref="_M/SK_TXRBS1_PKTCNT">SK_TXRBS1_PKTCNT</dfn>	0x0A20</u></td></tr>
<tr><th id="1046">1046</th><td><u>#define <dfn class="macro" id="_M/SK_TXRBS1_LVL" data-ref="_M/SK_TXRBS1_LVL">SK_TXRBS1_LVL</dfn>		0x0A24</u></td></tr>
<tr><th id="1047">1047</th><td><u>#define <dfn class="macro" id="_M/SK_TXRBS1_CTLTST" data-ref="_M/SK_TXRBS1_CTLTST">SK_TXRBS1_CTLTST</dfn>	0x0A28</u></td></tr>
<tr><th id="1048">1048</th><td></td></tr>
<tr><th id="1049">1049</th><td><i>/* Block 21 -- Async. Transmit RAMbuffer 1 */</i></td></tr>
<tr><th id="1050">1050</th><td><u>#define <dfn class="macro" id="_M/SK_TXRBA1_START" data-ref="_M/SK_TXRBA1_START">SK_TXRBA1_START</dfn>		0x0A80</u></td></tr>
<tr><th id="1051">1051</th><td><u>#define <dfn class="macro" id="_M/SK_TXRBA1_END" data-ref="_M/SK_TXRBA1_END">SK_TXRBA1_END</dfn>		0x0A84</u></td></tr>
<tr><th id="1052">1052</th><td><u>#define <dfn class="macro" id="_M/SK_TXRBA1_WR_PTR" data-ref="_M/SK_TXRBA1_WR_PTR">SK_TXRBA1_WR_PTR</dfn>	0x0A88</u></td></tr>
<tr><th id="1053">1053</th><td><u>#define <dfn class="macro" id="_M/SK_TXRBA1_RD_PTR" data-ref="_M/SK_TXRBA1_RD_PTR">SK_TXRBA1_RD_PTR</dfn>	0x0A8C</u></td></tr>
<tr><th id="1054">1054</th><td><u>#define <dfn class="macro" id="_M/SK_TXRBA1_PKTCNT" data-ref="_M/SK_TXRBA1_PKTCNT">SK_TXRBA1_PKTCNT</dfn>	0x0AA0</u></td></tr>
<tr><th id="1055">1055</th><td><u>#define <dfn class="macro" id="_M/SK_TXRBA1_LVL" data-ref="_M/SK_TXRBA1_LVL">SK_TXRBA1_LVL</dfn>		0x0AA4</u></td></tr>
<tr><th id="1056">1056</th><td><u>#define <dfn class="macro" id="_M/SK_TXRBA1_CTLTST" data-ref="_M/SK_TXRBA1_CTLTST">SK_TXRBA1_CTLTST</dfn>	0x0AA8</u></td></tr>
<tr><th id="1057">1057</th><td></td></tr>
<tr><th id="1058">1058</th><td><i>/* Block 22 -- Sync. Transmit RAMbuffer 2 */</i></td></tr>
<tr><th id="1059">1059</th><td><u>#define <dfn class="macro" id="_M/SK_TXRBS2_START" data-ref="_M/SK_TXRBS2_START">SK_TXRBS2_START</dfn>		0x0B00</u></td></tr>
<tr><th id="1060">1060</th><td><u>#define <dfn class="macro" id="_M/SK_TXRBS2_END" data-ref="_M/SK_TXRBS2_END">SK_TXRBS2_END</dfn>		0x0B04</u></td></tr>
<tr><th id="1061">1061</th><td><u>#define <dfn class="macro" id="_M/SK_TXRBS2_WR_PTR" data-ref="_M/SK_TXRBS2_WR_PTR">SK_TXRBS2_WR_PTR</dfn>	0x0B08</u></td></tr>
<tr><th id="1062">1062</th><td><u>#define <dfn class="macro" id="_M/SK_TXRBS2_RD_PTR" data-ref="_M/SK_TXRBS2_RD_PTR">SK_TXRBS2_RD_PTR</dfn>	0x0B0C</u></td></tr>
<tr><th id="1063">1063</th><td><u>#define <dfn class="macro" id="_M/SK_TXRBS2_PKTCNT" data-ref="_M/SK_TXRBS2_PKTCNT">SK_TXRBS2_PKTCNT</dfn>	0x0B20</u></td></tr>
<tr><th id="1064">1064</th><td><u>#define <dfn class="macro" id="_M/SK_TXRBS2_LVL" data-ref="_M/SK_TXRBS2_LVL">SK_TXRBS2_LVL</dfn>		0x0B24</u></td></tr>
<tr><th id="1065">1065</th><td><u>#define <dfn class="macro" id="_M/SK_TXRBS2_CTLTST" data-ref="_M/SK_TXRBS2_CTLTST">SK_TXRBS2_CTLTST</dfn>	0x0B28</u></td></tr>
<tr><th id="1066">1066</th><td></td></tr>
<tr><th id="1067">1067</th><td><i>/* Block 23 -- Async. Transmit RAMbuffer 2 */</i></td></tr>
<tr><th id="1068">1068</th><td><u>#define <dfn class="macro" id="_M/SK_TXRBA2_START" data-ref="_M/SK_TXRBA2_START">SK_TXRBA2_START</dfn>		0x0B80</u></td></tr>
<tr><th id="1069">1069</th><td><u>#define <dfn class="macro" id="_M/SK_TXRBA2_END" data-ref="_M/SK_TXRBA2_END">SK_TXRBA2_END</dfn>		0x0B84</u></td></tr>
<tr><th id="1070">1070</th><td><u>#define <dfn class="macro" id="_M/SK_TXRBA2_WR_PTR" data-ref="_M/SK_TXRBA2_WR_PTR">SK_TXRBA2_WR_PTR</dfn>	0x0B88</u></td></tr>
<tr><th id="1071">1071</th><td><u>#define <dfn class="macro" id="_M/SK_TXRBA2_RD_PTR" data-ref="_M/SK_TXRBA2_RD_PTR">SK_TXRBA2_RD_PTR</dfn>	0x0B8C</u></td></tr>
<tr><th id="1072">1072</th><td><u>#define <dfn class="macro" id="_M/SK_TXRBA2_PKTCNT" data-ref="_M/SK_TXRBA2_PKTCNT">SK_TXRBA2_PKTCNT</dfn>	0x0BA0</u></td></tr>
<tr><th id="1073">1073</th><td><u>#define <dfn class="macro" id="_M/SK_TXRBA2_LVL" data-ref="_M/SK_TXRBA2_LVL">SK_TXRBA2_LVL</dfn>		0x0BA4</u></td></tr>
<tr><th id="1074">1074</th><td><u>#define <dfn class="macro" id="_M/SK_TXRBA2_CTLTST" data-ref="_M/SK_TXRBA2_CTLTST">SK_TXRBA2_CTLTST</dfn>	0x0BA8</u></td></tr>
<tr><th id="1075">1075</th><td></td></tr>
<tr><th id="1076">1076</th><td><u>#define <dfn class="macro" id="_M/SK_RBCTL_RESET" data-ref="_M/SK_RBCTL_RESET">SK_RBCTL_RESET</dfn>		0x01</u></td></tr>
<tr><th id="1077">1077</th><td><u>#define <dfn class="macro" id="_M/SK_RBCTL_UNRESET" data-ref="_M/SK_RBCTL_UNRESET">SK_RBCTL_UNRESET</dfn>	0x02</u></td></tr>
<tr><th id="1078">1078</th><td><u>#define <dfn class="macro" id="_M/SK_RBCTL_OFF" data-ref="_M/SK_RBCTL_OFF">SK_RBCTL_OFF</dfn>		0x04</u></td></tr>
<tr><th id="1079">1079</th><td><u>#define <dfn class="macro" id="_M/SK_RBCTL_ON" data-ref="_M/SK_RBCTL_ON">SK_RBCTL_ON</dfn>		0x08</u></td></tr>
<tr><th id="1080">1080</th><td><u>#define <dfn class="macro" id="_M/SK_RBCTL_STORENFWD_OFF" data-ref="_M/SK_RBCTL_STORENFWD_OFF">SK_RBCTL_STORENFWD_OFF</dfn>	0x10</u></td></tr>
<tr><th id="1081">1081</th><td><u>#define <dfn class="macro" id="_M/SK_RBCTL_STORENFWD_ON" data-ref="_M/SK_RBCTL_STORENFWD_ON">SK_RBCTL_STORENFWD_ON</dfn>	0x20</u></td></tr>
<tr><th id="1082">1082</th><td></td></tr>
<tr><th id="1083">1083</th><td><i>/* Block 24 -- RX MAC FIFO 1 registers and LINK_SYNC counter */</i></td></tr>
<tr><th id="1084">1084</th><td><u>#define <dfn class="macro" id="_M/SK_RXF1_END" data-ref="_M/SK_RXF1_END">SK_RXF1_END</dfn>		0x0C00</u></td></tr>
<tr><th id="1085">1085</th><td><u>#define <dfn class="macro" id="_M/SK_RXF1_WPTR" data-ref="_M/SK_RXF1_WPTR">SK_RXF1_WPTR</dfn>		0x0C04</u></td></tr>
<tr><th id="1086">1086</th><td><u>#define <dfn class="macro" id="_M/SK_RXF1_RPTR" data-ref="_M/SK_RXF1_RPTR">SK_RXF1_RPTR</dfn>		0x0C0C</u></td></tr>
<tr><th id="1087">1087</th><td><u>#define <dfn class="macro" id="_M/SK_RXF1_PKTCNT" data-ref="_M/SK_RXF1_PKTCNT">SK_RXF1_PKTCNT</dfn>		0x0C10</u></td></tr>
<tr><th id="1088">1088</th><td><u>#define <dfn class="macro" id="_M/SK_RXF1_LVL" data-ref="_M/SK_RXF1_LVL">SK_RXF1_LVL</dfn>		0x0C14</u></td></tr>
<tr><th id="1089">1089</th><td><u>#define <dfn class="macro" id="_M/SK_RXF1_MACCTL" data-ref="_M/SK_RXF1_MACCTL">SK_RXF1_MACCTL</dfn>		0x0C18</u></td></tr>
<tr><th id="1090">1090</th><td><u>#define <dfn class="macro" id="_M/SK_RXF1_CTL" data-ref="_M/SK_RXF1_CTL">SK_RXF1_CTL</dfn>		0x0C1C</u></td></tr>
<tr><th id="1091">1091</th><td><u>#define <dfn class="macro" id="_M/SK_RXLED1_CNTINIT" data-ref="_M/SK_RXLED1_CNTINIT">SK_RXLED1_CNTINIT</dfn>	0x0C20</u></td></tr>
<tr><th id="1092">1092</th><td><u>#define <dfn class="macro" id="_M/SK_RXLED1_COUNTER" data-ref="_M/SK_RXLED1_COUNTER">SK_RXLED1_COUNTER</dfn>	0x0C24</u></td></tr>
<tr><th id="1093">1093</th><td><u>#define <dfn class="macro" id="_M/SK_RXLED1_CTL" data-ref="_M/SK_RXLED1_CTL">SK_RXLED1_CTL</dfn>		0x0C28</u></td></tr>
<tr><th id="1094">1094</th><td><u>#define <dfn class="macro" id="_M/SK_RXLED1_TST" data-ref="_M/SK_RXLED1_TST">SK_RXLED1_TST</dfn>		0x0C29</u></td></tr>
<tr><th id="1095">1095</th><td><u>#define <dfn class="macro" id="_M/SK_LINK_SYNC1_CINIT" data-ref="_M/SK_LINK_SYNC1_CINIT">SK_LINK_SYNC1_CINIT</dfn>	0x0C30</u></td></tr>
<tr><th id="1096">1096</th><td><u>#define <dfn class="macro" id="_M/SK_LINK_SYNC1_COUNTER" data-ref="_M/SK_LINK_SYNC1_COUNTER">SK_LINK_SYNC1_COUNTER</dfn>	0x0C34</u></td></tr>
<tr><th id="1097">1097</th><td><u>#define <dfn class="macro" id="_M/SK_LINK_SYNC1_CTL" data-ref="_M/SK_LINK_SYNC1_CTL">SK_LINK_SYNC1_CTL</dfn>	0x0C38</u></td></tr>
<tr><th id="1098">1098</th><td><u>#define <dfn class="macro" id="_M/SK_LINK_SYNC1_TST" data-ref="_M/SK_LINK_SYNC1_TST">SK_LINK_SYNC1_TST</dfn>	0x0C39</u></td></tr>
<tr><th id="1099">1099</th><td><u>#define <dfn class="macro" id="_M/SK_LINKLED1_CTL" data-ref="_M/SK_LINKLED1_CTL">SK_LINKLED1_CTL</dfn>		0x0C3C</u></td></tr>
<tr><th id="1100">1100</th><td></td></tr>
<tr><th id="1101">1101</th><td><u>#define <dfn class="macro" id="_M/SK_FIFO_END" data-ref="_M/SK_FIFO_END">SK_FIFO_END</dfn>		0x3F</u></td></tr>
<tr><th id="1102">1102</th><td></td></tr>
<tr><th id="1103">1103</th><td><i>/* Receive MAC FIFO 1 (Yukon Only) */</i></td></tr>
<tr><th id="1104">1104</th><td><u>#define <dfn class="macro" id="_M/SK_RXMF1_END" data-ref="_M/SK_RXMF1_END">SK_RXMF1_END</dfn>		0x0C40</u></td></tr>
<tr><th id="1105">1105</th><td><u>#define <dfn class="macro" id="_M/SK_RXMF1_THRESHOLD" data-ref="_M/SK_RXMF1_THRESHOLD">SK_RXMF1_THRESHOLD</dfn>	0x0C44</u></td></tr>
<tr><th id="1106">1106</th><td><u>#define <dfn class="macro" id="_M/SK_RXMF1_CTRL_TEST" data-ref="_M/SK_RXMF1_CTRL_TEST">SK_RXMF1_CTRL_TEST</dfn>	0x0C48</u></td></tr>
<tr><th id="1107">1107</th><td><u>#define <dfn class="macro" id="_M/SK_RXMF1_FLUSH_MASK" data-ref="_M/SK_RXMF1_FLUSH_MASK">SK_RXMF1_FLUSH_MASK</dfn>	0x0C4C</u></td></tr>
<tr><th id="1108">1108</th><td><u>#define <dfn class="macro" id="_M/SK_RXMF1_FLUSH_THRESHOLD" data-ref="_M/SK_RXMF1_FLUSH_THRESHOLD">SK_RXMF1_FLUSH_THRESHOLD</dfn>        0x0C50</u></td></tr>
<tr><th id="1109">1109</th><td><u>#define <dfn class="macro" id="_M/SK_RXMF1_WRITE_PTR" data-ref="_M/SK_RXMF1_WRITE_PTR">SK_RXMF1_WRITE_PTR</dfn>	0x0C60</u></td></tr>
<tr><th id="1110">1110</th><td><u>#define <dfn class="macro" id="_M/SK_RXMF1_WRITE_LEVEL" data-ref="_M/SK_RXMF1_WRITE_LEVEL">SK_RXMF1_WRITE_LEVEL</dfn>	0x0C68</u></td></tr>
<tr><th id="1111">1111</th><td><u>#define <dfn class="macro" id="_M/SK_RXMF1_READ_PTR" data-ref="_M/SK_RXMF1_READ_PTR">SK_RXMF1_READ_PTR</dfn>	0x0C70</u></td></tr>
<tr><th id="1112">1112</th><td><u>#define <dfn class="macro" id="_M/SK_RXMF1_READ_LEVEL" data-ref="_M/SK_RXMF1_READ_LEVEL">SK_RXMF1_READ_LEVEL</dfn>	0x0C78</u></td></tr>
<tr><th id="1113">1113</th><td></td></tr>
<tr><th id="1114">1114</th><td><i>/* Receive MAC FIFO 1 Control/Test */</i></td></tr>
<tr><th id="1115">1115</th><td><u>#define <dfn class="macro" id="_M/SK_RFCTL_WR_PTR_TST_ON" data-ref="_M/SK_RFCTL_WR_PTR_TST_ON">SK_RFCTL_WR_PTR_TST_ON</dfn>	0x00004000	/* Write pointer test on*/</u></td></tr>
<tr><th id="1116">1116</th><td><u>#define <dfn class="macro" id="_M/SK_RFCTL_WR_PTR_TST_OFF" data-ref="_M/SK_RFCTL_WR_PTR_TST_OFF">SK_RFCTL_WR_PTR_TST_OFF</dfn>	0x00002000	/* Write pointer test off */</u></td></tr>
<tr><th id="1117">1117</th><td><u>#define <dfn class="macro" id="_M/SK_RFCTL_WR_PTR_STEP" data-ref="_M/SK_RFCTL_WR_PTR_STEP">SK_RFCTL_WR_PTR_STEP</dfn>	0x00001000	/* Write pointer increment */</u></td></tr>
<tr><th id="1118">1118</th><td><u>#define <dfn class="macro" id="_M/SK_RFCTL_RD_PTR_TST_ON" data-ref="_M/SK_RFCTL_RD_PTR_TST_ON">SK_RFCTL_RD_PTR_TST_ON</dfn>	0x00000400	/* Read pointer test on */</u></td></tr>
<tr><th id="1119">1119</th><td><u>#define <dfn class="macro" id="_M/SK_RFCTL_RD_PTR_TST_OFF" data-ref="_M/SK_RFCTL_RD_PTR_TST_OFF">SK_RFCTL_RD_PTR_TST_OFF</dfn>	0x00000200	/* Read pointer test off */</u></td></tr>
<tr><th id="1120">1120</th><td><u>#define <dfn class="macro" id="_M/SK_RFCTL_RD_PTR_STEP" data-ref="_M/SK_RFCTL_RD_PTR_STEP">SK_RFCTL_RD_PTR_STEP</dfn>	0x00000100	/* Read pointer increment */</u></td></tr>
<tr><th id="1121">1121</th><td><u>#define <dfn class="macro" id="_M/SK_RFCTL_FIFO_FLUSH_ON" data-ref="_M/SK_RFCTL_FIFO_FLUSH_ON">SK_RFCTL_FIFO_FLUSH_ON</dfn>	0x00000080	/* RX FIFO Flush mode on */</u></td></tr>
<tr><th id="1122">1122</th><td><u>#define <dfn class="macro" id="_M/SK_RFCTL_FIFO_FLUSH_OFF" data-ref="_M/SK_RFCTL_FIFO_FLUSH_OFF">SK_RFCTL_FIFO_FLUSH_OFF</dfn> 0x00000040      /* RX FIFO Flsuh mode off */</u></td></tr>
<tr><th id="1123">1123</th><td><u>#define <dfn class="macro" id="_M/SK_RFCTL_RX_FIFO_OVER" data-ref="_M/SK_RFCTL_RX_FIFO_OVER">SK_RFCTL_RX_FIFO_OVER</dfn>	0x00000020	/* Clear IRQ RX FIFO Overrun */</u></td></tr>
<tr><th id="1124">1124</th><td><u>#define <dfn class="macro" id="_M/SK_RFCTL_FRAME_RX_DONE" data-ref="_M/SK_RFCTL_FRAME_RX_DONE">SK_RFCTL_FRAME_RX_DONE</dfn>	0x00000010	/* Clear IRQ Frame RX Done */</u></td></tr>
<tr><th id="1125">1125</th><td><u>#define <dfn class="macro" id="_M/SK_RFCTL_OPERATION_ON" data-ref="_M/SK_RFCTL_OPERATION_ON">SK_RFCTL_OPERATION_ON</dfn>	0x00000008	/* Operational mode on */</u></td></tr>
<tr><th id="1126">1126</th><td><u>#define <dfn class="macro" id="_M/SK_RFCTL_OPERATION_OFF" data-ref="_M/SK_RFCTL_OPERATION_OFF">SK_RFCTL_OPERATION_OFF</dfn>	0x00000004	/* Operational mode off */</u></td></tr>
<tr><th id="1127">1127</th><td><u>#define <dfn class="macro" id="_M/SK_RFCTL_RESET_CLEAR" data-ref="_M/SK_RFCTL_RESET_CLEAR">SK_RFCTL_RESET_CLEAR</dfn>	0x00000002	/* MAC FIFO Reset Clear */</u></td></tr>
<tr><th id="1128">1128</th><td><u>#define <dfn class="macro" id="_M/SK_RFCTL_RESET_SET" data-ref="_M/SK_RFCTL_RESET_SET">SK_RFCTL_RESET_SET</dfn>	0x00000001	/* MAC FIFO Reset Set */</u></td></tr>
<tr><th id="1129">1129</th><td></td></tr>
<tr><th id="1130">1130</th><td><u>#define <dfn class="macro" id="_M/SK_RFCTL_FIFO_THRESHOLD" data-ref="_M/SK_RFCTL_FIFO_THRESHOLD">SK_RFCTL_FIFO_THRESHOLD</dfn> 0x0a    /* flush threshold (default) */</u></td></tr>
<tr><th id="1131">1131</th><td></td></tr>
<tr><th id="1132">1132</th><td><i>/* Block 25 -- RX MAC FIFO 2 registers and LINK_SYNC counter */</i></td></tr>
<tr><th id="1133">1133</th><td><u>#define <dfn class="macro" id="_M/SK_RXF2_END" data-ref="_M/SK_RXF2_END">SK_RXF2_END</dfn>		0x0C80</u></td></tr>
<tr><th id="1134">1134</th><td><u>#define <dfn class="macro" id="_M/SK_RXF2_WPTR" data-ref="_M/SK_RXF2_WPTR">SK_RXF2_WPTR</dfn>		0x0C84</u></td></tr>
<tr><th id="1135">1135</th><td><u>#define <dfn class="macro" id="_M/SK_RXF2_RPTR" data-ref="_M/SK_RXF2_RPTR">SK_RXF2_RPTR</dfn>		0x0C8C</u></td></tr>
<tr><th id="1136">1136</th><td><u>#define <dfn class="macro" id="_M/SK_RXF2_PKTCNT" data-ref="_M/SK_RXF2_PKTCNT">SK_RXF2_PKTCNT</dfn>		0x0C90</u></td></tr>
<tr><th id="1137">1137</th><td><u>#define <dfn class="macro" id="_M/SK_RXF2_LVL" data-ref="_M/SK_RXF2_LVL">SK_RXF2_LVL</dfn>		0x0C94</u></td></tr>
<tr><th id="1138">1138</th><td><u>#define <dfn class="macro" id="_M/SK_RXF2_MACCTL" data-ref="_M/SK_RXF2_MACCTL">SK_RXF2_MACCTL</dfn>		0x0C98</u></td></tr>
<tr><th id="1139">1139</th><td><u>#define <dfn class="macro" id="_M/SK_RXF2_CTL" data-ref="_M/SK_RXF2_CTL">SK_RXF2_CTL</dfn>		0x0C9C</u></td></tr>
<tr><th id="1140">1140</th><td><u>#define <dfn class="macro" id="_M/SK_RXLED2_CNTINIT" data-ref="_M/SK_RXLED2_CNTINIT">SK_RXLED2_CNTINIT</dfn>	0x0CA0</u></td></tr>
<tr><th id="1141">1141</th><td><u>#define <dfn class="macro" id="_M/SK_RXLED2_COUNTER" data-ref="_M/SK_RXLED2_COUNTER">SK_RXLED2_COUNTER</dfn>	0x0CA4</u></td></tr>
<tr><th id="1142">1142</th><td><u>#define <dfn class="macro" id="_M/SK_RXLED2_CTL" data-ref="_M/SK_RXLED2_CTL">SK_RXLED2_CTL</dfn>		0x0CA8</u></td></tr>
<tr><th id="1143">1143</th><td><u>#define <dfn class="macro" id="_M/SK_RXLED2_TST" data-ref="_M/SK_RXLED2_TST">SK_RXLED2_TST</dfn>		0x0CA9</u></td></tr>
<tr><th id="1144">1144</th><td><u>#define <dfn class="macro" id="_M/SK_LINK_SYNC2_CINIT" data-ref="_M/SK_LINK_SYNC2_CINIT">SK_LINK_SYNC2_CINIT</dfn>	0x0CB0</u></td></tr>
<tr><th id="1145">1145</th><td><u>#define <dfn class="macro" id="_M/SK_LINK_SYNC2_COUNTER" data-ref="_M/SK_LINK_SYNC2_COUNTER">SK_LINK_SYNC2_COUNTER</dfn>	0x0CB4</u></td></tr>
<tr><th id="1146">1146</th><td><u>#define <dfn class="macro" id="_M/SK_LINK_SYNC2_CTL" data-ref="_M/SK_LINK_SYNC2_CTL">SK_LINK_SYNC2_CTL</dfn>	0x0CB8</u></td></tr>
<tr><th id="1147">1147</th><td><u>#define <dfn class="macro" id="_M/SK_LINK_SYNC2_TST" data-ref="_M/SK_LINK_SYNC2_TST">SK_LINK_SYNC2_TST</dfn>	0x0CB9</u></td></tr>
<tr><th id="1148">1148</th><td><u>#define <dfn class="macro" id="_M/SK_LINKLED2_CTL" data-ref="_M/SK_LINKLED2_CTL">SK_LINKLED2_CTL</dfn>		0x0CBC</u></td></tr>
<tr><th id="1149">1149</th><td></td></tr>
<tr><th id="1150">1150</th><td><u>#define <dfn class="macro" id="_M/SK_RXMACCTL_CLR_IRQ_NOSTS" data-ref="_M/SK_RXMACCTL_CLR_IRQ_NOSTS">SK_RXMACCTL_CLR_IRQ_NOSTS</dfn>	0x00000001</u></td></tr>
<tr><th id="1151">1151</th><td><u>#define <dfn class="macro" id="_M/SK_RXMACCTL_CLR_IRQ_NOTSTAMP" data-ref="_M/SK_RXMACCTL_CLR_IRQ_NOTSTAMP">SK_RXMACCTL_CLR_IRQ_NOTSTAMP</dfn>	0x00000002</u></td></tr>
<tr><th id="1152">1152</th><td><u>#define <dfn class="macro" id="_M/SK_RXMACCTL_TSTAMP_OFF" data-ref="_M/SK_RXMACCTL_TSTAMP_OFF">SK_RXMACCTL_TSTAMP_OFF</dfn>		0x00000004</u></td></tr>
<tr><th id="1153">1153</th><td><u>#define <dfn class="macro" id="_M/SK_RXMACCTL_RSTAMP_ON" data-ref="_M/SK_RXMACCTL_RSTAMP_ON">SK_RXMACCTL_RSTAMP_ON</dfn>		0x00000008</u></td></tr>
<tr><th id="1154">1154</th><td><u>#define <dfn class="macro" id="_M/SK_RXMACCTL_FLUSH_OFF" data-ref="_M/SK_RXMACCTL_FLUSH_OFF">SK_RXMACCTL_FLUSH_OFF</dfn>		0x00000010</u></td></tr>
<tr><th id="1155">1155</th><td><u>#define <dfn class="macro" id="_M/SK_RXMACCTL_FLUSH_ON" data-ref="_M/SK_RXMACCTL_FLUSH_ON">SK_RXMACCTL_FLUSH_ON</dfn>		0x00000020</u></td></tr>
<tr><th id="1156">1156</th><td><u>#define <dfn class="macro" id="_M/SK_RXMACCTL_PAUSE_OFF" data-ref="_M/SK_RXMACCTL_PAUSE_OFF">SK_RXMACCTL_PAUSE_OFF</dfn>		0x00000040</u></td></tr>
<tr><th id="1157">1157</th><td><u>#define <dfn class="macro" id="_M/SK_RXMACCTL_PAUSE_ON" data-ref="_M/SK_RXMACCTL_PAUSE_ON">SK_RXMACCTL_PAUSE_ON</dfn>		0x00000080</u></td></tr>
<tr><th id="1158">1158</th><td><u>#define <dfn class="macro" id="_M/SK_RXMACCTL_AFULL_OFF" data-ref="_M/SK_RXMACCTL_AFULL_OFF">SK_RXMACCTL_AFULL_OFF</dfn>		0x00000100</u></td></tr>
<tr><th id="1159">1159</th><td><u>#define <dfn class="macro" id="_M/SK_RXMACCTL_AFULL_ON" data-ref="_M/SK_RXMACCTL_AFULL_ON">SK_RXMACCTL_AFULL_ON</dfn>		0x00000200</u></td></tr>
<tr><th id="1160">1160</th><td><u>#define <dfn class="macro" id="_M/SK_RXMACCTL_VALIDTIME_PATCH_OFF" data-ref="_M/SK_RXMACCTL_VALIDTIME_PATCH_OFF">SK_RXMACCTL_VALIDTIME_PATCH_OFF</dfn>	0x00000400</u></td></tr>
<tr><th id="1161">1161</th><td><u>#define <dfn class="macro" id="_M/SK_RXMACCTL_VALIDTIME_PATCH_ON" data-ref="_M/SK_RXMACCTL_VALIDTIME_PATCH_ON">SK_RXMACCTL_VALIDTIME_PATCH_ON</dfn>	0x00000800</u></td></tr>
<tr><th id="1162">1162</th><td><u>#define <dfn class="macro" id="_M/SK_RXMACCTL_RXRDY_PATCH_OFF" data-ref="_M/SK_RXMACCTL_RXRDY_PATCH_OFF">SK_RXMACCTL_RXRDY_PATCH_OFF</dfn>	0x00001000</u></td></tr>
<tr><th id="1163">1163</th><td><u>#define <dfn class="macro" id="_M/SK_RXMACCTL_RXRDY_PATCH_ON" data-ref="_M/SK_RXMACCTL_RXRDY_PATCH_ON">SK_RXMACCTL_RXRDY_PATCH_ON</dfn>	0x00002000</u></td></tr>
<tr><th id="1164">1164</th><td><u>#define <dfn class="macro" id="_M/SK_RXMACCTL_STS_TIMEO" data-ref="_M/SK_RXMACCTL_STS_TIMEO">SK_RXMACCTL_STS_TIMEO</dfn>		0x00FF0000</u></td></tr>
<tr><th id="1165">1165</th><td><u>#define <dfn class="macro" id="_M/SK_RXMACCTL_TSTAMP_TIMEO" data-ref="_M/SK_RXMACCTL_TSTAMP_TIMEO">SK_RXMACCTL_TSTAMP_TIMEO</dfn>	0xFF000000</u></td></tr>
<tr><th id="1166">1166</th><td></td></tr>
<tr><th id="1167">1167</th><td><u>#define <dfn class="macro" id="_M/SK_RXLEDCTL_ENABLE" data-ref="_M/SK_RXLEDCTL_ENABLE">SK_RXLEDCTL_ENABLE</dfn>		0x0001</u></td></tr>
<tr><th id="1168">1168</th><td><u>#define <dfn class="macro" id="_M/SK_RXLEDCTL_COUNTER_STOP" data-ref="_M/SK_RXLEDCTL_COUNTER_STOP">SK_RXLEDCTL_COUNTER_STOP</dfn>	0x0002</u></td></tr>
<tr><th id="1169">1169</th><td><u>#define <dfn class="macro" id="_M/SK_RXLEDCTL_COUNTER_START" data-ref="_M/SK_RXLEDCTL_COUNTER_START">SK_RXLEDCTL_COUNTER_START</dfn>	0x0004</u></td></tr>
<tr><th id="1170">1170</th><td></td></tr>
<tr><th id="1171">1171</th><td><u>#define <dfn class="macro" id="_M/SK_LINKLED_OFF" data-ref="_M/SK_LINKLED_OFF">SK_LINKLED_OFF</dfn>			0x0001</u></td></tr>
<tr><th id="1172">1172</th><td><u>#define <dfn class="macro" id="_M/SK_LINKLED_ON" data-ref="_M/SK_LINKLED_ON">SK_LINKLED_ON</dfn>			0x0002</u></td></tr>
<tr><th id="1173">1173</th><td><u>#define <dfn class="macro" id="_M/SK_LINKLED_LINKSYNC_OFF" data-ref="_M/SK_LINKLED_LINKSYNC_OFF">SK_LINKLED_LINKSYNC_OFF</dfn>		0x0004</u></td></tr>
<tr><th id="1174">1174</th><td><u>#define <dfn class="macro" id="_M/SK_LINKLED_LINKSYNC_ON" data-ref="_M/SK_LINKLED_LINKSYNC_ON">SK_LINKLED_LINKSYNC_ON</dfn>		0x0008</u></td></tr>
<tr><th id="1175">1175</th><td><u>#define <dfn class="macro" id="_M/SK_LINKLED_BLINK_OFF" data-ref="_M/SK_LINKLED_BLINK_OFF">SK_LINKLED_BLINK_OFF</dfn>		0x0010</u></td></tr>
<tr><th id="1176">1176</th><td><u>#define <dfn class="macro" id="_M/SK_LINKLED_BLINK_ON" data-ref="_M/SK_LINKLED_BLINK_ON">SK_LINKLED_BLINK_ON</dfn>		0x0020</u></td></tr>
<tr><th id="1177">1177</th><td></td></tr>
<tr><th id="1178">1178</th><td><i>/* Block 26 -- TX MAC FIFO 1 registers  */</i></td></tr>
<tr><th id="1179">1179</th><td><u>#define <dfn class="macro" id="_M/SK_TXF1_END" data-ref="_M/SK_TXF1_END">SK_TXF1_END</dfn>		0x0D00</u></td></tr>
<tr><th id="1180">1180</th><td><u>#define <dfn class="macro" id="_M/SK_TXF1_WPTR" data-ref="_M/SK_TXF1_WPTR">SK_TXF1_WPTR</dfn>		0x0D04</u></td></tr>
<tr><th id="1181">1181</th><td><u>#define <dfn class="macro" id="_M/SK_TXF1_RPTR" data-ref="_M/SK_TXF1_RPTR">SK_TXF1_RPTR</dfn>		0x0D0C</u></td></tr>
<tr><th id="1182">1182</th><td><u>#define <dfn class="macro" id="_M/SK_TXF1_PKTCNT" data-ref="_M/SK_TXF1_PKTCNT">SK_TXF1_PKTCNT</dfn>		0x0D10</u></td></tr>
<tr><th id="1183">1183</th><td><u>#define <dfn class="macro" id="_M/SK_TXF1_LVL" data-ref="_M/SK_TXF1_LVL">SK_TXF1_LVL</dfn>		0x0D14</u></td></tr>
<tr><th id="1184">1184</th><td><u>#define <dfn class="macro" id="_M/SK_TXF1_MACCTL" data-ref="_M/SK_TXF1_MACCTL">SK_TXF1_MACCTL</dfn>		0x0D18</u></td></tr>
<tr><th id="1185">1185</th><td><u>#define <dfn class="macro" id="_M/SK_TXF1_CTL" data-ref="_M/SK_TXF1_CTL">SK_TXF1_CTL</dfn>		0x0D1C</u></td></tr>
<tr><th id="1186">1186</th><td><u>#define <dfn class="macro" id="_M/SK_TXLED1_CNTINIT" data-ref="_M/SK_TXLED1_CNTINIT">SK_TXLED1_CNTINIT</dfn>	0x0D20</u></td></tr>
<tr><th id="1187">1187</th><td><u>#define <dfn class="macro" id="_M/SK_TXLED1_COUNTER" data-ref="_M/SK_TXLED1_COUNTER">SK_TXLED1_COUNTER</dfn>	0x0D24</u></td></tr>
<tr><th id="1188">1188</th><td><u>#define <dfn class="macro" id="_M/SK_TXLED1_CTL" data-ref="_M/SK_TXLED1_CTL">SK_TXLED1_CTL</dfn>		0x0D28</u></td></tr>
<tr><th id="1189">1189</th><td><u>#define <dfn class="macro" id="_M/SK_TXLED1_TST" data-ref="_M/SK_TXLED1_TST">SK_TXLED1_TST</dfn>		0x0D29</u></td></tr>
<tr><th id="1190">1190</th><td></td></tr>
<tr><th id="1191">1191</th><td><i>/* Transmit MAC FIFO 1 (Yukon Only) */</i></td></tr>
<tr><th id="1192">1192</th><td><u>#define <dfn class="macro" id="_M/SK_TXMF1_END" data-ref="_M/SK_TXMF1_END">SK_TXMF1_END</dfn>		0x0D40</u></td></tr>
<tr><th id="1193">1193</th><td><u>#define <dfn class="macro" id="_M/SK_TXMF1_THRESHOLD" data-ref="_M/SK_TXMF1_THRESHOLD">SK_TXMF1_THRESHOLD</dfn>	0x0D44</u></td></tr>
<tr><th id="1194">1194</th><td><u>#define <dfn class="macro" id="_M/SK_TXMF1_CTRL_TEST" data-ref="_M/SK_TXMF1_CTRL_TEST">SK_TXMF1_CTRL_TEST</dfn>	0x0D48</u></td></tr>
<tr><th id="1195">1195</th><td><u>#define <dfn class="macro" id="_M/SK_TXMF1_WRITE_PTR" data-ref="_M/SK_TXMF1_WRITE_PTR">SK_TXMF1_WRITE_PTR</dfn>	0x0D60</u></td></tr>
<tr><th id="1196">1196</th><td><u>#define <dfn class="macro" id="_M/SK_TXMF1_WRITE_SHADOW" data-ref="_M/SK_TXMF1_WRITE_SHADOW">SK_TXMF1_WRITE_SHADOW</dfn>	0x0D64</u></td></tr>
<tr><th id="1197">1197</th><td><u>#define <dfn class="macro" id="_M/SK_TXMF1_WRITE_LEVEL" data-ref="_M/SK_TXMF1_WRITE_LEVEL">SK_TXMF1_WRITE_LEVEL</dfn>	0x0D68</u></td></tr>
<tr><th id="1198">1198</th><td><u>#define <dfn class="macro" id="_M/SK_TXMF1_READ_PTR" data-ref="_M/SK_TXMF1_READ_PTR">SK_TXMF1_READ_PTR</dfn>	0x0D70</u></td></tr>
<tr><th id="1199">1199</th><td><u>#define <dfn class="macro" id="_M/SK_TXMF1_RESTART_PTR" data-ref="_M/SK_TXMF1_RESTART_PTR">SK_TXMF1_RESTART_PTR</dfn>	0x0D74</u></td></tr>
<tr><th id="1200">1200</th><td><u>#define <dfn class="macro" id="_M/SK_TXMF1_READ_LEVEL" data-ref="_M/SK_TXMF1_READ_LEVEL">SK_TXMF1_READ_LEVEL</dfn>	0x0D78</u></td></tr>
<tr><th id="1201">1201</th><td></td></tr>
<tr><th id="1202">1202</th><td><i>/* Transmit MAC FIFO Control/Test */</i></td></tr>
<tr><th id="1203">1203</th><td><u>#define <dfn class="macro" id="_M/SK_TFCTL_WR_PTR_TST_ON" data-ref="_M/SK_TFCTL_WR_PTR_TST_ON">SK_TFCTL_WR_PTR_TST_ON</dfn>	0x00004000	/* Write pointer test on*/</u></td></tr>
<tr><th id="1204">1204</th><td><u>#define <dfn class="macro" id="_M/SK_TFCTL_WR_PTR_TST_OFF" data-ref="_M/SK_TFCTL_WR_PTR_TST_OFF">SK_TFCTL_WR_PTR_TST_OFF</dfn>	0x00002000	/* Write pointer test off */</u></td></tr>
<tr><th id="1205">1205</th><td><u>#define <dfn class="macro" id="_M/SK_TFCTL_WR_PTR_STEP" data-ref="_M/SK_TFCTL_WR_PTR_STEP">SK_TFCTL_WR_PTR_STEP</dfn>	0x00001000	/* Write pointer increment */</u></td></tr>
<tr><th id="1206">1206</th><td><u>#define <dfn class="macro" id="_M/SK_TFCTL_RD_PTR_TST_ON" data-ref="_M/SK_TFCTL_RD_PTR_TST_ON">SK_TFCTL_RD_PTR_TST_ON</dfn>	0x00000400	/* Read pointer test on */</u></td></tr>
<tr><th id="1207">1207</th><td><u>#define <dfn class="macro" id="_M/SK_TFCTL_RD_PTR_TST_OFF" data-ref="_M/SK_TFCTL_RD_PTR_TST_OFF">SK_TFCTL_RD_PTR_TST_OFF</dfn>	0x00000200	/* Read pointer test off */</u></td></tr>
<tr><th id="1208">1208</th><td><u>#define <dfn class="macro" id="_M/SK_TFCTL_RD_PTR_STEP" data-ref="_M/SK_TFCTL_RD_PTR_STEP">SK_TFCTL_RD_PTR_STEP</dfn>	0x00000100	/* Read pointer increment */</u></td></tr>
<tr><th id="1209">1209</th><td><u>#define <dfn class="macro" id="_M/SK_TFCTL_TX_FIFO_UNDER" data-ref="_M/SK_TFCTL_TX_FIFO_UNDER">SK_TFCTL_TX_FIFO_UNDER</dfn>	0x00000040	/* Clear IRQ TX FIFO Under */</u></td></tr>
<tr><th id="1210">1210</th><td><u>#define <dfn class="macro" id="_M/SK_TFCTL_FRAME_TX_DONE" data-ref="_M/SK_TFCTL_FRAME_TX_DONE">SK_TFCTL_FRAME_TX_DONE</dfn>	0x00000020	/* Clear IRQ Frame TX Done */</u></td></tr>
<tr><th id="1211">1211</th><td><u>#define <dfn class="macro" id="_M/SK_TFCTL_IRQ_PARITY_ER" data-ref="_M/SK_TFCTL_IRQ_PARITY_ER">SK_TFCTL_IRQ_PARITY_ER</dfn>	0x00000010	/* Clear IRQ Parity Error */</u></td></tr>
<tr><th id="1212">1212</th><td><u>#define <dfn class="macro" id="_M/SK_TFCTL_OPERATION_ON" data-ref="_M/SK_TFCTL_OPERATION_ON">SK_TFCTL_OPERATION_ON</dfn>	0x00000008	/* Operational mode on */</u></td></tr>
<tr><th id="1213">1213</th><td><u>#define <dfn class="macro" id="_M/SK_TFCTL_OPERATION_OFF" data-ref="_M/SK_TFCTL_OPERATION_OFF">SK_TFCTL_OPERATION_OFF</dfn>	0x00000004	/* Operational mode off */</u></td></tr>
<tr><th id="1214">1214</th><td><u>#define <dfn class="macro" id="_M/SK_TFCTL_RESET_CLEAR" data-ref="_M/SK_TFCTL_RESET_CLEAR">SK_TFCTL_RESET_CLEAR</dfn>	0x00000002	/* MAC FIFO Reset Clear */</u></td></tr>
<tr><th id="1215">1215</th><td><u>#define <dfn class="macro" id="_M/SK_TFCTL_RESET_SET" data-ref="_M/SK_TFCTL_RESET_SET">SK_TFCTL_RESET_SET</dfn>	0x00000001	/* MAC FIFO Reset Set */</u></td></tr>
<tr><th id="1216">1216</th><td></td></tr>
<tr><th id="1217">1217</th><td><i>/* Block 27 -- TX MAC FIFO 2 registers  */</i></td></tr>
<tr><th id="1218">1218</th><td><u>#define <dfn class="macro" id="_M/SK_TXF2_END" data-ref="_M/SK_TXF2_END">SK_TXF2_END</dfn>		0x0D80</u></td></tr>
<tr><th id="1219">1219</th><td><u>#define <dfn class="macro" id="_M/SK_TXF2_WPTR" data-ref="_M/SK_TXF2_WPTR">SK_TXF2_WPTR</dfn>		0x0D84</u></td></tr>
<tr><th id="1220">1220</th><td><u>#define <dfn class="macro" id="_M/SK_TXF2_RPTR" data-ref="_M/SK_TXF2_RPTR">SK_TXF2_RPTR</dfn>		0x0D8C</u></td></tr>
<tr><th id="1221">1221</th><td><u>#define <dfn class="macro" id="_M/SK_TXF2_PKTCNT" data-ref="_M/SK_TXF2_PKTCNT">SK_TXF2_PKTCNT</dfn>		0x0D90</u></td></tr>
<tr><th id="1222">1222</th><td><u>#define <dfn class="macro" id="_M/SK_TXF2_LVL" data-ref="_M/SK_TXF2_LVL">SK_TXF2_LVL</dfn>		0x0D94</u></td></tr>
<tr><th id="1223">1223</th><td><u>#define <dfn class="macro" id="_M/SK_TXF2_MACCTL" data-ref="_M/SK_TXF2_MACCTL">SK_TXF2_MACCTL</dfn>		0x0D98</u></td></tr>
<tr><th id="1224">1224</th><td><u>#define <dfn class="macro" id="_M/SK_TXF2_CTL" data-ref="_M/SK_TXF2_CTL">SK_TXF2_CTL</dfn>		0x0D9C</u></td></tr>
<tr><th id="1225">1225</th><td><u>#define <dfn class="macro" id="_M/SK_TXLED2_CNTINIT" data-ref="_M/SK_TXLED2_CNTINIT">SK_TXLED2_CNTINIT</dfn>	0x0DA0</u></td></tr>
<tr><th id="1226">1226</th><td><u>#define <dfn class="macro" id="_M/SK_TXLED2_COUNTER" data-ref="_M/SK_TXLED2_COUNTER">SK_TXLED2_COUNTER</dfn>	0x0DA4</u></td></tr>
<tr><th id="1227">1227</th><td><u>#define <dfn class="macro" id="_M/SK_TXLED2_CTL" data-ref="_M/SK_TXLED2_CTL">SK_TXLED2_CTL</dfn>		0x0DA8</u></td></tr>
<tr><th id="1228">1228</th><td><u>#define <dfn class="macro" id="_M/SK_TXLED2_TST" data-ref="_M/SK_TXLED2_TST">SK_TXLED2_TST</dfn>		0x0DA9</u></td></tr>
<tr><th id="1229">1229</th><td></td></tr>
<tr><th id="1230">1230</th><td><u>#define <dfn class="macro" id="_M/SK_TXMACCTL_XMAC_RESET" data-ref="_M/SK_TXMACCTL_XMAC_RESET">SK_TXMACCTL_XMAC_RESET</dfn>		0x00000001</u></td></tr>
<tr><th id="1231">1231</th><td><u>#define <dfn class="macro" id="_M/SK_TXMACCTL_XMAC_UNRESET" data-ref="_M/SK_TXMACCTL_XMAC_UNRESET">SK_TXMACCTL_XMAC_UNRESET</dfn>	0x00000002</u></td></tr>
<tr><th id="1232">1232</th><td><u>#define <dfn class="macro" id="_M/SK_TXMACCTL_LOOP_OFF" data-ref="_M/SK_TXMACCTL_LOOP_OFF">SK_TXMACCTL_LOOP_OFF</dfn>		0x00000004</u></td></tr>
<tr><th id="1233">1233</th><td><u>#define <dfn class="macro" id="_M/SK_TXMACCTL_LOOP_ON" data-ref="_M/SK_TXMACCTL_LOOP_ON">SK_TXMACCTL_LOOP_ON</dfn>		0x00000008</u></td></tr>
<tr><th id="1234">1234</th><td><u>#define <dfn class="macro" id="_M/SK_TXMACCTL_FLUSH_OFF" data-ref="_M/SK_TXMACCTL_FLUSH_OFF">SK_TXMACCTL_FLUSH_OFF</dfn>		0x00000010</u></td></tr>
<tr><th id="1235">1235</th><td><u>#define <dfn class="macro" id="_M/SK_TXMACCTL_FLUSH_ON" data-ref="_M/SK_TXMACCTL_FLUSH_ON">SK_TXMACCTL_FLUSH_ON</dfn>		0x00000020</u></td></tr>
<tr><th id="1236">1236</th><td><u>#define <dfn class="macro" id="_M/SK_TXMACCTL_WAITEMPTY_OFF" data-ref="_M/SK_TXMACCTL_WAITEMPTY_OFF">SK_TXMACCTL_WAITEMPTY_OFF</dfn>	0x00000040</u></td></tr>
<tr><th id="1237">1237</th><td><u>#define <dfn class="macro" id="_M/SK_TXMACCTL_WAITEMPTY_ON" data-ref="_M/SK_TXMACCTL_WAITEMPTY_ON">SK_TXMACCTL_WAITEMPTY_ON</dfn>	0x00000080</u></td></tr>
<tr><th id="1238">1238</th><td><u>#define <dfn class="macro" id="_M/SK_TXMACCTL_AFULL_OFF" data-ref="_M/SK_TXMACCTL_AFULL_OFF">SK_TXMACCTL_AFULL_OFF</dfn>		0x00000100</u></td></tr>
<tr><th id="1239">1239</th><td><u>#define <dfn class="macro" id="_M/SK_TXMACCTL_AFULL_ON" data-ref="_M/SK_TXMACCTL_AFULL_ON">SK_TXMACCTL_AFULL_ON</dfn>		0x00000200</u></td></tr>
<tr><th id="1240">1240</th><td><u>#define <dfn class="macro" id="_M/SK_TXMACCTL_TXRDY_PATCH_OFF" data-ref="_M/SK_TXMACCTL_TXRDY_PATCH_OFF">SK_TXMACCTL_TXRDY_PATCH_OFF</dfn>	0x00000400</u></td></tr>
<tr><th id="1241">1241</th><td><u>#define <dfn class="macro" id="_M/SK_TXMACCTL_RXRDY_PATCH_ON" data-ref="_M/SK_TXMACCTL_RXRDY_PATCH_ON">SK_TXMACCTL_RXRDY_PATCH_ON</dfn>	0x00000800</u></td></tr>
<tr><th id="1242">1242</th><td><u>#define <dfn class="macro" id="_M/SK_TXMACCTL_PKT_RECOVERY_OFF" data-ref="_M/SK_TXMACCTL_PKT_RECOVERY_OFF">SK_TXMACCTL_PKT_RECOVERY_OFF</dfn>	0x00001000</u></td></tr>
<tr><th id="1243">1243</th><td><u>#define <dfn class="macro" id="_M/SK_TXMACCTL_PKT_RECOVERY_ON" data-ref="_M/SK_TXMACCTL_PKT_RECOVERY_ON">SK_TXMACCTL_PKT_RECOVERY_ON</dfn>	0x00002000</u></td></tr>
<tr><th id="1244">1244</th><td><u>#define <dfn class="macro" id="_M/SK_TXMACCTL_CLR_IRQ_PERR" data-ref="_M/SK_TXMACCTL_CLR_IRQ_PERR">SK_TXMACCTL_CLR_IRQ_PERR</dfn>	0x00008000</u></td></tr>
<tr><th id="1245">1245</th><td><u>#define <dfn class="macro" id="_M/SK_TXMACCTL_WAITAFTERFLUSH" data-ref="_M/SK_TXMACCTL_WAITAFTERFLUSH">SK_TXMACCTL_WAITAFTERFLUSH</dfn>	0x00010000</u></td></tr>
<tr><th id="1246">1246</th><td></td></tr>
<tr><th id="1247">1247</th><td><u>#define <dfn class="macro" id="_M/SK_TXLEDCTL_ENABLE" data-ref="_M/SK_TXLEDCTL_ENABLE">SK_TXLEDCTL_ENABLE</dfn>		0x0001</u></td></tr>
<tr><th id="1248">1248</th><td><u>#define <dfn class="macro" id="_M/SK_TXLEDCTL_COUNTER_STOP" data-ref="_M/SK_TXLEDCTL_COUNTER_STOP">SK_TXLEDCTL_COUNTER_STOP</dfn>	0x0002</u></td></tr>
<tr><th id="1249">1249</th><td><u>#define <dfn class="macro" id="_M/SK_TXLEDCTL_COUNTER_START" data-ref="_M/SK_TXLEDCTL_COUNTER_START">SK_TXLEDCTL_COUNTER_START</dfn>	0x0004</u></td></tr>
<tr><th id="1250">1250</th><td></td></tr>
<tr><th id="1251">1251</th><td><u>#define <dfn class="macro" id="_M/SK_FIFO_RESET" data-ref="_M/SK_FIFO_RESET">SK_FIFO_RESET</dfn>		0x00000001</u></td></tr>
<tr><th id="1252">1252</th><td><u>#define <dfn class="macro" id="_M/SK_FIFO_UNRESET" data-ref="_M/SK_FIFO_UNRESET">SK_FIFO_UNRESET</dfn>		0x00000002</u></td></tr>
<tr><th id="1253">1253</th><td><u>#define <dfn class="macro" id="_M/SK_FIFO_OFF" data-ref="_M/SK_FIFO_OFF">SK_FIFO_OFF</dfn>		0x00000004</u></td></tr>
<tr><th id="1254">1254</th><td><u>#define <dfn class="macro" id="_M/SK_FIFO_ON" data-ref="_M/SK_FIFO_ON">SK_FIFO_ON</dfn>		0x00000008</u></td></tr>
<tr><th id="1255">1255</th><td></td></tr>
<tr><th id="1256">1256</th><td><i>/* Block 28 -- Descriptor Poll Timer */</i></td></tr>
<tr><th id="1257">1257</th><td><u>#define <dfn class="macro" id="_M/SK_DPT_INIT" data-ref="_M/SK_DPT_INIT">SK_DPT_INIT</dfn>		0x0e00	/* Initial value 24 bits */</u></td></tr>
<tr><th id="1258">1258</th><td><u>#define <dfn class="macro" id="_M/SK_DPT_TIMER" data-ref="_M/SK_DPT_TIMER">SK_DPT_TIMER</dfn>		0x0e04	/* Mul of 78.12MHz clk (24b) */</u></td></tr>
<tr><th id="1259">1259</th><td></td></tr>
<tr><th id="1260">1260</th><td><u>#define <dfn class="macro" id="_M/SK_DPT_TIMER_MAX" data-ref="_M/SK_DPT_TIMER_MAX">SK_DPT_TIMER_MAX</dfn>	0x00ffffffff	/* 214.75ms at 78.125MHz */</u></td></tr>
<tr><th id="1261">1261</th><td></td></tr>
<tr><th id="1262">1262</th><td><u>#define <dfn class="macro" id="_M/SK_DPT_TIMER_CTRL" data-ref="_M/SK_DPT_TIMER_CTRL">SK_DPT_TIMER_CTRL</dfn>	0x0e08	/* Timer Control 8 bits */</u></td></tr>
<tr><th id="1263">1263</th><td><u>#define <dfn class="macro" id="_M/SK_DPT_TCTL_STOP" data-ref="_M/SK_DPT_TCTL_STOP">SK_DPT_TCTL_STOP</dfn>	0x01	/* Stop Timer */</u></td></tr>
<tr><th id="1264">1264</th><td><u>#define <dfn class="macro" id="_M/SK_DPT_TCTL_START" data-ref="_M/SK_DPT_TCTL_START">SK_DPT_TCTL_START</dfn>	0x02	/* Start Timer */</u></td></tr>
<tr><th id="1265">1265</th><td></td></tr>
<tr><th id="1266">1266</th><td><u>#define <dfn class="macro" id="_M/SK_DPT_TIMER_TEST" data-ref="_M/SK_DPT_TIMER_TEST">SK_DPT_TIMER_TEST</dfn>	0x0e0a	/* Timer Test 16 bits */</u></td></tr>
<tr><th id="1267">1267</th><td><u>#define <dfn class="macro" id="_M/SK_DPT_TTEST_STEP" data-ref="_M/SK_DPT_TTEST_STEP">SK_DPT_TTEST_STEP</dfn>	0x0001	/* Timer Decrement */</u></td></tr>
<tr><th id="1268">1268</th><td><u>#define <dfn class="macro" id="_M/SK_DPT_TTEST_OFF" data-ref="_M/SK_DPT_TTEST_OFF">SK_DPT_TTEST_OFF</dfn>	0x0002	/* Test Mode Off */</u></td></tr>
<tr><th id="1269">1269</th><td><u>#define <dfn class="macro" id="_M/SK_DPT_TTEST_ON" data-ref="_M/SK_DPT_TTEST_ON">SK_DPT_TTEST_ON</dfn>		0x0004	/* Test Mode On */</u></td></tr>
<tr><th id="1270">1270</th><td></td></tr>
<tr><th id="1271">1271</th><td><u>#define <dfn class="macro" id="_M/SK_TSTAMP_COUNT" data-ref="_M/SK_TSTAMP_COUNT">SK_TSTAMP_COUNT</dfn>		0x0e14</u></td></tr>
<tr><th id="1272">1272</th><td><u>#define <dfn class="macro" id="_M/SK_TSTAMP_CTL" data-ref="_M/SK_TSTAMP_CTL">SK_TSTAMP_CTL</dfn>		0x0e18</u></td></tr>
<tr><th id="1273">1273</th><td></td></tr>
<tr><th id="1274">1274</th><td><u>#define <dfn class="macro" id="_M/SK_TSTAMP_IRQ_CLEAR" data-ref="_M/SK_TSTAMP_IRQ_CLEAR">SK_TSTAMP_IRQ_CLEAR</dfn>	0x01</u></td></tr>
<tr><th id="1275">1275</th><td><u>#define <dfn class="macro" id="_M/SK_TSTAMP_STOP" data-ref="_M/SK_TSTAMP_STOP">SK_TSTAMP_STOP</dfn>		0x02</u></td></tr>
<tr><th id="1276">1276</th><td><u>#define <dfn class="macro" id="_M/SK_TSTAMP_START" data-ref="_M/SK_TSTAMP_START">SK_TSTAMP_START</dfn>		0x04</u></td></tr>
<tr><th id="1277">1277</th><td></td></tr>
<tr><th id="1278">1278</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_ASF_CSR" data-ref="_M/SK_Y2_ASF_CSR">SK_Y2_ASF_CSR</dfn>		0x0e68</u></td></tr>
<tr><th id="1279">1279</th><td></td></tr>
<tr><th id="1280">1280</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_ASF_RESET" data-ref="_M/SK_Y2_ASF_RESET">SK_Y2_ASF_RESET</dfn>		0x08</u></td></tr>
<tr><th id="1281">1281</th><td></td></tr>
<tr><th id="1282">1282</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_LEV_ITIMERINIT" data-ref="_M/SK_Y2_LEV_ITIMERINIT">SK_Y2_LEV_ITIMERINIT</dfn>	0x0eb0</u></td></tr>
<tr><th id="1283">1283</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_LEV_ITIMERCTL" data-ref="_M/SK_Y2_LEV_ITIMERCTL">SK_Y2_LEV_ITIMERCTL</dfn>	0x0eb8</u></td></tr>
<tr><th id="1284">1284</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_TX_ITIMERINIT" data-ref="_M/SK_Y2_TX_ITIMERINIT">SK_Y2_TX_ITIMERINIT</dfn>	0x0ec0</u></td></tr>
<tr><th id="1285">1285</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_TX_ITIMERCTL" data-ref="_M/SK_Y2_TX_ITIMERCTL">SK_Y2_TX_ITIMERCTL</dfn>	0x0ec8</u></td></tr>
<tr><th id="1286">1286</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_ISR_ITIMERINIT" data-ref="_M/SK_Y2_ISR_ITIMERINIT">SK_Y2_ISR_ITIMERINIT</dfn>	0x0ed0</u></td></tr>
<tr><th id="1287">1287</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_ISR_ITIMERCTL" data-ref="_M/SK_Y2_ISR_ITIMERCTL">SK_Y2_ISR_ITIMERCTL</dfn>	0x0ed8</u></td></tr>
<tr><th id="1288">1288</th><td></td></tr>
<tr><th id="1289">1289</th><td><i>/* Block 29 -- Status BMU (Yukon-2 only) */</i></td></tr>
<tr><th id="1290">1290</th><td><u>#define <dfn class="macro" id="_M/SK_STAT_BMU_CSR" data-ref="_M/SK_STAT_BMU_CSR">SK_STAT_BMU_CSR</dfn>		0x0e80</u></td></tr>
<tr><th id="1291">1291</th><td><u>#define <dfn class="macro" id="_M/SK_STAT_BMU_LIDX" data-ref="_M/SK_STAT_BMU_LIDX">SK_STAT_BMU_LIDX</dfn>	0x0e84</u></td></tr>
<tr><th id="1292">1292</th><td><u>#define <dfn class="macro" id="_M/SK_STAT_BMU_ADDRLO" data-ref="_M/SK_STAT_BMU_ADDRLO">SK_STAT_BMU_ADDRLO</dfn>	0x0e88</u></td></tr>
<tr><th id="1293">1293</th><td><u>#define <dfn class="macro" id="_M/SK_STAT_BMU_ADDRHI" data-ref="_M/SK_STAT_BMU_ADDRHI">SK_STAT_BMU_ADDRHI</dfn>	0x0e8c</u></td></tr>
<tr><th id="1294">1294</th><td><u>#define <dfn class="macro" id="_M/SK_STAT_BMU_TXA1_RIDX" data-ref="_M/SK_STAT_BMU_TXA1_RIDX">SK_STAT_BMU_TXA1_RIDX</dfn>	0x0e90</u></td></tr>
<tr><th id="1295">1295</th><td><u>#define <dfn class="macro" id="_M/SK_STAT_BMU_TXS1_RIDX" data-ref="_M/SK_STAT_BMU_TXS1_RIDX">SK_STAT_BMU_TXS1_RIDX</dfn>	0x0e92</u></td></tr>
<tr><th id="1296">1296</th><td><u>#define <dfn class="macro" id="_M/SK_STAT_BMU_TXA2_RIDX" data-ref="_M/SK_STAT_BMU_TXA2_RIDX">SK_STAT_BMU_TXA2_RIDX</dfn>	0x0e94</u></td></tr>
<tr><th id="1297">1297</th><td><u>#define <dfn class="macro" id="_M/SK_STAT_BMU_TXS2_RIDX" data-ref="_M/SK_STAT_BMU_TXS2_RIDX">SK_STAT_BMU_TXS2_RIDX</dfn>	0x0e96</u></td></tr>
<tr><th id="1298">1298</th><td><u>#define <dfn class="macro" id="_M/SK_STAT_BMU_TX_THRESH" data-ref="_M/SK_STAT_BMU_TX_THRESH">SK_STAT_BMU_TX_THRESH</dfn>	0x0e98</u></td></tr>
<tr><th id="1299">1299</th><td><u>#define <dfn class="macro" id="_M/SK_STAT_BMU_PUTIDX" data-ref="_M/SK_STAT_BMU_PUTIDX">SK_STAT_BMU_PUTIDX</dfn>	0x0e9c</u></td></tr>
<tr><th id="1300">1300</th><td><u>#define <dfn class="macro" id="_M/SK_STAT_BMU_FIFOWP" data-ref="_M/SK_STAT_BMU_FIFOWP">SK_STAT_BMU_FIFOWP</dfn>	0x0ea0</u></td></tr>
<tr><th id="1301">1301</th><td><u>#define <dfn class="macro" id="_M/SK_STAT_BMU_FIFORP" data-ref="_M/SK_STAT_BMU_FIFORP">SK_STAT_BMU_FIFORP</dfn>	0x0ea4</u></td></tr>
<tr><th id="1302">1302</th><td><u>#define <dfn class="macro" id="_M/SK_STAT_BMU_FIFORSP" data-ref="_M/SK_STAT_BMU_FIFORSP">SK_STAT_BMU_FIFORSP</dfn>	0x0ea6</u></td></tr>
<tr><th id="1303">1303</th><td><u>#define <dfn class="macro" id="_M/SK_STAT_BMU_FIFOLV" data-ref="_M/SK_STAT_BMU_FIFOLV">SK_STAT_BMU_FIFOLV</dfn>	0x0ea8</u></td></tr>
<tr><th id="1304">1304</th><td><u>#define <dfn class="macro" id="_M/SK_STAT_BMU_FIFOSLV" data-ref="_M/SK_STAT_BMU_FIFOSLV">SK_STAT_BMU_FIFOSLV</dfn>	0x0eaa</u></td></tr>
<tr><th id="1305">1305</th><td><u>#define <dfn class="macro" id="_M/SK_STAT_BMU_FIFOWM" data-ref="_M/SK_STAT_BMU_FIFOWM">SK_STAT_BMU_FIFOWM</dfn>	0x0eac</u></td></tr>
<tr><th id="1306">1306</th><td><u>#define <dfn class="macro" id="_M/SK_STAT_BMU_FIFOIWM" data-ref="_M/SK_STAT_BMU_FIFOIWM">SK_STAT_BMU_FIFOIWM</dfn>	0x0ead</u></td></tr>
<tr><th id="1307">1307</th><td></td></tr>
<tr><th id="1308">1308</th><td><u>#define <dfn class="macro" id="_M/SK_STAT_BMU_RESET" data-ref="_M/SK_STAT_BMU_RESET">SK_STAT_BMU_RESET</dfn>	0x00000001</u></td></tr>
<tr><th id="1309">1309</th><td><u>#define <dfn class="macro" id="_M/SK_STAT_BMU_UNRESET" data-ref="_M/SK_STAT_BMU_UNRESET">SK_STAT_BMU_UNRESET</dfn>	0x00000002</u></td></tr>
<tr><th id="1310">1310</th><td><u>#define <dfn class="macro" id="_M/SK_STAT_BMU_OFF" data-ref="_M/SK_STAT_BMU_OFF">SK_STAT_BMU_OFF</dfn>		0x00000004</u></td></tr>
<tr><th id="1311">1311</th><td><u>#define <dfn class="macro" id="_M/SK_STAT_BMU_ON" data-ref="_M/SK_STAT_BMU_ON">SK_STAT_BMU_ON</dfn>		0x00000008</u></td></tr>
<tr><th id="1312">1312</th><td><u>#define <dfn class="macro" id="_M/SK_STAT_BMU_IRQ_CLEAR" data-ref="_M/SK_STAT_BMU_IRQ_CLEAR">SK_STAT_BMU_IRQ_CLEAR</dfn>	0x00000010</u></td></tr>
<tr><th id="1313">1313</th><td></td></tr>
<tr><th id="1314">1314</th><td><u>#define <dfn class="macro" id="_M/SK_STAT_BMU_TXTHIDX_MSK" data-ref="_M/SK_STAT_BMU_TXTHIDX_MSK">SK_STAT_BMU_TXTHIDX_MSK</dfn>	0x0fff</u></td></tr>
<tr><th id="1315">1315</th><td></td></tr>
<tr><th id="1316">1316</th><td><i>/* Block 30 -- GMAC/GPHY Control Registers (Yukon Only)*/</i></td></tr>
<tr><th id="1317">1317</th><td><u>#define <dfn class="macro" id="_M/SK_GMAC_CTRL" data-ref="_M/SK_GMAC_CTRL">SK_GMAC_CTRL</dfn>		0x0f00	/* GMAC Control Register */</u></td></tr>
<tr><th id="1318">1318</th><td><u>#define <dfn class="macro" id="_M/SK_GPHY_CTRL" data-ref="_M/SK_GPHY_CTRL">SK_GPHY_CTRL</dfn>		0x0f04	/* GPHY Control Register */</u></td></tr>
<tr><th id="1319">1319</th><td><u>#define <dfn class="macro" id="_M/SK_GMAC_ISR" data-ref="_M/SK_GMAC_ISR">SK_GMAC_ISR</dfn>		0x0f08	/* GMAC Interrupt Source Register */</u></td></tr>
<tr><th id="1320">1320</th><td><u>#define <dfn class="macro" id="_M/SK_GMAC_IMR" data-ref="_M/SK_GMAC_IMR">SK_GMAC_IMR</dfn>		0x0f0c	/* GMAC Interrupt Mask Register */</u></td></tr>
<tr><th id="1321">1321</th><td><u>#define <dfn class="macro" id="_M/SK_LINK_CTRL" data-ref="_M/SK_LINK_CTRL">SK_LINK_CTRL</dfn>		0x0f10	/* Link Control Register (LCR) */</u></td></tr>
<tr><th id="1322">1322</th><td><u>#define <dfn class="macro" id="_M/SK_WOL_CTRL" data-ref="_M/SK_WOL_CTRL">SK_WOL_CTRL</dfn>		0x0f20	/* Wake on LAN Control Register */</u></td></tr>
<tr><th id="1323">1323</th><td><u>#define <dfn class="macro" id="_M/SK_MAC_ADDR_LOW" data-ref="_M/SK_MAC_ADDR_LOW">SK_MAC_ADDR_LOW</dfn>		0x0f24	/* Mack Address Registers LOW */</u></td></tr>
<tr><th id="1324">1324</th><td><u>#define <dfn class="macro" id="_M/SK_MAC_ADDR_HIGH" data-ref="_M/SK_MAC_ADDR_HIGH">SK_MAC_ADDR_HIGH</dfn>	0x0f28	/* Mack Address Registers HIGH */</u></td></tr>
<tr><th id="1325">1325</th><td><u>#define <dfn class="macro" id="_M/SK_PAT_READ_PTR" data-ref="_M/SK_PAT_READ_PTR">SK_PAT_READ_PTR</dfn>		0x0f2c	/* Pattern Read Pointer Register */</u></td></tr>
<tr><th id="1326">1326</th><td><u>#define <dfn class="macro" id="_M/SK_PAT_LEN_REG0" data-ref="_M/SK_PAT_LEN_REG0">SK_PAT_LEN_REG0</dfn>		0x0f30	/* Pattern Length Register 0 */</u></td></tr>
<tr><th id="1327">1327</th><td><u>#define <dfn class="macro" id="_M/SK_PAT_LEN0" data-ref="_M/SK_PAT_LEN0">SK_PAT_LEN0</dfn>		0x0f30	/* Pattern Length 0 */</u></td></tr>
<tr><th id="1328">1328</th><td><u>#define <dfn class="macro" id="_M/SK_PAT_LEN1" data-ref="_M/SK_PAT_LEN1">SK_PAT_LEN1</dfn>		0x0f31	/* Pattern Length 1 */</u></td></tr>
<tr><th id="1329">1329</th><td><u>#define <dfn class="macro" id="_M/SK_PAT_LEN2" data-ref="_M/SK_PAT_LEN2">SK_PAT_LEN2</dfn>		0x0f32	/* Pattern Length 2 */</u></td></tr>
<tr><th id="1330">1330</th><td><u>#define <dfn class="macro" id="_M/SK_PAT_LEN3" data-ref="_M/SK_PAT_LEN3">SK_PAT_LEN3</dfn>		0x0f33	/* Pattern Length 3 */</u></td></tr>
<tr><th id="1331">1331</th><td><u>#define <dfn class="macro" id="_M/SK_PAT_LEN_REG1" data-ref="_M/SK_PAT_LEN_REG1">SK_PAT_LEN_REG1</dfn>		0x0f34	/* Pattern Length Register 1 */</u></td></tr>
<tr><th id="1332">1332</th><td><u>#define <dfn class="macro" id="_M/SK_PAT_LEN4" data-ref="_M/SK_PAT_LEN4">SK_PAT_LEN4</dfn>		0x0f34	/* Pattern Length 4 */</u></td></tr>
<tr><th id="1333">1333</th><td><u>#define <dfn class="macro" id="_M/SK_PAT_LEN5" data-ref="_M/SK_PAT_LEN5">SK_PAT_LEN5</dfn>		0x0f35	/* Pattern Length 5 */</u></td></tr>
<tr><th id="1334">1334</th><td><u>#define <dfn class="macro" id="_M/SK_PAT_LEN6" data-ref="_M/SK_PAT_LEN6">SK_PAT_LEN6</dfn>		0x0f36	/* Pattern Length 6 */</u></td></tr>
<tr><th id="1335">1335</th><td><u>#define <dfn class="macro" id="_M/SK_PAT_LEN7" data-ref="_M/SK_PAT_LEN7">SK_PAT_LEN7</dfn>		0x0f37	/* Pattern Length 7 */</u></td></tr>
<tr><th id="1336">1336</th><td><u>#define <dfn class="macro" id="_M/SK_PAT_CTR_REG0" data-ref="_M/SK_PAT_CTR_REG0">SK_PAT_CTR_REG0</dfn>		0x0f38	/* Pattern Counter Register 0 */</u></td></tr>
<tr><th id="1337">1337</th><td><u>#define <dfn class="macro" id="_M/SK_PAT_CTR0" data-ref="_M/SK_PAT_CTR0">SK_PAT_CTR0</dfn>		0x0f38	/* Pattern Counter 0 */</u></td></tr>
<tr><th id="1338">1338</th><td><u>#define <dfn class="macro" id="_M/SK_PAT_CTR1" data-ref="_M/SK_PAT_CTR1">SK_PAT_CTR1</dfn>		0x0f39	/* Pattern Counter 1 */</u></td></tr>
<tr><th id="1339">1339</th><td><u>#define <dfn class="macro" id="_M/SK_PAT_CTR2" data-ref="_M/SK_PAT_CTR2">SK_PAT_CTR2</dfn>		0x0f3a	/* Pattern Counter 2 */</u></td></tr>
<tr><th id="1340">1340</th><td><u>#define <dfn class="macro" id="_M/SK_PAT_CTR3" data-ref="_M/SK_PAT_CTR3">SK_PAT_CTR3</dfn>		0x0f3b	/* Pattern Counter 3 */</u></td></tr>
<tr><th id="1341">1341</th><td><u>#define <dfn class="macro" id="_M/SK_PAT_CTR_REG1" data-ref="_M/SK_PAT_CTR_REG1">SK_PAT_CTR_REG1</dfn>		0x0f3c	/* Pattern Counter Register 1 */</u></td></tr>
<tr><th id="1342">1342</th><td><u>#define <dfn class="macro" id="_M/SK_PAT_CTR4" data-ref="_M/SK_PAT_CTR4">SK_PAT_CTR4</dfn>		0x0f3c	/* Pattern Counter 4 */</u></td></tr>
<tr><th id="1343">1343</th><td><u>#define <dfn class="macro" id="_M/SK_PAT_CTR5" data-ref="_M/SK_PAT_CTR5">SK_PAT_CTR5</dfn>		0x0f3d	/* Pattern Counter 5 */</u></td></tr>
<tr><th id="1344">1344</th><td><u>#define <dfn class="macro" id="_M/SK_PAT_CTR6" data-ref="_M/SK_PAT_CTR6">SK_PAT_CTR6</dfn>		0x0f3e	/* Pattern Counter 6 */</u></td></tr>
<tr><th id="1345">1345</th><td><u>#define <dfn class="macro" id="_M/SK_PAT_CTR7" data-ref="_M/SK_PAT_CTR7">SK_PAT_CTR7</dfn>		0x0f3f	/* Pattern Counter 7 */</u></td></tr>
<tr><th id="1346">1346</th><td></td></tr>
<tr><th id="1347">1347</th><td><u>#define <dfn class="macro" id="_M/SK_GMAC_BYP_MACSECRX" data-ref="_M/SK_GMAC_BYP_MACSECRX">SK_GMAC_BYP_MACSECRX</dfn>	0x00002000	/* Bypass macsec for Rx */</u></td></tr>
<tr><th id="1348">1348</th><td><u>#define <dfn class="macro" id="_M/SK_GMAC_BYP_MACSECTX" data-ref="_M/SK_GMAC_BYP_MACSECTX">SK_GMAC_BYP_MACSECTX</dfn>	0x00000800	/* Bypass macsec for Tx */</u></td></tr>
<tr><th id="1349">1349</th><td><u>#define <dfn class="macro" id="_M/SK_GMAC_BYP_RETR_FIFO" data-ref="_M/SK_GMAC_BYP_RETR_FIFO">SK_GMAC_BYP_RETR_FIFO</dfn>	0x00000200	/* Bypass retransmit FIFO */</u></td></tr>
<tr><th id="1350">1350</th><td><u>#define <dfn class="macro" id="_M/SK_GMAC_LOOP_ON" data-ref="_M/SK_GMAC_LOOP_ON">SK_GMAC_LOOP_ON</dfn>		0x00000020	/* Loopback mode for testing */</u></td></tr>
<tr><th id="1351">1351</th><td><u>#define <dfn class="macro" id="_M/SK_GMAC_LOOP_OFF" data-ref="_M/SK_GMAC_LOOP_OFF">SK_GMAC_LOOP_OFF</dfn>	0x00000010	/* purposes */</u></td></tr>
<tr><th id="1352">1352</th><td><u>#define <dfn class="macro" id="_M/SK_GMAC_PAUSE_ON" data-ref="_M/SK_GMAC_PAUSE_ON">SK_GMAC_PAUSE_ON</dfn>	0x00000008	/* enable forward of pause */</u></td></tr>
<tr><th id="1353">1353</th><td><u>#define <dfn class="macro" id="_M/SK_GMAC_PAUSE_OFF" data-ref="_M/SK_GMAC_PAUSE_OFF">SK_GMAC_PAUSE_OFF</dfn>	0x00000004	/* signal to GMAC */</u></td></tr>
<tr><th id="1354">1354</th><td><u>#define <dfn class="macro" id="_M/SK_GMAC_RESET_CLEAR" data-ref="_M/SK_GMAC_RESET_CLEAR">SK_GMAC_RESET_CLEAR</dfn>	0x00000002	/* Clear GMAC Reset */</u></td></tr>
<tr><th id="1355">1355</th><td><u>#define <dfn class="macro" id="_M/SK_GMAC_RESET_SET" data-ref="_M/SK_GMAC_RESET_SET">SK_GMAC_RESET_SET</dfn>	0x00000001	/* Set GMAC Reset */</u></td></tr>
<tr><th id="1356">1356</th><td></td></tr>
<tr><th id="1357">1357</th><td><u>#define <dfn class="macro" id="_M/SK_GPHY_SEL_BDT" data-ref="_M/SK_GPHY_SEL_BDT">SK_GPHY_SEL_BDT</dfn>		0x10000000	/* Select Bidirectional xfer */</u></td></tr>
<tr><th id="1358">1358</th><td><u>#define <dfn class="macro" id="_M/SK_GPHY_INT_POL_HI" data-ref="_M/SK_GPHY_INT_POL_HI">SK_GPHY_INT_POL_HI</dfn>	0x08000000	/* IRQ Polarity Active */</u></td></tr>
<tr><th id="1359">1359</th><td><u>#define <dfn class="macro" id="_M/SK_GPHY_75_OHM" data-ref="_M/SK_GPHY_75_OHM">SK_GPHY_75_OHM</dfn>		0x04000000	/* Use 75 Ohm Termination */</u></td></tr>
<tr><th id="1360">1360</th><td><u>#define <dfn class="macro" id="_M/SK_GPHY_DIS_FC" data-ref="_M/SK_GPHY_DIS_FC">SK_GPHY_DIS_FC</dfn>		0x02000000	/* Disable Auto Fiber/Copper */</u></td></tr>
<tr><th id="1361">1361</th><td><u>#define <dfn class="macro" id="_M/SK_GPHY_DIS_SLEEP" data-ref="_M/SK_GPHY_DIS_SLEEP">SK_GPHY_DIS_SLEEP</dfn>	0x01000000	/* Disable Energy Detect */</u></td></tr>
<tr><th id="1362">1362</th><td><u>#define <dfn class="macro" id="_M/SK_GPHY_HWCFG_M_3" data-ref="_M/SK_GPHY_HWCFG_M_3">SK_GPHY_HWCFG_M_3</dfn>	0x00800000	/* HWCFG_MODE[3] */</u></td></tr>
<tr><th id="1363">1363</th><td><u>#define <dfn class="macro" id="_M/SK_GPHY_HWCFG_M_2" data-ref="_M/SK_GPHY_HWCFG_M_2">SK_GPHY_HWCFG_M_2</dfn>	0x00400000	/* HWCFG_MODE[2] */</u></td></tr>
<tr><th id="1364">1364</th><td><u>#define <dfn class="macro" id="_M/SK_GPHY_HWCFG_M_1" data-ref="_M/SK_GPHY_HWCFG_M_1">SK_GPHY_HWCFG_M_1</dfn>	0x00200000	/* HWCFG_MODE[1] */</u></td></tr>
<tr><th id="1365">1365</th><td><u>#define <dfn class="macro" id="_M/SK_GPHY_HWCFG_M_0" data-ref="_M/SK_GPHY_HWCFG_M_0">SK_GPHY_HWCFG_M_0</dfn>	0x00100000	/* HWCFG_MODE[0] */</u></td></tr>
<tr><th id="1366">1366</th><td><u>#define <dfn class="macro" id="_M/SK_GPHY_ANEG_0" data-ref="_M/SK_GPHY_ANEG_0">SK_GPHY_ANEG_0</dfn>		0x00080000	/* ANEG[0] */</u></td></tr>
<tr><th id="1367">1367</th><td><u>#define <dfn class="macro" id="_M/SK_GPHY_ENA_XC" data-ref="_M/SK_GPHY_ENA_XC">SK_GPHY_ENA_XC</dfn>		0x00040000	/* Enable MDI Crossover */</u></td></tr>
<tr><th id="1368">1368</th><td><u>#define <dfn class="macro" id="_M/SK_GPHY_DIS_125" data-ref="_M/SK_GPHY_DIS_125">SK_GPHY_DIS_125</dfn>		0x00020000	/* Disable 125MHz Clock */</u></td></tr>
<tr><th id="1369">1369</th><td><u>#define <dfn class="macro" id="_M/SK_GPHY_ANEG_3" data-ref="_M/SK_GPHY_ANEG_3">SK_GPHY_ANEG_3</dfn>		0x00010000	/* ANEG[3] */</u></td></tr>
<tr><th id="1370">1370</th><td><u>#define <dfn class="macro" id="_M/SK_GPHY_ANEG_2" data-ref="_M/SK_GPHY_ANEG_2">SK_GPHY_ANEG_2</dfn>		0x00008000	/* ANEG[2] */</u></td></tr>
<tr><th id="1371">1371</th><td><u>#define <dfn class="macro" id="_M/SK_GPHY_ANEG_1" data-ref="_M/SK_GPHY_ANEG_1">SK_GPHY_ANEG_1</dfn>		0x00004000	/* ANEG[1] */</u></td></tr>
<tr><th id="1372">1372</th><td><u>#define <dfn class="macro" id="_M/SK_GPHY_ENA_PAUSE" data-ref="_M/SK_GPHY_ENA_PAUSE">SK_GPHY_ENA_PAUSE</dfn>	0x00002000	/* Enable Pause */</u></td></tr>
<tr><th id="1373">1373</th><td><u>#define <dfn class="macro" id="_M/SK_GPHY_PHYADDR_4" data-ref="_M/SK_GPHY_PHYADDR_4">SK_GPHY_PHYADDR_4</dfn>	0x00001000	/* Bit 4 of Phy Addr */</u></td></tr>
<tr><th id="1374">1374</th><td><u>#define <dfn class="macro" id="_M/SK_GPHY_PHYADDR_3" data-ref="_M/SK_GPHY_PHYADDR_3">SK_GPHY_PHYADDR_3</dfn>	0x00000800	/* Bit 3 of Phy Addr */</u></td></tr>
<tr><th id="1375">1375</th><td><u>#define <dfn class="macro" id="_M/SK_GPHY_PHYADDR_2" data-ref="_M/SK_GPHY_PHYADDR_2">SK_GPHY_PHYADDR_2</dfn>	0x00000400	/* Bit 2 of Phy Addr */</u></td></tr>
<tr><th id="1376">1376</th><td><u>#define <dfn class="macro" id="_M/SK_GPHY_PHYADDR_1" data-ref="_M/SK_GPHY_PHYADDR_1">SK_GPHY_PHYADDR_1</dfn>	0x00000200	/* Bit 1 of Phy Addr */</u></td></tr>
<tr><th id="1377">1377</th><td><u>#define <dfn class="macro" id="_M/SK_GPHY_PHYADDR_0" data-ref="_M/SK_GPHY_PHYADDR_0">SK_GPHY_PHYADDR_0</dfn>	0x00000100	/* Bit 0 of Phy Addr */</u></td></tr>
<tr><th id="1378">1378</th><td><u>#define <dfn class="macro" id="_M/SK_GPHY_RESET_CLEAR" data-ref="_M/SK_GPHY_RESET_CLEAR">SK_GPHY_RESET_CLEAR</dfn>	0x00000002	/* Clear GPHY Reset */</u></td></tr>
<tr><th id="1379">1379</th><td><u>#define <dfn class="macro" id="_M/SK_GPHY_RESET_SET" data-ref="_M/SK_GPHY_RESET_SET">SK_GPHY_RESET_SET</dfn>	0x00000001	/* Set GPHY Reset */</u></td></tr>
<tr><th id="1380">1380</th><td></td></tr>
<tr><th id="1381">1381</th><td><u>#define <dfn class="macro" id="_M/SK_GPHY_COPPER" data-ref="_M/SK_GPHY_COPPER">SK_GPHY_COPPER</dfn>		(SK_GPHY_HWCFG_M_0 | SK_GPHY_HWCFG_M_1 | \</u></td></tr>
<tr><th id="1382">1382</th><td><u>				 SK_GPHY_HWCFG_M_2 | SK_GPHY_HWCFG_M_3 )</u></td></tr>
<tr><th id="1383">1383</th><td><u>#define <dfn class="macro" id="_M/SK_GPHY_FIBER" data-ref="_M/SK_GPHY_FIBER">SK_GPHY_FIBER</dfn>		(SK_GPHY_HWCFG_M_0 | SK_GPHY_HWCFG_M_1 | \</u></td></tr>
<tr><th id="1384">1384</th><td><u>				 SK_GPHY_HWCFG_M_2 )</u></td></tr>
<tr><th id="1385">1385</th><td><u>#define <dfn class="macro" id="_M/SK_GPHY_ANEG_ALL" data-ref="_M/SK_GPHY_ANEG_ALL">SK_GPHY_ANEG_ALL</dfn>	(SK_GPHY_ANEG_0 | SK_GPHY_ANEG_1 | \</u></td></tr>
<tr><th id="1386">1386</th><td><u>				 SK_GPHY_ANEG_2 | SK_GPHY_ANEG_3 )</u></td></tr>
<tr><th id="1387">1387</th><td></td></tr>
<tr><th id="1388">1388</th><td><u>#define <dfn class="macro" id="_M/SK_GMAC_INT_TX_OFLOW" data-ref="_M/SK_GMAC_INT_TX_OFLOW">SK_GMAC_INT_TX_OFLOW</dfn>	0x20	/* Transmit Counter Overflow */</u></td></tr>
<tr><th id="1389">1389</th><td><u>#define <dfn class="macro" id="_M/SK_GMAC_INT_RX_OFLOW" data-ref="_M/SK_GMAC_INT_RX_OFLOW">SK_GMAC_INT_RX_OFLOW</dfn>	0x10	/* Receiver Overflow */</u></td></tr>
<tr><th id="1390">1390</th><td><u>#define <dfn class="macro" id="_M/SK_GMAC_INT_TX_UNDER" data-ref="_M/SK_GMAC_INT_TX_UNDER">SK_GMAC_INT_TX_UNDER</dfn>	0x08	/* Transmit FIFO Underrun */</u></td></tr>
<tr><th id="1391">1391</th><td><u>#define <dfn class="macro" id="_M/SK_GMAC_INT_TX_DONE" data-ref="_M/SK_GMAC_INT_TX_DONE">SK_GMAC_INT_TX_DONE</dfn>	0x04	/* Transmit Complete */</u></td></tr>
<tr><th id="1392">1392</th><td><u>#define <dfn class="macro" id="_M/SK_GMAC_INT_RX_OVER" data-ref="_M/SK_GMAC_INT_RX_OVER">SK_GMAC_INT_RX_OVER</dfn>	0x02	/* Receive FIFO Overrun */</u></td></tr>
<tr><th id="1393">1393</th><td><u>#define <dfn class="macro" id="_M/SK_GMAC_INT_RX_DONE" data-ref="_M/SK_GMAC_INT_RX_DONE">SK_GMAC_INT_RX_DONE</dfn>	0x01	/* Receive Complete */</u></td></tr>
<tr><th id="1394">1394</th><td></td></tr>
<tr><th id="1395">1395</th><td><u>#define <dfn class="macro" id="_M/SK_LINK_RESET_CLEAR" data-ref="_M/SK_LINK_RESET_CLEAR">SK_LINK_RESET_CLEAR</dfn>	0x0002	/* Link Reset Clear */</u></td></tr>
<tr><th id="1396">1396</th><td><u>#define <dfn class="macro" id="_M/SK_LINK_RESET_SET" data-ref="_M/SK_LINK_RESET_SET">SK_LINK_RESET_SET</dfn>	0x0001	/* Link Reset Set */</u></td></tr>
<tr><th id="1397">1397</th><td></td></tr>
<tr><th id="1398">1398</th><td><i>/* Block 31 -- reserved */</i></td></tr>
<tr><th id="1399">1399</th><td></td></tr>
<tr><th id="1400">1400</th><td><i>/* Block 32-33 -- Pattern Ram */</i></td></tr>
<tr><th id="1401">1401</th><td><u>#define <dfn class="macro" id="_M/SK_WOL_PRAM" data-ref="_M/SK_WOL_PRAM">SK_WOL_PRAM</dfn>		0x1000</u></td></tr>
<tr><th id="1402">1402</th><td></td></tr>
<tr><th id="1403">1403</th><td><i>/* Block 0x22 - 0x37 -- reserved */</i></td></tr>
<tr><th id="1404">1404</th><td></td></tr>
<tr><th id="1405">1405</th><td><i>/* Block 0x38 -- Y2 PCI config registers */</i></td></tr>
<tr><th id="1406">1406</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_PCI_BASE" data-ref="_M/SK_Y2_PCI_BASE">SK_Y2_PCI_BASE</dfn>		0x1c00</u></td></tr>
<tr><th id="1407">1407</th><td></td></tr>
<tr><th id="1408">1408</th><td><i>/* Compute offset of mirrored PCI register */</i></td></tr>
<tr><th id="1409">1409</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_PCI_REG" data-ref="_M/SK_Y2_PCI_REG">SK_Y2_PCI_REG</dfn>(reg)	((reg) + SK_Y2_PCI_BASE)</u></td></tr>
<tr><th id="1410">1410</th><td></td></tr>
<tr><th id="1411">1411</th><td><i>/* Block 0x39 - 0x3f -- reserved */</i></td></tr>
<tr><th id="1412">1412</th><td></td></tr>
<tr><th id="1413">1413</th><td><i>/* Block 0x40 to 0x4F -- XMAC 1 registers */</i></td></tr>
<tr><th id="1414">1414</th><td><u>#define <dfn class="macro" id="_M/SK_XMAC1_BASE" data-ref="_M/SK_XMAC1_BASE">SK_XMAC1_BASE</dfn>	0x2000</u></td></tr>
<tr><th id="1415">1415</th><td></td></tr>
<tr><th id="1416">1416</th><td><i>/* Block 0x50 to 0x5F -- MARV 1 registers */</i></td></tr>
<tr><th id="1417">1417</th><td><u>#define <dfn class="macro" id="_M/SK_MARV1_BASE" data-ref="_M/SK_MARV1_BASE">SK_MARV1_BASE</dfn>	0x2800</u></td></tr>
<tr><th id="1418">1418</th><td></td></tr>
<tr><th id="1419">1419</th><td><i>/* Block 0x60 to 0x6F -- XMAC 2 registers */</i></td></tr>
<tr><th id="1420">1420</th><td><u>#define <dfn class="macro" id="_M/SK_XMAC2_BASE" data-ref="_M/SK_XMAC2_BASE">SK_XMAC2_BASE</dfn>	0x3000</u></td></tr>
<tr><th id="1421">1421</th><td></td></tr>
<tr><th id="1422">1422</th><td><i>/* Block 0x70 to 0x7F -- MARV 2 registers */</i></td></tr>
<tr><th id="1423">1423</th><td><u>#define <dfn class="macro" id="_M/SK_MARV2_BASE" data-ref="_M/SK_MARV2_BASE">SK_MARV2_BASE</dfn>	0x3800</u></td></tr>
<tr><th id="1424">1424</th><td></td></tr>
<tr><th id="1425">1425</th><td><i>/* Compute relative offset of an XMAC register in the XMAC window(s). */</i></td></tr>
<tr><th id="1426">1426</th><td><u>#define <dfn class="macro" id="_M/SK_XMAC_REG" data-ref="_M/SK_XMAC_REG">SK_XMAC_REG</dfn>(sc, reg)	(((reg) * 2) + SK_XMAC1_BASE + \</u></td></tr>
<tr><th id="1427">1427</th><td><u>	(((sc)-&gt;sk_port) * (SK_XMAC2_BASE - SK_XMAC1_BASE)))</u></td></tr>
<tr><th id="1428">1428</th><td></td></tr>
<tr><th id="1429">1429</th><td><u>#<span data-ppcond="1429">if</span> 0</u></td></tr>
<tr><th id="1430">1430</th><td><u>#define SK_XM_READ_4(sc, reg)						\</u></td></tr>
<tr><th id="1431">1431</th><td><u>	((sk_win_read_2(sc-&gt;sk_softc,					\</u></td></tr>
<tr><th id="1432">1432</th><td><u>	      SK_XMAC_REG(sc, reg)) &amp; 0xFFFF) |		\</u></td></tr>
<tr><th id="1433">1433</th><td><u>	 ((sk_win_read_2(sc-&gt;sk_softc,					\</u></td></tr>
<tr><th id="1434">1434</th><td><u>	      SK_XMAC_REG(sc, reg + 2)) &amp; 0xFFFF) &lt;&lt; 16))</u></td></tr>
<tr><th id="1435">1435</th><td></td></tr>
<tr><th id="1436">1436</th><td><u>#define SK_XM_WRITE_4(sc, reg, val)					\</u></td></tr>
<tr><th id="1437">1437</th><td><u>	sk_win_write_2(sc-&gt;sk_softc, SK_XMAC_REG(sc, reg),		\</u></td></tr>
<tr><th id="1438">1438</th><td><u>		       ((val) &amp; 0xFFFF));				\</u></td></tr>
<tr><th id="1439">1439</th><td><u>	sk_win_write_2(sc-&gt;sk_softc, SK_XMAC_REG(sc, reg + 2),		\</u></td></tr>
<tr><th id="1440">1440</th><td><u>		       ((val) &gt;&gt; 16) &amp; 0xFFFF)</u></td></tr>
<tr><th id="1441">1441</th><td><u>#<span data-ppcond="1429">else</span></u></td></tr>
<tr><th id="1442">1442</th><td><u>#define <dfn class="macro" id="_M/SK_XM_READ_4" data-ref="_M/SK_XM_READ_4">SK_XM_READ_4</dfn>(sc, reg)		\</u></td></tr>
<tr><th id="1443">1443</th><td><u>	sk_win_read_4(sc-&gt;sk_softc, SK_XMAC_REG(sc, reg))</u></td></tr>
<tr><th id="1444">1444</th><td></td></tr>
<tr><th id="1445">1445</th><td><u>#define <dfn class="macro" id="_M/SK_XM_WRITE_4" data-ref="_M/SK_XM_WRITE_4">SK_XM_WRITE_4</dfn>(sc, reg, val)	\</u></td></tr>
<tr><th id="1446">1446</th><td><u>	sk_win_write_4(sc-&gt;sk_softc, SK_XMAC_REG(sc, reg), (val))</u></td></tr>
<tr><th id="1447">1447</th><td><u>#<span data-ppcond="1429">endif</span></u></td></tr>
<tr><th id="1448">1448</th><td></td></tr>
<tr><th id="1449">1449</th><td><u>#define <dfn class="macro" id="_M/SK_XM_READ_2" data-ref="_M/SK_XM_READ_2">SK_XM_READ_2</dfn>(sc, reg)		\</u></td></tr>
<tr><th id="1450">1450</th><td><u>	sk_win_read_2(sc-&gt;sk_softc, SK_XMAC_REG(sc, reg))</u></td></tr>
<tr><th id="1451">1451</th><td></td></tr>
<tr><th id="1452">1452</th><td><u>#define <dfn class="macro" id="_M/SK_XM_WRITE_2" data-ref="_M/SK_XM_WRITE_2">SK_XM_WRITE_2</dfn>(sc, reg, val)	\</u></td></tr>
<tr><th id="1453">1453</th><td><u>	sk_win_write_2(sc-&gt;sk_softc, SK_XMAC_REG(sc, reg), val)</u></td></tr>
<tr><th id="1454">1454</th><td></td></tr>
<tr><th id="1455">1455</th><td><u>#define <dfn class="macro" id="_M/SK_XM_SETBIT_4" data-ref="_M/SK_XM_SETBIT_4">SK_XM_SETBIT_4</dfn>(sc, reg, x)	\</u></td></tr>
<tr><th id="1456">1456</th><td><u>	SK_XM_WRITE_4(sc, reg, (SK_XM_READ_4(sc, reg)) | (x))</u></td></tr>
<tr><th id="1457">1457</th><td></td></tr>
<tr><th id="1458">1458</th><td><u>#define <dfn class="macro" id="_M/SK_XM_CLRBIT_4" data-ref="_M/SK_XM_CLRBIT_4">SK_XM_CLRBIT_4</dfn>(sc, reg, x)	\</u></td></tr>
<tr><th id="1459">1459</th><td><u>	SK_XM_WRITE_4(sc, reg, (SK_XM_READ_4(sc, reg)) &amp; ~(x))</u></td></tr>
<tr><th id="1460">1460</th><td></td></tr>
<tr><th id="1461">1461</th><td><u>#define <dfn class="macro" id="_M/SK_XM_SETBIT_2" data-ref="_M/SK_XM_SETBIT_2">SK_XM_SETBIT_2</dfn>(sc, reg, x)	\</u></td></tr>
<tr><th id="1462">1462</th><td><u>	SK_XM_WRITE_2(sc, reg, (SK_XM_READ_2(sc, reg)) | (x))</u></td></tr>
<tr><th id="1463">1463</th><td></td></tr>
<tr><th id="1464">1464</th><td><u>#define <dfn class="macro" id="_M/SK_XM_CLRBIT_2" data-ref="_M/SK_XM_CLRBIT_2">SK_XM_CLRBIT_2</dfn>(sc, reg, x)	\</u></td></tr>
<tr><th id="1465">1465</th><td><u>	SK_XM_WRITE_2(sc, reg, (SK_XM_READ_2(sc, reg)) &amp; ~(x))</u></td></tr>
<tr><th id="1466">1466</th><td></td></tr>
<tr><th id="1467">1467</th><td><i>/* Compute relative offset of an MARV register in the MARV window(s). */</i></td></tr>
<tr><th id="1468">1468</th><td><u>#define <dfn class="macro" id="_M/SK_YU_REG" data-ref="_M/SK_YU_REG">SK_YU_REG</dfn>(sc, reg) \</u></td></tr>
<tr><th id="1469">1469</th><td><u>	((reg) + SK_MARV1_BASE + \</u></td></tr>
<tr><th id="1470">1470</th><td><u>	(((sc)-&gt;sk_port) * (SK_MARV2_BASE - SK_MARV1_BASE)))</u></td></tr>
<tr><th id="1471">1471</th><td></td></tr>
<tr><th id="1472">1472</th><td><u>#define <dfn class="macro" id="_M/SK_YU_READ_4" data-ref="_M/SK_YU_READ_4">SK_YU_READ_4</dfn>(sc, reg)		\</u></td></tr>
<tr><th id="1473">1473</th><td><u>	sk_win_read_4((sc)-&gt;sk_softc, SK_YU_REG((sc), (reg)))</u></td></tr>
<tr><th id="1474">1474</th><td></td></tr>
<tr><th id="1475">1475</th><td><u>#define <dfn class="macro" id="_M/SK_YU_READ_2" data-ref="_M/SK_YU_READ_2">SK_YU_READ_2</dfn>(sc, reg)		\</u></td></tr>
<tr><th id="1476">1476</th><td><u>	sk_win_read_2((sc)-&gt;sk_softc, SK_YU_REG((sc), (reg)))</u></td></tr>
<tr><th id="1477">1477</th><td></td></tr>
<tr><th id="1478">1478</th><td><u>#define <dfn class="macro" id="_M/SK_YU_WRITE_4" data-ref="_M/SK_YU_WRITE_4">SK_YU_WRITE_4</dfn>(sc, reg, val)	\</u></td></tr>
<tr><th id="1479">1479</th><td><u>	sk_win_write_4((sc)-&gt;sk_softc, SK_YU_REG((sc), (reg)), (val))</u></td></tr>
<tr><th id="1480">1480</th><td></td></tr>
<tr><th id="1481">1481</th><td><u>#define <dfn class="macro" id="_M/SK_YU_WRITE_2" data-ref="_M/SK_YU_WRITE_2">SK_YU_WRITE_2</dfn>(sc, reg, val)	\</u></td></tr>
<tr><th id="1482">1482</th><td><u>	sk_win_write_2((sc)-&gt;sk_softc, SK_YU_REG((sc), (reg)), (val))</u></td></tr>
<tr><th id="1483">1483</th><td></td></tr>
<tr><th id="1484">1484</th><td><u>#define <dfn class="macro" id="_M/SK_YU_SETBIT_4" data-ref="_M/SK_YU_SETBIT_4">SK_YU_SETBIT_4</dfn>(sc, reg, x)	\</u></td></tr>
<tr><th id="1485">1485</th><td><u>	SK_YU_WRITE_4(sc, reg, (SK_YU_READ_4(sc, reg)) | (x))</u></td></tr>
<tr><th id="1486">1486</th><td></td></tr>
<tr><th id="1487">1487</th><td><u>#define <dfn class="macro" id="_M/SK_YU_CLRBIT_4" data-ref="_M/SK_YU_CLRBIT_4">SK_YU_CLRBIT_4</dfn>(sc, reg, x)	\</u></td></tr>
<tr><th id="1488">1488</th><td><u>	SK_YU_WRITE_4(sc, reg, (SK_YU_READ_4(sc, reg)) &amp; ~(x))</u></td></tr>
<tr><th id="1489">1489</th><td></td></tr>
<tr><th id="1490">1490</th><td><u>#define <dfn class="macro" id="_M/SK_YU_SETBIT_2" data-ref="_M/SK_YU_SETBIT_2">SK_YU_SETBIT_2</dfn>(sc, reg, x)	\</u></td></tr>
<tr><th id="1491">1491</th><td><u>	SK_YU_WRITE_2(sc, reg, (SK_YU_READ_2(sc, reg)) | (x))</u></td></tr>
<tr><th id="1492">1492</th><td></td></tr>
<tr><th id="1493">1493</th><td><u>#define <dfn class="macro" id="_M/SK_YU_CLRBIT_2" data-ref="_M/SK_YU_CLRBIT_2">SK_YU_CLRBIT_2</dfn>(sc, reg, x)	\</u></td></tr>
<tr><th id="1494">1494</th><td><u>	SK_YU_WRITE_2(sc, reg, (SK_YU_READ_2(sc, reg)) &amp; ~(x))</u></td></tr>
<tr><th id="1495">1495</th><td></td></tr>
<tr><th id="1496">1496</th><td><i>/*</i></td></tr>
<tr><th id="1497">1497</th><td><i> * The default FIFO threshold on the XMAC II is 4 bytes. On</i></td></tr>
<tr><th id="1498">1498</th><td><i> * dual port NICs, this often leads to transmit underruns, so we</i></td></tr>
<tr><th id="1499">1499</th><td><i> * bump the threshold a little.</i></td></tr>
<tr><th id="1500">1500</th><td><i> */</i></td></tr>
<tr><th id="1501">1501</th><td><u>#define <dfn class="macro" id="_M/SK_XM_TX_FIFOTHRESH" data-ref="_M/SK_XM_TX_FIFOTHRESH">SK_XM_TX_FIFOTHRESH</dfn>	512</u></td></tr>
<tr><th id="1502">1502</th><td></td></tr>
<tr><th id="1503">1503</th><td><u>#define <dfn class="macro" id="_M/SK_PCI_VENDOR_ID" data-ref="_M/SK_PCI_VENDOR_ID">SK_PCI_VENDOR_ID</dfn>	0x0000</u></td></tr>
<tr><th id="1504">1504</th><td><u>#define <dfn class="macro" id="_M/SK_PCI_DEVICE_ID" data-ref="_M/SK_PCI_DEVICE_ID">SK_PCI_DEVICE_ID</dfn>	0x0002</u></td></tr>
<tr><th id="1505">1505</th><td><u>#define <dfn class="macro" id="_M/SK_PCI_COMMAND" data-ref="_M/SK_PCI_COMMAND">SK_PCI_COMMAND</dfn>		0x0004</u></td></tr>
<tr><th id="1506">1506</th><td><u>#define <dfn class="macro" id="_M/SK_PCI_STATUS" data-ref="_M/SK_PCI_STATUS">SK_PCI_STATUS</dfn>		0x0006</u></td></tr>
<tr><th id="1507">1507</th><td><u>#define <dfn class="macro" id="_M/SK_PCI_REVID" data-ref="_M/SK_PCI_REVID">SK_PCI_REVID</dfn>		0x0008</u></td></tr>
<tr><th id="1508">1508</th><td><u>#define <dfn class="macro" id="_M/SK_PCI_CLASSCODE" data-ref="_M/SK_PCI_CLASSCODE">SK_PCI_CLASSCODE</dfn>	0x0009</u></td></tr>
<tr><th id="1509">1509</th><td><u>#define <dfn class="macro" id="_M/SK_PCI_CACHELEN" data-ref="_M/SK_PCI_CACHELEN">SK_PCI_CACHELEN</dfn>		0x000C</u></td></tr>
<tr><th id="1510">1510</th><td><u>#define <dfn class="macro" id="_M/SK_PCI_LATENCY_TIMER" data-ref="_M/SK_PCI_LATENCY_TIMER">SK_PCI_LATENCY_TIMER</dfn>	0x000D</u></td></tr>
<tr><th id="1511">1511</th><td><u>#define <dfn class="macro" id="_M/SK_PCI_HEADER_TYPE" data-ref="_M/SK_PCI_HEADER_TYPE">SK_PCI_HEADER_TYPE</dfn>	0x000E</u></td></tr>
<tr><th id="1512">1512</th><td><u>#define <dfn class="macro" id="_M/SK_PCI_LOMEM" data-ref="_M/SK_PCI_LOMEM">SK_PCI_LOMEM</dfn>		0x0010</u></td></tr>
<tr><th id="1513">1513</th><td><u>#define <dfn class="macro" id="_M/SK_PCI_LOIO" data-ref="_M/SK_PCI_LOIO">SK_PCI_LOIO</dfn>		0x0014</u></td></tr>
<tr><th id="1514">1514</th><td><u>#define <dfn class="macro" id="_M/SK_PCI_SUBVEN_ID" data-ref="_M/SK_PCI_SUBVEN_ID">SK_PCI_SUBVEN_ID</dfn>	0x002C</u></td></tr>
<tr><th id="1515">1515</th><td><u>#define <dfn class="macro" id="_M/SK_PCI_SYBSYS_ID" data-ref="_M/SK_PCI_SYBSYS_ID">SK_PCI_SYBSYS_ID</dfn>	0x002E</u></td></tr>
<tr><th id="1516">1516</th><td><u>#define <dfn class="macro" id="_M/SK_PCI_BIOSROM" data-ref="_M/SK_PCI_BIOSROM">SK_PCI_BIOSROM</dfn>		0x0030</u></td></tr>
<tr><th id="1517">1517</th><td><u>#define <dfn class="macro" id="_M/SK_PCI_INTLINE" data-ref="_M/SK_PCI_INTLINE">SK_PCI_INTLINE</dfn>		0x003C</u></td></tr>
<tr><th id="1518">1518</th><td><u>#define <dfn class="macro" id="_M/SK_PCI_INTPIN" data-ref="_M/SK_PCI_INTPIN">SK_PCI_INTPIN</dfn>		0x003D</u></td></tr>
<tr><th id="1519">1519</th><td><u>#define <dfn class="macro" id="_M/SK_PCI_MINGNT" data-ref="_M/SK_PCI_MINGNT">SK_PCI_MINGNT</dfn>		0x003E</u></td></tr>
<tr><th id="1520">1520</th><td><u>#define <dfn class="macro" id="_M/SK_PCI_MINLAT" data-ref="_M/SK_PCI_MINLAT">SK_PCI_MINLAT</dfn>		0x003F</u></td></tr>
<tr><th id="1521">1521</th><td></td></tr>
<tr><th id="1522">1522</th><td><i>/* device specific PCI registers */</i></td></tr>
<tr><th id="1523">1523</th><td><u>#define <dfn class="macro" id="_M/SK_PCI_OURREG1" data-ref="_M/SK_PCI_OURREG1">SK_PCI_OURREG1</dfn>		0x0040</u></td></tr>
<tr><th id="1524">1524</th><td><u>#define <dfn class="macro" id="_M/SK_PCI_OURREG2" data-ref="_M/SK_PCI_OURREG2">SK_PCI_OURREG2</dfn>		0x0044</u></td></tr>
<tr><th id="1525">1525</th><td><u>#define <dfn class="macro" id="_M/SK_PCI_CAPID" data-ref="_M/SK_PCI_CAPID">SK_PCI_CAPID</dfn>		0x0048 /* 8 bits */</u></td></tr>
<tr><th id="1526">1526</th><td><u>#define <dfn class="macro" id="_M/SK_PCI_NEXTPTR" data-ref="_M/SK_PCI_NEXTPTR">SK_PCI_NEXTPTR</dfn>		0x0049 /* 8 bits */</u></td></tr>
<tr><th id="1527">1527</th><td><u>#define <dfn class="macro" id="_M/SK_PCI_PWRMGMTCAP" data-ref="_M/SK_PCI_PWRMGMTCAP">SK_PCI_PWRMGMTCAP</dfn>	0x004A /* 16 bits */</u></td></tr>
<tr><th id="1528">1528</th><td><u>#define <dfn class="macro" id="_M/SK_PCI_PWRMGMTCTRL" data-ref="_M/SK_PCI_PWRMGMTCTRL">SK_PCI_PWRMGMTCTRL</dfn>	0x004C /* 16 bits */</u></td></tr>
<tr><th id="1529">1529</th><td><u>#define <dfn class="macro" id="_M/SK_PCI_PME_EVENT" data-ref="_M/SK_PCI_PME_EVENT">SK_PCI_PME_EVENT</dfn>	0x004F</u></td></tr>
<tr><th id="1530">1530</th><td><u>#define <dfn class="macro" id="_M/SK_PCI_VPD_CAPID" data-ref="_M/SK_PCI_VPD_CAPID">SK_PCI_VPD_CAPID</dfn>	0x0050</u></td></tr>
<tr><th id="1531">1531</th><td><u>#define <dfn class="macro" id="_M/SK_PCI_VPD_NEXTPTR" data-ref="_M/SK_PCI_VPD_NEXTPTR">SK_PCI_VPD_NEXTPTR</dfn>	0x0051</u></td></tr>
<tr><th id="1532">1532</th><td><u>#define <dfn class="macro" id="_M/SK_PCI_VPD_ADDR" data-ref="_M/SK_PCI_VPD_ADDR">SK_PCI_VPD_ADDR</dfn>		0x0052</u></td></tr>
<tr><th id="1533">1533</th><td><u>#define <dfn class="macro" id="_M/SK_PCI_VPD_DATA" data-ref="_M/SK_PCI_VPD_DATA">SK_PCI_VPD_DATA</dfn>		0x0054</u></td></tr>
<tr><th id="1534">1534</th><td><u>#define <dfn class="macro" id="_M/SK_PCI_OURREG3" data-ref="_M/SK_PCI_OURREG3">SK_PCI_OURREG3</dfn>		0x0080 /* Yukon EC U */</u></td></tr>
<tr><th id="1535">1535</th><td><u>#define <dfn class="macro" id="_M/SK_PCI_OURREG4" data-ref="_M/SK_PCI_OURREG4">SK_PCI_OURREG4</dfn>		0x0084</u></td></tr>
<tr><th id="1536">1536</th><td><u>#define <dfn class="macro" id="_M/SK_PCI_OURREG5" data-ref="_M/SK_PCI_OURREG5">SK_PCI_OURREG5</dfn>		0x0088</u></td></tr>
<tr><th id="1537">1537</th><td></td></tr>
<tr><th id="1538">1538</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_REG1_PHY1_COMA" data-ref="_M/SK_Y2_REG1_PHY1_COMA">SK_Y2_REG1_PHY1_COMA</dfn>	0x10000000</u></td></tr>
<tr><th id="1539">1539</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_REG1_PHY2_COMA" data-ref="_M/SK_Y2_REG1_PHY2_COMA">SK_Y2_REG1_PHY2_COMA</dfn>	0x20000000</u></td></tr>
<tr><th id="1540">1540</th><td></td></tr>
<tr><th id="1541">1541</th><td><i>/* SK_PCI_OURREG2 32bits */</i></td></tr>
<tr><th id="1542">1542</th><td><u>#define <dfn class="macro" id="_M/SK_REG2_REV_DESC" data-ref="_M/SK_REG2_REV_DESC">SK_REG2_REV_DESC</dfn>	0x00000004 /* revert byte order in descriptor */</u></td></tr>
<tr><th id="1543">1543</th><td></td></tr>
<tr><th id="1544">1544</th><td><i>/* SK_PCI_OURREG4 32bits (Yukon-ECU only) */</i></td></tr>
<tr><th id="1545">1545</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_REG4_TIMER_VALUE_MSK" data-ref="_M/SK_Y2_REG4_TIMER_VALUE_MSK">SK_Y2_REG4_TIMER_VALUE_MSK</dfn>	(0xff &lt;&lt; 16)</u></td></tr>
<tr><th id="1546">1546</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_REG4_FORCE_ASPM_REQUEST" data-ref="_M/SK_Y2_REG4_FORCE_ASPM_REQUEST">SK_Y2_REG4_FORCE_ASPM_REQUEST</dfn>	__BIT(15)</u>	</td></tr>
<tr><th id="1547">1547</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_REG4_ASPM_GPHY_LINK_DOWN" data-ref="_M/SK_Y2_REG4_ASPM_GPHY_LINK_DOWN">SK_Y2_REG4_ASPM_GPHY_LINK_DOWN</dfn>	__BIT(14)</u></td></tr>
<tr><th id="1548">1548</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_REG4_ASPM_INT_FIFO_EMPTY" data-ref="_M/SK_Y2_REG4_ASPM_INT_FIFO_EMPTY">SK_Y2_REG4_ASPM_INT_FIFO_EMPTY</dfn>	__BIT(13)</u></td></tr>
<tr><th id="1549">1549</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_REG4_ASPM_CLKRUN_REQUEST" data-ref="_M/SK_Y2_REG4_ASPM_CLKRUN_REQUEST">SK_Y2_REG4_ASPM_CLKRUN_REQUEST</dfn>	__BIT(12)</u></td></tr>
<tr><th id="1550">1550</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_REG4_ASPM_FORCE_CLKREQ_ENA" data-ref="_M/SK_Y2_REG4_ASPM_FORCE_CLKREQ_ENA">SK_Y2_REG4_ASPM_FORCE_CLKREQ_ENA</dfn>	__BIT(4)</u></td></tr>
<tr><th id="1551">1551</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_REG4_ASPM_CLKREQ_PAD" data-ref="_M/SK_Y2_REG4_ASPM_CLKREQ_PAD">SK_Y2_REG4_ASPM_CLKREQ_PAD</dfn>	__BIT(3)</u></td></tr>
<tr><th id="1552">1552</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_REG4_ASPM_A1_MODE_SELECT" data-ref="_M/SK_Y2_REG4_ASPM_A1_MODE_SELECT">SK_Y2_REG4_ASPM_A1_MODE_SELECT</dfn>	__BIT(2)</u></td></tr>
<tr><th id="1553">1553</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_REG4_CLK_GATE_PEX_UNIT_ENA" data-ref="_M/SK_Y2_REG4_CLK_GATE_PEX_UNIT_ENA">SK_Y2_REG4_CLK_GATE_PEX_UNIT_ENA</dfn>	__BIT(1)</u></td></tr>
<tr><th id="1554">1554</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_REG4_CLK_GATE_ROOT_COR_ENA" data-ref="_M/SK_Y2_REG4_CLK_GATE_ROOT_COR_ENA">SK_Y2_REG4_CLK_GATE_ROOT_COR_ENA</dfn>	__BIT(0)</u></td></tr>
<tr><th id="1555">1555</th><td></td></tr>
<tr><th id="1556">1556</th><td><u>#define <dfn class="macro" id="_M/SK_PSTATE_MASK" data-ref="_M/SK_PSTATE_MASK">SK_PSTATE_MASK</dfn>		0x0003</u></td></tr>
<tr><th id="1557">1557</th><td><u>#define <dfn class="macro" id="_M/SK_PSTATE_D0" data-ref="_M/SK_PSTATE_D0">SK_PSTATE_D0</dfn>		0x0000</u></td></tr>
<tr><th id="1558">1558</th><td><u>#define <dfn class="macro" id="_M/SK_PSTATE_D1" data-ref="_M/SK_PSTATE_D1">SK_PSTATE_D1</dfn>		0x0001</u></td></tr>
<tr><th id="1559">1559</th><td><u>#define <dfn class="macro" id="_M/SK_PSTATE_D2" data-ref="_M/SK_PSTATE_D2">SK_PSTATE_D2</dfn>		0x0002</u></td></tr>
<tr><th id="1560">1560</th><td><u>#define <dfn class="macro" id="_M/SK_PSTATE_D3" data-ref="_M/SK_PSTATE_D3">SK_PSTATE_D3</dfn>		0x0003</u></td></tr>
<tr><th id="1561">1561</th><td><u>#define <dfn class="macro" id="_M/SK_PME_EN" data-ref="_M/SK_PME_EN">SK_PME_EN</dfn>		0x0010</u></td></tr>
<tr><th id="1562">1562</th><td><u>#define <dfn class="macro" id="_M/SK_PME_STATUS" data-ref="_M/SK_PME_STATUS">SK_PME_STATUS</dfn>		0x8000</u></td></tr>
<tr><th id="1563">1563</th><td></td></tr>
<tr><th id="1564">1564</th><td><i>/*</i></td></tr>
<tr><th id="1565">1565</th><td><i> * VPD flag bit. Set to 0 to initiate a read, will become 1 when</i></td></tr>
<tr><th id="1566">1566</th><td><i> * read is complete. Set to 1 to initiate a write, will become 0</i></td></tr>
<tr><th id="1567">1567</th><td><i> * when write is finished.</i></td></tr>
<tr><th id="1568">1568</th><td><i> */</i></td></tr>
<tr><th id="1569">1569</th><td><u>#define <dfn class="macro" id="_M/SK_VPD_FLAG" data-ref="_M/SK_VPD_FLAG">SK_VPD_FLAG</dfn>		0x8000</u></td></tr>
<tr><th id="1570">1570</th><td></td></tr>
<tr><th id="1571">1571</th><td><i>/* VPD structures */</i></td></tr>
<tr><th id="1572">1572</th><td><b>struct</b> <dfn class="type def" id="vpd_res" title='vpd_res' data-ref="vpd_res" data-ref-filename="vpd_res">vpd_res</dfn> {</td></tr>
<tr><th id="1573">1573</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>		<dfn class="decl field" id="vpd_res::vr_id" title='vpd_res::vr_id' data-ref="vpd_res::vr_id" data-ref-filename="vpd_res..vr_id">vr_id</dfn>;</td></tr>
<tr><th id="1574">1574</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>		<dfn class="decl field" id="vpd_res::vr_len" title='vpd_res::vr_len' data-ref="vpd_res::vr_len" data-ref-filename="vpd_res..vr_len">vr_len</dfn>;</td></tr>
<tr><th id="1575">1575</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>		<dfn class="decl field" id="vpd_res::vr_pad" title='vpd_res::vr_pad' data-ref="vpd_res::vr_pad" data-ref-filename="vpd_res..vr_pad">vr_pad</dfn>;</td></tr>
<tr><th id="1576">1576</th><td>};</td></tr>
<tr><th id="1577">1577</th><td></td></tr>
<tr><th id="1578">1578</th><td><b>struct</b> <dfn class="type def" id="vpd_key" title='vpd_key' data-ref="vpd_key" data-ref-filename="vpd_key">vpd_key</dfn> {</td></tr>
<tr><th id="1579">1579</th><td>	<em>char</em>			<dfn class="decl field" id="vpd_key::vk_key" title='vpd_key::vk_key' data-ref="vpd_key::vk_key" data-ref-filename="vpd_key..vk_key">vk_key</dfn>[<var>2</var>];</td></tr>
<tr><th id="1580">1580</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>		<dfn class="decl field" id="vpd_key::vk_len" title='vpd_key::vk_len' data-ref="vpd_key::vk_len" data-ref-filename="vpd_key..vk_len">vk_len</dfn>;</td></tr>
<tr><th id="1581">1581</th><td>};</td></tr>
<tr><th id="1582">1582</th><td></td></tr>
<tr><th id="1583">1583</th><td><u>#define <dfn class="macro" id="_M/VPD_RES_ID" data-ref="_M/VPD_RES_ID">VPD_RES_ID</dfn>	0x82	/* ID string */</u></td></tr>
<tr><th id="1584">1584</th><td><u>#define <dfn class="macro" id="_M/VPD_RES_READ" data-ref="_M/VPD_RES_READ">VPD_RES_READ</dfn>	0x90	/* start of read only area */</u></td></tr>
<tr><th id="1585">1585</th><td><u>#define <dfn class="macro" id="_M/VPD_RES_WRITE" data-ref="_M/VPD_RES_WRITE">VPD_RES_WRITE</dfn>	0x81	/* start of read/write area */</u></td></tr>
<tr><th id="1586">1586</th><td><u>#define <dfn class="macro" id="_M/VPD_RES_END" data-ref="_M/VPD_RES_END">VPD_RES_END</dfn>	0x78	/* end tag */</u></td></tr>
<tr><th id="1587">1587</th><td></td></tr>
<tr><th id="1588">1588</th><td><u>#define <dfn class="macro" id="_M/CSR_WRITE_4" data-ref="_M/CSR_WRITE_4">CSR_WRITE_4</dfn>(sc, reg, val) \</u></td></tr>
<tr><th id="1589">1589</th><td><u>	bus_space_write_4((sc)-&gt;sk_btag, (sc)-&gt;sk_bhandle, (reg), (val))</u></td></tr>
<tr><th id="1590">1590</th><td><u>#define <dfn class="macro" id="_M/CSR_WRITE_2" data-ref="_M/CSR_WRITE_2">CSR_WRITE_2</dfn>(sc, reg, val) \</u></td></tr>
<tr><th id="1591">1591</th><td><u>	bus_space_write_2((sc)-&gt;sk_btag, (sc)-&gt;sk_bhandle, (reg), (val))</u></td></tr>
<tr><th id="1592">1592</th><td><u>#define <dfn class="macro" id="_M/CSR_WRITE_1" data-ref="_M/CSR_WRITE_1">CSR_WRITE_1</dfn>(sc, reg, val) \</u></td></tr>
<tr><th id="1593">1593</th><td><u>	bus_space_write_1((sc)-&gt;sk_btag, (sc)-&gt;sk_bhandle, (reg), (val))</u></td></tr>
<tr><th id="1594">1594</th><td></td></tr>
<tr><th id="1595">1595</th><td><u>#define <dfn class="macro" id="_M/CSR_READ_4" data-ref="_M/CSR_READ_4">CSR_READ_4</dfn>(sc, reg) \</u></td></tr>
<tr><th id="1596">1596</th><td><u>	bus_space_read_4((sc)-&gt;sk_btag, (sc)-&gt;sk_bhandle, (reg))</u></td></tr>
<tr><th id="1597">1597</th><td><u>#define <dfn class="macro" id="_M/CSR_READ_2" data-ref="_M/CSR_READ_2">CSR_READ_2</dfn>(sc, reg) \</u></td></tr>
<tr><th id="1598">1598</th><td><u>	bus_space_read_2((sc)-&gt;sk_btag, (sc)-&gt;sk_bhandle, (reg))</u></td></tr>
<tr><th id="1599">1599</th><td><u>#define <dfn class="macro" id="_M/CSR_READ_1" data-ref="_M/CSR_READ_1">CSR_READ_1</dfn>(sc, reg) \</u></td></tr>
<tr><th id="1600">1600</th><td><u>	bus_space_read_1((sc)-&gt;sk_btag, (sc)-&gt;sk_bhandle, (reg))</u></td></tr>
<tr><th id="1601">1601</th><td></td></tr>
<tr><th id="1602">1602</th><td><b>struct</b> <dfn class="type def" id="sk_type" title='sk_type' data-ref="sk_type" data-ref-filename="sk_type">sk_type</dfn> {</td></tr>
<tr><th id="1603">1603</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>		<dfn class="decl field" id="sk_type::sk_vid" title='sk_type::sk_vid' data-ref="sk_type::sk_vid" data-ref-filename="sk_type..sk_vid">sk_vid</dfn>;</td></tr>
<tr><th id="1604">1604</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>		<dfn class="decl field" id="sk_type::sk_did" title='sk_type::sk_did' data-ref="sk_type::sk_did" data-ref-filename="sk_type..sk_did">sk_did</dfn>;</td></tr>
<tr><th id="1605">1605</th><td>	<em>const</em> <em>char</em>		*<dfn class="decl field" id="sk_type::sk_name" title='sk_type::sk_name' data-ref="sk_type::sk_name" data-ref-filename="sk_type..sk_name">sk_name</dfn>;</td></tr>
<tr><th id="1606">1606</th><td>};</td></tr>
<tr><th id="1607">1607</th><td></td></tr>
<tr><th id="1608">1608</th><td><u>#define <dfn class="macro" id="_M/SK_ADDR_LO" data-ref="_M/SK_ADDR_LO">SK_ADDR_LO</dfn>(x)	((u_int64_t) (x) &amp; 0xffffffff)</u></td></tr>
<tr><th id="1609">1609</th><td><u>#define <dfn class="macro" id="_M/SK_ADDR_HI" data-ref="_M/SK_ADDR_HI">SK_ADDR_HI</dfn>(x)	((u_int64_t) (x) &gt;&gt; 32)</u></td></tr>
<tr><th id="1610">1610</th><td></td></tr>
<tr><th id="1611">1611</th><td><u>#define <dfn class="macro" id="_M/SK_RING_ALIGN" data-ref="_M/SK_RING_ALIGN">SK_RING_ALIGN</dfn>	64</u></td></tr>
<tr><th id="1612">1612</th><td></td></tr>
<tr><th id="1613">1613</th><td><u>#define <dfn class="macro" id="_M/SK_ADDR_LO" data-ref="_M/SK_ADDR_LO">SK_ADDR_LO</dfn>(x)	((u_int64_t) (x) &amp; 0xffffffff)</u></td></tr>
<tr><th id="1614">1614</th><td><u>#define <dfn class="macro" id="_M/SK_ADDR_HI" data-ref="_M/SK_ADDR_HI">SK_ADDR_HI</dfn>(x)	((u_int64_t) (x) &gt;&gt; 32)</u></td></tr>
<tr><th id="1615">1615</th><td></td></tr>
<tr><th id="1616">1616</th><td><u>#define <dfn class="macro" id="_M/SK_RING_ALIGN" data-ref="_M/SK_RING_ALIGN">SK_RING_ALIGN</dfn>	64</u></td></tr>
<tr><th id="1617">1617</th><td></td></tr>
<tr><th id="1618">1618</th><td><i>/* RX queue descriptor data structure */</i></td></tr>
<tr><th id="1619">1619</th><td><b>struct</b> <dfn class="type def" id="sk_rx_desc" title='sk_rx_desc' data-ref="sk_rx_desc" data-ref-filename="sk_rx_desc">sk_rx_desc</dfn> {</td></tr>
<tr><th id="1620">1620</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="sk_rx_desc::sk_ctl" title='sk_rx_desc::sk_ctl' data-ref="sk_rx_desc::sk_ctl" data-ref-filename="sk_rx_desc..sk_ctl">sk_ctl</dfn>;</td></tr>
<tr><th id="1621">1621</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="sk_rx_desc::sk_next" title='sk_rx_desc::sk_next' data-ref="sk_rx_desc::sk_next" data-ref-filename="sk_rx_desc..sk_next">sk_next</dfn>;</td></tr>
<tr><th id="1622">1622</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="sk_rx_desc::sk_data_lo" title='sk_rx_desc::sk_data_lo' data-ref="sk_rx_desc::sk_data_lo" data-ref-filename="sk_rx_desc..sk_data_lo">sk_data_lo</dfn>;</td></tr>
<tr><th id="1623">1623</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="sk_rx_desc::sk_data_hi" title='sk_rx_desc::sk_data_hi' data-ref="sk_rx_desc::sk_data_hi" data-ref-filename="sk_rx_desc..sk_data_hi">sk_data_hi</dfn>;</td></tr>
<tr><th id="1624">1624</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="sk_rx_desc::sk_xmac_rxstat" title='sk_rx_desc::sk_xmac_rxstat' data-ref="sk_rx_desc::sk_xmac_rxstat" data-ref-filename="sk_rx_desc..sk_xmac_rxstat">sk_xmac_rxstat</dfn>;</td></tr>
<tr><th id="1625">1625</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="sk_rx_desc::sk_timestamp" title='sk_rx_desc::sk_timestamp' data-ref="sk_rx_desc::sk_timestamp" data-ref-filename="sk_rx_desc..sk_timestamp">sk_timestamp</dfn>;</td></tr>
<tr><th id="1626">1626</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>		<dfn class="decl field" id="sk_rx_desc::sk_csum2" title='sk_rx_desc::sk_csum2' data-ref="sk_rx_desc::sk_csum2" data-ref-filename="sk_rx_desc..sk_csum2">sk_csum2</dfn>;</td></tr>
<tr><th id="1627">1627</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>		<dfn class="decl field" id="sk_rx_desc::sk_csum1" title='sk_rx_desc::sk_csum1' data-ref="sk_rx_desc::sk_csum1" data-ref-filename="sk_rx_desc..sk_csum1">sk_csum1</dfn>;</td></tr>
<tr><th id="1628">1628</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>		<dfn class="decl field" id="sk_rx_desc::sk_csum2_start" title='sk_rx_desc::sk_csum2_start' data-ref="sk_rx_desc::sk_csum2_start" data-ref-filename="sk_rx_desc..sk_csum2_start">sk_csum2_start</dfn>;</td></tr>
<tr><th id="1629">1629</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>		<dfn class="decl field" id="sk_rx_desc::sk_csum1_start" title='sk_rx_desc::sk_csum1_start' data-ref="sk_rx_desc::sk_csum1_start" data-ref-filename="sk_rx_desc..sk_csum1_start">sk_csum1_start</dfn>;</td></tr>
<tr><th id="1630">1630</th><td>};</td></tr>
<tr><th id="1631">1631</th><td></td></tr>
<tr><th id="1632">1632</th><td><u>#define <dfn class="macro" id="_M/SK_OPCODE_DEFAULT" data-ref="_M/SK_OPCODE_DEFAULT">SK_OPCODE_DEFAULT</dfn>	0x00550000</u></td></tr>
<tr><th id="1633">1633</th><td><u>#define <dfn class="macro" id="_M/SK_OPCODE_CSUM" data-ref="_M/SK_OPCODE_CSUM">SK_OPCODE_CSUM</dfn>		0x00560000</u></td></tr>
<tr><th id="1634">1634</th><td></td></tr>
<tr><th id="1635">1635</th><td><u>#define <dfn class="macro" id="_M/SK_RXCTL_LEN" data-ref="_M/SK_RXCTL_LEN">SK_RXCTL_LEN</dfn>		0x0000FFFF</u></td></tr>
<tr><th id="1636">1636</th><td><u>#define <dfn class="macro" id="_M/SK_RXCTL_OPCODE" data-ref="_M/SK_RXCTL_OPCODE">SK_RXCTL_OPCODE</dfn>		0x00FF0000</u></td></tr>
<tr><th id="1637">1637</th><td><u>#define <dfn class="macro" id="_M/SK_RXCTL_TSTAMP_VALID" data-ref="_M/SK_RXCTL_TSTAMP_VALID">SK_RXCTL_TSTAMP_VALID</dfn>	0x01000000</u></td></tr>
<tr><th id="1638">1638</th><td><u>#define <dfn class="macro" id="_M/SK_RXCTL_STATUS_VALID" data-ref="_M/SK_RXCTL_STATUS_VALID">SK_RXCTL_STATUS_VALID</dfn>	0x02000000</u></td></tr>
<tr><th id="1639">1639</th><td><u>#define <dfn class="macro" id="_M/SK_RXCTL_DEV0" data-ref="_M/SK_RXCTL_DEV0">SK_RXCTL_DEV0</dfn>		0x04000000</u></td></tr>
<tr><th id="1640">1640</th><td><u>#define <dfn class="macro" id="_M/SK_RXCTL_EOF_INTR" data-ref="_M/SK_RXCTL_EOF_INTR">SK_RXCTL_EOF_INTR</dfn>	0x08000000</u></td></tr>
<tr><th id="1641">1641</th><td><u>#define <dfn class="macro" id="_M/SK_RXCTL_EOB_INTR" data-ref="_M/SK_RXCTL_EOB_INTR">SK_RXCTL_EOB_INTR</dfn>	0x10000000</u></td></tr>
<tr><th id="1642">1642</th><td><u>#define <dfn class="macro" id="_M/SK_RXCTL_LASTFRAG" data-ref="_M/SK_RXCTL_LASTFRAG">SK_RXCTL_LASTFRAG</dfn>	0x20000000</u></td></tr>
<tr><th id="1643">1643</th><td><u>#define <dfn class="macro" id="_M/SK_RXCTL_FIRSTFRAG" data-ref="_M/SK_RXCTL_FIRSTFRAG">SK_RXCTL_FIRSTFRAG</dfn>	0x40000000</u></td></tr>
<tr><th id="1644">1644</th><td><u>#define <dfn class="macro" id="_M/SK_RXCTL_OWN" data-ref="_M/SK_RXCTL_OWN">SK_RXCTL_OWN</dfn>		0x80000000</u></td></tr>
<tr><th id="1645">1645</th><td></td></tr>
<tr><th id="1646">1646</th><td><u>#define <dfn class="macro" id="_M/SK_RXSTAT" data-ref="_M/SK_RXSTAT">SK_RXSTAT</dfn>	\</u></td></tr>
<tr><th id="1647">1647</th><td><u>	(SK_OPCODE_DEFAULT|SK_RXCTL_EOF_INTR|SK_RXCTL_LASTFRAG| \</u></td></tr>
<tr><th id="1648">1648</th><td><u>	 SK_RXCTL_FIRSTFRAG|SK_RXCTL_OWN)</u></td></tr>
<tr><th id="1649">1649</th><td></td></tr>
<tr><th id="1650">1650</th><td><b>struct</b> <dfn class="type def" id="sk_tx_desc" title='sk_tx_desc' data-ref="sk_tx_desc" data-ref-filename="sk_tx_desc">sk_tx_desc</dfn> {</td></tr>
<tr><th id="1651">1651</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="sk_tx_desc::sk_ctl" title='sk_tx_desc::sk_ctl' data-ref="sk_tx_desc::sk_ctl" data-ref-filename="sk_tx_desc..sk_ctl">sk_ctl</dfn>;</td></tr>
<tr><th id="1652">1652</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="sk_tx_desc::sk_next" title='sk_tx_desc::sk_next' data-ref="sk_tx_desc::sk_next" data-ref-filename="sk_tx_desc..sk_next">sk_next</dfn>;</td></tr>
<tr><th id="1653">1653</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="sk_tx_desc::sk_data_lo" title='sk_tx_desc::sk_data_lo' data-ref="sk_tx_desc::sk_data_lo" data-ref-filename="sk_tx_desc..sk_data_lo">sk_data_lo</dfn>;</td></tr>
<tr><th id="1654">1654</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="sk_tx_desc::sk_data_hi" title='sk_tx_desc::sk_data_hi' data-ref="sk_tx_desc::sk_data_hi" data-ref-filename="sk_tx_desc..sk_data_hi">sk_data_hi</dfn>;</td></tr>
<tr><th id="1655">1655</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="sk_tx_desc::sk_xmac_txstat" title='sk_tx_desc::sk_xmac_txstat' data-ref="sk_tx_desc::sk_xmac_txstat" data-ref-filename="sk_tx_desc..sk_xmac_txstat">sk_xmac_txstat</dfn>;</td></tr>
<tr><th id="1656">1656</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>		<dfn class="decl field" id="sk_tx_desc::sk_rsvd0" title='sk_tx_desc::sk_rsvd0' data-ref="sk_tx_desc::sk_rsvd0" data-ref-filename="sk_tx_desc..sk_rsvd0">sk_rsvd0</dfn>;</td></tr>
<tr><th id="1657">1657</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>		<dfn class="decl field" id="sk_tx_desc::sk_csum_startval" title='sk_tx_desc::sk_csum_startval' data-ref="sk_tx_desc::sk_csum_startval" data-ref-filename="sk_tx_desc..sk_csum_startval">sk_csum_startval</dfn>;</td></tr>
<tr><th id="1658">1658</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>		<dfn class="decl field" id="sk_tx_desc::sk_csum_startpos" title='sk_tx_desc::sk_csum_startpos' data-ref="sk_tx_desc::sk_csum_startpos" data-ref-filename="sk_tx_desc..sk_csum_startpos">sk_csum_startpos</dfn>;</td></tr>
<tr><th id="1659">1659</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>		<dfn class="decl field" id="sk_tx_desc::sk_csum_writepos" title='sk_tx_desc::sk_csum_writepos' data-ref="sk_tx_desc::sk_csum_writepos" data-ref-filename="sk_tx_desc..sk_csum_writepos">sk_csum_writepos</dfn>;</td></tr>
<tr><th id="1660">1660</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="sk_tx_desc::sk_rsvd1" title='sk_tx_desc::sk_rsvd1' data-ref="sk_tx_desc::sk_rsvd1" data-ref-filename="sk_tx_desc..sk_rsvd1">sk_rsvd1</dfn>;</td></tr>
<tr><th id="1661">1661</th><td>};</td></tr>
<tr><th id="1662">1662</th><td></td></tr>
<tr><th id="1663">1663</th><td><u>#define <dfn class="macro" id="_M/SK_TXCTL_LEN" data-ref="_M/SK_TXCTL_LEN">SK_TXCTL_LEN</dfn>		0x0000FFFF</u></td></tr>
<tr><th id="1664">1664</th><td><u>#define <dfn class="macro" id="_M/SK_TXCTL_OPCODE" data-ref="_M/SK_TXCTL_OPCODE">SK_TXCTL_OPCODE</dfn>		0x00FF0000</u></td></tr>
<tr><th id="1665">1665</th><td><u>#define <dfn class="macro" id="_M/SK_TXCTL_SW" data-ref="_M/SK_TXCTL_SW">SK_TXCTL_SW</dfn>		0x01000000</u></td></tr>
<tr><th id="1666">1666</th><td><u>#define <dfn class="macro" id="_M/SK_TXCTL_NOCRC" data-ref="_M/SK_TXCTL_NOCRC">SK_TXCTL_NOCRC</dfn>		0x02000000</u></td></tr>
<tr><th id="1667">1667</th><td><u>#define <dfn class="macro" id="_M/SK_TXCTL_STORENFWD" data-ref="_M/SK_TXCTL_STORENFWD">SK_TXCTL_STORENFWD</dfn>	0x04000000</u></td></tr>
<tr><th id="1668">1668</th><td><u>#define <dfn class="macro" id="_M/SK_TXCTL_EOF_INTR" data-ref="_M/SK_TXCTL_EOF_INTR">SK_TXCTL_EOF_INTR</dfn>	0x08000000</u></td></tr>
<tr><th id="1669">1669</th><td><u>#define <dfn class="macro" id="_M/SK_TXCTL_EOB_INTR" data-ref="_M/SK_TXCTL_EOB_INTR">SK_TXCTL_EOB_INTR</dfn>	0x10000000</u></td></tr>
<tr><th id="1670">1670</th><td><u>#define <dfn class="macro" id="_M/SK_TXCTL_LASTFRAG" data-ref="_M/SK_TXCTL_LASTFRAG">SK_TXCTL_LASTFRAG</dfn>	0x20000000</u></td></tr>
<tr><th id="1671">1671</th><td><u>#define <dfn class="macro" id="_M/SK_TXCTL_FIRSTFRAG" data-ref="_M/SK_TXCTL_FIRSTFRAG">SK_TXCTL_FIRSTFRAG</dfn>	0x40000000</u></td></tr>
<tr><th id="1672">1672</th><td><u>#define <dfn class="macro" id="_M/SK_TXCTL_OWN" data-ref="_M/SK_TXCTL_OWN">SK_TXCTL_OWN</dfn>		0x80000000</u></td></tr>
<tr><th id="1673">1673</th><td></td></tr>
<tr><th id="1674">1674</th><td><u>#define <dfn class="macro" id="_M/SK_TXSTAT" data-ref="_M/SK_TXSTAT">SK_TXSTAT</dfn>	\</u></td></tr>
<tr><th id="1675">1675</th><td><u>	(SK_OPCODE_DEFAULT|SK_TXCTL_EOF_INTR|SK_TXCTL_LASTFRAG|SK_TXCTL_OWN)</u></td></tr>
<tr><th id="1676">1676</th><td></td></tr>
<tr><th id="1677">1677</th><td><u>#define <dfn class="macro" id="_M/SK_RXBYTES" data-ref="_M/SK_RXBYTES">SK_RXBYTES</dfn>(x)		((x) &amp; 0x0000FFFF);</u></td></tr>
<tr><th id="1678">1678</th><td><u>#define <dfn class="macro" id="_M/SK_TXBYTES" data-ref="_M/SK_TXBYTES">SK_TXBYTES</dfn>		SK_RXBYTES</u></td></tr>
<tr><th id="1679">1679</th><td></td></tr>
<tr><th id="1680">1680</th><td><u>#define <dfn class="macro" id="_M/SK_TX_RING_CNT" data-ref="_M/SK_TX_RING_CNT">SK_TX_RING_CNT</dfn>		512</u></td></tr>
<tr><th id="1681">1681</th><td><u>#define <dfn class="macro" id="_M/SK_RX_RING_CNT" data-ref="_M/SK_RX_RING_CNT">SK_RX_RING_CNT</dfn>		256</u></td></tr>
<tr><th id="1682">1682</th><td></td></tr>
<tr><th id="1683">1683</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_BMUOPC_ADDR64" data-ref="_M/SK_Y2_BMUOPC_ADDR64">SK_Y2_BMUOPC_ADDR64</dfn>	0x21</u></td></tr>
<tr><th id="1684">1684</th><td></td></tr>
<tr><th id="1685">1685</th><td><b>struct</b> <dfn class="type def" id="msk_rx_desc" title='msk_rx_desc' data-ref="msk_rx_desc" data-ref-filename="msk_rx_desc">msk_rx_desc</dfn> {</td></tr>
<tr><th id="1686">1686</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="msk_rx_desc::sk_addr" title='msk_rx_desc::sk_addr' data-ref="msk_rx_desc::sk_addr" data-ref-filename="msk_rx_desc..sk_addr">sk_addr</dfn>;</td></tr>
<tr><th id="1687">1687</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>		<dfn class="decl field" id="msk_rx_desc::sk_len" title='msk_rx_desc::sk_len' data-ref="msk_rx_desc::sk_len" data-ref-filename="msk_rx_desc..sk_len">sk_len</dfn>;</td></tr>
<tr><th id="1688">1688</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>		<dfn class="decl field" id="msk_rx_desc::sk_ctl" title='msk_rx_desc::sk_ctl' data-ref="msk_rx_desc::sk_ctl" data-ref-filename="msk_rx_desc..sk_ctl">sk_ctl</dfn>;</td></tr>
<tr><th id="1689">1689</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>		<dfn class="decl field" id="msk_rx_desc::sk_opcode" title='msk_rx_desc::sk_opcode' data-ref="msk_rx_desc::sk_opcode" data-ref-filename="msk_rx_desc..sk_opcode">sk_opcode</dfn>;</td></tr>
<tr><th id="1690">1690</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="1691">1691</th><td></td></tr>
<tr><th id="1692">1692</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_RXOPC_BUFFER" data-ref="_M/SK_Y2_RXOPC_BUFFER">SK_Y2_RXOPC_BUFFER</dfn>	0x40</u></td></tr>
<tr><th id="1693">1693</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_RXOPC_PACKET" data-ref="_M/SK_Y2_RXOPC_PACKET">SK_Y2_RXOPC_PACKET</dfn>	0x41</u></td></tr>
<tr><th id="1694">1694</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_RXOPC_OWN" data-ref="_M/SK_Y2_RXOPC_OWN">SK_Y2_RXOPC_OWN</dfn>		0x80</u></td></tr>
<tr><th id="1695">1695</th><td></td></tr>
<tr><th id="1696">1696</th><td><b>struct</b> <dfn class="type def" id="msk_tx_desc" title='msk_tx_desc' data-ref="msk_tx_desc" data-ref-filename="msk_tx_desc">msk_tx_desc</dfn> {</td></tr>
<tr><th id="1697">1697</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="msk_tx_desc::sk_addr" title='msk_tx_desc::sk_addr' data-ref="msk_tx_desc::sk_addr" data-ref-filename="msk_tx_desc..sk_addr">sk_addr</dfn>;</td></tr>
<tr><th id="1698">1698</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>		<dfn class="decl field" id="msk_tx_desc::sk_len" title='msk_tx_desc::sk_len' data-ref="msk_tx_desc::sk_len" data-ref-filename="msk_tx_desc..sk_len">sk_len</dfn>;</td></tr>
<tr><th id="1699">1699</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>		<dfn class="decl field" id="msk_tx_desc::sk_ctl" title='msk_tx_desc::sk_ctl' data-ref="msk_tx_desc::sk_ctl" data-ref-filename="msk_tx_desc..sk_ctl">sk_ctl</dfn>;</td></tr>
<tr><th id="1700">1700</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>		<dfn class="decl field" id="msk_tx_desc::sk_opcode" title='msk_tx_desc::sk_opcode' data-ref="msk_tx_desc::sk_opcode" data-ref-filename="msk_tx_desc..sk_opcode">sk_opcode</dfn>;</td></tr>
<tr><th id="1701">1701</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="1702">1702</th><td></td></tr>
<tr><th id="1703">1703</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_TXCTL_LASTFRAG" data-ref="_M/SK_Y2_TXCTL_LASTFRAG">SK_Y2_TXCTL_LASTFRAG</dfn>	0x80</u></td></tr>
<tr><th id="1704">1704</th><td></td></tr>
<tr><th id="1705">1705</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_TXOPC_BUFFER" data-ref="_M/SK_Y2_TXOPC_BUFFER">SK_Y2_TXOPC_BUFFER</dfn>	0x40</u></td></tr>
<tr><th id="1706">1706</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_TXOPC_PACKET" data-ref="_M/SK_Y2_TXOPC_PACKET">SK_Y2_TXOPC_PACKET</dfn>	0x41</u></td></tr>
<tr><th id="1707">1707</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_TXOPC_OWN" data-ref="_M/SK_Y2_TXOPC_OWN">SK_Y2_TXOPC_OWN</dfn>		0x80</u></td></tr>
<tr><th id="1708">1708</th><td></td></tr>
<tr><th id="1709">1709</th><td><b>struct</b> <dfn class="type def" id="msk_status_desc" title='msk_status_desc' data-ref="msk_status_desc" data-ref-filename="msk_status_desc">msk_status_desc</dfn> {</td></tr>
<tr><th id="1710">1710</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="msk_status_desc::sk_status" title='msk_status_desc::sk_status' data-ref="msk_status_desc::sk_status" data-ref-filename="msk_status_desc..sk_status">sk_status</dfn>;</td></tr>
<tr><th id="1711">1711</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>		<dfn class="decl field" id="msk_status_desc::sk_len" title='msk_status_desc::sk_len' data-ref="msk_status_desc::sk_len" data-ref-filename="msk_status_desc..sk_len">sk_len</dfn>;</td></tr>
<tr><th id="1712">1712</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>		<dfn class="decl field" id="msk_status_desc::sk_link" title='msk_status_desc::sk_link' data-ref="msk_status_desc::sk_link" data-ref-filename="msk_status_desc..sk_link">sk_link</dfn>;</td></tr>
<tr><th id="1713">1713</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>		<dfn class="decl field" id="msk_status_desc::sk_opcode" title='msk_status_desc::sk_opcode' data-ref="msk_status_desc::sk_opcode" data-ref-filename="msk_status_desc..sk_opcode">sk_opcode</dfn>;</td></tr>
<tr><th id="1714">1714</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="1715">1715</th><td></td></tr>
<tr><th id="1716">1716</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_STOPC_RXSTAT" data-ref="_M/SK_Y2_STOPC_RXSTAT">SK_Y2_STOPC_RXSTAT</dfn>	0x60</u></td></tr>
<tr><th id="1717">1717</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_STOPC_TXSTAT" data-ref="_M/SK_Y2_STOPC_TXSTAT">SK_Y2_STOPC_TXSTAT</dfn>	0x68</u></td></tr>
<tr><th id="1718">1718</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_STOPC_OWN" data-ref="_M/SK_Y2_STOPC_OWN">SK_Y2_STOPC_OWN</dfn>		0x80</u></td></tr>
<tr><th id="1719">1719</th><td></td></tr>
<tr><th id="1720">1720</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_ST_TXA1_MSKL" data-ref="_M/SK_Y2_ST_TXA1_MSKL">SK_Y2_ST_TXA1_MSKL</dfn>	0x00000fff</u></td></tr>
<tr><th id="1721">1721</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_ST_TXA1_SHIFT" data-ref="_M/SK_Y2_ST_TXA1_SHIFT">SK_Y2_ST_TXA1_SHIFT</dfn>	0</u></td></tr>
<tr><th id="1722">1722</th><td></td></tr>
<tr><th id="1723">1723</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_ST_TXA2_MSKL" data-ref="_M/SK_Y2_ST_TXA2_MSKL">SK_Y2_ST_TXA2_MSKL</dfn>	0xff000000</u></td></tr>
<tr><th id="1724">1724</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_ST_TXA2_SHIFTL" data-ref="_M/SK_Y2_ST_TXA2_SHIFTL">SK_Y2_ST_TXA2_SHIFTL</dfn>	24</u></td></tr>
<tr><th id="1725">1725</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_ST_TXA2_MSKH" data-ref="_M/SK_Y2_ST_TXA2_MSKH">SK_Y2_ST_TXA2_MSKH</dfn>	0x000f</u></td></tr>
<tr><th id="1726">1726</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_ST_TXA2_SHIFTH" data-ref="_M/SK_Y2_ST_TXA2_SHIFTH">SK_Y2_ST_TXA2_SHIFTH</dfn>	8</u></td></tr>
<tr><th id="1727">1727</th><td></td></tr>
<tr><th id="1728">1728</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_ST_TXA1_MSKL" data-ref="_M/SK_Y2_ST_TXA1_MSKL">SK_Y2_ST_TXA1_MSKL</dfn>	0x00000fff</u></td></tr>
<tr><th id="1729">1729</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_ST_TXA1_SHIFT" data-ref="_M/SK_Y2_ST_TXA1_SHIFT">SK_Y2_ST_TXA1_SHIFT</dfn>	0</u></td></tr>
<tr><th id="1730">1730</th><td></td></tr>
<tr><th id="1731">1731</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_ST_TXA2_MSKL" data-ref="_M/SK_Y2_ST_TXA2_MSKL">SK_Y2_ST_TXA2_MSKL</dfn>	0xff000000</u></td></tr>
<tr><th id="1732">1732</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_ST_TXA2_SHIFTL" data-ref="_M/SK_Y2_ST_TXA2_SHIFTL">SK_Y2_ST_TXA2_SHIFTL</dfn>	24</u></td></tr>
<tr><th id="1733">1733</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_ST_TXA2_MSKH" data-ref="_M/SK_Y2_ST_TXA2_MSKH">SK_Y2_ST_TXA2_MSKH</dfn>	0x000f</u></td></tr>
<tr><th id="1734">1734</th><td><u>#define <dfn class="macro" id="_M/SK_Y2_ST_TXA2_SHIFTH" data-ref="_M/SK_Y2_ST_TXA2_SHIFTH">SK_Y2_ST_TXA2_SHIFTH</dfn>	8</u></td></tr>
<tr><th id="1735">1735</th><td></td></tr>
<tr><th id="1736">1736</th><td><u>#define <dfn class="macro" id="_M/MSK_TX_RING_CNT" data-ref="_M/MSK_TX_RING_CNT">MSK_TX_RING_CNT</dfn>		512</u></td></tr>
<tr><th id="1737">1737</th><td><u>#define <dfn class="macro" id="_M/MSK_RX_RING_CNT" data-ref="_M/MSK_RX_RING_CNT">MSK_RX_RING_CNT</dfn>		512</u></td></tr>
<tr><th id="1738">1738</th><td><u>#define <dfn class="macro" id="_M/MSK_STATUS_RING_CNT" data-ref="_M/MSK_STATUS_RING_CNT">MSK_STATUS_RING_CNT</dfn>	2048</u></td></tr>
<tr><th id="1739">1739</th><td></td></tr>
<tr><th id="1740">1740</th><td><i>/*</i></td></tr>
<tr><th id="1741">1741</th><td><i> * Jumbo buffer stuff. Note that we must allocate more jumbo</i></td></tr>
<tr><th id="1742">1742</th><td><i> * buffers than there are descriptors in the receive ring. This</i></td></tr>
<tr><th id="1743">1743</th><td><i> * is because we don't know how long it will take for a packet</i></td></tr>
<tr><th id="1744">1744</th><td><i> * to be released after we hand it off to the upper protocol</i></td></tr>
<tr><th id="1745">1745</th><td><i> * layers. To be safe, we allocate 1.5 times the number of</i></td></tr>
<tr><th id="1746">1746</th><td><i> * receive descriptors.</i></td></tr>
<tr><th id="1747">1747</th><td><i> */</i></td></tr>
<tr><th id="1748">1748</th><td><u>#define <dfn class="macro" id="_M/SK_JUMBO_FRAMELEN" data-ref="_M/SK_JUMBO_FRAMELEN">SK_JUMBO_FRAMELEN</dfn>	9018</u></td></tr>
<tr><th id="1749">1749</th><td><u>#define <dfn class="macro" id="_M/SK_JUMBO_MTU" data-ref="_M/SK_JUMBO_MTU">SK_JUMBO_MTU</dfn>		(SK_JUMBO_FRAMELEN-ETHER_HDR_LEN-ETHER_CRC_LEN)</u></td></tr>
<tr><th id="1750">1750</th><td><u>#define <dfn class="macro" id="_M/SK_MIN_FRAMELEN" data-ref="_M/SK_MIN_FRAMELEN">SK_MIN_FRAMELEN</dfn>		(ETHER_MIN_LEN - ETHER_CRC_LEN)</u></td></tr>
<tr><th id="1751">1751</th><td><u>#define <dfn class="macro" id="_M/SK_JSLOTS" data-ref="_M/SK_JSLOTS">SK_JSLOTS</dfn>		384</u></td></tr>
<tr><th id="1752">1752</th><td></td></tr>
<tr><th id="1753">1753</th><td><u>#define <dfn class="macro" id="_M/SK_JRAWLEN" data-ref="_M/SK_JRAWLEN">SK_JRAWLEN</dfn>	(SK_JUMBO_FRAMELEN + ETHER_ALIGN)</u></td></tr>
<tr><th id="1754">1754</th><td><u>#define <dfn class="macro" id="_M/SK_JLEN" data-ref="_M/SK_JLEN">SK_JLEN</dfn>		SK_JRAWLEN</u></td></tr>
<tr><th id="1755">1755</th><td><u>#define <dfn class="macro" id="_M/SK_MCLBYTES" data-ref="_M/SK_MCLBYTES">SK_MCLBYTES</dfn>	SK_JLEN</u></td></tr>
<tr><th id="1756">1756</th><td><u>#define <dfn class="macro" id="_M/SK_JPAGESZ" data-ref="_M/SK_JPAGESZ">SK_JPAGESZ</dfn>	PAGE_SIZE</u></td></tr>
<tr><th id="1757">1757</th><td><u>#define <dfn class="macro" id="_M/SK_RESID" data-ref="_M/SK_RESID">SK_RESID</dfn>	(SK_JPAGESZ - (SK_JLEN * SK_JSLOTS) % SK_JPAGESZ)</u></td></tr>
<tr><th id="1758">1758</th><td><u>#define <dfn class="macro" id="_M/SK_JMEM" data-ref="_M/SK_JMEM">SK_JMEM</dfn>		((SK_JLEN * SK_JSLOTS) + SK_RESID)</u></td></tr>
<tr><th id="1759">1759</th><td></td></tr>
<tr><th id="1760">1760</th><td><u>#define <dfn class="macro" id="_M/MSK_JSLOTS" data-ref="_M/MSK_JSLOTS">MSK_JSLOTS</dfn>		((MSK_RX_RING_CNT / 2) * 3)</u></td></tr>
<tr><th id="1761">1761</th><td></td></tr>
<tr><th id="1762">1762</th><td><u>#define <dfn class="macro" id="_M/MSK_RESID" data-ref="_M/MSK_RESID">MSK_RESID</dfn>	(SK_JPAGESZ - (SK_JLEN * MSK_JSLOTS) % SK_JPAGESZ)</u></td></tr>
<tr><th id="1763">1763</th><td><u>#define <dfn class="macro" id="_M/MSK_JMEM" data-ref="_M/MSK_JMEM">MSK_JMEM</dfn>	((SK_JLEN * MSK_JSLOTS) + MSK_RESID)</u></td></tr>
<tr><th id="1764">1764</th><td></td></tr>
<tr><th id="1765">1765</th><td><u>#define <dfn class="macro" id="_M/SK_MAXUNIT" data-ref="_M/SK_MAXUNIT">SK_MAXUNIT</dfn>	256</u></td></tr>
<tr><th id="1766">1766</th><td><u>#define <dfn class="macro" id="_M/SK_TIMEOUT" data-ref="_M/SK_TIMEOUT">SK_TIMEOUT</dfn>	1000</u></td></tr>
<tr><th id="1767">1767</th><td></td></tr>
<tr><th id="1768">1768</th><td><i>/* YUKON registers */</i></td></tr>
<tr><th id="1769">1769</th><td></td></tr>
<tr><th id="1770">1770</th><td><i>/* General Purpose Status Register (GPSR) */</i></td></tr>
<tr><th id="1771">1771</th><td><u>#define <dfn class="macro" id="_M/YUKON_GPSR" data-ref="_M/YUKON_GPSR">YUKON_GPSR</dfn>		0x0000</u></td></tr>
<tr><th id="1772">1772</th><td></td></tr>
<tr><th id="1773">1773</th><td><u>#define <dfn class="macro" id="_M/YU_GPSR_SPEED" data-ref="_M/YU_GPSR_SPEED">YU_GPSR_SPEED</dfn>		0x8000	/* speed 0 - 10Mbps, 1 - 100Mbps */</u></td></tr>
<tr><th id="1774">1774</th><td><u>#define <dfn class="macro" id="_M/YU_GPSR_DUPLEX" data-ref="_M/YU_GPSR_DUPLEX">YU_GPSR_DUPLEX</dfn>		0x4000	/* 0 - half duplex, 1 - full duplex */</u></td></tr>
<tr><th id="1775">1775</th><td><u>#define <dfn class="macro" id="_M/YU_GPSR_FCTL_TX" data-ref="_M/YU_GPSR_FCTL_TX">YU_GPSR_FCTL_TX</dfn>		0x2000	/* Tx flow control, 1 - disabled */</u></td></tr>
<tr><th id="1776">1776</th><td><u>#define <dfn class="macro" id="_M/YU_GPSR_LINK" data-ref="_M/YU_GPSR_LINK">YU_GPSR_LINK</dfn>		0x1000	/* link status (down/up) */</u></td></tr>
<tr><th id="1777">1777</th><td><u>#define <dfn class="macro" id="_M/YU_GPSR_PAUSE" data-ref="_M/YU_GPSR_PAUSE">YU_GPSR_PAUSE</dfn>		0x0800	/* flow control enable/disable */</u></td></tr>
<tr><th id="1778">1778</th><td><u>#define <dfn class="macro" id="_M/YU_GPSR_TX_IN_PROG" data-ref="_M/YU_GPSR_TX_IN_PROG">YU_GPSR_TX_IN_PROG</dfn>	0x0400	/* transmit in progress */</u></td></tr>
<tr><th id="1779">1779</th><td><u>#define <dfn class="macro" id="_M/YU_GPSR_EXCESS_COL" data-ref="_M/YU_GPSR_EXCESS_COL">YU_GPSR_EXCESS_COL</dfn>	0x0200	/* excessive collisions occurred */</u></td></tr>
<tr><th id="1780">1780</th><td><u>#define <dfn class="macro" id="_M/YU_GPSR_LATE_COL" data-ref="_M/YU_GPSR_LATE_COL">YU_GPSR_LATE_COL</dfn>	0x0100	/* late collision occurred */</u></td></tr>
<tr><th id="1781">1781</th><td><u>#define <dfn class="macro" id="_M/YU_GPSR_MII_PHY_STC" data-ref="_M/YU_GPSR_MII_PHY_STC">YU_GPSR_MII_PHY_STC</dfn>	0x0020	/* MII PHY status change */</u></td></tr>
<tr><th id="1782">1782</th><td><u>#define <dfn class="macro" id="_M/YU_GPSR_GIG_SPEED" data-ref="_M/YU_GPSR_GIG_SPEED">YU_GPSR_GIG_SPEED</dfn>	0x0010	/* Gigabit Speed (0 - use speed bit) */</u></td></tr>
<tr><th id="1783">1783</th><td><u>#define <dfn class="macro" id="_M/YU_GPSR_PARTITION" data-ref="_M/YU_GPSR_PARTITION">YU_GPSR_PARTITION</dfn>	0x0008	/* partition mode */</u></td></tr>
<tr><th id="1784">1784</th><td><u>#define <dfn class="macro" id="_M/YU_GPSR_FCTL_RX" data-ref="_M/YU_GPSR_FCTL_RX">YU_GPSR_FCTL_RX</dfn>		0x0004	/* Rx flow control, 1 - disabled  */</u></td></tr>
<tr><th id="1785">1785</th><td><u>#define <dfn class="macro" id="_M/YU_GPSR_PROMS_EN" data-ref="_M/YU_GPSR_PROMS_EN">YU_GPSR_PROMS_EN</dfn>	0x0002	/* promiscuous mode, 1 - enabled */</u></td></tr>
<tr><th id="1786">1786</th><td></td></tr>
<tr><th id="1787">1787</th><td><i>/* General Purpose Control Register (GPCR) */</i></td></tr>
<tr><th id="1788">1788</th><td><u>#define <dfn class="macro" id="_M/YUKON_GPCR" data-ref="_M/YUKON_GPCR">YUKON_GPCR</dfn>		0x0004</u></td></tr>
<tr><th id="1789">1789</th><td></td></tr>
<tr><th id="1790">1790</th><td><u>#define <dfn class="macro" id="_M/YU_GPCR_FCTL_TX_DIS" data-ref="_M/YU_GPCR_FCTL_TX_DIS">YU_GPCR_FCTL_TX_DIS</dfn>	0x2000	/* Disable Tx flow control 802.3x */</u></td></tr>
<tr><th id="1791">1791</th><td><u>#define <dfn class="macro" id="_M/YU_GPCR_TXEN" data-ref="_M/YU_GPCR_TXEN">YU_GPCR_TXEN</dfn>		0x1000	/* Transmit Enable */</u></td></tr>
<tr><th id="1792">1792</th><td><u>#define <dfn class="macro" id="_M/YU_GPCR_RXEN" data-ref="_M/YU_GPCR_RXEN">YU_GPCR_RXEN</dfn>		0x0800	/* Receive Enable */</u></td></tr>
<tr><th id="1793">1793</th><td><u>#define <dfn class="macro" id="_M/YU_GPCR_BURSTEN" data-ref="_M/YU_GPCR_BURSTEN">YU_GPCR_BURSTEN</dfn>		0x0400	/* Burst Mode Enable */</u></td></tr>
<tr><th id="1794">1794</th><td><u>#define <dfn class="macro" id="_M/YU_GPCR_LPBK" data-ref="_M/YU_GPCR_LPBK">YU_GPCR_LPBK</dfn>		0x0200	/* MAC Loopback Enable */</u></td></tr>
<tr><th id="1795">1795</th><td><u>#define <dfn class="macro" id="_M/YU_GPCR_PAR" data-ref="_M/YU_GPCR_PAR">YU_GPCR_PAR</dfn>		0x0100	/* Partition Enable */</u></td></tr>
<tr><th id="1796">1796</th><td><u>#define <dfn class="macro" id="_M/YU_GPCR_GIG" data-ref="_M/YU_GPCR_GIG">YU_GPCR_GIG</dfn>		0x0080	/* Gigabit Speed 1000Mbps */</u></td></tr>
<tr><th id="1797">1797</th><td><u>#define <dfn class="macro" id="_M/YU_GPCR_FLP" data-ref="_M/YU_GPCR_FLP">YU_GPCR_FLP</dfn>		0x0040	/* Force Link Pass */</u></td></tr>
<tr><th id="1798">1798</th><td><u>#define <dfn class="macro" id="_M/YU_GPCR_DUPLEX" data-ref="_M/YU_GPCR_DUPLEX">YU_GPCR_DUPLEX</dfn>		0x0020	/* Duplex Enable */</u></td></tr>
<tr><th id="1799">1799</th><td><u>#define <dfn class="macro" id="_M/YU_GPCR_FCTL_RX_DIS" data-ref="_M/YU_GPCR_FCTL_RX_DIS">YU_GPCR_FCTL_RX_DIS</dfn>	0x0010	/* Disable Rx flow control 802.3x */</u></td></tr>
<tr><th id="1800">1800</th><td><u>#define <dfn class="macro" id="_M/YU_GPCR_SPEED" data-ref="_M/YU_GPCR_SPEED">YU_GPCR_SPEED</dfn>		0x0008	/* Port Speed 100Mbps */</u></td></tr>
<tr><th id="1801">1801</th><td><u>#define <dfn class="macro" id="_M/YU_GPCR_DPLX_DIS" data-ref="_M/YU_GPCR_DPLX_DIS">YU_GPCR_DPLX_DIS</dfn>	0x0004	/* Disable Auto-Update for duplex */</u></td></tr>
<tr><th id="1802">1802</th><td><u>#define <dfn class="macro" id="_M/YU_GPCR_FCTL_DIS" data-ref="_M/YU_GPCR_FCTL_DIS">YU_GPCR_FCTL_DIS</dfn>	0x0002	/* Disable Auto-Update for 802.3x */</u></td></tr>
<tr><th id="1803">1803</th><td><u>#define <dfn class="macro" id="_M/YU_GPCR_SPEED_DIS" data-ref="_M/YU_GPCR_SPEED_DIS">YU_GPCR_SPEED_DIS</dfn>	0x0001	/* Disable Auto-Update for speed */</u></td></tr>
<tr><th id="1804">1804</th><td></td></tr>
<tr><th id="1805">1805</th><td><i>/* Transmit Control Register (TCR) */</i></td></tr>
<tr><th id="1806">1806</th><td><u>#define <dfn class="macro" id="_M/YUKON_TCR" data-ref="_M/YUKON_TCR">YUKON_TCR</dfn>		0x0008</u></td></tr>
<tr><th id="1807">1807</th><td></td></tr>
<tr><th id="1808">1808</th><td><u>#define <dfn class="macro" id="_M/YU_TCR_FJ" data-ref="_M/YU_TCR_FJ">YU_TCR_FJ</dfn>		0x8000	/* force jam / flow control */</u></td></tr>
<tr><th id="1809">1809</th><td><u>#define <dfn class="macro" id="_M/YU_TCR_CRCD" data-ref="_M/YU_TCR_CRCD">YU_TCR_CRCD</dfn>		0x4000	/* insert CRC (0 - enable) */</u></td></tr>
<tr><th id="1810">1810</th><td><u>#define <dfn class="macro" id="_M/YU_TCR_PADD" data-ref="_M/YU_TCR_PADD">YU_TCR_PADD</dfn>		0x2000	/* pad packets to 64b (0 - enable) */</u></td></tr>
<tr><th id="1811">1811</th><td><u>#define <dfn class="macro" id="_M/YU_TCR_COLTH" data-ref="_M/YU_TCR_COLTH">YU_TCR_COLTH</dfn>		0x1c00	/* collision threshold */</u></td></tr>
<tr><th id="1812">1812</th><td></td></tr>
<tr><th id="1813">1813</th><td><i>/* Receive Control Register (RCR) */</i></td></tr>
<tr><th id="1814">1814</th><td><u>#define <dfn class="macro" id="_M/YUKON_RCR" data-ref="_M/YUKON_RCR">YUKON_RCR</dfn>		0x000c</u></td></tr>
<tr><th id="1815">1815</th><td></td></tr>
<tr><th id="1816">1816</th><td><u>#define <dfn class="macro" id="_M/YU_RCR_UFLEN" data-ref="_M/YU_RCR_UFLEN">YU_RCR_UFLEN</dfn>		0x8000	/* unicast filter enable */</u></td></tr>
<tr><th id="1817">1817</th><td><u>#define <dfn class="macro" id="_M/YU_RCR_MUFLEN" data-ref="_M/YU_RCR_MUFLEN">YU_RCR_MUFLEN</dfn>		0x4000	/* multicast filter enable */</u></td></tr>
<tr><th id="1818">1818</th><td><u>#define <dfn class="macro" id="_M/YU_RCR_CRCR" data-ref="_M/YU_RCR_CRCR">YU_RCR_CRCR</dfn>		0x2000	/* remove CRC */</u></td></tr>
<tr><th id="1819">1819</th><td><u>#define <dfn class="macro" id="_M/YU_RCR_PASSFC" data-ref="_M/YU_RCR_PASSFC">YU_RCR_PASSFC</dfn>		0x1000	/* pass flow control packets */</u></td></tr>
<tr><th id="1820">1820</th><td></td></tr>
<tr><th id="1821">1821</th><td><i>/* Transmit Flow Control Register (TFCR) */</i></td></tr>
<tr><th id="1822">1822</th><td><u>#define <dfn class="macro" id="_M/YUKON_TFCR" data-ref="_M/YUKON_TFCR">YUKON_TFCR</dfn>		0x0010	/* Pause Time */</u></td></tr>
<tr><th id="1823">1823</th><td></td></tr>
<tr><th id="1824">1824</th><td><i>/* Transmit Parameter Register (TPR) */</i></td></tr>
<tr><th id="1825">1825</th><td><u>#define <dfn class="macro" id="_M/YUKON_TPR" data-ref="_M/YUKON_TPR">YUKON_TPR</dfn>		0x0014</u></td></tr>
<tr><th id="1826">1826</th><td></td></tr>
<tr><th id="1827">1827</th><td><u>#define <dfn class="macro" id="_M/YU_TPR_JAM_LEN" data-ref="_M/YU_TPR_JAM_LEN">YU_TPR_JAM_LEN</dfn>(x)	(((x) &amp; 0x3) &lt;&lt; 14)</u></td></tr>
<tr><th id="1828">1828</th><td><u>#define <dfn class="macro" id="_M/YU_TPR_JAM_IPG" data-ref="_M/YU_TPR_JAM_IPG">YU_TPR_JAM_IPG</dfn>(x)	(((x) &amp; 0x1f) &lt;&lt; 9)</u></td></tr>
<tr><th id="1829">1829</th><td><u>#define <dfn class="macro" id="_M/YU_TPR_JAM2DATA_IPG" data-ref="_M/YU_TPR_JAM2DATA_IPG">YU_TPR_JAM2DATA_IPG</dfn>(x)	(((x) &amp; 0x1f) &lt;&lt; 4)</u></td></tr>
<tr><th id="1830">1830</th><td></td></tr>
<tr><th id="1831">1831</th><td><i>/* Serial Mode Register (SMR) */</i></td></tr>
<tr><th id="1832">1832</th><td><u>#define <dfn class="macro" id="_M/YUKON_SMR" data-ref="_M/YUKON_SMR">YUKON_SMR</dfn>		0x0018</u></td></tr>
<tr><th id="1833">1833</th><td></td></tr>
<tr><th id="1834">1834</th><td><u>#define <dfn class="macro" id="_M/YU_SMR_DATA_BLIND" data-ref="_M/YU_SMR_DATA_BLIND">YU_SMR_DATA_BLIND</dfn>(x)	(((x) &amp; 0x1f) &lt;&lt; 11)</u></td></tr>
<tr><th id="1835">1835</th><td><u>#define <dfn class="macro" id="_M/YU_SMR_LIMIT4" data-ref="_M/YU_SMR_LIMIT4">YU_SMR_LIMIT4</dfn>		0x0400	/* reset after 16 / 4 collisions */</u></td></tr>
<tr><th id="1836">1836</th><td><u>#define <dfn class="macro" id="_M/YU_SMR_MFL_JUMBO" data-ref="_M/YU_SMR_MFL_JUMBO">YU_SMR_MFL_JUMBO</dfn>	0x0100	/* max frame length for jumbo frames */</u></td></tr>
<tr><th id="1837">1837</th><td><u>#define <dfn class="macro" id="_M/YU_SMR_MFL_VLAN" data-ref="_M/YU_SMR_MFL_VLAN">YU_SMR_MFL_VLAN</dfn>		0x0200	/* max frame length + vlan tag */</u></td></tr>
<tr><th id="1838">1838</th><td><u>#define <dfn class="macro" id="_M/YU_SMR_IPG_DATA" data-ref="_M/YU_SMR_IPG_DATA">YU_SMR_IPG_DATA</dfn>(x)	((x) &amp; 0x1f)</u></td></tr>
<tr><th id="1839">1839</th><td></td></tr>
<tr><th id="1840">1840</th><td><i>/* Source Address Low #1 (SAL1) */</i></td></tr>
<tr><th id="1841">1841</th><td><u>#define <dfn class="macro" id="_M/YUKON_SAL1" data-ref="_M/YUKON_SAL1">YUKON_SAL1</dfn>		0x001c	/* SA1[15:0] */</u></td></tr>
<tr><th id="1842">1842</th><td></td></tr>
<tr><th id="1843">1843</th><td><i>/* Source Address Middle #1 (SAM1) */</i></td></tr>
<tr><th id="1844">1844</th><td><u>#define <dfn class="macro" id="_M/YUKON_SAM1" data-ref="_M/YUKON_SAM1">YUKON_SAM1</dfn>		0x0020	/* SA1[31:16] */</u></td></tr>
<tr><th id="1845">1845</th><td></td></tr>
<tr><th id="1846">1846</th><td><i>/* Source Address High #1 (SAH1) */</i></td></tr>
<tr><th id="1847">1847</th><td><u>#define <dfn class="macro" id="_M/YUKON_SAH1" data-ref="_M/YUKON_SAH1">YUKON_SAH1</dfn>		0x0024	/* SA1[47:32] */</u></td></tr>
<tr><th id="1848">1848</th><td></td></tr>
<tr><th id="1849">1849</th><td><i>/* Source Address Low #2 (SAL2) */</i></td></tr>
<tr><th id="1850">1850</th><td><u>#define <dfn class="macro" id="_M/YUKON_SAL2" data-ref="_M/YUKON_SAL2">YUKON_SAL2</dfn>		0x0028	/* SA2[15:0] */</u></td></tr>
<tr><th id="1851">1851</th><td></td></tr>
<tr><th id="1852">1852</th><td><i>/* Source Address Middle #2 (SAM2) */</i></td></tr>
<tr><th id="1853">1853</th><td><u>#define <dfn class="macro" id="_M/YUKON_SAM2" data-ref="_M/YUKON_SAM2">YUKON_SAM2</dfn>		0x002c	/* SA2[31:16] */</u></td></tr>
<tr><th id="1854">1854</th><td></td></tr>
<tr><th id="1855">1855</th><td><i>/* Source Address High #2 (SAH2) */</i></td></tr>
<tr><th id="1856">1856</th><td><u>#define <dfn class="macro" id="_M/YUKON_SAH2" data-ref="_M/YUKON_SAH2">YUKON_SAH2</dfn>		0x0030	/* SA2[47:32] */</u></td></tr>
<tr><th id="1857">1857</th><td></td></tr>
<tr><th id="1858">1858</th><td><i>/* Multicatst Address Hash Register 1 (MCAH1) */</i></td></tr>
<tr><th id="1859">1859</th><td><u>#define <dfn class="macro" id="_M/YUKON_MCAH1" data-ref="_M/YUKON_MCAH1">YUKON_MCAH1</dfn>		0x0034</u></td></tr>
<tr><th id="1860">1860</th><td></td></tr>
<tr><th id="1861">1861</th><td><i>/* Multicatst Address Hash Register 2 (MCAH2) */</i></td></tr>
<tr><th id="1862">1862</th><td><u>#define <dfn class="macro" id="_M/YUKON_MCAH2" data-ref="_M/YUKON_MCAH2">YUKON_MCAH2</dfn>		0x0038</u></td></tr>
<tr><th id="1863">1863</th><td></td></tr>
<tr><th id="1864">1864</th><td><i>/* Multicatst Address Hash Register 3 (MCAH3) */</i></td></tr>
<tr><th id="1865">1865</th><td><u>#define <dfn class="macro" id="_M/YUKON_MCAH3" data-ref="_M/YUKON_MCAH3">YUKON_MCAH3</dfn>		0x003c</u></td></tr>
<tr><th id="1866">1866</th><td></td></tr>
<tr><th id="1867">1867</th><td><i>/* Multicatst Address Hash Register 4 (MCAH4) */</i></td></tr>
<tr><th id="1868">1868</th><td><u>#define <dfn class="macro" id="_M/YUKON_MCAH4" data-ref="_M/YUKON_MCAH4">YUKON_MCAH4</dfn>		0x0040</u></td></tr>
<tr><th id="1869">1869</th><td></td></tr>
<tr><th id="1870">1870</th><td><i>/* Transmit Interrupt Register (TIR) */</i></td></tr>
<tr><th id="1871">1871</th><td><u>#define <dfn class="macro" id="_M/YUKON_TIR" data-ref="_M/YUKON_TIR">YUKON_TIR</dfn>		0x0044</u></td></tr>
<tr><th id="1872">1872</th><td></td></tr>
<tr><th id="1873">1873</th><td><u>#define <dfn class="macro" id="_M/YU_TIR_OUT_UNICAST" data-ref="_M/YU_TIR_OUT_UNICAST">YU_TIR_OUT_UNICAST</dfn>	0x0001	/* Num Unicast Packets Transmitted */</u></td></tr>
<tr><th id="1874">1874</th><td><u>#define <dfn class="macro" id="_M/YU_TIR_OUT_BROADCAST" data-ref="_M/YU_TIR_OUT_BROADCAST">YU_TIR_OUT_BROADCAST</dfn>	0x0002	/* Num Broadcast Packets Transmitted */</u></td></tr>
<tr><th id="1875">1875</th><td><u>#define <dfn class="macro" id="_M/YU_TIR_OUT_PAUSE" data-ref="_M/YU_TIR_OUT_PAUSE">YU_TIR_OUT_PAUSE</dfn>	0x0004	/* Num Pause Packets Transmitted */</u></td></tr>
<tr><th id="1876">1876</th><td><u>#define <dfn class="macro" id="_M/YU_TIR_OUT_MULTICAST" data-ref="_M/YU_TIR_OUT_MULTICAST">YU_TIR_OUT_MULTICAST</dfn>	0x0008	/* Num Multicast Packets Transmitted */</u></td></tr>
<tr><th id="1877">1877</th><td><u>#define <dfn class="macro" id="_M/YU_TIR_OUT_OCTETS" data-ref="_M/YU_TIR_OUT_OCTETS">YU_TIR_OUT_OCTETS</dfn>	0x0030	/* Num Bytes Transmitted */</u></td></tr>
<tr><th id="1878">1878</th><td><u>#define <dfn class="macro" id="_M/YU_TIR_OUT_64_OCTETS" data-ref="_M/YU_TIR_OUT_64_OCTETS">YU_TIR_OUT_64_OCTETS</dfn>	0x0000	/* Num Packets Transmitted */</u></td></tr>
<tr><th id="1879">1879</th><td><u>#define <dfn class="macro" id="_M/YU_TIR_OUT_127_OCTETS" data-ref="_M/YU_TIR_OUT_127_OCTETS">YU_TIR_OUT_127_OCTETS</dfn>	0x0000	/* Num Packets Transmitted */</u></td></tr>
<tr><th id="1880">1880</th><td><u>#define <dfn class="macro" id="_M/YU_TIR_OUT_255_OCTETS" data-ref="_M/YU_TIR_OUT_255_OCTETS">YU_TIR_OUT_255_OCTETS</dfn>	0x0000	/* Num Packets Transmitted */</u></td></tr>
<tr><th id="1881">1881</th><td><u>#define <dfn class="macro" id="_M/YU_TIR_OUT_511_OCTETS" data-ref="_M/YU_TIR_OUT_511_OCTETS">YU_TIR_OUT_511_OCTETS</dfn>	0x0000	/* Num Packets Transmitted */</u></td></tr>
<tr><th id="1882">1882</th><td><u>#define <dfn class="macro" id="_M/YU_TIR_OUT_1023_OCTETS" data-ref="_M/YU_TIR_OUT_1023_OCTETS">YU_TIR_OUT_1023_OCTETS</dfn>	0x0000	/* Num Packets Transmitted */</u></td></tr>
<tr><th id="1883">1883</th><td><u>#define <dfn class="macro" id="_M/YU_TIR_OUT_1518_OCTETS" data-ref="_M/YU_TIR_OUT_1518_OCTETS">YU_TIR_OUT_1518_OCTETS</dfn>	0x0000	/* Num Packets Transmitted */</u></td></tr>
<tr><th id="1884">1884</th><td><u>#define <dfn class="macro" id="_M/YU_TIR_OUT_MAX_OCTETS" data-ref="_M/YU_TIR_OUT_MAX_OCTETS">YU_TIR_OUT_MAX_OCTETS</dfn>	0x0000	/* Num Packets Transmitted */</u></td></tr>
<tr><th id="1885">1885</th><td><u>#define <dfn class="macro" id="_M/YU_TIR_OUT_SPARE" data-ref="_M/YU_TIR_OUT_SPARE">YU_TIR_OUT_SPARE</dfn>	0x0000	/* Num Packets Transmitted */</u></td></tr>
<tr><th id="1886">1886</th><td><u>#define <dfn class="macro" id="_M/YU_TIR_OUT_COLLISIONS" data-ref="_M/YU_TIR_OUT_COLLISIONS">YU_TIR_OUT_COLLISIONS</dfn>	0x0000	/* Num Packets Transmitted */</u></td></tr>
<tr><th id="1887">1887</th><td><u>#define <dfn class="macro" id="_M/YU_TIR_OUT_LATE" data-ref="_M/YU_TIR_OUT_LATE">YU_TIR_OUT_LATE</dfn>		0x0000	/* Num Packets Transmitted */</u></td></tr>
<tr><th id="1888">1888</th><td></td></tr>
<tr><th id="1889">1889</th><td><i>/* Receive Interrupt Register (RIR) */</i></td></tr>
<tr><th id="1890">1890</th><td><u>#define <dfn class="macro" id="_M/YUKON_RIR" data-ref="_M/YUKON_RIR">YUKON_RIR</dfn>		0x0048</u></td></tr>
<tr><th id="1891">1891</th><td></td></tr>
<tr><th id="1892">1892</th><td><i>/* Transmit and Receive Interrupt Register (TRIR) */</i></td></tr>
<tr><th id="1893">1893</th><td><u>#define <dfn class="macro" id="_M/YUKON_TRIR" data-ref="_M/YUKON_TRIR">YUKON_TRIR</dfn>		0x004c</u></td></tr>
<tr><th id="1894">1894</th><td></td></tr>
<tr><th id="1895">1895</th><td><i>/* Transmit Interrupt Mask Register (TIMR) */</i></td></tr>
<tr><th id="1896">1896</th><td><u>#define <dfn class="macro" id="_M/YUKON_TIMR" data-ref="_M/YUKON_TIMR">YUKON_TIMR</dfn>		0x0050</u></td></tr>
<tr><th id="1897">1897</th><td></td></tr>
<tr><th id="1898">1898</th><td><i>/* Receive Interrupt Mask Register (RIMR) */</i></td></tr>
<tr><th id="1899">1899</th><td><u>#define <dfn class="macro" id="_M/YUKON_RIMR" data-ref="_M/YUKON_RIMR">YUKON_RIMR</dfn>		0x0054</u></td></tr>
<tr><th id="1900">1900</th><td></td></tr>
<tr><th id="1901">1901</th><td><i>/* Transmit and Receive Interrupt Mask Register (TRIMR) */</i></td></tr>
<tr><th id="1902">1902</th><td><u>#define <dfn class="macro" id="_M/YUKON_TRIMR" data-ref="_M/YUKON_TRIMR">YUKON_TRIMR</dfn>		0x0058</u></td></tr>
<tr><th id="1903">1903</th><td></td></tr>
<tr><th id="1904">1904</th><td><i>/* SMI Control Register (SMICR) */</i></td></tr>
<tr><th id="1905">1905</th><td><u>#define <dfn class="macro" id="_M/YUKON_SMICR" data-ref="_M/YUKON_SMICR">YUKON_SMICR</dfn>		0x0080</u></td></tr>
<tr><th id="1906">1906</th><td></td></tr>
<tr><th id="1907">1907</th><td><u>#define <dfn class="macro" id="_M/YU_SMICR_PHYAD" data-ref="_M/YU_SMICR_PHYAD">YU_SMICR_PHYAD</dfn>(x)	(((x) &amp; 0x1f) &lt;&lt; 11)</u></td></tr>
<tr><th id="1908">1908</th><td><u>#define <dfn class="macro" id="_M/YU_SMICR_REGAD" data-ref="_M/YU_SMICR_REGAD">YU_SMICR_REGAD</dfn>(x)	(((x) &amp; 0x1f) &lt;&lt; 6)</u></td></tr>
<tr><th id="1909">1909</th><td><u>#define <dfn class="macro" id="_M/YU_SMICR_OPCODE" data-ref="_M/YU_SMICR_OPCODE">YU_SMICR_OPCODE</dfn>		0x0020	/* opcode (0 - write, 1 - read) */</u></td></tr>
<tr><th id="1910">1910</th><td><u>#define <dfn class="macro" id="_M/YU_SMICR_OP_READ" data-ref="_M/YU_SMICR_OP_READ">YU_SMICR_OP_READ</dfn>	0x0020	/* opcode read */</u></td></tr>
<tr><th id="1911">1911</th><td><u>#define <dfn class="macro" id="_M/YU_SMICR_OP_WRITE" data-ref="_M/YU_SMICR_OP_WRITE">YU_SMICR_OP_WRITE</dfn>	0x0000	/* opcode write */</u></td></tr>
<tr><th id="1912">1912</th><td><u>#define <dfn class="macro" id="_M/YU_SMICR_READ_VALID" data-ref="_M/YU_SMICR_READ_VALID">YU_SMICR_READ_VALID</dfn>	0x0010	/* read valid */</u></td></tr>
<tr><th id="1913">1913</th><td><u>#define <dfn class="macro" id="_M/YU_SMICR_BUSY" data-ref="_M/YU_SMICR_BUSY">YU_SMICR_BUSY</dfn>		0x0008	/* busy (writing) */</u></td></tr>
<tr><th id="1914">1914</th><td></td></tr>
<tr><th id="1915">1915</th><td><i>/* SMI Data Register (SMIDR) */</i></td></tr>
<tr><th id="1916">1916</th><td><u>#define <dfn class="macro" id="_M/YUKON_SMIDR" data-ref="_M/YUKON_SMIDR">YUKON_SMIDR</dfn>		0x0084</u></td></tr>
<tr><th id="1917">1917</th><td></td></tr>
<tr><th id="1918">1918</th><td><i>/* PHY Addres Register (PAR) */</i></td></tr>
<tr><th id="1919">1919</th><td><u>#define <dfn class="macro" id="_M/YUKON_PAR" data-ref="_M/YUKON_PAR">YUKON_PAR</dfn>		0x0088</u></td></tr>
<tr><th id="1920">1920</th><td></td></tr>
<tr><th id="1921">1921</th><td><u>#define <dfn class="macro" id="_M/YU_PAR_MIB_CLR" data-ref="_M/YU_PAR_MIB_CLR">YU_PAR_MIB_CLR</dfn>		0x0020	/* MIB Counters Clear Mode */</u></td></tr>
<tr><th id="1922">1922</th><td><u>#define <dfn class="macro" id="_M/YU_PAR_LOAD_TSTCNT" data-ref="_M/YU_PAR_LOAD_TSTCNT">YU_PAR_LOAD_TSTCNT</dfn>	0x0010	/* Load count 0xfffffff0 into cntr */</u></td></tr>
<tr><th id="1923">1923</th><td></td></tr>
<tr><th id="1924">1924</th><td><i>/* Receive status */</i></td></tr>
<tr><th id="1925">1925</th><td><u>#define <dfn class="macro" id="_M/YU_RXSTAT_FOFL" data-ref="_M/YU_RXSTAT_FOFL">YU_RXSTAT_FOFL</dfn>          0x00000001      /* Rx FIFO overflow */</u></td></tr>
<tr><th id="1926">1926</th><td><u>#define <dfn class="macro" id="_M/YU_RXSTAT_CRCERR" data-ref="_M/YU_RXSTAT_CRCERR">YU_RXSTAT_CRCERR</dfn>        0x00000002      /* CRC error */</u></td></tr>
<tr><th id="1927">1927</th><td><u>#define <dfn class="macro" id="_M/YU_RXSTAT_FRAGMENT" data-ref="_M/YU_RXSTAT_FRAGMENT">YU_RXSTAT_FRAGMENT</dfn>      0x00000008      /* fragment */</u></td></tr>
<tr><th id="1928">1928</th><td><u>#define <dfn class="macro" id="_M/YU_RXSTAT_LONGERR" data-ref="_M/YU_RXSTAT_LONGERR">YU_RXSTAT_LONGERR</dfn>       0x00000010      /* too long packet */</u></td></tr>
<tr><th id="1929">1929</th><td><u>#define <dfn class="macro" id="_M/YU_RXSTAT_MIIERR" data-ref="_M/YU_RXSTAT_MIIERR">YU_RXSTAT_MIIERR</dfn>        0x00000020      /* MII error */</u></td></tr>
<tr><th id="1930">1930</th><td><u>#define <dfn class="macro" id="_M/YU_RXSTAT_BADFC" data-ref="_M/YU_RXSTAT_BADFC">YU_RXSTAT_BADFC</dfn>         0x00000040      /* bad flow-control packet */</u></td></tr>
<tr><th id="1931">1931</th><td><u>#define <dfn class="macro" id="_M/YU_RXSTAT_GOODFC" data-ref="_M/YU_RXSTAT_GOODFC">YU_RXSTAT_GOODFC</dfn>        0x00000080      /* good flow-control packet */</u></td></tr>
<tr><th id="1932">1932</th><td><u>#define <dfn class="macro" id="_M/YU_RXSTAT_RXOK" data-ref="_M/YU_RXSTAT_RXOK">YU_RXSTAT_RXOK</dfn>          0x00000100      /* receice OK (Good packet) */</u></td></tr>
<tr><th id="1933">1933</th><td><u>#define <dfn class="macro" id="_M/YU_RXSTAT_BROADCAST" data-ref="_M/YU_RXSTAT_BROADCAST">YU_RXSTAT_BROADCAST</dfn>     0x00000200      /* broadcast packet */</u></td></tr>
<tr><th id="1934">1934</th><td><u>#define <dfn class="macro" id="_M/YU_RXSTAT_MULTICAST" data-ref="_M/YU_RXSTAT_MULTICAST">YU_RXSTAT_MULTICAST</dfn>     0x00000400      /* multicast packet */</u></td></tr>
<tr><th id="1935">1935</th><td><u>#define <dfn class="macro" id="_M/YU_RXSTAT_RUNT" data-ref="_M/YU_RXSTAT_RUNT">YU_RXSTAT_RUNT</dfn>          0x00000800      /* undersize packet */</u></td></tr>
<tr><th id="1936">1936</th><td><u>#define <dfn class="macro" id="_M/YU_RXSTAT_JABBER" data-ref="_M/YU_RXSTAT_JABBER">YU_RXSTAT_JABBER</dfn>        0x00001000      /* jabber packet */</u></td></tr>
<tr><th id="1937">1937</th><td><u>#define <dfn class="macro" id="_M/YU_RXSTAT_VLAN" data-ref="_M/YU_RXSTAT_VLAN">YU_RXSTAT_VLAN</dfn>          0x00002000      /* VLAN packet */</u></td></tr>
<tr><th id="1938">1938</th><td><u>#define <dfn class="macro" id="_M/YU_RXSTAT_LENSHIFT" data-ref="_M/YU_RXSTAT_LENSHIFT">YU_RXSTAT_LENSHIFT</dfn>      16</u></td></tr>
<tr><th id="1939">1939</th><td></td></tr>
<tr><th id="1940">1940</th><td><u>#define <dfn class="macro" id="_M/YU_RXSTAT_BYTES" data-ref="_M/YU_RXSTAT_BYTES">YU_RXSTAT_BYTES</dfn>(x)      ((x) &gt;&gt; YU_RXSTAT_LENSHIFT)</u></td></tr>
<tr><th id="1941">1941</th><td></td></tr>
<tr><th id="1942">1942</th><td><i>/* Receive status */</i></td></tr>
<tr><th id="1943">1943</th><td><u>#define <dfn class="macro" id="_M/YU_RXSTAT_FOFL" data-ref="_M/YU_RXSTAT_FOFL">YU_RXSTAT_FOFL</dfn>		0x00000001	/* Rx FIFO overflow */</u></td></tr>
<tr><th id="1944">1944</th><td><u>#define <dfn class="macro" id="_M/YU_RXSTAT_CRCERR" data-ref="_M/YU_RXSTAT_CRCERR">YU_RXSTAT_CRCERR</dfn>	0x00000002	/* CRC error */</u></td></tr>
<tr><th id="1945">1945</th><td><u>#define <dfn class="macro" id="_M/YU_RXSTAT_FRAGMENT" data-ref="_M/YU_RXSTAT_FRAGMENT">YU_RXSTAT_FRAGMENT</dfn>	0x00000008	/* fragment */</u></td></tr>
<tr><th id="1946">1946</th><td><u>#define <dfn class="macro" id="_M/YU_RXSTAT_LONGERR" data-ref="_M/YU_RXSTAT_LONGERR">YU_RXSTAT_LONGERR</dfn>	0x00000010	/* too long packet */</u></td></tr>
<tr><th id="1947">1947</th><td><u>#define <dfn class="macro" id="_M/YU_RXSTAT_MIIERR" data-ref="_M/YU_RXSTAT_MIIERR">YU_RXSTAT_MIIERR</dfn>	0x00000020	/* MII error */</u></td></tr>
<tr><th id="1948">1948</th><td><u>#define <dfn class="macro" id="_M/YU_RXSTAT_BADFC" data-ref="_M/YU_RXSTAT_BADFC">YU_RXSTAT_BADFC</dfn>		0x00000040	/* bad flow-control packet */</u></td></tr>
<tr><th id="1949">1949</th><td><u>#define <dfn class="macro" id="_M/YU_RXSTAT_GOODFC" data-ref="_M/YU_RXSTAT_GOODFC">YU_RXSTAT_GOODFC</dfn>	0x00000080	/* good flow-control packet */</u></td></tr>
<tr><th id="1950">1950</th><td><u>#define <dfn class="macro" id="_M/YU_RXSTAT_RXOK" data-ref="_M/YU_RXSTAT_RXOK">YU_RXSTAT_RXOK</dfn>		0x00000100	/* receice OK (Good packet) */</u></td></tr>
<tr><th id="1951">1951</th><td><u>#define <dfn class="macro" id="_M/YU_RXSTAT_BROADCAST" data-ref="_M/YU_RXSTAT_BROADCAST">YU_RXSTAT_BROADCAST</dfn>	0x00000200	/* broadcast packet */</u></td></tr>
<tr><th id="1952">1952</th><td><u>#define <dfn class="macro" id="_M/YU_RXSTAT_MULTICAST" data-ref="_M/YU_RXSTAT_MULTICAST">YU_RXSTAT_MULTICAST</dfn>	0x00000400	/* multicast packet */</u></td></tr>
<tr><th id="1953">1953</th><td><u>#define <dfn class="macro" id="_M/YU_RXSTAT_RUNT" data-ref="_M/YU_RXSTAT_RUNT">YU_RXSTAT_RUNT</dfn>		0x00000800	/* undersize packet */</u></td></tr>
<tr><th id="1954">1954</th><td><u>#define <dfn class="macro" id="_M/YU_RXSTAT_JABBER" data-ref="_M/YU_RXSTAT_JABBER">YU_RXSTAT_JABBER</dfn>	0x00001000	/* jabber packet */</u></td></tr>
<tr><th id="1955">1955</th><td><u>#define <dfn class="macro" id="_M/YU_RXSTAT_VLAN" data-ref="_M/YU_RXSTAT_VLAN">YU_RXSTAT_VLAN</dfn>		0x00002000	/* VLAN packet */</u></td></tr>
<tr><th id="1956">1956</th><td><u>#define <dfn class="macro" id="_M/YU_RXSTAT_LENSHIFT" data-ref="_M/YU_RXSTAT_LENSHIFT">YU_RXSTAT_LENSHIFT</dfn>	16</u></td></tr>
<tr><th id="1957">1957</th><td></td></tr>
<tr><th id="1958">1958</th><td><u>#define	<dfn class="macro" id="_M/YU_RXSTAT_BYTES" data-ref="_M/YU_RXSTAT_BYTES">YU_RXSTAT_BYTES</dfn>(x)	((x) &gt;&gt; YU_RXSTAT_LENSHIFT)</u></td></tr>
<tr><th id="1959">1959</th><td></td></tr>
<tr><th id="1960">1960</th><td><i>/* Receive status */</i></td></tr>
<tr><th id="1961">1961</th><td><u>#define <dfn class="macro" id="_M/YU_RXSTAT_FOFL" data-ref="_M/YU_RXSTAT_FOFL">YU_RXSTAT_FOFL</dfn>		0x00000001	/* Rx FIFO overflow */</u></td></tr>
<tr><th id="1962">1962</th><td><u>#define <dfn class="macro" id="_M/YU_RXSTAT_CRCERR" data-ref="_M/YU_RXSTAT_CRCERR">YU_RXSTAT_CRCERR</dfn>	0x00000002	/* CRC error */</u></td></tr>
<tr><th id="1963">1963</th><td><u>#define <dfn class="macro" id="_M/YU_RXSTAT_FRAGMENT" data-ref="_M/YU_RXSTAT_FRAGMENT">YU_RXSTAT_FRAGMENT</dfn>	0x00000008	/* fragment */</u></td></tr>
<tr><th id="1964">1964</th><td><u>#define <dfn class="macro" id="_M/YU_RXSTAT_LONGERR" data-ref="_M/YU_RXSTAT_LONGERR">YU_RXSTAT_LONGERR</dfn>	0x00000010	/* too long packet */</u></td></tr>
<tr><th id="1965">1965</th><td><u>#define <dfn class="macro" id="_M/YU_RXSTAT_MIIERR" data-ref="_M/YU_RXSTAT_MIIERR">YU_RXSTAT_MIIERR</dfn>	0x00000020	/* MII error */</u></td></tr>
<tr><th id="1966">1966</th><td><u>#define <dfn class="macro" id="_M/YU_RXSTAT_BADFC" data-ref="_M/YU_RXSTAT_BADFC">YU_RXSTAT_BADFC</dfn>		0x00000040	/* bad flow-control packet */</u></td></tr>
<tr><th id="1967">1967</th><td><u>#define <dfn class="macro" id="_M/YU_RXSTAT_GOODFC" data-ref="_M/YU_RXSTAT_GOODFC">YU_RXSTAT_GOODFC</dfn>	0x00000080	/* good flow-control packet */</u></td></tr>
<tr><th id="1968">1968</th><td><u>#define <dfn class="macro" id="_M/YU_RXSTAT_RXOK" data-ref="_M/YU_RXSTAT_RXOK">YU_RXSTAT_RXOK</dfn>		0x00000100	/* receice OK (Good packet) */</u></td></tr>
<tr><th id="1969">1969</th><td><u>#define <dfn class="macro" id="_M/YU_RXSTAT_BROADCAST" data-ref="_M/YU_RXSTAT_BROADCAST">YU_RXSTAT_BROADCAST</dfn>	0x00000200	/* broadcast packet */</u></td></tr>
<tr><th id="1970">1970</th><td><u>#define <dfn class="macro" id="_M/YU_RXSTAT_MULTICAST" data-ref="_M/YU_RXSTAT_MULTICAST">YU_RXSTAT_MULTICAST</dfn>	0x00000400	/* multicast packet */</u></td></tr>
<tr><th id="1971">1971</th><td><u>#define <dfn class="macro" id="_M/YU_RXSTAT_RUNT" data-ref="_M/YU_RXSTAT_RUNT">YU_RXSTAT_RUNT</dfn>		0x00000800	/* undersize packet */</u></td></tr>
<tr><th id="1972">1972</th><td><u>#define <dfn class="macro" id="_M/YU_RXSTAT_JABBER" data-ref="_M/YU_RXSTAT_JABBER">YU_RXSTAT_JABBER</dfn>	0x00001000	/* jabber packet */</u></td></tr>
<tr><th id="1973">1973</th><td><u>#define <dfn class="macro" id="_M/YU_RXSTAT_VLAN" data-ref="_M/YU_RXSTAT_VLAN">YU_RXSTAT_VLAN</dfn>		0x00002000	/* VLAN packet */</u></td></tr>
<tr><th id="1974">1974</th><td><u>#define <dfn class="macro" id="_M/YU_RXSTAT_LENSHIFT" data-ref="_M/YU_RXSTAT_LENSHIFT">YU_RXSTAT_LENSHIFT</dfn>	16</u></td></tr>
<tr><th id="1975">1975</th><td></td></tr>
<tr><th id="1976">1976</th><td><u>#define	<dfn class="macro" id="_M/YU_RXSTAT_BYTES" data-ref="_M/YU_RXSTAT_BYTES">YU_RXSTAT_BYTES</dfn>(x)	((x) &gt;&gt; YU_RXSTAT_LENSHIFT)</u></td></tr>
<tr><th id="1977">1977</th><td></td></tr>
<tr><th id="1978">1978</th><td><i>/*</i></td></tr>
<tr><th id="1979">1979</th><td><i> * Registers and data structures for the XaQti Corporation XMAC II</i></td></tr>
<tr><th id="1980">1980</th><td><i> * Gigabit Ethernet MAC. Datasheet is available from <a href="http://www.xaqti.com">http://www.xaqti.com</a>.</i></td></tr>
<tr><th id="1981">1981</th><td><i> * The XMAC can be programmed for 16-bit or 32-bit register access modes.</i></td></tr>
<tr><th id="1982">1982</th><td><i> * The SysKonnect gigabit ethernet adapters use 16-bit mode, so that's</i></td></tr>
<tr><th id="1983">1983</th><td><i> * how the registers are laid out here.</i></td></tr>
<tr><th id="1984">1984</th><td><i> */</i></td></tr>
<tr><th id="1985">1985</th><td></td></tr>
<tr><th id="1986">1986</th><td><u>#define <dfn class="macro" id="_M/XM_DEVICEID" data-ref="_M/XM_DEVICEID">XM_DEVICEID</dfn>		0x00E0AE20</u></td></tr>
<tr><th id="1987">1987</th><td><u>#define <dfn class="macro" id="_M/XM_XAQTI_OUI" data-ref="_M/XM_XAQTI_OUI">XM_XAQTI_OUI</dfn>		0x00E0AE</u></td></tr>
<tr><th id="1988">1988</th><td></td></tr>
<tr><th id="1989">1989</th><td><u>#define <dfn class="macro" id="_M/XM_XMAC_REV" data-ref="_M/XM_XMAC_REV">XM_XMAC_REV</dfn>(x)		(((x) &amp; 0x000000E0) &gt;&gt; 5)</u></td></tr>
<tr><th id="1990">1990</th><td></td></tr>
<tr><th id="1991">1991</th><td><u>#define <dfn class="macro" id="_M/XM_XMAC_REV_B2" data-ref="_M/XM_XMAC_REV_B2">XM_XMAC_REV_B2</dfn>		0x0</u></td></tr>
<tr><th id="1992">1992</th><td><u>#define <dfn class="macro" id="_M/XM_XMAC_REV_C1" data-ref="_M/XM_XMAC_REV_C1">XM_XMAC_REV_C1</dfn>		0x1</u></td></tr>
<tr><th id="1993">1993</th><td></td></tr>
<tr><th id="1994">1994</th><td><u>#define <dfn class="macro" id="_M/XM_MMUCMD" data-ref="_M/XM_MMUCMD">XM_MMUCMD</dfn>		0x0000</u></td></tr>
<tr><th id="1995">1995</th><td><u>#define <dfn class="macro" id="_M/XM_POFF" data-ref="_M/XM_POFF">XM_POFF</dfn>			0x0008</u></td></tr>
<tr><th id="1996">1996</th><td><u>#define <dfn class="macro" id="_M/XM_BURST" data-ref="_M/XM_BURST">XM_BURST</dfn>		0x000C</u></td></tr>
<tr><th id="1997">1997</th><td><u>#define <dfn class="macro" id="_M/XM_VLAN_TAGLEV1" data-ref="_M/XM_VLAN_TAGLEV1">XM_VLAN_TAGLEV1</dfn>		0x0010</u></td></tr>
<tr><th id="1998">1998</th><td><u>#define <dfn class="macro" id="_M/XM_VLAN_TAGLEV2" data-ref="_M/XM_VLAN_TAGLEV2">XM_VLAN_TAGLEV2</dfn>		0x0014</u></td></tr>
<tr><th id="1999">1999</th><td><u>#define <dfn class="macro" id="_M/XM_TXCMD" data-ref="_M/XM_TXCMD">XM_TXCMD</dfn>		0x0020</u></td></tr>
<tr><th id="2000">2000</th><td><u>#define <dfn class="macro" id="_M/XM_TX_RETRYLIMIT" data-ref="_M/XM_TX_RETRYLIMIT">XM_TX_RETRYLIMIT</dfn>	0x0024</u></td></tr>
<tr><th id="2001">2001</th><td><u>#define <dfn class="macro" id="_M/XM_TX_SLOTTIME" data-ref="_M/XM_TX_SLOTTIME">XM_TX_SLOTTIME</dfn>		0x0028</u></td></tr>
<tr><th id="2002">2002</th><td><u>#define <dfn class="macro" id="_M/XM_TX_IPG" data-ref="_M/XM_TX_IPG">XM_TX_IPG</dfn>		0x003C</u></td></tr>
<tr><th id="2003">2003</th><td><u>#define <dfn class="macro" id="_M/XM_RXCMD" data-ref="_M/XM_RXCMD">XM_RXCMD</dfn>		0x0030</u></td></tr>
<tr><th id="2004">2004</th><td><u>#define <dfn class="macro" id="_M/XM_PHY_ADDR" data-ref="_M/XM_PHY_ADDR">XM_PHY_ADDR</dfn>		0x0034</u></td></tr>
<tr><th id="2005">2005</th><td><u>#define <dfn class="macro" id="_M/XM_PHY_DATA" data-ref="_M/XM_PHY_DATA">XM_PHY_DATA</dfn>		0x0038</u></td></tr>
<tr><th id="2006">2006</th><td><u>#define <dfn class="macro" id="_M/XM_GPIO" data-ref="_M/XM_GPIO">XM_GPIO</dfn>			0x0040</u></td></tr>
<tr><th id="2007">2007</th><td><u>#define <dfn class="macro" id="_M/XM_IMR" data-ref="_M/XM_IMR">XM_IMR</dfn>			0x0044</u></td></tr>
<tr><th id="2008">2008</th><td><u>#define <dfn class="macro" id="_M/XM_ISR" data-ref="_M/XM_ISR">XM_ISR</dfn>			0x0048</u></td></tr>
<tr><th id="2009">2009</th><td><u>#define <dfn class="macro" id="_M/XM_HWCFG" data-ref="_M/XM_HWCFG">XM_HWCFG</dfn>		0x004C</u></td></tr>
<tr><th id="2010">2010</th><td><u>#define <dfn class="macro" id="_M/XM_TX_LOWAT" data-ref="_M/XM_TX_LOWAT">XM_TX_LOWAT</dfn>		0x0060</u></td></tr>
<tr><th id="2011">2011</th><td><u>#define <dfn class="macro" id="_M/XM_TX_HIWAT" data-ref="_M/XM_TX_HIWAT">XM_TX_HIWAT</dfn>		0x0062</u></td></tr>
<tr><th id="2012">2012</th><td><u>#define <dfn class="macro" id="_M/XM_TX_REQTHRESH_LO" data-ref="_M/XM_TX_REQTHRESH_LO">XM_TX_REQTHRESH_LO</dfn>	0x0064</u></td></tr>
<tr><th id="2013">2013</th><td><u>#define <dfn class="macro" id="_M/XM_TX_REQTHRESH_HI" data-ref="_M/XM_TX_REQTHRESH_HI">XM_TX_REQTHRESH_HI</dfn>	0x0066</u></td></tr>
<tr><th id="2014">2014</th><td><u>#define <dfn class="macro" id="_M/XM_TX_REQTHRESH" data-ref="_M/XM_TX_REQTHRESH">XM_TX_REQTHRESH</dfn>		XM_TX_REQTHRESH_LO</u></td></tr>
<tr><th id="2015">2015</th><td><u>#define <dfn class="macro" id="_M/XM_PAUSEDST0" data-ref="_M/XM_PAUSEDST0">XM_PAUSEDST0</dfn>		0x0068</u></td></tr>
<tr><th id="2016">2016</th><td><u>#define <dfn class="macro" id="_M/XM_PAUSEDST1" data-ref="_M/XM_PAUSEDST1">XM_PAUSEDST1</dfn>		0x006A</u></td></tr>
<tr><th id="2017">2017</th><td><u>#define <dfn class="macro" id="_M/XM_PAUSEDST2" data-ref="_M/XM_PAUSEDST2">XM_PAUSEDST2</dfn>		0x006C</u></td></tr>
<tr><th id="2018">2018</th><td><u>#define <dfn class="macro" id="_M/XM_CTLPARM_LO" data-ref="_M/XM_CTLPARM_LO">XM_CTLPARM_LO</dfn>		0x0070</u></td></tr>
<tr><th id="2019">2019</th><td><u>#define <dfn class="macro" id="_M/XM_CTLPARM_HI" data-ref="_M/XM_CTLPARM_HI">XM_CTLPARM_HI</dfn>		0x0072</u></td></tr>
<tr><th id="2020">2020</th><td><u>#define <dfn class="macro" id="_M/XM_CTLPARM" data-ref="_M/XM_CTLPARM">XM_CTLPARM</dfn>		XM_CTLPARM_LO</u></td></tr>
<tr><th id="2021">2021</th><td><u>#define <dfn class="macro" id="_M/XM_OPCODE_PAUSE_TIMER" data-ref="_M/XM_OPCODE_PAUSE_TIMER">XM_OPCODE_PAUSE_TIMER</dfn>	0x0074</u></td></tr>
<tr><th id="2022">2022</th><td><u>#define <dfn class="macro" id="_M/XM_TXSTAT_LIFO" data-ref="_M/XM_TXSTAT_LIFO">XM_TXSTAT_LIFO</dfn>		0x0078</u></td></tr>
<tr><th id="2023">2023</th><td></td></tr>
<tr><th id="2024">2024</th><td><i>/*</i></td></tr>
<tr><th id="2025">2025</th><td><i> * Perfect filter registers. The XMAC has a table of 16 perfect</i></td></tr>
<tr><th id="2026">2026</th><td><i> * filter entries, spaced 8 bytes apart. This is in addition to</i></td></tr>
<tr><th id="2027">2027</th><td><i> * the station address registers, which appear below.</i></td></tr>
<tr><th id="2028">2028</th><td><i> */</i></td></tr>
<tr><th id="2029">2029</th><td><u>#define <dfn class="macro" id="_M/XM_RXFILT_BASE" data-ref="_M/XM_RXFILT_BASE">XM_RXFILT_BASE</dfn>		0x0080</u></td></tr>
<tr><th id="2030">2030</th><td><u>#define <dfn class="macro" id="_M/XM_RXFILT_END" data-ref="_M/XM_RXFILT_END">XM_RXFILT_END</dfn>		0x0107</u></td></tr>
<tr><th id="2031">2031</th><td><u>#define <dfn class="macro" id="_M/XM_RXFILT_MAX" data-ref="_M/XM_RXFILT_MAX">XM_RXFILT_MAX</dfn>		16</u></td></tr>
<tr><th id="2032">2032</th><td><u>#define <dfn class="macro" id="_M/XM_RXFILT_ENTRY" data-ref="_M/XM_RXFILT_ENTRY">XM_RXFILT_ENTRY</dfn>(ent)		(XM_RXFILT_BASE + ((ent * 8)))</u></td></tr>
<tr><th id="2033">2033</th><td></td></tr>
<tr><th id="2034">2034</th><td><i>/* Primary station address. */</i></td></tr>
<tr><th id="2035">2035</th><td><u>#define <dfn class="macro" id="_M/XM_PAR0" data-ref="_M/XM_PAR0">XM_PAR0</dfn>			0x0108</u></td></tr>
<tr><th id="2036">2036</th><td><u>#define <dfn class="macro" id="_M/XM_PAR1" data-ref="_M/XM_PAR1">XM_PAR1</dfn>			0x010A</u></td></tr>
<tr><th id="2037">2037</th><td><u>#define <dfn class="macro" id="_M/XM_PAR2" data-ref="_M/XM_PAR2">XM_PAR2</dfn>			0x010C</u></td></tr>
<tr><th id="2038">2038</th><td></td></tr>
<tr><th id="2039">2039</th><td><i>/* 64-bit multicast hash table registers */</i></td></tr>
<tr><th id="2040">2040</th><td><u>#define <dfn class="macro" id="_M/XM_MAR0" data-ref="_M/XM_MAR0">XM_MAR0</dfn>			0x0110</u></td></tr>
<tr><th id="2041">2041</th><td><u>#define <dfn class="macro" id="_M/XM_MAR1" data-ref="_M/XM_MAR1">XM_MAR1</dfn>			0x0112</u></td></tr>
<tr><th id="2042">2042</th><td><u>#define <dfn class="macro" id="_M/XM_MAR2" data-ref="_M/XM_MAR2">XM_MAR2</dfn>			0x0114</u></td></tr>
<tr><th id="2043">2043</th><td><u>#define <dfn class="macro" id="_M/XM_MAR3" data-ref="_M/XM_MAR3">XM_MAR3</dfn>			0x0116</u></td></tr>
<tr><th id="2044">2044</th><td><u>#define <dfn class="macro" id="_M/XM_RX_LOWAT" data-ref="_M/XM_RX_LOWAT">XM_RX_LOWAT</dfn>		0x0118</u></td></tr>
<tr><th id="2045">2045</th><td><u>#define <dfn class="macro" id="_M/XM_RX_HIWAT" data-ref="_M/XM_RX_HIWAT">XM_RX_HIWAT</dfn>		0x011A</u></td></tr>
<tr><th id="2046">2046</th><td><u>#define <dfn class="macro" id="_M/XM_RX_REQTHRESH_LO" data-ref="_M/XM_RX_REQTHRESH_LO">XM_RX_REQTHRESH_LO</dfn>	0x011C</u></td></tr>
<tr><th id="2047">2047</th><td><u>#define <dfn class="macro" id="_M/XM_RX_REQTHRESH_HI" data-ref="_M/XM_RX_REQTHRESH_HI">XM_RX_REQTHRESH_HI</dfn>	0x011E</u></td></tr>
<tr><th id="2048">2048</th><td><u>#define <dfn class="macro" id="_M/XM_RX_REQTHRESH" data-ref="_M/XM_RX_REQTHRESH">XM_RX_REQTHRESH</dfn>		XM_RX_REQTHRESH_LO</u></td></tr>
<tr><th id="2049">2049</th><td><u>#define <dfn class="macro" id="_M/XM_DEVID_LO" data-ref="_M/XM_DEVID_LO">XM_DEVID_LO</dfn>		0x0120</u></td></tr>
<tr><th id="2050">2050</th><td><u>#define <dfn class="macro" id="_M/XM_DEVID_HI" data-ref="_M/XM_DEVID_HI">XM_DEVID_HI</dfn>		0x0122</u></td></tr>
<tr><th id="2051">2051</th><td><u>#define <dfn class="macro" id="_M/XM_DEVID" data-ref="_M/XM_DEVID">XM_DEVID</dfn>		XM_DEVID_LO</u></td></tr>
<tr><th id="2052">2052</th><td><u>#define <dfn class="macro" id="_M/XM_MODE_LO" data-ref="_M/XM_MODE_LO">XM_MODE_LO</dfn>		0x0124</u></td></tr>
<tr><th id="2053">2053</th><td><u>#define <dfn class="macro" id="_M/XM_MODE_HI" data-ref="_M/XM_MODE_HI">XM_MODE_HI</dfn>		0x0126</u></td></tr>
<tr><th id="2054">2054</th><td><u>#define <dfn class="macro" id="_M/XM_MODE" data-ref="_M/XM_MODE">XM_MODE</dfn>			XM_MODE_LO</u></td></tr>
<tr><th id="2055">2055</th><td><u>#define <dfn class="macro" id="_M/XM_LASTSRC0" data-ref="_M/XM_LASTSRC0">XM_LASTSRC0</dfn>		0x0128</u></td></tr>
<tr><th id="2056">2056</th><td><u>#define <dfn class="macro" id="_M/XM_LASTSRC1" data-ref="_M/XM_LASTSRC1">XM_LASTSRC1</dfn>		0x012A</u></td></tr>
<tr><th id="2057">2057</th><td><u>#define <dfn class="macro" id="_M/XM_LASTSRC2" data-ref="_M/XM_LASTSRC2">XM_LASTSRC2</dfn>		0x012C</u></td></tr>
<tr><th id="2058">2058</th><td><u>#define <dfn class="macro" id="_M/XM_TSTAMP_READ" data-ref="_M/XM_TSTAMP_READ">XM_TSTAMP_READ</dfn>		0x0130</u></td></tr>
<tr><th id="2059">2059</th><td><u>#define <dfn class="macro" id="_M/XM_TSTAMP_LOAD" data-ref="_M/XM_TSTAMP_LOAD">XM_TSTAMP_LOAD</dfn>		0x0134</u></td></tr>
<tr><th id="2060">2060</th><td><u>#define <dfn class="macro" id="_M/XM_STATS_CMD" data-ref="_M/XM_STATS_CMD">XM_STATS_CMD</dfn>		0x0200</u></td></tr>
<tr><th id="2061">2061</th><td><u>#define <dfn class="macro" id="_M/XM_RXCNT_EVENT_LO" data-ref="_M/XM_RXCNT_EVENT_LO">XM_RXCNT_EVENT_LO</dfn>	0x0204</u></td></tr>
<tr><th id="2062">2062</th><td><u>#define <dfn class="macro" id="_M/XM_RXCNT_EVENT_HI" data-ref="_M/XM_RXCNT_EVENT_HI">XM_RXCNT_EVENT_HI</dfn>	0x0206</u></td></tr>
<tr><th id="2063">2063</th><td><u>#define <dfn class="macro" id="_M/XM_RXCNT_EVENT" data-ref="_M/XM_RXCNT_EVENT">XM_RXCNT_EVENT</dfn>		XM_RXCNT_EVENT_LO</u></td></tr>
<tr><th id="2064">2064</th><td><u>#define <dfn class="macro" id="_M/XM_TXCNT_EVENT_LO" data-ref="_M/XM_TXCNT_EVENT_LO">XM_TXCNT_EVENT_LO</dfn>	0x0208</u></td></tr>
<tr><th id="2065">2065</th><td><u>#define <dfn class="macro" id="_M/XM_TXCNT_EVENT_HI" data-ref="_M/XM_TXCNT_EVENT_HI">XM_TXCNT_EVENT_HI</dfn>	0x020A</u></td></tr>
<tr><th id="2066">2066</th><td><u>#define <dfn class="macro" id="_M/XM_TXCNT_EVENT" data-ref="_M/XM_TXCNT_EVENT">XM_TXCNT_EVENT</dfn>		XM_TXCNT_EVENT_LO</u></td></tr>
<tr><th id="2067">2067</th><td><u>#define <dfn class="macro" id="_M/XM_RXCNT_EVMASK_LO" data-ref="_M/XM_RXCNT_EVMASK_LO">XM_RXCNT_EVMASK_LO</dfn>	0x020C</u></td></tr>
<tr><th id="2068">2068</th><td><u>#define <dfn class="macro" id="_M/XM_RXCNT_EVMASK_HI" data-ref="_M/XM_RXCNT_EVMASK_HI">XM_RXCNT_EVMASK_HI</dfn>	0x020E</u></td></tr>
<tr><th id="2069">2069</th><td><u>#define <dfn class="macro" id="_M/XM_RXCNT_EVMASK" data-ref="_M/XM_RXCNT_EVMASK">XM_RXCNT_EVMASK</dfn>		XM_RXCNT_EVMASK_LO</u></td></tr>
<tr><th id="2070">2070</th><td><u>#define <dfn class="macro" id="_M/XM_TXCNT_EVMASK_LO" data-ref="_M/XM_TXCNT_EVMASK_LO">XM_TXCNT_EVMASK_LO</dfn>	0x0210</u></td></tr>
<tr><th id="2071">2071</th><td><u>#define <dfn class="macro" id="_M/XM_TXCNT_EVMASK_HI" data-ref="_M/XM_TXCNT_EVMASK_HI">XM_TXCNT_EVMASK_HI</dfn>	0x0212</u></td></tr>
<tr><th id="2072">2072</th><td><u>#define <dfn class="macro" id="_M/XM_TXCNT_EVMASK" data-ref="_M/XM_TXCNT_EVMASK">XM_TXCNT_EVMASK</dfn>		XM_TXCNT_EVMASK_LO</u></td></tr>
<tr><th id="2073">2073</th><td></td></tr>
<tr><th id="2074">2074</th><td><i>/* Statistics command register */</i></td></tr>
<tr><th id="2075">2075</th><td><u>#define <dfn class="macro" id="_M/XM_STATCMD_CLR_TX" data-ref="_M/XM_STATCMD_CLR_TX">XM_STATCMD_CLR_TX</dfn>	0x0001</u></td></tr>
<tr><th id="2076">2076</th><td><u>#define <dfn class="macro" id="_M/XM_STATCMD_CLR_RX" data-ref="_M/XM_STATCMD_CLR_RX">XM_STATCMD_CLR_RX</dfn>	0x0002</u></td></tr>
<tr><th id="2077">2077</th><td><u>#define <dfn class="macro" id="_M/XM_STATCMD_COPY_TX" data-ref="_M/XM_STATCMD_COPY_TX">XM_STATCMD_COPY_TX</dfn>	0x0004</u></td></tr>
<tr><th id="2078">2078</th><td><u>#define <dfn class="macro" id="_M/XM_STATCMD_COPY_RX" data-ref="_M/XM_STATCMD_COPY_RX">XM_STATCMD_COPY_RX</dfn>	0x0008</u></td></tr>
<tr><th id="2079">2079</th><td><u>#define <dfn class="macro" id="_M/XM_STATCMD_SNAP_TX" data-ref="_M/XM_STATCMD_SNAP_TX">XM_STATCMD_SNAP_TX</dfn>	0x0010</u></td></tr>
<tr><th id="2080">2080</th><td><u>#define <dfn class="macro" id="_M/XM_STATCMD_SNAP_RX" data-ref="_M/XM_STATCMD_SNAP_RX">XM_STATCMD_SNAP_RX</dfn>	0x0020</u></td></tr>
<tr><th id="2081">2081</th><td></td></tr>
<tr><th id="2082">2082</th><td><i>/* TX statistics registers */</i></td></tr>
<tr><th id="2083">2083</th><td><u>#define <dfn class="macro" id="_M/XM_TXSTATS_PKTSOK" data-ref="_M/XM_TXSTATS_PKTSOK">XM_TXSTATS_PKTSOK</dfn>	0x280</u></td></tr>
<tr><th id="2084">2084</th><td><u>#define <dfn class="macro" id="_M/XM_TXSTATS_BYTESOK_HI" data-ref="_M/XM_TXSTATS_BYTESOK_HI">XM_TXSTATS_BYTESOK_HI</dfn>	0x284</u></td></tr>
<tr><th id="2085">2085</th><td><u>#define <dfn class="macro" id="_M/XM_TXSTATS_BYTESOK_LO" data-ref="_M/XM_TXSTATS_BYTESOK_LO">XM_TXSTATS_BYTESOK_LO</dfn>	0x288</u></td></tr>
<tr><th id="2086">2086</th><td><u>#define <dfn class="macro" id="_M/XM_TXSTATS_BCASTSOK" data-ref="_M/XM_TXSTATS_BCASTSOK">XM_TXSTATS_BCASTSOK</dfn>	0x28C</u></td></tr>
<tr><th id="2087">2087</th><td><u>#define <dfn class="macro" id="_M/XM_TXSTATS_MCASTSOK" data-ref="_M/XM_TXSTATS_MCASTSOK">XM_TXSTATS_MCASTSOK</dfn>	0x290</u></td></tr>
<tr><th id="2088">2088</th><td><u>#define <dfn class="macro" id="_M/XM_TXSTATS_UCASTSOK" data-ref="_M/XM_TXSTATS_UCASTSOK">XM_TXSTATS_UCASTSOK</dfn>	0x294</u></td></tr>
<tr><th id="2089">2089</th><td><u>#define <dfn class="macro" id="_M/XM_TXSTATS_GIANTS" data-ref="_M/XM_TXSTATS_GIANTS">XM_TXSTATS_GIANTS</dfn>	0x298</u></td></tr>
<tr><th id="2090">2090</th><td><u>#define <dfn class="macro" id="_M/XM_TXSTATS_BURSTCNT" data-ref="_M/XM_TXSTATS_BURSTCNT">XM_TXSTATS_BURSTCNT</dfn>	0x29C</u></td></tr>
<tr><th id="2091">2091</th><td><u>#define <dfn class="macro" id="_M/XM_TXSTATS_PAUSEPKTS" data-ref="_M/XM_TXSTATS_PAUSEPKTS">XM_TXSTATS_PAUSEPKTS</dfn>	0x2A0</u></td></tr>
<tr><th id="2092">2092</th><td><u>#define <dfn class="macro" id="_M/XM_TXSTATS_MACCTLPKTS" data-ref="_M/XM_TXSTATS_MACCTLPKTS">XM_TXSTATS_MACCTLPKTS</dfn>	0x2A4</u></td></tr>
<tr><th id="2093">2093</th><td><u>#define <dfn class="macro" id="_M/XM_TXSTATS_SINGLECOLS" data-ref="_M/XM_TXSTATS_SINGLECOLS">XM_TXSTATS_SINGLECOLS</dfn>	0x2A8</u></td></tr>
<tr><th id="2094">2094</th><td><u>#define <dfn class="macro" id="_M/XM_TXSTATS_MULTICOLS" data-ref="_M/XM_TXSTATS_MULTICOLS">XM_TXSTATS_MULTICOLS</dfn>	0x2AC</u></td></tr>
<tr><th id="2095">2095</th><td><u>#define <dfn class="macro" id="_M/XM_TXSTATS_EXCESSCOLS" data-ref="_M/XM_TXSTATS_EXCESSCOLS">XM_TXSTATS_EXCESSCOLS</dfn>	0x2B0</u></td></tr>
<tr><th id="2096">2096</th><td><u>#define <dfn class="macro" id="_M/XM_TXSTATS_LATECOLS" data-ref="_M/XM_TXSTATS_LATECOLS">XM_TXSTATS_LATECOLS</dfn>	0x2B4</u></td></tr>
<tr><th id="2097">2097</th><td><u>#define <dfn class="macro" id="_M/XM_TXSTATS_DEFER" data-ref="_M/XM_TXSTATS_DEFER">XM_TXSTATS_DEFER</dfn>	0x2B8</u></td></tr>
<tr><th id="2098">2098</th><td><u>#define <dfn class="macro" id="_M/XM_TXSTATS_EXCESSDEFER" data-ref="_M/XM_TXSTATS_EXCESSDEFER">XM_TXSTATS_EXCESSDEFER</dfn>	0x2BC</u></td></tr>
<tr><th id="2099">2099</th><td><u>#define <dfn class="macro" id="_M/XM_TXSTATS_UNDERRUN" data-ref="_M/XM_TXSTATS_UNDERRUN">XM_TXSTATS_UNDERRUN</dfn>	0x2C0</u></td></tr>
<tr><th id="2100">2100</th><td><u>#define <dfn class="macro" id="_M/XM_TXSTATS_CARRIERSENSE" data-ref="_M/XM_TXSTATS_CARRIERSENSE">XM_TXSTATS_CARRIERSENSE</dfn>	0x2C4</u></td></tr>
<tr><th id="2101">2101</th><td><u>#define <dfn class="macro" id="_M/XM_TXSTATS_UTILIZATION" data-ref="_M/XM_TXSTATS_UTILIZATION">XM_TXSTATS_UTILIZATION</dfn>	0x2C8</u></td></tr>
<tr><th id="2102">2102</th><td><u>#define <dfn class="macro" id="_M/XM_TXSTATS_64" data-ref="_M/XM_TXSTATS_64">XM_TXSTATS_64</dfn>		0x2D0</u></td></tr>
<tr><th id="2103">2103</th><td><u>#define <dfn class="macro" id="_M/XM_TXSTATS_65_127" data-ref="_M/XM_TXSTATS_65_127">XM_TXSTATS_65_127</dfn>	0x2D4</u></td></tr>
<tr><th id="2104">2104</th><td><u>#define <dfn class="macro" id="_M/XM_TXSTATS_128_255" data-ref="_M/XM_TXSTATS_128_255">XM_TXSTATS_128_255</dfn>	0x2D8</u></td></tr>
<tr><th id="2105">2105</th><td><u>#define <dfn class="macro" id="_M/XM_TXSTATS_256_511" data-ref="_M/XM_TXSTATS_256_511">XM_TXSTATS_256_511</dfn>	0x2DC</u></td></tr>
<tr><th id="2106">2106</th><td><u>#define <dfn class="macro" id="_M/XM_TXSTATS_512_1023" data-ref="_M/XM_TXSTATS_512_1023">XM_TXSTATS_512_1023</dfn>	0x2E0</u></td></tr>
<tr><th id="2107">2107</th><td><u>#define <dfn class="macro" id="_M/XM_TXSTATS_1024_MAX" data-ref="_M/XM_TXSTATS_1024_MAX">XM_TXSTATS_1024_MAX</dfn>	0x2E4</u></td></tr>
<tr><th id="2108">2108</th><td></td></tr>
<tr><th id="2109">2109</th><td><i>/* RX statistics registers */</i></td></tr>
<tr><th id="2110">2110</th><td><u>#define <dfn class="macro" id="_M/XM_RXSTATS_PKTSOK" data-ref="_M/XM_RXSTATS_PKTSOK">XM_RXSTATS_PKTSOK</dfn>	0x300</u></td></tr>
<tr><th id="2111">2111</th><td><u>#define <dfn class="macro" id="_M/XM_RXSTATS_BYTESOK_HI" data-ref="_M/XM_RXSTATS_BYTESOK_HI">XM_RXSTATS_BYTESOK_HI</dfn>	0x304</u></td></tr>
<tr><th id="2112">2112</th><td><u>#define <dfn class="macro" id="_M/XM_RXSTATS_BYTESOK_LO" data-ref="_M/XM_RXSTATS_BYTESOK_LO">XM_RXSTATS_BYTESOK_LO</dfn>	0x308</u></td></tr>
<tr><th id="2113">2113</th><td><u>#define <dfn class="macro" id="_M/XM_RXSTATS_BCASTSOK" data-ref="_M/XM_RXSTATS_BCASTSOK">XM_RXSTATS_BCASTSOK</dfn>	0x30C</u></td></tr>
<tr><th id="2114">2114</th><td><u>#define <dfn class="macro" id="_M/XM_RXSTATS_MCASTSOK" data-ref="_M/XM_RXSTATS_MCASTSOK">XM_RXSTATS_MCASTSOK</dfn>	0x310</u></td></tr>
<tr><th id="2115">2115</th><td><u>#define <dfn class="macro" id="_M/XM_RXSTATS_UCASTSOK" data-ref="_M/XM_RXSTATS_UCASTSOK">XM_RXSTATS_UCASTSOK</dfn>	0x314</u></td></tr>
<tr><th id="2116">2116</th><td><u>#define <dfn class="macro" id="_M/XM_RXSTATS_PAUSEPKTS" data-ref="_M/XM_RXSTATS_PAUSEPKTS">XM_RXSTATS_PAUSEPKTS</dfn>	0x318</u></td></tr>
<tr><th id="2117">2117</th><td><u>#define <dfn class="macro" id="_M/XM_RXSTATS_MACCTLPKTS" data-ref="_M/XM_RXSTATS_MACCTLPKTS">XM_RXSTATS_MACCTLPKTS</dfn>	0x31C</u></td></tr>
<tr><th id="2118">2118</th><td><u>#define <dfn class="macro" id="_M/XM_RXSTATS_BADPAUSEPKTS" data-ref="_M/XM_RXSTATS_BADPAUSEPKTS">XM_RXSTATS_BADPAUSEPKTS</dfn>	0x320</u></td></tr>
<tr><th id="2119">2119</th><td><u>#define <dfn class="macro" id="_M/XM_RXSTATS_BADMACCTLPKTS" data-ref="_M/XM_RXSTATS_BADMACCTLPKTS">XM_RXSTATS_BADMACCTLPKTS</dfn>	0x324</u></td></tr>
<tr><th id="2120">2120</th><td><u>#define <dfn class="macro" id="_M/XM_RXSTATS_BURSTCNT" data-ref="_M/XM_RXSTATS_BURSTCNT">XM_RXSTATS_BURSTCNT</dfn>	0x328</u></td></tr>
<tr><th id="2121">2121</th><td><u>#define <dfn class="macro" id="_M/XM_RXSTATS_MISSEDPKTS" data-ref="_M/XM_RXSTATS_MISSEDPKTS">XM_RXSTATS_MISSEDPKTS</dfn>	0x32C</u></td></tr>
<tr><th id="2122">2122</th><td><u>#define <dfn class="macro" id="_M/XM_RXSTATS_FRAMEERRS" data-ref="_M/XM_RXSTATS_FRAMEERRS">XM_RXSTATS_FRAMEERRS</dfn>	0x330</u></td></tr>
<tr><th id="2123">2123</th><td><u>#define <dfn class="macro" id="_M/XM_RXSTATS_OVERRUN" data-ref="_M/XM_RXSTATS_OVERRUN">XM_RXSTATS_OVERRUN</dfn>	0x334</u></td></tr>
<tr><th id="2124">2124</th><td><u>#define <dfn class="macro" id="_M/XM_RXSTATS_JABBER" data-ref="_M/XM_RXSTATS_JABBER">XM_RXSTATS_JABBER</dfn>	0x338</u></td></tr>
<tr><th id="2125">2125</th><td><u>#define <dfn class="macro" id="_M/XM_RXSTATS_CARRLOSS" data-ref="_M/XM_RXSTATS_CARRLOSS">XM_RXSTATS_CARRLOSS</dfn>	0x33C</u></td></tr>
<tr><th id="2126">2126</th><td><u>#define <dfn class="macro" id="_M/XM_RXSTATS_INRNGLENERR" data-ref="_M/XM_RXSTATS_INRNGLENERR">XM_RXSTATS_INRNGLENERR</dfn>	0x340</u></td></tr>
<tr><th id="2127">2127</th><td><u>#define <dfn class="macro" id="_M/XM_RXSTATS_SYMERR" data-ref="_M/XM_RXSTATS_SYMERR">XM_RXSTATS_SYMERR</dfn>	0x344</u></td></tr>
<tr><th id="2128">2128</th><td><u>#define <dfn class="macro" id="_M/XM_RXSTATS_SHORTEVENT" data-ref="_M/XM_RXSTATS_SHORTEVENT">XM_RXSTATS_SHORTEVENT</dfn>	0x348</u></td></tr>
<tr><th id="2129">2129</th><td><u>#define <dfn class="macro" id="_M/XM_RXSTATS_RUNTS" data-ref="_M/XM_RXSTATS_RUNTS">XM_RXSTATS_RUNTS</dfn>	0x34C</u></td></tr>
<tr><th id="2130">2130</th><td><u>#define <dfn class="macro" id="_M/XM_RXSTATS_GIANTS" data-ref="_M/XM_RXSTATS_GIANTS">XM_RXSTATS_GIANTS</dfn>	0x350</u></td></tr>
<tr><th id="2131">2131</th><td><u>#define <dfn class="macro" id="_M/XM_RXSTATS_CRCERRS" data-ref="_M/XM_RXSTATS_CRCERRS">XM_RXSTATS_CRCERRS</dfn>	0x354</u></td></tr>
<tr><th id="2132">2132</th><td><u>#define <dfn class="macro" id="_M/XM_RXSTATS_CEXTERRS" data-ref="_M/XM_RXSTATS_CEXTERRS">XM_RXSTATS_CEXTERRS</dfn>	0x35C</u></td></tr>
<tr><th id="2133">2133</th><td><u>#define <dfn class="macro" id="_M/XM_RXSTATS_UTILIZATION" data-ref="_M/XM_RXSTATS_UTILIZATION">XM_RXSTATS_UTILIZATION</dfn>	0x360</u></td></tr>
<tr><th id="2134">2134</th><td><u>#define <dfn class="macro" id="_M/XM_RXSTATS_64" data-ref="_M/XM_RXSTATS_64">XM_RXSTATS_64</dfn>		0x368</u></td></tr>
<tr><th id="2135">2135</th><td><u>#define <dfn class="macro" id="_M/XM_RXSTATS_65_127" data-ref="_M/XM_RXSTATS_65_127">XM_RXSTATS_65_127</dfn>	0x36C</u></td></tr>
<tr><th id="2136">2136</th><td><u>#define <dfn class="macro" id="_M/XM_RXSTATS_128_255" data-ref="_M/XM_RXSTATS_128_255">XM_RXSTATS_128_255</dfn>	0x370</u></td></tr>
<tr><th id="2137">2137</th><td><u>#define <dfn class="macro" id="_M/XM_RXSTATS_256_511" data-ref="_M/XM_RXSTATS_256_511">XM_RXSTATS_256_511</dfn>	0x374</u></td></tr>
<tr><th id="2138">2138</th><td><u>#define <dfn class="macro" id="_M/XM_RXSTATS_512_1023" data-ref="_M/XM_RXSTATS_512_1023">XM_RXSTATS_512_1023</dfn>	0x378</u></td></tr>
<tr><th id="2139">2139</th><td><u>#define <dfn class="macro" id="_M/XM_RXSTATS_1024_MAX" data-ref="_M/XM_RXSTATS_1024_MAX">XM_RXSTATS_1024_MAX</dfn>	0x37C</u></td></tr>
<tr><th id="2140">2140</th><td></td></tr>
<tr><th id="2141">2141</th><td><u>#define <dfn class="macro" id="_M/XM_MMUCMD_TX_ENB" data-ref="_M/XM_MMUCMD_TX_ENB">XM_MMUCMD_TX_ENB</dfn>	0x0001</u></td></tr>
<tr><th id="2142">2142</th><td><u>#define <dfn class="macro" id="_M/XM_MMUCMD_RX_ENB" data-ref="_M/XM_MMUCMD_RX_ENB">XM_MMUCMD_RX_ENB</dfn>	0x0002</u></td></tr>
<tr><th id="2143">2143</th><td><u>#define <dfn class="macro" id="_M/XM_MMUCMD_GMIILOOP" data-ref="_M/XM_MMUCMD_GMIILOOP">XM_MMUCMD_GMIILOOP</dfn>	0x0004</u></td></tr>
<tr><th id="2144">2144</th><td><u>#define <dfn class="macro" id="_M/XM_MMUCMD_RATECTL" data-ref="_M/XM_MMUCMD_RATECTL">XM_MMUCMD_RATECTL</dfn>	0x0008</u></td></tr>
<tr><th id="2145">2145</th><td><u>#define <dfn class="macro" id="_M/XM_MMUCMD_GMIIFDX" data-ref="_M/XM_MMUCMD_GMIIFDX">XM_MMUCMD_GMIIFDX</dfn>	0x0010</u></td></tr>
<tr><th id="2146">2146</th><td><u>#define <dfn class="macro" id="_M/XM_MMUCMD_NO_MGMT_PRMB" data-ref="_M/XM_MMUCMD_NO_MGMT_PRMB">XM_MMUCMD_NO_MGMT_PRMB</dfn>	0x0020</u></td></tr>
<tr><th id="2147">2147</th><td><u>#define <dfn class="macro" id="_M/XM_MMUCMD_SIMCOL" data-ref="_M/XM_MMUCMD_SIMCOL">XM_MMUCMD_SIMCOL</dfn>	0x0040</u></td></tr>
<tr><th id="2148">2148</th><td><u>#define <dfn class="macro" id="_M/XM_MMUCMD_FORCETX" data-ref="_M/XM_MMUCMD_FORCETX">XM_MMUCMD_FORCETX</dfn>	0x0080</u></td></tr>
<tr><th id="2149">2149</th><td><u>#define <dfn class="macro" id="_M/XM_MMUCMD_LOOPENB" data-ref="_M/XM_MMUCMD_LOOPENB">XM_MMUCMD_LOOPENB</dfn>	0x0200</u></td></tr>
<tr><th id="2150">2150</th><td><u>#define <dfn class="macro" id="_M/XM_MMUCMD_IGNPAUSE" data-ref="_M/XM_MMUCMD_IGNPAUSE">XM_MMUCMD_IGNPAUSE</dfn>	0x0400</u></td></tr>
<tr><th id="2151">2151</th><td><u>#define <dfn class="macro" id="_M/XM_MMUCMD_PHYBUSY" data-ref="_M/XM_MMUCMD_PHYBUSY">XM_MMUCMD_PHYBUSY</dfn>	0x0800</u></td></tr>
<tr><th id="2152">2152</th><td><u>#define <dfn class="macro" id="_M/XM_MMUCMD_PHYDATARDY" data-ref="_M/XM_MMUCMD_PHYDATARDY">XM_MMUCMD_PHYDATARDY</dfn>	0x1000</u></td></tr>
<tr><th id="2153">2153</th><td></td></tr>
<tr><th id="2154">2154</th><td><u>#define <dfn class="macro" id="_M/XM_TXCMD_AUTOPAD" data-ref="_M/XM_TXCMD_AUTOPAD">XM_TXCMD_AUTOPAD</dfn>	0x0001</u></td></tr>
<tr><th id="2155">2155</th><td><u>#define <dfn class="macro" id="_M/XM_TXCMD_NOCRC" data-ref="_M/XM_TXCMD_NOCRC">XM_TXCMD_NOCRC</dfn>		0x0002</u></td></tr>
<tr><th id="2156">2156</th><td><u>#define <dfn class="macro" id="_M/XM_TXCMD_NOPREAMBLE" data-ref="_M/XM_TXCMD_NOPREAMBLE">XM_TXCMD_NOPREAMBLE</dfn>	0x0004</u></td></tr>
<tr><th id="2157">2157</th><td><u>#define <dfn class="macro" id="_M/XM_TXCMD_NOGIGAMODE" data-ref="_M/XM_TXCMD_NOGIGAMODE">XM_TXCMD_NOGIGAMODE</dfn>	0x0008</u></td></tr>
<tr><th id="2158">2158</th><td><u>#define <dfn class="macro" id="_M/XM_TXCMD_SAMPLELINE" data-ref="_M/XM_TXCMD_SAMPLELINE">XM_TXCMD_SAMPLELINE</dfn>	0x0010</u></td></tr>
<tr><th id="2159">2159</th><td><u>#define <dfn class="macro" id="_M/XM_TXCMD_ENCBYPASS" data-ref="_M/XM_TXCMD_ENCBYPASS">XM_TXCMD_ENCBYPASS</dfn>	0x0020</u></td></tr>
<tr><th id="2160">2160</th><td><u>#define <dfn class="macro" id="_M/XM_TXCMD_XMITBK2BK" data-ref="_M/XM_TXCMD_XMITBK2BK">XM_TXCMD_XMITBK2BK</dfn>	0x0040</u></td></tr>
<tr><th id="2161">2161</th><td><u>#define <dfn class="macro" id="_M/XM_TXCMD_FAIRSHARE" data-ref="_M/XM_TXCMD_FAIRSHARE">XM_TXCMD_FAIRSHARE</dfn>	0x0080</u></td></tr>
<tr><th id="2162">2162</th><td></td></tr>
<tr><th id="2163">2163</th><td><u>#define <dfn class="macro" id="_M/XM_RXCMD_DISABLE_CEXT" data-ref="_M/XM_RXCMD_DISABLE_CEXT">XM_RXCMD_DISABLE_CEXT</dfn>	0x0001</u></td></tr>
<tr><th id="2164">2164</th><td><u>#define <dfn class="macro" id="_M/XM_RXCMD_STRIPPAD" data-ref="_M/XM_RXCMD_STRIPPAD">XM_RXCMD_STRIPPAD</dfn>	0x0002</u></td></tr>
<tr><th id="2165">2165</th><td><u>#define <dfn class="macro" id="_M/XM_RXCMD_SAMPLELINE" data-ref="_M/XM_RXCMD_SAMPLELINE">XM_RXCMD_SAMPLELINE</dfn>	0x0004</u></td></tr>
<tr><th id="2166">2166</th><td><u>#define <dfn class="macro" id="_M/XM_RXCMD_SELFRX" data-ref="_M/XM_RXCMD_SELFRX">XM_RXCMD_SELFRX</dfn>		0x0008</u></td></tr>
<tr><th id="2167">2167</th><td><u>#define <dfn class="macro" id="_M/XM_RXCMD_STRIPFCS" data-ref="_M/XM_RXCMD_STRIPFCS">XM_RXCMD_STRIPFCS</dfn>	0x0010</u></td></tr>
<tr><th id="2168">2168</th><td><u>#define <dfn class="macro" id="_M/XM_RXCMD_TRANSPARENT" data-ref="_M/XM_RXCMD_TRANSPARENT">XM_RXCMD_TRANSPARENT</dfn>	0x0020</u></td></tr>
<tr><th id="2169">2169</th><td><u>#define <dfn class="macro" id="_M/XM_RXCMD_IPGCAPTURE" data-ref="_M/XM_RXCMD_IPGCAPTURE">XM_RXCMD_IPGCAPTURE</dfn>	0x0040</u></td></tr>
<tr><th id="2170">2170</th><td><u>#define <dfn class="macro" id="_M/XM_RXCMD_BIGPKTOK" data-ref="_M/XM_RXCMD_BIGPKTOK">XM_RXCMD_BIGPKTOK</dfn>	0x0080</u></td></tr>
<tr><th id="2171">2171</th><td><u>#define <dfn class="macro" id="_M/XM_RXCMD_LENERROK" data-ref="_M/XM_RXCMD_LENERROK">XM_RXCMD_LENERROK</dfn>	0x0100</u></td></tr>
<tr><th id="2172">2172</th><td></td></tr>
<tr><th id="2173">2173</th><td><u>#define <dfn class="macro" id="_M/XM_GPIO_GP0_SET" data-ref="_M/XM_GPIO_GP0_SET">XM_GPIO_GP0_SET</dfn>		0x0001</u></td></tr>
<tr><th id="2174">2174</th><td><u>#define <dfn class="macro" id="_M/XM_GPIO_RESETSTATS" data-ref="_M/XM_GPIO_RESETSTATS">XM_GPIO_RESETSTATS</dfn>	0x0004</u></td></tr>
<tr><th id="2175">2175</th><td><u>#define <dfn class="macro" id="_M/XM_GPIO_RESETMAC" data-ref="_M/XM_GPIO_RESETMAC">XM_GPIO_RESETMAC</dfn>	0x0008</u></td></tr>
<tr><th id="2176">2176</th><td><u>#define <dfn class="macro" id="_M/XM_GPIO_FORCEINT" data-ref="_M/XM_GPIO_FORCEINT">XM_GPIO_FORCEINT</dfn>	0x0020</u></td></tr>
<tr><th id="2177">2177</th><td><u>#define <dfn class="macro" id="_M/XM_GPIO_ANEGINPROG" data-ref="_M/XM_GPIO_ANEGINPROG">XM_GPIO_ANEGINPROG</dfn>	0x0040</u></td></tr>
<tr><th id="2178">2178</th><td></td></tr>
<tr><th id="2179">2179</th><td><u>#define <dfn class="macro" id="_M/XM_IMR_RX_EOF" data-ref="_M/XM_IMR_RX_EOF">XM_IMR_RX_EOF</dfn>		0x0001</u></td></tr>
<tr><th id="2180">2180</th><td><u>#define <dfn class="macro" id="_M/XM_IMR_TX_EOF" data-ref="_M/XM_IMR_TX_EOF">XM_IMR_TX_EOF</dfn>		0x0002</u></td></tr>
<tr><th id="2181">2181</th><td><u>#define <dfn class="macro" id="_M/XM_IMR_TX_UNDERRUN" data-ref="_M/XM_IMR_TX_UNDERRUN">XM_IMR_TX_UNDERRUN</dfn>	0x0004</u></td></tr>
<tr><th id="2182">2182</th><td><u>#define <dfn class="macro" id="_M/XM_IMR_RX_OVERRUN" data-ref="_M/XM_IMR_RX_OVERRUN">XM_IMR_RX_OVERRUN</dfn>	0x0008</u></td></tr>
<tr><th id="2183">2183</th><td><u>#define <dfn class="macro" id="_M/XM_IMR_TX_STATS_OFLOW" data-ref="_M/XM_IMR_TX_STATS_OFLOW">XM_IMR_TX_STATS_OFLOW</dfn>	0x0010</u></td></tr>
<tr><th id="2184">2184</th><td><u>#define <dfn class="macro" id="_M/XM_IMR_RX_STATS_OFLOW" data-ref="_M/XM_IMR_RX_STATS_OFLOW">XM_IMR_RX_STATS_OFLOW</dfn>	0x0020</u></td></tr>
<tr><th id="2185">2185</th><td><u>#define <dfn class="macro" id="_M/XM_IMR_TSTAMP_OFLOW" data-ref="_M/XM_IMR_TSTAMP_OFLOW">XM_IMR_TSTAMP_OFLOW</dfn>	0x0040</u></td></tr>
<tr><th id="2186">2186</th><td><u>#define <dfn class="macro" id="_M/XM_IMR_AUTONEG_DONE" data-ref="_M/XM_IMR_AUTONEG_DONE">XM_IMR_AUTONEG_DONE</dfn>	0x0080</u></td></tr>
<tr><th id="2187">2187</th><td><u>#define <dfn class="macro" id="_M/XM_IMR_NEXTPAGE_RDY" data-ref="_M/XM_IMR_NEXTPAGE_RDY">XM_IMR_NEXTPAGE_RDY</dfn>	0x0100</u></td></tr>
<tr><th id="2188">2188</th><td><u>#define <dfn class="macro" id="_M/XM_IMR_PAGE_RECEIVED" data-ref="_M/XM_IMR_PAGE_RECEIVED">XM_IMR_PAGE_RECEIVED</dfn>	0x0200</u></td></tr>
<tr><th id="2189">2189</th><td><u>#define <dfn class="macro" id="_M/XM_IMR_LP_REQCFG" data-ref="_M/XM_IMR_LP_REQCFG">XM_IMR_LP_REQCFG</dfn>	0x0400</u></td></tr>
<tr><th id="2190">2190</th><td><u>#define <dfn class="macro" id="_M/XM_IMR_GP0_SET" data-ref="_M/XM_IMR_GP0_SET">XM_IMR_GP0_SET</dfn>		0x0800</u></td></tr>
<tr><th id="2191">2191</th><td><u>#define <dfn class="macro" id="_M/XM_IMR_FORCEINTR" data-ref="_M/XM_IMR_FORCEINTR">XM_IMR_FORCEINTR</dfn>	0x1000</u></td></tr>
<tr><th id="2192">2192</th><td><u>#define <dfn class="macro" id="_M/XM_IMR_TX_ABORT" data-ref="_M/XM_IMR_TX_ABORT">XM_IMR_TX_ABORT</dfn>		0x2000</u></td></tr>
<tr><th id="2193">2193</th><td><u>#define <dfn class="macro" id="_M/XM_IMR_LINKEVENT" data-ref="_M/XM_IMR_LINKEVENT">XM_IMR_LINKEVENT</dfn>	0x4000</u></td></tr>
<tr><th id="2194">2194</th><td></td></tr>
<tr><th id="2195">2195</th><td><u>#define <dfn class="macro" id="_M/XM_INTRS" data-ref="_M/XM_INTRS">XM_INTRS</dfn>	\</u></td></tr>
<tr><th id="2196">2196</th><td><u>	(~(XM_IMR_GP0_SET|XM_IMR_AUTONEG_DONE|XM_IMR_TX_UNDERRUN))</u></td></tr>
<tr><th id="2197">2197</th><td></td></tr>
<tr><th id="2198">2198</th><td><u>#define <dfn class="macro" id="_M/XM_ISR_RX_EOF" data-ref="_M/XM_ISR_RX_EOF">XM_ISR_RX_EOF</dfn>		0x0001</u></td></tr>
<tr><th id="2199">2199</th><td><u>#define <dfn class="macro" id="_M/XM_ISR_TX_EOF" data-ref="_M/XM_ISR_TX_EOF">XM_ISR_TX_EOF</dfn>		0x0002</u></td></tr>
<tr><th id="2200">2200</th><td><u>#define <dfn class="macro" id="_M/XM_ISR_TX_UNDERRUN" data-ref="_M/XM_ISR_TX_UNDERRUN">XM_ISR_TX_UNDERRUN</dfn>	0x0004</u></td></tr>
<tr><th id="2201">2201</th><td><u>#define <dfn class="macro" id="_M/XM_ISR_RX_OVERRUN" data-ref="_M/XM_ISR_RX_OVERRUN">XM_ISR_RX_OVERRUN</dfn>	0x0008</u></td></tr>
<tr><th id="2202">2202</th><td><u>#define <dfn class="macro" id="_M/XM_ISR_TX_STATS_OFLOW" data-ref="_M/XM_ISR_TX_STATS_OFLOW">XM_ISR_TX_STATS_OFLOW</dfn>	0x0010</u></td></tr>
<tr><th id="2203">2203</th><td><u>#define <dfn class="macro" id="_M/XM_ISR_RX_STATS_OFLOW" data-ref="_M/XM_ISR_RX_STATS_OFLOW">XM_ISR_RX_STATS_OFLOW</dfn>	0x0020</u></td></tr>
<tr><th id="2204">2204</th><td><u>#define <dfn class="macro" id="_M/XM_ISR_TSTAMP_OFLOW" data-ref="_M/XM_ISR_TSTAMP_OFLOW">XM_ISR_TSTAMP_OFLOW</dfn>	0x0040</u></td></tr>
<tr><th id="2205">2205</th><td><u>#define <dfn class="macro" id="_M/XM_ISR_AUTONEG_DONE" data-ref="_M/XM_ISR_AUTONEG_DONE">XM_ISR_AUTONEG_DONE</dfn>	0x0080</u></td></tr>
<tr><th id="2206">2206</th><td><u>#define <dfn class="macro" id="_M/XM_ISR_NEXTPAGE_RDY" data-ref="_M/XM_ISR_NEXTPAGE_RDY">XM_ISR_NEXTPAGE_RDY</dfn>	0x0100</u></td></tr>
<tr><th id="2207">2207</th><td><u>#define <dfn class="macro" id="_M/XM_ISR_PAGE_RECEIVED" data-ref="_M/XM_ISR_PAGE_RECEIVED">XM_ISR_PAGE_RECEIVED</dfn>	0x0200</u></td></tr>
<tr><th id="2208">2208</th><td><u>#define <dfn class="macro" id="_M/XM_ISR_LP_REQCFG" data-ref="_M/XM_ISR_LP_REQCFG">XM_ISR_LP_REQCFG</dfn>	0x0400</u></td></tr>
<tr><th id="2209">2209</th><td><u>#define <dfn class="macro" id="_M/XM_ISR_GP0_SET" data-ref="_M/XM_ISR_GP0_SET">XM_ISR_GP0_SET</dfn>		0x0800</u></td></tr>
<tr><th id="2210">2210</th><td><u>#define <dfn class="macro" id="_M/XM_ISR_FORCEINTR" data-ref="_M/XM_ISR_FORCEINTR">XM_ISR_FORCEINTR</dfn>	0x1000</u></td></tr>
<tr><th id="2211">2211</th><td><u>#define <dfn class="macro" id="_M/XM_ISR_TX_ABORT" data-ref="_M/XM_ISR_TX_ABORT">XM_ISR_TX_ABORT</dfn>		0x2000</u></td></tr>
<tr><th id="2212">2212</th><td><u>#define <dfn class="macro" id="_M/XM_ISR_LINKEVENT" data-ref="_M/XM_ISR_LINKEVENT">XM_ISR_LINKEVENT</dfn>	0x4000</u></td></tr>
<tr><th id="2213">2213</th><td></td></tr>
<tr><th id="2214">2214</th><td><u>#define <dfn class="macro" id="_M/XM_HWCFG_GENEOP" data-ref="_M/XM_HWCFG_GENEOP">XM_HWCFG_GENEOP</dfn>		0x0008</u></td></tr>
<tr><th id="2215">2215</th><td><u>#define <dfn class="macro" id="_M/XM_HWCFG_SIGSTATCKH" data-ref="_M/XM_HWCFG_SIGSTATCKH">XM_HWCFG_SIGSTATCKH</dfn>	0x0004</u></td></tr>
<tr><th id="2216">2216</th><td><u>#define <dfn class="macro" id="_M/XM_HWCFG_GMIIMODE" data-ref="_M/XM_HWCFG_GMIIMODE">XM_HWCFG_GMIIMODE</dfn>	0x0001</u></td></tr>
<tr><th id="2217">2217</th><td></td></tr>
<tr><th id="2218">2218</th><td><u>#define <dfn class="macro" id="_M/XM_MODE_FLUSH_RXFIFO" data-ref="_M/XM_MODE_FLUSH_RXFIFO">XM_MODE_FLUSH_RXFIFO</dfn>	0x00000001</u></td></tr>
<tr><th id="2219">2219</th><td><u>#define <dfn class="macro" id="_M/XM_MODE_FLUSH_TXFIFO" data-ref="_M/XM_MODE_FLUSH_TXFIFO">XM_MODE_FLUSH_TXFIFO</dfn>	0x00000002</u></td></tr>
<tr><th id="2220">2220</th><td><u>#define <dfn class="macro" id="_M/XM_MODE_BIGENDIAN" data-ref="_M/XM_MODE_BIGENDIAN">XM_MODE_BIGENDIAN</dfn>	0x00000004</u></td></tr>
<tr><th id="2221">2221</th><td><u>#define <dfn class="macro" id="_M/XM_MODE_RX_PROMISC" data-ref="_M/XM_MODE_RX_PROMISC">XM_MODE_RX_PROMISC</dfn>	0x00000008</u></td></tr>
<tr><th id="2222">2222</th><td><u>#define <dfn class="macro" id="_M/XM_MODE_RX_NOBROAD" data-ref="_M/XM_MODE_RX_NOBROAD">XM_MODE_RX_NOBROAD</dfn>	0x00000010</u></td></tr>
<tr><th id="2223">2223</th><td><u>#define <dfn class="macro" id="_M/XM_MODE_RX_NOMULTI" data-ref="_M/XM_MODE_RX_NOMULTI">XM_MODE_RX_NOMULTI</dfn>	0x00000020</u></td></tr>
<tr><th id="2224">2224</th><td><u>#define <dfn class="macro" id="_M/XM_MODE_RX_NOUNI" data-ref="_M/XM_MODE_RX_NOUNI">XM_MODE_RX_NOUNI</dfn>	0x00000040</u></td></tr>
<tr><th id="2225">2225</th><td><u>#define <dfn class="macro" id="_M/XM_MODE_RX_BADFRAMES" data-ref="_M/XM_MODE_RX_BADFRAMES">XM_MODE_RX_BADFRAMES</dfn>	0x00000080</u></td></tr>
<tr><th id="2226">2226</th><td><u>#define <dfn class="macro" id="_M/XM_MODE_RX_CRCERRS" data-ref="_M/XM_MODE_RX_CRCERRS">XM_MODE_RX_CRCERRS</dfn>	0x00000100</u></td></tr>
<tr><th id="2227">2227</th><td><u>#define <dfn class="macro" id="_M/XM_MODE_RX_GIANTS" data-ref="_M/XM_MODE_RX_GIANTS">XM_MODE_RX_GIANTS</dfn>	0x00000200</u></td></tr>
<tr><th id="2228">2228</th><td><u>#define <dfn class="macro" id="_M/XM_MODE_RX_INRANGELEN" data-ref="_M/XM_MODE_RX_INRANGELEN">XM_MODE_RX_INRANGELEN</dfn>	0x00000400</u></td></tr>
<tr><th id="2229">2229</th><td><u>#define <dfn class="macro" id="_M/XM_MODE_RX_RUNTS" data-ref="_M/XM_MODE_RX_RUNTS">XM_MODE_RX_RUNTS</dfn>	0x00000800</u></td></tr>
<tr><th id="2230">2230</th><td><u>#define <dfn class="macro" id="_M/XM_MODE_RX_MACCTL" data-ref="_M/XM_MODE_RX_MACCTL">XM_MODE_RX_MACCTL</dfn>	0x00001000</u></td></tr>
<tr><th id="2231">2231</th><td><u>#define <dfn class="macro" id="_M/XM_MODE_RX_USE_PERFECT" data-ref="_M/XM_MODE_RX_USE_PERFECT">XM_MODE_RX_USE_PERFECT</dfn>	0x00002000</u></td></tr>
<tr><th id="2232">2232</th><td><u>#define <dfn class="macro" id="_M/XM_MODE_RX_USE_STATION" data-ref="_M/XM_MODE_RX_USE_STATION">XM_MODE_RX_USE_STATION</dfn>	0x00004000</u></td></tr>
<tr><th id="2233">2233</th><td><u>#define <dfn class="macro" id="_M/XM_MODE_RX_USE_HASH" data-ref="_M/XM_MODE_RX_USE_HASH">XM_MODE_RX_USE_HASH</dfn>	0x00008000</u></td></tr>
<tr><th id="2234">2234</th><td><u>#define <dfn class="macro" id="_M/XM_MODE_RX_ADDRPAIR" data-ref="_M/XM_MODE_RX_ADDRPAIR">XM_MODE_RX_ADDRPAIR</dfn>	0x00010000</u></td></tr>
<tr><th id="2235">2235</th><td><u>#define <dfn class="macro" id="_M/XM_MODE_PAUSEONHI" data-ref="_M/XM_MODE_PAUSEONHI">XM_MODE_PAUSEONHI</dfn>	0x00020000</u></td></tr>
<tr><th id="2236">2236</th><td><u>#define <dfn class="macro" id="_M/XM_MODE_PAUSEONLO" data-ref="_M/XM_MODE_PAUSEONLO">XM_MODE_PAUSEONLO</dfn>	0x00040000</u></td></tr>
<tr><th id="2237">2237</th><td><u>#define <dfn class="macro" id="_M/XM_MODE_TIMESTAMP" data-ref="_M/XM_MODE_TIMESTAMP">XM_MODE_TIMESTAMP</dfn>	0x00080000</u></td></tr>
<tr><th id="2238">2238</th><td><u>#define <dfn class="macro" id="_M/XM_MODE_SENDPAUSE" data-ref="_M/XM_MODE_SENDPAUSE">XM_MODE_SENDPAUSE</dfn>	0x00100000</u></td></tr>
<tr><th id="2239">2239</th><td><u>#define <dfn class="macro" id="_M/XM_MODE_SENDCONTINUOUS" data-ref="_M/XM_MODE_SENDCONTINUOUS">XM_MODE_SENDCONTINUOUS</dfn>	0x00200000</u></td></tr>
<tr><th id="2240">2240</th><td><u>#define <dfn class="macro" id="_M/XM_MODE_LE_STATUSWORD" data-ref="_M/XM_MODE_LE_STATUSWORD">XM_MODE_LE_STATUSWORD</dfn>	0x00400000</u></td></tr>
<tr><th id="2241">2241</th><td><u>#define <dfn class="macro" id="_M/XM_MODE_AUTOFIFOPAUSE" data-ref="_M/XM_MODE_AUTOFIFOPAUSE">XM_MODE_AUTOFIFOPAUSE</dfn>	0x00800000</u></td></tr>
<tr><th id="2242">2242</th><td><u>#define <dfn class="macro" id="_M/XM_MODE_EXPAUSEGEN" data-ref="_M/XM_MODE_EXPAUSEGEN">XM_MODE_EXPAUSEGEN</dfn>	0x02000000</u></td></tr>
<tr><th id="2243">2243</th><td><u>#define <dfn class="macro" id="_M/XM_MODE_RX_INVERSE" data-ref="_M/XM_MODE_RX_INVERSE">XM_MODE_RX_INVERSE</dfn>	0x04000000</u></td></tr>
<tr><th id="2244">2244</th><td></td></tr>
<tr><th id="2245">2245</th><td><u>#define <dfn class="macro" id="_M/XM_RXSTAT_MACCTL" data-ref="_M/XM_RXSTAT_MACCTL">XM_RXSTAT_MACCTL</dfn>	0x00000001</u></td></tr>
<tr><th id="2246">2246</th><td><u>#define <dfn class="macro" id="_M/XM_RXSTAT_ERRFRAME" data-ref="_M/XM_RXSTAT_ERRFRAME">XM_RXSTAT_ERRFRAME</dfn>	0x00000002</u></td></tr>
<tr><th id="2247">2247</th><td><u>#define <dfn class="macro" id="_M/XM_RXSTAT_CRCERR" data-ref="_M/XM_RXSTAT_CRCERR">XM_RXSTAT_CRCERR</dfn>	0x00000004</u></td></tr>
<tr><th id="2248">2248</th><td><u>#define <dfn class="macro" id="_M/XM_RXSTAT_GIANT" data-ref="_M/XM_RXSTAT_GIANT">XM_RXSTAT_GIANT</dfn>		0x00000008</u></td></tr>
<tr><th id="2249">2249</th><td><u>#define <dfn class="macro" id="_M/XM_RXSTAT_RUNT" data-ref="_M/XM_RXSTAT_RUNT">XM_RXSTAT_RUNT</dfn>		0x00000010</u></td></tr>
<tr><th id="2250">2250</th><td><u>#define <dfn class="macro" id="_M/XM_RXSTAT_FRAMEERR" data-ref="_M/XM_RXSTAT_FRAMEERR">XM_RXSTAT_FRAMEERR</dfn>	0x00000020</u></td></tr>
<tr><th id="2251">2251</th><td><u>#define <dfn class="macro" id="_M/XM_RXSTAT_INRANGEERR" data-ref="_M/XM_RXSTAT_INRANGEERR">XM_RXSTAT_INRANGEERR</dfn>	0x00000040</u></td></tr>
<tr><th id="2252">2252</th><td><u>#define <dfn class="macro" id="_M/XM_RXSTAT_CARRIERERR" data-ref="_M/XM_RXSTAT_CARRIERERR">XM_RXSTAT_CARRIERERR</dfn>	0x00000080</u></td></tr>
<tr><th id="2253">2253</th><td><u>#define <dfn class="macro" id="_M/XM_RXSTAT_COLLERR" data-ref="_M/XM_RXSTAT_COLLERR">XM_RXSTAT_COLLERR</dfn>	0x00000100</u></td></tr>
<tr><th id="2254">2254</th><td><u>#define <dfn class="macro" id="_M/XM_RXSTAT_802_3" data-ref="_M/XM_RXSTAT_802_3">XM_RXSTAT_802_3</dfn>		0x00000200</u></td></tr>
<tr><th id="2255">2255</th><td><u>#define <dfn class="macro" id="_M/XM_RXSTAT_CARREXTERR" data-ref="_M/XM_RXSTAT_CARREXTERR">XM_RXSTAT_CARREXTERR</dfn>	0x00000400</u></td></tr>
<tr><th id="2256">2256</th><td><u>#define <dfn class="macro" id="_M/XM_RXSTAT_BURSTMODE" data-ref="_M/XM_RXSTAT_BURSTMODE">XM_RXSTAT_BURSTMODE</dfn>	0x00000800</u></td></tr>
<tr><th id="2257">2257</th><td><u>#define <dfn class="macro" id="_M/XM_RXSTAT_UNICAST" data-ref="_M/XM_RXSTAT_UNICAST">XM_RXSTAT_UNICAST</dfn>	0x00002000</u></td></tr>
<tr><th id="2258">2258</th><td><u>#define <dfn class="macro" id="_M/XM_RXSTAT_MULTICAST" data-ref="_M/XM_RXSTAT_MULTICAST">XM_RXSTAT_MULTICAST</dfn>	0x00004000</u></td></tr>
<tr><th id="2259">2259</th><td><u>#define <dfn class="macro" id="_M/XM_RXSTAT_BROADCAST" data-ref="_M/XM_RXSTAT_BROADCAST">XM_RXSTAT_BROADCAST</dfn>	0x00008000</u></td></tr>
<tr><th id="2260">2260</th><td><u>#define <dfn class="macro" id="_M/XM_RXSTAT_VLAN_LEV1" data-ref="_M/XM_RXSTAT_VLAN_LEV1">XM_RXSTAT_VLAN_LEV1</dfn>	0x00010000</u></td></tr>
<tr><th id="2261">2261</th><td><u>#define <dfn class="macro" id="_M/XM_RXSTAT_VLAN_LEV2" data-ref="_M/XM_RXSTAT_VLAN_LEV2">XM_RXSTAT_VLAN_LEV2</dfn>	0x00020000</u></td></tr>
<tr><th id="2262">2262</th><td><u>#define <dfn class="macro" id="_M/XM_RXSTAT_LEN" data-ref="_M/XM_RXSTAT_LEN">XM_RXSTAT_LEN</dfn>		0xFFFC0000</u></td></tr>
<tr><th id="2263">2263</th><td><u>#define <dfn class="macro" id="_M/XM_RXSTAT_LENSHIFT" data-ref="_M/XM_RXSTAT_LENSHIFT">XM_RXSTAT_LENSHIFT</dfn>	18</u></td></tr>
<tr><th id="2264">2264</th><td></td></tr>
<tr><th id="2265">2265</th><td><u>#define <dfn class="macro" id="_M/XM_RXSTAT_BYTES" data-ref="_M/XM_RXSTAT_BYTES">XM_RXSTAT_BYTES</dfn>(x)	((x) &gt;&gt; XM_RXSTAT_LENSHIFT)</u></td></tr>
<tr><th id="2266">2266</th><td></td></tr>
<tr><th id="2267">2267</th><td><i>/*</i></td></tr>
<tr><th id="2268">2268</th><td><i> * XMAC PHY registers, indirectly accessed through</i></td></tr>
<tr><th id="2269">2269</th><td><i> * XM_PHY_ADDR and XM_PHY_REG.</i></td></tr>
<tr><th id="2270">2270</th><td><i> */</i></td></tr>
<tr><th id="2271">2271</th><td></td></tr>
<tr><th id="2272">2272</th><td><u>#define <dfn class="macro" id="_M/XM_PHY_BMCR" data-ref="_M/XM_PHY_BMCR">XM_PHY_BMCR</dfn>		0x0000	/* control */</u></td></tr>
<tr><th id="2273">2273</th><td><u>#define <dfn class="macro" id="_M/XM_PHY_BMSR" data-ref="_M/XM_PHY_BMSR">XM_PHY_BMSR</dfn>		0x0001	/* status */</u></td></tr>
<tr><th id="2274">2274</th><td><u>#define <dfn class="macro" id="_M/XM_PHY_VENID" data-ref="_M/XM_PHY_VENID">XM_PHY_VENID</dfn>		0x0002	/* vendor id */</u></td></tr>
<tr><th id="2275">2275</th><td><u>#define <dfn class="macro" id="_M/XM_PHY_DEVID" data-ref="_M/XM_PHY_DEVID">XM_PHY_DEVID</dfn>		0x0003	/* device id */</u></td></tr>
<tr><th id="2276">2276</th><td><u>#define <dfn class="macro" id="_M/XM_PHY_ANAR" data-ref="_M/XM_PHY_ANAR">XM_PHY_ANAR</dfn>		0x0004	/* autoneg advertisenemt */</u></td></tr>
<tr><th id="2277">2277</th><td><u>#define <dfn class="macro" id="_M/XM_PHY_LPAR" data-ref="_M/XM_PHY_LPAR">XM_PHY_LPAR</dfn>		0x0005	/* link partner ability */</u></td></tr>
<tr><th id="2278">2278</th><td><u>#define <dfn class="macro" id="_M/XM_PHY_ANEXP" data-ref="_M/XM_PHY_ANEXP">XM_PHY_ANEXP</dfn>		0x0006	/* autoneg expansion */</u></td></tr>
<tr><th id="2279">2279</th><td><u>#define <dfn class="macro" id="_M/XM_PHY_NEXTP" data-ref="_M/XM_PHY_NEXTP">XM_PHY_NEXTP</dfn>		0x0007	/* nextpage */</u></td></tr>
<tr><th id="2280">2280</th><td><u>#define <dfn class="macro" id="_M/XM_PHY_LPNEXTP" data-ref="_M/XM_PHY_LPNEXTP">XM_PHY_LPNEXTP</dfn>		0x0008	/* link partner's nextpage */</u></td></tr>
<tr><th id="2281">2281</th><td><u>#define <dfn class="macro" id="_M/XM_PHY_EXTSTS" data-ref="_M/XM_PHY_EXTSTS">XM_PHY_EXTSTS</dfn>		0x000F	/* extented status */</u></td></tr>
<tr><th id="2282">2282</th><td><u>#define <dfn class="macro" id="_M/XM_PHY_RESAB" data-ref="_M/XM_PHY_RESAB">XM_PHY_RESAB</dfn>		0x0010	/* resolved ability */</u></td></tr>
<tr><th id="2283">2283</th><td></td></tr>
<tr><th id="2284">2284</th><td><u>#define <dfn class="macro" id="_M/XM_BMCR_DUPLEX" data-ref="_M/XM_BMCR_DUPLEX">XM_BMCR_DUPLEX</dfn>		0x0100</u></td></tr>
<tr><th id="2285">2285</th><td><u>#define <dfn class="macro" id="_M/XM_BMCR_RENEGOTIATE" data-ref="_M/XM_BMCR_RENEGOTIATE">XM_BMCR_RENEGOTIATE</dfn>	0x0200</u></td></tr>
<tr><th id="2286">2286</th><td><u>#define <dfn class="macro" id="_M/XM_BMCR_AUTONEGENBL" data-ref="_M/XM_BMCR_AUTONEGENBL">XM_BMCR_AUTONEGENBL</dfn>	0x1000</u></td></tr>
<tr><th id="2287">2287</th><td><u>#define <dfn class="macro" id="_M/XM_BMCR_LOOPBACK" data-ref="_M/XM_BMCR_LOOPBACK">XM_BMCR_LOOPBACK</dfn>	0x4000</u></td></tr>
<tr><th id="2288">2288</th><td><u>#define <dfn class="macro" id="_M/XM_BMCR_RESET" data-ref="_M/XM_BMCR_RESET">XM_BMCR_RESET</dfn>		0x8000</u></td></tr>
<tr><th id="2289">2289</th><td></td></tr>
<tr><th id="2290">2290</th><td><u>#define <dfn class="macro" id="_M/XM_BMSR_EXTCAP" data-ref="_M/XM_BMSR_EXTCAP">XM_BMSR_EXTCAP</dfn>		0x0001</u></td></tr>
<tr><th id="2291">2291</th><td><u>#define <dfn class="macro" id="_M/XM_BMSR_LINKSTAT" data-ref="_M/XM_BMSR_LINKSTAT">XM_BMSR_LINKSTAT</dfn>	0x0004</u></td></tr>
<tr><th id="2292">2292</th><td><u>#define <dfn class="macro" id="_M/XM_BMSR_AUTONEGABLE" data-ref="_M/XM_BMSR_AUTONEGABLE">XM_BMSR_AUTONEGABLE</dfn>	0x0008</u></td></tr>
<tr><th id="2293">2293</th><td><u>#define <dfn class="macro" id="_M/XM_BMSR_REMFAULT" data-ref="_M/XM_BMSR_REMFAULT">XM_BMSR_REMFAULT</dfn>	0x0010</u></td></tr>
<tr><th id="2294">2294</th><td><u>#define <dfn class="macro" id="_M/XM_BMSR_AUTONEGDONE" data-ref="_M/XM_BMSR_AUTONEGDONE">XM_BMSR_AUTONEGDONE</dfn>	0x0020</u></td></tr>
<tr><th id="2295">2295</th><td><u>#define <dfn class="macro" id="_M/XM_BMSR_EXTSTAT" data-ref="_M/XM_BMSR_EXTSTAT">XM_BMSR_EXTSTAT</dfn>		0x0100</u></td></tr>
<tr><th id="2296">2296</th><td></td></tr>
<tr><th id="2297">2297</th><td><u>#define <dfn class="macro" id="_M/XM_VENID_XAQTI" data-ref="_M/XM_VENID_XAQTI">XM_VENID_XAQTI</dfn>		0xD14C</u></td></tr>
<tr><th id="2298">2298</th><td><u>#define <dfn class="macro" id="_M/XM_DEVID_XMAC" data-ref="_M/XM_DEVID_XMAC">XM_DEVID_XMAC</dfn>		0x0002</u></td></tr>
<tr><th id="2299">2299</th><td></td></tr>
<tr><th id="2300">2300</th><td><u>#define <dfn class="macro" id="_M/XM_ANAR_FULLDUPLEX" data-ref="_M/XM_ANAR_FULLDUPLEX">XM_ANAR_FULLDUPLEX</dfn>	0x0020</u></td></tr>
<tr><th id="2301">2301</th><td><u>#define <dfn class="macro" id="_M/XM_ANAR_HALFDUPLEX" data-ref="_M/XM_ANAR_HALFDUPLEX">XM_ANAR_HALFDUPLEX</dfn>	0x0040</u></td></tr>
<tr><th id="2302">2302</th><td><u>#define <dfn class="macro" id="_M/XM_ANAR_PAUSEBITS" data-ref="_M/XM_ANAR_PAUSEBITS">XM_ANAR_PAUSEBITS</dfn>	0x0180</u></td></tr>
<tr><th id="2303">2303</th><td><u>#define <dfn class="macro" id="_M/XM_ANAR_REMFAULTBITS" data-ref="_M/XM_ANAR_REMFAULTBITS">XM_ANAR_REMFAULTBITS</dfn>	0x1800</u></td></tr>
<tr><th id="2304">2304</th><td><u>#define <dfn class="macro" id="_M/XM_ANAR_ACK" data-ref="_M/XM_ANAR_ACK">XM_ANAR_ACK</dfn>		0x4000</u></td></tr>
<tr><th id="2305">2305</th><td><u>#define <dfn class="macro" id="_M/XM_ANAR_NEXTPAGE" data-ref="_M/XM_ANAR_NEXTPAGE">XM_ANAR_NEXTPAGE</dfn>	0x8000</u></td></tr>
<tr><th id="2306">2306</th><td></td></tr>
<tr><th id="2307">2307</th><td><u>#define <dfn class="macro" id="_M/XM_LPAR_FULLDUPLEX" data-ref="_M/XM_LPAR_FULLDUPLEX">XM_LPAR_FULLDUPLEX</dfn>	0x0020</u></td></tr>
<tr><th id="2308">2308</th><td><u>#define <dfn class="macro" id="_M/XM_LPAR_HALFDUPLEX" data-ref="_M/XM_LPAR_HALFDUPLEX">XM_LPAR_HALFDUPLEX</dfn>	0x0040</u></td></tr>
<tr><th id="2309">2309</th><td><u>#define <dfn class="macro" id="_M/XM_LPAR_PAUSEBITS" data-ref="_M/XM_LPAR_PAUSEBITS">XM_LPAR_PAUSEBITS</dfn>	0x0180</u></td></tr>
<tr><th id="2310">2310</th><td><u>#define <dfn class="macro" id="_M/XM_LPAR_REMFAULTBITS" data-ref="_M/XM_LPAR_REMFAULTBITS">XM_LPAR_REMFAULTBITS</dfn>	0x1800</u></td></tr>
<tr><th id="2311">2311</th><td><u>#define <dfn class="macro" id="_M/XM_LPAR_ACK" data-ref="_M/XM_LPAR_ACK">XM_LPAR_ACK</dfn>		0x4000</u></td></tr>
<tr><th id="2312">2312</th><td><u>#define <dfn class="macro" id="_M/XM_LPAR_NEXTPAGE" data-ref="_M/XM_LPAR_NEXTPAGE">XM_LPAR_NEXTPAGE</dfn>	0x8000</u></td></tr>
<tr><th id="2313">2313</th><td></td></tr>
<tr><th id="2314">2314</th><td><u>#define <dfn class="macro" id="_M/XM_PAUSE_NOPAUSE" data-ref="_M/XM_PAUSE_NOPAUSE">XM_PAUSE_NOPAUSE</dfn>	0x0000</u></td></tr>
<tr><th id="2315">2315</th><td><u>#define <dfn class="macro" id="_M/XM_PAUSE_SYMPAUSE" data-ref="_M/XM_PAUSE_SYMPAUSE">XM_PAUSE_SYMPAUSE</dfn>	0x0080</u></td></tr>
<tr><th id="2316">2316</th><td><u>#define <dfn class="macro" id="_M/XM_PAUSE_ASYMPAUSE" data-ref="_M/XM_PAUSE_ASYMPAUSE">XM_PAUSE_ASYMPAUSE</dfn>	0x0100</u></td></tr>
<tr><th id="2317">2317</th><td><u>#define <dfn class="macro" id="_M/XM_PAUSE_BOTH" data-ref="_M/XM_PAUSE_BOTH">XM_PAUSE_BOTH</dfn>		0x0180</u></td></tr>
<tr><th id="2318">2318</th><td></td></tr>
<tr><th id="2319">2319</th><td><u>#define <dfn class="macro" id="_M/XM_REMFAULT_LINKOK" data-ref="_M/XM_REMFAULT_LINKOK">XM_REMFAULT_LINKOK</dfn>	0x0000</u></td></tr>
<tr><th id="2320">2320</th><td><u>#define <dfn class="macro" id="_M/XM_REMFAULT_LINKFAIL" data-ref="_M/XM_REMFAULT_LINKFAIL">XM_REMFAULT_LINKFAIL</dfn>	0x0800</u></td></tr>
<tr><th id="2321">2321</th><td><u>#define <dfn class="macro" id="_M/XM_REMFAULT_OFFLINE" data-ref="_M/XM_REMFAULT_OFFLINE">XM_REMFAULT_OFFLINE</dfn>	0x1000</u></td></tr>
<tr><th id="2322">2322</th><td><u>#define <dfn class="macro" id="_M/XM_REMFAULT_ANEGERR" data-ref="_M/XM_REMFAULT_ANEGERR">XM_REMFAULT_ANEGERR</dfn>	0x1800</u></td></tr>
<tr><th id="2323">2323</th><td></td></tr>
<tr><th id="2324">2324</th><td><u>#define <dfn class="macro" id="_M/XM_ANEXP_GOTPAGE" data-ref="_M/XM_ANEXP_GOTPAGE">XM_ANEXP_GOTPAGE</dfn>	0x0002</u></td></tr>
<tr><th id="2325">2325</th><td><u>#define <dfn class="macro" id="_M/XM_ANEXP_NEXTPAGE_SELF" data-ref="_M/XM_ANEXP_NEXTPAGE_SELF">XM_ANEXP_NEXTPAGE_SELF</dfn>	0x0004</u></td></tr>
<tr><th id="2326">2326</th><td><u>#define <dfn class="macro" id="_M/XM_ANEXP_NEXTPAGE_LP" data-ref="_M/XM_ANEXP_NEXTPAGE_LP">XM_ANEXP_NEXTPAGE_LP</dfn>	0x0008</u></td></tr>
<tr><th id="2327">2327</th><td></td></tr>
<tr><th id="2328">2328</th><td><u>#define <dfn class="macro" id="_M/XM_NEXTP_MESSAGE" data-ref="_M/XM_NEXTP_MESSAGE">XM_NEXTP_MESSAGE</dfn>	0x07FF</u></td></tr>
<tr><th id="2329">2329</th><td><u>#define <dfn class="macro" id="_M/XM_NEXTP_TOGGLE" data-ref="_M/XM_NEXTP_TOGGLE">XM_NEXTP_TOGGLE</dfn>		0x0800</u></td></tr>
<tr><th id="2330">2330</th><td><u>#define <dfn class="macro" id="_M/XM_NEXTP_ACK2" data-ref="_M/XM_NEXTP_ACK2">XM_NEXTP_ACK2</dfn>		0x1000</u></td></tr>
<tr><th id="2331">2331</th><td><u>#define <dfn class="macro" id="_M/XM_NEXTP_MPAGE" data-ref="_M/XM_NEXTP_MPAGE">XM_NEXTP_MPAGE</dfn>		0x2000</u></td></tr>
<tr><th id="2332">2332</th><td><u>#define <dfn class="macro" id="_M/XM_NEXTP_ACK1" data-ref="_M/XM_NEXTP_ACK1">XM_NEXTP_ACK1</dfn>		0x4000</u></td></tr>
<tr><th id="2333">2333</th><td><u>#define <dfn class="macro" id="_M/XM_NEXTP_NPAGE" data-ref="_M/XM_NEXTP_NPAGE">XM_NEXTP_NPAGE</dfn>		0x8000</u></td></tr>
<tr><th id="2334">2334</th><td></td></tr>
<tr><th id="2335">2335</th><td><u>#define <dfn class="macro" id="_M/XM_LPNEXTP_MESSAGE" data-ref="_M/XM_LPNEXTP_MESSAGE">XM_LPNEXTP_MESSAGE</dfn>	0x07FF</u></td></tr>
<tr><th id="2336">2336</th><td><u>#define <dfn class="macro" id="_M/XM_LPNEXTP_TOGGLE" data-ref="_M/XM_LPNEXTP_TOGGLE">XM_LPNEXTP_TOGGLE</dfn>	0x0800</u></td></tr>
<tr><th id="2337">2337</th><td><u>#define <dfn class="macro" id="_M/XM_LPNEXTP_ACK2" data-ref="_M/XM_LPNEXTP_ACK2">XM_LPNEXTP_ACK2</dfn>		0x1000</u></td></tr>
<tr><th id="2338">2338</th><td><u>#define <dfn class="macro" id="_M/XM_LPNEXTP_MPAGE" data-ref="_M/XM_LPNEXTP_MPAGE">XM_LPNEXTP_MPAGE</dfn>	0x2000</u></td></tr>
<tr><th id="2339">2339</th><td><u>#define <dfn class="macro" id="_M/XM_LPNEXTP_ACK1" data-ref="_M/XM_LPNEXTP_ACK1">XM_LPNEXTP_ACK1</dfn>		0x4000</u></td></tr>
<tr><th id="2340">2340</th><td><u>#define <dfn class="macro" id="_M/XM_LPNEXTP_NPAGE" data-ref="_M/XM_LPNEXTP_NPAGE">XM_LPNEXTP_NPAGE</dfn>	0x8000</u></td></tr>
<tr><th id="2341">2341</th><td></td></tr>
<tr><th id="2342">2342</th><td><u>#define <dfn class="macro" id="_M/XM_EXTSTS_HALFDUPLEX" data-ref="_M/XM_EXTSTS_HALFDUPLEX">XM_EXTSTS_HALFDUPLEX</dfn>	0x4000</u></td></tr>
<tr><th id="2343">2343</th><td><u>#define <dfn class="macro" id="_M/XM_EXTSTS_FULLDUPLEX" data-ref="_M/XM_EXTSTS_FULLDUPLEX">XM_EXTSTS_FULLDUPLEX</dfn>	0x8000</u></td></tr>
<tr><th id="2344">2344</th><td></td></tr>
<tr><th id="2345">2345</th><td><u>#define <dfn class="macro" id="_M/XM_RESAB_PAUSEMISMATCH" data-ref="_M/XM_RESAB_PAUSEMISMATCH">XM_RESAB_PAUSEMISMATCH</dfn>	0x0008</u></td></tr>
<tr><th id="2346">2346</th><td><u>#define <dfn class="macro" id="_M/XM_RESAB_ABLMISMATCH" data-ref="_M/XM_RESAB_ABLMISMATCH">XM_RESAB_ABLMISMATCH</dfn>	0x0010</u></td></tr>
<tr><th id="2347">2347</th><td><u>#define <dfn class="macro" id="_M/XM_RESAB_FDMODESEL" data-ref="_M/XM_RESAB_FDMODESEL">XM_RESAB_FDMODESEL</dfn>	0x0020</u></td></tr>
<tr><th id="2348">2348</th><td><u>#define <dfn class="macro" id="_M/XM_RESAB_HDMODESEL" data-ref="_M/XM_RESAB_HDMODESEL">XM_RESAB_HDMODESEL</dfn>	0x0040</u></td></tr>
<tr><th id="2349">2349</th><td><u>#define <dfn class="macro" id="_M/XM_RESAB_PAUSEBITS" data-ref="_M/XM_RESAB_PAUSEBITS">XM_RESAB_PAUSEBITS</dfn>	0x0180</u></td></tr>
<tr><th id="2350">2350</th><td></td></tr>
<tr><th id="2351">2351</th><td><u>#define <dfn class="macro" id="_M/SK_HASH_BITS" data-ref="_M/SK_HASH_BITS">SK_HASH_BITS</dfn>		6</u></td></tr>
<tr><th id="2352">2352</th><td><u>#<span data-ppcond="83">endif</span> /* _DEV_PCI_IF_SKREG_H_ */</u></td></tr>
<tr><th id="2353">2353</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='if_msk.c.html'>netbsd/sys/dev/pci/if_msk.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
