cocci_test_suite() {
	enum clock_source_id cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_link_encoder.c 989 */;
	const struct dc_link_settings *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_link_encoder.c 988 */;
	struct bp_transmitter_control *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_link_encoder.c 98 */;
	enum dc_color_depth cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_link_encoder.c 912 */;
	struct link_encoder **cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_link_encoder.c 865 */;
	const struct dc_stream_state *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_link_encoder.c 780 */;
	const struct link_encoder_funcs cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_link_encoder.c 71 */;
	enum bp_result cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_link_encoder.c 676 */;
	const struct dc_vbios_funcs *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_link_encoder.c 675 */;
	struct bp_encoder_cap_info cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_link_encoder.c 674 */;
	const struct dcn10_link_enc_mask *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_link_encoder.c 672 */;
	const struct dcn10_link_enc_shift *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_link_encoder.c 671 */;
	const struct dcn10_link_enc_hpd_registers *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_link_encoder.c 670 */;
	enum{DP_MST_UPDATE_MAX_RETRY=50,} cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_link_encoder.c 67 */;
	const struct dcn10_link_enc_aux_registers *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_link_encoder.c 669 */;
	const struct dcn10_link_enc_registers *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_link_encoder.c 668 */;
	const struct encoder_feature_support *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_link_encoder.c 667 */;
	const struct encoder_init_data *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_link_encoder.c 666 */;
	const struct dc_crtc_timing *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_link_encoder.c 654 */;
	const struct dcn10_link_encoder *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_link_encoder.c 653 */;
	int cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_link_encoder.c 621 */;
	bool cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_link_encoder.c 536 */;
	enum engine_id cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_link_encoder.c 454 */;
	int32_t cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_link_encoder.c 453 */;
	struct link_encoder *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_link_encoder.c 450 */;
	unsigned int cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_link_encoder.c 450 */;
	uint8_t cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_link_encoder.c 426 */;
	enum dp_panel_mode cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_link_encoder.c 400 */;
	const uint8_t *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_link_encoder.c 301 */;
	uint16_t cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_link_encoder.c 141 */[8];
	uint32_t cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_link_encoder.c 1406 */;
	enum signal_type cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_link_encoder.c 1402 */;
	enum hpd_source_id cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_link_encoder.c 1391 */;
	struct dcn10_link_encoder *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_link_encoder.c 1389 */;
	void cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_link_encoder.c 1389 */;
	const struct link_mst_stream_allocation_table *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_link_encoder.c 1195 */;
	const struct stream_encoder *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_link_encoder.c 1181 */;
	uint32_t *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_link_encoder.c 1178 */;
	const struct link_mst_stream_allocation *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_link_encoder.c 1177 */;
	const struct encoder_set_dp_phy_pattern_param *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_link_encoder.c 1124 */;
	union dpcd_training_lane_set cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_link_encoder.c 1079 */;
	const struct link_training_settings *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_link_encoder.c 1076 */;
	struct bp_transmitter_control cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_link_encoder.c 1032 */;
	struct dc_bios *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_link_encoder.c 101 */;
}
