0.6
2017.2
Jun 15 2017
18:41:53
/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.sim/sim_1/synth/timing/reg_tb_time_synth.v,1504998674,verilog,,,,glbl;reg_tb,,,,,,,,
