$comment
	File created using the following command:
		vcd file Aula5.msim.vcd -direction
$end
$date
	Wed Mar 08 09:09:32 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula5_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " KEY [3] $end
$var wire 1 # KEY [2] $end
$var wire 1 $ KEY [1] $end
$var wire 1 % KEY [0] $end
$var wire 1 & LEDR [9] $end
$var wire 1 ' LEDR [8] $end
$var wire 1 ( LEDR [7] $end
$var wire 1 ) LEDR [6] $end
$var wire 1 * LEDR [5] $end
$var wire 1 + LEDR [4] $end
$var wire 1 , LEDR [3] $end
$var wire 1 - LEDR [2] $end
$var wire 1 . LEDR [1] $end
$var wire 1 / LEDR [0] $end
$var wire 1 0 PALAVRA_CONTROLE [6] $end
$var wire 1 1 PALAVRA_CONTROLE [5] $end
$var wire 1 2 PALAVRA_CONTROLE [4] $end
$var wire 1 3 PALAVRA_CONTROLE [3] $end
$var wire 1 4 PALAVRA_CONTROLE [2] $end
$var wire 1 5 PALAVRA_CONTROLE [1] $end
$var wire 1 6 PALAVRA_CONTROLE [0] $end
$var wire 1 7 PC_OUT [8] $end
$var wire 1 8 PC_OUT [7] $end
$var wire 1 9 PC_OUT [6] $end
$var wire 1 : PC_OUT [5] $end
$var wire 1 ; PC_OUT [4] $end
$var wire 1 < PC_OUT [3] $end
$var wire 1 = PC_OUT [2] $end
$var wire 1 > PC_OUT [1] $end
$var wire 1 ? PC_OUT [0] $end
$var wire 1 @ SW [9] $end
$var wire 1 A SW [8] $end
$var wire 1 B SW [7] $end
$var wire 1 C SW [6] $end
$var wire 1 D SW [5] $end
$var wire 1 E SW [4] $end
$var wire 1 F SW [3] $end
$var wire 1 G SW [2] $end
$var wire 1 H SW [1] $end
$var wire 1 I SW [0] $end

$scope module i1 $end
$var wire 1 J gnd $end
$var wire 1 K vcc $end
$var wire 1 L unknown $end
$var wire 1 M devoe $end
$var wire 1 N devclrn $end
$var wire 1 O devpor $end
$var wire 1 P ww_devoe $end
$var wire 1 Q ww_devclrn $end
$var wire 1 R ww_devpor $end
$var wire 1 S ww_CLOCK_50 $end
$var wire 1 T ww_KEY [3] $end
$var wire 1 U ww_KEY [2] $end
$var wire 1 V ww_KEY [1] $end
$var wire 1 W ww_KEY [0] $end
$var wire 1 X ww_SW [9] $end
$var wire 1 Y ww_SW [8] $end
$var wire 1 Z ww_SW [7] $end
$var wire 1 [ ww_SW [6] $end
$var wire 1 \ ww_SW [5] $end
$var wire 1 ] ww_SW [4] $end
$var wire 1 ^ ww_SW [3] $end
$var wire 1 _ ww_SW [2] $end
$var wire 1 ` ww_SW [1] $end
$var wire 1 a ww_SW [0] $end
$var wire 1 b ww_PC_OUT [8] $end
$var wire 1 c ww_PC_OUT [7] $end
$var wire 1 d ww_PC_OUT [6] $end
$var wire 1 e ww_PC_OUT [5] $end
$var wire 1 f ww_PC_OUT [4] $end
$var wire 1 g ww_PC_OUT [3] $end
$var wire 1 h ww_PC_OUT [2] $end
$var wire 1 i ww_PC_OUT [1] $end
$var wire 1 j ww_PC_OUT [0] $end
$var wire 1 k ww_LEDR [9] $end
$var wire 1 l ww_LEDR [8] $end
$var wire 1 m ww_LEDR [7] $end
$var wire 1 n ww_LEDR [6] $end
$var wire 1 o ww_LEDR [5] $end
$var wire 1 p ww_LEDR [4] $end
$var wire 1 q ww_LEDR [3] $end
$var wire 1 r ww_LEDR [2] $end
$var wire 1 s ww_LEDR [1] $end
$var wire 1 t ww_LEDR [0] $end
$var wire 1 u ww_PALAVRA_CONTROLE [6] $end
$var wire 1 v ww_PALAVRA_CONTROLE [5] $end
$var wire 1 w ww_PALAVRA_CONTROLE [4] $end
$var wire 1 x ww_PALAVRA_CONTROLE [3] $end
$var wire 1 y ww_PALAVRA_CONTROLE [2] $end
$var wire 1 z ww_PALAVRA_CONTROLE [1] $end
$var wire 1 { ww_PALAVRA_CONTROLE [0] $end
$var wire 1 | \CLOCK_50~input_o\ $end
$var wire 1 } \KEY[1]~input_o\ $end
$var wire 1 ~ \KEY[2]~input_o\ $end
$var wire 1 !! \KEY[3]~input_o\ $end
$var wire 1 "! \SW[0]~input_o\ $end
$var wire 1 #! \SW[1]~input_o\ $end
$var wire 1 $! \SW[2]~input_o\ $end
$var wire 1 %! \SW[3]~input_o\ $end
$var wire 1 &! \SW[4]~input_o\ $end
$var wire 1 '! \SW[5]~input_o\ $end
$var wire 1 (! \SW[6]~input_o\ $end
$var wire 1 )! \SW[7]~input_o\ $end
$var wire 1 *! \SW[8]~input_o\ $end
$var wire 1 +! \SW[9]~input_o\ $end
$var wire 1 ,! \KEY[0]~input_o\ $end
$var wire 1 -! \KEY[0]~inputCLKENA0_outclk\ $end
$var wire 1 .! \incrementaPC|Add0~2\ $end
$var wire 1 /! \incrementaPC|Add0~5_sumout\ $end
$var wire 1 0! \incrementaPC|Add0~6\ $end
$var wire 1 1! \incrementaPC|Add0~9_sumout\ $end
$var wire 1 2! \~GND~combout\ $end
$var wire 1 3! \PC|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 4! \incrementaPC|Add0~10\ $end
$var wire 1 5! \incrementaPC|Add0~14\ $end
$var wire 1 6! \incrementaPC|Add0~17_sumout\ $end
$var wire 1 7! \incrementaPC|Add0~18\ $end
$var wire 1 8! \incrementaPC|Add0~21_sumout\ $end
$var wire 1 9! \incrementaPC|Add0~22\ $end
$var wire 1 :! \incrementaPC|Add0~25_sumout\ $end
$var wire 1 ;! \incrementaPC|Add0~26\ $end
$var wire 1 <! \incrementaPC|Add0~29_sumout\ $end
$var wire 1 =! \incrementaPC|Add0~30\ $end
$var wire 1 >! \incrementaPC|Add0~33_sumout\ $end
$var wire 1 ?! \PC|DOUT[8]~DUPLICATE_q\ $end
$var wire 1 @! \ROM1|memROM~5_combout\ $end
$var wire 1 A! \ROM1|memROM~1_combout\ $end
$var wire 1 B! \incrementaPC|Add0~13_sumout\ $end
$var wire 1 C! \PC|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 D! \PC|DOUT[6]~DUPLICATE_q\ $end
$var wire 1 E! \ROM1|memROM~0_combout\ $end
$var wire 1 F! \ROM1|memROM~4_combout\ $end
$var wire 1 G! \ROM1|memROM~3_combout\ $end
$var wire 1 H! \ROM1|memROM~2_combout\ $end
$var wire 1 I! \incrementaPC|Add0~1_sumout\ $end
$var wire 1 J! \PC|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 K! \PC|DOUT\ [8] $end
$var wire 1 L! \PC|DOUT\ [7] $end
$var wire 1 M! \PC|DOUT\ [6] $end
$var wire 1 N! \PC|DOUT\ [5] $end
$var wire 1 O! \PC|DOUT\ [4] $end
$var wire 1 P! \PC|DOUT\ [3] $end
$var wire 1 Q! \PC|DOUT\ [2] $end
$var wire 1 R! \PC|DOUT\ [1] $end
$var wire 1 S! \PC|DOUT\ [0] $end
$var wire 1 T! \PC|ALT_INV_DOUT[8]~DUPLICATE_q\ $end
$var wire 1 U! \PC|ALT_INV_DOUT[6]~DUPLICATE_q\ $end
$var wire 1 V! \PC|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 W! \PC|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 X! \PC|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$var wire 1 Y! \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 Z! \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 [! \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 \! \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 ]! \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 ^! \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 _! \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 `! \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 a! \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 b! \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 c! \PC|ALT_INV_DOUT\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0J
1K
xL
1M
1N
1O
1P
1Q
1R
xS
x|
x}
x~
x!!
x"!
x#!
x$!
x%!
x&!
x'!
x(!
x)!
x*!
x+!
1,!
1-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
1@!
1A!
0B!
0C!
0D!
1E!
1F!
0G!
0H!
1I!
0J!
1T!
1U!
1V!
1W!
1X!
0Y!
0Z!
x"
x#
x$
1%
xT
xU
xV
1W
xX
xY
xZ
x[
x\
x]
x^
x_
x`
xa
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
1u
0v
0w
0x
0y
0z
0{
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
1[!
1\!
1]!
1^!
1_!
1`!
1a!
1b!
1c!
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
10
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
x@
xA
xB
xC
xD
xE
xF
xG
xH
xI
$end
#10000
0%
0W
0,!
0-!
#20000
1%
1W
1,!
1-!
13!
1Q!
0a!
0W!
11!
0F!
1H!
1h
1=
#30000
0%
0W
0,!
0-!
#40000
1%
1W
1,!
1-!
03!
0Q!
1S!
1J!
0X!
0c!
1a!
1W!
01!
0I!
1.!
1F!
1j
0h
1/!
1?
0=
#50000
0%
0W
0,!
0-!
#60000
1%
1W
1,!
1-!
13!
1Q!
0a!
0W!
0A!
11!
0F!
0H!
1h
1=
0u
00
#70000
0%
0W
0,!
0-!
#80000
1%
1W
1,!
1-!
1R!
0S!
0J!
1X!
1c!
0b!
0/!
10!
1I!
0.!
1F!
1A!
1G!
0j
1i
1/!
00!
01!
14!
0?
1>
1B!
11!
04!
1u
0B!
10
#90000
0%
0W
0,!
0-!
#100000
1%
1W
1,!
1-!
#110000
0%
0W
0,!
0-!
#120000
1%
1W
1,!
1-!
#130000
0%
0W
0,!
0-!
#140000
1%
1W
1,!
1-!
#150000
0%
0W
0,!
0-!
#160000
1%
1W
1,!
1-!
#170000
0%
0W
0,!
0-!
#180000
1%
1W
1,!
1-!
#190000
0%
0W
0,!
0-!
#200000
