#-----------------------------------------------------------
# Vivado v2024.1.2 (64-bit)
# SW Build 5164865 on Thu Sep  5 14:37:11 MDT 2024
# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
# Start of session at: Mon Dec  9 09:15:45 2024
# Process ID: 8060
# Current directory: C:/Users/axelo/OneDrive/Skrivebord/NyFPGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20608 C:\Users\axelo\OneDrive\Skrivebord\NyFPGA\NyFPGA.xpr
# Log file: C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/vivado.log
# Journal file: C:/Users/axelo/OneDrive/Skrivebord/NyFPGA\vivado.jou
# Running On        :AxelsPC
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :12th Gen Intel(R) Core(TM) i7-1255U
# CPU Frequency     :2611 MHz
# CPU Physical cores:10
# CPU Logical cores :12
# Host memory       :16874 MB
# Swap memory       :9663 MB
# Total Virtual     :26537 MB
# Available Virtual :13402 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.xpr
update_compile_order -fileset sources_1
generate_target Simulation [get_files C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.srcs/sources_1/Alg_cal.srcs/sources_1/ip/cordic_0/cordic_0.xci]
launch_simulation -mode post-synthesis -type functional
open_wave_config C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/design_1_wrapper_behav.wcfg
source design_1_wrapper.tcl
close_sim
