
---------- Begin Simulation Statistics ----------
final_tick                               2128617196000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 214971                       # Simulator instruction rate (inst/s)
host_mem_usage                                4700620                       # Number of bytes of host memory used
host_op_rate                                   426927                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6977.70                       # Real time elapsed on the host
host_tick_rate                              147689039                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1500000001                       # Number of instructions simulated
sim_ops                                    2978968013                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.030529                       # Number of seconds simulated
sim_ticks                                1030529355500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    78                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     10077346                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      20142510                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    167558414                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect       150263                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect     10044389                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    150519538                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     70126569                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups    167558414                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses     97431845                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       194148347                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        20121253                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted      8110782                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         668082265                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        415915836                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts     10204678                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          130886021                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      58271387                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         9011                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    264853106                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    500000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps      996981525                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   1727675126                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.577065                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.750642                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1493368361     86.44%     86.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     48623195      2.81%     89.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     20466790      1.18%     90.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     49201814      2.85%     93.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     23850258      1.38%     94.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     16120473      0.93%     95.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      6765128      0.39%     95.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     11007720      0.64%     96.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     58271387      3.37%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1727675126                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            1876816                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     13094114                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         992433043                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             146304457                       # Number of loads committed
system.switch_cpus.commit.membars                 560                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass      4430607      0.44%      0.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    800857666     80.33%     80.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       641434      0.06%     80.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv      1361277      0.14%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         5444      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu           46      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        38154      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt           46      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult           23      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    145465116     14.59%     95.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     42354052      4.25%     99.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       839341      0.08%     99.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       988318      0.10%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    996981524                       # Class of committed instruction
system.switch_cpus.commit.refs              189646827                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           500000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             996981524                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.122117                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.122117                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    1235831875                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts     1359975918                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        170769434                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         317906084                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles       10486798                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles      33565365                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses           176988013                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               3084113                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            55481764                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                194853                       # TLB misses on write requests
system.switch_cpus.fetch.Branches           194148347                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         105550948                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            1499405063                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes       4200596                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles     44673918                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts              768285822                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles     24846682                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingQuiesceStallCycles          828                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.PendingTrapStallCycles      1026630                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles        20973596                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                796                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.branchRate          0.094198                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    188118848                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     90247822                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.372763                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   1768559563                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.866467                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.169612                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1476409387     83.48%     83.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         18265032      1.03%     84.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         25406838      1.44%     85.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         23965972      1.36%     87.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         69265753      3.92%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         24626388      1.39%     92.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         19795155      1.12%     93.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         14144172      0.80%     94.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         96680866      5.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1768559563                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           5255637                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          4475139                       # number of floating regfile writes
system.switch_cpus.idleCycles               292499148                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts     12032989                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        142634188                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.593609                       # Inst execution rate
system.switch_cpus.iew.exec_refs            287194750                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           55448181                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles      1017915074                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     194179818                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts        48686                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       921987                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     63815546                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   1271679815                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     231746569                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     19366312                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    1223463294                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        5252294                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      10127919                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles       10486798                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      20388177                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked     10481790                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     17447163                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses       130641                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        60118                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        18463                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     47875347                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     20473176                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        60118                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      9362931                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      2670058                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        1380039039                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            1153824112                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.610860                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         843010614                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.559821                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             1159821219                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       1832326222                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       950824554                       # number of integer regfile writes
system.switch_cpus.ipc                       0.242594                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.242594                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      9155396      0.74%      0.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     937364817     75.42%     76.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       684085      0.06%     76.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       1596926      0.13%     76.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         7065      0.00%     76.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     76.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            2      0.00%     76.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     76.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     76.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv           15      0.00%     76.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     76.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     76.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     76.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     76.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        85253      0.01%     76.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     76.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            1      0.00%     76.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        72546      0.01%     76.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     76.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     76.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     76.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     76.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     76.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt        25027      0.00%     76.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult         6829      0.00%     76.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     76.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     76.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     76.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    230427943     18.54%     94.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     51947642      4.18%     99.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      6378661      0.51%     99.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      5077401      0.41%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1242829610                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        11659260                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     23637867                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      9086365                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21702456                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                   0                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate                  0                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     1222014954                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   4245696426                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1144737747                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   1524732163                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         1271499360                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        1242829610                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded       180455                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    274698178                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued     15115514                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       171444                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    355192284                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   1768559563                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.702736                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.388372                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1356094835     76.68%     76.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     63485722      3.59%     80.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     75634997      4.28%     84.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     65302142      3.69%     88.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    208041867     11.76%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1768559563                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.603005                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses           105727237                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses               1134653                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      8008188                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      5336082                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    194179818                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     63815546                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       572187892                       # number of misc regfile reads
system.switch_cpus.numCycles               2061058711                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles      1148489037                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    1196710614                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       36099480                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        189335840                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        9502415                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents       2084406                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    3391266395                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     1330612293                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   1560064371                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         326776774                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       33875345                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles       10486798                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      92922619                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        363353590                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      7126589                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups   2009806216                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles       548489                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         1739                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          93845718                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         2148                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads           2928186542                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2564884481                       # The number of ROB writes
system.switch_cpus.timesIdled                 4352160                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests       316540                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        33051                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     17707359                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1381329                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     35051655                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1414380                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2128617196000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            9768268                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       525530                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9540525                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             5007                       # Transaction distribution
system.membus.trans_dist::ReadExReq            303180                       # Transaction distribution
system.membus.trans_dist::ReadExResp           303180                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       9768268                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     30213958                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     30213958                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               30213958                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    678206592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    678206592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               678206592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10076455                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10076455    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10076455                       # Request fanout histogram
system.membus.reqLayer2.occupancy         24385764669                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        53706993610                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.2                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 2128617196000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2128617196000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2128617196000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2128617196000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          15657496                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1851721                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      5523959                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        19905565                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           27858                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          27858                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           550097                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          550097                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       5550715                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10106781                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     16598971                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     32026350                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              48625321                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    707088384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    766916416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1474004800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        11126826                       # Total snoops (count)
system.tol2bus.snoopTraffic                  35324672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         28451872                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.062136                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.246167                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               26717045     93.90%     93.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1701776      5.98%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  33051      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           28451872                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        25673098218                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16002963051                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        8331011512                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2128617196000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst      4194299                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      1915035                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6109334                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst      4194299                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      1915035                       # number of overall hits
system.l2.overall_hits::total                 6109334                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst      1329998                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      8741843                       # number of demand (read+write) misses
system.l2.demand_misses::total               10071841                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst      1329998                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      8741843                       # number of overall misses
system.l2.overall_misses::total              10071841                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst 107680518905                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 671580603002                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     779261121907                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst 107680518905                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 671580603002                       # number of overall miss cycles
system.l2.overall_miss_latency::total    779261121907                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst      5524297                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data     10656878                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             16181175                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst      5524297                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     10656878                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            16181175                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.240754                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.820301                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.622442                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.240754                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.820301                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.622442                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 80962.917918                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 76823.686150                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77370.276388                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 80962.917918                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 76823.686150                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77370.276388                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs         1356032518                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                  10076455                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     134.574364                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              525530                       # number of writebacks
system.l2.writebacks::total                    525530                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst      1329998                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      8741843                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10071841                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst      1329998                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      8741843                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10071841                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst  94380538905                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 584162168012                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 678542706917                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst  94380538905                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 584162168012                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 678542706917                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.240754                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.820301                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.622442                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.240754                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.820301                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.622442                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 70962.917918                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 66823.685579                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67370.275893                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 70962.917918                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 66823.685579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67370.275893                       # average overall mshr miss latency
system.l2.replacements                       11100408                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1326191                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1326191                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1326191                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1326191                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      5502923                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          5502923                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      5502923                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      5502923                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       311345                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        311345                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data        23244                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                23244                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data         4614                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               4614                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus.data     31171427                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     31171427                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus.data        27858                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            27858                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.165626                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.165626                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus.data  6755.835934                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6755.835934                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data         4614                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          4614                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data     94439000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     94439000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.165626                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.165626                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 20467.923710                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20467.923710                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data       246524                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                246524                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       303573                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              303573                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  23872520737                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   23872520737                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       550097                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            550097                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.551854                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.551854                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78638.484770                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78638.484770                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       303573                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         303573                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  20836785747                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  20836785747                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.551854                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.551854                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68638.468332                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68638.468332                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst      4194299                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            4194299                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst      1329998                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1329998                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst 107680518905                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 107680518905                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst      5524297                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        5524297                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.240754                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.240754                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 80962.917918                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80962.917918                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst      1329998                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1329998                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst  94380538905                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  94380538905                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.240754                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.240754                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 70962.917918                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70962.917918                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1668511                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1668511                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      8438270                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         8438270                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 647708082265                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 647708082265                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data     10106781                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10106781                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.834912                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.834912                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 76758.397428                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76758.397428                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      8438270                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      8438270                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 563325382265                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 563325382265                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.834912                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.834912                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 66758.397428                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66758.397428                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2128617196000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                    32000295                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  11100408                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.882803                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     208.845925                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.012114                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.150936                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   280.471963                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1558.519062                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.101976                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000074                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.136949                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.760996                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1016                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          916                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 528092712                       # Number of tag accesses
system.l2.tags.data_accesses                528092712                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2128617196000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst     85119872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data    559452800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          644572672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst     85119872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      85119872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     33633920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33633920                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst      1329998                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      8741450                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10071448                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       525530                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             525530                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst     82598202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    542879052                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             625477255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     82598202                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         82598202                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       32637518                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             32637518                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       32637518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     82598202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    542879052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            658114772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    523387.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples   1329748.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   8689015.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004052966500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        32232                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        32232                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            20796897                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             491550                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    10071448                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     525530                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10071448                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   525530                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  52685                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2143                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            650064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            695394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            481196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            693402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            602122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            607463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            654821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            467396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            834765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            696864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           549590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           646428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           574757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           669093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           687265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           508143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             15735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            110298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             30010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             15742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             20146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             14387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             42754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             23632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             41401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             40236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            19333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            27159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            42263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            21474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            30062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            28730                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.38                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  76773213140                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                50093815000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            264625019390                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7662.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26412.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7551042                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  285655                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                54.58                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              10071448                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               525530                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                10018763                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  31845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  32257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  32253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  32257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  32253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  32261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  32361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  32294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  32406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  32345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  32241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  32233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  32232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  32232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  32232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2705424                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    249.385850                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   158.304483                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   264.127084                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1083920     40.06%     40.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       683452     25.26%     65.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       312336     11.54%     76.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       209683      7.75%     84.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       116217      4.30%     88.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        73257      2.71%     91.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        55851      2.06%     93.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        32064      1.19%     94.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       138644      5.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2705424                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        32232                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     310.831534                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    128.680709                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    993.135917                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        31035     96.29%     96.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047          286      0.89%     97.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071          148      0.46%     97.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095           84      0.26%     97.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119          190      0.59%     98.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143          197      0.61%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167          181      0.56%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191           45      0.14%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215           23      0.07%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239           11      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263            8      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-12287            1      0.00%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-13311            8      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-14335            3      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-15359            5      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-21503            7      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         32232                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        32232                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.237342                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.225061                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.652257                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            28277     87.73%     87.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              478      1.48%     89.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3283     10.19%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              172      0.53%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               20      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         32232                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              641200832                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3371840                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                33495168                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               644572672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33633920                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       622.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        32.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    625.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     32.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1030529158500                       # Total gap between requests
system.mem_ctrls.avgGap                      97247.46                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst     85103872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data    556096960                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     33495168                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 82582676.122514396906                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 539622628.925683259964                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 32502876.139562822878                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst      1329998                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      8741450                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       525530                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst  38943292226                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 225681727164                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 25078977669640                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     29280.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     25817.42                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  47721305.48                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           9521275680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5060678040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         36891701700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1308434760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     81348833280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     426281841030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      36749041440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       597161805930                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        579.470932                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  91813935247                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  34411520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 904303900253                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           9795480240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5206406040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         34642266120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1423514880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     81348833280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     432852759420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      31215589920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       596484849900                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        578.814031                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  77342721025                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  34411520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 918775114475                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    1098087840500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1030529355500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2128617196000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1206614212                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     99659311                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1306273523                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1206614212                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     99659311                       # number of overall hits
system.cpu.icache.overall_hits::total      1306273523                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      7576016                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst      5550715                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       13126731                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      7576016                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst      5550715                       # number of overall misses
system.cpu.icache.overall_misses::total      13126731                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst 226112661727                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 226112661727                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst 226112661727                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 226112661727                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1214190228                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    105210026                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1319400254                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1214190228                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    105210026                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1319400254                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006240                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.052758                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009949                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006240                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.052758                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009949                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 40735.772189                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 17225.359591                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 40735.772189                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 17225.359591                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs    440396858                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs           5550715                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    79.340564                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks     13099463                       # number of writebacks
system.cpu.icache.writebacks::total          13099463                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst      5550715                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      5550715                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst      5550715                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      5550715                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst 220561946727                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 220561946727                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst 220561946727                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 220561946727                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.052758                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004207                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.052758                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004207                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 39735.772189                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 39735.772189                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 39735.772189                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 39735.772189                       # average overall mshr miss latency
system.cpu.icache.replacements               13099463                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1206614212                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     99659311                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1306273523                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      7576016                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst      5550715                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      13126731                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst 226112661727                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 226112661727                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1214190228                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    105210026                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1319400254                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006240                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.052758                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009949                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 40735.772189                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 17225.359591                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst      5550715                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      5550715                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst 220561946727                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 220561946727                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.052758                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004207                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 39735.772189                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 39735.772189                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2128617196000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.115966                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1317499263                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          13126222                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            100.371551                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   264.773273                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   246.342693                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.517135                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.481138                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998273                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          484                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5290727747                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5290727747                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2128617196000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2128617196000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2128617196000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2128617196000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2128617196000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2128617196000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2128617196000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    365980450                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    186652530                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        552632980                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    366243289                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    187803660                       # number of overall hits
system.cpu.dcache.overall_hits::total       554046949                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     18856491                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     10666896                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       29523387                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     18880258                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     10684736                       # number of overall misses
system.cpu.dcache.overall_misses::total      29564994                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 752002007664                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 752002007664                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 752002007664                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 752002007664                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    384836941                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    197319426                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    582156367                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    385123547                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    198488396                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    583611943                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.048999                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.054059                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.050714                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.049024                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.053831                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.050659                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 70498.672497                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25471.400272                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 70380.962867                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25435.554212                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs   1484661770                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs          10684736                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   138.951657                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      4374348                       # number of writebacks
system.cpu.dcache.writebacks::total           4374348                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     10666896                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     10666896                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     10684736                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     10684736                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 741335111664                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 741335111664                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 742351209164                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 742351209164                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.054059                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018323                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.053831                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018308                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 69498.672497                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69498.672497                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 69477.730584                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69477.730584                       # average overall mshr miss latency
system.cpu.dcache.replacements               29536624                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    272114231                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    143865412                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       415979643                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     17499738                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     10088941                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      27588679                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 718155587000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 718155587000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    289613969                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    153954353                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    443568322                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.060424                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.065532                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.062197                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 71182.454829                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26030.807310                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     10088941                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     10088941                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 708066646000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 708066646000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.065532                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022745                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 70182.454829                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70182.454829                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     93866219                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     42787118                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      136653337                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1356753                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       577955                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1934708                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  33846420664                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  33846420664                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     95222972                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     43365073                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    138588045                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.014248                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.013328                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013960                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 58562.380573                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17494.330237                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       577955                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       577955                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  33268465664                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  33268465664                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.013328                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004170                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 57562.380573                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57562.380573                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       262839                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data      1151130                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1413969                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        23767                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        17840                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        41607                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       286606                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data      1168970                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1455576                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.082926                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.015261                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.028585                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        17840                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        17840                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data   1016097500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1016097500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.015261                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.012256                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 56956.137892                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 56956.137892                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2128617196000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.995384                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           583589543                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          29536624                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.758167                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   264.135301                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   247.860083                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.515889                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.484102                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          384                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2363984908                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2363984908                       # Number of data accesses

---------- End Simulation Statistics   ----------
