Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Feb 23 19:53:33 2021
| Host         : nick-linux running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.811        0.000                      0                 2625        0.027        0.000                      0                 2625        8.750        0.000                       0                  1211  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          
clk_fpga_2  {0.000 38.750}     77.500          12.903          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         11.811        0.000                      0                 2579        0.035        0.000                      0                 2579        8.750        0.000                       0                  1180  
clk_fpga_2         73.200        0.000                      0                   46        0.027        0.000                      0                   46       37.500        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.811ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.811ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.048ns  (logic 2.059ns (29.214%)  route 4.989ns (70.786%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 22.744 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.765     3.073    system_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           2.121     6.528    system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X13Y36         LUT5 (Prop_lut5_I3_O)        0.152     6.680 r  system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=5, routed)           0.589     7.268    system_i/axi_i2s_adi_0/U0/ctrlif/S_AXI_WVALID
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.332     7.600 r  system_i/axi_i2s_adi_0/U0/ctrlif/I2S_CLK_CONTROL_REG[23]_i_2/O
                         net (fo=4, routed)           0.668     8.269    system_i/axi_i2s_adi_0/U0/ctrlif/wr_stb
    SLICE_X10Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.393 r  system_i/axi_i2s_adi_0/U0/ctrlif/wr_addr[2]_i_3/O
                         net (fo=10, routed)          0.997     9.389    system_i/axi_i2s_adi_0/U0/ctrlif/gen_no_arbiter.m_amesg_i_reg[6]
    SLICE_X7Y45          LUT3 (Prop_lut3_I0_O)        0.117     9.506 r  system_i/axi_i2s_adi_0/U0/ctrlif/data_fifo_reg_0_7_0_5_i_1/O
                         net (fo=32, routed)          0.614    10.121    system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/WE
    SLICE_X4Y47          RAMD32                                       r  system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.552    22.745    system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/WCLK
    SLICE_X4Y47          RAMD32                                       r  system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMA/CLK
                         clock pessimism              0.230    22.975    
                         clock uncertainty           -0.302    22.673    
    SLICE_X4Y47          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.741    21.932    system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         21.932    
                         arrival time                         -10.121    
  -------------------------------------------------------------------
                         slack                                 11.811    

Slack (MET) :             11.811ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.048ns  (logic 2.059ns (29.214%)  route 4.989ns (70.786%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 22.744 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.765     3.073    system_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           2.121     6.528    system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X13Y36         LUT5 (Prop_lut5_I3_O)        0.152     6.680 r  system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=5, routed)           0.589     7.268    system_i/axi_i2s_adi_0/U0/ctrlif/S_AXI_WVALID
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.332     7.600 r  system_i/axi_i2s_adi_0/U0/ctrlif/I2S_CLK_CONTROL_REG[23]_i_2/O
                         net (fo=4, routed)           0.668     8.269    system_i/axi_i2s_adi_0/U0/ctrlif/wr_stb
    SLICE_X10Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.393 r  system_i/axi_i2s_adi_0/U0/ctrlif/wr_addr[2]_i_3/O
                         net (fo=10, routed)          0.997     9.389    system_i/axi_i2s_adi_0/U0/ctrlif/gen_no_arbiter.m_amesg_i_reg[6]
    SLICE_X7Y45          LUT3 (Prop_lut3_I0_O)        0.117     9.506 r  system_i/axi_i2s_adi_0/U0/ctrlif/data_fifo_reg_0_7_0_5_i_1/O
                         net (fo=32, routed)          0.614    10.121    system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/WE
    SLICE_X4Y47          RAMD32                                       r  system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.552    22.745    system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/WCLK
    SLICE_X4Y47          RAMD32                                       r  system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMA_D1/CLK
                         clock pessimism              0.230    22.975    
                         clock uncertainty           -0.302    22.673    
    SLICE_X4Y47          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.741    21.932    system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         21.932    
                         arrival time                         -10.121    
  -------------------------------------------------------------------
                         slack                                 11.811    

Slack (MET) :             11.811ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.048ns  (logic 2.059ns (29.214%)  route 4.989ns (70.786%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 22.744 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.765     3.073    system_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           2.121     6.528    system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X13Y36         LUT5 (Prop_lut5_I3_O)        0.152     6.680 r  system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=5, routed)           0.589     7.268    system_i/axi_i2s_adi_0/U0/ctrlif/S_AXI_WVALID
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.332     7.600 r  system_i/axi_i2s_adi_0/U0/ctrlif/I2S_CLK_CONTROL_REG[23]_i_2/O
                         net (fo=4, routed)           0.668     8.269    system_i/axi_i2s_adi_0/U0/ctrlif/wr_stb
    SLICE_X10Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.393 r  system_i/axi_i2s_adi_0/U0/ctrlif/wr_addr[2]_i_3/O
                         net (fo=10, routed)          0.997     9.389    system_i/axi_i2s_adi_0/U0/ctrlif/gen_no_arbiter.m_amesg_i_reg[6]
    SLICE_X7Y45          LUT3 (Prop_lut3_I0_O)        0.117     9.506 r  system_i/axi_i2s_adi_0/U0/ctrlif/data_fifo_reg_0_7_0_5_i_1/O
                         net (fo=32, routed)          0.614    10.121    system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/WE
    SLICE_X4Y47          RAMD32                                       r  system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.552    22.745    system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/WCLK
    SLICE_X4Y47          RAMD32                                       r  system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMB/CLK
                         clock pessimism              0.230    22.975    
                         clock uncertainty           -0.302    22.673    
    SLICE_X4Y47          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.741    21.932    system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         21.932    
                         arrival time                         -10.121    
  -------------------------------------------------------------------
                         slack                                 11.811    

Slack (MET) :             11.811ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.048ns  (logic 2.059ns (29.214%)  route 4.989ns (70.786%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 22.744 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.765     3.073    system_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           2.121     6.528    system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X13Y36         LUT5 (Prop_lut5_I3_O)        0.152     6.680 r  system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=5, routed)           0.589     7.268    system_i/axi_i2s_adi_0/U0/ctrlif/S_AXI_WVALID
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.332     7.600 r  system_i/axi_i2s_adi_0/U0/ctrlif/I2S_CLK_CONTROL_REG[23]_i_2/O
                         net (fo=4, routed)           0.668     8.269    system_i/axi_i2s_adi_0/U0/ctrlif/wr_stb
    SLICE_X10Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.393 r  system_i/axi_i2s_adi_0/U0/ctrlif/wr_addr[2]_i_3/O
                         net (fo=10, routed)          0.997     9.389    system_i/axi_i2s_adi_0/U0/ctrlif/gen_no_arbiter.m_amesg_i_reg[6]
    SLICE_X7Y45          LUT3 (Prop_lut3_I0_O)        0.117     9.506 r  system_i/axi_i2s_adi_0/U0/ctrlif/data_fifo_reg_0_7_0_5_i_1/O
                         net (fo=32, routed)          0.614    10.121    system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/WE
    SLICE_X4Y47          RAMD32                                       r  system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.552    22.745    system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/WCLK
    SLICE_X4Y47          RAMD32                                       r  system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMB_D1/CLK
                         clock pessimism              0.230    22.975    
                         clock uncertainty           -0.302    22.673    
    SLICE_X4Y47          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.741    21.932    system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         21.932    
                         arrival time                         -10.121    
  -------------------------------------------------------------------
                         slack                                 11.811    

Slack (MET) :             11.811ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.048ns  (logic 2.059ns (29.214%)  route 4.989ns (70.786%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 22.744 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.765     3.073    system_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           2.121     6.528    system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X13Y36         LUT5 (Prop_lut5_I3_O)        0.152     6.680 r  system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=5, routed)           0.589     7.268    system_i/axi_i2s_adi_0/U0/ctrlif/S_AXI_WVALID
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.332     7.600 r  system_i/axi_i2s_adi_0/U0/ctrlif/I2S_CLK_CONTROL_REG[23]_i_2/O
                         net (fo=4, routed)           0.668     8.269    system_i/axi_i2s_adi_0/U0/ctrlif/wr_stb
    SLICE_X10Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.393 r  system_i/axi_i2s_adi_0/U0/ctrlif/wr_addr[2]_i_3/O
                         net (fo=10, routed)          0.997     9.389    system_i/axi_i2s_adi_0/U0/ctrlif/gen_no_arbiter.m_amesg_i_reg[6]
    SLICE_X7Y45          LUT3 (Prop_lut3_I0_O)        0.117     9.506 r  system_i/axi_i2s_adi_0/U0/ctrlif/data_fifo_reg_0_7_0_5_i_1/O
                         net (fo=32, routed)          0.614    10.121    system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/WE
    SLICE_X4Y47          RAMD32                                       r  system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.552    22.745    system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/WCLK
    SLICE_X4Y47          RAMD32                                       r  system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMC/CLK
                         clock pessimism              0.230    22.975    
                         clock uncertainty           -0.302    22.673    
    SLICE_X4Y47          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.741    21.932    system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         21.932    
                         arrival time                         -10.121    
  -------------------------------------------------------------------
                         slack                                 11.811    

Slack (MET) :             11.811ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.048ns  (logic 2.059ns (29.214%)  route 4.989ns (70.786%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 22.744 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.765     3.073    system_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           2.121     6.528    system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X13Y36         LUT5 (Prop_lut5_I3_O)        0.152     6.680 r  system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=5, routed)           0.589     7.268    system_i/axi_i2s_adi_0/U0/ctrlif/S_AXI_WVALID
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.332     7.600 r  system_i/axi_i2s_adi_0/U0/ctrlif/I2S_CLK_CONTROL_REG[23]_i_2/O
                         net (fo=4, routed)           0.668     8.269    system_i/axi_i2s_adi_0/U0/ctrlif/wr_stb
    SLICE_X10Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.393 r  system_i/axi_i2s_adi_0/U0/ctrlif/wr_addr[2]_i_3/O
                         net (fo=10, routed)          0.997     9.389    system_i/axi_i2s_adi_0/U0/ctrlif/gen_no_arbiter.m_amesg_i_reg[6]
    SLICE_X7Y45          LUT3 (Prop_lut3_I0_O)        0.117     9.506 r  system_i/axi_i2s_adi_0/U0/ctrlif/data_fifo_reg_0_7_0_5_i_1/O
                         net (fo=32, routed)          0.614    10.121    system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/WE
    SLICE_X4Y47          RAMD32                                       r  system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.552    22.745    system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/WCLK
    SLICE_X4Y47          RAMD32                                       r  system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMC_D1/CLK
                         clock pessimism              0.230    22.975    
                         clock uncertainty           -0.302    22.673    
    SLICE_X4Y47          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.741    21.932    system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         21.932    
                         arrival time                         -10.121    
  -------------------------------------------------------------------
                         slack                                 11.811    

Slack (MET) :             11.811ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.048ns  (logic 2.059ns (29.214%)  route 4.989ns (70.786%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 22.744 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.765     3.073    system_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           2.121     6.528    system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X13Y36         LUT5 (Prop_lut5_I3_O)        0.152     6.680 r  system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=5, routed)           0.589     7.268    system_i/axi_i2s_adi_0/U0/ctrlif/S_AXI_WVALID
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.332     7.600 r  system_i/axi_i2s_adi_0/U0/ctrlif/I2S_CLK_CONTROL_REG[23]_i_2/O
                         net (fo=4, routed)           0.668     8.269    system_i/axi_i2s_adi_0/U0/ctrlif/wr_stb
    SLICE_X10Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.393 r  system_i/axi_i2s_adi_0/U0/ctrlif/wr_addr[2]_i_3/O
                         net (fo=10, routed)          0.997     9.389    system_i/axi_i2s_adi_0/U0/ctrlif/gen_no_arbiter.m_amesg_i_reg[6]
    SLICE_X7Y45          LUT3 (Prop_lut3_I0_O)        0.117     9.506 r  system_i/axi_i2s_adi_0/U0/ctrlif/data_fifo_reg_0_7_0_5_i_1/O
                         net (fo=32, routed)          0.614    10.121    system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/WE
    SLICE_X4Y47          RAMS32                                       r  system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.552    22.745    system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/WCLK
    SLICE_X4Y47          RAMS32                                       r  system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMD/CLK
                         clock pessimism              0.230    22.975    
                         clock uncertainty           -0.302    22.673    
    SLICE_X4Y47          RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.741    21.932    system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMD
  -------------------------------------------------------------------
                         required time                         21.932    
                         arrival time                         -10.121    
  -------------------------------------------------------------------
                         slack                                 11.811    

Slack (MET) :             11.811ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.048ns  (logic 2.059ns (29.214%)  route 4.989ns (70.786%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 22.744 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.765     3.073    system_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           2.121     6.528    system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X13Y36         LUT5 (Prop_lut5_I3_O)        0.152     6.680 r  system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=5, routed)           0.589     7.268    system_i/axi_i2s_adi_0/U0/ctrlif/S_AXI_WVALID
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.332     7.600 r  system_i/axi_i2s_adi_0/U0/ctrlif/I2S_CLK_CONTROL_REG[23]_i_2/O
                         net (fo=4, routed)           0.668     8.269    system_i/axi_i2s_adi_0/U0/ctrlif/wr_stb
    SLICE_X10Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.393 r  system_i/axi_i2s_adi_0/U0/ctrlif/wr_addr[2]_i_3/O
                         net (fo=10, routed)          0.997     9.389    system_i/axi_i2s_adi_0/U0/ctrlif/gen_no_arbiter.m_amesg_i_reg[6]
    SLICE_X7Y45          LUT3 (Prop_lut3_I0_O)        0.117     9.506 r  system_i/axi_i2s_adi_0/U0/ctrlif/data_fifo_reg_0_7_0_5_i_1/O
                         net (fo=32, routed)          0.614    10.121    system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/WE
    SLICE_X4Y47          RAMS32                                       r  system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.552    22.745    system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/WCLK
    SLICE_X4Y47          RAMS32                                       r  system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMD_D1/CLK
                         clock pessimism              0.230    22.975    
                         clock uncertainty           -0.302    22.673    
    SLICE_X4Y47          RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.741    21.932    system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMD_D1
  -------------------------------------------------------------------
                         required time                         21.932    
                         arrival time                         -10.121    
  -------------------------------------------------------------------
                         slack                                 11.811    

Slack (MET) :             11.824ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_6_11/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.034ns  (logic 2.059ns (29.272%)  route 4.975ns (70.728%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.765     3.073    system_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           2.121     6.528    system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X13Y36         LUT5 (Prop_lut5_I3_O)        0.152     6.680 r  system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=5, routed)           0.589     7.268    system_i/axi_i2s_adi_0/U0/ctrlif/S_AXI_WVALID
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.332     7.600 r  system_i/axi_i2s_adi_0/U0/ctrlif/I2S_CLK_CONTROL_REG[23]_i_2/O
                         net (fo=4, routed)           0.668     8.269    system_i/axi_i2s_adi_0/U0/ctrlif/wr_stb
    SLICE_X10Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.393 r  system_i/axi_i2s_adi_0/U0/ctrlif/wr_addr[2]_i_3/O
                         net (fo=10, routed)          0.997     9.389    system_i/axi_i2s_adi_0/U0/ctrlif/gen_no_arbiter.m_amesg_i_reg[6]
    SLICE_X7Y45          LUT3 (Prop_lut3_I0_O)        0.117     9.506 r  system_i/axi_i2s_adi_0/U0/ctrlif/data_fifo_reg_0_7_0_5_i_1/O
                         net (fo=32, routed)          0.601    10.107    system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_6_11/WE
    SLICE_X4Y46          RAMD32                                       r  system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_6_11/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.551    22.743    system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_6_11/WCLK
    SLICE_X4Y46          RAMD32                                       r  system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_6_11/RAMA/CLK
                         clock pessimism              0.230    22.974    
                         clock uncertainty           -0.302    22.672    
    SLICE_X4Y46          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.741    21.931    system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         21.931    
                         arrival time                         -10.107    
  -------------------------------------------------------------------
                         slack                                 11.824    

Slack (MET) :             11.824ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_6_11/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.034ns  (logic 2.059ns (29.272%)  route 4.975ns (70.728%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.765     3.073    system_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           2.121     6.528    system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X13Y36         LUT5 (Prop_lut5_I3_O)        0.152     6.680 r  system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=5, routed)           0.589     7.268    system_i/axi_i2s_adi_0/U0/ctrlif/S_AXI_WVALID
    SLICE_X13Y36         LUT3 (Prop_lut3_I0_O)        0.332     7.600 r  system_i/axi_i2s_adi_0/U0/ctrlif/I2S_CLK_CONTROL_REG[23]_i_2/O
                         net (fo=4, routed)           0.668     8.269    system_i/axi_i2s_adi_0/U0/ctrlif/wr_stb
    SLICE_X10Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.393 r  system_i/axi_i2s_adi_0/U0/ctrlif/wr_addr[2]_i_3/O
                         net (fo=10, routed)          0.997     9.389    system_i/axi_i2s_adi_0/U0/ctrlif/gen_no_arbiter.m_amesg_i_reg[6]
    SLICE_X7Y45          LUT3 (Prop_lut3_I0_O)        0.117     9.506 r  system_i/axi_i2s_adi_0/U0/ctrlif/data_fifo_reg_0_7_0_5_i_1/O
                         net (fo=32, routed)          0.601    10.107    system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_6_11/WE
    SLICE_X4Y46          RAMD32                                       r  system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_6_11/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.551    22.743    system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_6_11/WCLK
    SLICE_X4Y46          RAMD32                                       r  system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_6_11/RAMA_D1/CLK
                         clock pessimism              0.230    22.974    
                         clock uncertainty           -0.302    22.672    
    SLICE_X4Y46          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.741    21.931    system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg_0_7_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         21.931    
                         arrival time                         -10.107    
  -------------------------------------------------------------------
                         slack                                 11.824    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.723%)  route 0.241ns (65.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.584     0.925    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y50          FDRE                                         r  system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/Q
                         net (fo=1, routed)           0.241     1.293    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[8]
    SLICE_X4Y49          SRL16E                                       r  system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.854     1.224    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y49          SRL16E                                       r  system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
                         clock pessimism             -0.029     1.195    
    SLICE_X4Y49          SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     1.258    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.029%)  route 0.192ns (59.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.584     0.925    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.192     1.244    system_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.893     1.263    system_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                     -0.054     1.180    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.226ns (52.935%)  route 0.201ns (47.065%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.584     0.925    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.201     1.253    system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[20]
    SLICE_X1Y51          LUT4 (Prop_lut4_I0_O)        0.098     1.351 r  system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[32]_i_1/O
                         net (fo=1, routed)           0.000     1.351    system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[32]
    SLICE_X1Y51          FDRE                                         r  system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.851     1.221    system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X1Y51          FDRE                                         r  system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.092     1.284    system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.450%)  route 0.196ns (60.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.584     0.925    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.196     1.249    system_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.893     1.263    system_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.181    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.209ns (48.101%)  route 0.225ns (51.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.581     0.922    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y53          FDRE                                         r  system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.164     1.086 r  system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[24]/Q
                         net (fo=1, routed)           0.225     1.311    system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[13]
    SLICE_X1Y48          LUT4 (Prop_lut4_I3_O)        0.045     1.356 r  system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[25]_i_1/O
                         net (fo=1, routed)           0.000     1.356    system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[25]
    SLICE_X1Y48          FDRE                                         r  system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.852     1.222    system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X1Y48          FDRE                                         r  system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y48          FDRE (Hold_fdre_C_D)         0.091     1.284    system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx/gen[0].data_int_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.616%)  route 0.244ns (63.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.560     0.901    system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/S_AXI_ACLK
    SLICE_X22Y43         FDRE                                         r  system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[4]/Q
                         net (fo=1, routed)           0.244     1.286    system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx/Q[3]
    SLICE_X18Y43         FDRE                                         r  system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx/gen[0].data_int_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.831     1.201    system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx/S_AXI_ACLK
    SLICE_X18Y43         FDRE                                         r  system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx/gen[0].data_int_reg[0][0]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X18Y43         FDRE (Hold_fdre_C_D)         0.046     1.213    system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx/gen[0].data_int_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx/gen[0].data_latched_reg[0][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.562     0.903    system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx/S_AXI_ACLK
    SLICE_X19Y41         FDRE                                         r  system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx/gen[0].data_latched_reg[0][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx/gen[0].data_latched_reg[0][18]/Q
                         net (fo=1, routed)           0.099     1.143    system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_18_23/DIA0
    SLICE_X16Y41         RAMD32                                       r  system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.830     1.200    system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_18_23/WCLK
    SLICE_X16Y41         RAMD32                                       r  system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_18_23/RAMA/CLK
                         clock pessimism             -0.281     0.919    
    SLICE_X16Y41         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.066    system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.246ns (55.333%)  route 0.199ns (44.667%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.581     0.922    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y53          FDRE                                         r  system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.148     1.070 r  system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.199     1.268    system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[14]
    SLICE_X1Y48          LUT4 (Prop_lut4_I3_O)        0.098     1.366 r  system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[26]_i_1/O
                         net (fo=1, routed)           0.000     1.366    system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[26]
    SLICE_X1Y48          FDRE                                         r  system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.852     1.222    system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X1Y48          FDRE                                         r  system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y48          FDRE (Hold_fdre_C_D)         0.092     1.285    system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx/gen[0].data_latched_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.650%)  route 0.104ns (42.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.562     0.903    system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx/S_AXI_ACLK
    SLICE_X18Y42         FDRE                                         r  system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx/gen[0].data_latched_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx/gen[0].data_latched_reg[0][0]/Q
                         net (fo=1, routed)           0.104     1.147    system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_0_5/DIA0
    SLICE_X16Y42         RAMD32                                       r  system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.830     1.200    system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_0_5/WCLK
    SLICE_X16Y42         RAMD32                                       r  system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.281     0.919    
    SLICE_X16Y42         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.066    system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.454%)  route 0.268ns (65.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.562     0.903    system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/S_AXI_ACLK
    SLICE_X17Y41         FDRE                                         r  system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/wr_addr_reg[1]/Q
                         net (fo=34, routed)          0.268     1.312    system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_0_5/ADDRD1
    SLICE_X16Y42         RAMD32                                       r  system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.830     1.200    system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_0_5/WCLK
    SLICE_X16Y42         RAMD32                                       r  system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.281     0.919    
    SLICE_X16Y42         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.228    system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C      n/a            1.000         20.000      19.000     SLICE_X14Y33   system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X14Y34   system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X14Y33   system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X14Y33   system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X20Y37   system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X20Y32   system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X18Y36   system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X16Y36   system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X17Y36   system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[0]/C
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X16Y41   system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_18_23/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X16Y41   system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_18_23/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X16Y43   system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X16Y43   system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_6_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X16Y43   system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X16Y43   system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_6_11/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X16Y43   system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_6_11/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X16Y43   system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X12Y45   system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X12Y45   system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X16Y43   system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X16Y43   system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X16Y43   system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X16Y43   system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X16Y43   system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X16Y43   system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_6_11/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X16Y43   system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_6_11/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X16Y43   system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X16Y44   system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X16Y44   system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack       73.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       37.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             73.200ns  (required time - arrival time)
  Source:                 system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@38.750ns period=77.500ns})
  Destination:            system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@38.750ns period=77.500ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            77.500ns  (clk_fpga_2 rise@77.500ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.824ns  (logic 0.801ns (28.362%)  route 2.023ns (71.638%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 80.192 - 77.500 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      1.163ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.325ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=31, routed)          1.674     2.982    system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X16Y45         FDRE                                         r  system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.478     3.460 r  system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[1]/Q
                         net (fo=7, routed)           1.276     4.736    system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/ADDRB1
    SLICE_X12Y45         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.323     5.059 r  system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB/O
                         net (fo=1, routed)           0.747     5.806    system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data0[2]
    SLICE_X17Y45         FDRE                                         r  system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     77.500    77.500 r  
    PS7_X0Y0             PS7                          0.000    77.500 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    78.601    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.692 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=31, routed)          1.500    80.192    system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X17Y45         FDRE                                         r  system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[2]/C
                         clock pessimism              0.268    80.460    
                         clock uncertainty           -1.163    79.297    
    SLICE_X17Y45         FDRE (Setup_fdre_C_D)       -0.291    79.006    system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[2]
  -------------------------------------------------------------------
                         required time                         79.006    
                         arrival time                          -5.806    
  -------------------------------------------------------------------
                         slack                                 73.200    

Slack (MET) :             73.203ns  (required time - arrival time)
  Source:                 system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@38.750ns period=77.500ns})
  Destination:            system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@38.750ns period=77.500ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            77.500ns  (clk_fpga_2 rise@77.500ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.838ns  (logic 0.795ns (28.010%)  route 2.043ns (71.990%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 80.192 - 77.500 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      1.163ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.325ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=31, routed)          1.674     2.982    system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X16Y45         FDRE                                         r  system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.478     3.460 r  system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[1]/Q
                         net (fo=7, routed)           1.284     4.744    system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/ADDRA1
    SLICE_X12Y45         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.317     5.061 r  system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA/O
                         net (fo=1, routed)           0.759     5.820    system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data0[0]
    SLICE_X17Y44         FDRE                                         r  system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     77.500    77.500 r  
    PS7_X0Y0             PS7                          0.000    77.500 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    78.601    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.692 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=31, routed)          1.500    80.192    system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X17Y44         FDRE                                         r  system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[0]/C
                         clock pessimism              0.265    80.457    
                         clock uncertainty           -1.163    79.294    
    SLICE_X17Y44         FDRE (Setup_fdre_C_D)       -0.271    79.023    system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[0]
  -------------------------------------------------------------------
                         required time                         79.023    
                         arrival time                          -5.820    
  -------------------------------------------------------------------
                         slack                                 73.203    

Slack (MET) :             73.368ns  (required time - arrival time)
  Source:                 system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@38.750ns period=77.500ns})
  Destination:            system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@38.750ns period=77.500ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            77.500ns  (clk_fpga_2 rise@77.500ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.802ns (29.932%)  route 1.877ns (70.068%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 80.192 - 77.500 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      1.163ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.325ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=31, routed)          1.674     2.982    system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X16Y45         FDRE                                         r  system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.478     3.460 r  system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[1]/Q
                         net (fo=7, routed)           1.266     4.726    system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/ADDRC1
    SLICE_X12Y45         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.324     5.050 r  system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMC/O
                         net (fo=1, routed)           0.611     5.661    system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data0[4]
    SLICE_X17Y44         FDRE                                         r  system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     77.500    77.500 r  
    PS7_X0Y0             PS7                          0.000    77.500 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    78.601    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.692 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=31, routed)          1.500    80.192    system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X17Y44         FDRE                                         r  system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[4]/C
                         clock pessimism              0.265    80.457    
                         clock uncertainty           -1.163    79.294    
    SLICE_X17Y44         FDRE (Setup_fdre_C_D)       -0.265    79.029    system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[4]
  -------------------------------------------------------------------
                         required time                         79.029    
                         arrival time                          -5.661    
  -------------------------------------------------------------------
                         slack                                 73.368    

Slack (MET) :             73.428ns  (required time - arrival time)
  Source:                 system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@38.750ns period=77.500ns})
  Destination:            system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@38.750ns period=77.500ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            77.500ns  (clk_fpga_2 rise@77.500ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.803ns  (logic 0.773ns (27.575%)  route 2.030ns (72.425%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 80.192 - 77.500 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      1.163ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.325ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=31, routed)          1.674     2.982    system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X16Y45         FDRE                                         r  system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.478     3.460 r  system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[1]/Q
                         net (fo=7, routed)           1.284     4.744    system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/ADDRA1
    SLICE_X12Y45         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.295     5.039 r  system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA_D1/O
                         net (fo=1, routed)           0.746     5.785    system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data0[1]
    SLICE_X17Y44         FDRE                                         r  system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     77.500    77.500 r  
    PS7_X0Y0             PS7                          0.000    77.500 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    78.601    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.692 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=31, routed)          1.500    80.192    system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X17Y44         FDRE                                         r  system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]/C
                         clock pessimism              0.265    80.457    
                         clock uncertainty           -1.163    79.294    
    SLICE_X17Y44         FDRE (Setup_fdre_C_D)       -0.081    79.213    system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]
  -------------------------------------------------------------------
                         required time                         79.213    
                         arrival time                          -5.785    
  -------------------------------------------------------------------
                         slack                                 73.428    

Slack (MET) :             73.460ns  (required time - arrival time)
  Source:                 system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@38.750ns period=77.500ns})
  Destination:            system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@38.750ns period=77.500ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            77.500ns  (clk_fpga_2 rise@77.500ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.791ns  (logic 0.773ns (27.695%)  route 2.018ns (72.305%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 80.192 - 77.500 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      1.163ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.325ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=31, routed)          1.674     2.982    system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X16Y45         FDRE                                         r  system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.478     3.460 r  system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[1]/Q
                         net (fo=7, routed)           1.276     4.736    system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/ADDRB1
    SLICE_X12Y45         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.295     5.031 r  system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB_D1/O
                         net (fo=1, routed)           0.742     5.773    system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data0[3]
    SLICE_X17Y44         FDRE                                         r  system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     77.500    77.500 r  
    PS7_X0Y0             PS7                          0.000    77.500 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    78.601    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.692 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=31, routed)          1.500    80.192    system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X17Y44         FDRE                                         r  system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[3]/C
                         clock pessimism              0.265    80.457    
                         clock uncertainty           -1.163    79.294    
    SLICE_X17Y44         FDRE (Setup_fdre_C_D)       -0.061    79.233    system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[3]
  -------------------------------------------------------------------
                         required time                         79.233    
                         arrival time                          -5.773    
  -------------------------------------------------------------------
                         slack                                 73.460    

Slack (MET) :             74.447ns  (required time - arrival time)
  Source:                 system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@38.750ns period=77.500ns})
  Destination:            system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@38.750ns period=77.500ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            77.500ns  (clk_fpga_2 rise@77.500ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.660ns  (logic 0.642ns (38.676%)  route 1.018ns (61.324%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 80.192 - 77.500 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      1.163ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.325ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=31, routed)          1.674     2.982    system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X16Y45         FDRE                                         r  system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.518     3.500 r  system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d1_reg/Q
                         net (fo=4, routed)           0.676     4.176    system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d1_0
    SLICE_X16Y45         LUT3 (Prop_lut3_I1_O)        0.124     4.300 r  system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1/O
                         net (fo=5, routed)           0.342     4.642    system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1_n_0
    SLICE_X17Y44         FDRE                                         r  system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     77.500    77.500 r  
    PS7_X0Y0             PS7                          0.000    77.500 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    78.601    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.692 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=31, routed)          1.500    80.192    system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X17Y44         FDRE                                         r  system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[0]/C
                         clock pessimism              0.265    80.457    
                         clock uncertainty           -1.163    79.294    
    SLICE_X17Y44         FDRE (Setup_fdre_C_CE)      -0.205    79.089    system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[0]
  -------------------------------------------------------------------
                         required time                         79.089    
                         arrival time                          -4.642    
  -------------------------------------------------------------------
                         slack                                 74.447    

Slack (MET) :             74.447ns  (required time - arrival time)
  Source:                 system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@38.750ns period=77.500ns})
  Destination:            system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@38.750ns period=77.500ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            77.500ns  (clk_fpga_2 rise@77.500ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.660ns  (logic 0.642ns (38.676%)  route 1.018ns (61.324%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 80.192 - 77.500 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      1.163ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.325ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=31, routed)          1.674     2.982    system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X16Y45         FDRE                                         r  system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.518     3.500 r  system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d1_reg/Q
                         net (fo=4, routed)           0.676     4.176    system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d1_0
    SLICE_X16Y45         LUT3 (Prop_lut3_I1_O)        0.124     4.300 r  system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1/O
                         net (fo=5, routed)           0.342     4.642    system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1_n_0
    SLICE_X17Y44         FDRE                                         r  system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     77.500    77.500 r  
    PS7_X0Y0             PS7                          0.000    77.500 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    78.601    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.692 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=31, routed)          1.500    80.192    system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X17Y44         FDRE                                         r  system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]/C
                         clock pessimism              0.265    80.457    
                         clock uncertainty           -1.163    79.294    
    SLICE_X17Y44         FDRE (Setup_fdre_C_CE)      -0.205    79.089    system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]
  -------------------------------------------------------------------
                         required time                         79.089    
                         arrival time                          -4.642    
  -------------------------------------------------------------------
                         slack                                 74.447    

Slack (MET) :             74.447ns  (required time - arrival time)
  Source:                 system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@38.750ns period=77.500ns})
  Destination:            system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@38.750ns period=77.500ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            77.500ns  (clk_fpga_2 rise@77.500ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.660ns  (logic 0.642ns (38.676%)  route 1.018ns (61.324%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 80.192 - 77.500 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      1.163ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.325ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=31, routed)          1.674     2.982    system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X16Y45         FDRE                                         r  system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.518     3.500 r  system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d1_reg/Q
                         net (fo=4, routed)           0.676     4.176    system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d1_0
    SLICE_X16Y45         LUT3 (Prop_lut3_I1_O)        0.124     4.300 r  system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1/O
                         net (fo=5, routed)           0.342     4.642    system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1_n_0
    SLICE_X17Y44         FDRE                                         r  system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     77.500    77.500 r  
    PS7_X0Y0             PS7                          0.000    77.500 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    78.601    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.692 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=31, routed)          1.500    80.192    system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X17Y44         FDRE                                         r  system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[3]/C
                         clock pessimism              0.265    80.457    
                         clock uncertainty           -1.163    79.294    
    SLICE_X17Y44         FDRE (Setup_fdre_C_CE)      -0.205    79.089    system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[3]
  -------------------------------------------------------------------
                         required time                         79.089    
                         arrival time                          -4.642    
  -------------------------------------------------------------------
                         slack                                 74.447    

Slack (MET) :             74.447ns  (required time - arrival time)
  Source:                 system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@38.750ns period=77.500ns})
  Destination:            system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@38.750ns period=77.500ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            77.500ns  (clk_fpga_2 rise@77.500ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.660ns  (logic 0.642ns (38.676%)  route 1.018ns (61.324%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 80.192 - 77.500 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      1.163ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.325ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=31, routed)          1.674     2.982    system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X16Y45         FDRE                                         r  system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.518     3.500 r  system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d1_reg/Q
                         net (fo=4, routed)           0.676     4.176    system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d1_0
    SLICE_X16Y45         LUT3 (Prop_lut3_I1_O)        0.124     4.300 r  system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1/O
                         net (fo=5, routed)           0.342     4.642    system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1_n_0
    SLICE_X17Y44         FDRE                                         r  system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     77.500    77.500 r  
    PS7_X0Y0             PS7                          0.000    77.500 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    78.601    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.692 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=31, routed)          1.500    80.192    system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X17Y44         FDRE                                         r  system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[4]/C
                         clock pessimism              0.265    80.457    
                         clock uncertainty           -1.163    79.294    
    SLICE_X17Y44         FDRE (Setup_fdre_C_CE)      -0.205    79.089    system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[4]
  -------------------------------------------------------------------
                         required time                         79.089    
                         arrival time                          -4.642    
  -------------------------------------------------------------------
                         slack                                 74.447    

Slack (MET) :             74.453ns  (required time - arrival time)
  Source:                 system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@38.750ns period=77.500ns})
  Destination:            system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@38.750ns period=77.500ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            77.500ns  (clk_fpga_2 rise@77.500ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.961ns  (logic 0.642ns (32.743%)  route 1.319ns (67.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 80.192 - 77.500 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      1.163ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.325ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=31, routed)          1.674     2.982    system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X16Y45         FDRE                                         r  system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.518     3.500 r  system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[0]/Q
                         net (fo=8, routed)           1.319     4.819    system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr[0]
    SLICE_X16Y45         LUT3 (Prop_lut3_I2_O)        0.124     4.943 r  system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr[0]_i_1__1/O
                         net (fo=1, routed)           0.000     4.943    system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr[0]_i_1__1_n_0
    SLICE_X16Y45         FDRE                                         r  system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     77.500    77.500 r  
    PS7_X0Y0             PS7                          0.000    77.500 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    78.601    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.692 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=31, routed)          1.500    80.192    system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X16Y45         FDRE                                         r  system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[0]/C
                         clock pessimism              0.290    80.482    
                         clock uncertainty           -1.163    79.319    
    SLICE_X16Y45         FDRE (Setup_fdre_C_D)        0.077    79.396    system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         79.396    
                         arrival time                          -4.943    
  -------------------------------------------------------------------
                         slack                                 74.453    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@38.750ns period=77.500ns})
  Destination:            system_i/axi_i2s_adi_0/U0/ctrl/SDATA_O_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@38.750ns period=77.500ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.399%)  route 0.217ns (60.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=31, routed)          0.563     0.904    system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X17Y44         FDRE                                         r  system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[4]/Q
                         net (fo=1, routed)           0.217     1.261    system_i/axi_i2s_adi_0/U0/ctrl/tx_sync_n_0
    SLICE_X22Y44         FDRE                                         r  system_i/axi_i2s_adi_0/U0/ctrl/SDATA_O_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=31, routed)          0.828     1.198    system_i/axi_i2s_adi_0/U0/ctrl/DATA_CLK_I
    SLICE_X22Y44         FDRE                                         r  system_i/axi_i2s_adi_0/U0/ctrl/SDATA_O_reg[0]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X22Y44         FDRE (Hold_fdre_C_D)         0.070     1.234    system_i/axi_i2s_adi_0/U0/ctrl/SDATA_O_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@38.750ns period=77.500ns})
  Destination:            system_i/axi_i2s_adi_0/U0/ctrl/LRCLK_O_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_2  {rise@0.000ns fall@38.750ns period=77.500ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.269%)  route 0.237ns (62.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=31, routed)          0.563     0.904    system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X17Y44         FDRE                                         r  system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[3]/Q
                         net (fo=3, routed)           0.237     1.282    system_i/axi_i2s_adi_0/U0/ctrl/tx_sync_n_1
    SLICE_X22Y44         FDSE                                         r  system_i/axi_i2s_adi_0/U0/ctrl/LRCLK_O_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=31, routed)          0.828     1.198    system_i/axi_i2s_adi_0/U0/ctrl/DATA_CLK_I
    SLICE_X22Y44         FDSE                                         r  system_i/axi_i2s_adi_0/U0/ctrl/LRCLK_O_reg[0]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X22Y44         FDSE (Hold_fdse_C_D)         0.070     1.234    system_i/axi_i2s_adi_0/U0/ctrl/LRCLK_O_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@38.750ns period=77.500ns})
  Destination:            system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_2  {rise@0.000ns fall@38.750ns period=77.500ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.793%)  route 0.264ns (65.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=31, routed)          0.563     0.904    system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X19Y43         FDRE                                         r  system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.264     1.309    system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X20Y43         RAMD32                                       r  system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=31, routed)          0.830     1.200    system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X20Y43         RAMD32                                       r  system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
                         clock pessimism             -0.262     0.938    
    SLICE_X20Y43         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.248    system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@38.750ns period=77.500ns})
  Destination:            system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_2  {rise@0.000ns fall@38.750ns period=77.500ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.793%)  route 0.264ns (65.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=31, routed)          0.563     0.904    system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X19Y43         FDRE                                         r  system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.264     1.309    system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X20Y43         RAMD32                                       r  system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=31, routed)          0.830     1.200    system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X20Y43         RAMD32                                       r  system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
                         clock pessimism             -0.262     0.938    
    SLICE_X20Y43         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.248    system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@38.750ns period=77.500ns})
  Destination:            system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_2  {rise@0.000ns fall@38.750ns period=77.500ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.793%)  route 0.264ns (65.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=31, routed)          0.563     0.904    system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X19Y43         FDRE                                         r  system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.264     1.309    system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X20Y43         RAMD32                                       r  system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=31, routed)          0.830     1.200    system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X20Y43         RAMD32                                       r  system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
                         clock pessimism             -0.262     0.938    
    SLICE_X20Y43         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.248    system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@38.750ns period=77.500ns})
  Destination:            system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_2  {rise@0.000ns fall@38.750ns period=77.500ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.793%)  route 0.264ns (65.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=31, routed)          0.563     0.904    system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X19Y43         FDRE                                         r  system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.264     1.309    system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X20Y43         RAMD32                                       r  system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=31, routed)          0.830     1.200    system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X20Y43         RAMD32                                       r  system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
                         clock pessimism             -0.262     0.938    
    SLICE_X20Y43         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.248    system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@38.750ns period=77.500ns})
  Destination:            system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_2  {rise@0.000ns fall@38.750ns period=77.500ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.793%)  route 0.264ns (65.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=31, routed)          0.563     0.904    system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X19Y43         FDRE                                         r  system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.264     1.309    system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X20Y43         RAMD32                                       r  system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=31, routed)          0.830     1.200    system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X20Y43         RAMD32                                       r  system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/CLK
                         clock pessimism             -0.262     0.938    
    SLICE_X20Y43         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.248    system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@38.750ns period=77.500ns})
  Destination:            system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_2  {rise@0.000ns fall@38.750ns period=77.500ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.793%)  route 0.264ns (65.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=31, routed)          0.563     0.904    system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X19Y43         FDRE                                         r  system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.264     1.309    system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X20Y43         RAMD32                                       r  system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=31, routed)          0.830     1.200    system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X20Y43         RAMD32                                       r  system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC_D1/CLK
                         clock pessimism             -0.262     0.938    
    SLICE_X20Y43         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.248    system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@38.750ns period=77.500ns})
  Destination:            system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_2  {rise@0.000ns fall@38.750ns period=77.500ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.793%)  route 0.264ns (65.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=31, routed)          0.563     0.904    system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X19Y43         FDRE                                         r  system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.264     1.309    system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X20Y43         RAMS32                                       r  system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=31, routed)          0.830     1.200    system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X20Y43         RAMS32                                       r  system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD/CLK
                         clock pessimism             -0.262     0.938    
    SLICE_X20Y43         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.248    system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@38.750ns period=77.500ns})
  Destination:            system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_2  {rise@0.000ns fall@38.750ns period=77.500ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.793%)  route 0.264ns (65.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=31, routed)          0.563     0.904    system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X19Y43         FDRE                                         r  system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.264     1.309    system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X20Y43         RAMS32                                       r  system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=31, routed)          0.830     1.200    system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X20Y43         RAMS32                                       r  system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD_D1/CLK
                         clock pessimism             -0.262     0.938    
    SLICE_X20Y43         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.248    system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 38.750 }
Period(ns):         77.500
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         77.500      75.345     BUFGCTRL_X0Y1  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         77.500      76.500     SLICE_X17Y44   system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         77.500      76.500     SLICE_X17Y44   system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         77.500      76.500     SLICE_X17Y45   system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         77.500      76.500     SLICE_X17Y44   system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         77.500      76.500     SLICE_X17Y44   system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         77.500      76.500     SLICE_X16Y45   system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         77.500      76.500     SLICE_X16Y45   system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         77.500      76.500     SLICE_X16Y45   system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         77.500      76.500     SLICE_X16Y45   system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_reg/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         38.750      37.500     SLICE_X20Y43   system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         38.750      37.500     SLICE_X20Y43   system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         38.750      37.500     SLICE_X20Y43   system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         38.750      37.500     SLICE_X20Y43   system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         38.750      37.500     SLICE_X20Y43   system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         38.750      37.500     SLICE_X20Y43   system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         38.750      37.500     SLICE_X20Y43   system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         38.750      37.500     SLICE_X20Y43   system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         38.750      37.500     SLICE_X20Y43   system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         38.750      37.500     SLICE_X20Y43   system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         38.750      37.500     SLICE_X20Y43   system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         38.750      37.500     SLICE_X20Y43   system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         38.750      37.500     SLICE_X20Y43   system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         38.750      37.500     SLICE_X20Y43   system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         38.750      37.500     SLICE_X20Y43   system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         38.750      37.500     SLICE_X20Y43   system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         38.750      37.500     SLICE_X20Y43   system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         38.750      37.500     SLICE_X20Y43   system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         38.750      37.500     SLICE_X20Y43   system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         38.750      37.500     SLICE_X20Y43   system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/CLK



