M. Bacivarov , Sungjoo Yoo , A. A. Jerraya, Timed HW-SW cosimulation using native execution of OS and application SW, Proceedings of the Seventh IEEE International High-Level Design Validation and Test Workshop, p.51, October 27-29, 2002
Fabrice Bellard, QEMU, a fast and portable dynamic translator, Proceedings of the annual conference on USENIX Annual Technical Conference, p.41-41, April 10-15, 2005, Anaheim, CA
Doug Burger , Todd M. Austin, The SimpleScalar tool set, version 2.0, ACM SIGARCH Computer Architecture News, v.25 n.3, p.13-25, June 1997[doi>10.1145/268806.268810]
Aimen Bouchhima , Iuliana Bacivarov , Wassim Youssef , Marius Bonaciu , Ahmed A. Jerraya, Using abstract CPU subsystem simulation model for high level HW/SW architecture exploration, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China[doi>10.1145/1120725.1120769]
Martin Burtscher , Ilya Ganusov, Automatic Synthesis of High-Speed Processor Simulators, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.55-66, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.7]
Joseph Devietti , Brandon Lucia , Luis Ceze , Mark Oskin, DMP: Deterministic Shared-Memory Multiprocessing, IEEE Micro, v.30 n.1, p.40-49, January 2010[doi>10.1109/MM.2010.14]
Franco Fummi , Stefano Martini , Giovanni Perbellini , Massimo Poncino, Native ISS-SystemC Integration for the Co-Simulation of Multi-Processor SoC, Proceedings of the conference on Design, automation and test in Europe, p.10564, February 16-20, 2004
Andreas Gerstlauer , Haobo Yu , Daniel D. Gajski, RTOS Modeling for System Level Design, Proceedings of the conference on Design, Automation and Test in Europe, p.10130, March 03-07, 2003
Thorsten Grotker, System Design with SystemC, Kluwer Academic Publishers, Norwell, MA, 2002
Yonghyun Hwang , Samar Abdi , Daniel Gajski, Cycle-approximate retargetable performance estimation at the transaction level, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403380]
Kai-Li Lin , Chen-Kang Lo , Ren-Song Tsay, Source-level timing annotation for fast and accurate TLM computation model generation, Proceedings of the 2010 Asia and South Pacific Design Automation Conference, January 18-21, 2010, Taipei, Taiwan
Peter S. Magnusson , Magnus Christensson , Jesper Eskilson , Daniel Forsgren , Gustav Hållberg , Johan Högberg , Fredrik Larsson , Andreas Moestedt , Bengt Werner, Simics: A Full System Simulation Platform, Computer, v.35 n.2, p.50-58, February 2002[doi>10.1109/2.982916]
R. Le Moigne , O. Pasquier , J-P. Calvez, A Generic RTOS Model for Real-time Systems Simulation with SystemC, Proceedings of the conference on Design, automation and test in Europe, p.30082, February 16-20, 2004
Gunar Schirner , Rainer Dömer, Introducing preemptive scheduling in abstract RTOS models using result oriented modeling, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403408]
Jurgen Schnerr , Oliver Bringmann , Wolfgang Rosenstiel, Cycle Accurate Binary Translation for Simulation Acceleration in Rapid Prototyping of SoCs, Proceedings of the conference on Design, Automation and Test in Europe, p.792-797, March 07-11, 2005[doi>10.1109/DATE.2005.106]
Jürgen Schnerr , Oliver Bringmann , Alexander Viehl , Wolfgang Rosenstiel, High-performance timing simulation of embedded software, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391543]
Luc Séméria , Abhijit Ghosh, Methodology for hardware/software co-verification in C/C++ (short paper), Proceedings of the 2000 Asia and South Pacific Design Automation Conference, p.405-408, January 2000, Yokohama, Japan[doi>10.1145/368434.368712]
Hao Shen , Frédéric Pétrot, A flexible hybrid simulation platform targeting multiple configurable processors SoC, Proceedings of the 2010 Asia and South Pacific Design Automation Conference, January 18-21, 2010, Taipei, Taiwan
Steven Cameron Woo , Moriyoshi Ohara , Evan Torrie , Jaswinder Pal Singh , Anoop Gupta, The SPLASH-2 programs: characterization and methodological considerations, Proceedings of the 22nd annual international symposium on Computer architecture, p.24-36, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.223990]
Meng-Huan Wu , Cheng-Yang Fu , Peng-Chih Wang , Ren-Song Tsay, An effective synchronization approach for fast and accurate multi-core instruction-set simulation, Proceedings of the seventh ACM international conference on Embedded software, October 12-16, 2009, Grenoble, France[doi>10.1145/1629335.1629362]
Meng-Huan Wu , Wen-Chuan Lee , Chen-Yu Chuang , Ren-Song Tsay, Automatic generation of software TLM in multiple abstraction layers for efficient HW/SW co-simulation, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Youngmin Yi , Dohyung Kim , Soonhoi Ha, Virtual synchronization technique with OS modeling for fast and time-accurate cosimulation, Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 01-03, 2003, Newport Beach, CA, USA[doi>10.1145/944645.944647]
S. Yoo , G. Nicolescu , L. Gauthier , A. Jerraya, Automatic Generation of Fast Timed Simulation Models for Operating Systems in SoC Design, Proceedings of the conference on Design, automation and test in Europe, p.620, March 04-08, 2002
Sungjoo Yoo , Iuliana Bacivarov , Aimen Bouchhima , Yanick Paviot , Ahmed A. Jerraya, Building Fast and Accurate SW Simulation Models Based on Hardware Abstraction Layer and Simulation Environment Abstraction Layer, Proceedings of the conference on Design, Automation and Test in Europe, p.10550, March 03-07, 2003
Jianwen Zhu , Daniel D. Gajski, A retargetable, ultra-fast instruction set simulator, Proceedings of the conference on Design, automation and test in Europe, p.62-es, January 1999, Munich, Germany[doi>10.1145/307418.307509]
Jianwen Zhu , Daniel D. Gajski, An ultra-fast instruction set simulator, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.10 n.3, p.363-373, June 2002[doi>10.1109/TVLSI.2002.1043339]
