<def f='llvm/llvm/include/llvm/MC/MCSchedule.h' l='78' ll='85'/>
<use f='llvm/llvm/include/llvm/MC/MCSchedule.h' l='82' c='_ZNK4llvm19MCWriteLatencyEntryeqERKS0_'/>
<use f='llvm/llvm/include/llvm/MC/MCSubtargetInfo.h' l='84'/>
<use f='llvm/llvm/include/llvm/MC/MCSubtargetInfo.h' l='98' c='_ZN4llvm15MCSubtargetInfoC1ERKNS_6TripleENS_9StringRefES4_S4_NS_8ArrayRefINS_18SubtargetFeatureKVEEENS5_INS_18SubtargetSubTypeKVEEEPKNS_19MCWriteProcR12513116'/>
<use f='llvm/llvm/include/llvm/MC/MCSubtargetInfo.h' l='172' c='_ZNK4llvm15MCSubtargetInfo20getWriteLatencyEntryEPKNS_16MCSchedClassDescEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h' l='65' c='_ZN4llvm19TargetSubtargetInfoC1ERKNS_6TripleENS_9StringRefES4_S4_NS_8ArrayRefINS_18SubtargetFeatureKVEEENS5_INS_18SubtargetSubTypeKVEEEPKNS_19MCWriteP12219875'/>
<size>4</size>
<doc f='llvm/llvm/include/llvm/MC/MCSchedule.h' l='73'>/// Specify the latency in cpu cycles for a particular scheduling class and def
/// index. -1 indicates an invalid latency. Heuristics would typically consider
/// an instruction with invalid latency to have infinite latency.  Also identify
/// the WriteResources of this def. When the operand expands to a sequence of
/// writes, this ID is the last write in the sequence.</doc>
<mbr r='llvm::MCWriteLatencyEntry::Cycles' o='0' t='int16_t'/>
<mbr r='llvm::MCWriteLatencyEntry::WriteResourceID' o='16' t='uint16_t'/>
<fun r='_ZNK4llvm19MCWriteLatencyEntryeqERKS0_'/>
<use f='llvm/llvm/lib/CodeGen/TargetSchedule.cpp' l='221' c='_ZNK4llvm16TargetSchedModel21computeOperandLatencyEPKNS_12MachineInstrEjS3_j'/>
<size>4</size>
<use f='llvm/llvm/lib/CodeGen/TargetSubtargetInfo.cpp' l='20' c='_ZN4llvm19TargetSubtargetInfoC1ERKNS_6TripleENS_9StringRefES4_S4_NS_8ArrayRefINS_18SubtargetFeatureKVEEENS5_INS_18SubtargetSubTypeKVEEEPKNS_19MCWriteP12219875'/>
<size>4</size>
<use f='llvm/llvm/lib/MC/MCDisassembler/Disassembler.cpp' l='220' c='_ZL10getLatencyPN4llvm17LLVMDisasmContextERKNS_6MCInstE'/>
<size>4</size>
<use f='llvm/llvm/lib/MC/MCSchedule.cpp' l='46' c='_ZN4llvm12MCSchedModel19computeInstrLatencyERKNS_15MCSubtargetInfoERKNS_16MCSchedClassDescE'/>
<size>4</size>
<use f='llvm/llvm/lib/MC/MCSubtargetInfo.cpp' l='226' c='_ZN4llvm15MCSubtargetInfoC1ERKNS_6TripleENS_9StringRefES4_S4_NS_8ArrayRefINS_18SubtargetFeatureKVEEENS5_INS_18SubtargetSubTypeKVEEEPKNS_19MCWriteProcR12513116'/>
<size>4</size>
<use f='llvm/llvm/lib/MCA/InstrBuilder.cpp' l='327' c='_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj'/>
<use f='llvm/llvm/lib/MCA/InstrBuilder.cpp' l='355' c='_ZN4llvm3mca12InstrBuilder14populateWritesERNS0_9InstrDescERKNS_6MCInstEj'/>
<size>4</size>
<use f='llvm/build/lib/Target/NVPTX/NVPTXGenSubtargetInfo.inc' l='106'/>
<use f='llvm/build/lib/Target/NVPTX/NVPTXGenSubtargetInfo.inc' l='166' c='_ZN4llvm23NVPTXGenMCSubtargetInfoC1ERKNS_6TripleENS_9StringRefES4_S4_NS_8ArrayRefINS_18SubtargetFeatureKVEEENS5_INS_18SubtargetSubTypeKVEEEPKNS_19MCWr1826414'/>
<size>4</size>
<use f='llvm/llvm/tools/llvm-exegesis/lib/SchedClassResolution.cpp' l='275' c='_ZNK4llvm8exegesis18ResolvedSchedClass10getAsPointENS0_20InstructionBenchmark5ModeEERKNS_15MCSubtargetInfoENS_8ArrayRefINS0_19PerInstructionStatsEEE'/>
<size>4</size>
<use f='llvm/llvm/utils/TableGen/SubtargetEmitter.cpp' l='50'/>
<use f='llvm/llvm/utils/TableGen/SubtargetEmitter.cpp' l='1063' c='_ZN12_GLOBAL__N_116SubtargetEmitter19GenSchedClassTablesERKN4llvm16CodeGenProcModelERNS0_16SchedClassTablesE'/>
<use f='llvm/llvm/utils/TableGen/SubtargetEmitter.cpp' l='1072' c='_ZN12_GLOBAL__N_116SubtargetEmitter19GenSchedClassTablesERKN4llvm16CodeGenProcModelERNS0_16SchedClassTablesE'/>
<use f='llvm/llvm/utils/TableGen/SubtargetEmitter.cpp' l='1263' c='_ZN12_GLOBAL__N_116SubtargetEmitter20EmitSchedClassTablesERNS0_16SchedClassTablesERN4llvm11raw_ostreamE'/>
<size>4</size>
