// Seed: 4101043061
module module_0 (
    input supply1 id_0,
    output tri0 id_1
    , id_10,
    input wor id_2,
    output supply1 id_3,
    input wand id_4,
    input wor id_5,
    input wor id_6,
    output wor id_7,
    input tri0 id_8
);
  bit  id_11;
  wire id_12;
  always @(1'b0 or posedge id_0) id_11 <= id_10;
  assign id_12 = 1 ? id_12 : id_12;
endmodule
module module_1 (
    input  tri0  id_0,
    input  uwire id_1,
    input  wand  id_2,
    output wor   id_3
);
  assign id_3 = -1'b0;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_0,
      id_3,
      id_2,
      id_1,
      id_2,
      id_3,
      id_2
  );
  assign modCall_1.id_11 = 0;
endmodule
