Warning: Design 'Hw_wrapper' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : Hw_wrapper
Version: H-2013.03-SP1
Date   : Thu Aug 16 16:51:56 2018
****************************************

Operating Conditions: ss0p7vn40c   Library: saed32hvt_ss0p7vn40c
Wire Load Model Mode: enclosed

  Startpoint: R1/done (internal pin)
  Endpoint: done (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Hw_wrapper         ForQA                 saed32hvt_ss0p7vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  R1/done (Top_level)                      0.00       0.00 r
  done (out)                               0.00       0.00 r
  data arrival time                                   0.00
  -----------------------------------------------------------
  (Path is unconstrained)


1
