[INFO]: Run Directory: /openlane/designs/designs/ci/test_sram_macro/runs/RUN_2024.02.03_10.11.33
[INFO]: Saving runtime environment...
[INFO]: Preparing LEF files for the nom corner...
[INFO]: Preparing LEF files for the min corner...
[INFO]: Preparing LEF files for the max corner...
[WARNING]: PNR_SDC_FILE is not set. It is recommended to write a custom SDC file for the design. Defaulting to BASE_SDC_FILE
[WARNING]: SIGNOFF_SDC_FILE is not set. It is recommended to write a custom SDC file for the design. Defaulting to BASE_SDC_FILE
[INFO]: Running Synthesis (log: designs/designs/ci/test_sram_macro/runs/RUN_2024.02.03_10.11.33/logs/synthesis/3-synthesis.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/designs/ci/test_sram_macro/runs/RUN_2024.02.03_10.11.33/logs/synthesis/4-sta.log)...
[ERROR]: CURRENT_ODB is unset.
[INFO]: Using configuration in 'designs/designs/ci/test_sram_macro/config.json'...
[INFO]: PDK Root: /home/vignesh/.volare
[INFO]: Process Design Kit: sky130A
[INFO]: Standard Cell Library: sky130_fd_sc_hd
[INFO]: Optimization Standard Cell Library: sky130_fd_sc_hd
