//NAME: COMP412
//NETID: comp412
//SIM INPUT: -i 1024 1
//OUTPUT: 1
//
// Comp 412 Lab #1 - s36_test4.i
// 
// A very simple test with lots of registers used.
//
// Example usage: /clear/courses/comp412/Sim/Lab1/sim -i 1024 1 < s36_test4.i

loadI 1024  => r0
loadI 1024  => r1
loadI 1024  => r2
loadI 1024  => r3
loadI 1024  => r4
loadI 1024  => r5
loadI 1024  => r6
loadI 1024  => r7
loadI 1024  => r8
loadI 1024  => r9
loadI 1024  => r10
loadI 1024  => r11
loadI 1024  => r12
loadI 1024  => r13
loadI 1024  => r14
loadI 1024  => r15
loadI 1024  => r16
loadI 1024  => r17
loadI 1024  => r18
loadI 1024  => r19
loadI 1024  => r20
loadI 1024  => r21
loadI 1024  => r22
loadI 1024  => r23
loadI 1024  => r24
loadI 1024  => r25
loadI 1024  => r26
loadI 1024  => r27
loadI 1024  => r28
loadI 1024  => r29
loadI 1024  => r30
loadI 1024  => r31
loadI 1024  => r32
loadI 1024  => r33
loadI 1024  => r34
loadI 1024  => r35
loadI 1024  => r36
loadI 1024  => r37
loadI 1024  => r38
loadI 1024  => r39
loadI 1024  => r40
loadI 1024  => r41
loadI 1024  => r42
loadI 1024  => r43
loadI 1024  => r44
loadI 1024  => r45
loadI 1024  => r46
loadI 1024  => r47
loadI 1024  => r48
loadI 1024  => r49
loadI 1024  => r50
loadI 1024  => r51
loadI 1024  => r52
loadI 1024  => r53
loadI 1024  => r54
loadI 1024  => r55
loadI 1024  => r56
loadI 1024  => r57
loadI 1024  => r58
loadI 1024  => r59
loadI 1024  => r60
loadI 1024  => r61
loadI 1024  => r62
loadI 1024  => r63
load r63 => r63
load r62 => r62
load r61 => r61
load r60 => r60
load r59 => r59
load r58 => r58
load r57 => r57
load r56 => r56
load r55 => r55
load r54 => r54
load r53 => r53
load r52 => r52
load r51 => r51
load r50 => r50
load r49 => r49
load r48 => r48
load r47 => r47
load r46 => r46
load r45 => r45
load r44 => r44
load r43 => r43
load r42 => r42
load r41 => r41
load r40 => r40
load r39 => r39
load r38 => r38
load r37 => r37
load r36 => r36
load r35 => r35
load r34 => r34
load r33 => r33
load r32 => r32
load r31 => r31
load r30 => r30
load r29 => r29
load r28 => r28
load r27 => r27
load r26 => r26
load r25 => r25
load r24 => r24
load r23 => r23
load r22 => r22
load r21 => r21
load r20 => r20
load r19 => r19
load r18 => r18
load r17 => r17
load r16 => r16
load r15 => r15
load r14 => r14
load r13 => r13
load r12 => r12
load r11 => r11
load r10 => r10
load r9 => r9
load r8 => r8
load r7 => r7
load r6 => r6
load r5 => r5
load r4 => r4
load r3 => r3
load r2 => r2
load r1 => r1
load r0 => r0

output  1024
