#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-659-g791c056b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x56486c7ead00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x56486c7e67c0 .scope module, "xled" "xled" 3 4;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "led0_sel";
    .port_info 3 /INPUT 1 "sw0";
    .port_info 4 /OUTPUT 1 "led0";
o0x7fcf3745d018 .functor BUFZ 1, C4<z>; HiZ drive
v0x56486c7d04b0_0 .net "clk", 0 0, o0x7fcf3745d018;  0 drivers
v0x56486c74a1c0_0 .var "led0", 0 0;
o0x7fcf3745d078 .functor BUFZ 1, C4<z>; HiZ drive
v0x56486c748080_0 .net "led0_sel", 0 0, o0x7fcf3745d078;  0 drivers
o0x7fcf3745d0a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x56486c745f40_0 .net "reset", 0 0, o0x7fcf3745d0a8;  0 drivers
o0x7fcf3745d0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x56486c743e00_0 .net "sw0", 0 0, o0x7fcf3745d0d8;  0 drivers
E_0x56486c7bbfd0 .event posedge, v0x56486c745f40_0, v0x56486c7d04b0_0;
S_0x56486c7e2fc0 .scope module, "xtop_tb" "xtop_tb" 4 5;
 .timescale -9 -12;
P_0x56486c7cfb50 .param/l "clk_period" 0 4 8, +C4<00000000000000000000000000001010>;
v0x56486c7ff4d0_0 .array/port v0x56486c7ff4d0, 0;
L_0x56486c8396f0 .functor BUFZ 32, v0x56486c7ff4d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56486c7ff4d0_1 .array/port v0x56486c7ff4d0, 1;
L_0x56486c8397c0 .functor BUFZ 32, v0x56486c7ff4d0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56486c7ff4d0_2 .array/port v0x56486c7ff4d0, 2;
L_0x56486c839890 .functor BUFZ 32, v0x56486c7ff4d0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56486c7ff4d0_3 .array/port v0x56486c7ff4d0, 3;
L_0x56486c839960 .functor BUFZ 32, v0x56486c7ff4d0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56486c7ff4d0_4 .array/port v0x56486c7ff4d0, 4;
L_0x56486c839a60 .functor BUFZ 32, v0x56486c7ff4d0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56486c7ff4d0_5 .array/port v0x56486c7ff4d0, 5;
L_0x56486c839b30 .functor BUFZ 32, v0x56486c7ff4d0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56486c7ff4d0_6 .array/port v0x56486c7ff4d0, 6;
L_0x56486c839c00 .functor BUFZ 32, v0x56486c7ff4d0_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56486c7ff4d0_7 .array/port v0x56486c7ff4d0, 7;
L_0x56486c839ca0 .functor BUFZ 32, v0x56486c7ff4d0_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56486c7ff4d0_8 .array/port v0x56486c7ff4d0, 8;
L_0x56486c839dc0 .functor BUFZ 32, v0x56486c7ff4d0_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56486c7ff4d0_9 .array/port v0x56486c7ff4d0, 9;
L_0x56486c839e90 .functor BUFZ 32, v0x56486c7ff4d0_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56486c7ff4d0_10 .array/port v0x56486c7ff4d0, 10;
L_0x56486c839f60 .functor BUFZ 32, v0x56486c7ff4d0_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56486c7ff4d0_11 .array/port v0x56486c7ff4d0, 11;
L_0x56486c83a030 .functor BUFZ 32, v0x56486c7ff4d0_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56486c7ff4d0_12 .array/port v0x56486c7ff4d0, 12;
L_0x56486c83a170 .functor BUFZ 32, v0x56486c7ff4d0_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56486c7ff4d0_13 .array/port v0x56486c7ff4d0, 13;
L_0x56486c83a240 .functor BUFZ 32, v0x56486c7ff4d0_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56486c7ff4d0_14 .array/port v0x56486c7ff4d0, 14;
L_0x56486c83a100 .functor BUFZ 32, v0x56486c7ff4d0_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56486c7ff4d0_15 .array/port v0x56486c7ff4d0, 15;
L_0x56486c83a370 .functor BUFZ 32, v0x56486c7ff4d0_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56486c801b50_0 .var "Btn1", 0 0;
v0x56486c801c10_0 .var "Btn2", 0 0;
v0x56486c801cd0_0 .var "Btn3", 0 0;
v0x56486c801dc0_0 .net "Disp", 7 0, v0x56486c7d38e0_0;  1 drivers
v0x56486c801eb0_0 .net "Disp_sel", 3 0, v0x56486c7d4dd0_0;  1 drivers
v0x56486c801ff0_0 .var "Sw", 7 0;
v0x56486c8020b0_0 .var "clk", 0 0;
v0x56486c802150 .array "data", 0 15, 31 0;
v0x56486c802210_0 .var/i "k", 31 0;
v0x56486c8022f0_0 .net "r0", 31 0, L_0x56486c8396f0;  1 drivers
v0x56486c8023d0_0 .net "r1", 31 0, L_0x56486c8397c0;  1 drivers
v0x56486c8024b0_0 .net "r10", 31 0, L_0x56486c839f60;  1 drivers
v0x56486c802590_0 .net "r11", 31 0, L_0x56486c83a030;  1 drivers
v0x56486c802670_0 .net "r12", 31 0, L_0x56486c83a170;  1 drivers
v0x56486c802750_0 .net "r13", 31 0, L_0x56486c83a240;  1 drivers
v0x56486c802830_0 .net "r14", 31 0, L_0x56486c83a100;  1 drivers
v0x56486c802910_0 .net "r15", 31 0, L_0x56486c83a370;  1 drivers
v0x56486c8029f0_0 .net "r2", 31 0, L_0x56486c839890;  1 drivers
v0x56486c802ad0_0 .net "r3", 31 0, L_0x56486c839960;  1 drivers
v0x56486c802bb0_0 .net "r4", 31 0, L_0x56486c839a60;  1 drivers
v0x56486c802c90_0 .net "r5", 31 0, L_0x56486c839b30;  1 drivers
v0x56486c802d70_0 .net "r6", 31 0, L_0x56486c839c00;  1 drivers
v0x56486c802e50_0 .net "r7", 31 0, L_0x56486c839ca0;  1 drivers
v0x56486c802f30_0 .net "r8", 31 0, L_0x56486c839dc0;  1 drivers
v0x56486c803010_0 .net "r9", 31 0, L_0x56486c839e90;  1 drivers
v0x56486c8030f0_0 .var "rst", 0 0;
v0x56486c803190_0 .var/i "start_time", 31 0;
v0x56486c803270_0 .net "trap", 0 0, v0x56486c7c6440_0;  1 drivers
S_0x56486c7e28c0 .scope module, "uut" "xtop" 4 39, 5 6 0, S_0x56486c7e2fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "Btn1";
    .port_info 3 /INPUT 1 "Btn3";
    .port_info 4 /INPUT 1 "Btn2";
    .port_info 5 /INPUT 8 "Sw";
    .port_info 6 /OUTPUT 1 "trap";
    .port_info 7 /OUTPUT 8 "Disp";
    .port_info 8 /OUTPUT 4 "Disp_sel";
L_0x56486c81d040 .functor AND 1, v0x56486c70eb40_0, L_0x56486c8190d0, C4<1>, C4<1>;
L_0x56486c839530 .functor AND 1, v0x56486c72d0d0_0, L_0x56486c8190d0, C4<1>, C4<1>;
v0x56486c7ffab0_0 .net "Btn1", 0 0, v0x56486c801b50_0;  1 drivers
v0x56486c7ffba0_0 .net "Btn2", 0 0, v0x56486c801c10_0;  1 drivers
v0x56486c7ffc40_0 .net "Btn3", 0 0, v0x56486c801cd0_0;  1 drivers
v0x56486c7ffd10_0 .net "Disp", 7 0, v0x56486c7d38e0_0;  alias, 1 drivers
v0x56486c7ffde0_0 .net "Disp_sel", 3 0, v0x56486c7d4dd0_0;  alias, 1 drivers
v0x56486c7ffed0_0 .net "Sw", 7 0, v0x56486c801ff0_0;  1 drivers
v0x56486c7fffc0_0 .net "alu_finish", 0 0, v0x56486c7fd990_0;  1 drivers
v0x56486c8000b0_0 .net "alu_sel", 0 0, v0x56486c77de50_0;  1 drivers
v0x56486c8001a0_0 .net "btn2_sel", 0 0, v0x56486c737710_0;  1 drivers
v0x56486c8002d0_0 .net "clk", 0 0, v0x56486c8020b0_0;  1 drivers
v0x56486c800370_0 .net "complement2_finish", 0 0, v0x56486c7a9f60_0;  1 drivers
v0x56486c800410_0 .net "complement2_sel", 0 0, v0x56486c72f210_0;  1 drivers
v0x56486c800540_0 .net "cprt_sel", 0 0, v0x56486c72d0d0_0;  1 drivers
v0x56486c8005e0_0 .net "data_addr", 9 0, v0x56486c7339d0_0;  1 drivers
v0x56486c800680_0 .net "data_sel", 0 0, L_0x56486c818f10;  1 drivers
v0x56486c800770_0 .net "data_to_rd", 31 0, v0x56486c72af90_0;  1 drivers
v0x56486c800860_0 .net "data_to_wr", 31 0, L_0x56486c819140;  1 drivers
v0x56486c800900_0 .net "data_we", 0 0, L_0x56486c8190d0;  1 drivers
v0x56486c8009a0_0 .net "display_sel", 0 0, v0x56486c710c80_0;  1 drivers
v0x56486c800a90_0 .net "final_result_convert_finish", 0 0, L_0x56486c819cf0;  1 drivers
v0x56486c800b80_0 .net "final_result_convert_sel", 0 0, v0x56486c70eb40_0;  1 drivers
v0x56486c800c20_0 .net "final_result_uncoded", 7 0, v0x56486c7d9860_0;  1 drivers
v0x56486c800d10_0 .net "first_nr", 7 0, v0x56486c7a8260_0;  1 drivers
v0x56486c800e00_0 .net "instruction", 31 0, v0x56486c7b96b0_0;  1 drivers
v0x56486c800f10_0 .net "led0_sel", 0 0, v0x56486c70a8c0_0;  1 drivers
v0x56486c800fb0_0 .net "mem_data_to_rd", 31 0, L_0x56486c819670;  1 drivers
v0x56486c8010a0_0 .net "mem_sel", 0 0, v0x56486c706640_0;  1 drivers
v0x56486c801190_0 .net "operation", 3 0, v0x56486c7a6080_0;  1 drivers
v0x56486c8012a0_0 .net "pc", 8 0, v0x56486c730380_0;  1 drivers
v0x56486c8013b0_0 .net "regf_data_to_rd", 31 0, L_0x56486c819910;  1 drivers
v0x56486c8014c0_0 .net "regf_sel", 0 0, v0x56486c7d8b30_0;  1 drivers
v0x56486c8015b0_0 .net "result_uncoded", 7 0, v0x56486c7fe650_0;  1 drivers
v0x56486c8016c0_0 .net "rst", 0 0, v0x56486c8030f0_0;  1 drivers
v0x56486c801760_0 .net "second_nr", 7 0, v0x56486c7a5ce0_0;  1 drivers
v0x56486c801870_0 .net "sgn", 0 0, v0x56486c7d9d40_0;  1 drivers
v0x56486c801960_0 .net "trap", 0 0, v0x56486c7c6440_0;  alias, 1 drivers
L_0x56486c818620 .part v0x56486c7339d0_0, 0, 9;
L_0x56486c819a50 .part v0x56486c7339d0_0, 0, 4;
L_0x56486c839490 .part L_0x56486c819140, 0, 20;
L_0x56486c839620 .part L_0x56486c819140, 0, 8;
S_0x56486c7e21c0 .scope module, "addr_decoder" "xaddr_decoder" 5 134, 6 4 0, S_0x56486c7e28c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addr";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /OUTPUT 1 "mem_sel";
    .port_info 3 /INPUT 32 "mem_data_to_rd";
    .port_info 4 /OUTPUT 1 "regf_sel";
    .port_info 5 /INPUT 32 "regf_data_to_rd";
    .port_info 6 /OUTPUT 1 "btn1_sel";
    .port_info 7 /INPUT 1 "btn1_data_to_read";
    .port_info 8 /OUTPUT 1 "btn2_sel";
    .port_info 9 /INPUT 1 "btn2_data_to_read";
    .port_info 10 /OUTPUT 1 "btn3_sel";
    .port_info 11 /INPUT 1 "btn3_data_to_read";
    .port_info 12 /OUTPUT 1 "alu_sel";
    .port_info 13 /INPUT 1 "alu_data_to_read";
    .port_info 14 /OUTPUT 1 "final_result_convert_sel";
    .port_info 15 /INPUT 1 "final_result_data_to_read";
    .port_info 16 /OUTPUT 1 "display_sel";
    .port_info 17 /INPUT 1 "display_data_to_read";
    .port_info 18 /OUTPUT 1 "sw3_sel";
    .port_info 19 /OUTPUT 1 "sw2_sel";
    .port_info 20 /OUTPUT 1 "sw_sel";
    .port_info 21 /INPUT 8 "sw_data_to_read";
    .port_info 22 /OUTPUT 1 "led0_sel";
    .port_info 23 /OUTPUT 1 "complement2_sel";
    .port_info 24 /OUTPUT 1 "cprt_sel";
    .port_info 25 /OUTPUT 1 "trap_sel";
    .port_info 26 /OUTPUT 32 "data_to_rd";
v0x56486c741cc0_0 .net "addr", 9 0, v0x56486c7339d0_0;  alias, 1 drivers
v0x56486c73fb80_0 .net "alu_data_to_read", 0 0, v0x56486c7a9f60_0;  alias, 1 drivers
v0x56486c77de50_0 .var "alu_sel", 0 0;
v0x56486c77def0_0 .net "btn1_data_to_read", 0 0, v0x56486c801b50_0;  alias, 1 drivers
v0x56486c737710_0 .var "btn1_sel", 0 0;
v0x56486c7377b0_0 .net "btn2_data_to_read", 0 0, v0x56486c801c10_0;  alias, 1 drivers
v0x56486c7355d0_0 .var "btn2_sel", 0 0;
v0x56486c733490_0 .net "btn3_data_to_read", 0 0, v0x56486c801cd0_0;  alias, 1 drivers
v0x56486c731350_0 .var "btn3_sel", 0 0;
v0x56486c72f210_0 .var "complement2_sel", 0 0;
v0x56486c72d0d0_0 .var "cprt_sel", 0 0;
v0x56486c72af90_0 .var "data_to_rd", 31 0;
v0x56486c712dc0_0 .net "display_data_to_read", 0 0, L_0x56486c819cf0;  alias, 1 drivers
v0x56486c710c80_0 .var "display_sel", 0 0;
v0x56486c70eb40_0 .var "final_result_convert_sel", 0 0;
v0x56486c70ca00_0 .net "final_result_data_to_read", 0 0, v0x56486c7fd990_0;  alias, 1 drivers
v0x56486c70a8c0_0 .var "led0_sel", 0 0;
v0x56486c708780_0 .net "mem_data_to_rd", 31 0, L_0x56486c819670;  alias, 1 drivers
v0x56486c706640_0 .var "mem_sel", 0 0;
v0x56486c7dac70_0 .net "regf_data_to_rd", 31 0, L_0x56486c819910;  alias, 1 drivers
v0x56486c7d8b30_0 .var "regf_sel", 0 0;
v0x56486c7d69f0_0 .net "sel", 0 0, L_0x56486c818f10;  alias, 1 drivers
v0x56486c7d48b0_0 .var "sw2_sel", 0 0;
v0x56486c7d2770_0 .var "sw3_sel", 0 0;
v0x56486c7d0630_0 .net "sw_data_to_read", 7 0, v0x56486c801ff0_0;  alias, 1 drivers
v0x56486c7c8580_0 .var "sw_sel", 0 0;
v0x56486c7c6440_0 .var "trap_sel", 0 0;
E_0x56486c7bbb30/0 .event edge, v0x56486c706640_0, v0x56486c708780_0, v0x56486c7d8b30_0, v0x56486c7dac70_0;
E_0x56486c7bbb30/1 .event edge, v0x56486c7c8580_0, v0x56486c7d0630_0, v0x56486c7d48b0_0, v0x56486c7d2770_0;
E_0x56486c7bbb30/2 .event edge, v0x56486c731350_0, v0x56486c733490_0, v0x56486c7355d0_0, v0x56486c7377b0_0;
E_0x56486c7bbb30/3 .event edge, v0x56486c737710_0, v0x56486c77def0_0, v0x56486c77de50_0, v0x56486c73fb80_0;
E_0x56486c7bbb30/4 .event edge, v0x56486c70eb40_0, v0x56486c70ca00_0, v0x56486c710c80_0, v0x56486c712dc0_0;
E_0x56486c7bbb30 .event/or E_0x56486c7bbb30/0, E_0x56486c7bbb30/1, E_0x56486c7bbb30/2, E_0x56486c7bbb30/3, E_0x56486c7bbb30/4;
E_0x56486c54eba0 .event edge, v0x56486c741cc0_0, v0x56486c7d69f0_0;
S_0x56486c7e60c0 .scope module, "complement1" "complement_to_2" 5 249, 7 3 0, S_0x56486c7e28c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 20 "nr_coded";
    .port_info 3 /INPUT 1 "complement1_sel";
    .port_info 4 /INPUT 1 "wr_enable";
    .port_info 5 /OUTPUT 8 "first_nr";
    .port_info 6 /OUTPUT 8 "second_nr";
    .port_info 7 /OUTPUT 4 "operation";
    .port_info 8 /OUTPUT 1 "complement1_finish";
L_0x7fcf37415770 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x56486c832440 .functor XNOR 1, L_0x56486c833a90, L_0x7fcf37415770, C4<0>, C4<0>;
L_0x7fcf374157b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x56486c833530 .functor XNOR 1, L_0x56486c833a90, L_0x7fcf374157b8, C4<0>, C4<0>;
L_0x56486c8335f0 .functor AND 1, L_0x56486c832440, L_0x56486c833530, C4<1>, C4<1>;
v0x56486c7ac000_0 .net *"_s10", 0 0, L_0x56486c833530;  1 drivers
v0x56486c7abb90_0 .net/2u *"_s4", 0 0, L_0x7fcf37415770;  1 drivers
v0x56486c7aa740_0 .net *"_s6", 0 0, L_0x56486c832440;  1 drivers
v0x56486c7aa7e0_0 .net/2u *"_s8", 0 0, L_0x7fcf374157b8;  1 drivers
L_0x7fcf37415728 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56486c7aa300_0 .net "ci", 0 0, L_0x7fcf37415728;  1 drivers
v0x56486c7a9ec0_0 .net "clk", 0 0, v0x56486c8020b0_0;  alias, 1 drivers
v0x56486c7a9f60_0 .var "complement1_finish", 0 0;
v0x56486c7a9a50_0 .net "complement1_finish_nr1", 0 0, L_0x56486c833a90;  1 drivers
v0x56486c7a9af0_0 .net "complement1_finish_nr2", 0 0, L_0x56486c836a30;  1 drivers
v0x56486c7a8600_0 .net "complement1_sel", 0 0, v0x56486c72f210_0;  alias, 1 drivers
v0x56486c7a86a0_0 .net "complement1_sel_aux", 0 0, L_0x56486c8335f0;  1 drivers
L_0x7fcf374156e0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56486c7a81c0_0 .net "dumb_0", 7 0, L_0x7fcf374156e0;  1 drivers
v0x56486c7a8260_0 .var "first_nr", 7 0;
v0x56486c7a7d80_0 .net "first_nr_aux", 7 0, v0x56486c759d50_0;  1 drivers
v0x56486c7a7e20_0 .var "first_nr_reg", 7 0;
v0x56486c7a7910_0 .net "nr_coded", 19 0, L_0x56486c839490;  1 drivers
v0x56486c7a79b0_0 .var "oper_nr_reg", 3 0;
v0x56486c7a6080_0 .var "operation", 3 0;
v0x56486c7a5c40_0 .net "rst", 0 0, v0x56486c8030f0_0;  alias, 1 drivers
v0x56486c7a5ce0_0 .var "second_nr", 7 0;
v0x56486c7a57d0_0 .net "second_nr_aux", 7 0, v0x56486c7ac920_0;  1 drivers
v0x56486c7a5890_0 .var "second_nr_reg", 7 0;
v0x56486c7a4380_0 .net "wr_enable", 0 0, L_0x56486c8190d0;  alias, 1 drivers
E_0x56486c7eb1d0 .event posedge, v0x56486c75aa20_0, v0x56486c759c90_0;
S_0x56486c7e52c0 .scope module, "complement_first_nr" "full_adder_8bits_XOR" 7 29, 8 3 0, S_0x56486c7e60c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "complement1_sel";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /INPUT 1 "ci";
    .port_info 6 /OUTPUT 8 "sum";
    .port_info 7 /OUTPUT 1 "complement1_finish";
L_0x7fcf37415800 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
L_0x56486c833700 .functor XOR 8, v0x56486c7a7e20_0, L_0x7fcf37415800, C4<00000000>, C4<00000000>;
L_0x7fcf37415848 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x56486c761540_0 .net/2u *"_s10", 3 0, L_0x7fcf37415848;  1 drivers
L_0x7fcf37415890 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x56486c761100_0 .net/2u *"_s14", 3 0, L_0x7fcf37415890;  1 drivers
v0x56486c760cc0_0 .net *"_s5", 0 0, L_0x56486c833810;  1 drivers
o0x7fcf3745ec98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x56486c760d80_0 name=_s64
v0x56486c760850_0 .net *"_s7", 6 0, L_0x56486c8338b0;  1 drivers
v0x56486c7603b0_0 .net "a", 7 0, v0x56486c7a7e20_0;  1 drivers
v0x56486c73c010_0 .net "a_xor", 7 0, L_0x56486c833700;  1 drivers
v0x56486c74dec0_0 .net "aux1", 0 0, L_0x56486c833f20;  1 drivers
v0x56486c74dae0_0 .net "aux2", 0 0, L_0x56486c8344f0;  1 drivers
v0x56486c74db80_0 .net "aux3", 0 0, L_0x56486c834ab0;  1 drivers
v0x56486c75cac0_0 .net "aux4", 0 0, L_0x56486c835060;  1 drivers
v0x56486c75c680_0 .net "aux5", 0 0, L_0x56486c835640;  1 drivers
v0x56486c75c240_0 .net "aux6", 0 0, L_0x56486c835c40;  1 drivers
v0x56486c75bdd0_0 .net "aux_xor", 7 0, L_0x7fcf37415800;  1 drivers
v0x56486c75be90_0 .net "b", 7 0, L_0x7fcf374156e0;  alias, 1 drivers
v0x56486c75a980_0 .net "ci", 0 0, L_0x7fcf37415728;  alias, 1 drivers
v0x56486c75aa20_0 .net "clk", 0 0, v0x56486c8020b0_0;  alias, 1 drivers
v0x56486c75a540_0 .net "complement1_finish", 0 0, L_0x56486c833a90;  alias, 1 drivers
v0x56486c75a5e0_0 .net "complement1_sel", 0 0, v0x56486c72f210_0;  alias, 1 drivers
v0x56486c75a100_0 .var "counter", 3 0;
v0x56486c75a1a0_0 .net "done", 0 0, L_0x56486c833b30;  1 drivers
v0x56486c759c90_0 .net "rst", 0 0, v0x56486c8030f0_0;  alias, 1 drivers
v0x56486c759d50_0 .var "sum", 7 0;
v0x56486c758840_0 .net "sum_aux", 7 0, L_0x56486c83aca0;  1 drivers
v0x56486c758400_0 .net "sum_aux_v2", 7 0, L_0x56486c833950;  1 drivers
E_0x56486c7eb150 .event posedge, v0x56486c75aa20_0;
L_0x56486c833810 .part v0x56486c7a7e20_0, 7, 1;
L_0x56486c8338b0 .part L_0x56486c83aca0, 0, 7;
L_0x56486c833950 .concat [ 7 1 0 0], L_0x56486c8338b0, L_0x56486c833810;
L_0x56486c833a90 .cmp/eq 4, v0x56486c75a100_0, L_0x7fcf37415848;
L_0x56486c833b30 .cmp/eq 4, v0x56486c75a100_0, L_0x7fcf37415890;
L_0x56486c834030 .part L_0x56486c833700, 0, 1;
L_0x56486c834120 .part L_0x7fcf374156e0, 0, 1;
L_0x56486c834600 .part L_0x56486c833700, 1, 1;
L_0x56486c8346f0 .part L_0x7fcf374156e0, 1, 1;
L_0x56486c834bc0 .part L_0x56486c833700, 2, 1;
L_0x56486c834cf0 .part L_0x7fcf374156e0, 2, 1;
L_0x56486c835170 .part L_0x56486c833700, 3, 1;
L_0x56486c835280 .part L_0x7fcf374156e0, 3, 1;
L_0x56486c835750 .part L_0x56486c833700, 4, 1;
L_0x56486c835870 .part L_0x7fcf374156e0, 4, 1;
L_0x56486c835d50 .part L_0x56486c833700, 5, 1;
L_0x56486c835e80 .part L_0x7fcf374156e0, 5, 1;
L_0x56486c836350 .part L_0x56486c833700, 6, 1;
L_0x56486c8365a0 .part L_0x7fcf374156e0, 6, 1;
LS_0x56486c83aca0_0_0 .concat [ 1 1 1 1], L_0x56486c833eb0, L_0x56486c834480, L_0x56486c834a10, L_0x56486c834fc0;
LS_0x56486c83aca0_0_4 .concat [ 1 1 1 1], L_0x56486c8355a0, L_0x56486c835ba0, L_0x56486c8361a0, o0x7fcf3745ec98;
L_0x56486c83aca0 .concat [ 4 4 0 0], LS_0x56486c83aca0_0_0, LS_0x56486c83aca0_0_4;
S_0x56486c7e3dc0 .scope module, "adder0" "full_adder" 8 35, 9 3 0, S_0x56486c7e52c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c833c70 .functor XOR 1, L_0x56486c834030, L_0x56486c834120, C4<0>, C4<0>;
L_0x56486c833ce0 .functor AND 1, L_0x56486c833c70, L_0x7fcf37415728, C4<1>, C4<1>;
L_0x56486c833da0 .functor AND 1, L_0x56486c834030, L_0x56486c834120, C4<1>, C4<1>;
L_0x56486c833eb0 .functor XOR 1, L_0x56486c833c70, L_0x7fcf37415728, C4<0>, C4<0>;
L_0x56486c833f20 .functor OR 1, L_0x56486c833ce0, L_0x56486c833da0, C4<0>, C4<0>;
v0x56486c7c0080_0 .net "a", 0 0, L_0x56486c834030;  1 drivers
v0x56486c7531b0_0 .net "b", 0 0, L_0x56486c834120;  1 drivers
v0x56486c7e14e0_0 .net "ci", 0 0, L_0x7fcf37415728;  alias, 1 drivers
v0x56486c7e1580_0 .net "co", 0 0, L_0x56486c833f20;  alias, 1 drivers
v0x56486c716bb0_0 .net "out_and1", 0 0, L_0x56486c833ce0;  1 drivers
v0x56486c7e0bb0_0 .net "out_and2", 0 0, L_0x56486c833da0;  1 drivers
v0x56486c7e0c70_0 .net "out_xor", 0 0, L_0x56486c833c70;  1 drivers
v0x56486c7e0620_0 .net "sum", 0 0, L_0x56486c833eb0;  1 drivers
S_0x56486c7e4bc0 .scope module, "adder1" "full_adder" 8 45, 9 3 0, S_0x56486c7e52c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c834250 .functor XOR 1, L_0x56486c834600, L_0x56486c8346f0, C4<0>, C4<0>;
L_0x56486c8342c0 .functor AND 1, L_0x56486c834250, L_0x56486c833f20, C4<1>, C4<1>;
L_0x56486c8343c0 .functor AND 1, L_0x56486c834600, L_0x56486c8346f0, C4<1>, C4<1>;
L_0x56486c834480 .functor XOR 1, L_0x56486c834250, L_0x56486c833f20, C4<0>, C4<0>;
L_0x56486c8344f0 .functor OR 1, L_0x56486c8342c0, L_0x56486c8343c0, C4<0>, C4<0>;
v0x56486c75f760_0 .net "a", 0 0, L_0x56486c834600;  1 drivers
v0x56486c75fef0_0 .net "b", 0 0, L_0x56486c8346f0;  1 drivers
v0x56486c75ffb0_0 .net "ci", 0 0, L_0x56486c833f20;  alias, 1 drivers
v0x56486c76ff20_0 .net "co", 0 0, L_0x56486c8344f0;  alias, 1 drivers
v0x56486c76ffc0_0 .net "out_and1", 0 0, L_0x56486c8342c0;  1 drivers
v0x56486c76fae0_0 .net "out_and2", 0 0, L_0x56486c8343c0;  1 drivers
v0x56486c76fba0_0 .net "out_xor", 0 0, L_0x56486c834250;  1 drivers
v0x56486c76f6a0_0 .net "sum", 0 0, L_0x56486c834480;  1 drivers
S_0x56486c7e59c0 .scope module, "adder2" "full_adder" 8 55, 9 3 0, S_0x56486c7e52c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c834790 .functor XOR 1, L_0x56486c834bc0, L_0x56486c834cf0, C4<0>, C4<0>;
L_0x56486c834800 .functor AND 1, L_0x56486c834790, L_0x56486c8344f0, C4<1>, C4<1>;
L_0x56486c834950 .functor AND 1, L_0x56486c834bc0, L_0x56486c834cf0, C4<1>, C4<1>;
L_0x56486c834a10 .functor XOR 1, L_0x56486c834790, L_0x56486c8344f0, C4<0>, C4<0>;
L_0x56486c834ab0 .functor OR 1, L_0x56486c834800, L_0x56486c834950, C4<0>, C4<0>;
v0x56486c76f230_0 .net "a", 0 0, L_0x56486c834bc0;  1 drivers
v0x56486c76f2f0_0 .net "b", 0 0, L_0x56486c834cf0;  1 drivers
v0x56486c76dde0_0 .net "ci", 0 0, L_0x56486c8344f0;  alias, 1 drivers
v0x56486c76d9a0_0 .net "co", 0 0, L_0x56486c834ab0;  alias, 1 drivers
v0x56486c76da40_0 .net "out_and1", 0 0, L_0x56486c834800;  1 drivers
v0x56486c76d560_0 .net "out_and2", 0 0, L_0x56486c834950;  1 drivers
v0x56486c76d620_0 .net "out_xor", 0 0, L_0x56486c834790;  1 drivers
v0x56486c76d0f0_0 .net "sum", 0 0, L_0x56486c834a10;  1 drivers
S_0x56486c6f5c10 .scope module, "adder3" "full_adder" 8 65, 9 3 0, S_0x56486c7e52c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c834d90 .functor XOR 1, L_0x56486c835170, L_0x56486c835280, C4<0>, C4<0>;
L_0x56486c834e00 .functor AND 1, L_0x56486c834d90, L_0x56486c834ab0, C4<1>, C4<1>;
L_0x56486c834f00 .functor AND 1, L_0x56486c835170, L_0x56486c835280, C4<1>, C4<1>;
L_0x56486c834fc0 .functor XOR 1, L_0x56486c834d90, L_0x56486c834ab0, C4<0>, C4<0>;
L_0x56486c835060 .functor OR 1, L_0x56486c834e00, L_0x56486c834f00, C4<0>, C4<0>;
v0x56486c76bca0_0 .net "a", 0 0, L_0x56486c835170;  1 drivers
v0x56486c76b860_0 .net "b", 0 0, L_0x56486c835280;  1 drivers
v0x56486c76b920_0 .net "ci", 0 0, L_0x56486c834ab0;  alias, 1 drivers
v0x56486c76b420_0 .net "co", 0 0, L_0x56486c835060;  alias, 1 drivers
v0x56486c76b4c0_0 .net "out_and1", 0 0, L_0x56486c834e00;  1 drivers
v0x56486c76afb0_0 .net "out_and2", 0 0, L_0x56486c834f00;  1 drivers
v0x56486c76b050_0 .net "out_xor", 0 0, L_0x56486c834d90;  1 drivers
v0x56486c769b60_0 .net "sum", 0 0, L_0x56486c834fc0;  1 drivers
S_0x56486c79c6c0 .scope module, "adder4" "full_adder" 8 75, 9 3 0, S_0x56486c7e52c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c835320 .functor XOR 1, L_0x56486c835750, L_0x56486c835870, C4<0>, C4<0>;
L_0x56486c835390 .functor AND 1, L_0x56486c835320, L_0x56486c835060, C4<1>, C4<1>;
L_0x56486c8354e0 .functor AND 1, L_0x56486c835750, L_0x56486c835870, C4<1>, C4<1>;
L_0x56486c8355a0 .functor XOR 1, L_0x56486c835320, L_0x56486c835060, C4<0>, C4<0>;
L_0x56486c835640 .functor OR 1, L_0x56486c835390, L_0x56486c8354e0, C4<0>, C4<0>;
v0x56486c769720_0 .net "a", 0 0, L_0x56486c835750;  1 drivers
v0x56486c7692e0_0 .net "b", 0 0, L_0x56486c835870;  1 drivers
v0x56486c7693a0_0 .net "ci", 0 0, L_0x56486c835060;  alias, 1 drivers
v0x56486c768e70_0 .net "co", 0 0, L_0x56486c835640;  alias, 1 drivers
v0x56486c768f10_0 .net "out_and1", 0 0, L_0x56486c835390;  1 drivers
v0x56486c767a20_0 .net "out_and2", 0 0, L_0x56486c8354e0;  1 drivers
v0x56486c767ac0_0 .net "out_xor", 0 0, L_0x56486c835320;  1 drivers
v0x56486c7675e0_0 .net "sum", 0 0, L_0x56486c8355a0;  1 drivers
S_0x56486c771990 .scope module, "adder5" "full_adder" 8 85, 9 3 0, S_0x56486c7e52c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c835210 .functor XOR 1, L_0x56486c835d50, L_0x56486c835e80, C4<0>, C4<0>;
L_0x56486c835a20 .functor AND 1, L_0x56486c835210, L_0x56486c835640, C4<1>, C4<1>;
L_0x56486c835ae0 .functor AND 1, L_0x56486c835d50, L_0x56486c835e80, C4<1>, C4<1>;
L_0x56486c835ba0 .functor XOR 1, L_0x56486c835210, L_0x56486c835640, C4<0>, C4<0>;
L_0x56486c835c40 .functor OR 1, L_0x56486c835a20, L_0x56486c835ae0, C4<0>, C4<0>;
v0x56486c7671a0_0 .net "a", 0 0, L_0x56486c835d50;  1 drivers
v0x56486c767260_0 .net "b", 0 0, L_0x56486c835e80;  1 drivers
v0x56486c766d30_0 .net "ci", 0 0, L_0x56486c835640;  alias, 1 drivers
v0x56486c766dd0_0 .net "co", 0 0, L_0x56486c835c40;  alias, 1 drivers
v0x56486c7658e0_0 .net "out_and1", 0 0, L_0x56486c835a20;  1 drivers
v0x56486c7654a0_0 .net "out_and2", 0 0, L_0x56486c835ae0;  1 drivers
v0x56486c765560_0 .net "out_xor", 0 0, L_0x56486c835210;  1 drivers
v0x56486c765060_0 .net "sum", 0 0, L_0x56486c835ba0;  1 drivers
S_0x56486c7e7cc0 .scope module, "adder6" "full_adder" 8 95, 9 3 0, S_0x56486c7e52c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c835f20 .functor XOR 1, L_0x56486c836350, L_0x56486c8365a0, C4<0>, C4<0>;
L_0x56486c835f90 .functor AND 1, L_0x56486c835f20, L_0x56486c835c40, C4<1>, C4<1>;
L_0x56486c8360e0 .functor AND 1, L_0x56486c836350, L_0x56486c8365a0, C4<1>, C4<1>;
L_0x56486c8361a0 .functor XOR 1, L_0x56486c835f20, L_0x56486c835c40, C4<0>, C4<0>;
L_0x56486c836240 .functor OR 1, L_0x56486c835f90, L_0x56486c8360e0, C4<0>, C4<0>;
v0x56486c764bf0_0 .net "a", 0 0, L_0x56486c836350;  1 drivers
v0x56486c7637a0_0 .net "b", 0 0, L_0x56486c8365a0;  1 drivers
v0x56486c763860_0 .net "ci", 0 0, L_0x56486c835c40;  alias, 1 drivers
v0x56486c763360_0 .net "co", 0 0, L_0x56486c836240;  1 drivers
v0x56486c763400_0 .net "out_and1", 0 0, L_0x56486c835f90;  1 drivers
v0x56486c762f20_0 .net "out_and2", 0 0, L_0x56486c8360e0;  1 drivers
v0x56486c762fc0_0 .net "out_xor", 0 0, L_0x56486c835f20;  1 drivers
v0x56486c762ab0_0 .net "sum", 0 0, L_0x56486c8361a0;  1 drivers
S_0x56486c7e6ec0 .scope module, "complement_second_nr" "full_adder_8bits_XOR" 7 40, 8 3 0, S_0x56486c7e60c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "complement1_sel";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /INPUT 1 "ci";
    .port_info 6 /OUTPUT 8 "sum";
    .port_info 7 /OUTPUT 1 "complement1_finish";
L_0x7fcf374158d8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
L_0x56486c836640 .functor XOR 8, v0x56486c7a5890_0, L_0x7fcf374158d8, C4<00000000>, C4<00000000>;
L_0x7fcf37415920 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x56486c744460_0 .net/2u *"_s10", 3 0, L_0x7fcf37415920;  1 drivers
L_0x7fcf37415968 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x56486c742fb0_0 .net/2u *"_s14", 3 0, L_0x7fcf37415968;  1 drivers
v0x56486c742b70_0 .net *"_s5", 0 0, L_0x56486c836750;  1 drivers
o0x7fcf37460108 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x56486c742c30_0 name=_s64
v0x56486c742730_0 .net *"_s7", 6 0, L_0x56486c8367f0;  1 drivers
v0x56486c7422c0_0 .net "a", 7 0, v0x56486c7a5890_0;  1 drivers
v0x56486c740e70_0 .net "a_xor", 7 0, L_0x56486c836640;  1 drivers
v0x56486c740a30_0 .net "aux1", 0 0, L_0x56486c837100;  1 drivers
v0x56486c7405f0_0 .net "aux2", 0 0, L_0x56486c837630;  1 drivers
v0x56486c740690_0 .net "aux3", 0 0, L_0x56486c837b60;  1 drivers
v0x56486c740180_0 .net "aux4", 0 0, L_0x56486c8357f0;  1 drivers
v0x56486c73ecd0_0 .net "aux5", 0 0, L_0x56486c838410;  1 drivers
v0x56486c73e890_0 .net "aux6", 0 0, L_0x56486c838960;  1 drivers
v0x56486c73e450_0 .net "aux_xor", 7 0, L_0x7fcf374158d8;  1 drivers
v0x56486c73e4f0_0 .net "b", 7 0, L_0x7fcf374156e0;  alias, 1 drivers
v0x56486c73dfe0_0 .net "ci", 0 0, L_0x7fcf37415728;  alias, 1 drivers
v0x56486c73e080_0 .net "clk", 0 0, v0x56486c8020b0_0;  alias, 1 drivers
v0x56486c79c180_0 .net "complement1_finish", 0 0, L_0x56486c836a30;  alias, 1 drivers
v0x56486c79c220_0 .net "complement1_sel", 0 0, v0x56486c72f210_0;  alias, 1 drivers
v0x56486c79e990_0 .var "counter", 3 0;
v0x56486c79ea30_0 .net "done", 0 0, L_0x56486c836ba0;  1 drivers
v0x56486c7ac880_0 .net "rst", 0 0, v0x56486c8030f0_0;  alias, 1 drivers
v0x56486c7ac920_0 .var "sum", 7 0;
v0x56486c7ac440_0 .net "sum_aux", 7 0, L_0x56486c836500;  1 drivers
v0x56486c7ac500_0 .net "sum_aux_v2", 7 0, L_0x56486c8368c0;  1 drivers
L_0x56486c836750 .part v0x56486c7a5890_0, 7, 1;
L_0x56486c8367f0 .part L_0x56486c836500, 0, 7;
L_0x56486c8368c0 .concat [ 7 1 0 0], L_0x56486c8367f0, L_0x56486c836750;
L_0x56486c836a30 .cmp/eq 4, v0x56486c79e990_0, L_0x7fcf37415920;
L_0x56486c836ba0 .cmp/eq 4, v0x56486c79e990_0, L_0x7fcf37415968;
L_0x56486c837210 .part L_0x56486c836640, 0, 1;
L_0x56486c837300 .part L_0x7fcf374156e0, 0, 1;
L_0x56486c837740 .part L_0x56486c836640, 1, 1;
L_0x56486c837830 .part L_0x7fcf374156e0, 1, 1;
L_0x56486c837c70 .part L_0x56486c836640, 2, 1;
L_0x56486c837d10 .part L_0x7fcf374156e0, 2, 1;
L_0x56486c837fc0 .part L_0x56486c836640, 3, 1;
L_0x56486c8380d0 .part L_0x7fcf374156e0, 3, 1;
L_0x56486c838520 .part L_0x56486c836640, 4, 1;
L_0x56486c838640 .part L_0x7fcf374156e0, 4, 1;
L_0x56486c838a70 .part L_0x56486c836640, 5, 1;
L_0x56486c838ba0 .part L_0x7fcf374156e0, 5, 1;
L_0x56486c8392b0 .part L_0x56486c836640, 6, 1;
L_0x56486c8393f0 .part L_0x7fcf374156e0, 6, 1;
LS_0x56486c836500_0_0 .concat [ 1 1 1 1], L_0x56486c837060, L_0x56486c837590, L_0x56486c837ac0, L_0x56486c761620;
LS_0x56486c836500_0_4 .concat [ 1 1 1 1], L_0x56486c8383a0, L_0x56486c8388f0, L_0x56486c8390d0, o0x7fcf37460108;
L_0x56486c836500 .concat [ 4 4 0 0], LS_0x56486c836500_0_0, LS_0x56486c836500_0_4;
S_0x56486c7e75c0 .scope module, "adder0" "full_adder" 8 35, 9 3 0, S_0x56486c7e6ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c836ce0 .functor XOR 1, L_0x56486c837210, L_0x56486c837300, C4<0>, C4<0>;
L_0x56486c836d50 .functor AND 1, L_0x56486c836ce0, L_0x7fcf37415728, C4<1>, C4<1>;
L_0x56486c836f50 .functor AND 1, L_0x56486c837210, L_0x56486c837300, C4<1>, C4<1>;
L_0x56486c837060 .functor XOR 1, L_0x56486c836ce0, L_0x7fcf37415728, C4<0>, C4<0>;
L_0x56486c837100 .functor OR 1, L_0x56486c836d50, L_0x56486c836f50, C4<0>, C4<0>;
v0x56486c757b50_0 .net "a", 0 0, L_0x56486c837210;  1 drivers
v0x56486c756700_0 .net "b", 0 0, L_0x56486c837300;  1 drivers
v0x56486c7567c0_0 .net "ci", 0 0, L_0x7fcf37415728;  alias, 1 drivers
v0x56486c7562c0_0 .net "co", 0 0, L_0x56486c837100;  alias, 1 drivers
v0x56486c756360_0 .net "out_and1", 0 0, L_0x56486c836d50;  1 drivers
v0x56486c755e80_0 .net "out_and2", 0 0, L_0x56486c836f50;  1 drivers
v0x56486c755f40_0 .net "out_xor", 0 0, L_0x56486c836ce0;  1 drivers
v0x56486c755a10_0 .net "sum", 0 0, L_0x56486c837060;  1 drivers
S_0x56486c7e36c0 .scope module, "adder1" "full_adder" 8 45, 9 3 0, S_0x56486c7e6ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c8373a0 .functor XOR 1, L_0x56486c837740, L_0x56486c837830, C4<0>, C4<0>;
L_0x56486c837410 .functor AND 1, L_0x56486c8373a0, L_0x56486c837100, C4<1>, C4<1>;
L_0x56486c8374d0 .functor AND 1, L_0x56486c837740, L_0x56486c837830, C4<1>, C4<1>;
L_0x56486c837590 .functor XOR 1, L_0x56486c8373a0, L_0x56486c837100, C4<0>, C4<0>;
L_0x56486c837630 .functor OR 1, L_0x56486c837410, L_0x56486c8374d0, C4<0>, C4<0>;
v0x56486c7545c0_0 .net "a", 0 0, L_0x56486c837740;  1 drivers
v0x56486c754660_0 .net "b", 0 0, L_0x56486c837830;  1 drivers
v0x56486c754180_0 .net "ci", 0 0, L_0x56486c837100;  alias, 1 drivers
v0x56486c754220_0 .net "co", 0 0, L_0x56486c837630;  alias, 1 drivers
v0x56486c753d40_0 .net "out_and1", 0 0, L_0x56486c837410;  1 drivers
v0x56486c7538d0_0 .net "out_and2", 0 0, L_0x56486c8374d0;  1 drivers
v0x56486c753970_0 .net "out_xor", 0 0, L_0x56486c8373a0;  1 drivers
v0x56486c752480_0 .net "sum", 0 0, L_0x56486c837590;  1 drivers
S_0x56486c6f5f60 .scope module, "adder2" "full_adder" 8 55, 9 3 0, S_0x56486c7e6ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c8378d0 .functor XOR 1, L_0x56486c837c70, L_0x56486c837d10, C4<0>, C4<0>;
L_0x56486c837940 .functor AND 1, L_0x56486c8378d0, L_0x56486c837630, C4<1>, C4<1>;
L_0x56486c837a00 .functor AND 1, L_0x56486c837c70, L_0x56486c837d10, C4<1>, C4<1>;
L_0x56486c837ac0 .functor XOR 1, L_0x56486c8378d0, L_0x56486c837630, C4<0>, C4<0>;
L_0x56486c837b60 .functor OR 1, L_0x56486c837940, L_0x56486c837a00, C4<0>, C4<0>;
v0x56486c752040_0 .net "a", 0 0, L_0x56486c837c70;  1 drivers
v0x56486c7520e0_0 .net "b", 0 0, L_0x56486c837d10;  1 drivers
v0x56486c751c00_0 .net "ci", 0 0, L_0x56486c837630;  alias, 1 drivers
v0x56486c751790_0 .net "co", 0 0, L_0x56486c837b60;  alias, 1 drivers
v0x56486c751830_0 .net "out_and1", 0 0, L_0x56486c837940;  1 drivers
v0x56486c7502e0_0 .net "out_and2", 0 0, L_0x56486c837a00;  1 drivers
v0x56486c750380_0 .net "out_xor", 0 0, L_0x56486c8378d0;  1 drivers
v0x56486c74fea0_0 .net "sum", 0 0, L_0x56486c837ac0;  1 drivers
S_0x56486c6e6c50 .scope module, "adder3" "full_adder" 8 65, 9 3 0, S_0x56486c7e6ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c837db0 .functor XOR 1, L_0x56486c837fc0, L_0x56486c8380d0, C4<0>, C4<0>;
L_0x56486c837e20 .functor AND 1, L_0x56486c837db0, L_0x56486c837b60, C4<1>, C4<1>;
L_0x56486c837f50 .functor AND 1, L_0x56486c837fc0, L_0x56486c8380d0, C4<1>, C4<1>;
L_0x56486c761620 .functor XOR 1, L_0x56486c837db0, L_0x56486c837b60, C4<0>, C4<0>;
L_0x56486c8357f0 .functor OR 1, L_0x56486c837e20, L_0x56486c837f50, C4<0>, C4<0>;
v0x56486c74fab0_0 .net "a", 0 0, L_0x56486c837fc0;  1 drivers
v0x56486c74f5f0_0 .net "b", 0 0, L_0x56486c8380d0;  1 drivers
v0x56486c74f6b0_0 .net "ci", 0 0, L_0x56486c837b60;  alias, 1 drivers
v0x56486c74f150_0 .net "co", 0 0, L_0x56486c8357f0;  alias, 1 drivers
v0x56486c74f1f0_0 .net "out_and1", 0 0, L_0x56486c837e20;  1 drivers
v0x56486c73ca40_0 .net "out_and2", 0 0, L_0x56486c837f50;  1 drivers
v0x56486c73c660_0 .net "out_xor", 0 0, L_0x56486c837db0;  1 drivers
v0x56486c73c720_0 .net "sum", 0 0, L_0x56486c761620;  1 drivers
S_0x56486c6e6fd0 .scope module, "adder4" "full_adder" 8 75, 9 3 0, S_0x56486c7e6ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c838170 .functor XOR 1, L_0x56486c838520, L_0x56486c838640, C4<0>, C4<0>;
L_0x56486c8381e0 .functor AND 1, L_0x56486c838170, L_0x56486c8357f0, C4<1>, C4<1>;
L_0x56486c8382e0 .functor AND 1, L_0x56486c838520, L_0x56486c838640, C4<1>, C4<1>;
L_0x56486c8383a0 .functor XOR 1, L_0x56486c838170, L_0x56486c8357f0, C4<0>, C4<0>;
L_0x56486c838410 .functor OR 1, L_0x56486c8381e0, L_0x56486c8382e0, C4<0>, C4<0>;
v0x56486c73c3e0_0 .net "a", 0 0, L_0x56486c838520;  1 drivers
v0x56486c74b4b0_0 .net "b", 0 0, L_0x56486c838640;  1 drivers
v0x56486c74b570_0 .net "ci", 0 0, L_0x56486c8357f0;  alias, 1 drivers
v0x56486c74b0a0_0 .net "co", 0 0, L_0x56486c838410;  alias, 1 drivers
v0x56486c74ac30_0 .net "out_and1", 0 0, L_0x56486c8381e0;  1 drivers
v0x56486c74a7c0_0 .net "out_and2", 0 0, L_0x56486c8382e0;  1 drivers
v0x56486c74a880_0 .net "out_xor", 0 0, L_0x56486c838170;  1 drivers
v0x56486c749370_0 .net "sum", 0 0, L_0x56486c8383a0;  1 drivers
S_0x56486c717370 .scope module, "adder5" "full_adder" 8 85, 9 3 0, S_0x56486c7e6ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c838060 .functor XOR 1, L_0x56486c838a70, L_0x56486c838ba0, C4<0>, C4<0>;
L_0x56486c8386e0 .functor AND 1, L_0x56486c838060, L_0x56486c838410, C4<1>, C4<1>;
L_0x56486c838830 .functor AND 1, L_0x56486c838a70, L_0x56486c838ba0, C4<1>, C4<1>;
L_0x56486c8388f0 .functor XOR 1, L_0x56486c838060, L_0x56486c838410, C4<0>, C4<0>;
L_0x56486c838960 .functor OR 1, L_0x56486c8386e0, L_0x56486c838830, C4<0>, C4<0>;
v0x56486c748f30_0 .net "a", 0 0, L_0x56486c838a70;  1 drivers
v0x56486c748af0_0 .net "b", 0 0, L_0x56486c838ba0;  1 drivers
v0x56486c748bb0_0 .net "ci", 0 0, L_0x56486c838410;  alias, 1 drivers
v0x56486c748680_0 .net "co", 0 0, L_0x56486c838960;  alias, 1 drivers
v0x56486c748720_0 .net "out_and1", 0 0, L_0x56486c8386e0;  1 drivers
v0x56486c747230_0 .net "out_and2", 0 0, L_0x56486c838830;  1 drivers
v0x56486c7472d0_0 .net "out_xor", 0 0, L_0x56486c838060;  1 drivers
v0x56486c746df0_0 .net "sum", 0 0, L_0x56486c8388f0;  1 drivers
S_0x56486c7b78a0 .scope module, "adder6" "full_adder" 8 95, 9 3 0, S_0x56486c7e6ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c838e50 .functor XOR 1, L_0x56486c8392b0, L_0x56486c8393f0, C4<0>, C4<0>;
L_0x56486c838ec0 .functor AND 1, L_0x56486c838e50, L_0x56486c838960, C4<1>, C4<1>;
L_0x56486c839010 .functor AND 1, L_0x56486c8392b0, L_0x56486c8393f0, C4<1>, C4<1>;
L_0x56486c8390d0 .functor XOR 1, L_0x56486c838e50, L_0x56486c838960, C4<0>, C4<0>;
L_0x56486c839170 .functor OR 1, L_0x56486c838ec0, L_0x56486c839010, C4<0>, C4<0>;
v0x56486c746a00_0 .net "a", 0 0, L_0x56486c8392b0;  1 drivers
v0x56486c746540_0 .net "b", 0 0, L_0x56486c8393f0;  1 drivers
v0x56486c746600_0 .net "ci", 0 0, L_0x56486c838960;  alias, 1 drivers
v0x56486c7450f0_0 .net "co", 0 0, L_0x56486c839170;  1 drivers
v0x56486c745190_0 .net "out_and1", 0 0, L_0x56486c838ec0;  1 drivers
v0x56486c744d00_0 .net "out_and2", 0 0, L_0x56486c839010;  1 drivers
v0x56486c744870_0 .net "out_xor", 0 0, L_0x56486c838e50;  1 drivers
v0x56486c744910_0 .net "sum", 0 0, L_0x56486c8390d0;  1 drivers
S_0x56486c7e1100 .scope module, "controller" "xctrl" 5 89, 10 7 0, S_0x56486c7e28c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 9 "pc";
    .port_info 3 /INPUT 32 "instruction";
    .port_info 4 /OUTPUT 1 "mem_sel";
    .port_info 5 /OUTPUT 1 "mem_we";
    .port_info 6 /OUTPUT 10 "mem_addr";
    .port_info 7 /INPUT 32 "mem_data_from";
    .port_info 8 /OUTPUT 32 "mem_data_to";
L_0x56486c716670 .functor OR 1, L_0x56486c8133e0, L_0x56486c813660, C4<0>, C4<0>;
L_0x56486c6eb9f0 .functor OR 1, L_0x56486c813980, L_0x56486c813ba0, C4<0>, C4<0>;
L_0x56486c6ec290 .functor OR 1, L_0x56486c716670, L_0x56486c6eb9f0, C4<0>, C4<0>;
L_0x56486c6eb610 .functor OR 1, L_0x56486c813ff0, L_0x56486c8141e0, C4<0>, C4<0>;
L_0x56486c814320 .functor OR 1, L_0x56486c814520, L_0x56486c8148e0, C4<0>, C4<0>;
L_0x56486c6ed2d0 .functor OR 1, L_0x56486c814d50, L_0x56486c815020, C4<0>, C4<0>;
L_0x56486c7de0c0 .functor OR 1, L_0x56486c6ed2d0, L_0x56486c815340, C4<0>, C4<0>;
L_0x56486c63bf50 .functor OR 1, L_0x56486c8156d0, L_0x56486c8159d0, C4<0>, C4<0>;
L_0x56486c816000 .functor AND 1, L_0x56486c7de0c0, L_0x56486c815dd0, C4<1>, C4<1>;
L_0x56486c816110 .functor OR 1, L_0x56486c816000, L_0x56486c63bf50, C4<0>, C4<0>;
L_0x56486c816220 .functor OR 1, L_0x56486c814320, L_0x56486c63bf50, C4<0>, C4<0>;
L_0x56486c816290 .functor OR 1, L_0x56486c816220, L_0x56486c7de0c0, C4<0>, C4<0>;
L_0x56486c8163c0 .functor OR 1, L_0x56486c716670, L_0x56486c814320, C4<0>, C4<0>;
L_0x56486c816aa0 .functor OR 1, L_0x56486c816520, L_0x56486c816850, C4<0>, C4<0>;
L_0x56486c816350 .functor OR 1, L_0x56486c816aa0, L_0x56486c816d20, C4<0>, C4<0>;
L_0x56486c816e60 .functor OR 1, L_0x56486c816350, L_0x56486c8170c0, C4<0>, C4<0>;
L_0x56486c818450 .functor OR 1, L_0x56486c6eb610, L_0x56486c6eb9f0, C4<0>, C4<0>;
L_0x56486c818510 .functor OR 1, L_0x56486c818450, L_0x56486c816110, C4<0>, C4<0>;
L_0x56486c818a80 .functor AND 1, L_0x56486c818510, L_0x56486c818940, C4<1>, C4<1>;
L_0x56486c818f10 .functor AND 1, L_0x56486c818a80, L_0x56486c818dd0, C4<1>, C4<1>;
L_0x56486c8190d0 .functor BUFZ 1, L_0x56486c6eb610, C4<0>, C4<0>, C4<0>;
L_0x56486c819140 .functor BUFZ 32, v0x56486c72ff40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56486c819270 .functor AND 32, v0x56486c72ff40_0, v0x56486c731870_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x56486c8192e0 .functor XOR 32, v0x56486c72ff40_0, v0x56486c731870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56486c7a3bb0_0 .net *"_s0", 31 0, L_0x56486c803310;  1 drivers
v0x56486c7a36b0_0 .net *"_s102", 31 0, L_0x56486c8155e0;  1 drivers
L_0x7fcf37414648 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56486c7a2240_0 .net *"_s105", 27 0, L_0x7fcf37414648;  1 drivers
L_0x7fcf37414690 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x56486c7a2300_0 .net/2u *"_s106", 31 0, L_0x7fcf37414690;  1 drivers
v0x56486c7a1e00_0 .net *"_s108", 0 0, L_0x56486c8156d0;  1 drivers
L_0x7fcf374140a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56486c7a19c0_0 .net *"_s11", 27 0, L_0x7fcf374140a8;  1 drivers
v0x56486c7a1550_0 .net *"_s110", 31 0, L_0x56486c8158e0;  1 drivers
L_0x7fcf374146d8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56486c79ffe0_0 .net *"_s113", 27 0, L_0x7fcf374146d8;  1 drivers
L_0x7fcf37414720 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x56486c79fba0_0 .net/2u *"_s114", 31 0, L_0x7fcf37414720;  1 drivers
v0x56486c79f760_0 .net *"_s116", 0 0, L_0x56486c8159d0;  1 drivers
L_0x7fcf374140f0 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x56486c79f820_0 .net/2u *"_s12", 31 0, L_0x7fcf374140f0;  1 drivers
v0x56486c79f2f0_0 .net *"_s120", 31 0, L_0x56486c815ce0;  1 drivers
L_0x7fcf37414768 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56486c79ee50_0 .net *"_s123", 27 0, L_0x7fcf37414768;  1 drivers
L_0x7fcf374147b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56486c77b030_0 .net/2u *"_s124", 31 0, L_0x7fcf374147b0;  1 drivers
v0x56486c78bab0_0 .net *"_s126", 0 0, L_0x56486c815dd0;  1 drivers
v0x56486c78bb70_0 .net *"_s128", 0 0, L_0x56486c816000;  1 drivers
v0x56486c799720_0 .net *"_s132", 0 0, L_0x56486c816220;  1 drivers
v0x56486c7997c0_0 .net *"_s138", 31 0, L_0x56486c816430;  1 drivers
v0x56486c798ea0_0 .net *"_s14", 0 0, L_0x56486c813660;  1 drivers
L_0x7fcf374147f8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56486c798f60_0 .net *"_s141", 27 0, L_0x7fcf374147f8;  1 drivers
L_0x7fcf37414840 .functor BUFT 1, C4<00000000000000000000000000001100>, C4<0>, C4<0>, C4<0>;
v0x56486c798a30_0 .net/2u *"_s142", 31 0, L_0x7fcf37414840;  1 drivers
v0x56486c798af0_0 .net *"_s144", 0 0, L_0x56486c816520;  1 drivers
v0x56486c7975e0_0 .net *"_s146", 31 0, L_0x56486c816760;  1 drivers
L_0x7fcf37414888 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56486c7971a0_0 .net *"_s149", 27 0, L_0x7fcf37414888;  1 drivers
L_0x7fcf374148d0 .functor BUFT 1, C4<00000000000000000000000000001110>, C4<0>, C4<0>, C4<0>;
v0x56486c796d60_0 .net/2u *"_s150", 31 0, L_0x7fcf374148d0;  1 drivers
v0x56486c7968f0_0 .net *"_s152", 0 0, L_0x56486c816850;  1 drivers
v0x56486c7969b0_0 .net *"_s154", 0 0, L_0x56486c816aa0;  1 drivers
v0x56486c7954a0_0 .net *"_s156", 31 0, L_0x56486c816c30;  1 drivers
L_0x7fcf37414918 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56486c795060_0 .net *"_s159", 27 0, L_0x7fcf37414918;  1 drivers
L_0x7fcf37414960 .functor BUFT 1, C4<00000000000000000000000000001101>, C4<0>, C4<0>, C4<0>;
v0x56486c794c20_0 .net/2u *"_s160", 31 0, L_0x7fcf37414960;  1 drivers
v0x56486c7947b0_0 .net *"_s162", 0 0, L_0x56486c816d20;  1 drivers
v0x56486c794870_0 .net *"_s164", 0 0, L_0x56486c816350;  1 drivers
v0x56486c793360_0 .net *"_s166", 31 0, L_0x56486c816fd0;  1 drivers
L_0x7fcf374149a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56486c793420_0 .net *"_s169", 27 0, L_0x7fcf374149a8;  1 drivers
L_0x7fcf374149f0 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0x56486c792f20_0 .net/2u *"_s170", 31 0, L_0x7fcf374149f0;  1 drivers
v0x56486c792ae0_0 .net *"_s172", 0 0, L_0x56486c8170c0;  1 drivers
v0x56486c792ba0_0 .net *"_s178", 31 0, L_0x56486c817460;  1 drivers
v0x56486c792670_0 .net *"_s18", 31 0, L_0x56486c813840;  1 drivers
L_0x7fcf37414a38 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56486c791220_0 .net *"_s181", 27 0, L_0x7fcf37414a38;  1 drivers
L_0x7fcf37414a80 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x56486c790de0_0 .net/2u *"_s182", 31 0, L_0x7fcf37414a80;  1 drivers
v0x56486c7909a0_0 .net *"_s184", 0 0, L_0x56486c817690;  1 drivers
v0x56486c790a60_0 .net *"_s187", 15 0, L_0x56486c8177d0;  1 drivers
v0x56486c790530_0 .net *"_s189", 15 0, L_0x56486c8179c0;  1 drivers
v0x56486c78f0e0_0 .net *"_s190", 31 0, L_0x56486c817a60;  1 drivers
v0x56486c78eca0_0 .net *"_s193", 0 0, L_0x56486c817cb0;  1 drivers
v0x56486c78e860_0 .net *"_s194", 3 0, L_0x56486c817d50;  1 drivers
v0x56486c78e3f0_0 .net *"_s197", 27 0, L_0x56486c817fb0;  1 drivers
v0x56486c78ce80_0 .net *"_s198", 31 0, L_0x56486c818050;  1 drivers
v0x56486c78ca40_0 .net *"_s202", 0 0, L_0x56486c818450;  1 drivers
v0x56486c78c6a0_0 .net *"_s204", 0 0, L_0x56486c818510;  1 drivers
v0x56486c78c2d0_0 .net *"_s206", 31 0, L_0x56486c8186c0;  1 drivers
L_0x7fcf37414ac8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56486c78bed0_0 .net *"_s209", 21 0, L_0x7fcf37414ac8;  1 drivers
L_0x7fcf37414138 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56486c77b830_0 .net *"_s21", 27 0, L_0x7fcf37414138;  1 drivers
L_0x7fcf37414b10 .functor BUFT 1, C4<00000000000000000000001000010000>, C4<0>, C4<0>, C4<0>;
v0x56486c77b400_0 .net/2u *"_s210", 31 0, L_0x7fcf37414b10;  1 drivers
v0x56486c789600_0 .net *"_s212", 0 0, L_0x56486c818940;  1 drivers
v0x56486c7896c0_0 .net *"_s214", 0 0, L_0x56486c818a80;  1 drivers
v0x56486c7891c0_0 .net *"_s216", 31 0, L_0x56486c818b90;  1 drivers
L_0x7fcf37414b58 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56486c789280_0 .net *"_s219", 21 0, L_0x7fcf37414b58;  1 drivers
L_0x7fcf37414180 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x56486c788d80_0 .net/2u *"_s22", 31 0, L_0x7fcf37414180;  1 drivers
L_0x7fcf37414ba0 .functor BUFT 1, C4<00000000000000000000001000010001>, C4<0>, C4<0>, C4<0>;
v0x56486c788910_0 .net/2u *"_s220", 31 0, L_0x7fcf37414ba0;  1 drivers
v0x56486c7874c0_0 .net *"_s222", 0 0, L_0x56486c818dd0;  1 drivers
v0x56486c787580_0 .net *"_s24", 0 0, L_0x56486c813980;  1 drivers
v0x56486c787080_0 .net *"_s26", 31 0, L_0x56486c813b00;  1 drivers
L_0x7fcf374141c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56486c787140_0 .net *"_s29", 27 0, L_0x7fcf374141c8;  1 drivers
L_0x7fcf37414018 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56486c786c40_0 .net *"_s3", 27 0, L_0x7fcf37414018;  1 drivers
L_0x7fcf37414210 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0x56486c786ce0_0 .net/2u *"_s30", 31 0, L_0x7fcf37414210;  1 drivers
v0x56486c7867d0_0 .net *"_s32", 0 0, L_0x56486c813ba0;  1 drivers
v0x56486c786890_0 .net *"_s38", 31 0, L_0x56486c813e70;  1 drivers
L_0x7fcf37414060 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x56486c785380_0 .net/2u *"_s4", 31 0, L_0x7fcf37414060;  1 drivers
L_0x7fcf37414258 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56486c785440_0 .net *"_s41", 27 0, L_0x7fcf37414258;  1 drivers
L_0x7fcf374142a0 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0x56486c784f40_0 .net/2u *"_s42", 31 0, L_0x7fcf374142a0;  1 drivers
v0x56486c784b00_0 .net *"_s44", 0 0, L_0x56486c813ff0;  1 drivers
v0x56486c784bc0_0 .net *"_s46", 31 0, L_0x56486c814140;  1 drivers
L_0x7fcf374142e8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56486c784690_0 .net *"_s49", 27 0, L_0x7fcf374142e8;  1 drivers
L_0x7fcf37414330 .functor BUFT 1, C4<00000000000000000000000000001011>, C4<0>, C4<0>, C4<0>;
v0x56486c783240_0 .net/2u *"_s50", 31 0, L_0x7fcf37414330;  1 drivers
v0x56486c782e00_0 .net *"_s52", 0 0, L_0x56486c8141e0;  1 drivers
v0x56486c782ec0_0 .net *"_s56", 31 0, L_0x56486c814430;  1 drivers
L_0x7fcf37414378 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56486c7829c0_0 .net *"_s59", 27 0, L_0x7fcf37414378;  1 drivers
v0x56486c782550_0 .net *"_s6", 0 0, L_0x56486c8133e0;  1 drivers
L_0x7fcf374143c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56486c782610_0 .net/2u *"_s60", 31 0, L_0x7fcf374143c0;  1 drivers
v0x56486c781100_0 .net *"_s62", 0 0, L_0x56486c814520;  1 drivers
v0x56486c7811c0_0 .net *"_s64", 31 0, L_0x56486c8146e0;  1 drivers
L_0x7fcf37414408 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56486c780cc0_0 .net *"_s67", 27 0, L_0x7fcf37414408;  1 drivers
L_0x7fcf37414450 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x56486c780880_0 .net/2u *"_s68", 31 0, L_0x7fcf37414450;  1 drivers
v0x56486c780410_0 .net *"_s70", 0 0, L_0x56486c8148e0;  1 drivers
v0x56486c7804d0_0 .net *"_s74", 31 0, L_0x56486c814b50;  1 drivers
L_0x7fcf37414498 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56486c77efc0_0 .net *"_s77", 27 0, L_0x7fcf37414498;  1 drivers
L_0x7fcf374144e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56486c77eb80_0 .net/2u *"_s78", 31 0, L_0x7fcf374144e0;  1 drivers
v0x56486c77e740_0 .net *"_s8", 31 0, L_0x56486c813520;  1 drivers
v0x56486c77e2d0_0 .net *"_s80", 0 0, L_0x56486c814d50;  1 drivers
v0x56486c77e390_0 .net *"_s82", 31 0, L_0x56486c814f30;  1 drivers
L_0x7fcf37414528 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56486c77ce80_0 .net *"_s85", 27 0, L_0x7fcf37414528;  1 drivers
L_0x7fcf37414570 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56486c77ca40_0 .net/2u *"_s86", 31 0, L_0x7fcf37414570;  1 drivers
v0x56486c77c600_0 .net *"_s88", 0 0, L_0x56486c815020;  1 drivers
v0x56486c77c6c0_0 .net *"_s90", 0 0, L_0x56486c6ed2d0;  1 drivers
v0x56486c77c190_0 .net *"_s92", 31 0, L_0x56486c814e90;  1 drivers
L_0x7fcf374145b8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56486c77c250_0 .net *"_s95", 27 0, L_0x7fcf374145b8;  1 drivers
L_0x7fcf37414600 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x56486c77bcf0_0 .net/2u *"_s96", 31 0, L_0x7fcf37414600;  1 drivers
v0x56486c727880_0 .net *"_s98", 0 0, L_0x56486c815340;  1 drivers
v0x56486c727940_0 .var "adder_res", 31 0;
v0x56486c738880_0 .net "alu_arith_ops", 0 0, L_0x56486c7de0c0;  1 drivers
v0x56486c738940_0 .var "alu_carry", 0 0;
v0x56486c738440_0 .net "alu_imm_ops", 0 0, L_0x56486c814320;  1 drivers
v0x56486c738500_0 .net "alu_logic_ops", 0 0, L_0x56486c63bf50;  1 drivers
v0x56486c738000_0 .net "alu_mem_ops", 0 0, L_0x56486c816110;  1 drivers
v0x56486c7380c0_0 .var "alu_negative", 0 0;
v0x56486c737b90_0 .net "alu_ops", 0 0, L_0x56486c816290;  1 drivers
v0x56486c737c30_0 .var "alu_overflow", 0 0;
v0x56486c736740_0 .var "alu_result", 31 0;
v0x56486c736300_0 .net "and_res", 31 0, L_0x56486c819270;  1 drivers
v0x56486c735ec0_0 .net "branch_ops", 0 0, L_0x56486c816e60;  1 drivers
v0x56486c735f80_0 .var "carry_res_n", 0 0;
v0x56486c735a50_0 .var "carry_res_n_1", 31 0;
v0x56486c734600_0 .net "clk", 0 0, v0x56486c8020b0_0;  alias, 1 drivers
v0x56486c7346a0_0 .net/s "imm", 31 0, L_0x56486c8182c0;  1 drivers
v0x56486c7341c0_0 .net "imm_ops", 0 0, L_0x56486c8163c0;  1 drivers
v0x56486c734280_0 .net "instruction", 31 0, v0x56486c7b96b0_0;  alias, 1 drivers
v0x56486c733d80_0 .net "load_imm_ops", 0 0, L_0x56486c716670;  1 drivers
v0x56486c733e40_0 .net "load_mem_ops", 0 0, L_0x56486c6eb9f0;  1 drivers
v0x56486c733910_0 .net "load_ops", 0 0, L_0x56486c6ec290;  1 drivers
v0x56486c7339d0_0 .var "mem_addr", 9 0;
v0x56486c7324c0_0 .net "mem_data_from", 31 0, v0x56486c72af90_0;  alias, 1 drivers
v0x56486c732080_0 .net "mem_data_to", 31 0, L_0x56486c819140;  alias, 1 drivers
v0x56486c732140_0 .net "mem_sel", 0 0, L_0x56486c818f10;  alias, 1 drivers
v0x56486c731c40_0 .net "mem_we", 0 0, L_0x56486c8190d0;  alias, 1 drivers
v0x56486c7317d0_0 .net "opcode", 3 0, L_0x56486c8173c0;  1 drivers
v0x56486c731870_0 .var "operand", 31 0;
v0x56486c730380_0 .var "pc", 8 0;
v0x56486c72ff40_0 .var "regA", 31 0;
v0x56486c72ffe0_0 .var "regB", 31 0;
v0x56486c72fb00_0 .var "regC", 2 0;
v0x56486c72f690_0 .net "rst", 0 0, v0x56486c8030f0_0;  alias, 1 drivers
v0x56486c72f730_0 .net "store_mem_ops", 0 0, L_0x56486c6eb610;  1 drivers
v0x56486c72e240_0 .net "xor_res", 31 0, L_0x56486c8192e0;  1 drivers
E_0x56486c7525a0/0 .event edge, v0x56486c738880_0, v0x56486c727940_0, v0x56486c735f80_0, v0x56486c735a50_0;
E_0x56486c7525a0/1 .event edge, v0x56486c7317d0_0, v0x56486c731870_0, v0x56486c72ff40_0, v0x56486c736300_0;
E_0x56486c7525a0/2 .event edge, v0x56486c72e240_0;
E_0x56486c7525a0 .event/or E_0x56486c7525a0/0, E_0x56486c7525a0/1, E_0x56486c7525a0/2;
E_0x56486c746f10 .event edge, v0x56486c7317d0_0, v0x56486c735a50_0, v0x56486c72ff40_0, v0x56486c731870_0;
E_0x56486c7ec040 .event edge, v0x56486c7317d0_0, v0x56486c72ff40_0, v0x56486c731870_0, v0x56486c735a50_0;
E_0x56486c7ac110 .event edge, v0x56486c7317d0_0, v0x56486c72ff40_0, v0x56486c731870_0;
E_0x56486c7a6160/0 .event edge, v0x56486c733910_0, v0x56486c737b90_0, v0x56486c741cc0_0, v0x56486c72ffe0_0;
E_0x56486c7a6160/1 .event edge, v0x56486c72fb00_0, v0x56486c7341c0_0, v0x56486c7346a0_0, v0x56486c7d69f0_0;
E_0x56486c7a6160/2 .event edge, v0x56486c72af90_0;
E_0x56486c7a6160 .event/or E_0x56486c7a6160/0, E_0x56486c7a6160/1, E_0x56486c7a6160/2;
E_0x56486c7a61a0 .event edge, v0x56486c7317d0_0, v0x56486c72ffe0_0, v0x56486c7346a0_0;
L_0x56486c803310 .concat [ 4 28 0 0], L_0x56486c8173c0, L_0x7fcf37414018;
L_0x56486c8133e0 .cmp/eq 32, L_0x56486c803310, L_0x7fcf37414060;
L_0x56486c813520 .concat [ 4 28 0 0], L_0x56486c8173c0, L_0x7fcf374140a8;
L_0x56486c813660 .cmp/eq 32, L_0x56486c813520, L_0x7fcf374140f0;
L_0x56486c813840 .concat [ 4 28 0 0], L_0x56486c8173c0, L_0x7fcf37414138;
L_0x56486c813980 .cmp/eq 32, L_0x56486c813840, L_0x7fcf37414180;
L_0x56486c813b00 .concat [ 4 28 0 0], L_0x56486c8173c0, L_0x7fcf374141c8;
L_0x56486c813ba0 .cmp/eq 32, L_0x56486c813b00, L_0x7fcf37414210;
L_0x56486c813e70 .concat [ 4 28 0 0], L_0x56486c8173c0, L_0x7fcf37414258;
L_0x56486c813ff0 .cmp/eq 32, L_0x56486c813e70, L_0x7fcf374142a0;
L_0x56486c814140 .concat [ 4 28 0 0], L_0x56486c8173c0, L_0x7fcf374142e8;
L_0x56486c8141e0 .cmp/eq 32, L_0x56486c814140, L_0x7fcf37414330;
L_0x56486c814430 .concat [ 4 28 0 0], L_0x56486c8173c0, L_0x7fcf37414378;
L_0x56486c814520 .cmp/eq 32, L_0x56486c814430, L_0x7fcf374143c0;
L_0x56486c8146e0 .concat [ 4 28 0 0], L_0x56486c8173c0, L_0x7fcf37414408;
L_0x56486c8148e0 .cmp/eq 32, L_0x56486c8146e0, L_0x7fcf37414450;
L_0x56486c814b50 .concat [ 4 28 0 0], L_0x56486c8173c0, L_0x7fcf37414498;
L_0x56486c814d50 .cmp/eq 32, L_0x56486c814b50, L_0x7fcf374144e0;
L_0x56486c814f30 .concat [ 4 28 0 0], L_0x56486c8173c0, L_0x7fcf37414528;
L_0x56486c815020 .cmp/eq 32, L_0x56486c814f30, L_0x7fcf37414570;
L_0x56486c814e90 .concat [ 4 28 0 0], L_0x56486c8173c0, L_0x7fcf374145b8;
L_0x56486c815340 .cmp/eq 32, L_0x56486c814e90, L_0x7fcf37414600;
L_0x56486c8155e0 .concat [ 4 28 0 0], L_0x56486c8173c0, L_0x7fcf37414648;
L_0x56486c8156d0 .cmp/eq 32, L_0x56486c8155e0, L_0x7fcf37414690;
L_0x56486c8158e0 .concat [ 4 28 0 0], L_0x56486c8173c0, L_0x7fcf374146d8;
L_0x56486c8159d0 .cmp/eq 32, L_0x56486c8158e0, L_0x7fcf37414720;
L_0x56486c815ce0 .concat [ 4 28 0 0], L_0x56486c8173c0, L_0x7fcf37414768;
L_0x56486c815dd0 .cmp/ne 32, L_0x56486c815ce0, L_0x7fcf374147b0;
L_0x56486c816430 .concat [ 4 28 0 0], L_0x56486c8173c0, L_0x7fcf374147f8;
L_0x56486c816520 .cmp/eq 32, L_0x56486c816430, L_0x7fcf37414840;
L_0x56486c816760 .concat [ 4 28 0 0], L_0x56486c8173c0, L_0x7fcf37414888;
L_0x56486c816850 .cmp/eq 32, L_0x56486c816760, L_0x7fcf374148d0;
L_0x56486c816c30 .concat [ 4 28 0 0], L_0x56486c8173c0, L_0x7fcf37414918;
L_0x56486c816d20 .cmp/eq 32, L_0x56486c816c30, L_0x7fcf37414960;
L_0x56486c816fd0 .concat [ 4 28 0 0], L_0x56486c8173c0, L_0x7fcf374149a8;
L_0x56486c8170c0 .cmp/eq 32, L_0x56486c816fd0, L_0x7fcf374149f0;
L_0x56486c8173c0 .part v0x56486c7b96b0_0, 28, 4;
L_0x56486c817460 .concat [ 4 28 0 0], L_0x56486c8173c0, L_0x7fcf37414a38;
L_0x56486c817690 .cmp/eq 32, L_0x56486c817460, L_0x7fcf37414a80;
L_0x56486c8177d0 .part v0x56486c7b96b0_0, 0, 16;
L_0x56486c8179c0 .part v0x56486c72ff40_0, 0, 16;
L_0x56486c817a60 .concat [ 16 16 0 0], L_0x56486c8179c0, L_0x56486c8177d0;
L_0x56486c817cb0 .part v0x56486c7b96b0_0, 27, 1;
L_0x56486c817d50 .concat [ 1 1 1 1], L_0x56486c817cb0, L_0x56486c817cb0, L_0x56486c817cb0, L_0x56486c817cb0;
L_0x56486c817fb0 .part v0x56486c7b96b0_0, 0, 28;
L_0x56486c818050 .concat [ 28 4 0 0], L_0x56486c817fb0, L_0x56486c817d50;
L_0x56486c8182c0 .functor MUXZ 32, L_0x56486c818050, L_0x56486c817a60, L_0x56486c817690, C4<>;
L_0x56486c8186c0 .concat [ 10 22 0 0], v0x56486c7339d0_0, L_0x7fcf37414ac8;
L_0x56486c818940 .cmp/ne 32, L_0x56486c8186c0, L_0x7fcf37414b10;
L_0x56486c818b90 .concat [ 10 22 0 0], v0x56486c7339d0_0, L_0x7fcf37414b58;
L_0x56486c818dd0 .cmp/ne 32, L_0x56486c818b90, L_0x7fcf37414ba0;
S_0x56486c7dff90 .scope module, "convert_final_result" "convert_Neg_to_Pos" 5 196, 11 3 0, S_0x56486c7e28c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "complement1_sel";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /INPUT 1 "ci";
    .port_info 6 /OUTPUT 1 "sign";
    .port_info 7 /OUTPUT 8 "sum";
    .port_info 8 /OUTPUT 1 "complement1_finish";
L_0x7fcf37414cc0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
L_0x56486c819b40 .functor XOR 8, v0x56486c7fe650_0, L_0x7fcf37414cc0, C4<00000000>, C4<00000000>;
L_0x7fcf37414d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x56486c705100_0 .net/2u *"_s4", 2 0, L_0x7fcf37414d08;  1 drivers
L_0x7fcf37414d50 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x56486c704cc0_0 .net/2u *"_s8", 2 0, L_0x7fcf37414d50;  1 drivers
v0x56486c6cf2b0_0 .net "a", 7 0, v0x56486c7fe650_0;  alias, 1 drivers
v0x56486c6cf370_0 .net "a_xor", 7 0, L_0x56486c819b40;  1 drivers
v0x56486c6e7760_0 .net "aux1", 0 0, L_0x56486c81a130;  1 drivers
v0x56486c6e72c0_0 .net "aux2", 0 0, L_0x56486c81a6c0;  1 drivers
v0x56486c6e0bc0_0 .net "aux3", 0 0, L_0x56486c81acc0;  1 drivers
v0x56486c6db760_0 .net "aux4", 0 0, L_0x56486c81b2c0;  1 drivers
v0x56486c7b8020_0 .net "aux5", 0 0, L_0x56486c81b880;  1 drivers
v0x56486c7b80c0_0 .net "aux6", 0 0, L_0x56486c81be90;  1 drivers
v0x56486c7cc1c0_0 .net "aux7", 0 0, L_0x56486c81c440;  1 drivers
v0x56486c7dbde0_0 .net "aux_xor", 7 0, L_0x7fcf37414cc0;  1 drivers
L_0x7fcf37414d98 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56486c7dbe80_0 .net "b", 7 0, L_0x7fcf37414d98;  1 drivers
L_0x7fcf37414de0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56486c7db9a0_0 .net "ci", 0 0, L_0x7fcf37414de0;  1 drivers
v0x56486c7dba40_0 .net "clk", 0 0, v0x56486c8020b0_0;  alias, 1 drivers
v0x56486c7db560_0 .net "complement1_finish", 0 0, L_0x56486c819cf0;  alias, 1 drivers
v0x56486c7db600_0 .net "complement1_finish_aux", 0 0, L_0x56486c819c00;  1 drivers
v0x56486c7db0f0_0 .net "complement1_sel", 0 0, L_0x56486c81d040;  1 drivers
v0x56486c7db190_0 .var "counter", 2 0;
v0x56486c7d9ca0_0 .net "rst", 0 0, v0x56486c8030f0_0;  alias, 1 drivers
v0x56486c7d9d40_0 .var "sign", 0 0;
v0x56486c7d9860_0 .var "sum", 7 0;
v0x56486c7d9920_0 .net "sum_aux", 7 0, L_0x56486c81ccd0;  1 drivers
L_0x56486c819c00 .cmp/eq 3, v0x56486c7db190_0, L_0x7fcf37414d08;
L_0x56486c819cf0 .cmp/eq 3, v0x56486c7db190_0, L_0x7fcf37414d50;
L_0x56486c81a240 .part L_0x56486c819b40, 0, 1;
L_0x56486c81a330 .part L_0x7fcf37414d98, 0, 1;
L_0x56486c81a7d0 .part L_0x56486c819b40, 1, 1;
L_0x56486c81a870 .part L_0x7fcf37414d98, 1, 1;
L_0x56486c81add0 .part L_0x56486c819b40, 2, 1;
L_0x56486c81af00 .part L_0x7fcf37414d98, 2, 1;
L_0x56486c81b3d0 .part L_0x56486c819b40, 3, 1;
L_0x56486c81b470 .part L_0x7fcf37414d98, 3, 1;
L_0x56486c81b990 .part L_0x56486c819b40, 4, 1;
L_0x56486c81ba30 .part L_0x7fcf37414d98, 4, 1;
L_0x56486c81bfa0 .part L_0x56486c819b40, 5, 1;
L_0x56486c81c040 .part L_0x7fcf37414d98, 5, 1;
L_0x56486c81c550 .part L_0x56486c819b40, 6, 1;
L_0x56486c81c5f0 .part L_0x7fcf37414d98, 6, 1;
L_0x56486c81caf0 .part L_0x56486c819b40, 7, 1;
L_0x56486c81cb90 .part L_0x7fcf37414d98, 7, 1;
LS_0x56486c81ccd0_0_0 .concat8 [ 1 1 1 1], L_0x56486c81a0c0, L_0x56486c81a620, L_0x56486c81ac20, L_0x56486c81b220;
LS_0x56486c81ccd0_0_4 .concat8 [ 1 1 1 1], L_0x56486c81b7e0, L_0x56486c81bdf0, L_0x56486c81c3a0, L_0x56486c81c940;
L_0x56486c81ccd0 .concat8 [ 4 4 0 0], LS_0x56486c81ccd0_0_0, LS_0x56486c81ccd0_0_4;
S_0x56486c716e10 .scope module, "adder0" "full_adder" 11 32, 9 3 0, S_0x56486c7dff90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c819e30 .functor XOR 1, L_0x56486c81a240, L_0x56486c81a330, C4<0>, C4<0>;
L_0x56486c819ea0 .functor AND 1, L_0x56486c819e30, L_0x7fcf37414de0, C4<1>, C4<1>;
L_0x56486c819fb0 .functor AND 1, L_0x56486c81a240, L_0x56486c81a330, C4<1>, C4<1>;
L_0x56486c81a0c0 .functor XOR 1, L_0x56486c819e30, L_0x7fcf37414de0, C4<0>, C4<0>;
L_0x56486c81a130 .functor OR 1, L_0x56486c819ea0, L_0x56486c819fb0, C4<0>, C4<0>;
v0x56486c72d9c0_0 .net "a", 0 0, L_0x56486c81a240;  1 drivers
v0x56486c72d550_0 .net "b", 0 0, L_0x56486c81a330;  1 drivers
v0x56486c72d610_0 .net "ci", 0 0, L_0x7fcf37414de0;  alias, 1 drivers
v0x56486c72c100_0 .net "co", 0 0, L_0x56486c81a130;  alias, 1 drivers
v0x56486c72c1c0_0 .net "out_and1", 0 0, L_0x56486c819ea0;  1 drivers
v0x56486c72bcc0_0 .net "out_and2", 0 0, L_0x56486c819fb0;  1 drivers
v0x56486c72bd80_0 .net "out_xor", 0 0, L_0x56486c819e30;  1 drivers
v0x56486c72b880_0 .net "sum", 0 0, L_0x56486c81a0c0;  1 drivers
S_0x56486c6f8a40 .scope module, "adder1" "full_adder" 11 42, 9 3 0, S_0x56486c7dff90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c81a400 .functor XOR 1, L_0x56486c81a7d0, L_0x56486c81a870, C4<0>, C4<0>;
L_0x56486c81a470 .functor AND 1, L_0x56486c81a400, L_0x56486c81a130, C4<1>, C4<1>;
L_0x56486c81a560 .functor AND 1, L_0x56486c81a7d0, L_0x56486c81a870, C4<1>, C4<1>;
L_0x56486c81a620 .functor XOR 1, L_0x56486c81a400, L_0x56486c81a130, C4<0>, C4<0>;
L_0x56486c81a6c0 .functor OR 1, L_0x56486c81a470, L_0x56486c81a560, C4<0>, C4<0>;
v0x56486c72b410_0 .net "a", 0 0, L_0x56486c81a7d0;  1 drivers
v0x56486c729e10_0 .net "b", 0 0, L_0x56486c81a870;  1 drivers
v0x56486c729ed0_0 .net "ci", 0 0, L_0x56486c81a130;  alias, 1 drivers
v0x56486c7299d0_0 .net "co", 0 0, L_0x56486c81a6c0;  alias, 1 drivers
v0x56486c729a70_0 .net "out_and1", 0 0, L_0x56486c81a470;  1 drivers
v0x56486c729590_0 .net "out_and2", 0 0, L_0x56486c81a560;  1 drivers
v0x56486c729630_0 .net "out_xor", 0 0, L_0x56486c81a400;  1 drivers
v0x56486c729120_0 .net "sum", 0 0, L_0x56486c81a620;  1 drivers
S_0x56486c727420 .scope module, "adder2" "full_adder" 11 52, 9 3 0, S_0x56486c7dff90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c81a9a0 .functor XOR 1, L_0x56486c81add0, L_0x56486c81af00, C4<0>, C4<0>;
L_0x56486c81aa10 .functor AND 1, L_0x56486c81a9a0, L_0x56486c81a6c0, C4<1>, C4<1>;
L_0x56486c81ab60 .functor AND 1, L_0x56486c81add0, L_0x56486c81af00, C4<1>, C4<1>;
L_0x56486c81ac20 .functor XOR 1, L_0x56486c81a9a0, L_0x56486c81a6c0, C4<0>, C4<0>;
L_0x56486c81acc0 .functor OR 1, L_0x56486c81aa10, L_0x56486c81ab60, C4<0>, C4<0>;
v0x56486c728c80_0 .net "a", 0 0, L_0x56486c81add0;  1 drivers
v0x56486c728d40_0 .net "b", 0 0, L_0x56486c81af00;  1 drivers
v0x56486c713f30_0 .net "ci", 0 0, L_0x56486c81a6c0;  alias, 1 drivers
v0x56486c713af0_0 .net "co", 0 0, L_0x56486c81acc0;  alias, 1 drivers
v0x56486c713b90_0 .net "out_and1", 0 0, L_0x56486c81aa10;  1 drivers
v0x56486c7136b0_0 .net "out_and2", 0 0, L_0x56486c81ab60;  1 drivers
v0x56486c713770_0 .net "out_xor", 0 0, L_0x56486c81a9a0;  1 drivers
v0x56486c713240_0 .net "sum", 0 0, L_0x56486c81ac20;  1 drivers
S_0x56486c726730 .scope module, "adder3" "full_adder" 11 62, 9 3 0, S_0x56486c7dff90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c81aff0 .functor XOR 1, L_0x56486c81b3d0, L_0x56486c81b470, C4<0>, C4<0>;
L_0x56486c81b060 .functor AND 1, L_0x56486c81aff0, L_0x56486c81acc0, C4<1>, C4<1>;
L_0x56486c81b160 .functor AND 1, L_0x56486c81b3d0, L_0x56486c81b470, C4<1>, C4<1>;
L_0x56486c81b220 .functor XOR 1, L_0x56486c81aff0, L_0x56486c81acc0, C4<0>, C4<0>;
L_0x56486c81b2c0 .functor OR 1, L_0x56486c81b060, L_0x56486c81b160, C4<0>, C4<0>;
v0x56486c711df0_0 .net "a", 0 0, L_0x56486c81b3d0;  1 drivers
v0x56486c7119b0_0 .net "b", 0 0, L_0x56486c81b470;  1 drivers
v0x56486c711a70_0 .net "ci", 0 0, L_0x56486c81acc0;  alias, 1 drivers
v0x56486c711570_0 .net "co", 0 0, L_0x56486c81b2c0;  alias, 1 drivers
v0x56486c711610_0 .net "out_and1", 0 0, L_0x56486c81b060;  1 drivers
v0x56486c711100_0 .net "out_and2", 0 0, L_0x56486c81b160;  1 drivers
v0x56486c7111a0_0 .net "out_xor", 0 0, L_0x56486c81aff0;  1 drivers
v0x56486c70fcb0_0 .net "sum", 0 0, L_0x56486c81b220;  1 drivers
S_0x56486c725aa0 .scope module, "adder4" "full_adder" 11 72, 9 3 0, S_0x56486c7dff90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c81b600 .functor XOR 1, L_0x56486c81b990, L_0x56486c81ba30, C4<0>, C4<0>;
L_0x56486c81b670 .functor AND 1, L_0x56486c81b600, L_0x56486c81b2c0, C4<1>, C4<1>;
L_0x56486c81b770 .functor AND 1, L_0x56486c81b990, L_0x56486c81ba30, C4<1>, C4<1>;
L_0x56486c81b7e0 .functor XOR 1, L_0x56486c81b600, L_0x56486c81b2c0, C4<0>, C4<0>;
L_0x56486c81b880 .functor OR 1, L_0x56486c81b670, L_0x56486c81b770, C4<0>, C4<0>;
v0x56486c70f870_0 .net "a", 0 0, L_0x56486c81b990;  1 drivers
v0x56486c70f430_0 .net "b", 0 0, L_0x56486c81ba30;  1 drivers
v0x56486c70f4f0_0 .net "ci", 0 0, L_0x56486c81b2c0;  alias, 1 drivers
v0x56486c70efc0_0 .net "co", 0 0, L_0x56486c81b880;  alias, 1 drivers
v0x56486c70f060_0 .net "out_and1", 0 0, L_0x56486c81b670;  1 drivers
v0x56486c70db70_0 .net "out_and2", 0 0, L_0x56486c81b770;  1 drivers
v0x56486c70dc10_0 .net "out_xor", 0 0, L_0x56486c81b600;  1 drivers
v0x56486c70d730_0 .net "sum", 0 0, L_0x56486c81b7e0;  1 drivers
S_0x56486c771d90 .scope module, "adder5" "full_adder" 11 82, 9 3 0, S_0x56486c7dff90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c81bb40 .functor XOR 1, L_0x56486c81bfa0, L_0x56486c81c040, C4<0>, C4<0>;
L_0x56486c81bbb0 .functor AND 1, L_0x56486c81bb40, L_0x56486c81b880, C4<1>, C4<1>;
L_0x56486c81bd30 .functor AND 1, L_0x56486c81bfa0, L_0x56486c81c040, C4<1>, C4<1>;
L_0x56486c81bdf0 .functor XOR 1, L_0x56486c81bb40, L_0x56486c81b880, C4<0>, C4<0>;
L_0x56486c81be90 .functor OR 1, L_0x56486c81bbb0, L_0x56486c81bd30, C4<0>, C4<0>;
v0x56486c70d2f0_0 .net "a", 0 0, L_0x56486c81bfa0;  1 drivers
v0x56486c70d3b0_0 .net "b", 0 0, L_0x56486c81c040;  1 drivers
v0x56486c70ce80_0 .net "ci", 0 0, L_0x56486c81b880;  alias, 1 drivers
v0x56486c70cf20_0 .net "co", 0 0, L_0x56486c81be90;  alias, 1 drivers
v0x56486c70ba30_0 .net "out_and1", 0 0, L_0x56486c81bbb0;  1 drivers
v0x56486c70b5f0_0 .net "out_and2", 0 0, L_0x56486c81bd30;  1 drivers
v0x56486c70b6b0_0 .net "out_xor", 0 0, L_0x56486c81bb40;  1 drivers
v0x56486c70b1b0_0 .net "sum", 0 0, L_0x56486c81bdf0;  1 drivers
S_0x56486c762060 .scope module, "adder6" "full_adder" 11 92, 9 3 0, S_0x56486c7dff90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c81bad0 .functor XOR 1, L_0x56486c81c550, L_0x56486c81c5f0, C4<0>, C4<0>;
L_0x56486c81c160 .functor AND 1, L_0x56486c81bad0, L_0x56486c81be90, C4<1>, C4<1>;
L_0x56486c81c2e0 .functor AND 1, L_0x56486c81c550, L_0x56486c81c5f0, C4<1>, C4<1>;
L_0x56486c81c3a0 .functor XOR 1, L_0x56486c81bad0, L_0x56486c81be90, C4<0>, C4<0>;
L_0x56486c81c440 .functor OR 1, L_0x56486c81c160, L_0x56486c81c2e0, C4<0>, C4<0>;
v0x56486c70ad40_0 .net "a", 0 0, L_0x56486c81c550;  1 drivers
v0x56486c7098f0_0 .net "b", 0 0, L_0x56486c81c5f0;  1 drivers
v0x56486c7099b0_0 .net "ci", 0 0, L_0x56486c81be90;  alias, 1 drivers
v0x56486c7094b0_0 .net "co", 0 0, L_0x56486c81c440;  alias, 1 drivers
v0x56486c709550_0 .net "out_and1", 0 0, L_0x56486c81c160;  1 drivers
v0x56486c709070_0 .net "out_and2", 0 0, L_0x56486c81c2e0;  1 drivers
v0x56486c709110_0 .net "out_xor", 0 0, L_0x56486c81bad0;  1 drivers
v0x56486c708c00_0 .net "sum", 0 0, L_0x56486c81c3a0;  1 drivers
S_0x56486c7709b0 .scope module, "adder7" "full_adder" 11 102, 9 3 0, S_0x56486c7dff90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c81c720 .functor XOR 1, L_0x56486c81caf0, L_0x56486c81cb90, C4<0>, C4<0>;
L_0x56486c81c790 .functor AND 1, L_0x56486c81c720, L_0x56486c81c440, C4<1>, C4<1>;
L_0x56486c81c880 .functor AND 1, L_0x56486c81caf0, L_0x56486c81cb90, C4<1>, C4<1>;
L_0x56486c81c940 .functor XOR 1, L_0x56486c81c720, L_0x56486c81c440, C4<0>, C4<0>;
L_0x56486c81c9e0 .functor OR 1, L_0x56486c81c790, L_0x56486c81c880, C4<0>, C4<0>;
v0x56486c7077b0_0 .net "a", 0 0, L_0x56486c81caf0;  1 drivers
v0x56486c707370_0 .net "b", 0 0, L_0x56486c81cb90;  1 drivers
v0x56486c707430_0 .net "ci", 0 0, L_0x56486c81c440;  alias, 1 drivers
v0x56486c706f30_0 .net "co", 0 0, L_0x56486c81c9e0;  1 drivers
v0x56486c706fd0_0 .net "out_and1", 0 0, L_0x56486c81c790;  1 drivers
v0x56486c706ac0_0 .net "out_and2", 0 0, L_0x56486c81c880;  1 drivers
v0x56486c706b60_0 .net "out_xor", 0 0, L_0x56486c81c720;  1 drivers
v0x56486c705540_0 .net "sum", 0 0, L_0x56486c81c940;  1 drivers
S_0x56486c76e870 .scope module, "cprint" "xcprint" 5 262, 12 4 0, S_0x56486c7e28c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 8 "data_in";
v0x56486c7d9420_0 .net "clk", 0 0, v0x56486c8020b0_0;  alias, 1 drivers
v0x56486c7d94e0_0 .net "data_in", 7 0, L_0x56486c839620;  1 drivers
v0x56486c7d8fb0_0 .net "sel", 0 0, L_0x56486c839530;  1 drivers
S_0x56486c76c730 .scope module, "displayDecoder" "xdispDecoder" 5 208, 13 3 0, S_0x56486c7e28c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "btn2_sel";
    .port_info 3 /INPUT 1 "display_sel";
    .port_info 4 /INPUT 8 "Sw";
    .port_info 5 /INPUT 1 "wr_enable";
    .port_info 6 /INPUT 8 "bin";
    .port_info 7 /INPUT 1 "sgn";
    .port_info 8 /INPUT 2 "dot";
    .port_info 9 /OUTPUT 4 "disp_select";
    .port_info 10 /OUTPUT 8 "disp_value";
v0x56486c7d7720_0 .net "LED_activating_counter", 1 0, L_0x56486c81d100;  1 drivers
v0x56486c7d72e0_0 .net "Sw", 7 0, v0x56486c801ff0_0;  alias, 1 drivers
v0x56486c7d73a0_0 .var "aaa", 0 0;
v0x56486c7d6e70_0 .var "aux", 4 0;
v0x56486c7d6f30_0 .var "bbb", 0 0;
v0x56486c7d5a20_0 .var "bcd", 11 0;
v0x56486c7d55e0_0 .net "bin", 7 0, v0x56486c7d9860_0;  alias, 1 drivers
v0x56486c7d56a0_0 .var "bin_reg", 7 0;
v0x56486c7d51a0_0 .net "btn2_sel", 0 0, v0x56486c801c10_0;  alias, 1 drivers
v0x56486c7d5240_0 .net "clk", 0 0, v0x56486c8020b0_0;  alias, 1 drivers
v0x56486c7d4d30_0 .var "disp_dot", 1 0;
v0x56486c7d4dd0_0 .var "disp_select", 3 0;
v0x56486c7d38e0_0 .var "disp_value", 7 0;
v0x56486c7d34a0_0 .net "display_sel", 0 0, v0x56486c710c80_0;  alias, 1 drivers
L_0x7fcf37414e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56486c7d3540_0 .net "dot", 1 0, L_0x7fcf37414e28;  1 drivers
v0x56486c7d3060_0 .var "j", 3 0;
v0x56486c7d2bf0_0 .var "msg", 2 0;
v0x56486c7d2c90_0 .var "refresh_counter", 19 0;
v0x56486c7d1360_0 .net "rst", 0 0, v0x56486c8030f0_0;  alias, 1 drivers
v0x56486c7d1400_0 .net "sgn", 0 0, v0x56486c7d9d40_0;  alias, 1 drivers
v0x56486c7d0f20_0 .net "wr_enable", 0 0, L_0x56486c8190d0;  alias, 1 drivers
E_0x56486c708d20/0 .event edge, v0x56486c7d7720_0, v0x56486c7d2bf0_0, v0x56486c7d5a20_0, v0x56486c7d3540_0;
E_0x56486c708d20/1 .event edge, v0x56486c7d9d40_0, v0x56486c7d73a0_0, v0x56486c7d0630_0;
E_0x56486c708d20 .event/or E_0x56486c708d20/0, E_0x56486c708d20/1;
E_0x56486c7d90d0 .event edge, v0x56486c7d6e70_0, v0x56486c7d4d30_0;
E_0x56486c72b9a0 .event edge, v0x56486c7d5a20_0, v0x56486c7d56a0_0;
L_0x56486c81d100 .part v0x56486c7d2c90_0, 18, 2;
S_0x56486c76a5f0 .scope module, "ram" "xram" 5 106, 14 4 0, S_0x56486c7e28c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 9 "pc";
    .port_info 2 /OUTPUT 32 "instruction";
    .port_info 3 /INPUT 1 "data_sel";
    .port_info 4 /INPUT 1 "data_we";
    .port_info 5 /INPUT 9 "data_addr";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "data_out";
L_0x56486c8194b0 .functor BUFZ 9, L_0x56486c818620, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x56486c819520 .functor BUFZ 1, L_0x56486c8190d0, C4<0>, C4<0>, C4<0>;
L_0x56486c819590 .functor BUFZ 32, L_0x56486c819140, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56486c819600 .functor BUFZ 1, v0x56486c706640_0, C4<0>, C4<0>, C4<0>;
L_0x56486c819670 .functor BUFZ 32, v0x56486c7ce350_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56486c7cf4e0_0 .net "clk", 0 0, v0x56486c8020b0_0;  alias, 1 drivers
v0x56486c7cf5a0_0 .net "data_addr", 8 0, L_0x56486c818620;  1 drivers
v0x56486c7cf0a0_0 .net "data_addr_int", 8 0, L_0x56486c8194b0;  1 drivers
v0x56486c7cec60_0 .net "data_en_int", 0 0, L_0x56486c819600;  1 drivers
v0x56486c7ced20_0 .net "data_in", 31 0, L_0x56486c819140;  alias, 1 drivers
v0x56486c7ce7f0_0 .net "data_in_int", 31 0, L_0x56486c819590;  1 drivers
v0x56486c7ce8b0_0 .net "data_out", 31 0, L_0x56486c819670;  alias, 1 drivers
v0x56486c7ce350_0 .var "data_out_int", 31 0;
v0x56486c7ce3f0_0 .net "data_sel", 0 0, v0x56486c706640_0;  alias, 1 drivers
v0x56486c7b9a40_0 .net "data_we", 0 0, L_0x56486c8190d0;  alias, 1 drivers
v0x56486c7b9ae0_0 .net "data_we_int", 0 0, L_0x56486c819520;  1 drivers
L_0x7fcf37414be8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56486c7b9610_0 .net "instr_en", 0 0, L_0x7fcf37414be8;  1 drivers
v0x56486c7b96b0_0 .var "instruction", 31 0;
v0x56486c7c96f0 .array "mem", 0 511, 31 0;
v0x56486c7c9790_0 .net "pc", 8 0, v0x56486c730380_0;  alias, 1 drivers
S_0x56486c7684b0 .scope module, "real_alu" "xALU" 5 237, 15 3 0, S_0x56486c7e28c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "alu_sel";
    .port_info 3 /INPUT 1 "wr_enable";
    .port_info 4 /INPUT 8 "first_nr";
    .port_info 5 /INPUT 8 "second_nr";
    .port_info 6 /INPUT 4 "operation";
    .port_info 7 /OUTPUT 8 "result_uncoded";
    .port_info 8 /OUTPUT 1 "alu_done";
L_0x7fcf37414e70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x56486c81d1a0 .functor XNOR 1, L_0x56486c81df60, L_0x7fcf37414e70, C4<0>, C4<0>;
L_0x7fcf37414eb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x56486c81d260 .functor XNOR 1, L_0x56486c82a750, L_0x7fcf37414eb8, C4<0>, C4<0>;
L_0x56486c81d370 .functor OR 1, L_0x56486c81d1a0, L_0x56486c81d260, C4<0>, C4<0>;
L_0x7fcf37414f00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x56486c81d480 .functor XNOR 1, L_0x56486c8332b0, L_0x7fcf37414f00, C4<0>, C4<0>;
L_0x56486c81d590 .functor OR 1, L_0x56486c81d370, L_0x56486c81d480, C4<0>, C4<0>;
L_0x56486c81d740 .functor AND 1, v0x56486c77de50_0, L_0x56486c81d6a0, C4<1>, C4<1>;
L_0x56486c81d840 .functor AND 1, L_0x56486c81d740, L_0x56486c8190d0, C4<1>, C4<1>;
L_0x56486c81d9f0 .functor AND 1, v0x56486c77de50_0, L_0x56486c81d950, C4<1>, C4<1>;
L_0x56486c81db40 .functor AND 1, L_0x56486c81d9f0, L_0x56486c8190d0, C4<1>, C4<1>;
L_0x56486c81dca0 .functor AND 1, v0x56486c77de50_0, L_0x56486c81dc00, C4<1>, C4<1>;
L_0x56486c81dd60 .functor AND 1, L_0x56486c81dca0, L_0x56486c8190d0, C4<1>, C4<1>;
v0x56486c7fceb0_0 .net/2u *"_s0", 0 0, L_0x7fcf37414e70;  1 drivers
v0x56486c7fcfb0_0 .net/2u *"_s10", 0 0, L_0x7fcf37414f00;  1 drivers
v0x56486c7fd090_0 .net *"_s12", 0 0, L_0x56486c81d480;  1 drivers
v0x56486c7fd130_0 .net *"_s17", 0 0, L_0x56486c81d6a0;  1 drivers
v0x56486c7fd210_0 .net *"_s18", 0 0, L_0x56486c81d740;  1 drivers
v0x56486c7fd2f0_0 .net *"_s2", 0 0, L_0x56486c81d1a0;  1 drivers
v0x56486c7fd3b0_0 .net *"_s23", 0 0, L_0x56486c81d950;  1 drivers
v0x56486c7fd490_0 .net *"_s24", 0 0, L_0x56486c81d9f0;  1 drivers
v0x56486c7fd570_0 .net *"_s29", 0 0, L_0x56486c81dc00;  1 drivers
v0x56486c7fd650_0 .net *"_s30", 0 0, L_0x56486c81dca0;  1 drivers
v0x56486c7fd730_0 .net/2u *"_s4", 0 0, L_0x7fcf37414eb8;  1 drivers
v0x56486c7fd810_0 .net *"_s6", 0 0, L_0x56486c81d260;  1 drivers
v0x56486c7fd8d0_0 .net *"_s8", 0 0, L_0x56486c81d370;  1 drivers
v0x56486c7fd990_0 .var "alu_done", 0 0;
v0x56486c7fda30_0 .net "alu_done_aux", 0 0, L_0x56486c81d590;  1 drivers
v0x56486c7fdad0_0 .net "alu_sel", 0 0, v0x56486c77de50_0;  alias, 1 drivers
v0x56486c7fdb70_0 .net "clk", 0 0, v0x56486c8020b0_0;  alias, 1 drivers
v0x56486c7fdd20_0 .net "div_sel", 0 0, L_0x56486c81dd60;  1 drivers
v0x56486c7fddc0_0 .net "division_done", 0 0, L_0x56486c8332b0;  1 drivers
v0x56486c7fde90_0 .net "done_sum", 0 0, L_0x56486c81df60;  1 drivers
v0x56486c7fdf60_0 .net "first_nr", 7 0, v0x56486c7a8260_0;  alias, 1 drivers
v0x56486c7fe030_0 .var "first_nr_reg", 7 0;
v0x56486c7fe0d0_0 .net "mult_sel", 0 0, L_0x56486c81db40;  1 drivers
v0x56486c7fe1a0_0 .net "multiply_done", 0 0, L_0x56486c82a750;  1 drivers
v0x56486c7fe270_0 .net "operation", 3 0, v0x56486c7a6080_0;  alias, 1 drivers
v0x56486c7fe340_0 .var "operation_reg", 3 0;
v0x56486c7fe3e0_0 .net "result_finish_adder", 7 0, v0x56486c73d7f0_0;  1 drivers
v0x56486c7fe4b0_0 .net "result_finish_div", 7 0, v0x56486c57f660_0;  1 drivers
v0x56486c7fe580_0 .net "result_finish_mult", 7 0, v0x56486c7fc630_0;  1 drivers
v0x56486c7fe650_0 .var "result_uncoded", 7 0;
v0x56486c7fe720_0 .net "rst", 0 0, v0x56486c8030f0_0;  alias, 1 drivers
v0x56486c7fe7c0_0 .net "second_nr", 7 0, v0x56486c7a5ce0_0;  alias, 1 drivers
v0x56486c7fe890_0 .var "second_nr_reg", 7 0;
v0x56486c7fe930_0 .net "sum_sel", 0 0, L_0x56486c81d840;  1 drivers
v0x56486c7fea00_0 .net "wr_enable", 0 0, L_0x56486c8190d0;  alias, 1 drivers
L_0x56486c81d6a0 .part v0x56486c7a6080_0, 0, 1;
L_0x56486c81d950 .part v0x56486c7a6080_0, 1, 1;
L_0x56486c81dc00 .part v0x56486c7a6080_0, 2, 1;
S_0x56486c766370 .scope module, "adder8bits" "full_adder_8bits" 15 34, 16 3 0, S_0x56486c7684b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /OUTPUT 1 "done_sum";
    .port_info 6 /OUTPUT 8 "sum";
L_0x7fcf37414f90 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x56486c7cdea0_0 .net/2u *"_s2", 3 0, L_0x7fcf37414f90;  1 drivers
L_0x7fcf37414fd8 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x56486c7cdf80_0 .net/2u *"_s6", 3 0, L_0x7fcf37414fd8;  1 drivers
v0x56486c7cd6f0_0 .net "a", 7 0, v0x56486c7fe030_0;  1 drivers
v0x56486c7cd7b0_0 .net "aux1", 0 0, L_0x56486c81e3e0;  1 drivers
v0x56486c7bb7b0_0 .net "aux2", 0 0, L_0x56486c81ea60;  1 drivers
v0x56486c7bb000_0 .net "aux3", 0 0, L_0x56486c81ef50;  1 drivers
v0x56486c74ed40_0 .net "aux4", 0 0, L_0x56486c81f510;  1 drivers
v0x56486c74ee30_0 .net "aux5", 0 0, L_0x56486c81fa90;  1 drivers
v0x56486c74bf40_0 .net "aux6", 0 0, L_0x56486c820070;  1 drivers
v0x56486c74bfe0_0 .net "aux7", 0 0, L_0x56486c820620;  1 drivers
v0x56486c749e00_0 .net "aux_sum_final", 7 0, L_0x56486c820f90;  1 drivers
v0x56486c749ec0_0 .net "b", 7 0, v0x56486c7fe890_0;  1 drivers
L_0x7fcf37414f48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56486c747cc0_0 .net "ci", 0 0, L_0x7fcf37414f48;  1 drivers
v0x56486c747d60_0 .net "clk", 0 0, v0x56486c8020b0_0;  alias, 1 drivers
v0x56486c743a40_0 .var "counter", 3 0;
v0x56486c743b00_0 .net "done_aux", 0 0, L_0x56486c81de70;  1 drivers
v0x56486c741900_0 .net "done_sum", 0 0, L_0x56486c81df60;  alias, 1 drivers
v0x56486c7419a0_0 .net "rst", 0 0, v0x56486c8030f0_0;  alias, 1 drivers
v0x56486c73d730_0 .net "start", 0 0, L_0x56486c81d840;  alias, 1 drivers
v0x56486c73d7f0_0 .var "sum", 7 0;
L_0x56486c81de70 .cmp/eq 4, v0x56486c743a40_0, L_0x7fcf37414f90;
L_0x56486c81df60 .cmp/eq 4, v0x56486c743a40_0, L_0x7fcf37414fd8;
L_0x56486c81e4a0 .part v0x56486c7fe030_0, 0, 1;
L_0x56486c81e650 .part v0x56486c7fe890_0, 0, 1;
L_0x56486c81eb70 .part v0x56486c7fe030_0, 1, 1;
L_0x56486c81ec10 .part v0x56486c7fe890_0, 1, 1;
L_0x56486c81f060 .part v0x56486c7fe030_0, 2, 1;
L_0x56486c81f100 .part v0x56486c7fe890_0, 2, 1;
L_0x56486c81f620 .part v0x56486c7fe030_0, 3, 1;
L_0x56486c81f6c0 .part v0x56486c7fe890_0, 3, 1;
L_0x56486c81fba0 .part v0x56486c7fe030_0, 4, 1;
L_0x56486c81fc40 .part v0x56486c7fe890_0, 4, 1;
L_0x56486c820180 .part v0x56486c7fe030_0, 5, 1;
L_0x56486c820220 .part v0x56486c7fe890_0, 5, 1;
L_0x56486c820730 .part v0x56486c7fe030_0, 6, 1;
L_0x56486c8207d0 .part v0x56486c7fe890_0, 6, 1;
L_0x56486c820db0 .part v0x56486c7fe030_0, 7, 1;
L_0x56486c820e50 .part v0x56486c7fe890_0, 7, 1;
LS_0x56486c820f90_0_0 .concat8 [ 1 1 1 1], L_0x56486c81e2e0, L_0x56486c81e9f0, L_0x56486c81eee0, L_0x56486c81f470;
LS_0x56486c820f90_0_4 .concat8 [ 1 1 1 1], L_0x56486c81f9f0, L_0x56486c81ffd0, L_0x56486c820580, L_0x56486c820c00;
L_0x56486c820f90 .concat8 [ 4 4 0 0], LS_0x56486c820f90_0_0, LS_0x56486c820f90_0_4;
S_0x56486c764230 .scope module, "adder0" "full_adder" 16 31, 9 3 0, S_0x56486c766370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c81e0a0 .functor XOR 1, L_0x56486c81e4a0, L_0x56486c81e650, C4<0>, C4<0>;
L_0x56486c81e110 .functor AND 1, L_0x56486c81e0a0, L_0x7fcf37414f48, C4<1>, C4<1>;
L_0x56486c81e1d0 .functor AND 1, L_0x56486c81e4a0, L_0x56486c81e650, C4<1>, C4<1>;
L_0x56486c81e2e0 .functor XOR 1, L_0x56486c81e0a0, L_0x7fcf37414f48, C4<0>, C4<0>;
L_0x56486c81e3e0 .functor OR 1, L_0x56486c81e110, L_0x56486c81e1d0, C4<0>, C4<0>;
v0x56486c7c8e70_0 .net "a", 0 0, L_0x56486c81e4a0;  1 drivers
v0x56486c7c8a00_0 .net "b", 0 0, L_0x56486c81e650;  1 drivers
v0x56486c7c8ac0_0 .net "ci", 0 0, L_0x7fcf37414f48;  alias, 1 drivers
v0x56486c7c75b0_0 .net "co", 0 0, L_0x56486c81e3e0;  alias, 1 drivers
v0x56486c7c7670_0 .net "out_and1", 0 0, L_0x56486c81e110;  1 drivers
v0x56486c7c7170_0 .net "out_and2", 0 0, L_0x56486c81e1d0;  1 drivers
v0x56486c7c7230_0 .net "out_xor", 0 0, L_0x56486c81e0a0;  1 drivers
v0x56486c7c6d30_0 .net "sum", 0 0, L_0x56486c81e2e0;  1 drivers
S_0x56486c75d550 .scope module, "adder1" "full_adder" 16 41, 9 3 0, S_0x56486c766370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c81e800 .functor XOR 1, L_0x56486c81eb70, L_0x56486c81ec10, C4<0>, C4<0>;
L_0x56486c81e870 .functor AND 1, L_0x56486c81e800, L_0x56486c81e3e0, C4<1>, C4<1>;
L_0x56486c81e930 .functor AND 1, L_0x56486c81eb70, L_0x56486c81ec10, C4<1>, C4<1>;
L_0x56486c81e9f0 .functor XOR 1, L_0x56486c81e800, L_0x56486c81e3e0, C4<0>, C4<0>;
L_0x56486c81ea60 .functor OR 1, L_0x56486c81e870, L_0x56486c81e930, C4<0>, C4<0>;
v0x56486c7c68c0_0 .net "a", 0 0, L_0x56486c81eb70;  1 drivers
v0x56486c7c5470_0 .net "b", 0 0, L_0x56486c81ec10;  1 drivers
v0x56486c7c5530_0 .net "ci", 0 0, L_0x56486c81e3e0;  alias, 1 drivers
v0x56486c7c5030_0 .net "co", 0 0, L_0x56486c81ea60;  alias, 1 drivers
v0x56486c7c50d0_0 .net "out_and1", 0 0, L_0x56486c81e870;  1 drivers
v0x56486c7c4bf0_0 .net "out_and2", 0 0, L_0x56486c81e930;  1 drivers
v0x56486c7c4c90_0 .net "out_xor", 0 0, L_0x56486c81e800;  1 drivers
v0x56486c7c4780_0 .net "sum", 0 0, L_0x56486c81e9f0;  1 drivers
S_0x56486c75b410 .scope module, "adder2" "full_adder" 16 50, 9 3 0, S_0x56486c766370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c81ecf0 .functor XOR 1, L_0x56486c81f060, L_0x56486c81f100, C4<0>, C4<0>;
L_0x56486c81ed60 .functor AND 1, L_0x56486c81ecf0, L_0x56486c81ea60, C4<1>, C4<1>;
L_0x56486c81ee20 .functor AND 1, L_0x56486c81f060, L_0x56486c81f100, C4<1>, C4<1>;
L_0x56486c81eee0 .functor XOR 1, L_0x56486c81ecf0, L_0x56486c81ea60, C4<0>, C4<0>;
L_0x56486c81ef50 .functor OR 1, L_0x56486c81ed60, L_0x56486c81ee20, C4<0>, C4<0>;
v0x56486c7c2ef0_0 .net "a", 0 0, L_0x56486c81f060;  1 drivers
v0x56486c7c2f90_0 .net "b", 0 0, L_0x56486c81f100;  1 drivers
v0x56486c7c2ab0_0 .net "ci", 0 0, L_0x56486c81ea60;  alias, 1 drivers
v0x56486c7c2640_0 .net "co", 0 0, L_0x56486c81ef50;  alias, 1 drivers
v0x56486c7c26e0_0 .net "out_and1", 0 0, L_0x56486c81ed60;  1 drivers
v0x56486c7c11f0_0 .net "out_and2", 0 0, L_0x56486c81ee20;  1 drivers
v0x56486c7c1290_0 .net "out_xor", 0 0, L_0x56486c81ecf0;  1 drivers
v0x56486c7c0db0_0 .net "sum", 0 0, L_0x56486c81eee0;  1 drivers
S_0x56486c7592d0 .scope module, "adder3" "full_adder" 16 59, 9 3 0, S_0x56486c766370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c81f1f0 .functor XOR 1, L_0x56486c81f620, L_0x56486c81f6c0, C4<0>, C4<0>;
L_0x56486c81f260 .functor AND 1, L_0x56486c81f1f0, L_0x56486c81ef50, C4<1>, C4<1>;
L_0x56486c81f3b0 .functor AND 1, L_0x56486c81f620, L_0x56486c81f6c0, C4<1>, C4<1>;
L_0x56486c81f470 .functor XOR 1, L_0x56486c81f1f0, L_0x56486c81ef50, C4<0>, C4<0>;
L_0x56486c81f510 .functor OR 1, L_0x56486c81f260, L_0x56486c81f3b0, C4<0>, C4<0>;
v0x56486c7c09f0_0 .net "a", 0 0, L_0x56486c81f620;  1 drivers
v0x56486c7c0500_0 .net "b", 0 0, L_0x56486c81f6c0;  1 drivers
v0x56486c7c05c0_0 .net "ci", 0 0, L_0x56486c81ef50;  alias, 1 drivers
v0x56486c7bf110_0 .net "co", 0 0, L_0x56486c81f510;  alias, 1 drivers
v0x56486c7bec70_0 .net "out_and1", 0 0, L_0x56486c81f260;  1 drivers
v0x56486c7be830_0 .net "out_and2", 0 0, L_0x56486c81f3b0;  1 drivers
v0x56486c7be8f0_0 .net "out_xor", 0 0, L_0x56486c81f1f0;  1 drivers
v0x56486c64e790_0 .net "sum", 0 0, L_0x56486c81f470;  1 drivers
S_0x56486c757190 .scope module, "adder4" "full_adder" 16 68, 9 3 0, S_0x56486c766370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c81f7c0 .functor XOR 1, L_0x56486c81fba0, L_0x56486c81fc40, C4<0>, C4<0>;
L_0x56486c81f830 .functor AND 1, L_0x56486c81f7c0, L_0x56486c81f510, C4<1>, C4<1>;
L_0x56486c81f930 .functor AND 1, L_0x56486c81fba0, L_0x56486c81fc40, C4<1>, C4<1>;
L_0x56486c81f9f0 .functor XOR 1, L_0x56486c81f7c0, L_0x56486c81f510, C4<0>, C4<0>;
L_0x56486c81fa90 .functor OR 1, L_0x56486c81f830, L_0x56486c81f930, C4<0>, C4<0>;
v0x56486c6f5760_0 .net "a", 0 0, L_0x56486c81fba0;  1 drivers
v0x56486c6f5820_0 .net "b", 0 0, L_0x56486c81fc40;  1 drivers
v0x56486c703de0_0 .net "ci", 0 0, L_0x56486c81f510;  alias, 1 drivers
v0x56486c704210_0 .net "co", 0 0, L_0x56486c81fa90;  alias, 1 drivers
v0x56486c7042b0_0 .net "out_and1", 0 0, L_0x56486c81f830;  1 drivers
v0x56486c75f490_0 .net "out_and2", 0 0, L_0x56486c81f930;  1 drivers
v0x56486c75f530_0 .net "out_xor", 0 0, L_0x56486c81f7c0;  1 drivers
v0x56486c724e00_0 .net "sum", 0 0, L_0x56486c81f9f0;  1 drivers
S_0x56486c755050 .scope module, "adder5" "full_adder" 16 77, 9 3 0, S_0x56486c766370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c81fd50 .functor XOR 1, L_0x56486c820180, L_0x56486c820220, C4<0>, C4<0>;
L_0x56486c81fdc0 .functor AND 1, L_0x56486c81fd50, L_0x56486c81fa90, C4<1>, C4<1>;
L_0x56486c81ff10 .functor AND 1, L_0x56486c820180, L_0x56486c820220, C4<1>, C4<1>;
L_0x56486c81ffd0 .functor XOR 1, L_0x56486c81fd50, L_0x56486c81fa90, C4<0>, C4<0>;
L_0x56486c820070 .functor OR 1, L_0x56486c81fdc0, L_0x56486c81ff10, C4<0>, C4<0>;
v0x56486c7729e0_0 .net "a", 0 0, L_0x56486c820180;  1 drivers
v0x56486c772250_0 .net "b", 0 0, L_0x56486c820220;  1 drivers
v0x56486c7722f0_0 .net "ci", 0 0, L_0x56486c81fa90;  alias, 1 drivers
v0x56486c7b0140_0 .net "co", 0 0, L_0x56486c820070;  alias, 1 drivers
v0x56486c7b01e0_0 .net "out_and1", 0 0, L_0x56486c81fdc0;  1 drivers
v0x56486c7afa30_0 .net "out_and2", 0 0, L_0x56486c81ff10;  1 drivers
v0x56486c79cc20_0 .net "out_xor", 0 0, L_0x56486c81fd50;  1 drivers
v0x56486c79cce0_0 .net "sum", 0 0, L_0x56486c81ffd0;  1 drivers
S_0x56486c752f10 .scope module, "adder6" "full_adder" 16 86, 9 3 0, S_0x56486c766370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c81fce0 .functor XOR 1, L_0x56486c820730, L_0x56486c8207d0, C4<0>, C4<0>;
L_0x56486c820340 .functor AND 1, L_0x56486c81fce0, L_0x56486c820070, C4<1>, C4<1>;
L_0x56486c8204c0 .functor AND 1, L_0x56486c820730, L_0x56486c8207d0, C4<1>, C4<1>;
L_0x56486c820580 .functor XOR 1, L_0x56486c81fce0, L_0x56486c820070, C4<0>, C4<0>;
L_0x56486c820620 .functor OR 1, L_0x56486c820340, L_0x56486c8204c0, C4<0>, C4<0>;
v0x56486c7287c0_0 .net "a", 0 0, L_0x56486c820730;  1 drivers
v0x56486c727f90_0 .net "b", 0 0, L_0x56486c8207d0;  1 drivers
v0x56486c728030_0 .net "ci", 0 0, L_0x56486c820070;  alias, 1 drivers
v0x56486c6d3980_0 .net "co", 0 0, L_0x56486c820620;  alias, 1 drivers
v0x56486c6d3a20_0 .net "out_and1", 0 0, L_0x56486c820340;  1 drivers
v0x56486c6d1640_0 .net "out_and2", 0 0, L_0x56486c8204c0;  1 drivers
v0x56486c6cee50_0 .net "out_xor", 0 0, L_0x56486c81fce0;  1 drivers
v0x56486c6cef10_0 .net "sum", 0 0, L_0x56486c820580;  1 drivers
S_0x56486c750d70 .scope module, "adder7" "full_adder" 16 95, 9 3 0, S_0x56486c766370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c820900 .functor XOR 1, L_0x56486c820db0, L_0x56486c820e50, C4<0>, C4<0>;
L_0x56486c820970 .functor AND 1, L_0x56486c820900, L_0x56486c820620, C4<1>, C4<1>;
L_0x56486c820af0 .functor AND 1, L_0x56486c820db0, L_0x56486c820e50, C4<1>, C4<1>;
L_0x56486c820c00 .functor XOR 1, L_0x56486c820900, L_0x56486c820620, C4<0>, C4<0>;
L_0x56486c820ca0 .functor OR 1, L_0x56486c820970, L_0x56486c820af0, C4<0>, C4<0>;
v0x56486c6e0160_0 .net "a", 0 0, L_0x56486c820db0;  1 drivers
v0x56486c6e0240_0 .net "b", 0 0, L_0x56486c820e50;  1 drivers
v0x56486c6ccaf0_0 .net "ci", 0 0, L_0x56486c820620;  alias, 1 drivers
v0x56486c6ccbc0_0 .net "co", 0 0, L_0x56486c820ca0;  1 drivers
v0x56486c6daad0_0 .net "out_and1", 0 0, L_0x56486c820970;  1 drivers
v0x56486c6d9370_0 .net "out_and2", 0 0, L_0x56486c820af0;  1 drivers
v0x56486c6d9430_0 .net "out_xor", 0 0, L_0x56486c820900;  1 drivers
v0x56486c6d7010_0 .net "sum", 0 0, L_0x56486c820c00;  1 drivers
S_0x56486c7af070 .scope module, "divide" "division_block" 15 55, 17 3 0, S_0x56486c7684b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "a";
    .port_info 3 /INPUT 8 "b";
    .port_info 4 /INPUT 1 "start";
    .port_info 5 /OUTPUT 8 "q";
    .port_info 6 /OUTPUT 1 "done_division";
v0x56486c60e720_0 .var "D_aux", 7 0;
L_0x7fcf37415650 .functor BUFT 1, C4<10001>, C4<0>, C4<0>, C4<0>;
v0x56486c60e800_0 .net/2u *"_s12", 4 0, L_0x7fcf37415650;  1 drivers
L_0x7fcf37415698 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x56486c60e8c0_0 .net/2u *"_s16", 4 0, L_0x7fcf37415698;  1 drivers
L_0x7fcf37415578 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56486c60e980_0 .net/2u *"_s2", 0 0, L_0x7fcf37415578;  1 drivers
v0x56486c60ea60_0 .net *"_s5", 6 0, L_0x56486c832f20;  1 drivers
v0x56486c5d3080_0 .net "a", 7 0, v0x56486c7fe030_0;  alias, 1 drivers
v0x56486c5d3120_0 .net "b", 7 0, v0x56486c7fe890_0;  alias, 1 drivers
v0x56486c5d31e0_0 .net "clk", 0 0, v0x56486c8020b0_0;  alias, 1 drivers
v0x56486c5d3280_0 .var "counter", 4 0;
v0x56486c5d3360_0 .var "divider_aux", 7 0;
v0x56486c57f3a0_0 .net "done_division", 0 0, L_0x56486c8332b0;  alias, 1 drivers
v0x56486c57f440_0 .net "done_valid", 0 0, L_0x56486c8301a0;  1 drivers
v0x56486c57f4e0_0 .net "done_valid_xor", 0 0, L_0x56486c833350;  1 drivers
v0x56486c57f5a0_0 .net "first_nr_aux", 7 0, v0x56486c741520_0;  1 drivers
v0x56486c57f660_0 .var "q", 7 0;
v0x56486c57f720_0 .net "quociente", 7 0, v0x56486c7a7030_0;  1 drivers
v0x56486c6043e0_0 .net "quociente_XOR", 7 0, v0x56486c7bf8a0_0;  1 drivers
v0x56486c604590_0 .net "rst", 0 0, v0x56486c8030f0_0;  alias, 1 drivers
v0x56486c604630_0 .net "second_nr_aux", 7 0, v0x56486c7acfd0_0;  1 drivers
v0x56486c604700_0 .net "start", 0 0, L_0x56486c81dd60;  alias, 1 drivers
v0x56486c575b50_0 .var "start_aux", 0 0;
L_0x56486c832f20 .part v0x56486c7a7030_0, 0, 7;
L_0x56486c833010 .concat [ 7 1 0 0], L_0x56486c832f20, L_0x7fcf37415578;
L_0x56486c8332b0 .cmp/eq 5, v0x56486c5d3280_0, L_0x7fcf37415650;
L_0x56486c833350 .cmp/eq 5, v0x56486c5d3280_0, L_0x7fcf37415698;
S_0x56486c7a0b00 .scope module, "div1" "div_par" 17 38, 18 3 0, S_0x56486c7af070;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "D";
    .port_info 1 /INPUT 8 "divider";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 8 "q";
    .port_info 4 /OUTPUT 8 "r";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 1 "valid";
v0x56486c7ad310_0 .net "D", 7 0, v0x56486c60e720_0;  1 drivers
v0x56486c7ad3f0_0 .var "Dext", 15 0;
L_0x7fcf374154e8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x56486c7ab1d0_0 .net/2u *"_s2", 3 0, L_0x7fcf374154e8;  1 drivers
v0x56486c7ab270_0 .net "clk", 0 0, v0x56486c8020b0_0;  alias, 1 drivers
v0x56486c7a9090_0 .var "cnt", 3 0;
v0x56486c7a6f50_0 .net "divider", 7 0, v0x56486c5d3360_0;  1 drivers
v0x56486c7a7030_0 .var "q", 7 0;
v0x56486c7a4e10_0 .net "r", 7 0, L_0x56486c830100;  1 drivers
v0x56486c7a4ef0_0 .net "start", 0 0, v0x56486c575b50_0;  1 drivers
v0x56486c7a2cd0_0 .net "valid", 0 0, L_0x56486c8301a0;  alias, 1 drivers
L_0x56486c830100 .part v0x56486c7ad3f0_0, 0, 8;
L_0x56486c8301a0 .cmp/eq 4, v0x56486c7a9090_0, L_0x7fcf374154e8;
S_0x56486c78d9a0 .scope module, "multiply_comple2" "division_complement_to_2" 17 27, 19 3 0, S_0x56486c7af070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "first_nr_reg";
    .port_info 3 /INPUT 8 "second_nr_reg";
    .port_info 4 /INPUT 1 "complement1_sel";
    .port_info 5 /OUTPUT 8 "first_nr";
    .port_info 6 /OUTPUT 8 "second_nr";
L_0x7fcf374153c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56486c74bca0_0 .net "ci", 0 0, L_0x7fcf374153c8;  1 drivers
v0x56486c7457a0_0 .net "clk", 0 0, v0x56486c8020b0_0;  alias, 1 drivers
v0x56486c745860_0 .net "complement1_finish_nr1", 0 0, v0x56486c7bdd40_0;  1 drivers
v0x56486c745900_0 .net "complement1_finish_nr2", 0 0, v0x56486c752c70_0;  1 drivers
L_0x7fcf374154a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56486c743660_0 .net "complement1_sel", 0 0, L_0x7fcf374154a0;  1 drivers
L_0x7fcf37415380 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56486c7437a0_0 .net "dumb_0", 7 0, L_0x7fcf37415380;  1 drivers
v0x56486c741520_0 .var "first_nr", 7 0;
v0x56486c7415c0_0 .net "first_nr_aux", 7 0, v0x56486c7c1f20_0;  1 drivers
v0x56486c741680_0 .net "first_nr_reg", 7 0, v0x56486c7fe030_0;  alias, 1 drivers
v0x56486c7acf30_0 .net "rst", 0 0, v0x56486c8030f0_0;  alias, 1 drivers
v0x56486c7acfd0_0 .var "second_nr", 7 0;
v0x56486c7aadf0_0 .net "second_nr_aux", 7 0, v0x56486c749b30_0;  1 drivers
v0x56486c7aaeb0_0 .net "second_nr_reg", 7 0, v0x56486c7fe890_0;  alias, 1 drivers
S_0x56486c798070 .scope module, "division_complement_first_nr" "division_4bits_XOR" 19 25, 20 3 0, S_0x56486c78d9a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "complement1_sel";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /INPUT 1 "ci";
    .port_info 6 /OUTPUT 8 "sum";
    .port_info 7 /OUTPUT 1 "complement1_finish";
L_0x7fcf37415410 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
L_0x56486c82a930 .functor XOR 8, v0x56486c7fe030_0, L_0x7fcf37415410, C4<00000000>, C4<00000000>;
v0x56486c7c8040_0 .net "a", 7 0, v0x56486c7fe030_0;  alias, 1 drivers
v0x56486c7c8120_0 .net "a_xor", 7 0, L_0x56486c82a930;  1 drivers
v0x56486c7c5f00_0 .net "aux1", 0 0, L_0x56486c82aca0;  1 drivers
v0x56486c7c5ff0_0 .net "aux2", 0 0, L_0x56486c82b2f0;  1 drivers
v0x56486c7c3e10_0 .net "aux3", 0 0, L_0x56486c82b890;  1 drivers
v0x56486c7c1c80_0 .net "aux4", 0 0, L_0x56486c82be90;  1 drivers
v0x56486c7c1d70_0 .net "aux5", 0 0, L_0x56486c82c420;  1 drivers
v0x56486c7bfb90_0 .net "aux6", 0 0, L_0x56486c82c9c0;  1 drivers
v0x56486c7bd9a0_0 .net "aux7", 0 0, L_0x56486c82cfa0;  1 drivers
v0x56486c7bda40_0 .net "aux_xor", 7 0, L_0x7fcf37415410;  1 drivers
v0x56486c66f7e0_0 .net "b", 7 0, L_0x7fcf37415380;  alias, 1 drivers
v0x56486c66f8c0_0 .net "ci", 0 0, L_0x7fcf374153c8;  alias, 1 drivers
v0x56486c7bdca0_0 .net "clk", 0 0, v0x56486c8020b0_0;  alias, 1 drivers
v0x56486c7bdd40_0 .var "complement1_finish", 0 0;
v0x56486c7bfde0_0 .net "complement1_sel", 0 0, L_0x7fcf374154a0;  alias, 1 drivers
v0x56486c7bfea0_0 .net "rst", 0 0, v0x56486c8030f0_0;  alias, 1 drivers
v0x56486c7c1f20_0 .var "sum", 7 0;
v0x56486c7c4060_0 .net "sum_aux", 6 0, L_0x56486c82d3d0;  1 drivers
L_0x56486c82adb0 .part L_0x56486c82a930, 0, 1;
L_0x56486c82aea0 .part L_0x7fcf37415380, 0, 1;
L_0x56486c82b400 .part L_0x56486c82a930, 1, 1;
L_0x56486c82b4a0 .part L_0x7fcf37415380, 1, 1;
L_0x56486c82b9a0 .part L_0x56486c82a930, 2, 1;
L_0x56486c82bad0 .part L_0x7fcf37415380, 2, 1;
L_0x56486c82bfa0 .part L_0x56486c82a930, 3, 1;
L_0x56486c82c040 .part L_0x7fcf37415380, 3, 1;
L_0x56486c82c530 .part L_0x56486c82a930, 4, 1;
L_0x56486c82c5d0 .part L_0x7fcf37415380, 4, 1;
L_0x56486c82cad0 .part L_0x56486c82a930, 5, 1;
L_0x56486c82cb70 .part L_0x7fcf37415380, 5, 1;
L_0x56486c82d100 .part L_0x56486c82a930, 6, 1;
L_0x56486c82d2b0 .part L_0x7fcf37415380, 6, 1;
LS_0x56486c82d3d0_0_0 .concat8 [ 1 1 1 1], L_0x56486c82ac30, L_0x56486c82b250, L_0x56486c82b7f0, L_0x56486c82bdf0;
LS_0x56486c82d3d0_0_4 .concat8 [ 1 1 1 0], L_0x56486c82c3b0, L_0x56486c82c920, L_0x56486c82cf00;
L_0x56486c82d3d0 .concat8 [ 4 3 0 0], LS_0x56486c82d3d0_0_0, LS_0x56486c82d3d0_0_4;
S_0x56486c795f30 .scope module, "adder0" "full_adder" 20 31, 9 3 0, S_0x56486c798070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c82a9f0 .functor XOR 1, L_0x56486c82adb0, L_0x56486c82aea0, C4<0>, C4<0>;
L_0x56486c82aa60 .functor AND 1, L_0x56486c82a9f0, L_0x7fcf374153c8, C4<1>, C4<1>;
L_0x56486c82ab20 .functor AND 1, L_0x56486c82adb0, L_0x56486c82aea0, C4<1>, C4<1>;
L_0x56486c82ac30 .functor XOR 1, L_0x56486c82a9f0, L_0x7fcf374153c8, C4<0>, C4<0>;
L_0x56486c82aca0 .functor OR 1, L_0x56486c82aa60, L_0x56486c82ab20, C4<0>, C4<0>;
v0x56486c793ec0_0 .net "a", 0 0, L_0x56486c82adb0;  1 drivers
v0x56486c791cb0_0 .net "b", 0 0, L_0x56486c82aea0;  1 drivers
v0x56486c791d70_0 .net "ci", 0 0, L_0x7fcf374153c8;  alias, 1 drivers
v0x56486c78fb70_0 .net "co", 0 0, L_0x56486c82aca0;  alias, 1 drivers
v0x56486c78fc30_0 .net "out_and1", 0 0, L_0x56486c82aa60;  1 drivers
v0x56486c77d8f0_0 .net "out_and2", 0 0, L_0x56486c82ab20;  1 drivers
v0x56486c78a090_0 .net "out_xor", 0 0, L_0x56486c82a9f0;  1 drivers
v0x56486c78a150_0 .net "sum", 0 0, L_0x56486c82ac30;  1 drivers
S_0x56486c787f50 .scope module, "adder1" "full_adder" 20 41, 9 3 0, S_0x56486c798070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c82afd0 .functor XOR 1, L_0x56486c82b400, L_0x56486c82b4a0, C4<0>, C4<0>;
L_0x56486c82b040 .functor AND 1, L_0x56486c82afd0, L_0x56486c82aca0, C4<1>, C4<1>;
L_0x56486c82b190 .functor AND 1, L_0x56486c82b400, L_0x56486c82b4a0, C4<1>, C4<1>;
L_0x56486c82b250 .functor XOR 1, L_0x56486c82afd0, L_0x56486c82aca0, C4<0>, C4<0>;
L_0x56486c82b2f0 .functor OR 1, L_0x56486c82b040, L_0x56486c82b190, C4<0>, C4<0>;
v0x56486c785e90_0 .net "a", 0 0, L_0x56486c82b400;  1 drivers
v0x56486c783cd0_0 .net "b", 0 0, L_0x56486c82b4a0;  1 drivers
v0x56486c783d90_0 .net "ci", 0 0, L_0x56486c82aca0;  alias, 1 drivers
v0x56486c781b90_0 .net "co", 0 0, L_0x56486c82b2f0;  alias, 1 drivers
v0x56486c781c30_0 .net "out_and1", 0 0, L_0x56486c82b040;  1 drivers
v0x56486c77fa50_0 .net "out_and2", 0 0, L_0x56486c82b190;  1 drivers
v0x56486c77fb10_0 .net "out_xor", 0 0, L_0x56486c82afd0;  1 drivers
v0x56486c739310_0 .net "sum", 0 0, L_0x56486c82b250;  1 drivers
S_0x56486c7371d0 .scope module, "adder2" "full_adder" 20 51, 9 3 0, S_0x56486c798070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c82b570 .functor XOR 1, L_0x56486c82b9a0, L_0x56486c82bad0, C4<0>, C4<0>;
L_0x56486c82b5e0 .functor AND 1, L_0x56486c82b570, L_0x56486c82b2f0, C4<1>, C4<1>;
L_0x56486c82b730 .functor AND 1, L_0x56486c82b9a0, L_0x56486c82bad0, C4<1>, C4<1>;
L_0x56486c82b7f0 .functor XOR 1, L_0x56486c82b570, L_0x56486c82b2f0, C4<0>, C4<0>;
L_0x56486c82b890 .functor OR 1, L_0x56486c82b5e0, L_0x56486c82b730, C4<0>, C4<0>;
v0x56486c735090_0 .net "a", 0 0, L_0x56486c82b9a0;  1 drivers
v0x56486c735150_0 .net "b", 0 0, L_0x56486c82bad0;  1 drivers
v0x56486c732f50_0 .net "ci", 0 0, L_0x56486c82b2f0;  alias, 1 drivers
v0x56486c733020_0 .net "co", 0 0, L_0x56486c82b890;  alias, 1 drivers
v0x56486c730e10_0 .net "out_and1", 0 0, L_0x56486c82b5e0;  1 drivers
v0x56486c730f00_0 .net "out_and2", 0 0, L_0x56486c82b730;  1 drivers
v0x56486c72ecd0_0 .net "out_xor", 0 0, L_0x56486c82b570;  1 drivers
v0x56486c72ed90_0 .net "sum", 0 0, L_0x56486c82b7f0;  1 drivers
S_0x56486c72cb90 .scope module, "adder3" "full_adder" 20 61, 9 3 0, S_0x56486c798070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c82bb70 .functor XOR 1, L_0x56486c82bfa0, L_0x56486c82c040, C4<0>, C4<0>;
L_0x56486c82bbe0 .functor AND 1, L_0x56486c82bb70, L_0x56486c82b890, C4<1>, C4<1>;
L_0x56486c82bce0 .functor AND 1, L_0x56486c82bfa0, L_0x56486c82c040, C4<1>, C4<1>;
L_0x56486c82bdf0 .functor XOR 1, L_0x56486c82bb70, L_0x56486c82b890, C4<0>, C4<0>;
L_0x56486c82be90 .functor OR 1, L_0x56486c82bbe0, L_0x56486c82bce0, C4<0>, C4<0>;
v0x56486c72aac0_0 .net "a", 0 0, L_0x56486c82bfa0;  1 drivers
v0x56486c72a5e0_0 .net "b", 0 0, L_0x56486c82c040;  1 drivers
v0x56486c72a6a0_0 .net "ci", 0 0, L_0x56486c82b890;  alias, 1 drivers
v0x56486c7149f0_0 .net "co", 0 0, L_0x56486c82be90;  alias, 1 drivers
v0x56486c714a90_0 .net "out_and1", 0 0, L_0x56486c82bbe0;  1 drivers
v0x56486c7128d0_0 .net "out_and2", 0 0, L_0x56486c82bce0;  1 drivers
v0x56486c710740_0 .net "out_xor", 0 0, L_0x56486c82bb70;  1 drivers
v0x56486c710800_0 .net "sum", 0 0, L_0x56486c82bdf0;  1 drivers
S_0x56486c70c4c0 .scope module, "adder4" "full_adder" 20 71, 9 3 0, S_0x56486c798070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c82c130 .functor XOR 1, L_0x56486c82c530, L_0x56486c82c5d0, C4<0>, C4<0>;
L_0x56486c82c1a0 .functor AND 1, L_0x56486c82c130, L_0x56486c82be90, C4<1>, C4<1>;
L_0x56486c82c2f0 .functor AND 1, L_0x56486c82c530, L_0x56486c82c5d0, C4<1>, C4<1>;
L_0x56486c82c3b0 .functor XOR 1, L_0x56486c82c130, L_0x56486c82be90, C4<0>, C4<0>;
L_0x56486c82c420 .functor OR 1, L_0x56486c82c1a0, L_0x56486c82c2f0, C4<0>, C4<0>;
v0x56486c70a380_0 .net "a", 0 0, L_0x56486c82c530;  1 drivers
v0x56486c70a460_0 .net "b", 0 0, L_0x56486c82c5d0;  1 drivers
v0x56486c708240_0 .net "ci", 0 0, L_0x56486c82be90;  alias, 1 drivers
v0x56486c708310_0 .net "co", 0 0, L_0x56486c82c420;  alias, 1 drivers
v0x56486c706070_0 .net "out_and1", 0 0, L_0x56486c82c1a0;  1 drivers
v0x56486c706160_0 .net "out_and2", 0 0, L_0x56486c82c2f0;  1 drivers
v0x56486c6e3840_0 .net "out_xor", 0 0, L_0x56486c82c130;  1 drivers
v0x56486c6e3900_0 .net "sum", 0 0, L_0x56486c82c3b0;  1 drivers
S_0x56486c7b9190 .scope module, "adder5" "full_adder" 20 81, 9 3 0, S_0x56486c798070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c82c780 .functor XOR 1, L_0x56486c82cad0, L_0x56486c82cb70, C4<0>, C4<0>;
L_0x56486c82c7f0 .functor AND 1, L_0x56486c82c780, L_0x56486c82c420, C4<1>, C4<1>;
L_0x56486c82c860 .functor AND 1, L_0x56486c82cad0, L_0x56486c82cb70, C4<1>, C4<1>;
L_0x56486c82c920 .functor XOR 1, L_0x56486c82c780, L_0x56486c82c420, C4<0>, C4<0>;
L_0x56486c82c9c0 .functor OR 1, L_0x56486c82c7f0, L_0x56486c82c860, C4<0>, C4<0>;
v0x56486c6db3d0_0 .net "a", 0 0, L_0x56486c82cad0;  1 drivers
v0x56486c7cd080_0 .net "b", 0 0, L_0x56486c82cb70;  1 drivers
v0x56486c7cd140_0 .net "ci", 0 0, L_0x56486c82c420;  alias, 1 drivers
v0x56486c7dc8d0_0 .net "co", 0 0, L_0x56486c82c9c0;  alias, 1 drivers
v0x56486c7dc970_0 .net "out_and1", 0 0, L_0x56486c82c7f0;  1 drivers
v0x56486c7da780_0 .net "out_and2", 0 0, L_0x56486c82c860;  1 drivers
v0x56486c7d85f0_0 .net "out_xor", 0 0, L_0x56486c82c780;  1 drivers
v0x56486c7d86b0_0 .net "sum", 0 0, L_0x56486c82c920;  1 drivers
S_0x56486c7d64b0 .scope module, "adder6" "full_adder" 20 91, 9 3 0, S_0x56486c798070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c82cc80 .functor XOR 1, L_0x56486c82d100, L_0x56486c82d2b0, C4<0>, C4<0>;
L_0x56486c82ccf0 .functor AND 1, L_0x56486c82cc80, L_0x56486c82c9c0, C4<1>, C4<1>;
L_0x56486c82ce40 .functor AND 1, L_0x56486c82d100, L_0x56486c82d2b0, C4<1>, C4<1>;
L_0x56486c82cf00 .functor XOR 1, L_0x56486c82cc80, L_0x56486c82c9c0, C4<0>, C4<0>;
L_0x56486c82cfa0 .functor OR 1, L_0x56486c82ccf0, L_0x56486c82ce40, C4<0>, C4<0>;
v0x56486c7d4440_0 .net "a", 0 0, L_0x56486c82d100;  1 drivers
v0x56486c7d2250_0 .net "b", 0 0, L_0x56486c82d2b0;  1 drivers
v0x56486c7d2330_0 .net "ci", 0 0, L_0x56486c82c9c0;  alias, 1 drivers
v0x56486c7d00c0_0 .net "co", 0 0, L_0x56486c82cfa0;  alias, 1 drivers
v0x56486c7d0160_0 .net "out_and1", 0 0, L_0x56486c82ccf0;  1 drivers
v0x56486c7ba9a0_0 .net "out_and2", 0 0, L_0x56486c82ce40;  1 drivers
v0x56486c7ca180_0 .net "out_xor", 0 0, L_0x56486c82cc80;  1 drivers
v0x56486c7ca240_0 .net "sum", 0 0, L_0x56486c82cf00;  1 drivers
S_0x56486c7c61a0 .scope module, "division_complement_second_nr" "division_4bits_XOR" 19 36, 20 3 0, S_0x56486c78d9a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "complement1_sel";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /INPUT 1 "ci";
    .port_info 6 /OUTPUT 8 "sum";
    .port_info 7 /OUTPUT 1 "complement1_finish";
L_0x7fcf37415458 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
L_0x56486c82cc10 .functor XOR 8, v0x56486c7fe890_0, L_0x7fcf37415458, C4<00000000>, C4<00000000>;
v0x56486c7881f0_0 .net "a", 7 0, v0x56486c7fe890_0;  alias, 1 drivers
v0x56486c7882b0_0 .net "a_xor", 7 0, L_0x56486c82cc10;  1 drivers
v0x56486c75b030_0 .net "aux1", 0 0, L_0x56486c82db00;  1 drivers
v0x56486c75b100_0 .net "aux2", 0 0, L_0x56486c82e000;  1 drivers
v0x56486c758ef0_0 .net "aux3", 0 0, L_0x56486c82e4b0;  1 drivers
v0x56486c758fe0_0 .net "aux4", 0 0, L_0x56486c82ea30;  1 drivers
v0x56486c756db0_0 .net "aux5", 0 0, L_0x56486c82efc0;  1 drivers
v0x56486c756ea0_0 .net "aux6", 0 0, L_0x56486c82f4e0;  1 drivers
v0x56486c754c70_0 .net "aux7", 0 0, L_0x56486c82fac0;  1 drivers
v0x56486c754d10_0 .net "aux_xor", 7 0, L_0x7fcf37415458;  1 drivers
v0x56486c754db0_0 .net "b", 7 0, L_0x7fcf37415380;  alias, 1 drivers
v0x56486c752b30_0 .net "ci", 0 0, L_0x7fcf374153c8;  alias, 1 drivers
v0x56486c752bd0_0 .net "clk", 0 0, v0x56486c8020b0_0;  alias, 1 drivers
v0x56486c752c70_0 .var "complement1_finish", 0 0;
v0x56486c74bb60_0 .net "complement1_sel", 0 0, L_0x7fcf374154a0;  alias, 1 drivers
v0x56486c74bc00_0 .net "rst", 0 0, v0x56486c8030f0_0;  alias, 1 drivers
v0x56486c749b30_0 .var "sum", 7 0;
v0x56486c747a10_0 .net "sum_aux", 6 0, L_0x56486c82fde0;  1 drivers
L_0x56486c82dc10 .part L_0x56486c82cc10, 0, 1;
L_0x56486c82dd00 .part L_0x7fcf37415380, 0, 1;
L_0x56486c82e110 .part L_0x56486c82cc10, 1, 1;
L_0x56486c82e1b0 .part L_0x7fcf37415380, 1, 1;
L_0x56486c82e5c0 .part L_0x56486c82cc10, 2, 1;
L_0x56486c82e6f0 .part L_0x7fcf37415380, 2, 1;
L_0x56486c82eb40 .part L_0x56486c82cc10, 3, 1;
L_0x56486c82ebe0 .part L_0x7fcf37415380, 3, 1;
L_0x56486c82f0d0 .part L_0x56486c82cc10, 4, 1;
L_0x56486c82f170 .part L_0x7fcf37415380, 4, 1;
L_0x56486c82f5f0 .part L_0x56486c82cc10, 5, 1;
L_0x56486c82f690 .part L_0x7fcf37415380, 5, 1;
L_0x56486c82fc20 .part L_0x56486c82cc10, 6, 1;
L_0x56486c82fcc0 .part L_0x7fcf37415380, 6, 1;
LS_0x56486c82fde0_0_0 .concat8 [ 1 1 1 1], L_0x56486c82da90, L_0x56486c82df90, L_0x56486c82e440, L_0x56486c82e9c0;
LS_0x56486c82fde0_0_4 .concat8 [ 1 1 1 0], L_0x56486c82ef50, L_0x56486c82f440, L_0x56486c82fa20;
L_0x56486c82fde0 .concat8 [ 4 3 0 0], LS_0x56486c82fde0_0_0, LS_0x56486c82fde0_0_4;
S_0x56486c7ca420 .scope module, "adder0" "full_adder" 20 31, 9 3 0, S_0x56486c7c61a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c82d740 .functor XOR 1, L_0x56486c82dc10, L_0x56486c82dd00, C4<0>, C4<0>;
L_0x56486c82d7b0 .functor AND 1, L_0x56486c82d740, L_0x7fcf374153c8, C4<1>, C4<1>;
L_0x56486c82d980 .functor AND 1, L_0x56486c82dc10, L_0x56486c82dd00, C4<1>, C4<1>;
L_0x56486c82da90 .functor XOR 1, L_0x56486c82d740, L_0x7fcf374153c8, C4<0>, C4<0>;
L_0x56486c82db00 .functor OR 1, L_0x56486c82d7b0, L_0x56486c82d980, C4<0>, C4<0>;
v0x56486c7c83b0_0 .net "a", 0 0, L_0x56486c82dc10;  1 drivers
v0x56486c7d24d0_0 .net "b", 0 0, L_0x56486c82dd00;  1 drivers
v0x56486c7d2590_0 .net "ci", 0 0, L_0x7fcf374153c8;  alias, 1 drivers
v0x56486c7d4610_0 .net "co", 0 0, L_0x56486c82db00;  alias, 1 drivers
v0x56486c7d46b0_0 .net "out_and1", 0 0, L_0x56486c82d7b0;  1 drivers
v0x56486c7d6750_0 .net "out_and2", 0 0, L_0x56486c82d980;  1 drivers
v0x56486c7d6810_0 .net "out_xor", 0 0, L_0x56486c82d740;  1 drivers
v0x56486c7d8890_0 .net "sum", 0 0, L_0x56486c82da90;  1 drivers
S_0x56486c7da9d0 .scope module, "adder1" "full_adder" 20 41, 9 3 0, S_0x56486c7c61a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c82dda0 .functor XOR 1, L_0x56486c82e110, L_0x56486c82e1b0, C4<0>, C4<0>;
L_0x56486c82de10 .functor AND 1, L_0x56486c82dda0, L_0x56486c82db00, C4<1>, C4<1>;
L_0x56486c82ded0 .functor AND 1, L_0x56486c82e110, L_0x56486c82e1b0, C4<1>, C4<1>;
L_0x56486c82df90 .functor XOR 1, L_0x56486c82dda0, L_0x56486c82db00, C4<0>, C4<0>;
L_0x56486c82e000 .functor OR 1, L_0x56486c82de10, L_0x56486c82ded0, C4<0>, C4<0>;
v0x56486c7dcb90_0 .net "a", 0 0, L_0x56486c82e110;  1 drivers
v0x56486c74c1e0_0 .net "b", 0 0, L_0x56486c82e1b0;  1 drivers
v0x56486c74c2a0_0 .net "ci", 0 0, L_0x56486c82db00;  alias, 1 drivers
v0x56486c751070_0 .net "co", 0 0, L_0x56486c82e000;  alias, 1 drivers
v0x56486c751110_0 .net "out_and1", 0 0, L_0x56486c82de10;  1 drivers
v0x56486c757430_0 .net "out_and2", 0 0, L_0x56486c82ded0;  1 drivers
v0x56486c7574f0_0 .net "out_xor", 0 0, L_0x56486c82dda0;  1 drivers
v0x56486c759570_0 .net "sum", 0 0, L_0x56486c82df90;  1 drivers
S_0x56486c75b6b0 .scope module, "adder2" "full_adder" 20 51, 9 3 0, S_0x56486c7c61a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c82e250 .functor XOR 1, L_0x56486c82e5c0, L_0x56486c82e6f0, C4<0>, C4<0>;
L_0x56486c82e2c0 .functor AND 1, L_0x56486c82e250, L_0x56486c82e000, C4<1>, C4<1>;
L_0x56486c82e380 .functor AND 1, L_0x56486c82e5c0, L_0x56486c82e6f0, C4<1>, C4<1>;
L_0x56486c82e440 .functor XOR 1, L_0x56486c82e250, L_0x56486c82e000, C4<0>, C4<0>;
L_0x56486c82e4b0 .functor OR 1, L_0x56486c82e2c0, L_0x56486c82e380, C4<0>, C4<0>;
v0x56486c75d7f0_0 .net "a", 0 0, L_0x56486c82e5c0;  1 drivers
v0x56486c75d8d0_0 .net "b", 0 0, L_0x56486c82e6f0;  1 drivers
v0x56486c7109e0_0 .net "ci", 0 0, L_0x56486c82e000;  alias, 1 drivers
v0x56486c710a80_0 .net "co", 0 0, L_0x56486c82e4b0;  alias, 1 drivers
v0x56486c712b20_0 .net "out_and1", 0 0, L_0x56486c82e2c0;  1 drivers
v0x56486c712c30_0 .net "out_and2", 0 0, L_0x56486c82e380;  1 drivers
v0x56486c706370_0 .net "out_xor", 0 0, L_0x56486c82e250;  1 drivers
v0x56486c706430_0 .net "sum", 0 0, L_0x56486c82e440;  1 drivers
S_0x56486c737470 .scope module, "adder3" "full_adder" 20 61, 9 3 0, S_0x56486c7c61a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c82e790 .functor XOR 1, L_0x56486c82eb40, L_0x56486c82ebe0, C4<0>, C4<0>;
L_0x56486c82e800 .functor AND 1, L_0x56486c82e790, L_0x56486c82e4b0, C4<1>, C4<1>;
L_0x56486c82e900 .functor AND 1, L_0x56486c82eb40, L_0x56486c82ebe0, C4<1>, C4<1>;
L_0x56486c82e9c0 .functor XOR 1, L_0x56486c82e790, L_0x56486c82e4b0, C4<0>, C4<0>;
L_0x56486c82ea30 .functor OR 1, L_0x56486c82e800, L_0x56486c82e900, C4<0>, C4<0>;
v0x56486c78a330_0 .net "a", 0 0, L_0x56486c82eb40;  1 drivers
v0x56486c78a3f0_0 .net "b", 0 0, L_0x56486c82ebe0;  1 drivers
v0x56486c79a450_0 .net "ci", 0 0, L_0x56486c82e4b0;  alias, 1 drivers
v0x56486c79a4f0_0 .net "co", 0 0, L_0x56486c82ea30;  alias, 1 drivers
v0x56486c7ad5b0_0 .net "out_and1", 0 0, L_0x56486c82e800;  1 drivers
v0x56486c7ad6a0_0 .net "out_and2", 0 0, L_0x56486c82e900;  1 drivers
v0x56486c76c9d0_0 .net "out_xor", 0 0, L_0x56486c82e790;  1 drivers
v0x56486c76ca90_0 .net "sum", 0 0, L_0x56486c82e9c0;  1 drivers
S_0x56486c76eb10 .scope module, "adder4" "full_adder" 20 71, 9 3 0, S_0x56486c7c61a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c82ecd0 .functor XOR 1, L_0x56486c82f0d0, L_0x56486c82f170, C4<0>, C4<0>;
L_0x56486c82ed40 .functor AND 1, L_0x56486c82ecd0, L_0x56486c82ea30, C4<1>, C4<1>;
L_0x56486c82ee90 .functor AND 1, L_0x56486c82f0d0, L_0x56486c82f170, C4<1>, C4<1>;
L_0x56486c82ef50 .functor XOR 1, L_0x56486c82ecd0, L_0x56486c82ea30, C4<0>, C4<0>;
L_0x56486c82efc0 .functor OR 1, L_0x56486c82ed40, L_0x56486c82ee90, C4<0>, C4<0>;
v0x56486c7553c0_0 .net "a", 0 0, L_0x56486c82f0d0;  1 drivers
v0x56486c761c80_0 .net "b", 0 0, L_0x56486c82f170;  1 drivers
v0x56486c761d40_0 .net "ci", 0 0, L_0x56486c82ea30;  alias, 1 drivers
v0x56486c750990_0 .net "co", 0 0, L_0x56486c82efc0;  alias, 1 drivers
v0x56486c750a30_0 .net "out_and1", 0 0, L_0x56486c82ed40;  1 drivers
v0x56486c73f380_0 .net "out_and2", 0 0, L_0x56486c82ee90;  1 drivers
v0x56486c73f440_0 .net "out_xor", 0 0, L_0x56486c82ecd0;  1 drivers
v0x56486c7a0720_0 .net "sum", 0 0, L_0x56486c82ef50;  1 drivers
S_0x56486c78d5c0 .scope module, "adder5" "full_adder" 20 81, 9 3 0, S_0x56486c7c61a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c82f210 .functor XOR 1, L_0x56486c82f5f0, L_0x56486c82f690, C4<0>, C4<0>;
L_0x56486c82f280 .functor AND 1, L_0x56486c82f210, L_0x56486c82efc0, C4<1>, C4<1>;
L_0x56486c82f380 .functor AND 1, L_0x56486c82f5f0, L_0x56486c82f690, C4<1>, C4<1>;
L_0x56486c82f440 .functor XOR 1, L_0x56486c82f210, L_0x56486c82efc0, C4<0>, C4<0>;
L_0x56486c82f4e0 .functor OR 1, L_0x56486c82f280, L_0x56486c82f380, C4<0>, C4<0>;
v0x56486c77d530_0 .net "a", 0 0, L_0x56486c82f5f0;  1 drivers
v0x56486c77d610_0 .net "b", 0 0, L_0x56486c82f690;  1 drivers
v0x56486c6f54e0_0 .net "ci", 0 0, L_0x56486c82efc0;  alias, 1 drivers
v0x56486c6f5580_0 .net "co", 0 0, L_0x56486c82f4e0;  alias, 1 drivers
v0x56486c6f5620_0 .net "out_and1", 0 0, L_0x56486c82f280;  1 drivers
v0x56486c705c90_0 .net "out_and2", 0 0, L_0x56486c82f380;  1 drivers
v0x56486c705d50_0 .net "out_xor", 0 0, L_0x56486c82f210;  1 drivers
v0x56486c7cfcb0_0 .net "sum", 0 0, L_0x56486c82f440;  1 drivers
S_0x56486c7bd5c0 .scope module, "adder6" "full_adder" 20 91, 9 3 0, S_0x56486c7c61a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c82f7a0 .functor XOR 1, L_0x56486c82fc20, L_0x56486c82fcc0, C4<0>, C4<0>;
L_0x56486c82f810 .functor AND 1, L_0x56486c82f7a0, L_0x56486c82f4e0, C4<1>, C4<1>;
L_0x56486c82f960 .functor AND 1, L_0x56486c82fc20, L_0x56486c82fcc0, C4<1>, C4<1>;
L_0x56486c82fa20 .functor XOR 1, L_0x56486c82f7a0, L_0x56486c82f4e0, C4<0>, C4<0>;
L_0x56486c82fac0 .functor OR 1, L_0x56486c82f810, L_0x56486c82f960, C4<0>, C4<0>;
v0x56486c7ab470_0 .net "a", 0 0, L_0x56486c82fc20;  1 drivers
v0x56486c7ab550_0 .net "b", 0 0, L_0x56486c82fcc0;  1 drivers
v0x56486c798310_0 .net "ci", 0 0, L_0x56486c82f4e0;  alias, 1 drivers
v0x56486c798410_0 .net "co", 0 0, L_0x56486c82fac0;  alias, 1 drivers
v0x56486c7961d0_0 .net "out_and1", 0 0, L_0x56486c82f810;  1 drivers
v0x56486c7962c0_0 .net "out_and2", 0 0, L_0x56486c82f960;  1 drivers
v0x56486c794090_0 .net "out_xor", 0 0, L_0x56486c82f7a0;  1 drivers
v0x56486c794150_0 .net "sum", 0 0, L_0x56486c82fa20;  1 drivers
S_0x56486c7a8cb0 .scope module, "result_div" "division_4bits_XOR" 17 48, 20 3 0, S_0x56486c7af070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "complement1_sel";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /INPUT 1 "ci";
    .port_info 6 /OUTPUT 8 "sum";
    .port_info 7 /OUTPUT 1 "complement1_finish";
L_0x7fcf37415530 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
L_0x56486c82f730 .functor XOR 8, L_0x56486c833010, L_0x7fcf37415530, C4<00000000>, C4<00000000>;
v0x56486c7d40f0_0 .net "a", 7 0, L_0x56486c833010;  1 drivers
v0x56486c7d1e50_0 .net "a_xor", 7 0, L_0x56486c82f730;  1 drivers
v0x56486c7d1f30_0 .net "aux1", 0 0, L_0x56486c830610;  1 drivers
v0x56486c7c9da0_0 .net "aux2", 0 0, L_0x56486c830b10;  1 drivers
v0x56486c7c9e90_0 .net "aux3", 0 0, L_0x56486c8310d0;  1 drivers
v0x56486c7c7c60_0 .net "aux4", 0 0, L_0x56486c8316d0;  1 drivers
v0x56486c7c7d50_0 .net "aux5", 0 0, L_0x56486c831cd0;  1 drivers
v0x56486c7c5b20_0 .net "aux6", 0 0, L_0x56486c8321f0;  1 drivers
v0x56486c7c5c10_0 .net "aux7", 0 0, L_0x56486c8327d0;  1 drivers
v0x56486c7c39e0_0 .net "aux_xor", 7 0, L_0x7fcf37415530;  1 drivers
L_0x7fcf374155c0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56486c7c3a80_0 .net "b", 7 0, L_0x7fcf374155c0;  1 drivers
L_0x7fcf37415608 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56486c7c18a0_0 .net "ci", 0 0, L_0x7fcf37415608;  1 drivers
v0x56486c7c1940_0 .net "clk", 0 0, v0x56486c8020b0_0;  alias, 1 drivers
v0x56486c7c19e0_0 .var "complement1_finish", 0 0;
v0x56486c7bf760_0 .net "complement1_sel", 0 0, L_0x56486c8301a0;  alias, 1 drivers
v0x56486c7bf800_0 .net "rst", 0 0, v0x56486c8030f0_0;  alias, 1 drivers
v0x56486c7bf8a0_0 .var "sum", 7 0;
v0x56486c770700_0 .net "sum_aux", 6 0, L_0x56486c832c00;  1 drivers
L_0x56486c830720 .part L_0x56486c82f730, 0, 1;
L_0x56486c830810 .part L_0x7fcf374155c0, 0, 1;
L_0x56486c830c20 .part L_0x56486c82f730, 1, 1;
L_0x56486c830cc0 .part L_0x7fcf374155c0, 1, 1;
L_0x56486c8311e0 .part L_0x56486c82f730, 2, 1;
L_0x56486c831310 .part L_0x7fcf374155c0, 2, 1;
L_0x56486c8317e0 .part L_0x56486c82f730, 3, 1;
L_0x56486c831880 .part L_0x7fcf374155c0, 3, 1;
L_0x56486c831de0 .part L_0x56486c82f730, 4, 1;
L_0x56486c831e80 .part L_0x7fcf374155c0, 4, 1;
L_0x56486c832300 .part L_0x56486c82f730, 5, 1;
L_0x56486c8323a0 .part L_0x7fcf374155c0, 5, 1;
L_0x56486c832930 .part L_0x56486c82f730, 6, 1;
L_0x56486c832ae0 .part L_0x7fcf374155c0, 6, 1;
LS_0x56486c832c00_0_0 .concat8 [ 1 1 1 1], L_0x56486c830570, L_0x56486c830aa0, L_0x56486c831030, L_0x56486c831630;
LS_0x56486c832c00_0_4 .concat8 [ 1 1 1 0], L_0x56486c831c30, L_0x56486c832150, L_0x56486c832730;
L_0x56486c832c00 .concat8 [ 4 3 0 0], LS_0x56486c832c00_0_0, LS_0x56486c832c00_0_4;
S_0x56486c7a4a30 .scope module, "adder0" "full_adder" 20 31, 9 3 0, S_0x56486c7a8cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c8302e0 .functor XOR 1, L_0x56486c830720, L_0x56486c830810, C4<0>, C4<0>;
L_0x56486c830350 .functor AND 1, L_0x56486c8302e0, L_0x7fcf37415608, C4<1>, C4<1>;
L_0x56486c830460 .functor AND 1, L_0x56486c830720, L_0x56486c830810, C4<1>, C4<1>;
L_0x56486c830570 .functor XOR 1, L_0x56486c8302e0, L_0x7fcf37415608, C4<0>, C4<0>;
L_0x56486c830610 .functor OR 1, L_0x56486c830350, L_0x56486c830460, C4<0>, C4<0>;
v0x56486c7a6c40_0 .net "a", 0 0, L_0x56486c830720;  1 drivers
v0x56486c7a28f0_0 .net "b", 0 0, L_0x56486c830810;  1 drivers
v0x56486c7a29b0_0 .net "ci", 0 0, L_0x7fcf37415608;  alias, 1 drivers
v0x56486c7a2a50_0 .net "co", 0 0, L_0x56486c830610;  alias, 1 drivers
v0x56486c799dd0_0 .net "out_and1", 0 0, L_0x56486c830350;  1 drivers
v0x56486c799ee0_0 .net "out_and2", 0 0, L_0x56486c830460;  1 drivers
v0x56486c797c90_0 .net "out_xor", 0 0, L_0x56486c8302e0;  1 drivers
v0x56486c797d50_0 .net "sum", 0 0, L_0x56486c830570;  1 drivers
S_0x56486c795b50 .scope module, "adder1" "full_adder" 20 41, 9 3 0, S_0x56486c7a8cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c8308b0 .functor XOR 1, L_0x56486c830c20, L_0x56486c830cc0, C4<0>, C4<0>;
L_0x56486c830920 .functor AND 1, L_0x56486c8308b0, L_0x56486c830610, C4<1>, C4<1>;
L_0x56486c8309e0 .functor AND 1, L_0x56486c830c20, L_0x56486c830cc0, C4<1>, C4<1>;
L_0x56486c830aa0 .functor XOR 1, L_0x56486c8308b0, L_0x56486c830610, C4<0>, C4<0>;
L_0x56486c830b10 .functor OR 1, L_0x56486c830920, L_0x56486c8309e0, C4<0>, C4<0>;
v0x56486c793a10_0 .net "a", 0 0, L_0x56486c830c20;  1 drivers
v0x56486c793ad0_0 .net "b", 0 0, L_0x56486c830cc0;  1 drivers
v0x56486c7918d0_0 .net "ci", 0 0, L_0x56486c830610;  alias, 1 drivers
v0x56486c791970_0 .net "co", 0 0, L_0x56486c830b10;  alias, 1 drivers
v0x56486c791a10_0 .net "out_and1", 0 0, L_0x56486c830920;  1 drivers
v0x56486c78f790_0 .net "out_and2", 0 0, L_0x56486c8309e0;  1 drivers
v0x56486c78f850_0 .net "out_xor", 0 0, L_0x56486c8308b0;  1 drivers
v0x56486c789cb0_0 .net "sum", 0 0, L_0x56486c830aa0;  1 drivers
S_0x56486c787b70 .scope module, "adder2" "full_adder" 20 51, 9 3 0, S_0x56486c7a8cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c830db0 .functor XOR 1, L_0x56486c8311e0, L_0x56486c831310, C4<0>, C4<0>;
L_0x56486c830e20 .functor AND 1, L_0x56486c830db0, L_0x56486c830b10, C4<1>, C4<1>;
L_0x56486c830f70 .functor AND 1, L_0x56486c8311e0, L_0x56486c831310, C4<1>, C4<1>;
L_0x56486c831030 .functor XOR 1, L_0x56486c830db0, L_0x56486c830b10, C4<0>, C4<0>;
L_0x56486c8310d0 .functor OR 1, L_0x56486c830e20, L_0x56486c830f70, C4<0>, C4<0>;
v0x56486c789e10_0 .net "a", 0 0, L_0x56486c8311e0;  1 drivers
v0x56486c785a30_0 .net "b", 0 0, L_0x56486c831310;  1 drivers
v0x56486c785af0_0 .net "ci", 0 0, L_0x56486c830b10;  alias, 1 drivers
v0x56486c785b90_0 .net "co", 0 0, L_0x56486c8310d0;  alias, 1 drivers
v0x56486c7838f0_0 .net "out_and1", 0 0, L_0x56486c830e20;  1 drivers
v0x56486c7839e0_0 .net "out_and2", 0 0, L_0x56486c830f70;  1 drivers
v0x56486c7817b0_0 .net "out_xor", 0 0, L_0x56486c830db0;  1 drivers
v0x56486c781870_0 .net "sum", 0 0, L_0x56486c831030;  1 drivers
S_0x56486c77f670 .scope module, "adder3" "full_adder" 20 61, 9 3 0, S_0x56486c7a8cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c8313b0 .functor XOR 1, L_0x56486c8317e0, L_0x56486c831880, C4<0>, C4<0>;
L_0x56486c831420 .functor AND 1, L_0x56486c8313b0, L_0x56486c8310d0, C4<1>, C4<1>;
L_0x56486c831520 .functor AND 1, L_0x56486c8317e0, L_0x56486c831880, C4<1>, C4<1>;
L_0x56486c831630 .functor XOR 1, L_0x56486c8313b0, L_0x56486c8310d0, C4<0>, C4<0>;
L_0x56486c8316d0 .functor OR 1, L_0x56486c831420, L_0x56486c831520, C4<0>, C4<0>;
v0x56486c738f30_0 .net "a", 0 0, L_0x56486c8317e0;  1 drivers
v0x56486c739010_0 .net "b", 0 0, L_0x56486c831880;  1 drivers
v0x56486c736df0_0 .net "ci", 0 0, L_0x56486c8310d0;  alias, 1 drivers
v0x56486c736ec0_0 .net "co", 0 0, L_0x56486c8316d0;  alias, 1 drivers
v0x56486c736f60_0 .net "out_and1", 0 0, L_0x56486c831420;  1 drivers
v0x56486c734cb0_0 .net "out_and2", 0 0, L_0x56486c831520;  1 drivers
v0x56486c734d70_0 .net "out_xor", 0 0, L_0x56486c8313b0;  1 drivers
v0x56486c732b70_0 .net "sum", 0 0, L_0x56486c831630;  1 drivers
S_0x56486c730a30 .scope module, "adder4" "full_adder" 20 71, 9 3 0, S_0x56486c7a8cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c831a00 .functor XOR 1, L_0x56486c831de0, L_0x56486c831e80, C4<0>, C4<0>;
L_0x56486c831a70 .functor AND 1, L_0x56486c831a00, L_0x56486c8316d0, C4<1>, C4<1>;
L_0x56486c831b70 .functor AND 1, L_0x56486c831de0, L_0x56486c831e80, C4<1>, C4<1>;
L_0x56486c831c30 .functor XOR 1, L_0x56486c831a00, L_0x56486c8316d0, C4<0>, C4<0>;
L_0x56486c831cd0 .functor OR 1, L_0x56486c831a70, L_0x56486c831b70, C4<0>, C4<0>;
v0x56486c732cd0_0 .net "a", 0 0, L_0x56486c831de0;  1 drivers
v0x56486c72e8f0_0 .net "b", 0 0, L_0x56486c831e80;  1 drivers
v0x56486c72e9b0_0 .net "ci", 0 0, L_0x56486c8316d0;  alias, 1 drivers
v0x56486c72c7b0_0 .net "co", 0 0, L_0x56486c831cd0;  alias, 1 drivers
v0x56486c72c850_0 .net "out_and1", 0 0, L_0x56486c831a70;  1 drivers
v0x56486c7145e0_0 .net "out_and2", 0 0, L_0x56486c831b70;  1 drivers
v0x56486c7146a0_0 .net "out_xor", 0 0, L_0x56486c831a00;  1 drivers
v0x56486c7124a0_0 .net "sum", 0 0, L_0x56486c831c30;  1 drivers
S_0x56486c710360 .scope module, "adder5" "full_adder" 20 81, 9 3 0, S_0x56486c7a8cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c831f20 .functor XOR 1, L_0x56486c832300, L_0x56486c8323a0, C4<0>, C4<0>;
L_0x56486c831f90 .functor AND 1, L_0x56486c831f20, L_0x56486c831cd0, C4<1>, C4<1>;
L_0x56486c832090 .functor AND 1, L_0x56486c832300, L_0x56486c8323a0, C4<1>, C4<1>;
L_0x56486c832150 .functor XOR 1, L_0x56486c831f20, L_0x56486c831cd0, C4<0>, C4<0>;
L_0x56486c8321f0 .functor OR 1, L_0x56486c831f90, L_0x56486c832090, C4<0>, C4<0>;
v0x56486c712600_0 .net "a", 0 0, L_0x56486c832300;  1 drivers
v0x56486c70e220_0 .net "b", 0 0, L_0x56486c8323a0;  1 drivers
v0x56486c70e2e0_0 .net "ci", 0 0, L_0x56486c831cd0;  alias, 1 drivers
v0x56486c70c0e0_0 .net "co", 0 0, L_0x56486c8321f0;  alias, 1 drivers
v0x56486c70c180_0 .net "out_and1", 0 0, L_0x56486c831f90;  1 drivers
v0x56486c709fa0_0 .net "out_and2", 0 0, L_0x56486c832090;  1 drivers
v0x56486c70a060_0 .net "out_xor", 0 0, L_0x56486c831f20;  1 drivers
v0x56486c707e60_0 .net "sum", 0 0, L_0x56486c832150;  1 drivers
S_0x56486c7dc490 .scope module, "adder6" "full_adder" 20 91, 9 3 0, S_0x56486c7a8cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c8324b0 .functor XOR 1, L_0x56486c832930, L_0x56486c832ae0, C4<0>, C4<0>;
L_0x56486c832520 .functor AND 1, L_0x56486c8324b0, L_0x56486c8321f0, C4<1>, C4<1>;
L_0x56486c832670 .functor AND 1, L_0x56486c832930, L_0x56486c832ae0, C4<1>, C4<1>;
L_0x56486c832730 .functor XOR 1, L_0x56486c8324b0, L_0x56486c8321f0, C4<0>, C4<0>;
L_0x56486c8327d0 .functor OR 1, L_0x56486c832520, L_0x56486c832670, C4<0>, C4<0>;
v0x56486c707fc0_0 .net "a", 0 0, L_0x56486c832930;  1 drivers
v0x56486c7da350_0 .net "b", 0 0, L_0x56486c832ae0;  1 drivers
v0x56486c7da430_0 .net "ci", 0 0, L_0x56486c8321f0;  alias, 1 drivers
v0x56486c7d8210_0 .net "co", 0 0, L_0x56486c8327d0;  alias, 1 drivers
v0x56486c7d82b0_0 .net "out_and1", 0 0, L_0x56486c832520;  1 drivers
v0x56486c7d60d0_0 .net "out_and2", 0 0, L_0x56486c832670;  1 drivers
v0x56486c7d6190_0 .net "out_xor", 0 0, L_0x56486c8324b0;  1 drivers
v0x56486c7d3f90_0 .net "sum", 0 0, L_0x56486c832730;  1 drivers
S_0x56486c575cc0 .scope module, "mult" "multiply_block" 15 44, 21 3 0, S_0x56486c7684b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "a";
    .port_info 3 /INPUT 8 "b";
    .port_info 4 /OUTPUT 8 "c";
    .port_info 5 /INPUT 1 "start";
    .port_info 6 /OUTPUT 1 "multiply_done";
L_0x7fcf37415338 .functor BUFT 1, C4<1101>, C4<0>, C4<0>, C4<0>;
v0x56486c7fc0e0_0 .net/2u *"_s12", 3 0, L_0x7fcf37415338;  1 drivers
L_0x7fcf374152f0 .functor BUFT 1, C4<1110>, C4<0>, C4<0>, C4<0>;
v0x56486c7fc1e0_0 .net/2u *"_s8", 3 0, L_0x7fcf374152f0;  1 drivers
v0x56486c7fc2c0_0 .net "a", 7 0, v0x56486c7fe030_0;  alias, 1 drivers
v0x56486c7fc360_0 .var "aux_sumy_v2", 7 0;
v0x56486c7fc440_0 .var "aux_sumy_v3", 15 0;
v0x56486c7fc570_0 .net "b", 7 0, v0x56486c7fe890_0;  alias, 1 drivers
v0x56486c7fc630_0 .var "c", 7 0;
v0x56486c7fc710_0 .net "clk", 0 0, v0x56486c8020b0_0;  alias, 1 drivers
v0x56486c7fc7b0_0 .var "complement_result_sel", 0 0;
v0x56486c7fc850_0 .var "counter", 3 0;
v0x56486c7fc910_0 .net "done", 0 0, L_0x56486c82a7f0;  1 drivers
v0x56486c7fc9d0_0 .net "first_nr_aux", 7 0, v0x56486c7f5bb0_0;  1 drivers
v0x56486c7fca90_0 .net "multiply_done", 0 0, L_0x56486c82a750;  alias, 1 drivers
v0x56486c7fcb30_0 .net "resulty", 7 0, v0x56486c7fbcf0_0;  1 drivers
v0x56486c7fcbf0_0 .net "rst", 0 0, v0x56486c8030f0_0;  alias, 1 drivers
v0x56486c7fcc90_0 .net "second_nr_aux", 7 0, v0x56486c7f5ec0_0;  1 drivers
v0x56486c7fcd30_0 .net "start", 0 0, L_0x56486c81db40;  alias, 1 drivers
L_0x56486c82a660 .part v0x56486c7fc440_0, 0, 8;
L_0x56486c82a750 .cmp/eq 4, v0x56486c7fc850_0, L_0x7fcf374152f0;
L_0x56486c82a7f0 .cmp/eq 4, v0x56486c7fc850_0, L_0x7fcf37415338;
S_0x56486c61b740 .scope module, "multiply_comple2" "multiply_complement_to_2" 21 25, 22 3 0, S_0x56486c575cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "first_nr_reg";
    .port_info 3 /INPUT 8 "second_nr_reg";
    .port_info 4 /INPUT 1 "complement1_sel";
    .port_info 5 /OUTPUT 8 "first_nr";
    .port_info 6 /OUTPUT 8 "second_nr";
L_0x7fcf37415068 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56486c7f5760_0 .net "ci", 0 0, L_0x7fcf37415068;  1 drivers
v0x56486c7f5820_0 .net "clk", 0 0, v0x56486c8020b0_0;  alias, 1 drivers
v0x56486c7f58e0_0 .net "complement1_finish_nr1", 0 0, v0x56486c7ef710_0;  1 drivers
v0x56486c7f5980_0 .net "complement1_finish_nr2", 0 0, v0x56486c7f50d0_0;  1 drivers
L_0x7fcf374151d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56486c7f5a20_0 .net "complement1_sel", 0 0, L_0x7fcf374151d0;  1 drivers
L_0x7fcf37415020 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56486c7f5ac0_0 .net "dumb_0", 7 0, L_0x7fcf37415020;  1 drivers
v0x56486c7f5bb0_0 .var "first_nr", 7 0;
v0x56486c7f5c50_0 .net "first_nr_aux", 7 0, v0x56486c7efb00_0;  1 drivers
v0x56486c7f5cf0_0 .net "first_nr_reg", 7 0, v0x56486c7fe030_0;  alias, 1 drivers
v0x56486c7f5e20_0 .net "rst", 0 0, v0x56486c8030f0_0;  alias, 1 drivers
v0x56486c7f5ec0_0 .var "second_nr", 7 0;
v0x56486c7f5fa0_0 .net "second_nr_aux", 7 0, v0x56486c7f5370_0;  1 drivers
v0x56486c7f6060_0 .net "second_nr_reg", 7 0, v0x56486c7fe890_0;  alias, 1 drivers
S_0x56486c5668f0 .scope module, "multiply_complement_first_nr" "multiply_4bits_XOR" 22 25, 23 3 0, S_0x56486c61b740;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "complement1_sel";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /INPUT 1 "ci";
    .port_info 6 /OUTPUT 8 "sum";
    .port_info 7 /OUTPUT 1 "complement1_finish";
L_0x7fcf374150f8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
L_0x56486c821300 .functor XOR 8, v0x56486c7fe030_0, L_0x7fcf374150f8, C4<00000000>, C4<00000000>;
o0x7fcf3746a518 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x56486c7ee970_0 name=_s59
v0x56486c7eea70_0 .net *"_s7", 0 0, L_0x56486c8213c0;  1 drivers
v0x56486c7eeb50_0 .net *"_s9", 6 0, L_0x56486c8214b0;  1 drivers
v0x56486c7eec10_0 .net "a", 7 0, v0x56486c7fe030_0;  alias, 1 drivers
v0x56486c7eecd0_0 .net "a_xor", 7 0, L_0x56486c821300;  1 drivers
v0x56486c7eedb0_0 .net "aux1", 0 0, L_0x56486c821940;  1 drivers
v0x56486c7eeea0_0 .net "aux2", 0 0, L_0x56486c821ee0;  1 drivers
v0x56486c7eef90_0 .net "aux3", 0 0, L_0x56486c822450;  1 drivers
v0x56486c7ef080_0 .net "aux4", 0 0, L_0x56486c822a50;  1 drivers
v0x56486c7ef1b0_0 .net "aux5", 0 0, L_0x56486c822f70;  1 drivers
v0x56486c7ef2a0_0 .net "aux6", 0 0, L_0x56486c8234f0;  1 drivers
v0x56486c7ef390_0 .net "aux7", 0 0, L_0x56486c823aa0;  1 drivers
v0x56486c7ef430_0 .net "aux_xor", 7 0, L_0x7fcf374150f8;  1 drivers
v0x56486c7ef4f0_0 .net "b", 7 0, L_0x7fcf37415020;  alias, 1 drivers
v0x56486c7ef5d0_0 .net "ci", 0 0, L_0x7fcf37415068;  alias, 1 drivers
v0x56486c7ef670_0 .net "clk", 0 0, v0x56486c8020b0_0;  alias, 1 drivers
v0x56486c7ef710_0 .var "complement1_finish", 0 0;
v0x56486c7ef8c0_0 .net "complement1_sel", 0 0, L_0x7fcf374151d0;  alias, 1 drivers
L_0x7fcf374150b0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56486c7ef980_0 .net "dumby", 7 0, L_0x7fcf374150b0;  1 drivers
v0x56486c7efa60_0 .net "rst", 0 0, v0x56486c8030f0_0;  alias, 1 drivers
v0x56486c7efb00_0 .var "sum", 7 0;
v0x56486c7efbe0_0 .net "sum_aux", 7 0, L_0x56486c83a4d0;  1 drivers
v0x56486c7efcc0_0 .net "sum_aux_v2", 7 0, L_0x56486c821550;  1 drivers
L_0x56486c8213c0 .part L_0x7fcf374150b0, 7, 1;
L_0x56486c8214b0 .part L_0x56486c83a4d0, 0, 7;
L_0x56486c821550 .concat [ 7 1 0 0], L_0x56486c8214b0, L_0x56486c8213c0;
L_0x56486c821a50 .part L_0x56486c821300, 0, 1;
L_0x56486c821b70 .part L_0x7fcf37415020, 0, 1;
L_0x56486c821ff0 .part L_0x56486c821300, 1, 1;
L_0x56486c822090 .part L_0x7fcf37415020, 1, 1;
L_0x56486c822560 .part L_0x56486c821300, 2, 1;
L_0x56486c8226e0 .part L_0x7fcf37415020, 2, 1;
L_0x56486c822b60 .part L_0x56486c821300, 3, 1;
L_0x56486c822c00 .part L_0x7fcf37415020, 3, 1;
L_0x56486c823080 .part L_0x56486c821300, 4, 1;
L_0x56486c823190 .part L_0x7fcf37415020, 4, 1;
L_0x56486c823600 .part L_0x56486c821300, 5, 1;
L_0x56486c823720 .part L_0x7fcf37415020, 5, 1;
L_0x56486c823c00 .part L_0x56486c821300, 6, 1;
L_0x56486c823e40 .part L_0x7fcf37415020, 6, 1;
LS_0x56486c83a4d0_0_0 .concat [ 1 1 1 1], L_0x56486c8218d0, L_0x56486c821e40, L_0x56486c8223b0, L_0x56486c8229b0;
LS_0x56486c83a4d0_0_4 .concat [ 1 1 1 1], L_0x56486c822ed0, L_0x56486c823450, L_0x56486c823a00, o0x7fcf3746a518;
L_0x56486c83a4d0 .concat [ 4 4 0 0], LS_0x56486c83a4d0_0_0, LS_0x56486c83a4d0_0_4;
S_0x56486c5c9f90 .scope module, "adder0" "full_adder" 23 31, 9 3 0, S_0x56486c5668f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c821690 .functor XOR 1, L_0x56486c821a50, L_0x56486c821b70, C4<0>, C4<0>;
L_0x56486c821700 .functor AND 1, L_0x56486c821690, L_0x7fcf37415068, C4<1>, C4<1>;
L_0x56486c8217c0 .functor AND 1, L_0x56486c821a50, L_0x56486c821b70, C4<1>, C4<1>;
L_0x56486c8218d0 .functor XOR 1, L_0x56486c821690, L_0x7fcf37415068, C4<0>, C4<0>;
L_0x56486c821940 .functor OR 1, L_0x56486c821700, L_0x56486c8217c0, C4<0>, C4<0>;
v0x56486c575ed0_0 .net "a", 0 0, L_0x56486c821a50;  1 drivers
v0x56486c61ba10_0 .net "b", 0 0, L_0x56486c821b70;  1 drivers
v0x56486c5ca220_0 .net "ci", 0 0, L_0x7fcf37415068;  alias, 1 drivers
v0x56486c5ca2f0_0 .net "co", 0 0, L_0x56486c821940;  alias, 1 drivers
v0x56486c566c10_0 .net "out_and1", 0 0, L_0x56486c821700;  1 drivers
v0x56486c58a050_0 .net "out_and2", 0 0, L_0x56486c8217c0;  1 drivers
v0x56486c58a110_0 .net "out_xor", 0 0, L_0x56486c821690;  1 drivers
v0x56486c58a1d0_0 .net "sum", 0 0, L_0x56486c8218d0;  1 drivers
S_0x56486c5a0870 .scope module, "adder1" "full_adder" 23 41, 9 3 0, S_0x56486c5668f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c821c10 .functor XOR 1, L_0x56486c821ff0, L_0x56486c822090, C4<0>, C4<0>;
L_0x56486c821c80 .functor AND 1, L_0x56486c821c10, L_0x56486c821940, C4<1>, C4<1>;
L_0x56486c821d80 .functor AND 1, L_0x56486c821ff0, L_0x56486c822090, C4<1>, C4<1>;
L_0x56486c821e40 .functor XOR 1, L_0x56486c821c10, L_0x56486c821940, C4<0>, C4<0>;
L_0x56486c821ee0 .functor OR 1, L_0x56486c821c80, L_0x56486c821d80, C4<0>, C4<0>;
v0x56486c5a0a70_0 .net "a", 0 0, L_0x56486c821ff0;  1 drivers
v0x56486c5a0b30_0 .net "b", 0 0, L_0x56486c822090;  1 drivers
v0x56486c5a0bf0_0 .net "ci", 0 0, L_0x56486c821940;  alias, 1 drivers
v0x56486c58a330_0 .net "co", 0 0, L_0x56486c821ee0;  alias, 1 drivers
v0x56486c58a3d0_0 .net "out_and1", 0 0, L_0x56486c821c80;  1 drivers
v0x56486c5dbb70_0 .net "out_and2", 0 0, L_0x56486c821d80;  1 drivers
v0x56486c5dbc30_0 .net "out_xor", 0 0, L_0x56486c821c10;  1 drivers
v0x56486c5dbcf0_0 .net "sum", 0 0, L_0x56486c821e40;  1 drivers
S_0x56486c5dcd20 .scope module, "adder2" "full_adder" 23 51, 9 3 0, S_0x56486c5668f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c822130 .functor XOR 1, L_0x56486c822560, L_0x56486c8226e0, C4<0>, C4<0>;
L_0x56486c8221a0 .functor AND 1, L_0x56486c822130, L_0x56486c821ee0, C4<1>, C4<1>;
L_0x56486c8222f0 .functor AND 1, L_0x56486c822560, L_0x56486c8226e0, C4<1>, C4<1>;
L_0x56486c8223b0 .functor XOR 1, L_0x56486c822130, L_0x56486c821ee0, C4<0>, C4<0>;
L_0x56486c822450 .functor OR 1, L_0x56486c8221a0, L_0x56486c8222f0, C4<0>, C4<0>;
v0x56486c5dcfb0_0 .net "a", 0 0, L_0x56486c822560;  1 drivers
v0x56486c5dd070_0 .net "b", 0 0, L_0x56486c8226e0;  1 drivers
v0x56486c5dbe80_0 .net "ci", 0 0, L_0x56486c821ee0;  alias, 1 drivers
v0x56486c5b2900_0 .net "co", 0 0, L_0x56486c822450;  alias, 1 drivers
v0x56486c5b29a0_0 .net "out_and1", 0 0, L_0x56486c8221a0;  1 drivers
v0x56486c5b2ab0_0 .net "out_and2", 0 0, L_0x56486c8222f0;  1 drivers
v0x56486c5b2b70_0 .net "out_xor", 0 0, L_0x56486c822130;  1 drivers
v0x56486c5b2c30_0 .net "sum", 0 0, L_0x56486c8223b0;  1 drivers
S_0x56486c5d1800 .scope module, "adder3" "full_adder" 23 61, 9 3 0, S_0x56486c5668f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c822780 .functor XOR 1, L_0x56486c822b60, L_0x56486c822c00, C4<0>, C4<0>;
L_0x56486c8227f0 .functor AND 1, L_0x56486c822780, L_0x56486c822450, C4<1>, C4<1>;
L_0x56486c8228f0 .functor AND 1, L_0x56486c822b60, L_0x56486c822c00, C4<1>, C4<1>;
L_0x56486c8229b0 .functor XOR 1, L_0x56486c822780, L_0x56486c822450, C4<0>, C4<0>;
L_0x56486c822a50 .functor OR 1, L_0x56486c8227f0, L_0x56486c8228f0, C4<0>, C4<0>;
v0x56486c5d1a10_0 .net "a", 0 0, L_0x56486c822b60;  1 drivers
v0x56486c5d1af0_0 .net "b", 0 0, L_0x56486c822c00;  1 drivers
v0x56486c5d5320_0 .net "ci", 0 0, L_0x56486c822450;  alias, 1 drivers
v0x56486c5d5420_0 .net "co", 0 0, L_0x56486c822a50;  alias, 1 drivers
v0x56486c5d54c0_0 .net "out_and1", 0 0, L_0x56486c8227f0;  1 drivers
v0x56486c5d55b0_0 .net "out_and2", 0 0, L_0x56486c8228f0;  1 drivers
v0x56486c5d5670_0 .net "out_xor", 0 0, L_0x56486c822780;  1 drivers
v0x56486c5ceda0_0 .net "sum", 0 0, L_0x56486c8229b0;  1 drivers
S_0x56486c5cef00 .scope module, "adder4" "full_adder" 23 71, 9 3 0, S_0x56486c5668f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c822ca0 .functor XOR 1, L_0x56486c823080, L_0x56486c823190, C4<0>, C4<0>;
L_0x56486c822d10 .functor AND 1, L_0x56486c822ca0, L_0x56486c822a50, C4<1>, C4<1>;
L_0x56486c822e10 .functor AND 1, L_0x56486c823080, L_0x56486c823190, C4<1>, C4<1>;
L_0x56486c822ed0 .functor XOR 1, L_0x56486c822ca0, L_0x56486c822a50, C4<0>, C4<0>;
L_0x56486c822f70 .functor OR 1, L_0x56486c822d10, L_0x56486c822e10, C4<0>, C4<0>;
v0x56486c5948c0_0 .net "a", 0 0, L_0x56486c823080;  1 drivers
v0x56486c5949a0_0 .net "b", 0 0, L_0x56486c823190;  1 drivers
v0x56486c594a60_0 .net "ci", 0 0, L_0x56486c822a50;  alias, 1 drivers
v0x56486c594b30_0 .net "co", 0 0, L_0x56486c822f70;  alias, 1 drivers
v0x56486c594bd0_0 .net "out_and1", 0 0, L_0x56486c822d10;  1 drivers
v0x56486c63bab0_0 .net "out_and2", 0 0, L_0x56486c822e10;  1 drivers
v0x56486c63bb50_0 .net "out_xor", 0 0, L_0x56486c822ca0;  1 drivers
v0x56486c63bc10_0 .net "sum", 0 0, L_0x56486c822ed0;  1 drivers
S_0x56486c6137e0 .scope module, "adder5" "full_adder" 23 81, 9 3 0, S_0x56486c5668f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c823230 .functor XOR 1, L_0x56486c823600, L_0x56486c823720, C4<0>, C4<0>;
L_0x56486c8232a0 .functor AND 1, L_0x56486c823230, L_0x56486c822f70, C4<1>, C4<1>;
L_0x56486c823390 .functor AND 1, L_0x56486c823600, L_0x56486c823720, C4<1>, C4<1>;
L_0x56486c823450 .functor XOR 1, L_0x56486c823230, L_0x56486c822f70, C4<0>, C4<0>;
L_0x56486c8234f0 .functor OR 1, L_0x56486c8232a0, L_0x56486c823390, C4<0>, C4<0>;
v0x56486c613a40_0 .net "a", 0 0, L_0x56486c823600;  1 drivers
v0x56486c613b20_0 .net "b", 0 0, L_0x56486c823720;  1 drivers
v0x56486c63bd70_0 .net "ci", 0 0, L_0x56486c822f70;  alias, 1 drivers
v0x56486c7eddf0_0 .net "co", 0 0, L_0x56486c8234f0;  alias, 1 drivers
v0x56486c7ede90_0 .net "out_and1", 0 0, L_0x56486c8232a0;  1 drivers
v0x56486c7edf30_0 .net "out_and2", 0 0, L_0x56486c823390;  1 drivers
v0x56486c7edfd0_0 .net "out_xor", 0 0, L_0x56486c823230;  1 drivers
v0x56486c7ee070_0 .net "sum", 0 0, L_0x56486c823450;  1 drivers
S_0x56486c7ee110 .scope module, "adder6" "full_adder" 23 91, 9 3 0, S_0x56486c5668f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c823120 .functor XOR 1, L_0x56486c823c00, L_0x56486c823e40, C4<0>, C4<0>;
L_0x56486c8237c0 .functor AND 1, L_0x56486c823120, L_0x56486c8234f0, C4<1>, C4<1>;
L_0x56486c823940 .functor AND 1, L_0x56486c823c00, L_0x56486c823e40, C4<1>, C4<1>;
L_0x56486c823a00 .functor XOR 1, L_0x56486c823120, L_0x56486c8234f0, C4<0>, C4<0>;
L_0x56486c823aa0 .functor OR 1, L_0x56486c8237c0, L_0x56486c823940, C4<0>, C4<0>;
v0x56486c7ee2a0_0 .net "a", 0 0, L_0x56486c823c00;  1 drivers
v0x56486c7ee340_0 .net "b", 0 0, L_0x56486c823e40;  1 drivers
v0x56486c7ee400_0 .net "ci", 0 0, L_0x56486c8234f0;  alias, 1 drivers
v0x56486c7ee500_0 .net "co", 0 0, L_0x56486c823aa0;  alias, 1 drivers
v0x56486c7ee5a0_0 .net "out_and1", 0 0, L_0x56486c8237c0;  1 drivers
v0x56486c7ee690_0 .net "out_and2", 0 0, L_0x56486c823940;  1 drivers
v0x56486c7ee750_0 .net "out_xor", 0 0, L_0x56486c823120;  1 drivers
v0x56486c7ee810_0 .net "sum", 0 0, L_0x56486c823a00;  1 drivers
S_0x56486c7efef0 .scope module, "multiply_complement_second_nr" "multiply_4bits_XOR" 22 36, 23 3 0, S_0x56486c61b740;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "complement1_sel";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /INPUT 1 "ci";
    .port_info 6 /OUTPUT 8 "sum";
    .port_info 7 /OUTPUT 1 "complement1_finish";
L_0x7fcf37415188 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
L_0x56486c823ee0 .functor XOR 8, v0x56486c7fe890_0, L_0x7fcf37415188, C4<00000000>, C4<00000000>;
o0x7fcf3746b898 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x56486c7f4350_0 name=_s59
v0x56486c7f4450_0 .net *"_s7", 0 0, L_0x56486c8241b0;  1 drivers
v0x56486c7f4530_0 .net *"_s9", 6 0, L_0x56486c8242a0;  1 drivers
v0x56486c7f45f0_0 .net "a", 7 0, v0x56486c7fe890_0;  alias, 1 drivers
v0x56486c7f46b0_0 .net "a_xor", 7 0, L_0x56486c823ee0;  1 drivers
v0x56486c7f4790_0 .net "aux1", 0 0, L_0x56486c8247f0;  1 drivers
v0x56486c7f4880_0 .net "aux2", 0 0, L_0x56486c824d50;  1 drivers
v0x56486c7f4970_0 .net "aux3", 0 0, L_0x56486c825230;  1 drivers
v0x56486c7f4a60_0 .net "aux4", 0 0, L_0x56486c825860;  1 drivers
v0x56486c7f4b90_0 .net "aux5", 0 0, L_0x56486c825db0;  1 drivers
v0x56486c7f4c80_0 .net "aux6", 0 0, L_0x56486c8263c0;  1 drivers
v0x56486c7f4d70_0 .net "aux7", 0 0, L_0x56486c826b80;  1 drivers
v0x56486c7f4e10_0 .net "aux_xor", 7 0, L_0x7fcf37415188;  1 drivers
v0x56486c7f4ed0_0 .net "b", 7 0, L_0x7fcf37415020;  alias, 1 drivers
v0x56486c7f4f90_0 .net "ci", 0 0, L_0x7fcf37415068;  alias, 1 drivers
v0x56486c7f5030_0 .net "clk", 0 0, v0x56486c8020b0_0;  alias, 1 drivers
v0x56486c7f50d0_0 .var "complement1_finish", 0 0;
v0x56486c7f5170_0 .net "complement1_sel", 0 0, L_0x7fcf374151d0;  alias, 1 drivers
L_0x7fcf37415140 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56486c7f5210_0 .net "dumby", 7 0, L_0x7fcf37415140;  1 drivers
v0x56486c7f52d0_0 .net "rst", 0 0, v0x56486c8030f0_0;  alias, 1 drivers
v0x56486c7f5370_0 .var "sum", 7 0;
v0x56486c7f5450_0 .net "sum_aux", 7 0, L_0x56486c83a890;  1 drivers
v0x56486c7f5530_0 .net "sum_aux_v2", 7 0, L_0x56486c824340;  1 drivers
L_0x56486c8241b0 .part L_0x7fcf37415140, 7, 1;
L_0x56486c8242a0 .part L_0x56486c83a890, 0, 7;
L_0x56486c824340 .concat [ 7 1 0 0], L_0x56486c8242a0, L_0x56486c8241b0;
L_0x56486c824900 .part L_0x56486c823ee0, 0, 1;
L_0x56486c824a20 .part L_0x7fcf37415020, 0, 1;
L_0x56486c824e60 .part L_0x56486c823ee0, 1, 1;
L_0x56486c824f00 .part L_0x7fcf37415020, 1, 1;
L_0x56486c825340 .part L_0x56486c823ee0, 2, 1;
L_0x56486c8254c0 .part L_0x7fcf37415020, 2, 1;
L_0x56486c825970 .part L_0x56486c823ee0, 3, 1;
L_0x56486c825a10 .part L_0x7fcf37415020, 3, 1;
L_0x56486c825ec0 .part L_0x56486c823ee0, 4, 1;
L_0x56486c825fd0 .part L_0x7fcf37415020, 4, 1;
L_0x56486c8264d0 .part L_0x56486c823ee0, 5, 1;
L_0x56486c8265f0 .part L_0x7fcf37415020, 5, 1;
L_0x56486c826ce0 .part L_0x56486c823ee0, 6, 1;
L_0x56486c826e10 .part L_0x7fcf37415020, 6, 1;
LS_0x56486c83a890_0_0 .concat [ 1 1 1 1], L_0x56486c824750, L_0x56486c824cb0, L_0x56486c825190, L_0x56486c8257c0;
LS_0x56486c83a890_0_4 .concat [ 1 1 1 1], L_0x56486c825d10, L_0x56486c826320, L_0x56486c826ae0, o0x7fcf3746b898;
L_0x56486c83a890 .concat [ 4 4 0 0], LS_0x56486c83a890_0_0, LS_0x56486c83a890_0_4;
S_0x56486c7f01c0 .scope module, "adder0" "full_adder" 23 31, 9 3 0, S_0x56486c7efef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c8244b0 .functor XOR 1, L_0x56486c824900, L_0x56486c824a20, C4<0>, C4<0>;
L_0x56486c824550 .functor AND 1, L_0x56486c8244b0, L_0x7fcf37415068, C4<1>, C4<1>;
L_0x56486c824640 .functor AND 1, L_0x56486c824900, L_0x56486c824a20, C4<1>, C4<1>;
L_0x56486c824750 .functor XOR 1, L_0x56486c8244b0, L_0x7fcf37415068, C4<0>, C4<0>;
L_0x56486c8247f0 .functor OR 1, L_0x56486c824550, L_0x56486c824640, C4<0>, C4<0>;
v0x56486c7f0420_0 .net "a", 0 0, L_0x56486c824900;  1 drivers
v0x56486c7f0500_0 .net "b", 0 0, L_0x56486c824a20;  1 drivers
v0x56486c7f05c0_0 .net "ci", 0 0, L_0x7fcf37415068;  alias, 1 drivers
v0x56486c7f06b0_0 .net "co", 0 0, L_0x56486c8247f0;  alias, 1 drivers
v0x56486c7f0750_0 .net "out_and1", 0 0, L_0x56486c824550;  1 drivers
v0x56486c7f0860_0 .net "out_and2", 0 0, L_0x56486c824640;  1 drivers
v0x56486c7f0920_0 .net "out_xor", 0 0, L_0x56486c8244b0;  1 drivers
v0x56486c7f09e0_0 .net "sum", 0 0, L_0x56486c824750;  1 drivers
S_0x56486c7f0b40 .scope module, "adder1" "full_adder" 23 41, 9 3 0, S_0x56486c7efef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c824ac0 .functor XOR 1, L_0x56486c824e60, L_0x56486c824f00, C4<0>, C4<0>;
L_0x56486c824b30 .functor AND 1, L_0x56486c824ac0, L_0x56486c8247f0, C4<1>, C4<1>;
L_0x56486c824bf0 .functor AND 1, L_0x56486c824e60, L_0x56486c824f00, C4<1>, C4<1>;
L_0x56486c824cb0 .functor XOR 1, L_0x56486c824ac0, L_0x56486c8247f0, C4<0>, C4<0>;
L_0x56486c824d50 .functor OR 1, L_0x56486c824b30, L_0x56486c824bf0, C4<0>, C4<0>;
v0x56486c7f0dc0_0 .net "a", 0 0, L_0x56486c824e60;  1 drivers
v0x56486c7f0e80_0 .net "b", 0 0, L_0x56486c824f00;  1 drivers
v0x56486c7f0f40_0 .net "ci", 0 0, L_0x56486c8247f0;  alias, 1 drivers
v0x56486c7f0fe0_0 .net "co", 0 0, L_0x56486c824d50;  alias, 1 drivers
v0x56486c7f1080_0 .net "out_and1", 0 0, L_0x56486c824b30;  1 drivers
v0x56486c7f1170_0 .net "out_and2", 0 0, L_0x56486c824bf0;  1 drivers
v0x56486c7f1230_0 .net "out_xor", 0 0, L_0x56486c824ac0;  1 drivers
v0x56486c7f12f0_0 .net "sum", 0 0, L_0x56486c824cb0;  1 drivers
S_0x56486c7f1450 .scope module, "adder2" "full_adder" 23 51, 9 3 0, S_0x56486c7efef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c824fa0 .functor XOR 1, L_0x56486c825340, L_0x56486c8254c0, C4<0>, C4<0>;
L_0x56486c825010 .functor AND 1, L_0x56486c824fa0, L_0x56486c824d50, C4<1>, C4<1>;
L_0x56486c8250d0 .functor AND 1, L_0x56486c825340, L_0x56486c8254c0, C4<1>, C4<1>;
L_0x56486c825190 .functor XOR 1, L_0x56486c824fa0, L_0x56486c824d50, C4<0>, C4<0>;
L_0x56486c825230 .functor OR 1, L_0x56486c825010, L_0x56486c8250d0, C4<0>, C4<0>;
v0x56486c7f16b0_0 .net "a", 0 0, L_0x56486c825340;  1 drivers
v0x56486c7f1770_0 .net "b", 0 0, L_0x56486c8254c0;  1 drivers
v0x56486c7f1830_0 .net "ci", 0 0, L_0x56486c824d50;  alias, 1 drivers
v0x56486c7f1900_0 .net "co", 0 0, L_0x56486c825230;  alias, 1 drivers
v0x56486c7f19a0_0 .net "out_and1", 0 0, L_0x56486c825010;  1 drivers
v0x56486c7f1a90_0 .net "out_and2", 0 0, L_0x56486c8250d0;  1 drivers
v0x56486c7f1b50_0 .net "out_xor", 0 0, L_0x56486c824fa0;  1 drivers
v0x56486c7f1c10_0 .net "sum", 0 0, L_0x56486c825190;  1 drivers
S_0x56486c7f1d70 .scope module, "adder3" "full_adder" 23 61, 9 3 0, S_0x56486c7efef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c825560 .functor XOR 1, L_0x56486c825970, L_0x56486c825a10, C4<0>, C4<0>;
L_0x56486c8255d0 .functor AND 1, L_0x56486c825560, L_0x56486c825230, C4<1>, C4<1>;
L_0x56486c825700 .functor AND 1, L_0x56486c825970, L_0x56486c825a10, C4<1>, C4<1>;
L_0x56486c8257c0 .functor XOR 1, L_0x56486c825560, L_0x56486c825230, C4<0>, C4<0>;
L_0x56486c825860 .functor OR 1, L_0x56486c8255d0, L_0x56486c825700, C4<0>, C4<0>;
v0x56486c7f1fd0_0 .net "a", 0 0, L_0x56486c825970;  1 drivers
v0x56486c7f20b0_0 .net "b", 0 0, L_0x56486c825a10;  1 drivers
v0x56486c7f2170_0 .net "ci", 0 0, L_0x56486c825230;  alias, 1 drivers
v0x56486c7f2270_0 .net "co", 0 0, L_0x56486c825860;  alias, 1 drivers
v0x56486c7f2310_0 .net "out_and1", 0 0, L_0x56486c8255d0;  1 drivers
v0x56486c7f2400_0 .net "out_and2", 0 0, L_0x56486c825700;  1 drivers
v0x56486c7f24c0_0 .net "out_xor", 0 0, L_0x56486c825560;  1 drivers
v0x56486c7f2580_0 .net "sum", 0 0, L_0x56486c8257c0;  1 drivers
S_0x56486c7f26e0 .scope module, "adder4" "full_adder" 23 71, 9 3 0, S_0x56486c7efef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c825ab0 .functor XOR 1, L_0x56486c825ec0, L_0x56486c825fd0, C4<0>, C4<0>;
L_0x56486c825b20 .functor AND 1, L_0x56486c825ab0, L_0x56486c825860, C4<1>, C4<1>;
L_0x56486c825c50 .functor AND 1, L_0x56486c825ec0, L_0x56486c825fd0, C4<1>, C4<1>;
L_0x56486c825d10 .functor XOR 1, L_0x56486c825ab0, L_0x56486c825860, C4<0>, C4<0>;
L_0x56486c825db0 .functor OR 1, L_0x56486c825b20, L_0x56486c825c50, C4<0>, C4<0>;
v0x56486c7f2990_0 .net "a", 0 0, L_0x56486c825ec0;  1 drivers
v0x56486c7f2a70_0 .net "b", 0 0, L_0x56486c825fd0;  1 drivers
v0x56486c7f2b30_0 .net "ci", 0 0, L_0x56486c825860;  alias, 1 drivers
v0x56486c7f2c00_0 .net "co", 0 0, L_0x56486c825db0;  alias, 1 drivers
v0x56486c7f2ca0_0 .net "out_and1", 0 0, L_0x56486c825b20;  1 drivers
v0x56486c7f2d90_0 .net "out_and2", 0 0, L_0x56486c825c50;  1 drivers
v0x56486c7f2e50_0 .net "out_xor", 0 0, L_0x56486c825ab0;  1 drivers
v0x56486c7f2f10_0 .net "sum", 0 0, L_0x56486c825d10;  1 drivers
S_0x56486c7f3070 .scope module, "adder5" "full_adder" 23 81, 9 3 0, S_0x56486c7efef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c826070 .functor XOR 1, L_0x56486c8264d0, L_0x56486c8265f0, C4<0>, C4<0>;
L_0x56486c8260e0 .functor AND 1, L_0x56486c826070, L_0x56486c825db0, C4<1>, C4<1>;
L_0x56486c826260 .functor AND 1, L_0x56486c8264d0, L_0x56486c8265f0, C4<1>, C4<1>;
L_0x56486c826320 .functor XOR 1, L_0x56486c826070, L_0x56486c825db0, C4<0>, C4<0>;
L_0x56486c8263c0 .functor OR 1, L_0x56486c8260e0, L_0x56486c826260, C4<0>, C4<0>;
v0x56486c7f32d0_0 .net "a", 0 0, L_0x56486c8264d0;  1 drivers
v0x56486c7f33b0_0 .net "b", 0 0, L_0x56486c8265f0;  1 drivers
v0x56486c7f3470_0 .net "ci", 0 0, L_0x56486c825db0;  alias, 1 drivers
v0x56486c7f3570_0 .net "co", 0 0, L_0x56486c8263c0;  alias, 1 drivers
v0x56486c7f3610_0 .net "out_and1", 0 0, L_0x56486c8260e0;  1 drivers
v0x56486c7f3700_0 .net "out_and2", 0 0, L_0x56486c826260;  1 drivers
v0x56486c7f37c0_0 .net "out_xor", 0 0, L_0x56486c826070;  1 drivers
v0x56486c7f3880_0 .net "sum", 0 0, L_0x56486c826320;  1 drivers
S_0x56486c7f39e0 .scope module, "adder6" "full_adder" 23 91, 9 3 0, S_0x56486c7efef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c825f60 .functor XOR 1, L_0x56486c826ce0, L_0x56486c826e10, C4<0>, C4<0>;
L_0x56486c8268a0 .functor AND 1, L_0x56486c825f60, L_0x56486c8263c0, C4<1>, C4<1>;
L_0x56486c826a20 .functor AND 1, L_0x56486c826ce0, L_0x56486c826e10, C4<1>, C4<1>;
L_0x56486c826ae0 .functor XOR 1, L_0x56486c825f60, L_0x56486c8263c0, C4<0>, C4<0>;
L_0x56486c826b80 .functor OR 1, L_0x56486c8268a0, L_0x56486c826a20, C4<0>, C4<0>;
v0x56486c7f3c40_0 .net "a", 0 0, L_0x56486c826ce0;  1 drivers
v0x56486c7f3d20_0 .net "b", 0 0, L_0x56486c826e10;  1 drivers
v0x56486c7f3de0_0 .net "ci", 0 0, L_0x56486c8263c0;  alias, 1 drivers
v0x56486c7f3ee0_0 .net "co", 0 0, L_0x56486c826b80;  alias, 1 drivers
v0x56486c7f3f80_0 .net "out_and1", 0 0, L_0x56486c8268a0;  1 drivers
v0x56486c7f4070_0 .net "out_and2", 0 0, L_0x56486c826a20;  1 drivers
v0x56486c7f4130_0 .net "out_xor", 0 0, L_0x56486c825f60;  1 drivers
v0x56486c7f41f0_0 .net "sum", 0 0, L_0x56486c826ae0;  1 drivers
S_0x56486c7f61e0 .scope module, "multiply_complement_result" "multiply_8bits_XOR" 21 36, 24 3 0, S_0x56486c575cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "complement1_sel";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /INPUT 1 "ci";
    .port_info 6 /OUTPUT 8 "sum";
L_0x7fcf37415218 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
L_0x56486c8272c0 .functor XOR 8, L_0x56486c82a660, L_0x7fcf37415218, C4<00000000>, C4<00000000>;
v0x56486c7fafd0_0 .net "a", 7 0, L_0x56486c82a660;  1 drivers
v0x56486c7fb0d0_0 .net "a_xor", 7 0, L_0x56486c8272c0;  1 drivers
v0x56486c7fb1b0_0 .net "aux1", 0 0, L_0x56486c8275e0;  1 drivers
v0x56486c7fb2a0_0 .net "aux2", 0 0, L_0x56486c827ae0;  1 drivers
v0x56486c7fb390_0 .net "aux3", 0 0, L_0x56486c828100;  1 drivers
v0x56486c7fb4d0_0 .net "aux4", 0 0, L_0x56486c8286e0;  1 drivers
v0x56486c7fb5c0_0 .net "aux5", 0 0, L_0x56486c828d10;  1 drivers
v0x56486c7fb6b0_0 .net "aux6", 0 0, L_0x56486c8292c0;  1 drivers
v0x56486c7fb7a0_0 .net "aux7", 0 0, L_0x56486c8298d0;  1 drivers
v0x56486c7fb8d0_0 .net "aux_xor", 7 0, L_0x7fcf37415218;  1 drivers
L_0x7fcf37415260 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56486c7fb990_0 .net "b", 7 0, L_0x7fcf37415260;  1 drivers
L_0x7fcf374152a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56486c7fba70_0 .net "ci", 0 0, L_0x7fcf374152a8;  1 drivers
v0x56486c7fbb10_0 .net "clk", 0 0, v0x56486c8020b0_0;  alias, 1 drivers
v0x56486c7fbbb0_0 .net "complement1_sel", 0 0, v0x56486c7fc7b0_0;  1 drivers
v0x56486c7fbc50_0 .net "rst", 0 0, v0x56486c8030f0_0;  alias, 1 drivers
v0x56486c7fbcf0_0 .var "sum", 7 0;
v0x56486c7fbdd0_0 .net "sum_aux", 7 0, L_0x56486c82a2f0;  1 drivers
L_0x56486c8276f0 .part L_0x56486c8272c0, 0, 1;
L_0x56486c8277e0 .part L_0x7fcf37415260, 0, 1;
L_0x56486c827bf0 .part L_0x56486c8272c0, 1, 1;
L_0x56486c827c90 .part L_0x7fcf37415260, 1, 1;
L_0x56486c828210 .part L_0x56486c8272c0, 2, 1;
L_0x56486c828340 .part L_0x7fcf37415260, 2, 1;
L_0x56486c8287f0 .part L_0x56486c8272c0, 3, 1;
L_0x56486c828890 .part L_0x7fcf37415260, 3, 1;
L_0x56486c828e20 .part L_0x56486c8272c0, 4, 1;
L_0x56486c828ec0 .part L_0x7fcf37415260, 4, 1;
L_0x56486c8293d0 .part L_0x56486c8272c0, 5, 1;
L_0x56486c829470 .part L_0x7fcf37415260, 5, 1;
L_0x56486c8299e0 .part L_0x56486c8272c0, 6, 1;
L_0x56486c829b90 .part L_0x7fcf37415260, 6, 1;
L_0x56486c82a010 .part L_0x56486c8272c0, 7, 1;
L_0x56486c82a0b0 .part L_0x7fcf37415260, 7, 1;
LS_0x56486c82a2f0_0_0 .concat8 [ 1 1 1 1], L_0x56486c827570, L_0x56486c827a70, L_0x56486c828060, L_0x56486c828640;
LS_0x56486c82a2f0_0_4 .concat8 [ 1 1 1 1], L_0x56486c828c70, L_0x56486c829220, L_0x56486c829830, L_0x56486c829e60;
L_0x56486c82a2f0 .concat8 [ 4 4 0 0], LS_0x56486c82a2f0_0_0, LS_0x56486c82a2f0_0_4;
S_0x56486c7f6440 .scope module, "adder0" "full_adder" 24 28, 9 3 0, S_0x56486c7f61e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c827330 .functor XOR 1, L_0x56486c8276f0, L_0x56486c8277e0, C4<0>, C4<0>;
L_0x56486c8273a0 .functor AND 1, L_0x56486c827330, L_0x7fcf374152a8, C4<1>, C4<1>;
L_0x56486c827460 .functor AND 1, L_0x56486c8276f0, L_0x56486c8277e0, C4<1>, C4<1>;
L_0x56486c827570 .functor XOR 1, L_0x56486c827330, L_0x7fcf374152a8, C4<0>, C4<0>;
L_0x56486c8275e0 .functor OR 1, L_0x56486c8273a0, L_0x56486c827460, C4<0>, C4<0>;
v0x56486c7f66a0_0 .net "a", 0 0, L_0x56486c8276f0;  1 drivers
v0x56486c7f6780_0 .net "b", 0 0, L_0x56486c8277e0;  1 drivers
v0x56486c7f6840_0 .net "ci", 0 0, L_0x7fcf374152a8;  alias, 1 drivers
v0x56486c7f68e0_0 .net "co", 0 0, L_0x56486c8275e0;  alias, 1 drivers
v0x56486c7f69a0_0 .net "out_and1", 0 0, L_0x56486c8273a0;  1 drivers
v0x56486c7f6ab0_0 .net "out_and2", 0 0, L_0x56486c827460;  1 drivers
v0x56486c7f6b70_0 .net "out_xor", 0 0, L_0x56486c827330;  1 drivers
v0x56486c7f6c30_0 .net "sum", 0 0, L_0x56486c827570;  1 drivers
S_0x56486c7f6d90 .scope module, "adder1" "full_adder" 24 38, 9 3 0, S_0x56486c7f61e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c827880 .functor XOR 1, L_0x56486c827bf0, L_0x56486c827c90, C4<0>, C4<0>;
L_0x56486c8278f0 .functor AND 1, L_0x56486c827880, L_0x56486c8275e0, C4<1>, C4<1>;
L_0x56486c8279b0 .functor AND 1, L_0x56486c827bf0, L_0x56486c827c90, C4<1>, C4<1>;
L_0x56486c827a70 .functor XOR 1, L_0x56486c827880, L_0x56486c8275e0, C4<0>, C4<0>;
L_0x56486c827ae0 .functor OR 1, L_0x56486c8278f0, L_0x56486c8279b0, C4<0>, C4<0>;
v0x56486c7f7010_0 .net "a", 0 0, L_0x56486c827bf0;  1 drivers
v0x56486c7f70d0_0 .net "b", 0 0, L_0x56486c827c90;  1 drivers
v0x56486c7f7190_0 .net "ci", 0 0, L_0x56486c8275e0;  alias, 1 drivers
v0x56486c7f7290_0 .net "co", 0 0, L_0x56486c827ae0;  alias, 1 drivers
v0x56486c7f7330_0 .net "out_and1", 0 0, L_0x56486c8278f0;  1 drivers
v0x56486c7f7420_0 .net "out_and2", 0 0, L_0x56486c8279b0;  1 drivers
v0x56486c7f74e0_0 .net "out_xor", 0 0, L_0x56486c827880;  1 drivers
v0x56486c7f75a0_0 .net "sum", 0 0, L_0x56486c827a70;  1 drivers
S_0x56486c7f7700 .scope module, "adder2" "full_adder" 24 48, 9 3 0, S_0x56486c7f61e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c827d80 .functor XOR 1, L_0x56486c828210, L_0x56486c828340, C4<0>, C4<0>;
L_0x56486c827e20 .functor AND 1, L_0x56486c827d80, L_0x56486c827ae0, C4<1>, C4<1>;
L_0x56486c827fa0 .functor AND 1, L_0x56486c828210, L_0x56486c828340, C4<1>, C4<1>;
L_0x56486c828060 .functor XOR 1, L_0x56486c827d80, L_0x56486c827ae0, C4<0>, C4<0>;
L_0x56486c828100 .functor OR 1, L_0x56486c827e20, L_0x56486c827fa0, C4<0>, C4<0>;
v0x56486c7f7990_0 .net "a", 0 0, L_0x56486c828210;  1 drivers
v0x56486c7f7a50_0 .net "b", 0 0, L_0x56486c828340;  1 drivers
v0x56486c7f7b10_0 .net "ci", 0 0, L_0x56486c827ae0;  alias, 1 drivers
v0x56486c7f7c10_0 .net "co", 0 0, L_0x56486c828100;  alias, 1 drivers
v0x56486c7f7cb0_0 .net "out_and1", 0 0, L_0x56486c827e20;  1 drivers
v0x56486c7f7da0_0 .net "out_and2", 0 0, L_0x56486c827fa0;  1 drivers
v0x56486c7f7e60_0 .net "out_xor", 0 0, L_0x56486c827d80;  1 drivers
v0x56486c7f7f20_0 .net "sum", 0 0, L_0x56486c828060;  1 drivers
S_0x56486c7f8080 .scope module, "adder3" "full_adder" 24 58, 9 3 0, S_0x56486c7f61e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c8283e0 .functor XOR 1, L_0x56486c8287f0, L_0x56486c828890, C4<0>, C4<0>;
L_0x56486c828450 .functor AND 1, L_0x56486c8283e0, L_0x56486c828100, C4<1>, C4<1>;
L_0x56486c828580 .functor AND 1, L_0x56486c8287f0, L_0x56486c828890, C4<1>, C4<1>;
L_0x56486c828640 .functor XOR 1, L_0x56486c8283e0, L_0x56486c828100, C4<0>, C4<0>;
L_0x56486c8286e0 .functor OR 1, L_0x56486c828450, L_0x56486c828580, C4<0>, C4<0>;
v0x56486c7f82e0_0 .net "a", 0 0, L_0x56486c8287f0;  1 drivers
v0x56486c7f83c0_0 .net "b", 0 0, L_0x56486c828890;  1 drivers
v0x56486c7f8480_0 .net "ci", 0 0, L_0x56486c828100;  alias, 1 drivers
v0x56486c7f8580_0 .net "co", 0 0, L_0x56486c8286e0;  alias, 1 drivers
v0x56486c7f8620_0 .net "out_and1", 0 0, L_0x56486c828450;  1 drivers
v0x56486c7f8710_0 .net "out_and2", 0 0, L_0x56486c828580;  1 drivers
v0x56486c7f87d0_0 .net "out_xor", 0 0, L_0x56486c8283e0;  1 drivers
v0x56486c7f8890_0 .net "sum", 0 0, L_0x56486c828640;  1 drivers
S_0x56486c7f89f0 .scope module, "adder4" "full_adder" 24 68, 9 3 0, S_0x56486c7f61e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c828a10 .functor XOR 1, L_0x56486c828e20, L_0x56486c828ec0, C4<0>, C4<0>;
L_0x56486c828a80 .functor AND 1, L_0x56486c828a10, L_0x56486c8286e0, C4<1>, C4<1>;
L_0x56486c828bb0 .functor AND 1, L_0x56486c828e20, L_0x56486c828ec0, C4<1>, C4<1>;
L_0x56486c828c70 .functor XOR 1, L_0x56486c828a10, L_0x56486c8286e0, C4<0>, C4<0>;
L_0x56486c828d10 .functor OR 1, L_0x56486c828a80, L_0x56486c828bb0, C4<0>, C4<0>;
v0x56486c7f8ca0_0 .net "a", 0 0, L_0x56486c828e20;  1 drivers
v0x56486c7f8d80_0 .net "b", 0 0, L_0x56486c828ec0;  1 drivers
v0x56486c7f8e40_0 .net "ci", 0 0, L_0x56486c8286e0;  alias, 1 drivers
v0x56486c7f8f10_0 .net "co", 0 0, L_0x56486c828d10;  alias, 1 drivers
v0x56486c7f8fb0_0 .net "out_and1", 0 0, L_0x56486c828a80;  1 drivers
v0x56486c7f90a0_0 .net "out_and2", 0 0, L_0x56486c828bb0;  1 drivers
v0x56486c7f9160_0 .net "out_xor", 0 0, L_0x56486c828a10;  1 drivers
v0x56486c7f9220_0 .net "sum", 0 0, L_0x56486c828c70;  1 drivers
S_0x56486c7f9380 .scope module, "adder5" "full_adder" 24 78, 9 3 0, S_0x56486c7f61e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c828fc0 .functor XOR 1, L_0x56486c8293d0, L_0x56486c829470, C4<0>, C4<0>;
L_0x56486c829030 .functor AND 1, L_0x56486c828fc0, L_0x56486c828d10, C4<1>, C4<1>;
L_0x56486c829160 .functor AND 1, L_0x56486c8293d0, L_0x56486c829470, C4<1>, C4<1>;
L_0x56486c829220 .functor XOR 1, L_0x56486c828fc0, L_0x56486c828d10, C4<0>, C4<0>;
L_0x56486c8292c0 .functor OR 1, L_0x56486c829030, L_0x56486c829160, C4<0>, C4<0>;
v0x56486c7f95e0_0 .net "a", 0 0, L_0x56486c8293d0;  1 drivers
v0x56486c7f96c0_0 .net "b", 0 0, L_0x56486c829470;  1 drivers
v0x56486c7f9780_0 .net "ci", 0 0, L_0x56486c828d10;  alias, 1 drivers
v0x56486c7f9880_0 .net "co", 0 0, L_0x56486c8292c0;  alias, 1 drivers
v0x56486c7f9920_0 .net "out_and1", 0 0, L_0x56486c829030;  1 drivers
v0x56486c7f9a10_0 .net "out_and2", 0 0, L_0x56486c829160;  1 drivers
v0x56486c7f9ad0_0 .net "out_xor", 0 0, L_0x56486c828fc0;  1 drivers
v0x56486c7f9b90_0 .net "sum", 0 0, L_0x56486c829220;  1 drivers
S_0x56486c7f9cf0 .scope module, "adder6" "full_adder" 24 88, 9 3 0, S_0x56486c7f61e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c829580 .functor XOR 1, L_0x56486c8299e0, L_0x56486c829b90, C4<0>, C4<0>;
L_0x56486c8295f0 .functor AND 1, L_0x56486c829580, L_0x56486c8292c0, C4<1>, C4<1>;
L_0x56486c829770 .functor AND 1, L_0x56486c8299e0, L_0x56486c829b90, C4<1>, C4<1>;
L_0x56486c829830 .functor XOR 1, L_0x56486c829580, L_0x56486c8292c0, C4<0>, C4<0>;
L_0x56486c8298d0 .functor OR 1, L_0x56486c8295f0, L_0x56486c829770, C4<0>, C4<0>;
v0x56486c7f9f50_0 .net "a", 0 0, L_0x56486c8299e0;  1 drivers
v0x56486c7fa030_0 .net "b", 0 0, L_0x56486c829b90;  1 drivers
v0x56486c7fa0f0_0 .net "ci", 0 0, L_0x56486c8292c0;  alias, 1 drivers
v0x56486c7fa1f0_0 .net "co", 0 0, L_0x56486c8298d0;  alias, 1 drivers
v0x56486c7fa290_0 .net "out_and1", 0 0, L_0x56486c8295f0;  1 drivers
v0x56486c7fa380_0 .net "out_and2", 0 0, L_0x56486c829770;  1 drivers
v0x56486c7fa440_0 .net "out_xor", 0 0, L_0x56486c829580;  1 drivers
v0x56486c7fa500_0 .net "sum", 0 0, L_0x56486c829830;  1 drivers
S_0x56486c7fa660 .scope module, "adder7" "full_adder" 24 98, 9 3 0, S_0x56486c7f61e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x56486c829510 .functor XOR 1, L_0x56486c82a010, L_0x56486c82a0b0, C4<0>, C4<0>;
L_0x56486c829cb0 .functor AND 1, L_0x56486c829510, L_0x56486c8298d0, C4<1>, C4<1>;
L_0x56486c829da0 .functor AND 1, L_0x56486c82a010, L_0x56486c82a0b0, C4<1>, C4<1>;
L_0x56486c829e60 .functor XOR 1, L_0x56486c829510, L_0x56486c8298d0, C4<0>, C4<0>;
L_0x56486c829f00 .functor OR 1, L_0x56486c829cb0, L_0x56486c829da0, C4<0>, C4<0>;
v0x56486c7fa8c0_0 .net "a", 0 0, L_0x56486c82a010;  1 drivers
v0x56486c7fa9a0_0 .net "b", 0 0, L_0x56486c82a0b0;  1 drivers
v0x56486c7faa60_0 .net "ci", 0 0, L_0x56486c8298d0;  alias, 1 drivers
v0x56486c7fab60_0 .net "co", 0 0, L_0x56486c829f00;  1 drivers
v0x56486c7fac00_0 .net "out_and1", 0 0, L_0x56486c829cb0;  1 drivers
v0x56486c7facf0_0 .net "out_and2", 0 0, L_0x56486c829da0;  1 drivers
v0x56486c7fadb0_0 .net "out_xor", 0 0, L_0x56486c829510;  1 drivers
v0x56486c7fae70_0 .net "sum", 0 0, L_0x56486c829e60;  1 drivers
S_0x56486c7feb60 .scope module, "regf" "xregf" 5 123, 25 4 0, S_0x56486c7e28c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 4 "addr";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
v0x56486c7fee20_0 .net *"_s0", 31 0, L_0x56486c819730;  1 drivers
v0x56486c7fef20_0 .net *"_s2", 5 0, L_0x56486c8197d0;  1 drivers
L_0x7fcf37414c30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56486c7ff000_0 .net *"_s5", 1 0, L_0x7fcf37414c30;  1 drivers
L_0x7fcf37414c78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56486c7ff0f0_0 .net/2u *"_s6", 31 0, L_0x7fcf37414c78;  1 drivers
v0x56486c7ff1d0_0 .net "addr", 3 0, L_0x56486c819a50;  1 drivers
v0x56486c7ff2b0_0 .net "clk", 0 0, v0x56486c8020b0_0;  alias, 1 drivers
v0x56486c7ff350_0 .net "data_in", 31 0, L_0x56486c819140;  alias, 1 drivers
v0x56486c7ff410_0 .net "data_out", 31 0, L_0x56486c819910;  alias, 1 drivers
v0x56486c7ff4d0 .array "regf", 0 15, 31 0;
v0x56486c7ff890_0 .net "sel", 0 0, v0x56486c7d8b30_0;  alias, 1 drivers
v0x56486c7ff930_0 .net "we", 0 0, L_0x56486c8190d0;  alias, 1 drivers
L_0x56486c819730 .array/port v0x56486c7ff4d0, L_0x56486c8197d0;
L_0x56486c8197d0 .concat [ 4 2 0 0], L_0x56486c819a50, L_0x7fcf37414c30;
L_0x56486c819910 .functor MUXZ 32, L_0x7fcf37414c78, L_0x56486c819730, v0x56486c7d8b30_0, C4<>;
    .scope S_0x56486c7e67c0;
T_0 ;
    %wait E_0x56486c7bbfd0;
    %load/vec4 v0x56486c745f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56486c74a1c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x56486c748080_0;
    %load/vec4 v0x56486c743e00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56486c74a1c0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x56486c7e1100;
T_1 ;
    %wait E_0x56486c7a61a0;
    %load/vec4 v0x56486c7317d0_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x56486c7317d0_0;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x56486c72ffe0_0;
    %parti/s 10, 0, 2;
    %store/vec4 v0x56486c7339d0_0, 0, 10;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x56486c7346a0_0;
    %parti/s 10, 0, 2;
    %store/vec4 v0x56486c7339d0_0, 0, 10;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x56486c7e1100;
T_2 ;
    %wait E_0x56486c7a6160;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56486c731870_0, 0, 32;
    %load/vec4 v0x56486c733910_0;
    %flag_set/vec4 8;
    %load/vec4 v0x56486c737b90_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_2.0, 9;
    %load/vec4 v0x56486c7339d0_0;
    %pad/u 32;
    %cmpi/e 528, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x56486c72ffe0_0;
    %store/vec4 v0x56486c731870_0, 0, 32;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x56486c7339d0_0;
    %pad/u 32;
    %cmpi/e 529, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x56486c72fb00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %or;
    %store/vec4 v0x56486c731870_0, 0, 32;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x56486c7341c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v0x56486c7346a0_0;
    %store/vec4 v0x56486c731870_0, 0, 32;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x56486c732140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x56486c7324c0_0;
    %store/vec4 v0x56486c731870_0, 0, 32;
T_2.8 ;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x56486c7e1100;
T_3 ;
    %wait E_0x56486c7eb1d0;
    %load/vec4 v0x56486c72f690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x56486c730380_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x56486c730380_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x56486c730380_0, 0;
    %load/vec4 v0x56486c7317d0_0;
    %pad/u 32;
    %pushi/vec4 12, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56486c72ff40_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x56486c7346a0_0;
    %parti/s 10, 0, 2;
    %pad/u 9;
    %assign/vec4 v0x56486c730380_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x56486c7317d0_0;
    %pad/u 32;
    %pushi/vec4 14, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56486c72ff40_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x56486c7346a0_0;
    %parti/s 10, 0, 2;
    %pad/u 9;
    %assign/vec4 v0x56486c730380_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x56486c7317d0_0;
    %pad/u 32;
    %pushi/vec4 13, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56486c72ff40_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x56486c72ffe0_0;
    %parti/s 10, 0, 2;
    %pad/u 9;
    %assign/vec4 v0x56486c730380_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x56486c7317d0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56486c72ff40_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %load/vec4 v0x56486c72ffe0_0;
    %parti/s 10, 0, 2;
    %pad/u 9;
    %assign/vec4 v0x56486c730380_0, 0;
T_3.8 ;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x56486c7e1100;
T_4 ;
    %wait E_0x56486c7eb1d0;
    %load/vec4 v0x56486c72f690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56486c72ff40_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x56486c733910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x56486c731870_0;
    %assign/vec4 v0x56486c72ff40_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x56486c737b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x56486c736740_0;
    %assign/vec4 v0x56486c72ff40_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x56486c735ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0x56486c72ff40_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x56486c72ff40_0, 0;
T_4.6 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x56486c7e1100;
T_5 ;
    %wait E_0x56486c7eb1d0;
    %load/vec4 v0x56486c72f690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56486c72ffe0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x56486c7339d0_0;
    %pad/u 32;
    %pushi/vec4 528, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56486c731c40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x56486c72ff40_0;
    %assign/vec4 v0x56486c72ffe0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x56486c7e1100;
T_6 ;
    %wait E_0x56486c7eb1d0;
    %load/vec4 v0x56486c72f690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56486c72fb00_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x56486c737b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x56486c7380c0_0;
    %load/vec4 v0x56486c737c30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56486c738940_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56486c72fb00_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x56486c7e1100;
T_7 ;
    %wait E_0x56486c7ac110;
    %load/vec4 v0x56486c7317d0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x56486c72ff40_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x56486c731870_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %sub;
    %store/vec4 v0x56486c735a50_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x56486c72ff40_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x56486c731870_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x56486c735a50_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x56486c7e1100;
T_8 ;
    %wait E_0x56486c7ec040;
    %load/vec4 v0x56486c7317d0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x56486c72ff40_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x56486c731870_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %load/vec4 v0x56486c72ff40_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x56486c731870_0;
    %parti/s 1, 31, 6;
    %inv;
    %xor;
    %add;
    %load/vec4 v0x56486c735a50_0;
    %parti/s 1, 31, 6;
    %and;
    %store/vec4 v0x56486c735f80_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x56486c72ff40_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x56486c731870_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v0x56486c72ff40_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x56486c731870_0;
    %parti/s 1, 31, 6;
    %xor;
    %add;
    %load/vec4 v0x56486c735a50_0;
    %parti/s 1, 31, 6;
    %and;
    %store/vec4 v0x56486c735f80_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x56486c7e1100;
T_9 ;
    %wait E_0x56486c746f10;
    %load/vec4 v0x56486c7317d0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x56486c735a50_0;
    %load/vec4 v0x56486c72ff40_0;
    %parti/s 1, 31, 6;
    %concati/vec4 0, 0, 31;
    %add;
    %load/vec4 v0x56486c731870_0;
    %parti/s 1, 31, 6;
    %concati/vec4 0, 0, 31;
    %sub;
    %store/vec4 v0x56486c727940_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x56486c735a50_0;
    %load/vec4 v0x56486c72ff40_0;
    %parti/s 1, 31, 6;
    %concati/vec4 0, 0, 31;
    %add;
    %load/vec4 v0x56486c731870_0;
    %parti/s 1, 31, 6;
    %concati/vec4 0, 0, 31;
    %add;
    %store/vec4 v0x56486c727940_0, 0, 32;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x56486c7e1100;
T_10 ;
    %wait E_0x56486c7525a0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56486c736740_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56486c738940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56486c7380c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56486c737c30_0, 0, 1;
    %load/vec4 v0x56486c738880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x56486c727940_0;
    %store/vec4 v0x56486c736740_0, 0, 32;
    %load/vec4 v0x56486c735f80_0;
    %store/vec4 v0x56486c738940_0, 0, 1;
    %load/vec4 v0x56486c735f80_0;
    %load/vec4 v0x56486c735a50_0;
    %parti/s 1, 31, 6;
    %xor;
    %store/vec4 v0x56486c737c30_0, 0, 1;
    %load/vec4 v0x56486c727940_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x56486c7380c0_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x56486c7317d0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x56486c731870_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x56486c72ff40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x56486c736740_0, 0, 32;
    %load/vec4 v0x56486c72ff40_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x56486c738940_0, 0, 1;
    %load/vec4 v0x56486c72ff40_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x56486c72ff40_0;
    %parti/s 1, 30, 6;
    %xor;
    %store/vec4 v0x56486c737c30_0, 0, 1;
    %load/vec4 v0x56486c72ff40_0;
    %parti/s 1, 30, 6;
    %store/vec4 v0x56486c7380c0_0, 0, 1;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x56486c72ff40_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x56486c72ff40_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56486c736740_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56486c738940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56486c737c30_0, 0, 1;
    %load/vec4 v0x56486c72ff40_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x56486c7380c0_0, 0, 1;
T_10.5 ;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x56486c7317d0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %load/vec4 v0x56486c736300_0;
    %store/vec4 v0x56486c736740_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56486c738940_0, 0, 1;
    %load/vec4 v0x56486c736300_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x56486c7380c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56486c737c30_0, 0, 1;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x56486c7317d0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_10.8, 4;
    %load/vec4 v0x56486c72e240_0;
    %store/vec4 v0x56486c736740_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56486c738940_0, 0, 1;
    %load/vec4 v0x56486c72e240_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x56486c7380c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56486c737c30_0, 0, 1;
T_10.8 ;
T_10.7 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x56486c76a5f0;
T_11 ;
    %vpi_call/w 14 63 "$readmemh", "program.hex", v0x56486c7c96f0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000111111111 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x56486c76a5f0;
T_12 ;
    %wait E_0x56486c7eb150;
    %load/vec4 v0x56486c7b9610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x56486c7c9790_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x56486c7c96f0, 4;
    %assign/vec4 v0x56486c7b96b0_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x56486c76a5f0;
T_13 ;
    %wait E_0x56486c7eb150;
    %load/vec4 v0x56486c7cec60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x56486c7b9ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x56486c7ce7f0_0;
    %load/vec4 v0x56486c7cf0a0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56486c7c96f0, 0, 4;
T_13.2 ;
    %load/vec4 v0x56486c7cf0a0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x56486c7c96f0, 4;
    %assign/vec4 v0x56486c7ce350_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x56486c7feb60;
T_14 ;
    %wait E_0x56486c7eb150;
    %load/vec4 v0x56486c7ff890_0;
    %load/vec4 v0x56486c7ff930_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x56486c7ff350_0;
    %load/vec4 v0x56486c7ff1d0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56486c7ff4d0, 0, 4;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x56486c7e21c0;
T_15 ;
    %wait E_0x56486c54eba0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56486c70eb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56486c731350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56486c7355d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56486c737710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56486c7c8580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56486c7d48b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56486c7d2770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56486c70a8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56486c72f210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56486c77de50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56486c710c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56486c706640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56486c7d8b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56486c72d0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56486c7c6440_0, 0, 1;
    %load/vec4 v0x56486c741cc0_0;
    %pad/u 32;
    %pushi/vec4 512, 0, 32;
    %and;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x56486c7d69f0_0;
    %store/vec4 v0x56486c706640_0, 0, 1;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x56486c741cc0_0;
    %pad/u 32;
    %pushi/vec4 1008, 0, 32;
    %and;
    %cmpi/e 512, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0x56486c7d69f0_0;
    %store/vec4 v0x56486c7d8b30_0, 0, 1;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x56486c741cc0_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 600, 0, 32;
    %jmp/0xz  T_15.4, 4;
    %load/vec4 v0x56486c7d69f0_0;
    %store/vec4 v0x56486c72d0d0_0, 0, 1;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x56486c741cc0_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 700, 0, 32;
    %jmp/0xz  T_15.6, 4;
    %load/vec4 v0x56486c7d69f0_0;
    %store/vec4 v0x56486c70a8c0_0, 0, 1;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x56486c741cc0_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 704, 0, 32;
    %jmp/0xz  T_15.8, 4;
    %load/vec4 v0x56486c7d69f0_0;
    %store/vec4 v0x56486c7c8580_0, 0, 1;
    %jmp T_15.9;
T_15.8 ;
    %load/vec4 v0x56486c741cc0_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 718, 0, 32;
    %jmp/0xz  T_15.10, 4;
    %load/vec4 v0x56486c7d69f0_0;
    %store/vec4 v0x56486c7d48b0_0, 0, 1;
    %jmp T_15.11;
T_15.10 ;
    %load/vec4 v0x56486c741cc0_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 710, 0, 32;
    %jmp/0xz  T_15.12, 4;
    %load/vec4 v0x56486c7d69f0_0;
    %store/vec4 v0x56486c731350_0, 0, 1;
    %jmp T_15.13;
T_15.12 ;
    %load/vec4 v0x56486c741cc0_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 714, 0, 32;
    %jmp/0xz  T_15.14, 4;
    %load/vec4 v0x56486c7d69f0_0;
    %store/vec4 v0x56486c7355d0_0, 0, 1;
    %jmp T_15.15;
T_15.14 ;
    %load/vec4 v0x56486c741cc0_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 722, 0, 32;
    %jmp/0xz  T_15.16, 4;
    %load/vec4 v0x56486c7d69f0_0;
    %store/vec4 v0x56486c72f210_0, 0, 1;
    %jmp T_15.17;
T_15.16 ;
    %load/vec4 v0x56486c741cc0_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 726, 0, 32;
    %jmp/0xz  T_15.18, 4;
    %load/vec4 v0x56486c7d69f0_0;
    %store/vec4 v0x56486c77de50_0, 0, 1;
    %jmp T_15.19;
T_15.18 ;
    %load/vec4 v0x56486c741cc0_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 730, 0, 32;
    %jmp/0xz  T_15.20, 4;
    %load/vec4 v0x56486c7d69f0_0;
    %store/vec4 v0x56486c70eb40_0, 0, 1;
    %jmp T_15.21;
T_15.20 ;
    %load/vec4 v0x56486c741cc0_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 734, 0, 32;
    %jmp/0xz  T_15.22, 4;
    %load/vec4 v0x56486c7d69f0_0;
    %store/vec4 v0x56486c710c80_0, 0, 1;
    %jmp T_15.23;
T_15.22 ;
    %load/vec4 v0x56486c741cc0_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 742, 0, 32;
    %jmp/0xz  T_15.24, 4;
    %load/vec4 v0x56486c7d69f0_0;
    %store/vec4 v0x56486c7d2770_0, 0, 1;
    %jmp T_15.25;
T_15.24 ;
    %load/vec4 v0x56486c741cc0_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 738, 0, 32;
    %jmp/0xz  T_15.26, 4;
    %load/vec4 v0x56486c7d69f0_0;
    %store/vec4 v0x56486c737710_0, 0, 1;
    %jmp T_15.27;
T_15.26 ;
    %load/vec4 v0x56486c7d69f0_0;
    %store/vec4 v0x56486c7c6440_0, 0, 1;
T_15.27 ;
T_15.25 ;
T_15.23 ;
T_15.21 ;
T_15.19 ;
T_15.17 ;
T_15.15 ;
T_15.13 ;
T_15.11 ;
T_15.9 ;
T_15.7 ;
T_15.5 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x56486c7e21c0;
T_16 ;
    %wait E_0x56486c7bbb30;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56486c72af90_0, 0, 32;
    %load/vec4 v0x56486c706640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x56486c708780_0;
    %store/vec4 v0x56486c72af90_0, 0, 32;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x56486c7d8b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x56486c7dac70_0;
    %store/vec4 v0x56486c72af90_0, 0, 32;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x56486c7c8580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x56486c7d0630_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56486c72af90_0, 0, 32;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0x56486c7d48b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x56486c7d0630_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56486c72af90_0, 0, 32;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x56486c7d2770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.8, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x56486c7d0630_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56486c72af90_0, 0, 32;
    %jmp T_16.9;
T_16.8 ;
    %load/vec4 v0x56486c731350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.10, 8;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x56486c733490_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56486c72af90_0, 0, 32;
    %jmp T_16.11;
T_16.10 ;
    %load/vec4 v0x56486c7355d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.12, 8;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x56486c7377b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56486c72af90_0, 0, 32;
    %jmp T_16.13;
T_16.12 ;
    %load/vec4 v0x56486c737710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.14, 8;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x56486c77def0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56486c72af90_0, 0, 32;
    %jmp T_16.15;
T_16.14 ;
    %load/vec4 v0x56486c77de50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.16, 8;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x56486c73fb80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56486c72af90_0, 0, 32;
    %jmp T_16.17;
T_16.16 ;
    %load/vec4 v0x56486c70eb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.18, 8;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x56486c70ca00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56486c72af90_0, 0, 32;
    %jmp T_16.19;
T_16.18 ;
    %load/vec4 v0x56486c710c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.20, 8;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x56486c712dc0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56486c72af90_0, 0, 32;
T_16.20 ;
T_16.19 ;
T_16.17 ;
T_16.15 ;
T_16.13 ;
T_16.11 ;
T_16.9 ;
T_16.7 ;
T_16.5 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x56486c7dff90;
T_17 ;
    %wait E_0x56486c7eb1d0;
    %load/vec4 v0x56486c7d9ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x56486c7db190_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56486c7d9860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56486c7d9d40_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x56486c7db0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56486c7db190_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56486c7d9860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56486c7d9d40_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x56486c7db190_0;
    %cmpi/u 2, 0, 3;
    %flag_get/vec4 5;
    %pushi/vec4 3, 0, 3;
    %load/vec4 v0x56486c7db190_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x56486c7db190_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x56486c7db190_0, 0;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0x56486c7db600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x56486c6cf2b0_0;
    %parti/s 1, 7, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.8, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x56486c7db190_0, 0;
    %load/vec4 v0x56486c7d9920_0;
    %assign/vec4 v0x56486c7d9860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56486c7d9d40_0, 0;
    %jmp T_17.9;
T_17.8 ;
    %load/vec4 v0x56486c6cf2b0_0;
    %parti/s 1, 7, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_17.10, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x56486c7db190_0, 0;
    %load/vec4 v0x56486c6cf2b0_0;
    %assign/vec4 v0x56486c7d9860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56486c7d9d40_0, 0;
T_17.10 ;
T_17.9 ;
T_17.6 ;
T_17.5 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x56486c76c730;
T_18 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56486c7d4d30_0, 0, 2;
    %end;
    .thread T_18, $init;
    .scope S_0x56486c76c730;
T_19 ;
    %wait E_0x56486c7eb1d0;
    %load/vec4 v0x56486c7d1360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56486c7d2bf0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56486c7d56a0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x56486c7d2c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56486c7d73a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56486c7d6f30_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x56486c7d0f20_0;
    %load/vec4 v0x56486c7d34a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x56486c7d2c90_0, 0;
    %load/vec4 v0x56486c7d55e0_0;
    %assign/vec4 v0x56486c7d56a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56486c7d2bf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56486c7d73a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56486c7d6f30_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x56486c7d51a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x56486c7d2c90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56486c7d6f30_0, 0;
    %jmp T_19.5;
T_19.4 ;
    %load/vec4 v0x56486c7d6f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56486c7d56a0_0, 0;
    %load/vec4 v0x56486c7d72e0_0;
    %parti/s 3, 0, 2;
    %assign/vec4 v0x56486c7d2bf0_0, 0;
    %load/vec4 v0x56486c7d2c90_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x56486c7d2c90_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x56486c7d73a0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_19.8, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x56486c7d72e0_0;
    %parti/s 7, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56486c7d56a0_0, 0;
    %load/vec4 v0x56486c7d2c90_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x56486c7d2c90_0, 0;
    %jmp T_19.9;
T_19.8 ;
    %load/vec4 v0x56486c7d73a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.10, 8;
    %load/vec4 v0x56486c7d2c90_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x56486c7d2c90_0, 0;
T_19.10 ;
T_19.9 ;
T_19.7 ;
T_19.5 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x56486c76c730;
T_20 ;
    %wait E_0x56486c72b9a0;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x56486c7d5a20_0, 0, 12;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56486c7d3060_0, 0, 4;
T_20.0 ;
    %load/vec4 v0x56486c7d3060_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_20.1, 5;
    %load/vec4 v0x56486c7d5a20_0;
    %parti/s 11, 0, 2;
    %load/vec4 v0x56486c7d56a0_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x56486c7d3060_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56486c7d5a20_0, 0, 12;
    %load/vec4 v0x56486c7d3060_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_get/vec4 5;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x56486c7d5a20_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x56486c7d5a20_0;
    %parti/s 4, 0, 2;
    %addi 3, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56486c7d5a20_0, 4, 4;
T_20.2 ;
    %load/vec4 v0x56486c7d3060_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_get/vec4 5;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x56486c7d5a20_0;
    %parti/s 4, 4, 4;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x56486c7d5a20_0;
    %parti/s 4, 4, 4;
    %addi 3, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56486c7d5a20_0, 4, 4;
T_20.4 ;
    %load/vec4 v0x56486c7d3060_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_get/vec4 5;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x56486c7d5a20_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x56486c7d5a20_0;
    %parti/s 4, 8, 5;
    %addi 3, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56486c7d5a20_0, 4, 4;
T_20.6 ;
    %load/vec4 v0x56486c7d3060_0;
    %addi 1, 0, 4;
    %store/vec4 v0x56486c7d3060_0, 0, 4;
    %jmp T_20.0;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x56486c76c730;
T_21 ;
    %wait E_0x56486c7d90d0;
    %load/vec4 v0x56486c7d6e70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_21.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_21.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_21.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_21.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_21.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_21.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_21.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_21.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_21.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_21.17, 6;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x56486c7d38e0_0, 0, 8;
    %jmp T_21.19;
T_21.0 ;
    %pushi/vec4 192, 0, 8;
    %store/vec4 v0x56486c7d38e0_0, 0, 8;
    %jmp T_21.19;
T_21.1 ;
    %pushi/vec4 249, 0, 8;
    %store/vec4 v0x56486c7d38e0_0, 0, 8;
    %jmp T_21.19;
T_21.2 ;
    %pushi/vec4 164, 0, 8;
    %store/vec4 v0x56486c7d38e0_0, 0, 8;
    %jmp T_21.19;
T_21.3 ;
    %pushi/vec4 176, 0, 8;
    %store/vec4 v0x56486c7d38e0_0, 0, 8;
    %jmp T_21.19;
T_21.4 ;
    %pushi/vec4 153, 0, 8;
    %store/vec4 v0x56486c7d38e0_0, 0, 8;
    %jmp T_21.19;
T_21.5 ;
    %pushi/vec4 146, 0, 8;
    %store/vec4 v0x56486c7d38e0_0, 0, 8;
    %jmp T_21.19;
T_21.6 ;
    %pushi/vec4 130, 0, 8;
    %store/vec4 v0x56486c7d38e0_0, 0, 8;
    %jmp T_21.19;
T_21.7 ;
    %pushi/vec4 248, 0, 8;
    %store/vec4 v0x56486c7d38e0_0, 0, 8;
    %jmp T_21.19;
T_21.8 ;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x56486c7d38e0_0, 0, 8;
    %jmp T_21.19;
T_21.9 ;
    %pushi/vec4 144, 0, 8;
    %store/vec4 v0x56486c7d38e0_0, 0, 8;
    %jmp T_21.19;
T_21.10 ;
    %pushi/vec4 191, 0, 8;
    %store/vec4 v0x56486c7d38e0_0, 0, 8;
    %jmp T_21.19;
T_21.11 ;
    %pushi/vec4 146, 0, 8;
    %store/vec4 v0x56486c7d38e0_0, 0, 8;
    %jmp T_21.19;
T_21.12 ;
    %pushi/vec4 193, 0, 8;
    %store/vec4 v0x56486c7d38e0_0, 0, 8;
    %jmp T_21.19;
T_21.13 ;
    %pushi/vec4 200, 0, 8;
    %store/vec4 v0x56486c7d38e0_0, 0, 8;
    %jmp T_21.19;
T_21.14 ;
    %pushi/vec4 161, 0, 8;
    %store/vec4 v0x56486c7d38e0_0, 0, 8;
    %jmp T_21.19;
T_21.15 ;
    %pushi/vec4 207, 0, 8;
    %store/vec4 v0x56486c7d38e0_0, 0, 8;
    %jmp T_21.19;
T_21.16 ;
    %pushi/vec4 199, 0, 8;
    %store/vec4 v0x56486c7d38e0_0, 0, 8;
    %jmp T_21.19;
T_21.17 ;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x56486c7d38e0_0, 0, 8;
    %jmp T_21.19;
T_21.19 ;
    %pop/vec4 1;
    %load/vec4 v0x56486c7d4d30_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_21.20, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56486c7d38e0_0, 4, 1;
T_21.20 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x56486c76c730;
T_22 ;
    %wait E_0x56486c708d20;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56486c7d4d30_0, 0, 2;
    %load/vec4 v0x56486c7d7720_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %jmp T_22.4;
T_22.0 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x56486c7d4dd0_0, 0, 4;
    %load/vec4 v0x56486c7d2bf0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_22.5, 4;
    %load/vec4 v0x56486c7d5a20_0;
    %parti/s 4, 0, 2;
    %pad/u 5;
    %store/vec4 v0x56486c7d6e70_0, 0, 5;
    %jmp T_22.6;
T_22.5 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x56486c7d6e70_0, 0, 5;
T_22.6 ;
    %jmp T_22.4;
T_22.1 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x56486c7d4dd0_0, 0, 4;
    %load/vec4 v0x56486c7d2bf0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_22.7, 4;
    %load/vec4 v0x56486c7d3540_0;
    %load/vec4 v0x56486c7d7720_0;
    %cmp/e;
    %jmp/0xz  T_22.9, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56486c7d4d30_0, 0, 2;
T_22.9 ;
    %load/vec4 v0x56486c7d5a20_0;
    %parti/s 4, 4, 4;
    %pad/u 5;
    %store/vec4 v0x56486c7d6e70_0, 0, 5;
    %jmp T_22.8;
T_22.7 ;
    %load/vec4 v0x56486c7d2bf0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_22.11, 4;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x56486c7d6e70_0, 0, 5;
    %jmp T_22.12;
T_22.11 ;
    %load/vec4 v0x56486c7d2bf0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_22.13, 4;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x56486c7d6e70_0, 0, 5;
    %jmp T_22.14;
T_22.13 ;
    %load/vec4 v0x56486c7d2bf0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_22.15, 4;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x56486c7d6e70_0, 0, 5;
T_22.15 ;
T_22.14 ;
T_22.12 ;
T_22.8 ;
    %jmp T_22.4;
T_22.2 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x56486c7d4dd0_0, 0, 4;
    %load/vec4 v0x56486c7d2bf0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_22.17, 4;
    %load/vec4 v0x56486c7d3540_0;
    %load/vec4 v0x56486c7d7720_0;
    %cmp/e;
    %jmp/0xz  T_22.19, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56486c7d4d30_0, 0, 2;
T_22.19 ;
    %load/vec4 v0x56486c7d5a20_0;
    %parti/s 4, 8, 5;
    %pad/u 5;
    %store/vec4 v0x56486c7d6e70_0, 0, 5;
    %jmp T_22.18;
T_22.17 ;
    %load/vec4 v0x56486c7d2bf0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_22.21, 4;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x56486c7d6e70_0, 0, 5;
    %jmp T_22.22;
T_22.21 ;
    %load/vec4 v0x56486c7d2bf0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_22.23, 4;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x56486c7d6e70_0, 0, 5;
    %jmp T_22.24;
T_22.23 ;
    %load/vec4 v0x56486c7d2bf0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_22.25, 4;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x56486c7d6e70_0, 0, 5;
T_22.25 ;
T_22.24 ;
T_22.22 ;
T_22.18 ;
    %jmp T_22.4;
T_22.3 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x56486c7d4dd0_0, 0, 4;
    %load/vec4 v0x56486c7d2bf0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_22.27, 4;
    %load/vec4 v0x56486c7d1400_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56486c7d73a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.29, 8;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x56486c7d6e70_0, 0, 5;
    %jmp T_22.30;
T_22.29 ;
    %load/vec4 v0x56486c7d72e0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56486c7d73a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.31, 8;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x56486c7d6e70_0, 0, 5;
    %jmp T_22.32;
T_22.31 ;
    %load/vec4 v0x56486c7d72e0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56486c7d73a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.33, 8;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x56486c7d6e70_0, 0, 5;
    %jmp T_22.34;
T_22.33 ;
    %load/vec4 v0x56486c7d1400_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56486c7d73a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.35, 8;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x56486c7d6e70_0, 0, 5;
T_22.35 ;
T_22.34 ;
T_22.32 ;
T_22.30 ;
    %jmp T_22.28;
T_22.27 ;
    %load/vec4 v0x56486c7d2bf0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_22.37, 4;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x56486c7d6e70_0, 0, 5;
    %jmp T_22.38;
T_22.37 ;
    %load/vec4 v0x56486c7d2bf0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_22.39, 4;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x56486c7d6e70_0, 0, 5;
    %jmp T_22.40;
T_22.39 ;
    %load/vec4 v0x56486c7d2bf0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_22.41, 4;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x56486c7d6e70_0, 0, 5;
T_22.41 ;
T_22.40 ;
T_22.38 ;
T_22.28 ;
    %jmp T_22.4;
T_22.4 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x56486c766370;
T_23 ;
    %wait E_0x56486c7eb150;
    %load/vec4 v0x56486c7419a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x56486c743a40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56486c73d7f0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x56486c73d730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56486c743a40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56486c73d7f0_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x56486c743a40_0;
    %pushi/vec4 4, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x56486c743a40_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x56486c743a40_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x56486c743a40_0, 0;
    %jmp T_23.5;
T_23.4 ;
    %load/vec4 v0x56486c743b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x56486c7cd6f0_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56486c749ec0_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x56486c749e00_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.8, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56486c73d7f0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x56486c743a40_0, 0;
    %jmp T_23.9;
T_23.8 ;
    %load/vec4 v0x56486c7cd6f0_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56486c749ec0_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x56486c749e00_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.10, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56486c73d7f0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x56486c743a40_0, 0;
    %jmp T_23.11;
T_23.10 ;
    %load/vec4 v0x56486c749e00_0;
    %assign/vec4 v0x56486c73d7f0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x56486c743a40_0, 0;
T_23.11 ;
T_23.9 ;
T_23.6 ;
T_23.5 ;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x56486c5668f0;
T_24 ;
    %wait E_0x56486c7eb1d0;
    %load/vec4 v0x56486c7efa60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56486c7efb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56486c7ef710_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x56486c7ef8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x56486c7eec10_0;
    %parti/s 1, 7, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_24.4, 4;
    %load/vec4 v0x56486c7eec10_0;
    %assign/vec4 v0x56486c7efb00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56486c7ef710_0, 0;
    %jmp T_24.5;
T_24.4 ;
    %load/vec4 v0x56486c7eec10_0;
    %parti/s 1, 7, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_24.6, 4;
    %load/vec4 v0x56486c7efcc0_0;
    %assign/vec4 v0x56486c7efb00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56486c7ef710_0, 0;
T_24.6 ;
T_24.5 ;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x56486c7efef0;
T_25 ;
    %wait E_0x56486c7eb1d0;
    %load/vec4 v0x56486c7f52d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56486c7f5370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56486c7f50d0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x56486c7f5170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x56486c7f45f0_0;
    %parti/s 1, 7, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_25.4, 4;
    %load/vec4 v0x56486c7f45f0_0;
    %assign/vec4 v0x56486c7f5370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56486c7f50d0_0, 0;
    %jmp T_25.5;
T_25.4 ;
    %load/vec4 v0x56486c7f45f0_0;
    %parti/s 1, 7, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_25.6, 4;
    %load/vec4 v0x56486c7f5530_0;
    %assign/vec4 v0x56486c7f5370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56486c7f50d0_0, 0;
T_25.6 ;
T_25.5 ;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x56486c61b740;
T_26 ;
    %wait E_0x56486c7eb1d0;
    %load/vec4 v0x56486c7f5e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56486c7f5bb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56486c7f5ec0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x56486c7f5980_0;
    %load/vec4 v0x56486c7f58e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x56486c7f5c50_0;
    %assign/vec4 v0x56486c7f5bb0_0, 0;
    %load/vec4 v0x56486c7f5fa0_0;
    %assign/vec4 v0x56486c7f5ec0_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x56486c7f61e0;
T_27 ;
    %wait E_0x56486c7eb1d0;
    %load/vec4 v0x56486c7fbc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56486c7fbcf0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x56486c7fbbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x56486c7fafd0_0;
    %parti/s 1, 7, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_27.4, 4;
    %load/vec4 v0x56486c7fbdd0_0;
    %assign/vec4 v0x56486c7fbcf0_0, 0;
T_27.4 ;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x56486c575cc0;
T_28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56486c7fc7b0_0, 0, 1;
    %end;
    .thread T_28, $init;
    .scope S_0x56486c575cc0;
T_29 ;
    %wait E_0x56486c7eb150;
    %load/vec4 v0x56486c7fcbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x56486c7fc850_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56486c7fc360_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56486c7fc440_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56486c7fc630_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x56486c7fcd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56486c7fc850_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56486c7fc360_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56486c7fc440_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56486c7fc630_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x56486c7fc850_0;
    %cmpi/u 2, 0, 4;
    %flag_get/vec4 5;
    %pushi/vec4 9, 0, 4;
    %load/vec4 v0x56486c7fc850_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x56486c7fc850_0;
    %cmpi/u 13, 0, 4;
    %flag_get/vec4 5;
    %and;
    %or;
    %pushi/vec4 13, 0, 4;
    %load/vec4 v0x56486c7fc850_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x56486c7fc850_0;
    %cmpi/u 15, 0, 4;
    %flag_get/vec4 5;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %load/vec4 v0x56486c7fc850_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x56486c7fc850_0, 0;
    %jmp T_29.5;
T_29.4 ;
    %pushi/vec4 1, 0, 4;
    %load/vec4 v0x56486c7fc850_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x56486c7fc850_0;
    %cmpi/u 10, 0, 4;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x56486c7fc2c0_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x56486c7fc570_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.6, 8;
    %load/vec4 v0x56486c7fc440_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x56486c7fc570_0;
    %load/vec4 v0x56486c7fc850_0;
    %subi 2, 0, 4;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0 T_29.8, 8;
    %load/vec4 v0x56486c7fc2c0_0;
    %pad/u 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/1 T_29.9, 8;
T_29.8 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_29.9, 8;
 ; End of false expr.
    %blend;
T_29.9;
    %add;
    %assign/vec4 v0x56486c7fc440_0, 0;
    %load/vec4 v0x56486c7fc850_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x56486c7fc850_0, 0;
    %jmp T_29.7;
T_29.6 ;
    %pushi/vec4 1, 0, 4;
    %load/vec4 v0x56486c7fc850_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x56486c7fc850_0;
    %cmpi/u 10, 0, 4;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x56486c7fc2c0_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x56486c7fc570_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.10, 8;
    %load/vec4 v0x56486c7fc440_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x56486c7fc9d0_0;
    %load/vec4 v0x56486c7fc850_0;
    %subi 2, 0, 4;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0 T_29.12, 8;
    %load/vec4 v0x56486c7fc570_0;
    %pad/u 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/1 T_29.13, 8;
T_29.12 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_29.13, 8;
 ; End of false expr.
    %blend;
T_29.13;
    %add;
    %assign/vec4 v0x56486c7fc440_0, 0;
    %load/vec4 v0x56486c7fc850_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x56486c7fc850_0, 0;
    %jmp T_29.11;
T_29.10 ;
    %pushi/vec4 1, 0, 4;
    %load/vec4 v0x56486c7fc850_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x56486c7fc850_0;
    %cmpi/u 10, 0, 4;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x56486c7fc2c0_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x56486c7fc570_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.14, 8;
    %load/vec4 v0x56486c7fc440_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x56486c7fc2c0_0;
    %load/vec4 v0x56486c7fc850_0;
    %subi 2, 0, 4;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0 T_29.16, 8;
    %load/vec4 v0x56486c7fcc90_0;
    %pad/u 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/1 T_29.17, 8;
T_29.16 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_29.17, 8;
 ; End of false expr.
    %blend;
T_29.17;
    %add;
    %assign/vec4 v0x56486c7fc440_0, 0;
    %load/vec4 v0x56486c7fc850_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x56486c7fc850_0, 0;
    %jmp T_29.15;
T_29.14 ;
    %pushi/vec4 1, 0, 4;
    %load/vec4 v0x56486c7fc850_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x56486c7fc850_0;
    %cmpi/u 10, 0, 4;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x56486c7fc2c0_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x56486c7fc570_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.18, 8;
    %load/vec4 v0x56486c7fc440_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x56486c7fc9d0_0;
    %load/vec4 v0x56486c7fc850_0;
    %subi 2, 0, 4;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0 T_29.20, 8;
    %load/vec4 v0x56486c7fcc90_0;
    %pad/u 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/1 T_29.21, 8;
T_29.20 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_29.21, 8;
 ; End of false expr.
    %blend;
T_29.21;
    %add;
    %assign/vec4 v0x56486c7fc440_0, 0;
    %load/vec4 v0x56486c7fc850_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x56486c7fc850_0, 0;
    %jmp T_29.19;
T_29.18 ;
    %load/vec4 v0x56486c7fc910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.22, 8;
    %load/vec4 v0x56486c7fc2c0_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56486c7fc570_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x56486c7fc2c0_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56486c7fc570_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_29.24, 9;
    %load/vec4 v0x56486c7fc440_0;
    %pad/u 32;
    %cmpi/u 127, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_29.26, 5;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x56486c7fc850_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56486c7fc630_0, 0;
    %jmp T_29.27;
T_29.26 ;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x56486c7fc850_0, 0;
    %load/vec4 v0x56486c7fcb30_0;
    %assign/vec4 v0x56486c7fc630_0, 0;
T_29.27 ;
    %jmp T_29.25;
T_29.24 ;
    %load/vec4 v0x56486c7fc2c0_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56486c7fc570_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x56486c7fc2c0_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56486c7fc570_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_29.28, 9;
    %load/vec4 v0x56486c7fc440_0;
    %pad/u 32;
    %cmpi/u 127, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_29.30, 5;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x56486c7fc850_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56486c7fc630_0, 0;
    %jmp T_29.31;
T_29.30 ;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x56486c7fc850_0, 0;
    %load/vec4 v0x56486c7fc440_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x56486c7fc630_0, 0;
T_29.31 ;
T_29.28 ;
T_29.25 ;
T_29.22 ;
T_29.19 ;
T_29.15 ;
T_29.11 ;
T_29.7 ;
T_29.5 ;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x56486c798070;
T_30 ;
    %wait E_0x56486c7eb1d0;
    %load/vec4 v0x56486c7bfea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56486c7c1f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56486c7bdd40_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x56486c7bfde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0x56486c7c8040_0;
    %parti/s 1, 7, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_30.4, 4;
    %load/vec4 v0x56486c7c8040_0;
    %assign/vec4 v0x56486c7c1f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56486c7bdd40_0, 0;
    %jmp T_30.5;
T_30.4 ;
    %load/vec4 v0x56486c7c8040_0;
    %parti/s 1, 7, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_30.6, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x56486c7c4060_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56486c7c1f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56486c7bdd40_0, 0;
T_30.6 ;
T_30.5 ;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x56486c7c61a0;
T_31 ;
    %wait E_0x56486c7eb1d0;
    %load/vec4 v0x56486c74bc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56486c749b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56486c752c70_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x56486c74bb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x56486c7881f0_0;
    %parti/s 1, 7, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_31.4, 4;
    %load/vec4 v0x56486c7881f0_0;
    %assign/vec4 v0x56486c749b30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56486c752c70_0, 0;
    %jmp T_31.5;
T_31.4 ;
    %load/vec4 v0x56486c7881f0_0;
    %parti/s 1, 7, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_31.6, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x56486c747a10_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56486c749b30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56486c752c70_0, 0;
T_31.6 ;
T_31.5 ;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x56486c78d9a0;
T_32 ;
    %wait E_0x56486c7eb1d0;
    %load/vec4 v0x56486c7acf30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56486c741520_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56486c7acfd0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x56486c745900_0;
    %load/vec4 v0x56486c745860_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x56486c7415c0_0;
    %assign/vec4 v0x56486c741520_0, 0;
    %load/vec4 v0x56486c7aadf0_0;
    %assign/vec4 v0x56486c7acfd0_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x56486c7a0b00;
T_33 ;
    %wait E_0x56486c7eb150;
    %load/vec4 v0x56486c7a4ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x56486c7a7030_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x56486c7a9090_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x56486c7a9090_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_33.2, 4;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x56486c7ad310_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56486c7ad3f0_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x56486c7ad3f0_0;
    %load/vec4 v0x56486c7a6f50_0;
    %pad/u 16;
    %ix/getv 4, v0x56486c7a9090_0;
    %shiftl 4;
    %cmp/u;
    %jmp/0xz  T_33.4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x56486c7a9090_0;
    %assign/vec4/off/d v0x56486c7a7030_0, 4, 5;
    %jmp T_33.5;
T_33.4 ;
    %load/vec4 v0x56486c7ad3f0_0;
    %load/vec4 v0x56486c7a6f50_0;
    %pad/u 16;
    %ix/getv 4, v0x56486c7a9090_0;
    %shiftl 4;
    %sub;
    %assign/vec4 v0x56486c7ad3f0_0, 0;
T_33.5 ;
T_33.3 ;
    %load/vec4 v0x56486c7a9090_0;
    %cmpi/ne 15, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_33.6, 8;
    %load/vec4 v0x56486c7a9090_0;
    %subi 1, 0, 4;
    %jmp/1 T_33.7, 8;
T_33.6 ; End of true expr.
    %load/vec4 v0x56486c7a9090_0;
    %jmp/0 T_33.7, 8;
 ; End of false expr.
    %blend;
T_33.7;
    %assign/vec4 v0x56486c7a9090_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x56486c7a8cb0;
T_34 ;
    %wait E_0x56486c7eb1d0;
    %load/vec4 v0x56486c7bf800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56486c7bf8a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56486c7c19e0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x56486c7bf760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0x56486c7d40f0_0;
    %parti/s 1, 7, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_34.4, 4;
    %load/vec4 v0x56486c7d40f0_0;
    %assign/vec4 v0x56486c7bf8a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56486c7c19e0_0, 0;
    %jmp T_34.5;
T_34.4 ;
    %load/vec4 v0x56486c7d40f0_0;
    %parti/s 1, 7, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_34.6, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x56486c770700_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56486c7bf8a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56486c7c19e0_0, 0;
T_34.6 ;
T_34.5 ;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x56486c7af070;
T_35 ;
    %wait E_0x56486c7eb150;
    %load/vec4 v0x56486c604590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0x56486c5d3280_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x56486c604700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56486c5d3280_0, 0;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0x56486c5d3280_0;
    %cmpi/ne 18, 0, 5;
    %jmp/0xz  T_35.4, 4;
    %load/vec4 v0x56486c5d3280_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x56486c5d3280_0, 0;
T_35.4 ;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x56486c7af070;
T_36 ;
    %wait E_0x56486c7eb150;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56486c575b50_0, 0;
    %load/vec4 v0x56486c5d3280_0;
    %pushi/vec4 2, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56486c5d3080_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x56486c5d3120_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x56486c5d3080_0;
    %assign/vec4 v0x56486c60e720_0, 0;
    %load/vec4 v0x56486c5d3120_0;
    %assign/vec4 v0x56486c5d3360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56486c575b50_0, 0;
T_36.0 ;
    %load/vec4 v0x56486c5d3280_0;
    %pushi/vec4 2, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56486c5d3080_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x56486c5d3120_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x56486c57f5a0_0;
    %assign/vec4 v0x56486c60e720_0, 0;
    %load/vec4 v0x56486c5d3120_0;
    %assign/vec4 v0x56486c5d3360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56486c575b50_0, 0;
T_36.2 ;
    %load/vec4 v0x56486c5d3280_0;
    %pushi/vec4 2, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56486c5d3080_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x56486c5d3120_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.4, 8;
    %load/vec4 v0x56486c5d3080_0;
    %assign/vec4 v0x56486c60e720_0, 0;
    %load/vec4 v0x56486c604630_0;
    %assign/vec4 v0x56486c5d3360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56486c575b50_0, 0;
T_36.4 ;
    %load/vec4 v0x56486c5d3280_0;
    %pushi/vec4 2, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56486c5d3080_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x56486c5d3120_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.6, 8;
    %load/vec4 v0x56486c57f5a0_0;
    %assign/vec4 v0x56486c60e720_0, 0;
    %load/vec4 v0x56486c604630_0;
    %assign/vec4 v0x56486c5d3360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56486c575b50_0, 0;
T_36.6 ;
    %load/vec4 v0x56486c57f4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.8, 8;
    %load/vec4 v0x56486c5d3080_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x56486c5d3080_0;
    %cmpi/e 128, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x56486c5d3120_0;
    %cmpi/e 0, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x56486c5d3120_0;
    %cmpi/e 128, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_36.10, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56486c57f660_0, 0;
    %jmp T_36.11;
T_36.10 ;
    %load/vec4 v0x56486c5d3080_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56486c5d3120_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x56486c5d3080_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56486c5d3120_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_36.12, 9;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x56486c6043e0_0;
    %parti/s 7, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56486c57f660_0, 0;
    %jmp T_36.13;
T_36.12 ;
    %load/vec4 v0x56486c5d3080_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56486c5d3120_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x56486c5d3080_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56486c5d3120_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_36.14, 9;
    %load/vec4 v0x56486c57f720_0;
    %assign/vec4 v0x56486c57f660_0, 0;
T_36.14 ;
T_36.13 ;
T_36.11 ;
T_36.8 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x56486c7684b0;
T_37 ;
    %wait E_0x56486c7eb1d0;
    %load/vec4 v0x56486c7fe720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56486c7fe030_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56486c7fe890_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56486c7fe340_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x56486c7fdad0_0;
    %load/vec4 v0x56486c7fea00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x56486c7fdf60_0;
    %assign/vec4 v0x56486c7fe030_0, 0;
    %load/vec4 v0x56486c7fe7c0_0;
    %assign/vec4 v0x56486c7fe890_0, 0;
    %load/vec4 v0x56486c7fe270_0;
    %assign/vec4 v0x56486c7fe340_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x56486c7fe340_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_37.4, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56486c7fe650_0, 0;
    %jmp T_37.5;
T_37.4 ;
    %load/vec4 v0x56486c7fe340_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56486c7fde90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.6, 8;
    %load/vec4 v0x56486c7fe3e0_0;
    %assign/vec4 v0x56486c7fe650_0, 0;
    %jmp T_37.7;
T_37.6 ;
    %load/vec4 v0x56486c7fe340_0;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56486c7fe1a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.8, 8;
    %load/vec4 v0x56486c7fe580_0;
    %assign/vec4 v0x56486c7fe650_0, 0;
    %jmp T_37.9;
T_37.8 ;
    %load/vec4 v0x56486c7fe340_0;
    %pushi/vec4 4, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56486c7fddc0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.10, 8;
    %load/vec4 v0x56486c7fe4b0_0;
    %assign/vec4 v0x56486c7fe650_0, 0;
T_37.10 ;
T_37.9 ;
T_37.7 ;
T_37.5 ;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x56486c7684b0;
T_38 ;
    %wait E_0x56486c7eb1d0;
    %load/vec4 v0x56486c7fe720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56486c7fd990_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x56486c7fda30_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x56486c7fd990_0, 0;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x56486c7e52c0;
T_39 ;
    %wait E_0x56486c7eb150;
    %load/vec4 v0x56486c759c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x56486c75a100_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56486c759d50_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x56486c75a5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56486c75a100_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56486c759d50_0, 0;
    %jmp T_39.3;
T_39.2 ;
    %load/vec4 v0x56486c75a100_0;
    %cmpi/ne 1, 0, 4;
    %jmp/0xz  T_39.4, 4;
    %load/vec4 v0x56486c75a100_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x56486c75a100_0, 0;
    %jmp T_39.5;
T_39.4 ;
    %load/vec4 v0x56486c75a1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.6, 8;
    %load/vec4 v0x56486c758400_0;
    %parti/s 1, 7, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_39.8, 4;
    %load/vec4 v0x56486c7603b0_0;
    %assign/vec4 v0x56486c759d50_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x56486c75a100_0, 0;
    %jmp T_39.9;
T_39.8 ;
    %load/vec4 v0x56486c758400_0;
    %parti/s 1, 7, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_39.10, 4;
    %load/vec4 v0x56486c758400_0;
    %assign/vec4 v0x56486c759d50_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x56486c75a100_0, 0;
T_39.10 ;
T_39.9 ;
T_39.6 ;
T_39.5 ;
T_39.3 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x56486c7e6ec0;
T_40 ;
    %wait E_0x56486c7eb150;
    %load/vec4 v0x56486c7ac880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x56486c79e990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56486c7ac920_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x56486c79c220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56486c79e990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56486c7ac920_0, 0;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v0x56486c79e990_0;
    %cmpi/ne 1, 0, 4;
    %jmp/0xz  T_40.4, 4;
    %load/vec4 v0x56486c79e990_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x56486c79e990_0, 0;
    %jmp T_40.5;
T_40.4 ;
    %load/vec4 v0x56486c79ea30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.6, 8;
    %load/vec4 v0x56486c7ac500_0;
    %parti/s 1, 7, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_40.8, 4;
    %load/vec4 v0x56486c7422c0_0;
    %assign/vec4 v0x56486c7ac920_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x56486c79e990_0, 0;
    %jmp T_40.9;
T_40.8 ;
    %load/vec4 v0x56486c7ac500_0;
    %parti/s 1, 7, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_40.10, 4;
    %load/vec4 v0x56486c7ac500_0;
    %assign/vec4 v0x56486c7ac920_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x56486c79e990_0, 0;
T_40.10 ;
T_40.9 ;
T_40.6 ;
T_40.5 ;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x56486c7e60c0;
T_41 ;
    %wait E_0x56486c7eb1d0;
    %load/vec4 v0x56486c7a5c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56486c7a7e20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56486c7a5890_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56486c7a79b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56486c7a9f60_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x56486c7a8600_0;
    %load/vec4 v0x56486c7a4380_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x56486c7a7910_0;
    %parti/s 8, 12, 5;
    %assign/vec4 v0x56486c7a7e20_0, 0;
    %load/vec4 v0x56486c7a7910_0;
    %parti/s 8, 4, 4;
    %assign/vec4 v0x56486c7a5890_0, 0;
    %load/vec4 v0x56486c7a7910_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x56486c7a79b0_0, 0;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v0x56486c7a9af0_0;
    %load/vec4 v0x56486c7a9a50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56486c7a9f60_0, 0;
    %load/vec4 v0x56486c7a7d80_0;
    %assign/vec4 v0x56486c7a8260_0, 0;
    %load/vec4 v0x56486c7a57d0_0;
    %assign/vec4 v0x56486c7a5ce0_0, 0;
    %load/vec4 v0x56486c7a79b0_0;
    %assign/vec4 v0x56486c7a6080_0, 0;
    %jmp T_41.5;
T_41.4 ;
    %load/vec4 v0x56486c7a5c40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.6, 8;
    %load/vec4 v0x56486c7a86a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x56486c7a9f60_0, 0;
T_41.6 ;
T_41.5 ;
T_41.3 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x56486c76e870;
T_42 ;
    %wait E_0x56486c7eb150;
    %load/vec4 v0x56486c7d8fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %vpi_call/w 12 12 "$write", "%c", v0x56486c7d94e0_0 {0 0 0};
T_42.0 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x56486c7e2fc0;
T_43 ;
    %vpi_call/w 4 63 "$dumpfile", "xtop.vcd" {0 0 0};
    %vpi_call/w 4 64 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x56486c7e2fc0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56486c8020b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56486c8030f0_0, 0, 1;
    %pushi/vec4 135, 0, 8;
    %store/vec4 v0x56486c801ff0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56486c801cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56486c801c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56486c801b50_0, 0, 1;
    %delay 11000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56486c8030f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56486c8030f0_0, 0, 1;
    %vpi_func 4 83 "$time" 64 {0 0 0};
    %pad/u 32;
    %store/vec4 v0x56486c803190_0, 0, 32;
    %delay 50000, 0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x56486c801ff0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56486c801cd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56486c801c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56486c801b50_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x56486c801ff0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56486c801cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56486c801c10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56486c801b50_0, 0, 1;
    %delay 700000, 0;
    %vpi_call/w 4 98 "$finish" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56486c802210_0, 0, 32;
T_43.0 ;
    %load/vec4 v0x56486c802210_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_43.1, 5;
    %ix/getv/s 4, v0x56486c802210_0;
    %load/vec4a v0x56486c7ff4d0, 4;
    %ix/getv/s 4, v0x56486c802210_0;
    %store/vec4a v0x56486c802150, 4, 0;
    %load/vec4 v0x56486c802210_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56486c802210_0, 0, 32;
    %jmp T_43.0;
T_43.1 ;
    %vpi_call/w 4 106 "$writememh", "data_out.hex", v0x56486c802150, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001111 {0 0 0};
    %end;
    .thread T_43;
    .scope S_0x56486c7e2fc0;
T_44 ;
    %wait E_0x56486c7eb150;
    %load/vec4 v0x56486c803270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %vpi_func 4 116 "$time" 64 {0 0 0};
    %load/vec4 v0x56486c803190_0;
    %pad/u 64;
    %sub;
    %pushi/vec4 10, 0, 64;
    %div;
    %vpi_call/w 4 116 "$display", "Catched Trap at time  %0d clock cycles:", S<0,vec4,u64> {1 0 0};
    %load/vec4 v0x56486c800900_0;
    %flag_set/vec4 8;
    %jmp/0 T_44.2, 8;
    %pushi/vec4 1467115892, 0, 32; draw_string_vec4
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_44.3, 8;
T_44.2 ; End of true expr.
    %pushi/vec4 5399905, 0, 32; draw_string_vec4
    %pushi/vec4 100, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_44.3, 8;
 ; End of false expr.
    %blend;
T_44.3;
    %vpi_call/w 4 117 "$display", "%s address %d, PC 0x%x", S<0,vec4,u40>, v0x56486c8005e0_0, v0x56486c8012a0_0 {1 0 0};
    %vpi_call/w 4 118 "$finish" {0 0 0};
T_44.0 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x56486c7e2fc0;
T_45 ;
    %delay 5000, 0;
    %load/vec4 v0x56486c8020b0_0;
    %inv;
    %store/vec4 v0x56486c8020b0_0, 0, 1;
    %jmp T_45;
    .thread T_45;
# The file index is used to find the file name in the following table.
:file_names 26;
    "N/A";
    "<interactive>";
    "-";
    "rtl/src/xled.v";
    "rtl/testbench/xtop_tb.v";
    "rtl/src/xtop.v";
    "rtl/src/xaddr_decoder.v";
    "rtl/src/xcomplement_to_2.v";
    "rtl/src/full_adder_8bits_XOR.v";
    "rtl/src/full_adder.v";
    "rtl/src/xctrl.v";
    "rtl/src/Convert_Neg_to_Pos_8bits.v";
    "rtl/src/xcprint.v";
    "rtl/src/xdispDecoder.v";
    "rtl/src/xram.v";
    "rtl/src/xALU.v";
    "rtl/src/full_adder_8bits.v";
    "rtl/src/signed_shfit_division.v";
    "rtl/src/div_par.v";
    "rtl/src/division_xcomplement_to_2.v";
    "rtl/src/division_4bits_XOR.v";
    "rtl/src/signed_shfit_mult.v";
    "rtl/src/multiply_xcomplement_to_2.v";
    "rtl/src/multiply_4bits_XOR.v";
    "rtl/src/multiply_8bits_XOR.v";
    "rtl/src/xregf.v";
