RISCV RWC+ctrl+fence.rw.rw
"Rfe DpCtrldR Fre Fence.rw.rwdWR Fre"
Cycle=Rfe DpCtrldR Fre Fence.rw.rwdWR Fre
Relax=
Safe=Rfe Fre Fence.rw.rwdWR DpCtrldR
Generator=diy7 (version 7.55)
Prefetch=1:x=F,1:y=T,2:y=F,2:x=T
Com=Rf Fr Fr
Orig=Rfe DpCtrldR Fre Fence.rw.rwdWR Fre
{
uint64_t y; uint64_t x; uint64_t 2:x7; uint64_t 1:x7; uint64_t 1:x5;

0:x5=1; 0:x6=x;
1:x6=x; 1:x8=y;
2:x5=1; 2:x6=y; 2:x8=x;
}
 P0          | P1             | P2          ;
 sd x5,0(x6) | ld x5,0(x6)    | sd x5,0(x6) ;
             | bne x5,x0,LC00 | fence rw,rw ;
             | LC00:          | ld x7,0(x8) ;
             | ld x7,0(x8)    |             ;
exists (1:x5=1 /\ 1:x7=0 /\ 2:x7=0)
