{"Source Block": ["oh/elink/hdl/etx_protocol.v@160:170@HdlStmAssign", "  \n\n   //#######################################\n   //# Wait propagation circuit backwards\n   //########################################\t      \n   assign etx_wr_wait = (tx_wr_wait | tx_io_wait ) & ~adjust;\n   assign etx_rd_wait = (tx_rd_wait | tx_io_wait ) & ~adjust;\n  \nendmodule // etx_protocol\n// Local Variables:\n// verilog-library-directories:(\".\" \"../../common/hdl\")\n"], "Clone Blocks": [["oh/elink/hdl/etx_protocol.v@161:171", "\n   //#######################################\n   //# Wait propagation circuit backwards\n   //########################################\t      \n   assign etx_wr_wait = (tx_wr_wait | tx_io_wait ) & ~adjust;\n   assign etx_rd_wait = (tx_rd_wait | tx_io_wait ) & ~adjust;\n  \nendmodule // etx_protocol\n// Local Variables:\n// verilog-library-directories:(\".\" \"../../common/hdl\")\n// End:\n"]], "Diff Content": {"Delete": [[165, "   assign etx_wr_wait = (tx_wr_wait | tx_io_wait ) & ~adjust;\n"]], "Add": []}}