INFO: [VRFC 10-163] Analyzing VHDL file "D:/Adam/Dokumenty/kola/VUT/semester 6/digitalka 1/cvika/Repozitar/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.srcs/sim_1/new/tp_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tp_top'
