// Phase 2 component logic
