// Seed: 3163240245
module module_0 (
    output wire id_0,
    input  tri  id_1,
    input  wor  id_2,
    input  wor  id_3,
    input  tri1 id_4
    , id_8,
    input  wire id_5
    , id_9,
    output tri  id_6
);
  assign id_8 = -1 < -1 ? id_2 : -1 ? id_4 : -1'h0;
  assign id_8 = 1;
endmodule
module module_1 (
    output wand id_0,
    output logic id_1,
    input tri id_2,
    input supply0 id_3,
    input uwire id_4,
    input uwire id_5,
    output uwire id_6,
    output wand id_7,
    output logic id_8,
    output tri1 id_9
);
  assign id_7 = id_5;
  logic id_11;
  always @(posedge -1 or posedge id_3 + id_2) begin : LABEL_0
    if (1) begin : LABEL_1
      id_8 <= id_2;
      id_1 <= 1'b0;
    end
  end
  wire [1 'd0 : (  1 'b0 )] id_12;
  module_0 modCall_1 (
      id_9,
      id_4,
      id_4,
      id_5,
      id_2,
      id_5,
      id_9
  );
  wire id_13;
  wire [1 'b0 : 1] id_14, id_15;
  assign id_6 = id_15;
endmodule
