# Program 1: 
### Statement: <Upload the SystemVerilog programs written last lab class, in .sv format. The problem statements are as follows:

Write a SV program for Instruction Execute Stage,
Write a SV program for the ALU
>

### Name of file:
<IE.sv,alu.sv,andr.sv,mux.sv>

### RTL Snapshot
![Screenshot of RTL view, full screen](<mux.png, alu.png, andr.png, IE.png>)
