Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Jul 27 21:05:18 2021
| Host         : LAPTOP-0FSA8U4L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file thinpad_top_timing_summary_routed.rpt -pb thinpad_top_timing_summary_routed.pb -rpx thinpad_top_timing_summary_routed.rpx -warn_on_violation
| Design       : thinpad_top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: uart_tbre (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_tsre (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[63]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[64]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[65]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[66]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[67]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[68]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[71]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[76]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[100]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[101]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[102]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[103]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[104]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[105]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[106]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[107]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[108]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[109]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[110]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[111]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[112]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[113]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[114]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[115]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[116]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[117]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[118]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[119]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[120]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[121]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[122]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[123]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[124]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[125]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[126]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[127]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[128]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[141]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[142]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[143]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[144]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[145]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[146]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[147]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[150]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[151]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[152]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[153]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[154]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[155]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[161]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[69]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[70]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[71]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[72]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[73]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[74]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[75]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[76]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[77]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[78]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[79]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[80]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[81]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[82]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[83]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[84]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[85]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[86]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[87]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[88]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[89]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[90]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[91]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[92]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[93]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[94]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[95]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[96]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[97]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[98]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[99]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[32]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[33]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[34]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[35]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[36]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[37]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[38]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[39]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[40]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[41]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[42]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[43]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[44]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[45]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[46]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[47]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[48]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[49]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[50]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[51]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[52]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[53]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[54]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[55]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[56]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[57]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[58]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[59]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[60]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[61]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[62]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[63]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[103]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[104]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[105]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[106]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[107]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[108]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[109]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[110]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[111]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[112]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[113]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[114]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[115]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[116]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[117]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[118]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[119]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[120]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[121]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[122]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[123]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[124]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[125]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[126]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[127]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[128]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[129]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[130]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[131]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[132]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[133]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[134]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[136]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[137]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[63]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[64]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[65]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[66]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[67]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[68]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[69]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[70]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 67 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 81 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.754        0.000                      0                 9774        0.056        0.000                      0                 9758        7.000        0.000                       0                  5760  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
clk_11M0592                                                                                 {0.000 45.211}     90.422          11.059          
clk_25/inst/clk_in1                                                                         {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0                                                                        {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0                                                                        {0.000 10.000}     20.000          50.000          
clk_50M                                                                                     {0.000 10.000}     20.000          50.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_25/inst/clk_in1                                                                                                                                                                                                                           7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                             22.292        0.000                      0                 8495        0.056        0.000                      0                 8495       18.870        0.000                       0                  5182  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                         18.408        0.000                       0                     3  
clk_50M                                                                                          12.092        0.000                      0                  124        0.192        0.000                      0                  124        9.500        0.000                       0                    91  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.889        0.000                      0                  928        0.093        0.000                      0                  928       15.370        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_50M                                                                                     clk_out1_clk_wiz_0                                                                                1.754        0.000                      0                 1409        1.609        0.000                      0                 1409  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_clk_wiz_0                                                                               31.876        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0                                                                          clk_50M                                                                                          11.821        0.000                      0                  141        0.066        0.000                      0                  141  
clk_out1_clk_wiz_0                                                                          dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       38.940        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_0                                                                               37.690        0.000                      0                   91        0.357        0.000                      0                   91  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.312        0.000                      0                  100        0.363        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_25/inst/clk_in1
  To Clock:  clk_25/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_25/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       22.292ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.292ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[43]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/base_control/base_addr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.620ns  (logic 2.918ns (16.561%)  route 14.702ns (83.439%))
  Logic Levels:           18  (BUFG=1 LUT2=1 LUT3=4 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 41.301 - 40.000 ) 
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.402     1.405    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X62Y112        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y112        FDCE (Prop_fdce_C_Q)         0.398     1.803 f  cpu/DataRoad/EX_MEM/q_reg[43]/Q
                         net (fo=7, routed)           1.369     3.172    cpu/DataRoad/mem/Addr[6]
    SLICE_X59Y109        LUT4 (Prop_lut4_I1_O)        0.232     3.404 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_4/O
                         net (fo=1, routed)           0.591     3.995    cpu/DataRoad/mem/DataOut[31]_INST_0_i_4_n_0
    SLICE_X59Y109        LUT6 (Prop_lut6_I1_O)        0.105     4.100 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=33, routed)          1.285     5.385    cpu/DataRoad/mem/ext_control/regs_i_65_0
    SLICE_X72Y100        LUT5 (Prop_lut5_I3_O)        0.105     5.490 r  cpu/DataRoad/mem/ext_control/DataOut[5]_INST_0/O
                         net (fo=2, routed)           0.812     6.302    cpu/DataRoad/EX_MEM/DataOut[5]
    SLICE_X72Y105        LUT6 (Prop_lut6_I1_O)        0.105     6.407 r  cpu/DataRoad/EX_MEM/regs_i_67/O
                         net (fo=1, routed)           0.664     7.071    cpu/DataRoad/MEM_WR/p_0_in[5]
    SLICE_X72Y106        LUT5 (Prop_lut5_I2_O)        0.105     7.176 r  cpu/DataRoad/MEM_WR/regs_i_59/O
                         net (fo=1, routed)           0.627     7.803    cpu/DataRoad/MEM_WR/real_DataOut__124[5]
    SLICE_X68Y111        LUT3 (Prop_lut3_I0_O)        0.105     7.908 r  cpu/DataRoad/MEM_WR/regs_i_27/O
                         net (fo=37, routed)          0.537     8.444    cpu/DataRoad/EX_MEM/last_before_last_alu_result[5]
    SLICE_X65Y108        LUT6 (Prop_lut6_I5_O)        0.264     8.708 r  cpu/DataRoad/EX_MEM/q[58]_i_4/O
                         net (fo=9, routed)           1.258     9.966    cpu/DataRoad/EX_MEM/q_reg[42]_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I0_O)        0.105    10.071 r  cpu/DataRoad/EX_MEM/q[68]_i_45/O
                         net (fo=3, routed)           0.662    10.733    cpu/DataRoad/EX_MEM/q[68]_i_45_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I5_O)        0.105    10.838 r  cpu/DataRoad/EX_MEM/q[61]_i_9/O
                         net (fo=4, routed)           0.635    11.473    cpu/DataRoad/EX_MEM/q[61]_i_9_n_0
    SLICE_X60Y116        LUT6 (Prop_lut6_I1_O)        0.105    11.578 r  cpu/DataRoad/EX_MEM/q[59]_i_5/O
                         net (fo=2, routed)           0.269    11.847    cpu/DataRoad/ID_EX/q_reg[39]_1[8]
    SLICE_X61Y116        LUT6 (Prop_lut6_I2_O)        0.105    11.952 r  cpu/DataRoad/ID_EX/q[59]_i_2/O
                         net (fo=1, routed)           0.326    12.278    cpu/DataRoad/ID_EX/Shift_Lui_result[22]
    SLICE_X59Y115        LUT5 (Prop_lut5_I0_O)        0.105    12.383 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=3, routed)           0.355    12.738    cpu/DataRoad/ID_EX/alu_result[22]
    SLICE_X59Y115        LUT2 (Prop_lut2_I1_O)        0.108    12.846 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=162, routed)         0.767    13.613    cpu/DataRoad/ID_EX/read_base
    SLICE_X66Y115        LUT3 (Prop_lut3_I1_O)        0.267    13.880 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           1.411    15.291    cpu/DataRoad/ID_EX/en
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.372 r  cpu/DataRoad/ID_EX/en_BUFG_inst/O
                         net (fo=90, routed)          1.949    17.321    cpu/DataRoad/pc/en
    SLICE_X65Y104        LUT5 (Prop_lut5_I3_O)        0.105    17.426 r  cpu/DataRoad/pc/physical_pc[11]_INST_0_i_1/O
                         net (fo=2, routed)           0.826    18.252    cpu/DataRoad/pc/new_pc_branch[13]
    SLICE_X60Y102        LUT3 (Prop_lut3_I2_O)        0.127    18.379 r  cpu/DataRoad/pc/physical_pc[11]_INST_0/O
                         net (fo=1, routed)           0.359    18.738    cpu/DataRoad/EX_MEM/physical_pc[11]
    SLICE_X60Y102        LUT3 (Prop_lut3_I1_O)        0.286    19.024 r  cpu/DataRoad/EX_MEM/base_addr[11]_i_1/O
                         net (fo=1, routed)           0.000    19.024    cpu/DataRoad/base_control/D[11]
    SLICE_X60Y102        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.299    41.301    cpu/DataRoad/base_control/clk_out1
    SLICE_X60Y102        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[11]/C
                         clock pessimism              0.067    41.368    
                         clock uncertainty           -0.127    41.240    
    SLICE_X60Y102        FDCE (Setup_fdce_C_D)        0.076    41.316    cpu/DataRoad/base_control/base_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         41.316    
                         arrival time                         -19.024    
  -------------------------------------------------------------------
                         slack                                 22.292    

Slack (MET) :             22.327ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[43]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/base_control/base_addr_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.538ns  (logic 2.901ns (16.541%)  route 14.637ns (83.459%))
  Logic Levels:           18  (BUFG=1 LUT2=1 LUT3=4 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 41.301 - 40.000 ) 
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.402     1.405    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X62Y112        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y112        FDCE (Prop_fdce_C_Q)         0.398     1.803 f  cpu/DataRoad/EX_MEM/q_reg[43]/Q
                         net (fo=7, routed)           1.369     3.172    cpu/DataRoad/mem/Addr[6]
    SLICE_X59Y109        LUT4 (Prop_lut4_I1_O)        0.232     3.404 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_4/O
                         net (fo=1, routed)           0.591     3.995    cpu/DataRoad/mem/DataOut[31]_INST_0_i_4_n_0
    SLICE_X59Y109        LUT6 (Prop_lut6_I1_O)        0.105     4.100 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=33, routed)          1.285     5.385    cpu/DataRoad/mem/ext_control/regs_i_65_0
    SLICE_X72Y100        LUT5 (Prop_lut5_I3_O)        0.105     5.490 r  cpu/DataRoad/mem/ext_control/DataOut[5]_INST_0/O
                         net (fo=2, routed)           0.812     6.302    cpu/DataRoad/EX_MEM/DataOut[5]
    SLICE_X72Y105        LUT6 (Prop_lut6_I1_O)        0.105     6.407 r  cpu/DataRoad/EX_MEM/regs_i_67/O
                         net (fo=1, routed)           0.664     7.071    cpu/DataRoad/MEM_WR/p_0_in[5]
    SLICE_X72Y106        LUT5 (Prop_lut5_I2_O)        0.105     7.176 r  cpu/DataRoad/MEM_WR/regs_i_59/O
                         net (fo=1, routed)           0.627     7.803    cpu/DataRoad/MEM_WR/real_DataOut__124[5]
    SLICE_X68Y111        LUT3 (Prop_lut3_I0_O)        0.105     7.908 r  cpu/DataRoad/MEM_WR/regs_i_27/O
                         net (fo=37, routed)          0.537     8.444    cpu/DataRoad/EX_MEM/last_before_last_alu_result[5]
    SLICE_X65Y108        LUT6 (Prop_lut6_I5_O)        0.264     8.708 r  cpu/DataRoad/EX_MEM/q[58]_i_4/O
                         net (fo=9, routed)           1.258     9.966    cpu/DataRoad/EX_MEM/q_reg[42]_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I0_O)        0.105    10.071 r  cpu/DataRoad/EX_MEM/q[68]_i_45/O
                         net (fo=3, routed)           0.662    10.733    cpu/DataRoad/EX_MEM/q[68]_i_45_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I5_O)        0.105    10.838 r  cpu/DataRoad/EX_MEM/q[61]_i_9/O
                         net (fo=4, routed)           0.635    11.473    cpu/DataRoad/EX_MEM/q[61]_i_9_n_0
    SLICE_X60Y116        LUT6 (Prop_lut6_I1_O)        0.105    11.578 r  cpu/DataRoad/EX_MEM/q[59]_i_5/O
                         net (fo=2, routed)           0.269    11.847    cpu/DataRoad/ID_EX/q_reg[39]_1[8]
    SLICE_X61Y116        LUT6 (Prop_lut6_I2_O)        0.105    11.952 r  cpu/DataRoad/ID_EX/q[59]_i_2/O
                         net (fo=1, routed)           0.326    12.278    cpu/DataRoad/ID_EX/Shift_Lui_result[22]
    SLICE_X59Y115        LUT5 (Prop_lut5_I0_O)        0.105    12.383 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=3, routed)           0.355    12.738    cpu/DataRoad/ID_EX/alu_result[22]
    SLICE_X59Y115        LUT2 (Prop_lut2_I1_O)        0.108    12.846 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=162, routed)         0.767    13.613    cpu/DataRoad/ID_EX/read_base
    SLICE_X66Y115        LUT3 (Prop_lut3_I1_O)        0.267    13.880 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           1.411    15.291    cpu/DataRoad/ID_EX/en
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.372 r  cpu/DataRoad/ID_EX/en_BUFG_inst/O
                         net (fo=90, routed)          1.670    17.042    cpu/DataRoad/pc/en
    SLICE_X64Y106        LUT5 (Prop_lut5_I3_O)        0.105    17.147 r  cpu/DataRoad/pc/physical_pc[19]_INST_0_i_1/O
                         net (fo=2, routed)           0.783    17.930    cpu/DataRoad/pc/new_pc_branch[21]
    SLICE_X59Y107        LUT3 (Prop_lut3_I2_O)        0.128    18.058 r  cpu/DataRoad/pc/physical_pc[19]_INST_0/O
                         net (fo=1, routed)           0.617    18.675    cpu/DataRoad/EX_MEM/physical_pc[19]
    SLICE_X59Y101        LUT3 (Prop_lut3_I1_O)        0.268    18.943 r  cpu/DataRoad/EX_MEM/base_addr[19]_i_2/O
                         net (fo=1, routed)           0.000    18.943    cpu/DataRoad/base_control/D[19]
    SLICE_X59Y101        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.299    41.301    cpu/DataRoad/base_control/clk_out1
    SLICE_X59Y101        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[19]/C
                         clock pessimism              0.067    41.368    
                         clock uncertainty           -0.127    41.240    
    SLICE_X59Y101        FDCE (Setup_fdce_C_D)        0.030    41.270    cpu/DataRoad/base_control/base_addr_reg[19]
  -------------------------------------------------------------------
                         required time                         41.270    
                         arrival time                         -18.943    
  -------------------------------------------------------------------
                         slack                                 22.327    

Slack (MET) :             22.450ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[43]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/base_control/base_addr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.458ns  (logic 2.715ns (15.552%)  route 14.743ns (84.448%))
  Logic Levels:           18  (BUFG=1 LUT2=1 LUT3=4 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 41.301 - 40.000 ) 
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.402     1.405    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X62Y112        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y112        FDCE (Prop_fdce_C_Q)         0.398     1.803 f  cpu/DataRoad/EX_MEM/q_reg[43]/Q
                         net (fo=7, routed)           1.369     3.172    cpu/DataRoad/mem/Addr[6]
    SLICE_X59Y109        LUT4 (Prop_lut4_I1_O)        0.232     3.404 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_4/O
                         net (fo=1, routed)           0.591     3.995    cpu/DataRoad/mem/DataOut[31]_INST_0_i_4_n_0
    SLICE_X59Y109        LUT6 (Prop_lut6_I1_O)        0.105     4.100 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=33, routed)          1.285     5.385    cpu/DataRoad/mem/ext_control/regs_i_65_0
    SLICE_X72Y100        LUT5 (Prop_lut5_I3_O)        0.105     5.490 r  cpu/DataRoad/mem/ext_control/DataOut[5]_INST_0/O
                         net (fo=2, routed)           0.812     6.302    cpu/DataRoad/EX_MEM/DataOut[5]
    SLICE_X72Y105        LUT6 (Prop_lut6_I1_O)        0.105     6.407 r  cpu/DataRoad/EX_MEM/regs_i_67/O
                         net (fo=1, routed)           0.664     7.071    cpu/DataRoad/MEM_WR/p_0_in[5]
    SLICE_X72Y106        LUT5 (Prop_lut5_I2_O)        0.105     7.176 r  cpu/DataRoad/MEM_WR/regs_i_59/O
                         net (fo=1, routed)           0.627     7.803    cpu/DataRoad/MEM_WR/real_DataOut__124[5]
    SLICE_X68Y111        LUT3 (Prop_lut3_I0_O)        0.105     7.908 r  cpu/DataRoad/MEM_WR/regs_i_27/O
                         net (fo=37, routed)          0.537     8.444    cpu/DataRoad/EX_MEM/last_before_last_alu_result[5]
    SLICE_X65Y108        LUT6 (Prop_lut6_I5_O)        0.264     8.708 r  cpu/DataRoad/EX_MEM/q[58]_i_4/O
                         net (fo=9, routed)           1.258     9.966    cpu/DataRoad/EX_MEM/q_reg[42]_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I0_O)        0.105    10.071 r  cpu/DataRoad/EX_MEM/q[68]_i_45/O
                         net (fo=3, routed)           0.662    10.733    cpu/DataRoad/EX_MEM/q[68]_i_45_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I5_O)        0.105    10.838 r  cpu/DataRoad/EX_MEM/q[61]_i_9/O
                         net (fo=4, routed)           0.635    11.473    cpu/DataRoad/EX_MEM/q[61]_i_9_n_0
    SLICE_X60Y116        LUT6 (Prop_lut6_I1_O)        0.105    11.578 r  cpu/DataRoad/EX_MEM/q[59]_i_5/O
                         net (fo=2, routed)           0.269    11.847    cpu/DataRoad/ID_EX/q_reg[39]_1[8]
    SLICE_X61Y116        LUT6 (Prop_lut6_I2_O)        0.105    11.952 r  cpu/DataRoad/ID_EX/q[59]_i_2/O
                         net (fo=1, routed)           0.326    12.278    cpu/DataRoad/ID_EX/Shift_Lui_result[22]
    SLICE_X59Y115        LUT5 (Prop_lut5_I0_O)        0.105    12.383 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=3, routed)           0.355    12.738    cpu/DataRoad/ID_EX/alu_result[22]
    SLICE_X59Y115        LUT2 (Prop_lut2_I1_O)        0.108    12.846 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=162, routed)         0.767    13.613    cpu/DataRoad/ID_EX/read_base
    SLICE_X66Y115        LUT3 (Prop_lut3_I1_O)        0.267    13.880 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           1.411    15.291    cpu/DataRoad/ID_EX/en
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.372 r  cpu/DataRoad/ID_EX/en_BUFG_inst/O
                         net (fo=90, routed)          1.998    17.370    cpu/DataRoad/pc/en
    SLICE_X64Y103        LUT5 (Prop_lut5_I3_O)        0.105    17.475 r  cpu/DataRoad/pc/physical_pc[10]_INST_0_i_1/O
                         net (fo=2, routed)           0.674    18.149    cpu/DataRoad/pc/new_pc_branch[12]
    SLICE_X60Y102        LUT3 (Prop_lut3_I2_O)        0.105    18.254 r  cpu/DataRoad/pc/physical_pc[10]_INST_0/O
                         net (fo=1, routed)           0.503    18.758    cpu/DataRoad/EX_MEM/physical_pc[10]
    SLICE_X60Y102        LUT3 (Prop_lut3_I1_O)        0.105    18.863 r  cpu/DataRoad/EX_MEM/base_addr[10]_i_1/O
                         net (fo=1, routed)           0.000    18.863    cpu/DataRoad/base_control/D[10]
    SLICE_X60Y102        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.299    41.301    cpu/DataRoad/base_control/clk_out1
    SLICE_X60Y102        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[10]/C
                         clock pessimism              0.067    41.368    
                         clock uncertainty           -0.127    41.240    
    SLICE_X60Y102        FDCE (Setup_fdce_C_D)        0.072    41.312    cpu/DataRoad/base_control/base_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         41.312    
                         arrival time                         -18.863    
  -------------------------------------------------------------------
                         slack                                 22.450    

Slack (MET) :             22.483ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[43]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/base_control/base_addr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.422ns  (logic 2.921ns (16.767%)  route 14.501ns (83.233%))
  Logic Levels:           18  (BUFG=1 LUT2=1 LUT3=4 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 41.301 - 40.000 ) 
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.402     1.405    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X62Y112        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y112        FDCE (Prop_fdce_C_Q)         0.398     1.803 f  cpu/DataRoad/EX_MEM/q_reg[43]/Q
                         net (fo=7, routed)           1.369     3.172    cpu/DataRoad/mem/Addr[6]
    SLICE_X59Y109        LUT4 (Prop_lut4_I1_O)        0.232     3.404 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_4/O
                         net (fo=1, routed)           0.591     3.995    cpu/DataRoad/mem/DataOut[31]_INST_0_i_4_n_0
    SLICE_X59Y109        LUT6 (Prop_lut6_I1_O)        0.105     4.100 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=33, routed)          1.285     5.385    cpu/DataRoad/mem/ext_control/regs_i_65_0
    SLICE_X72Y100        LUT5 (Prop_lut5_I3_O)        0.105     5.490 r  cpu/DataRoad/mem/ext_control/DataOut[5]_INST_0/O
                         net (fo=2, routed)           0.812     6.302    cpu/DataRoad/EX_MEM/DataOut[5]
    SLICE_X72Y105        LUT6 (Prop_lut6_I1_O)        0.105     6.407 r  cpu/DataRoad/EX_MEM/regs_i_67/O
                         net (fo=1, routed)           0.664     7.071    cpu/DataRoad/MEM_WR/p_0_in[5]
    SLICE_X72Y106        LUT5 (Prop_lut5_I2_O)        0.105     7.176 r  cpu/DataRoad/MEM_WR/regs_i_59/O
                         net (fo=1, routed)           0.627     7.803    cpu/DataRoad/MEM_WR/real_DataOut__124[5]
    SLICE_X68Y111        LUT3 (Prop_lut3_I0_O)        0.105     7.908 r  cpu/DataRoad/MEM_WR/regs_i_27/O
                         net (fo=37, routed)          0.537     8.444    cpu/DataRoad/EX_MEM/last_before_last_alu_result[5]
    SLICE_X65Y108        LUT6 (Prop_lut6_I5_O)        0.264     8.708 r  cpu/DataRoad/EX_MEM/q[58]_i_4/O
                         net (fo=9, routed)           1.258     9.966    cpu/DataRoad/EX_MEM/q_reg[42]_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I0_O)        0.105    10.071 r  cpu/DataRoad/EX_MEM/q[68]_i_45/O
                         net (fo=3, routed)           0.662    10.733    cpu/DataRoad/EX_MEM/q[68]_i_45_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I5_O)        0.105    10.838 r  cpu/DataRoad/EX_MEM/q[61]_i_9/O
                         net (fo=4, routed)           0.635    11.473    cpu/DataRoad/EX_MEM/q[61]_i_9_n_0
    SLICE_X60Y116        LUT6 (Prop_lut6_I1_O)        0.105    11.578 r  cpu/DataRoad/EX_MEM/q[59]_i_5/O
                         net (fo=2, routed)           0.269    11.847    cpu/DataRoad/ID_EX/q_reg[39]_1[8]
    SLICE_X61Y116        LUT6 (Prop_lut6_I2_O)        0.105    11.952 r  cpu/DataRoad/ID_EX/q[59]_i_2/O
                         net (fo=1, routed)           0.326    12.278    cpu/DataRoad/ID_EX/Shift_Lui_result[22]
    SLICE_X59Y115        LUT5 (Prop_lut5_I0_O)        0.105    12.383 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=3, routed)           0.355    12.738    cpu/DataRoad/ID_EX/alu_result[22]
    SLICE_X59Y115        LUT2 (Prop_lut2_I1_O)        0.108    12.846 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=162, routed)         0.767    13.613    cpu/DataRoad/ID_EX/read_base
    SLICE_X66Y115        LUT3 (Prop_lut3_I1_O)        0.267    13.880 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           1.411    15.291    cpu/DataRoad/ID_EX/en
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.372 r  cpu/DataRoad/ID_EX/en_BUFG_inst/O
                         net (fo=90, routed)          1.671    17.043    cpu/DataRoad/pc/en
    SLICE_X64Y103        LUT5 (Prop_lut5_I3_O)        0.105    17.148 r  cpu/DataRoad/pc/physical_pc[9]_INST_0_i_1/O
                         net (fo=2, routed)           0.688    17.836    cpu/DataRoad/pc/new_pc_branch[11]
    SLICE_X60Y103        LUT3 (Prop_lut3_I2_O)        0.127    17.963 r  cpu/DataRoad/pc/physical_pc[9]_INST_0/O
                         net (fo=1, routed)           0.575    18.537    cpu/DataRoad/EX_MEM/physical_pc[9]
    SLICE_X59Y101        LUT3 (Prop_lut3_I1_O)        0.289    18.826 r  cpu/DataRoad/EX_MEM/base_addr[9]_i_1/O
                         net (fo=1, routed)           0.000    18.826    cpu/DataRoad/base_control/D[9]
    SLICE_X59Y101        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.299    41.301    cpu/DataRoad/base_control/clk_out1
    SLICE_X59Y101        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[9]/C
                         clock pessimism              0.067    41.368    
                         clock uncertainty           -0.127    41.240    
    SLICE_X59Y101        FDCE (Setup_fdce_C_D)        0.069    41.309    cpu/DataRoad/base_control/base_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         41.309    
                         arrival time                         -18.826    
  -------------------------------------------------------------------
                         slack                                 22.483    

Slack (MET) :             22.520ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[43]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/base_control/base_addr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.345ns  (logic 2.715ns (15.653%)  route 14.630ns (84.347%))
  Logic Levels:           18  (BUFG=1 LUT2=1 LUT3=4 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 41.301 - 40.000 ) 
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.402     1.405    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X62Y112        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y112        FDCE (Prop_fdce_C_Q)         0.398     1.803 f  cpu/DataRoad/EX_MEM/q_reg[43]/Q
                         net (fo=7, routed)           1.369     3.172    cpu/DataRoad/mem/Addr[6]
    SLICE_X59Y109        LUT4 (Prop_lut4_I1_O)        0.232     3.404 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_4/O
                         net (fo=1, routed)           0.591     3.995    cpu/DataRoad/mem/DataOut[31]_INST_0_i_4_n_0
    SLICE_X59Y109        LUT6 (Prop_lut6_I1_O)        0.105     4.100 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=33, routed)          1.285     5.385    cpu/DataRoad/mem/ext_control/regs_i_65_0
    SLICE_X72Y100        LUT5 (Prop_lut5_I3_O)        0.105     5.490 r  cpu/DataRoad/mem/ext_control/DataOut[5]_INST_0/O
                         net (fo=2, routed)           0.812     6.302    cpu/DataRoad/EX_MEM/DataOut[5]
    SLICE_X72Y105        LUT6 (Prop_lut6_I1_O)        0.105     6.407 r  cpu/DataRoad/EX_MEM/regs_i_67/O
                         net (fo=1, routed)           0.664     7.071    cpu/DataRoad/MEM_WR/p_0_in[5]
    SLICE_X72Y106        LUT5 (Prop_lut5_I2_O)        0.105     7.176 r  cpu/DataRoad/MEM_WR/regs_i_59/O
                         net (fo=1, routed)           0.627     7.803    cpu/DataRoad/MEM_WR/real_DataOut__124[5]
    SLICE_X68Y111        LUT3 (Prop_lut3_I0_O)        0.105     7.908 r  cpu/DataRoad/MEM_WR/regs_i_27/O
                         net (fo=37, routed)          0.537     8.444    cpu/DataRoad/EX_MEM/last_before_last_alu_result[5]
    SLICE_X65Y108        LUT6 (Prop_lut6_I5_O)        0.264     8.708 r  cpu/DataRoad/EX_MEM/q[58]_i_4/O
                         net (fo=9, routed)           1.258     9.966    cpu/DataRoad/EX_MEM/q_reg[42]_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I0_O)        0.105    10.071 r  cpu/DataRoad/EX_MEM/q[68]_i_45/O
                         net (fo=3, routed)           0.662    10.733    cpu/DataRoad/EX_MEM/q[68]_i_45_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I5_O)        0.105    10.838 r  cpu/DataRoad/EX_MEM/q[61]_i_9/O
                         net (fo=4, routed)           0.635    11.473    cpu/DataRoad/EX_MEM/q[61]_i_9_n_0
    SLICE_X60Y116        LUT6 (Prop_lut6_I1_O)        0.105    11.578 r  cpu/DataRoad/EX_MEM/q[59]_i_5/O
                         net (fo=2, routed)           0.269    11.847    cpu/DataRoad/ID_EX/q_reg[39]_1[8]
    SLICE_X61Y116        LUT6 (Prop_lut6_I2_O)        0.105    11.952 r  cpu/DataRoad/ID_EX/q[59]_i_2/O
                         net (fo=1, routed)           0.326    12.278    cpu/DataRoad/ID_EX/Shift_Lui_result[22]
    SLICE_X59Y115        LUT5 (Prop_lut5_I0_O)        0.105    12.383 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=3, routed)           0.355    12.738    cpu/DataRoad/ID_EX/alu_result[22]
    SLICE_X59Y115        LUT2 (Prop_lut2_I1_O)        0.108    12.846 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=162, routed)         0.767    13.613    cpu/DataRoad/ID_EX/read_base
    SLICE_X66Y115        LUT3 (Prop_lut3_I1_O)        0.267    13.880 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           1.411    15.291    cpu/DataRoad/ID_EX/en
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.372 r  cpu/DataRoad/ID_EX/en_BUFG_inst/O
                         net (fo=90, routed)          1.789    17.161    cpu/DataRoad/pc/en
    SLICE_X64Y101        LUT5 (Prop_lut5_I3_O)        0.105    17.266 r  cpu/DataRoad/pc/physical_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.667    17.933    cpu/DataRoad/pc/new_pc_branch[2]
    SLICE_X61Y102        LUT3 (Prop_lut3_I2_O)        0.105    18.038 r  cpu/DataRoad/pc/physical_pc[0]_INST_0/O
                         net (fo=1, routed)           0.607    18.645    cpu/DataRoad/EX_MEM/physical_pc[0]
    SLICE_X58Y107        LUT3 (Prop_lut3_I1_O)        0.105    18.750 r  cpu/DataRoad/EX_MEM/base_addr[0]_i_1/O
                         net (fo=1, routed)           0.000    18.750    cpu/DataRoad/base_control/D[0]
    SLICE_X58Y107        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.299    41.301    cpu/DataRoad/base_control/clk_out1
    SLICE_X58Y107        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[0]/C
                         clock pessimism              0.067    41.368    
                         clock uncertainty           -0.127    41.240    
    SLICE_X58Y107        FDCE (Setup_fdce_C_D)        0.030    41.270    cpu/DataRoad/base_control/base_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         41.270    
                         arrival time                         -18.750    
  -------------------------------------------------------------------
                         slack                                 22.520    

Slack (MET) :             22.614ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[43]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/base_control/base_addr_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.296ns  (logic 2.903ns (16.785%)  route 14.393ns (83.215%))
  Logic Levels:           18  (BUFG=1 LUT2=1 LUT3=4 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 41.301 - 40.000 ) 
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.402     1.405    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X62Y112        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y112        FDCE (Prop_fdce_C_Q)         0.398     1.803 f  cpu/DataRoad/EX_MEM/q_reg[43]/Q
                         net (fo=7, routed)           1.369     3.172    cpu/DataRoad/mem/Addr[6]
    SLICE_X59Y109        LUT4 (Prop_lut4_I1_O)        0.232     3.404 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_4/O
                         net (fo=1, routed)           0.591     3.995    cpu/DataRoad/mem/DataOut[31]_INST_0_i_4_n_0
    SLICE_X59Y109        LUT6 (Prop_lut6_I1_O)        0.105     4.100 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=33, routed)          1.285     5.385    cpu/DataRoad/mem/ext_control/regs_i_65_0
    SLICE_X72Y100        LUT5 (Prop_lut5_I3_O)        0.105     5.490 r  cpu/DataRoad/mem/ext_control/DataOut[5]_INST_0/O
                         net (fo=2, routed)           0.812     6.302    cpu/DataRoad/EX_MEM/DataOut[5]
    SLICE_X72Y105        LUT6 (Prop_lut6_I1_O)        0.105     6.407 r  cpu/DataRoad/EX_MEM/regs_i_67/O
                         net (fo=1, routed)           0.664     7.071    cpu/DataRoad/MEM_WR/p_0_in[5]
    SLICE_X72Y106        LUT5 (Prop_lut5_I2_O)        0.105     7.176 r  cpu/DataRoad/MEM_WR/regs_i_59/O
                         net (fo=1, routed)           0.627     7.803    cpu/DataRoad/MEM_WR/real_DataOut__124[5]
    SLICE_X68Y111        LUT3 (Prop_lut3_I0_O)        0.105     7.908 r  cpu/DataRoad/MEM_WR/regs_i_27/O
                         net (fo=37, routed)          0.537     8.444    cpu/DataRoad/EX_MEM/last_before_last_alu_result[5]
    SLICE_X65Y108        LUT6 (Prop_lut6_I5_O)        0.264     8.708 r  cpu/DataRoad/EX_MEM/q[58]_i_4/O
                         net (fo=9, routed)           1.258     9.966    cpu/DataRoad/EX_MEM/q_reg[42]_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I0_O)        0.105    10.071 r  cpu/DataRoad/EX_MEM/q[68]_i_45/O
                         net (fo=3, routed)           0.662    10.733    cpu/DataRoad/EX_MEM/q[68]_i_45_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I5_O)        0.105    10.838 r  cpu/DataRoad/EX_MEM/q[61]_i_9/O
                         net (fo=4, routed)           0.635    11.473    cpu/DataRoad/EX_MEM/q[61]_i_9_n_0
    SLICE_X60Y116        LUT6 (Prop_lut6_I1_O)        0.105    11.578 r  cpu/DataRoad/EX_MEM/q[59]_i_5/O
                         net (fo=2, routed)           0.269    11.847    cpu/DataRoad/ID_EX/q_reg[39]_1[8]
    SLICE_X61Y116        LUT6 (Prop_lut6_I2_O)        0.105    11.952 r  cpu/DataRoad/ID_EX/q[59]_i_2/O
                         net (fo=1, routed)           0.326    12.278    cpu/DataRoad/ID_EX/Shift_Lui_result[22]
    SLICE_X59Y115        LUT5 (Prop_lut5_I0_O)        0.105    12.383 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=3, routed)           0.355    12.738    cpu/DataRoad/ID_EX/alu_result[22]
    SLICE_X59Y115        LUT2 (Prop_lut2_I1_O)        0.108    12.846 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=162, routed)         0.767    13.613    cpu/DataRoad/ID_EX/read_base
    SLICE_X66Y115        LUT3 (Prop_lut3_I1_O)        0.267    13.880 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           1.411    15.291    cpu/DataRoad/ID_EX/en
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.372 r  cpu/DataRoad/ID_EX/en_BUFG_inst/O
                         net (fo=90, routed)          1.652    17.024    cpu/DataRoad/pc/en
    SLICE_X65Y105        LUT5 (Prop_lut5_I3_O)        0.105    17.129 r  cpu/DataRoad/pc/physical_pc[15]_INST_0_i_1/O
                         net (fo=2, routed)           0.476    17.605    cpu/DataRoad/pc/new_pc_branch[17]
    SLICE_X65Y103        LUT3 (Prop_lut3_I2_O)        0.124    17.729 r  cpu/DataRoad/pc/physical_pc[15]_INST_0/O
                         net (fo=1, routed)           0.697    18.426    cpu/DataRoad/EX_MEM/physical_pc[15]
    SLICE_X60Y102        LUT3 (Prop_lut3_I1_O)        0.274    18.700 r  cpu/DataRoad/EX_MEM/base_addr[15]_i_1/O
                         net (fo=1, routed)           0.000    18.700    cpu/DataRoad/base_control/D[15]
    SLICE_X60Y102        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.299    41.301    cpu/DataRoad/base_control/clk_out1
    SLICE_X60Y102        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[15]/C
                         clock pessimism              0.067    41.368    
                         clock uncertainty           -0.127    41.240    
    SLICE_X60Y102        FDCE (Setup_fdce_C_D)        0.074    41.314    cpu/DataRoad/base_control/base_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         41.314    
                         arrival time                         -18.700    
  -------------------------------------------------------------------
                         slack                                 22.614    

Slack (MET) :             22.694ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[43]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/base_control/base_addr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.248ns  (logic 2.922ns (16.941%)  route 14.326ns (83.059%))
  Logic Levels:           18  (BUFG=1 LUT2=1 LUT3=4 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 41.301 - 40.000 ) 
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.402     1.405    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X62Y112        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y112        FDCE (Prop_fdce_C_Q)         0.398     1.803 f  cpu/DataRoad/EX_MEM/q_reg[43]/Q
                         net (fo=7, routed)           1.369     3.172    cpu/DataRoad/mem/Addr[6]
    SLICE_X59Y109        LUT4 (Prop_lut4_I1_O)        0.232     3.404 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_4/O
                         net (fo=1, routed)           0.591     3.995    cpu/DataRoad/mem/DataOut[31]_INST_0_i_4_n_0
    SLICE_X59Y109        LUT6 (Prop_lut6_I1_O)        0.105     4.100 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=33, routed)          1.285     5.385    cpu/DataRoad/mem/ext_control/regs_i_65_0
    SLICE_X72Y100        LUT5 (Prop_lut5_I3_O)        0.105     5.490 r  cpu/DataRoad/mem/ext_control/DataOut[5]_INST_0/O
                         net (fo=2, routed)           0.812     6.302    cpu/DataRoad/EX_MEM/DataOut[5]
    SLICE_X72Y105        LUT6 (Prop_lut6_I1_O)        0.105     6.407 r  cpu/DataRoad/EX_MEM/regs_i_67/O
                         net (fo=1, routed)           0.664     7.071    cpu/DataRoad/MEM_WR/p_0_in[5]
    SLICE_X72Y106        LUT5 (Prop_lut5_I2_O)        0.105     7.176 r  cpu/DataRoad/MEM_WR/regs_i_59/O
                         net (fo=1, routed)           0.627     7.803    cpu/DataRoad/MEM_WR/real_DataOut__124[5]
    SLICE_X68Y111        LUT3 (Prop_lut3_I0_O)        0.105     7.908 r  cpu/DataRoad/MEM_WR/regs_i_27/O
                         net (fo=37, routed)          0.537     8.444    cpu/DataRoad/EX_MEM/last_before_last_alu_result[5]
    SLICE_X65Y108        LUT6 (Prop_lut6_I5_O)        0.264     8.708 r  cpu/DataRoad/EX_MEM/q[58]_i_4/O
                         net (fo=9, routed)           1.258     9.966    cpu/DataRoad/EX_MEM/q_reg[42]_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I0_O)        0.105    10.071 r  cpu/DataRoad/EX_MEM/q[68]_i_45/O
                         net (fo=3, routed)           0.662    10.733    cpu/DataRoad/EX_MEM/q[68]_i_45_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I5_O)        0.105    10.838 r  cpu/DataRoad/EX_MEM/q[61]_i_9/O
                         net (fo=4, routed)           0.635    11.473    cpu/DataRoad/EX_MEM/q[61]_i_9_n_0
    SLICE_X60Y116        LUT6 (Prop_lut6_I1_O)        0.105    11.578 r  cpu/DataRoad/EX_MEM/q[59]_i_5/O
                         net (fo=2, routed)           0.269    11.847    cpu/DataRoad/ID_EX/q_reg[39]_1[8]
    SLICE_X61Y116        LUT6 (Prop_lut6_I2_O)        0.105    11.952 r  cpu/DataRoad/ID_EX/q[59]_i_2/O
                         net (fo=1, routed)           0.326    12.278    cpu/DataRoad/ID_EX/Shift_Lui_result[22]
    SLICE_X59Y115        LUT5 (Prop_lut5_I0_O)        0.105    12.383 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=3, routed)           0.355    12.738    cpu/DataRoad/ID_EX/alu_result[22]
    SLICE_X59Y115        LUT2 (Prop_lut2_I1_O)        0.108    12.846 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=162, routed)         0.767    13.613    cpu/DataRoad/ID_EX/read_base
    SLICE_X66Y115        LUT3 (Prop_lut3_I1_O)        0.267    13.880 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           1.411    15.291    cpu/DataRoad/ID_EX/en
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.372 r  cpu/DataRoad/ID_EX/en_BUFG_inst/O
                         net (fo=90, routed)          1.535    16.907    cpu/DataRoad/pc/en
    SLICE_X64Y101        LUT5 (Prop_lut5_I3_O)        0.105    17.012 r  cpu/DataRoad/pc/physical_pc[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.684    17.697    cpu/DataRoad/pc/new_pc_branch[3]
    SLICE_X61Y102        LUT3 (Prop_lut3_I2_O)        0.128    17.825 r  cpu/DataRoad/pc/physical_pc[1]_INST_0/O
                         net (fo=1, routed)           0.539    18.364    cpu/DataRoad/EX_MEM/physical_pc[1]
    SLICE_X60Y104        LUT3 (Prop_lut3_I1_O)        0.289    18.653 r  cpu/DataRoad/EX_MEM/base_addr[1]_i_1/O
                         net (fo=1, routed)           0.000    18.653    cpu/DataRoad/base_control/D[1]
    SLICE_X60Y104        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.299    41.301    cpu/DataRoad/base_control/clk_out1
    SLICE_X60Y104        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[1]/C
                         clock pessimism              0.067    41.368    
                         clock uncertainty           -0.127    41.240    
    SLICE_X60Y104        FDCE (Setup_fdce_C_D)        0.106    41.346    cpu/DataRoad/base_control/base_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         41.346    
                         arrival time                         -18.653    
  -------------------------------------------------------------------
                         slack                                 22.694    

Slack (MET) :             22.769ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[43]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/base_control/base_addr_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.096ns  (logic 2.715ns (15.880%)  route 14.381ns (84.120%))
  Logic Levels:           18  (BUFG=1 LUT2=1 LUT3=4 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 41.301 - 40.000 ) 
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.402     1.405    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X62Y112        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y112        FDCE (Prop_fdce_C_Q)         0.398     1.803 f  cpu/DataRoad/EX_MEM/q_reg[43]/Q
                         net (fo=7, routed)           1.369     3.172    cpu/DataRoad/mem/Addr[6]
    SLICE_X59Y109        LUT4 (Prop_lut4_I1_O)        0.232     3.404 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_4/O
                         net (fo=1, routed)           0.591     3.995    cpu/DataRoad/mem/DataOut[31]_INST_0_i_4_n_0
    SLICE_X59Y109        LUT6 (Prop_lut6_I1_O)        0.105     4.100 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=33, routed)          1.285     5.385    cpu/DataRoad/mem/ext_control/regs_i_65_0
    SLICE_X72Y100        LUT5 (Prop_lut5_I3_O)        0.105     5.490 r  cpu/DataRoad/mem/ext_control/DataOut[5]_INST_0/O
                         net (fo=2, routed)           0.812     6.302    cpu/DataRoad/EX_MEM/DataOut[5]
    SLICE_X72Y105        LUT6 (Prop_lut6_I1_O)        0.105     6.407 r  cpu/DataRoad/EX_MEM/regs_i_67/O
                         net (fo=1, routed)           0.664     7.071    cpu/DataRoad/MEM_WR/p_0_in[5]
    SLICE_X72Y106        LUT5 (Prop_lut5_I2_O)        0.105     7.176 r  cpu/DataRoad/MEM_WR/regs_i_59/O
                         net (fo=1, routed)           0.627     7.803    cpu/DataRoad/MEM_WR/real_DataOut__124[5]
    SLICE_X68Y111        LUT3 (Prop_lut3_I0_O)        0.105     7.908 r  cpu/DataRoad/MEM_WR/regs_i_27/O
                         net (fo=37, routed)          0.537     8.444    cpu/DataRoad/EX_MEM/last_before_last_alu_result[5]
    SLICE_X65Y108        LUT6 (Prop_lut6_I5_O)        0.264     8.708 r  cpu/DataRoad/EX_MEM/q[58]_i_4/O
                         net (fo=9, routed)           1.258     9.966    cpu/DataRoad/EX_MEM/q_reg[42]_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I0_O)        0.105    10.071 r  cpu/DataRoad/EX_MEM/q[68]_i_45/O
                         net (fo=3, routed)           0.662    10.733    cpu/DataRoad/EX_MEM/q[68]_i_45_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I5_O)        0.105    10.838 r  cpu/DataRoad/EX_MEM/q[61]_i_9/O
                         net (fo=4, routed)           0.635    11.473    cpu/DataRoad/EX_MEM/q[61]_i_9_n_0
    SLICE_X60Y116        LUT6 (Prop_lut6_I1_O)        0.105    11.578 r  cpu/DataRoad/EX_MEM/q[59]_i_5/O
                         net (fo=2, routed)           0.269    11.847    cpu/DataRoad/ID_EX/q_reg[39]_1[8]
    SLICE_X61Y116        LUT6 (Prop_lut6_I2_O)        0.105    11.952 r  cpu/DataRoad/ID_EX/q[59]_i_2/O
                         net (fo=1, routed)           0.326    12.278    cpu/DataRoad/ID_EX/Shift_Lui_result[22]
    SLICE_X59Y115        LUT5 (Prop_lut5_I0_O)        0.105    12.383 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=3, routed)           0.355    12.738    cpu/DataRoad/ID_EX/alu_result[22]
    SLICE_X59Y115        LUT2 (Prop_lut2_I1_O)        0.108    12.846 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=162, routed)         0.767    13.613    cpu/DataRoad/ID_EX/read_base
    SLICE_X66Y115        LUT3 (Prop_lut3_I1_O)        0.267    13.880 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           1.411    15.291    cpu/DataRoad/ID_EX/en
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.372 r  cpu/DataRoad/ID_EX/en_BUFG_inst/O
                         net (fo=90, routed)          1.667    17.039    cpu/DataRoad/pc/en
    SLICE_X64Y105        LUT5 (Prop_lut5_I3_O)        0.105    17.144 r  cpu/DataRoad/pc/physical_pc[16]_INST_0_i_1/O
                         net (fo=2, routed)           0.697    17.842    cpu/DataRoad/pc/new_pc_branch[18]
    SLICE_X60Y104        LUT3 (Prop_lut3_I2_O)        0.105    17.947 r  cpu/DataRoad/pc/physical_pc[16]_INST_0/O
                         net (fo=1, routed)           0.450    18.396    cpu/DataRoad/EX_MEM/physical_pc[16]
    SLICE_X58Y103        LUT3 (Prop_lut3_I1_O)        0.105    18.501 r  cpu/DataRoad/EX_MEM/base_addr[16]_i_1/O
                         net (fo=1, routed)           0.000    18.501    cpu/DataRoad/base_control/D[16]
    SLICE_X58Y103        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.299    41.301    cpu/DataRoad/base_control/clk_out1
    SLICE_X58Y103        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[16]/C
                         clock pessimism              0.067    41.368    
                         clock uncertainty           -0.127    41.240    
    SLICE_X58Y103        FDCE (Setup_fdce_C_D)        0.030    41.270    cpu/DataRoad/base_control/base_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         41.270    
                         arrival time                         -18.501    
  -------------------------------------------------------------------
                         slack                                 22.769    

Slack (MET) :             22.785ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[43]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/base_control/base_addr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.120ns  (logic 2.734ns (15.970%)  route 14.386ns (84.030%))
  Logic Levels:           18  (BUFG=1 LUT2=1 LUT3=4 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 41.301 - 40.000 ) 
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.402     1.405    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X62Y112        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y112        FDCE (Prop_fdce_C_Q)         0.398     1.803 f  cpu/DataRoad/EX_MEM/q_reg[43]/Q
                         net (fo=7, routed)           1.369     3.172    cpu/DataRoad/mem/Addr[6]
    SLICE_X59Y109        LUT4 (Prop_lut4_I1_O)        0.232     3.404 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_4/O
                         net (fo=1, routed)           0.591     3.995    cpu/DataRoad/mem/DataOut[31]_INST_0_i_4_n_0
    SLICE_X59Y109        LUT6 (Prop_lut6_I1_O)        0.105     4.100 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=33, routed)          1.285     5.385    cpu/DataRoad/mem/ext_control/regs_i_65_0
    SLICE_X72Y100        LUT5 (Prop_lut5_I3_O)        0.105     5.490 r  cpu/DataRoad/mem/ext_control/DataOut[5]_INST_0/O
                         net (fo=2, routed)           0.812     6.302    cpu/DataRoad/EX_MEM/DataOut[5]
    SLICE_X72Y105        LUT6 (Prop_lut6_I1_O)        0.105     6.407 r  cpu/DataRoad/EX_MEM/regs_i_67/O
                         net (fo=1, routed)           0.664     7.071    cpu/DataRoad/MEM_WR/p_0_in[5]
    SLICE_X72Y106        LUT5 (Prop_lut5_I2_O)        0.105     7.176 r  cpu/DataRoad/MEM_WR/regs_i_59/O
                         net (fo=1, routed)           0.627     7.803    cpu/DataRoad/MEM_WR/real_DataOut__124[5]
    SLICE_X68Y111        LUT3 (Prop_lut3_I0_O)        0.105     7.908 r  cpu/DataRoad/MEM_WR/regs_i_27/O
                         net (fo=37, routed)          0.537     8.444    cpu/DataRoad/EX_MEM/last_before_last_alu_result[5]
    SLICE_X65Y108        LUT6 (Prop_lut6_I5_O)        0.264     8.708 r  cpu/DataRoad/EX_MEM/q[58]_i_4/O
                         net (fo=9, routed)           1.258     9.966    cpu/DataRoad/EX_MEM/q_reg[42]_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I0_O)        0.105    10.071 r  cpu/DataRoad/EX_MEM/q[68]_i_45/O
                         net (fo=3, routed)           0.662    10.733    cpu/DataRoad/EX_MEM/q[68]_i_45_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I5_O)        0.105    10.838 r  cpu/DataRoad/EX_MEM/q[61]_i_9/O
                         net (fo=4, routed)           0.635    11.473    cpu/DataRoad/EX_MEM/q[61]_i_9_n_0
    SLICE_X60Y116        LUT6 (Prop_lut6_I1_O)        0.105    11.578 r  cpu/DataRoad/EX_MEM/q[59]_i_5/O
                         net (fo=2, routed)           0.269    11.847    cpu/DataRoad/ID_EX/q_reg[39]_1[8]
    SLICE_X61Y116        LUT6 (Prop_lut6_I2_O)        0.105    11.952 r  cpu/DataRoad/ID_EX/q[59]_i_2/O
                         net (fo=1, routed)           0.326    12.278    cpu/DataRoad/ID_EX/Shift_Lui_result[22]
    SLICE_X59Y115        LUT5 (Prop_lut5_I0_O)        0.105    12.383 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=3, routed)           0.355    12.738    cpu/DataRoad/ID_EX/alu_result[22]
    SLICE_X59Y115        LUT2 (Prop_lut2_I1_O)        0.108    12.846 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=162, routed)         0.767    13.613    cpu/DataRoad/ID_EX/read_base
    SLICE_X66Y115        LUT3 (Prop_lut3_I1_O)        0.267    13.880 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           1.411    15.291    cpu/DataRoad/ID_EX/en
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.372 r  cpu/DataRoad/ID_EX/en_BUFG_inst/O
                         net (fo=90, routed)          1.659    17.031    cpu/DataRoad/pc/en
    SLICE_X62Y100        LUT5 (Prop_lut5_I3_O)        0.105    17.136 r  cpu/DataRoad/pc/physical_pc[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.646    17.782    cpu/DataRoad/pc/new_pc_branch[4]
    SLICE_X61Y102        LUT3 (Prop_lut3_I2_O)        0.105    17.887 r  cpu/DataRoad/pc/physical_pc[2]_INST_0/O
                         net (fo=1, routed)           0.513    18.400    cpu/DataRoad/EX_MEM/physical_pc[2]
    SLICE_X58Y103        LUT3 (Prop_lut3_I1_O)        0.124    18.524 r  cpu/DataRoad/EX_MEM/base_addr[2]_i_1/O
                         net (fo=1, routed)           0.000    18.524    cpu/DataRoad/base_control/D[2]
    SLICE_X58Y103        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.299    41.301    cpu/DataRoad/base_control/clk_out1
    SLICE_X58Y103        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[2]/C
                         clock pessimism              0.067    41.368    
                         clock uncertainty           -0.127    41.240    
    SLICE_X58Y103        FDCE (Setup_fdce_C_D)        0.069    41.309    cpu/DataRoad/base_control/base_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         41.309    
                         arrival time                         -18.524    
  -------------------------------------------------------------------
                         slack                                 22.785    

Slack (MET) :             22.804ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[43]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/base_control/base_addr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.101ns  (logic 2.736ns (15.999%)  route 14.365ns (84.001%))
  Logic Levels:           18  (BUFG=1 LUT2=1 LUT3=4 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 41.301 - 40.000 ) 
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.402     1.405    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X62Y112        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y112        FDCE (Prop_fdce_C_Q)         0.398     1.803 f  cpu/DataRoad/EX_MEM/q_reg[43]/Q
                         net (fo=7, routed)           1.369     3.172    cpu/DataRoad/mem/Addr[6]
    SLICE_X59Y109        LUT4 (Prop_lut4_I1_O)        0.232     3.404 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_4/O
                         net (fo=1, routed)           0.591     3.995    cpu/DataRoad/mem/DataOut[31]_INST_0_i_4_n_0
    SLICE_X59Y109        LUT6 (Prop_lut6_I1_O)        0.105     4.100 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=33, routed)          1.285     5.385    cpu/DataRoad/mem/ext_control/regs_i_65_0
    SLICE_X72Y100        LUT5 (Prop_lut5_I3_O)        0.105     5.490 r  cpu/DataRoad/mem/ext_control/DataOut[5]_INST_0/O
                         net (fo=2, routed)           0.812     6.302    cpu/DataRoad/EX_MEM/DataOut[5]
    SLICE_X72Y105        LUT6 (Prop_lut6_I1_O)        0.105     6.407 r  cpu/DataRoad/EX_MEM/regs_i_67/O
                         net (fo=1, routed)           0.664     7.071    cpu/DataRoad/MEM_WR/p_0_in[5]
    SLICE_X72Y106        LUT5 (Prop_lut5_I2_O)        0.105     7.176 r  cpu/DataRoad/MEM_WR/regs_i_59/O
                         net (fo=1, routed)           0.627     7.803    cpu/DataRoad/MEM_WR/real_DataOut__124[5]
    SLICE_X68Y111        LUT3 (Prop_lut3_I0_O)        0.105     7.908 r  cpu/DataRoad/MEM_WR/regs_i_27/O
                         net (fo=37, routed)          0.537     8.444    cpu/DataRoad/EX_MEM/last_before_last_alu_result[5]
    SLICE_X65Y108        LUT6 (Prop_lut6_I5_O)        0.264     8.708 r  cpu/DataRoad/EX_MEM/q[58]_i_4/O
                         net (fo=9, routed)           1.258     9.966    cpu/DataRoad/EX_MEM/q_reg[42]_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I0_O)        0.105    10.071 r  cpu/DataRoad/EX_MEM/q[68]_i_45/O
                         net (fo=3, routed)           0.662    10.733    cpu/DataRoad/EX_MEM/q[68]_i_45_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I5_O)        0.105    10.838 r  cpu/DataRoad/EX_MEM/q[61]_i_9/O
                         net (fo=4, routed)           0.635    11.473    cpu/DataRoad/EX_MEM/q[61]_i_9_n_0
    SLICE_X60Y116        LUT6 (Prop_lut6_I1_O)        0.105    11.578 r  cpu/DataRoad/EX_MEM/q[59]_i_5/O
                         net (fo=2, routed)           0.269    11.847    cpu/DataRoad/ID_EX/q_reg[39]_1[8]
    SLICE_X61Y116        LUT6 (Prop_lut6_I2_O)        0.105    11.952 r  cpu/DataRoad/ID_EX/q[59]_i_2/O
                         net (fo=1, routed)           0.326    12.278    cpu/DataRoad/ID_EX/Shift_Lui_result[22]
    SLICE_X59Y115        LUT5 (Prop_lut5_I0_O)        0.105    12.383 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=3, routed)           0.355    12.738    cpu/DataRoad/ID_EX/alu_result[22]
    SLICE_X59Y115        LUT2 (Prop_lut2_I1_O)        0.108    12.846 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=162, routed)         0.767    13.613    cpu/DataRoad/ID_EX/read_base
    SLICE_X66Y115        LUT3 (Prop_lut3_I1_O)        0.267    13.880 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           1.411    15.291    cpu/DataRoad/ID_EX/en
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.372 r  cpu/DataRoad/ID_EX/en_BUFG_inst/O
                         net (fo=90, routed)          1.617    16.989    cpu/DataRoad/pc/en
    SLICE_X65Y102        LUT5 (Prop_lut5_I3_O)        0.105    17.094 r  cpu/DataRoad/pc/physical_pc[4]_INST_0_i_1/O
                         net (fo=2, routed)           0.364    17.458    cpu/DataRoad/pc/new_pc_branch[6]
    SLICE_X66Y102        LUT3 (Prop_lut3_I2_O)        0.105    17.563 r  cpu/DataRoad/pc/physical_pc[4]_INST_0/O
                         net (fo=1, routed)           0.816    18.380    cpu/DataRoad/EX_MEM/physical_pc[4]
    SLICE_X59Y102        LUT3 (Prop_lut3_I1_O)        0.126    18.506 r  cpu/DataRoad/EX_MEM/base_addr[4]_i_1/O
                         net (fo=1, routed)           0.000    18.506    cpu/DataRoad/base_control/D[4]
    SLICE_X59Y102        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.299    41.301    cpu/DataRoad/base_control/clk_out1
    SLICE_X59Y102        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[4]/C
                         clock pessimism              0.067    41.368    
                         clock uncertainty           -0.127    41.240    
    SLICE_X59Y102        FDCE (Setup_fdce_C_D)        0.069    41.309    cpu/DataRoad/base_control/base_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         41.309    
                         arrival time                         -18.506    
  -------------------------------------------------------------------
                         slack                                 22.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        0.643     0.645    u_ila_0/inst/ila_core_inst/out
    SLICE_X62Y86         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.164     0.809 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][24]/Q
                         net (fo=1, routed)           0.103     0.913    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[6]
    RAMB36_X3Y17         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        0.958     0.960    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/out
    RAMB36_X3Y17         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.258     0.702    
    RAMB36_X3Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.155     0.857    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        0.644     0.646    u_ila_0/inst/ila_core_inst/out
    SLICE_X62Y87         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.164     0.810 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][33]/Q
                         net (fo=1, routed)           0.103     0.914    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[14]
    RAMB36_X3Y17         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        0.958     0.960    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/out
    RAMB36_X3Y17         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.258     0.702    
    RAMB36_X3Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.155     0.857    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][88]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.654ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        0.652     0.654    u_ila_0/inst/ila_core_inst/out
    SLICE_X42Y94         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.164     0.818 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][88]/Q
                         net (fo=1, routed)           0.103     0.921    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[31]
    RAMB36_X2Y18         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        0.965     0.967    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/out
    RAMB36_X2Y18         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.258     0.709    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[31])
                                                      0.155     0.864    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        0.645     0.647    u_ila_0/inst/ila_core_inst/out
    SLICE_X62Y88         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.164     0.811 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][43]/Q
                         net (fo=1, routed)           0.103     0.915    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[23]
    RAMB36_X3Y17         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        0.958     0.960    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/out
    RAMB36_X3Y17         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.258     0.702    
    RAMB36_X3Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[23])
                                                      0.155     0.857    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][115]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.965ns
    Source Clock Delay      (SCD):    0.652ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        0.650     0.652    u_ila_0/inst/ila_core_inst/out
    SLICE_X42Y88         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.164     0.816 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][115]/Q
                         net (fo=1, routed)           0.103     0.920    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[23]
    RAMB36_X2Y17         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        0.963     0.965    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/out
    RAMB36_X2Y17         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.258     0.707    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[23])
                                                      0.155     0.862    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][122]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.965ns
    Source Clock Delay      (SCD):    0.653ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        0.651     0.653    u_ila_0/inst/ila_core_inst/out
    SLICE_X42Y90         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.164     0.817 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][122]/Q
                         net (fo=1, routed)           0.103     0.920    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[29]
    RAMB36_X2Y17         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        0.963     0.965    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/out
    RAMB36_X2Y17         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.258     0.707    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[29])
                                                      0.155     0.862    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][41]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.116%)  route 0.104ns (38.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        0.645     0.647    u_ila_0/inst/ila_core_inst/out
    SLICE_X62Y88         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.164     0.811 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][41]/Q
                         net (fo=1, routed)           0.104     0.916    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[21]
    RAMB36_X3Y17         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        0.958     0.960    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/out
    RAMB36_X3Y17         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.258     0.702    
    RAMB36_X3Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[21])
                                                      0.155     0.857    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][113]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.116%)  route 0.104ns (38.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.965ns
    Source Clock Delay      (SCD):    0.652ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        0.650     0.652    u_ila_0/inst/ila_core_inst/out
    SLICE_X42Y88         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.164     0.816 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][113]/Q
                         net (fo=1, routed)           0.104     0.921    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[21]
    RAMB36_X2Y17         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        0.963     0.965    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/out
    RAMB36_X2Y17         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.258     0.707    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[21])
                                                      0.155     0.862    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][178]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.116%)  route 0.104ns (38.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.955ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        0.643     0.645    u_ila_0/inst/ila_core_inst/out
    SLICE_X62Y84         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][178]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDRE (Prop_fdre_C_Q)         0.164     0.809 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][178]/Q
                         net (fo=1, routed)           0.104     0.914    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[15]
    RAMB36_X3Y16         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        0.953     0.955    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/out
    RAMB36_X3Y16         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.258     0.697    
    RAMB36_X3Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[15])
                                                      0.155     0.852    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.371%)  route 0.200ns (58.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.949ns
    Source Clock Delay      (SCD):    0.676ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        0.674     0.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X37Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDCE (Prop_fdce_C_Q)         0.141     0.817 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.200     1.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X36Y71         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        0.947     0.949    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X36Y71         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.259     0.689    
    SLICE_X36Y71         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     0.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.088    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_25/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         40.000      37.528     RAMB36_X2Y17     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         40.000      37.528     RAMB36_X2Y17     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         40.000      37.528     RAMB36_X3Y16     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         40.000      37.528     RAMB36_X3Y16     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         40.000      37.528     RAMB36_X2Y16     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         40.000      37.528     RAMB36_X2Y16     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         40.000      37.528     RAMB36_X3Y15     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         40.000      37.528     RAMB36_X3Y15     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         40.000      37.528     RAMB18_X4Y32     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         40.000      37.528     RAMB18_X4Y32     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y73     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y73     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y73     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y73     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y73     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y73     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y73     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y73     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y72     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y72     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y73     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y73     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y73     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y73     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y73     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y73     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y73     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y73     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y71     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X36Y71     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_25/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y3    clk_25/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_50M
  To Clock:  clk_50M

Setup :            0  Failing Endpoints,  Worst Slack       12.092ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.092ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        7.898ns  (logic 1.454ns (18.409%)  route 6.444ns (81.591%))
  Logic Levels:           6  (LUT3=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.433ns = ( 24.433 - 20.000 ) 
    Source Clock Delay      (SCD):    4.706ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.404     4.706    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X72Y101        FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y101        FDRE (Prop_fdre_C_Q)         0.433     5.139 r  cpu/DataRoad/mem/ext_control/dataout_reg[23]/Q
                         net (fo=1, routed)           0.540     5.679    cpu/DataRoad/mem/ext_control/dataout[23]
    SLICE_X72Y101        LUT5 (Prop_lut5_I2_O)        0.105     5.784 r  cpu/DataRoad/mem/ext_control/DataOut[23]_INST_0/O
                         net (fo=2, routed)           0.845     6.629    cpu/DataRoad/EX_MEM/DataOut[23]
    SLICE_X72Y107        LUT6 (Prop_lut6_I5_O)        0.105     6.734 r  cpu/DataRoad/EX_MEM/regs_i_65/O
                         net (fo=25, routed)          0.718     7.452    cpu/DataRoad/MEM_WR/p_0_in[7]
    SLICE_X70Y108        LUT5 (Prop_lut5_I2_O)        0.105     7.557 r  cpu/DataRoad/MEM_WR/regs_i_36/O
                         net (fo=1, routed)           0.605     8.161    cpu/DataRoad/MEM_WR/real_DataOut__124[28]
    SLICE_X66Y110        LUT3 (Prop_lut3_I0_O)        0.125     8.286 r  cpu/DataRoad/MEM_WR/regs_i_4/O
                         net (fo=37, routed)          1.645     9.931    cpu/DataRoad/EX_MEM/last_before_last_alu_result[28]
    SLICE_X61Y108        LUT3 (Prop_lut3_I0_O)        0.284    10.215 r  cpu/DataRoad/EX_MEM/mem_i_4/O
                         net (fo=2, routed)           2.092    12.307    cpu/DataRoad/mem/ext_control/DataIn[28]
    SLICE_X67Y107        LUT3 (Prop_lut3_I2_O)        0.297    12.604 r  cpu/DataRoad/mem/ext_control/ext_datain[28]_i_1/O
                         net (fo=1, routed)           0.000    12.604    cpu/DataRoad/mem/ext_control/real_DataIn[28]
    SLICE_X67Y107        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.294    24.433    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X67Y107        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[28]/C
                         clock pessimism              0.229    24.663    
                         clock uncertainty           -0.035    24.627    
    SLICE_X67Y107        FDRE (Setup_fdre_C_D)        0.069    24.696    cpu/DataRoad/mem/ext_control/ext_datain_reg[28]
  -------------------------------------------------------------------
                         required time                         24.696    
                         arrival time                         -12.604    
  -------------------------------------------------------------------
                         slack                                 12.092    

Slack (MET) :             12.471ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        7.520ns  (logic 1.420ns (18.883%)  route 6.100ns (81.117%))
  Logic Levels:           6  (LUT3=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.433ns = ( 24.433 - 20.000 ) 
    Source Clock Delay      (SCD):    4.706ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.404     4.706    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X72Y101        FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y101        FDRE (Prop_fdre_C_Q)         0.433     5.139 r  cpu/DataRoad/mem/ext_control/dataout_reg[23]/Q
                         net (fo=1, routed)           0.540     5.679    cpu/DataRoad/mem/ext_control/dataout[23]
    SLICE_X72Y101        LUT5 (Prop_lut5_I2_O)        0.105     5.784 r  cpu/DataRoad/mem/ext_control/DataOut[23]_INST_0/O
                         net (fo=2, routed)           0.845     6.629    cpu/DataRoad/EX_MEM/DataOut[23]
    SLICE_X72Y107        LUT6 (Prop_lut6_I5_O)        0.105     6.734 r  cpu/DataRoad/EX_MEM/regs_i_65/O
                         net (fo=25, routed)          0.661     7.395    cpu/DataRoad/MEM_WR/p_0_in[7]
    SLICE_X70Y109        LUT5 (Prop_lut5_I2_O)        0.105     7.500 r  cpu/DataRoad/MEM_WR/regs_i_57/O
                         net (fo=1, routed)           0.357     7.857    cpu/DataRoad/MEM_WR/real_DataOut__124[7]
    SLICE_X70Y109        LUT3 (Prop_lut3_I0_O)        0.105     7.962 r  cpu/DataRoad/MEM_WR/regs_i_25/O
                         net (fo=37, routed)          1.403     9.365    cpu/DataRoad/EX_MEM/last_before_last_alu_result[7]
    SLICE_X67Y109        LUT3 (Prop_lut3_I0_O)        0.278     9.643 r  cpu/DataRoad/EX_MEM/mem_i_25/O
                         net (fo=5, routed)           2.294    11.937    cpu/DataRoad/mem/ext_control/DataIn[7]
    SLICE_X67Y105        LUT3 (Prop_lut3_I0_O)        0.289    12.226 r  cpu/DataRoad/mem/ext_control/ext_datain[15]_i_1/O
                         net (fo=1, routed)           0.000    12.226    cpu/DataRoad/mem/ext_control/real_DataIn[15]
    SLICE_X67Y105        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.294    24.433    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X67Y105        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[15]/C
                         clock pessimism              0.229    24.663    
                         clock uncertainty           -0.035    24.627    
    SLICE_X67Y105        FDRE (Setup_fdre_C_D)        0.069    24.696    cpu/DataRoad/mem/ext_control/ext_datain_reg[15]
  -------------------------------------------------------------------
                         required time                         24.696    
                         arrival time                         -12.226    
  -------------------------------------------------------------------
                         slack                                 12.471    

Slack (MET) :             12.533ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        7.457ns  (logic 1.460ns (19.580%)  route 5.997ns (80.420%))
  Logic Levels:           6  (LUT3=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.432ns = ( 24.432 - 20.000 ) 
    Source Clock Delay      (SCD):    4.706ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.404     4.706    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X72Y101        FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y101        FDRE (Prop_fdre_C_Q)         0.433     5.139 r  cpu/DataRoad/mem/ext_control/dataout_reg[23]/Q
                         net (fo=1, routed)           0.540     5.679    cpu/DataRoad/mem/ext_control/dataout[23]
    SLICE_X72Y101        LUT5 (Prop_lut5_I2_O)        0.105     5.784 r  cpu/DataRoad/mem/ext_control/DataOut[23]_INST_0/O
                         net (fo=2, routed)           0.845     6.629    cpu/DataRoad/EX_MEM/DataOut[23]
    SLICE_X72Y107        LUT6 (Prop_lut6_I5_O)        0.105     6.734 r  cpu/DataRoad/EX_MEM/regs_i_65/O
                         net (fo=25, routed)          0.758     7.492    cpu/DataRoad/MEM_WR/p_0_in[7]
    SLICE_X67Y112        LUT5 (Prop_lut5_I2_O)        0.105     7.597 r  cpu/DataRoad/MEM_WR/regs_i_40/O
                         net (fo=1, routed)           0.607     8.204    cpu/DataRoad/MEM_WR/real_DataOut__124[24]
    SLICE_X63Y112        LUT3 (Prop_lut3_I0_O)        0.128     8.332 r  cpu/DataRoad/MEM_WR/regs_i_8/O
                         net (fo=37, routed)          1.293     9.625    cpu/DataRoad/EX_MEM/last_before_last_alu_result[24]
    SLICE_X59Y111        LUT3 (Prop_lut3_I0_O)        0.289     9.914 r  cpu/DataRoad/EX_MEM/mem_i_8/O
                         net (fo=2, routed)           1.953    11.867    cpu/DataRoad/mem/ext_control/DataIn[24]
    SLICE_X67Y108        LUT3 (Prop_lut3_I2_O)        0.295    12.162 r  cpu/DataRoad/mem/ext_control/ext_datain[24]_i_1/O
                         net (fo=1, routed)           0.000    12.162    cpu/DataRoad/mem/ext_control/real_DataIn[24]
    SLICE_X67Y108        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.293    24.432    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X67Y108        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[24]/C
                         clock pessimism              0.229    24.662    
                         clock uncertainty           -0.035    24.626    
    SLICE_X67Y108        FDRE (Setup_fdre_C_D)        0.069    24.695    cpu/DataRoad/mem/ext_control/ext_datain_reg[24]
  -------------------------------------------------------------------
                         required time                         24.695    
                         arrival time                         -12.162    
  -------------------------------------------------------------------
                         slack                                 12.533    

Slack (MET) :             12.539ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        7.415ns  (logic 1.411ns (19.029%)  route 6.004ns (80.971%))
  Logic Levels:           6  (LUT3=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.433ns = ( 24.433 - 20.000 ) 
    Source Clock Delay      (SCD):    4.706ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.404     4.706    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X72Y101        FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y101        FDRE (Prop_fdre_C_Q)         0.433     5.139 r  cpu/DataRoad/mem/ext_control/dataout_reg[23]/Q
                         net (fo=1, routed)           0.540     5.679    cpu/DataRoad/mem/ext_control/dataout[23]
    SLICE_X72Y101        LUT5 (Prop_lut5_I2_O)        0.105     5.784 r  cpu/DataRoad/mem/ext_control/DataOut[23]_INST_0/O
                         net (fo=2, routed)           0.845     6.629    cpu/DataRoad/EX_MEM/DataOut[23]
    SLICE_X72Y107        LUT6 (Prop_lut6_I5_O)        0.105     6.734 r  cpu/DataRoad/EX_MEM/regs_i_65/O
                         net (fo=25, routed)          0.656     7.390    cpu/DataRoad/MEM_WR/p_0_in[7]
    SLICE_X70Y110        LUT5 (Prop_lut5_I2_O)        0.105     7.495 r  cpu/DataRoad/MEM_WR/regs_i_50/O
                         net (fo=1, routed)           0.750     8.245    cpu/DataRoad/MEM_WR/real_DataOut__124[14]
    SLICE_X63Y112        LUT3 (Prop_lut3_I0_O)        0.126     8.371 r  cpu/DataRoad/MEM_WR/regs_i_18/O
                         net (fo=37, routed)          1.228     9.599    cpu/DataRoad/EX_MEM/last_before_last_alu_result[14]
    SLICE_X67Y109        LUT3 (Prop_lut3_I0_O)        0.270     9.869 r  cpu/DataRoad/EX_MEM/mem_i_18/O
                         net (fo=2, routed)           1.985    11.854    cpu/DataRoad/mem/ext_control/DataIn[14]
    SLICE_X67Y105        LUT3 (Prop_lut3_I2_O)        0.267    12.121 r  cpu/DataRoad/mem/ext_control/ext_datain[14]_i_1/O
                         net (fo=1, routed)           0.000    12.121    cpu/DataRoad/mem/ext_control/real_DataIn[14]
    SLICE_X67Y105        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.294    24.433    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X67Y105        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[14]/C
                         clock pessimism              0.229    24.663    
                         clock uncertainty           -0.035    24.627    
    SLICE_X67Y105        FDRE (Setup_fdre_C_D)        0.032    24.659    cpu/DataRoad/mem/ext_control/ext_datain_reg[14]
  -------------------------------------------------------------------
                         required time                         24.659    
                         arrival time                         -12.121    
  -------------------------------------------------------------------
                         slack                                 12.539    

Slack (MET) :             12.556ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        7.193ns  (logic 1.551ns (21.563%)  route 5.642ns (78.437%))
  Logic Levels:           7  (LUT3=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.432ns = ( 24.432 - 20.000 ) 
    Source Clock Delay      (SCD):    4.850ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.548     4.850    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X72Y99         FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y99         FDRE (Prop_fdre_C_Q)         0.433     5.283 r  cpu/DataRoad/mem/ext_control/dataout_reg[0]/Q
                         net (fo=1, routed)           0.415     5.698    cpu/DataRoad/mem/ext_control/dataout[0]
    SLICE_X72Y99         LUT3 (Prop_lut3_I0_O)        0.105     5.803 r  cpu/DataRoad/mem/ext_control/DataOut[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.794     6.597    cpu/DataRoad/mem/ext_control/DataOut[0]_INST_0_i_1_n_0
    SLICE_X69Y107        LUT5 (Prop_lut5_I0_O)        0.124     6.721 r  cpu/DataRoad/mem/ext_control/DataOut[0]_INST_0/O
                         net (fo=2, routed)           0.681     7.402    cpu/DataRoad/EX_MEM/DataOut[0]
    SLICE_X70Y109        LUT6 (Prop_lut6_I1_O)        0.267     7.669 r  cpu/DataRoad/EX_MEM/regs_i_72/O
                         net (fo=1, routed)           0.332     8.001    cpu/DataRoad/MEM_WR/p_0_in[0]
    SLICE_X70Y109        LUT5 (Prop_lut5_I2_O)        0.105     8.106 r  cpu/DataRoad/MEM_WR/regs_i_64/O
                         net (fo=1, routed)           0.646     8.752    cpu/DataRoad/MEM_WR/real_DataOut__124[0]
    SLICE_X71Y109        LUT3 (Prop_lut3_I0_O)        0.105     8.857 r  cpu/DataRoad/MEM_WR/regs_i_32/O
                         net (fo=37, routed)          0.894     9.751    cpu/DataRoad/EX_MEM/last_before_last_alu_result[0]
    SLICE_X67Y108        LUT3 (Prop_lut3_I0_O)        0.126     9.877 r  cpu/DataRoad/EX_MEM/mem_i_32/O
                         net (fo=5, routed)           1.880    11.757    cpu/DataRoad/mem/ext_control/DataIn[0]
    SLICE_X67Y108        LUT3 (Prop_lut3_I0_O)        0.286    12.043 r  cpu/DataRoad/mem/ext_control/ext_datain[8]_i_1/O
                         net (fo=1, routed)           0.000    12.043    cpu/DataRoad/mem/ext_control/real_DataIn[8]
    SLICE_X67Y108        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.293    24.432    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X67Y108        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[8]/C
                         clock pessimism              0.169    24.602    
                         clock uncertainty           -0.035    24.566    
    SLICE_X67Y108        FDRE (Setup_fdre_C_D)        0.032    24.598    cpu/DataRoad/mem/ext_control/ext_datain_reg[8]
  -------------------------------------------------------------------
                         required time                         24.598    
                         arrival time                         -12.043    
  -------------------------------------------------------------------
                         slack                                 12.556    

Slack (MET) :             12.576ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        7.415ns  (logic 1.235ns (16.657%)  route 6.180ns (83.343%))
  Logic Levels:           6  (LUT3=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.433ns = ( 24.433 - 20.000 ) 
    Source Clock Delay      (SCD):    4.706ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.404     4.706    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X72Y101        FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y101        FDRE (Prop_fdre_C_Q)         0.433     5.139 r  cpu/DataRoad/mem/ext_control/dataout_reg[23]/Q
                         net (fo=1, routed)           0.540     5.679    cpu/DataRoad/mem/ext_control/dataout[23]
    SLICE_X72Y101        LUT5 (Prop_lut5_I2_O)        0.105     5.784 r  cpu/DataRoad/mem/ext_control/DataOut[23]_INST_0/O
                         net (fo=2, routed)           0.845     6.629    cpu/DataRoad/EX_MEM/DataOut[23]
    SLICE_X72Y107        LUT6 (Prop_lut6_I5_O)        0.105     6.734 r  cpu/DataRoad/EX_MEM/regs_i_65/O
                         net (fo=25, routed)          0.660     7.394    cpu/DataRoad/MEM_WR/p_0_in[7]
    SLICE_X71Y108        LUT5 (Prop_lut5_I2_O)        0.105     7.499 r  cpu/DataRoad/MEM_WR/regs_i_35/O
                         net (fo=1, routed)           0.487     7.986    cpu/DataRoad/MEM_WR/real_DataOut__124[29]
    SLICE_X64Y108        LUT3 (Prop_lut3_I0_O)        0.105     8.091 r  cpu/DataRoad/MEM_WR/regs_i_3/O
                         net (fo=37, routed)          1.428     9.519    cpu/DataRoad/EX_MEM/last_before_last_alu_result[29]
    SLICE_X61Y108        LUT3 (Prop_lut3_I0_O)        0.264     9.783 r  cpu/DataRoad/EX_MEM/mem_i_3/O
                         net (fo=2, routed)           2.219    12.002    cpu/DataRoad/mem/ext_control/DataIn[29]
    SLICE_X67Y105        LUT3 (Prop_lut3_I2_O)        0.118    12.120 r  cpu/DataRoad/mem/ext_control/ext_datain[29]_i_1/O
                         net (fo=1, routed)           0.000    12.120    cpu/DataRoad/mem/ext_control/real_DataIn[29]
    SLICE_X67Y105        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.294    24.433    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X67Y105        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[29]/C
                         clock pessimism              0.229    24.663    
                         clock uncertainty           -0.035    24.627    
    SLICE_X67Y105        FDRE (Setup_fdre_C_D)        0.069    24.696    cpu/DataRoad/mem/ext_control/ext_datain_reg[29]
  -------------------------------------------------------------------
                         required time                         24.696    
                         arrival time                         -12.120    
  -------------------------------------------------------------------
                         slack                                 12.576    

Slack (MET) :             12.656ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        7.341ns  (logic 1.257ns (17.122%)  route 6.084ns (82.878%))
  Logic Levels:           6  (LUT3=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.440ns = ( 24.440 - 20.000 ) 
    Source Clock Delay      (SCD):    4.706ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.404     4.706    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X72Y101        FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y101        FDRE (Prop_fdre_C_Q)         0.433     5.139 r  cpu/DataRoad/mem/ext_control/dataout_reg[23]/Q
                         net (fo=1, routed)           0.540     5.679    cpu/DataRoad/mem/ext_control/dataout[23]
    SLICE_X72Y101        LUT5 (Prop_lut5_I2_O)        0.105     5.784 r  cpu/DataRoad/mem/ext_control/DataOut[23]_INST_0/O
                         net (fo=2, routed)           0.845     6.629    cpu/DataRoad/EX_MEM/DataOut[23]
    SLICE_X72Y107        LUT6 (Prop_lut6_I5_O)        0.105     6.734 r  cpu/DataRoad/EX_MEM/regs_i_65/O
                         net (fo=25, routed)          0.780     7.514    cpu/DataRoad/MEM_WR/p_0_in[7]
    SLICE_X69Y111        LUT5 (Prop_lut5_I2_O)        0.105     7.619 r  cpu/DataRoad/MEM_WR/regs_i_39/O
                         net (fo=1, routed)           0.591     8.210    cpu/DataRoad/MEM_WR/real_DataOut__124[25]
    SLICE_X63Y112        LUT3 (Prop_lut3_I0_O)        0.108     8.318 r  cpu/DataRoad/MEM_WR/regs_i_7/O
                         net (fo=37, routed)          1.399     9.717    cpu/DataRoad/EX_MEM/last_before_last_alu_result[25]
    SLICE_X59Y111        LUT3 (Prop_lut3_I0_O)        0.275     9.992 r  cpu/DataRoad/EX_MEM/mem_i_7/O
                         net (fo=2, routed)           1.929    11.921    cpu/DataRoad/mem/ext_control/DataIn[25]
    SLICE_X59Y103        LUT3 (Prop_lut3_I2_O)        0.126    12.047 r  cpu/DataRoad/mem/ext_control/ext_datain[25]_i_1/O
                         net (fo=1, routed)           0.000    12.047    cpu/DataRoad/mem/ext_control/real_DataIn[25]
    SLICE_X59Y103        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.301    24.440    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X59Y103        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[25]/C
                         clock pessimism              0.229    24.670    
                         clock uncertainty           -0.035    24.634    
    SLICE_X59Y103        FDRE (Setup_fdre_C_D)        0.069    24.703    cpu/DataRoad/mem/ext_control/ext_datain_reg[25]
  -------------------------------------------------------------------
                         required time                         24.703    
                         arrival time                         -12.047    
  -------------------------------------------------------------------
                         slack                                 12.656    

Slack (MET) :             12.701ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        7.297ns  (logic 1.265ns (17.337%)  route 6.032ns (82.663%))
  Logic Levels:           6  (LUT3=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.440ns = ( 24.440 - 20.000 ) 
    Source Clock Delay      (SCD):    4.706ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.404     4.706    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X72Y101        FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y101        FDRE (Prop_fdre_C_Q)         0.433     5.139 r  cpu/DataRoad/mem/ext_control/dataout_reg[23]/Q
                         net (fo=1, routed)           0.540     5.679    cpu/DataRoad/mem/ext_control/dataout[23]
    SLICE_X72Y101        LUT5 (Prop_lut5_I2_O)        0.105     5.784 r  cpu/DataRoad/mem/ext_control/DataOut[23]_INST_0/O
                         net (fo=2, routed)           0.845     6.629    cpu/DataRoad/EX_MEM/DataOut[23]
    SLICE_X72Y107        LUT6 (Prop_lut6_I5_O)        0.105     6.734 r  cpu/DataRoad/EX_MEM/regs_i_65/O
                         net (fo=25, routed)          0.587     7.321    cpu/DataRoad/MEM_WR/p_0_in[7]
    SLICE_X71Y107        LUT5 (Prop_lut5_I2_O)        0.105     7.426 r  cpu/DataRoad/MEM_WR/regs_i_34/O
                         net (fo=1, routed)           0.666     8.092    cpu/DataRoad/MEM_WR/real_DataOut__124[30]
    SLICE_X70Y109        LUT3 (Prop_lut3_I0_O)        0.105     8.197 r  cpu/DataRoad/MEM_WR/regs_i_2/O
                         net (fo=37, routed)          1.360     9.557    cpu/DataRoad/EX_MEM/last_before_last_alu_result[30]
    SLICE_X61Y108        LUT3 (Prop_lut3_I0_O)        0.124     9.681 r  cpu/DataRoad/EX_MEM/mem_i_2/O
                         net (fo=2, routed)           2.033    11.714    cpu/DataRoad/mem/ext_control/DataIn[30]
    SLICE_X59Y103        LUT3 (Prop_lut3_I2_O)        0.288    12.002 r  cpu/DataRoad/mem/ext_control/ext_datain[30]_i_1/O
                         net (fo=1, routed)           0.000    12.002    cpu/DataRoad/mem/ext_control/real_DataIn[30]
    SLICE_X59Y103        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.301    24.440    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X59Y103        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[30]/C
                         clock pessimism              0.229    24.670    
                         clock uncertainty           -0.035    24.634    
    SLICE_X59Y103        FDRE (Setup_fdre_C_D)        0.069    24.703    cpu/DataRoad/mem/ext_control/ext_datain_reg[30]
  -------------------------------------------------------------------
                         required time                         24.703    
                         arrival time                         -12.002    
  -------------------------------------------------------------------
                         slack                                 12.701    

Slack (MET) :             12.703ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        7.051ns  (logic 1.347ns (19.103%)  route 5.704ns (80.897%))
  Logic Levels:           7  (LUT3=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.440ns = ( 24.440 - 20.000 ) 
    Source Clock Delay      (SCD):    4.850ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.548     4.850    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X72Y99         FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y99         FDRE (Prop_fdre_C_Q)         0.433     5.283 r  cpu/DataRoad/mem/ext_control/dataout_reg[1]/Q
                         net (fo=1, routed)           0.613     5.896    cpu/DataRoad/mem/ext_control/dataout[1]
    SLICE_X72Y99         LUT3 (Prop_lut3_I0_O)        0.125     6.021 r  cpu/DataRoad/mem/ext_control/DataOut[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.546     6.567    cpu/DataRoad/mem/ext_control/DataOut[1]_INST_0_i_1_n_0
    SLICE_X74Y107        LUT5 (Prop_lut5_I4_O)        0.264     6.831 r  cpu/DataRoad/mem/ext_control/DataOut[1]_INST_0/O
                         net (fo=2, routed)           0.490     7.321    cpu/DataRoad/EX_MEM/DataOut[1]
    SLICE_X74Y106        LUT6 (Prop_lut6_I1_O)        0.105     7.426 r  cpu/DataRoad/EX_MEM/regs_i_71/O
                         net (fo=1, routed)           0.232     7.657    cpu/DataRoad/MEM_WR/p_0_in[1]
    SLICE_X74Y107        LUT5 (Prop_lut5_I2_O)        0.105     7.762 r  cpu/DataRoad/MEM_WR/regs_i_63/O
                         net (fo=1, routed)           0.465     8.228    cpu/DataRoad/MEM_WR/real_DataOut__124[1]
    SLICE_X73Y108        LUT3 (Prop_lut3_I0_O)        0.105     8.333 r  cpu/DataRoad/MEM_WR/regs_i_31/O
                         net (fo=37, routed)          1.018     9.351    cpu/DataRoad/EX_MEM/last_before_last_alu_result[1]
    SLICE_X67Y108        LUT3 (Prop_lut3_I0_O)        0.105     9.456 r  cpu/DataRoad/EX_MEM/mem_i_31/O
                         net (fo=5, routed)           2.340    11.796    cpu/DataRoad/mem/ext_control/DataIn[1]
    SLICE_X59Y103        LUT3 (Prop_lut3_I0_O)        0.105    11.901 r  cpu/DataRoad/mem/ext_control/ext_datain[17]_i_1/O
                         net (fo=1, routed)           0.000    11.901    cpu/DataRoad/mem/ext_control/real_DataIn[17]
    SLICE_X59Y103        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.301    24.440    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X59Y103        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[17]/C
                         clock pessimism              0.169    24.610    
                         clock uncertainty           -0.035    24.574    
    SLICE_X59Y103        FDRE (Setup_fdre_C_D)        0.030    24.604    cpu/DataRoad/mem/ext_control/ext_datain_reg[17]
  -------------------------------------------------------------------
                         required time                         24.604    
                         arrival time                         -11.901    
  -------------------------------------------------------------------
                         slack                                 12.703    

Slack (MET) :             12.710ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        7.243ns  (logic 1.246ns (17.203%)  route 5.997ns (82.797%))
  Logic Levels:           6  (LUT3=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.432ns = ( 24.432 - 20.000 ) 
    Source Clock Delay      (SCD):    4.706ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.404     4.706    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X72Y101        FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y101        FDRE (Prop_fdre_C_Q)         0.433     5.139 r  cpu/DataRoad/mem/ext_control/dataout_reg[23]/Q
                         net (fo=1, routed)           0.540     5.679    cpu/DataRoad/mem/ext_control/dataout[23]
    SLICE_X72Y101        LUT5 (Prop_lut5_I2_O)        0.105     5.784 r  cpu/DataRoad/mem/ext_control/DataOut[23]_INST_0/O
                         net (fo=2, routed)           0.845     6.629    cpu/DataRoad/EX_MEM/DataOut[23]
    SLICE_X72Y107        LUT6 (Prop_lut6_I5_O)        0.105     6.734 r  cpu/DataRoad/EX_MEM/regs_i_65/O
                         net (fo=25, routed)          0.808     7.542    cpu/DataRoad/MEM_WR/p_0_in[7]
    SLICE_X69Y112        LUT5 (Prop_lut5_I2_O)        0.105     7.647 r  cpu/DataRoad/MEM_WR/regs_i_48/O
                         net (fo=1, routed)           0.603     8.250    cpu/DataRoad/MEM_WR/real_DataOut__124[16]
    SLICE_X63Y112        LUT3 (Prop_lut3_I0_O)        0.105     8.355 r  cpu/DataRoad/MEM_WR/regs_i_16/O
                         net (fo=37, routed)          1.266     9.621    cpu/DataRoad/EX_MEM/last_before_last_alu_result[16]
    SLICE_X59Y111        LUT3 (Prop_lut3_I0_O)        0.126     9.747 r  cpu/DataRoad/EX_MEM/mem_i_16/O
                         net (fo=2, routed)           1.935    11.682    cpu/DataRoad/mem/ext_control/DataIn[16]
    SLICE_X67Y108        LUT3 (Prop_lut3_I2_O)        0.267    11.949 r  cpu/DataRoad/mem/ext_control/ext_datain[16]_i_1/O
                         net (fo=1, routed)           0.000    11.949    cpu/DataRoad/mem/ext_control/real_DataIn[16]
    SLICE_X67Y108        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.293    24.432    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X67Y108        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[16]/C
                         clock pessimism              0.229    24.662    
                         clock uncertainty           -0.035    24.626    
    SLICE_X67Y108        FDRE (Setup_fdre_C_D)        0.032    24.658    cpu/DataRoad/mem/ext_control/ext_datain_reg[16]
  -------------------------------------------------------------------
                         required time                         24.658    
                         arrival time                         -11.949    
  -------------------------------------------------------------------
                         slack                                 12.710    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.317%)  route 0.139ns (42.683%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.584     1.531    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X53Y113        FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y113        FDRE (Prop_fdre_C_Q)         0.141     1.672 f  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/Q
                         net (fo=10, routed)          0.139     1.810    cpu/DataRoad/mem/ext_control/state[0]
    SLICE_X52Y113        LUT4 (Prop_lut4_I1_O)        0.045     1.855 r  cpu/DataRoad/mem/ext_control/__5/i_/O
                         net (fo=1, routed)           0.000     1.855    cpu/DataRoad/mem/ext_control/__5/i__n_0
    SLICE_X52Y113        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.853     2.050    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X52Y113        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_oe_reg/C
                         clock pessimism             -0.506     1.544    
    SLICE_X52Y113        FDRE (Hold_fdre_C_D)         0.120     1.664    cpu/DataRoad/mem/ext_control/ext_oe_reg
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.183ns (46.862%)  route 0.208ns (53.138%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.584     1.531    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X53Y113        FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y113        FDRE (Prop_fdre_C_Q)         0.141     1.672 r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/Q
                         net (fo=10, routed)          0.208     1.879    cpu/DataRoad/mem/ext_control/state[0]
    SLICE_X53Y113        LUT4 (Prop_lut4_I1_O)        0.042     1.921 r  cpu/DataRoad/mem/ext_control/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.921    cpu/DataRoad/mem/ext_control/FSM_sequential_state[1]_i_1_n_0
    SLICE_X53Y113        FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.853     2.050    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X53Y113        FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.519     1.531    
    SLICE_X53Y113        FDRE (Hold_fdre_C_D)         0.107     1.638    cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/data_z_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.184ns (46.759%)  route 0.210ns (53.241%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.584     1.531    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X53Y113        FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y113        FDRE (Prop_fdre_C_Q)         0.141     1.672 r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/Q
                         net (fo=10, routed)          0.210     1.881    cpu/DataRoad/mem/ext_control/state[0]
    SLICE_X53Y113        LUT5 (Prop_lut5_I2_O)        0.043     1.924 r  cpu/DataRoad/mem/ext_control/data_z_i_1/O
                         net (fo=1, routed)           0.000     1.924    cpu/DataRoad/mem/ext_control/data_z_i_1_n_0
    SLICE_X53Y113        FDRE                                         r  cpu/DataRoad/mem/ext_control/data_z_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.853     2.050    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X53Y113        FDRE                                         r  cpu/DataRoad/mem/ext_control/data_z_reg/C
                         clock pessimism             -0.519     1.531    
    SLICE_X53Y113        FDRE (Hold_fdre_C_D)         0.107     1.638    cpu/DataRoad/mem/ext_control/data_z_reg
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.267%)  route 0.208ns (52.733%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.584     1.531    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X53Y113        FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y113        FDRE (Prop_fdre_C_Q)         0.141     1.672 r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/Q
                         net (fo=10, routed)          0.208     1.879    cpu/DataRoad/mem/ext_control/state[0]
    SLICE_X53Y113        LUT3 (Prop_lut3_I1_O)        0.045     1.924 r  cpu/DataRoad/mem/ext_control/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.924    cpu/DataRoad/mem/ext_control/FSM_sequential_state[0]_i_1_n_0
    SLICE_X53Y113        FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.853     2.050    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X53Y113        FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.519     1.531    
    SLICE_X53Y113        FDRE (Hold_fdre_C_D)         0.091     1.622    cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (47.028%)  route 0.210ns (52.972%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.584     1.531    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X53Y113        FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y113        FDRE (Prop_fdre_C_Q)         0.141     1.672 r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/Q
                         net (fo=10, routed)          0.210     1.881    cpu/DataRoad/mem/ext_control/state[0]
    SLICE_X53Y113        LUT4 (Prop_lut4_I1_O)        0.045     1.926 r  cpu/DataRoad/mem/ext_control/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.926    cpu/DataRoad/mem/ext_control/FSM_sequential_state[2]_i_1_n_0
    SLICE_X53Y113        FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.853     2.050    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X53Y113        FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.519     1.531    
    SLICE_X53Y113        FDRE (Hold_fdre_C_D)         0.092     1.623    cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_we_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.128ns (30.667%)  route 0.289ns (69.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.584     1.531    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X53Y113        FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y113        FDRE (Prop_fdre_C_Q)         0.128     1.659 r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[1]/Q
                         net (fo=11, routed)          0.289     1.948    cpu/DataRoad/mem/ext_control/state[1]
    SLICE_X51Y113        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_we_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.853     2.050    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X51Y113        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_we_reg/C
                         clock pessimism             -0.504     1.546    
    SLICE_X51Y113        FDRE (Hold_fdre_C_D)         0.016     1.562    cpu/DataRoad/mem/ext_control/ext_we_reg
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_we_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.194%)  route 0.277ns (59.806%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.584     1.531    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X53Y113        FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y113        FDRE (Prop_fdre_C_Q)         0.141     1.672 f  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[2]/Q
                         net (fo=10, routed)          0.106     1.777    cpu/DataRoad/mem/ext_control/state[2]
    SLICE_X52Y113        LUT3 (Prop_lut3_I2_O)        0.045     1.822 r  cpu/DataRoad/mem/ext_control/ext_we_i_1/O
                         net (fo=1, routed)           0.171     1.993    cpu/DataRoad/mem/ext_control/ext_we_i_1_n_0
    SLICE_X51Y113        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_we_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.853     2.050    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X51Y113        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_we_reg/C
                         clock pessimism             -0.504     1.546    
    SLICE_X51Y113        FDRE (Hold_fdre_C_CE)       -0.039     1.507    cpu/DataRoad/mem/ext_control/ext_we_reg
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             1.231ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_oe_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.228ns  (logic 0.186ns (15.149%)  route 1.042ns (84.851%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.584     1.531    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X53Y113        FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y113        FDRE (Prop_fdre_C_Q)         0.141     1.672 r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/Q
                         net (fo=10, routed)          0.143     1.814    cpu/DataRoad/mem/ext_control/state[0]
    SLICE_X52Y113        LUT4 (Prop_lut4_I2_O)        0.045     1.859 r  cpu/DataRoad/mem/ext_control/__4/i_/O
                         net (fo=1, routed)           0.899     2.758    cpu/DataRoad/mem/ext_control/__4/i__n_0
    SLICE_X52Y113        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_oe_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.853     2.050    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X52Y113        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_oe_reg/C
                         clock pessimism             -0.506     1.544    
    SLICE_X52Y113        FDRE (Hold_fdre_C_CE)       -0.016     1.528    cpu/DataRoad/mem/ext_control/ext_oe_reg
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  1.231    

Slack (MET) :             1.303ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.345ns (23.959%)  route 1.095ns (76.041%))
  Logic Levels:           4  (LUT3=2 LUT5=2)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.580     1.527    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X72Y100        FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.164     1.691 r  cpu/DataRoad/mem/ext_control/dataout_reg[4]/Q
                         net (fo=1, routed)           0.112     1.803    cpu/DataRoad/mem/ext_control/dataout[4]
    SLICE_X72Y100        LUT5 (Prop_lut5_I2_O)        0.045     1.848 r  cpu/DataRoad/mem/ext_control/DataOut[4]_INST_0/O
                         net (fo=2, routed)           0.288     2.135    cpu/DataRoad/MEM_WR/DataOut[4]
    SLICE_X72Y107        LUT5 (Prop_lut5_I4_O)        0.045     2.180 r  cpu/DataRoad/MEM_WR/regs_i_60/O
                         net (fo=1, routed)           0.192     2.373    cpu/DataRoad/MEM_WR/real_DataOut__124[4]
    SLICE_X68Y107        LUT3 (Prop_lut3_I0_O)        0.045     2.418 r  cpu/DataRoad/MEM_WR/regs_i_28/O
                         net (fo=37, routed)          0.503     2.921    cpu/DataRoad/EX_MEM/last_before_last_alu_result[4]
    SLICE_X67Y107        LUT3 (Prop_lut3_I0_O)        0.046     2.967 r  cpu/DataRoad/EX_MEM/mem_i_28/O
                         net (fo=5, routed)           0.000     2.967    cpu/DataRoad/mem/ext_control/DataIn[4]
    SLICE_X67Y107        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.850     2.047    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X67Y107        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[4]/C
                         clock pessimism             -0.484     1.563    
    SLICE_X67Y107        FDRE (Hold_fdre_C_D)         0.101     1.664    cpu/DataRoad/mem/ext_control/ext_datain_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           2.967    
  -------------------------------------------------------------------
                         slack                                  1.303    

Slack (MET) :             1.321ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.247ns  (logic 0.189ns (15.159%)  route 1.058ns (84.841%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.584     1.531    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X53Y113        FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y113        FDRE (Prop_fdre_C_Q)         0.141     1.672 f  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/Q
                         net (fo=10, routed)          0.143     1.814    cpu/DataRoad/mem/ext_control/state[0]
    SLICE_X52Y113        LUT4 (Prop_lut4_I0_O)        0.048     1.862 r  cpu/DataRoad/mem/ext_control/ext_datain[31]_i_1/O
                         net (fo=32, routed)          0.915     2.777    cpu/DataRoad/mem/ext_control/ext_datain
    SLICE_X59Y103        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.856     2.053    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X59Y103        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[17]/C
                         clock pessimism             -0.484     1.569    
    SLICE_X59Y103        FDRE (Hold_fdre_C_CE)       -0.112     1.457    cpu/DataRoad/mem/ext_control/ext_datain_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           2.777    
  -------------------------------------------------------------------
                         slack                                  1.321    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50M }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  clk_50M_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X53Y113   cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X53Y113   cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X53Y113   cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X53Y113   cpu/DataRoad/mem/ext_control/data_z_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X72Y99    cpu/DataRoad/mem/ext_control/dataout_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X71Y98    cpu/DataRoad/mem/ext_control/dataout_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X71Y98    cpu/DataRoad/mem/ext_control/dataout_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X72Y103   cpu/DataRoad/mem/ext_control/dataout_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X72Y99    cpu/DataRoad/mem/ext_control/dataout_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X53Y113   cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X53Y113   cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X53Y113   cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X53Y113   cpu/DataRoad/mem/ext_control/data_z_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X70Y108   cpu/DataRoad/mem/ext_control/dataout_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X70Y108   cpu/DataRoad/mem/ext_control/dataout_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X46Y103   cpu/DataRoad/mem/ext_control/ext_addr_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X53Y101   cpu/DataRoad/mem/ext_control/ext_addr_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X53Y101   cpu/DataRoad/mem/ext_control/ext_addr_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X46Y103   cpu/DataRoad/mem/ext_control/ext_addr_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X53Y113   cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X53Y113   cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X53Y113   cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X53Y113   cpu/DataRoad/mem/ext_control/data_z_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X72Y99    cpu/DataRoad/mem/ext_control/dataout_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X71Y98    cpu/DataRoad/mem/ext_control/dataout_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X71Y98    cpu/DataRoad/mem/ext_control/dataout_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X72Y103   cpu/DataRoad/mem/ext_control/dataout_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X72Y99    cpu/DataRoad/mem/ext_control/dataout_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X72Y98    cpu/DataRoad/mem/ext_control/dataout_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.889ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.083ns  (logic 1.582ns (26.005%)  route 4.501ns (73.995%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.846ns = ( 36.846 - 33.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.625     4.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X26Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y69         FDRE (Prop_fdre_C_Q)         0.348     4.649 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.503     6.153    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X20Y71         LUT4 (Prop_lut4_I3_O)        0.253     6.406 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_6/O
                         net (fo=2, routed)           0.926     7.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[26]
    SLICE_X22Y71         LUT6 (Prop_lut6_I3_O)        0.283     7.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     7.614    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X22Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     7.930 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.135     9.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X25Y69         LUT5 (Prop_lut5_I1_O)        0.115     9.180 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.937    10.118    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X26Y66         LUT3 (Prop_lut3_I1_O)        0.267    10.385 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.385    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X26Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.515    36.846    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X26Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.433    37.279    
                         clock uncertainty           -0.035    37.244    
    SLICE_X26Y66         FDRE (Setup_fdre_C_D)        0.030    37.274    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.274    
                         arrival time                         -10.385    
  -------------------------------------------------------------------
                         slack                                 26.889    

Slack (MET) :             27.074ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.897ns  (logic 1.582ns (26.826%)  route 4.315ns (73.174%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.845ns = ( 36.845 - 33.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.625     4.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X26Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y69         FDRE (Prop_fdre_C_Q)         0.348     4.649 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.503     6.153    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X20Y71         LUT4 (Prop_lut4_I3_O)        0.253     6.406 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_6/O
                         net (fo=2, routed)           0.926     7.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[26]
    SLICE_X22Y71         LUT6 (Prop_lut6_I3_O)        0.283     7.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     7.614    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X22Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     7.930 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.135     9.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X25Y69         LUT5 (Prop_lut5_I1_O)        0.115     9.180 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.751     9.931    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X27Y67         LUT3 (Prop_lut3_I1_O)        0.267    10.198 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.198    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X27Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.514    36.845    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.433    37.278    
                         clock uncertainty           -0.035    37.243    
    SLICE_X27Y67         FDRE (Setup_fdre_C_D)        0.030    37.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.273    
                         arrival time                         -10.198    
  -------------------------------------------------------------------
                         slack                                 27.074    

Slack (MET) :             27.085ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.889ns  (logic 1.582ns (26.861%)  route 4.307ns (73.139%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.846ns = ( 36.846 - 33.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.625     4.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X26Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y69         FDRE (Prop_fdre_C_Q)         0.348     4.649 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.503     6.153    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X20Y71         LUT4 (Prop_lut4_I3_O)        0.253     6.406 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_6/O
                         net (fo=2, routed)           0.926     7.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[26]
    SLICE_X22Y71         LUT6 (Prop_lut6_I3_O)        0.283     7.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     7.614    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X22Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     7.930 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.135     9.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X25Y69         LUT5 (Prop_lut5_I1_O)        0.115     9.180 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.743     9.924    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X26Y66         LUT3 (Prop_lut3_I1_O)        0.267    10.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    10.191    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X26Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.515    36.846    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X26Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.433    37.279    
                         clock uncertainty           -0.035    37.244    
    SLICE_X26Y66         FDRE (Setup_fdre_C_D)        0.032    37.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.276    
                         arrival time                         -10.191    
  -------------------------------------------------------------------
                         slack                                 27.085    

Slack (MET) :             27.120ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.852ns  (logic 1.582ns (27.034%)  route 4.270ns (72.966%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns = ( 36.843 - 33.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.625     4.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X26Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y69         FDRE (Prop_fdre_C_Q)         0.348     4.649 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.503     6.153    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X20Y71         LUT4 (Prop_lut4_I3_O)        0.253     6.406 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_6/O
                         net (fo=2, routed)           0.926     7.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[26]
    SLICE_X22Y71         LUT6 (Prop_lut6_I3_O)        0.283     7.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     7.614    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X22Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     7.930 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.135     9.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X25Y69         LUT5 (Prop_lut5_I1_O)        0.115     9.180 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.706     9.886    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X24Y69         LUT6 (Prop_lut6_I2_O)        0.267    10.153 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.153    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X24Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.512    36.843    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.433    37.276    
                         clock uncertainty           -0.035    37.241    
    SLICE_X24Y69         FDRE (Setup_fdre_C_D)        0.032    37.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.273    
                         arrival time                         -10.153    
  -------------------------------------------------------------------
                         slack                                 27.120    

Slack (MET) :             27.219ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.754ns  (logic 1.582ns (27.492%)  route 4.172ns (72.508%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.845ns = ( 36.845 - 33.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.625     4.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X26Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y69         FDRE (Prop_fdre_C_Q)         0.348     4.649 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.503     6.153    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X20Y71         LUT4 (Prop_lut4_I3_O)        0.253     6.406 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_6/O
                         net (fo=2, routed)           0.926     7.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[26]
    SLICE_X22Y71         LUT6 (Prop_lut6_I3_O)        0.283     7.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     7.614    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X22Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     7.930 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.135     9.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X25Y69         LUT5 (Prop_lut5_I1_O)        0.115     9.180 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.608     9.789    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X27Y67         LUT3 (Prop_lut3_I1_O)        0.267    10.056 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.056    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X27Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.514    36.845    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.433    37.278    
                         clock uncertainty           -0.035    37.243    
    SLICE_X27Y67         FDRE (Setup_fdre_C_D)        0.032    37.275    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.275    
                         arrival time                         -10.056    
  -------------------------------------------------------------------
                         slack                                 27.219    

Slack (MET) :             27.308ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.668ns  (logic 1.582ns (27.912%)  route 4.086ns (72.088%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.846ns = ( 36.846 - 33.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.625     4.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X26Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y69         FDRE (Prop_fdre_C_Q)         0.348     4.649 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.503     6.153    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X20Y71         LUT4 (Prop_lut4_I3_O)        0.253     6.406 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_6/O
                         net (fo=2, routed)           0.926     7.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[26]
    SLICE_X22Y71         LUT6 (Prop_lut6_I3_O)        0.283     7.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     7.614    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X22Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     7.930 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.135     9.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X25Y69         LUT5 (Prop_lut5_I1_O)        0.115     9.180 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.522     9.702    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X26Y66         LUT3 (Prop_lut3_I1_O)        0.267     9.969 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     9.969    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X26Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.515    36.846    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X26Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.433    37.279    
                         clock uncertainty           -0.035    37.244    
    SLICE_X26Y66         FDRE (Setup_fdre_C_D)        0.033    37.277    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.277    
                         arrival time                          -9.969    
  -------------------------------------------------------------------
                         slack                                 27.308    

Slack (MET) :             27.311ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.663ns  (logic 1.582ns (27.935%)  route 4.081ns (72.065%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.846ns = ( 36.846 - 33.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.625     4.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X26Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y69         FDRE (Prop_fdre_C_Q)         0.348     4.649 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.503     6.153    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X20Y71         LUT4 (Prop_lut4_I3_O)        0.253     6.406 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_6/O
                         net (fo=2, routed)           0.926     7.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[26]
    SLICE_X22Y71         LUT6 (Prop_lut6_I3_O)        0.283     7.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     7.614    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X22Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     7.930 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.135     9.065    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X25Y69         LUT5 (Prop_lut5_I1_O)        0.115     9.180 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.517     9.697    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X26Y66         LUT3 (Prop_lut3_I1_O)        0.267     9.964 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     9.964    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X26Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.515    36.846    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X26Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.433    37.279    
                         clock uncertainty           -0.035    37.244    
    SLICE_X26Y66         FDRE (Setup_fdre_C_D)        0.032    37.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.276    
                         arrival time                          -9.964    
  -------------------------------------------------------------------
                         slack                                 27.311    

Slack (MET) :             27.857ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.113ns  (logic 1.410ns (27.578%)  route 3.703ns (72.422%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns = ( 36.843 - 33.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.625     4.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X26Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y69         FDRE (Prop_fdre_C_Q)         0.348     4.649 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.503     6.153    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X20Y71         LUT4 (Prop_lut4_I3_O)        0.253     6.406 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_6/O
                         net (fo=2, routed)           0.926     7.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[26]
    SLICE_X22Y71         LUT6 (Prop_lut6_I3_O)        0.283     7.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     7.614    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X22Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     7.930 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.720     8.650    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X24Y69         LUT6 (Prop_lut6_I0_O)        0.105     8.755 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.554     9.309    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X24Y69         LUT6 (Prop_lut6_I0_O)        0.105     9.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.414    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X24Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.512    36.843    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X24Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.433    37.276    
                         clock uncertainty           -0.035    37.241    
    SLICE_X24Y69         FDRE (Setup_fdre_C_D)        0.030    37.271    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.271    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                 27.857    

Slack (MET) :             27.893ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 1.410ns (27.637%)  route 3.692ns (72.363%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns = ( 36.843 - 33.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.625     4.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X26Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y69         FDRE (Prop_fdre_C_Q)         0.348     4.649 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.503     6.153    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X20Y71         LUT4 (Prop_lut4_I3_O)        0.253     6.406 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_6/O
                         net (fo=2, routed)           0.926     7.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[26]
    SLICE_X22Y71         LUT6 (Prop_lut6_I3_O)        0.283     7.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     7.614    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X22Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     7.930 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.938     8.868    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X25Y69         LUT6 (Prop_lut6_I5_O)        0.105     8.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.325     9.298    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X26Y69         LUT6 (Prop_lut6_I5_O)        0.105     9.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.403    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X26Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.512    36.843    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X26Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.458    37.301    
                         clock uncertainty           -0.035    37.266    
    SLICE_X26Y69         FDRE (Setup_fdre_C_D)        0.030    37.296    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.296    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                 27.893    

Slack (MET) :             28.194ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.284ns  (logic 0.589ns (13.749%)  route 3.695ns (86.251%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.832ns = ( 36.832 - 33.000 ) 
    Source Clock Delay      (SCD):    4.302ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.626     4.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X34Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDRE (Prop_fdre_C_Q)         0.379     4.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.276     5.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in_0
    SLICE_X29Y73         LUT6 (Prop_lut6_I0_O)        0.105     6.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           1.300     7.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X20Y76         LUT2 (Prop_lut2_I0_O)        0.105     7.467 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          1.119     8.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WE
    SLICE_X36Y76         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.501    36.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X36Y76         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.418    37.250    
                         clock uncertainty           -0.035    37.215    
    SLICE_X36Y76         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.435    36.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         36.780    
                         arrival time                          -8.586    
  -------------------------------------------------------------------
                         slack                                 28.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.466%)  route 0.071ns (35.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.559ns
    Source Clock Delay      (SCD):    2.100ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.673     2.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X37Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDCE (Prop_fdce_C_Q)         0.128     2.228 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.071     2.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X36Y77         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.946     2.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X36Y77         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.445     2.113    
    SLICE_X36Y77         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     2.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.429%)  route 0.071ns (35.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.559ns
    Source Clock Delay      (SCD):    2.100ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.673     2.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X37Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDCE (Prop_fdce_C_Q)         0.128     2.228 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.071     2.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X36Y77         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.946     2.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X36Y77         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.445     2.113    
    SLICE_X36Y77         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.067     2.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.681     2.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X21Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y77         FDCE (Prop_fdce_C_Q)         0.141     2.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     2.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X21Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.955     2.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X21Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.459     2.108    
    SLICE_X21Y77         FDCE (Hold_fdce_C_D)         0.076     2.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.677     2.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X33Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDCE (Prop_fdce_C_Q)         0.141     2.245 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     2.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X33Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.951     2.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X33Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.459     2.104    
    SLICE_X33Y69         FDCE (Hold_fdce_C_D)         0.075     2.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.569ns
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.682     2.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X29Y65         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDPE (Prop_fdpe_C_Q)         0.141     2.250 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X29Y65         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.956     2.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X29Y65         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.459     2.109    
    SLICE_X29Y65         FDPE (Hold_fdpe_C_D)         0.075     2.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.681     2.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X21Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y77         FDCE (Prop_fdce_C_Q)         0.141     2.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     2.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X21Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.955     2.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X21Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.459     2.108    
    SLICE_X21Y77         FDCE (Hold_fdce_C_D)         0.075     2.183    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.675     2.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X35Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDRE (Prop_fdre_C_Q)         0.141     2.243 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.055     2.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X35Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.949     2.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X35Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.459     2.102    
    SLICE_X35Y71         FDRE (Hold_fdre_C_D)         0.075     2.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.677     2.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y75         FDPE (Prop_fdpe_C_Q)         0.141     2.245 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X23Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.950     2.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.458     2.104    
    SLICE_X23Y75         FDPE (Hold_fdpe_C_D)         0.075     2.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.677     2.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X33Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDCE (Prop_fdce_C_Q)         0.141     2.245 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     2.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X33Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.951     2.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X33Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.459     2.104    
    SLICE_X33Y69         FDCE (Hold_fdce_C_D)         0.071     2.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.681     2.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X21Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y77         FDCE (Prop_fdce_C_Q)         0.141     2.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     2.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X21Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.955     2.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X21Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.459     2.108    
    SLICE_X21Y77         FDCE (Hold_fdce_C_D)         0.071     2.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.000      31.408     BUFGCTRL_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X36Y65   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[1]/C
Min Period        n/a     FDSE/C      n/a            1.000         33.000      32.000     SLICE_X37Y63   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[20]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X37Y63   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[21]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X39Y63   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[22]/C
Min Period        n/a     FDSE/C      n/a            1.000         33.000      32.000     SLICE_X39Y63   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[23]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X36Y64   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[24]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X36Y64   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[25]/C
Min Period        n/a     FDSE/C      n/a            1.000         33.000      32.000     SLICE_X36Y63   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[26]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X36Y63   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[27]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y76   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y76   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y76   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y76   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y76   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y76   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y76   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y76   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y76   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y76   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y76   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y76   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y76   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y76   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y76   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y76   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y76   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y76   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y78   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y78   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_50M
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.754ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.609ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.754ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/base_control/base_addr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        14.486ns  (logic 2.743ns (18.935%)  route 11.743ns (81.065%))
  Logic Levels:           17  (BUFG=1 LUT2=1 LUT3=5 LUT5=4 LUT6=6)
  Clock Path Skew:        -3.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 41.301 - 40.000 ) 
    Source Clock Delay      (SCD):    4.850ns = ( 24.850 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.548    24.850    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X72Y99         FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y99         FDRE (Prop_fdre_C_Q)         0.433    25.283 r  cpu/DataRoad/mem/ext_control/dataout_reg[0]/Q
                         net (fo=1, routed)           0.415    25.698    cpu/DataRoad/mem/ext_control/dataout[0]
    SLICE_X72Y99         LUT3 (Prop_lut3_I0_O)        0.105    25.803 r  cpu/DataRoad/mem/ext_control/DataOut[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.794    26.597    cpu/DataRoad/mem/ext_control/DataOut[0]_INST_0_i_1_n_0
    SLICE_X69Y107        LUT5 (Prop_lut5_I0_O)        0.124    26.721 r  cpu/DataRoad/mem/ext_control/DataOut[0]_INST_0/O
                         net (fo=2, routed)           0.681    27.402    cpu/DataRoad/EX_MEM/DataOut[0]
    SLICE_X70Y109        LUT6 (Prop_lut6_I1_O)        0.267    27.669 r  cpu/DataRoad/EX_MEM/regs_i_72/O
                         net (fo=1, routed)           0.332    28.001    cpu/DataRoad/MEM_WR/p_0_in[0]
    SLICE_X70Y109        LUT5 (Prop_lut5_I2_O)        0.105    28.106 r  cpu/DataRoad/MEM_WR/regs_i_64/O
                         net (fo=1, routed)           0.646    28.752    cpu/DataRoad/MEM_WR/real_DataOut__124[0]
    SLICE_X71Y109        LUT3 (Prop_lut3_I0_O)        0.105    28.857 r  cpu/DataRoad/MEM_WR/regs_i_32/O
                         net (fo=37, routed)          0.517    29.374    cpu/DataRoad/EX_MEM/last_before_last_alu_result[0]
    SLICE_X65Y108        LUT6 (Prop_lut6_I5_O)        0.105    29.479 r  cpu/DataRoad/EX_MEM/q[53]_i_4/O
                         net (fo=9, routed)           1.070    30.549    cpu/DataRoad/EX_MEM/q_reg[37]_0
    SLICE_X58Y117        LUT6 (Prop_lut6_I0_O)        0.105    30.654 r  cpu/DataRoad/EX_MEM/q[68]_i_35/O
                         net (fo=4, routed)           0.467    31.121    cpu/DataRoad/EX_MEM/q[68]_i_35_n_0
    SLICE_X60Y118        LUT6 (Prop_lut6_I1_O)        0.105    31.226 r  cpu/DataRoad/EX_MEM/q[60]_i_18/O
                         net (fo=4, routed)           0.559    31.785    cpu/DataRoad/EX_MEM/q[60]_i_18_n_0
    SLICE_X60Y116        LUT6 (Prop_lut6_I3_O)        0.105    31.890 r  cpu/DataRoad/EX_MEM/q[59]_i_5/O
                         net (fo=2, routed)           0.269    32.159    cpu/DataRoad/ID_EX/q_reg[39]_1[8]
    SLICE_X61Y116        LUT6 (Prop_lut6_I2_O)        0.105    32.264 r  cpu/DataRoad/ID_EX/q[59]_i_2/O
                         net (fo=1, routed)           0.326    32.589    cpu/DataRoad/ID_EX/Shift_Lui_result[22]
    SLICE_X59Y115        LUT5 (Prop_lut5_I0_O)        0.105    32.694 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=3, routed)           0.355    33.050    cpu/DataRoad/ID_EX/alu_result[22]
    SLICE_X59Y115        LUT2 (Prop_lut2_I1_O)        0.108    33.158 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=162, routed)         0.767    33.925    cpu/DataRoad/ID_EX/read_base
    SLICE_X66Y115        LUT3 (Prop_lut3_I1_O)        0.267    34.192 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           1.411    35.603    cpu/DataRoad/ID_EX/en
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    35.684 r  cpu/DataRoad/ID_EX/en_BUFG_inst/O
                         net (fo=90, routed)          1.949    37.633    cpu/DataRoad/pc/en
    SLICE_X65Y104        LUT5 (Prop_lut5_I3_O)        0.105    37.738 r  cpu/DataRoad/pc/physical_pc[11]_INST_0_i_1/O
                         net (fo=2, routed)           0.826    38.564    cpu/DataRoad/pc/new_pc_branch[13]
    SLICE_X60Y102        LUT3 (Prop_lut3_I2_O)        0.127    38.691 r  cpu/DataRoad/pc/physical_pc[11]_INST_0/O
                         net (fo=1, routed)           0.359    39.050    cpu/DataRoad/EX_MEM/physical_pc[11]
    SLICE_X60Y102        LUT3 (Prop_lut3_I1_O)        0.286    39.336 r  cpu/DataRoad/EX_MEM/base_addr[11]_i_1/O
                         net (fo=1, routed)           0.000    39.336    cpu/DataRoad/base_control/D[11]
    SLICE_X60Y102        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.299    41.301    cpu/DataRoad/base_control/clk_out1
    SLICE_X60Y102        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[11]/C
                         clock pessimism              0.000    41.301    
                         clock uncertainty           -0.287    41.014    
    SLICE_X60Y102        FDCE (Setup_fdce_C_D)        0.076    41.090    cpu/DataRoad/base_control/base_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         41.090    
                         arrival time                         -39.336    
  -------------------------------------------------------------------
                         slack                                  1.754    

Slack (MET) :             1.789ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/base_control/base_addr_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        14.405ns  (logic 2.726ns (18.924%)  route 11.679ns (81.076%))
  Logic Levels:           17  (BUFG=1 LUT2=1 LUT3=5 LUT5=4 LUT6=6)
  Clock Path Skew:        -3.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 41.301 - 40.000 ) 
    Source Clock Delay      (SCD):    4.850ns = ( 24.850 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.548    24.850    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X72Y99         FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y99         FDRE (Prop_fdre_C_Q)         0.433    25.283 r  cpu/DataRoad/mem/ext_control/dataout_reg[0]/Q
                         net (fo=1, routed)           0.415    25.698    cpu/DataRoad/mem/ext_control/dataout[0]
    SLICE_X72Y99         LUT3 (Prop_lut3_I0_O)        0.105    25.803 r  cpu/DataRoad/mem/ext_control/DataOut[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.794    26.597    cpu/DataRoad/mem/ext_control/DataOut[0]_INST_0_i_1_n_0
    SLICE_X69Y107        LUT5 (Prop_lut5_I0_O)        0.124    26.721 r  cpu/DataRoad/mem/ext_control/DataOut[0]_INST_0/O
                         net (fo=2, routed)           0.681    27.402    cpu/DataRoad/EX_MEM/DataOut[0]
    SLICE_X70Y109        LUT6 (Prop_lut6_I1_O)        0.267    27.669 r  cpu/DataRoad/EX_MEM/regs_i_72/O
                         net (fo=1, routed)           0.332    28.001    cpu/DataRoad/MEM_WR/p_0_in[0]
    SLICE_X70Y109        LUT5 (Prop_lut5_I2_O)        0.105    28.106 r  cpu/DataRoad/MEM_WR/regs_i_64/O
                         net (fo=1, routed)           0.646    28.752    cpu/DataRoad/MEM_WR/real_DataOut__124[0]
    SLICE_X71Y109        LUT3 (Prop_lut3_I0_O)        0.105    28.857 r  cpu/DataRoad/MEM_WR/regs_i_32/O
                         net (fo=37, routed)          0.517    29.374    cpu/DataRoad/EX_MEM/last_before_last_alu_result[0]
    SLICE_X65Y108        LUT6 (Prop_lut6_I5_O)        0.105    29.479 r  cpu/DataRoad/EX_MEM/q[53]_i_4/O
                         net (fo=9, routed)           1.070    30.549    cpu/DataRoad/EX_MEM/q_reg[37]_0
    SLICE_X58Y117        LUT6 (Prop_lut6_I0_O)        0.105    30.654 r  cpu/DataRoad/EX_MEM/q[68]_i_35/O
                         net (fo=4, routed)           0.467    31.121    cpu/DataRoad/EX_MEM/q[68]_i_35_n_0
    SLICE_X60Y118        LUT6 (Prop_lut6_I1_O)        0.105    31.226 r  cpu/DataRoad/EX_MEM/q[60]_i_18/O
                         net (fo=4, routed)           0.559    31.785    cpu/DataRoad/EX_MEM/q[60]_i_18_n_0
    SLICE_X60Y116        LUT6 (Prop_lut6_I3_O)        0.105    31.890 r  cpu/DataRoad/EX_MEM/q[59]_i_5/O
                         net (fo=2, routed)           0.269    32.159    cpu/DataRoad/ID_EX/q_reg[39]_1[8]
    SLICE_X61Y116        LUT6 (Prop_lut6_I2_O)        0.105    32.264 r  cpu/DataRoad/ID_EX/q[59]_i_2/O
                         net (fo=1, routed)           0.326    32.589    cpu/DataRoad/ID_EX/Shift_Lui_result[22]
    SLICE_X59Y115        LUT5 (Prop_lut5_I0_O)        0.105    32.694 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=3, routed)           0.355    33.050    cpu/DataRoad/ID_EX/alu_result[22]
    SLICE_X59Y115        LUT2 (Prop_lut2_I1_O)        0.108    33.158 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=162, routed)         0.767    33.925    cpu/DataRoad/ID_EX/read_base
    SLICE_X66Y115        LUT3 (Prop_lut3_I1_O)        0.267    34.192 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           1.411    35.603    cpu/DataRoad/ID_EX/en
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    35.684 r  cpu/DataRoad/ID_EX/en_BUFG_inst/O
                         net (fo=90, routed)          1.670    37.354    cpu/DataRoad/pc/en
    SLICE_X64Y106        LUT5 (Prop_lut5_I3_O)        0.105    37.459 r  cpu/DataRoad/pc/physical_pc[19]_INST_0_i_1/O
                         net (fo=2, routed)           0.783    38.242    cpu/DataRoad/pc/new_pc_branch[21]
    SLICE_X59Y107        LUT3 (Prop_lut3_I2_O)        0.128    38.370 r  cpu/DataRoad/pc/physical_pc[19]_INST_0/O
                         net (fo=1, routed)           0.617    38.987    cpu/DataRoad/EX_MEM/physical_pc[19]
    SLICE_X59Y101        LUT3 (Prop_lut3_I1_O)        0.268    39.255 r  cpu/DataRoad/EX_MEM/base_addr[19]_i_2/O
                         net (fo=1, routed)           0.000    39.255    cpu/DataRoad/base_control/D[19]
    SLICE_X59Y101        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.299    41.301    cpu/DataRoad/base_control/clk_out1
    SLICE_X59Y101        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[19]/C
                         clock pessimism              0.000    41.301    
                         clock uncertainty           -0.287    41.014    
    SLICE_X59Y101        FDCE (Setup_fdce_C_D)        0.030    41.044    cpu/DataRoad/base_control/base_addr_reg[19]
  -------------------------------------------------------------------
                         required time                         41.044    
                         arrival time                         -39.255    
  -------------------------------------------------------------------
                         slack                                  1.789    

Slack (MET) :             1.912ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/base_control/base_addr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        14.324ns  (logic 2.540ns (17.732%)  route 11.784ns (82.268%))
  Logic Levels:           17  (BUFG=1 LUT2=1 LUT3=5 LUT5=4 LUT6=6)
  Clock Path Skew:        -3.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 41.301 - 40.000 ) 
    Source Clock Delay      (SCD):    4.850ns = ( 24.850 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.548    24.850    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X72Y99         FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y99         FDRE (Prop_fdre_C_Q)         0.433    25.283 r  cpu/DataRoad/mem/ext_control/dataout_reg[0]/Q
                         net (fo=1, routed)           0.415    25.698    cpu/DataRoad/mem/ext_control/dataout[0]
    SLICE_X72Y99         LUT3 (Prop_lut3_I0_O)        0.105    25.803 r  cpu/DataRoad/mem/ext_control/DataOut[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.794    26.597    cpu/DataRoad/mem/ext_control/DataOut[0]_INST_0_i_1_n_0
    SLICE_X69Y107        LUT5 (Prop_lut5_I0_O)        0.124    26.721 r  cpu/DataRoad/mem/ext_control/DataOut[0]_INST_0/O
                         net (fo=2, routed)           0.681    27.402    cpu/DataRoad/EX_MEM/DataOut[0]
    SLICE_X70Y109        LUT6 (Prop_lut6_I1_O)        0.267    27.669 r  cpu/DataRoad/EX_MEM/regs_i_72/O
                         net (fo=1, routed)           0.332    28.001    cpu/DataRoad/MEM_WR/p_0_in[0]
    SLICE_X70Y109        LUT5 (Prop_lut5_I2_O)        0.105    28.106 r  cpu/DataRoad/MEM_WR/regs_i_64/O
                         net (fo=1, routed)           0.646    28.752    cpu/DataRoad/MEM_WR/real_DataOut__124[0]
    SLICE_X71Y109        LUT3 (Prop_lut3_I0_O)        0.105    28.857 r  cpu/DataRoad/MEM_WR/regs_i_32/O
                         net (fo=37, routed)          0.517    29.374    cpu/DataRoad/EX_MEM/last_before_last_alu_result[0]
    SLICE_X65Y108        LUT6 (Prop_lut6_I5_O)        0.105    29.479 r  cpu/DataRoad/EX_MEM/q[53]_i_4/O
                         net (fo=9, routed)           1.070    30.549    cpu/DataRoad/EX_MEM/q_reg[37]_0
    SLICE_X58Y117        LUT6 (Prop_lut6_I0_O)        0.105    30.654 r  cpu/DataRoad/EX_MEM/q[68]_i_35/O
                         net (fo=4, routed)           0.467    31.121    cpu/DataRoad/EX_MEM/q[68]_i_35_n_0
    SLICE_X60Y118        LUT6 (Prop_lut6_I1_O)        0.105    31.226 r  cpu/DataRoad/EX_MEM/q[60]_i_18/O
                         net (fo=4, routed)           0.559    31.785    cpu/DataRoad/EX_MEM/q[60]_i_18_n_0
    SLICE_X60Y116        LUT6 (Prop_lut6_I3_O)        0.105    31.890 r  cpu/DataRoad/EX_MEM/q[59]_i_5/O
                         net (fo=2, routed)           0.269    32.159    cpu/DataRoad/ID_EX/q_reg[39]_1[8]
    SLICE_X61Y116        LUT6 (Prop_lut6_I2_O)        0.105    32.264 r  cpu/DataRoad/ID_EX/q[59]_i_2/O
                         net (fo=1, routed)           0.326    32.589    cpu/DataRoad/ID_EX/Shift_Lui_result[22]
    SLICE_X59Y115        LUT5 (Prop_lut5_I0_O)        0.105    32.694 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=3, routed)           0.355    33.050    cpu/DataRoad/ID_EX/alu_result[22]
    SLICE_X59Y115        LUT2 (Prop_lut2_I1_O)        0.108    33.158 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=162, routed)         0.767    33.925    cpu/DataRoad/ID_EX/read_base
    SLICE_X66Y115        LUT3 (Prop_lut3_I1_O)        0.267    34.192 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           1.411    35.603    cpu/DataRoad/ID_EX/en
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    35.684 r  cpu/DataRoad/ID_EX/en_BUFG_inst/O
                         net (fo=90, routed)          1.998    37.682    cpu/DataRoad/pc/en
    SLICE_X64Y103        LUT5 (Prop_lut5_I3_O)        0.105    37.787 r  cpu/DataRoad/pc/physical_pc[10]_INST_0_i_1/O
                         net (fo=2, routed)           0.674    38.461    cpu/DataRoad/pc/new_pc_branch[12]
    SLICE_X60Y102        LUT3 (Prop_lut3_I2_O)        0.105    38.566 r  cpu/DataRoad/pc/physical_pc[10]_INST_0/O
                         net (fo=1, routed)           0.503    39.069    cpu/DataRoad/EX_MEM/physical_pc[10]
    SLICE_X60Y102        LUT3 (Prop_lut3_I1_O)        0.105    39.174 r  cpu/DataRoad/EX_MEM/base_addr[10]_i_1/O
                         net (fo=1, routed)           0.000    39.174    cpu/DataRoad/base_control/D[10]
    SLICE_X60Y102        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.299    41.301    cpu/DataRoad/base_control/clk_out1
    SLICE_X60Y102        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[10]/C
                         clock pessimism              0.000    41.301    
                         clock uncertainty           -0.287    41.014    
    SLICE_X60Y102        FDCE (Setup_fdce_C_D)        0.072    41.086    cpu/DataRoad/base_control/base_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         41.086    
                         arrival time                         -39.174    
  -------------------------------------------------------------------
                         slack                                  1.912    

Slack (MET) :             1.945ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/base_control/base_addr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        14.288ns  (logic 2.746ns (19.219%)  route 11.542ns (80.781%))
  Logic Levels:           17  (BUFG=1 LUT2=1 LUT3=5 LUT5=4 LUT6=6)
  Clock Path Skew:        -3.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 41.301 - 40.000 ) 
    Source Clock Delay      (SCD):    4.850ns = ( 24.850 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.548    24.850    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X72Y99         FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y99         FDRE (Prop_fdre_C_Q)         0.433    25.283 r  cpu/DataRoad/mem/ext_control/dataout_reg[0]/Q
                         net (fo=1, routed)           0.415    25.698    cpu/DataRoad/mem/ext_control/dataout[0]
    SLICE_X72Y99         LUT3 (Prop_lut3_I0_O)        0.105    25.803 r  cpu/DataRoad/mem/ext_control/DataOut[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.794    26.597    cpu/DataRoad/mem/ext_control/DataOut[0]_INST_0_i_1_n_0
    SLICE_X69Y107        LUT5 (Prop_lut5_I0_O)        0.124    26.721 r  cpu/DataRoad/mem/ext_control/DataOut[0]_INST_0/O
                         net (fo=2, routed)           0.681    27.402    cpu/DataRoad/EX_MEM/DataOut[0]
    SLICE_X70Y109        LUT6 (Prop_lut6_I1_O)        0.267    27.669 r  cpu/DataRoad/EX_MEM/regs_i_72/O
                         net (fo=1, routed)           0.332    28.001    cpu/DataRoad/MEM_WR/p_0_in[0]
    SLICE_X70Y109        LUT5 (Prop_lut5_I2_O)        0.105    28.106 r  cpu/DataRoad/MEM_WR/regs_i_64/O
                         net (fo=1, routed)           0.646    28.752    cpu/DataRoad/MEM_WR/real_DataOut__124[0]
    SLICE_X71Y109        LUT3 (Prop_lut3_I0_O)        0.105    28.857 r  cpu/DataRoad/MEM_WR/regs_i_32/O
                         net (fo=37, routed)          0.517    29.374    cpu/DataRoad/EX_MEM/last_before_last_alu_result[0]
    SLICE_X65Y108        LUT6 (Prop_lut6_I5_O)        0.105    29.479 r  cpu/DataRoad/EX_MEM/q[53]_i_4/O
                         net (fo=9, routed)           1.070    30.549    cpu/DataRoad/EX_MEM/q_reg[37]_0
    SLICE_X58Y117        LUT6 (Prop_lut6_I0_O)        0.105    30.654 r  cpu/DataRoad/EX_MEM/q[68]_i_35/O
                         net (fo=4, routed)           0.467    31.121    cpu/DataRoad/EX_MEM/q[68]_i_35_n_0
    SLICE_X60Y118        LUT6 (Prop_lut6_I1_O)        0.105    31.226 r  cpu/DataRoad/EX_MEM/q[60]_i_18/O
                         net (fo=4, routed)           0.559    31.785    cpu/DataRoad/EX_MEM/q[60]_i_18_n_0
    SLICE_X60Y116        LUT6 (Prop_lut6_I3_O)        0.105    31.890 r  cpu/DataRoad/EX_MEM/q[59]_i_5/O
                         net (fo=2, routed)           0.269    32.159    cpu/DataRoad/ID_EX/q_reg[39]_1[8]
    SLICE_X61Y116        LUT6 (Prop_lut6_I2_O)        0.105    32.264 r  cpu/DataRoad/ID_EX/q[59]_i_2/O
                         net (fo=1, routed)           0.326    32.589    cpu/DataRoad/ID_EX/Shift_Lui_result[22]
    SLICE_X59Y115        LUT5 (Prop_lut5_I0_O)        0.105    32.694 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=3, routed)           0.355    33.050    cpu/DataRoad/ID_EX/alu_result[22]
    SLICE_X59Y115        LUT2 (Prop_lut2_I1_O)        0.108    33.158 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=162, routed)         0.767    33.925    cpu/DataRoad/ID_EX/read_base
    SLICE_X66Y115        LUT3 (Prop_lut3_I1_O)        0.267    34.192 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           1.411    35.603    cpu/DataRoad/ID_EX/en
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    35.684 r  cpu/DataRoad/ID_EX/en_BUFG_inst/O
                         net (fo=90, routed)          1.671    37.355    cpu/DataRoad/pc/en
    SLICE_X64Y103        LUT5 (Prop_lut5_I3_O)        0.105    37.460 r  cpu/DataRoad/pc/physical_pc[9]_INST_0_i_1/O
                         net (fo=2, routed)           0.688    38.147    cpu/DataRoad/pc/new_pc_branch[11]
    SLICE_X60Y103        LUT3 (Prop_lut3_I2_O)        0.127    38.274 r  cpu/DataRoad/pc/physical_pc[9]_INST_0/O
                         net (fo=1, routed)           0.575    38.849    cpu/DataRoad/EX_MEM/physical_pc[9]
    SLICE_X59Y101        LUT3 (Prop_lut3_I1_O)        0.289    39.138 r  cpu/DataRoad/EX_MEM/base_addr[9]_i_1/O
                         net (fo=1, routed)           0.000    39.138    cpu/DataRoad/base_control/D[9]
    SLICE_X59Y101        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.299    41.301    cpu/DataRoad/base_control/clk_out1
    SLICE_X59Y101        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[9]/C
                         clock pessimism              0.000    41.301    
                         clock uncertainty           -0.287    41.014    
    SLICE_X59Y101        FDCE (Setup_fdce_C_D)        0.069    41.083    cpu/DataRoad/base_control/base_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         41.083    
                         arrival time                         -39.138    
  -------------------------------------------------------------------
                         slack                                  1.945    

Slack (MET) :             1.982ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/base_control/base_addr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        14.212ns  (logic 2.540ns (17.872%)  route 11.672ns (82.128%))
  Logic Levels:           17  (BUFG=1 LUT2=1 LUT3=5 LUT5=4 LUT6=6)
  Clock Path Skew:        -3.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 41.301 - 40.000 ) 
    Source Clock Delay      (SCD):    4.850ns = ( 24.850 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.548    24.850    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X72Y99         FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y99         FDRE (Prop_fdre_C_Q)         0.433    25.283 r  cpu/DataRoad/mem/ext_control/dataout_reg[0]/Q
                         net (fo=1, routed)           0.415    25.698    cpu/DataRoad/mem/ext_control/dataout[0]
    SLICE_X72Y99         LUT3 (Prop_lut3_I0_O)        0.105    25.803 r  cpu/DataRoad/mem/ext_control/DataOut[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.794    26.597    cpu/DataRoad/mem/ext_control/DataOut[0]_INST_0_i_1_n_0
    SLICE_X69Y107        LUT5 (Prop_lut5_I0_O)        0.124    26.721 r  cpu/DataRoad/mem/ext_control/DataOut[0]_INST_0/O
                         net (fo=2, routed)           0.681    27.402    cpu/DataRoad/EX_MEM/DataOut[0]
    SLICE_X70Y109        LUT6 (Prop_lut6_I1_O)        0.267    27.669 r  cpu/DataRoad/EX_MEM/regs_i_72/O
                         net (fo=1, routed)           0.332    28.001    cpu/DataRoad/MEM_WR/p_0_in[0]
    SLICE_X70Y109        LUT5 (Prop_lut5_I2_O)        0.105    28.106 r  cpu/DataRoad/MEM_WR/regs_i_64/O
                         net (fo=1, routed)           0.646    28.752    cpu/DataRoad/MEM_WR/real_DataOut__124[0]
    SLICE_X71Y109        LUT3 (Prop_lut3_I0_O)        0.105    28.857 r  cpu/DataRoad/MEM_WR/regs_i_32/O
                         net (fo=37, routed)          0.517    29.374    cpu/DataRoad/EX_MEM/last_before_last_alu_result[0]
    SLICE_X65Y108        LUT6 (Prop_lut6_I5_O)        0.105    29.479 r  cpu/DataRoad/EX_MEM/q[53]_i_4/O
                         net (fo=9, routed)           1.070    30.549    cpu/DataRoad/EX_MEM/q_reg[37]_0
    SLICE_X58Y117        LUT6 (Prop_lut6_I0_O)        0.105    30.654 r  cpu/DataRoad/EX_MEM/q[68]_i_35/O
                         net (fo=4, routed)           0.467    31.121    cpu/DataRoad/EX_MEM/q[68]_i_35_n_0
    SLICE_X60Y118        LUT6 (Prop_lut6_I1_O)        0.105    31.226 r  cpu/DataRoad/EX_MEM/q[60]_i_18/O
                         net (fo=4, routed)           0.559    31.785    cpu/DataRoad/EX_MEM/q[60]_i_18_n_0
    SLICE_X60Y116        LUT6 (Prop_lut6_I3_O)        0.105    31.890 r  cpu/DataRoad/EX_MEM/q[59]_i_5/O
                         net (fo=2, routed)           0.269    32.159    cpu/DataRoad/ID_EX/q_reg[39]_1[8]
    SLICE_X61Y116        LUT6 (Prop_lut6_I2_O)        0.105    32.264 r  cpu/DataRoad/ID_EX/q[59]_i_2/O
                         net (fo=1, routed)           0.326    32.589    cpu/DataRoad/ID_EX/Shift_Lui_result[22]
    SLICE_X59Y115        LUT5 (Prop_lut5_I0_O)        0.105    32.694 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=3, routed)           0.355    33.050    cpu/DataRoad/ID_EX/alu_result[22]
    SLICE_X59Y115        LUT2 (Prop_lut2_I1_O)        0.108    33.158 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=162, routed)         0.767    33.925    cpu/DataRoad/ID_EX/read_base
    SLICE_X66Y115        LUT3 (Prop_lut3_I1_O)        0.267    34.192 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           1.411    35.603    cpu/DataRoad/ID_EX/en
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    35.684 r  cpu/DataRoad/ID_EX/en_BUFG_inst/O
                         net (fo=90, routed)          1.789    37.473    cpu/DataRoad/pc/en
    SLICE_X64Y101        LUT5 (Prop_lut5_I3_O)        0.105    37.578 r  cpu/DataRoad/pc/physical_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.667    38.245    cpu/DataRoad/pc/new_pc_branch[2]
    SLICE_X61Y102        LUT3 (Prop_lut3_I2_O)        0.105    38.350 r  cpu/DataRoad/pc/physical_pc[0]_INST_0/O
                         net (fo=1, routed)           0.607    38.957    cpu/DataRoad/EX_MEM/physical_pc[0]
    SLICE_X58Y107        LUT3 (Prop_lut3_I1_O)        0.105    39.062 r  cpu/DataRoad/EX_MEM/base_addr[0]_i_1/O
                         net (fo=1, routed)           0.000    39.062    cpu/DataRoad/base_control/D[0]
    SLICE_X58Y107        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.299    41.301    cpu/DataRoad/base_control/clk_out1
    SLICE_X58Y107        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[0]/C
                         clock pessimism              0.000    41.301    
                         clock uncertainty           -0.287    41.014    
    SLICE_X58Y107        FDCE (Setup_fdce_C_D)        0.030    41.044    cpu/DataRoad/base_control/base_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         41.044    
                         arrival time                         -39.062    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             2.076ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/base_control/base_addr_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        14.162ns  (logic 2.728ns (19.262%)  route 11.434ns (80.738%))
  Logic Levels:           17  (BUFG=1 LUT2=1 LUT3=5 LUT5=4 LUT6=6)
  Clock Path Skew:        -3.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 41.301 - 40.000 ) 
    Source Clock Delay      (SCD):    4.850ns = ( 24.850 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.548    24.850    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X72Y99         FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y99         FDRE (Prop_fdre_C_Q)         0.433    25.283 r  cpu/DataRoad/mem/ext_control/dataout_reg[0]/Q
                         net (fo=1, routed)           0.415    25.698    cpu/DataRoad/mem/ext_control/dataout[0]
    SLICE_X72Y99         LUT3 (Prop_lut3_I0_O)        0.105    25.803 r  cpu/DataRoad/mem/ext_control/DataOut[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.794    26.597    cpu/DataRoad/mem/ext_control/DataOut[0]_INST_0_i_1_n_0
    SLICE_X69Y107        LUT5 (Prop_lut5_I0_O)        0.124    26.721 r  cpu/DataRoad/mem/ext_control/DataOut[0]_INST_0/O
                         net (fo=2, routed)           0.681    27.402    cpu/DataRoad/EX_MEM/DataOut[0]
    SLICE_X70Y109        LUT6 (Prop_lut6_I1_O)        0.267    27.669 r  cpu/DataRoad/EX_MEM/regs_i_72/O
                         net (fo=1, routed)           0.332    28.001    cpu/DataRoad/MEM_WR/p_0_in[0]
    SLICE_X70Y109        LUT5 (Prop_lut5_I2_O)        0.105    28.106 r  cpu/DataRoad/MEM_WR/regs_i_64/O
                         net (fo=1, routed)           0.646    28.752    cpu/DataRoad/MEM_WR/real_DataOut__124[0]
    SLICE_X71Y109        LUT3 (Prop_lut3_I0_O)        0.105    28.857 r  cpu/DataRoad/MEM_WR/regs_i_32/O
                         net (fo=37, routed)          0.517    29.374    cpu/DataRoad/EX_MEM/last_before_last_alu_result[0]
    SLICE_X65Y108        LUT6 (Prop_lut6_I5_O)        0.105    29.479 r  cpu/DataRoad/EX_MEM/q[53]_i_4/O
                         net (fo=9, routed)           1.070    30.549    cpu/DataRoad/EX_MEM/q_reg[37]_0
    SLICE_X58Y117        LUT6 (Prop_lut6_I0_O)        0.105    30.654 r  cpu/DataRoad/EX_MEM/q[68]_i_35/O
                         net (fo=4, routed)           0.467    31.121    cpu/DataRoad/EX_MEM/q[68]_i_35_n_0
    SLICE_X60Y118        LUT6 (Prop_lut6_I1_O)        0.105    31.226 r  cpu/DataRoad/EX_MEM/q[60]_i_18/O
                         net (fo=4, routed)           0.559    31.785    cpu/DataRoad/EX_MEM/q[60]_i_18_n_0
    SLICE_X60Y116        LUT6 (Prop_lut6_I3_O)        0.105    31.890 r  cpu/DataRoad/EX_MEM/q[59]_i_5/O
                         net (fo=2, routed)           0.269    32.159    cpu/DataRoad/ID_EX/q_reg[39]_1[8]
    SLICE_X61Y116        LUT6 (Prop_lut6_I2_O)        0.105    32.264 r  cpu/DataRoad/ID_EX/q[59]_i_2/O
                         net (fo=1, routed)           0.326    32.589    cpu/DataRoad/ID_EX/Shift_Lui_result[22]
    SLICE_X59Y115        LUT5 (Prop_lut5_I0_O)        0.105    32.694 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=3, routed)           0.355    33.050    cpu/DataRoad/ID_EX/alu_result[22]
    SLICE_X59Y115        LUT2 (Prop_lut2_I1_O)        0.108    33.158 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=162, routed)         0.767    33.925    cpu/DataRoad/ID_EX/read_base
    SLICE_X66Y115        LUT3 (Prop_lut3_I1_O)        0.267    34.192 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           1.411    35.603    cpu/DataRoad/ID_EX/en
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    35.684 r  cpu/DataRoad/ID_EX/en_BUFG_inst/O
                         net (fo=90, routed)          1.652    37.336    cpu/DataRoad/pc/en
    SLICE_X65Y105        LUT5 (Prop_lut5_I3_O)        0.105    37.441 r  cpu/DataRoad/pc/physical_pc[15]_INST_0_i_1/O
                         net (fo=2, routed)           0.476    37.917    cpu/DataRoad/pc/new_pc_branch[17]
    SLICE_X65Y103        LUT3 (Prop_lut3_I2_O)        0.124    38.041 r  cpu/DataRoad/pc/physical_pc[15]_INST_0/O
                         net (fo=1, routed)           0.697    38.738    cpu/DataRoad/EX_MEM/physical_pc[15]
    SLICE_X60Y102        LUT3 (Prop_lut3_I1_O)        0.274    39.012 r  cpu/DataRoad/EX_MEM/base_addr[15]_i_1/O
                         net (fo=1, routed)           0.000    39.012    cpu/DataRoad/base_control/D[15]
    SLICE_X60Y102        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.299    41.301    cpu/DataRoad/base_control/clk_out1
    SLICE_X60Y102        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[15]/C
                         clock pessimism              0.000    41.301    
                         clock uncertainty           -0.287    41.014    
    SLICE_X60Y102        FDCE (Setup_fdce_C_D)        0.074    41.088    cpu/DataRoad/base_control/base_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         41.088    
                         arrival time                         -39.012    
  -------------------------------------------------------------------
                         slack                                  2.076    

Slack (MET) :             2.156ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/base_control/base_addr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        14.114ns  (logic 2.747ns (19.462%)  route 11.367ns (80.538%))
  Logic Levels:           17  (BUFG=1 LUT2=1 LUT3=5 LUT5=4 LUT6=6)
  Clock Path Skew:        -3.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 41.301 - 40.000 ) 
    Source Clock Delay      (SCD):    4.850ns = ( 24.850 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.548    24.850    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X72Y99         FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y99         FDRE (Prop_fdre_C_Q)         0.433    25.283 r  cpu/DataRoad/mem/ext_control/dataout_reg[0]/Q
                         net (fo=1, routed)           0.415    25.698    cpu/DataRoad/mem/ext_control/dataout[0]
    SLICE_X72Y99         LUT3 (Prop_lut3_I0_O)        0.105    25.803 r  cpu/DataRoad/mem/ext_control/DataOut[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.794    26.597    cpu/DataRoad/mem/ext_control/DataOut[0]_INST_0_i_1_n_0
    SLICE_X69Y107        LUT5 (Prop_lut5_I0_O)        0.124    26.721 r  cpu/DataRoad/mem/ext_control/DataOut[0]_INST_0/O
                         net (fo=2, routed)           0.681    27.402    cpu/DataRoad/EX_MEM/DataOut[0]
    SLICE_X70Y109        LUT6 (Prop_lut6_I1_O)        0.267    27.669 r  cpu/DataRoad/EX_MEM/regs_i_72/O
                         net (fo=1, routed)           0.332    28.001    cpu/DataRoad/MEM_WR/p_0_in[0]
    SLICE_X70Y109        LUT5 (Prop_lut5_I2_O)        0.105    28.106 r  cpu/DataRoad/MEM_WR/regs_i_64/O
                         net (fo=1, routed)           0.646    28.752    cpu/DataRoad/MEM_WR/real_DataOut__124[0]
    SLICE_X71Y109        LUT3 (Prop_lut3_I0_O)        0.105    28.857 r  cpu/DataRoad/MEM_WR/regs_i_32/O
                         net (fo=37, routed)          0.517    29.374    cpu/DataRoad/EX_MEM/last_before_last_alu_result[0]
    SLICE_X65Y108        LUT6 (Prop_lut6_I5_O)        0.105    29.479 r  cpu/DataRoad/EX_MEM/q[53]_i_4/O
                         net (fo=9, routed)           1.070    30.549    cpu/DataRoad/EX_MEM/q_reg[37]_0
    SLICE_X58Y117        LUT6 (Prop_lut6_I0_O)        0.105    30.654 r  cpu/DataRoad/EX_MEM/q[68]_i_35/O
                         net (fo=4, routed)           0.467    31.121    cpu/DataRoad/EX_MEM/q[68]_i_35_n_0
    SLICE_X60Y118        LUT6 (Prop_lut6_I1_O)        0.105    31.226 r  cpu/DataRoad/EX_MEM/q[60]_i_18/O
                         net (fo=4, routed)           0.559    31.785    cpu/DataRoad/EX_MEM/q[60]_i_18_n_0
    SLICE_X60Y116        LUT6 (Prop_lut6_I3_O)        0.105    31.890 r  cpu/DataRoad/EX_MEM/q[59]_i_5/O
                         net (fo=2, routed)           0.269    32.159    cpu/DataRoad/ID_EX/q_reg[39]_1[8]
    SLICE_X61Y116        LUT6 (Prop_lut6_I2_O)        0.105    32.264 r  cpu/DataRoad/ID_EX/q[59]_i_2/O
                         net (fo=1, routed)           0.326    32.589    cpu/DataRoad/ID_EX/Shift_Lui_result[22]
    SLICE_X59Y115        LUT5 (Prop_lut5_I0_O)        0.105    32.694 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=3, routed)           0.355    33.050    cpu/DataRoad/ID_EX/alu_result[22]
    SLICE_X59Y115        LUT2 (Prop_lut2_I1_O)        0.108    33.158 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=162, routed)         0.767    33.925    cpu/DataRoad/ID_EX/read_base
    SLICE_X66Y115        LUT3 (Prop_lut3_I1_O)        0.267    34.192 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           1.411    35.603    cpu/DataRoad/ID_EX/en
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    35.684 r  cpu/DataRoad/ID_EX/en_BUFG_inst/O
                         net (fo=90, routed)          1.535    37.219    cpu/DataRoad/pc/en
    SLICE_X64Y101        LUT5 (Prop_lut5_I3_O)        0.105    37.324 r  cpu/DataRoad/pc/physical_pc[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.684    38.008    cpu/DataRoad/pc/new_pc_branch[3]
    SLICE_X61Y102        LUT3 (Prop_lut3_I2_O)        0.128    38.136 r  cpu/DataRoad/pc/physical_pc[1]_INST_0/O
                         net (fo=1, routed)           0.539    38.675    cpu/DataRoad/EX_MEM/physical_pc[1]
    SLICE_X60Y104        LUT3 (Prop_lut3_I1_O)        0.289    38.964 r  cpu/DataRoad/EX_MEM/base_addr[1]_i_1/O
                         net (fo=1, routed)           0.000    38.964    cpu/DataRoad/base_control/D[1]
    SLICE_X60Y104        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.299    41.301    cpu/DataRoad/base_control/clk_out1
    SLICE_X60Y104        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[1]/C
                         clock pessimism              0.000    41.301    
                         clock uncertainty           -0.287    41.014    
    SLICE_X60Y104        FDCE (Setup_fdce_C_D)        0.106    41.120    cpu/DataRoad/base_control/base_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         41.120    
                         arrival time                         -38.964    
  -------------------------------------------------------------------
                         slack                                  2.156    

Slack (MET) :             2.231ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/base_control/base_addr_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        13.963ns  (logic 2.540ns (18.191%)  route 11.423ns (81.809%))
  Logic Levels:           17  (BUFG=1 LUT2=1 LUT3=5 LUT5=4 LUT6=6)
  Clock Path Skew:        -3.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 41.301 - 40.000 ) 
    Source Clock Delay      (SCD):    4.850ns = ( 24.850 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.548    24.850    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X72Y99         FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y99         FDRE (Prop_fdre_C_Q)         0.433    25.283 r  cpu/DataRoad/mem/ext_control/dataout_reg[0]/Q
                         net (fo=1, routed)           0.415    25.698    cpu/DataRoad/mem/ext_control/dataout[0]
    SLICE_X72Y99         LUT3 (Prop_lut3_I0_O)        0.105    25.803 r  cpu/DataRoad/mem/ext_control/DataOut[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.794    26.597    cpu/DataRoad/mem/ext_control/DataOut[0]_INST_0_i_1_n_0
    SLICE_X69Y107        LUT5 (Prop_lut5_I0_O)        0.124    26.721 r  cpu/DataRoad/mem/ext_control/DataOut[0]_INST_0/O
                         net (fo=2, routed)           0.681    27.402    cpu/DataRoad/EX_MEM/DataOut[0]
    SLICE_X70Y109        LUT6 (Prop_lut6_I1_O)        0.267    27.669 r  cpu/DataRoad/EX_MEM/regs_i_72/O
                         net (fo=1, routed)           0.332    28.001    cpu/DataRoad/MEM_WR/p_0_in[0]
    SLICE_X70Y109        LUT5 (Prop_lut5_I2_O)        0.105    28.106 r  cpu/DataRoad/MEM_WR/regs_i_64/O
                         net (fo=1, routed)           0.646    28.752    cpu/DataRoad/MEM_WR/real_DataOut__124[0]
    SLICE_X71Y109        LUT3 (Prop_lut3_I0_O)        0.105    28.857 r  cpu/DataRoad/MEM_WR/regs_i_32/O
                         net (fo=37, routed)          0.517    29.374    cpu/DataRoad/EX_MEM/last_before_last_alu_result[0]
    SLICE_X65Y108        LUT6 (Prop_lut6_I5_O)        0.105    29.479 r  cpu/DataRoad/EX_MEM/q[53]_i_4/O
                         net (fo=9, routed)           1.070    30.549    cpu/DataRoad/EX_MEM/q_reg[37]_0
    SLICE_X58Y117        LUT6 (Prop_lut6_I0_O)        0.105    30.654 r  cpu/DataRoad/EX_MEM/q[68]_i_35/O
                         net (fo=4, routed)           0.467    31.121    cpu/DataRoad/EX_MEM/q[68]_i_35_n_0
    SLICE_X60Y118        LUT6 (Prop_lut6_I1_O)        0.105    31.226 r  cpu/DataRoad/EX_MEM/q[60]_i_18/O
                         net (fo=4, routed)           0.559    31.785    cpu/DataRoad/EX_MEM/q[60]_i_18_n_0
    SLICE_X60Y116        LUT6 (Prop_lut6_I3_O)        0.105    31.890 r  cpu/DataRoad/EX_MEM/q[59]_i_5/O
                         net (fo=2, routed)           0.269    32.159    cpu/DataRoad/ID_EX/q_reg[39]_1[8]
    SLICE_X61Y116        LUT6 (Prop_lut6_I2_O)        0.105    32.264 r  cpu/DataRoad/ID_EX/q[59]_i_2/O
                         net (fo=1, routed)           0.326    32.589    cpu/DataRoad/ID_EX/Shift_Lui_result[22]
    SLICE_X59Y115        LUT5 (Prop_lut5_I0_O)        0.105    32.694 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=3, routed)           0.355    33.050    cpu/DataRoad/ID_EX/alu_result[22]
    SLICE_X59Y115        LUT2 (Prop_lut2_I1_O)        0.108    33.158 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=162, routed)         0.767    33.925    cpu/DataRoad/ID_EX/read_base
    SLICE_X66Y115        LUT3 (Prop_lut3_I1_O)        0.267    34.192 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           1.411    35.603    cpu/DataRoad/ID_EX/en
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    35.684 r  cpu/DataRoad/ID_EX/en_BUFG_inst/O
                         net (fo=90, routed)          1.667    37.351    cpu/DataRoad/pc/en
    SLICE_X64Y105        LUT5 (Prop_lut5_I3_O)        0.105    37.456 r  cpu/DataRoad/pc/physical_pc[16]_INST_0_i_1/O
                         net (fo=2, routed)           0.697    38.153    cpu/DataRoad/pc/new_pc_branch[18]
    SLICE_X60Y104        LUT3 (Prop_lut3_I2_O)        0.105    38.258 r  cpu/DataRoad/pc/physical_pc[16]_INST_0/O
                         net (fo=1, routed)           0.450    38.708    cpu/DataRoad/EX_MEM/physical_pc[16]
    SLICE_X58Y103        LUT3 (Prop_lut3_I1_O)        0.105    38.813 r  cpu/DataRoad/EX_MEM/base_addr[16]_i_1/O
                         net (fo=1, routed)           0.000    38.813    cpu/DataRoad/base_control/D[16]
    SLICE_X58Y103        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.299    41.301    cpu/DataRoad/base_control/clk_out1
    SLICE_X58Y103        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[16]/C
                         clock pessimism              0.000    41.301    
                         clock uncertainty           -0.287    41.014    
    SLICE_X58Y103        FDCE (Setup_fdce_C_D)        0.030    41.044    cpu/DataRoad/base_control/base_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         41.044    
                         arrival time                         -38.813    
  -------------------------------------------------------------------
                         slack                                  2.231    

Slack (MET) :             2.247ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/base_control/base_addr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        13.986ns  (logic 2.559ns (18.297%)  route 11.427ns (81.703%))
  Logic Levels:           17  (BUFG=1 LUT2=1 LUT3=5 LUT5=4 LUT6=6)
  Clock Path Skew:        -3.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 41.301 - 40.000 ) 
    Source Clock Delay      (SCD):    4.850ns = ( 24.850 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.548    24.850    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X72Y99         FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y99         FDRE (Prop_fdre_C_Q)         0.433    25.283 r  cpu/DataRoad/mem/ext_control/dataout_reg[0]/Q
                         net (fo=1, routed)           0.415    25.698    cpu/DataRoad/mem/ext_control/dataout[0]
    SLICE_X72Y99         LUT3 (Prop_lut3_I0_O)        0.105    25.803 r  cpu/DataRoad/mem/ext_control/DataOut[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.794    26.597    cpu/DataRoad/mem/ext_control/DataOut[0]_INST_0_i_1_n_0
    SLICE_X69Y107        LUT5 (Prop_lut5_I0_O)        0.124    26.721 r  cpu/DataRoad/mem/ext_control/DataOut[0]_INST_0/O
                         net (fo=2, routed)           0.681    27.402    cpu/DataRoad/EX_MEM/DataOut[0]
    SLICE_X70Y109        LUT6 (Prop_lut6_I1_O)        0.267    27.669 r  cpu/DataRoad/EX_MEM/regs_i_72/O
                         net (fo=1, routed)           0.332    28.001    cpu/DataRoad/MEM_WR/p_0_in[0]
    SLICE_X70Y109        LUT5 (Prop_lut5_I2_O)        0.105    28.106 r  cpu/DataRoad/MEM_WR/regs_i_64/O
                         net (fo=1, routed)           0.646    28.752    cpu/DataRoad/MEM_WR/real_DataOut__124[0]
    SLICE_X71Y109        LUT3 (Prop_lut3_I0_O)        0.105    28.857 r  cpu/DataRoad/MEM_WR/regs_i_32/O
                         net (fo=37, routed)          0.517    29.374    cpu/DataRoad/EX_MEM/last_before_last_alu_result[0]
    SLICE_X65Y108        LUT6 (Prop_lut6_I5_O)        0.105    29.479 r  cpu/DataRoad/EX_MEM/q[53]_i_4/O
                         net (fo=9, routed)           1.070    30.549    cpu/DataRoad/EX_MEM/q_reg[37]_0
    SLICE_X58Y117        LUT6 (Prop_lut6_I0_O)        0.105    30.654 r  cpu/DataRoad/EX_MEM/q[68]_i_35/O
                         net (fo=4, routed)           0.467    31.121    cpu/DataRoad/EX_MEM/q[68]_i_35_n_0
    SLICE_X60Y118        LUT6 (Prop_lut6_I1_O)        0.105    31.226 r  cpu/DataRoad/EX_MEM/q[60]_i_18/O
                         net (fo=4, routed)           0.559    31.785    cpu/DataRoad/EX_MEM/q[60]_i_18_n_0
    SLICE_X60Y116        LUT6 (Prop_lut6_I3_O)        0.105    31.890 r  cpu/DataRoad/EX_MEM/q[59]_i_5/O
                         net (fo=2, routed)           0.269    32.159    cpu/DataRoad/ID_EX/q_reg[39]_1[8]
    SLICE_X61Y116        LUT6 (Prop_lut6_I2_O)        0.105    32.264 r  cpu/DataRoad/ID_EX/q[59]_i_2/O
                         net (fo=1, routed)           0.326    32.589    cpu/DataRoad/ID_EX/Shift_Lui_result[22]
    SLICE_X59Y115        LUT5 (Prop_lut5_I0_O)        0.105    32.694 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=3, routed)           0.355    33.050    cpu/DataRoad/ID_EX/alu_result[22]
    SLICE_X59Y115        LUT2 (Prop_lut2_I1_O)        0.108    33.158 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=162, routed)         0.767    33.925    cpu/DataRoad/ID_EX/read_base
    SLICE_X66Y115        LUT3 (Prop_lut3_I1_O)        0.267    34.192 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           1.411    35.603    cpu/DataRoad/ID_EX/en
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    35.684 r  cpu/DataRoad/ID_EX/en_BUFG_inst/O
                         net (fo=90, routed)          1.659    37.342    cpu/DataRoad/pc/en
    SLICE_X62Y100        LUT5 (Prop_lut5_I3_O)        0.105    37.447 r  cpu/DataRoad/pc/physical_pc[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.646    38.093    cpu/DataRoad/pc/new_pc_branch[4]
    SLICE_X61Y102        LUT3 (Prop_lut3_I2_O)        0.105    38.198 r  cpu/DataRoad/pc/physical_pc[2]_INST_0/O
                         net (fo=1, routed)           0.513    38.712    cpu/DataRoad/EX_MEM/physical_pc[2]
    SLICE_X58Y103        LUT3 (Prop_lut3_I1_O)        0.124    38.836 r  cpu/DataRoad/EX_MEM/base_addr[2]_i_1/O
                         net (fo=1, routed)           0.000    38.836    cpu/DataRoad/base_control/D[2]
    SLICE_X58Y103        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.299    41.301    cpu/DataRoad/base_control/clk_out1
    SLICE_X58Y103        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[2]/C
                         clock pessimism              0.000    41.301    
                         clock uncertainty           -0.287    41.014    
    SLICE_X58Y103        FDCE (Setup_fdce_C_D)        0.069    41.083    cpu/DataRoad/base_control/base_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         41.083    
                         arrival time                         -38.836    
  -------------------------------------------------------------------
                         slack                                  2.247    

Slack (MET) :             2.266ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/base_control/base_addr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        13.967ns  (logic 2.561ns (18.335%)  route 11.406ns (81.665%))
  Logic Levels:           17  (BUFG=1 LUT2=1 LUT3=5 LUT5=4 LUT6=6)
  Clock Path Skew:        -3.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 41.301 - 40.000 ) 
    Source Clock Delay      (SCD):    4.850ns = ( 24.850 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.548    24.850    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X72Y99         FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y99         FDRE (Prop_fdre_C_Q)         0.433    25.283 r  cpu/DataRoad/mem/ext_control/dataout_reg[0]/Q
                         net (fo=1, routed)           0.415    25.698    cpu/DataRoad/mem/ext_control/dataout[0]
    SLICE_X72Y99         LUT3 (Prop_lut3_I0_O)        0.105    25.803 r  cpu/DataRoad/mem/ext_control/DataOut[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.794    26.597    cpu/DataRoad/mem/ext_control/DataOut[0]_INST_0_i_1_n_0
    SLICE_X69Y107        LUT5 (Prop_lut5_I0_O)        0.124    26.721 r  cpu/DataRoad/mem/ext_control/DataOut[0]_INST_0/O
                         net (fo=2, routed)           0.681    27.402    cpu/DataRoad/EX_MEM/DataOut[0]
    SLICE_X70Y109        LUT6 (Prop_lut6_I1_O)        0.267    27.669 r  cpu/DataRoad/EX_MEM/regs_i_72/O
                         net (fo=1, routed)           0.332    28.001    cpu/DataRoad/MEM_WR/p_0_in[0]
    SLICE_X70Y109        LUT5 (Prop_lut5_I2_O)        0.105    28.106 r  cpu/DataRoad/MEM_WR/regs_i_64/O
                         net (fo=1, routed)           0.646    28.752    cpu/DataRoad/MEM_WR/real_DataOut__124[0]
    SLICE_X71Y109        LUT3 (Prop_lut3_I0_O)        0.105    28.857 r  cpu/DataRoad/MEM_WR/regs_i_32/O
                         net (fo=37, routed)          0.517    29.374    cpu/DataRoad/EX_MEM/last_before_last_alu_result[0]
    SLICE_X65Y108        LUT6 (Prop_lut6_I5_O)        0.105    29.479 r  cpu/DataRoad/EX_MEM/q[53]_i_4/O
                         net (fo=9, routed)           1.070    30.549    cpu/DataRoad/EX_MEM/q_reg[37]_0
    SLICE_X58Y117        LUT6 (Prop_lut6_I0_O)        0.105    30.654 r  cpu/DataRoad/EX_MEM/q[68]_i_35/O
                         net (fo=4, routed)           0.467    31.121    cpu/DataRoad/EX_MEM/q[68]_i_35_n_0
    SLICE_X60Y118        LUT6 (Prop_lut6_I1_O)        0.105    31.226 r  cpu/DataRoad/EX_MEM/q[60]_i_18/O
                         net (fo=4, routed)           0.559    31.785    cpu/DataRoad/EX_MEM/q[60]_i_18_n_0
    SLICE_X60Y116        LUT6 (Prop_lut6_I3_O)        0.105    31.890 r  cpu/DataRoad/EX_MEM/q[59]_i_5/O
                         net (fo=2, routed)           0.269    32.159    cpu/DataRoad/ID_EX/q_reg[39]_1[8]
    SLICE_X61Y116        LUT6 (Prop_lut6_I2_O)        0.105    32.264 r  cpu/DataRoad/ID_EX/q[59]_i_2/O
                         net (fo=1, routed)           0.326    32.589    cpu/DataRoad/ID_EX/Shift_Lui_result[22]
    SLICE_X59Y115        LUT5 (Prop_lut5_I0_O)        0.105    32.694 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=3, routed)           0.355    33.050    cpu/DataRoad/ID_EX/alu_result[22]
    SLICE_X59Y115        LUT2 (Prop_lut2_I1_O)        0.108    33.158 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=162, routed)         0.767    33.925    cpu/DataRoad/ID_EX/read_base
    SLICE_X66Y115        LUT3 (Prop_lut3_I1_O)        0.267    34.192 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           1.411    35.603    cpu/DataRoad/ID_EX/en
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    35.684 r  cpu/DataRoad/ID_EX/en_BUFG_inst/O
                         net (fo=90, routed)          1.617    37.301    cpu/DataRoad/pc/en
    SLICE_X65Y102        LUT5 (Prop_lut5_I3_O)        0.105    37.406 r  cpu/DataRoad/pc/physical_pc[4]_INST_0_i_1/O
                         net (fo=2, routed)           0.364    37.770    cpu/DataRoad/pc/new_pc_branch[6]
    SLICE_X66Y102        LUT3 (Prop_lut3_I2_O)        0.105    37.875 r  cpu/DataRoad/pc/physical_pc[4]_INST_0/O
                         net (fo=1, routed)           0.816    38.691    cpu/DataRoad/EX_MEM/physical_pc[4]
    SLICE_X59Y102        LUT3 (Prop_lut3_I1_O)        0.126    38.817 r  cpu/DataRoad/EX_MEM/base_addr[4]_i_1/O
                         net (fo=1, routed)           0.000    38.817    cpu/DataRoad/base_control/D[4]
    SLICE_X59Y102        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.299    41.301    cpu/DataRoad/base_control/clk_out1
    SLICE_X59Y102        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[4]/C
                         clock pessimism              0.000    41.301    
                         clock uncertainty           -0.287    41.014    
    SLICE_X59Y102        FDCE (Setup_fdce_C_D)        0.069    41.083    cpu/DataRoad/base_control/base_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         41.083    
                         arrival time                         -38.817    
  -------------------------------------------------------------------
                         slack                                  2.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.609ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/regs/Registers_reg[2][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.291ns  (logic 0.302ns (23.402%)  route 0.989ns (76.598%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.579     1.526    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X72Y103        FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y103        FDRE (Prop_fdre_C_Q)         0.164     1.690 r  cpu/DataRoad/mem/ext_control/dataout_reg[7]/Q
                         net (fo=1, routed)           0.149     1.839    cpu/DataRoad/mem/ext_control/dataout[7]
    SLICE_X72Y103        LUT5 (Prop_lut5_I2_O)        0.045     1.884 r  cpu/DataRoad/mem/ext_control/DataOut[7]_INST_0/O
                         net (fo=2, routed)           0.273     2.157    cpu/DataRoad/MEM_WR/DataOut[7]
    SLICE_X70Y109        LUT5 (Prop_lut5_I4_O)        0.045     2.202 r  cpu/DataRoad/MEM_WR/regs_i_57/O
                         net (fo=1, routed)           0.144     2.346    cpu/DataRoad/MEM_WR/real_DataOut__124[7]
    SLICE_X70Y109        LUT3 (Prop_lut3_I0_O)        0.048     2.394 r  cpu/DataRoad/MEM_WR/regs_i_25/O
                         net (fo=37, routed)          0.422     2.816    cpu/DataRoad/regs/busW[7]
    SLICE_X64Y97         FDCE                                         r  cpu/DataRoad/regs/Registers_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        0.922     0.924    cpu/DataRoad/regs/clk
    SLICE_X64Y97         FDCE                                         r  cpu/DataRoad/regs/Registers_reg[2][7]/C
                         clock pessimism              0.000     0.924    
                         clock uncertainty            0.287     1.210    
    SLICE_X64Y97         FDCE (Hold_fdce_C_D)        -0.003     1.207    cpu/DataRoad/regs/Registers_reg[2][7]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           2.816    
  -------------------------------------------------------------------
                         slack                                  1.609    

Slack (MET) :             1.646ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/regs/Registers_reg[1][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.302ns (22.747%)  route 1.026ns (77.253%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.579     1.526    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X72Y103        FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y103        FDRE (Prop_fdre_C_Q)         0.164     1.690 r  cpu/DataRoad/mem/ext_control/dataout_reg[7]/Q
                         net (fo=1, routed)           0.149     1.839    cpu/DataRoad/mem/ext_control/dataout[7]
    SLICE_X72Y103        LUT5 (Prop_lut5_I2_O)        0.045     1.884 r  cpu/DataRoad/mem/ext_control/DataOut[7]_INST_0/O
                         net (fo=2, routed)           0.273     2.157    cpu/DataRoad/MEM_WR/DataOut[7]
    SLICE_X70Y109        LUT5 (Prop_lut5_I4_O)        0.045     2.202 r  cpu/DataRoad/MEM_WR/regs_i_57/O
                         net (fo=1, routed)           0.144     2.346    cpu/DataRoad/MEM_WR/real_DataOut__124[7]
    SLICE_X70Y109        LUT3 (Prop_lut3_I0_O)        0.048     2.394 r  cpu/DataRoad/MEM_WR/regs_i_25/O
                         net (fo=37, routed)          0.459     2.853    cpu/DataRoad/regs/busW[7]
    SLICE_X67Y95         FDCE                                         r  cpu/DataRoad/regs/Registers_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        0.919     0.921    cpu/DataRoad/regs/clk
    SLICE_X67Y95         FDCE                                         r  cpu/DataRoad/regs/Registers_reg[1][7]/C
                         clock pessimism              0.000     0.921    
                         clock uncertainty            0.287     1.207    
    SLICE_X67Y95         FDCE (Hold_fdce_C_D)         0.000     1.207    cpu/DataRoad/regs/Registers_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           2.853    
  -------------------------------------------------------------------
                         slack                                  1.646    

Slack (MET) :             1.672ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/regs/Registers_reg[7][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 0.276ns (19.305%)  route 1.154ns (80.695%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.580     1.527    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X71Y102        FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y102        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  cpu/DataRoad/mem/ext_control/dataout_reg[8]/Q
                         net (fo=1, routed)           0.107     1.774    cpu/DataRoad/mem/ext_control/dataout[8]
    SLICE_X71Y102        LUT5 (Prop_lut5_I2_O)        0.045     1.819 r  cpu/DataRoad/mem/ext_control/DataOut[8]_INST_0/O
                         net (fo=2, routed)           0.290     2.109    cpu/DataRoad/MEM_WR/DataOut[8]
    SLICE_X67Y110        LUT5 (Prop_lut5_I4_O)        0.045     2.154 r  cpu/DataRoad/MEM_WR/regs_i_56/O
                         net (fo=1, routed)           0.199     2.353    cpu/DataRoad/MEM_WR/real_DataOut__124[8]
    SLICE_X66Y110        LUT3 (Prop_lut3_I0_O)        0.045     2.398 r  cpu/DataRoad/MEM_WR/regs_i_24/O
                         net (fo=37, routed)          0.559     2.956    cpu/DataRoad/regs/busW[8]
    SLICE_X58Y96         FDCE                                         r  cpu/DataRoad/regs/Registers_reg[7][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        0.924     0.926    cpu/DataRoad/regs/clk
    SLICE_X58Y96         FDCE                                         r  cpu/DataRoad/regs/Registers_reg[7][8]/C
                         clock pessimism              0.000     0.926    
                         clock uncertainty            0.287     1.212    
    SLICE_X58Y96         FDCE (Hold_fdce_C_D)         0.072     1.284    cpu/DataRoad/regs/Registers_reg[7][8]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           2.956    
  -------------------------------------------------------------------
                         slack                                  1.672    

Slack (MET) :             1.680ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/regs/Registers_reg[7][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.299ns (20.936%)  route 1.129ns (79.064%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.580     1.527    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X72Y100        FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y100        FDRE (Prop_fdre_C_Q)         0.164     1.691 r  cpu/DataRoad/mem/ext_control/dataout_reg[4]/Q
                         net (fo=1, routed)           0.112     1.803    cpu/DataRoad/mem/ext_control/dataout[4]
    SLICE_X72Y100        LUT5 (Prop_lut5_I2_O)        0.045     1.848 r  cpu/DataRoad/mem/ext_control/DataOut[4]_INST_0/O
                         net (fo=2, routed)           0.288     2.135    cpu/DataRoad/MEM_WR/DataOut[4]
    SLICE_X72Y107        LUT5 (Prop_lut5_I4_O)        0.045     2.180 r  cpu/DataRoad/MEM_WR/regs_i_60/O
                         net (fo=1, routed)           0.192     2.373    cpu/DataRoad/MEM_WR/real_DataOut__124[4]
    SLICE_X68Y107        LUT3 (Prop_lut3_I0_O)        0.045     2.418 r  cpu/DataRoad/MEM_WR/regs_i_28/O
                         net (fo=37, routed)          0.537     2.955    cpu/DataRoad/regs/busW[4]
    SLICE_X62Y98         FDCE                                         r  cpu/DataRoad/regs/Registers_reg[7][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        0.923     0.925    cpu/DataRoad/regs/clk
    SLICE_X62Y98         FDCE                                         r  cpu/DataRoad/regs/Registers_reg[7][4]/C
                         clock pessimism              0.000     0.925    
                         clock uncertainty            0.287     1.211    
    SLICE_X62Y98         FDCE (Hold_fdce_C_D)         0.063     1.274    cpu/DataRoad/regs/Registers_reg[7][4]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           2.955    
  -------------------------------------------------------------------
                         slack                                  1.680    

Slack (MET) :             1.729ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/regs/Registers_reg[12][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.476ns  (logic 0.299ns (20.253%)  route 1.177ns (79.747%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.580     1.527    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X72Y101        FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y101        FDRE (Prop_fdre_C_Q)         0.164     1.691 r  cpu/DataRoad/mem/ext_control/dataout_reg[2]/Q
                         net (fo=1, routed)           0.112     1.803    cpu/DataRoad/mem/ext_control/dataout[2]
    SLICE_X72Y101        LUT5 (Prop_lut5_I2_O)        0.045     1.848 r  cpu/DataRoad/mem/ext_control/DataOut[2]_INST_0/O
                         net (fo=2, routed)           0.263     2.111    cpu/DataRoad/MEM_WR/DataOut[2]
    SLICE_X72Y105        LUT5 (Prop_lut5_I4_O)        0.045     2.156 r  cpu/DataRoad/MEM_WR/regs_i_62/O
                         net (fo=1, routed)           0.243     2.399    cpu/DataRoad/MEM_WR/real_DataOut__124[2]
    SLICE_X68Y107        LUT3 (Prop_lut3_I0_O)        0.045     2.444 r  cpu/DataRoad/MEM_WR/regs_i_30/O
                         net (fo=37, routed)          0.559     3.003    cpu/DataRoad/regs/busW[2]
    SLICE_X62Y97         FDCE                                         r  cpu/DataRoad/regs/Registers_reg[12][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        0.923     0.925    cpu/DataRoad/regs/clk
    SLICE_X62Y97         FDCE                                         r  cpu/DataRoad/regs/Registers_reg[12][2]/C
                         clock pessimism              0.000     0.925    
                         clock uncertainty            0.287     1.211    
    SLICE_X62Y97         FDCE (Hold_fdce_C_D)         0.063     1.274    cpu/DataRoad/regs/Registers_reg[12][2]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           3.003    
  -------------------------------------------------------------------
                         slack                                  1.729    

Slack (MET) :             1.729ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/regs/Registers_reg[9][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.418ns  (logic 0.299ns (21.087%)  route 1.119ns (78.913%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.646     1.593    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X72Y99         FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y99         FDRE (Prop_fdre_C_Q)         0.164     1.757 r  cpu/DataRoad/mem/ext_control/dataout_reg[15]/Q
                         net (fo=1, routed)           0.112     1.869    cpu/DataRoad/mem/ext_control/dataout[15]
    SLICE_X72Y99         LUT5 (Prop_lut5_I2_O)        0.045     1.914 r  cpu/DataRoad/mem/ext_control/DataOut[15]_INST_0/O
                         net (fo=2, routed)           0.280     2.195    cpu/DataRoad/MEM_WR/DataOut[15]
    SLICE_X71Y107        LUT5 (Prop_lut5_I4_O)        0.045     2.240 r  cpu/DataRoad/MEM_WR/regs_i_49/O
                         net (fo=1, routed)           0.211     2.451    cpu/DataRoad/MEM_WR/real_DataOut__124[15]
    SLICE_X71Y107        LUT3 (Prop_lut3_I0_O)        0.045     2.496 r  cpu/DataRoad/MEM_WR/regs_i_17/O
                         net (fo=37, routed)          0.516     3.011    cpu/DataRoad/regs/busW[15]
    SLICE_X65Y97         FDCE                                         r  cpu/DataRoad/regs/Registers_reg[9][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        0.922     0.924    cpu/DataRoad/regs/clk
    SLICE_X65Y97         FDCE                                         r  cpu/DataRoad/regs/Registers_reg[9][15]/C
                         clock pessimism              0.000     0.924    
                         clock uncertainty            0.287     1.210    
    SLICE_X65Y97         FDCE (Hold_fdce_C_D)         0.072     1.282    cpu/DataRoad/regs/Registers_reg[9][15]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           3.011    
  -------------------------------------------------------------------
                         slack                                  1.729    

Slack (MET) :             1.735ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/MEM_WR/q_reg[79]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.321ns (22.778%)  route 1.088ns (77.222%))
  Logic Levels:           4  (LUT3=2 LUT5=2)
  Clock Path Skew:        -0.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.580     1.527    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X71Y102        FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y102        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  cpu/DataRoad/mem/ext_control/dataout_reg[8]/Q
                         net (fo=1, routed)           0.107     1.774    cpu/DataRoad/mem/ext_control/dataout[8]
    SLICE_X71Y102        LUT5 (Prop_lut5_I2_O)        0.045     1.819 r  cpu/DataRoad/mem/ext_control/DataOut[8]_INST_0/O
                         net (fo=2, routed)           0.290     2.109    cpu/DataRoad/MEM_WR/DataOut[8]
    SLICE_X67Y110        LUT5 (Prop_lut5_I4_O)        0.045     2.154 r  cpu/DataRoad/MEM_WR/regs_i_56/O
                         net (fo=1, routed)           0.199     2.353    cpu/DataRoad/MEM_WR/real_DataOut__124[8]
    SLICE_X66Y110        LUT3 (Prop_lut3_I0_O)        0.045     2.398 r  cpu/DataRoad/MEM_WR/regs_i_24/O
                         net (fo=37, routed)          0.371     2.769    cpu/DataRoad/EX_MEM/last_before_last_alu_result[8]
    SLICE_X67Y109        LUT3 (Prop_lut3_I0_O)        0.045     2.814 r  cpu/DataRoad/EX_MEM/mem_i_24/O
                         net (fo=2, routed)           0.122     2.936    cpu/DataRoad/MEM_WR/DataIn[8]
    SLICE_X67Y110        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        0.847     0.849    cpu/DataRoad/MEM_WR/clk_out1
    SLICE_X67Y110        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[79]/C
                         clock pessimism              0.000     0.849    
                         clock uncertainty            0.287     1.135    
    SLICE_X67Y110        FDCE (Hold_fdce_C_D)         0.066     1.201    cpu/DataRoad/MEM_WR/q_reg[79]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           2.936    
  -------------------------------------------------------------------
                         slack                                  1.735    

Slack (MET) :             1.765ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/regs/Registers_reg[9][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 0.277ns (18.950%)  route 1.185ns (81.050%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.580     1.527    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X71Y102        FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y102        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  cpu/DataRoad/mem/ext_control/dataout_reg[6]/Q
                         net (fo=1, routed)           0.107     1.775    cpu/DataRoad/mem/ext_control/dataout[6]
    SLICE_X71Y102        LUT5 (Prop_lut5_I2_O)        0.045     1.820 r  cpu/DataRoad/mem/ext_control/DataOut[6]_INST_0/O
                         net (fo=2, routed)           0.202     2.022    cpu/DataRoad/MEM_WR/DataOut[6]
    SLICE_X71Y105        LUT5 (Prop_lut5_I4_O)        0.045     2.067 r  cpu/DataRoad/MEM_WR/regs_i_58/O
                         net (fo=1, routed)           0.193     2.260    cpu/DataRoad/MEM_WR/real_DataOut__124[6]
    SLICE_X71Y107        LUT3 (Prop_lut3_I0_O)        0.046     2.306 r  cpu/DataRoad/MEM_WR/regs_i_26/O
                         net (fo=37, routed)          0.682     2.988    cpu/DataRoad/regs/busW[6]
    SLICE_X65Y97         FDCE                                         r  cpu/DataRoad/regs/Registers_reg[9][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        0.922     0.924    cpu/DataRoad/regs/clk
    SLICE_X65Y97         FDCE                                         r  cpu/DataRoad/regs/Registers_reg[9][6]/C
                         clock pessimism              0.000     0.924    
                         clock uncertainty            0.287     1.210    
    SLICE_X65Y97         FDCE (Hold_fdce_C_D)         0.013     1.223    cpu/DataRoad/regs/Registers_reg[9][6]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           2.988    
  -------------------------------------------------------------------
                         slack                                  1.765    

Slack (MET) :             1.774ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/regs/Registers_reg[5][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.456ns  (logic 0.302ns (20.741%)  route 1.154ns (79.259%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.579     1.526    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X72Y103        FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y103        FDRE (Prop_fdre_C_Q)         0.164     1.690 r  cpu/DataRoad/mem/ext_control/dataout_reg[7]/Q
                         net (fo=1, routed)           0.149     1.839    cpu/DataRoad/mem/ext_control/dataout[7]
    SLICE_X72Y103        LUT5 (Prop_lut5_I2_O)        0.045     1.884 r  cpu/DataRoad/mem/ext_control/DataOut[7]_INST_0/O
                         net (fo=2, routed)           0.273     2.157    cpu/DataRoad/MEM_WR/DataOut[7]
    SLICE_X70Y109        LUT5 (Prop_lut5_I4_O)        0.045     2.202 r  cpu/DataRoad/MEM_WR/regs_i_57/O
                         net (fo=1, routed)           0.144     2.346    cpu/DataRoad/MEM_WR/real_DataOut__124[7]
    SLICE_X70Y109        LUT3 (Prop_lut3_I0_O)        0.048     2.394 r  cpu/DataRoad/MEM_WR/regs_i_25/O
                         net (fo=37, routed)          0.588     2.982    cpu/DataRoad/regs/busW[7]
    SLICE_X62Y95         FDCE                                         r  cpu/DataRoad/regs/Registers_reg[5][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        0.922     0.924    cpu/DataRoad/regs/clk
    SLICE_X62Y95         FDCE                                         r  cpu/DataRoad/regs/Registers_reg[5][7]/C
                         clock pessimism              0.000     0.924    
                         clock uncertainty            0.287     1.210    
    SLICE_X62Y95         FDCE (Hold_fdce_C_D)        -0.003     1.207    cpu/DataRoad/regs/Registers_reg[5][7]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           2.982    
  -------------------------------------------------------------------
                         slack                                  1.774    

Slack (MET) :             1.775ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/regs/Registers_reg[5][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.466ns  (logic 0.277ns (18.896%)  route 1.189ns (81.104%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.606ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.580     1.527    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X71Y102        FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y102        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  cpu/DataRoad/mem/ext_control/dataout_reg[6]/Q
                         net (fo=1, routed)           0.107     1.775    cpu/DataRoad/mem/ext_control/dataout[6]
    SLICE_X71Y102        LUT5 (Prop_lut5_I2_O)        0.045     1.820 r  cpu/DataRoad/mem/ext_control/DataOut[6]_INST_0/O
                         net (fo=2, routed)           0.202     2.022    cpu/DataRoad/MEM_WR/DataOut[6]
    SLICE_X71Y105        LUT5 (Prop_lut5_I4_O)        0.045     2.067 r  cpu/DataRoad/MEM_WR/regs_i_58/O
                         net (fo=1, routed)           0.193     2.260    cpu/DataRoad/MEM_WR/real_DataOut__124[6]
    SLICE_X71Y107        LUT3 (Prop_lut3_I0_O)        0.046     2.306 r  cpu/DataRoad/MEM_WR/regs_i_26/O
                         net (fo=37, routed)          0.687     2.993    cpu/DataRoad/regs/busW[6]
    SLICE_X67Y94         FDCE                                         r  cpu/DataRoad/regs/Registers_reg[5][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        0.919     0.921    cpu/DataRoad/regs/clk
    SLICE_X67Y94         FDCE                                         r  cpu/DataRoad/regs/Registers_reg[5][6]/C
                         clock pessimism              0.000     0.921    
                         clock uncertainty            0.287     1.207    
    SLICE_X67Y94         FDCE (Hold_fdce_C_D)         0.010     1.217    cpu/DataRoad/regs/Registers_reg[5][6]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           2.993    
  -------------------------------------------------------------------
                         slack                                  1.775    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.876ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.876ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.922ns  (logic 0.398ns (43.171%)  route 0.524ns (56.829%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y77                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X22Y77         FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.524     0.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X23Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X23Y77         FDCE (Setup_fdce_C_D)       -0.202    32.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.798    
                         arrival time                          -0.922    
  -------------------------------------------------------------------
                         slack                                 31.876    

Slack (MET) :             31.948ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.844ns  (logic 0.348ns (41.227%)  route 0.496ns (58.773%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X33Y69         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.496     0.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X34Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X34Y69         FDCE (Setup_fdce_C_D)       -0.208    32.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.792    
                         arrival time                          -0.844    
  -------------------------------------------------------------------
                         slack                                 31.948    

Slack (MET) :             31.996ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.971ns  (logic 0.379ns (39.037%)  route 0.592ns (60.963%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X31Y69         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.592     0.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X36Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X36Y69         FDCE (Setup_fdce_C_D)       -0.033    32.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.967    
                         arrival time                          -0.971    
  -------------------------------------------------------------------
                         slack                                 31.996    

Slack (MET) :             32.014ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.911ns  (logic 0.433ns (47.532%)  route 0.478ns (52.468%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y76                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X22Y76         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.478     0.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X23Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X23Y76         FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.911    
  -------------------------------------------------------------------
                         slack                                 32.014    

Slack (MET) :             32.044ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.883ns  (logic 0.433ns (49.030%)  route 0.450ns (50.970%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y77                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X22Y77         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.450     0.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X24Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X24Y77         FDCE (Setup_fdce_C_D)       -0.073    32.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.927    
                         arrival time                          -0.883    
  -------------------------------------------------------------------
                         slack                                 32.044    

Slack (MET) :             32.057ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.868ns  (logic 0.433ns (49.862%)  route 0.435ns (50.138%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y77                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X22Y77         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.435     0.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X24Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X24Y77         FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.868    
  -------------------------------------------------------------------
                         slack                                 32.057    

Slack (MET) :             32.068ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.722ns  (logic 0.348ns (48.178%)  route 0.374ns (51.822%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X33Y69         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.374     0.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X34Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X34Y69         FDCE (Setup_fdce_C_D)       -0.210    32.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.790    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                 32.068    

Slack (MET) :             32.200ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.725ns  (logic 0.379ns (52.243%)  route 0.346ns (47.757%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X33Y69         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.346     0.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X34Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X34Y69         FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.725    
  -------------------------------------------------------------------
                         slack                                 32.200    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_50M

Setup :            0  Failing Endpoints,  Worst Slack       11.821ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.821ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[43]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.989ns  (logic 1.756ns (15.979%)  route 9.233ns (84.021%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        3.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.433ns = ( 24.433 - 20.000 ) 
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.402     1.405    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X62Y112        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y112        FDCE (Prop_fdce_C_Q)         0.398     1.803 f  cpu/DataRoad/EX_MEM/q_reg[43]/Q
                         net (fo=7, routed)           1.369     3.172    cpu/DataRoad/mem/Addr[6]
    SLICE_X59Y109        LUT4 (Prop_lut4_I1_O)        0.232     3.404 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_4/O
                         net (fo=1, routed)           0.591     3.995    cpu/DataRoad/mem/DataOut[31]_INST_0_i_4_n_0
    SLICE_X59Y109        LUT6 (Prop_lut6_I1_O)        0.105     4.100 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=33, routed)          1.355     5.455    cpu/DataRoad/mem/ext_control/regs_i_65_0
    SLICE_X72Y99         LUT5 (Prop_lut5_I3_O)        0.105     5.560 r  cpu/DataRoad/mem/ext_control/DataOut[15]_INST_0/O
                         net (fo=2, routed)           0.859     6.419    cpu/DataRoad/EX_MEM/DataOut[15]
    SLICE_X72Y107        LUT6 (Prop_lut6_I0_O)        0.105     6.524 r  cpu/DataRoad/EX_MEM/regs_i_65/O
                         net (fo=25, routed)          0.718     7.242    cpu/DataRoad/MEM_WR/p_0_in[7]
    SLICE_X70Y108        LUT5 (Prop_lut5_I2_O)        0.105     7.347 r  cpu/DataRoad/MEM_WR/regs_i_36/O
                         net (fo=1, routed)           0.605     7.951    cpu/DataRoad/MEM_WR/real_DataOut__124[28]
    SLICE_X66Y110        LUT3 (Prop_lut3_I0_O)        0.125     8.076 r  cpu/DataRoad/MEM_WR/regs_i_4/O
                         net (fo=37, routed)          1.645     9.721    cpu/DataRoad/EX_MEM/last_before_last_alu_result[28]
    SLICE_X61Y108        LUT3 (Prop_lut3_I0_O)        0.284    10.005 r  cpu/DataRoad/EX_MEM/mem_i_4/O
                         net (fo=2, routed)           2.092    12.097    cpu/DataRoad/mem/ext_control/DataIn[28]
    SLICE_X67Y107        LUT3 (Prop_lut3_I2_O)        0.297    12.394 r  cpu/DataRoad/mem/ext_control/ext_datain[28]_i_1/O
                         net (fo=1, routed)           0.000    12.394    cpu/DataRoad/mem/ext_control/real_DataIn[28]
    SLICE_X67Y107        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.294    24.433    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X67Y107        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[28]/C
                         clock pessimism              0.000    24.433    
                         clock uncertainty           -0.287    24.146    
    SLICE_X67Y107        FDRE (Setup_fdre_C_D)        0.069    24.215    cpu/DataRoad/mem/ext_control/ext_datain_reg[28]
  -------------------------------------------------------------------
                         required time                         24.215    
                         arrival time                         -12.394    
  -------------------------------------------------------------------
                         slack                                 11.821    

Slack (MET) :             12.200ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[43]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.611ns  (logic 1.722ns (16.229%)  route 8.889ns (83.771%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        3.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.433ns = ( 24.433 - 20.000 ) 
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.402     1.405    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X62Y112        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y112        FDCE (Prop_fdce_C_Q)         0.398     1.803 f  cpu/DataRoad/EX_MEM/q_reg[43]/Q
                         net (fo=7, routed)           1.369     3.172    cpu/DataRoad/mem/Addr[6]
    SLICE_X59Y109        LUT4 (Prop_lut4_I1_O)        0.232     3.404 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_4/O
                         net (fo=1, routed)           0.591     3.995    cpu/DataRoad/mem/DataOut[31]_INST_0_i_4_n_0
    SLICE_X59Y109        LUT6 (Prop_lut6_I1_O)        0.105     4.100 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=33, routed)          1.355     5.455    cpu/DataRoad/mem/ext_control/regs_i_65_0
    SLICE_X72Y99         LUT5 (Prop_lut5_I3_O)        0.105     5.560 r  cpu/DataRoad/mem/ext_control/DataOut[15]_INST_0/O
                         net (fo=2, routed)           0.859     6.419    cpu/DataRoad/EX_MEM/DataOut[15]
    SLICE_X72Y107        LUT6 (Prop_lut6_I0_O)        0.105     6.524 r  cpu/DataRoad/EX_MEM/regs_i_65/O
                         net (fo=25, routed)          0.661     7.185    cpu/DataRoad/MEM_WR/p_0_in[7]
    SLICE_X70Y109        LUT5 (Prop_lut5_I2_O)        0.105     7.290 r  cpu/DataRoad/MEM_WR/regs_i_57/O
                         net (fo=1, routed)           0.357     7.647    cpu/DataRoad/MEM_WR/real_DataOut__124[7]
    SLICE_X70Y109        LUT3 (Prop_lut3_I0_O)        0.105     7.752 r  cpu/DataRoad/MEM_WR/regs_i_25/O
                         net (fo=37, routed)          1.403     9.155    cpu/DataRoad/EX_MEM/last_before_last_alu_result[7]
    SLICE_X67Y109        LUT3 (Prop_lut3_I0_O)        0.278     9.433 r  cpu/DataRoad/EX_MEM/mem_i_25/O
                         net (fo=5, routed)           2.294    11.727    cpu/DataRoad/mem/ext_control/DataIn[7]
    SLICE_X67Y105        LUT3 (Prop_lut3_I0_O)        0.289    12.016 r  cpu/DataRoad/mem/ext_control/ext_datain[15]_i_1/O
                         net (fo=1, routed)           0.000    12.016    cpu/DataRoad/mem/ext_control/real_DataIn[15]
    SLICE_X67Y105        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.294    24.433    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X67Y105        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[15]/C
                         clock pessimism              0.000    24.433    
                         clock uncertainty           -0.287    24.146    
    SLICE_X67Y105        FDRE (Setup_fdre_C_D)        0.069    24.215    cpu/DataRoad/mem/ext_control/ext_datain_reg[15]
  -------------------------------------------------------------------
                         required time                         24.215    
                         arrival time                         -12.016    
  -------------------------------------------------------------------
                         slack                                 12.200    

Slack (MET) :             12.262ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[43]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.548ns  (logic 1.762ns (16.705%)  route 8.786ns (83.295%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        3.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.432ns = ( 24.432 - 20.000 ) 
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.402     1.405    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X62Y112        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y112        FDCE (Prop_fdce_C_Q)         0.398     1.803 f  cpu/DataRoad/EX_MEM/q_reg[43]/Q
                         net (fo=7, routed)           1.369     3.172    cpu/DataRoad/mem/Addr[6]
    SLICE_X59Y109        LUT4 (Prop_lut4_I1_O)        0.232     3.404 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_4/O
                         net (fo=1, routed)           0.591     3.995    cpu/DataRoad/mem/DataOut[31]_INST_0_i_4_n_0
    SLICE_X59Y109        LUT6 (Prop_lut6_I1_O)        0.105     4.100 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=33, routed)          1.355     5.455    cpu/DataRoad/mem/ext_control/regs_i_65_0
    SLICE_X72Y99         LUT5 (Prop_lut5_I3_O)        0.105     5.560 r  cpu/DataRoad/mem/ext_control/DataOut[15]_INST_0/O
                         net (fo=2, routed)           0.859     6.419    cpu/DataRoad/EX_MEM/DataOut[15]
    SLICE_X72Y107        LUT6 (Prop_lut6_I0_O)        0.105     6.524 r  cpu/DataRoad/EX_MEM/regs_i_65/O
                         net (fo=25, routed)          0.758     7.282    cpu/DataRoad/MEM_WR/p_0_in[7]
    SLICE_X67Y112        LUT5 (Prop_lut5_I2_O)        0.105     7.387 r  cpu/DataRoad/MEM_WR/regs_i_40/O
                         net (fo=1, routed)           0.607     7.994    cpu/DataRoad/MEM_WR/real_DataOut__124[24]
    SLICE_X63Y112        LUT3 (Prop_lut3_I0_O)        0.128     8.122 r  cpu/DataRoad/MEM_WR/regs_i_8/O
                         net (fo=37, routed)          1.293     9.415    cpu/DataRoad/EX_MEM/last_before_last_alu_result[24]
    SLICE_X59Y111        LUT3 (Prop_lut3_I0_O)        0.289     9.704 r  cpu/DataRoad/EX_MEM/mem_i_8/O
                         net (fo=2, routed)           1.953    11.657    cpu/DataRoad/mem/ext_control/DataIn[24]
    SLICE_X67Y108        LUT3 (Prop_lut3_I2_O)        0.295    11.952 r  cpu/DataRoad/mem/ext_control/ext_datain[24]_i_1/O
                         net (fo=1, routed)           0.000    11.952    cpu/DataRoad/mem/ext_control/real_DataIn[24]
    SLICE_X67Y108        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.293    24.432    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X67Y108        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[24]/C
                         clock pessimism              0.000    24.432    
                         clock uncertainty           -0.287    24.145    
    SLICE_X67Y108        FDRE (Setup_fdre_C_D)        0.069    24.214    cpu/DataRoad/mem/ext_control/ext_datain_reg[24]
  -------------------------------------------------------------------
                         required time                         24.214    
                         arrival time                         -11.952    
  -------------------------------------------------------------------
                         slack                                 12.262    

Slack (MET) :             12.268ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[43]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.506ns  (logic 1.713ns (16.305%)  route 8.793ns (83.695%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        3.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.433ns = ( 24.433 - 20.000 ) 
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.402     1.405    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X62Y112        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y112        FDCE (Prop_fdce_C_Q)         0.398     1.803 f  cpu/DataRoad/EX_MEM/q_reg[43]/Q
                         net (fo=7, routed)           1.369     3.172    cpu/DataRoad/mem/Addr[6]
    SLICE_X59Y109        LUT4 (Prop_lut4_I1_O)        0.232     3.404 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_4/O
                         net (fo=1, routed)           0.591     3.995    cpu/DataRoad/mem/DataOut[31]_INST_0_i_4_n_0
    SLICE_X59Y109        LUT6 (Prop_lut6_I1_O)        0.105     4.100 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=33, routed)          1.355     5.455    cpu/DataRoad/mem/ext_control/regs_i_65_0
    SLICE_X72Y99         LUT5 (Prop_lut5_I3_O)        0.105     5.560 r  cpu/DataRoad/mem/ext_control/DataOut[15]_INST_0/O
                         net (fo=2, routed)           0.859     6.419    cpu/DataRoad/EX_MEM/DataOut[15]
    SLICE_X72Y107        LUT6 (Prop_lut6_I0_O)        0.105     6.524 r  cpu/DataRoad/EX_MEM/regs_i_65/O
                         net (fo=25, routed)          0.656     7.180    cpu/DataRoad/MEM_WR/p_0_in[7]
    SLICE_X70Y110        LUT5 (Prop_lut5_I2_O)        0.105     7.285 r  cpu/DataRoad/MEM_WR/regs_i_50/O
                         net (fo=1, routed)           0.750     8.035    cpu/DataRoad/MEM_WR/real_DataOut__124[14]
    SLICE_X63Y112        LUT3 (Prop_lut3_I0_O)        0.126     8.161 r  cpu/DataRoad/MEM_WR/regs_i_18/O
                         net (fo=37, routed)          1.228     9.389    cpu/DataRoad/EX_MEM/last_before_last_alu_result[14]
    SLICE_X67Y109        LUT3 (Prop_lut3_I0_O)        0.270     9.659 r  cpu/DataRoad/EX_MEM/mem_i_18/O
                         net (fo=2, routed)           1.985    11.644    cpu/DataRoad/mem/ext_control/DataIn[14]
    SLICE_X67Y105        LUT3 (Prop_lut3_I2_O)        0.267    11.911 r  cpu/DataRoad/mem/ext_control/ext_datain[14]_i_1/O
                         net (fo=1, routed)           0.000    11.911    cpu/DataRoad/mem/ext_control/real_DataIn[14]
    SLICE_X67Y105        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.294    24.433    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X67Y105        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[14]/C
                         clock pessimism              0.000    24.433    
                         clock uncertainty           -0.287    24.146    
    SLICE_X67Y105        FDRE (Setup_fdre_C_D)        0.032    24.178    cpu/DataRoad/mem/ext_control/ext_datain_reg[14]
  -------------------------------------------------------------------
                         required time                         24.178    
                         arrival time                         -11.911    
  -------------------------------------------------------------------
                         slack                                 12.268    

Slack (MET) :             12.305ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[43]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.505ns  (logic 1.537ns (14.631%)  route 8.968ns (85.369%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        3.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.433ns = ( 24.433 - 20.000 ) 
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.402     1.405    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X62Y112        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y112        FDCE (Prop_fdce_C_Q)         0.398     1.803 f  cpu/DataRoad/EX_MEM/q_reg[43]/Q
                         net (fo=7, routed)           1.369     3.172    cpu/DataRoad/mem/Addr[6]
    SLICE_X59Y109        LUT4 (Prop_lut4_I1_O)        0.232     3.404 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_4/O
                         net (fo=1, routed)           0.591     3.995    cpu/DataRoad/mem/DataOut[31]_INST_0_i_4_n_0
    SLICE_X59Y109        LUT6 (Prop_lut6_I1_O)        0.105     4.100 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=33, routed)          1.355     5.455    cpu/DataRoad/mem/ext_control/regs_i_65_0
    SLICE_X72Y99         LUT5 (Prop_lut5_I3_O)        0.105     5.560 r  cpu/DataRoad/mem/ext_control/DataOut[15]_INST_0/O
                         net (fo=2, routed)           0.859     6.419    cpu/DataRoad/EX_MEM/DataOut[15]
    SLICE_X72Y107        LUT6 (Prop_lut6_I0_O)        0.105     6.524 r  cpu/DataRoad/EX_MEM/regs_i_65/O
                         net (fo=25, routed)          0.660     7.184    cpu/DataRoad/MEM_WR/p_0_in[7]
    SLICE_X71Y108        LUT5 (Prop_lut5_I2_O)        0.105     7.289 r  cpu/DataRoad/MEM_WR/regs_i_35/O
                         net (fo=1, routed)           0.487     7.776    cpu/DataRoad/MEM_WR/real_DataOut__124[29]
    SLICE_X64Y108        LUT3 (Prop_lut3_I0_O)        0.105     7.881 r  cpu/DataRoad/MEM_WR/regs_i_3/O
                         net (fo=37, routed)          1.428     9.309    cpu/DataRoad/EX_MEM/last_before_last_alu_result[29]
    SLICE_X61Y108        LUT3 (Prop_lut3_I0_O)        0.264     9.573 r  cpu/DataRoad/EX_MEM/mem_i_3/O
                         net (fo=2, routed)           2.219    11.792    cpu/DataRoad/mem/ext_control/DataIn[29]
    SLICE_X67Y105        LUT3 (Prop_lut3_I2_O)        0.118    11.910 r  cpu/DataRoad/mem/ext_control/ext_datain[29]_i_1/O
                         net (fo=1, routed)           0.000    11.910    cpu/DataRoad/mem/ext_control/real_DataIn[29]
    SLICE_X67Y105        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.294    24.433    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X67Y105        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[29]/C
                         clock pessimism              0.000    24.433    
                         clock uncertainty           -0.287    24.146    
    SLICE_X67Y105        FDRE (Setup_fdre_C_D)        0.069    24.215    cpu/DataRoad/mem/ext_control/ext_datain_reg[29]
  -------------------------------------------------------------------
                         required time                         24.215    
                         arrival time                         -11.910    
  -------------------------------------------------------------------
                         slack                                 12.305    

Slack (MET) :             12.385ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[43]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.432ns  (logic 1.559ns (14.944%)  route 8.873ns (85.056%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        3.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.440ns = ( 24.440 - 20.000 ) 
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.402     1.405    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X62Y112        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y112        FDCE (Prop_fdce_C_Q)         0.398     1.803 f  cpu/DataRoad/EX_MEM/q_reg[43]/Q
                         net (fo=7, routed)           1.369     3.172    cpu/DataRoad/mem/Addr[6]
    SLICE_X59Y109        LUT4 (Prop_lut4_I1_O)        0.232     3.404 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_4/O
                         net (fo=1, routed)           0.591     3.995    cpu/DataRoad/mem/DataOut[31]_INST_0_i_4_n_0
    SLICE_X59Y109        LUT6 (Prop_lut6_I1_O)        0.105     4.100 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=33, routed)          1.355     5.455    cpu/DataRoad/mem/ext_control/regs_i_65_0
    SLICE_X72Y99         LUT5 (Prop_lut5_I3_O)        0.105     5.560 r  cpu/DataRoad/mem/ext_control/DataOut[15]_INST_0/O
                         net (fo=2, routed)           0.859     6.419    cpu/DataRoad/EX_MEM/DataOut[15]
    SLICE_X72Y107        LUT6 (Prop_lut6_I0_O)        0.105     6.524 r  cpu/DataRoad/EX_MEM/regs_i_65/O
                         net (fo=25, routed)          0.780     7.304    cpu/DataRoad/MEM_WR/p_0_in[7]
    SLICE_X69Y111        LUT5 (Prop_lut5_I2_O)        0.105     7.409 r  cpu/DataRoad/MEM_WR/regs_i_39/O
                         net (fo=1, routed)           0.591     8.000    cpu/DataRoad/MEM_WR/real_DataOut__124[25]
    SLICE_X63Y112        LUT3 (Prop_lut3_I0_O)        0.108     8.108 r  cpu/DataRoad/MEM_WR/regs_i_7/O
                         net (fo=37, routed)          1.399     9.507    cpu/DataRoad/EX_MEM/last_before_last_alu_result[25]
    SLICE_X59Y111        LUT3 (Prop_lut3_I0_O)        0.275     9.782 r  cpu/DataRoad/EX_MEM/mem_i_7/O
                         net (fo=2, routed)           1.929    11.711    cpu/DataRoad/mem/ext_control/DataIn[25]
    SLICE_X59Y103        LUT3 (Prop_lut3_I2_O)        0.126    11.837 r  cpu/DataRoad/mem/ext_control/ext_datain[25]_i_1/O
                         net (fo=1, routed)           0.000    11.837    cpu/DataRoad/mem/ext_control/real_DataIn[25]
    SLICE_X59Y103        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.301    24.440    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X59Y103        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[25]/C
                         clock pessimism              0.000    24.440    
                         clock uncertainty           -0.287    24.153    
    SLICE_X59Y103        FDRE (Setup_fdre_C_D)        0.069    24.222    cpu/DataRoad/mem/ext_control/ext_datain_reg[25]
  -------------------------------------------------------------------
                         required time                         24.222    
                         arrival time                         -11.837    
  -------------------------------------------------------------------
                         slack                                 12.385    

Slack (MET) :             12.430ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[43]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.387ns  (logic 1.567ns (15.085%)  route 8.820ns (84.915%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        3.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.440ns = ( 24.440 - 20.000 ) 
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.402     1.405    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X62Y112        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y112        FDCE (Prop_fdce_C_Q)         0.398     1.803 f  cpu/DataRoad/EX_MEM/q_reg[43]/Q
                         net (fo=7, routed)           1.369     3.172    cpu/DataRoad/mem/Addr[6]
    SLICE_X59Y109        LUT4 (Prop_lut4_I1_O)        0.232     3.404 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_4/O
                         net (fo=1, routed)           0.591     3.995    cpu/DataRoad/mem/DataOut[31]_INST_0_i_4_n_0
    SLICE_X59Y109        LUT6 (Prop_lut6_I1_O)        0.105     4.100 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=33, routed)          1.355     5.455    cpu/DataRoad/mem/ext_control/regs_i_65_0
    SLICE_X72Y99         LUT5 (Prop_lut5_I3_O)        0.105     5.560 r  cpu/DataRoad/mem/ext_control/DataOut[15]_INST_0/O
                         net (fo=2, routed)           0.859     6.419    cpu/DataRoad/EX_MEM/DataOut[15]
    SLICE_X72Y107        LUT6 (Prop_lut6_I0_O)        0.105     6.524 r  cpu/DataRoad/EX_MEM/regs_i_65/O
                         net (fo=25, routed)          0.587     7.111    cpu/DataRoad/MEM_WR/p_0_in[7]
    SLICE_X71Y107        LUT5 (Prop_lut5_I2_O)        0.105     7.216 r  cpu/DataRoad/MEM_WR/regs_i_34/O
                         net (fo=1, routed)           0.666     7.882    cpu/DataRoad/MEM_WR/real_DataOut__124[30]
    SLICE_X70Y109        LUT3 (Prop_lut3_I0_O)        0.105     7.987 r  cpu/DataRoad/MEM_WR/regs_i_2/O
                         net (fo=37, routed)          1.360     9.347    cpu/DataRoad/EX_MEM/last_before_last_alu_result[30]
    SLICE_X61Y108        LUT3 (Prop_lut3_I0_O)        0.124     9.471 r  cpu/DataRoad/EX_MEM/mem_i_2/O
                         net (fo=2, routed)           2.033    11.504    cpu/DataRoad/mem/ext_control/DataIn[30]
    SLICE_X59Y103        LUT3 (Prop_lut3_I2_O)        0.288    11.792 r  cpu/DataRoad/mem/ext_control/ext_datain[30]_i_1/O
                         net (fo=1, routed)           0.000    11.792    cpu/DataRoad/mem/ext_control/real_DataIn[30]
    SLICE_X59Y103        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.301    24.440    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X59Y103        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[30]/C
                         clock pessimism              0.000    24.440    
                         clock uncertainty           -0.287    24.153    
    SLICE_X59Y103        FDRE (Setup_fdre_C_D)        0.069    24.222    cpu/DataRoad/mem/ext_control/ext_datain_reg[30]
  -------------------------------------------------------------------
                         required time                         24.222    
                         arrival time                         -11.792    
  -------------------------------------------------------------------
                         slack                                 12.430    

Slack (MET) :             12.439ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[43]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.334ns  (logic 1.548ns (14.980%)  route 8.786ns (85.020%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        3.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.432ns = ( 24.432 - 20.000 ) 
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.402     1.405    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X62Y112        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y112        FDCE (Prop_fdce_C_Q)         0.398     1.803 f  cpu/DataRoad/EX_MEM/q_reg[43]/Q
                         net (fo=7, routed)           1.369     3.172    cpu/DataRoad/mem/Addr[6]
    SLICE_X59Y109        LUT4 (Prop_lut4_I1_O)        0.232     3.404 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_4/O
                         net (fo=1, routed)           0.591     3.995    cpu/DataRoad/mem/DataOut[31]_INST_0_i_4_n_0
    SLICE_X59Y109        LUT6 (Prop_lut6_I1_O)        0.105     4.100 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=33, routed)          1.355     5.455    cpu/DataRoad/mem/ext_control/regs_i_65_0
    SLICE_X72Y99         LUT5 (Prop_lut5_I3_O)        0.105     5.560 r  cpu/DataRoad/mem/ext_control/DataOut[15]_INST_0/O
                         net (fo=2, routed)           0.859     6.419    cpu/DataRoad/EX_MEM/DataOut[15]
    SLICE_X72Y107        LUT6 (Prop_lut6_I0_O)        0.105     6.524 r  cpu/DataRoad/EX_MEM/regs_i_65/O
                         net (fo=25, routed)          0.808     7.332    cpu/DataRoad/MEM_WR/p_0_in[7]
    SLICE_X69Y112        LUT5 (Prop_lut5_I2_O)        0.105     7.437 r  cpu/DataRoad/MEM_WR/regs_i_48/O
                         net (fo=1, routed)           0.603     8.040    cpu/DataRoad/MEM_WR/real_DataOut__124[16]
    SLICE_X63Y112        LUT3 (Prop_lut3_I0_O)        0.105     8.145 r  cpu/DataRoad/MEM_WR/regs_i_16/O
                         net (fo=37, routed)          1.266     9.411    cpu/DataRoad/EX_MEM/last_before_last_alu_result[16]
    SLICE_X59Y111        LUT3 (Prop_lut3_I0_O)        0.126     9.537 r  cpu/DataRoad/EX_MEM/mem_i_16/O
                         net (fo=2, routed)           1.935    11.472    cpu/DataRoad/mem/ext_control/DataIn[16]
    SLICE_X67Y108        LUT3 (Prop_lut3_I2_O)        0.267    11.739 r  cpu/DataRoad/mem/ext_control/ext_datain[16]_i_1/O
                         net (fo=1, routed)           0.000    11.739    cpu/DataRoad/mem/ext_control/real_DataIn[16]
    SLICE_X67Y108        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.293    24.432    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X67Y108        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[16]/C
                         clock pessimism              0.000    24.432    
                         clock uncertainty           -0.287    24.145    
    SLICE_X67Y108        FDRE (Setup_fdre_C_D)        0.032    24.177    cpu/DataRoad/mem/ext_control/ext_datain_reg[16]
  -------------------------------------------------------------------
                         required time                         24.177    
                         arrival time                         -11.739    
  -------------------------------------------------------------------
                         slack                                 12.439    

Slack (MET) :             12.445ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[43]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.068ns  (logic 1.433ns (14.234%)  route 8.635ns (85.766%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        3.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.433ns = ( 24.433 - 20.000 ) 
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.402     1.405    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X62Y112        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y112        FDCE (Prop_fdce_C_Q)         0.398     1.803 f  cpu/DataRoad/EX_MEM/q_reg[43]/Q
                         net (fo=7, routed)           1.369     3.172    cpu/DataRoad/mem/Addr[6]
    SLICE_X59Y109        LUT4 (Prop_lut4_I1_O)        0.232     3.404 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_4/O
                         net (fo=1, routed)           0.591     3.995    cpu/DataRoad/mem/DataOut[31]_INST_0_i_4_n_0
    SLICE_X59Y109        LUT6 (Prop_lut6_I1_O)        0.105     4.100 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=33, routed)          1.355     5.455    cpu/DataRoad/mem/ext_control/regs_i_65_0
    SLICE_X72Y99         LUT5 (Prop_lut5_I3_O)        0.105     5.560 r  cpu/DataRoad/mem/ext_control/DataOut[15]_INST_0/O
                         net (fo=2, routed)           0.859     6.419    cpu/DataRoad/EX_MEM/DataOut[15]
    SLICE_X72Y107        LUT6 (Prop_lut6_I0_O)        0.105     6.524 r  cpu/DataRoad/EX_MEM/regs_i_65/O
                         net (fo=25, routed)          0.661     7.185    cpu/DataRoad/MEM_WR/p_0_in[7]
    SLICE_X70Y109        LUT5 (Prop_lut5_I2_O)        0.105     7.290 r  cpu/DataRoad/MEM_WR/regs_i_57/O
                         net (fo=1, routed)           0.357     7.647    cpu/DataRoad/MEM_WR/real_DataOut__124[7]
    SLICE_X70Y109        LUT3 (Prop_lut3_I0_O)        0.105     7.752 r  cpu/DataRoad/MEM_WR/regs_i_25/O
                         net (fo=37, routed)          1.403     9.155    cpu/DataRoad/EX_MEM/last_before_last_alu_result[7]
    SLICE_X67Y109        LUT3 (Prop_lut3_I0_O)        0.278     9.433 r  cpu/DataRoad/EX_MEM/mem_i_25/O
                         net (fo=5, routed)           2.040    11.472    cpu/DataRoad/mem/ext_control/DataIn[7]
    SLICE_X69Y105        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.294    24.433    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X69Y105        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[7]/C
                         clock pessimism              0.000    24.433    
                         clock uncertainty           -0.287    24.146    
    SLICE_X69Y105        FDRE (Setup_fdre_C_D)       -0.229    23.917    cpu/DataRoad/mem/ext_control/ext_datain_reg[7]
  -------------------------------------------------------------------
                         required time                         23.917    
                         arrival time                         -11.472    
  -------------------------------------------------------------------
                         slack                                 12.445    

Slack (MET) :             12.479ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[43]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.368ns  (logic 1.764ns (17.014%)  route 8.604ns (82.986%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        3.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.433ns = ( 24.433 - 20.000 ) 
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.402     1.405    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X62Y112        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y112        FDCE (Prop_fdce_C_Q)         0.398     1.803 f  cpu/DataRoad/EX_MEM/q_reg[43]/Q
                         net (fo=7, routed)           1.369     3.172    cpu/DataRoad/mem/Addr[6]
    SLICE_X59Y109        LUT4 (Prop_lut4_I1_O)        0.232     3.404 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_4/O
                         net (fo=1, routed)           0.591     3.995    cpu/DataRoad/mem/DataOut[31]_INST_0_i_4_n_0
    SLICE_X59Y109        LUT6 (Prop_lut6_I1_O)        0.105     4.100 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=33, routed)          1.355     5.455    cpu/DataRoad/mem/ext_control/regs_i_65_0
    SLICE_X72Y99         LUT5 (Prop_lut5_I3_O)        0.105     5.560 r  cpu/DataRoad/mem/ext_control/DataOut[15]_INST_0/O
                         net (fo=2, routed)           0.859     6.419    cpu/DataRoad/EX_MEM/DataOut[15]
    SLICE_X72Y107        LUT6 (Prop_lut6_I0_O)        0.105     6.524 r  cpu/DataRoad/EX_MEM/regs_i_65/O
                         net (fo=25, routed)          0.688     7.212    cpu/DataRoad/MEM_WR/p_0_in[7]
    SLICE_X70Y107        LUT5 (Prop_lut5_I2_O)        0.105     7.317 r  cpu/DataRoad/MEM_WR/regs_i_38/O
                         net (fo=1, routed)           0.485     7.802    cpu/DataRoad/MEM_WR/real_DataOut__124[26]
    SLICE_X68Y107        LUT3 (Prop_lut3_I0_O)        0.126     7.928 r  cpu/DataRoad/MEM_WR/regs_i_6/O
                         net (fo=37, routed)          1.383     9.311    cpu/DataRoad/EX_MEM/last_before_last_alu_result[26]
    SLICE_X68Y107        LUT3 (Prop_lut3_I0_O)        0.303     9.614 r  cpu/DataRoad/EX_MEM/mem_i_6/O
                         net (fo=2, routed)           1.874    11.488    cpu/DataRoad/mem/ext_control/DataIn[26]
    SLICE_X68Y105        LUT3 (Prop_lut3_I2_O)        0.285    11.773 r  cpu/DataRoad/mem/ext_control/ext_datain[26]_i_1/O
                         net (fo=1, routed)           0.000    11.773    cpu/DataRoad/mem/ext_control/real_DataIn[26]
    SLICE_X68Y105        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.294    24.433    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X68Y105        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[26]/C
                         clock pessimism              0.000    24.433    
                         clock uncertainty           -0.287    24.146    
    SLICE_X68Y105        FDRE (Setup_fdre_C_D)        0.106    24.252    cpu/DataRoad/mem/ext_control/ext_datain_reg[26]
  -------------------------------------------------------------------
                         required time                         24.252    
                         arrival time                         -11.773    
  -------------------------------------------------------------------
                         slack                                 12.479    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[54]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.823ns  (logic 0.279ns (7.298%)  route 3.544ns (92.702%))
  Logic Levels:           0  
  Clock Path Skew:        3.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.717ns
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.296     1.298    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X53Y115        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y115        FDCE (Prop_fdce_C_Q)         0.279     1.577 r  cpu/DataRoad/EX_MEM/q_reg[54]/Q
                         net (fo=7, routed)           3.544     5.121    cpu/DataRoad/mem/ext_control/Addr[15]
    SLICE_X53Y101        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.415     4.717    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X53Y101        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_addr_reg[15]/C
                         clock pessimism              0.000     4.717    
                         clock uncertainty            0.287     5.003    
    SLICE_X53Y101        FDRE (Hold_fdre_C_D)         0.052     5.055    cpu/DataRoad/mem/ext_control/ext_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         -5.055    
                         arrival time                           5.121    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.999ns  (logic 0.526ns (13.152%)  route 3.473ns (86.848%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        3.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.706ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.299     1.301    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X56Y110        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y110        FDCE (Prop_fdce_C_Q)         0.347     1.648 r  cpu/DataRoad/EX_MEM/q_reg[18]/Q
                         net (fo=1, routed)           1.996     3.644    cpu/DataRoad/EX_MEM/MEM_Out[18]
    SLICE_X63Y110        LUT3 (Prop_lut3_I2_O)        0.084     3.728 r  cpu/DataRoad/EX_MEM/mem_i_19/O
                         net (fo=2, routed)           1.477     5.205    cpu/DataRoad/mem/ext_control/DataIn[13]
    SLICE_X67Y107        LUT3 (Prop_lut3_I2_O)        0.095     5.300 r  cpu/DataRoad/mem/ext_control/ext_datain[13]_i_1/O
                         net (fo=1, routed)           0.000     5.300    cpu/DataRoad/mem/ext_control/real_DataIn[13]
    SLICE_X67Y107        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.404     4.706    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X67Y107        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[13]/C
                         clock pessimism              0.000     4.706    
                         clock uncertainty            0.287     4.992    
    SLICE_X67Y107        FDRE (Hold_fdre_C_D)         0.237     5.229    cpu/DataRoad/mem/ext_control/ext_datain_reg[13]
  -------------------------------------------------------------------
                         required time                         -5.229    
                         arrival time                           5.300    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 cpu/DataRoad/MEM_WR/q_reg[103]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 0.616ns (15.272%)  route 3.418ns (84.728%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        3.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.705ns
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.289     1.291    cpu/DataRoad/MEM_WR/clk_out1
    SLICE_X70Y109        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y109        FDCE (Prop_fdce_C_Q)         0.347     1.638 r  cpu/DataRoad/MEM_WR/q_reg[103]/Q
                         net (fo=1, routed)           2.136     3.773    cpu/DataRoad/MEM_WR/WR_Out[103]
    SLICE_X70Y109        LUT5 (Prop_lut5_I0_O)        0.084     3.857 r  cpu/DataRoad/MEM_WR/regs_i_64/O
                         net (fo=1, routed)           0.530     4.388    cpu/DataRoad/MEM_WR/real_DataOut__124[0]
    SLICE_X71Y109        LUT3 (Prop_lut3_I0_O)        0.084     4.472 r  cpu/DataRoad/MEM_WR/regs_i_32/O
                         net (fo=37, routed)          0.752     5.223    cpu/DataRoad/EX_MEM/last_before_last_alu_result[0]
    SLICE_X67Y108        LUT3 (Prop_lut3_I0_O)        0.101     5.324 r  cpu/DataRoad/EX_MEM/mem_i_32/O
                         net (fo=5, routed)           0.000     5.324    cpu/DataRoad/mem/ext_control/DataIn[0]
    SLICE_X67Y108        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.403     4.705    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X67Y108        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[0]/C
                         clock pessimism              0.000     4.705    
                         clock uncertainty            0.287     4.991    
    SLICE_X67Y108        FDRE (Hold_fdre_C_D)         0.224     5.215    cpu/DataRoad/mem/ext_control/ext_datain_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.215    
                         arrival time                           5.324    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 0.515ns (12.779%)  route 3.515ns (87.221%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        3.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.707ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.291     1.293    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X68Y109        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y109        FDCE (Prop_fdce_C_Q)         0.347     1.640 r  cpu/DataRoad/EX_MEM/q_reg[15]/Q
                         net (fo=1, routed)           1.907     3.547    cpu/DataRoad/EX_MEM/MEM_Out[15]
    SLICE_X68Y108        LUT3 (Prop_lut3_I2_O)        0.084     3.631 r  cpu/DataRoad/EX_MEM/mem_i_22/O
                         net (fo=2, routed)           1.608     5.239    cpu/DataRoad/mem/ext_control/DataIn[10]
    SLICE_X67Y105        LUT3 (Prop_lut3_I2_O)        0.084     5.323 r  cpu/DataRoad/mem/ext_control/ext_datain[10]_i_1/O
                         net (fo=1, routed)           0.000     5.323    cpu/DataRoad/mem/ext_control/real_DataIn[10]
    SLICE_X67Y105        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.405     4.707    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X67Y105        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[10]/C
                         clock pessimism              0.000     4.707    
                         clock uncertainty            0.287     4.993    
    SLICE_X67Y105        FDRE (Hold_fdre_C_D)         0.220     5.213    cpu/DataRoad/mem/ext_control/ext_datain_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.213    
                         arrival time                           5.323    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.388ns (9.604%)  route 3.652ns (90.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.705ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.292     1.294    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X67Y104        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDCE (Prop_fdce_C_Q)         0.304     1.598 r  cpu/DataRoad/EX_MEM/q_reg[73]/Q
                         net (fo=28, routed)          3.652     5.250    cpu/DataRoad/mem/ext_control/ByteStore
    SLICE_X67Y108        LUT3 (Prop_lut3_I1_O)        0.084     5.334 r  cpu/DataRoad/mem/ext_control/ext_datain[16]_i_1/O
                         net (fo=1, routed)           0.000     5.334    cpu/DataRoad/mem/ext_control/real_DataIn[16]
    SLICE_X67Y108        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.403     4.705    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X67Y108        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[16]/C
                         clock pessimism              0.000     4.705    
                         clock uncertainty            0.287     4.991    
    SLICE_X67Y108        FDRE (Hold_fdre_C_D)         0.222     5.213    cpu/DataRoad/mem/ext_control/ext_datain_reg[16]
  -------------------------------------------------------------------
                         required time                         -5.213    
                         arrival time                           5.334    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.057ns  (logic 0.405ns (9.983%)  route 3.652ns (90.017%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.705ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.292     1.294    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X67Y104        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDCE (Prop_fdce_C_Q)         0.304     1.598 r  cpu/DataRoad/EX_MEM/q_reg[73]/Q
                         net (fo=28, routed)          3.652     5.250    cpu/DataRoad/mem/ext_control/ByteStore
    SLICE_X67Y108        LUT3 (Prop_lut3_I1_O)        0.101     5.351 r  cpu/DataRoad/mem/ext_control/ext_datain[24]_i_1/O
                         net (fo=1, routed)           0.000     5.351    cpu/DataRoad/mem/ext_control/real_DataIn[24]
    SLICE_X67Y108        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.403     4.705    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X67Y108        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[24]/C
                         clock pessimism              0.000     4.705    
                         clock uncertainty            0.287     4.991    
    SLICE_X67Y108        FDRE (Hold_fdre_C_D)         0.237     5.228    cpu/DataRoad/mem/ext_control/ext_datain_reg[24]
  -------------------------------------------------------------------
                         required time                         -5.228    
                         arrival time                           5.351    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[74]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 0.487ns (11.997%)  route 3.572ns (88.003%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        3.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.706ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.299     1.301    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X59Y105        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y105        FDCE (Prop_fdce_C_Q)         0.304     1.605 r  cpu/DataRoad/EX_MEM/q_reg[74]/Q
                         net (fo=32, routed)          1.927     3.532    cpu/DataRoad/EX_MEM/MEM_Out[74]
    SLICE_X61Y108        LUT3 (Prop_lut3_I1_O)        0.084     3.616 r  cpu/DataRoad/EX_MEM/mem_i_1/O
                         net (fo=2, routed)           1.645     5.261    cpu/DataRoad/mem/ext_control/DataIn[31]
    SLICE_X67Y107        LUT3 (Prop_lut3_I2_O)        0.099     5.360 r  cpu/DataRoad/mem/ext_control/ext_datain[31]_i_2/O
                         net (fo=1, routed)           0.000     5.360    cpu/DataRoad/mem/ext_control/real_DataIn[31]
    SLICE_X67Y107        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.404     4.706    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X67Y107        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[31]/C
                         clock pessimism              0.000     4.706    
                         clock uncertainty            0.287     4.992    
    SLICE_X67Y107        FDRE (Hold_fdre_C_D)         0.237     5.229    cpu/DataRoad/mem/ext_control/ext_datain_reg[31]
  -------------------------------------------------------------------
                         required time                         -5.229    
                         arrival time                           5.360    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 cpu/DataRoad/MEM_WR/q_reg[55]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.122ns  (logic 0.700ns (16.984%)  route 3.422ns (83.016%))
  Logic Levels:           3  (LUT3=3)
  Clock Path Skew:        3.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.707ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.291     1.293    cpu/DataRoad/MEM_WR/clk_out1
    SLICE_X69Y108        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y108        FDCE (Prop_fdce_C_Q)         0.304     1.597 r  cpu/DataRoad/MEM_WR/q_reg[55]/Q
                         net (fo=1, routed)           1.091     2.687    cpu/DataRoad/MEM_WR/WR_Out[55]
    SLICE_X69Y108        LUT3 (Prop_lut3_I2_O)        0.084     2.771 r  cpu/DataRoad/MEM_WR/regs_i_14/O
                         net (fo=37, routed)          0.804     3.575    cpu/DataRoad/EX_MEM/last_before_last_alu_result[18]
    SLICE_X68Y105        LUT3 (Prop_lut3_I0_O)        0.100     3.675 r  cpu/DataRoad/EX_MEM/mem_i_14/O
                         net (fo=2, routed)           1.527     5.202    cpu/DataRoad/mem/ext_control/DataIn[18]
    SLICE_X68Y105        LUT3 (Prop_lut3_I2_O)        0.212     5.414 r  cpu/DataRoad/mem/ext_control/ext_datain[18]_i_1/O
                         net (fo=1, routed)           0.000     5.414    cpu/DataRoad/mem/ext_control/real_DataIn[18]
    SLICE_X68Y105        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.405     4.707    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X68Y105        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[18]/C
                         clock pessimism              0.000     4.707    
                         clock uncertainty            0.287     4.993    
    SLICE_X68Y105        FDRE (Hold_fdre_C_D)         0.275     5.268    cpu/DataRoad/mem/ext_control/ext_datain_reg[18]
  -------------------------------------------------------------------
                         required time                         -5.268    
                         arrival time                           5.414    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 cpu/DataRoad/MEM_WR/q_reg[64]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 0.743ns (17.990%)  route 3.387ns (82.010%))
  Logic Levels:           3  (LUT3=3)
  Clock Path Skew:        3.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.707ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.292     1.294    cpu/DataRoad/MEM_WR/clk_out1
    SLICE_X68Y107        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y107        FDCE (Prop_fdce_C_Q)         0.347     1.641 r  cpu/DataRoad/MEM_WR/q_reg[64]/Q
                         net (fo=1, routed)           1.237     2.878    cpu/DataRoad/MEM_WR/WR_Out[64]
    SLICE_X68Y107        LUT3 (Prop_lut3_I2_O)        0.095     2.973 r  cpu/DataRoad/MEM_WR/regs_i_5/O
                         net (fo=37, routed)          0.618     3.592    cpu/DataRoad/EX_MEM/last_before_last_alu_result[27]
    SLICE_X68Y107        LUT3 (Prop_lut3_I0_O)        0.216     3.808 r  cpu/DataRoad/EX_MEM/mem_i_5/O
                         net (fo=2, routed)           1.531     5.339    cpu/DataRoad/mem/ext_control/DataIn[27]
    SLICE_X68Y105        LUT3 (Prop_lut3_I2_O)        0.085     5.424 r  cpu/DataRoad/mem/ext_control/ext_datain[27]_i_1/O
                         net (fo=1, routed)           0.000     5.424    cpu/DataRoad/mem/ext_control/real_DataIn[27]
    SLICE_X68Y105        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.405     4.707    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X68Y105        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[27]/C
                         clock pessimism              0.000     4.707    
                         clock uncertainty            0.287     4.993    
    SLICE_X68Y105        FDRE (Hold_fdre_C_D)         0.284     5.277    cpu/DataRoad/mem/ext_control/ext_datain_reg[27]
  -------------------------------------------------------------------
                         required time                         -5.277    
                         arrival time                           5.424    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 cpu/DataRoad/MEM_WR/q_reg[58]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.599ns (14.676%)  route 3.482ns (85.324%))
  Logic Levels:           3  (LUT3=3)
  Clock Path Skew:        3.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.707ns
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.289     1.291    cpu/DataRoad/MEM_WR/clk_out1
    SLICE_X68Y111        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDCE (Prop_fdce_C_Q)         0.347     1.638 r  cpu/DataRoad/MEM_WR/q_reg[58]/Q
                         net (fo=1, routed)           1.101     2.739    cpu/DataRoad/MEM_WR/WR_Out[58]
    SLICE_X68Y111        LUT3 (Prop_lut3_I2_O)        0.084     2.823 r  cpu/DataRoad/MEM_WR/regs_i_11/O
                         net (fo=37, routed)          0.764     3.587    cpu/DataRoad/EX_MEM/last_before_last_alu_result[21]
    SLICE_X63Y111        LUT3 (Prop_lut3_I0_O)        0.084     3.671 r  cpu/DataRoad/EX_MEM/mem_i_11/O
                         net (fo=2, routed)           1.617     5.288    cpu/DataRoad/mem/ext_control/DataIn[21]
    SLICE_X67Y105        LUT3 (Prop_lut3_I2_O)        0.084     5.372 r  cpu/DataRoad/mem/ext_control/ext_datain[21]_i_1/O
                         net (fo=1, routed)           0.000     5.372    cpu/DataRoad/mem/ext_control/real_DataIn[21]
    SLICE_X67Y105        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.405     4.707    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X67Y105        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[21]/C
                         clock pessimism              0.000     4.707    
                         clock uncertainty            0.287     4.993    
    SLICE_X67Y105        FDRE (Hold_fdre_C_D)         0.222     5.215    cpu/DataRoad/mem/ext_control/ext_datain_reg[21]
  -------------------------------------------------------------------
                         required time                         -5.215    
                         arrival time                           5.372    
  -------------------------------------------------------------------
                         slack                                  0.157    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       38.940ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.940ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.851ns  (logic 0.348ns (40.883%)  route 0.503ns (59.117%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.503     0.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X33Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X33Y69         FDCE (Setup_fdce_C_D)       -0.209    39.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         39.791    
                         arrival time                          -0.851    
  -------------------------------------------------------------------
                         slack                                 38.940    

Slack (MET) :             39.060ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.733ns  (logic 0.348ns (47.507%)  route 0.385ns (52.493%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y77                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X23Y77         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.385     0.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X21Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X21Y77         FDCE (Setup_fdce_C_D)       -0.207    39.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         39.793    
                         arrival time                          -0.733    
  -------------------------------------------------------------------
                         slack                                 39.060    

Slack (MET) :             39.087ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.703ns  (logic 0.348ns (49.506%)  route 0.355ns (50.494%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.355     0.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X33Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X33Y69         FDCE (Setup_fdce_C_D)       -0.210    39.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         39.790    
                         arrival time                          -0.703    
  -------------------------------------------------------------------
                         slack                                 39.087    

Slack (MET) :             39.090ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.703ns  (logic 0.348ns (49.489%)  route 0.355ns (50.511%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y76                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X23Y76         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.355     0.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X21Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X21Y77         FDCE (Setup_fdce_C_D)       -0.207    39.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         39.793    
                         arrival time                          -0.703    
  -------------------------------------------------------------------
                         slack                                 39.090    

Slack (MET) :             39.149ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.818ns  (logic 0.379ns (46.315%)  route 0.439ns (53.685%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y77                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X24Y77         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.439     0.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X22Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X22Y77         FDCE (Setup_fdce_C_D)       -0.033    39.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         39.967    
                         arrival time                          -0.818    
  -------------------------------------------------------------------
                         slack                                 39.149    

Slack (MET) :             39.172ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.753ns  (logic 0.379ns (50.313%)  route 0.374ns (49.687%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.374     0.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X32Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X32Y69         FDCE (Setup_fdce_C_D)       -0.075    39.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         39.925    
                         arrival time                          -0.753    
  -------------------------------------------------------------------
                         slack                                 39.172    

Slack (MET) :             39.195ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.732ns  (logic 0.379ns (51.779%)  route 0.353ns (48.221%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.353     0.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X32Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X32Y69         FDCE (Setup_fdce_C_D)       -0.073    39.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         39.927    
                         arrival time                          -0.732    
  -------------------------------------------------------------------
                         slack                                 39.195    

Slack (MET) :             39.195ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.730ns  (logic 0.379ns (51.936%)  route 0.351ns (48.064%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y77                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X23Y77         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.351     0.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X21Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X21Y77         FDCE (Setup_fdce_C_D)       -0.075    39.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         39.925    
                         arrival time                          -0.730    
  -------------------------------------------------------------------
                         slack                                 39.195    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       37.690ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.357ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.690ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 0.590ns (31.883%)  route 1.261ns (68.117%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 41.508 - 40.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.619     1.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X25Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y73         FDRE (Prop_fdre_C_Q)         0.348     1.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.685     2.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X25Y73         LUT2 (Prop_lut2_I1_O)        0.242     2.897 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.576     3.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X25Y75         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.506    41.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.074    41.582    
                         clock uncertainty           -0.127    41.455    
    SLICE_X25Y75         FDPE (Recov_fdpe_C_PRE)     -0.292    41.163    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         41.163    
                         arrival time                          -3.473    
  -------------------------------------------------------------------
                         slack                                 37.690    

Slack (MET) :             37.690ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 0.590ns (31.883%)  route 1.261ns (68.117%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 41.508 - 40.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.619     1.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X25Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y73         FDRE (Prop_fdre_C_Q)         0.348     1.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.685     2.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X25Y73         LUT2 (Prop_lut2_I1_O)        0.242     2.897 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.576     3.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X25Y75         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.506    41.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.074    41.582    
                         clock uncertainty           -0.127    41.455    
    SLICE_X25Y75         FDPE (Recov_fdpe_C_PRE)     -0.292    41.163    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         41.163    
                         arrival time                          -3.473    
  -------------------------------------------------------------------
                         slack                                 37.690    

Slack (MET) :             37.690ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 0.590ns (31.883%)  route 1.261ns (68.117%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 41.508 - 40.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.619     1.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X25Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y73         FDRE (Prop_fdre_C_Q)         0.348     1.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.685     2.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X25Y73         LUT2 (Prop_lut2_I1_O)        0.242     2.897 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.576     3.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X25Y75         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.506    41.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.074    41.582    
                         clock uncertainty           -0.127    41.455    
    SLICE_X25Y75         FDPE (Recov_fdpe_C_PRE)     -0.292    41.163    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         41.163    
                         arrival time                          -3.473    
  -------------------------------------------------------------------
                         slack                                 37.690    

Slack (MET) :             37.761ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 0.590ns (33.191%)  route 1.188ns (66.809%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 41.514 - 40.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.627     1.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X30Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDRE (Prop_fdre_C_Q)         0.348     1.978 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.685     2.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X30Y66         LUT2 (Prop_lut2_I1_O)        0.242     2.905 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.503     3.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X32Y66         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.512    41.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y66         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.074    41.588    
                         clock uncertainty           -0.127    41.461    
    SLICE_X32Y66         FDPE (Recov_fdpe_C_PRE)     -0.292    41.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         41.169    
                         arrival time                          -3.408    
  -------------------------------------------------------------------
                         slack                                 37.761    

Slack (MET) :             37.761ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 0.590ns (33.191%)  route 1.188ns (66.809%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 41.514 - 40.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.627     1.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X30Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDRE (Prop_fdre_C_Q)         0.348     1.978 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.685     2.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X30Y66         LUT2 (Prop_lut2_I1_O)        0.242     2.905 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.503     3.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X32Y66         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.512    41.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y66         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.074    41.588    
                         clock uncertainty           -0.127    41.461    
    SLICE_X32Y66         FDPE (Recov_fdpe_C_PRE)     -0.292    41.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         41.169    
                         arrival time                          -3.408    
  -------------------------------------------------------------------
                         slack                                 37.761    

Slack (MET) :             37.761ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 0.590ns (33.191%)  route 1.188ns (66.809%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 41.514 - 40.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.627     1.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X30Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDRE (Prop_fdre_C_Q)         0.348     1.978 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.685     2.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X30Y66         LUT2 (Prop_lut2_I1_O)        0.242     2.905 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.503     3.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X32Y66         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.512    41.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y66         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.074    41.588    
                         clock uncertainty           -0.127    41.461    
    SLICE_X32Y66         FDPE (Recov_fdpe_C_PRE)     -0.292    41.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         41.169    
                         arrival time                          -3.408    
  -------------------------------------------------------------------
                         slack                                 37.761    

Slack (MET) :             38.134ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.433ns (31.727%)  route 0.932ns (68.273%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 41.434 - 40.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.548     1.551    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X42Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.433     1.984 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.932     2.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X45Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.432    41.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X45Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism              0.074    41.508    
                         clock uncertainty           -0.127    41.381    
    SLICE_X45Y68         FDCE (Recov_fdce_C_CLR)     -0.331    41.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                         41.050    
                         arrival time                          -2.916    
  -------------------------------------------------------------------
                         slack                                 38.134    

Slack (MET) :             38.134ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.433ns (31.727%)  route 0.932ns (68.273%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 41.434 - 40.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.548     1.551    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X42Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.433     1.984 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.932     2.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X45Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.432    41.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X45Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.074    41.508    
                         clock uncertainty           -0.127    41.381    
    SLICE_X45Y68         FDCE (Recov_fdce_C_CLR)     -0.331    41.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         41.050    
                         arrival time                          -2.916    
  -------------------------------------------------------------------
                         slack                                 38.134    

Slack (MET) :             38.134ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.410ns  (logic 0.433ns (30.702%)  route 0.977ns (69.299%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 41.516 - 40.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.623     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X40Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.433     2.059 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.977     3.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X28Y66         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.514    41.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y66         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.074    41.590    
                         clock uncertainty           -0.127    41.463    
    SLICE_X28Y66         FDPE (Recov_fdpe_C_PRE)     -0.292    41.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         41.171    
                         arrival time                          -3.036    
  -------------------------------------------------------------------
                         slack                                 38.134    

Slack (MET) :             38.134ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.410ns  (logic 0.433ns (30.702%)  route 0.977ns (69.299%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 41.516 - 40.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.623     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X40Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.433     2.059 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.977     3.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X28Y66         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        1.514    41.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y66         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.074    41.590    
                         clock uncertainty           -0.127    41.463    
    SLICE_X28Y66         FDPE (Recov_fdpe_C_PRE)     -0.292    41.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         41.171    
                         arrival time                          -3.036    
  -------------------------------------------------------------------
                         slack                                 38.134    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.492%)  route 0.138ns (49.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.951ns
    Source Clock Delay      (SCD):    0.677ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        0.675     0.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y75         FDPE (Prop_fdpe_C_Q)         0.141     0.818 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.138     0.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X24Y76         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        0.949     0.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X24Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.259     0.691    
    SLICE_X24Y76         FDCE (Remov_fdce_C_CLR)     -0.092     0.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.599    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.492%)  route 0.138ns (49.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.951ns
    Source Clock Delay      (SCD):    0.677ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        0.675     0.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y75         FDPE (Prop_fdpe_C_Q)         0.141     0.818 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.138     0.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X24Y76         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        0.949     0.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X24Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.259     0.691    
    SLICE_X24Y76         FDCE (Remov_fdce_C_CLR)     -0.092     0.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.599    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.492%)  route 0.138ns (49.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.951ns
    Source Clock Delay      (SCD):    0.677ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        0.675     0.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y75         FDPE (Prop_fdpe_C_Q)         0.141     0.818 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.138     0.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X24Y76         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        0.949     0.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X24Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.259     0.691    
    SLICE_X24Y76         FDCE (Remov_fdce_C_CLR)     -0.092     0.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.599    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.492%)  route 0.138ns (49.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.951ns
    Source Clock Delay      (SCD):    0.677ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        0.675     0.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y75         FDPE (Prop_fdpe_C_Q)         0.141     0.818 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.138     0.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X24Y76         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        0.949     0.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X24Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.259     0.691    
    SLICE_X24Y76         FDCE (Remov_fdce_C_CLR)     -0.092     0.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.599    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.492%)  route 0.138ns (49.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.951ns
    Source Clock Delay      (SCD):    0.677ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        0.675     0.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y75         FDPE (Prop_fdpe_C_Q)         0.141     0.818 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.138     0.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X24Y76         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        0.949     0.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X24Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.259     0.691    
    SLICE_X24Y76         FDCE (Remov_fdce_C_CLR)     -0.092     0.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.599    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.492%)  route 0.138ns (49.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.951ns
    Source Clock Delay      (SCD):    0.677ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        0.675     0.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y75         FDPE (Prop_fdpe_C_Q)         0.141     0.818 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.138     0.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X24Y76         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        0.949     0.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X24Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.259     0.691    
    SLICE_X24Y76         FDCE (Remov_fdce_C_CLR)     -0.092     0.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.599    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.996%)  route 0.187ns (57.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.953ns
    Source Clock Delay      (SCD):    0.677ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        0.675     0.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y75         FDPE (Prop_fdpe_C_Q)         0.141     0.818 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.187     1.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X25Y77         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        0.951     0.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X25Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.259     0.693    
    SLICE_X25Y77         FDCE (Remov_fdce_C_CLR)     -0.092     0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.601    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.996%)  route 0.187ns (57.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.953ns
    Source Clock Delay      (SCD):    0.677ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        0.675     0.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y75         FDPE (Prop_fdpe_C_Q)         0.141     0.818 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.187     1.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X25Y77         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        0.951     0.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X25Y77         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.259     0.693    
    SLICE_X25Y77         FDPE (Remov_fdpe_C_PRE)     -0.095     0.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.598    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.719%)  route 0.243ns (63.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        0.646     0.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X43Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDCE (Prop_fdce_C_Q)         0.141     0.789 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.243     1.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X44Y67         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        0.919     0.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X44Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.237     0.683    
    SLICE_X44Y67         FDCE (Remov_fdce_C_CLR)     -0.067     0.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.616    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.568%)  route 0.181ns (52.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        0.645     0.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X42Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDCE (Prop_fdce_C_Q)         0.164     0.811 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.181     0.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X43Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5180, routed)        0.918     0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X43Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.259     0.660    
    SLICE_X43Y68         FDCE (Remov_fdce_C_CLR)     -0.092     0.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.568    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.424    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.312ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.312ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 0.694ns (21.162%)  route 2.585ns (78.838%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns = ( 36.844 - 33.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.628     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y66         FDRE (Prop_fdre_C_Q)         0.379     4.683 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     5.374    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X27Y66         LUT6 (Prop_lut6_I3_O)        0.105     5.479 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.797     6.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X28Y67         LUT4 (Prop_lut4_I3_O)        0.105     6.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.635     7.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y64         LUT1 (Prop_lut1_I0_O)        0.105     7.122 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.462     7.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.513    36.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.418    37.262    
                         clock uncertainty           -0.035    37.227    
    SLICE_X32Y64         FDCE (Recov_fdce_C_CLR)     -0.331    36.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.896    
                         arrival time                          -7.584    
  -------------------------------------------------------------------
                         slack                                 29.312    

Slack (MET) :             29.312ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 0.694ns (21.162%)  route 2.585ns (78.838%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns = ( 36.844 - 33.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.628     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y66         FDRE (Prop_fdre_C_Q)         0.379     4.683 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     5.374    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X27Y66         LUT6 (Prop_lut6_I3_O)        0.105     5.479 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.797     6.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X28Y67         LUT4 (Prop_lut4_I3_O)        0.105     6.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.635     7.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y64         LUT1 (Prop_lut1_I0_O)        0.105     7.122 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.462     7.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.513    36.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.418    37.262    
                         clock uncertainty           -0.035    37.227    
    SLICE_X32Y64         FDCE (Recov_fdce_C_CLR)     -0.331    36.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.896    
                         arrival time                          -7.584    
  -------------------------------------------------------------------
                         slack                                 29.312    

Slack (MET) :             29.312ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 0.694ns (21.162%)  route 2.585ns (78.838%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns = ( 36.844 - 33.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.628     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y66         FDRE (Prop_fdre_C_Q)         0.379     4.683 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     5.374    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X27Y66         LUT6 (Prop_lut6_I3_O)        0.105     5.479 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.797     6.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X28Y67         LUT4 (Prop_lut4_I3_O)        0.105     6.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.635     7.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y64         LUT1 (Prop_lut1_I0_O)        0.105     7.122 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.462     7.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.513    36.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.418    37.262    
                         clock uncertainty           -0.035    37.227    
    SLICE_X32Y64         FDCE (Recov_fdce_C_CLR)     -0.331    36.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.896    
                         arrival time                          -7.584    
  -------------------------------------------------------------------
                         slack                                 29.312    

Slack (MET) :             29.312ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 0.694ns (21.162%)  route 2.585ns (78.838%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns = ( 36.844 - 33.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.628     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y66         FDRE (Prop_fdre_C_Q)         0.379     4.683 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     5.374    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X27Y66         LUT6 (Prop_lut6_I3_O)        0.105     5.479 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.797     6.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X28Y67         LUT4 (Prop_lut4_I3_O)        0.105     6.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.635     7.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y64         LUT1 (Prop_lut1_I0_O)        0.105     7.122 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.462     7.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.513    36.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.418    37.262    
                         clock uncertainty           -0.035    37.227    
    SLICE_X32Y64         FDCE (Recov_fdce_C_CLR)     -0.331    36.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.896    
                         arrival time                          -7.584    
  -------------------------------------------------------------------
                         slack                                 29.312    

Slack (MET) :             29.312ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 0.694ns (21.162%)  route 2.585ns (78.838%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns = ( 36.844 - 33.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.628     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y66         FDRE (Prop_fdre_C_Q)         0.379     4.683 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     5.374    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X27Y66         LUT6 (Prop_lut6_I3_O)        0.105     5.479 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.797     6.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X28Y67         LUT4 (Prop_lut4_I3_O)        0.105     6.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.635     7.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y64         LUT1 (Prop_lut1_I0_O)        0.105     7.122 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.462     7.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.513    36.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.418    37.262    
                         clock uncertainty           -0.035    37.227    
    SLICE_X32Y64         FDCE (Recov_fdce_C_CLR)     -0.331    36.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.896    
                         arrival time                          -7.584    
  -------------------------------------------------------------------
                         slack                                 29.312    

Slack (MET) :             29.316ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 0.694ns (21.186%)  route 2.582ns (78.814%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns = ( 36.844 - 33.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.628     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y66         FDRE (Prop_fdre_C_Q)         0.379     4.683 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     5.374    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X27Y66         LUT6 (Prop_lut6_I3_O)        0.105     5.479 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.797     6.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X28Y67         LUT4 (Prop_lut4_I3_O)        0.105     6.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.635     7.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y64         LUT1 (Prop_lut1_I0_O)        0.105     7.122 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.458     7.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X33Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.513    36.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X33Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.418    37.262    
                         clock uncertainty           -0.035    37.227    
    SLICE_X33Y64         FDCE (Recov_fdce_C_CLR)     -0.331    36.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.896    
                         arrival time                          -7.580    
  -------------------------------------------------------------------
                         slack                                 29.316    

Slack (MET) :             29.316ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 0.694ns (21.186%)  route 2.582ns (78.814%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns = ( 36.844 - 33.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.628     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y66         FDRE (Prop_fdre_C_Q)         0.379     4.683 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     5.374    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X27Y66         LUT6 (Prop_lut6_I3_O)        0.105     5.479 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.797     6.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X28Y67         LUT4 (Prop_lut4_I3_O)        0.105     6.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.635     7.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y64         LUT1 (Prop_lut1_I0_O)        0.105     7.122 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.458     7.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X33Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.513    36.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X33Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.418    37.262    
                         clock uncertainty           -0.035    37.227    
    SLICE_X33Y64         FDCE (Recov_fdce_C_CLR)     -0.331    36.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.896    
                         arrival time                          -7.580    
  -------------------------------------------------------------------
                         slack                                 29.316    

Slack (MET) :             29.316ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 0.694ns (21.186%)  route 2.582ns (78.814%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns = ( 36.844 - 33.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.628     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y66         FDRE (Prop_fdre_C_Q)         0.379     4.683 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     5.374    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X27Y66         LUT6 (Prop_lut6_I3_O)        0.105     5.479 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.797     6.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X28Y67         LUT4 (Prop_lut4_I3_O)        0.105     6.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.635     7.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y64         LUT1 (Prop_lut1_I0_O)        0.105     7.122 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.458     7.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X33Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.513    36.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X33Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.418    37.262    
                         clock uncertainty           -0.035    37.227    
    SLICE_X33Y64         FDCE (Recov_fdce_C_CLR)     -0.331    36.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.896    
                         arrival time                          -7.580    
  -------------------------------------------------------------------
                         slack                                 29.316    

Slack (MET) :             29.316ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 0.694ns (21.186%)  route 2.582ns (78.814%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns = ( 36.844 - 33.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.628     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y66         FDRE (Prop_fdre_C_Q)         0.379     4.683 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     5.374    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X27Y66         LUT6 (Prop_lut6_I3_O)        0.105     5.479 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.797     6.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X28Y67         LUT4 (Prop_lut4_I3_O)        0.105     6.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.635     7.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y64         LUT1 (Prop_lut1_I0_O)        0.105     7.122 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.458     7.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X33Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.513    36.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X33Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.418    37.262    
                         clock uncertainty           -0.035    37.227    
    SLICE_X33Y64         FDCE (Recov_fdce_C_CLR)     -0.331    36.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.896    
                         arrival time                          -7.580    
  -------------------------------------------------------------------
                         slack                                 29.316    

Slack (MET) :             29.316ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 0.694ns (21.186%)  route 2.582ns (78.814%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns = ( 36.844 - 33.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.628     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y66         FDRE (Prop_fdre_C_Q)         0.379     4.683 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.691     5.374    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X27Y66         LUT6 (Prop_lut6_I3_O)        0.105     5.479 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.797     6.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X28Y67         LUT4 (Prop_lut4_I3_O)        0.105     6.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.635     7.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y64         LUT1 (Prop_lut1_I0_O)        0.105     7.122 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.458     7.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X33Y64         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.513    36.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X33Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.418    37.262    
                         clock uncertainty           -0.035    37.227    
    SLICE_X33Y64         FDCE (Recov_fdce_C_CLR)     -0.331    36.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.896    
                         arrival time                          -7.580    
  -------------------------------------------------------------------
                         slack                                 29.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.731%)  route 0.189ns (57.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.679     2.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y76         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y76         FDPE (Prop_fdpe_C_Q)         0.141     2.247 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.189     2.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X22Y76         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.951     2.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X22Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                         clock pessimism             -0.423     2.140    
    SLICE_X22Y76         FDCE (Remov_fdce_C_CLR)     -0.067     2.073    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           2.436    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.634%)  route 0.179ns (58.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.565ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.677     2.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y75         FDPE (Prop_fdpe_C_Q)         0.128     2.232 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.179     2.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X20Y75         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.952     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.423     2.141    
    SLICE_X20Y75         FDPE (Remov_fdpe_C_PRE)     -0.125     2.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.011%)  route 0.187ns (56.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.565ns
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.680     2.107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDPE (Prop_fdpe_C_Q)         0.141     2.248 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.187     2.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X30Y69         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.952     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X30Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.445     2.119    
    SLICE_X30Y69         FDCE (Remov_fdce_C_CLR)     -0.092     2.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.011%)  route 0.187ns (56.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.565ns
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.680     2.107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDPE (Prop_fdpe_C_Q)         0.141     2.248 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.187     2.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X30Y69         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.952     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X30Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.445     2.119    
    SLICE_X30Y69         FDCE (Remov_fdce_C_CLR)     -0.092     2.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.011%)  route 0.187ns (56.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.565ns
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.680     2.107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDPE (Prop_fdpe_C_Q)         0.141     2.248 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.187     2.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X30Y69         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.952     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X30Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.445     2.119    
    SLICE_X30Y69         FDCE (Remov_fdce_C_CLR)     -0.092     2.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.011%)  route 0.187ns (56.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.565ns
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.680     2.107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDPE (Prop_fdpe_C_Q)         0.141     2.248 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.187     2.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X30Y69         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.952     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X30Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.445     2.119    
    SLICE_X30Y69         FDCE (Remov_fdce_C_CLR)     -0.092     2.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.011%)  route 0.187ns (56.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.565ns
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.680     2.107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDPE (Prop_fdpe_C_Q)         0.141     2.248 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.187     2.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X30Y69         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.952     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X30Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.445     2.119    
    SLICE_X30Y69         FDCE (Remov_fdce_C_CLR)     -0.092     2.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.011%)  route 0.187ns (56.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.565ns
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.680     2.107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDPE (Prop_fdpe_C_Q)         0.141     2.248 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.187     2.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X30Y69         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.952     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X30Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.445     2.119    
    SLICE_X30Y69         FDCE (Remov_fdce_C_CLR)     -0.092     2.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.011%)  route 0.187ns (56.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.565ns
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.680     2.107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDPE (Prop_fdpe_C_Q)         0.141     2.248 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.187     2.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X30Y69         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.952     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X30Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.445     2.119    
    SLICE_X30Y69         FDCE (Remov_fdce_C_CLR)     -0.092     2.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.011%)  route 0.187ns (56.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.565ns
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.680     2.107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDPE (Prop_fdpe_C_Q)         0.141     2.248 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.187     2.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X30Y69         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.952     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X30Y69         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.445     2.119    
    SLICE_X30Y69         FDPE (Remov_fdpe_C_PRE)     -0.095     2.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.411    





