#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Mar  2 11:18:16 2023
# Process ID: 3824
# Current directory: C:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/Hardware_Files/synth_1
# Command line: vivado.exe -log ARTY_A7_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ARTY_A7_wrapper.tcl
# Log file: C:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/Hardware_Files/synth_1/ARTY_A7_wrapper.vds
# Journal file: C:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/Hardware_Files/synth_1\vivado.jou
#-----------------------------------------------------------
source ARTY_A7_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.2/data/ip'.
Command: synth_design -top ARTY_A7_wrapper -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9556 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 462.246 ; gain = 99.727
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ARTY_A7_wrapper' [C:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/uBlaze_ARTY_A7.srcs/sources_1/bd/ARTY_A7/hdl/ARTY_A7_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'ARTY_A7' [C:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/uBlaze_ARTY_A7.srcs/sources_1/bd/ARTY_A7/synth/ARTY_A7.v:13]
INFO: [Synth 8-6157] synthesizing module 'ARTY_A7_axi_intc_0_0' [C:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/Hardware_Files/synth_1/.Xil/Vivado-3824-Aitesam-DESKTOP/realtime/ARTY_A7_axi_intc_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ARTY_A7_axi_intc_0_0' (1#1) [C:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/Hardware_Files/synth_1/.Xil/Vivado-3824-Aitesam-DESKTOP/realtime/ARTY_A7_axi_intc_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ARTY_A7_axi_uartlite_0_0' [C:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/Hardware_Files/synth_1/.Xil/Vivado-3824-Aitesam-DESKTOP/realtime/ARTY_A7_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ARTY_A7_axi_uartlite_0_0' (2#1) [C:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/Hardware_Files/synth_1/.Xil/Vivado-3824-Aitesam-DESKTOP/realtime/ARTY_A7_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ARTY_A7_clk_wiz_0_0' [C:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/Hardware_Files/synth_1/.Xil/Vivado-3824-Aitesam-DESKTOP/realtime/ARTY_A7_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ARTY_A7_clk_wiz_0_0' (3#1) [C:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/Hardware_Files/synth_1/.Xil/Vivado-3824-Aitesam-DESKTOP/realtime/ARTY_A7_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ARTY_A7_mdm_1_0' [C:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/Hardware_Files/synth_1/.Xil/Vivado-3824-Aitesam-DESKTOP/realtime/ARTY_A7_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ARTY_A7_mdm_1_0' (4#1) [C:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/Hardware_Files/synth_1/.Xil/Vivado-3824-Aitesam-DESKTOP/realtime/ARTY_A7_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ARTY_A7_microblaze_0_0' [C:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/Hardware_Files/synth_1/.Xil/Vivado-3824-Aitesam-DESKTOP/realtime/ARTY_A7_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ARTY_A7_microblaze_0_0' (5#1) [C:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/Hardware_Files/synth_1/.Xil/Vivado-3824-Aitesam-DESKTOP/realtime/ARTY_A7_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'ARTY_A7_microblaze_0_0' requires 52 connections, but only 51 given [C:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/uBlaze_ARTY_A7.srcs/sources_1/bd/ARTY_A7/synth/ARTY_A7.v:185]
INFO: [Synth 8-6157] synthesizing module 'ARTY_A7_microblaze_0_axi_periph_0' [C:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/uBlaze_ARTY_A7.srcs/sources_1/bd/ARTY_A7/synth/ARTY_A7.v:333]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_EZZ7U8' [C:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/uBlaze_ARTY_A7.srcs/sources_1/bd/ARTY_A7/synth/ARTY_A7.v:795]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_EZZ7U8' (6#1) [C:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/uBlaze_ARTY_A7.srcs/sources_1/bd/ARTY_A7/synth/ARTY_A7.v:795]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1DAMLV7' [C:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/uBlaze_ARTY_A7.srcs/sources_1/bd/ARTY_A7/synth/ARTY_A7.v:927]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1DAMLV7' (7#1) [C:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/uBlaze_ARTY_A7.srcs/sources_1/bd/ARTY_A7/synth/ARTY_A7.v:927]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1D5VQI4' [C:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/uBlaze_ARTY_A7.srcs/sources_1/bd/ARTY_A7/synth/ARTY_A7.v:1293]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1D5VQI4' (8#1) [C:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/uBlaze_ARTY_A7.srcs/sources_1/bd/ARTY_A7/synth/ARTY_A7.v:1293]
INFO: [Synth 8-6157] synthesizing module 'ARTY_A7_xbar_0' [C:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/Hardware_Files/synth_1/.Xil/Vivado-3824-Aitesam-DESKTOP/realtime/ARTY_A7_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ARTY_A7_xbar_0' (9#1) [C:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/Hardware_Files/synth_1/.Xil/Vivado-3824-Aitesam-DESKTOP/realtime/ARTY_A7_xbar_0_stub.v:6]
WARNING: [Synth 8-350] instance 'xbar' of module 'ARTY_A7_xbar_0' requires 40 connections, but only 38 given [C:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/uBlaze_ARTY_A7.srcs/sources_1/bd/ARTY_A7/synth/ARTY_A7.v:754]
INFO: [Synth 8-6155] done synthesizing module 'ARTY_A7_microblaze_0_axi_periph_0' (10#1) [C:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/uBlaze_ARTY_A7.srcs/sources_1/bd/ARTY_A7/synth/ARTY_A7.v:333]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_15CUNDC' [C:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/uBlaze_ARTY_A7.srcs/sources_1/bd/ARTY_A7/synth/ARTY_A7.v:1059]
INFO: [Synth 8-6157] synthesizing module 'ARTY_A7_dlmb_bram_if_cntlr_0' [C:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/Hardware_Files/synth_1/.Xil/Vivado-3824-Aitesam-DESKTOP/realtime/ARTY_A7_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ARTY_A7_dlmb_bram_if_cntlr_0' (11#1) [C:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/Hardware_Files/synth_1/.Xil/Vivado-3824-Aitesam-DESKTOP/realtime/ARTY_A7_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ARTY_A7_dlmb_v10_0' [C:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/Hardware_Files/synth_1/.Xil/Vivado-3824-Aitesam-DESKTOP/realtime/ARTY_A7_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ARTY_A7_dlmb_v10_0' (12#1) [C:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/Hardware_Files/synth_1/.Xil/Vivado-3824-Aitesam-DESKTOP/realtime/ARTY_A7_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'ARTY_A7_dlmb_v10_0' requires 25 connections, but only 24 given [C:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/uBlaze_ARTY_A7.srcs/sources_1/bd/ARTY_A7/synth/ARTY_A7.v:1205]
INFO: [Synth 8-6157] synthesizing module 'ARTY_A7_ilmb_bram_if_cntlr_0' [C:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/Hardware_Files/synth_1/.Xil/Vivado-3824-Aitesam-DESKTOP/realtime/ARTY_A7_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ARTY_A7_ilmb_bram_if_cntlr_0' (13#1) [C:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/Hardware_Files/synth_1/.Xil/Vivado-3824-Aitesam-DESKTOP/realtime/ARTY_A7_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ARTY_A7_ilmb_v10_0' [C:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/Hardware_Files/synth_1/.Xil/Vivado-3824-Aitesam-DESKTOP/realtime/ARTY_A7_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ARTY_A7_ilmb_v10_0' (14#1) [C:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/Hardware_Files/synth_1/.Xil/Vivado-3824-Aitesam-DESKTOP/realtime/ARTY_A7_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'ARTY_A7_ilmb_v10_0' requires 25 connections, but only 24 given [C:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/uBlaze_ARTY_A7.srcs/sources_1/bd/ARTY_A7/synth/ARTY_A7.v:1251]
INFO: [Synth 8-6157] synthesizing module 'ARTY_A7_lmb_bram_0' [C:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/Hardware_Files/synth_1/.Xil/Vivado-3824-Aitesam-DESKTOP/realtime/ARTY_A7_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ARTY_A7_lmb_bram_0' (15#1) [C:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/Hardware_Files/synth_1/.Xil/Vivado-3824-Aitesam-DESKTOP/realtime/ARTY_A7_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'ARTY_A7_lmb_bram_0' requires 16 connections, but only 14 given [C:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/uBlaze_ARTY_A7.srcs/sources_1/bd/ARTY_A7/synth/ARTY_A7.v:1276]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_15CUNDC' (16#1) [C:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/uBlaze_ARTY_A7.srcs/sources_1/bd/ARTY_A7/synth/ARTY_A7.v:1059]
INFO: [Synth 8-6157] synthesizing module 'ARTY_A7_rst_clk_wiz_0_100M_0' [C:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/Hardware_Files/synth_1/.Xil/Vivado-3824-Aitesam-DESKTOP/realtime/ARTY_A7_rst_clk_wiz_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ARTY_A7_rst_clk_wiz_0_100M_0' (17#1) [C:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/Hardware_Files/synth_1/.Xil/Vivado-3824-Aitesam-DESKTOP/realtime/ARTY_A7_rst_clk_wiz_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_0_100M' of module 'ARTY_A7_rst_clk_wiz_0_100M_0' requires 10 connections, but only 9 given [C:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/uBlaze_ARTY_A7.srcs/sources_1/bd/ARTY_A7/synth/ARTY_A7.v:321]
INFO: [Synth 8-6155] done synthesizing module 'ARTY_A7' (18#1) [C:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/uBlaze_ARTY_A7.srcs/sources_1/bd/ARTY_A7/synth/ARTY_A7.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ARTY_A7_wrapper' (19#1) [C:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/uBlaze_ARTY_A7.srcs/sources_1/bd/ARTY_A7/hdl/ARTY_A7_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_1D5VQI4 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1D5VQI4 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1D5VQI4 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1D5VQI4 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1DAMLV7 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1DAMLV7 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1DAMLV7 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1DAMLV7 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_EZZ7U8 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_EZZ7U8 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_EZZ7U8 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_EZZ7U8 has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 517.281 ; gain = 154.762
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 517.281 ; gain = 154.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 517.281 ; gain = 154.762
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/uBlaze_ARTY_A7.srcs/sources_1/bd/ARTY_A7/ip/ARTY_A7_microblaze_0_0/ARTY_A7_microblaze_0_0/ARTY_A7_microblaze_0_0_in_context.xdc] for cell 'ARTY_A7_i/microblaze_0'
Finished Parsing XDC File [c:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/uBlaze_ARTY_A7.srcs/sources_1/bd/ARTY_A7/ip/ARTY_A7_microblaze_0_0/ARTY_A7_microblaze_0_0/ARTY_A7_microblaze_0_0_in_context.xdc] for cell 'ARTY_A7_i/microblaze_0'
Parsing XDC File [c:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/uBlaze_ARTY_A7.srcs/sources_1/bd/ARTY_A7/ip/ARTY_A7_clk_wiz_0_0/ARTY_A7_clk_wiz_0_0/ARTY_A7_clk_wiz_0_0_in_context.xdc] for cell 'ARTY_A7_i/clk_wiz_0'
Finished Parsing XDC File [c:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/uBlaze_ARTY_A7.srcs/sources_1/bd/ARTY_A7/ip/ARTY_A7_clk_wiz_0_0/ARTY_A7_clk_wiz_0_0/ARTY_A7_clk_wiz_0_0_in_context.xdc] for cell 'ARTY_A7_i/clk_wiz_0'
Parsing XDC File [c:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/uBlaze_ARTY_A7.srcs/sources_1/bd/ARTY_A7/ip/ARTY_A7_axi_uartlite_0_0/ARTY_A7_axi_uartlite_0_0/ARTY_A7_axi_uartlite_0_0_in_context.xdc] for cell 'ARTY_A7_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/uBlaze_ARTY_A7.srcs/sources_1/bd/ARTY_A7/ip/ARTY_A7_axi_uartlite_0_0/ARTY_A7_axi_uartlite_0_0/ARTY_A7_axi_uartlite_0_0_in_context.xdc] for cell 'ARTY_A7_i/axi_uartlite_0'
Parsing XDC File [c:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/uBlaze_ARTY_A7.srcs/sources_1/bd/ARTY_A7/ip/ARTY_A7_mdm_1_0/ARTY_A7_mdm_1_0/ARTY_A7_mdm_1_0_in_context.xdc] for cell 'ARTY_A7_i/mdm_1'
Finished Parsing XDC File [c:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/uBlaze_ARTY_A7.srcs/sources_1/bd/ARTY_A7/ip/ARTY_A7_mdm_1_0/ARTY_A7_mdm_1_0/ARTY_A7_mdm_1_0_in_context.xdc] for cell 'ARTY_A7_i/mdm_1'
Parsing XDC File [c:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/uBlaze_ARTY_A7.srcs/sources_1/bd/ARTY_A7/ip/ARTY_A7_rst_clk_wiz_0_100M_0/ARTY_A7_rst_clk_wiz_0_100M_0/ARTY_A7_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'ARTY_A7_i/rst_clk_wiz_0_100M'
Finished Parsing XDC File [c:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/uBlaze_ARTY_A7.srcs/sources_1/bd/ARTY_A7/ip/ARTY_A7_rst_clk_wiz_0_100M_0/ARTY_A7_rst_clk_wiz_0_100M_0/ARTY_A7_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'ARTY_A7_i/rst_clk_wiz_0_100M'
Parsing XDC File [c:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/uBlaze_ARTY_A7.srcs/sources_1/bd/ARTY_A7/ip/ARTY_A7_dlmb_v10_0/ARTY_A7_dlmb_v10_0/ARTY_A7_dlmb_v10_0_in_context.xdc] for cell 'ARTY_A7_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/uBlaze_ARTY_A7.srcs/sources_1/bd/ARTY_A7/ip/ARTY_A7_dlmb_v10_0/ARTY_A7_dlmb_v10_0/ARTY_A7_dlmb_v10_0_in_context.xdc] for cell 'ARTY_A7_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/uBlaze_ARTY_A7.srcs/sources_1/bd/ARTY_A7/ip/ARTY_A7_ilmb_v10_0/ARTY_A7_ilmb_v10_0/ARTY_A7_dlmb_v10_0_in_context.xdc] for cell 'ARTY_A7_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/uBlaze_ARTY_A7.srcs/sources_1/bd/ARTY_A7/ip/ARTY_A7_ilmb_v10_0/ARTY_A7_ilmb_v10_0/ARTY_A7_dlmb_v10_0_in_context.xdc] for cell 'ARTY_A7_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/uBlaze_ARTY_A7.srcs/sources_1/bd/ARTY_A7/ip/ARTY_A7_dlmb_bram_if_cntlr_0/ARTY_A7_dlmb_bram_if_cntlr_0/ARTY_A7_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'ARTY_A7_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/uBlaze_ARTY_A7.srcs/sources_1/bd/ARTY_A7/ip/ARTY_A7_dlmb_bram_if_cntlr_0/ARTY_A7_dlmb_bram_if_cntlr_0/ARTY_A7_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'ARTY_A7_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/uBlaze_ARTY_A7.srcs/sources_1/bd/ARTY_A7/ip/ARTY_A7_ilmb_bram_if_cntlr_0/ARTY_A7_ilmb_bram_if_cntlr_0/ARTY_A7_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'ARTY_A7_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/uBlaze_ARTY_A7.srcs/sources_1/bd/ARTY_A7/ip/ARTY_A7_ilmb_bram_if_cntlr_0/ARTY_A7_ilmb_bram_if_cntlr_0/ARTY_A7_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'ARTY_A7_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/uBlaze_ARTY_A7.srcs/sources_1/bd/ARTY_A7/ip/ARTY_A7_lmb_bram_0/ARTY_A7_lmb_bram_0/ARTY_A7_lmb_bram_0_in_context.xdc] for cell 'ARTY_A7_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/uBlaze_ARTY_A7.srcs/sources_1/bd/ARTY_A7/ip/ARTY_A7_lmb_bram_0/ARTY_A7_lmb_bram_0/ARTY_A7_lmb_bram_0_in_context.xdc] for cell 'ARTY_A7_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/uBlaze_ARTY_A7.srcs/sources_1/bd/ARTY_A7/ip/ARTY_A7_axi_intc_0_0/ARTY_A7_axi_intc_0_0/ARTY_A7_axi_intc_0_0_in_context.xdc] for cell 'ARTY_A7_i/axi_intc_0'
Finished Parsing XDC File [c:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/uBlaze_ARTY_A7.srcs/sources_1/bd/ARTY_A7/ip/ARTY_A7_axi_intc_0_0/ARTY_A7_axi_intc_0_0/ARTY_A7_axi_intc_0_0_in_context.xdc] for cell 'ARTY_A7_i/axi_intc_0'
Parsing XDC File [c:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/uBlaze_ARTY_A7.srcs/sources_1/bd/ARTY_A7/ip/ARTY_A7_xbar_0/ARTY_A7_xbar_0/ARTY_A7_xbar_0_in_context.xdc] for cell 'ARTY_A7_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/uBlaze_ARTY_A7.srcs/sources_1/bd/ARTY_A7/ip/ARTY_A7_xbar_0/ARTY_A7_xbar_0/ARTY_A7_xbar_0_in_context.xdc] for cell 'ARTY_A7_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [C:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/Hardware_Files/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/Hardware_Files/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 808.129 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'ARTY_A7_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 809.656 ; gain = 447.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 809.656 ; gain = 447.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/uBlaze_ARTY_A7.srcs/sources_1/bd/ARTY_A7/ip/ARTY_A7_clk_wiz_0_0/ARTY_A7_clk_wiz_0_0/ARTY_A7_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/uBlaze_ARTY_A7.srcs/sources_1/bd/ARTY_A7/ip/ARTY_A7_clk_wiz_0_0/ARTY_A7_clk_wiz_0_0/ARTY_A7_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for ARTY_A7_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ARTY_A7_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ARTY_A7_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ARTY_A7_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ARTY_A7_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ARTY_A7_i/rst_clk_wiz_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ARTY_A7_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ARTY_A7_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ARTY_A7_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ARTY_A7_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ARTY_A7_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ARTY_A7_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ARTY_A7_i/axi_intc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ARTY_A7_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 809.656 ; gain = 447.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 809.656 ; gain = 447.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design ARTY_A7_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design ARTY_A7_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design ARTY_A7_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design ARTY_A7_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design ARTY_A7_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design ARTY_A7_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 809.656 ; gain = 447.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'ARTY_A7_i/clk_wiz_0/clk_out1' to pin 'ARTY_A7_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ARTY_A7_i/mdm_1/Dbg_Clk_0' to pin 'ARTY_A7_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ARTY_A7_i/mdm_1/Dbg_Update_0' to pin 'ARTY_A7_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ARTY_A7_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'ARTY_A7_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ARTY_A7_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'ARTY_A7_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 824.160 ; gain = 461.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 824.309 ; gain = 461.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 825.203 ; gain = 462.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 825.828 ; gain = 463.309
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 825.828 ; gain = 463.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 825.828 ; gain = 463.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 825.828 ; gain = 463.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 825.828 ; gain = 463.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 825.828 ; gain = 463.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |ARTY_A7_xbar_0               |         1|
|2     |ARTY_A7_axi_intc_0_0         |         1|
|3     |ARTY_A7_axi_uartlite_0_0     |         1|
|4     |ARTY_A7_clk_wiz_0_0          |         1|
|5     |ARTY_A7_mdm_1_0              |         1|
|6     |ARTY_A7_microblaze_0_0       |         1|
|7     |ARTY_A7_rst_clk_wiz_0_100M_0 |         1|
|8     |ARTY_A7_dlmb_bram_if_cntlr_0 |         1|
|9     |ARTY_A7_dlmb_v10_0           |         1|
|10    |ARTY_A7_ilmb_bram_if_cntlr_0 |         1|
|11    |ARTY_A7_ilmb_v10_0           |         1|
|12    |ARTY_A7_lmb_bram_0           |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |ARTY_A7_axi_intc_0_0         |     1|
|2     |ARTY_A7_axi_uartlite_0_0     |     1|
|3     |ARTY_A7_clk_wiz_0_0          |     1|
|4     |ARTY_A7_dlmb_bram_if_cntlr_0 |     1|
|5     |ARTY_A7_dlmb_v10_0           |     1|
|6     |ARTY_A7_ilmb_bram_if_cntlr_0 |     1|
|7     |ARTY_A7_ilmb_v10_0           |     1|
|8     |ARTY_A7_lmb_bram_0           |     1|
|9     |ARTY_A7_mdm_1_0              |     1|
|10    |ARTY_A7_microblaze_0_0       |     1|
|11    |ARTY_A7_rst_clk_wiz_0_100M_0 |     1|
|12    |ARTY_A7_xbar_0               |     1|
|13    |IBUF                         |     2|
|14    |OBUF                         |     1|
+------+-----------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  1089|
|2     |  ARTY_A7_i                   |ARTY_A7                               |  1086|
|3     |    microblaze_0_axi_periph   |ARTY_A7_microblaze_0_axi_periph_0     |   263|
|4     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_15CUNDC |   496|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 825.828 ; gain = 463.309
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 825.852 ; gain = 170.957
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 825.852 ; gain = 463.332
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 843.301 ; gain = 487.707
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/atsm/Documents/Vivado/uBlaze_ARTY_A7/Hardware_Files/synth_1/ARTY_A7_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ARTY_A7_wrapper_utilization_synth.rpt -pb ARTY_A7_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 843.594 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Mar  2 11:18:51 2023...
