`timescale 1ns / 1ps

module synchronizer(
    output wire OutSignal,
    input wire InSignal,
    input wire Clk
);

    /* Intermediate nets */
    reg buff0, buff1, buff2;

    always @(posedge Clk) 
    begin
        buff0 <= InSignal;
        buff1 <= buff0;
        buff2 <= buff1;
    end

    assign OutSignal = buff2;

endmodule
