

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-031156e66de9d631709a7db882a973ad8f0cec52_modified_1] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                       2.2691MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        1 # Select page eviction policy
-reserve_accessed_page_percent                   10 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_nvlink                          0 # Enable nvlink 2.0, 150.0GB/s
-enable_rdma                            0 # Enable remote direct memory access
-migrate_threshold                     10 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     1 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
fe9dd15ac2fcd7cd81127aad9f0c9a66  /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
Running md5sum using "md5sum /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs "
Parsing file _cuobjdump_complete_output_bYmuaL
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401649, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:42) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:49) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x160 (_1.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:93) mov.u32 %r24, %r25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:98) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x240 (_1.ptx:129) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:136) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_Q1aCam"
Running: cat _ptx_Q1aCam | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_jBQKaX
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_jBQKaX --output-file  /dev/null 2> _ptx_Q1aCaminfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_Q1aCam _ptx2_jBQKaX _ptx_Q1aCaminfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x401519, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 93085
gpu_sim_insn = 1245376
gpu_ipc =      13.3789
gpu_tot_sim_cycle = 317771
gpu_tot_sim_insn = 1245376
gpu_tot_ipc =       3.9191
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 2214
partiton_reqs_in_parallel = 2047870
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.4445
partiton_reqs_in_parallel_util = 2047870
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 93085
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 2220
partiton_replys_in_parallel_total    = 0
L2_BW  =       2.2605 GB/Sec
L2_BW_total  =       0.6622 GB/Sec
gpu_total_sim_rate=14825

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22632
	L1I_total_cache_misses = 2778
	L1I_total_cache_miss_rate = 0.1227
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.1250
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19854
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2778
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22632
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
23, 23, 22, 23, 22, 23, 22, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 1317216
gpgpu_n_tot_w_icount = 41163
gpgpu_n_stall_shd_mem = 5197
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2090
gpgpu_n_mem_write_global = 17
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 17
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 311
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16015	W0_Idle:4511914	W0_Scoreboard:637826	W1:203	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40960
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16720 {8:2090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 680 {40:17,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83600 {40:2090,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 136 {8:17,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 58 
maxdqlatency = 0 
maxmflatency = 41720 
averagemflatency = 8426 
max_icnt2mem_latency = 41485 
max_icnt2sh_latency = 317517 
mrq_lat_table:171 	49 	48 	63 	71 	158 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	93 	230 	0 	0 	512 	1 	1292 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	133 	23 	22 	0 	230 	0 	0 	0 	0 	512 	2 	1291 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	655 	956 	503 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	0 	0 	0 	2 	2 	6 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0        16         6 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0        16 
maximum service time to same row:
dram[0]:     11515     11519     64576     64575         0         0     84579         0         0         0         0         0         0         0      4580      4584 
dram[1]:     11498     11500         0         0         0         0         0     46748         0         0         0         0         0         0      4580      4582 
dram[2]:     11493     11493     64573         0     50172         0         0         0     84581         0         0         0         0         0      4580      4581 
dram[3]:     11497     11500         0         0         0     47604     48460         0         0     84582         0         0         0         0      4580      4581 
dram[4]:     11500     11502         0         0     36565         0         0         0         0         0         0         0         0         0      4352      3792 
dram[5]:     11504     11507         0         0     49316         0         0         0         0         0         0         0         0         0     58497      6609 
dram[6]:     11507     11509     46035         0         0         0         0         0         0         0         0         0         0         0      4580      4584 
dram[7]:     11503     11507         0         0     54275         0         0         0         0         0         0     92819         0         0      4580      4584 
dram[8]:     11503     11507         0         0         0         0         0         0         0         0         0         0         0         0      4580      4584 
dram[9]:     11500     11501         0     64579         0         0     14050     54277         0         0         0         0         0         0      4580      4584 
dram[10]:     11507     11508         0         0     51674         0         0         0         0         0         0         0         0         0      4580     68228 
average row accesses per activate:
dram[0]:  9.000000 10.000000  2.000000  2.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[1]: 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[2]:  8.000000  8.000000  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[3]:  7.000000  7.000000      -nan      -nan      -nan  2.000000  1.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[4]:  7.000000  7.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.500000  8.500000 
dram[5]:  7.000000  7.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.333333  5.666667 
dram[6]:  7.000000  7.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[7]:  9.000000  7.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan 16.000000 16.000000 
dram[8]:  7.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[9]:  7.000000  7.000000      -nan  2.000000      -nan      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[10]:  9.000000  7.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000  9.000000 
average row locality = 560/71 = 7.887324
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         9         1         1         0         0         1         0         0         0         0         0         0         0        16        16 
dram[1]:         9         8         0         0         0         0         0         1         0         0         0         0         0         0        16        16 
dram[2]:         8         8         1         0         1         0         0         0         1         0         0         0         0         0        16        16 
dram[3]:         7         7         0         0         0         2         1         0         0         1         0         0         0         0        16        16 
dram[4]:         7         7         0         0         1         0         0         0         0         0         0         0         0         0        17        17 
dram[5]:         7         7         0         0         1         0         0         0         0         0         0         0         0         0        18        17 
dram[6]:         7         7         1         0         0         0         0         0         0         0         0         0         0         0        16        16 
dram[7]:         8         7         0         0         1         0         0         0         0         0         0         1         0         0        16        16 
dram[8]:         7         7         0         0         0         0         0         0         0         0         0         0         0         0        16        16 
dram[9]:         7         7         0         1         0         0         2         1         0         0         0         0         0         0        16        16 
dram[10]:         8         7         0         0         1         0         0         0         0         0         0         0         0         0        16        17 
total reads: 544
min_bank_accesses = 0!
chip skew: 53/46 = 1.15
number of total write accesses:
dram[0]:         0         1         1         1         0         0         1         0         0         0         0         0         0         0         0         0 
dram[1]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         1         0         0         0         0         0         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         1         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         1         0         0         0         1         0         0         0         0         0         0         0         0 
dram[10]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1 
total reads: 16
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      24633     22463      7963      6731    none      none       16363    none      none      none      none      none      none      none       32113     32199
dram[1]:      22623     26849    none      none      none      none      none         352    none      none      none      none      none      none       32086     32219
dram[2]:      26896     26873      7532    none         352    none      none      none       17115    none      none      none      none      none       32069     32190
dram[3]:      30533     30459    none      none      none         298       352    none      none       17543    none      none      none      none       32047     32151
dram[4]:      24656     24633    none      none       11647    none      none      none      none      none      none      none      none      none       30154     30275
dram[5]:      24644     24590    none      none         352    none      none      none      none      none      none      none      none      none       28260     30247
dram[6]:      24653     24595     10367    none      none      none      none      none      none      none      none      none      none      none       32032     32105
dram[7]:      20565     24561    none      none        3246    none      none      none      none      none      none       20860    none      none       32031     32116
dram[8]:      24640     24614    none      none      none      none      none      none      none      none      none      none      none      none       32014     32109
dram[9]:      24655     24590    none        8818    none      none       11481      4103    none      none      none      none      none      none       33736     33847
dram[10]:      20759     24684    none      none         250    none      none      none      none      none      none      none      none      none       33738     31566
maximum mf latency per bank:
dram[0]:      10703     10680     15926     13462         0         0     32726         0         0         0         0         0         0         0     10678     10711
dram[1]:      11618     10660         0         0         0         0         0       352         0         0         0         0         0         0     10663     10717
dram[2]:      10675     10690     15064         0       352         0         0         0     34230         0         0         0         0         0     10676     10724
dram[3]:      10659     10638         0         0         0       352       352         0         0     35087         0         0         0         0     10637     10672
dram[4]:      10636     10658         0         0     11647         0         0         0         0         0         0         0         0         0     10633     10664
dram[5]:      10633     10644         0         0       352         0         0         0         0         0         0         0         0         0     24177     10671
dram[6]:      10638     10619      9457         0         0         0         0         0         0         0         0         0         0         0     10646     10665
dram[7]:      12701     10615         0         0      6492         0         0         0         0         0         0     41720         0         0     10632     10663
dram[8]:      10632     10627         0         0         0         0         0         0         0         0         0         0         0         0     10631     10662
dram[9]:      10638     10637         0     17637         0         0     10414      8206         0         0         0         0         0         0     10631     10670
dram[10]:      14201     10678         0         0       250         0         0         0         0         0         0         0         0         0     10646     25891
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172619 n_act=8 n_pre=1 n_req=57 n_rd=212 n_write=4 bw_util=0.002499
n_activity=601 dram_eff=0.7188
bk0: 36a 172734i bk1: 36a 172704i bk2: 4a 172813i bk3: 4a 172804i bk4: 0a 172841i bk5: 0a 172842i bk6: 4a 172818i bk7: 0a 172842i bk8: 0a 172843i bk9: 0a 172843i bk10: 0a 172843i bk11: 0a 172844i bk12: 0a 172846i bk13: 0a 172847i bk14: 64a 172700i bk15: 64a 172592i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00895605
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172638 n_act=5 n_pre=0 n_req=51 n_rd=200 n_write=1 bw_util=0.002326
n_activity=506 dram_eff=0.7945
bk0: 36a 172704i bk1: 32a 172676i bk2: 0a 172843i bk3: 0a 172844i bk4: 0a 172844i bk5: 0a 172844i bk6: 0a 172844i bk7: 4a 172824i bk8: 0a 172843i bk9: 0a 172843i bk10: 0a 172844i bk11: 0a 172844i bk12: 0a 172844i bk13: 0a 172845i bk14: 64a 172699i bk15: 64a 172587i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00892134
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172631 n_act=7 n_pre=0 n_req=53 n_rd=204 n_write=2 bw_util=0.002384
n_activity=562 dram_eff=0.7331
bk0: 32a 172711i bk1: 32a 172673i bk2: 4a 172819i bk3: 0a 172843i bk4: 4a 172823i bk5: 0a 172842i bk6: 0a 172843i bk7: 0a 172843i bk8: 4a 172819i bk9: 0a 172843i bk10: 0a 172844i bk11: 0a 172844i bk12: 0a 172844i bk13: 0a 172846i bk14: 64a 172699i bk15: 64a 172587i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0102809
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172636 n_act=7 n_pre=0 n_req=51 n_rd=200 n_write=1 bw_util=0.002326
n_activity=568 dram_eff=0.7077
bk0: 28a 172726i bk1: 28a 172692i bk2: 0a 172843i bk3: 0a 172844i bk4: 0a 172844i bk5: 8a 172817i bk6: 4a 172823i bk7: 0a 172842i bk8: 0a 172843i bk9: 4a 172818i bk10: 0a 172843i bk11: 0a 172845i bk12: 0a 172845i bk13: 0a 172846i bk14: 64a 172699i bk15: 64a 172585i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00952304
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172639 n_act=7 n_pre=2 n_req=49 n_rd=196 n_write=0 bw_util=0.002268
n_activity=552 dram_eff=0.7101
bk0: 28a 172731i bk1: 28a 172698i bk2: 0a 172844i bk3: 0a 172844i bk4: 4a 172824i bk5: 0a 172842i bk6: 0a 172842i bk7: 0a 172842i bk8: 0a 172842i bk9: 0a 172844i bk10: 0a 172844i bk11: 0a 172845i bk12: 0a 172845i bk13: 0a 172847i bk14: 68a 172669i bk15: 68a 172555i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00948832
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172630 n_act=9 n_pre=4 n_req=51 n_rd=200 n_write=1 bw_util=0.002326
n_activity=619 dram_eff=0.6494
bk0: 28a 172737i bk1: 28a 172710i bk2: 0a 172841i bk3: 0a 172842i bk4: 4a 172822i bk5: 0a 172841i bk6: 0a 172843i bk7: 0a 172843i bk8: 0a 172844i bk9: 0a 172844i bk10: 0a 172845i bk11: 0a 172846i bk12: 0a 172847i bk13: 0a 172849i bk14: 72a 172641i bk15: 68a 172556i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00823286
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172651 n_act=5 n_pre=0 n_req=47 n_rd=188 n_write=0 bw_util=0.002175
n_activity=461 dram_eff=0.8156
bk0: 28a 172745i bk1: 28a 172710i bk2: 4a 172823i bk3: 0a 172842i bk4: 0a 172842i bk5: 0a 172842i bk6: 0a 172842i bk7: 0a 172842i bk8: 0a 172843i bk9: 0a 172844i bk10: 0a 172845i bk11: 0a 172845i bk12: 0a 172845i bk13: 0a 172847i bk14: 64a 172702i bk15: 64a 172594i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00807086
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172639 n_act=6 n_pre=0 n_req=52 n_rd=196 n_write=3 bw_util=0.002303
n_activity=535 dram_eff=0.7439
bk0: 32a 172722i bk1: 28a 172714i bk2: 0a 172843i bk3: 0a 172844i bk4: 4a 172818i bk5: 0a 172842i bk6: 0a 172842i bk7: 0a 172842i bk8: 0a 172842i bk9: 0a 172845i bk10: 0a 172845i bk11: 4a 172819i bk12: 0a 172844i bk13: 0a 172845i bk14: 64a 172700i bk15: 64a 172590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00772373
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172656 n_act=4 n_pre=0 n_req=46 n_rd=184 n_write=0 bw_util=0.002129
n_activity=421 dram_eff=0.8741
bk0: 28a 172738i bk1: 28a 172705i bk2: 0a 172842i bk3: 0a 172843i bk4: 0a 172843i bk5: 0a 172843i bk6: 0a 172843i bk7: 0a 172843i bk8: 0a 172843i bk9: 0a 172845i bk10: 0a 172845i bk11: 0a 172845i bk12: 0a 172845i bk13: 0a 172846i bk14: 64a 172701i bk15: 64a 172593i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00840642
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172633 n_act=8 n_pre=1 n_req=52 n_rd=200 n_write=2 bw_util=0.002337
n_activity=598 dram_eff=0.6756
bk0: 28a 172717i bk1: 28a 172688i bk2: 0a 172845i bk3: 4a 172819i bk4: 0a 172843i bk5: 0a 172843i bk6: 8a 172792i bk7: 4a 172816i bk8: 0a 172842i bk9: 0a 172842i bk10: 0a 172843i bk11: 0a 172844i bk12: 0a 172844i bk13: 0a 172846i bk14: 64a 172701i bk15: 64a 172588i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00982389
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172639 n_act=6 n_pre=1 n_req=51 n_rd=196 n_write=2 bw_util=0.002291
n_activity=542 dram_eff=0.7306
bk0: 32a 172711i bk1: 28a 172691i bk2: 0a 172842i bk3: 0a 172843i bk4: 4a 172823i bk5: 0a 172841i bk6: 0a 172841i bk7: 0a 172841i bk8: 0a 172844i bk9: 0a 172844i bk10: 0a 172845i bk11: 0a 172846i bk12: 0a 172846i bk13: 0a 172847i bk14: 64a 172709i bk15: 68a 172550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0092569

========= L2 cache stats =========
L2_cache_bank[0]: Access = 127, Miss = 27, Miss_rate = 0.213, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[1]: Access = 98, Miss = 26, Miss_rate = 0.265, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[2]: Access = 97, Miss = 25, Miss_rate = 0.258, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[3]: Access = 97, Miss = 25, Miss_rate = 0.258, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[4]: Access = 99, Miss = 27, Miss_rate = 0.273, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[5]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[6]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[7]: Access = 95, Miss = 26, Miss_rate = 0.274, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[8]: Access = 121, Miss = 25, Miss_rate = 0.207, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[9]: Access = 120, Miss = 24, Miss_rate = 0.200, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[10]: Access = 95, Miss = 26, Miss_rate = 0.274, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[11]: Access = 120, Miss = 24, Miss_rate = 0.200, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[12]: Access = 100, Miss = 24, Miss_rate = 0.240, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[13]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[14]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[15]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[16]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[17]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[18]: Access = 118, Miss = 25, Miss_rate = 0.212, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[19]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[20]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[21]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_total_cache_accesses = 2220
L2_total_cache_misses = 544
L2_total_cache_miss_rate = 0.2450
L2_total_cache_pending_hits = 1644
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2090
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=4706
icnt_total_pkts_simt_to_mem=2237
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 26.4471
	minimum = 6
	maximum = 96
Network latency average = 18.4167
	minimum = 6
	maximum = 60
Slowest packet = 27
Flit latency average = 16.2639
	minimum = 6
	maximum = 60
Slowest flit = 27
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000476986
	minimum = 0.00036526 (at node 0)
	maximum = 0.000773491 (at node 1)
Accepted packet rate average = 0.000476986
	minimum = 0.00036526 (at node 0)
	maximum = 0.000773491 (at node 1)
Injected flit rate average = 0.000745881
	minimum = 0.00036526 (at node 0)
	maximum = 0.0017511 (at node 36)
Accepted flit rate average= 0.000745881
	minimum = 0.000494175 (at node 41)
	maximum = 0.0015255 (at node 1)
Injected packet length average = 1.56374
Accepted packet length average = 1.56374
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.4471 (1 samples)
	minimum = 6 (1 samples)
	maximum = 96 (1 samples)
Network latency average = 18.4167 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Flit latency average = 16.2639 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000476986 (1 samples)
	minimum = 0.00036526 (1 samples)
	maximum = 0.000773491 (1 samples)
Accepted packet rate average = 0.000476986 (1 samples)
	minimum = 0.00036526 (1 samples)
	maximum = 0.000773491 (1 samples)
Injected flit rate average = 0.000745881 (1 samples)
	minimum = 0.00036526 (1 samples)
	maximum = 0.0017511 (1 samples)
Accepted flit rate average = 0.000745881 (1 samples)
	minimum = 0.000494175 (1 samples)
	maximum = 0.0015255 (1 samples)
Injected packet size average = 1.56374 (1 samples)
Accepted packet size average = 1.56374 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 24 sec (84 sec)
gpgpu_simulation_rate = 14825 (inst/sec)
gpgpu_simulation_rate = 3782 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 1928
gpu_sim_insn = 1114192
gpu_ipc =     577.9004
gpu_tot_sim_cycle = 541849
gpu_tot_sim_insn = 2359568
gpu_tot_ipc =       4.3547
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7150
partiton_reqs_in_parallel = 42260
partiton_reqs_in_parallel_total    = 2047870
partiton_level_parallism =      21.9191
partiton_level_parallism_total  =       3.8574
partiton_reqs_in_parallel_util = 42260
partiton_reqs_in_parallel_util_total    = 2047870
gpu_sim_cycle_parition_util = 1928
gpu_tot_sim_cycle_parition_util    = 93085
partiton_level_parallism_util =      21.9191
partiton_level_parallism_util_total  =      21.9984
partiton_replys_in_parallel = 2136
partiton_replys_in_parallel_total    = 2220
L2_BW  =     105.0097 GB/Sec
L2_BW_total  =       0.7620 GB/Sec
gpu_total_sim_rate=26512

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 43152
	L1I_total_cache_misses = 5412
	L1I_total_cache_miss_rate = 0.1254
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 24576
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0729
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 22784
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 37740
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5412
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 24576
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 43152
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
44, 44, 43, 44, 43, 44, 43, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 
gpgpu_n_tot_thrd_icount = 2499680
gpgpu_n_tot_w_icount = 78115
gpgpu_n_stall_shd_mem = 5198
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4138
gpgpu_n_mem_write_global = 49
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 131114
gpgpu_n_store_insn = 49
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 786432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 312
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20299	W0_Idle:4534563	W0_Scoreboard:665839	W1:291	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:77824
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33104 {8:4138,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1960 {40:49,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165520 {40:4138,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 392 {8:49,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 41720 
averagemflatency = 4206 
max_icnt2mem_latency = 41485 
max_icnt2sh_latency = 541848 
mrq_lat_table:410 	74 	75 	102 	116 	212 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	306 	2087 	10 	0 	512 	1 	1292 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	486 	162 	79 	0 	1797 	20 	0 	0 	0 	512 	2 	1291 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	959 	1470 	1618 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	32 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	2 	0 	0 	2 	2 	6 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0        16         6 
dram[6]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0        16        16 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0        16 
maximum service time to same row:
dram[0]:     11515     11519     64576     64575         0         0     84579         0         0         0         0         0         0         0      4580      4584 
dram[1]:     11498     11500      1007      1002         0         0         0     46748         0         0         0         0         0         0      4580      4582 
dram[2]:     11493     11493     64573      1007     50172         0         0         0     84581         0         0         0         0         0      4580      4581 
dram[3]:     11497     11500      1010      1005         0     47604     48460         0         0     84582         0         0         0         0      4580      4581 
dram[4]:     11500     11502      1005      1009     36565         0         0         0         0         0         0         0         0         0      4352      3792 
dram[5]:     11504     11507      1014      1008     49316         0         0         0         0         0         0         0         0         0     58497      6609 
dram[6]:     11507     11509     46035      1021         0         0         0         0         0         0         0         0         0         0      4580      4584 
dram[7]:     11503     11507       985       987     54275         0         0         0         0         0         0     92819         0         0      4580      4584 
dram[8]:     11503     11507       931       934         0         0         0         0         0         0         0         0      1499         0      4580      4584 
dram[9]:     11500     11501      1004     64579         0         0     14050     54277         0         0         0         0         0         0      4580      4584 
dram[10]:     11507     11508       983       987     51674         0         0         0         0         0         0         0         0         0      4580     68228 
average row accesses per activate:
dram[0]: 17.000000 17.000000 16.000000 16.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[1]: 17.000000 16.000000 15.000000 15.000000      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[2]: 16.000000 16.000000 16.000000 15.000000  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[3]: 16.000000 16.000000 15.000000 15.000000      -nan  2.000000  1.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[4]: 16.000000 16.000000 15.000000 15.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.500000  8.500000 
dram[5]: 16.000000 16.000000 15.000000 15.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.333333  5.666667 
dram[6]: 16.000000 16.000000  7.500000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.500000  8.500000 
dram[7]: 17.000000 16.000000 14.000000 14.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan 16.000000 16.000000 
dram[8]: 16.000000 16.000000 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  7.000000      -nan 16.000000 16.000000 
dram[9]: 16.000000 16.000000 14.000000 15.000000      -nan      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[10]: 17.000000 16.000000 14.000000 14.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000  9.000000 
average row locality = 1073/92 = 11.663043
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16        15        15         0         0         1         0         0         0         0         0         0         0        16        16 
dram[1]:        16        16        15        15         0         0         0         1         0         0         0         0         0         0        16        16 
dram[2]:        16        16        15        15         1         0         0         0         1         0         0         0         0         0        16        16 
dram[3]:        16        16        15        15         0         2         1         0         0         1         0         0         0         0        16        16 
dram[4]:        16        16        15        15         1         0         0         0         0         0         0         0         0         0        17        17 
dram[5]:        16        16        15        15         1         0         0         0         0         0         0         0         0         0        18        17 
dram[6]:        16        16        15        14         0         0         0         0         0         0         0         0         0         0        17        17 
dram[7]:        16        16        14        14         1         0         0         0         0         0         0         1         0         0        16        16 
dram[8]:        16        16        14        14         0         0         0         0         0         0         0         0         1         0        16        16 
dram[9]:        16        16        14        14         0         0         2         1         0         0         0         0         0         0        16        16 
dram[10]:        16        16        14        14         1         0         0         0         0         0         0         0         0         0        16        17 
total reads: 1051
min_bank_accesses = 0!
chip skew: 98/93 = 1.05
number of total write accesses:
dram[0]:         0         1         1         1         0         0         1         0         0         0         0         0         0         0         0         0 
dram[1]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         1         0         0         0         0         0         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         1         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         6         0         0         0 
dram[9]:         0         0         0         1         0         0         0         1         0         0         0         0         0         0         0         0 
dram[10]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1 
total reads: 22
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      13676     13801      2272      2124    none      none       16363    none      none      none      none      none      none      none       32113     32199
dram[1]:      13941     14084      1435      1520    none      none      none         584    none      none      none      none      none      none       32086     32219
dram[2]:      14131     14081      2254      1596       584    none      none      none       17115    none      none      none      none      none       32069     32190
dram[3]:      14114     14074      1536      1630    none         530       584    none      none       17543    none      none      none      none       32047     32151
dram[4]:      11568     11507      1368      1545     11879    none      none      none      none      none      none      none      none      none       30167     30275
dram[5]:      11584     11552      1444      1555       584    none      none      none      none      none      none      none      none      none       28260     30247
dram[6]:      11532     11494      2128      1735    none      none      none      none      none      none      none      none      none      none       30148     30216
dram[7]:      11578     11488      1350      1422      3246    none      none      none      none      none      none       20860    none      none       32045     32116
dram[8]:      11567     11511      1262      1411    none      none      none      none      none      none      none      none         243    none       32014     32138
dram[9]:      11535     11497      1422      2599    none      none       11481      4103    none      none      none      none      none      none       33751     33847
dram[10]:      11704     11531      1308      1475       380    none      none      none      none      none      none      none      none      none       33752     31566
maximum mf latency per bank:
dram[0]:      10703     10680     15926     13462         0         0     32726         0         0         0         0         0         0         0     10678     10711
dram[1]:      11618     10660       454       475         0         0         0       352         0         0         0         0         0         0     10663     10717
dram[2]:      10675     10690     15064       482       352         0         0         0     34230         0         0         0         0         0     10676     10724
dram[3]:      10659     10638       482       492         0       352       352         0         0     35087         0         0         0         0     10637     10672
dram[4]:      10636     10658       439       484     11647         0         0         0         0         0         0         0         0         0     10633     10664
dram[5]:      10633     10644       473       499       352         0         0         0         0         0         0         0         0         0     24177     10671
dram[6]:      10638     10619      9457       534         0         0         0         0         0         0         0         0         0         0     10646     10665
dram[7]:      12701     10615       477       486      6492         0         0         0         0         0         0     41720         0         0     10632     10663
dram[8]:      10632     10627       447       477         0         0         0         0         0         0         0         0       249         0     10631     10662
dram[9]:      10638     10637       444     17637         0         0     10414      8206         0         0         0         0         0         0     10631     10670
dram[10]:      14201     10678       416       461       250         0         0         0         0         0         0         0         0         0     10646     25891
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176026 n_act=8 n_pre=1 n_req=100 n_rd=384 n_write=4 bw_util=0.004399
n_activity=999 dram_eff=0.7768
bk0: 68a 176236i bk1: 64a 176190i bk2: 60a 176201i bk3: 60a 176076i bk4: 0a 176420i bk5: 0a 176421i bk6: 4a 176397i bk7: 0a 176421i bk8: 0a 176422i bk9: 0a 176422i bk10: 0a 176422i bk11: 0a 176423i bk12: 0a 176425i bk13: 0a 176426i bk14: 64a 176279i bk15: 64a 176171i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0147713
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176035 n_act=7 n_pre=0 n_req=96 n_rd=380 n_write=1 bw_util=0.004319
n_activity=933 dram_eff=0.8167
bk0: 64a 176212i bk1: 64a 176166i bk2: 60a 176198i bk3: 60a 176110i bk4: 0a 176422i bk5: 0a 176423i bk6: 0a 176423i bk7: 4a 176403i bk8: 0a 176422i bk9: 0a 176422i bk10: 0a 176423i bk11: 0a 176423i bk12: 0a 176423i bk13: 0a 176424i bk14: 64a 176278i bk15: 64a 176166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0195666
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176029 n_act=8 n_pre=0 n_req=98 n_rd=384 n_write=2 bw_util=0.004376
n_activity=975 dram_eff=0.7918
bk0: 64a 176229i bk1: 64a 176139i bk2: 60a 176183i bk3: 60a 176106i bk4: 4a 176401i bk5: 0a 176420i bk6: 0a 176422i bk7: 0a 176422i bk8: 4a 176398i bk9: 0a 176422i bk10: 0a 176423i bk11: 0a 176423i bk12: 0a 176423i bk13: 0a 176425i bk14: 64a 176278i bk15: 64a 176166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0199747
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176021 n_act=9 n_pre=0 n_req=99 n_rd=392 n_write=1 bw_util=0.004455
n_activity=989 dram_eff=0.7947
bk0: 64a 176221i bk1: 64a 176148i bk2: 60a 176182i bk3: 60a 176078i bk4: 0a 176422i bk5: 8a 176396i bk6: 4a 176402i bk7: 0a 176421i bk8: 0a 176422i bk9: 4a 176397i bk10: 0a 176422i bk11: 0a 176424i bk12: 0a 176424i bk13: 0a 176425i bk14: 64a 176278i bk15: 64a 176164i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0226898
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176024 n_act=9 n_pre=2 n_req=97 n_rd=388 n_write=0 bw_util=0.004399
n_activity=1000 dram_eff=0.776
bk0: 64a 176241i bk1: 64a 176165i bk2: 60a 176181i bk3: 60a 176075i bk4: 4a 176402i bk5: 0a 176420i bk6: 0a 176420i bk7: 0a 176421i bk8: 0a 176421i bk9: 0a 176423i bk10: 0a 176423i bk11: 0a 176424i bk12: 0a 176424i bk13: 0a 176426i bk14: 68a 176248i bk15: 68a 176135i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0209893
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176015 n_act=11 n_pre=4 n_req=99 n_rd=392 n_write=1 bw_util=0.004455
n_activity=1052 dram_eff=0.7471
bk0: 64a 176225i bk1: 64a 176142i bk2: 60a 176142i bk3: 60a 176066i bk4: 4a 176399i bk5: 0a 176419i bk6: 0a 176421i bk7: 0a 176422i bk8: 0a 176423i bk9: 0a 176423i bk10: 0a 176424i bk11: 0a 176425i bk12: 0a 176426i bk13: 0a 176428i bk14: 72a 176220i bk15: 68a 176135i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0241749
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176031 n_act=9 n_pre=3 n_req=95 n_rd=380 n_write=0 bw_util=0.004308
n_activity=949 dram_eff=0.8008
bk0: 64a 176255i bk1: 64a 176187i bk2: 60a 176133i bk3: 56a 176062i bk4: 0a 176420i bk5: 0a 176420i bk6: 0a 176420i bk7: 0a 176421i bk8: 0a 176422i bk9: 0a 176424i bk10: 0a 176426i bk11: 0a 176426i bk12: 0a 176426i bk13: 0a 176428i bk14: 68a 176252i bk15: 68a 176126i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0275984
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176036 n_act=8 n_pre=0 n_req=97 n_rd=376 n_write=3 bw_util=0.004296
n_activity=948 dram_eff=0.7996
bk0: 64a 176226i bk1: 64a 176166i bk2: 56a 176189i bk3: 56a 176092i bk4: 4a 176396i bk5: 0a 176421i bk6: 0a 176421i bk7: 0a 176421i bk8: 0a 176421i bk9: 0a 176424i bk10: 0a 176424i bk11: 4a 176398i bk12: 0a 176423i bk13: 0a 176424i bk14: 64a 176279i bk15: 64a 176169i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0155139
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176038 n_act=7 n_pre=0 n_req=99 n_rd=372 n_write=6 bw_util=0.004285
n_activity=929 dram_eff=0.8138
bk0: 64a 176219i bk1: 64a 176162i bk2: 56a 176172i bk3: 56a 176084i bk4: 0a 176422i bk5: 0a 176422i bk6: 0a 176422i bk7: 0a 176422i bk8: 0a 176422i bk9: 0a 176424i bk10: 0a 176424i bk11: 0a 176425i bk12: 4a 176381i bk13: 0a 176424i bk14: 64a 176279i bk15: 64a 176172i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0160977
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176031 n_act=9 n_pre=1 n_req=97 n_rd=380 n_write=2 bw_util=0.004331
n_activity=998 dram_eff=0.7655
bk0: 64a 176206i bk1: 64a 176129i bk2: 56a 176177i bk3: 56a 176095i bk4: 0a 176421i bk5: 0a 176421i bk6: 8a 176370i bk7: 4a 176395i bk8: 0a 176421i bk9: 0a 176421i bk10: 0a 176422i bk11: 0a 176423i bk12: 0a 176423i bk13: 0a 176425i bk14: 64a 176280i bk15: 64a 176168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0218282
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176036 n_act=8 n_pre=1 n_req=96 n_rd=376 n_write=2 bw_util=0.004285
n_activity=950 dram_eff=0.7958
bk0: 64a 176196i bk1: 64a 176145i bk2: 56a 176198i bk3: 56a 176090i bk4: 4a 176400i bk5: 0a 176419i bk6: 0a 176419i bk7: 0a 176419i bk8: 0a 176422i bk9: 0a 176423i bk10: 0a 176424i bk11: 0a 176425i bk12: 0a 176425i bk13: 0a 176427i bk14: 64a 176289i bk15: 68a 176130i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0158653

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220, Miss = 49, Miss_rate = 0.223, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 192, Miss = 47, Miss_rate = 0.245, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 190, Miss = 47, Miss_rate = 0.247, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[3]: Access = 190, Miss = 48, Miss_rate = 0.253, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[4]: Access = 193, Miss = 49, Miss_rate = 0.254, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 190, Miss = 48, Miss_rate = 0.253, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 193, Miss = 50, Miss_rate = 0.259, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 219, Miss = 49, Miss_rate = 0.224, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 216, Miss = 48, Miss_rate = 0.222, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 192, Miss = 50, Miss_rate = 0.260, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 216, Miss = 48, Miss_rate = 0.222, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 220, Miss = 48, Miss_rate = 0.218, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 213, Miss = 47, Miss_rate = 0.221, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[14]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 185, Miss = 47, Miss_rate = 0.254, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 193, Miss = 47, Miss_rate = 0.244, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 186, Miss = 46, Miss_rate = 0.247, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[18]: Access = 211, Miss = 48, Miss_rate = 0.227, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 187, Miss = 47, Miss_rate = 0.251, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[20]: Access = 189, Miss = 47, Miss_rate = 0.249, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[21]: Access = 185, Miss = 47, Miss_rate = 0.254, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 4356
L2_total_cache_misses = 1051
L2_total_cache_miss_rate = 0.2413
L2_total_cache_pending_hits = 3165
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1027
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 17
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4138
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=9114
icnt_total_pkts_simt_to_mem=4405
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 22.8167
	minimum = 6
	maximum = 107
Network latency average = 16.3242
	minimum = 6
	maximum = 77
Slowest packet = 4447
Flit latency average = 17.0091
	minimum = 6
	maximum = 76
Slowest flit = 13442
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0221692
	minimum = 0.0171251 (at node 0)
	maximum = 0.031396 (at node 41)
Accepted packet rate average = 0.0221692
	minimum = 0.0171251 (at node 0)
	maximum = 0.031396 (at node 41)
Injected flit rate average = 0.0341256
	minimum = 0.0171251 (at node 0)
	maximum = 0.084328 (at node 41)
Accepted flit rate average= 0.0341256
	minimum = 0.0238713 (at node 33)
	maximum = 0.053451 (at node 1)
Injected packet length average = 1.53933
Accepted packet length average = 1.53933
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.6319 (2 samples)
	minimum = 6 (2 samples)
	maximum = 101.5 (2 samples)
Network latency average = 17.3704 (2 samples)
	minimum = 6 (2 samples)
	maximum = 68.5 (2 samples)
Flit latency average = 16.6365 (2 samples)
	minimum = 6 (2 samples)
	maximum = 68 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0113231 (2 samples)
	minimum = 0.00874516 (2 samples)
	maximum = 0.0160847 (2 samples)
Accepted packet rate average = 0.0113231 (2 samples)
	minimum = 0.00874516 (2 samples)
	maximum = 0.0160847 (2 samples)
Injected flit rate average = 0.0174357 (2 samples)
	minimum = 0.00874516 (2 samples)
	maximum = 0.0430395 (2 samples)
Accepted flit rate average = 0.0174357 (2 samples)
	minimum = 0.0121827 (2 samples)
	maximum = 0.0274882 (2 samples)
Injected packet size average = 1.53984 (2 samples)
Accepted packet size average = 1.53984 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 29 sec (89 sec)
gpgpu_simulation_rate = 26512 (inst/sec)
gpgpu_simulation_rate = 6088 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 143188
gpu_sim_insn = 1246472
gpu_ipc =       8.7051
gpu_tot_sim_cycle = 912259
gpu_tot_sim_insn = 3606040
gpu_tot_ipc =       3.9529
gpu_tot_issued_cta = 384
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7150
partiton_reqs_in_parallel = 3150136
partiton_reqs_in_parallel_total    = 2090130
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.7443
partiton_reqs_in_parallel_util = 3150136
partiton_reqs_in_parallel_util_total    = 2090130
gpu_sim_cycle_parition_util = 143188
gpu_tot_sim_cycle_parition_util    = 95013
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9993
partiton_replys_in_parallel = 2432
partiton_replys_in_parallel_total    = 4356
L2_BW  =       1.6099 GB/Sec
L2_BW_total  =       0.7053 GB/Sec
gpu_total_sim_rate=9989

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 66384
	L1I_total_cache_misses = 5420
	L1I_total_cache_miss_rate = 0.0816
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 38912
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0461
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 37120
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60964
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5420
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 38912
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 66384
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
67, 67, 66, 67, 66, 67, 66, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 
gpgpu_n_tot_thrd_icount = 3853920
gpgpu_n_tot_w_icount = 120435
gpgpu_n_stall_shd_mem = 5198
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6458
gpgpu_n_mem_write_global = 153
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 196922
gpgpu_n_store_insn = 153
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1245184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 312
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26314	W0_Idle:11584054	W0_Scoreboard:1528368	W1:1651	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:118784
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 51664 {8:6458,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6120 {40:153,}
traffic_breakdown_coretomem[INST_ACC_R] = 1192 {8:149,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 258320 {40:6458,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1224 {8:153,}
traffic_breakdown_memtocore[INST_ACC_R] = 20264 {136:149,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 81499 
averagemflatency = 2697 
max_icnt2mem_latency = 81253 
max_icnt2sh_latency = 912258 
mrq_lat_table:528 	77 	93 	119 	116 	212 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2625 	2176 	10 	0 	512 	2 	1294 	7 	7 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1675 	174 	79 	0 	3012 	20 	0 	0 	0 	513 	2 	1293 	7 	7 	6 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3135 	1614 	1618 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	85 	22 	0 	0 	3 	4 	7 	4 	4 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         1         0         0         0         0         1         0         0         0        16        16 
dram[1]:         0         0        15         0         2         0         0         0         0         0         0         0         0         0         0        16 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0        15         0         2         0         0         0         0         0         0         0         0        16         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         2         1         0         0        16        10 
dram[6]:         0         0         1         0         0         0         1         3         0         0         0         0         0         0        16        16 
dram[7]:         0         0         0         0         2         0         0         0         0         0         0         4         2         0         0         0 
dram[8]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0        16 
dram[9]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0        16 
dram[10]:         0        16         0         0         4         0         2         0         0         0         0         0         0         0        16        16 
maximum service time to same row:
dram[0]:     11515     11519     64576     64575     71613     80383     84579         0         0     83418    103762    141447         0         0    113776     95224 
dram[1]:     11498     11500     32192      1002    117601     72468     85987     46748    116751         0         0         0         0         0      4580     72949 
dram[2]:     11493     11493     64573      1007     50172     94609    137073     83755     84581         0         0         0         0         0      4580      4581 
dram[3]:     11497     11500      1010      1005     90966     79922     48460    100657         0     84582         0         0     84275         0      4580      4581 
dram[4]:     11500     11502      1005     32190     36565    110989         0    117835         0         0    131814    126103         0         0     66695      3792 
dram[5]:     11504     11507      1014      1008     49316    107588         0     70755     88186         0     72132    119000         0         0     58497     63024 
dram[6]:     11507     11509     46035      1021         0         0    136704     92571         0     85138         0         0         0     89893    140304      4584 
dram[7]:     11503     11507       985       987     54275    141784    138032    128376         0         0         0     92819     61101     86344      4580      4584 
dram[8]:     87300     11507       931       934         0         0         0     89373         0         0    106706         0      1499     93091      4580     92686 
dram[9]:     11500     11501      1004     64579     82036     86713     14050     54277         0         0         0     93942    131078    115018      4580    105556 
dram[10]:     11507     57374       983       987     55725    126904     69874     73838         0         0         0         0     92336         0    133972     68228 
average row accesses per activate:
dram[0]: 17.000000 17.000000 17.000000 16.000000  3.000000  2.000000  2.000000      -nan      -nan  4.000000  1.500000  2.000000      -nan      -nan 10.000000  9.000000 
dram[1]: 17.000000 16.000000  8.000000 15.000000  1.500000  2.000000  2.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan 16.000000  7.000000 
dram[2]: 16.000000 16.000000 17.000000 15.000000  2.000000  1.500000  1.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[3]: 16.000000 16.000000 15.000000 15.000000  2.000000  2.000000  2.000000  2.000000      -nan  4.000000      -nan      -nan  2.000000      -nan 16.000000 16.000000 
dram[4]: 16.000000 16.000000 15.000000  8.000000  3.000000  2.000000      -nan  1.000000      -nan      -nan  2.000000  1.000000      -nan      -nan  6.333333  8.500000 
dram[5]: 16.000000 16.000000 15.000000 15.000000  2.000000  2.000000      -nan  1.000000  2.000000      -nan  1.500000  1.500000      -nan      -nan  6.333333  4.750000 
dram[6]: 16.000000 16.000000  8.000000 14.000000      -nan      -nan  1.000000  2.000000      -nan  4.000000      -nan      -nan      -nan  4.000000  6.333333  8.500000 
dram[7]: 17.000000 16.000000 14.000000 14.000000  2.000000  1.000000  1.000000  2.000000      -nan      -nan      -nan  2.333333  2.000000  1.000000 16.000000 16.000000 
dram[8]:  8.500000 16.000000 14.000000 14.000000      -nan      -nan      -nan  1.000000      -nan      -nan  1.000000      -nan  7.000000  2.000000 16.000000  6.333333 
dram[9]: 16.000000 16.000000 14.000000 16.000000  1.000000  2.000000  1.500000  2.000000      -nan      -nan      -nan  2.000000  2.000000  1.000000 16.000000  9.000000 
dram[10]: 17.000000  8.500000 14.000000 14.000000  2.000000  1.000000  2.500000  4.000000      -nan      -nan      -nan      -nan  2.000000      -nan  9.000000  9.000000 
average row locality = 1229/169 = 7.272189
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16        16        15         3         4         1         0         0         2         2         1         0         0        18        17 
dram[1]:        16        16        16        15         2         2         1         1         1         0         0         0         0         0        16        19 
dram[2]:        16        16        16        15         2         2         1         1         1         0         0         0         0         0        16        16 
dram[3]:        16        16        15        15         2         3         2         1         0         2         0         0         1         0        16        16 
dram[4]:        16        16        15        16         3         3         0         1         0         0         1         1         0         0        18        17 
dram[5]:        16        16        15        15         2         1         0         1         1         0         2         2         0         0        18        18 
dram[6]:        16        16        16        14         0         0         2         4         0         2         0         0         0         2        18        17 
dram[7]:        16        16        14        14         3         1         1         1         0         0         0         4         3         1        16        16 
dram[8]:        17        16        14        14         0         0         0         1         0         0         1         0         1         1        16        18 
dram[9]:        16        16        14        15         1         2         3         1         0         0         0         1         1         1        16        17 
dram[10]:        16        17        14        14         4         1         4         2         0         0         0         0         1         0        17        17 
total reads: 1161
min_bank_accesses = 0!
chip skew: 112/99 = 1.13
number of total write accesses:
dram[0]:         0         1         1         1         0         0         1         0         0         2         1         1         0         0         2         1 
dram[1]:         1         0         0         0         1         0         1         0         1         0         0         0         0         0         0         2 
dram[2]:         0         0         1         0         0         1         0         0         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         1         0         1         0         2         0         0         1         0         0         0 
dram[4]:         0         0         0         0         0         1         0         0         0         0         1         0         0         0         1         0 
dram[5]:         0         0         0         0         0         1         0         0         1         0         1         1         0         0         1         1 
dram[6]:         0         0         0         0         0         0         0         0         0         2         0         0         0         2         1         0 
dram[7]:         1         0         0         0         1         0         0         1         0         0         0         3         1         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         6         1         0         1 
dram[9]:         0         0         0         1         0         0         0         1         0         0         0         1         1         0         0         1 
dram[10]:         1         0         0         0         2         0         1         2         0         0         0         0         1         0         1         1 
total reads: 68
min_bank_accesses = 0!
chip skew: 11/3 = 3.67
average mf latency per bank:
dram[0]:      14012     14124      2201      2124       425     17703     17064    none      none         169      2068       170    none      none       26339     29296
dram[1]:      14308     14435      3465      1553       233       348       170       584       170    none      none      none      none      none       32854     26534
dram[2]:      14517     14445      2142      1604       464       233       352       352     17361    none      none      none      none      none       32850     32943
dram[3]:      14419     14367      1545      1669       348       351       529       170    none        9076    none      none         170    none       32822     32895
dram[4]:      11874     11813      1394      3583      4190       261    none         250    none      none         170     65211    none      none       27666     30965
dram[5]:      11876     11831      1444      1570       465       170    none         352       170    none         242      4192    none      none       28958     27698
dram[6]:      11857     11838      2122      1744    none      none       38162       299    none         169    none      none      none         169     27653     30925
dram[7]:      11885     11795      1409      1422      2019       352       352       170    none      none      none       16449     31056     70723     32824     32862
dram[8]:      15365     11852      1298      1428    none      none      none         352    none      none         900    none         243       170     32795     28722
dram[9]:      11867     11832      1438      2466       352       349      7769      4544    none      none      none         170       170     82019     34530     30767
dram[10]:      12025     14944      1317      1508       275       352       304       169    none      none      none      none         170    none       30712     32271
maximum mf latency per bank:
dram[0]:      10703     10680     15926     13462       352     68984     32726         0         0       341      4165       341         0         0     10678     10711
dram[1]:      11618     10660     32508       475       359       352       341       352       341         0         0         0         0         0     10663     27966
dram[2]:      10675     10690     15064       482       352       352       352       352     34230         0         0         0         0         0     10676     10724
dram[3]:      10659     10638       482       492       352       352       352       341         0     35087         0         0       341         0     10637     10672
dram[4]:      10636     10658       439     32469     11647       358         0       250         0         0       341     64691         0         0     10633     10664
dram[5]:      10633     10644       473       499       352       341         0       352       341         0       341     10539         0         0     24177     10671
dram[6]:      10638     10619      9457       534         0         0     75289       346         0       341         0         0         0       341     10646     10665
dram[7]:      12701     10615       477       486      6492       352       352       341         0         0         0     72119     60116     69423     10632     10663
dram[8]:      69934     10627       447       477         0         0         0       352         0         0       250         0       249       341     10631     16032
dram[9]:      10638     10637       444     17637       352       352     10414      8206         0         0         0       341       341     81499     10631     10670
dram[10]:      14201     63901       416       461       359       352       359       341         0         0         0         0       341         0     10646     25891
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x8052fc00, atomic=0 1 entries : 0x7f8162fa76c0 :  mf: uid=132019, sid16:w08, part=0, addr=0x8052fc60, load , size=32, unknown  status = IN_PARTITION_DRAM (912258), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441821 n_act=17 n_pre=5 n_req=123 n_rd=447 n_write=11 bw_util=0.002071
n_activity=1542 dram_eff=0.594
bk0: 68a 442113i bk1: 64a 442067i bk2: 64a 442072i bk3: 60a 441954i bk4: 12a 442267i bk5: 16a 442235i bk6: 4a 442274i bk7: 0a 442299i bk8: 0a 442302i bk9: 8a 442259i bk10: 8a 442243i bk11: 4a 442272i bk12: 0a 442301i bk13: 0a 442303i bk14: 71a 442105i bk15: 68a 442010i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00604566
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441856 n_act=15 n_pre=4 n_req=111 n_rd=420 n_write=6 bw_util=0.001926
n_activity=1348 dram_eff=0.632
bk0: 64a 442089i bk1: 64a 442044i bk2: 64a 442045i bk3: 60a 441988i bk4: 8a 442244i bk5: 8a 442273i bk6: 4a 442273i bk7: 4a 442279i bk8: 4a 442274i bk9: 0a 442299i bk10: 0a 442300i bk11: 0a 442301i bk12: 0a 442302i bk13: 0a 442303i bk14: 64a 442157i bk15: 76a 441959i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00788603
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441877 n_act=12 n_pre=1 n_req=105 n_rd=408 n_write=3 bw_util=0.001858
n_activity=1183 dram_eff=0.6948
bk0: 64a 442107i bk1: 64a 442017i bk2: 64a 442055i bk3: 60a 441985i bk4: 8a 442275i bk5: 8a 442243i bk6: 4a 442280i bk7: 4a 442278i bk8: 4a 442274i bk9: 0a 442298i bk10: 0a 442300i bk11: 0a 442300i bk12: 0a 442301i bk13: 0a 442303i bk14: 64a 442156i bk15: 64a 442044i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00800812
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441862 n_act=13 n_pre=1 n_req=110 n_rd=420 n_write=5 bw_util=0.001922
n_activity=1226 dram_eff=0.6933
bk0: 64a 442100i bk1: 64a 442027i bk2: 60a 442062i bk3: 60a 441958i bk4: 8a 442275i bk5: 12a 442236i bk6: 8a 442271i bk7: 4a 442272i bk8: 0a 442298i bk9: 8a 442256i bk10: 0a 442299i bk11: 0a 442302i bk12: 4a 442277i bk13: 0a 442302i bk14: 64a 442156i bk15: 64a 442043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00911822
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441849 n_act=16 n_pre=5 n_req=110 n_rd=428 n_write=3 bw_util=0.001949
n_activity=1370 dram_eff=0.6292
bk0: 64a 442119i bk1: 64a 442043i bk2: 60a 442060i bk3: 64a 441922i bk4: 12a 442266i bk5: 12a 442233i bk6: 0a 442295i bk7: 4a 442277i bk8: 0a 442298i bk9: 0a 442303i bk10: 4a 442278i bk11: 4a 442283i bk12: 0a 442301i bk13: 0a 442304i bk14: 72a 442088i bk15: 68a 442012i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00843995
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441841 n_act=19 n_pre=7 n_req=113 n_rd=428 n_write=6 bw_util=0.001962
n_activity=1426 dram_eff=0.6087
bk0: 64a 442102i bk1: 64a 442019i bk2: 60a 442021i bk3: 60a 441947i bk4: 8a 442273i bk5: 4a 442274i bk6: 0a 442301i bk7: 4a 442282i bk8: 4a 442277i bk9: 0a 442302i bk10: 8a 442245i bk11: 8a 442242i bk12: 0a 442298i bk13: 0a 442303i bk14: 72a 442096i bk15: 72a 441973i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00976484
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441846 n_act=16 n_pre=6 n_req=112 n_rd=428 n_write=5 bw_util=0.001958
n_activity=1377 dram_eff=0.6289
bk0: 64a 442132i bk1: 64a 442065i bk2: 64a 442005i bk3: 56a 441942i bk4: 0a 442301i bk5: 0a 442302i bk6: 8a 442251i bk7: 16a 442234i bk8: 0a 442298i bk9: 8a 442257i bk10: 0a 442301i bk11: 0a 442302i bk12: 0a 442303i bk13: 8a 442262i bk14: 72a 442090i bk15: 68a 442002i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0110762
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441849 n_act=17 n_pre=4 n_req=113 n_rd=424 n_write=7 bw_util=0.001949
n_activity=1403 dram_eff=0.6144
bk0: 64a 442103i bk1: 64a 442045i bk2: 56a 442068i bk3: 56a 441971i bk4: 12a 442238i bk5: 4a 442280i bk6: 4a 442280i bk7: 4a 442272i bk8: 0a 442297i bk9: 0a 442302i bk10: 0a 442303i bk11: 16a 442193i bk12: 12a 442235i bk13: 4a 442279i bk14: 64a 442152i bk15: 64a 442046i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00632375
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441881 n_act=13 n_pre=3 n_req=107 n_rd=396 n_write=8 bw_util=0.001827
n_activity=1205 dram_eff=0.6705
bk0: 68a 442062i bk1: 64a 442036i bk2: 56a 442048i bk3: 56a 441961i bk4: 0a 442301i bk5: 0a 442301i bk6: 0a 442302i bk7: 4a 442282i bk8: 0a 442300i bk9: 0a 442303i bk10: 4a 442284i bk11: 0a 442303i bk12: 4a 442260i bk13: 4a 442277i bk14: 64a 442156i bk15: 72a 441980i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00647523
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441863 n_act=15 n_pre=2 n_req=109 n_rd=416 n_write=5 bw_util=0.001904
n_activity=1304 dram_eff=0.6457
bk0: 64a 442083i bk1: 64a 442006i bk2: 56a 442056i bk3: 60a 441967i bk4: 4a 442280i bk5: 8a 442272i bk6: 12a 442240i bk7: 4a 442272i bk8: 0a 442298i bk9: 0a 442299i bk10: 0a 442301i bk11: 4a 442277i bk12: 4a 442276i bk13: 4a 442282i bk14: 64a 442157i bk15: 68a 442009i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00877457
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441841 n_act=17 n_pre=6 n_req=116 n_rd=428 n_write=9 bw_util=0.001976
n_activity=1464 dram_eff=0.597
bk0: 64a 442075i bk1: 68a 441993i bk2: 56a 442076i bk3: 56a 441971i bk4: 16a 442194i bk5: 4a 442276i bk6: 16a 442224i bk7: 8a 442251i bk8: 0a 442296i bk9: 0a 442300i bk10: 0a 442301i bk11: 0a 442303i bk12: 4a 442278i bk13: 0a 442304i bk14: 68a 442130i bk15: 68a 442009i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00645262

========= L2 cache stats =========
L2_cache_bank[0]: Access = 352, Miss = 57, Miss_rate = 0.162, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 302, Miss = 55, Miss_rate = 0.182, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 302, Miss = 52, Miss_rate = 0.172, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[3]: Access = 302, Miss = 53, Miss_rate = 0.175, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[4]: Access = 296, Miss = 52, Miss_rate = 0.176, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 288, Miss = 50, Miss_rate = 0.174, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 288, Miss = 52, Miss_rate = 0.181, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 297, Miss = 53, Miss_rate = 0.178, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 319, Miss = 53, Miss_rate = 0.166, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 332, Miss = 54, Miss_rate = 0.163, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 304, Miss = 54, Miss_rate = 0.178, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 327, Miss = 53, Miss_rate = 0.162, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 331, Miss = 52, Miss_rate = 0.157, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 318, Miss = 55, Miss_rate = 0.173, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[14]: Access = 326, Miss = 53, Miss_rate = 0.163, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 298, Miss = 53, Miss_rate = 0.178, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 301, Miss = 49, Miss_rate = 0.163, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 308, Miss = 50, Miss_rate = 0.162, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[18]: Access = 308, Miss = 51, Miss_rate = 0.166, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 298, Miss = 53, Miss_rate = 0.178, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[20]: Access = 296, Miss = 56, Miss_rate = 0.189, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[21]: Access = 295, Miss = 51, Miss_rate = 0.173, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 6788
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1710
L2_total_cache_pending_hits = 3165
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2352
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 25
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6458
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 149
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=13898
icnt_total_pkts_simt_to_mem=6941
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.70292
	minimum = 6
	maximum = 22
Network latency average = 7.67722
	minimum = 6
	maximum = 21
Slowest packet = 8897
Flit latency average = 7.26831
	minimum = 6
	maximum = 20
Slowest flit = 17598
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000339696
	minimum = 0.000223484 (at node 0)
	maximum = 0.000544742 (at node 23)
Accepted packet rate average = 0.000339696
	minimum = 0.000223484 (at node 0)
	maximum = 0.000544742 (at node 23)
Injected flit rate average = 0.00051122
	minimum = 0.000223484 (at node 0)
	maximum = 0.000939331 (at node 42)
Accepted flit rate average= 0.00051122
	minimum = 0.000349194 (at node 34)
	maximum = 0.00102663 (at node 23)
Injected packet length average = 1.50493
Accepted packet length average = 1.50493
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.9889 (3 samples)
	minimum = 6 (3 samples)
	maximum = 75 (3 samples)
Network latency average = 14.1394 (3 samples)
	minimum = 6 (3 samples)
	maximum = 52.6667 (3 samples)
Flit latency average = 13.5138 (3 samples)
	minimum = 6 (3 samples)
	maximum = 52 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00766195 (3 samples)
	minimum = 0.0059046 (3 samples)
	maximum = 0.0109047 (3 samples)
Accepted packet rate average = 0.00766195 (3 samples)
	minimum = 0.0059046 (3 samples)
	maximum = 0.0109047 (3 samples)
Injected flit rate average = 0.0117942 (3 samples)
	minimum = 0.0059046 (3 samples)
	maximum = 0.0290061 (3 samples)
Accepted flit rate average = 0.0117942 (3 samples)
	minimum = 0.00823822 (3 samples)
	maximum = 0.0186677 (3 samples)
Injected packet size average = 1.53932 (3 samples)
Accepted packet size average = 1.53932 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 1 sec (361 sec)
gpgpu_simulation_rate = 9989 (inst/sec)
gpgpu_simulation_rate = 2527 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 1309
gpu_sim_insn = 1114592
gpu_ipc =     851.4836
gpu_tot_sim_cycle = 1135718
gpu_tot_sim_insn = 4720632
gpu_tot_ipc =       4.1565
gpu_tot_issued_cta = 512
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7184
partiton_reqs_in_parallel = 28798
partiton_reqs_in_parallel_total    = 5240266
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.6394
partiton_reqs_in_parallel_util = 28798
partiton_reqs_in_parallel_util_total    = 5240266
gpu_sim_cycle_parition_util = 1309
gpu_tot_sim_cycle_parition_util    = 238201
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9993
partiton_replys_in_parallel = 2232
partiton_replys_in_parallel_total    = 6788
L2_BW  =     161.6179 GB/Sec
L2_BW_total  =       0.7528 GB/Sec
gpu_total_sim_rate=12793

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 87094
	L1I_total_cache_misses = 5420
	L1I_total_cache_miss_rate = 0.0622
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 49152
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 47360
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 81674
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5420
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 49152
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 87094
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
109, 109, 108, 109, 108, 109, 108, 109, 109, 109, 109, 109, 109, 109, 109, 109, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 
gpgpu_n_tot_thrd_icount = 5049760
gpgpu_n_tot_w_icount = 157805
gpgpu_n_stall_shd_mem = 5198
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8506
gpgpu_n_mem_write_global = 337
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 262458
gpgpu_n_store_insn = 345
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1572864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 312
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:30831	W0_Idle:11591848	W0_Scoreboard:1543103	W1:2135	W2:22	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:155648
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 68048 {8:8506,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13480 {40:337,}
traffic_breakdown_coretomem[INST_ACC_R] = 1192 {8:149,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 340240 {40:8506,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2696 {8:337,}
traffic_breakdown_memtocore[INST_ACC_R] = 20264 {136:149,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 81499 
averagemflatency = 2090 
max_icnt2mem_latency = 81253 
max_icnt2sh_latency = 1135717 
mrq_lat_table:528 	77 	93 	119 	116 	212 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4855 	2178 	10 	0 	512 	2 	1294 	7 	7 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2935 	253 	79 	0 	3905 	20 	0 	0 	0 	513 	2 	1293 	7 	7 	6 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4752 	2013 	1650 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	184 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	87 	23 	0 	0 	3 	4 	7 	4 	4 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         1         0         0         0         0         1         0         0         0        16        16 
dram[1]:         0         0        15         0         2         0         0         0         0         0         0         0         0         0         0        16 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0        15         0         2         0         0         0         0         0         0         0         0        16         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         2         1         0         0        16        10 
dram[6]:         0         0         1         0         0         0         1         3         0         0         0         0         0         0        16        16 
dram[7]:         0         0         0         0         2         0         0         0         0         0         0         4         2         0         0         0 
dram[8]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0        16 
dram[9]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0        16 
dram[10]:         0        16         0         0         4         0         2         0         0         0         0         0         0         0        16        16 
maximum service time to same row:
dram[0]:     11515     11519     64576     64575     71613     80383     84579         0         0     83418    103762    141447         0         0    113776     95224 
dram[1]:     11498     11500     32192      1002    117601     72468     85987     46748    116751         0         0         0         0         0      4580     72949 
dram[2]:     11493     11493     64573      1007     50172     94609    137073     83755     84581         0         0         0         0         0      4580      4581 
dram[3]:     11497     11500      1010      1005     90966     79922     48460    100657         0     84582         0         0     84275         0      4580      4581 
dram[4]:     11500     11502      1005     32190     36565    110989         0    117835         0         0    131814    126103         0         0     66695      3792 
dram[5]:     11504     11507      1014      1008     49316    107588         0     70755     88186         0     72132    119000         0         0     58497     63024 
dram[6]:     11507     11509     46035      1021         0         0    136704     92571         0     85138         0         0         0     89893    140304      4584 
dram[7]:     11503     11507       985       987     54275    141784    138032    128376         0         0         0     92819     61101     86344      4580      4584 
dram[8]:     87300     11507       931       934         0         0         0     89373         0         0    106706         0      1499     93091      4580     92686 
dram[9]:     11500     11501      1004     64579     82036     86713     14050     54277         0         0         0     93942    131078    115018      4580    105556 
dram[10]:     11507     57374       983       987     55725    126904     69874     73838         0         0         0         0     92336         0    133972     68228 
average row accesses per activate:
dram[0]: 17.000000 17.000000 17.000000 16.000000  3.000000  2.000000  2.000000      -nan      -nan  4.000000  1.500000  2.000000      -nan      -nan 10.000000  9.000000 
dram[1]: 17.000000 16.000000  8.000000 15.000000  1.500000  2.000000  2.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan 16.000000  7.000000 
dram[2]: 16.000000 16.000000 17.000000 15.000000  2.000000  1.500000  1.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[3]: 16.000000 16.000000 15.000000 15.000000  2.000000  2.000000  2.000000  2.000000      -nan  4.000000      -nan      -nan  2.000000      -nan 16.000000 16.000000 
dram[4]: 16.000000 16.000000 15.000000  8.000000  3.000000  2.000000      -nan  1.000000      -nan      -nan  2.000000  1.000000      -nan      -nan  6.333333  8.500000 
dram[5]: 16.000000 16.000000 15.000000 15.000000  2.000000  2.000000      -nan  1.000000  2.000000      -nan  1.500000  1.500000      -nan      -nan  6.333333  4.750000 
dram[6]: 16.000000 16.000000  8.000000 14.000000      -nan      -nan  1.000000  2.000000      -nan  4.000000      -nan      -nan      -nan  4.000000  6.333333  8.500000 
dram[7]: 17.000000 16.000000 14.000000 14.000000  2.000000  1.000000  1.000000  2.000000      -nan      -nan      -nan  2.333333  2.000000  1.000000 16.000000 16.000000 
dram[8]:  8.500000 16.000000 14.000000 14.000000      -nan      -nan      -nan  1.000000      -nan      -nan  1.000000      -nan  7.000000  2.000000 16.000000  6.333333 
dram[9]: 16.000000 16.000000 14.000000 16.000000  1.000000  2.000000  1.500000  2.000000      -nan      -nan      -nan  2.000000  2.000000  1.000000 16.000000  9.000000 
dram[10]: 17.000000  8.500000 14.000000 14.000000  2.000000  1.000000  2.500000  4.000000      -nan      -nan      -nan      -nan  2.000000      -nan  9.000000  9.000000 
average row locality = 1229/169 = 7.272189
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16        16        15         3         4         1         0         0         2         2         1         0         0        18        17 
dram[1]:        16        16        16        15         2         2         1         1         1         0         0         0         0         0        16        19 
dram[2]:        16        16        16        15         2         2         1         1         1         0         0         0         0         0        16        16 
dram[3]:        16        16        15        15         2         3         2         1         0         2         0         0         1         0        16        16 
dram[4]:        16        16        15        16         3         3         0         1         0         0         1         1         0         0        18        17 
dram[5]:        16        16        15        15         2         1         0         1         1         0         2         2         0         0        18        18 
dram[6]:        16        16        16        14         0         0         2         4         0         2         0         0         0         2        18        17 
dram[7]:        16        16        14        14         3         1         1         1         0         0         0         4         3         1        16        16 
dram[8]:        17        16        14        14         0         0         0         1         0         0         1         0         1         1        16        18 
dram[9]:        16        16        14        15         1         2         3         1         0         0         0         1         1         1        16        17 
dram[10]:        16        17        14        14         4         1         4         2         0         0         0         0         1         0        17        17 
total reads: 1161
min_bank_accesses = 0!
chip skew: 112/99 = 1.13
number of total write accesses:
dram[0]:         0         1         1         1         0         0         1         0         0         2         1         1         0         0         2         1 
dram[1]:         1         0         0         0         1         0         1         0         1         0         0         0         0         0         0         2 
dram[2]:         0         0         1         0         0         1         0         0         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         1         0         1         0         2         0         0         1         0         0         0 
dram[4]:         0         0         0         0         0         1         0         0         0         0         1         0         0         0         1         0 
dram[5]:         0         0         0         0         0         1         0         0         1         0         1         1         0         0         1         1 
dram[6]:         0         0         0         0         0         0         0         0         0         2         0         0         0         2         1         0 
dram[7]:         1         0         0         0         1         0         0         1         0         0         0         3         1         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         6         1         0         1 
dram[9]:         0         0         0         1         0         0         0         1         0         0         0         1         1         0         0         1 
dram[10]:         1         0         0         0         2         0         1         2         0         0         0         0         1         0         1         1 
total reads: 68
min_bank_accesses = 0!
chip skew: 11/3 = 3.67
average mf latency per bank:
dram[0]:      14344     14470      2889      2790       735     17877     17064    none      none         169      2068       170    none      none       26339     29296
dram[1]:      14664     14793      4151      2277       311       580       170       584       170    none      none      none      none      none       32883     26545
dram[2]:      14874     14803      2786      2311       580       276       584       584     17361    none      none      none      none      none       32850     32943
dram[3]:      14814     14753      2276      2387       580       351       761       170    none        9076    none      none         170    none       32830     32918
dram[4]:      12283     12204      2141      4259      4311       352    none         482    none      none         170     65211    none      none       27673     30979
dram[5]:      12273     12223      2178      2265       530       170    none         584       170    none         242      4192    none      none       29019     27718
dram[6]:      12268     12244      2764      2461    none      none       38278       473    none         169    none      none      none         169     27653     30940
dram[7]:      12248     12174      2158      2115      2135       584       584       170    none      none      none       16449     31056     70723     32853     32870
dram[8]:      15735     12217      2024      2109    none      none      none         584    none      none         900    none        1101       170     32818     28722
dram[9]:      12232     12224      2178      3089       584       581      7847      4544    none      none      none         170       170     82019     34559     30793
dram[10]:      12382     15292      2064      2227       314       584       423       169    none      none      none      none         170    none       30719     32271
maximum mf latency per bank:
dram[0]:      10703     10680     15926     13462       352     68984     32726         0         0       341      4165       341         0         0     10678     10711
dram[1]:      11618     10660     32508       475       359       352       341       352       341         0         0         0         0         0     10663     27966
dram[2]:      10675     10690     15064       482       352       352       352       352     34230         0         0         0         0         0     10676     10724
dram[3]:      10659     10638       482       492       352       352       352       341         0     35087         0         0       341         0     10637     10672
dram[4]:      10636     10658       439     32469     11647       358         0       250         0         0       341     64691         0         0     10633     10664
dram[5]:      10633     10644       473       499       352       341         0       352       341         0       341     10539         0         0     24177     10671
dram[6]:      10638     10619      9457       534         0         0     75289       346         0       341         0         0         0       341     10646     10665
dram[7]:      12701     10615       477       486      6492       352       352       341         0         0         0     72119     60116     69423     10632     10663
dram[8]:      69934     10627       447       477         0         0         0       352         0         0       250         0       249       341     10631     16032
dram[9]:      10638     10637       444     17637       352       352     10414      8206         0         0         0       341       341     81499     10631     10670
dram[10]:      14201     63901       416       461       359       352       359       341         0         0         0         0       341         0     10646     25891
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444249 n_act=17 n_pre=5 n_req=123 n_rd=448 n_write=11 bw_util=0.002064
n_activity=1555 dram_eff=0.5904
bk0: 68a 444542i bk1: 64a 444496i bk2: 64a 444501i bk3: 60a 444383i bk4: 12a 444696i bk5: 16a 444664i bk6: 4a 444703i bk7: 0a 444728i bk8: 0a 444731i bk9: 8a 444688i bk10: 8a 444672i bk11: 4a 444701i bk12: 0a 444730i bk13: 0a 444732i bk14: 72a 444532i bk15: 68a 444439i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00601264
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444285 n_act=15 n_pre=4 n_req=111 n_rd=420 n_write=6 bw_util=0.001916
n_activity=1348 dram_eff=0.632
bk0: 64a 444518i bk1: 64a 444473i bk2: 64a 444474i bk3: 60a 444417i bk4: 8a 444673i bk5: 8a 444702i bk6: 4a 444702i bk7: 4a 444708i bk8: 4a 444703i bk9: 0a 444728i bk10: 0a 444729i bk11: 0a 444730i bk12: 0a 444731i bk13: 0a 444732i bk14: 64a 444586i bk15: 76a 444388i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00784296
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444306 n_act=12 n_pre=1 n_req=105 n_rd=408 n_write=3 bw_util=0.001848
n_activity=1183 dram_eff=0.6948
bk0: 64a 444536i bk1: 64a 444446i bk2: 64a 444484i bk3: 60a 444414i bk4: 8a 444704i bk5: 8a 444672i bk6: 4a 444709i bk7: 4a 444707i bk8: 4a 444703i bk9: 0a 444727i bk10: 0a 444729i bk11: 0a 444729i bk12: 0a 444730i bk13: 0a 444732i bk14: 64a 444585i bk15: 64a 444473i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00796438
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444291 n_act=13 n_pre=1 n_req=110 n_rd=420 n_write=5 bw_util=0.001911
n_activity=1226 dram_eff=0.6933
bk0: 64a 444529i bk1: 64a 444456i bk2: 60a 444491i bk3: 60a 444387i bk4: 8a 444704i bk5: 12a 444665i bk6: 8a 444700i bk7: 4a 444701i bk8: 0a 444727i bk9: 8a 444685i bk10: 0a 444728i bk11: 0a 444731i bk12: 4a 444706i bk13: 0a 444731i bk14: 64a 444585i bk15: 64a 444472i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00906842
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444278 n_act=16 n_pre=5 n_req=110 n_rd=428 n_write=3 bw_util=0.001938
n_activity=1370 dram_eff=0.6292
bk0: 64a 444548i bk1: 64a 444472i bk2: 60a 444489i bk3: 64a 444351i bk4: 12a 444695i bk5: 12a 444662i bk6: 0a 444724i bk7: 4a 444706i bk8: 0a 444727i bk9: 0a 444732i bk10: 4a 444707i bk11: 4a 444712i bk12: 0a 444730i bk13: 0a 444733i bk14: 72a 444517i bk15: 68a 444441i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00839386
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444270 n_act=19 n_pre=7 n_req=113 n_rd=428 n_write=6 bw_util=0.001952
n_activity=1426 dram_eff=0.6087
bk0: 64a 444531i bk1: 64a 444448i bk2: 60a 444450i bk3: 60a 444376i bk4: 8a 444702i bk5: 4a 444703i bk6: 0a 444730i bk7: 4a 444711i bk8: 4a 444706i bk9: 0a 444731i bk10: 8a 444674i bk11: 8a 444671i bk12: 0a 444727i bk13: 0a 444732i bk14: 72a 444525i bk15: 72a 444402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00971151
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444275 n_act=16 n_pre=6 n_req=112 n_rd=428 n_write=5 bw_util=0.001947
n_activity=1377 dram_eff=0.6289
bk0: 64a 444561i bk1: 64a 444494i bk2: 64a 444434i bk3: 56a 444371i bk4: 0a 444730i bk5: 0a 444731i bk6: 8a 444680i bk7: 16a 444663i bk8: 0a 444727i bk9: 8a 444686i bk10: 0a 444730i bk11: 0a 444731i bk12: 0a 444732i bk13: 8a 444691i bk14: 72a 444519i bk15: 68a 444431i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0110157
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444278 n_act=17 n_pre=4 n_req=113 n_rd=424 n_write=7 bw_util=0.001938
n_activity=1403 dram_eff=0.6144
bk0: 64a 444532i bk1: 64a 444474i bk2: 56a 444497i bk3: 56a 444400i bk4: 12a 444667i bk5: 4a 444709i bk6: 4a 444709i bk7: 4a 444701i bk8: 0a 444726i bk9: 0a 444731i bk10: 0a 444732i bk11: 16a 444622i bk12: 12a 444664i bk13: 4a 444708i bk14: 64a 444581i bk15: 64a 444475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00628921
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444310 n_act=13 n_pre=3 n_req=107 n_rd=396 n_write=8 bw_util=0.001817
n_activity=1205 dram_eff=0.6705
bk0: 68a 444491i bk1: 64a 444465i bk2: 56a 444477i bk3: 56a 444390i bk4: 0a 444730i bk5: 0a 444730i bk6: 0a 444731i bk7: 4a 444711i bk8: 0a 444729i bk9: 0a 444732i bk10: 4a 444713i bk11: 0a 444732i bk12: 4a 444689i bk13: 4a 444706i bk14: 64a 444585i bk15: 72a 444409i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00643986
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444292 n_act=15 n_pre=2 n_req=109 n_rd=416 n_write=5 bw_util=0.001893
n_activity=1304 dram_eff=0.6457
bk0: 64a 444512i bk1: 64a 444435i bk2: 56a 444485i bk3: 60a 444396i bk4: 4a 444709i bk5: 8a 444701i bk6: 12a 444669i bk7: 4a 444701i bk8: 0a 444727i bk9: 0a 444728i bk10: 0a 444730i bk11: 4a 444706i bk12: 4a 444705i bk13: 4a 444711i bk14: 64a 444586i bk15: 68a 444438i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00872664
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444270 n_act=17 n_pre=6 n_req=116 n_rd=428 n_write=9 bw_util=0.001965
n_activity=1464 dram_eff=0.597
bk0: 64a 444504i bk1: 68a 444422i bk2: 56a 444505i bk3: 56a 444400i bk4: 16a 444623i bk5: 4a 444705i bk6: 16a 444653i bk7: 8a 444680i bk8: 0a 444725i bk9: 0a 444729i bk10: 0a 444730i bk11: 0a 444732i bk12: 4a 444707i bk13: 0a 444733i bk14: 68a 444559i bk15: 68a 444438i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00641738

========= L2 cache stats =========
L2_cache_bank[0]: Access = 454, Miss = 57, Miss_rate = 0.126, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 400, Miss = 55, Miss_rate = 0.138, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 400, Miss = 52, Miss_rate = 0.130, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[3]: Access = 400, Miss = 53, Miss_rate = 0.133, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[4]: Access = 392, Miss = 52, Miss_rate = 0.133, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 384, Miss = 50, Miss_rate = 0.130, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 391, Miss = 52, Miss_rate = 0.133, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 399, Miss = 53, Miss_rate = 0.133, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 424, Miss = 53, Miss_rate = 0.125, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 433, Miss = 54, Miss_rate = 0.125, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 406, Miss = 54, Miss_rate = 0.133, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 428, Miss = 53, Miss_rate = 0.124, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 427, Miss = 52, Miss_rate = 0.122, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 418, Miss = 55, Miss_rate = 0.132, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[14]: Access = 428, Miss = 53, Miss_rate = 0.124, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 394, Miss = 53, Miss_rate = 0.135, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 448, Miss = 49, Miss_rate = 0.109, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 404, Miss = 50, Miss_rate = 0.124, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[18]: Access = 405, Miss = 51, Miss_rate = 0.126, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 398, Miss = 53, Miss_rate = 0.133, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[20]: Access = 396, Miss = 56, Miss_rate = 0.141, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[21]: Access = 391, Miss = 51, Miss_rate = 0.130, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 9020
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1287
L2_total_cache_pending_hits = 3165
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4400
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 269
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 25
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8506
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 337
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 149
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=18178
icnt_total_pkts_simt_to_mem=9357
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.82908
	minimum = 6
	maximum = 40
Network latency average = 8.56989
	minimum = 6
	maximum = 29
Slowest packet = 15116
Flit latency average = 8.37231
	minimum = 6
	maximum = 28
Slowest flit = 23060
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0341284
	minimum = 0.0244648 (at node 12)
	maximum = 0.0561927 (at node 44)
Accepted packet rate average = 0.0341284
	minimum = 0.0244648 (at node 12)
	maximum = 0.0561927 (at node 44)
Injected flit rate average = 0.0511927
	minimum = 0.0244648 (at node 12)
	maximum = 0.0913609 (at node 44)
Accepted flit rate average= 0.0511927
	minimum = 0.0382263 (at node 32)
	maximum = 0.0772171 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.4489 (4 samples)
	minimum = 6 (4 samples)
	maximum = 66.25 (4 samples)
Network latency average = 12.747 (4 samples)
	minimum = 6 (4 samples)
	maximum = 46.75 (4 samples)
Flit latency average = 12.2284 (4 samples)
	minimum = 6 (4 samples)
	maximum = 46 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0142786 (4 samples)
	minimum = 0.0105447 (4 samples)
	maximum = 0.0222267 (4 samples)
Accepted packet rate average = 0.0142786 (4 samples)
	minimum = 0.0105447 (4 samples)
	maximum = 0.0222267 (4 samples)
Injected flit rate average = 0.0216438 (4 samples)
	minimum = 0.0105447 (4 samples)
	maximum = 0.0445948 (4 samples)
Accepted flit rate average = 0.0216438 (4 samples)
	minimum = 0.0157352 (4 samples)
	maximum = 0.0333051 (4 samples)
Injected packet size average = 1.51583 (4 samples)
Accepted packet size average = 1.51583 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 9 sec (369 sec)
gpgpu_simulation_rate = 12793 (inst/sec)
gpgpu_simulation_rate = 3077 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 398726
gpu_sim_insn = 1253132
gpu_ipc =       3.1428
gpu_tot_sim_cycle = 1761666
gpu_tot_sim_insn = 5973764
gpu_tot_ipc =       3.3910
gpu_tot_issued_cta = 640
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7184
partiton_reqs_in_parallel = 8771972
partiton_reqs_in_parallel_total    = 5269064
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.9703
partiton_reqs_in_parallel_util = 8771972
partiton_reqs_in_parallel_util_total    = 5269064
gpu_sim_cycle_parition_util = 398726
gpu_tot_sim_cycle_parition_util    = 239510
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 4378
partiton_replys_in_parallel_total    = 9020
L2_BW  =       1.0407 GB/Sec
L2_BW_total  =       0.7209 GB/Sec
gpu_total_sim_rate=4916

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 113866
	L1I_total_cache_misses = 5444
	L1I_total_cache_miss_rate = 0.0478
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 63488
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0282
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 61696
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 108422
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5444
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 63488
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 113866
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
132, 132, 131, 132, 131, 132, 131, 132, 132, 132, 132, 132, 132, 132, 132, 132, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 204, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 
gpgpu_n_tot_thrd_icount = 6622816
gpgpu_n_tot_w_icount = 206963
gpgpu_n_stall_shd_mem = 5232
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12225
gpgpu_n_mem_write_global = 979
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 329676
gpgpu_n_store_insn = 989
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2031616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 312
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:36836	W0_Idle:24376355	W0_Scoreboard:7588136	W1:10141	W2:214	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:196608
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 97800 {8:12225,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39160 {40:979,}
traffic_breakdown_coretomem[INST_ACC_R] = 1328 {8:166,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 489928 {40:12214,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7832 {8:979,}
traffic_breakdown_memtocore[INST_ACC_R] = 22576 {136:166,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 189201 
averagemflatency = 2715 
max_icnt2mem_latency = 188970 
max_icnt2sh_latency = 1761665 
mrq_lat_table:1207 	80 	108 	229 	130 	214 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8681 	2571 	10 	0 	512 	4 	1295 	10 	16 	66 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5851 	259 	79 	0 	5219 	20 	0 	0 	0 	513 	4 	1294 	10 	16 	66 	67 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	8359 	2125 	1650 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	226 	33 	0 	0 	3 	4 	8 	8 	8 	14 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1        17         0        16         6         4         6         2         1         0         2         2         1         4        16        16 
dram[1]:        17         0        15        16         3         3         3         0         2         1         0         1         1         0        16        16 
dram[2]:        16         0        17        15         5         6         3         2         0         1         0         0         0         0        16        16 
dram[3]:         0         0        16         0         6         2         6         2         1         4         1         0         0         1         0        16 
dram[4]:         0         0         0        15        10         6         3         2         1         0         0         2         1         1        16        16 
dram[5]:         0         0        15        15         3         2         4         2         0         0         2         1         1         0        16        10 
dram[6]:         0         0        15        15         0         0         1         3         2         4         0         1         1         4        16        16 
dram[7]:        17         0         0        14         6         4         2         2         1         0         0         4         2         1        16        16 
dram[8]:        16         0         0        14         4         4         2         2         1         8         1         0         7         2        16        16 
dram[9]:        16         0         0         0         4         5         3         4         0         0         2         0         0         1        16        16 
dram[10]:        17        16        14         0         4         5         3         4         1         0         1         1         0         0        16        16 
maximum service time to same row:
dram[0]:     11515    108480     64576    231669    198257     80383    257205    258744    156434     83418    103762    141447      2196     14181    113776     95224 
dram[1]:    333921     11500    390526      7848    143999    112156    176470     46748    198370    392977    203376      5970      4369     20697    350613     72949 
dram[2]:     11493     11493     64573    118995     79258    217261    137073    235030     84581    190550      2912      3869    259908      8362    172335      4581 
dram[3]:     11497     11500    118989      1005    137001     79922    137920    201571     19497    186402      1577    120780     84275      2496      4580    244274 
dram[4]:     11500     11502      1005     32190    290897    349304    346458    256916    185487    191458    131814    126103      3687    275025     66695      3792 
dram[5]:     11504     11507    118985    202456    176961    107588    203416    260838     88186      3825    190387    119000    199872     21231     58497     63024 
dram[6]:     11507     11509     57674      6059      8173      3585    136704    385838    350265     85138    259062      5219      3032     89893    140304     25059 
dram[7]:    118967     11507       985      3642    233968    149345    138032    128376    189904         0    120991     92819     61101     86344    289887      4584 
dram[8]:     87300     11507       931       934    114923    259498    155579    351381    151360    189822    118192      6226      6469    119387      5844    263020 
dram[9]:     11500     11501      1004     64579     82036    371072     15853     54277     23376    191454      4898     93942    131078    115018    262817    105556 
dram[10]:     47186     57374      5707       987    142995    192940    180383    193894     84979         0     22909     10741     92336         0    133972    182908 
average row accesses per activate:
dram[0]: 17.000000  9.000000 17.000000  6.333333  2.600000  2.750000  2.333333  1.666667  4.500000  9.000000  2.000000  2.000000  2.500000  2.500000 11.000000 12.000000 
dram[1]:  6.333333 16.000000  4.750000  9.000000  1.875000  2.142857  2.333333  4.000000  1.666667  1.500000  2.000000  2.500000  4.500000  8.000000  9.000000  7.666667 
dram[2]:  8.500000 16.000000  9.000000  8.000000  2.400000  3.166667  2.000000  1.666667  4.000000  3.500000  4.000000  8.000000  4.000000  8.000000  6.333333 10.000000 
dram[3]: 16.000000 16.000000  8.500000 15.000000  3.166667  2.000000  3.000000  1.600000  3.333333  3.666667  4.500000  2.000000  8.000000  4.500000 16.000000  6.333333 
dram[4]: 16.000000 16.000000 15.000000  6.000000  4.000000  3.500000  2.000000  1.500000  1.500000  2.000000  6.000000  4.000000  2.500000  1.500000  8.333333  7.666667 
dram[5]: 16.000000 16.000000  8.000000  8.000000  2.000000  3.000000  2.333333  1.285714  4.000000 12.000000  1.750000  4.500000  1.500000  4.000000  7.666667  5.750000 
dram[6]: 16.000000 16.000000  5.666667  8.500000  2.000000  5.000000  2.000000  2.000000  1.666667  1.800000  2.000000  1.500000  4.500000  2.500000  7.000000  7.666667 
dram[7]:  6.333333 16.000000 15.000000  6.000000  3.500000  2.600000  4.500000  2.000000  2.500000      -nan  4.000000  3.000000  2.750000  3.333333  9.000000 10.000000 
dram[8]:  8.500000 16.000000 15.000000  7.500000  2.500000  2.333333  1.750000  1.500000  3.500000  3.333333  1.750000  4.000000  4.333333  2.000000  9.000000  4.400000 
dram[9]:  8.500000 16.000000 15.000000 16.000000  2.750000  2.142857  4.666667  3.500000  4.000000  2.000000  4.000000  6.000000 16.000000  1.500000  6.333333  5.250000 
dram[10]:  9.000000  8.500000  8.000000 14.000000  2.100000  2.600000  2.000000  2.250000  1.250000      -nan  2.500000  6.500000  6.000000      -nan  5.000000  4.600000 
average row locality = 2052/454 = 4.519824
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        17        16        18        11        10         9         4         5         4         5         3         3         3        19        20 
dram[1]:        18        16        18        17        13        12         5         4         3         2         1         3         5         4        17        20 
dram[2]:        17        16        17        16        11        15         6         7         2         4         2         4         2         4        18        18 
dram[3]:        16        16        17        15        14        11         8         6         6         6         5         1         4         5        16        18 
dram[4]:        16        16        15        18        15        10         5         4         2         1         3         5         3         2        21        20 
dram[5]:        16        16        16        16        12         5         5         7         2         6         5         5         2         2        20        20 
dram[6]:        16        16        17        16         2         5         4         7         4         6         1         2         5         3        19        20 
dram[7]:        18        16        15        17        11        10         5         5         3         0         2         5         7         6        17        18 
dram[8]:        17        16        15        15         5         6         6         5         4         6         5         2         5         5        17        20 
dram[9]:        17        16        15        15         9        12         9         5         2         1         5         3         8         2        18        19 
dram[10]:        17        17        15        14        15        11         9         6         4         0         3         7         3         0        19        21 
total reads: 1720
min_bank_accesses = 0!
chip skew: 164/143 = 1.15
number of total write accesses:
dram[0]:         0         1         1         1         2         1         5         1         4         5         3         1         2         2         3         4 
dram[1]:         1         0         1         1         2         3         2         0         2         1         1         2         4         4         1         3 
dram[2]:         0         0         1         0         1         4         2         3         2         3         2         4         2         4         1         2 
dram[3]:         0         0         0         0         5         3         4         2         4         5         4         1         4         4         0         1 
dram[4]:         0         0         0         0         1         4         1         2         1         1         3         3         2         1         4         3 
dram[5]:         0         0         0         0         2         1         2         2         2         6         2         4         1         2         3         3 
dram[6]:         0         0         0         1         0         0         0         1         1         3         1         1         4         2         2         3 
dram[7]:         1         0         0         1         3         3         4         1         2         0         2         4         4         4         1         2 
dram[8]:         0         0         0         0         0         1         1         1         3         4         2         2         8         3         1         2 
dram[9]:         0         0         0         1         2         3         5         2         2         1         3         3         8         1         1         2 
dram[10]:         1         0         1         0         6         2         3         3         1         0         2         6         3         0         1         2 
total reads: 332
min_bank_accesses = 0!
chip skew: 37/19 = 1.95
average mf latency per bank:
dram[0]:      14696     28314      2993     29973       440      6695      2718     23930     32570     77036      1641    108001       548      3743     24556     22533
dram[1]:      20993     15184      3644      1972     34382     24741       429       709     26758       372       170      1240       491       214     29907     24810
dram[2]:      14440     15151      9397     18263     10396       348       265      3722     26271     26347       144       169       169       169     34546     26941
dram[3]:      15151     15063      9092      2484     13787       551     44395     35829     34580     36958     18288       170       231       464     33515     29294
dram[4]:      12657     12523      2209      4101      1225       358     45143       277     56180     75971       311      8468     38699     39689     21576     23424
dram[5]:      12613     12490      9570      2264     19662       493       238     30212     33429     21781     79191      1527       381       169     24552     23503
dram[6]:      12595     12571     10522      2163       348       372     19351       371      1088     65763       170       764       375     39253     25648     23392
dram[7]:      29095     12539      2148      1812       863       277     57646     45310     75924    none         227     13070     11584     26903     29805     26842
dram[8]:      16079     12525      2025      2095     24211     38757      5112       952     65447     18567     17566       169      1064       523     29769     25400
dram[9]:      11870     12525      2154      3211     24819       314     12151      1471     38383     91537     69678       260       223     27455     41272     37036
dram[10]:      19321     15638      1926      2317     12666       349     43334     17021    111871    none       32986       389       424    none       40146     44513
maximum mf latency per bank:
dram[0]:      10703    138525     15926    146476       358     68984     32726    118423    187631    188454      5000    137013       354     17647     10678     10711
dram[1]:      74594     10660     32508       475    137775    122926       358       352    131938       347       341      4994       352       341     10663     27966
dram[2]:      10675     10690    118503    137777    118498       358       352     33824     70363    182595       341       342       341       341    118675     10724
dram[3]:      10659     10638    118390       492    137774       359    181161    150862    188832    184302     80907       341       341       352     10637     17656
dram[4]:      10636     10658       439     32469     11647       358    134021       347    166236    151710       341     64691     95301    118434     10633     10664
dram[5]:      10633     10644    118610       499    134218       359       352    134230    132362    189201    137662     10539       250       341     24177     10671
dram[6]:      10638     10619     74597       534       352       352     75289       347       358    184294       341       352       352     95300     10646     10665
dram[7]:     118723     10615       477       486      6492       358    179667    134133    189005         0       341     72119     60116     98101     10632     10663
dram[8]:      69934     10627       447       477    118322    134135     33818       358    183076    182263    118788       341       358       358     10631     16032
dram[9]:      10638     10637       444     17637    134223       359    144381      8206    153294    182842    137658       341       341     81499    109056    104965
dram[10]:      74599     63901       416       461    137773       352    183363    150424    182036         0     80906       352       341         0    109055    109056
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1185104 n_nop=1184342 n_act=43 n_pre=27 n_req=200 n_rd=656 n_write=36 bw_util=0.001168
n_activity=3353 dram_eff=0.4128
bk0: 68a 1184921i bk1: 68a 1184843i bk2: 64a 1184880i bk3: 72a 1184686i bk4: 44a 1184905i bk5: 40a 1184940i bk6: 36a 1184864i bk7: 16a 1184979i bk8: 20a 1184975i bk9: 16a 1185006i bk10: 20a 1184957i bk11: 12a 1185034i bk12: 12a 1185031i bk13: 12a 1185031i bk14: 76a 1184886i bk15: 80a 1184763i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00244873
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0x80515b80, atomic=0 1 entries : 0x7f81628aa470 :  mf: uid=210934, sid17:w47, part=1, addr=0x80515be0, load , size=32, unknown  status = IN_PARTITION_DRAM (1761665), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1185104 n_nop=1184372 n_act=45 n_pre=29 n_req=186 n_rd=630 n_write=28 bw_util=0.00111
n_activity=3273 dram_eff=0.4021
bk0: 72a 1184827i bk1: 64a 1184845i bk2: 72a 1184781i bk3: 68a 1184753i bk4: 52a 1184823i bk5: 48a 1184829i bk6: 20a 1184984i bk7: 16a 1185058i bk8: 12a 1185010i bk9: 6a 1185048i bk10: 4a 1185076i bk11: 12a 1185029i bk12: 20a 1184996i bk13: 16a 1185026i bk14: 68a 1184920i bk15: 80a 1184724i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0031339
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1185104 n_nop=1184373 n_act=40 n_pre=24 n_req=190 n_rd=636 n_write=31 bw_util=0.001126
n_activity=3081 dram_eff=0.433
bk0: 68a 1184882i bk1: 64a 1184822i bk2: 68a 1184817i bk3: 64a 1184742i bk4: 44a 1184917i bk5: 60a 1184832i bk6: 24a 1184958i bk7: 28a 1184893i bk8: 8a 1185053i bk9: 16a 1184998i bk10: 8a 1185055i bk11: 16a 1185024i bk12: 8a 1185061i bk13: 16a 1185029i bk14: 72a 1184882i bk15: 72a 1184795i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00318537
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1185104 n_nop=1184341 n_act=43 n_pre=27 n_req=201 n_rd=656 n_write=37 bw_util=0.00117
n_activity=3401 dram_eff=0.4075
bk0: 64a 1184905i bk1: 64a 1184837i bk2: 68a 1184835i bk3: 60a 1184771i bk4: 56a 1184833i bk5: 44a 1184849i bk6: 32a 1184897i bk7: 24a 1184933i bk8: 24a 1184955i bk9: 24a 1184920i bk10: 20a 1184983i bk11: 4a 1185068i bk12: 16a 1185012i bk13: 20a 1184995i bk14: 64a 1184957i bk15: 72a 1184781i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00387308
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1185104 n_nop=1184396 n_act=37 n_pre=21 n_req=182 n_rd=624 n_write=26 bw_util=0.001097
n_activity=3038 dram_eff=0.4279
bk0: 64a 1184921i bk1: 64a 1184849i bk2: 60a 1184873i bk3: 72a 1184697i bk4: 60a 1184915i bk5: 40a 1184916i bk6: 20a 1184996i bk7: 16a 1184970i bk8: 8a 1185039i bk9: 4a 1185073i bk10: 12a 1185042i bk11: 20a 1185003i bk12: 12a 1185025i bk13: 8a 1185043i bk14: 84a 1184834i bk15: 80a 1184741i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00330941
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1185104 n_nop=1184384 n_act=43 n_pre=27 n_req=185 n_rd=620 n_write=30 bw_util=0.001097
n_activity=3152 dram_eff=0.4124
bk0: 64a 1184909i bk1: 64a 1184829i bk2: 64a 1184799i bk3: 64a 1184725i bk4: 48a 1184853i bk5: 20a 1185022i bk6: 20a 1184989i bk7: 28a 1184877i bk8: 8a 1185047i bk9: 24a 1184972i bk10: 20a 1184969i bk11: 20a 1184988i bk12: 8a 1185043i bk13: 8a 1185064i bk14: 80a 1184867i bk15: 80a 1184744i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0037946
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1185104 n_nop=1184457 n_act=36 n_pre=20 n_req=162 n_rd=572 n_write=19 bw_util=0.0009974
n_activity=2628 dram_eff=0.4498
bk0: 64a 1184933i bk1: 64a 1184868i bk2: 68a 1184779i bk3: 64a 1184703i bk4: 8a 1185082i bk5: 20a 1185060i bk6: 16a 1185043i bk7: 28a 1184964i bk8: 16a 1185006i bk9: 24a 1184921i bk10: 4a 1185074i bk11: 8a 1185046i bk12: 20a 1184993i bk13: 12a 1185028i bk14: 76a 1184871i bk15: 80a 1184731i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00424604
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1185104 n_nop=1184389 n_act=39 n_pre=24 n_req=187 n_rd=620 n_write=32 bw_util=0.0011
n_activity=3059 dram_eff=0.4263
bk0: 72a 1184843i bk1: 64a 1184846i bk2: 60a 1184864i bk3: 68a 1184701i bk4: 44a 1184923i bk5: 40a 1184898i bk6: 20a 1184986i bk7: 20a 1184993i bk8: 12a 1185009i bk9: 0a 1185104i bk10: 8a 1185063i bk11: 20a 1184982i bk12: 28a 1184937i bk13: 24a 1184956i bk14: 68a 1184915i bk15: 72a 1184796i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00268668
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1185104 n_nop=1184410 n_act=43 n_pre=27 n_req=177 n_rd=596 n_write=28 bw_util=0.001053
n_activity=3039 dram_eff=0.4107
bk0: 68a 1184861i bk1: 64a 1184841i bk2: 60a 1184851i bk3: 60a 1184741i bk4: 20a 1185033i bk5: 24a 1185000i bk6: 24a 1184966i bk7: 20a 1184975i bk8: 16a 1185010i bk9: 24a 1184951i bk10: 20a 1184966i bk11: 8a 1185057i bk12: 20a 1184967i bk13: 20a 1184958i bk14: 68a 1184916i bk15: 80a 1184709i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00258458
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1185104 n_nop=1184390 n_act=36 n_pre=20 n_req=190 n_rd=624 n_write=34 bw_util=0.00111
n_activity=3042 dram_eff=0.4326
bk0: 68a 1184855i bk1: 64a 1184810i bk2: 60a 1184843i bk3: 60a 1184776i bk4: 36a 1184943i bk5: 48a 1184832i bk6: 36a 1184924i bk7: 20a 1185007i bk8: 8a 1185049i bk9: 4a 1185065i bk10: 20a 1185004i bk11: 12a 1185042i bk12: 32a 1184956i bk13: 8a 1185047i bk14: 72a 1184891i bk15: 76a 1184742i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00343008
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1185104 n_nop=1184343 n_act=50 n_pre=36 n_req=192 n_rd=644 n_write=31 bw_util=0.001139
n_activity=3574 dram_eff=0.3777
bk0: 68a 1184848i bk1: 68a 1184800i bk2: 60a 1184851i bk3: 56a 1184786i bk4: 60a 1184725i bk5: 44a 1184900i bk6: 36a 1184863i bk7: 24a 1184939i bk8: 16a 1184972i bk9: 0a 1185092i bk10: 12a 1185025i bk11: 28a 1184956i bk12: 12a 1185042i bk13: 0a 1185107i bk14: 76a 1184870i bk15: 84a 1184700i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00265462

========= L2 cache stats =========
L2_cache_bank[0]: Access = 648, Miss = 85, Miss_rate = 0.131, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 604, Miss = 79, Miss_rate = 0.131, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[2]: Access = 625, Miss = 80, Miss_rate = 0.128, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[3]: Access = 579, Miss = 78, Miss_rate = 0.135, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[4]: Access = 564, Miss = 75, Miss_rate = 0.133, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 550, Miss = 84, Miss_rate = 0.153, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 578, Miss = 86, Miss_rate = 0.149, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 608, Miss = 78, Miss_rate = 0.128, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 637, Miss = 80, Miss_rate = 0.126, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 611, Miss = 76, Miss_rate = 0.124, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 620, Miss = 78, Miss_rate = 0.126, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 594, Miss = 77, Miss_rate = 0.130, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 616, Miss = 68, Miss_rate = 0.110, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 646, Miss = 75, Miss_rate = 0.116, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[14]: Access = 616, Miss = 78, Miss_rate = 0.127, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[15]: Access = 569, Miss = 77, Miss_rate = 0.135, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 661, Miss = 74, Miss_rate = 0.112, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 620, Miss = 75, Miss_rate = 0.121, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[18]: Access = 632, Miss = 83, Miss_rate = 0.131, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 552, Miss = 73, Miss_rate = 0.132, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[20]: Access = 685, Miss = 85, Miss_rate = 0.124, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[21]: Access = 583, Miss = 76, Miss_rate = 0.130, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 13398
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1284
L2_total_cache_pending_hits = 3167
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7822
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 647
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 42
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12225
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 979
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 166
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=26372
icnt_total_pkts_simt_to_mem=14377
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.11147
	minimum = 6
	maximum = 27
Network latency average = 7.08805
	minimum = 6
	maximum = 23
Slowest packet = 19003
Flit latency average = 6.63864
	minimum = 6
	maximum = 22
Slowest flit = 28849
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0002196
	minimum = 8.02558e-05 (at node 3)
	maximum = 0.000475265 (at node 26)
Accepted packet rate average = 0.0002196
	minimum = 8.02558e-05 (at node 3)
	maximum = 0.000475265 (at node 26)
Injected flit rate average = 0.000331406
	minimum = 8.02558e-05 (at node 3)
	maximum = 0.00069973 (at node 48)
Accepted flit rate average= 0.000331406
	minimum = 0.000160512 (at node 3)
	maximum = 0.00085021 (at node 26)
Injected packet length average = 1.50914
Accepted packet length average = 1.50914
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.5814 (5 samples)
	minimum = 6 (5 samples)
	maximum = 58.4 (5 samples)
Network latency average = 11.6152 (5 samples)
	minimum = 6 (5 samples)
	maximum = 42 (5 samples)
Flit latency average = 11.1104 (5 samples)
	minimum = 6 (5 samples)
	maximum = 41.2 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0114668 (5 samples)
	minimum = 0.00845178 (5 samples)
	maximum = 0.0178764 (5 samples)
Accepted packet rate average = 0.0114668 (5 samples)
	minimum = 0.00845178 (5 samples)
	maximum = 0.0178764 (5 samples)
Injected flit rate average = 0.0173814 (5 samples)
	minimum = 0.00845178 (5 samples)
	maximum = 0.0358158 (5 samples)
Accepted flit rate average = 0.0173814 (5 samples)
	minimum = 0.0126203 (5 samples)
	maximum = 0.0268141 (5 samples)
Injected packet size average = 1.5158 (5 samples)
Accepted packet size average = 1.5158 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 20 min, 15 sec (1215 sec)
gpgpu_simulation_rate = 4916 (inst/sec)
gpgpu_simulation_rate = 1449 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 123468
gpu_sim_insn = 1117092
gpu_ipc =       9.0476
gpu_tot_sim_cycle = 2107284
gpu_tot_sim_insn = 7090856
gpu_tot_ipc =       3.3649
gpu_tot_issued_cta = 768
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7184
partiton_reqs_in_parallel = 2716296
partiton_reqs_in_parallel_total    = 14041036
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.9521
partiton_reqs_in_parallel_util = 2716296
partiton_reqs_in_parallel_util_total    = 14041036
gpu_sim_cycle_parition_util = 123468
gpu_tot_sim_cycle_parition_util    = 638236
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 3120
partiton_replys_in_parallel_total    = 13398
L2_BW  =       2.3952 GB/Sec
L2_BW_total  =       0.7430 GB/Sec
gpu_total_sim_rate=4658

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 135686
	L1I_total_cache_misses = 5444
	L1I_total_cache_miss_rate = 0.0401
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 73728
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0243
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 71936
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 130242
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5444
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 73728
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 135686
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
153, 153, 152, 153, 152, 168, 152, 168, 153, 168, 153, 153, 153, 153, 153, 153, 147, 132, 132, 132, 147, 132, 132, 132, 132, 147, 147, 132, 132, 132, 147, 225, 132, 147, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 147, 132, 132, 132, 132, 132, 132, 147, 132, 132, 132, 
gpgpu_n_tot_thrd_icount = 7896800
gpgpu_n_tot_w_icount = 246775
gpgpu_n_stall_shd_mem = 7638
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14273
gpgpu_n_mem_write_global = 2051
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 395212
gpgpu_n_store_insn = 2181
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2359296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2336
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 416
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:42445	W0_Idle:31213248	W0_Scoreboard:7604636	W1:12770	W2:522	W3:11	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:233472
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114184 {8:14273,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82040 {40:2051,}
traffic_breakdown_coretomem[INST_ACC_R] = 1328 {8:166,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 571848 {40:14262,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16408 {8:2051,}
traffic_breakdown_memtocore[INST_ACC_R] = 22576 {136:166,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 189201 
averagemflatency = 2387 
max_icnt2mem_latency = 188970 
max_icnt2sh_latency = 2107283 
mrq_lat_table:1207 	80 	108 	229 	130 	214 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11459 	2673 	10 	0 	512 	92 	1447 	10 	16 	66 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	7523 	399 	209 	266 	5785 	104 	22 	0 	0 	513 	92 	1446 	10 	16 	66 	67 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	10137 	2392 	1653 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1786 	112 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	230 	33 	0 	0 	3 	5 	9 	8 	8 	14 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1        17         0        16         6         4         6         2         1         0         2         2         1         4        16        16 
dram[1]:        17         0        15        16         3         3         3         0         2         1         0         1         1         0        16        16 
dram[2]:        16         0        17        15         5         6         3         2         0         1         0         0         0         0        16        16 
dram[3]:         0         0        16         0         6         2         6         2         1         4         1         0         0         1         0        16 
dram[4]:         0         0         0        15        10         6         3         2         1         0         0         2         1         1        16        16 
dram[5]:         0         0        15        15         3         2         4         2         0         0         2         1         1         0        16        10 
dram[6]:         0         0        15        15         0         0         1         3         2         4         0         1         1         4        16        16 
dram[7]:        17         0         0        14         6         4         2         2         1         0         0         4         2         1        16        16 
dram[8]:        16         0         0        14         4         4         2         2         1         8         1         0         7         2        16        16 
dram[9]:        16         0         0         0         4         5         3         4         0         0         2         0         0         1        16        16 
dram[10]:        17        16        14         0         4         5         3         4         1         0         1         1         0         0        16        16 
maximum service time to same row:
dram[0]:     11515    108480     64576    231669    198257     80383    257205    258744    156434     83418    103762    141447      2196     14181    113776     95224 
dram[1]:    333921     11500    390526      7848    143999    112156    176470     46748    198370    392977    203376      5970      4369     20697    350613     72949 
dram[2]:     11493     11493     64573    118995     79258    217261    137073    235030     84581    190550      2912      3869    259908      8362    172335      4581 
dram[3]:     11497     11500    118989      1005    137001     79922    137920    201571     19497    186402      1577    120780     84275      2496      4580    244274 
dram[4]:     11500     11502      1005     32190    290897    349304    346458    256916    185487    191458    131814    126103      3687    275025     66695      3792 
dram[5]:     11504     11507    118985    202456    176961    107588    203416    260838     88186      3825    190387    119000    199872     21231     58497     63024 
dram[6]:     11507     11509     57674      6059      8173      3585    136704    385838    350265     85138    259062      5219      3032     89893    140304     25059 
dram[7]:    118967     11507       985      3642    233968    149345    138032    128376    189904         0    120991     92819     61101     86344    289887      4584 
dram[8]:     87300     11507       931       934    114923    259498    155579    351381    151360    189822    118192      6226      6469    119387      5844    263020 
dram[9]:     11500     11501      1004     64579     82036    371072     15853     54277     23376    191454      4898     93942    131078    115018    262817    105556 
dram[10]:     47186     57374      5707       987    142995    192940    180383    193894     84979         0     22909     10741     92336         0    133972    182908 
average row accesses per activate:
dram[0]: 17.000000  9.000000 17.000000  6.333333  2.600000  2.750000  2.333333  1.666667  4.500000  9.000000  2.000000  2.000000  2.500000  2.500000 11.000000 12.000000 
dram[1]:  6.333333 16.000000  4.750000  9.000000  1.875000  2.142857  2.333333  4.000000  1.666667  1.500000  2.000000  2.500000  4.500000  8.000000  9.000000  7.666667 
dram[2]:  8.500000 16.000000  9.000000  8.000000  2.400000  3.166667  2.000000  1.666667  4.000000  3.500000  4.000000  8.000000  4.000000  8.000000  6.333333 10.000000 
dram[3]: 16.000000 16.000000  8.500000 15.000000  3.166667  2.000000  3.000000  1.600000  3.333333  3.666667  4.500000  2.000000  8.000000  4.500000 16.000000  6.333333 
dram[4]: 16.000000 16.000000 15.000000  6.000000  4.000000  3.500000  2.000000  1.500000  1.500000  2.000000  6.000000  4.000000  2.500000  1.500000  8.333333  7.666667 
dram[5]: 16.000000 16.000000  8.000000  8.000000  2.000000  3.000000  2.333333  1.285714  4.000000 12.000000  1.750000  4.500000  1.500000  4.000000  7.666667  5.750000 
dram[6]: 16.000000 16.000000  5.666667  8.500000  2.000000  5.000000  2.000000  2.000000  1.666667  1.800000  2.000000  1.500000  4.500000  2.500000  7.000000  7.666667 
dram[7]:  6.333333 16.000000 15.000000  6.000000  3.500000  2.600000  4.500000  2.000000  2.500000      -nan  4.000000  3.000000  2.750000  3.333333  9.000000 10.000000 
dram[8]:  8.500000 16.000000 15.000000  7.500000  2.500000  2.333333  1.750000  1.500000  3.500000  3.333333  1.750000  4.000000  4.333333  2.000000  9.000000  4.400000 
dram[9]:  8.500000 16.000000 15.000000 16.000000  2.750000  2.142857  4.666667  3.500000  4.000000  2.000000  4.000000  6.000000 16.000000  1.500000  6.333333  5.250000 
dram[10]:  9.000000  8.500000  8.000000 14.000000  2.100000  2.600000  2.000000  2.250000  1.250000      -nan  2.500000  6.500000  6.000000      -nan  5.000000  4.600000 
average row locality = 2052/454 = 4.519824
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        17        16        18        11        10         9         4         5         4         5         3         3         3        19        20 
dram[1]:        18        16        18        17        13        12         5         4         3         2         1         3         5         4        17        20 
dram[2]:        17        16        17        16        11        15         6         7         2         4         2         4         2         4        18        18 
dram[3]:        16        16        17        15        14        11         8         6         6         6         5         1         4         5        16        18 
dram[4]:        16        16        15        18        15        10         5         4         2         1         3         5         3         2        21        20 
dram[5]:        16        16        16        16        12         5         5         7         2         6         5         5         2         2        20        20 
dram[6]:        16        16        17        16         2         5         4         7         4         6         1         2         5         3        19        20 
dram[7]:        18        16        15        17        11        10         5         5         3         0         2         5         7         6        17        18 
dram[8]:        17        16        15        15         5         6         6         5         4         6         5         2         5         5        17        20 
dram[9]:        17        16        15        15         9        12         9         5         2         1         5         3         8         2        18        19 
dram[10]:        17        17        15        14        15        11         9         6         4         0         3         7         3         0        19        21 
total reads: 1720
min_bank_accesses = 0!
chip skew: 164/143 = 1.15
number of total write accesses:
dram[0]:         0         1         1         1         2         1         5         1         4         5         3         1         2         2         3         4 
dram[1]:         1         0         1         1         2         3         2         0         2         1         1         2         4         4         1         3 
dram[2]:         0         0         1         0         1         4         2         3         2         3         2         4         2         4         1         2 
dram[3]:         0         0         0         0         5         3         4         2         4         5         4         1         4         4         0         1 
dram[4]:         0         0         0         0         1         4         1         2         1         1         3         3         2         1         4         3 
dram[5]:         0         0         0         0         2         1         2         2         2         6         2         4         1         2         3         3 
dram[6]:         0         0         0         1         0         0         0         1         1         3         1         1         4         2         2         3 
dram[7]:         1         0         0         1         3         3         4         1         2         0         2         4         4         4         1         2 
dram[8]:         0         0         0         0         0         1         1         1         3         4         2         2         8         3         1         2 
dram[9]:         0         0         0         1         2         3         5         2         2         1         3         3         8         1         1         2 
dram[10]:         1         0         1         0         6         2         3         3         1         0         2         6         3         0         1         2 
total reads: 332
min_bank_accesses = 0!
chip skew: 37/19 = 1.95
average mf latency per bank:
dram[0]:      17362     30904      3651     30573       578      6813      2772     24030     32570     77036      1641    108001       548      3743     25426     24192
dram[1]:      21839     18061      4183      2518     34525     24858       556       894     26758       372       170      1240       491       214     34482     26918
dram[2]:      15976     18010     10040     18929     10555       531       334      3753     26271     26347       144       169       169       169     37856     28985
dram[3]:      18052     17345      9697      3194     13877       748     44459     35922     34580     36958     18288       170       231       464     36887     32604
dram[4]:      16861     16068      2888      4706      1375       449     45218       328     56180     75971       311      8468     38699     39689     22751     26551
dram[5]:      13671     12858     10263      2953     19825       616       335     30266     33429     21781     79191      1527       381       169     26838     25588
dram[6]:      15522     14888     11133      2778       478       614     19507       446      1088     65763       170       764       375     39253     28646     25942
dram[7]:      31021     14244      2834      2411       998       355     57687     45409     75924    none         227     13070     11584     26903     33607     30924
dram[8]:      17721     14842      2678      2719     24498     38897      5212      1066     65447     18567     17566       169      4632       523     33903     28977
dram[9]:      13431     14164      2882      3856     24989       423     12171      1545     38383     91537     69678       260       223     27455     45688     39541
dram[10]:      22457     16633      2592      3077     12726       560     43409     17098    111871    none       32986       389       424    none       43577     46029
maximum mf latency per bank:
dram[0]:      10703    138525     15926    146476       358     68984     32726    118423    187631    188454      5000    137013       354     17647     10678     10711
dram[1]:      74594     10660     32508       475    137775    122926       358       352    131938       347       341      4994       352       341     10663     27966
dram[2]:      10675     10690    118503    137777    118498       429       352     33824     70363    182595       341       342       341       341    118675     10724
dram[3]:      10659     10638    118390       492    137774       411    181161    150862    188832    184302     80907       341       341       352     10637     17656
dram[4]:      10636     10658       439     32469     11647       358    134021       347    166236    151710       341     64691     95301    118434     10633     10664
dram[5]:      10633     10644    118610       499    134218       359       352    134230    132362    189201    137662     10539       250       341     24177     10671
dram[6]:      10638     10619     74597       534       352       352     75289       347       358    184294       341       352       352     95300     10646     10665
dram[7]:     118723     10615       477       486      6492       358    179667    134133    189005         0       341     72119     60116     98101     10632     10663
dram[8]:      69934     10627       447       477    118322    134135     33818       358    183076    182263    118788       341       358       358     10631     16032
dram[9]:      10638     10637       444     17637    134223       359    144381      8206    153294    182842    137658       341       341     81499    109056    104965
dram[10]:      74599     63901       416       461    137773       382    183363    150424    182036         0     80906       352       341         0    109055    109056
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1414365 n_nop=1413603 n_act=43 n_pre=27 n_req=200 n_rd=656 n_write=36 bw_util=0.0009785
n_activity=3353 dram_eff=0.4128
bk0: 68a 1414182i bk1: 68a 1414104i bk2: 64a 1414141i bk3: 72a 1413947i bk4: 44a 1414166i bk5: 40a 1414201i bk6: 36a 1414125i bk7: 16a 1414240i bk8: 20a 1414236i bk9: 16a 1414267i bk10: 20a 1414218i bk11: 12a 1414295i bk12: 12a 1414292i bk13: 12a 1414292i bk14: 76a 1414147i bk15: 80a 1414024i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0020518
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1414365 n_nop=1413631 n_act=45 n_pre=29 n_req=186 n_rd=632 n_write=28 bw_util=0.0009333
n_activity=3291 dram_eff=0.4011
bk0: 72a 1414088i bk1: 64a 1414106i bk2: 72a 1414042i bk3: 68a 1414014i bk4: 52a 1414084i bk5: 48a 1414090i bk6: 20a 1414245i bk7: 16a 1414319i bk8: 12a 1414271i bk9: 8a 1414306i bk10: 4a 1414337i bk11: 12a 1414290i bk12: 20a 1414257i bk13: 16a 1414287i bk14: 68a 1414181i bk15: 80a 1413985i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00262591
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1414365 n_nop=1413634 n_act=40 n_pre=24 n_req=190 n_rd=636 n_write=31 bw_util=0.0009432
n_activity=3081 dram_eff=0.433
bk0: 68a 1414143i bk1: 64a 1414083i bk2: 68a 1414078i bk3: 64a 1414003i bk4: 44a 1414178i bk5: 60a 1414093i bk6: 24a 1414219i bk7: 28a 1414154i bk8: 8a 1414314i bk9: 16a 1414259i bk10: 8a 1414316i bk11: 16a 1414285i bk12: 8a 1414322i bk13: 16a 1414290i bk14: 72a 1414143i bk15: 72a 1414056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00266904
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1414365 n_nop=1413602 n_act=43 n_pre=27 n_req=201 n_rd=656 n_write=37 bw_util=0.0009799
n_activity=3401 dram_eff=0.4075
bk0: 64a 1414166i bk1: 64a 1414098i bk2: 68a 1414096i bk3: 60a 1414032i bk4: 56a 1414094i bk5: 44a 1414110i bk6: 32a 1414158i bk7: 24a 1414194i bk8: 24a 1414216i bk9: 24a 1414181i bk10: 20a 1414244i bk11: 4a 1414329i bk12: 16a 1414273i bk13: 20a 1414256i bk14: 64a 1414218i bk15: 72a 1414042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00324527
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1414365 n_nop=1413657 n_act=37 n_pre=21 n_req=182 n_rd=624 n_write=26 bw_util=0.0009191
n_activity=3038 dram_eff=0.4279
bk0: 64a 1414182i bk1: 64a 1414110i bk2: 60a 1414134i bk3: 72a 1413958i bk4: 60a 1414176i bk5: 40a 1414177i bk6: 20a 1414257i bk7: 16a 1414231i bk8: 8a 1414300i bk9: 4a 1414334i bk10: 12a 1414303i bk11: 20a 1414264i bk12: 12a 1414286i bk13: 8a 1414304i bk14: 84a 1414095i bk15: 80a 1414002i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00277298
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1414365 n_nop=1413645 n_act=43 n_pre=27 n_req=185 n_rd=620 n_write=30 bw_util=0.0009191
n_activity=3152 dram_eff=0.4124
bk0: 64a 1414170i bk1: 64a 1414090i bk2: 64a 1414060i bk3: 64a 1413986i bk4: 48a 1414114i bk5: 20a 1414283i bk6: 20a 1414250i bk7: 28a 1414138i bk8: 8a 1414308i bk9: 24a 1414233i bk10: 20a 1414230i bk11: 20a 1414249i bk12: 8a 1414304i bk13: 8a 1414325i bk14: 80a 1414128i bk15: 80a 1414005i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00317952
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1414365 n_nop=1413718 n_act=36 n_pre=20 n_req=162 n_rd=572 n_write=19 bw_util=0.0008357
n_activity=2628 dram_eff=0.4498
bk0: 64a 1414194i bk1: 64a 1414129i bk2: 68a 1414040i bk3: 64a 1413964i bk4: 8a 1414343i bk5: 20a 1414321i bk6: 16a 1414304i bk7: 28a 1414225i bk8: 16a 1414267i bk9: 24a 1414182i bk10: 4a 1414335i bk11: 8a 1414307i bk12: 20a 1414254i bk13: 12a 1414289i bk14: 76a 1414132i bk15: 80a 1413992i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00355778
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1414365 n_nop=1413650 n_act=39 n_pre=24 n_req=187 n_rd=620 n_write=32 bw_util=0.000922
n_activity=3059 dram_eff=0.4263
bk0: 72a 1414104i bk1: 64a 1414107i bk2: 60a 1414125i bk3: 68a 1413962i bk4: 44a 1414184i bk5: 40a 1414159i bk6: 20a 1414247i bk7: 20a 1414254i bk8: 12a 1414270i bk9: 0a 1414365i bk10: 8a 1414324i bk11: 20a 1414243i bk12: 28a 1414198i bk13: 24a 1414217i bk14: 68a 1414176i bk15: 72a 1414057i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00225119
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1414365 n_nop=1413671 n_act=43 n_pre=27 n_req=177 n_rd=596 n_write=28 bw_util=0.0008824
n_activity=3039 dram_eff=0.4107
bk0: 68a 1414122i bk1: 64a 1414102i bk2: 60a 1414112i bk3: 60a 1414002i bk4: 20a 1414294i bk5: 24a 1414261i bk6: 24a 1414227i bk7: 20a 1414236i bk8: 16a 1414271i bk9: 24a 1414212i bk10: 20a 1414227i bk11: 8a 1414318i bk12: 20a 1414228i bk13: 20a 1414219i bk14: 68a 1414177i bk15: 80a 1413970i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00216564
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1414365 n_nop=1413651 n_act=36 n_pre=20 n_req=190 n_rd=624 n_write=34 bw_util=0.0009305
n_activity=3042 dram_eff=0.4326
bk0: 68a 1414116i bk1: 64a 1414071i bk2: 60a 1414104i bk3: 60a 1414037i bk4: 36a 1414204i bk5: 48a 1414093i bk6: 36a 1414185i bk7: 20a 1414268i bk8: 8a 1414310i bk9: 4a 1414326i bk10: 20a 1414265i bk11: 12a 1414303i bk12: 32a 1414217i bk13: 8a 1414308i bk14: 72a 1414152i bk15: 76a 1414003i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00287408
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1414365 n_nop=1413604 n_act=50 n_pre=36 n_req=192 n_rd=644 n_write=31 bw_util=0.0009545
n_activity=3574 dram_eff=0.3777
bk0: 68a 1414109i bk1: 68a 1414061i bk2: 60a 1414112i bk3: 56a 1414047i bk4: 60a 1413986i bk5: 44a 1414161i bk6: 36a 1414124i bk7: 24a 1414200i bk8: 16a 1414233i bk9: 0a 1414353i bk10: 12a 1414286i bk11: 28a 1414217i bk12: 12a 1414303i bk13: 0a 1414368i bk14: 76a 1414131i bk15: 84a 1413961i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00222432

========= L2 cache stats =========
L2_cache_bank[0]: Access = 774, Miss = 85, Miss_rate = 0.110, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 731, Miss = 79, Miss_rate = 0.108, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[2]: Access = 758, Miss = 80, Miss_rate = 0.106, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[3]: Access = 705, Miss = 78, Miss_rate = 0.111, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[4]: Access = 696, Miss = 75, Miss_rate = 0.108, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 673, Miss = 84, Miss_rate = 0.125, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 706, Miss = 86, Miss_rate = 0.122, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 742, Miss = 78, Miss_rate = 0.105, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 773, Miss = 80, Miss_rate = 0.103, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 746, Miss = 76, Miss_rate = 0.102, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 756, Miss = 78, Miss_rate = 0.103, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 716, Miss = 77, Miss_rate = 0.108, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 739, Miss = 68, Miss_rate = 0.092, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 773, Miss = 75, Miss_rate = 0.097, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[14]: Access = 747, Miss = 78, Miss_rate = 0.104, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[15]: Access = 705, Miss = 77, Miss_rate = 0.109, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 1061, Miss = 74, Miss_rate = 0.070, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 746, Miss = 75, Miss_rate = 0.101, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[18]: Access = 762, Miss = 83, Miss_rate = 0.109, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 679, Miss = 73, Miss_rate = 0.108, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[20]: Access = 816, Miss = 85, Miss_rate = 0.104, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[21]: Access = 714, Miss = 76, Miss_rate = 0.106, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 16518
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1041
L2_total_cache_pending_hits = 3167
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9870
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1719
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 42
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14273
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2051
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 166
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=31540
icnt_total_pkts_simt_to_mem=18569
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.8197
	minimum = 6
	maximum = 317
Network latency average = 15.9861
	minimum = 6
	maximum = 204
Slowest packet = 29160
Flit latency average = 16.5819
	minimum = 6
	maximum = 203
Slowest flit = 46039
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000505398
	minimum = 0.000307775 (at node 23)
	maximum = 0.00161987 (at node 44)
Accepted packet rate average = 0.000505398
	minimum = 0.000307775 (at node 23)
	maximum = 0.00161987 (at node 44)
Injected flit rate average = 0.000758097
	minimum = 0.000356371 (at node 23)
	maximum = 0.00199244 (at node 44)
Accepted flit rate average= 0.000758097
	minimum = 0.000566953 (at node 23)
	maximum = 0.00286716 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.7878 (6 samples)
	minimum = 6 (6 samples)
	maximum = 101.5 (6 samples)
Network latency average = 12.3437 (6 samples)
	minimum = 6 (6 samples)
	maximum = 69 (6 samples)
Flit latency average = 12.0224 (6 samples)
	minimum = 6 (6 samples)
	maximum = 68.1667 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.00963988 (6 samples)
	minimum = 0.00709445 (6 samples)
	maximum = 0.015167 (6 samples)
Accepted packet rate average = 0.00963988 (6 samples)
	minimum = 0.00709445 (6 samples)
	maximum = 0.015167 (6 samples)
Injected flit rate average = 0.0146108 (6 samples)
	minimum = 0.00710254 (6 samples)
	maximum = 0.0301786 (6 samples)
Accepted flit rate average = 0.0146108 (6 samples)
	minimum = 0.0106114 (6 samples)
	maximum = 0.0228229 (6 samples)
Injected packet size average = 1.51566 (6 samples)
Accepted packet size average = 1.51566 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 25 min, 22 sec (1522 sec)
gpgpu_simulation_rate = 4658 (inst/sec)
gpgpu_simulation_rate = 1384 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 194363
gpu_sim_insn = 1294722
gpu_ipc =       6.6614
gpu_tot_sim_cycle = 2528869
gpu_tot_sim_insn = 8385578
gpu_tot_ipc =       3.3159
gpu_tot_issued_cta = 896
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7184
partiton_reqs_in_parallel = 4275986
partiton_reqs_in_parallel_total    = 16757332
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.3173
partiton_reqs_in_parallel_util = 4275986
partiton_reqs_in_parallel_util_total    = 16757332
gpu_sim_cycle_parition_util = 194363
gpu_tot_sim_cycle_parition_util    = 761704
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 16220
partiton_replys_in_parallel_total    = 16518
L2_BW  =       7.9099 GB/Sec
L2_BW_total  =       1.2270 GB/Sec
gpu_total_sim_rate=4269

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 183314
	L1I_total_cache_misses = 5451
	L1I_total_cache_miss_rate = 0.0297
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 88064
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0203
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 86272
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 177863
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5451
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 88064
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 183314
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
176, 176, 175, 425, 320, 191, 513, 191, 176, 284, 176, 176, 176, 176, 176, 176, 170, 155, 273, 155, 170, 155, 155, 155, 155, 170, 170, 155, 155, 155, 170, 248, 155, 170, 155, 377, 155, 155, 560, 155, 155, 155, 155, 155, 155, 155, 155, 155, 299, 155, 155, 155, 155, 170, 430, 155, 155, 155, 155, 155, 170, 155, 155, 155, 
gpgpu_n_tot_thrd_icount = 10758720
gpgpu_n_tot_w_icount = 336210
gpgpu_n_stall_shd_mem = 8374
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26517
gpgpu_n_mem_write_global = 6025
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 471225
gpgpu_n_store_insn = 6185
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2818048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3015
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 473
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:48928	W0_Idle:34375047	W0_Scoreboard:14013556	W1:57539	W2:4124	W3:115	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:274432
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 212136 {8:26517,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 241000 {40:6025,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1078728 {40:26275,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 48200 {8:6025,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 176 
maxdqlatency = 0 
maxmflatency = 189201 
averagemflatency = 2207 
max_icnt2mem_latency = 188970 
max_icnt2sh_latency = 2528868 
mrq_lat_table:3457 	91 	133 	591 	225 	314 	174 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26195 	3625 	10 	0 	512 	93 	1522 	48 	186 	312 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	21366 	438 	209 	266 	7592 	104 	22 	0 	0 	513 	93 	1522 	47 	186 	312 	67 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	22311 	2462 	1653 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1786 	4086 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	455 	33 	0 	1 	7 	8 	12 	15 	13 	15 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        16        10         5         6        14        16         9         8        11        14        14        16        16 
dram[1]:        17        16        15        16         4         4         4        12         6        16        22        21         8         8        16        16 
dram[2]:        16        16        17        15         6         6         6         8         8        12        16        12        16         8        16        16 
dram[3]:        16        16        16        16         8         6         8         8         8        12        10         2        17        10        16        16 
dram[4]:        16        16        15        15        10         8        14         4        10        12        12        16        18        13        16        16 
dram[5]:         0        16        15        15        12         6         4         8         6        18         2        12        10        13        16        10 
dram[6]:        16        16        15        15         8         6         8        20        20        10        17        23        18         8        16        16 
dram[7]:        17        16        16        14         6         5        11         8        12        12        12        10        20        19        16        16 
dram[8]:        16        16        15        14         7         6        10         6        10         8         9        11        20        16        16        16 
dram[9]:        16        16        15        16         9         5        10         6         8         8         6        17        25         8        16        16 
dram[10]:        17        16        14        14         4         8        12        10         6         6        23        12         6        11        16        16 
maximum service time to same row:
dram[0]:     61666    108480     64576    231669    198257     80383    257205    258744    156434     83418    103762    141447    118240    114410    113776     95224 
dram[1]:    333921     37864    390526      7848    143999    112156    176470    132063    198370    392977    203376     47284    119744     76119    350613     72949 
dram[2]:     48537     48437     64573    118995     79258    217261    137073    235030     84581    190550     82879     54963    259908    104269    172335     74216 
dram[3]:     64140     47914    118989     44657    137001     79922    137920    201571     89842    186402     57636    120780    105250    103511     45537    244274 
dram[4]:     11500     61049     40771     63205    290897    349304    346458    256916    185487    191458    131814    126103    102572    275025     66695     43855 
dram[5]:     11504     37882    118985    202456    176961    107588    203416    260838     88186    184008    190387    119000    199872    147171     58497     78383 
dram[6]:     11507     43341     81090      6059     43581     41016    136704    385838    350265     85138    259062     54963    167187     89893    140304     47032 
dram[7]:    118967     37884     38563     52966    233968    149345    138032    128376    189904     79858    120991     92819    144785    143706    289887     45874 
dram[8]:     87300     11507     37935     58553    114923    259498    155579    351381    151360    189822    118192     89681    147781    146352      5844    263020 
dram[9]:     63942     52950     37892     90593     82036    371072     63873     80140     65107    191454     47347     93942    131078    115018    262817    105556 
dram[10]:     52955     57374     51012     41177    142995    192940    180383    193894     84979     46676     84128     89729     92336     80273    133972    182908 
average row accesses per activate:
dram[0]:  6.333333  5.250000  6.333333  3.833333  2.866667  2.538461  2.461539  3.000000  4.285714  2.700000  2.600000  3.000000  3.833333  3.625000  8.000000  8.750000 
dram[1]:  5.000000  4.750000  3.500000  6.666667  1.950000  2.466667  1.909091  2.900000  3.000000  3.555556  3.875000  3.875000  3.142857  3.375000  8.250000  5.000000 
dram[2]:  4.750000  5.000000  6.333333  3.000000  2.187500  3.416667  2.153846  2.400000  7.000000  5.600000  3.500000  3.857143  4.000000  4.000000  6.800000  3.888889 
dram[3]:  6.666667  5.250000  3.428571  5.000000  2.800000  2.375000  2.769231  2.500000  3.125000  3.666667  3.125000  5.000000  5.000000  3.428571  4.285714  7.200000 
dram[4]:  5.500000  4.750000  5.666667  3.428571  3.200000  3.230769  2.818182  2.545455  2.666667  3.857143  3.571429  5.000000  3.555556  3.571429  5.375000  5.857143 
dram[5]: 16.000000  8.500000  4.200000  4.000000  2.785714  3.083333  2.500000  1.941176  4.800000  8.000000  3.714286  3.666667  4.000000  5.250000  7.600000  4.714286 
dram[6]:  6.000000  3.833333  4.000000  5.250000  2.916667  2.750000  2.916667  3.500000  4.375000  3.181818  5.000000  4.000000  5.000000  3.125000  4.555555  6.833333 
dram[7]:  5.250000  6.000000  5.750000  3.285714  3.000000  2.533333  3.090909  2.357143  3.800000  4.833333  3.666667  3.285714  4.285714  4.250000  4.857143  5.666667 
dram[8]:  3.500000  7.000000  3.428571  2.875000  2.384615  2.666667  2.166667  2.300000  5.166667  5.000000  2.909091  3.428571  5.428571  3.857143  6.800000  5.285714 
dram[9]:  4.750000  5.250000  3.285714  3.666667  2.785714  2.294118  2.583333  2.555556  4.000000  3.142857  5.400000  5.400000  8.000000  2.285714  6.200000  3.363636 
dram[10]:  4.200000  6.000000  5.000000  3.000000  1.720000  2.933333  2.727273  3.000000  4.166667  9.333333  5.600000  4.428571  3.000000  4.333333  4.375000  5.000000 
average row locality = 5000/1380 = 3.623188
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        20        18        22        31        26        22        23        17        17        16        15        13        16        29        26 
dram[1]:        19        19        20        19        31        27        16        19        12        20        18        16        13        16        25        30 
dram[2]:        19        20        18        23        27        29        21        23        11        17        16        15        19        11        26        28 
dram[3]:        20        21        24        20        31        29        24        20        16        20        16        11        16        14        26        27 
dram[4]:        22        19        17        23        25        30        20        19        16        16        15        18        19        14        33        30 
dram[5]:        16        17        20        20        28        29        13        23        14        17        15        19        14        12        28        26 
dram[6]:        18        23        19        19        28        26        23        22        23        22        13        17        20        16        32        31 
dram[7]:        20        18        21        22        30        29        20        22        11        16        13        14        18        18        28        26 
dram[8]:        21        21        22        22        25        34        18        15        18        14        21        14        20        16        27        28 
dram[9]:        19        21        21        20        29        29        20        15        14        13        15        14        18        10        25        29 
dram[10]:        20        18        18        22        32        31        20        23        15        15        14        17         9        15        28        28 
total reads: 3606
bank skew: 34/9 = 3.78
chip skew: 352/311 = 1.13
number of total write accesses:
dram[0]:         0         1         1         1        12         7        10        10        13        10        10         9        10        13        11         9 
dram[1]:         1         0         1         1         8        10         5        10         9        12        13        15         9        11         8        10 
dram[2]:         0         0         1         1         8        12         7        13        10        11        12        12        13         9         8         7 
dram[3]:         0         0         0         0        11         9        12        10         9        13         9         9        14        10         4         9 
dram[4]:         0         0         0         1         7        12        11         9         8        11        10        12        13        11        10        11 
dram[5]:         0         0         1         0        11         8         7        10        10        15        11        14        10         9        10         7 
dram[6]:         0         0         1         2         7         7        12        13        12        13        12        15        15         9         9        10 
dram[7]:         1         0         2         1        12         9        14        11         8        13         9         9        12        16         6         8 
dram[8]:         0         0         2         1         6        14         8         8        13        11        11        10        18        11         7         9 
dram[9]:         0         0         2         2        10        10        11         8        10         9        12        13        14         6         6         8 
dram[10]:         1         0         2         2        11        13        10        13        10        13        14        14         6        11         7         7 
total reads: 1394
min_bank_accesses = 0!
chip skew: 137/119 = 1.15
average mf latency per bank:
dram[0]:      19921     27228      4646     26304       625      5223      2915     12915     14981     38341     24981     36501     16247     18917     14402     17062
dram[1]:      24847     23018      4262      3939     15661     10525      9498      3387      8877      7326     29555     22375      6324      6501     19291     15930
dram[2]:      15001     18502     10507     13685      6582      1282     11325      4146      8396     21331     33391     27732      7100     10191     23703     19277
dram[3]:      18514     14015      8540      3504      8644      3727     20233     17460     19848     21371     31642     20527     12800     16680     20394     17659
dram[4]:      13099     17670      3081      4528      1534      1051      9181      5917     20694     17236     15092     35292     21509     16233     17132     15354
dram[5]:      14216     12763      8247      6854      7463      1327      2949     16533     11565     12301     46630     32520     20963      7530     16673     20545
dram[6]:      14554     11126      9855      3287      1550      1216      6451      1457     11047     22673     21329     33317      6980     26397     18732     15068
dram[7]:      31626     16801      8345      5750      1010      1874     17944     12680     28389      5336     21524     18793     10965     17024     20278     18780
dram[8]:      18487     12258      3262      6273      6755      6839      3705       650     22619      7779     20726     22051      5301      3811     18516     17649
dram[9]:      15968     17617      2878      3317      7839       713      8511      4384     17390     25363     48564     32053      9008     17692     28532     24914
dram[10]:      22798     16374      2433      2849      8830      2624     17929      6097     28946      8593     41618     27502      8190      7333     25333     30699
maximum mf latency per bank:
dram[0]:      72600    138525     15926    146476       359     78802     34634    118423    187631    188454     91955    137013    108838    108845     10678     10711
dram[1]:      74594     72670     32508     10878    137775    122926     97283     48012    131938     85223     97012     89360     85403     87900     10663     27966
dram[2]:      10675     64015    118503    137777    118498     10788     97293     97297     70363    182595    108819     97042    110727    107152    118675     72561
dram[3]:      64056     10638    118390     10664    137774     78804    181161    150862    188832    184302     89299     89394    107170    108825     10637     17656
dram[4]:      10636     64012       439     32469     11647     10883    134021     48117    166236    151710     88547    107289    108827    118434     72656     10664
dram[5]:      10633     10644    118610     63899    134218     10800     48036    134230    132362    189201    137662    108836    107318     87745     24177     70713
dram[6]:      10638     10619     74597     10711     10870     10873     97343     34643     97435    184294     88931     97046     89230    102102     72588     10665
dram[7]:     118723     63987     63991     64003     10724     10755    179667    134133    189005     83031     88007     88242    102097     98101     64026     10663
dram[8]:      72525     10627     10745     63859    118322    134135     47966       358    183076    182263    118788    108823     89335     86199     10631     16032
dram[9]:      64048     64045     10695     17637    134223       373    144381     83027    153294    182842    137658     89389     97036    107169    109056    104965
dram[10]:      74599     63901       416     10728    137773     78798    183363    150424    182036     82871    107272    108831     70731     87688    109055    109056
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1775267 n_nop=1773582 n_act=127 n_pre=111 n_req=457 n_rd=1320 n_write=127 bw_util=0.00163
n_activity=8547 dram_eff=0.3386
bk0: 76a 1775017i bk1: 80a 1774932i bk2: 72a 1774975i bk3: 88a 1774759i bk4: 124a 1774593i bk5: 104a 1774721i bk6: 88a 1774716i bk7: 92a 1774707i bk8: 68a 1774787i bk9: 68a 1774771i bk10: 64a 1774635i bk11: 60a 1774682i bk12: 52a 1774800i bk13: 64a 1774760i bk14: 116a 1774808i bk15: 104a 1774784i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00308348
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0x80523780, atomic=0 1 entries : 0x7f815517acf0 :  mf: uid=325352, sid07:w03, part=1, addr=0x805237e0, load , size=32, unknown  status = IN_PARTITION_DRAM (2528868), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1775267 n_nop=1773618 n_act=132 n_pre=116 n_req=443 n_rd=1278 n_write=123 bw_util=0.001578
n_activity=8710 dram_eff=0.3217
bk0: 76a 1774956i bk1: 76a 1774906i bk2: 80a 1774889i bk3: 76a 1774888i bk4: 124a 1774510i bk5: 108a 1774635i bk6: 64a 1774769i bk7: 76a 1774772i bk8: 48a 1774931i bk9: 80a 1774786i bk10: 72a 1774651i bk11: 64a 1774721i bk12: 52a 1774872i bk13: 62a 1774867i bk14: 100a 1774908i bk15: 120a 1774630i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.0043785
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1775267 n_nop=1773617 n_act=125 n_pre=109 n_req=447 n_rd=1292 n_write=124 bw_util=0.001595
n_activity=8548 dram_eff=0.3313
bk0: 76a 1774969i bk1: 80a 1774886i bk2: 72a 1774929i bk3: 92a 1774715i bk4: 108a 1774643i bk5: 116a 1774658i bk6: 84a 1774725i bk7: 92a 1774631i bk8: 44a 1774969i bk9: 68a 1774883i bk10: 64a 1774722i bk11: 60a 1774780i bk12: 76a 1774809i bk13: 44a 1774966i bk14: 104a 1774862i bk15: 112a 1774669i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.00416895
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1775267 n_nop=1773568 n_act=128 n_pre=112 n_req=454 n_rd=1340 n_write=119 bw_util=0.001644
n_activity=8779 dram_eff=0.3324
bk0: 80a 1775000i bk1: 84a 1774894i bk2: 96a 1774823i bk3: 80a 1774805i bk4: 124a 1774560i bk5: 116a 1774575i bk6: 96a 1774606i bk7: 80a 1774707i bk8: 64a 1774867i bk9: 80a 1774725i bk10: 64a 1774760i bk11: 44a 1774843i bk12: 64a 1774825i bk13: 56a 1774855i bk14: 104a 1774861i bk15: 108a 1774756i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00366762
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0x8051ab00, atomic=0 1 entries : 0x7f8156b41380 :  mf: uid=325351, sid06:w05, part=4, addr=0x8051ab40, load , size=32, unknown  status = IN_PARTITION_L2_FILL_QUEUE (2528868), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1775267 n_nop=1773567 n_act=123 n_pre=107 n_req=462 n_rd=1344 n_write=126 bw_util=0.001656
n_activity=8748 dram_eff=0.3361
bk0: 88a 1774937i bk1: 76a 1774906i bk2: 68a 1774969i bk3: 92a 1774726i bk4: 100a 1774821i bk5: 120a 1774654i bk6: 80a 1774747i bk7: 76a 1774769i bk8: 64a 1774828i bk9: 64a 1774769i bk10: 60a 1774764i bk11: 72a 1774629i bk12: 76a 1774678i bk13: 56a 1774818i bk14: 132a 1774694i bk15: 120a 1774646i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.00493954
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1775267 n_nop=1773694 n_act=111 n_pre=95 n_req=434 n_rd=1244 n_write=123 bw_util=0.00154
n_activity=8199 dram_eff=0.3335
bk0: 64a 1775070i bk1: 68a 1774969i bk2: 80a 1774868i bk3: 80a 1774800i bk4: 112a 1774660i bk5: 116a 1774702i bk6: 52a 1774913i bk7: 92a 1774596i bk8: 56a 1774903i bk9: 68a 1774879i bk10: 60a 1774734i bk11: 76a 1774667i bk12: 56a 1774807i bk13: 48a 1774912i bk14: 112a 1774855i bk15: 104a 1774755i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00405066
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1775267 n_nop=1773486 n_act=126 n_pre=110 n_req=489 n_rd=1408 n_write=137 bw_util=0.001741
n_activity=8974 dram_eff=0.3443
bk0: 72a 1775026i bk1: 92a 1774849i bk2: 76a 1774875i bk3: 76a 1774783i bk4: 112a 1774733i bk5: 104a 1774686i bk6: 92a 1774672i bk7: 88a 1774707i bk8: 92a 1774755i bk9: 88a 1774695i bk10: 52a 1774760i bk11: 68a 1774611i bk12: 80a 1774688i bk13: 64a 1774790i bk14: 128a 1774702i bk15: 124a 1774659i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.00696628
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1775267 n_nop=1773600 n_act=124 n_pre=108 n_req=457 n_rd=1304 n_write=131 bw_util=0.001617
n_activity=8679 dram_eff=0.3307
bk0: 80a 1774940i bk1: 72a 1774912i bk2: 84a 1774897i bk3: 88a 1774720i bk4: 120a 1774617i bk5: 116a 1774618i bk6: 80a 1774716i bk7: 88a 1774673i bk8: 44a 1774932i bk9: 64a 1774863i bk10: 52a 1774826i bk11: 56a 1774805i bk12: 72a 1774832i bk13: 72a 1774732i bk14: 112a 1774808i bk15: 104a 1774752i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00301588
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1775267 n_nop=1773546 n_act=132 n_pre=116 n_req=465 n_rd=1344 n_write=129 bw_util=0.001659
n_activity=9049 dram_eff=0.3256
bk0: 84a 1774894i bk1: 84a 1774928i bk2: 88a 1774784i bk3: 88a 1774666i bk4: 100a 1774737i bk5: 136a 1774470i bk6: 72a 1774750i bk7: 60a 1774844i bk8: 72a 1774803i bk9: 56a 1774930i bk10: 84a 1774703i bk11: 56a 1774817i bk12: 80a 1774788i bk13: 64a 1774869i bk14: 108a 1774873i bk15: 112a 1774702i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00271452
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1775267 n_nop=1773668 n_act=123 n_pre=107 n_req=433 n_rd=1248 n_write=121 bw_util=0.001542
n_activity=8223 dram_eff=0.333
bk0: 76a 1774942i bk1: 84a 1774849i bk2: 84a 1774811i bk3: 80a 1774785i bk4: 116a 1774669i bk5: 116a 1774562i bk6: 80a 1774732i bk7: 60a 1774866i bk8: 56a 1774905i bk9: 52a 1774848i bk10: 60a 1774747i bk11: 56a 1774776i bk12: 72a 1774872i bk13: 40a 1774969i bk14: 100a 1774900i bk15: 116a 1774596i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.00448271
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1775267 n_nop=1773589 n_act=130 n_pre=114 n_req=459 n_rd=1300 n_write=134 bw_util=0.001616
n_activity=9045 dram_eff=0.3171
bk0: 80a 1774920i bk1: 72a 1774933i bk2: 72a 1774950i bk3: 88a 1774720i bk4: 128a 1774357i bk5: 124a 1774537i bk6: 80a 1774748i bk7: 92a 1774676i bk8: 60a 1774852i bk9: 60a 1774854i bk10: 56a 1774784i bk11: 68a 1774758i bk12: 36a 1774971i bk13: 60a 1774855i bk14: 112a 1774812i bk15: 112a 1774703i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.00357355

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1512, Miss = 165, Miss_rate = 0.109, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 1540, Miss = 165, Miss_rate = 0.107, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[2]: Access = 1369, Miss = 154, Miss_rate = 0.112, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[3]: Access = 1436, Miss = 166, Miss_rate = 0.116, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[4]: Access = 1333, Miss = 157, Miss_rate = 0.118, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[5]: Access = 1507, Miss = 166, Miss_rate = 0.110, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[6]: Access = 1670, Miss = 173, Miss_rate = 0.104, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[7]: Access = 1464, Miss = 162, Miss_rate = 0.111, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 1576, Miss = 167, Miss_rate = 0.106, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[9]: Access = 1499, Miss = 169, Miss_rate = 0.113, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[10]: Access = 1306, Miss = 148, Miss_rate = 0.113, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[11]: Access = 1531, Miss = 163, Miss_rate = 0.106, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[12]: Access = 1474, Miss = 176, Miss_rate = 0.119, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[13]: Access = 1577, Miss = 176, Miss_rate = 0.112, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[14]: Access = 1436, Miss = 161, Miss_rate = 0.112, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[15]: Access = 1449, Miss = 165, Miss_rate = 0.114, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 1810, Miss = 172, Miss_rate = 0.095, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[17]: Access = 1507, Miss = 164, Miss_rate = 0.109, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[18]: Access = 1491, Miss = 161, Miss_rate = 0.108, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[19]: Access = 1346, Miss = 151, Miss_rate = 0.112, Pending_hits = 139, Reservation_fails = 2
L2_cache_bank[20]: Access = 1449, Miss = 156, Miss_rate = 0.108, Pending_hits = 130, Reservation_fails = 2
L2_cache_bank[21]: Access = 1456, Miss = 169, Miss_rate = 0.116, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 32738
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.1101
L2_total_cache_pending_hits = 3215
L2_total_cache_reservation_fails = 4
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21242
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3017
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4631
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26517
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6025
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=60547
icnt_total_pkts_simt_to_mem=38763
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.03761
	minimum = 6
	maximum = 51
Network latency average = 6.98918
	minimum = 6
	maximum = 41
Slowest packet = 51450
Flit latency average = 6.48462
	minimum = 6
	maximum = 40
Slowest flit = 78146
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00166905
	minimum = 0.000689435 (at node 25)
	maximum = 0.003033 (at node 7)
Accepted packet rate average = 0.00166905
	minimum = 0.000689435 (at node 25)
	maximum = 0.003033 (at node 7)
Injected flit rate average = 0.00253141
	minimum = 0.000836069 (at node 25)
	maximum = 0.00453792 (at node 34)
Accepted flit rate average= 0.00253141
	minimum = 0.00123224 (at node 25)
	maximum = 0.00536113 (at node 7)
Injected packet length average = 1.51668
Accepted packet length average = 1.51668
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.5378 (7 samples)
	minimum = 6 (7 samples)
	maximum = 94.2857 (7 samples)
Network latency average = 11.5788 (7 samples)
	minimum = 6 (7 samples)
	maximum = 65 (7 samples)
Flit latency average = 11.2313 (7 samples)
	minimum = 6 (7 samples)
	maximum = 64.1429 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.00850119 (7 samples)
	minimum = 0.00617944 (7 samples)
	maximum = 0.0134336 (7 samples)
Accepted packet rate average = 0.00850119 (7 samples)
	minimum = 0.00617944 (7 samples)
	maximum = 0.0134336 (7 samples)
Injected flit rate average = 0.0128852 (7 samples)
	minimum = 0.00620733 (7 samples)
	maximum = 0.0265156 (7 samples)
Accepted flit rate average = 0.0128852 (7 samples)
	minimum = 0.00927152 (7 samples)
	maximum = 0.0203284 (7 samples)
Injected packet size average = 1.51569 (7 samples)
Accepted packet size average = 1.51569 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 32 min, 44 sec (1964 sec)
gpgpu_simulation_rate = 4269 (inst/sec)
gpgpu_simulation_rate = 1287 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 2952
gpu_sim_insn = 1132352
gpu_ipc =     383.5881
gpu_tot_sim_cycle = 2753971
gpu_tot_sim_insn = 9517930
gpu_tot_ipc =       3.4561
gpu_tot_issued_cta = 1024
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7190
partiton_reqs_in_parallel = 64944
partiton_reqs_in_parallel_total    = 21033318
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.6610
partiton_reqs_in_parallel_util = 64944
partiton_reqs_in_parallel_util_total    = 21033318
gpu_sim_cycle_parition_util = 2952
gpu_tot_sim_cycle_parition_util    = 956067
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 6824
partiton_replys_in_parallel_total    = 32738
L2_BW  =     219.1077 GB/Sec
L2_BW_total  =       1.3616 GB/Sec
gpu_total_sim_rate=4809

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 209764
	L1I_total_cache_misses = 5451
	L1I_total_cache_miss_rate = 0.0260
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98304
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0182
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96512
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 204313
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5451
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 209764
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
212, 212, 211, 461, 356, 212, 549, 227, 212, 320, 212, 197, 212, 212, 212, 212, 206, 176, 294, 191, 191, 191, 191, 191, 191, 191, 191, 176, 191, 191, 206, 284, 191, 206, 176, 413, 176, 176, 596, 191, 191, 191, 191, 176, 191, 191, 176, 191, 320, 191, 191, 176, 176, 206, 451, 191, 176, 176, 191, 176, 206, 176, 191, 176, 
gpgpu_n_tot_thrd_icount = 12358656
gpgpu_n_tot_w_icount = 386208
gpgpu_n_stall_shd_mem = 49869
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28565
gpgpu_n_mem_write_global = 10801
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 536761
gpgpu_n_store_insn = 13481
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3145728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 43462
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1521
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:107477	W0_Idle:34411286	W0_Scoreboard:14025846	W1:65514	W2:7941	W3:1138	W4:220	W5:88	W6:11	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:311296
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 228520 {8:28565,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 432040 {40:10801,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1160648 {40:28323,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86408 {8:10801,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 176 
maxdqlatency = 0 
maxmflatency = 189201 
averagemflatency = 1885 
max_icnt2mem_latency = 188970 
max_icnt2sh_latency = 2753970 
mrq_lat_table:3457 	91 	133 	591 	225 	314 	174 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32222 	4267 	74 	91 	512 	93 	1522 	48 	186 	312 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	23250 	675 	465 	1373 	10014 	817 	97 	54 	76 	513 	93 	1522 	47 	186 	312 	67 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	24027 	2782 	1665 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1786 	8862 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	460 	34 	0 	1 	7 	8 	12 	15 	13 	15 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        16        10         5         6        14        16         9         8        11        14        14        16        16 
dram[1]:        17        16        15        16         4         4         4        12         6        16        22        21         8         8        16        16 
dram[2]:        16        16        17        15         6         6         6         8         8        12        16        12        16         8        16        16 
dram[3]:        16        16        16        16         8         6         8         8         8        12        10         2        17        10        16        16 
dram[4]:        16        16        15        15        10         8        14         4        10        12        12        16        18        13        16        16 
dram[5]:         0        16        15        15        12         6         4         8         6        18         2        12        10        13        16        10 
dram[6]:        16        16        15        15         8         6         8        20        20        10        17        23        18         8        16        16 
dram[7]:        17        16        16        14         6         5        11         8        12        12        12        10        20        19        16        16 
dram[8]:        16        16        15        14         7         6        10         6        10         8         9        11        20        16        16        16 
dram[9]:        16        16        15        16         9         5        10         6         8         8         6        17        25         8        16        16 
dram[10]:        17        16        14        14         4         8        12        10         6         6        23        12         6        11        16        16 
maximum service time to same row:
dram[0]:     61666    108480     64576    231669    198257     80383    257205    258744    156434     83418    103762    141447    118240    114410    113776     95224 
dram[1]:    333921     37864    390526      7848    143999    112156    176470    132063    198370    392977    203376     47284    119744     76119    350613     72949 
dram[2]:     48537     48437     64573    118995     79258    217261    137073    235030     84581    190550     82879     54963    259908    104269    172335     74216 
dram[3]:     64140     47914    118989     44657    137001     79922    137920    201571     89842    186402     57636    120780    105250    103511     45537    244274 
dram[4]:     11500     61049     40771     63205    290897    349304    346458    256916    185487    191458    131814    126103    102572    275025     66695     43855 
dram[5]:     11504     37882    118985    202456    176961    107588    203416    260838     88186    184008    190387    119000    199872    147171     58497     78383 
dram[6]:     11507     43341     81090      6059     43581     41016    136704    385838    350265     85138    259062     54963    167187     89893    140304     47032 
dram[7]:    118967     37884     38563     52966    233968    149345    138032    128376    189904     79858    120991     92819    144785    143706    289887     45874 
dram[8]:     87300     11507     37935     58553    114923    259498    155579    351381    151360    189822    118192     89681    147781    146352      5844    263020 
dram[9]:     63942     52950     37892     90593     82036    371072     63873     80140     65107    191454     47347     93942    131078    115018    262817    105556 
dram[10]:     52955     57374     51012     41177    142995    192940    180383    193894     84979     46676     84128     89729     92336     80273    133972    182908 
average row accesses per activate:
dram[0]:  6.333333  5.250000  6.333333  3.833333  2.866667  2.538461  2.461539  3.000000  4.285714  2.700000  2.600000  3.000000  3.833333  3.625000  8.000000  8.750000 
dram[1]:  5.000000  4.750000  3.500000  6.666667  1.950000  2.466667  1.909091  2.900000  3.000000  3.555556  3.875000  3.875000  3.142857  3.375000  8.250000  5.000000 
dram[2]:  4.750000  5.000000  6.333333  3.000000  2.187500  3.416667  2.153846  2.400000  7.000000  5.600000  3.500000  3.857143  4.000000  4.000000  6.800000  3.888889 
dram[3]:  6.666667  5.250000  3.428571  5.000000  2.800000  2.375000  2.769231  2.500000  3.125000  3.666667  3.125000  5.000000  5.000000  3.428571  4.285714  7.200000 
dram[4]:  5.500000  4.750000  5.666667  3.428571  3.200000  3.230769  2.818182  2.545455  2.666667  3.857143  3.571429  5.000000  3.555556  3.571429  5.375000  5.857143 
dram[5]: 16.000000  8.500000  4.200000  4.000000  2.785714  3.083333  2.500000  1.941176  4.800000  8.000000  3.714286  3.666667  4.000000  5.250000  7.600000  4.714286 
dram[6]:  6.000000  3.833333  4.000000  5.250000  2.916667  2.750000  2.916667  3.500000  4.375000  3.181818  5.000000  4.000000  5.000000  3.125000  4.555555  6.833333 
dram[7]:  5.250000  6.000000  5.750000  3.285714  3.000000  2.533333  3.090909  2.357143  3.800000  4.833333  3.666667  3.285714  4.285714  4.250000  4.857143  5.666667 
dram[8]:  3.500000  7.000000  3.428571  2.875000  2.384615  2.666667  2.166667  2.300000  5.166667  5.000000  2.909091  3.428571  5.428571  3.857143  6.800000  5.285714 
dram[9]:  4.750000  5.250000  3.285714  3.666667  2.785714  2.294118  2.583333  2.555556  4.000000  3.142857  5.400000  5.400000  8.000000  2.285714  6.200000  3.363636 
dram[10]:  4.200000  6.000000  5.000000  3.000000  1.720000  2.933333  2.727273  3.000000  4.166667  9.333333  5.600000  4.428571  3.000000  4.333333  4.375000  5.000000 
average row locality = 5000/1380 = 3.623188
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        20        18        22        31        26        22        23        17        17        16        15        13        16        29        26 
dram[1]:        19        19        20        19        31        27        16        19        12        20        18        16        13        16        25        30 
dram[2]:        19        20        18        23        27        29        21        23        11        17        16        15        19        11        26        28 
dram[3]:        20        21        24        20        31        29        24        20        16        20        16        11        16        14        26        27 
dram[4]:        22        19        17        23        25        30        20        19        16        16        15        18        19        14        33        30 
dram[5]:        16        17        20        20        28        29        13        23        14        17        15        19        14        12        28        26 
dram[6]:        18        23        19        19        28        26        23        22        23        22        13        17        20        16        32        31 
dram[7]:        20        18        21        22        30        29        20        22        11        16        13        14        18        18        28        26 
dram[8]:        21        21        22        22        25        34        18        15        18        14        21        14        20        16        27        28 
dram[9]:        19        21        21        20        29        29        20        15        14        13        15        14        18        10        25        29 
dram[10]:        20        18        18        22        32        31        20        23        15        15        14        17         9        15        28        28 
total reads: 3606
bank skew: 34/9 = 3.78
chip skew: 352/311 = 1.13
number of total write accesses:
dram[0]:         0         1         1         1        12         7        10        10        13        10        10         9        10        13        11         9 
dram[1]:         1         0         1         1         8        10         5        10         9        12        13        15         9        11         8        10 
dram[2]:         0         0         1         1         8        12         7        13        10        11        12        12        13         9         8         7 
dram[3]:         0         0         0         0        11         9        12        10         9        13         9         9        14        10         4         9 
dram[4]:         0         0         0         1         7        12        11         9         8        11        10        12        13        11        10        11 
dram[5]:         0         0         1         0        11         8         7        10        10        15        11        14        10         9        10         7 
dram[6]:         0         0         1         2         7         7        12        13        12        13        12        15        15         9         9        10 
dram[7]:         1         0         2         1        12         9        14        11         8        13         9         9        12        16         6         8 
dram[8]:         0         0         2         1         6        14         8         8        13        11        11        10        18        11         7         9 
dram[9]:         0         0         2         2        10        10        11         8        10         9        12        13        14         6         6         8 
dram[10]:         1         0         2         2        11        13        10        13        10        13        14        14         6        11         7         7 
total reads: 1394
min_bank_accesses = 0!
chip skew: 137/119 = 1.15
average mf latency per bank:
dram[0]:      20569     27798      5538     27075       805      5504      3001     13014     14981     38341     24981     36501     16247     18917     14741     17335
dram[1]:      25653     23816      5086      4802     15860     10736      9647      3442      8877      7326     29555     22375      6324      6501     19637     16327
dram[2]:      15859     19256     11293     14402      6737      1457     11414      4219      8396     21331     33391     27732      7100     10191     24081     19649
dram[3]:      19283     14684      9189      4276      8826      3925     20298     17586     19848     21371     31642     20527     12800     16680     20821     18007
dram[4]:      13665     18514      4110      5269      1778      1215      9253      6034     20694     17236     15092     35292     21509     16233     17458     15647
dram[5]:      14986     13559      9096      7697      7649      1552      3054     16598     11565     12301     46630     32520     20963      7530     17027     21076
dram[6]:      15427     11632     10667      4113      1790      1404      6518      1524     11047     22673     21329     33317      6980     26397     19083     15364
dram[7]:      32235     17496      9036      6463      1215      2117     18027     12760     28389      5336     21524     18793     10965     17024     20586     19009
dram[8]:      19148     13002      4084      7140      7042      7022      3833       767     22619      7779     20726     22051     12302      3811     18804     17936
dram[9]:      16695     18307      3629      4009      8119       969      8577      4462     17390     25363     48564     32053      9008     17692     28910     25259
dram[10]:      23361     17098      3164      3517      9031      2772     17990      6165     28946      8593     41618     27502      8190      7333     25579     31054
maximum mf latency per bank:
dram[0]:      72600    138525     15926    146476       359     78802     34634    118423    187631    188454     91955    137013    108838    108845     10678     10711
dram[1]:      74594     72670     32508     10878    137775    122926     97283     48012    131938     85223     97012     89360     85403     87900     10663     27966
dram[2]:      10675     64015    118503    137777    118498     10788     97293     97297     70363    182595    108819     97042    110727    107152    118675     72561
dram[3]:      64056     10638    118390     10664    137774     78804    181161    150862    188832    184302     89299     89394    107170    108825     10637     17656
dram[4]:      10636     64012       439     32469     11647     10883    134021     48117    166236    151710     88547    107289    108827    118434     72656     10664
dram[5]:      10633     10644    118610     63899    134218     10800     48036    134230    132362    189201    137662    108836    107318     87745     24177     70713
dram[6]:      10638     10619     74597     10711     10870     10873     97343     34643     97435    184294     88931     97046     89230    102102     72588     10665
dram[7]:     118723     63987     63991     64003     10724     10755    179667    134133    189005     83031     88007     88242    102097     98101     64026     10663
dram[8]:      72525     10627     10745     63859    118322    134135     47966       358    183076    182263    118788    108823     89335     86199     10631     16032
dram[9]:      64048     64045     10695     17637    134223      1718    144381     83027    153294    182842    137658     89389     97036    107169    109056    104965
dram[10]:      74599     63901       416     10728    137773     78798    183363    150424    182036     82871    107272    108831     70731     87688    109055    109056
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1780747 n_nop=1779062 n_act=127 n_pre=111 n_req=457 n_rd=1320 n_write=127 bw_util=0.001625
n_activity=8547 dram_eff=0.3386
bk0: 76a 1780497i bk1: 80a 1780412i bk2: 72a 1780455i bk3: 88a 1780239i bk4: 124a 1780073i bk5: 104a 1780201i bk6: 88a 1780196i bk7: 92a 1780187i bk8: 68a 1780267i bk9: 68a 1780251i bk10: 64a 1780115i bk11: 60a 1780162i bk12: 52a 1780280i bk13: 64a 1780240i bk14: 116a 1780288i bk15: 104a 1780264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00307399
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1780747 n_nop=1779096 n_act=132 n_pre=116 n_req=443 n_rd=1280 n_write=123 bw_util=0.001576
n_activity=8724 dram_eff=0.3216
bk0: 76a 1780436i bk1: 76a 1780386i bk2: 80a 1780369i bk3: 76a 1780368i bk4: 124a 1779990i bk5: 108a 1780115i bk6: 64a 1780249i bk7: 76a 1780252i bk8: 48a 1780411i bk9: 80a 1780266i bk10: 72a 1780131i bk11: 64a 1780201i bk12: 52a 1780352i bk13: 64a 1780344i bk14: 100a 1780388i bk15: 120a 1780110i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.00436502
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1780747 n_nop=1779097 n_act=125 n_pre=109 n_req=447 n_rd=1292 n_write=124 bw_util=0.00159
n_activity=8548 dram_eff=0.3313
bk0: 76a 1780449i bk1: 80a 1780366i bk2: 72a 1780409i bk3: 92a 1780195i bk4: 108a 1780123i bk5: 116a 1780138i bk6: 84a 1780205i bk7: 92a 1780111i bk8: 44a 1780449i bk9: 68a 1780363i bk10: 64a 1780202i bk11: 60a 1780260i bk12: 76a 1780289i bk13: 44a 1780446i bk14: 104a 1780342i bk15: 112a 1780149i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.00415612
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1780747 n_nop=1779048 n_act=128 n_pre=112 n_req=454 n_rd=1340 n_write=119 bw_util=0.001639
n_activity=8779 dram_eff=0.3324
bk0: 80a 1780480i bk1: 84a 1780374i bk2: 96a 1780303i bk3: 80a 1780285i bk4: 124a 1780040i bk5: 116a 1780055i bk6: 96a 1780086i bk7: 80a 1780187i bk8: 64a 1780347i bk9: 80a 1780205i bk10: 64a 1780240i bk11: 44a 1780323i bk12: 64a 1780305i bk13: 56a 1780335i bk14: 104a 1780341i bk15: 108a 1780236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00365633
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1780747 n_nop=1779047 n_act=123 n_pre=107 n_req=462 n_rd=1344 n_write=126 bw_util=0.001651
n_activity=8749 dram_eff=0.336
bk0: 88a 1780417i bk1: 76a 1780386i bk2: 68a 1780449i bk3: 92a 1780206i bk4: 100a 1780301i bk5: 120a 1780134i bk6: 80a 1780227i bk7: 76a 1780249i bk8: 64a 1780308i bk9: 64a 1780249i bk10: 60a 1780244i bk11: 72a 1780109i bk12: 76a 1780158i bk13: 56a 1780298i bk14: 132a 1780174i bk15: 120a 1780126i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.00492434
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1780747 n_nop=1779174 n_act=111 n_pre=95 n_req=434 n_rd=1244 n_write=123 bw_util=0.001535
n_activity=8199 dram_eff=0.3335
bk0: 64a 1780550i bk1: 68a 1780449i bk2: 80a 1780348i bk3: 80a 1780280i bk4: 112a 1780140i bk5: 116a 1780182i bk6: 52a 1780393i bk7: 92a 1780076i bk8: 56a 1780383i bk9: 68a 1780359i bk10: 60a 1780214i bk11: 76a 1780147i bk12: 56a 1780287i bk13: 48a 1780392i bk14: 112a 1780335i bk15: 104a 1780235i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00403819
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1780747 n_nop=1778966 n_act=126 n_pre=110 n_req=489 n_rd=1408 n_write=137 bw_util=0.001735
n_activity=8974 dram_eff=0.3443
bk0: 72a 1780506i bk1: 92a 1780329i bk2: 76a 1780355i bk3: 76a 1780263i bk4: 112a 1780213i bk5: 104a 1780166i bk6: 92a 1780152i bk7: 88a 1780187i bk8: 92a 1780235i bk9: 88a 1780175i bk10: 52a 1780240i bk11: 68a 1780091i bk12: 80a 1780168i bk13: 64a 1780270i bk14: 128a 1780182i bk15: 124a 1780139i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.00694484
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1780747 n_nop=1779080 n_act=124 n_pre=108 n_req=457 n_rd=1304 n_write=131 bw_util=0.001612
n_activity=8679 dram_eff=0.3307
bk0: 80a 1780420i bk1: 72a 1780392i bk2: 84a 1780377i bk3: 88a 1780200i bk4: 120a 1780097i bk5: 116a 1780098i bk6: 80a 1780196i bk7: 88a 1780153i bk8: 44a 1780412i bk9: 64a 1780343i bk10: 52a 1780306i bk11: 56a 1780285i bk12: 72a 1780312i bk13: 72a 1780212i bk14: 112a 1780288i bk15: 104a 1780232i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0030066
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1780747 n_nop=1779026 n_act=132 n_pre=116 n_req=465 n_rd=1344 n_write=129 bw_util=0.001654
n_activity=9049 dram_eff=0.3256
bk0: 84a 1780374i bk1: 84a 1780408i bk2: 88a 1780264i bk3: 88a 1780146i bk4: 100a 1780217i bk5: 136a 1779950i bk6: 72a 1780230i bk7: 60a 1780324i bk8: 72a 1780283i bk9: 56a 1780410i bk10: 84a 1780183i bk11: 56a 1780297i bk12: 80a 1780268i bk13: 64a 1780349i bk14: 108a 1780353i bk15: 112a 1780182i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00270617
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1780747 n_nop=1779148 n_act=123 n_pre=107 n_req=433 n_rd=1248 n_write=121 bw_util=0.001538
n_activity=8223 dram_eff=0.333
bk0: 76a 1780422i bk1: 84a 1780329i bk2: 84a 1780291i bk3: 80a 1780265i bk4: 116a 1780149i bk5: 116a 1780042i bk6: 80a 1780212i bk7: 60a 1780346i bk8: 56a 1780385i bk9: 52a 1780328i bk10: 60a 1780227i bk11: 56a 1780256i bk12: 72a 1780352i bk13: 40a 1780449i bk14: 100a 1780380i bk15: 116a 1780076i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.00446891
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1780747 n_nop=1779069 n_act=130 n_pre=114 n_req=459 n_rd=1300 n_write=134 bw_util=0.001611
n_activity=9045 dram_eff=0.3171
bk0: 80a 1780400i bk1: 72a 1780413i bk2: 72a 1780430i bk3: 88a 1780200i bk4: 128a 1779837i bk5: 124a 1780017i bk6: 80a 1780228i bk7: 92a 1780156i bk8: 60a 1780332i bk9: 60a 1780334i bk10: 56a 1780264i bk11: 68a 1780238i bk12: 36a 1780451i bk13: 60a 1780335i bk14: 112a 1780292i bk15: 112a 1780183i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.00356255

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1769, Miss = 165, Miss_rate = 0.093, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 1803, Miss = 165, Miss_rate = 0.092, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[2]: Access = 1628, Miss = 154, Miss_rate = 0.095, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[3]: Access = 1697, Miss = 166, Miss_rate = 0.098, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[4]: Access = 1569, Miss = 157, Miss_rate = 0.100, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[5]: Access = 1768, Miss = 166, Miss_rate = 0.094, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[6]: Access = 1930, Miss = 173, Miss_rate = 0.090, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[7]: Access = 1722, Miss = 162, Miss_rate = 0.094, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 1835, Miss = 167, Miss_rate = 0.091, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[9]: Access = 1767, Miss = 169, Miss_rate = 0.096, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[10]: Access = 1559, Miss = 148, Miss_rate = 0.095, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[11]: Access = 1802, Miss = 163, Miss_rate = 0.090, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[12]: Access = 1735, Miss = 176, Miss_rate = 0.101, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[13]: Access = 1821, Miss = 176, Miss_rate = 0.097, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[14]: Access = 1682, Miss = 161, Miss_rate = 0.096, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[15]: Access = 1711, Miss = 165, Miss_rate = 0.096, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 3257, Miss = 172, Miss_rate = 0.053, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[17]: Access = 1778, Miss = 164, Miss_rate = 0.092, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[18]: Access = 1745, Miss = 161, Miss_rate = 0.092, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[19]: Access = 1594, Miss = 151, Miss_rate = 0.095, Pending_hits = 139, Reservation_fails = 2
L2_cache_bank[20]: Access = 1681, Miss = 156, Miss_rate = 0.093, Pending_hits = 130, Reservation_fails = 2
L2_cache_bank[21]: Access = 1709, Miss = 169, Miss_rate = 0.099, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 39562
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.0911
L2_total_cache_pending_hits = 3215
L2_total_cache_reservation_fails = 4
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23290
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3017
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9407
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28565
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10801
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=69419
icnt_total_pkts_simt_to_mem=50363
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 63.9103
	minimum = 6
	maximum = 582
Network latency average = 35.0214
	minimum = 6
	maximum = 338
Slowest packet = 68125
Flit latency average = 42.6549
	minimum = 6
	maximum = 337
Slowest flit = 108741
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0462487
	minimum = 0.0338868 (at node 3)
	maximum = 0.245171 (at node 44)
Accepted packet rate average = 0.0462487
	minimum = 0.0338868 (at node 3)
	maximum = 0.245171 (at node 44)
Injected flit rate average = 0.0693731
	minimum = 0.0548966 (at node 48)
	maximum = 0.260759 (at node 44)
Accepted flit rate average= 0.0693731
	minimum = 0.0447306 (at node 3)
	maximum = 0.474754 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.7094 (8 samples)
	minimum = 6 (8 samples)
	maximum = 155.25 (8 samples)
Network latency average = 14.5091 (8 samples)
	minimum = 6 (8 samples)
	maximum = 99.125 (8 samples)
Flit latency average = 15.1592 (8 samples)
	minimum = 6 (8 samples)
	maximum = 98.25 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0132196 (8 samples)
	minimum = 0.00964287 (8 samples)
	maximum = 0.0424008 (8 samples)
Accepted packet rate average = 0.0132196 (8 samples)
	minimum = 0.00964287 (8 samples)
	maximum = 0.0424008 (8 samples)
Injected flit rate average = 0.0199462 (8 samples)
	minimum = 0.0122935 (8 samples)
	maximum = 0.0557961 (8 samples)
Accepted flit rate average = 0.0199462 (8 samples)
	minimum = 0.0137039 (8 samples)
	maximum = 0.0771316 (8 samples)
Injected packet size average = 1.50883 (8 samples)
Accepted packet size average = 1.50883 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 32 min, 59 sec (1979 sec)
gpgpu_simulation_rate = 4809 (inst/sec)
gpgpu_simulation_rate = 1391 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 77364
gpu_sim_insn = 1536501
gpu_ipc =      19.8607
gpu_tot_sim_cycle = 3058557
gpu_tot_sim_insn = 11054431
gpu_tot_ipc =       3.6143
gpu_tot_issued_cta = 1152
max_total_param_size = 0
gpu_stall_dramfull = 4497
gpu_stall_icnt2sh    = 53472
partiton_reqs_in_parallel = 1697667
partiton_reqs_in_parallel_total    = 21098262
partiton_level_parallism =      21.9439
partiton_level_parallism_total  =       7.4532
partiton_reqs_in_parallel_util = 1697667
partiton_reqs_in_parallel_util_total    = 21098262
gpu_sim_cycle_parition_util = 77364
gpu_tot_sim_cycle_parition_util    = 959019
partiton_level_parallism_util =      21.9439
partiton_level_parallism_util_total  =      21.9957
partiton_replys_in_parallel = 78534
partiton_replys_in_parallel_total    = 39562
L2_BW  =      96.2174 GB/Sec
L2_BW_total  =       3.6598 GB/Sec
gpu_total_sim_rate=5077

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 347940
	L1I_total_cache_misses = 5451
	L1I_total_cache_miss_rate = 0.0157
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 112640
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0159
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 110848
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 342489
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5451
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 112640
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 347940
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
443, 469, 234, 680, 498, 472, 793, 472, 395, 655, 235, 401, 354, 458, 235, 235, 411, 199, 436, 214, 410, 333, 214, 214, 214, 359, 214, 396, 385, 452, 229, 307, 515, 229, 407, 721, 370, 499, 868, 436, 214, 373, 500, 343, 358, 214, 396, 489, 343, 411, 214, 537, 199, 528, 474, 306, 370, 199, 474, 199, 229, 199, 214, 397, 
gpgpu_n_tot_thrd_icount = 20818624
gpgpu_n_tot_w_icount = 650582
gpgpu_n_stall_shd_mem = 84316
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 84605
gpgpu_n_mem_write_global = 33295
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 663477
gpgpu_n_store_insn = 36605
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3604480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 77534
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1896
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:130801	W0_Idle:35841644	W0_Scoreboard:15866293	W1:223240	W2:59062	W3:12712	W4:2517	W5:703	W6:92	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:352256
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 676840 {8:84605,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1331800 {40:33295,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3762312 {40:79407,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 266360 {8:33295,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 237 
maxdqlatency = 0 
maxmflatency = 189201 
averagemflatency = 804 
max_icnt2mem_latency = 188970 
max_icnt2sh_latency = 3058519 
mrq_lat_table:6458 	174 	255 	1016 	579 	531 	498 	218 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	106062 	8317 	175 	91 	512 	228 	1648 	298 	218 	312 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	75214 	7567 	10450 	4383 	15483 	1426 	155 	54 	76 	513 	228 	1648 	297 	218 	312 	67 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	58547 	12245 	13195 	646 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1786 	31356 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	587 	36 	1 	4 	7 	10 	14 	16 	13 	15 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        16        10         5        12        14        16        16        14        17        14        14        16        16 
dram[1]:        17        16        15        16        17         8        21        12        14        16        22        21        12         8        16        16 
dram[2]:        16        16        17        15         9        12        17         8        12        12        16        12        16        12        16        16 
dram[3]:        16        16        16        16        10        10        10         8         8        12        14        16        17        12        16        16 
dram[4]:        16        16        15        15        19         8        14         8        18        12        13        16        18        13        16        16 
dram[5]:        16        16        15        15        12         8        12         8        12        18        17        12        13        13        16        10 
dram[6]:        16        16        15        15        12        19         8        20        20        10        17        23        18        16        16        16 
dram[7]:        17        16        16        14        12         8        11        13        16        12        14        14        20        19        16        16 
dram[8]:        16        16        15        14        20         8        17         9        10        14        10        11        20        16        16        16 
dram[9]:        16        16        15        16        10        12        10        16        10        15        17        17        25        14        16        16 
dram[10]:        17        16        14        14        10         8        12        10        14        20        23        12        17        11        16        16 
maximum service time to same row:
dram[0]:     61666    108480     64576    231669    198257     80383    257205    258744    156434     83418    103762    141447    118240    114410    113776     95224 
dram[1]:    333921     37864    390526     23669    143999    112156    176470    132063    198370    392977    203376     47284    119744     76119    350613     72949 
dram[2]:     48537     48437     64573    118995     79258    217261    137073    235030     84581    190550     82879     54963    259908    104269    172335     74216 
dram[3]:     64140     47914    118989     44657    137001     79922    137920    201571     89842    186402     57636    120780    105250    103511     45537    244274 
dram[4]:     27031     61049     40771     63205    290897    349304    346458    256916    185487    191458    131814    126103    102572    275025     66695     43855 
dram[5]:     30626     37882    118985    202456    176961    107588    203416    260838     88186    184008    190387    119000    199872    147171     58497     78383 
dram[6]:     31319     43341     81090     34492     43581     41016    136704    385838    350265     85138    259062     54963    167187     89893    140304     47032 
dram[7]:    118967     37884     38563     52966    233968    149345    138032    128376    189904     79858    120991     92819    144785    143706    289887     45874 
dram[8]:     87300     31305     37935     58553    114923    259498    155579    351381    151360    189822    118192     89681    147781    146352      5844    263020 
dram[9]:     63942     52950     37892     90593     82036    371072     63873     80140     65107    191454     47347     93942    131078    115018    262817    105556 
dram[10]:     52955     57374     51012     41177    142995    192940    180383    193894     84979     49077     84128     89729     92336     80273    133972    182908 
average row accesses per activate:
dram[0]:  4.000000  2.916667  3.181818  2.785714  3.047619  3.388889  2.954545  3.100000  3.666667  3.526316  3.050000  3.200000  3.100000  3.411765  3.928571  3.800000 
dram[1]:  4.000000  3.700000  2.428571  3.900000  2.592592  2.592592  3.523809  2.739130  4.000000  3.684211  2.863636  3.150000  3.166667  3.055556  4.833333  3.625000 
dram[2]:  4.500000  3.545455  3.166667  2.750000  2.692308  2.913043  2.583333  2.750000  4.000000  3.928571  3.722222  2.956522  3.800000  4.833333  3.687500  3.812500 
dram[3]:  4.500000  3.272727  2.352941  3.300000  2.840000  2.695652  3.238095  2.791667  3.000000  3.277778  3.250000  3.666667  2.789474  3.294118  3.529412  3.733333 
dram[4]:  2.909091  3.500000  3.083333  2.857143  3.722222  2.916667  2.761905  2.681818  3.647059  3.428571  3.176471  3.333333  3.350000  3.210526  4.285714  4.000000 
dram[5]:  3.857143  4.428571  2.692308  3.636364  2.956522  3.473684  3.277778  2.214286  4.250000  4.923077  3.100000  3.095238  3.055556  3.812500  4.250000  3.437500 
dram[6]:  3.400000  3.166667  3.076923  3.400000  3.400000  3.526316  3.000000  3.166667  3.933333  3.684211  3.705882  3.625000  3.687500  3.411765  3.421053  4.066667 
dram[7]:  3.555556  4.500000  3.416667  2.857143  2.913043  2.826087  3.000000  3.047619  4.375000  4.357143  3.687500  4.000000  3.666667  2.950000  3.142857  4.333333 
dram[8]:  3.090909  5.142857  2.785714  2.047619  3.380952  2.689655  3.526316  2.461539  3.294118  4.571429  2.750000  2.850000  4.125000  3.750000  5.000000  3.263158 
dram[9]:  3.500000  3.250000  2.538461  2.266667  3.047619  2.956522  2.818182  3.210526  3.750000  3.866667  4.266667  4.000000  5.700000  3.500000  3.866667  3.411765 
dram[10]:  3.083333  4.111111  3.000000  2.533333  2.125000  3.000000  2.956522  2.680000  3.687500  4.461538  4.000000  3.473684  3.000000  3.785714  3.277778  3.055556 
average row locality = 9729/2955 = 3.292386
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        40        34        33        37        48        46        49        46        39        48        43        46        46        40        43        45 
dram[1]:        31        37        33        38        53        53        57        47        48        53        45        42        41        38        47        46 
dram[2]:        36        39        36        32        53        50        45        50        43        39        48        50        40        42        47        49 
dram[3]:        36        36        38        32        53        46        51        51        47        42        49        39        36        40        48        44 
dram[4]:        32        35        36        39        50        54        42        43        44        32        37        45        49        44        46        44 
dram[5]:        27        31        34        39        52        50        43        46        35        48        44        46        37        45        39        43 
dram[6]:        34        38        39        32        52        50        50        41        43        53        46        39        43        41        53        48 
dram[7]:        31        27        39        38        50        49        43        45        54        45        43        40        39        40        53        41 
dram[8]:        34        36        37        41        54        62        50        46        40        45        49        39        44        43        43        51 
dram[9]:        35        39        31        31        48        52        46        43        43        41        47        41        40        45        47        45 
dram[10]:        36        37        37        36        52        44        51        50        43        42        45        47        40        35        48        44 
total reads: 7564
bank skew: 62/27 = 2.30
chip skew: 714/659 = 1.08
number of total write accesses:
dram[0]:         0         1         2         2        16        15        16        16        16        19        18        18        16        18        12        12 
dram[1]:         1         0         1         1        17        17        17        16        16        17        18        21        16        17        11        12 
dram[2]:         0         0         2         1        17        17        17        16        17        16        19        18        17        16        12        12 
dram[3]:         0         0         2         1        18        16        17        16        16        17        16        16        17        16        12        12 
dram[4]:         0         0         1         1        17        16        16        16        18        16        17        15        18        17        14        12 
dram[5]:         0         0         1         1        16        16        16        16        16        16        18        19        18        16        12        12 
dram[6]:         0         0         1         2        16        17        16        16        16        17        17        19        16        17        12        13 
dram[7]:         1         0         2         2        17        16        17        19        16        16        16        16        16        19        13        11 
dram[8]:         0         0         2         2        17        16        17        18        16        19        17        18        22        17        12        11 
dram[9]:         0         0         2         3        16        16        16        18        17        17        17        19        17        18        11        13 
dram[10]:         1         0         2         2        16        16        17        17        16        16        19        19        17        18        11        11 
total reads: 2165
min_bank_accesses = 0!
chip skew: 204/192 = 1.06
average mf latency per bank:
dram[0]:      14549     20705      7308     19220      2201      4572      3537      8949     10490     17989     11860     15224      7952     11017     12336     12276
dram[1]:      19680     15806      5911      7256     10628      7178      5510      3193      4758      6749     15654     12584      4536      4710     12905     12658
dram[2]:      12091     15356     11292     13855      4913      2945      6511      5242      5818     12259     15477     12731      5858      5413     14893     12941
dram[3]:      15122     12548      7923      6301      6955      4204     12667      9814      9349     13569     13272      9451      8811      8961     11299     13042
dram[4]:      16799     14529      7682      6672      2433      2563      6913      4283     10542     10933      8512     20002     12141      8214     13484     12421
dram[5]:      13102     13382      8924      8824      6351      2650      2877     10442      6872     10399     21405     17753     10703      4603     13527     13637
dram[6]:      13616      9931      9145      5648      2329      2556      5819      2642      9219     15178      9986     19814      6129     12755     13046     11728
dram[7]:      24065     13499      9671      7336      2582      2943     11682      8026     10095      5209     10536      9342      7690     11502     11546     14030
dram[8]:      16524     11249      6510      7759      4827      5990      3901      2065     15327      5814     11917     10415      8809      3756     12625     12703
dram[9]:      15260     14650      4823      7085      6501      2055      6271      4505      9921     11659     21975     15713      7139      6382     16517     17067
dram[10]:      17833     12675      5141      4776      7313      3749     11681      6793     15244      7391     20146     14421      3275      5492     16671     20749
maximum mf latency per bank:
dram[0]:      72600    138525     26205    146476       535     78802     34634    118423    187631    188454     91955    137013    108838    108845     31606     31583
dram[1]:      74594     72670     32508     26253    137775    122926     97283     48012    131938     85223     97012     89360     85403     87900     31589     31573
dram[2]:      36188     64015    118503    137777    118498     10788     97293     97297     70363    182595    108819     97042    110727    107152    118675     72561
dram[3]:      64056     36190    118390     26313    137774     78804    181161    150862    188832    184302     89299     89394    107170    108825     10637     31564
dram[4]:      36184     64012     36226     32469     11647     10883    134021     48117    166236    151710     88547    107289    108827    118434     72656     10664
dram[5]:      31753     36180    118610     63899    134218     10800     48036    134230    132362    189201    137662    108836    107318     87745     24177     70713
dram[6]:      36150     31738     74597     36158     10870     10873     97343     34643     97435    184294     88931     97046     89230    102102     72588     31726
dram[7]:     118723     63987     63991     64003     10724     10755    179667    134133    189005     83031     88007     88242    102097     98101     64026     31584
dram[8]:      72525     36224     26181     63859    118322    134135     47966     23199    183076    182263    118788    108823     89335     86199     10631     31589
dram[9]:      64048     64045     10695     36215    134223      1718    144381     83027    153294    182842    137658     89389     97036    107169    109056    104965
dram[10]:      74599     63901     26409     26134    137773     78798    183363    150424    182036     82871    107272    108831     70731     87688    109055    109056
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1924399 n_nop=1920948 n_act=269 n_pre=253 n_req=880 n_rd=2732 n_write=197 bw_util=0.003044
n_activity=13930 dram_eff=0.4205
bk0: 160a 1923311i bk1: 136a 1923284i bk2: 132a 1923342i bk3: 148a 1923005i bk4: 192a 1922763i bk5: 184a 1922833i bk6: 196a 1922972i bk7: 184a 1923015i bk8: 156a 1923015i bk9: 192a 1922761i bk10: 172a 1922774i bk11: 184a 1922697i bk12: 184a 1922920i bk13: 160a 1923025i bk14: 172a 1923184i bk15: 180a 1923027i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.0112248
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1924399 n_nop=1920819 n_act=281 n_pre=265 n_req=907 n_rd=2836 n_write=198 bw_util=0.003153
n_activity=15007 dram_eff=0.4043
bk0: 124a 1923468i bk1: 148a 1923173i bk2: 132a 1923164i bk3: 152a 1923278i bk4: 212a 1922699i bk5: 212a 1922447i bk6: 228a 1922522i bk7: 188a 1922587i bk8: 192a 1922618i bk9: 212a 1922446i bk10: 180a 1922466i bk11: 168a 1922647i bk12: 164a 1923209i bk13: 152a 1923159i bk14: 188a 1923261i bk15: 184a 1923057i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.0136988
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1924399 n_nop=1920884 n_act=269 n_pre=253 n_req=896 n_rd=2796 n_write=197 bw_util=0.003111
n_activity=14413 dram_eff=0.4153
bk0: 144a 1923425i bk1: 156a 1923139i bk2: 144a 1923010i bk3: 128a 1923272i bk4: 212a 1922561i bk5: 200a 1922441i bk6: 180a 1922720i bk7: 200a 1922538i bk8: 172a 1922905i bk9: 156a 1922941i bk10: 192a 1922698i bk11: 200a 1922526i bk12: 160a 1923201i bk13: 168a 1923217i bk14: 188a 1922994i bk15: 196a 1922828i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.0132062
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1924399 n_nop=1920909 n_act=281 n_pre=265 n_req=880 n_rd=2752 n_write=192 bw_util=0.00306
n_activity=14870 dram_eff=0.396
bk0: 144a 1923603i bk1: 144a 1923492i bk2: 152a 1923042i bk3: 128a 1923374i bk4: 212a 1922769i bk5: 184a 1923028i bk6: 204a 1922904i bk7: 204a 1922618i bk8: 188a 1922735i bk9: 168a 1922754i bk10: 196a 1922599i bk11: 156a 1922808i bk12: 144a 1923080i bk13: 160a 1923159i bk14: 192a 1922979i bk15: 176a 1923094i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00988464
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1924399 n_nop=1921003 n_act=265 n_pre=249 n_req=866 n_rd=2688 n_write=194 bw_util=0.002995
n_activity=14530 dram_eff=0.3967
bk0: 128a 1923574i bk1: 140a 1923454i bk2: 144a 1923415i bk3: 156a 1923224i bk4: 200a 1923069i bk5: 216a 1922843i bk6: 168a 1923102i bk7: 172a 1922967i bk8: 176a 1922978i bk9: 128a 1923105i bk10: 148a 1923135i bk11: 180a 1922826i bk12: 196a 1922876i bk13: 176a 1922860i bk14: 184a 1923235i bk15: 176a 1923092i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.0115304
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1924399 n_nop=1921078 n_act=254 n_pre=238 n_req=852 n_rd=2636 n_write=193 bw_util=0.00294
n_activity=13878 dram_eff=0.4077
bk0: 108a 1923803i bk1: 124a 1923701i bk2: 136a 1923378i bk3: 156a 1923265i bk4: 208a 1922894i bk5: 200a 1923090i bk6: 172a 1923074i bk7: 184a 1922833i bk8: 140a 1923146i bk9: 192a 1922958i bk10: 176a 1922592i bk11: 184a 1922868i bk12: 148a 1923146i bk13: 180a 1923011i bk14: 156a 1923349i bk15: 172a 1923099i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00813033
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1924399 n_nop=1920896 n_act=258 n_pre=242 n_req=897 n_rd=2808 n_write=195 bw_util=0.003121
n_activity=14142 dram_eff=0.4247
bk0: 136a 1923560i bk1: 152a 1923302i bk2: 156a 1923150i bk3: 128a 1923140i bk4: 208a 1922908i bk5: 200a 1922855i bk6: 200a 1922832i bk7: 164a 1922948i bk8: 172a 1923191i bk9: 212a 1922865i bk10: 184a 1922882i bk11: 156a 1923037i bk12: 172a 1923035i bk13: 164a 1922979i bk14: 212a 1922941i bk15: 192a 1922905i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0135299
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1924399 n_nop=1920998 n_act=256 n_pre=240 n_req=874 n_rd=2708 n_write=197 bw_util=0.003019
n_activity=14498 dram_eff=0.4007
bk0: 124a 1923382i bk1: 108a 1923396i bk2: 156a 1923312i bk3: 152a 1922939i bk4: 200a 1922736i bk5: 196a 1922931i bk6: 172a 1922911i bk7: 180a 1922809i bk8: 216a 1922642i bk9: 180a 1922921i bk10: 172a 1922604i bk11: 160a 1922882i bk12: 156a 1923130i bk13: 160a 1923049i bk14: 212a 1922976i bk15: 164a 1923133i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.0115485
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1924399 n_nop=1920785 n_act=285 n_pre=269 n_req=918 n_rd=2856 n_write=204 bw_util=0.00318
n_activity=15151 dram_eff=0.4039
bk0: 136a 1923554i bk1: 144a 1923472i bk2: 148a 1923234i bk3: 164a 1922845i bk4: 216a 1922887i bk5: 248a 1922487i bk6: 200a 1922727i bk7: 184a 1922561i bk8: 160a 1923018i bk9: 180a 1922805i bk10: 196a 1922787i bk11: 156a 1922787i bk12: 176a 1923162i bk13: 172a 1922990i bk14: 172a 1923297i bk15: 204a 1922819i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.00915507
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1924399 n_nop=1921007 n_act=256 n_pre=240 n_req=874 n_rd=2696 n_write=200 bw_util=0.00301
n_activity=14180 dram_eff=0.4085
bk0: 140a 1923423i bk1: 156a 1923136i bk2: 124a 1923112i bk3: 124a 1923137i bk4: 192a 1923071i bk5: 208a 1922786i bk6: 184a 1922854i bk7: 172a 1922877i bk8: 172a 1923256i bk9: 164a 1922938i bk10: 188a 1922679i bk11: 164a 1922674i bk12: 160a 1923256i bk13: 180a 1922802i bk14: 188a 1923073i bk15: 180a 1923032i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.0119087
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1924399 n_nop=1920905 n_act=282 n_pre=266 n_req=885 n_rd=2748 n_write=198 bw_util=0.003062
n_activity=15075 dram_eff=0.3908
bk0: 144a 1923432i bk1: 148a 1923410i bk2: 148a 1923347i bk3: 144a 1923138i bk4: 208a 1922588i bk5: 176a 1922952i bk6: 204a 1922897i bk7: 200a 1922909i bk8: 172a 1923161i bk9: 168a 1923190i bk10: 180a 1923124i bk11: 188a 1922891i bk12: 160a 1923165i bk13: 140a 1923300i bk14: 192a 1923272i bk15: 176a 1923164i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.00920287

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5402, Miss = 341, Miss_rate = 0.063, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[1]: Access = 5214, Miss = 342, Miss_rate = 0.066, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[2]: Access = 5320, Miss = 355, Miss_rate = 0.067, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[3]: Access = 5294, Miss = 354, Miss_rate = 0.067, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[4]: Access = 5166, Miss = 348, Miss_rate = 0.067, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[5]: Access = 5519, Miss = 351, Miss_rate = 0.064, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[6]: Access = 5497, Miss = 358, Miss_rate = 0.065, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[7]: Access = 5140, Miss = 330, Miss_rate = 0.064, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[8]: Access = 5319, Miss = 336, Miss_rate = 0.063, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[9]: Access = 5257, Miss = 336, Miss_rate = 0.064, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[10]: Access = 4820, Miss = 311, Miss_rate = 0.065, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[11]: Access = 5477, Miss = 348, Miss_rate = 0.064, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[12]: Access = 5447, Miss = 360, Miss_rate = 0.066, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[13]: Access = 5332, Miss = 342, Miss_rate = 0.064, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[14]: Access = 5397, Miss = 352, Miss_rate = 0.065, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[15]: Access = 5245, Miss = 325, Miss_rate = 0.062, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[16]: Access = 6830, Miss = 351, Miss_rate = 0.051, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[17]: Access = 5474, Miss = 363, Miss_rate = 0.066, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[18]: Access = 5437, Miss = 337, Miss_rate = 0.062, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[19]: Access = 4983, Miss = 337, Miss_rate = 0.068, Pending_hits = 147, Reservation_fails = 2
L2_cache_bank[20]: Access = 5265, Miss = 352, Miss_rate = 0.067, Pending_hits = 132, Reservation_fails = 2
L2_cache_bank[21]: Access = 5261, Miss = 335, Miss_rate = 0.064, Pending_hits = 144, Reservation_fails = 0
L2_total_cache_accesses = 118096
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0640
L2_total_cache_pending_hits = 3289
L2_total_cache_reservation_fails = 4
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76069
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3030
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 114
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 84605
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33295
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=215245
icnt_total_pkts_simt_to_mem=151391
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 19.2482
	minimum = 6
	maximum = 361
Network latency average = 14.055
	minimum = 6
	maximum = 335
Slowest packet = 103578
Flit latency average = 13.1135
	minimum = 6
	maximum = 335
Slowest flit = 159757
Fragmentation average = 0.00609927
	minimum = 0
	maximum = 216
Injected packet rate average = 0.0203026
	minimum = 0.0123572 (at node 25)
	maximum = 0.0242427 (at node 33)
Accepted packet rate average = 0.0203026
	minimum = 0.0123572 (at node 25)
	maximum = 0.0242427 (at node 33)
Injected flit rate average = 0.0319083
	minimum = 0.0157826 (at node 25)
	maximum = 0.0455512 (at node 33)
Accepted flit rate average= 0.0319083
	minimum = 0.022362 (at node 25)
	maximum = 0.0441164 (at node 10)
Injected packet length average = 1.57164
Accepted packet length average = 1.57164
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.547 (9 samples)
	minimum = 6 (9 samples)
	maximum = 178.111 (9 samples)
Network latency average = 14.4586 (9 samples)
	minimum = 6 (9 samples)
	maximum = 125.333 (9 samples)
Flit latency average = 14.9319 (9 samples)
	minimum = 6 (9 samples)
	maximum = 124.556 (9 samples)
Fragmentation average = 0.000677697 (9 samples)
	minimum = 0 (9 samples)
	maximum = 24 (9 samples)
Injected packet rate average = 0.0140066 (9 samples)
	minimum = 0.00994446 (9 samples)
	maximum = 0.0403832 (9 samples)
Accepted packet rate average = 0.0140066 (9 samples)
	minimum = 0.00994446 (9 samples)
	maximum = 0.0403832 (9 samples)
Injected flit rate average = 0.0212753 (9 samples)
	minimum = 0.0126812 (9 samples)
	maximum = 0.0546577 (9 samples)
Accepted flit rate average = 0.0212753 (9 samples)
	minimum = 0.0146659 (9 samples)
	maximum = 0.0734633 (9 samples)
Injected packet size average = 1.51894 (9 samples)
Accepted packet size average = 1.51894 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 36 min, 17 sec (2177 sec)
gpgpu_simulation_rate = 5077 (inst/sec)
gpgpu_simulation_rate = 1404 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 4339
gpu_sim_insn = 1211812
gpu_ipc =     279.2837
gpu_tot_sim_cycle = 3285046
gpu_tot_sim_insn = 12266243
gpu_tot_ipc =       3.7340
gpu_tot_issued_cta = 1280
max_total_param_size = 0
gpu_stall_dramfull = 4497
gpu_stall_icnt2sh    = 53472
partiton_reqs_in_parallel = 95458
partiton_reqs_in_parallel_total    = 22795929
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.9684
partiton_reqs_in_parallel_util = 95458
partiton_reqs_in_parallel_util_total    = 22795929
gpu_sim_cycle_parition_util = 4339
gpu_tot_sim_cycle_parition_util    = 1036383
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9957
partiton_replys_in_parallel = 10168
partiton_replys_in_parallel_total    = 118096
L2_BW  =     222.1166 GB/Sec
L2_BW_total  =       3.7008 GB/Sec
gpu_total_sim_rate=5590

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 378570
	L1I_total_cache_misses = 5451
	L1I_total_cache_miss_rate = 0.0144
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 122880
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0146
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 121088
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 373119
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5451
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 122880
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 378570
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
479, 505, 270, 716, 534, 508, 829, 508, 431, 691, 271, 437, 390, 494, 271, 271, 447, 235, 472, 250, 446, 369, 250, 250, 250, 395, 250, 432, 421, 488, 265, 343, 551, 265, 443, 757, 406, 520, 904, 472, 250, 409, 536, 379, 394, 250, 432, 525, 379, 447, 250, 573, 235, 564, 510, 342, 406, 235, 510, 235, 265, 235, 250, 433, 
gpgpu_n_tot_thrd_icount = 22712832
gpgpu_n_tot_w_icount = 709776
gpgpu_n_stall_shd_mem = 161371
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 86653
gpgpu_n_mem_write_global = 41415
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 729013
gpgpu_n_store_insn = 75685
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3932160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 152786
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 3699
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:246448	W0_Idle:35889978	W0_Scoreboard:15878774	W1:223966	W2:61141	W3:15946	W4:6983	W5:5125	W6:3073	W7:2156	W8:1199	W9:605	W10:275	W11:132	W12:44	W13:0	W14:0	W15:11	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:389120
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 693224 {8:86653,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1656600 {40:41415,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3844232 {40:81455,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 331320 {8:41415,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 237 
maxdqlatency = 0 
maxmflatency = 189201 
averagemflatency = 763 
max_icnt2mem_latency = 188970 
max_icnt2sh_latency = 3285045 
mrq_lat_table:6458 	174 	255 	1016 	579 	531 	498 	218 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	114562 	9472 	260 	368 	663 	228 	1648 	298 	218 	312 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	77119 	7846 	10782 	6028 	19597 	2758 	223 	149 	355 	632 	228 	1648 	297 	218 	312 	67 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	60357 	12478 	13200 	646 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1786 	39476 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	592 	40 	1 	4 	7 	10 	14 	16 	13 	15 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        16        10         5        12        14        16        16        14        17        14        14        16        16 
dram[1]:        17        16        15        16        17         8        21        12        14        16        22        21        12         8        16        16 
dram[2]:        16        16        17        15         9        12        17         8        12        12        16        12        16        12        16        16 
dram[3]:        16        16        16        16        10        10        10         8         8        12        14        16        17        12        16        16 
dram[4]:        16        16        15        15        19         8        14         8        18        12        13        16        18        13        16        16 
dram[5]:        16        16        15        15        12         8        12         8        12        18        17        12        13        13        16        10 
dram[6]:        16        16        15        15        12        19         8        20        20        10        17        23        18        16        16        16 
dram[7]:        17        16        16        14        12         8        11        13        16        12        14        14        20        19        16        16 
dram[8]:        16        16        15        14        20         8        17         9        10        14        10        11        20        16        16        16 
dram[9]:        16        16        15        16        10        12        10        16        10        15        17        17        25        14        16        16 
dram[10]:        17        16        14        14        10         8        12        10        14        20        23        12        17        11        16        16 
maximum service time to same row:
dram[0]:     61666    108480     64576    231669    198257     80383    257205    258744    156434     83418    103762    141447    118240    114410    113776     95224 
dram[1]:    333921     37864    390526     23669    143999    112156    176470    132063    198370    392977    203376     47284    119744     76119    350613     72949 
dram[2]:     48537     48437     64573    118995     79258    217261    137073    235030     84581    190550     82879     54963    259908    104269    172335     74216 
dram[3]:     64140     47914    118989     44657    137001     79922    137920    201571     89842    186402     57636    120780    105250    103511     45537    244274 
dram[4]:     27031     61049     40771     63205    290897    349304    346458    256916    185487    191458    131814    126103    102572    275025     66695     43855 
dram[5]:     30626     37882    118985    202456    176961    107588    203416    260838     88186    184008    190387    119000    199872    147171     58497     78383 
dram[6]:     31319     43341     81090     34492     43581     41016    136704    385838    350265     85138    259062     54963    167187     89893    140304     47032 
dram[7]:    118967     37884     38563     52966    233968    149345    138032    128376    189904     79858    120991     92819    144785    143706    289887     45874 
dram[8]:     87300     31305     37935     58553    114923    259498    155579    351381    151360    189822    118192     89681    147781    146352      5844    263020 
dram[9]:     63942     52950     37892     90593     82036    371072     63873     80140     65107    191454     47347     93942    131078    115018    262817    105556 
dram[10]:     52955     57374     51012     41177    142995    192940    180383    193894     84979     49077     84128     89729     92336     80273    133972    182908 
average row accesses per activate:
dram[0]:  4.000000  2.916667  3.181818  2.785714  3.047619  3.388889  2.954545  3.100000  3.666667  3.526316  3.050000  3.200000  3.100000  3.411765  3.928571  3.800000 
dram[1]:  4.000000  3.700000  2.428571  3.900000  2.592592  2.592592  3.523809  2.739130  4.000000  3.684211  2.863636  3.150000  3.166667  3.055556  4.833333  3.625000 
dram[2]:  4.500000  3.545455  3.166667  2.750000  2.692308  2.913043  2.583333  2.750000  4.000000  3.928571  3.722222  2.956522  3.800000  4.833333  3.687500  3.812500 
dram[3]:  4.500000  3.272727  2.352941  3.300000  2.840000  2.695652  3.238095  2.791667  3.000000  3.277778  3.250000  3.666667  2.789474  3.294118  3.529412  3.733333 
dram[4]:  2.909091  3.500000  3.083333  2.857143  3.722222  2.916667  2.761905  2.681818  3.647059  3.428571  3.176471  3.333333  3.350000  3.210526  4.285714  4.000000 
dram[5]:  3.857143  4.428571  2.692308  3.636364  2.956522  3.473684  3.277778  2.214286  4.250000  4.923077  3.100000  3.095238  3.055556  3.812500  4.250000  3.437500 
dram[6]:  3.400000  3.166667  3.076923  3.400000  3.400000  3.526316  3.000000  3.166667  3.933333  3.684211  3.705882  3.625000  3.687500  3.411765  3.421053  4.066667 
dram[7]:  3.555556  4.500000  3.416667  2.857143  2.913043  2.826087  3.000000  3.047619  4.375000  4.357143  3.687500  4.000000  3.666667  2.950000  3.142857  4.333333 
dram[8]:  3.090909  5.142857  2.785714  2.047619  3.380952  2.689655  3.526316  2.461539  3.294118  4.571429  2.750000  2.850000  4.125000  3.750000  5.000000  3.263158 
dram[9]:  3.500000  3.250000  2.538461  2.266667  3.047619  2.956522  2.818182  3.210526  3.750000  3.866667  4.266667  4.000000  5.700000  3.500000  3.866667  3.411765 
dram[10]:  3.083333  4.111111  3.000000  2.533333  2.125000  3.000000  2.956522  2.680000  3.687500  4.461538  4.000000  3.473684  3.000000  3.785714  3.277778  3.055556 
average row locality = 9729/2955 = 3.292386
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        40        34        33        37        48        46        49        46        39        48        43        46        46        40        43        45 
dram[1]:        31        37        33        38        53        53        57        47        48        53        45        42        41        38        47        46 
dram[2]:        36        39        36        32        53        50        45        50        43        39        48        50        40        42        47        49 
dram[3]:        36        36        38        32        53        46        51        51        47        42        49        39        36        40        48        44 
dram[4]:        32        35        36        39        50        54        42        43        44        32        37        45        49        44        46        44 
dram[5]:        27        31        34        39        52        50        43        46        35        48        44        46        37        45        39        43 
dram[6]:        34        38        39        32        52        50        50        41        43        53        46        39        43        41        53        48 
dram[7]:        31        27        39        38        50        49        43        45        54        45        43        40        39        40        53        41 
dram[8]:        34        36        37        41        54        62        50        46        40        45        49        39        44        43        43        51 
dram[9]:        35        39        31        31        48        52        46        43        43        41        47        41        40        45        47        45 
dram[10]:        36        37        37        36        52        44        51        50        43        42        45        47        40        35        48        44 
total reads: 7564
bank skew: 62/27 = 2.30
chip skew: 714/659 = 1.08
number of total write accesses:
dram[0]:         0         1         2         2        16        15        16        16        16        19        18        18        16        18        12        12 
dram[1]:         1         0         1         1        17        17        17        16        16        17        18        21        16        17        11        12 
dram[2]:         0         0         2         1        17        17        17        16        17        16        19        18        17        16        12        12 
dram[3]:         0         0         2         1        18        16        17        16        16        17        16        16        17        16        12        12 
dram[4]:         0         0         1         1        17        16        16        16        18        16        17        15        18        17        14        12 
dram[5]:         0         0         1         1        16        16        16        16        16        16        18        19        18        16        12        12 
dram[6]:         0         0         1         2        16        17        16        16        16        17        17        19        16        17        12        13 
dram[7]:         1         0         2         2        17        16        17        19        16        16        16        16        16        19        13        11 
dram[8]:         0         0         2         2        17        16        17        18        16        19        17        18        22        17        12        11 
dram[9]:         0         0         2         3        16        16        16        18        17        17        17        19        17        18        11        13 
dram[10]:         1         0         2         2        16        16        17        17        16        16        19        19        17        18        11        11 
total reads: 2165
min_bank_accesses = 0!
chip skew: 204/192 = 1.06
average mf latency per bank:
dram[0]:      15101     21345      7964     19791      2413      4806      3605      9024     10490     17989     11860     15224      7952     11017     13194     12985
dram[1]:      20404     16450      6546      7828     10830      7369      5574      3260      4758      6749     15654     12584      4536      4710     13623     13399
dram[2]:      12861     16013     11876     14538      5098      3143      6579      5310      5818     12259     15477     12731      5858      5413     15617     13653
dram[3]:      15801     13201      8484      6993      7161      4428     12739      9877      9349     13569     13272      9451      8811      8961     11969     13739
dram[4]:      17505     15159      8276      7230      2633      2744      6984      4354     10542     10933      8512     20002     12141      8214     14197     13179
dram[5]:      13945     14115      9618      9400      6550      2855      2949     10516      6872     10399     21405     17753     10703      4603     14361     14348
dram[6]:      14280     10508      9678      6294      2529      2744      5881      2721      9219     15178      9986     19814      6129     12755     13745     12324
dram[7]:      24838     14428     10195      7886      2779      3149     11755      8095     10095      5209     10536      9342      7690     11502     12172     14842
dram[8]:      17368     11967      7173      8319      5060      6178      3981      2139     15327      5814     11917     10415     15919      3756     13364     13399
dram[9]:      16037     15310      5515      7758      6708      2243      6325      4568      9921     11659     21975     15713      7139      6382     17241     17693
dram[10]:      18521     13368      5690      5359      7502      3974     11732      6850     15244      7391     20146     14421      3275      5492     17267     21373
maximum mf latency per bank:
dram[0]:      72600    138525     26205    146476       535     78802     34634    118423    187631    188454     91955    137013    108838    108845     31606     31583
dram[1]:      74594     72670     32508     26253    137775    122926     97283     48012    131938     85223     97012     89360     85403     87900     31589     31573
dram[2]:      36188     64015    118503    137777    118498     10788     97293     97297     70363    182595    108819     97042    110727    107152    118675     72561
dram[3]:      64056     36190    118390     26313    137774     78804    181161    150862    188832    184302     89299     89394    107170    108825     10637     31564
dram[4]:      36184     64012     36226     32469     11647     10883    134021     48117    166236    151710     88547    107289    108827    118434     72656     10664
dram[5]:      31753     36180    118610     63899    134218     10800     48036    134230    132362    189201    137662    108836    107318     87745     24177     70713
dram[6]:      36150     31738     74597     36158     10870     10873     97343     34643     97435    184294     88931     97046     89230    102102     72588     31726
dram[7]:     118723     63987     63991     64003     10724     10755    179667    134133    189005     83031     88007     88242    102097     98101     64026     31584
dram[8]:      72525     36224     26181     63859    118322    134135     47966     23199    183076    182263    118788    108823     89335     86199     10631     31589
dram[9]:      64048     64045     10695     36215    134223      1718    144381     83027    153294    182842    137658     89389     97036    107169    109056    104965
dram[10]:      74599     63901     26409     26134    137773     78798    183363    150424    182036     82871    107272    108831     70731     87688    109055    109056
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1932455 n_nop=1929004 n_act=269 n_pre=253 n_req=880 n_rd=2732 n_write=197 bw_util=0.003031
n_activity=13930 dram_eff=0.4205
bk0: 160a 1931367i bk1: 136a 1931340i bk2: 132a 1931398i bk3: 148a 1931061i bk4: 192a 1930819i bk5: 184a 1930889i bk6: 196a 1931028i bk7: 184a 1931071i bk8: 156a 1931071i bk9: 192a 1930817i bk10: 172a 1930830i bk11: 184a 1930753i bk12: 184a 1930976i bk13: 160a 1931081i bk14: 172a 1931240i bk15: 180a 1931083i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.011178
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1932455 n_nop=1928875 n_act=281 n_pre=265 n_req=907 n_rd=2836 n_write=198 bw_util=0.00314
n_activity=15007 dram_eff=0.4043
bk0: 124a 1931524i bk1: 148a 1931229i bk2: 132a 1931220i bk3: 152a 1931334i bk4: 212a 1930755i bk5: 212a 1930503i bk6: 228a 1930578i bk7: 188a 1930643i bk8: 192a 1930674i bk9: 212a 1930502i bk10: 180a 1930522i bk11: 168a 1930703i bk12: 164a 1931265i bk13: 152a 1931215i bk14: 188a 1931317i bk15: 184a 1931113i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.0136417
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1932455 n_nop=1928940 n_act=269 n_pre=253 n_req=896 n_rd=2796 n_write=197 bw_util=0.003098
n_activity=14413 dram_eff=0.4153
bk0: 144a 1931481i bk1: 156a 1931195i bk2: 144a 1931066i bk3: 128a 1931328i bk4: 212a 1930617i bk5: 200a 1930497i bk6: 180a 1930776i bk7: 200a 1930594i bk8: 172a 1930961i bk9: 156a 1930997i bk10: 192a 1930754i bk11: 200a 1930582i bk12: 160a 1931257i bk13: 168a 1931273i bk14: 188a 1931050i bk15: 196a 1930884i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.0131511
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1932455 n_nop=1928965 n_act=281 n_pre=265 n_req=880 n_rd=2752 n_write=192 bw_util=0.003047
n_activity=14870 dram_eff=0.396
bk0: 144a 1931659i bk1: 144a 1931548i bk2: 152a 1931098i bk3: 128a 1931430i bk4: 212a 1930825i bk5: 184a 1931084i bk6: 204a 1930960i bk7: 204a 1930674i bk8: 188a 1930791i bk9: 168a 1930810i bk10: 196a 1930655i bk11: 156a 1930864i bk12: 144a 1931136i bk13: 160a 1931215i bk14: 192a 1931035i bk15: 176a 1931150i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00984344
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1932455 n_nop=1929059 n_act=265 n_pre=249 n_req=866 n_rd=2688 n_write=194 bw_util=0.002983
n_activity=14530 dram_eff=0.3967
bk0: 128a 1931630i bk1: 140a 1931510i bk2: 144a 1931471i bk3: 156a 1931280i bk4: 200a 1931125i bk5: 216a 1930899i bk6: 168a 1931158i bk7: 172a 1931023i bk8: 176a 1931034i bk9: 128a 1931161i bk10: 148a 1931191i bk11: 180a 1930882i bk12: 196a 1930932i bk13: 176a 1930916i bk14: 184a 1931291i bk15: 176a 1931148i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.0114823
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1932455 n_nop=1929134 n_act=254 n_pre=238 n_req=852 n_rd=2636 n_write=193 bw_util=0.002928
n_activity=13878 dram_eff=0.4077
bk0: 108a 1931859i bk1: 124a 1931757i bk2: 136a 1931434i bk3: 156a 1931321i bk4: 208a 1930950i bk5: 200a 1931146i bk6: 172a 1931130i bk7: 184a 1930889i bk8: 140a 1931202i bk9: 192a 1931014i bk10: 176a 1930648i bk11: 184a 1930924i bk12: 148a 1931202i bk13: 180a 1931067i bk14: 156a 1931405i bk15: 172a 1931155i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00809644
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1932455 n_nop=1928952 n_act=258 n_pre=242 n_req=897 n_rd=2808 n_write=195 bw_util=0.003108
n_activity=14142 dram_eff=0.4247
bk0: 136a 1931616i bk1: 152a 1931358i bk2: 156a 1931206i bk3: 128a 1931196i bk4: 208a 1930964i bk5: 200a 1930911i bk6: 200a 1930888i bk7: 164a 1931004i bk8: 172a 1931247i bk9: 212a 1930921i bk10: 184a 1930938i bk11: 156a 1931093i bk12: 172a 1931091i bk13: 164a 1931035i bk14: 212a 1930997i bk15: 192a 1930961i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0134735
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1932455 n_nop=1929054 n_act=256 n_pre=240 n_req=874 n_rd=2708 n_write=197 bw_util=0.003007
n_activity=14498 dram_eff=0.4007
bk0: 124a 1931438i bk1: 108a 1931452i bk2: 156a 1931368i bk3: 152a 1930995i bk4: 200a 1930792i bk5: 196a 1930987i bk6: 172a 1930967i bk7: 180a 1930865i bk8: 216a 1930698i bk9: 180a 1930977i bk10: 172a 1930660i bk11: 160a 1930938i bk12: 156a 1931186i bk13: 160a 1931105i bk14: 212a 1931032i bk15: 164a 1931189i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.0115004
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1932455 n_nop=1928841 n_act=285 n_pre=269 n_req=918 n_rd=2856 n_write=204 bw_util=0.003167
n_activity=15151 dram_eff=0.4039
bk0: 136a 1931610i bk1: 144a 1931528i bk2: 148a 1931290i bk3: 164a 1930901i bk4: 216a 1930943i bk5: 248a 1930543i bk6: 200a 1930783i bk7: 184a 1930617i bk8: 160a 1931074i bk9: 180a 1930861i bk10: 196a 1930843i bk11: 156a 1930843i bk12: 176a 1931218i bk13: 172a 1931046i bk14: 172a 1931353i bk15: 204a 1930875i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.0091169
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1932455 n_nop=1929063 n_act=256 n_pre=240 n_req=874 n_rd=2696 n_write=200 bw_util=0.002997
n_activity=14180 dram_eff=0.4085
bk0: 140a 1931479i bk1: 156a 1931192i bk2: 124a 1931168i bk3: 124a 1931193i bk4: 192a 1931127i bk5: 208a 1930842i bk6: 184a 1930910i bk7: 172a 1930933i bk8: 172a 1931312i bk9: 164a 1930994i bk10: 188a 1930735i bk11: 164a 1930730i bk12: 160a 1931312i bk13: 180a 1930858i bk14: 188a 1931129i bk15: 180a 1931088i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.011859
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1932455 n_nop=1928961 n_act=282 n_pre=266 n_req=885 n_rd=2748 n_write=198 bw_util=0.003049
n_activity=15075 dram_eff=0.3908
bk0: 144a 1931488i bk1: 148a 1931466i bk2: 148a 1931403i bk3: 144a 1931194i bk4: 208a 1930644i bk5: 176a 1931008i bk6: 204a 1930953i bk7: 200a 1930965i bk8: 172a 1931217i bk9: 168a 1931246i bk10: 180a 1931180i bk11: 188a 1930947i bk12: 160a 1931221i bk13: 140a 1931356i bk14: 192a 1931328i bk15: 176a 1931220i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.00916451

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5772, Miss = 341, Miss_rate = 0.059, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[1]: Access = 5579, Miss = 342, Miss_rate = 0.061, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[2]: Access = 5691, Miss = 355, Miss_rate = 0.062, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[3]: Access = 5666, Miss = 354, Miss_rate = 0.062, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[4]: Access = 5534, Miss = 348, Miss_rate = 0.063, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[5]: Access = 5890, Miss = 351, Miss_rate = 0.060, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[6]: Access = 5871, Miss = 358, Miss_rate = 0.061, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[7]: Access = 5511, Miss = 330, Miss_rate = 0.060, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[8]: Access = 5692, Miss = 336, Miss_rate = 0.059, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[9]: Access = 5633, Miss = 336, Miss_rate = 0.060, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[10]: Access = 5193, Miss = 311, Miss_rate = 0.060, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[11]: Access = 5850, Miss = 348, Miss_rate = 0.059, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[12]: Access = 5817, Miss = 360, Miss_rate = 0.062, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[13]: Access = 5701, Miss = 342, Miss_rate = 0.060, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[14]: Access = 5765, Miss = 352, Miss_rate = 0.061, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[15]: Access = 5617, Miss = 325, Miss_rate = 0.058, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[16]: Access = 9230, Miss = 351, Miss_rate = 0.038, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[17]: Access = 5841, Miss = 363, Miss_rate = 0.062, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[18]: Access = 5803, Miss = 337, Miss_rate = 0.058, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[19]: Access = 5351, Miss = 337, Miss_rate = 0.063, Pending_hits = 147, Reservation_fails = 2
L2_cache_bank[20]: Access = 5628, Miss = 352, Miss_rate = 0.063, Pending_hits = 132, Reservation_fails = 2
L2_cache_bank[21]: Access = 5629, Miss = 335, Miss_rate = 0.060, Pending_hits = 144, Reservation_fails = 0
L2_total_cache_accesses = 128264
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0590
L2_total_cache_pending_hits = 3289
L2_total_cache_reservation_fails = 4
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 78117
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3030
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 39250
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 114
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 86653
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41415
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=227461
icnt_total_pkts_simt_to_mem=169679
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 74.3809
	minimum = 6
	maximum = 589
Network latency average = 40.0061
	minimum = 6
	maximum = 338
Slowest packet = 239055
Flit latency average = 49.749
	minimum = 6
	maximum = 337
Slowest flit = 372005
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0468787
	minimum = 0.0355002 (at node 6)
	maximum = 0.276625 (at node 44)
Accepted packet rate average = 0.0468787
	minimum = 0.0355002 (at node 6)
	maximum = 0.276625 (at node 44)
Injected flit rate average = 0.0703181
	minimum = 0.0524435 (at node 48)
	maximum = 0.287229 (at node 44)
Accepted flit rate average= 0.0703181
	minimum = 0.0428769 (at node 6)
	maximum = 0.542646 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.9304 (10 samples)
	minimum = 6 (10 samples)
	maximum = 219.2 (10 samples)
Network latency average = 17.0134 (10 samples)
	minimum = 6 (10 samples)
	maximum = 146.6 (10 samples)
Flit latency average = 18.4136 (10 samples)
	minimum = 6 (10 samples)
	maximum = 145.8 (10 samples)
Fragmentation average = 0.000609927 (10 samples)
	minimum = 0 (10 samples)
	maximum = 21.6 (10 samples)
Injected packet rate average = 0.0172938 (10 samples)
	minimum = 0.0125 (10 samples)
	maximum = 0.0640074 (10 samples)
Accepted packet rate average = 0.0172938 (10 samples)
	minimum = 0.0125 (10 samples)
	maximum = 0.0640074 (10 samples)
Injected flit rate average = 0.0261796 (10 samples)
	minimum = 0.0166574 (10 samples)
	maximum = 0.0779149 (10 samples)
Accepted flit rate average = 0.0261796 (10 samples)
	minimum = 0.017487 (10 samples)
	maximum = 0.120382 (10 samples)
Injected packet size average = 1.51381 (10 samples)
Accepted packet size average = 1.51381 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 36 min, 34 sec (2194 sec)
gpgpu_simulation_rate = 5590 (inst/sec)
gpgpu_simulation_rate = 1497 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 101829
gpu_sim_insn = 2703696
gpu_ipc =      26.5513
gpu_tot_sim_cycle = 3614097
gpu_tot_sim_insn = 14969939
gpu_tot_ipc =       4.1421
gpu_tot_issued_cta = 1408
max_total_param_size = 0
gpu_stall_dramfull = 161298
gpu_stall_icnt2sh    = 679757
partiton_reqs_in_parallel = 2083437
partiton_reqs_in_parallel_total    = 22891387
partiton_level_parallism =      20.4602
partiton_level_parallism_total  =       6.9104
partiton_reqs_in_parallel_util = 2083437
partiton_reqs_in_parallel_util_total    = 22891387
gpu_sim_cycle_parition_util = 101661
gpu_tot_sim_cycle_parition_util    = 1040722
partiton_level_parallism_util =      20.4940
partiton_level_parallism_util_total  =      21.8620
partiton_replys_in_parallel = 300833
partiton_replys_in_parallel_total    = 128264
L2_BW  =     280.0200 GB/Sec
L2_BW_total  =      11.2536 GB/Sec
gpu_total_sim_rate=5882

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 647498
	L1I_total_cache_misses = 5451
	L1I_total_cache_miss_rate = 0.0084
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 137216
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0131
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 135424
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 642047
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5451
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 137216
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 647498
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1065, 1114, 841, 1173, 1146, 1136, 1267, 1208, 994, 1288, 789, 1016, 822, 1051, 908, 817, 635, 534, 763, 488, 675, 698, 525, 568, 537, 687, 529, 708, 794, 895, 527, 619, 889, 536, 706, 1128, 618, 760, 1204, 767, 634, 688, 785, 725, 657, 557, 709, 726, 759, 844, 501, 892, 641, 870, 665, 558, 645, 540, 760, 540, 491, 462, 569, 752, 
gpgpu_n_tot_thrd_icount = 39253984
gpgpu_n_tot_w_icount = 1226687
gpgpu_n_stall_shd_mem = 933161
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 289912
gpgpu_n_mem_write_global = 138989
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1091640
gpgpu_n_store_insn = 181053
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4390912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 919781
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 8494
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1284200	W0_Idle:37419643	W0_Scoreboard:17995449	W1:342698	W2:151620	W3:96779	W4:75109	W5:56602	W6:33184	W7:21190	W8:10814	W9:4969	W10:2293	W11:1007	W12:263	W13:0	W14:10	W15:69	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:430080
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2319296 {8:289912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5561224 {40:138969,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16026144 {40:234679,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1111912 {8:138989,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1134 
maxdqlatency = 0 
maxmflatency = 189201 
averagemflatency = 533 
max_icnt2mem_latency = 188970 
max_icnt2sh_latency = 3613728 
mrq_lat_table:10891 	298 	418 	1379 	1018 	1179 	1364 	1126 	683 	213 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	362256 	55189 	3366 	1781 	685 	262 	2095 	2141 	775 	312 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	135493 	29453 	123205 	55966 	40283 	32788 	3444 	1756 	400 	658 	256 	2127 	2108 	775 	312 	67 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	105659 	65004 	108459 	10598 	220 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1786 	137050 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	721 	62 	12 	5 	9 	11 	18 	16 	13 	15 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        16        10        16        12        14        16        16        14        17        14        14        16        16 
dram[1]:        17        16        15        16        17        11        21        12        14        16        22        21        13        10        16        16 
dram[2]:        16        16        17        15        10        12        17         8        12        12        16        12        16        15        16        16 
dram[3]:        16        16        16        16        12        10        10         8         8        12        14        16        17        12        16        16 
dram[4]:        16        16        15        15        19         8        14         8        18        12        13        16        18        13        16        16 
dram[5]:        16        16        15        15        12         9        12         8        12        18        17        12        15        13        16        10 
dram[6]:        16        16        15        15        12        19         8        20        20        10        17        23        18        16        16        16 
dram[7]:        17        16        16        14        12         8        11        13        16        12        14        14        20        19        16        16 
dram[8]:        16        16        15        14        20         9        17         9        10        14        10        11        20        16        16        16 
dram[9]:        16        16        15        16        10        12        10        16        10        15        17        17        25        14        16        16 
dram[10]:        17        16        14        14        10         8        12        10        14        20        23        12        17        12        16        16 
maximum service time to same row:
dram[0]:     61666    108480     64576    231669    198257     80383    257205    258744    156434     83418    103762    141447    118240    114410    113776     95224 
dram[1]:    333921     37864    390526     23669    143999    112156    176470    132063    198370    392977    203376     48904    119744     76119    350613     72949 
dram[2]:     48537     48437     64573    118995     79258    217261    137073    235030     84581    190550     82879     54963    259908    104269    172335     74216 
dram[3]:     64140     47914    118989     54104    137001     79922    137920    201571     89842    186402     57636    120780    105250    103511     45537    244274 
dram[4]:     27031     61049     40771     63205    290897    349304    346458    256916    185487    191458    131814    126103    102572    275025     66695     43855 
dram[5]:     30626     37882    118985    202456    176961    107588    203416    260838     88186    184008    190387    119000    199872    147171     58497     78383 
dram[6]:     31319     43341     81090     34492     59935     60015    136704    385838    350265     85138    259062     54963    167187     89893    140304     47032 
dram[7]:    118967     37884     38563     52966    233968    149345    138032    128376    189904     79858    120991     92819    144785    143706    289887     45874 
dram[8]:     87300     31305     37935     58553    114923    259498    155579    351381    151360    189822    118192     89681    147781    146352      7332    263020 
dram[9]:     63942     52950     56631     90593     82036    371072     63873     80140     65107    191454     48887     93942    131078    115018    262817    105556 
dram[10]:     52955     57374     51012     55432    142995    192940    180383    193894     84979     57373     84128     89729     92336     80273    133972    182908 
average row accesses per activate:
dram[0]:  2.515152  2.851852  2.964286  2.793103  3.928571  4.178571  2.809524  2.953488  4.000000  3.050000  3.542857  3.529412  3.531250  3.896552  3.448276  3.366667 
dram[1]:  2.888889  2.437500  3.391304  3.545455  3.264706  3.085714  3.459460  2.750000  3.575758  3.297297  3.243243  3.818182  3.931035  3.548387  3.884615  3.692308 
dram[2]:  3.347826  3.250000  3.000000  3.291667  3.382353  3.454545  2.688889  2.756098  3.400000  3.052632  3.823529  3.567568  4.920000  4.185185  3.250000  3.242424 
dram[3]:  3.650000  2.846154  2.333333  3.416667  3.741935  3.264706  3.305556  2.674419  2.975610  3.361111  3.514286  4.068965  3.575758  3.484848  3.030303  3.777778 
dram[4]:  3.115385  3.590909  3.000000  2.896552  3.793103  2.756757  2.820513  3.128205  3.050000  3.025000  3.459460  3.270270  3.222222  4.142857  4.280000  4.458333 
dram[5]:  3.040000  3.130435  2.607143  3.240000  3.138889  3.785714  2.945946  2.319149  3.333333  3.606061  3.131579  3.256410  4.000000  3.625000  4.000000  3.218750 
dram[6]:  3.333333  2.483871  3.521739  4.666667  3.212121  3.766667  3.371428  3.135135  4.133333  3.611111  3.875000  4.233333  3.645161  3.925926  3.586207  3.225806 
dram[7]:  4.000000  3.200000  4.047619  2.925926  3.382353  2.828571  3.051282  3.162162  3.647059  3.388889  3.405406  3.468750  3.733333  3.515152  2.969697  4.409091 
dram[8]:  2.928571  3.080000  3.590909  2.257143  3.354839  3.027027  3.216216  2.574468  2.825000  4.555555  3.075000  3.774194  4.296296  4.250000  3.481482  3.392857 
dram[9]:  2.714286  2.962963  3.434783  2.964286  3.322581  3.272727  3.051282  3.424242  4.035714  3.625000  4.500000  3.875000  4.269231  3.689655  2.638889  2.800000 
dram[10]:  2.827586  3.037037  3.782609  2.928571  2.775000  3.483871  3.105263  3.000000  3.351351  3.545455  4.500000  3.500000  3.343750  4.269231  3.218750  2.552632 
average row locality = 18571/5564 = 3.337707
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        83        76        81        79        94       100       102       111       100       103       106       102        97        95        88        89 
dram[1]:        77        78        77        77        94        91       111       105       102       105       102       105        98        93        89        84 
dram[2]:        77        78        76        78        98        97       104        97       102       100       111       114       106        97        92        95 
dram[3]:        73        74        82        81        98        95       102        99       106       104       107       102       101        99        88        90 
dram[4]:        81        79        80        83        93        86        94       106       104       105       111       105        98        99        93        95 
dram[5]:        76        72        72        80        97        90        93        93        94       103       101       108        98        99        88        91 
dram[6]:        80        77        80        82        90        96       102       100       108       113       107       108        97        89        92        87 
dram[7]:        79        80        83        77        98        83       102        98       108       106       110        95        96        96        85        86 
dram[8]:        82        77        77        77        87        96       102       103        97       104       106        99        94       102        82        84 
dram[9]:        76        80        77        80        87        92       103        95        96        99       109       105        94        89        84        85 
dram[10]:        81        82        85        80        95        92       101       106       108       101       107       107        90        93        92        86 
total reads: 16400
bank skew: 114/72 = 1.58
chip skew: 1522/1451 = 1.05
number of total write accesses:
dram[0]:         0         1         2         2        16        17        16        16        16        19        18        18        16        18        12        12 
dram[1]:         1         0         1         1        17        17        17        16        16        17        18        21        16        17        12        12 
dram[2]:         0         0         2         1        17        17        17        16        17        16        19        18        17        16        12        12 
dram[3]:         0         0         2         1        18        16        17        16        16        17        16        16        17        16        12        12 
dram[4]:         0         0         1         1        17        16        16        16        18        16        17        16        18        17        14        12 
dram[5]:         0         0         1         1        16        16        16        16        16        16        18        19        18        17        12        12 
dram[6]:         0         0         1         2        16        17        16        16        16        17        17        19        16        17        12        13 
dram[7]:         1         0         2         2        17        16        17        19        16        16        16        16        16        20        13        11 
dram[8]:         0         0         2         2        17        16        17        18        16        19        17        18        22        17        12        11 
dram[9]:         0         0         2         3        16        16        16        18        17        17        17        19        17        18        11        13 
dram[10]:         1         0         2         2        16        16        17        17        16        16        19        19        17        18        11        11 
total reads: 2171
min_bank_accesses = 0!
chip skew: 204/192 = 1.06
average mf latency per bank:
dram[0]:      12075     14778     13371     20135     12282     12521     11828     14205      9701     15427     11469     13154      9864     11128     11482     11212
dram[1]:      13924     12672     12532     13703     17406     14376     12399     13275      7549      8681     14600     11506      9380      7259     11786     11950
dram[2]:      11591     12412     15916     16111     13044     12255     13031     11914      8026     11232     13693     12951      7789     10075     12627     11785
dram[3]:      12711     10839     13608     13612     14739     11783     19275     14520     10501     12854     13433     11119     10150     10437     11416     12262
dram[4]:      11044     11424     13827     13414     11156     12038     14440     11849      9695     10323     10616     15328     12349      9896     11921     11641
dram[5]:       9909     10193     15516     14769     14796     12205     12263     16073      8578     10202     17914     15197     10078      8209     10977     11488
dram[6]:      11170      9525     16351     12519     12877     12338     13541     12031      9211     12615     12092     14895      9054     11500     12413     11404
dram[7]:      15488     10194     14503     12922     12590     12890     15428     13612     11462      8776     11364      9125      9553     11477     11964     12881
dram[8]:      11856     10864     13523     16316     14444     16938     12930     11465     12810      8584     12614     11513     13290      7871     12019     13021
dram[9]:      11735     12879     12234     12812     15172     11109     14855     11078     10260     11359     17403     14009      9722      8599     14471     14075
dram[10]:      12550     11050     12775     14784     15835     13137     15392     12362     12471      8423     16183     14450      6631      8743     14114     16252
maximum mf latency per bank:
dram[0]:      72600    138525     29371    146476     27671     78802     39013    118423    187631    188454     91955    137013    108838    108845     31606     31583
dram[1]:      74594     72670     32508     28852    137775    122926     97283     48012    131938     85223     97012     89360     85403     87900     31589     31573
dram[2]:      36188     64015    118503    137777    118498     27505     97293     97297     70363    182595    108819     97042    110727    107152    118675     72561
dram[3]:      64056     36190    118390     27739    137774     78804    181161    150862    188832    184302     89299     89394    107170    108825     26630     31564
dram[4]:      36184     64012     36226     32469     27541     27245    134021     48117    166236    151710     88547    107289    108827    118434     72656     26864
dram[5]:      31753     36180    118610     63899    134218     27545     48036    134230    132362    189201    137662    108836    107318     87745     24177     70713
dram[6]:      36150     31738     74597     36158     27613     27559     97343     39080     97435    184294     88931     97046     89230    102102     72588     31726
dram[7]:     118723     63987     63991     64003     27599     27590    179667    134133    189005     83031     88007     88242    102097     98101     64026     31584
dram[8]:      72525     36224     27728     63859    118322    134135     47966     39004    183076    182263    118788    108823     89335     86199     26634     31589
dram[9]:      64048     64045     27612     36215    134223     27271    144381     83027    153294    182842    137658     89389     97036    107169    109056    104965
dram[10]:      74599     63901     29434     29456    137773     78798    183363    150424    182036     82871    107272    108831     70731     87688    109055    109056
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2121535 n_nop=2114294 n_act=517 n_pre=501 n_req=1705 n_rd=6024 n_write=199 bw_util=0.005867
n_activity=25488 dram_eff=0.4883
bk0: 332a 2117539i bk1: 304a 2117459i bk2: 324a 2118365i bk3: 316a 2118252i bk4: 376a 2118308i bk5: 400a 2117788i bk6: 408a 2117181i bk7: 444a 2116827i bk8: 400a 2117056i bk9: 412a 2116743i bk10: 424a 2116516i bk11: 408a 2116556i bk12: 388a 2117093i bk13: 380a 2116900i bk14: 352a 2117166i bk15: 356a 2117029i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0696727
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2121535 n_nop=2114388 n_act=506 n_pre=490 n_req=1687 n_rd=5952 n_write=199 bw_util=0.005799
n_activity=24993 dram_eff=0.4922
bk0: 308a 2117395i bk1: 312a 2117334i bk2: 308a 2118303i bk3: 308a 2118109i bk4: 376a 2118279i bk5: 364a 2118164i bk6: 444a 2117055i bk7: 420a 2117113i bk8: 408a 2117210i bk9: 420a 2116728i bk10: 408a 2117246i bk11: 420a 2117067i bk12: 392a 2117566i bk13: 372a 2117165i bk14: 356a 2117342i bk15: 336a 2117048i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0661139
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2121535 n_nop=2114244 n_act=511 n_pre=495 n_req=1719 n_rd=6088 n_write=197 bw_util=0.005925
n_activity=25279 dram_eff=0.4973
bk0: 308a 2117427i bk1: 312a 2117210i bk2: 304a 2117644i bk3: 312a 2117752i bk4: 392a 2117934i bk5: 388a 2117853i bk6: 416a 2117003i bk7: 388a 2117112i bk8: 408a 2117093i bk9: 400a 2116580i bk10: 444a 2116648i bk11: 456a 2116553i bk12: 424a 2116913i bk13: 388a 2117391i bk14: 368a 2117695i bk15: 380a 2116712i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0686126
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2121535 n_nop=2114321 n_act=517 n_pre=501 n_req=1693 n_rd=6004 n_write=192 bw_util=0.005841
n_activity=25775 dram_eff=0.4808
bk0: 292a 2118496i bk1: 296a 2118104i bk2: 328a 2118346i bk3: 324a 2118795i bk4: 392a 2118385i bk5: 380a 2118251i bk6: 408a 2118110i bk7: 396a 2117288i bk8: 424a 2116685i bk9: 416a 2116806i bk10: 428a 2117191i bk11: 408a 2117176i bk12: 404a 2117088i bk13: 396a 2117175i bk14: 352a 2117532i bk15: 360a 2117499i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0474491
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2121535 n_nop=2114278 n_act=515 n_pre=499 n_req=1707 n_rd=6048 n_write=195 bw_util=0.005885
n_activity=25785 dram_eff=0.4842
bk0: 324a 2117239i bk1: 316a 2117258i bk2: 320a 2118172i bk3: 332a 2117777i bk4: 372a 2118056i bk5: 344a 2118102i bk6: 376a 2117866i bk7: 424a 2117326i bk8: 416a 2117292i bk9: 420a 2116712i bk10: 444a 2117065i bk11: 420a 2116482i bk12: 392a 2117216i bk13: 396a 2117035i bk14: 372a 2117563i bk15: 380a 2116973i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0734157
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2121535 n_nop=2114517 n_act=510 n_pre=494 n_req=1649 n_rd=5820 n_write=194 bw_util=0.005669
n_activity=24465 dram_eff=0.4916
bk0: 304a 2117508i bk1: 288a 2117477i bk2: 288a 2118685i bk3: 320a 2118302i bk4: 388a 2118357i bk5: 360a 2118666i bk6: 372a 2117697i bk7: 372a 2117340i bk8: 376a 2117212i bk9: 412a 2117488i bk10: 404a 2117107i bk11: 432a 2117380i bk12: 392a 2117713i bk13: 396a 2117368i bk14: 352a 2117518i bk15: 364a 2117012i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0572774
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2121535 n_nop=2114370 n_act=477 n_pre=461 n_req=1703 n_rd=6032 n_write=195 bw_util=0.00587
n_activity=24612 dram_eff=0.506
bk0: 320a 2117472i bk1: 308a 2117781i bk2: 320a 2118522i bk3: 328a 2117842i bk4: 360a 2118079i bk5: 384a 2117812i bk6: 408a 2117541i bk7: 400a 2116824i bk8: 432a 2117022i bk9: 452a 2116645i bk10: 428a 2116933i bk11: 432a 2116910i bk12: 388a 2117291i bk13: 356a 2117203i bk14: 368a 2117137i bk15: 348a 2117131i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0737815
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2121535 n_nop=2114435 n_act=495 n_pre=479 n_req=1680 n_rd=5928 n_write=198 bw_util=0.005775
n_activity=25123 dram_eff=0.4877
bk0: 316a 2117267i bk1: 320a 2116932i bk2: 332a 2117457i bk3: 308a 2118082i bk4: 392a 2117879i bk5: 332a 2118218i bk6: 408a 2116991i bk7: 392a 2116911i bk8: 432a 2116984i bk9: 424a 2116867i bk10: 440a 2116411i bk11: 380a 2116862i bk12: 384a 2117275i bk13: 384a 2117158i bk14: 340a 2117295i bk15: 344a 2117289i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0725913
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2121535 n_nop=2114451 n_act=510 n_pre=494 n_req=1673 n_rd=5876 n_write=204 bw_util=0.005732
n_activity=25146 dram_eff=0.4836
bk0: 328a 2117769i bk1: 308a 2118129i bk2: 308a 2118542i bk3: 308a 2118387i bk4: 348a 2118630i bk5: 384a 2118155i bk6: 408a 2117422i bk7: 412a 2116981i bk8: 388a 2117136i bk9: 416a 2116993i bk10: 424a 2117172i bk11: 396a 2116862i bk12: 376a 2117477i bk13: 408a 2116821i bk14: 328a 2117759i bk15: 336a 2117322i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0518662
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2121535 n_nop=2114571 n_act=488 n_pre=472 n_req=1651 n_rd=5804 n_write=200 bw_util=0.00566
n_activity=24348 dram_eff=0.4932
bk0: 304a 2117514i bk1: 320a 2117433i bk2: 308a 2117539i bk3: 320a 2117444i bk4: 348a 2118273i bk5: 368a 2117896i bk6: 412a 2117247i bk7: 380a 2116887i bk8: 384a 2117235i bk9: 396a 2116681i bk10: 436a 2116555i bk11: 420a 2115940i bk12: 376a 2117134i bk13: 356a 2117103i bk14: 336a 2117616i bk15: 340a 2117298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.065636
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2121535 n_nop=2114291 n_act=519 n_pre=503 n_req=1704 n_rd=6024 n_write=198 bw_util=0.005866
n_activity=25433 dram_eff=0.4893
bk0: 324a 2117291i bk1: 328a 2117225i bk2: 340a 2117744i bk3: 320a 2117833i bk4: 380a 2118080i bk5: 368a 2118102i bk6: 404a 2117236i bk7: 424a 2117494i bk8: 432a 2117162i bk9: 404a 2116840i bk10: 428a 2117625i bk11: 428a 2116575i bk12: 360a 2117528i bk13: 372a 2117205i bk14: 368a 2117247i bk15: 344a 2117159i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0600089

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19394, Miss = 751, Miss_rate = 0.039, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[1]: Access = 19435, Miss = 755, Miss_rate = 0.039, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[2]: Access = 19354, Miss = 750, Miss_rate = 0.039, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[3]: Access = 19231, Miss = 738, Miss_rate = 0.038, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[4]: Access = 19176, Miss = 766, Miss_rate = 0.040, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[5]: Access = 19527, Miss = 756, Miss_rate = 0.039, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[6]: Access = 19644, Miss = 757, Miss_rate = 0.039, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[7]: Access = 19329, Miss = 744, Miss_rate = 0.038, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[8]: Access = 19219, Miss = 754, Miss_rate = 0.039, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[9]: Access = 19439, Miss = 758, Miss_rate = 0.039, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[10]: Access = 18792, Miss = 719, Miss_rate = 0.038, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[11]: Access = 19295, Miss = 736, Miss_rate = 0.038, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[12]: Access = 19668, Miss = 756, Miss_rate = 0.038, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[13]: Access = 19400, Miss = 752, Miss_rate = 0.039, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[14]: Access = 19515, Miss = 761, Miss_rate = 0.039, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[15]: Access = 19301, Miss = 721, Miss_rate = 0.037, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[16]: Access = 22817, Miss = 727, Miss_rate = 0.032, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[17]: Access = 19838, Miss = 742, Miss_rate = 0.037, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[18]: Access = 19202, Miss = 726, Miss_rate = 0.038, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[19]: Access = 19029, Miss = 725, Miss_rate = 0.038, Pending_hits = 152, Reservation_fails = 2
L2_cache_bank[20]: Access = 19273, Miss = 759, Miss_rate = 0.039, Pending_hits = 139, Reservation_fails = 2
L2_cache_bank[21]: Access = 19219, Miss = 747, Miss_rate = 0.039, Pending_hits = 151, Reservation_fails = 0
L2_total_cache_accesses = 429097
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0382
L2_total_cache_pending_hits = 3399
L2_total_cache_reservation_fails = 4
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 272436
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3139
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 136818
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 115
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 289912
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 138989
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=858164
icnt_total_pkts_simt_to_mem=568138
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 53.7977
	minimum = 6
	maximum = 800
Network latency average = 30.833
	minimum = 6
	maximum = 757
Slowest packet = 265241
Flit latency average = 26.5095
	minimum = 6
	maximum = 757
Slowest flit = 458637
Fragmentation average = 0.0492898
	minimum = 0
	maximum = 423
Injected packet rate average = 0.0590862
	minimum = 0.0440103 (at node 16)
	maximum = 0.0687283 (at node 45)
Accepted packet rate average = 0.0590862
	minimum = 0.0440103 (at node 16)
	maximum = 0.0687283 (at node 45)
Injected flit rate average = 0.101068
	minimum = 0.0582106 (at node 19)
	maximum = 0.146791 (at node 45)
Accepted flit rate average= 0.101068
	minimum = 0.0873969 (at node 46)
	maximum = 0.131908 (at node 7)
Injected packet length average = 1.71052
Accepted packet length average = 1.71052
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.4638 (11 samples)
	minimum = 6 (11 samples)
	maximum = 272 (11 samples)
Network latency average = 18.2697 (11 samples)
	minimum = 6 (11 samples)
	maximum = 202.091 (11 samples)
Flit latency average = 19.1496 (11 samples)
	minimum = 6 (11 samples)
	maximum = 201.364 (11 samples)
Fragmentation average = 0.00503537 (11 samples)
	minimum = 0 (11 samples)
	maximum = 58.0909 (11 samples)
Injected packet rate average = 0.0210931 (11 samples)
	minimum = 0.0153646 (11 samples)
	maximum = 0.0644366 (11 samples)
Accepted packet rate average = 0.0210931 (11 samples)
	minimum = 0.0153646 (11 samples)
	maximum = 0.0644366 (11 samples)
Injected flit rate average = 0.0329876 (11 samples)
	minimum = 0.020435 (11 samples)
	maximum = 0.0841763 (11 samples)
Accepted flit rate average = 0.0329876 (11 samples)
	minimum = 0.0238425 (11 samples)
	maximum = 0.121429 (11 samples)
Injected packet size average = 1.5639 (11 samples)
Accepted packet size average = 1.5639 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 42 min, 25 sec (2545 sec)
gpgpu_simulation_rate = 5882 (inst/sec)
gpgpu_simulation_rate = 1420 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 4226
gpu_sim_insn = 1431682
gpu_ipc =     338.7794
gpu_tot_sim_cycle = 3840473
gpu_tot_sim_insn = 16401621
gpu_tot_ipc =       4.2707
gpu_tot_issued_cta = 1536
max_total_param_size = 0
gpu_stall_dramfull = 161298
gpu_stall_icnt2sh    = 679775
partiton_reqs_in_parallel = 92972
partiton_reqs_in_parallel_total    = 24974824
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.5273
partiton_reqs_in_parallel_util = 92972
partiton_reqs_in_parallel_util_total    = 24974824
gpu_sim_cycle_parition_util = 4226
gpu_tot_sim_cycle_parition_util    = 1142383
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8625
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 429097
L2_BW  =     229.6706 GB/Sec
L2_BW_total  =      10.8430 GB/Sec
gpu_total_sim_rate=6394

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 678218
	L1I_total_cache_misses = 5451
	L1I_total_cache_miss_rate = 0.0080
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 147456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0122
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 145664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 672767
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5451
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 147456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 678218
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1137, 1186, 913, 1245, 1218, 1208, 1339, 1280, 1066, 1360, 861, 1088, 894, 1123, 980, 889, 671, 570, 799, 524, 711, 734, 561, 604, 573, 723, 565, 744, 830, 931, 563, 655, 925, 572, 742, 1164, 654, 796, 1240, 803, 670, 724, 821, 761, 693, 593, 745, 762, 795, 880, 537, 928, 677, 906, 701, 594, 681, 576, 796, 576, 527, 498, 605, 788, 
gpgpu_n_tot_thrd_icount = 41154528
gpgpu_n_tot_w_icount = 1286079
gpgpu_n_stall_shd_mem = 1011634
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 291960
gpgpu_n_mem_write_global = 147181
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1157176
gpgpu_n_store_insn = 308081
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4718592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 997821
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 8927
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1402381	W0_Idle:37470330	W0_Scoreboard:18007721	W1:342698	W2:151620	W3:96779	W4:75131	W5:56602	W6:33228	W7:21256	W8:10891	W9:5288	W10:2744	W11:1898	W12:1539	W13:2266	W14:2507	W15:3259	W16:3157	W17:2860	W18:2222	W19:1320	W20:979	W21:473	W22:264	W23:110	W24:33	W25:0	W26:11	W27:0	W28:0	W29:0	W30:0	W31:0	W32:466944
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2335680 {8:291960,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5888904 {40:147161,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16108064 {40:236727,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1177448 {8:147181,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1134 
maxdqlatency = 0 
maxmflatency = 189201 
averagemflatency = 526 
max_icnt2mem_latency = 188970 
max_icnt2sh_latency = 3840472 
mrq_lat_table:10891 	298 	418 	1379 	1018 	1179 	1364 	1126 	683 	213 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	371262 	56344 	3393 	1808 	710 	262 	2095 	2141 	775 	312 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	137348 	29846 	123504 	57626 	44907 	34106 	3459 	1789 	420 	681 	256 	2127 	2108 	775 	312 	67 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	107360 	65336 	108474 	10598 	220 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1786 	145242 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	730 	62 	12 	5 	9 	11 	18 	16 	13 	15 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        16        10        16        12        14        16        16        14        17        14        14        16        16 
dram[1]:        17        16        15        16        17        11        21        12        14        16        22        21        13        10        16        16 
dram[2]:        16        16        17        15        10        12        17         8        12        12        16        12        16        15        16        16 
dram[3]:        16        16        16        16        12        10        10         8         8        12        14        16        17        12        16        16 
dram[4]:        16        16        15        15        19         8        14         8        18        12        13        16        18        13        16        16 
dram[5]:        16        16        15        15        12         9        12         8        12        18        17        12        15        13        16        10 
dram[6]:        16        16        15        15        12        19         8        20        20        10        17        23        18        16        16        16 
dram[7]:        17        16        16        14        12         8        11        13        16        12        14        14        20        19        16        16 
dram[8]:        16        16        15        14        20         9        17         9        10        14        10        11        20        16        16        16 
dram[9]:        16        16        15        16        10        12        10        16        10        15        17        17        25        14        16        16 
dram[10]:        17        16        14        14        10         8        12        10        14        20        23        12        17        12        16        16 
maximum service time to same row:
dram[0]:     61666    108480     64576    231669    198257     80383    257205    258744    156434     83418    103762    141447    118240    114410    113776     95224 
dram[1]:    333921     37864    390526     23669    143999    112156    176470    132063    198370    392977    203376     48904    119744     76119    350613     72949 
dram[2]:     48537     48437     64573    118995     79258    217261    137073    235030     84581    190550     82879     54963    259908    104269    172335     74216 
dram[3]:     64140     47914    118989     54104    137001     79922    137920    201571     89842    186402     57636    120780    105250    103511     45537    244274 
dram[4]:     27031     61049     40771     63205    290897    349304    346458    256916    185487    191458    131814    126103    102572    275025     66695     43855 
dram[5]:     30626     37882    118985    202456    176961    107588    203416    260838     88186    184008    190387    119000    199872    147171     58497     78383 
dram[6]:     31319     43341     81090     34492     59935     60015    136704    385838    350265     85138    259062     54963    167187     89893    140304     47032 
dram[7]:    118967     37884     38563     52966    233968    149345    138032    128376    189904     79858    120991     92819    144785    143706    289887     45874 
dram[8]:     87300     31305     37935     58553    114923    259498    155579    351381    151360    189822    118192     89681    147781    146352      7332    263020 
dram[9]:     63942     52950     56631     90593     82036    371072     63873     80140     65107    191454     48887     93942    131078    115018    262817    105556 
dram[10]:     52955     57374     51012     55432    142995    192940    180383    193894     84979     57373     84128     89729     92336     80273    133972    182908 
average row accesses per activate:
dram[0]:  2.515152  2.851852  2.964286  2.793103  3.928571  4.178571  2.809524  2.953488  4.000000  3.050000  3.542857  3.529412  3.531250  3.896552  3.448276  3.366667 
dram[1]:  2.888889  2.437500  3.391304  3.545455  3.264706  3.085714  3.459460  2.750000  3.575758  3.297297  3.243243  3.818182  3.931035  3.548387  3.884615  3.692308 
dram[2]:  3.347826  3.250000  3.000000  3.291667  3.382353  3.454545  2.688889  2.756098  3.400000  3.052632  3.823529  3.567568  4.920000  4.185185  3.250000  3.242424 
dram[3]:  3.650000  2.846154  2.333333  3.416667  3.741935  3.264706  3.305556  2.674419  2.975610  3.361111  3.514286  4.068965  3.575758  3.484848  3.030303  3.777778 
dram[4]:  3.115385  3.590909  3.000000  2.896552  3.793103  2.756757  2.820513  3.128205  3.050000  3.025000  3.459460  3.270270  3.222222  4.142857  4.280000  4.458333 
dram[5]:  3.040000  3.130435  2.607143  3.240000  3.138889  3.785714  2.945946  2.319149  3.333333  3.606061  3.131579  3.256410  4.000000  3.625000  4.000000  3.218750 
dram[6]:  3.333333  2.483871  3.521739  4.666667  3.212121  3.766667  3.371428  3.135135  4.133333  3.611111  3.875000  4.233333  3.645161  3.925926  3.586207  3.225806 
dram[7]:  4.000000  3.200000  4.047619  2.925926  3.382353  2.828571  3.051282  3.162162  3.647059  3.388889  3.405406  3.468750  3.733333  3.515152  2.969697  4.409091 
dram[8]:  2.928571  3.080000  3.590909  2.257143  3.354839  3.027027  3.216216  2.574468  2.825000  4.555555  3.075000  3.774194  4.296296  4.250000  3.481482  3.392857 
dram[9]:  2.714286  2.962963  3.434783  2.964286  3.322581  3.272727  3.051282  3.424242  4.035714  3.625000  4.500000  3.875000  4.269231  3.689655  2.638889  2.800000 
dram[10]:  2.827586  3.037037  3.782609  2.928571  2.775000  3.483871  3.105263  3.000000  3.351351  3.545455  4.500000  3.500000  3.343750  4.269231  3.218750  2.552632 
average row locality = 18571/5564 = 3.337707
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        83        76        81        79        94       100       102       111       100       103       106       102        97        95        88        89 
dram[1]:        77        78        77        77        94        91       111       105       102       105       102       105        98        93        89        84 
dram[2]:        77        78        76        78        98        97       104        97       102       100       111       114       106        97        92        95 
dram[3]:        73        74        82        81        98        95       102        99       106       104       107       102       101        99        88        90 
dram[4]:        81        79        80        83        93        86        94       106       104       105       111       105        98        99        93        95 
dram[5]:        76        72        72        80        97        90        93        93        94       103       101       108        98        99        88        91 
dram[6]:        80        77        80        82        90        96       102       100       108       113       107       108        97        89        92        87 
dram[7]:        79        80        83        77        98        83       102        98       108       106       110        95        96        96        85        86 
dram[8]:        82        77        77        77        87        96       102       103        97       104       106        99        94       102        82        84 
dram[9]:        76        80        77        80        87        92       103        95        96        99       109       105        94        89        84        85 
dram[10]:        81        82        85        80        95        92       101       106       108       101       107       107        90        93        92        86 
total reads: 16400
bank skew: 114/72 = 1.58
chip skew: 1522/1451 = 1.05
number of total write accesses:
dram[0]:         0         1         2         2        16        17        16        16        16        19        18        18        16        18        12        12 
dram[1]:         1         0         1         1        17        17        17        16        16        17        18        21        16        17        12        12 
dram[2]:         0         0         2         1        17        17        17        16        17        16        19        18        17        16        12        12 
dram[3]:         0         0         2         1        18        16        17        16        16        17        16        16        17        16        12        12 
dram[4]:         0         0         1         1        17        16        16        16        18        16        17        16        18        17        14        12 
dram[5]:         0         0         1         1        16        16        16        16        16        16        18        19        18        17        12        12 
dram[6]:         0         0         1         2        16        17        16        16        16        17        17        19        16        17        12        13 
dram[7]:         1         0         2         2        17        16        17        19        16        16        16        16        16        20        13        11 
dram[8]:         0         0         2         2        17        16        17        18        16        19        17        18        22        17        12        11 
dram[9]:         0         0         2         3        16        16        16        18        17        17        17        19        17        18        11        13 
dram[10]:         1         0         2         2        16        16        17        17        16        16        19        19        17        18        11        11 
total reads: 2171
min_bank_accesses = 0!
chip skew: 204/192 = 1.06
average mf latency per bank:
dram[0]:      12290     15008     13658     20428     12410     12647     11865     14243      9701     15427     11469     13154      9864     11128     11630     11379
dram[1]:      14155     12904     12822     13995     17530     14500     12435     13313      7549      8681     14600     11506      9380      7259     11970     12136
dram[2]:      11853     12663     16203     16399     13154     12366     13068     11954      8026     11232     13693     12951      7789     10075     12831     12013
dram[3]:      12988     11126     13875     13884     14868     11907     19320     14561     10501     12854     13433     11119     10150     10437     11630     12461
dram[4]:      11272     11648     14108     13688     11274     12167     14479     11886      9695     10323     10616     15328     12349      9896     12083     11776
dram[5]:      10177     10475     15852     15057     14918     12329     12302     16115      8578     10202     17914     15197     10078      8209     11099     11617
dram[6]:      11446      9783     16623     12787     13001     12454     13581     12071      9211     12615     12092     14895      9054     11500     12624     11591
dram[7]:      15731     10443     14775     13207     12705     13020     15465     13650     11462      8776     11364      9125      9553     11477     12135     13040
dram[8]:      12114     11123     13861     16648     14601     17069     12974     11506     12810      8584     12614     11513     17371      7871     12174     13165
dram[9]:      11971     13101     12529     13083     15302     11225     14885     11110     10260     11359     17403     14009      9722      8599     14597     14199
dram[10]:      12762     11263     13028     15056     15961     13252     15422     12390     12471      8423     16183     14450      6631      8743     14228     16374
maximum mf latency per bank:
dram[0]:      72600    138525     29371    146476     27671     78802     39013    118423    187631    188454     91955    137013    108838    108845     31606     31583
dram[1]:      74594     72670     32508     28852    137775    122926     97283     48012    131938     85223     97012     89360     85403     87900     31589     31573
dram[2]:      36188     64015    118503    137777    118498     27505     97293     97297     70363    182595    108819     97042    110727    107152    118675     72561
dram[3]:      64056     36190    118390     27739    137774     78804    181161    150862    188832    184302     89299     89394    107170    108825     26630     31564
dram[4]:      36184     64012     36226     32469     27541     27245    134021     48117    166236    151710     88547    107289    108827    118434     72656     26864
dram[5]:      31753     36180    118610     63899    134218     27545     48036    134230    132362    189201    137662    108836    107318     87745     24177     70713
dram[6]:      36150     31738     74597     36158     27613     27559     97343     39080     97435    184294     88931     97046     89230    102102     72588     31726
dram[7]:     118723     63987     63991     64003     27599     27590    179667    134133    189005     83031     88007     88242    102097     98101     64026     31584
dram[8]:      72525     36224     27728     63859    118322    134135     47966     39004    183076    182263    118788    108823     89335     86199     26634     31589
dram[9]:      64048     64045     27612     36215    134223     27271    144381     83027    153294    182842    137658     89389     97036    107169    109056    104965
dram[10]:      74599     63901     29434     29456    137773     78798    183363    150424    182036     82871    107272    108831     70731     87688    109055    109056
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2129381 n_nop=2122140 n_act=517 n_pre=501 n_req=1705 n_rd=6024 n_write=199 bw_util=0.005845
n_activity=25488 dram_eff=0.4883
bk0: 332a 2125385i bk1: 304a 2125305i bk2: 324a 2126211i bk3: 316a 2126098i bk4: 376a 2126154i bk5: 400a 2125634i bk6: 408a 2125027i bk7: 444a 2124673i bk8: 400a 2124902i bk9: 412a 2124589i bk10: 424a 2124362i bk11: 408a 2124402i bk12: 388a 2124939i bk13: 380a 2124746i bk14: 352a 2125012i bk15: 356a 2124875i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0694159
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2129381 n_nop=2122234 n_act=506 n_pre=490 n_req=1687 n_rd=5952 n_write=199 bw_util=0.005777
n_activity=24993 dram_eff=0.4922
bk0: 308a 2125241i bk1: 312a 2125180i bk2: 308a 2126149i bk3: 308a 2125955i bk4: 376a 2126125i bk5: 364a 2126010i bk6: 444a 2124901i bk7: 420a 2124959i bk8: 408a 2125056i bk9: 420a 2124574i bk10: 408a 2125092i bk11: 420a 2124913i bk12: 392a 2125412i bk13: 372a 2125011i bk14: 356a 2125188i bk15: 336a 2124894i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0658703
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2129381 n_nop=2122090 n_act=511 n_pre=495 n_req=1719 n_rd=6088 n_write=197 bw_util=0.005903
n_activity=25279 dram_eff=0.4973
bk0: 308a 2125273i bk1: 312a 2125056i bk2: 304a 2125490i bk3: 312a 2125598i bk4: 392a 2125780i bk5: 388a 2125699i bk6: 416a 2124849i bk7: 388a 2124958i bk8: 408a 2124939i bk9: 400a 2124426i bk10: 444a 2124494i bk11: 456a 2124399i bk12: 424a 2124759i bk13: 388a 2125237i bk14: 368a 2125541i bk15: 380a 2124558i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0683598
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2129381 n_nop=2122167 n_act=517 n_pre=501 n_req=1693 n_rd=6004 n_write=192 bw_util=0.00582
n_activity=25775 dram_eff=0.4808
bk0: 292a 2126342i bk1: 296a 2125950i bk2: 328a 2126192i bk3: 324a 2126641i bk4: 392a 2126231i bk5: 380a 2126097i bk6: 408a 2125956i bk7: 396a 2125134i bk8: 424a 2124531i bk9: 416a 2124652i bk10: 428a 2125037i bk11: 408a 2125022i bk12: 404a 2124934i bk13: 396a 2125021i bk14: 352a 2125378i bk15: 360a 2125345i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0472743
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2129381 n_nop=2122124 n_act=515 n_pre=499 n_req=1707 n_rd=6048 n_write=195 bw_util=0.005864
n_activity=25785 dram_eff=0.4842
bk0: 324a 2125085i bk1: 316a 2125104i bk2: 320a 2126018i bk3: 332a 2125623i bk4: 372a 2125902i bk5: 344a 2125948i bk6: 376a 2125712i bk7: 424a 2125172i bk8: 416a 2125138i bk9: 420a 2124558i bk10: 444a 2124911i bk11: 420a 2124328i bk12: 392a 2125062i bk13: 396a 2124881i bk14: 372a 2125409i bk15: 380a 2124819i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0731452
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2129381 n_nop=2122363 n_act=510 n_pre=494 n_req=1649 n_rd=5820 n_write=194 bw_util=0.005649
n_activity=24465 dram_eff=0.4916
bk0: 304a 2125354i bk1: 288a 2125323i bk2: 288a 2126531i bk3: 320a 2126148i bk4: 388a 2126203i bk5: 360a 2126512i bk6: 372a 2125543i bk7: 372a 2125186i bk8: 376a 2125058i bk9: 412a 2125334i bk10: 404a 2124953i bk11: 432a 2125226i bk12: 392a 2125559i bk13: 396a 2125214i bk14: 352a 2125364i bk15: 364a 2124858i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0570664
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2129381 n_nop=2122216 n_act=477 n_pre=461 n_req=1703 n_rd=6032 n_write=195 bw_util=0.005849
n_activity=24612 dram_eff=0.506
bk0: 320a 2125318i bk1: 308a 2125627i bk2: 320a 2126368i bk3: 328a 2125688i bk4: 360a 2125925i bk5: 384a 2125658i bk6: 408a 2125387i bk7: 400a 2124670i bk8: 432a 2124868i bk9: 452a 2124491i bk10: 428a 2124779i bk11: 432a 2124756i bk12: 388a 2125137i bk13: 356a 2125049i bk14: 368a 2124983i bk15: 348a 2124977i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0735096
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2129381 n_nop=2122281 n_act=495 n_pre=479 n_req=1680 n_rd=5928 n_write=198 bw_util=0.005754
n_activity=25123 dram_eff=0.4877
bk0: 316a 2125113i bk1: 320a 2124778i bk2: 332a 2125303i bk3: 308a 2125928i bk4: 392a 2125725i bk5: 332a 2126064i bk6: 408a 2124837i bk7: 392a 2124757i bk8: 432a 2124830i bk9: 424a 2124713i bk10: 440a 2124257i bk11: 380a 2124708i bk12: 384a 2125121i bk13: 384a 2125004i bk14: 340a 2125141i bk15: 344a 2125135i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0723238
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2129381 n_nop=2122297 n_act=510 n_pre=494 n_req=1673 n_rd=5876 n_write=204 bw_util=0.005711
n_activity=25146 dram_eff=0.4836
bk0: 328a 2125615i bk1: 308a 2125975i bk2: 308a 2126388i bk3: 308a 2126233i bk4: 348a 2126476i bk5: 384a 2126001i bk6: 408a 2125268i bk7: 412a 2124827i bk8: 388a 2124982i bk9: 416a 2124839i bk10: 424a 2125018i bk11: 396a 2124708i bk12: 376a 2125323i bk13: 408a 2124667i bk14: 328a 2125605i bk15: 336a 2125168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0516751
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2129381 n_nop=2122417 n_act=488 n_pre=472 n_req=1651 n_rd=5804 n_write=200 bw_util=0.005639
n_activity=24348 dram_eff=0.4932
bk0: 304a 2125360i bk1: 320a 2125279i bk2: 308a 2125385i bk3: 320a 2125290i bk4: 348a 2126119i bk5: 368a 2125742i bk6: 412a 2125093i bk7: 380a 2124733i bk8: 384a 2125081i bk9: 396a 2124527i bk10: 436a 2124401i bk11: 420a 2123786i bk12: 376a 2124980i bk13: 356a 2124949i bk14: 336a 2125462i bk15: 340a 2125144i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0653941
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2129381 n_nop=2122137 n_act=519 n_pre=503 n_req=1704 n_rd=6024 n_write=198 bw_util=0.005844
n_activity=25433 dram_eff=0.4893
bk0: 324a 2125137i bk1: 328a 2125071i bk2: 340a 2125590i bk3: 320a 2125679i bk4: 380a 2125926i bk5: 368a 2125948i bk6: 404a 2125082i bk7: 424a 2125340i bk8: 432a 2125008i bk9: 404a 2124686i bk10: 428a 2125471i bk11: 428a 2124421i bk12: 360a 2125374i bk13: 372a 2125051i bk14: 368a 2125093i bk15: 344a 2125005i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0597878

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19766, Miss = 751, Miss_rate = 0.038, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[1]: Access = 19807, Miss = 755, Miss_rate = 0.038, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[2]: Access = 19726, Miss = 750, Miss_rate = 0.038, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[3]: Access = 19603, Miss = 738, Miss_rate = 0.038, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[4]: Access = 19548, Miss = 766, Miss_rate = 0.039, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[5]: Access = 19899, Miss = 756, Miss_rate = 0.038, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[6]: Access = 20020, Miss = 757, Miss_rate = 0.038, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[7]: Access = 19705, Miss = 744, Miss_rate = 0.038, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[8]: Access = 19595, Miss = 754, Miss_rate = 0.038, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[9]: Access = 19815, Miss = 758, Miss_rate = 0.038, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[10]: Access = 19168, Miss = 719, Miss_rate = 0.038, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[11]: Access = 19671, Miss = 736, Miss_rate = 0.037, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[12]: Access = 20040, Miss = 756, Miss_rate = 0.038, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[13]: Access = 19772, Miss = 752, Miss_rate = 0.038, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[14]: Access = 19887, Miss = 761, Miss_rate = 0.038, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[15]: Access = 19673, Miss = 721, Miss_rate = 0.037, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[16]: Access = 25237, Miss = 727, Miss_rate = 0.029, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[17]: Access = 20210, Miss = 742, Miss_rate = 0.037, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[18]: Access = 19570, Miss = 726, Miss_rate = 0.037, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[19]: Access = 19397, Miss = 725, Miss_rate = 0.037, Pending_hits = 152, Reservation_fails = 2
L2_cache_bank[20]: Access = 19641, Miss = 759, Miss_rate = 0.039, Pending_hits = 139, Reservation_fails = 2
L2_cache_bank[21]: Access = 19587, Miss = 747, Miss_rate = 0.038, Pending_hits = 151, Reservation_fails = 0
L2_total_cache_accesses = 439337
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0373
L2_total_cache_pending_hits = 3399
L2_total_cache_reservation_fails = 4
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274484
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3139
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 145010
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 115
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 291960
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 147181
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=870452
icnt_total_pkts_simt_to_mem=586570
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 75.9631
	minimum = 6
	maximum = 588
Network latency average = 40.969
	minimum = 6
	maximum = 338
Slowest packet = 861220
Flit latency average = 50.986
	minimum = 6
	maximum = 337
Slowest flit = 1434295
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0484734
	minimum = 0.0378698 (at node 1)
	maximum = 0.286391 (at node 44)
Accepted packet rate average = 0.0484734
	minimum = 0.0378698 (at node 1)
	maximum = 0.286391 (at node 44)
Injected flit rate average = 0.0727101
	minimum = 0.0544379 (at node 46)
	maximum = 0.297278 (at node 44)
Accepted flit rate average= 0.0727101
	minimum = 0.0454438 (at node 1)
	maximum = 0.561893 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.4221 (12 samples)
	minimum = 6 (12 samples)
	maximum = 298.333 (12 samples)
Network latency average = 20.1613 (12 samples)
	minimum = 6 (12 samples)
	maximum = 213.417 (12 samples)
Flit latency average = 21.8026 (12 samples)
	minimum = 6 (12 samples)
	maximum = 212.667 (12 samples)
Fragmentation average = 0.00461576 (12 samples)
	minimum = 0 (12 samples)
	maximum = 53.25 (12 samples)
Injected packet rate average = 0.0233748 (12 samples)
	minimum = 0.01724 (12 samples)
	maximum = 0.0829327 (12 samples)
Accepted packet rate average = 0.0233748 (12 samples)
	minimum = 0.01724 (12 samples)
	maximum = 0.0829327 (12 samples)
Injected flit rate average = 0.0362978 (12 samples)
	minimum = 0.0232686 (12 samples)
	maximum = 0.101935 (12 samples)
Accepted flit rate average = 0.0362978 (12 samples)
	minimum = 0.0256426 (12 samples)
	maximum = 0.158135 (12 samples)
Injected packet size average = 1.55286 (12 samples)
Accepted packet size average = 1.55286 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 42 min, 45 sec (2565 sec)
gpgpu_simulation_rate = 6394 (inst/sec)
gpgpu_simulation_rate = 1497 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 134235
gpu_sim_insn = 4962251
gpu_ipc =      36.9669
gpu_tot_sim_cycle = 4201930
gpu_tot_sim_insn = 21363872
gpu_tot_ipc =       5.0843
gpu_tot_issued_cta = 1664
max_total_param_size = 0
gpu_stall_dramfull = 654241
gpu_stall_icnt2sh    = 2380476
partiton_reqs_in_parallel = 2460227
partiton_reqs_in_parallel_total    = 25067796
partiton_level_parallism =      18.3278
partiton_level_parallism_total  =       6.5513
partiton_reqs_in_parallel_util = 2460227
partiton_reqs_in_parallel_util_total    = 25067796
gpu_sim_cycle_parition_util = 134036
gpu_tot_sim_cycle_parition_util    = 1146609
partiton_level_parallism_util =      18.3550
partiton_level_parallism_util_total  =      21.4954
partiton_replys_in_parallel = 523678
partiton_replys_in_parallel_total    = 439337
L2_BW  =     369.7716 GB/Sec
L2_BW_total  =      21.7230 GB/Sec
gpu_total_sim_rate=6845

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 972222
	L1I_total_cache_misses = 5451
	L1I_total_cache_miss_rate = 0.0056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 161792
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0111
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 160000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 966771
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5451
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 161792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 972222
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1701, 1853, 1516, 1851, 1870, 1754, 2020, 1901, 1723, 2051, 1614, 1600, 1540, 1782, 1640, 1607, 976, 912, 1089, 805, 1040, 1055, 841, 880, 911, 995, 819, 1072, 1134, 1179, 930, 868, 1253, 834, 1022, 1404, 961, 1024, 1521, 1125, 941, 1045, 1034, 1074, 1038, 969, 1094, 1072, 1094, 1160, 806, 1146, 1028, 1247, 996, 837, 980, 906, 1110, 939, 834, 838, 920, 1083, 
gpgpu_n_tot_thrd_icount = 59041056
gpgpu_n_tot_w_icount = 1845033
gpgpu_n_stall_shd_mem = 2708245
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 685648
gpgpu_n_mem_write_global = 277171
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1883338
gpgpu_n_store_insn = 467890
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5177344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2679085
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 24274
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3358467	W0_Idle:38870332	W0_Scoreboard:20890970	W1:426153	W2:205478	W3:144556	W4:117119	W5:90060	W6:60216	W7:42045	W8:25895	W9:19274	W10:15970	W11:16988	W12:18993	W13:23256	W14:23392	W15:26852	W16:24314	W17:20319	W18:15277	W19:8956	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:507904
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5485184 {8:685648,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11090904 {40:277118,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41248544 {40:519317,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2217368 {8:277171,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1134 
maxdqlatency = 0 
maxmflatency = 189201 
averagemflatency = 663 
max_icnt2mem_latency = 188970 
max_icnt2sh_latency = 4197744 
mrq_lat_table:14329 	326 	455 	1429 	1035 	1179 	1364 	1126 	683 	213 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	741820 	195244 	5146 	3842 	1428 	859 	3214 	6132 	4783 	312 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	196822 	57003 	316579 	168769 	84299 	107146 	10282 	3424 	2049 	1340 	843 	3214 	6087 	4773 	312 	67 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	156492 	167504 	312155 	43605 	5808 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1786 	275109 	123 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	844 	103 	64 	34 	15 	12 	22 	17 	13 	15 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        16        10        16        12        14        16        16        14        17        14        14        16        16 
dram[1]:        17        16        15        16        17        11        21        12        14        16        22        21        13        10        16        16 
dram[2]:        16        16        17        15        10        12        17        10        12        12        16        12        16        15        16        16 
dram[3]:        16        16        16        16        13        11        10        11         8        12        14        16        17        12        16        16 
dram[4]:        16        16        15        15        19         8        14        14        18        12        13        16        18        13        16        16 
dram[5]:        16        16        15        15        12         9        12         8        12        18        17        12        15        13        16        10 
dram[6]:        16        16        15        15        12        19         8        20        20        10        17        23        18        16        16        16 
dram[7]:        17        16        16        14        12         8        11        13        16        12        14        14        20        19        16        16 
dram[8]:        16        16        15        14        20         9        17         9        10        14        10        11        20        16        16        16 
dram[9]:        16        16        15        16        10        12        10        16        13        15        17        17        25        14        16        16 
dram[10]:        17        16        14        14        10        11        12        10        14        20        23        12        17        12        16        16 
maximum service time to same row:
dram[0]:     61666    108480     64576    231669    198257     80383    257205    258744    156434     83418    103762    141447    118240    114410    113776     95224 
dram[1]:    333921     37864    390526     34190    143999    112156    176470    132063    198370    392977    203376     66435    119744     76119    350613     72949 
dram[2]:     48537     48437     64573    118995     79258    217261    137073    235030     84581    190550     82879     54963    259908    104269    172335     74216 
dram[3]:     64140     47914    118989     54104    137001     79922    137920    201571     89842    186402     59677    120780    105250    103511     45537    244274 
dram[4]:     46479     61049     40771     63205    290897    349304    346458    256916    185487    191458    131814    126103    102572    275025     66695     43855 
dram[5]:     34068     37882    118985    202456    176961    107588    203416    260838     88186    184008    190387    119000    199872    147171     58497     78383 
dram[6]:     34043     43341     81090     39991     59935     60015    136704    385838    350265     85138    259062     72281    167187     89893    140304     47032 
dram[7]:    118967     37884     53444     52966    233968    149345    138032    128376    189904     79858    120991     92819    144785    143706    289887     45874 
dram[8]:     87300     31305     37935     58553    114923    259498    155579    351381    151360    189822    118192     89681    147781    146352     12791    263020 
dram[9]:     63942     52950     56631     90593     82036    371072     63873     80140     65107    191454     74211     93942    131078    115018    262817    105556 
dram[10]:     52955     57374     51012     55432    142995    192940    180383    193894     84979     57373     84128     89729     92336     85085    133972    182908 
average row accesses per activate:
dram[0]:  2.552632  2.694444  2.828571  2.750000  3.459460  3.685714  2.705882  2.760000  3.063830  2.773585  3.318182  3.173913  3.093023  3.116279  2.857143  3.157895 
dram[1]:  2.621622  2.232558  3.379310  3.920000  3.225000  2.931818  3.390244  2.603774  2.716981  2.843137  2.862745  3.465116  3.166667  3.045455  3.051282  2.926829 
dram[2]:  3.200000  3.428571  3.000000  3.266667  3.000000  3.146342  2.527273  2.421053  2.543860  2.571429  3.769231  3.318182  4.466667  3.410256  3.157895  2.857143 
dram[3]:  3.555556  3.096774  2.414634  3.379310  3.714286  3.047619  2.957447  2.421053  2.880000  3.085106  3.130435  3.891892  3.045455  3.093023  2.790698  3.333333 
dram[4]:  3.096774  3.555556  3.062500  2.800000  3.394737  2.560000  2.464286  2.875000  2.754717  2.618182  3.295455  2.979167  3.045455  3.594594  3.843750  3.558824 
dram[5]:  2.742857  3.096774  2.512820  3.266667  2.782609  3.282051  2.816327  2.300000  2.880000  3.177778  2.920000  3.266667  3.268293  3.093023  3.270270  3.025000 
dram[6]:  2.909091  2.341463  3.193548  3.333333  2.844445  3.394737  2.875000  3.136364  3.348837  3.222222  3.918919  3.769231  3.069767  3.093023  3.270270  3.050000 
dram[7]:  3.464286  2.823529  3.846154  2.777778  3.047619  2.723404  2.780000  2.937500  3.200000  3.130435  3.063830  3.272727  3.069767  2.833333  2.553191  3.277778 
dram[8]:  2.742857  3.000000  3.448276  2.222222  2.931818  2.844445  2.895833  2.413793  2.526316  3.195652  2.900000  3.318182  3.564103  3.594594  2.767442  2.565217 
dram[9]:  2.594594  2.823529  3.225806  2.729730  3.200000  2.976744  2.725490  2.711539  3.085106  3.152174  4.393939  3.769231  3.243902  3.045455  2.313725  2.448980 
dram[10]:  2.939394  3.096774  3.225806  2.631579  2.666667  3.047619  2.500000  2.592592  2.880000  3.063830  3.769231  3.266667  2.770833  3.800000  3.025641  2.458333 
average row locality = 22141/7372 = 3.003391
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       116       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       107       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       127       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       127       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       111       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       115       107       107 
total reads: 19970
bank skew: 128/96 = 1.33
chip skew: 1818/1813 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        16        17        16        16        16        19        18        18        16        18        12        12 
dram[1]:         1         0         1         1        17        17        17        16        16        17        18        21        16        17        12        12 
dram[2]:         0         0         2         1        17        17        17        16        17        16        19        18        17        16        12        12 
dram[3]:         0         0         2         1        18        16        17        16        16        17        16        16        17        16        12        12 
dram[4]:         0         0         1         1        17        16        16        16        18        16        17        16        18        17        14        12 
dram[5]:         0         0         1         1        16        16        16        16        16        16        18        19        18        17        12        12 
dram[6]:         0         0         1         2        16        17        16        16        16        17        17        19        16        17        12        13 
dram[7]:         1         0         2         2        17        16        17        19        16        16        16        16        16        20        13        11 
dram[8]:         0         0         2         2        17        16        17        18        16        19        17        18        22        17        12        11 
dram[9]:         0         0         2         3        16        16        16        18        17        17        17        19        17        18        11        13 
dram[10]:         1         0         2         2        16        16        17        17        16        16        19        19        17        18        11        11 
total reads: 2171
min_bank_accesses = 0!
chip skew: 204/192 = 1.06
average mf latency per bank:
dram[0]:      32896     33100     36722     42170     34908     35319     29240     30722     21209     26595     28992     29147     22615     23975     21301     21345
dram[1]:      34337     33392     37072     37787     40313     37719     28698     30383     19727     21678     31437     29691     21926     21032     21767     21184
dram[2]:      31003     32500     39860     40096     37633     36321     29538     28546     20823     23042     29958     29730     21282     22800     23005     22143
dram[3]:      31013     32134     38118     40118     37957     37503     34567     30812     21963     24648     31545     28911     23291     22297     21235     21854
dram[4]:      30316     30838     39319     40165     33581     35436     30328     29589     21404     22190     28614     33264     24087     22044     21501     21243
dram[5]:      31367     30560     40203     40162     38444     35657     27594     30166     20252     22690     33282     32669     21165     20311     19933     22477
dram[6]:      32107     30605     41630     38710     35813     35247     29240     28430     22620     25682     28875     31747     21416     23749     21360     20889
dram[7]:      35322     31984     38952     38317     36934     34697     30272     29686     24431     22376     29009     25364     21589     22139     21596     21861
dram[8]:      33757     32238     39130     39566     36050     39199     29418     27486     24746     20895     29366     26793     27367     20421     21929     21749
dram[9]:      30899     30805     35456     36259     37223     34780     30436     26131     22550     23011     33205     30959     20383     20224     22277     23168
dram[10]:      33035     34298     38913     38549     39636     37213     29783     27928     24889     21196     33574     30713     19166     20728     24165     25863
maximum mf latency per bank:
dram[0]:      72600    138525     39285    146476     56657     78802     55766    118423    187631    188454     91955    137013    108838    108845     54844     54288
dram[1]:      74594     72670     42456     42618    137775    122926     97283     55337    131938     85223     97012     89360     85403     87900     54316     54438
dram[2]:      51160     64015    118503    137777    118498     55667     97293     97297     70363    182595    108819     97042    110727    107152    118675     72561
dram[3]:      64056     52384    118390     45396    137774     78804    181161    150862    188832    184302     89299     89394    107170    108825     54395     54147
dram[4]:      52373     64012     45541     45460     54171     54319    134021     56512    166236    151710     88547    107289    108827    118434     72656     54122
dram[5]:      52487     53484    118610     63899    134218     56252     56514    134230    132362    189201    137662    108836    107318     87745     54297     70713
dram[6]:      53352     53417     74597     45304     56262     56475     97343     56051     97435    184294     88931     97046     89230    102102     72588     53584
dram[7]:     118723     63987     63991     64003     56336     56515    179667    134133    189005     83031     88007     88242    102097     98101     64026     53188
dram[8]:      72525     51606     45502     63859    118322    134135     55373     55411    183076    182263    118788    108823     89335     86199     53328     54703
dram[9]:      64048     64045     40064     39671    134223     56595    144381     83027    153294    182842    137658     89389     97036    107169    109056    104965
dram[10]:      74599     63901     39526     39478    137773     78798    183363    150424    182036     82871    107272    108831     70731     87688    109055    109056
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2378634 n_nop=2369837 n_act=675 n_pre=659 n_req=2015 n_rd=7264 n_write=199 bw_util=0.006275
n_activity=34514 dram_eff=0.4325
bk0: 388a 2374397i bk1: 384a 2374175i bk2: 388a 2375173i bk3: 388a 2375031i bk4: 448a 2375045i bk5: 448a 2374624i bk6: 488a 2373915i bk7: 488a 2373667i bk8: 512a 2373514i bk9: 512a 2373312i bk10: 512a 2373221i bk11: 512a 2373123i bk12: 468a 2373755i bk13: 464a 2373456i bk14: 432a 2373770i bk15: 432a 2373755i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0622071
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2378634 n_nop=2369839 n_act=676 n_pre=660 n_req=2014 n_rd=7260 n_write=199 bw_util=0.006272
n_activity=34487 dram_eff=0.4326
bk0: 384a 2374091i bk1: 384a 2374010i bk2: 388a 2375085i bk3: 388a 2374961i bk4: 448a 2375110i bk5: 448a 2374907i bk6: 488a 2373980i bk7: 488a 2373888i bk8: 512a 2373630i bk9: 512a 2373297i bk10: 512a 2373773i bk11: 512a 2373675i bk12: 468a 2374181i bk13: 468a 2373739i bk14: 428a 2373971i bk15: 432a 2373574i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0590061
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2378634 n_nop=2369865 n_act=662 n_pre=646 n_req=2013 n_rd=7264 n_write=197 bw_util=0.006273
n_activity=33686 dram_eff=0.443
bk0: 384a 2374207i bk1: 384a 2374070i bk2: 388a 2374414i bk3: 388a 2374514i bk4: 448a 2374708i bk5: 448a 2374654i bk6: 488a 2373738i bk7: 488a 2373622i bk8: 512a 2373431i bk9: 512a 2372989i bk10: 512a 2373436i bk11: 512a 2373364i bk12: 468a 2373805i bk13: 468a 2374038i bk14: 432a 2374502i bk15: 432a 2373488i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0612852
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2378634 n_nop=2369884 n_act=655 n_pre=639 n_req=2008 n_rd=7264 n_write=192 bw_util=0.006269
n_activity=34307 dram_eff=0.4347
bk0: 384a 2375229i bk1: 384a 2374874i bk2: 388a 2375201i bk3: 388a 2375652i bk4: 448a 2375270i bk5: 448a 2375051i bk6: 488a 2374800i bk7: 488a 2373870i bk8: 512a 2373373i bk9: 512a 2373449i bk10: 512a 2373824i bk11: 512a 2373813i bk12: 468a 2373785i bk13: 468a 2373851i bk14: 432a 2374232i bk15: 432a 2374229i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0424458
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2378634 n_nop=2369867 n_act=664 n_pre=648 n_req=2010 n_rd=7260 n_write=195 bw_util=0.006268
n_activity=34541 dram_eff=0.4317
bk0: 384a 2374103i bk1: 384a 2374105i bk2: 388a 2375026i bk3: 388a 2374638i bk4: 448a 2374811i bk5: 448a 2374676i bk6: 488a 2374342i bk7: 488a 2374059i bk8: 512a 2373877i bk9: 512a 2373251i bk10: 512a 2373835i bk11: 508a 2373101i bk12: 464a 2373942i bk13: 464a 2373756i bk14: 436a 2374363i bk15: 436a 2373709i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0655574
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2378634 n_nop=2369836 n_act=680 n_pre=664 n_req=2009 n_rd=7260 n_write=194 bw_util=0.006267
n_activity=34513 dram_eff=0.432
bk0: 384a 2374204i bk1: 384a 2374190i bk2: 388a 2375273i bk3: 388a 2375109i bk4: 448a 2375071i bk5: 448a 2375340i bk6: 488a 2374283i bk7: 488a 2373892i bk8: 512a 2373642i bk9: 508a 2374079i bk10: 512a 2373685i bk11: 512a 2374175i bk12: 464a 2374381i bk13: 464a 2374075i bk14: 436a 2374157i bk15: 436a 2373772i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0511722
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2378634 n_nop=2369909 n_act=637 n_pre=621 n_req=2013 n_rd=7272 n_write=195 bw_util=0.006278
n_activity=33925 dram_eff=0.4402
bk0: 384a 2374236i bk1: 384a 2374482i bk2: 392a 2375296i bk3: 392a 2374531i bk4: 448a 2374704i bk5: 448a 2374572i bk6: 488a 2374173i bk7: 488a 2373578i bk8: 512a 2373638i bk9: 512a 2373378i bk10: 512a 2373751i bk11: 512a 2373656i bk12: 464a 2373952i bk13: 464a 2373689i bk14: 436a 2373893i bk15: 436a 2373852i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0658655
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2378634 n_nop=2369866 n_act=667 n_pre=651 n_req=2011 n_rd=7252 n_write=198 bw_util=0.006264
n_activity=35119 dram_eff=0.4243
bk0: 384a 2374023i bk1: 384a 2373682i bk2: 392a 2374319i bk3: 392a 2374797i bk4: 444a 2374692i bk5: 448a 2374803i bk6: 488a 2373681i bk7: 488a 2373563i bk8: 512a 2373656i bk9: 512a 2373537i bk10: 512a 2373118i bk11: 512a 2373424i bk12: 464a 2373914i bk13: 464a 2373740i bk14: 428a 2373873i bk15: 428a 2373874i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0648477
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2378634 n_nop=2369790 n_act=698 n_pre=682 n_req=2019 n_rd=7260 n_write=204 bw_util=0.006276
n_activity=35389 dram_eff=0.4218
bk0: 384a 2374559i bk1: 384a 2374910i bk2: 392a 2375320i bk3: 392a 2375038i bk4: 448a 2375210i bk5: 448a 2374928i bk6: 488a 2374101i bk7: 488a 2373665i bk8: 512a 2373595i bk9: 512a 2373429i bk10: 512a 2373854i bk11: 512a 2373392i bk12: 468a 2374109i bk13: 464a 2373568i bk14: 428a 2374260i bk15: 428a 2373805i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0463661
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2378634 n_nop=2369836 n_act=675 n_pre=659 n_req=2016 n_rd=7264 n_write=200 bw_util=0.006276
n_activity=34956 dram_eff=0.4271
bk0: 384a 2374227i bk1: 384a 2374224i bk2: 392a 2374288i bk3: 392a 2374132i bk4: 448a 2374971i bk5: 448a 2374597i bk6: 492a 2373895i bk7: 492a 2373288i bk8: 512a 2373581i bk9: 512a 2373204i bk10: 512a 2373372i bk11: 512a 2372699i bk12: 464a 2373653i bk13: 464a 2373626i bk14: 428a 2374158i bk15: 428a 2373864i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0586034
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2378634 n_nop=2369824 n_act=684 n_pre=668 n_req=2013 n_rd=7260 n_write=198 bw_util=0.006271
n_activity=34413 dram_eff=0.4334
bk0: 384a 2374169i bk1: 384a 2374138i bk2: 392a 2374562i bk3: 392a 2374535i bk4: 448a 2374859i bk5: 448a 2374782i bk6: 492a 2373725i bk7: 492a 2374125i bk8: 512a 2373783i bk9: 512a 2373363i bk10: 512a 2374273i bk11: 512a 2373260i bk12: 464a 2374008i bk13: 460a 2373889i bk14: 428a 2374018i bk15: 428a 2373850i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0535955

========= L2 cache stats =========
L2_cache_bank[0]: Access = 43614, Miss = 909, Miss_rate = 0.021, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[1]: Access = 43360, Miss = 907, Miss_rate = 0.021, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[2]: Access = 43376, Miss = 907, Miss_rate = 0.021, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[3]: Access = 43241, Miss = 908, Miss_rate = 0.021, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[4]: Access = 43312, Miss = 908, Miss_rate = 0.021, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[5]: Access = 43406, Miss = 908, Miss_rate = 0.021, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[6]: Access = 43734, Miss = 908, Miss_rate = 0.021, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[7]: Access = 43600, Miss = 908, Miss_rate = 0.021, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[8]: Access = 43130, Miss = 908, Miss_rate = 0.021, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[9]: Access = 43710, Miss = 907, Miss_rate = 0.021, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[10]: Access = 42758, Miss = 908, Miss_rate = 0.021, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[11]: Access = 43662, Miss = 907, Miss_rate = 0.021, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[12]: Access = 44480, Miss = 909, Miss_rate = 0.020, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[13]: Access = 43975, Miss = 909, Miss_rate = 0.021, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[14]: Access = 43769, Miss = 906, Miss_rate = 0.021, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[15]: Access = 43673, Miss = 907, Miss_rate = 0.021, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[16]: Access = 49294, Miss = 908, Miss_rate = 0.018, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[17]: Access = 44137, Miss = 907, Miss_rate = 0.021, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[18]: Access = 42823, Miss = 908, Miss_rate = 0.021, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[19]: Access = 43091, Miss = 908, Miss_rate = 0.021, Pending_hits = 158, Reservation_fails = 2
L2_cache_bank[20]: Access = 43422, Miss = 908, Miss_rate = 0.021, Pending_hits = 140, Reservation_fails = 2
L2_cache_bank[21]: Access = 43448, Miss = 907, Miss_rate = 0.021, Pending_hits = 155, Reservation_fails = 0
L2_total_cache_accesses = 963015
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0207
L2_total_cache_pending_hits = 3479
L2_total_cache_reservation_fails = 4
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 664522
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3219
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 275000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 115
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 685648
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 277171
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.048
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2081348
icnt_total_pkts_simt_to_mem=1240313
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 67.8559
	minimum = 6
	maximum = 783
Network latency average = 37.824
	minimum = 6
	maximum = 651
Slowest packet = 887331
Flit latency average = 30.9166
	minimum = 6
	maximum = 651
Slowest flit = 2466975
Fragmentation average = 0.0667404
	minimum = 0
	maximum = 505
Injected packet rate average = 0.0780246
	minimum = 0.0578356 (at node 11)
	maximum = 0.0942794 (at node 26)
Accepted packet rate average = 0.0780246
	minimum = 0.0578356 (at node 11)
	maximum = 0.0942794 (at node 26)
Injected flit rate average = 0.13891
	minimum = 0.0719937 (at node 11)
	maximum = 0.209947 (at node 40)
Accepted flit rate average= 0.13891
	minimum = 0.107648 (at node 46)
	maximum = 0.218339 (at node 26)
Injected packet length average = 1.78033
Accepted packet length average = 1.78033
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.1477 (13 samples)
	minimum = 6 (13 samples)
	maximum = 335.615 (13 samples)
Network latency average = 21.52 (13 samples)
	minimum = 6 (13 samples)
	maximum = 247.077 (13 samples)
Flit latency average = 22.5037 (13 samples)
	minimum = 6 (13 samples)
	maximum = 246.385 (13 samples)
Fragmentation average = 0.00939458 (13 samples)
	minimum = 0 (13 samples)
	maximum = 88 (13 samples)
Injected packet rate average = 0.0275787 (13 samples)
	minimum = 0.0203628 (13 samples)
	maximum = 0.0838056 (13 samples)
Accepted packet rate average = 0.0275787 (13 samples)
	minimum = 0.0203628 (13 samples)
	maximum = 0.0838056 (13 samples)
Injected flit rate average = 0.044191 (13 samples)
	minimum = 0.0270166 (13 samples)
	maximum = 0.110243 (13 samples)
Accepted flit rate average = 0.044191 (13 samples)
	minimum = 0.0319507 (13 samples)
	maximum = 0.162766 (13 samples)
Injected packet size average = 1.60236 (13 samples)
Accepted packet size average = 1.60236 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 52 min, 1 sec (3121 sec)
gpgpu_simulation_rate = 6845 (inst/sec)
gpgpu_simulation_rate = 1346 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 4478
gpu_sim_insn = 1323702
gpu_ipc =     295.6012
gpu_tot_sim_cycle = 4428558
gpu_tot_sim_insn = 22687574
gpu_tot_ipc =       5.1230
gpu_tot_issued_cta = 1792
max_total_param_size = 0
gpu_stall_dramfull = 654241
gpu_stall_icnt2sh    = 2380483
partiton_reqs_in_parallel = 98516
partiton_reqs_in_parallel_total    = 27528023
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.2383
partiton_reqs_in_parallel_util = 98516
partiton_reqs_in_parallel_util_total    = 27528023
gpu_sim_cycle_parition_util = 4478
gpu_tot_sim_cycle_parition_util    = 1280645
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.4972
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 963015
L2_BW  =     216.7459 GB/Sec
L2_BW_total  =      20.8305 GB/Sec
gpu_total_sim_rate=7216

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1002942
	L1I_total_cache_misses = 5451
	L1I_total_cache_miss_rate = 0.0054
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 172032
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0104
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 170240
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 997491
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5451
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 172032
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1002942
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1773, 1925, 1588, 1923, 1942, 1826, 2092, 1973, 1795, 2123, 1686, 1672, 1612, 1854, 1712, 1679, 1048, 984, 1161, 877, 1112, 1127, 913, 952, 983, 1067, 891, 1144, 1206, 1251, 1002, 940, 1289, 870, 1058, 1440, 997, 1060, 1557, 1161, 977, 1081, 1070, 1110, 1074, 1005, 1130, 1108, 1130, 1196, 842, 1182, 1064, 1283, 1032, 873, 1016, 942, 1146, 975, 870, 874, 956, 1119, 
gpgpu_n_tot_thrd_icount = 60941600
gpgpu_n_tot_w_icount = 1904425
gpgpu_n_stall_shd_mem = 2785646
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 687696
gpgpu_n_mem_write_global = 285363
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1948874
gpgpu_n_store_insn = 551726
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5505024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2752608
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 28152
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3467972	W0_Idle:38923138	W0_Scoreboard:20905483	W1:426153	W2:205500	W3:144567	W4:117284	W5:90599	W6:61228	W7:43717	W8:28524	W9:22299	W10:19237	W11:20079	W12:21710	W13:25082	W14:24602	W15:27589	W16:24644	W17:20495	W18:15354	W19:8978	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:544768
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5501568 {8:687696,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11418584 {40:285310,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41330464 {40:521365,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2282904 {8:285363,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1134 
maxdqlatency = 0 
maxmflatency = 189201 
averagemflatency = 660 
max_icnt2mem_latency = 188970 
max_icnt2sh_latency = 4428557 
mrq_lat_table:14329 	326 	455 	1429 	1035 	1179 	1364 	1126 	683 	213 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	749548 	196561 	5405 	4423 	1783 	859 	3214 	6132 	4783 	312 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	198524 	57324 	316930 	170167 	88068 	108570 	10429 	3667 	2663 	1611 	843 	3214 	6087 	4773 	312 	67 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	158169 	167856 	312174 	43605 	5808 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1786 	275109 	8315 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	847 	107 	65 	34 	15 	12 	22 	17 	13 	15 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        16        10        16        12        14        16        16        14        17        14        14        16        16 
dram[1]:        17        16        15        16        17        11        21        12        14        16        22        21        13        10        16        16 
dram[2]:        16        16        17        15        10        12        17        10        12        12        16        12        16        15        16        16 
dram[3]:        16        16        16        16        13        11        10        11         8        12        14        16        17        12        16        16 
dram[4]:        16        16        15        15        19         8        14        14        18        12        13        16        18        13        16        16 
dram[5]:        16        16        15        15        12         9        12         8        12        18        17        12        15        13        16        10 
dram[6]:        16        16        15        15        12        19         8        20        20        10        17        23        18        16        16        16 
dram[7]:        17        16        16        14        12         8        11        13        16        12        14        14        20        19        16        16 
dram[8]:        16        16        15        14        20         9        17         9        10        14        10        11        20        16        16        16 
dram[9]:        16        16        15        16        10        12        10        16        13        15        17        17        25        14        16        16 
dram[10]:        17        16        14        14        10        11        12        10        14        20        23        12        17        12        16        16 
maximum service time to same row:
dram[0]:     61666    108480     64576    231669    198257     80383    257205    258744    156434     83418    103762    141447    118240    114410    113776     95224 
dram[1]:    333921     37864    390526     34190    143999    112156    176470    132063    198370    392977    203376     66435    119744     76119    350613     72949 
dram[2]:     48537     48437     64573    118995     79258    217261    137073    235030     84581    190550     82879     54963    259908    104269    172335     74216 
dram[3]:     64140     47914    118989     54104    137001     79922    137920    201571     89842    186402     59677    120780    105250    103511     45537    244274 
dram[4]:     46479     61049     40771     63205    290897    349304    346458    256916    185487    191458    131814    126103    102572    275025     66695     43855 
dram[5]:     34068     37882    118985    202456    176961    107588    203416    260838     88186    184008    190387    119000    199872    147171     58497     78383 
dram[6]:     34043     43341     81090     39991     59935     60015    136704    385838    350265     85138    259062     72281    167187     89893    140304     47032 
dram[7]:    118967     37884     53444     52966    233968    149345    138032    128376    189904     79858    120991     92819    144785    143706    289887     45874 
dram[8]:     87300     31305     37935     58553    114923    259498    155579    351381    151360    189822    118192     89681    147781    146352     12791    263020 
dram[9]:     63942     52950     56631     90593     82036    371072     63873     80140     65107    191454     74211     93942    131078    115018    262817    105556 
dram[10]:     52955     57374     51012     55432    142995    192940    180383    193894     84979     57373     84128     89729     92336     85085    133972    182908 
average row accesses per activate:
dram[0]:  2.552632  2.694444  2.828571  2.750000  3.459460  3.685714  2.705882  2.760000  3.063830  2.773585  3.318182  3.173913  3.093023  3.116279  2.857143  3.157895 
dram[1]:  2.621622  2.232558  3.379310  3.920000  3.225000  2.931818  3.390244  2.603774  2.716981  2.843137  2.862745  3.465116  3.166667  3.045455  3.051282  2.926829 
dram[2]:  3.200000  3.428571  3.000000  3.266667  3.000000  3.146342  2.527273  2.421053  2.543860  2.571429  3.769231  3.318182  4.466667  3.410256  3.157895  2.857143 
dram[3]:  3.555556  3.096774  2.414634  3.379310  3.714286  3.047619  2.957447  2.421053  2.880000  3.085106  3.130435  3.891892  3.045455  3.093023  2.790698  3.333333 
dram[4]:  3.096774  3.555556  3.062500  2.800000  3.394737  2.560000  2.464286  2.875000  2.754717  2.618182  3.295455  2.979167  3.045455  3.594594  3.843750  3.558824 
dram[5]:  2.742857  3.096774  2.512820  3.266667  2.782609  3.282051  2.816327  2.300000  2.880000  3.177778  2.920000  3.266667  3.268293  3.093023  3.270270  3.025000 
dram[6]:  2.909091  2.341463  3.193548  3.333333  2.844445  3.394737  2.875000  3.136364  3.348837  3.222222  3.918919  3.769231  3.069767  3.093023  3.270270  3.050000 
dram[7]:  3.464286  2.823529  3.846154  2.777778  3.047619  2.723404  2.780000  2.937500  3.200000  3.130435  3.063830  3.272727  3.069767  2.833333  2.553191  3.277778 
dram[8]:  2.742857  3.000000  3.448276  2.222222  2.931818  2.844445  2.895833  2.413793  2.526316  3.195652  2.900000  3.318182  3.564103  3.594594  2.767442  2.565217 
dram[9]:  2.594594  2.823529  3.225806  2.729730  3.200000  2.976744  2.725490  2.711539  3.085106  3.152174  4.393939  3.769231  3.243902  3.045455  2.313725  2.448980 
dram[10]:  2.939394  3.096774  3.225806  2.631579  2.666667  3.047619  2.500000  2.592592  2.880000  3.063830  3.769231  3.266667  2.770833  3.800000  3.025641  2.458333 
average row locality = 22141/7372 = 3.003391
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       116       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       107       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       127       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       127       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       111       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       115       107       107 
total reads: 19970
bank skew: 128/96 = 1.33
chip skew: 1818/1813 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        16        17        16        16        16        19        18        18        16        18        12        12 
dram[1]:         1         0         1         1        17        17        17        16        16        17        18        21        16        17        12        12 
dram[2]:         0         0         2         1        17        17        17        16        17        16        19        18        17        16        12        12 
dram[3]:         0         0         2         1        18        16        17        16        16        17        16        16        17        16        12        12 
dram[4]:         0         0         1         1        17        16        16        16        18        16        17        16        18        17        14        12 
dram[5]:         0         0         1         1        16        16        16        16        16        16        18        19        18        17        12        12 
dram[6]:         0         0         1         2        16        17        16        16        16        17        17        19        16        17        12        13 
dram[7]:         1         0         2         2        17        16        17        19        16        16        16        16        16        20        13        11 
dram[8]:         0         0         2         2        17        16        17        18        16        19        17        18        22        17        12        11 
dram[9]:         0         0         2         3        16        16        16        18        17        17        17        19        17        18        11        13 
dram[10]:         1         0         2         2        16        16        17        17        16        16        19        19        17        18        11        11 
total reads: 2171
min_bank_accesses = 0!
chip skew: 204/192 = 1.06
average mf latency per bank:
dram[0]:      33222     33424     36953     42404     35011     35440     29275     30758     21209     26595     28992     29147     22615     23975     21989     21929
dram[1]:      34663     33705     37305     38020     40423     37824     28730     30416     19727     21678     31437     29691     21926     21032     22467     21849
dram[2]:      31339     32822     40089     40328     37740     36428     29570     28579     20823     23042     29958     29730     21282     22800     23783     22796
dram[3]:      31331     32458     38345     40349     38067     37612     34602     30844     21963     24648     31545     28911     23291     22297     21945     22488
dram[4]:      30630     31157     39548     40394     33684     35542     30359     29621     21404     22190     28614     33264     24087     22044     22196     21935
dram[5]:      31710     30877     40458     40408     38557     35763     27627     30198     20252     22690     33282     32669     21165     20311     20570     23050
dram[6]:      32416     30905     41852     38929     35920     35350     29273     28463     22620     25682     28875     31747     21416     23749     22068     21573
dram[7]:      35619     32301     39166     38532     37041     34808     30303     29718     24431     22376     29009     25364     21589     22139     22276     22472
dram[8]:      34100     32576     39389     39821     36185     39322     29454     27520     24746     20895     29366     26793     30810     20421     22668     22436
dram[9]:      31224     31130     35683     36484     37333     34879     30461     26156     22550     23011     33205     30959     20383     20224     22922     23725
dram[10]:      33353     34604     39135     38772     39743     37319     29806     27952     24889     21196     33574     30713     19166     20728     24865     26490
maximum mf latency per bank:
dram[0]:      72600    138525     39285    146476     56657     78802     55766    118423    187631    188454     91955    137013    108838    108845     54844     54288
dram[1]:      74594     72670     42456     42618    137775    122926     97283     55337    131938     85223     97012     89360     85403     87900     54316     54438
dram[2]:      51160     64015    118503    137777    118498     55667     97293     97297     70363    182595    108819     97042    110727    107152    118675     72561
dram[3]:      64056     52384    118390     45396    137774     78804    181161    150862    188832    184302     89299     89394    107170    108825     54395     54147
dram[4]:      52373     64012     45541     45460     54171     54319    134021     56512    166236    151710     88547    107289    108827    118434     72656     54122
dram[5]:      52487     53484    118610     63899    134218     56252     56514    134230    132362    189201    137662    108836    107318     87745     54297     70713
dram[6]:      53352     53417     74597     45304     56262     56475     97343     56051     97435    184294     88931     97046     89230    102102     72588     53584
dram[7]:     118723     63987     63991     64003     56336     56515    179667    134133    189005     83031     88007     88242    102097     98101     64026     53188
dram[8]:      72525     51606     45502     63859    118322    134135     55373     55411    183076    182263    118788    108823     89335     86199     53328     54703
dram[9]:      64048     64045     40064     39671    134223     56595    144381     83027    153294    182842    137658     89389     97036    107169    109056    104965
dram[10]:      74599     63901     39526     39478    137773     78798    183363    150424    182036     82871    107272    108831     70731     87688    109055    109056
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2386948 n_nop=2378151 n_act=675 n_pre=659 n_req=2015 n_rd=7264 n_write=199 bw_util=0.006253
n_activity=34514 dram_eff=0.4325
bk0: 388a 2382711i bk1: 384a 2382489i bk2: 388a 2383487i bk3: 388a 2383345i bk4: 448a 2383359i bk5: 448a 2382938i bk6: 488a 2382229i bk7: 488a 2381981i bk8: 512a 2381828i bk9: 512a 2381626i bk10: 512a 2381535i bk11: 512a 2381437i bk12: 468a 2382069i bk13: 464a 2381770i bk14: 432a 2382084i bk15: 432a 2382069i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0619905
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2386948 n_nop=2378153 n_act=676 n_pre=660 n_req=2014 n_rd=7260 n_write=199 bw_util=0.00625
n_activity=34487 dram_eff=0.4326
bk0: 384a 2382405i bk1: 384a 2382324i bk2: 388a 2383399i bk3: 388a 2383275i bk4: 448a 2383424i bk5: 448a 2383221i bk6: 488a 2382294i bk7: 488a 2382202i bk8: 512a 2381944i bk9: 512a 2381611i bk10: 512a 2382087i bk11: 512a 2381989i bk12: 468a 2382495i bk13: 468a 2382053i bk14: 428a 2382285i bk15: 432a 2381888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0588006
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2386948 n_nop=2378179 n_act=662 n_pre=646 n_req=2013 n_rd=7264 n_write=197 bw_util=0.006251
n_activity=33686 dram_eff=0.443
bk0: 384a 2382521i bk1: 384a 2382384i bk2: 388a 2382728i bk3: 388a 2382828i bk4: 448a 2383022i bk5: 448a 2382968i bk6: 488a 2382052i bk7: 488a 2381936i bk8: 512a 2381745i bk9: 512a 2381303i bk10: 512a 2381750i bk11: 512a 2381678i bk12: 468a 2382119i bk13: 468a 2382352i bk14: 432a 2382816i bk15: 432a 2381802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0610717
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2386948 n_nop=2378198 n_act=655 n_pre=639 n_req=2008 n_rd=7264 n_write=192 bw_util=0.006247
n_activity=34307 dram_eff=0.4347
bk0: 384a 2383543i bk1: 384a 2383188i bk2: 388a 2383515i bk3: 388a 2383966i bk4: 448a 2383584i bk5: 448a 2383365i bk6: 488a 2383114i bk7: 488a 2382184i bk8: 512a 2381687i bk9: 512a 2381763i bk10: 512a 2382138i bk11: 512a 2382127i bk12: 468a 2382099i bk13: 468a 2382165i bk14: 432a 2382546i bk15: 432a 2382543i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0422979
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2386948 n_nop=2378181 n_act=664 n_pre=648 n_req=2010 n_rd=7260 n_write=195 bw_util=0.006246
n_activity=34541 dram_eff=0.4317
bk0: 384a 2382417i bk1: 384a 2382419i bk2: 388a 2383340i bk3: 388a 2382952i bk4: 448a 2383125i bk5: 448a 2382990i bk6: 488a 2382656i bk7: 488a 2382373i bk8: 512a 2382191i bk9: 512a 2381565i bk10: 512a 2382149i bk11: 508a 2381415i bk12: 464a 2382256i bk13: 464a 2382070i bk14: 436a 2382677i bk15: 436a 2382023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.065329
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2386948 n_nop=2378150 n_act=680 n_pre=664 n_req=2009 n_rd=7260 n_write=194 bw_util=0.006246
n_activity=34513 dram_eff=0.432
bk0: 384a 2382518i bk1: 384a 2382504i bk2: 388a 2383587i bk3: 388a 2383423i bk4: 448a 2383385i bk5: 448a 2383654i bk6: 488a 2382597i bk7: 488a 2382206i bk8: 512a 2381956i bk9: 508a 2382393i bk10: 512a 2381999i bk11: 512a 2382489i bk12: 464a 2382695i bk13: 464a 2382389i bk14: 436a 2382471i bk15: 436a 2382086i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.050994
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2386948 n_nop=2378223 n_act=637 n_pre=621 n_req=2013 n_rd=7272 n_write=195 bw_util=0.006257
n_activity=33925 dram_eff=0.4402
bk0: 384a 2382550i bk1: 384a 2382796i bk2: 392a 2383610i bk3: 392a 2382845i bk4: 448a 2383018i bk5: 448a 2382886i bk6: 488a 2382487i bk7: 488a 2381892i bk8: 512a 2381952i bk9: 512a 2381692i bk10: 512a 2382065i bk11: 512a 2381970i bk12: 464a 2382266i bk13: 464a 2382003i bk14: 436a 2382207i bk15: 436a 2382166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0656361
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2386948 n_nop=2378180 n_act=667 n_pre=651 n_req=2011 n_rd=7252 n_write=198 bw_util=0.006242
n_activity=35119 dram_eff=0.4243
bk0: 384a 2382337i bk1: 384a 2381996i bk2: 392a 2382633i bk3: 392a 2383111i bk4: 444a 2383006i bk5: 448a 2383117i bk6: 488a 2381995i bk7: 488a 2381877i bk8: 512a 2381970i bk9: 512a 2381851i bk10: 512a 2381432i bk11: 512a 2381738i bk12: 464a 2382228i bk13: 464a 2382054i bk14: 428a 2382187i bk15: 428a 2382188i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0646219
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2386948 n_nop=2378104 n_act=698 n_pre=682 n_req=2019 n_rd=7260 n_write=204 bw_util=0.006254
n_activity=35389 dram_eff=0.4218
bk0: 384a 2382873i bk1: 384a 2383224i bk2: 392a 2383634i bk3: 392a 2383352i bk4: 448a 2383524i bk5: 448a 2383242i bk6: 488a 2382415i bk7: 488a 2381979i bk8: 512a 2381909i bk9: 512a 2381743i bk10: 512a 2382168i bk11: 512a 2381706i bk12: 468a 2382423i bk13: 464a 2381882i bk14: 428a 2382574i bk15: 428a 2382119i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0462046
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2386948 n_nop=2378150 n_act=675 n_pre=659 n_req=2016 n_rd=7264 n_write=200 bw_util=0.006254
n_activity=34956 dram_eff=0.4271
bk0: 384a 2382541i bk1: 384a 2382538i bk2: 392a 2382602i bk3: 392a 2382446i bk4: 448a 2383285i bk5: 448a 2382911i bk6: 492a 2382209i bk7: 492a 2381602i bk8: 512a 2381895i bk9: 512a 2381518i bk10: 512a 2381686i bk11: 512a 2381013i bk12: 464a 2381967i bk13: 464a 2381940i bk14: 428a 2382472i bk15: 428a 2382178i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0583993
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2386948 n_nop=2378138 n_act=684 n_pre=668 n_req=2013 n_rd=7260 n_write=198 bw_util=0.006249
n_activity=34413 dram_eff=0.4334
bk0: 384a 2382483i bk1: 384a 2382452i bk2: 392a 2382876i bk3: 392a 2382849i bk4: 448a 2383173i bk5: 448a 2383096i bk6: 492a 2382039i bk7: 492a 2382439i bk8: 512a 2382097i bk9: 512a 2381677i bk10: 512a 2382587i bk11: 512a 2381574i bk12: 464a 2382322i bk13: 460a 2382203i bk14: 428a 2382332i bk15: 428a 2382164i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0534088

========= L2 cache stats =========
L2_cache_bank[0]: Access = 43986, Miss = 909, Miss_rate = 0.021, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[1]: Access = 43732, Miss = 907, Miss_rate = 0.021, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[2]: Access = 43748, Miss = 907, Miss_rate = 0.021, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[3]: Access = 43613, Miss = 908, Miss_rate = 0.021, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[4]: Access = 43684, Miss = 908, Miss_rate = 0.021, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[5]: Access = 43778, Miss = 908, Miss_rate = 0.021, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[6]: Access = 44110, Miss = 908, Miss_rate = 0.021, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[7]: Access = 43976, Miss = 908, Miss_rate = 0.021, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[8]: Access = 43506, Miss = 908, Miss_rate = 0.021, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[9]: Access = 44086, Miss = 907, Miss_rate = 0.021, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[10]: Access = 43134, Miss = 908, Miss_rate = 0.021, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[11]: Access = 44038, Miss = 907, Miss_rate = 0.021, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[12]: Access = 44852, Miss = 909, Miss_rate = 0.020, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[13]: Access = 44347, Miss = 909, Miss_rate = 0.020, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[14]: Access = 44141, Miss = 906, Miss_rate = 0.021, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[15]: Access = 44045, Miss = 907, Miss_rate = 0.021, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[16]: Access = 51714, Miss = 908, Miss_rate = 0.018, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[17]: Access = 44509, Miss = 907, Miss_rate = 0.020, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[18]: Access = 43191, Miss = 908, Miss_rate = 0.021, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[19]: Access = 43459, Miss = 908, Miss_rate = 0.021, Pending_hits = 158, Reservation_fails = 2
L2_cache_bank[20]: Access = 43790, Miss = 908, Miss_rate = 0.021, Pending_hits = 140, Reservation_fails = 2
L2_cache_bank[21]: Access = 43816, Miss = 907, Miss_rate = 0.021, Pending_hits = 155, Reservation_fails = 0
L2_total_cache_accesses = 973255
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0205
L2_total_cache_pending_hits = 3479
L2_total_cache_reservation_fails = 4
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 666570
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3219
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 283192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 115
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 687696
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 285363
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.048
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2093636
icnt_total_pkts_simt_to_mem=1258745
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 74.5226
	minimum = 6
	maximum = 589
Network latency average = 40.0621
	minimum = 6
	maximum = 338
Slowest packet = 1928618
Flit latency average = 49.8105
	minimum = 6
	maximum = 337
Slowest flit = 3326508
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0457449
	minimum = 0.0357382 (at node 2)
	maximum = 0.27027 (at node 44)
Accepted packet rate average = 0.0457449
	minimum = 0.0357382 (at node 2)
	maximum = 0.27027 (at node 44)
Injected flit rate average = 0.0686174
	minimum = 0.0513737 (at node 46)
	maximum = 0.280545 (at node 44)
Accepted flit rate average= 0.0686174
	minimum = 0.0428859 (at node 2)
	maximum = 0.530266 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.9602 (14 samples)
	minimum = 6 (14 samples)
	maximum = 353.714 (14 samples)
Network latency average = 22.8444 (14 samples)
	minimum = 6 (14 samples)
	maximum = 253.571 (14 samples)
Flit latency average = 24.4542 (14 samples)
	minimum = 6 (14 samples)
	maximum = 252.857 (14 samples)
Fragmentation average = 0.00872354 (14 samples)
	minimum = 0 (14 samples)
	maximum = 81.7143 (14 samples)
Injected packet rate average = 0.0288763 (14 samples)
	minimum = 0.021461 (14 samples)
	maximum = 0.0971245 (14 samples)
Accepted packet rate average = 0.0288763 (14 samples)
	minimum = 0.021461 (14 samples)
	maximum = 0.0971245 (14 samples)
Injected flit rate average = 0.0459358 (14 samples)
	minimum = 0.0287564 (14 samples)
	maximum = 0.122408 (14 samples)
Accepted flit rate average = 0.0459358 (14 samples)
	minimum = 0.0327318 (14 samples)
	maximum = 0.189016 (14 samples)
Injected packet size average = 1.59078 (14 samples)
Accepted packet size average = 1.59078 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 52 min, 24 sec (3144 sec)
gpgpu_simulation_rate = 7216 (inst/sec)
gpgpu_simulation_rate = 1408 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 74622
gpu_sim_insn = 2978170
gpu_ipc =      39.9101
gpu_tot_sim_cycle = 4730402
gpu_tot_sim_insn = 25665744
gpu_tot_ipc =       5.4257
gpu_tot_issued_cta = 1920
max_total_param_size = 0
gpu_stall_dramfull = 841920
gpu_stall_icnt2sh    = 2979709
partiton_reqs_in_parallel = 1454005
partiton_reqs_in_parallel_total    = 27626539
partiton_level_parallism =      19.4849
partiton_level_parallism_total  =       6.1476
partiton_reqs_in_parallel_util = 1454005
partiton_reqs_in_parallel_util_total    = 27626539
gpu_sim_cycle_parition_util = 73950
gpu_tot_sim_cycle_parition_util    = 1285123
partiton_level_parallism_util =      19.6620
partiton_level_parallism_util_total  =      21.3973
partiton_replys_in_parallel = 194170
partiton_replys_in_parallel_total    = 973255
L2_BW  =     246.6325 GB/Sec
L2_BW_total  =      23.3919 GB/Sec
gpu_total_sim_rate=7659

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1189682
	L1I_total_cache_misses = 5451
	L1I_total_cache_miss_rate = 0.0046
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 186368
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0096
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 184576
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1184231
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5451
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 186368
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1189682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1970, 2119, 1781, 2172, 2165, 1963, 2285, 2177, 2024, 2276, 1880, 1830, 1786, 2032, 1891, 1887, 1196, 1158, 1328, 1055, 1324, 1321, 1095, 1090, 1162, 1231, 1074, 1367, 1414, 1455, 1285, 1148, 1477, 1058, 1251, 1643, 1194, 1224, 1765, 1329, 1125, 1290, 1243, 1338, 1225, 1199, 1343, 1290, 1318, 1401, 1063, 1329, 1272, 1431, 1234, 1066, 1194, 1188, 1328, 1083, 1074, 1079, 1130, 1256, 
gpgpu_n_tot_thrd_icount = 71409568
gpgpu_n_tot_w_icount = 2231549
gpgpu_n_stall_shd_mem = 3315959
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 875508
gpgpu_n_mem_write_global = 291721
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2274831
gpgpu_n_store_insn = 576995
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5963776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3271557
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 39516
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3804438	W0_Idle:39770957	W0_Scoreboard:22712290	W1:482484	W2:230188	W3:161968	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:585728
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7004064 {8:875508,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11672904 {40:291668,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51584864 {40:675908,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2333768 {8:291721,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1134 
maxdqlatency = 0 
maxmflatency = 189201 
averagemflatency = 683 
max_icnt2mem_latency = 188970 
max_icnt2sh_latency = 4729409 
mrq_lat_table:14335 	326 	455 	1429 	1035 	1179 	1364 	1126 	683 	213 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	871079 	257529 	6821 	6774 	2556 	2330 	6540 	8002 	5247 	312 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	8 	249449 	62147 	359670 	205305 	107946 	132991 	15522 	5255 	4422 	2321 	2354 	6511 	7908 	5237 	312 	67 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	185806 	215660 	404414 	61670 	7870 	116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1786 	275109 	14673 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	919 	119 	89 	42 	17 	14 	24 	19 	14 	15 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        16        10        16        12        14        16        16        14        17        14        14        16        16 
dram[1]:        17        16        15        16        17        11        21        12        14        16        22        21        13        10        16        16 
dram[2]:        16        16        17        15        10        12        17        10        12        12        16        12        16        15        16        16 
dram[3]:        16        16        16        16        13        11        10        11         8        12        14        16        17        12        16        16 
dram[4]:        16        16        15        15        19         8        14        14        18        12        13        16        18        13        16        16 
dram[5]:        16        16        15        15        12         9        12         8        12        18        17        12        15        13        16        10 
dram[6]:        16        16        15        15        12        19         8        20        20        10        17        23        18        16        16        16 
dram[7]:        17        16        16        14        12         8        11        13        16        12        14        14        20        19        16        16 
dram[8]:        16        16        15        14        20         9        17         9        10        14        10        11        20        16        16        16 
dram[9]:        16        16        15        16        10        12        10        16        13        15        17        17        25        14        16        16 
dram[10]:        17        16        14        14        10        11        12        10        14        20        23        12        17        12        16        16 
maximum service time to same row:
dram[0]:     61666    108480     64576    231669    198257     80383    257205    258744    156434     83418    103762    141447    118240    114410    113776     95224 
dram[1]:    333921     37864    390526     34190    143999    112156    176470    132063    198370    392977    203376     66435    119744     76119    350613     72949 
dram[2]:     48537     48437     64573    118995     79258    217261    137073    235030     84581    190550     82879     54963    259908    104269    172335     74216 
dram[3]:     64140     47914    118989     54104    137001     79922    137920    201571     89842    186402     59677    120780    105250    103511     45537    244274 
dram[4]:     46479     61049     40771     63205    290897    349304    346458    256916    185487    191458    131814    126103    102572    275025     66695     43855 
dram[5]:     34068     37882    118985    202456    176961    107588    203416    260838     88186    184008    190387    119000    199872    147171     58497     78383 
dram[6]:     34043     43341     81090     39991     59935     60015    136704    385838    350265     85138    259062     72281    167187     89893    140304     47032 
dram[7]:    118967     37884     53444     52966    233968    149345    138032    128376    189904     79858    120991     92819    144785    143706    289887     45874 
dram[8]:     87300     31305     37935     58553    114923    259498    155579    351381    151360    189822    118192     89681    147781    146352     12791    263020 
dram[9]:     63942     52950     56631     90593     82036    371072     63873     80140     65107    191454     74211     93942    131078    115018    262817    105556 
dram[10]:     52955     57374     51012     55432    142995    192940    180383    193894     84979     57373     84128     89729     92336     85085    133972    182908 
average row accesses per activate:
dram[0]:  2.552632  2.694444  2.828571  2.750000  3.459460  3.685714  2.705882  2.760000  3.063830  2.773585  3.318182  3.173913  3.093023  3.068182  2.857143  3.157895 
dram[1]:  2.621622  2.232558  3.379310  3.920000  3.225000  2.931818  3.390244  2.603774  2.716981  2.843137  2.862745  3.465116  3.166667  3.045455  3.000000  2.926829 
dram[2]:  3.200000  3.428571  3.000000  3.266667  3.000000  3.146342  2.527273  2.421053  2.543860  2.571429  3.769231  3.318182  4.466667  3.410256  3.157895  2.857143 
dram[3]:  3.555556  3.096774  2.414634  3.379310  3.714286  3.047619  2.957447  2.421053  2.880000  3.085106  3.130435  3.891892  3.045455  3.093023  2.790698  3.333333 
dram[4]:  3.096774  3.555556  3.062500  2.800000  3.394737  2.560000  2.464286  2.875000  2.754717  2.618182  3.295455  2.938776  3.045455  3.594594  3.843750  3.558824 
dram[5]:  2.742857  3.096774  2.512820  3.266667  2.782609  3.282051  2.816327  2.300000  2.880000  3.130435  2.920000  3.266667  3.268293  3.093023  3.270270  3.025000 
dram[6]:  2.909091  2.341463  3.193548  3.333333  2.844445  3.394737  2.875000  3.136364  3.348837  3.222222  3.918919  3.769231  3.069767  3.093023  3.270270  3.050000 
dram[7]:  3.464286  2.823529  3.846154  2.777778  3.000000  2.723404  2.780000  2.937500  3.200000  3.130435  3.063830  3.272727  3.069767  2.833333  2.553191  3.277778 
dram[8]:  2.742857  3.000000  3.448276  2.222222  2.931818  2.844445  2.895833  2.413793  2.526316  3.195652  2.900000  3.318182  3.564103  3.594594  2.767442  2.565217 
dram[9]:  2.594594  2.823529  3.225806  2.729730  3.200000  2.976744  2.725490  2.711539  3.085106  3.152174  4.393939  3.769231  3.243902  3.045455  2.313725  2.448980 
dram[10]:  2.939394  3.096774  3.225806  2.631579  2.666667  3.047619  2.500000  2.592592  2.880000  3.063830  3.769231  3.266667  2.770833  3.722222  3.025641  2.458333 
average row locality = 22147/7378 = 3.001762
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        16        17        16        16        16        19        18        18        16        18        12        12 
dram[1]:         1         0         1         1        17        17        17        16        16        17        18        21        16        17        12        12 
dram[2]:         0         0         2         1        17        17        17        16        17        16        19        18        17        16        12        12 
dram[3]:         0         0         2         1        18        16        17        16        16        17        16        16        17        16        12        12 
dram[4]:         0         0         1         1        17        16        16        16        18        16        17        16        18        17        14        12 
dram[5]:         0         0         1         1        16        16        16        16        16        16        18        19        18        17        12        12 
dram[6]:         0         0         1         2        16        17        16        16        16        17        17        19        16        17        12        13 
dram[7]:         1         0         2         2        17        16        17        19        16        16        16        16        16        20        13        11 
dram[8]:         0         0         2         2        17        16        17        18        16        19        17        18        22        17        12        11 
dram[9]:         0         0         2         3        16        16        16        18        17        17        17        19        17        18        11        13 
dram[10]:         1         0         2         2        16        16        17        17        16        16        19        19        17        18        11        11 
total reads: 2171
min_bank_accesses = 0!
chip skew: 204/192 = 1.06
average mf latency per bank:
dram[0]:      38959     38878     45872     50697     45883     44584     37788     38794     28672     33210     35131     35185     28333     29001     26889     26921
dram[1]:      40754     39823     46174     46165     50842     48787     36353     38182     27323     29058     38490     35847     27094     26611     27063     26636
dram[2]:      36683     37486     48011     48369     47859     46658     37460     36250     27598     30816     36061     35520     26514     28272     29038     27822
dram[3]:      37328     37574     46326     48933     47939     46853     42593     37869     28505     32127     37788     34794     28466     27455     27097     27621
dram[4]:      36116     37486     47791     49177     43453     46239     38184     37100     28768     29745     35004     39734     29940     27527     27378     26937
dram[5]:      37949     37011     49301     50071     48252     45032     35337     37941     28214     30014     39251     38295     26883     25587     25126     28085
dram[6]:      38710     36439     51793     47375     46329     46050     37102     36407     30317     32814     35814     37877     26630     29155     26912     26498
dram[7]:      41303     38078     47463     46776     47385     44688     38425     37089     31980     29655     35349     31358     27346     26897     26957     27151
dram[8]:      39388     37961     47638     48676     46880     49442     37064     34280     32325     27969     35401     32175     36088     25676     27174     27639
dram[9]:      36667     37423     44928     45056     48014     45090     38032     32817     30399     30849     39407     36858     25774     25429     27726     28594
dram[10]:      39277     39993     47081     48301     49891     48384     37156     35405     32486     29088     38387     36609     24415     26397     30071     31510
maximum mf latency per bank:
dram[0]:      72600    138525     39285    146476     56657     78802     55766    118423    187631    188454     91955    137013    108838    108845     54844     54288
dram[1]:      74594     72670     42456     42618    137775    122926     97283     55337    131938     85223     97012     89360     85403     87900     54316     54438
dram[2]:      51160     64015    118503    137777    118498     55667     97293     97297     70363    182595    108819     97042    110727    107152    118675     72561
dram[3]:      64056     52384    118390     45396    137774     78804    181161    150862    188832    184302     89299     89394    107170    108825     54395     54147
dram[4]:      52373     64012     45541     45460     54171     54319    134021     56512    166236    151710     88547    107289    108827    118434     72656     54122
dram[5]:      52487     53484    118610     63899    134218     56252     56514    134230    132362    189201    137662    108836    107318     87745     54297     70713
dram[6]:      53352     53417     74597     45304     56262     56475     97343     56051     97435    184294     88931     97046     89230    102102     72588     53584
dram[7]:     118723     63987     63991     64003     56336     56515    179667    134133    189005     83031     88007     88242    102097     98101     64026     53188
dram[8]:      72525     51606     45502     63859    118322    134135     55373     55411    183076    182263    118788    108823     89335     86199     53328     54703
dram[9]:      64048     64045     40064     39671    134223     56595    144381     83027    153294    182842    137658     89389     97036    107169    109056    104965
dram[10]:      74599     63901     39526     39478    137773     78798    183363    150424    182036     82871    107272    108831     70731     87688    109055    109056
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2525509 n_nop=2516706 n_act=676 n_pre=660 n_req=2016 n_rd=7268 n_write=199 bw_util=0.005913
n_activity=34566 dram_eff=0.432
bk0: 388a 2521271i bk1: 384a 2521049i bk2: 388a 2522047i bk3: 388a 2521906i bk4: 448a 2521920i bk5: 448a 2521499i bk6: 488a 2520790i bk7: 488a 2520542i bk8: 512a 2520389i bk9: 512a 2520188i bk10: 512a 2520097i bk11: 512a 2519999i bk12: 468a 2520631i bk13: 468a 2520300i bk14: 432a 2520644i bk15: 432a 2520629i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0585894
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2525509 n_nop=2516708 n_act=677 n_pre=661 n_req=2015 n_rd=7264 n_write=199 bw_util=0.00591
n_activity=34539 dram_eff=0.4321
bk0: 384a 2520965i bk1: 384a 2520884i bk2: 388a 2521959i bk3: 388a 2521835i bk4: 448a 2521984i bk5: 448a 2521781i bk6: 488a 2520854i bk7: 488a 2520764i bk8: 512a 2520506i bk9: 512a 2520173i bk10: 512a 2520649i bk11: 512a 2520551i bk12: 468a 2521057i bk13: 468a 2520615i bk14: 432a 2520815i bk15: 432a 2520448i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0555745
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2525509 n_nop=2516740 n_act=662 n_pre=646 n_req=2013 n_rd=7264 n_write=197 bw_util=0.005909
n_activity=33686 dram_eff=0.443
bk0: 384a 2521082i bk1: 384a 2520945i bk2: 388a 2521289i bk3: 388a 2521389i bk4: 448a 2521583i bk5: 448a 2521529i bk6: 488a 2520613i bk7: 488a 2520497i bk8: 512a 2520306i bk9: 512a 2519864i bk10: 512a 2520311i bk11: 512a 2520239i bk12: 468a 2520680i bk13: 468a 2520913i bk14: 432a 2521377i bk15: 432a 2520363i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.057721
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2525509 n_nop=2516759 n_act=655 n_pre=639 n_req=2008 n_rd=7264 n_write=192 bw_util=0.005905
n_activity=34307 dram_eff=0.4347
bk0: 384a 2522104i bk1: 384a 2521749i bk2: 388a 2522076i bk3: 388a 2522527i bk4: 448a 2522145i bk5: 448a 2521926i bk6: 488a 2521675i bk7: 488a 2520745i bk8: 512a 2520248i bk9: 512a 2520324i bk10: 512a 2520699i bk11: 512a 2520688i bk12: 468a 2520660i bk13: 468a 2520726i bk14: 432a 2521107i bk15: 432a 2521104i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0399773
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2525509 n_nop=2516736 n_act=665 n_pre=649 n_req=2011 n_rd=7264 n_write=195 bw_util=0.005907
n_activity=34593 dram_eff=0.4312
bk0: 384a 2520978i bk1: 384a 2520980i bk2: 388a 2521901i bk3: 388a 2521513i bk4: 448a 2521686i bk5: 448a 2521551i bk6: 488a 2521217i bk7: 488a 2520934i bk8: 512a 2520752i bk9: 512a 2520126i bk10: 512a 2520711i bk11: 512a 2519945i bk12: 464a 2520816i bk13: 464a 2520630i bk14: 436a 2521238i bk15: 436a 2520584i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0617448
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2525509 n_nop=2516705 n_act=681 n_pre=665 n_req=2010 n_rd=7264 n_write=194 bw_util=0.005906
n_activity=34565 dram_eff=0.4315
bk0: 384a 2521078i bk1: 384a 2521065i bk2: 388a 2522148i bk3: 388a 2521985i bk4: 448a 2521947i bk5: 448a 2522216i bk6: 488a 2521159i bk7: 488a 2520768i bk8: 512a 2520518i bk9: 512a 2520923i bk10: 512a 2520559i bk11: 512a 2521049i bk12: 464a 2521255i bk13: 464a 2520949i bk14: 436a 2521031i bk15: 436a 2520646i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0481962
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2525509 n_nop=2516784 n_act=637 n_pre=621 n_req=2013 n_rd=7272 n_write=195 bw_util=0.005913
n_activity=33925 dram_eff=0.4402
bk0: 384a 2521111i bk1: 384a 2521357i bk2: 392a 2522171i bk3: 392a 2521406i bk4: 448a 2521579i bk5: 448a 2521447i bk6: 488a 2521048i bk7: 488a 2520453i bk8: 512a 2520513i bk9: 512a 2520253i bk10: 512a 2520626i bk11: 512a 2520531i bk12: 464a 2520827i bk13: 464a 2520564i bk14: 436a 2520768i bk15: 436a 2520727i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.062035
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2525509 n_nop=2516735 n_act=668 n_pre=652 n_req=2012 n_rd=7256 n_write=198 bw_util=0.005903
n_activity=35171 dram_eff=0.4239
bk0: 384a 2520898i bk1: 384a 2520557i bk2: 392a 2521195i bk3: 392a 2521673i bk4: 448a 2521536i bk5: 448a 2521677i bk6: 488a 2520555i bk7: 488a 2520437i bk8: 512a 2520531i bk9: 512a 2520412i bk10: 512a 2519993i bk11: 512a 2520299i bk12: 464a 2520789i bk13: 464a 2520615i bk14: 428a 2520748i bk15: 428a 2520749i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0610764
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2525509 n_nop=2516665 n_act=698 n_pre=682 n_req=2019 n_rd=7260 n_write=204 bw_util=0.005911
n_activity=35389 dram_eff=0.4218
bk0: 384a 2521434i bk1: 384a 2521785i bk2: 392a 2522195i bk3: 392a 2521913i bk4: 448a 2522085i bk5: 448a 2521803i bk6: 488a 2520976i bk7: 488a 2520540i bk8: 512a 2520470i bk9: 512a 2520304i bk10: 512a 2520729i bk11: 512a 2520267i bk12: 468a 2520984i bk13: 464a 2520443i bk14: 428a 2521135i bk15: 428a 2520680i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0436696
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2525509 n_nop=2516711 n_act=675 n_pre=659 n_req=2016 n_rd=7264 n_write=200 bw_util=0.005911
n_activity=34956 dram_eff=0.4271
bk0: 384a 2521102i bk1: 384a 2521099i bk2: 392a 2521163i bk3: 392a 2521007i bk4: 448a 2521846i bk5: 448a 2521472i bk6: 492a 2520770i bk7: 492a 2520163i bk8: 512a 2520456i bk9: 512a 2520079i bk10: 512a 2520247i bk11: 512a 2519574i bk12: 464a 2520528i bk13: 464a 2520501i bk14: 428a 2521033i bk15: 428a 2520739i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0551952
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2525509 n_nop=2516693 n_act=685 n_pre=669 n_req=2014 n_rd=7264 n_write=198 bw_util=0.005909
n_activity=34465 dram_eff=0.433
bk0: 384a 2521044i bk1: 384a 2521013i bk2: 392a 2521437i bk3: 392a 2521410i bk4: 448a 2521734i bk5: 448a 2521657i bk6: 492a 2520600i bk7: 492a 2521000i bk8: 512a 2520658i bk9: 512a 2520238i bk10: 512a 2521148i bk11: 512a 2520135i bk12: 464a 2520883i bk13: 464a 2520733i bk14: 428a 2520892i bk15: 428a 2520725i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0504785

========= L2 cache stats =========
L2_cache_bank[0]: Access = 52823, Miss = 909, Miss_rate = 0.017, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[1]: Access = 52357, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[2]: Access = 52538, Miss = 908, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[3]: Access = 52501, Miss = 908, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[4]: Access = 52463, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[5]: Access = 52562, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[6]: Access = 52840, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[7]: Access = 52596, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[8]: Access = 52353, Miss = 908, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[9]: Access = 52956, Miss = 908, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[10]: Access = 52014, Miss = 908, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[11]: Access = 52760, Miss = 908, Miss_rate = 0.017, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[12]: Access = 53773, Miss = 909, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[13]: Access = 53232, Miss = 909, Miss_rate = 0.017, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[14]: Access = 53122, Miss = 907, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[15]: Access = 52894, Miss = 907, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[16]: Access = 60685, Miss = 908, Miss_rate = 0.015, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[17]: Access = 53434, Miss = 907, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[18]: Access = 52093, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[19]: Access = 52348, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 2
L2_cache_bank[20]: Access = 52431, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 2
L2_cache_bank[21]: Access = 52650, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_total_cache_accesses = 1167425
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0171
L2_total_cache_pending_hits = 3479
L2_total_cache_reservation_fails = 4
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 854376
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3219
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 289550
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 115
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 875508
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 291721
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.055
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2561303
icnt_total_pkts_simt_to_mem=1459273
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 67.3416
	minimum = 6
	maximum = 740
Network latency average = 37.7602
	minimum = 6
	maximum = 680
Slowest packet = 1952912
Flit latency average = 30.1839
	minimum = 6
	maximum = 680
Slowest flit = 3467786
Fragmentation average = 0.00999639
	minimum = 0
	maximum = 367
Injected packet rate average = 0.0520413
	minimum = 0.0379515 (at node 6)
	maximum = 0.060177 (at node 42)
Accepted packet rate average = 0.0520413
	minimum = 0.0379515 (at node 6)
	maximum = 0.060177 (at node 42)
Injected flit rate average = 0.0895446
	minimum = 0.0392782 (at node 6)
	maximum = 0.145474 (at node 38)
Accepted flit rate average= 0.0895446
	minimum = 0.0594333 (at node 35)
	maximum = 0.130646 (at node 23)
Injected packet length average = 1.72064
Accepted packet length average = 1.72064
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 39.919 (15 samples)
	minimum = 6 (15 samples)
	maximum = 379.467 (15 samples)
Network latency average = 23.8388 (15 samples)
	minimum = 6 (15 samples)
	maximum = 282 (15 samples)
Flit latency average = 24.8362 (15 samples)
	minimum = 6 (15 samples)
	maximum = 281.333 (15 samples)
Fragmentation average = 0.00880839 (15 samples)
	minimum = 0 (15 samples)
	maximum = 100.733 (15 samples)
Injected packet rate average = 0.0304206 (15 samples)
	minimum = 0.0225604 (15 samples)
	maximum = 0.0946613 (15 samples)
Accepted packet rate average = 0.0304206 (15 samples)
	minimum = 0.0225604 (15 samples)
	maximum = 0.0946613 (15 samples)
Injected flit rate average = 0.048843 (15 samples)
	minimum = 0.0294579 (15 samples)
	maximum = 0.123946 (15 samples)
Accepted flit rate average = 0.048843 (15 samples)
	minimum = 0.0345119 (15 samples)
	maximum = 0.185125 (15 samples)
Injected packet size average = 1.60559 (15 samples)
Accepted packet size average = 1.60559 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 55 min, 51 sec (3351 sec)
gpgpu_simulation_rate = 7659 (inst/sec)
gpgpu_simulation_rate = 1411 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 2184
gpu_sim_insn = 1122762
gpu_ipc =     514.0851
gpu_tot_sim_cycle = 4954736
gpu_tot_sim_insn = 26788506
gpu_tot_ipc =       5.4066
gpu_tot_issued_cta = 2048
max_total_param_size = 0
gpu_stall_dramfull = 841920
gpu_stall_icnt2sh    = 2979709
partiton_reqs_in_parallel = 48048
partiton_reqs_in_parallel_total    = 29080544
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.8789
partiton_reqs_in_parallel_util = 48048
partiton_reqs_in_parallel_util_total    = 29080544
gpu_sim_cycle_parition_util = 2184
gpu_tot_sim_cycle_parition_util    = 1359073
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.3983
partiton_replys_in_parallel = 4884
partiton_replys_in_parallel_total    = 1167425
L2_BW  =     211.9620 GB/Sec
L2_BW_total  =      22.4262 GB/Sec
gpu_total_sim_rate=7972

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1213707
	L1I_total_cache_misses = 5451
	L1I_total_cache_miss_rate = 0.0045
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196608
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194816
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1208256
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5451
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196608
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1213707
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2012, 2161, 1823, 2214, 2222, 2020, 2342, 2249, 2066, 2318, 1937, 1872, 1828, 2074, 1948, 1944, 1268, 1200, 1370, 1112, 1381, 1378, 1137, 1132, 1219, 1288, 1146, 1424, 1471, 1497, 1327, 1205, 1519, 1115, 1308, 1685, 1266, 1266, 1807, 1371, 1182, 1332, 1315, 1395, 1267, 1256, 1385, 1347, 1339, 1422, 1099, 1350, 1293, 1452, 1255, 1102, 1230, 1224, 1364, 1104, 1095, 1115, 1166, 1292, 
gpgpu_n_tot_thrd_icount = 72838784
gpgpu_n_tot_w_icount = 2276212
gpgpu_n_stall_shd_mem = 3337260
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 877556
gpgpu_n_mem_write_global = 294557
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2340367
gpgpu_n_store_insn = 580455
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6291456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3291336
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 41038
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3832001	W0_Idle:39795830	W0_Scoreboard:22726361	W1:488754	W2:231530	W3:162155	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:622592
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7020448 {8:877556,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11786344 {40:294504,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51666784 {40:677956,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2356456 {8:294557,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1134 
maxdqlatency = 0 
maxmflatency = 189201 
averagemflatency = 681 
max_icnt2mem_latency = 188970 
max_icnt2sh_latency = 4954735 
mrq_lat_table:14335 	326 	455 	1429 	1035 	1179 	1364 	1126 	683 	213 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	875218 	257954 	7108 	6807 	2556 	2330 	6540 	8002 	5247 	312 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	8 	251752 	62269 	359725 	205678 	109179 	133397 	15659 	5510 	4422 	2321 	2354 	6511 	7908 	5237 	312 	67 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	187593 	215903 	404432 	61670 	7870 	116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1786 	275109 	17509 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	922 	121 	89 	42 	17 	14 	24 	19 	14 	15 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        16        10        16        12        14        16        16        14        17        14        14        16        16 
dram[1]:        17        16        15        16        17        11        21        12        14        16        22        21        13        10        16        16 
dram[2]:        16        16        17        15        10        12        17        10        12        12        16        12        16        15        16        16 
dram[3]:        16        16        16        16        13        11        10        11         8        12        14        16        17        12        16        16 
dram[4]:        16        16        15        15        19         8        14        14        18        12        13        16        18        13        16        16 
dram[5]:        16        16        15        15        12         9        12         8        12        18        17        12        15        13        16        10 
dram[6]:        16        16        15        15        12        19         8        20        20        10        17        23        18        16        16        16 
dram[7]:        17        16        16        14        12         8        11        13        16        12        14        14        20        19        16        16 
dram[8]:        16        16        15        14        20         9        17         9        10        14        10        11        20        16        16        16 
dram[9]:        16        16        15        16        10        12        10        16        13        15        17        17        25        14        16        16 
dram[10]:        17        16        14        14        10        11        12        10        14        20        23        12        17        12        16        16 
maximum service time to same row:
dram[0]:     61666    108480     64576    231669    198257     80383    257205    258744    156434     83418    103762    141447    118240    114410    113776     95224 
dram[1]:    333921     37864    390526     34190    143999    112156    176470    132063    198370    392977    203376     66435    119744     76119    350613     72949 
dram[2]:     48537     48437     64573    118995     79258    217261    137073    235030     84581    190550     82879     54963    259908    104269    172335     74216 
dram[3]:     64140     47914    118989     54104    137001     79922    137920    201571     89842    186402     59677    120780    105250    103511     45537    244274 
dram[4]:     46479     61049     40771     63205    290897    349304    346458    256916    185487    191458    131814    126103    102572    275025     66695     43855 
dram[5]:     34068     37882    118985    202456    176961    107588    203416    260838     88186    184008    190387    119000    199872    147171     58497     78383 
dram[6]:     34043     43341     81090     39991     59935     60015    136704    385838    350265     85138    259062     72281    167187     89893    140304     47032 
dram[7]:    118967     37884     53444     52966    233968    149345    138032    128376    189904     79858    120991     92819    144785    143706    289887     45874 
dram[8]:     87300     31305     37935     58553    114923    259498    155579    351381    151360    189822    118192     89681    147781    146352     12791    263020 
dram[9]:     63942     52950     56631     90593     82036    371072     63873     80140     65107    191454     74211     93942    131078    115018    262817    105556 
dram[10]:     52955     57374     51012     55432    142995    192940    180383    193894     84979     57373     84128     89729     92336     85085    133972    182908 
average row accesses per activate:
dram[0]:  2.552632  2.694444  2.828571  2.750000  3.459460  3.685714  2.705882  2.760000  3.063830  2.773585  3.318182  3.173913  3.093023  3.068182  2.857143  3.157895 
dram[1]:  2.621622  2.232558  3.379310  3.920000  3.225000  2.931818  3.390244  2.603774  2.716981  2.843137  2.862745  3.465116  3.166667  3.045455  3.000000  2.926829 
dram[2]:  3.200000  3.428571  3.000000  3.266667  3.000000  3.146342  2.527273  2.421053  2.543860  2.571429  3.769231  3.318182  4.466667  3.410256  3.157895  2.857143 
dram[3]:  3.555556  3.096774  2.414634  3.379310  3.714286  3.047619  2.957447  2.421053  2.880000  3.085106  3.130435  3.891892  3.045455  3.093023  2.790698  3.333333 
dram[4]:  3.096774  3.555556  3.062500  2.800000  3.394737  2.560000  2.464286  2.875000  2.754717  2.618182  3.295455  2.938776  3.045455  3.594594  3.843750  3.558824 
dram[5]:  2.742857  3.096774  2.512820  3.266667  2.782609  3.282051  2.816327  2.300000  2.880000  3.130435  2.920000  3.266667  3.268293  3.093023  3.270270  3.025000 
dram[6]:  2.909091  2.341463  3.193548  3.333333  2.844445  3.394737  2.875000  3.136364  3.348837  3.222222  3.918919  3.769231  3.069767  3.093023  3.270270  3.050000 
dram[7]:  3.464286  2.823529  3.846154  2.777778  3.000000  2.723404  2.780000  2.937500  3.200000  3.130435  3.063830  3.272727  3.069767  2.833333  2.553191  3.277778 
dram[8]:  2.742857  3.000000  3.448276  2.222222  2.931818  2.844445  2.895833  2.413793  2.526316  3.195652  2.900000  3.318182  3.564103  3.594594  2.767442  2.565217 
dram[9]:  2.594594  2.823529  3.225806  2.729730  3.200000  2.976744  2.725490  2.711539  3.085106  3.152174  4.393939  3.769231  3.243902  3.045455  2.313725  2.448980 
dram[10]:  2.939394  3.096774  3.225806  2.631579  2.666667  3.047619  2.500000  2.592592  2.880000  3.063830  3.769231  3.266667  2.770833  3.722222  3.025641  2.458333 
average row locality = 22147/7378 = 3.001762
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        16        17        16        16        16        19        18        18        16        18        12        12 
dram[1]:         1         0         1         1        17        17        17        16        16        17        18        21        16        17        12        12 
dram[2]:         0         0         2         1        17        17        17        16        17        16        19        18        17        16        12        12 
dram[3]:         0         0         2         1        18        16        17        16        16        17        16        16        17        16        12        12 
dram[4]:         0         0         1         1        17        16        16        16        18        16        17        16        18        17        14        12 
dram[5]:         0         0         1         1        16        16        16        16        16        16        18        19        18        17        12        12 
dram[6]:         0         0         1         2        16        17        16        16        16        17        17        19        16        17        12        13 
dram[7]:         1         0         2         2        17        16        17        19        16        16        16        16        16        20        13        11 
dram[8]:         0         0         2         2        17        16        17        18        16        19        17        18        22        17        12        11 
dram[9]:         0         0         2         3        16        16        16        18        17        17        17        19        17        18        11        13 
dram[10]:         1         0         2         2        16        16        17        17        16        16        19        19        17        18        11        11 
total reads: 2171
min_bank_accesses = 0!
chip skew: 204/192 = 1.06
average mf latency per bank:
dram[0]:      39075     38964     45988     50825     45925     44608     37800     38800     28672     33210     35131     35185     28333     29001     26993     26999
dram[1]:      40873     39941     46318     46305     50888     48817     36359     38193     27323     29058     38490     35847     27094     26611     27171     26736
dram[2]:      36801     37594     48135     48496     47893     46692     37467     36262     27598     30816     36061     35520     26514     28272     29145     27954
dram[3]:      37423     37684     46469     49058     47969     46893     42599     37875     28505     32127     37788     34794     28466     27455     27228     27735
dram[4]:      36227     37589     47934     49314     43485     46272     38196     37109     28768     29745     35004     39734     29940     27527     27495     27029
dram[5]:      38067     37117     49445     50212     48282     45067     35347     37949     28214     30014     39251     38295     26883     25587     25246     28169
dram[6]:      38830     36556     51928     47510     46367     46074     37115     36412     30317     32814     35814     37877     26630     29155     27014     26592
dram[7]:      41403     38199     47599     46902     47419     44726     38436     37099     31980     29655     35349     31358     27346     26897     27050     27252
dram[8]:      39489     38061     47773     48799     46917     49487     37079     34293     32325     27969     35401     32175     37164     25676     27270     27745
dram[9]:      36789     37522     45058     45185     48052     45123     38039     32830     30399     30849     39407     36858     25774     25429     27830     28693
dram[10]:      39394     40094     47207     48429     49928     48416     37165     35413     32486     29088     38387     36609     24415     26397     30151     31616
maximum mf latency per bank:
dram[0]:      72600    138525     39285    146476     56657     78802     55766    118423    187631    188454     91955    137013    108838    108845     54844     54288
dram[1]:      74594     72670     42456     42618    137775    122926     97283     55337    131938     85223     97012     89360     85403     87900     54316     54438
dram[2]:      51160     64015    118503    137777    118498     55667     97293     97297     70363    182595    108819     97042    110727    107152    118675     72561
dram[3]:      64056     52384    118390     45396    137774     78804    181161    150862    188832    184302     89299     89394    107170    108825     54395     54147
dram[4]:      52373     64012     45541     45460     54171     54319    134021     56512    166236    151710     88547    107289    108827    118434     72656     54122
dram[5]:      52487     53484    118610     63899    134218     56252     56514    134230    132362    189201    137662    108836    107318     87745     54297     70713
dram[6]:      53352     53417     74597     45304     56262     56475     97343     56051     97435    184294     88931     97046     89230    102102     72588     53584
dram[7]:     118723     63987     63991     64003     56336     56515    179667    134133    189005     83031     88007     88242    102097     98101     64026     53188
dram[8]:      72525     51606     45502     63859    118322    134135     55373     55411    183076    182263    118788    108823     89335     86199     53328     54703
dram[9]:      64048     64045     40064     39671    134223     56595    144381     83027    153294    182842    137658     89389     97036    107169    109056    104965
dram[10]:      74599     63901     39526     39478    137773     78798    183363    150424    182036     82871    107272    108831     70731     87688    109055    109056
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2529563 n_nop=2520760 n_act=676 n_pre=660 n_req=2016 n_rd=7268 n_write=199 bw_util=0.005904
n_activity=34566 dram_eff=0.432
bk0: 388a 2525325i bk1: 384a 2525103i bk2: 388a 2526101i bk3: 388a 2525960i bk4: 448a 2525974i bk5: 448a 2525553i bk6: 488a 2524844i bk7: 488a 2524596i bk8: 512a 2524443i bk9: 512a 2524242i bk10: 512a 2524151i bk11: 512a 2524053i bk12: 468a 2524685i bk13: 468a 2524354i bk14: 432a 2524698i bk15: 432a 2524683i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0584955
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2529563 n_nop=2520762 n_act=677 n_pre=661 n_req=2015 n_rd=7264 n_write=199 bw_util=0.005901
n_activity=34539 dram_eff=0.4321
bk0: 384a 2525019i bk1: 384a 2524938i bk2: 388a 2526013i bk3: 388a 2525889i bk4: 448a 2526038i bk5: 448a 2525835i bk6: 488a 2524908i bk7: 488a 2524818i bk8: 512a 2524560i bk9: 512a 2524227i bk10: 512a 2524703i bk11: 512a 2524605i bk12: 468a 2525111i bk13: 468a 2524669i bk14: 432a 2524869i bk15: 432a 2524502i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0554855
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2529563 n_nop=2520794 n_act=662 n_pre=646 n_req=2013 n_rd=7264 n_write=197 bw_util=0.005899
n_activity=33686 dram_eff=0.443
bk0: 384a 2525136i bk1: 384a 2524999i bk2: 388a 2525343i bk3: 388a 2525443i bk4: 448a 2525637i bk5: 448a 2525583i bk6: 488a 2524667i bk7: 488a 2524551i bk8: 512a 2524360i bk9: 512a 2523918i bk10: 512a 2524365i bk11: 512a 2524293i bk12: 468a 2524734i bk13: 468a 2524967i bk14: 432a 2525431i bk15: 432a 2524417i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0576285
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2529563 n_nop=2520813 n_act=655 n_pre=639 n_req=2008 n_rd=7264 n_write=192 bw_util=0.005895
n_activity=34307 dram_eff=0.4347
bk0: 384a 2526158i bk1: 384a 2525803i bk2: 388a 2526130i bk3: 388a 2526581i bk4: 448a 2526199i bk5: 448a 2525980i bk6: 488a 2525729i bk7: 488a 2524799i bk8: 512a 2524302i bk9: 512a 2524378i bk10: 512a 2524753i bk11: 512a 2524742i bk12: 468a 2524714i bk13: 468a 2524780i bk14: 432a 2525161i bk15: 432a 2525158i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0399132
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2529563 n_nop=2520790 n_act=665 n_pre=649 n_req=2011 n_rd=7264 n_write=195 bw_util=0.005897
n_activity=34593 dram_eff=0.4312
bk0: 384a 2525032i bk1: 384a 2525034i bk2: 388a 2525955i bk3: 388a 2525567i bk4: 448a 2525740i bk5: 448a 2525605i bk6: 488a 2525271i bk7: 488a 2524988i bk8: 512a 2524806i bk9: 512a 2524180i bk10: 512a 2524765i bk11: 512a 2523999i bk12: 464a 2524870i bk13: 464a 2524684i bk14: 436a 2525292i bk15: 436a 2524638i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0616458
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2529563 n_nop=2520759 n_act=681 n_pre=665 n_req=2010 n_rd=7264 n_write=194 bw_util=0.005897
n_activity=34565 dram_eff=0.4315
bk0: 384a 2525132i bk1: 384a 2525119i bk2: 388a 2526202i bk3: 388a 2526039i bk4: 448a 2526001i bk5: 448a 2526270i bk6: 488a 2525213i bk7: 488a 2524822i bk8: 512a 2524572i bk9: 512a 2524977i bk10: 512a 2524613i bk11: 512a 2525103i bk12: 464a 2525309i bk13: 464a 2525003i bk14: 436a 2525085i bk15: 436a 2524700i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.048119
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2529563 n_nop=2520838 n_act=637 n_pre=621 n_req=2013 n_rd=7272 n_write=195 bw_util=0.005904
n_activity=33925 dram_eff=0.4402
bk0: 384a 2525165i bk1: 384a 2525411i bk2: 392a 2526225i bk3: 392a 2525460i bk4: 448a 2525633i bk5: 448a 2525501i bk6: 488a 2525102i bk7: 488a 2524507i bk8: 512a 2524567i bk9: 512a 2524307i bk10: 512a 2524680i bk11: 512a 2524585i bk12: 464a 2524881i bk13: 464a 2524618i bk14: 436a 2524822i bk15: 436a 2524781i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0619356
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2529563 n_nop=2520789 n_act=668 n_pre=652 n_req=2012 n_rd=7256 n_write=198 bw_util=0.005894
n_activity=35171 dram_eff=0.4239
bk0: 384a 2524952i bk1: 384a 2524611i bk2: 392a 2525249i bk3: 392a 2525727i bk4: 448a 2525590i bk5: 448a 2525731i bk6: 488a 2524609i bk7: 488a 2524491i bk8: 512a 2524585i bk9: 512a 2524466i bk10: 512a 2524047i bk11: 512a 2524353i bk12: 464a 2524843i bk13: 464a 2524669i bk14: 428a 2524802i bk15: 428a 2524803i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0609785
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2529563 n_nop=2520719 n_act=698 n_pre=682 n_req=2019 n_rd=7260 n_write=204 bw_util=0.005901
n_activity=35389 dram_eff=0.4218
bk0: 384a 2525488i bk1: 384a 2525839i bk2: 392a 2526249i bk3: 392a 2525967i bk4: 448a 2526139i bk5: 448a 2525857i bk6: 488a 2525030i bk7: 488a 2524594i bk8: 512a 2524524i bk9: 512a 2524358i bk10: 512a 2524783i bk11: 512a 2524321i bk12: 468a 2525038i bk13: 464a 2524497i bk14: 428a 2525189i bk15: 428a 2524734i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0435996
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2529563 n_nop=2520765 n_act=675 n_pre=659 n_req=2016 n_rd=7264 n_write=200 bw_util=0.005901
n_activity=34956 dram_eff=0.4271
bk0: 384a 2525156i bk1: 384a 2525153i bk2: 392a 2525217i bk3: 392a 2525061i bk4: 448a 2525900i bk5: 448a 2525526i bk6: 492a 2524824i bk7: 492a 2524217i bk8: 512a 2524510i bk9: 512a 2524133i bk10: 512a 2524301i bk11: 512a 2523628i bk12: 464a 2524582i bk13: 464a 2524555i bk14: 428a 2525087i bk15: 428a 2524793i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0551068
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2529563 n_nop=2520747 n_act=685 n_pre=669 n_req=2014 n_rd=7264 n_write=198 bw_util=0.0059
n_activity=34465 dram_eff=0.433
bk0: 384a 2525098i bk1: 384a 2525067i bk2: 392a 2525491i bk3: 392a 2525464i bk4: 448a 2525788i bk5: 448a 2525711i bk6: 492a 2524654i bk7: 492a 2525054i bk8: 512a 2524712i bk9: 512a 2524292i bk10: 512a 2525202i bk11: 512a 2524189i bk12: 464a 2524937i bk13: 464a 2524787i bk14: 428a 2524946i bk15: 428a 2524779i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0503976

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53013, Miss = 909, Miss_rate = 0.017, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[1]: Access = 52528, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[2]: Access = 52732, Miss = 908, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[3]: Access = 52694, Miss = 908, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[4]: Access = 52643, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[5]: Access = 52758, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[6]: Access = 53033, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[7]: Access = 52786, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[8]: Access = 52554, Miss = 908, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[9]: Access = 53152, Miss = 908, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[10]: Access = 52205, Miss = 908, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[11]: Access = 52948, Miss = 908, Miss_rate = 0.017, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[12]: Access = 53970, Miss = 909, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[13]: Access = 53415, Miss = 909, Miss_rate = 0.017, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[14]: Access = 53316, Miss = 907, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[15]: Access = 53088, Miss = 907, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[16]: Access = 61577, Miss = 908, Miss_rate = 0.015, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[17]: Access = 53622, Miss = 907, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[18]: Access = 52286, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[19]: Access = 52538, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 2
L2_cache_bank[20]: Access = 52616, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 2
L2_cache_bank[21]: Access = 52835, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_total_cache_accesses = 1172309
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0170
L2_total_cache_pending_hits = 3479
L2_total_cache_reservation_fails = 4
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 856424
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3219
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292386
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 115
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 877556
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 294557
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.055
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2568235
icnt_total_pkts_simt_to_mem=1466993
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 48.9161
	minimum = 6
	maximum = 544
Network latency average = 27.6045
	minimum = 6
	maximum = 338
Slowest packet = 2337472
Flit latency average = 32.3178
	minimum = 6
	maximum = 337
Slowest flit = 4024320
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0447458
	minimum = 0.032066 (at node 8)
	maximum = 0.204306 (at node 44)
Accepted packet rate average = 0.0447458
	minimum = 0.032066 (at node 8)
	maximum = 0.204306 (at node 44)
Injected flit rate average = 0.0671186
	minimum = 0.0494732 (at node 8)
	maximum = 0.225378 (at node 44)
Accepted flit rate average= 0.0671186
	minimum = 0.0467247 (at node 8)
	maximum = 0.38754 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 40.4813 (16 samples)
	minimum = 6 (16 samples)
	maximum = 389.75 (16 samples)
Network latency average = 24.0742 (16 samples)
	minimum = 6 (16 samples)
	maximum = 285.5 (16 samples)
Flit latency average = 25.3038 (16 samples)
	minimum = 6 (16 samples)
	maximum = 284.812 (16 samples)
Fragmentation average = 0.00825787 (16 samples)
	minimum = 0 (16 samples)
	maximum = 94.4375 (16 samples)
Injected packet rate average = 0.0313159 (16 samples)
	minimum = 0.0231545 (16 samples)
	maximum = 0.101514 (16 samples)
Accepted packet rate average = 0.0313159 (16 samples)
	minimum = 0.0231545 (16 samples)
	maximum = 0.101514 (16 samples)
Injected flit rate average = 0.0499853 (16 samples)
	minimum = 0.0307088 (16 samples)
	maximum = 0.130285 (16 samples)
Accepted flit rate average = 0.0499853 (16 samples)
	minimum = 0.0352752 (16 samples)
	maximum = 0.197776 (16 samples)
Injected packet size average = 1.59616 (16 samples)
Accepted packet size average = 1.59616 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 56 min, 0 sec (3360 sec)
gpgpu_simulation_rate = 7972 (inst/sec)
gpgpu_simulation_rate = 1474 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 134227
gpu_sim_insn = 1288129
gpu_ipc =       9.5966
gpu_tot_sim_cycle = 5316185
gpu_tot_sim_insn = 28076635
gpu_tot_ipc =       5.2814
gpu_tot_issued_cta = 2176
max_total_param_size = 0
gpu_stall_dramfull = 841920
gpu_stall_icnt2sh    = 2979709
partiton_reqs_in_parallel = 2952994
partiton_reqs_in_parallel_total    = 29128592
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.0347
partiton_reqs_in_parallel_util = 2952994
partiton_reqs_in_parallel_util_total    = 29128592
gpu_sim_cycle_parition_util = 134227
gpu_tot_sim_cycle_parition_util    = 1361257
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.4523
partiton_replys_in_parallel = 8771
partiton_replys_in_parallel_total    = 1172309
L2_BW  =       6.1936 GB/Sec
L2_BW_total  =      21.0579 GB/Sec
gpu_total_sim_rate=7906

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1257423
	L1I_total_cache_misses = 5451
	L1I_total_cache_miss_rate = 0.0043
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 210944
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0085
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 209152
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1251972
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5451
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 210944
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1257423
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2098, 2207, 1984, 2260, 2268, 2066, 2443, 2295, 2222, 2434, 1983, 1918, 1959, 2260, 2120, 1990, 1291, 1323, 1393, 1135, 1474, 1486, 1215, 1195, 1242, 1311, 1169, 1447, 1549, 1520, 1350, 1228, 1627, 1138, 1331, 1708, 1289, 1289, 1900, 1449, 1205, 1355, 1408, 1503, 1290, 1279, 1408, 1425, 1417, 1445, 1177, 1443, 1316, 1515, 1278, 1125, 1308, 1247, 1387, 1197, 1118, 1138, 1189, 1315, 
gpgpu_n_tot_thrd_icount = 75388192
gpgpu_n_tot_w_icount = 2355881
gpgpu_n_stall_shd_mem = 3337949
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 885604
gpgpu_n_mem_write_global = 295280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2412122
gpgpu_n_store_insn = 581334
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6750208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3292025
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 41038
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3838491	W0_Idle:43509474	W0_Scoreboard:25339470	W1:521286	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:663552
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7084832 {8:885604,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11815264 {40:295227,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52002624 {40:685829,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362240 {8:295280,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1134 
maxdqlatency = 0 
maxmflatency = 189201 
averagemflatency = 687 
max_icnt2mem_latency = 188970 
max_icnt2sh_latency = 5313709 
mrq_lat_table:14335 	326 	455 	1429 	1035 	1179 	1364 	1126 	683 	213 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	883495 	257954 	7108 	6807 	2556 	2413 	6545 	8258 	5397 	312 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	8 	258073 	62293 	359725 	205678 	111111 	133397 	15659 	5510 	4422 	2321 	2437 	6516 	8164 	5387 	312 	67 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	195366 	216175 	404435 	61670 	7870 	116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1786 	275109 	18232 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	977 	121 	89 	42 	19 	19 	25 	26 	15 	15 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        16        10        16        12        14        16        16        14        17        14        14        16        16 
dram[1]:        17        16        15        16        17        11        21        12        14        16        22        21        13        10        16        16 
dram[2]:        16        16        17        15        10        12        17        10        12        12        16        12        16        15        16        16 
dram[3]:        16        16        16        16        13        11        10        11         8        12        14        16        17        12        16        16 
dram[4]:        16        16        15        15        19         8        14        14        18        12        13        16        18        13        16        16 
dram[5]:        16        16        15        15        12         9        12         8        12        18        17        12        15        13        16        10 
dram[6]:        16        16        15        15        12        19         8        20        20        10        17        23        18        16        16        16 
dram[7]:        17        16        16        14        12         8        11        13        16        12        14        14        20        19        16        16 
dram[8]:        16        16        15        14        20         9        17         9        10        14        10        11        20        16        16        16 
dram[9]:        16        16        15        16        10        12        10        16        13        15        17        17        25        14        16        16 
dram[10]:        17        16        14        14        10        11        12        10        14        20        23        12        17        12        16        16 
maximum service time to same row:
dram[0]:     61666    108480     64576    231669    198257     80383    257205    258744    156434     83418    103762    141447    118240    114410    113776     95224 
dram[1]:    333921     37864    390526     34190    143999    112156    176470    132063    198370    392977    203376     66435    119744     76119    350613     72949 
dram[2]:     48537     48437     64573    118995     79258    217261    137073    235030     84581    190550     82879     54963    259908    104269    172335     74216 
dram[3]:     64140     47914    118989     54104    137001     79922    137920    201571     89842    186402     59677    120780    105250    103511     45537    244274 
dram[4]:     46479     61049     40771     63205    290897    349304    346458    256916    185487    191458    131814    126103    102572    275025     66695     43855 
dram[5]:     34068     37882    118985    202456    176961    107588    203416    260838     88186    184008    190387    119000    199872    147171     58497     78383 
dram[6]:     34043     43341     81090     39991     59935     60015    136704    385838    350265     85138    259062     72281    167187     89893    140304     47032 
dram[7]:    118967     37884     53444     52966    233968    149345    138032    128376    189904     79858    120991     92819    144785    143706    289887     45874 
dram[8]:     87300     31305     37935     58553    114923    259498    155579    351381    151360    189822    118192     89681    147781    146352     12791    263020 
dram[9]:     63942     52950     56631     90593     82036    371072     63873     80140     65107    191454     74211     93942    131078    115018    262817    105556 
dram[10]:     52955     57374     51012     55432    142995    192940    180383    193894     84979     57373     84128     89729     92336     85085    133972    182908 
average row accesses per activate:
dram[0]:  2.552632  2.694444  2.828571  2.750000  3.459460  3.685714  2.705882  2.760000  3.063830  2.773585  3.318182  3.173913  3.093023  3.068182  2.857143  3.157895 
dram[1]:  2.621622  2.232558  3.379310  3.920000  3.225000  2.931818  3.390244  2.603774  2.716981  2.843137  2.862745  3.465116  3.166667  3.045455  3.000000  2.926829 
dram[2]:  3.200000  3.428571  3.000000  3.266667  3.000000  3.146342  2.527273  2.421053  2.543860  2.571429  3.769231  3.318182  4.466667  3.410256  3.157895  2.857143 
dram[3]:  3.555556  3.096774  2.414634  3.379310  3.714286  3.047619  2.957447  2.421053  2.880000  3.085106  3.130435  3.891892  3.045455  3.093023  2.790698  3.333333 
dram[4]:  3.096774  3.555556  3.062500  2.800000  3.394737  2.560000  2.464286  2.875000  2.754717  2.618182  3.295455  2.938776  3.045455  3.594594  3.843750  3.558824 
dram[5]:  2.742857  3.096774  2.512820  3.266667  2.782609  3.282051  2.816327  2.300000  2.880000  3.130435  2.920000  3.266667  3.268293  3.093023  3.270270  3.025000 
dram[6]:  2.909091  2.341463  3.193548  3.333333  2.844445  3.394737  2.875000  3.136364  3.348837  3.222222  3.918919  3.769231  3.069767  3.093023  3.270270  3.050000 
dram[7]:  3.464286  2.823529  3.846154  2.777778  3.000000  2.723404  2.780000  2.937500  3.200000  3.130435  3.063830  3.272727  3.069767  2.833333  2.553191  3.277778 
dram[8]:  2.742857  3.000000  3.448276  2.222222  2.931818  2.844445  2.895833  2.413793  2.526316  3.195652  2.900000  3.318182  3.564103  3.594594  2.767442  2.565217 
dram[9]:  2.594594  2.823529  3.225806  2.729730  3.200000  2.976744  2.725490  2.711539  3.085106  3.152174  4.393939  3.769231  3.243902  3.045455  2.313725  2.448980 
dram[10]:  2.939394  3.096774  3.225806  2.631579  2.666667  3.047619  2.500000  2.592592  2.880000  3.063830  3.769231  3.266667  2.770833  3.722222  3.025641  2.458333 
average row locality = 22147/7378 = 3.001762
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        16        17        16        16        16        19        18        18        16        18        12        12 
dram[1]:         1         0         1         1        17        17        17        16        16        17        18        21        16        17        12        12 
dram[2]:         0         0         2         1        17        17        17        16        17        16        19        18        17        16        12        12 
dram[3]:         0         0         2         1        18        16        17        16        16        17        16        16        17        16        12        12 
dram[4]:         0         0         1         1        17        16        16        16        18        16        17        16        18        17        14        12 
dram[5]:         0         0         1         1        16        16        16        16        16        16        18        19        18        17        12        12 
dram[6]:         0         0         1         2        16        17        16        16        16        17        17        19        16        17        12        13 
dram[7]:         1         0         2         2        17        16        17        19        16        16        16        16        16        20        13        11 
dram[8]:         0         0         2         2        17        16        17        18        16        19        17        18        22        17        12        11 
dram[9]:         0         0         2         3        16        16        16        18        17        17        17        19        17        18        11        13 
dram[10]:         1         0         2         2        16        16        17        17        16        16        19        19        17        18        11        11 
total reads: 2171
min_bank_accesses = 0!
chip skew: 204/192 = 1.06
average mf latency per bank:
dram[0]:      39163     39436     46019     50852     46012     44947     38102     39180     30477     34755     35339     36575     29178     29026     27387     27779
dram[1]:      40988     40247     46349     46329     50969     48922     36658     38328     27822     29641     40022     36830     28339     27398     27311     27120
dram[2]:      37090     37900     48173     48540     47983     47002     37805     36342     28493     31974     37171     36144     26871     28777     30201     28530
dram[3]:      37700     37768     46509     49086     48284     46993     42677     38221     29928     33614     39074     35788     29021     27655     27370     28465
dram[4]:      36506     38071     47962     49352     43802     46580     38240     37225     29748     31353     35475     40628     31419     29271     27831     27803
dram[5]:      38373     37397     49808     50240     48846     45630     35427     38029     29646     31320     40682     40461     27972     26676     25597     28932
dram[6]:      39118     36834     51972     47542     46455     46847     37485     36495     32534     35560     36675     39016     26973     29960     27316     27381
dram[7]:      41477     38272     47643     46939     47727     45272     38587     37231     33632     30544     37084     33452     28150     28598     27628     27397
dram[8]:      39592     38516     47815     48849     47215     49811     37202     34583     33012     28555     36672     33103     38089     26518     27807     28147
dram[9]:      37082     37629     45095     45210     48615     45672     38161     33135     31331     31539     40402     37471     26474     26062     28464     29087
dram[10]:      39495     40162     47437     48470     50487     49198     37241     35561     33579     29913     39064     37670     25080     27454     30303     32562
maximum mf latency per bank:
dram[0]:      72600    138525     39285    146476     56657     78802     55766    118423    187631    188454     91955    137013    108838    108845     54844     54288
dram[1]:      74594     72670     42456     42618    137775    122926     97283     55337    131938     85223     97012     89360     85403     87900     54316     54438
dram[2]:      51160     64015    118503    137777    118498     55667     97293     97297     70363    182595    108819     97042    110727    107152    118675     72561
dram[3]:      64056     52384    118390     45396    137774     78804    181161    150862    188832    184302     89299     89394    107170    108825     54395     54147
dram[4]:      52373     64012     45541     45460     54171     54319    134021     56512    166236    151710     88547    107289    108827    118434     72656     54122
dram[5]:      52487     53484    118610     63899    134218     56252     56514    134230    132362    189201    137662    108836    107318     87745     54297     70713
dram[6]:      53352     53417     74597     45304     56262     56475     97343     56051     97435    184294     88931     97046     89230    102102     72588     53584
dram[7]:     118723     63987     63991     64003     56336     56515    179667    134133    189005     83031     88007     88242    102097     98101     64026     53188
dram[8]:      72525     51606     45502     63859    118322    134135     55373     55411    183076    182263    118788    108823     89335     86199     53328     54703
dram[9]:      64048     64045     40064     39671    134223     56595    144381     83027    153294    182842    137658     89389     97036    107169    109056    104965
dram[10]:      74599     63901     39526     39478    137773     78798    183363    150424    182036     82871    107272    108831     70731     87688    109055    109056
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2778802 n_nop=2769999 n_act=676 n_pre=660 n_req=2016 n_rd=7268 n_write=199 bw_util=0.005374
n_activity=34566 dram_eff=0.432
bk0: 388a 2774564i bk1: 384a 2774342i bk2: 388a 2775340i bk3: 388a 2775199i bk4: 448a 2775213i bk5: 448a 2774792i bk6: 488a 2774083i bk7: 488a 2773835i bk8: 512a 2773682i bk9: 512a 2773481i bk10: 512a 2773390i bk11: 512a 2773292i bk12: 468a 2773924i bk13: 468a 2773593i bk14: 432a 2773937i bk15: 432a 2773922i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0532488
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2778802 n_nop=2770001 n_act=677 n_pre=661 n_req=2015 n_rd=7264 n_write=199 bw_util=0.005371
n_activity=34539 dram_eff=0.4321
bk0: 384a 2774258i bk1: 384a 2774177i bk2: 388a 2775252i bk3: 388a 2775128i bk4: 448a 2775277i bk5: 448a 2775074i bk6: 488a 2774147i bk7: 488a 2774057i bk8: 512a 2773799i bk9: 512a 2773466i bk10: 512a 2773942i bk11: 512a 2773844i bk12: 468a 2774350i bk13: 468a 2773908i bk14: 432a 2774108i bk15: 432a 2773741i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0505088
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2778802 n_nop=2770033 n_act=662 n_pre=646 n_req=2013 n_rd=7264 n_write=197 bw_util=0.00537
n_activity=33686 dram_eff=0.443
bk0: 384a 2774375i bk1: 384a 2774238i bk2: 388a 2774582i bk3: 388a 2774682i bk4: 448a 2774876i bk5: 448a 2774822i bk6: 488a 2773906i bk7: 488a 2773790i bk8: 512a 2773599i bk9: 512a 2773157i bk10: 512a 2773604i bk11: 512a 2773532i bk12: 468a 2773973i bk13: 468a 2774206i bk14: 432a 2774670i bk15: 432a 2773656i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0524597
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2778802 n_nop=2770052 n_act=655 n_pre=639 n_req=2008 n_rd=7264 n_write=192 bw_util=0.005366
n_activity=34307 dram_eff=0.4347
bk0: 384a 2775397i bk1: 384a 2775042i bk2: 388a 2775369i bk3: 388a 2775820i bk4: 448a 2775438i bk5: 448a 2775219i bk6: 488a 2774968i bk7: 488a 2774038i bk8: 512a 2773541i bk9: 512a 2773617i bk10: 512a 2773992i bk11: 512a 2773981i bk12: 468a 2773953i bk13: 468a 2774019i bk14: 432a 2774400i bk15: 432a 2774397i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0363333
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2778802 n_nop=2770029 n_act=665 n_pre=649 n_req=2011 n_rd=7264 n_write=195 bw_util=0.005369
n_activity=34593 dram_eff=0.4312
bk0: 384a 2774271i bk1: 384a 2774273i bk2: 388a 2775194i bk3: 388a 2774806i bk4: 448a 2774979i bk5: 448a 2774844i bk6: 488a 2774510i bk7: 488a 2774227i bk8: 512a 2774045i bk9: 512a 2773419i bk10: 512a 2774004i bk11: 512a 2773238i bk12: 464a 2774109i bk13: 464a 2773923i bk14: 436a 2774531i bk15: 436a 2773877i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0561166
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2778802 n_nop=2769998 n_act=681 n_pre=665 n_req=2010 n_rd=7264 n_write=194 bw_util=0.005368
n_activity=34565 dram_eff=0.4315
bk0: 384a 2774371i bk1: 384a 2774358i bk2: 388a 2775441i bk3: 388a 2775278i bk4: 448a 2775240i bk5: 448a 2775509i bk6: 488a 2774452i bk7: 488a 2774061i bk8: 512a 2773811i bk9: 512a 2774216i bk10: 512a 2773852i bk11: 512a 2774342i bk12: 464a 2774548i bk13: 464a 2774242i bk14: 436a 2774324i bk15: 436a 2773939i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.043803
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2778802 n_nop=2770077 n_act=637 n_pre=621 n_req=2013 n_rd=7272 n_write=195 bw_util=0.005374
n_activity=33925 dram_eff=0.4402
bk0: 384a 2774404i bk1: 384a 2774650i bk2: 392a 2775464i bk3: 392a 2774699i bk4: 448a 2774872i bk5: 448a 2774740i bk6: 488a 2774341i bk7: 488a 2773746i bk8: 512a 2773806i bk9: 512a 2773546i bk10: 512a 2773919i bk11: 512a 2773824i bk12: 464a 2774120i bk13: 464a 2773857i bk14: 436a 2774061i bk15: 436a 2774020i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0563804
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2778802 n_nop=2770028 n_act=668 n_pre=652 n_req=2012 n_rd=7256 n_write=198 bw_util=0.005365
n_activity=35171 dram_eff=0.4239
bk0: 384a 2774191i bk1: 384a 2773850i bk2: 392a 2774488i bk3: 392a 2774966i bk4: 448a 2774829i bk5: 448a 2774970i bk6: 488a 2773848i bk7: 488a 2773730i bk8: 512a 2773824i bk9: 512a 2773705i bk10: 512a 2773286i bk11: 512a 2773592i bk12: 464a 2774082i bk13: 464a 2773908i bk14: 428a 2774041i bk15: 428a 2774042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0555092
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2778802 n_nop=2769958 n_act=698 n_pre=682 n_req=2019 n_rd=7260 n_write=204 bw_util=0.005372
n_activity=35389 dram_eff=0.4218
bk0: 384a 2774727i bk1: 384a 2775078i bk2: 392a 2775488i bk3: 392a 2775206i bk4: 448a 2775378i bk5: 448a 2775096i bk6: 488a 2774269i bk7: 488a 2773833i bk8: 512a 2773763i bk9: 512a 2773597i bk10: 512a 2774022i bk11: 512a 2773560i bk12: 468a 2774277i bk13: 464a 2773736i bk14: 428a 2774428i bk15: 428a 2773973i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.039689
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2778802 n_nop=2770004 n_act=675 n_pre=659 n_req=2016 n_rd=7264 n_write=200 bw_util=0.005372
n_activity=34956 dram_eff=0.4271
bk0: 384a 2774395i bk1: 384a 2774392i bk2: 392a 2774456i bk3: 392a 2774300i bk4: 448a 2775139i bk5: 448a 2774765i bk6: 492a 2774063i bk7: 492a 2773456i bk8: 512a 2773749i bk9: 512a 2773372i bk10: 512a 2773540i bk11: 512a 2772867i bk12: 464a 2773821i bk13: 464a 2773794i bk14: 428a 2774326i bk15: 428a 2774032i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0501641
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2778802 n_nop=2769986 n_act=685 n_pre=669 n_req=2014 n_rd=7264 n_write=198 bw_util=0.005371
n_activity=34465 dram_eff=0.433
bk0: 384a 2774337i bk1: 384a 2774306i bk2: 392a 2774730i bk3: 392a 2774703i bk4: 448a 2775027i bk5: 448a 2774950i bk6: 492a 2773893i bk7: 492a 2774293i bk8: 512a 2773951i bk9: 512a 2773531i bk10: 512a 2774441i bk11: 512a 2773428i bk12: 464a 2774176i bk13: 464a 2774026i bk14: 428a 2774185i bk15: 428a 2774018i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0458773

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53402, Miss = 909, Miss_rate = 0.017, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[1]: Access = 52938, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[2]: Access = 53119, Miss = 908, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[3]: Access = 53109, Miss = 908, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[4]: Access = 53022, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[5]: Access = 53152, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[6]: Access = 53437, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[7]: Access = 53197, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[8]: Access = 52946, Miss = 908, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[9]: Access = 53548, Miss = 908, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[10]: Access = 52657, Miss = 908, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[11]: Access = 53362, Miss = 908, Miss_rate = 0.017, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[12]: Access = 54360, Miss = 909, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[13]: Access = 53825, Miss = 909, Miss_rate = 0.017, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[14]: Access = 53678, Miss = 907, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[15]: Access = 53477, Miss = 907, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[16]: Access = 61962, Miss = 908, Miss_rate = 0.015, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[17]: Access = 54039, Miss = 907, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[18]: Access = 52674, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[19]: Access = 52948, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 2
L2_cache_bank[20]: Access = 53011, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 2
L2_cache_bank[21]: Access = 53217, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_total_cache_accesses = 1181080
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3479
L2_total_cache_reservation_fails = 4
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 864472
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3219
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 115
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 885604
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295280
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.050
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2585489
icnt_total_pkts_simt_to_mem=1476487
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.3039
	minimum = 6
	maximum = 31
Network latency average = 7.29153
	minimum = 6
	maximum = 29
Slowest packet = 2355934
Flit latency average = 6.84705
	minimum = 6
	maximum = 28
Slowest flit = 4055679
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0013069
	minimum = 0.000838139 (at node 9)
	maximum = 0.00168373 (at node 38)
Accepted packet rate average = 0.0013069
	minimum = 0.000838139 (at node 9)
	maximum = 0.00168373 (at node 38)
Injected flit rate average = 0.00199276
	minimum = 0.000901465 (at node 9)
	maximum = 0.00328923 (at node 38)
Accepted flit rate average= 0.00199276
	minimum = 0.00146022 (at node 42)
	maximum = 0.00311043 (at node 24)
Injected packet length average = 1.5248
Accepted packet length average = 1.5248
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 38.5297 (17 samples)
	minimum = 6 (17 samples)
	maximum = 368.647 (17 samples)
Network latency average = 23.087 (17 samples)
	minimum = 6 (17 samples)
	maximum = 270.412 (17 samples)
Flit latency average = 24.2181 (17 samples)
	minimum = 6 (17 samples)
	maximum = 269.706 (17 samples)
Fragmentation average = 0.00777211 (17 samples)
	minimum = 0 (17 samples)
	maximum = 88.8824 (17 samples)
Injected packet rate average = 0.0295507 (17 samples)
	minimum = 0.0218418 (17 samples)
	maximum = 0.0956417 (17 samples)
Accepted packet rate average = 0.0295507 (17 samples)
	minimum = 0.0218418 (17 samples)
	maximum = 0.0956417 (17 samples)
Injected flit rate average = 0.0471622 (17 samples)
	minimum = 0.0289555 (17 samples)
	maximum = 0.122815 (17 samples)
Accepted flit rate average = 0.0471622 (17 samples)
	minimum = 0.033286 (17 samples)
	maximum = 0.186325 (17 samples)
Injected packet size average = 1.59598 (17 samples)
Accepted packet size average = 1.59598 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 59 min, 11 sec (3551 sec)
gpgpu_simulation_rate = 7906 (inst/sec)
gpgpu_simulation_rate = 1497 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 36251
gpu_sim_insn = 1114172
gpu_ipc =      30.7349
gpu_tot_sim_cycle = 5574586
gpu_tot_sim_insn = 29190807
gpu_tot_ipc =       5.2364
gpu_tot_issued_cta = 2304
max_total_param_size = 0
gpu_stall_dramfull = 841920
gpu_stall_icnt2sh    = 2980141
partiton_reqs_in_parallel = 797522
partiton_reqs_in_parallel_total    = 32081586
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.8980
partiton_reqs_in_parallel_util = 797522
partiton_reqs_in_parallel_util_total    = 32081586
gpu_sim_cycle_parition_util = 36251
gpu_tot_sim_cycle_parition_util    = 1495484
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.4653
partiton_replys_in_parallel = 2072
partiton_replys_in_parallel_total    = 1181080
L2_BW  =       5.4176 GB/Sec
L2_BW_total  =      20.1170 GB/Sec
gpu_total_sim_rate=8081

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1277933
	L1I_total_cache_misses = 5451
	L1I_total_cache_miss_rate = 0.0043
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 221184
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0081
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 219392
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1272482
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5451
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 221184
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1277933
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2119, 2228, 2005, 2281, 2289, 2087, 2464, 2316, 2243, 2455, 2004, 1939, 1980, 2281, 2141, 2011, 1312, 1344, 1414, 1156, 1495, 1507, 1236, 1216, 1263, 1332, 1190, 1468, 1570, 1541, 1371, 1249, 1648, 1159, 1352, 1729, 1310, 1310, 1921, 1470, 1226, 1376, 1429, 1524, 1311, 1300, 1429, 1446, 1438, 1466, 1198, 1464, 1337, 1536, 1299, 1146, 1329, 1268, 1408, 1233, 1139, 1159, 1210, 1336, 
gpgpu_n_tot_thrd_icount = 76569952
gpgpu_n_tot_w_icount = 2392811
gpgpu_n_stall_shd_mem = 3337949
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 887652
gpgpu_n_mem_write_global = 295304
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2477658
gpgpu_n_store_insn = 581358
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7077888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3292025
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 41038
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3843185	W0_Idle:45482727	W0_Scoreboard:25354469	W1:521352	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:700416
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7101216 {8:887652,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816224 {40:295251,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52084544 {40:687877,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362432 {8:295304,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1134 
maxdqlatency = 0 
maxmflatency = 189201 
averagemflatency = 687 
max_icnt2mem_latency = 188970 
max_icnt2sh_latency = 5574585 
mrq_lat_table:14335 	326 	455 	1429 	1035 	1179 	1364 	1126 	683 	213 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	885545 	257970 	7108 	6807 	2556 	2413 	6545 	8259 	5402 	312 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	8 	258859 	62364 	359725 	205678 	112320 	133397 	15659 	5510 	4422 	2321 	2437 	6516 	8165 	5392 	312 	67 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	196795 	216602 	404627 	61670 	7870 	116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1786 	275109 	18256 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	980 	121 	89 	42 	19 	19 	25 	27 	15 	15 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        16        10        16        12        14        16        16        14        17        14        14        16        16 
dram[1]:        17        16        15        16        17        11        21        12        14        16        22        21        13        10        16        16 
dram[2]:        16        16        17        15        10        12        17        10        12        12        16        12        16        15        16        16 
dram[3]:        16        16        16        16        13        11        10        11         8        12        14        16        17        12        16        16 
dram[4]:        16        16        15        15        19         8        14        14        18        12        13        16        18        13        16        16 
dram[5]:        16        16        15        15        12         9        12         8        12        18        17        12        15        13        16        10 
dram[6]:        16        16        15        15        12        19         8        20        20        10        17        23        18        16        16        16 
dram[7]:        17        16        16        14        12         8        11        13        16        12        14        14        20        19        16        16 
dram[8]:        16        16        15        14        20         9        17         9        10        14        10        11        20        16        16        16 
dram[9]:        16        16        15        16        10        12        10        16        13        15        17        17        25        14        16        16 
dram[10]:        17        16        14        14        10        11        12        10        14        20        23        12        17        12        16        16 
maximum service time to same row:
dram[0]:     61666    108480     64576    231669    198257     80383    257205    258744    156434     83418    103762    141447    118240    114410    113776     95224 
dram[1]:    333921     37864    390526     34190    143999    112156    176470    132063    198370    392977    203376     66435    119744     76119    350613     72949 
dram[2]:     48537     48437     64573    118995     79258    217261    137073    235030     84581    190550     82879     54963    259908    104269    172335     74216 
dram[3]:     64140     47914    118989     54104    137001     79922    137920    201571     89842    186402     59677    120780    105250    103511     45537    244274 
dram[4]:     46479     61049     40771     63205    290897    349304    346458    256916    185487    191458    131814    126103    102572    275025     66695     43855 
dram[5]:     34068     37882    118985    202456    176961    107588    203416    260838     88186    184008    190387    119000    199872    147171     58497     78383 
dram[6]:     34043     43341     81090     39991     59935     60015    136704    385838    350265     85138    259062     72281    167187     89893    140304     47032 
dram[7]:    118967     37884     53444     52966    233968    149345    138032    128376    189904     79858    120991     92819    144785    143706    289887     45874 
dram[8]:     87300     31305     37935     58553    114923    259498    155579    351381    151360    189822    118192     89681    147781    146352     12791    263020 
dram[9]:     63942     52950     56631     90593     82036    371072     63873     80140     65107    191454     74211     93942    131078    115018    262817    105556 
dram[10]:     52955     57374     51012     55432    142995    192940    180383    193894     84979     57373     84128     89729     92336     85085    133972    182908 
average row accesses per activate:
dram[0]:  2.552632  2.694444  2.828571  2.750000  3.459460  3.685714  2.705882  2.760000  3.063830  2.773585  3.318182  3.173913  3.093023  3.068182  2.857143  3.157895 
dram[1]:  2.621622  2.232558  3.379310  3.920000  3.225000  2.931818  3.390244  2.603774  2.716981  2.843137  2.862745  3.465116  3.166667  3.045455  3.000000  2.926829 
dram[2]:  3.200000  3.428571  3.000000  3.266667  3.000000  3.146342  2.527273  2.421053  2.543860  2.571429  3.769231  3.318182  4.466667  3.410256  3.157895  2.857143 
dram[3]:  3.555556  3.096774  2.414634  3.379310  3.714286  3.047619  2.957447  2.421053  2.880000  3.085106  3.130435  3.891892  3.045455  3.093023  2.790698  3.333333 
dram[4]:  3.096774  3.555556  3.062500  2.800000  3.394737  2.560000  2.464286  2.875000  2.754717  2.618182  3.295455  2.938776  3.045455  3.594594  3.843750  3.558824 
dram[5]:  2.742857  3.096774  2.512820  3.266667  2.782609  3.282051  2.816327  2.300000  2.880000  3.130435  2.920000  3.266667  3.268293  3.093023  3.270270  3.025000 
dram[6]:  2.909091  2.341463  3.193548  3.333333  2.844445  3.394737  2.875000  3.136364  3.348837  3.222222  3.918919  3.769231  3.069767  3.093023  3.270270  3.050000 
dram[7]:  3.464286  2.823529  3.846154  2.777778  3.000000  2.723404  2.780000  2.937500  3.200000  3.130435  3.063830  3.272727  3.069767  2.833333  2.553191  3.277778 
dram[8]:  2.742857  3.000000  3.448276  2.222222  2.931818  2.844445  2.895833  2.413793  2.526316  3.195652  2.900000  3.318182  3.564103  3.594594  2.767442  2.565217 
dram[9]:  2.594594  2.823529  3.225806  2.729730  3.200000  2.976744  2.725490  2.711539  3.085106  3.152174  4.393939  3.769231  3.243902  3.045455  2.313725  2.448980 
dram[10]:  2.939394  3.096774  3.225806  2.631579  2.666667  3.047619  2.500000  2.592592  2.880000  3.063830  3.769231  3.266667  2.770833  3.722222  3.025641  2.458333 
average row locality = 22147/7378 = 3.001762
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        16        17        16        16        16        19        18        18        16        18        12        12 
dram[1]:         1         0         1         1        17        17        17        16        16        17        18        21        16        17        12        12 
dram[2]:         0         0         2         1        17        17        17        16        17        16        19        18        17        16        12        12 
dram[3]:         0         0         2         1        18        16        17        16        16        17        16        16        17        16        12        12 
dram[4]:         0         0         1         1        17        16        16        16        18        16        17        16        18        17        14        12 
dram[5]:         0         0         1         1        16        16        16        16        16        16        18        19        18        17        12        12 
dram[6]:         0         0         1         2        16        17        16        16        16        17        17        19        16        17        12        13 
dram[7]:         1         0         2         2        17        16        17        19        16        16        16        16        16        20        13        11 
dram[8]:         0         0         2         2        17        16        17        18        16        19        17        18        22        17        12        11 
dram[9]:         0         0         2         3        16        16        16        18        17        17        17        19        17        18        11        13 
dram[10]:         1         0         2         2        16        16        17        17        16        16        19        19        17        18        11        11 
total reads: 2171
min_bank_accesses = 0!
chip skew: 204/192 = 1.06
average mf latency per bank:
dram[0]:      39224     39497     46142     50971     46012     44948     38102     39180     30477     34755     35339     36575     29178     29026     27683     28076
dram[1]:      41049     40310     46472     46445     50969     48922     36659     38328     27822     29641     40022     36830     28339     27398     27311     27120
dram[2]:      37153     37962     48294     48659     47983     47002     37805     36343     28493     31974     37171     36144     26871     28777     30201     28530
dram[3]:      37776     37844     46631     49207     48284     46993     42677     38221     29928     33614     39074     35788     29021     27655     27370     28465
dram[4]:      36579     38142     48086     49471     43802     46580     38240     37225     29748     31353     35475     40628     31419     29271     27831     27803
dram[5]:      38444     37466     49934     50362     48846     45630     35427     38029     29646     31320     40682     40461     27972     26676     25597     29163
dram[6]:      39557     36902     52087     47649     46456     46848     37485     36495     32534     35560     36675     39016     26973     29960     27316     27381
dram[7]:      41909     38708     47758     47045     47727     45272     38587     37231     33632     30544     37084     33452     28150     28598     27628     27397
dram[8]:      39665     38588     47930     48955     47215     49811     37202     34583     33012     28555     36672     33103     38094     26518     27807     28147
dram[9]:      37153     37700     45210     45318     48615     45672     38161     33135     31331     31539     40402     37471     26474     26062     28464     29087
dram[10]:      39565     40232     47552     48582     50487     49198     37241     35561     33579     29913     39064     37670     25080     27454     30303     32562
maximum mf latency per bank:
dram[0]:      72600    138525     39285    146476     56657     78802     55766    118423    187631    188454     91955    137013    108838    108845     54844     54288
dram[1]:      74594     72670     42456     42618    137775    122926     97283     55337    131938     85223     97012     89360     85403     87900     54316     54438
dram[2]:      51160     64015    118503    137777    118498     55667     97293     97297     70363    182595    108819     97042    110727    107152    118675     72561
dram[3]:      64056     52384    118390     45396    137774     78804    181161    150862    188832    184302     89299     89394    107170    108825     54395     54147
dram[4]:      52373     64012     45541     45460     54171     54319    134021     56512    166236    151710     88547    107289    108827    118434     72656     54122
dram[5]:      52487     53484    118610     63899    134218     56252     56514    134230    132362    189201    137662    108836    107318     87745     54297     70713
dram[6]:      53352     53417     74597     45304     56262     56475     97343     56051     97435    184294     88931     97046     89230    102102     72588     53584
dram[7]:     118723     63987     63991     64003     56336     56515    179667    134133    189005     83031     88007     88242    102097     98101     64026     53188
dram[8]:      72525     51606     45502     63859    118322    134135     55373     55411    183076    182263    118788    108823     89335     86199     53328     54703
dram[9]:      64048     64045     40064     39671    134223     56595    144381     83027    153294    182842    137658     89389     97036    107169    109056    104965
dram[10]:      74599     63901     39526     39478    137773     78798    183363    150424    182036     82871    107272    108831     70731     87688    109055    109056
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2846113 n_nop=2837310 n_act=676 n_pre=660 n_req=2016 n_rd=7268 n_write=199 bw_util=0.005247
n_activity=34566 dram_eff=0.432
bk0: 388a 2841875i bk1: 384a 2841653i bk2: 388a 2842651i bk3: 388a 2842510i bk4: 448a 2842524i bk5: 448a 2842103i bk6: 488a 2841394i bk7: 488a 2841146i bk8: 512a 2840993i bk9: 512a 2840792i bk10: 512a 2840701i bk11: 512a 2840603i bk12: 468a 2841235i bk13: 468a 2840904i bk14: 432a 2841248i bk15: 432a 2841233i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0519895
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2846113 n_nop=2837312 n_act=677 n_pre=661 n_req=2015 n_rd=7264 n_write=199 bw_util=0.005244
n_activity=34539 dram_eff=0.4321
bk0: 384a 2841569i bk1: 384a 2841488i bk2: 388a 2842563i bk3: 388a 2842439i bk4: 448a 2842588i bk5: 448a 2842385i bk6: 488a 2841458i bk7: 488a 2841368i bk8: 512a 2841110i bk9: 512a 2840777i bk10: 512a 2841253i bk11: 512a 2841155i bk12: 468a 2841661i bk13: 468a 2841219i bk14: 432a 2841419i bk15: 432a 2841052i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0493143
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2846113 n_nop=2837344 n_act=662 n_pre=646 n_req=2013 n_rd=7264 n_write=197 bw_util=0.005243
n_activity=33686 dram_eff=0.443
bk0: 384a 2841686i bk1: 384a 2841549i bk2: 388a 2841893i bk3: 388a 2841993i bk4: 448a 2842187i bk5: 448a 2842133i bk6: 488a 2841217i bk7: 488a 2841101i bk8: 512a 2840910i bk9: 512a 2840468i bk10: 512a 2840915i bk11: 512a 2840843i bk12: 468a 2841284i bk13: 468a 2841517i bk14: 432a 2841981i bk15: 432a 2840967i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.051219
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2846113 n_nop=2837363 n_act=655 n_pre=639 n_req=2008 n_rd=7264 n_write=192 bw_util=0.005239
n_activity=34307 dram_eff=0.4347
bk0: 384a 2842708i bk1: 384a 2842353i bk2: 388a 2842680i bk3: 388a 2843131i bk4: 448a 2842749i bk5: 448a 2842530i bk6: 488a 2842279i bk7: 488a 2841349i bk8: 512a 2840852i bk9: 512a 2840928i bk10: 512a 2841303i bk11: 512a 2841292i bk12: 468a 2841264i bk13: 468a 2841330i bk14: 432a 2841711i bk15: 432a 2841708i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.035474
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2846113 n_nop=2837340 n_act=665 n_pre=649 n_req=2011 n_rd=7264 n_write=195 bw_util=0.005242
n_activity=34593 dram_eff=0.4312
bk0: 384a 2841582i bk1: 384a 2841584i bk2: 388a 2842505i bk3: 388a 2842117i bk4: 448a 2842290i bk5: 448a 2842155i bk6: 488a 2841821i bk7: 488a 2841538i bk8: 512a 2841356i bk9: 512a 2840730i bk10: 512a 2841315i bk11: 512a 2840549i bk12: 464a 2841420i bk13: 464a 2841234i bk14: 436a 2841842i bk15: 436a 2841188i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0547895
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2846113 n_nop=2837309 n_act=681 n_pre=665 n_req=2010 n_rd=7264 n_write=194 bw_util=0.005241
n_activity=34565 dram_eff=0.4315
bk0: 384a 2841682i bk1: 384a 2841669i bk2: 388a 2842752i bk3: 388a 2842589i bk4: 448a 2842551i bk5: 448a 2842820i bk6: 488a 2841763i bk7: 488a 2841372i bk8: 512a 2841122i bk9: 512a 2841527i bk10: 512a 2841163i bk11: 512a 2841653i bk12: 464a 2841859i bk13: 464a 2841553i bk14: 436a 2841635i bk15: 436a 2841250i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0427671
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2846113 n_nop=2837388 n_act=637 n_pre=621 n_req=2013 n_rd=7272 n_write=195 bw_util=0.005247
n_activity=33925 dram_eff=0.4402
bk0: 384a 2841715i bk1: 384a 2841961i bk2: 392a 2842775i bk3: 392a 2842010i bk4: 448a 2842183i bk5: 448a 2842051i bk6: 488a 2841652i bk7: 488a 2841057i bk8: 512a 2841117i bk9: 512a 2840857i bk10: 512a 2841230i bk11: 512a 2841135i bk12: 464a 2841431i bk13: 464a 2841168i bk14: 436a 2841372i bk15: 436a 2841331i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.055047
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2846113 n_nop=2837339 n_act=668 n_pre=652 n_req=2012 n_rd=7256 n_write=198 bw_util=0.005238
n_activity=35171 dram_eff=0.4239
bk0: 384a 2841502i bk1: 384a 2841161i bk2: 392a 2841799i bk3: 392a 2842277i bk4: 448a 2842140i bk5: 448a 2842281i bk6: 488a 2841159i bk7: 488a 2841041i bk8: 512a 2841135i bk9: 512a 2841016i bk10: 512a 2840597i bk11: 512a 2840903i bk12: 464a 2841393i bk13: 464a 2841219i bk14: 428a 2841352i bk15: 428a 2841353i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0541964
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2846113 n_nop=2837269 n_act=698 n_pre=682 n_req=2019 n_rd=7260 n_write=204 bw_util=0.005245
n_activity=35389 dram_eff=0.4218
bk0: 384a 2842038i bk1: 384a 2842389i bk2: 392a 2842799i bk3: 392a 2842517i bk4: 448a 2842689i bk5: 448a 2842407i bk6: 488a 2841580i bk7: 488a 2841144i bk8: 512a 2841074i bk9: 512a 2840908i bk10: 512a 2841333i bk11: 512a 2840871i bk12: 468a 2841588i bk13: 464a 2841047i bk14: 428a 2841739i bk15: 428a 2841284i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0387504
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2846113 n_nop=2837315 n_act=675 n_pre=659 n_req=2016 n_rd=7264 n_write=200 bw_util=0.005245
n_activity=34956 dram_eff=0.4271
bk0: 384a 2841706i bk1: 384a 2841703i bk2: 392a 2841767i bk3: 392a 2841611i bk4: 448a 2842450i bk5: 448a 2842076i bk6: 492a 2841374i bk7: 492a 2840767i bk8: 512a 2841060i bk9: 512a 2840683i bk10: 512a 2840851i bk11: 512a 2840178i bk12: 464a 2841132i bk13: 464a 2841105i bk14: 428a 2841637i bk15: 428a 2841343i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0489777
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2846113 n_nop=2837297 n_act=685 n_pre=669 n_req=2014 n_rd=7264 n_write=198 bw_util=0.005244
n_activity=34465 dram_eff=0.433
bk0: 384a 2841648i bk1: 384a 2841617i bk2: 392a 2842041i bk3: 392a 2842014i bk4: 448a 2842338i bk5: 448a 2842261i bk6: 492a 2841204i bk7: 492a 2841604i bk8: 512a 2841262i bk9: 512a 2840842i bk10: 512a 2841752i bk11: 512a 2840739i bk12: 464a 2841487i bk13: 464a 2841337i bk14: 428a 2841496i bk15: 428a 2841329i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0447923

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53495, Miss = 909, Miss_rate = 0.017, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[1]: Access = 53032, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[2]: Access = 53212, Miss = 908, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[3]: Access = 53201, Miss = 908, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[4]: Access = 53115, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[5]: Access = 53245, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[6]: Access = 53534, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[7]: Access = 53294, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[8]: Access = 53042, Miss = 908, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[9]: Access = 53644, Miss = 908, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[10]: Access = 52753, Miss = 908, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[11]: Access = 53459, Miss = 908, Miss_rate = 0.017, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[12]: Access = 54454, Miss = 909, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[13]: Access = 53918, Miss = 909, Miss_rate = 0.017, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[14]: Access = 53771, Miss = 907, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[15]: Access = 53570, Miss = 907, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[16]: Access = 62060, Miss = 908, Miss_rate = 0.015, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[17]: Access = 54132, Miss = 907, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[18]: Access = 52767, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[19]: Access = 53040, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 2
L2_cache_bank[20]: Access = 53104, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 2
L2_cache_bank[21]: Access = 53310, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_total_cache_accesses = 1183152
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3479
L2_total_cache_reservation_fails = 4
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 866520
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3219
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293133
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 115
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 887652
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295304
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.049
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2589609
icnt_total_pkts_simt_to_mem=1478583
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.395
	minimum = 6
	maximum = 52
Network latency average = 9.39696
	minimum = 6
	maximum = 41
Slowest packet = 2363466
Flit latency average = 9.4231
	minimum = 6
	maximum = 40
Slowest flit = 4064449
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00114317
	minimum = 0.000882759 (at node 1)
	maximum = 0.00135172 (at node 44)
Accepted packet rate average = 0.00114317
	minimum = 0.000882759 (at node 1)
	maximum = 0.00135172 (at node 44)
Injected flit rate average = 0.00171476
	minimum = 0.000882759 (at node 1)
	maximum = 0.00266207 (at node 34)
Accepted flit rate average= 0.00171476
	minimum = 0.00126897 (at node 31)
	maximum = 0.00231724 (at node 15)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 36.9667 (18 samples)
	minimum = 6 (18 samples)
	maximum = 351.056 (18 samples)
Network latency average = 22.3264 (18 samples)
	minimum = 6 (18 samples)
	maximum = 257.667 (18 samples)
Flit latency average = 23.3961 (18 samples)
	minimum = 6 (18 samples)
	maximum = 256.944 (18 samples)
Fragmentation average = 0.00734033 (18 samples)
	minimum = 0 (18 samples)
	maximum = 83.9444 (18 samples)
Injected packet rate average = 0.0279725 (18 samples)
	minimum = 0.0206774 (18 samples)
	maximum = 0.0904034 (18 samples)
Accepted packet rate average = 0.0279725 (18 samples)
	minimum = 0.0206774 (18 samples)
	maximum = 0.0904034 (18 samples)
Injected flit rate average = 0.0446373 (18 samples)
	minimum = 0.0273959 (18 samples)
	maximum = 0.11614 (18 samples)
Accepted flit rate average = 0.0446373 (18 samples)
	minimum = 0.0315073 (18 samples)
	maximum = 0.176102 (18 samples)
Injected packet size average = 1.59576 (18 samples)
Accepted packet size average = 1.59576 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 0 min, 12 sec (3612 sec)
gpgpu_simulation_rate = 8081 (inst/sec)
gpgpu_simulation_rate = 1543 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 2003
gpu_sim_insn = 1245371
gpu_ipc =     621.7529
gpu_tot_sim_cycle = 5803811
gpu_tot_sim_insn = 30436178
gpu_tot_ipc =       5.2442
gpu_tot_issued_cta = 2432
max_total_param_size = 0
gpu_stall_dramfull = 841920
gpu_stall_icnt2sh    = 2980141
partiton_reqs_in_parallel = 44066
partiton_reqs_in_parallel_total    = 32879108
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.6727
partiton_reqs_in_parallel_util = 44066
partiton_reqs_in_parallel_util_total    = 32879108
gpu_sim_cycle_parition_util = 2003
gpu_tot_sim_cycle_parition_util    = 1531735
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.4660
partiton_replys_in_parallel = 2080
partiton_replys_in_parallel_total    = 1183152
L2_BW  =      98.4277 GB/Sec
L2_BW_total  =      19.3564 GB/Sec
gpu_total_sim_rate=8410

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1300565
	L1I_total_cache_misses = 5451
	L1I_total_cache_miss_rate = 0.0042
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 235520
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0076
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 233728
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1295114
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5451
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 235520
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1300565
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2142, 2251, 2028, 2304, 2312, 2110, 2487, 2339, 2266, 2478, 2027, 1962, 2003, 2304, 2164, 2034, 1335, 1367, 1437, 1179, 1518, 1530, 1259, 1239, 1286, 1355, 1213, 1491, 1593, 1564, 1394, 1272, 1671, 1182, 1375, 1752, 1333, 1333, 1944, 1493, 1249, 1399, 1452, 1547, 1334, 1323, 1452, 1469, 1461, 1489, 1221, 1487, 1360, 1559, 1322, 1169, 1352, 1291, 1431, 1256, 1162, 1182, 1233, 1359, 
gpgpu_n_tot_thrd_icount = 77887232
gpgpu_n_tot_w_icount = 2433976
gpgpu_n_stall_shd_mem = 3337949
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 889726
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2543220
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7536640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3292025
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 41038
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3849172	W0_Idle:45488902	W0_Scoreboard:25370064	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:741376
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7117808 {8:889726,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52167504 {40:689951,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1134 
maxdqlatency = 0 
maxmflatency = 189201 
averagemflatency = 686 
max_icnt2mem_latency = 188970 
max_icnt2sh_latency = 5802954 
mrq_lat_table:14335 	326 	455 	1429 	1035 	1179 	1364 	1126 	683 	213 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	887625 	257970 	7108 	6807 	2556 	2413 	6545 	8259 	5402 	312 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	8 	259823 	62372 	359725 	205678 	113428 	133397 	15659 	5510 	4422 	2321 	2437 	6516 	8165 	5392 	312 	67 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	198746 	216725 	404627 	61670 	7870 	116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1786 	275109 	18262 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	984 	121 	89 	42 	19 	19 	25 	27 	16 	15 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        16        10        16        12        14        16        16        14        17        14        14        16        16 
dram[1]:        17        16        15        16        17        11        21        12        14        16        22        21        13        10        16        16 
dram[2]:        16        16        17        15        10        12        17        10        12        12        16        12        16        15        16        16 
dram[3]:        16        16        16        16        13        11        10        11         8        12        14        16        17        12        16        16 
dram[4]:        16        16        15        15        19         8        14        14        18        12        13        16        18        13        16        16 
dram[5]:        16        16        15        15        12         9        12         8        12        18        17        12        15        13        16        10 
dram[6]:        16        16        15        15        12        19         8        20        20        10        17        23        18        16        16        16 
dram[7]:        17        16        16        14        12         8        11        13        16        12        14        14        20        19        16        16 
dram[8]:        16        16        15        14        20         9        17         9        10        14        10        11        20        16        16        16 
dram[9]:        16        16        15        16        10        12        10        16        13        15        17        17        25        14        16        16 
dram[10]:        17        16        14        14        10        11        12        10        14        20        23        12        17        12        16        16 
maximum service time to same row:
dram[0]:     61666    108480     64576    231669    198257     80383    257205    258744    156434     83418    103762    141447    118240    114410    113776     95224 
dram[1]:    333921     37864    390526     34190    143999    112156    176470    132063    198370    392977    203376     66435    119744     76119    350613     72949 
dram[2]:     48537     48437     64573    118995     79258    217261    137073    235030     84581    190550     82879     54963    259908    104269    172335     74216 
dram[3]:     64140     47914    118989     54104    137001     79922    137920    201571     89842    186402     59677    120780    105250    103511     45537    244274 
dram[4]:     46479     61049     40771     63205    290897    349304    346458    256916    185487    191458    131814    126103    102572    275025     66695     43855 
dram[5]:     34068     37882    118985    202456    176961    107588    203416    260838     88186    184008    190387    119000    199872    147171     58497     78383 
dram[6]:     34043     43341     81090     39991     59935     60015    136704    385838    350265     85138    259062     72281    167187     89893    140304     47032 
dram[7]:    118967     37884     53444     52966    233968    149345    138032    128376    189904     79858    120991     92819    144785    143706    289887     45874 
dram[8]:     87300     31305     37935     58553    114923    259498    155579    351381    151360    189822    118192     89681    147781    146352     12791    263020 
dram[9]:     63942     52950     56631     90593     82036    371072     63873     80140     65107    191454     74211     93942    131078    115018    262817    105556 
dram[10]:     52955     57374     51012     55432    142995    192940    180383    193894     84979     57373     84128     89729     92336     85085    133972    182908 
average row accesses per activate:
dram[0]:  2.552632  2.694444  2.828571  2.750000  3.459460  3.685714  2.705882  2.760000  3.063830  2.773585  3.318182  3.173913  3.093023  3.068182  2.857143  3.157895 
dram[1]:  2.621622  2.232558  3.379310  3.920000  3.225000  2.931818  3.390244  2.603774  2.716981  2.843137  2.862745  3.465116  3.166667  3.045455  3.000000  2.926829 
dram[2]:  3.200000  3.428571  3.000000  3.266667  3.000000  3.146342  2.527273  2.421053  2.543860  2.571429  3.769231  3.318182  4.466667  3.410256  3.157895  2.857143 
dram[3]:  3.555556  3.096774  2.414634  3.379310  3.714286  3.047619  2.957447  2.421053  2.880000  3.085106  3.130435  3.891892  3.045455  3.093023  2.790698  3.333333 
dram[4]:  3.096774  3.555556  3.062500  2.800000  3.394737  2.560000  2.464286  2.875000  2.754717  2.618182  3.295455  2.938776  3.045455  3.594594  3.843750  3.558824 
dram[5]:  2.742857  3.096774  2.512820  3.266667  2.782609  3.282051  2.816327  2.300000  2.880000  3.130435  2.920000  3.266667  3.268293  3.093023  3.270270  3.025000 
dram[6]:  2.909091  2.341463  3.193548  3.333333  2.844445  3.394737  2.875000  3.136364  3.348837  3.222222  3.918919  3.769231  3.069767  3.093023  3.270270  3.050000 
dram[7]:  3.464286  2.823529  3.846154  2.777778  3.000000  2.723404  2.780000  2.937500  3.200000  3.130435  3.063830  3.272727  3.069767  2.833333  2.553191  3.277778 
dram[8]:  2.742857  3.000000  3.448276  2.222222  2.931818  2.844445  2.895833  2.413793  2.526316  3.195652  2.900000  3.318182  3.564103  3.594594  2.767442  2.565217 
dram[9]:  2.594594  2.823529  3.225806  2.729730  3.200000  2.976744  2.725490  2.711539  3.085106  3.152174  4.393939  3.769231  3.243902  3.045455  2.313725  2.448980 
dram[10]:  2.939394  3.096774  3.225806  2.631579  2.666667  3.047619  2.500000  2.592592  2.880000  3.063830  3.769231  3.266667  2.770833  3.722222  3.025641  2.458333 
average row locality = 22147/7378 = 3.001762
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        16        17        16        16        16        19        18        18        16        18        12        12 
dram[1]:         1         0         1         1        17        17        17        16        16        17        18        21        16        17        12        12 
dram[2]:         0         0         2         1        17        17        17        16        17        16        19        18        17        16        12        12 
dram[3]:         0         0         2         1        18        16        17        16        16        17        16        16        17        16        12        12 
dram[4]:         0         0         1         1        17        16        16        16        18        16        17        16        18        17        14        12 
dram[5]:         0         0         1         1        16        16        16        16        16        16        18        19        18        17        12        12 
dram[6]:         0         0         1         2        16        17        16        16        16        17        17        19        16        17        12        13 
dram[7]:         1         0         2         2        17        16        17        19        16        16        16        16        16        20        13        11 
dram[8]:         0         0         2         2        17        16        17        18        16        19        17        18        22        17        12        11 
dram[9]:         0         0         2         3        16        16        16        18        17        17        17        19        17        18        11        13 
dram[10]:         1         0         2         2        16        16        17        17        16        16        19        19        17        18        11        11 
total reads: 2171
min_bank_accesses = 0!
chip skew: 204/192 = 1.06
average mf latency per bank:
dram[0]:      39288     39555     46142     50971     46012     44948     38102     39180     30477     34755     35341     36575     29178     29026     27784     28174
dram[1]:      41111     40366     46472     46445     50971     48924     36659     38328     27822     29641     40022     36830     28339     27398     27410     27220
dram[2]:      37214     38021     48294     48659     47983     47002     37805     36343     28493     31974     37171     36144     26873     28777     30305     28630
dram[3]:      37829     37895     46631     49207     48284     46993     42677     38221     29928     33614     39076     35788     29024     27655     27473     28564
dram[4]:      36634     38195     48086     49471     43802     46581     38240     37227     29748     31353     35475     40628     31419     29271     27932     27902
dram[5]:      38495     37517     49934     50362     48846     45630     35427     38029     29646     31320     40682     40463     27972     26676     25697     29263
dram[6]:      39611     36953     52087     47649     46456     46848     37485     36495     32534     35560     36675     39016     26973     29960     27417     27478
dram[7]:      41963     38760     47758     47045     47727     45274     38587     37231     33632     30544     37084     33452     28150     28598     27729     27496
dram[8]:      39720     38642     47930     48955     47215     49811     37202     34584     33012     28555     36672     33103     38094     26518     27912     28248
dram[9]:      37206     37751     45210     45318     48615     45672     38161     33135     31331     31539     40402     37471     26474     26062     28569     29186
dram[10]:      39621     40283     47552     48582     50487     49198     37241     35561     33579     29915     39064     37671     25080     27457     30409     32664
maximum mf latency per bank:
dram[0]:      72600    138525     39285    146476     56657     78802     55766    118423    187631    188454     91955    137013    108838    108845     54844     54288
dram[1]:      74594     72670     42456     42618    137775    122926     97283     55337    131938     85223     97012     89360     85403     87900     54316     54438
dram[2]:      51160     64015    118503    137777    118498     55667     97293     97297     70363    182595    108819     97042    110727    107152    118675     72561
dram[3]:      64056     52384    118390     45396    137774     78804    181161    150862    188832    184302     89299     89394    107170    108825     54395     54147
dram[4]:      52373     64012     45541     45460     54171     54319    134021     56512    166236    151710     88547    107289    108827    118434     72656     54122
dram[5]:      52487     53484    118610     63899    134218     56252     56514    134230    132362    189201    137662    108836    107318     87745     54297     70713
dram[6]:      53352     53417     74597     45304     56262     56475     97343     56051     97435    184294     88931     97046     89230    102102     72588     53584
dram[7]:     118723     63987     63991     64003     56336     56515    179667    134133    189005     83031     88007     88242    102097     98101     64026     53188
dram[8]:      72525     51606     45502     63859    118322    134135     55373     55411    183076    182263    118788    108823     89335     86199     53328     54703
dram[9]:      64048     64045     40064     39671    134223     56595    144381     83027    153294    182842    137658     89389     97036    107169    109056    104965
dram[10]:      74599     63901     39526     39478    137773     78798    183363    150424    182036     82871    107272    108831     70731     87688    109055    109056
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2849831 n_nop=2841028 n_act=676 n_pre=660 n_req=2016 n_rd=7268 n_write=199 bw_util=0.00524
n_activity=34566 dram_eff=0.432
bk0: 388a 2845593i bk1: 384a 2845371i bk2: 388a 2846369i bk3: 388a 2846228i bk4: 448a 2846242i bk5: 448a 2845821i bk6: 488a 2845112i bk7: 488a 2844864i bk8: 512a 2844711i bk9: 512a 2844510i bk10: 512a 2844419i bk11: 512a 2844321i bk12: 468a 2844953i bk13: 468a 2844622i bk14: 432a 2844966i bk15: 432a 2844951i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0519217
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2849831 n_nop=2841030 n_act=677 n_pre=661 n_req=2015 n_rd=7264 n_write=199 bw_util=0.005238
n_activity=34539 dram_eff=0.4321
bk0: 384a 2845287i bk1: 384a 2845206i bk2: 388a 2846281i bk3: 388a 2846157i bk4: 448a 2846306i bk5: 448a 2846103i bk6: 488a 2845176i bk7: 488a 2845086i bk8: 512a 2844828i bk9: 512a 2844495i bk10: 512a 2844971i bk11: 512a 2844873i bk12: 468a 2845379i bk13: 468a 2844937i bk14: 432a 2845137i bk15: 432a 2844770i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0492499
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2849831 n_nop=2841062 n_act=662 n_pre=646 n_req=2013 n_rd=7264 n_write=197 bw_util=0.005236
n_activity=33686 dram_eff=0.443
bk0: 384a 2845404i bk1: 384a 2845267i bk2: 388a 2845611i bk3: 388a 2845711i bk4: 448a 2845905i bk5: 448a 2845851i bk6: 488a 2844935i bk7: 488a 2844819i bk8: 512a 2844628i bk9: 512a 2844186i bk10: 512a 2844633i bk11: 512a 2844561i bk12: 468a 2845002i bk13: 468a 2845235i bk14: 432a 2845699i bk15: 432a 2844685i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0511522
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2849831 n_nop=2841081 n_act=655 n_pre=639 n_req=2008 n_rd=7264 n_write=192 bw_util=0.005233
n_activity=34307 dram_eff=0.4347
bk0: 384a 2846426i bk1: 384a 2846071i bk2: 388a 2846398i bk3: 388a 2846849i bk4: 448a 2846467i bk5: 448a 2846248i bk6: 488a 2845997i bk7: 488a 2845067i bk8: 512a 2844570i bk9: 512a 2844646i bk10: 512a 2845021i bk11: 512a 2845010i bk12: 468a 2844982i bk13: 468a 2845048i bk14: 432a 2845429i bk15: 432a 2845426i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0354277
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2849831 n_nop=2841058 n_act=665 n_pre=649 n_req=2011 n_rd=7264 n_write=195 bw_util=0.005235
n_activity=34593 dram_eff=0.4312
bk0: 384a 2845300i bk1: 384a 2845302i bk2: 388a 2846223i bk3: 388a 2845835i bk4: 448a 2846008i bk5: 448a 2845873i bk6: 488a 2845539i bk7: 488a 2845256i bk8: 512a 2845074i bk9: 512a 2844448i bk10: 512a 2845033i bk11: 512a 2844267i bk12: 464a 2845138i bk13: 464a 2844952i bk14: 436a 2845560i bk15: 436a 2844906i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.054718
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2849831 n_nop=2841027 n_act=681 n_pre=665 n_req=2010 n_rd=7264 n_write=194 bw_util=0.005234
n_activity=34565 dram_eff=0.4315
bk0: 384a 2845400i bk1: 384a 2845387i bk2: 388a 2846470i bk3: 388a 2846307i bk4: 448a 2846269i bk5: 448a 2846538i bk6: 488a 2845481i bk7: 488a 2845090i bk8: 512a 2844840i bk9: 512a 2845245i bk10: 512a 2844881i bk11: 512a 2845371i bk12: 464a 2845577i bk13: 464a 2845271i bk14: 436a 2845353i bk15: 436a 2844968i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0427113
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2849831 n_nop=2841106 n_act=637 n_pre=621 n_req=2013 n_rd=7272 n_write=195 bw_util=0.00524
n_activity=33925 dram_eff=0.4402
bk0: 384a 2845433i bk1: 384a 2845679i bk2: 392a 2846493i bk3: 392a 2845728i bk4: 448a 2845901i bk5: 448a 2845769i bk6: 488a 2845370i bk7: 488a 2844775i bk8: 512a 2844835i bk9: 512a 2844575i bk10: 512a 2844948i bk11: 512a 2844853i bk12: 464a 2845149i bk13: 464a 2844886i bk14: 436a 2845090i bk15: 436a 2845049i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0549752
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2849831 n_nop=2841057 n_act=668 n_pre=652 n_req=2012 n_rd=7256 n_write=198 bw_util=0.005231
n_activity=35171 dram_eff=0.4239
bk0: 384a 2845220i bk1: 384a 2844879i bk2: 392a 2845517i bk3: 392a 2845995i bk4: 448a 2845858i bk5: 448a 2845999i bk6: 488a 2844877i bk7: 488a 2844759i bk8: 512a 2844853i bk9: 512a 2844734i bk10: 512a 2844315i bk11: 512a 2844621i bk12: 464a 2845111i bk13: 464a 2844937i bk14: 428a 2845070i bk15: 428a 2845071i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0541257
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2849831 n_nop=2840987 n_act=698 n_pre=682 n_req=2019 n_rd=7260 n_write=204 bw_util=0.005238
n_activity=35389 dram_eff=0.4218
bk0: 384a 2845756i bk1: 384a 2846107i bk2: 392a 2846517i bk3: 392a 2846235i bk4: 448a 2846407i bk5: 448a 2846125i bk6: 488a 2845298i bk7: 488a 2844862i bk8: 512a 2844792i bk9: 512a 2844626i bk10: 512a 2845051i bk11: 512a 2844589i bk12: 468a 2845306i bk13: 464a 2844765i bk14: 428a 2845457i bk15: 428a 2845002i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0386998
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2849831 n_nop=2841033 n_act=675 n_pre=659 n_req=2016 n_rd=7264 n_write=200 bw_util=0.005238
n_activity=34956 dram_eff=0.4271
bk0: 384a 2845424i bk1: 384a 2845421i bk2: 392a 2845485i bk3: 392a 2845329i bk4: 448a 2846168i bk5: 448a 2845794i bk6: 492a 2845092i bk7: 492a 2844485i bk8: 512a 2844778i bk9: 512a 2844401i bk10: 512a 2844569i bk11: 512a 2843896i bk12: 464a 2844850i bk13: 464a 2844823i bk14: 428a 2845355i bk15: 428a 2845061i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0489138
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2849831 n_nop=2841015 n_act=685 n_pre=669 n_req=2014 n_rd=7264 n_write=198 bw_util=0.005237
n_activity=34465 dram_eff=0.433
bk0: 384a 2845366i bk1: 384a 2845335i bk2: 392a 2845759i bk3: 392a 2845732i bk4: 448a 2846056i bk5: 448a 2845979i bk6: 492a 2844922i bk7: 492a 2845322i bk8: 512a 2844980i bk9: 512a 2844560i bk10: 512a 2845470i bk11: 512a 2844457i bk12: 464a 2845205i bk13: 464a 2845055i bk14: 428a 2845214i bk15: 428a 2845047i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0447339

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53595, Miss = 909, Miss_rate = 0.017, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[1]: Access = 53130, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[2]: Access = 53310, Miss = 908, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[3]: Access = 53300, Miss = 908, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[4]: Access = 53213, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[5]: Access = 53341, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[6]: Access = 53629, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[7]: Access = 53386, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[8]: Access = 53134, Miss = 908, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[9]: Access = 53738, Miss = 908, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[10]: Access = 52845, Miss = 908, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[11]: Access = 53554, Miss = 908, Miss_rate = 0.017, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[12]: Access = 54547, Miss = 909, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[13]: Access = 54010, Miss = 909, Miss_rate = 0.017, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[14]: Access = 53864, Miss = 907, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[15]: Access = 53665, Miss = 907, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[16]: Access = 62152, Miss = 908, Miss_rate = 0.015, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[17]: Access = 54225, Miss = 907, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[18]: Access = 52859, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[19]: Access = 53132, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 2
L2_cache_bank[20]: Access = 53196, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 2
L2_cache_bank[21]: Access = 53407, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_total_cache_accesses = 1185232
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3479
L2_total_cache_reservation_fails = 4
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 868594
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3219
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293139
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 115
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 889726
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.049
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2593763
icnt_total_pkts_simt_to_mem=1480669
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.73798
	minimum = 6
	maximum = 23
Network latency average = 7.70745
	minimum = 6
	maximum = 23
Slowest packet = 2367181
Flit latency average = 7.3508
	minimum = 6
	maximum = 22
Slowest flit = 4069251
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0207792
	minimum = 0.015984 (at node 0)
	maximum = 0.024975 (at node 28)
Accepted packet rate average = 0.0207792
	minimum = 0.015984 (at node 0)
	maximum = 0.024975 (at node 28)
Injected flit rate average = 0.0311688
	minimum = 0.015984 (at node 0)
	maximum = 0.0497003 (at node 28)
Accepted flit rate average= 0.0311688
	minimum = 0.022977 (at node 35)
	maximum = 0.0444555 (at node 17)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.4283 (19 samples)
	minimum = 6 (19 samples)
	maximum = 333.789 (19 samples)
Network latency average = 21.557 (19 samples)
	minimum = 6 (19 samples)
	maximum = 245.316 (19 samples)
Flit latency average = 22.5517 (19 samples)
	minimum = 6 (19 samples)
	maximum = 244.579 (19 samples)
Fragmentation average = 0.006954 (19 samples)
	minimum = 0 (19 samples)
	maximum = 79.5263 (19 samples)
Injected packet rate average = 0.0275939 (19 samples)
	minimum = 0.0204304 (19 samples)
	maximum = 0.0869598 (19 samples)
Accepted packet rate average = 0.0275939 (19 samples)
	minimum = 0.0204304 (19 samples)
	maximum = 0.0869598 (19 samples)
Injected flit rate average = 0.0439285 (19 samples)
	minimum = 0.0267952 (19 samples)
	maximum = 0.112643 (19 samples)
Accepted flit rate average = 0.0439285 (19 samples)
	minimum = 0.0310584 (19 samples)
	maximum = 0.169173 (19 samples)
Injected packet size average = 1.59196 (19 samples)
Accepted packet size average = 1.59196 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 0 min, 19 sec (3619 sec)
gpgpu_simulation_rate = 8410 (inst/sec)
gpgpu_simulation_rate = 1603 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 1057
gpu_sim_insn = 1114112
gpu_ipc =    1054.0322
gpu_tot_sim_cycle = 6027018
gpu_tot_sim_insn = 31550290
gpu_tot_ipc =       5.2348
gpu_tot_issued_cta = 2560
max_total_param_size = 0
gpu_stall_dramfull = 841920
gpu_stall_icnt2sh    = 2980189
partiton_reqs_in_parallel = 23254
partiton_reqs_in_parallel_total    = 32923174
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.4665
partiton_reqs_in_parallel_util = 23254
partiton_reqs_in_parallel_util_total    = 32923174
gpu_sim_cycle_parition_util = 1057
gpu_tot_sim_cycle_parition_util    = 1533738
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.4663
partiton_replys_in_parallel = 2048
partiton_replys_in_parallel_total    = 1185232
L2_BW  =     183.6496 GB/Sec
L2_BW_total  =      18.6718 GB/Sec
gpu_total_sim_rate=8701

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1321045
	L1I_total_cache_misses = 5451
	L1I_total_cache_miss_rate = 0.0041
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 245760
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0073
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 243968
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1315594
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5451
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 245760
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1321045
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2184, 2293, 2070, 2346, 2354, 2152, 2529, 2381, 2308, 2520, 2069, 2004, 2045, 2346, 2206, 2076, 1356, 1388, 1458, 1200, 1539, 1551, 1280, 1260, 1307, 1376, 1234, 1512, 1614, 1585, 1415, 1293, 1692, 1203, 1396, 1773, 1354, 1354, 1965, 1514, 1270, 1420, 1473, 1568, 1355, 1344, 1473, 1490, 1482, 1510, 1242, 1508, 1381, 1580, 1343, 1190, 1373, 1312, 1452, 1277, 1183, 1203, 1254, 1380, 
gpgpu_n_tot_thrd_icount = 79066880
gpgpu_n_tot_w_icount = 2470840
gpgpu_n_stall_shd_mem = 3337949
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 891774
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2608756
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7864320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3292025
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 41038
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3853848	W0_Idle:45490910	W0_Scoreboard:25384136	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:778240
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7134192 {8:891774,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52249424 {40:691999,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1134 
maxdqlatency = 0 
maxmflatency = 189201 
averagemflatency = 685 
max_icnt2mem_latency = 188970 
max_icnt2sh_latency = 5802954 
mrq_lat_table:14335 	326 	455 	1429 	1035 	1179 	1364 	1126 	683 	213 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	889667 	257976 	7108 	6807 	2556 	2413 	6545 	8259 	5402 	312 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	8 	260610 	62523 	359725 	205678 	114538 	133397 	15659 	5510 	4422 	2321 	2437 	6516 	8165 	5392 	312 	67 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	200264 	217215 	404667 	61670 	7870 	116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1786 	275109 	18262 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	986 	121 	89 	42 	19 	19 	25 	27 	16 	15 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        16        10        16        12        14        16        16        14        17        14        14        16        16 
dram[1]:        17        16        15        16        17        11        21        12        14        16        22        21        13        10        16        16 
dram[2]:        16        16        17        15        10        12        17        10        12        12        16        12        16        15        16        16 
dram[3]:        16        16        16        16        13        11        10        11         8        12        14        16        17        12        16        16 
dram[4]:        16        16        15        15        19         8        14        14        18        12        13        16        18        13        16        16 
dram[5]:        16        16        15        15        12         9        12         8        12        18        17        12        15        13        16        10 
dram[6]:        16        16        15        15        12        19         8        20        20        10        17        23        18        16        16        16 
dram[7]:        17        16        16        14        12         8        11        13        16        12        14        14        20        19        16        16 
dram[8]:        16        16        15        14        20         9        17         9        10        14        10        11        20        16        16        16 
dram[9]:        16        16        15        16        10        12        10        16        13        15        17        17        25        14        16        16 
dram[10]:        17        16        14        14        10        11        12        10        14        20        23        12        17        12        16        16 
maximum service time to same row:
dram[0]:     61666    108480     64576    231669    198257     80383    257205    258744    156434     83418    103762    141447    118240    114410    113776     95224 
dram[1]:    333921     37864    390526     34190    143999    112156    176470    132063    198370    392977    203376     66435    119744     76119    350613     72949 
dram[2]:     48537     48437     64573    118995     79258    217261    137073    235030     84581    190550     82879     54963    259908    104269    172335     74216 
dram[3]:     64140     47914    118989     54104    137001     79922    137920    201571     89842    186402     59677    120780    105250    103511     45537    244274 
dram[4]:     46479     61049     40771     63205    290897    349304    346458    256916    185487    191458    131814    126103    102572    275025     66695     43855 
dram[5]:     34068     37882    118985    202456    176961    107588    203416    260838     88186    184008    190387    119000    199872    147171     58497     78383 
dram[6]:     34043     43341     81090     39991     59935     60015    136704    385838    350265     85138    259062     72281    167187     89893    140304     47032 
dram[7]:    118967     37884     53444     52966    233968    149345    138032    128376    189904     79858    120991     92819    144785    143706    289887     45874 
dram[8]:     87300     31305     37935     58553    114923    259498    155579    351381    151360    189822    118192     89681    147781    146352     12791    263020 
dram[9]:     63942     52950     56631     90593     82036    371072     63873     80140     65107    191454     74211     93942    131078    115018    262817    105556 
dram[10]:     52955     57374     51012     55432    142995    192940    180383    193894     84979     57373     84128     89729     92336     85085    133972    182908 
average row accesses per activate:
dram[0]:  2.552632  2.694444  2.828571  2.750000  3.459460  3.685714  2.705882  2.760000  3.063830  2.773585  3.318182  3.173913  3.093023  3.068182  2.857143  3.157895 
dram[1]:  2.621622  2.232558  3.379310  3.920000  3.225000  2.931818  3.390244  2.603774  2.716981  2.843137  2.862745  3.465116  3.166667  3.045455  3.000000  2.926829 
dram[2]:  3.200000  3.428571  3.000000  3.266667  3.000000  3.146342  2.527273  2.421053  2.543860  2.571429  3.769231  3.318182  4.466667  3.410256  3.157895  2.857143 
dram[3]:  3.555556  3.096774  2.414634  3.379310  3.714286  3.047619  2.957447  2.421053  2.880000  3.085106  3.130435  3.891892  3.045455  3.093023  2.790698  3.333333 
dram[4]:  3.096774  3.555556  3.062500  2.800000  3.394737  2.560000  2.464286  2.875000  2.754717  2.618182  3.295455  2.938776  3.045455  3.594594  3.843750  3.558824 
dram[5]:  2.742857  3.096774  2.512820  3.266667  2.782609  3.282051  2.816327  2.300000  2.880000  3.130435  2.920000  3.266667  3.268293  3.093023  3.270270  3.025000 
dram[6]:  2.909091  2.341463  3.193548  3.333333  2.844445  3.394737  2.875000  3.136364  3.348837  3.222222  3.918919  3.769231  3.069767  3.093023  3.270270  3.050000 
dram[7]:  3.464286  2.823529  3.846154  2.777778  3.000000  2.723404  2.780000  2.937500  3.200000  3.130435  3.063830  3.272727  3.069767  2.833333  2.553191  3.277778 
dram[8]:  2.742857  3.000000  3.448276  2.222222  2.931818  2.844445  2.895833  2.413793  2.526316  3.195652  2.900000  3.318182  3.564103  3.594594  2.767442  2.565217 
dram[9]:  2.594594  2.823529  3.225806  2.729730  3.200000  2.976744  2.725490  2.711539  3.085106  3.152174  4.393939  3.769231  3.243902  3.045455  2.313725  2.448980 
dram[10]:  2.939394  3.096774  3.225806  2.631579  2.666667  3.047619  2.500000  2.592592  2.880000  3.063830  3.769231  3.266667  2.770833  3.722222  3.025641  2.458333 
average row locality = 22147/7378 = 3.001762
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        16        17        16        16        16        19        18        18        16        18        12        12 
dram[1]:         1         0         1         1        17        17        17        16        16        17        18        21        16        17        12        12 
dram[2]:         0         0         2         1        17        17        17        16        17        16        19        18        17        16        12        12 
dram[3]:         0         0         2         1        18        16        17        16        16        17        16        16        17        16        12        12 
dram[4]:         0         0         1         1        17        16        16        16        18        16        17        16        18        17        14        12 
dram[5]:         0         0         1         1        16        16        16        16        16        16        18        19        18        17        12        12 
dram[6]:         0         0         1         2        16        17        16        16        16        17        17        19        16        17        12        13 
dram[7]:         1         0         2         2        17        16        17        19        16        16        16        16        16        20        13        11 
dram[8]:         0         0         2         2        17        16        17        18        16        19        17        18        22        17        12        11 
dram[9]:         0         0         2         3        16        16        16        18        17        17        17        19        17        18        11        13 
dram[10]:         1         0         2         2        16        16        17        17        16        16        19        19        17        18        11        11 
total reads: 2171
min_bank_accesses = 0!
chip skew: 204/192 = 1.06
average mf latency per bank:
dram[0]:      39347     39614     46256     51083     46012     44948     38102     39180     30477     34755     35341     36575     29178     29026     27784     28174
dram[1]:      41170     40426     46593     46564     50971     48924     36659     38328     27822     29641     40022     36830     28339     27398     27410     27220
dram[2]:      37276     38083     48417     48779     47983     47002     37805     36343     28493     31974     37171     36144     26873     28777     30305     28630
dram[3]:      37899     37965     46757     49324     48284     46993     42677     38221     29928     33614     39076     35788     29024     27655     27473     28564
dram[4]:      36705     38265     48199     49581     43802     46581     38240     37227     29748     31353     35475     40628     31419     29271     27932     27902
dram[5]:      38565     37586     50044     50469     48846     45630     35427     38029     29646     31320     40682     40463     27972     26676     25697     29263
dram[6]:      39682     37023     52195     47755     46456     46848     37485     36495     32534     35560     36675     39016     26973     29960     27417     27478
dram[7]:      42033     38830     47870     47151     47727     45274     38587     37231     33632     30544     37084     33452     28150     28598     27729     27496
dram[8]:      39791     38712     48039     49061     47215     49811     37202     34584     33012     28555     36672     33103     38094     26518     27912     28248
dram[9]:      37278     37821     45322     45427     48615     45672     38161     33135     31331     31539     40402     37471     26474     26062     28569     29186
dram[10]:      39692     40353     47660     48684     50487     49198     37241     35561     33579     29915     39064     37671     25080     27457     30409     32664
maximum mf latency per bank:
dram[0]:      72600    138525     39285    146476     56657     78802     55766    118423    187631    188454     91955    137013    108838    108845     54844     54288
dram[1]:      74594     72670     42456     42618    137775    122926     97283     55337    131938     85223     97012     89360     85403     87900     54316     54438
dram[2]:      51160     64015    118503    137777    118498     55667     97293     97297     70363    182595    108819     97042    110727    107152    118675     72561
dram[3]:      64056     52384    118390     45396    137774     78804    181161    150862    188832    184302     89299     89394    107170    108825     54395     54147
dram[4]:      52373     64012     45541     45460     54171     54319    134021     56512    166236    151710     88547    107289    108827    118434     72656     54122
dram[5]:      52487     53484    118610     63899    134218     56252     56514    134230    132362    189201    137662    108836    107318     87745     54297     70713
dram[6]:      53352     53417     74597     45304     56262     56475     97343     56051     97435    184294     88931     97046     89230    102102     72588     53584
dram[7]:     118723     63987     63991     64003     56336     56515    179667    134133    189005     83031     88007     88242    102097     98101     64026     53188
dram[8]:      72525     51606     45502     63859    118322    134135     55373     55411    183076    182263    118788    108823     89335     86199     53328     54703
dram[9]:      64048     64045     40064     39671    134223     56595    144381     83027    153294    182842    137658     89389     97036    107169    109056    104965
dram[10]:      74599     63901     39526     39478    137773     78798    183363    150424    182036     82871    107272    108831     70731     87688    109055    109056
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2851792 n_nop=2842989 n_act=676 n_pre=660 n_req=2016 n_rd=7268 n_write=199 bw_util=0.005237
n_activity=34566 dram_eff=0.432
bk0: 388a 2847554i bk1: 384a 2847332i bk2: 388a 2848330i bk3: 388a 2848189i bk4: 448a 2848203i bk5: 448a 2847782i bk6: 488a 2847073i bk7: 488a 2846825i bk8: 512a 2846672i bk9: 512a 2846471i bk10: 512a 2846380i bk11: 512a 2846282i bk12: 468a 2846914i bk13: 468a 2846583i bk14: 432a 2846927i bk15: 432a 2846912i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.051886
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2851792 n_nop=2842991 n_act=677 n_pre=661 n_req=2015 n_rd=7264 n_write=199 bw_util=0.005234
n_activity=34539 dram_eff=0.4321
bk0: 384a 2847248i bk1: 384a 2847167i bk2: 388a 2848242i bk3: 388a 2848118i bk4: 448a 2848267i bk5: 448a 2848064i bk6: 488a 2847137i bk7: 488a 2847047i bk8: 512a 2846789i bk9: 512a 2846456i bk10: 512a 2846932i bk11: 512a 2846834i bk12: 468a 2847340i bk13: 468a 2846898i bk14: 432a 2847098i bk15: 432a 2846731i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0492161
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2851792 n_nop=2843023 n_act=662 n_pre=646 n_req=2013 n_rd=7264 n_write=197 bw_util=0.005232
n_activity=33686 dram_eff=0.443
bk0: 384a 2847365i bk1: 384a 2847228i bk2: 388a 2847572i bk3: 388a 2847672i bk4: 448a 2847866i bk5: 448a 2847812i bk6: 488a 2846896i bk7: 488a 2846780i bk8: 512a 2846589i bk9: 512a 2846147i bk10: 512a 2846594i bk11: 512a 2846522i bk12: 468a 2846963i bk13: 468a 2847196i bk14: 432a 2847660i bk15: 432a 2846646i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.051117
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2851792 n_nop=2843042 n_act=655 n_pre=639 n_req=2008 n_rd=7264 n_write=192 bw_util=0.005229
n_activity=34307 dram_eff=0.4347
bk0: 384a 2848387i bk1: 384a 2848032i bk2: 388a 2848359i bk3: 388a 2848810i bk4: 448a 2848428i bk5: 448a 2848209i bk6: 488a 2847958i bk7: 488a 2847028i bk8: 512a 2846531i bk9: 512a 2846607i bk10: 512a 2846982i bk11: 512a 2846971i bk12: 468a 2846943i bk13: 468a 2847009i bk14: 432a 2847390i bk15: 432a 2847387i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0354034
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2851792 n_nop=2843019 n_act=665 n_pre=649 n_req=2011 n_rd=7264 n_write=195 bw_util=0.005231
n_activity=34593 dram_eff=0.4312
bk0: 384a 2847261i bk1: 384a 2847263i bk2: 388a 2848184i bk3: 388a 2847796i bk4: 448a 2847969i bk5: 448a 2847834i bk6: 488a 2847500i bk7: 488a 2847217i bk8: 512a 2847035i bk9: 512a 2846409i bk10: 512a 2846994i bk11: 512a 2846228i bk12: 464a 2847099i bk13: 464a 2846913i bk14: 436a 2847521i bk15: 436a 2846867i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0546804
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2851792 n_nop=2842988 n_act=681 n_pre=665 n_req=2010 n_rd=7264 n_write=194 bw_util=0.00523
n_activity=34565 dram_eff=0.4315
bk0: 384a 2847361i bk1: 384a 2847348i bk2: 388a 2848431i bk3: 388a 2848268i bk4: 448a 2848230i bk5: 448a 2848499i bk6: 488a 2847442i bk7: 488a 2847051i bk8: 512a 2846801i bk9: 512a 2847206i bk10: 512a 2846842i bk11: 512a 2847332i bk12: 464a 2847538i bk13: 464a 2847232i bk14: 436a 2847314i bk15: 436a 2846929i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0426819
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2851792 n_nop=2843067 n_act=637 n_pre=621 n_req=2013 n_rd=7272 n_write=195 bw_util=0.005237
n_activity=33925 dram_eff=0.4402
bk0: 384a 2847394i bk1: 384a 2847640i bk2: 392a 2848454i bk3: 392a 2847689i bk4: 448a 2847862i bk5: 448a 2847730i bk6: 488a 2847331i bk7: 488a 2846736i bk8: 512a 2846796i bk9: 512a 2846536i bk10: 512a 2846909i bk11: 512a 2846814i bk12: 464a 2847110i bk13: 464a 2846847i bk14: 436a 2847051i bk15: 436a 2847010i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0549374
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2851792 n_nop=2843018 n_act=668 n_pre=652 n_req=2012 n_rd=7256 n_write=198 bw_util=0.005228
n_activity=35171 dram_eff=0.4239
bk0: 384a 2847181i bk1: 384a 2846840i bk2: 392a 2847478i bk3: 392a 2847956i bk4: 448a 2847819i bk5: 448a 2847960i bk6: 488a 2846838i bk7: 488a 2846720i bk8: 512a 2846814i bk9: 512a 2846695i bk10: 512a 2846276i bk11: 512a 2846582i bk12: 464a 2847072i bk13: 464a 2846898i bk14: 428a 2847031i bk15: 428a 2847032i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0540884
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2851792 n_nop=2842948 n_act=698 n_pre=682 n_req=2019 n_rd=7260 n_write=204 bw_util=0.005235
n_activity=35389 dram_eff=0.4218
bk0: 384a 2847717i bk1: 384a 2848068i bk2: 392a 2848478i bk3: 392a 2848196i bk4: 448a 2848368i bk5: 448a 2848086i bk6: 488a 2847259i bk7: 488a 2846823i bk8: 512a 2846753i bk9: 512a 2846587i bk10: 512a 2847012i bk11: 512a 2846550i bk12: 468a 2847267i bk13: 464a 2846726i bk14: 428a 2847418i bk15: 428a 2846963i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0386732
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2851792 n_nop=2842994 n_act=675 n_pre=659 n_req=2016 n_rd=7264 n_write=200 bw_util=0.005235
n_activity=34956 dram_eff=0.4271
bk0: 384a 2847385i bk1: 384a 2847382i bk2: 392a 2847446i bk3: 392a 2847290i bk4: 448a 2848129i bk5: 448a 2847755i bk6: 492a 2847053i bk7: 492a 2846446i bk8: 512a 2846739i bk9: 512a 2846362i bk10: 512a 2846530i bk11: 512a 2845857i bk12: 464a 2846811i bk13: 464a 2846784i bk14: 428a 2847316i bk15: 428a 2847022i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0488801
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2851792 n_nop=2842976 n_act=685 n_pre=669 n_req=2014 n_rd=7264 n_write=198 bw_util=0.005233
n_activity=34465 dram_eff=0.433
bk0: 384a 2847327i bk1: 384a 2847296i bk2: 392a 2847720i bk3: 392a 2847693i bk4: 448a 2848017i bk5: 448a 2847940i bk6: 492a 2846883i bk7: 492a 2847283i bk8: 512a 2846941i bk9: 512a 2846521i bk10: 512a 2847431i bk11: 512a 2846418i bk12: 464a 2847166i bk13: 464a 2847016i bk14: 428a 2847175i bk15: 428a 2847008i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0447031

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53687, Miss = 909, Miss_rate = 0.017, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[1]: Access = 53222, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[2]: Access = 53402, Miss = 908, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[3]: Access = 53392, Miss = 908, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[4]: Access = 53305, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[5]: Access = 53433, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[6]: Access = 53725, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[7]: Access = 53482, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[8]: Access = 53230, Miss = 908, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[9]: Access = 53834, Miss = 908, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[10]: Access = 52941, Miss = 908, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[11]: Access = 53650, Miss = 908, Miss_rate = 0.017, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[12]: Access = 54639, Miss = 909, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[13]: Access = 54102, Miss = 909, Miss_rate = 0.017, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[14]: Access = 53956, Miss = 907, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[15]: Access = 53757, Miss = 907, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[16]: Access = 62244, Miss = 908, Miss_rate = 0.015, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[17]: Access = 54317, Miss = 907, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[18]: Access = 52951, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[19]: Access = 53224, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 2
L2_cache_bank[20]: Access = 53288, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 2
L2_cache_bank[21]: Access = 53499, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_total_cache_accesses = 1187280
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0168
L2_total_cache_pending_hits = 3479
L2_total_cache_reservation_fails = 4
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 870642
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3219
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293139
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 115
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 891774
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.049
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2597859
icnt_total_pkts_simt_to_mem=1482717
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.95239
	minimum = 6
	maximum = 41
Network latency average = 9.51172
	minimum = 6
	maximum = 30
Slowest packet = 2370777
Flit latency average = 9.28581
	minimum = 6
	maximum = 29
Slowest flit = 4077067
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0387879
	minimum = 0.030303 (at node 1)
	maximum = 0.0454545 (at node 34)
Accepted packet rate average = 0.0387879
	minimum = 0.030303 (at node 1)
	maximum = 0.0454545 (at node 34)
Injected flit rate average = 0.0581818
	minimum = 0.030303 (at node 1)
	maximum = 0.0909091 (at node 34)
Accepted flit rate average= 0.0581818
	minimum = 0.0435606 (at node 28)
	maximum = 0.0757576 (at node 0)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.1545 (20 samples)
	minimum = 6 (20 samples)
	maximum = 319.15 (20 samples)
Network latency average = 20.9547 (20 samples)
	minimum = 6 (20 samples)
	maximum = 234.55 (20 samples)
Flit latency average = 21.8884 (20 samples)
	minimum = 6 (20 samples)
	maximum = 233.8 (20 samples)
Fragmentation average = 0.0066063 (20 samples)
	minimum = 0 (20 samples)
	maximum = 75.55 (20 samples)
Injected packet rate average = 0.0281536 (20 samples)
	minimum = 0.020924 (20 samples)
	maximum = 0.0848845 (20 samples)
Accepted packet rate average = 0.0281536 (20 samples)
	minimum = 0.020924 (20 samples)
	maximum = 0.0848845 (20 samples)
Injected flit rate average = 0.0446411 (20 samples)
	minimum = 0.0269706 (20 samples)
	maximum = 0.111556 (20 samples)
Accepted flit rate average = 0.0446411 (20 samples)
	minimum = 0.0316835 (20 samples)
	maximum = 0.164502 (20 samples)
Injected packet size average = 1.58563 (20 samples)
Accepted packet size average = 1.58563 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 0 min, 26 sec (3626 sec)
gpgpu_simulation_rate = 8701 (inst/sec)
gpgpu_simulation_rate = 1662 (cycle/sec)
Kernel Executed 10 times
Result stored in result.txt
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 44785 Tlb_hit: 42425 Tlb_miss: 2360 Tlb_hit_rate: 0.947304
Shader1: Tlb_access: 46477 Tlb_hit: 44269 Tlb_miss: 2208 Tlb_hit_rate: 0.952493
Shader2: Tlb_access: 44579 Tlb_hit: 42367 Tlb_miss: 2212 Tlb_hit_rate: 0.950380
Shader3: Tlb_access: 38532 Tlb_hit: 36482 Tlb_miss: 2050 Tlb_hit_rate: 0.946797
Shader4: Tlb_access: 39940 Tlb_hit: 37909 Tlb_miss: 2031 Tlb_hit_rate: 0.949149
Shader5: Tlb_access: 44242 Tlb_hit: 42040 Tlb_miss: 2202 Tlb_hit_rate: 0.950228
Shader6: Tlb_access: 41469 Tlb_hit: 39395 Tlb_miss: 2074 Tlb_hit_rate: 0.949987
Shader7: Tlb_access: 42261 Tlb_hit: 40022 Tlb_miss: 2239 Tlb_hit_rate: 0.947020
Shader8: Tlb_access: 41702 Tlb_hit: 39621 Tlb_miss: 2081 Tlb_hit_rate: 0.950098
Shader9: Tlb_access: 41729 Tlb_hit: 39508 Tlb_miss: 2221 Tlb_hit_rate: 0.946776
Shader10: Tlb_access: 43155 Tlb_hit: 40847 Tlb_miss: 2308 Tlb_hit_rate: 0.946518
Shader11: Tlb_access: 40582 Tlb_hit: 38267 Tlb_miss: 2315 Tlb_hit_rate: 0.942955
Shader12: Tlb_access: 37966 Tlb_hit: 35684 Tlb_miss: 2282 Tlb_hit_rate: 0.939894
Shader13: Tlb_access: 38850 Tlb_hit: 36612 Tlb_miss: 2238 Tlb_hit_rate: 0.942394
Shader14: Tlb_access: 38537 Tlb_hit: 36339 Tlb_miss: 2198 Tlb_hit_rate: 0.942964
Shader15: Tlb_access: 39332 Tlb_hit: 37107 Tlb_miss: 2225 Tlb_hit_rate: 0.943430
Shader16: Tlb_access: 43077 Tlb_hit: 40942 Tlb_miss: 2135 Tlb_hit_rate: 0.950438
Shader17: Tlb_access: 43723 Tlb_hit: 41500 Tlb_miss: 2223 Tlb_hit_rate: 0.949157
Shader18: Tlb_access: 43730 Tlb_hit: 41524 Tlb_miss: 2206 Tlb_hit_rate: 0.949554
Shader19: Tlb_access: 38657 Tlb_hit: 36519 Tlb_miss: 2138 Tlb_hit_rate: 0.944693
Shader20: Tlb_access: 42506 Tlb_hit: 40304 Tlb_miss: 2202 Tlb_hit_rate: 0.948196
Shader21: Tlb_access: 42338 Tlb_hit: 40075 Tlb_miss: 2263 Tlb_hit_rate: 0.946549
Shader22: Tlb_access: 38075 Tlb_hit: 35919 Tlb_miss: 2156 Tlb_hit_rate: 0.943375
Shader23: Tlb_access: 38529 Tlb_hit: 36147 Tlb_miss: 2382 Tlb_hit_rate: 0.938176
Shader24: Tlb_access: 44492 Tlb_hit: 42226 Tlb_miss: 2266 Tlb_hit_rate: 0.949069
Shader25: Tlb_access: 43562 Tlb_hit: 41329 Tlb_miss: 2233 Tlb_hit_rate: 0.948740
Shader26: Tlb_access: 48516 Tlb_hit: 46116 Tlb_miss: 2400 Tlb_hit_rate: 0.950532
Shader27: Tlb_access: 47384 Tlb_hit: 45077 Tlb_miss: 2307 Tlb_hit_rate: 0.951313
Tlb_tot_access: 1178727 Tlb_tot_hit: 1116572, Tlb_tot_miss: 62155, Tlb_tot_hit_rate: 0.947269
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 284 Tlb_invalidate: 248 Tlb_evict: 0 Tlb_page_evict: 248
Shader1: Tlb_validate: 291 Tlb_invalidate: 258 Tlb_evict: 0 Tlb_page_evict: 258
Shader2: Tlb_validate: 287 Tlb_invalidate: 249 Tlb_evict: 0 Tlb_page_evict: 249
Shader3: Tlb_validate: 273 Tlb_invalidate: 231 Tlb_evict: 0 Tlb_page_evict: 231
Shader4: Tlb_validate: 268 Tlb_invalidate: 225 Tlb_evict: 0 Tlb_page_evict: 225
Shader5: Tlb_validate: 284 Tlb_invalidate: 242 Tlb_evict: 0 Tlb_page_evict: 242
Shader6: Tlb_validate: 287 Tlb_invalidate: 244 Tlb_evict: 0 Tlb_page_evict: 244
Shader7: Tlb_validate: 284 Tlb_invalidate: 243 Tlb_evict: 0 Tlb_page_evict: 243
Shader8: Tlb_validate: 278 Tlb_invalidate: 242 Tlb_evict: 0 Tlb_page_evict: 242
Shader9: Tlb_validate: 284 Tlb_invalidate: 245 Tlb_evict: 0 Tlb_page_evict: 245
Shader10: Tlb_validate: 291 Tlb_invalidate: 251 Tlb_evict: 0 Tlb_page_evict: 251
Shader11: Tlb_validate: 276 Tlb_invalidate: 239 Tlb_evict: 0 Tlb_page_evict: 239
Shader12: Tlb_validate: 285 Tlb_invalidate: 249 Tlb_evict: 0 Tlb_page_evict: 249
Shader13: Tlb_validate: 278 Tlb_invalidate: 243 Tlb_evict: 0 Tlb_page_evict: 243
Shader14: Tlb_validate: 285 Tlb_invalidate: 250 Tlb_evict: 0 Tlb_page_evict: 250
Shader15: Tlb_validate: 273 Tlb_invalidate: 236 Tlb_evict: 0 Tlb_page_evict: 236
Shader16: Tlb_validate: 296 Tlb_invalidate: 256 Tlb_evict: 0 Tlb_page_evict: 256
Shader17: Tlb_validate: 296 Tlb_invalidate: 251 Tlb_evict: 0 Tlb_page_evict: 251
Shader18: Tlb_validate: 279 Tlb_invalidate: 235 Tlb_evict: 0 Tlb_page_evict: 235
Shader19: Tlb_validate: 276 Tlb_invalidate: 238 Tlb_evict: 0 Tlb_page_evict: 238
Shader20: Tlb_validate: 291 Tlb_invalidate: 257 Tlb_evict: 0 Tlb_page_evict: 257
Shader21: Tlb_validate: 282 Tlb_invalidate: 250 Tlb_evict: 0 Tlb_page_evict: 250
Shader22: Tlb_validate: 274 Tlb_invalidate: 242 Tlb_evict: 0 Tlb_page_evict: 242
Shader23: Tlb_validate: 298 Tlb_invalidate: 260 Tlb_evict: 0 Tlb_page_evict: 260
Shader24: Tlb_validate: 288 Tlb_invalidate: 245 Tlb_evict: 0 Tlb_page_evict: 245
Shader25: Tlb_validate: 272 Tlb_invalidate: 227 Tlb_evict: 0 Tlb_page_evict: 227
Shader26: Tlb_validate: 301 Tlb_invalidate: 257 Tlb_evict: 0 Tlb_page_evict: 257
Shader27: Tlb_validate: 285 Tlb_invalidate: 247 Tlb_evict: 0 Tlb_page_evict: 247
Tlb_tot_valiate: 7946 Tlb_invalidate: 6860, Tlb_tot_evict: 0, Tlb_tot_evict page: 6860
========================================TLB statistics(thrashing)==============================
Shader0: Page: 524903 Trashed: 1 | Page: 524957 Trashed: 1 | Page: 524997 Trashed: 2 | Page: 524998 Trashed: 1 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 1 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 1 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 1 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 1 | Page: 525012 Trashed: 1 | Page: 525014 Trashed: 1 | Page: 525015 Trashed: 1 | Page: 525017 Trashed: 1 | Page: 525019 Trashed: 1 | Page: 525021 Trashed: 1 | Page: 525022 Trashed: 1 | Page: 525024 Trashed: 1 | Page: 525026 Trashed: 1 | Page: 525027 Trashed: 1 | Page: 525028 Trashed: 1 | Page: 525149 Trashed: 1 | Page: 525309 Trashed: 1 | Page: 525310 Trashed: 1 | Page: 525311 Trashed: 1 | Page: 525312 Trashed: 1 | Page: 525601 Trashed: 1 | Page: 525613 Trashed: 1 | Page: 525618 Trashed: 1 | Total 50
Shader1: Page: 524869 Trashed: 1 | Page: 524958 Trashed: 1 | Page: 524960 Trashed: 1 | Page: 524997 Trashed: 2 | Page: 524998 Trashed: 1 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 1 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 2 | Page: 525014 Trashed: 1 | Page: 525016 Trashed: 1 | Page: 525018 Trashed: 1 | Page: 525019 Trashed: 1 | Page: 525021 Trashed: 1 | Page: 525023 Trashed: 1 | Page: 525025 Trashed: 1 | Page: 525026 Trashed: 1 | Page: 525045 Trashed: 1 | Page: 525312 Trashed: 1 | Page: 525313 Trashed: 1 | Page: 525314 Trashed: 1 | Page: 525315 Trashed: 1 | Page: 525577 Trashed: 1 | Page: 525580 Trashed: 1 | Page: 525589 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525600 Trashed: 1 | Page: 525602 Trashed: 1 | Total 54
Shader2: Page: 524959 Trashed: 1 | Page: 524997 Trashed: 2 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 1 | Page: 525012 Trashed: 2 | Page: 525014 Trashed: 1 | Page: 525016 Trashed: 1 | Page: 525018 Trashed: 1 | Page: 525019 Trashed: 1 | Page: 525021 Trashed: 1 | Page: 525023 Trashed: 1 | Page: 525025 Trashed: 1 | Page: 525026 Trashed: 1 | Page: 525315 Trashed: 1 | Page: 525316 Trashed: 1 | Page: 525317 Trashed: 1 | Page: 525318 Trashed: 1 | Page: 525573 Trashed: 1 | Page: 525580 Trashed: 1 | Page: 525589 Trashed: 1 | Page: 525590 Trashed: 1 | Page: 525604 Trashed: 1 | Total 51
Shader3: Page: 524960 Trashed: 1 | Page: 524997 Trashed: 2 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 1 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 1 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 2 | Page: 525014 Trashed: 1 | Page: 525016 Trashed: 1 | Page: 525018 Trashed: 1 | Page: 525019 Trashed: 1 | Page: 525021 Trashed: 1 | Page: 525023 Trashed: 1 | Page: 525025 Trashed: 1 | Page: 525026 Trashed: 1 | Page: 525027 Trashed: 1 | Page: 525028 Trashed: 1 | Page: 525318 Trashed: 1 | Page: 525319 Trashed: 1 | Page: 525320 Trashed: 1 | Page: 525321 Trashed: 1 | Page: 525573 Trashed: 1 | Page: 525599 Trashed: 1 | Total 49
Shader4: Page: 524961 Trashed: 1 | Page: 524997 Trashed: 2 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 1 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 1 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 1 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 1 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 1 | Page: 525012 Trashed: 2 | Page: 525014 Trashed: 1 | Page: 525016 Trashed: 1 | Page: 525018 Trashed: 1 | Page: 525019 Trashed: 1 | Page: 525021 Trashed: 1 | Page: 525023 Trashed: 1 | Page: 525025 Trashed: 1 | Page: 525026 Trashed: 1 | Page: 525028 Trashed: 1 | Page: 525321 Trashed: 1 | Page: 525322 Trashed: 1 | Page: 525323 Trashed: 1 | Page: 525324 Trashed: 1 | Page: 525620 Trashed: 1 | Total 46
Shader5: Page: 524962 Trashed: 1 | Page: 524964 Trashed: 1 | Page: 524997 Trashed: 2 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 1 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 1 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 2 | Page: 525013 Trashed: 1 | Page: 525015 Trashed: 1 | Page: 525016 Trashed: 1 | Page: 525018 Trashed: 1 | Page: 525020 Trashed: 1 | Page: 525022 Trashed: 1 | Page: 525023 Trashed: 1 | Page: 525025 Trashed: 1 | Page: 525028 Trashed: 1 | Page: 525324 Trashed: 1 | Page: 525325 Trashed: 1 | Page: 525326 Trashed: 1 | Page: 525327 Trashed: 1 | Page: 525594 Trashed: 1 | Page: 525595 Trashed: 1 | Page: 525596 Trashed: 1 | Page: 525599 Trashed: 1 | Page: 525603 Trashed: 1 | Page: 525604 Trashed: 1 | Total 51
Shader6: Page: 524963 Trashed: 1 | Page: 524982 Trashed: 2 | Page: 524997 Trashed: 2 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 2 | Page: 525013 Trashed: 1 | Page: 525015 Trashed: 1 | Page: 525016 Trashed: 1 | Page: 525018 Trashed: 1 | Page: 525020 Trashed: 1 | Page: 525022 Trashed: 1 | Page: 525023 Trashed: 1 | Page: 525025 Trashed: 1 | Page: 525027 Trashed: 1 | Page: 525028 Trashed: 1 | Page: 525327 Trashed: 1 | Page: 525328 Trashed: 1 | Page: 525329 Trashed: 1 | Page: 525330 Trashed: 1 | Page: 525385 Trashed: 1 | Page: 525597 Trashed: 1 | Total 53
Shader7: Page: 524964 Trashed: 1 | Page: 524997 Trashed: 3 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 1 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 1 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 2 | Page: 525013 Trashed: 1 | Page: 525015 Trashed: 1 | Page: 525016 Trashed: 1 | Page: 525018 Trashed: 1 | Page: 525020 Trashed: 1 | Page: 525022 Trashed: 1 | Page: 525023 Trashed: 1 | Page: 525025 Trashed: 1 | Page: 525027 Trashed: 1 | Page: 525028 Trashed: 1 | Page: 525330 Trashed: 1 | Page: 525331 Trashed: 1 | Page: 525332 Trashed: 1 | Page: 525402 Trashed: 1 | Page: 525589 Trashed: 1 | Page: 525597 Trashed: 1 | Total 51
Shader8: Page: 524997 Trashed: 3 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 1 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 1 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 1 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 1 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 2 | Page: 525013 Trashed: 1 | Page: 525015 Trashed: 1 | Page: 525016 Trashed: 1 | Page: 525018 Trashed: 1 | Page: 525020 Trashed: 1 | Page: 525022 Trashed: 1 | Page: 525023 Trashed: 1 | Page: 525025 Trashed: 1 | Page: 525027 Trashed: 1 | Page: 525589 Trashed: 1 | Page: 525592 Trashed: 1 | Total 43
Shader9: Page: 524933 Trashed: 1 | Page: 524997 Trashed: 2 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 1 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 1 | Page: 525013 Trashed: 1 | Page: 525015 Trashed: 1 | Page: 525017 Trashed: 1 | Page: 525019 Trashed: 1 | Page: 525020 Trashed: 1 | Page: 525022 Trashed: 1 | Page: 525024 Trashed: 1 | Page: 525026 Trashed: 1 | Page: 525028 Trashed: 1 | Page: 525237 Trashed: 1 | Page: 525238 Trashed: 1 | Page: 525239 Trashed: 1 | Page: 525240 Trashed: 1 | Page: 525580 Trashed: 1 | Page: 525582 Trashed: 1 | Page: 525596 Trashed: 1 | Total 49
Shader10: Page: 524934 Trashed: 1 | Page: 524969 Trashed: 1 | Page: 524997 Trashed: 2 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 1 | Page: 525013 Trashed: 1 | Page: 525015 Trashed: 1 | Page: 525017 Trashed: 1 | Page: 525019 Trashed: 1 | Page: 525020 Trashed: 1 | Page: 525022 Trashed: 1 | Page: 525024 Trashed: 1 | Page: 525026 Trashed: 1 | Page: 525028 Trashed: 1 | Page: 525241 Trashed: 1 | Page: 525242 Trashed: 1 | Page: 525243 Trashed: 1 | Page: 525594 Trashed: 1 | Page: 525595 Trashed: 1 | Page: 525598 Trashed: 1 | Page: 525599 Trashed: 1 | Page: 525600 Trashed: 1 | Page: 525604 Trashed: 1 | Total 54
Shader11: Page: 524935 Trashed: 1 | Page: 524997 Trashed: 3 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 1 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 1 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 3 | Page: 525013 Trashed: 1 | Page: 525015 Trashed: 1 | Page: 525017 Trashed: 1 | Page: 525019 Trashed: 1 | Page: 525020 Trashed: 1 | Page: 525022 Trashed: 1 | Page: 525024 Trashed: 1 | Page: 525026 Trashed: 1 | Page: 525027 Trashed: 1 | Page: 525243 Trashed: 1 | Page: 525244 Trashed: 1 | Page: 525245 Trashed: 1 | Page: 525246 Trashed: 1 | Total 49
Shader12: Page: 524915 Trashed: 1 | Page: 524936 Trashed: 1 | Page: 524971 Trashed: 1 | Page: 524997 Trashed: 3 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 1 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 1 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 1 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 1 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 1 | Page: 525013 Trashed: 1 | Page: 525015 Trashed: 1 | Page: 525017 Trashed: 1 | Page: 525019 Trashed: 1 | Page: 525020 Trashed: 1 | Page: 525022 Trashed: 1 | Page: 525024 Trashed: 1 | Page: 525026 Trashed: 1 | Page: 525027 Trashed: 1 | Page: 525183 Trashed: 1 | Page: 525185 Trashed: 1 | Page: 525246 Trashed: 1 | Page: 525247 Trashed: 1 | Page: 525248 Trashed: 1 | Page: 525249 Trashed: 1 | Page: 525600 Trashed: 1 | Total 50
Shader13: Page: 524937 Trashed: 1 | Page: 524997 Trashed: 3 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 1 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 1 | Page: 525011 Trashed: 1 | Page: 525012 Trashed: 3 | Page: 525014 Trashed: 1 | Page: 525016 Trashed: 1 | Page: 525017 Trashed: 1 | Page: 525019 Trashed: 1 | Page: 525021 Trashed: 1 | Page: 525023 Trashed: 1 | Page: 525024 Trashed: 1 | Page: 525026 Trashed: 1 | Page: 525028 Trashed: 1 | Page: 525249 Trashed: 1 | Page: 525250 Trashed: 1 | Page: 525251 Trashed: 1 | Page: 525252 Trashed: 1 | Page: 525595 Trashed: 1 | Total 47
Shader14: Page: 524917 Trashed: 1 | Page: 524938 Trashed: 1 | Page: 524981 Trashed: 1 | Page: 524997 Trashed: 3 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 1 | Page: 525012 Trashed: 1 | Page: 525014 Trashed: 1 | Page: 525016 Trashed: 1 | Page: 525017 Trashed: 1 | Page: 525019 Trashed: 1 | Page: 525021 Trashed: 1 | Page: 525023 Trashed: 1 | Page: 525024 Trashed: 1 | Page: 525026 Trashed: 1 | Page: 525027 Trashed: 1 | Page: 525189 Trashed: 1 | Page: 525191 Trashed: 1 | Page: 525252 Trashed: 1 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525595 Trashed: 1 | Page: 525604 Trashed: 1 | Total 51
Shader15: Page: 524939 Trashed: 1 | Page: 524997 Trashed: 2 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 1 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 2 | Page: 525014 Trashed: 1 | Page: 525016 Trashed: 1 | Page: 525017 Trashed: 1 | Page: 525019 Trashed: 1 | Page: 525021 Trashed: 1 | Page: 525023 Trashed: 1 | Page: 525024 Trashed: 1 | Page: 525026 Trashed: 1 | Page: 525027 Trashed: 1 | Page: 525028 Trashed: 1 | Total 46
Shader16: Page: 524919 Trashed: 1 | Page: 524940 Trashed: 1 | Page: 524947 Trashed: 1 | Page: 524975 Trashed: 1 | Page: 524997 Trashed: 1 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 1 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 1 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 1 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 3 | Page: 525014 Trashed: 1 | Page: 525016 Trashed: 1 | Page: 525017 Trashed: 1 | Page: 525019 Trashed: 1 | Page: 525021 Trashed: 1 | Page: 525023 Trashed: 1 | Page: 525024 Trashed: 1 | Page: 525026 Trashed: 1 | Page: 525027 Trashed: 1 | Page: 525195 Trashed: 1 | Page: 525280 Trashed: 1 | Page: 525591 Trashed: 1 | Page: 525594 Trashed: 1 | Page: 525596 Trashed: 1 | Page: 525597 Trashed: 1 | Page: 525601 Trashed: 1 | Page: 525602 Trashed: 1 | Page: 525604 Trashed: 1 | Total 55
Shader17: Page: 524941 Trashed: 1 | Page: 524948 Trashed: 1 | Page: 524993 Trashed: 1 | Page: 524997 Trashed: 2 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 1 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 1 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 3 | Page: 525013 Trashed: 1 | Page: 525014 Trashed: 1 | Page: 525016 Trashed: 1 | Page: 525018 Trashed: 1 | Page: 525020 Trashed: 1 | Page: 525021 Trashed: 1 | Page: 525023 Trashed: 1 | Page: 525025 Trashed: 1 | Page: 525285 Trashed: 1 | Page: 525418 Trashed: 1 | Page: 525580 Trashed: 1 | Page: 525589 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525595 Trashed: 1 | Page: 525596 Trashed: 1 | Page: 525599 Trashed: 1 | Page: 525602 Trashed: 1 | Total 53
Shader18: Page: 524942 Trashed: 1 | Page: 524977 Trashed: 1 | Page: 524997 Trashed: 2 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 2 | Page: 525013 Trashed: 1 | Page: 525014 Trashed: 1 | Page: 525016 Trashed: 1 | Page: 525018 Trashed: 1 | Page: 525020 Trashed: 1 | Page: 525021 Trashed: 1 | Page: 525023 Trashed: 1 | Page: 525025 Trashed: 1 | Page: 525590 Trashed: 1 | Page: 525595 Trashed: 1 | Page: 525599 Trashed: 1 | Total 47
Shader19: Page: 524943 Trashed: 1 | Page: 524950 Trashed: 1 | Page: 524997 Trashed: 1 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 1 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 1 | Page: 525013 Trashed: 1 | Page: 525014 Trashed: 1 | Page: 525016 Trashed: 1 | Page: 525018 Trashed: 1 | Page: 525020 Trashed: 1 | Page: 525021 Trashed: 1 | Page: 525023 Trashed: 1 | Page: 525025 Trashed: 1 | Page: 525269 Trashed: 1 | Page: 525289 Trashed: 1 | Page: 525290 Trashed: 1 | Page: 525591 Trashed: 1 | Page: 525597 Trashed: 1 | Page: 525598 Trashed: 1 | Page: 525600 Trashed: 1 | Page: 525603 Trashed: 1 | Total 51
Shader20: Page: 524888 Trashed: 1 | Page: 524944 Trashed: 1 | Page: 524949 Trashed: 1 | Page: 524979 Trashed: 1 | Page: 524986 Trashed: 1 | Page: 524997 Trashed: 1 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 1 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 1 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 1 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 1 | Page: 525013 Trashed: 1 | Page: 525014 Trashed: 1 | Page: 525016 Trashed: 1 | Page: 525018 Trashed: 1 | Page: 525020 Trashed: 1 | Page: 525021 Trashed: 1 | Page: 525023 Trashed: 1 | Page: 525025 Trashed: 1 | Page: 525028 Trashed: 1 | Page: 525270 Trashed: 1 | Page: 525271 Trashed: 1 | Page: 525272 Trashed: 1 | Page: 525273 Trashed: 1 | Page: 525397 Trashed: 1 | Page: 525589 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525595 Trashed: 1 | Page: 525596 Trashed: 1 | Page: 525597 Trashed: 1 | Page: 525598 Trashed: 1 | Total 56
Shader21: Page: 524889 Trashed: 1 | Page: 524945 Trashed: 1 | Page: 524950 Trashed: 1 | Page: 524952 Trashed: 1 | Page: 524997 Trashed: 1 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 1 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 1 | Page: 525012 Trashed: 1 | Page: 525013 Trashed: 1 | Page: 525015 Trashed: 1 | Page: 525017 Trashed: 1 | Page: 525018 Trashed: 1 | Page: 525020 Trashed: 1 | Page: 525022 Trashed: 1 | Page: 525024 Trashed: 1 | Page: 525025 Trashed: 1 | Page: 525028 Trashed: 1 | Page: 525273 Trashed: 1 | Page: 525274 Trashed: 1 | Page: 525275 Trashed: 1 | Page: 525276 Trashed: 1 | Page: 525294 Trashed: 1 | Page: 525598 Trashed: 1 | Total 49
Shader22: Page: 524946 Trashed: 1 | Page: 524951 Trashed: 1 | Page: 524997 Trashed: 2 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 1 | Page: 525012 Trashed: 2 | Page: 525013 Trashed: 1 | Page: 525015 Trashed: 1 | Page: 525017 Trashed: 1 | Page: 525018 Trashed: 1 | Page: 525020 Trashed: 1 | Page: 525022 Trashed: 1 | Page: 525024 Trashed: 1 | Page: 525025 Trashed: 1 | Page: 525027 Trashed: 1 | Page: 525276 Trashed: 1 | Page: 525277 Trashed: 1 | Page: 525278 Trashed: 1 | Page: 525279 Trashed: 1 | Page: 525591 Trashed: 1 | Total 49
Shader23: Page: 524926 Trashed: 1 | Page: 524947 Trashed: 1 | Page: 524952 Trashed: 1 | Page: 524954 Trashed: 1 | Page: 524997 Trashed: 2 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 1 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 1 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 2 | Page: 525013 Trashed: 1 | Page: 525015 Trashed: 1 | Page: 525017 Trashed: 1 | Page: 525018 Trashed: 1 | Page: 525020 Trashed: 1 | Page: 525022 Trashed: 1 | Page: 525024 Trashed: 1 | Page: 525025 Trashed: 1 | Page: 525027 Trashed: 1 | Page: 525028 Trashed: 1 | Page: 525217 Trashed: 1 | Page: 525279 Trashed: 1 | Page: 525280 Trashed: 1 | Page: 525281 Trashed: 1 | Page: 525282 Trashed: 1 | Page: 525300 Trashed: 1 | Page: 525574 Trashed: 1 | Page: 525577 Trashed: 1 | Page: 525581 Trashed: 1 | Page: 525585 Trashed: 1 | Page: 525589 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525596 Trashed: 1 | Page: 525597 Trashed: 1 | Page: 525599 Trashed: 1 | Page: 525601 Trashed: 1 | Page: 525602 Trashed: 1 | Page: 525604 Trashed: 1 | Total 66
Shader24: Page: 524948 Trashed: 1 | Page: 524953 Trashed: 1 | Page: 524997 Trashed: 2 | Page: 524998 Trashed: 1 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 1 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 1 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 1 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 1 | Page: 525012 Trashed: 1 | Page: 525013 Trashed: 1 | Page: 525015 Trashed: 1 | Page: 525017 Trashed: 1 | Page: 525018 Trashed: 1 | Page: 525020 Trashed: 1 | Page: 525022 Trashed: 1 | Page: 525024 Trashed: 1 | Page: 525025 Trashed: 1 | Page: 525028 Trashed: 1 | Page: 525282 Trashed: 1 | Page: 525283 Trashed: 1 | Page: 525284 Trashed: 1 | Page: 525597 Trashed: 1 | Page: 525598 Trashed: 1 | Page: 525599 Trashed: 1 | Page: 525600 Trashed: 1 | Page: 525602 Trashed: 1 | Total 49
Shader25: Page: 524954 Trashed: 1 | Page: 524997 Trashed: 2 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 1 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 1 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525012 Trashed: 1 | Page: 525014 Trashed: 1 | Page: 525015 Trashed: 1 | Page: 525017 Trashed: 1 | Page: 525019 Trashed: 1 | Page: 525021 Trashed: 1 | Page: 525022 Trashed: 1 | Page: 525024 Trashed: 1 | Page: 525026 Trashed: 1 | Page: 525027 Trashed: 1 | Page: 525301 Trashed: 1 | Page: 525302 Trashed: 1 | Page: 525303 Trashed: 1 | Page: 525581 Trashed: 1 | Page: 525590 Trashed: 1 | Page: 525592 Trashed: 1 | Total 45
Shader26: Page: 524901 Trashed: 1 | Page: 524955 Trashed: 1 | Page: 524984 Trashed: 1 | Page: 524997 Trashed: 2 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 1 | Page: 525014 Trashed: 1 | Page: 525015 Trashed: 1 | Page: 525017 Trashed: 1 | Page: 525019 Trashed: 1 | Page: 525021 Trashed: 1 | Page: 525022 Trashed: 1 | Page: 525024 Trashed: 1 | Page: 525026 Trashed: 1 | Page: 525027 Trashed: 1 | Page: 525141 Trashed: 1 | Page: 525142 Trashed: 1 | Page: 525303 Trashed: 1 | Page: 525304 Trashed: 1 | Page: 525305 Trashed: 1 | Page: 525306 Trashed: 1 | Page: 525589 Trashed: 1 | Page: 525591 Trashed: 1 | Page: 525593 Trashed: 1 | Page: 525594 Trashed: 1 | Page: 525595 Trashed: 1 | Page: 525596 Trashed: 1 | Page: 525599 Trashed: 1 | Page: 525602 Trashed: 1 | Total 59
Shader27: Page: 524956 Trashed: 1 | Page: 524997 Trashed: 2 | Page: 524998 Trashed: 1 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 1 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 1 | Page: 525012 Trashed: 2 | Page: 525014 Trashed: 1 | Page: 525015 Trashed: 1 | Page: 525017 Trashed: 1 | Page: 525019 Trashed: 1 | Page: 525021 Trashed: 1 | Page: 525022 Trashed: 1 | Page: 525024 Trashed: 1 | Page: 525026 Trashed: 1 | Page: 525306 Trashed: 1 | Page: 525307 Trashed: 1 | Page: 525308 Trashed: 1 | Page: 525309 Trashed: 1 | Page: 525595 Trashed: 1 | Page: 525597 Trashed: 1 | Total 48
Tlb_tot_thrash: 1421
========================================Page fault statistics==============================
Shader0: Page_table_access:2360 Page_hit: 1869 Page_miss: 491 Page_hit_rate: 0.791949
Shader1: Page_table_access:2208 Page_hit: 1824 Page_miss: 384 Page_hit_rate: 0.826087
Shader2: Page_table_access:2212 Page_hit: 1812 Page_miss: 400 Page_hit_rate: 0.819168
Shader3: Page_table_access:2050 Page_hit: 1670 Page_miss: 380 Page_hit_rate: 0.814634
Shader4: Page_table_access:2031 Page_hit: 1571 Page_miss: 460 Page_hit_rate: 0.773511
Shader5: Page_table_access:2202 Page_hit: 1803 Page_miss: 399 Page_hit_rate: 0.818801
Shader6: Page_table_access:2074 Page_hit: 1641 Page_miss: 433 Page_hit_rate: 0.791225
Shader7: Page_table_access:2239 Page_hit: 1765 Page_miss: 474 Page_hit_rate: 0.788298
Shader8: Page_table_access:2081 Page_hit: 1593 Page_miss: 488 Page_hit_rate: 0.765497
Shader9: Page_table_access:2221 Page_hit: 1713 Page_miss: 508 Page_hit_rate: 0.771274
Shader10: Page_table_access:2308 Page_hit: 1811 Page_miss: 497 Page_hit_rate: 0.784662
Shader11: Page_table_access:2315 Page_hit: 1850 Page_miss: 465 Page_hit_rate: 0.799136
Shader12: Page_table_access:2282 Page_hit: 1807 Page_miss: 475 Page_hit_rate: 0.791849
Shader13: Page_table_access:2238 Page_hit: 1736 Page_miss: 502 Page_hit_rate: 0.775693
Shader14: Page_table_access:2198 Page_hit: 1671 Page_miss: 527 Page_hit_rate: 0.760237
Shader15: Page_table_access:2225 Page_hit: 1685 Page_miss: 540 Page_hit_rate: 0.757303
Shader16: Page_table_access:2135 Page_hit: 1587 Page_miss: 548 Page_hit_rate: 0.743326
Shader17: Page_table_access:2223 Page_hit: 1621 Page_miss: 602 Page_hit_rate: 0.729195
Shader18: Page_table_access:2206 Page_hit: 1650 Page_miss: 556 Page_hit_rate: 0.747960
Shader19: Page_table_access:2138 Page_hit: 1689 Page_miss: 449 Page_hit_rate: 0.789991
Shader20: Page_table_access:2202 Page_hit: 1693 Page_miss: 509 Page_hit_rate: 0.768847
Shader21: Page_table_access:2263 Page_hit: 1774 Page_miss: 489 Page_hit_rate: 0.783915
Shader22: Page_table_access:2156 Page_hit: 1726 Page_miss: 430 Page_hit_rate: 0.800557
Shader23: Page_table_access:2382 Page_hit: 1931 Page_miss: 451 Page_hit_rate: 0.810663
Shader24: Page_table_access:2266 Page_hit: 1749 Page_miss: 517 Page_hit_rate: 0.771845
Shader25: Page_table_access:2233 Page_hit: 1900 Page_miss: 333 Page_hit_rate: 0.850873
Shader26: Page_table_access:2400 Page_hit: 1980 Page_miss: 420 Page_hit_rate: 0.825000
Shader27: Page_table_access:2307 Page_hit: 1942 Page_miss: 365 Page_hit_rate: 0.841786
Page_table_tot_access: 62155 Page_tot_hit: 49063, Page_tot_miss 13092, Page_tot_hit_rate: 0.789365 Page_tot_fault: 67 Page_tot_pending: 13025
Total_memory_access_page_fault: 67, Average_latency: 4519865.000000
========================================Page thrashing statistics==============================
Page_validate: 2528 Page_evict_dirty: 711 Page_evict_not_dirty: 1241
Page: 524869 Thrashed: 3
Page: 524870 Thrashed: 3
Page: 524871 Thrashed: 3
Page: 524872 Thrashed: 3
Page: 524873 Thrashed: 3
Page: 524874 Thrashed: 3
Page: 524875 Thrashed: 3
Page: 524876 Thrashed: 3
Page: 524877 Thrashed: 3
Page: 524878 Thrashed: 3
Page: 524879 Thrashed: 3
Page: 524880 Thrashed: 3
Page: 524881 Thrashed: 3
Page: 524882 Thrashed: 3
Page: 524883 Thrashed: 3
Page: 524884 Thrashed: 3
Page: 524885 Thrashed: 3
Page: 524886 Thrashed: 3
Page: 524887 Thrashed: 3
Page: 524888 Thrashed: 3
Page: 524889 Thrashed: 3
Page: 524890 Thrashed: 3
Page: 524891 Thrashed: 3
Page: 524892 Thrashed: 3
Page: 524893 Thrashed: 3
Page: 524894 Thrashed: 3
Page: 524895 Thrashed: 3
Page: 524896 Thrashed: 3
Page: 524897 Thrashed: 3
Page: 524898 Thrashed: 3
Page: 524899 Thrashed: 3
Page: 524900 Thrashed: 3
Page: 524901 Thrashed: 2
Page: 524902 Thrashed: 2
Page: 524903 Thrashed: 2
Page: 524904 Thrashed: 2
Page: 524905 Thrashed: 2
Page: 524906 Thrashed: 2
Page: 524907 Thrashed: 2
Page: 524908 Thrashed: 2
Page: 524909 Thrashed: 2
Page: 524910 Thrashed: 2
Page: 524911 Thrashed: 2
Page: 524912 Thrashed: 2
Page: 524913 Thrashed: 2
Page: 524914 Thrashed: 2
Page: 524915 Thrashed: 2
Page: 524916 Thrashed: 2
Page: 524917 Thrashed: 2
Page: 524918 Thrashed: 2
Page: 524919 Thrashed: 2
Page: 524920 Thrashed: 2
Page: 524921 Thrashed: 2
Page: 524922 Thrashed: 2
Page: 524923 Thrashed: 2
Page: 524924 Thrashed: 2
Page: 524925 Thrashed: 2
Page: 524926 Thrashed: 2
Page: 524927 Thrashed: 2
Page: 524928 Thrashed: 2
Page: 524929 Thrashed: 2
Page: 524930 Thrashed: 2
Page: 524931 Thrashed: 2
Page: 524932 Thrashed: 2
Page: 524933 Thrashed: 4
Page: 524934 Thrashed: 4
Page: 524935 Thrashed: 4
Page: 524936 Thrashed: 4
Page: 524937 Thrashed: 4
Page: 524938 Thrashed: 4
Page: 524939 Thrashed: 4
Page: 524940 Thrashed: 4
Page: 524941 Thrashed: 4
Page: 524942 Thrashed: 4
Page: 524943 Thrashed: 4
Page: 524944 Thrashed: 4
Page: 524945 Thrashed: 4
Page: 524946 Thrashed: 4
Page: 524947 Thrashed: 4
Page: 524948 Thrashed: 4
Page: 524949 Thrashed: 3
Page: 524950 Thrashed: 3
Page: 524951 Thrashed: 3
Page: 524952 Thrashed: 3
Page: 524953 Thrashed: 3
Page: 524954 Thrashed: 3
Page: 524955 Thrashed: 3
Page: 524956 Thrashed: 3
Page: 524957 Thrashed: 3
Page: 524958 Thrashed: 3
Page: 524959 Thrashed: 3
Page: 524960 Thrashed: 3
Page: 524961 Thrashed: 3
Page: 524962 Thrashed: 3
Page: 524963 Thrashed: 3
Page: 524964 Thrashed: 3
Page: 524965 Thrashed: 4
Page: 524966 Thrashed: 4
Page: 524967 Thrashed: 4
Page: 524968 Thrashed: 4
Page: 524969 Thrashed: 4
Page: 524970 Thrashed: 4
Page: 524971 Thrashed: 4
Page: 524972 Thrashed: 4
Page: 524973 Thrashed: 4
Page: 524974 Thrashed: 4
Page: 524975 Thrashed: 4
Page: 524976 Thrashed: 4
Page: 524977 Thrashed: 4
Page: 524978 Thrashed: 4
Page: 524979 Thrashed: 4
Page: 524980 Thrashed: 4
Page: 524981 Thrashed: 6
Page: 524982 Thrashed: 6
Page: 524983 Thrashed: 6
Page: 524984 Thrashed: 6
Page: 524985 Thrashed: 6
Page: 524986 Thrashed: 6
Page: 524987 Thrashed: 6
Page: 524988 Thrashed: 6
Page: 524989 Thrashed: 6
Page: 524990 Thrashed: 6
Page: 524991 Thrashed: 6
Page: 524992 Thrashed: 6
Page: 524993 Thrashed: 6
Page: 524994 Thrashed: 6
Page: 524995 Thrashed: 6
Page: 524996 Thrashed: 6
Page: 524997 Thrashed: 3
Page: 524998 Thrashed: 3
Page: 524999 Thrashed: 3
Page: 525000 Thrashed: 3
Page: 525001 Thrashed: 3
Page: 525002 Thrashed: 3
Page: 525003 Thrashed: 3
Page: 525004 Thrashed: 3
Page: 525005 Thrashed: 3
Page: 525006 Thrashed: 3
Page: 525007 Thrashed: 3
Page: 525008 Thrashed: 3
Page: 525009 Thrashed: 3
Page: 525010 Thrashed: 3
Page: 525011 Thrashed: 3
Page: 525012 Thrashed: 3
Page: 525013 Thrashed: 1
Page: 525014 Thrashed: 1
Page: 525015 Thrashed: 1
Page: 525016 Thrashed: 1
Page: 525017 Thrashed: 1
Page: 525018 Thrashed: 1
Page: 525019 Thrashed: 1
Page: 525020 Thrashed: 1
Page: 525021 Thrashed: 1
Page: 525022 Thrashed: 1
Page: 525023 Thrashed: 1
Page: 525024 Thrashed: 1
Page: 525025 Thrashed: 1
Page: 525026 Thrashed: 1
Page: 525027 Thrashed: 1
Page: 525028 Thrashed: 1
Page: 525045 Thrashed: 3
Page: 525046 Thrashed: 3
Page: 525047 Thrashed: 3
Page: 525048 Thrashed: 3
Page: 525049 Thrashed: 3
Page: 525050 Thrashed: 3
Page: 525051 Thrashed: 3
Page: 525052 Thrashed: 3
Page: 525053 Thrashed: 3
Page: 525054 Thrashed: 3
Page: 525055 Thrashed: 3
Page: 525056 Thrashed: 3
Page: 525057 Thrashed: 3
Page: 525058 Thrashed: 3
Page: 525059 Thrashed: 3
Page: 525060 Thrashed: 3
Page: 525061 Thrashed: 3
Page: 525062 Thrashed: 3
Page: 525063 Thrashed: 3
Page: 525064 Thrashed: 3
Page: 525065 Thrashed: 3
Page: 525066 Thrashed: 3
Page: 525067 Thrashed: 3
Page: 525068 Thrashed: 3
Page: 525069 Thrashed: 3
Page: 525070 Thrashed: 3
Page: 525071 Thrashed: 3
Page: 525072 Thrashed: 3
Page: 525073 Thrashed: 3
Page: 525074 Thrashed: 3
Page: 525075 Thrashed: 3
Page: 525076 Thrashed: 3
Page: 525077 Thrashed: 3
Page: 525078 Thrashed: 3
Page: 525079 Thrashed: 3
Page: 525080 Thrashed: 3
Page: 525081 Thrashed: 3
Page: 525082 Thrashed: 3
Page: 525083 Thrashed: 3
Page: 525084 Thrashed: 3
Page: 525085 Thrashed: 3
Page: 525086 Thrashed: 3
Page: 525087 Thrashed: 3
Page: 525088 Thrashed: 3
Page: 525089 Thrashed: 3
Page: 525090 Thrashed: 3
Page: 525091 Thrashed: 3
Page: 525092 Thrashed: 3
Page: 525093 Thrashed: 3
Page: 525094 Thrashed: 3
Page: 525095 Thrashed: 3
Page: 525096 Thrashed: 3
Page: 525097 Thrashed: 3
Page: 525098 Thrashed: 3
Page: 525099 Thrashed: 3
Page: 525100 Thrashed: 3
Page: 525101 Thrashed: 3
Page: 525102 Thrashed: 3
Page: 525103 Thrashed: 3
Page: 525104 Thrashed: 3
Page: 525105 Thrashed: 3
Page: 525106 Thrashed: 3
Page: 525107 Thrashed: 3
Page: 525108 Thrashed: 3
Page: 525109 Thrashed: 4
Page: 525110 Thrashed: 4
Page: 525111 Thrashed: 4
Page: 525112 Thrashed: 4
Page: 525113 Thrashed: 4
Page: 525114 Thrashed: 4
Page: 525115 Thrashed: 4
Page: 525116 Thrashed: 4
Page: 525117 Thrashed: 4
Page: 525118 Thrashed: 4
Page: 525119 Thrashed: 4
Page: 525120 Thrashed: 4
Page: 525121 Thrashed: 4
Page: 525122 Thrashed: 4
Page: 525123 Thrashed: 4
Page: 525124 Thrashed: 4
Page: 525125 Thrashed: 3
Page: 525126 Thrashed: 3
Page: 525127 Thrashed: 3
Page: 525128 Thrashed: 3
Page: 525129 Thrashed: 3
Page: 525130 Thrashed: 3
Page: 525131 Thrashed: 3
Page: 525132 Thrashed: 3
Page: 525133 Thrashed: 3
Page: 525134 Thrashed: 3
Page: 525135 Thrashed: 3
Page: 525136 Thrashed: 3
Page: 525137 Thrashed: 3
Page: 525138 Thrashed: 3
Page: 525139 Thrashed: 3
Page: 525140 Thrashed: 3
Page: 525141 Thrashed: 3
Page: 525142 Thrashed: 3
Page: 525143 Thrashed: 3
Page: 525144 Thrashed: 3
Page: 525145 Thrashed: 3
Page: 525146 Thrashed: 3
Page: 525147 Thrashed: 3
Page: 525148 Thrashed: 3
Page: 525149 Thrashed: 3
Page: 525150 Thrashed: 3
Page: 525151 Thrashed: 3
Page: 525152 Thrashed: 3
Page: 525153 Thrashed: 3
Page: 525154 Thrashed: 3
Page: 525155 Thrashed: 3
Page: 525156 Thrashed: 3
Page: 525157 Thrashed: 1
Page: 525158 Thrashed: 1
Page: 525159 Thrashed: 1
Page: 525160 Thrashed: 1
Page: 525161 Thrashed: 1
Page: 525162 Thrashed: 1
Page: 525163 Thrashed: 1
Page: 525164 Thrashed: 1
Page: 525165 Thrashed: 1
Page: 525166 Thrashed: 1
Page: 525167 Thrashed: 1
Page: 525168 Thrashed: 1
Page: 525169 Thrashed: 1
Page: 525170 Thrashed: 1
Page: 525171 Thrashed: 1
Page: 525172 Thrashed: 1
Page: 525173 Thrashed: 3
Page: 525174 Thrashed: 3
Page: 525175 Thrashed: 3
Page: 525176 Thrashed: 3
Page: 525177 Thrashed: 3
Page: 525178 Thrashed: 3
Page: 525179 Thrashed: 3
Page: 525180 Thrashed: 3
Page: 525181 Thrashed: 3
Page: 525182 Thrashed: 3
Page: 525183 Thrashed: 3
Page: 525184 Thrashed: 3
Page: 525185 Thrashed: 3
Page: 525186 Thrashed: 3
Page: 525187 Thrashed: 3
Page: 525188 Thrashed: 3
Page: 525189 Thrashed: 4
Page: 525190 Thrashed: 4
Page: 525191 Thrashed: 4
Page: 525192 Thrashed: 4
Page: 525193 Thrashed: 4
Page: 525194 Thrashed: 4
Page: 525195 Thrashed: 4
Page: 525196 Thrashed: 4
Page: 525197 Thrashed: 4
Page: 525198 Thrashed: 4
Page: 525199 Thrashed: 4
Page: 525200 Thrashed: 4
Page: 525201 Thrashed: 4
Page: 525202 Thrashed: 4
Page: 525203 Thrashed: 4
Page: 525204 Thrashed: 4
Page: 525205 Thrashed: 2
Page: 525206 Thrashed: 2
Page: 525207 Thrashed: 2
Page: 525208 Thrashed: 2
Page: 525209 Thrashed: 2
Page: 525210 Thrashed: 2
Page: 525211 Thrashed: 2
Page: 525212 Thrashed: 2
Page: 525213 Thrashed: 2
Page: 525214 Thrashed: 2
Page: 525215 Thrashed: 2
Page: 525216 Thrashed: 2
Page: 525217 Thrashed: 2
Page: 525218 Thrashed: 2
Page: 525219 Thrashed: 2
Page: 525220 Thrashed: 2
Page: 525221 Thrashed: 1
Page: 525222 Thrashed: 1
Page: 525223 Thrashed: 1
Page: 525224 Thrashed: 1
Page: 525225 Thrashed: 1
Page: 525226 Thrashed: 1
Page: 525227 Thrashed: 1
Page: 525228 Thrashed: 1
Page: 525229 Thrashed: 1
Page: 525230 Thrashed: 1
Page: 525231 Thrashed: 1
Page: 525232 Thrashed: 1
Page: 525233 Thrashed: 1
Page: 525234 Thrashed: 1
Page: 525235 Thrashed: 1
Page: 525236 Thrashed: 1
Page: 525237 Thrashed: 4
Page: 525238 Thrashed: 4
Page: 525239 Thrashed: 4
Page: 525240 Thrashed: 4
Page: 525241 Thrashed: 4
Page: 525242 Thrashed: 4
Page: 525243 Thrashed: 4
Page: 525244 Thrashed: 4
Page: 525245 Thrashed: 4
Page: 525246 Thrashed: 4
Page: 525247 Thrashed: 4
Page: 525248 Thrashed: 4
Page: 525249 Thrashed: 4
Page: 525250 Thrashed: 4
Page: 525251 Thrashed: 4
Page: 525252 Thrashed: 4
Page: 525253 Thrashed: 3
Page: 525254 Thrashed: 3
Page: 525255 Thrashed: 3
Page: 525256 Thrashed: 3
Page: 525257 Thrashed: 3
Page: 525258 Thrashed: 3
Page: 525259 Thrashed: 3
Page: 525260 Thrashed: 3
Page: 525261 Thrashed: 3
Page: 525262 Thrashed: 3
Page: 525263 Thrashed: 3
Page: 525264 Thrashed: 3
Page: 525265 Thrashed: 3
Page: 525266 Thrashed: 3
Page: 525267 Thrashed: 3
Page: 525268 Thrashed: 3
Page: 525269 Thrashed: 3
Page: 525270 Thrashed: 3
Page: 525271 Thrashed: 3
Page: 525272 Thrashed: 3
Page: 525273 Thrashed: 3
Page: 525274 Thrashed: 3
Page: 525275 Thrashed: 3
Page: 525276 Thrashed: 3
Page: 525277 Thrashed: 3
Page: 525278 Thrashed: 3
Page: 525279 Thrashed: 3
Page: 525280 Thrashed: 3
Page: 525281 Thrashed: 3
Page: 525282 Thrashed: 3
Page: 525283 Thrashed: 3
Page: 525284 Thrashed: 3
Page: 525285 Thrashed: 2
Page: 525286 Thrashed: 2
Page: 525287 Thrashed: 2
Page: 525288 Thrashed: 2
Page: 525289 Thrashed: 2
Page: 525290 Thrashed: 2
Page: 525291 Thrashed: 2
Page: 525292 Thrashed: 2
Page: 525293 Thrashed: 2
Page: 525294 Thrashed: 2
Page: 525295 Thrashed: 2
Page: 525296 Thrashed: 2
Page: 525297 Thrashed: 2
Page: 525298 Thrashed: 2
Page: 525299 Thrashed: 2
Page: 525300 Thrashed: 2
Page: 525301 Thrashed: 3
Page: 525302 Thrashed: 3
Page: 525303 Thrashed: 3
Page: 525304 Thrashed: 3
Page: 525305 Thrashed: 3
Page: 525306 Thrashed: 3
Page: 525307 Thrashed: 3
Page: 525308 Thrashed: 3
Page: 525309 Thrashed: 3
Page: 525310 Thrashed: 3
Page: 525311 Thrashed: 3
Page: 525312 Thrashed: 3
Page: 525313 Thrashed: 3
Page: 525314 Thrashed: 3
Page: 525315 Thrashed: 3
Page: 525316 Thrashed: 3
Page: 525317 Thrashed: 3
Page: 525318 Thrashed: 3
Page: 525319 Thrashed: 3
Page: 525320 Thrashed: 3
Page: 525321 Thrashed: 3
Page: 525322 Thrashed: 3
Page: 525323 Thrashed: 3
Page: 525324 Thrashed: 3
Page: 525325 Thrashed: 3
Page: 525326 Thrashed: 3
Page: 525327 Thrashed: 3
Page: 525328 Thrashed: 3
Page: 525329 Thrashed: 3
Page: 525330 Thrashed: 3
Page: 525331 Thrashed: 3
Page: 525332 Thrashed: 3
Page: 525333 Thrashed: 4
Page: 525334 Thrashed: 4
Page: 525335 Thrashed: 4
Page: 525336 Thrashed: 4
Page: 525337 Thrashed: 4
Page: 525338 Thrashed: 4
Page: 525339 Thrashed: 4
Page: 525340 Thrashed: 4
Page: 525341 Thrashed: 4
Page: 525342 Thrashed: 4
Page: 525343 Thrashed: 4
Page: 525344 Thrashed: 4
Page: 525345 Thrashed: 4
Page: 525346 Thrashed: 4
Page: 525347 Thrashed: 4
Page: 525348 Thrashed: 4
Page: 525349 Thrashed: 2
Page: 525350 Thrashed: 2
Page: 525351 Thrashed: 2
Page: 525352 Thrashed: 2
Page: 525353 Thrashed: 2
Page: 525354 Thrashed: 2
Page: 525355 Thrashed: 2
Page: 525356 Thrashed: 2
Page: 525357 Thrashed: 2
Page: 525358 Thrashed: 2
Page: 525359 Thrashed: 2
Page: 525360 Thrashed: 2
Page: 525361 Thrashed: 2
Page: 525362 Thrashed: 2
Page: 525363 Thrashed: 2
Page: 525364 Thrashed: 2
Page: 525365 Thrashed: 2
Page: 525366 Thrashed: 2
Page: 525367 Thrashed: 2
Page: 525368 Thrashed: 2
Page: 525369 Thrashed: 2
Page: 525370 Thrashed: 2
Page: 525371 Thrashed: 2
Page: 525372 Thrashed: 2
Page: 525373 Thrashed: 2
Page: 525374 Thrashed: 2
Page: 525375 Thrashed: 2
Page: 525376 Thrashed: 2
Page: 525377 Thrashed: 2
Page: 525378 Thrashed: 2
Page: 525379 Thrashed: 2
Page: 525380 Thrashed: 2
Page: 525381 Thrashed: 1
Page: 525382 Thrashed: 1
Page: 525383 Thrashed: 1
Page: 525384 Thrashed: 1
Page: 525385 Thrashed: 1
Page: 525386 Thrashed: 1
Page: 525387 Thrashed: 1
Page: 525388 Thrashed: 1
Page: 525389 Thrashed: 1
Page: 525390 Thrashed: 1
Page: 525391 Thrashed: 1
Page: 525392 Thrashed: 1
Page: 525393 Thrashed: 1
Page: 525394 Thrashed: 1
Page: 525395 Thrashed: 1
Page: 525396 Thrashed: 1
Page: 525397 Thrashed: 3
Page: 525398 Thrashed: 3
Page: 525399 Thrashed: 3
Page: 525400 Thrashed: 3
Page: 525401 Thrashed: 3
Page: 525402 Thrashed: 3
Page: 525403 Thrashed: 3
Page: 525404 Thrashed: 3
Page: 525405 Thrashed: 3
Page: 525406 Thrashed: 3
Page: 525407 Thrashed: 3
Page: 525408 Thrashed: 3
Page: 525409 Thrashed: 3
Page: 525410 Thrashed: 3
Page: 525411 Thrashed: 3
Page: 525412 Thrashed: 3
Page: 525413 Thrashed: 5
Page: 525414 Thrashed: 5
Page: 525415 Thrashed: 5
Page: 525416 Thrashed: 5
Page: 525417 Thrashed: 5
Page: 525418 Thrashed: 5
Page: 525419 Thrashed: 5
Page: 525420 Thrashed: 5
Page: 525421 Thrashed: 5
Page: 525422 Thrashed: 5
Page: 525423 Thrashed: 5
Page: 525424 Thrashed: 5
Page: 525425 Thrashed: 5
Page: 525426 Thrashed: 5
Page: 525427 Thrashed: 5
Page: 525428 Thrashed: 5
Page: 525429 Thrashed: 1
Page: 525430 Thrashed: 1
Page: 525431 Thrashed: 1
Page: 525432 Thrashed: 1
Page: 525433 Thrashed: 1
Page: 525434 Thrashed: 1
Page: 525435 Thrashed: 1
Page: 525436 Thrashed: 1
Page: 525437 Thrashed: 1
Page: 525438 Thrashed: 1
Page: 525439 Thrashed: 1
Page: 525440 Thrashed: 1
Page: 525441 Thrashed: 1
Page: 525442 Thrashed: 1
Page: 525443 Thrashed: 1
Page: 525444 Thrashed: 1
Page: 525445 Thrashed: 1
Page: 525446 Thrashed: 1
Page: 525447 Thrashed: 1
Page: 525448 Thrashed: 1
Page: 525449 Thrashed: 1
Page: 525450 Thrashed: 1
Page: 525451 Thrashed: 1
Page: 525452 Thrashed: 1
Page: 525453 Thrashed: 1
Page: 525454 Thrashed: 1
Page: 525455 Thrashed: 1
Page: 525456 Thrashed: 1
Page: 525457 Thrashed: 1
Page: 525458 Thrashed: 1
Page: 525459 Thrashed: 1
Page: 525460 Thrashed: 1
Page: 525461 Thrashed: 1
Page: 525462 Thrashed: 1
Page: 525463 Thrashed: 1
Page: 525464 Thrashed: 1
Page: 525465 Thrashed: 1
Page: 525466 Thrashed: 1
Page: 525467 Thrashed: 1
Page: 525468 Thrashed: 1
Page: 525469 Thrashed: 1
Page: 525470 Thrashed: 1
Page: 525471 Thrashed: 1
Page: 525472 Thrashed: 1
Page: 525473 Thrashed: 1
Page: 525474 Thrashed: 1
Page: 525475 Thrashed: 1
Page: 525476 Thrashed: 1
Page: 525477 Thrashed: 1
Page: 525478 Thrashed: 1
Page: 525479 Thrashed: 1
Page: 525480 Thrashed: 1
Page: 525481 Thrashed: 1
Page: 525482 Thrashed: 1
Page: 525483 Thrashed: 1
Page: 525484 Thrashed: 1
Page: 525485 Thrashed: 1
Page: 525486 Thrashed: 1
Page: 525487 Thrashed: 1
Page: 525488 Thrashed: 1
Page: 525489 Thrashed: 1
Page: 525490 Thrashed: 1
Page: 525491 Thrashed: 1
Page: 525492 Thrashed: 1
Page: 525493 Thrashed: 1
Page: 525494 Thrashed: 1
Page: 525495 Thrashed: 1
Page: 525496 Thrashed: 1
Page: 525497 Thrashed: 1
Page: 525498 Thrashed: 1
Page: 525499 Thrashed: 1
Page: 525500 Thrashed: 1
Page: 525501 Thrashed: 1
Page: 525502 Thrashed: 1
Page: 525503 Thrashed: 1
Page: 525504 Thrashed: 1
Page: 525505 Thrashed: 1
Page: 525506 Thrashed: 1
Page: 525507 Thrashed: 1
Page: 525508 Thrashed: 1
Page: 525509 Thrashed: 1
Page: 525510 Thrashed: 1
Page: 525511 Thrashed: 1
Page: 525512 Thrashed: 1
Page: 525513 Thrashed: 1
Page: 525514 Thrashed: 1
Page: 525515 Thrashed: 1
Page: 525516 Thrashed: 1
Page: 525517 Thrashed: 1
Page: 525518 Thrashed: 1
Page: 525519 Thrashed: 1
Page: 525520 Thrashed: 1
Page: 525521 Thrashed: 1
Page: 525522 Thrashed: 1
Page: 525523 Thrashed: 1
Page: 525524 Thrashed: 1
Page: 525525 Thrashed: 1
Page: 525526 Thrashed: 1
Page: 525527 Thrashed: 1
Page: 525528 Thrashed: 1
Page: 525529 Thrashed: 1
Page: 525530 Thrashed: 1
Page: 525531 Thrashed: 1
Page: 525532 Thrashed: 1
Page: 525533 Thrashed: 1
Page: 525534 Thrashed: 1
Page: 525535 Thrashed: 1
Page: 525536 Thrashed: 1
Page: 525537 Thrashed: 1
Page: 525538 Thrashed: 1
Page: 525539 Thrashed: 1
Page: 525540 Thrashed: 1
Page: 525541 Thrashed: 1
Page: 525542 Thrashed: 1
Page: 525543 Thrashed: 1
Page: 525544 Thrashed: 1
Page: 525545 Thrashed: 1
Page: 525546 Thrashed: 1
Page: 525547 Thrashed: 1
Page: 525548 Thrashed: 1
Page: 525549 Thrashed: 1
Page: 525550 Thrashed: 1
Page: 525551 Thrashed: 1
Page: 525552 Thrashed: 1
Page: 525553 Thrashed: 1
Page: 525554 Thrashed: 1
Page: 525555 Thrashed: 1
Page: 525556 Thrashed: 1
Page: 525573 Thrashed: 1
Page: 525574 Thrashed: 1
Page: 525575 Thrashed: 1
Page: 525576 Thrashed: 1
Page: 525577 Thrashed: 1
Page: 525578 Thrashed: 1
Page: 525579 Thrashed: 1
Page: 525580 Thrashed: 1
Page: 525581 Thrashed: 1
Page: 525582 Thrashed: 1
Page: 525583 Thrashed: 1
Page: 525584 Thrashed: 1
Page: 525585 Thrashed: 1
Page: 525586 Thrashed: 1
Page: 525587 Thrashed: 1
Page: 525588 Thrashed: 1
Page: 525589 Thrashed: 2
Page: 525590 Thrashed: 2
Page: 525591 Thrashed: 2
Page: 525592 Thrashed: 2
Page: 525593 Thrashed: 2
Page: 525594 Thrashed: 2
Page: 525595 Thrashed: 2
Page: 525596 Thrashed: 2
Page: 525597 Thrashed: 2
Page: 525598 Thrashed: 2
Page: 525599 Thrashed: 2
Page: 525600 Thrashed: 2
Page: 525601 Thrashed: 2
Page: 525602 Thrashed: 2
Page: 525603 Thrashed: 2
Page: 525604 Thrashed: 2
Page: 525605 Thrashed: 1
Page: 525606 Thrashed: 1
Page: 525607 Thrashed: 1
Page: 525608 Thrashed: 1
Page: 525609 Thrashed: 1
Page: 525610 Thrashed: 1
Page: 525611 Thrashed: 1
Page: 525612 Thrashed: 1
Page: 525613 Thrashed: 1
Page: 525614 Thrashed: 1
Page: 525615 Thrashed: 1
Page: 525616 Thrashed: 1
Page: 525617 Thrashed: 1
Page: 525618 Thrashed: 1
Page: 525619 Thrashed: 1
Page: 525620 Thrashed: 1
Page_tot_thrash: 1776
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
Rdma_read: 0
Rdma_migration_read 0
Rdma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.956214
[0-25]: 0.018482, [26-50]: 0.011919, [51-75]: 0.044941, [76-100]: 0.924657
Pcie_write_utilization: 1.002969
[0-25]: 0.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 1.000000
F:        0----T:     2535 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   224686----T:   317771 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(62.852802)
F:   225609----T:   229039 	 St: 802c5000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   229039----T:   235904 	 St: 802c9000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   235904----T:   238509 	 St: 80245000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   238509----T:   246749 	 St: 80246000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   246749----T:   249354 	 St: 802f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   249354----T:   257594 	 St: 802f6000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   257594----T:   261024 	 St: 802e5000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   261024----T:   267889 	 St: 802e9000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   267889----T:   270494 	 St: 804f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   270494----T:   278734 	 St: 804f6000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   278734----T:   282164 	 St: 802d5000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   282164----T:   289029 	 St: 802d9000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   289029----T:   297269 	 St: 80525000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   297269----T:   299874 	 St: 80534000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   299874----T:   309038 	 St: 80505000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   309038----T:   317278 	 St: 80516000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   539921----T:   541849 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(1.301823)
F:   541849----T:   544384 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:   544385----T:   546920 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   769071----T:   912259 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(96.683319)
F:   769709----T:   773521 	 St: 80255000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   773521----T:   779933 	 St: 8025a000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   779933----T:   785448 	 St: 80265000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   785448----T:   797402 	 St: 8026e000 Sz: 94208 	 Sm: 0 	 T: memcpy_h2d(8.071573)
F:   797402----T:   802043 	 St: 80285000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   802043----T:   829945 	 St: 8028c000 Sz: 233472 	 Sm: 0 	 T: memcpy_h2d(18.839973)
F:   829945----T:   837725 	 St: 80325000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   837725----T:   840525 	 St: 80333000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   840525----T:   849227 	 St: 80335000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   849227----T:   855188 	 St: 80365000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   855188----T:   859407 	 St: 8036f000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   859407----T:   867647 	 St: 80375000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   867647----T:   870252 	 St: 80384000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   870252----T:   874471 	 St: 803b5000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   874471----T:   880432 	 St: 803bb000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   880432----T:   883862 	 St: 803c5000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   883862----T:   890727 	 St: 803c9000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   890727----T:   894946 	 St: 80465000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   894946----T:   900907 	 St: 8046b000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   900907----T:   905548 	 St: 80455000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   905548----T:   911063 	 St: 8045c000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  1134409----T:  1135718 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(0.883862)
F:  1135718----T:  1138253 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1138254----T:  1140789 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1362940----T:  1761666 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(269.227539)
F:  1364041----T:  1368682 	 St: 80305000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  1364041----T:  1372743 	 St: 80505000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1368682----T:  1381570 	 St: 8030c000 Sz: 102400 	 Sm: 0 	 T: memcpy_h2d(8.702229)
F:  1372743----T:  1381445 	 St: 80365000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1381445----T:  1390147 	 St: 802c5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1381570----T:  1397733 	 St: 80345000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1390147----T:  1398849 	 St: 80295000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1397733----T:  1421405 	 St: 80385000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  1398849----T:  1415012 	 St: 80265000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  1415012----T:  1423714 	 St: 80375000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1421405----T:  1482712 	 St: 803d5000 Sz: 524288 	 Sm: 0 	 T: memcpy_h2d(41.395679)
F:  1423714----T:  1432416 	 St: 803c5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1432416----T:  1441118 	 St: 80325000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1441118----T:  1449820 	 St: 802a5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1449820----T:  1458522 	 St: 80335000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1458523----T:  1474686 	 St: 80245000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  1474686----T:  1483388 	 St: 80285000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1482712----T:  1544019 	 St: 80475000 Sz: 524288 	 Sm: 0 	 T: memcpy_h2d(41.395679)
F:  1483388----T:  1492090 	 St: 802b5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1492090----T:  1500792 	 St: 80455000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1500792----T:  1509494 	 St: 80465000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1509494----T:  1518196 	 St: 803b5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1518196----T:  1526898 	 St: 802f5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1526899----T:  1535601 	 St: 80315000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1544019----T:  1549093 	 St: 80505000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  1549093----T:  1554167 	 St: 8050d000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  1549364----T:  1558066 	 St: 80345000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1554167----T:  1560579 	 St: 802a5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1558066----T:  1566768 	 St: 80355000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1560579----T:  1564391 	 St: 802b0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1564391----T:  1580554 	 St: 80325000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1566768----T:  1575470 	 St: 80385000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1575470----T:  1584172 	 St: 80395000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1580554----T:  1589256 	 St: 80375000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1584172----T:  1592874 	 St: 803a5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1589256----T:  1597958 	 St: 803c5000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1592874----T:  1601576 	 St: 803d5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1597958----T:  1606198 	 St: 80285000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1601576----T:  1610278 	 St: 803e5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1606198----T:  1608803 	 St: 80294000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1608803----T:  1617505 	 St: 80295000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1610278----T:  1618980 	 St: 803f5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1617505----T:  1620935 	 St: 802b5000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1618980----T:  1635143 	 St: 80415000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  1620935----T:  1627800 	 St: 802b9000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1627800----T:  1644432 	 St: 80245000 Sz: 135168 	 Sm: 0 	 T: memcpy_h2d(11.230249)
F:  1635143----T:  1643845 	 St: 80475000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1643845----T:  1652547 	 St: 80485000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1644432----T:  1647232 	 St: 80266000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1647232----T:  1654097 	 St: 80268000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1652547----T:  1668710 	 St: 80495000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  1654097----T:  1663261 	 St: 80274000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:  1663261----T:  1671963 	 St: 802f5000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1668711----T:  1677413 	 St: 80405000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1671963----T:  1680665 	 St: 80315000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1677413----T:  1693576 	 St: 80435000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  1680665----T:  1689367 	 St: 803b5000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1689367----T:  1698069 	 St: 80465000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1693576----T:  1724769 	 St: 804b5000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  1698069----T:  1714232 	 St: 80345000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1714232----T:  1737904 	 St: 80385000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  1737904----T:  1744769 	 St: 803d5000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1744769----T:  1755325 	 St: 803e1000 Sz: 81920 	 Sm: 0 	 T: memcpy_h2d(7.127616)
F:  1983816----T:  2107284 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(83.367996)
F:  1984411----T:  1988630 	 St: 802c5000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1984411----T:  1993113 	 St: 80325000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1988630----T:  1994591 	 St: 802cb000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1993113----T:  2001815 	 St: 80335000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1994591----T:  2040838 	 St: 803f5000 Sz: 393216 	 Sm: 0 	 T: memcpy_h2d(31.226873)
F:  2001815----T:  2010517 	 St: 80375000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2010517----T:  2019219 	 St: 803c5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2019219----T:  2027921 	 St: 80285000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2027921----T:  2036623 	 St: 80515000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2036623----T:  2045325 	 St: 80295000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2045325----T:  2106632 	 St: 80475000 Sz: 524288 	 Sm: 0 	 T: memcpy_h2d(41.395679)
F:  2045325----T:  2061488 	 St: 802a5000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  2107284----T:  2109819 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2109820----T:  2112355 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  2334506----T:  2528869 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(131.237671)
F:  2335179----T:  2345735 	 St: 80285000 Sz: 81920 	 Sm: 0 	 T: memcpy_h2d(7.127616)
F:  2335179----T:  2343881 	 St: 802f5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2343881----T:  2352583 	 St: 803b5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2352583----T:  2361285 	 St: 80465000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2361285----T:  2383078 	 St: 80299000 Sz: 180224 	 Sm: 0 	 T: memcpy_h2d(14.715057)
F:  2361285----T:  2369987 	 St: 80405000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2369987----T:  2378689 	 St: 80415000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2378689----T:  2387391 	 St: 803f5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2383078----T:  2399241 	 St: 80325000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  2387391----T:  2396093 	 St: 80475000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2396093----T:  2404795 	 St: 80485000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2399241----T:  2407943 	 St: 80375000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2404795----T:  2420958 	 St: 80495000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  2407943----T:  2416645 	 St: 803c5000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2416645----T:  2425347 	 St: 80515000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2420958----T:  2429660 	 St: 804b5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2425347----T:  2432669 	 St: 802f5000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2429660----T:  2438362 	 St: 804c5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2432669----T:  2435755 	 St: 80302000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2435755----T:  2442620 	 St: 80365000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2438362----T:  2454525 	 St: 804d5000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  2442620----T:  2446050 	 St: 80371000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2446050----T:  2454752 	 St: 803b5000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2454526----T:  2463228 	 St: 80305000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2454752----T:  2462074 	 St: 803f5000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2462074----T:  2466293 	 St: 80402000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2466293----T:  2471808 	 St: 80408000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2471808----T:  2475238 	 St: 80411000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2475238----T:  2480312 	 St: 80415000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  2480312----T:  2485386 	 St: 8041d000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  2486299----T:  2495001 	 St: 80305000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2486299----T:  2495001 	 St: 80245000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2495001----T:  2500075 	 St: 80465000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  2495001----T:  2503703 	 St: 80385000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2500075----T:  2505149 	 St: 8046d000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  2503703----T:  2512405 	 St: 80345000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2505149----T:  2513851 	 St: 80245000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2512406----T:  2521108 	 St: 80355000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2513851----T:  2520716 	 St: 80455000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2520716----T:  2524146 	 St: 80461000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2751019----T:  2753971 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(1.993248)
F:  2753971----T:  2756506 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2756507----T:  2759042 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  2981193----T:  3058557 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(52.237679)
F:  2982291----T:  2991455 	 St: 80345000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:  2982291----T:  2990993 	 St: 803d5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2990993----T:  2999695 	 St: 802b5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2991455----T:  2999695 	 St: 80356000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2999695----T:  3008397 	 St: 80385000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2999695----T:  3008397 	 St: 80455000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3008398----T:  3013913 	 St: 803d5000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  3008398----T:  3017100 	 St: 80315000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3013913----T:  3018554 	 St: 803de000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  3018918----T:  3025330 	 St: 802b5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3018918----T:  3027620 	 St: 803e5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3025330----T:  3028760 	 St: 802c0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3027620----T:  3036322 	 St: 80335000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3028760----T:  3031365 	 St: 802c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3031365----T:  3040067 	 St: 80315000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3036323----T:  3045025 	 St: 803b5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3040067----T:  3048769 	 St: 80455000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3280707----T:  3285046 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(2.929777)
F:  3285046----T:  3287581 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3287582----T:  3290117 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3512268----T:  3614097 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(68.756920)
F:  3513466----T:  3519427 	 St: 80335000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  3513466----T:  3522168 	 St: 80415000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3519427----T:  3523646 	 St: 8033f000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  3522168----T:  3530870 	 St: 80465000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3523646----T:  3532348 	 St: 803b5000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3530870----T:  3539572 	 St: 802b5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3532348----T:  3541050 	 St: 803e5000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3539573----T:  3548275 	 St: 80295000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3541050----T:  3548372 	 St: 80415000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  3548275----T:  3556977 	 St: 803f5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3548372----T:  3551458 	 St: 80422000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3551458----T:  3557870 	 St: 80295000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3556977----T:  3565679 	 St: 80405000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3557870----T:  3561682 	 St: 802a0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3561682----T:  3570384 	 St: 802b5000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3565679----T:  3574381 	 St: 80325000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3570384----T:  3579086 	 St: 80465000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3574381----T:  3583083 	 St: 80305000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3579086----T:  3582898 	 St: 803f5000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3583084----T:  3596906 	 St: 803fa000 Sz: 110592 	 Sm: 0 	 T: memcpy_h2d(9.332883)
F:  3583084----T:  3591786 	 St: 802a5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3836247----T:  3840473 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(2.853477)
F:  3840473----T:  3843008 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3843009----T:  3845544 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4067695----T:  4201930 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(90.638084)
F:  4068547----T:  4073188 	 St: 802a5000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  4068547----T:  4077249 	 St: 803c5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4073188----T:  4078703 	 St: 802ac000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  4077249----T:  4085951 	 St: 80435000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4078703----T:  4087405 	 St: 80305000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4085951----T:  4094653 	 St: 80465000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4087405----T:  4096107 	 St: 80325000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4094654----T:  4103356 	 St: 802b5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4096107----T:  4104347 	 St: 803c5000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4104347----T:  4106952 	 St: 803d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4107580----T:  4111392 	 St: 802b5000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  4107580----T:  4116282 	 St: 80285000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4111392----T:  4117804 	 St: 802ba000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  4116282----T:  4124984 	 St: 803d5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4117804----T:  4126506 	 St: 80465000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4124984----T:  4133686 	 St: 803b5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4126506----T:  4134746 	 St: 80285000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4133687----T:  4142389 	 St: 80255000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4134746----T:  4137351 	 St: 80294000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4137351----T:  4145131 	 St: 80435000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  4142389----T:  4151091 	 St: 80375000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4145131----T:  4147931 	 St: 80443000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4147931----T:  4151361 	 St: 80255000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4151091----T:  4159793 	 St: 802c5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4151361----T:  4158226 	 St: 80259000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  4158226----T:  4166928 	 St: 803b5000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4159794----T:  4168496 	 St: 802f5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4166928----T:  4175630 	 St: 803d5000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4175822----T:  4184524 	 St: 802c5000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4175822----T:  4184524 	 St: 80345000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4184524----T:  4193226 	 St: 802f5000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4184524----T:  4193226 	 St: 80335000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4193227----T:  4201929 	 St: 80375000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4193227----T:  4201929 	 St: 80385000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4424080----T:  4428558 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(3.023633)
F:  4428558----T:  4431093 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4431094----T:  4433629 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4655780----T:  4730402 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(50.386227)
F:  4657006----T:  4662080 	 St: 80335000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4657006----T:  4665708 	 St: 80355000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4665708----T:  4678129 	 St: 8033d000 Sz: 98304 	 Sm: 0 	 T: memcpy_h2d(8.386901)
F:  4665708----T:  4674410 	 St: 80455000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4674410----T:  4683112 	 St: 802b5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4678129----T:  4686831 	 St: 80385000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4683113----T:  4691815 	 St: 80305000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4686831----T:  4691050 	 St: 80355000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  4691050----T:  4697011 	 St: 8035b000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  4697423----T:  4701642 	 St: 802b5000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  4697423----T:  4706125 	 St: 80255000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4701642----T:  4707603 	 St: 802bb000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  4706125----T:  4714827 	 St: 80245000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4707603----T:  4716305 	 St: 80305000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4714828----T:  4723530 	 St: 80395000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4716305----T:  4725007 	 St: 80455000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4952552----T:  4954736 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(1.474679)
F:  4954736----T:  4957271 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4957272----T:  4959807 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  5181958----T:  5316185 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(90.632683)
F:  5182500----T:  5187574 	 St: 80245000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  5182500----T:  5191202 	 St: 802a5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5191202----T:  5203623 	 St: 8024d000 Sz: 98304 	 Sm: 0 	 T: memcpy_h2d(8.386901)
F:  5191202----T:  5199904 	 St: 80315000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5199904----T:  5208606 	 St: 80425000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5203623----T:  5212325 	 St: 80395000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  5208606----T:  5217308 	 St: 80415000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5212325----T:  5217399 	 St: 802a5000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  5217308----T:  5226010 	 St: 80385000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5217399----T:  5222473 	 St: 802ad000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  5222473----T:  5226285 	 St: 80315000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5226010----T:  5234712 	 St: 80515000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5226285----T:  5232697 	 St: 8031a000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  5232697----T:  5241399 	 St: 80425000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  5234712----T:  5243414 	 St: 80465000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5241399----T:  5250101 	 St: 80385000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  5243415----T:  5252117 	 St: 80525000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5250101----T:  5256062 	 St: 80415000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  5256062----T:  5260281 	 St: 8041f000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  5261060----T:  5268840 	 St: 80465000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5261060----T:  5269762 	 St: 802d5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5268840----T:  5271640 	 St: 80473000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5269908----T:  5278610 	 St: 802c5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5278611----T:  5293837 	 St: 80515000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:  5278611----T:  5287313 	 St: 80265000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5293837----T:  5296637 	 St: 80533000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5294109----T:  5302811 	 St: 80275000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5296637----T:  5305339 	 St: 80265000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  5302812----T:  5311514 	 St: 80285000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5305339----T:  5313579 	 St: 802d5000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5313579----T:  5316184 	 St: 802e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5538335----T:  5574586 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(24.477381)
F:  5539008----T:  5547710 	 St: 80295000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5547710----T:  5563873 	 St: 80275000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  5547710----T:  5556412 	 St: 803d5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5556413----T:  5565115 	 St: 803e5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5563873----T:  5566673 	 St: 802c5000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5566673----T:  5574453 	 St: 802c7000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5574586----T:  5577121 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  5577122----T:  5579657 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  5801808----T:  5803811 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(1.352465)
F:  6025961----T:  6027018 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(0.713707)
F:  6027018----T:  6029553 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  6029554----T:  6032159 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6029554----T:  6037794 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  6040399----T:  6043004 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6040399----T:  6048639 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  6051244----T:  6053849 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6051244----T:  6066939 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  6069544----T:  6072149 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6069544----T:  6089459 	 St: 0 Sz: 163840 	 Sm: 0 	 T: device_sync(13.446996)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 1535834(cycle), 1037.025024(us)
Tot_kernel_exec_time_and_fault_time: 6001049(cycle), 4052.024902(us)
Tot_memcpy_h2d_time: 1434833(cycle), 968.827148(us)
Tot_memcpy_d2h_time: 25350(cycle), 17.116814(us)
Tot_memcpy_time: 1460183(cycle), 985.943970(us)
Tot_devicesync_time: 62510(cycle), 42.207966(us)
Tot_writeback_time: 1048101(cycle), 707.698181(us)
Tot_rdma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 1135961(cycle), 767.022949(us)
GPGPU-Sim: *** exit detected ***
