var searchData=
[
  ['r0',['r0',['../../../cm3/html/structscb__exception__stack__frame.html#ae7ebc5fa67cc65d5039f8f978e3a2062',1,'scb_exception_stack_frame']]],
  ['r1',['r1',['../../../cm3/html/structscb__exception__stack__frame.html#a9fea68a34dc0a9d385390205092162e9',1,'scb_exception_stack_frame']]],
  ['r12',['r12',['../../../cm3/html/structscb__exception__stack__frame.html#a0e6126588086c406b720b3961bda7311',1,'scb_exception_stack_frame']]],
  ['r2',['r2',['../../../cm3/html/structscb__exception__stack__frame.html#ac38c8c267ebaa36b9e8114e0c8da6b33',1,'scb_exception_stack_frame']]],
  ['r3',['r3',['../../../cm3/html/structscb__exception__stack__frame.html#a974713f74276b9c27efaf8dd8e066784',1,'scb_exception_stack_frame']]],
  ['range1',['RANGE1',['../pwr_8h.html#a03ccf3726008e813551f58725e0bcb40a15e188ed9b712b2d0de04db6b782c4eb',1,'pwr.h']]],
  ['range2',['RANGE2',['../pwr_8h.html#a03ccf3726008e813551f58725e0bcb40a69f2f7f39de6f1dcea47320100b82926',1,'pwr.h']]],
  ['range3',['RANGE3',['../pwr_8h.html#a03ccf3726008e813551f58725e0bcb40a07a05dfcddb0d6988ed06828b40a2af2',1,'pwr.h']]],
  ['rcc_2ec',['rcc.c',['../rcc_8c.html',1,'']]],
  ['rcc_2eh',['rcc.h',['../rcc_8h.html',1,'']]],
  ['rcc_5fahbenr',['RCC_AHBENR',['../group__STM32L1xx__rcc__defines.html#gac80336b2b7c3c43e36370c84ab122b1f',1,'rcc.h']]],
  ['rcc_5fahbenr_5fcrcen',['RCC_AHBENR_CRCEN',['../group__rcc__ahbenr__en.html#gade3ee302bf659a2bfbf75e1a00630242',1,'rcc.h']]],
  ['rcc_5fahbenr_5fdma1en',['RCC_AHBENR_DMA1EN',['../group__rcc__ahbenr__en.html#gac8c3053f1ce37c9f643f0e31471927ea',1,'rcc.h']]],
  ['rcc_5fahbenr_20enable_20values',['RCC_AHBENR enable values',['../group__rcc__ahbenr__en.html',1,'']]],
  ['rcc_5fahbenr_5fflitfen',['RCC_AHBENR_FLITFEN',['../group__rcc__ahbenr__en.html#ga67a12de126652d191a1bc2c114c3395a',1,'rcc.h']]],
  ['rcc_5fahbenr_5fgpioaen',['RCC_AHBENR_GPIOAEN',['../group__rcc__ahbenr__en.html#ga8909660b884f126ab1476daac7999619',1,'rcc.h']]],
  ['rcc_5fahbenr_5fgpioben',['RCC_AHBENR_GPIOBEN',['../group__rcc__ahbenr__en.html#gab7995351a5b0545e8cd86a228d97dcec',1,'rcc.h']]],
  ['rcc_5fahbenr_5fgpiocen',['RCC_AHBENR_GPIOCEN',['../group__rcc__ahbenr__en.html#ga7e5c4504b7adbb13372e7536123a756b',1,'rcc.h']]],
  ['rcc_5fahbenr_5fgpioden',['RCC_AHBENR_GPIODEN',['../group__rcc__ahbenr__en.html#ga07b7f4fd011c26e100682157c4a59890',1,'rcc.h']]],
  ['rcc_5fahbenr_5fgpioeen',['RCC_AHBENR_GPIOEEN',['../group__rcc__ahbenr__en.html#gaaadb75d66f86d0da923ef690fd3f35c7',1,'rcc.h']]],
  ['rcc_5fahbenr_5fgpiohen',['RCC_AHBENR_GPIOHEN',['../group__rcc__ahbenr__en.html#ga65735e58928263f9171aa04ce1784843',1,'rcc.h']]],
  ['rcc_5fahblpenr',['RCC_AHBLPENR',['../group__STM32L1xx__rcc__defines.html#ga18dba38c801832f4ec54a44baa3bc70f',1,'rcc.h']]],
  ['rcc_5fahblpenr_5fcrclpen',['RCC_AHBLPENR_CRCLPEN',['../group__STM32L1xx__rcc__defines.html#ga24b72821d1df0037ffad16d4e7aefc48',1,'rcc.h']]],
  ['rcc_5fahblpenr_5fdma1lpen',['RCC_AHBLPENR_DMA1LPEN',['../group__STM32L1xx__rcc__defines.html#ga8053aa13396d01a92ab6668dc18024b1',1,'rcc.h']]],
  ['rcc_5fahblpenr_5fflitflpen',['RCC_AHBLPENR_FLITFLPEN',['../group__STM32L1xx__rcc__defines.html#ga216c6dc7dadf00b88d1b0585b68e23f0',1,'rcc.h']]],
  ['rcc_5fahblpenr_5fgpioalpen',['RCC_AHBLPENR_GPIOALPEN',['../group__STM32L1xx__rcc__defines.html#ga8fdb2dae547fe9b89381c894ae21e08a',1,'rcc.h']]],
  ['rcc_5fahblpenr_5fgpioblpen',['RCC_AHBLPENR_GPIOBLPEN',['../group__STM32L1xx__rcc__defines.html#ga1943c1a7faf87f869a4a381bb17fb0ea',1,'rcc.h']]],
  ['rcc_5fahblpenr_5fgpioclpen',['RCC_AHBLPENR_GPIOCLPEN',['../group__STM32L1xx__rcc__defines.html#ga31961dd470a5be30373cd496ae6da055',1,'rcc.h']]],
  ['rcc_5fahblpenr_5fgpiodlpen',['RCC_AHBLPENR_GPIODLPEN',['../group__STM32L1xx__rcc__defines.html#ga25cad84f367cbe2ecdbea5a5b3f0d605',1,'rcc.h']]],
  ['rcc_5fahblpenr_5fgpioelpen',['RCC_AHBLPENR_GPIOELPEN',['../group__STM32L1xx__rcc__defines.html#ga8ac3d2e5547dc444ed2f7c9341a2f169',1,'rcc.h']]],
  ['rcc_5fahblpenr_5fgpiohlpen',['RCC_AHBLPENR_GPIOHLPEN',['../group__STM32L1xx__rcc__defines.html#ga13b804e2e8ae7920a8db3a1828ff3b42',1,'rcc.h']]],
  ['rcc_5fahblpenr_5fsramlpen',['RCC_AHBLPENR_SRAMLPEN',['../group__STM32L1xx__rcc__defines.html#gaed1d1c5701ec18542e7a22c429a1cee8',1,'rcc.h']]],
  ['rcc_5fahbrstr',['RCC_AHBRSTR',['../group__STM32L1xx__rcc__defines.html#gad97b07e757b67cb8711ca5d20ea8ad3e',1,'rcc.h']]],
  ['rcc_5fahbrstr_5fcrcrst',['RCC_AHBRSTR_CRCRST',['../group__STM32L1xx__rcc__defines.html#ga6e955ed3881dfd4a3a97b1bb13da0dde',1,'rcc.h']]],
  ['rcc_5fahbrstr_5fdma1rst',['RCC_AHBRSTR_DMA1RST',['../group__STM32L1xx__rcc__defines.html#ga97c9487ca04b0a1a992d0f2e00df739c',1,'rcc.h']]],
  ['rcc_5fahbrstr_5fflitfrst',['RCC_AHBRSTR_FLITFRST',['../group__STM32L1xx__rcc__defines.html#ga14792d6944967d58822d13c720f83ee8',1,'rcc.h']]],
  ['rcc_5fahbrstr_5fgpioarst',['RCC_AHBRSTR_GPIOARST',['../group__STM32L1xx__rcc__defines.html#ga327f966b6e8dc82dc0ac950539ce0407',1,'rcc.h']]],
  ['rcc_5fahbrstr_5fgpiobrst',['RCC_AHBRSTR_GPIOBRST',['../group__STM32L1xx__rcc__defines.html#gab07dc17b79c908bdbf9cf196947d0035',1,'rcc.h']]],
  ['rcc_5fahbrstr_5fgpiocrst',['RCC_AHBRSTR_GPIOCRST',['../group__STM32L1xx__rcc__defines.html#ga5b837c7b81c1a4b8f986c23b7c5b5afa',1,'rcc.h']]],
  ['rcc_5fahbrstr_5fgpiodrst',['RCC_AHBRSTR_GPIODRST',['../group__STM32L1xx__rcc__defines.html#ga9054c3b77b70344f0edb27e3397fee77',1,'rcc.h']]],
  ['rcc_5fahbrstr_5fgpioerst',['RCC_AHBRSTR_GPIOERST',['../group__STM32L1xx__rcc__defines.html#gaf573d4f175347ee5083f8b790695f611',1,'rcc.h']]],
  ['rcc_5fahbrstr_5fgpiohrst',['RCC_AHBRSTR_GPIOHRST',['../group__STM32L1xx__rcc__defines.html#ga4641a35381254234afb284547689e43c',1,'rcc.h']]],
  ['rcc_5fapb1enr',['RCC_APB1ENR',['../group__STM32L1xx__rcc__defines.html#gad4baa1f26b04719fe3d4e2f02d7dde40',1,'rcc.h']]],
  ['rcc_5fapb1enr_5fcompen',['RCC_APB1ENR_COMPEN',['../group__rcc__apb1enr__en.html#ga25307398c31b0f372cad700d4c0d26ed',1,'rcc.h']]],
  ['rcc_5fapb1enr_5fdacen',['RCC_APB1ENR_DACEN',['../group__rcc__apb1enr__en.html#ga087968e2786321fb8645c46b22eea132',1,'rcc.h']]],
  ['rcc_5fapb1enr_20enable_20values',['RCC_APB1ENR enable values',['../group__rcc__apb1enr__en.html',1,'']]],
  ['rcc_5fapb1enr_5fi2c1en',['RCC_APB1ENR_I2C1EN',['../group__rcc__apb1enr__en.html#ga5ca3afe0c517702b2d1366b692c8db0e',1,'rcc.h']]],
  ['rcc_5fapb1enr_5fi2c2en',['RCC_APB1ENR_I2C2EN',['../group__rcc__apb1enr__en.html#gafd7d1c3c7dbe20aea87a694ae15840f6',1,'rcc.h']]],
  ['rcc_5fapb1enr_5flcden',['RCC_APB1ENR_LCDEN',['../group__rcc__apb1enr__en.html#ga67644bbc78bc6be7ec4e024020477e12',1,'rcc.h']]],
  ['rcc_5fapb1enr_5fpwren',['RCC_APB1ENR_PWREN',['../group__rcc__apb1enr__en.html#ga5c19997ccd28464b80a7c3325da0ca60',1,'rcc.h']]],
  ['rcc_5fapb1enr_5fspi2en',['RCC_APB1ENR_SPI2EN',['../group__rcc__apb1enr__en.html#gafdce64692c44bf95efbf2fed054e59be',1,'rcc.h']]],
  ['rcc_5fapb1enr_5ftim2en',['RCC_APB1ENR_TIM2EN',['../group__rcc__apb1enr__en.html#gacd3966a4d6ae47f06b3c095eaf26a610',1,'rcc.h']]],
  ['rcc_5fapb1enr_5ftim3en',['RCC_APB1ENR_TIM3EN',['../group__rcc__apb1enr__en.html#ga75bfa33eb00ee30c6e22f7ceea464ac7',1,'rcc.h']]],
  ['rcc_5fapb1enr_5ftim4en',['RCC_APB1ENR_TIM4EN',['../group__rcc__apb1enr__en.html#gad4fbbf6b1beeec92c7d80e9e05bd1461',1,'rcc.h']]],
  ['rcc_5fapb1enr_5ftim6en',['RCC_APB1ENR_TIM6EN',['../group__rcc__apb1enr__en.html#gafb0279b1f0ff35c2df728d9653cabc0c',1,'rcc.h']]],
  ['rcc_5fapb1enr_5ftim7en',['RCC_APB1ENR_TIM7EN',['../group__rcc__apb1enr__en.html#gab595fbaf4167297d8fe2825e41f41990',1,'rcc.h']]],
  ['rcc_5fapb1enr_5fusart2en',['RCC_APB1ENR_USART2EN',['../group__rcc__apb1enr__en.html#gab840af4f735ec36419d61c7db3cfa00d',1,'rcc.h']]],
  ['rcc_5fapb1enr_5fusart3en',['RCC_APB1ENR_USART3EN',['../group__rcc__apb1enr__en.html#ga8033e0312aea02ae7eb2d57da13e8298',1,'rcc.h']]],
  ['rcc_5fapb1enr_5fusben',['RCC_APB1ENR_USBEN',['../group__rcc__apb1enr__en.html#ga563ec3f13e60adc91bc8741c5cc8184f',1,'rcc.h']]],
  ['rcc_5fapb1enr_5fwwdgen',['RCC_APB1ENR_WWDGEN',['../group__rcc__apb1enr__en.html#gaf712b922ee776a972d2efa3da0ea4733',1,'rcc.h']]],
  ['rcc_5fapb1lpenr',['RCC_APB1LPENR',['../group__STM32L1xx__rcc__defines.html#ga3cdab24cef8523735eb7f941909a017f',1,'rcc.h']]],
  ['rcc_5fapb1lpenr_5fcomplpen',['RCC_APB1LPENR_COMPLPEN',['../group__STM32L1xx__rcc__defines.html#gae6751f8c4511c642d6086b356f325a63',1,'rcc.h']]],
  ['rcc_5fapb1lpenr_5fdaclpen',['RCC_APB1LPENR_DACLPEN',['../group__STM32L1xx__rcc__defines.html#gaf36a11e89644548702385d548f3f9ec4',1,'rcc.h']]],
  ['rcc_5fapb1lpenr_5fi2c1lpen',['RCC_APB1LPENR_I2C1LPEN',['../group__STM32L1xx__rcc__defines.html#ga33286469d0a9b9fedbc2b60aa6cd7da7',1,'rcc.h']]],
  ['rcc_5fapb1lpenr_5fi2c2lpen',['RCC_APB1LPENR_I2C2LPEN',['../group__STM32L1xx__rcc__defines.html#gaf6a53d37df11a56412ae06f73626f637',1,'rcc.h']]],
  ['rcc_5fapb1lpenr_5flcdlpen',['RCC_APB1LPENR_LCDLPEN',['../group__STM32L1xx__rcc__defines.html#gaf15ead8015b411490cdf8fb7a2355716',1,'rcc.h']]],
  ['rcc_5fapb1lpenr_5fpwrlpen',['RCC_APB1LPENR_PWRLPEN',['../group__STM32L1xx__rcc__defines.html#ga274fa282ad1ff40b747644bf9360feb4',1,'rcc.h']]],
  ['rcc_5fapb1lpenr_5fspi2lpen',['RCC_APB1LPENR_SPI2LPEN',['../group__STM32L1xx__rcc__defines.html#ga41dcbf845448cbb1b75c0ad7e83b77cb',1,'rcc.h']]],
  ['rcc_5fapb1lpenr_5ftim2lpen',['RCC_APB1LPENR_TIM2LPEN',['../group__STM32L1xx__rcc__defines.html#ga1f561f8bfc556b52335ec2a32ba81c44',1,'rcc.h']]],
  ['rcc_5fapb1lpenr_5ftim3lpen',['RCC_APB1LPENR_TIM3LPEN',['../group__STM32L1xx__rcc__defines.html#ga9391d99885a0a6fbaf3447117ac0f7aa',1,'rcc.h']]],
  ['rcc_5fapb1lpenr_5ftim4lpen',['RCC_APB1LPENR_TIM4LPEN',['../group__STM32L1xx__rcc__defines.html#ga6f04aff278b72fbf6acbe0ad947b06ae',1,'rcc.h']]],
  ['rcc_5fapb1lpenr_5ftim6lpen',['RCC_APB1LPENR_TIM6LPEN',['../group__STM32L1xx__rcc__defines.html#ga439a5998fd60c3375411c7db2129ac89',1,'rcc.h']]],
  ['rcc_5fapb1lpenr_5ftim7lpen',['RCC_APB1LPENR_TIM7LPEN',['../group__STM32L1xx__rcc__defines.html#gab7867dc2695855fa9084a13d06a4299f',1,'rcc.h']]],
  ['rcc_5fapb1lpenr_5fusart2lpen',['RCC_APB1LPENR_USART2LPEN',['../group__STM32L1xx__rcc__defines.html#ga6055c39af369463e14d6ff2017043671',1,'rcc.h']]],
  ['rcc_5fapb1lpenr_5fusart3lpen',['RCC_APB1LPENR_USART3LPEN',['../group__STM32L1xx__rcc__defines.html#gae11baa29f4e6d122dabdd54c6b4be052',1,'rcc.h']]],
  ['rcc_5fapb1lpenr_5fusblpen',['RCC_APB1LPENR_USBLPEN',['../group__STM32L1xx__rcc__defines.html#ga9c068ba6f9554c5b98ddc7c87b658e1e',1,'rcc.h']]],
  ['rcc_5fapb1lpenr_5fwwdglpen',['RCC_APB1LPENR_WWDGLPEN',['../group__STM32L1xx__rcc__defines.html#ga13f3db4ac67bf32c994364cc43f4fe8b',1,'rcc.h']]],
  ['rcc_5fapb1rstr',['RCC_APB1RSTR',['../group__STM32L1xx__rcc__defines.html#ga758db6d69dc2816cd403e5361ab124f2',1,'rcc.h']]],
  ['rcc_5fapb1rstr_5fcomprst',['RCC_APB1RSTR_COMPRST',['../group__STM32L1xx__rcc__defines.html#ga8895a90782d329bed4152b0bcf8266f7',1,'rcc.h']]],
  ['rcc_5fapb1rstr_5fdacrst',['RCC_APB1RSTR_DACRST',['../group__STM32L1xx__rcc__defines.html#ga7fb9c125237cfe5b6436ca795e7f3564',1,'rcc.h']]],
  ['rcc_5fapb1rstr_5fi2c1rst',['RCC_APB1RSTR_I2C1RST',['../group__STM32L1xx__rcc__defines.html#gadcd25346a7d7b0009090adfbca899b93',1,'rcc.h']]],
  ['rcc_5fapb1rstr_5fi2c2rst',['RCC_APB1RSTR_I2C2RST',['../group__STM32L1xx__rcc__defines.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3',1,'rcc.h']]],
  ['rcc_5fapb1rstr_5flcdrst',['RCC_APB1RSTR_LCDRST',['../group__STM32L1xx__rcc__defines.html#gac5fc9c8195476406d32332999cc89ede',1,'rcc.h']]],
  ['rcc_5fapb1rstr_5fpwrrst',['RCC_APB1RSTR_PWRRST',['../group__STM32L1xx__rcc__defines.html#ga274d8cb48f0e89831efabea66d64af2a',1,'rcc.h']]],
  ['rcc_5fapb1rstr_5fspi2rst',['RCC_APB1RSTR_SPI2RST',['../group__STM32L1xx__rcc__defines.html#ga0a6289a35547cf0d5300706f9baa18ea',1,'rcc.h']]],
  ['rcc_5fapb1rstr_5ftim2rst',['RCC_APB1RSTR_TIM2RST',['../group__STM32L1xx__rcc__defines.html#ga51ca4659706d0e00333d4abff049dc0d',1,'rcc.h']]],
  ['rcc_5fapb1rstr_5ftim3rst',['RCC_APB1RSTR_TIM3RST',['../group__STM32L1xx__rcc__defines.html#ga8680c562fd372b494a160594525d7ce9',1,'rcc.h']]],
  ['rcc_5fapb1rstr_5ftim4rst',['RCC_APB1RSTR_TIM4RST',['../group__STM32L1xx__rcc__defines.html#ga6a720364de988965b6d2f91ed6519570',1,'rcc.h']]],
  ['rcc_5fapb1rstr_5ftim5rst',['RCC_APB1RSTR_TIM5RST',['../group__STM32L1xx__rcc__defines.html#ga1d1233dd5266ba55d9951e3b1a334552',1,'rcc.h']]],
  ['rcc_5fapb1rstr_5ftim6rst',['RCC_APB1RSTR_TIM6RST',['../group__STM32L1xx__rcc__defines.html#ga8d64bd82cf47a209afebc7d663e28383',1,'rcc.h']]],
  ['rcc_5fapb1rstr_5ftim7rst',['RCC_APB1RSTR_TIM7RST',['../group__STM32L1xx__rcc__defines.html#ga40b1d355ee76ad9a044ad37f1629e760',1,'rcc.h']]],
  ['rcc_5fapb1rstr_5fusart2rst',['RCC_APB1RSTR_USART2RST',['../group__STM32L1xx__rcc__defines.html#ga195c39f08384ca1fa13b53a31d65d0a5',1,'rcc.h']]],
  ['rcc_5fapb1rstr_5fusart3rst',['RCC_APB1RSTR_USART3RST',['../group__STM32L1xx__rcc__defines.html#ga766478ebdcbb647eb3f32962543bd194',1,'rcc.h']]],
  ['rcc_5fapb1rstr_5fusbrst',['RCC_APB1RSTR_USBRST',['../group__STM32L1xx__rcc__defines.html#ga51baa4f973f66eb9781d690fa061f97f',1,'rcc.h']]],
  ['rcc_5fapb1rstr_5fwwdgrst',['RCC_APB1RSTR_WWDGRST',['../group__STM32L1xx__rcc__defines.html#ga0d2591ac0655a8798f4c16cef97e6f94',1,'rcc.h']]],
  ['rcc_5fapb2enr',['RCC_APB2ENR',['../group__STM32L1xx__rcc__defines.html#ga6d4cd87f49d551c356fed82cbbddc5a4',1,'rcc.h']]],
  ['rcc_5fapb2enr_5fadc1en',['RCC_APB2ENR_ADC1EN',['../group__rcc__apb2enr__en.html#ga57b9f50cb96a2e4ceba37728b4a32a42',1,'rcc.h']]],
  ['rcc_5fapb2enr_20enable_20values',['RCC_APB2ENR enable values',['../group__rcc__apb2enr__en.html',1,'']]],
  ['rcc_5fapb2enr_5fspi1en',['RCC_APB2ENR_SPI1EN',['../group__rcc__apb2enr__en.html#gae08a3510371b9234eb96369c91d3552f',1,'rcc.h']]],
  ['rcc_5fapb2enr_5fsyscfgen',['RCC_APB2ENR_SYSCFGEN',['../group__rcc__apb2enr__en.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da',1,'rcc.h']]],
  ['rcc_5fapb2enr_5ftim10en',['RCC_APB2ENR_TIM10EN',['../group__rcc__apb2enr__en.html#gaa98e28e157787e24b93af95273ab3055',1,'rcc.h']]],
  ['rcc_5fapb2enr_5ftim11en',['RCC_APB2ENR_TIM11EN',['../group__rcc__apb2enr__en.html#gab1d2aeebc8ccf4e2ee18f4d924a35188',1,'rcc.h']]],
  ['rcc_5fapb2enr_5ftim9en',['RCC_APB2ENR_TIM9EN',['../group__rcc__apb2enr__en.html#ga987ebd8255dc8f9c09127e1d608d1065',1,'rcc.h']]],
  ['rcc_5fapb2enr_5fusart1en',['RCC_APB2ENR_USART1EN',['../group__rcc__apb2enr__en.html#ga4666bb90842e8134b32e6a34a0f165f3',1,'rcc.h']]],
  ['rcc_5fapb2lpenr',['RCC_APB2LPENR',['../group__STM32L1xx__rcc__defines.html#gabb0c59ce7225797ae00ffbc428b7e402',1,'rcc.h']]],
  ['rcc_5fapb2lpenr_5fadc1lpen',['RCC_APB2LPENR_ADC1LPEN',['../group__STM32L1xx__rcc__defines.html#ga126a8791f77cecc599e32d2c882a4dab',1,'rcc.h']]],
  ['rcc_5fapb2lpenr_5fspi1lpen',['RCC_APB2LPENR_SPI1LPEN',['../group__STM32L1xx__rcc__defines.html#ga2c6729058e54f4b8f8ae01d5b3586aaa',1,'rcc.h']]],
  ['rcc_5fapb2lpenr_5fsyscfglpen',['RCC_APB2LPENR_SYSCFGLPEN',['../group__STM32L1xx__rcc__defines.html#gaaa82cfc33f0cf71220398bbe1c4b412e',1,'rcc.h']]],
  ['rcc_5fapb2lpenr_5ftim10lpen',['RCC_APB2LPENR_TIM10LPEN',['../group__STM32L1xx__rcc__defines.html#gae7999e2ebeb1300d0cf6a59ad92c41b6',1,'rcc.h']]],
  ['rcc_5fapb2lpenr_5ftim11lpen',['RCC_APB2LPENR_TIM11LPEN',['../group__STM32L1xx__rcc__defines.html#gad43fcaa4f4d6fb2b590a6ffee31f8c94',1,'rcc.h']]],
  ['rcc_5fapb2lpenr_5ftim9lpen',['RCC_APB2LPENR_TIM9LPEN',['../group__STM32L1xx__rcc__defines.html#ga91b882f3dc2b939a53ed3f4caa537de1',1,'rcc.h']]],
  ['rcc_5fapb2lpenr_5fusart1lpen',['RCC_APB2LPENR_USART1LPEN',['../group__STM32L1xx__rcc__defines.html#gab8b429bc8d52abd1ba3818a82542bb98',1,'rcc.h']]],
  ['rcc_5fapb2rstr',['RCC_APB2RSTR',['../group__STM32L1xx__rcc__defines.html#gaec8fff978fdbc3903c85e1bb5b4fa698',1,'rcc.h']]],
  ['rcc_5fapb2rstr_5fadc1rst',['RCC_APB2RSTR_ADC1RST',['../group__STM32L1xx__rcc__defines.html#ga7b818d0d9747621c936ad16c93a4956a',1,'rcc.h']]],
  ['rcc_5fapb2rstr_5fspi1rst',['RCC_APB2RSTR_SPI1RST',['../group__STM32L1xx__rcc__defines.html#ga345f05d3508a9fd5128208761feb29fb',1,'rcc.h']]],
  ['rcc_5fapb2rstr_5fsyscfgrst',['RCC_APB2RSTR_SYSCFGRST',['../group__STM32L1xx__rcc__defines.html#ga813d42b8d48ae6379c053a44870af49d',1,'rcc.h']]],
  ['rcc_5fapb2rstr_5ftim10rst',['RCC_APB2RSTR_TIM10RST',['../group__STM32L1xx__rcc__defines.html#gac76155acdc99c8c6502ba3beba818f42',1,'rcc.h']]],
  ['rcc_5fapb2rstr_5ftim11rst',['RCC_APB2RSTR_TIM11RST',['../group__STM32L1xx__rcc__defines.html#ga9651c8201d42ba03bb1bf89d9d39e60c',1,'rcc.h']]],
  ['rcc_5fapb2rstr_5ftim9rst',['RCC_APB2RSTR_TIM9RST',['../group__STM32L1xx__rcc__defines.html#gab3aa588d4814a289d939e111492724af',1,'rcc.h']]],
  ['rcc_5fapb2rstr_5fusart1rst',['RCC_APB2RSTR_USART1RST',['../group__STM32L1xx__rcc__defines.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41',1,'rcc.h']]],
  ['rcc_5fbackupdomain_5freset',['rcc_backupdomain_reset',['../group__STM32L1xx__rcc__defines.html#gaa02e63deae78644c393004fb900fe584',1,'rcc.h']]],
  ['rcc_5fbase',['RCC_BASE',['../memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d',1,'memorymap.h']]],
  ['rcc_5fcfgr',['RCC_CFGR',['../group__STM32L1xx__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998',1,'rcc.h']]],
  ['rcc_5fcfgr_5fhpre_5fsysclk_5fdiv128',['RCC_CFGR_HPRE_SYSCLK_DIV128',['../group__STM32L1xx__rcc__defines.html#gaf008cd8819deee072bd97bf975e7d14a',1,'rcc.h']]],
  ['rcc_5fcfgr_5fhpre_5fsysclk_5fdiv16',['RCC_CFGR_HPRE_SYSCLK_DIV16',['../group__STM32L1xx__rcc__defines.html#gab8246eb4443f6ad431f68e288c657c25',1,'rcc.h']]],
  ['rcc_5fcfgr_5fhpre_5fsysclk_5fdiv2',['RCC_CFGR_HPRE_SYSCLK_DIV2',['../group__STM32L1xx__rcc__defines.html#gad7a5dc47685ce3efb764848512e0c862',1,'rcc.h']]],
  ['rcc_5fcfgr_5fhpre_5fsysclk_5fdiv256',['RCC_CFGR_HPRE_SYSCLK_DIV256',['../group__STM32L1xx__rcc__defines.html#ga431e24972b5319db8aa2cac25bba73ed',1,'rcc.h']]],
  ['rcc_5fcfgr_5fhpre_5fsysclk_5fdiv4',['RCC_CFGR_HPRE_SYSCLK_DIV4',['../group__STM32L1xx__rcc__defines.html#ga184a0c682421a2321442448a3918b434',1,'rcc.h']]],
  ['rcc_5fcfgr_5fhpre_5fsysclk_5fdiv512',['RCC_CFGR_HPRE_SYSCLK_DIV512',['../group__STM32L1xx__rcc__defines.html#ga91a35a9a7294fbc6375cc53e35d544c2',1,'rcc.h']]],
  ['rcc_5fcfgr_5fhpre_5fsysclk_5fdiv64',['RCC_CFGR_HPRE_SYSCLK_DIV64',['../group__STM32L1xx__rcc__defines.html#ga47d0a7e326c0acf2e2f834aa22e0faf3',1,'rcc.h']]],
  ['rcc_5fcfgr_5fhpre_5fsysclk_5fdiv8',['RCC_CFGR_HPRE_SYSCLK_DIV8',['../group__STM32L1xx__rcc__defines.html#gaefb930af5334ee30be8179dbd7a816ea',1,'rcc.h']]],
  ['rcc_5fcfgr_5fhpre_5fsysclk_5fnodiv',['RCC_CFGR_HPRE_SYSCLK_NODIV',['../group__STM32L1xx__rcc__defines.html#ga40c164dc946f4cba1e3fc87b0c997016',1,'rcc.h']]],
  ['rcc_5fcfgr_5fmco_5fhseclk',['RCC_CFGR_MCO_HSECLK',['../group__STM32L1xx__rcc__defines.html#ga29638cf404bfccc933434221c6cd7362',1,'rcc.h']]],
  ['rcc_5fcfgr_5fmco_5fhsiclk',['RCC_CFGR_MCO_HSICLK',['../group__STM32L1xx__rcc__defines.html#ga8d3d47b43c4a3f97ba2365df114766c1',1,'rcc.h']]],
  ['rcc_5fcfgr_5fmco_5flseclk',['RCC_CFGR_MCO_LSECLK',['../group__STM32L1xx__rcc__defines.html#gad7b6a00f91a4e7d8797d48925ef00d2f',1,'rcc.h']]],
  ['rcc_5fcfgr_5fmco_5flsiclk',['RCC_CFGR_MCO_LSICLK',['../group__STM32L1xx__rcc__defines.html#gab312dec3652b73d15abfc02a95f93562',1,'rcc.h']]],
  ['rcc_5fcfgr_5fmco_5fmsiclk',['RCC_CFGR_MCO_MSICLK',['../group__STM32L1xx__rcc__defines.html#ga28617fce31a81d8e35020752aa1819af',1,'rcc.h']]],
  ['rcc_5fcfgr_5fmco_5fnoclk',['RCC_CFGR_MCO_NOCLK',['../group__STM32L1xx__rcc__defines.html#gae5cca64c29290cda14213761e3f69830',1,'rcc.h']]],
  ['rcc_5fcfgr_5fmco_5fpllclk',['RCC_CFGR_MCO_PLLCLK',['../group__STM32L1xx__rcc__defines.html#ga8305fbe5016b8256a8e3815e71b7e541',1,'rcc.h']]],
  ['rcc_5fcfgr_5fmco_5fsysclk',['RCC_CFGR_MCO_SYSCLK',['../group__STM32L1xx__rcc__defines.html#gaecf3b078108fdaf7e66d15ae71ec4181',1,'rcc.h']]],
  ['rcc_5fcfgr_5fmcopre_5fdiv1',['RCC_CFGR_MCOPRE_DIV1',['../group__STM32L1xx__rcc__defines.html#gac0bd335b38b0a72a0f42661829727fbd',1,'rcc.h']]],
  ['rcc_5fcfgr_5fmcopre_5fdiv16',['RCC_CFGR_MCOPRE_DIV16',['../group__STM32L1xx__rcc__defines.html#ga8aaa21720ceabda4cee4c9dcb8684ccf',1,'rcc.h']]],
  ['rcc_5fcfgr_5fmcopre_5fdiv2',['RCC_CFGR_MCOPRE_DIV2',['../group__STM32L1xx__rcc__defines.html#ga41db56060b3511b3091d081c7c1ef659',1,'rcc.h']]],
  ['rcc_5fcfgr_5fmcopre_5fdiv4',['RCC_CFGR_MCOPRE_DIV4',['../group__STM32L1xx__rcc__defines.html#gaae98d1559e9bebb8a7221f23e87772dd',1,'rcc.h']]],
  ['rcc_5fcfgr_5fmcopre_5fdiv8',['RCC_CFGR_MCOPRE_DIV8',['../group__STM32L1xx__rcc__defines.html#gaeb847ba58050383bb4f73e743fb05ee4',1,'rcc.h']]],
  ['rcc_5fcfgr_5fplldiv_5fdiv2',['RCC_CFGR_PLLDIV_DIV2',['../group__STM32L1xx__rcc__defines.html#gaa044c40b1df10901c6d540532c45ab5e',1,'rcc.h']]],
  ['rcc_5fcfgr_5fplldiv_5fdiv3',['RCC_CFGR_PLLDIV_DIV3',['../group__STM32L1xx__rcc__defines.html#gac4b0256cf8d5796b4739faab65a3c73a',1,'rcc.h']]],
  ['rcc_5fcfgr_5fplldiv_5fdiv4',['RCC_CFGR_PLLDIV_DIV4',['../group__STM32L1xx__rcc__defines.html#gacb13e528452c26a18757d5e27d1a33a3',1,'rcc.h']]],
  ['rcc_5fcfgr_5fplldiv_5fmask',['RCC_CFGR_PLLDIV_MASK',['../group__STM32L1xx__rcc__defines.html#ga4263cef4dfce5de0186399a59cf57ba9',1,'rcc.h']]],
  ['rcc_5fcfgr_5fplldiv_5fshift',['RCC_CFGR_PLLDIV_SHIFT',['../group__STM32L1xx__rcc__defines.html#ga8066343d8e26cdd92f744ec84934b83a',1,'rcc.h']]],
  ['rcc_5fcfgr_5fpllmul_5fmask',['RCC_CFGR_PLLMUL_MASK',['../group__STM32L1xx__rcc__defines.html#gac3089f0fb5050e27361db9c921e05d5f',1,'rcc.h']]],
  ['rcc_5fcfgr_5fpllmul_5fmul12',['RCC_CFGR_PLLMUL_MUL12',['../group__STM32L1xx__rcc__defines.html#ga9f9434c86c07dd6d6a066fcdccf4f556',1,'rcc.h']]],
  ['rcc_5fcfgr_5fpllmul_5fmul16',['RCC_CFGR_PLLMUL_MUL16',['../group__STM32L1xx__rcc__defines.html#ga545455fb6609d78cdddde399b0e3bc47',1,'rcc.h']]],
  ['rcc_5fcfgr_5fpllmul_5fmul24',['RCC_CFGR_PLLMUL_MUL24',['../group__STM32L1xx__rcc__defines.html#ga9ea40adb38ba96e01e37d4fd192915a3',1,'rcc.h']]],
  ['rcc_5fcfgr_5fpllmul_5fmul3',['RCC_CFGR_PLLMUL_MUL3',['../group__STM32L1xx__rcc__defines.html#ga0a96623b5a6e3b64aa41b18d711d0199',1,'rcc.h']]],
  ['rcc_5fcfgr_5fpllmul_5fmul32',['RCC_CFGR_PLLMUL_MUL32',['../group__STM32L1xx__rcc__defines.html#gae4ed878302ad6688b0b37c708814cd14',1,'rcc.h']]],
  ['rcc_5fcfgr_5fpllmul_5fmul4',['RCC_CFGR_PLLMUL_MUL4',['../group__STM32L1xx__rcc__defines.html#gaa5defd1d119a95669ae69647f2e11ddd',1,'rcc.h']]],
  ['rcc_5fcfgr_5fpllmul_5fmul48',['RCC_CFGR_PLLMUL_MUL48',['../group__STM32L1xx__rcc__defines.html#gaab8d480aab64ffb6cfced0724b7b0653',1,'rcc.h']]],
  ['rcc_5fcfgr_5fpllmul_5fmul6',['RCC_CFGR_PLLMUL_MUL6',['../group__STM32L1xx__rcc__defines.html#ga3c41c6618503a663edb6339575f4bfe8',1,'rcc.h']]],
  ['rcc_5fcfgr_5fpllmul_5fmul8',['RCC_CFGR_PLLMUL_MUL8',['../group__STM32L1xx__rcc__defines.html#ga642b2ba2db9e534a200056a62e373677',1,'rcc.h']]],
  ['rcc_5fcfgr_5fpllmul_5fshift',['RCC_CFGR_PLLMUL_SHIFT',['../group__STM32L1xx__rcc__defines.html#gab58447b7a74aec862cf32a6e1501bb73',1,'rcc.h']]],
  ['rcc_5fcfgr_5fpllsrc_5fhse_5fclk',['RCC_CFGR_PLLSRC_HSE_CLK',['../group__STM32L1xx__rcc__defines.html#ga20a48b08666d4fe8bbb20692ac6ee96b',1,'rcc.h']]],
  ['rcc_5fcfgr_5fpllsrc_5fhsi_5fclk',['RCC_CFGR_PLLSRC_HSI_CLK',['../group__STM32L1xx__rcc__defines.html#ga0151e9d11d62ceff859164f26203f6b7',1,'rcc.h']]],
  ['rcc_5fcfgr_5fppre1_5fhclk_5fdiv16',['RCC_CFGR_PPRE1_HCLK_DIV16',['../group__STM32L1xx__rcc__defines.html#ga1c08b15bfcdddd7cd1fcfe0088ff5632',1,'rcc.h']]],
  ['rcc_5fcfgr_5fppre1_5fhclk_5fdiv2',['RCC_CFGR_PPRE1_HCLK_DIV2',['../group__STM32L1xx__rcc__defines.html#ga0c4ecccb2a31f8816d04bbcc6d7b1bf9',1,'rcc.h']]],
  ['rcc_5fcfgr_5fppre1_5fhclk_5fdiv4',['RCC_CFGR_PPRE1_HCLK_DIV4',['../group__STM32L1xx__rcc__defines.html#gae7f3ac3b95111b2255b13ae26098e8a1',1,'rcc.h']]],
  ['rcc_5fcfgr_5fppre1_5fhclk_5fdiv8',['RCC_CFGR_PPRE1_HCLK_DIV8',['../group__STM32L1xx__rcc__defines.html#ga5e8eb17532dc779e98abcb5b4d877aa6',1,'rcc.h']]],
  ['rcc_5fcfgr_5fppre1_5fhclk_5fnodiv',['RCC_CFGR_PPRE1_HCLK_NODIV',['../group__STM32L1xx__rcc__defines.html#ga2f566d03233f7da450d0e3575694cfb1',1,'rcc.h']]],
  ['rcc_5fcfgr_5fppre2_5fhclk_5fdiv16',['RCC_CFGR_PPRE2_HCLK_DIV16',['../group__STM32L1xx__rcc__defines.html#ga129b052c1e232ce982b3793335d5aecd',1,'rcc.h']]],
  ['rcc_5fcfgr_5fppre2_5fhclk_5fdiv2',['RCC_CFGR_PPRE2_HCLK_DIV2',['../group__STM32L1xx__rcc__defines.html#ga29c729d03a8e109b3fcbab256cc91fbd',1,'rcc.h']]],
  ['rcc_5fcfgr_5fppre2_5fhclk_5fdiv4',['RCC_CFGR_PPRE2_HCLK_DIV4',['../group__STM32L1xx__rcc__defines.html#ga12a4ef2243261b35dff52d4d9ca2a168',1,'rcc.h']]],
  ['rcc_5fcfgr_5fppre2_5fhclk_5fdiv8',['RCC_CFGR_PPRE2_HCLK_DIV8',['../group__STM32L1xx__rcc__defines.html#gaa86bd8b7295aa4b086fdbf77584aeb1f',1,'rcc.h']]],
  ['rcc_5fcfgr_5fppre2_5fhclk_5fnodiv',['RCC_CFGR_PPRE2_HCLK_NODIV',['../group__STM32L1xx__rcc__defines.html#ga1a780d4b6db101967459b5af2477d43d',1,'rcc.h']]],
  ['rcc_5fcfgr_5fsw_5fsysclksel_5fhseclk',['RCC_CFGR_SW_SYSCLKSEL_HSECLK',['../group__STM32L1xx__rcc__defines.html#gad3d957694199b9ed8475d2470fa3ecff',1,'rcc.h']]],
  ['rcc_5fcfgr_5fsw_5fsysclksel_5fhsiclk',['RCC_CFGR_SW_SYSCLKSEL_HSICLK',['../group__STM32L1xx__rcc__defines.html#ga07284cd0c135bca6eb2c177f416e8d61',1,'rcc.h']]],
  ['rcc_5fcfgr_5fsw_5fsysclksel_5fmsiclk',['RCC_CFGR_SW_SYSCLKSEL_MSICLK',['../group__STM32L1xx__rcc__defines.html#ga6d265ba683e52e5b471b71b1669e82f3',1,'rcc.h']]],
  ['rcc_5fcfgr_5fsw_5fsysclksel_5fpllclk',['RCC_CFGR_SW_SYSCLKSEL_PLLCLK',['../group__STM32L1xx__rcc__defines.html#ga81ce757b20164fa21501b15fd91c9691',1,'rcc.h']]],
  ['rcc_5fcfgr_5fsws_5fsysclksel_5fhseclk',['RCC_CFGR_SWS_SYSCLKSEL_HSECLK',['../group__STM32L1xx__rcc__defines.html#ga3c892bf770b3b7c2b55bf1b6b9d9c35b',1,'rcc.h']]],
  ['rcc_5fcfgr_5fsws_5fsysclksel_5fhsiclk',['RCC_CFGR_SWS_SYSCLKSEL_HSICLK',['../group__STM32L1xx__rcc__defines.html#ga1b39857ee3bea562521b9dedee8de7a0',1,'rcc.h']]],
  ['rcc_5fcfgr_5fsws_5fsysclksel_5fmsiclk',['RCC_CFGR_SWS_SYSCLKSEL_MSICLK',['../group__STM32L1xx__rcc__defines.html#gabe5aa19975462aec49f2163e975311cf',1,'rcc.h']]],
  ['rcc_5fcfgr_5fsws_5fsysclksel_5fpllclk',['RCC_CFGR_SWS_SYSCLKSEL_PLLCLK',['../group__STM32L1xx__rcc__defines.html#gadcc8b3374113007079d1aafaaf896825',1,'rcc.h']]],
  ['rcc_5fcir',['RCC_CIR',['../group__STM32L1xx__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55',1,'rcc.h']]],
  ['rcc_5fcir_5fcssc',['RCC_CIR_CSSC',['../group__STM32L1xx__rcc__defines.html#ga46edb2b9568f002feba7b4312ed92c1f',1,'rcc.h']]],
  ['rcc_5fcir_5fcssf',['RCC_CIR_CSSF',['../group__STM32L1xx__rcc__defines.html#gad66b719e4061294de35af58cc27aba7f',1,'rcc.h']]],
  ['rcc_5fcir_5fhserdyc',['RCC_CIR_HSERDYC',['../group__STM32L1xx__rcc__defines.html#ga9464e8188d717902990b467a9396d238',1,'rcc.h']]],
  ['rcc_5fcir_5fhserdyf',['RCC_CIR_HSERDYF',['../group__STM32L1xx__rcc__defines.html#ga11ea196450aac9ac35e283a66afc3da6',1,'rcc.h']]],
  ['rcc_5fcir_5fhserdyie',['RCC_CIR_HSERDYIE',['../group__STM32L1xx__rcc__defines.html#ga5492f9b58600cf66616eb931b48b3c11',1,'rcc.h']]],
  ['rcc_5fcir_5fhsirdyc',['RCC_CIR_HSIRDYC',['../group__STM32L1xx__rcc__defines.html#gad1b58377908e5c31a684747d0a80ecb2',1,'rcc.h']]],
  ['rcc_5fcir_5fhsirdyf',['RCC_CIR_HSIRDYF',['../group__STM32L1xx__rcc__defines.html#gad38877547c4cbbb94659d5726f377163',1,'rcc.h']]],
  ['rcc_5fcir_5fhsirdyie',['RCC_CIR_HSIRDYIE',['../group__STM32L1xx__rcc__defines.html#gac714351a6f9dab4741354fb017638580',1,'rcc.h']]],
  ['rcc_5fcir_5flserdyc',['RCC_CIR_LSERDYC',['../group__STM32L1xx__rcc__defines.html#ga144b5147f3a8d0bfda04618e301986aa',1,'rcc.h']]],
  ['rcc_5fcir_5flserdyf',['RCC_CIR_LSERDYF',['../group__STM32L1xx__rcc__defines.html#gabfc100e7ae673dfcec7be79af0d91dfe',1,'rcc.h']]],
  ['rcc_5fcir_5flserdyie',['RCC_CIR_LSERDYIE',['../group__STM32L1xx__rcc__defines.html#ga6a0ad2672c9ba1b26012cbc6d423dff8',1,'rcc.h']]],
  ['rcc_5fcir_5flsirdyc',['RCC_CIR_LSIRDYC',['../group__STM32L1xx__rcc__defines.html#ga982989563f1a95c89bf7f4a25d99f704',1,'rcc.h']]],
  ['rcc_5fcir_5flsirdyf',['RCC_CIR_LSIRDYF',['../group__STM32L1xx__rcc__defines.html#gacb94ccfe6a212f020e732d1dd787a6fb',1,'rcc.h']]],
  ['rcc_5fcir_5flsirdyie',['RCC_CIR_LSIRDYIE',['../group__STM32L1xx__rcc__defines.html#ga872ba937149a7372138df06f8188ab56',1,'rcc.h']]],
  ['rcc_5fcir_5fmsirdyc',['RCC_CIR_MSIRDYC',['../group__STM32L1xx__rcc__defines.html#gafbd6bfe7da86191d3c531151727dcb58',1,'rcc.h']]],
  ['rcc_5fcir_5fmsirdyf',['RCC_CIR_MSIRDYF',['../group__STM32L1xx__rcc__defines.html#ga3730ae0a55c59ca7581ae1e8e8319663',1,'rcc.h']]],
  ['rcc_5fcir_5fmsirdyie',['RCC_CIR_MSIRDYIE',['../group__STM32L1xx__rcc__defines.html#gab8324959b84162dd8e6c3adb479986a3',1,'rcc.h']]],
  ['rcc_5fcir_5fpllrdyc',['RCC_CIR_PLLRDYC',['../group__STM32L1xx__rcc__defines.html#ga245af864b194f0c2b2389ea1ee49a396',1,'rcc.h']]],
  ['rcc_5fcir_5fpllrdyf',['RCC_CIR_PLLRDYF',['../group__STM32L1xx__rcc__defines.html#ga0f007895a17e668f22f7b8b24ca90aec',1,'rcc.h']]],
  ['rcc_5fcir_5fpllrdyie',['RCC_CIR_PLLRDYIE',['../group__STM32L1xx__rcc__defines.html#ga1b70927cab2ba9cf82d1620cf88b0f95',1,'rcc.h']]],
  ['rcc_5fclock_5fsetup_5fhsi',['rcc_clock_setup_hsi',['../group__STM32L1xx__rcc__defines.html#ga3d30e886f8749e059865bd3fc7a14ccd',1,'rcc_clock_setup_hsi(const clock_scale_t *clock):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#ga3d30e886f8749e059865bd3fc7a14ccd',1,'rcc_clock_setup_hsi(const clock_scale_t *clock):&#160;rcc.c']]],
  ['rcc_5fclock_5fsetup_5fmsi',['rcc_clock_setup_msi',['../group__STM32L1xx__rcc__defines.html#ga71d9ff219cb4e09c3cddbf383e8c47b3',1,'rcc_clock_setup_msi(const clock_scale_t *clock):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#ga71d9ff219cb4e09c3cddbf383e8c47b3',1,'rcc_clock_setup_msi(const clock_scale_t *clock):&#160;rcc.c']]],
  ['rcc_5fclock_5fsetup_5fpll',['rcc_clock_setup_pll',['../group__STM32L1xx__rcc__defines.html#ga76b12063e828a7af960d375dee952d31',1,'rcc_clock_setup_pll(const clock_scale_t *clock):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#ga76b12063e828a7af960d375dee952d31',1,'rcc_clock_setup_pll(const clock_scale_t *clock):&#160;rcc.c']]],
  ['rcc_5fcr',['RCC_CR',['../group__STM32L1xx__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052',1,'rcc.h']]],
  ['rcc_5fcr_5fcsson',['RCC_CR_CSSON',['../group__STM32L1xx__rcc__defines.html#gacc05308869ad055e1e6f2c32d738aecd',1,'rcc.h']]],
  ['rcc_5fcr_5fhsebyp',['RCC_CR_HSEBYP',['../group__STM32L1xx__rcc__defines.html#gaa3288090671af5a959aae4d7f7696d55',1,'rcc.h']]],
  ['rcc_5fcr_5fhseon',['RCC_CR_HSEON',['../group__STM32L1xx__rcc__defines.html#gadb8228c9020595b4cf9995137b8c9a7d',1,'rcc.h']]],
  ['rcc_5fcr_5fhserdy',['RCC_CR_HSERDY',['../group__STM32L1xx__rcc__defines.html#ga86a34e00182c83409d89ff566cb02cc4',1,'rcc.h']]],
  ['rcc_5fcr_5fhsion',['RCC_CR_HSION',['../group__STM32L1xx__rcc__defines.html#gaf4fcacf94a97f7d49a70e089b39cf474',1,'rcc.h']]],
  ['rcc_5fcr_5fhsirdy',['RCC_CR_HSIRDY',['../group__STM32L1xx__rcc__defines.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d',1,'rcc.h']]],
  ['rcc_5fcr_5fmsion',['RCC_CR_MSION',['../group__STM32L1xx__rcc__defines.html#gaee09fff7bffaaabc64d99627f2249795',1,'rcc.h']]],
  ['rcc_5fcr_5fmsirdy',['RCC_CR_MSIRDY',['../group__STM32L1xx__rcc__defines.html#gac38ef564d136d79b5e22b564db8d2b07',1,'rcc.h']]],
  ['rcc_5fcr_5fpllon',['RCC_CR_PLLON',['../group__STM32L1xx__rcc__defines.html#gad0e73d5b0a4883e074d40029b49ee47e',1,'rcc.h']]],
  ['rcc_5fcr_5fpllrdy',['RCC_CR_PLLRDY',['../group__STM32L1xx__rcc__defines.html#gafa12d7ac6a7f0f91d066aeb2c6071888',1,'rcc.h']]],
  ['rcc_5fcr_5frtcpre_5fdiv16',['RCC_CR_RTCPRE_DIV16',['../group__STM32L1xx__rcc__defines.html#ga8250f225fe7a611ec8d08ab835c3d5dc',1,'rcc.h']]],
  ['rcc_5fcr_5frtcpre_5fdiv2',['RCC_CR_RTCPRE_DIV2',['../group__STM32L1xx__rcc__defines.html#ga8da6c12c9084f2bde8654d50f97887e1',1,'rcc.h']]],
  ['rcc_5fcr_5frtcpre_5fdiv4',['RCC_CR_RTCPRE_DIV4',['../group__STM32L1xx__rcc__defines.html#gab3df2079bcc8455b53c8cb0db91c2fd9',1,'rcc.h']]],
  ['rcc_5fcr_5frtcpre_5fdiv8',['RCC_CR_RTCPRE_DIV8',['../group__STM32L1xx__rcc__defines.html#ga92e42a226d9228292aea08d36e7d7548',1,'rcc.h']]],
  ['rcc_5fcr_5frtcpre_5fmask',['RCC_CR_RTCPRE_MASK',['../group__STM32L1xx__rcc__defines.html#ga050535744df1dbda497a01bf35564b9c',1,'rcc.h']]],
  ['rcc_5fcr_5frtcpre_5fshift',['RCC_CR_RTCPRE_SHIFT',['../group__STM32L1xx__rcc__defines.html#ga9c947f30deec0e4a9a082621480c39f9',1,'rcc.h']]],
  ['rcc_5fcsr',['RCC_CSR',['../group__STM32L1xx__rcc__defines.html#ga6e483b8da7b5a5da25e9a745bb19f6ec',1,'rcc.h']]],
  ['rcc_5fcsr_5fiwdgrstf',['RCC_CSR_IWDGRSTF',['../group__STM32L1xx__rcc__defines.html#ga22a7079ba87dd7acd5ed7fe7b704e85f',1,'rcc.h']]],
  ['rcc_5fcsr_5flpwrrstf',['RCC_CSR_LPWRRSTF',['../group__STM32L1xx__rcc__defines.html#ga675455250b91f125d52f5d347c2c0fbf',1,'rcc.h']]],
  ['rcc_5fcsr_5flsebyp',['RCC_CSR_LSEBYP',['../group__STM32L1xx__rcc__defines.html#ga2f5198ce9785eab7b8a483b092ff067b',1,'rcc.h']]],
  ['rcc_5fcsr_5flsecssd',['RCC_CSR_LSECSSD',['../group__STM32L1xx__rcc__defines.html#gabb783f6cf3e637a310edf19c63eef951',1,'rcc.h']]],
  ['rcc_5fcsr_5flsecsson',['RCC_CSR_LSECSSON',['../group__STM32L1xx__rcc__defines.html#gaae04acc4f20a344f54ef5611a066f6f7',1,'rcc.h']]],
  ['rcc_5fcsr_5flseon',['RCC_CSR_LSEON',['../group__STM32L1xx__rcc__defines.html#gac5e71f3e06f010bbf7592571e541869a',1,'rcc.h']]],
  ['rcc_5fcsr_5flserdy',['RCC_CSR_LSERDY',['../group__STM32L1xx__rcc__defines.html#gaef6f70de38e3cd825b7126ef317b955c',1,'rcc.h']]],
  ['rcc_5fcsr_5flsion',['RCC_CSR_LSION',['../group__STM32L1xx__rcc__defines.html#ga803cbf97bda1ebaf9afee2a3c9f0851b',1,'rcc.h']]],
  ['rcc_5fcsr_5flsirdy',['RCC_CSR_LSIRDY',['../group__STM32L1xx__rcc__defines.html#gab569110e757aee573ebf9ad80812e8bb',1,'rcc.h']]],
  ['rcc_5fcsr_5foblrstf',['RCC_CSR_OBLRSTF',['../group__STM32L1xx__rcc__defines.html#ga14163f80ac0b005217eb318d0639afef',1,'rcc.h']]],
  ['rcc_5fcsr_5fpinrstf',['RCC_CSR_PINRSTF',['../group__STM32L1xx__rcc__defines.html#ga4e26d2902d11e638cd0b702332f53ab1',1,'rcc.h']]],
  ['rcc_5fcsr_5fporrstf',['RCC_CSR_PORRSTF',['../group__STM32L1xx__rcc__defines.html#ga837e2d7e2395ac45ebe2aea95ecde9bf',1,'rcc.h']]],
  ['rcc_5fcsr_5frmvf',['RCC_CSR_RMVF',['../group__STM32L1xx__rcc__defines.html#gafc26c5996b14005a70afbeaa29aae716',1,'rcc.h']]],
  ['rcc_5fcsr_5frtcen',['RCC_CSR_RTCEN',['../group__STM32L1xx__rcc__defines.html#gaf06cc284da6687ccce83abb3696613f9',1,'rcc.h']]],
  ['rcc_5fcsr_5frtcrst',['RCC_CSR_RTCRST',['../group__STM32L1xx__rcc__defines.html#ga98f3b508ec0e52edc9c9fd22e292a3a5',1,'rcc.h']]],
  ['rcc_5fcsr_5frtcsel_5fhsi',['RCC_CSR_RTCSEL_HSI',['../group__STM32L1xx__rcc__defines.html#ga9f8f18a006b8378abf367d2363cd1bc8',1,'rcc.h']]],
  ['rcc_5fcsr_5frtcsel_5flse',['RCC_CSR_RTCSEL_LSE',['../group__STM32L1xx__rcc__defines.html#gabaaeebc88a8a5ca1176e32f676a3cc2c',1,'rcc.h']]],
  ['rcc_5fcsr_5frtcsel_5flsi',['RCC_CSR_RTCSEL_LSI',['../group__STM32L1xx__rcc__defines.html#ga5a5da77ab05027820e8c16ad4d7c3f41',1,'rcc.h']]],
  ['rcc_5fcsr_5frtcsel_5fmask',['RCC_CSR_RTCSEL_MASK',['../group__STM32L1xx__rcc__defines.html#ga9746c12b22918bc574e0efdc9162d2fe',1,'rcc.h']]],
  ['rcc_5fcsr_5frtcsel_5fnone',['RCC_CSR_RTCSEL_NONE',['../group__STM32L1xx__rcc__defines.html#gaa66752de9f51592ed716fc64450a8ab6',1,'rcc.h']]],
  ['rcc_5fcsr_5frtcsel_5fshift',['RCC_CSR_RTCSEL_SHIFT',['../group__STM32L1xx__rcc__defines.html#ga3e488bec4db049f3fc2ced33993c6bba',1,'rcc.h']]],
  ['rcc_5fcsr_5fsftrstf',['RCC_CSR_SFTRSTF',['../group__STM32L1xx__rcc__defines.html#ga16e89534934436ee8958440882b71e6f',1,'rcc.h']]],
  ['rcc_5fcsr_5fwwdgrstf',['RCC_CSR_WWDGRSTF',['../group__STM32L1xx__rcc__defines.html#gacabd7bbde7e78c9c8f5fd46e34771826',1,'rcc.h']]],
  ['rcc_5fcss_5fdisable',['rcc_css_disable',['../group__STM32L1xx__rcc__defines.html#ga2297cce07d5113023bf8eff03fc62c66',1,'rcc_css_disable(void):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#ga2297cce07d5113023bf8eff03fc62c66',1,'rcc_css_disable(void):&#160;rcc.c']]],
  ['rcc_5fcss_5fenable',['rcc_css_enable',['../group__STM32L1xx__rcc__defines.html#gaddb943f9f25dc2df52890c90d468f373',1,'rcc_css_enable(void):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#gaddb943f9f25dc2df52890c90d468f373',1,'rcc_css_enable(void):&#160;rcc.c']]],
  ['rcc_5fcss_5fint_5fclear',['rcc_css_int_clear',['../group__STM32L1xx__rcc__defines.html#gab1b45443e00d0774628de632257ba9f4',1,'rcc_css_int_clear(void):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#gab1b45443e00d0774628de632257ba9f4',1,'rcc_css_int_clear(void):&#160;rcc.c']]],
  ['rcc_5fcss_5fint_5fflag',['rcc_css_int_flag',['../group__STM32L1xx__rcc__defines.html#ga0d3d34d807e0934127960914833a1b4d',1,'rcc_css_int_flag(void):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#ga0d3d34d807e0934127960914833a1b4d',1,'rcc_css_int_flag(void):&#160;rcc.c']]],
  ['rcc_5ficscr',['RCC_ICSCR',['../group__STM32L1xx__rcc__defines.html#ga36ef3978721517e6a8493213d531133c',1,'rcc.h']]],
  ['rcc_5ficscr_5fhsical_5fmask',['RCC_ICSCR_HSICAL_MASK',['../group__STM32L1xx__rcc__defines.html#gace9da445a31468e55ae5b3a32e33cc70',1,'rcc.h']]],
  ['rcc_5ficscr_5fhsical_5fshift',['RCC_ICSCR_HSICAL_SHIFT',['../group__STM32L1xx__rcc__defines.html#ga1824c6f3be6d2f36f85bf434fc0aad51',1,'rcc.h']]],
  ['rcc_5ficscr_5fhsitrim_5fmask',['RCC_ICSCR_HSITRIM_MASK',['../group__STM32L1xx__rcc__defines.html#ga5d4698edfd9f2d872960026ab6a069ae',1,'rcc.h']]],
  ['rcc_5ficscr_5fhsitrim_5fshift',['RCC_ICSCR_HSITRIM_SHIFT',['../group__STM32L1xx__rcc__defines.html#ga5fa8e19223098658f5dba605986285d3',1,'rcc.h']]],
  ['rcc_5ficscr_5fmsical_5fmask',['RCC_ICSCR_MSICAL_MASK',['../group__STM32L1xx__rcc__defines.html#gae33975b995d980f0415e6ef2586f1cfc',1,'rcc.h']]],
  ['rcc_5ficscr_5fmsical_5fshift',['RCC_ICSCR_MSICAL_SHIFT',['../group__STM32L1xx__rcc__defines.html#ga14195456c9ec73630ec7a477f3174b2d',1,'rcc.h']]],
  ['rcc_5ficscr_5fmsirange_5f131khz',['RCC_ICSCR_MSIRANGE_131KHZ',['../group__STM32L1xx__rcc__defines.html#gad008efa4fc0e55096df4314908ac9c83',1,'rcc.h']]],
  ['rcc_5ficscr_5fmsirange_5f1mhz',['RCC_ICSCR_MSIRANGE_1MHZ',['../group__STM32L1xx__rcc__defines.html#gab13682ce4e7daa20bab7353f5637335d',1,'rcc.h']]],
  ['rcc_5ficscr_5fmsirange_5f262khz',['RCC_ICSCR_MSIRANGE_262KHZ',['../group__STM32L1xx__rcc__defines.html#ga429f54feb0f589b6fb9fb007c87bdb5e',1,'rcc.h']]],
  ['rcc_5ficscr_5fmsirange_5f2mhz',['RCC_ICSCR_MSIRANGE_2MHZ',['../group__STM32L1xx__rcc__defines.html#gafacb92670281a5a6ad4e5474a1c4651e',1,'rcc.h']]],
  ['rcc_5ficscr_5fmsirange_5f4mhz',['RCC_ICSCR_MSIRANGE_4MHZ',['../group__STM32L1xx__rcc__defines.html#gadb730fb5edd2917b61925bf0f1ed15f7',1,'rcc.h']]],
  ['rcc_5ficscr_5fmsirange_5f524khz',['RCC_ICSCR_MSIRANGE_524KHZ',['../group__STM32L1xx__rcc__defines.html#ga9850162a18d268c626c6f45265495d5a',1,'rcc.h']]],
  ['rcc_5ficscr_5fmsirange_5f65khz',['RCC_ICSCR_MSIRANGE_65KHZ',['../group__STM32L1xx__rcc__defines.html#ga7bae4ea207c08fe227de17d7f9581275',1,'rcc.h']]],
  ['rcc_5ficscr_5fmsirange_5fmask',['RCC_ICSCR_MSIRANGE_MASK',['../group__STM32L1xx__rcc__defines.html#gaf38a823bb0372458b4419be8dc5cb9d3',1,'rcc.h']]],
  ['rcc_5ficscr_5fmsirange_5fshift',['RCC_ICSCR_MSIRANGE_SHIFT',['../group__STM32L1xx__rcc__defines.html#ga0b99b849f9aff5c74f5beaeab5bb206e',1,'rcc.h']]],
  ['rcc_5ficscr_5fmsitrim_5fmask',['RCC_ICSCR_MSITRIM_MASK',['../group__STM32L1xx__rcc__defines.html#ga4938eb41feca4bb20697a641bf702c04',1,'rcc.h']]],
  ['rcc_5ficscr_5fmsitrim_5fshift',['RCC_ICSCR_MSITRIM_SHIFT',['../group__STM32L1xx__rcc__defines.html#ga5d8282300cdf12c415ca4dc079fd7320',1,'rcc.h']]],
  ['rcc_5fosc_5fbypass_5fdisable',['rcc_osc_bypass_disable',['../group__STM32L1xx__rcc__defines.html#ga9152b74c16322ae76cec62ef93403916',1,'rcc_osc_bypass_disable(osc_t osc):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#ga9152b74c16322ae76cec62ef93403916',1,'rcc_osc_bypass_disable(osc_t osc):&#160;rcc.c']]],
  ['rcc_5fosc_5fbypass_5fenable',['rcc_osc_bypass_enable',['../group__STM32L1xx__rcc__defines.html#ga3e144ef62bd737fe6cab45eddec41da3',1,'rcc_osc_bypass_enable(osc_t osc):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#ga3e144ef62bd737fe6cab45eddec41da3',1,'rcc_osc_bypass_enable(osc_t osc):&#160;rcc.c']]],
  ['rcc_5fosc_5foff',['rcc_osc_off',['../group__STM32L1xx__rcc__defines.html#ga5f5d6161e92d2708ee1e2d0517c10c28',1,'rcc_osc_off(osc_t osc):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#ga5f5d6161e92d2708ee1e2d0517c10c28',1,'rcc_osc_off(osc_t osc):&#160;rcc.c']]],
  ['rcc_5fosc_5fon',['rcc_osc_on',['../group__STM32L1xx__rcc__defines.html#ga8dbd64d58e019803bf109609203d1afd',1,'rcc_osc_on(osc_t osc):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#ga8dbd64d58e019803bf109609203d1afd',1,'rcc_osc_on(osc_t osc):&#160;rcc.c']]],
  ['rcc_5fosc_5fready_5fint_5fclear',['rcc_osc_ready_int_clear',['../group__STM32L1xx__rcc__defines.html#ga451b64c9cf47aaa4977f1c4a5c9eb170',1,'rcc_osc_ready_int_clear(osc_t osc):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#ga451b64c9cf47aaa4977f1c4a5c9eb170',1,'rcc_osc_ready_int_clear(osc_t osc):&#160;rcc.c']]],
  ['rcc_5fosc_5fready_5fint_5fdisable',['rcc_osc_ready_int_disable',['../group__STM32L1xx__rcc__defines.html#gab6ebab9be1d0f9fe163a4d8dd88f6522',1,'rcc_osc_ready_int_disable(osc_t osc):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#gab6ebab9be1d0f9fe163a4d8dd88f6522',1,'rcc_osc_ready_int_disable(osc_t osc):&#160;rcc.c']]],
  ['rcc_5fosc_5fready_5fint_5fenable',['rcc_osc_ready_int_enable',['../group__STM32L1xx__rcc__defines.html#ga147836b03e1dd972e365ce0732818078',1,'rcc_osc_ready_int_enable(osc_t osc):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#ga147836b03e1dd972e365ce0732818078',1,'rcc_osc_ready_int_enable(osc_t osc):&#160;rcc.c']]],
  ['rcc_5fosc_5fready_5fint_5fflag',['rcc_osc_ready_int_flag',['../group__STM32L1xx__rcc__defines.html#gab01089842913b18e3df6e0e3ec89fd71',1,'rcc_osc_ready_int_flag(osc_t osc):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#gab01089842913b18e3df6e0e3ec89fd71',1,'rcc_osc_ready_int_flag(osc_t osc):&#160;rcc.c']]],
  ['rcc_5fperipheral_5fclear_5freset',['rcc_peripheral_clear_reset',['../group__STM32L1xx__rcc__defines.html#gabb1b312c6db8db25447460742dcdb566',1,'rcc_peripheral_clear_reset(volatile uint32_t *reg, uint32_t clear_reset):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#gabb1b312c6db8db25447460742dcdb566',1,'rcc_peripheral_clear_reset(volatile uint32_t *reg, uint32_t clear_reset):&#160;rcc.c']]],
  ['rcc_5fperipheral_5fdisable_5fclock',['rcc_peripheral_disable_clock',['../group__STM32L1xx__rcc__defines.html#gaf9fddc20e14204db6d4a4a54132d191b',1,'rcc_peripheral_disable_clock(volatile uint32_t *reg, uint32_t en):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#gaf9fddc20e14204db6d4a4a54132d191b',1,'rcc_peripheral_disable_clock(volatile uint32_t *reg, uint32_t en):&#160;rcc.c']]],
  ['rcc_5fperipheral_5fenable_5fclock',['rcc_peripheral_enable_clock',['../group__STM32L1xx__rcc__defines.html#gaaf3dd53c1ced02082fce0076976547a8',1,'rcc_peripheral_enable_clock(volatile uint32_t *reg, uint32_t en):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#gaaf3dd53c1ced02082fce0076976547a8',1,'rcc_peripheral_enable_clock(volatile uint32_t *reg, uint32_t en):&#160;rcc.c']]],
  ['rcc_5fperipheral_5freset',['rcc_peripheral_reset',['../group__STM32L1xx__rcc__defines.html#ga3779f1460275e6788f706c61d7f77205',1,'rcc_peripheral_reset(volatile uint32_t *reg, uint32_t reset):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#ga3779f1460275e6788f706c61d7f77205',1,'rcc_peripheral_reset(volatile uint32_t *reg, uint32_t reset):&#160;rcc.c']]],
  ['rcc_5fppre1_5ffrequency',['rcc_ppre1_frequency',['../group__STM32L1xx__rcc__defines.html#ga71455852cfe7420e0c33a63e0e09c4e5',1,'rcc_ppre1_frequency():&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#ga71455852cfe7420e0c33a63e0e09c4e5',1,'rcc_ppre1_frequency():&#160;rcc.c']]],
  ['rcc_5fppre2_5ffrequency',['rcc_ppre2_frequency',['../group__STM32L1xx__rcc__defines.html#gae9ac2772ba7880c2a2941d8a7150c477',1,'rcc_ppre2_frequency():&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#gae9ac2772ba7880c2a2941d8a7150c477',1,'rcc_ppre2_frequency():&#160;rcc.c']]],
  ['rcc_5frtc_5fselect_5fclock',['rcc_rtc_select_clock',['../group__STM32L1xx__rcc__defines.html#ga2ff68f124bf59d2f265a91b0095abcbe',1,'rcc_rtc_select_clock(uint32_t clock):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#ga2ff68f124bf59d2f265a91b0095abcbe',1,'rcc_rtc_select_clock(uint32_t clock):&#160;rcc.c']]],
  ['rcc_5fset_5fadcpre',['rcc_set_adcpre',['../group__STM32L1xx__rcc__defines.html#ga190cb3bbb95d687334d00e15bfab5b56',1,'rcc.h']]],
  ['rcc_5fset_5fhpre',['rcc_set_hpre',['../group__STM32L1xx__rcc__defines.html#gae192b2cd0f37124db5ed76d599a5671b',1,'rcc_set_hpre(uint32_t hpre):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#gae192b2cd0f37124db5ed76d599a5671b',1,'rcc_set_hpre(uint32_t hpre):&#160;rcc.c']]],
  ['rcc_5fset_5fpll_5fconfiguration',['rcc_set_pll_configuration',['../group__STM32L1xx__rcc__defines.html#ga8ba543e9f620317363771628aee205ff',1,'rcc_set_pll_configuration(uint32_t source, uint32_t multiplier, uint32_t divisor):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#ga8ba543e9f620317363771628aee205ff',1,'rcc_set_pll_configuration(uint32_t source, uint32_t multiplier, uint32_t divisor):&#160;rcc.c']]],
  ['rcc_5fset_5fpll_5fsource',['rcc_set_pll_source',['../group__STM32L1xx__rcc__defines.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf',1,'rcc_set_pll_source(uint32_t pllsrc):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf',1,'rcc_set_pll_source(uint32_t pllsrc):&#160;rcc.c']]],
  ['rcc_5fset_5fppre1',['rcc_set_ppre1',['../group__STM32L1xx__rcc__defines.html#gaaf1b9174131b00a7014c0328a53a65a1',1,'rcc_set_ppre1(uint32_t ppre1):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#gaaf1b9174131b00a7014c0328a53a65a1',1,'rcc_set_ppre1(uint32_t ppre1):&#160;rcc.c']]],
  ['rcc_5fset_5fppre2',['rcc_set_ppre2',['../group__STM32L1xx__rcc__defines.html#gac40c9478480f3a44c381c15482a563cd',1,'rcc_set_ppre2(uint32_t ppre2):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#gac40c9478480f3a44c381c15482a563cd',1,'rcc_set_ppre2(uint32_t ppre2):&#160;rcc.c']]],
  ['rcc_5fset_5frtcpre',['rcc_set_rtcpre',['../group__STM32L1xx__rcc__defines.html#ga63aa2b3fb8156ad6b6d2b08d4fe8f12e',1,'rcc_set_rtcpre(uint32_t rtcpre):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#ga63aa2b3fb8156ad6b6d2b08d4fe8f12e',1,'rcc_set_rtcpre(uint32_t rtcpre):&#160;rcc.c']]],
  ['rcc_5fset_5fsysclk_5fsource',['rcc_set_sysclk_source',['../group__STM32L1xx__rcc__defines.html#ga2c291271812c333d975807cd5ec99a36',1,'rcc_set_sysclk_source(uint32_t clk):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#ga2c291271812c333d975807cd5ec99a36',1,'rcc_set_sysclk_source(uint32_t clk):&#160;rcc.c']]],
  ['rcc_5fset_5fusbpre',['rcc_set_usbpre',['../group__STM32L1xx__rcc__defines.html#gad434015520b42043657d7478f8308c37',1,'rcc.h']]],
  ['rcc_5fsystem_5fclock_5fsource',['rcc_system_clock_source',['../group__STM32L1xx__rcc__defines.html#ga3373359648b1677ac49d2fe86bff99b7',1,'rcc_system_clock_source(void):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#ga3373359648b1677ac49d2fe86bff99b7',1,'rcc_system_clock_source(void):&#160;rcc.c']]],
  ['rcc_5fwait_5ffor_5fosc_5fready',['rcc_wait_for_osc_ready',['../group__STM32L1xx__rcc__defines.html#ga0f9fac6ac510e119aebe5f62c53f073a',1,'rcc_wait_for_osc_ready(osc_t osc):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#ga0f9fac6ac510e119aebe5f62c53f073a',1,'rcc_wait_for_osc_ready(osc_t osc):&#160;rcc.c']]],
  ['rcc_5fwait_5ffor_5fsysclk_5fstatus',['rcc_wait_for_sysclk_status',['../group__STM32L1xx__rcc__defines.html#ga6472eba195686b970de6216ab61ebd7c',1,'rcc_wait_for_sysclk_status(osc_t osc):&#160;rcc.c'],['../group__STM32L1xx__rcc__defines.html#ga6472eba195686b970de6216ab61ebd7c',1,'rcc_wait_for_sysclk_status(osc_t osc):&#160;rcc.c']]],
  ['reserved_5fx001c',['reserved_x001c',['../../../cm3/html/structvector__table__t.html#a6578b9135633f588aee27e73367546e9',1,'vector_table_t']]],
  ['reserved_5fx0034',['reserved_x0034',['../../../cm3/html/structvector__table__t.html#aed397ae787125497ae9869cbe2673500',1,'vector_table_t']]],
  ['reset',['reset',['../../../cm3/html/structvector__table__t.html#adc4942c678a88cab8494a58f80428077',1,'vector_table_t']]],
  ['reset_5fhandler',['reset_handler',['../../../cm3/html/group__CM3__nvic__defines.html#gaa13f582a41a6b190667d0ecd9c31072f',1,]]],
  ['rng_5fcommon_5ff24_2eh',['rng_common_f24.h',['../rng__common__f24_8h.html',1,'']]],
  ['routing_5fbase',['ROUTING_BASE',['../memorymap_8h.html#abb8b0454337e1ca33948b91efd81a14a',1,'memorymap.h']]],
  ['rtc_2ec',['rtc.c',['../rtc_8c.html',1,'']]],
  ['rtc_2eh',['rtc.h',['../rtc_8h.html',1,'']]],
  ['rtc_5fbase',['RTC_BASE',['../memorymap_8h.html#a4265e665d56225412e57a61d87417022',1,'memorymap.h']]],
  ['rtc_5fclear_5fwakeup_5fflag',['rtc_clear_wakeup_flag',['../group__rtc__file.html#gaf12d879a95330d644ab2ec4490004de5',1,'rtc_common_bcd.c']]],
  ['rtc_5fcommon_5fbcd_2ec',['rtc_common_bcd.c',['../rtc__common__bcd_8c.html',1,'']]],
  ['rtc_5fcommon_5fbcd_2eh',['rtc_common_bcd.h',['../rtc__common__bcd_8h.html',1,'']]],
  ['rtc_20defines',['RTC Defines',['../group__rtc__defines.html',1,'']]],
  ['rtc',['RTC',['../group__rtc__file.html',1,'']]],
  ['rtc_5flock',['rtc_lock',['../group__rtc__file.html#ga3e70e56710b30885a46bae6e88a36f9b',1,'rtc_common_bcd.c']]],
  ['rtc_5fset_5fprescaler',['rtc_set_prescaler',['../group__rtc__file.html#ga7c05857df37f0631153fdb9893df5c00',1,'rtc_common_bcd.c']]],
  ['rtc_5fset_5fwakeup_5ftime',['rtc_set_wakeup_time',['../group__rtc__file.html#gacffca2b1f3a82b3f82923e9ab14f004f',1,'rtc_common_bcd.c']]],
  ['rtc_5funlock',['rtc_unlock',['../group__rtc__file.html#ga25813ce258a0d4d2865ec883fea0175b',1,'rtc_common_bcd.c']]],
  ['rtc_5fwait_5ffor_5fsynchro',['rtc_wait_for_synchro',['../group__rtc__file.html#ga28b448062099ceb6ab758b85d1ddb785',1,'rtc_common_bcd.c']]],
  ['rcc_20defines',['RCC Defines',['../group__STM32L1xx__rcc__defines.html',1,'']]]
];
