<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>vps_displayCtrl.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">vps_displayCtrl.h File Reference<div class="ingroups"><a class="el" href="group___b_s_p___d_r_v___v_p_s___a_p_i.html">VPS Driver API</a> &raquo; <a class="el" href="group___b_s_p___d_r_v___v_p_s___d_c_t_r_l___a_p_i.html">Display Controller API</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Display Controller Driver Generic Display Controller Driver Interface file.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;<a class="el" href="vps__data_types_8h.html">ti/drv/vps/include/vps_dataTypes.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="vps__display_ctrl_data_types_8h.html">ti/drv/vps/include/vps_displayCtrlDataTypes.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="vps_8h.html">ti/drv/vps/include/vps.h</a>&gt;</code><br />
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga709ad720d2c8b28eeb8114508a480448"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___i_o_c_t_l___v_p_s___d_c_t_r_l.html#ga709ad720d2c8b28eeb8114508a480448">IOCTL_VPS_DCTRL_SET_CONFIG</a>&#160;&#160;&#160;(<a class="el" href="group___b_s_p___d_r_v___v_p_s___c_o_m_m_o_n___a_p_i.html#ga2236e68e7a4e07b1b94afad83aa8790f">VPS_DCTRL_IOCTL_BASE</a> + 0x01U)</td></tr>
<tr class="memdesc:ga709ad720d2c8b28eeb8114508a480448"><td class="mdescLeft">&#160;</td><td class="mdescRight">Command to set the entire VPS display path configuration in one shot.  <a href="group___b_s_p___d_r_v___i_o_c_t_l___v_p_s___d_c_t_r_l.html#ga709ad720d2c8b28eeb8114508a480448">More...</a><br /></td></tr>
<tr class="separator:ga709ad720d2c8b28eeb8114508a480448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ccf5864f4733df0f619bbaf61932358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___i_o_c_t_l___v_p_s___d_c_t_r_l.html#ga0ccf5864f4733df0f619bbaf61932358">IOCTL_VPS_DCTRL_CLEAR_CONFIG</a>&#160;&#160;&#160;(<a class="el" href="group___b_s_p___d_r_v___v_p_s___c_o_m_m_o_n___a_p_i.html#ga2236e68e7a4e07b1b94afad83aa8790f">VPS_DCTRL_IOCTL_BASE</a> + 0x02U)</td></tr>
<tr class="memdesc:ga0ccf5864f4733df0f619bbaf61932358"><td class="mdescLeft">&#160;</td><td class="mdescRight">Command to clear the VPS display path configuration in one shot.  <a href="group___b_s_p___d_r_v___i_o_c_t_l___v_p_s___d_c_t_r_l.html#ga0ccf5864f4733df0f619bbaf61932358">More...</a><br /></td></tr>
<tr class="separator:ga0ccf5864f4733df0f619bbaf61932358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga834aa7e39a34f005799e2c03c295d36f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___i_o_c_t_l___v_p_s___d_c_t_r_l.html#ga834aa7e39a34f005799e2c03c295d36f">IOCTL_VPS_DCTRL_SET_VENC_OUTPUT</a>&#160;&#160;&#160;(<a class="el" href="group___b_s_p___d_r_v___v_p_s___c_o_m_m_o_n___a_p_i.html#ga2236e68e7a4e07b1b94afad83aa8790f">VPS_DCTRL_IOCTL_BASE</a> + 0x03U)</td></tr>
<tr class="memdesc:ga834aa7e39a34f005799e2c03c295d36f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Command to set output in the given Venc.  <a href="group___b_s_p___d_r_v___i_o_c_t_l___v_p_s___d_c_t_r_l.html#ga834aa7e39a34f005799e2c03c295d36f">More...</a><br /></td></tr>
<tr class="separator:ga834aa7e39a34f005799e2c03c295d36f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bbdd2ad7efbac73902188efb04bf7d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___i_o_c_t_l___v_p_s___d_c_t_r_l.html#ga7bbdd2ad7efbac73902188efb04bf7d8">IOCTL_VPS_DCTRL_GET_VENC_OUTPUT</a>&#160;&#160;&#160;(<a class="el" href="group___b_s_p___d_r_v___v_p_s___c_o_m_m_o_n___a_p_i.html#ga2236e68e7a4e07b1b94afad83aa8790f">VPS_DCTRL_IOCTL_BASE</a> + 0x04U)</td></tr>
<tr class="memdesc:ga7bbdd2ad7efbac73902188efb04bf7d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Command to get output in the given Venc.  <a href="group___b_s_p___d_r_v___i_o_c_t_l___v_p_s___d_c_t_r_l.html#ga7bbdd2ad7efbac73902188efb04bf7d8">More...</a><br /></td></tr>
<tr class="separator:ga7bbdd2ad7efbac73902188efb04bf7d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a7845a155bfbb146fa975795d98f3b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___i_o_c_t_l___v_p_s___d_c_t_r_l.html#ga2a7845a155bfbb146fa975795d98f3b3">IOCTL_VPS_DCTRL_SET_OVLY_PARAMS</a>&#160;&#160;&#160;(<a class="el" href="group___b_s_p___d_r_v___v_p_s___c_o_m_m_o_n___a_p_i.html#ga2236e68e7a4e07b1b94afad83aa8790f">VPS_DCTRL_IOCTL_BASE</a> + 0x05U)</td></tr>
<tr class="memdesc:ga2a7845a155bfbb146fa975795d98f3b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Command to set output in the given Venc.  <a href="group___b_s_p___d_r_v___i_o_c_t_l___v_p_s___d_c_t_r_l.html#ga2a7845a155bfbb146fa975795d98f3b3">More...</a><br /></td></tr>
<tr class="separator:ga2a7845a155bfbb146fa975795d98f3b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga847ba2a25291cae2209749e64bf5f181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___i_o_c_t_l___v_p_s___d_c_t_r_l.html#ga847ba2a25291cae2209749e64bf5f181">IOCTL_VPS_DCTRL_SET_PIPELINE_PARAMS</a>&#160;&#160;&#160;(<a class="el" href="group___b_s_p___d_r_v___v_p_s___c_o_m_m_o_n___a_p_i.html#ga2236e68e7a4e07b1b94afad83aa8790f">VPS_DCTRL_IOCTL_BASE</a> + 0x06U)</td></tr>
<tr class="memdesc:ga847ba2a25291cae2209749e64bf5f181"><td class="mdescLeft">&#160;</td><td class="mdescRight">Command to set Pipeline related params.  <a href="group___b_s_p___d_r_v___i_o_c_t_l___v_p_s___d_c_t_r_l.html#ga847ba2a25291cae2209749e64bf5f181">More...</a><br /></td></tr>
<tr class="separator:ga847ba2a25291cae2209749e64bf5f181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79a9666b8feebb83ff979cf7606d8ced"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___i_o_c_t_l___v_p_s___d_c_t_r_l.html#ga79a9666b8feebb83ff979cf7606d8ced">IOCTL_VPS_DCTRL_SET_VENC_PCLK_DIVISORS</a>&#160;&#160;&#160;(<a class="el" href="group___b_s_p___d_r_v___v_p_s___c_o_m_m_o_n___a_p_i.html#ga2236e68e7a4e07b1b94afad83aa8790f">VPS_DCTRL_IOCTL_BASE</a> + 0x07U)</td></tr>
<tr class="memdesc:ga79a9666b8feebb83ff979cf7606d8ced"><td class="mdescLeft">&#160;</td><td class="mdescRight">Command to set Venc(Overlay) pixel clock divisor params.  <a href="group___b_s_p___d_r_v___i_o_c_t_l___v_p_s___d_c_t_r_l.html#ga79a9666b8feebb83ff979cf7606d8ced">More...</a><br /></td></tr>
<tr class="separator:ga79a9666b8feebb83ff979cf7606d8ced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7967e8176e62415594a89f93a77f5461"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___i_o_c_t_l___v_p_s___d_c_t_r_l.html#ga7967e8176e62415594a89f93a77f5461">IOCTL_VPS_DCTRL_ENABLE_SDVENC</a>&#160;&#160;&#160;(<a class="el" href="group___b_s_p___d_r_v___v_p_s___c_o_m_m_o_n___a_p_i.html#ga2236e68e7a4e07b1b94afad83aa8790f">VPS_DCTRL_IOCTL_BASE</a> + 0x08U)</td></tr>
<tr class="memdesc:ga7967e8176e62415594a89f93a77f5461"><td class="mdescLeft">&#160;</td><td class="mdescRight">Command to enable/disable the SDVENC.  <a href="group___b_s_p___d_r_v___i_o_c_t_l___v_p_s___d_c_t_r_l.html#ga7967e8176e62415594a89f93a77f5461">More...</a><br /></td></tr>
<tr class="separator:ga7967e8176e62415594a89f93a77f5461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0816337e82685fdc5cb3373952de973f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___i_o_c_t_l___v_p_s___d_c_t_r_l.html#ga0816337e82685fdc5cb3373952de973f">IOCTL_VPS_DCTRL_SET_SDVENC_MODE</a>&#160;&#160;&#160;(<a class="el" href="group___b_s_p___d_r_v___v_p_s___c_o_m_m_o_n___a_p_i.html#ga2236e68e7a4e07b1b94afad83aa8790f">VPS_DCTRL_IOCTL_BASE</a> + 0x09U)</td></tr>
<tr class="memdesc:ga0816337e82685fdc5cb3373952de973f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Command to configure the SDVENC for particular video mode(NTSC/PAL).  <a href="group___b_s_p___d_r_v___i_o_c_t_l___v_p_s___d_c_t_r_l.html#ga0816337e82685fdc5cb3373952de973f">More...</a><br /></td></tr>
<tr class="separator:ga0816337e82685fdc5cb3373952de973f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff226da3b48637cc838f6fe42e6b8ff8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___i_o_c_t_l___v_p_s___d_c_t_r_l.html#gaff226da3b48637cc838f6fe42e6b8ff8">IOCTL_VPS_DCTRL_GET_ERROR_STATS</a>&#160;&#160;&#160;(<a class="el" href="group___b_s_p___d_r_v___v_p_s___c_o_m_m_o_n___a_p_i.html#ga2236e68e7a4e07b1b94afad83aa8790f">VPS_DCTRL_IOCTL_BASE</a> + 0x0AU)</td></tr>
<tr class="memdesc:gaff226da3b48637cc838f6fe42e6b8ff8"><td class="mdescLeft">&#160;</td><td class="mdescRight">IOCTl to get the count of number of sync losts of all the overlays and ocp error.  <a href="group___b_s_p___d_r_v___i_o_c_t_l___v_p_s___d_c_t_r_l.html#gaff226da3b48637cc838f6fe42e6b8ff8">More...</a><br /></td></tr>
<tr class="separator:gaff226da3b48637cc838f6fe42e6b8ff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34ef713b9477e5a2d9afbb29f4fed25d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___i_o_c_t_l___v_p_s___d_c_t_r_l.html#ga34ef713b9477e5a2d9afbb29f4fed25d">IOCTL_VPS_DCTRL_SDVENC_GET_DEF_ADV_CONFIG</a></td></tr>
<tr class="memdesc:ga34ef713b9477e5a2d9afbb29f4fed25d"><td class="mdescLeft">&#160;</td><td class="mdescRight">IOCTl to get the sdvenc default configuration.  <a href="group___b_s_p___d_r_v___i_o_c_t_l___v_p_s___d_c_t_r_l.html#ga34ef713b9477e5a2d9afbb29f4fed25d">More...</a><br /></td></tr>
<tr class="separator:ga34ef713b9477e5a2d9afbb29f4fed25d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3b9e5d922d61a5c9708ddb52d3bdabb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___i_o_c_t_l___v_p_s___d_c_t_r_l.html#gaa3b9e5d922d61a5c9708ddb52d3bdabb">IOCTL_VPS_DCTRL_SDVENC_SET_ADV_CONFIG</a>&#160;&#160;&#160;(<a class="el" href="group___b_s_p___d_r_v___v_p_s___c_o_m_m_o_n___a_p_i.html#ga2236e68e7a4e07b1b94afad83aa8790f">VPS_DCTRL_IOCTL_BASE</a> + 0x0CU)</td></tr>
<tr class="memdesc:gaa3b9e5d922d61a5c9708ddb52d3bdabb"><td class="mdescLeft">&#160;</td><td class="mdescRight">IOCTl to set the sdvenc configuration.  <a href="group___b_s_p___d_r_v___i_o_c_t_l___v_p_s___d_c_t_r_l.html#gaa3b9e5d922d61a5c9708ddb52d3bdabb">More...</a><br /></td></tr>
<tr class="separator:gaa3b9e5d922d61a5c9708ddb52d3bdabb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a2378a6841c765311f1d0eb88a53c35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___i_o_c_t_l___v_p_s___d_c_t_r_l.html#ga8a2378a6841c765311f1d0eb88a53c35">IOCTL_VPS_DCTRL_GET_VENC_BLANK_TIMING</a>&#160;&#160;&#160;(<a class="el" href="group___b_s_p___d_r_v___v_p_s___c_o_m_m_o_n___a_p_i.html#ga2236e68e7a4e07b1b94afad83aa8790f">VPS_DCTRL_IOCTL_BASE</a> + 0x0DU)</td></tr>
<tr class="memdesc:ga8a2378a6841c765311f1d0eb88a53c35"><td class="mdescLeft">&#160;</td><td class="mdescRight">IOCTl to get the venc blanking timing.  <a href="group___b_s_p___d_r_v___i_o_c_t_l___v_p_s___d_c_t_r_l.html#ga8a2378a6841c765311f1d0eb88a53c35">More...</a><br /></td></tr>
<tr class="separator:ga8a2378a6841c765311f1d0eb88a53c35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffc3c90afc7e4423612dcdcfd851c17f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___i_o_c_t_l___v_p_s___d_c_t_r_l.html#gaffc3c90afc7e4423612dcdcfd851c17f">IOCTL_VPS_DCTRL_SET_VENC_BLANK_TIMING</a>&#160;&#160;&#160;(<a class="el" href="group___b_s_p___d_r_v___v_p_s___c_o_m_m_o_n___a_p_i.html#ga2236e68e7a4e07b1b94afad83aa8790f">VPS_DCTRL_IOCTL_BASE</a> + 0x0EU)</td></tr>
<tr class="memdesc:gaffc3c90afc7e4423612dcdcfd851c17f"><td class="mdescLeft">&#160;</td><td class="mdescRight">IOCTl to set the venc blanking timing.  <a href="group___b_s_p___d_r_v___i_o_c_t_l___v_p_s___d_c_t_r_l.html#gaffc3c90afc7e4423612dcdcfd851c17f">More...</a><br /></td></tr>
<tr class="separator:gaffc3c90afc7e4423612dcdcfd851c17f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5d1a03f21ab8f05beec2c9a5f848701"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___i_o_c_t_l___v_p_s___d_c_t_r_l.html#gaf5d1a03f21ab8f05beec2c9a5f848701">IOCTL_VPS_DCTRL_SET_CPR_COEFF</a>&#160;&#160;&#160;(<a class="el" href="group___b_s_p___d_r_v___v_p_s___c_o_m_m_o_n___a_p_i.html#ga2236e68e7a4e07b1b94afad83aa8790f">VPS_DCTRL_IOCTL_BASE</a> + 0x0FU)</td></tr>
<tr class="memdesc:gaf5d1a03f21ab8f05beec2c9a5f848701"><td class="mdescLeft">&#160;</td><td class="mdescRight">IOCTl to set coefficients for color phase rotation of overlay.  <a href="group___b_s_p___d_r_v___i_o_c_t_l___v_p_s___d_c_t_r_l.html#gaf5d1a03f21ab8f05beec2c9a5f848701">More...</a><br /></td></tr>
<tr class="separator:gaf5d1a03f21ab8f05beec2c9a5f848701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e260221a3cf2b426babf61ec855e936"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___i_o_c_t_l___v_p_s___d_c_t_r_l.html#ga6e260221a3cf2b426babf61ec855e936">IOCTL_VPS_DCTRL_GET_CPR_COEFF</a>&#160;&#160;&#160;(<a class="el" href="group___b_s_p___d_r_v___v_p_s___c_o_m_m_o_n___a_p_i.html#ga2236e68e7a4e07b1b94afad83aa8790f">VPS_DCTRL_IOCTL_BASE</a> + 0x10U)</td></tr>
<tr class="memdesc:ga6e260221a3cf2b426babf61ec855e936"><td class="mdescLeft">&#160;</td><td class="mdescRight">IOCTl to get coefficients for color phase rotation of overlay.  <a href="group___b_s_p___d_r_v___i_o_c_t_l___v_p_s___d_c_t_r_l.html#ga6e260221a3cf2b426babf61ec855e936">More...</a><br /></td></tr>
<tr class="separator:ga6e260221a3cf2b426babf61ec855e936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabde83c36946906e21465ea7cb698c588"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___i_o_c_t_l___v_p_s___d_c_t_r_l.html#gabde83c36946906e21465ea7cb698c588">IOCTL_VPS_DCTRL_HDMI_FLIP_DATA_P_N_ORDER</a>&#160;&#160;&#160;(<a class="el" href="group___b_s_p___d_r_v___v_p_s___c_o_m_m_o_n___a_p_i.html#ga2236e68e7a4e07b1b94afad83aa8790f">VPS_DCTRL_IOCTL_BASE</a> + 0x11U)</td></tr>
<tr class="memdesc:gabde83c36946906e21465ea7cb698c588"><td class="mdescLeft">&#160;</td><td class="mdescRight">IOCTl to flip the data (D0, D1, D2) P and N pad control of HDMI output.  <a href="group___b_s_p___d_r_v___i_o_c_t_l___v_p_s___d_c_t_r_l.html#gabde83c36946906e21465ea7cb698c588">More...</a><br /></td></tr>
<tr class="separator:gabde83c36946906e21465ea7cb698c588"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12de77ee87308be69ba70b1c5569ea0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___i_o_c_t_l___v_p_s___d_c_t_r_l.html#ga12de77ee87308be69ba70b1c5569ea0d">IOCTL_VPS_DCTRL_SET_MFLAG_PARAM</a>&#160;&#160;&#160;(<a class="el" href="group___b_s_p___d_r_v___v_p_s___c_o_m_m_o_n___a_p_i.html#ga2236e68e7a4e07b1b94afad83aa8790f">VPS_DCTRL_IOCTL_BASE</a> + 0x12U)</td></tr>
<tr class="memdesc:ga12de77ee87308be69ba70b1c5569ea0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">IOCTl to set the mflag paramters.  <a href="group___b_s_p___d_r_v___i_o_c_t_l___v_p_s___d_c_t_r_l.html#ga12de77ee87308be69ba70b1c5569ea0d">More...</a><br /></td></tr>
<tr class="separator:ga12de77ee87308be69ba70b1c5569ea0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb55f678ee6545f07c90e60b9ba35812"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___i_o_c_t_l___v_p_s___d_c_t_r_l.html#gacb55f678ee6545f07c90e60b9ba35812">IOCTL_VPS_DCTRL_GET_MFLAG_PARAM</a>&#160;&#160;&#160;(<a class="el" href="group___b_s_p___d_r_v___v_p_s___c_o_m_m_o_n___a_p_i.html#ga2236e68e7a4e07b1b94afad83aa8790f">VPS_DCTRL_IOCTL_BASE</a> + 0x13U)</td></tr>
<tr class="memdesc:gacb55f678ee6545f07c90e60b9ba35812"><td class="mdescLeft">&#160;</td><td class="mdescRight">IOCTl to get the mflag paramters.  <a href="group___b_s_p___d_r_v___i_o_c_t_l___v_p_s___d_c_t_r_l.html#gacb55f678ee6545f07c90e60b9ba35812">More...</a><br /></td></tr>
<tr class="separator:gacb55f678ee6545f07c90e60b9ba35812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeae2c7bc79df53e1a8543fcc4db4022a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___i_o_c_t_l___v_p_s___d_c_t_r_l.html#gaeae2c7bc79df53e1a8543fcc4db4022a">VPS_DCTRL_IOCTL_ADV_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___b_s_p___d_r_v___v_p_s___c_o_m_m_o_n___a_p_i.html#ga2236e68e7a4e07b1b94afad83aa8790f">VPS_DCTRL_IOCTL_BASE</a> + 0x100U)</td></tr>
<tr class="memdesc:gaeae2c7bc79df53e1a8543fcc4db4022a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Advanced configurations.  <a href="group___b_s_p___d_r_v___i_o_c_t_l___v_p_s___d_c_t_r_l.html#gaeae2c7bc79df53e1a8543fcc4db4022a">More...</a><br /></td></tr>
<tr class="separator:gaeae2c7bc79df53e1a8543fcc4db4022a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7af23d90e811ac708ef40d63581d1df8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___i_o_c_t_l___v_p_s___d_c_t_r_l.html#ga7af23d90e811ac708ef40d63581d1df8">IOCTL_VPS_DCTRL_DSS_SET_ADV_VENC_SIGNAL_PARAMS</a></td></tr>
<tr class="memdesc:ga7af23d90e811ac708ef40d63581d1df8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Command to program advance Venc Signal parameters.  <a href="group___b_s_p___d_r_v___i_o_c_t_l___v_p_s___d_c_t_r_l.html#ga7af23d90e811ac708ef40d63581d1df8">More...</a><br /></td></tr>
<tr class="separator:ga7af23d90e811ac708ef40d63581d1df8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05cf604092a12bff11c4b36347225079"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___i_o_c_t_l___v_p_s___d_c_t_r_l.html#ga05cf604092a12bff11c4b36347225079">IOCTL_VPS_DCTRL_DSS_SET_ADV_VENC_DISP_PARAMS</a></td></tr>
<tr class="memdesc:ga05cf604092a12bff11c4b36347225079"><td class="mdescLeft">&#160;</td><td class="mdescRight">Command to program advance Venc Display parameters.  <a href="group___b_s_p___d_r_v___i_o_c_t_l___v_p_s___d_c_t_r_l.html#ga05cf604092a12bff11c4b36347225079">More...</a><br /></td></tr>
<tr class="separator:ga05cf604092a12bff11c4b36347225079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a82fd02a4a5b444c1066c14a387beee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___i_o_c_t_l___v_p_s___d_c_t_r_l.html#ga6a82fd02a4a5b444c1066c14a387beee">IOCTL_VPS_DCTRL_DSS_SET_ADV_VENC_TDM_PARAMS</a></td></tr>
<tr class="memdesc:ga6a82fd02a4a5b444c1066c14a387beee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Command to program advance Venc TDM(Time division multiplexing) parameters.  <a href="group___b_s_p___d_r_v___i_o_c_t_l___v_p_s___d_c_t_r_l.html#ga6a82fd02a4a5b444c1066c14a387beee">More...</a><br /></td></tr>
<tr class="separator:ga6a82fd02a4a5b444c1066c14a387beee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DCTRL Instance ID's</div></td></tr>
<tr class="memitem:ga86da32c1eb9b54986391a45f35f68ca3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga86da32c1eb9b54986391a45f35f68ca3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___v_p_s___d_c_t_r_l___a_p_i.html#ga86da32c1eb9b54986391a45f35f68ca3">VPS_DCTRL_INST_0</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:ga86da32c1eb9b54986391a45f35f68ca3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Display controller instance 0. <br /></td></tr>
<tr class="separator:ga86da32c1eb9b54986391a45f35f68ca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Display Controller Driver Generic Display Controller Driver Interface file. </p>
</div></div><!-- contents -->
<hr size="1"><small>
Copyright  2019, Texas Instruments Incorporated</small>
</body>
</html>
