0.6
2018.3
Dec  7 2018
00:33:28
D:/NEW/TYUT/FPGA/Project/decoder_3_8/decoder_3_8.sim/sim_1/impl/timing/xsim/decoder_3_8_tb_time_impl.v,1709634284,verilog,,D:/NEW/TYUT/FPGA/Project/decoder_3_8/decoder_3_8.srcs/sim_1/new/decoder_3_8_tb.v,,decoder_3_8;glbl,,,,,,,,
D:/NEW/TYUT/FPGA/Project/decoder_3_8/decoder_3_8.srcs/sim_1/new/decoder_3_8_tb.v,1709634237,verilog,,,,decoder_3_8_tb,,,,,,,,
