// Generated by CIRCT unknown git version
module u_b_memory_controler(	// file.cleaned.mlir:2:3
  input  [127:0] potential_read_sram,	// file.cleaned.mlir:2:38
  input  [8:0]   cntrl_potential_read_addr,	// file.cleaned.mlir:2:70
  input  [63:0]  beta_read_sram,	// file.cleaned.mlir:2:106
  input  [8:0]   cntrl_beta_read_addr,	// file.cleaned.mlir:2:132
  input  [127:0] potential_write_in,	// file.cleaned.mlir:2:163
  input  [8:0]   cntrl_potential_write_addr,	// file.cleaned.mlir:2:194
  input          cntrl_potential_write_we,	// file.cleaned.mlir:2:231
  output [8:0]   potential_read_sram_addr,	// file.cleaned.mlir:2:267
  output [127:0] potential_read_out,	// file.cleaned.mlir:2:302
  output [8:0]   beta_read_sram_addr,	// file.cleaned.mlir:2:333
  output [63:0]  beta_read_out,	// file.cleaned.mlir:2:363
  output [127:0] potential_write_sram,	// file.cleaned.mlir:2:388
  output [8:0]   potential_write_sram_addr,	// file.cleaned.mlir:2:421
  output         potential_write_sram_we	// file.cleaned.mlir:2:457
);

  assign potential_read_sram_addr = cntrl_potential_read_addr;	// file.cleaned.mlir:3:5
  assign potential_read_out = potential_read_sram;	// file.cleaned.mlir:3:5
  assign beta_read_sram_addr = cntrl_beta_read_addr;	// file.cleaned.mlir:3:5
  assign beta_read_out = beta_read_sram;	// file.cleaned.mlir:3:5
  assign potential_write_sram = potential_write_in;	// file.cleaned.mlir:3:5
  assign potential_write_sram_addr = cntrl_potential_write_addr;	// file.cleaned.mlir:3:5
  assign potential_write_sram_we = cntrl_potential_write_we;	// file.cleaned.mlir:3:5
endmodule

