{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750215736281 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750215736282 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 18 11:02:16 2025 " "Processing started: Wed Jun 18 11:02:16 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750215736282 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215736282 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ADS131A0X -c ADS131A0X " "Command: quartus_map --read_settings_files=on --write_settings_files=off ADS131A0X -c ADS131A0X" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215736282 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1750215736656 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1750215736656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ads131a0x.v 1 1 " "Found 1 design units, including 1 entities, in source file ads131a0x.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADS131A0X " "Found entity 1: ADS131A0X" {  } { { "ADS131A0X.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/ADS131A0X.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750215743582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_Master " "Found entity 1: SPI_Master" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750215743585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "heartbeat.v 1 1 " "Found 1 design units, including 1 entities, in source file heartbeat.v" { { "Info" "ISGN_ENTITY_NAME" "1 heartbeat " "Found entity 1: heartbeat" {  } { { "heartbeat.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/heartbeat.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750215743586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_synthesizer.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_synthesizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_synthesizer " "Found entity 1: clock_synthesizer" {  } { { "clock_synthesizer.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/clock_synthesizer.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750215743588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743588 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 spi_sclk_generator.v(21) " "Verilog HDL Expression warning at spi_sclk_generator.v(21): truncated literal to match 3 bits" {  } { { "spi_sclk_generator.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/spi_sclk_generator.v" 21 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1750215743590 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 spi_sclk_generator.v(22) " "Verilog HDL Expression warning at spi_sclk_generator.v(22): truncated literal to match 3 bits" {  } { { "spi_sclk_generator.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/spi_sclk_generator.v" 22 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1750215743590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_sclk_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_sclk_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_sclk_generator " "Found entity 1: spi_sclk_generator" {  } { { "spi_sclk_generator.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/spi_sclk_generator.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750215743590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_synthesizer_toggle.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_synthesizer_toggle.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_synthesizer_toggle " "Found entity 1: clock_synthesizer_toggle" {  } { { "clock_synthesizer_toggle.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/clock_synthesizer_toggle.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750215743592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file my_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_fifo " "Found entity 1: my_fifo" {  } { { "my_fifo.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/my_fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750215743593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743593 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ADS131A0X " "Elaborating entity \"ADS131A0X\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1750215743676 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ADS131A0X.v(182) " "Verilog HDL assignment warning at ADS131A0X.v(182): truncated value with size 32 to match size of target (1)" {  } { { "ADS131A0X.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/ADS131A0X.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750215743678 "|ADS131A0X"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FIFO_RD_EN\[3..1\] ADS131A0X.v(26) " "Output port \"FIFO_RD_EN\[3..1\]\" at ADS131A0X.v(26) has no driver" {  } { { "ADS131A0X.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/ADS131A0X.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1750215743678 "|ADS131A0X"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "state_tracker_output ADS131A0X.v(36) " "Output port \"state_tracker_output\" at ADS131A0X.v(36) has no driver" {  } { { "ADS131A0X.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/ADS131A0X.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1750215743679 "|ADS131A0X"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_Master SPI_Master:SPI_Master_uut " "Elaborating entity \"SPI_Master\" for hierarchy \"SPI_Master:SPI_Master_uut\"" {  } { { "ADS131A0X.v" "SPI_Master_uut" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/ADS131A0X.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750215743691 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SPI_SCLK_Temp SPI_Master.v(47) " "Verilog HDL or VHDL warning at SPI_Master.v(47): object \"SPI_SCLK_Temp\" assigned a value but never read" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750215743692 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Channel0_Raw_local SPI_Master.v(49) " "Verilog HDL or VHDL warning at SPI_Master.v(49): object \"Channel0_Raw_local\" assigned a value but never read" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750215743692 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SPI_Master.v(150) " "Verilog HDL assignment warning at SPI_Master.v(150): truncated value with size 32 to match size of target (8)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750215743692 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SPI_Master.v(176) " "Verilog HDL assignment warning at SPI_Master.v(176): truncated value with size 32 to match size of target (8)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750215743693 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Channel0_Raw SPI_Master.v(665) " "Verilog HDL Always Construct warning at SPI_Master.v(665): inferring latch(es) for variable \"Channel0_Raw\", which holds its previous value in one or more paths through the always construct" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1750215743702 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Channel1_Raw SPI_Master.v(665) " "Verilog HDL Always Construct warning at SPI_Master.v(665): inferring latch(es) for variable \"Channel1_Raw\", which holds its previous value in one or more paths through the always construct" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1750215743702 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Channel2_Raw SPI_Master.v(665) " "Verilog HDL Always Construct warning at SPI_Master.v(665): inferring latch(es) for variable \"Channel2_Raw\", which holds its previous value in one or more paths through the always construct" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1750215743702 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Channel3_Raw SPI_Master.v(665) " "Verilog HDL Always Construct warning at SPI_Master.v(665): inferring latch(es) for variable \"Channel3_Raw\", which holds its previous value in one or more paths through the always construct" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1750215743702 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FIFO_WR_EN SPI_Master.v(665) " "Verilog HDL Always Construct warning at SPI_Master.v(665): inferring latch(es) for variable \"FIFO_WR_EN\", which holds its previous value in one or more paths through the always construct" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1750215743702 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WR_EN\[0\] SPI_Master.v(665) " "Inferred latch for \"FIFO_WR_EN\[0\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743710 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WR_EN\[1\] SPI_Master.v(665) " "Inferred latch for \"FIFO_WR_EN\[1\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743710 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WR_EN\[2\] SPI_Master.v(665) " "Inferred latch for \"FIFO_WR_EN\[2\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743710 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WR_EN\[3\] SPI_Master.v(665) " "Inferred latch for \"FIFO_WR_EN\[3\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743710 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel3_Raw\[0\] SPI_Master.v(665) " "Inferred latch for \"Channel3_Raw\[0\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743711 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel3_Raw\[1\] SPI_Master.v(665) " "Inferred latch for \"Channel3_Raw\[1\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743711 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel3_Raw\[2\] SPI_Master.v(665) " "Inferred latch for \"Channel3_Raw\[2\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743711 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel3_Raw\[3\] SPI_Master.v(665) " "Inferred latch for \"Channel3_Raw\[3\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743711 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel3_Raw\[4\] SPI_Master.v(665) " "Inferred latch for \"Channel3_Raw\[4\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743711 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel3_Raw\[5\] SPI_Master.v(665) " "Inferred latch for \"Channel3_Raw\[5\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743711 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel3_Raw\[6\] SPI_Master.v(665) " "Inferred latch for \"Channel3_Raw\[6\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743711 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel3_Raw\[7\] SPI_Master.v(665) " "Inferred latch for \"Channel3_Raw\[7\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743711 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel3_Raw\[8\] SPI_Master.v(665) " "Inferred latch for \"Channel3_Raw\[8\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743711 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel3_Raw\[9\] SPI_Master.v(665) " "Inferred latch for \"Channel3_Raw\[9\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743711 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel3_Raw\[10\] SPI_Master.v(665) " "Inferred latch for \"Channel3_Raw\[10\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743711 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel3_Raw\[11\] SPI_Master.v(665) " "Inferred latch for \"Channel3_Raw\[11\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743711 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel3_Raw\[12\] SPI_Master.v(665) " "Inferred latch for \"Channel3_Raw\[12\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743711 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel3_Raw\[13\] SPI_Master.v(665) " "Inferred latch for \"Channel3_Raw\[13\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743711 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel3_Raw\[14\] SPI_Master.v(665) " "Inferred latch for \"Channel3_Raw\[14\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743711 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel3_Raw\[15\] SPI_Master.v(665) " "Inferred latch for \"Channel3_Raw\[15\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743711 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel3_Raw\[16\] SPI_Master.v(665) " "Inferred latch for \"Channel3_Raw\[16\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743712 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel3_Raw\[17\] SPI_Master.v(665) " "Inferred latch for \"Channel3_Raw\[17\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743712 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel3_Raw\[18\] SPI_Master.v(665) " "Inferred latch for \"Channel3_Raw\[18\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743712 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel3_Raw\[19\] SPI_Master.v(665) " "Inferred latch for \"Channel3_Raw\[19\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743712 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel3_Raw\[20\] SPI_Master.v(665) " "Inferred latch for \"Channel3_Raw\[20\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743712 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel3_Raw\[21\] SPI_Master.v(665) " "Inferred latch for \"Channel3_Raw\[21\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743712 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel3_Raw\[22\] SPI_Master.v(665) " "Inferred latch for \"Channel3_Raw\[22\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743712 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel3_Raw\[23\] SPI_Master.v(665) " "Inferred latch for \"Channel3_Raw\[23\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743712 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel3_Raw\[24\] SPI_Master.v(665) " "Inferred latch for \"Channel3_Raw\[24\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743712 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel3_Raw\[25\] SPI_Master.v(665) " "Inferred latch for \"Channel3_Raw\[25\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743712 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel3_Raw\[26\] SPI_Master.v(665) " "Inferred latch for \"Channel3_Raw\[26\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743712 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel3_Raw\[27\] SPI_Master.v(665) " "Inferred latch for \"Channel3_Raw\[27\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743712 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel3_Raw\[28\] SPI_Master.v(665) " "Inferred latch for \"Channel3_Raw\[28\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743712 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel3_Raw\[29\] SPI_Master.v(665) " "Inferred latch for \"Channel3_Raw\[29\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743712 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel3_Raw\[30\] SPI_Master.v(665) " "Inferred latch for \"Channel3_Raw\[30\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743712 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel3_Raw\[31\] SPI_Master.v(665) " "Inferred latch for \"Channel3_Raw\[31\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743712 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel2_Raw\[0\] SPI_Master.v(665) " "Inferred latch for \"Channel2_Raw\[0\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743713 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel2_Raw\[1\] SPI_Master.v(665) " "Inferred latch for \"Channel2_Raw\[1\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743713 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel2_Raw\[2\] SPI_Master.v(665) " "Inferred latch for \"Channel2_Raw\[2\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743713 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel2_Raw\[3\] SPI_Master.v(665) " "Inferred latch for \"Channel2_Raw\[3\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743713 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel2_Raw\[4\] SPI_Master.v(665) " "Inferred latch for \"Channel2_Raw\[4\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743713 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel2_Raw\[5\] SPI_Master.v(665) " "Inferred latch for \"Channel2_Raw\[5\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743713 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel2_Raw\[6\] SPI_Master.v(665) " "Inferred latch for \"Channel2_Raw\[6\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743713 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel2_Raw\[7\] SPI_Master.v(665) " "Inferred latch for \"Channel2_Raw\[7\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743713 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel2_Raw\[8\] SPI_Master.v(665) " "Inferred latch for \"Channel2_Raw\[8\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743713 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel2_Raw\[9\] SPI_Master.v(665) " "Inferred latch for \"Channel2_Raw\[9\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743713 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel2_Raw\[10\] SPI_Master.v(665) " "Inferred latch for \"Channel2_Raw\[10\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743713 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel2_Raw\[11\] SPI_Master.v(665) " "Inferred latch for \"Channel2_Raw\[11\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743713 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel2_Raw\[12\] SPI_Master.v(665) " "Inferred latch for \"Channel2_Raw\[12\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743713 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel2_Raw\[13\] SPI_Master.v(665) " "Inferred latch for \"Channel2_Raw\[13\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743713 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel2_Raw\[14\] SPI_Master.v(665) " "Inferred latch for \"Channel2_Raw\[14\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743713 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel2_Raw\[15\] SPI_Master.v(665) " "Inferred latch for \"Channel2_Raw\[15\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743713 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel2_Raw\[16\] SPI_Master.v(665) " "Inferred latch for \"Channel2_Raw\[16\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743713 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel2_Raw\[17\] SPI_Master.v(665) " "Inferred latch for \"Channel2_Raw\[17\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743713 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel2_Raw\[18\] SPI_Master.v(665) " "Inferred latch for \"Channel2_Raw\[18\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743713 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel2_Raw\[19\] SPI_Master.v(665) " "Inferred latch for \"Channel2_Raw\[19\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743714 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel2_Raw\[20\] SPI_Master.v(665) " "Inferred latch for \"Channel2_Raw\[20\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743714 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel2_Raw\[21\] SPI_Master.v(665) " "Inferred latch for \"Channel2_Raw\[21\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743714 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel2_Raw\[22\] SPI_Master.v(665) " "Inferred latch for \"Channel2_Raw\[22\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743714 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel2_Raw\[23\] SPI_Master.v(665) " "Inferred latch for \"Channel2_Raw\[23\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743714 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel2_Raw\[24\] SPI_Master.v(665) " "Inferred latch for \"Channel2_Raw\[24\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743714 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel2_Raw\[25\] SPI_Master.v(665) " "Inferred latch for \"Channel2_Raw\[25\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743714 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel2_Raw\[26\] SPI_Master.v(665) " "Inferred latch for \"Channel2_Raw\[26\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743714 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel2_Raw\[27\] SPI_Master.v(665) " "Inferred latch for \"Channel2_Raw\[27\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743714 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel2_Raw\[28\] SPI_Master.v(665) " "Inferred latch for \"Channel2_Raw\[28\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743714 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel2_Raw\[29\] SPI_Master.v(665) " "Inferred latch for \"Channel2_Raw\[29\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743714 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel2_Raw\[30\] SPI_Master.v(665) " "Inferred latch for \"Channel2_Raw\[30\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743714 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel2_Raw\[31\] SPI_Master.v(665) " "Inferred latch for \"Channel2_Raw\[31\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743714 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel1_Raw\[0\] SPI_Master.v(665) " "Inferred latch for \"Channel1_Raw\[0\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743714 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel1_Raw\[1\] SPI_Master.v(665) " "Inferred latch for \"Channel1_Raw\[1\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743714 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel1_Raw\[2\] SPI_Master.v(665) " "Inferred latch for \"Channel1_Raw\[2\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743714 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel1_Raw\[3\] SPI_Master.v(665) " "Inferred latch for \"Channel1_Raw\[3\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743714 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel1_Raw\[4\] SPI_Master.v(665) " "Inferred latch for \"Channel1_Raw\[4\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743714 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel1_Raw\[5\] SPI_Master.v(665) " "Inferred latch for \"Channel1_Raw\[5\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743714 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel1_Raw\[6\] SPI_Master.v(665) " "Inferred latch for \"Channel1_Raw\[6\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743714 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel1_Raw\[7\] SPI_Master.v(665) " "Inferred latch for \"Channel1_Raw\[7\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743714 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel1_Raw\[8\] SPI_Master.v(665) " "Inferred latch for \"Channel1_Raw\[8\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743714 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel1_Raw\[9\] SPI_Master.v(665) " "Inferred latch for \"Channel1_Raw\[9\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743714 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel1_Raw\[10\] SPI_Master.v(665) " "Inferred latch for \"Channel1_Raw\[10\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743714 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel1_Raw\[11\] SPI_Master.v(665) " "Inferred latch for \"Channel1_Raw\[11\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743715 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel1_Raw\[12\] SPI_Master.v(665) " "Inferred latch for \"Channel1_Raw\[12\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743715 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel1_Raw\[13\] SPI_Master.v(665) " "Inferred latch for \"Channel1_Raw\[13\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743715 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel1_Raw\[14\] SPI_Master.v(665) " "Inferred latch for \"Channel1_Raw\[14\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743715 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel1_Raw\[15\] SPI_Master.v(665) " "Inferred latch for \"Channel1_Raw\[15\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743715 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel1_Raw\[16\] SPI_Master.v(665) " "Inferred latch for \"Channel1_Raw\[16\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743715 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel1_Raw\[17\] SPI_Master.v(665) " "Inferred latch for \"Channel1_Raw\[17\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743715 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel1_Raw\[18\] SPI_Master.v(665) " "Inferred latch for \"Channel1_Raw\[18\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743715 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel1_Raw\[19\] SPI_Master.v(665) " "Inferred latch for \"Channel1_Raw\[19\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743715 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel1_Raw\[20\] SPI_Master.v(665) " "Inferred latch for \"Channel1_Raw\[20\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743715 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel1_Raw\[21\] SPI_Master.v(665) " "Inferred latch for \"Channel1_Raw\[21\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743715 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel1_Raw\[22\] SPI_Master.v(665) " "Inferred latch for \"Channel1_Raw\[22\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743715 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel1_Raw\[23\] SPI_Master.v(665) " "Inferred latch for \"Channel1_Raw\[23\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743715 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel1_Raw\[24\] SPI_Master.v(665) " "Inferred latch for \"Channel1_Raw\[24\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743715 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel1_Raw\[25\] SPI_Master.v(665) " "Inferred latch for \"Channel1_Raw\[25\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743715 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel1_Raw\[26\] SPI_Master.v(665) " "Inferred latch for \"Channel1_Raw\[26\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743715 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel1_Raw\[27\] SPI_Master.v(665) " "Inferred latch for \"Channel1_Raw\[27\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743715 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel1_Raw\[28\] SPI_Master.v(665) " "Inferred latch for \"Channel1_Raw\[28\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743715 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel1_Raw\[29\] SPI_Master.v(665) " "Inferred latch for \"Channel1_Raw\[29\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743715 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel1_Raw\[30\] SPI_Master.v(665) " "Inferred latch for \"Channel1_Raw\[30\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743715 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel1_Raw\[31\] SPI_Master.v(665) " "Inferred latch for \"Channel1_Raw\[31\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743715 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel0_Raw\[0\] SPI_Master.v(665) " "Inferred latch for \"Channel0_Raw\[0\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743716 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel0_Raw\[1\] SPI_Master.v(665) " "Inferred latch for \"Channel0_Raw\[1\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743716 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel0_Raw\[2\] SPI_Master.v(665) " "Inferred latch for \"Channel0_Raw\[2\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743716 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel0_Raw\[3\] SPI_Master.v(665) " "Inferred latch for \"Channel0_Raw\[3\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743716 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel0_Raw\[4\] SPI_Master.v(665) " "Inferred latch for \"Channel0_Raw\[4\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743716 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel0_Raw\[5\] SPI_Master.v(665) " "Inferred latch for \"Channel0_Raw\[5\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743716 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel0_Raw\[6\] SPI_Master.v(665) " "Inferred latch for \"Channel0_Raw\[6\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743716 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel0_Raw\[7\] SPI_Master.v(665) " "Inferred latch for \"Channel0_Raw\[7\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743716 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel0_Raw\[8\] SPI_Master.v(665) " "Inferred latch for \"Channel0_Raw\[8\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743716 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel0_Raw\[9\] SPI_Master.v(665) " "Inferred latch for \"Channel0_Raw\[9\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743716 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel0_Raw\[10\] SPI_Master.v(665) " "Inferred latch for \"Channel0_Raw\[10\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743716 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel0_Raw\[11\] SPI_Master.v(665) " "Inferred latch for \"Channel0_Raw\[11\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743716 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel0_Raw\[12\] SPI_Master.v(665) " "Inferred latch for \"Channel0_Raw\[12\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743716 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel0_Raw\[13\] SPI_Master.v(665) " "Inferred latch for \"Channel0_Raw\[13\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743716 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel0_Raw\[14\] SPI_Master.v(665) " "Inferred latch for \"Channel0_Raw\[14\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743716 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel0_Raw\[15\] SPI_Master.v(665) " "Inferred latch for \"Channel0_Raw\[15\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743716 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel0_Raw\[16\] SPI_Master.v(665) " "Inferred latch for \"Channel0_Raw\[16\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743716 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel0_Raw\[17\] SPI_Master.v(665) " "Inferred latch for \"Channel0_Raw\[17\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743716 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel0_Raw\[18\] SPI_Master.v(665) " "Inferred latch for \"Channel0_Raw\[18\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743716 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel0_Raw\[19\] SPI_Master.v(665) " "Inferred latch for \"Channel0_Raw\[19\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743716 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel0_Raw\[20\] SPI_Master.v(665) " "Inferred latch for \"Channel0_Raw\[20\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743716 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel0_Raw\[21\] SPI_Master.v(665) " "Inferred latch for \"Channel0_Raw\[21\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743716 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel0_Raw\[22\] SPI_Master.v(665) " "Inferred latch for \"Channel0_Raw\[22\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743716 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel0_Raw\[23\] SPI_Master.v(665) " "Inferred latch for \"Channel0_Raw\[23\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743717 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel0_Raw\[24\] SPI_Master.v(665) " "Inferred latch for \"Channel0_Raw\[24\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743717 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel0_Raw\[25\] SPI_Master.v(665) " "Inferred latch for \"Channel0_Raw\[25\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743717 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel0_Raw\[26\] SPI_Master.v(665) " "Inferred latch for \"Channel0_Raw\[26\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743717 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel0_Raw\[27\] SPI_Master.v(665) " "Inferred latch for \"Channel0_Raw\[27\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743717 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel0_Raw\[28\] SPI_Master.v(665) " "Inferred latch for \"Channel0_Raw\[28\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743717 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel0_Raw\[29\] SPI_Master.v(665) " "Inferred latch for \"Channel0_Raw\[29\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743717 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel0_Raw\[30\] SPI_Master.v(665) " "Inferred latch for \"Channel0_Raw\[30\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743717 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Channel0_Raw\[31\] SPI_Master.v(665) " "Inferred latch for \"Channel0_Raw\[31\]\" at SPI_Master.v(665)" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215743717 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_synthesizer SPI_Master:SPI_Master_uut\|clock_synthesizer:uut0 " "Elaborating entity \"clock_synthesizer\" for hierarchy \"SPI_Master:SPI_Master_uut\|clock_synthesizer:uut0\"" {  } { { "SPI_Master.v" "uut0" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750215743790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_synthesizer_toggle SPI_Master:SPI_Master_uut\|clock_synthesizer_toggle:uut1 " "Elaborating entity \"clock_synthesizer_toggle\" for hierarchy \"SPI_Master:SPI_Master_uut\|clock_synthesizer_toggle:uut1\"" {  } { { "SPI_Master.v" "uut1" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750215743800 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 clock_synthesizer_toggle.v(47) " "Verilog HDL assignment warning at clock_synthesizer_toggle.v(47): truncated value with size 32 to match size of target (11)" {  } { { "clock_synthesizer_toggle.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/clock_synthesizer_toggle.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750215743801 "|ADS131A0X|SPI_Master:SPI_Master_uut|clock_synthesizer_toggle:uut1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 clock_synthesizer_toggle.v(49) " "Verilog HDL assignment warning at clock_synthesizer_toggle.v(49): truncated value with size 32 to match size of target (11)" {  } { { "clock_synthesizer_toggle.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/clock_synthesizer_toggle.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750215743801 "|ADS131A0X|SPI_Master:SPI_Master_uut|clock_synthesizer_toggle:uut1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 clock_synthesizer_toggle.v(67) " "Verilog HDL assignment warning at clock_synthesizer_toggle.v(67): truncated value with size 32 to match size of target (9)" {  } { { "clock_synthesizer_toggle.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/clock_synthesizer_toggle.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750215743801 "|ADS131A0X|SPI_Master:SPI_Master_uut|clock_synthesizer_toggle:uut1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 clock_synthesizer_toggle.v(85) " "Verilog HDL assignment warning at clock_synthesizer_toggle.v(85): truncated value with size 32 to match size of target (1)" {  } { { "clock_synthesizer_toggle.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/clock_synthesizer_toggle.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750215743801 "|ADS131A0X|SPI_Master:SPI_Master_uut|clock_synthesizer_toggle:uut1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 clock_synthesizer_toggle.v(86) " "Verilog HDL assignment warning at clock_synthesizer_toggle.v(86): truncated value with size 32 to match size of target (1)" {  } { { "clock_synthesizer_toggle.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/clock_synthesizer_toggle.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750215743801 "|ADS131A0X|SPI_Master:SPI_Master_uut|clock_synthesizer_toggle:uut1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "heartbeat heartbeat:heartbeat_uut " "Elaborating entity \"heartbeat\" for hierarchy \"heartbeat:heartbeat_uut\"" {  } { { "ADS131A0X.v" "heartbeat_uut" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/ADS131A0X.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750215743813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_fifo my_fifo:my_fifo_uut0 " "Elaborating entity \"my_fifo\" for hierarchy \"my_fifo:my_fifo_uut0\"" {  } { { "ADS131A0X.v" "my_fifo_uut0" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/ADS131A0X.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750215743828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo my_fifo:my_fifo_uut0\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"my_fifo:my_fifo_uut0\|dcfifo:dcfifo_component\"" {  } { { "my_fifo.v" "dcfifo_component" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/my_fifo.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750215744057 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_fifo:my_fifo_uut0\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"my_fifo:my_fifo_uut0\|dcfifo:dcfifo_component\"" {  } { { "my_fifo.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/my_fifo.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750215744069 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_fifo:my_fifo_uut0\|dcfifo:dcfifo_component " "Instantiated megafunction \"my_fifo:my_fifo_uut0\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750215744069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750215744069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750215744069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750215744069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750215744069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750215744069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750215744069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750215744069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750215744069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750215744069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750215744069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750215744069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750215744069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750215744069 ""}  } { { "my_fifo.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/my_fifo.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750215744069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_coo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_coo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_coo1 " "Found entity 1: dcfifo_coo1" {  } { { "db/dcfifo_coo1.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/dcfifo_coo1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750215744107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215744107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_coo1 my_fifo:my_fifo_uut0\|dcfifo:dcfifo_component\|dcfifo_coo1:auto_generated " "Elaborating entity \"dcfifo_coo1\" for hierarchy \"my_fifo:my_fifo_uut0\|dcfifo:dcfifo_component\|dcfifo_coo1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750215744108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_h57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_h57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_h57 " "Found entity 1: a_graycounter_h57" {  } { { "db/a_graycounter_h57.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/a_graycounter_h57.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750215744169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215744169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_h57 my_fifo:my_fifo_uut0\|dcfifo:dcfifo_component\|dcfifo_coo1:auto_generated\|a_graycounter_h57:rdptr_g1p " "Elaborating entity \"a_graycounter_h57\" for hierarchy \"my_fifo:my_fifo_uut0\|dcfifo:dcfifo_component\|dcfifo_coo1:auto_generated\|a_graycounter_h57:rdptr_g1p\"" {  } { { "db/dcfifo_coo1.tdf" "rdptr_g1p" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/dcfifo_coo1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750215744170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_djc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_djc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_djc " "Found entity 1: a_graycounter_djc" {  } { { "db/a_graycounter_djc.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/a_graycounter_djc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750215744238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215744238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_djc my_fifo:my_fifo_uut0\|dcfifo:dcfifo_component\|dcfifo_coo1:auto_generated\|a_graycounter_djc:wrptr_g1p " "Elaborating entity \"a_graycounter_djc\" for hierarchy \"my_fifo:my_fifo_uut0\|dcfifo:dcfifo_component\|dcfifo_coo1:auto_generated\|a_graycounter_djc:wrptr_g1p\"" {  } { { "db/dcfifo_coo1.tdf" "wrptr_g1p" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/dcfifo_coo1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750215744239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uq81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uq81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uq81 " "Found entity 1: altsyncram_uq81" {  } { { "db/altsyncram_uq81.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/altsyncram_uq81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750215744283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215744283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uq81 my_fifo:my_fifo_uut0\|dcfifo:dcfifo_component\|dcfifo_coo1:auto_generated\|altsyncram_uq81:fifo_ram " "Elaborating entity \"altsyncram_uq81\" for hierarchy \"my_fifo:my_fifo_uut0\|dcfifo:dcfifo_component\|dcfifo_coo1:auto_generated\|altsyncram_uq81:fifo_ram\"" {  } { { "db/dcfifo_coo1.tdf" "fifo_ram" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/dcfifo_coo1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750215744283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_rnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_rnl " "Found entity 1: alt_synch_pipe_rnl" {  } { { "db/alt_synch_pipe_rnl.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/alt_synch_pipe_rnl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750215744326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215744326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_rnl my_fifo:my_fifo_uut0\|dcfifo:dcfifo_component\|dcfifo_coo1:auto_generated\|alt_synch_pipe_rnl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_rnl\" for hierarchy \"my_fifo:my_fifo_uut0\|dcfifo:dcfifo_component\|dcfifo_coo1:auto_generated\|alt_synch_pipe_rnl:rs_dgwp\"" {  } { { "db/dcfifo_coo1.tdf" "rs_dgwp" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/dcfifo_coo1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750215744327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_cd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_cd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_cd9 " "Found entity 1: dffpipe_cd9" {  } { { "db/dffpipe_cd9.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/dffpipe_cd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750215744346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215744346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_cd9 my_fifo:my_fifo_uut0\|dcfifo:dcfifo_component\|dcfifo_coo1:auto_generated\|alt_synch_pipe_rnl:rs_dgwp\|dffpipe_cd9:dffpipe10 " "Elaborating entity \"dffpipe_cd9\" for hierarchy \"my_fifo:my_fifo_uut0\|dcfifo:dcfifo_component\|dcfifo_coo1:auto_generated\|alt_synch_pipe_rnl:rs_dgwp\|dffpipe_cd9:dffpipe10\"" {  } { { "db/alt_synch_pipe_rnl.tdf" "dffpipe10" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/alt_synch_pipe_rnl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750215744346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_snl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_snl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_snl " "Found entity 1: alt_synch_pipe_snl" {  } { { "db/alt_synch_pipe_snl.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/alt_synch_pipe_snl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750215744363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215744363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_snl my_fifo:my_fifo_uut0\|dcfifo:dcfifo_component\|dcfifo_coo1:auto_generated\|alt_synch_pipe_snl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_snl\" for hierarchy \"my_fifo:my_fifo_uut0\|dcfifo:dcfifo_component\|dcfifo_coo1:auto_generated\|alt_synch_pipe_snl:ws_dgrp\"" {  } { { "db/dcfifo_coo1.tdf" "ws_dgrp" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/dcfifo_coo1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750215744364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_dd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_dd9 " "Found entity 1: dffpipe_dd9" {  } { { "db/dffpipe_dd9.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/dffpipe_dd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750215744381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215744381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_dd9 my_fifo:my_fifo_uut0\|dcfifo:dcfifo_component\|dcfifo_coo1:auto_generated\|alt_synch_pipe_snl:ws_dgrp\|dffpipe_dd9:dffpipe13 " "Elaborating entity \"dffpipe_dd9\" for hierarchy \"my_fifo:my_fifo_uut0\|dcfifo:dcfifo_component\|dcfifo_coo1:auto_generated\|alt_synch_pipe_snl:ws_dgrp\|dffpipe_dd9:dffpipe13\"" {  } { { "db/alt_synch_pipe_snl.tdf" "dffpipe13" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/alt_synch_pipe_snl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750215744381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_366.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_366.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_366 " "Found entity 1: cmpr_366" {  } { { "db/cmpr_366.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/cmpr_366.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750215744421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215744421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_366 my_fifo:my_fifo_uut0\|dcfifo:dcfifo_component\|dcfifo_coo1:auto_generated\|cmpr_366:rdempty_eq_comp " "Elaborating entity \"cmpr_366\" for hierarchy \"my_fifo:my_fifo_uut0\|dcfifo:dcfifo_component\|dcfifo_coo1:auto_generated\|cmpr_366:rdempty_eq_comp\"" {  } { { "db/dcfifo_coo1.tdf" "rdempty_eq_comp" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/dcfifo_coo1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750215744421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_synthesizer clock_synthesizer:my_fifo_clk_write " "Elaborating entity \"clock_synthesizer\" for hierarchy \"clock_synthesizer:my_fifo_clk_write\"" {  } { { "ADS131A0X.v" "my_fifo_clk_write" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/ADS131A0X.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750215745111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_synthesizer clock_synthesizer:my_fifo_clk_read " "Elaborating entity \"clock_synthesizer\" for hierarchy \"clock_synthesizer:my_fifo_clk_read\"" {  } { { "ADS131A0X.v" "my_fifo_clk_read" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/ADS131A0X.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750215745121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9d24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9d24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9d24 " "Found entity 1: altsyncram_9d24" {  } { { "db/altsyncram_9d24.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/altsyncram_9d24.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750215747340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215747340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_isc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_isc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_isc " "Found entity 1: mux_isc" {  } { { "db/mux_isc.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/mux_isc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750215747557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215747557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_6vf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_6vf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_6vf " "Found entity 1: decode_6vf" {  } { { "db/decode_6vf.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/decode_6vf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750215747624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215747624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_thi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_thi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_thi " "Found entity 1: cntr_thi" {  } { { "db/cntr_thi.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/cntr_thi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750215747727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215747727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750215747774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215747774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_19j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_19j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_19j " "Found entity 1: cntr_19j" {  } { { "db/cntr_19j.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/cntr_19j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750215747835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215747835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5gi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5gi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5gi " "Found entity 1: cntr_5gi" {  } { { "db/cntr_5gi.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/cntr_5gi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750215747931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215747931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_kgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_kgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_kgc " "Found entity 1: cmpr_kgc" {  } { { "db/cmpr_kgc.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/cmpr_kgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750215747975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215747975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r2j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r2j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r2j " "Found entity 1: cntr_r2j" {  } { { "db/cntr_r2j.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/cntr_r2j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750215748041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215748041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ggc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ggc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ggc " "Found entity 1: cmpr_ggc" {  } { { "db/cmpr_ggc.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/cmpr_ggc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750215748085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215748085 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750215748626 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1750215748739 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.06.18.11:02:31 Progress: Loading slda5d34450/alt_sld_fab_wrapper_hw.tcl " "2025.06.18.11:02:31 Progress: Loading slda5d34450/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215751758 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215754805 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215754888 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215758006 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215758117 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215758223 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215758362 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215758371 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215758372 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1750215759049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda5d34450/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda5d34450/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda5d34450/alt_sld_fab.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/ip/slda5d34450/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750215759282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215759282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750215759363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215759363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750215759365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215759365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750215759420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215759420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750215759496 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750215759496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215759496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750215759563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215759563 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SPI_Master:SPI_Master_uut\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SPI_Master:SPI_Master_uut\|Mod0\"" {  } { { "SPI_Master.v" "Mod0" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 150 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750215762620 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1750215762620 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SPI_Master:SPI_Master_uut\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"SPI_Master:SPI_Master_uut\|lpm_divide:Mod0\"" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 150 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750215762696 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SPI_Master:SPI_Master_uut\|lpm_divide:Mod0 " "Instantiated megafunction \"SPI_Master:SPI_Master_uut\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750215762697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750215762697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750215762697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750215762697 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 150 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750215762697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_i9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_i9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_i9m " "Found entity 1: lpm_divide_i9m" {  } { { "db/lpm_divide_i9m.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/lpm_divide_i9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750215762749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215762749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/sign_div_unsign_ekh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750215762779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215762779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_94f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_94f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_94f " "Found entity 1: alt_u_div_94f" {  } { { "db/alt_u_div_94f.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/alt_u_div_94f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750215762815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215762815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0pc " "Found entity 1: add_sub_0pc" {  } { { "db/add_sub_0pc.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/add_sub_0pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750215762904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215762904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1pc " "Found entity 1: add_sub_1pc" {  } { { "db/add_sub_1pc.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/add_sub_1pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750215763027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215763027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|FIFO_WR_EN\[0\] " "Latch SPI_Master:SPI_Master_uut\|FIFO_WR_EN\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763788 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|FIFO_WR_EN\[1\] " "Latch SPI_Master:SPI_Master_uut\|FIFO_WR_EN\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763788 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|FIFO_WR_EN\[2\] " "Latch SPI_Master:SPI_Master_uut\|FIFO_WR_EN\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763789 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|FIFO_WR_EN\[3\] " "Latch SPI_Master:SPI_Master_uut\|FIFO_WR_EN\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763789 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel0_Raw\[0\] " "Latch SPI_Master:SPI_Master_uut\|Channel0_Raw\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763789 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel0_Raw\[10\] " "Latch SPI_Master:SPI_Master_uut\|Channel0_Raw\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763789 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel0_Raw\[11\] " "Latch SPI_Master:SPI_Master_uut\|Channel0_Raw\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763790 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel0_Raw\[12\] " "Latch SPI_Master:SPI_Master_uut\|Channel0_Raw\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763790 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel0_Raw\[13\] " "Latch SPI_Master:SPI_Master_uut\|Channel0_Raw\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763790 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel0_Raw\[14\] " "Latch SPI_Master:SPI_Master_uut\|Channel0_Raw\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763790 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel0_Raw\[15\] " "Latch SPI_Master:SPI_Master_uut\|Channel0_Raw\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763790 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel0_Raw\[16\] " "Latch SPI_Master:SPI_Master_uut\|Channel0_Raw\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763790 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel0_Raw\[17\] " "Latch SPI_Master:SPI_Master_uut\|Channel0_Raw\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763790 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel0_Raw\[18\] " "Latch SPI_Master:SPI_Master_uut\|Channel0_Raw\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763790 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel0_Raw\[19\] " "Latch SPI_Master:SPI_Master_uut\|Channel0_Raw\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763790 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel0_Raw\[1\] " "Latch SPI_Master:SPI_Master_uut\|Channel0_Raw\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763790 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel0_Raw\[20\] " "Latch SPI_Master:SPI_Master_uut\|Channel0_Raw\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763790 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel0_Raw\[21\] " "Latch SPI_Master:SPI_Master_uut\|Channel0_Raw\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763791 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel0_Raw\[22\] " "Latch SPI_Master:SPI_Master_uut\|Channel0_Raw\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763791 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel0_Raw\[23\] " "Latch SPI_Master:SPI_Master_uut\|Channel0_Raw\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763791 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel0_Raw\[24\] " "Latch SPI_Master:SPI_Master_uut\|Channel0_Raw\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763791 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel0_Raw\[25\] " "Latch SPI_Master:SPI_Master_uut\|Channel0_Raw\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763791 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel0_Raw\[26\] " "Latch SPI_Master:SPI_Master_uut\|Channel0_Raw\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763791 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel0_Raw\[27\] " "Latch SPI_Master:SPI_Master_uut\|Channel0_Raw\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763791 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel0_Raw\[28\] " "Latch SPI_Master:SPI_Master_uut\|Channel0_Raw\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763791 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel0_Raw\[29\] " "Latch SPI_Master:SPI_Master_uut\|Channel0_Raw\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763791 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel0_Raw\[2\] " "Latch SPI_Master:SPI_Master_uut\|Channel0_Raw\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763791 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel0_Raw\[30\] " "Latch SPI_Master:SPI_Master_uut\|Channel0_Raw\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763792 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel0_Raw\[31\] " "Latch SPI_Master:SPI_Master_uut\|Channel0_Raw\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763792 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel0_Raw\[3\] " "Latch SPI_Master:SPI_Master_uut\|Channel0_Raw\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763792 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel0_Raw\[4\] " "Latch SPI_Master:SPI_Master_uut\|Channel0_Raw\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763792 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel0_Raw\[5\] " "Latch SPI_Master:SPI_Master_uut\|Channel0_Raw\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763792 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel0_Raw\[6\] " "Latch SPI_Master:SPI_Master_uut\|Channel0_Raw\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763792 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel0_Raw\[7\] " "Latch SPI_Master:SPI_Master_uut\|Channel0_Raw\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763792 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel0_Raw\[8\] " "Latch SPI_Master:SPI_Master_uut\|Channel0_Raw\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763792 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel0_Raw\[9\] " "Latch SPI_Master:SPI_Master_uut\|Channel0_Raw\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763792 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel1_Raw\[0\] " "Latch SPI_Master:SPI_Master_uut\|Channel1_Raw\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763792 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel1_Raw\[10\] " "Latch SPI_Master:SPI_Master_uut\|Channel1_Raw\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763792 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel1_Raw\[11\] " "Latch SPI_Master:SPI_Master_uut\|Channel1_Raw\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763792 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel1_Raw\[12\] " "Latch SPI_Master:SPI_Master_uut\|Channel1_Raw\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763792 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel1_Raw\[13\] " "Latch SPI_Master:SPI_Master_uut\|Channel1_Raw\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763793 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel1_Raw\[14\] " "Latch SPI_Master:SPI_Master_uut\|Channel1_Raw\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763793 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel1_Raw\[15\] " "Latch SPI_Master:SPI_Master_uut\|Channel1_Raw\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763793 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel1_Raw\[16\] " "Latch SPI_Master:SPI_Master_uut\|Channel1_Raw\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763793 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel1_Raw\[17\] " "Latch SPI_Master:SPI_Master_uut\|Channel1_Raw\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763793 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel1_Raw\[18\] " "Latch SPI_Master:SPI_Master_uut\|Channel1_Raw\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763793 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel1_Raw\[19\] " "Latch SPI_Master:SPI_Master_uut\|Channel1_Raw\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763793 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel1_Raw\[1\] " "Latch SPI_Master:SPI_Master_uut\|Channel1_Raw\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763793 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel1_Raw\[20\] " "Latch SPI_Master:SPI_Master_uut\|Channel1_Raw\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763793 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel1_Raw\[21\] " "Latch SPI_Master:SPI_Master_uut\|Channel1_Raw\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763793 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel1_Raw\[22\] " "Latch SPI_Master:SPI_Master_uut\|Channel1_Raw\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763793 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel1_Raw\[23\] " "Latch SPI_Master:SPI_Master_uut\|Channel1_Raw\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763793 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel1_Raw\[24\] " "Latch SPI_Master:SPI_Master_uut\|Channel1_Raw\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763793 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel1_Raw\[25\] " "Latch SPI_Master:SPI_Master_uut\|Channel1_Raw\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763793 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel1_Raw\[26\] " "Latch SPI_Master:SPI_Master_uut\|Channel1_Raw\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763794 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel1_Raw\[27\] " "Latch SPI_Master:SPI_Master_uut\|Channel1_Raw\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763794 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel1_Raw\[28\] " "Latch SPI_Master:SPI_Master_uut\|Channel1_Raw\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763794 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel1_Raw\[29\] " "Latch SPI_Master:SPI_Master_uut\|Channel1_Raw\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763794 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel1_Raw\[2\] " "Latch SPI_Master:SPI_Master_uut\|Channel1_Raw\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763794 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel1_Raw\[30\] " "Latch SPI_Master:SPI_Master_uut\|Channel1_Raw\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763794 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel1_Raw\[31\] " "Latch SPI_Master:SPI_Master_uut\|Channel1_Raw\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763794 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel1_Raw\[3\] " "Latch SPI_Master:SPI_Master_uut\|Channel1_Raw\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763794 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel1_Raw\[4\] " "Latch SPI_Master:SPI_Master_uut\|Channel1_Raw\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763794 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel1_Raw\[5\] " "Latch SPI_Master:SPI_Master_uut\|Channel1_Raw\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763794 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel1_Raw\[6\] " "Latch SPI_Master:SPI_Master_uut\|Channel1_Raw\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763794 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel1_Raw\[7\] " "Latch SPI_Master:SPI_Master_uut\|Channel1_Raw\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763794 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel1_Raw\[8\] " "Latch SPI_Master:SPI_Master_uut\|Channel1_Raw\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763794 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel1_Raw\[9\] " "Latch SPI_Master:SPI_Master_uut\|Channel1_Raw\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763794 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel2_Raw\[0\] " "Latch SPI_Master:SPI_Master_uut\|Channel2_Raw\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763795 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel2_Raw\[10\] " "Latch SPI_Master:SPI_Master_uut\|Channel2_Raw\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763795 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel2_Raw\[11\] " "Latch SPI_Master:SPI_Master_uut\|Channel2_Raw\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763795 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel2_Raw\[12\] " "Latch SPI_Master:SPI_Master_uut\|Channel2_Raw\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763795 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel2_Raw\[13\] " "Latch SPI_Master:SPI_Master_uut\|Channel2_Raw\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763795 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel2_Raw\[14\] " "Latch SPI_Master:SPI_Master_uut\|Channel2_Raw\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763795 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel2_Raw\[15\] " "Latch SPI_Master:SPI_Master_uut\|Channel2_Raw\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763795 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel2_Raw\[16\] " "Latch SPI_Master:SPI_Master_uut\|Channel2_Raw\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763795 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel2_Raw\[17\] " "Latch SPI_Master:SPI_Master_uut\|Channel2_Raw\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763795 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel2_Raw\[18\] " "Latch SPI_Master:SPI_Master_uut\|Channel2_Raw\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763796 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel2_Raw\[19\] " "Latch SPI_Master:SPI_Master_uut\|Channel2_Raw\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763796 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel2_Raw\[1\] " "Latch SPI_Master:SPI_Master_uut\|Channel2_Raw\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763796 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel2_Raw\[20\] " "Latch SPI_Master:SPI_Master_uut\|Channel2_Raw\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763796 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel2_Raw\[21\] " "Latch SPI_Master:SPI_Master_uut\|Channel2_Raw\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763796 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel2_Raw\[22\] " "Latch SPI_Master:SPI_Master_uut\|Channel2_Raw\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763796 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel2_Raw\[23\] " "Latch SPI_Master:SPI_Master_uut\|Channel2_Raw\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763796 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel2_Raw\[24\] " "Latch SPI_Master:SPI_Master_uut\|Channel2_Raw\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763796 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel2_Raw\[25\] " "Latch SPI_Master:SPI_Master_uut\|Channel2_Raw\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763796 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel2_Raw\[26\] " "Latch SPI_Master:SPI_Master_uut\|Channel2_Raw\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763797 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel2_Raw\[27\] " "Latch SPI_Master:SPI_Master_uut\|Channel2_Raw\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763797 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel2_Raw\[28\] " "Latch SPI_Master:SPI_Master_uut\|Channel2_Raw\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763797 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel2_Raw\[29\] " "Latch SPI_Master:SPI_Master_uut\|Channel2_Raw\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763797 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel2_Raw\[2\] " "Latch SPI_Master:SPI_Master_uut\|Channel2_Raw\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763797 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel2_Raw\[30\] " "Latch SPI_Master:SPI_Master_uut\|Channel2_Raw\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763797 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel2_Raw\[31\] " "Latch SPI_Master:SPI_Master_uut\|Channel2_Raw\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763797 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel2_Raw\[3\] " "Latch SPI_Master:SPI_Master_uut\|Channel2_Raw\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763797 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel2_Raw\[4\] " "Latch SPI_Master:SPI_Master_uut\|Channel2_Raw\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763797 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel2_Raw\[5\] " "Latch SPI_Master:SPI_Master_uut\|Channel2_Raw\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763797 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel2_Raw\[6\] " "Latch SPI_Master:SPI_Master_uut\|Channel2_Raw\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763797 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel2_Raw\[7\] " "Latch SPI_Master:SPI_Master_uut\|Channel2_Raw\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763797 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel2_Raw\[8\] " "Latch SPI_Master:SPI_Master_uut\|Channel2_Raw\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763797 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel2_Raw\[9\] " "Latch SPI_Master:SPI_Master_uut\|Channel2_Raw\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763798 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel3_Raw\[0\] " "Latch SPI_Master:SPI_Master_uut\|Channel3_Raw\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763798 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel3_Raw\[10\] " "Latch SPI_Master:SPI_Master_uut\|Channel3_Raw\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763798 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel3_Raw\[11\] " "Latch SPI_Master:SPI_Master_uut\|Channel3_Raw\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763798 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel3_Raw\[12\] " "Latch SPI_Master:SPI_Master_uut\|Channel3_Raw\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763798 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel3_Raw\[13\] " "Latch SPI_Master:SPI_Master_uut\|Channel3_Raw\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763798 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel3_Raw\[14\] " "Latch SPI_Master:SPI_Master_uut\|Channel3_Raw\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763798 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel3_Raw\[15\] " "Latch SPI_Master:SPI_Master_uut\|Channel3_Raw\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763798 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel3_Raw\[16\] " "Latch SPI_Master:SPI_Master_uut\|Channel3_Raw\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763798 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel3_Raw\[17\] " "Latch SPI_Master:SPI_Master_uut\|Channel3_Raw\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763798 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel3_Raw\[18\] " "Latch SPI_Master:SPI_Master_uut\|Channel3_Raw\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763798 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel3_Raw\[19\] " "Latch SPI_Master:SPI_Master_uut\|Channel3_Raw\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763798 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel3_Raw\[1\] " "Latch SPI_Master:SPI_Master_uut\|Channel3_Raw\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763799 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel3_Raw\[20\] " "Latch SPI_Master:SPI_Master_uut\|Channel3_Raw\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763799 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel3_Raw\[21\] " "Latch SPI_Master:SPI_Master_uut\|Channel3_Raw\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763799 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel3_Raw\[22\] " "Latch SPI_Master:SPI_Master_uut\|Channel3_Raw\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763799 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel3_Raw\[23\] " "Latch SPI_Master:SPI_Master_uut\|Channel3_Raw\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763799 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel3_Raw\[24\] " "Latch SPI_Master:SPI_Master_uut\|Channel3_Raw\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763799 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel3_Raw\[25\] " "Latch SPI_Master:SPI_Master_uut\|Channel3_Raw\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763799 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel3_Raw\[26\] " "Latch SPI_Master:SPI_Master_uut\|Channel3_Raw\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763799 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel3_Raw\[27\] " "Latch SPI_Master:SPI_Master_uut\|Channel3_Raw\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763799 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel3_Raw\[28\] " "Latch SPI_Master:SPI_Master_uut\|Channel3_Raw\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763799 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel3_Raw\[29\] " "Latch SPI_Master:SPI_Master_uut\|Channel3_Raw\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763799 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel3_Raw\[2\] " "Latch SPI_Master:SPI_Master_uut\|Channel3_Raw\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763799 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel3_Raw\[30\] " "Latch SPI_Master:SPI_Master_uut\|Channel3_Raw\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763799 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel3_Raw\[31\] " "Latch SPI_Master:SPI_Master_uut\|Channel3_Raw\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763800 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel3_Raw\[3\] " "Latch SPI_Master:SPI_Master_uut\|Channel3_Raw\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763800 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel3_Raw\[4\] " "Latch SPI_Master:SPI_Master_uut\|Channel3_Raw\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763800 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel3_Raw\[5\] " "Latch SPI_Master:SPI_Master_uut\|Channel3_Raw\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763800 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel3_Raw\[6\] " "Latch SPI_Master:SPI_Master_uut\|Channel3_Raw\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763800 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel3_Raw\[7\] " "Latch SPI_Master:SPI_Master_uut\|Channel3_Raw\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763800 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel3_Raw\[8\] " "Latch SPI_Master:SPI_Master_uut\|Channel3_Raw\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763800 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPI_Master:SPI_Master_uut\|Channel3_Raw\[9\] " "Latch SPI_Master:SPI_Master_uut\|Channel3_Raw\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\] " "Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut\|spi_bit_count_32max\[0\]" {  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1750215763800 ""}  } { { "SPI_Master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v" 665 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1750215763800 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/a_graycounter_h57.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/a_graycounter_h57.tdf" 33 2 0 } } { "db/a_graycounter_djc.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/a_graycounter_djc.tdf" 33 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1750215763806 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1750215763806 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "FIFO_RD_EN\[1\] GND " "Pin \"FIFO_RD_EN\[1\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/ADS131A0X.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750215764384 "|ADS131A0X|FIFO_RD_EN[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIFO_RD_EN\[2\] GND " "Pin \"FIFO_RD_EN\[2\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/ADS131A0X.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750215764384 "|ADS131A0X|FIFO_RD_EN[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIFO_RD_EN\[3\] GND " "Pin \"FIFO_RD_EN\[3\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/ADS131A0X.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750215764384 "|ADS131A0X|FIFO_RD_EN[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state_tracker_output\[0\] GND " "Pin \"state_tracker_output\[0\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/ADS131A0X.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750215764384 "|ADS131A0X|state_tracker_output[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state_tracker_output\[1\] GND " "Pin \"state_tracker_output\[1\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/ADS131A0X.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750215764384 "|ADS131A0X|state_tracker_output[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state_tracker_output\[2\] GND " "Pin \"state_tracker_output\[2\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/ADS131A0X.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750215764384 "|ADS131A0X|state_tracker_output[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state_tracker_output\[3\] GND " "Pin \"state_tracker_output\[3\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/ADS131A0X.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750215764384 "|ADS131A0X|state_tracker_output[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state_tracker_output\[4\] GND " "Pin \"state_tracker_output\[4\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/ADS131A0X.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750215764384 "|ADS131A0X|state_tracker_output[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adc_init_state\[4\] GND " "Pin \"adc_init_state\[4\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/ADS131A0X.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750215764384 "|ADS131A0X|adc_init_state[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adc_init_state\[5\] GND " "Pin \"adc_init_state\[5\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/ADS131A0X.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750215764384 "|ADS131A0X|adc_init_state[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adc_init_state\[6\] GND " "Pin \"adc_init_state\[6\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/ADS131A0X.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750215764384 "|ADS131A0X|adc_init_state[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adc_init_state\[7\] GND " "Pin \"adc_init_state\[7\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/ADS131A0X.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750215764384 "|ADS131A0X|adc_init_state[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1750215764384 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750215764546 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1750215765691 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 695 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 695 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1750215767475 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1750215767620 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750215767620 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6997 " "Implemented 6997 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1750215768537 ""} { "Info" "ICUT_CUT_TM_OPINS" "93 " "Implemented 93 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1750215768537 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6437 " "Implemented 6437 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1750215768537 ""} { "Info" "ICUT_CUT_TM_RAMS" "459 " "Implemented 459 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1750215768537 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1750215768537 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 297 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 297 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4899 " "Peak virtual memory: 4899 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750215768600 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 18 11:02:48 2025 " "Processing ended: Wed Jun 18 11:02:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750215768600 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750215768600 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750215768600 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1750215768600 ""}
