#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Nov 27 14:27:11 2023
# Process ID: 25212
# Current directory: D:/three_verilog/MIPI_DDR3_HDMI/sim/Mipi_rx_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25236 D:\three_verilog\MIPI_DDR3_HDMI\sim\Mipi_rx_test\Mipi_rx_test.xpr
# Log file: D:/three_verilog/MIPI_DDR3_HDMI/sim/Mipi_rx_test/vivado.log
# Journal file: D:/three_verilog/MIPI_DDR3_HDMI/sim/Mipi_rx_test\vivado.jou
# Running On: LAPTOP-H1858A6E, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 16828 MB
#-----------------------------------------------------------
start_gui
open_project D:/three_verilog/MIPI_DDR3_HDMI/sim/Mipi_rx_test/Mipi_rx_test.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'D:/three_verilog/MIPI_DDR3_HDMI/Test/Mipi_rx_test' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2180.367 ; gain = 351.910
update_compile_order -fileset sources_1
close_project
open_project D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.xpr
INFO: [Project 1-313] Project file moved from 'D:/three_verilog/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.gen/sources_1'.
WARNING: [Project 1-312] File not found as 'D:/three_verilog/MIPI_DDR3_HDMI/prj/rtl/MIPI_rx/ECC_Calculate_Haming.v'; using path 'D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/ECC_Calculate_Haming.v' instead.
WARNING: [Project 1-312] File not found as 'D:/three_verilog/MIPI_DDR3_HDMI/prj/rtl/MIPI_rx/Mipi_Byte_Alignment.v'; using path 'D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Byte_Alignment.v' instead.
WARNING: [Project 1-312] File not found as 'D:/three_verilog/MIPI_DDR3_HDMI/prj/rtl/MIPI_rx/Mipi_Lane_Alignment.v'; using path 'D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Lane_Alignment.v' instead.
WARNING: [Project 1-312] File not found as 'D:/three_verilog/MIPI_DDR3_HDMI/prj/rtl/MIPI_rx/Mipi_Unpacket.v'; using path 'D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Unpacket.v' instead.
WARNING: [Project 1-312] File not found as 'D:/three_verilog/MIPI_DDR3_HDMI/prj/rtl/MIPI_rx/Mipi_dphy_rx.v'; using path 'D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_dphy_rx.v' instead.
WARNING: [Project 1-312] File not found as 'D:/three_verilog/MIPI_DDR3_HDMI/prj/rtl/MIPI_rx/IIC_Control/ov5640_cfg.v'; using path 'D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/IIC_Control/ov5640_cfg.v' instead.
WARNING: [Project 1-312] File not found as 'D:/three_verilog/MIPI_DDR3_HDMI/prj/rtl/MIPI_rx/IIC_Control/ov5640_iic.v'; using path 'D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/IIC_Control/ov5640_iic.v' instead.
WARNING: [Project 1-312] File not found as 'D:/three_verilog/MIPI_DDR3_HDMI/prj/rtl/MIPI_rx/MIPI_test_top/MIPI_rx_top.v'; using path 'D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/MIPI_test_top/MIPI_rx_top.v' instead.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a75tfgg484-1
Top: MIPI_rx_top
INFO: [Device 21-403] Loading part xc7a75tfgg484-1
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'riic_data', assumed default net type 'wire' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/IIC_Control/ov5640_cfg.v:230]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2942.043 ; gain = 398.996
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MIPI_rx_top' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/MIPI_test_top/MIPI_rx_top.v:2]
INFO: [Synth 8-6157] synthesizing module 'ov5640_cfg' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/IIC_Control/ov5640_cfg.v:24]
INFO: [Synth 8-6157] synthesizing module 'ov5640_iic' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/IIC_Control/ov5640_iic.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ov5640_iic' (0#1) [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/IIC_Control/ov5640_iic.v:24]
WARNING: [Synth 8-689] width (1) of port connection 'riic_data' does not match port width (8) of module 'ov5640_iic' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/IIC_Control/ov5640_cfg.v:230]
INFO: [Synth 8-6155] done synthesizing module 'ov5640_cfg' (0#1) [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/IIC_Control/ov5640_cfg.v:24]
INFO: [Synth 8-6157] synthesizing module 'Mipi_dphy_rx' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_dphy_rx.v:2]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71342]
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71342]
INFO: [Synth 8-6157] synthesizing module 'BUFIO' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1354]
INFO: [Synth 8-6155] done synthesizing module 'BUFIO' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1354]
INFO: [Synth 8-6157] synthesizing module 'BUFR' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1420]
	Parameter BUFR_DIVIDE bound to: 4 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFR' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1420]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78437]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: NONE - type: string 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78437]
INFO: [Synth 8-6155] done synthesizing module 'Mipi_dphy_rx' (0#1) [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_dphy_rx.v:2]
INFO: [Synth 8-6157] synthesizing module 'Mipi_Byte_Alignment' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Byte_Alignment.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Mipi_Byte_Alignment' (0#1) [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Byte_Alignment.v:1]
INFO: [Synth 8-6157] synthesizing module 'Mipi_Lane_Alignment' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Lane_Alignment.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Mipi_Lane_Alignment' (0#1) [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Lane_Alignment.v:1]
INFO: [Synth 8-6157] synthesizing module 'Mipi_Unpacket' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Unpacket.v:1]
INFO: [Synth 8-6157] synthesizing module 'ECC_Calculate_Haming' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/ECC_Calculate_Haming.v:1]
	Parameter Data_bit_width bound to: 24 - type: integer 
	Parameter Redundant_bit_width bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ECC_Calculate_Haming' (0#1) [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/ECC_Calculate_Haming.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Mipi_Unpacket' (0#1) [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Unpacket.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MIPI_rx_top' (0#1) [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/MIPI_test_top/MIPI_rx_top.v:2]
WARNING: [Synth 8-3917] design MIPI_rx_top has port O_Mipi_ls_GPIO driven by constant 1
WARNING: [Synth 8-7129] Port I_Mipi_ls_Clk_p in module MIPI_rx_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_Mipi_ls_Clk_n in module MIPI_rx_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_Mipi_ls_Data_p[1] in module MIPI_rx_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_Mipi_ls_Data_p[0] in module MIPI_rx_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_Mipi_ls_Data_n[1] in module MIPI_rx_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_Mipi_ls_Data_n[0] in module MIPI_rx_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3035.879 ; gain = 492.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3053.773 ; gain = 510.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3053.773 ; gain = 510.727
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3065.840 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3166.477 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3183.805 ; gain = 640.758
31 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 3183.805 ; gain = 973.809
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'MIPI_rx_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPI_rx_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPI_rx_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/ECC_Calculate_Haming.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ECC_Calculate_Haming
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Byte_Alignment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mipi_Byte_Alignment
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Lane_Alignment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mipi_Lane_Alignment
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Unpacket.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mipi_Unpacket
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_dphy_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mipi_dphy_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/IIC_Control/ov5640_cfg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ov5640_cfg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/IIC_Control/ov5640_iic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ov5640_iic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/MIPI_test_top/MIPI_rx_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPI_rx_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPI_rx_top_behav xil_defaultlib.MIPI_rx_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPI_rx_top_behav xil_defaultlib.MIPI_rx_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'riic_data' [D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/IIC_Control/ov5640_cfg.v:230]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Byte_Alignment.v" Line 1. Module Mipi_Byte_Alignment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Byte_Alignment.v" Line 1. Module Mipi_Byte_Alignment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Lane_Alignment.v" Line 1. Module Mipi_Lane_Alignment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Unpacket.v" Line 1. Module Mipi_Unpacket_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/ECC_Calculate_Haming.v" Line 1. Module ECC_Calculate_Haming doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Byte_Alignment.v" Line 1. Module Mipi_Byte_Alignment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Byte_Alignment.v" Line 1. Module Mipi_Byte_Alignment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Lane_Alignment.v" Line 1. Module Mipi_Lane_Alignment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/Mipi_Unpacket.v" Line 1. Module Mipi_Unpacket_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/three_verilog/MIPI_DDR3_HDMI/rtl/MIPI_rx/ECC_Calculate_Haming.v" Line 1. Module ECC_Calculate_Haming doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ov5640_iic
Compiling module xil_defaultlib.ov5640_cfg
Compiling module unisims_ver.IBUFDS(IOSTANDARD="LVDS_25")
Compiling module unisims_ver.BUFIO
Compiling module unisims_ver.BUFR(BUFR_DIVIDE="4")
Compiling module unisims_ver.ISERDESE2(DATA_WIDTH=8,INTERFACE...
Compiling module xil_defaultlib.Mipi_dphy_rx
Compiling module xil_defaultlib.Mipi_Byte_Alignment
Compiling module xil_defaultlib.Mipi_Lane_Alignment
Compiling module xil_defaultlib.ECC_Calculate_Haming
Compiling module xil_defaultlib.Mipi_Unpacket_default
Compiling module xil_defaultlib.MIPI_rx_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPI_rx_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3195.898 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/three_verilog/MIPI_DDR3_HDMI/prj/MIPI_DDR3_HDMI/MIPI_DDR3_HDMI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPI_rx_top_behav -key {Behavioral:sim_1:Functional:MIPI_rx_top} -tclbatch {MIPI_rx_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source MIPI_rx_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPI_rx_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 3235.797 ; gain = 39.898
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.xpr
INFO: [Project 1-313] Project file moved from 'D:/three_verilog/MIPI_DDR3_HDMI/Test/MIPI_trans' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
update_compile_order -fileset sources_1
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Mipi_SIM'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'C:\modeltech64_10.5\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'C:/SIM_DATA/M2020_V2022/modelsim.ini' copied to run dir:'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Mipi_SIM' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {tb_Mipi_SIM_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying C:\SIM_DATA\M2020_V2022\modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:34:08 on Nov 27,2023
# vlog -incr -mfcu -work xil_defaultlib ../../../../../../rtl/MIPI_rx/ECC_Calculate_Haming.v ../../../../../../rtl/MIPI_rx/MIPI_test_top/MIPI_SIM_top.v ../../../../../../rtl/MIPI_rx/Mipi_Byte_Alignment.v ../../../../../../rtl/MIPI_rx/Mipi_Lane_Alignment.v ../../../../../../rtl/MIPI_rx/Mipi_Unpacket.v ../../../../MIPI_trans.srcs/sim_1/new/tb_Mipi_SIM.v 
# -- Skipping module ECC_Calculate_Haming
# -- Skipping module MIPI_SIM_top
# -- Skipping module Mipi_Byte_Alignment
# -- Compiling module Mipi_Lane_Alignment
# -- Compiling module Mipi_Unpacket
# -- Skipping module tb_Mipi_SIM
# 
# Top level modules:
# 	tb_Mipi_SIM
# End time: 14:34:08 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:34:08 on Nov 27,2023
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 14:34:08 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '5' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
Program launched (PID=25396)
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3237.691 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Mipi_SIM'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'C:\modeltech64_10.5\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'C:/SIM_DATA/M2020_V2022/modelsim.ini' copied to run dir:'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Mipi_SIM' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {tb_Mipi_SIM_compile.do}
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying C:\SIM_DATA\M2020_V2022\modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:35:21 on Nov 27,2023
# vlog -incr -mfcu -work xil_defaultlib ../../../../../../rtl/MIPI_rx/ECC_Calculate_Haming.v ../../../../../../rtl/MIPI_rx/MIPI_test_top/MIPI_SIM_top.v ../../../../../../rtl/MIPI_rx/Mipi_Byte_Alignment.v ../../../../../../rtl/MIPI_rx/Mipi_Lane_Alignment.v ../../../../../../rtl/MIPI_rx/Mipi_Unpacket.v ../../../../MIPI_trans.srcs/sim_1/new/tb_Mipi_SIM.v 
# -- Compiling module ECC_Calculate_Haming
# -- Compiling module MIPI_SIM_top
# -- Compiling module Mipi_Byte_Alignment
# -- Compiling module Mipi_Lane_Alignment
# -- Compiling module Mipi_Unpacket
# -- Compiling module tb_Mipi_SIM
# 
# Top level modules:
# 	tb_Mipi_SIM
# End time: 14:35:21 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:35:21 on Nov 27,2023
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 14:35:21 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
Program launched (PID=25456)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Mipi_SIM'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'C:\modeltech64_10.5\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'C:/SIM_DATA/M2020_V2022/modelsim.ini' copied to run dir:'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Mipi_SIM' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {tb_Mipi_SIM_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying C:\SIM_DATA\M2020_V2022\modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:36:07 on Nov 27,2023
# vlog -incr -mfcu -work xil_defaultlib ../../../../../../rtl/MIPI_rx/ECC_Calculate_Haming.v ../../../../../../rtl/MIPI_rx/MIPI_test_top/MIPI_SIM_top.v ../../../../../../rtl/MIPI_rx/Mipi_Byte_Alignment.v ../../../../../../rtl/MIPI_rx/Mipi_Lane_Alignment.v ../../../../../../rtl/MIPI_rx/Mipi_Unpacket.v ../../../../MIPI_trans.srcs/sim_1/new/tb_Mipi_SIM.v 
# -- Skipping module ECC_Calculate_Haming
# -- Skipping module MIPI_SIM_top
# -- Skipping module Mipi_Byte_Alignment
# -- Skipping module Mipi_Lane_Alignment
# -- Skipping module Mipi_Unpacket
# -- Compiling module tb_Mipi_SIM
# 
# Top level modules:
# 	tb_Mipi_SIM
# End time: 14:36:07 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:36:07 on Nov 27,2023
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 14:36:07 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '4' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/three_verilog/MIPI_DDR3_HDMI/sim/MIPI_trans/MIPI_trans.sim/sim_1/behav/modelsim'
Program launched (PID=1396)
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 27 14:37:53 2023...
