
*** Running vivado
    with args -log system_axi_smc_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_axi_smc_0.tcl


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Mon Feb 17 21:34:16 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source system_axi_smc_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/adnepukan/aicas4qwen/hardware/ip_repo/config_register_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/adnepukan/vitis/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_smc_0
Command: synth_design -top system_axi_smc_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 644028
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2466.926 ; gain = 128.684 ; free physical = 934 ; free virtual = 67527
---------------------------------------------------------------------------------
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_2/synth/bd_44e3_arsw_0.sv:94]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_2/synth/bd_44e3_arsw_0.sv:95]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_3/synth/bd_44e3_rsw_0.sv:83]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_3/synth/bd_44e3_rsw_0.sv:84]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_3/synth/bd_44e3_rsw_0.sv:85]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_3/synth/bd_44e3_rsw_0.sv:86]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_4/synth/bd_44e3_awsw_0.sv:94]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_4/synth/bd_44e3_awsw_0.sv:95]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_5/synth/bd_44e3_wsw_0.sv:94]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_5/synth/bd_44e3_wsw_0.sv:95]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_6/synth/bd_44e3_bsw_0.sv:83]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_6/synth/bd_44e3_bsw_0.sv:84]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_6/synth/bd_44e3_bsw_0.sv:85]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_6/synth/bd_44e3_bsw_0.sv:86]
INFO: [Synth 8-6157] synthesizing module 'system_axi_smc_0' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/synth/system_axi_smc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_1LX95IS' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:1674]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_one_0' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_0/synth/bd_44e3_one_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_9_xlconstant' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_9_xlconstant' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_one_0' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_0/synth/bd_44e3_one_0.v:53]
INFO: [Synth 8-638] synthesizing module 'bd_44e3_psr_aclk_0' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_1/synth/bd_44e3_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_1/synth/bd_44e3_psr_aclk_0.vhd:139]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1399]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1415]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1441]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1464]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1488]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at '/home/adnepukan/vitis/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149029' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/home/adnepukan/vitis/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149029]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [/home/adnepukan/vitis/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149029]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'bd_44e3_psr_aclk_0' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_1/synth/bd_44e3_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_44e3_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:1718]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_44e3_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:1718]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_44e3_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:1718]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_44e3_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:1718]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_44e3_psr_aclk_0' has 10 connections declared, but only 6 given [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:1718]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_1LX95IS' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:1674]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_B7U41B' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:1727]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_m00e_0' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_22/synth/bd_44e3_m00e_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_m00e_0' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_22/synth/bd_44e3_m00e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_B7U41B' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:1727]
INFO: [Synth 8-6157] synthesizing module 'm00_nodes_imp_XE3MPV' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:2025]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_m00arn_0' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_17/synth/bd_44e3_m00arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (0#1) [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized0' [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (0#1) [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized0' (0#1) [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_m00arn_0' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_17/synth/bd_44e3_m00arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_m00awn_0' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_19/synth/bd_44e3_m00awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_m00awn_0' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_19/synth/bd_44e3_m00awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_m00bn_0' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_21/synth/bd_44e3_m00bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized1' [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (0#1) [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized1' (0#1) [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized2' [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (0#1) [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized2' (0#1) [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_m00bn_0' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_21/synth/bd_44e3_m00bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_m00rn_0' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_18/synth/bd_44e3_m00rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized3' [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized3' [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized3' (0#1) [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized3' (0#1) [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_m00rn_0' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_18/synth/bd_44e3_m00rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_m00wn_0' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_20/synth/bd_44e3_m00wn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized4' [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized4' [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized4' (0#1) [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized4' (0#1) [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_m00wn_0' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_20/synth/bd_44e3_m00wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_nodes_imp_XE3MPV' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:2025]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_m00s2a_0' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_16/synth/bd_44e3_m00s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_m00s2a_0' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_16/synth/bd_44e3_m00s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'm01_exit_pipeline_imp_HK02SV' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:2267]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_m01e_0' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_29/synth/bd_44e3_m01e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_m01e_0' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_29/synth/bd_44e3_m01e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm01_exit_pipeline_imp_HK02SV' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:2267]
INFO: [Synth 8-6157] synthesizing module 'm01_nodes_imp_1RMTSC5' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:2565]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_m01arn_0' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_24/synth/bd_44e3_m01arn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_m01arn_0' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_24/synth/bd_44e3_m01arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_m01awn_0' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_26/synth/bd_44e3_m01awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_m01awn_0' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_26/synth/bd_44e3_m01awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_m01bn_0' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_28/synth/bd_44e3_m01bn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_m01bn_0' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_28/synth/bd_44e3_m01bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_m01rn_0' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_25/synth/bd_44e3_m01rn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_m01rn_0' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_25/synth/bd_44e3_m01rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_m01wn_0' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_27/synth/bd_44e3_m01wn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized5' [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized5' [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized5' (0#1) [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized5' (0#1) [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized6' [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized6' [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized6' (0#1) [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized6' (0#1) [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_m01wn_0' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_27/synth/bd_44e3_m01wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm01_nodes_imp_1RMTSC5' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:2565]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_m01s2a_0' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_23/synth/bd_44e3_m01s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_m01s2a_0' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_23/synth/bd_44e3_m01s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'm02_exit_pipeline_imp_1QBHIN' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:2807]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_m02e_0' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_36/synth/bd_44e3_m02e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_m02e_0' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_36/synth/bd_44e3_m02e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm02_exit_pipeline_imp_1QBHIN' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:2807]
INFO: [Synth 8-6157] synthesizing module 'm02_nodes_imp_16IE3JI' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:3105]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_m02arn_0' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_31/synth/bd_44e3_m02arn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_m02arn_0' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_31/synth/bd_44e3_m02arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_m02awn_0' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_33/synth/bd_44e3_m02awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_m02awn_0' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_33/synth/bd_44e3_m02awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_m02bn_0' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_35/synth/bd_44e3_m02bn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_m02bn_0' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_35/synth/bd_44e3_m02bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_m02rn_0' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_32/synth/bd_44e3_m02rn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_m02rn_0' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_32/synth/bd_44e3_m02rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_m02wn_0' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_34/synth/bd_44e3_m02wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_m02wn_0' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_34/synth/bd_44e3_m02wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm02_nodes_imp_16IE3JI' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:3105]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_m02s2a_0' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_30/synth/bd_44e3_m02s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_m02s2a_0' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_30/synth/bd_44e3_m02s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_s00a2s_0' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_10/synth/bd_44e3_s00a2s_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_s00a2s_0' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_10/synth/bd_44e3_s00a2s_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_1BIQ3N0' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:3347]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_s00mmu_0' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_7/synth/bd_44e3_s00mmu_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_s00mmu_0' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_7/synth/bd_44e3_s00mmu_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_s00sic_0' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_9/synth/bd_44e3_s00sic_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_s00sic_0' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_9/synth/bd_44e3_s00sic_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_s00tr_0' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_8/synth/bd_44e3_s00tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_s00tr_0' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_8/synth/bd_44e3_s00tr_0.sv:53]
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'bd_44e3_s00tr_0' is unconnected for instance 's00_transaction_regulator' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:3802]
WARNING: [Synth 8-7071] port 'm_axi_arburst' of module 'bd_44e3_s00tr_0' is unconnected for instance 's00_transaction_regulator' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:3802]
WARNING: [Synth 8-7023] instance 's00_transaction_regulator' of module 'bd_44e3_s00tr_0' has 82 connections declared, but only 80 given [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:3802]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_1BIQ3N0' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:3347]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_1GZQO6U' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:3885]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_sarn_0' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_11/synth/bd_44e3_sarn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized7' [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized7' [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized7' (0#1) [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized7' (0#1) [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized8' [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized8' [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized8' (0#1) [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized8' (0#1) [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_sarn_0' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_11/synth/bd_44e3_sarn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_sawn_0' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_13/synth/bd_44e3_sawn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_sawn_0' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_13/synth/bd_44e3_sawn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_sbn_0' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_15/synth/bd_44e3_sbn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized9' [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized9' [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized9' (0#1) [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized9' (0#1) [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_sbn_0' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_15/synth/bd_44e3_sbn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_srn_0' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_12/synth/bd_44e3_srn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized10' [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized10' [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized10' (0#1) [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized10' (0#1) [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized11' [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized11' [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized11' (0#1) [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized11' (0#1) [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_srn_0' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_12/synth/bd_44e3_srn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_swn_0' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_14/synth/bd_44e3_swn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized12' [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized12' [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized12' (0#1) [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized12' (0#1) [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_swn_0' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_14/synth/bd_44e3_swn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_1GZQO6U' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:3885]
INFO: [Synth 8-6157] synthesizing module 'switchboards_imp_1N40MOY' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:4127]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_arsw_0' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_2/synth/bd_44e3_arsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_arsw_0' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_2/synth/bd_44e3_arsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_awsw_0' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_4/synth/bd_44e3_awsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_awsw_0' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_4/synth/bd_44e3_awsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_bsw_0' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_6/synth/bd_44e3_bsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_bsw_0' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_6/synth/bd_44e3_bsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_rsw_0' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_3/synth/bd_44e3_rsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_rsw_0' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_3/synth/bd_44e3_rsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_44e3_wsw_0' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_5/synth/bd_44e3_wsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3_wsw_0' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_5/synth/bd_44e3_wsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'switchboards_imp_1N40MOY' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:4127]
INFO: [Synth 8-6155] done synthesizing module 'bd_44e3' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_smc_0' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/synth/system_axi_smc_0.v:53]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_1LX95IS does not have driver. [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:1698]
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[0] in module sc_util_v1_0_4_onehot_to_binary__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[2] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[1] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[0] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[0] in module sc_util_v1_0_4_onehot_to_binary__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[2] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[1] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[0] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[2] in module sc_switchboard_v1_0_8_top__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[1] in module sc_switchboard_v1_0_8_top__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[0] in module sc_switchboard_v1_0_8_top__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[2] in module sc_switchboard_v1_0_8_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[1] in module sc_switchboard_v1_0_8_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[0] in module sc_switchboard_v1_0_8_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module switchboards_imp_1N40MOY is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[0] in module sc_util_v1_0_4_onehot_to_binary is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[593] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[592] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[591] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[590] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[589] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[588] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[587] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[586] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[585] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[584] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[583] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[582] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[581] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[580] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[579] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[578] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[577] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[576] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[575] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[574] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[573] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[572] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[571] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[570] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[569] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[568] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[567] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[566] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[565] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[564] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[563] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[562] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[561] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[560] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[559] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[558] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[557] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[556] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[555] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[554] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[553] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[552] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[551] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[550] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[549] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[548] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[547] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[546] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[545] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[544] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[543] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[542] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[541] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[540] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[539] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[538] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[537] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[536] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[535] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[534] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[533] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[532] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[531] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[530] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[529] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[528] in module sc_node_v1_0_17_ingress__parameterized13 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2785.863 ; gain = 447.621 ; free physical = 190 ; free virtual = 66751
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2785.863 ; gain = 447.621 ; free physical = 157 ; free virtual = 66733
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2785.863 ; gain = 447.621 ; free physical = 157 ; free virtual = 66733
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2932.238 ; gain = 0.000 ; free physical = 160 ; free virtual = 66422
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/ooc.xdc] for cell 'inst'
Parsing XDC File [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_1/bd_44e3_psr_aclk_0_board.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_1/bd_44e3_psr_aclk_0_board.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_1/bd_44e3_psr_aclk_0.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_1/bd_44e3_psr_aclk_0.xdc] for cell 'inst/clk_map/psr_aclk/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_1/bd_44e3_psr_aclk_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_axi_smc_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_axi_smc_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/smartconnect.xdc] for cell 'inst'
Finished Parsing XDC File [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_smc_0/smartconnect.xdc] for cell 'inst'
Parsing XDC File [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.runs/system_axi_smc_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.runs/system_axi_smc_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/adnepukan/vitis/Vivado/2024.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_axi_smc_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_axi_smc_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 105 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3417.949 ; gain = 0.000 ; free physical = 165 ; free virtual = 66101
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 3417.949 ; gain = 0.000 ; free physical = 165 ; free virtual = 66100
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:03 ; elapsed = 00:00:57 . Memory (MB): peak = 3417.949 ; gain = 1079.707 ; free physical = 217 ; free virtual = 65969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:03 ; elapsed = 00:00:57 . Memory (MB): peak = 3425.953 ; gain = 1087.711 ; free physical = 217 ; free virtual = 65969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/adnepukan/aicas4qwen/hardware/project_1/project_1.runs/system_axi_smc_0_synth_1/dont_touch.xdc, line 187).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_w_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_w_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_b_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_r_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_b_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_r_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[1].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[1].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[1].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[2].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[2].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[2].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[1].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[2].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[3].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[1].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[1].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[2].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[2].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[3].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[3].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[1].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[2].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[1].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[2].inst_xpm_memory . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:00:57 . Memory (MB): peak = 3425.953 ; gain = 1087.711 ; free physical = 213 ; free virtual = 65965
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_14_decerr_slave'
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.w_state_reg' in module 'sc_mmu_v1_0_14_top'
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.r_state_reg' in module 'sc_mmu_v1_0_14_top'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_14_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 | 00000000000000000000000000000000
*
                 W_STALL |                               01 | 00000000000000000000000000000001
               W_PENDING |                               10 | 00000000000000000000000000000010
                W_DECERR |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.w_state_reg' using encoding 'sequential' in module 'sc_mmu_v1_0_14_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 | 00000000000000000000000000000000
*
                 R_STALL |                             0010 | 00000000000000000000000000000001
               R_PENDING |                             0100 | 00000000000000000000000000000010
                R_DECERR |                             1000 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.r_state_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_14_top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:10 ; elapsed = 00:01:03 . Memory (MB): peak = 3425.953 ; gain = 1087.711 ; free physical = 162 ; free virtual = 65658
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
	   4 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 281   
	   2 Input    5 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 28    
	   2 Input    2 Bit       Adders := 12    
	   3 Input    2 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 3     
	   3 Input    1 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 360   
+---Registers : 
	             2178 Bit    Registers := 48    
	              594 Bit    Registers := 3     
	              531 Bit    Registers := 1     
	              198 Bit    Registers := 3     
	              190 Bit    Registers := 6     
	              184 Bit    Registers := 2     
	              182 Bit    Registers := 1     
	              177 Bit    Registers := 9     
	              172 Bit    Registers := 8     
	              154 Bit    Registers := 6     
	              153 Bit    Registers := 4     
	              151 Bit    Registers := 2     
	               47 Bit    Registers := 3     
	               33 Bit    Registers := 3     
	               24 Bit    Registers := 1     
	               20 Bit    Registers := 4     
	               18 Bit    Registers := 8     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 194   
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 161   
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 28    
	                3 Bit    Registers := 74    
	                2 Bit    Registers := 30    
	                1 Bit    Registers := 889   
+---Muxes : 
	   2 Input 2178 Bit        Muxes := 24    
	   2 Input  594 Bit        Muxes := 3     
	   4 Input  531 Bit        Muxes := 1     
	   2 Input  256 Bit        Muxes := 1     
	   2 Input  172 Bit        Muxes := 6     
	   2 Input   47 Bit        Muxes := 3     
	   2 Input   33 Bit        Muxes := 3     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 5     
	   7 Input    8 Bit        Muxes := 4     
	   2 Input    7 Bit        Muxes := 8     
	   6 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 41    
	   2 Input    5 Bit        Muxes := 2     
	   4 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 8     
	   2 Input    3 Bit        Muxes := 21    
	   2 Input    2 Bit        Muxes := 207   
	   4 Input    2 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 11    
	   6 Input    1 Bit        Muxes := 136   
	   4 Input    1 Bit        Muxes := 52    
	   7 Input    1 Bit        Muxes := 50    
	  12 Input    1 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 263   
	   3 Input    1 Bit        Muxes := 8     
	   5 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:15 ; elapsed = 00:02:11 . Memory (MB): peak = 3425.953 ; gain = 1087.711 ; free physical = 2527 ; free virtual = 68127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                         | RTL Object                       | Inference      | Size (Depth x Width) | Primitives     | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|inst/\s00_nodes/s00_w_node /inst/\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 20              | RAM32M16 x 2   | 
|inst/\s00_nodes/s00_w_node /inst/\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 198             | RAM32M16 x 15  | 
|inst/\s00_nodes/s00_w_node /inst/\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 198             | RAM32M16 x 15  | 
|inst/\s00_nodes/s00_w_node /inst/\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory /xpm_memory_base_inst           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 198             | RAM32M16 x 15  | 
|inst/s00_nodesi_0/\s00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 20              | RAM32M16 x 2   | 
|inst/s00_nodesi_0/\s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 172             | RAM32M16 x 13  | 
|inst/s00_nodesi_0/\s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst        | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 24              | RAM32M16 x 2   | 
|inst/s00_nodesi_0/\s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst        | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 184             | RAM32M16 x 14  | 
|inst/s00_nodesi_0/\s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst        | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 184             | RAM32M16 x 14  | 
|inst/s00_nodesi_0/\s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory /xpm_memory_base_inst        | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 182             | RAM32M16 x 13  | 
|inst/s00_nodesi_0/\s00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 20              | RAM32M16 x 2   | 
|inst/s00_nodesi_0/\s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 172             | RAM32M16 x 13  | 
|inst/i_1/\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 190             | RAM32M16 x 14  | 
|inst/i_1/\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 190             | RAM32M16 x 14  | 
|inst/i_1/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 5               | RAM32M16 x 1   | 
|inst/i_1/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 177             | RAM32M16 x 13  | 
|inst/i_1/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 177             | RAM32M16 x 13  | 
|inst/i_1/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 177             | RAM32M16 x 13  | 
|inst/i_1/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 153             | RAM32M16 x 11  | 
|inst/i_1/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 153             | RAM32M16 x 11  | 
|inst/i_1/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 153             | RAM32M16 x 11  | 
|inst/i_1/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 153             | RAM32M16 x 11  | 
|inst/i_1/\m01_nodes/m01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 190             | RAM32M16 x 14  | 
|inst/i_1/\m01_nodes/m01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 190             | RAM32M16 x 14  | 
|inst/i_1/\m01_nodes/m01_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 5               | RAM32M16 x 1   | 
|inst/i_1/\m01_nodes/m01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 177             | RAM32M16 x 13  | 
|inst/i_1/\m01_nodes/m01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 177             | RAM32M16 x 13  | 
|inst/i_1/\m01_nodes/m01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 177             | RAM32M16 x 13  | 
|inst/i_1/\m01_nodes/m01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 154             | RAM32M16 x 11  | 
|inst/i_1/\m01_nodes/m01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 154             | RAM32M16 x 11  | 
|inst/i_1/\m01_nodes/m01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 154             | RAM32M16 x 11  | 
|inst/i_1/\m01_nodes/m01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 151             | RAM32M16 x 11  | 
|inst/i_1/\m02_nodes/m02_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 190             | RAM32M16 x 14  | 
|inst/i_1/\m02_nodes/m02_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 190             | RAM32M16 x 14  | 
|inst/i_1/\m02_nodes/m02_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 5               | RAM32M16 x 1   | 
|inst/i_1/\m02_nodes/m02_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 177             | RAM32M16 x 13  | 
|inst/i_1/\m02_nodes/m02_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 177             | RAM32M16 x 13  | 
|inst/i_1/\m02_nodes/m02_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 177             | RAM32M16 x 13  | 
|inst/i_1/\m02_nodes/m02_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 154             | RAM32M16 x 11  | 
|inst/i_1/\m02_nodes/m02_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 154             | RAM32M16 x 11  | 
|inst/i_1/\m02_nodes/m02_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 154             | RAM32M16 x 11  | 
|inst/i_1/\m02_nodes/m02_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 151             | RAM32M16 x 11  | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:25 ; elapsed = 00:02:20 . Memory (MB): peak = 3629.121 ; gain = 1290.879 ; free physical = 2309 ; free virtual = 67976
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:30 ; elapsed = 00:02:26 . Memory (MB): peak = 3702.301 ; gain = 1364.059 ; free physical = 2265 ; free virtual = 67898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                         | RTL Object                       | Inference      | Size (Depth x Width) | Primitives     | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|inst/\s00_nodes/s00_w_node /inst/\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 20              | RAM32M16 x 2   | 
|inst/\s00_nodes/s00_w_node /inst/\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 198             | RAM32M16 x 15  | 
|inst/\s00_nodes/s00_w_node /inst/\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 198             | RAM32M16 x 15  | 
|inst/\s00_nodes/s00_w_node /inst/\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory /xpm_memory_base_inst           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 198             | RAM32M16 x 15  | 
|inst/s00_nodesi_0/\s00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 20              | RAM32M16 x 2   | 
|inst/s00_nodesi_0/\s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 172             | RAM32M16 x 13  | 
|inst/s00_nodesi_0/\s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst        | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 24              | RAM32M16 x 2   | 
|inst/s00_nodesi_0/\s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst        | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 184             | RAM32M16 x 14  | 
|inst/s00_nodesi_0/\s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst        | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 184             | RAM32M16 x 14  | 
|inst/s00_nodesi_0/\s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory /xpm_memory_base_inst        | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 182             | RAM32M16 x 13  | 
|inst/s00_nodesi_0/\s00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 20              | RAM32M16 x 2   | 
|inst/s00_nodesi_0/\s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 172             | RAM32M16 x 13  | 
|inst/i_1/\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 190             | RAM32M16 x 14  | 
|inst/i_1/\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 190             | RAM32M16 x 14  | 
|inst/i_1/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 5               | RAM32M16 x 1   | 
|inst/i_1/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 177             | RAM32M16 x 13  | 
|inst/i_1/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 177             | RAM32M16 x 13  | 
|inst/i_1/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 177             | RAM32M16 x 13  | 
|inst/i_1/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 153             | RAM32M16 x 11  | 
|inst/i_1/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 153             | RAM32M16 x 11  | 
|inst/i_1/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 153             | RAM32M16 x 11  | 
|inst/i_1/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 153             | RAM32M16 x 11  | 
|inst/i_1/\m01_nodes/m01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 190             | RAM32M16 x 14  | 
|inst/i_1/\m01_nodes/m01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 190             | RAM32M16 x 14  | 
|inst/i_1/\m01_nodes/m01_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 5               | RAM32M16 x 1   | 
|inst/i_1/\m01_nodes/m01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 177             | RAM32M16 x 13  | 
|inst/i_1/\m01_nodes/m01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 177             | RAM32M16 x 13  | 
|inst/i_1/\m01_nodes/m01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 177             | RAM32M16 x 13  | 
|inst/i_1/\m01_nodes/m01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 154             | RAM32M16 x 11  | 
|inst/i_1/\m01_nodes/m01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 154             | RAM32M16 x 11  | 
|inst/i_1/\m01_nodes/m01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 154             | RAM32M16 x 11  | 
|inst/i_1/\m01_nodes/m01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 151             | RAM32M16 x 11  | 
|inst/i_1/\m02_nodes/m02_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 190             | RAM32M16 x 14  | 
|inst/i_1/\m02_nodes/m02_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 190             | RAM32M16 x 14  | 
|inst/i_1/\m02_nodes/m02_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 5               | RAM32M16 x 1   | 
|inst/i_1/\m02_nodes/m02_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 177             | RAM32M16 x 13  | 
|inst/i_1/\m02_nodes/m02_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 177             | RAM32M16 x 13  | 
|inst/i_1/\m02_nodes/m02_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 177             | RAM32M16 x 13  | 
|inst/i_1/\m02_nodes/m02_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 154             | RAM32M16 x 11  | 
|inst/i_1/\m02_nodes/m02_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 154             | RAM32M16 x 11  | 
|inst/i_1/\m02_nodes/m02_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 154             | RAM32M16 x 11  | 
|inst/i_1/\m02_nodes/m02_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 151             | RAM32M16 x 11  | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:39 ; elapsed = 00:02:35 . Memory (MB): peak = 3726.324 ; gain = 1388.082 ; free physical = 2211 ; free virtual = 67859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:42 ; elapsed = 00:02:38 . Memory (MB): peak = 3800.137 ; gain = 1461.895 ; free physical = 2175 ; free virtual = 67816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:42 ; elapsed = 00:02:38 . Memory (MB): peak = 3800.137 ; gain = 1461.895 ; free physical = 2175 ; free virtual = 67816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:44 ; elapsed = 00:02:40 . Memory (MB): peak = 3813.137 ; gain = 1474.895 ; free physical = 2147 ; free virtual = 67788
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:44 ; elapsed = 00:02:40 . Memory (MB): peak = 3813.137 ; gain = 1474.895 ; free physical = 2147 ; free virtual = 67788
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:45 ; elapsed = 00:02:41 . Memory (MB): peak = 3816.277 ; gain = 1478.035 ; free physical = 2136 ; free virtual = 67777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:45 ; elapsed = 00:02:41 . Memory (MB): peak = 3816.277 ; gain = 1478.035 ; free physical = 2136 ; free virtual = 67778
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | shift_reg_reg | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |   333|
|2     |LUT2     |   616|
|3     |LUT3     |  3222|
|4     |LUT4     |   848|
|5     |LUT5     |  1123|
|6     |LUT6     |  1409|
|7     |RAM32M   |     5|
|8     |RAM32M16 |   393|
|9     |RAM32X1D |    10|
|10    |SRL16    |     1|
|11    |SRL16E   |    65|
|12    |FDCE     |   138|
|13    |FDR      |     4|
|14    |FDRE     | 15810|
|15    |FDSE     |   229|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:45 ; elapsed = 00:02:41 . Memory (MB): peak = 3816.277 ; gain = 1478.035 ; free physical = 2136 ; free virtual = 67778
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2058 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:06 ; elapsed = 00:02:10 . Memory (MB): peak = 3816.277 ; gain = 845.949 ; free physical = 2094 ; free virtual = 67767
Synthesis Optimization Complete : Time (s): cpu = 00:02:46 ; elapsed = 00:02:42 . Memory (MB): peak = 3816.277 ; gain = 1478.035 ; free physical = 2099 ; free virtual = 67772
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3816.277 ; gain = 0.000 ; free physical = 2301 ; free virtual = 67946
INFO: [Netlist 29-17] Analyzing 413 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3816.277 ; gain = 0.000 ; free physical = 2303 ; free virtual = 67952
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 413 instances were transformed.
  FDR => FDRE: 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 393 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 10 instances
  SRL16 => SRL16E: 1 instance 

Synth Design complete | Checksum: 594c11e1
INFO: [Common 17-83] Releasing license: Synthesis
233 Infos, 124 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:03 ; elapsed = 00:02:57 . Memory (MB): peak = 3816.277 ; gain = 2392.316 ; free physical = 2301 ; free virtual = 67950
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3343.531; main = 3141.385; forked = 312.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4725.445; main = 3816.281; forked = 909.164
Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3822.484 ; gain = 0.000 ; free physical = 2300 ; free virtual = 67951
INFO: [Common 17-1381] The checkpoint '/home/adnepukan/aicas4qwen/hardware/project_1/project_1.runs/system_axi_smc_0_synth_1/system_axi_smc_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_axi_smc_0, cache-ID = 966f83bbcae55ebf
INFO: [Coretcl 2-1174] Renamed 660 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3822.484 ; gain = 0.000 ; free physical = 2250 ; free virtual = 67942
INFO: [Common 17-1381] The checkpoint '/home/adnepukan/aicas4qwen/hardware/project_1/project_1.runs/system_axi_smc_0_synth_1/system_axi_smc_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file system_axi_smc_0_utilization_synth.rpt -pb system_axi_smc_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb 17 21:37:37 2025...
