Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : iir
Version: S-2021.06-SP4
Date   : Thu Nov 16 18:17:21 2023
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: sw_reg[1] (rising edge-triggered flip-flop clocked by CLK_SYS)
  Endpoint: DOUT_reg[12]
            (rising edge-triggered flip-flop clocked by CLK_SYS)
  Path Group: CLK_SYS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  iir                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK_SYS (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sw_reg[1]/CK (DFFR_X1)                   0.00       0.00 r
  sw_reg[1]/Q (DFFR_X1)                    0.11       0.11 r
  U61/Z (CLKBUF_X1)                        0.05       0.16 r
  U890/ZN (XNOR2_X1)                       0.06       0.22 r
  U671/ZN (OR2_X1)                         0.04       0.26 r
  U262/ZN (NAND2_X1)                       0.03       0.29 f
  U918/CO (FA_X1)                          0.10       0.39 f
  U908/CO (FA_X1)                          0.09       0.48 f
  U904/S (FA_X1)                           0.13       0.61 r
  U907/S (FA_X1)                           0.12       0.73 f
  U126/ZN (NOR2_X1)                        0.05       0.78 r
  U1028/ZN (OAI21_X1)                      0.03       0.81 f
  U1032/ZN (AOI21_X1)                      0.04       0.85 r
  U1033/ZN (OAI21_X1)                      0.04       0.89 f
  U1067/ZN (AOI21_X1)                      0.04       0.93 r
  U1097/ZN (OAI21_X1)                      0.03       0.97 f
  U1111/ZN (XNOR2_X1)                      0.06       1.02 r
  U622/ZN (AND2_X2)                        0.07       1.09 r
  U684/ZN (INV_X1)                         0.03       1.12 f
  U472/ZN (OR2_X1)                         0.05       1.17 f
  U686/ZN (NAND3_X1)                       0.04       1.20 r
  U632/ZN (OAI22_X1)                       0.04       1.24 f
  U368/ZN (NAND2_X1)                       0.04       1.28 r
  U370/ZN (NAND3_X1)                       0.05       1.33 f
  U424/ZN (NAND2_X1)                       0.04       1.37 r
  U426/ZN (NAND3_X1)                       0.04       1.41 f
  U640/S (FA_X1)                           0.15       1.56 r
  U456/ZN (XNOR2_X1)                       0.06       1.62 r
  U455/ZN (XNOR2_X1)                       0.06       1.69 r
  U1248/ZN (NOR2_X1)                       0.03       1.71 f
  U653/ZN (OAI21_X1)                       0.04       1.75 r
  U762/ZN (AOI21_X1)                       0.03       1.78 f
  U646/ZN (OAI21_X1)                       0.05       1.83 r
  U618/ZN (AOI21_X2)                       0.04       1.87 f
  U620/ZN (OAI21_X1)                       0.05       1.92 r
  U619/ZN (XNOR2_X1)                       0.07       1.99 r
  U356/ZN (AND2_X1)                        0.06       2.04 r
  U440/ZN (NAND2_X1)                       0.03       2.08 f
  U442/ZN (NAND3_X1)                       0.04       2.12 r
  U518/ZN (NAND2_X1)                       0.03       2.15 f
  U350/ZN (NAND3_X1)                       0.03       2.18 r
  U474/ZN (NAND2_X1)                       0.03       2.21 f
  U358/ZN (NAND2_X1)                       0.03       2.23 r
  U357/ZN (XNOR2_X1)                       0.05       2.29 r
  DOUT_reg[12]/D (DFFR_X2)                 0.01       2.30 r
  data arrival time                                   2.30

  clock CLK_SYS (rise edge)                2.40       2.40
  clock network delay (ideal)              0.00       2.40
  clock uncertainty                       -0.07       2.33
  DOUT_reg[12]/CK (DFFR_X2)                0.00       2.33 r
  library setup time                      -0.03       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -2.30
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
