$date
	Fri Nov  1 10:57:54 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Question3_tb $end
$var wire 1 ! y2 $end
$var wire 1 " y1 $end
$var reg 1 # clk $end
$var reg 1 $ x $end
$scope module obj $end
$var wire 1 # clk $end
$var wire 1 % w $end
$var wire 1 $ x $end
$var reg 1 " y1 $end
$var reg 1 ! y2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
0$
0#
x"
x!
$end
#10
1#
#20
0#
#30
1%
1$
1#
#40
0#
#50
1!
1#
#60
1"
0#
#70
0%
0$
1#
#80
0#
#90
0!
1%
1$
1#
#100
0"
0#
#110
1!
0$
1#
#120
0%
1"
0#
#130
