\doxysection{PWR\+\_\+\+Type\+Def Struct Reference}
\label{struct_p_w_r___type_def}\index{PWR\_TypeDef@{PWR\_TypeDef}}


Power Control.  




{\ttfamily \#include $<$stm32g474xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CR1}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CR2}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CR3}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CR4}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ SR1}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ SR2}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ SCR}
\item 
uint32\+\_\+t \textbf{ RESERVED}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PUCRA}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PDCRA}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PUCRB}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PDCRB}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PUCRC}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PDCRC}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PUCRD}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PDCRD}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PUCRE}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PDCRE}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PUCRF}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PDCRF}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PUCRG}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PDCRG}
\item 
uint32\+\_\+t \textbf{ RESERVED1} [10]
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CR5}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Power Control. 

Definition at line \textbf{ 611} of file \textbf{ stm32g474xx.\+h}.



\doxysubsection{Field Documentation}
\mbox{\label{struct_p_w_r___type_def_ab0ec7102960640751d44e92ddac994f0}} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!CR1@{CR1}}
\index{CR1@{CR1}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{CR1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CR1}

PWR power control register 1, Address offset\+: 0x00 

Definition at line \textbf{ 613} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_p_w_r___type_def_afdfa307571967afb1d97943e982b6586}} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!CR2@{CR2}}
\index{CR2@{CR2}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{CR2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CR2}

PWR power control register 2, Address offset\+: 0x04 

Definition at line \textbf{ 614} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_p_w_r___type_def_add5b8e29a64c55dcd65ca4201118e9d1}} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!CR3@{CR3}}
\index{CR3@{CR3}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{CR3}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CR3}

PWR power control register 3, Address offset\+: 0x08 

Definition at line \textbf{ 615} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_p_w_r___type_def_aad73b4746976ca75f784db4062482f07}} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!CR4@{CR4}}
\index{CR4@{CR4}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{CR4}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CR4}

PWR power control register 4, Address offset\+: 0x0C 

Definition at line \textbf{ 616} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_p_w_r___type_def_a0bbbf567fcfbb44116c5ae184dca8b58}} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!CR5@{CR5}}
\index{CR5@{CR5}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{CR5}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CR5}

PWR power control register 5, Address offset\+: 0x80 

Definition at line \textbf{ 636} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_p_w_r___type_def_a2676bf9a592b8a6befd85ae98ea597b0}} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!PDCRA@{PDCRA}}
\index{PDCRA@{PDCRA}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{PDCRA}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PDCRA}

Pull\+\_\+\+Down control register of portA, Address offset\+: 0x24 

Definition at line \textbf{ 622} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_p_w_r___type_def_a1bc6c88bc9f84bd8b0f527cb86bfabe0}} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!PDCRB@{PDCRB}}
\index{PDCRB@{PDCRB}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{PDCRB}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PDCRB}

Pull\+\_\+\+Down control register of portB, Address offset\+: 0x2C 

Definition at line \textbf{ 624} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_p_w_r___type_def_a8b419b22309c807ea4e6f1121c1afc12}} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!PDCRC@{PDCRC}}
\index{PDCRC@{PDCRC}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{PDCRC}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PDCRC}

Pull\+\_\+\+Down control register of portC, Address offset\+: 0x34 

Definition at line \textbf{ 626} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_p_w_r___type_def_a0c82c09f5896fc28b5455f2ae5fcb1b1}} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!PDCRD@{PDCRD}}
\index{PDCRD@{PDCRD}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{PDCRD}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PDCRD}

Pull\+\_\+\+Down control register of portD, Address offset\+: 0x3C 

Definition at line \textbf{ 628} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_p_w_r___type_def_a4770038c721e2d0286203aa1129bb893}} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!PDCRE@{PDCRE}}
\index{PDCRE@{PDCRE}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{PDCRE}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PDCRE}

Pull\+\_\+\+Down control register of portE, Address offset\+: 0x44 

Definition at line \textbf{ 630} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_p_w_r___type_def_ac0307ace68686dbf855a02f79b593a95}} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!PDCRF@{PDCRF}}
\index{PDCRF@{PDCRF}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{PDCRF}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PDCRF}

Pull\+\_\+\+Down control register of portF, Address offset\+: 0x4C 

Definition at line \textbf{ 632} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_p_w_r___type_def_aac0337fe57b790ab6fe244d74d2a7cbc}} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!PDCRG@{PDCRG}}
\index{PDCRG@{PDCRG}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{PDCRG}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PDCRG}

Pull\+\_\+\+Down control register of portG, Address offset\+: 0x54 

Definition at line \textbf{ 634} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_p_w_r___type_def_aeead890c47f378dffcb852b99d303ee6}} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!PUCRA@{PUCRA}}
\index{PUCRA@{PUCRA}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{PUCRA}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PUCRA}

Pull\+\_\+up control register of portA, Address offset\+: 0x20 

Definition at line \textbf{ 621} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_p_w_r___type_def_ab72f8959a6bd611677cd4afbe9cf07d9}} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!PUCRB@{PUCRB}}
\index{PUCRB@{PUCRB}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{PUCRB}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PUCRB}

Pull\+\_\+up control register of portB, Address offset\+: 0x28 

Definition at line \textbf{ 623} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_p_w_r___type_def_a5c4eba2c90ea7bf1ceb653301a77e8bf}} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!PUCRC@{PUCRC}}
\index{PUCRC@{PUCRC}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{PUCRC}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PUCRC}

Pull\+\_\+up control register of portC, Address offset\+: 0x30 

Definition at line \textbf{ 625} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_p_w_r___type_def_a99ccf6e37f84fddafa77b8f7e10f5b85}} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!PUCRD@{PUCRD}}
\index{PUCRD@{PUCRD}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{PUCRD}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PUCRD}

Pull\+\_\+up control register of portD, Address offset\+: 0x38 

Definition at line \textbf{ 627} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_p_w_r___type_def_abe4c1e74829e021cc61eaea9cb35b20a}} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!PUCRE@{PUCRE}}
\index{PUCRE@{PUCRE}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{PUCRE}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PUCRE}

Pull\+\_\+up control register of portE, Address offset\+: 0x40 

Definition at line \textbf{ 629} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_p_w_r___type_def_a6e7e6d82ae35200fb60f9b235d9774a1}} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!PUCRF@{PUCRF}}
\index{PUCRF@{PUCRF}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{PUCRF}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PUCRF}

Pull\+\_\+up control register of portF, Address offset\+: 0x48 

Definition at line \textbf{ 631} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_p_w_r___type_def_a096bb0935d0cafda7fef9a96a859ee1f}} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!PUCRG@{PUCRG}}
\index{PUCRG@{PUCRG}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{PUCRG}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PUCRG}

Pull\+\_\+up control register of portG, Address offset\+: 0x50 

Definition at line \textbf{ 633} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_p_w_r___type_def_a0e5030971ec1bfd3101f83f546493c83}} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!RESERVED@{RESERVED}}
\index{RESERVED@{RESERVED}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{RESERVED}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED}

Reserved, Address offset\+: 0x1C 

Definition at line \textbf{ 620} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_p_w_r___type_def_ad51cbe7192ea13182e4fde3ff412e3f2}} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{RESERVED1}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED1[10]}

Reserved Address offset\+: 0x58 -\/ 0x7C 

Definition at line \textbf{ 635} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_p_w_r___type_def_a64a95891ad3e904dd5548112539c1c98}} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!SCR@{SCR}}
\index{SCR@{SCR}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{SCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t SCR}

PWR power status reset register, Address offset\+: 0x18 

Definition at line \textbf{ 619} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_p_w_r___type_def_acefca4fd83c4b7846ae6d3cfe7bb8df9}} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!SR1@{SR1}}
\index{SR1@{SR1}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{SR1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t SR1}

PWR power status register 1, Address offset\+: 0x10 

Definition at line \textbf{ 617} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_p_w_r___type_def_a89623ee198737b29dc0a803310605a83}} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!SR2@{SR2}}
\index{SR2@{SR2}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{SR2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t SR2}

PWR power status register 2, Address offset\+: 0x14 

Definition at line \textbf{ 618} of file \textbf{ stm32g474xx.\+h}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/yule/\+Documents/\+ENSEA/\+Ensea\+\_\+2022-\/2023/\+Actionneur\+\_\+et\+\_\+automatique/\+TP\+\_\+actionneur/\+TP\+\_\+actionneur/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/\textbf{ stm32g474xx.\+h}\end{DoxyCompactItemize}
