{'ERROR': {'DefVars': ['PSLVERR'],
           'Lines': ['132:D'],
           'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7fdc905433d0>]},
 'INTERNAL_I2C_REGISTER_CONFIG': {'DefVars': ['INTERNAL_I2C_REGISTER_CONFIG'],
                                  'Lines': ['163:D'],
                                  'Sensitivities': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fdc90918b90>]},
 'PADDR': {'DefVars': ['WR_ENA',
                       'RD_ENA',
                       'PREADY',
                       'PREADY',
                       'WRITE_DATA_ON_TX',
                       'PRDATA',
                       None,
                       None,
                       None,
                       None,
                       None],
           'Lines': ['117:D',
                     '120:D',
                     '123:D',
                     '123:D',
                     '126:D',
                     '129:D',
                     '153:C',
                     '157:C',
                     '153:C',
                     '157:C',
                     '153:C'],
           'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7fdc92d776d0>,
                             <pyverilog.vparser.ast.Assign object at 0x7fdc9050f510>,
                             <pyverilog.vparser.ast.Assign object at 0x7fdc9050fc50>,
                             <pyverilog.vparser.ast.Assign object at 0x7fdc9050fc50>,
                             <pyverilog.vparser.ast.Assign object at 0x7fdc9050ff50>,
                             <pyverilog.vparser.ast.Assign object at 0x7fdc90543250>,
                             ['PADDR', 'PSELx', 'PWRITE', 'PREADY'],
                             ['PADDR', 'PSELx', 'PWRITE', 'PREADY'],
                             ['PADDR', 'PSELx', 'PWRITE', 'PREADY'],
                             ['PADDR', 'PSELx', 'PWRITE', 'PREADY'],
                             ['PADDR', 'PSELx', 'PWRITE', 'PREADY']]},
 'PENABLE': {'DefVars': ['WR_ENA', 'RD_ENA', 'PREADY'],
             'Lines': ['117:D', '120:D', '123:D'],
             'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7fdc92d776d0>,
                               <pyverilog.vparser.ast.Assign object at 0x7fdc9050f510>,
                               <pyverilog.vparser.ast.Assign object at 0x7fdc9050fc50>]},
 'PREADY': {'DefVars': [None, None, None, None, None],
            'Lines': ['153:C', '157:C', '153:C', '157:C', '153:C'],
            'Sensitivities': [['PADDR', 'PSELx', 'PWRITE', 'PREADY'],
                              ['PADDR', 'PSELx', 'PWRITE', 'PREADY'],
                              ['PADDR', 'PSELx', 'PWRITE', 'PREADY'],
                              ['PADDR', 'PSELx', 'PWRITE', 'PREADY'],
                              ['PADDR', 'PSELx', 'PWRITE', 'PREADY']]},
 'PRESETn': {'DefVars': [None, None, None, None],
             'Lines': ['144:C', '144:C', '144:C', '144:C'],
             'Sensitivities': [['PRESETn'],
                               ['PRESETn'],
                               ['PRESETn'],
                               ['PRESETn']]},
 'PSELx': {'DefVars': ['WR_ENA',
                       'RD_ENA',
                       'PREADY',
                       None,
                       None,
                       None,
                       None,
                       None],
           'Lines': ['117:D',
                     '120:D',
                     '123:D',
                     '153:C',
                     '157:C',
                     '153:C',
                     '157:C',
                     '153:C'],
           'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7fdc92d776d0>,
                             <pyverilog.vparser.ast.Assign object at 0x7fdc9050f510>,
                             <pyverilog.vparser.ast.Assign object at 0x7fdc9050fc50>,
                             ['PADDR', 'PSELx', 'PWRITE', 'PREADY'],
                             ['PADDR', 'PSELx', 'PWRITE', 'PREADY'],
                             ['PADDR', 'PSELx', 'PWRITE', 'PREADY'],
                             ['PADDR', 'PSELx', 'PWRITE', 'PREADY'],
                             ['PADDR', 'PSELx', 'PWRITE', 'PREADY']]},
 'PWDATA': {'DefVars': ['WRITE_DATA_ON_TX',
                        'WRITE_DATA_ON_TX',
                        'INTERNAL_I2C_REGISTER_TIMEOUT',
                        'INTERNAL_I2C_REGISTER_CONFIG'],
            'Lines': ['126:D', '126:D', '159:D', '155:D'],
            'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7fdc9050ff50>,
                              <pyverilog.vparser.ast.Assign object at 0x7fdc9050ff50>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fdc90918990>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fdc90918290>]},
 'PWRITE': {'DefVars': ['WR_ENA', 'RD_ENA', None, None, None, None, None],
            'Lines': ['117:D',
                      '120:D',
                      '153:C',
                      '157:C',
                      '153:C',
                      '157:C',
                      '153:C'],
            'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7fdc92d776d0>,
                              <pyverilog.vparser.ast.Assign object at 0x7fdc9050f510>,
                              ['PADDR', 'PSELx', 'PWRITE', 'PREADY'],
                              ['PADDR', 'PSELx', 'PWRITE', 'PREADY'],
                              ['PADDR', 'PSELx', 'PWRITE', 'PREADY'],
                              ['PADDR', 'PSELx', 'PWRITE', 'PREADY'],
                              ['PADDR', 'PSELx', 'PWRITE', 'PREADY']]},
 'RD_ENA': {'DefVars': ['PREADY'],
            'Lines': ['123:D'],
            'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7fdc9050fc50>]},
 'READ_DATA_ON_RX': {'DefVars': ['PRDATA', 'PRDATA'],
                     'Lines': ['129:D', '129:D'],
                     'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7fdc90543250>,
                                       <pyverilog.vparser.ast.Assign object at 0x7fdc90543250>]},
 'RX_EMPTY': {'DefVars': ['INT_RX'],
              'Lines': ['138:D'],
              'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7fdc90543650>]},
 'TX_EMPTY': {'DefVars': ['INT_TX'],
              'Lines': ['135:D'],
              'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7fdc90543510>]},
 'WR_ENA': {'DefVars': ['PREADY'],
            'Lines': ['123:D'],
            'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7fdc9050fc50>]}}
