Analysis & Synthesis report for Lab1Demo
Sun Apr 28 22:40:12 2019
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|ballController:inst6|cur_st
 11. State Machine - |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|TOP_KBDINTF:inst|lpf:cleaner|cur_st
 12. State Machine - |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|TOP_KBDINTF:inst|bitrec:inst4|cur_st
 13. State Machine - |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|TOP_KBDINTF:inst|byterec:inst3|present_state
 14. State Machine - |TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst|cur_st
 15. Registers Removed During Synthesis
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for sld_signaltap:auto_signaltap_0
 20. Parameter Settings for User Entity Instance: square_object:playerSquareObject
 21. Parameter Settings for User Entity Instance: playerMove:playerMove
 22. Parameter Settings for User Entity Instance: TOP_KBD_DEMOALL:TOP_KBD|TOP_KBDINTF:inst|lpf:cleaner
 23. Parameter Settings for User Entity Instance: TOP_KBD_DEMOALL:TOP_KBD|leftArrowConst:inst2|lpm_constant:LPM_CONSTANT_component
 24. Parameter Settings for User Entity Instance: TOP_KBD_DEMOALL:TOP_KBD|rightArrowConst:inst1|lpm_constant:LPM_CONSTANT_component
 25. Parameter Settings for User Entity Instance: TOP_KBD_DEMOALL:TOP_KBD|spaceBarConst:inst3|lpm_constant:LPM_CONSTANT_component
 26. Parameter Settings for User Entity Instance: balls_TOP:inst|Huge_Ball_TOP:inst2|square_object:ballSquareObject
 27. Parameter Settings for User Entity Instance: balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9
 28. Parameter Settings for User Entity Instance: balls_TOP:inst|Big_Ball_TOP:bigBall1|square_object:ballSquareObject
 29. Parameter Settings for User Entity Instance: balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9
 30. Parameter Settings for User Entity Instance: balls_TOP:inst|Big_Ball_TOP:bigBall2|square_object:ballSquareObject
 31. Parameter Settings for User Entity Instance: balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9
 32. Parameter Settings for User Entity Instance: balls_TOP:inst|test:inst7|lpm_constant:LPM_CONSTANT_component
 33. Parameter Settings for User Entity Instance: squareRope:ropeSquareObject
 34. Parameter Settings for User Entity Instance: zeroConst:zero|lpm_constant:LPM_CONSTANT_component
 35. Parameter Settings for User Entity Instance: ropeMove:ropeMove
 36. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 37. SignalTap II Logic Analyzer Settings
 38. In-System Memory Content Editor Settings
 39. Post-Synthesis Netlist Statistics for Top Partition
 40. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 41. Elapsed Time Per Partition
 42. Connections to In-System Debugging Instance "auto_signaltap_0"
 43. Analysis & Synthesis Messages
 44. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Apr 28 22:40:11 2019           ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Revision Name                   ; Lab1Demo                                        ;
; Top-level Entity Name           ; TOP_VGA_DEMO_WITH_MSS_ALL                       ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 2590                                            ;
; Total pins                      ; 36                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 1,638,400                                       ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                    ;
+---------------------------------------------------------------------------------+---------------------------+--------------------+
; Option                                                                          ; Setting                   ; Default Value      ;
+---------------------------------------------------------------------------------+---------------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6            ;                    ;
; Top-level entity name                                                           ; TOP_VGA_DEMO_WITH_MSS_ALL ; Lab1Demo           ;
; Family name                                                                     ; Cyclone V                 ; Cyclone V          ;
; Use smart compilation                                                           ; On                        ; Off                ;
; Maximum processors allowed for parallel compilation                             ; All                       ;                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                        ; On                 ;
; Enable compact report table                                                     ; Off                       ; Off                ;
; Restructure Multiplexers                                                        ; Auto                      ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                       ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                       ; Off                ;
; Preserve fewer node names                                                       ; On                        ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable                    ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001              ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993                 ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto                      ; Auto               ;
; Safe State Machine                                                              ; Off                       ; Off                ;
; Extract Verilog State Machines                                                  ; On                        ; On                 ;
; Extract VHDL State Machines                                                     ; On                        ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                       ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000                      ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                       ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                        ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                        ; On                 ;
; Parallel Synthesis                                                              ; On                        ; On                 ;
; DSP Block Balancing                                                             ; Auto                      ; Auto               ;
; NOT Gate Push-Back                                                              ; On                        ; On                 ;
; Power-Up Don't Care                                                             ; On                        ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                       ; Off                ;
; Remove Duplicate Registers                                                      ; On                        ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                       ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                       ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                       ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                       ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                       ; Off                ;
; Ignore SOFT Buffers                                                             ; On                        ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                       ; Off                ;
; Optimization Technique                                                          ; Balanced                  ; Balanced           ;
; Carry Chain Length                                                              ; 70                        ; 70                 ;
; Auto Carry Chains                                                               ; On                        ; On                 ;
; Auto Open-Drain Pins                                                            ; On                        ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                       ; Off                ;
; Auto ROM Replacement                                                            ; On                        ; On                 ;
; Auto RAM Replacement                                                            ; On                        ; On                 ;
; Auto DSP Block Replacement                                                      ; On                        ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto                      ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                      ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                        ; On                 ;
; Strict RAM Replacement                                                          ; Off                       ; Off                ;
; Allow Synchronous Control Signals                                               ; On                        ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                       ; Off                ;
; Auto Resource Sharing                                                           ; Off                       ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                       ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                       ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                       ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                        ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                       ; Off                ;
; Timing-Driven Synthesis                                                         ; On                        ; On                 ;
; Report Parameter Settings                                                       ; On                        ; On                 ;
; Report Source Assignments                                                       ; On                        ; On                 ;
; Report Connectivity Checks                                                      ; On                        ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                       ; Off                ;
; Synchronization Register Chain Length                                           ; 3                         ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation        ; Normal compilation ;
; HDL message level                                                               ; Level2                    ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                       ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                      ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                      ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                       ; 100                ;
; Clock MUX Protection                                                            ; On                        ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                       ; Off                ;
; Block Design Naming                                                             ; Auto                      ; Auto               ;
; SDC constraint protection                                                       ; Off                       ; Off                ;
; Synthesis Effort                                                                ; Auto                      ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                        ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                       ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium                    ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto                      ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                        ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                        ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                       ; Off                ;
+---------------------------------------------------------------------------------+---------------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                   ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------+-------------+
; Ball/ballMove.sv                                                   ; yes             ; User SystemVerilog HDL File                  ; Z:/BubbleTrouble/OurProject/Ball/ballMove.sv                                                   ;             ;
; collisionDetector.sv                                               ; yes             ; User SystemVerilog HDL File                  ; Z:/BubbleTrouble/OurProject/collisionDetector.sv                                               ;             ;
; RTL/KEYBOARD/keyToggle_decoderIn.sv                                ; yes             ; User SystemVerilog HDL File                  ; Z:/BubbleTrouble/OurProject/RTL/KEYBOARD/keyToggle_decoderIn.sv                                ;             ;
; RTL/KEYBOARD/lpf.sv                                                ; yes             ; User SystemVerilog HDL File                  ; Z:/BubbleTrouble/OurProject/RTL/KEYBOARD/lpf.sv                                                ;             ;
; RTL/KEYBOARD/byterec.sv                                            ; yes             ; User SystemVerilog HDL File                  ; Z:/BubbleTrouble/OurProject/RTL/KEYBOARD/byterec.sv                                            ;             ;
; RTL/KEYBOARD/bitrec.sv                                             ; yes             ; User SystemVerilog HDL File                  ; Z:/BubbleTrouble/OurProject/RTL/KEYBOARD/bitrec.sv                                             ;             ;
; RTL/KEYBOARD/TOP_KBDINTF.bdf                                       ; yes             ; User Block Diagram/Schematic File            ; Z:/BubbleTrouble/OurProject/RTL/KEYBOARD/TOP_KBDINTF.bdf                                       ;             ;
; RTL/VGA/square_object.sv                                           ; yes             ; User SystemVerilog HDL File                  ; Z:/BubbleTrouble/OurProject/RTL/VGA/square_object.sv                                           ;             ;
; RTL/VGA/objects_mux.sv                                             ; yes             ; User SystemVerilog HDL File                  ; Z:/BubbleTrouble/OurProject/RTL/VGA/objects_mux.sv                                             ;             ;
; RTL/VGA/VGA_Controller.sv                                          ; yes             ; User SystemVerilog HDL File                  ; Z:/BubbleTrouble/OurProject/RTL/VGA/VGA_Controller.sv                                          ;             ;
; RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf                                   ; yes             ; User Block Diagram/Schematic File            ; Z:/BubbleTrouble/OurProject/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf                                   ;             ;
; RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf                              ; yes             ; User Block Diagram/Schematic File            ; Z:/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf                              ;             ;
; RTL/VGA/back_ground_drawSquare.sv                                  ; yes             ; User SystemVerilog HDL File                  ; Z:/BubbleTrouble/OurProject/RTL/VGA/back_ground_drawSquare.sv                                  ;             ;
; spaceBarConst.v                                                    ; yes             ; User Wizard-Generated File                   ; Z:/BubbleTrouble/OurProject/spaceBarConst.v                                                    ;             ;
; Player/playerMove.sv                                               ; yes             ; User SystemVerilog HDL File                  ; Z:/BubbleTrouble/OurProject/Player/playerMove.sv                                               ;             ;
; Player/playerBitMap.sv                                             ; yes             ; User SystemVerilog HDL File                  ; Z:/BubbleTrouble/OurProject/Player/playerBitMap.sv                                             ;             ;
; rightArrowConst.v                                                  ; yes             ; User Wizard-Generated File                   ; Z:/BubbleTrouble/OurProject/rightArrowConst.v                                                  ;             ;
; leftArrowConst.v                                                   ; yes             ; User Wizard-Generated File                   ; Z:/BubbleTrouble/OurProject/leftArrowConst.v                                                   ;             ;
; Rope/ropeMove.sv                                                   ; yes             ; User SystemVerilog HDL File                  ; Z:/BubbleTrouble/OurProject/Rope/ropeMove.sv                                                   ;             ;
; zeroConst.v                                                        ; yes             ; User Wizard-Generated File                   ; Z:/BubbleTrouble/OurProject/zeroConst.v                                                        ;             ;
; Rope/squareRope.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; Z:/BubbleTrouble/OurProject/Rope/squareRope.sv                                                 ;             ;
; Rope/ropeBitMap.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; Z:/BubbleTrouble/OurProject/Rope/ropeBitMap.sv                                                 ;             ;
; gameController/gameControllerTop.bdf                               ; yes             ; User Block Diagram/Schematic File            ; Z:/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf                               ;             ;
; gameStateMachine.sv                                                ; yes             ; User SystemVerilog HDL File                  ; Z:/BubbleTrouble/OurProject/gameStateMachine.sv                                                ;             ;
; Huge_Ball_TOP/Huge_Ball_TOP.bdf                                    ; yes             ; User Block Diagram/Schematic File            ; Z:/BubbleTrouble/OurProject/Huge_Ball_TOP/Huge_Ball_TOP.bdf                                    ;             ;
; Huge_Ball_TOP/Big_Ball_TOP.bdf                                     ; yes             ; User Block Diagram/Schematic File            ; Z:/BubbleTrouble/OurProject/Huge_Ball_TOP/Big_Ball_TOP.bdf                                     ;             ;
; Ball/bigBallBitMap.sv                                              ; yes             ; User SystemVerilog HDL File                  ; Z:/BubbleTrouble/OurProject/Ball/bigBallBitMap.sv                                              ;             ;
; Ball/hugeBallBitMap.sv                                             ; yes             ; User SystemVerilog HDL File                  ; Z:/BubbleTrouble/OurProject/Ball/hugeBallBitMap.sv                                             ;             ;
; Ball/ballController.sv                                             ; yes             ; User SystemVerilog HDL File                  ; Z:/BubbleTrouble/OurProject/Ball/ballController.sv                                             ;             ;
; test.v                                                             ; yes             ; User Wizard-Generated File                   ; Z:/BubbleTrouble/OurProject/test.v                                                             ;             ;
; Huge_Ball_TOP/hugeBallCollisionDetector.sv                         ; yes             ; User SystemVerilog HDL File                  ; Z:/BubbleTrouble/OurProject/Huge_Ball_TOP/hugeBallCollisionDetector.sv                         ;             ;
; Huge_Ball_TOP/ballMux.sv                                           ; yes             ; User SystemVerilog HDL File                  ; Z:/BubbleTrouble/OurProject/Huge_Ball_TOP/ballMux.sv                                           ;             ;
; Huge_Ball_TOP/speedCalc.sv                                         ; yes             ; User SystemVerilog HDL File                  ; Z:/BubbleTrouble/OurProject/Huge_Ball_TOP/speedCalc.sv                                         ;             ;
; Huge_Ball_TOP/balls_TOP.bdf                                        ; yes             ; User Block Diagram/Schematic File            ; Z:/BubbleTrouble/OurProject/Huge_Ball_TOP/balls_TOP.bdf                                        ;             ;
; test3.v                                                            ; yes             ; User Wizard-Generated File                   ; Z:/BubbleTrouble/OurProject/test3.v                                                            ;             ;
; lpm_constant.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_constant.tdf                             ;             ;
; db/lpm_constant_rc8.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; Z:/BubbleTrouble/OurProject/db/lpm_constant_rc8.tdf                                            ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                          ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv            ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                               ;             ;
; db/lpm_constant_hi8.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; Z:/BubbleTrouble/OurProject/db/lpm_constant_hi8.tdf                                            ;             ;
; db/lpm_constant_mb8.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; Z:/BubbleTrouble/OurProject/db/lpm_constant_mb8.tdf                                            ;             ;
; db/lpm_constant_jj8.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; Z:/BubbleTrouble/OurProject/db/lpm_constant_jj8.tdf                                            ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_signaltap.vhd                            ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                       ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_ela_control.vhd                          ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                             ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_constant.inc                             ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/dffeea.inc                                   ;             ;
; aglobal170.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/aglobal170.inc                               ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                 ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                       ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf                               ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc                        ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mux.inc                                  ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_decode.inc                               ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                                ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altrom.inc                                   ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altram.inc                                   ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altdpram.inc                                 ;             ;
; db/altsyncram_qn84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; Z:/BubbleTrouble/OurProject/db/altsyncram_qn84.tdf                                             ;             ;
; db/decode_5la.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; Z:/BubbleTrouble/OurProject/db/decode_5la.tdf                                                  ;             ;
; db/mux_eib.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; Z:/BubbleTrouble/OurProject/db/mux_eib.tdf                                                     ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altdpram.tdf                                 ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/others/maxplus2/memmodes.inc                               ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_hdffe.inc                                  ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                          ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.inc                               ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mux.tdf                                  ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/muxlut.inc                                   ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/bypassff.inc                                 ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altshift.inc                                 ;             ;
; db/mux_jlc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; Z:/BubbleTrouble/OurProject/db/mux_jlc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_decode.tdf                               ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/declut.inc                                   ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_compare.inc                              ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; Z:/BubbleTrouble/OurProject/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_counter.tdf                              ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.inc                              ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/cmpconst.inc                                 ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_counter.inc                              ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                      ;             ;
; db/cntr_eai.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; Z:/BubbleTrouble/OurProject/db/cntr_eai.tdf                                                    ;             ;
; db/cmpr_f9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; Z:/BubbleTrouble/OurProject/db/cmpr_f9c.tdf                                                    ;             ;
; db/cntr_t3j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; Z:/BubbleTrouble/OurProject/db/cntr_t3j.tdf                                                    ;             ;
; db/cntr_69i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; Z:/BubbleTrouble/OurProject/db/cntr_69i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; Z:/BubbleTrouble/OurProject/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; Z:/BubbleTrouble/OurProject/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; Z:/BubbleTrouble/OurProject/db/cmpr_99c.tdf                                                    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_hub.vhd                                  ; altera_sld  ;
; db/ip/sldcbc818cf/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; Z:/BubbleTrouble/OurProject/db/ip/sldcbc818cf/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; Z:/BubbleTrouble/OurProject/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; Z:/BubbleTrouble/OurProject/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; Z:/BubbleTrouble/OurProject/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; Z:/BubbleTrouble/OurProject/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; Z:/BubbleTrouble/OurProject/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                             ;             ;
; db/lpm_constant_4m8.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; Z:/BubbleTrouble/OurProject/db/lpm_constant_4m8.tdf                                            ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 2193           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 3180           ;
;     -- 7 input functions                    ; 132            ;
;     -- 6 input functions                    ; 624            ;
;     -- 5 input functions                    ; 525            ;
;     -- 4 input functions                    ; 485            ;
;     -- <=3 input functions                  ; 1414           ;
;                                             ;                ;
; Dedicated logic registers                   ; 2590           ;
;                                             ;                ;
; I/O pins                                    ; 36             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 1638400        ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1763           ;
; Total fan-out                               ; 27549          ;
; Average fan-out                             ; 4.55           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                   ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |TOP_VGA_DEMO_WITH_MSS_ALL                                                                                                              ; 3180 (5)            ; 2590 (0)                  ; 1638400           ; 0          ; 36   ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL                                                                                                                                                                                                                                                                                                                                            ; TOP_VGA_DEMO_WITH_MSS_ALL         ; work         ;
;    |TOP_KBD_DEMOALL:TOP_KBD|                                                                                                            ; 144 (0)             ; 141 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD                                                                                                                                                                                                                                                                                                                    ; TOP_KBD_DEMOALL                   ; work         ;
;       |TOP_KBDINTF:inst|                                                                                                                ; 39 (0)              ; 51 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|TOP_KBDINTF:inst                                                                                                                                                                                                                                                                                                   ; TOP_KBDINTF                       ; work         ;
;          |bitrec:inst4|                                                                                                                 ; 14 (14)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|TOP_KBDINTF:inst|bitrec:inst4                                                                                                                                                                                                                                                                                      ; bitrec                            ; work         ;
;          |byterec:inst3|                                                                                                                ; 20 (20)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|TOP_KBDINTF:inst|byterec:inst3                                                                                                                                                                                                                                                                                     ; byterec                           ; work         ;
;          |lpf:cleaner|                                                                                                                  ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|TOP_KBDINTF:inst|lpf:cleaner                                                                                                                                                                                                                                                                                       ; lpf                               ; work         ;
;       |keyToggle_decoderIn:LeftArrow|                                                                                                   ; 5 (5)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|keyToggle_decoderIn:LeftArrow                                                                                                                                                                                                                                                                                      ; keyToggle_decoderIn               ; work         ;
;       |keyToggle_decoderIn:RightArrow|                                                                                                  ; 5 (5)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|keyToggle_decoderIn:RightArrow                                                                                                                                                                                                                                                                                     ; keyToggle_decoderIn               ; work         ;
;       |keyToggle_decoderIn:SpaceBar|                                                                                                    ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|keyToggle_decoderIn:SpaceBar                                                                                                                                                                                                                                                                                       ; keyToggle_decoderIn               ; work         ;
;       |leftArrowConst:inst2|                                                                                                            ; 34 (0)              ; 29 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|leftArrowConst:inst2                                                                                                                                                                                                                                                                                               ; leftArrowConst                    ; work         ;
;          |lpm_constant:LPM_CONSTANT_component|                                                                                          ; 34 (0)              ; 29 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|leftArrowConst:inst2|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                                           ; lpm_constant                      ; work         ;
;             |lpm_constant_rc8:ag|                                                                                                       ; 34 (0)              ; 29 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|leftArrowConst:inst2|lpm_constant:LPM_CONSTANT_component|lpm_constant_rc8:ag                                                                                                                                                                                                                                       ; lpm_constant_rc8                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim1|                                                                                              ; 34 (20)             ; 29 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|leftArrowConst:inst2|lpm_constant:LPM_CONSTANT_component|lpm_constant_rc8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                             ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                                 ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|leftArrowConst:inst2|lpm_constant:LPM_CONSTANT_component|lpm_constant_rc8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                                         ; sld_rom_sr                        ; work         ;
;       |rightArrowConst:inst1|                                                                                                           ; 28 (0)              ; 28 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|rightArrowConst:inst1                                                                                                                                                                                                                                                                                              ; rightArrowConst                   ; work         ;
;          |lpm_constant:LPM_CONSTANT_component|                                                                                          ; 28 (0)              ; 28 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|rightArrowConst:inst1|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                                          ; lpm_constant                      ; work         ;
;             |lpm_constant_hi8:ag|                                                                                                       ; 28 (0)              ; 28 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|rightArrowConst:inst1|lpm_constant:LPM_CONSTANT_component|lpm_constant_hi8:ag                                                                                                                                                                                                                                      ; lpm_constant_hi8                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim1|                                                                                              ; 28 (18)             ; 28 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|rightArrowConst:inst1|lpm_constant:LPM_CONSTANT_component|lpm_constant_hi8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                            ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr|                                                              ; 10 (10)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|rightArrowConst:inst1|lpm_constant:LPM_CONSTANT_component|lpm_constant_hi8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                     ; sld_rom_sr                        ; work         ;
;       |spaceBarConst:inst3|                                                                                                             ; 28 (0)              ; 29 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|spaceBarConst:inst3                                                                                                                                                                                                                                                                                                ; spaceBarConst                     ; work         ;
;          |lpm_constant:LPM_CONSTANT_component|                                                                                          ; 28 (0)              ; 29 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|spaceBarConst:inst3|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                                            ; lpm_constant                      ; work         ;
;             |lpm_constant_mb8:ag|                                                                                                       ; 28 (0)              ; 29 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|spaceBarConst:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_mb8:ag                                                                                                                                                                                                                                        ; lpm_constant_mb8                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim1|                                                                                              ; 28 (14)             ; 29 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|spaceBarConst:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_mb8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                              ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                                 ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|spaceBarConst:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_mb8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |VGA_Controller:VGA_Controller|                                                                                                      ; 69 (69)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|VGA_Controller:VGA_Controller                                                                                                                                                                                                                                                                                                              ; VGA_Controller                    ; work         ;
;    |back_ground_drawSquare:bgDraw|                                                                                                      ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|back_ground_drawSquare:bgDraw                                                                                                                                                                                                                                                                                                              ; back_ground_drawSquare            ; work         ;
;    |balls_TOP:inst|                                                                                                                     ; 1808 (0)            ; 500 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst                                                                                                                                                                                                                                                                                                                             ; balls_TOP                         ; work         ;
;       |Big_Ball_TOP:bigBall1|                                                                                                           ; 657 (0)             ; 147 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1                                                                                                                                                                                                                                                                                                       ; Big_Ball_TOP                      ; work         ;
;          |ballMove:inst9|                                                                                                               ; 447 (447)           ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9                                                                                                                                                                                                                                                                                        ; ballMove                          ; work         ;
;          |bigBallBitMap:inst|                                                                                                           ; 143 (143)           ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|bigBallBitMap:inst                                                                                                                                                                                                                                                                                    ; bigBallBitMap                     ; work         ;
;          |square_object:ballSquareObject|                                                                                               ; 67 (67)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|square_object:ballSquareObject                                                                                                                                                                                                                                                                        ; square_object                     ; work         ;
;       |Big_Ball_TOP:bigBall2|                                                                                                           ; 401 (1)             ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2                                                                                                                                                                                                                                                                                                       ; Big_Ball_TOP                      ; work         ;
;          |ballMove:inst9|                                                                                                               ; 222 (222)           ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9                                                                                                                                                                                                                                                                                        ; ballMove                          ; work         ;
;          |bigBallBitMap:inst|                                                                                                           ; 143 (143)           ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|bigBallBitMap:inst                                                                                                                                                                                                                                                                                    ; bigBallBitMap                     ; work         ;
;          |square_object:ballSquareObject|                                                                                               ; 35 (35)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|square_object:ballSquareObject                                                                                                                                                                                                                                                                        ; square_object                     ; work         ;
;       |Huge_Ball_TOP:inst2|                                                                                                             ; 586 (1)             ; 147 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2                                                                                                                                                                                                                                                                                                         ; Huge_Ball_TOP                     ; work         ;
;          |ballMove:inst9|                                                                                                               ; 377 (377)           ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9                                                                                                                                                                                                                                                                                          ; ballMove                          ; work         ;
;          |hugeBallBitMap:inst|                                                                                                          ; 142 (142)           ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|hugeBallBitMap:inst                                                                                                                                                                                                                                                                                     ; hugeBallBitMap                    ; work         ;
;          |square_object:ballSquareObject|                                                                                               ; 66 (66)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|square_object:ballSquareObject                                                                                                                                                                                                                                                                          ; square_object                     ; work         ;
;       |ballController:inst6|                                                                                                            ; 10 (10)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|ballController:inst6                                                                                                                                                                                                                                                                                                        ; ballController                    ; work         ;
;       |ballMux:inst|                                                                                                                    ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|ballMux:inst                                                                                                                                                                                                                                                                                                                ; ballMux                           ; work         ;
;       |hugeBallCollisionDetector:inst4|                                                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|hugeBallCollisionDetector:inst4                                                                                                                                                                                                                                                                                             ; hugeBallCollisionDetector         ; work         ;
;       |speedCalc:inst3|                                                                                                                 ; 96 (96)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|speedCalc:inst3                                                                                                                                                                                                                                                                                                             ; speedCalc                         ; work         ;
;       |test3:inst5|                                                                                                                     ; 26 (0)              ; 75 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|test3:inst5                                                                                                                                                                                                                                                                                                                 ; test3                             ; work         ;
;          |test3_lpm_constant_mua:test3_lpm_constant_mua_component|                                                                      ; 26 (0)              ; 75 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|test3:inst5|test3_lpm_constant_mua:test3_lpm_constant_mua_component                                                                                                                                                                                                                                                         ; test3_lpm_constant_mua            ; work         ;
;             |sld_mod_ram_rom:mgl_prim1|                                                                                                 ; 26 (14)             ; 75 (67)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|test3:inst5|test3_lpm_constant_mua:test3_lpm_constant_mua_component|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                                               ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                                    ; 12 (12)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|test3:inst5|test3_lpm_constant_mua:test3_lpm_constant_mua_component|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                                                           ; sld_rom_sr                        ; work         ;
;       |test:inst7|                                                                                                                      ; 23 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|test:inst7                                                                                                                                                                                                                                                                                                                  ; test                              ; work         ;
;          |lpm_constant:LPM_CONSTANT_component|                                                                                          ; 23 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|test:inst7|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                                                              ; lpm_constant                      ; work         ;
;             |lpm_constant_jj8:ag|                                                                                                       ; 23 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|test:inst7|lpm_constant:LPM_CONSTANT_component|lpm_constant_jj8:ag                                                                                                                                                                                                                                                          ; lpm_constant_jj8                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim1|                                                                                              ; 23 (14)             ; 32 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|test:inst7|lpm_constant:LPM_CONSTANT_component|lpm_constant_jj8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                                                ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr|                                                              ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|test:inst7|lpm_constant:LPM_CONSTANT_component|lpm_constant_jj8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                                         ; sld_rom_sr                        ; work         ;
;    |gameControllerTop:gameControllerTop|                                                                                                ; 11 (0)              ; 18 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop                                                                                                                                                                                                                                                                                                        ; gameControllerTop                 ; work         ;
;       |gameStateMachine:inst|                                                                                                           ; 11 (11)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst                                                                                                                                                                                                                                                                                  ; gameStateMachine                  ; work         ;
;    |objects_mux:VGAmux|                                                                                                                 ; 11 (11)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|objects_mux:VGAmux                                                                                                                                                                                                                                                                                                                         ; objects_mux                       ; work         ;
;    |playerBitMap:playerBitMap|                                                                                                          ; 288 (288)           ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|playerBitMap:playerBitMap                                                                                                                                                                                                                                                                                                                  ; playerBitMap                      ; work         ;
;    |playerMove:playerMove|                                                                                                              ; 65 (65)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove                                                                                                                                                                                                                                                                                                                      ; playerMove                        ; work         ;
;    |ropeBitMap:ropeBitMap|                                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|ropeBitMap:ropeBitMap                                                                                                                                                                                                                                                                                                                      ; ropeBitMap                        ; work         ;
;    |ropeMove:ropeMove|                                                                                                                  ; 55 (55)             ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|ropeMove:ropeMove                                                                                                                                                                                                                                                                                                                          ; ropeMove                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 154 (1)             ; 191 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 153 (0)             ; 191 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 153 (0)             ; 191 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 153 (1)             ; 191 (10)                  ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 152 (0)             ; 181 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 152 (111)           ; 181 (152)                 ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 22 (22)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 475 (2)             ; 1609 (200)                ; 1638400           ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 473 (0)             ; 1409 (0)                  ; 1638400           ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 473 (67)            ; 1409 (488)                ; 1638400           ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 88 (88)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 2 (0)               ; 1 (0)                     ; 1638400           ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_qn84:auto_generated|                                                                                         ; 2 (0)               ; 1 (1)                     ; 1638400           ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qn84:auto_generated                                                                                                                                                 ; altsyncram_qn84                   ; work         ;
;                   |decode_5la:decode2|                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qn84:auto_generated|decode_5la:decode2                                                                                                                              ; decode_5la                        ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 96 (96)             ; 79 (79)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 122 (1)             ; 516 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 100 (0)             ; 500 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 300 (300)                 ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 100 (0)             ; 200 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 21 (21)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 143 (9)             ; 185 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_eai:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_eai:auto_generated                                                             ; cntr_eai                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 14 (0)              ; 14 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_t3j:auto_generated|                                                                                             ; 14 (14)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_t3j:auto_generated                                                                                      ; cntr_t3j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_69i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_69i:auto_generated                                                                            ; cntr_69i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 100 (100)           ; 100 (100)                 ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |squareRope:ropeSquareObject|                                                                                                        ; 45 (45)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|squareRope:ropeSquareObject                                                                                                                                                                                                                                                                                                                ; squareRope                        ; work         ;
;    |square_object:playerSquareObject|                                                                                                   ; 45 (45)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|square_object:playerSquareObject                                                                                                                                                                                                                                                                                                           ; square_object                     ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qn84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 100          ; 16384        ; 100          ; 1638400 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                ; IP Include File   ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                   ;
; Altera ; LPM_CONSTANT ; 17.0    ; N/A          ; N/A          ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|test3:inst5                                                                                                                                                                                                                                          ; test3.v           ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|test3:inst5|test3_lpm_constant_mua:test3_lpm_constant_mua_component                                                                                                                                                                                  ;                   ;
; Altera ; LPM_CONSTANT ; 17.0    ; N/A          ; N/A          ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|test:inst7                                                                                                                                                                                                                                           ; test.v            ;
; Altera ; LPM_CONSTANT ; 17.0    ; N/A          ; N/A          ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|rightArrowConst:inst1                                                                                                                                                                                                                       ; rightArrowConst.v ;
; Altera ; LPM_CONSTANT ; 17.0    ; N/A          ; N/A          ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|leftArrowConst:inst2                                                                                                                                                                                                                        ; leftArrowConst.v  ;
; Altera ; LPM_CONSTANT ; 17.0    ; N/A          ; N/A          ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|spaceBarConst:inst3                                                                                                                                                                                                                         ; spaceBarConst.v   ;
; Altera ; LPM_CONSTANT ; 17.0    ; N/A          ; N/A          ; |TOP_VGA_DEMO_WITH_MSS_ALL|zeroConst:zero                                                                                                                                                                                                                                                      ; zeroConst.v       ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|ballController:inst6|cur_st ;
+-----------------+-----------------+---------------+-----------------------------------+
; Name            ; cur_st.inactive ; cur_st.active ; cur_st.deploy                     ;
+-----------------+-----------------+---------------+-----------------------------------+
; cur_st.inactive ; 0               ; 0             ; 0                                 ;
; cur_st.deploy   ; 1               ; 0             ; 1                                 ;
; cur_st.active   ; 1               ; 1             ; 0                                 ;
+-----------------+-----------------+---------------+-----------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|TOP_KBDINTF:inst|lpf:cleaner|cur_st ;
+-------------+------------------------------------------------------------------------------------------+
; Name        ; cur_st.ONE                                                                               ;
+-------------+------------------------------------------------------------------------------------------+
; cur_st.ZERO ; 0                                                                                        ;
; cur_st.ONE  ; 1                                                                                        ;
+-------------+------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|TOP_KBDINTF:inst|bitrec:inst4|cur_st              ;
+--------------------+--------------------+------------------+-------------------+----------------+--------------------+
; Name               ; cur_st.CHK_DATA_ST ; cur_st.HI_CLK_ST ; cur_st.LOW_CLK_ST ; cur_st.IDLE_ST ; cur_st.NEW_DATA_ST ;
+--------------------+--------------------+------------------+-------------------+----------------+--------------------+
; cur_st.IDLE_ST     ; 0                  ; 0                ; 0                 ; 0              ; 0                  ;
; cur_st.LOW_CLK_ST  ; 0                  ; 0                ; 1                 ; 1              ; 0                  ;
; cur_st.HI_CLK_ST   ; 0                  ; 1                ; 0                 ; 1              ; 0                  ;
; cur_st.CHK_DATA_ST ; 1                  ; 0                ; 0                 ; 1              ; 0                  ;
; cur_st.NEW_DATA_ST ; 0                  ; 0                ; 0                 ; 1              ; 1                  ;
+--------------------+--------------------+------------------+-------------------+----------------+--------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|TOP_KBDINTF:inst|byterec:inst3|present_state                                                                                                                                                                                                                      ;
+---------------------------------+---------------------------------+-------------------------------+-----------------------------+---------------------------+----------------------------+-----------------------------+---------------------------+---------------------------+-----------------------------+-----------------------+
; Name                            ; present_state.sample_ext_rel_ST ; present_state.wait_ext_rel_ST ; present_state.sample_ext_ST ; present_state.wait_ext_ST ; present_state.new_break_ST ; present_state.sample_rel_ST ; present_state.wait_rel_ST ; present_state.new_make_ST ; present_state.sample_nor_ST ; present_state.idle_ST ;
+---------------------------------+---------------------------------+-------------------------------+-----------------------------+---------------------------+----------------------------+-----------------------------+---------------------------+---------------------------+-----------------------------+-----------------------+
; present_state.idle_ST           ; 0                               ; 0                             ; 0                           ; 0                         ; 0                          ; 0                           ; 0                         ; 0                         ; 0                           ; 0                     ;
; present_state.sample_nor_ST     ; 0                               ; 0                             ; 0                           ; 0                         ; 0                          ; 0                           ; 0                         ; 0                         ; 1                           ; 1                     ;
; present_state.new_make_ST       ; 0                               ; 0                             ; 0                           ; 0                         ; 0                          ; 0                           ; 0                         ; 1                         ; 0                           ; 1                     ;
; present_state.wait_rel_ST       ; 0                               ; 0                             ; 0                           ; 0                         ; 0                          ; 0                           ; 1                         ; 0                         ; 0                           ; 1                     ;
; present_state.sample_rel_ST     ; 0                               ; 0                             ; 0                           ; 0                         ; 0                          ; 1                           ; 0                         ; 0                         ; 0                           ; 1                     ;
; present_state.new_break_ST      ; 0                               ; 0                             ; 0                           ; 0                         ; 1                          ; 0                           ; 0                         ; 0                         ; 0                           ; 1                     ;
; present_state.wait_ext_ST       ; 0                               ; 0                             ; 0                           ; 1                         ; 0                          ; 0                           ; 0                         ; 0                         ; 0                           ; 1                     ;
; present_state.sample_ext_ST     ; 0                               ; 0                             ; 1                           ; 0                         ; 0                          ; 0                           ; 0                         ; 0                         ; 0                           ; 1                     ;
; present_state.wait_ext_rel_ST   ; 0                               ; 1                             ; 0                           ; 0                         ; 0                          ; 0                           ; 0                         ; 0                         ; 0                           ; 1                     ;
; present_state.sample_ext_rel_ST ; 1                               ; 0                             ; 0                           ; 0                         ; 0                          ; 0                           ; 0                         ; 0                         ; 0                           ; 1                     ;
+---------------------------------+---------------------------------+-------------------------------+-----------------------------+---------------------------+----------------------------+-----------------------------+---------------------------+---------------------------+-----------------------------+-----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst|cur_st ;
+----------------------+----------------------+-----------------+---------------------------------------------+
; Name                 ; cur_st.welcomeScreen ; cur_st.gameOver ; cur_st.playMode                             ;
+----------------------+----------------------+-----------------+---------------------------------------------+
; cur_st.welcomeScreen ; 0                    ; 0               ; 0                                           ;
; cur_st.playMode      ; 1                    ; 0               ; 1                                           ;
; cur_st.gameOver      ; 1                    ; 1               ; 0                                           ;
+----------------------+----------------------+-----------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                        ;
+------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; Register name                                                          ; Reason for Removal                                                               ;
+------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; back_ground_drawSquare:bgDraw|blueBits[0]                              ; Stuck at GND due to stuck port data_in                                           ;
; back_ground_drawSquare:bgDraw|redBits[0,1]                             ; Stuck at GND due to stuck port data_in                                           ;
; back_ground_drawSquare:bgDraw|greenBits[0,1]                           ; Stuck at GND due to stuck port data_in                                           ;
; playerMove:playerMove|Xspeed[0]                                        ; Stuck at GND due to stuck port data_in                                           ;
; ropeBitMap:ropeBitMap|RGBout[6]                                        ; Merged with ropeBitMap:ropeBitMap|RGBout[7]                                      ;
; ropeBitMap:ropeBitMap|RGBout[0..3]                                     ; Merged with ropeBitMap:ropeBitMap|RGBout[5]                                      ;
; ropeBitMap:ropeBitMap|RGBout[7]                                        ; Merged with ropeBitMap:ropeBitMap|RGBout[4]                                      ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[0]    ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[0]  ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[5]    ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[5]  ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[4]    ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[4]  ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[3]    ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[3]  ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[2]    ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[2]  ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[1]    ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[1]  ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[31]   ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[31] ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[6]    ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[6]  ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[7]    ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[7]  ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[8]    ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[8]  ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[9]    ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[9]  ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[10]   ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[10] ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[11]   ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[11] ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[12]   ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[12] ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[13]   ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[13] ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[14]   ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[14] ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[15]   ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[15] ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[16]   ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[16] ;
; balls_TOP:inst|ballController:inst6|bigBall2Reset                      ; Merged with balls_TOP:inst|ballController:inst6|bigBall1Reset                    ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[31]     ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[31]   ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[30]     ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[30]   ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[29]     ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[29]   ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[28]     ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[28]   ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[27]     ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[27]   ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[26]     ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[26]   ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[25]     ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[25]   ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[24]     ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[24]   ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[23]     ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[23]   ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[22]     ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[22]   ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[21]     ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[21]   ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[20]     ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[20]   ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[19]     ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[19]   ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[18]     ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[18]   ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[17]     ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[17]   ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[16]     ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[16]   ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[15]     ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[15]   ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[14]     ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[14]   ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[13]     ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[13]   ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[12]     ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[12]   ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[11]     ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[11]   ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[10]     ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[10]   ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[9]      ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[9]    ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[8]      ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[8]    ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[7]      ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[7]    ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[6]      ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[6]    ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[5]      ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[5]    ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[4]      ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[4]    ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[3]      ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[3]    ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[2]      ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[2]    ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[1]      ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[1]    ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[30]   ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[30] ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[29]   ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[29] ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[28]   ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[28] ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[27]   ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[27] ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[26]   ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[26] ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[25]   ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[25] ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[24]   ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[24] ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[23]   ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[23] ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[22]   ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[22] ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[21]   ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[21] ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[20]   ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[20] ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[19]   ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[19] ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[18]   ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[18] ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[17]   ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[17] ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[0]      ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[0]    ;
; playerMove:playerMove|Xspeed[4,7..9,11..31]                            ; Merged with playerMove:playerMove|Xspeed[10]                                     ;
; playerMove:playerMove|Xspeed[3,5,6]                                    ; Merged with playerMove:playerMove|Xspeed[2]                                      ;
; squareRope:ropeSquareObject|offsetY[0]                                 ; Lost fanout                                                                      ;
; squareRope:ropeSquareObject|offsetX[0]                                 ; Lost fanout                                                                      ;
; squareRope:ropeSquareObject|offsetY[1..4]                              ; Lost fanout                                                                      ;
; ropeMove:ropeMove|topY_tmp[0]                                          ; Stuck at GND due to stuck port data_in                                           ;
; playerMove:playerMove|topLeftX_tmp[0]                                  ; Stuck at GND due to stuck port data_in                                           ;
; TOP_KBD_DEMOALL:TOP_KBD|TOP_KBDINTF:inst|bitrec:inst4|cur_st~4         ; Lost fanout                                                                      ;
; TOP_KBD_DEMOALL:TOP_KBD|TOP_KBDINTF:inst|bitrec:inst4|cur_st~5         ; Lost fanout                                                                      ;
; TOP_KBD_DEMOALL:TOP_KBD|TOP_KBDINTF:inst|byterec:inst3|present_state~4 ; Lost fanout                                                                      ;
; TOP_KBD_DEMOALL:TOP_KBD|TOP_KBDINTF:inst|byterec:inst3|present_state~5 ; Lost fanout                                                                      ;
; TOP_KBD_DEMOALL:TOP_KBD|TOP_KBDINTF:inst|byterec:inst3|present_state~6 ; Lost fanout                                                                      ;
; TOP_KBD_DEMOALL:TOP_KBD|TOP_KBDINTF:inst|byterec:inst3|present_state~7 ; Lost fanout                                                                      ;
; gameControllerTop:gameControllerTop|gameStateMachine:inst|cur_st~6     ; Lost fanout                                                                      ;
; Total Number of Removed Registers = 120                                ;                                                                                  ;
+------------------------------------------------------------------------+----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2590  ;
; Number of registers using Synchronous Clear  ; 223   ;
; Number of registers using Synchronous Load   ; 314   ;
; Number of registers using Asynchronous Clear ; 1256  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1410  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; VGA_Controller:VGA_Controller|oVGA_VS                                                                                                                                                                                                                                                                                           ; 15      ;
; VGA_Controller:VGA_Controller|oVGA_HS                                                                                                                                                                                                                                                                                           ; 14      ;
; gameControllerTop:gameControllerTop|gameStateMachine:inst|lives[0]                                                                                                                                                                                                                                                              ; 4       ;
; ropeMove:ropeMove|topY_tmp[14]                                                                                                                                                                                                                                                                                                  ; 2       ;
; ropeMove:ropeMove|topY_tmp[13]                                                                                                                                                                                                                                                                                                  ; 2       ;
; ropeMove:ropeMove|topY_tmp[12]                                                                                                                                                                                                                                                                                                  ; 2       ;
; ropeMove:ropeMove|topY_tmp[10]                                                                                                                                                                                                                                                                                                  ; 2       ;
; ropeMove:ropeMove|topY_tmp[9]                                                                                                                                                                                                                                                                                                   ; 2       ;
; ropeMove:ropeMove|topY_tmp[8]                                                                                                                                                                                                                                                                                                   ; 2       ;
; ropeMove:ropeMove|topY_tmp[7]                                                                                                                                                                                                                                                                                                   ; 2       ;
; ropeMove:ropeMove|topY_tmp[6]                                                                                                                                                                                                                                                                                                   ; 2       ;
; playerMove:playerMove|topLeftX_tmp[10]                                                                                                                                                                                                                                                                                          ; 3       ;
; playerMove:playerMove|topLeftX_tmp[9]                                                                                                                                                                                                                                                                                           ; 4       ;
; playerMove:playerMove|topLeftX_tmp[14]                                                                                                                                                                                                                                                                                          ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[14]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 31                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|keyToggle_decoderIn:SpaceBar|keyIsPressed                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|objects_mux:VGAmux|tmpRGB[5]                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|leftArrowConst:inst2|lpm_constant:LPM_CONSTANT_component|lpm_constant_rc8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[6]                                                                                                                                                                                                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|rightArrowConst:inst1|lpm_constant:LPM_CONSTANT_component|lpm_constant_hi8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[0]                                                                                                                                                                                                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|spaceBarConst:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_mb8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[8]                                                                                                                                                                                                      ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|test:inst7|lpm_constant:LPM_CONSTANT_component|lpm_constant_jj8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[8]                                                                                                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|test3:inst5|test3_lpm_constant_mua:test3_lpm_constant_mua_component|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[12]                                                                                                                                                                                                                      ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|ropeMove:ropeMove|topY_tmp[31]                                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|ballMux:inst|ballRGBout[2]                                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|leftArrowConst:inst2|lpm_constant:LPM_CONSTANT_component|lpm_constant_rc8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[3]                                                                                                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|rightArrowConst:inst1|lpm_constant:LPM_CONSTANT_component|lpm_constant_hi8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr|word_counter[2]                                                                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|spaceBarConst:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_mb8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[3]                                                                                                                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|test:inst7|lpm_constant:LPM_CONSTANT_component|lpm_constant_jj8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr|word_counter[0]                                                                                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|test3:inst5|test3_lpm_constant_mua:test3_lpm_constant_mua_component|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                                                         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|objects_mux:VGAmux|tmpRGB[1]                                                                                                                                                                                                                                                                                                                             ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|rightArrowConst:inst1|lpm_constant:LPM_CONSTANT_component|lpm_constant_hi8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]                                                                                                                                                        ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|test:inst7|lpm_constant:LPM_CONSTANT_component|lpm_constant_jj8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]                                                                                                                                                                            ;
; 16:1               ; 4 bits    ; 40 LEs        ; 28 LEs               ; 12 LEs                 ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|leftArrowConst:inst2|lpm_constant:LPM_CONSTANT_component|lpm_constant_rc8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                                                                                            ;
; 16:1               ; 4 bits    ; 40 LEs        ; 28 LEs               ; 12 LEs                 ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|spaceBarConst:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_mb8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                                                                                             ;
; 16:1               ; 4 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|test3:inst5|test3_lpm_constant_mua:test3_lpm_constant_mua_component|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                                                                                                              ;
; 17:1               ; 2 bits    ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|bigBallBitMap:inst|RGBout[1]                                                                                                                                                                                                                                                                                        ;
; 17:1               ; 2 bits    ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|hugeBallBitMap:inst|RGBout[5]                                                                                                                                                                                                                                                                                         ;
; 17:1               ; 2 bits    ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|bigBallBitMap:inst|RGBout[1]                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[9]                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[22]                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|ropeMove:ropeMove|topY_tmp[7]                                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_WITH_MSS_ALL|playerBitMap:playerBitMap|Mux258                                                                                                                                                                                                                                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst|Selector0                                                                                                                                                                                                                                                                                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|TOP_KBDINTF:inst|bitrec:inst4|Selector6                                                                                                                                                                                                                                                                                          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|TOP_KBDINTF:inst|bitrec:inst4|Selector4                                                                                                                                                                                                                                                                                          ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|TOP_KBDINTF:inst|byterec:inst3|Selector1                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][5]                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][6]                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][7]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 14:1               ; 2 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                             ;
; 14:1               ; 8 bits    ; 72 LEs        ; 32 LEs               ; 40 LEs                 ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ;
; 60:1               ; 4 bits    ; 160 LEs       ; 104 LEs              ; 56 LEs                 ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: square_object:playerSquareObject ;
+-----------------+----------+--------------------------------------------------+
; Parameter Name  ; Value    ; Type                                             ;
+-----------------+----------+--------------------------------------------------+
; OBJECT_WIDTH_X  ; 26       ; Signed Integer                                   ;
; OBJECT_HEIGHT_Y ; 37       ; Signed Integer                                   ;
; OBJECT_COLOR    ; 01011011 ; Unsigned Binary                                  ;
+-----------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: playerMove:playerMove ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; INITIAL_X      ; 280   ; Signed Integer                            ;
; INITIAL_Y      ; 445   ; Signed Integer                            ;
; X_SPEED        ; 110   ; Signed Integer                            ;
; playerWidth    ; 26    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP_KBD_DEMOALL:TOP_KBD|TOP_KBDINTF:inst|lpf:cleaner ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; FILTER_SIZE    ; 4     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP_KBD_DEMOALL:TOP_KBD|leftArrowConst:inst2|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+---------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                  ;
+--------------------+------------------+---------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 9                ; Signed Integer                                                                        ;
; LPM_CVALUE         ; 363              ; Signed Integer                                                                        ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                               ;
; CBXI_PARAMETER     ; lpm_constant_rc8 ; Untyped                                                                               ;
+--------------------+------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP_KBD_DEMOALL:TOP_KBD|rightArrowConst:inst1|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                   ;
+--------------------+------------------+----------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 9                ; Signed Integer                                                                         ;
; LPM_CVALUE         ; 372              ; Signed Integer                                                                         ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                                ;
; CBXI_PARAMETER     ; lpm_constant_hi8 ; Untyped                                                                                ;
+--------------------+------------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP_KBD_DEMOALL:TOP_KBD|spaceBarConst:inst3|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+--------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                 ;
+--------------------+------------------+--------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 9                ; Signed Integer                                                                       ;
; LPM_CVALUE         ; 41               ; Signed Integer                                                                       ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                              ;
; CBXI_PARAMETER     ; lpm_constant_mb8 ; Untyped                                                                              ;
+--------------------+------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: balls_TOP:inst|Huge_Ball_TOP:inst2|square_object:ballSquareObject ;
+-----------------+----------+-----------------------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                                              ;
+-----------------+----------+-----------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 52       ; Signed Integer                                                                    ;
; OBJECT_HEIGHT_Y ; 52       ; Signed Integer                                                                    ;
; OBJECT_COLOR    ; 01110001 ; Unsigned Binary                                                                   ;
+-----------------+----------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; g              ; 1     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: balls_TOP:inst|Big_Ball_TOP:bigBall1|square_object:ballSquareObject ;
+-----------------+----------+-------------------------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                                                ;
+-----------------+----------+-------------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 26       ; Signed Integer                                                                      ;
; OBJECT_HEIGHT_Y ; 26       ; Signed Integer                                                                      ;
; OBJECT_COLOR    ; 01110001 ; Unsigned Binary                                                                     ;
+-----------------+----------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; g              ; 1     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: balls_TOP:inst|Big_Ball_TOP:bigBall2|square_object:ballSquareObject ;
+-----------------+----------+-------------------------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                                                ;
+-----------------+----------+-------------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 26       ; Signed Integer                                                                      ;
; OBJECT_HEIGHT_Y ; 26       ; Signed Integer                                                                      ;
; OBJECT_COLOR    ; 01110001 ; Unsigned Binary                                                                     ;
+-----------------+----------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; g              ; 1     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: balls_TOP:inst|test:inst7|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+--------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                               ;
+--------------------+------------------+--------------------------------------------------------------------+
; LPM_WIDTH          ; 11               ; Signed Integer                                                     ;
; LPM_CVALUE         ; 50               ; Signed Integer                                                     ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                            ;
; CBXI_PARAMETER     ; lpm_constant_jj8 ; Untyped                                                            ;
+--------------------+------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: squareRope:ropeSquareObject ;
+-----------------+----------+---------------------------------------------+
; Parameter Name  ; Value    ; Type                                        ;
+-----------------+----------+---------------------------------------------+
; OBJECT_WIDTH_X  ; 6        ; Signed Integer                              ;
; OBJECT_HEIGHT_Y ; 479      ; Signed Integer                              ;
; OBJECT_COLOR    ; 01011011 ; Unsigned Binary                             ;
+-----------------+----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: zeroConst:zero|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+---------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                    ;
+--------------------+------------------+---------------------------------------------------------+
; LPM_WIDTH          ; 11               ; Signed Integer                                          ;
; LPM_CVALUE         ; 0                ; Signed Integer                                          ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                 ;
; CBXI_PARAMETER     ; lpm_constant_ki6 ; Untyped                                                 ;
+--------------------+------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ropeMove:ropeMove ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; Yspeed         ; -150  ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                    ; Type           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                            ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; sld_data_bits                                   ; 100                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_bits                                ; 100                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_sample_depth                                ; 16384                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_segment_size                                ; 16384                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                     ; String         ;
; sld_inversion_mask_length                       ; 328                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_storage_qualifier_bits                      ; 100                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 100                 ; 100              ; 16384        ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                          ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                    ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------+
; 0              ; la          ; 9     ; 1     ; Read/Write ; TOP_KBD_DEMOALL:TOP_KBD|leftArrowConst:inst2|lpm_constant:LPM_CONSTANT_component|lpm_constant_rc8:ag  ;
; 1              ; NONE        ; 9     ; 1     ; Read/Write ; TOP_KBD_DEMOALL:TOP_KBD|rightArrowConst:inst1|lpm_constant:LPM_CONSTANT_component|lpm_constant_hi8:ag ;
; 2              ; sc          ; 9     ; 1     ; Read/Write ; TOP_KBD_DEMOALL:TOP_KBD|spaceBarConst:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_mb8:ag   ;
; 3              ; NONE        ; 11    ; 1     ; Read/Write ; balls_TOP:inst|test:inst7|lpm_constant:LPM_CONSTANT_component|lpm_constant_jj8:ag                     ;
; 4              ; tt22        ; 32    ; 1     ; Read/Write ; balls_TOP:inst|test3:inst5|test3_lpm_constant_mua:test3_lpm_constant_mua_component                    ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 790                         ;
;     CLR               ; 120                         ;
;     CLR SCLR          ; 23                          ;
;     ENA               ; 114                         ;
;     ENA CLR           ; 399                         ;
;     ENA CLR SCLR      ; 23                          ;
;     ENA SCLR          ; 41                          ;
;     ENA SLD           ; 70                          ;
; arriav_lcell_comb     ; 2555                        ;
;     arith             ; 642                         ;
;         0 data inputs ; 13                          ;
;         1 data inputs ; 306                         ;
;         2 data inputs ; 199                         ;
;         4 data inputs ; 64                          ;
;         5 data inputs ; 60                          ;
;     extend            ; 31                          ;
;         7 data inputs ; 31                          ;
;     normal            ; 1882                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 52                          ;
;         2 data inputs ; 292                         ;
;         3 data inputs ; 366                         ;
;         4 data inputs ; 376                         ;
;         5 data inputs ; 293                         ;
;         6 data inputs ; 501                         ;
; boundary_port         ; 271                         ;
;                       ;                             ;
; Max LUT depth         ; 15.30                       ;
; Average LUT depth     ; 6.44                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 191                                      ;
;     CLR               ; 2                                        ;
;     ENA               ; 32                                       ;
;     ENA CLR           ; 35                                       ;
;     ENA CLR SLD       ; 100                                      ;
;     SCLR              ; 7                                        ;
;     plain             ; 15                                       ;
; arriav_lcell_comb     ; 154                                      ;
;     extend            ; 2                                        ;
;         7 data inputs ; 2                                        ;
;     normal            ; 152                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 23                                       ;
;         3 data inputs ; 18                                       ;
;         4 data inputs ; 24                                       ;
;         5 data inputs ; 27                                       ;
;         6 data inputs ; 55                                       ;
; boundary_port         ; 437                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.35                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:05     ;
; sld_hub:auto_hub ; 00:00:01     ;
+------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                         ;
+--------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------+---------+
; Name                                                   ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                  ; Details ;
+--------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------+---------+
; CLOCK_50                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                           ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall1|initialXspeed[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[0]~2  ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall1|initialXspeed[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[0]~2  ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall1|initialXspeed[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[10]~6 ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall1|initialXspeed[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[10]~6 ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall1|initialXspeed[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[1]~10 ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall1|initialXspeed[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[1]~10 ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall1|initialXspeed[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[2]~14 ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall1|initialXspeed[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[2]~14 ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall1|initialXspeed[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[3]~18 ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall1|initialXspeed[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[3]~18 ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall1|initialXspeed[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[4]~22 ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall1|initialXspeed[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[4]~22 ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall1|initialXspeed[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[5]~26 ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall1|initialXspeed[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[5]~26 ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall1|initialXspeed[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[6]~30 ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall1|initialXspeed[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[6]~30 ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall1|initialXspeed[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[7]~34 ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall1|initialXspeed[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[7]~34 ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall1|initialXspeed[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[8]~38 ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall1|initialXspeed[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[8]~38 ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall1|initialXspeed[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[9]~42 ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall1|initialXspeed[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[9]~42 ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall1|initialYspeed[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[0]~0                    ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall1|initialYspeed[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[0]~0                    ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall1|initialYspeed[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[10]~1                   ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall1|initialYspeed[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[10]~1                   ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall1|initialYspeed[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[1]~2                    ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall1|initialYspeed[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[1]~2                    ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall1|initialYspeed[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[2]~3                    ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall1|initialYspeed[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[2]~3                    ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall1|initialYspeed[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[3]~4                    ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall1|initialYspeed[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[3]~4                    ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall1|initialYspeed[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[4]~5                    ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall1|initialYspeed[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[4]~5                    ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall1|initialYspeed[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[5]~6                    ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall1|initialYspeed[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[5]~6                    ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall1|initialYspeed[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[6]~7                    ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall1|initialYspeed[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[6]~7                    ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall1|initialYspeed[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[7]~8                    ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall1|initialYspeed[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[7]~8                    ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall1|initialYspeed[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[8]~9                    ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall1|initialYspeed[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[8]~9                    ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall1|initialYspeed[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[9]~10                   ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall1|initialYspeed[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[9]~10                   ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|initialXspeed[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Add1~1                              ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|initialXspeed[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Add1~1                              ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|initialXspeed[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Add1~5                              ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|initialXspeed[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Add1~5                              ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|initialXspeed[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Add1~9                              ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|initialXspeed[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Add1~9                              ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|initialXspeed[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Add1~13                             ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|initialXspeed[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Add1~13                             ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|initialXspeed[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Add1~17                             ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|initialXspeed[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Add1~17                             ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|initialXspeed[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Add1~21                             ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|initialXspeed[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Add1~21                             ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|initialXspeed[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Add1~25                             ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|initialXspeed[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Add1~25                             ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|initialXspeed[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Add1~29                             ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|initialXspeed[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Add1~29                             ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|initialXspeed[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Add1~33                             ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|initialXspeed[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Add1~33                             ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|initialXspeed[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Add1~37                             ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|initialXspeed[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Add1~37                             ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|initialXspeed[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Add1~41                             ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|initialXspeed[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Add1~41                             ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|initialYspeed[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[0]~0                    ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|initialYspeed[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[0]~0                    ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|initialYspeed[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[10]~1                   ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|initialYspeed[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[10]~1                   ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|initialYspeed[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[1]~2                    ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|initialYspeed[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[1]~2                    ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|initialYspeed[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[2]~3                    ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|initialYspeed[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[2]~3                    ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|initialYspeed[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[3]~4                    ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|initialYspeed[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[3]~4                    ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|initialYspeed[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[4]~5                    ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|initialYspeed[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[4]~5                    ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|initialYspeed[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[5]~6                    ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|initialYspeed[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[5]~6                    ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|initialYspeed[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[6]~7                    ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|initialYspeed[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[6]~7                    ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|initialYspeed[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[7]~8                    ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|initialYspeed[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[7]~8                    ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|initialYspeed[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[8]~9                    ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|initialYspeed[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[8]~9                    ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|initialYspeed[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[9]~10                   ; N/A     ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|initialYspeed[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[9]~10                   ; N/A     ;
; balls_TOP:inst|XspeedHuge[0]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[0]~2  ; N/A     ;
; balls_TOP:inst|XspeedHuge[0]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[0]~2  ; N/A     ;
; balls_TOP:inst|XspeedHuge[10]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[10]~6 ; N/A     ;
; balls_TOP:inst|XspeedHuge[10]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[10]~6 ; N/A     ;
; balls_TOP:inst|XspeedHuge[1]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[1]~10 ; N/A     ;
; balls_TOP:inst|XspeedHuge[1]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[1]~10 ; N/A     ;
; balls_TOP:inst|XspeedHuge[2]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[2]~14 ; N/A     ;
; balls_TOP:inst|XspeedHuge[2]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[2]~14 ; N/A     ;
; balls_TOP:inst|XspeedHuge[3]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[3]~18 ; N/A     ;
; balls_TOP:inst|XspeedHuge[3]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[3]~18 ; N/A     ;
; balls_TOP:inst|XspeedHuge[4]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[4]~22 ; N/A     ;
; balls_TOP:inst|XspeedHuge[4]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[4]~22 ; N/A     ;
; balls_TOP:inst|XspeedHuge[5]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[5]~26 ; N/A     ;
; balls_TOP:inst|XspeedHuge[5]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[5]~26 ; N/A     ;
; balls_TOP:inst|XspeedHuge[6]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[6]~30 ; N/A     ;
; balls_TOP:inst|XspeedHuge[6]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[6]~30 ; N/A     ;
; balls_TOP:inst|XspeedHuge[7]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[7]~34 ; N/A     ;
; balls_TOP:inst|XspeedHuge[7]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[7]~34 ; N/A     ;
; balls_TOP:inst|XspeedHuge[8]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[8]~38 ; N/A     ;
; balls_TOP:inst|XspeedHuge[8]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[8]~38 ; N/A     ;
; balls_TOP:inst|XspeedHuge[9]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[9]~42 ; N/A     ;
; balls_TOP:inst|XspeedHuge[9]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[9]~42 ; N/A     ;
; balls_TOP:inst|YspeedHuge[0]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[0]~0  ; N/A     ;
; balls_TOP:inst|YspeedHuge[0]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[0]~0  ; N/A     ;
; balls_TOP:inst|YspeedHuge[10]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[10]~6 ; N/A     ;
; balls_TOP:inst|YspeedHuge[10]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[10]~6 ; N/A     ;
; balls_TOP:inst|YspeedHuge[1]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[1]~8  ; N/A     ;
; balls_TOP:inst|YspeedHuge[1]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[1]~8  ; N/A     ;
; balls_TOP:inst|YspeedHuge[2]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[2]~10 ; N/A     ;
; balls_TOP:inst|YspeedHuge[2]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[2]~10 ; N/A     ;
; balls_TOP:inst|YspeedHuge[3]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[3]~12 ; N/A     ;
; balls_TOP:inst|YspeedHuge[3]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[3]~12 ; N/A     ;
; balls_TOP:inst|YspeedHuge[4]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[4]~14 ; N/A     ;
; balls_TOP:inst|YspeedHuge[4]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[4]~14 ; N/A     ;
; balls_TOP:inst|YspeedHuge[5]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[5]~16 ; N/A     ;
; balls_TOP:inst|YspeedHuge[5]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[5]~16 ; N/A     ;
; balls_TOP:inst|YspeedHuge[6]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[6]~18 ; N/A     ;
; balls_TOP:inst|YspeedHuge[6]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[6]~18 ; N/A     ;
; balls_TOP:inst|YspeedHuge[7]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[7]~20 ; N/A     ;
; balls_TOP:inst|YspeedHuge[7]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[7]~20 ; N/A     ;
; balls_TOP:inst|YspeedHuge[8]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[8]~22 ; N/A     ;
; balls_TOP:inst|YspeedHuge[8]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[8]~22 ; N/A     ;
; balls_TOP:inst|YspeedHuge[9]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[9]~24 ; N/A     ;
; balls_TOP:inst|YspeedHuge[9]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[9]~24 ; N/A     ;
; balls_TOP:inst|col_rope_ball                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|ballController:inst6|col_rope_ball~0                ; N/A     ;
; balls_TOP:inst|col_rope_ball                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|ballController:inst6|col_rope_ball~0                ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Xspeed1_out[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[0]~2  ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Xspeed1_out[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[0]~2  ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Xspeed1_out[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[10]~6 ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Xspeed1_out[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[10]~6 ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Xspeed1_out[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[1]~10 ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Xspeed1_out[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[1]~10 ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Xspeed1_out[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[2]~14 ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Xspeed1_out[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[2]~14 ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Xspeed1_out[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[3]~18 ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Xspeed1_out[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[3]~18 ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Xspeed1_out[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[4]~22 ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Xspeed1_out[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[4]~22 ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Xspeed1_out[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[5]~26 ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Xspeed1_out[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[5]~26 ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Xspeed1_out[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[6]~30 ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Xspeed1_out[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[6]~30 ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Xspeed1_out[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[7]~34 ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Xspeed1_out[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[7]~34 ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Xspeed1_out[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[8]~38 ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Xspeed1_out[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[8]~38 ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Xspeed1_out[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[9]~42 ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Xspeed1_out[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[9]~42 ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Xspeed2_out[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Add1~1                              ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Xspeed2_out[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Add1~1                              ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Xspeed2_out[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Add1~5                              ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Xspeed2_out[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Add1~5                              ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Xspeed2_out[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Add1~9                              ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Xspeed2_out[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Add1~9                              ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Xspeed2_out[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Add1~13                             ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Xspeed2_out[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Add1~13                             ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Xspeed2_out[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Add1~17                             ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Xspeed2_out[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Add1~17                             ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Xspeed2_out[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Add1~21                             ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Xspeed2_out[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Add1~21                             ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Xspeed2_out[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Add1~25                             ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Xspeed2_out[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Add1~25                             ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Xspeed2_out[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Add1~29                             ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Xspeed2_out[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Add1~29                             ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Xspeed2_out[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Add1~33                             ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Xspeed2_out[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Add1~33                             ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Xspeed2_out[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Add1~37                             ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Xspeed2_out[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Add1~37                             ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Xspeed2_out[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Add1~41                             ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Xspeed2_out[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Add1~41                             ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Yspeed_both[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[0]~0                    ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Yspeed_both[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[0]~0                    ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Yspeed_both[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[10]~1                   ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Yspeed_both[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[10]~1                   ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Yspeed_both[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[1]~2                    ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Yspeed_both[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[1]~2                    ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Yspeed_both[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[2]~3                    ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Yspeed_both[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[2]~3                    ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Yspeed_both[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[3]~4                    ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Yspeed_both[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[3]~4                    ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Yspeed_both[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[4]~5                    ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Yspeed_both[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[4]~5                    ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Yspeed_both[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[5]~6                    ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Yspeed_both[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[5]~6                    ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Yspeed_both[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[6]~7                    ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Yspeed_both[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[6]~7                    ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Yspeed_both[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[7]~8                    ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Yspeed_both[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[7]~8                    ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Yspeed_both[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[8]~9                    ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Yspeed_both[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[8]~9                    ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Yspeed_both[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[9]~10                   ; N/A     ;
; balls_TOP:inst|speedCalc:inst3|Yspeed_both[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; balls_TOP:inst|speedCalc:inst3|Yspeed_both[9]~10                   ; N/A     ;
; auto_signaltap_0|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A     ;
; auto_signaltap_0|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A     ;
; auto_signaltap_0|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A     ;
; auto_signaltap_0|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A     ;
; auto_signaltap_0|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A     ;
; auto_signaltap_0|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A     ;
; auto_signaltap_0|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A     ;
; auto_signaltap_0|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A     ;
; auto_signaltap_0|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A     ;
; auto_signaltap_0|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A     ;
; auto_signaltap_0|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A     ;
; auto_signaltap_0|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A     ;
; auto_signaltap_0|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A     ;
; auto_signaltap_0|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A     ;
; auto_signaltap_0|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A     ;
; auto_signaltap_0|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A     ;
; auto_signaltap_0|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A     ;
; auto_signaltap_0|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A     ;
; auto_signaltap_0|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A     ;
; auto_signaltap_0|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A     ;
; auto_signaltap_0|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A     ;
; auto_signaltap_0|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A     ;
; auto_signaltap_0|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A     ;
; auto_signaltap_0|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A     ;
; auto_signaltap_0|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A     ;
; auto_signaltap_0|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A     ;
; auto_signaltap_0|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A     ;
; auto_signaltap_0|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A     ;
; auto_signaltap_0|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A     ;
; auto_signaltap_0|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A     ;
; auto_signaltap_0|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A     ;
; auto_signaltap_0|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A     ;
+--------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Processing started: Sun Apr 28 22:39:28 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off projectTop -c Lab1Demo
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ball/ballmove.sv
    Info (12023): Found entity 1: ballMove File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file collisiondetector.sv
    Info (12023): Found entity 1: collisionDetector File: Z:/BubbleTrouble/OurProject/collisionDetector.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/keytoggle_decoderin.sv
    Info (12023): Found entity 1: keyToggle_decoderIn File: Z:/BubbleTrouble/OurProject/RTL/KEYBOARD/keyToggle_decoderIn.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/lpf.sv
    Info (12023): Found entity 1: lpf File: Z:/BubbleTrouble/OurProject/RTL/KEYBOARD/lpf.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/byterec.sv
    Info (12023): Found entity 1: byterec File: Z:/BubbleTrouble/OurProject/RTL/KEYBOARD/byterec.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/random.sv
    Info (12023): Found entity 1: random File: Z:/BubbleTrouble/OurProject/RTL/KEYBOARD/random.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/bitrec.sv
    Info (12023): Found entity 1: bitrec File: Z:/BubbleTrouble/OurProject/RTL/KEYBOARD/bitrec.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/top_kbdintf.bdf
    Info (12023): Found entity 1: TOP_KBDINTF
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/smileyface_move.sv
    Info (12023): Found entity 1: smileyface_move File: Z:/BubbleTrouble/OurProject/RTL/VGA/smileyface_move.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/square_object.sv
    Info (12023): Found entity 1: square_object File: Z:/BubbleTrouble/OurProject/RTL/VGA/square_object.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/smileybitmap.sv
    Info (12023): Found entity 1: smileyBitMap File: Z:/BubbleTrouble/OurProject/RTL/VGA/smileyBitMap.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/objects_mux.sv
    Info (12023): Found entity 1: objects_mux File: Z:/BubbleTrouble/OurProject/RTL/VGA/objects_mux.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/vga_controller.sv
    Info (12023): Found entity 1: VGA_Controller File: Z:/BubbleTrouble/OurProject/RTL/VGA/VGA_Controller.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/mss/tonedecoder.sv
    Info (12023): Found entity 1: ToneDecoder File: Z:/BubbleTrouble/OurProject/RTL/MSS/ToneDecoder.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/mss/top_mss_demo.bdf
    Info (12023): Found entity 1: TOP_MSS_DEMO
Info (12021): Found 1 design units, including 1 entities, in source file rtl/mss/sintable.sv
    Info (12023): Found entity 1: sintable File: Z:/BubbleTrouble/OurProject/RTL/MSS/SinTable.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/mss/prescaler.sv
    Info (12023): Found entity 1: prescaler File: Z:/BubbleTrouble/OurProject/RTL/MSS/prescaler.sv Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file rtl/mss/data_conversion.sv
    Info (12023): Found entity 1: data_conversion File: Z:/BubbleTrouble/OurProject/RTL/MSS/data_conversion.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/mss/addr_counter.sv
    Info (12023): Found entity 1: addr_counter File: Z:/BubbleTrouble/OurProject/RTL/MSS/addr_counter.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio_codec_controller/audio_codec_controller.qxp
    Info (12023): Found entity 1: audio_codec_controller File: Z:/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/top_kbd_demoall.bdf
    Info (12023): Found entity 1: TOP_KBD_DEMOALL
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/top_vga_demo_with_mss_all.bdf
    Info (12023): Found entity 1: TOP_VGA_DEMO_WITH_MSS_ALL
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/back_ground_drawsquare.sv
    Info (12023): Found entity 1: back_ground_drawSquare File: Z:/BubbleTrouble/OurProject/RTL/VGA/back_ground_drawSquare.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file spacebarconst.v
    Info (12023): Found entity 1: spaceBarConst File: Z:/BubbleTrouble/OurProject/spaceBarConst.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file player/playermove.sv
    Info (12023): Found entity 1: playerMove File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file player/playerbitmap.sv
    Info (12023): Found entity 1: playerBitMap File: Z:/BubbleTrouble/OurProject/Player/playerBitMap.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rightarrowconst.v
    Info (12023): Found entity 1: rightArrowConst File: Z:/BubbleTrouble/OurProject/rightArrowConst.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file leftarrowconst.v
    Info (12023): Found entity 1: leftArrowConst File: Z:/BubbleTrouble/OurProject/leftArrowConst.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rope/ropemove.sv
    Info (12023): Found entity 1: ropeMove File: Z:/BubbleTrouble/OurProject/Rope/ropeMove.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file zeroconst.v
    Info (12023): Found entity 1: zeroConst File: Z:/BubbleTrouble/OurProject/zeroConst.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rope/squarerope.sv
    Info (12023): Found entity 1: squareRope File: Z:/BubbleTrouble/OurProject/Rope/squareRope.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rope/ropebitmap.sv
    Info (12023): Found entity 1: ropeBitMap File: Z:/BubbleTrouble/OurProject/Rope/ropeBitMap.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file gamecontroller/gamecontrollertop.bdf
    Info (12023): Found entity 1: gameControllerTop
Info (12021): Found 1 design units, including 1 entities, in source file gamestatemachine.sv
    Info (12023): Found entity 1: gameStateMachine File: Z:/BubbleTrouble/OurProject/gameStateMachine.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file huge_ball_top/huge_ball_top.bdf
    Info (12023): Found entity 1: Huge_Ball_TOP
Info (12021): Found 1 design units, including 1 entities, in source file huge_ball_top/big_ball_top.bdf
    Info (12023): Found entity 1: Big_Ball_TOP
Info (12021): Found 1 design units, including 1 entities, in source file ball/bigballbitmap.sv
    Info (12023): Found entity 1: bigBallBitMap File: Z:/BubbleTrouble/OurProject/Ball/bigBallBitMap.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file ball/smallballbitmap.sv
    Info (12023): Found entity 1: smallBallBitMap File: Z:/BubbleTrouble/OurProject/Ball/smallBallBitMap.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file ball/hugeballbitmap.sv
    Info (12023): Found entity 1: hugeBallBitMap File: Z:/BubbleTrouble/OurProject/Ball/hugeBallBitMap.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file ball/mediumballbitmap.sv
    Info (12023): Found entity 1: mediumBallBitMap File: Z:/BubbleTrouble/OurProject/Ball/mediumBallBitMap.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file ball/ballcontroller.sv
    Info (12023): Found entity 1: ballController File: Z:/BubbleTrouble/OurProject/Ball/ballController.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file test.v
    Info (12023): Found entity 1: test File: Z:/BubbleTrouble/OurProject/test.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file huge_ball_top/hugeballcollisiondetector.sv
    Info (12023): Found entity 1: hugeBallCollisionDetector File: Z:/BubbleTrouble/OurProject/Huge_Ball_TOP/hugeBallCollisionDetector.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file huge_ball_top/ballmux.sv
    Info (12023): Found entity 1: ballMux File: Z:/BubbleTrouble/OurProject/Huge_Ball_TOP/ballMux.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file huge_ball_top/speedcalc.sv
    Info (12023): Found entity 1: speedCalc File: Z:/BubbleTrouble/OurProject/Huge_Ball_TOP/speedCalc.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file huge_ball_top/balls_top.bdf
    Info (12023): Found entity 1: balls_TOP
Info (12021): Found 1 design units, including 1 entities, in source file test2.v
    Info (12023): Found entity 1: test2 File: Z:/BubbleTrouble/OurProject/test2.v Line: 40
Info (12021): Found 2 design units, including 2 entities, in source file test3.v
    Info (12023): Found entity 1: test3_lpm_constant_mua File: Z:/BubbleTrouble/OurProject/test3.v Line: 47
    Info (12023): Found entity 2: test3 File: Z:/BubbleTrouble/OurProject/test3.v Line: 75
Warning (10236): Verilog HDL Implicit Net warning at byterec.sv(35): created implicit net for "nor_code" File: Z:/BubbleTrouble/OurProject/RTL/KEYBOARD/byterec.sv Line: 35
Warning (10236): Verilog HDL Implicit Net warning at byterec.sv(36): created implicit net for "ext_code" File: Z:/BubbleTrouble/OurProject/RTL/KEYBOARD/byterec.sv Line: 36
Warning (10236): Verilog HDL Implicit Net warning at byterec.sv(37): created implicit net for "rel_code" File: Z:/BubbleTrouble/OurProject/RTL/KEYBOARD/byterec.sv Line: 37
Info (12127): Elaborating entity "TOP_VGA_DEMO_WITH_MSS_ALL" for the top level hierarchy
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:VGA_Controller"
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(58): truncated value with size 32 to match size of target (11) File: Z:/BubbleTrouble/OurProject/RTL/VGA/VGA_Controller.sv Line: 58
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(59): truncated value with size 32 to match size of target (11) File: Z:/BubbleTrouble/OurProject/RTL/VGA/VGA_Controller.sv Line: 59
Info (12128): Elaborating entity "objects_mux" for hierarchy "objects_mux:VGAmux"
Info (12128): Elaborating entity "playerBitMap" for hierarchy "playerBitMap:playerBitMap"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (12128): Elaborating entity "square_object" for hierarchy "square_object:playerSquareObject"
Info (12128): Elaborating entity "playerMove" for hierarchy "playerMove:playerMove"
Warning (10036): Verilog HDL or VHDL warning at playerMove.sv(23): object "x_FRAME_SIZE" assigned a value but never read File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 23
Warning (10036): Verilog HDL or VHDL warning at playerMove.sv(24): object "y_FRAME_SIZE" assigned a value but never read File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 24
Warning (10240): Verilog HDL Always Construct warning at playerMove.sv(53): inferring latch(es) for variable "topLeftY_tmp", which holds its previous value in one or more paths through the always construct File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 53
Warning (10230): Verilog HDL assignment warning at playerMove.sv(77): truncated value with size 32 to match size of target (11) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 77
Warning (10230): Verilog HDL assignment warning at playerMove.sv(78): truncated value with size 32 to match size of target (11) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 78
Info (10041): Inferred latch for "topLeftY_tmp[0]" at playerMove.sv(53) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[1]" at playerMove.sv(53) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[2]" at playerMove.sv(53) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[3]" at playerMove.sv(53) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[4]" at playerMove.sv(53) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[5]" at playerMove.sv(53) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[6]" at playerMove.sv(53) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[7]" at playerMove.sv(53) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[8]" at playerMove.sv(53) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[9]" at playerMove.sv(53) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[10]" at playerMove.sv(53) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[11]" at playerMove.sv(53) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[12]" at playerMove.sv(53) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[13]" at playerMove.sv(53) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[14]" at playerMove.sv(53) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[15]" at playerMove.sv(53) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[16]" at playerMove.sv(53) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[17]" at playerMove.sv(53) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[18]" at playerMove.sv(53) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[19]" at playerMove.sv(53) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[20]" at playerMove.sv(53) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[21]" at playerMove.sv(53) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[22]" at playerMove.sv(53) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[23]" at playerMove.sv(53) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[24]" at playerMove.sv(53) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[25]" at playerMove.sv(53) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[26]" at playerMove.sv(53) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[27]" at playerMove.sv(53) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[28]" at playerMove.sv(53) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[29]" at playerMove.sv(53) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[30]" at playerMove.sv(53) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[31]" at playerMove.sv(53) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 53
Info (12128): Elaborating entity "gameControllerTop" for hierarchy "gameControllerTop:gameControllerTop"
Info (12128): Elaborating entity "gameStateMachine" for hierarchy "gameControllerTop:gameControllerTop|gameStateMachine:inst"
Warning (10036): Verilog HDL or VHDL warning at gameStateMachine.sv(20): object "y_FRAME_SIZE" assigned a value but never read File: Z:/BubbleTrouble/OurProject/gameStateMachine.sv Line: 20
Warning (10230): Verilog HDL assignment warning at gameStateMachine.sv(113): truncated value with size 32 to match size of target (3) File: Z:/BubbleTrouble/OurProject/gameStateMachine.sv Line: 113
Info (12128): Elaborating entity "collisionDetector" for hierarchy "gameControllerTop:gameControllerTop|collisionDetector:collisionDetector"
Info (12128): Elaborating entity "TOP_KBD_DEMOALL" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD"
Info (12128): Elaborating entity "keyToggle_decoderIn" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|keyToggle_decoderIn:LeftArrow"
Info (12128): Elaborating entity "TOP_KBDINTF" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|TOP_KBDINTF:inst"
Info (12128): Elaborating entity "byterec" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|TOP_KBDINTF:inst|byterec:inst3"
Info (12128): Elaborating entity "bitrec" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|TOP_KBDINTF:inst|bitrec:inst4"
Warning (10230): Verilog HDL assignment warning at bitrec.sv(71): truncated value with size 32 to match size of target (4) File: Z:/BubbleTrouble/OurProject/RTL/KEYBOARD/bitrec.sv Line: 71
Info (12128): Elaborating entity "lpf" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|TOP_KBDINTF:inst|lpf:cleaner"
Info (12128): Elaborating entity "leftArrowConst" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|leftArrowConst:inst2"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|leftArrowConst:inst2|lpm_constant:LPM_CONSTANT_component" File: Z:/BubbleTrouble/OurProject/leftArrowConst.v Line: 49
Info (12130): Elaborated megafunction instantiation "TOP_KBD_DEMOALL:TOP_KBD|leftArrowConst:inst2|lpm_constant:LPM_CONSTANT_component" File: Z:/BubbleTrouble/OurProject/leftArrowConst.v Line: 49
Info (12133): Instantiated megafunction "TOP_KBD_DEMOALL:TOP_KBD|leftArrowConst:inst2|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: Z:/BubbleTrouble/OurProject/leftArrowConst.v Line: 49
    Info (12134): Parameter "lpm_cvalue" = "363"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=la"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_rc8.tdf
    Info (12023): Found entity 1: lpm_constant_rc8 File: Z:/BubbleTrouble/OurProject/db/lpm_constant_rc8.tdf Line: 26
Info (12128): Elaborating entity "lpm_constant_rc8" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|leftArrowConst:inst2|lpm_constant:LPM_CONSTANT_component|lpm_constant_rc8:ag" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_constant.tdf Line: 46
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|leftArrowConst:inst2|lpm_constant:LPM_CONSTANT_component|lpm_constant_rc8:ag|sld_mod_ram_rom:mgl_prim1" File: Z:/BubbleTrouble/OurProject/db/lpm_constant_rc8.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "TOP_KBD_DEMOALL:TOP_KBD|leftArrowConst:inst2|lpm_constant:LPM_CONSTANT_component|lpm_constant_rc8:ag|sld_mod_ram_rom:mgl_prim1" File: Z:/BubbleTrouble/OurProject/db/lpm_constant_rc8.tdf Line: 31
Info (12133): Instantiated megafunction "TOP_KBD_DEMOALL:TOP_KBD|leftArrowConst:inst2|lpm_constant:LPM_CONSTANT_component|lpm_constant_rc8:ag|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: Z:/BubbleTrouble/OurProject/db/lpm_constant_rc8.tdf Line: 31
    Info (12134): Parameter "CVALUE" = "101101011"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "0"
    Info (12134): Parameter "IS_READABLE" = "0"
    Info (12134): Parameter "NODE_NAME" = "1818296320"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "9"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|leftArrowConst:inst2|lpm_constant:LPM_CONSTANT_component|lpm_constant_rc8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|leftArrowConst:inst2|lpm_constant:LPM_CONSTANT_component|lpm_constant_rc8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|leftArrowConst:inst2|lpm_constant:LPM_CONSTANT_component|lpm_constant_rc8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 485
Info (12128): Elaborating entity "rightArrowConst" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|rightArrowConst:inst1"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|rightArrowConst:inst1|lpm_constant:LPM_CONSTANT_component" File: Z:/BubbleTrouble/OurProject/rightArrowConst.v Line: 49
Info (12130): Elaborated megafunction instantiation "TOP_KBD_DEMOALL:TOP_KBD|rightArrowConst:inst1|lpm_constant:LPM_CONSTANT_component" File: Z:/BubbleTrouble/OurProject/rightArrowConst.v Line: 49
Info (12133): Instantiated megafunction "TOP_KBD_DEMOALL:TOP_KBD|rightArrowConst:inst1|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: Z:/BubbleTrouble/OurProject/rightArrowConst.v Line: 49
    Info (12134): Parameter "lpm_cvalue" = "372"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_hi8.tdf
    Info (12023): Found entity 1: lpm_constant_hi8 File: Z:/BubbleTrouble/OurProject/db/lpm_constant_hi8.tdf Line: 26
Info (12128): Elaborating entity "lpm_constant_hi8" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|rightArrowConst:inst1|lpm_constant:LPM_CONSTANT_component|lpm_constant_hi8:ag" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_constant.tdf Line: 46
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|rightArrowConst:inst1|lpm_constant:LPM_CONSTANT_component|lpm_constant_hi8:ag|sld_mod_ram_rom:mgl_prim1" File: Z:/BubbleTrouble/OurProject/db/lpm_constant_hi8.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "TOP_KBD_DEMOALL:TOP_KBD|rightArrowConst:inst1|lpm_constant:LPM_CONSTANT_component|lpm_constant_hi8:ag|sld_mod_ram_rom:mgl_prim1" File: Z:/BubbleTrouble/OurProject/db/lpm_constant_hi8.tdf Line: 31
Info (12133): Instantiated megafunction "TOP_KBD_DEMOALL:TOP_KBD|rightArrowConst:inst1|lpm_constant:LPM_CONSTANT_component|lpm_constant_hi8:ag|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: Z:/BubbleTrouble/OurProject/db/lpm_constant_hi8.tdf Line: 31
    Info (12134): Parameter "CVALUE" = "101110100"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "0"
    Info (12134): Parameter "IS_READABLE" = "0"
    Info (12134): Parameter "NODE_NAME" = "0"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "9"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|rightArrowConst:inst1|lpm_constant:LPM_CONSTANT_component|lpm_constant_hi8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 456
Info (12128): Elaborating entity "spaceBarConst" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|spaceBarConst:inst3"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|spaceBarConst:inst3|lpm_constant:LPM_CONSTANT_component" File: Z:/BubbleTrouble/OurProject/spaceBarConst.v Line: 49
Info (12130): Elaborated megafunction instantiation "TOP_KBD_DEMOALL:TOP_KBD|spaceBarConst:inst3|lpm_constant:LPM_CONSTANT_component" File: Z:/BubbleTrouble/OurProject/spaceBarConst.v Line: 49
Info (12133): Instantiated megafunction "TOP_KBD_DEMOALL:TOP_KBD|spaceBarConst:inst3|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: Z:/BubbleTrouble/OurProject/spaceBarConst.v Line: 49
    Info (12134): Parameter "lpm_cvalue" = "41"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=sc"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_mb8.tdf
    Info (12023): Found entity 1: lpm_constant_mb8 File: Z:/BubbleTrouble/OurProject/db/lpm_constant_mb8.tdf Line: 26
Info (12128): Elaborating entity "lpm_constant_mb8" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|spaceBarConst:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_mb8:ag" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_constant.tdf Line: 46
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|spaceBarConst:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_mb8:ag|sld_mod_ram_rom:mgl_prim1" File: Z:/BubbleTrouble/OurProject/db/lpm_constant_mb8.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "TOP_KBD_DEMOALL:TOP_KBD|spaceBarConst:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_mb8:ag|sld_mod_ram_rom:mgl_prim1" File: Z:/BubbleTrouble/OurProject/db/lpm_constant_mb8.tdf Line: 31
Info (12133): Instantiated megafunction "TOP_KBD_DEMOALL:TOP_KBD|spaceBarConst:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_mb8:ag|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: Z:/BubbleTrouble/OurProject/db/lpm_constant_mb8.tdf Line: 31
    Info (12134): Parameter "CVALUE" = "000101001"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "0"
    Info (12134): Parameter "IS_READABLE" = "0"
    Info (12134): Parameter "NODE_NAME" = "1935867904"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "9"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "balls_TOP" for hierarchy "balls_TOP:inst"
Info (12128): Elaborating entity "ballMux" for hierarchy "balls_TOP:inst|ballMux:inst"
Info (12128): Elaborating entity "Huge_Ball_TOP" for hierarchy "balls_TOP:inst|Huge_Ball_TOP:inst2"
Info (12128): Elaborating entity "hugeBallBitMap" for hierarchy "balls_TOP:inst|Huge_Ball_TOP:inst2|hugeBallBitMap:inst"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (12128): Elaborating entity "square_object" for hierarchy "balls_TOP:inst|Huge_Ball_TOP:inst2|square_object:ballSquareObject"
Info (12128): Elaborating entity "ballMove" for hierarchy "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9"
Warning (10230): Verilog HDL assignment warning at ballMove.sv(96): truncated value with size 32 to match size of target (11) File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 96
Warning (10230): Verilog HDL assignment warning at ballMove.sv(97): truncated value with size 32 to match size of target (11) File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 97
Info (12128): Elaborating entity "ballController" for hierarchy "balls_TOP:inst|ballController:inst6"
Warning (10036): Verilog HDL or VHDL warning at ballController.sv(39): object "y_FRAME_SIZE" assigned a value but never read File: Z:/BubbleTrouble/OurProject/Ball/ballController.sv Line: 39
Info (12128): Elaborating entity "hugeBallCollisionDetector" for hierarchy "balls_TOP:inst|hugeBallCollisionDetector:inst4"
Info (12128): Elaborating entity "Big_Ball_TOP" for hierarchy "balls_TOP:inst|Big_Ball_TOP:bigBall1"
Warning (275043): Pin "topLeftX[10..0]" is missing source
Warning (275043): Pin "topLeftY[10..0]" is missing source
Info (12128): Elaborating entity "bigBallBitMap" for hierarchy "balls_TOP:inst|Big_Ball_TOP:bigBall1|bigBallBitMap:inst"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (12128): Elaborating entity "square_object" for hierarchy "balls_TOP:inst|Big_Ball_TOP:bigBall1|square_object:ballSquareObject"
Info (12128): Elaborating entity "speedCalc" for hierarchy "balls_TOP:inst|speedCalc:inst3"
Info (12128): Elaborating entity "test" for hierarchy "balls_TOP:inst|test:inst7"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "balls_TOP:inst|test:inst7|lpm_constant:LPM_CONSTANT_component" File: Z:/BubbleTrouble/OurProject/test.v Line: 49
Info (12130): Elaborated megafunction instantiation "balls_TOP:inst|test:inst7|lpm_constant:LPM_CONSTANT_component" File: Z:/BubbleTrouble/OurProject/test.v Line: 49
Info (12133): Instantiated megafunction "balls_TOP:inst|test:inst7|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: Z:/BubbleTrouble/OurProject/test.v Line: 49
    Info (12134): Parameter "lpm_cvalue" = "50"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_jj8.tdf
    Info (12023): Found entity 1: lpm_constant_jj8 File: Z:/BubbleTrouble/OurProject/db/lpm_constant_jj8.tdf Line: 26
Info (12128): Elaborating entity "lpm_constant_jj8" for hierarchy "balls_TOP:inst|test:inst7|lpm_constant:LPM_CONSTANT_component|lpm_constant_jj8:ag" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_constant.tdf Line: 46
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "balls_TOP:inst|test:inst7|lpm_constant:LPM_CONSTANT_component|lpm_constant_jj8:ag|sld_mod_ram_rom:mgl_prim1" File: Z:/BubbleTrouble/OurProject/db/lpm_constant_jj8.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "balls_TOP:inst|test:inst7|lpm_constant:LPM_CONSTANT_component|lpm_constant_jj8:ag|sld_mod_ram_rom:mgl_prim1" File: Z:/BubbleTrouble/OurProject/db/lpm_constant_jj8.tdf Line: 31
Info (12133): Instantiated megafunction "balls_TOP:inst|test:inst7|lpm_constant:LPM_CONSTANT_component|lpm_constant_jj8:ag|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: Z:/BubbleTrouble/OurProject/db/lpm_constant_jj8.tdf Line: 31
    Info (12134): Parameter "CVALUE" = "00000110010"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "0"
    Info (12134): Parameter "IS_READABLE" = "0"
    Info (12134): Parameter "NODE_NAME" = "0"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "11"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "test3" for hierarchy "balls_TOP:inst|test3:inst5"
Info (12128): Elaborating entity "test3_lpm_constant_mua" for hierarchy "balls_TOP:inst|test3:inst5|test3_lpm_constant_mua:test3_lpm_constant_mua_component" File: Z:/BubbleTrouble/OurProject/test3.v Line: 84
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "balls_TOP:inst|test3:inst5|test3_lpm_constant_mua:test3_lpm_constant_mua_component|sld_mod_ram_rom:mgl_prim1" File: Z:/BubbleTrouble/OurProject/test3.v Line: 56
Info (12130): Elaborated megafunction instantiation "balls_TOP:inst|test3:inst5|test3_lpm_constant_mua:test3_lpm_constant_mua_component|sld_mod_ram_rom:mgl_prim1" File: Z:/BubbleTrouble/OurProject/test3.v Line: 56
Info (12133): Instantiated megafunction "balls_TOP:inst|test3:inst5|test3_lpm_constant_mua:test3_lpm_constant_mua_component|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: Z:/BubbleTrouble/OurProject/test3.v Line: 56
    Info (12134): Parameter "cvalue" = "00000000000000000000000000110010"
    Info (12134): Parameter "is_data_in_ram" = "0"
    Info (12134): Parameter "is_readable" = "0"
    Info (12134): Parameter "node_name" = "1953772082"
    Info (12134): Parameter "numwords" = "1"
    Info (12134): Parameter "shift_count_bits" = "6"
    Info (12134): Parameter "width_word" = "32"
    Info (12134): Parameter "widthad" = "1"
Info (12128): Elaborating entity "ropeBitMap" for hierarchy "ropeBitMap:ropeBitMap"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (12128): Elaborating entity "squareRope" for hierarchy "squareRope:ropeSquareObject"
Info (12128): Elaborating entity "zeroConst" for hierarchy "zeroConst:zero"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "zeroConst:zero|lpm_constant:LPM_CONSTANT_component" File: Z:/BubbleTrouble/OurProject/zeroConst.v Line: 49
Info (12130): Elaborated megafunction instantiation "zeroConst:zero|lpm_constant:LPM_CONSTANT_component" File: Z:/BubbleTrouble/OurProject/zeroConst.v Line: 49
Info (12133): Instantiated megafunction "zeroConst:zero|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: Z:/BubbleTrouble/OurProject/zeroConst.v Line: 49
    Info (12134): Parameter "lpm_cvalue" = "0"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "11"
Info (12128): Elaborating entity "ropeMove" for hierarchy "ropeMove:ropeMove"
Warning (10036): Verilog HDL or VHDL warning at ropeMove.sv(25): object "x_FRAME_SIZE" assigned a value but never read File: Z:/BubbleTrouble/OurProject/Rope/ropeMove.sv Line: 25
Warning (10230): Verilog HDL assignment warning at ropeMove.sv(64): truncated value with size 32 to match size of target (11) File: Z:/BubbleTrouble/OurProject/Rope/ropeMove.sv Line: 64
Info (12128): Elaborating entity "back_ground_drawSquare" for hierarchy "back_ground_drawSquare:bgDraw"
Warning (10036): Verilog HDL or VHDL warning at back_ground_drawSquare.sv(19): object "xFrameSize" assigned a value but never read File: Z:/BubbleTrouble/OurProject/RTL/VGA/back_ground_drawSquare.sv Line: 19
Warning (10036): Verilog HDL or VHDL warning at back_ground_drawSquare.sv(20): object "yFrameSize" assigned a value but never read File: Z:/BubbleTrouble/OurProject/RTL/VGA/back_ground_drawSquare.sv Line: 20
Warning (10036): Verilog HDL or VHDL warning at back_ground_drawSquare.sv(21): object "bracketOffset" assigned a value but never read File: Z:/BubbleTrouble/OurProject/RTL/VGA/back_ground_drawSquare.sv Line: 21
Warning (10230): Verilog HDL assignment warning at back_ground_drawSquare.sv(38): truncated value with size 3 to match size of target (2) File: Z:/BubbleTrouble/OurProject/RTL/VGA/back_ground_drawSquare.sv Line: 38
Warning (10230): Verilog HDL assignment warning at back_ground_drawSquare.sv(46): truncated value with size 3 to match size of target (2) File: Z:/BubbleTrouble/OurProject/RTL/VGA/back_ground_drawSquare.sv Line: 46
Warning (10230): Verilog HDL assignment warning at back_ground_drawSquare.sv(52): truncated value with size 3 to match size of target (2) File: Z:/BubbleTrouble/OurProject/RTL/VGA/back_ground_drawSquare.sv Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qn84.tdf
    Info (12023): Found entity 1: altsyncram_qn84 File: Z:/BubbleTrouble/OurProject/db/altsyncram_qn84.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: Z:/BubbleTrouble/OurProject/db/decode_5la.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_eib.tdf
    Info (12023): Found entity 1: mux_eib File: Z:/BubbleTrouble/OurProject/db/mux_eib.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_jlc.tdf
    Info (12023): Found entity 1: mux_jlc File: Z:/BubbleTrouble/OurProject/db/mux_jlc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: Z:/BubbleTrouble/OurProject/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_eai.tdf
    Info (12023): Found entity 1: cntr_eai File: Z:/BubbleTrouble/OurProject/db/cntr_eai.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf
    Info (12023): Found entity 1: cmpr_f9c File: Z:/BubbleTrouble/OurProject/db/cmpr_f9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_t3j.tdf
    Info (12023): Found entity 1: cntr_t3j File: Z:/BubbleTrouble/OurProject/db/cntr_t3j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_69i.tdf
    Info (12023): Found entity 1: cntr_69i File: Z:/BubbleTrouble/OurProject/db/cntr_69i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: Z:/BubbleTrouble/OurProject/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: Z:/BubbleTrouble/OurProject/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: Z:/BubbleTrouble/OurProject/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.04.28.22:39:53 Progress: Loading sldcbc818cf/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: Z:/BubbleTrouble/OurProject/db/ip/sldcbc818cf/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: Z:/BubbleTrouble/OurProject/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: Z:/BubbleTrouble/OurProject/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: Z:/BubbleTrouble/OurProject/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: Z:/BubbleTrouble/OurProject/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 302
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: Z:/BubbleTrouble/OurProject/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: Z:/BubbleTrouble/OurProject/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[0]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[0]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[0]~1" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[10]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[10]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[10]~5" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[1]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[1]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[1]~9" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[2]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[2]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[2]~13" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[3]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[3]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[3]~17" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[4]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[4]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[4]~21" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[5]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[5]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[5]~25" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[6]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[6]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[6]~29" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[7]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[7]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[7]~33" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[8]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[8]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[8]~37" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[9]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[9]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[9]~41" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[0]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[0]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[0]~1" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[31]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[31]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[31]~3" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[10]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[10]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[10]~5" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[1]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[1]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[1]~9" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[2]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[2]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[2]~13" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[3]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[3]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[3]~17" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[4]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[4]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[4]~21" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[5]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[5]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[5]~25" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[6]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[6]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[6]~29" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[7]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[7]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[7]~33" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[8]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[8]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[8]~37" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[9]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[9]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[9]~41" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[16]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[16]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[16]~1" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[15]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[15]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[15]~5" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[14]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[14]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[14]~9" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[13]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[13]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[13]~13" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[12]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[12]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[12]~17" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[11]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[11]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[11]~21" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[10]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[10]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[10]~25" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[9]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[9]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[9]~29" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[8]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[8]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[8]~33" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[7]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[7]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[7]~37" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[6]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[6]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[6]~41" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[30]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[30]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[30]~45" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[29]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[29]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[29]~49" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[28]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[28]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[28]~53" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[27]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[27]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[27]~57" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[26]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[26]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[26]~61" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[25]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[25]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[25]~65" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[24]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[24]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[24]~69" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[23]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[23]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[23]~73" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[22]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[22]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[22]~77" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[21]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[21]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[21]~81" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[20]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[20]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[20]~85" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[19]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[19]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[19]~89" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[18]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[18]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[18]~93" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[17]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[17]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[17]~97" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[16]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[16]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[16]~101" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[15]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[15]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[15]~105" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[14]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[14]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[14]~109" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[13]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[13]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[13]~113" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[12]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[12]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[12]~117" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[11]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[11]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[11]~121" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[31]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[31]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[31]~3" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[16]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[16]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[16]~1" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[15]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[15]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[15]~5" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[14]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[14]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[14]~9" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[13]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[13]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[13]~13" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[12]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[12]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[12]~17" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[11]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[11]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[11]~21" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[10]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[10]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[10]~25" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[9]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[9]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[9]~29" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[8]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[8]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[8]~33" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[7]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[7]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[7]~37" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[6]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[6]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[6]~41" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[30]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[30]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[30]~45" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[29]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[29]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[29]~49" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[28]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[28]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[28]~53" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[27]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[27]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[27]~57" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[26]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[26]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[26]~61" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[25]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[25]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[25]~65" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[24]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[24]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[24]~69" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[23]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[23]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[23]~73" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[22]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[22]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[22]~77" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[21]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[21]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[21]~81" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[20]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[20]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[20]~85" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[19]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[19]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[19]~89" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[18]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[18]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[18]~93" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[17]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[17]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[17]~97" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[16]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[16]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[16]~101" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[15]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[15]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[15]~105" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[14]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[14]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[14]~109" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[13]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[13]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[13]~113" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[12]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[12]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[12]~117" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[11]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[11]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[11]~121" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[6]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[6]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[6]~1" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[6]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[6]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[6]~1" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[16]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[16]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[16]~5" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[15]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[15]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[15]~9" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[14]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[14]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[14]~13" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[13]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[13]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[13]~17" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[12]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[12]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[12]~21" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[11]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[11]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[11]~25" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[10]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[10]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[10]~29" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[9]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[9]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[9]~33" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[8]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[8]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[8]~37" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[7]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[7]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[7]~41" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[16]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[16]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[16]~5" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[15]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[15]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[15]~9" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[14]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[14]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[14]~13" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[13]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[13]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[13]~17" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[12]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[12]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[12]~21" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[11]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[11]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[11]~25" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[10]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[10]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[10]~29" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[9]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[9]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[9]~33" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[8]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[8]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[8]~37" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[7]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[7]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[7]~41" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[6]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[6]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[6]~1" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[16]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[16]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[16]~5" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[15]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[15]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[15]~9" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[14]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[14]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[14]~13" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[13]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[13]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[13]~17" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[12]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[12]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[12]~21" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[11]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[11]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[11]~25" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[10]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[10]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[10]~29" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[9]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[9]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[9]~33" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[8]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[8]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[8]~37" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[7]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[7]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[7]~41" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[6]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[6]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[6]~1" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[6]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[6]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[6]~1" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[16]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[16]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[16]~5" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[15]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[15]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[15]~9" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[14]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[14]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[14]~13" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[13]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[13]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[13]~17" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[12]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[12]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[12]~21" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[11]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[11]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[11]~25" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[10]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[10]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[10]~29" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[9]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[9]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[9]~33" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[8]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[8]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[8]~37" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[7]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[7]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[7]~41" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[16]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[16]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[16]~5" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[15]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[15]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[15]~9" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[14]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[14]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[14]~13" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[13]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[13]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[13]~17" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[12]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[12]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[12]~21" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[11]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[11]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[11]~25" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[10]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[10]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[10]~29" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[9]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[9]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[9]~33" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[8]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[8]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[8]~37" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[7]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[7]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[7]~41" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[6]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[6]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[6]~1" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[16]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[16]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[16]~5" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[15]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[15]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[15]~9" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[14]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[14]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[14]~13" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[13]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[13]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[13]~17" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[12]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[12]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[12]~21" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[11]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[11]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[11]~25" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[10]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[10]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[10]~29" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[9]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[9]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[9]~33" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[8]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[8]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[8]~37" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[7]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[7]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[7]~41" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[30]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[30]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[30]~45" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[29]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[29]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[29]~49" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[28]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[28]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[28]~53" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[27]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[27]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[27]~57" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[26]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[26]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[26]~61" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[25]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[25]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[25]~65" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[24]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[24]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[24]~69" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[23]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[23]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[23]~73" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[22]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[22]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[22]~77" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[21]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[21]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[21]~81" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[20]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[20]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[20]~85" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[19]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[19]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[19]~89" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[18]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[18]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[18]~93" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[17]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[17]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[17]~97" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[5]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[5]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[5]~101" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[4]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[4]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[4]~105" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[3]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[3]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[3]~109" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[2]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[2]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[2]~113" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[1]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[1]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[1]~117" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[0]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[0]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[0]~121" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[31]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[31]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[31]~125" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[30]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[30]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[30]~45" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[29]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[29]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[29]~49" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[28]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[28]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[28]~53" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[27]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[27]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[27]~57" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[26]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[26]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[26]~61" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[25]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[25]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[25]~65" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[24]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[24]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[24]~69" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[23]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[23]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[23]~73" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[22]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[22]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[22]~77" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[21]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[21]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[21]~81" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[20]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[20]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[20]~85" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[19]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[19]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[19]~89" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[18]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[18]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[18]~93" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[17]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[17]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[17]~97" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[5]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[5]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[5]~101" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[4]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[4]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[4]~105" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[3]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[3]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[3]~109" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[2]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[2]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[2]~113" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[1]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[1]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[1]~117" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[0]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[0]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[0]~121" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[31]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[31]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[31]~125" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[30]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[30]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[30]~45" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[29]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[29]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[29]~49" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[28]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[28]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[28]~53" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[27]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[27]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[27]~57" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[26]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[26]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[26]~61" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[25]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[25]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[25]~65" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[24]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[24]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[24]~69" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[23]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[23]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[23]~73" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[22]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[22]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[22]~77" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[21]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[21]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[21]~81" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[20]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[20]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[20]~85" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[19]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[19]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[19]~89" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[18]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[18]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[18]~93" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[17]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[17]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[17]~97" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[5]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[5]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[5]~101" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[4]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[4]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[4]~105" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[3]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[3]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[3]~109" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[2]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[2]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[2]~113" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[1]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[1]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[1]~117" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[0]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[0]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[0]~121" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[31]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[31]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[31]~125" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 13 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file Z:/BubbleTrouble/OurProject/output_files/Lab1Demo.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 233 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4983 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 30 output pins
    Info (21061): Implemented 4742 logic cells
    Info (21064): Implemented 200 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 244 warnings
    Info: Peak virtual memory: 848 megabytes
    Info: Processing ended: Sun Apr 28 22:40:12 2019
    Info: Elapsed time: 00:00:44
    Info: Total CPU time (on all processors): 00:01:00


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in Z:/BubbleTrouble/OurProject/output_files/Lab1Demo.map.smsg.


