$date
	Tue Apr  8 13:21:08 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_full_subtractor_dataflow $end
$var wire 1 ! Diff $end
$var wire 1 " Bout $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % Bin $end
$scope module uut $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % Bin $end
$var wire 1 " Bout $end
$var wire 1 ! Diff $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10
1$
1#
#20
0"
1%
0$
#30
1"
1$
0#
#40
