module lab3step1 (C, G, W, D);
		input C, G, W;
		output D;
		
		assign D=((C|~G|W)&(~C|G|~W));
		
endmodule