library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;

entity hex is
	port(
		i : in std_logic_vector(2 downto 0);  -- slide switches
		o : out std_logic_vector(6 downto 0));  -- one of the 7-segment diplays
end hex ;

architecture behavioural of hex is
begin
	WITH i(2 downto 0) SELECT
		o <= "1000000" when "000",  
				"1111001" when "001", 
		       	"0100100" when "010",  
			 	"0110000" when "011",  
	            "0011001" when "100",  
			 	"0010010" when "101",  
		        "0000010" when "110",  
		        "1111000" when "111",  
		        "0001110" when others; 
            --"0000000" when "1000",  
			 	--"0010000" when "1001",  
		      --  "0001000" when "1010",  
			 	--"0000011" when "1011",  
	         --   "1000110" when "1100",  
		      --  "0100001" when "1101",  
		      --  "0000110" when "1110",  
		      --  "0001110" when others; 
end behavioural;