m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/three_verilog/key_filter_new
T_opt
!s110 1694336792
VHJ0`JJzQ70DWm]KPE9TW33
04 12 4 work tb_top_sdram fast 0
=1-847b57627442-64fd8718-1af-891c
o-quiet -auto_acc_if_foreign -work work +acc
Z0 tCvgOpt 0
n@_opt
OL;O;10.7;67
vSDRAM_INIT
Z1 !s110 1694336723
!i10b 1
!s100 U;m?JYld_XOT7V?0i0?771
IRJEW[6E?=U;=UcJ`7FCez1
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dD:/three_verilog/SDRAM/SDRAM_init/modelslim
w1694331699
8D:/three_verilog/SDRAM/SDRAM_init/rtl/SDRAM_INIT.v
FD:/three_verilog/SDRAM/SDRAM_init/rtl/SDRAM_INIT.v
FD:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h
L0 1
Z4 OL;L;10.7;67
r1
!s85 0
31
Z5 !s108 1694336723.000000
!s107 D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h|D:/three_verilog/SDRAM/SDRAM_init/rtl/SDRAM_INIT.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/three_verilog/SDRAM/SDRAM_init/rtl/SDRAM_INIT.v|
!i113 0
Z6 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R0
n@s@d@r@a@m_@i@n@i@t
vsdram_model_plus
Z7 !s110 1694336724
!i10b 1
!s100 0R92aHbL3@NF0=H2?8Vm30
I=G7OYFaQ<EL_C<_^fzFk60
R2
R3
w1558863304
8D:/three_verilog/SDRAM/SDRAM_init/sim/sdram_model_plus.v
FD:/three_verilog/SDRAM/SDRAM_init/sim/sdram_model_plus.v
L0 58
R4
r1
!s85 0
31
Z8 !s108 1694336724.000000
!s107 D:/three_verilog/SDRAM/SDRAM_init/sim/sdram_model_plus.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/three_verilog/SDRAM/SDRAM_init/sim/sdram_model_plus.v|
!i113 0
R6
R0
vSDRAM_top
R1
!i10b 1
!s100 T>>zN7c_6MKFJI3QM:zZg2
I_H=zN[[z]JSSjD:^]PWzj3
R2
R3
w1694334533
8D:/three_verilog/SDRAM/SDRAM_init/rtl/SDRAM_top.v
FD:/three_verilog/SDRAM/SDRAM_init/rtl/SDRAM_top.v
L0 1
R4
r1
!s85 0
31
R5
!s107 D:/three_verilog/SDRAM/SDRAM_init/rtl/SDRAM_top.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/three_verilog/SDRAM/SDRAM_init/rtl/SDRAM_top.v|
!i113 0
R6
R0
n@s@d@r@a@m_top
vtb_top_sdram
R7
!i10b 1
!s100 [R_;61VAD5kN2zT=D4>[T3
IoFfa4zhRH4_aGOJn;<BDb3
R2
R3
w1694336497
8D:/three_verilog/SDRAM/SDRAM_init/sim/tb_top_sdram.v
FD:/three_verilog/SDRAM/SDRAM_init/sim/tb_top_sdram.v
L0 3
R4
r1
!s85 0
31
R8
!s107 D:/three_verilog/SDRAM/SDRAM_init/sim/tb_top_sdram.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/three_verilog/SDRAM/SDRAM_init/sim/tb_top_sdram.v|
!i113 0
R6
R0
