<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>DMA_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="Open-Thread-Logo-200x42.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">CLI and NCP Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">DMA_Type Struct Reference<div class="ingroups"><a class="el" href="group___dialog.html">Dialog</a> &raquo; <a class="el" href="group___d_a14680_b_a.html">DA14680BA</a> &raquo; <a class="el" href="group___device___peripheral___registers___d_a14680_b_a.html">Device_Peripheral_Registers_DA14680BA</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>DMA registers (DMA)  
 <a href="struct_d_m_a___type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a5d50ca865564bcd9a9cd31f1c696af48"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a5d50ca865564bcd9a9cd31f1c696af48">DMA0_A_STARTL_REG</a></td></tr>
<tr class="separator:a5d50ca865564bcd9a9cd31f1c696af48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea4bee41680c80777ab5c3f86d9b56e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#aea4bee41680c80777ab5c3f86d9b56e4">DMA0_A_STARTH_REG</a></td></tr>
<tr class="separator:aea4bee41680c80777ab5c3f86d9b56e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c1f9870d7f4bf062d9be4027e1d414f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a1c1f9870d7f4bf062d9be4027e1d414f">DMA0_B_STARTL_REG</a></td></tr>
<tr class="separator:a1c1f9870d7f4bf062d9be4027e1d414f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36a8f5349a94d857d2ec4aca624ebf40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a36a8f5349a94d857d2ec4aca624ebf40">DMA0_B_STARTH_REG</a></td></tr>
<tr class="separator:a36a8f5349a94d857d2ec4aca624ebf40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06905496a8667b3a2e75e0d885d6d9bc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a06905496a8667b3a2e75e0d885d6d9bc">DMA0_INT_REG</a></td></tr>
<tr class="separator:a06905496a8667b3a2e75e0d885d6d9bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d736502da12e42f924d239068ca1c45"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a8d736502da12e42f924d239068ca1c45">DMA0_LEN_REG</a></td></tr>
<tr class="separator:a8d736502da12e42f924d239068ca1c45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08e86ae4a131e08fd7474a4f31c5ec1d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a08e86ae4a131e08fd7474a4f31c5ec1d">DMA0_CTRL_REG</a></td></tr>
<tr class="separator:a08e86ae4a131e08fd7474a4f31c5ec1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a782873bbdef6284af7e2fd119a94e6fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a782873bbdef6284af7e2fd119a94e6fa">DMA0_IDX_REG</a></td></tr>
<tr class="separator:a782873bbdef6284af7e2fd119a94e6fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6993cd5f4177277741e89f7858ae512b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a6993cd5f4177277741e89f7858ae512b">DMA1_A_STARTL_REG</a></td></tr>
<tr class="separator:a6993cd5f4177277741e89f7858ae512b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae95f826e4aa78d0ba9b88f0d582d04fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ae95f826e4aa78d0ba9b88f0d582d04fc">DMA1_A_STARTH_REG</a></td></tr>
<tr class="separator:ae95f826e4aa78d0ba9b88f0d582d04fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3f16bf91f92e9711eb8314fe73e8e40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ab3f16bf91f92e9711eb8314fe73e8e40">DMA1_B_STARTL_REG</a></td></tr>
<tr class="separator:ab3f16bf91f92e9711eb8314fe73e8e40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18a27172ec7f943c8f445d88c9970d5e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a18a27172ec7f943c8f445d88c9970d5e">DMA1_B_STARTH_REG</a></td></tr>
<tr class="separator:a18a27172ec7f943c8f445d88c9970d5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1298da76eb34925a60ed8dc102ab4f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ac1298da76eb34925a60ed8dc102ab4f1">DMA1_INT_REG</a></td></tr>
<tr class="separator:ac1298da76eb34925a60ed8dc102ab4f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1359828061c6a0d3cdc53fcc6a4db21"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#af1359828061c6a0d3cdc53fcc6a4db21">DMA1_LEN_REG</a></td></tr>
<tr class="separator:af1359828061c6a0d3cdc53fcc6a4db21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a444e14ad58778d50f523a3ca4311ac51"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a444e14ad58778d50f523a3ca4311ac51">DMA1_CTRL_REG</a></td></tr>
<tr class="separator:a444e14ad58778d50f523a3ca4311ac51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8329e2adfddbd16084a3cae0dfb9daac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a8329e2adfddbd16084a3cae0dfb9daac">DMA1_IDX_REG</a></td></tr>
<tr class="separator:a8329e2adfddbd16084a3cae0dfb9daac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2244e53c212a633d7a1f424164d2d09b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a2244e53c212a633d7a1f424164d2d09b">DMA2_A_STARTL_REG</a></td></tr>
<tr class="separator:a2244e53c212a633d7a1f424164d2d09b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2f56ee7291013f9214919fdadd7605d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#aa2f56ee7291013f9214919fdadd7605d">DMA2_A_STARTH_REG</a></td></tr>
<tr class="separator:aa2f56ee7291013f9214919fdadd7605d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64109736373eecbc8af537c8055ef93f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a64109736373eecbc8af537c8055ef93f">DMA2_B_STARTL_REG</a></td></tr>
<tr class="separator:a64109736373eecbc8af537c8055ef93f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0310e8b61dde37cee507fa9be9b097bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a0310e8b61dde37cee507fa9be9b097bf">DMA2_B_STARTH_REG</a></td></tr>
<tr class="separator:a0310e8b61dde37cee507fa9be9b097bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbb86d987c86a473b3a8a2b826d89dde"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#abbb86d987c86a473b3a8a2b826d89dde">DMA2_INT_REG</a></td></tr>
<tr class="separator:abbb86d987c86a473b3a8a2b826d89dde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab75505acc3b8de3f58debe77961f661b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ab75505acc3b8de3f58debe77961f661b">DMA2_LEN_REG</a></td></tr>
<tr class="separator:ab75505acc3b8de3f58debe77961f661b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca9c1fb0507c6e6462d99f8e7dc9a96d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#aca9c1fb0507c6e6462d99f8e7dc9a96d">DMA2_CTRL_REG</a></td></tr>
<tr class="separator:aca9c1fb0507c6e6462d99f8e7dc9a96d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a0794c787b9fafc760db3fc0457685a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a3a0794c787b9fafc760db3fc0457685a">DMA2_IDX_REG</a></td></tr>
<tr class="separator:a3a0794c787b9fafc760db3fc0457685a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ffc524ed731fa236fc7edcee436c78b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a5ffc524ed731fa236fc7edcee436c78b">DMA3_A_STARTL_REG</a></td></tr>
<tr class="separator:a5ffc524ed731fa236fc7edcee436c78b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a757369d40b05c5e43d75db7556c137"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a0a757369d40b05c5e43d75db7556c137">DMA3_A_STARTH_REG</a></td></tr>
<tr class="separator:a0a757369d40b05c5e43d75db7556c137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8e33753c9ab93c381be66ff8462fe0f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ac8e33753c9ab93c381be66ff8462fe0f">DMA3_B_STARTL_REG</a></td></tr>
<tr class="separator:ac8e33753c9ab93c381be66ff8462fe0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc94ebd20240c0a1e8c47a05d95bf70b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#afc94ebd20240c0a1e8c47a05d95bf70b">DMA3_B_STARTH_REG</a></td></tr>
<tr class="separator:afc94ebd20240c0a1e8c47a05d95bf70b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abafda2ea37ca52e7d60bf2c81946808d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#abafda2ea37ca52e7d60bf2c81946808d">DMA3_INT_REG</a></td></tr>
<tr class="separator:abafda2ea37ca52e7d60bf2c81946808d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a886fe66c83c27bb4560b9e8dc69ca510"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a886fe66c83c27bb4560b9e8dc69ca510">DMA3_LEN_REG</a></td></tr>
<tr class="separator:a886fe66c83c27bb4560b9e8dc69ca510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa85fb2d659b646c3748022c9e0639b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#aaa85fb2d659b646c3748022c9e0639b3">DMA3_CTRL_REG</a></td></tr>
<tr class="separator:aaa85fb2d659b646c3748022c9e0639b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55f1dc205d3530141d0682ffabaddee1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a55f1dc205d3530141d0682ffabaddee1">DMA3_IDX_REG</a></td></tr>
<tr class="separator:a55f1dc205d3530141d0682ffabaddee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1688564b5dec601a08e29710af2e131d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a1688564b5dec601a08e29710af2e131d">DMA4_A_STARTL_REG</a></td></tr>
<tr class="separator:a1688564b5dec601a08e29710af2e131d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a125f6d4e36f02397ffc4ed4c9f0c5755"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a125f6d4e36f02397ffc4ed4c9f0c5755">DMA4_A_STARTH_REG</a></td></tr>
<tr class="separator:a125f6d4e36f02397ffc4ed4c9f0c5755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d02580285f9b52cb999e8c842dd5293"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a8d02580285f9b52cb999e8c842dd5293">DMA4_B_STARTL_REG</a></td></tr>
<tr class="separator:a8d02580285f9b52cb999e8c842dd5293"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade21567aed655f2fc2a11a89923cbd3a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ade21567aed655f2fc2a11a89923cbd3a">DMA4_B_STARTH_REG</a></td></tr>
<tr class="separator:ade21567aed655f2fc2a11a89923cbd3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1626afb43bcc5042aa373d18bc69f763"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a1626afb43bcc5042aa373d18bc69f763">DMA4_INT_REG</a></td></tr>
<tr class="separator:a1626afb43bcc5042aa373d18bc69f763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8c791f0173c46c7a0b896e680f2d92e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ac8c791f0173c46c7a0b896e680f2d92e">DMA4_LEN_REG</a></td></tr>
<tr class="separator:ac8c791f0173c46c7a0b896e680f2d92e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0712cc7b4698fa9ee729afc3437edc0d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a0712cc7b4698fa9ee729afc3437edc0d">DMA4_CTRL_REG</a></td></tr>
<tr class="separator:a0712cc7b4698fa9ee729afc3437edc0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e6596cffe1ff7928140fdf5050fa22b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a3e6596cffe1ff7928140fdf5050fa22b">DMA4_IDX_REG</a></td></tr>
<tr class="separator:a3e6596cffe1ff7928140fdf5050fa22b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeea283486143f70559ab85c97104e1bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#aeea283486143f70559ab85c97104e1bb">DMA5_A_STARTL_REG</a></td></tr>
<tr class="separator:aeea283486143f70559ab85c97104e1bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10778a84d1d08b15ecf71277f2bff990"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a10778a84d1d08b15ecf71277f2bff990">DMA5_A_STARTH_REG</a></td></tr>
<tr class="separator:a10778a84d1d08b15ecf71277f2bff990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39a01852e3a8bc9eca710c02e4e602d2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a39a01852e3a8bc9eca710c02e4e602d2">DMA5_B_STARTL_REG</a></td></tr>
<tr class="separator:a39a01852e3a8bc9eca710c02e4e602d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4b3694cf5d2e79fbd883acb979898df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ad4b3694cf5d2e79fbd883acb979898df">DMA5_B_STARTH_REG</a></td></tr>
<tr class="separator:ad4b3694cf5d2e79fbd883acb979898df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40ed813e152a7bd84796a15e0dd8d19b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a40ed813e152a7bd84796a15e0dd8d19b">DMA5_INT_REG</a></td></tr>
<tr class="separator:a40ed813e152a7bd84796a15e0dd8d19b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8312f12933c1c5373f334a0891569a97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a8312f12933c1c5373f334a0891569a97">DMA5_LEN_REG</a></td></tr>
<tr class="separator:a8312f12933c1c5373f334a0891569a97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a804647b1418de8e624be05e40cbd588c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a804647b1418de8e624be05e40cbd588c">DMA5_CTRL_REG</a></td></tr>
<tr class="separator:a804647b1418de8e624be05e40cbd588c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70de20f1583ef4bfb8dbd90a0e819b78"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a70de20f1583ef4bfb8dbd90a0e819b78">DMA5_IDX_REG</a></td></tr>
<tr class="separator:a70de20f1583ef4bfb8dbd90a0e819b78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaab94bdd788a41e1629972ad81eb2cb3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#aaab94bdd788a41e1629972ad81eb2cb3">DMA6_A_STARTL_REG</a></td></tr>
<tr class="separator:aaab94bdd788a41e1629972ad81eb2cb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99bee2ad42fc9d17269966f21054ac32"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a99bee2ad42fc9d17269966f21054ac32">DMA6_A_STARTH_REG</a></td></tr>
<tr class="separator:a99bee2ad42fc9d17269966f21054ac32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4335a1904a62a2913c268e707da5d415"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a4335a1904a62a2913c268e707da5d415">DMA6_B_STARTL_REG</a></td></tr>
<tr class="separator:a4335a1904a62a2913c268e707da5d415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a928b4372ad517c1c33ff7dfa37170a6d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a928b4372ad517c1c33ff7dfa37170a6d">DMA6_B_STARTH_REG</a></td></tr>
<tr class="separator:a928b4372ad517c1c33ff7dfa37170a6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25aa097e3120f22df7618117b883657e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a25aa097e3120f22df7618117b883657e">DMA6_INT_REG</a></td></tr>
<tr class="separator:a25aa097e3120f22df7618117b883657e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dadff4bdb28e848b3af852d6713ee4c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a6dadff4bdb28e848b3af852d6713ee4c">DMA6_LEN_REG</a></td></tr>
<tr class="separator:a6dadff4bdb28e848b3af852d6713ee4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08518572c35d2e54365d0defbfb66ab5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a08518572c35d2e54365d0defbfb66ab5">DMA6_CTRL_REG</a></td></tr>
<tr class="separator:a08518572c35d2e54365d0defbfb66ab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2cdca4863316ee8e1cf0603aff9be06"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ac2cdca4863316ee8e1cf0603aff9be06">DMA6_IDX_REG</a></td></tr>
<tr class="separator:ac2cdca4863316ee8e1cf0603aff9be06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49fc84e693f67aaa0d135ebe480a1508"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a49fc84e693f67aaa0d135ebe480a1508">DMA7_A_STARTL_REG</a></td></tr>
<tr class="separator:a49fc84e693f67aaa0d135ebe480a1508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf91b090302d7be0dfe5046af3a4b293"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#aaf91b090302d7be0dfe5046af3a4b293">DMA7_A_STARTH_REG</a></td></tr>
<tr class="separator:aaf91b090302d7be0dfe5046af3a4b293"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82f69daf5c6f941592e69badcc1980bd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a82f69daf5c6f941592e69badcc1980bd">DMA7_B_STARTL_REG</a></td></tr>
<tr class="separator:a82f69daf5c6f941592e69badcc1980bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79fbefaac8a200be031ae6be816cf756"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a79fbefaac8a200be031ae6be816cf756">DMA7_B_STARTH_REG</a></td></tr>
<tr class="separator:a79fbefaac8a200be031ae6be816cf756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfec5cb8c9fefe731da484b0136d5f74"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#abfec5cb8c9fefe731da484b0136d5f74">DMA7_INT_REG</a></td></tr>
<tr class="separator:abfec5cb8c9fefe731da484b0136d5f74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6a228960ed4234362c1b24471ba97ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ac6a228960ed4234362c1b24471ba97ea">DMA7_LEN_REG</a></td></tr>
<tr class="separator:ac6a228960ed4234362c1b24471ba97ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba2b07958190f9a7277393ed1ef5f226"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#aba2b07958190f9a7277393ed1ef5f226">DMA7_CTRL_REG</a></td></tr>
<tr class="separator:aba2b07958190f9a7277393ed1ef5f226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d6d911d5bdb02e3967346a41bb010f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a3d6d911d5bdb02e3967346a41bb010f2">DMA7_IDX_REG</a></td></tr>
<tr class="separator:a3d6d911d5bdb02e3967346a41bb010f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e165b33c4503d64167a74785a739ea2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a1e165b33c4503d64167a74785a739ea2">DMA_REQ_MUX_REG</a></td></tr>
<tr class="separator:a1e165b33c4503d64167a74785a739ea2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaabb229840c60b42863c677dde10fdae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#aaabb229840c60b42863c677dde10fdae">DMA_INT_STATUS_REG</a></td></tr>
<tr class="separator:aaabb229840c60b42863c677dde10fdae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a267fdc5d842458c84690d6166f8cf0d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a267fdc5d842458c84690d6166f8cf0d6">DMA_CLEAR_INT_REG</a></td></tr>
<tr class="separator:a267fdc5d842458c84690d6166f8cf0d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>DMA registers (DMA) </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00610">610</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="aea4bee41680c80777ab5c3f86d9b56e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea4bee41680c80777ab5c3f86d9b56e4">&#9670;&nbsp;</a></span>DMA0_A_STARTH_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA0_A_STARTH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003502) Start address High A of DMA channel 0 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00612">612</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="a5d50ca865564bcd9a9cd31f1c696af48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d50ca865564bcd9a9cd31f1c696af48">&#9670;&nbsp;</a></span>DMA0_A_STARTL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA0_A_STARTL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; (@ 0x50003500) DMA Structure (@ 0x50003500) Start address Low A of DMA channel 0 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00611">611</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="a36a8f5349a94d857d2ec4aca624ebf40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36a8f5349a94d857d2ec4aca624ebf40">&#9670;&nbsp;</a></span>DMA0_B_STARTH_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA0_B_STARTH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003506) Start address High B of DMA channel 0 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00614">614</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="a1c1f9870d7f4bf062d9be4027e1d414f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c1f9870d7f4bf062d9be4027e1d414f">&#9670;&nbsp;</a></span>DMA0_B_STARTL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA0_B_STARTL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003504) Start address Low B of DMA channel 0 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00613">613</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="a08e86ae4a131e08fd7474a4f31c5ec1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08e86ae4a131e08fd7474a4f31c5ec1d">&#9670;&nbsp;</a></span>DMA0_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA0_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000350C) Control register for the DMA channel 0 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00617">617</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="a782873bbdef6284af7e2fd119a94e6fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a782873bbdef6284af7e2fd119a94e6fa">&#9670;&nbsp;</a></span>DMA0_IDX_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA0_IDX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000350E) Index value of DMA channel 0 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00618">618</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="a06905496a8667b3a2e75e0d885d6d9bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06905496a8667b3a2e75e0d885d6d9bc">&#9670;&nbsp;</a></span>DMA0_INT_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA0_INT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003508) DMA receive interrupt register channel 0 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00615">615</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="a8d736502da12e42f924d239068ca1c45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d736502da12e42f924d239068ca1c45">&#9670;&nbsp;</a></span>DMA0_LEN_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA0_LEN_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000350A) DMA receive length register channel 0 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00616">616</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="ae95f826e4aa78d0ba9b88f0d582d04fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae95f826e4aa78d0ba9b88f0d582d04fc">&#9670;&nbsp;</a></span>DMA1_A_STARTH_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA1_A_STARTH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003512) Start address High A of DMA channel 1 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00620">620</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="a6993cd5f4177277741e89f7858ae512b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6993cd5f4177277741e89f7858ae512b">&#9670;&nbsp;</a></span>DMA1_A_STARTL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA1_A_STARTL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003510) Start address Low A of DMA channel 1 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00619">619</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="a18a27172ec7f943c8f445d88c9970d5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18a27172ec7f943c8f445d88c9970d5e">&#9670;&nbsp;</a></span>DMA1_B_STARTH_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA1_B_STARTH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003516) Start address High B of DMA channel 1 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00622">622</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="ab3f16bf91f92e9711eb8314fe73e8e40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3f16bf91f92e9711eb8314fe73e8e40">&#9670;&nbsp;</a></span>DMA1_B_STARTL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA1_B_STARTL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003514) Start address Low B of DMA channel 1 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00621">621</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="a444e14ad58778d50f523a3ca4311ac51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a444e14ad58778d50f523a3ca4311ac51">&#9670;&nbsp;</a></span>DMA1_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA1_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000351C) Control register for the DMA channel 1 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00625">625</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="a8329e2adfddbd16084a3cae0dfb9daac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8329e2adfddbd16084a3cae0dfb9daac">&#9670;&nbsp;</a></span>DMA1_IDX_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA1_IDX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000351E) Index value of DMA channel 1 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00626">626</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="ac1298da76eb34925a60ed8dc102ab4f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1298da76eb34925a60ed8dc102ab4f1">&#9670;&nbsp;</a></span>DMA1_INT_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA1_INT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003518) DMA receive interrupt register channel 1 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00623">623</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="af1359828061c6a0d3cdc53fcc6a4db21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1359828061c6a0d3cdc53fcc6a4db21">&#9670;&nbsp;</a></span>DMA1_LEN_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA1_LEN_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000351A) DMA receive length register channel 1 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00624">624</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="aa2f56ee7291013f9214919fdadd7605d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2f56ee7291013f9214919fdadd7605d">&#9670;&nbsp;</a></span>DMA2_A_STARTH_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA2_A_STARTH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003522) Start address High A of DMA channel 2 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00628">628</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="a2244e53c212a633d7a1f424164d2d09b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2244e53c212a633d7a1f424164d2d09b">&#9670;&nbsp;</a></span>DMA2_A_STARTL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA2_A_STARTL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003520) Start address Low A of DMA channel 2 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00627">627</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="a0310e8b61dde37cee507fa9be9b097bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0310e8b61dde37cee507fa9be9b097bf">&#9670;&nbsp;</a></span>DMA2_B_STARTH_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA2_B_STARTH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003526) Start address High B of DMA channel 2 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00630">630</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="a64109736373eecbc8af537c8055ef93f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64109736373eecbc8af537c8055ef93f">&#9670;&nbsp;</a></span>DMA2_B_STARTL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA2_B_STARTL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003524) Start address Low B of DMA channel 2 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00629">629</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="aca9c1fb0507c6e6462d99f8e7dc9a96d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca9c1fb0507c6e6462d99f8e7dc9a96d">&#9670;&nbsp;</a></span>DMA2_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA2_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000352C) Control register for the DMA channel 2 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00633">633</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="a3a0794c787b9fafc760db3fc0457685a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a0794c787b9fafc760db3fc0457685a">&#9670;&nbsp;</a></span>DMA2_IDX_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA2_IDX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000352E) Index value of DMA channel 2 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00634">634</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="abbb86d987c86a473b3a8a2b826d89dde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbb86d987c86a473b3a8a2b826d89dde">&#9670;&nbsp;</a></span>DMA2_INT_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA2_INT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003528) DMA receive interrupt register channel 2 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00631">631</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="ab75505acc3b8de3f58debe77961f661b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab75505acc3b8de3f58debe77961f661b">&#9670;&nbsp;</a></span>DMA2_LEN_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA2_LEN_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000352A) DMA receive length register channel 2 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00632">632</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="a0a757369d40b05c5e43d75db7556c137"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a757369d40b05c5e43d75db7556c137">&#9670;&nbsp;</a></span>DMA3_A_STARTH_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA3_A_STARTH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003532) Start address High A of DMA channel 3 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00636">636</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="a5ffc524ed731fa236fc7edcee436c78b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ffc524ed731fa236fc7edcee436c78b">&#9670;&nbsp;</a></span>DMA3_A_STARTL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA3_A_STARTL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003530) Start address Low A of DMA channel 3 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00635">635</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="afc94ebd20240c0a1e8c47a05d95bf70b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc94ebd20240c0a1e8c47a05d95bf70b">&#9670;&nbsp;</a></span>DMA3_B_STARTH_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA3_B_STARTH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003536) Start address High B of DMA channel 3 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00638">638</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="ac8e33753c9ab93c381be66ff8462fe0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8e33753c9ab93c381be66ff8462fe0f">&#9670;&nbsp;</a></span>DMA3_B_STARTL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA3_B_STARTL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003534) Start address Low B of DMA channel 3 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00637">637</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="aaa85fb2d659b646c3748022c9e0639b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa85fb2d659b646c3748022c9e0639b3">&#9670;&nbsp;</a></span>DMA3_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA3_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000353C) Control register for the DMA channel 3 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00641">641</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="a55f1dc205d3530141d0682ffabaddee1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55f1dc205d3530141d0682ffabaddee1">&#9670;&nbsp;</a></span>DMA3_IDX_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA3_IDX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000353E) Index value of DMA channel 3 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00642">642</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="abafda2ea37ca52e7d60bf2c81946808d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abafda2ea37ca52e7d60bf2c81946808d">&#9670;&nbsp;</a></span>DMA3_INT_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA3_INT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003538) DMA receive interrupt register channel 3 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00639">639</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="a886fe66c83c27bb4560b9e8dc69ca510"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a886fe66c83c27bb4560b9e8dc69ca510">&#9670;&nbsp;</a></span>DMA3_LEN_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA3_LEN_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000353A) DMA receive length register channel 3 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00640">640</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="a125f6d4e36f02397ffc4ed4c9f0c5755"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a125f6d4e36f02397ffc4ed4c9f0c5755">&#9670;&nbsp;</a></span>DMA4_A_STARTH_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA4_A_STARTH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003542) Start address High A of DMA channel 4 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00644">644</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="a1688564b5dec601a08e29710af2e131d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1688564b5dec601a08e29710af2e131d">&#9670;&nbsp;</a></span>DMA4_A_STARTL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA4_A_STARTL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003540) Start address Low A of DMA channel 4 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00643">643</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="ade21567aed655f2fc2a11a89923cbd3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade21567aed655f2fc2a11a89923cbd3a">&#9670;&nbsp;</a></span>DMA4_B_STARTH_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA4_B_STARTH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003546) Start address High B of DMA channel 4 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00646">646</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="a8d02580285f9b52cb999e8c842dd5293"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d02580285f9b52cb999e8c842dd5293">&#9670;&nbsp;</a></span>DMA4_B_STARTL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA4_B_STARTL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003544) Start address Low B of DMA channel 4 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00645">645</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="a0712cc7b4698fa9ee729afc3437edc0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0712cc7b4698fa9ee729afc3437edc0d">&#9670;&nbsp;</a></span>DMA4_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA4_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000354C) Control register for the DMA channel 4 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00649">649</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="a3e6596cffe1ff7928140fdf5050fa22b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e6596cffe1ff7928140fdf5050fa22b">&#9670;&nbsp;</a></span>DMA4_IDX_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA4_IDX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000354E) Index value of DMA channel 4 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00650">650</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="a1626afb43bcc5042aa373d18bc69f763"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1626afb43bcc5042aa373d18bc69f763">&#9670;&nbsp;</a></span>DMA4_INT_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA4_INT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003548) DMA receive interrupt register channel 4 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00647">647</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="ac8c791f0173c46c7a0b896e680f2d92e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8c791f0173c46c7a0b896e680f2d92e">&#9670;&nbsp;</a></span>DMA4_LEN_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA4_LEN_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000354A) DMA receive length register channel 4 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00648">648</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="a10778a84d1d08b15ecf71277f2bff990"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10778a84d1d08b15ecf71277f2bff990">&#9670;&nbsp;</a></span>DMA5_A_STARTH_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA5_A_STARTH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003552) Start address High A of DMA channel 5 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00652">652</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="aeea283486143f70559ab85c97104e1bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeea283486143f70559ab85c97104e1bb">&#9670;&nbsp;</a></span>DMA5_A_STARTL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA5_A_STARTL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003550) Start address Low A of DMA channel 5 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00651">651</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="ad4b3694cf5d2e79fbd883acb979898df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4b3694cf5d2e79fbd883acb979898df">&#9670;&nbsp;</a></span>DMA5_B_STARTH_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA5_B_STARTH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003556) Start address High B of DMA channel 5 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00654">654</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="a39a01852e3a8bc9eca710c02e4e602d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39a01852e3a8bc9eca710c02e4e602d2">&#9670;&nbsp;</a></span>DMA5_B_STARTL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA5_B_STARTL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003554) Start address Low B of DMA channel 5 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00653">653</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="a804647b1418de8e624be05e40cbd588c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a804647b1418de8e624be05e40cbd588c">&#9670;&nbsp;</a></span>DMA5_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA5_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000355C) Control register for the DMA channel 5 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00657">657</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="a70de20f1583ef4bfb8dbd90a0e819b78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70de20f1583ef4bfb8dbd90a0e819b78">&#9670;&nbsp;</a></span>DMA5_IDX_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA5_IDX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000355E) Index value of DMA channel 5 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00658">658</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="a40ed813e152a7bd84796a15e0dd8d19b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40ed813e152a7bd84796a15e0dd8d19b">&#9670;&nbsp;</a></span>DMA5_INT_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA5_INT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003558) DMA receive interrupt register channel 5 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00655">655</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="a8312f12933c1c5373f334a0891569a97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8312f12933c1c5373f334a0891569a97">&#9670;&nbsp;</a></span>DMA5_LEN_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA5_LEN_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000355A) DMA receive length register channel 5 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00656">656</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="a99bee2ad42fc9d17269966f21054ac32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99bee2ad42fc9d17269966f21054ac32">&#9670;&nbsp;</a></span>DMA6_A_STARTH_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA6_A_STARTH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003562) Start address High A of DMA channel 6 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00660">660</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="aaab94bdd788a41e1629972ad81eb2cb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaab94bdd788a41e1629972ad81eb2cb3">&#9670;&nbsp;</a></span>DMA6_A_STARTL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA6_A_STARTL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003560) Start address Low A of DMA channel 6 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00659">659</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="a928b4372ad517c1c33ff7dfa37170a6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a928b4372ad517c1c33ff7dfa37170a6d">&#9670;&nbsp;</a></span>DMA6_B_STARTH_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA6_B_STARTH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003566) Start address High B of DMA channel 6 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00662">662</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="a4335a1904a62a2913c268e707da5d415"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4335a1904a62a2913c268e707da5d415">&#9670;&nbsp;</a></span>DMA6_B_STARTL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA6_B_STARTL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003564) Start address Low B of DMA channel 6 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00661">661</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="a08518572c35d2e54365d0defbfb66ab5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08518572c35d2e54365d0defbfb66ab5">&#9670;&nbsp;</a></span>DMA6_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA6_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000356C) Control register for the DMA channel 6 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00665">665</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="ac2cdca4863316ee8e1cf0603aff9be06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2cdca4863316ee8e1cf0603aff9be06">&#9670;&nbsp;</a></span>DMA6_IDX_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA6_IDX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000356E) Index value of DMA channel 6 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00666">666</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="a25aa097e3120f22df7618117b883657e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25aa097e3120f22df7618117b883657e">&#9670;&nbsp;</a></span>DMA6_INT_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA6_INT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003568) DMA receive interrupt register channel 6 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00663">663</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="a6dadff4bdb28e848b3af852d6713ee4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dadff4bdb28e848b3af852d6713ee4c">&#9670;&nbsp;</a></span>DMA6_LEN_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA6_LEN_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000356A) DMA receive length register channel 6 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00664">664</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="aaf91b090302d7be0dfe5046af3a4b293"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf91b090302d7be0dfe5046af3a4b293">&#9670;&nbsp;</a></span>DMA7_A_STARTH_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA7_A_STARTH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003572) Start address High A of DMA channel 7 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00668">668</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="a49fc84e693f67aaa0d135ebe480a1508"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49fc84e693f67aaa0d135ebe480a1508">&#9670;&nbsp;</a></span>DMA7_A_STARTL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA7_A_STARTL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003570) Start address Low A of DMA channel 7 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00667">667</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="a79fbefaac8a200be031ae6be816cf756"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79fbefaac8a200be031ae6be816cf756">&#9670;&nbsp;</a></span>DMA7_B_STARTH_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA7_B_STARTH_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003576) Start address High B of DMA channel 7 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00670">670</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="a82f69daf5c6f941592e69badcc1980bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82f69daf5c6f941592e69badcc1980bd">&#9670;&nbsp;</a></span>DMA7_B_STARTL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA7_B_STARTL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003574) Start address Low B of DMA channel 7 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00669">669</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="aba2b07958190f9a7277393ed1ef5f226"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba2b07958190f9a7277393ed1ef5f226">&#9670;&nbsp;</a></span>DMA7_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA7_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000357C) Control register for the DMA channel 7 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00673">673</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="a3d6d911d5bdb02e3967346a41bb010f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d6d911d5bdb02e3967346a41bb010f2">&#9670;&nbsp;</a></span>DMA7_IDX_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA7_IDX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000357E) Index value of DMA channel 7 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00674">674</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="abfec5cb8c9fefe731da484b0136d5f74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfec5cb8c9fefe731da484b0136d5f74">&#9670;&nbsp;</a></span>DMA7_INT_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA7_INT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003578) DMA receive interrupt register channel 7 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00671">671</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="ac6a228960ed4234362c1b24471ba97ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6a228960ed4234362c1b24471ba97ea">&#9670;&nbsp;</a></span>DMA7_LEN_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA7_LEN_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000357A) DMA receive length register channel 7 </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00672">672</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="a267fdc5d842458c84690d6166f8cf0d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a267fdc5d842458c84690d6166f8cf0d6">&#9670;&nbsp;</a></span>DMA_CLEAR_INT_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA_CLEAR_INT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003584) DMA clear interrupt register </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00677">677</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="aaabb229840c60b42863c677dde10fdae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaabb229840c60b42863c677dde10fdae">&#9670;&nbsp;</a></span>DMA_INT_STATUS_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA_INT_STATUS_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003582) DMA interrupt status register </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00676">676</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<a id="a1e165b33c4503d64167a74785a739ea2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e165b33c4503d64167a74785a739ea2">&#9670;&nbsp;</a></span>DMA_REQ_MUX_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA_REQ_MUX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50003580) DMA channel assignments </p>

<p class="definition">Definition at line <a class="el" href="_d_a14680_b_a_8h_source.html#l00675">675</a> of file <a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>third_party/dialog/DialogSDK/bsp/include/<a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:32:38 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
