

================================================================
== Vitis HLS Report for 'runSysArr'
================================================================
* Date:           Fri Jan 14 19:05:41 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.803 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|       63| 10.000 ns | 0.630 us |    1|   63|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_INPUT_ROW  |       61|       61|         8|          1|          1|    55|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|    16|        -|        -|    -|
|Expression           |        -|     -|        0|      780|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|        0|       69|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      183|    -|
|Register             |        -|     -|     2042|      352|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    19|     2042|     1384|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U98  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_9s_9s_9_1_1_U99     |mul_9s_9s_9_1_1     |        0|   0|  0|  49|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   3|  0|  69|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+------------------------------+--------------+
    |              Instance             |            Module            |  Expression  |
    +-----------------------------------+------------------------------+--------------+
    |mac_muladd_8s_8s_32ns_32_4_1_U100  |mac_muladd_8s_8s_32ns_32_4_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_4_1_U101  |mac_muladd_8s_8s_32ns_32_4_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_4_1_U102  |mac_muladd_8s_8s_32ns_32_4_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_4_1_U103  |mac_muladd_8s_8s_32ns_32_4_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_4_1_U104  |mac_muladd_8s_8s_32ns_32_4_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_4_1_U105  |mac_muladd_8s_8s_32ns_32_4_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_4_1_U106  |mac_muladd_8s_8s_32ns_32_4_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_4_1_U107  |mac_muladd_8s_8s_32ns_32_4_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_4_1_U108  |mac_muladd_8s_8s_32ns_32_4_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_4_1_U109  |mac_muladd_8s_8s_32ns_32_4_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_4_1_U110  |mac_muladd_8s_8s_32ns_32_4_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_4_1_U111  |mac_muladd_8s_8s_32ns_32_4_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_4_1_U112  |mac_muladd_8s_8s_32ns_32_4_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_4_1_U113  |mac_muladd_8s_8s_32ns_32_4_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_4_1_U114  |mac_muladd_8s_8s_32ns_32_4_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_4_1_U115  |mac_muladd_8s_8s_32ns_32_4_1  | i0 + i1 * i2 |
    +-----------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln114_fu_782_p2                |     +    |   0|  0|  38|          31|           1|
    |add_ln126_1_fu_807_p2              |     +    |   0|  0|  39|           3|          32|
    |add_ln126_2_fu_1027_p2             |     +    |   0|  0|  16|           3|           9|
    |add_ln126_3_fu_821_p2              |     +    |   0|  0|  39|           3|          32|
    |add_ln126_fu_967_p2                |     +    |   0|  0|  16|           2|           9|
    |add_ln139_1_fu_1046_p2             |     +    |   0|  0|  16|           9|           9|
    |add_ln139_2_fu_1056_p2             |     +    |   0|  0|  16|           9|           9|
    |add_ln139_3_fu_1065_p2             |     +    |   0|  0|  16|           9|           9|
    |add_ln139_4_fu_753_p2              |     +    |   0|  0|  16|           3|           9|
    |add_ln139_fu_1037_p2               |     +    |   0|  0|  16|           9|           9|
    |add_ln172_1_fu_872_p2              |     +    |   0|  0|  39|          32|           4|
    |add_ln172_2_fu_903_p2              |     +    |   0|  0|  39|          32|           4|
    |add_ln172_fu_841_p2                |     +    |   0|  0|  39|           4|          32|
    |add_ln177_1_fu_1245_p2             |     +    |   0|  0|  16|           9|           9|
    |add_ln177_2_fu_1254_p2             |     +    |   0|  0|  16|           9|           9|
    |add_ln177_3_fu_759_p2              |     +    |   0|  0|  16|           4|           9|
    |add_ln177_4_fu_765_p2              |     +    |   0|  0|  16|           4|           9|
    |add_ln177_5_fu_771_p2              |     +    |   0|  0|  16|           4|           9|
    |add_ln177_fu_1236_p2               |     +    |   0|  0|  16|           9|           9|
    |input_rows_fu_667_p2               |     +    |   0|  0|  39|           3|          32|
    |and_ln173_1_fu_897_p2              |    and   |   0|  0|   2|           1|           1|
    |and_ln173_2_fu_928_p2              |    and   |   0|  0|   2|           1|           1|
    |and_ln173_3_fu_939_p2              |    and   |   0|  0|   2|           1|           1|
    |and_ln173_fu_866_p2                |    and   |   0|  0|   2|           1|           1|
    |ap_block_pp0                       |    and   |   0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter2_stage0  |    and   |   0|  0|   2|           1|           1|
    |ap_enable_state5_pp0_iter3_stage0  |    and   |   0|  0|   2|           1|           1|
    |ap_enable_state9_pp0_iter7_stage0  |    and   |   0|  0|   2|           1|           1|
    |ap_predicate_op158_load_state4     |    and   |   0|  0|   2|           1|           1|
    |ap_predicate_op162_load_state4     |    and   |   0|  0|   2|           1|           1|
    |ap_predicate_op166_load_state4     |    and   |   0|  0|   2|           1|           1|
    |ap_predicate_op195_load_state5     |    and   |   0|  0|   2|           1|           1|
    |ap_predicate_op197_load_state5     |    and   |   0|  0|   2|           1|           1|
    |ap_predicate_op199_load_state5     |    and   |   0|  0|   2|           1|           1|
    |icmp_ln114_1_fu_777_p2             |   icmp   |   0|  0|  20|          31|          31|
    |icmp_ln114_fu_679_p2               |   icmp   |   0|  0|  20|          32|           1|
    |icmp_ln128_fu_801_p2               |   icmp   |   0|  0|  20|          31|           1|
    |icmp_ln173_1_fu_892_p2             |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln173_2_fu_923_p2             |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln173_3_fu_934_p2             |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln173_fu_861_p2               |   icmp   |   0|  0|  20|          32|          32|
    |ap_block_state1                    |    or    |   0|  0|   2|           1|           1|
    |grp_fu_1323_p2                     |  select  |   0|  0|  32|           1|           1|
    |grp_fu_1330_p2                     |  select  |   0|  0|  32|           1|           1|
    |grp_fu_1337_p2                     |  select  |   0|  0|  32|           1|          32|
    |select_ln128_1_fu_1117_p3          |  select  |   0|  0|   8|           1|           1|
    |select_ln128_2_fu_1192_p3          |  select  |   0|  0|   8|           1|           1|
    |select_ln128_fu_1020_p3            |  select  |   0|  0|   8|           1|           8|
    |ap_enable_pp0                      |    xor   |   0|  0|   2|           1|           2|
    |xor_ln128_fu_835_p2                |    xor   |   0|  0|   2|           1|           2|
    |xor_ln172_1_fu_886_p2              |    xor   |   0|  0|   2|           1|           2|
    |xor_ln172_2_fu_917_p2              |    xor   |   0|  0|   2|           1|           2|
    |xor_ln172_fu_855_p2                |    xor   |   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 780|         439|         484|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  21|          4|    1|          4|
    |ap_done                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter7           |   9|          2|    1|          2|
    |ap_phi_mux_psum_10_phi_fu_553_p4  |   9|          2|   32|         64|
    |ap_phi_mux_psum_12_phi_fu_541_p4  |   9|          2|   32|         64|
    |ap_phi_mux_psum_13_phi_fu_529_p4  |   9|          2|   32|         64|
    |ap_phi_mux_psum_14_phi_fu_517_p4  |   9|          2|   32|         64|
    |ap_phi_mux_psum_1_phi_fu_637_p4   |   9|          2|   32|         64|
    |ap_phi_mux_psum_2_phi_fu_625_p4   |   9|          2|   32|         64|
    |ap_phi_mux_psum_4_phi_fu_613_p4   |   9|          2|   32|         64|
    |ap_phi_mux_psum_5_phi_fu_601_p4   |   9|          2|   32|         64|
    |ap_phi_mux_psum_6_phi_fu_589_p4   |   9|          2|   32|         64|
    |ap_phi_mux_psum_8_phi_fu_577_p4   |   9|          2|   32|         64|
    |ap_phi_mux_psum_9_phi_fu_565_p4   |   9|          2|   32|         64|
    |ap_phi_mux_psum_phi_fu_649_p4     |   9|          2|   32|         64|
    |empty_blk_n                       |   9|          2|    1|          2|
    |i_reg_502                         |   9|          2|   31|         62|
    |ko_1_blk_n                        |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 183|         40|  421|        844|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |add_ln126_3_reg_1760                       |  32|   0|   32|          0|
    |add_ln126_reg_1787                         |   9|   0|    9|          0|
    |add_ln139_4_reg_1703                       |   9|   0|    9|          0|
    |add_ln165_10_reg_1967                      |  32|   0|   32|          0|
    |add_ln165_11_reg_1947                      |  32|   0|   32|          0|
    |add_ln165_1_reg_1952                       |  32|   0|   32|          0|
    |add_ln165_2_reg_1932                       |  32|   0|   32|          0|
    |add_ln165_3_reg_1977                       |  32|   0|   32|          0|
    |add_ln165_4_reg_1957                       |  32|   0|   32|          0|
    |add_ln165_5_reg_1937                       |  32|   0|   32|          0|
    |add_ln165_6_reg_1982                       |  32|   0|   32|          0|
    |add_ln165_7_reg_1962                       |  32|   0|   32|          0|
    |add_ln165_8_reg_1942                       |  32|   0|   32|          0|
    |add_ln165_9_reg_1987                       |  32|   0|   32|          0|
    |add_ln165_reg_1972                         |  32|   0|   32|          0|
    |add_ln177_3_reg_1708                       |   9|   0|    9|          0|
    |add_ln177_4_reg_1713                       |   9|   0|    9|          0|
    |add_ln177_5_reg_1718                       |   9|   0|    9|          0|
    |and_ln173_1_reg_1775                       |   1|   0|    1|          0|
    |and_ln173_2_reg_1779                       |   1|   0|    1|          0|
    |and_ln173_3_reg_1783                       |   1|   0|    1|          0|
    |and_ln173_reg_1771                         |   1|   0|    1|          0|
    |ap_CS_fsm                                  |   3|   0|    3|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                    |   1|   0|    1|          0|
    |empty_31_fu_194                            |   8|   0|    8|          0|
    |empty_32_fu_198                            |   8|   0|    8|          0|
    |empty_33_fu_202                            |   8|   0|    8|          0|
    |empty_34_fu_206                            |   8|   0|    8|          0|
    |empty_35_fu_210                            |   8|   0|    8|          0|
    |empty_36_fu_214                            |   8|   0|    8|          0|
    |empty_37_fu_218                            |   8|   0|    8|          0|
    |empty_38_fu_222                            |   8|   0|    8|          0|
    |empty_39_fu_226                            |   8|   0|    8|          0|
    |empty_40_fu_230                            |   8|   0|    8|          0|
    |empty_41_fu_234                            |   8|   0|    8|          0|
    |empty_42_fu_238                            |   8|   0|    8|          0|
    |i_reg_502                                  |  31|   0|   31|          0|
    |icmp_ln114_1_reg_1723                      |   1|   0|    1|          0|
    |icmp_ln128_reg_1748                        |   1|   0|    1|          0|
    |mul24_i_i_reg_1531                         |   9|   0|    9|          0|
    |mul_ln111_reg_1523                         |  32|   0|   32|          0|
    |psum_10_reg_549                            |  32|   0|   32|          0|
    |psum_12_reg_537                            |  32|   0|   32|          0|
    |psum_13_reg_525                            |  32|   0|   32|          0|
    |psum_14_reg_513                            |  32|   0|   32|          0|
    |psum_1_reg_633                             |  32|   0|   32|          0|
    |psum_2_reg_621                             |  32|   0|   32|          0|
    |psum_4_reg_609                             |  32|   0|   32|          0|
    |psum_5_reg_597                             |  32|   0|   32|          0|
    |psum_6_reg_585                             |  32|   0|   32|          0|
    |psum_8_reg_573                             |  32|   0|   32|          0|
    |psum_9_reg_561                             |  32|   0|   32|          0|
    |psum_reg_645                               |  32|   0|   32|          0|
    |tmp_1_reg_1765                             |   1|   0|    1|          0|
    |tmp_reg_1754                               |   1|   0|    1|          0|
    |trunc_ln114_reg_1698                       |  31|   0|   31|          0|
    |trunc_ln129_reg_1732                       |   9|   0|    9|          0|
    |weight_regfile_0_0_load_cast_i_i_reg_1693  |  16|   0|   16|          0|
    |weight_regfile_0_1_load_cast_i_i_reg_1688  |  16|   0|   16|          0|
    |weight_regfile_0_2_load_cast_i_i_reg_1683  |  16|   0|   16|          0|
    |weight_regfile_0_3_load_cast_i_i_reg_1678  |  16|   0|   16|          0|
    |weight_regfile_1_0_load_cast_i_i_reg_1673  |  16|   0|   16|          0|
    |weight_regfile_1_1_load_cast_i_i_reg_1668  |  16|   0|   16|          0|
    |weight_regfile_1_2_load_cast_i_i_reg_1663  |  16|   0|   16|          0|
    |weight_regfile_1_3_load_cast_i_i_reg_1658  |  16|   0|   16|          0|
    |weight_regfile_2_0_load_cast_i_i_reg_1653  |  16|   0|   16|          0|
    |weight_regfile_2_1_load_cast_i_i_reg_1648  |  16|   0|   16|          0|
    |weight_regfile_2_2_load_cast_i_i_reg_1643  |  16|   0|   16|          0|
    |weight_regfile_2_3_load_cast_i_i_reg_1638  |  16|   0|   16|          0|
    |weight_regfile_3_0_load_cast_i_i_reg_1633  |  16|   0|   16|          0|
    |weight_regfile_3_1_load_cast_i_i_reg_1628  |  16|   0|   16|          0|
    |weight_regfile_3_2_load_cast_i_i_reg_1623  |  16|   0|   16|          0|
    |weight_regfile_3_3_load_cast_i_i_reg_1618  |  16|   0|   16|          0|
    |zext_ln139_reg_1822                        |   9|   0|   64|         55|
    |add_ln126_3_reg_1760                       |  64|  32|   32|          0|
    |and_ln173_1_reg_1775                       |  64|  32|    1|          0|
    |and_ln173_2_reg_1779                       |  64|  32|    1|          0|
    |and_ln173_3_reg_1783                       |  64|  32|    1|          0|
    |and_ln173_reg_1771                         |  64|  32|    1|          0|
    |icmp_ln114_1_reg_1723                      |  64|  32|    1|          0|
    |icmp_ln128_reg_1748                        |  64|  32|    1|          0|
    |tmp_1_reg_1765                             |  64|  32|    1|          0|
    |tmp_reg_1754                               |  64|  32|    1|          0|
    |trunc_ln129_reg_1732                       |  64|  32|    9|          0|
    |zext_ln139_reg_1822                        |  64|  32|   64|         55|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |2042| 352| 1506|        110|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |        runSysArr        | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |        runSysArr        | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |        runSysArr        | return value |
|ap_done                  | out |    1| ap_ctrl_hs |        runSysArr        | return value |
|ap_continue              |  in |    1| ap_ctrl_hs |        runSysArr        | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |        runSysArr        | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |        runSysArr        | return value |
|weight_regfile_0_0_read  |  in |    8|   ap_none  | weight_regfile_0_0_read |    scalar    |
|weight_regfile_0_1_read  |  in |    8|   ap_none  | weight_regfile_0_1_read |    scalar    |
|weight_regfile_0_2_read  |  in |    8|   ap_none  | weight_regfile_0_2_read |    scalar    |
|weight_regfile_0_3_read  |  in |    8|   ap_none  | weight_regfile_0_3_read |    scalar    |
|weight_regfile_1_0_read  |  in |    8|   ap_none  | weight_regfile_1_0_read |    scalar    |
|weight_regfile_1_1_read  |  in |    8|   ap_none  | weight_regfile_1_1_read |    scalar    |
|weight_regfile_1_2_read  |  in |    8|   ap_none  | weight_regfile_1_2_read |    scalar    |
|weight_regfile_1_3_read  |  in |    8|   ap_none  | weight_regfile_1_3_read |    scalar    |
|weight_regfile_2_0_read  |  in |    8|   ap_none  | weight_regfile_2_0_read |    scalar    |
|weight_regfile_2_1_read  |  in |    8|   ap_none  | weight_regfile_2_1_read |    scalar    |
|weight_regfile_2_2_read  |  in |    8|   ap_none  | weight_regfile_2_2_read |    scalar    |
|weight_regfile_2_3_read  |  in |    8|   ap_none  | weight_regfile_2_3_read |    scalar    |
|weight_regfile_3_0_read  |  in |    8|   ap_none  | weight_regfile_3_0_read |    scalar    |
|weight_regfile_3_1_read  |  in |    8|   ap_none  | weight_regfile_3_1_read |    scalar    |
|weight_regfile_3_2_read  |  in |    8|   ap_none  | weight_regfile_3_2_read |    scalar    |
|weight_regfile_3_3_read  |  in |    8|   ap_none  | weight_regfile_3_3_read |    scalar    |
|data_l1buf_0_address0    | out |    9|  ap_memory |       data_l1buf_0      |     array    |
|data_l1buf_0_ce0         | out |    1|  ap_memory |       data_l1buf_0      |     array    |
|data_l1buf_0_q0          |  in |    8|  ap_memory |       data_l1buf_0      |     array    |
|data_l1buf_1_address0    | out |    9|  ap_memory |       data_l1buf_1      |     array    |
|data_l1buf_1_ce0         | out |    1|  ap_memory |       data_l1buf_1      |     array    |
|data_l1buf_1_q0          |  in |    8|  ap_memory |       data_l1buf_1      |     array    |
|data_l1buf_2_address0    | out |    9|  ap_memory |       data_l1buf_2      |     array    |
|data_l1buf_2_ce0         | out |    1|  ap_memory |       data_l1buf_2      |     array    |
|data_l1buf_2_q0          |  in |    8|  ap_memory |       data_l1buf_2      |     array    |
|data_l1buf_3_address0    | out |    9|  ap_memory |       data_l1buf_3      |     array    |
|data_l1buf_3_ce0         | out |    1|  ap_memory |       data_l1buf_3      |     array    |
|data_l1buf_3_q0          |  in |    8|  ap_memory |       data_l1buf_3      |     array    |
|empty_dout               |  in |   32|   ap_fifo  |          empty          |    pointer   |
|empty_empty_n            |  in |    1|   ap_fifo  |          empty          |    pointer   |
|empty_read               | out |    1|   ap_fifo  |          empty          |    pointer   |
|ko_1_dout                |  in |    9|   ap_fifo  |           ko_1          |    pointer   |
|ko_1_empty_n             |  in |    1|   ap_fifo  |           ko_1          |    pointer   |
|ko_1_read                | out |    1|   ap_fifo  |           ko_1          |    pointer   |
|output_l1_3_address0     | out |    9|  ap_memory |       output_l1_3       |     array    |
|output_l1_3_ce0          | out |    1|  ap_memory |       output_l1_3       |     array    |
|output_l1_3_we0          | out |    1|  ap_memory |       output_l1_3       |     array    |
|output_l1_3_d0           | out |   32|  ap_memory |       output_l1_3       |     array    |
|output_l1_3_address1     | out |    9|  ap_memory |       output_l1_3       |     array    |
|output_l1_3_ce1          | out |    1|  ap_memory |       output_l1_3       |     array    |
|output_l1_3_q1           |  in |   32|  ap_memory |       output_l1_3       |     array    |
|output_l1_2_address0     | out |    9|  ap_memory |       output_l1_2       |     array    |
|output_l1_2_ce0          | out |    1|  ap_memory |       output_l1_2       |     array    |
|output_l1_2_we0          | out |    1|  ap_memory |       output_l1_2       |     array    |
|output_l1_2_d0           | out |   32|  ap_memory |       output_l1_2       |     array    |
|output_l1_2_address1     | out |    9|  ap_memory |       output_l1_2       |     array    |
|output_l1_2_ce1          | out |    1|  ap_memory |       output_l1_2       |     array    |
|output_l1_2_q1           |  in |   32|  ap_memory |       output_l1_2       |     array    |
|output_l1_1_address0     | out |    9|  ap_memory |       output_l1_1       |     array    |
|output_l1_1_ce0          | out |    1|  ap_memory |       output_l1_1       |     array    |
|output_l1_1_we0          | out |    1|  ap_memory |       output_l1_1       |     array    |
|output_l1_1_d0           | out |   32|  ap_memory |       output_l1_1       |     array    |
|output_l1_1_address1     | out |    9|  ap_memory |       output_l1_1       |     array    |
|output_l1_1_ce1          | out |    1|  ap_memory |       output_l1_1       |     array    |
|output_l1_1_q1           |  in |   32|  ap_memory |       output_l1_1       |     array    |
|output_l1_0_address0     | out |    9|  ap_memory |       output_l1_0       |     array    |
|output_l1_0_ce0          | out |    1|  ap_memory |       output_l1_0       |     array    |
|output_l1_0_we0          | out |    1|  ap_memory |       output_l1_0       |     array    |
|output_l1_0_d0           | out |   32|  ap_memory |       output_l1_0       |     array    |
|output_l1_0_address1     | out |    9|  ap_memory |       output_l1_0       |     array    |
|output_l1_0_ce1          | out |    1|  ap_memory |       output_l1_0       |     array    |
|output_l1_0_q1           |  in |   32|  ap_memory |       output_l1_0       |     array    |
+-------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 10 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 10 7 
7 --> 8 
8 --> 9 
9 --> 2 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.80>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%weight_regfile_3_3_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_3_3_read"   --->   Operation 11 'read' 'weight_regfile_3_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%weight_regfile_3_2_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_3_2_read"   --->   Operation 12 'read' 'weight_regfile_3_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%weight_regfile_3_1_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_3_1_read"   --->   Operation 13 'read' 'weight_regfile_3_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weight_regfile_3_0_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_3_0_read"   --->   Operation 14 'read' 'weight_regfile_3_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%weight_regfile_2_3_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_2_3_read"   --->   Operation 15 'read' 'weight_regfile_2_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%weight_regfile_2_2_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_2_2_read"   --->   Operation 16 'read' 'weight_regfile_2_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%weight_regfile_2_1_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_2_1_read"   --->   Operation 17 'read' 'weight_regfile_2_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%weight_regfile_2_0_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_2_0_read"   --->   Operation 18 'read' 'weight_regfile_2_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%weight_regfile_1_3_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_1_3_read"   --->   Operation 19 'read' 'weight_regfile_1_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%weight_regfile_1_2_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_1_2_read"   --->   Operation 20 'read' 'weight_regfile_1_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%weight_regfile_1_1_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_1_1_read"   --->   Operation 21 'read' 'weight_regfile_1_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%weight_regfile_1_0_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_1_0_read"   --->   Operation 22 'read' 'weight_regfile_1_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%weight_regfile_0_3_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_0_3_read"   --->   Operation 23 'read' 'weight_regfile_0_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%weight_regfile_0_2_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_0_2_read"   --->   Operation 24 'read' 'weight_regfile_0_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%weight_regfile_0_1_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_0_1_read"   --->   Operation 25 'read' 'weight_regfile_0_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%weight_regfile_0_0_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_0_0_read"   --->   Operation 26 'read' 'weight_regfile_0_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%output_reg_0_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 27 'alloca' 'output_reg_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%output_reg_0_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 28 'alloca' 'output_reg_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%output_reg_0_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 29 'alloca' 'output_reg_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%output_reg_0_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 30 'alloca' 'output_reg_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%output_reg_1_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 31 'alloca' 'output_reg_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%output_reg_1_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 32 'alloca' 'output_reg_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%output_reg_1_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 33 'alloca' 'output_reg_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%output_reg_1_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 34 'alloca' 'output_reg_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%output_reg_2_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 35 'alloca' 'output_reg_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%output_reg_2_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 36 'alloca' 'output_reg_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%output_reg_2_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 37 'alloca' 'output_reg_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%output_reg_2_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 38 'alloca' 'output_reg_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%output_reg_3_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 39 'alloca' 'output_reg_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%output_reg_3_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 40 'alloca' 'output_reg_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%output_reg_3_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 41 'alloca' 'output_reg_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%output_reg_3_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 42 'alloca' 'output_reg_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %ko_1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %empty, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.45ns)   --->   "%ko_1_read = read i9 @_ssdm_op_Read.ap_fifo.i9P, i9 %ko_1"   --->   Operation 45 'read' 'ko_1_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 46 [1/1] (1.45ns)   --->   "%H_TILE_assign = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %empty"   --->   Operation 46 'read' 'H_TILE_assign' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 47 [1/1] (3.17ns)   --->   "%mul_ln111 = mul i32 %H_TILE_assign, i32 %H_TILE_assign" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:111->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 47 'mul' 'mul_ln111' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln111 = trunc i32 %mul_ln111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:111->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 48 'trunc' 'trunc_ln111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.88ns)   --->   "%input_rows = add i32, i32 %mul_ln111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:111->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 49 'add' 'input_rows' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.46ns)   --->   "%mul24_i_i = mul i9 %ko_1_read, i9 %trunc_ln111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:111->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 50 'mul' 'mul24_i_i' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.85ns)   --->   "%icmp_ln114 = icmp_sgt  i32 %input_rows, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 51 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln114, void %.exit, void %.lr.ph.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 52 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%empty_31 = alloca i32"   --->   Operation 53 'alloca' 'empty_31' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%empty_32 = alloca i32"   --->   Operation 54 'alloca' 'empty_32' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%empty_33 = alloca i32"   --->   Operation 55 'alloca' 'empty_33' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%empty_34 = alloca i32"   --->   Operation 56 'alloca' 'empty_34' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%empty_35 = alloca i32"   --->   Operation 57 'alloca' 'empty_35' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%empty_36 = alloca i32"   --->   Operation 58 'alloca' 'empty_36' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%empty_37 = alloca i32"   --->   Operation 59 'alloca' 'empty_37' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%empty_38 = alloca i32"   --->   Operation 60 'alloca' 'empty_38' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%empty_39 = alloca i32"   --->   Operation 61 'alloca' 'empty_39' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%empty_40 = alloca i32"   --->   Operation 62 'alloca' 'empty_40' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%empty_41 = alloca i32"   --->   Operation 63 'alloca' 'empty_41' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%empty_42 = alloca i32"   --->   Operation 64 'alloca' 'empty_42' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%weight_regfile_3_3_load_cast_i_i = sext i8 %weight_regfile_3_3_read_1"   --->   Operation 65 'sext' 'weight_regfile_3_3_load_cast_i_i' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%weight_regfile_3_2_load_cast_i_i = sext i8 %weight_regfile_3_2_read_1"   --->   Operation 66 'sext' 'weight_regfile_3_2_load_cast_i_i' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%weight_regfile_3_1_load_cast_i_i = sext i8 %weight_regfile_3_1_read_1"   --->   Operation 67 'sext' 'weight_regfile_3_1_load_cast_i_i' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%weight_regfile_3_0_load_cast_i_i = sext i8 %weight_regfile_3_0_read_1"   --->   Operation 68 'sext' 'weight_regfile_3_0_load_cast_i_i' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%weight_regfile_2_3_load_cast_i_i = sext i8 %weight_regfile_2_3_read_1"   --->   Operation 69 'sext' 'weight_regfile_2_3_load_cast_i_i' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%weight_regfile_2_2_load_cast_i_i = sext i8 %weight_regfile_2_2_read_1"   --->   Operation 70 'sext' 'weight_regfile_2_2_load_cast_i_i' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%weight_regfile_2_1_load_cast_i_i = sext i8 %weight_regfile_2_1_read_1"   --->   Operation 71 'sext' 'weight_regfile_2_1_load_cast_i_i' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%weight_regfile_2_0_load_cast_i_i = sext i8 %weight_regfile_2_0_read_1"   --->   Operation 72 'sext' 'weight_regfile_2_0_load_cast_i_i' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%weight_regfile_1_3_load_cast_i_i = sext i8 %weight_regfile_1_3_read_1"   --->   Operation 73 'sext' 'weight_regfile_1_3_load_cast_i_i' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%weight_regfile_1_2_load_cast_i_i = sext i8 %weight_regfile_1_2_read_1"   --->   Operation 74 'sext' 'weight_regfile_1_2_load_cast_i_i' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%weight_regfile_1_1_load_cast_i_i = sext i8 %weight_regfile_1_1_read_1"   --->   Operation 75 'sext' 'weight_regfile_1_1_load_cast_i_i' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%weight_regfile_1_0_load_cast_i_i = sext i8 %weight_regfile_1_0_read_1"   --->   Operation 76 'sext' 'weight_regfile_1_0_load_cast_i_i' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%weight_regfile_0_3_load_cast_i_i = sext i8 %weight_regfile_0_3_read_1"   --->   Operation 77 'sext' 'weight_regfile_0_3_load_cast_i_i' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%weight_regfile_0_2_load_cast_i_i = sext i8 %weight_regfile_0_2_read_1"   --->   Operation 78 'sext' 'weight_regfile_0_2_load_cast_i_i' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%weight_regfile_0_1_load_cast_i_i = sext i8 %weight_regfile_0_1_read_1"   --->   Operation 79 'sext' 'weight_regfile_0_1_load_cast_i_i' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%weight_regfile_0_0_load_cast_i_i = sext i8 %weight_regfile_0_0_read_1"   --->   Operation 80 'sext' 'weight_regfile_0_0_load_cast_i_i' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln114 = trunc i32 %input_rows" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 81 'trunc' 'trunc_ln114' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.71ns)   --->   "%add_ln139_4 = add i9, i9 %mul24_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 82 'add' 'add_ln139_4' <Predicate = (icmp_ln114)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.71ns)   --->   "%add_ln177_3 = add i9, i9 %mul24_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 83 'add' 'add_ln177_3' <Predicate = (icmp_ln114)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.71ns)   --->   "%add_ln177_4 = add i9, i9 %mul24_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 84 'add' 'add_ln177_4' <Predicate = (icmp_ln114)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.71ns)   --->   "%add_ln177_5 = add i9, i9 %mul24_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 85 'add' 'add_ln177_5' <Predicate = (icmp_ln114)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.60ns)   --->   "%br_ln114 = br void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 86 'br' 'br_ln114' <Predicate = (icmp_ln114)> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.85>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%i = phi i31 %add_ln114, void %.split4._crit_edge.3.i.i, i31, void %.lr.ph.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:126->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 87 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.84ns)   --->   "%icmp_ln114_1 = icmp_eq  i31 %i, i31 %trunc_ln114" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 88 'icmp' 'icmp_ln114_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.87ns)   --->   "%add_ln114 = add i31 %i, i31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 89 'add' 'add_ln114' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln114_1, void %.split6.i.i_ifconv, void %._crit_edge.loopexit.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 90 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i31 %i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 91 'zext' 'zext_ln114' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln129 = trunc i31 %i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 92 'trunc' 'trunc_ln129' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i31 %i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 93 'zext' 'zext_ln129' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%data_l1buf_0_addr = getelementptr i8 %data_l1buf_0, i64, i64 %zext_ln129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 94 'getelementptr' 'data_l1buf_0_addr' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_2 : Operation 95 [2/2] (1.15ns)   --->   "%data_l1buf_0_load = load i9 %data_l1buf_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 95 'load' 'data_l1buf_0_load' <Predicate = (!icmp_ln114_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_2 : Operation 96 [1/1] (0.84ns)   --->   "%icmp_ln128 = icmp_ne  i31 %i, i31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 96 'icmp' 'icmp_ln128' <Predicate = (!icmp_ln114_1)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.87ns)   --->   "%add_ln126_1 = add i32, i32 %zext_ln114" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:126->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 97 'add' 'add_ln126_1' <Predicate = (!icmp_ln114_1)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln126_1, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 98 'bitselect' 'tmp' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.87ns)   --->   "%add_ln126_3 = add i32, i32 %zext_ln114" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:126->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 99 'add' 'add_ln126_3' <Predicate = (!icmp_ln114_1)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln126_3, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 100 'bitselect' 'tmp_1' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.12ns)   --->   "%xor_ln128 = xor i1 %tmp_1, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 101 'xor' 'xor_ln128' <Predicate = (!icmp_ln114_1)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.87ns)   --->   "%add_ln172 = add i32, i32 %zext_ln114" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:172->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 102 'add' 'add_ln172' <Predicate = (!icmp_ln114_1)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node and_ln173)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln172, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:172->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 103 'bitselect' 'tmp_2' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node and_ln173)   --->   "%xor_ln172 = xor i1 %tmp_2, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:172->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 104 'xor' 'xor_ln172' <Predicate = (!icmp_ln114_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.85ns)   --->   "%icmp_ln173 = icmp_ult  i32 %add_ln172, i32 %mul_ln111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:173->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 105 'icmp' 'icmp_ln173' <Predicate = (!icmp_ln114_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln173 = and i1 %icmp_ln173, i1 %xor_ln172" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:173->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 106 'and' 'and_ln173' <Predicate = (!icmp_ln114_1)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln173 = br i1 %and_ln173, void %.split4.1.i.i, void %bb.0.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:173->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 107 'br' 'br_ln173' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.87ns)   --->   "%add_ln172_1 = add i32 %zext_ln114, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:172->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 108 'add' 'add_ln172_1' <Predicate = (!icmp_ln114_1)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln173_1)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln172_1, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:172->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 109 'bitselect' 'tmp_3' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node and_ln173_1)   --->   "%xor_ln172_1 = xor i1 %tmp_3, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:172->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 110 'xor' 'xor_ln172_1' <Predicate = (!icmp_ln114_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.85ns)   --->   "%icmp_ln173_1 = icmp_ult  i32 %add_ln172_1, i32 %mul_ln111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:173->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 111 'icmp' 'icmp_ln173_1' <Predicate = (!icmp_ln114_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln173_1 = and i1 %icmp_ln173_1, i1 %xor_ln172_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:173->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 112 'and' 'and_ln173_1' <Predicate = (!icmp_ln114_1)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln173 = br i1 %and_ln173_1, void %.split4.2.i.i, void %bb.1.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:173->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 113 'br' 'br_ln173' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.87ns)   --->   "%add_ln172_2 = add i32 %zext_ln114, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:172->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 114 'add' 'add_ln172_2' <Predicate = (!icmp_ln114_1)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node and_ln173_2)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln172_2, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:172->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 115 'bitselect' 'tmp_4' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node and_ln173_2)   --->   "%xor_ln172_2 = xor i1 %tmp_4, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:172->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 116 'xor' 'xor_ln172_2' <Predicate = (!icmp_ln114_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.85ns)   --->   "%icmp_ln173_2 = icmp_ult  i32 %add_ln172_2, i32 %mul_ln111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:173->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 117 'icmp' 'icmp_ln173_2' <Predicate = (!icmp_ln114_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln173_2 = and i1 %icmp_ln173_2, i1 %xor_ln172_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:173->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 118 'and' 'and_ln173_2' <Predicate = (!icmp_ln114_1)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln173 = br i1 %and_ln173_2, void %.split4.3.i.i, void %bb.2.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:173->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 119 'br' 'br_ln173' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.85ns)   --->   "%icmp_ln173_3 = icmp_ult  i32 %add_ln126_3, i32 %mul_ln111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:173->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 120 'icmp' 'icmp_ln173_3' <Predicate = (!icmp_ln114_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.12ns)   --->   "%and_ln173_3 = and i1 %icmp_ln173_3, i1 %xor_ln128" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:173->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 121 'and' 'and_ln173_3' <Predicate = (!icmp_ln114_1)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln173 = br i1 %and_ln173_3, void %.split4._crit_edge.3.i.i, void %bb.3.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:173->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 122 'br' 'br_ln173' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%p_load109 = load i8 %empty_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 123 'load' 'p_load109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%p_load105 = load i8 %empty_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 124 'load' 'p_load105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%p_load98 = load i8 %empty_42"   --->   Operation 125 'load' 'p_load98' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%store_ln114 = store i8 %p_load98, i8 %empty_38, i8 %p_load105" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 126 'store' 'store_ln114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%store_ln114 = store i8 %p_load105, i8 %empty_34, i8 %p_load109" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 127 'store' 'store_ln114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%p_load = load i8 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 128 'load' 'p_load' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_3 : Operation 129 [1/2] (1.15ns)   --->   "%data_l1buf_0_load = load i9 %data_l1buf_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 129 'load' 'data_l1buf_0_load' <Predicate = (!icmp_ln114_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 130 [1/1] (0.71ns)   --->   "%add_ln126 = add i9, i9 %trunc_ln129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:126->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 130 'add' 'add_ln126' <Predicate = (!icmp_ln114_1)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln129_1 = zext i9 %add_ln126" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 131 'zext' 'zext_ln129_1' <Predicate = (!icmp_ln114_1 & icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%data_l1buf_1_addr = getelementptr i8 %data_l1buf_1, i64, i64 %zext_ln129_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 132 'getelementptr' 'data_l1buf_1_addr' <Predicate = (!icmp_ln114_1 & icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 133 [2/2] (1.15ns)   --->   "%data_l1buf_1_load = load i9 %data_l1buf_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 133 'load' 'data_l1buf_1_load' <Predicate = (!icmp_ln114_1 & icmp_ln128)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%store_ln173 = store i8 %data_l1buf_0_load, i8 %empty_42, i8 %p_load, i8 %p_load98" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:173->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 134 'store' 'store_ln173' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln165_6 = sext i8 %p_load109" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 135 'sext' 'sext_ln165_6' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln165_9 = sext i8 %p_load105" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 136 'sext' 'sext_ln165_9' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln165_12 = sext i8 %p_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 137 'sext' 'sext_ln165_12' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln166_4 = sext i8 %data_l1buf_0_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 138 'sext' 'sext_ln166_4' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_3 : Operation 139 [3/3] (0.99ns) (grouped into DSP with root node add_ln165_2)   --->   "%mul_ln166_6 = mul i16 %sext_ln165_6, i16 %weight_regfile_3_0_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 139 'mul' 'mul_ln166_6' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 140 [3/3] (0.99ns) (grouped into DSP with root node add_ln165_5)   --->   "%mul_ln166_9 = mul i16 %sext_ln165_9, i16 %weight_regfile_2_0_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 140 'mul' 'mul_ln166_9' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 141 [3/3] (0.99ns) (grouped into DSP with root node add_ln165_8)   --->   "%mul_ln166_12 = mul i16 %sext_ln165_12, i16 %weight_regfile_1_0_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 141 'mul' 'mul_ln166_12' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 142 [3/3] (0.99ns) (grouped into DSP with root node add_ln165_11)   --->   "%mul_ln166_15 = mul i16 %sext_ln166_4, i16 %weight_regfile_0_0_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 142 'mul' 'mul_ln166_15' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.58>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%p_load110 = load i8 %empty_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 143 'load' 'p_load110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%p_load106 = load i8 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 144 'load' 'p_load106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%p_load100 = load i8 %empty_41"   --->   Operation 145 'load' 'p_load100' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%store_ln114 = store i8 %p_load100, i8 %empty_37, i8 %p_load106" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 146 'store' 'store_ln114' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%store_ln114 = store i8 %p_load106, i8 %empty_33, i8 %p_load110" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 147 'store' 'store_ln114' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%p_load99 = load i8 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 148 'load' 'p_load99' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_4 : Operation 149 [1/2] (1.15ns)   --->   "%data_l1buf_1_load = load i9 %data_l1buf_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 149 'load' 'data_l1buf_1_load' <Predicate = (!icmp_ln114_1 & icmp_ln128)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 150 [1/1] (0.30ns)   --->   "%select_ln128 = select i1 %icmp_ln128, i8 %data_l1buf_1_load, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 150 'select' 'select_ln128' <Predicate = (!icmp_ln114_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (0.71ns)   --->   "%add_ln126_2 = add i9, i9 %trunc_ln129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:126->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 151 'add' 'add_ln126_2' <Predicate = (!icmp_ln114_1)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln129_2 = zext i9 %add_ln126_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 152 'zext' 'zext_ln129_2' <Predicate = (!icmp_ln114_1 & !tmp)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%data_l1buf_2_addr = getelementptr i8 %data_l1buf_2, i64, i64 %zext_ln129_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 153 'getelementptr' 'data_l1buf_2_addr' <Predicate = (!icmp_ln114_1 & !tmp)> <Delay = 0.00>
ST_4 : Operation 154 [2/2] (1.15ns)   --->   "%data_l1buf_2_load = load i9 %data_l1buf_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 154 'load' 'data_l1buf_2_load' <Predicate = (!icmp_ln114_1 & !tmp)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 155 [1/1] (0.71ns)   --->   "%add_ln139 = add i9 %add_ln139_4, i9 %trunc_ln129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 155 'add' 'add_ln139' <Predicate = (!icmp_ln114_1)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i9 %add_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 156 'zext' 'zext_ln139' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%output_l1_3_addr = getelementptr i32 %output_l1_3, i64, i64 %zext_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 157 'getelementptr' 'output_l1_3_addr' <Predicate = (!icmp_ln114_1 & !tmp_1)> <Delay = 0.00>
ST_4 : Operation 158 [2/2] (1.15ns)   --->   "%output_l1_3_load = load i9 %output_l1_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 158 'load' 'output_l1_3_load' <Predicate = (!icmp_ln114_1 & !tmp_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 159 [1/1] (0.71ns)   --->   "%add_ln139_1 = add i9 %add_ln126_2, i9 %mul24_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 159 'add' 'add_ln139_1' <Predicate = (!icmp_ln114_1 & !tmp)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln139_1 = zext i9 %add_ln139_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 160 'zext' 'zext_ln139_1' <Predicate = (!icmp_ln114_1 & !tmp)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%output_l1_2_addr = getelementptr i32 %output_l1_2, i64, i64 %zext_ln139_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 161 'getelementptr' 'output_l1_2_addr' <Predicate = (!icmp_ln114_1 & !tmp)> <Delay = 0.00>
ST_4 : Operation 162 [2/2] (1.15ns)   --->   "%output_l1_2_load = load i9 %output_l1_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 162 'load' 'output_l1_2_load' <Predicate = (!icmp_ln114_1 & !tmp)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 163 [1/1] (0.71ns)   --->   "%add_ln139_2 = add i9 %add_ln126, i9 %mul24_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 163 'add' 'add_ln139_2' <Predicate = (!icmp_ln114_1 & icmp_ln128)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln139_2 = zext i9 %add_ln139_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 164 'zext' 'zext_ln139_2' <Predicate = (!icmp_ln114_1 & icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%output_l1_1_addr = getelementptr i32 %output_l1_1, i64, i64 %zext_ln139_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 165 'getelementptr' 'output_l1_1_addr' <Predicate = (!icmp_ln114_1 & icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 166 [2/2] (1.15ns)   --->   "%output_l1_1_load = load i9 %output_l1_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 166 'load' 'output_l1_1_load' <Predicate = (!icmp_ln114_1 & icmp_ln128)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 167 [1/1] (0.71ns)   --->   "%add_ln139_3 = add i9 %mul24_i_i, i9 %trunc_ln129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 167 'add' 'add_ln139_3' <Predicate = (!icmp_ln114_1)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln139_3 = zext i9 %add_ln139_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 168 'zext' 'zext_ln139_3' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%output_l1_0_addr = getelementptr i32 %output_l1_0, i64, i64 %zext_ln139_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 169 'getelementptr' 'output_l1_0_addr' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_4 : Operation 170 [2/2] (1.15ns)   --->   "%psum_15 = load i9 %output_l1_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 170 'load' 'psum_15' <Predicate = (!icmp_ln114_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%store_ln173 = store i8 %select_ln128, i8 %empty_41, i8 %p_load99, i8 %p_load100" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:173->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 171 'store' 'store_ln173' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln165_5 = sext i8 %p_load110" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 172 'sext' 'sext_ln165_5' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln165_8 = sext i8 %p_load106" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 173 'sext' 'sext_ln165_8' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln165_11 = sext i8 %p_load99" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 174 'sext' 'sext_ln165_11' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln165_14 = sext i8 %select_ln128" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 175 'sext' 'sext_ln165_14' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_4 : Operation 176 [3/3] (0.99ns) (grouped into DSP with root node add_ln165_1)   --->   "%mul_ln166_5 = mul i16 %sext_ln165_5, i16 %weight_regfile_3_1_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 176 'mul' 'mul_ln166_5' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 177 [2/3] (0.99ns) (grouped into DSP with root node add_ln165_2)   --->   "%mul_ln166_6 = mul i16 %sext_ln165_6, i16 %weight_regfile_3_0_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 177 'mul' 'mul_ln166_6' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 178 [3/3] (0.99ns) (grouped into DSP with root node add_ln165_4)   --->   "%mul_ln166_8 = mul i16 %sext_ln165_8, i16 %weight_regfile_2_1_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 178 'mul' 'mul_ln166_8' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 179 [2/3] (0.99ns) (grouped into DSP with root node add_ln165_5)   --->   "%mul_ln166_9 = mul i16 %sext_ln165_9, i16 %weight_regfile_2_0_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 179 'mul' 'mul_ln166_9' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 180 [3/3] (0.99ns) (grouped into DSP with root node add_ln165_7)   --->   "%mul_ln166_11 = mul i16 %sext_ln165_11, i16 %weight_regfile_1_1_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 180 'mul' 'mul_ln166_11' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 181 [2/3] (0.99ns) (grouped into DSP with root node add_ln165_8)   --->   "%mul_ln166_12 = mul i16 %sext_ln165_12, i16 %weight_regfile_1_0_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 181 'mul' 'mul_ln166_12' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 182 [3/3] (0.99ns) (grouped into DSP with root node add_ln165_10)   --->   "%mul_ln166_14 = mul i16 %sext_ln165_14, i16 %weight_regfile_0_1_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 182 'mul' 'mul_ln166_14' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 183 [2/3] (0.99ns) (grouped into DSP with root node add_ln165_11)   --->   "%mul_ln166_15 = mul i16 %sext_ln166_4, i16 %weight_regfile_0_0_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 183 'mul' 'mul_ln166_15' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.45>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%p_load111 = load i8 %empty_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 184 'load' 'p_load111' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%p_load107 = load i8 %empty_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 185 'load' 'p_load107' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%p_load102 = load i8 %empty_40"   --->   Operation 186 'load' 'p_load102' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%store_ln114 = store i8 %p_load102, i8 %empty_36, i8 %p_load107" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 187 'store' 'store_ln114' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%store_ln114 = store i8 %p_load107, i8 %empty_32, i8 %p_load111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 188 'store' 'store_ln114' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%p_load101 = load i8 %empty_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 189 'load' 'p_load101' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_5 : Operation 190 [1/2] (1.15ns)   --->   "%data_l1buf_2_load = load i9 %data_l1buf_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 190 'load' 'data_l1buf_2_load' <Predicate = (!icmp_ln114_1 & !tmp)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 191 [1/1] (0.30ns)   --->   "%select_ln128_1 = select i1 %tmp, i8, i8 %data_l1buf_2_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 191 'select' 'select_ln128_1' <Predicate = (!icmp_ln114_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln129_3 = zext i32 %add_ln126_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 192 'zext' 'zext_ln129_3' <Predicate = (!icmp_ln114_1 & !tmp_1)> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%data_l1buf_3_addr = getelementptr i8 %data_l1buf_3, i64, i64 %zext_ln129_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 193 'getelementptr' 'data_l1buf_3_addr' <Predicate = (!icmp_ln114_1 & !tmp_1)> <Delay = 0.00>
ST_5 : Operation 194 [2/2] (1.15ns)   --->   "%data_l1buf_3_load = load i9 %data_l1buf_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 194 'load' 'data_l1buf_3_load' <Predicate = (!icmp_ln114_1 & !tmp_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 195 [1/2] (1.15ns)   --->   "%output_l1_3_load = load i9 %output_l1_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 195 'load' 'output_l1_3_load' <Predicate = (!icmp_ln114_1 & !tmp_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 196 [1/1] (0.22ns)   --->   "%psum_3 = select i1 %tmp_1, i32, i32 %output_l1_3_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 196 'select' 'psum_3' <Predicate = (!icmp_ln114_1)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 197 [1/2] (1.15ns)   --->   "%output_l1_2_load = load i9 %output_l1_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 197 'load' 'output_l1_2_load' <Predicate = (!icmp_ln114_1 & !tmp)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 198 [1/1] (0.22ns)   --->   "%psum_7 = select i1 %tmp, i32, i32 %output_l1_2_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 198 'select' 'psum_7' <Predicate = (!icmp_ln114_1)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 199 [1/2] (1.15ns)   --->   "%output_l1_1_load = load i9 %output_l1_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 199 'load' 'output_l1_1_load' <Predicate = (!icmp_ln114_1 & icmp_ln128)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 200 [1/1] (0.22ns)   --->   "%psum_11 = select i1 %icmp_ln128, i32 %output_l1_1_load, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 200 'select' 'psum_11' <Predicate = (!icmp_ln114_1)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 201 [1/2] (1.15ns)   --->   "%psum_15 = load i9 %output_l1_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 201 'load' 'psum_15' <Predicate = (!icmp_ln114_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "%store_ln173 = store i8 %select_ln128_1, i8 %empty_40, i8 %p_load101, i8 %p_load102" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:173->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 202 'store' 'store_ln173' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln165_4 = sext i8 %p_load111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 203 'sext' 'sext_ln165_4' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln165_7 = sext i8 %p_load107" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 204 'sext' 'sext_ln165_7' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln165_10 = sext i8 %p_load101" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 205 'sext' 'sext_ln165_10' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln165_13 = sext i8 %select_ln128_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 206 'sext' 'sext_ln165_13' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_5 : Operation 207 [3/3] (0.99ns) (grouped into DSP with root node add_ln165)   --->   "%mul_ln166_4 = mul i16 %sext_ln165_4, i16 %weight_regfile_3_2_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 207 'mul' 'mul_ln166_4' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 208 [2/3] (0.99ns) (grouped into DSP with root node add_ln165_1)   --->   "%mul_ln166_5 = mul i16 %sext_ln165_5, i16 %weight_regfile_3_1_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 208 'mul' 'mul_ln166_5' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 209 [1/3] (0.00ns) (grouped into DSP with root node add_ln165_2)   --->   "%mul_ln166_6 = mul i16 %sext_ln165_6, i16 %weight_regfile_3_0_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 209 'mul' 'mul_ln166_6' <Predicate = (!icmp_ln114_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 210 [1/1] (0.00ns) (grouped into DSP with root node add_ln165_2)   --->   "%sext_ln166_7 = sext i16 %mul_ln166_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 210 'sext' 'sext_ln166_7' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_5 : Operation 211 [3/3] (0.99ns) (grouped into DSP with root node add_ln165_3)   --->   "%mul_ln166_7 = mul i16 %sext_ln165_7, i16 %weight_regfile_2_2_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 211 'mul' 'mul_ln166_7' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 212 [2/3] (0.99ns) (grouped into DSP with root node add_ln165_4)   --->   "%mul_ln166_8 = mul i16 %sext_ln165_8, i16 %weight_regfile_2_1_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 212 'mul' 'mul_ln166_8' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 213 [1/3] (0.00ns) (grouped into DSP with root node add_ln165_5)   --->   "%mul_ln166_9 = mul i16 %sext_ln165_9, i16 %weight_regfile_2_0_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 213 'mul' 'mul_ln166_9' <Predicate = (!icmp_ln114_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 214 [1/1] (0.00ns) (grouped into DSP with root node add_ln165_5)   --->   "%sext_ln166_10 = sext i16 %mul_ln166_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 214 'sext' 'sext_ln166_10' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_5 : Operation 215 [3/3] (0.99ns) (grouped into DSP with root node add_ln165_6)   --->   "%mul_ln166_10 = mul i16 %sext_ln165_10, i16 %weight_regfile_1_2_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 215 'mul' 'mul_ln166_10' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 216 [2/3] (0.99ns) (grouped into DSP with root node add_ln165_7)   --->   "%mul_ln166_11 = mul i16 %sext_ln165_11, i16 %weight_regfile_1_1_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 216 'mul' 'mul_ln166_11' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 217 [1/3] (0.00ns) (grouped into DSP with root node add_ln165_8)   --->   "%mul_ln166_12 = mul i16 %sext_ln165_12, i16 %weight_regfile_1_0_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 217 'mul' 'mul_ln166_12' <Predicate = (!icmp_ln114_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 218 [1/1] (0.00ns) (grouped into DSP with root node add_ln165_8)   --->   "%sext_ln166_13 = sext i16 %mul_ln166_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 218 'sext' 'sext_ln166_13' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_5 : Operation 219 [3/3] (0.99ns) (grouped into DSP with root node add_ln165_9)   --->   "%mul_ln166_13 = mul i16 %sext_ln165_13, i16 %weight_regfile_0_2_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 219 'mul' 'mul_ln166_13' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 220 [2/3] (0.99ns) (grouped into DSP with root node add_ln165_10)   --->   "%mul_ln166_14 = mul i16 %sext_ln165_14, i16 %weight_regfile_0_1_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 220 'mul' 'mul_ln166_14' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 221 [1/3] (0.00ns) (grouped into DSP with root node add_ln165_11)   --->   "%mul_ln166_15 = mul i16 %sext_ln166_4, i16 %weight_regfile_0_0_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 221 'mul' 'mul_ln166_15' <Predicate = (!icmp_ln114_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 222 [1/1] (0.00ns) (grouped into DSP with root node add_ln165_11)   --->   "%sext_ln165_15 = sext i16 %mul_ln166_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 222 'sext' 'sext_ln165_15' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_5 : Operation 223 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln165_2 = add i32 %psum_3, i32 %sext_ln166_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 223 'add' 'add_ln165_2' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 224 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln165_5 = add i32 %psum_7, i32 %sext_ln166_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 224 'add' 'add_ln165_5' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 225 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln165_8 = add i32 %psum_11, i32 %sext_ln166_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 225 'add' 'add_ln165_8' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 226 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln165_11 = add i32 %psum_15, i32 %sext_ln165_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 226 'add' 'add_ln165_11' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.45>
ST_6 : Operation 227 [1/1] (0.00ns)   --->   "%psum_14 = phi i32 %add_ln165_11, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 227 'phi' 'psum_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "%psum_13 = phi i32 %add_ln165_10, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 228 'phi' 'psum_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "%psum_12 = phi i32 %add_ln165_9, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 229 'phi' 'psum_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%psum_10 = phi i32 %add_ln165_8, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 230 'phi' 'psum_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "%psum_9 = phi i32 %add_ln165_7, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 231 'phi' 'psum_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 232 [1/1] (0.00ns)   --->   "%psum_8 = phi i32 %add_ln165_6, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 232 'phi' 'psum_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "%psum_6 = phi i32 %add_ln165_5, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 233 'phi' 'psum_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "%psum_5 = phi i32 %add_ln165_4, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 234 'phi' 'psum_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "%psum_4 = phi i32 %add_ln165_3, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 235 'phi' 'psum_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 236 [1/1] (0.00ns)   --->   "%psum_2 = phi i32 %add_ln165_2, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 236 'phi' 'psum_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 237 [1/1] (0.00ns)   --->   "%psum_1 = phi i32 %add_ln165_1, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 237 'phi' 'psum_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 238 [1/1] (0.00ns)   --->   "%psum = phi i32 %add_ln165, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 238 'phi' 'psum' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 239 [1/1] (0.00ns)   --->   "%p_load112 = load i8 %empty_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 239 'load' 'p_load112' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 240 [1/1] (0.00ns)   --->   "%p_load108 = load i8 %empty_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 240 'load' 'p_load108' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "%p_load104 = load i8 %empty_39"   --->   Operation 241 'load' 'p_load104' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 242 [1/1] (0.00ns)   --->   "%store_ln114 = store i8 %p_load104, i8 %empty_35, i8 %p_load108" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 242 'store' 'store_ln114' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 243 [1/1] (0.00ns)   --->   "%store_ln114 = store i8 %p_load108, i8 %empty_31, i8 %p_load112" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 243 'store' 'store_ln114' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 244 [1/1] (0.00ns)   --->   "%p_load103 = load i8 %empty_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 244 'load' 'p_load103' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_6 : Operation 245 [1/2] (1.15ns)   --->   "%data_l1buf_3_load = load i9 %data_l1buf_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 245 'load' 'data_l1buf_3_load' <Predicate = (!icmp_ln114_1 & !tmp_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 246 [1/1] (0.30ns)   --->   "%select_ln128_2 = select i1 %tmp_1, i8, i8 %data_l1buf_3_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 246 'select' 'select_ln128_2' <Predicate = (!icmp_ln114_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln166 = sext i8 %p_load112" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 247 'sext' 'sext_ln166' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_6 : Operation 248 [3/3] (0.99ns) (grouped into DSP with root node output_reg_3_3_1)   --->   "%mul_ln166 = mul i16 %sext_ln166, i16 %weight_regfile_3_3_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 248 'mul' 'mul_ln166' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln166_1 = sext i8 %p_load108" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 249 'sext' 'sext_ln166_1' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_6 : Operation 250 [3/3] (0.99ns) (grouped into DSP with root node output_reg_2_3_1)   --->   "%mul_ln166_1 = mul i16 %sext_ln166_1, i16 %weight_regfile_2_3_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 250 'mul' 'mul_ln166_1' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln166_2 = sext i8 %p_load103" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 251 'sext' 'sext_ln166_2' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_6 : Operation 252 [3/3] (0.99ns) (grouped into DSP with root node output_reg_1_3_1)   --->   "%mul_ln166_2 = mul i16 %sext_ln166_2, i16 %weight_regfile_1_3_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 252 'mul' 'mul_ln166_2' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln166_3 = sext i8 %select_ln128_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 253 'sext' 'sext_ln166_3' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_6 : Operation 254 [3/3] (0.99ns) (grouped into DSP with root node output_reg_0_3_1)   --->   "%mul_ln166_3 = mul i16 %sext_ln166_3, i16 %weight_regfile_0_3_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 254 'mul' 'mul_ln166_3' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 255 [1/1] (0.00ns)   --->   "%store_ln173 = store i8 %select_ln128_2, i8 %empty_39, i8 %p_load103, i8 %p_load104" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:173->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 255 'store' 'store_ln173' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_6 : Operation 256 [2/3] (0.99ns) (grouped into DSP with root node add_ln165)   --->   "%mul_ln166_4 = mul i16 %sext_ln165_4, i16 %weight_regfile_3_2_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 256 'mul' 'mul_ln166_4' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 257 [1/3] (0.00ns) (grouped into DSP with root node add_ln165_1)   --->   "%mul_ln166_5 = mul i16 %sext_ln165_5, i16 %weight_regfile_3_1_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 257 'mul' 'mul_ln166_5' <Predicate = (!icmp_ln114_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 258 [1/1] (0.00ns) (grouped into DSP with root node add_ln165_1)   --->   "%sext_ln166_6 = sext i16 %mul_ln166_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 258 'sext' 'sext_ln166_6' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_6 : Operation 259 [2/3] (0.99ns) (grouped into DSP with root node add_ln165_3)   --->   "%mul_ln166_7 = mul i16 %sext_ln165_7, i16 %weight_regfile_2_2_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 259 'mul' 'mul_ln166_7' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 260 [1/3] (0.00ns) (grouped into DSP with root node add_ln165_4)   --->   "%mul_ln166_8 = mul i16 %sext_ln165_8, i16 %weight_regfile_2_1_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 260 'mul' 'mul_ln166_8' <Predicate = (!icmp_ln114_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 261 [1/1] (0.00ns) (grouped into DSP with root node add_ln165_4)   --->   "%sext_ln166_9 = sext i16 %mul_ln166_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 261 'sext' 'sext_ln166_9' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_6 : Operation 262 [2/3] (0.99ns) (grouped into DSP with root node add_ln165_6)   --->   "%mul_ln166_10 = mul i16 %sext_ln165_10, i16 %weight_regfile_1_2_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 262 'mul' 'mul_ln166_10' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 263 [1/3] (0.00ns) (grouped into DSP with root node add_ln165_7)   --->   "%mul_ln166_11 = mul i16 %sext_ln165_11, i16 %weight_regfile_1_1_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 263 'mul' 'mul_ln166_11' <Predicate = (!icmp_ln114_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 264 [1/1] (0.00ns) (grouped into DSP with root node add_ln165_7)   --->   "%sext_ln166_12 = sext i16 %mul_ln166_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 264 'sext' 'sext_ln166_12' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_6 : Operation 265 [2/3] (0.99ns) (grouped into DSP with root node add_ln165_9)   --->   "%mul_ln166_13 = mul i16 %sext_ln165_13, i16 %weight_regfile_0_2_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 265 'mul' 'mul_ln166_13' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 266 [1/3] (0.00ns) (grouped into DSP with root node add_ln165_10)   --->   "%mul_ln166_14 = mul i16 %sext_ln165_14, i16 %weight_regfile_0_1_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 266 'mul' 'mul_ln166_14' <Predicate = (!icmp_ln114_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 267 [1/1] (0.00ns) (grouped into DSP with root node add_ln165_10)   --->   "%sext_ln166_15 = sext i16 %mul_ln166_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 267 'sext' 'sext_ln166_15' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_6 : Operation 268 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln165_1 = add i32 %psum_2, i32 %sext_ln166_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 268 'add' 'add_ln165_1' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 269 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln165_2 = add i32 %psum_3, i32 %sext_ln166_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 269 'add' 'add_ln165_2' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 270 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln165_4 = add i32 %psum_6, i32 %sext_ln166_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 270 'add' 'add_ln165_4' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 271 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln165_5 = add i32 %psum_7, i32 %sext_ln166_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 271 'add' 'add_ln165_5' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 272 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln165_7 = add i32 %psum_10, i32 %sext_ln166_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 272 'add' 'add_ln165_7' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 273 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln165_8 = add i32 %psum_11, i32 %sext_ln166_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 273 'add' 'add_ln165_8' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 274 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln165_10 = add i32 %psum_14, i32 %sext_ln166_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 274 'add' 'add_ln165_10' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 275 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln165_11 = add i32 %psum_15, i32 %sext_ln165_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 275 'add' 'add_ln165_11' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 0.99>
ST_7 : Operation 276 [2/3] (0.99ns) (grouped into DSP with root node output_reg_3_3_1)   --->   "%mul_ln166 = mul i16 %sext_ln166, i16 %weight_regfile_3_3_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 276 'mul' 'mul_ln166' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 277 [2/3] (0.99ns) (grouped into DSP with root node output_reg_2_3_1)   --->   "%mul_ln166_1 = mul i16 %sext_ln166_1, i16 %weight_regfile_2_3_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 277 'mul' 'mul_ln166_1' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 278 [2/3] (0.99ns) (grouped into DSP with root node output_reg_1_3_1)   --->   "%mul_ln166_2 = mul i16 %sext_ln166_2, i16 %weight_regfile_1_3_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 278 'mul' 'mul_ln166_2' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 279 [2/3] (0.99ns) (grouped into DSP with root node output_reg_0_3_1)   --->   "%mul_ln166_3 = mul i16 %sext_ln166_3, i16 %weight_regfile_0_3_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 279 'mul' 'mul_ln166_3' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 280 [1/3] (0.00ns) (grouped into DSP with root node add_ln165)   --->   "%mul_ln166_4 = mul i16 %sext_ln165_4, i16 %weight_regfile_3_2_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 280 'mul' 'mul_ln166_4' <Predicate = (!icmp_ln114_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 281 [1/1] (0.00ns) (grouped into DSP with root node add_ln165)   --->   "%sext_ln166_5 = sext i16 %mul_ln166_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 281 'sext' 'sext_ln166_5' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_7 : Operation 282 [1/3] (0.00ns) (grouped into DSP with root node add_ln165_3)   --->   "%mul_ln166_7 = mul i16 %sext_ln165_7, i16 %weight_regfile_2_2_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 282 'mul' 'mul_ln166_7' <Predicate = (!icmp_ln114_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 283 [1/1] (0.00ns) (grouped into DSP with root node add_ln165_3)   --->   "%sext_ln166_8 = sext i16 %mul_ln166_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 283 'sext' 'sext_ln166_8' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_7 : Operation 284 [1/3] (0.00ns) (grouped into DSP with root node add_ln165_6)   --->   "%mul_ln166_10 = mul i16 %sext_ln165_10, i16 %weight_regfile_1_2_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 284 'mul' 'mul_ln166_10' <Predicate = (!icmp_ln114_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 285 [1/1] (0.00ns) (grouped into DSP with root node add_ln165_6)   --->   "%sext_ln166_11 = sext i16 %mul_ln166_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 285 'sext' 'sext_ln166_11' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_7 : Operation 286 [1/3] (0.00ns) (grouped into DSP with root node add_ln165_9)   --->   "%mul_ln166_13 = mul i16 %sext_ln165_13, i16 %weight_regfile_0_2_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 286 'mul' 'mul_ln166_13' <Predicate = (!icmp_ln114_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 287 [1/1] (0.00ns) (grouped into DSP with root node add_ln165_9)   --->   "%sext_ln166_14 = sext i16 %mul_ln166_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 287 'sext' 'sext_ln166_14' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_7 : Operation 288 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln165 = add i32 %psum_1, i32 %sext_ln166_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 288 'add' 'add_ln165' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 289 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln165_1 = add i32 %psum_2, i32 %sext_ln166_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 289 'add' 'add_ln165_1' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 290 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln165_3 = add i32 %psum_5, i32 %sext_ln166_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 290 'add' 'add_ln165_3' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 291 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln165_4 = add i32 %psum_6, i32 %sext_ln166_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 291 'add' 'add_ln165_4' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 292 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln165_6 = add i32 %psum_9, i32 %sext_ln166_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 292 'add' 'add_ln165_6' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 293 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln165_7 = add i32 %psum_10, i32 %sext_ln166_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 293 'add' 'add_ln165_7' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 294 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln165_9 = add i32 %psum_13, i32 %sext_ln166_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 294 'add' 'add_ln165_9' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 295 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln165_10 = add i32 %psum_14, i32 %sext_ln166_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 295 'add' 'add_ln165_10' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 0.64>
ST_8 : Operation 296 [1/3] (0.00ns) (grouped into DSP with root node output_reg_3_3_1)   --->   "%mul_ln166 = mul i16 %sext_ln166, i16 %weight_regfile_3_3_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 296 'mul' 'mul_ln166' <Predicate = (!icmp_ln114_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 297 [1/1] (0.00ns) (grouped into DSP with root node output_reg_3_3_1)   --->   "%sext_ln165 = sext i16 %mul_ln166" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 297 'sext' 'sext_ln165' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_8 : Operation 298 [2/2] (0.64ns) (root node of the DSP)   --->   "%output_reg_3_3_1 = add i32 %psum, i32 %sext_ln165" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 298 'add' 'output_reg_3_3_1' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 299 [1/3] (0.00ns) (grouped into DSP with root node output_reg_2_3_1)   --->   "%mul_ln166_1 = mul i16 %sext_ln166_1, i16 %weight_regfile_2_3_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 299 'mul' 'mul_ln166_1' <Predicate = (!icmp_ln114_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 300 [1/1] (0.00ns) (grouped into DSP with root node output_reg_2_3_1)   --->   "%sext_ln165_1 = sext i16 %mul_ln166_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 300 'sext' 'sext_ln165_1' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_8 : Operation 301 [2/2] (0.64ns) (root node of the DSP)   --->   "%output_reg_2_3_1 = add i32 %psum_4, i32 %sext_ln165_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 301 'add' 'output_reg_2_3_1' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 302 [1/3] (0.00ns) (grouped into DSP with root node output_reg_1_3_1)   --->   "%mul_ln166_2 = mul i16 %sext_ln166_2, i16 %weight_regfile_1_3_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 302 'mul' 'mul_ln166_2' <Predicate = (!icmp_ln114_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 303 [1/1] (0.00ns) (grouped into DSP with root node output_reg_1_3_1)   --->   "%sext_ln165_2 = sext i16 %mul_ln166_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 303 'sext' 'sext_ln165_2' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_8 : Operation 304 [2/2] (0.64ns) (root node of the DSP)   --->   "%output_reg_1_3_1 = add i32 %psum_8, i32 %sext_ln165_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 304 'add' 'output_reg_1_3_1' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 305 [1/3] (0.00ns) (grouped into DSP with root node output_reg_0_3_1)   --->   "%mul_ln166_3 = mul i16 %sext_ln166_3, i16 %weight_regfile_0_3_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 305 'mul' 'mul_ln166_3' <Predicate = (!icmp_ln114_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 306 [1/1] (0.00ns) (grouped into DSP with root node output_reg_0_3_1)   --->   "%sext_ln165_3 = sext i16 %mul_ln166_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 306 'sext' 'sext_ln165_3' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_8 : Operation 307 [2/2] (0.64ns) (root node of the DSP)   --->   "%output_reg_0_3_1 = add i32 %psum_12, i32 %sext_ln165_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 307 'add' 'output_reg_0_3_1' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 308 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln165 = add i32 %psum_1, i32 %sext_ln166_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 308 'add' 'add_ln165' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 309 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln165_3 = add i32 %psum_5, i32 %sext_ln166_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 309 'add' 'add_ln165_3' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 310 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln165_6 = add i32 %psum_9, i32 %sext_ln166_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 310 'add' 'add_ln165_6' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 311 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln165_9 = add i32 %psum_13, i32 %sext_ln166_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 311 'add' 'add_ln165_9' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 312 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 312 'br' 'br_ln0' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.87>
ST_9 : Operation 313 [1/1] (0.00ns)   --->   "%specpipeline_ln114 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 313 'specpipeline' 'specpipeline_ln114' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_9 : Operation 314 [1/1] (0.00ns)   --->   "%speclooptripcount_ln114 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 314 'speclooptripcount' 'speclooptripcount_ln114' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_9 : Operation 315 [1/1] (0.00ns)   --->   "%specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 315 'specloopname' 'specloopname_ln114' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_9 : Operation 316 [1/2] (0.64ns) (root node of the DSP)   --->   "%output_reg_3_3_1 = add i32 %psum, i32 %sext_ln165" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 316 'add' 'output_reg_3_3_1' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 317 [1/1] (0.00ns)   --->   "%store_ln164 = store i32 %output_reg_3_3_1, i32 %output_reg_3_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:164->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 317 'store' 'store_ln164' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_9 : Operation 318 [1/2] (0.64ns) (root node of the DSP)   --->   "%output_reg_2_3_1 = add i32 %psum_4, i32 %sext_ln165_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 318 'add' 'output_reg_2_3_1' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 319 [1/1] (0.00ns)   --->   "%store_ln164 = store i32 %output_reg_2_3_1, i32 %output_reg_2_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:164->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 319 'store' 'store_ln164' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_9 : Operation 320 [1/2] (0.64ns) (root node of the DSP)   --->   "%output_reg_1_3_1 = add i32 %psum_8, i32 %sext_ln165_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 320 'add' 'output_reg_1_3_1' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 321 [1/1] (0.00ns)   --->   "%store_ln164 = store i32 %output_reg_1_3_1, i32 %output_reg_1_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:164->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 321 'store' 'store_ln164' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_9 : Operation 322 [1/2] (0.64ns) (root node of the DSP)   --->   "%output_reg_0_3_1 = add i32 %psum_12, i32 %sext_ln165_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 322 'add' 'output_reg_0_3_1' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 323 [1/1] (0.00ns)   --->   "%store_ln164 = store i32 %output_reg_0_3_1, i32 %output_reg_0_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:164->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 323 'store' 'store_ln164' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_9 : Operation 324 [1/1] (0.71ns)   --->   "%add_ln177 = add i9 %add_ln177_3, i9 %trunc_ln129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 324 'add' 'add_ln177' <Predicate = (and_ln173)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln177 = zext i9 %add_ln177" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 325 'zext' 'zext_ln177' <Predicate = (and_ln173)> <Delay = 0.00>
ST_9 : Operation 326 [1/1] (0.00ns)   --->   "%output_l1_3_addr_1 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln177" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 326 'getelementptr' 'output_l1_3_addr_1' <Predicate = (and_ln173)> <Delay = 0.00>
ST_9 : Operation 327 [1/1] (1.15ns)   --->   "%store_ln177 = store i32 %output_reg_3_3_1, i9 %output_l1_3_addr_1, i32 %output_l1_3_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 327 'store' 'store_ln177' <Predicate = (and_ln173)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_9 : Operation 328 [1/1] (0.00ns)   --->   "%br_ln180 = br void %.split4.1.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 328 'br' 'br_ln180' <Predicate = (and_ln173)> <Delay = 0.00>
ST_9 : Operation 329 [1/1] (0.71ns)   --->   "%add_ln177_1 = add i9 %add_ln177_4, i9 %trunc_ln129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 329 'add' 'add_ln177_1' <Predicate = (and_ln173_1)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln177_1 = zext i9 %add_ln177_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 330 'zext' 'zext_ln177_1' <Predicate = (and_ln173_1)> <Delay = 0.00>
ST_9 : Operation 331 [1/1] (0.00ns)   --->   "%output_l1_2_addr_1 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln177_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 331 'getelementptr' 'output_l1_2_addr_1' <Predicate = (and_ln173_1)> <Delay = 0.00>
ST_9 : Operation 332 [1/1] (1.15ns)   --->   "%store_ln177 = store i32 %output_reg_2_3_1, i9 %output_l1_2_addr_1, i32 %output_l1_2_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 332 'store' 'store_ln177' <Predicate = (and_ln173_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_9 : Operation 333 [1/1] (0.00ns)   --->   "%br_ln180 = br void %.split4.2.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 333 'br' 'br_ln180' <Predicate = (and_ln173_1)> <Delay = 0.00>
ST_9 : Operation 334 [1/1] (0.71ns)   --->   "%add_ln177_2 = add i9 %add_ln177_5, i9 %trunc_ln129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 334 'add' 'add_ln177_2' <Predicate = (and_ln173_2)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln177_2 = zext i9 %add_ln177_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 335 'zext' 'zext_ln177_2' <Predicate = (and_ln173_2)> <Delay = 0.00>
ST_9 : Operation 336 [1/1] (0.00ns)   --->   "%output_l1_1_addr_1 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln177_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 336 'getelementptr' 'output_l1_1_addr_1' <Predicate = (and_ln173_2)> <Delay = 0.00>
ST_9 : Operation 337 [1/1] (1.15ns)   --->   "%store_ln177 = store i32 %output_reg_1_3_1, i9 %output_l1_1_addr_1, i32 %output_l1_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 337 'store' 'store_ln177' <Predicate = (and_ln173_2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_9 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln180 = br void %.split4.3.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 338 'br' 'br_ln180' <Predicate = (and_ln173_2)> <Delay = 0.00>
ST_9 : Operation 339 [1/1] (0.00ns)   --->   "%output_l1_0_addr_1 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 339 'getelementptr' 'output_l1_0_addr_1' <Predicate = (and_ln173_3)> <Delay = 0.00>
ST_9 : Operation 340 [1/1] (1.15ns)   --->   "%store_ln177 = store i32 %output_reg_0_3_1, i9 %output_l1_0_addr_1, i32 %psum_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 340 'store' 'store_ln177' <Predicate = (and_ln173_3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_9 : Operation 341 [1/1] (0.00ns)   --->   "%br_ln180 = br void %.split4._crit_edge.3.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 341 'br' 'br_ln180' <Predicate = (and_ln173_3)> <Delay = 0.00>

State 10 <SV = 6> <Delay = 0.00>
ST_10 : Operation 342 [1/1] (0.00ns)   --->   "%store_ln163 = store i32 %psum, i32 %output_reg_3_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 342 'store' 'store_ln163' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_10 : Operation 343 [1/1] (0.00ns)   --->   "%store_ln163 = store i32 %psum_1, i32 %output_reg_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 343 'store' 'store_ln163' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_10 : Operation 344 [1/1] (0.00ns)   --->   "%store_ln163 = store i32 %psum_2, i32 %output_reg_3_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 344 'store' 'store_ln163' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_10 : Operation 345 [1/1] (0.00ns)   --->   "%store_ln163 = store i32 %psum_4, i32 %output_reg_2_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 345 'store' 'store_ln163' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_10 : Operation 346 [1/1] (0.00ns)   --->   "%store_ln163 = store i32 %psum_5, i32 %output_reg_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 346 'store' 'store_ln163' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_10 : Operation 347 [1/1] (0.00ns)   --->   "%store_ln163 = store i32 %psum_6, i32 %output_reg_2_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 347 'store' 'store_ln163' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_10 : Operation 348 [1/1] (0.00ns)   --->   "%store_ln163 = store i32 %psum_8, i32 %output_reg_1_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 348 'store' 'store_ln163' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_10 : Operation 349 [1/1] (0.00ns)   --->   "%store_ln163 = store i32 %psum_9, i32 %output_reg_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 349 'store' 'store_ln163' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_10 : Operation 350 [1/1] (0.00ns)   --->   "%store_ln163 = store i32 %psum_10, i32 %output_reg_1_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 350 'store' 'store_ln163' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_10 : Operation 351 [1/1] (0.00ns)   --->   "%store_ln163 = store i32 %psum_12, i32 %output_reg_0_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 351 'store' 'store_ln163' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_10 : Operation 352 [1/1] (0.00ns)   --->   "%store_ln163 = store i32 %psum_13, i32 %output_reg_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 352 'store' 'store_ln163' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_10 : Operation 353 [1/1] (0.00ns)   --->   "%store_ln163 = store i32 %psum_14, i32 %output_reg_0_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 353 'store' 'store_ln163' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_10 : Operation 354 [1/1] (0.00ns)   --->   "%br_ln183 = br void %.exit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:183->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 354 'br' 'br_ln183' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_10 : Operation 355 [1/1] (0.00ns)   --->   "%ret_ln301 = ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 355 'ret' 'ret_ln301' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weight_regfile_0_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_regfile_0_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_regfile_0_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_regfile_0_3_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_regfile_1_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_regfile_1_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_regfile_1_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_regfile_1_3_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_regfile_2_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_regfile_2_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_regfile_2_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_regfile_2_3_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_regfile_3_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_regfile_3_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_regfile_3_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_regfile_3_3_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_l1buf_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_l1buf_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_l1buf_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_l1buf_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ empty]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ko_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_l1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
weight_regfile_3_3_read_1        (read             ) [ 00000000000]
weight_regfile_3_2_read_1        (read             ) [ 00000000000]
weight_regfile_3_1_read_1        (read             ) [ 00000000000]
weight_regfile_3_0_read_1        (read             ) [ 00000000000]
weight_regfile_2_3_read_1        (read             ) [ 00000000000]
weight_regfile_2_2_read_1        (read             ) [ 00000000000]
weight_regfile_2_1_read_1        (read             ) [ 00000000000]
weight_regfile_2_0_read_1        (read             ) [ 00000000000]
weight_regfile_1_3_read_1        (read             ) [ 00000000000]
weight_regfile_1_2_read_1        (read             ) [ 00000000000]
weight_regfile_1_1_read_1        (read             ) [ 00000000000]
weight_regfile_1_0_read_1        (read             ) [ 00000000000]
weight_regfile_0_3_read_1        (read             ) [ 00000000000]
weight_regfile_0_2_read_1        (read             ) [ 00000000000]
weight_regfile_0_1_read_1        (read             ) [ 00000000000]
weight_regfile_0_0_read_1        (read             ) [ 00000000000]
output_reg_0_0                   (alloca           ) [ 00111111111]
output_reg_0_1                   (alloca           ) [ 00111111111]
output_reg_0_2                   (alloca           ) [ 00111111111]
output_reg_0_3                   (alloca           ) [ 00111111110]
output_reg_1_0                   (alloca           ) [ 00111111111]
output_reg_1_1                   (alloca           ) [ 00111111111]
output_reg_1_2                   (alloca           ) [ 00111111111]
output_reg_1_3                   (alloca           ) [ 00111111110]
output_reg_2_0                   (alloca           ) [ 00111111111]
output_reg_2_1                   (alloca           ) [ 00111111111]
output_reg_2_2                   (alloca           ) [ 00111111111]
output_reg_2_3                   (alloca           ) [ 00111111110]
output_reg_3_0                   (alloca           ) [ 00111111111]
output_reg_3_1                   (alloca           ) [ 00111111111]
output_reg_3_2                   (alloca           ) [ 00111111111]
output_reg_3_3                   (alloca           ) [ 00111111110]
specinterface_ln0                (specinterface    ) [ 00000000000]
specinterface_ln0                (specinterface    ) [ 00000000000]
ko_1_read                        (read             ) [ 00000000000]
H_TILE_assign                    (read             ) [ 00000000000]
mul_ln111                        (mul              ) [ 00111111110]
trunc_ln111                      (trunc            ) [ 00000000000]
input_rows                       (add              ) [ 00000000000]
mul24_i_i                        (mul              ) [ 00111111110]
icmp_ln114                       (icmp             ) [ 01111111111]
br_ln114                         (br               ) [ 00000000000]
empty_31                         (alloca           ) [ 00111111110]
empty_32                         (alloca           ) [ 00111111110]
empty_33                         (alloca           ) [ 00111111110]
empty_34                         (alloca           ) [ 00111111110]
empty_35                         (alloca           ) [ 00111111110]
empty_36                         (alloca           ) [ 00111111110]
empty_37                         (alloca           ) [ 00111111110]
empty_38                         (alloca           ) [ 00111111110]
empty_39                         (alloca           ) [ 00111111110]
empty_40                         (alloca           ) [ 00111111110]
empty_41                         (alloca           ) [ 00111111110]
empty_42                         (alloca           ) [ 00111111110]
weight_regfile_3_3_load_cast_i_i (sext             ) [ 00111111110]
weight_regfile_3_2_load_cast_i_i (sext             ) [ 00111111110]
weight_regfile_3_1_load_cast_i_i (sext             ) [ 00111111110]
weight_regfile_3_0_load_cast_i_i (sext             ) [ 00111111110]
weight_regfile_2_3_load_cast_i_i (sext             ) [ 00111111110]
weight_regfile_2_2_load_cast_i_i (sext             ) [ 00111111110]
weight_regfile_2_1_load_cast_i_i (sext             ) [ 00111111110]
weight_regfile_2_0_load_cast_i_i (sext             ) [ 00111111110]
weight_regfile_1_3_load_cast_i_i (sext             ) [ 00111111110]
weight_regfile_1_2_load_cast_i_i (sext             ) [ 00111111110]
weight_regfile_1_1_load_cast_i_i (sext             ) [ 00111111110]
weight_regfile_1_0_load_cast_i_i (sext             ) [ 00111111110]
weight_regfile_0_3_load_cast_i_i (sext             ) [ 00111111110]
weight_regfile_0_2_load_cast_i_i (sext             ) [ 00111111110]
weight_regfile_0_1_load_cast_i_i (sext             ) [ 00111111110]
weight_regfile_0_0_load_cast_i_i (sext             ) [ 00111111110]
trunc_ln114                      (trunc            ) [ 00111111110]
add_ln139_4                      (add              ) [ 00111111110]
add_ln177_3                      (add              ) [ 00111111110]
add_ln177_4                      (add              ) [ 00111111110]
add_ln177_5                      (add              ) [ 00111111110]
br_ln114                         (br               ) [ 01111111110]
i                                (phi              ) [ 00100000010]
icmp_ln114_1                     (icmp             ) [ 00111111110]
add_ln114                        (add              ) [ 01111111110]
br_ln114                         (br               ) [ 00000000000]
zext_ln114                       (zext             ) [ 00000000000]
trunc_ln129                      (trunc            ) [ 00111111110]
zext_ln129                       (zext             ) [ 00000000000]
data_l1buf_0_addr                (getelementptr    ) [ 00110000000]
icmp_ln128                       (icmp             ) [ 00111100000]
add_ln126_1                      (add              ) [ 00000000000]
tmp                              (bitselect        ) [ 00111100000]
add_ln126_3                      (add              ) [ 00111100000]
tmp_1                            (bitselect        ) [ 00111110000]
xor_ln128                        (xor              ) [ 00000000000]
add_ln172                        (add              ) [ 00000000000]
tmp_2                            (bitselect        ) [ 00000000000]
xor_ln172                        (xor              ) [ 00000000000]
icmp_ln173                       (icmp             ) [ 00000000000]
and_ln173                        (and              ) [ 00111111110]
br_ln173                         (br               ) [ 00000000000]
add_ln172_1                      (add              ) [ 00000000000]
tmp_3                            (bitselect        ) [ 00000000000]
xor_ln172_1                      (xor              ) [ 00000000000]
icmp_ln173_1                     (icmp             ) [ 00000000000]
and_ln173_1                      (and              ) [ 00111111110]
br_ln173                         (br               ) [ 00000000000]
add_ln172_2                      (add              ) [ 00000000000]
tmp_4                            (bitselect        ) [ 00000000000]
xor_ln172_2                      (xor              ) [ 00000000000]
icmp_ln173_2                     (icmp             ) [ 00000000000]
and_ln173_2                      (and              ) [ 00111111110]
br_ln173                         (br               ) [ 00000000000]
icmp_ln173_3                     (icmp             ) [ 00000000000]
and_ln173_3                      (and              ) [ 00111111110]
br_ln173                         (br               ) [ 00000000000]
p_load109                        (load             ) [ 00000000000]
p_load105                        (load             ) [ 00000000000]
p_load98                         (load             ) [ 00000000000]
store_ln114                      (store            ) [ 00000000000]
store_ln114                      (store            ) [ 00000000000]
p_load                           (load             ) [ 00000000000]
data_l1buf_0_load                (load             ) [ 00000000000]
add_ln126                        (add              ) [ 00101000000]
zext_ln129_1                     (zext             ) [ 00000000000]
data_l1buf_1_addr                (getelementptr    ) [ 00101000000]
store_ln173                      (store            ) [ 00000000000]
sext_ln165_6                     (sext             ) [ 00101100000]
sext_ln165_9                     (sext             ) [ 00101100000]
sext_ln165_12                    (sext             ) [ 00101100000]
sext_ln166_4                     (sext             ) [ 00101100000]
p_load110                        (load             ) [ 00000000000]
p_load106                        (load             ) [ 00000000000]
p_load100                        (load             ) [ 00000000000]
store_ln114                      (store            ) [ 00000000000]
store_ln114                      (store            ) [ 00000000000]
p_load99                         (load             ) [ 00000000000]
data_l1buf_1_load                (load             ) [ 00000000000]
select_ln128                     (select           ) [ 00000000000]
add_ln126_2                      (add              ) [ 00000000000]
zext_ln129_2                     (zext             ) [ 00000000000]
data_l1buf_2_addr                (getelementptr    ) [ 00100100000]
add_ln139                        (add              ) [ 00000000000]
zext_ln139                       (zext             ) [ 00100111110]
output_l1_3_addr                 (getelementptr    ) [ 00100100000]
add_ln139_1                      (add              ) [ 00000000000]
zext_ln139_1                     (zext             ) [ 00000000000]
output_l1_2_addr                 (getelementptr    ) [ 00100100000]
add_ln139_2                      (add              ) [ 00000000000]
zext_ln139_2                     (zext             ) [ 00000000000]
output_l1_1_addr                 (getelementptr    ) [ 00100100000]
add_ln139_3                      (add              ) [ 00000000000]
zext_ln139_3                     (zext             ) [ 00000000000]
output_l1_0_addr                 (getelementptr    ) [ 00100100000]
store_ln173                      (store            ) [ 00000000000]
sext_ln165_5                     (sext             ) [ 00100110000]
sext_ln165_8                     (sext             ) [ 00100110000]
sext_ln165_11                    (sext             ) [ 00100110000]
sext_ln165_14                    (sext             ) [ 00100110000]
p_load111                        (load             ) [ 00000000000]
p_load107                        (load             ) [ 00000000000]
p_load102                        (load             ) [ 00000000000]
store_ln114                      (store            ) [ 00000000000]
store_ln114                      (store            ) [ 00000000000]
p_load101                        (load             ) [ 00000000000]
data_l1buf_2_load                (load             ) [ 00000000000]
select_ln128_1                   (select           ) [ 00000000000]
zext_ln129_3                     (zext             ) [ 00000000000]
data_l1buf_3_addr                (getelementptr    ) [ 00100010000]
output_l1_3_load                 (load             ) [ 00000000000]
psum_3                           (select           ) [ 00100010000]
output_l1_2_load                 (load             ) [ 00000000000]
psum_7                           (select           ) [ 00100010000]
output_l1_1_load                 (load             ) [ 00000000000]
psum_11                          (select           ) [ 00100010000]
psum_15                          (load             ) [ 00100010000]
store_ln173                      (store            ) [ 00000000000]
sext_ln165_4                     (sext             ) [ 00100011000]
sext_ln165_7                     (sext             ) [ 00100011000]
sext_ln165_10                    (sext             ) [ 00100011000]
sext_ln165_13                    (sext             ) [ 00100011000]
mul_ln166_6                      (mul              ) [ 00000000000]
sext_ln166_7                     (sext             ) [ 00100010000]
mul_ln166_9                      (mul              ) [ 00000000000]
sext_ln166_10                    (sext             ) [ 00100010000]
mul_ln166_12                     (mul              ) [ 00000000000]
sext_ln166_13                    (sext             ) [ 00100010000]
mul_ln166_15                     (mul              ) [ 00000000000]
sext_ln165_15                    (sext             ) [ 00100010000]
psum_14                          (phi              ) [ 00111111011]
psum_13                          (phi              ) [ 00111111111]
psum_12                          (phi              ) [ 00111111111]
psum_10                          (phi              ) [ 00111111011]
psum_9                           (phi              ) [ 00111111111]
psum_8                           (phi              ) [ 00111111111]
psum_6                           (phi              ) [ 00111111011]
psum_5                           (phi              ) [ 00111111111]
psum_4                           (phi              ) [ 00111111111]
psum_2                           (phi              ) [ 00111111011]
psum_1                           (phi              ) [ 00111111111]
psum                             (phi              ) [ 00111111111]
p_load112                        (load             ) [ 00000000000]
p_load108                        (load             ) [ 00000000000]
p_load104                        (load             ) [ 00000000000]
store_ln114                      (store            ) [ 00000000000]
store_ln114                      (store            ) [ 00000000000]
p_load103                        (load             ) [ 00000000000]
data_l1buf_3_load                (load             ) [ 00000000000]
select_ln128_2                   (select           ) [ 00000000000]
sext_ln166                       (sext             ) [ 00100001100]
sext_ln166_1                     (sext             ) [ 00100001100]
sext_ln166_2                     (sext             ) [ 00100001100]
sext_ln166_3                     (sext             ) [ 00100001100]
store_ln173                      (store            ) [ 00000000000]
mul_ln166_5                      (mul              ) [ 00000000000]
sext_ln166_6                     (sext             ) [ 00100001000]
mul_ln166_8                      (mul              ) [ 00000000000]
sext_ln166_9                     (sext             ) [ 00100001000]
mul_ln166_11                     (mul              ) [ 00000000000]
sext_ln166_12                    (sext             ) [ 00100001000]
mul_ln166_14                     (mul              ) [ 00000000000]
sext_ln166_15                    (sext             ) [ 00100001000]
add_ln165_2                      (add              ) [ 01111111110]
add_ln165_5                      (add              ) [ 01111111110]
add_ln165_8                      (add              ) [ 01111111110]
add_ln165_11                     (add              ) [ 01111111110]
mul_ln166_4                      (mul              ) [ 00000000000]
sext_ln166_5                     (sext             ) [ 00100000100]
mul_ln166_7                      (mul              ) [ 00000000000]
sext_ln166_8                     (sext             ) [ 00100000100]
mul_ln166_10                     (mul              ) [ 00000000000]
sext_ln166_11                    (sext             ) [ 00100000100]
mul_ln166_13                     (mul              ) [ 00000000000]
sext_ln166_14                    (sext             ) [ 00100000100]
add_ln165_1                      (add              ) [ 01111110110]
add_ln165_4                      (add              ) [ 01111110110]
add_ln165_7                      (add              ) [ 01111110110]
add_ln165_10                     (add              ) [ 01111110110]
mul_ln166                        (mul              ) [ 00000000000]
sext_ln165                       (sext             ) [ 00100000010]
mul_ln166_1                      (mul              ) [ 00000000000]
sext_ln165_1                     (sext             ) [ 00100000010]
mul_ln166_2                      (mul              ) [ 00000000000]
sext_ln165_2                     (sext             ) [ 00100000010]
mul_ln166_3                      (mul              ) [ 00000000000]
sext_ln165_3                     (sext             ) [ 00100000010]
add_ln165                        (add              ) [ 01111111110]
add_ln165_3                      (add              ) [ 01111111110]
add_ln165_6                      (add              ) [ 01111111110]
add_ln165_9                      (add              ) [ 01111111110]
br_ln0                           (br               ) [ 01111111110]
specpipeline_ln114               (specpipeline     ) [ 00000000000]
speclooptripcount_ln114          (speclooptripcount) [ 00000000000]
specloopname_ln114               (specloopname     ) [ 00000000000]
output_reg_3_3_1                 (add              ) [ 00000000000]
store_ln164                      (store            ) [ 00000000000]
output_reg_2_3_1                 (add              ) [ 00000000000]
store_ln164                      (store            ) [ 00000000000]
output_reg_1_3_1                 (add              ) [ 00000000000]
store_ln164                      (store            ) [ 00000000000]
output_reg_0_3_1                 (add              ) [ 00000000000]
store_ln164                      (store            ) [ 00000000000]
add_ln177                        (add              ) [ 00000000000]
zext_ln177                       (zext             ) [ 00000000000]
output_l1_3_addr_1               (getelementptr    ) [ 00000000000]
store_ln177                      (store            ) [ 00000000000]
br_ln180                         (br               ) [ 00000000000]
add_ln177_1                      (add              ) [ 00000000000]
zext_ln177_1                     (zext             ) [ 00000000000]
output_l1_2_addr_1               (getelementptr    ) [ 00000000000]
store_ln177                      (store            ) [ 00000000000]
br_ln180                         (br               ) [ 00000000000]
add_ln177_2                      (add              ) [ 00000000000]
zext_ln177_2                     (zext             ) [ 00000000000]
output_l1_1_addr_1               (getelementptr    ) [ 00000000000]
store_ln177                      (store            ) [ 00000000000]
br_ln180                         (br               ) [ 00000000000]
output_l1_0_addr_1               (getelementptr    ) [ 00000000000]
store_ln177                      (store            ) [ 00000000000]
br_ln180                         (br               ) [ 00000000000]
store_ln163                      (store            ) [ 00000000000]
store_ln163                      (store            ) [ 00000000000]
store_ln163                      (store            ) [ 00000000000]
store_ln163                      (store            ) [ 00000000000]
store_ln163                      (store            ) [ 00000000000]
store_ln163                      (store            ) [ 00000000000]
store_ln163                      (store            ) [ 00000000000]
store_ln163                      (store            ) [ 00000000000]
store_ln163                      (store            ) [ 00000000000]
store_ln163                      (store            ) [ 00000000000]
store_ln163                      (store            ) [ 00000000000]
store_ln163                      (store            ) [ 00000000000]
br_ln183                         (br               ) [ 00000000000]
ret_ln301                        (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weight_regfile_0_0_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_regfile_0_0_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight_regfile_0_1_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_regfile_0_1_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weight_regfile_0_2_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_regfile_0_2_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weight_regfile_0_3_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_regfile_0_3_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weight_regfile_1_0_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_regfile_1_0_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weight_regfile_1_1_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_regfile_1_1_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="weight_regfile_1_2_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_regfile_1_2_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="weight_regfile_1_3_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_regfile_1_3_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="weight_regfile_2_0_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_regfile_2_0_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="weight_regfile_2_1_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_regfile_2_1_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="weight_regfile_2_2_read">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_regfile_2_2_read"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="weight_regfile_2_3_read">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_regfile_2_3_read"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="weight_regfile_3_0_read">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_regfile_3_0_read"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="weight_regfile_3_1_read">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_regfile_3_1_read"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="weight_regfile_3_2_read">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_regfile_3_2_read"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="weight_regfile_3_3_read">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_regfile_3_3_read"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="data_l1buf_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l1buf_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="data_l1buf_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l1buf_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="data_l1buf_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l1buf_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="data_l1buf_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l1buf_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="empty">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="ko_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ko_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="output_l1_3">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="output_l1_2">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="output_l1_1">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="output_l1_0">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i9P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="130" class="1004" name="output_reg_0_0_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_0_0/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="output_reg_0_1_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_0_1/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="output_reg_0_2_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_0_2/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="output_reg_0_3_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_0_3/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="output_reg_1_0_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_1_0/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="output_reg_1_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_1_1/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="output_reg_1_2_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_1_2/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="output_reg_1_3_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_1_3/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="output_reg_2_0_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_2_0/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="output_reg_2_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_2_1/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="output_reg_2_2_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_2_2/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="output_reg_2_3_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_2_3/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="output_reg_3_0_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_3_0/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="output_reg_3_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_3_1/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="output_reg_3_2_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_3_2/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="output_reg_3_3_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_3_3/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="empty_31_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_31/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="empty_32_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_32/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="empty_33_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_33/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="empty_34_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_34/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="empty_35_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_35/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="empty_36_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_36/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="empty_37_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_37/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="empty_38_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_38/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="empty_39_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_39/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="empty_40_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_40/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="empty_41_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_41/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="empty_42_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_42/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="weight_regfile_3_3_read_1_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="8" slack="0"/>
<pin id="245" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_regfile_3_3_read_1/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="weight_regfile_3_2_read_1_read_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="8" slack="0"/>
<pin id="251" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_regfile_3_2_read_1/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="weight_regfile_3_1_read_1_read_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="0" index="1" bw="8" slack="0"/>
<pin id="257" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_regfile_3_1_read_1/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="weight_regfile_3_0_read_1_read_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="0"/>
<pin id="262" dir="0" index="1" bw="8" slack="0"/>
<pin id="263" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_regfile_3_0_read_1/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="weight_regfile_2_3_read_1_read_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="0"/>
<pin id="268" dir="0" index="1" bw="8" slack="0"/>
<pin id="269" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_regfile_2_3_read_1/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="weight_regfile_2_2_read_1_read_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="0" index="1" bw="8" slack="0"/>
<pin id="275" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_regfile_2_2_read_1/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="weight_regfile_2_1_read_1_read_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="0"/>
<pin id="280" dir="0" index="1" bw="8" slack="0"/>
<pin id="281" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_regfile_2_1_read_1/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="weight_regfile_2_0_read_1_read_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="0"/>
<pin id="286" dir="0" index="1" bw="8" slack="0"/>
<pin id="287" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_regfile_2_0_read_1/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="weight_regfile_1_3_read_1_read_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="0"/>
<pin id="292" dir="0" index="1" bw="8" slack="0"/>
<pin id="293" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_regfile_1_3_read_1/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="weight_regfile_1_2_read_1_read_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="0"/>
<pin id="298" dir="0" index="1" bw="8" slack="0"/>
<pin id="299" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_regfile_1_2_read_1/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="weight_regfile_1_1_read_1_read_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="0" index="1" bw="8" slack="0"/>
<pin id="305" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_regfile_1_1_read_1/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="weight_regfile_1_0_read_1_read_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="0" index="1" bw="8" slack="0"/>
<pin id="311" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_regfile_1_0_read_1/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="weight_regfile_0_3_read_1_read_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="0" index="1" bw="8" slack="0"/>
<pin id="317" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_regfile_0_3_read_1/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="weight_regfile_0_2_read_1_read_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="0"/>
<pin id="322" dir="0" index="1" bw="8" slack="0"/>
<pin id="323" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_regfile_0_2_read_1/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="weight_regfile_0_1_read_1_read_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="0"/>
<pin id="328" dir="0" index="1" bw="8" slack="0"/>
<pin id="329" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_regfile_0_1_read_1/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="weight_regfile_0_0_read_1_read_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="0"/>
<pin id="334" dir="0" index="1" bw="8" slack="0"/>
<pin id="335" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_regfile_0_0_read_1/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="ko_1_read_read_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="9" slack="0"/>
<pin id="340" dir="0" index="1" bw="9" slack="0"/>
<pin id="341" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ko_1_read/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="H_TILE_assign_read_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="H_TILE_assign/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="data_l1buf_0_addr_gep_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="0" index="2" bw="31" slack="0"/>
<pin id="354" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l1buf_0_addr/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="grp_access_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="9" slack="0"/>
<pin id="359" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="360" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="361" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_l1buf_0_load/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="data_l1buf_1_addr_gep_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="0" index="2" bw="9" slack="0"/>
<pin id="367" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l1buf_1_addr/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="grp_access_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="9" slack="0"/>
<pin id="372" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="373" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="374" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_l1buf_1_load/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="data_l1buf_2_addr_gep_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="0" index="2" bw="9" slack="0"/>
<pin id="380" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l1buf_2_addr/4 "/>
</bind>
</comp>

<comp id="383" class="1004" name="grp_access_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="9" slack="0"/>
<pin id="385" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="386" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="387" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_l1buf_2_load/4 "/>
</bind>
</comp>

<comp id="389" class="1004" name="output_l1_3_addr_gep_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="0" index="2" bw="9" slack="0"/>
<pin id="393" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_3_addr/4 "/>
</bind>
</comp>

<comp id="396" class="1004" name="grp_access_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="9" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="0"/>
<pin id="399" dir="0" index="2" bw="0" slack="0"/>
<pin id="401" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="402" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="403" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="400" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="404" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_l1_3_load/4 store_ln177/9 "/>
</bind>
</comp>

<comp id="406" class="1004" name="output_l1_2_addr_gep_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="0" index="2" bw="9" slack="0"/>
<pin id="410" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_2_addr/4 "/>
</bind>
</comp>

<comp id="413" class="1004" name="grp_access_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="9" slack="0"/>
<pin id="415" dir="0" index="1" bw="32" slack="0"/>
<pin id="416" dir="0" index="2" bw="0" slack="0"/>
<pin id="418" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="419" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="420" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="417" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="421" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_l1_2_load/4 store_ln177/9 "/>
</bind>
</comp>

<comp id="423" class="1004" name="output_l1_1_addr_gep_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="0" index="2" bw="9" slack="0"/>
<pin id="427" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_1_addr/4 "/>
</bind>
</comp>

<comp id="430" class="1004" name="grp_access_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="9" slack="0"/>
<pin id="432" dir="0" index="1" bw="32" slack="0"/>
<pin id="433" dir="0" index="2" bw="0" slack="0"/>
<pin id="435" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="436" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="437" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="434" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="438" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_l1_1_load/4 store_ln177/9 "/>
</bind>
</comp>

<comp id="440" class="1004" name="output_l1_0_addr_gep_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="0" index="2" bw="9" slack="0"/>
<pin id="444" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_0_addr/4 "/>
</bind>
</comp>

<comp id="447" class="1004" name="grp_access_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="9" slack="0"/>
<pin id="449" dir="0" index="1" bw="32" slack="0"/>
<pin id="450" dir="0" index="2" bw="0" slack="0"/>
<pin id="452" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="453" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="454" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="451" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="455" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="psum_15/4 store_ln177/9 "/>
</bind>
</comp>

<comp id="457" class="1004" name="data_l1buf_3_addr_gep_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="8" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="0" index="2" bw="32" slack="0"/>
<pin id="461" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l1buf_3_addr/5 "/>
</bind>
</comp>

<comp id="464" class="1004" name="grp_access_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="9" slack="0"/>
<pin id="466" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="467" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="468" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_l1buf_3_load/5 "/>
</bind>
</comp>

<comp id="470" class="1004" name="output_l1_3_addr_1_gep_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="0" index="2" bw="9" slack="0"/>
<pin id="474" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_3_addr_1/9 "/>
</bind>
</comp>

<comp id="478" class="1004" name="output_l1_2_addr_1_gep_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="0" index="2" bw="9" slack="0"/>
<pin id="482" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_2_addr_1/9 "/>
</bind>
</comp>

<comp id="486" class="1004" name="output_l1_1_addr_1_gep_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="0" index="2" bw="9" slack="0"/>
<pin id="490" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_1_addr_1/9 "/>
</bind>
</comp>

<comp id="494" class="1004" name="output_l1_0_addr_1_gep_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="0" index="2" bw="9" slack="5"/>
<pin id="498" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_0_addr_1/9 "/>
</bind>
</comp>

<comp id="502" class="1005" name="i_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="31" slack="1"/>
<pin id="504" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="506" class="1004" name="i_phi_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="31" slack="0"/>
<pin id="508" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="509" dir="0" index="2" bw="1" slack="1"/>
<pin id="510" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="511" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="513" class="1005" name="psum_14_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="1"/>
<pin id="515" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="psum_14 (phireg) "/>
</bind>
</comp>

<comp id="517" class="1004" name="psum_14_phi_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="0"/>
<pin id="519" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="520" dir="0" index="2" bw="1" slack="5"/>
<pin id="521" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="522" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="psum_14/6 "/>
</bind>
</comp>

<comp id="525" class="1005" name="psum_13_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="1"/>
<pin id="527" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="psum_13 (phireg) "/>
</bind>
</comp>

<comp id="529" class="1004" name="psum_13_phi_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="1"/>
<pin id="531" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="532" dir="0" index="2" bw="1" slack="5"/>
<pin id="533" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="534" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="psum_13/6 "/>
</bind>
</comp>

<comp id="537" class="1005" name="psum_12_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="1"/>
<pin id="539" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="psum_12 (phireg) "/>
</bind>
</comp>

<comp id="541" class="1004" name="psum_12_phi_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="1"/>
<pin id="543" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="544" dir="0" index="2" bw="1" slack="5"/>
<pin id="545" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="546" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="psum_12/6 "/>
</bind>
</comp>

<comp id="549" class="1005" name="psum_10_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="1"/>
<pin id="551" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="psum_10 (phireg) "/>
</bind>
</comp>

<comp id="553" class="1004" name="psum_10_phi_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="0"/>
<pin id="555" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="556" dir="0" index="2" bw="1" slack="5"/>
<pin id="557" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="558" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="psum_10/6 "/>
</bind>
</comp>

<comp id="561" class="1005" name="psum_9_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="1"/>
<pin id="563" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="psum_9 (phireg) "/>
</bind>
</comp>

<comp id="565" class="1004" name="psum_9_phi_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="1"/>
<pin id="567" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="568" dir="0" index="2" bw="1" slack="5"/>
<pin id="569" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="570" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="psum_9/6 "/>
</bind>
</comp>

<comp id="573" class="1005" name="psum_8_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="1"/>
<pin id="575" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="psum_8 (phireg) "/>
</bind>
</comp>

<comp id="577" class="1004" name="psum_8_phi_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="1"/>
<pin id="579" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="580" dir="0" index="2" bw="1" slack="5"/>
<pin id="581" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="582" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="psum_8/6 "/>
</bind>
</comp>

<comp id="585" class="1005" name="psum_6_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="1"/>
<pin id="587" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="psum_6 (phireg) "/>
</bind>
</comp>

<comp id="589" class="1004" name="psum_6_phi_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="0"/>
<pin id="591" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="592" dir="0" index="2" bw="1" slack="5"/>
<pin id="593" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="594" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="psum_6/6 "/>
</bind>
</comp>

<comp id="597" class="1005" name="psum_5_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="1"/>
<pin id="599" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="psum_5 (phireg) "/>
</bind>
</comp>

<comp id="601" class="1004" name="psum_5_phi_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="1"/>
<pin id="603" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="604" dir="0" index="2" bw="1" slack="5"/>
<pin id="605" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="606" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="psum_5/6 "/>
</bind>
</comp>

<comp id="609" class="1005" name="psum_4_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="1"/>
<pin id="611" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="psum_4 (phireg) "/>
</bind>
</comp>

<comp id="613" class="1004" name="psum_4_phi_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="1"/>
<pin id="615" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="616" dir="0" index="2" bw="1" slack="5"/>
<pin id="617" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="618" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="psum_4/6 "/>
</bind>
</comp>

<comp id="621" class="1005" name="psum_2_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="1"/>
<pin id="623" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="psum_2 (phireg) "/>
</bind>
</comp>

<comp id="625" class="1004" name="psum_2_phi_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="0"/>
<pin id="627" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="628" dir="0" index="2" bw="1" slack="5"/>
<pin id="629" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="630" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="psum_2/6 "/>
</bind>
</comp>

<comp id="633" class="1005" name="psum_1_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="1"/>
<pin id="635" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="psum_1 (phireg) "/>
</bind>
</comp>

<comp id="637" class="1004" name="psum_1_phi_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="1"/>
<pin id="639" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="640" dir="0" index="2" bw="1" slack="5"/>
<pin id="641" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="642" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="psum_1/6 "/>
</bind>
</comp>

<comp id="645" class="1005" name="psum_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="1"/>
<pin id="647" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="psum (phireg) "/>
</bind>
</comp>

<comp id="649" class="1004" name="psum_phi_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="1"/>
<pin id="651" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="652" dir="0" index="2" bw="1" slack="5"/>
<pin id="653" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="654" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="psum/6 "/>
</bind>
</comp>

<comp id="657" class="1004" name="mul_ln111_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="0"/>
<pin id="659" dir="0" index="1" bw="32" slack="0"/>
<pin id="660" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln111/1 "/>
</bind>
</comp>

<comp id="663" class="1004" name="trunc_ln111_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="32" slack="0"/>
<pin id="665" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln111/1 "/>
</bind>
</comp>

<comp id="667" class="1004" name="input_rows_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="4" slack="0"/>
<pin id="669" dir="0" index="1" bw="32" slack="0"/>
<pin id="670" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="input_rows/1 "/>
</bind>
</comp>

<comp id="673" class="1004" name="mul24_i_i_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="9" slack="0"/>
<pin id="675" dir="0" index="1" bw="9" slack="0"/>
<pin id="676" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul24_i_i/1 "/>
</bind>
</comp>

<comp id="679" class="1004" name="icmp_ln114_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="0"/>
<pin id="681" dir="0" index="1" bw="32" slack="0"/>
<pin id="682" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln114/1 "/>
</bind>
</comp>

<comp id="685" class="1004" name="weight_regfile_3_3_load_cast_i_i_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="8" slack="0"/>
<pin id="687" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="weight_regfile_3_3_load_cast_i_i/1 "/>
</bind>
</comp>

<comp id="689" class="1004" name="weight_regfile_3_2_load_cast_i_i_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="8" slack="0"/>
<pin id="691" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="weight_regfile_3_2_load_cast_i_i/1 "/>
</bind>
</comp>

<comp id="693" class="1004" name="weight_regfile_3_1_load_cast_i_i_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="8" slack="0"/>
<pin id="695" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="weight_regfile_3_1_load_cast_i_i/1 "/>
</bind>
</comp>

<comp id="697" class="1004" name="weight_regfile_3_0_load_cast_i_i_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="8" slack="0"/>
<pin id="699" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="weight_regfile_3_0_load_cast_i_i/1 "/>
</bind>
</comp>

<comp id="701" class="1004" name="weight_regfile_2_3_load_cast_i_i_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="8" slack="0"/>
<pin id="703" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="weight_regfile_2_3_load_cast_i_i/1 "/>
</bind>
</comp>

<comp id="705" class="1004" name="weight_regfile_2_2_load_cast_i_i_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="8" slack="0"/>
<pin id="707" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="weight_regfile_2_2_load_cast_i_i/1 "/>
</bind>
</comp>

<comp id="709" class="1004" name="weight_regfile_2_1_load_cast_i_i_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="8" slack="0"/>
<pin id="711" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="weight_regfile_2_1_load_cast_i_i/1 "/>
</bind>
</comp>

<comp id="713" class="1004" name="weight_regfile_2_0_load_cast_i_i_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="8" slack="0"/>
<pin id="715" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="weight_regfile_2_0_load_cast_i_i/1 "/>
</bind>
</comp>

<comp id="717" class="1004" name="weight_regfile_1_3_load_cast_i_i_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="8" slack="0"/>
<pin id="719" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="weight_regfile_1_3_load_cast_i_i/1 "/>
</bind>
</comp>

<comp id="721" class="1004" name="weight_regfile_1_2_load_cast_i_i_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="8" slack="0"/>
<pin id="723" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="weight_regfile_1_2_load_cast_i_i/1 "/>
</bind>
</comp>

<comp id="725" class="1004" name="weight_regfile_1_1_load_cast_i_i_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="8" slack="0"/>
<pin id="727" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="weight_regfile_1_1_load_cast_i_i/1 "/>
</bind>
</comp>

<comp id="729" class="1004" name="weight_regfile_1_0_load_cast_i_i_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="8" slack="0"/>
<pin id="731" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="weight_regfile_1_0_load_cast_i_i/1 "/>
</bind>
</comp>

<comp id="733" class="1004" name="weight_regfile_0_3_load_cast_i_i_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="8" slack="0"/>
<pin id="735" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="weight_regfile_0_3_load_cast_i_i/1 "/>
</bind>
</comp>

<comp id="737" class="1004" name="weight_regfile_0_2_load_cast_i_i_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="8" slack="0"/>
<pin id="739" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="weight_regfile_0_2_load_cast_i_i/1 "/>
</bind>
</comp>

<comp id="741" class="1004" name="weight_regfile_0_1_load_cast_i_i_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="8" slack="0"/>
<pin id="743" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="weight_regfile_0_1_load_cast_i_i/1 "/>
</bind>
</comp>

<comp id="745" class="1004" name="weight_regfile_0_0_load_cast_i_i_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="8" slack="0"/>
<pin id="747" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="weight_regfile_0_0_load_cast_i_i/1 "/>
</bind>
</comp>

<comp id="749" class="1004" name="trunc_ln114_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="0"/>
<pin id="751" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln114/1 "/>
</bind>
</comp>

<comp id="753" class="1004" name="add_ln139_4_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="3" slack="0"/>
<pin id="755" dir="0" index="1" bw="9" slack="0"/>
<pin id="756" dir="1" index="2" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln139_4/1 "/>
</bind>
</comp>

<comp id="759" class="1004" name="add_ln177_3_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="4" slack="0"/>
<pin id="761" dir="0" index="1" bw="9" slack="0"/>
<pin id="762" dir="1" index="2" bw="9" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln177_3/1 "/>
</bind>
</comp>

<comp id="765" class="1004" name="add_ln177_4_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="4" slack="0"/>
<pin id="767" dir="0" index="1" bw="9" slack="0"/>
<pin id="768" dir="1" index="2" bw="9" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln177_4/1 "/>
</bind>
</comp>

<comp id="771" class="1004" name="add_ln177_5_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="3" slack="0"/>
<pin id="773" dir="0" index="1" bw="9" slack="0"/>
<pin id="774" dir="1" index="2" bw="9" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln177_5/1 "/>
</bind>
</comp>

<comp id="777" class="1004" name="icmp_ln114_1_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="31" slack="0"/>
<pin id="779" dir="0" index="1" bw="31" slack="1"/>
<pin id="780" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln114_1/2 "/>
</bind>
</comp>

<comp id="782" class="1004" name="add_ln114_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="31" slack="0"/>
<pin id="784" dir="0" index="1" bw="1" slack="0"/>
<pin id="785" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/2 "/>
</bind>
</comp>

<comp id="788" class="1004" name="zext_ln114_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="31" slack="0"/>
<pin id="790" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114/2 "/>
</bind>
</comp>

<comp id="792" class="1004" name="trunc_ln129_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="31" slack="0"/>
<pin id="794" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln129/2 "/>
</bind>
</comp>

<comp id="796" class="1004" name="zext_ln129_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="31" slack="0"/>
<pin id="798" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln129/2 "/>
</bind>
</comp>

<comp id="801" class="1004" name="icmp_ln128_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="31" slack="0"/>
<pin id="803" dir="0" index="1" bw="31" slack="0"/>
<pin id="804" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln128/2 "/>
</bind>
</comp>

<comp id="807" class="1004" name="add_ln126_1_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="2" slack="0"/>
<pin id="809" dir="0" index="1" bw="31" slack="0"/>
<pin id="810" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126_1/2 "/>
</bind>
</comp>

<comp id="813" class="1004" name="tmp_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="0"/>
<pin id="815" dir="0" index="1" bw="32" slack="0"/>
<pin id="816" dir="0" index="2" bw="6" slack="0"/>
<pin id="817" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="821" class="1004" name="add_ln126_3_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="3" slack="0"/>
<pin id="823" dir="0" index="1" bw="31" slack="0"/>
<pin id="824" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126_3/2 "/>
</bind>
</comp>

<comp id="827" class="1004" name="tmp_1_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="1" slack="0"/>
<pin id="829" dir="0" index="1" bw="32" slack="0"/>
<pin id="830" dir="0" index="2" bw="6" slack="0"/>
<pin id="831" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="835" class="1004" name="xor_ln128_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="0"/>
<pin id="837" dir="0" index="1" bw="1" slack="0"/>
<pin id="838" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln128/2 "/>
</bind>
</comp>

<comp id="841" class="1004" name="add_ln172_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="4" slack="0"/>
<pin id="843" dir="0" index="1" bw="31" slack="0"/>
<pin id="844" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln172/2 "/>
</bind>
</comp>

<comp id="847" class="1004" name="tmp_2_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="1" slack="0"/>
<pin id="849" dir="0" index="1" bw="32" slack="0"/>
<pin id="850" dir="0" index="2" bw="6" slack="0"/>
<pin id="851" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="855" class="1004" name="xor_ln172_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="1" slack="0"/>
<pin id="857" dir="0" index="1" bw="1" slack="0"/>
<pin id="858" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln172/2 "/>
</bind>
</comp>

<comp id="861" class="1004" name="icmp_ln173_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="32" slack="0"/>
<pin id="863" dir="0" index="1" bw="32" slack="1"/>
<pin id="864" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln173/2 "/>
</bind>
</comp>

<comp id="866" class="1004" name="and_ln173_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="1" slack="0"/>
<pin id="868" dir="0" index="1" bw="1" slack="0"/>
<pin id="869" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln173/2 "/>
</bind>
</comp>

<comp id="872" class="1004" name="add_ln172_1_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="31" slack="0"/>
<pin id="874" dir="0" index="1" bw="4" slack="0"/>
<pin id="875" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln172_1/2 "/>
</bind>
</comp>

<comp id="878" class="1004" name="tmp_3_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="1" slack="0"/>
<pin id="880" dir="0" index="1" bw="32" slack="0"/>
<pin id="881" dir="0" index="2" bw="6" slack="0"/>
<pin id="882" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="886" class="1004" name="xor_ln172_1_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="1" slack="0"/>
<pin id="888" dir="0" index="1" bw="1" slack="0"/>
<pin id="889" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln172_1/2 "/>
</bind>
</comp>

<comp id="892" class="1004" name="icmp_ln173_1_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="32" slack="0"/>
<pin id="894" dir="0" index="1" bw="32" slack="1"/>
<pin id="895" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln173_1/2 "/>
</bind>
</comp>

<comp id="897" class="1004" name="and_ln173_1_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="1" slack="0"/>
<pin id="899" dir="0" index="1" bw="1" slack="0"/>
<pin id="900" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln173_1/2 "/>
</bind>
</comp>

<comp id="903" class="1004" name="add_ln172_2_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="31" slack="0"/>
<pin id="905" dir="0" index="1" bw="3" slack="0"/>
<pin id="906" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln172_2/2 "/>
</bind>
</comp>

<comp id="909" class="1004" name="tmp_4_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="1" slack="0"/>
<pin id="911" dir="0" index="1" bw="32" slack="0"/>
<pin id="912" dir="0" index="2" bw="6" slack="0"/>
<pin id="913" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="917" class="1004" name="xor_ln172_2_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="1" slack="0"/>
<pin id="919" dir="0" index="1" bw="1" slack="0"/>
<pin id="920" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln172_2/2 "/>
</bind>
</comp>

<comp id="923" class="1004" name="icmp_ln173_2_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="32" slack="0"/>
<pin id="925" dir="0" index="1" bw="32" slack="1"/>
<pin id="926" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln173_2/2 "/>
</bind>
</comp>

<comp id="928" class="1004" name="and_ln173_2_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="1" slack="0"/>
<pin id="930" dir="0" index="1" bw="1" slack="0"/>
<pin id="931" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln173_2/2 "/>
</bind>
</comp>

<comp id="934" class="1004" name="icmp_ln173_3_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="32" slack="0"/>
<pin id="936" dir="0" index="1" bw="32" slack="1"/>
<pin id="937" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln173_3/2 "/>
</bind>
</comp>

<comp id="939" class="1004" name="and_ln173_3_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="1" slack="0"/>
<pin id="941" dir="0" index="1" bw="1" slack="0"/>
<pin id="942" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln173_3/2 "/>
</bind>
</comp>

<comp id="945" class="1004" name="p_load109_load_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="8" slack="2"/>
<pin id="947" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load109/3 "/>
</bind>
</comp>

<comp id="948" class="1004" name="p_load105_load_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="8" slack="2"/>
<pin id="950" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load105/3 "/>
</bind>
</comp>

<comp id="951" class="1004" name="p_load98_load_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="8" slack="2"/>
<pin id="953" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load98/3 "/>
</bind>
</comp>

<comp id="954" class="1004" name="store_ln114_store_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="8" slack="0"/>
<pin id="956" dir="0" index="1" bw="8" slack="2"/>
<pin id="957" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/3 "/>
</bind>
</comp>

<comp id="959" class="1004" name="store_ln114_store_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="8" slack="0"/>
<pin id="961" dir="0" index="1" bw="8" slack="2"/>
<pin id="962" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/3 "/>
</bind>
</comp>

<comp id="964" class="1004" name="p_load_load_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="8" slack="2"/>
<pin id="966" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/3 "/>
</bind>
</comp>

<comp id="967" class="1004" name="add_ln126_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="1" slack="0"/>
<pin id="969" dir="0" index="1" bw="9" slack="1"/>
<pin id="970" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126/3 "/>
</bind>
</comp>

<comp id="972" class="1004" name="zext_ln129_1_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="9" slack="0"/>
<pin id="974" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln129_1/3 "/>
</bind>
</comp>

<comp id="977" class="1004" name="store_ln173_store_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="8" slack="0"/>
<pin id="979" dir="0" index="1" bw="8" slack="2"/>
<pin id="980" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln173/3 "/>
</bind>
</comp>

<comp id="982" class="1004" name="sext_ln165_6_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="8" slack="0"/>
<pin id="984" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln165_6/3 "/>
</bind>
</comp>

<comp id="986" class="1004" name="sext_ln165_9_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="8" slack="0"/>
<pin id="988" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln165_9/3 "/>
</bind>
</comp>

<comp id="990" class="1004" name="sext_ln165_12_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="8" slack="0"/>
<pin id="992" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln165_12/3 "/>
</bind>
</comp>

<comp id="994" class="1004" name="sext_ln166_4_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="8" slack="0"/>
<pin id="996" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln166_4/3 "/>
</bind>
</comp>

<comp id="998" class="1004" name="p_load110_load_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="8" slack="3"/>
<pin id="1000" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load110/4 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="p_load106_load_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="8" slack="3"/>
<pin id="1003" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load106/4 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="p_load100_load_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="8" slack="3"/>
<pin id="1006" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load100/4 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="store_ln114_store_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="8" slack="0"/>
<pin id="1009" dir="0" index="1" bw="8" slack="3"/>
<pin id="1010" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/4 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="store_ln114_store_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="8" slack="0"/>
<pin id="1014" dir="0" index="1" bw="8" slack="3"/>
<pin id="1015" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/4 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="p_load99_load_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="8" slack="3"/>
<pin id="1019" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load99/4 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="select_ln128_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="1" slack="2"/>
<pin id="1022" dir="0" index="1" bw="8" slack="0"/>
<pin id="1023" dir="0" index="2" bw="8" slack="0"/>
<pin id="1024" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln128/4 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="add_ln126_2_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="2" slack="0"/>
<pin id="1029" dir="0" index="1" bw="9" slack="2"/>
<pin id="1030" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126_2/4 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="zext_ln129_2_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="9" slack="0"/>
<pin id="1034" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln129_2/4 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="add_ln139_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="9" slack="3"/>
<pin id="1039" dir="0" index="1" bw="9" slack="2"/>
<pin id="1040" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln139/4 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="zext_ln139_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="9" slack="0"/>
<pin id="1043" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln139/4 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="add_ln139_1_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="9" slack="0"/>
<pin id="1048" dir="0" index="1" bw="9" slack="3"/>
<pin id="1049" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln139_1/4 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="zext_ln139_1_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="9" slack="0"/>
<pin id="1053" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln139_1/4 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="add_ln139_2_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="9" slack="1"/>
<pin id="1058" dir="0" index="1" bw="9" slack="3"/>
<pin id="1059" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln139_2/4 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="zext_ln139_2_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="9" slack="0"/>
<pin id="1062" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln139_2/4 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="add_ln139_3_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="9" slack="3"/>
<pin id="1067" dir="0" index="1" bw="9" slack="2"/>
<pin id="1068" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln139_3/4 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="zext_ln139_3_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="9" slack="0"/>
<pin id="1071" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln139_3/4 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="store_ln173_store_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="8" slack="0"/>
<pin id="1076" dir="0" index="1" bw="8" slack="3"/>
<pin id="1077" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln173/4 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="sext_ln165_5_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="8" slack="0"/>
<pin id="1081" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln165_5/4 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="sext_ln165_8_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="8" slack="0"/>
<pin id="1085" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln165_8/4 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="sext_ln165_11_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="8" slack="0"/>
<pin id="1089" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln165_11/4 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="sext_ln165_14_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="8" slack="0"/>
<pin id="1093" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln165_14/4 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="p_load111_load_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="8" slack="4"/>
<pin id="1097" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load111/5 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="p_load107_load_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="8" slack="4"/>
<pin id="1100" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load107/5 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="p_load102_load_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="8" slack="4"/>
<pin id="1103" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load102/5 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="store_ln114_store_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="8" slack="0"/>
<pin id="1106" dir="0" index="1" bw="8" slack="4"/>
<pin id="1107" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/5 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="store_ln114_store_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="8" slack="0"/>
<pin id="1111" dir="0" index="1" bw="8" slack="4"/>
<pin id="1112" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/5 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="p_load101_load_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="8" slack="4"/>
<pin id="1116" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load101/5 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="select_ln128_1_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="1" slack="3"/>
<pin id="1119" dir="0" index="1" bw="8" slack="0"/>
<pin id="1120" dir="0" index="2" bw="8" slack="0"/>
<pin id="1121" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln128_1/5 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="zext_ln129_3_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="32" slack="3"/>
<pin id="1126" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln129_3/5 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="psum_3_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="1" slack="3"/>
<pin id="1130" dir="0" index="1" bw="32" slack="0"/>
<pin id="1131" dir="0" index="2" bw="32" slack="0"/>
<pin id="1132" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="psum_3/5 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="psum_7_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="1" slack="3"/>
<pin id="1137" dir="0" index="1" bw="32" slack="0"/>
<pin id="1138" dir="0" index="2" bw="32" slack="0"/>
<pin id="1139" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="psum_7/5 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="psum_11_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="1" slack="3"/>
<pin id="1144" dir="0" index="1" bw="32" slack="0"/>
<pin id="1145" dir="0" index="2" bw="32" slack="0"/>
<pin id="1146" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="psum_11/5 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="store_ln173_store_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="8" slack="0"/>
<pin id="1151" dir="0" index="1" bw="8" slack="4"/>
<pin id="1152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln173/5 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="sext_ln165_4_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="8" slack="0"/>
<pin id="1156" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln165_4/5 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="sext_ln165_7_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="8" slack="0"/>
<pin id="1160" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln165_7/5 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="sext_ln165_10_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="8" slack="0"/>
<pin id="1164" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln165_10/5 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="sext_ln165_13_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="8" slack="0"/>
<pin id="1168" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln165_13/5 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="p_load112_load_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="8" slack="5"/>
<pin id="1172" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load112/6 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="p_load108_load_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="8" slack="5"/>
<pin id="1175" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load108/6 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="p_load104_load_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="8" slack="5"/>
<pin id="1178" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load104/6 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="store_ln114_store_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="8" slack="0"/>
<pin id="1181" dir="0" index="1" bw="8" slack="5"/>
<pin id="1182" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/6 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="store_ln114_store_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="8" slack="0"/>
<pin id="1186" dir="0" index="1" bw="8" slack="5"/>
<pin id="1187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/6 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="p_load103_load_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="8" slack="5"/>
<pin id="1191" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load103/6 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="select_ln128_2_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="1" slack="4"/>
<pin id="1194" dir="0" index="1" bw="8" slack="0"/>
<pin id="1195" dir="0" index="2" bw="8" slack="0"/>
<pin id="1196" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln128_2/6 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="sext_ln166_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="8" slack="0"/>
<pin id="1201" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln166/6 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="sext_ln166_1_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="8" slack="0"/>
<pin id="1205" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln166_1/6 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="sext_ln166_2_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="8" slack="0"/>
<pin id="1209" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln166_2/6 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="sext_ln166_3_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="8" slack="0"/>
<pin id="1213" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln166_3/6 "/>
</bind>
</comp>

<comp id="1215" class="1004" name="store_ln173_store_fu_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="8" slack="0"/>
<pin id="1217" dir="0" index="1" bw="8" slack="5"/>
<pin id="1218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln173/6 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="store_ln164_store_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="32" slack="0"/>
<pin id="1222" dir="0" index="1" bw="32" slack="8"/>
<pin id="1223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln164/9 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="store_ln164_store_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="32" slack="0"/>
<pin id="1226" dir="0" index="1" bw="32" slack="8"/>
<pin id="1227" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln164/9 "/>
</bind>
</comp>

<comp id="1228" class="1004" name="store_ln164_store_fu_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="32" slack="0"/>
<pin id="1230" dir="0" index="1" bw="32" slack="8"/>
<pin id="1231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln164/9 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="store_ln164_store_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="32" slack="0"/>
<pin id="1234" dir="0" index="1" bw="32" slack="8"/>
<pin id="1235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln164/9 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="add_ln177_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="9" slack="8"/>
<pin id="1238" dir="0" index="1" bw="9" slack="7"/>
<pin id="1239" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln177/9 "/>
</bind>
</comp>

<comp id="1240" class="1004" name="zext_ln177_fu_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="9" slack="0"/>
<pin id="1242" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177/9 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="add_ln177_1_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="9" slack="8"/>
<pin id="1247" dir="0" index="1" bw="9" slack="7"/>
<pin id="1248" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln177_1/9 "/>
</bind>
</comp>

<comp id="1249" class="1004" name="zext_ln177_1_fu_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="9" slack="0"/>
<pin id="1251" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177_1/9 "/>
</bind>
</comp>

<comp id="1254" class="1004" name="add_ln177_2_fu_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="9" slack="8"/>
<pin id="1256" dir="0" index="1" bw="9" slack="7"/>
<pin id="1257" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln177_2/9 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="zext_ln177_2_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="9" slack="0"/>
<pin id="1260" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177_2/9 "/>
</bind>
</comp>

<comp id="1263" class="1004" name="store_ln163_store_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="32" slack="1"/>
<pin id="1265" dir="0" index="1" bw="32" slack="6"/>
<pin id="1266" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln163/10 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="store_ln163_store_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="32" slack="1"/>
<pin id="1270" dir="0" index="1" bw="32" slack="6"/>
<pin id="1271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln163/10 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="store_ln163_store_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="32" slack="1"/>
<pin id="1275" dir="0" index="1" bw="32" slack="6"/>
<pin id="1276" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln163/10 "/>
</bind>
</comp>

<comp id="1278" class="1004" name="store_ln163_store_fu_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="32" slack="1"/>
<pin id="1280" dir="0" index="1" bw="32" slack="6"/>
<pin id="1281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln163/10 "/>
</bind>
</comp>

<comp id="1283" class="1004" name="store_ln163_store_fu_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="32" slack="1"/>
<pin id="1285" dir="0" index="1" bw="32" slack="6"/>
<pin id="1286" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln163/10 "/>
</bind>
</comp>

<comp id="1288" class="1004" name="store_ln163_store_fu_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="32" slack="1"/>
<pin id="1290" dir="0" index="1" bw="32" slack="6"/>
<pin id="1291" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln163/10 "/>
</bind>
</comp>

<comp id="1293" class="1004" name="store_ln163_store_fu_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="32" slack="1"/>
<pin id="1295" dir="0" index="1" bw="32" slack="6"/>
<pin id="1296" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln163/10 "/>
</bind>
</comp>

<comp id="1298" class="1004" name="store_ln163_store_fu_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="32" slack="1"/>
<pin id="1300" dir="0" index="1" bw="32" slack="6"/>
<pin id="1301" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln163/10 "/>
</bind>
</comp>

<comp id="1303" class="1004" name="store_ln163_store_fu_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="32" slack="1"/>
<pin id="1305" dir="0" index="1" bw="32" slack="6"/>
<pin id="1306" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln163/10 "/>
</bind>
</comp>

<comp id="1308" class="1004" name="store_ln163_store_fu_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="32" slack="1"/>
<pin id="1310" dir="0" index="1" bw="32" slack="6"/>
<pin id="1311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln163/10 "/>
</bind>
</comp>

<comp id="1313" class="1004" name="store_ln163_store_fu_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="32" slack="1"/>
<pin id="1315" dir="0" index="1" bw="32" slack="6"/>
<pin id="1316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln163/10 "/>
</bind>
</comp>

<comp id="1318" class="1004" name="store_ln163_store_fu_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="32" slack="1"/>
<pin id="1320" dir="0" index="1" bw="32" slack="6"/>
<pin id="1321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln163/10 "/>
</bind>
</comp>

<comp id="1323" class="1007" name="grp_fu_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="8" slack="0"/>
<pin id="1325" dir="0" index="1" bw="8" slack="2"/>
<pin id="1326" dir="0" index="2" bw="32" slack="0"/>
<pin id="1327" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln166_6/3 sext_ln166_7/5 add_ln165_2/5 "/>
</bind>
</comp>

<comp id="1330" class="1007" name="grp_fu_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="8" slack="0"/>
<pin id="1332" dir="0" index="1" bw="8" slack="2"/>
<pin id="1333" dir="0" index="2" bw="32" slack="0"/>
<pin id="1334" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln166_9/3 sext_ln166_10/5 add_ln165_5/5 "/>
</bind>
</comp>

<comp id="1337" class="1007" name="grp_fu_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="8" slack="0"/>
<pin id="1339" dir="0" index="1" bw="8" slack="2"/>
<pin id="1340" dir="0" index="2" bw="32" slack="0"/>
<pin id="1341" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln166_12/3 sext_ln166_13/5 add_ln165_8/5 "/>
</bind>
</comp>

<comp id="1344" class="1007" name="grp_fu_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="8" slack="0"/>
<pin id="1346" dir="0" index="1" bw="8" slack="2"/>
<pin id="1347" dir="0" index="2" bw="32" slack="0"/>
<pin id="1348" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln166_15/3 sext_ln165_15/5 add_ln165_11/5 "/>
</bind>
</comp>

<comp id="1351" class="1007" name="grp_fu_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="8" slack="0"/>
<pin id="1353" dir="0" index="1" bw="8" slack="3"/>
<pin id="1354" dir="0" index="2" bw="32" slack="0"/>
<pin id="1355" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln166_5/4 sext_ln166_6/6 add_ln165_1/6 "/>
</bind>
</comp>

<comp id="1358" class="1007" name="grp_fu_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="8" slack="0"/>
<pin id="1360" dir="0" index="1" bw="8" slack="3"/>
<pin id="1361" dir="0" index="2" bw="32" slack="0"/>
<pin id="1362" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln166_8/4 sext_ln166_9/6 add_ln165_4/6 "/>
</bind>
</comp>

<comp id="1365" class="1007" name="grp_fu_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="8" slack="0"/>
<pin id="1367" dir="0" index="1" bw="8" slack="3"/>
<pin id="1368" dir="0" index="2" bw="32" slack="0"/>
<pin id="1369" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln166_11/4 sext_ln166_12/6 add_ln165_7/6 "/>
</bind>
</comp>

<comp id="1372" class="1007" name="grp_fu_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="8" slack="0"/>
<pin id="1374" dir="0" index="1" bw="8" slack="3"/>
<pin id="1375" dir="0" index="2" bw="32" slack="0"/>
<pin id="1376" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln166_14/4 sext_ln166_15/6 add_ln165_10/6 "/>
</bind>
</comp>

<comp id="1379" class="1007" name="grp_fu_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="8" slack="0"/>
<pin id="1381" dir="0" index="1" bw="8" slack="4"/>
<pin id="1382" dir="0" index="2" bw="32" slack="1"/>
<pin id="1383" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln166_4/5 sext_ln166_5/7 add_ln165/7 "/>
</bind>
</comp>

<comp id="1386" class="1007" name="grp_fu_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="8" slack="0"/>
<pin id="1388" dir="0" index="1" bw="8" slack="4"/>
<pin id="1389" dir="0" index="2" bw="32" slack="1"/>
<pin id="1390" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln166_7/5 sext_ln166_8/7 add_ln165_3/7 "/>
</bind>
</comp>

<comp id="1393" class="1007" name="grp_fu_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="8" slack="0"/>
<pin id="1395" dir="0" index="1" bw="8" slack="4"/>
<pin id="1396" dir="0" index="2" bw="32" slack="1"/>
<pin id="1397" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln166_10/5 sext_ln166_11/7 add_ln165_6/7 "/>
</bind>
</comp>

<comp id="1400" class="1007" name="grp_fu_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="8" slack="0"/>
<pin id="1402" dir="0" index="1" bw="8" slack="4"/>
<pin id="1403" dir="0" index="2" bw="32" slack="1"/>
<pin id="1404" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln166_13/5 sext_ln166_14/7 add_ln165_9/7 "/>
</bind>
</comp>

<comp id="1407" class="1007" name="grp_fu_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="8" slack="0"/>
<pin id="1409" dir="0" index="1" bw="8" slack="5"/>
<pin id="1410" dir="0" index="2" bw="32" slack="2"/>
<pin id="1411" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln166/6 sext_ln165/8 output_reg_3_3_1/8 "/>
</bind>
</comp>

<comp id="1416" class="1007" name="grp_fu_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="8" slack="0"/>
<pin id="1418" dir="0" index="1" bw="8" slack="5"/>
<pin id="1419" dir="0" index="2" bw="32" slack="2"/>
<pin id="1420" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln166_1/6 sext_ln165_1/8 output_reg_2_3_1/8 "/>
</bind>
</comp>

<comp id="1425" class="1007" name="grp_fu_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="8" slack="0"/>
<pin id="1427" dir="0" index="1" bw="8" slack="5"/>
<pin id="1428" dir="0" index="2" bw="32" slack="2"/>
<pin id="1429" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln166_2/6 sext_ln165_2/8 output_reg_1_3_1/8 "/>
</bind>
</comp>

<comp id="1434" class="1007" name="grp_fu_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="8" slack="0"/>
<pin id="1436" dir="0" index="1" bw="8" slack="5"/>
<pin id="1437" dir="0" index="2" bw="32" slack="2"/>
<pin id="1438" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln166_3/6 sext_ln165_3/8 output_reg_0_3_1/8 "/>
</bind>
</comp>

<comp id="1443" class="1005" name="output_reg_0_0_reg_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="32" slack="6"/>
<pin id="1445" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="output_reg_0_0 "/>
</bind>
</comp>

<comp id="1448" class="1005" name="output_reg_0_1_reg_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="32" slack="6"/>
<pin id="1450" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="output_reg_0_1 "/>
</bind>
</comp>

<comp id="1453" class="1005" name="output_reg_0_2_reg_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="32" slack="6"/>
<pin id="1455" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="output_reg_0_2 "/>
</bind>
</comp>

<comp id="1458" class="1005" name="output_reg_0_3_reg_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="32" slack="8"/>
<pin id="1460" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="output_reg_0_3 "/>
</bind>
</comp>

<comp id="1463" class="1005" name="output_reg_1_0_reg_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="32" slack="6"/>
<pin id="1465" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="output_reg_1_0 "/>
</bind>
</comp>

<comp id="1468" class="1005" name="output_reg_1_1_reg_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="32" slack="6"/>
<pin id="1470" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="output_reg_1_1 "/>
</bind>
</comp>

<comp id="1473" class="1005" name="output_reg_1_2_reg_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="32" slack="6"/>
<pin id="1475" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="output_reg_1_2 "/>
</bind>
</comp>

<comp id="1478" class="1005" name="output_reg_1_3_reg_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="32" slack="8"/>
<pin id="1480" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="output_reg_1_3 "/>
</bind>
</comp>

<comp id="1483" class="1005" name="output_reg_2_0_reg_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="32" slack="6"/>
<pin id="1485" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="output_reg_2_0 "/>
</bind>
</comp>

<comp id="1488" class="1005" name="output_reg_2_1_reg_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="32" slack="6"/>
<pin id="1490" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="output_reg_2_1 "/>
</bind>
</comp>

<comp id="1493" class="1005" name="output_reg_2_2_reg_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="32" slack="6"/>
<pin id="1495" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="output_reg_2_2 "/>
</bind>
</comp>

<comp id="1498" class="1005" name="output_reg_2_3_reg_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="32" slack="8"/>
<pin id="1500" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="output_reg_2_3 "/>
</bind>
</comp>

<comp id="1503" class="1005" name="output_reg_3_0_reg_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="32" slack="6"/>
<pin id="1505" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="output_reg_3_0 "/>
</bind>
</comp>

<comp id="1508" class="1005" name="output_reg_3_1_reg_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="32" slack="6"/>
<pin id="1510" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="output_reg_3_1 "/>
</bind>
</comp>

<comp id="1513" class="1005" name="output_reg_3_2_reg_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="32" slack="6"/>
<pin id="1515" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="output_reg_3_2 "/>
</bind>
</comp>

<comp id="1518" class="1005" name="output_reg_3_3_reg_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="32" slack="8"/>
<pin id="1520" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="output_reg_3_3 "/>
</bind>
</comp>

<comp id="1523" class="1005" name="mul_ln111_reg_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="32" slack="1"/>
<pin id="1525" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln111 "/>
</bind>
</comp>

<comp id="1531" class="1005" name="mul24_i_i_reg_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="9" slack="3"/>
<pin id="1533" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="mul24_i_i "/>
</bind>
</comp>

<comp id="1538" class="1005" name="icmp_ln114_reg_1538">
<pin_list>
<pin id="1539" dir="0" index="0" bw="1" slack="1"/>
<pin id="1540" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln114 "/>
</bind>
</comp>

<comp id="1542" class="1005" name="empty_31_reg_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="8" slack="5"/>
<pin id="1544" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="empty_31 "/>
</bind>
</comp>

<comp id="1548" class="1005" name="empty_32_reg_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="8" slack="4"/>
<pin id="1550" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="empty_32 "/>
</bind>
</comp>

<comp id="1554" class="1005" name="empty_33_reg_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="8" slack="3"/>
<pin id="1556" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="empty_33 "/>
</bind>
</comp>

<comp id="1560" class="1005" name="empty_34_reg_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="8" slack="2"/>
<pin id="1562" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="empty_34 "/>
</bind>
</comp>

<comp id="1566" class="1005" name="empty_35_reg_1566">
<pin_list>
<pin id="1567" dir="0" index="0" bw="8" slack="5"/>
<pin id="1568" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="empty_35 "/>
</bind>
</comp>

<comp id="1572" class="1005" name="empty_36_reg_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="8" slack="4"/>
<pin id="1574" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="empty_36 "/>
</bind>
</comp>

<comp id="1578" class="1005" name="empty_37_reg_1578">
<pin_list>
<pin id="1579" dir="0" index="0" bw="8" slack="3"/>
<pin id="1580" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="empty_37 "/>
</bind>
</comp>

<comp id="1584" class="1005" name="empty_38_reg_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="8" slack="2"/>
<pin id="1586" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="empty_38 "/>
</bind>
</comp>

<comp id="1590" class="1005" name="empty_39_reg_1590">
<pin_list>
<pin id="1591" dir="0" index="0" bw="8" slack="5"/>
<pin id="1592" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="empty_39 "/>
</bind>
</comp>

<comp id="1597" class="1005" name="empty_40_reg_1597">
<pin_list>
<pin id="1598" dir="0" index="0" bw="8" slack="4"/>
<pin id="1599" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="empty_40 "/>
</bind>
</comp>

<comp id="1604" class="1005" name="empty_41_reg_1604">
<pin_list>
<pin id="1605" dir="0" index="0" bw="8" slack="3"/>
<pin id="1606" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="empty_41 "/>
</bind>
</comp>

<comp id="1611" class="1005" name="empty_42_reg_1611">
<pin_list>
<pin id="1612" dir="0" index="0" bw="8" slack="2"/>
<pin id="1613" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="empty_42 "/>
</bind>
</comp>

<comp id="1618" class="1005" name="weight_regfile_3_3_load_cast_i_i_reg_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="16" slack="5"/>
<pin id="1620" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="weight_regfile_3_3_load_cast_i_i "/>
</bind>
</comp>

<comp id="1623" class="1005" name="weight_regfile_3_2_load_cast_i_i_reg_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="16" slack="4"/>
<pin id="1625" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="weight_regfile_3_2_load_cast_i_i "/>
</bind>
</comp>

<comp id="1628" class="1005" name="weight_regfile_3_1_load_cast_i_i_reg_1628">
<pin_list>
<pin id="1629" dir="0" index="0" bw="16" slack="3"/>
<pin id="1630" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="weight_regfile_3_1_load_cast_i_i "/>
</bind>
</comp>

<comp id="1633" class="1005" name="weight_regfile_3_0_load_cast_i_i_reg_1633">
<pin_list>
<pin id="1634" dir="0" index="0" bw="16" slack="2"/>
<pin id="1635" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="weight_regfile_3_0_load_cast_i_i "/>
</bind>
</comp>

<comp id="1638" class="1005" name="weight_regfile_2_3_load_cast_i_i_reg_1638">
<pin_list>
<pin id="1639" dir="0" index="0" bw="16" slack="5"/>
<pin id="1640" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="weight_regfile_2_3_load_cast_i_i "/>
</bind>
</comp>

<comp id="1643" class="1005" name="weight_regfile_2_2_load_cast_i_i_reg_1643">
<pin_list>
<pin id="1644" dir="0" index="0" bw="16" slack="4"/>
<pin id="1645" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="weight_regfile_2_2_load_cast_i_i "/>
</bind>
</comp>

<comp id="1648" class="1005" name="weight_regfile_2_1_load_cast_i_i_reg_1648">
<pin_list>
<pin id="1649" dir="0" index="0" bw="16" slack="3"/>
<pin id="1650" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="weight_regfile_2_1_load_cast_i_i "/>
</bind>
</comp>

<comp id="1653" class="1005" name="weight_regfile_2_0_load_cast_i_i_reg_1653">
<pin_list>
<pin id="1654" dir="0" index="0" bw="16" slack="2"/>
<pin id="1655" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="weight_regfile_2_0_load_cast_i_i "/>
</bind>
</comp>

<comp id="1658" class="1005" name="weight_regfile_1_3_load_cast_i_i_reg_1658">
<pin_list>
<pin id="1659" dir="0" index="0" bw="16" slack="5"/>
<pin id="1660" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="weight_regfile_1_3_load_cast_i_i "/>
</bind>
</comp>

<comp id="1663" class="1005" name="weight_regfile_1_2_load_cast_i_i_reg_1663">
<pin_list>
<pin id="1664" dir="0" index="0" bw="16" slack="4"/>
<pin id="1665" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="weight_regfile_1_2_load_cast_i_i "/>
</bind>
</comp>

<comp id="1668" class="1005" name="weight_regfile_1_1_load_cast_i_i_reg_1668">
<pin_list>
<pin id="1669" dir="0" index="0" bw="16" slack="3"/>
<pin id="1670" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="weight_regfile_1_1_load_cast_i_i "/>
</bind>
</comp>

<comp id="1673" class="1005" name="weight_regfile_1_0_load_cast_i_i_reg_1673">
<pin_list>
<pin id="1674" dir="0" index="0" bw="16" slack="2"/>
<pin id="1675" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="weight_regfile_1_0_load_cast_i_i "/>
</bind>
</comp>

<comp id="1678" class="1005" name="weight_regfile_0_3_load_cast_i_i_reg_1678">
<pin_list>
<pin id="1679" dir="0" index="0" bw="16" slack="5"/>
<pin id="1680" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="weight_regfile_0_3_load_cast_i_i "/>
</bind>
</comp>

<comp id="1683" class="1005" name="weight_regfile_0_2_load_cast_i_i_reg_1683">
<pin_list>
<pin id="1684" dir="0" index="0" bw="16" slack="4"/>
<pin id="1685" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="weight_regfile_0_2_load_cast_i_i "/>
</bind>
</comp>

<comp id="1688" class="1005" name="weight_regfile_0_1_load_cast_i_i_reg_1688">
<pin_list>
<pin id="1689" dir="0" index="0" bw="16" slack="3"/>
<pin id="1690" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="weight_regfile_0_1_load_cast_i_i "/>
</bind>
</comp>

<comp id="1693" class="1005" name="weight_regfile_0_0_load_cast_i_i_reg_1693">
<pin_list>
<pin id="1694" dir="0" index="0" bw="16" slack="2"/>
<pin id="1695" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="weight_regfile_0_0_load_cast_i_i "/>
</bind>
</comp>

<comp id="1698" class="1005" name="trunc_ln114_reg_1698">
<pin_list>
<pin id="1699" dir="0" index="0" bw="31" slack="1"/>
<pin id="1700" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln114 "/>
</bind>
</comp>

<comp id="1703" class="1005" name="add_ln139_4_reg_1703">
<pin_list>
<pin id="1704" dir="0" index="0" bw="9" slack="3"/>
<pin id="1705" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="add_ln139_4 "/>
</bind>
</comp>

<comp id="1708" class="1005" name="add_ln177_3_reg_1708">
<pin_list>
<pin id="1709" dir="0" index="0" bw="9" slack="8"/>
<pin id="1710" dir="1" index="1" bw="9" slack="8"/>
</pin_list>
<bind>
<opset="add_ln177_3 "/>
</bind>
</comp>

<comp id="1713" class="1005" name="add_ln177_4_reg_1713">
<pin_list>
<pin id="1714" dir="0" index="0" bw="9" slack="8"/>
<pin id="1715" dir="1" index="1" bw="9" slack="8"/>
</pin_list>
<bind>
<opset="add_ln177_4 "/>
</bind>
</comp>

<comp id="1718" class="1005" name="add_ln177_5_reg_1718">
<pin_list>
<pin id="1719" dir="0" index="0" bw="9" slack="8"/>
<pin id="1720" dir="1" index="1" bw="9" slack="8"/>
</pin_list>
<bind>
<opset="add_ln177_5 "/>
</bind>
</comp>

<comp id="1723" class="1005" name="icmp_ln114_1_reg_1723">
<pin_list>
<pin id="1724" dir="0" index="0" bw="1" slack="1"/>
<pin id="1725" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln114_1 "/>
</bind>
</comp>

<comp id="1727" class="1005" name="add_ln114_reg_1727">
<pin_list>
<pin id="1728" dir="0" index="0" bw="31" slack="0"/>
<pin id="1729" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln114 "/>
</bind>
</comp>

<comp id="1732" class="1005" name="trunc_ln129_reg_1732">
<pin_list>
<pin id="1733" dir="0" index="0" bw="9" slack="1"/>
<pin id="1734" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln129 "/>
</bind>
</comp>

<comp id="1743" class="1005" name="data_l1buf_0_addr_reg_1743">
<pin_list>
<pin id="1744" dir="0" index="0" bw="9" slack="1"/>
<pin id="1745" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="data_l1buf_0_addr "/>
</bind>
</comp>

<comp id="1748" class="1005" name="icmp_ln128_reg_1748">
<pin_list>
<pin id="1749" dir="0" index="0" bw="1" slack="1"/>
<pin id="1750" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln128 "/>
</bind>
</comp>

<comp id="1754" class="1005" name="tmp_reg_1754">
<pin_list>
<pin id="1755" dir="0" index="0" bw="1" slack="2"/>
<pin id="1756" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1760" class="1005" name="add_ln126_3_reg_1760">
<pin_list>
<pin id="1761" dir="0" index="0" bw="32" slack="3"/>
<pin id="1762" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="add_ln126_3 "/>
</bind>
</comp>

<comp id="1765" class="1005" name="tmp_1_reg_1765">
<pin_list>
<pin id="1766" dir="0" index="0" bw="1" slack="2"/>
<pin id="1767" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1771" class="1005" name="and_ln173_reg_1771">
<pin_list>
<pin id="1772" dir="0" index="0" bw="1" slack="7"/>
<pin id="1773" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln173 "/>
</bind>
</comp>

<comp id="1775" class="1005" name="and_ln173_1_reg_1775">
<pin_list>
<pin id="1776" dir="0" index="0" bw="1" slack="7"/>
<pin id="1777" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln173_1 "/>
</bind>
</comp>

<comp id="1779" class="1005" name="and_ln173_2_reg_1779">
<pin_list>
<pin id="1780" dir="0" index="0" bw="1" slack="7"/>
<pin id="1781" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln173_2 "/>
</bind>
</comp>

<comp id="1783" class="1005" name="and_ln173_3_reg_1783">
<pin_list>
<pin id="1784" dir="0" index="0" bw="1" slack="7"/>
<pin id="1785" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln173_3 "/>
</bind>
</comp>

<comp id="1787" class="1005" name="add_ln126_reg_1787">
<pin_list>
<pin id="1788" dir="0" index="0" bw="9" slack="1"/>
<pin id="1789" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln126 "/>
</bind>
</comp>

<comp id="1792" class="1005" name="data_l1buf_1_addr_reg_1792">
<pin_list>
<pin id="1793" dir="0" index="0" bw="9" slack="1"/>
<pin id="1794" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="data_l1buf_1_addr "/>
</bind>
</comp>

<comp id="1797" class="1005" name="sext_ln165_6_reg_1797">
<pin_list>
<pin id="1798" dir="0" index="0" bw="16" slack="1"/>
<pin id="1799" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln165_6 "/>
</bind>
</comp>

<comp id="1802" class="1005" name="sext_ln165_9_reg_1802">
<pin_list>
<pin id="1803" dir="0" index="0" bw="16" slack="1"/>
<pin id="1804" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln165_9 "/>
</bind>
</comp>

<comp id="1807" class="1005" name="sext_ln165_12_reg_1807">
<pin_list>
<pin id="1808" dir="0" index="0" bw="16" slack="1"/>
<pin id="1809" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln165_12 "/>
</bind>
</comp>

<comp id="1812" class="1005" name="sext_ln166_4_reg_1812">
<pin_list>
<pin id="1813" dir="0" index="0" bw="16" slack="1"/>
<pin id="1814" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln166_4 "/>
</bind>
</comp>

<comp id="1817" class="1005" name="data_l1buf_2_addr_reg_1817">
<pin_list>
<pin id="1818" dir="0" index="0" bw="9" slack="1"/>
<pin id="1819" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="data_l1buf_2_addr "/>
</bind>
</comp>

<comp id="1822" class="1005" name="zext_ln139_reg_1822">
<pin_list>
<pin id="1823" dir="0" index="0" bw="64" slack="5"/>
<pin id="1824" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln139 "/>
</bind>
</comp>

<comp id="1827" class="1005" name="output_l1_3_addr_reg_1827">
<pin_list>
<pin id="1828" dir="0" index="0" bw="9" slack="1"/>
<pin id="1829" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="output_l1_3_addr "/>
</bind>
</comp>

<comp id="1832" class="1005" name="output_l1_2_addr_reg_1832">
<pin_list>
<pin id="1833" dir="0" index="0" bw="9" slack="1"/>
<pin id="1834" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="output_l1_2_addr "/>
</bind>
</comp>

<comp id="1837" class="1005" name="output_l1_1_addr_reg_1837">
<pin_list>
<pin id="1838" dir="0" index="0" bw="9" slack="1"/>
<pin id="1839" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="output_l1_1_addr "/>
</bind>
</comp>

<comp id="1842" class="1005" name="output_l1_0_addr_reg_1842">
<pin_list>
<pin id="1843" dir="0" index="0" bw="9" slack="1"/>
<pin id="1844" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="output_l1_0_addr "/>
</bind>
</comp>

<comp id="1847" class="1005" name="sext_ln165_5_reg_1847">
<pin_list>
<pin id="1848" dir="0" index="0" bw="16" slack="1"/>
<pin id="1849" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln165_5 "/>
</bind>
</comp>

<comp id="1852" class="1005" name="sext_ln165_8_reg_1852">
<pin_list>
<pin id="1853" dir="0" index="0" bw="16" slack="1"/>
<pin id="1854" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln165_8 "/>
</bind>
</comp>

<comp id="1857" class="1005" name="sext_ln165_11_reg_1857">
<pin_list>
<pin id="1858" dir="0" index="0" bw="16" slack="1"/>
<pin id="1859" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln165_11 "/>
</bind>
</comp>

<comp id="1862" class="1005" name="sext_ln165_14_reg_1862">
<pin_list>
<pin id="1863" dir="0" index="0" bw="16" slack="1"/>
<pin id="1864" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln165_14 "/>
</bind>
</comp>

<comp id="1867" class="1005" name="data_l1buf_3_addr_reg_1867">
<pin_list>
<pin id="1868" dir="0" index="0" bw="9" slack="1"/>
<pin id="1869" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="data_l1buf_3_addr "/>
</bind>
</comp>

<comp id="1872" class="1005" name="psum_3_reg_1872">
<pin_list>
<pin id="1873" dir="0" index="0" bw="32" slack="1"/>
<pin id="1874" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="psum_3 "/>
</bind>
</comp>

<comp id="1877" class="1005" name="psum_7_reg_1877">
<pin_list>
<pin id="1878" dir="0" index="0" bw="32" slack="1"/>
<pin id="1879" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="psum_7 "/>
</bind>
</comp>

<comp id="1882" class="1005" name="psum_11_reg_1882">
<pin_list>
<pin id="1883" dir="0" index="0" bw="32" slack="1"/>
<pin id="1884" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="psum_11 "/>
</bind>
</comp>

<comp id="1887" class="1005" name="psum_15_reg_1887">
<pin_list>
<pin id="1888" dir="0" index="0" bw="32" slack="1"/>
<pin id="1889" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="psum_15 "/>
</bind>
</comp>

<comp id="1892" class="1005" name="sext_ln165_4_reg_1892">
<pin_list>
<pin id="1893" dir="0" index="0" bw="16" slack="1"/>
<pin id="1894" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln165_4 "/>
</bind>
</comp>

<comp id="1897" class="1005" name="sext_ln165_7_reg_1897">
<pin_list>
<pin id="1898" dir="0" index="0" bw="16" slack="1"/>
<pin id="1899" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln165_7 "/>
</bind>
</comp>

<comp id="1902" class="1005" name="sext_ln165_10_reg_1902">
<pin_list>
<pin id="1903" dir="0" index="0" bw="16" slack="1"/>
<pin id="1904" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln165_10 "/>
</bind>
</comp>

<comp id="1907" class="1005" name="sext_ln165_13_reg_1907">
<pin_list>
<pin id="1908" dir="0" index="0" bw="16" slack="1"/>
<pin id="1909" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln165_13 "/>
</bind>
</comp>

<comp id="1912" class="1005" name="sext_ln166_reg_1912">
<pin_list>
<pin id="1913" dir="0" index="0" bw="16" slack="1"/>
<pin id="1914" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln166 "/>
</bind>
</comp>

<comp id="1917" class="1005" name="sext_ln166_1_reg_1917">
<pin_list>
<pin id="1918" dir="0" index="0" bw="16" slack="1"/>
<pin id="1919" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln166_1 "/>
</bind>
</comp>

<comp id="1922" class="1005" name="sext_ln166_2_reg_1922">
<pin_list>
<pin id="1923" dir="0" index="0" bw="16" slack="1"/>
<pin id="1924" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln166_2 "/>
</bind>
</comp>

<comp id="1927" class="1005" name="sext_ln166_3_reg_1927">
<pin_list>
<pin id="1928" dir="0" index="0" bw="16" slack="1"/>
<pin id="1929" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln166_3 "/>
</bind>
</comp>

<comp id="1932" class="1005" name="add_ln165_2_reg_1932">
<pin_list>
<pin id="1933" dir="0" index="0" bw="32" slack="0"/>
<pin id="1934" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln165_2 "/>
</bind>
</comp>

<comp id="1937" class="1005" name="add_ln165_5_reg_1937">
<pin_list>
<pin id="1938" dir="0" index="0" bw="32" slack="0"/>
<pin id="1939" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln165_5 "/>
</bind>
</comp>

<comp id="1942" class="1005" name="add_ln165_8_reg_1942">
<pin_list>
<pin id="1943" dir="0" index="0" bw="32" slack="0"/>
<pin id="1944" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln165_8 "/>
</bind>
</comp>

<comp id="1947" class="1005" name="add_ln165_11_reg_1947">
<pin_list>
<pin id="1948" dir="0" index="0" bw="32" slack="0"/>
<pin id="1949" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln165_11 "/>
</bind>
</comp>

<comp id="1952" class="1005" name="add_ln165_1_reg_1952">
<pin_list>
<pin id="1953" dir="0" index="0" bw="32" slack="1"/>
<pin id="1954" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln165_1 "/>
</bind>
</comp>

<comp id="1957" class="1005" name="add_ln165_4_reg_1957">
<pin_list>
<pin id="1958" dir="0" index="0" bw="32" slack="1"/>
<pin id="1959" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln165_4 "/>
</bind>
</comp>

<comp id="1962" class="1005" name="add_ln165_7_reg_1962">
<pin_list>
<pin id="1963" dir="0" index="0" bw="32" slack="1"/>
<pin id="1964" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln165_7 "/>
</bind>
</comp>

<comp id="1967" class="1005" name="add_ln165_10_reg_1967">
<pin_list>
<pin id="1968" dir="0" index="0" bw="32" slack="1"/>
<pin id="1969" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln165_10 "/>
</bind>
</comp>

<comp id="1972" class="1005" name="add_ln165_reg_1972">
<pin_list>
<pin id="1973" dir="0" index="0" bw="32" slack="1"/>
<pin id="1974" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln165 "/>
</bind>
</comp>

<comp id="1977" class="1005" name="add_ln165_3_reg_1977">
<pin_list>
<pin id="1978" dir="0" index="0" bw="32" slack="1"/>
<pin id="1979" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln165_3 "/>
</bind>
</comp>

<comp id="1982" class="1005" name="add_ln165_6_reg_1982">
<pin_list>
<pin id="1983" dir="0" index="0" bw="32" slack="1"/>
<pin id="1984" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln165_6 "/>
</bind>
</comp>

<comp id="1987" class="1005" name="add_ln165_9_reg_1987">
<pin_list>
<pin id="1988" dir="0" index="0" bw="32" slack="1"/>
<pin id="1989" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln165_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="133"><net_src comp="54" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="54" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="54" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="54" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="54" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="54" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="54" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="54" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="54" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="54" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="54" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="54" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="54" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="54" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="54" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="54" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="76" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="76" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="76" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="76" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="76" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="76" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="76" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="76" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="76" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="76" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="76" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="76" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="52" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="30" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="52" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="28" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="52" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="26" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="52" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="24" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="52" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="22" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="52" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="20" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="52" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="18" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="52" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="16" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="52" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="14" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="52" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="12" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="52" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="10" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="52" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="8" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="52" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="6" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="52" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="4" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="52" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="2" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="52" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="0" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="70" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="42" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="72" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="40" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="355"><net_src comp="32" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="90" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="362"><net_src comp="350" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="368"><net_src comp="34" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="90" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="375"><net_src comp="363" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="381"><net_src comp="36" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="90" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="388"><net_src comp="376" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="394"><net_src comp="44" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="90" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="405"><net_src comp="389" pin="3"/><net_sink comp="396" pin=2"/></net>

<net id="411"><net_src comp="46" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="90" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="422"><net_src comp="406" pin="3"/><net_sink comp="413" pin=2"/></net>

<net id="428"><net_src comp="48" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="90" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="439"><net_src comp="423" pin="3"/><net_sink comp="430" pin=2"/></net>

<net id="445"><net_src comp="50" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="90" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="456"><net_src comp="440" pin="3"/><net_sink comp="447" pin=2"/></net>

<net id="462"><net_src comp="38" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="90" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="469"><net_src comp="457" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="475"><net_src comp="44" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="90" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="470" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="483"><net_src comp="46" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="90" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="485"><net_src comp="478" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="491"><net_src comp="48" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="90" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="486" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="499"><net_src comp="50" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="90" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="494" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="505"><net_src comp="86" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="512"><net_src comp="502" pin="1"/><net_sink comp="506" pin=2"/></net>

<net id="516"><net_src comp="114" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="523"><net_src comp="513" pin="1"/><net_sink comp="517" pin=2"/></net>

<net id="524"><net_src comp="517" pin="4"/><net_sink comp="513" pin=0"/></net>

<net id="528"><net_src comp="114" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="535"><net_src comp="525" pin="1"/><net_sink comp="529" pin=2"/></net>

<net id="536"><net_src comp="529" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="540"><net_src comp="114" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="547"><net_src comp="537" pin="1"/><net_sink comp="541" pin=2"/></net>

<net id="548"><net_src comp="541" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="552"><net_src comp="114" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="559"><net_src comp="549" pin="1"/><net_sink comp="553" pin=2"/></net>

<net id="560"><net_src comp="553" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="564"><net_src comp="114" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="571"><net_src comp="561" pin="1"/><net_sink comp="565" pin=2"/></net>

<net id="572"><net_src comp="565" pin="4"/><net_sink comp="561" pin=0"/></net>

<net id="576"><net_src comp="114" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="583"><net_src comp="573" pin="1"/><net_sink comp="577" pin=2"/></net>

<net id="584"><net_src comp="577" pin="4"/><net_sink comp="573" pin=0"/></net>

<net id="588"><net_src comp="114" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="595"><net_src comp="585" pin="1"/><net_sink comp="589" pin=2"/></net>

<net id="596"><net_src comp="589" pin="4"/><net_sink comp="585" pin=0"/></net>

<net id="600"><net_src comp="114" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="607"><net_src comp="597" pin="1"/><net_sink comp="601" pin=2"/></net>

<net id="608"><net_src comp="601" pin="4"/><net_sink comp="597" pin=0"/></net>

<net id="612"><net_src comp="114" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="619"><net_src comp="609" pin="1"/><net_sink comp="613" pin=2"/></net>

<net id="620"><net_src comp="613" pin="4"/><net_sink comp="609" pin=0"/></net>

<net id="624"><net_src comp="114" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="631"><net_src comp="621" pin="1"/><net_sink comp="625" pin=2"/></net>

<net id="632"><net_src comp="625" pin="4"/><net_sink comp="621" pin=0"/></net>

<net id="636"><net_src comp="114" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="643"><net_src comp="633" pin="1"/><net_sink comp="637" pin=2"/></net>

<net id="644"><net_src comp="637" pin="4"/><net_sink comp="633" pin=0"/></net>

<net id="648"><net_src comp="114" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="655"><net_src comp="645" pin="1"/><net_sink comp="649" pin=2"/></net>

<net id="656"><net_src comp="649" pin="4"/><net_sink comp="645" pin=0"/></net>

<net id="661"><net_src comp="344" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="344" pin="2"/><net_sink comp="657" pin=1"/></net>

<net id="666"><net_src comp="657" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="671"><net_src comp="74" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="657" pin="2"/><net_sink comp="667" pin=1"/></net>

<net id="677"><net_src comp="338" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="663" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="683"><net_src comp="667" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="60" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="688"><net_src comp="242" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="692"><net_src comp="248" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="696"><net_src comp="254" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="700"><net_src comp="260" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="704"><net_src comp="266" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="708"><net_src comp="272" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="712"><net_src comp="278" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="716"><net_src comp="284" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="720"><net_src comp="290" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="724"><net_src comp="296" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="728"><net_src comp="302" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="732"><net_src comp="308" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="736"><net_src comp="314" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="740"><net_src comp="320" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="744"><net_src comp="326" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="748"><net_src comp="332" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="752"><net_src comp="667" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="757"><net_src comp="78" pin="0"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="673" pin="2"/><net_sink comp="753" pin=1"/></net>

<net id="763"><net_src comp="80" pin="0"/><net_sink comp="759" pin=0"/></net>

<net id="764"><net_src comp="673" pin="2"/><net_sink comp="759" pin=1"/></net>

<net id="769"><net_src comp="82" pin="0"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="673" pin="2"/><net_sink comp="765" pin=1"/></net>

<net id="775"><net_src comp="84" pin="0"/><net_sink comp="771" pin=0"/></net>

<net id="776"><net_src comp="673" pin="2"/><net_sink comp="771" pin=1"/></net>

<net id="781"><net_src comp="506" pin="4"/><net_sink comp="777" pin=0"/></net>

<net id="786"><net_src comp="506" pin="4"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="88" pin="0"/><net_sink comp="782" pin=1"/></net>

<net id="791"><net_src comp="506" pin="4"/><net_sink comp="788" pin=0"/></net>

<net id="795"><net_src comp="506" pin="4"/><net_sink comp="792" pin=0"/></net>

<net id="799"><net_src comp="506" pin="4"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="805"><net_src comp="506" pin="4"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="86" pin="0"/><net_sink comp="801" pin=1"/></net>

<net id="811"><net_src comp="92" pin="0"/><net_sink comp="807" pin=0"/></net>

<net id="812"><net_src comp="788" pin="1"/><net_sink comp="807" pin=1"/></net>

<net id="818"><net_src comp="94" pin="0"/><net_sink comp="813" pin=0"/></net>

<net id="819"><net_src comp="807" pin="2"/><net_sink comp="813" pin=1"/></net>

<net id="820"><net_src comp="96" pin="0"/><net_sink comp="813" pin=2"/></net>

<net id="825"><net_src comp="98" pin="0"/><net_sink comp="821" pin=0"/></net>

<net id="826"><net_src comp="788" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="832"><net_src comp="94" pin="0"/><net_sink comp="827" pin=0"/></net>

<net id="833"><net_src comp="821" pin="2"/><net_sink comp="827" pin=1"/></net>

<net id="834"><net_src comp="96" pin="0"/><net_sink comp="827" pin=2"/></net>

<net id="839"><net_src comp="827" pin="3"/><net_sink comp="835" pin=0"/></net>

<net id="840"><net_src comp="100" pin="0"/><net_sink comp="835" pin=1"/></net>

<net id="845"><net_src comp="102" pin="0"/><net_sink comp="841" pin=0"/></net>

<net id="846"><net_src comp="788" pin="1"/><net_sink comp="841" pin=1"/></net>

<net id="852"><net_src comp="94" pin="0"/><net_sink comp="847" pin=0"/></net>

<net id="853"><net_src comp="841" pin="2"/><net_sink comp="847" pin=1"/></net>

<net id="854"><net_src comp="96" pin="0"/><net_sink comp="847" pin=2"/></net>

<net id="859"><net_src comp="847" pin="3"/><net_sink comp="855" pin=0"/></net>

<net id="860"><net_src comp="100" pin="0"/><net_sink comp="855" pin=1"/></net>

<net id="865"><net_src comp="841" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="870"><net_src comp="861" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="871"><net_src comp="855" pin="2"/><net_sink comp="866" pin=1"/></net>

<net id="876"><net_src comp="788" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="877"><net_src comp="104" pin="0"/><net_sink comp="872" pin=1"/></net>

<net id="883"><net_src comp="94" pin="0"/><net_sink comp="878" pin=0"/></net>

<net id="884"><net_src comp="872" pin="2"/><net_sink comp="878" pin=1"/></net>

<net id="885"><net_src comp="96" pin="0"/><net_sink comp="878" pin=2"/></net>

<net id="890"><net_src comp="878" pin="3"/><net_sink comp="886" pin=0"/></net>

<net id="891"><net_src comp="100" pin="0"/><net_sink comp="886" pin=1"/></net>

<net id="896"><net_src comp="872" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="901"><net_src comp="892" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="902"><net_src comp="886" pin="2"/><net_sink comp="897" pin=1"/></net>

<net id="907"><net_src comp="788" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="908"><net_src comp="106" pin="0"/><net_sink comp="903" pin=1"/></net>

<net id="914"><net_src comp="94" pin="0"/><net_sink comp="909" pin=0"/></net>

<net id="915"><net_src comp="903" pin="2"/><net_sink comp="909" pin=1"/></net>

<net id="916"><net_src comp="96" pin="0"/><net_sink comp="909" pin=2"/></net>

<net id="921"><net_src comp="909" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="922"><net_src comp="100" pin="0"/><net_sink comp="917" pin=1"/></net>

<net id="927"><net_src comp="903" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="932"><net_src comp="923" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="933"><net_src comp="917" pin="2"/><net_sink comp="928" pin=1"/></net>

<net id="938"><net_src comp="821" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="943"><net_src comp="934" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="944"><net_src comp="835" pin="2"/><net_sink comp="939" pin=1"/></net>

<net id="958"><net_src comp="951" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="963"><net_src comp="948" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="971"><net_src comp="108" pin="0"/><net_sink comp="967" pin=0"/></net>

<net id="975"><net_src comp="967" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="981"><net_src comp="357" pin="3"/><net_sink comp="977" pin=0"/></net>

<net id="985"><net_src comp="945" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="989"><net_src comp="948" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="993"><net_src comp="964" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="997"><net_src comp="357" pin="3"/><net_sink comp="994" pin=0"/></net>

<net id="1011"><net_src comp="1004" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="1016"><net_src comp="1001" pin="1"/><net_sink comp="1012" pin=0"/></net>

<net id="1025"><net_src comp="370" pin="3"/><net_sink comp="1020" pin=1"/></net>

<net id="1026"><net_src comp="110" pin="0"/><net_sink comp="1020" pin=2"/></net>

<net id="1031"><net_src comp="112" pin="0"/><net_sink comp="1027" pin=0"/></net>

<net id="1035"><net_src comp="1027" pin="2"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="1044"><net_src comp="1037" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="1050"><net_src comp="1027" pin="2"/><net_sink comp="1046" pin=0"/></net>

<net id="1054"><net_src comp="1046" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="1063"><net_src comp="1056" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="423" pin=2"/></net>

<net id="1072"><net_src comp="1065" pin="2"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="1078"><net_src comp="1020" pin="3"/><net_sink comp="1074" pin=0"/></net>

<net id="1082"><net_src comp="998" pin="1"/><net_sink comp="1079" pin=0"/></net>

<net id="1086"><net_src comp="1001" pin="1"/><net_sink comp="1083" pin=0"/></net>

<net id="1090"><net_src comp="1017" pin="1"/><net_sink comp="1087" pin=0"/></net>

<net id="1094"><net_src comp="1020" pin="3"/><net_sink comp="1091" pin=0"/></net>

<net id="1108"><net_src comp="1101" pin="1"/><net_sink comp="1104" pin=0"/></net>

<net id="1113"><net_src comp="1098" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="1122"><net_src comp="110" pin="0"/><net_sink comp="1117" pin=1"/></net>

<net id="1123"><net_src comp="383" pin="3"/><net_sink comp="1117" pin=2"/></net>

<net id="1127"><net_src comp="1124" pin="1"/><net_sink comp="457" pin=2"/></net>

<net id="1133"><net_src comp="60" pin="0"/><net_sink comp="1128" pin=1"/></net>

<net id="1134"><net_src comp="396" pin="7"/><net_sink comp="1128" pin=2"/></net>

<net id="1140"><net_src comp="60" pin="0"/><net_sink comp="1135" pin=1"/></net>

<net id="1141"><net_src comp="413" pin="7"/><net_sink comp="1135" pin=2"/></net>

<net id="1147"><net_src comp="430" pin="7"/><net_sink comp="1142" pin=1"/></net>

<net id="1148"><net_src comp="60" pin="0"/><net_sink comp="1142" pin=2"/></net>

<net id="1153"><net_src comp="1117" pin="3"/><net_sink comp="1149" pin=0"/></net>

<net id="1157"><net_src comp="1095" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1161"><net_src comp="1098" pin="1"/><net_sink comp="1158" pin=0"/></net>

<net id="1165"><net_src comp="1114" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="1169"><net_src comp="1117" pin="3"/><net_sink comp="1166" pin=0"/></net>

<net id="1183"><net_src comp="1176" pin="1"/><net_sink comp="1179" pin=0"/></net>

<net id="1188"><net_src comp="1173" pin="1"/><net_sink comp="1184" pin=0"/></net>

<net id="1197"><net_src comp="110" pin="0"/><net_sink comp="1192" pin=1"/></net>

<net id="1198"><net_src comp="464" pin="3"/><net_sink comp="1192" pin=2"/></net>

<net id="1202"><net_src comp="1170" pin="1"/><net_sink comp="1199" pin=0"/></net>

<net id="1206"><net_src comp="1173" pin="1"/><net_sink comp="1203" pin=0"/></net>

<net id="1210"><net_src comp="1189" pin="1"/><net_sink comp="1207" pin=0"/></net>

<net id="1214"><net_src comp="1192" pin="3"/><net_sink comp="1211" pin=0"/></net>

<net id="1219"><net_src comp="1192" pin="3"/><net_sink comp="1215" pin=0"/></net>

<net id="1243"><net_src comp="1236" pin="2"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="470" pin=2"/></net>

<net id="1252"><net_src comp="1245" pin="2"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="478" pin=2"/></net>

<net id="1261"><net_src comp="1254" pin="2"/><net_sink comp="1258" pin=0"/></net>

<net id="1262"><net_src comp="1258" pin="1"/><net_sink comp="486" pin=2"/></net>

<net id="1267"><net_src comp="645" pin="1"/><net_sink comp="1263" pin=0"/></net>

<net id="1272"><net_src comp="633" pin="1"/><net_sink comp="1268" pin=0"/></net>

<net id="1277"><net_src comp="621" pin="1"/><net_sink comp="1273" pin=0"/></net>

<net id="1282"><net_src comp="609" pin="1"/><net_sink comp="1278" pin=0"/></net>

<net id="1287"><net_src comp="597" pin="1"/><net_sink comp="1283" pin=0"/></net>

<net id="1292"><net_src comp="585" pin="1"/><net_sink comp="1288" pin=0"/></net>

<net id="1297"><net_src comp="573" pin="1"/><net_sink comp="1293" pin=0"/></net>

<net id="1302"><net_src comp="561" pin="1"/><net_sink comp="1298" pin=0"/></net>

<net id="1307"><net_src comp="549" pin="1"/><net_sink comp="1303" pin=0"/></net>

<net id="1312"><net_src comp="537" pin="1"/><net_sink comp="1308" pin=0"/></net>

<net id="1317"><net_src comp="525" pin="1"/><net_sink comp="1313" pin=0"/></net>

<net id="1322"><net_src comp="513" pin="1"/><net_sink comp="1318" pin=0"/></net>

<net id="1328"><net_src comp="982" pin="1"/><net_sink comp="1323" pin=0"/></net>

<net id="1329"><net_src comp="1128" pin="3"/><net_sink comp="1323" pin=2"/></net>

<net id="1335"><net_src comp="986" pin="1"/><net_sink comp="1330" pin=0"/></net>

<net id="1336"><net_src comp="1135" pin="3"/><net_sink comp="1330" pin=2"/></net>

<net id="1342"><net_src comp="990" pin="1"/><net_sink comp="1337" pin=0"/></net>

<net id="1343"><net_src comp="1142" pin="3"/><net_sink comp="1337" pin=2"/></net>

<net id="1349"><net_src comp="994" pin="1"/><net_sink comp="1344" pin=0"/></net>

<net id="1350"><net_src comp="447" pin="7"/><net_sink comp="1344" pin=2"/></net>

<net id="1356"><net_src comp="1079" pin="1"/><net_sink comp="1351" pin=0"/></net>

<net id="1357"><net_src comp="625" pin="4"/><net_sink comp="1351" pin=2"/></net>

<net id="1363"><net_src comp="1083" pin="1"/><net_sink comp="1358" pin=0"/></net>

<net id="1364"><net_src comp="589" pin="4"/><net_sink comp="1358" pin=2"/></net>

<net id="1370"><net_src comp="1087" pin="1"/><net_sink comp="1365" pin=0"/></net>

<net id="1371"><net_src comp="553" pin="4"/><net_sink comp="1365" pin=2"/></net>

<net id="1377"><net_src comp="1091" pin="1"/><net_sink comp="1372" pin=0"/></net>

<net id="1378"><net_src comp="517" pin="4"/><net_sink comp="1372" pin=2"/></net>

<net id="1384"><net_src comp="1154" pin="1"/><net_sink comp="1379" pin=0"/></net>

<net id="1385"><net_src comp="633" pin="1"/><net_sink comp="1379" pin=2"/></net>

<net id="1391"><net_src comp="1158" pin="1"/><net_sink comp="1386" pin=0"/></net>

<net id="1392"><net_src comp="597" pin="1"/><net_sink comp="1386" pin=2"/></net>

<net id="1398"><net_src comp="1162" pin="1"/><net_sink comp="1393" pin=0"/></net>

<net id="1399"><net_src comp="561" pin="1"/><net_sink comp="1393" pin=2"/></net>

<net id="1405"><net_src comp="1166" pin="1"/><net_sink comp="1400" pin=0"/></net>

<net id="1406"><net_src comp="525" pin="1"/><net_sink comp="1400" pin=2"/></net>

<net id="1412"><net_src comp="1199" pin="1"/><net_sink comp="1407" pin=0"/></net>

<net id="1413"><net_src comp="645" pin="1"/><net_sink comp="1407" pin=2"/></net>

<net id="1414"><net_src comp="1407" pin="3"/><net_sink comp="1220" pin=0"/></net>

<net id="1415"><net_src comp="1407" pin="3"/><net_sink comp="396" pin=1"/></net>

<net id="1421"><net_src comp="1203" pin="1"/><net_sink comp="1416" pin=0"/></net>

<net id="1422"><net_src comp="609" pin="1"/><net_sink comp="1416" pin=2"/></net>

<net id="1423"><net_src comp="1416" pin="3"/><net_sink comp="1224" pin=0"/></net>

<net id="1424"><net_src comp="1416" pin="3"/><net_sink comp="413" pin=1"/></net>

<net id="1430"><net_src comp="1207" pin="1"/><net_sink comp="1425" pin=0"/></net>

<net id="1431"><net_src comp="573" pin="1"/><net_sink comp="1425" pin=2"/></net>

<net id="1432"><net_src comp="1425" pin="3"/><net_sink comp="1228" pin=0"/></net>

<net id="1433"><net_src comp="1425" pin="3"/><net_sink comp="430" pin=1"/></net>

<net id="1439"><net_src comp="1211" pin="1"/><net_sink comp="1434" pin=0"/></net>

<net id="1440"><net_src comp="537" pin="1"/><net_sink comp="1434" pin=2"/></net>

<net id="1441"><net_src comp="1434" pin="3"/><net_sink comp="1232" pin=0"/></net>

<net id="1442"><net_src comp="1434" pin="3"/><net_sink comp="447" pin=1"/></net>

<net id="1446"><net_src comp="130" pin="1"/><net_sink comp="1443" pin=0"/></net>

<net id="1447"><net_src comp="1443" pin="1"/><net_sink comp="1318" pin=1"/></net>

<net id="1451"><net_src comp="134" pin="1"/><net_sink comp="1448" pin=0"/></net>

<net id="1452"><net_src comp="1448" pin="1"/><net_sink comp="1313" pin=1"/></net>

<net id="1456"><net_src comp="138" pin="1"/><net_sink comp="1453" pin=0"/></net>

<net id="1457"><net_src comp="1453" pin="1"/><net_sink comp="1308" pin=1"/></net>

<net id="1461"><net_src comp="142" pin="1"/><net_sink comp="1458" pin=0"/></net>

<net id="1462"><net_src comp="1458" pin="1"/><net_sink comp="1232" pin=1"/></net>

<net id="1466"><net_src comp="146" pin="1"/><net_sink comp="1463" pin=0"/></net>

<net id="1467"><net_src comp="1463" pin="1"/><net_sink comp="1303" pin=1"/></net>

<net id="1471"><net_src comp="150" pin="1"/><net_sink comp="1468" pin=0"/></net>

<net id="1472"><net_src comp="1468" pin="1"/><net_sink comp="1298" pin=1"/></net>

<net id="1476"><net_src comp="154" pin="1"/><net_sink comp="1473" pin=0"/></net>

<net id="1477"><net_src comp="1473" pin="1"/><net_sink comp="1293" pin=1"/></net>

<net id="1481"><net_src comp="158" pin="1"/><net_sink comp="1478" pin=0"/></net>

<net id="1482"><net_src comp="1478" pin="1"/><net_sink comp="1228" pin=1"/></net>

<net id="1486"><net_src comp="162" pin="1"/><net_sink comp="1483" pin=0"/></net>

<net id="1487"><net_src comp="1483" pin="1"/><net_sink comp="1288" pin=1"/></net>

<net id="1491"><net_src comp="166" pin="1"/><net_sink comp="1488" pin=0"/></net>

<net id="1492"><net_src comp="1488" pin="1"/><net_sink comp="1283" pin=1"/></net>

<net id="1496"><net_src comp="170" pin="1"/><net_sink comp="1493" pin=0"/></net>

<net id="1497"><net_src comp="1493" pin="1"/><net_sink comp="1278" pin=1"/></net>

<net id="1501"><net_src comp="174" pin="1"/><net_sink comp="1498" pin=0"/></net>

<net id="1502"><net_src comp="1498" pin="1"/><net_sink comp="1224" pin=1"/></net>

<net id="1506"><net_src comp="178" pin="1"/><net_sink comp="1503" pin=0"/></net>

<net id="1507"><net_src comp="1503" pin="1"/><net_sink comp="1273" pin=1"/></net>

<net id="1511"><net_src comp="182" pin="1"/><net_sink comp="1508" pin=0"/></net>

<net id="1512"><net_src comp="1508" pin="1"/><net_sink comp="1268" pin=1"/></net>

<net id="1516"><net_src comp="186" pin="1"/><net_sink comp="1513" pin=0"/></net>

<net id="1517"><net_src comp="1513" pin="1"/><net_sink comp="1263" pin=1"/></net>

<net id="1521"><net_src comp="190" pin="1"/><net_sink comp="1518" pin=0"/></net>

<net id="1522"><net_src comp="1518" pin="1"/><net_sink comp="1220" pin=1"/></net>

<net id="1526"><net_src comp="657" pin="2"/><net_sink comp="1523" pin=0"/></net>

<net id="1527"><net_src comp="1523" pin="1"/><net_sink comp="861" pin=1"/></net>

<net id="1528"><net_src comp="1523" pin="1"/><net_sink comp="892" pin=1"/></net>

<net id="1529"><net_src comp="1523" pin="1"/><net_sink comp="923" pin=1"/></net>

<net id="1530"><net_src comp="1523" pin="1"/><net_sink comp="934" pin=1"/></net>

<net id="1534"><net_src comp="673" pin="2"/><net_sink comp="1531" pin=0"/></net>

<net id="1535"><net_src comp="1531" pin="1"/><net_sink comp="1046" pin=1"/></net>

<net id="1536"><net_src comp="1531" pin="1"/><net_sink comp="1056" pin=1"/></net>

<net id="1537"><net_src comp="1531" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="1541"><net_src comp="679" pin="2"/><net_sink comp="1538" pin=0"/></net>

<net id="1545"><net_src comp="194" pin="1"/><net_sink comp="1542" pin=0"/></net>

<net id="1546"><net_src comp="1542" pin="1"/><net_sink comp="1170" pin=0"/></net>

<net id="1547"><net_src comp="1542" pin="1"/><net_sink comp="1184" pin=1"/></net>

<net id="1551"><net_src comp="198" pin="1"/><net_sink comp="1548" pin=0"/></net>

<net id="1552"><net_src comp="1548" pin="1"/><net_sink comp="1095" pin=0"/></net>

<net id="1553"><net_src comp="1548" pin="1"/><net_sink comp="1109" pin=1"/></net>

<net id="1557"><net_src comp="202" pin="1"/><net_sink comp="1554" pin=0"/></net>

<net id="1558"><net_src comp="1554" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1559"><net_src comp="1554" pin="1"/><net_sink comp="1012" pin=1"/></net>

<net id="1563"><net_src comp="206" pin="1"/><net_sink comp="1560" pin=0"/></net>

<net id="1564"><net_src comp="1560" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="1565"><net_src comp="1560" pin="1"/><net_sink comp="959" pin=1"/></net>

<net id="1569"><net_src comp="210" pin="1"/><net_sink comp="1566" pin=0"/></net>

<net id="1570"><net_src comp="1566" pin="1"/><net_sink comp="1173" pin=0"/></net>

<net id="1571"><net_src comp="1566" pin="1"/><net_sink comp="1179" pin=1"/></net>

<net id="1575"><net_src comp="214" pin="1"/><net_sink comp="1572" pin=0"/></net>

<net id="1576"><net_src comp="1572" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1577"><net_src comp="1572" pin="1"/><net_sink comp="1104" pin=1"/></net>

<net id="1581"><net_src comp="218" pin="1"/><net_sink comp="1578" pin=0"/></net>

<net id="1582"><net_src comp="1578" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1583"><net_src comp="1578" pin="1"/><net_sink comp="1007" pin=1"/></net>

<net id="1587"><net_src comp="222" pin="1"/><net_sink comp="1584" pin=0"/></net>

<net id="1588"><net_src comp="1584" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="1589"><net_src comp="1584" pin="1"/><net_sink comp="954" pin=1"/></net>

<net id="1593"><net_src comp="226" pin="1"/><net_sink comp="1590" pin=0"/></net>

<net id="1594"><net_src comp="1590" pin="1"/><net_sink comp="1176" pin=0"/></net>

<net id="1595"><net_src comp="1590" pin="1"/><net_sink comp="1189" pin=0"/></net>

<net id="1596"><net_src comp="1590" pin="1"/><net_sink comp="1215" pin=1"/></net>

<net id="1600"><net_src comp="230" pin="1"/><net_sink comp="1597" pin=0"/></net>

<net id="1601"><net_src comp="1597" pin="1"/><net_sink comp="1101" pin=0"/></net>

<net id="1602"><net_src comp="1597" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1603"><net_src comp="1597" pin="1"/><net_sink comp="1149" pin=1"/></net>

<net id="1607"><net_src comp="234" pin="1"/><net_sink comp="1604" pin=0"/></net>

<net id="1608"><net_src comp="1604" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1609"><net_src comp="1604" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1610"><net_src comp="1604" pin="1"/><net_sink comp="1074" pin=1"/></net>

<net id="1614"><net_src comp="238" pin="1"/><net_sink comp="1611" pin=0"/></net>

<net id="1615"><net_src comp="1611" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="1616"><net_src comp="1611" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="1617"><net_src comp="1611" pin="1"/><net_sink comp="977" pin=1"/></net>

<net id="1621"><net_src comp="685" pin="1"/><net_sink comp="1618" pin=0"/></net>

<net id="1622"><net_src comp="1618" pin="1"/><net_sink comp="1407" pin=1"/></net>

<net id="1626"><net_src comp="689" pin="1"/><net_sink comp="1623" pin=0"/></net>

<net id="1627"><net_src comp="1623" pin="1"/><net_sink comp="1379" pin=1"/></net>

<net id="1631"><net_src comp="693" pin="1"/><net_sink comp="1628" pin=0"/></net>

<net id="1632"><net_src comp="1628" pin="1"/><net_sink comp="1351" pin=1"/></net>

<net id="1636"><net_src comp="697" pin="1"/><net_sink comp="1633" pin=0"/></net>

<net id="1637"><net_src comp="1633" pin="1"/><net_sink comp="1323" pin=1"/></net>

<net id="1641"><net_src comp="701" pin="1"/><net_sink comp="1638" pin=0"/></net>

<net id="1642"><net_src comp="1638" pin="1"/><net_sink comp="1416" pin=1"/></net>

<net id="1646"><net_src comp="705" pin="1"/><net_sink comp="1643" pin=0"/></net>

<net id="1647"><net_src comp="1643" pin="1"/><net_sink comp="1386" pin=1"/></net>

<net id="1651"><net_src comp="709" pin="1"/><net_sink comp="1648" pin=0"/></net>

<net id="1652"><net_src comp="1648" pin="1"/><net_sink comp="1358" pin=1"/></net>

<net id="1656"><net_src comp="713" pin="1"/><net_sink comp="1653" pin=0"/></net>

<net id="1657"><net_src comp="1653" pin="1"/><net_sink comp="1330" pin=1"/></net>

<net id="1661"><net_src comp="717" pin="1"/><net_sink comp="1658" pin=0"/></net>

<net id="1662"><net_src comp="1658" pin="1"/><net_sink comp="1425" pin=1"/></net>

<net id="1666"><net_src comp="721" pin="1"/><net_sink comp="1663" pin=0"/></net>

<net id="1667"><net_src comp="1663" pin="1"/><net_sink comp="1393" pin=1"/></net>

<net id="1671"><net_src comp="725" pin="1"/><net_sink comp="1668" pin=0"/></net>

<net id="1672"><net_src comp="1668" pin="1"/><net_sink comp="1365" pin=1"/></net>

<net id="1676"><net_src comp="729" pin="1"/><net_sink comp="1673" pin=0"/></net>

<net id="1677"><net_src comp="1673" pin="1"/><net_sink comp="1337" pin=1"/></net>

<net id="1681"><net_src comp="733" pin="1"/><net_sink comp="1678" pin=0"/></net>

<net id="1682"><net_src comp="1678" pin="1"/><net_sink comp="1434" pin=1"/></net>

<net id="1686"><net_src comp="737" pin="1"/><net_sink comp="1683" pin=0"/></net>

<net id="1687"><net_src comp="1683" pin="1"/><net_sink comp="1400" pin=1"/></net>

<net id="1691"><net_src comp="741" pin="1"/><net_sink comp="1688" pin=0"/></net>

<net id="1692"><net_src comp="1688" pin="1"/><net_sink comp="1372" pin=1"/></net>

<net id="1696"><net_src comp="745" pin="1"/><net_sink comp="1693" pin=0"/></net>

<net id="1697"><net_src comp="1693" pin="1"/><net_sink comp="1344" pin=1"/></net>

<net id="1701"><net_src comp="749" pin="1"/><net_sink comp="1698" pin=0"/></net>

<net id="1702"><net_src comp="1698" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="1706"><net_src comp="753" pin="2"/><net_sink comp="1703" pin=0"/></net>

<net id="1707"><net_src comp="1703" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1711"><net_src comp="759" pin="2"/><net_sink comp="1708" pin=0"/></net>

<net id="1712"><net_src comp="1708" pin="1"/><net_sink comp="1236" pin=0"/></net>

<net id="1716"><net_src comp="765" pin="2"/><net_sink comp="1713" pin=0"/></net>

<net id="1717"><net_src comp="1713" pin="1"/><net_sink comp="1245" pin=0"/></net>

<net id="1721"><net_src comp="771" pin="2"/><net_sink comp="1718" pin=0"/></net>

<net id="1722"><net_src comp="1718" pin="1"/><net_sink comp="1254" pin=0"/></net>

<net id="1726"><net_src comp="777" pin="2"/><net_sink comp="1723" pin=0"/></net>

<net id="1730"><net_src comp="782" pin="2"/><net_sink comp="1727" pin=0"/></net>

<net id="1731"><net_src comp="1727" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="1735"><net_src comp="792" pin="1"/><net_sink comp="1732" pin=0"/></net>

<net id="1736"><net_src comp="1732" pin="1"/><net_sink comp="967" pin=1"/></net>

<net id="1737"><net_src comp="1732" pin="1"/><net_sink comp="1027" pin=1"/></net>

<net id="1738"><net_src comp="1732" pin="1"/><net_sink comp="1037" pin=1"/></net>

<net id="1739"><net_src comp="1732" pin="1"/><net_sink comp="1065" pin=1"/></net>

<net id="1740"><net_src comp="1732" pin="1"/><net_sink comp="1236" pin=1"/></net>

<net id="1741"><net_src comp="1732" pin="1"/><net_sink comp="1245" pin=1"/></net>

<net id="1742"><net_src comp="1732" pin="1"/><net_sink comp="1254" pin=1"/></net>

<net id="1746"><net_src comp="350" pin="3"/><net_sink comp="1743" pin=0"/></net>

<net id="1747"><net_src comp="1743" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="1751"><net_src comp="801" pin="2"/><net_sink comp="1748" pin=0"/></net>

<net id="1752"><net_src comp="1748" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1753"><net_src comp="1748" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1757"><net_src comp="813" pin="3"/><net_sink comp="1754" pin=0"/></net>

<net id="1758"><net_src comp="1754" pin="1"/><net_sink comp="1117" pin=0"/></net>

<net id="1759"><net_src comp="1754" pin="1"/><net_sink comp="1135" pin=0"/></net>

<net id="1763"><net_src comp="821" pin="2"/><net_sink comp="1760" pin=0"/></net>

<net id="1764"><net_src comp="1760" pin="1"/><net_sink comp="1124" pin=0"/></net>

<net id="1768"><net_src comp="827" pin="3"/><net_sink comp="1765" pin=0"/></net>

<net id="1769"><net_src comp="1765" pin="1"/><net_sink comp="1128" pin=0"/></net>

<net id="1770"><net_src comp="1765" pin="1"/><net_sink comp="1192" pin=0"/></net>

<net id="1774"><net_src comp="866" pin="2"/><net_sink comp="1771" pin=0"/></net>

<net id="1778"><net_src comp="897" pin="2"/><net_sink comp="1775" pin=0"/></net>

<net id="1782"><net_src comp="928" pin="2"/><net_sink comp="1779" pin=0"/></net>

<net id="1786"><net_src comp="939" pin="2"/><net_sink comp="1783" pin=0"/></net>

<net id="1790"><net_src comp="967" pin="2"/><net_sink comp="1787" pin=0"/></net>

<net id="1791"><net_src comp="1787" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1795"><net_src comp="363" pin="3"/><net_sink comp="1792" pin=0"/></net>

<net id="1796"><net_src comp="1792" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="1800"><net_src comp="982" pin="1"/><net_sink comp="1797" pin=0"/></net>

<net id="1801"><net_src comp="1797" pin="1"/><net_sink comp="1323" pin=0"/></net>

<net id="1805"><net_src comp="986" pin="1"/><net_sink comp="1802" pin=0"/></net>

<net id="1806"><net_src comp="1802" pin="1"/><net_sink comp="1330" pin=0"/></net>

<net id="1810"><net_src comp="990" pin="1"/><net_sink comp="1807" pin=0"/></net>

<net id="1811"><net_src comp="1807" pin="1"/><net_sink comp="1337" pin=0"/></net>

<net id="1815"><net_src comp="994" pin="1"/><net_sink comp="1812" pin=0"/></net>

<net id="1816"><net_src comp="1812" pin="1"/><net_sink comp="1344" pin=0"/></net>

<net id="1820"><net_src comp="376" pin="3"/><net_sink comp="1817" pin=0"/></net>

<net id="1821"><net_src comp="1817" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="1825"><net_src comp="1041" pin="1"/><net_sink comp="1822" pin=0"/></net>

<net id="1826"><net_src comp="1822" pin="1"/><net_sink comp="494" pin=2"/></net>

<net id="1830"><net_src comp="389" pin="3"/><net_sink comp="1827" pin=0"/></net>

<net id="1831"><net_src comp="1827" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="1835"><net_src comp="406" pin="3"/><net_sink comp="1832" pin=0"/></net>

<net id="1836"><net_src comp="1832" pin="1"/><net_sink comp="413" pin=2"/></net>

<net id="1840"><net_src comp="423" pin="3"/><net_sink comp="1837" pin=0"/></net>

<net id="1841"><net_src comp="1837" pin="1"/><net_sink comp="430" pin=2"/></net>

<net id="1845"><net_src comp="440" pin="3"/><net_sink comp="1842" pin=0"/></net>

<net id="1846"><net_src comp="1842" pin="1"/><net_sink comp="447" pin=2"/></net>

<net id="1850"><net_src comp="1079" pin="1"/><net_sink comp="1847" pin=0"/></net>

<net id="1851"><net_src comp="1847" pin="1"/><net_sink comp="1351" pin=0"/></net>

<net id="1855"><net_src comp="1083" pin="1"/><net_sink comp="1852" pin=0"/></net>

<net id="1856"><net_src comp="1852" pin="1"/><net_sink comp="1358" pin=0"/></net>

<net id="1860"><net_src comp="1087" pin="1"/><net_sink comp="1857" pin=0"/></net>

<net id="1861"><net_src comp="1857" pin="1"/><net_sink comp="1365" pin=0"/></net>

<net id="1865"><net_src comp="1091" pin="1"/><net_sink comp="1862" pin=0"/></net>

<net id="1866"><net_src comp="1862" pin="1"/><net_sink comp="1372" pin=0"/></net>

<net id="1870"><net_src comp="457" pin="3"/><net_sink comp="1867" pin=0"/></net>

<net id="1871"><net_src comp="1867" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="1875"><net_src comp="1128" pin="3"/><net_sink comp="1872" pin=0"/></net>

<net id="1876"><net_src comp="1872" pin="1"/><net_sink comp="1323" pin=0"/></net>

<net id="1880"><net_src comp="1135" pin="3"/><net_sink comp="1877" pin=0"/></net>

<net id="1881"><net_src comp="1877" pin="1"/><net_sink comp="1330" pin=0"/></net>

<net id="1885"><net_src comp="1142" pin="3"/><net_sink comp="1882" pin=0"/></net>

<net id="1886"><net_src comp="1882" pin="1"/><net_sink comp="1337" pin=0"/></net>

<net id="1890"><net_src comp="447" pin="7"/><net_sink comp="1887" pin=0"/></net>

<net id="1891"><net_src comp="1887" pin="1"/><net_sink comp="1344" pin=0"/></net>

<net id="1895"><net_src comp="1154" pin="1"/><net_sink comp="1892" pin=0"/></net>

<net id="1896"><net_src comp="1892" pin="1"/><net_sink comp="1379" pin=0"/></net>

<net id="1900"><net_src comp="1158" pin="1"/><net_sink comp="1897" pin=0"/></net>

<net id="1901"><net_src comp="1897" pin="1"/><net_sink comp="1386" pin=0"/></net>

<net id="1905"><net_src comp="1162" pin="1"/><net_sink comp="1902" pin=0"/></net>

<net id="1906"><net_src comp="1902" pin="1"/><net_sink comp="1393" pin=0"/></net>

<net id="1910"><net_src comp="1166" pin="1"/><net_sink comp="1907" pin=0"/></net>

<net id="1911"><net_src comp="1907" pin="1"/><net_sink comp="1400" pin=0"/></net>

<net id="1915"><net_src comp="1199" pin="1"/><net_sink comp="1912" pin=0"/></net>

<net id="1916"><net_src comp="1912" pin="1"/><net_sink comp="1407" pin=0"/></net>

<net id="1920"><net_src comp="1203" pin="1"/><net_sink comp="1917" pin=0"/></net>

<net id="1921"><net_src comp="1917" pin="1"/><net_sink comp="1416" pin=0"/></net>

<net id="1925"><net_src comp="1207" pin="1"/><net_sink comp="1922" pin=0"/></net>

<net id="1926"><net_src comp="1922" pin="1"/><net_sink comp="1425" pin=0"/></net>

<net id="1930"><net_src comp="1211" pin="1"/><net_sink comp="1927" pin=0"/></net>

<net id="1931"><net_src comp="1927" pin="1"/><net_sink comp="1434" pin=0"/></net>

<net id="1935"><net_src comp="1323" pin="3"/><net_sink comp="1932" pin=0"/></net>

<net id="1936"><net_src comp="1932" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="1940"><net_src comp="1330" pin="3"/><net_sink comp="1937" pin=0"/></net>

<net id="1941"><net_src comp="1937" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="1945"><net_src comp="1337" pin="3"/><net_sink comp="1942" pin=0"/></net>

<net id="1946"><net_src comp="1942" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="1950"><net_src comp="1344" pin="3"/><net_sink comp="1947" pin=0"/></net>

<net id="1951"><net_src comp="1947" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="1955"><net_src comp="1351" pin="3"/><net_sink comp="1952" pin=0"/></net>

<net id="1956"><net_src comp="1952" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="1960"><net_src comp="1358" pin="3"/><net_sink comp="1957" pin=0"/></net>

<net id="1961"><net_src comp="1957" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="1965"><net_src comp="1365" pin="3"/><net_sink comp="1962" pin=0"/></net>

<net id="1966"><net_src comp="1962" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="1970"><net_src comp="1372" pin="3"/><net_sink comp="1967" pin=0"/></net>

<net id="1971"><net_src comp="1967" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="1975"><net_src comp="1379" pin="3"/><net_sink comp="1972" pin=0"/></net>

<net id="1976"><net_src comp="1972" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="1980"><net_src comp="1386" pin="3"/><net_sink comp="1977" pin=0"/></net>

<net id="1981"><net_src comp="1977" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="1985"><net_src comp="1393" pin="3"/><net_sink comp="1982" pin=0"/></net>

<net id="1986"><net_src comp="1982" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="1990"><net_src comp="1400" pin="3"/><net_sink comp="1987" pin=0"/></net>

<net id="1991"><net_src comp="1987" pin="1"/><net_sink comp="541" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_l1_3 | {9 }
	Port: output_l1_2 | {9 }
	Port: output_l1_1 | {9 }
	Port: output_l1_0 | {9 }
 - Input state : 
	Port: runSysArr : weight_regfile_0_0_read | {1 }
	Port: runSysArr : weight_regfile_0_1_read | {1 }
	Port: runSysArr : weight_regfile_0_2_read | {1 }
	Port: runSysArr : weight_regfile_0_3_read | {1 }
	Port: runSysArr : weight_regfile_1_0_read | {1 }
	Port: runSysArr : weight_regfile_1_1_read | {1 }
	Port: runSysArr : weight_regfile_1_2_read | {1 }
	Port: runSysArr : weight_regfile_1_3_read | {1 }
	Port: runSysArr : weight_regfile_2_0_read | {1 }
	Port: runSysArr : weight_regfile_2_1_read | {1 }
	Port: runSysArr : weight_regfile_2_2_read | {1 }
	Port: runSysArr : weight_regfile_2_3_read | {1 }
	Port: runSysArr : weight_regfile_3_0_read | {1 }
	Port: runSysArr : weight_regfile_3_1_read | {1 }
	Port: runSysArr : weight_regfile_3_2_read | {1 }
	Port: runSysArr : weight_regfile_3_3_read | {1 }
	Port: runSysArr : data_l1buf_0 | {2 3 }
	Port: runSysArr : data_l1buf_1 | {3 4 }
	Port: runSysArr : data_l1buf_2 | {4 5 }
	Port: runSysArr : data_l1buf_3 | {5 6 }
	Port: runSysArr : empty | {1 }
	Port: runSysArr : ko_1 | {1 }
	Port: runSysArr : output_l1_3 | {4 5 }
	Port: runSysArr : output_l1_2 | {4 5 }
	Port: runSysArr : output_l1_1 | {4 5 }
	Port: runSysArr : output_l1_0 | {4 5 }
  - Chain level:
	State 1
		trunc_ln111 : 1
		input_rows : 1
		mul24_i_i : 2
		icmp_ln114 : 2
		br_ln114 : 3
		trunc_ln114 : 2
		add_ln139_4 : 3
		add_ln177_3 : 3
		add_ln177_4 : 3
		add_ln177_5 : 3
	State 2
		icmp_ln114_1 : 1
		add_ln114 : 1
		br_ln114 : 2
		zext_ln114 : 1
		trunc_ln129 : 1
		zext_ln129 : 1
		data_l1buf_0_addr : 2
		data_l1buf_0_load : 3
		icmp_ln128 : 1
		add_ln126_1 : 2
		tmp : 3
		add_ln126_3 : 2
		tmp_1 : 3
		xor_ln128 : 4
		add_ln172 : 2
		tmp_2 : 3
		xor_ln172 : 4
		icmp_ln173 : 3
		and_ln173 : 4
		br_ln173 : 4
		add_ln172_1 : 2
		tmp_3 : 3
		xor_ln172_1 : 4
		icmp_ln173_1 : 3
		and_ln173_1 : 4
		br_ln173 : 4
		add_ln172_2 : 2
		tmp_4 : 3
		xor_ln172_2 : 4
		icmp_ln173_2 : 3
		and_ln173_2 : 4
		br_ln173 : 4
		icmp_ln173_3 : 3
		and_ln173_3 : 4
		br_ln173 : 4
	State 3
		store_ln114 : 1
		store_ln114 : 1
		zext_ln129_1 : 1
		data_l1buf_1_addr : 2
		data_l1buf_1_load : 3
		store_ln173 : 1
		sext_ln165_6 : 1
		sext_ln165_9 : 1
		sext_ln165_12 : 1
		sext_ln166_4 : 1
		mul_ln166_6 : 2
		mul_ln166_9 : 2
		mul_ln166_12 : 2
		mul_ln166_15 : 2
	State 4
		store_ln114 : 1
		store_ln114 : 1
		select_ln128 : 1
		zext_ln129_2 : 1
		data_l1buf_2_addr : 2
		data_l1buf_2_load : 3
		zext_ln139 : 1
		output_l1_3_addr : 2
		output_l1_3_load : 3
		add_ln139_1 : 1
		zext_ln139_1 : 2
		output_l1_2_addr : 3
		output_l1_2_load : 4
		zext_ln139_2 : 1
		output_l1_1_addr : 2
		output_l1_1_load : 3
		zext_ln139_3 : 1
		output_l1_0_addr : 2
		psum_15 : 3
		store_ln173 : 2
		sext_ln165_5 : 1
		sext_ln165_8 : 1
		sext_ln165_11 : 1
		sext_ln165_14 : 2
		mul_ln166_5 : 2
		mul_ln166_8 : 2
		mul_ln166_11 : 2
		mul_ln166_14 : 3
	State 5
		store_ln114 : 1
		store_ln114 : 1
		select_ln128_1 : 1
		data_l1buf_3_addr : 1
		data_l1buf_3_load : 2
		psum_3 : 1
		psum_7 : 1
		psum_11 : 1
		store_ln173 : 2
		sext_ln165_4 : 1
		sext_ln165_7 : 1
		sext_ln165_10 : 1
		sext_ln165_13 : 2
		mul_ln166_4 : 2
		sext_ln166_7 : 1
		mul_ln166_7 : 2
		sext_ln166_10 : 1
		mul_ln166_10 : 2
		sext_ln166_13 : 1
		mul_ln166_13 : 3
		sext_ln165_15 : 1
		add_ln165_2 : 2
		add_ln165_5 : 2
		add_ln165_8 : 2
		add_ln165_11 : 2
	State 6
		store_ln114 : 1
		store_ln114 : 1
		select_ln128_2 : 1
		sext_ln166 : 1
		mul_ln166 : 2
		sext_ln166_1 : 1
		mul_ln166_1 : 2
		sext_ln166_2 : 1
		mul_ln166_2 : 2
		sext_ln166_3 : 2
		mul_ln166_3 : 3
		store_ln173 : 2
		sext_ln166_6 : 1
		sext_ln166_9 : 1
		sext_ln166_12 : 1
		sext_ln166_15 : 1
		add_ln165_1 : 2
		add_ln165_4 : 2
		add_ln165_7 : 2
		add_ln165_10 : 2
	State 7
		sext_ln166_5 : 1
		sext_ln166_8 : 1
		sext_ln166_11 : 1
		sext_ln166_14 : 1
		add_ln165 : 2
		add_ln165_3 : 2
		add_ln165_6 : 2
		add_ln165_9 : 2
	State 8
		sext_ln165 : 1
		output_reg_3_3_1 : 2
		sext_ln165_1 : 1
		output_reg_2_3_1 : 2
		sext_ln165_2 : 1
		output_reg_1_3_1 : 2
		sext_ln165_3 : 1
		output_reg_0_3_1 : 2
	State 9
		store_ln164 : 1
		store_ln164 : 1
		store_ln164 : 1
		store_ln164 : 1
		zext_ln177 : 1
		output_l1_3_addr_1 : 2
		store_ln177 : 3
		zext_ln177_1 : 1
		output_l1_2_addr_1 : 2
		store_ln177 : 3
		zext_ln177_2 : 1
		output_l1_1_addr_1 : 2
		store_ln177 : 3
		store_ln177 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit             |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|
|          |            input_rows_fu_667            |    0    |    0    |    39   |
|          |            add_ln139_4_fu_753           |    0    |    0    |    16   |
|          |            add_ln177_3_fu_759           |    0    |    0    |    16   |
|          |            add_ln177_4_fu_765           |    0    |    0    |    16   |
|          |            add_ln177_5_fu_771           |    0    |    0    |    16   |
|          |             add_ln114_fu_782            |    0    |    0    |    38   |
|          |            add_ln126_1_fu_807           |    0    |    0    |    38   |
|          |            add_ln126_3_fu_821           |    0    |    0    |    38   |
|          |             add_ln172_fu_841            |    0    |    0    |    38   |
|    add   |            add_ln172_1_fu_872           |    0    |    0    |    38   |
|          |            add_ln172_2_fu_903           |    0    |    0    |    38   |
|          |             add_ln126_fu_967            |    0    |    0    |    16   |
|          |           add_ln126_2_fu_1027           |    0    |    0    |    16   |
|          |            add_ln139_fu_1037            |    0    |    0    |    16   |
|          |           add_ln139_1_fu_1046           |    0    |    0    |    16   |
|          |           add_ln139_2_fu_1056           |    0    |    0    |    16   |
|          |           add_ln139_3_fu_1065           |    0    |    0    |    16   |
|          |            add_ln177_fu_1236            |    0    |    0    |    16   |
|          |           add_ln177_1_fu_1245           |    0    |    0    |    16   |
|          |           add_ln177_2_fu_1254           |    0    |    0    |    16   |
|----------|-----------------------------------------|---------|---------|---------|
|          |            icmp_ln114_fu_679            |    0    |    0    |    20   |
|          |           icmp_ln114_1_fu_777           |    0    |    0    |    20   |
|          |            icmp_ln128_fu_801            |    0    |    0    |    20   |
|   icmp   |            icmp_ln173_fu_861            |    0    |    0    |    20   |
|          |           icmp_ln173_1_fu_892           |    0    |    0    |    20   |
|          |           icmp_ln173_2_fu_923           |    0    |    0    |    20   |
|          |           icmp_ln173_3_fu_934           |    0    |    0    |    20   |
|----------|-----------------------------------------|---------|---------|---------|
|          |           select_ln128_fu_1020          |    0    |    0    |    8    |
|          |          select_ln128_1_fu_1117         |    0    |    0    |    8    |
|  select  |              psum_3_fu_1128             |    0    |    0    |    32   |
|          |              psum_7_fu_1135             |    0    |    0    |    32   |
|          |             psum_11_fu_1142             |    0    |    0    |    32   |
|          |          select_ln128_2_fu_1192         |    0    |    0    |    8    |
|----------|-----------------------------------------|---------|---------|---------|
|    mul   |             mul_ln111_fu_657            |    3    |    0    |    20   |
|          |             mul24_i_i_fu_673            |    0    |    0    |    49   |
|----------|-----------------------------------------|---------|---------|---------|
|          |               grp_fu_1323               |    1    |    0    |    0    |
|          |               grp_fu_1330               |    1    |    0    |    0    |
|          |               grp_fu_1337               |    1    |    0    |    0    |
|          |               grp_fu_1344               |    1    |    0    |    0    |
|          |               grp_fu_1351               |    1    |    0    |    0    |
|          |               grp_fu_1358               |    1    |    0    |    0    |
|          |               grp_fu_1365               |    1    |    0    |    0    |
|  muladd  |               grp_fu_1372               |    1    |    0    |    0    |
|          |               grp_fu_1379               |    1    |    0    |    0    |
|          |               grp_fu_1386               |    1    |    0    |    0    |
|          |               grp_fu_1393               |    1    |    0    |    0    |
|          |               grp_fu_1400               |    1    |    0    |    0    |
|          |               grp_fu_1407               |    1    |    0    |    0    |
|          |               grp_fu_1416               |    1    |    0    |    0    |
|          |               grp_fu_1425               |    1    |    0    |    0    |
|          |               grp_fu_1434               |    1    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |             xor_ln128_fu_835            |    0    |    0    |    2    |
|    xor   |             xor_ln172_fu_855            |    0    |    0    |    2    |
|          |            xor_ln172_1_fu_886           |    0    |    0    |    2    |
|          |            xor_ln172_2_fu_917           |    0    |    0    |    2    |
|----------|-----------------------------------------|---------|---------|---------|
|          |             and_ln173_fu_866            |    0    |    0    |    2    |
|    and   |            and_ln173_1_fu_897           |    0    |    0    |    2    |
|          |            and_ln173_2_fu_928           |    0    |    0    |    2    |
|          |            and_ln173_3_fu_939           |    0    |    0    |    2    |
|----------|-----------------------------------------|---------|---------|---------|
|          |  weight_regfile_3_3_read_1_read_fu_242  |    0    |    0    |    0    |
|          |  weight_regfile_3_2_read_1_read_fu_248  |    0    |    0    |    0    |
|          |  weight_regfile_3_1_read_1_read_fu_254  |    0    |    0    |    0    |
|          |  weight_regfile_3_0_read_1_read_fu_260  |    0    |    0    |    0    |
|          |  weight_regfile_2_3_read_1_read_fu_266  |    0    |    0    |    0    |
|          |  weight_regfile_2_2_read_1_read_fu_272  |    0    |    0    |    0    |
|          |  weight_regfile_2_1_read_1_read_fu_278  |    0    |    0    |    0    |
|          |  weight_regfile_2_0_read_1_read_fu_284  |    0    |    0    |    0    |
|   read   |  weight_regfile_1_3_read_1_read_fu_290  |    0    |    0    |    0    |
|          |  weight_regfile_1_2_read_1_read_fu_296  |    0    |    0    |    0    |
|          |  weight_regfile_1_1_read_1_read_fu_302  |    0    |    0    |    0    |
|          |  weight_regfile_1_0_read_1_read_fu_308  |    0    |    0    |    0    |
|          |  weight_regfile_0_3_read_1_read_fu_314  |    0    |    0    |    0    |
|          |  weight_regfile_0_2_read_1_read_fu_320  |    0    |    0    |    0    |
|          |  weight_regfile_0_1_read_1_read_fu_326  |    0    |    0    |    0    |
|          |  weight_regfile_0_0_read_1_read_fu_332  |    0    |    0    |    0    |
|          |          ko_1_read_read_fu_338          |    0    |    0    |    0    |
|          |        H_TILE_assign_read_fu_344        |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |            trunc_ln111_fu_663           |    0    |    0    |    0    |
|   trunc  |            trunc_ln114_fu_749           |    0    |    0    |    0    |
|          |            trunc_ln129_fu_792           |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          | weight_regfile_3_3_load_cast_i_i_fu_685 |    0    |    0    |    0    |
|          | weight_regfile_3_2_load_cast_i_i_fu_689 |    0    |    0    |    0    |
|          | weight_regfile_3_1_load_cast_i_i_fu_693 |    0    |    0    |    0    |
|          | weight_regfile_3_0_load_cast_i_i_fu_697 |    0    |    0    |    0    |
|          | weight_regfile_2_3_load_cast_i_i_fu_701 |    0    |    0    |    0    |
|          | weight_regfile_2_2_load_cast_i_i_fu_705 |    0    |    0    |    0    |
|          | weight_regfile_2_1_load_cast_i_i_fu_709 |    0    |    0    |    0    |
|          | weight_regfile_2_0_load_cast_i_i_fu_713 |    0    |    0    |    0    |
|          | weight_regfile_1_3_load_cast_i_i_fu_717 |    0    |    0    |    0    |
|          | weight_regfile_1_2_load_cast_i_i_fu_721 |    0    |    0    |    0    |
|          | weight_regfile_1_1_load_cast_i_i_fu_725 |    0    |    0    |    0    |
|          | weight_regfile_1_0_load_cast_i_i_fu_729 |    0    |    0    |    0    |
|          | weight_regfile_0_3_load_cast_i_i_fu_733 |    0    |    0    |    0    |
|          | weight_regfile_0_2_load_cast_i_i_fu_737 |    0    |    0    |    0    |
|          | weight_regfile_0_1_load_cast_i_i_fu_741 |    0    |    0    |    0    |
|   sext   | weight_regfile_0_0_load_cast_i_i_fu_745 |    0    |    0    |    0    |
|          |           sext_ln165_6_fu_982           |    0    |    0    |    0    |
|          |           sext_ln165_9_fu_986           |    0    |    0    |    0    |
|          |           sext_ln165_12_fu_990          |    0    |    0    |    0    |
|          |           sext_ln166_4_fu_994           |    0    |    0    |    0    |
|          |           sext_ln165_5_fu_1079          |    0    |    0    |    0    |
|          |           sext_ln165_8_fu_1083          |    0    |    0    |    0    |
|          |          sext_ln165_11_fu_1087          |    0    |    0    |    0    |
|          |          sext_ln165_14_fu_1091          |    0    |    0    |    0    |
|          |           sext_ln165_4_fu_1154          |    0    |    0    |    0    |
|          |           sext_ln165_7_fu_1158          |    0    |    0    |    0    |
|          |          sext_ln165_10_fu_1162          |    0    |    0    |    0    |
|          |          sext_ln165_13_fu_1166          |    0    |    0    |    0    |
|          |            sext_ln166_fu_1199           |    0    |    0    |    0    |
|          |           sext_ln166_1_fu_1203          |    0    |    0    |    0    |
|          |           sext_ln166_2_fu_1207          |    0    |    0    |    0    |
|          |           sext_ln166_3_fu_1211          |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |            zext_ln114_fu_788            |    0    |    0    |    0    |
|          |            zext_ln129_fu_796            |    0    |    0    |    0    |
|          |           zext_ln129_1_fu_972           |    0    |    0    |    0    |
|          |           zext_ln129_2_fu_1032          |    0    |    0    |    0    |
|          |            zext_ln139_fu_1041           |    0    |    0    |    0    |
|   zext   |           zext_ln139_1_fu_1051          |    0    |    0    |    0    |
|          |           zext_ln139_2_fu_1060          |    0    |    0    |    0    |
|          |           zext_ln139_3_fu_1069          |    0    |    0    |    0    |
|          |           zext_ln129_3_fu_1124          |    0    |    0    |    0    |
|          |            zext_ln177_fu_1240           |    0    |    0    |    0    |
|          |           zext_ln177_1_fu_1249          |    0    |    0    |    0    |
|          |           zext_ln177_2_fu_1258          |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |                tmp_fu_813               |    0    |    0    |    0    |
|          |               tmp_1_fu_827              |    0    |    0    |    0    |
| bitselect|               tmp_2_fu_847              |    0    |    0    |    0    |
|          |               tmp_3_fu_878              |    0    |    0    |    0    |
|          |               tmp_4_fu_909              |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   Total  |                                         |    19   |    0    |   820   |
|----------|-----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------------+--------+
|                                         |   FF   |
+-----------------------------------------+--------+
|            add_ln114_reg_1727           |   31   |
|           add_ln126_3_reg_1760          |   32   |
|            add_ln126_reg_1787           |    9   |
|           add_ln139_4_reg_1703          |    9   |
|          add_ln165_10_reg_1967          |   32   |
|          add_ln165_11_reg_1947          |   32   |
|           add_ln165_1_reg_1952          |   32   |
|           add_ln165_2_reg_1932          |   32   |
|           add_ln165_3_reg_1977          |   32   |
|           add_ln165_4_reg_1957          |   32   |
|           add_ln165_5_reg_1937          |   32   |
|           add_ln165_6_reg_1982          |   32   |
|           add_ln165_7_reg_1962          |   32   |
|           add_ln165_8_reg_1942          |   32   |
|           add_ln165_9_reg_1987          |   32   |
|            add_ln165_reg_1972           |   32   |
|           add_ln177_3_reg_1708          |    9   |
|           add_ln177_4_reg_1713          |    9   |
|           add_ln177_5_reg_1718          |    9   |
|           and_ln173_1_reg_1775          |    1   |
|           and_ln173_2_reg_1779          |    1   |
|           and_ln173_3_reg_1783          |    1   |
|            and_ln173_reg_1771           |    1   |
|        data_l1buf_0_addr_reg_1743       |    9   |
|        data_l1buf_1_addr_reg_1792       |    9   |
|        data_l1buf_2_addr_reg_1817       |    9   |
|        data_l1buf_3_addr_reg_1867       |    9   |
|            empty_31_reg_1542            |    8   |
|            empty_32_reg_1548            |    8   |
|            empty_33_reg_1554            |    8   |
|            empty_34_reg_1560            |    8   |
|            empty_35_reg_1566            |    8   |
|            empty_36_reg_1572            |    8   |
|            empty_37_reg_1578            |    8   |
|            empty_38_reg_1584            |    8   |
|            empty_39_reg_1590            |    8   |
|            empty_40_reg_1597            |    8   |
|            empty_41_reg_1604            |    8   |
|            empty_42_reg_1611            |    8   |
|                i_reg_502                |   31   |
|          icmp_ln114_1_reg_1723          |    1   |
|           icmp_ln114_reg_1538           |    1   |
|           icmp_ln128_reg_1748           |    1   |
|            mul24_i_i_reg_1531           |    9   |
|            mul_ln111_reg_1523           |   32   |
|        output_l1_0_addr_reg_1842        |    9   |
|        output_l1_1_addr_reg_1837        |    9   |
|        output_l1_2_addr_reg_1832        |    9   |
|        output_l1_3_addr_reg_1827        |    9   |
|         output_reg_0_0_reg_1443         |   32   |
|         output_reg_0_1_reg_1448         |   32   |
|         output_reg_0_2_reg_1453         |   32   |
|         output_reg_0_3_reg_1458         |   32   |
|         output_reg_1_0_reg_1463         |   32   |
|         output_reg_1_1_reg_1468         |   32   |
|         output_reg_1_2_reg_1473         |   32   |
|         output_reg_1_3_reg_1478         |   32   |
|         output_reg_2_0_reg_1483         |   32   |
|         output_reg_2_1_reg_1488         |   32   |
|         output_reg_2_2_reg_1493         |   32   |
|         output_reg_2_3_reg_1498         |   32   |
|         output_reg_3_0_reg_1503         |   32   |
|         output_reg_3_1_reg_1508         |   32   |
|         output_reg_3_2_reg_1513         |   32   |
|         output_reg_3_3_reg_1518         |   32   |
|             psum_10_reg_549             |   32   |
|             psum_11_reg_1882            |   32   |
|             psum_12_reg_537             |   32   |
|             psum_13_reg_525             |   32   |
|             psum_14_reg_513             |   32   |
|             psum_15_reg_1887            |   32   |
|              psum_1_reg_633             |   32   |
|              psum_2_reg_621             |   32   |
|             psum_3_reg_1872             |   32   |
|              psum_4_reg_609             |   32   |
|              psum_5_reg_597             |   32   |
|              psum_6_reg_585             |   32   |
|             psum_7_reg_1877             |   32   |
|              psum_8_reg_573             |   32   |
|              psum_9_reg_561             |   32   |
|               psum_reg_645              |   32   |
|          sext_ln165_10_reg_1902         |   16   |
|          sext_ln165_11_reg_1857         |   16   |
|          sext_ln165_12_reg_1807         |   16   |
|          sext_ln165_13_reg_1907         |   16   |
|          sext_ln165_14_reg_1862         |   16   |
|          sext_ln165_4_reg_1892          |   16   |
|          sext_ln165_5_reg_1847          |   16   |
|          sext_ln165_6_reg_1797          |   16   |
|          sext_ln165_7_reg_1897          |   16   |
|          sext_ln165_8_reg_1852          |   16   |
|          sext_ln165_9_reg_1802          |   16   |
|          sext_ln166_1_reg_1917          |   16   |
|          sext_ln166_2_reg_1922          |   16   |
|          sext_ln166_3_reg_1927          |   16   |
|          sext_ln166_4_reg_1812          |   16   |
|           sext_ln166_reg_1912           |   16   |
|              tmp_1_reg_1765             |    1   |
|               tmp_reg_1754              |    1   |
|           trunc_ln114_reg_1698          |   31   |
|           trunc_ln129_reg_1732          |    9   |
|weight_regfile_0_0_load_cast_i_i_reg_1693|   16   |
|weight_regfile_0_1_load_cast_i_i_reg_1688|   16   |
|weight_regfile_0_2_load_cast_i_i_reg_1683|   16   |
|weight_regfile_0_3_load_cast_i_i_reg_1678|   16   |
|weight_regfile_1_0_load_cast_i_i_reg_1673|   16   |
|weight_regfile_1_1_load_cast_i_i_reg_1668|   16   |
|weight_regfile_1_2_load_cast_i_i_reg_1663|   16   |
|weight_regfile_1_3_load_cast_i_i_reg_1658|   16   |
|weight_regfile_2_0_load_cast_i_i_reg_1653|   16   |
|weight_regfile_2_1_load_cast_i_i_reg_1648|   16   |
|weight_regfile_2_2_load_cast_i_i_reg_1643|   16   |
|weight_regfile_2_3_load_cast_i_i_reg_1638|   16   |
|weight_regfile_3_0_load_cast_i_i_reg_1633|   16   |
|weight_regfile_3_1_load_cast_i_i_reg_1628|   16   |
|weight_regfile_3_2_load_cast_i_i_reg_1623|   16   |
|weight_regfile_3_3_load_cast_i_i_reg_1618|   16   |
|           zext_ln139_reg_1822           |   64   |
+-----------------------------------------+--------+
|                  Total                  |  2381  |
+-----------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_357 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_370 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_383 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_396 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_413 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_430 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_447 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_464 |  p0  |   2  |   9  |   18   ||    9    |
|  psum_14_reg_513  |  p0  |   2  |  32  |   64   ||    9    |
|  psum_13_reg_525  |  p0  |   2  |  32  |   64   ||    9    |
|  psum_12_reg_537  |  p0  |   2  |  32  |   64   ||    9    |
|  psum_10_reg_549  |  p0  |   2  |  32  |   64   ||    9    |
|   psum_9_reg_561  |  p0  |   2  |  32  |   64   ||    9    |
|   psum_8_reg_573  |  p0  |   2  |  32  |   64   ||    9    |
|   psum_6_reg_585  |  p0  |   2  |  32  |   64   ||    9    |
|   psum_5_reg_597  |  p0  |   2  |  32  |   64   ||    9    |
|   psum_4_reg_609  |  p0  |   2  |  32  |   64   ||    9    |
|   psum_2_reg_621  |  p0  |   2  |  32  |   64   ||    9    |
|   psum_1_reg_633  |  p0  |   2  |  32  |   64   ||    9    |
|    psum_reg_645   |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_1323    |  p0  |   3  |   8  |   24   ||    15   |
|    grp_fu_1330    |  p0  |   3  |   8  |   24   ||    15   |
|    grp_fu_1337    |  p0  |   3  |   8  |   24   ||    15   |
|    grp_fu_1344    |  p0  |   3  |   8  |   24   ||    15   |
|    grp_fu_1351    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1358    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1365    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1372    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1379    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1386    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1393    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1400    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1407    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1416    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1425    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1434    |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1128  ||  21.765 ||   348   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   19   |    -   |    0   |   820  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   21   |    -   |   348  |
|  Register |    -   |    -   |  2381  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   19   |   21   |  2381  |  1168  |
+-----------+--------+--------+--------+--------+
