<html>
<title>Vita</title>
<body bgcolor="white" text="black" link="blue" vlink="purple">

<table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>PRES: Pseudo-Random Encoding Scheme to Increase the Bit Flip Reduction in the Memory</u></font><br/><b>Proc. of The Design Automation Conference (DAC), San Francisco, CA (June 2015).</b><br/><i>S. Seyedzadeh, R. Maddah, A. Jones and R. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=PRES: Pseudo-Random Encoding Scheme to Increase the Bit Flip Reduction in the Memory melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Domain-wall Memory Buffer for Low-Energy NoCs</u></font><br/><b>Proc. of The Design Automation Conference (DAC), San Francisco, CA (June 2015).</b><br/><i>D. Kline, R. Melhem and A. Jones</i></td><td align="right"><a href="http://www.google.com/search?as_q=Domain-wall Memory Buffer for Low-Energy NoCs melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Space Oblivious Compression: Power Reduction for Non-Volatile Main Memories</u></font><br/><b>Proc. of The Great Lake Symp. On VLSI (GLSVLSI), Pittsburgh, PA (May 2015).</b><br/><i>Y. Li, H. Xu, R. Melhem and A. Jones</i></td><td align="right"><a href="http://www.google.com/search?as_q=Space Oblivious Compression: Power Reduction for Non-Volatile Main Memories melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>CAFO: Cost Aware Flip Optimization for Asymmetric Memories</u></font><br/><b>Proc. of the IEEE International Symposium on High Performance Computer Architecture (HPCA), Bay Area, CA (February 2015).</b><br/><i>R. Maddah, S. Seyedzadeh and R. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=CAFO: Cost Aware Flip Optimization for Asymmetric Memories melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Shadow Computing: An Energy-Aware Fault Tolerant Computing Model</u></font><br/><b>Proc. of the International Conference on Computing, Networking and Communications (ICNC), Honolulu, HI (February 2014).</b><br/><i>B. Mills, T. Znati and R. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=Shadow Computing: An Energy-Aware Fault Tolerant Computing Model melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Energy Consumption of Resilience Mechanisms in Large Scale Systems</u></font><br/><b>Proc. of the 22nd Euromicro Int. Conference on Parallel, Distributed, and Network-Based Processing (PDP), Turin, Italy (February 2014).</b><br/><i>B. Mills, T. Znati, R. Melhem, K.  Ferreira and R. Grant</i></td><td align="right"><a href="http://www.google.com/search?as_q=Energy Consumption of Resilience Mechanisms in Large Scale Systems melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Profit Maximization for Resilient Cloud Computing</u></font><br/><b>Proc. of the International Conference on Cloud Computing and Services Science (CLOSER ), Barcelona, Spain  (April 2014).</b><br/><i>X. Cui, B. Mills, T. Znati and R. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=Profit Maximization for Resilient Cloud Computing melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Proactive Circuit Allocation in Multiplane NoCs</u></font><br/><b>Proc. of the Design Automation Conference (DAC), Austin, TX (June 2013).</b><br/><i>A. Abousamra, A.K. Jones and R. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=Proactive Circuit Allocation in Multiplane NoCs melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Bit Mapping for Balanced PCM programming</u></font><br/><b>Proc. of the International Symposium on Computer Architecture (ISCA), Tel Aviv, Israel (June 2013).</b><br/><i>Y. Du, M. Zhou, B. Childers, D. Mosse and R. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=Bit Mapping for Balanced PCM programming melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Energy-aware Checkpointing of Divisible Tasks with Soft and Hard Deadlines</u></font><br/><b>Proc. of the fourth International Green Computing Conference (IGCC), Arlington, VA (June 2013).</b><br/><i>G. Aupy, A. Benoit, R. Melhem, P. Renaud-Goud and Y. Robert</i></td><td align="right"><a href="http://www.google.com/search?as_q=Energy-aware Checkpointing of Divisible Tasks with Soft and Hard Deadlines melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Writeback-Aware Bandwidth Partitioning for Multi-core Systems with PCM</u></font><br/><b>Proc. of the International Conference on Parallel Architectures and Compilation Techniques (PACT), Edinburgh, Scotland ,  (September 2013).</b><br/><i>M. Zhou, Y. Du, B. Childers, R. Melhem, D. Mosse</i></td><td align="right"><a href="http://www.google.com/search?as_q=Writeback-Aware Bandwidth Partitioning for Multi-core Systems with PCM melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Power-aware Manhattan routing on chip multiprocessors</u></font><br/><b>Proc. of the IEEE International Parallel & Distributed Processing Symposium (IPDPS). Shanghai, China (May 2012).</b><br/><i>A. Benoit, R. Melhem, P. Renaud-Goud and Y. Robert</i></td><td align="right"><a href="http://www.google.com/search?as_q=Power-aware Manhattan routing on chip multiprocessors melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Thread assignment optimization with real-time performance and memory bandwidth constraints for energy-efficient heterogeneous multi-core systems</u></font><br/><b>Proc. of IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), Beijing, China (April 2012).</b><br/><i>V. Petrucci, O. Loques, D. Mosse, R. Melhem, N. Abou Gazala and  S. Gobriel</i></td><td align="right"><a href="http://www.google.com/search?as_q=Thread assignment optimization with real-time performance and memory bandwidth constraints for energy-efficient heterogeneous multi-core systems melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Deja Vu Switching for Multiplane NoCs</u></font><br/><b>Proc of The 6th ACM/IEEE Int. Symposium on Networks on Chip (NOCS), Lyngby, Denmark (May 2012).</b><br/><i>A. Abousamra, R. Melhem and A. Jones</i></td><td align="right"><a href="http://www.google.com/search?as_q=Deja Vu Switching for Multiplane NoCs melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>The Impact of Useless Write-Backs on the Endurance and Energy Consumption of PCM Main Memory</u></font><br/><b>Proc. of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS 2011), Austin, TX (April 2011)</b><br/><i>S. Bock, B. Childers, R. Melhem, D. Mosse, Y. Zhang</i></td><td align="right"><a href="http://www.google.com/search?as_q=The Impact of Useless Write-Backs on the Endurance and Energy Consumption of PCM Main Memory melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Impact of Process Variation on Endurance Algorithms for Wear-Prone Memories</u></font><br/><b>Proc. of the conference on Design, Automation & test in Europe (DATE), Grenoble, France (March 2011)</b><br/><i>A. Ferreira, S. Bock, B. Childers, R. Melhem, D. Mosse</i></td><td align="right"><a href="http://www.google.com/search?as_q=Impact of Process Variation on Endurance Algorithms for Wear-Prone Memories melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Energy-aware mappings of series-parallel workflows onto chip multiprocessors</u></font><br/><b>Proc. of the International conference on Parallel Processing (ICPP), Taipei, Taiwan (September 2011)</b><br/><i>A. Benoit, P. Renaud-Goud, Y. Robert and R. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=Energy-aware mappings of series-parallel workflows onto chip multiprocessors melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Real-Time Scheduling for Phase Change Main Memory Systems</u></font><br/><b>Proc. of the IEEE Int. Conference on Embedded Software and Systems (ICESS 2011), Changsha, China (November 2011).</b><br/><i>M. Zhou, S. Bock, A. Ferreira, B. Childers, R. Melhem and D. Mosse</i></td><td align="right"><a href="http://www.google.com/search?as_q=Real-Time Scheduling for Phase Change Main Memory Systems melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Increasing PCM Main Memory lifetime</u></font><br/><b>Proc. of the conference on Design, Automation & test in Europe, Dresden, Germany (March 2010)</b><br/><i>A. Ferreira, M. Zhou, S. Bock, B. Childers, R. Melhem and D. Mosse</i></td><td align="right"><a href="http://www.google.com/search?as_q=Increasing PCM Main Memory lifetime melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Applying Statistical Machine Learning to Multicore Voltage & Frequency Scaling</u></font><br/><b>Proc. of the ACM International Conference on Computing Frontiers, Bertinoro, Italy (May 2010)</b><br/><i>M. Moeng and R. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=Applying Statistical Machine Learning to Multicore Voltage & Frequency Scaling melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Using PCM in Next-generation Embedded Space Applications</u></font><br/><b>Proc. of the 16th IEEE Real-Time and Embedded Technology and Applications Symposium, Stockholm, Sweden (April 2010)</b><br/><i>A. Ferreira, M. Zhou, B. Childers, R. Melhem, D. Mosse and M. Yousif</i></td><td align="right"><a href="http://www.google.com/search?as_q=Using PCM in Next-generation Embedded Space Applications melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Minimizing Expected Energy Consumption for Streaming Applications with Linear Dependencies on Chip Multiprocessors</u></font><br/><b>Proc. of the IEEE Symposium on Industrial Embedded Systems (SIES), Lausanne, Switzerland (July 2009)</b><br/><i>A. Abousamra, R. Melhem and D. Mosse</i></td><td align="right"><a href="http://www.google.com/search?as_q=Minimizing Expected Energy Consumption for Streaming Applications with Linear Dependencies on Chip Multiprocessors melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Integrated CPU and cache power management</u></font><br/><b>Proc. of the International Conference on High Performance Embedded Architectures & Compilers (HiPEAC), Göteborg, Sweden (January 2008).</b><br/><i>N. AbouGhazaleh, B. Childers, D. Mosse, and R. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=Integrated CPU and cache power management melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Integrated CPU and L2 cache Frequency/Voltage Scaling using Supervised Learning</u></font><br/><b>The first Workshop on Statistical and Machine learning approaches applied to Architectures and Compilation (SMART), Ghent, Belgium (January 2007)</b><br/><i>C. Rusu, N. AbouGhazaleh, A. Ferreira, R. Xu, B. Childers, R. Melhem, and D. Mosse</i></td><td align="right"><a href="http://www.google.com/search?as_q=Integrated CPU and L2 cache Frequency/Voltage Scaling using Supervised Learning melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Integrated CPU and L2 Cache Voltage Scaling using Machine Learning</u></font><br/><b>Proc. of the ACM Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES’07),  San Diego, CA, (June 2007)</b><br/><i>N. AbouGhazaleh, A. Ferreira, C. Rusu, R. Xu, B. Childers, R. Melhem and D. Mosse</i></td><td align="right"><a href="http://www.google.com/search?as_q=Integrated CPU and L2 Cache Voltage Scaling using Machine Learning melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Energy-Aware Scheduling for Streaming Applications of Chip Multiprocessors</u></font><br/><b>Proc. of the Real Time Systems Symposium (RTSS), Tucson, AZ (December 2007)</b><br/><i>R. Xu, R. Melhem and D. Mosse</i></td><td align="right"><a href="http://www.google.com/search?as_q=Energy-Aware Scheduling for Streaming Applications of Chip Multiprocessors melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>A Unified Practical Approach to Stochastic DVS Scheduling</u></font><br/><b>Proc. of the  ACM Int. Conference on Embedded Software (EMSOFT), Salzburg, Austria (October 2007)</b><br/><i>R. Xu, R. Melhem and D. Mosse </i></td><td align="right"><a href="http://www.google.com/search?as_q=A Unified Practical Approach to Stochastic DVS Scheduling melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Energy-Efficient Real-Time Heterogeneous Server Clusters</u></font><br/><b>Proc. of the Real-time Application Symposium (RTAS), San Jose, CA (April 2006)</b><br/><i>C. Rusu, A. Ferreira, C. Scordino, A. Watson, R. Melhem and D. Mosse</i></td><td align="right"><a href="doc/01613355.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Mitigating the Flooding Waves Problem in Energy-Efficient Routing for MANETs</u></font><br/><b>Proc. of Int. Conf. on Distributed Computing Systems (ICDCS '06), Lisbon, Portugal, (July 2006)</b><br/><i>S. Gobriel, D. Mosse and R. Melhem</i></td><td align="right"><a href="doc/01648834.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>BLAM: An Energy-Aware MAC Layer Enhancement for Wireless Adhoc Networks</u></font><br/><b>Proc. of the IEEE Wireless Communications & Networking Conference (WCNC), New Orleans, LA (March 2005)</b><br/><i>S. Gobriel, R. Melhem and D. Mosse</i></td><td align="right"><a href="doc/01424746.pdf ">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Energy Efficient Configuration for QoS in Reliable Parallel Servers</u></font><br/><b>Proc. of the fifth European Dependable Computing Conference (EDCC-5), Budapest, Hungary (April 2005)</b><br/><i>D. Zhu, R. Melhem and D. Mosse</i></td><td align="right"><a href="doc/EDCC05-zhu.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Energy-efficient Policies for Embedded Clusters</u></font><br/><b>Proc. of the 2005 ACM Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES 2005), Chicago, IL (June 2005)</b><br/><i>R. Xu, D. Zhu, C. Rusu, R. Melhem and D. Mosse</i></td><td align="right"><a href="doc/lctes05-xu.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Near-memory Caching for Improved Energy Consumption</u></font><br/><b>Proc. of the International Conference on computer Design (ICCDS), San Jose, CA (Oct. 2005)</b><br/><i>N. AbouGhazaleh, B. Childers, D. Mosse, and R. Melhem</i></td><td align="right"><a href="doc/iccd05-aboughazaleh.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Minimizing Expected Energy in Real-Time Embedded Systems</u></font><br/><b>Proc. of the ACM Int. Conference on Embedded Software (EMSOFT), Jersey City, NJ (Sept. 2005)</b><br/><i>R. Xu, D. Mosse, and R. Melhem</i></td><td align="right"><a href="doc/p251-xu.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Modeling an Energy Efficient MAC Layer Protocol</u></font><br/><b>Proc. of the 1st International Computer Engineering Conference: New Technologies for the Information Society (ICENCO), Cairo, Egypt (Dec. 2004)</b><br/><i>S. Gobriel, R. Melhem and D. Mosse</i></td><td align="right"><a href="doc/icenco.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Analysis of an Energy Efficient Optimistic TMR Scheme</u></font><br/><b>Proc. of the 10th Int. Conf. on Parallel and Distributed Systems (ICPADS), Newport Beach, CA (July 2004)</b><br/><i>D. Zhu, R. Melhem, D. Mosse and M. Elnozahy</i></td><td align="right"><a href="doc/01316138.pdf ">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>A Unified Interference/Collision Analysis for Power Aware Adhoc Networks</u></font><br/><b>Proc. of IEEE INFOCOM, Hong Kong (March 2004)</b><br/><i>S. Gobriel, R. Melhem and D. Mosse</i></td><td align="right"><a href="doc/01354531.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Energy Efficient Policies for Request-driven Soft, Real- time Systems</u></font><br/><b>Proc. of the Euromicro Conference on Real-time Systems, Sicily, Italy (June 2004)</b><br/><i>C. Rusu, R. Xu, R. Melhem and D. Mosse</i></td><td align="right"><a href="doc/01311019.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Practical PACE for Embedded Systems</u></font><br/><b>Proc. of the 4th ACM Int. Conference on Embedded Software (EMSOFT), Pisa, Italy (September 2004)</b><br/><i>R. Xu, C. Xi, R. Melhem, D. Mosse</i></td><td align="right"><a href="http://www.google.com/search?as_q=Practical PACE for Embedded Systems melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>The Effects of Energy Management on Reliability in Real-time Embedded Systems</u></font><br/><b>Proc. of the International Conference on Computered Aided Design (ICCAD), San Jose, CA (Nov. 2004)</b><br/><i>D. Zhu, R. Melhem, and D. Mosse</i></td><td align="right"><a href="doc/01382539.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Energy Management for Real-Time Embedded Applications with Compiler Support,</u></font><br/><b>Proc. of the ACM SIGPLAN Symposium on Languages, Compilers, and Tools for Embedded Systems (LCTES), San Diego, CA (June 2003)</b><br/><i>N. AbouGhazaleh, B. Childers, D. Mosse, R. Melhem and M. Craven</i></td><td align="right"><a href="doc/lctes03.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Multi-version Scheduling in Rechargeable, Energy-aware, Real-time Systems</u></font><br/><b>Proc. of the Euromicro Conference on Real-time Systems, Porto, Portugal (July 2003)</b><br/><i>C. Rusu, R. Melhem and D. Mosse</i></td><td align="right"><a href="doc/ECRTS03.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Energy Aware Scheduling for Distributed Real-Time Systems</u></font><br/><b>Proc. of the International Parallel and Distributed Processing Symposium (IPDPS 03), Nice, France (April 2003)</b><br/><i>R. Mishra, N. Rastogi, D. Zhu, D. Mosse, R. Melhem</i></td><td align="right"><a href="doc/IPDPS03.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Collaborative Operating System and Compiler Power Management for Real-time Applications</u></font><br/><b>Proc. of the Real-time Technology and Application Symposium, RTAS, Toronto, Canada (May 2003)</b><br/><i>N. AbouGhazaleh, D. Mosse, B. Childers, R. Melhem and M. Craven</i></td><td align="right"><a href="doc/rtas03_aboughazaleh_n.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Maximizing the System Value while Satisfying Time and Energy Constraints</u></font><br/><b>Proc. Of the Real-time System Symposium (RTSS), Austin, TX (Dec. 2002)</b><br/><i>C. Rusu, R. Melhem and D. Mosse</i></td><td align="right"><a href="doc/Rusu-RT_Rewards.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Power Aware Scheduling for AND/OR Graphs in Multi-Processor Real-Time Systems</u></font><br/><b>Proc. of the International Conference on Parallel Processing (ICPP), Vancouver, B.C. (Aug. 2002)</b><br/><i>D. Zhu, N. AbouGhazaleh, D. Mosse and R. Melhem</i></td><td align="right"><a href="doc/ICPP02_zhu.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Dynamic and Aggressive Scheduling Techniques for Power-Aware Real-Time Systems</u></font><br/><b>Proc. of the Real-time System Symposium RTSS, London, UK (Dec. 2001)</b><br/><i>H. Aydin, R. Melhem, D. Mosse and P. Mejia Alvarez</i></td><td align="right"><a href="doc/RTSS01_aydin.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Toward The Placement of Power Manegement Points in Real Time Applications</u></font><br/><b>COLP'01 (Workshop on Compilers and Operating Systems for Low Power), Barcelona, Spain, 2001</b><br/><i>N. AbouGhazaleh, D. Mosse, B. Childers and R. Melhem</i></td><td align="right"><a href="doc/colp01.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Scheduling with Dynamic Voltage/Speed Adjustment Using Slack Reclamation in Multi-Processor Real-Time Systems</u></font><br/><b>Proc. of the Real-time System Symposium RTSS, London, UK (Dec. 2001)</b><br/><i>D. Zhu, R. Melhem and B. Childers</i></td><td align="right"><a href="doc/01214320.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Determining Optimal Processor Speeds for Periodic Real-Time Tasks with Different Power Characteristics,</u></font><br/><b>Proc the 12th Euromicro Conference on Real-time Systems, Delft, The Netherlands (June 2001)</b><br/><i>H. Aydin, R. Melhem, D. Mosse and P. Mejia-Alvarez</i></td><td align="right"><a href="doc/ecrts01.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Adapting Processor Supply Voltage to Instruction-Level Parallelism</u></font><br/><b>Proc. of the Koolchips Workshop, in conjunction with MICRO-33, Monterey, California (Dec. 2000)</b><br/><i>B. Childers, H. Tang, and R. Melhem</i></td><td align="right"><a href="doc/koolchips00.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Compiler-Assisted Dynamic Power-Aware Scheduling for Real-Time Applications</u></font><br/><b>Proc. of the COLP Workshop (Workshop on Compiler and OS for Low Power), Philadelphia, PA (Oct. 2000)</b><br/><i>D. Mosse, H. Aydin, B. Childers, and R. Melhem</i></td><td align="right"><a href="doc/COLP00_mosse.pdf">[ps/pdf]</a></td></tr></table><br/><br/>
</body>
</html>
