# USB_RTL_Design
Here is my RTL design for a typical USB protocol.
Using Verilog HDL
