--------------------------------------------------------------------------------
Release 12.4 Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml toplevel.twx toplevel.ncd -o toplevel.twr toplevel.pcf
-ucf toplevel.ucf

Design file:              toplevel.ncd
Physical constraint file: toplevel.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.15 2010-12-02)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 30 ns HIGH 50%;

 2559069 paths analyzed, 3025 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.851ns.
--------------------------------------------------------------------------------

Paths for end point MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS (RAMB8_X1Y8.ADDRBRDADDR5), 5171 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MEM/Mram_MEM (RAM)
  Destination:          MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS (RAM)
  Requirement:          15.000ns
  Data Path Delay:      8.666ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.345 - 0.355)
  Source Clock:         clk_BUFGP falling at 15.000ns
  Destination Clock:    clk_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: INST_MEM/Mram_MEM to MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB8_X1Y13.DOBDO5      Trcko_DOB             2.950   INST_MEM/Mram_MEM
                                                          INST_MEM/Mram_MEM
    SLICE_X15Y14.A6         net (fanout=2)        3.120   instr_data<21>
    SLICE_X15Y14.A          Tilo                  0.341   instr_data<21>_0_0_0
                                                          instr_data<21>_0_01
    RAMB8_X1Y8.ADDRBRDADDR5 net (fanout=1)        1.855   instr_data<21>_0_0_0
    RAMB8_X1Y8.CLKBRDCLK    Trcck_ADDRB           0.400   MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS
                                                          MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS
    ----------------------------------------------------  ---------------------------
    Total                                         8.666ns (3.691ns logic, 4.975ns route)
                                                          (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS_SC_PROCESSOR/MEMWB/data_69 (FF)
  Destination:          MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS (RAM)
  Requirement:          30.000ns
  Data Path Delay:      18.346ns (Levels of Logic = 9)
  Clock Path Skew:      0.010ns (0.345 - 0.335)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS_SC_PROCESSOR/MEMWB/data_69 to MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X27Y19.DQ         Tcko                  0.548   MIPS_SC_PROCESSOR/MEMWB/data<69>
                                                          MIPS_SC_PROCESSOR/MEMWB/data_69
    SLICE_X12Y25.C1         net (fanout=17)       2.140   MIPS_SC_PROCESSOR/MEMWB/data<69>
    SLICE_X12Y25.C          Tilo                  0.333   MIPS_SC_PROCESSOR/EXMEM/data<136>
                                                          MIPS_SC_PROCESSOR/Forwardunit/MEMWBregwrite_EXMEMregwrite_AND_1105_o2
    SLICE_X12Y25.B4         net (fanout=1)        0.394   MIPS_SC_PROCESSOR/Forwardunit/MEMWBregwrite_EXMEMregwrite_AND_1105_o2
    SLICE_X12Y25.B          Tilo                  0.333   MIPS_SC_PROCESSOR/EXMEM/data<136>
                                                          MIPS_SC_PROCESSOR/Forwardunit/MEMWBregwrite_EXMEMregwrite_AND_1105_o3
    SLICE_X19Y19.D5         net (fanout=3)        1.917   MIPS_SC_PROCESSOR/Forwardunit/MEMWBregwrite_EXMEMregwrite_AND_1105_o
    SLICE_X19Y19.D          Tilo                  0.341   MIPS_SC_PROCESSOR/Forwardunit/MEMWBregwrite_RS[4]_AND_1106_o1
                                                          MIPS_SC_PROCESSOR/Forwardunit/MEMWBregwrite_RS[4]_AND_1106_o_1
    SLICE_X16Y16.B1         net (fanout=6)        1.543   MIPS_SC_PROCESSOR/Forwardunit/MEMWBregwrite_RS[4]_AND_1106_o1
    SLICE_X16Y16.B          Tilo                  0.333   MIPS_SC_PROCESSOR/ForwardAout<2>
                                                          MIPS_SC_PROCESSOR/ForwardmuxA/Mmux_R231
    SLICE_X18Y26.A3         net (fanout=11)       2.294   MIPS_SC_PROCESSOR/ForwardAout<2>
    SLICE_X18Y26.COUT       Topcya                0.712   MIPS_SC_PROCESSOR/Mcompar_ForwardAout[31]_ForwardBout[31]_equal_2_o_cy<3>
                                                          MIPS_SC_PROCESSOR/Mcompar_ForwardAout[31]_ForwardBout[31]_equal_2_o_lut<0>
                                                          MIPS_SC_PROCESSOR/Mcompar_ForwardAout[31]_ForwardBout[31]_equal_2_o_cy<3>
    SLICE_X18Y27.CIN        net (fanout=1)        0.003   MIPS_SC_PROCESSOR/Mcompar_ForwardAout[31]_ForwardBout[31]_equal_2_o_cy<3>
    SLICE_X18Y27.COUT       Tbyp                  0.127   MIPS_SC_PROCESSOR/Mcompar_ForwardAout[31]_ForwardBout[31]_equal_2_o_cy<7>
                                                          MIPS_SC_PROCESSOR/Mcompar_ForwardAout[31]_ForwardBout[31]_equal_2_o_cy<7>
    SLICE_X18Y28.CIN        net (fanout=1)        0.003   MIPS_SC_PROCESSOR/Mcompar_ForwardAout[31]_ForwardBout[31]_equal_2_o_cy<7>
    SLICE_X18Y28.CMUX       Tcinc                 0.402   MIPS_SC_PROCESSOR/ForwardAout[31]_ForwardBout[31]_equal_2_o
                                                          MIPS_SC_PROCESSOR/Mcompar_ForwardAout[31]_ForwardBout[31]_equal_2_o_cy<10>
    SLICE_X18Y18.D6         net (fanout=24)       2.705   MIPS_SC_PROCESSOR/ForwardAout[31]_ForwardBout[31]_equal_2_o
    SLICE_X18Y18.D          Tilo                  0.373   MIPS_SC_PROCESSOR/global_prediction/data<0>
                                                          MIPS_SC_PROCESSOR/Mmux_branched111
    SLICE_X15Y14.A3         net (fanout=37)       1.249   MIPS_SC_PROCESSOR/branched1
    SLICE_X15Y14.A          Tilo                  0.341   instr_data<21>_0_0_0
                                                          instr_data<21>_0_01
    RAMB8_X1Y8.ADDRBRDADDR5 net (fanout=1)        1.855   instr_data<21>_0_0_0
    RAMB8_X1Y8.CLKBRDCLK    Trcck_ADDRB           0.400   MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS
                                                          MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS
    ----------------------------------------------------  ---------------------------
    Total                                        18.346ns (4.243ns logic, 14.103ns route)
                                                          (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS_SC_PROCESSOR/MEMWB/data_69 (FF)
  Destination:          MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS (RAM)
  Requirement:          30.000ns
  Data Path Delay:      18.334ns (Levels of Logic = 9)
  Clock Path Skew:      0.010ns (0.345 - 0.335)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS_SC_PROCESSOR/MEMWB/data_69 to MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X27Y19.DQ         Tcko                  0.548   MIPS_SC_PROCESSOR/MEMWB/data<69>
                                                          MIPS_SC_PROCESSOR/MEMWB/data_69
    SLICE_X12Y25.C1         net (fanout=17)       2.140   MIPS_SC_PROCESSOR/MEMWB/data<69>
    SLICE_X12Y25.C          Tilo                  0.333   MIPS_SC_PROCESSOR/EXMEM/data<136>
                                                          MIPS_SC_PROCESSOR/Forwardunit/MEMWBregwrite_EXMEMregwrite_AND_1105_o2
    SLICE_X12Y25.B4         net (fanout=1)        0.394   MIPS_SC_PROCESSOR/Forwardunit/MEMWBregwrite_EXMEMregwrite_AND_1105_o2
    SLICE_X12Y25.B          Tilo                  0.333   MIPS_SC_PROCESSOR/EXMEM/data<136>
                                                          MIPS_SC_PROCESSOR/Forwardunit/MEMWBregwrite_EXMEMregwrite_AND_1105_o3
    SLICE_X18Y19.A4         net (fanout=3)        2.038   MIPS_SC_PROCESSOR/Forwardunit/MEMWBregwrite_EXMEMregwrite_AND_1105_o
    SLICE_X18Y19.A          Tilo                  0.373   MIPS_SC_PROCESSOR/MEMWB/data<2>
                                                          MIPS_SC_PROCESSOR/Forwardunit/MEMWBregwrite_RS[4]_AND_1106_o
    SLICE_X26Y18.B2         net (fanout=26)       1.642   MIPS_SC_PROCESSOR/Forwardunit/MEMWBregwrite_RS[4]_AND_1106_o
    SLICE_X26Y18.B          Tilo                  0.373   MIPS_SC_PROCESSOR/ForwardAout<8>
                                                          MIPS_SC_PROCESSOR/ForwardmuxA/Mmux_R311
    SLICE_X18Y26.C3         net (fanout=12)       2.215   MIPS_SC_PROCESSOR/ForwardAout<8>
    SLICE_X18Y26.COUT       Topcyc                0.487   MIPS_SC_PROCESSOR/Mcompar_ForwardAout[31]_ForwardBout[31]_equal_2_o_cy<3>
                                                          MIPS_SC_PROCESSOR/Mcompar_ForwardAout[31]_ForwardBout[31]_equal_2_o_lut<2>
                                                          MIPS_SC_PROCESSOR/Mcompar_ForwardAout[31]_ForwardBout[31]_equal_2_o_cy<3>
    SLICE_X18Y27.CIN        net (fanout=1)        0.003   MIPS_SC_PROCESSOR/Mcompar_ForwardAout[31]_ForwardBout[31]_equal_2_o_cy<3>
    SLICE_X18Y27.COUT       Tbyp                  0.127   MIPS_SC_PROCESSOR/Mcompar_ForwardAout[31]_ForwardBout[31]_equal_2_o_cy<7>
                                                          MIPS_SC_PROCESSOR/Mcompar_ForwardAout[31]_ForwardBout[31]_equal_2_o_cy<7>
    SLICE_X18Y28.CIN        net (fanout=1)        0.003   MIPS_SC_PROCESSOR/Mcompar_ForwardAout[31]_ForwardBout[31]_equal_2_o_cy<7>
    SLICE_X18Y28.CMUX       Tcinc                 0.402   MIPS_SC_PROCESSOR/ForwardAout[31]_ForwardBout[31]_equal_2_o
                                                          MIPS_SC_PROCESSOR/Mcompar_ForwardAout[31]_ForwardBout[31]_equal_2_o_cy<10>
    SLICE_X18Y18.D6         net (fanout=24)       2.705   MIPS_SC_PROCESSOR/ForwardAout[31]_ForwardBout[31]_equal_2_o
    SLICE_X18Y18.D          Tilo                  0.373   MIPS_SC_PROCESSOR/global_prediction/data<0>
                                                          MIPS_SC_PROCESSOR/Mmux_branched111
    SLICE_X15Y14.A3         net (fanout=37)       1.249   MIPS_SC_PROCESSOR/branched1
    SLICE_X15Y14.A          Tilo                  0.341   instr_data<21>_0_0_0
                                                          instr_data<21>_0_01
    RAMB8_X1Y8.ADDRBRDADDR5 net (fanout=1)        1.855   instr_data<21>_0_0_0
    RAMB8_X1Y8.CLKBRDCLK    Trcck_ADDRB           0.400   MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS
                                                          MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS
    ----------------------------------------------------  ---------------------------
    Total                                        18.334ns (4.090ns logic, 14.244ns route)
                                                          (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Paths for end point MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS1 (RAMB8_X0Y14.ADDRBRDADDR5), 5171 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MEM/Mram_MEM (RAM)
  Destination:          MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS1 (RAM)
  Requirement:          15.000ns
  Data Path Delay:      8.247ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.461 - 0.482)
  Source Clock:         clk_BUFGP falling at 15.000ns
  Destination Clock:    clk_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: INST_MEM/Mram_MEM to MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS1
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB8_X1Y13.DOBDO0       Trcko_DOB             2.950   INST_MEM/Mram_MEM
                                                           INST_MEM/Mram_MEM
    SLICE_X5Y30.B1           net (fanout=2)        3.982   instr_data<16>
    SLICE_X5Y30.B            Tilo                  0.341   MIPS_SC_PROCESSOR/IDEX/data_sliced_sliced_sliced_sliced_95
                                                           instr_data<16>_0_01
    RAMB8_X0Y14.ADDRBRDADDR5 net (fanout=1)        0.574   instr_data<16>_0_0_0
    RAMB8_X0Y14.CLKBRDCLK    Trcck_ADDRB           0.400   MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS1
                                                           MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS1
    -----------------------------------------------------  ---------------------------
    Total                                          8.247ns (3.691ns logic, 4.556ns route)
                                                           (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS_SC_PROCESSOR/MEMWB/data_69 (FF)
  Destination:          MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS1 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      19.061ns (Levels of Logic = 9)
  Clock Path Skew:      -0.001ns (0.461 - 0.462)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS_SC_PROCESSOR/MEMWB/data_69 to MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS1
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X27Y19.DQ          Tcko                  0.548   MIPS_SC_PROCESSOR/MEMWB/data<69>
                                                           MIPS_SC_PROCESSOR/MEMWB/data_69
    SLICE_X12Y25.C1          net (fanout=17)       2.140   MIPS_SC_PROCESSOR/MEMWB/data<69>
    SLICE_X12Y25.C           Tilo                  0.333   MIPS_SC_PROCESSOR/EXMEM/data<136>
                                                           MIPS_SC_PROCESSOR/Forwardunit/MEMWBregwrite_EXMEMregwrite_AND_1105_o2
    SLICE_X12Y25.B4          net (fanout=1)        0.394   MIPS_SC_PROCESSOR/Forwardunit/MEMWBregwrite_EXMEMregwrite_AND_1105_o2
    SLICE_X12Y25.B           Tilo                  0.333   MIPS_SC_PROCESSOR/EXMEM/data<136>
                                                           MIPS_SC_PROCESSOR/Forwardunit/MEMWBregwrite_EXMEMregwrite_AND_1105_o3
    SLICE_X19Y19.D5          net (fanout=3)        1.917   MIPS_SC_PROCESSOR/Forwardunit/MEMWBregwrite_EXMEMregwrite_AND_1105_o
    SLICE_X19Y19.D           Tilo                  0.341   MIPS_SC_PROCESSOR/Forwardunit/MEMWBregwrite_RS[4]_AND_1106_o1
                                                           MIPS_SC_PROCESSOR/Forwardunit/MEMWBregwrite_RS[4]_AND_1106_o_1
    SLICE_X16Y16.B1          net (fanout=6)        1.543   MIPS_SC_PROCESSOR/Forwardunit/MEMWBregwrite_RS[4]_AND_1106_o1
    SLICE_X16Y16.B           Tilo                  0.333   MIPS_SC_PROCESSOR/ForwardAout<2>
                                                           MIPS_SC_PROCESSOR/ForwardmuxA/Mmux_R231
    SLICE_X18Y26.A3          net (fanout=11)       2.294   MIPS_SC_PROCESSOR/ForwardAout<2>
    SLICE_X18Y26.COUT        Topcya                0.712   MIPS_SC_PROCESSOR/Mcompar_ForwardAout[31]_ForwardBout[31]_equal_2_o_cy<3>
                                                           MIPS_SC_PROCESSOR/Mcompar_ForwardAout[31]_ForwardBout[31]_equal_2_o_lut<0>
                                                           MIPS_SC_PROCESSOR/Mcompar_ForwardAout[31]_ForwardBout[31]_equal_2_o_cy<3>
    SLICE_X18Y27.CIN         net (fanout=1)        0.003   MIPS_SC_PROCESSOR/Mcompar_ForwardAout[31]_ForwardBout[31]_equal_2_o_cy<3>
    SLICE_X18Y27.COUT        Tbyp                  0.127   MIPS_SC_PROCESSOR/Mcompar_ForwardAout[31]_ForwardBout[31]_equal_2_o_cy<7>
                                                           MIPS_SC_PROCESSOR/Mcompar_ForwardAout[31]_ForwardBout[31]_equal_2_o_cy<7>
    SLICE_X18Y28.CIN         net (fanout=1)        0.003   MIPS_SC_PROCESSOR/Mcompar_ForwardAout[31]_ForwardBout[31]_equal_2_o_cy<7>
    SLICE_X18Y28.CMUX        Tcinc                 0.402   MIPS_SC_PROCESSOR/ForwardAout[31]_ForwardBout[31]_equal_2_o
                                                           MIPS_SC_PROCESSOR/Mcompar_ForwardAout[31]_ForwardBout[31]_equal_2_o_cy<10>
    SLICE_X18Y18.D6          net (fanout=24)       2.705   MIPS_SC_PROCESSOR/ForwardAout[31]_ForwardBout[31]_equal_2_o
    SLICE_X18Y18.D           Tilo                  0.373   MIPS_SC_PROCESSOR/global_prediction/data<0>
                                                           MIPS_SC_PROCESSOR/Mmux_branched111
    SLICE_X5Y30.B3           net (fanout=37)       3.245   MIPS_SC_PROCESSOR/branched1
    SLICE_X5Y30.B            Tilo                  0.341   MIPS_SC_PROCESSOR/IDEX/data_sliced_sliced_sliced_sliced_95
                                                           instr_data<16>_0_01
    RAMB8_X0Y14.ADDRBRDADDR5 net (fanout=1)        0.574   instr_data<16>_0_0_0
    RAMB8_X0Y14.CLKBRDCLK    Trcck_ADDRB           0.400   MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS1
                                                           MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS1
    -----------------------------------------------------  ---------------------------
    Total                                         19.061ns (4.243ns logic, 14.818ns route)
                                                           (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS_SC_PROCESSOR/MEMWB/data_69 (FF)
  Destination:          MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS1 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      19.049ns (Levels of Logic = 9)
  Clock Path Skew:      -0.001ns (0.461 - 0.462)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS_SC_PROCESSOR/MEMWB/data_69 to MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS1
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X27Y19.DQ          Tcko                  0.548   MIPS_SC_PROCESSOR/MEMWB/data<69>
                                                           MIPS_SC_PROCESSOR/MEMWB/data_69
    SLICE_X12Y25.C1          net (fanout=17)       2.140   MIPS_SC_PROCESSOR/MEMWB/data<69>
    SLICE_X12Y25.C           Tilo                  0.333   MIPS_SC_PROCESSOR/EXMEM/data<136>
                                                           MIPS_SC_PROCESSOR/Forwardunit/MEMWBregwrite_EXMEMregwrite_AND_1105_o2
    SLICE_X12Y25.B4          net (fanout=1)        0.394   MIPS_SC_PROCESSOR/Forwardunit/MEMWBregwrite_EXMEMregwrite_AND_1105_o2
    SLICE_X12Y25.B           Tilo                  0.333   MIPS_SC_PROCESSOR/EXMEM/data<136>
                                                           MIPS_SC_PROCESSOR/Forwardunit/MEMWBregwrite_EXMEMregwrite_AND_1105_o3
    SLICE_X18Y19.A4          net (fanout=3)        2.038   MIPS_SC_PROCESSOR/Forwardunit/MEMWBregwrite_EXMEMregwrite_AND_1105_o
    SLICE_X18Y19.A           Tilo                  0.373   MIPS_SC_PROCESSOR/MEMWB/data<2>
                                                           MIPS_SC_PROCESSOR/Forwardunit/MEMWBregwrite_RS[4]_AND_1106_o
    SLICE_X26Y18.B2          net (fanout=26)       1.642   MIPS_SC_PROCESSOR/Forwardunit/MEMWBregwrite_RS[4]_AND_1106_o
    SLICE_X26Y18.B           Tilo                  0.373   MIPS_SC_PROCESSOR/ForwardAout<8>
                                                           MIPS_SC_PROCESSOR/ForwardmuxA/Mmux_R311
    SLICE_X18Y26.C3          net (fanout=12)       2.215   MIPS_SC_PROCESSOR/ForwardAout<8>
    SLICE_X18Y26.COUT        Topcyc                0.487   MIPS_SC_PROCESSOR/Mcompar_ForwardAout[31]_ForwardBout[31]_equal_2_o_cy<3>
                                                           MIPS_SC_PROCESSOR/Mcompar_ForwardAout[31]_ForwardBout[31]_equal_2_o_lut<2>
                                                           MIPS_SC_PROCESSOR/Mcompar_ForwardAout[31]_ForwardBout[31]_equal_2_o_cy<3>
    SLICE_X18Y27.CIN         net (fanout=1)        0.003   MIPS_SC_PROCESSOR/Mcompar_ForwardAout[31]_ForwardBout[31]_equal_2_o_cy<3>
    SLICE_X18Y27.COUT        Tbyp                  0.127   MIPS_SC_PROCESSOR/Mcompar_ForwardAout[31]_ForwardBout[31]_equal_2_o_cy<7>
                                                           MIPS_SC_PROCESSOR/Mcompar_ForwardAout[31]_ForwardBout[31]_equal_2_o_cy<7>
    SLICE_X18Y28.CIN         net (fanout=1)        0.003   MIPS_SC_PROCESSOR/Mcompar_ForwardAout[31]_ForwardBout[31]_equal_2_o_cy<7>
    SLICE_X18Y28.CMUX        Tcinc                 0.402   MIPS_SC_PROCESSOR/ForwardAout[31]_ForwardBout[31]_equal_2_o
                                                           MIPS_SC_PROCESSOR/Mcompar_ForwardAout[31]_ForwardBout[31]_equal_2_o_cy<10>
    SLICE_X18Y18.D6          net (fanout=24)       2.705   MIPS_SC_PROCESSOR/ForwardAout[31]_ForwardBout[31]_equal_2_o
    SLICE_X18Y18.D           Tilo                  0.373   MIPS_SC_PROCESSOR/global_prediction/data<0>
                                                           MIPS_SC_PROCESSOR/Mmux_branched111
    SLICE_X5Y30.B3           net (fanout=37)       3.245   MIPS_SC_PROCESSOR/branched1
    SLICE_X5Y30.B            Tilo                  0.341   MIPS_SC_PROCESSOR/IDEX/data_sliced_sliced_sliced_sliced_95
                                                           instr_data<16>_0_01
    RAMB8_X0Y14.ADDRBRDADDR5 net (fanout=1)        0.574   instr_data<16>_0_0_0
    RAMB8_X0Y14.CLKBRDCLK    Trcck_ADDRB           0.400   MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS1
                                                           MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS1
    -----------------------------------------------------  ---------------------------
    Total                                         19.049ns (4.090ns logic, 14.959ns route)
                                                           (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Paths for end point MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS1 (RAMB8_X0Y14.ADDRBRDADDR7), 5171 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MEM/Mram_MEM (RAM)
  Destination:          MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS1 (RAM)
  Requirement:          15.000ns
  Data Path Delay:      7.961ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.461 - 0.482)
  Source Clock:         clk_BUFGP falling at 15.000ns
  Destination Clock:    clk_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: INST_MEM/Mram_MEM to MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS1
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB8_X1Y13.DOBDO2       Trcko_DOB             2.950   INST_MEM/Mram_MEM
                                                           INST_MEM/Mram_MEM
    SLICE_X0Y29.D5           net (fanout=2)        3.382   instr_data<18>
    SLICE_X0Y29.D            Tilo                  0.333   MIPS_SC_PROCESSOR/IFID/data_sliced_sliced_38
                                                           instr_data<18>_0_01
    RAMB8_X0Y14.ADDRBRDADDR7 net (fanout=1)        0.896   instr_data<18>_0_0_0
    RAMB8_X0Y14.CLKBRDCLK    Trcck_ADDRB           0.400   MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS1
                                                           MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS1
    -----------------------------------------------------  ---------------------------
    Total                                          7.961ns (3.683ns logic, 4.278ns route)
                                                           (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS_SC_PROCESSOR/MEMWB/data_69 (FF)
  Destination:          MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS1 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      18.822ns (Levels of Logic = 9)
  Clock Path Skew:      -0.001ns (0.461 - 0.462)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS_SC_PROCESSOR/MEMWB/data_69 to MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS1
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X27Y19.DQ          Tcko                  0.548   MIPS_SC_PROCESSOR/MEMWB/data<69>
                                                           MIPS_SC_PROCESSOR/MEMWB/data_69
    SLICE_X12Y25.C1          net (fanout=17)       2.140   MIPS_SC_PROCESSOR/MEMWB/data<69>
    SLICE_X12Y25.C           Tilo                  0.333   MIPS_SC_PROCESSOR/EXMEM/data<136>
                                                           MIPS_SC_PROCESSOR/Forwardunit/MEMWBregwrite_EXMEMregwrite_AND_1105_o2
    SLICE_X12Y25.B4          net (fanout=1)        0.394   MIPS_SC_PROCESSOR/Forwardunit/MEMWBregwrite_EXMEMregwrite_AND_1105_o2
    SLICE_X12Y25.B           Tilo                  0.333   MIPS_SC_PROCESSOR/EXMEM/data<136>
                                                           MIPS_SC_PROCESSOR/Forwardunit/MEMWBregwrite_EXMEMregwrite_AND_1105_o3
    SLICE_X19Y19.D5          net (fanout=3)        1.917   MIPS_SC_PROCESSOR/Forwardunit/MEMWBregwrite_EXMEMregwrite_AND_1105_o
    SLICE_X19Y19.D           Tilo                  0.341   MIPS_SC_PROCESSOR/Forwardunit/MEMWBregwrite_RS[4]_AND_1106_o1
                                                           MIPS_SC_PROCESSOR/Forwardunit/MEMWBregwrite_RS[4]_AND_1106_o_1
    SLICE_X16Y16.B1          net (fanout=6)        1.543   MIPS_SC_PROCESSOR/Forwardunit/MEMWBregwrite_RS[4]_AND_1106_o1
    SLICE_X16Y16.B           Tilo                  0.333   MIPS_SC_PROCESSOR/ForwardAout<2>
                                                           MIPS_SC_PROCESSOR/ForwardmuxA/Mmux_R231
    SLICE_X18Y26.A3          net (fanout=11)       2.294   MIPS_SC_PROCESSOR/ForwardAout<2>
    SLICE_X18Y26.COUT        Topcya                0.712   MIPS_SC_PROCESSOR/Mcompar_ForwardAout[31]_ForwardBout[31]_equal_2_o_cy<3>
                                                           MIPS_SC_PROCESSOR/Mcompar_ForwardAout[31]_ForwardBout[31]_equal_2_o_lut<0>
                                                           MIPS_SC_PROCESSOR/Mcompar_ForwardAout[31]_ForwardBout[31]_equal_2_o_cy<3>
    SLICE_X18Y27.CIN         net (fanout=1)        0.003   MIPS_SC_PROCESSOR/Mcompar_ForwardAout[31]_ForwardBout[31]_equal_2_o_cy<3>
    SLICE_X18Y27.COUT        Tbyp                  0.127   MIPS_SC_PROCESSOR/Mcompar_ForwardAout[31]_ForwardBout[31]_equal_2_o_cy<7>
                                                           MIPS_SC_PROCESSOR/Mcompar_ForwardAout[31]_ForwardBout[31]_equal_2_o_cy<7>
    SLICE_X18Y28.CIN         net (fanout=1)        0.003   MIPS_SC_PROCESSOR/Mcompar_ForwardAout[31]_ForwardBout[31]_equal_2_o_cy<7>
    SLICE_X18Y28.CMUX        Tcinc                 0.402   MIPS_SC_PROCESSOR/ForwardAout[31]_ForwardBout[31]_equal_2_o
                                                           MIPS_SC_PROCESSOR/Mcompar_ForwardAout[31]_ForwardBout[31]_equal_2_o_cy<10>
    SLICE_X18Y18.D6          net (fanout=24)       2.705   MIPS_SC_PROCESSOR/ForwardAout[31]_ForwardBout[31]_equal_2_o
    SLICE_X18Y18.D           Tilo                  0.373   MIPS_SC_PROCESSOR/global_prediction/data<0>
                                                           MIPS_SC_PROCESSOR/Mmux_branched111
    SLICE_X0Y29.D6           net (fanout=37)       2.692   MIPS_SC_PROCESSOR/branched1
    SLICE_X0Y29.D            Tilo                  0.333   MIPS_SC_PROCESSOR/IFID/data_sliced_sliced_38
                                                           instr_data<18>_0_01
    RAMB8_X0Y14.ADDRBRDADDR7 net (fanout=1)        0.896   instr_data<18>_0_0_0
    RAMB8_X0Y14.CLKBRDCLK    Trcck_ADDRB           0.400   MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS1
                                                           MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS1
    -----------------------------------------------------  ---------------------------
    Total                                         18.822ns (4.235ns logic, 14.587ns route)
                                                           (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS_SC_PROCESSOR/MEMWB/data_69 (FF)
  Destination:          MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS1 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      18.810ns (Levels of Logic = 9)
  Clock Path Skew:      -0.001ns (0.461 - 0.462)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS_SC_PROCESSOR/MEMWB/data_69 to MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS1
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X27Y19.DQ          Tcko                  0.548   MIPS_SC_PROCESSOR/MEMWB/data<69>
                                                           MIPS_SC_PROCESSOR/MEMWB/data_69
    SLICE_X12Y25.C1          net (fanout=17)       2.140   MIPS_SC_PROCESSOR/MEMWB/data<69>
    SLICE_X12Y25.C           Tilo                  0.333   MIPS_SC_PROCESSOR/EXMEM/data<136>
                                                           MIPS_SC_PROCESSOR/Forwardunit/MEMWBregwrite_EXMEMregwrite_AND_1105_o2
    SLICE_X12Y25.B4          net (fanout=1)        0.394   MIPS_SC_PROCESSOR/Forwardunit/MEMWBregwrite_EXMEMregwrite_AND_1105_o2
    SLICE_X12Y25.B           Tilo                  0.333   MIPS_SC_PROCESSOR/EXMEM/data<136>
                                                           MIPS_SC_PROCESSOR/Forwardunit/MEMWBregwrite_EXMEMregwrite_AND_1105_o3
    SLICE_X18Y19.A4          net (fanout=3)        2.038   MIPS_SC_PROCESSOR/Forwardunit/MEMWBregwrite_EXMEMregwrite_AND_1105_o
    SLICE_X18Y19.A           Tilo                  0.373   MIPS_SC_PROCESSOR/MEMWB/data<2>
                                                           MIPS_SC_PROCESSOR/Forwardunit/MEMWBregwrite_RS[4]_AND_1106_o
    SLICE_X26Y18.B2          net (fanout=26)       1.642   MIPS_SC_PROCESSOR/Forwardunit/MEMWBregwrite_RS[4]_AND_1106_o
    SLICE_X26Y18.B           Tilo                  0.373   MIPS_SC_PROCESSOR/ForwardAout<8>
                                                           MIPS_SC_PROCESSOR/ForwardmuxA/Mmux_R311
    SLICE_X18Y26.C3          net (fanout=12)       2.215   MIPS_SC_PROCESSOR/ForwardAout<8>
    SLICE_X18Y26.COUT        Topcyc                0.487   MIPS_SC_PROCESSOR/Mcompar_ForwardAout[31]_ForwardBout[31]_equal_2_o_cy<3>
                                                           MIPS_SC_PROCESSOR/Mcompar_ForwardAout[31]_ForwardBout[31]_equal_2_o_lut<2>
                                                           MIPS_SC_PROCESSOR/Mcompar_ForwardAout[31]_ForwardBout[31]_equal_2_o_cy<3>
    SLICE_X18Y27.CIN         net (fanout=1)        0.003   MIPS_SC_PROCESSOR/Mcompar_ForwardAout[31]_ForwardBout[31]_equal_2_o_cy<3>
    SLICE_X18Y27.COUT        Tbyp                  0.127   MIPS_SC_PROCESSOR/Mcompar_ForwardAout[31]_ForwardBout[31]_equal_2_o_cy<7>
                                                           MIPS_SC_PROCESSOR/Mcompar_ForwardAout[31]_ForwardBout[31]_equal_2_o_cy<7>
    SLICE_X18Y28.CIN         net (fanout=1)        0.003   MIPS_SC_PROCESSOR/Mcompar_ForwardAout[31]_ForwardBout[31]_equal_2_o_cy<7>
    SLICE_X18Y28.CMUX        Tcinc                 0.402   MIPS_SC_PROCESSOR/ForwardAout[31]_ForwardBout[31]_equal_2_o
                                                           MIPS_SC_PROCESSOR/Mcompar_ForwardAout[31]_ForwardBout[31]_equal_2_o_cy<10>
    SLICE_X18Y18.D6          net (fanout=24)       2.705   MIPS_SC_PROCESSOR/ForwardAout[31]_ForwardBout[31]_equal_2_o
    SLICE_X18Y18.D           Tilo                  0.373   MIPS_SC_PROCESSOR/global_prediction/data<0>
                                                           MIPS_SC_PROCESSOR/Mmux_branched111
    SLICE_X0Y29.D6           net (fanout=37)       2.692   MIPS_SC_PROCESSOR/branched1
    SLICE_X0Y29.D            Tilo                  0.333   MIPS_SC_PROCESSOR/IFID/data_sliced_sliced_38
                                                           instr_data<18>_0_01
    RAMB8_X0Y14.ADDRBRDADDR7 net (fanout=1)        0.896   instr_data<18>_0_0_0
    RAMB8_X0Y14.CLKBRDCLK    Trcck_ADDRB           0.400   MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS1
                                                           MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS1
    -----------------------------------------------------  ---------------------------
    Total                                         18.810ns (4.082ns logic, 14.728ns route)
                                                           (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point MIPS_SC_PROCESSOR/BRANCH_PREDICTION_BUFFER/Mram_REGS1/DP.HIGH (SLICE_X14Y17.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.349ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS_SC_PROCESSOR/IDEX/data_sliced_sliced_sliced_sliced_22 (FF)
  Destination:          MIPS_SC_PROCESSOR/BRANCH_PREDICTION_BUFFER/Mram_REGS1/DP.HIGH (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.358ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.086 - 0.077)
  Source Clock:         clk_BUFGP rising at 30.000ns
  Destination Clock:    clk_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS_SC_PROCESSOR/IDEX/data_sliced_sliced_sliced_sliced_22 to MIPS_SC_PROCESSOR/BRANCH_PREDICTION_BUFFER/Mram_REGS1/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y17.CQ      Tcko                  0.200   MIPS_SC_PROCESSOR/IDEX/data_sliced_sliced_sliced_sliced_23
                                                       MIPS_SC_PROCESSOR/IDEX/data_sliced_sliced_sliced_sliced_22
    SLICE_X14Y17.D5      net (fanout=9)        0.215   MIPS_SC_PROCESSOR/IDEX/data_sliced_sliced_sliced_sliced_22
    SLICE_X14Y17.CLK     Tah         (-Th)     0.057   MIPS_SC_PROCESSOR/stateread<0>
                                                       MIPS_SC_PROCESSOR/BRANCH_PREDICTION_BUFFER/Mram_REGS1/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      0.358ns (0.143ns logic, 0.215ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Paths for end point MIPS_SC_PROCESSOR/BRANCH_PREDICTION_BUFFER/Mram_REGS1/DP.LOW (SLICE_X14Y17.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.349ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS_SC_PROCESSOR/IDEX/data_sliced_sliced_sliced_sliced_22 (FF)
  Destination:          MIPS_SC_PROCESSOR/BRANCH_PREDICTION_BUFFER/Mram_REGS1/DP.LOW (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.358ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.086 - 0.077)
  Source Clock:         clk_BUFGP rising at 30.000ns
  Destination Clock:    clk_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS_SC_PROCESSOR/IDEX/data_sliced_sliced_sliced_sliced_22 to MIPS_SC_PROCESSOR/BRANCH_PREDICTION_BUFFER/Mram_REGS1/DP.LOW
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y17.CQ      Tcko                  0.200   MIPS_SC_PROCESSOR/IDEX/data_sliced_sliced_sliced_sliced_23
                                                       MIPS_SC_PROCESSOR/IDEX/data_sliced_sliced_sliced_sliced_22
    SLICE_X14Y17.D5      net (fanout=9)        0.215   MIPS_SC_PROCESSOR/IDEX/data_sliced_sliced_sliced_sliced_22
    SLICE_X14Y17.CLK     Tah         (-Th)     0.057   MIPS_SC_PROCESSOR/stateread<0>
                                                       MIPS_SC_PROCESSOR/BRANCH_PREDICTION_BUFFER/Mram_REGS1/DP.LOW
    -------------------------------------------------  ---------------------------
    Total                                      0.358ns (0.143ns logic, 0.215ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Paths for end point MIPS_SC_PROCESSOR/BRANCH_PREDICTION_BUFFER/Mram_REGS1/SP.HIGH (SLICE_X14Y17.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.349ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS_SC_PROCESSOR/IDEX/data_sliced_sliced_sliced_sliced_22 (FF)
  Destination:          MIPS_SC_PROCESSOR/BRANCH_PREDICTION_BUFFER/Mram_REGS1/SP.HIGH (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.358ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.086 - 0.077)
  Source Clock:         clk_BUFGP rising at 30.000ns
  Destination Clock:    clk_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS_SC_PROCESSOR/IDEX/data_sliced_sliced_sliced_sliced_22 to MIPS_SC_PROCESSOR/BRANCH_PREDICTION_BUFFER/Mram_REGS1/SP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y17.CQ      Tcko                  0.200   MIPS_SC_PROCESSOR/IDEX/data_sliced_sliced_sliced_sliced_23
                                                       MIPS_SC_PROCESSOR/IDEX/data_sliced_sliced_sliced_sliced_22
    SLICE_X14Y17.D5      net (fanout=9)        0.215   MIPS_SC_PROCESSOR/IDEX/data_sliced_sliced_sliced_sliced_22
    SLICE_X14Y17.CLK     Tah         (-Th)     0.057   MIPS_SC_PROCESSOR/stateread<0>
                                                       MIPS_SC_PROCESSOR/BRANCH_PREDICTION_BUFFER/Mram_REGS1/SP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      0.358ns (0.143ns logic, 0.215ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 24.197ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 5.803ns (172.325MHz) (Tdspper_AREG_PREG)
  Physical resource: MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result3/CLK
  Logical resource: MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result3/CLK
  Location pin: DSP48_X1Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 26.155ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.845ns (260.078MHz) (Trper_CLKA(Fmax))
  Physical resource: MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS1/CLKAWRCLK
  Logical resource: MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS1/CLKAWRCLK
  Location pin: RAMB8_X0Y14.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 26.155ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.845ns (260.078MHz) (Trper_CLKB(Fmax))
  Physical resource: MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS1/CLKBRDCLK
  Logical resource: MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS1/CLKBRDCLK
  Location pin: RAMB8_X0Y14.CLKBRDCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.851|    8.711|    6.480|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2559069 paths, 0 nets, and 5281 connections

Design statistics:
   Minimum period:  19.851ns{1}   (Maximum frequency:  50.375MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 11 11:45:13 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 232 MB



