$date
	Mon Mar 25 23:52:25 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module top $end
$var wire 8 ! out [7:0] $end
$var reg 1 " clk $end
$var reg 8 # in [7:0] $end
$var reg 1 $ rst $end
$scope module r $end
$var wire 1 " clk $end
$var wire 8 % in [7:0] $end
$var wire 8 & out [7:0] $end
$var wire 1 $ rst $end
$var reg 8 ' reg_out [7:0] $end
$var reg 8 ( tmp [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b0 '
b0 &
bx %
1$
bx #
1"
b0 !
$end
#1
0"
#2
1"
#3
0"
#4
1"
#5
0"
#6
1"
#7
0"
#8
1"
#9
0"
#10
1"
#11
0"
#12
1"
#13
0"
#14
1"
#15
0"
#16
1"
#17
0"
#18
1"
#19
0"
#20
b1 !
b1 &
b1 (
b1 '
1"
b0 #
b0 %
0$
#21
0"
#22
1"
#23
0"
#24
1"
#25
0"
#26
1"
#27
0"
#28
1"
#29
0"
#30
b10100 !
b10100 &
b10100 (
b10100 '
1"
b10011 #
b10011 %
#31
0"
#32
1"
#33
0"
#34
1"
#35
0"
#36
1"
#37
0"
#38
1"
#39
0"
#40
b101000 !
b101000 &
b101000 (
b101000 '
1"
b100111 #
b100111 %
#41
0"
#42
1"
#43
0"
#44
1"
#45
0"
#46
1"
#47
0"
#48
1"
#49
0"
#50
1"
