
STM32H7_CM7_ADC_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .ram_d2_noload 00000000  30000000  30000000  0000e06c  2**0
                  CONTENTS
  1 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         0000bdb4  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       000000c8  0800c054  0800c054  0000d054  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  0800c11c  0800c11c  0000e06c  2**0
                  CONTENTS, READONLY
  5 .ARM          00000008  0800c11c  0800c11c  0000d11c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  0800c124  0800c124  0000e06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  0800c124  0800c124  0000d124  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .fini_array   00000004  0800c128  0800c128  0000d128  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  9 .data         0000006c  24000000  0800c12c  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          0000052c  24000080  0800c198  0000e080  2**5
                  ALLOC
 11 ._user_heap_stack 00000604  240005ac  0800c198  0000e5ac  2**0
                  ALLOC
 12 .ARM.attributes 0000002e  00000000  00000000  0000e06c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001de2d  00000000  00000000  0000e09a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003374  00000000  00000000  0002bec7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001748  00000000  00000000  0002f240  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001228  00000000  00000000  00030988  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0003e250  00000000  00000000  00031bb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001ea7e  00000000  00000000  0006fe00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001a01cf  00000000  00000000  0008e87e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0022ea4d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006d20  00000000  00000000  0022ea90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000073  00000000  00000000  002357b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000080 	.word	0x24000080
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800c03c 	.word	0x0800c03c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000084 	.word	0x24000084
 80002dc:	0800c03c 	.word	0x0800c03c

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000380:	b480      	push	{r7}
 8000382:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000384:	4b49      	ldr	r3, [pc, #292]	@ (80004ac <SystemInit+0x12c>)
 8000386:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800038a:	4a48      	ldr	r2, [pc, #288]	@ (80004ac <SystemInit+0x12c>)
 800038c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000390:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000394:	4b45      	ldr	r3, [pc, #276]	@ (80004ac <SystemInit+0x12c>)
 8000396:	691b      	ldr	r3, [r3, #16]
 8000398:	4a44      	ldr	r2, [pc, #272]	@ (80004ac <SystemInit+0x12c>)
 800039a:	f043 0310 	orr.w	r3, r3, #16
 800039e:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80003a0:	4b43      	ldr	r3, [pc, #268]	@ (80004b0 <SystemInit+0x130>)
 80003a2:	681b      	ldr	r3, [r3, #0]
 80003a4:	f003 030f 	and.w	r3, r3, #15
 80003a8:	2b06      	cmp	r3, #6
 80003aa:	d807      	bhi.n	80003bc <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80003ac:	4b40      	ldr	r3, [pc, #256]	@ (80004b0 <SystemInit+0x130>)
 80003ae:	681b      	ldr	r3, [r3, #0]
 80003b0:	f023 030f 	bic.w	r3, r3, #15
 80003b4:	4a3e      	ldr	r2, [pc, #248]	@ (80004b0 <SystemInit+0x130>)
 80003b6:	f043 0307 	orr.w	r3, r3, #7
 80003ba:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80003bc:	4b3d      	ldr	r3, [pc, #244]	@ (80004b4 <SystemInit+0x134>)
 80003be:	681b      	ldr	r3, [r3, #0]
 80003c0:	4a3c      	ldr	r2, [pc, #240]	@ (80004b4 <SystemInit+0x134>)
 80003c2:	f043 0301 	orr.w	r3, r3, #1
 80003c6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80003c8:	4b3a      	ldr	r3, [pc, #232]	@ (80004b4 <SystemInit+0x134>)
 80003ca:	2200      	movs	r2, #0
 80003cc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80003ce:	4b39      	ldr	r3, [pc, #228]	@ (80004b4 <SystemInit+0x134>)
 80003d0:	681a      	ldr	r2, [r3, #0]
 80003d2:	4938      	ldr	r1, [pc, #224]	@ (80004b4 <SystemInit+0x134>)
 80003d4:	4b38      	ldr	r3, [pc, #224]	@ (80004b8 <SystemInit+0x138>)
 80003d6:	4013      	ands	r3, r2
 80003d8:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80003da:	4b35      	ldr	r3, [pc, #212]	@ (80004b0 <SystemInit+0x130>)
 80003dc:	681b      	ldr	r3, [r3, #0]
 80003de:	f003 0308 	and.w	r3, r3, #8
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d007      	beq.n	80003f6 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80003e6:	4b32      	ldr	r3, [pc, #200]	@ (80004b0 <SystemInit+0x130>)
 80003e8:	681b      	ldr	r3, [r3, #0]
 80003ea:	f023 030f 	bic.w	r3, r3, #15
 80003ee:	4a30      	ldr	r2, [pc, #192]	@ (80004b0 <SystemInit+0x130>)
 80003f0:	f043 0307 	orr.w	r3, r3, #7
 80003f4:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80003f6:	4b2f      	ldr	r3, [pc, #188]	@ (80004b4 <SystemInit+0x134>)
 80003f8:	2200      	movs	r2, #0
 80003fa:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80003fc:	4b2d      	ldr	r3, [pc, #180]	@ (80004b4 <SystemInit+0x134>)
 80003fe:	2200      	movs	r2, #0
 8000400:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000402:	4b2c      	ldr	r3, [pc, #176]	@ (80004b4 <SystemInit+0x134>)
 8000404:	2200      	movs	r2, #0
 8000406:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000408:	4b2a      	ldr	r3, [pc, #168]	@ (80004b4 <SystemInit+0x134>)
 800040a:	4a2c      	ldr	r2, [pc, #176]	@ (80004bc <SystemInit+0x13c>)
 800040c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800040e:	4b29      	ldr	r3, [pc, #164]	@ (80004b4 <SystemInit+0x134>)
 8000410:	4a2b      	ldr	r2, [pc, #172]	@ (80004c0 <SystemInit+0x140>)
 8000412:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000414:	4b27      	ldr	r3, [pc, #156]	@ (80004b4 <SystemInit+0x134>)
 8000416:	4a2b      	ldr	r2, [pc, #172]	@ (80004c4 <SystemInit+0x144>)
 8000418:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800041a:	4b26      	ldr	r3, [pc, #152]	@ (80004b4 <SystemInit+0x134>)
 800041c:	2200      	movs	r2, #0
 800041e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000420:	4b24      	ldr	r3, [pc, #144]	@ (80004b4 <SystemInit+0x134>)
 8000422:	4a28      	ldr	r2, [pc, #160]	@ (80004c4 <SystemInit+0x144>)
 8000424:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000426:	4b23      	ldr	r3, [pc, #140]	@ (80004b4 <SystemInit+0x134>)
 8000428:	2200      	movs	r2, #0
 800042a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800042c:	4b21      	ldr	r3, [pc, #132]	@ (80004b4 <SystemInit+0x134>)
 800042e:	4a25      	ldr	r2, [pc, #148]	@ (80004c4 <SystemInit+0x144>)
 8000430:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000432:	4b20      	ldr	r3, [pc, #128]	@ (80004b4 <SystemInit+0x134>)
 8000434:	2200      	movs	r2, #0
 8000436:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000438:	4b1e      	ldr	r3, [pc, #120]	@ (80004b4 <SystemInit+0x134>)
 800043a:	681b      	ldr	r3, [r3, #0]
 800043c:	4a1d      	ldr	r2, [pc, #116]	@ (80004b4 <SystemInit+0x134>)
 800043e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000442:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000444:	4b1b      	ldr	r3, [pc, #108]	@ (80004b4 <SystemInit+0x134>)
 8000446:	2200      	movs	r2, #0
 8000448:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 800044a:	4b1f      	ldr	r3, [pc, #124]	@ (80004c8 <SystemInit+0x148>)
 800044c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800044e:	4a1e      	ldr	r2, [pc, #120]	@ (80004c8 <SystemInit+0x148>)
 8000450:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000454:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000456:	4b1d      	ldr	r3, [pc, #116]	@ (80004cc <SystemInit+0x14c>)
 8000458:	681a      	ldr	r2, [r3, #0]
 800045a:	4b1d      	ldr	r3, [pc, #116]	@ (80004d0 <SystemInit+0x150>)
 800045c:	4013      	ands	r3, r2
 800045e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000462:	d202      	bcs.n	800046a <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000464:	4b1b      	ldr	r3, [pc, #108]	@ (80004d4 <SystemInit+0x154>)
 8000466:	2201      	movs	r2, #1
 8000468:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800046a:	4b12      	ldr	r3, [pc, #72]	@ (80004b4 <SystemInit+0x134>)
 800046c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000470:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000474:	2b00      	cmp	r3, #0
 8000476:	d113      	bne.n	80004a0 <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000478:	4b0e      	ldr	r3, [pc, #56]	@ (80004b4 <SystemInit+0x134>)
 800047a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800047e:	4a0d      	ldr	r2, [pc, #52]	@ (80004b4 <SystemInit+0x134>)
 8000480:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000484:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000488:	4b13      	ldr	r3, [pc, #76]	@ (80004d8 <SystemInit+0x158>)
 800048a:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800048e:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000490:	4b08      	ldr	r3, [pc, #32]	@ (80004b4 <SystemInit+0x134>)
 8000492:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000496:	4a07      	ldr	r2, [pc, #28]	@ (80004b4 <SystemInit+0x134>)
 8000498:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800049c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 80004a0:	bf00      	nop
 80004a2:	46bd      	mov	sp, r7
 80004a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a8:	4770      	bx	lr
 80004aa:	bf00      	nop
 80004ac:	e000ed00 	.word	0xe000ed00
 80004b0:	52002000 	.word	0x52002000
 80004b4:	58024400 	.word	0x58024400
 80004b8:	eaf6ed7f 	.word	0xeaf6ed7f
 80004bc:	02020200 	.word	0x02020200
 80004c0:	01ff0000 	.word	0x01ff0000
 80004c4:	01010280 	.word	0x01010280
 80004c8:	580000c0 	.word	0x580000c0
 80004cc:	5c001000 	.word	0x5c001000
 80004d0:	ffff0000 	.word	0xffff0000
 80004d4:	51008108 	.word	0x51008108
 80004d8:	52004000 	.word	0x52004000

080004dc <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80004dc:	b480      	push	{r7}
 80004de:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 80004e0:	4b09      	ldr	r3, [pc, #36]	@ (8000508 <ExitRun0Mode+0x2c>)
 80004e2:	68db      	ldr	r3, [r3, #12]
 80004e4:	4a08      	ldr	r2, [pc, #32]	@ (8000508 <ExitRun0Mode+0x2c>)
 80004e6:	f023 0302 	bic.w	r3, r3, #2
 80004ea:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80004ec:	bf00      	nop
 80004ee:	4b06      	ldr	r3, [pc, #24]	@ (8000508 <ExitRun0Mode+0x2c>)
 80004f0:	685b      	ldr	r3, [r3, #4]
 80004f2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80004f6:	2b00      	cmp	r3, #0
 80004f8:	d0f9      	beq.n	80004ee <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80004fa:	bf00      	nop
 80004fc:	bf00      	nop
 80004fe:	46bd      	mov	sp, r7
 8000500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop
 8000508:	58024800 	.word	0x58024800

0800050c <HAL_TIM_PeriodElapsedCallback>:


volatile uint16_t tim3_40us_flag = 0;   // polled in main loop

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800050c:	b480      	push	{r7}
 800050e:	b083      	sub	sp, #12
 8000510:	af00      	add	r7, sp, #0
 8000512:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM3)
 8000514:	687b      	ldr	r3, [r7, #4]
 8000516:	681b      	ldr	r3, [r3, #0]
 8000518:	4a07      	ldr	r2, [pc, #28]	@ (8000538 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 800051a:	4293      	cmp	r3, r2
 800051c:	d106      	bne.n	800052c <HAL_TIM_PeriodElapsedCallback+0x20>
    {
        // This runs at 25 kHz (every 40 µs) — keep it SHORT.

            tim3_40us_flag += 1 ;
 800051e:	4b07      	ldr	r3, [pc, #28]	@ (800053c <HAL_TIM_PeriodElapsedCallback+0x30>)
 8000520:	881b      	ldrh	r3, [r3, #0]
 8000522:	b29b      	uxth	r3, r3
 8000524:	3301      	adds	r3, #1
 8000526:	b29a      	uxth	r2, r3
 8000528:	4b04      	ldr	r3, [pc, #16]	@ (800053c <HAL_TIM_PeriodElapsedCallback+0x30>)
 800052a:	801a      	strh	r2, [r3, #0]


    }
}
 800052c:	bf00      	nop
 800052e:	370c      	adds	r7, #12
 8000530:	46bd      	mov	sp, r7
 8000532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000536:	4770      	bx	lr
 8000538:	40000400 	.word	0x40000400
 800053c:	2400009c 	.word	0x2400009c

08000540 <app_check_when_ready>:

int ADC_DMA_Half_Flag = 0;
int ADC_DMA_Full_Flag, MDMA_Full_Flag, MDMA_Block_Flag, MDMA_Buffer_Flag = 0;

void app_check_when_ready(void)
{
 8000540:	b480      	push	{r7}
 8000542:	af00      	add	r7, sp, #0
    if (ADC_DMA_Full_Flag) {


    }
}
 8000544:	bf00      	nop
 8000546:	46bd      	mov	sp, r7
 8000548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800054c:	4770      	bx	lr
	...

08000550 <HAL_ADC_ConvCpltCallback>:

#define CACHE_ALIGN32_SIZE(x)  (((x) + 31U) & ~31U)

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 8000550:	b480      	push	{r7}
 8000552:	b083      	sub	sp, #12
 8000554:	af00      	add	r7, sp, #0
 8000556:	6078      	str	r0, [r7, #4]

	  if (hadc->Instance == ADC1)
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	681b      	ldr	r3, [r3, #0]
 800055c:	4a07      	ldr	r2, [pc, #28]	@ (800057c <HAL_ADC_ConvCpltCallback+0x2c>)
 800055e:	4293      	cmp	r3, r2
 8000560:	d105      	bne.n	800056e <HAL_ADC_ConvCpltCallback+0x1e>
	  {
		ADC_DMA_Full_Flag = 1;
 8000562:	4b07      	ldr	r3, [pc, #28]	@ (8000580 <HAL_ADC_ConvCpltCallback+0x30>)
 8000564:	2201      	movs	r2, #1
 8000566:	601a      	str	r2, [r3, #0]
		full_ready = 1;
 8000568:	4b06      	ldr	r3, [pc, #24]	@ (8000584 <HAL_ADC_ConvCpltCallback+0x34>)
 800056a:	2201      	movs	r2, #1
 800056c:	701a      	strb	r2, [r3, #0]
	    }
}
 800056e:	bf00      	nop
 8000570:	370c      	adds	r7, #12
 8000572:	46bd      	mov	sp, r7
 8000574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop
 800057c:	40022000 	.word	0x40022000
 8000580:	240003a8 	.word	0x240003a8
 8000584:	24000382 	.word	0x24000382

08000588 <HAL_MDMA_BlockCpltCallback>:

// global or static
static uint8_t mdma_node_toggle,mdma_full_ready, both_ready_flag, ch6_ready_flag, ch5_ready_flag = 0;   // 0 => last BT was CH6 node; 1 => last BT was CH5 node

void HAL_MDMA_BlockCpltCallback(MDMA_HandleTypeDef *h)
{
 8000588:	b480      	push	{r7}
 800058a:	b083      	sub	sp, #12
 800058c:	af00      	add	r7, sp, #0
 800058e:	6078      	str	r0, [r7, #4]
    if (h == &hmdma_mdma_channel0_dma1_stream0_tc_0)
    {


    }
}
 8000590:	bf00      	nop
 8000592:	370c      	adds	r7, #12
 8000594:	46bd      	mov	sp, r7
 8000596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059a:	4770      	bx	lr

0800059c <HAL_MDMA_BufferCpltCallback>:

uint32_t mdma_blocks, mdma_buffers = 0;

void HAL_MDMA_BufferCpltCallback(MDMA_HandleTypeDef *hdma) // “buffer done” (BFTCIF)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b082      	sub	sp, #8
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
	// MDMA wrote the destinations: make CPU see the data
	MDMA_Buffer_Flag +=1;
 80005a4:	4b07      	ldr	r3, [pc, #28]	@ (80005c4 <HAL_MDMA_BufferCpltCallback+0x28>)
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	3301      	adds	r3, #1
 80005aa:	4a06      	ldr	r2, [pc, #24]	@ (80005c4 <HAL_MDMA_BufferCpltCallback+0x28>)
 80005ac:	6013      	str	r3, [r2, #0]
	mdma_buffers++;
 80005ae:	4b06      	ldr	r3, [pc, #24]	@ (80005c8 <HAL_MDMA_BufferCpltCallback+0x2c>)
 80005b0:	681b      	ldr	r3, [r3, #0]
 80005b2:	3301      	adds	r3, #1
 80005b4:	4a04      	ldr	r2, [pc, #16]	@ (80005c8 <HAL_MDMA_BufferCpltCallback+0x2c>)
 80005b6:	6013      	str	r3, [r2, #0]

	app_check_when_ready();
 80005b8:	f7ff ffc2 	bl	8000540 <app_check_when_ready>

}
 80005bc:	bf00      	nop
 80005be:	3708      	adds	r7, #8
 80005c0:	46bd      	mov	sp, r7
 80005c2:	bd80      	pop	{r7, pc}
 80005c4:	240003ac 	.word	0x240003ac
 80005c8:	240003b0 	.word	0x240003b0

080005cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b084      	sub	sp, #16
 80005d0:	af02      	add	r7, sp, #8
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005d2:	f000 fe9d 	bl	8001310 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005d6:	f000 f885 	bl	80006e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_DMA_Init();
 80005da:	f000 fa09 	bl	80009f0 <MX_DMA_Init>
  MX_GPIO_Init();
 80005de:	f000 fb2b 	bl	8000c38 <MX_GPIO_Init>
  MX_MDMA_Init();
 80005e2:	f000 fa25 	bl	8000a30 <MX_MDMA_Init>
  MX_ADC1_Init();
 80005e6:	f000 f8ef 	bl	80007c8 <MX_ADC1_Init>
  MX_TIM3_Init();
 80005ea:	f000 f97b 	bl	80008e4 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

	assert(hdma_adc1.Instance == DMA1_Stream0);   // <— must be true
 80005ee:	4b2e      	ldr	r3, [pc, #184]	@ (80006a8 <main+0xdc>)
 80005f0:	681b      	ldr	r3, [r3, #0]
 80005f2:	4a2e      	ldr	r2, [pc, #184]	@ (80006ac <main+0xe0>)
 80005f4:	4293      	cmp	r3, r2
 80005f6:	d006      	beq.n	8000606 <main+0x3a>
 80005f8:	4b2d      	ldr	r3, [pc, #180]	@ (80006b0 <main+0xe4>)
 80005fa:	4a2e      	ldr	r2, [pc, #184]	@ (80006b4 <main+0xe8>)
 80005fc:	f44f 71af 	mov.w	r1, #350	@ 0x15e
 8000600:	482d      	ldr	r0, [pc, #180]	@ (80006b8 <main+0xec>)
 8000602:	f00a fd85 	bl	800b110 <__assert_func>

	__HAL_RCC_SYSCFG_CLK_ENABLE();
 8000606:	4b2d      	ldr	r3, [pc, #180]	@ (80006bc <main+0xf0>)
 8000608:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800060c:	4a2b      	ldr	r2, [pc, #172]	@ (80006bc <main+0xf0>)
 800060e:	f043 0302 	orr.w	r3, r3, #2
 8000612:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000616:	4b29      	ldr	r3, [pc, #164]	@ (80006bc <main+0xf0>)
 8000618:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800061c:	f003 0302 	and.w	r3, r3, #2
 8000620:	607b      	str	r3, [r7, #4]
 8000622:	687b      	ldr	r3, [r7, #4]
	HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA0, SYSCFG_SWITCH_PA0_OPEN);
 8000624:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 8000628:	f04f 7080 	mov.w	r0, #16777216	@ 0x1000000
 800062c:	f000 ff0e 	bl	800144c <HAL_SYSCFG_AnalogSwitchConfig>

	ADC1_Status = HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED);
 8000630:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8000634:	2100      	movs	r1, #0
 8000636:	4822      	ldr	r0, [pc, #136]	@ (80006c0 <main+0xf4>)
 8000638:	f002 f9ac 	bl	8002994 <HAL_ADCEx_Calibration_Start>
 800063c:	4603      	mov	r3, r0
 800063e:	461a      	mov	r2, r3
 8000640:	4b20      	ldr	r3, [pc, #128]	@ (80006c4 <main+0xf8>)
 8000642:	701a      	strb	r2, [r3, #0]


	if (HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buf, 2) != HAL_OK) {
 8000644:	2202      	movs	r2, #2
 8000646:	4920      	ldr	r1, [pc, #128]	@ (80006c8 <main+0xfc>)
 8000648:	481d      	ldr	r0, [pc, #116]	@ (80006c0 <main+0xf4>)
 800064a:	f001 faf7 	bl	8001c3c <HAL_ADC_Start_DMA>
 800064e:	4603      	mov	r3, r0
 8000650:	2b00      	cmp	r3, #0
 8000652:	d001      	beq.n	8000658 <main+0x8c>
	Error_Handler();
 8000654:	f000 fb98 	bl	8000d88 <Error_Handler>
	}

	__HAL_TIM_DISABLE_DMA(&htim3, TIM_DMA_UPDATE | TIM_DMA_CC1 | TIM_DMA_CC2 | TIM_DMA_CC3 | TIM_DMA_CC4);
 8000658:	4b1c      	ldr	r3, [pc, #112]	@ (80006cc <main+0x100>)
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	68da      	ldr	r2, [r3, #12]
 800065e:	4b1b      	ldr	r3, [pc, #108]	@ (80006cc <main+0x100>)
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	f422 52f8 	bic.w	r2, r2, #7936	@ 0x1f00
 8000666:	60da      	str	r2, [r3, #12]

	HAL_MDMA_Start_IT(&hmdma_mdma_channel0_dma1_stream0_tc_0,
 8000668:	4917      	ldr	r1, [pc, #92]	@ (80006c8 <main+0xfc>)
 800066a:	4a19      	ldr	r2, [pc, #100]	@ (80006d0 <main+0x104>)
 800066c:	2301      	movs	r3, #1
 800066e:	9300      	str	r3, [sp, #0]
 8000670:	2302      	movs	r3, #2
 8000672:	4818      	ldr	r0, [pc, #96]	@ (80006d4 <main+0x108>)
 8000674:	f005 f937 	bl	80058e6 <HAL_MDMA_Start_IT>
	  (uint32_t)&adc_buf[0],      // CH6 starts at even index
	  (uint32_t)&ch6_buf[0],
	  2,                           // BlockDataLength = 2 bytes (half-word)
	  1);                        // BlockCount     = 512 elements

	HAL_TIM_Base_Start_IT(&htim3);
 8000678:	4814      	ldr	r0, [pc, #80]	@ (80006cc <main+0x100>)
 800067a:	f009 f991 	bl	80099a0 <HAL_TIM_Base_Start_IT>
	TIM1_Status = HAL_TIM_PWM_Start_IT(&htim3, TIM_CHANNEL_1);
 800067e:	2100      	movs	r1, #0
 8000680:	4812      	ldr	r0, [pc, #72]	@ (80006cc <main+0x100>)
 8000682:	f009 fa67 	bl	8009b54 <HAL_TIM_PWM_Start_IT>
 8000686:	4603      	mov	r3, r0
 8000688:	461a      	mov	r2, r3
 800068a:	4b13      	ldr	r3, [pc, #76]	@ (80006d8 <main+0x10c>)
 800068c:	701a      	strb	r2, [r3, #0]

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  if ( full_ready == 1)
 800068e:	4b13      	ldr	r3, [pc, #76]	@ (80006dc <main+0x110>)
 8000690:	781b      	ldrb	r3, [r3, #0]
 8000692:	b2db      	uxtb	r3, r3
 8000694:	2b01      	cmp	r3, #1
 8000696:	d1fa      	bne.n	800068e <main+0xc2>
	  {
			ADC_DMA_Full_Flag = 0;
 8000698:	4b11      	ldr	r3, [pc, #68]	@ (80006e0 <main+0x114>)
 800069a:	2200      	movs	r2, #0
 800069c:	601a      	str	r2, [r3, #0]
				full_ready = 0;
 800069e:	4b0f      	ldr	r3, [pc, #60]	@ (80006dc <main+0x110>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	701a      	strb	r2, [r3, #0]
	  if ( full_ready == 1)
 80006a4:	e7f3      	b.n	800068e <main+0xc2>
 80006a6:	bf00      	nop
 80006a8:	24000104 	.word	0x24000104
 80006ac:	40020010 	.word	0x40020010
 80006b0:	0800c054 	.word	0x0800c054
 80006b4:	0800c09c 	.word	0x0800c09c
 80006b8:	0800c078 	.word	0x0800c078
 80006bc:	58024400 	.word	0x58024400
 80006c0:	240000a0 	.word	0x240000a0
 80006c4:	240003a4 	.word	0x240003a4
 80006c8:	240003a0 	.word	0x240003a0
 80006cc:	2400017c 	.word	0x2400017c
 80006d0:	24000380 	.word	0x24000380
 80006d4:	240001e0 	.word	0x240001e0
 80006d8:	240003b4 	.word	0x240003b4
 80006dc:	24000382 	.word	0x24000382
 80006e0:	240003a8 	.word	0x240003a8

080006e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b09c      	sub	sp, #112	@ 0x70
 80006e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006ee:	224c      	movs	r2, #76	@ 0x4c
 80006f0:	2100      	movs	r1, #0
 80006f2:	4618      	mov	r0, r3
 80006f4:	f00a fe41 	bl	800b37a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006f8:	1d3b      	adds	r3, r7, #4
 80006fa:	2220      	movs	r2, #32
 80006fc:	2100      	movs	r1, #0
 80006fe:	4618      	mov	r0, r3
 8000700:	f00a fe3b 	bl	800b37a <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000704:	2004      	movs	r0, #4
 8000706:	f005 fbcb 	bl	8005ea0 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800070a:	2300      	movs	r3, #0
 800070c:	603b      	str	r3, [r7, #0]
 800070e:	4b2b      	ldr	r3, [pc, #172]	@ (80007bc <SystemClock_Config+0xd8>)
 8000710:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000712:	4a2a      	ldr	r2, [pc, #168]	@ (80007bc <SystemClock_Config+0xd8>)
 8000714:	f023 0301 	bic.w	r3, r3, #1
 8000718:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800071a:	4b28      	ldr	r3, [pc, #160]	@ (80007bc <SystemClock_Config+0xd8>)
 800071c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800071e:	f003 0301 	and.w	r3, r3, #1
 8000722:	603b      	str	r3, [r7, #0]
 8000724:	4b26      	ldr	r3, [pc, #152]	@ (80007c0 <SystemClock_Config+0xdc>)
 8000726:	699b      	ldr	r3, [r3, #24]
 8000728:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800072c:	4a24      	ldr	r2, [pc, #144]	@ (80007c0 <SystemClock_Config+0xdc>)
 800072e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000732:	6193      	str	r3, [r2, #24]
 8000734:	4b22      	ldr	r3, [pc, #136]	@ (80007c0 <SystemClock_Config+0xdc>)
 8000736:	699b      	ldr	r3, [r3, #24]
 8000738:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800073c:	603b      	str	r3, [r7, #0]
 800073e:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000740:	bf00      	nop
 8000742:	4b1f      	ldr	r3, [pc, #124]	@ (80007c0 <SystemClock_Config+0xdc>)
 8000744:	699b      	ldr	r3, [r3, #24]
 8000746:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800074a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800074e:	d1f8      	bne.n	8000742 <SystemClock_Config+0x5e>

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSI);
 8000750:	4b1c      	ldr	r3, [pc, #112]	@ (80007c4 <SystemClock_Config+0xe0>)
 8000752:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000754:	4a1b      	ldr	r2, [pc, #108]	@ (80007c4 <SystemClock_Config+0xe0>)
 8000756:	f023 0303 	bic.w	r3, r3, #3
 800075a:	6293      	str	r3, [r2, #40]	@ 0x28

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800075c:	2302      	movs	r3, #2
 800075e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000760:	2301      	movs	r3, #1
 8000762:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000764:	2340      	movs	r3, #64	@ 0x40
 8000766:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000768:	2300      	movs	r3, #0
 800076a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800076c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000770:	4618      	mov	r0, r3
 8000772:	f005 fbef 	bl	8005f54 <HAL_RCC_OscConfig>
 8000776:	4603      	mov	r3, r0
 8000778:	2b00      	cmp	r3, #0
 800077a:	d001      	beq.n	8000780 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 800077c:	f000 fb04 	bl	8000d88 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000780:	233f      	movs	r3, #63	@ 0x3f
 8000782:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000784:	2300      	movs	r3, #0
 8000786:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000788:	2300      	movs	r3, #0
 800078a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 800078c:	2300      	movs	r3, #0
 800078e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000790:	2300      	movs	r3, #0
 8000792:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000794:	2300      	movs	r3, #0
 8000796:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000798:	2300      	movs	r3, #0
 800079a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 800079c:	2300      	movs	r3, #0
 800079e:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80007a0:	1d3b      	adds	r3, r7, #4
 80007a2:	2101      	movs	r1, #1
 80007a4:	4618      	mov	r0, r3
 80007a6:	f006 f82f 	bl	8006808 <HAL_RCC_ClockConfig>
 80007aa:	4603      	mov	r3, r0
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d001      	beq.n	80007b4 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 80007b0:	f000 faea 	bl	8000d88 <Error_Handler>
  }
}
 80007b4:	bf00      	nop
 80007b6:	3770      	adds	r7, #112	@ 0x70
 80007b8:	46bd      	mov	sp, r7
 80007ba:	bd80      	pop	{r7, pc}
 80007bc:	58000400 	.word	0x58000400
 80007c0:	58024800 	.word	0x58024800
 80007c4:	58024400 	.word	0x58024400

080007c8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b08a      	sub	sp, #40	@ 0x28
 80007cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80007ce:	f107 031c 	add.w	r3, r7, #28
 80007d2:	2200      	movs	r2, #0
 80007d4:	601a      	str	r2, [r3, #0]
 80007d6:	605a      	str	r2, [r3, #4]
 80007d8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80007da:	463b      	mov	r3, r7
 80007dc:	2200      	movs	r2, #0
 80007de:	601a      	str	r2, [r3, #0]
 80007e0:	605a      	str	r2, [r3, #4]
 80007e2:	609a      	str	r2, [r3, #8]
 80007e4:	60da      	str	r2, [r3, #12]
 80007e6:	611a      	str	r2, [r3, #16]
 80007e8:	615a      	str	r2, [r3, #20]
 80007ea:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80007ec:	4b39      	ldr	r3, [pc, #228]	@ (80008d4 <MX_ADC1_Init+0x10c>)
 80007ee:	4a3a      	ldr	r2, [pc, #232]	@ (80008d8 <MX_ADC1_Init+0x110>)
 80007f0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV16;
 80007f2:	4b38      	ldr	r3, [pc, #224]	@ (80008d4 <MX_ADC1_Init+0x10c>)
 80007f4:	f44f 12e0 	mov.w	r2, #1835008	@ 0x1c0000
 80007f8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 80007fa:	4b36      	ldr	r3, [pc, #216]	@ (80008d4 <MX_ADC1_Init+0x10c>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000800:	4b34      	ldr	r3, [pc, #208]	@ (80008d4 <MX_ADC1_Init+0x10c>)
 8000802:	2201      	movs	r2, #1
 8000804:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000806:	4b33      	ldr	r3, [pc, #204]	@ (80008d4 <MX_ADC1_Init+0x10c>)
 8000808:	2204      	movs	r2, #4
 800080a:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800080c:	4b31      	ldr	r3, [pc, #196]	@ (80008d4 <MX_ADC1_Init+0x10c>)
 800080e:	2200      	movs	r2, #0
 8000810:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000812:	4b30      	ldr	r3, [pc, #192]	@ (80008d4 <MX_ADC1_Init+0x10c>)
 8000814:	2200      	movs	r2, #0
 8000816:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 2;
 8000818:	4b2e      	ldr	r3, [pc, #184]	@ (80008d4 <MX_ADC1_Init+0x10c>)
 800081a:	2202      	movs	r2, #2
 800081c:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800081e:	4b2d      	ldr	r3, [pc, #180]	@ (80008d4 <MX_ADC1_Init+0x10c>)
 8000820:	2200      	movs	r2, #0
 8000822:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T3_TRGO;
 8000824:	4b2b      	ldr	r3, [pc, #172]	@ (80008d4 <MX_ADC1_Init+0x10c>)
 8000826:	f44f 6290 	mov.w	r2, #1152	@ 0x480
 800082a:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800082c:	4b29      	ldr	r3, [pc, #164]	@ (80008d4 <MX_ADC1_Init+0x10c>)
 800082e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000832:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8000834:	4b27      	ldr	r3, [pc, #156]	@ (80008d4 <MX_ADC1_Init+0x10c>)
 8000836:	2203      	movs	r2, #3
 8000838:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800083a:	4b26      	ldr	r3, [pc, #152]	@ (80008d4 <MX_ADC1_Init+0x10c>)
 800083c:	2200      	movs	r2, #0
 800083e:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000840:	4b24      	ldr	r3, [pc, #144]	@ (80008d4 <MX_ADC1_Init+0x10c>)
 8000842:	2200      	movs	r2, #0
 8000844:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000846:	4b23      	ldr	r3, [pc, #140]	@ (80008d4 <MX_ADC1_Init+0x10c>)
 8000848:	2200      	movs	r2, #0
 800084a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = 1;
 800084e:	4b21      	ldr	r3, [pc, #132]	@ (80008d4 <MX_ADC1_Init+0x10c>)
 8000850:	2201      	movs	r2, #1
 8000852:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000854:	481f      	ldr	r0, [pc, #124]	@ (80008d4 <MX_ADC1_Init+0x10c>)
 8000856:	f001 f84f 	bl	80018f8 <HAL_ADC_Init>
 800085a:	4603      	mov	r3, r0
 800085c:	2b00      	cmp	r3, #0
 800085e:	d001      	beq.n	8000864 <MX_ADC1_Init+0x9c>
  {
    Error_Handler();
 8000860:	f000 fa92 	bl	8000d88 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000864:	2300      	movs	r3, #0
 8000866:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000868:	f107 031c 	add.w	r3, r7, #28
 800086c:	4619      	mov	r1, r3
 800086e:	4819      	ldr	r0, [pc, #100]	@ (80008d4 <MX_ADC1_Init+0x10c>)
 8000870:	f002 f8f4 	bl	8002a5c <HAL_ADCEx_MultiModeConfigChannel>
 8000874:	4603      	mov	r3, r0
 8000876:	2b00      	cmp	r3, #0
 8000878:	d001      	beq.n	800087e <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 800087a:	f000 fa85 	bl	8000d88 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 800087e:	4b17      	ldr	r3, [pc, #92]	@ (80008dc <MX_ADC1_Init+0x114>)
 8000880:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000882:	2306      	movs	r3, #6
 8000884:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_64CYCLES_5;
 8000886:	2305      	movs	r3, #5
 8000888:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800088a:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800088e:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000890:	2304      	movs	r3, #4
 8000892:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000894:	2300      	movs	r3, #0
 8000896:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000898:	2300      	movs	r3, #0
 800089a:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800089c:	463b      	mov	r3, r7
 800089e:	4619      	mov	r1, r3
 80008a0:	480c      	ldr	r0, [pc, #48]	@ (80008d4 <MX_ADC1_Init+0x10c>)
 80008a2:	f001 faa3 	bl	8001dec <HAL_ADC_ConfigChannel>
 80008a6:	4603      	mov	r3, r0
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d001      	beq.n	80008b0 <MX_ADC1_Init+0xe8>
  {
    Error_Handler();
 80008ac:	f000 fa6c 	bl	8000d88 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_16;
 80008b0:	4b0b      	ldr	r3, [pc, #44]	@ (80008e0 <MX_ADC1_Init+0x118>)
 80008b2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80008b4:	230c      	movs	r3, #12
 80008b6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80008b8:	463b      	mov	r3, r7
 80008ba:	4619      	mov	r1, r3
 80008bc:	4805      	ldr	r0, [pc, #20]	@ (80008d4 <MX_ADC1_Init+0x10c>)
 80008be:	f001 fa95 	bl	8001dec <HAL_ADC_ConfigChannel>
 80008c2:	4603      	mov	r3, r0
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d001      	beq.n	80008cc <MX_ADC1_Init+0x104>
  {
    Error_Handler();
 80008c8:	f000 fa5e 	bl	8000d88 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80008cc:	bf00      	nop
 80008ce:	3728      	adds	r7, #40	@ 0x28
 80008d0:	46bd      	mov	sp, r7
 80008d2:	bd80      	pop	{r7, pc}
 80008d4:	240000a0 	.word	0x240000a0
 80008d8:	40022000 	.word	0x40022000
 80008dc:	2a000400 	.word	0x2a000400
 80008e0:	43210000 	.word	0x43210000

080008e4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b08e      	sub	sp, #56	@ 0x38
 80008e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80008ea:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80008ee:	2200      	movs	r2, #0
 80008f0:	601a      	str	r2, [r3, #0]
 80008f2:	605a      	str	r2, [r3, #4]
 80008f4:	609a      	str	r2, [r3, #8]
 80008f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008f8:	f107 031c 	add.w	r3, r7, #28
 80008fc:	2200      	movs	r2, #0
 80008fe:	601a      	str	r2, [r3, #0]
 8000900:	605a      	str	r2, [r3, #4]
 8000902:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000904:	463b      	mov	r3, r7
 8000906:	2200      	movs	r2, #0
 8000908:	601a      	str	r2, [r3, #0]
 800090a:	605a      	str	r2, [r3, #4]
 800090c:	609a      	str	r2, [r3, #8]
 800090e:	60da      	str	r2, [r3, #12]
 8000910:	611a      	str	r2, [r3, #16]
 8000912:	615a      	str	r2, [r3, #20]
 8000914:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000916:	4b33      	ldr	r3, [pc, #204]	@ (80009e4 <MX_TIM3_Init+0x100>)
 8000918:	4a33      	ldr	r2, [pc, #204]	@ (80009e8 <MX_TIM3_Init+0x104>)
 800091a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 63;
 800091c:	4b31      	ldr	r3, [pc, #196]	@ (80009e4 <MX_TIM3_Init+0x100>)
 800091e:	223f      	movs	r2, #63	@ 0x3f
 8000920:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000922:	4b30      	ldr	r3, [pc, #192]	@ (80009e4 <MX_TIM3_Init+0x100>)
 8000924:	2200      	movs	r2, #0
 8000926:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 39;
 8000928:	4b2e      	ldr	r3, [pc, #184]	@ (80009e4 <MX_TIM3_Init+0x100>)
 800092a:	2227      	movs	r2, #39	@ 0x27
 800092c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800092e:	4b2d      	ldr	r3, [pc, #180]	@ (80009e4 <MX_TIM3_Init+0x100>)
 8000930:	2200      	movs	r2, #0
 8000932:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000934:	4b2b      	ldr	r3, [pc, #172]	@ (80009e4 <MX_TIM3_Init+0x100>)
 8000936:	2200      	movs	r2, #0
 8000938:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800093a:	482a      	ldr	r0, [pc, #168]	@ (80009e4 <MX_TIM3_Init+0x100>)
 800093c:	f008 ffd8 	bl	80098f0 <HAL_TIM_Base_Init>
 8000940:	4603      	mov	r3, r0
 8000942:	2b00      	cmp	r3, #0
 8000944:	d001      	beq.n	800094a <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8000946:	f000 fa1f 	bl	8000d88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800094a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800094e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000950:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000954:	4619      	mov	r1, r3
 8000956:	4823      	ldr	r0, [pc, #140]	@ (80009e4 <MX_TIM3_Init+0x100>)
 8000958:	f009 fc72 	bl	800a240 <HAL_TIM_ConfigClockSource>
 800095c:	4603      	mov	r3, r0
 800095e:	2b00      	cmp	r3, #0
 8000960:	d001      	beq.n	8000966 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8000962:	f000 fa11 	bl	8000d88 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000966:	481f      	ldr	r0, [pc, #124]	@ (80009e4 <MX_TIM3_Init+0x100>)
 8000968:	f009 f892 	bl	8009a90 <HAL_TIM_PWM_Init>
 800096c:	4603      	mov	r3, r0
 800096e:	2b00      	cmp	r3, #0
 8000970:	d001      	beq.n	8000976 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8000972:	f000 fa09 	bl	8000d88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000976:	2320      	movs	r3, #32
 8000978:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800097a:	2300      	movs	r3, #0
 800097c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800097e:	f107 031c 	add.w	r3, r7, #28
 8000982:	4619      	mov	r1, r3
 8000984:	4817      	ldr	r0, [pc, #92]	@ (80009e4 <MX_TIM3_Init+0x100>)
 8000986:	f00a f9b5 	bl	800acf4 <HAL_TIMEx_MasterConfigSynchronization>
 800098a:	4603      	mov	r3, r0
 800098c:	2b00      	cmp	r3, #0
 800098e:	d001      	beq.n	8000994 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8000990:	f000 f9fa 	bl	8000d88 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000994:	2360      	movs	r3, #96	@ 0x60
 8000996:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 20;
 8000998:	2314      	movs	r3, #20
 800099a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800099c:	2300      	movs	r3, #0
 800099e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80009a0:	2300      	movs	r3, #0
 80009a2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80009a4:	463b      	mov	r3, r7
 80009a6:	2200      	movs	r2, #0
 80009a8:	4619      	mov	r1, r3
 80009aa:	480e      	ldr	r0, [pc, #56]	@ (80009e4 <MX_TIM3_Init+0x100>)
 80009ac:	f009 fb34 	bl	800a018 <HAL_TIM_PWM_ConfigChannel>
 80009b0:	4603      	mov	r3, r0
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d001      	beq.n	80009ba <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80009b6:	f000 f9e7 	bl	8000d88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  __HAL_DBGMCU_FREEZE_TIM3();   // freeze TIM3 when core is halted by debugger
 80009ba:	4b0c      	ldr	r3, [pc, #48]	@ (80009ec <MX_TIM3_Init+0x108>)
 80009bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80009be:	4a0b      	ldr	r2, [pc, #44]	@ (80009ec <MX_TIM3_Init+0x108>)
 80009c0:	f043 0302 	orr.w	r3, r3, #2
 80009c4:	63d3      	str	r3, [r2, #60]	@ 0x3c
  /* TIM3 update IRQ enable */
  HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);   // prio as you prefer
 80009c6:	2200      	movs	r2, #0
 80009c8:	2100      	movs	r1, #0
 80009ca:	201d      	movs	r0, #29
 80009cc:	f002 f9ff 	bl	8002dce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80009d0:	201d      	movs	r0, #29
 80009d2:	f002 fa16 	bl	8002e02 <HAL_NVIC_EnableIRQ>


  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80009d6:	4803      	ldr	r0, [pc, #12]	@ (80009e4 <MX_TIM3_Init+0x100>)
 80009d8:	f000 fae6 	bl	8000fa8 <HAL_TIM_MspPostInit>


}
 80009dc:	bf00      	nop
 80009de:	3738      	adds	r7, #56	@ 0x38
 80009e0:	46bd      	mov	sp, r7
 80009e2:	bd80      	pop	{r7, pc}
 80009e4:	2400017c 	.word	0x2400017c
 80009e8:	40000400 	.word	0x40000400
 80009ec:	5c001000 	.word	0x5c001000

080009f0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b082      	sub	sp, #8
 80009f4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80009f6:	4b0d      	ldr	r3, [pc, #52]	@ (8000a2c <MX_DMA_Init+0x3c>)
 80009f8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80009fc:	4a0b      	ldr	r2, [pc, #44]	@ (8000a2c <MX_DMA_Init+0x3c>)
 80009fe:	f043 0301 	orr.w	r3, r3, #1
 8000a02:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000a06:	4b09      	ldr	r3, [pc, #36]	@ (8000a2c <MX_DMA_Init+0x3c>)
 8000a08:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000a0c:	f003 0301 	and.w	r3, r3, #1
 8000a10:	607b      	str	r3, [r7, #4]
 8000a12:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000a14:	2200      	movs	r2, #0
 8000a16:	2100      	movs	r1, #0
 8000a18:	200b      	movs	r0, #11
 8000a1a:	f002 f9d8 	bl	8002dce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000a1e:	200b      	movs	r0, #11
 8000a20:	f002 f9ef 	bl	8002e02 <HAL_NVIC_EnableIRQ>

}
 8000a24:	bf00      	nop
 8000a26:	3708      	adds	r7, #8
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	bd80      	pop	{r7, pc}
 8000a2c:	58024400 	.word	0x58024400

08000a30 <MX_MDMA_Init>:
  *   hmdma_mdma_channel1_sw_0
  *   node_mdma_channel1_sw_1
  *   node_mdma_channel1_sw_2
  */
static void MX_MDMA_Init(void)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b096      	sub	sp, #88	@ 0x58
 8000a34:	af00      	add	r7, sp, #0

  /* MDMA controller clock enable */
  __HAL_RCC_MDMA_CLK_ENABLE();
 8000a36:	4b75      	ldr	r3, [pc, #468]	@ (8000c0c <MX_MDMA_Init+0x1dc>)
 8000a38:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000a3c:	4a73      	ldr	r2, [pc, #460]	@ (8000c0c <MX_MDMA_Init+0x1dc>)
 8000a3e:	f043 0301 	orr.w	r3, r3, #1
 8000a42:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 8000a46:	4b71      	ldr	r3, [pc, #452]	@ (8000c0c <MX_MDMA_Init+0x1dc>)
 8000a48:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000a4c:	f003 0301 	and.w	r3, r3, #1
 8000a50:	607b      	str	r3, [r7, #4]
 8000a52:	687b      	ldr	r3, [r7, #4]
  /* Local variables */
  MDMA_LinkNodeConfTypeDef nodeConfig;

  /* Configure MDMA channel MDMA_Channel0 */
  /* Configure MDMA request hmdma_mdma_channel0_dma1_stream0_tc_0 on MDMA_Channel0 */
  hmdma_mdma_channel0_dma1_stream0_tc_0.Instance = MDMA_Channel0;
 8000a54:	4b6e      	ldr	r3, [pc, #440]	@ (8000c10 <MX_MDMA_Init+0x1e0>)
 8000a56:	4a6f      	ldr	r2, [pc, #444]	@ (8000c14 <MX_MDMA_Init+0x1e4>)
 8000a58:	601a      	str	r2, [r3, #0]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.Request = MDMA_REQUEST_DMA1_Stream0_TC;
 8000a5a:	4b6d      	ldr	r3, [pc, #436]	@ (8000c10 <MX_MDMA_Init+0x1e0>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	605a      	str	r2, [r3, #4]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.TransferTriggerMode = MDMA_FULL_TRANSFER;
 8000a60:	4b6b      	ldr	r3, [pc, #428]	@ (8000c10 <MX_MDMA_Init+0x1e0>)
 8000a62:	f04f 5240 	mov.w	r2, #805306368	@ 0x30000000
 8000a66:	609a      	str	r2, [r3, #8]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.Priority = MDMA_PRIORITY_LOW;
 8000a68:	4b69      	ldr	r3, [pc, #420]	@ (8000c10 <MX_MDMA_Init+0x1e0>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	60da      	str	r2, [r3, #12]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.Endianness = MDMA_LITTLE_ENDIANNESS_PRESERVE;
 8000a6e:	4b68      	ldr	r3, [pc, #416]	@ (8000c10 <MX_MDMA_Init+0x1e0>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	611a      	str	r2, [r3, #16]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.SourceInc = MDMA_SRC_INC_HALFWORD;
 8000a74:	4b66      	ldr	r3, [pc, #408]	@ (8000c10 <MX_MDMA_Init+0x1e0>)
 8000a76:	f44f 7281 	mov.w	r2, #258	@ 0x102
 8000a7a:	615a      	str	r2, [r3, #20]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.DestinationInc = MDMA_DEST_INC_HALFWORD;
 8000a7c:	4b64      	ldr	r3, [pc, #400]	@ (8000c10 <MX_MDMA_Init+0x1e0>)
 8000a7e:	f44f 6281 	mov.w	r2, #1032	@ 0x408
 8000a82:	619a      	str	r2, [r3, #24]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.SourceDataSize = MDMA_SRC_DATASIZE_HALFWORD;
 8000a84:	4b62      	ldr	r3, [pc, #392]	@ (8000c10 <MX_MDMA_Init+0x1e0>)
 8000a86:	2210      	movs	r2, #16
 8000a88:	61da      	str	r2, [r3, #28]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.DestDataSize = MDMA_DEST_DATASIZE_HALFWORD;
 8000a8a:	4b61      	ldr	r3, [pc, #388]	@ (8000c10 <MX_MDMA_Init+0x1e0>)
 8000a8c:	2240      	movs	r2, #64	@ 0x40
 8000a8e:	621a      	str	r2, [r3, #32]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.DataAlignment = MDMA_DATAALIGN_RIGHT;
 8000a90:	4b5f      	ldr	r3, [pc, #380]	@ (8000c10 <MX_MDMA_Init+0x1e0>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	625a      	str	r2, [r3, #36]	@ 0x24
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.BufferTransferLength = 2;
 8000a96:	4b5e      	ldr	r3, [pc, #376]	@ (8000c10 <MX_MDMA_Init+0x1e0>)
 8000a98:	2202      	movs	r2, #2
 8000a9a:	629a      	str	r2, [r3, #40]	@ 0x28
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.SourceBurst = MDMA_SOURCE_BURST_SINGLE;
 8000a9c:	4b5c      	ldr	r3, [pc, #368]	@ (8000c10 <MX_MDMA_Init+0x1e0>)
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.DestBurst = MDMA_DEST_BURST_SINGLE;
 8000aa2:	4b5b      	ldr	r3, [pc, #364]	@ (8000c10 <MX_MDMA_Init+0x1e0>)
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	631a      	str	r2, [r3, #48]	@ 0x30
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.SourceBlockAddressOffset = 2;
 8000aa8:	4b59      	ldr	r3, [pc, #356]	@ (8000c10 <MX_MDMA_Init+0x1e0>)
 8000aaa:	2202      	movs	r2, #2
 8000aac:	635a      	str	r2, [r3, #52]	@ 0x34
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.DestBlockAddressOffset = 0;
 8000aae:	4b58      	ldr	r3, [pc, #352]	@ (8000c10 <MX_MDMA_Init+0x1e0>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	639a      	str	r2, [r3, #56]	@ 0x38

    hmdma_mdma_channel0_dma1_stream0_tc_0.XferBufferCpltCallback =  HAL_MDMA_BufferCpltCallback;
 8000ab4:	4b56      	ldr	r3, [pc, #344]	@ (8000c10 <MX_MDMA_Init+0x1e0>)
 8000ab6:	4a58      	ldr	r2, [pc, #352]	@ (8000c18 <MX_MDMA_Init+0x1e8>)
 8000ab8:	649a      	str	r2, [r3, #72]	@ 0x48
    hmdma_mdma_channel0_dma1_stream0_tc_0.XferBlockCpltCallback = HAL_MDMA_BlockCpltCallback;
 8000aba:	4b55      	ldr	r3, [pc, #340]	@ (8000c10 <MX_MDMA_Init+0x1e0>)
 8000abc:	4a57      	ldr	r2, [pc, #348]	@ (8000c1c <MX_MDMA_Init+0x1ec>)
 8000abe:	64da      	str	r2, [r3, #76]	@ 0x4c

    if (HAL_MDMA_Init(&hmdma_mdma_channel0_dma1_stream0_tc_0) != HAL_OK)
 8000ac0:	4853      	ldr	r0, [pc, #332]	@ (8000c10 <MX_MDMA_Init+0x1e0>)
 8000ac2:	f004 fc8f 	bl	80053e4 <HAL_MDMA_Init>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d001      	beq.n	8000ad0 <MX_MDMA_Init+0xa0>
  {
    Error_Handler();
 8000acc:	f000 f95c 	bl	8000d88 <Error_Handler>
  }

  /* Configure post request address and data masks */
  if (HAL_MDMA_ConfigPostRequestMask(&hmdma_mdma_channel0_dma1_stream0_tc_0, 0, 0) != HAL_OK)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	2100      	movs	r1, #0
 8000ad4:	484e      	ldr	r0, [pc, #312]	@ (8000c10 <MX_MDMA_Init+0x1e0>)
 8000ad6:	f004 fcd1 	bl	800547c <HAL_MDMA_ConfigPostRequestMask>
 8000ada:	4603      	mov	r3, r0
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d001      	beq.n	8000ae4 <MX_MDMA_Init+0xb4>
  {
    Error_Handler();
 8000ae0:	f000 f952 	bl	8000d88 <Error_Handler>
  }

  /* Initialize MDMA link node according to specified parameters */
  nodeConfig.Init.Request = MDMA_REQUEST_DMA1_Stream0_TC;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	60bb      	str	r3, [r7, #8]
  nodeConfig.Init.TransferTriggerMode = MDMA_FULL_TRANSFER;
 8000ae8:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 8000aec:	60fb      	str	r3, [r7, #12]
  nodeConfig.Init.Priority = MDMA_PRIORITY_LOW;
 8000aee:	2300      	movs	r3, #0
 8000af0:	613b      	str	r3, [r7, #16]
  nodeConfig.Init.Endianness = MDMA_LITTLE_ENDIANNESS_PRESERVE;
 8000af2:	2300      	movs	r3, #0
 8000af4:	617b      	str	r3, [r7, #20]
  nodeConfig.Init.SourceInc = MDMA_SRC_INC_HALFWORD;
 8000af6:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8000afa:	61bb      	str	r3, [r7, #24]
  nodeConfig.Init.DestinationInc = MDMA_DEST_INC_HALFWORD;
 8000afc:	f44f 6381 	mov.w	r3, #1032	@ 0x408
 8000b00:	61fb      	str	r3, [r7, #28]
  nodeConfig.Init.SourceDataSize = MDMA_SRC_DATASIZE_HALFWORD;
 8000b02:	2310      	movs	r3, #16
 8000b04:	623b      	str	r3, [r7, #32]
  nodeConfig.Init.DestDataSize = MDMA_DEST_DATASIZE_HALFWORD;
 8000b06:	2340      	movs	r3, #64	@ 0x40
 8000b08:	627b      	str	r3, [r7, #36]	@ 0x24
  nodeConfig.Init.DataAlignment = MDMA_DATAALIGN_RIGHT;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	62bb      	str	r3, [r7, #40]	@ 0x28
  nodeConfig.Init.BufferTransferLength = 2;
 8000b0e:	2302      	movs	r3, #2
 8000b10:	62fb      	str	r3, [r7, #44]	@ 0x2c
  nodeConfig.Init.SourceBurst = MDMA_SOURCE_BURST_SINGLE;
 8000b12:	2300      	movs	r3, #0
 8000b14:	633b      	str	r3, [r7, #48]	@ 0x30
  nodeConfig.Init.DestBurst = MDMA_DEST_BURST_SINGLE;
 8000b16:	2300      	movs	r3, #0
 8000b18:	637b      	str	r3, [r7, #52]	@ 0x34
  nodeConfig.Init.SourceBlockAddressOffset = 2;
 8000b1a:	2302      	movs	r3, #2
 8000b1c:	63bb      	str	r3, [r7, #56]	@ 0x38
  nodeConfig.Init.DestBlockAddressOffset = 0;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	63fb      	str	r3, [r7, #60]	@ 0x3c
  nodeConfig.PostRequestMaskAddress = 0;
 8000b22:	2300      	movs	r3, #0
 8000b24:	653b      	str	r3, [r7, #80]	@ 0x50
  nodeConfig.PostRequestMaskData = 0;
 8000b26:	2300      	movs	r3, #0
 8000b28:	657b      	str	r3, [r7, #84]	@ 0x54
  nodeConfig.SrcAddress = (uint32_t)&adc_buf[0];
 8000b2a:	4b3d      	ldr	r3, [pc, #244]	@ (8000c20 <MX_MDMA_Init+0x1f0>)
 8000b2c:	643b      	str	r3, [r7, #64]	@ 0x40
  nodeConfig.DstAddress = (uint32_t)&ch6_buf[0];
 8000b2e:	4b3d      	ldr	r3, [pc, #244]	@ (8000c24 <MX_MDMA_Init+0x1f4>)
 8000b30:	647b      	str	r3, [r7, #68]	@ 0x44
  nodeConfig.BlockDataLength = 2;
 8000b32:	2302      	movs	r3, #2
 8000b34:	64bb      	str	r3, [r7, #72]	@ 0x48
  nodeConfig.BlockCount = 1;
 8000b36:	2301      	movs	r3, #1
 8000b38:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_MDMA_LinkedList_CreateNode(&node_mdma_channel0_dma1_stream0_tc_1, &nodeConfig) != HAL_OK)
 8000b3a:	f107 0308 	add.w	r3, r7, #8
 8000b3e:	4619      	mov	r1, r3
 8000b40:	4839      	ldr	r0, [pc, #228]	@ (8000c28 <MX_MDMA_Init+0x1f8>)
 8000b42:	f004 fced 	bl	8005520 <HAL_MDMA_LinkedList_CreateNode>
 8000b46:	4603      	mov	r3, r0
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d001      	beq.n	8000b50 <MX_MDMA_Init+0x120>
  {
    Error_Handler();
 8000b4c:	f000 f91c 	bl	8000d88 <Error_Handler>
  }
  /* USER CODE BEGIN mdma_channel0_dma1_stream0_tc_1 */
  /* USER CODE END mdma_channel0_dma1_stream0_tc_1 */

  /* Connect a node to the linked list */
  if (HAL_MDMA_LinkedList_AddNode(&hmdma_mdma_channel0_dma1_stream0_tc_0, &node_mdma_channel0_dma1_stream0_tc_1, 0) != HAL_OK)
 8000b50:	2200      	movs	r2, #0
 8000b52:	4935      	ldr	r1, [pc, #212]	@ (8000c28 <MX_MDMA_Init+0x1f8>)
 8000b54:	482e      	ldr	r0, [pc, #184]	@ (8000c10 <MX_MDMA_Init+0x1e0>)
 8000b56:	f004 fdbf 	bl	80056d8 <HAL_MDMA_LinkedList_AddNode>
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d001      	beq.n	8000b64 <MX_MDMA_Init+0x134>
  {
    Error_Handler();
 8000b60:	f000 f912 	bl	8000d88 <Error_Handler>
  }

  /* Initialize MDMA link node according to specified parameters */
  nodeConfig.Init.Request = MDMA_REQUEST_DMA1_Stream0_TC;
 8000b64:	2300      	movs	r3, #0
 8000b66:	60bb      	str	r3, [r7, #8]
  nodeConfig.Init.TransferTriggerMode = MDMA_FULL_TRANSFER;
 8000b68:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 8000b6c:	60fb      	str	r3, [r7, #12]
  nodeConfig.Init.Priority = MDMA_PRIORITY_LOW;
 8000b6e:	2300      	movs	r3, #0
 8000b70:	613b      	str	r3, [r7, #16]
  nodeConfig.Init.Endianness = MDMA_LITTLE_ENDIANNESS_PRESERVE;
 8000b72:	2300      	movs	r3, #0
 8000b74:	617b      	str	r3, [r7, #20]
  nodeConfig.Init.SourceInc = MDMA_SRC_INC_HALFWORD;
 8000b76:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8000b7a:	61bb      	str	r3, [r7, #24]
  nodeConfig.Init.DestinationInc = MDMA_DEST_INC_HALFWORD;
 8000b7c:	f44f 6381 	mov.w	r3, #1032	@ 0x408
 8000b80:	61fb      	str	r3, [r7, #28]
  nodeConfig.Init.SourceDataSize = MDMA_SRC_DATASIZE_HALFWORD;
 8000b82:	2310      	movs	r3, #16
 8000b84:	623b      	str	r3, [r7, #32]
  nodeConfig.Init.DestDataSize = MDMA_DEST_DATASIZE_HALFWORD;
 8000b86:	2340      	movs	r3, #64	@ 0x40
 8000b88:	627b      	str	r3, [r7, #36]	@ 0x24
  nodeConfig.Init.DataAlignment = MDMA_DATAALIGN_RIGHT;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	62bb      	str	r3, [r7, #40]	@ 0x28
  nodeConfig.Init.BufferTransferLength = 2;
 8000b8e:	2302      	movs	r3, #2
 8000b90:	62fb      	str	r3, [r7, #44]	@ 0x2c
  nodeConfig.Init.SourceBurst = MDMA_SOURCE_BURST_SINGLE;
 8000b92:	2300      	movs	r3, #0
 8000b94:	633b      	str	r3, [r7, #48]	@ 0x30
  nodeConfig.Init.DestBurst = MDMA_DEST_BURST_SINGLE;
 8000b96:	2300      	movs	r3, #0
 8000b98:	637b      	str	r3, [r7, #52]	@ 0x34
  nodeConfig.Init.SourceBlockAddressOffset = 2;
 8000b9a:	2302      	movs	r3, #2
 8000b9c:	63bb      	str	r3, [r7, #56]	@ 0x38
  nodeConfig.Init.DestBlockAddressOffset = 0;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  nodeConfig.PostRequestMaskAddress = 0;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	653b      	str	r3, [r7, #80]	@ 0x50
  nodeConfig.PostRequestMaskData = 0;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	657b      	str	r3, [r7, #84]	@ 0x54
  nodeConfig.SrcAddress = (uint32_t)&adc_buf[1];
 8000baa:	4b20      	ldr	r3, [pc, #128]	@ (8000c2c <MX_MDMA_Init+0x1fc>)
 8000bac:	643b      	str	r3, [r7, #64]	@ 0x40
  nodeConfig.DstAddress = (uint32_t)&ch5_buf[0];
 8000bae:	4b20      	ldr	r3, [pc, #128]	@ (8000c30 <MX_MDMA_Init+0x200>)
 8000bb0:	647b      	str	r3, [r7, #68]	@ 0x44
  nodeConfig.BlockDataLength = 2;
 8000bb2:	2302      	movs	r3, #2
 8000bb4:	64bb      	str	r3, [r7, #72]	@ 0x48
  nodeConfig.BlockCount = 1;
 8000bb6:	2301      	movs	r3, #1
 8000bb8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_MDMA_LinkedList_CreateNode(&node_mdma_channel0_dma1_stream0_tc_2, &nodeConfig) != HAL_OK)
 8000bba:	f107 0308 	add.w	r3, r7, #8
 8000bbe:	4619      	mov	r1, r3
 8000bc0:	481c      	ldr	r0, [pc, #112]	@ (8000c34 <MX_MDMA_Init+0x204>)
 8000bc2:	f004 fcad 	bl	8005520 <HAL_MDMA_LinkedList_CreateNode>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d001      	beq.n	8000bd0 <MX_MDMA_Init+0x1a0>
  {
    Error_Handler();
 8000bcc:	f000 f8dc 	bl	8000d88 <Error_Handler>
  /* USER CODE BEGIN mdma_channel0_dma1_stream0_tc_2 */

  /* USER CODE END mdma_channel0_dma1_stream0_tc_2 */

  /* Connect a node to the linked list */
  if (HAL_MDMA_LinkedList_AddNode(&hmdma_mdma_channel0_dma1_stream0_tc_0, &node_mdma_channel0_dma1_stream0_tc_2, 0) != HAL_OK)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	4918      	ldr	r1, [pc, #96]	@ (8000c34 <MX_MDMA_Init+0x204>)
 8000bd4:	480e      	ldr	r0, [pc, #56]	@ (8000c10 <MX_MDMA_Init+0x1e0>)
 8000bd6:	f004 fd7f 	bl	80056d8 <HAL_MDMA_LinkedList_AddNode>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d001      	beq.n	8000be4 <MX_MDMA_Init+0x1b4>
  {
    Error_Handler();
 8000be0:	f000 f8d2 	bl	8000d88 <Error_Handler>
  }

  /* Make the linked list circular by connecting the last node to the first */
  if (HAL_MDMA_LinkedList_EnableCircularMode(&hmdma_mdma_channel0_dma1_stream0_tc_0) != HAL_OK)
 8000be4:	480a      	ldr	r0, [pc, #40]	@ (8000c10 <MX_MDMA_Init+0x1e0>)
 8000be6:	f004 fe3b 	bl	8005860 <HAL_MDMA_LinkedList_EnableCircularMode>
 8000bea:	4603      	mov	r3, r0
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d001      	beq.n	8000bf4 <MX_MDMA_Init+0x1c4>
  {
    Error_Handler();
 8000bf0:	f000 f8ca 	bl	8000d88 <Error_Handler>
  }

  /* MDMA interrupt initialization */
  /* MDMA_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MDMA_IRQn, 0, 0);
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	2100      	movs	r1, #0
 8000bf8:	207a      	movs	r0, #122	@ 0x7a
 8000bfa:	f002 f8e8 	bl	8002dce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(MDMA_IRQn);
 8000bfe:	207a      	movs	r0, #122	@ 0x7a
 8000c00:	f002 f8ff 	bl	8002e02 <HAL_NVIC_EnableIRQ>

}
 8000c04:	bf00      	nop
 8000c06:	3758      	adds	r7, #88	@ 0x58
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	bd80      	pop	{r7, pc}
 8000c0c:	58024400 	.word	0x58024400
 8000c10:	240001e0 	.word	0x240001e0
 8000c14:	52000040 	.word	0x52000040
 8000c18:	0800059d 	.word	0x0800059d
 8000c1c:	08000589 	.word	0x08000589
 8000c20:	240003a0 	.word	0x240003a0
 8000c24:	24000380 	.word	0x24000380
 8000c28:	24000260 	.word	0x24000260
 8000c2c:	240003a2 	.word	0x240003a2
 8000c30:	24000360 	.word	0x24000360
 8000c34:	240002a0 	.word	0x240002a0

08000c38 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b08a      	sub	sp, #40	@ 0x28
 8000c3c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c3e:	f107 0314 	add.w	r3, r7, #20
 8000c42:	2200      	movs	r2, #0
 8000c44:	601a      	str	r2, [r3, #0]
 8000c46:	605a      	str	r2, [r3, #4]
 8000c48:	609a      	str	r2, [r3, #8]
 8000c4a:	60da      	str	r2, [r3, #12]
 8000c4c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c4e:	4b49      	ldr	r3, [pc, #292]	@ (8000d74 <MX_GPIO_Init+0x13c>)
 8000c50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c54:	4a47      	ldr	r2, [pc, #284]	@ (8000d74 <MX_GPIO_Init+0x13c>)
 8000c56:	f043 0304 	orr.w	r3, r3, #4
 8000c5a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c5e:	4b45      	ldr	r3, [pc, #276]	@ (8000d74 <MX_GPIO_Init+0x13c>)
 8000c60:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c64:	f003 0304 	and.w	r3, r3, #4
 8000c68:	613b      	str	r3, [r7, #16]
 8000c6a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c6c:	4b41      	ldr	r3, [pc, #260]	@ (8000d74 <MX_GPIO_Init+0x13c>)
 8000c6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c72:	4a40      	ldr	r2, [pc, #256]	@ (8000d74 <MX_GPIO_Init+0x13c>)
 8000c74:	f043 0301 	orr.w	r3, r3, #1
 8000c78:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c7c:	4b3d      	ldr	r3, [pc, #244]	@ (8000d74 <MX_GPIO_Init+0x13c>)
 8000c7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c82:	f003 0301 	and.w	r3, r3, #1
 8000c86:	60fb      	str	r3, [r7, #12]
 8000c88:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c8a:	4b3a      	ldr	r3, [pc, #232]	@ (8000d74 <MX_GPIO_Init+0x13c>)
 8000c8c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c90:	4a38      	ldr	r2, [pc, #224]	@ (8000d74 <MX_GPIO_Init+0x13c>)
 8000c92:	f043 0302 	orr.w	r3, r3, #2
 8000c96:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c9a:	4b36      	ldr	r3, [pc, #216]	@ (8000d74 <MX_GPIO_Init+0x13c>)
 8000c9c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ca0:	f003 0302 	and.w	r3, r3, #2
 8000ca4:	60bb      	str	r3, [r7, #8]
 8000ca6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000ca8:	4b32      	ldr	r3, [pc, #200]	@ (8000d74 <MX_GPIO_Init+0x13c>)
 8000caa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cae:	4a31      	ldr	r2, [pc, #196]	@ (8000d74 <MX_GPIO_Init+0x13c>)
 8000cb0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000cb4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000cb8:	4b2e      	ldr	r3, [pc, #184]	@ (8000d74 <MX_GPIO_Init+0x13c>)
 8000cba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cbe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000cc2:	607b      	str	r3, [r7, #4]
 8000cc4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : PC1 PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8000cc6:	2332      	movs	r3, #50	@ 0x32
 8000cc8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cca:	2302      	movs	r3, #2
 8000ccc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000cd6:	230b      	movs	r3, #11
 8000cd8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cda:	f107 0314 	add.w	r3, r7, #20
 8000cde:	4619      	mov	r1, r3
 8000ce0:	4825      	ldr	r0, [pc, #148]	@ (8000d78 <MX_GPIO_Init+0x140>)
 8000ce2:	f004 f9cf 	bl	8005084 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8000ce6:	2386      	movs	r3, #134	@ 0x86
 8000ce8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cea:	2302      	movs	r3, #2
 8000cec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000cf6:	230b      	movs	r3, #11
 8000cf8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cfa:	f107 0314 	add.w	r3, r7, #20
 8000cfe:	4619      	mov	r1, r3
 8000d00:	481e      	ldr	r0, [pc, #120]	@ (8000d7c <MX_GPIO_Init+0x144>)
 8000d02:	f004 f9bf 	bl	8005084 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000d06:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000d0a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d0c:	2302      	movs	r3, #2
 8000d0e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d10:	2300      	movs	r3, #0
 8000d12:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d14:	2300      	movs	r3, #0
 8000d16:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d18:	230b      	movs	r3, #11
 8000d1a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d1c:	f107 0314 	add.w	r3, r7, #20
 8000d20:	4619      	mov	r1, r3
 8000d22:	4817      	ldr	r0, [pc, #92]	@ (8000d80 <MX_GPIO_Init+0x148>)
 8000d24:	f004 f9ae 	bl	8005084 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 8000d28:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 8000d2c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d2e:	2302      	movs	r3, #2
 8000d30:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d32:	2300      	movs	r3, #0
 8000d34:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d36:	2300      	movs	r3, #0
 8000d38:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8000d3a:	230a      	movs	r3, #10
 8000d3c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d3e:	f107 0314 	add.w	r3, r7, #20
 8000d42:	4619      	mov	r1, r3
 8000d44:	480d      	ldr	r0, [pc, #52]	@ (8000d7c <MX_GPIO_Init+0x144>)
 8000d46:	f004 f99d 	bl	8005084 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG11 PG13 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8000d4a:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000d4e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d50:	2302      	movs	r3, #2
 8000d52:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d54:	2300      	movs	r3, #0
 8000d56:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d5c:	230b      	movs	r3, #11
 8000d5e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000d60:	f107 0314 	add.w	r3, r7, #20
 8000d64:	4619      	mov	r1, r3
 8000d66:	4807      	ldr	r0, [pc, #28]	@ (8000d84 <MX_GPIO_Init+0x14c>)
 8000d68:	f004 f98c 	bl	8005084 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000d6c:	bf00      	nop
 8000d6e:	3728      	adds	r7, #40	@ 0x28
 8000d70:	46bd      	mov	sp, r7
 8000d72:	bd80      	pop	{r7, pc}
 8000d74:	58024400 	.word	0x58024400
 8000d78:	58020800 	.word	0x58020800
 8000d7c:	58020000 	.word	0x58020000
 8000d80:	58020400 	.word	0x58020400
 8000d84:	58021800 	.word	0x58021800

08000d88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d8c:	b672      	cpsid	i
}
 8000d8e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d90:	bf00      	nop
 8000d92:	e7fd      	b.n	8000d90 <Error_Handler+0x8>

08000d94 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d94:	b480      	push	{r7}
 8000d96:	b083      	sub	sp, #12
 8000d98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d9a:	4b0a      	ldr	r3, [pc, #40]	@ (8000dc4 <HAL_MspInit+0x30>)
 8000d9c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000da0:	4a08      	ldr	r2, [pc, #32]	@ (8000dc4 <HAL_MspInit+0x30>)
 8000da2:	f043 0302 	orr.w	r3, r3, #2
 8000da6:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000daa:	4b06      	ldr	r3, [pc, #24]	@ (8000dc4 <HAL_MspInit+0x30>)
 8000dac:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000db0:	f003 0302 	and.w	r3, r3, #2
 8000db4:	607b      	str	r3, [r7, #4]
 8000db6:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000db8:	bf00      	nop
 8000dba:	370c      	adds	r7, #12
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc2:	4770      	bx	lr
 8000dc4:	58024400 	.word	0x58024400

08000dc8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b0bc      	sub	sp, #240	@ 0xf0
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dd0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	601a      	str	r2, [r3, #0]
 8000dd8:	605a      	str	r2, [r3, #4]
 8000dda:	609a      	str	r2, [r3, #8]
 8000ddc:	60da      	str	r2, [r3, #12]
 8000dde:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000de0:	f107 0318 	add.w	r3, r7, #24
 8000de4:	22c0      	movs	r2, #192	@ 0xc0
 8000de6:	2100      	movs	r1, #0
 8000de8:	4618      	mov	r0, r3
 8000dea:	f00a fac6 	bl	800b37a <memset>
  if(hadc->Instance==ADC1)
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	4a53      	ldr	r2, [pc, #332]	@ (8000f40 <HAL_ADC_MspInit+0x178>)
 8000df4:	4293      	cmp	r3, r2
 8000df6:	f040 809e 	bne.w	8000f36 <HAL_ADC_MspInit+0x16e>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000dfa:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000dfe:	f04f 0300 	mov.w	r3, #0
 8000e02:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2M = 4;
 8000e06:	2304      	movs	r3, #4
 8000e08:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2N = 10;
 8000e0a:	230a      	movs	r3, #10
 8000e0c:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8000e0e:	2302      	movs	r3, #2
 8000e10:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000e12:	2302      	movs	r3, #2
 8000e14:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000e16:	2302      	movs	r3, #2
 8000e18:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8000e1a:	23c0      	movs	r3, #192	@ 0xc0
 8000e1c:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8000e1e:	2320      	movs	r3, #32
 8000e20:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000e22:	2300      	movs	r3, #0
 8000e24:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8000e26:	2300      	movs	r3, #0
 8000e28:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e2c:	f107 0318 	add.w	r3, r7, #24
 8000e30:	4618      	mov	r0, r3
 8000e32:	f006 f85f 	bl	8006ef4 <HAL_RCCEx_PeriphCLKConfig>
 8000e36:	4603      	mov	r3, r0
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d001      	beq.n	8000e40 <HAL_ADC_MspInit+0x78>
    {
      Error_Handler();
 8000e3c:	f7ff ffa4 	bl	8000d88 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000e40:	4b40      	ldr	r3, [pc, #256]	@ (8000f44 <HAL_ADC_MspInit+0x17c>)
 8000e42:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000e46:	4a3f      	ldr	r2, [pc, #252]	@ (8000f44 <HAL_ADC_MspInit+0x17c>)
 8000e48:	f043 0320 	orr.w	r3, r3, #32
 8000e4c:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000e50:	4b3c      	ldr	r3, [pc, #240]	@ (8000f44 <HAL_ADC_MspInit+0x17c>)
 8000e52:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000e56:	f003 0320 	and.w	r3, r3, #32
 8000e5a:	617b      	str	r3, [r7, #20]
 8000e5c:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e5e:	4b39      	ldr	r3, [pc, #228]	@ (8000f44 <HAL_ADC_MspInit+0x17c>)
 8000e60:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e64:	4a37      	ldr	r2, [pc, #220]	@ (8000f44 <HAL_ADC_MspInit+0x17c>)
 8000e66:	f043 0304 	orr.w	r3, r3, #4
 8000e6a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e6e:	4b35      	ldr	r3, [pc, #212]	@ (8000f44 <HAL_ADC_MspInit+0x17c>)
 8000e70:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e74:	f003 0304 	and.w	r3, r3, #4
 8000e78:	613b      	str	r3, [r7, #16]
 8000e7a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e7c:	4b31      	ldr	r3, [pc, #196]	@ (8000f44 <HAL_ADC_MspInit+0x17c>)
 8000e7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e82:	4a30      	ldr	r2, [pc, #192]	@ (8000f44 <HAL_ADC_MspInit+0x17c>)
 8000e84:	f043 0301 	orr.w	r3, r3, #1
 8000e88:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e8c:	4b2d      	ldr	r3, [pc, #180]	@ (8000f44 <HAL_ADC_MspInit+0x17c>)
 8000e8e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e92:	f003 0301 	and.w	r3, r3, #1
 8000e96:	60fb      	str	r3, [r7, #12]
 8000e98:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_INP10
    PA0     ------> ADC1_INP16
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000e9a:	2301      	movs	r3, #1
 8000e9c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ea0:	2303      	movs	r3, #3
 8000ea2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000eac:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000eb0:	4619      	mov	r1, r3
 8000eb2:	4825      	ldr	r0, [pc, #148]	@ (8000f48 <HAL_ADC_MspInit+0x180>)
 8000eb4:	f004 f8e6 	bl	8005084 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000eb8:	2301      	movs	r3, #1
 8000eba:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ebe:	2303      	movs	r3, #3
 8000ec0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eca:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000ece:	4619      	mov	r1, r3
 8000ed0:	481e      	ldr	r0, [pc, #120]	@ (8000f4c <HAL_ADC_MspInit+0x184>)
 8000ed2:	f004 f8d7 	bl	8005084 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream0;
 8000ed6:	4b1e      	ldr	r3, [pc, #120]	@ (8000f50 <HAL_ADC_MspInit+0x188>)
 8000ed8:	4a1e      	ldr	r2, [pc, #120]	@ (8000f54 <HAL_ADC_MspInit+0x18c>)
 8000eda:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000edc:	4b1c      	ldr	r3, [pc, #112]	@ (8000f50 <HAL_ADC_MspInit+0x188>)
 8000ede:	2209      	movs	r2, #9
 8000ee0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000ee2:	4b1b      	ldr	r3, [pc, #108]	@ (8000f50 <HAL_ADC_MspInit+0x188>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ee8:	4b19      	ldr	r3, [pc, #100]	@ (8000f50 <HAL_ADC_MspInit+0x188>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000eee:	4b18      	ldr	r3, [pc, #96]	@ (8000f50 <HAL_ADC_MspInit+0x188>)
 8000ef0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000ef4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000ef6:	4b16      	ldr	r3, [pc, #88]	@ (8000f50 <HAL_ADC_MspInit+0x188>)
 8000ef8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000efc:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000efe:	4b14      	ldr	r3, [pc, #80]	@ (8000f50 <HAL_ADC_MspInit+0x188>)
 8000f00:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000f04:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000f06:	4b12      	ldr	r3, [pc, #72]	@ (8000f50 <HAL_ADC_MspInit+0x188>)
 8000f08:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000f0c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000f0e:	4b10      	ldr	r3, [pc, #64]	@ (8000f50 <HAL_ADC_MspInit+0x188>)
 8000f10:	2200      	movs	r2, #0
 8000f12:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000f14:	4b0e      	ldr	r3, [pc, #56]	@ (8000f50 <HAL_ADC_MspInit+0x188>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000f1a:	480d      	ldr	r0, [pc, #52]	@ (8000f50 <HAL_ADC_MspInit+0x188>)
 8000f1c:	f001 ff9e 	bl	8002e5c <HAL_DMA_Init>
 8000f20:	4603      	mov	r3, r0
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d001      	beq.n	8000f2a <HAL_ADC_MspInit+0x162>
    {
      Error_Handler();
 8000f26:	f7ff ff2f 	bl	8000d88 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	4a08      	ldr	r2, [pc, #32]	@ (8000f50 <HAL_ADC_MspInit+0x188>)
 8000f2e:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000f30:	4a07      	ldr	r2, [pc, #28]	@ (8000f50 <HAL_ADC_MspInit+0x188>)
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000f36:	bf00      	nop
 8000f38:	37f0      	adds	r7, #240	@ 0xf0
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}
 8000f3e:	bf00      	nop
 8000f40:	40022000 	.word	0x40022000
 8000f44:	58024400 	.word	0x58024400
 8000f48:	58020800 	.word	0x58020800
 8000f4c:	58020000 	.word	0x58020000
 8000f50:	24000104 	.word	0x24000104
 8000f54:	40020010 	.word	0x40020010

08000f58 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b084      	sub	sp, #16
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	4a0e      	ldr	r2, [pc, #56]	@ (8000fa0 <HAL_TIM_Base_MspInit+0x48>)
 8000f66:	4293      	cmp	r3, r2
 8000f68:	d116      	bne.n	8000f98 <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000f6a:	4b0e      	ldr	r3, [pc, #56]	@ (8000fa4 <HAL_TIM_Base_MspInit+0x4c>)
 8000f6c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000f70:	4a0c      	ldr	r2, [pc, #48]	@ (8000fa4 <HAL_TIM_Base_MspInit+0x4c>)
 8000f72:	f043 0302 	orr.w	r3, r3, #2
 8000f76:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000f7a:	4b0a      	ldr	r3, [pc, #40]	@ (8000fa4 <HAL_TIM_Base_MspInit+0x4c>)
 8000f7c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000f80:	f003 0302 	and.w	r3, r3, #2
 8000f84:	60fb      	str	r3, [r7, #12]
 8000f86:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000f88:	2200      	movs	r2, #0
 8000f8a:	2100      	movs	r1, #0
 8000f8c:	201d      	movs	r0, #29
 8000f8e:	f001 ff1e 	bl	8002dce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000f92:	201d      	movs	r0, #29
 8000f94:	f001 ff35 	bl	8002e02 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8000f98:	bf00      	nop
 8000f9a:	3710      	adds	r7, #16
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bd80      	pop	{r7, pc}
 8000fa0:	40000400 	.word	0x40000400
 8000fa4:	58024400 	.word	0x58024400

08000fa8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b088      	sub	sp, #32
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb0:	f107 030c 	add.w	r3, r7, #12
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	601a      	str	r2, [r3, #0]
 8000fb8:	605a      	str	r2, [r3, #4]
 8000fba:	609a      	str	r2, [r3, #8]
 8000fbc:	60da      	str	r2, [r3, #12]
 8000fbe:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	4a12      	ldr	r2, [pc, #72]	@ (8001010 <HAL_TIM_MspPostInit+0x68>)
 8000fc6:	4293      	cmp	r3, r2
 8000fc8:	d11e      	bne.n	8001008 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fca:	4b12      	ldr	r3, [pc, #72]	@ (8001014 <HAL_TIM_MspPostInit+0x6c>)
 8000fcc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fd0:	4a10      	ldr	r2, [pc, #64]	@ (8001014 <HAL_TIM_MspPostInit+0x6c>)
 8000fd2:	f043 0301 	orr.w	r3, r3, #1
 8000fd6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000fda:	4b0e      	ldr	r3, [pc, #56]	@ (8001014 <HAL_TIM_MspPostInit+0x6c>)
 8000fdc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fe0:	f003 0301 	and.w	r3, r3, #1
 8000fe4:	60bb      	str	r3, [r7, #8]
 8000fe6:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000fe8:	2340      	movs	r3, #64	@ 0x40
 8000fea:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fec:	2302      	movs	r3, #2
 8000fee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000ff8:	2302      	movs	r3, #2
 8000ffa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ffc:	f107 030c 	add.w	r3, r7, #12
 8001000:	4619      	mov	r1, r3
 8001002:	4805      	ldr	r0, [pc, #20]	@ (8001018 <HAL_TIM_MspPostInit+0x70>)
 8001004:	f004 f83e 	bl	8005084 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001008:	bf00      	nop
 800100a:	3720      	adds	r7, #32
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}
 8001010:	40000400 	.word	0x40000400
 8001014:	58024400 	.word	0x58024400
 8001018:	58020000 	.word	0x58020000

0800101c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800101c:	b480      	push	{r7}
 800101e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001020:	bf00      	nop
 8001022:	e7fd      	b.n	8001020 <NMI_Handler+0x4>

08001024 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001024:	b480      	push	{r7}
 8001026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001028:	bf00      	nop
 800102a:	e7fd      	b.n	8001028 <HardFault_Handler+0x4>

0800102c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800102c:	b480      	push	{r7}
 800102e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001030:	bf00      	nop
 8001032:	e7fd      	b.n	8001030 <MemManage_Handler+0x4>

08001034 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001034:	b480      	push	{r7}
 8001036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001038:	bf00      	nop
 800103a:	e7fd      	b.n	8001038 <BusFault_Handler+0x4>

0800103c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800103c:	b480      	push	{r7}
 800103e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001040:	bf00      	nop
 8001042:	e7fd      	b.n	8001040 <UsageFault_Handler+0x4>

08001044 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001044:	b480      	push	{r7}
 8001046:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001048:	bf00      	nop
 800104a:	46bd      	mov	sp, r7
 800104c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001050:	4770      	bx	lr

08001052 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001052:	b480      	push	{r7}
 8001054:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001056:	bf00      	nop
 8001058:	46bd      	mov	sp, r7
 800105a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105e:	4770      	bx	lr

08001060 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001060:	b480      	push	{r7}
 8001062:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001064:	bf00      	nop
 8001066:	46bd      	mov	sp, r7
 8001068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106c:	4770      	bx	lr

0800106e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800106e:	b580      	push	{r7, lr}
 8001070:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001072:	f000 f9bf 	bl	80013f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001076:	bf00      	nop
 8001078:	bd80      	pop	{r7, pc}
	...

0800107c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001080:	4802      	ldr	r0, [pc, #8]	@ (800108c <DMA1_Stream0_IRQHandler+0x10>)
 8001082:	f002 fcb1 	bl	80039e8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8001086:	bf00      	nop
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	24000104 	.word	0x24000104

08001090 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001094:	4802      	ldr	r0, [pc, #8]	@ (80010a0 <TIM3_IRQHandler+0x10>)
 8001096:	f008 feb7 	bl	8009e08 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800109a:	bf00      	nop
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	2400017c 	.word	0x2400017c

080010a4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 80010a8:	2000      	movs	r0, #0
 80010aa:	f000 f903 	bl	80012b4 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80010ae:	bf00      	nop
 80010b0:	bd80      	pop	{r7, pc}
	...

080010b4 <MDMA_IRQHandler>:

/**
  * @brief This function handles MDMA global interrupt.
  */
void MDMA_IRQHandler(void)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MDMA_IRQn 0 */

  /* USER CODE END MDMA_IRQn 0 */
  HAL_MDMA_IRQHandler(&hmdma_mdma_channel0_dma1_stream0_tc_0);
 80010b8:	4803      	ldr	r0, [pc, #12]	@ (80010c8 <MDMA_IRQHandler+0x14>)
 80010ba:	f004 fc95 	bl	80059e8 <HAL_MDMA_IRQHandler>
  HAL_MDMA_IRQHandler(&hmdma_mdma_channel1_sw_0);
 80010be:	4803      	ldr	r0, [pc, #12]	@ (80010cc <MDMA_IRQHandler+0x18>)
 80010c0:	f004 fc92 	bl	80059e8 <HAL_MDMA_IRQHandler>
  /* USER CODE BEGIN MDMA_IRQn 1 */

  /* USER CODE END MDMA_IRQn 1 */
}
 80010c4:	bf00      	nop
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	240001e0 	.word	0x240001e0
 80010cc:	240002e0 	.word	0x240002e0

080010d0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80010d0:	b480      	push	{r7}
 80010d2:	af00      	add	r7, sp, #0
  return 1;
 80010d4:	2301      	movs	r3, #1
}
 80010d6:	4618      	mov	r0, r3
 80010d8:	46bd      	mov	sp, r7
 80010da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010de:	4770      	bx	lr

080010e0 <_kill>:

int _kill(int pid, int sig)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b082      	sub	sp, #8
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
 80010e8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80010ea:	f00a f995 	bl	800b418 <__errno>
 80010ee:	4603      	mov	r3, r0
 80010f0:	2216      	movs	r2, #22
 80010f2:	601a      	str	r2, [r3, #0]
  return -1;
 80010f4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80010f8:	4618      	mov	r0, r3
 80010fa:	3708      	adds	r7, #8
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd80      	pop	{r7, pc}

08001100 <_exit>:

void _exit (int status)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001108:	f04f 31ff 	mov.w	r1, #4294967295
 800110c:	6878      	ldr	r0, [r7, #4]
 800110e:	f7ff ffe7 	bl	80010e0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001112:	bf00      	nop
 8001114:	e7fd      	b.n	8001112 <_exit+0x12>

08001116 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001116:	b580      	push	{r7, lr}
 8001118:	b086      	sub	sp, #24
 800111a:	af00      	add	r7, sp, #0
 800111c:	60f8      	str	r0, [r7, #12]
 800111e:	60b9      	str	r1, [r7, #8]
 8001120:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001122:	2300      	movs	r3, #0
 8001124:	617b      	str	r3, [r7, #20]
 8001126:	e00a      	b.n	800113e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001128:	f3af 8000 	nop.w
 800112c:	4601      	mov	r1, r0
 800112e:	68bb      	ldr	r3, [r7, #8]
 8001130:	1c5a      	adds	r2, r3, #1
 8001132:	60ba      	str	r2, [r7, #8]
 8001134:	b2ca      	uxtb	r2, r1
 8001136:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001138:	697b      	ldr	r3, [r7, #20]
 800113a:	3301      	adds	r3, #1
 800113c:	617b      	str	r3, [r7, #20]
 800113e:	697a      	ldr	r2, [r7, #20]
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	429a      	cmp	r2, r3
 8001144:	dbf0      	blt.n	8001128 <_read+0x12>
  }

  return len;
 8001146:	687b      	ldr	r3, [r7, #4]
}
 8001148:	4618      	mov	r0, r3
 800114a:	3718      	adds	r7, #24
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}

08001150 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b086      	sub	sp, #24
 8001154:	af00      	add	r7, sp, #0
 8001156:	60f8      	str	r0, [r7, #12]
 8001158:	60b9      	str	r1, [r7, #8]
 800115a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800115c:	2300      	movs	r3, #0
 800115e:	617b      	str	r3, [r7, #20]
 8001160:	e009      	b.n	8001176 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001162:	68bb      	ldr	r3, [r7, #8]
 8001164:	1c5a      	adds	r2, r3, #1
 8001166:	60ba      	str	r2, [r7, #8]
 8001168:	781b      	ldrb	r3, [r3, #0]
 800116a:	4618      	mov	r0, r3
 800116c:	f000 f8b4 	bl	80012d8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001170:	697b      	ldr	r3, [r7, #20]
 8001172:	3301      	adds	r3, #1
 8001174:	617b      	str	r3, [r7, #20]
 8001176:	697a      	ldr	r2, [r7, #20]
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	429a      	cmp	r2, r3
 800117c:	dbf1      	blt.n	8001162 <_write+0x12>
  }
  return len;
 800117e:	687b      	ldr	r3, [r7, #4]
}
 8001180:	4618      	mov	r0, r3
 8001182:	3718      	adds	r7, #24
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}

08001188 <_close>:

int _close(int file)
{
 8001188:	b480      	push	{r7}
 800118a:	b083      	sub	sp, #12
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001190:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001194:	4618      	mov	r0, r3
 8001196:	370c      	adds	r7, #12
 8001198:	46bd      	mov	sp, r7
 800119a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119e:	4770      	bx	lr

080011a0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80011a0:	b480      	push	{r7}
 80011a2:	b083      	sub	sp, #12
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
 80011a8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80011b0:	605a      	str	r2, [r3, #4]
  return 0;
 80011b2:	2300      	movs	r3, #0
}
 80011b4:	4618      	mov	r0, r3
 80011b6:	370c      	adds	r7, #12
 80011b8:	46bd      	mov	sp, r7
 80011ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011be:	4770      	bx	lr

080011c0 <_isatty>:

int _isatty(int file)
{
 80011c0:	b480      	push	{r7}
 80011c2:	b083      	sub	sp, #12
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80011c8:	2301      	movs	r3, #1
}
 80011ca:	4618      	mov	r0, r3
 80011cc:	370c      	adds	r7, #12
 80011ce:	46bd      	mov	sp, r7
 80011d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d4:	4770      	bx	lr

080011d6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80011d6:	b480      	push	{r7}
 80011d8:	b085      	sub	sp, #20
 80011da:	af00      	add	r7, sp, #0
 80011dc:	60f8      	str	r0, [r7, #12]
 80011de:	60b9      	str	r1, [r7, #8]
 80011e0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80011e2:	2300      	movs	r3, #0
}
 80011e4:	4618      	mov	r0, r3
 80011e6:	3714      	adds	r7, #20
 80011e8:	46bd      	mov	sp, r7
 80011ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ee:	4770      	bx	lr

080011f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b086      	sub	sp, #24
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011f8:	4a14      	ldr	r2, [pc, #80]	@ (800124c <_sbrk+0x5c>)
 80011fa:	4b15      	ldr	r3, [pc, #84]	@ (8001250 <_sbrk+0x60>)
 80011fc:	1ad3      	subs	r3, r2, r3
 80011fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001200:	697b      	ldr	r3, [r7, #20]
 8001202:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001204:	4b13      	ldr	r3, [pc, #76]	@ (8001254 <_sbrk+0x64>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	2b00      	cmp	r3, #0
 800120a:	d102      	bne.n	8001212 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800120c:	4b11      	ldr	r3, [pc, #68]	@ (8001254 <_sbrk+0x64>)
 800120e:	4a12      	ldr	r2, [pc, #72]	@ (8001258 <_sbrk+0x68>)
 8001210:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001212:	4b10      	ldr	r3, [pc, #64]	@ (8001254 <_sbrk+0x64>)
 8001214:	681a      	ldr	r2, [r3, #0]
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	4413      	add	r3, r2
 800121a:	693a      	ldr	r2, [r7, #16]
 800121c:	429a      	cmp	r2, r3
 800121e:	d207      	bcs.n	8001230 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001220:	f00a f8fa 	bl	800b418 <__errno>
 8001224:	4603      	mov	r3, r0
 8001226:	220c      	movs	r2, #12
 8001228:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800122a:	f04f 33ff 	mov.w	r3, #4294967295
 800122e:	e009      	b.n	8001244 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001230:	4b08      	ldr	r3, [pc, #32]	@ (8001254 <_sbrk+0x64>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001236:	4b07      	ldr	r3, [pc, #28]	@ (8001254 <_sbrk+0x64>)
 8001238:	681a      	ldr	r2, [r3, #0]
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	4413      	add	r3, r2
 800123e:	4a05      	ldr	r2, [pc, #20]	@ (8001254 <_sbrk+0x64>)
 8001240:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001242:	68fb      	ldr	r3, [r7, #12]
}
 8001244:	4618      	mov	r0, r3
 8001246:	3718      	adds	r7, #24
 8001248:	46bd      	mov	sp, r7
 800124a:	bd80      	pop	{r7, pc}
 800124c:	24080000 	.word	0x24080000
 8001250:	00000400 	.word	0x00000400
 8001254:	240003b8 	.word	0x240003b8
 8001258:	240005b0 	.word	0x240005b0

0800125c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800125c:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001298 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001260:	f7ff f93c 	bl	80004dc <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001264:	f7ff f88c 	bl	8000380 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001268:	480c      	ldr	r0, [pc, #48]	@ (800129c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800126a:	490d      	ldr	r1, [pc, #52]	@ (80012a0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800126c:	4a0d      	ldr	r2, [pc, #52]	@ (80012a4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800126e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001270:	e002      	b.n	8001278 <LoopCopyDataInit>

08001272 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001272:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001274:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001276:	3304      	adds	r3, #4

08001278 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001278:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800127a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800127c:	d3f9      	bcc.n	8001272 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800127e:	4a0a      	ldr	r2, [pc, #40]	@ (80012a8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001280:	4c0a      	ldr	r4, [pc, #40]	@ (80012ac <LoopFillZerobss+0x22>)
  movs r3, #0
 8001282:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001284:	e001      	b.n	800128a <LoopFillZerobss>

08001286 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001286:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001288:	3204      	adds	r2, #4

0800128a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800128a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800128c:	d3fb      	bcc.n	8001286 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800128e:	f00a f8c9 	bl	800b424 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001292:	f7ff f99b 	bl	80005cc <main>
  bx  lr
 8001296:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001298:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 800129c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80012a0:	2400006c 	.word	0x2400006c
  ldr r2, =_sidata
 80012a4:	0800c12c 	.word	0x0800c12c
  ldr r2, =_sbss
 80012a8:	24000080 	.word	0x24000080
  ldr r4, =_ebss
 80012ac:	240005ac 	.word	0x240005ac

080012b0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80012b0:	e7fe      	b.n	80012b0 <ADC3_IRQHandler>
	...

080012b4 <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b082      	sub	sp, #8
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	4603      	mov	r3, r0
 80012bc:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 80012be:	79fb      	ldrb	r3, [r7, #7]
 80012c0:	00db      	lsls	r3, r3, #3
 80012c2:	4a04      	ldr	r2, [pc, #16]	@ (80012d4 <BSP_PB_IRQHandler+0x20>)
 80012c4:	4413      	add	r3, r2
 80012c6:	4618      	mov	r0, r3
 80012c8:	f003 fea0 	bl	800500c <HAL_EXTI_IRQHandler>
}
 80012cc:	bf00      	nop
 80012ce:	3708      	adds	r7, #8
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	240003bc 	.word	0x240003bc

080012d8 <__io_putchar>:
 #ifdef __GNUC__
 int __io_putchar (int ch)
 #else
 int fputc (int ch, FILE *f)
 #endif /* __GNUC__ */
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b082      	sub	sp, #8
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit (&hcom_uart [COM_ActiveLogPort], (uint8_t *) &ch, 1, COM_POLL_TIMEOUT);
 80012e0:	4b09      	ldr	r3, [pc, #36]	@ (8001308 <__io_putchar+0x30>)
 80012e2:	781b      	ldrb	r3, [r3, #0]
 80012e4:	461a      	mov	r2, r3
 80012e6:	2394      	movs	r3, #148	@ 0x94
 80012e8:	fb02 f303 	mul.w	r3, r2, r3
 80012ec:	4a07      	ldr	r2, [pc, #28]	@ (800130c <__io_putchar+0x34>)
 80012ee:	1898      	adds	r0, r3, r2
 80012f0:	1d39      	adds	r1, r7, #4
 80012f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012f6:	2201      	movs	r2, #1
 80012f8:	f009 fda8 	bl	800ae4c <HAL_UART_Transmit>
  return ch;
 80012fc:	687b      	ldr	r3, [r7, #4]
}
 80012fe:	4618      	mov	r0, r3
 8001300:	3708      	adds	r7, #8
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	24000458 	.word	0x24000458
 800130c:	240003c4 	.word	0x240003c4

08001310 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b082      	sub	sp, #8
 8001314:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001316:	2003      	movs	r0, #3
 8001318:	f001 fd4e 	bl	8002db8 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800131c:	f005 fc2a 	bl	8006b74 <HAL_RCC_GetSysClockFreq>
 8001320:	4602      	mov	r2, r0
 8001322:	4b15      	ldr	r3, [pc, #84]	@ (8001378 <HAL_Init+0x68>)
 8001324:	699b      	ldr	r3, [r3, #24]
 8001326:	0a1b      	lsrs	r3, r3, #8
 8001328:	f003 030f 	and.w	r3, r3, #15
 800132c:	4913      	ldr	r1, [pc, #76]	@ (800137c <HAL_Init+0x6c>)
 800132e:	5ccb      	ldrb	r3, [r1, r3]
 8001330:	f003 031f 	and.w	r3, r3, #31
 8001334:	fa22 f303 	lsr.w	r3, r2, r3
 8001338:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800133a:	4b0f      	ldr	r3, [pc, #60]	@ (8001378 <HAL_Init+0x68>)
 800133c:	699b      	ldr	r3, [r3, #24]
 800133e:	f003 030f 	and.w	r3, r3, #15
 8001342:	4a0e      	ldr	r2, [pc, #56]	@ (800137c <HAL_Init+0x6c>)
 8001344:	5cd3      	ldrb	r3, [r2, r3]
 8001346:	f003 031f 	and.w	r3, r3, #31
 800134a:	687a      	ldr	r2, [r7, #4]
 800134c:	fa22 f303 	lsr.w	r3, r2, r3
 8001350:	4a0b      	ldr	r2, [pc, #44]	@ (8001380 <HAL_Init+0x70>)
 8001352:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001354:	4a0b      	ldr	r2, [pc, #44]	@ (8001384 <HAL_Init+0x74>)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800135a:	2000      	movs	r0, #0
 800135c:	f000 f814 	bl	8001388 <HAL_InitTick>
 8001360:	4603      	mov	r3, r0
 8001362:	2b00      	cmp	r3, #0
 8001364:	d001      	beq.n	800136a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001366:	2301      	movs	r3, #1
 8001368:	e002      	b.n	8001370 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800136a:	f7ff fd13 	bl	8000d94 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800136e:	2300      	movs	r3, #0
}
 8001370:	4618      	mov	r0, r3
 8001372:	3708      	adds	r7, #8
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}
 8001378:	58024400 	.word	0x58024400
 800137c:	0800c08c 	.word	0x0800c08c
 8001380:	24000004 	.word	0x24000004
 8001384:	24000000 	.word	0x24000000

08001388 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b082      	sub	sp, #8
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001390:	4b15      	ldr	r3, [pc, #84]	@ (80013e8 <HAL_InitTick+0x60>)
 8001392:	781b      	ldrb	r3, [r3, #0]
 8001394:	2b00      	cmp	r3, #0
 8001396:	d101      	bne.n	800139c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001398:	2301      	movs	r3, #1
 800139a:	e021      	b.n	80013e0 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 800139c:	4b13      	ldr	r3, [pc, #76]	@ (80013ec <HAL_InitTick+0x64>)
 800139e:	681a      	ldr	r2, [r3, #0]
 80013a0:	4b11      	ldr	r3, [pc, #68]	@ (80013e8 <HAL_InitTick+0x60>)
 80013a2:	781b      	ldrb	r3, [r3, #0]
 80013a4:	4619      	mov	r1, r3
 80013a6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80013ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80013b2:	4618      	mov	r0, r3
 80013b4:	f001 fd33 	bl	8002e1e <HAL_SYSTICK_Config>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d001      	beq.n	80013c2 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80013be:	2301      	movs	r3, #1
 80013c0:	e00e      	b.n	80013e0 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	2b0f      	cmp	r3, #15
 80013c6:	d80a      	bhi.n	80013de <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013c8:	2200      	movs	r2, #0
 80013ca:	6879      	ldr	r1, [r7, #4]
 80013cc:	f04f 30ff 	mov.w	r0, #4294967295
 80013d0:	f001 fcfd 	bl	8002dce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80013d4:	4a06      	ldr	r2, [pc, #24]	@ (80013f0 <HAL_InitTick+0x68>)
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80013da:	2300      	movs	r3, #0
 80013dc:	e000      	b.n	80013e0 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80013de:	2301      	movs	r3, #1
}
 80013e0:	4618      	mov	r0, r3
 80013e2:	3708      	adds	r7, #8
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bd80      	pop	{r7, pc}
 80013e8:	2400000c 	.word	0x2400000c
 80013ec:	24000000 	.word	0x24000000
 80013f0:	24000008 	.word	0x24000008

080013f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013f4:	b480      	push	{r7}
 80013f6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80013f8:	4b06      	ldr	r3, [pc, #24]	@ (8001414 <HAL_IncTick+0x20>)
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	461a      	mov	r2, r3
 80013fe:	4b06      	ldr	r3, [pc, #24]	@ (8001418 <HAL_IncTick+0x24>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	4413      	add	r3, r2
 8001404:	4a04      	ldr	r2, [pc, #16]	@ (8001418 <HAL_IncTick+0x24>)
 8001406:	6013      	str	r3, [r2, #0]
}
 8001408:	bf00      	nop
 800140a:	46bd      	mov	sp, r7
 800140c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001410:	4770      	bx	lr
 8001412:	bf00      	nop
 8001414:	2400000c 	.word	0x2400000c
 8001418:	2400045c 	.word	0x2400045c

0800141c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800141c:	b480      	push	{r7}
 800141e:	af00      	add	r7, sp, #0
  return uwTick;
 8001420:	4b03      	ldr	r3, [pc, #12]	@ (8001430 <HAL_GetTick+0x14>)
 8001422:	681b      	ldr	r3, [r3, #0]
}
 8001424:	4618      	mov	r0, r3
 8001426:	46bd      	mov	sp, r7
 8001428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142c:	4770      	bx	lr
 800142e:	bf00      	nop
 8001430:	2400045c 	.word	0x2400045c

08001434 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001434:	b480      	push	{r7}
 8001436:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001438:	4b03      	ldr	r3, [pc, #12]	@ (8001448 <HAL_GetREVID+0x14>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	0c1b      	lsrs	r3, r3, #16
}
 800143e:	4618      	mov	r0, r3
 8001440:	46bd      	mov	sp, r7
 8001442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001446:	4770      	bx	lr
 8001448:	5c001000 	.word	0x5c001000

0800144c <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 800144c:	b480      	push	{r7}
 800144e:	b083      	sub	sp, #12
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
 8001454:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 8001456:	4b07      	ldr	r3, [pc, #28]	@ (8001474 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8001458:	685a      	ldr	r2, [r3, #4]
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	43db      	mvns	r3, r3
 800145e:	401a      	ands	r2, r3
 8001460:	4904      	ldr	r1, [pc, #16]	@ (8001474 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8001462:	683b      	ldr	r3, [r7, #0]
 8001464:	4313      	orrs	r3, r2
 8001466:	604b      	str	r3, [r1, #4]
}
 8001468:	bf00      	nop
 800146a:	370c      	adds	r7, #12
 800146c:	46bd      	mov	sp, r7
 800146e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001472:	4770      	bx	lr
 8001474:	58000400 	.word	0x58000400

08001478 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001478:	b480      	push	{r7}
 800147a:	b083      	sub	sp, #12
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
 8001480:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	689b      	ldr	r3, [r3, #8]
 8001486:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	431a      	orrs	r2, r3
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	609a      	str	r2, [r3, #8]
}
 8001492:	bf00      	nop
 8001494:	370c      	adds	r7, #12
 8001496:	46bd      	mov	sp, r7
 8001498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149c:	4770      	bx	lr

0800149e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800149e:	b480      	push	{r7}
 80014a0:	b083      	sub	sp, #12
 80014a2:	af00      	add	r7, sp, #0
 80014a4:	6078      	str	r0, [r7, #4]
 80014a6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	689b      	ldr	r3, [r3, #8]
 80014ac:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80014b0:	683b      	ldr	r3, [r7, #0]
 80014b2:	431a      	orrs	r2, r3
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	609a      	str	r2, [r3, #8]
}
 80014b8:	bf00      	nop
 80014ba:	370c      	adds	r7, #12
 80014bc:	46bd      	mov	sp, r7
 80014be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c2:	4770      	bx	lr

080014c4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80014c4:	b480      	push	{r7}
 80014c6:	b083      	sub	sp, #12
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	689b      	ldr	r3, [r3, #8]
 80014d0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80014d4:	4618      	mov	r0, r3
 80014d6:	370c      	adds	r7, #12
 80014d8:	46bd      	mov	sp, r7
 80014da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014de:	4770      	bx	lr

080014e0 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80014e0:	b480      	push	{r7}
 80014e2:	b087      	sub	sp, #28
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
 80014e8:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 80014ea:	683b      	ldr	r3, [r7, #0]
 80014ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d107      	bne.n	8001504 <LL_ADC_SetChannelPreselection+0x24>
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	0e9b      	lsrs	r3, r3, #26
 80014f8:	f003 031f 	and.w	r3, r3, #31
 80014fc:	2201      	movs	r2, #1
 80014fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001502:	e015      	b.n	8001530 <LL_ADC_SetChannelPreselection+0x50>
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001508:	693b      	ldr	r3, [r7, #16]
 800150a:	fa93 f3a3 	rbit	r3, r3
 800150e:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001514:	697b      	ldr	r3, [r7, #20]
 8001516:	2b00      	cmp	r3, #0
 8001518:	d101      	bne.n	800151e <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 800151a:	2320      	movs	r3, #32
 800151c:	e003      	b.n	8001526 <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 800151e:	697b      	ldr	r3, [r7, #20]
 8001520:	fab3 f383 	clz	r3, r3
 8001524:	b2db      	uxtb	r3, r3
 8001526:	f003 031f 	and.w	r3, r3, #31
 800152a:	2201      	movs	r2, #1
 800152c:	fa02 f303 	lsl.w	r3, r2, r3
 8001530:	687a      	ldr	r2, [r7, #4]
 8001532:	69d2      	ldr	r2, [r2, #28]
 8001534:	431a      	orrs	r2, r3
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 800153a:	bf00      	nop
 800153c:	371c      	adds	r7, #28
 800153e:	46bd      	mov	sp, r7
 8001540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001544:	4770      	bx	lr

08001546 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001546:	b480      	push	{r7}
 8001548:	b087      	sub	sp, #28
 800154a:	af00      	add	r7, sp, #0
 800154c:	60f8      	str	r0, [r7, #12]
 800154e:	60b9      	str	r1, [r7, #8]
 8001550:	607a      	str	r2, [r7, #4]
 8001552:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	3360      	adds	r3, #96	@ 0x60
 8001558:	461a      	mov	r2, r3
 800155a:	68bb      	ldr	r3, [r7, #8]
 800155c:	009b      	lsls	r3, r3, #2
 800155e:	4413      	add	r3, r2
 8001560:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8001562:	697b      	ldr	r3, [r7, #20]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	430b      	orrs	r3, r1
 8001574:	431a      	orrs	r2, r3
 8001576:	697b      	ldr	r3, [r7, #20]
 8001578:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 800157a:	bf00      	nop
 800157c:	371c      	adds	r7, #28
 800157e:	46bd      	mov	sp, r7
 8001580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001584:	4770      	bx	lr

08001586 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8001586:	b480      	push	{r7}
 8001588:	b085      	sub	sp, #20
 800158a:	af00      	add	r7, sp, #0
 800158c:	60f8      	str	r0, [r7, #12]
 800158e:	60b9      	str	r1, [r7, #8]
 8001590:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	691b      	ldr	r3, [r3, #16]
 8001596:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 800159a:	68bb      	ldr	r3, [r7, #8]
 800159c:	f003 031f 	and.w	r3, r3, #31
 80015a0:	6879      	ldr	r1, [r7, #4]
 80015a2:	fa01 f303 	lsl.w	r3, r1, r3
 80015a6:	431a      	orrs	r2, r3
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	611a      	str	r2, [r3, #16]
}
 80015ac:	bf00      	nop
 80015ae:	3714      	adds	r7, #20
 80015b0:	46bd      	mov	sp, r7
 80015b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b6:	4770      	bx	lr

080015b8 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 80015b8:	b480      	push	{r7}
 80015ba:	b087      	sub	sp, #28
 80015bc:	af00      	add	r7, sp, #0
 80015be:	60f8      	str	r0, [r7, #12]
 80015c0:	60b9      	str	r1, [r7, #8]
 80015c2:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	3360      	adds	r3, #96	@ 0x60
 80015c8:	461a      	mov	r2, r3
 80015ca:	68bb      	ldr	r3, [r7, #8]
 80015cc:	009b      	lsls	r3, r3, #2
 80015ce:	4413      	add	r3, r2
 80015d0:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 80015d2:	697b      	ldr	r3, [r7, #20]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	431a      	orrs	r2, r3
 80015de:	697b      	ldr	r3, [r7, #20]
 80015e0:	601a      	str	r2, [r3, #0]
  }
}
 80015e2:	bf00      	nop
 80015e4:	371c      	adds	r7, #28
 80015e6:	46bd      	mov	sp, r7
 80015e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ec:	4770      	bx	lr

080015ee <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80015ee:	b480      	push	{r7}
 80015f0:	b083      	sub	sp, #12
 80015f2:	af00      	add	r7, sp, #0
 80015f4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	68db      	ldr	r3, [r3, #12]
 80015fa:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d101      	bne.n	8001606 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001602:	2301      	movs	r3, #1
 8001604:	e000      	b.n	8001608 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001606:	2300      	movs	r3, #0
}
 8001608:	4618      	mov	r0, r3
 800160a:	370c      	adds	r7, #12
 800160c:	46bd      	mov	sp, r7
 800160e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001612:	4770      	bx	lr

08001614 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001614:	b480      	push	{r7}
 8001616:	b087      	sub	sp, #28
 8001618:	af00      	add	r7, sp, #0
 800161a:	60f8      	str	r0, [r7, #12]
 800161c:	60b9      	str	r1, [r7, #8]
 800161e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	3330      	adds	r3, #48	@ 0x30
 8001624:	461a      	mov	r2, r3
 8001626:	68bb      	ldr	r3, [r7, #8]
 8001628:	0a1b      	lsrs	r3, r3, #8
 800162a:	009b      	lsls	r3, r3, #2
 800162c:	f003 030c 	and.w	r3, r3, #12
 8001630:	4413      	add	r3, r2
 8001632:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001634:	697b      	ldr	r3, [r7, #20]
 8001636:	681a      	ldr	r2, [r3, #0]
 8001638:	68bb      	ldr	r3, [r7, #8]
 800163a:	f003 031f 	and.w	r3, r3, #31
 800163e:	211f      	movs	r1, #31
 8001640:	fa01 f303 	lsl.w	r3, r1, r3
 8001644:	43db      	mvns	r3, r3
 8001646:	401a      	ands	r2, r3
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	0e9b      	lsrs	r3, r3, #26
 800164c:	f003 011f 	and.w	r1, r3, #31
 8001650:	68bb      	ldr	r3, [r7, #8]
 8001652:	f003 031f 	and.w	r3, r3, #31
 8001656:	fa01 f303 	lsl.w	r3, r1, r3
 800165a:	431a      	orrs	r2, r3
 800165c:	697b      	ldr	r3, [r7, #20]
 800165e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001660:	bf00      	nop
 8001662:	371c      	adds	r7, #28
 8001664:	46bd      	mov	sp, r7
 8001666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166a:	4770      	bx	lr

0800166c <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 800166c:	b480      	push	{r7}
 800166e:	b083      	sub	sp, #12
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
 8001674:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	68db      	ldr	r3, [r3, #12]
 800167a:	f023 0203 	bic.w	r2, r3, #3
 800167e:	683b      	ldr	r3, [r7, #0]
 8001680:	431a      	orrs	r2, r3
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	60da      	str	r2, [r3, #12]
}
 8001686:	bf00      	nop
 8001688:	370c      	adds	r7, #12
 800168a:	46bd      	mov	sp, r7
 800168c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001690:	4770      	bx	lr

08001692 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001692:	b480      	push	{r7}
 8001694:	b087      	sub	sp, #28
 8001696:	af00      	add	r7, sp, #0
 8001698:	60f8      	str	r0, [r7, #12]
 800169a:	60b9      	str	r1, [r7, #8]
 800169c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	3314      	adds	r3, #20
 80016a2:	461a      	mov	r2, r3
 80016a4:	68bb      	ldr	r3, [r7, #8]
 80016a6:	0e5b      	lsrs	r3, r3, #25
 80016a8:	009b      	lsls	r3, r3, #2
 80016aa:	f003 0304 	and.w	r3, r3, #4
 80016ae:	4413      	add	r3, r2
 80016b0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80016b2:	697b      	ldr	r3, [r7, #20]
 80016b4:	681a      	ldr	r2, [r3, #0]
 80016b6:	68bb      	ldr	r3, [r7, #8]
 80016b8:	0d1b      	lsrs	r3, r3, #20
 80016ba:	f003 031f 	and.w	r3, r3, #31
 80016be:	2107      	movs	r1, #7
 80016c0:	fa01 f303 	lsl.w	r3, r1, r3
 80016c4:	43db      	mvns	r3, r3
 80016c6:	401a      	ands	r2, r3
 80016c8:	68bb      	ldr	r3, [r7, #8]
 80016ca:	0d1b      	lsrs	r3, r3, #20
 80016cc:	f003 031f 	and.w	r3, r3, #31
 80016d0:	6879      	ldr	r1, [r7, #4]
 80016d2:	fa01 f303 	lsl.w	r3, r1, r3
 80016d6:	431a      	orrs	r2, r3
 80016d8:	697b      	ldr	r3, [r7, #20]
 80016da:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80016dc:	bf00      	nop
 80016de:	371c      	adds	r7, #28
 80016e0:	46bd      	mov	sp, r7
 80016e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e6:	4770      	bx	lr

080016e8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80016e8:	b480      	push	{r7}
 80016ea:	b085      	sub	sp, #20
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	60f8      	str	r0, [r7, #12]
 80016f0:	60b9      	str	r1, [r7, #8]
 80016f2:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80016fa:	68bb      	ldr	r3, [r7, #8]
 80016fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001700:	43db      	mvns	r3, r3
 8001702:	401a      	ands	r2, r3
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	f003 0318 	and.w	r3, r3, #24
 800170a:	4908      	ldr	r1, [pc, #32]	@ (800172c <LL_ADC_SetChannelSingleDiff+0x44>)
 800170c:	40d9      	lsrs	r1, r3
 800170e:	68bb      	ldr	r3, [r7, #8]
 8001710:	400b      	ands	r3, r1
 8001712:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001716:	431a      	orrs	r2, r3
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 800171e:	bf00      	nop
 8001720:	3714      	adds	r7, #20
 8001722:	46bd      	mov	sp, r7
 8001724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001728:	4770      	bx	lr
 800172a:	bf00      	nop
 800172c:	000fffff 	.word	0x000fffff

08001730 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001730:	b480      	push	{r7}
 8001732:	b083      	sub	sp, #12
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	689b      	ldr	r3, [r3, #8]
 800173c:	f003 031f 	and.w	r3, r3, #31
}
 8001740:	4618      	mov	r0, r3
 8001742:	370c      	adds	r7, #12
 8001744:	46bd      	mov	sp, r7
 8001746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174a:	4770      	bx	lr

0800174c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800174c:	b480      	push	{r7}
 800174e:	b083      	sub	sp, #12
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	689a      	ldr	r2, [r3, #8]
 8001758:	4b04      	ldr	r3, [pc, #16]	@ (800176c <LL_ADC_DisableDeepPowerDown+0x20>)
 800175a:	4013      	ands	r3, r2
 800175c:	687a      	ldr	r2, [r7, #4]
 800175e:	6093      	str	r3, [r2, #8]
}
 8001760:	bf00      	nop
 8001762:	370c      	adds	r7, #12
 8001764:	46bd      	mov	sp, r7
 8001766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176a:	4770      	bx	lr
 800176c:	5fffffc0 	.word	0x5fffffc0

08001770 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001770:	b480      	push	{r7}
 8001772:	b083      	sub	sp, #12
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	689b      	ldr	r3, [r3, #8]
 800177c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001780:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001784:	d101      	bne.n	800178a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001786:	2301      	movs	r3, #1
 8001788:	e000      	b.n	800178c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800178a:	2300      	movs	r3, #0
}
 800178c:	4618      	mov	r0, r3
 800178e:	370c      	adds	r7, #12
 8001790:	46bd      	mov	sp, r7
 8001792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001796:	4770      	bx	lr

08001798 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001798:	b480      	push	{r7}
 800179a:	b083      	sub	sp, #12
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	689a      	ldr	r2, [r3, #8]
 80017a4:	4b05      	ldr	r3, [pc, #20]	@ (80017bc <LL_ADC_EnableInternalRegulator+0x24>)
 80017a6:	4013      	ands	r3, r2
 80017a8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80017b0:	bf00      	nop
 80017b2:	370c      	adds	r7, #12
 80017b4:	46bd      	mov	sp, r7
 80017b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ba:	4770      	bx	lr
 80017bc:	6fffffc0 	.word	0x6fffffc0

080017c0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80017c0:	b480      	push	{r7}
 80017c2:	b083      	sub	sp, #12
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	689b      	ldr	r3, [r3, #8]
 80017cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017d0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80017d4:	d101      	bne.n	80017da <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80017d6:	2301      	movs	r3, #1
 80017d8:	e000      	b.n	80017dc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80017da:	2300      	movs	r3, #0
}
 80017dc:	4618      	mov	r0, r3
 80017de:	370c      	adds	r7, #12
 80017e0:	46bd      	mov	sp, r7
 80017e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e6:	4770      	bx	lr

080017e8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80017e8:	b480      	push	{r7}
 80017ea:	b083      	sub	sp, #12
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	689a      	ldr	r2, [r3, #8]
 80017f4:	4b05      	ldr	r3, [pc, #20]	@ (800180c <LL_ADC_Enable+0x24>)
 80017f6:	4013      	ands	r3, r2
 80017f8:	f043 0201 	orr.w	r2, r3, #1
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001800:	bf00      	nop
 8001802:	370c      	adds	r7, #12
 8001804:	46bd      	mov	sp, r7
 8001806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180a:	4770      	bx	lr
 800180c:	7fffffc0 	.word	0x7fffffc0

08001810 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001810:	b480      	push	{r7}
 8001812:	b083      	sub	sp, #12
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	689a      	ldr	r2, [r3, #8]
 800181c:	4b05      	ldr	r3, [pc, #20]	@ (8001834 <LL_ADC_Disable+0x24>)
 800181e:	4013      	ands	r3, r2
 8001820:	f043 0202 	orr.w	r2, r3, #2
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001828:	bf00      	nop
 800182a:	370c      	adds	r7, #12
 800182c:	46bd      	mov	sp, r7
 800182e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001832:	4770      	bx	lr
 8001834:	7fffffc0 	.word	0x7fffffc0

08001838 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001838:	b480      	push	{r7}
 800183a:	b083      	sub	sp, #12
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	689b      	ldr	r3, [r3, #8]
 8001844:	f003 0301 	and.w	r3, r3, #1
 8001848:	2b01      	cmp	r3, #1
 800184a:	d101      	bne.n	8001850 <LL_ADC_IsEnabled+0x18>
 800184c:	2301      	movs	r3, #1
 800184e:	e000      	b.n	8001852 <LL_ADC_IsEnabled+0x1a>
 8001850:	2300      	movs	r3, #0
}
 8001852:	4618      	mov	r0, r3
 8001854:	370c      	adds	r7, #12
 8001856:	46bd      	mov	sp, r7
 8001858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185c:	4770      	bx	lr

0800185e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800185e:	b480      	push	{r7}
 8001860:	b083      	sub	sp, #12
 8001862:	af00      	add	r7, sp, #0
 8001864:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	689b      	ldr	r3, [r3, #8]
 800186a:	f003 0302 	and.w	r3, r3, #2
 800186e:	2b02      	cmp	r3, #2
 8001870:	d101      	bne.n	8001876 <LL_ADC_IsDisableOngoing+0x18>
 8001872:	2301      	movs	r3, #1
 8001874:	e000      	b.n	8001878 <LL_ADC_IsDisableOngoing+0x1a>
 8001876:	2300      	movs	r3, #0
}
 8001878:	4618      	mov	r0, r3
 800187a:	370c      	adds	r7, #12
 800187c:	46bd      	mov	sp, r7
 800187e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001882:	4770      	bx	lr

08001884 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001884:	b480      	push	{r7}
 8001886:	b083      	sub	sp, #12
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	689a      	ldr	r2, [r3, #8]
 8001890:	4b05      	ldr	r3, [pc, #20]	@ (80018a8 <LL_ADC_REG_StartConversion+0x24>)
 8001892:	4013      	ands	r3, r2
 8001894:	f043 0204 	orr.w	r2, r3, #4
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800189c:	bf00      	nop
 800189e:	370c      	adds	r7, #12
 80018a0:	46bd      	mov	sp, r7
 80018a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a6:	4770      	bx	lr
 80018a8:	7fffffc0 	.word	0x7fffffc0

080018ac <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80018ac:	b480      	push	{r7}
 80018ae:	b083      	sub	sp, #12
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	689b      	ldr	r3, [r3, #8]
 80018b8:	f003 0304 	and.w	r3, r3, #4
 80018bc:	2b04      	cmp	r3, #4
 80018be:	d101      	bne.n	80018c4 <LL_ADC_REG_IsConversionOngoing+0x18>
 80018c0:	2301      	movs	r3, #1
 80018c2:	e000      	b.n	80018c6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80018c4:	2300      	movs	r3, #0
}
 80018c6:	4618      	mov	r0, r3
 80018c8:	370c      	adds	r7, #12
 80018ca:	46bd      	mov	sp, r7
 80018cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d0:	4770      	bx	lr

080018d2 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80018d2:	b480      	push	{r7}
 80018d4:	b083      	sub	sp, #12
 80018d6:	af00      	add	r7, sp, #0
 80018d8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	689b      	ldr	r3, [r3, #8]
 80018de:	f003 0308 	and.w	r3, r3, #8
 80018e2:	2b08      	cmp	r3, #8
 80018e4:	d101      	bne.n	80018ea <LL_ADC_INJ_IsConversionOngoing+0x18>
 80018e6:	2301      	movs	r3, #1
 80018e8:	e000      	b.n	80018ec <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80018ea:	2300      	movs	r3, #0
}
 80018ec:	4618      	mov	r0, r3
 80018ee:	370c      	adds	r7, #12
 80018f0:	46bd      	mov	sp, r7
 80018f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f6:	4770      	bx	lr

080018f8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80018f8:	b590      	push	{r4, r7, lr}
 80018fa:	b089      	sub	sp, #36	@ 0x24
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001900:	2300      	movs	r3, #0
 8001902:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001904:	2300      	movs	r3, #0
 8001906:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	2b00      	cmp	r3, #0
 800190c:	d101      	bne.n	8001912 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800190e:	2301      	movs	r3, #1
 8001910:	e18f      	b.n	8001c32 <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	68db      	ldr	r3, [r3, #12]
 8001916:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800191c:	2b00      	cmp	r3, #0
 800191e:	d109      	bne.n	8001934 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001920:	6878      	ldr	r0, [r7, #4]
 8001922:	f7ff fa51 	bl	8000dc8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	2200      	movs	r2, #0
 800192a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	2200      	movs	r2, #0
 8001930:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4618      	mov	r0, r3
 800193a:	f7ff ff19 	bl	8001770 <LL_ADC_IsDeepPowerDownEnabled>
 800193e:	4603      	mov	r3, r0
 8001940:	2b00      	cmp	r3, #0
 8001942:	d004      	beq.n	800194e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	4618      	mov	r0, r3
 800194a:	f7ff feff 	bl	800174c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	4618      	mov	r0, r3
 8001954:	f7ff ff34 	bl	80017c0 <LL_ADC_IsInternalRegulatorEnabled>
 8001958:	4603      	mov	r3, r0
 800195a:	2b00      	cmp	r3, #0
 800195c:	d114      	bne.n	8001988 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	4618      	mov	r0, r3
 8001964:	f7ff ff18 	bl	8001798 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001968:	4b87      	ldr	r3, [pc, #540]	@ (8001b88 <HAL_ADC_Init+0x290>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	099b      	lsrs	r3, r3, #6
 800196e:	4a87      	ldr	r2, [pc, #540]	@ (8001b8c <HAL_ADC_Init+0x294>)
 8001970:	fba2 2303 	umull	r2, r3, r2, r3
 8001974:	099b      	lsrs	r3, r3, #6
 8001976:	3301      	adds	r3, #1
 8001978:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800197a:	e002      	b.n	8001982 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 800197c:	68bb      	ldr	r3, [r7, #8]
 800197e:	3b01      	subs	r3, #1
 8001980:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001982:	68bb      	ldr	r3, [r7, #8]
 8001984:	2b00      	cmp	r3, #0
 8001986:	d1f9      	bne.n	800197c <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	4618      	mov	r0, r3
 800198e:	f7ff ff17 	bl	80017c0 <LL_ADC_IsInternalRegulatorEnabled>
 8001992:	4603      	mov	r3, r0
 8001994:	2b00      	cmp	r3, #0
 8001996:	d10d      	bne.n	80019b4 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800199c:	f043 0210 	orr.w	r2, r3, #16
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019a8:	f043 0201 	orr.w	r2, r3, #1
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80019b0:	2301      	movs	r3, #1
 80019b2:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	4618      	mov	r0, r3
 80019ba:	f7ff ff77 	bl	80018ac <LL_ADC_REG_IsConversionOngoing>
 80019be:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80019c4:	f003 0310 	and.w	r3, r3, #16
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	f040 8129 	bne.w	8001c20 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80019ce:	697b      	ldr	r3, [r7, #20]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	f040 8125 	bne.w	8001c20 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80019da:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80019de:	f043 0202 	orr.w	r2, r3, #2
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	4618      	mov	r0, r3
 80019ec:	f7ff ff24 	bl	8001838 <LL_ADC_IsEnabled>
 80019f0:	4603      	mov	r3, r0
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d136      	bne.n	8001a64 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	4a65      	ldr	r2, [pc, #404]	@ (8001b90 <HAL_ADC_Init+0x298>)
 80019fc:	4293      	cmp	r3, r2
 80019fe:	d004      	beq.n	8001a0a <HAL_ADC_Init+0x112>
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	4a63      	ldr	r2, [pc, #396]	@ (8001b94 <HAL_ADC_Init+0x29c>)
 8001a06:	4293      	cmp	r3, r2
 8001a08:	d10e      	bne.n	8001a28 <HAL_ADC_Init+0x130>
 8001a0a:	4861      	ldr	r0, [pc, #388]	@ (8001b90 <HAL_ADC_Init+0x298>)
 8001a0c:	f7ff ff14 	bl	8001838 <LL_ADC_IsEnabled>
 8001a10:	4604      	mov	r4, r0
 8001a12:	4860      	ldr	r0, [pc, #384]	@ (8001b94 <HAL_ADC_Init+0x29c>)
 8001a14:	f7ff ff10 	bl	8001838 <LL_ADC_IsEnabled>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	4323      	orrs	r3, r4
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	bf0c      	ite	eq
 8001a20:	2301      	moveq	r3, #1
 8001a22:	2300      	movne	r3, #0
 8001a24:	b2db      	uxtb	r3, r3
 8001a26:	e008      	b.n	8001a3a <HAL_ADC_Init+0x142>
 8001a28:	485b      	ldr	r0, [pc, #364]	@ (8001b98 <HAL_ADC_Init+0x2a0>)
 8001a2a:	f7ff ff05 	bl	8001838 <LL_ADC_IsEnabled>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	bf0c      	ite	eq
 8001a34:	2301      	moveq	r3, #1
 8001a36:	2300      	movne	r3, #0
 8001a38:	b2db      	uxtb	r3, r3
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d012      	beq.n	8001a64 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	4a53      	ldr	r2, [pc, #332]	@ (8001b90 <HAL_ADC_Init+0x298>)
 8001a44:	4293      	cmp	r3, r2
 8001a46:	d004      	beq.n	8001a52 <HAL_ADC_Init+0x15a>
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	4a51      	ldr	r2, [pc, #324]	@ (8001b94 <HAL_ADC_Init+0x29c>)
 8001a4e:	4293      	cmp	r3, r2
 8001a50:	d101      	bne.n	8001a56 <HAL_ADC_Init+0x15e>
 8001a52:	4a52      	ldr	r2, [pc, #328]	@ (8001b9c <HAL_ADC_Init+0x2a4>)
 8001a54:	e000      	b.n	8001a58 <HAL_ADC_Init+0x160>
 8001a56:	4a52      	ldr	r2, [pc, #328]	@ (8001ba0 <HAL_ADC_Init+0x2a8>)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	685b      	ldr	r3, [r3, #4]
 8001a5c:	4619      	mov	r1, r3
 8001a5e:	4610      	mov	r0, r2
 8001a60:	f7ff fd0a 	bl	8001478 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8001a64:	f7ff fce6 	bl	8001434 <HAL_GetREVID>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001a6e:	4293      	cmp	r3, r2
 8001a70:	d914      	bls.n	8001a9c <HAL_ADC_Init+0x1a4>
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	689b      	ldr	r3, [r3, #8]
 8001a76:	2b10      	cmp	r3, #16
 8001a78:	d110      	bne.n	8001a9c <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	7d5b      	ldrb	r3, [r3, #21]
 8001a7e:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001a84:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8001a8a:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	7f1b      	ldrb	r3, [r3, #28]
 8001a90:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8001a92:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001a94:	f043 030c 	orr.w	r3, r3, #12
 8001a98:	61bb      	str	r3, [r7, #24]
 8001a9a:	e00d      	b.n	8001ab8 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	7d5b      	ldrb	r3, [r3, #21]
 8001aa0:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001aa6:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8001aac:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	7f1b      	ldrb	r3, [r3, #28]
 8001ab2:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001ab4:	4313      	orrs	r3, r2
 8001ab6:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	7f1b      	ldrb	r3, [r3, #28]
 8001abc:	2b01      	cmp	r3, #1
 8001abe:	d106      	bne.n	8001ace <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	6a1b      	ldr	r3, [r3, #32]
 8001ac4:	3b01      	subs	r3, #1
 8001ac6:	045b      	lsls	r3, r3, #17
 8001ac8:	69ba      	ldr	r2, [r7, #24]
 8001aca:	4313      	orrs	r3, r2
 8001acc:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d009      	beq.n	8001aea <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ada:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ae2:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001ae4:	69ba      	ldr	r2, [r7, #24]
 8001ae6:	4313      	orrs	r3, r2
 8001ae8:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	68da      	ldr	r2, [r3, #12]
 8001af0:	4b2c      	ldr	r3, [pc, #176]	@ (8001ba4 <HAL_ADC_Init+0x2ac>)
 8001af2:	4013      	ands	r3, r2
 8001af4:	687a      	ldr	r2, [r7, #4]
 8001af6:	6812      	ldr	r2, [r2, #0]
 8001af8:	69b9      	ldr	r1, [r7, #24]
 8001afa:	430b      	orrs	r3, r1
 8001afc:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	4618      	mov	r0, r3
 8001b04:	f7ff fed2 	bl	80018ac <LL_ADC_REG_IsConversionOngoing>
 8001b08:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f7ff fedf 	bl	80018d2 <LL_ADC_INJ_IsConversionOngoing>
 8001b14:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001b16:	693b      	ldr	r3, [r7, #16]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d15f      	bne.n	8001bdc <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d15c      	bne.n	8001bdc <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	7d1b      	ldrb	r3, [r3, #20]
 8001b26:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 8001b2c:	4313      	orrs	r3, r2
 8001b2e:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	68da      	ldr	r2, [r3, #12]
 8001b36:	4b1c      	ldr	r3, [pc, #112]	@ (8001ba8 <HAL_ADC_Init+0x2b0>)
 8001b38:	4013      	ands	r3, r2
 8001b3a:	687a      	ldr	r2, [r7, #4]
 8001b3c:	6812      	ldr	r2, [r2, #0]
 8001b3e:	69b9      	ldr	r1, [r7, #24]
 8001b40:	430b      	orrs	r3, r1
 8001b42:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001b4a:	2b01      	cmp	r3, #1
 8001b4c:	d130      	bne.n	8001bb0 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b52:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	691a      	ldr	r2, [r3, #16]
 8001b5a:	4b14      	ldr	r3, [pc, #80]	@ (8001bac <HAL_ADC_Init+0x2b4>)
 8001b5c:	4013      	ands	r3, r2
 8001b5e:	687a      	ldr	r2, [r7, #4]
 8001b60:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001b62:	3a01      	subs	r2, #1
 8001b64:	0411      	lsls	r1, r2, #16
 8001b66:	687a      	ldr	r2, [r7, #4]
 8001b68:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001b6a:	4311      	orrs	r1, r2
 8001b6c:	687a      	ldr	r2, [r7, #4]
 8001b6e:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001b70:	4311      	orrs	r1, r2
 8001b72:	687a      	ldr	r2, [r7, #4]
 8001b74:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001b76:	430a      	orrs	r2, r1
 8001b78:	431a      	orrs	r2, r3
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f042 0201 	orr.w	r2, r2, #1
 8001b82:	611a      	str	r2, [r3, #16]
 8001b84:	e01c      	b.n	8001bc0 <HAL_ADC_Init+0x2c8>
 8001b86:	bf00      	nop
 8001b88:	24000000 	.word	0x24000000
 8001b8c:	053e2d63 	.word	0x053e2d63
 8001b90:	40022000 	.word	0x40022000
 8001b94:	40022100 	.word	0x40022100
 8001b98:	58026000 	.word	0x58026000
 8001b9c:	40022300 	.word	0x40022300
 8001ba0:	58026300 	.word	0x58026300
 8001ba4:	fff0c003 	.word	0xfff0c003
 8001ba8:	ffffbffc 	.word	0xffffbffc
 8001bac:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	691a      	ldr	r2, [r3, #16]
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f022 0201 	bic.w	r2, r2, #1
 8001bbe:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	691b      	ldr	r3, [r3, #16]
 8001bc6:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	430a      	orrs	r2, r1
 8001bd4:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8001bd6:	6878      	ldr	r0, [r7, #4]
 8001bd8:	f000 fd76 	bl	80026c8 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	68db      	ldr	r3, [r3, #12]
 8001be0:	2b01      	cmp	r3, #1
 8001be2:	d10c      	bne.n	8001bfe <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bea:	f023 010f 	bic.w	r1, r3, #15
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	699b      	ldr	r3, [r3, #24]
 8001bf2:	1e5a      	subs	r2, r3, #1
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	430a      	orrs	r2, r1
 8001bfa:	631a      	str	r2, [r3, #48]	@ 0x30
 8001bfc:	e007      	b.n	8001c0e <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	f022 020f 	bic.w	r2, r2, #15
 8001c0c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c12:	f023 0303 	bic.w	r3, r3, #3
 8001c16:	f043 0201 	orr.w	r2, r3, #1
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	655a      	str	r2, [r3, #84]	@ 0x54
 8001c1e:	e007      	b.n	8001c30 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c24:	f043 0210 	orr.w	r2, r3, #16
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8001c2c:	2301      	movs	r3, #1
 8001c2e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001c30:	7ffb      	ldrb	r3, [r7, #31]
}
 8001c32:	4618      	mov	r0, r3
 8001c34:	3724      	adds	r7, #36	@ 0x24
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd90      	pop	{r4, r7, pc}
 8001c3a:	bf00      	nop

08001c3c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b086      	sub	sp, #24
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	60f8      	str	r0, [r7, #12]
 8001c44:	60b9      	str	r1, [r7, #8]
 8001c46:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4a55      	ldr	r2, [pc, #340]	@ (8001da4 <HAL_ADC_Start_DMA+0x168>)
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	d004      	beq.n	8001c5c <HAL_ADC_Start_DMA+0x20>
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	4a54      	ldr	r2, [pc, #336]	@ (8001da8 <HAL_ADC_Start_DMA+0x16c>)
 8001c58:	4293      	cmp	r3, r2
 8001c5a:	d101      	bne.n	8001c60 <HAL_ADC_Start_DMA+0x24>
 8001c5c:	4b53      	ldr	r3, [pc, #332]	@ (8001dac <HAL_ADC_Start_DMA+0x170>)
 8001c5e:	e000      	b.n	8001c62 <HAL_ADC_Start_DMA+0x26>
 8001c60:	4b53      	ldr	r3, [pc, #332]	@ (8001db0 <HAL_ADC_Start_DMA+0x174>)
 8001c62:	4618      	mov	r0, r3
 8001c64:	f7ff fd64 	bl	8001730 <LL_ADC_GetMultimode>
 8001c68:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	4618      	mov	r0, r3
 8001c70:	f7ff fe1c 	bl	80018ac <LL_ADC_REG_IsConversionOngoing>
 8001c74:	4603      	mov	r3, r0
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	f040 808c 	bne.w	8001d94 <HAL_ADC_Start_DMA+0x158>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001c82:	2b01      	cmp	r3, #1
 8001c84:	d101      	bne.n	8001c8a <HAL_ADC_Start_DMA+0x4e>
 8001c86:	2302      	movs	r3, #2
 8001c88:	e087      	b.n	8001d9a <HAL_ADC_Start_DMA+0x15e>
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	2201      	movs	r2, #1
 8001c8e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001c92:	693b      	ldr	r3, [r7, #16]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d005      	beq.n	8001ca4 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001c98:	693b      	ldr	r3, [r7, #16]
 8001c9a:	2b05      	cmp	r3, #5
 8001c9c:	d002      	beq.n	8001ca4 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001c9e:	693b      	ldr	r3, [r7, #16]
 8001ca0:	2b09      	cmp	r3, #9
 8001ca2:	d170      	bne.n	8001d86 <HAL_ADC_Start_DMA+0x14a>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8001ca4:	68f8      	ldr	r0, [r7, #12]
 8001ca6:	f000 fb91 	bl	80023cc <ADC_Enable>
 8001caa:	4603      	mov	r3, r0
 8001cac:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8001cae:	7dfb      	ldrb	r3, [r7, #23]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d163      	bne.n	8001d7c <HAL_ADC_Start_DMA+0x140>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8001cb8:	4b3e      	ldr	r3, [pc, #248]	@ (8001db4 <HAL_ADC_Start_DMA+0x178>)
 8001cba:	4013      	ands	r3, r2
 8001cbc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	4a37      	ldr	r2, [pc, #220]	@ (8001da8 <HAL_ADC_Start_DMA+0x16c>)
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d002      	beq.n	8001cd4 <HAL_ADC_Start_DMA+0x98>
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	e000      	b.n	8001cd6 <HAL_ADC_Start_DMA+0x9a>
 8001cd4:	4b33      	ldr	r3, [pc, #204]	@ (8001da4 <HAL_ADC_Start_DMA+0x168>)
 8001cd6:	68fa      	ldr	r2, [r7, #12]
 8001cd8:	6812      	ldr	r2, [r2, #0]
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d002      	beq.n	8001ce4 <HAL_ADC_Start_DMA+0xa8>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001cde:	693b      	ldr	r3, [r7, #16]
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d105      	bne.n	8001cf0 <HAL_ADC_Start_DMA+0xb4>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ce8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001cf4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d006      	beq.n	8001d0a <HAL_ADC_Start_DMA+0xce>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d00:	f023 0206 	bic.w	r2, r3, #6
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	659a      	str	r2, [r3, #88]	@ 0x58
 8001d08:	e002      	b.n	8001d10 <HAL_ADC_Start_DMA+0xd4>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d14:	4a28      	ldr	r2, [pc, #160]	@ (8001db8 <HAL_ADC_Start_DMA+0x17c>)
 8001d16:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d1c:	4a27      	ldr	r2, [pc, #156]	@ (8001dbc <HAL_ADC_Start_DMA+0x180>)
 8001d1e:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d24:	4a26      	ldr	r2, [pc, #152]	@ (8001dc0 <HAL_ADC_Start_DMA+0x184>)
 8001d26:	64da      	str	r2, [r3, #76]	@ 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	221c      	movs	r2, #28
 8001d2e:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	2200      	movs	r2, #0
 8001d34:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	685a      	ldr	r2, [r3, #4]
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f042 0210 	orr.w	r2, r2, #16
 8001d46:	605a      	str	r2, [r3, #4]
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
        }

#else
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	681a      	ldr	r2, [r3, #0]
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d50:	4619      	mov	r1, r3
 8001d52:	4610      	mov	r0, r2
 8001d54:	f7ff fc8a 	bl	800166c <LL_ADC_REG_SetDataTransferMode>
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	3340      	adds	r3, #64	@ 0x40
 8001d62:	4619      	mov	r1, r3
 8001d64:	68ba      	ldr	r2, [r7, #8]
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	f001 fbd4 	bl	8003514 <HAL_DMA_Start_IT>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4618      	mov	r0, r3
 8001d76:	f7ff fd85 	bl	8001884 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8001d7a:	e00d      	b.n	8001d98 <HAL_ADC_Start_DMA+0x15c>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	2200      	movs	r2, #0
 8001d80:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      if (tmp_hal_status == HAL_OK)
 8001d84:	e008      	b.n	8001d98 <HAL_ADC_Start_DMA+0x15c>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8001d86:	2301      	movs	r3, #1
 8001d88:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8001d92:	e001      	b.n	8001d98 <HAL_ADC_Start_DMA+0x15c>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001d94:	2302      	movs	r3, #2
 8001d96:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001d98:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	3718      	adds	r7, #24
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	bf00      	nop
 8001da4:	40022000 	.word	0x40022000
 8001da8:	40022100 	.word	0x40022100
 8001dac:	40022300 	.word	0x40022300
 8001db0:	58026300 	.word	0x58026300
 8001db4:	fffff0fe 	.word	0xfffff0fe
 8001db8:	0800259f 	.word	0x0800259f
 8001dbc:	08002677 	.word	0x08002677
 8001dc0:	08002693 	.word	0x08002693

08001dc4 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	b083      	sub	sp, #12
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001dcc:	bf00      	nop
 8001dce:	370c      	adds	r7, #12
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd6:	4770      	bx	lr

08001dd8 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b083      	sub	sp, #12
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001de0:	bf00      	nop
 8001de2:	370c      	adds	r7, #12
 8001de4:	46bd      	mov	sp, r7
 8001de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dea:	4770      	bx	lr

08001dec <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001dec:	b590      	push	{r4, r7, lr}
 8001dee:	b08d      	sub	sp, #52	@ 0x34
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
 8001df4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001df6:	2300      	movs	r3, #0
 8001df8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	68db      	ldr	r3, [r3, #12]
 8001e04:	4a65      	ldr	r2, [pc, #404]	@ (8001f9c <HAL_ADC_ConfigChannel+0x1b0>)
 8001e06:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001e0e:	2b01      	cmp	r3, #1
 8001e10:	d101      	bne.n	8001e16 <HAL_ADC_ConfigChannel+0x2a>
 8001e12:	2302      	movs	r3, #2
 8001e14:	e2c7      	b.n	80023a6 <HAL_ADC_ConfigChannel+0x5ba>
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	2201      	movs	r2, #1
 8001e1a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	4618      	mov	r0, r3
 8001e24:	f7ff fd42 	bl	80018ac <LL_ADC_REG_IsConversionOngoing>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	f040 82ac 	bne.w	8002388 <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8001e30:	683b      	ldr	r3, [r7, #0]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	db2c      	blt.n	8001e92 <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d108      	bne.n	8001e56 <HAL_ADC_ConfigChannel+0x6a>
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	0e9b      	lsrs	r3, r3, #26
 8001e4a:	f003 031f 	and.w	r3, r3, #31
 8001e4e:	2201      	movs	r2, #1
 8001e50:	fa02 f303 	lsl.w	r3, r2, r3
 8001e54:	e016      	b.n	8001e84 <HAL_ADC_ConfigChannel+0x98>
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e5c:	697b      	ldr	r3, [r7, #20]
 8001e5e:	fa93 f3a3 	rbit	r3, r3
 8001e62:	613b      	str	r3, [r7, #16]
  return result;
 8001e64:	693b      	ldr	r3, [r7, #16]
 8001e66:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001e68:	69bb      	ldr	r3, [r7, #24]
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d101      	bne.n	8001e72 <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 8001e6e:	2320      	movs	r3, #32
 8001e70:	e003      	b.n	8001e7a <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 8001e72:	69bb      	ldr	r3, [r7, #24]
 8001e74:	fab3 f383 	clz	r3, r3
 8001e78:	b2db      	uxtb	r3, r3
 8001e7a:	f003 031f 	and.w	r3, r3, #31
 8001e7e:	2201      	movs	r2, #1
 8001e80:	fa02 f303 	lsl.w	r3, r2, r3
 8001e84:	687a      	ldr	r2, [r7, #4]
 8001e86:	6812      	ldr	r2, [r2, #0]
 8001e88:	69d1      	ldr	r1, [r2, #28]
 8001e8a:	687a      	ldr	r2, [r7, #4]
 8001e8c:	6812      	ldr	r2, [r2, #0]
 8001e8e:	430b      	orrs	r3, r1
 8001e90:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6818      	ldr	r0, [r3, #0]
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	6859      	ldr	r1, [r3, #4]
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	461a      	mov	r2, r3
 8001ea0:	f7ff fbb8 	bl	8001614 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f7ff fcff 	bl	80018ac <LL_ADC_REG_IsConversionOngoing>
 8001eae:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f7ff fd0c 	bl	80018d2 <LL_ADC_INJ_IsConversionOngoing>
 8001eba:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001ebc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	f040 80b8 	bne.w	8002034 <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001ec4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	f040 80b4 	bne.w	8002034 <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6818      	ldr	r0, [r3, #0]
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	6819      	ldr	r1, [r3, #0]
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	689b      	ldr	r3, [r3, #8]
 8001ed8:	461a      	mov	r2, r3
 8001eda:	f7ff fbda 	bl	8001692 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001ede:	4b30      	ldr	r3, [pc, #192]	@ (8001fa0 <HAL_ADC_ConfigChannel+0x1b4>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8001ee6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001eea:	d10b      	bne.n	8001f04 <HAL_ADC_ConfigChannel+0x118>
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	695a      	ldr	r2, [r3, #20]
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	68db      	ldr	r3, [r3, #12]
 8001ef6:	089b      	lsrs	r3, r3, #2
 8001ef8:	f003 0307 	and.w	r3, r3, #7
 8001efc:	005b      	lsls	r3, r3, #1
 8001efe:	fa02 f303 	lsl.w	r3, r2, r3
 8001f02:	e01d      	b.n	8001f40 <HAL_ADC_ConfigChannel+0x154>
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	68db      	ldr	r3, [r3, #12]
 8001f0a:	f003 0310 	and.w	r3, r3, #16
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d10b      	bne.n	8001f2a <HAL_ADC_ConfigChannel+0x13e>
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	695a      	ldr	r2, [r3, #20]
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	68db      	ldr	r3, [r3, #12]
 8001f1c:	089b      	lsrs	r3, r3, #2
 8001f1e:	f003 0307 	and.w	r3, r3, #7
 8001f22:	005b      	lsls	r3, r3, #1
 8001f24:	fa02 f303 	lsl.w	r3, r2, r3
 8001f28:	e00a      	b.n	8001f40 <HAL_ADC_ConfigChannel+0x154>
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	695a      	ldr	r2, [r3, #20]
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	68db      	ldr	r3, [r3, #12]
 8001f34:	089b      	lsrs	r3, r3, #2
 8001f36:	f003 0304 	and.w	r3, r3, #4
 8001f3a:	005b      	lsls	r3, r3, #1
 8001f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f40:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	691b      	ldr	r3, [r3, #16]
 8001f46:	2b04      	cmp	r3, #4
 8001f48:	d02c      	beq.n	8001fa4 <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	6818      	ldr	r0, [r3, #0]
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	6919      	ldr	r1, [r3, #16]
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	681a      	ldr	r2, [r3, #0]
 8001f56:	6a3b      	ldr	r3, [r7, #32]
 8001f58:	f7ff faf5 	bl	8001546 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6818      	ldr	r0, [r3, #0]
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	6919      	ldr	r1, [r3, #16]
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	7e5b      	ldrb	r3, [r3, #25]
 8001f68:	2b01      	cmp	r3, #1
 8001f6a:	d102      	bne.n	8001f72 <HAL_ADC_ConfigChannel+0x186>
 8001f6c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8001f70:	e000      	b.n	8001f74 <HAL_ADC_ConfigChannel+0x188>
 8001f72:	2300      	movs	r3, #0
 8001f74:	461a      	mov	r2, r3
 8001f76:	f7ff fb1f 	bl	80015b8 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	6818      	ldr	r0, [r3, #0]
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	6919      	ldr	r1, [r3, #16]
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	7e1b      	ldrb	r3, [r3, #24]
 8001f86:	2b01      	cmp	r3, #1
 8001f88:	d102      	bne.n	8001f90 <HAL_ADC_ConfigChannel+0x1a4>
 8001f8a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001f8e:	e000      	b.n	8001f92 <HAL_ADC_ConfigChannel+0x1a6>
 8001f90:	2300      	movs	r3, #0
 8001f92:	461a      	mov	r2, r3
 8001f94:	f7ff faf7 	bl	8001586 <LL_ADC_SetDataRightShift>
 8001f98:	e04c      	b.n	8002034 <HAL_ADC_ConfigChannel+0x248>
 8001f9a:	bf00      	nop
 8001f9c:	47ff0000 	.word	0x47ff0000
 8001fa0:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001faa:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	069b      	lsls	r3, r3, #26
 8001fb4:	429a      	cmp	r2, r3
 8001fb6:	d107      	bne.n	8001fc8 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001fc6:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001fce:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	069b      	lsls	r3, r3, #26
 8001fd8:	429a      	cmp	r2, r3
 8001fda:	d107      	bne.n	8001fec <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001fea:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001ff2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	069b      	lsls	r3, r3, #26
 8001ffc:	429a      	cmp	r2, r3
 8001ffe:	d107      	bne.n	8002010 <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800200e:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002016:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	069b      	lsls	r3, r3, #26
 8002020:	429a      	cmp	r2, r3
 8002022:	d107      	bne.n	8002034 <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002032:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	4618      	mov	r0, r3
 800203a:	f7ff fbfd 	bl	8001838 <LL_ADC_IsEnabled>
 800203e:	4603      	mov	r3, r0
 8002040:	2b00      	cmp	r3, #0
 8002042:	f040 81aa 	bne.w	800239a <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6818      	ldr	r0, [r3, #0]
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	6819      	ldr	r1, [r3, #0]
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	68db      	ldr	r3, [r3, #12]
 8002052:	461a      	mov	r2, r3
 8002054:	f7ff fb48 	bl	80016e8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	68db      	ldr	r3, [r3, #12]
 800205c:	4a87      	ldr	r2, [pc, #540]	@ (800227c <HAL_ADC_ConfigChannel+0x490>)
 800205e:	4293      	cmp	r3, r2
 8002060:	f040 809a 	bne.w	8002198 <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681a      	ldr	r2, [r3, #0]
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	4984      	ldr	r1, [pc, #528]	@ (8002280 <HAL_ADC_ConfigChannel+0x494>)
 800206e:	428b      	cmp	r3, r1
 8002070:	d147      	bne.n	8002102 <HAL_ADC_ConfigChannel+0x316>
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	4983      	ldr	r1, [pc, #524]	@ (8002284 <HAL_ADC_ConfigChannel+0x498>)
 8002078:	428b      	cmp	r3, r1
 800207a:	d040      	beq.n	80020fe <HAL_ADC_ConfigChannel+0x312>
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4981      	ldr	r1, [pc, #516]	@ (8002288 <HAL_ADC_ConfigChannel+0x49c>)
 8002082:	428b      	cmp	r3, r1
 8002084:	d039      	beq.n	80020fa <HAL_ADC_ConfigChannel+0x30e>
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4980      	ldr	r1, [pc, #512]	@ (800228c <HAL_ADC_ConfigChannel+0x4a0>)
 800208c:	428b      	cmp	r3, r1
 800208e:	d032      	beq.n	80020f6 <HAL_ADC_ConfigChannel+0x30a>
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	497e      	ldr	r1, [pc, #504]	@ (8002290 <HAL_ADC_ConfigChannel+0x4a4>)
 8002096:	428b      	cmp	r3, r1
 8002098:	d02b      	beq.n	80020f2 <HAL_ADC_ConfigChannel+0x306>
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	497d      	ldr	r1, [pc, #500]	@ (8002294 <HAL_ADC_ConfigChannel+0x4a8>)
 80020a0:	428b      	cmp	r3, r1
 80020a2:	d024      	beq.n	80020ee <HAL_ADC_ConfigChannel+0x302>
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	497b      	ldr	r1, [pc, #492]	@ (8002298 <HAL_ADC_ConfigChannel+0x4ac>)
 80020aa:	428b      	cmp	r3, r1
 80020ac:	d01d      	beq.n	80020ea <HAL_ADC_ConfigChannel+0x2fe>
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	497a      	ldr	r1, [pc, #488]	@ (800229c <HAL_ADC_ConfigChannel+0x4b0>)
 80020b4:	428b      	cmp	r3, r1
 80020b6:	d016      	beq.n	80020e6 <HAL_ADC_ConfigChannel+0x2fa>
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4978      	ldr	r1, [pc, #480]	@ (80022a0 <HAL_ADC_ConfigChannel+0x4b4>)
 80020be:	428b      	cmp	r3, r1
 80020c0:	d00f      	beq.n	80020e2 <HAL_ADC_ConfigChannel+0x2f6>
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	4977      	ldr	r1, [pc, #476]	@ (80022a4 <HAL_ADC_ConfigChannel+0x4b8>)
 80020c8:	428b      	cmp	r3, r1
 80020ca:	d008      	beq.n	80020de <HAL_ADC_ConfigChannel+0x2f2>
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4975      	ldr	r1, [pc, #468]	@ (80022a8 <HAL_ADC_ConfigChannel+0x4bc>)
 80020d2:	428b      	cmp	r3, r1
 80020d4:	d101      	bne.n	80020da <HAL_ADC_ConfigChannel+0x2ee>
 80020d6:	4b75      	ldr	r3, [pc, #468]	@ (80022ac <HAL_ADC_ConfigChannel+0x4c0>)
 80020d8:	e05a      	b.n	8002190 <HAL_ADC_ConfigChannel+0x3a4>
 80020da:	2300      	movs	r3, #0
 80020dc:	e058      	b.n	8002190 <HAL_ADC_ConfigChannel+0x3a4>
 80020de:	4b74      	ldr	r3, [pc, #464]	@ (80022b0 <HAL_ADC_ConfigChannel+0x4c4>)
 80020e0:	e056      	b.n	8002190 <HAL_ADC_ConfigChannel+0x3a4>
 80020e2:	4b74      	ldr	r3, [pc, #464]	@ (80022b4 <HAL_ADC_ConfigChannel+0x4c8>)
 80020e4:	e054      	b.n	8002190 <HAL_ADC_ConfigChannel+0x3a4>
 80020e6:	4b6e      	ldr	r3, [pc, #440]	@ (80022a0 <HAL_ADC_ConfigChannel+0x4b4>)
 80020e8:	e052      	b.n	8002190 <HAL_ADC_ConfigChannel+0x3a4>
 80020ea:	4b6c      	ldr	r3, [pc, #432]	@ (800229c <HAL_ADC_ConfigChannel+0x4b0>)
 80020ec:	e050      	b.n	8002190 <HAL_ADC_ConfigChannel+0x3a4>
 80020ee:	4b72      	ldr	r3, [pc, #456]	@ (80022b8 <HAL_ADC_ConfigChannel+0x4cc>)
 80020f0:	e04e      	b.n	8002190 <HAL_ADC_ConfigChannel+0x3a4>
 80020f2:	4b72      	ldr	r3, [pc, #456]	@ (80022bc <HAL_ADC_ConfigChannel+0x4d0>)
 80020f4:	e04c      	b.n	8002190 <HAL_ADC_ConfigChannel+0x3a4>
 80020f6:	4b72      	ldr	r3, [pc, #456]	@ (80022c0 <HAL_ADC_ConfigChannel+0x4d4>)
 80020f8:	e04a      	b.n	8002190 <HAL_ADC_ConfigChannel+0x3a4>
 80020fa:	4b72      	ldr	r3, [pc, #456]	@ (80022c4 <HAL_ADC_ConfigChannel+0x4d8>)
 80020fc:	e048      	b.n	8002190 <HAL_ADC_ConfigChannel+0x3a4>
 80020fe:	2301      	movs	r3, #1
 8002100:	e046      	b.n	8002190 <HAL_ADC_ConfigChannel+0x3a4>
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	4970      	ldr	r1, [pc, #448]	@ (80022c8 <HAL_ADC_ConfigChannel+0x4dc>)
 8002108:	428b      	cmp	r3, r1
 800210a:	d140      	bne.n	800218e <HAL_ADC_ConfigChannel+0x3a2>
 800210c:	683b      	ldr	r3, [r7, #0]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	495c      	ldr	r1, [pc, #368]	@ (8002284 <HAL_ADC_ConfigChannel+0x498>)
 8002112:	428b      	cmp	r3, r1
 8002114:	d039      	beq.n	800218a <HAL_ADC_ConfigChannel+0x39e>
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	495b      	ldr	r1, [pc, #364]	@ (8002288 <HAL_ADC_ConfigChannel+0x49c>)
 800211c:	428b      	cmp	r3, r1
 800211e:	d032      	beq.n	8002186 <HAL_ADC_ConfigChannel+0x39a>
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	4959      	ldr	r1, [pc, #356]	@ (800228c <HAL_ADC_ConfigChannel+0x4a0>)
 8002126:	428b      	cmp	r3, r1
 8002128:	d02b      	beq.n	8002182 <HAL_ADC_ConfigChannel+0x396>
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	4958      	ldr	r1, [pc, #352]	@ (8002290 <HAL_ADC_ConfigChannel+0x4a4>)
 8002130:	428b      	cmp	r3, r1
 8002132:	d024      	beq.n	800217e <HAL_ADC_ConfigChannel+0x392>
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	4956      	ldr	r1, [pc, #344]	@ (8002294 <HAL_ADC_ConfigChannel+0x4a8>)
 800213a:	428b      	cmp	r3, r1
 800213c:	d01d      	beq.n	800217a <HAL_ADC_ConfigChannel+0x38e>
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	4955      	ldr	r1, [pc, #340]	@ (8002298 <HAL_ADC_ConfigChannel+0x4ac>)
 8002144:	428b      	cmp	r3, r1
 8002146:	d016      	beq.n	8002176 <HAL_ADC_ConfigChannel+0x38a>
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4953      	ldr	r1, [pc, #332]	@ (800229c <HAL_ADC_ConfigChannel+0x4b0>)
 800214e:	428b      	cmp	r3, r1
 8002150:	d00f      	beq.n	8002172 <HAL_ADC_ConfigChannel+0x386>
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	4952      	ldr	r1, [pc, #328]	@ (80022a0 <HAL_ADC_ConfigChannel+0x4b4>)
 8002158:	428b      	cmp	r3, r1
 800215a:	d008      	beq.n	800216e <HAL_ADC_ConfigChannel+0x382>
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	4951      	ldr	r1, [pc, #324]	@ (80022a8 <HAL_ADC_ConfigChannel+0x4bc>)
 8002162:	428b      	cmp	r3, r1
 8002164:	d101      	bne.n	800216a <HAL_ADC_ConfigChannel+0x37e>
 8002166:	4b51      	ldr	r3, [pc, #324]	@ (80022ac <HAL_ADC_ConfigChannel+0x4c0>)
 8002168:	e012      	b.n	8002190 <HAL_ADC_ConfigChannel+0x3a4>
 800216a:	2300      	movs	r3, #0
 800216c:	e010      	b.n	8002190 <HAL_ADC_ConfigChannel+0x3a4>
 800216e:	4b51      	ldr	r3, [pc, #324]	@ (80022b4 <HAL_ADC_ConfigChannel+0x4c8>)
 8002170:	e00e      	b.n	8002190 <HAL_ADC_ConfigChannel+0x3a4>
 8002172:	4b4b      	ldr	r3, [pc, #300]	@ (80022a0 <HAL_ADC_ConfigChannel+0x4b4>)
 8002174:	e00c      	b.n	8002190 <HAL_ADC_ConfigChannel+0x3a4>
 8002176:	4b49      	ldr	r3, [pc, #292]	@ (800229c <HAL_ADC_ConfigChannel+0x4b0>)
 8002178:	e00a      	b.n	8002190 <HAL_ADC_ConfigChannel+0x3a4>
 800217a:	4b4f      	ldr	r3, [pc, #316]	@ (80022b8 <HAL_ADC_ConfigChannel+0x4cc>)
 800217c:	e008      	b.n	8002190 <HAL_ADC_ConfigChannel+0x3a4>
 800217e:	4b4f      	ldr	r3, [pc, #316]	@ (80022bc <HAL_ADC_ConfigChannel+0x4d0>)
 8002180:	e006      	b.n	8002190 <HAL_ADC_ConfigChannel+0x3a4>
 8002182:	4b4f      	ldr	r3, [pc, #316]	@ (80022c0 <HAL_ADC_ConfigChannel+0x4d4>)
 8002184:	e004      	b.n	8002190 <HAL_ADC_ConfigChannel+0x3a4>
 8002186:	4b4f      	ldr	r3, [pc, #316]	@ (80022c4 <HAL_ADC_ConfigChannel+0x4d8>)
 8002188:	e002      	b.n	8002190 <HAL_ADC_ConfigChannel+0x3a4>
 800218a:	2301      	movs	r3, #1
 800218c:	e000      	b.n	8002190 <HAL_ADC_ConfigChannel+0x3a4>
 800218e:	2300      	movs	r3, #0
 8002190:	4619      	mov	r1, r3
 8002192:	4610      	mov	r0, r2
 8002194:	f7ff f9a4 	bl	80014e0 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	2b00      	cmp	r3, #0
 800219e:	f280 80fc 	bge.w	800239a <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	4a36      	ldr	r2, [pc, #216]	@ (8002280 <HAL_ADC_ConfigChannel+0x494>)
 80021a8:	4293      	cmp	r3, r2
 80021aa:	d004      	beq.n	80021b6 <HAL_ADC_ConfigChannel+0x3ca>
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4a45      	ldr	r2, [pc, #276]	@ (80022c8 <HAL_ADC_ConfigChannel+0x4dc>)
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d101      	bne.n	80021ba <HAL_ADC_ConfigChannel+0x3ce>
 80021b6:	4b45      	ldr	r3, [pc, #276]	@ (80022cc <HAL_ADC_ConfigChannel+0x4e0>)
 80021b8:	e000      	b.n	80021bc <HAL_ADC_ConfigChannel+0x3d0>
 80021ba:	4b45      	ldr	r3, [pc, #276]	@ (80022d0 <HAL_ADC_ConfigChannel+0x4e4>)
 80021bc:	4618      	mov	r0, r3
 80021be:	f7ff f981 	bl	80014c4 <LL_ADC_GetCommonPathInternalCh>
 80021c2:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	4a2d      	ldr	r2, [pc, #180]	@ (8002280 <HAL_ADC_ConfigChannel+0x494>)
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d004      	beq.n	80021d8 <HAL_ADC_ConfigChannel+0x3ec>
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	4a3d      	ldr	r2, [pc, #244]	@ (80022c8 <HAL_ADC_ConfigChannel+0x4dc>)
 80021d4:	4293      	cmp	r3, r2
 80021d6:	d10e      	bne.n	80021f6 <HAL_ADC_ConfigChannel+0x40a>
 80021d8:	4829      	ldr	r0, [pc, #164]	@ (8002280 <HAL_ADC_ConfigChannel+0x494>)
 80021da:	f7ff fb2d 	bl	8001838 <LL_ADC_IsEnabled>
 80021de:	4604      	mov	r4, r0
 80021e0:	4839      	ldr	r0, [pc, #228]	@ (80022c8 <HAL_ADC_ConfigChannel+0x4dc>)
 80021e2:	f7ff fb29 	bl	8001838 <LL_ADC_IsEnabled>
 80021e6:	4603      	mov	r3, r0
 80021e8:	4323      	orrs	r3, r4
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	bf0c      	ite	eq
 80021ee:	2301      	moveq	r3, #1
 80021f0:	2300      	movne	r3, #0
 80021f2:	b2db      	uxtb	r3, r3
 80021f4:	e008      	b.n	8002208 <HAL_ADC_ConfigChannel+0x41c>
 80021f6:	4837      	ldr	r0, [pc, #220]	@ (80022d4 <HAL_ADC_ConfigChannel+0x4e8>)
 80021f8:	f7ff fb1e 	bl	8001838 <LL_ADC_IsEnabled>
 80021fc:	4603      	mov	r3, r0
 80021fe:	2b00      	cmp	r3, #0
 8002200:	bf0c      	ite	eq
 8002202:	2301      	moveq	r3, #1
 8002204:	2300      	movne	r3, #0
 8002206:	b2db      	uxtb	r3, r3
 8002208:	2b00      	cmp	r3, #0
 800220a:	f000 80b3 	beq.w	8002374 <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	4a31      	ldr	r2, [pc, #196]	@ (80022d8 <HAL_ADC_ConfigChannel+0x4ec>)
 8002214:	4293      	cmp	r3, r2
 8002216:	d165      	bne.n	80022e4 <HAL_ADC_ConfigChannel+0x4f8>
 8002218:	69fb      	ldr	r3, [r7, #28]
 800221a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800221e:	2b00      	cmp	r3, #0
 8002220:	d160      	bne.n	80022e4 <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	4a2b      	ldr	r2, [pc, #172]	@ (80022d4 <HAL_ADC_ConfigChannel+0x4e8>)
 8002228:	4293      	cmp	r3, r2
 800222a:	f040 80b6 	bne.w	800239a <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4a13      	ldr	r2, [pc, #76]	@ (8002280 <HAL_ADC_ConfigChannel+0x494>)
 8002234:	4293      	cmp	r3, r2
 8002236:	d004      	beq.n	8002242 <HAL_ADC_ConfigChannel+0x456>
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a22      	ldr	r2, [pc, #136]	@ (80022c8 <HAL_ADC_ConfigChannel+0x4dc>)
 800223e:	4293      	cmp	r3, r2
 8002240:	d101      	bne.n	8002246 <HAL_ADC_ConfigChannel+0x45a>
 8002242:	4a22      	ldr	r2, [pc, #136]	@ (80022cc <HAL_ADC_ConfigChannel+0x4e0>)
 8002244:	e000      	b.n	8002248 <HAL_ADC_ConfigChannel+0x45c>
 8002246:	4a22      	ldr	r2, [pc, #136]	@ (80022d0 <HAL_ADC_ConfigChannel+0x4e4>)
 8002248:	69fb      	ldr	r3, [r7, #28]
 800224a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800224e:	4619      	mov	r1, r3
 8002250:	4610      	mov	r0, r2
 8002252:	f7ff f924 	bl	800149e <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002256:	4b21      	ldr	r3, [pc, #132]	@ (80022dc <HAL_ADC_ConfigChannel+0x4f0>)
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	099b      	lsrs	r3, r3, #6
 800225c:	4a20      	ldr	r2, [pc, #128]	@ (80022e0 <HAL_ADC_ConfigChannel+0x4f4>)
 800225e:	fba2 2303 	umull	r2, r3, r2, r3
 8002262:	099b      	lsrs	r3, r3, #6
 8002264:	3301      	adds	r3, #1
 8002266:	005b      	lsls	r3, r3, #1
 8002268:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 800226a:	e002      	b.n	8002272 <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	3b01      	subs	r3, #1
 8002270:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	2b00      	cmp	r3, #0
 8002276:	d1f9      	bne.n	800226c <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002278:	e08f      	b.n	800239a <HAL_ADC_ConfigChannel+0x5ae>
 800227a:	bf00      	nop
 800227c:	47ff0000 	.word	0x47ff0000
 8002280:	40022000 	.word	0x40022000
 8002284:	04300002 	.word	0x04300002
 8002288:	08600004 	.word	0x08600004
 800228c:	0c900008 	.word	0x0c900008
 8002290:	10c00010 	.word	0x10c00010
 8002294:	14f00020 	.word	0x14f00020
 8002298:	2a000400 	.word	0x2a000400
 800229c:	2e300800 	.word	0x2e300800
 80022a0:	32601000 	.word	0x32601000
 80022a4:	43210000 	.word	0x43210000
 80022a8:	4b840000 	.word	0x4b840000
 80022ac:	4fb80000 	.word	0x4fb80000
 80022b0:	47520000 	.word	0x47520000
 80022b4:	36902000 	.word	0x36902000
 80022b8:	25b00200 	.word	0x25b00200
 80022bc:	21800100 	.word	0x21800100
 80022c0:	1d500080 	.word	0x1d500080
 80022c4:	19200040 	.word	0x19200040
 80022c8:	40022100 	.word	0x40022100
 80022cc:	40022300 	.word	0x40022300
 80022d0:	58026300 	.word	0x58026300
 80022d4:	58026000 	.word	0x58026000
 80022d8:	cb840000 	.word	0xcb840000
 80022dc:	24000000 	.word	0x24000000
 80022e0:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	4a31      	ldr	r2, [pc, #196]	@ (80023b0 <HAL_ADC_ConfigChannel+0x5c4>)
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d11e      	bne.n	800232c <HAL_ADC_ConfigChannel+0x540>
 80022ee:	69fb      	ldr	r3, [r7, #28]
 80022f0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d119      	bne.n	800232c <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4a2d      	ldr	r2, [pc, #180]	@ (80023b4 <HAL_ADC_ConfigChannel+0x5c8>)
 80022fe:	4293      	cmp	r3, r2
 8002300:	d14b      	bne.n	800239a <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	4a2c      	ldr	r2, [pc, #176]	@ (80023b8 <HAL_ADC_ConfigChannel+0x5cc>)
 8002308:	4293      	cmp	r3, r2
 800230a:	d004      	beq.n	8002316 <HAL_ADC_ConfigChannel+0x52a>
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4a2a      	ldr	r2, [pc, #168]	@ (80023bc <HAL_ADC_ConfigChannel+0x5d0>)
 8002312:	4293      	cmp	r3, r2
 8002314:	d101      	bne.n	800231a <HAL_ADC_ConfigChannel+0x52e>
 8002316:	4a2a      	ldr	r2, [pc, #168]	@ (80023c0 <HAL_ADC_ConfigChannel+0x5d4>)
 8002318:	e000      	b.n	800231c <HAL_ADC_ConfigChannel+0x530>
 800231a:	4a2a      	ldr	r2, [pc, #168]	@ (80023c4 <HAL_ADC_ConfigChannel+0x5d8>)
 800231c:	69fb      	ldr	r3, [r7, #28]
 800231e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002322:	4619      	mov	r1, r3
 8002324:	4610      	mov	r0, r2
 8002326:	f7ff f8ba 	bl	800149e <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800232a:	e036      	b.n	800239a <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	4a25      	ldr	r2, [pc, #148]	@ (80023c8 <HAL_ADC_ConfigChannel+0x5dc>)
 8002332:	4293      	cmp	r3, r2
 8002334:	d131      	bne.n	800239a <HAL_ADC_ConfigChannel+0x5ae>
 8002336:	69fb      	ldr	r3, [r7, #28]
 8002338:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800233c:	2b00      	cmp	r3, #0
 800233e:	d12c      	bne.n	800239a <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	4a1b      	ldr	r2, [pc, #108]	@ (80023b4 <HAL_ADC_ConfigChannel+0x5c8>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d127      	bne.n	800239a <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	4a1a      	ldr	r2, [pc, #104]	@ (80023b8 <HAL_ADC_ConfigChannel+0x5cc>)
 8002350:	4293      	cmp	r3, r2
 8002352:	d004      	beq.n	800235e <HAL_ADC_ConfigChannel+0x572>
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a18      	ldr	r2, [pc, #96]	@ (80023bc <HAL_ADC_ConfigChannel+0x5d0>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d101      	bne.n	8002362 <HAL_ADC_ConfigChannel+0x576>
 800235e:	4a18      	ldr	r2, [pc, #96]	@ (80023c0 <HAL_ADC_ConfigChannel+0x5d4>)
 8002360:	e000      	b.n	8002364 <HAL_ADC_ConfigChannel+0x578>
 8002362:	4a18      	ldr	r2, [pc, #96]	@ (80023c4 <HAL_ADC_ConfigChannel+0x5d8>)
 8002364:	69fb      	ldr	r3, [r7, #28]
 8002366:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800236a:	4619      	mov	r1, r3
 800236c:	4610      	mov	r0, r2
 800236e:	f7ff f896 	bl	800149e <LL_ADC_SetCommonPathInternalCh>
 8002372:	e012      	b.n	800239a <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002378:	f043 0220 	orr.w	r2, r3, #32
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 8002380:	2301      	movs	r3, #1
 8002382:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8002386:	e008      	b.n	800239a <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800238c:	f043 0220 	orr.w	r2, r3, #32
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002394:	2301      	movs	r3, #1
 8002396:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	2200      	movs	r2, #0
 800239e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80023a2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80023a6:	4618      	mov	r0, r3
 80023a8:	3734      	adds	r7, #52	@ 0x34
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd90      	pop	{r4, r7, pc}
 80023ae:	bf00      	nop
 80023b0:	c7520000 	.word	0xc7520000
 80023b4:	58026000 	.word	0x58026000
 80023b8:	40022000 	.word	0x40022000
 80023bc:	40022100 	.word	0x40022100
 80023c0:	40022300 	.word	0x40022300
 80023c4:	58026300 	.word	0x58026300
 80023c8:	cfb80000 	.word	0xcfb80000

080023cc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b084      	sub	sp, #16
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4618      	mov	r0, r3
 80023da:	f7ff fa2d 	bl	8001838 <LL_ADC_IsEnabled>
 80023de:	4603      	mov	r3, r0
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d16e      	bne.n	80024c2 <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	689a      	ldr	r2, [r3, #8]
 80023ea:	4b38      	ldr	r3, [pc, #224]	@ (80024cc <ADC_Enable+0x100>)
 80023ec:	4013      	ands	r3, r2
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d00d      	beq.n	800240e <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023f6:	f043 0210 	orr.w	r2, r3, #16
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002402:	f043 0201 	orr.w	r2, r3, #1
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 800240a:	2301      	movs	r3, #1
 800240c:	e05a      	b.n	80024c4 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	4618      	mov	r0, r3
 8002414:	f7ff f9e8 	bl	80017e8 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002418:	f7ff f800 	bl	800141c <HAL_GetTick>
 800241c:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	4a2b      	ldr	r2, [pc, #172]	@ (80024d0 <ADC_Enable+0x104>)
 8002424:	4293      	cmp	r3, r2
 8002426:	d004      	beq.n	8002432 <ADC_Enable+0x66>
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4a29      	ldr	r2, [pc, #164]	@ (80024d4 <ADC_Enable+0x108>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d101      	bne.n	8002436 <ADC_Enable+0x6a>
 8002432:	4b29      	ldr	r3, [pc, #164]	@ (80024d8 <ADC_Enable+0x10c>)
 8002434:	e000      	b.n	8002438 <ADC_Enable+0x6c>
 8002436:	4b29      	ldr	r3, [pc, #164]	@ (80024dc <ADC_Enable+0x110>)
 8002438:	4618      	mov	r0, r3
 800243a:	f7ff f979 	bl	8001730 <LL_ADC_GetMultimode>
 800243e:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4a23      	ldr	r2, [pc, #140]	@ (80024d4 <ADC_Enable+0x108>)
 8002446:	4293      	cmp	r3, r2
 8002448:	d002      	beq.n	8002450 <ADC_Enable+0x84>
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	e000      	b.n	8002452 <ADC_Enable+0x86>
 8002450:	4b1f      	ldr	r3, [pc, #124]	@ (80024d0 <ADC_Enable+0x104>)
 8002452:	687a      	ldr	r2, [r7, #4]
 8002454:	6812      	ldr	r2, [r2, #0]
 8002456:	4293      	cmp	r3, r2
 8002458:	d02c      	beq.n	80024b4 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800245a:	68bb      	ldr	r3, [r7, #8]
 800245c:	2b00      	cmp	r3, #0
 800245e:	d130      	bne.n	80024c2 <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002460:	e028      	b.n	80024b4 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	4618      	mov	r0, r3
 8002468:	f7ff f9e6 	bl	8001838 <LL_ADC_IsEnabled>
 800246c:	4603      	mov	r3, r0
 800246e:	2b00      	cmp	r3, #0
 8002470:	d104      	bne.n	800247c <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4618      	mov	r0, r3
 8002478:	f7ff f9b6 	bl	80017e8 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800247c:	f7fe ffce 	bl	800141c <HAL_GetTick>
 8002480:	4602      	mov	r2, r0
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	1ad3      	subs	r3, r2, r3
 8002486:	2b02      	cmp	r3, #2
 8002488:	d914      	bls.n	80024b4 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f003 0301 	and.w	r3, r3, #1
 8002494:	2b01      	cmp	r3, #1
 8002496:	d00d      	beq.n	80024b4 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800249c:	f043 0210 	orr.w	r2, r3, #16
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024a8:	f043 0201 	orr.w	r2, r3, #1
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	659a      	str	r2, [r3, #88]	@ 0x58

            return HAL_ERROR;
 80024b0:	2301      	movs	r3, #1
 80024b2:	e007      	b.n	80024c4 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f003 0301 	and.w	r3, r3, #1
 80024be:	2b01      	cmp	r3, #1
 80024c0:	d1cf      	bne.n	8002462 <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80024c2:	2300      	movs	r3, #0
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	3710      	adds	r7, #16
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bd80      	pop	{r7, pc}
 80024cc:	8000003f 	.word	0x8000003f
 80024d0:	40022000 	.word	0x40022000
 80024d4:	40022100 	.word	0x40022100
 80024d8:	40022300 	.word	0x40022300
 80024dc:	58026300 	.word	0x58026300

080024e0 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b084      	sub	sp, #16
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	4618      	mov	r0, r3
 80024ee:	f7ff f9b6 	bl	800185e <LL_ADC_IsDisableOngoing>
 80024f2:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4618      	mov	r0, r3
 80024fa:	f7ff f99d 	bl	8001838 <LL_ADC_IsEnabled>
 80024fe:	4603      	mov	r3, r0
 8002500:	2b00      	cmp	r3, #0
 8002502:	d047      	beq.n	8002594 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	2b00      	cmp	r3, #0
 8002508:	d144      	bne.n	8002594 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	689b      	ldr	r3, [r3, #8]
 8002510:	f003 030d 	and.w	r3, r3, #13
 8002514:	2b01      	cmp	r3, #1
 8002516:	d10c      	bne.n	8002532 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4618      	mov	r0, r3
 800251e:	f7ff f977 	bl	8001810 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	2203      	movs	r2, #3
 8002528:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800252a:	f7fe ff77 	bl	800141c <HAL_GetTick>
 800252e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002530:	e029      	b.n	8002586 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002536:	f043 0210 	orr.w	r2, r3, #16
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002542:	f043 0201 	orr.w	r2, r3, #1
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 800254a:	2301      	movs	r3, #1
 800254c:	e023      	b.n	8002596 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800254e:	f7fe ff65 	bl	800141c <HAL_GetTick>
 8002552:	4602      	mov	r2, r0
 8002554:	68bb      	ldr	r3, [r7, #8]
 8002556:	1ad3      	subs	r3, r2, r3
 8002558:	2b02      	cmp	r3, #2
 800255a:	d914      	bls.n	8002586 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	689b      	ldr	r3, [r3, #8]
 8002562:	f003 0301 	and.w	r3, r3, #1
 8002566:	2b00      	cmp	r3, #0
 8002568:	d00d      	beq.n	8002586 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800256e:	f043 0210 	orr.w	r2, r3, #16
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800257a:	f043 0201 	orr.w	r2, r3, #1
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8002582:	2301      	movs	r3, #1
 8002584:	e007      	b.n	8002596 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	689b      	ldr	r3, [r3, #8]
 800258c:	f003 0301 	and.w	r3, r3, #1
 8002590:	2b00      	cmp	r3, #0
 8002592:	d1dc      	bne.n	800254e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002594:	2300      	movs	r3, #0
}
 8002596:	4618      	mov	r0, r3
 8002598:	3710      	adds	r7, #16
 800259a:	46bd      	mov	sp, r7
 800259c:	bd80      	pop	{r7, pc}

0800259e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800259e:	b580      	push	{r7, lr}
 80025a0:	b084      	sub	sp, #16
 80025a2:	af00      	add	r7, sp, #0
 80025a4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025aa:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025b0:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d14b      	bne.n	8002650 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025bc:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f003 0308 	and.w	r3, r3, #8
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d021      	beq.n	8002616 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4618      	mov	r0, r3
 80025d8:	f7ff f809 	bl	80015ee <LL_ADC_REG_IsTriggerSourceSWStart>
 80025dc:	4603      	mov	r3, r0
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d032      	beq.n	8002648 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	68db      	ldr	r3, [r3, #12]
 80025e8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d12b      	bne.n	8002648 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025f4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	655a      	str	r2, [r3, #84]	@ 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002600:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002604:	2b00      	cmp	r3, #0
 8002606:	d11f      	bne.n	8002648 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800260c:	f043 0201 	orr.w	r2, r3, #1
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	655a      	str	r2, [r3, #84]	@ 0x54
 8002614:	e018      	b.n	8002648 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	68db      	ldr	r3, [r3, #12]
 800261c:	f003 0303 	and.w	r3, r3, #3
 8002620:	2b00      	cmp	r3, #0
 8002622:	d111      	bne.n	8002648 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002628:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	655a      	str	r2, [r3, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002634:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002638:	2b00      	cmp	r3, #0
 800263a:	d105      	bne.n	8002648 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002640:	f043 0201 	orr.w	r2, r3, #1
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002648:	68f8      	ldr	r0, [r7, #12]
 800264a:	f7fd ff81 	bl	8000550 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800264e:	e00e      	b.n	800266e <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002654:	f003 0310 	and.w	r3, r3, #16
 8002658:	2b00      	cmp	r3, #0
 800265a:	d003      	beq.n	8002664 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800265c:	68f8      	ldr	r0, [r7, #12]
 800265e:	f7ff fbbb 	bl	8001dd8 <HAL_ADC_ErrorCallback>
}
 8002662:	e004      	b.n	800266e <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002668:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800266a:	6878      	ldr	r0, [r7, #4]
 800266c:	4798      	blx	r3
}
 800266e:	bf00      	nop
 8002670:	3710      	adds	r7, #16
 8002672:	46bd      	mov	sp, r7
 8002674:	bd80      	pop	{r7, pc}

08002676 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002676:	b580      	push	{r7, lr}
 8002678:	b084      	sub	sp, #16
 800267a:	af00      	add	r7, sp, #0
 800267c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002682:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002684:	68f8      	ldr	r0, [r7, #12]
 8002686:	f7ff fb9d 	bl	8001dc4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800268a:	bf00      	nop
 800268c:	3710      	adds	r7, #16
 800268e:	46bd      	mov	sp, r7
 8002690:	bd80      	pop	{r7, pc}

08002692 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002692:	b580      	push	{r7, lr}
 8002694:	b084      	sub	sp, #16
 8002696:	af00      	add	r7, sp, #0
 8002698:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800269e:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026a4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026b0:	f043 0204 	orr.w	r2, r3, #4
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80026b8:	68f8      	ldr	r0, [r7, #12]
 80026ba:	f7ff fb8d 	bl	8001dd8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80026be:	bf00      	nop
 80026c0:	3710      	adds	r7, #16
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bd80      	pop	{r7, pc}
	...

080026c8 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b084      	sub	sp, #16
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4a7a      	ldr	r2, [pc, #488]	@ (80028c0 <ADC_ConfigureBoostMode+0x1f8>)
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d004      	beq.n	80026e4 <ADC_ConfigureBoostMode+0x1c>
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	4a79      	ldr	r2, [pc, #484]	@ (80028c4 <ADC_ConfigureBoostMode+0x1fc>)
 80026e0:	4293      	cmp	r3, r2
 80026e2:	d109      	bne.n	80026f8 <ADC_ConfigureBoostMode+0x30>
 80026e4:	4b78      	ldr	r3, [pc, #480]	@ (80028c8 <ADC_ConfigureBoostMode+0x200>)
 80026e6:	689b      	ldr	r3, [r3, #8]
 80026e8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	bf14      	ite	ne
 80026f0:	2301      	movne	r3, #1
 80026f2:	2300      	moveq	r3, #0
 80026f4:	b2db      	uxtb	r3, r3
 80026f6:	e008      	b.n	800270a <ADC_ConfigureBoostMode+0x42>
 80026f8:	4b74      	ldr	r3, [pc, #464]	@ (80028cc <ADC_ConfigureBoostMode+0x204>)
 80026fa:	689b      	ldr	r3, [r3, #8]
 80026fc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002700:	2b00      	cmp	r3, #0
 8002702:	bf14      	ite	ne
 8002704:	2301      	movne	r3, #1
 8002706:	2300      	moveq	r3, #0
 8002708:	b2db      	uxtb	r3, r3
 800270a:	2b00      	cmp	r3, #0
 800270c:	d01c      	beq.n	8002748 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 800270e:	f004 fbab 	bl	8006e68 <HAL_RCC_GetHCLKFreq>
 8002712:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	685b      	ldr	r3, [r3, #4]
 8002718:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800271c:	d010      	beq.n	8002740 <ADC_ConfigureBoostMode+0x78>
 800271e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002722:	d873      	bhi.n	800280c <ADC_ConfigureBoostMode+0x144>
 8002724:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002728:	d002      	beq.n	8002730 <ADC_ConfigureBoostMode+0x68>
 800272a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800272e:	d16d      	bne.n	800280c <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	685b      	ldr	r3, [r3, #4]
 8002734:	0c1b      	lsrs	r3, r3, #16
 8002736:	68fa      	ldr	r2, [r7, #12]
 8002738:	fbb2 f3f3 	udiv	r3, r2, r3
 800273c:	60fb      	str	r3, [r7, #12]
        break;
 800273e:	e068      	b.n	8002812 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	089b      	lsrs	r3, r3, #2
 8002744:	60fb      	str	r3, [r7, #12]
        break;
 8002746:	e064      	b.n	8002812 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8002748:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800274c:	f04f 0100 	mov.w	r1, #0
 8002750:	f005 fdda 	bl	8008308 <HAL_RCCEx_GetPeriphCLKFreq>
 8002754:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	685b      	ldr	r3, [r3, #4]
 800275a:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 800275e:	d051      	beq.n	8002804 <ADC_ConfigureBoostMode+0x13c>
 8002760:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8002764:	d854      	bhi.n	8002810 <ADC_ConfigureBoostMode+0x148>
 8002766:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 800276a:	d047      	beq.n	80027fc <ADC_ConfigureBoostMode+0x134>
 800276c:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8002770:	d84e      	bhi.n	8002810 <ADC_ConfigureBoostMode+0x148>
 8002772:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8002776:	d03d      	beq.n	80027f4 <ADC_ConfigureBoostMode+0x12c>
 8002778:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 800277c:	d848      	bhi.n	8002810 <ADC_ConfigureBoostMode+0x148>
 800277e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002782:	d033      	beq.n	80027ec <ADC_ConfigureBoostMode+0x124>
 8002784:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002788:	d842      	bhi.n	8002810 <ADC_ConfigureBoostMode+0x148>
 800278a:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 800278e:	d029      	beq.n	80027e4 <ADC_ConfigureBoostMode+0x11c>
 8002790:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8002794:	d83c      	bhi.n	8002810 <ADC_ConfigureBoostMode+0x148>
 8002796:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800279a:	d01a      	beq.n	80027d2 <ADC_ConfigureBoostMode+0x10a>
 800279c:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80027a0:	d836      	bhi.n	8002810 <ADC_ConfigureBoostMode+0x148>
 80027a2:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80027a6:	d014      	beq.n	80027d2 <ADC_ConfigureBoostMode+0x10a>
 80027a8:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80027ac:	d830      	bhi.n	8002810 <ADC_ConfigureBoostMode+0x148>
 80027ae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80027b2:	d00e      	beq.n	80027d2 <ADC_ConfigureBoostMode+0x10a>
 80027b4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80027b8:	d82a      	bhi.n	8002810 <ADC_ConfigureBoostMode+0x148>
 80027ba:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80027be:	d008      	beq.n	80027d2 <ADC_ConfigureBoostMode+0x10a>
 80027c0:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80027c4:	d824      	bhi.n	8002810 <ADC_ConfigureBoostMode+0x148>
 80027c6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80027ca:	d002      	beq.n	80027d2 <ADC_ConfigureBoostMode+0x10a>
 80027cc:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80027d0:	d11e      	bne.n	8002810 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	0c9b      	lsrs	r3, r3, #18
 80027d8:	005b      	lsls	r3, r3, #1
 80027da:	68fa      	ldr	r2, [r7, #12]
 80027dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80027e0:	60fb      	str	r3, [r7, #12]
        break;
 80027e2:	e016      	b.n	8002812 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	091b      	lsrs	r3, r3, #4
 80027e8:	60fb      	str	r3, [r7, #12]
        break;
 80027ea:	e012      	b.n	8002812 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	095b      	lsrs	r3, r3, #5
 80027f0:	60fb      	str	r3, [r7, #12]
        break;
 80027f2:	e00e      	b.n	8002812 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	099b      	lsrs	r3, r3, #6
 80027f8:	60fb      	str	r3, [r7, #12]
        break;
 80027fa:	e00a      	b.n	8002812 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	09db      	lsrs	r3, r3, #7
 8002800:	60fb      	str	r3, [r7, #12]
        break;
 8002802:	e006      	b.n	8002812 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	0a1b      	lsrs	r3, r3, #8
 8002808:	60fb      	str	r3, [r7, #12]
        break;
 800280a:	e002      	b.n	8002812 <ADC_ConfigureBoostMode+0x14a>
        break;
 800280c:	bf00      	nop
 800280e:	e000      	b.n	8002812 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8002810:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8002812:	f7fe fe0f 	bl	8001434 <HAL_GetREVID>
 8002816:	4603      	mov	r3, r0
 8002818:	f241 0203 	movw	r2, #4099	@ 0x1003
 800281c:	4293      	cmp	r3, r2
 800281e:	d815      	bhi.n	800284c <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	4a2b      	ldr	r2, [pc, #172]	@ (80028d0 <ADC_ConfigureBoostMode+0x208>)
 8002824:	4293      	cmp	r3, r2
 8002826:	d908      	bls.n	800283a <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	689a      	ldr	r2, [r3, #8]
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002836:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8002838:	e03e      	b.n	80028b8 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	689a      	ldr	r2, [r3, #8]
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002848:	609a      	str	r2, [r3, #8]
}
 800284a:	e035      	b.n	80028b8 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	085b      	lsrs	r3, r3, #1
 8002850:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	4a1f      	ldr	r2, [pc, #124]	@ (80028d4 <ADC_ConfigureBoostMode+0x20c>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d808      	bhi.n	800286c <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	689a      	ldr	r2, [r3, #8]
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8002868:	609a      	str	r2, [r3, #8]
}
 800286a:	e025      	b.n	80028b8 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	4a1a      	ldr	r2, [pc, #104]	@ (80028d8 <ADC_ConfigureBoostMode+0x210>)
 8002870:	4293      	cmp	r3, r2
 8002872:	d80a      	bhi.n	800288a <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	689b      	ldr	r3, [r3, #8]
 800287a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002886:	609a      	str	r2, [r3, #8]
}
 8002888:	e016      	b.n	80028b8 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	4a13      	ldr	r2, [pc, #76]	@ (80028dc <ADC_ConfigureBoostMode+0x214>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d80a      	bhi.n	80028a8 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	689b      	ldr	r3, [r3, #8]
 8002898:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80028a4:	609a      	str	r2, [r3, #8]
}
 80028a6:	e007      	b.n	80028b8 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	689a      	ldr	r2, [r3, #8]
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 80028b6:	609a      	str	r2, [r3, #8]
}
 80028b8:	bf00      	nop
 80028ba:	3710      	adds	r7, #16
 80028bc:	46bd      	mov	sp, r7
 80028be:	bd80      	pop	{r7, pc}
 80028c0:	40022000 	.word	0x40022000
 80028c4:	40022100 	.word	0x40022100
 80028c8:	40022300 	.word	0x40022300
 80028cc:	58026300 	.word	0x58026300
 80028d0:	01312d00 	.word	0x01312d00
 80028d4:	005f5e10 	.word	0x005f5e10
 80028d8:	00bebc20 	.word	0x00bebc20
 80028dc:	017d7840 	.word	0x017d7840

080028e0 <LL_ADC_IsEnabled>:
{
 80028e0:	b480      	push	{r7}
 80028e2:	b083      	sub	sp, #12
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	689b      	ldr	r3, [r3, #8]
 80028ec:	f003 0301 	and.w	r3, r3, #1
 80028f0:	2b01      	cmp	r3, #1
 80028f2:	d101      	bne.n	80028f8 <LL_ADC_IsEnabled+0x18>
 80028f4:	2301      	movs	r3, #1
 80028f6:	e000      	b.n	80028fa <LL_ADC_IsEnabled+0x1a>
 80028f8:	2300      	movs	r3, #0
}
 80028fa:	4618      	mov	r0, r3
 80028fc:	370c      	adds	r7, #12
 80028fe:	46bd      	mov	sp, r7
 8002900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002904:	4770      	bx	lr
	...

08002908 <LL_ADC_StartCalibration>:
{
 8002908:	b480      	push	{r7}
 800290a:	b085      	sub	sp, #20
 800290c:	af00      	add	r7, sp, #0
 800290e:	60f8      	str	r0, [r7, #12]
 8002910:	60b9      	str	r1, [r7, #8]
 8002912:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	689a      	ldr	r2, [r3, #8]
 8002918:	4b09      	ldr	r3, [pc, #36]	@ (8002940 <LL_ADC_StartCalibration+0x38>)
 800291a:	4013      	ands	r3, r2
 800291c:	68ba      	ldr	r2, [r7, #8]
 800291e:	f402 3180 	and.w	r1, r2, #65536	@ 0x10000
 8002922:	687a      	ldr	r2, [r7, #4]
 8002924:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002928:	430a      	orrs	r2, r1
 800292a:	4313      	orrs	r3, r2
 800292c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	609a      	str	r2, [r3, #8]
}
 8002934:	bf00      	nop
 8002936:	3714      	adds	r7, #20
 8002938:	46bd      	mov	sp, r7
 800293a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293e:	4770      	bx	lr
 8002940:	3ffeffc0 	.word	0x3ffeffc0

08002944 <LL_ADC_IsCalibrationOnGoing>:
{
 8002944:	b480      	push	{r7}
 8002946:	b083      	sub	sp, #12
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	689b      	ldr	r3, [r3, #8]
 8002950:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002954:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002958:	d101      	bne.n	800295e <LL_ADC_IsCalibrationOnGoing+0x1a>
 800295a:	2301      	movs	r3, #1
 800295c:	e000      	b.n	8002960 <LL_ADC_IsCalibrationOnGoing+0x1c>
 800295e:	2300      	movs	r3, #0
}
 8002960:	4618      	mov	r0, r3
 8002962:	370c      	adds	r7, #12
 8002964:	46bd      	mov	sp, r7
 8002966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296a:	4770      	bx	lr

0800296c <LL_ADC_REG_IsConversionOngoing>:
{
 800296c:	b480      	push	{r7}
 800296e:	b083      	sub	sp, #12
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	689b      	ldr	r3, [r3, #8]
 8002978:	f003 0304 	and.w	r3, r3, #4
 800297c:	2b04      	cmp	r3, #4
 800297e:	d101      	bne.n	8002984 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002980:	2301      	movs	r3, #1
 8002982:	e000      	b.n	8002986 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002984:	2300      	movs	r3, #0
}
 8002986:	4618      	mov	r0, r3
 8002988:	370c      	adds	r7, #12
 800298a:	46bd      	mov	sp, r7
 800298c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002990:	4770      	bx	lr
	...

08002994 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b086      	sub	sp, #24
 8002998:	af00      	add	r7, sp, #0
 800299a:	60f8      	str	r0, [r7, #12]
 800299c:	60b9      	str	r1, [r7, #8]
 800299e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80029a0:	2300      	movs	r3, #0
 80029a2:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80029aa:	2b01      	cmp	r3, #1
 80029ac:	d101      	bne.n	80029b2 <HAL_ADCEx_Calibration_Start+0x1e>
 80029ae:	2302      	movs	r3, #2
 80029b0:	e04c      	b.n	8002a4c <HAL_ADCEx_Calibration_Start+0xb8>
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	2201      	movs	r2, #1
 80029b6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80029ba:	68f8      	ldr	r0, [r7, #12]
 80029bc:	f7ff fd90 	bl	80024e0 <ADC_Disable>
 80029c0:	4603      	mov	r3, r0
 80029c2:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80029c4:	7dfb      	ldrb	r3, [r7, #23]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d135      	bne.n	8002a36 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80029ce:	4b21      	ldr	r3, [pc, #132]	@ (8002a54 <HAL_ADCEx_Calibration_Start+0xc0>)
 80029d0:	4013      	ands	r3, r2
 80029d2:	f043 0202 	orr.w	r2, r3, #2
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	687a      	ldr	r2, [r7, #4]
 80029e0:	68b9      	ldr	r1, [r7, #8]
 80029e2:	4618      	mov	r0, r3
 80029e4:	f7ff ff90 	bl	8002908 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80029e8:	e014      	b.n	8002a14 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80029ea:	693b      	ldr	r3, [r7, #16]
 80029ec:	3301      	adds	r3, #1
 80029ee:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80029f0:	693b      	ldr	r3, [r7, #16]
 80029f2:	4a19      	ldr	r2, [pc, #100]	@ (8002a58 <HAL_ADCEx_Calibration_Start+0xc4>)
 80029f4:	4293      	cmp	r3, r2
 80029f6:	d30d      	bcc.n	8002a14 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029fc:	f023 0312 	bic.w	r3, r3, #18
 8002a00:	f043 0210 	orr.w	r2, r3, #16
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 8002a10:	2301      	movs	r3, #1
 8002a12:	e01b      	b.n	8002a4c <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4618      	mov	r0, r3
 8002a1a:	f7ff ff93 	bl	8002944 <LL_ADC_IsCalibrationOnGoing>
 8002a1e:	4603      	mov	r3, r0
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d1e2      	bne.n	80029ea <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a28:	f023 0303 	bic.w	r3, r3, #3
 8002a2c:	f043 0201 	orr.w	r2, r3, #1
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	655a      	str	r2, [r3, #84]	@ 0x54
 8002a34:	e005      	b.n	8002a42 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a3a:	f043 0210 	orr.w	r2, r3, #16
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	2200      	movs	r2, #0
 8002a46:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002a4a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	3718      	adds	r7, #24
 8002a50:	46bd      	mov	sp, r7
 8002a52:	bd80      	pop	{r7, pc}
 8002a54:	ffffeefd 	.word	0xffffeefd
 8002a58:	25c3f800 	.word	0x25c3f800

08002a5c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8002a5c:	b590      	push	{r4, r7, lr}
 8002a5e:	b09f      	sub	sp, #124	@ 0x7c
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
 8002a64:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a66:	2300      	movs	r3, #0
 8002a68:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002a72:	2b01      	cmp	r3, #1
 8002a74:	d101      	bne.n	8002a7a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002a76:	2302      	movs	r3, #2
 8002a78:	e0be      	b.n	8002bf8 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2201      	movs	r2, #1
 8002a7e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8002a82:	2300      	movs	r3, #0
 8002a84:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8002a86:	2300      	movs	r3, #0
 8002a88:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	4a5c      	ldr	r2, [pc, #368]	@ (8002c00 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002a90:	4293      	cmp	r3, r2
 8002a92:	d102      	bne.n	8002a9a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002a94:	4b5b      	ldr	r3, [pc, #364]	@ (8002c04 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002a96:	60bb      	str	r3, [r7, #8]
 8002a98:	e001      	b.n	8002a9e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8002a9e:	68bb      	ldr	r3, [r7, #8]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d10b      	bne.n	8002abc <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002aa8:	f043 0220 	orr.w	r2, r3, #32
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8002ab8:	2301      	movs	r3, #1
 8002aba:	e09d      	b.n	8002bf8 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8002abc:	68bb      	ldr	r3, [r7, #8]
 8002abe:	4618      	mov	r0, r3
 8002ac0:	f7ff ff54 	bl	800296c <LL_ADC_REG_IsConversionOngoing>
 8002ac4:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	4618      	mov	r0, r3
 8002acc:	f7ff ff4e 	bl	800296c <LL_ADC_REG_IsConversionOngoing>
 8002ad0:	4603      	mov	r3, r0
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d17f      	bne.n	8002bd6 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8002ad6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d17c      	bne.n	8002bd6 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4a47      	ldr	r2, [pc, #284]	@ (8002c00 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	d004      	beq.n	8002af0 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	4a46      	ldr	r2, [pc, #280]	@ (8002c04 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002aec:	4293      	cmp	r3, r2
 8002aee:	d101      	bne.n	8002af4 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8002af0:	4b45      	ldr	r3, [pc, #276]	@ (8002c08 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8002af2:	e000      	b.n	8002af6 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8002af4:	4b45      	ldr	r3, [pc, #276]	@ (8002c0c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8002af6:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d039      	beq.n	8002b74 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8002b00:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002b02:	689b      	ldr	r3, [r3, #8]
 8002b04:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	685b      	ldr	r3, [r3, #4]
 8002b0c:	431a      	orrs	r2, r3
 8002b0e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002b10:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	4a3a      	ldr	r2, [pc, #232]	@ (8002c00 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	d004      	beq.n	8002b26 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4a38      	ldr	r2, [pc, #224]	@ (8002c04 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d10e      	bne.n	8002b44 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8002b26:	4836      	ldr	r0, [pc, #216]	@ (8002c00 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002b28:	f7ff feda 	bl	80028e0 <LL_ADC_IsEnabled>
 8002b2c:	4604      	mov	r4, r0
 8002b2e:	4835      	ldr	r0, [pc, #212]	@ (8002c04 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002b30:	f7ff fed6 	bl	80028e0 <LL_ADC_IsEnabled>
 8002b34:	4603      	mov	r3, r0
 8002b36:	4323      	orrs	r3, r4
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	bf0c      	ite	eq
 8002b3c:	2301      	moveq	r3, #1
 8002b3e:	2300      	movne	r3, #0
 8002b40:	b2db      	uxtb	r3, r3
 8002b42:	e008      	b.n	8002b56 <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 8002b44:	4832      	ldr	r0, [pc, #200]	@ (8002c10 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8002b46:	f7ff fecb 	bl	80028e0 <LL_ADC_IsEnabled>
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	bf0c      	ite	eq
 8002b50:	2301      	moveq	r3, #1
 8002b52:	2300      	movne	r3, #0
 8002b54:	b2db      	uxtb	r3, r3
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d047      	beq.n	8002bea <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002b5a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002b5c:	689a      	ldr	r2, [r3, #8]
 8002b5e:	4b2d      	ldr	r3, [pc, #180]	@ (8002c14 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8002b60:	4013      	ands	r3, r2
 8002b62:	683a      	ldr	r2, [r7, #0]
 8002b64:	6811      	ldr	r1, [r2, #0]
 8002b66:	683a      	ldr	r2, [r7, #0]
 8002b68:	6892      	ldr	r2, [r2, #8]
 8002b6a:	430a      	orrs	r2, r1
 8002b6c:	431a      	orrs	r2, r3
 8002b6e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002b70:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002b72:	e03a      	b.n	8002bea <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8002b74:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002b76:	689b      	ldr	r3, [r3, #8]
 8002b78:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002b7c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002b7e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4a1e      	ldr	r2, [pc, #120]	@ (8002c00 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d004      	beq.n	8002b94 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	4a1d      	ldr	r2, [pc, #116]	@ (8002c04 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002b90:	4293      	cmp	r3, r2
 8002b92:	d10e      	bne.n	8002bb2 <HAL_ADCEx_MultiModeConfigChannel+0x156>
 8002b94:	481a      	ldr	r0, [pc, #104]	@ (8002c00 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002b96:	f7ff fea3 	bl	80028e0 <LL_ADC_IsEnabled>
 8002b9a:	4604      	mov	r4, r0
 8002b9c:	4819      	ldr	r0, [pc, #100]	@ (8002c04 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002b9e:	f7ff fe9f 	bl	80028e0 <LL_ADC_IsEnabled>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	4323      	orrs	r3, r4
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	bf0c      	ite	eq
 8002baa:	2301      	moveq	r3, #1
 8002bac:	2300      	movne	r3, #0
 8002bae:	b2db      	uxtb	r3, r3
 8002bb0:	e008      	b.n	8002bc4 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8002bb2:	4817      	ldr	r0, [pc, #92]	@ (8002c10 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8002bb4:	f7ff fe94 	bl	80028e0 <LL_ADC_IsEnabled>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	bf0c      	ite	eq
 8002bbe:	2301      	moveq	r3, #1
 8002bc0:	2300      	movne	r3, #0
 8002bc2:	b2db      	uxtb	r3, r3
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d010      	beq.n	8002bea <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002bc8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002bca:	689a      	ldr	r2, [r3, #8]
 8002bcc:	4b11      	ldr	r3, [pc, #68]	@ (8002c14 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8002bce:	4013      	ands	r3, r2
 8002bd0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002bd2:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002bd4:	e009      	b.n	8002bea <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bda:	f043 0220 	orr.w	r2, r3, #32
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002be2:	2301      	movs	r3, #1
 8002be4:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8002be8:	e000      	b.n	8002bec <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002bea:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2200      	movs	r2, #0
 8002bf0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002bf4:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	377c      	adds	r7, #124	@ 0x7c
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	bd90      	pop	{r4, r7, pc}
 8002c00:	40022000 	.word	0x40022000
 8002c04:	40022100 	.word	0x40022100
 8002c08:	40022300 	.word	0x40022300
 8002c0c:	58026300 	.word	0x58026300
 8002c10:	58026000 	.word	0x58026000
 8002c14:	fffff0e0 	.word	0xfffff0e0

08002c18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	b085      	sub	sp, #20
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	f003 0307 	and.w	r3, r3, #7
 8002c26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c28:	4b0b      	ldr	r3, [pc, #44]	@ (8002c58 <__NVIC_SetPriorityGrouping+0x40>)
 8002c2a:	68db      	ldr	r3, [r3, #12]
 8002c2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c2e:	68ba      	ldr	r2, [r7, #8]
 8002c30:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002c34:	4013      	ands	r3, r2
 8002c36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c3c:	68bb      	ldr	r3, [r7, #8]
 8002c3e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002c40:	4b06      	ldr	r3, [pc, #24]	@ (8002c5c <__NVIC_SetPriorityGrouping+0x44>)
 8002c42:	4313      	orrs	r3, r2
 8002c44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c46:	4a04      	ldr	r2, [pc, #16]	@ (8002c58 <__NVIC_SetPriorityGrouping+0x40>)
 8002c48:	68bb      	ldr	r3, [r7, #8]
 8002c4a:	60d3      	str	r3, [r2, #12]
}
 8002c4c:	bf00      	nop
 8002c4e:	3714      	adds	r7, #20
 8002c50:	46bd      	mov	sp, r7
 8002c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c56:	4770      	bx	lr
 8002c58:	e000ed00 	.word	0xe000ed00
 8002c5c:	05fa0000 	.word	0x05fa0000

08002c60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c60:	b480      	push	{r7}
 8002c62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c64:	4b04      	ldr	r3, [pc, #16]	@ (8002c78 <__NVIC_GetPriorityGrouping+0x18>)
 8002c66:	68db      	ldr	r3, [r3, #12]
 8002c68:	0a1b      	lsrs	r3, r3, #8
 8002c6a:	f003 0307 	and.w	r3, r3, #7
}
 8002c6e:	4618      	mov	r0, r3
 8002c70:	46bd      	mov	sp, r7
 8002c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c76:	4770      	bx	lr
 8002c78:	e000ed00 	.word	0xe000ed00

08002c7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	b083      	sub	sp, #12
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	4603      	mov	r3, r0
 8002c84:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002c86:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	db0b      	blt.n	8002ca6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c8e:	88fb      	ldrh	r3, [r7, #6]
 8002c90:	f003 021f 	and.w	r2, r3, #31
 8002c94:	4907      	ldr	r1, [pc, #28]	@ (8002cb4 <__NVIC_EnableIRQ+0x38>)
 8002c96:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002c9a:	095b      	lsrs	r3, r3, #5
 8002c9c:	2001      	movs	r0, #1
 8002c9e:	fa00 f202 	lsl.w	r2, r0, r2
 8002ca2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002ca6:	bf00      	nop
 8002ca8:	370c      	adds	r7, #12
 8002caa:	46bd      	mov	sp, r7
 8002cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb0:	4770      	bx	lr
 8002cb2:	bf00      	nop
 8002cb4:	e000e100 	.word	0xe000e100

08002cb8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002cb8:	b480      	push	{r7}
 8002cba:	b083      	sub	sp, #12
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	6039      	str	r1, [r7, #0]
 8002cc2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002cc4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	db0a      	blt.n	8002ce2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	b2da      	uxtb	r2, r3
 8002cd0:	490c      	ldr	r1, [pc, #48]	@ (8002d04 <__NVIC_SetPriority+0x4c>)
 8002cd2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002cd6:	0112      	lsls	r2, r2, #4
 8002cd8:	b2d2      	uxtb	r2, r2
 8002cda:	440b      	add	r3, r1
 8002cdc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ce0:	e00a      	b.n	8002cf8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	b2da      	uxtb	r2, r3
 8002ce6:	4908      	ldr	r1, [pc, #32]	@ (8002d08 <__NVIC_SetPriority+0x50>)
 8002ce8:	88fb      	ldrh	r3, [r7, #6]
 8002cea:	f003 030f 	and.w	r3, r3, #15
 8002cee:	3b04      	subs	r3, #4
 8002cf0:	0112      	lsls	r2, r2, #4
 8002cf2:	b2d2      	uxtb	r2, r2
 8002cf4:	440b      	add	r3, r1
 8002cf6:	761a      	strb	r2, [r3, #24]
}
 8002cf8:	bf00      	nop
 8002cfa:	370c      	adds	r7, #12
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d02:	4770      	bx	lr
 8002d04:	e000e100 	.word	0xe000e100
 8002d08:	e000ed00 	.word	0xe000ed00

08002d0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d0c:	b480      	push	{r7}
 8002d0e:	b089      	sub	sp, #36	@ 0x24
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	60f8      	str	r0, [r7, #12]
 8002d14:	60b9      	str	r1, [r7, #8]
 8002d16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	f003 0307 	and.w	r3, r3, #7
 8002d1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d20:	69fb      	ldr	r3, [r7, #28]
 8002d22:	f1c3 0307 	rsb	r3, r3, #7
 8002d26:	2b04      	cmp	r3, #4
 8002d28:	bf28      	it	cs
 8002d2a:	2304      	movcs	r3, #4
 8002d2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d2e:	69fb      	ldr	r3, [r7, #28]
 8002d30:	3304      	adds	r3, #4
 8002d32:	2b06      	cmp	r3, #6
 8002d34:	d902      	bls.n	8002d3c <NVIC_EncodePriority+0x30>
 8002d36:	69fb      	ldr	r3, [r7, #28]
 8002d38:	3b03      	subs	r3, #3
 8002d3a:	e000      	b.n	8002d3e <NVIC_EncodePriority+0x32>
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d40:	f04f 32ff 	mov.w	r2, #4294967295
 8002d44:	69bb      	ldr	r3, [r7, #24]
 8002d46:	fa02 f303 	lsl.w	r3, r2, r3
 8002d4a:	43da      	mvns	r2, r3
 8002d4c:	68bb      	ldr	r3, [r7, #8]
 8002d4e:	401a      	ands	r2, r3
 8002d50:	697b      	ldr	r3, [r7, #20]
 8002d52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d54:	f04f 31ff 	mov.w	r1, #4294967295
 8002d58:	697b      	ldr	r3, [r7, #20]
 8002d5a:	fa01 f303 	lsl.w	r3, r1, r3
 8002d5e:	43d9      	mvns	r1, r3
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d64:	4313      	orrs	r3, r2
         );
}
 8002d66:	4618      	mov	r0, r3
 8002d68:	3724      	adds	r7, #36	@ 0x24
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d70:	4770      	bx	lr
	...

08002d74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b082      	sub	sp, #8
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	3b01      	subs	r3, #1
 8002d80:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002d84:	d301      	bcc.n	8002d8a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d86:	2301      	movs	r3, #1
 8002d88:	e00f      	b.n	8002daa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d8a:	4a0a      	ldr	r2, [pc, #40]	@ (8002db4 <SysTick_Config+0x40>)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	3b01      	subs	r3, #1
 8002d90:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d92:	210f      	movs	r1, #15
 8002d94:	f04f 30ff 	mov.w	r0, #4294967295
 8002d98:	f7ff ff8e 	bl	8002cb8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d9c:	4b05      	ldr	r3, [pc, #20]	@ (8002db4 <SysTick_Config+0x40>)
 8002d9e:	2200      	movs	r2, #0
 8002da0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002da2:	4b04      	ldr	r3, [pc, #16]	@ (8002db4 <SysTick_Config+0x40>)
 8002da4:	2207      	movs	r2, #7
 8002da6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002da8:	2300      	movs	r3, #0
}
 8002daa:	4618      	mov	r0, r3
 8002dac:	3708      	adds	r7, #8
 8002dae:	46bd      	mov	sp, r7
 8002db0:	bd80      	pop	{r7, pc}
 8002db2:	bf00      	nop
 8002db4:	e000e010 	.word	0xe000e010

08002db8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b082      	sub	sp, #8
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002dc0:	6878      	ldr	r0, [r7, #4]
 8002dc2:	f7ff ff29 	bl	8002c18 <__NVIC_SetPriorityGrouping>
}
 8002dc6:	bf00      	nop
 8002dc8:	3708      	adds	r7, #8
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bd80      	pop	{r7, pc}

08002dce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002dce:	b580      	push	{r7, lr}
 8002dd0:	b086      	sub	sp, #24
 8002dd2:	af00      	add	r7, sp, #0
 8002dd4:	4603      	mov	r3, r0
 8002dd6:	60b9      	str	r1, [r7, #8]
 8002dd8:	607a      	str	r2, [r7, #4]
 8002dda:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002ddc:	f7ff ff40 	bl	8002c60 <__NVIC_GetPriorityGrouping>
 8002de0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002de2:	687a      	ldr	r2, [r7, #4]
 8002de4:	68b9      	ldr	r1, [r7, #8]
 8002de6:	6978      	ldr	r0, [r7, #20]
 8002de8:	f7ff ff90 	bl	8002d0c <NVIC_EncodePriority>
 8002dec:	4602      	mov	r2, r0
 8002dee:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002df2:	4611      	mov	r1, r2
 8002df4:	4618      	mov	r0, r3
 8002df6:	f7ff ff5f 	bl	8002cb8 <__NVIC_SetPriority>
}
 8002dfa:	bf00      	nop
 8002dfc:	3718      	adds	r7, #24
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bd80      	pop	{r7, pc}

08002e02 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e02:	b580      	push	{r7, lr}
 8002e04:	b082      	sub	sp, #8
 8002e06:	af00      	add	r7, sp, #0
 8002e08:	4603      	mov	r3, r0
 8002e0a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e0c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002e10:	4618      	mov	r0, r3
 8002e12:	f7ff ff33 	bl	8002c7c <__NVIC_EnableIRQ>
}
 8002e16:	bf00      	nop
 8002e18:	3708      	adds	r7, #8
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	bd80      	pop	{r7, pc}

08002e1e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002e1e:	b580      	push	{r7, lr}
 8002e20:	b082      	sub	sp, #8
 8002e22:	af00      	add	r7, sp, #0
 8002e24:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002e26:	6878      	ldr	r0, [r7, #4]
 8002e28:	f7ff ffa4 	bl	8002d74 <SysTick_Config>
 8002e2c:	4603      	mov	r3, r0
}
 8002e2e:	4618      	mov	r0, r3
 8002e30:	3708      	adds	r7, #8
 8002e32:	46bd      	mov	sp, r7
 8002e34:	bd80      	pop	{r7, pc}
	...

08002e38 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8002e3c:	4b06      	ldr	r3, [pc, #24]	@ (8002e58 <HAL_GetCurrentCPUID+0x20>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002e44:	2b70      	cmp	r3, #112	@ 0x70
 8002e46:	d101      	bne.n	8002e4c <HAL_GetCurrentCPUID+0x14>
  {
    return  CM7_CPUID;
 8002e48:	2303      	movs	r3, #3
 8002e4a:	e000      	b.n	8002e4e <HAL_GetCurrentCPUID+0x16>
  }
  else
  {
    return CM4_CPUID;
 8002e4c:	2301      	movs	r3, #1
  }
}
 8002e4e:	4618      	mov	r0, r3
 8002e50:	46bd      	mov	sp, r7
 8002e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e56:	4770      	bx	lr
 8002e58:	e000ed00 	.word	0xe000ed00

08002e5c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b086      	sub	sp, #24
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8002e64:	f7fe fada 	bl	800141c <HAL_GetTick>
 8002e68:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d101      	bne.n	8002e74 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8002e70:	2301      	movs	r3, #1
 8002e72:	e316      	b.n	80034a2 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	4a66      	ldr	r2, [pc, #408]	@ (8003014 <HAL_DMA_Init+0x1b8>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d04a      	beq.n	8002f14 <HAL_DMA_Init+0xb8>
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	4a65      	ldr	r2, [pc, #404]	@ (8003018 <HAL_DMA_Init+0x1bc>)
 8002e84:	4293      	cmp	r3, r2
 8002e86:	d045      	beq.n	8002f14 <HAL_DMA_Init+0xb8>
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4a63      	ldr	r2, [pc, #396]	@ (800301c <HAL_DMA_Init+0x1c0>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d040      	beq.n	8002f14 <HAL_DMA_Init+0xb8>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	4a62      	ldr	r2, [pc, #392]	@ (8003020 <HAL_DMA_Init+0x1c4>)
 8002e98:	4293      	cmp	r3, r2
 8002e9a:	d03b      	beq.n	8002f14 <HAL_DMA_Init+0xb8>
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4a60      	ldr	r2, [pc, #384]	@ (8003024 <HAL_DMA_Init+0x1c8>)
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	d036      	beq.n	8002f14 <HAL_DMA_Init+0xb8>
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	4a5f      	ldr	r2, [pc, #380]	@ (8003028 <HAL_DMA_Init+0x1cc>)
 8002eac:	4293      	cmp	r3, r2
 8002eae:	d031      	beq.n	8002f14 <HAL_DMA_Init+0xb8>
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4a5d      	ldr	r2, [pc, #372]	@ (800302c <HAL_DMA_Init+0x1d0>)
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d02c      	beq.n	8002f14 <HAL_DMA_Init+0xb8>
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4a5c      	ldr	r2, [pc, #368]	@ (8003030 <HAL_DMA_Init+0x1d4>)
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	d027      	beq.n	8002f14 <HAL_DMA_Init+0xb8>
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	4a5a      	ldr	r2, [pc, #360]	@ (8003034 <HAL_DMA_Init+0x1d8>)
 8002eca:	4293      	cmp	r3, r2
 8002ecc:	d022      	beq.n	8002f14 <HAL_DMA_Init+0xb8>
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	4a59      	ldr	r2, [pc, #356]	@ (8003038 <HAL_DMA_Init+0x1dc>)
 8002ed4:	4293      	cmp	r3, r2
 8002ed6:	d01d      	beq.n	8002f14 <HAL_DMA_Init+0xb8>
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	4a57      	ldr	r2, [pc, #348]	@ (800303c <HAL_DMA_Init+0x1e0>)
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d018      	beq.n	8002f14 <HAL_DMA_Init+0xb8>
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	4a56      	ldr	r2, [pc, #344]	@ (8003040 <HAL_DMA_Init+0x1e4>)
 8002ee8:	4293      	cmp	r3, r2
 8002eea:	d013      	beq.n	8002f14 <HAL_DMA_Init+0xb8>
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4a54      	ldr	r2, [pc, #336]	@ (8003044 <HAL_DMA_Init+0x1e8>)
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d00e      	beq.n	8002f14 <HAL_DMA_Init+0xb8>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	4a53      	ldr	r2, [pc, #332]	@ (8003048 <HAL_DMA_Init+0x1ec>)
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d009      	beq.n	8002f14 <HAL_DMA_Init+0xb8>
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4a51      	ldr	r2, [pc, #324]	@ (800304c <HAL_DMA_Init+0x1f0>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d004      	beq.n	8002f14 <HAL_DMA_Init+0xb8>
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4a50      	ldr	r2, [pc, #320]	@ (8003050 <HAL_DMA_Init+0x1f4>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d101      	bne.n	8002f18 <HAL_DMA_Init+0xbc>
 8002f14:	2301      	movs	r3, #1
 8002f16:	e000      	b.n	8002f1a <HAL_DMA_Init+0xbe>
 8002f18:	2300      	movs	r3, #0
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	f000 813b 	beq.w	8003196 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	2202      	movs	r2, #2
 8002f24:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	4a37      	ldr	r2, [pc, #220]	@ (8003014 <HAL_DMA_Init+0x1b8>)
 8002f36:	4293      	cmp	r3, r2
 8002f38:	d04a      	beq.n	8002fd0 <HAL_DMA_Init+0x174>
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	4a36      	ldr	r2, [pc, #216]	@ (8003018 <HAL_DMA_Init+0x1bc>)
 8002f40:	4293      	cmp	r3, r2
 8002f42:	d045      	beq.n	8002fd0 <HAL_DMA_Init+0x174>
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	4a34      	ldr	r2, [pc, #208]	@ (800301c <HAL_DMA_Init+0x1c0>)
 8002f4a:	4293      	cmp	r3, r2
 8002f4c:	d040      	beq.n	8002fd0 <HAL_DMA_Init+0x174>
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	4a33      	ldr	r2, [pc, #204]	@ (8003020 <HAL_DMA_Init+0x1c4>)
 8002f54:	4293      	cmp	r3, r2
 8002f56:	d03b      	beq.n	8002fd0 <HAL_DMA_Init+0x174>
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4a31      	ldr	r2, [pc, #196]	@ (8003024 <HAL_DMA_Init+0x1c8>)
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d036      	beq.n	8002fd0 <HAL_DMA_Init+0x174>
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	4a30      	ldr	r2, [pc, #192]	@ (8003028 <HAL_DMA_Init+0x1cc>)
 8002f68:	4293      	cmp	r3, r2
 8002f6a:	d031      	beq.n	8002fd0 <HAL_DMA_Init+0x174>
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4a2e      	ldr	r2, [pc, #184]	@ (800302c <HAL_DMA_Init+0x1d0>)
 8002f72:	4293      	cmp	r3, r2
 8002f74:	d02c      	beq.n	8002fd0 <HAL_DMA_Init+0x174>
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	4a2d      	ldr	r2, [pc, #180]	@ (8003030 <HAL_DMA_Init+0x1d4>)
 8002f7c:	4293      	cmp	r3, r2
 8002f7e:	d027      	beq.n	8002fd0 <HAL_DMA_Init+0x174>
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4a2b      	ldr	r2, [pc, #172]	@ (8003034 <HAL_DMA_Init+0x1d8>)
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d022      	beq.n	8002fd0 <HAL_DMA_Init+0x174>
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	4a2a      	ldr	r2, [pc, #168]	@ (8003038 <HAL_DMA_Init+0x1dc>)
 8002f90:	4293      	cmp	r3, r2
 8002f92:	d01d      	beq.n	8002fd0 <HAL_DMA_Init+0x174>
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	4a28      	ldr	r2, [pc, #160]	@ (800303c <HAL_DMA_Init+0x1e0>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d018      	beq.n	8002fd0 <HAL_DMA_Init+0x174>
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4a27      	ldr	r2, [pc, #156]	@ (8003040 <HAL_DMA_Init+0x1e4>)
 8002fa4:	4293      	cmp	r3, r2
 8002fa6:	d013      	beq.n	8002fd0 <HAL_DMA_Init+0x174>
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	4a25      	ldr	r2, [pc, #148]	@ (8003044 <HAL_DMA_Init+0x1e8>)
 8002fae:	4293      	cmp	r3, r2
 8002fb0:	d00e      	beq.n	8002fd0 <HAL_DMA_Init+0x174>
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	4a24      	ldr	r2, [pc, #144]	@ (8003048 <HAL_DMA_Init+0x1ec>)
 8002fb8:	4293      	cmp	r3, r2
 8002fba:	d009      	beq.n	8002fd0 <HAL_DMA_Init+0x174>
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4a22      	ldr	r2, [pc, #136]	@ (800304c <HAL_DMA_Init+0x1f0>)
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d004      	beq.n	8002fd0 <HAL_DMA_Init+0x174>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	4a21      	ldr	r2, [pc, #132]	@ (8003050 <HAL_DMA_Init+0x1f4>)
 8002fcc:	4293      	cmp	r3, r2
 8002fce:	d108      	bne.n	8002fe2 <HAL_DMA_Init+0x186>
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	681a      	ldr	r2, [r3, #0]
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f022 0201 	bic.w	r2, r2, #1
 8002fde:	601a      	str	r2, [r3, #0]
 8002fe0:	e007      	b.n	8002ff2 <HAL_DMA_Init+0x196>
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	681a      	ldr	r2, [r3, #0]
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f022 0201 	bic.w	r2, r2, #1
 8002ff0:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002ff2:	e02f      	b.n	8003054 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002ff4:	f7fe fa12 	bl	800141c <HAL_GetTick>
 8002ff8:	4602      	mov	r2, r0
 8002ffa:	693b      	ldr	r3, [r7, #16]
 8002ffc:	1ad3      	subs	r3, r2, r3
 8002ffe:	2b05      	cmp	r3, #5
 8003000:	d928      	bls.n	8003054 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2220      	movs	r2, #32
 8003006:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2203      	movs	r2, #3
 800300c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8003010:	2301      	movs	r3, #1
 8003012:	e246      	b.n	80034a2 <HAL_DMA_Init+0x646>
 8003014:	40020010 	.word	0x40020010
 8003018:	40020028 	.word	0x40020028
 800301c:	40020040 	.word	0x40020040
 8003020:	40020058 	.word	0x40020058
 8003024:	40020070 	.word	0x40020070
 8003028:	40020088 	.word	0x40020088
 800302c:	400200a0 	.word	0x400200a0
 8003030:	400200b8 	.word	0x400200b8
 8003034:	40020410 	.word	0x40020410
 8003038:	40020428 	.word	0x40020428
 800303c:	40020440 	.word	0x40020440
 8003040:	40020458 	.word	0x40020458
 8003044:	40020470 	.word	0x40020470
 8003048:	40020488 	.word	0x40020488
 800304c:	400204a0 	.word	0x400204a0
 8003050:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f003 0301 	and.w	r3, r3, #1
 800305e:	2b00      	cmp	r3, #0
 8003060:	d1c8      	bne.n	8002ff4 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800306a:	697a      	ldr	r2, [r7, #20]
 800306c:	4b83      	ldr	r3, [pc, #524]	@ (800327c <HAL_DMA_Init+0x420>)
 800306e:	4013      	ands	r3, r2
 8003070:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 800307a:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	691b      	ldr	r3, [r3, #16]
 8003080:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003086:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	699b      	ldr	r3, [r3, #24]
 800308c:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003092:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6a1b      	ldr	r3, [r3, #32]
 8003098:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 800309a:	697a      	ldr	r2, [r7, #20]
 800309c:	4313      	orrs	r3, r2
 800309e:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030a4:	2b04      	cmp	r3, #4
 80030a6:	d107      	bne.n	80030b8 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030b0:	4313      	orrs	r3, r2
 80030b2:	697a      	ldr	r2, [r7, #20]
 80030b4:	4313      	orrs	r3, r2
 80030b6:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 80030b8:	4b71      	ldr	r3, [pc, #452]	@ (8003280 <HAL_DMA_Init+0x424>)
 80030ba:	681a      	ldr	r2, [r3, #0]
 80030bc:	4b71      	ldr	r3, [pc, #452]	@ (8003284 <HAL_DMA_Init+0x428>)
 80030be:	4013      	ands	r3, r2
 80030c0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80030c4:	d328      	bcc.n	8003118 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	685b      	ldr	r3, [r3, #4]
 80030ca:	2b28      	cmp	r3, #40	@ 0x28
 80030cc:	d903      	bls.n	80030d6 <HAL_DMA_Init+0x27a>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	685b      	ldr	r3, [r3, #4]
 80030d2:	2b2e      	cmp	r3, #46	@ 0x2e
 80030d4:	d917      	bls.n	8003106 <HAL_DMA_Init+0x2aa>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	685b      	ldr	r3, [r3, #4]
 80030da:	2b3e      	cmp	r3, #62	@ 0x3e
 80030dc:	d903      	bls.n	80030e6 <HAL_DMA_Init+0x28a>
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	685b      	ldr	r3, [r3, #4]
 80030e2:	2b42      	cmp	r3, #66	@ 0x42
 80030e4:	d90f      	bls.n	8003106 <HAL_DMA_Init+0x2aa>
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	685b      	ldr	r3, [r3, #4]
 80030ea:	2b46      	cmp	r3, #70	@ 0x46
 80030ec:	d903      	bls.n	80030f6 <HAL_DMA_Init+0x29a>
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	685b      	ldr	r3, [r3, #4]
 80030f2:	2b48      	cmp	r3, #72	@ 0x48
 80030f4:	d907      	bls.n	8003106 <HAL_DMA_Init+0x2aa>
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	2b4e      	cmp	r3, #78	@ 0x4e
 80030fc:	d905      	bls.n	800310a <HAL_DMA_Init+0x2ae>
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	685b      	ldr	r3, [r3, #4]
 8003102:	2b52      	cmp	r3, #82	@ 0x52
 8003104:	d801      	bhi.n	800310a <HAL_DMA_Init+0x2ae>
 8003106:	2301      	movs	r3, #1
 8003108:	e000      	b.n	800310c <HAL_DMA_Init+0x2b0>
 800310a:	2300      	movs	r3, #0
 800310c:	2b00      	cmp	r3, #0
 800310e:	d003      	beq.n	8003118 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8003110:	697b      	ldr	r3, [r7, #20]
 8003112:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003116:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	697a      	ldr	r2, [r7, #20]
 800311e:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	695b      	ldr	r3, [r3, #20]
 8003126:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003128:	697b      	ldr	r3, [r7, #20]
 800312a:	f023 0307 	bic.w	r3, r3, #7
 800312e:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003134:	697a      	ldr	r2, [r7, #20]
 8003136:	4313      	orrs	r3, r2
 8003138:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800313e:	2b04      	cmp	r3, #4
 8003140:	d117      	bne.n	8003172 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003146:	697a      	ldr	r2, [r7, #20]
 8003148:	4313      	orrs	r3, r2
 800314a:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003150:	2b00      	cmp	r3, #0
 8003152:	d00e      	beq.n	8003172 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003154:	6878      	ldr	r0, [r7, #4]
 8003156:	f001 fdcf 	bl	8004cf8 <DMA_CheckFifoParam>
 800315a:	4603      	mov	r3, r0
 800315c:	2b00      	cmp	r3, #0
 800315e:	d008      	beq.n	8003172 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2240      	movs	r2, #64	@ 0x40
 8003164:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2201      	movs	r2, #1
 800316a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 800316e:	2301      	movs	r3, #1
 8003170:	e197      	b.n	80034a2 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	697a      	ldr	r2, [r7, #20]
 8003178:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800317a:	6878      	ldr	r0, [r7, #4]
 800317c:	f001 fd0a 	bl	8004b94 <DMA_CalcBaseAndBitshift>
 8003180:	4603      	mov	r3, r0
 8003182:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003188:	f003 031f 	and.w	r3, r3, #31
 800318c:	223f      	movs	r2, #63	@ 0x3f
 800318e:	409a      	lsls	r2, r3
 8003190:	68bb      	ldr	r3, [r7, #8]
 8003192:	609a      	str	r2, [r3, #8]
 8003194:	e0cd      	b.n	8003332 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4a3b      	ldr	r2, [pc, #236]	@ (8003288 <HAL_DMA_Init+0x42c>)
 800319c:	4293      	cmp	r3, r2
 800319e:	d022      	beq.n	80031e6 <HAL_DMA_Init+0x38a>
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4a39      	ldr	r2, [pc, #228]	@ (800328c <HAL_DMA_Init+0x430>)
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d01d      	beq.n	80031e6 <HAL_DMA_Init+0x38a>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4a38      	ldr	r2, [pc, #224]	@ (8003290 <HAL_DMA_Init+0x434>)
 80031b0:	4293      	cmp	r3, r2
 80031b2:	d018      	beq.n	80031e6 <HAL_DMA_Init+0x38a>
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4a36      	ldr	r2, [pc, #216]	@ (8003294 <HAL_DMA_Init+0x438>)
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d013      	beq.n	80031e6 <HAL_DMA_Init+0x38a>
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	4a35      	ldr	r2, [pc, #212]	@ (8003298 <HAL_DMA_Init+0x43c>)
 80031c4:	4293      	cmp	r3, r2
 80031c6:	d00e      	beq.n	80031e6 <HAL_DMA_Init+0x38a>
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	4a33      	ldr	r2, [pc, #204]	@ (800329c <HAL_DMA_Init+0x440>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d009      	beq.n	80031e6 <HAL_DMA_Init+0x38a>
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	4a32      	ldr	r2, [pc, #200]	@ (80032a0 <HAL_DMA_Init+0x444>)
 80031d8:	4293      	cmp	r3, r2
 80031da:	d004      	beq.n	80031e6 <HAL_DMA_Init+0x38a>
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4a30      	ldr	r2, [pc, #192]	@ (80032a4 <HAL_DMA_Init+0x448>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d101      	bne.n	80031ea <HAL_DMA_Init+0x38e>
 80031e6:	2301      	movs	r3, #1
 80031e8:	e000      	b.n	80031ec <HAL_DMA_Init+0x390>
 80031ea:	2300      	movs	r3, #0
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	f000 8097 	beq.w	8003320 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	4a24      	ldr	r2, [pc, #144]	@ (8003288 <HAL_DMA_Init+0x42c>)
 80031f8:	4293      	cmp	r3, r2
 80031fa:	d021      	beq.n	8003240 <HAL_DMA_Init+0x3e4>
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4a22      	ldr	r2, [pc, #136]	@ (800328c <HAL_DMA_Init+0x430>)
 8003202:	4293      	cmp	r3, r2
 8003204:	d01c      	beq.n	8003240 <HAL_DMA_Init+0x3e4>
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	4a21      	ldr	r2, [pc, #132]	@ (8003290 <HAL_DMA_Init+0x434>)
 800320c:	4293      	cmp	r3, r2
 800320e:	d017      	beq.n	8003240 <HAL_DMA_Init+0x3e4>
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	4a1f      	ldr	r2, [pc, #124]	@ (8003294 <HAL_DMA_Init+0x438>)
 8003216:	4293      	cmp	r3, r2
 8003218:	d012      	beq.n	8003240 <HAL_DMA_Init+0x3e4>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4a1e      	ldr	r2, [pc, #120]	@ (8003298 <HAL_DMA_Init+0x43c>)
 8003220:	4293      	cmp	r3, r2
 8003222:	d00d      	beq.n	8003240 <HAL_DMA_Init+0x3e4>
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4a1c      	ldr	r2, [pc, #112]	@ (800329c <HAL_DMA_Init+0x440>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d008      	beq.n	8003240 <HAL_DMA_Init+0x3e4>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	4a1b      	ldr	r2, [pc, #108]	@ (80032a0 <HAL_DMA_Init+0x444>)
 8003234:	4293      	cmp	r3, r2
 8003236:	d003      	beq.n	8003240 <HAL_DMA_Init+0x3e4>
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4a19      	ldr	r2, [pc, #100]	@ (80032a4 <HAL_DMA_Init+0x448>)
 800323e:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2202      	movs	r2, #2
 8003244:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2200      	movs	r2, #0
 800324c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8003258:	697a      	ldr	r2, [r7, #20]
 800325a:	4b13      	ldr	r3, [pc, #76]	@ (80032a8 <HAL_DMA_Init+0x44c>)
 800325c:	4013      	ands	r3, r2
 800325e:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	689b      	ldr	r3, [r3, #8]
 8003264:	2b40      	cmp	r3, #64	@ 0x40
 8003266:	d021      	beq.n	80032ac <HAL_DMA_Init+0x450>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	689b      	ldr	r3, [r3, #8]
 800326c:	2b80      	cmp	r3, #128	@ 0x80
 800326e:	d102      	bne.n	8003276 <HAL_DMA_Init+0x41a>
 8003270:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003274:	e01b      	b.n	80032ae <HAL_DMA_Init+0x452>
 8003276:	2300      	movs	r3, #0
 8003278:	e019      	b.n	80032ae <HAL_DMA_Init+0x452>
 800327a:	bf00      	nop
 800327c:	fe10803f 	.word	0xfe10803f
 8003280:	5c001000 	.word	0x5c001000
 8003284:	ffff0000 	.word	0xffff0000
 8003288:	58025408 	.word	0x58025408
 800328c:	5802541c 	.word	0x5802541c
 8003290:	58025430 	.word	0x58025430
 8003294:	58025444 	.word	0x58025444
 8003298:	58025458 	.word	0x58025458
 800329c:	5802546c 	.word	0x5802546c
 80032a0:	58025480 	.word	0x58025480
 80032a4:	58025494 	.word	0x58025494
 80032a8:	fffe000f 	.word	0xfffe000f
 80032ac:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80032ae:	687a      	ldr	r2, [r7, #4]
 80032b0:	68d2      	ldr	r2, [r2, #12]
 80032b2:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80032b4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	691b      	ldr	r3, [r3, #16]
 80032ba:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80032bc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	695b      	ldr	r3, [r3, #20]
 80032c2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80032c4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	699b      	ldr	r3, [r3, #24]
 80032ca:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80032cc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	69db      	ldr	r3, [r3, #28]
 80032d2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80032d4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6a1b      	ldr	r3, [r3, #32]
 80032da:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80032dc:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80032de:	697a      	ldr	r2, [r7, #20]
 80032e0:	4313      	orrs	r3, r2
 80032e2:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	697a      	ldr	r2, [r7, #20]
 80032ea:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	461a      	mov	r2, r3
 80032f2:	4b6e      	ldr	r3, [pc, #440]	@ (80034ac <HAL_DMA_Init+0x650>)
 80032f4:	4413      	add	r3, r2
 80032f6:	4a6e      	ldr	r2, [pc, #440]	@ (80034b0 <HAL_DMA_Init+0x654>)
 80032f8:	fba2 2303 	umull	r2, r3, r2, r3
 80032fc:	091b      	lsrs	r3, r3, #4
 80032fe:	009a      	lsls	r2, r3, #2
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003304:	6878      	ldr	r0, [r7, #4]
 8003306:	f001 fc45 	bl	8004b94 <DMA_CalcBaseAndBitshift>
 800330a:	4603      	mov	r3, r0
 800330c:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003312:	f003 031f 	and.w	r3, r3, #31
 8003316:	2201      	movs	r2, #1
 8003318:	409a      	lsls	r2, r3
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	605a      	str	r2, [r3, #4]
 800331e:	e008      	b.n	8003332 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2240      	movs	r2, #64	@ 0x40
 8003324:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2203      	movs	r2, #3
 800332a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 800332e:	2301      	movs	r3, #1
 8003330:	e0b7      	b.n	80034a2 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	4a5f      	ldr	r2, [pc, #380]	@ (80034b4 <HAL_DMA_Init+0x658>)
 8003338:	4293      	cmp	r3, r2
 800333a:	d072      	beq.n	8003422 <HAL_DMA_Init+0x5c6>
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	4a5d      	ldr	r2, [pc, #372]	@ (80034b8 <HAL_DMA_Init+0x65c>)
 8003342:	4293      	cmp	r3, r2
 8003344:	d06d      	beq.n	8003422 <HAL_DMA_Init+0x5c6>
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	4a5c      	ldr	r2, [pc, #368]	@ (80034bc <HAL_DMA_Init+0x660>)
 800334c:	4293      	cmp	r3, r2
 800334e:	d068      	beq.n	8003422 <HAL_DMA_Init+0x5c6>
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	4a5a      	ldr	r2, [pc, #360]	@ (80034c0 <HAL_DMA_Init+0x664>)
 8003356:	4293      	cmp	r3, r2
 8003358:	d063      	beq.n	8003422 <HAL_DMA_Init+0x5c6>
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	4a59      	ldr	r2, [pc, #356]	@ (80034c4 <HAL_DMA_Init+0x668>)
 8003360:	4293      	cmp	r3, r2
 8003362:	d05e      	beq.n	8003422 <HAL_DMA_Init+0x5c6>
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4a57      	ldr	r2, [pc, #348]	@ (80034c8 <HAL_DMA_Init+0x66c>)
 800336a:	4293      	cmp	r3, r2
 800336c:	d059      	beq.n	8003422 <HAL_DMA_Init+0x5c6>
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	4a56      	ldr	r2, [pc, #344]	@ (80034cc <HAL_DMA_Init+0x670>)
 8003374:	4293      	cmp	r3, r2
 8003376:	d054      	beq.n	8003422 <HAL_DMA_Init+0x5c6>
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	4a54      	ldr	r2, [pc, #336]	@ (80034d0 <HAL_DMA_Init+0x674>)
 800337e:	4293      	cmp	r3, r2
 8003380:	d04f      	beq.n	8003422 <HAL_DMA_Init+0x5c6>
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	4a53      	ldr	r2, [pc, #332]	@ (80034d4 <HAL_DMA_Init+0x678>)
 8003388:	4293      	cmp	r3, r2
 800338a:	d04a      	beq.n	8003422 <HAL_DMA_Init+0x5c6>
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4a51      	ldr	r2, [pc, #324]	@ (80034d8 <HAL_DMA_Init+0x67c>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d045      	beq.n	8003422 <HAL_DMA_Init+0x5c6>
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	4a50      	ldr	r2, [pc, #320]	@ (80034dc <HAL_DMA_Init+0x680>)
 800339c:	4293      	cmp	r3, r2
 800339e:	d040      	beq.n	8003422 <HAL_DMA_Init+0x5c6>
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	4a4e      	ldr	r2, [pc, #312]	@ (80034e0 <HAL_DMA_Init+0x684>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d03b      	beq.n	8003422 <HAL_DMA_Init+0x5c6>
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	4a4d      	ldr	r2, [pc, #308]	@ (80034e4 <HAL_DMA_Init+0x688>)
 80033b0:	4293      	cmp	r3, r2
 80033b2:	d036      	beq.n	8003422 <HAL_DMA_Init+0x5c6>
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	4a4b      	ldr	r2, [pc, #300]	@ (80034e8 <HAL_DMA_Init+0x68c>)
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d031      	beq.n	8003422 <HAL_DMA_Init+0x5c6>
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	4a4a      	ldr	r2, [pc, #296]	@ (80034ec <HAL_DMA_Init+0x690>)
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d02c      	beq.n	8003422 <HAL_DMA_Init+0x5c6>
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	4a48      	ldr	r2, [pc, #288]	@ (80034f0 <HAL_DMA_Init+0x694>)
 80033ce:	4293      	cmp	r3, r2
 80033d0:	d027      	beq.n	8003422 <HAL_DMA_Init+0x5c6>
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	4a47      	ldr	r2, [pc, #284]	@ (80034f4 <HAL_DMA_Init+0x698>)
 80033d8:	4293      	cmp	r3, r2
 80033da:	d022      	beq.n	8003422 <HAL_DMA_Init+0x5c6>
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	4a45      	ldr	r2, [pc, #276]	@ (80034f8 <HAL_DMA_Init+0x69c>)
 80033e2:	4293      	cmp	r3, r2
 80033e4:	d01d      	beq.n	8003422 <HAL_DMA_Init+0x5c6>
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	4a44      	ldr	r2, [pc, #272]	@ (80034fc <HAL_DMA_Init+0x6a0>)
 80033ec:	4293      	cmp	r3, r2
 80033ee:	d018      	beq.n	8003422 <HAL_DMA_Init+0x5c6>
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4a42      	ldr	r2, [pc, #264]	@ (8003500 <HAL_DMA_Init+0x6a4>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d013      	beq.n	8003422 <HAL_DMA_Init+0x5c6>
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	4a41      	ldr	r2, [pc, #260]	@ (8003504 <HAL_DMA_Init+0x6a8>)
 8003400:	4293      	cmp	r3, r2
 8003402:	d00e      	beq.n	8003422 <HAL_DMA_Init+0x5c6>
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	4a3f      	ldr	r2, [pc, #252]	@ (8003508 <HAL_DMA_Init+0x6ac>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d009      	beq.n	8003422 <HAL_DMA_Init+0x5c6>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	4a3e      	ldr	r2, [pc, #248]	@ (800350c <HAL_DMA_Init+0x6b0>)
 8003414:	4293      	cmp	r3, r2
 8003416:	d004      	beq.n	8003422 <HAL_DMA_Init+0x5c6>
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a3c      	ldr	r2, [pc, #240]	@ (8003510 <HAL_DMA_Init+0x6b4>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d101      	bne.n	8003426 <HAL_DMA_Init+0x5ca>
 8003422:	2301      	movs	r3, #1
 8003424:	e000      	b.n	8003428 <HAL_DMA_Init+0x5cc>
 8003426:	2300      	movs	r3, #0
 8003428:	2b00      	cmp	r3, #0
 800342a:	d032      	beq.n	8003492 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800342c:	6878      	ldr	r0, [r7, #4]
 800342e:	f001 fcdf 	bl	8004df0 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	689b      	ldr	r3, [r3, #8]
 8003436:	2b80      	cmp	r3, #128	@ 0x80
 8003438:	d102      	bne.n	8003440 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	2200      	movs	r2, #0
 800343e:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	685a      	ldr	r2, [r3, #4]
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003448:	b2d2      	uxtb	r2, r2
 800344a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003450:	687a      	ldr	r2, [r7, #4]
 8003452:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003454:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	685b      	ldr	r3, [r3, #4]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d010      	beq.n	8003480 <HAL_DMA_Init+0x624>
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	685b      	ldr	r3, [r3, #4]
 8003462:	2b08      	cmp	r3, #8
 8003464:	d80c      	bhi.n	8003480 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003466:	6878      	ldr	r0, [r7, #4]
 8003468:	f001 fd5c 	bl	8004f24 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003470:	2200      	movs	r2, #0
 8003472:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003478:	687a      	ldr	r2, [r7, #4]
 800347a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800347c:	605a      	str	r2, [r3, #4]
 800347e:	e008      	b.n	8003492 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2200      	movs	r2, #0
 8003484:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2200      	movs	r2, #0
 800348a:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2200      	movs	r2, #0
 8003490:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	2200      	movs	r2, #0
 8003496:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2201      	movs	r2, #1
 800349c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80034a0:	2300      	movs	r3, #0
}
 80034a2:	4618      	mov	r0, r3
 80034a4:	3718      	adds	r7, #24
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bd80      	pop	{r7, pc}
 80034aa:	bf00      	nop
 80034ac:	a7fdabf8 	.word	0xa7fdabf8
 80034b0:	cccccccd 	.word	0xcccccccd
 80034b4:	40020010 	.word	0x40020010
 80034b8:	40020028 	.word	0x40020028
 80034bc:	40020040 	.word	0x40020040
 80034c0:	40020058 	.word	0x40020058
 80034c4:	40020070 	.word	0x40020070
 80034c8:	40020088 	.word	0x40020088
 80034cc:	400200a0 	.word	0x400200a0
 80034d0:	400200b8 	.word	0x400200b8
 80034d4:	40020410 	.word	0x40020410
 80034d8:	40020428 	.word	0x40020428
 80034dc:	40020440 	.word	0x40020440
 80034e0:	40020458 	.word	0x40020458
 80034e4:	40020470 	.word	0x40020470
 80034e8:	40020488 	.word	0x40020488
 80034ec:	400204a0 	.word	0x400204a0
 80034f0:	400204b8 	.word	0x400204b8
 80034f4:	58025408 	.word	0x58025408
 80034f8:	5802541c 	.word	0x5802541c
 80034fc:	58025430 	.word	0x58025430
 8003500:	58025444 	.word	0x58025444
 8003504:	58025458 	.word	0x58025458
 8003508:	5802546c 	.word	0x5802546c
 800350c:	58025480 	.word	0x58025480
 8003510:	58025494 	.word	0x58025494

08003514 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b086      	sub	sp, #24
 8003518:	af00      	add	r7, sp, #0
 800351a:	60f8      	str	r0, [r7, #12]
 800351c:	60b9      	str	r1, [r7, #8]
 800351e:	607a      	str	r2, [r7, #4]
 8003520:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003522:	2300      	movs	r3, #0
 8003524:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d101      	bne.n	8003530 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 800352c:	2301      	movs	r3, #1
 800352e:	e226      	b.n	800397e <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003536:	2b01      	cmp	r3, #1
 8003538:	d101      	bne.n	800353e <HAL_DMA_Start_IT+0x2a>
 800353a:	2302      	movs	r3, #2
 800353c:	e21f      	b.n	800397e <HAL_DMA_Start_IT+0x46a>
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	2201      	movs	r2, #1
 8003542:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800354c:	b2db      	uxtb	r3, r3
 800354e:	2b01      	cmp	r3, #1
 8003550:	f040 820a 	bne.w	8003968 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	2202      	movs	r2, #2
 8003558:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	2200      	movs	r2, #0
 8003560:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	4a68      	ldr	r2, [pc, #416]	@ (8003708 <HAL_DMA_Start_IT+0x1f4>)
 8003568:	4293      	cmp	r3, r2
 800356a:	d04a      	beq.n	8003602 <HAL_DMA_Start_IT+0xee>
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4a66      	ldr	r2, [pc, #408]	@ (800370c <HAL_DMA_Start_IT+0x1f8>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d045      	beq.n	8003602 <HAL_DMA_Start_IT+0xee>
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4a65      	ldr	r2, [pc, #404]	@ (8003710 <HAL_DMA_Start_IT+0x1fc>)
 800357c:	4293      	cmp	r3, r2
 800357e:	d040      	beq.n	8003602 <HAL_DMA_Start_IT+0xee>
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	4a63      	ldr	r2, [pc, #396]	@ (8003714 <HAL_DMA_Start_IT+0x200>)
 8003586:	4293      	cmp	r3, r2
 8003588:	d03b      	beq.n	8003602 <HAL_DMA_Start_IT+0xee>
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	4a62      	ldr	r2, [pc, #392]	@ (8003718 <HAL_DMA_Start_IT+0x204>)
 8003590:	4293      	cmp	r3, r2
 8003592:	d036      	beq.n	8003602 <HAL_DMA_Start_IT+0xee>
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	4a60      	ldr	r2, [pc, #384]	@ (800371c <HAL_DMA_Start_IT+0x208>)
 800359a:	4293      	cmp	r3, r2
 800359c:	d031      	beq.n	8003602 <HAL_DMA_Start_IT+0xee>
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	4a5f      	ldr	r2, [pc, #380]	@ (8003720 <HAL_DMA_Start_IT+0x20c>)
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d02c      	beq.n	8003602 <HAL_DMA_Start_IT+0xee>
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4a5d      	ldr	r2, [pc, #372]	@ (8003724 <HAL_DMA_Start_IT+0x210>)
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d027      	beq.n	8003602 <HAL_DMA_Start_IT+0xee>
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4a5c      	ldr	r2, [pc, #368]	@ (8003728 <HAL_DMA_Start_IT+0x214>)
 80035b8:	4293      	cmp	r3, r2
 80035ba:	d022      	beq.n	8003602 <HAL_DMA_Start_IT+0xee>
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4a5a      	ldr	r2, [pc, #360]	@ (800372c <HAL_DMA_Start_IT+0x218>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d01d      	beq.n	8003602 <HAL_DMA_Start_IT+0xee>
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4a59      	ldr	r2, [pc, #356]	@ (8003730 <HAL_DMA_Start_IT+0x21c>)
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d018      	beq.n	8003602 <HAL_DMA_Start_IT+0xee>
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4a57      	ldr	r2, [pc, #348]	@ (8003734 <HAL_DMA_Start_IT+0x220>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d013      	beq.n	8003602 <HAL_DMA_Start_IT+0xee>
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4a56      	ldr	r2, [pc, #344]	@ (8003738 <HAL_DMA_Start_IT+0x224>)
 80035e0:	4293      	cmp	r3, r2
 80035e2:	d00e      	beq.n	8003602 <HAL_DMA_Start_IT+0xee>
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	4a54      	ldr	r2, [pc, #336]	@ (800373c <HAL_DMA_Start_IT+0x228>)
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d009      	beq.n	8003602 <HAL_DMA_Start_IT+0xee>
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	4a53      	ldr	r2, [pc, #332]	@ (8003740 <HAL_DMA_Start_IT+0x22c>)
 80035f4:	4293      	cmp	r3, r2
 80035f6:	d004      	beq.n	8003602 <HAL_DMA_Start_IT+0xee>
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	4a51      	ldr	r2, [pc, #324]	@ (8003744 <HAL_DMA_Start_IT+0x230>)
 80035fe:	4293      	cmp	r3, r2
 8003600:	d108      	bne.n	8003614 <HAL_DMA_Start_IT+0x100>
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	681a      	ldr	r2, [r3, #0]
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f022 0201 	bic.w	r2, r2, #1
 8003610:	601a      	str	r2, [r3, #0]
 8003612:	e007      	b.n	8003624 <HAL_DMA_Start_IT+0x110>
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	681a      	ldr	r2, [r3, #0]
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f022 0201 	bic.w	r2, r2, #1
 8003622:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	687a      	ldr	r2, [r7, #4]
 8003628:	68b9      	ldr	r1, [r7, #8]
 800362a:	68f8      	ldr	r0, [r7, #12]
 800362c:	f001 f906 	bl	800483c <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4a34      	ldr	r2, [pc, #208]	@ (8003708 <HAL_DMA_Start_IT+0x1f4>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d04a      	beq.n	80036d0 <HAL_DMA_Start_IT+0x1bc>
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	4a33      	ldr	r2, [pc, #204]	@ (800370c <HAL_DMA_Start_IT+0x1f8>)
 8003640:	4293      	cmp	r3, r2
 8003642:	d045      	beq.n	80036d0 <HAL_DMA_Start_IT+0x1bc>
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	4a31      	ldr	r2, [pc, #196]	@ (8003710 <HAL_DMA_Start_IT+0x1fc>)
 800364a:	4293      	cmp	r3, r2
 800364c:	d040      	beq.n	80036d0 <HAL_DMA_Start_IT+0x1bc>
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	4a30      	ldr	r2, [pc, #192]	@ (8003714 <HAL_DMA_Start_IT+0x200>)
 8003654:	4293      	cmp	r3, r2
 8003656:	d03b      	beq.n	80036d0 <HAL_DMA_Start_IT+0x1bc>
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	4a2e      	ldr	r2, [pc, #184]	@ (8003718 <HAL_DMA_Start_IT+0x204>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d036      	beq.n	80036d0 <HAL_DMA_Start_IT+0x1bc>
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	4a2d      	ldr	r2, [pc, #180]	@ (800371c <HAL_DMA_Start_IT+0x208>)
 8003668:	4293      	cmp	r3, r2
 800366a:	d031      	beq.n	80036d0 <HAL_DMA_Start_IT+0x1bc>
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	4a2b      	ldr	r2, [pc, #172]	@ (8003720 <HAL_DMA_Start_IT+0x20c>)
 8003672:	4293      	cmp	r3, r2
 8003674:	d02c      	beq.n	80036d0 <HAL_DMA_Start_IT+0x1bc>
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4a2a      	ldr	r2, [pc, #168]	@ (8003724 <HAL_DMA_Start_IT+0x210>)
 800367c:	4293      	cmp	r3, r2
 800367e:	d027      	beq.n	80036d0 <HAL_DMA_Start_IT+0x1bc>
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	4a28      	ldr	r2, [pc, #160]	@ (8003728 <HAL_DMA_Start_IT+0x214>)
 8003686:	4293      	cmp	r3, r2
 8003688:	d022      	beq.n	80036d0 <HAL_DMA_Start_IT+0x1bc>
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	4a27      	ldr	r2, [pc, #156]	@ (800372c <HAL_DMA_Start_IT+0x218>)
 8003690:	4293      	cmp	r3, r2
 8003692:	d01d      	beq.n	80036d0 <HAL_DMA_Start_IT+0x1bc>
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4a25      	ldr	r2, [pc, #148]	@ (8003730 <HAL_DMA_Start_IT+0x21c>)
 800369a:	4293      	cmp	r3, r2
 800369c:	d018      	beq.n	80036d0 <HAL_DMA_Start_IT+0x1bc>
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	4a24      	ldr	r2, [pc, #144]	@ (8003734 <HAL_DMA_Start_IT+0x220>)
 80036a4:	4293      	cmp	r3, r2
 80036a6:	d013      	beq.n	80036d0 <HAL_DMA_Start_IT+0x1bc>
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4a22      	ldr	r2, [pc, #136]	@ (8003738 <HAL_DMA_Start_IT+0x224>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d00e      	beq.n	80036d0 <HAL_DMA_Start_IT+0x1bc>
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	4a21      	ldr	r2, [pc, #132]	@ (800373c <HAL_DMA_Start_IT+0x228>)
 80036b8:	4293      	cmp	r3, r2
 80036ba:	d009      	beq.n	80036d0 <HAL_DMA_Start_IT+0x1bc>
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	4a1f      	ldr	r2, [pc, #124]	@ (8003740 <HAL_DMA_Start_IT+0x22c>)
 80036c2:	4293      	cmp	r3, r2
 80036c4:	d004      	beq.n	80036d0 <HAL_DMA_Start_IT+0x1bc>
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	4a1e      	ldr	r2, [pc, #120]	@ (8003744 <HAL_DMA_Start_IT+0x230>)
 80036cc:	4293      	cmp	r3, r2
 80036ce:	d101      	bne.n	80036d4 <HAL_DMA_Start_IT+0x1c0>
 80036d0:	2301      	movs	r3, #1
 80036d2:	e000      	b.n	80036d6 <HAL_DMA_Start_IT+0x1c2>
 80036d4:	2300      	movs	r3, #0
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d036      	beq.n	8003748 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f023 021e 	bic.w	r2, r3, #30
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f042 0216 	orr.w	r2, r2, #22
 80036ec:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d03e      	beq.n	8003774 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	681a      	ldr	r2, [r3, #0]
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f042 0208 	orr.w	r2, r2, #8
 8003704:	601a      	str	r2, [r3, #0]
 8003706:	e035      	b.n	8003774 <HAL_DMA_Start_IT+0x260>
 8003708:	40020010 	.word	0x40020010
 800370c:	40020028 	.word	0x40020028
 8003710:	40020040 	.word	0x40020040
 8003714:	40020058 	.word	0x40020058
 8003718:	40020070 	.word	0x40020070
 800371c:	40020088 	.word	0x40020088
 8003720:	400200a0 	.word	0x400200a0
 8003724:	400200b8 	.word	0x400200b8
 8003728:	40020410 	.word	0x40020410
 800372c:	40020428 	.word	0x40020428
 8003730:	40020440 	.word	0x40020440
 8003734:	40020458 	.word	0x40020458
 8003738:	40020470 	.word	0x40020470
 800373c:	40020488 	.word	0x40020488
 8003740:	400204a0 	.word	0x400204a0
 8003744:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f023 020e 	bic.w	r2, r3, #14
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f042 020a 	orr.w	r2, r2, #10
 800375a:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003760:	2b00      	cmp	r3, #0
 8003762:	d007      	beq.n	8003774 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	681a      	ldr	r2, [r3, #0]
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f042 0204 	orr.w	r2, r2, #4
 8003772:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	4a83      	ldr	r2, [pc, #524]	@ (8003988 <HAL_DMA_Start_IT+0x474>)
 800377a:	4293      	cmp	r3, r2
 800377c:	d072      	beq.n	8003864 <HAL_DMA_Start_IT+0x350>
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	4a82      	ldr	r2, [pc, #520]	@ (800398c <HAL_DMA_Start_IT+0x478>)
 8003784:	4293      	cmp	r3, r2
 8003786:	d06d      	beq.n	8003864 <HAL_DMA_Start_IT+0x350>
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	4a80      	ldr	r2, [pc, #512]	@ (8003990 <HAL_DMA_Start_IT+0x47c>)
 800378e:	4293      	cmp	r3, r2
 8003790:	d068      	beq.n	8003864 <HAL_DMA_Start_IT+0x350>
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	4a7f      	ldr	r2, [pc, #508]	@ (8003994 <HAL_DMA_Start_IT+0x480>)
 8003798:	4293      	cmp	r3, r2
 800379a:	d063      	beq.n	8003864 <HAL_DMA_Start_IT+0x350>
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	4a7d      	ldr	r2, [pc, #500]	@ (8003998 <HAL_DMA_Start_IT+0x484>)
 80037a2:	4293      	cmp	r3, r2
 80037a4:	d05e      	beq.n	8003864 <HAL_DMA_Start_IT+0x350>
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	4a7c      	ldr	r2, [pc, #496]	@ (800399c <HAL_DMA_Start_IT+0x488>)
 80037ac:	4293      	cmp	r3, r2
 80037ae:	d059      	beq.n	8003864 <HAL_DMA_Start_IT+0x350>
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	4a7a      	ldr	r2, [pc, #488]	@ (80039a0 <HAL_DMA_Start_IT+0x48c>)
 80037b6:	4293      	cmp	r3, r2
 80037b8:	d054      	beq.n	8003864 <HAL_DMA_Start_IT+0x350>
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	4a79      	ldr	r2, [pc, #484]	@ (80039a4 <HAL_DMA_Start_IT+0x490>)
 80037c0:	4293      	cmp	r3, r2
 80037c2:	d04f      	beq.n	8003864 <HAL_DMA_Start_IT+0x350>
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4a77      	ldr	r2, [pc, #476]	@ (80039a8 <HAL_DMA_Start_IT+0x494>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d04a      	beq.n	8003864 <HAL_DMA_Start_IT+0x350>
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	4a76      	ldr	r2, [pc, #472]	@ (80039ac <HAL_DMA_Start_IT+0x498>)
 80037d4:	4293      	cmp	r3, r2
 80037d6:	d045      	beq.n	8003864 <HAL_DMA_Start_IT+0x350>
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	4a74      	ldr	r2, [pc, #464]	@ (80039b0 <HAL_DMA_Start_IT+0x49c>)
 80037de:	4293      	cmp	r3, r2
 80037e0:	d040      	beq.n	8003864 <HAL_DMA_Start_IT+0x350>
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	4a73      	ldr	r2, [pc, #460]	@ (80039b4 <HAL_DMA_Start_IT+0x4a0>)
 80037e8:	4293      	cmp	r3, r2
 80037ea:	d03b      	beq.n	8003864 <HAL_DMA_Start_IT+0x350>
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4a71      	ldr	r2, [pc, #452]	@ (80039b8 <HAL_DMA_Start_IT+0x4a4>)
 80037f2:	4293      	cmp	r3, r2
 80037f4:	d036      	beq.n	8003864 <HAL_DMA_Start_IT+0x350>
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	4a70      	ldr	r2, [pc, #448]	@ (80039bc <HAL_DMA_Start_IT+0x4a8>)
 80037fc:	4293      	cmp	r3, r2
 80037fe:	d031      	beq.n	8003864 <HAL_DMA_Start_IT+0x350>
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	4a6e      	ldr	r2, [pc, #440]	@ (80039c0 <HAL_DMA_Start_IT+0x4ac>)
 8003806:	4293      	cmp	r3, r2
 8003808:	d02c      	beq.n	8003864 <HAL_DMA_Start_IT+0x350>
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	4a6d      	ldr	r2, [pc, #436]	@ (80039c4 <HAL_DMA_Start_IT+0x4b0>)
 8003810:	4293      	cmp	r3, r2
 8003812:	d027      	beq.n	8003864 <HAL_DMA_Start_IT+0x350>
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	4a6b      	ldr	r2, [pc, #428]	@ (80039c8 <HAL_DMA_Start_IT+0x4b4>)
 800381a:	4293      	cmp	r3, r2
 800381c:	d022      	beq.n	8003864 <HAL_DMA_Start_IT+0x350>
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	4a6a      	ldr	r2, [pc, #424]	@ (80039cc <HAL_DMA_Start_IT+0x4b8>)
 8003824:	4293      	cmp	r3, r2
 8003826:	d01d      	beq.n	8003864 <HAL_DMA_Start_IT+0x350>
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	4a68      	ldr	r2, [pc, #416]	@ (80039d0 <HAL_DMA_Start_IT+0x4bc>)
 800382e:	4293      	cmp	r3, r2
 8003830:	d018      	beq.n	8003864 <HAL_DMA_Start_IT+0x350>
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	4a67      	ldr	r2, [pc, #412]	@ (80039d4 <HAL_DMA_Start_IT+0x4c0>)
 8003838:	4293      	cmp	r3, r2
 800383a:	d013      	beq.n	8003864 <HAL_DMA_Start_IT+0x350>
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	4a65      	ldr	r2, [pc, #404]	@ (80039d8 <HAL_DMA_Start_IT+0x4c4>)
 8003842:	4293      	cmp	r3, r2
 8003844:	d00e      	beq.n	8003864 <HAL_DMA_Start_IT+0x350>
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	4a64      	ldr	r2, [pc, #400]	@ (80039dc <HAL_DMA_Start_IT+0x4c8>)
 800384c:	4293      	cmp	r3, r2
 800384e:	d009      	beq.n	8003864 <HAL_DMA_Start_IT+0x350>
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	4a62      	ldr	r2, [pc, #392]	@ (80039e0 <HAL_DMA_Start_IT+0x4cc>)
 8003856:	4293      	cmp	r3, r2
 8003858:	d004      	beq.n	8003864 <HAL_DMA_Start_IT+0x350>
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	4a61      	ldr	r2, [pc, #388]	@ (80039e4 <HAL_DMA_Start_IT+0x4d0>)
 8003860:	4293      	cmp	r3, r2
 8003862:	d101      	bne.n	8003868 <HAL_DMA_Start_IT+0x354>
 8003864:	2301      	movs	r3, #1
 8003866:	e000      	b.n	800386a <HAL_DMA_Start_IT+0x356>
 8003868:	2300      	movs	r3, #0
 800386a:	2b00      	cmp	r3, #0
 800386c:	d01a      	beq.n	80038a4 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003878:	2b00      	cmp	r3, #0
 800387a:	d007      	beq.n	800388c <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003880:	681a      	ldr	r2, [r3, #0]
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003886:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800388a:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003890:	2b00      	cmp	r3, #0
 8003892:	d007      	beq.n	80038a4 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003898:	681a      	ldr	r2, [r3, #0]
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800389e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80038a2:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	4a37      	ldr	r2, [pc, #220]	@ (8003988 <HAL_DMA_Start_IT+0x474>)
 80038aa:	4293      	cmp	r3, r2
 80038ac:	d04a      	beq.n	8003944 <HAL_DMA_Start_IT+0x430>
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	4a36      	ldr	r2, [pc, #216]	@ (800398c <HAL_DMA_Start_IT+0x478>)
 80038b4:	4293      	cmp	r3, r2
 80038b6:	d045      	beq.n	8003944 <HAL_DMA_Start_IT+0x430>
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	4a34      	ldr	r2, [pc, #208]	@ (8003990 <HAL_DMA_Start_IT+0x47c>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d040      	beq.n	8003944 <HAL_DMA_Start_IT+0x430>
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	4a33      	ldr	r2, [pc, #204]	@ (8003994 <HAL_DMA_Start_IT+0x480>)
 80038c8:	4293      	cmp	r3, r2
 80038ca:	d03b      	beq.n	8003944 <HAL_DMA_Start_IT+0x430>
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4a31      	ldr	r2, [pc, #196]	@ (8003998 <HAL_DMA_Start_IT+0x484>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d036      	beq.n	8003944 <HAL_DMA_Start_IT+0x430>
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	4a30      	ldr	r2, [pc, #192]	@ (800399c <HAL_DMA_Start_IT+0x488>)
 80038dc:	4293      	cmp	r3, r2
 80038de:	d031      	beq.n	8003944 <HAL_DMA_Start_IT+0x430>
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	4a2e      	ldr	r2, [pc, #184]	@ (80039a0 <HAL_DMA_Start_IT+0x48c>)
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d02c      	beq.n	8003944 <HAL_DMA_Start_IT+0x430>
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	4a2d      	ldr	r2, [pc, #180]	@ (80039a4 <HAL_DMA_Start_IT+0x490>)
 80038f0:	4293      	cmp	r3, r2
 80038f2:	d027      	beq.n	8003944 <HAL_DMA_Start_IT+0x430>
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	4a2b      	ldr	r2, [pc, #172]	@ (80039a8 <HAL_DMA_Start_IT+0x494>)
 80038fa:	4293      	cmp	r3, r2
 80038fc:	d022      	beq.n	8003944 <HAL_DMA_Start_IT+0x430>
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	4a2a      	ldr	r2, [pc, #168]	@ (80039ac <HAL_DMA_Start_IT+0x498>)
 8003904:	4293      	cmp	r3, r2
 8003906:	d01d      	beq.n	8003944 <HAL_DMA_Start_IT+0x430>
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	4a28      	ldr	r2, [pc, #160]	@ (80039b0 <HAL_DMA_Start_IT+0x49c>)
 800390e:	4293      	cmp	r3, r2
 8003910:	d018      	beq.n	8003944 <HAL_DMA_Start_IT+0x430>
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	4a27      	ldr	r2, [pc, #156]	@ (80039b4 <HAL_DMA_Start_IT+0x4a0>)
 8003918:	4293      	cmp	r3, r2
 800391a:	d013      	beq.n	8003944 <HAL_DMA_Start_IT+0x430>
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	4a25      	ldr	r2, [pc, #148]	@ (80039b8 <HAL_DMA_Start_IT+0x4a4>)
 8003922:	4293      	cmp	r3, r2
 8003924:	d00e      	beq.n	8003944 <HAL_DMA_Start_IT+0x430>
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	4a24      	ldr	r2, [pc, #144]	@ (80039bc <HAL_DMA_Start_IT+0x4a8>)
 800392c:	4293      	cmp	r3, r2
 800392e:	d009      	beq.n	8003944 <HAL_DMA_Start_IT+0x430>
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4a22      	ldr	r2, [pc, #136]	@ (80039c0 <HAL_DMA_Start_IT+0x4ac>)
 8003936:	4293      	cmp	r3, r2
 8003938:	d004      	beq.n	8003944 <HAL_DMA_Start_IT+0x430>
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	4a21      	ldr	r2, [pc, #132]	@ (80039c4 <HAL_DMA_Start_IT+0x4b0>)
 8003940:	4293      	cmp	r3, r2
 8003942:	d108      	bne.n	8003956 <HAL_DMA_Start_IT+0x442>
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	681a      	ldr	r2, [r3, #0]
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f042 0201 	orr.w	r2, r2, #1
 8003952:	601a      	str	r2, [r3, #0]
 8003954:	e012      	b.n	800397c <HAL_DMA_Start_IT+0x468>
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	681a      	ldr	r2, [r3, #0]
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f042 0201 	orr.w	r2, r2, #1
 8003964:	601a      	str	r2, [r3, #0]
 8003966:	e009      	b.n	800397c <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800396e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	2200      	movs	r2, #0
 8003974:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8003978:	2301      	movs	r3, #1
 800397a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800397c:	7dfb      	ldrb	r3, [r7, #23]
}
 800397e:	4618      	mov	r0, r3
 8003980:	3718      	adds	r7, #24
 8003982:	46bd      	mov	sp, r7
 8003984:	bd80      	pop	{r7, pc}
 8003986:	bf00      	nop
 8003988:	40020010 	.word	0x40020010
 800398c:	40020028 	.word	0x40020028
 8003990:	40020040 	.word	0x40020040
 8003994:	40020058 	.word	0x40020058
 8003998:	40020070 	.word	0x40020070
 800399c:	40020088 	.word	0x40020088
 80039a0:	400200a0 	.word	0x400200a0
 80039a4:	400200b8 	.word	0x400200b8
 80039a8:	40020410 	.word	0x40020410
 80039ac:	40020428 	.word	0x40020428
 80039b0:	40020440 	.word	0x40020440
 80039b4:	40020458 	.word	0x40020458
 80039b8:	40020470 	.word	0x40020470
 80039bc:	40020488 	.word	0x40020488
 80039c0:	400204a0 	.word	0x400204a0
 80039c4:	400204b8 	.word	0x400204b8
 80039c8:	58025408 	.word	0x58025408
 80039cc:	5802541c 	.word	0x5802541c
 80039d0:	58025430 	.word	0x58025430
 80039d4:	58025444 	.word	0x58025444
 80039d8:	58025458 	.word	0x58025458
 80039dc:	5802546c 	.word	0x5802546c
 80039e0:	58025480 	.word	0x58025480
 80039e4:	58025494 	.word	0x58025494

080039e8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b08a      	sub	sp, #40	@ 0x28
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80039f0:	2300      	movs	r3, #0
 80039f2:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80039f4:	4b67      	ldr	r3, [pc, #412]	@ (8003b94 <HAL_DMA_IRQHandler+0x1ac>)
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	4a67      	ldr	r2, [pc, #412]	@ (8003b98 <HAL_DMA_IRQHandler+0x1b0>)
 80039fa:	fba2 2303 	umull	r2, r3, r2, r3
 80039fe:	0a9b      	lsrs	r3, r3, #10
 8003a00:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a06:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a0c:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8003a0e:	6a3b      	ldr	r3, [r7, #32]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8003a14:	69fb      	ldr	r3, [r7, #28]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	4a5f      	ldr	r2, [pc, #380]	@ (8003b9c <HAL_DMA_IRQHandler+0x1b4>)
 8003a20:	4293      	cmp	r3, r2
 8003a22:	d04a      	beq.n	8003aba <HAL_DMA_IRQHandler+0xd2>
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	4a5d      	ldr	r2, [pc, #372]	@ (8003ba0 <HAL_DMA_IRQHandler+0x1b8>)
 8003a2a:	4293      	cmp	r3, r2
 8003a2c:	d045      	beq.n	8003aba <HAL_DMA_IRQHandler+0xd2>
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	4a5c      	ldr	r2, [pc, #368]	@ (8003ba4 <HAL_DMA_IRQHandler+0x1bc>)
 8003a34:	4293      	cmp	r3, r2
 8003a36:	d040      	beq.n	8003aba <HAL_DMA_IRQHandler+0xd2>
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	4a5a      	ldr	r2, [pc, #360]	@ (8003ba8 <HAL_DMA_IRQHandler+0x1c0>)
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	d03b      	beq.n	8003aba <HAL_DMA_IRQHandler+0xd2>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4a59      	ldr	r2, [pc, #356]	@ (8003bac <HAL_DMA_IRQHandler+0x1c4>)
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d036      	beq.n	8003aba <HAL_DMA_IRQHandler+0xd2>
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	4a57      	ldr	r2, [pc, #348]	@ (8003bb0 <HAL_DMA_IRQHandler+0x1c8>)
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d031      	beq.n	8003aba <HAL_DMA_IRQHandler+0xd2>
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	4a56      	ldr	r2, [pc, #344]	@ (8003bb4 <HAL_DMA_IRQHandler+0x1cc>)
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d02c      	beq.n	8003aba <HAL_DMA_IRQHandler+0xd2>
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	4a54      	ldr	r2, [pc, #336]	@ (8003bb8 <HAL_DMA_IRQHandler+0x1d0>)
 8003a66:	4293      	cmp	r3, r2
 8003a68:	d027      	beq.n	8003aba <HAL_DMA_IRQHandler+0xd2>
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	4a53      	ldr	r2, [pc, #332]	@ (8003bbc <HAL_DMA_IRQHandler+0x1d4>)
 8003a70:	4293      	cmp	r3, r2
 8003a72:	d022      	beq.n	8003aba <HAL_DMA_IRQHandler+0xd2>
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4a51      	ldr	r2, [pc, #324]	@ (8003bc0 <HAL_DMA_IRQHandler+0x1d8>)
 8003a7a:	4293      	cmp	r3, r2
 8003a7c:	d01d      	beq.n	8003aba <HAL_DMA_IRQHandler+0xd2>
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	4a50      	ldr	r2, [pc, #320]	@ (8003bc4 <HAL_DMA_IRQHandler+0x1dc>)
 8003a84:	4293      	cmp	r3, r2
 8003a86:	d018      	beq.n	8003aba <HAL_DMA_IRQHandler+0xd2>
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	4a4e      	ldr	r2, [pc, #312]	@ (8003bc8 <HAL_DMA_IRQHandler+0x1e0>)
 8003a8e:	4293      	cmp	r3, r2
 8003a90:	d013      	beq.n	8003aba <HAL_DMA_IRQHandler+0xd2>
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	4a4d      	ldr	r2, [pc, #308]	@ (8003bcc <HAL_DMA_IRQHandler+0x1e4>)
 8003a98:	4293      	cmp	r3, r2
 8003a9a:	d00e      	beq.n	8003aba <HAL_DMA_IRQHandler+0xd2>
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	4a4b      	ldr	r2, [pc, #300]	@ (8003bd0 <HAL_DMA_IRQHandler+0x1e8>)
 8003aa2:	4293      	cmp	r3, r2
 8003aa4:	d009      	beq.n	8003aba <HAL_DMA_IRQHandler+0xd2>
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	4a4a      	ldr	r2, [pc, #296]	@ (8003bd4 <HAL_DMA_IRQHandler+0x1ec>)
 8003aac:	4293      	cmp	r3, r2
 8003aae:	d004      	beq.n	8003aba <HAL_DMA_IRQHandler+0xd2>
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	4a48      	ldr	r2, [pc, #288]	@ (8003bd8 <HAL_DMA_IRQHandler+0x1f0>)
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d101      	bne.n	8003abe <HAL_DMA_IRQHandler+0xd6>
 8003aba:	2301      	movs	r3, #1
 8003abc:	e000      	b.n	8003ac0 <HAL_DMA_IRQHandler+0xd8>
 8003abe:	2300      	movs	r3, #0
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	f000 842b 	beq.w	800431c <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003aca:	f003 031f 	and.w	r3, r3, #31
 8003ace:	2208      	movs	r2, #8
 8003ad0:	409a      	lsls	r2, r3
 8003ad2:	69bb      	ldr	r3, [r7, #24]
 8003ad4:	4013      	ands	r3, r2
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	f000 80a2 	beq.w	8003c20 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4a2e      	ldr	r2, [pc, #184]	@ (8003b9c <HAL_DMA_IRQHandler+0x1b4>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d04a      	beq.n	8003b7c <HAL_DMA_IRQHandler+0x194>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	4a2d      	ldr	r2, [pc, #180]	@ (8003ba0 <HAL_DMA_IRQHandler+0x1b8>)
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d045      	beq.n	8003b7c <HAL_DMA_IRQHandler+0x194>
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	4a2b      	ldr	r2, [pc, #172]	@ (8003ba4 <HAL_DMA_IRQHandler+0x1bc>)
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d040      	beq.n	8003b7c <HAL_DMA_IRQHandler+0x194>
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	4a2a      	ldr	r2, [pc, #168]	@ (8003ba8 <HAL_DMA_IRQHandler+0x1c0>)
 8003b00:	4293      	cmp	r3, r2
 8003b02:	d03b      	beq.n	8003b7c <HAL_DMA_IRQHandler+0x194>
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	4a28      	ldr	r2, [pc, #160]	@ (8003bac <HAL_DMA_IRQHandler+0x1c4>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d036      	beq.n	8003b7c <HAL_DMA_IRQHandler+0x194>
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4a27      	ldr	r2, [pc, #156]	@ (8003bb0 <HAL_DMA_IRQHandler+0x1c8>)
 8003b14:	4293      	cmp	r3, r2
 8003b16:	d031      	beq.n	8003b7c <HAL_DMA_IRQHandler+0x194>
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	4a25      	ldr	r2, [pc, #148]	@ (8003bb4 <HAL_DMA_IRQHandler+0x1cc>)
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	d02c      	beq.n	8003b7c <HAL_DMA_IRQHandler+0x194>
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	4a24      	ldr	r2, [pc, #144]	@ (8003bb8 <HAL_DMA_IRQHandler+0x1d0>)
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d027      	beq.n	8003b7c <HAL_DMA_IRQHandler+0x194>
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	4a22      	ldr	r2, [pc, #136]	@ (8003bbc <HAL_DMA_IRQHandler+0x1d4>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d022      	beq.n	8003b7c <HAL_DMA_IRQHandler+0x194>
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	4a21      	ldr	r2, [pc, #132]	@ (8003bc0 <HAL_DMA_IRQHandler+0x1d8>)
 8003b3c:	4293      	cmp	r3, r2
 8003b3e:	d01d      	beq.n	8003b7c <HAL_DMA_IRQHandler+0x194>
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	4a1f      	ldr	r2, [pc, #124]	@ (8003bc4 <HAL_DMA_IRQHandler+0x1dc>)
 8003b46:	4293      	cmp	r3, r2
 8003b48:	d018      	beq.n	8003b7c <HAL_DMA_IRQHandler+0x194>
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	4a1e      	ldr	r2, [pc, #120]	@ (8003bc8 <HAL_DMA_IRQHandler+0x1e0>)
 8003b50:	4293      	cmp	r3, r2
 8003b52:	d013      	beq.n	8003b7c <HAL_DMA_IRQHandler+0x194>
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	4a1c      	ldr	r2, [pc, #112]	@ (8003bcc <HAL_DMA_IRQHandler+0x1e4>)
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	d00e      	beq.n	8003b7c <HAL_DMA_IRQHandler+0x194>
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	4a1b      	ldr	r2, [pc, #108]	@ (8003bd0 <HAL_DMA_IRQHandler+0x1e8>)
 8003b64:	4293      	cmp	r3, r2
 8003b66:	d009      	beq.n	8003b7c <HAL_DMA_IRQHandler+0x194>
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	4a19      	ldr	r2, [pc, #100]	@ (8003bd4 <HAL_DMA_IRQHandler+0x1ec>)
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d004      	beq.n	8003b7c <HAL_DMA_IRQHandler+0x194>
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	4a18      	ldr	r2, [pc, #96]	@ (8003bd8 <HAL_DMA_IRQHandler+0x1f0>)
 8003b78:	4293      	cmp	r3, r2
 8003b7a:	d12f      	bne.n	8003bdc <HAL_DMA_IRQHandler+0x1f4>
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f003 0304 	and.w	r3, r3, #4
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	bf14      	ite	ne
 8003b8a:	2301      	movne	r3, #1
 8003b8c:	2300      	moveq	r3, #0
 8003b8e:	b2db      	uxtb	r3, r3
 8003b90:	e02e      	b.n	8003bf0 <HAL_DMA_IRQHandler+0x208>
 8003b92:	bf00      	nop
 8003b94:	24000000 	.word	0x24000000
 8003b98:	1b4e81b5 	.word	0x1b4e81b5
 8003b9c:	40020010 	.word	0x40020010
 8003ba0:	40020028 	.word	0x40020028
 8003ba4:	40020040 	.word	0x40020040
 8003ba8:	40020058 	.word	0x40020058
 8003bac:	40020070 	.word	0x40020070
 8003bb0:	40020088 	.word	0x40020088
 8003bb4:	400200a0 	.word	0x400200a0
 8003bb8:	400200b8 	.word	0x400200b8
 8003bbc:	40020410 	.word	0x40020410
 8003bc0:	40020428 	.word	0x40020428
 8003bc4:	40020440 	.word	0x40020440
 8003bc8:	40020458 	.word	0x40020458
 8003bcc:	40020470 	.word	0x40020470
 8003bd0:	40020488 	.word	0x40020488
 8003bd4:	400204a0 	.word	0x400204a0
 8003bd8:	400204b8 	.word	0x400204b8
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f003 0308 	and.w	r3, r3, #8
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	bf14      	ite	ne
 8003bea:	2301      	movne	r3, #1
 8003bec:	2300      	moveq	r3, #0
 8003bee:	b2db      	uxtb	r3, r3
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d015      	beq.n	8003c20 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	681a      	ldr	r2, [r3, #0]
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f022 0204 	bic.w	r2, r2, #4
 8003c02:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c08:	f003 031f 	and.w	r3, r3, #31
 8003c0c:	2208      	movs	r2, #8
 8003c0e:	409a      	lsls	r2, r3
 8003c10:	6a3b      	ldr	r3, [r7, #32]
 8003c12:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c18:	f043 0201 	orr.w	r2, r3, #1
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c24:	f003 031f 	and.w	r3, r3, #31
 8003c28:	69ba      	ldr	r2, [r7, #24]
 8003c2a:	fa22 f303 	lsr.w	r3, r2, r3
 8003c2e:	f003 0301 	and.w	r3, r3, #1
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d06e      	beq.n	8003d14 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	4a69      	ldr	r2, [pc, #420]	@ (8003de0 <HAL_DMA_IRQHandler+0x3f8>)
 8003c3c:	4293      	cmp	r3, r2
 8003c3e:	d04a      	beq.n	8003cd6 <HAL_DMA_IRQHandler+0x2ee>
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	4a67      	ldr	r2, [pc, #412]	@ (8003de4 <HAL_DMA_IRQHandler+0x3fc>)
 8003c46:	4293      	cmp	r3, r2
 8003c48:	d045      	beq.n	8003cd6 <HAL_DMA_IRQHandler+0x2ee>
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	4a66      	ldr	r2, [pc, #408]	@ (8003de8 <HAL_DMA_IRQHandler+0x400>)
 8003c50:	4293      	cmp	r3, r2
 8003c52:	d040      	beq.n	8003cd6 <HAL_DMA_IRQHandler+0x2ee>
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	4a64      	ldr	r2, [pc, #400]	@ (8003dec <HAL_DMA_IRQHandler+0x404>)
 8003c5a:	4293      	cmp	r3, r2
 8003c5c:	d03b      	beq.n	8003cd6 <HAL_DMA_IRQHandler+0x2ee>
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	4a63      	ldr	r2, [pc, #396]	@ (8003df0 <HAL_DMA_IRQHandler+0x408>)
 8003c64:	4293      	cmp	r3, r2
 8003c66:	d036      	beq.n	8003cd6 <HAL_DMA_IRQHandler+0x2ee>
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	4a61      	ldr	r2, [pc, #388]	@ (8003df4 <HAL_DMA_IRQHandler+0x40c>)
 8003c6e:	4293      	cmp	r3, r2
 8003c70:	d031      	beq.n	8003cd6 <HAL_DMA_IRQHandler+0x2ee>
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	4a60      	ldr	r2, [pc, #384]	@ (8003df8 <HAL_DMA_IRQHandler+0x410>)
 8003c78:	4293      	cmp	r3, r2
 8003c7a:	d02c      	beq.n	8003cd6 <HAL_DMA_IRQHandler+0x2ee>
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	4a5e      	ldr	r2, [pc, #376]	@ (8003dfc <HAL_DMA_IRQHandler+0x414>)
 8003c82:	4293      	cmp	r3, r2
 8003c84:	d027      	beq.n	8003cd6 <HAL_DMA_IRQHandler+0x2ee>
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	4a5d      	ldr	r2, [pc, #372]	@ (8003e00 <HAL_DMA_IRQHandler+0x418>)
 8003c8c:	4293      	cmp	r3, r2
 8003c8e:	d022      	beq.n	8003cd6 <HAL_DMA_IRQHandler+0x2ee>
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	4a5b      	ldr	r2, [pc, #364]	@ (8003e04 <HAL_DMA_IRQHandler+0x41c>)
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d01d      	beq.n	8003cd6 <HAL_DMA_IRQHandler+0x2ee>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	4a5a      	ldr	r2, [pc, #360]	@ (8003e08 <HAL_DMA_IRQHandler+0x420>)
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	d018      	beq.n	8003cd6 <HAL_DMA_IRQHandler+0x2ee>
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	4a58      	ldr	r2, [pc, #352]	@ (8003e0c <HAL_DMA_IRQHandler+0x424>)
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d013      	beq.n	8003cd6 <HAL_DMA_IRQHandler+0x2ee>
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	4a57      	ldr	r2, [pc, #348]	@ (8003e10 <HAL_DMA_IRQHandler+0x428>)
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	d00e      	beq.n	8003cd6 <HAL_DMA_IRQHandler+0x2ee>
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	4a55      	ldr	r2, [pc, #340]	@ (8003e14 <HAL_DMA_IRQHandler+0x42c>)
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d009      	beq.n	8003cd6 <HAL_DMA_IRQHandler+0x2ee>
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	4a54      	ldr	r2, [pc, #336]	@ (8003e18 <HAL_DMA_IRQHandler+0x430>)
 8003cc8:	4293      	cmp	r3, r2
 8003cca:	d004      	beq.n	8003cd6 <HAL_DMA_IRQHandler+0x2ee>
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	4a52      	ldr	r2, [pc, #328]	@ (8003e1c <HAL_DMA_IRQHandler+0x434>)
 8003cd2:	4293      	cmp	r3, r2
 8003cd4:	d10a      	bne.n	8003cec <HAL_DMA_IRQHandler+0x304>
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	695b      	ldr	r3, [r3, #20]
 8003cdc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	bf14      	ite	ne
 8003ce4:	2301      	movne	r3, #1
 8003ce6:	2300      	moveq	r3, #0
 8003ce8:	b2db      	uxtb	r3, r3
 8003cea:	e003      	b.n	8003cf4 <HAL_DMA_IRQHandler+0x30c>
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d00d      	beq.n	8003d14 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cfc:	f003 031f 	and.w	r3, r3, #31
 8003d00:	2201      	movs	r2, #1
 8003d02:	409a      	lsls	r2, r3
 8003d04:	6a3b      	ldr	r3, [r7, #32]
 8003d06:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d0c:	f043 0202 	orr.w	r2, r3, #2
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d18:	f003 031f 	and.w	r3, r3, #31
 8003d1c:	2204      	movs	r2, #4
 8003d1e:	409a      	lsls	r2, r3
 8003d20:	69bb      	ldr	r3, [r7, #24]
 8003d22:	4013      	ands	r3, r2
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	f000 808f 	beq.w	8003e48 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	4a2c      	ldr	r2, [pc, #176]	@ (8003de0 <HAL_DMA_IRQHandler+0x3f8>)
 8003d30:	4293      	cmp	r3, r2
 8003d32:	d04a      	beq.n	8003dca <HAL_DMA_IRQHandler+0x3e2>
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	4a2a      	ldr	r2, [pc, #168]	@ (8003de4 <HAL_DMA_IRQHandler+0x3fc>)
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d045      	beq.n	8003dca <HAL_DMA_IRQHandler+0x3e2>
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	4a29      	ldr	r2, [pc, #164]	@ (8003de8 <HAL_DMA_IRQHandler+0x400>)
 8003d44:	4293      	cmp	r3, r2
 8003d46:	d040      	beq.n	8003dca <HAL_DMA_IRQHandler+0x3e2>
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	4a27      	ldr	r2, [pc, #156]	@ (8003dec <HAL_DMA_IRQHandler+0x404>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d03b      	beq.n	8003dca <HAL_DMA_IRQHandler+0x3e2>
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	4a26      	ldr	r2, [pc, #152]	@ (8003df0 <HAL_DMA_IRQHandler+0x408>)
 8003d58:	4293      	cmp	r3, r2
 8003d5a:	d036      	beq.n	8003dca <HAL_DMA_IRQHandler+0x3e2>
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	4a24      	ldr	r2, [pc, #144]	@ (8003df4 <HAL_DMA_IRQHandler+0x40c>)
 8003d62:	4293      	cmp	r3, r2
 8003d64:	d031      	beq.n	8003dca <HAL_DMA_IRQHandler+0x3e2>
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	4a23      	ldr	r2, [pc, #140]	@ (8003df8 <HAL_DMA_IRQHandler+0x410>)
 8003d6c:	4293      	cmp	r3, r2
 8003d6e:	d02c      	beq.n	8003dca <HAL_DMA_IRQHandler+0x3e2>
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	4a21      	ldr	r2, [pc, #132]	@ (8003dfc <HAL_DMA_IRQHandler+0x414>)
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d027      	beq.n	8003dca <HAL_DMA_IRQHandler+0x3e2>
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	4a20      	ldr	r2, [pc, #128]	@ (8003e00 <HAL_DMA_IRQHandler+0x418>)
 8003d80:	4293      	cmp	r3, r2
 8003d82:	d022      	beq.n	8003dca <HAL_DMA_IRQHandler+0x3e2>
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	4a1e      	ldr	r2, [pc, #120]	@ (8003e04 <HAL_DMA_IRQHandler+0x41c>)
 8003d8a:	4293      	cmp	r3, r2
 8003d8c:	d01d      	beq.n	8003dca <HAL_DMA_IRQHandler+0x3e2>
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	4a1d      	ldr	r2, [pc, #116]	@ (8003e08 <HAL_DMA_IRQHandler+0x420>)
 8003d94:	4293      	cmp	r3, r2
 8003d96:	d018      	beq.n	8003dca <HAL_DMA_IRQHandler+0x3e2>
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	4a1b      	ldr	r2, [pc, #108]	@ (8003e0c <HAL_DMA_IRQHandler+0x424>)
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d013      	beq.n	8003dca <HAL_DMA_IRQHandler+0x3e2>
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4a1a      	ldr	r2, [pc, #104]	@ (8003e10 <HAL_DMA_IRQHandler+0x428>)
 8003da8:	4293      	cmp	r3, r2
 8003daa:	d00e      	beq.n	8003dca <HAL_DMA_IRQHandler+0x3e2>
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	4a18      	ldr	r2, [pc, #96]	@ (8003e14 <HAL_DMA_IRQHandler+0x42c>)
 8003db2:	4293      	cmp	r3, r2
 8003db4:	d009      	beq.n	8003dca <HAL_DMA_IRQHandler+0x3e2>
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	4a17      	ldr	r2, [pc, #92]	@ (8003e18 <HAL_DMA_IRQHandler+0x430>)
 8003dbc:	4293      	cmp	r3, r2
 8003dbe:	d004      	beq.n	8003dca <HAL_DMA_IRQHandler+0x3e2>
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	4a15      	ldr	r2, [pc, #84]	@ (8003e1c <HAL_DMA_IRQHandler+0x434>)
 8003dc6:	4293      	cmp	r3, r2
 8003dc8:	d12a      	bne.n	8003e20 <HAL_DMA_IRQHandler+0x438>
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f003 0302 	and.w	r3, r3, #2
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	bf14      	ite	ne
 8003dd8:	2301      	movne	r3, #1
 8003dda:	2300      	moveq	r3, #0
 8003ddc:	b2db      	uxtb	r3, r3
 8003dde:	e023      	b.n	8003e28 <HAL_DMA_IRQHandler+0x440>
 8003de0:	40020010 	.word	0x40020010
 8003de4:	40020028 	.word	0x40020028
 8003de8:	40020040 	.word	0x40020040
 8003dec:	40020058 	.word	0x40020058
 8003df0:	40020070 	.word	0x40020070
 8003df4:	40020088 	.word	0x40020088
 8003df8:	400200a0 	.word	0x400200a0
 8003dfc:	400200b8 	.word	0x400200b8
 8003e00:	40020410 	.word	0x40020410
 8003e04:	40020428 	.word	0x40020428
 8003e08:	40020440 	.word	0x40020440
 8003e0c:	40020458 	.word	0x40020458
 8003e10:	40020470 	.word	0x40020470
 8003e14:	40020488 	.word	0x40020488
 8003e18:	400204a0 	.word	0x400204a0
 8003e1c:	400204b8 	.word	0x400204b8
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	2300      	movs	r3, #0
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d00d      	beq.n	8003e48 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e30:	f003 031f 	and.w	r3, r3, #31
 8003e34:	2204      	movs	r2, #4
 8003e36:	409a      	lsls	r2, r3
 8003e38:	6a3b      	ldr	r3, [r7, #32]
 8003e3a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e40:	f043 0204 	orr.w	r2, r3, #4
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e4c:	f003 031f 	and.w	r3, r3, #31
 8003e50:	2210      	movs	r2, #16
 8003e52:	409a      	lsls	r2, r3
 8003e54:	69bb      	ldr	r3, [r7, #24]
 8003e56:	4013      	ands	r3, r2
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	f000 80a6 	beq.w	8003faa <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	4a85      	ldr	r2, [pc, #532]	@ (8004078 <HAL_DMA_IRQHandler+0x690>)
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d04a      	beq.n	8003efe <HAL_DMA_IRQHandler+0x516>
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	4a83      	ldr	r2, [pc, #524]	@ (800407c <HAL_DMA_IRQHandler+0x694>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d045      	beq.n	8003efe <HAL_DMA_IRQHandler+0x516>
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	4a82      	ldr	r2, [pc, #520]	@ (8004080 <HAL_DMA_IRQHandler+0x698>)
 8003e78:	4293      	cmp	r3, r2
 8003e7a:	d040      	beq.n	8003efe <HAL_DMA_IRQHandler+0x516>
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	4a80      	ldr	r2, [pc, #512]	@ (8004084 <HAL_DMA_IRQHandler+0x69c>)
 8003e82:	4293      	cmp	r3, r2
 8003e84:	d03b      	beq.n	8003efe <HAL_DMA_IRQHandler+0x516>
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	4a7f      	ldr	r2, [pc, #508]	@ (8004088 <HAL_DMA_IRQHandler+0x6a0>)
 8003e8c:	4293      	cmp	r3, r2
 8003e8e:	d036      	beq.n	8003efe <HAL_DMA_IRQHandler+0x516>
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	4a7d      	ldr	r2, [pc, #500]	@ (800408c <HAL_DMA_IRQHandler+0x6a4>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d031      	beq.n	8003efe <HAL_DMA_IRQHandler+0x516>
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4a7c      	ldr	r2, [pc, #496]	@ (8004090 <HAL_DMA_IRQHandler+0x6a8>)
 8003ea0:	4293      	cmp	r3, r2
 8003ea2:	d02c      	beq.n	8003efe <HAL_DMA_IRQHandler+0x516>
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	4a7a      	ldr	r2, [pc, #488]	@ (8004094 <HAL_DMA_IRQHandler+0x6ac>)
 8003eaa:	4293      	cmp	r3, r2
 8003eac:	d027      	beq.n	8003efe <HAL_DMA_IRQHandler+0x516>
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	4a79      	ldr	r2, [pc, #484]	@ (8004098 <HAL_DMA_IRQHandler+0x6b0>)
 8003eb4:	4293      	cmp	r3, r2
 8003eb6:	d022      	beq.n	8003efe <HAL_DMA_IRQHandler+0x516>
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	4a77      	ldr	r2, [pc, #476]	@ (800409c <HAL_DMA_IRQHandler+0x6b4>)
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	d01d      	beq.n	8003efe <HAL_DMA_IRQHandler+0x516>
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	4a76      	ldr	r2, [pc, #472]	@ (80040a0 <HAL_DMA_IRQHandler+0x6b8>)
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	d018      	beq.n	8003efe <HAL_DMA_IRQHandler+0x516>
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	4a74      	ldr	r2, [pc, #464]	@ (80040a4 <HAL_DMA_IRQHandler+0x6bc>)
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	d013      	beq.n	8003efe <HAL_DMA_IRQHandler+0x516>
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	4a73      	ldr	r2, [pc, #460]	@ (80040a8 <HAL_DMA_IRQHandler+0x6c0>)
 8003edc:	4293      	cmp	r3, r2
 8003ede:	d00e      	beq.n	8003efe <HAL_DMA_IRQHandler+0x516>
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	4a71      	ldr	r2, [pc, #452]	@ (80040ac <HAL_DMA_IRQHandler+0x6c4>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d009      	beq.n	8003efe <HAL_DMA_IRQHandler+0x516>
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	4a70      	ldr	r2, [pc, #448]	@ (80040b0 <HAL_DMA_IRQHandler+0x6c8>)
 8003ef0:	4293      	cmp	r3, r2
 8003ef2:	d004      	beq.n	8003efe <HAL_DMA_IRQHandler+0x516>
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	4a6e      	ldr	r2, [pc, #440]	@ (80040b4 <HAL_DMA_IRQHandler+0x6cc>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d10a      	bne.n	8003f14 <HAL_DMA_IRQHandler+0x52c>
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f003 0308 	and.w	r3, r3, #8
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	bf14      	ite	ne
 8003f0c:	2301      	movne	r3, #1
 8003f0e:	2300      	moveq	r3, #0
 8003f10:	b2db      	uxtb	r3, r3
 8003f12:	e009      	b.n	8003f28 <HAL_DMA_IRQHandler+0x540>
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f003 0304 	and.w	r3, r3, #4
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	bf14      	ite	ne
 8003f22:	2301      	movne	r3, #1
 8003f24:	2300      	moveq	r3, #0
 8003f26:	b2db      	uxtb	r3, r3
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d03e      	beq.n	8003faa <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f30:	f003 031f 	and.w	r3, r3, #31
 8003f34:	2210      	movs	r2, #16
 8003f36:	409a      	lsls	r2, r3
 8003f38:	6a3b      	ldr	r3, [r7, #32]
 8003f3a:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d018      	beq.n	8003f7c <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d108      	bne.n	8003f6a <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d024      	beq.n	8003faa <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f64:	6878      	ldr	r0, [r7, #4]
 8003f66:	4798      	blx	r3
 8003f68:	e01f      	b.n	8003faa <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d01b      	beq.n	8003faa <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f76:	6878      	ldr	r0, [r7, #4]
 8003f78:	4798      	blx	r3
 8003f7a:	e016      	b.n	8003faa <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d107      	bne.n	8003f9a <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	681a      	ldr	r2, [r3, #0]
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f022 0208 	bic.w	r2, r2, #8
 8003f98:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d003      	beq.n	8003faa <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fa6:	6878      	ldr	r0, [r7, #4]
 8003fa8:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fae:	f003 031f 	and.w	r3, r3, #31
 8003fb2:	2220      	movs	r2, #32
 8003fb4:	409a      	lsls	r2, r3
 8003fb6:	69bb      	ldr	r3, [r7, #24]
 8003fb8:	4013      	ands	r3, r2
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	f000 8110 	beq.w	80041e0 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	4a2c      	ldr	r2, [pc, #176]	@ (8004078 <HAL_DMA_IRQHandler+0x690>)
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d04a      	beq.n	8004060 <HAL_DMA_IRQHandler+0x678>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	4a2b      	ldr	r2, [pc, #172]	@ (800407c <HAL_DMA_IRQHandler+0x694>)
 8003fd0:	4293      	cmp	r3, r2
 8003fd2:	d045      	beq.n	8004060 <HAL_DMA_IRQHandler+0x678>
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	4a29      	ldr	r2, [pc, #164]	@ (8004080 <HAL_DMA_IRQHandler+0x698>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d040      	beq.n	8004060 <HAL_DMA_IRQHandler+0x678>
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	4a28      	ldr	r2, [pc, #160]	@ (8004084 <HAL_DMA_IRQHandler+0x69c>)
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d03b      	beq.n	8004060 <HAL_DMA_IRQHandler+0x678>
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4a26      	ldr	r2, [pc, #152]	@ (8004088 <HAL_DMA_IRQHandler+0x6a0>)
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d036      	beq.n	8004060 <HAL_DMA_IRQHandler+0x678>
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	4a25      	ldr	r2, [pc, #148]	@ (800408c <HAL_DMA_IRQHandler+0x6a4>)
 8003ff8:	4293      	cmp	r3, r2
 8003ffa:	d031      	beq.n	8004060 <HAL_DMA_IRQHandler+0x678>
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	4a23      	ldr	r2, [pc, #140]	@ (8004090 <HAL_DMA_IRQHandler+0x6a8>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d02c      	beq.n	8004060 <HAL_DMA_IRQHandler+0x678>
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	4a22      	ldr	r2, [pc, #136]	@ (8004094 <HAL_DMA_IRQHandler+0x6ac>)
 800400c:	4293      	cmp	r3, r2
 800400e:	d027      	beq.n	8004060 <HAL_DMA_IRQHandler+0x678>
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	4a20      	ldr	r2, [pc, #128]	@ (8004098 <HAL_DMA_IRQHandler+0x6b0>)
 8004016:	4293      	cmp	r3, r2
 8004018:	d022      	beq.n	8004060 <HAL_DMA_IRQHandler+0x678>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	4a1f      	ldr	r2, [pc, #124]	@ (800409c <HAL_DMA_IRQHandler+0x6b4>)
 8004020:	4293      	cmp	r3, r2
 8004022:	d01d      	beq.n	8004060 <HAL_DMA_IRQHandler+0x678>
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4a1d      	ldr	r2, [pc, #116]	@ (80040a0 <HAL_DMA_IRQHandler+0x6b8>)
 800402a:	4293      	cmp	r3, r2
 800402c:	d018      	beq.n	8004060 <HAL_DMA_IRQHandler+0x678>
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	4a1c      	ldr	r2, [pc, #112]	@ (80040a4 <HAL_DMA_IRQHandler+0x6bc>)
 8004034:	4293      	cmp	r3, r2
 8004036:	d013      	beq.n	8004060 <HAL_DMA_IRQHandler+0x678>
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	4a1a      	ldr	r2, [pc, #104]	@ (80040a8 <HAL_DMA_IRQHandler+0x6c0>)
 800403e:	4293      	cmp	r3, r2
 8004040:	d00e      	beq.n	8004060 <HAL_DMA_IRQHandler+0x678>
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	4a19      	ldr	r2, [pc, #100]	@ (80040ac <HAL_DMA_IRQHandler+0x6c4>)
 8004048:	4293      	cmp	r3, r2
 800404a:	d009      	beq.n	8004060 <HAL_DMA_IRQHandler+0x678>
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4a17      	ldr	r2, [pc, #92]	@ (80040b0 <HAL_DMA_IRQHandler+0x6c8>)
 8004052:	4293      	cmp	r3, r2
 8004054:	d004      	beq.n	8004060 <HAL_DMA_IRQHandler+0x678>
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	4a16      	ldr	r2, [pc, #88]	@ (80040b4 <HAL_DMA_IRQHandler+0x6cc>)
 800405c:	4293      	cmp	r3, r2
 800405e:	d12b      	bne.n	80040b8 <HAL_DMA_IRQHandler+0x6d0>
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f003 0310 	and.w	r3, r3, #16
 800406a:	2b00      	cmp	r3, #0
 800406c:	bf14      	ite	ne
 800406e:	2301      	movne	r3, #1
 8004070:	2300      	moveq	r3, #0
 8004072:	b2db      	uxtb	r3, r3
 8004074:	e02a      	b.n	80040cc <HAL_DMA_IRQHandler+0x6e4>
 8004076:	bf00      	nop
 8004078:	40020010 	.word	0x40020010
 800407c:	40020028 	.word	0x40020028
 8004080:	40020040 	.word	0x40020040
 8004084:	40020058 	.word	0x40020058
 8004088:	40020070 	.word	0x40020070
 800408c:	40020088 	.word	0x40020088
 8004090:	400200a0 	.word	0x400200a0
 8004094:	400200b8 	.word	0x400200b8
 8004098:	40020410 	.word	0x40020410
 800409c:	40020428 	.word	0x40020428
 80040a0:	40020440 	.word	0x40020440
 80040a4:	40020458 	.word	0x40020458
 80040a8:	40020470 	.word	0x40020470
 80040ac:	40020488 	.word	0x40020488
 80040b0:	400204a0 	.word	0x400204a0
 80040b4:	400204b8 	.word	0x400204b8
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f003 0302 	and.w	r3, r3, #2
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	bf14      	ite	ne
 80040c6:	2301      	movne	r3, #1
 80040c8:	2300      	moveq	r3, #0
 80040ca:	b2db      	uxtb	r3, r3
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	f000 8087 	beq.w	80041e0 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040d6:	f003 031f 	and.w	r3, r3, #31
 80040da:	2220      	movs	r2, #32
 80040dc:	409a      	lsls	r2, r3
 80040de:	6a3b      	ldr	r3, [r7, #32]
 80040e0:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80040e8:	b2db      	uxtb	r3, r3
 80040ea:	2b04      	cmp	r3, #4
 80040ec:	d139      	bne.n	8004162 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	681a      	ldr	r2, [r3, #0]
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f022 0216 	bic.w	r2, r2, #22
 80040fc:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	695a      	ldr	r2, [r3, #20]
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800410c:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004112:	2b00      	cmp	r3, #0
 8004114:	d103      	bne.n	800411e <HAL_DMA_IRQHandler+0x736>
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800411a:	2b00      	cmp	r3, #0
 800411c:	d007      	beq.n	800412e <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	681a      	ldr	r2, [r3, #0]
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f022 0208 	bic.w	r2, r2, #8
 800412c:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004132:	f003 031f 	and.w	r3, r3, #31
 8004136:	223f      	movs	r2, #63	@ 0x3f
 8004138:	409a      	lsls	r2, r3
 800413a:	6a3b      	ldr	r3, [r7, #32]
 800413c:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2201      	movs	r2, #1
 8004142:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	2200      	movs	r2, #0
 800414a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004152:	2b00      	cmp	r3, #0
 8004154:	f000 834a 	beq.w	80047ec <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800415c:	6878      	ldr	r0, [r7, #4]
 800415e:	4798      	blx	r3
          }
          return;
 8004160:	e344      	b.n	80047ec <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800416c:	2b00      	cmp	r3, #0
 800416e:	d018      	beq.n	80041a2 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800417a:	2b00      	cmp	r3, #0
 800417c:	d108      	bne.n	8004190 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004182:	2b00      	cmp	r3, #0
 8004184:	d02c      	beq.n	80041e0 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800418a:	6878      	ldr	r0, [r7, #4]
 800418c:	4798      	blx	r3
 800418e:	e027      	b.n	80041e0 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004194:	2b00      	cmp	r3, #0
 8004196:	d023      	beq.n	80041e0 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800419c:	6878      	ldr	r0, [r7, #4]
 800419e:	4798      	blx	r3
 80041a0:	e01e      	b.n	80041e0 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d10f      	bne.n	80041d0 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	681a      	ldr	r2, [r3, #0]
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f022 0210 	bic.w	r2, r2, #16
 80041be:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2201      	movs	r2, #1
 80041c4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2200      	movs	r2, #0
 80041cc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d003      	beq.n	80041e0 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041dc:	6878      	ldr	r0, [r7, #4]
 80041de:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	f000 8306 	beq.w	80047f6 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041ee:	f003 0301 	and.w	r3, r3, #1
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	f000 8088 	beq.w	8004308 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2204      	movs	r2, #4
 80041fc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	4a7a      	ldr	r2, [pc, #488]	@ (80043f0 <HAL_DMA_IRQHandler+0xa08>)
 8004206:	4293      	cmp	r3, r2
 8004208:	d04a      	beq.n	80042a0 <HAL_DMA_IRQHandler+0x8b8>
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	4a79      	ldr	r2, [pc, #484]	@ (80043f4 <HAL_DMA_IRQHandler+0xa0c>)
 8004210:	4293      	cmp	r3, r2
 8004212:	d045      	beq.n	80042a0 <HAL_DMA_IRQHandler+0x8b8>
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	4a77      	ldr	r2, [pc, #476]	@ (80043f8 <HAL_DMA_IRQHandler+0xa10>)
 800421a:	4293      	cmp	r3, r2
 800421c:	d040      	beq.n	80042a0 <HAL_DMA_IRQHandler+0x8b8>
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	4a76      	ldr	r2, [pc, #472]	@ (80043fc <HAL_DMA_IRQHandler+0xa14>)
 8004224:	4293      	cmp	r3, r2
 8004226:	d03b      	beq.n	80042a0 <HAL_DMA_IRQHandler+0x8b8>
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	4a74      	ldr	r2, [pc, #464]	@ (8004400 <HAL_DMA_IRQHandler+0xa18>)
 800422e:	4293      	cmp	r3, r2
 8004230:	d036      	beq.n	80042a0 <HAL_DMA_IRQHandler+0x8b8>
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	4a73      	ldr	r2, [pc, #460]	@ (8004404 <HAL_DMA_IRQHandler+0xa1c>)
 8004238:	4293      	cmp	r3, r2
 800423a:	d031      	beq.n	80042a0 <HAL_DMA_IRQHandler+0x8b8>
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	4a71      	ldr	r2, [pc, #452]	@ (8004408 <HAL_DMA_IRQHandler+0xa20>)
 8004242:	4293      	cmp	r3, r2
 8004244:	d02c      	beq.n	80042a0 <HAL_DMA_IRQHandler+0x8b8>
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	4a70      	ldr	r2, [pc, #448]	@ (800440c <HAL_DMA_IRQHandler+0xa24>)
 800424c:	4293      	cmp	r3, r2
 800424e:	d027      	beq.n	80042a0 <HAL_DMA_IRQHandler+0x8b8>
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4a6e      	ldr	r2, [pc, #440]	@ (8004410 <HAL_DMA_IRQHandler+0xa28>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d022      	beq.n	80042a0 <HAL_DMA_IRQHandler+0x8b8>
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	4a6d      	ldr	r2, [pc, #436]	@ (8004414 <HAL_DMA_IRQHandler+0xa2c>)
 8004260:	4293      	cmp	r3, r2
 8004262:	d01d      	beq.n	80042a0 <HAL_DMA_IRQHandler+0x8b8>
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	4a6b      	ldr	r2, [pc, #428]	@ (8004418 <HAL_DMA_IRQHandler+0xa30>)
 800426a:	4293      	cmp	r3, r2
 800426c:	d018      	beq.n	80042a0 <HAL_DMA_IRQHandler+0x8b8>
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	4a6a      	ldr	r2, [pc, #424]	@ (800441c <HAL_DMA_IRQHandler+0xa34>)
 8004274:	4293      	cmp	r3, r2
 8004276:	d013      	beq.n	80042a0 <HAL_DMA_IRQHandler+0x8b8>
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	4a68      	ldr	r2, [pc, #416]	@ (8004420 <HAL_DMA_IRQHandler+0xa38>)
 800427e:	4293      	cmp	r3, r2
 8004280:	d00e      	beq.n	80042a0 <HAL_DMA_IRQHandler+0x8b8>
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	4a67      	ldr	r2, [pc, #412]	@ (8004424 <HAL_DMA_IRQHandler+0xa3c>)
 8004288:	4293      	cmp	r3, r2
 800428a:	d009      	beq.n	80042a0 <HAL_DMA_IRQHandler+0x8b8>
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	4a65      	ldr	r2, [pc, #404]	@ (8004428 <HAL_DMA_IRQHandler+0xa40>)
 8004292:	4293      	cmp	r3, r2
 8004294:	d004      	beq.n	80042a0 <HAL_DMA_IRQHandler+0x8b8>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	4a64      	ldr	r2, [pc, #400]	@ (800442c <HAL_DMA_IRQHandler+0xa44>)
 800429c:	4293      	cmp	r3, r2
 800429e:	d108      	bne.n	80042b2 <HAL_DMA_IRQHandler+0x8ca>
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	681a      	ldr	r2, [r3, #0]
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f022 0201 	bic.w	r2, r2, #1
 80042ae:	601a      	str	r2, [r3, #0]
 80042b0:	e007      	b.n	80042c2 <HAL_DMA_IRQHandler+0x8da>
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	681a      	ldr	r2, [r3, #0]
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f022 0201 	bic.w	r2, r2, #1
 80042c0:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	3301      	adds	r3, #1
 80042c6:	60fb      	str	r3, [r7, #12]
 80042c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042ca:	429a      	cmp	r2, r3
 80042cc:	d307      	bcc.n	80042de <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f003 0301 	and.w	r3, r3, #1
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d1f2      	bne.n	80042c2 <HAL_DMA_IRQHandler+0x8da>
 80042dc:	e000      	b.n	80042e0 <HAL_DMA_IRQHandler+0x8f8>
            break;
 80042de:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f003 0301 	and.w	r3, r3, #1
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d004      	beq.n	80042f8 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	2203      	movs	r2, #3
 80042f2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 80042f6:	e003      	b.n	8004300 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2201      	movs	r2, #1
 80042fc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2200      	movs	r2, #0
 8004304:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800430c:	2b00      	cmp	r3, #0
 800430e:	f000 8272 	beq.w	80047f6 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004316:	6878      	ldr	r0, [r7, #4]
 8004318:	4798      	blx	r3
 800431a:	e26c      	b.n	80047f6 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	4a43      	ldr	r2, [pc, #268]	@ (8004430 <HAL_DMA_IRQHandler+0xa48>)
 8004322:	4293      	cmp	r3, r2
 8004324:	d022      	beq.n	800436c <HAL_DMA_IRQHandler+0x984>
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	4a42      	ldr	r2, [pc, #264]	@ (8004434 <HAL_DMA_IRQHandler+0xa4c>)
 800432c:	4293      	cmp	r3, r2
 800432e:	d01d      	beq.n	800436c <HAL_DMA_IRQHandler+0x984>
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	4a40      	ldr	r2, [pc, #256]	@ (8004438 <HAL_DMA_IRQHandler+0xa50>)
 8004336:	4293      	cmp	r3, r2
 8004338:	d018      	beq.n	800436c <HAL_DMA_IRQHandler+0x984>
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	4a3f      	ldr	r2, [pc, #252]	@ (800443c <HAL_DMA_IRQHandler+0xa54>)
 8004340:	4293      	cmp	r3, r2
 8004342:	d013      	beq.n	800436c <HAL_DMA_IRQHandler+0x984>
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	4a3d      	ldr	r2, [pc, #244]	@ (8004440 <HAL_DMA_IRQHandler+0xa58>)
 800434a:	4293      	cmp	r3, r2
 800434c:	d00e      	beq.n	800436c <HAL_DMA_IRQHandler+0x984>
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	4a3c      	ldr	r2, [pc, #240]	@ (8004444 <HAL_DMA_IRQHandler+0xa5c>)
 8004354:	4293      	cmp	r3, r2
 8004356:	d009      	beq.n	800436c <HAL_DMA_IRQHandler+0x984>
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	4a3a      	ldr	r2, [pc, #232]	@ (8004448 <HAL_DMA_IRQHandler+0xa60>)
 800435e:	4293      	cmp	r3, r2
 8004360:	d004      	beq.n	800436c <HAL_DMA_IRQHandler+0x984>
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	4a39      	ldr	r2, [pc, #228]	@ (800444c <HAL_DMA_IRQHandler+0xa64>)
 8004368:	4293      	cmp	r3, r2
 800436a:	d101      	bne.n	8004370 <HAL_DMA_IRQHandler+0x988>
 800436c:	2301      	movs	r3, #1
 800436e:	e000      	b.n	8004372 <HAL_DMA_IRQHandler+0x98a>
 8004370:	2300      	movs	r3, #0
 8004372:	2b00      	cmp	r3, #0
 8004374:	f000 823f 	beq.w	80047f6 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004384:	f003 031f 	and.w	r3, r3, #31
 8004388:	2204      	movs	r2, #4
 800438a:	409a      	lsls	r2, r3
 800438c:	697b      	ldr	r3, [r7, #20]
 800438e:	4013      	ands	r3, r2
 8004390:	2b00      	cmp	r3, #0
 8004392:	f000 80cd 	beq.w	8004530 <HAL_DMA_IRQHandler+0xb48>
 8004396:	693b      	ldr	r3, [r7, #16]
 8004398:	f003 0304 	and.w	r3, r3, #4
 800439c:	2b00      	cmp	r3, #0
 800439e:	f000 80c7 	beq.w	8004530 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043a6:	f003 031f 	and.w	r3, r3, #31
 80043aa:	2204      	movs	r2, #4
 80043ac:	409a      	lsls	r2, r3
 80043ae:	69fb      	ldr	r3, [r7, #28]
 80043b0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80043b2:	693b      	ldr	r3, [r7, #16]
 80043b4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d049      	beq.n	8004450 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80043bc:	693b      	ldr	r3, [r7, #16]
 80043be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d109      	bne.n	80043da <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	f000 8210 	beq.w	80047f0 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80043d4:	6878      	ldr	r0, [r7, #4]
 80043d6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80043d8:	e20a      	b.n	80047f0 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043de:	2b00      	cmp	r3, #0
 80043e0:	f000 8206 	beq.w	80047f0 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043e8:	6878      	ldr	r0, [r7, #4]
 80043ea:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80043ec:	e200      	b.n	80047f0 <HAL_DMA_IRQHandler+0xe08>
 80043ee:	bf00      	nop
 80043f0:	40020010 	.word	0x40020010
 80043f4:	40020028 	.word	0x40020028
 80043f8:	40020040 	.word	0x40020040
 80043fc:	40020058 	.word	0x40020058
 8004400:	40020070 	.word	0x40020070
 8004404:	40020088 	.word	0x40020088
 8004408:	400200a0 	.word	0x400200a0
 800440c:	400200b8 	.word	0x400200b8
 8004410:	40020410 	.word	0x40020410
 8004414:	40020428 	.word	0x40020428
 8004418:	40020440 	.word	0x40020440
 800441c:	40020458 	.word	0x40020458
 8004420:	40020470 	.word	0x40020470
 8004424:	40020488 	.word	0x40020488
 8004428:	400204a0 	.word	0x400204a0
 800442c:	400204b8 	.word	0x400204b8
 8004430:	58025408 	.word	0x58025408
 8004434:	5802541c 	.word	0x5802541c
 8004438:	58025430 	.word	0x58025430
 800443c:	58025444 	.word	0x58025444
 8004440:	58025458 	.word	0x58025458
 8004444:	5802546c 	.word	0x5802546c
 8004448:	58025480 	.word	0x58025480
 800444c:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8004450:	693b      	ldr	r3, [r7, #16]
 8004452:	f003 0320 	and.w	r3, r3, #32
 8004456:	2b00      	cmp	r3, #0
 8004458:	d160      	bne.n	800451c <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	4a7f      	ldr	r2, [pc, #508]	@ (800465c <HAL_DMA_IRQHandler+0xc74>)
 8004460:	4293      	cmp	r3, r2
 8004462:	d04a      	beq.n	80044fa <HAL_DMA_IRQHandler+0xb12>
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	4a7d      	ldr	r2, [pc, #500]	@ (8004660 <HAL_DMA_IRQHandler+0xc78>)
 800446a:	4293      	cmp	r3, r2
 800446c:	d045      	beq.n	80044fa <HAL_DMA_IRQHandler+0xb12>
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	4a7c      	ldr	r2, [pc, #496]	@ (8004664 <HAL_DMA_IRQHandler+0xc7c>)
 8004474:	4293      	cmp	r3, r2
 8004476:	d040      	beq.n	80044fa <HAL_DMA_IRQHandler+0xb12>
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	4a7a      	ldr	r2, [pc, #488]	@ (8004668 <HAL_DMA_IRQHandler+0xc80>)
 800447e:	4293      	cmp	r3, r2
 8004480:	d03b      	beq.n	80044fa <HAL_DMA_IRQHandler+0xb12>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	4a79      	ldr	r2, [pc, #484]	@ (800466c <HAL_DMA_IRQHandler+0xc84>)
 8004488:	4293      	cmp	r3, r2
 800448a:	d036      	beq.n	80044fa <HAL_DMA_IRQHandler+0xb12>
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	4a77      	ldr	r2, [pc, #476]	@ (8004670 <HAL_DMA_IRQHandler+0xc88>)
 8004492:	4293      	cmp	r3, r2
 8004494:	d031      	beq.n	80044fa <HAL_DMA_IRQHandler+0xb12>
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	4a76      	ldr	r2, [pc, #472]	@ (8004674 <HAL_DMA_IRQHandler+0xc8c>)
 800449c:	4293      	cmp	r3, r2
 800449e:	d02c      	beq.n	80044fa <HAL_DMA_IRQHandler+0xb12>
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	4a74      	ldr	r2, [pc, #464]	@ (8004678 <HAL_DMA_IRQHandler+0xc90>)
 80044a6:	4293      	cmp	r3, r2
 80044a8:	d027      	beq.n	80044fa <HAL_DMA_IRQHandler+0xb12>
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	4a73      	ldr	r2, [pc, #460]	@ (800467c <HAL_DMA_IRQHandler+0xc94>)
 80044b0:	4293      	cmp	r3, r2
 80044b2:	d022      	beq.n	80044fa <HAL_DMA_IRQHandler+0xb12>
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	4a71      	ldr	r2, [pc, #452]	@ (8004680 <HAL_DMA_IRQHandler+0xc98>)
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d01d      	beq.n	80044fa <HAL_DMA_IRQHandler+0xb12>
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	4a70      	ldr	r2, [pc, #448]	@ (8004684 <HAL_DMA_IRQHandler+0xc9c>)
 80044c4:	4293      	cmp	r3, r2
 80044c6:	d018      	beq.n	80044fa <HAL_DMA_IRQHandler+0xb12>
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	4a6e      	ldr	r2, [pc, #440]	@ (8004688 <HAL_DMA_IRQHandler+0xca0>)
 80044ce:	4293      	cmp	r3, r2
 80044d0:	d013      	beq.n	80044fa <HAL_DMA_IRQHandler+0xb12>
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	4a6d      	ldr	r2, [pc, #436]	@ (800468c <HAL_DMA_IRQHandler+0xca4>)
 80044d8:	4293      	cmp	r3, r2
 80044da:	d00e      	beq.n	80044fa <HAL_DMA_IRQHandler+0xb12>
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	4a6b      	ldr	r2, [pc, #428]	@ (8004690 <HAL_DMA_IRQHandler+0xca8>)
 80044e2:	4293      	cmp	r3, r2
 80044e4:	d009      	beq.n	80044fa <HAL_DMA_IRQHandler+0xb12>
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	4a6a      	ldr	r2, [pc, #424]	@ (8004694 <HAL_DMA_IRQHandler+0xcac>)
 80044ec:	4293      	cmp	r3, r2
 80044ee:	d004      	beq.n	80044fa <HAL_DMA_IRQHandler+0xb12>
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	4a68      	ldr	r2, [pc, #416]	@ (8004698 <HAL_DMA_IRQHandler+0xcb0>)
 80044f6:	4293      	cmp	r3, r2
 80044f8:	d108      	bne.n	800450c <HAL_DMA_IRQHandler+0xb24>
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	681a      	ldr	r2, [r3, #0]
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f022 0208 	bic.w	r2, r2, #8
 8004508:	601a      	str	r2, [r3, #0]
 800450a:	e007      	b.n	800451c <HAL_DMA_IRQHandler+0xb34>
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	681a      	ldr	r2, [r3, #0]
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f022 0204 	bic.w	r2, r2, #4
 800451a:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004520:	2b00      	cmp	r3, #0
 8004522:	f000 8165 	beq.w	80047f0 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800452a:	6878      	ldr	r0, [r7, #4]
 800452c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800452e:	e15f      	b.n	80047f0 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004534:	f003 031f 	and.w	r3, r3, #31
 8004538:	2202      	movs	r2, #2
 800453a:	409a      	lsls	r2, r3
 800453c:	697b      	ldr	r3, [r7, #20]
 800453e:	4013      	ands	r3, r2
 8004540:	2b00      	cmp	r3, #0
 8004542:	f000 80c5 	beq.w	80046d0 <HAL_DMA_IRQHandler+0xce8>
 8004546:	693b      	ldr	r3, [r7, #16]
 8004548:	f003 0302 	and.w	r3, r3, #2
 800454c:	2b00      	cmp	r3, #0
 800454e:	f000 80bf 	beq.w	80046d0 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004556:	f003 031f 	and.w	r3, r3, #31
 800455a:	2202      	movs	r2, #2
 800455c:	409a      	lsls	r2, r3
 800455e:	69fb      	ldr	r3, [r7, #28]
 8004560:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004562:	693b      	ldr	r3, [r7, #16]
 8004564:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004568:	2b00      	cmp	r3, #0
 800456a:	d018      	beq.n	800459e <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800456c:	693b      	ldr	r3, [r7, #16]
 800456e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004572:	2b00      	cmp	r3, #0
 8004574:	d109      	bne.n	800458a <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800457a:	2b00      	cmp	r3, #0
 800457c:	f000 813a 	beq.w	80047f4 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004584:	6878      	ldr	r0, [r7, #4]
 8004586:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004588:	e134      	b.n	80047f4 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800458e:	2b00      	cmp	r3, #0
 8004590:	f000 8130 	beq.w	80047f4 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004598:	6878      	ldr	r0, [r7, #4]
 800459a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800459c:	e12a      	b.n	80047f4 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800459e:	693b      	ldr	r3, [r7, #16]
 80045a0:	f003 0320 	and.w	r3, r3, #32
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	f040 8089 	bne.w	80046bc <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	4a2b      	ldr	r2, [pc, #172]	@ (800465c <HAL_DMA_IRQHandler+0xc74>)
 80045b0:	4293      	cmp	r3, r2
 80045b2:	d04a      	beq.n	800464a <HAL_DMA_IRQHandler+0xc62>
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	4a29      	ldr	r2, [pc, #164]	@ (8004660 <HAL_DMA_IRQHandler+0xc78>)
 80045ba:	4293      	cmp	r3, r2
 80045bc:	d045      	beq.n	800464a <HAL_DMA_IRQHandler+0xc62>
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	4a28      	ldr	r2, [pc, #160]	@ (8004664 <HAL_DMA_IRQHandler+0xc7c>)
 80045c4:	4293      	cmp	r3, r2
 80045c6:	d040      	beq.n	800464a <HAL_DMA_IRQHandler+0xc62>
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	4a26      	ldr	r2, [pc, #152]	@ (8004668 <HAL_DMA_IRQHandler+0xc80>)
 80045ce:	4293      	cmp	r3, r2
 80045d0:	d03b      	beq.n	800464a <HAL_DMA_IRQHandler+0xc62>
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	4a25      	ldr	r2, [pc, #148]	@ (800466c <HAL_DMA_IRQHandler+0xc84>)
 80045d8:	4293      	cmp	r3, r2
 80045da:	d036      	beq.n	800464a <HAL_DMA_IRQHandler+0xc62>
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	4a23      	ldr	r2, [pc, #140]	@ (8004670 <HAL_DMA_IRQHandler+0xc88>)
 80045e2:	4293      	cmp	r3, r2
 80045e4:	d031      	beq.n	800464a <HAL_DMA_IRQHandler+0xc62>
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	4a22      	ldr	r2, [pc, #136]	@ (8004674 <HAL_DMA_IRQHandler+0xc8c>)
 80045ec:	4293      	cmp	r3, r2
 80045ee:	d02c      	beq.n	800464a <HAL_DMA_IRQHandler+0xc62>
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	4a20      	ldr	r2, [pc, #128]	@ (8004678 <HAL_DMA_IRQHandler+0xc90>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d027      	beq.n	800464a <HAL_DMA_IRQHandler+0xc62>
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	4a1f      	ldr	r2, [pc, #124]	@ (800467c <HAL_DMA_IRQHandler+0xc94>)
 8004600:	4293      	cmp	r3, r2
 8004602:	d022      	beq.n	800464a <HAL_DMA_IRQHandler+0xc62>
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	4a1d      	ldr	r2, [pc, #116]	@ (8004680 <HAL_DMA_IRQHandler+0xc98>)
 800460a:	4293      	cmp	r3, r2
 800460c:	d01d      	beq.n	800464a <HAL_DMA_IRQHandler+0xc62>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	4a1c      	ldr	r2, [pc, #112]	@ (8004684 <HAL_DMA_IRQHandler+0xc9c>)
 8004614:	4293      	cmp	r3, r2
 8004616:	d018      	beq.n	800464a <HAL_DMA_IRQHandler+0xc62>
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	4a1a      	ldr	r2, [pc, #104]	@ (8004688 <HAL_DMA_IRQHandler+0xca0>)
 800461e:	4293      	cmp	r3, r2
 8004620:	d013      	beq.n	800464a <HAL_DMA_IRQHandler+0xc62>
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	4a19      	ldr	r2, [pc, #100]	@ (800468c <HAL_DMA_IRQHandler+0xca4>)
 8004628:	4293      	cmp	r3, r2
 800462a:	d00e      	beq.n	800464a <HAL_DMA_IRQHandler+0xc62>
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	4a17      	ldr	r2, [pc, #92]	@ (8004690 <HAL_DMA_IRQHandler+0xca8>)
 8004632:	4293      	cmp	r3, r2
 8004634:	d009      	beq.n	800464a <HAL_DMA_IRQHandler+0xc62>
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	4a16      	ldr	r2, [pc, #88]	@ (8004694 <HAL_DMA_IRQHandler+0xcac>)
 800463c:	4293      	cmp	r3, r2
 800463e:	d004      	beq.n	800464a <HAL_DMA_IRQHandler+0xc62>
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	4a14      	ldr	r2, [pc, #80]	@ (8004698 <HAL_DMA_IRQHandler+0xcb0>)
 8004646:	4293      	cmp	r3, r2
 8004648:	d128      	bne.n	800469c <HAL_DMA_IRQHandler+0xcb4>
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	681a      	ldr	r2, [r3, #0]
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f022 0214 	bic.w	r2, r2, #20
 8004658:	601a      	str	r2, [r3, #0]
 800465a:	e027      	b.n	80046ac <HAL_DMA_IRQHandler+0xcc4>
 800465c:	40020010 	.word	0x40020010
 8004660:	40020028 	.word	0x40020028
 8004664:	40020040 	.word	0x40020040
 8004668:	40020058 	.word	0x40020058
 800466c:	40020070 	.word	0x40020070
 8004670:	40020088 	.word	0x40020088
 8004674:	400200a0 	.word	0x400200a0
 8004678:	400200b8 	.word	0x400200b8
 800467c:	40020410 	.word	0x40020410
 8004680:	40020428 	.word	0x40020428
 8004684:	40020440 	.word	0x40020440
 8004688:	40020458 	.word	0x40020458
 800468c:	40020470 	.word	0x40020470
 8004690:	40020488 	.word	0x40020488
 8004694:	400204a0 	.word	0x400204a0
 8004698:	400204b8 	.word	0x400204b8
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	681a      	ldr	r2, [r3, #0]
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f022 020a 	bic.w	r2, r2, #10
 80046aa:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2201      	movs	r2, #1
 80046b0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2200      	movs	r2, #0
 80046b8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	f000 8097 	beq.w	80047f4 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046ca:	6878      	ldr	r0, [r7, #4]
 80046cc:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80046ce:	e091      	b.n	80047f4 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046d4:	f003 031f 	and.w	r3, r3, #31
 80046d8:	2208      	movs	r2, #8
 80046da:	409a      	lsls	r2, r3
 80046dc:	697b      	ldr	r3, [r7, #20]
 80046de:	4013      	ands	r3, r2
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	f000 8088 	beq.w	80047f6 <HAL_DMA_IRQHandler+0xe0e>
 80046e6:	693b      	ldr	r3, [r7, #16]
 80046e8:	f003 0308 	and.w	r3, r3, #8
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	f000 8082 	beq.w	80047f6 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	4a41      	ldr	r2, [pc, #260]	@ (80047fc <HAL_DMA_IRQHandler+0xe14>)
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d04a      	beq.n	8004792 <HAL_DMA_IRQHandler+0xdaa>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	4a3f      	ldr	r2, [pc, #252]	@ (8004800 <HAL_DMA_IRQHandler+0xe18>)
 8004702:	4293      	cmp	r3, r2
 8004704:	d045      	beq.n	8004792 <HAL_DMA_IRQHandler+0xdaa>
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	4a3e      	ldr	r2, [pc, #248]	@ (8004804 <HAL_DMA_IRQHandler+0xe1c>)
 800470c:	4293      	cmp	r3, r2
 800470e:	d040      	beq.n	8004792 <HAL_DMA_IRQHandler+0xdaa>
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	4a3c      	ldr	r2, [pc, #240]	@ (8004808 <HAL_DMA_IRQHandler+0xe20>)
 8004716:	4293      	cmp	r3, r2
 8004718:	d03b      	beq.n	8004792 <HAL_DMA_IRQHandler+0xdaa>
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	4a3b      	ldr	r2, [pc, #236]	@ (800480c <HAL_DMA_IRQHandler+0xe24>)
 8004720:	4293      	cmp	r3, r2
 8004722:	d036      	beq.n	8004792 <HAL_DMA_IRQHandler+0xdaa>
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	4a39      	ldr	r2, [pc, #228]	@ (8004810 <HAL_DMA_IRQHandler+0xe28>)
 800472a:	4293      	cmp	r3, r2
 800472c:	d031      	beq.n	8004792 <HAL_DMA_IRQHandler+0xdaa>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	4a38      	ldr	r2, [pc, #224]	@ (8004814 <HAL_DMA_IRQHandler+0xe2c>)
 8004734:	4293      	cmp	r3, r2
 8004736:	d02c      	beq.n	8004792 <HAL_DMA_IRQHandler+0xdaa>
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	4a36      	ldr	r2, [pc, #216]	@ (8004818 <HAL_DMA_IRQHandler+0xe30>)
 800473e:	4293      	cmp	r3, r2
 8004740:	d027      	beq.n	8004792 <HAL_DMA_IRQHandler+0xdaa>
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	4a35      	ldr	r2, [pc, #212]	@ (800481c <HAL_DMA_IRQHandler+0xe34>)
 8004748:	4293      	cmp	r3, r2
 800474a:	d022      	beq.n	8004792 <HAL_DMA_IRQHandler+0xdaa>
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	4a33      	ldr	r2, [pc, #204]	@ (8004820 <HAL_DMA_IRQHandler+0xe38>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d01d      	beq.n	8004792 <HAL_DMA_IRQHandler+0xdaa>
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	4a32      	ldr	r2, [pc, #200]	@ (8004824 <HAL_DMA_IRQHandler+0xe3c>)
 800475c:	4293      	cmp	r3, r2
 800475e:	d018      	beq.n	8004792 <HAL_DMA_IRQHandler+0xdaa>
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	4a30      	ldr	r2, [pc, #192]	@ (8004828 <HAL_DMA_IRQHandler+0xe40>)
 8004766:	4293      	cmp	r3, r2
 8004768:	d013      	beq.n	8004792 <HAL_DMA_IRQHandler+0xdaa>
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	4a2f      	ldr	r2, [pc, #188]	@ (800482c <HAL_DMA_IRQHandler+0xe44>)
 8004770:	4293      	cmp	r3, r2
 8004772:	d00e      	beq.n	8004792 <HAL_DMA_IRQHandler+0xdaa>
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	4a2d      	ldr	r2, [pc, #180]	@ (8004830 <HAL_DMA_IRQHandler+0xe48>)
 800477a:	4293      	cmp	r3, r2
 800477c:	d009      	beq.n	8004792 <HAL_DMA_IRQHandler+0xdaa>
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	4a2c      	ldr	r2, [pc, #176]	@ (8004834 <HAL_DMA_IRQHandler+0xe4c>)
 8004784:	4293      	cmp	r3, r2
 8004786:	d004      	beq.n	8004792 <HAL_DMA_IRQHandler+0xdaa>
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	4a2a      	ldr	r2, [pc, #168]	@ (8004838 <HAL_DMA_IRQHandler+0xe50>)
 800478e:	4293      	cmp	r3, r2
 8004790:	d108      	bne.n	80047a4 <HAL_DMA_IRQHandler+0xdbc>
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	681a      	ldr	r2, [r3, #0]
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f022 021c 	bic.w	r2, r2, #28
 80047a0:	601a      	str	r2, [r3, #0]
 80047a2:	e007      	b.n	80047b4 <HAL_DMA_IRQHandler+0xdcc>
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	681a      	ldr	r2, [r3, #0]
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f022 020e 	bic.w	r2, r2, #14
 80047b2:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047b8:	f003 031f 	and.w	r3, r3, #31
 80047bc:	2201      	movs	r2, #1
 80047be:	409a      	lsls	r2, r3
 80047c0:	69fb      	ldr	r3, [r7, #28]
 80047c2:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2201      	movs	r2, #1
 80047c8:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	2201      	movs	r2, #1
 80047ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	2200      	movs	r2, #0
 80047d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d009      	beq.n	80047f6 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047e6:	6878      	ldr	r0, [r7, #4]
 80047e8:	4798      	blx	r3
 80047ea:	e004      	b.n	80047f6 <HAL_DMA_IRQHandler+0xe0e>
          return;
 80047ec:	bf00      	nop
 80047ee:	e002      	b.n	80047f6 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80047f0:	bf00      	nop
 80047f2:	e000      	b.n	80047f6 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80047f4:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 80047f6:	3728      	adds	r7, #40	@ 0x28
 80047f8:	46bd      	mov	sp, r7
 80047fa:	bd80      	pop	{r7, pc}
 80047fc:	40020010 	.word	0x40020010
 8004800:	40020028 	.word	0x40020028
 8004804:	40020040 	.word	0x40020040
 8004808:	40020058 	.word	0x40020058
 800480c:	40020070 	.word	0x40020070
 8004810:	40020088 	.word	0x40020088
 8004814:	400200a0 	.word	0x400200a0
 8004818:	400200b8 	.word	0x400200b8
 800481c:	40020410 	.word	0x40020410
 8004820:	40020428 	.word	0x40020428
 8004824:	40020440 	.word	0x40020440
 8004828:	40020458 	.word	0x40020458
 800482c:	40020470 	.word	0x40020470
 8004830:	40020488 	.word	0x40020488
 8004834:	400204a0 	.word	0x400204a0
 8004838:	400204b8 	.word	0x400204b8

0800483c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800483c:	b480      	push	{r7}
 800483e:	b087      	sub	sp, #28
 8004840:	af00      	add	r7, sp, #0
 8004842:	60f8      	str	r0, [r7, #12]
 8004844:	60b9      	str	r1, [r7, #8]
 8004846:	607a      	str	r2, [r7, #4]
 8004848:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800484e:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004854:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	4a7f      	ldr	r2, [pc, #508]	@ (8004a58 <DMA_SetConfig+0x21c>)
 800485c:	4293      	cmp	r3, r2
 800485e:	d072      	beq.n	8004946 <DMA_SetConfig+0x10a>
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	4a7d      	ldr	r2, [pc, #500]	@ (8004a5c <DMA_SetConfig+0x220>)
 8004866:	4293      	cmp	r3, r2
 8004868:	d06d      	beq.n	8004946 <DMA_SetConfig+0x10a>
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	4a7c      	ldr	r2, [pc, #496]	@ (8004a60 <DMA_SetConfig+0x224>)
 8004870:	4293      	cmp	r3, r2
 8004872:	d068      	beq.n	8004946 <DMA_SetConfig+0x10a>
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	4a7a      	ldr	r2, [pc, #488]	@ (8004a64 <DMA_SetConfig+0x228>)
 800487a:	4293      	cmp	r3, r2
 800487c:	d063      	beq.n	8004946 <DMA_SetConfig+0x10a>
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	4a79      	ldr	r2, [pc, #484]	@ (8004a68 <DMA_SetConfig+0x22c>)
 8004884:	4293      	cmp	r3, r2
 8004886:	d05e      	beq.n	8004946 <DMA_SetConfig+0x10a>
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	4a77      	ldr	r2, [pc, #476]	@ (8004a6c <DMA_SetConfig+0x230>)
 800488e:	4293      	cmp	r3, r2
 8004890:	d059      	beq.n	8004946 <DMA_SetConfig+0x10a>
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	4a76      	ldr	r2, [pc, #472]	@ (8004a70 <DMA_SetConfig+0x234>)
 8004898:	4293      	cmp	r3, r2
 800489a:	d054      	beq.n	8004946 <DMA_SetConfig+0x10a>
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	4a74      	ldr	r2, [pc, #464]	@ (8004a74 <DMA_SetConfig+0x238>)
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d04f      	beq.n	8004946 <DMA_SetConfig+0x10a>
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	4a73      	ldr	r2, [pc, #460]	@ (8004a78 <DMA_SetConfig+0x23c>)
 80048ac:	4293      	cmp	r3, r2
 80048ae:	d04a      	beq.n	8004946 <DMA_SetConfig+0x10a>
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	4a71      	ldr	r2, [pc, #452]	@ (8004a7c <DMA_SetConfig+0x240>)
 80048b6:	4293      	cmp	r3, r2
 80048b8:	d045      	beq.n	8004946 <DMA_SetConfig+0x10a>
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	4a70      	ldr	r2, [pc, #448]	@ (8004a80 <DMA_SetConfig+0x244>)
 80048c0:	4293      	cmp	r3, r2
 80048c2:	d040      	beq.n	8004946 <DMA_SetConfig+0x10a>
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	4a6e      	ldr	r2, [pc, #440]	@ (8004a84 <DMA_SetConfig+0x248>)
 80048ca:	4293      	cmp	r3, r2
 80048cc:	d03b      	beq.n	8004946 <DMA_SetConfig+0x10a>
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	4a6d      	ldr	r2, [pc, #436]	@ (8004a88 <DMA_SetConfig+0x24c>)
 80048d4:	4293      	cmp	r3, r2
 80048d6:	d036      	beq.n	8004946 <DMA_SetConfig+0x10a>
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	4a6b      	ldr	r2, [pc, #428]	@ (8004a8c <DMA_SetConfig+0x250>)
 80048de:	4293      	cmp	r3, r2
 80048e0:	d031      	beq.n	8004946 <DMA_SetConfig+0x10a>
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	4a6a      	ldr	r2, [pc, #424]	@ (8004a90 <DMA_SetConfig+0x254>)
 80048e8:	4293      	cmp	r3, r2
 80048ea:	d02c      	beq.n	8004946 <DMA_SetConfig+0x10a>
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	4a68      	ldr	r2, [pc, #416]	@ (8004a94 <DMA_SetConfig+0x258>)
 80048f2:	4293      	cmp	r3, r2
 80048f4:	d027      	beq.n	8004946 <DMA_SetConfig+0x10a>
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	4a67      	ldr	r2, [pc, #412]	@ (8004a98 <DMA_SetConfig+0x25c>)
 80048fc:	4293      	cmp	r3, r2
 80048fe:	d022      	beq.n	8004946 <DMA_SetConfig+0x10a>
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	4a65      	ldr	r2, [pc, #404]	@ (8004a9c <DMA_SetConfig+0x260>)
 8004906:	4293      	cmp	r3, r2
 8004908:	d01d      	beq.n	8004946 <DMA_SetConfig+0x10a>
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	4a64      	ldr	r2, [pc, #400]	@ (8004aa0 <DMA_SetConfig+0x264>)
 8004910:	4293      	cmp	r3, r2
 8004912:	d018      	beq.n	8004946 <DMA_SetConfig+0x10a>
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	4a62      	ldr	r2, [pc, #392]	@ (8004aa4 <DMA_SetConfig+0x268>)
 800491a:	4293      	cmp	r3, r2
 800491c:	d013      	beq.n	8004946 <DMA_SetConfig+0x10a>
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	4a61      	ldr	r2, [pc, #388]	@ (8004aa8 <DMA_SetConfig+0x26c>)
 8004924:	4293      	cmp	r3, r2
 8004926:	d00e      	beq.n	8004946 <DMA_SetConfig+0x10a>
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	4a5f      	ldr	r2, [pc, #380]	@ (8004aac <DMA_SetConfig+0x270>)
 800492e:	4293      	cmp	r3, r2
 8004930:	d009      	beq.n	8004946 <DMA_SetConfig+0x10a>
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	4a5e      	ldr	r2, [pc, #376]	@ (8004ab0 <DMA_SetConfig+0x274>)
 8004938:	4293      	cmp	r3, r2
 800493a:	d004      	beq.n	8004946 <DMA_SetConfig+0x10a>
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	4a5c      	ldr	r2, [pc, #368]	@ (8004ab4 <DMA_SetConfig+0x278>)
 8004942:	4293      	cmp	r3, r2
 8004944:	d101      	bne.n	800494a <DMA_SetConfig+0x10e>
 8004946:	2301      	movs	r3, #1
 8004948:	e000      	b.n	800494c <DMA_SetConfig+0x110>
 800494a:	2300      	movs	r3, #0
 800494c:	2b00      	cmp	r3, #0
 800494e:	d00d      	beq.n	800496c <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004954:	68fa      	ldr	r2, [r7, #12]
 8004956:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8004958:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800495e:	2b00      	cmp	r3, #0
 8004960:	d004      	beq.n	800496c <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004966:	68fa      	ldr	r2, [r7, #12]
 8004968:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800496a:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	4a39      	ldr	r2, [pc, #228]	@ (8004a58 <DMA_SetConfig+0x21c>)
 8004972:	4293      	cmp	r3, r2
 8004974:	d04a      	beq.n	8004a0c <DMA_SetConfig+0x1d0>
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	4a38      	ldr	r2, [pc, #224]	@ (8004a5c <DMA_SetConfig+0x220>)
 800497c:	4293      	cmp	r3, r2
 800497e:	d045      	beq.n	8004a0c <DMA_SetConfig+0x1d0>
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4a36      	ldr	r2, [pc, #216]	@ (8004a60 <DMA_SetConfig+0x224>)
 8004986:	4293      	cmp	r3, r2
 8004988:	d040      	beq.n	8004a0c <DMA_SetConfig+0x1d0>
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	4a35      	ldr	r2, [pc, #212]	@ (8004a64 <DMA_SetConfig+0x228>)
 8004990:	4293      	cmp	r3, r2
 8004992:	d03b      	beq.n	8004a0c <DMA_SetConfig+0x1d0>
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	4a33      	ldr	r2, [pc, #204]	@ (8004a68 <DMA_SetConfig+0x22c>)
 800499a:	4293      	cmp	r3, r2
 800499c:	d036      	beq.n	8004a0c <DMA_SetConfig+0x1d0>
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	4a32      	ldr	r2, [pc, #200]	@ (8004a6c <DMA_SetConfig+0x230>)
 80049a4:	4293      	cmp	r3, r2
 80049a6:	d031      	beq.n	8004a0c <DMA_SetConfig+0x1d0>
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	4a30      	ldr	r2, [pc, #192]	@ (8004a70 <DMA_SetConfig+0x234>)
 80049ae:	4293      	cmp	r3, r2
 80049b0:	d02c      	beq.n	8004a0c <DMA_SetConfig+0x1d0>
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	4a2f      	ldr	r2, [pc, #188]	@ (8004a74 <DMA_SetConfig+0x238>)
 80049b8:	4293      	cmp	r3, r2
 80049ba:	d027      	beq.n	8004a0c <DMA_SetConfig+0x1d0>
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	4a2d      	ldr	r2, [pc, #180]	@ (8004a78 <DMA_SetConfig+0x23c>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d022      	beq.n	8004a0c <DMA_SetConfig+0x1d0>
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	4a2c      	ldr	r2, [pc, #176]	@ (8004a7c <DMA_SetConfig+0x240>)
 80049cc:	4293      	cmp	r3, r2
 80049ce:	d01d      	beq.n	8004a0c <DMA_SetConfig+0x1d0>
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	4a2a      	ldr	r2, [pc, #168]	@ (8004a80 <DMA_SetConfig+0x244>)
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d018      	beq.n	8004a0c <DMA_SetConfig+0x1d0>
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	4a29      	ldr	r2, [pc, #164]	@ (8004a84 <DMA_SetConfig+0x248>)
 80049e0:	4293      	cmp	r3, r2
 80049e2:	d013      	beq.n	8004a0c <DMA_SetConfig+0x1d0>
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	4a27      	ldr	r2, [pc, #156]	@ (8004a88 <DMA_SetConfig+0x24c>)
 80049ea:	4293      	cmp	r3, r2
 80049ec:	d00e      	beq.n	8004a0c <DMA_SetConfig+0x1d0>
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	4a26      	ldr	r2, [pc, #152]	@ (8004a8c <DMA_SetConfig+0x250>)
 80049f4:	4293      	cmp	r3, r2
 80049f6:	d009      	beq.n	8004a0c <DMA_SetConfig+0x1d0>
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	4a24      	ldr	r2, [pc, #144]	@ (8004a90 <DMA_SetConfig+0x254>)
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d004      	beq.n	8004a0c <DMA_SetConfig+0x1d0>
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	4a23      	ldr	r2, [pc, #140]	@ (8004a94 <DMA_SetConfig+0x258>)
 8004a08:	4293      	cmp	r3, r2
 8004a0a:	d101      	bne.n	8004a10 <DMA_SetConfig+0x1d4>
 8004a0c:	2301      	movs	r3, #1
 8004a0e:	e000      	b.n	8004a12 <DMA_SetConfig+0x1d6>
 8004a10:	2300      	movs	r3, #0
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d059      	beq.n	8004aca <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a1a:	f003 031f 	and.w	r3, r3, #31
 8004a1e:	223f      	movs	r2, #63	@ 0x3f
 8004a20:	409a      	lsls	r2, r3
 8004a22:	697b      	ldr	r3, [r7, #20]
 8004a24:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	681a      	ldr	r2, [r3, #0]
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004a34:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	683a      	ldr	r2, [r7, #0]
 8004a3c:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	689b      	ldr	r3, [r3, #8]
 8004a42:	2b40      	cmp	r3, #64	@ 0x40
 8004a44:	d138      	bne.n	8004ab8 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	687a      	ldr	r2, [r7, #4]
 8004a4c:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	68ba      	ldr	r2, [r7, #8]
 8004a54:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8004a56:	e086      	b.n	8004b66 <DMA_SetConfig+0x32a>
 8004a58:	40020010 	.word	0x40020010
 8004a5c:	40020028 	.word	0x40020028
 8004a60:	40020040 	.word	0x40020040
 8004a64:	40020058 	.word	0x40020058
 8004a68:	40020070 	.word	0x40020070
 8004a6c:	40020088 	.word	0x40020088
 8004a70:	400200a0 	.word	0x400200a0
 8004a74:	400200b8 	.word	0x400200b8
 8004a78:	40020410 	.word	0x40020410
 8004a7c:	40020428 	.word	0x40020428
 8004a80:	40020440 	.word	0x40020440
 8004a84:	40020458 	.word	0x40020458
 8004a88:	40020470 	.word	0x40020470
 8004a8c:	40020488 	.word	0x40020488
 8004a90:	400204a0 	.word	0x400204a0
 8004a94:	400204b8 	.word	0x400204b8
 8004a98:	58025408 	.word	0x58025408
 8004a9c:	5802541c 	.word	0x5802541c
 8004aa0:	58025430 	.word	0x58025430
 8004aa4:	58025444 	.word	0x58025444
 8004aa8:	58025458 	.word	0x58025458
 8004aac:	5802546c 	.word	0x5802546c
 8004ab0:	58025480 	.word	0x58025480
 8004ab4:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	68ba      	ldr	r2, [r7, #8]
 8004abe:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	687a      	ldr	r2, [r7, #4]
 8004ac6:	60da      	str	r2, [r3, #12]
}
 8004ac8:	e04d      	b.n	8004b66 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	4a29      	ldr	r2, [pc, #164]	@ (8004b74 <DMA_SetConfig+0x338>)
 8004ad0:	4293      	cmp	r3, r2
 8004ad2:	d022      	beq.n	8004b1a <DMA_SetConfig+0x2de>
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	4a27      	ldr	r2, [pc, #156]	@ (8004b78 <DMA_SetConfig+0x33c>)
 8004ada:	4293      	cmp	r3, r2
 8004adc:	d01d      	beq.n	8004b1a <DMA_SetConfig+0x2de>
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	4a26      	ldr	r2, [pc, #152]	@ (8004b7c <DMA_SetConfig+0x340>)
 8004ae4:	4293      	cmp	r3, r2
 8004ae6:	d018      	beq.n	8004b1a <DMA_SetConfig+0x2de>
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	4a24      	ldr	r2, [pc, #144]	@ (8004b80 <DMA_SetConfig+0x344>)
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d013      	beq.n	8004b1a <DMA_SetConfig+0x2de>
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	4a23      	ldr	r2, [pc, #140]	@ (8004b84 <DMA_SetConfig+0x348>)
 8004af8:	4293      	cmp	r3, r2
 8004afa:	d00e      	beq.n	8004b1a <DMA_SetConfig+0x2de>
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	4a21      	ldr	r2, [pc, #132]	@ (8004b88 <DMA_SetConfig+0x34c>)
 8004b02:	4293      	cmp	r3, r2
 8004b04:	d009      	beq.n	8004b1a <DMA_SetConfig+0x2de>
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	4a20      	ldr	r2, [pc, #128]	@ (8004b8c <DMA_SetConfig+0x350>)
 8004b0c:	4293      	cmp	r3, r2
 8004b0e:	d004      	beq.n	8004b1a <DMA_SetConfig+0x2de>
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	4a1e      	ldr	r2, [pc, #120]	@ (8004b90 <DMA_SetConfig+0x354>)
 8004b16:	4293      	cmp	r3, r2
 8004b18:	d101      	bne.n	8004b1e <DMA_SetConfig+0x2e2>
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	e000      	b.n	8004b20 <DMA_SetConfig+0x2e4>
 8004b1e:	2300      	movs	r3, #0
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d020      	beq.n	8004b66 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b28:	f003 031f 	and.w	r3, r3, #31
 8004b2c:	2201      	movs	r2, #1
 8004b2e:	409a      	lsls	r2, r3
 8004b30:	693b      	ldr	r3, [r7, #16]
 8004b32:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	683a      	ldr	r2, [r7, #0]
 8004b3a:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	689b      	ldr	r3, [r3, #8]
 8004b40:	2b40      	cmp	r3, #64	@ 0x40
 8004b42:	d108      	bne.n	8004b56 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	687a      	ldr	r2, [r7, #4]
 8004b4a:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	68ba      	ldr	r2, [r7, #8]
 8004b52:	60da      	str	r2, [r3, #12]
}
 8004b54:	e007      	b.n	8004b66 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	68ba      	ldr	r2, [r7, #8]
 8004b5c:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	687a      	ldr	r2, [r7, #4]
 8004b64:	60da      	str	r2, [r3, #12]
}
 8004b66:	bf00      	nop
 8004b68:	371c      	adds	r7, #28
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b70:	4770      	bx	lr
 8004b72:	bf00      	nop
 8004b74:	58025408 	.word	0x58025408
 8004b78:	5802541c 	.word	0x5802541c
 8004b7c:	58025430 	.word	0x58025430
 8004b80:	58025444 	.word	0x58025444
 8004b84:	58025458 	.word	0x58025458
 8004b88:	5802546c 	.word	0x5802546c
 8004b8c:	58025480 	.word	0x58025480
 8004b90:	58025494 	.word	0x58025494

08004b94 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004b94:	b480      	push	{r7}
 8004b96:	b085      	sub	sp, #20
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	4a42      	ldr	r2, [pc, #264]	@ (8004cac <DMA_CalcBaseAndBitshift+0x118>)
 8004ba2:	4293      	cmp	r3, r2
 8004ba4:	d04a      	beq.n	8004c3c <DMA_CalcBaseAndBitshift+0xa8>
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	4a41      	ldr	r2, [pc, #260]	@ (8004cb0 <DMA_CalcBaseAndBitshift+0x11c>)
 8004bac:	4293      	cmp	r3, r2
 8004bae:	d045      	beq.n	8004c3c <DMA_CalcBaseAndBitshift+0xa8>
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	4a3f      	ldr	r2, [pc, #252]	@ (8004cb4 <DMA_CalcBaseAndBitshift+0x120>)
 8004bb6:	4293      	cmp	r3, r2
 8004bb8:	d040      	beq.n	8004c3c <DMA_CalcBaseAndBitshift+0xa8>
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	4a3e      	ldr	r2, [pc, #248]	@ (8004cb8 <DMA_CalcBaseAndBitshift+0x124>)
 8004bc0:	4293      	cmp	r3, r2
 8004bc2:	d03b      	beq.n	8004c3c <DMA_CalcBaseAndBitshift+0xa8>
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	4a3c      	ldr	r2, [pc, #240]	@ (8004cbc <DMA_CalcBaseAndBitshift+0x128>)
 8004bca:	4293      	cmp	r3, r2
 8004bcc:	d036      	beq.n	8004c3c <DMA_CalcBaseAndBitshift+0xa8>
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	4a3b      	ldr	r2, [pc, #236]	@ (8004cc0 <DMA_CalcBaseAndBitshift+0x12c>)
 8004bd4:	4293      	cmp	r3, r2
 8004bd6:	d031      	beq.n	8004c3c <DMA_CalcBaseAndBitshift+0xa8>
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	4a39      	ldr	r2, [pc, #228]	@ (8004cc4 <DMA_CalcBaseAndBitshift+0x130>)
 8004bde:	4293      	cmp	r3, r2
 8004be0:	d02c      	beq.n	8004c3c <DMA_CalcBaseAndBitshift+0xa8>
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	4a38      	ldr	r2, [pc, #224]	@ (8004cc8 <DMA_CalcBaseAndBitshift+0x134>)
 8004be8:	4293      	cmp	r3, r2
 8004bea:	d027      	beq.n	8004c3c <DMA_CalcBaseAndBitshift+0xa8>
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	4a36      	ldr	r2, [pc, #216]	@ (8004ccc <DMA_CalcBaseAndBitshift+0x138>)
 8004bf2:	4293      	cmp	r3, r2
 8004bf4:	d022      	beq.n	8004c3c <DMA_CalcBaseAndBitshift+0xa8>
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	4a35      	ldr	r2, [pc, #212]	@ (8004cd0 <DMA_CalcBaseAndBitshift+0x13c>)
 8004bfc:	4293      	cmp	r3, r2
 8004bfe:	d01d      	beq.n	8004c3c <DMA_CalcBaseAndBitshift+0xa8>
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	4a33      	ldr	r2, [pc, #204]	@ (8004cd4 <DMA_CalcBaseAndBitshift+0x140>)
 8004c06:	4293      	cmp	r3, r2
 8004c08:	d018      	beq.n	8004c3c <DMA_CalcBaseAndBitshift+0xa8>
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	4a32      	ldr	r2, [pc, #200]	@ (8004cd8 <DMA_CalcBaseAndBitshift+0x144>)
 8004c10:	4293      	cmp	r3, r2
 8004c12:	d013      	beq.n	8004c3c <DMA_CalcBaseAndBitshift+0xa8>
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	4a30      	ldr	r2, [pc, #192]	@ (8004cdc <DMA_CalcBaseAndBitshift+0x148>)
 8004c1a:	4293      	cmp	r3, r2
 8004c1c:	d00e      	beq.n	8004c3c <DMA_CalcBaseAndBitshift+0xa8>
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	4a2f      	ldr	r2, [pc, #188]	@ (8004ce0 <DMA_CalcBaseAndBitshift+0x14c>)
 8004c24:	4293      	cmp	r3, r2
 8004c26:	d009      	beq.n	8004c3c <DMA_CalcBaseAndBitshift+0xa8>
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	4a2d      	ldr	r2, [pc, #180]	@ (8004ce4 <DMA_CalcBaseAndBitshift+0x150>)
 8004c2e:	4293      	cmp	r3, r2
 8004c30:	d004      	beq.n	8004c3c <DMA_CalcBaseAndBitshift+0xa8>
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	4a2c      	ldr	r2, [pc, #176]	@ (8004ce8 <DMA_CalcBaseAndBitshift+0x154>)
 8004c38:	4293      	cmp	r3, r2
 8004c3a:	d101      	bne.n	8004c40 <DMA_CalcBaseAndBitshift+0xac>
 8004c3c:	2301      	movs	r3, #1
 8004c3e:	e000      	b.n	8004c42 <DMA_CalcBaseAndBitshift+0xae>
 8004c40:	2300      	movs	r3, #0
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d024      	beq.n	8004c90 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	b2db      	uxtb	r3, r3
 8004c4c:	3b10      	subs	r3, #16
 8004c4e:	4a27      	ldr	r2, [pc, #156]	@ (8004cec <DMA_CalcBaseAndBitshift+0x158>)
 8004c50:	fba2 2303 	umull	r2, r3, r2, r3
 8004c54:	091b      	lsrs	r3, r3, #4
 8004c56:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	f003 0307 	and.w	r3, r3, #7
 8004c5e:	4a24      	ldr	r2, [pc, #144]	@ (8004cf0 <DMA_CalcBaseAndBitshift+0x15c>)
 8004c60:	5cd3      	ldrb	r3, [r2, r3]
 8004c62:	461a      	mov	r2, r3
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	2b03      	cmp	r3, #3
 8004c6c:	d908      	bls.n	8004c80 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	461a      	mov	r2, r3
 8004c74:	4b1f      	ldr	r3, [pc, #124]	@ (8004cf4 <DMA_CalcBaseAndBitshift+0x160>)
 8004c76:	4013      	ands	r3, r2
 8004c78:	1d1a      	adds	r2, r3, #4
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	659a      	str	r2, [r3, #88]	@ 0x58
 8004c7e:	e00d      	b.n	8004c9c <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	461a      	mov	r2, r3
 8004c86:	4b1b      	ldr	r3, [pc, #108]	@ (8004cf4 <DMA_CalcBaseAndBitshift+0x160>)
 8004c88:	4013      	ands	r3, r2
 8004c8a:	687a      	ldr	r2, [r7, #4]
 8004c8c:	6593      	str	r3, [r2, #88]	@ 0x58
 8004c8e:	e005      	b.n	8004c9c <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	3714      	adds	r7, #20
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004caa:	4770      	bx	lr
 8004cac:	40020010 	.word	0x40020010
 8004cb0:	40020028 	.word	0x40020028
 8004cb4:	40020040 	.word	0x40020040
 8004cb8:	40020058 	.word	0x40020058
 8004cbc:	40020070 	.word	0x40020070
 8004cc0:	40020088 	.word	0x40020088
 8004cc4:	400200a0 	.word	0x400200a0
 8004cc8:	400200b8 	.word	0x400200b8
 8004ccc:	40020410 	.word	0x40020410
 8004cd0:	40020428 	.word	0x40020428
 8004cd4:	40020440 	.word	0x40020440
 8004cd8:	40020458 	.word	0x40020458
 8004cdc:	40020470 	.word	0x40020470
 8004ce0:	40020488 	.word	0x40020488
 8004ce4:	400204a0 	.word	0x400204a0
 8004ce8:	400204b8 	.word	0x400204b8
 8004cec:	aaaaaaab 	.word	0xaaaaaaab
 8004cf0:	0800c0a4 	.word	0x0800c0a4
 8004cf4:	fffffc00 	.word	0xfffffc00

08004cf8 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8004cf8:	b480      	push	{r7}
 8004cfa:	b085      	sub	sp, #20
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d00:	2300      	movs	r3, #0
 8004d02:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	699b      	ldr	r3, [r3, #24]
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d120      	bne.n	8004d4e <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d10:	2b03      	cmp	r3, #3
 8004d12:	d858      	bhi.n	8004dc6 <DMA_CheckFifoParam+0xce>
 8004d14:	a201      	add	r2, pc, #4	@ (adr r2, 8004d1c <DMA_CheckFifoParam+0x24>)
 8004d16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d1a:	bf00      	nop
 8004d1c:	08004d2d 	.word	0x08004d2d
 8004d20:	08004d3f 	.word	0x08004d3f
 8004d24:	08004d2d 	.word	0x08004d2d
 8004d28:	08004dc7 	.word	0x08004dc7
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d30:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d048      	beq.n	8004dca <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8004d38:	2301      	movs	r3, #1
 8004d3a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004d3c:	e045      	b.n	8004dca <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d42:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004d46:	d142      	bne.n	8004dce <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8004d48:	2301      	movs	r3, #1
 8004d4a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004d4c:	e03f      	b.n	8004dce <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	699b      	ldr	r3, [r3, #24]
 8004d52:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d56:	d123      	bne.n	8004da0 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d5c:	2b03      	cmp	r3, #3
 8004d5e:	d838      	bhi.n	8004dd2 <DMA_CheckFifoParam+0xda>
 8004d60:	a201      	add	r2, pc, #4	@ (adr r2, 8004d68 <DMA_CheckFifoParam+0x70>)
 8004d62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d66:	bf00      	nop
 8004d68:	08004d79 	.word	0x08004d79
 8004d6c:	08004d7f 	.word	0x08004d7f
 8004d70:	08004d79 	.word	0x08004d79
 8004d74:	08004d91 	.word	0x08004d91
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8004d78:	2301      	movs	r3, #1
 8004d7a:	73fb      	strb	r3, [r7, #15]
        break;
 8004d7c:	e030      	b.n	8004de0 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d82:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d025      	beq.n	8004dd6 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8004d8a:	2301      	movs	r3, #1
 8004d8c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004d8e:	e022      	b.n	8004dd6 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d94:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004d98:	d11f      	bne.n	8004dda <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8004d9a:	2301      	movs	r3, #1
 8004d9c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004d9e:	e01c      	b.n	8004dda <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004da4:	2b02      	cmp	r3, #2
 8004da6:	d902      	bls.n	8004dae <DMA_CheckFifoParam+0xb6>
 8004da8:	2b03      	cmp	r3, #3
 8004daa:	d003      	beq.n	8004db4 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8004dac:	e018      	b.n	8004de0 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8004dae:	2301      	movs	r3, #1
 8004db0:	73fb      	strb	r3, [r7, #15]
        break;
 8004db2:	e015      	b.n	8004de0 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004db8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d00e      	beq.n	8004dde <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8004dc0:	2301      	movs	r3, #1
 8004dc2:	73fb      	strb	r3, [r7, #15]
    break;
 8004dc4:	e00b      	b.n	8004dde <DMA_CheckFifoParam+0xe6>
        break;
 8004dc6:	bf00      	nop
 8004dc8:	e00a      	b.n	8004de0 <DMA_CheckFifoParam+0xe8>
        break;
 8004dca:	bf00      	nop
 8004dcc:	e008      	b.n	8004de0 <DMA_CheckFifoParam+0xe8>
        break;
 8004dce:	bf00      	nop
 8004dd0:	e006      	b.n	8004de0 <DMA_CheckFifoParam+0xe8>
        break;
 8004dd2:	bf00      	nop
 8004dd4:	e004      	b.n	8004de0 <DMA_CheckFifoParam+0xe8>
        break;
 8004dd6:	bf00      	nop
 8004dd8:	e002      	b.n	8004de0 <DMA_CheckFifoParam+0xe8>
        break;
 8004dda:	bf00      	nop
 8004ddc:	e000      	b.n	8004de0 <DMA_CheckFifoParam+0xe8>
    break;
 8004dde:	bf00      	nop
    }
  }

  return status;
 8004de0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004de2:	4618      	mov	r0, r3
 8004de4:	3714      	adds	r7, #20
 8004de6:	46bd      	mov	sp, r7
 8004de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dec:	4770      	bx	lr
 8004dee:	bf00      	nop

08004df0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004df0:	b480      	push	{r7}
 8004df2:	b085      	sub	sp, #20
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	4a38      	ldr	r2, [pc, #224]	@ (8004ee4 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8004e04:	4293      	cmp	r3, r2
 8004e06:	d022      	beq.n	8004e4e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	4a36      	ldr	r2, [pc, #216]	@ (8004ee8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8004e0e:	4293      	cmp	r3, r2
 8004e10:	d01d      	beq.n	8004e4e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	4a35      	ldr	r2, [pc, #212]	@ (8004eec <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8004e18:	4293      	cmp	r3, r2
 8004e1a:	d018      	beq.n	8004e4e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	4a33      	ldr	r2, [pc, #204]	@ (8004ef0 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8004e22:	4293      	cmp	r3, r2
 8004e24:	d013      	beq.n	8004e4e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	4a32      	ldr	r2, [pc, #200]	@ (8004ef4 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8004e2c:	4293      	cmp	r3, r2
 8004e2e:	d00e      	beq.n	8004e4e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	4a30      	ldr	r2, [pc, #192]	@ (8004ef8 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8004e36:	4293      	cmp	r3, r2
 8004e38:	d009      	beq.n	8004e4e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	4a2f      	ldr	r2, [pc, #188]	@ (8004efc <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8004e40:	4293      	cmp	r3, r2
 8004e42:	d004      	beq.n	8004e4e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	4a2d      	ldr	r2, [pc, #180]	@ (8004f00 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8004e4a:	4293      	cmp	r3, r2
 8004e4c:	d101      	bne.n	8004e52 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8004e4e:	2301      	movs	r3, #1
 8004e50:	e000      	b.n	8004e54 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8004e52:	2300      	movs	r3, #0
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d01a      	beq.n	8004e8e <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	b2db      	uxtb	r3, r3
 8004e5e:	3b08      	subs	r3, #8
 8004e60:	4a28      	ldr	r2, [pc, #160]	@ (8004f04 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8004e62:	fba2 2303 	umull	r2, r3, r2, r3
 8004e66:	091b      	lsrs	r3, r3, #4
 8004e68:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8004e6a:	68fa      	ldr	r2, [r7, #12]
 8004e6c:	4b26      	ldr	r3, [pc, #152]	@ (8004f08 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8004e6e:	4413      	add	r3, r2
 8004e70:	009b      	lsls	r3, r3, #2
 8004e72:	461a      	mov	r2, r3
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	4a24      	ldr	r2, [pc, #144]	@ (8004f0c <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8004e7c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	f003 031f 	and.w	r3, r3, #31
 8004e84:	2201      	movs	r2, #1
 8004e86:	409a      	lsls	r2, r3
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8004e8c:	e024      	b.n	8004ed8 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	b2db      	uxtb	r3, r3
 8004e94:	3b10      	subs	r3, #16
 8004e96:	4a1e      	ldr	r2, [pc, #120]	@ (8004f10 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8004e98:	fba2 2303 	umull	r2, r3, r2, r3
 8004e9c:	091b      	lsrs	r3, r3, #4
 8004e9e:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8004ea0:	68bb      	ldr	r3, [r7, #8]
 8004ea2:	4a1c      	ldr	r2, [pc, #112]	@ (8004f14 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8004ea4:	4293      	cmp	r3, r2
 8004ea6:	d806      	bhi.n	8004eb6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8004ea8:	68bb      	ldr	r3, [r7, #8]
 8004eaa:	4a1b      	ldr	r2, [pc, #108]	@ (8004f18 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8004eac:	4293      	cmp	r3, r2
 8004eae:	d902      	bls.n	8004eb6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	3308      	adds	r3, #8
 8004eb4:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8004eb6:	68fa      	ldr	r2, [r7, #12]
 8004eb8:	4b18      	ldr	r3, [pc, #96]	@ (8004f1c <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8004eba:	4413      	add	r3, r2
 8004ebc:	009b      	lsls	r3, r3, #2
 8004ebe:	461a      	mov	r2, r3
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	4a16      	ldr	r2, [pc, #88]	@ (8004f20 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8004ec8:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	f003 031f 	and.w	r3, r3, #31
 8004ed0:	2201      	movs	r2, #1
 8004ed2:	409a      	lsls	r2, r3
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004ed8:	bf00      	nop
 8004eda:	3714      	adds	r7, #20
 8004edc:	46bd      	mov	sp, r7
 8004ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee2:	4770      	bx	lr
 8004ee4:	58025408 	.word	0x58025408
 8004ee8:	5802541c 	.word	0x5802541c
 8004eec:	58025430 	.word	0x58025430
 8004ef0:	58025444 	.word	0x58025444
 8004ef4:	58025458 	.word	0x58025458
 8004ef8:	5802546c 	.word	0x5802546c
 8004efc:	58025480 	.word	0x58025480
 8004f00:	58025494 	.word	0x58025494
 8004f04:	cccccccd 	.word	0xcccccccd
 8004f08:	16009600 	.word	0x16009600
 8004f0c:	58025880 	.word	0x58025880
 8004f10:	aaaaaaab 	.word	0xaaaaaaab
 8004f14:	400204b8 	.word	0x400204b8
 8004f18:	4002040f 	.word	0x4002040f
 8004f1c:	10008200 	.word	0x10008200
 8004f20:	40020880 	.word	0x40020880

08004f24 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004f24:	b480      	push	{r7}
 8004f26:	b085      	sub	sp, #20
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	685b      	ldr	r3, [r3, #4]
 8004f30:	b2db      	uxtb	r3, r3
 8004f32:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d04a      	beq.n	8004fd0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	2b08      	cmp	r3, #8
 8004f3e:	d847      	bhi.n	8004fd0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	4a25      	ldr	r2, [pc, #148]	@ (8004fdc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8004f46:	4293      	cmp	r3, r2
 8004f48:	d022      	beq.n	8004f90 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	4a24      	ldr	r2, [pc, #144]	@ (8004fe0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8004f50:	4293      	cmp	r3, r2
 8004f52:	d01d      	beq.n	8004f90 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	4a22      	ldr	r2, [pc, #136]	@ (8004fe4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8004f5a:	4293      	cmp	r3, r2
 8004f5c:	d018      	beq.n	8004f90 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	4a21      	ldr	r2, [pc, #132]	@ (8004fe8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8004f64:	4293      	cmp	r3, r2
 8004f66:	d013      	beq.n	8004f90 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	4a1f      	ldr	r2, [pc, #124]	@ (8004fec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8004f6e:	4293      	cmp	r3, r2
 8004f70:	d00e      	beq.n	8004f90 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	4a1e      	ldr	r2, [pc, #120]	@ (8004ff0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8004f78:	4293      	cmp	r3, r2
 8004f7a:	d009      	beq.n	8004f90 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	4a1c      	ldr	r2, [pc, #112]	@ (8004ff4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d004      	beq.n	8004f90 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	4a1b      	ldr	r2, [pc, #108]	@ (8004ff8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8004f8c:	4293      	cmp	r3, r2
 8004f8e:	d101      	bne.n	8004f94 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8004f90:	2301      	movs	r3, #1
 8004f92:	e000      	b.n	8004f96 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8004f94:	2300      	movs	r3, #0
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d00a      	beq.n	8004fb0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8004f9a:	68fa      	ldr	r2, [r7, #12]
 8004f9c:	4b17      	ldr	r3, [pc, #92]	@ (8004ffc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8004f9e:	4413      	add	r3, r2
 8004fa0:	009b      	lsls	r3, r3, #2
 8004fa2:	461a      	mov	r2, r3
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	4a15      	ldr	r2, [pc, #84]	@ (8005000 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8004fac:	671a      	str	r2, [r3, #112]	@ 0x70
 8004fae:	e009      	b.n	8004fc4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004fb0:	68fa      	ldr	r2, [r7, #12]
 8004fb2:	4b14      	ldr	r3, [pc, #80]	@ (8005004 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8004fb4:	4413      	add	r3, r2
 8004fb6:	009b      	lsls	r3, r3, #2
 8004fb8:	461a      	mov	r2, r3
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	4a11      	ldr	r2, [pc, #68]	@ (8005008 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8004fc2:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	3b01      	subs	r3, #1
 8004fc8:	2201      	movs	r2, #1
 8004fca:	409a      	lsls	r2, r3
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8004fd0:	bf00      	nop
 8004fd2:	3714      	adds	r7, #20
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fda:	4770      	bx	lr
 8004fdc:	58025408 	.word	0x58025408
 8004fe0:	5802541c 	.word	0x5802541c
 8004fe4:	58025430 	.word	0x58025430
 8004fe8:	58025444 	.word	0x58025444
 8004fec:	58025458 	.word	0x58025458
 8004ff0:	5802546c 	.word	0x5802546c
 8004ff4:	58025480 	.word	0x58025480
 8004ff8:	58025494 	.word	0x58025494
 8004ffc:	1600963f 	.word	0x1600963f
 8005000:	58025940 	.word	0x58025940
 8005004:	1000823f 	.word	0x1000823f
 8005008:	40020940 	.word	0x40020940

0800500c <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 800500c:	b580      	push	{r7, lr}
 800500e:	b086      	sub	sp, #24
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	0c1b      	lsrs	r3, r3, #16
 800501a:	f003 0303 	and.w	r3, r3, #3
 800501e:	613b      	str	r3, [r7, #16]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f003 031f 	and.w	r3, r3, #31
 8005028:	2201      	movs	r2, #1
 800502a:	fa02 f303 	lsl.w	r3, r2, r3
 800502e:	60fb      	str	r3, [r7, #12]

#if defined(DUAL_CORE)
  if (HAL_GetCurrentCPUID() == CM7_CPUID)
 8005030:	f7fd ff02 	bl	8002e38 <HAL_GetCurrentCPUID>
 8005034:	4603      	mov	r3, r0
 8005036:	2b03      	cmp	r3, #3
 8005038:	d105      	bne.n	8005046 <HAL_EXTI_IRQHandler+0x3a>
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 800503a:	693b      	ldr	r3, [r7, #16]
 800503c:	011a      	lsls	r2, r3, #4
 800503e:	4b0f      	ldr	r3, [pc, #60]	@ (800507c <HAL_EXTI_IRQHandler+0x70>)
 8005040:	4413      	add	r3, r2
 8005042:	617b      	str	r3, [r7, #20]
 8005044:	e004      	b.n	8005050 <HAL_EXTI_IRQHandler+0x44>
  }
  else /* Cortex-M4*/
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
 8005046:	693b      	ldr	r3, [r7, #16]
 8005048:	011a      	lsls	r2, r3, #4
 800504a:	4b0d      	ldr	r3, [pc, #52]	@ (8005080 <HAL_EXTI_IRQHandler+0x74>)
 800504c:	4413      	add	r3, r2
 800504e:	617b      	str	r3, [r7, #20]
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 8005050:	697b      	ldr	r3, [r7, #20]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	68fa      	ldr	r2, [r7, #12]
 8005056:	4013      	ands	r3, r2
 8005058:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 800505a:	68bb      	ldr	r3, [r7, #8]
 800505c:	2b00      	cmp	r3, #0
 800505e:	d009      	beq.n	8005074 <HAL_EXTI_IRQHandler+0x68>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8005060:	697b      	ldr	r3, [r7, #20]
 8005062:	68fa      	ldr	r2, [r7, #12]
 8005064:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	685b      	ldr	r3, [r3, #4]
 800506a:	2b00      	cmp	r3, #0
 800506c:	d002      	beq.n	8005074 <HAL_EXTI_IRQHandler+0x68>
    {
      hexti->PendingCallback();
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	685b      	ldr	r3, [r3, #4]
 8005072:	4798      	blx	r3
    }
  }
}
 8005074:	bf00      	nop
 8005076:	3718      	adds	r7, #24
 8005078:	46bd      	mov	sp, r7
 800507a:	bd80      	pop	{r7, pc}
 800507c:	58000088 	.word	0x58000088
 8005080:	580000c8 	.word	0x580000c8

08005084 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8005084:	b480      	push	{r7}
 8005086:	b089      	sub	sp, #36	@ 0x24
 8005088:	af00      	add	r7, sp, #0
 800508a:	6078      	str	r0, [r7, #4]
 800508c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800508e:	2300      	movs	r3, #0
 8005090:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8005092:	4b89      	ldr	r3, [pc, #548]	@ (80052b8 <HAL_GPIO_Init+0x234>)
 8005094:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005096:	e194      	b.n	80053c2 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	681a      	ldr	r2, [r3, #0]
 800509c:	2101      	movs	r1, #1
 800509e:	69fb      	ldr	r3, [r7, #28]
 80050a0:	fa01 f303 	lsl.w	r3, r1, r3
 80050a4:	4013      	ands	r3, r2
 80050a6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80050a8:	693b      	ldr	r3, [r7, #16]
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	f000 8186 	beq.w	80053bc <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80050b0:	683b      	ldr	r3, [r7, #0]
 80050b2:	685b      	ldr	r3, [r3, #4]
 80050b4:	f003 0303 	and.w	r3, r3, #3
 80050b8:	2b01      	cmp	r3, #1
 80050ba:	d005      	beq.n	80050c8 <HAL_GPIO_Init+0x44>
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	685b      	ldr	r3, [r3, #4]
 80050c0:	f003 0303 	and.w	r3, r3, #3
 80050c4:	2b02      	cmp	r3, #2
 80050c6:	d130      	bne.n	800512a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	689b      	ldr	r3, [r3, #8]
 80050cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80050ce:	69fb      	ldr	r3, [r7, #28]
 80050d0:	005b      	lsls	r3, r3, #1
 80050d2:	2203      	movs	r2, #3
 80050d4:	fa02 f303 	lsl.w	r3, r2, r3
 80050d8:	43db      	mvns	r3, r3
 80050da:	69ba      	ldr	r2, [r7, #24]
 80050dc:	4013      	ands	r3, r2
 80050de:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	68da      	ldr	r2, [r3, #12]
 80050e4:	69fb      	ldr	r3, [r7, #28]
 80050e6:	005b      	lsls	r3, r3, #1
 80050e8:	fa02 f303 	lsl.w	r3, r2, r3
 80050ec:	69ba      	ldr	r2, [r7, #24]
 80050ee:	4313      	orrs	r3, r2
 80050f0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	69ba      	ldr	r2, [r7, #24]
 80050f6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	685b      	ldr	r3, [r3, #4]
 80050fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80050fe:	2201      	movs	r2, #1
 8005100:	69fb      	ldr	r3, [r7, #28]
 8005102:	fa02 f303 	lsl.w	r3, r2, r3
 8005106:	43db      	mvns	r3, r3
 8005108:	69ba      	ldr	r2, [r7, #24]
 800510a:	4013      	ands	r3, r2
 800510c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800510e:	683b      	ldr	r3, [r7, #0]
 8005110:	685b      	ldr	r3, [r3, #4]
 8005112:	091b      	lsrs	r3, r3, #4
 8005114:	f003 0201 	and.w	r2, r3, #1
 8005118:	69fb      	ldr	r3, [r7, #28]
 800511a:	fa02 f303 	lsl.w	r3, r2, r3
 800511e:	69ba      	ldr	r2, [r7, #24]
 8005120:	4313      	orrs	r3, r2
 8005122:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	69ba      	ldr	r2, [r7, #24]
 8005128:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800512a:	683b      	ldr	r3, [r7, #0]
 800512c:	685b      	ldr	r3, [r3, #4]
 800512e:	f003 0303 	and.w	r3, r3, #3
 8005132:	2b03      	cmp	r3, #3
 8005134:	d017      	beq.n	8005166 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	68db      	ldr	r3, [r3, #12]
 800513a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800513c:	69fb      	ldr	r3, [r7, #28]
 800513e:	005b      	lsls	r3, r3, #1
 8005140:	2203      	movs	r2, #3
 8005142:	fa02 f303 	lsl.w	r3, r2, r3
 8005146:	43db      	mvns	r3, r3
 8005148:	69ba      	ldr	r2, [r7, #24]
 800514a:	4013      	ands	r3, r2
 800514c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800514e:	683b      	ldr	r3, [r7, #0]
 8005150:	689a      	ldr	r2, [r3, #8]
 8005152:	69fb      	ldr	r3, [r7, #28]
 8005154:	005b      	lsls	r3, r3, #1
 8005156:	fa02 f303 	lsl.w	r3, r2, r3
 800515a:	69ba      	ldr	r2, [r7, #24]
 800515c:	4313      	orrs	r3, r2
 800515e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	69ba      	ldr	r2, [r7, #24]
 8005164:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005166:	683b      	ldr	r3, [r7, #0]
 8005168:	685b      	ldr	r3, [r3, #4]
 800516a:	f003 0303 	and.w	r3, r3, #3
 800516e:	2b02      	cmp	r3, #2
 8005170:	d123      	bne.n	80051ba <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005172:	69fb      	ldr	r3, [r7, #28]
 8005174:	08da      	lsrs	r2, r3, #3
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	3208      	adds	r2, #8
 800517a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800517e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005180:	69fb      	ldr	r3, [r7, #28]
 8005182:	f003 0307 	and.w	r3, r3, #7
 8005186:	009b      	lsls	r3, r3, #2
 8005188:	220f      	movs	r2, #15
 800518a:	fa02 f303 	lsl.w	r3, r2, r3
 800518e:	43db      	mvns	r3, r3
 8005190:	69ba      	ldr	r2, [r7, #24]
 8005192:	4013      	ands	r3, r2
 8005194:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	691a      	ldr	r2, [r3, #16]
 800519a:	69fb      	ldr	r3, [r7, #28]
 800519c:	f003 0307 	and.w	r3, r3, #7
 80051a0:	009b      	lsls	r3, r3, #2
 80051a2:	fa02 f303 	lsl.w	r3, r2, r3
 80051a6:	69ba      	ldr	r2, [r7, #24]
 80051a8:	4313      	orrs	r3, r2
 80051aa:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80051ac:	69fb      	ldr	r3, [r7, #28]
 80051ae:	08da      	lsrs	r2, r3, #3
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	3208      	adds	r2, #8
 80051b4:	69b9      	ldr	r1, [r7, #24]
 80051b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80051c0:	69fb      	ldr	r3, [r7, #28]
 80051c2:	005b      	lsls	r3, r3, #1
 80051c4:	2203      	movs	r2, #3
 80051c6:	fa02 f303 	lsl.w	r3, r2, r3
 80051ca:	43db      	mvns	r3, r3
 80051cc:	69ba      	ldr	r2, [r7, #24]
 80051ce:	4013      	ands	r3, r2
 80051d0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80051d2:	683b      	ldr	r3, [r7, #0]
 80051d4:	685b      	ldr	r3, [r3, #4]
 80051d6:	f003 0203 	and.w	r2, r3, #3
 80051da:	69fb      	ldr	r3, [r7, #28]
 80051dc:	005b      	lsls	r3, r3, #1
 80051de:	fa02 f303 	lsl.w	r3, r2, r3
 80051e2:	69ba      	ldr	r2, [r7, #24]
 80051e4:	4313      	orrs	r3, r2
 80051e6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	69ba      	ldr	r2, [r7, #24]
 80051ec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80051ee:	683b      	ldr	r3, [r7, #0]
 80051f0:	685b      	ldr	r3, [r3, #4]
 80051f2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	f000 80e0 	beq.w	80053bc <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80051fc:	4b2f      	ldr	r3, [pc, #188]	@ (80052bc <HAL_GPIO_Init+0x238>)
 80051fe:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005202:	4a2e      	ldr	r2, [pc, #184]	@ (80052bc <HAL_GPIO_Init+0x238>)
 8005204:	f043 0302 	orr.w	r3, r3, #2
 8005208:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800520c:	4b2b      	ldr	r3, [pc, #172]	@ (80052bc <HAL_GPIO_Init+0x238>)
 800520e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005212:	f003 0302 	and.w	r3, r3, #2
 8005216:	60fb      	str	r3, [r7, #12]
 8005218:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800521a:	4a29      	ldr	r2, [pc, #164]	@ (80052c0 <HAL_GPIO_Init+0x23c>)
 800521c:	69fb      	ldr	r3, [r7, #28]
 800521e:	089b      	lsrs	r3, r3, #2
 8005220:	3302      	adds	r3, #2
 8005222:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005226:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005228:	69fb      	ldr	r3, [r7, #28]
 800522a:	f003 0303 	and.w	r3, r3, #3
 800522e:	009b      	lsls	r3, r3, #2
 8005230:	220f      	movs	r2, #15
 8005232:	fa02 f303 	lsl.w	r3, r2, r3
 8005236:	43db      	mvns	r3, r3
 8005238:	69ba      	ldr	r2, [r7, #24]
 800523a:	4013      	ands	r3, r2
 800523c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	4a20      	ldr	r2, [pc, #128]	@ (80052c4 <HAL_GPIO_Init+0x240>)
 8005242:	4293      	cmp	r3, r2
 8005244:	d052      	beq.n	80052ec <HAL_GPIO_Init+0x268>
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	4a1f      	ldr	r2, [pc, #124]	@ (80052c8 <HAL_GPIO_Init+0x244>)
 800524a:	4293      	cmp	r3, r2
 800524c:	d031      	beq.n	80052b2 <HAL_GPIO_Init+0x22e>
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	4a1e      	ldr	r2, [pc, #120]	@ (80052cc <HAL_GPIO_Init+0x248>)
 8005252:	4293      	cmp	r3, r2
 8005254:	d02b      	beq.n	80052ae <HAL_GPIO_Init+0x22a>
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	4a1d      	ldr	r2, [pc, #116]	@ (80052d0 <HAL_GPIO_Init+0x24c>)
 800525a:	4293      	cmp	r3, r2
 800525c:	d025      	beq.n	80052aa <HAL_GPIO_Init+0x226>
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	4a1c      	ldr	r2, [pc, #112]	@ (80052d4 <HAL_GPIO_Init+0x250>)
 8005262:	4293      	cmp	r3, r2
 8005264:	d01f      	beq.n	80052a6 <HAL_GPIO_Init+0x222>
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	4a1b      	ldr	r2, [pc, #108]	@ (80052d8 <HAL_GPIO_Init+0x254>)
 800526a:	4293      	cmp	r3, r2
 800526c:	d019      	beq.n	80052a2 <HAL_GPIO_Init+0x21e>
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	4a1a      	ldr	r2, [pc, #104]	@ (80052dc <HAL_GPIO_Init+0x258>)
 8005272:	4293      	cmp	r3, r2
 8005274:	d013      	beq.n	800529e <HAL_GPIO_Init+0x21a>
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	4a19      	ldr	r2, [pc, #100]	@ (80052e0 <HAL_GPIO_Init+0x25c>)
 800527a:	4293      	cmp	r3, r2
 800527c:	d00d      	beq.n	800529a <HAL_GPIO_Init+0x216>
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	4a18      	ldr	r2, [pc, #96]	@ (80052e4 <HAL_GPIO_Init+0x260>)
 8005282:	4293      	cmp	r3, r2
 8005284:	d007      	beq.n	8005296 <HAL_GPIO_Init+0x212>
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	4a17      	ldr	r2, [pc, #92]	@ (80052e8 <HAL_GPIO_Init+0x264>)
 800528a:	4293      	cmp	r3, r2
 800528c:	d101      	bne.n	8005292 <HAL_GPIO_Init+0x20e>
 800528e:	2309      	movs	r3, #9
 8005290:	e02d      	b.n	80052ee <HAL_GPIO_Init+0x26a>
 8005292:	230a      	movs	r3, #10
 8005294:	e02b      	b.n	80052ee <HAL_GPIO_Init+0x26a>
 8005296:	2308      	movs	r3, #8
 8005298:	e029      	b.n	80052ee <HAL_GPIO_Init+0x26a>
 800529a:	2307      	movs	r3, #7
 800529c:	e027      	b.n	80052ee <HAL_GPIO_Init+0x26a>
 800529e:	2306      	movs	r3, #6
 80052a0:	e025      	b.n	80052ee <HAL_GPIO_Init+0x26a>
 80052a2:	2305      	movs	r3, #5
 80052a4:	e023      	b.n	80052ee <HAL_GPIO_Init+0x26a>
 80052a6:	2304      	movs	r3, #4
 80052a8:	e021      	b.n	80052ee <HAL_GPIO_Init+0x26a>
 80052aa:	2303      	movs	r3, #3
 80052ac:	e01f      	b.n	80052ee <HAL_GPIO_Init+0x26a>
 80052ae:	2302      	movs	r3, #2
 80052b0:	e01d      	b.n	80052ee <HAL_GPIO_Init+0x26a>
 80052b2:	2301      	movs	r3, #1
 80052b4:	e01b      	b.n	80052ee <HAL_GPIO_Init+0x26a>
 80052b6:	bf00      	nop
 80052b8:	58000080 	.word	0x58000080
 80052bc:	58024400 	.word	0x58024400
 80052c0:	58000400 	.word	0x58000400
 80052c4:	58020000 	.word	0x58020000
 80052c8:	58020400 	.word	0x58020400
 80052cc:	58020800 	.word	0x58020800
 80052d0:	58020c00 	.word	0x58020c00
 80052d4:	58021000 	.word	0x58021000
 80052d8:	58021400 	.word	0x58021400
 80052dc:	58021800 	.word	0x58021800
 80052e0:	58021c00 	.word	0x58021c00
 80052e4:	58022000 	.word	0x58022000
 80052e8:	58022400 	.word	0x58022400
 80052ec:	2300      	movs	r3, #0
 80052ee:	69fa      	ldr	r2, [r7, #28]
 80052f0:	f002 0203 	and.w	r2, r2, #3
 80052f4:	0092      	lsls	r2, r2, #2
 80052f6:	4093      	lsls	r3, r2
 80052f8:	69ba      	ldr	r2, [r7, #24]
 80052fa:	4313      	orrs	r3, r2
 80052fc:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80052fe:	4938      	ldr	r1, [pc, #224]	@ (80053e0 <HAL_GPIO_Init+0x35c>)
 8005300:	69fb      	ldr	r3, [r7, #28]
 8005302:	089b      	lsrs	r3, r3, #2
 8005304:	3302      	adds	r3, #2
 8005306:	69ba      	ldr	r2, [r7, #24]
 8005308:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800530c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005314:	693b      	ldr	r3, [r7, #16]
 8005316:	43db      	mvns	r3, r3
 8005318:	69ba      	ldr	r2, [r7, #24]
 800531a:	4013      	ands	r3, r2
 800531c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800531e:	683b      	ldr	r3, [r7, #0]
 8005320:	685b      	ldr	r3, [r3, #4]
 8005322:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005326:	2b00      	cmp	r3, #0
 8005328:	d003      	beq.n	8005332 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800532a:	69ba      	ldr	r2, [r7, #24]
 800532c:	693b      	ldr	r3, [r7, #16]
 800532e:	4313      	orrs	r3, r2
 8005330:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8005332:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005336:	69bb      	ldr	r3, [r7, #24]
 8005338:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800533a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800533e:	685b      	ldr	r3, [r3, #4]
 8005340:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005342:	693b      	ldr	r3, [r7, #16]
 8005344:	43db      	mvns	r3, r3
 8005346:	69ba      	ldr	r2, [r7, #24]
 8005348:	4013      	ands	r3, r2
 800534a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800534c:	683b      	ldr	r3, [r7, #0]
 800534e:	685b      	ldr	r3, [r3, #4]
 8005350:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005354:	2b00      	cmp	r3, #0
 8005356:	d003      	beq.n	8005360 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8005358:	69ba      	ldr	r2, [r7, #24]
 800535a:	693b      	ldr	r3, [r7, #16]
 800535c:	4313      	orrs	r3, r2
 800535e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8005360:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005364:	69bb      	ldr	r3, [r7, #24]
 8005366:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8005368:	697b      	ldr	r3, [r7, #20]
 800536a:	685b      	ldr	r3, [r3, #4]
 800536c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800536e:	693b      	ldr	r3, [r7, #16]
 8005370:	43db      	mvns	r3, r3
 8005372:	69ba      	ldr	r2, [r7, #24]
 8005374:	4013      	ands	r3, r2
 8005376:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005378:	683b      	ldr	r3, [r7, #0]
 800537a:	685b      	ldr	r3, [r3, #4]
 800537c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005380:	2b00      	cmp	r3, #0
 8005382:	d003      	beq.n	800538c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8005384:	69ba      	ldr	r2, [r7, #24]
 8005386:	693b      	ldr	r3, [r7, #16]
 8005388:	4313      	orrs	r3, r2
 800538a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800538c:	697b      	ldr	r3, [r7, #20]
 800538e:	69ba      	ldr	r2, [r7, #24]
 8005390:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8005392:	697b      	ldr	r3, [r7, #20]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005398:	693b      	ldr	r3, [r7, #16]
 800539a:	43db      	mvns	r3, r3
 800539c:	69ba      	ldr	r2, [r7, #24]
 800539e:	4013      	ands	r3, r2
 80053a0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80053a2:	683b      	ldr	r3, [r7, #0]
 80053a4:	685b      	ldr	r3, [r3, #4]
 80053a6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d003      	beq.n	80053b6 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80053ae:	69ba      	ldr	r2, [r7, #24]
 80053b0:	693b      	ldr	r3, [r7, #16]
 80053b2:	4313      	orrs	r3, r2
 80053b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80053b6:	697b      	ldr	r3, [r7, #20]
 80053b8:	69ba      	ldr	r2, [r7, #24]
 80053ba:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80053bc:	69fb      	ldr	r3, [r7, #28]
 80053be:	3301      	adds	r3, #1
 80053c0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80053c2:	683b      	ldr	r3, [r7, #0]
 80053c4:	681a      	ldr	r2, [r3, #0]
 80053c6:	69fb      	ldr	r3, [r7, #28]
 80053c8:	fa22 f303 	lsr.w	r3, r2, r3
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	f47f ae63 	bne.w	8005098 <HAL_GPIO_Init+0x14>
  }
}
 80053d2:	bf00      	nop
 80053d4:	bf00      	nop
 80053d6:	3724      	adds	r7, #36	@ 0x24
 80053d8:	46bd      	mov	sp, r7
 80053da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053de:	4770      	bx	lr
 80053e0:	58000400 	.word	0x58000400

080053e4 <HAL_MDMA_Init>:
  * @param  hmdma: Pointer to a MDMA_HandleTypeDef structure that contains
  *               the configuration information for the specified MDMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_Init(MDMA_HandleTypeDef *hmdma)
{
 80053e4:	b580      	push	{r7, lr}
 80053e6:	b084      	sub	sp, #16
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80053ec:	f7fc f816 	bl	800141c <HAL_GetTick>
 80053f0:	60f8      	str	r0, [r7, #12]

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d101      	bne.n	80053fc <HAL_MDMA_Init+0x18>
  {
    return HAL_ERROR;
 80053f8:	2301      	movs	r3, #1
 80053fa:	e03b      	b.n	8005474 <HAL_MDMA_Init+0x90>
  assert_param(IS_MDMA_BLOCK_ADDR_OFFSET(hmdma->Init.SourceBlockAddressOffset));
  assert_param(IS_MDMA_BLOCK_ADDR_OFFSET(hmdma->Init.DestBlockAddressOffset));


  /* Allocate lock resource */
  __HAL_UNLOCK(hmdma);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2200      	movs	r2, #0
 8005400:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change MDMA peripheral state */
  hmdma->State = HAL_MDMA_STATE_BUSY;
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2202      	movs	r2, #2
 8005408:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the MDMA channel */
  __HAL_MDMA_DISABLE(hmdma);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	68da      	ldr	r2, [r3, #12]
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f022 0201 	bic.w	r2, r2, #1
 800541a:	60da      	str	r2, [r3, #12]

  /* Check if the MDMA channel is effectively disabled */
  while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 800541c:	e00f      	b.n	800543e <HAL_MDMA_Init+0x5a>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_MDMA_ABORT)
 800541e:	f7fb fffd 	bl	800141c <HAL_GetTick>
 8005422:	4602      	mov	r2, r0
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	1ad3      	subs	r3, r2, r3
 8005428:	2b05      	cmp	r3, #5
 800542a:	d908      	bls.n	800543e <HAL_MDMA_Init+0x5a>
    {
      /* Update error code */
      hmdma->ErrorCode = HAL_MDMA_ERROR_TIMEOUT;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2240      	movs	r2, #64	@ 0x40
 8005430:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Change the MDMA state */
      hmdma->State = HAL_MDMA_STATE_ERROR;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	2203      	movs	r2, #3
 8005436:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      return HAL_ERROR;
 800543a:	2301      	movs	r3, #1
 800543c:	e01a      	b.n	8005474 <HAL_MDMA_Init+0x90>
  while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	68db      	ldr	r3, [r3, #12]
 8005444:	f003 0301 	and.w	r3, r3, #1
 8005448:	2b00      	cmp	r3, #0
 800544a:	d1e8      	bne.n	800541e <HAL_MDMA_Init+0x3a>
    }
  }

  /* Initialize the MDMA channel registers */
  MDMA_Init(hmdma);
 800544c:	6878      	ldr	r0, [r7, #4]
 800544e:	f000 fc8f 	bl	8005d70 <MDMA_Init>

  /* Reset the MDMA first/last linkedlist node addresses and node counter */
  hmdma->FirstLinkedListNodeAddress  = 0;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2200      	movs	r2, #0
 8005456:	65da      	str	r2, [r3, #92]	@ 0x5c
  hmdma->LastLinkedListNodeAddress   = 0;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2200      	movs	r2, #0
 800545c:	661a      	str	r2, [r3, #96]	@ 0x60
  hmdma->LinkedListNodeCounter  = 0;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	2200      	movs	r2, #0
 8005462:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Initialize the error code */
  hmdma->ErrorCode = HAL_MDMA_ERROR_NONE;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2200      	movs	r2, #0
 8005468:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Initialize the MDMA state */
  hmdma->State = HAL_MDMA_STATE_READY;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	2201      	movs	r2, #1
 800546e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005472:	2300      	movs	r3, #0
}
 8005474:	4618      	mov	r0, r3
 8005476:	3710      	adds	r7, #16
 8005478:	46bd      	mov	sp, r7
 800547a:	bd80      	pop	{r7, pc}

0800547c <HAL_MDMA_ConfigPostRequestMask>:
  * @param  MaskData:    specifies the value to be written to MaskAddress after a request is served.
  *                      MaskAddress and MaskData could be used to automatically clear a peripheral flag when the request is served.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_ConfigPostRequestMask(MDMA_HandleTypeDef *hmdma, uint32_t MaskAddress, uint32_t MaskData)
{
 800547c:	b480      	push	{r7}
 800547e:	b087      	sub	sp, #28
 8005480:	af00      	add	r7, sp, #0
 8005482:	60f8      	str	r0, [r7, #12]
 8005484:	60b9      	str	r1, [r7, #8]
 8005486:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8005488:	2300      	movs	r3, #0
 800548a:	75fb      	strb	r3, [r7, #23]

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	2b00      	cmp	r3, #0
 8005490:	d101      	bne.n	8005496 <HAL_MDMA_ConfigPostRequestMask+0x1a>
  {
    return HAL_ERROR;
 8005492:	2301      	movs	r3, #1
 8005494:	e03e      	b.n	8005514 <HAL_MDMA_ConfigPostRequestMask+0x98>
  }

  /* Process locked */
  __HAL_LOCK(hmdma);
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800549c:	2b01      	cmp	r3, #1
 800549e:	d101      	bne.n	80054a4 <HAL_MDMA_ConfigPostRequestMask+0x28>
 80054a0:	2302      	movs	r3, #2
 80054a2:	e037      	b.n	8005514 <HAL_MDMA_ConfigPostRequestMask+0x98>
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	2201      	movs	r2, #1
 80054a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if(HAL_MDMA_STATE_READY == hmdma->State)
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80054b2:	b2db      	uxtb	r3, r3
 80054b4:	2b01      	cmp	r3, #1
 80054b6:	d126      	bne.n	8005506 <HAL_MDMA_ConfigPostRequestMask+0x8a>
  {
    /* if HW request set Post Request MaskAddress and MaskData,  */
    if((hmdma->Instance->CTCR & MDMA_CTCR_SWRM) == 0U)
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	691b      	ldr	r3, [r3, #16]
 80054be:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d11c      	bne.n	8005500 <HAL_MDMA_ConfigPostRequestMask+0x84>
    {
      /* Set the HW request clear Mask and Data */
      hmdma->Instance->CMAR = MaskAddress;
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	68ba      	ldr	r2, [r7, #8]
 80054cc:	631a      	str	r2, [r3, #48]	@ 0x30
      hmdma->Instance->CMDR = MaskData;
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	687a      	ldr	r2, [r7, #4]
 80054d4:	635a      	str	r2, [r3, #52]	@ 0x34
      -If the request is done by SW : BWM could be set to 1 or 0.
      -If the request is done by a peripheral :
         If mask address not set (0) => BWM must be set to 0
         If mask address set (different than 0) => BWM could be set to 1 or 0
      */
      if(MaskAddress == 0U)
 80054d6:	68bb      	ldr	r3, [r7, #8]
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d108      	bne.n	80054ee <HAL_MDMA_ConfigPostRequestMask+0x72>
      {
        hmdma->Instance->CTCR &=  ~MDMA_CTCR_BWM;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	691a      	ldr	r2, [r3, #16]
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80054ea:	611a      	str	r2, [r3, #16]
 80054ec:	e00d      	b.n	800550a <HAL_MDMA_ConfigPostRequestMask+0x8e>
      }
      else
      {
        hmdma->Instance->CTCR |=  MDMA_CTCR_BWM;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	691a      	ldr	r2, [r3, #16]
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80054fc:	611a      	str	r2, [r3, #16]
 80054fe:	e004      	b.n	800550a <HAL_MDMA_ConfigPostRequestMask+0x8e>
      }
    }
    else
    {
      /* Return error status */
      status =  HAL_ERROR;
 8005500:	2301      	movs	r3, #1
 8005502:	75fb      	strb	r3, [r7, #23]
 8005504:	e001      	b.n	800550a <HAL_MDMA_ConfigPostRequestMask+0x8e>
    }
  }
  else
  {
    /* Return error status */
    status =  HAL_ERROR;
 8005506:	2301      	movs	r3, #1
 8005508:	75fb      	strb	r3, [r7, #23]
  }
  /* Release Lock */
  __HAL_UNLOCK(hmdma);
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	2200      	movs	r2, #0
 800550e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005512:	7dfb      	ldrb	r3, [r7, #23]
}
 8005514:	4618      	mov	r0, r3
 8005516:	371c      	adds	r7, #28
 8005518:	46bd      	mov	sp, r7
 800551a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551e:	4770      	bx	lr

08005520 <HAL_MDMA_LinkedList_CreateNode>:
  * @param  pNodeConfig: Pointer to a MDMA_LinkNodeConfTypeDef structure that contains
  *               the configuration information for the specified MDMA Linked List Node.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_LinkedList_CreateNode(MDMA_LinkNodeTypeDef *pNode, MDMA_LinkNodeConfTypeDef *pNodeConfig)
{
 8005520:	b480      	push	{r7}
 8005522:	b085      	sub	sp, #20
 8005524:	af00      	add	r7, sp, #0
 8005526:	6078      	str	r0, [r7, #4]
 8005528:	6039      	str	r1, [r7, #0]
  uint32_t addressMask;
  uint32_t blockoffset;

  /* Check the MDMA peripheral state */
  if((pNode == NULL) || (pNodeConfig == NULL))
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d002      	beq.n	8005536 <HAL_MDMA_LinkedList_CreateNode+0x16>
 8005530:	683b      	ldr	r3, [r7, #0]
 8005532:	2b00      	cmp	r3, #0
 8005534:	d101      	bne.n	800553a <HAL_MDMA_LinkedList_CreateNode+0x1a>
  {
    return HAL_ERROR;
 8005536:	2301      	movs	r3, #1
 8005538:	e0c8      	b.n	80056cc <HAL_MDMA_LinkedList_CreateNode+0x1ac>
  assert_param(IS_MDMA_TRANSFER_LENGTH(pNodeConfig->BlockDataLength));
  assert_param(IS_MDMA_BLOCK_COUNT(pNodeConfig->BlockCount));


  /* Configure next Link node Address Register to zero */
  pNode->CLAR =  0;
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	2200      	movs	r2, #0
 800553e:	615a      	str	r2, [r3, #20]

  /* Configure the Link Node registers*/
  pNode->CTBR   = 0;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2200      	movs	r2, #0
 8005544:	619a      	str	r2, [r3, #24]
  pNode->CMAR   = 0;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	2200      	movs	r2, #0
 800554a:	621a      	str	r2, [r3, #32]
  pNode->CMDR   = 0;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2200      	movs	r2, #0
 8005550:	625a      	str	r2, [r3, #36]	@ 0x24
  pNode->Reserved = 0;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	2200      	movs	r2, #0
 8005556:	61da      	str	r2, [r3, #28]

  /* Write new CTCR Register value */
  pNode->CTCR =  pNodeConfig->Init.SourceInc | pNodeConfig->Init.DestinationInc | \
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	691a      	ldr	r2, [r3, #16]
 800555c:	683b      	ldr	r3, [r7, #0]
 800555e:	695b      	ldr	r3, [r3, #20]
 8005560:	431a      	orrs	r2, r3
    pNodeConfig->Init.SourceDataSize | pNodeConfig->Init.DestDataSize           | \
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	699b      	ldr	r3, [r3, #24]
  pNode->CTCR =  pNodeConfig->Init.SourceInc | pNodeConfig->Init.DestinationInc | \
 8005566:	431a      	orrs	r2, r3
    pNodeConfig->Init.SourceDataSize | pNodeConfig->Init.DestDataSize           | \
 8005568:	683b      	ldr	r3, [r7, #0]
 800556a:	69db      	ldr	r3, [r3, #28]
 800556c:	431a      	orrs	r2, r3
      pNodeConfig->Init.DataAlignment| pNodeConfig->Init.SourceBurst            | \
 800556e:	683b      	ldr	r3, [r7, #0]
 8005570:	6a1b      	ldr	r3, [r3, #32]
    pNodeConfig->Init.SourceDataSize | pNodeConfig->Init.DestDataSize           | \
 8005572:	431a      	orrs	r2, r3
      pNodeConfig->Init.DataAlignment| pNodeConfig->Init.SourceBurst            | \
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005578:	431a      	orrs	r2, r3
        pNodeConfig->Init.DestBurst                                             | \
 800557a:	683b      	ldr	r3, [r7, #0]
 800557c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      pNodeConfig->Init.DataAlignment| pNodeConfig->Init.SourceBurst            | \
 800557e:	431a      	orrs	r2, r3
          ((pNodeConfig->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005584:	3b01      	subs	r3, #1
 8005586:	049b      	lsls	r3, r3, #18
        pNodeConfig->Init.DestBurst                                             | \
 8005588:	431a      	orrs	r2, r3
            pNodeConfig->Init.TransferTriggerMode;
 800558a:	683b      	ldr	r3, [r7, #0]
 800558c:	685b      	ldr	r3, [r3, #4]
          ((pNodeConfig->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 800558e:	431a      	orrs	r2, r3
  pNode->CTCR =  pNodeConfig->Init.SourceInc | pNodeConfig->Init.DestinationInc | \
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	601a      	str	r2, [r3, #0]

  /* If SW request set the CTCR register to SW Request Mode*/
  if(pNodeConfig->Init.Request == MDMA_REQUEST_SW)
 8005594:	683b      	ldr	r3, [r7, #0]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800559c:	d105      	bne.n	80055aa <HAL_MDMA_LinkedList_CreateNode+0x8a>
  {
    pNode->CTCR |= MDMA_CTCR_SWRM;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	601a      	str	r2, [r3, #0]
  -If the request is done by SW : BWM could be set to 1 or 0.
  -If the request is done by a peripheral :
     If mask address not set (0) => BWM must be set to 0
     If mask address set (different than 0) => BWM could be set to 1 or 0
  */
  if((pNodeConfig->Init.Request == MDMA_REQUEST_SW) || (pNodeConfig->PostRequestMaskAddress != 0U))
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055b2:	d003      	beq.n	80055bc <HAL_MDMA_LinkedList_CreateNode+0x9c>
 80055b4:	683b      	ldr	r3, [r7, #0]
 80055b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d005      	beq.n	80055c8 <HAL_MDMA_LinkedList_CreateNode+0xa8>
  {
    pNode->CTCR |=  MDMA_CTCR_BWM;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	601a      	str	r2, [r3, #0]
  }

  /* Set the new CBNDTR Register value */
  pNode->CBNDTR = ((pNodeConfig->BlockCount - 1U) << MDMA_CBNDTR_BRC_Pos) & MDMA_CBNDTR_BRC;
 80055c8:	683b      	ldr	r3, [r7, #0]
 80055ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055cc:	3b01      	subs	r3, #1
 80055ce:	051a      	lsls	r2, r3, #20
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	605a      	str	r2, [r3, #4]

  /* if block source address offset is negative set the Block Repeat Source address Update Mode to decrement */
  if(pNodeConfig->Init.SourceBlockAddressOffset < 0)
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055d8:	2b00      	cmp	r3, #0
 80055da:	da0e      	bge.n	80055fa <HAL_MDMA_LinkedList_CreateNode+0xda>
  {
    pNode->CBNDTR |= MDMA_CBNDTR_BRSUM;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	685b      	ldr	r3, [r3, #4]
 80055e0:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	605a      	str	r2, [r3, #4]
    /*write new CBRUR Register value : source repeat block offset */
    blockoffset = (uint32_t)(- pNodeConfig->Init.SourceBlockAddressOffset);
 80055e8:	683b      	ldr	r3, [r7, #0]
 80055ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055ec:	425b      	negs	r3, r3
 80055ee:	60fb      	str	r3, [r7, #12]
    pNode->CBRUR = blockoffset & 0x0000FFFFU;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	b29a      	uxth	r2, r3
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	611a      	str	r2, [r3, #16]
 80055f8:	e004      	b.n	8005604 <HAL_MDMA_LinkedList_CreateNode+0xe4>
  }
  else
  {
    /*write new CBRUR Register value : source repeat block offset */
    pNode->CBRUR = (((uint32_t) pNodeConfig->Init.SourceBlockAddressOffset) & 0x0000FFFFU);
 80055fa:	683b      	ldr	r3, [r7, #0]
 80055fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055fe:	b29a      	uxth	r2, r3
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	611a      	str	r2, [r3, #16]
  }

  /* if block destination address offset is negative set the Block Repeat destination address Update Mode to decrement */
  if(pNodeConfig->Init.DestBlockAddressOffset < 0)
 8005604:	683b      	ldr	r3, [r7, #0]
 8005606:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005608:	2b00      	cmp	r3, #0
 800560a:	da11      	bge.n	8005630 <HAL_MDMA_LinkedList_CreateNode+0x110>
  {
    pNode->CBNDTR |= MDMA_CBNDTR_BRDUM;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	685b      	ldr	r3, [r3, #4]
 8005610:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	605a      	str	r2, [r3, #4]
    /*write new CBRUR Register value : destination repeat block offset */
    blockoffset = (uint32_t)(- pNodeConfig->Init.DestBlockAddressOffset);
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800561c:	425b      	negs	r3, r3
 800561e:	60fb      	str	r3, [r7, #12]
    pNode->CBRUR |= ((blockoffset & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	691a      	ldr	r2, [r3, #16]
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	041b      	lsls	r3, r3, #16
 8005628:	431a      	orrs	r2, r3
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	611a      	str	r2, [r3, #16]
 800562e:	e007      	b.n	8005640 <HAL_MDMA_LinkedList_CreateNode+0x120>
  }
  else
  {
    /*write new CBRUR Register value : destination repeat block offset */
    pNode->CBRUR |= ((((uint32_t)pNodeConfig->Init.DestBlockAddressOffset) & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	691a      	ldr	r2, [r3, #16]
 8005634:	683b      	ldr	r3, [r7, #0]
 8005636:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005638:	041b      	lsls	r3, r3, #16
 800563a:	431a      	orrs	r2, r3
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	611a      	str	r2, [r3, #16]
  }

  /* Configure MDMA Link Node data length */
  pNode->CBNDTR |=  pNodeConfig->BlockDataLength;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	685a      	ldr	r2, [r3, #4]
 8005644:	683b      	ldr	r3, [r7, #0]
 8005646:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005648:	431a      	orrs	r2, r3
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	605a      	str	r2, [r3, #4]

  /* Configure MDMA Link Node destination address */
  pNode->CDAR = pNodeConfig->DstAddress;
 800564e:	683b      	ldr	r3, [r7, #0]
 8005650:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	60da      	str	r2, [r3, #12]

  /* Configure MDMA Link Node Source address */
  pNode->CSAR = pNodeConfig->SrcAddress;
 8005656:	683b      	ldr	r3, [r7, #0]
 8005658:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	609a      	str	r2, [r3, #8]

  /* if HW request set the HW request and the requet CleraMask and ClearData MaskData,  */
  if(pNodeConfig->Init.Request != MDMA_REQUEST_SW)
 800565e:	683b      	ldr	r3, [r7, #0]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005666:	d00c      	beq.n	8005682 <HAL_MDMA_LinkedList_CreateNode+0x162>
  {
    /* Set the HW request in CTBR register  */
    pNode->CTBR = pNodeConfig->Init.Request & MDMA_CTBR_TSEL;
 8005668:	683b      	ldr	r3, [r7, #0]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	b2da      	uxtb	r2, r3
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	619a      	str	r2, [r3, #24]
    /* Set the HW request clear Mask and Data */
    pNode->CMAR = pNodeConfig->PostRequestMaskAddress;
 8005672:	683b      	ldr	r3, [r7, #0]
 8005674:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	621a      	str	r2, [r3, #32]
    pNode->CMDR = pNodeConfig->PostRequestMaskData;
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	625a      	str	r2, [r3, #36]	@ 0x24
  }

  addressMask = pNodeConfig->SrcAddress & 0xFF000000U;
 8005682:	683b      	ldr	r3, [r7, #0]
 8005684:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005686:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 800568a:	60bb      	str	r3, [r7, #8]
  if((addressMask == 0x20000000U) || (addressMask == 0x00000000U))
 800568c:	68bb      	ldr	r3, [r7, #8]
 800568e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005692:	d002      	beq.n	800569a <HAL_MDMA_LinkedList_CreateNode+0x17a>
 8005694:	68bb      	ldr	r3, [r7, #8]
 8005696:	2b00      	cmp	r3, #0
 8005698:	d105      	bne.n	80056a6 <HAL_MDMA_LinkedList_CreateNode+0x186>
  {
    /*The AHBSbus is used as source (read operation) on channel x */
    pNode->CTBR |= MDMA_CTBR_SBUS;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	699b      	ldr	r3, [r3, #24]
 800569e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	619a      	str	r2, [r3, #24]
  }

  addressMask = pNodeConfig->DstAddress & 0xFF000000U;
 80056a6:	683b      	ldr	r3, [r7, #0]
 80056a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056aa:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 80056ae:	60bb      	str	r3, [r7, #8]
  if((addressMask == 0x20000000U) || (addressMask == 0x00000000U))
 80056b0:	68bb      	ldr	r3, [r7, #8]
 80056b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80056b6:	d002      	beq.n	80056be <HAL_MDMA_LinkedList_CreateNode+0x19e>
 80056b8:	68bb      	ldr	r3, [r7, #8]
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d105      	bne.n	80056ca <HAL_MDMA_LinkedList_CreateNode+0x1aa>
  {
    /*The AHB bus is used as destination (write operation) on channel x */
    pNode->CTBR |= MDMA_CTBR_DBUS;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	699b      	ldr	r3, [r3, #24]
 80056c2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	619a      	str	r2, [r3, #24]
  }

  return HAL_OK;
 80056ca:	2300      	movs	r3, #0
}
 80056cc:	4618      	mov	r0, r3
 80056ce:	3714      	adds	r7, #20
 80056d0:	46bd      	mov	sp, r7
 80056d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d6:	4770      	bx	lr

080056d8 <HAL_MDMA_LinkedList_AddNode>:
  *                    at the end of the list
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_LinkedList_AddNode(MDMA_HandleTypeDef *hmdma, MDMA_LinkNodeTypeDef *pNewNode, const MDMA_LinkNodeTypeDef *pPrevNode)
{
 80056d8:	b480      	push	{r7}
 80056da:	b089      	sub	sp, #36	@ 0x24
 80056dc:	af00      	add	r7, sp, #0
 80056de:	60f8      	str	r0, [r7, #12]
 80056e0:	60b9      	str	r1, [r7, #8]
 80056e2:	607a      	str	r2, [r7, #4]
  MDMA_LinkNodeTypeDef *pNode;
  uint32_t counter = 0, nodeInserted = 0;
 80056e4:	2300      	movs	r3, #0
 80056e6:	61bb      	str	r3, [r7, #24]
 80056e8:	2300      	movs	r3, #0
 80056ea:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80056ec:	2300      	movs	r3, #0
 80056ee:	74fb      	strb	r3, [r7, #19]

  /* Check the MDMA peripheral handle */
  if((hmdma == NULL) || (pNewNode == NULL))
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d002      	beq.n	80056fc <HAL_MDMA_LinkedList_AddNode+0x24>
 80056f6:	68bb      	ldr	r3, [r7, #8]
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d101      	bne.n	8005700 <HAL_MDMA_LinkedList_AddNode+0x28>
  {
    return HAL_ERROR;
 80056fc:	2301      	movs	r3, #1
 80056fe:	e0a9      	b.n	8005854 <HAL_MDMA_LinkedList_AddNode+0x17c>
  }

  /* Process locked */
  __HAL_LOCK(hmdma);
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005706:	2b01      	cmp	r3, #1
 8005708:	d101      	bne.n	800570e <HAL_MDMA_LinkedList_AddNode+0x36>
 800570a:	2302      	movs	r3, #2
 800570c:	e0a2      	b.n	8005854 <HAL_MDMA_LinkedList_AddNode+0x17c>
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	2201      	movs	r2, #1
 8005712:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if(HAL_MDMA_STATE_READY == hmdma->State)
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800571c:	b2db      	uxtb	r3, r3
 800571e:	2b01      	cmp	r3, #1
 8005720:	f040 8093 	bne.w	800584a <HAL_MDMA_LinkedList_AddNode+0x172>
  {
    /* Change MDMA peripheral state */
    hmdma->State = HAL_MDMA_STATE_BUSY;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	2202      	movs	r2, #2
 8005728:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Check if this is the first node (after the Inititlization node) */
    if((uint32_t)hmdma->FirstLinkedListNodeAddress == 0U)
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005730:	2b00      	cmp	r3, #0
 8005732:	d116      	bne.n	8005762 <HAL_MDMA_LinkedList_AddNode+0x8a>
    {
      if(pPrevNode == NULL)
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2b00      	cmp	r3, #0
 8005738:	d110      	bne.n	800575c <HAL_MDMA_LinkedList_AddNode+0x84>
      {
        /* if this is the first node after the initialization
        connect this node to the node 0 by updating
        the MDMA channel CLAR register to this node address */
        hmdma->Instance->CLAR = (uint32_t)pNewNode;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	68ba      	ldr	r2, [r7, #8]
 8005740:	625a      	str	r2, [r3, #36]	@ 0x24
        /* Set the MDMA handle First linked List node*/
        hmdma->FirstLinkedListNodeAddress = pNewNode;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	68ba      	ldr	r2, [r7, #8]
 8005746:	65da      	str	r2, [r3, #92]	@ 0x5c

        /*reset New node link */
        pNewNode->CLAR = 0;
 8005748:	68bb      	ldr	r3, [r7, #8]
 800574a:	2200      	movs	r2, #0
 800574c:	615a      	str	r2, [r3, #20]

        /* Update the Handle last node address */
        hmdma->LastLinkedListNodeAddress = pNewNode;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	68ba      	ldr	r2, [r7, #8]
 8005752:	661a      	str	r2, [r3, #96]	@ 0x60

        hmdma->LinkedListNodeCounter = 1;
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	2201      	movs	r2, #1
 8005758:	665a      	str	r2, [r3, #100]	@ 0x64
 800575a:	e06c      	b.n	8005836 <HAL_MDMA_LinkedList_AddNode+0x15e>
      }
      else
      {
        hal_status = HAL_ERROR;
 800575c:	2301      	movs	r3, #1
 800575e:	74fb      	strb	r3, [r7, #19]
 8005760:	e069      	b.n	8005836 <HAL_MDMA_LinkedList_AddNode+0x15e>
      }
    }
    else if(hmdma->FirstLinkedListNodeAddress != pNewNode)
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005766:	68ba      	ldr	r2, [r7, #8]
 8005768:	429a      	cmp	r2, r3
 800576a:	d062      	beq.n	8005832 <HAL_MDMA_LinkedList_AddNode+0x15a>
    {
      /* Check if the node to insert already exists*/
      pNode = hmdma->FirstLinkedListNodeAddress;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005770:	61fb      	str	r3, [r7, #28]
      while((counter < hmdma->LinkedListNodeCounter) && (hal_status == HAL_OK))
 8005772:	e00c      	b.n	800578e <HAL_MDMA_LinkedList_AddNode+0xb6>
      {
        if(pNode->CLAR == (uint32_t)pNewNode)
 8005774:	69fb      	ldr	r3, [r7, #28]
 8005776:	695a      	ldr	r2, [r3, #20]
 8005778:	68bb      	ldr	r3, [r7, #8]
 800577a:	429a      	cmp	r2, r3
 800577c:	d101      	bne.n	8005782 <HAL_MDMA_LinkedList_AddNode+0xaa>
        {
          hal_status = HAL_ERROR; /* error this node already exist in the linked list and it is not first node */
 800577e:	2301      	movs	r3, #1
 8005780:	74fb      	strb	r3, [r7, #19]
        }
        pNode = (MDMA_LinkNodeTypeDef *)pNode->CLAR;
 8005782:	69fb      	ldr	r3, [r7, #28]
 8005784:	695b      	ldr	r3, [r3, #20]
 8005786:	61fb      	str	r3, [r7, #28]
        counter++;
 8005788:	69bb      	ldr	r3, [r7, #24]
 800578a:	3301      	adds	r3, #1
 800578c:	61bb      	str	r3, [r7, #24]
      while((counter < hmdma->LinkedListNodeCounter) && (hal_status == HAL_OK))
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005792:	69ba      	ldr	r2, [r7, #24]
 8005794:	429a      	cmp	r2, r3
 8005796:	d202      	bcs.n	800579e <HAL_MDMA_LinkedList_AddNode+0xc6>
 8005798:	7cfb      	ldrb	r3, [r7, #19]
 800579a:	2b00      	cmp	r3, #0
 800579c:	d0ea      	beq.n	8005774 <HAL_MDMA_LinkedList_AddNode+0x9c>
      }

      if(hal_status == HAL_OK)
 800579e:	7cfb      	ldrb	r3, [r7, #19]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d148      	bne.n	8005836 <HAL_MDMA_LinkedList_AddNode+0x15e>
      {
        /* Check if the previous node is the last one in the current list or zero */
        if((pPrevNode == hmdma->LastLinkedListNodeAddress) || (pPrevNode == NULL))
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80057a8:	687a      	ldr	r2, [r7, #4]
 80057aa:	429a      	cmp	r2, r3
 80057ac:	d002      	beq.n	80057b4 <HAL_MDMA_LinkedList_AddNode+0xdc>
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d111      	bne.n	80057d8 <HAL_MDMA_LinkedList_AddNode+0x100>
        {
          /* insert the new node at the end of the list */
          pNewNode->CLAR = hmdma->LastLinkedListNodeAddress->CLAR;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80057b8:	695a      	ldr	r2, [r3, #20]
 80057ba:	68bb      	ldr	r3, [r7, #8]
 80057bc:	615a      	str	r2, [r3, #20]
          hmdma->LastLinkedListNodeAddress->CLAR = (uint32_t)pNewNode;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80057c2:	68ba      	ldr	r2, [r7, #8]
 80057c4:	615a      	str	r2, [r3, #20]
          /* Update the Handle last node address */
          hmdma->LastLinkedListNodeAddress = pNewNode;
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	68ba      	ldr	r2, [r7, #8]
 80057ca:	661a      	str	r2, [r3, #96]	@ 0x60
          /* Increment the linked list node counter */
          hmdma->LinkedListNodeCounter++;
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80057d0:	1c5a      	adds	r2, r3, #1
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	665a      	str	r2, [r3, #100]	@ 0x64
 80057d6:	e02e      	b.n	8005836 <HAL_MDMA_LinkedList_AddNode+0x15e>
        }
        else
        {
          /*insert the new node after the pPreviousNode node */
          pNode = hmdma->FirstLinkedListNodeAddress;
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057dc:	61fb      	str	r3, [r7, #28]
          counter = 0;
 80057de:	2300      	movs	r3, #0
 80057e0:	61bb      	str	r3, [r7, #24]
          while((counter < hmdma->LinkedListNodeCounter) && (nodeInserted == 0U))
 80057e2:	e018      	b.n	8005816 <HAL_MDMA_LinkedList_AddNode+0x13e>
          {
            counter++;
 80057e4:	69bb      	ldr	r3, [r7, #24]
 80057e6:	3301      	adds	r3, #1
 80057e8:	61bb      	str	r3, [r7, #24]
            if(pNode == pPrevNode)
 80057ea:	69fa      	ldr	r2, [r7, #28]
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	429a      	cmp	r2, r3
 80057f0:	d10e      	bne.n	8005810 <HAL_MDMA_LinkedList_AddNode+0x138>
            {
              /*Insert the new node after the previous one */
              pNewNode->CLAR = pNode->CLAR;
 80057f2:	69fb      	ldr	r3, [r7, #28]
 80057f4:	695a      	ldr	r2, [r3, #20]
 80057f6:	68bb      	ldr	r3, [r7, #8]
 80057f8:	615a      	str	r2, [r3, #20]
              pNode->CLAR = (uint32_t)pNewNode;
 80057fa:	68ba      	ldr	r2, [r7, #8]
 80057fc:	69fb      	ldr	r3, [r7, #28]
 80057fe:	615a      	str	r2, [r3, #20]
              /* Increment the linked list node counter */
              hmdma->LinkedListNodeCounter++;
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005804:	1c5a      	adds	r2, r3, #1
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	665a      	str	r2, [r3, #100]	@ 0x64
              nodeInserted = 1;
 800580a:	2301      	movs	r3, #1
 800580c:	617b      	str	r3, [r7, #20]
 800580e:	e002      	b.n	8005816 <HAL_MDMA_LinkedList_AddNode+0x13e>
            }
            else
            {
              pNode = (MDMA_LinkNodeTypeDef *)pNode->CLAR;
 8005810:	69fb      	ldr	r3, [r7, #28]
 8005812:	695b      	ldr	r3, [r3, #20]
 8005814:	61fb      	str	r3, [r7, #28]
          while((counter < hmdma->LinkedListNodeCounter) && (nodeInserted == 0U))
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800581a:	69ba      	ldr	r2, [r7, #24]
 800581c:	429a      	cmp	r2, r3
 800581e:	d202      	bcs.n	8005826 <HAL_MDMA_LinkedList_AddNode+0x14e>
 8005820:	697b      	ldr	r3, [r7, #20]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d0de      	beq.n	80057e4 <HAL_MDMA_LinkedList_AddNode+0x10c>
            }
          }

          if(nodeInserted == 0U)
 8005826:	697b      	ldr	r3, [r7, #20]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d104      	bne.n	8005836 <HAL_MDMA_LinkedList_AddNode+0x15e>
          {
            hal_status = HAL_ERROR;
 800582c:	2301      	movs	r3, #1
 800582e:	74fb      	strb	r3, [r7, #19]
 8005830:	e001      	b.n	8005836 <HAL_MDMA_LinkedList_AddNode+0x15e>
        }
      }
    }
    else
    {
      hal_status = HAL_ERROR;
 8005832:	2301      	movs	r3, #1
 8005834:	74fb      	strb	r3, [r7, #19]
    }

    /* Process unlocked */
    __HAL_UNLOCK(hmdma);
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	2200      	movs	r2, #0
 800583a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    hmdma->State = HAL_MDMA_STATE_READY;
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	2201      	movs	r2, #1
 8005842:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return hal_status;
 8005846:	7cfb      	ldrb	r3, [r7, #19]
 8005848:	e004      	b.n	8005854 <HAL_MDMA_LinkedList_AddNode+0x17c>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hmdma);
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	2200      	movs	r2, #0
 800584e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Return error status */
    return HAL_BUSY;
 8005852:	2302      	movs	r3, #2
  }
}
 8005854:	4618      	mov	r0, r3
 8005856:	3724      	adds	r7, #36	@ 0x24
 8005858:	46bd      	mov	sp, r7
 800585a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585e:	4770      	bx	lr

08005860 <HAL_MDMA_LinkedList_EnableCircularMode>:
  * @param  hmdma : Pointer to a MDMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified MDMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_LinkedList_EnableCircularMode(MDMA_HandleTypeDef *hmdma)
{
 8005860:	b480      	push	{r7}
 8005862:	b085      	sub	sp, #20
 8005864:	af00      	add	r7, sp, #0
 8005866:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8005868:	2300      	movs	r3, #0
 800586a:	73fb      	strb	r3, [r7, #15]

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d101      	bne.n	8005876 <HAL_MDMA_LinkedList_EnableCircularMode+0x16>
  {
    return HAL_ERROR;
 8005872:	2301      	movs	r3, #1
 8005874:	e031      	b.n	80058da <HAL_MDMA_LinkedList_EnableCircularMode+0x7a>
  }

  /* Process locked */
  __HAL_LOCK(hmdma);
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800587c:	2b01      	cmp	r3, #1
 800587e:	d101      	bne.n	8005884 <HAL_MDMA_LinkedList_EnableCircularMode+0x24>
 8005880:	2302      	movs	r3, #2
 8005882:	e02a      	b.n	80058da <HAL_MDMA_LinkedList_EnableCircularMode+0x7a>
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2201      	movs	r2, #1
 8005888:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if(HAL_MDMA_STATE_READY == hmdma->State)
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005892:	b2db      	uxtb	r3, r3
 8005894:	2b01      	cmp	r3, #1
 8005896:	d117      	bne.n	80058c8 <HAL_MDMA_LinkedList_EnableCircularMode+0x68>
  {
    /* Change MDMA peripheral state */
    hmdma->State = HAL_MDMA_STATE_BUSY;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2202      	movs	r2, #2
 800589c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* If first and last node are null (no nodes in the list) : return error*/
    if(((uint32_t)hmdma->FirstLinkedListNodeAddress == 0U) || ((uint32_t)hmdma->LastLinkedListNodeAddress == 0U) || (hmdma->LinkedListNodeCounter == 0U))
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d007      	beq.n	80058b8 <HAL_MDMA_LinkedList_EnableCircularMode+0x58>
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d003      	beq.n	80058b8 <HAL_MDMA_LinkedList_EnableCircularMode+0x58>
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d102      	bne.n	80058be <HAL_MDMA_LinkedList_EnableCircularMode+0x5e>
    {
      hal_status = HAL_ERROR;
 80058b8:	2301      	movs	r3, #1
 80058ba:	73fb      	strb	r3, [r7, #15]
 80058bc:	e004      	b.n	80058c8 <HAL_MDMA_LinkedList_EnableCircularMode+0x68>
    }
    else
    {
      /* to enable circular mode Last Node should be connected to first node */
      hmdma->LastLinkedListNodeAddress->CLAR = (uint32_t)hmdma->FirstLinkedListNodeAddress;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80058c6:	615a      	str	r2, [r3, #20]
    }

  }
  /* Process unlocked */
  __HAL_UNLOCK(hmdma);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2200      	movs	r2, #0
 80058cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  hmdma->State = HAL_MDMA_STATE_READY;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2201      	movs	r2, #1
 80058d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return hal_status;
 80058d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80058da:	4618      	mov	r0, r3
 80058dc:	3714      	adds	r7, #20
 80058de:	46bd      	mov	sp, r7
 80058e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e4:	4770      	bx	lr

080058e6 <HAL_MDMA_Start_IT>:
  * @param  BlockDataLength : The length of a block transfer in bytes
  * @param  BlockCount      : The number of a blocks to be transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_Start_IT(MDMA_HandleTypeDef *hmdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t BlockDataLength, uint32_t BlockCount)
{
 80058e6:	b580      	push	{r7, lr}
 80058e8:	b086      	sub	sp, #24
 80058ea:	af02      	add	r7, sp, #8
 80058ec:	60f8      	str	r0, [r7, #12]
 80058ee:	60b9      	str	r1, [r7, #8]
 80058f0:	607a      	str	r2, [r7, #4]
 80058f2:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_MDMA_TRANSFER_LENGTH(BlockDataLength));
  assert_param(IS_MDMA_BLOCK_COUNT(BlockCount));

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d101      	bne.n	80058fe <HAL_MDMA_Start_IT+0x18>
  {
    return HAL_ERROR;
 80058fa:	2301      	movs	r3, #1
 80058fc:	e070      	b.n	80059e0 <HAL_MDMA_Start_IT+0xfa>
  }

  /* Process locked */
  __HAL_LOCK(hmdma);
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005904:	2b01      	cmp	r3, #1
 8005906:	d101      	bne.n	800590c <HAL_MDMA_Start_IT+0x26>
 8005908:	2302      	movs	r3, #2
 800590a:	e069      	b.n	80059e0 <HAL_MDMA_Start_IT+0xfa>
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	2201      	movs	r2, #1
 8005910:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if(HAL_MDMA_STATE_READY == hmdma->State)
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800591a:	b2db      	uxtb	r3, r3
 800591c:	2b01      	cmp	r3, #1
 800591e:	d158      	bne.n	80059d2 <HAL_MDMA_Start_IT+0xec>
  {
    /* Change MDMA peripheral state */
    hmdma->State = HAL_MDMA_STATE_BUSY;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	2202      	movs	r2, #2
 8005924:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Initialize the error code */
    hmdma->ErrorCode = HAL_MDMA_ERROR_NONE;
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	2200      	movs	r2, #0
 800592c:	669a      	str	r2, [r3, #104]	@ 0x68

    /* Disable the peripheral */
    __HAL_MDMA_DISABLE(hmdma);
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	68da      	ldr	r2, [r3, #12]
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f022 0201 	bic.w	r2, r2, #1
 800593c:	60da      	str	r2, [r3, #12]

    /* Configure the source, destination address and the data length */
    MDMA_SetConfig(hmdma, SrcAddress, DstAddress, BlockDataLength, BlockCount);
 800593e:	69bb      	ldr	r3, [r7, #24]
 8005940:	9300      	str	r3, [sp, #0]
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	687a      	ldr	r2, [r7, #4]
 8005946:	68b9      	ldr	r1, [r7, #8]
 8005948:	68f8      	ldr	r0, [r7, #12]
 800594a:	f000 f9a1 	bl	8005c90 <MDMA_SetConfig>

    /* Enable Common interrupts i.e Transfer Error IT and Channel Transfer Complete IT*/
    __HAL_MDMA_ENABLE_IT(hmdma, (MDMA_IT_TE | MDMA_IT_CTC));
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	68da      	ldr	r2, [r3, #12]
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	f042 0206 	orr.w	r2, r2, #6
 800595c:	60da      	str	r2, [r3, #12]

    if(hmdma->XferBlockCpltCallback != NULL)
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005962:	2b00      	cmp	r3, #0
 8005964:	d007      	beq.n	8005976 <HAL_MDMA_Start_IT+0x90>
    {
      /* if Block transfer complete Callback is set enable the corresponding IT*/
      __HAL_MDMA_ENABLE_IT(hmdma, MDMA_IT_BT);
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	68da      	ldr	r2, [r3, #12]
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f042 0210 	orr.w	r2, r2, #16
 8005974:	60da      	str	r2, [r3, #12]
    }

    if(hmdma->XferRepeatBlockCpltCallback != NULL)
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800597a:	2b00      	cmp	r3, #0
 800597c:	d007      	beq.n	800598e <HAL_MDMA_Start_IT+0xa8>
    {
      /* if Repeated Block transfer complete Callback is set enable the corresponding IT*/
      __HAL_MDMA_ENABLE_IT(hmdma, MDMA_IT_BRT);
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	68da      	ldr	r2, [r3, #12]
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f042 0208 	orr.w	r2, r2, #8
 800598c:	60da      	str	r2, [r3, #12]
    }

    if(hmdma->XferBufferCpltCallback != NULL)
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005992:	2b00      	cmp	r3, #0
 8005994:	d007      	beq.n	80059a6 <HAL_MDMA_Start_IT+0xc0>
    {
      /* if buffer transfer complete Callback is set enable the corresponding IT*/
      __HAL_MDMA_ENABLE_IT(hmdma, MDMA_IT_BFTC);
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	68da      	ldr	r2, [r3, #12]
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f042 0220 	orr.w	r2, r2, #32
 80059a4:	60da      	str	r2, [r3, #12]
    }

    /* Enable the Peripheral */
    __HAL_MDMA_ENABLE(hmdma);
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	68da      	ldr	r2, [r3, #12]
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f042 0201 	orr.w	r2, r2, #1
 80059b4:	60da      	str	r2, [r3, #12]

    if(hmdma->Init.Request == MDMA_REQUEST_SW)
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	685b      	ldr	r3, [r3, #4]
 80059ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059be:	d10e      	bne.n	80059de <HAL_MDMA_Start_IT+0xf8>
    {
      /* activate If SW request mode*/
      hmdma->Instance->CCR |=  MDMA_CCR_SWRQ;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	68da      	ldr	r2, [r3, #12]
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80059ce:	60da      	str	r2, [r3, #12]
 80059d0:	e005      	b.n	80059de <HAL_MDMA_Start_IT+0xf8>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hmdma);
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	2200      	movs	r2, #0
 80059d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Return error status */
    return HAL_BUSY;
 80059da:	2302      	movs	r3, #2
 80059dc:	e000      	b.n	80059e0 <HAL_MDMA_Start_IT+0xfa>
  }

  return HAL_OK;
 80059de:	2300      	movs	r3, #0
}
 80059e0:	4618      	mov	r0, r3
 80059e2:	3710      	adds	r7, #16
 80059e4:	46bd      	mov	sp, r7
 80059e6:	bd80      	pop	{r7, pc}

080059e8 <HAL_MDMA_IRQHandler>:
  * @param  hmdma: pointer to a MDMA_HandleTypeDef structure that contains
  *               the configuration information for the specified MDMA Channel.
  * @retval None
  */
void HAL_MDMA_IRQHandler(MDMA_HandleTypeDef *hmdma)
{
 80059e8:	b580      	push	{r7, lr}
 80059ea:	b086      	sub	sp, #24
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0;
 80059f0:	2300      	movs	r3, #0
 80059f2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80059f4:	4b91      	ldr	r3, [pc, #580]	@ (8005c3c <HAL_MDMA_IRQHandler+0x254>)
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	4a91      	ldr	r2, [pc, #580]	@ (8005c40 <HAL_MDMA_IRQHandler+0x258>)
 80059fa:	fba2 2303 	umull	r2, r3, r2, r3
 80059fe:	0a9b      	lsrs	r3, r3, #10
 8005a00:	617b      	str	r3, [r7, #20]

  uint32_t generalIntFlag, errorFlag;

  /* General Interrupt Flag management ****************************************/
  generalIntFlag =  1UL << ((((uint32_t)hmdma->Instance - (uint32_t)(MDMA_Channel0))/HAL_MDMA_CHANNEL_SIZE) & 0x1FU);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	461a      	mov	r2, r3
 8005a08:	4b8e      	ldr	r3, [pc, #568]	@ (8005c44 <HAL_MDMA_IRQHandler+0x25c>)
 8005a0a:	4413      	add	r3, r2
 8005a0c:	099b      	lsrs	r3, r3, #6
 8005a0e:	f003 031f 	and.w	r3, r3, #31
 8005a12:	2201      	movs	r2, #1
 8005a14:	fa02 f303 	lsl.w	r3, r2, r3
 8005a18:	613b      	str	r3, [r7, #16]
  if((MDMA->GISR0 & generalIntFlag) == 0U)
 8005a1a:	f04f 43a4 	mov.w	r3, #1375731712	@ 0x52000000
 8005a1e:	681a      	ldr	r2, [r3, #0]
 8005a20:	693b      	ldr	r3, [r7, #16]
 8005a22:	4013      	ands	r3, r2
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	f000 812d 	beq.w	8005c84 <HAL_MDMA_IRQHandler+0x29c>
  {
    return; /* the  General interrupt flag for the current channel is down , nothing to do */
  }

  /* Transfer Error Interrupt management ***************************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_TE) != 0U))
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f003 0301 	and.w	r3, r3, #1
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d054      	beq.n	8005ae2 <HAL_MDMA_IRQHandler+0xfa>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_TE) != 0U)
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	68db      	ldr	r3, [r3, #12]
 8005a3e:	f003 0302 	and.w	r3, r3, #2
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d04d      	beq.n	8005ae2 <HAL_MDMA_IRQHandler+0xfa>
    {
      /* Disable the transfer error interrupt */
      __HAL_MDMA_DISABLE_IT(hmdma, MDMA_IT_TE);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	68da      	ldr	r2, [r3, #12]
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	f022 0202 	bic.w	r2, r2, #2
 8005a54:	60da      	str	r2, [r3, #12]

      /* Get the transfer error source flag */
      errorFlag = hmdma->Instance->CESR;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	689b      	ldr	r3, [r3, #8]
 8005a5c:	60fb      	str	r3, [r7, #12]

      if((errorFlag & MDMA_CESR_TED) == 0U)
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d106      	bne.n	8005a76 <HAL_MDMA_IRQHandler+0x8e>
      {
        /* Update error code : Read Transfer error  */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_READ_XFER;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005a6c:	f043 0201 	orr.w	r2, r3, #1
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	669a      	str	r2, [r3, #104]	@ 0x68
 8005a74:	e005      	b.n	8005a82 <HAL_MDMA_IRQHandler+0x9a>
      }
      else
      {
        /* Update error code : Write Transfer error */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_WRITE_XFER;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005a7a:	f043 0202 	orr.w	r2, r3, #2
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      if((errorFlag & MDMA_CESR_TEMD) != 0U)
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d005      	beq.n	8005a98 <HAL_MDMA_IRQHandler+0xb0>
      {
        /* Update error code : Error Mask Data */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_MASK_DATA;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005a90:	f043 0204 	orr.w	r2, r3, #4
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      if((errorFlag & MDMA_CESR_TELD) != 0U)
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d005      	beq.n	8005aae <HAL_MDMA_IRQHandler+0xc6>
      {
        /* Update error code : Error Linked list */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_LINKED_LIST;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005aa6:	f043 0208 	orr.w	r2, r3, #8
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      if((errorFlag & MDMA_CESR_ASE) != 0U)
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d005      	beq.n	8005ac4 <HAL_MDMA_IRQHandler+0xdc>
      {
        /* Update error code : Address/Size alignment error */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_ALIGNMENT;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005abc:	f043 0210 	orr.w	r2, r3, #16
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      if((errorFlag & MDMA_CESR_BSE) != 0U)
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d005      	beq.n	8005ada <HAL_MDMA_IRQHandler+0xf2>
      {
        /* Update error code : Block Size error error */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_BLOCK_SIZE;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005ad2:	f043 0220 	orr.w	r2, r3, #32
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      /* Clear the transfer error flags */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_TE);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	2201      	movs	r2, #1
 8005ae0:	605a      	str	r2, [r3, #4]
    }
  }

  /* Buffer Transfer Complete Interrupt management ******************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_BFTC) != 0U))
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f003 0310 	and.w	r3, r3, #16
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d012      	beq.n	8005b16 <HAL_MDMA_IRQHandler+0x12e>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_BFTC) != 0U)
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	68db      	ldr	r3, [r3, #12]
 8005af6:	f003 0320 	and.w	r3, r3, #32
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d00b      	beq.n	8005b16 <HAL_MDMA_IRQHandler+0x12e>
    {
      /* Clear the buffer transfer complete flag */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BFTC);
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	2210      	movs	r2, #16
 8005b04:	605a      	str	r2, [r3, #4]

      if(hmdma->XferBufferCpltCallback != NULL)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d003      	beq.n	8005b16 <HAL_MDMA_IRQHandler+0x12e>
      {
        /* Buffer transfer callback */
        hmdma->XferBufferCpltCallback(hmdma);
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b12:	6878      	ldr	r0, [r7, #4]
 8005b14:	4798      	blx	r3
      }
    }
  }

  /* Block Transfer Complete Interrupt management ******************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_BT) != 0U))
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f003 0308 	and.w	r3, r3, #8
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d012      	beq.n	8005b4a <HAL_MDMA_IRQHandler+0x162>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_BT) != 0U)
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	68db      	ldr	r3, [r3, #12]
 8005b2a:	f003 0310 	and.w	r3, r3, #16
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d00b      	beq.n	8005b4a <HAL_MDMA_IRQHandler+0x162>
    {
      /* Clear the block transfer complete flag */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BT);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	2208      	movs	r2, #8
 8005b38:	605a      	str	r2, [r3, #4]

      if(hmdma->XferBlockCpltCallback != NULL)
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d003      	beq.n	8005b4a <HAL_MDMA_IRQHandler+0x162>
      {
        /* Block transfer callback */
        hmdma->XferBlockCpltCallback(hmdma);
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b46:	6878      	ldr	r0, [r7, #4]
 8005b48:	4798      	blx	r3
      }
    }
  }

  /* Repeated Block Transfer Complete Interrupt management ******************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_BRT) != 0U))
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f003 0304 	and.w	r3, r3, #4
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d012      	beq.n	8005b7e <HAL_MDMA_IRQHandler+0x196>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_BRT) != 0U)
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	68db      	ldr	r3, [r3, #12]
 8005b5e:	f003 0308 	and.w	r3, r3, #8
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d00b      	beq.n	8005b7e <HAL_MDMA_IRQHandler+0x196>
    {
      /* Clear the repeat block transfer complete flag */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BRT);
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	2204      	movs	r2, #4
 8005b6c:	605a      	str	r2, [r3, #4]

      if(hmdma->XferRepeatBlockCpltCallback != NULL)
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d003      	beq.n	8005b7e <HAL_MDMA_IRQHandler+0x196>
      {
        /* Repeated Block transfer callback */
        hmdma->XferRepeatBlockCpltCallback(hmdma);
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b7a:	6878      	ldr	r0, [r7, #4]
 8005b7c:	4798      	blx	r3
      }
    }
  }

  /* Channel Transfer Complete Interrupt management ***********************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_CTC) != 0U))
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	f003 0302 	and.w	r3, r3, #2
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d039      	beq.n	8005c00 <HAL_MDMA_IRQHandler+0x218>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_CTC) != 0U)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	68db      	ldr	r3, [r3, #12]
 8005b92:	f003 0304 	and.w	r3, r3, #4
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d032      	beq.n	8005c00 <HAL_MDMA_IRQHandler+0x218>
    {
      /* Disable all the transfer interrupts */
      __HAL_MDMA_DISABLE_IT(hmdma, (MDMA_IT_TE | MDMA_IT_CTC | MDMA_IT_BT | MDMA_IT_BRT | MDMA_IT_BFTC));
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	68da      	ldr	r2, [r3, #12]
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	f022 023e 	bic.w	r2, r2, #62	@ 0x3e
 8005ba8:	60da      	str	r2, [r3, #12]

      if(HAL_MDMA_STATE_ABORT == hmdma->State)
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005bb0:	b2db      	uxtb	r3, r3
 8005bb2:	2b04      	cmp	r3, #4
 8005bb4:	d110      	bne.n	8005bd8 <HAL_MDMA_IRQHandler+0x1f0>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hmdma);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	2200      	movs	r2, #0
 8005bba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Change the DMA state */
        hmdma->State = HAL_MDMA_STATE_READY;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	2201      	movs	r2, #1
 8005bc2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        if(hmdma->XferAbortCallback != NULL)
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d05c      	beq.n	8005c88 <HAL_MDMA_IRQHandler+0x2a0>
        {
          hmdma->XferAbortCallback(hmdma);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bd2:	6878      	ldr	r0, [r7, #4]
 8005bd4:	4798      	blx	r3
        }
        return;
 8005bd6:	e057      	b.n	8005c88 <HAL_MDMA_IRQHandler+0x2a0>
      }

      /* Clear the Channel Transfer Complete flag */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_CTC);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	2202      	movs	r2, #2
 8005bde:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hmdma);
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2200      	movs	r2, #0
 8005be4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /* Change MDMA peripheral state */
      hmdma->State = HAL_MDMA_STATE_READY;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2201      	movs	r2, #1
 8005bec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if(hmdma->XferCpltCallback != NULL)
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d003      	beq.n	8005c00 <HAL_MDMA_IRQHandler+0x218>
      {
        /* Channel Transfer Complete callback */
        hmdma->XferCpltCallback(hmdma);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bfc:	6878      	ldr	r0, [r7, #4]
 8005bfe:	4798      	blx	r3
      }
    }
  }

  /* manage error case */
  if(hmdma->ErrorCode != HAL_MDMA_ERROR_NONE)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d040      	beq.n	8005c8a <HAL_MDMA_IRQHandler+0x2a2>
  {
    hmdma->State = HAL_MDMA_STATE_ABORT;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2204      	movs	r2, #4
 8005c0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the channel */
    __HAL_MDMA_DISABLE(hmdma);
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	68da      	ldr	r2, [r3, #12]
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f022 0201 	bic.w	r2, r2, #1
 8005c1e:	60da      	str	r2, [r3, #12]

    do
    {
      if (++count > timeout)
 8005c20:	68bb      	ldr	r3, [r7, #8]
 8005c22:	3301      	adds	r3, #1
 8005c24:	60bb      	str	r3, [r7, #8]
 8005c26:	697a      	ldr	r2, [r7, #20]
 8005c28:	429a      	cmp	r2, r3
 8005c2a:	d30d      	bcc.n	8005c48 <HAL_MDMA_IRQHandler+0x260>
      {
        break;
      }
    }
    while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	68db      	ldr	r3, [r3, #12]
 8005c32:	f003 0301 	and.w	r3, r3, #1
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d1f2      	bne.n	8005c20 <HAL_MDMA_IRQHandler+0x238>
 8005c3a:	e006      	b.n	8005c4a <HAL_MDMA_IRQHandler+0x262>
 8005c3c:	24000000 	.word	0x24000000
 8005c40:	1b4e81b5 	.word	0x1b4e81b5
 8005c44:	adffffc0 	.word	0xadffffc0
        break;
 8005c48:	bf00      	nop

    /* Process Unlocked */
    __HAL_UNLOCK(hmdma);
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	2200      	movs	r2, #0
 8005c4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    if((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	68db      	ldr	r3, [r3, #12]
 8005c58:	f003 0301 	and.w	r3, r3, #1
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d004      	beq.n	8005c6a <HAL_MDMA_IRQHandler+0x282>
    {
      /* Change the MDMA state to error if MDMA disable fails */
      hmdma->State = HAL_MDMA_STATE_ERROR;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2203      	movs	r2, #3
 8005c64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8005c68:	e003      	b.n	8005c72 <HAL_MDMA_IRQHandler+0x28a>
    }
    else
    {
      /* Change the MDMA state to Ready if MDMA disable success */
      hmdma->State = HAL_MDMA_STATE_READY;
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	2201      	movs	r2, #1
 8005c6e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    }


    if (hmdma->XferErrorCallback != NULL)
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d007      	beq.n	8005c8a <HAL_MDMA_IRQHandler+0x2a2>
    {
      /* Transfer error callback */
      hmdma->XferErrorCallback(hmdma);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c7e:	6878      	ldr	r0, [r7, #4]
 8005c80:	4798      	blx	r3
 8005c82:	e002      	b.n	8005c8a <HAL_MDMA_IRQHandler+0x2a2>
    return; /* the  General interrupt flag for the current channel is down , nothing to do */
 8005c84:	bf00      	nop
 8005c86:	e000      	b.n	8005c8a <HAL_MDMA_IRQHandler+0x2a2>
        return;
 8005c88:	bf00      	nop
    }
  }
}
 8005c8a:	3718      	adds	r7, #24
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	bd80      	pop	{r7, pc}

08005c90 <MDMA_SetConfig>:
  * @param  BlockDataLength : The length of a block transfer in bytes
  * @param  BlockCount: The number of blocks to be transferred
  * @retval HAL status
  */
static void MDMA_SetConfig(MDMA_HandleTypeDef *hmdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t BlockDataLength, uint32_t BlockCount)
{
 8005c90:	b480      	push	{r7}
 8005c92:	b087      	sub	sp, #28
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	60f8      	str	r0, [r7, #12]
 8005c98:	60b9      	str	r1, [r7, #8]
 8005c9a:	607a      	str	r2, [r7, #4]
 8005c9c:	603b      	str	r3, [r7, #0]
  uint32_t addressMask;

  /* Configure the MDMA Channel data length */
  MODIFY_REG(hmdma->Instance->CBNDTR ,MDMA_CBNDTR_BNDT, (BlockDataLength & MDMA_CBNDTR_BNDT));
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	695a      	ldr	r2, [r3, #20]
 8005ca4:	4b31      	ldr	r3, [pc, #196]	@ (8005d6c <MDMA_SetConfig+0xdc>)
 8005ca6:	4013      	ands	r3, r2
 8005ca8:	683a      	ldr	r2, [r7, #0]
 8005caa:	f3c2 0110 	ubfx	r1, r2, #0, #17
 8005cae:	68fa      	ldr	r2, [r7, #12]
 8005cb0:	6812      	ldr	r2, [r2, #0]
 8005cb2:	430b      	orrs	r3, r1
 8005cb4:	6153      	str	r3, [r2, #20]

  /* Configure the MDMA block repeat count */
  MODIFY_REG(hmdma->Instance->CBNDTR , MDMA_CBNDTR_BRC , ((BlockCount - 1U) << MDMA_CBNDTR_BRC_Pos) & MDMA_CBNDTR_BRC);
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	695b      	ldr	r3, [r3, #20]
 8005cbc:	f3c3 0113 	ubfx	r1, r3, #0, #20
 8005cc0:	6a3b      	ldr	r3, [r7, #32]
 8005cc2:	3b01      	subs	r3, #1
 8005cc4:	051a      	lsls	r2, r3, #20
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	430a      	orrs	r2, r1
 8005ccc:	615a      	str	r2, [r3, #20]

  /* Clear all interrupt flags */
  __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_TE | MDMA_FLAG_CTC | MDMA_CISR_BRTIF | MDMA_CISR_BTIF | MDMA_CISR_TCIF);
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	221f      	movs	r2, #31
 8005cd4:	605a      	str	r2, [r3, #4]

  /* Configure MDMA Channel destination address */
  hmdma->Instance->CDAR = DstAddress;
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	687a      	ldr	r2, [r7, #4]
 8005cdc:	61da      	str	r2, [r3, #28]

  /* Configure MDMA Channel Source address */
  hmdma->Instance->CSAR = SrcAddress;
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	68ba      	ldr	r2, [r7, #8]
 8005ce4:	619a      	str	r2, [r3, #24]

  addressMask = SrcAddress & 0xFF000000U;
 8005ce6:	68bb      	ldr	r3, [r7, #8]
 8005ce8:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8005cec:	617b      	str	r3, [r7, #20]
  if((addressMask == 0x20000000U) || (addressMask == 0x00000000U))
 8005cee:	697b      	ldr	r3, [r7, #20]
 8005cf0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005cf4:	d002      	beq.n	8005cfc <MDMA_SetConfig+0x6c>
 8005cf6:	697b      	ldr	r3, [r7, #20]
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d108      	bne.n	8005d0e <MDMA_SetConfig+0x7e>
  {
    /*The AHBSbus is used as source (read operation) on channel x */
    hmdma->Instance->CTBR |= MDMA_CTBR_SBUS;
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005d0a:	629a      	str	r2, [r3, #40]	@ 0x28
 8005d0c:	e007      	b.n	8005d1e <MDMA_SetConfig+0x8e>
  }
  else
  {
    /*The AXI bus is used as source (read operation) on channel x */
    hmdma->Instance->CTBR &= (~MDMA_CTBR_SBUS);
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005d1c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  addressMask = DstAddress & 0xFF000000U;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8005d24:	617b      	str	r3, [r7, #20]
  if((addressMask == 0x20000000U) || (addressMask == 0x00000000U))
 8005d26:	697b      	ldr	r3, [r7, #20]
 8005d28:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005d2c:	d002      	beq.n	8005d34 <MDMA_SetConfig+0xa4>
 8005d2e:	697b      	ldr	r3, [r7, #20]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d108      	bne.n	8005d46 <MDMA_SetConfig+0xb6>
  {
    /*The AHB bus is used as destination (write operation) on channel x */
    hmdma->Instance->CTBR |= MDMA_CTBR_DBUS;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8005d42:	629a      	str	r2, [r3, #40]	@ 0x28
 8005d44:	e007      	b.n	8005d56 <MDMA_SetConfig+0xc6>
  }
  else
  {
    /*The AXI bus is used as destination (write operation) on channel x */
    hmdma->Instance->CTBR &= (~MDMA_CTBR_DBUS);
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8005d54:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Set the linked list register to the first node of the list */
  hmdma->Instance->CLAR = (uint32_t)hmdma->FirstLinkedListNodeAddress;
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8005d60:	bf00      	nop
 8005d62:	371c      	adds	r7, #28
 8005d64:	46bd      	mov	sp, r7
 8005d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6a:	4770      	bx	lr
 8005d6c:	fffe0000 	.word	0xfffe0000

08005d70 <MDMA_Init>:
  * @param  hmdma:       pointer to a MDMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified MDMA Channel.
  * @retval None
  */
static void MDMA_Init(MDMA_HandleTypeDef *hmdma)
{
 8005d70:	b480      	push	{r7}
 8005d72:	b085      	sub	sp, #20
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	6078      	str	r0, [r7, #4]
  uint32_t blockoffset;

  /* Prepare the MDMA Channel configuration */
  hmdma->Instance->CCR = hmdma->Init.Priority  | hmdma->Init.Endianness;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	68d9      	ldr	r1, [r3, #12]
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	691a      	ldr	r2, [r3, #16]
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	430a      	orrs	r2, r1
 8005d86:	60da      	str	r2, [r3, #12]

  /* Write new CTCR Register value */
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	695a      	ldr	r2, [r3, #20]
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	699b      	ldr	r3, [r3, #24]
 8005d90:	431a      	orrs	r2, r3
                           hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize   | \
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	69db      	ldr	r3, [r3, #28]
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 8005d96:	431a      	orrs	r2, r3
                           hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize   | \
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	6a1b      	ldr	r3, [r3, #32]
 8005d9c:	431a      	orrs	r2, r3
                           hmdma->Init.DataAlignment  | hmdma->Init.SourceBurst    | \
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                           hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize   | \
 8005da2:	431a      	orrs	r2, r3
                           hmdma->Init.DataAlignment  | hmdma->Init.SourceBurst    | \
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005da8:	431a      	orrs	r2, r3
                           hmdma->Init.DestBurst                                   | \
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                           hmdma->Init.DataAlignment  | hmdma->Init.SourceBurst    | \
 8005dae:	431a      	orrs	r2, r3
                           ((hmdma->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005db4:	3b01      	subs	r3, #1
 8005db6:	049b      	lsls	r3, r3, #18
                           hmdma->Init.DestBurst                                   | \
 8005db8:	ea42 0103 	orr.w	r1, r2, r3
                           hmdma->Init.TransferTriggerMode;
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	689a      	ldr	r2, [r3, #8]
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
                           ((hmdma->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 8005dc4:	430a      	orrs	r2, r1
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 8005dc6:	611a      	str	r2, [r3, #16]

  /* If SW request set the CTCR register to SW Request Mode */
  if(hmdma->Init.Request == MDMA_REQUEST_SW)
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	685b      	ldr	r3, [r3, #4]
 8005dcc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005dd0:	d107      	bne.n	8005de2 <MDMA_Init+0x72>
    -If the request is done by SW : BWM could be set to 1 or 0.
    -If the request is done by a peripheral :
    If mask address not set (0) => BWM must be set to 0
    If mask address set (different than 0) => BWM could be set to 1 or 0
    */
    hmdma->Instance->CTCR |= (MDMA_CTCR_SWRM | MDMA_CTCR_BWM);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	691a      	ldr	r2, [r3, #16]
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f042 4240 	orr.w	r2, r2, #3221225472	@ 0xc0000000
 8005de0:	611a      	str	r2, [r3, #16]
  }

  /* Reset CBNDTR Register */
  hmdma->Instance->CBNDTR = 0;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	2200      	movs	r2, #0
 8005de8:	615a      	str	r2, [r3, #20]

  /* if block source address offset is negative set the Block Repeat Source address Update Mode to decrement */
  if(hmdma->Init.SourceBlockAddressOffset < 0)
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	da11      	bge.n	8005e16 <MDMA_Init+0xa6>
  {
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRSUM;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	695a      	ldr	r2, [r3, #20]
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8005e00:	615a      	str	r2, [r3, #20]
    /* Write new CBRUR Register value : source repeat block offset */
    blockoffset = (uint32_t)(- hmdma->Init.SourceBlockAddressOffset);
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e06:	425b      	negs	r3, r3
 8005e08:	60fb      	str	r3, [r7, #12]
    hmdma->Instance->CBRUR = (blockoffset & 0x0000FFFFU);
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	68fa      	ldr	r2, [r7, #12]
 8005e10:	b292      	uxth	r2, r2
 8005e12:	621a      	str	r2, [r3, #32]
 8005e14:	e006      	b.n	8005e24 <MDMA_Init+0xb4>
  }
  else
  {
    /* Write new CBRUR Register value : source repeat block offset */
    hmdma->Instance->CBRUR = (((uint32_t)hmdma->Init.SourceBlockAddressOffset) & 0x0000FFFFU);
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e1a:	461a      	mov	r2, r3
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	b292      	uxth	r2, r2
 8005e22:	621a      	str	r2, [r3, #32]
  }

  /* If block destination address offset is negative set the Block Repeat destination address Update Mode to decrement */
  if(hmdma->Init.DestBlockAddressOffset < 0)
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	da15      	bge.n	8005e58 <MDMA_Init+0xe8>
  {
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRDUM;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	695a      	ldr	r2, [r3, #20]
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 8005e3a:	615a      	str	r2, [r3, #20]
    /* Write new CBRUR Register value : destination repeat block offset */
    blockoffset = (uint32_t)(- hmdma->Init.DestBlockAddressOffset);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e40:	425b      	negs	r3, r3
 8005e42:	60fb      	str	r3, [r7, #12]
    hmdma->Instance->CBRUR |= ((blockoffset & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	6a19      	ldr	r1, [r3, #32]
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	041a      	lsls	r2, r3, #16
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	430a      	orrs	r2, r1
 8005e54:	621a      	str	r2, [r3, #32]
 8005e56:	e009      	b.n	8005e6c <MDMA_Init+0xfc>
  }
  else
  {
    /*write new CBRUR Register value : destination repeat block offset */
    hmdma->Instance->CBRUR |= ((((uint32_t)hmdma->Init.DestBlockAddressOffset) & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	6a19      	ldr	r1, [r3, #32]
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e62:	041a      	lsls	r2, r3, #16
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	430a      	orrs	r2, r1
 8005e6a:	621a      	str	r2, [r3, #32]
  }

  /* if HW request set the HW request and the requet CleraMask and ClearData MaskData, */
  if(hmdma->Init.Request != MDMA_REQUEST_SW)
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	685b      	ldr	r3, [r3, #4]
 8005e70:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e74:	d006      	beq.n	8005e84 <MDMA_Init+0x114>
  {
    /* Set the HW request in CTRB register  */
    hmdma->Instance->CTBR = hmdma->Init.Request & MDMA_CTBR_TSEL;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	685a      	ldr	r2, [r3, #4]
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	b2d2      	uxtb	r2, r2
 8005e80:	629a      	str	r2, [r3, #40]	@ 0x28
 8005e82:	e003      	b.n	8005e8c <MDMA_Init+0x11c>
  }
  else /* SW request : reset the CTBR register */
  {
    hmdma->Instance->CTBR = 0;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	2200      	movs	r2, #0
 8005e8a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Write Link Address Register */
  hmdma->Instance->CLAR =  0;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	2200      	movs	r2, #0
 8005e92:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8005e94:	bf00      	nop
 8005e96:	3714      	adds	r7, #20
 8005e98:	46bd      	mov	sp, r7
 8005e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e9e:	4770      	bx	lr

08005ea0 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8005ea0:	b580      	push	{r7, lr}
 8005ea2:	b084      	sub	sp, #16
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8005ea8:	4b29      	ldr	r3, [pc, #164]	@ (8005f50 <HAL_PWREx_ConfigSupply+0xb0>)
 8005eaa:	68db      	ldr	r3, [r3, #12]
 8005eac:	f003 0307 	and.w	r3, r3, #7
 8005eb0:	2b06      	cmp	r3, #6
 8005eb2:	d00a      	beq.n	8005eca <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8005eb4:	4b26      	ldr	r3, [pc, #152]	@ (8005f50 <HAL_PWREx_ConfigSupply+0xb0>)
 8005eb6:	68db      	ldr	r3, [r3, #12]
 8005eb8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005ebc:	687a      	ldr	r2, [r7, #4]
 8005ebe:	429a      	cmp	r2, r3
 8005ec0:	d001      	beq.n	8005ec6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8005ec2:	2301      	movs	r3, #1
 8005ec4:	e040      	b.n	8005f48 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	e03e      	b.n	8005f48 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8005eca:	4b21      	ldr	r3, [pc, #132]	@ (8005f50 <HAL_PWREx_ConfigSupply+0xb0>)
 8005ecc:	68db      	ldr	r3, [r3, #12]
 8005ece:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8005ed2:	491f      	ldr	r1, [pc, #124]	@ (8005f50 <HAL_PWREx_ConfigSupply+0xb0>)
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	4313      	orrs	r3, r2
 8005ed8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8005eda:	f7fb fa9f 	bl	800141c <HAL_GetTick>
 8005ede:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005ee0:	e009      	b.n	8005ef6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005ee2:	f7fb fa9b 	bl	800141c <HAL_GetTick>
 8005ee6:	4602      	mov	r2, r0
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	1ad3      	subs	r3, r2, r3
 8005eec:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005ef0:	d901      	bls.n	8005ef6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8005ef2:	2301      	movs	r3, #1
 8005ef4:	e028      	b.n	8005f48 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005ef6:	4b16      	ldr	r3, [pc, #88]	@ (8005f50 <HAL_PWREx_ConfigSupply+0xb0>)
 8005ef8:	685b      	ldr	r3, [r3, #4]
 8005efa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005efe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f02:	d1ee      	bne.n	8005ee2 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2b1e      	cmp	r3, #30
 8005f08:	d008      	beq.n	8005f1c <HAL_PWREx_ConfigSupply+0x7c>
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	2b2e      	cmp	r3, #46	@ 0x2e
 8005f0e:	d005      	beq.n	8005f1c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2b1d      	cmp	r3, #29
 8005f14:	d002      	beq.n	8005f1c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	2b2d      	cmp	r3, #45	@ 0x2d
 8005f1a:	d114      	bne.n	8005f46 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8005f1c:	f7fb fa7e 	bl	800141c <HAL_GetTick>
 8005f20:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8005f22:	e009      	b.n	8005f38 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005f24:	f7fb fa7a 	bl	800141c <HAL_GetTick>
 8005f28:	4602      	mov	r2, r0
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	1ad3      	subs	r3, r2, r3
 8005f2e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005f32:	d901      	bls.n	8005f38 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8005f34:	2301      	movs	r3, #1
 8005f36:	e007      	b.n	8005f48 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8005f38:	4b05      	ldr	r3, [pc, #20]	@ (8005f50 <HAL_PWREx_ConfigSupply+0xb0>)
 8005f3a:	68db      	ldr	r3, [r3, #12]
 8005f3c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005f40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f44:	d1ee      	bne.n	8005f24 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8005f46:	2300      	movs	r3, #0
}
 8005f48:	4618      	mov	r0, r3
 8005f4a:	3710      	adds	r7, #16
 8005f4c:	46bd      	mov	sp, r7
 8005f4e:	bd80      	pop	{r7, pc}
 8005f50:	58024800 	.word	0x58024800

08005f54 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005f54:	b580      	push	{r7, lr}
 8005f56:	b08c      	sub	sp, #48	@ 0x30
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d102      	bne.n	8005f68 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005f62:	2301      	movs	r3, #1
 8005f64:	f000 bc48 	b.w	80067f8 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	f003 0301 	and.w	r3, r3, #1
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	f000 8088 	beq.w	8006086 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005f76:	4b99      	ldr	r3, [pc, #612]	@ (80061dc <HAL_RCC_OscConfig+0x288>)
 8005f78:	691b      	ldr	r3, [r3, #16]
 8005f7a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005f7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005f80:	4b96      	ldr	r3, [pc, #600]	@ (80061dc <HAL_RCC_OscConfig+0x288>)
 8005f82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f84:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8005f86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f88:	2b10      	cmp	r3, #16
 8005f8a:	d007      	beq.n	8005f9c <HAL_RCC_OscConfig+0x48>
 8005f8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f8e:	2b18      	cmp	r3, #24
 8005f90:	d111      	bne.n	8005fb6 <HAL_RCC_OscConfig+0x62>
 8005f92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f94:	f003 0303 	and.w	r3, r3, #3
 8005f98:	2b02      	cmp	r3, #2
 8005f9a:	d10c      	bne.n	8005fb6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005f9c:	4b8f      	ldr	r3, [pc, #572]	@ (80061dc <HAL_RCC_OscConfig+0x288>)
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d06d      	beq.n	8006084 <HAL_RCC_OscConfig+0x130>
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	685b      	ldr	r3, [r3, #4]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d169      	bne.n	8006084 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8005fb0:	2301      	movs	r3, #1
 8005fb2:	f000 bc21 	b.w	80067f8 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	685b      	ldr	r3, [r3, #4]
 8005fba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005fbe:	d106      	bne.n	8005fce <HAL_RCC_OscConfig+0x7a>
 8005fc0:	4b86      	ldr	r3, [pc, #536]	@ (80061dc <HAL_RCC_OscConfig+0x288>)
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	4a85      	ldr	r2, [pc, #532]	@ (80061dc <HAL_RCC_OscConfig+0x288>)
 8005fc6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005fca:	6013      	str	r3, [r2, #0]
 8005fcc:	e02e      	b.n	800602c <HAL_RCC_OscConfig+0xd8>
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	685b      	ldr	r3, [r3, #4]
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d10c      	bne.n	8005ff0 <HAL_RCC_OscConfig+0x9c>
 8005fd6:	4b81      	ldr	r3, [pc, #516]	@ (80061dc <HAL_RCC_OscConfig+0x288>)
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	4a80      	ldr	r2, [pc, #512]	@ (80061dc <HAL_RCC_OscConfig+0x288>)
 8005fdc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005fe0:	6013      	str	r3, [r2, #0]
 8005fe2:	4b7e      	ldr	r3, [pc, #504]	@ (80061dc <HAL_RCC_OscConfig+0x288>)
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	4a7d      	ldr	r2, [pc, #500]	@ (80061dc <HAL_RCC_OscConfig+0x288>)
 8005fe8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005fec:	6013      	str	r3, [r2, #0]
 8005fee:	e01d      	b.n	800602c <HAL_RCC_OscConfig+0xd8>
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	685b      	ldr	r3, [r3, #4]
 8005ff4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005ff8:	d10c      	bne.n	8006014 <HAL_RCC_OscConfig+0xc0>
 8005ffa:	4b78      	ldr	r3, [pc, #480]	@ (80061dc <HAL_RCC_OscConfig+0x288>)
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	4a77      	ldr	r2, [pc, #476]	@ (80061dc <HAL_RCC_OscConfig+0x288>)
 8006000:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006004:	6013      	str	r3, [r2, #0]
 8006006:	4b75      	ldr	r3, [pc, #468]	@ (80061dc <HAL_RCC_OscConfig+0x288>)
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	4a74      	ldr	r2, [pc, #464]	@ (80061dc <HAL_RCC_OscConfig+0x288>)
 800600c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006010:	6013      	str	r3, [r2, #0]
 8006012:	e00b      	b.n	800602c <HAL_RCC_OscConfig+0xd8>
 8006014:	4b71      	ldr	r3, [pc, #452]	@ (80061dc <HAL_RCC_OscConfig+0x288>)
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	4a70      	ldr	r2, [pc, #448]	@ (80061dc <HAL_RCC_OscConfig+0x288>)
 800601a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800601e:	6013      	str	r3, [r2, #0]
 8006020:	4b6e      	ldr	r3, [pc, #440]	@ (80061dc <HAL_RCC_OscConfig+0x288>)
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	4a6d      	ldr	r2, [pc, #436]	@ (80061dc <HAL_RCC_OscConfig+0x288>)
 8006026:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800602a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	685b      	ldr	r3, [r3, #4]
 8006030:	2b00      	cmp	r3, #0
 8006032:	d013      	beq.n	800605c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006034:	f7fb f9f2 	bl	800141c <HAL_GetTick>
 8006038:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800603a:	e008      	b.n	800604e <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800603c:	f7fb f9ee 	bl	800141c <HAL_GetTick>
 8006040:	4602      	mov	r2, r0
 8006042:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006044:	1ad3      	subs	r3, r2, r3
 8006046:	2b64      	cmp	r3, #100	@ 0x64
 8006048:	d901      	bls.n	800604e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800604a:	2303      	movs	r3, #3
 800604c:	e3d4      	b.n	80067f8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800604e:	4b63      	ldr	r3, [pc, #396]	@ (80061dc <HAL_RCC_OscConfig+0x288>)
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006056:	2b00      	cmp	r3, #0
 8006058:	d0f0      	beq.n	800603c <HAL_RCC_OscConfig+0xe8>
 800605a:	e014      	b.n	8006086 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800605c:	f7fb f9de 	bl	800141c <HAL_GetTick>
 8006060:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006062:	e008      	b.n	8006076 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006064:	f7fb f9da 	bl	800141c <HAL_GetTick>
 8006068:	4602      	mov	r2, r0
 800606a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800606c:	1ad3      	subs	r3, r2, r3
 800606e:	2b64      	cmp	r3, #100	@ 0x64
 8006070:	d901      	bls.n	8006076 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8006072:	2303      	movs	r3, #3
 8006074:	e3c0      	b.n	80067f8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006076:	4b59      	ldr	r3, [pc, #356]	@ (80061dc <HAL_RCC_OscConfig+0x288>)
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800607e:	2b00      	cmp	r3, #0
 8006080:	d1f0      	bne.n	8006064 <HAL_RCC_OscConfig+0x110>
 8006082:	e000      	b.n	8006086 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006084:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	f003 0302 	and.w	r3, r3, #2
 800608e:	2b00      	cmp	r3, #0
 8006090:	f000 80ca 	beq.w	8006228 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006094:	4b51      	ldr	r3, [pc, #324]	@ (80061dc <HAL_RCC_OscConfig+0x288>)
 8006096:	691b      	ldr	r3, [r3, #16]
 8006098:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800609c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800609e:	4b4f      	ldr	r3, [pc, #316]	@ (80061dc <HAL_RCC_OscConfig+0x288>)
 80060a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060a2:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80060a4:	6a3b      	ldr	r3, [r7, #32]
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d007      	beq.n	80060ba <HAL_RCC_OscConfig+0x166>
 80060aa:	6a3b      	ldr	r3, [r7, #32]
 80060ac:	2b18      	cmp	r3, #24
 80060ae:	d156      	bne.n	800615e <HAL_RCC_OscConfig+0x20a>
 80060b0:	69fb      	ldr	r3, [r7, #28]
 80060b2:	f003 0303 	and.w	r3, r3, #3
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d151      	bne.n	800615e <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80060ba:	4b48      	ldr	r3, [pc, #288]	@ (80061dc <HAL_RCC_OscConfig+0x288>)
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	f003 0304 	and.w	r3, r3, #4
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d005      	beq.n	80060d2 <HAL_RCC_OscConfig+0x17e>
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	68db      	ldr	r3, [r3, #12]
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d101      	bne.n	80060d2 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80060ce:	2301      	movs	r3, #1
 80060d0:	e392      	b.n	80067f8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80060d2:	4b42      	ldr	r3, [pc, #264]	@ (80061dc <HAL_RCC_OscConfig+0x288>)
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	f023 0219 	bic.w	r2, r3, #25
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	68db      	ldr	r3, [r3, #12]
 80060de:	493f      	ldr	r1, [pc, #252]	@ (80061dc <HAL_RCC_OscConfig+0x288>)
 80060e0:	4313      	orrs	r3, r2
 80060e2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060e4:	f7fb f99a 	bl	800141c <HAL_GetTick>
 80060e8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80060ea:	e008      	b.n	80060fe <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80060ec:	f7fb f996 	bl	800141c <HAL_GetTick>
 80060f0:	4602      	mov	r2, r0
 80060f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060f4:	1ad3      	subs	r3, r2, r3
 80060f6:	2b02      	cmp	r3, #2
 80060f8:	d901      	bls.n	80060fe <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80060fa:	2303      	movs	r3, #3
 80060fc:	e37c      	b.n	80067f8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80060fe:	4b37      	ldr	r3, [pc, #220]	@ (80061dc <HAL_RCC_OscConfig+0x288>)
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f003 0304 	and.w	r3, r3, #4
 8006106:	2b00      	cmp	r3, #0
 8006108:	d0f0      	beq.n	80060ec <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800610a:	f7fb f993 	bl	8001434 <HAL_GetREVID>
 800610e:	4603      	mov	r3, r0
 8006110:	f241 0203 	movw	r2, #4099	@ 0x1003
 8006114:	4293      	cmp	r3, r2
 8006116:	d817      	bhi.n	8006148 <HAL_RCC_OscConfig+0x1f4>
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	691b      	ldr	r3, [r3, #16]
 800611c:	2b40      	cmp	r3, #64	@ 0x40
 800611e:	d108      	bne.n	8006132 <HAL_RCC_OscConfig+0x1de>
 8006120:	4b2e      	ldr	r3, [pc, #184]	@ (80061dc <HAL_RCC_OscConfig+0x288>)
 8006122:	685b      	ldr	r3, [r3, #4]
 8006124:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8006128:	4a2c      	ldr	r2, [pc, #176]	@ (80061dc <HAL_RCC_OscConfig+0x288>)
 800612a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800612e:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006130:	e07a      	b.n	8006228 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006132:	4b2a      	ldr	r3, [pc, #168]	@ (80061dc <HAL_RCC_OscConfig+0x288>)
 8006134:	685b      	ldr	r3, [r3, #4]
 8006136:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	691b      	ldr	r3, [r3, #16]
 800613e:	031b      	lsls	r3, r3, #12
 8006140:	4926      	ldr	r1, [pc, #152]	@ (80061dc <HAL_RCC_OscConfig+0x288>)
 8006142:	4313      	orrs	r3, r2
 8006144:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006146:	e06f      	b.n	8006228 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006148:	4b24      	ldr	r3, [pc, #144]	@ (80061dc <HAL_RCC_OscConfig+0x288>)
 800614a:	685b      	ldr	r3, [r3, #4]
 800614c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	691b      	ldr	r3, [r3, #16]
 8006154:	061b      	lsls	r3, r3, #24
 8006156:	4921      	ldr	r1, [pc, #132]	@ (80061dc <HAL_RCC_OscConfig+0x288>)
 8006158:	4313      	orrs	r3, r2
 800615a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800615c:	e064      	b.n	8006228 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	68db      	ldr	r3, [r3, #12]
 8006162:	2b00      	cmp	r3, #0
 8006164:	d047      	beq.n	80061f6 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006166:	4b1d      	ldr	r3, [pc, #116]	@ (80061dc <HAL_RCC_OscConfig+0x288>)
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	f023 0219 	bic.w	r2, r3, #25
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	68db      	ldr	r3, [r3, #12]
 8006172:	491a      	ldr	r1, [pc, #104]	@ (80061dc <HAL_RCC_OscConfig+0x288>)
 8006174:	4313      	orrs	r3, r2
 8006176:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006178:	f7fb f950 	bl	800141c <HAL_GetTick>
 800617c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800617e:	e008      	b.n	8006192 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006180:	f7fb f94c 	bl	800141c <HAL_GetTick>
 8006184:	4602      	mov	r2, r0
 8006186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006188:	1ad3      	subs	r3, r2, r3
 800618a:	2b02      	cmp	r3, #2
 800618c:	d901      	bls.n	8006192 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800618e:	2303      	movs	r3, #3
 8006190:	e332      	b.n	80067f8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006192:	4b12      	ldr	r3, [pc, #72]	@ (80061dc <HAL_RCC_OscConfig+0x288>)
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	f003 0304 	and.w	r3, r3, #4
 800619a:	2b00      	cmp	r3, #0
 800619c:	d0f0      	beq.n	8006180 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800619e:	f7fb f949 	bl	8001434 <HAL_GetREVID>
 80061a2:	4603      	mov	r3, r0
 80061a4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80061a8:	4293      	cmp	r3, r2
 80061aa:	d819      	bhi.n	80061e0 <HAL_RCC_OscConfig+0x28c>
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	691b      	ldr	r3, [r3, #16]
 80061b0:	2b40      	cmp	r3, #64	@ 0x40
 80061b2:	d108      	bne.n	80061c6 <HAL_RCC_OscConfig+0x272>
 80061b4:	4b09      	ldr	r3, [pc, #36]	@ (80061dc <HAL_RCC_OscConfig+0x288>)
 80061b6:	685b      	ldr	r3, [r3, #4]
 80061b8:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80061bc:	4a07      	ldr	r2, [pc, #28]	@ (80061dc <HAL_RCC_OscConfig+0x288>)
 80061be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80061c2:	6053      	str	r3, [r2, #4]
 80061c4:	e030      	b.n	8006228 <HAL_RCC_OscConfig+0x2d4>
 80061c6:	4b05      	ldr	r3, [pc, #20]	@ (80061dc <HAL_RCC_OscConfig+0x288>)
 80061c8:	685b      	ldr	r3, [r3, #4]
 80061ca:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	691b      	ldr	r3, [r3, #16]
 80061d2:	031b      	lsls	r3, r3, #12
 80061d4:	4901      	ldr	r1, [pc, #4]	@ (80061dc <HAL_RCC_OscConfig+0x288>)
 80061d6:	4313      	orrs	r3, r2
 80061d8:	604b      	str	r3, [r1, #4]
 80061da:	e025      	b.n	8006228 <HAL_RCC_OscConfig+0x2d4>
 80061dc:	58024400 	.word	0x58024400
 80061e0:	4b9a      	ldr	r3, [pc, #616]	@ (800644c <HAL_RCC_OscConfig+0x4f8>)
 80061e2:	685b      	ldr	r3, [r3, #4]
 80061e4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	691b      	ldr	r3, [r3, #16]
 80061ec:	061b      	lsls	r3, r3, #24
 80061ee:	4997      	ldr	r1, [pc, #604]	@ (800644c <HAL_RCC_OscConfig+0x4f8>)
 80061f0:	4313      	orrs	r3, r2
 80061f2:	604b      	str	r3, [r1, #4]
 80061f4:	e018      	b.n	8006228 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80061f6:	4b95      	ldr	r3, [pc, #596]	@ (800644c <HAL_RCC_OscConfig+0x4f8>)
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	4a94      	ldr	r2, [pc, #592]	@ (800644c <HAL_RCC_OscConfig+0x4f8>)
 80061fc:	f023 0301 	bic.w	r3, r3, #1
 8006200:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006202:	f7fb f90b 	bl	800141c <HAL_GetTick>
 8006206:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006208:	e008      	b.n	800621c <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800620a:	f7fb f907 	bl	800141c <HAL_GetTick>
 800620e:	4602      	mov	r2, r0
 8006210:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006212:	1ad3      	subs	r3, r2, r3
 8006214:	2b02      	cmp	r3, #2
 8006216:	d901      	bls.n	800621c <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8006218:	2303      	movs	r3, #3
 800621a:	e2ed      	b.n	80067f8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800621c:	4b8b      	ldr	r3, [pc, #556]	@ (800644c <HAL_RCC_OscConfig+0x4f8>)
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	f003 0304 	and.w	r3, r3, #4
 8006224:	2b00      	cmp	r3, #0
 8006226:	d1f0      	bne.n	800620a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	f003 0310 	and.w	r3, r3, #16
 8006230:	2b00      	cmp	r3, #0
 8006232:	f000 80a9 	beq.w	8006388 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006236:	4b85      	ldr	r3, [pc, #532]	@ (800644c <HAL_RCC_OscConfig+0x4f8>)
 8006238:	691b      	ldr	r3, [r3, #16]
 800623a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800623e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006240:	4b82      	ldr	r3, [pc, #520]	@ (800644c <HAL_RCC_OscConfig+0x4f8>)
 8006242:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006244:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8006246:	69bb      	ldr	r3, [r7, #24]
 8006248:	2b08      	cmp	r3, #8
 800624a:	d007      	beq.n	800625c <HAL_RCC_OscConfig+0x308>
 800624c:	69bb      	ldr	r3, [r7, #24]
 800624e:	2b18      	cmp	r3, #24
 8006250:	d13a      	bne.n	80062c8 <HAL_RCC_OscConfig+0x374>
 8006252:	697b      	ldr	r3, [r7, #20]
 8006254:	f003 0303 	and.w	r3, r3, #3
 8006258:	2b01      	cmp	r3, #1
 800625a:	d135      	bne.n	80062c8 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800625c:	4b7b      	ldr	r3, [pc, #492]	@ (800644c <HAL_RCC_OscConfig+0x4f8>)
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006264:	2b00      	cmp	r3, #0
 8006266:	d005      	beq.n	8006274 <HAL_RCC_OscConfig+0x320>
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	69db      	ldr	r3, [r3, #28]
 800626c:	2b80      	cmp	r3, #128	@ 0x80
 800626e:	d001      	beq.n	8006274 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8006270:	2301      	movs	r3, #1
 8006272:	e2c1      	b.n	80067f8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006274:	f7fb f8de 	bl	8001434 <HAL_GetREVID>
 8006278:	4603      	mov	r3, r0
 800627a:	f241 0203 	movw	r2, #4099	@ 0x1003
 800627e:	4293      	cmp	r3, r2
 8006280:	d817      	bhi.n	80062b2 <HAL_RCC_OscConfig+0x35e>
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	6a1b      	ldr	r3, [r3, #32]
 8006286:	2b20      	cmp	r3, #32
 8006288:	d108      	bne.n	800629c <HAL_RCC_OscConfig+0x348>
 800628a:	4b70      	ldr	r3, [pc, #448]	@ (800644c <HAL_RCC_OscConfig+0x4f8>)
 800628c:	685b      	ldr	r3, [r3, #4]
 800628e:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8006292:	4a6e      	ldr	r2, [pc, #440]	@ (800644c <HAL_RCC_OscConfig+0x4f8>)
 8006294:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006298:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800629a:	e075      	b.n	8006388 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800629c:	4b6b      	ldr	r3, [pc, #428]	@ (800644c <HAL_RCC_OscConfig+0x4f8>)
 800629e:	685b      	ldr	r3, [r3, #4]
 80062a0:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	6a1b      	ldr	r3, [r3, #32]
 80062a8:	069b      	lsls	r3, r3, #26
 80062aa:	4968      	ldr	r1, [pc, #416]	@ (800644c <HAL_RCC_OscConfig+0x4f8>)
 80062ac:	4313      	orrs	r3, r2
 80062ae:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80062b0:	e06a      	b.n	8006388 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80062b2:	4b66      	ldr	r3, [pc, #408]	@ (800644c <HAL_RCC_OscConfig+0x4f8>)
 80062b4:	68db      	ldr	r3, [r3, #12]
 80062b6:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	6a1b      	ldr	r3, [r3, #32]
 80062be:	061b      	lsls	r3, r3, #24
 80062c0:	4962      	ldr	r1, [pc, #392]	@ (800644c <HAL_RCC_OscConfig+0x4f8>)
 80062c2:	4313      	orrs	r3, r2
 80062c4:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80062c6:	e05f      	b.n	8006388 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	69db      	ldr	r3, [r3, #28]
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d042      	beq.n	8006356 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80062d0:	4b5e      	ldr	r3, [pc, #376]	@ (800644c <HAL_RCC_OscConfig+0x4f8>)
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	4a5d      	ldr	r2, [pc, #372]	@ (800644c <HAL_RCC_OscConfig+0x4f8>)
 80062d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80062da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062dc:	f7fb f89e 	bl	800141c <HAL_GetTick>
 80062e0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80062e2:	e008      	b.n	80062f6 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80062e4:	f7fb f89a 	bl	800141c <HAL_GetTick>
 80062e8:	4602      	mov	r2, r0
 80062ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062ec:	1ad3      	subs	r3, r2, r3
 80062ee:	2b02      	cmp	r3, #2
 80062f0:	d901      	bls.n	80062f6 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80062f2:	2303      	movs	r3, #3
 80062f4:	e280      	b.n	80067f8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80062f6:	4b55      	ldr	r3, [pc, #340]	@ (800644c <HAL_RCC_OscConfig+0x4f8>)
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d0f0      	beq.n	80062e4 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006302:	f7fb f897 	bl	8001434 <HAL_GetREVID>
 8006306:	4603      	mov	r3, r0
 8006308:	f241 0203 	movw	r2, #4099	@ 0x1003
 800630c:	4293      	cmp	r3, r2
 800630e:	d817      	bhi.n	8006340 <HAL_RCC_OscConfig+0x3ec>
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	6a1b      	ldr	r3, [r3, #32]
 8006314:	2b20      	cmp	r3, #32
 8006316:	d108      	bne.n	800632a <HAL_RCC_OscConfig+0x3d6>
 8006318:	4b4c      	ldr	r3, [pc, #304]	@ (800644c <HAL_RCC_OscConfig+0x4f8>)
 800631a:	685b      	ldr	r3, [r3, #4]
 800631c:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8006320:	4a4a      	ldr	r2, [pc, #296]	@ (800644c <HAL_RCC_OscConfig+0x4f8>)
 8006322:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006326:	6053      	str	r3, [r2, #4]
 8006328:	e02e      	b.n	8006388 <HAL_RCC_OscConfig+0x434>
 800632a:	4b48      	ldr	r3, [pc, #288]	@ (800644c <HAL_RCC_OscConfig+0x4f8>)
 800632c:	685b      	ldr	r3, [r3, #4]
 800632e:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	6a1b      	ldr	r3, [r3, #32]
 8006336:	069b      	lsls	r3, r3, #26
 8006338:	4944      	ldr	r1, [pc, #272]	@ (800644c <HAL_RCC_OscConfig+0x4f8>)
 800633a:	4313      	orrs	r3, r2
 800633c:	604b      	str	r3, [r1, #4]
 800633e:	e023      	b.n	8006388 <HAL_RCC_OscConfig+0x434>
 8006340:	4b42      	ldr	r3, [pc, #264]	@ (800644c <HAL_RCC_OscConfig+0x4f8>)
 8006342:	68db      	ldr	r3, [r3, #12]
 8006344:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	6a1b      	ldr	r3, [r3, #32]
 800634c:	061b      	lsls	r3, r3, #24
 800634e:	493f      	ldr	r1, [pc, #252]	@ (800644c <HAL_RCC_OscConfig+0x4f8>)
 8006350:	4313      	orrs	r3, r2
 8006352:	60cb      	str	r3, [r1, #12]
 8006354:	e018      	b.n	8006388 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8006356:	4b3d      	ldr	r3, [pc, #244]	@ (800644c <HAL_RCC_OscConfig+0x4f8>)
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	4a3c      	ldr	r2, [pc, #240]	@ (800644c <HAL_RCC_OscConfig+0x4f8>)
 800635c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006360:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006362:	f7fb f85b 	bl	800141c <HAL_GetTick>
 8006366:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006368:	e008      	b.n	800637c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800636a:	f7fb f857 	bl	800141c <HAL_GetTick>
 800636e:	4602      	mov	r2, r0
 8006370:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006372:	1ad3      	subs	r3, r2, r3
 8006374:	2b02      	cmp	r3, #2
 8006376:	d901      	bls.n	800637c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006378:	2303      	movs	r3, #3
 800637a:	e23d      	b.n	80067f8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800637c:	4b33      	ldr	r3, [pc, #204]	@ (800644c <HAL_RCC_OscConfig+0x4f8>)
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006384:	2b00      	cmp	r3, #0
 8006386:	d1f0      	bne.n	800636a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f003 0308 	and.w	r3, r3, #8
 8006390:	2b00      	cmp	r3, #0
 8006392:	d036      	beq.n	8006402 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	695b      	ldr	r3, [r3, #20]
 8006398:	2b00      	cmp	r3, #0
 800639a:	d019      	beq.n	80063d0 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800639c:	4b2b      	ldr	r3, [pc, #172]	@ (800644c <HAL_RCC_OscConfig+0x4f8>)
 800639e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80063a0:	4a2a      	ldr	r2, [pc, #168]	@ (800644c <HAL_RCC_OscConfig+0x4f8>)
 80063a2:	f043 0301 	orr.w	r3, r3, #1
 80063a6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80063a8:	f7fb f838 	bl	800141c <HAL_GetTick>
 80063ac:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80063ae:	e008      	b.n	80063c2 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80063b0:	f7fb f834 	bl	800141c <HAL_GetTick>
 80063b4:	4602      	mov	r2, r0
 80063b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063b8:	1ad3      	subs	r3, r2, r3
 80063ba:	2b02      	cmp	r3, #2
 80063bc:	d901      	bls.n	80063c2 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80063be:	2303      	movs	r3, #3
 80063c0:	e21a      	b.n	80067f8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80063c2:	4b22      	ldr	r3, [pc, #136]	@ (800644c <HAL_RCC_OscConfig+0x4f8>)
 80063c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80063c6:	f003 0302 	and.w	r3, r3, #2
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d0f0      	beq.n	80063b0 <HAL_RCC_OscConfig+0x45c>
 80063ce:	e018      	b.n	8006402 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80063d0:	4b1e      	ldr	r3, [pc, #120]	@ (800644c <HAL_RCC_OscConfig+0x4f8>)
 80063d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80063d4:	4a1d      	ldr	r2, [pc, #116]	@ (800644c <HAL_RCC_OscConfig+0x4f8>)
 80063d6:	f023 0301 	bic.w	r3, r3, #1
 80063da:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80063dc:	f7fb f81e 	bl	800141c <HAL_GetTick>
 80063e0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80063e2:	e008      	b.n	80063f6 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80063e4:	f7fb f81a 	bl	800141c <HAL_GetTick>
 80063e8:	4602      	mov	r2, r0
 80063ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063ec:	1ad3      	subs	r3, r2, r3
 80063ee:	2b02      	cmp	r3, #2
 80063f0:	d901      	bls.n	80063f6 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80063f2:	2303      	movs	r3, #3
 80063f4:	e200      	b.n	80067f8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80063f6:	4b15      	ldr	r3, [pc, #84]	@ (800644c <HAL_RCC_OscConfig+0x4f8>)
 80063f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80063fa:	f003 0302 	and.w	r3, r3, #2
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d1f0      	bne.n	80063e4 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f003 0320 	and.w	r3, r3, #32
 800640a:	2b00      	cmp	r3, #0
 800640c:	d039      	beq.n	8006482 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	699b      	ldr	r3, [r3, #24]
 8006412:	2b00      	cmp	r3, #0
 8006414:	d01c      	beq.n	8006450 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006416:	4b0d      	ldr	r3, [pc, #52]	@ (800644c <HAL_RCC_OscConfig+0x4f8>)
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	4a0c      	ldr	r2, [pc, #48]	@ (800644c <HAL_RCC_OscConfig+0x4f8>)
 800641c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006420:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8006422:	f7fa fffb 	bl	800141c <HAL_GetTick>
 8006426:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006428:	e008      	b.n	800643c <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800642a:	f7fa fff7 	bl	800141c <HAL_GetTick>
 800642e:	4602      	mov	r2, r0
 8006430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006432:	1ad3      	subs	r3, r2, r3
 8006434:	2b02      	cmp	r3, #2
 8006436:	d901      	bls.n	800643c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8006438:	2303      	movs	r3, #3
 800643a:	e1dd      	b.n	80067f8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800643c:	4b03      	ldr	r3, [pc, #12]	@ (800644c <HAL_RCC_OscConfig+0x4f8>)
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006444:	2b00      	cmp	r3, #0
 8006446:	d0f0      	beq.n	800642a <HAL_RCC_OscConfig+0x4d6>
 8006448:	e01b      	b.n	8006482 <HAL_RCC_OscConfig+0x52e>
 800644a:	bf00      	nop
 800644c:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006450:	4b9b      	ldr	r3, [pc, #620]	@ (80066c0 <HAL_RCC_OscConfig+0x76c>)
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	4a9a      	ldr	r2, [pc, #616]	@ (80066c0 <HAL_RCC_OscConfig+0x76c>)
 8006456:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800645a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800645c:	f7fa ffde 	bl	800141c <HAL_GetTick>
 8006460:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006462:	e008      	b.n	8006476 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006464:	f7fa ffda 	bl	800141c <HAL_GetTick>
 8006468:	4602      	mov	r2, r0
 800646a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800646c:	1ad3      	subs	r3, r2, r3
 800646e:	2b02      	cmp	r3, #2
 8006470:	d901      	bls.n	8006476 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8006472:	2303      	movs	r3, #3
 8006474:	e1c0      	b.n	80067f8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006476:	4b92      	ldr	r3, [pc, #584]	@ (80066c0 <HAL_RCC_OscConfig+0x76c>)
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800647e:	2b00      	cmp	r3, #0
 8006480:	d1f0      	bne.n	8006464 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	f003 0304 	and.w	r3, r3, #4
 800648a:	2b00      	cmp	r3, #0
 800648c:	f000 8081 	beq.w	8006592 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006490:	4b8c      	ldr	r3, [pc, #560]	@ (80066c4 <HAL_RCC_OscConfig+0x770>)
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	4a8b      	ldr	r2, [pc, #556]	@ (80066c4 <HAL_RCC_OscConfig+0x770>)
 8006496:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800649a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800649c:	f7fa ffbe 	bl	800141c <HAL_GetTick>
 80064a0:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80064a2:	e008      	b.n	80064b6 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80064a4:	f7fa ffba 	bl	800141c <HAL_GetTick>
 80064a8:	4602      	mov	r2, r0
 80064aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064ac:	1ad3      	subs	r3, r2, r3
 80064ae:	2b64      	cmp	r3, #100	@ 0x64
 80064b0:	d901      	bls.n	80064b6 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80064b2:	2303      	movs	r3, #3
 80064b4:	e1a0      	b.n	80067f8 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80064b6:	4b83      	ldr	r3, [pc, #524]	@ (80066c4 <HAL_RCC_OscConfig+0x770>)
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d0f0      	beq.n	80064a4 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	689b      	ldr	r3, [r3, #8]
 80064c6:	2b01      	cmp	r3, #1
 80064c8:	d106      	bne.n	80064d8 <HAL_RCC_OscConfig+0x584>
 80064ca:	4b7d      	ldr	r3, [pc, #500]	@ (80066c0 <HAL_RCC_OscConfig+0x76c>)
 80064cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064ce:	4a7c      	ldr	r2, [pc, #496]	@ (80066c0 <HAL_RCC_OscConfig+0x76c>)
 80064d0:	f043 0301 	orr.w	r3, r3, #1
 80064d4:	6713      	str	r3, [r2, #112]	@ 0x70
 80064d6:	e02d      	b.n	8006534 <HAL_RCC_OscConfig+0x5e0>
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	689b      	ldr	r3, [r3, #8]
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d10c      	bne.n	80064fa <HAL_RCC_OscConfig+0x5a6>
 80064e0:	4b77      	ldr	r3, [pc, #476]	@ (80066c0 <HAL_RCC_OscConfig+0x76c>)
 80064e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064e4:	4a76      	ldr	r2, [pc, #472]	@ (80066c0 <HAL_RCC_OscConfig+0x76c>)
 80064e6:	f023 0301 	bic.w	r3, r3, #1
 80064ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80064ec:	4b74      	ldr	r3, [pc, #464]	@ (80066c0 <HAL_RCC_OscConfig+0x76c>)
 80064ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064f0:	4a73      	ldr	r2, [pc, #460]	@ (80066c0 <HAL_RCC_OscConfig+0x76c>)
 80064f2:	f023 0304 	bic.w	r3, r3, #4
 80064f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80064f8:	e01c      	b.n	8006534 <HAL_RCC_OscConfig+0x5e0>
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	689b      	ldr	r3, [r3, #8]
 80064fe:	2b05      	cmp	r3, #5
 8006500:	d10c      	bne.n	800651c <HAL_RCC_OscConfig+0x5c8>
 8006502:	4b6f      	ldr	r3, [pc, #444]	@ (80066c0 <HAL_RCC_OscConfig+0x76c>)
 8006504:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006506:	4a6e      	ldr	r2, [pc, #440]	@ (80066c0 <HAL_RCC_OscConfig+0x76c>)
 8006508:	f043 0304 	orr.w	r3, r3, #4
 800650c:	6713      	str	r3, [r2, #112]	@ 0x70
 800650e:	4b6c      	ldr	r3, [pc, #432]	@ (80066c0 <HAL_RCC_OscConfig+0x76c>)
 8006510:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006512:	4a6b      	ldr	r2, [pc, #428]	@ (80066c0 <HAL_RCC_OscConfig+0x76c>)
 8006514:	f043 0301 	orr.w	r3, r3, #1
 8006518:	6713      	str	r3, [r2, #112]	@ 0x70
 800651a:	e00b      	b.n	8006534 <HAL_RCC_OscConfig+0x5e0>
 800651c:	4b68      	ldr	r3, [pc, #416]	@ (80066c0 <HAL_RCC_OscConfig+0x76c>)
 800651e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006520:	4a67      	ldr	r2, [pc, #412]	@ (80066c0 <HAL_RCC_OscConfig+0x76c>)
 8006522:	f023 0301 	bic.w	r3, r3, #1
 8006526:	6713      	str	r3, [r2, #112]	@ 0x70
 8006528:	4b65      	ldr	r3, [pc, #404]	@ (80066c0 <HAL_RCC_OscConfig+0x76c>)
 800652a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800652c:	4a64      	ldr	r2, [pc, #400]	@ (80066c0 <HAL_RCC_OscConfig+0x76c>)
 800652e:	f023 0304 	bic.w	r3, r3, #4
 8006532:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	689b      	ldr	r3, [r3, #8]
 8006538:	2b00      	cmp	r3, #0
 800653a:	d015      	beq.n	8006568 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800653c:	f7fa ff6e 	bl	800141c <HAL_GetTick>
 8006540:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006542:	e00a      	b.n	800655a <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006544:	f7fa ff6a 	bl	800141c <HAL_GetTick>
 8006548:	4602      	mov	r2, r0
 800654a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800654c:	1ad3      	subs	r3, r2, r3
 800654e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006552:	4293      	cmp	r3, r2
 8006554:	d901      	bls.n	800655a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8006556:	2303      	movs	r3, #3
 8006558:	e14e      	b.n	80067f8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800655a:	4b59      	ldr	r3, [pc, #356]	@ (80066c0 <HAL_RCC_OscConfig+0x76c>)
 800655c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800655e:	f003 0302 	and.w	r3, r3, #2
 8006562:	2b00      	cmp	r3, #0
 8006564:	d0ee      	beq.n	8006544 <HAL_RCC_OscConfig+0x5f0>
 8006566:	e014      	b.n	8006592 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006568:	f7fa ff58 	bl	800141c <HAL_GetTick>
 800656c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800656e:	e00a      	b.n	8006586 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006570:	f7fa ff54 	bl	800141c <HAL_GetTick>
 8006574:	4602      	mov	r2, r0
 8006576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006578:	1ad3      	subs	r3, r2, r3
 800657a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800657e:	4293      	cmp	r3, r2
 8006580:	d901      	bls.n	8006586 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8006582:	2303      	movs	r3, #3
 8006584:	e138      	b.n	80067f8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006586:	4b4e      	ldr	r3, [pc, #312]	@ (80066c0 <HAL_RCC_OscConfig+0x76c>)
 8006588:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800658a:	f003 0302 	and.w	r3, r3, #2
 800658e:	2b00      	cmp	r3, #0
 8006590:	d1ee      	bne.n	8006570 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006596:	2b00      	cmp	r3, #0
 8006598:	f000 812d 	beq.w	80067f6 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800659c:	4b48      	ldr	r3, [pc, #288]	@ (80066c0 <HAL_RCC_OscConfig+0x76c>)
 800659e:	691b      	ldr	r3, [r3, #16]
 80065a0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80065a4:	2b18      	cmp	r3, #24
 80065a6:	f000 80bd 	beq.w	8006724 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065ae:	2b02      	cmp	r3, #2
 80065b0:	f040 809e 	bne.w	80066f0 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80065b4:	4b42      	ldr	r3, [pc, #264]	@ (80066c0 <HAL_RCC_OscConfig+0x76c>)
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	4a41      	ldr	r2, [pc, #260]	@ (80066c0 <HAL_RCC_OscConfig+0x76c>)
 80065ba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80065be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065c0:	f7fa ff2c 	bl	800141c <HAL_GetTick>
 80065c4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80065c6:	e008      	b.n	80065da <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80065c8:	f7fa ff28 	bl	800141c <HAL_GetTick>
 80065cc:	4602      	mov	r2, r0
 80065ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065d0:	1ad3      	subs	r3, r2, r3
 80065d2:	2b02      	cmp	r3, #2
 80065d4:	d901      	bls.n	80065da <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80065d6:	2303      	movs	r3, #3
 80065d8:	e10e      	b.n	80067f8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80065da:	4b39      	ldr	r3, [pc, #228]	@ (80066c0 <HAL_RCC_OscConfig+0x76c>)
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d1f0      	bne.n	80065c8 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80065e6:	4b36      	ldr	r3, [pc, #216]	@ (80066c0 <HAL_RCC_OscConfig+0x76c>)
 80065e8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80065ea:	4b37      	ldr	r3, [pc, #220]	@ (80066c8 <HAL_RCC_OscConfig+0x774>)
 80065ec:	4013      	ands	r3, r2
 80065ee:	687a      	ldr	r2, [r7, #4]
 80065f0:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80065f2:	687a      	ldr	r2, [r7, #4]
 80065f4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80065f6:	0112      	lsls	r2, r2, #4
 80065f8:	430a      	orrs	r2, r1
 80065fa:	4931      	ldr	r1, [pc, #196]	@ (80066c0 <HAL_RCC_OscConfig+0x76c>)
 80065fc:	4313      	orrs	r3, r2
 80065fe:	628b      	str	r3, [r1, #40]	@ 0x28
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006604:	3b01      	subs	r3, #1
 8006606:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800660e:	3b01      	subs	r3, #1
 8006610:	025b      	lsls	r3, r3, #9
 8006612:	b29b      	uxth	r3, r3
 8006614:	431a      	orrs	r2, r3
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800661a:	3b01      	subs	r3, #1
 800661c:	041b      	lsls	r3, r3, #16
 800661e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006622:	431a      	orrs	r2, r3
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006628:	3b01      	subs	r3, #1
 800662a:	061b      	lsls	r3, r3, #24
 800662c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006630:	4923      	ldr	r1, [pc, #140]	@ (80066c0 <HAL_RCC_OscConfig+0x76c>)
 8006632:	4313      	orrs	r3, r2
 8006634:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8006636:	4b22      	ldr	r3, [pc, #136]	@ (80066c0 <HAL_RCC_OscConfig+0x76c>)
 8006638:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800663a:	4a21      	ldr	r2, [pc, #132]	@ (80066c0 <HAL_RCC_OscConfig+0x76c>)
 800663c:	f023 0301 	bic.w	r3, r3, #1
 8006640:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006642:	4b1f      	ldr	r3, [pc, #124]	@ (80066c0 <HAL_RCC_OscConfig+0x76c>)
 8006644:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006646:	4b21      	ldr	r3, [pc, #132]	@ (80066cc <HAL_RCC_OscConfig+0x778>)
 8006648:	4013      	ands	r3, r2
 800664a:	687a      	ldr	r2, [r7, #4]
 800664c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800664e:	00d2      	lsls	r2, r2, #3
 8006650:	491b      	ldr	r1, [pc, #108]	@ (80066c0 <HAL_RCC_OscConfig+0x76c>)
 8006652:	4313      	orrs	r3, r2
 8006654:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8006656:	4b1a      	ldr	r3, [pc, #104]	@ (80066c0 <HAL_RCC_OscConfig+0x76c>)
 8006658:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800665a:	f023 020c 	bic.w	r2, r3, #12
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006662:	4917      	ldr	r1, [pc, #92]	@ (80066c0 <HAL_RCC_OscConfig+0x76c>)
 8006664:	4313      	orrs	r3, r2
 8006666:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8006668:	4b15      	ldr	r3, [pc, #84]	@ (80066c0 <HAL_RCC_OscConfig+0x76c>)
 800666a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800666c:	f023 0202 	bic.w	r2, r3, #2
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006674:	4912      	ldr	r1, [pc, #72]	@ (80066c0 <HAL_RCC_OscConfig+0x76c>)
 8006676:	4313      	orrs	r3, r2
 8006678:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800667a:	4b11      	ldr	r3, [pc, #68]	@ (80066c0 <HAL_RCC_OscConfig+0x76c>)
 800667c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800667e:	4a10      	ldr	r2, [pc, #64]	@ (80066c0 <HAL_RCC_OscConfig+0x76c>)
 8006680:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006684:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006686:	4b0e      	ldr	r3, [pc, #56]	@ (80066c0 <HAL_RCC_OscConfig+0x76c>)
 8006688:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800668a:	4a0d      	ldr	r2, [pc, #52]	@ (80066c0 <HAL_RCC_OscConfig+0x76c>)
 800668c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006690:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8006692:	4b0b      	ldr	r3, [pc, #44]	@ (80066c0 <HAL_RCC_OscConfig+0x76c>)
 8006694:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006696:	4a0a      	ldr	r2, [pc, #40]	@ (80066c0 <HAL_RCC_OscConfig+0x76c>)
 8006698:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800669c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800669e:	4b08      	ldr	r3, [pc, #32]	@ (80066c0 <HAL_RCC_OscConfig+0x76c>)
 80066a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066a2:	4a07      	ldr	r2, [pc, #28]	@ (80066c0 <HAL_RCC_OscConfig+0x76c>)
 80066a4:	f043 0301 	orr.w	r3, r3, #1
 80066a8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80066aa:	4b05      	ldr	r3, [pc, #20]	@ (80066c0 <HAL_RCC_OscConfig+0x76c>)
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	4a04      	ldr	r2, [pc, #16]	@ (80066c0 <HAL_RCC_OscConfig+0x76c>)
 80066b0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80066b4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066b6:	f7fa feb1 	bl	800141c <HAL_GetTick>
 80066ba:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80066bc:	e011      	b.n	80066e2 <HAL_RCC_OscConfig+0x78e>
 80066be:	bf00      	nop
 80066c0:	58024400 	.word	0x58024400
 80066c4:	58024800 	.word	0x58024800
 80066c8:	fffffc0c 	.word	0xfffffc0c
 80066cc:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80066d0:	f7fa fea4 	bl	800141c <HAL_GetTick>
 80066d4:	4602      	mov	r2, r0
 80066d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066d8:	1ad3      	subs	r3, r2, r3
 80066da:	2b02      	cmp	r3, #2
 80066dc:	d901      	bls.n	80066e2 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80066de:	2303      	movs	r3, #3
 80066e0:	e08a      	b.n	80067f8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80066e2:	4b47      	ldr	r3, [pc, #284]	@ (8006800 <HAL_RCC_OscConfig+0x8ac>)
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d0f0      	beq.n	80066d0 <HAL_RCC_OscConfig+0x77c>
 80066ee:	e082      	b.n	80067f6 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80066f0:	4b43      	ldr	r3, [pc, #268]	@ (8006800 <HAL_RCC_OscConfig+0x8ac>)
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	4a42      	ldr	r2, [pc, #264]	@ (8006800 <HAL_RCC_OscConfig+0x8ac>)
 80066f6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80066fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066fc:	f7fa fe8e 	bl	800141c <HAL_GetTick>
 8006700:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006702:	e008      	b.n	8006716 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006704:	f7fa fe8a 	bl	800141c <HAL_GetTick>
 8006708:	4602      	mov	r2, r0
 800670a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800670c:	1ad3      	subs	r3, r2, r3
 800670e:	2b02      	cmp	r3, #2
 8006710:	d901      	bls.n	8006716 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8006712:	2303      	movs	r3, #3
 8006714:	e070      	b.n	80067f8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006716:	4b3a      	ldr	r3, [pc, #232]	@ (8006800 <HAL_RCC_OscConfig+0x8ac>)
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800671e:	2b00      	cmp	r3, #0
 8006720:	d1f0      	bne.n	8006704 <HAL_RCC_OscConfig+0x7b0>
 8006722:	e068      	b.n	80067f6 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8006724:	4b36      	ldr	r3, [pc, #216]	@ (8006800 <HAL_RCC_OscConfig+0x8ac>)
 8006726:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006728:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800672a:	4b35      	ldr	r3, [pc, #212]	@ (8006800 <HAL_RCC_OscConfig+0x8ac>)
 800672c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800672e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006734:	2b01      	cmp	r3, #1
 8006736:	d031      	beq.n	800679c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006738:	693b      	ldr	r3, [r7, #16]
 800673a:	f003 0203 	and.w	r2, r3, #3
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006742:	429a      	cmp	r2, r3
 8006744:	d12a      	bne.n	800679c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006746:	693b      	ldr	r3, [r7, #16]
 8006748:	091b      	lsrs	r3, r3, #4
 800674a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006752:	429a      	cmp	r2, r3
 8006754:	d122      	bne.n	800679c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006760:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006762:	429a      	cmp	r2, r3
 8006764:	d11a      	bne.n	800679c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	0a5b      	lsrs	r3, r3, #9
 800676a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006772:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006774:	429a      	cmp	r2, r3
 8006776:	d111      	bne.n	800679c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	0c1b      	lsrs	r3, r3, #16
 800677c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006784:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006786:	429a      	cmp	r2, r3
 8006788:	d108      	bne.n	800679c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	0e1b      	lsrs	r3, r3, #24
 800678e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006796:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006798:	429a      	cmp	r2, r3
 800679a:	d001      	beq.n	80067a0 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800679c:	2301      	movs	r3, #1
 800679e:	e02b      	b.n	80067f8 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80067a0:	4b17      	ldr	r3, [pc, #92]	@ (8006800 <HAL_RCC_OscConfig+0x8ac>)
 80067a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80067a4:	08db      	lsrs	r3, r3, #3
 80067a6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80067aa:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80067b0:	693a      	ldr	r2, [r7, #16]
 80067b2:	429a      	cmp	r2, r3
 80067b4:	d01f      	beq.n	80067f6 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80067b6:	4b12      	ldr	r3, [pc, #72]	@ (8006800 <HAL_RCC_OscConfig+0x8ac>)
 80067b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067ba:	4a11      	ldr	r2, [pc, #68]	@ (8006800 <HAL_RCC_OscConfig+0x8ac>)
 80067bc:	f023 0301 	bic.w	r3, r3, #1
 80067c0:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80067c2:	f7fa fe2b 	bl	800141c <HAL_GetTick>
 80067c6:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80067c8:	bf00      	nop
 80067ca:	f7fa fe27 	bl	800141c <HAL_GetTick>
 80067ce:	4602      	mov	r2, r0
 80067d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067d2:	4293      	cmp	r3, r2
 80067d4:	d0f9      	beq.n	80067ca <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80067d6:	4b0a      	ldr	r3, [pc, #40]	@ (8006800 <HAL_RCC_OscConfig+0x8ac>)
 80067d8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80067da:	4b0a      	ldr	r3, [pc, #40]	@ (8006804 <HAL_RCC_OscConfig+0x8b0>)
 80067dc:	4013      	ands	r3, r2
 80067de:	687a      	ldr	r2, [r7, #4]
 80067e0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80067e2:	00d2      	lsls	r2, r2, #3
 80067e4:	4906      	ldr	r1, [pc, #24]	@ (8006800 <HAL_RCC_OscConfig+0x8ac>)
 80067e6:	4313      	orrs	r3, r2
 80067e8:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80067ea:	4b05      	ldr	r3, [pc, #20]	@ (8006800 <HAL_RCC_OscConfig+0x8ac>)
 80067ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067ee:	4a04      	ldr	r2, [pc, #16]	@ (8006800 <HAL_RCC_OscConfig+0x8ac>)
 80067f0:	f043 0301 	orr.w	r3, r3, #1
 80067f4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80067f6:	2300      	movs	r3, #0
}
 80067f8:	4618      	mov	r0, r3
 80067fa:	3730      	adds	r7, #48	@ 0x30
 80067fc:	46bd      	mov	sp, r7
 80067fe:	bd80      	pop	{r7, pc}
 8006800:	58024400 	.word	0x58024400
 8006804:	ffff0007 	.word	0xffff0007

08006808 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006808:	b580      	push	{r7, lr}
 800680a:	b086      	sub	sp, #24
 800680c:	af00      	add	r7, sp, #0
 800680e:	6078      	str	r0, [r7, #4]
 8006810:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	2b00      	cmp	r3, #0
 8006816:	d101      	bne.n	800681c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006818:	2301      	movs	r3, #1
 800681a:	e19c      	b.n	8006b56 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800681c:	4b8a      	ldr	r3, [pc, #552]	@ (8006a48 <HAL_RCC_ClockConfig+0x240>)
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	f003 030f 	and.w	r3, r3, #15
 8006824:	683a      	ldr	r2, [r7, #0]
 8006826:	429a      	cmp	r2, r3
 8006828:	d910      	bls.n	800684c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800682a:	4b87      	ldr	r3, [pc, #540]	@ (8006a48 <HAL_RCC_ClockConfig+0x240>)
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	f023 020f 	bic.w	r2, r3, #15
 8006832:	4985      	ldr	r1, [pc, #532]	@ (8006a48 <HAL_RCC_ClockConfig+0x240>)
 8006834:	683b      	ldr	r3, [r7, #0]
 8006836:	4313      	orrs	r3, r2
 8006838:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800683a:	4b83      	ldr	r3, [pc, #524]	@ (8006a48 <HAL_RCC_ClockConfig+0x240>)
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	f003 030f 	and.w	r3, r3, #15
 8006842:	683a      	ldr	r2, [r7, #0]
 8006844:	429a      	cmp	r2, r3
 8006846:	d001      	beq.n	800684c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006848:	2301      	movs	r3, #1
 800684a:	e184      	b.n	8006b56 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	f003 0304 	and.w	r3, r3, #4
 8006854:	2b00      	cmp	r3, #0
 8006856:	d010      	beq.n	800687a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	691a      	ldr	r2, [r3, #16]
 800685c:	4b7b      	ldr	r3, [pc, #492]	@ (8006a4c <HAL_RCC_ClockConfig+0x244>)
 800685e:	699b      	ldr	r3, [r3, #24]
 8006860:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006864:	429a      	cmp	r2, r3
 8006866:	d908      	bls.n	800687a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006868:	4b78      	ldr	r3, [pc, #480]	@ (8006a4c <HAL_RCC_ClockConfig+0x244>)
 800686a:	699b      	ldr	r3, [r3, #24]
 800686c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	691b      	ldr	r3, [r3, #16]
 8006874:	4975      	ldr	r1, [pc, #468]	@ (8006a4c <HAL_RCC_ClockConfig+0x244>)
 8006876:	4313      	orrs	r3, r2
 8006878:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	f003 0308 	and.w	r3, r3, #8
 8006882:	2b00      	cmp	r3, #0
 8006884:	d010      	beq.n	80068a8 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	695a      	ldr	r2, [r3, #20]
 800688a:	4b70      	ldr	r3, [pc, #448]	@ (8006a4c <HAL_RCC_ClockConfig+0x244>)
 800688c:	69db      	ldr	r3, [r3, #28]
 800688e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006892:	429a      	cmp	r2, r3
 8006894:	d908      	bls.n	80068a8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006896:	4b6d      	ldr	r3, [pc, #436]	@ (8006a4c <HAL_RCC_ClockConfig+0x244>)
 8006898:	69db      	ldr	r3, [r3, #28]
 800689a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	695b      	ldr	r3, [r3, #20]
 80068a2:	496a      	ldr	r1, [pc, #424]	@ (8006a4c <HAL_RCC_ClockConfig+0x244>)
 80068a4:	4313      	orrs	r3, r2
 80068a6:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	f003 0310 	and.w	r3, r3, #16
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d010      	beq.n	80068d6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	699a      	ldr	r2, [r3, #24]
 80068b8:	4b64      	ldr	r3, [pc, #400]	@ (8006a4c <HAL_RCC_ClockConfig+0x244>)
 80068ba:	69db      	ldr	r3, [r3, #28]
 80068bc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80068c0:	429a      	cmp	r2, r3
 80068c2:	d908      	bls.n	80068d6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80068c4:	4b61      	ldr	r3, [pc, #388]	@ (8006a4c <HAL_RCC_ClockConfig+0x244>)
 80068c6:	69db      	ldr	r3, [r3, #28]
 80068c8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	699b      	ldr	r3, [r3, #24]
 80068d0:	495e      	ldr	r1, [pc, #376]	@ (8006a4c <HAL_RCC_ClockConfig+0x244>)
 80068d2:	4313      	orrs	r3, r2
 80068d4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	f003 0320 	and.w	r3, r3, #32
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d010      	beq.n	8006904 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	69da      	ldr	r2, [r3, #28]
 80068e6:	4b59      	ldr	r3, [pc, #356]	@ (8006a4c <HAL_RCC_ClockConfig+0x244>)
 80068e8:	6a1b      	ldr	r3, [r3, #32]
 80068ea:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80068ee:	429a      	cmp	r2, r3
 80068f0:	d908      	bls.n	8006904 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80068f2:	4b56      	ldr	r3, [pc, #344]	@ (8006a4c <HAL_RCC_ClockConfig+0x244>)
 80068f4:	6a1b      	ldr	r3, [r3, #32]
 80068f6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	69db      	ldr	r3, [r3, #28]
 80068fe:	4953      	ldr	r1, [pc, #332]	@ (8006a4c <HAL_RCC_ClockConfig+0x244>)
 8006900:	4313      	orrs	r3, r2
 8006902:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f003 0302 	and.w	r3, r3, #2
 800690c:	2b00      	cmp	r3, #0
 800690e:	d010      	beq.n	8006932 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	68da      	ldr	r2, [r3, #12]
 8006914:	4b4d      	ldr	r3, [pc, #308]	@ (8006a4c <HAL_RCC_ClockConfig+0x244>)
 8006916:	699b      	ldr	r3, [r3, #24]
 8006918:	f003 030f 	and.w	r3, r3, #15
 800691c:	429a      	cmp	r2, r3
 800691e:	d908      	bls.n	8006932 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006920:	4b4a      	ldr	r3, [pc, #296]	@ (8006a4c <HAL_RCC_ClockConfig+0x244>)
 8006922:	699b      	ldr	r3, [r3, #24]
 8006924:	f023 020f 	bic.w	r2, r3, #15
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	68db      	ldr	r3, [r3, #12]
 800692c:	4947      	ldr	r1, [pc, #284]	@ (8006a4c <HAL_RCC_ClockConfig+0x244>)
 800692e:	4313      	orrs	r3, r2
 8006930:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	f003 0301 	and.w	r3, r3, #1
 800693a:	2b00      	cmp	r3, #0
 800693c:	d055      	beq.n	80069ea <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800693e:	4b43      	ldr	r3, [pc, #268]	@ (8006a4c <HAL_RCC_ClockConfig+0x244>)
 8006940:	699b      	ldr	r3, [r3, #24]
 8006942:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	689b      	ldr	r3, [r3, #8]
 800694a:	4940      	ldr	r1, [pc, #256]	@ (8006a4c <HAL_RCC_ClockConfig+0x244>)
 800694c:	4313      	orrs	r3, r2
 800694e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	685b      	ldr	r3, [r3, #4]
 8006954:	2b02      	cmp	r3, #2
 8006956:	d107      	bne.n	8006968 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006958:	4b3c      	ldr	r3, [pc, #240]	@ (8006a4c <HAL_RCC_ClockConfig+0x244>)
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006960:	2b00      	cmp	r3, #0
 8006962:	d121      	bne.n	80069a8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006964:	2301      	movs	r3, #1
 8006966:	e0f6      	b.n	8006b56 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	685b      	ldr	r3, [r3, #4]
 800696c:	2b03      	cmp	r3, #3
 800696e:	d107      	bne.n	8006980 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006970:	4b36      	ldr	r3, [pc, #216]	@ (8006a4c <HAL_RCC_ClockConfig+0x244>)
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006978:	2b00      	cmp	r3, #0
 800697a:	d115      	bne.n	80069a8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800697c:	2301      	movs	r3, #1
 800697e:	e0ea      	b.n	8006b56 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	685b      	ldr	r3, [r3, #4]
 8006984:	2b01      	cmp	r3, #1
 8006986:	d107      	bne.n	8006998 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006988:	4b30      	ldr	r3, [pc, #192]	@ (8006a4c <HAL_RCC_ClockConfig+0x244>)
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006990:	2b00      	cmp	r3, #0
 8006992:	d109      	bne.n	80069a8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006994:	2301      	movs	r3, #1
 8006996:	e0de      	b.n	8006b56 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006998:	4b2c      	ldr	r3, [pc, #176]	@ (8006a4c <HAL_RCC_ClockConfig+0x244>)
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	f003 0304 	and.w	r3, r3, #4
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d101      	bne.n	80069a8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80069a4:	2301      	movs	r3, #1
 80069a6:	e0d6      	b.n	8006b56 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80069a8:	4b28      	ldr	r3, [pc, #160]	@ (8006a4c <HAL_RCC_ClockConfig+0x244>)
 80069aa:	691b      	ldr	r3, [r3, #16]
 80069ac:	f023 0207 	bic.w	r2, r3, #7
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	685b      	ldr	r3, [r3, #4]
 80069b4:	4925      	ldr	r1, [pc, #148]	@ (8006a4c <HAL_RCC_ClockConfig+0x244>)
 80069b6:	4313      	orrs	r3, r2
 80069b8:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80069ba:	f7fa fd2f 	bl	800141c <HAL_GetTick>
 80069be:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80069c0:	e00a      	b.n	80069d8 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80069c2:	f7fa fd2b 	bl	800141c <HAL_GetTick>
 80069c6:	4602      	mov	r2, r0
 80069c8:	697b      	ldr	r3, [r7, #20]
 80069ca:	1ad3      	subs	r3, r2, r3
 80069cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80069d0:	4293      	cmp	r3, r2
 80069d2:	d901      	bls.n	80069d8 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80069d4:	2303      	movs	r3, #3
 80069d6:	e0be      	b.n	8006b56 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80069d8:	4b1c      	ldr	r3, [pc, #112]	@ (8006a4c <HAL_RCC_ClockConfig+0x244>)
 80069da:	691b      	ldr	r3, [r3, #16]
 80069dc:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	685b      	ldr	r3, [r3, #4]
 80069e4:	00db      	lsls	r3, r3, #3
 80069e6:	429a      	cmp	r2, r3
 80069e8:	d1eb      	bne.n	80069c2 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	f003 0302 	and.w	r3, r3, #2
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d010      	beq.n	8006a18 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	68da      	ldr	r2, [r3, #12]
 80069fa:	4b14      	ldr	r3, [pc, #80]	@ (8006a4c <HAL_RCC_ClockConfig+0x244>)
 80069fc:	699b      	ldr	r3, [r3, #24]
 80069fe:	f003 030f 	and.w	r3, r3, #15
 8006a02:	429a      	cmp	r2, r3
 8006a04:	d208      	bcs.n	8006a18 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006a06:	4b11      	ldr	r3, [pc, #68]	@ (8006a4c <HAL_RCC_ClockConfig+0x244>)
 8006a08:	699b      	ldr	r3, [r3, #24]
 8006a0a:	f023 020f 	bic.w	r2, r3, #15
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	68db      	ldr	r3, [r3, #12]
 8006a12:	490e      	ldr	r1, [pc, #56]	@ (8006a4c <HAL_RCC_ClockConfig+0x244>)
 8006a14:	4313      	orrs	r3, r2
 8006a16:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006a18:	4b0b      	ldr	r3, [pc, #44]	@ (8006a48 <HAL_RCC_ClockConfig+0x240>)
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	f003 030f 	and.w	r3, r3, #15
 8006a20:	683a      	ldr	r2, [r7, #0]
 8006a22:	429a      	cmp	r2, r3
 8006a24:	d214      	bcs.n	8006a50 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a26:	4b08      	ldr	r3, [pc, #32]	@ (8006a48 <HAL_RCC_ClockConfig+0x240>)
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	f023 020f 	bic.w	r2, r3, #15
 8006a2e:	4906      	ldr	r1, [pc, #24]	@ (8006a48 <HAL_RCC_ClockConfig+0x240>)
 8006a30:	683b      	ldr	r3, [r7, #0]
 8006a32:	4313      	orrs	r3, r2
 8006a34:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a36:	4b04      	ldr	r3, [pc, #16]	@ (8006a48 <HAL_RCC_ClockConfig+0x240>)
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	f003 030f 	and.w	r3, r3, #15
 8006a3e:	683a      	ldr	r2, [r7, #0]
 8006a40:	429a      	cmp	r2, r3
 8006a42:	d005      	beq.n	8006a50 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8006a44:	2301      	movs	r3, #1
 8006a46:	e086      	b.n	8006b56 <HAL_RCC_ClockConfig+0x34e>
 8006a48:	52002000 	.word	0x52002000
 8006a4c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	f003 0304 	and.w	r3, r3, #4
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d010      	beq.n	8006a7e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	691a      	ldr	r2, [r3, #16]
 8006a60:	4b3f      	ldr	r3, [pc, #252]	@ (8006b60 <HAL_RCC_ClockConfig+0x358>)
 8006a62:	699b      	ldr	r3, [r3, #24]
 8006a64:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006a68:	429a      	cmp	r2, r3
 8006a6a:	d208      	bcs.n	8006a7e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006a6c:	4b3c      	ldr	r3, [pc, #240]	@ (8006b60 <HAL_RCC_ClockConfig+0x358>)
 8006a6e:	699b      	ldr	r3, [r3, #24]
 8006a70:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	691b      	ldr	r3, [r3, #16]
 8006a78:	4939      	ldr	r1, [pc, #228]	@ (8006b60 <HAL_RCC_ClockConfig+0x358>)
 8006a7a:	4313      	orrs	r3, r2
 8006a7c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	f003 0308 	and.w	r3, r3, #8
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d010      	beq.n	8006aac <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	695a      	ldr	r2, [r3, #20]
 8006a8e:	4b34      	ldr	r3, [pc, #208]	@ (8006b60 <HAL_RCC_ClockConfig+0x358>)
 8006a90:	69db      	ldr	r3, [r3, #28]
 8006a92:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006a96:	429a      	cmp	r2, r3
 8006a98:	d208      	bcs.n	8006aac <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006a9a:	4b31      	ldr	r3, [pc, #196]	@ (8006b60 <HAL_RCC_ClockConfig+0x358>)
 8006a9c:	69db      	ldr	r3, [r3, #28]
 8006a9e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	695b      	ldr	r3, [r3, #20]
 8006aa6:	492e      	ldr	r1, [pc, #184]	@ (8006b60 <HAL_RCC_ClockConfig+0x358>)
 8006aa8:	4313      	orrs	r3, r2
 8006aaa:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	f003 0310 	and.w	r3, r3, #16
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d010      	beq.n	8006ada <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	699a      	ldr	r2, [r3, #24]
 8006abc:	4b28      	ldr	r3, [pc, #160]	@ (8006b60 <HAL_RCC_ClockConfig+0x358>)
 8006abe:	69db      	ldr	r3, [r3, #28]
 8006ac0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006ac4:	429a      	cmp	r2, r3
 8006ac6:	d208      	bcs.n	8006ada <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006ac8:	4b25      	ldr	r3, [pc, #148]	@ (8006b60 <HAL_RCC_ClockConfig+0x358>)
 8006aca:	69db      	ldr	r3, [r3, #28]
 8006acc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	699b      	ldr	r3, [r3, #24]
 8006ad4:	4922      	ldr	r1, [pc, #136]	@ (8006b60 <HAL_RCC_ClockConfig+0x358>)
 8006ad6:	4313      	orrs	r3, r2
 8006ad8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	f003 0320 	and.w	r3, r3, #32
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d010      	beq.n	8006b08 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	69da      	ldr	r2, [r3, #28]
 8006aea:	4b1d      	ldr	r3, [pc, #116]	@ (8006b60 <HAL_RCC_ClockConfig+0x358>)
 8006aec:	6a1b      	ldr	r3, [r3, #32]
 8006aee:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006af2:	429a      	cmp	r2, r3
 8006af4:	d208      	bcs.n	8006b08 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006af6:	4b1a      	ldr	r3, [pc, #104]	@ (8006b60 <HAL_RCC_ClockConfig+0x358>)
 8006af8:	6a1b      	ldr	r3, [r3, #32]
 8006afa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	69db      	ldr	r3, [r3, #28]
 8006b02:	4917      	ldr	r1, [pc, #92]	@ (8006b60 <HAL_RCC_ClockConfig+0x358>)
 8006b04:	4313      	orrs	r3, r2
 8006b06:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006b08:	f000 f834 	bl	8006b74 <HAL_RCC_GetSysClockFreq>
 8006b0c:	4602      	mov	r2, r0
 8006b0e:	4b14      	ldr	r3, [pc, #80]	@ (8006b60 <HAL_RCC_ClockConfig+0x358>)
 8006b10:	699b      	ldr	r3, [r3, #24]
 8006b12:	0a1b      	lsrs	r3, r3, #8
 8006b14:	f003 030f 	and.w	r3, r3, #15
 8006b18:	4912      	ldr	r1, [pc, #72]	@ (8006b64 <HAL_RCC_ClockConfig+0x35c>)
 8006b1a:	5ccb      	ldrb	r3, [r1, r3]
 8006b1c:	f003 031f 	and.w	r3, r3, #31
 8006b20:	fa22 f303 	lsr.w	r3, r2, r3
 8006b24:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006b26:	4b0e      	ldr	r3, [pc, #56]	@ (8006b60 <HAL_RCC_ClockConfig+0x358>)
 8006b28:	699b      	ldr	r3, [r3, #24]
 8006b2a:	f003 030f 	and.w	r3, r3, #15
 8006b2e:	4a0d      	ldr	r2, [pc, #52]	@ (8006b64 <HAL_RCC_ClockConfig+0x35c>)
 8006b30:	5cd3      	ldrb	r3, [r2, r3]
 8006b32:	f003 031f 	and.w	r3, r3, #31
 8006b36:	693a      	ldr	r2, [r7, #16]
 8006b38:	fa22 f303 	lsr.w	r3, r2, r3
 8006b3c:	4a0a      	ldr	r2, [pc, #40]	@ (8006b68 <HAL_RCC_ClockConfig+0x360>)
 8006b3e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006b40:	4a0a      	ldr	r2, [pc, #40]	@ (8006b6c <HAL_RCC_ClockConfig+0x364>)
 8006b42:	693b      	ldr	r3, [r7, #16]
 8006b44:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8006b46:	4b0a      	ldr	r3, [pc, #40]	@ (8006b70 <HAL_RCC_ClockConfig+0x368>)
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	4618      	mov	r0, r3
 8006b4c:	f7fa fc1c 	bl	8001388 <HAL_InitTick>
 8006b50:	4603      	mov	r3, r0
 8006b52:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8006b54:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b56:	4618      	mov	r0, r3
 8006b58:	3718      	adds	r7, #24
 8006b5a:	46bd      	mov	sp, r7
 8006b5c:	bd80      	pop	{r7, pc}
 8006b5e:	bf00      	nop
 8006b60:	58024400 	.word	0x58024400
 8006b64:	0800c08c 	.word	0x0800c08c
 8006b68:	24000004 	.word	0x24000004
 8006b6c:	24000000 	.word	0x24000000
 8006b70:	24000008 	.word	0x24000008

08006b74 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006b74:	b480      	push	{r7}
 8006b76:	b089      	sub	sp, #36	@ 0x24
 8006b78:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006b7a:	4bb3      	ldr	r3, [pc, #716]	@ (8006e48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006b7c:	691b      	ldr	r3, [r3, #16]
 8006b7e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006b82:	2b18      	cmp	r3, #24
 8006b84:	f200 8155 	bhi.w	8006e32 <HAL_RCC_GetSysClockFreq+0x2be>
 8006b88:	a201      	add	r2, pc, #4	@ (adr r2, 8006b90 <HAL_RCC_GetSysClockFreq+0x1c>)
 8006b8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b8e:	bf00      	nop
 8006b90:	08006bf5 	.word	0x08006bf5
 8006b94:	08006e33 	.word	0x08006e33
 8006b98:	08006e33 	.word	0x08006e33
 8006b9c:	08006e33 	.word	0x08006e33
 8006ba0:	08006e33 	.word	0x08006e33
 8006ba4:	08006e33 	.word	0x08006e33
 8006ba8:	08006e33 	.word	0x08006e33
 8006bac:	08006e33 	.word	0x08006e33
 8006bb0:	08006c1b 	.word	0x08006c1b
 8006bb4:	08006e33 	.word	0x08006e33
 8006bb8:	08006e33 	.word	0x08006e33
 8006bbc:	08006e33 	.word	0x08006e33
 8006bc0:	08006e33 	.word	0x08006e33
 8006bc4:	08006e33 	.word	0x08006e33
 8006bc8:	08006e33 	.word	0x08006e33
 8006bcc:	08006e33 	.word	0x08006e33
 8006bd0:	08006c21 	.word	0x08006c21
 8006bd4:	08006e33 	.word	0x08006e33
 8006bd8:	08006e33 	.word	0x08006e33
 8006bdc:	08006e33 	.word	0x08006e33
 8006be0:	08006e33 	.word	0x08006e33
 8006be4:	08006e33 	.word	0x08006e33
 8006be8:	08006e33 	.word	0x08006e33
 8006bec:	08006e33 	.word	0x08006e33
 8006bf0:	08006c27 	.word	0x08006c27
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006bf4:	4b94      	ldr	r3, [pc, #592]	@ (8006e48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	f003 0320 	and.w	r3, r3, #32
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d009      	beq.n	8006c14 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006c00:	4b91      	ldr	r3, [pc, #580]	@ (8006e48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	08db      	lsrs	r3, r3, #3
 8006c06:	f003 0303 	and.w	r3, r3, #3
 8006c0a:	4a90      	ldr	r2, [pc, #576]	@ (8006e4c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006c0c:	fa22 f303 	lsr.w	r3, r2, r3
 8006c10:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8006c12:	e111      	b.n	8006e38 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006c14:	4b8d      	ldr	r3, [pc, #564]	@ (8006e4c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006c16:	61bb      	str	r3, [r7, #24]
      break;
 8006c18:	e10e      	b.n	8006e38 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8006c1a:	4b8d      	ldr	r3, [pc, #564]	@ (8006e50 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006c1c:	61bb      	str	r3, [r7, #24]
      break;
 8006c1e:	e10b      	b.n	8006e38 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8006c20:	4b8c      	ldr	r3, [pc, #560]	@ (8006e54 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8006c22:	61bb      	str	r3, [r7, #24]
      break;
 8006c24:	e108      	b.n	8006e38 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006c26:	4b88      	ldr	r3, [pc, #544]	@ (8006e48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006c28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c2a:	f003 0303 	and.w	r3, r3, #3
 8006c2e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8006c30:	4b85      	ldr	r3, [pc, #532]	@ (8006e48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006c32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c34:	091b      	lsrs	r3, r3, #4
 8006c36:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006c3a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006c3c:	4b82      	ldr	r3, [pc, #520]	@ (8006e48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006c3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c40:	f003 0301 	and.w	r3, r3, #1
 8006c44:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8006c46:	4b80      	ldr	r3, [pc, #512]	@ (8006e48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006c48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c4a:	08db      	lsrs	r3, r3, #3
 8006c4c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006c50:	68fa      	ldr	r2, [r7, #12]
 8006c52:	fb02 f303 	mul.w	r3, r2, r3
 8006c56:	ee07 3a90 	vmov	s15, r3
 8006c5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c5e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8006c62:	693b      	ldr	r3, [r7, #16]
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	f000 80e1 	beq.w	8006e2c <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8006c6a:	697b      	ldr	r3, [r7, #20]
 8006c6c:	2b02      	cmp	r3, #2
 8006c6e:	f000 8083 	beq.w	8006d78 <HAL_RCC_GetSysClockFreq+0x204>
 8006c72:	697b      	ldr	r3, [r7, #20]
 8006c74:	2b02      	cmp	r3, #2
 8006c76:	f200 80a1 	bhi.w	8006dbc <HAL_RCC_GetSysClockFreq+0x248>
 8006c7a:	697b      	ldr	r3, [r7, #20]
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d003      	beq.n	8006c88 <HAL_RCC_GetSysClockFreq+0x114>
 8006c80:	697b      	ldr	r3, [r7, #20]
 8006c82:	2b01      	cmp	r3, #1
 8006c84:	d056      	beq.n	8006d34 <HAL_RCC_GetSysClockFreq+0x1c0>
 8006c86:	e099      	b.n	8006dbc <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006c88:	4b6f      	ldr	r3, [pc, #444]	@ (8006e48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	f003 0320 	and.w	r3, r3, #32
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d02d      	beq.n	8006cf0 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006c94:	4b6c      	ldr	r3, [pc, #432]	@ (8006e48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	08db      	lsrs	r3, r3, #3
 8006c9a:	f003 0303 	and.w	r3, r3, #3
 8006c9e:	4a6b      	ldr	r2, [pc, #428]	@ (8006e4c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006ca0:	fa22 f303 	lsr.w	r3, r2, r3
 8006ca4:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	ee07 3a90 	vmov	s15, r3
 8006cac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006cb0:	693b      	ldr	r3, [r7, #16]
 8006cb2:	ee07 3a90 	vmov	s15, r3
 8006cb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006cba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006cbe:	4b62      	ldr	r3, [pc, #392]	@ (8006e48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006cc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cc2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006cc6:	ee07 3a90 	vmov	s15, r3
 8006cca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006cce:	ed97 6a02 	vldr	s12, [r7, #8]
 8006cd2:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8006e58 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006cd6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006cda:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006cde:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006ce2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006ce6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006cea:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8006cee:	e087      	b.n	8006e00 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006cf0:	693b      	ldr	r3, [r7, #16]
 8006cf2:	ee07 3a90 	vmov	s15, r3
 8006cf6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006cfa:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8006e5c <HAL_RCC_GetSysClockFreq+0x2e8>
 8006cfe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006d02:	4b51      	ldr	r3, [pc, #324]	@ (8006e48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006d04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d0a:	ee07 3a90 	vmov	s15, r3
 8006d0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006d12:	ed97 6a02 	vldr	s12, [r7, #8]
 8006d16:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8006e58 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006d1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006d1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006d22:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006d26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006d2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d2e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006d32:	e065      	b.n	8006e00 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006d34:	693b      	ldr	r3, [r7, #16]
 8006d36:	ee07 3a90 	vmov	s15, r3
 8006d3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d3e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8006e60 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006d42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006d46:	4b40      	ldr	r3, [pc, #256]	@ (8006e48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006d48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d4e:	ee07 3a90 	vmov	s15, r3
 8006d52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006d56:	ed97 6a02 	vldr	s12, [r7, #8]
 8006d5a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8006e58 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006d5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006d62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006d66:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006d6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006d6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d72:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006d76:	e043      	b.n	8006e00 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006d78:	693b      	ldr	r3, [r7, #16]
 8006d7a:	ee07 3a90 	vmov	s15, r3
 8006d7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d82:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8006e64 <HAL_RCC_GetSysClockFreq+0x2f0>
 8006d86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006d8a:	4b2f      	ldr	r3, [pc, #188]	@ (8006e48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006d8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d92:	ee07 3a90 	vmov	s15, r3
 8006d96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006d9a:	ed97 6a02 	vldr	s12, [r7, #8]
 8006d9e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8006e58 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006da2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006da6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006daa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006dae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006db2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006db6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006dba:	e021      	b.n	8006e00 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006dbc:	693b      	ldr	r3, [r7, #16]
 8006dbe:	ee07 3a90 	vmov	s15, r3
 8006dc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006dc6:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8006e60 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006dca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006dce:	4b1e      	ldr	r3, [pc, #120]	@ (8006e48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006dd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dd2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006dd6:	ee07 3a90 	vmov	s15, r3
 8006dda:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006dde:	ed97 6a02 	vldr	s12, [r7, #8]
 8006de2:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8006e58 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006de6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006dea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006dee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006df2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006df6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006dfa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006dfe:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8006e00:	4b11      	ldr	r3, [pc, #68]	@ (8006e48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e04:	0a5b      	lsrs	r3, r3, #9
 8006e06:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006e0a:	3301      	adds	r3, #1
 8006e0c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8006e0e:	683b      	ldr	r3, [r7, #0]
 8006e10:	ee07 3a90 	vmov	s15, r3
 8006e14:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006e18:	edd7 6a07 	vldr	s13, [r7, #28]
 8006e1c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006e20:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006e24:	ee17 3a90 	vmov	r3, s15
 8006e28:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8006e2a:	e005      	b.n	8006e38 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8006e2c:	2300      	movs	r3, #0
 8006e2e:	61bb      	str	r3, [r7, #24]
      break;
 8006e30:	e002      	b.n	8006e38 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8006e32:	4b07      	ldr	r3, [pc, #28]	@ (8006e50 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006e34:	61bb      	str	r3, [r7, #24]
      break;
 8006e36:	bf00      	nop
  }

  return sysclockfreq;
 8006e38:	69bb      	ldr	r3, [r7, #24]
}
 8006e3a:	4618      	mov	r0, r3
 8006e3c:	3724      	adds	r7, #36	@ 0x24
 8006e3e:	46bd      	mov	sp, r7
 8006e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e44:	4770      	bx	lr
 8006e46:	bf00      	nop
 8006e48:	58024400 	.word	0x58024400
 8006e4c:	03d09000 	.word	0x03d09000
 8006e50:	003d0900 	.word	0x003d0900
 8006e54:	017d7840 	.word	0x017d7840
 8006e58:	46000000 	.word	0x46000000
 8006e5c:	4c742400 	.word	0x4c742400
 8006e60:	4a742400 	.word	0x4a742400
 8006e64:	4bbebc20 	.word	0x4bbebc20

08006e68 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006e68:	b580      	push	{r7, lr}
 8006e6a:	b082      	sub	sp, #8
 8006e6c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8006e6e:	f7ff fe81 	bl	8006b74 <HAL_RCC_GetSysClockFreq>
 8006e72:	4602      	mov	r2, r0
 8006e74:	4b10      	ldr	r3, [pc, #64]	@ (8006eb8 <HAL_RCC_GetHCLKFreq+0x50>)
 8006e76:	699b      	ldr	r3, [r3, #24]
 8006e78:	0a1b      	lsrs	r3, r3, #8
 8006e7a:	f003 030f 	and.w	r3, r3, #15
 8006e7e:	490f      	ldr	r1, [pc, #60]	@ (8006ebc <HAL_RCC_GetHCLKFreq+0x54>)
 8006e80:	5ccb      	ldrb	r3, [r1, r3]
 8006e82:	f003 031f 	and.w	r3, r3, #31
 8006e86:	fa22 f303 	lsr.w	r3, r2, r3
 8006e8a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006e8c:	4b0a      	ldr	r3, [pc, #40]	@ (8006eb8 <HAL_RCC_GetHCLKFreq+0x50>)
 8006e8e:	699b      	ldr	r3, [r3, #24]
 8006e90:	f003 030f 	and.w	r3, r3, #15
 8006e94:	4a09      	ldr	r2, [pc, #36]	@ (8006ebc <HAL_RCC_GetHCLKFreq+0x54>)
 8006e96:	5cd3      	ldrb	r3, [r2, r3]
 8006e98:	f003 031f 	and.w	r3, r3, #31
 8006e9c:	687a      	ldr	r2, [r7, #4]
 8006e9e:	fa22 f303 	lsr.w	r3, r2, r3
 8006ea2:	4a07      	ldr	r2, [pc, #28]	@ (8006ec0 <HAL_RCC_GetHCLKFreq+0x58>)
 8006ea4:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006ea6:	4a07      	ldr	r2, [pc, #28]	@ (8006ec4 <HAL_RCC_GetHCLKFreq+0x5c>)
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8006eac:	4b04      	ldr	r3, [pc, #16]	@ (8006ec0 <HAL_RCC_GetHCLKFreq+0x58>)
 8006eae:	681b      	ldr	r3, [r3, #0]
}
 8006eb0:	4618      	mov	r0, r3
 8006eb2:	3708      	adds	r7, #8
 8006eb4:	46bd      	mov	sp, r7
 8006eb6:	bd80      	pop	{r7, pc}
 8006eb8:	58024400 	.word	0x58024400
 8006ebc:	0800c08c 	.word	0x0800c08c
 8006ec0:	24000004 	.word	0x24000004
 8006ec4:	24000000 	.word	0x24000000

08006ec8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006ec8:	b580      	push	{r7, lr}
 8006eca:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8006ecc:	f7ff ffcc 	bl	8006e68 <HAL_RCC_GetHCLKFreq>
 8006ed0:	4602      	mov	r2, r0
 8006ed2:	4b06      	ldr	r3, [pc, #24]	@ (8006eec <HAL_RCC_GetPCLK1Freq+0x24>)
 8006ed4:	69db      	ldr	r3, [r3, #28]
 8006ed6:	091b      	lsrs	r3, r3, #4
 8006ed8:	f003 0307 	and.w	r3, r3, #7
 8006edc:	4904      	ldr	r1, [pc, #16]	@ (8006ef0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006ede:	5ccb      	ldrb	r3, [r1, r3]
 8006ee0:	f003 031f 	and.w	r3, r3, #31
 8006ee4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8006ee8:	4618      	mov	r0, r3
 8006eea:	bd80      	pop	{r7, pc}
 8006eec:	58024400 	.word	0x58024400
 8006ef0:	0800c08c 	.word	0x0800c08c

08006ef4 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006ef4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006ef8:	b0ca      	sub	sp, #296	@ 0x128
 8006efa:	af00      	add	r7, sp, #0
 8006efc:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006f00:	2300      	movs	r3, #0
 8006f02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006f06:	2300      	movs	r3, #0
 8006f08:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006f0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f14:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8006f18:	2500      	movs	r5, #0
 8006f1a:	ea54 0305 	orrs.w	r3, r4, r5
 8006f1e:	d049      	beq.n	8006fb4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8006f20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f24:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006f26:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006f2a:	d02f      	beq.n	8006f8c <HAL_RCCEx_PeriphCLKConfig+0x98>
 8006f2c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006f30:	d828      	bhi.n	8006f84 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8006f32:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006f36:	d01a      	beq.n	8006f6e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006f38:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006f3c:	d822      	bhi.n	8006f84 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d003      	beq.n	8006f4a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8006f42:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006f46:	d007      	beq.n	8006f58 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006f48:	e01c      	b.n	8006f84 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006f4a:	4bb8      	ldr	r3, [pc, #736]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006f4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f4e:	4ab7      	ldr	r2, [pc, #732]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006f50:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006f54:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006f56:	e01a      	b.n	8006f8e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006f58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f5c:	3308      	adds	r3, #8
 8006f5e:	2102      	movs	r1, #2
 8006f60:	4618      	mov	r0, r3
 8006f62:	f002 fb61 	bl	8009628 <RCCEx_PLL2_Config>
 8006f66:	4603      	mov	r3, r0
 8006f68:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006f6c:	e00f      	b.n	8006f8e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006f6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f72:	3328      	adds	r3, #40	@ 0x28
 8006f74:	2102      	movs	r1, #2
 8006f76:	4618      	mov	r0, r3
 8006f78:	f002 fc08 	bl	800978c <RCCEx_PLL3_Config>
 8006f7c:	4603      	mov	r3, r0
 8006f7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006f82:	e004      	b.n	8006f8e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006f84:	2301      	movs	r3, #1
 8006f86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006f8a:	e000      	b.n	8006f8e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8006f8c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006f8e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d10a      	bne.n	8006fac <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8006f96:	4ba5      	ldr	r3, [pc, #660]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006f98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f9a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006f9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fa2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006fa4:	4aa1      	ldr	r2, [pc, #644]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006fa6:	430b      	orrs	r3, r1
 8006fa8:	6513      	str	r3, [r2, #80]	@ 0x50
 8006faa:	e003      	b.n	8006fb4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006fac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006fb0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006fb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fbc:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8006fc0:	f04f 0900 	mov.w	r9, #0
 8006fc4:	ea58 0309 	orrs.w	r3, r8, r9
 8006fc8:	d047      	beq.n	800705a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8006fca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006fd0:	2b04      	cmp	r3, #4
 8006fd2:	d82a      	bhi.n	800702a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8006fd4:	a201      	add	r2, pc, #4	@ (adr r2, 8006fdc <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8006fd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fda:	bf00      	nop
 8006fdc:	08006ff1 	.word	0x08006ff1
 8006fe0:	08006fff 	.word	0x08006fff
 8006fe4:	08007015 	.word	0x08007015
 8006fe8:	08007033 	.word	0x08007033
 8006fec:	08007033 	.word	0x08007033
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006ff0:	4b8e      	ldr	r3, [pc, #568]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006ff2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ff4:	4a8d      	ldr	r2, [pc, #564]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006ff6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006ffa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006ffc:	e01a      	b.n	8007034 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006ffe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007002:	3308      	adds	r3, #8
 8007004:	2100      	movs	r1, #0
 8007006:	4618      	mov	r0, r3
 8007008:	f002 fb0e 	bl	8009628 <RCCEx_PLL2_Config>
 800700c:	4603      	mov	r3, r0
 800700e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007012:	e00f      	b.n	8007034 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007014:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007018:	3328      	adds	r3, #40	@ 0x28
 800701a:	2100      	movs	r1, #0
 800701c:	4618      	mov	r0, r3
 800701e:	f002 fbb5 	bl	800978c <RCCEx_PLL3_Config>
 8007022:	4603      	mov	r3, r0
 8007024:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007028:	e004      	b.n	8007034 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800702a:	2301      	movs	r3, #1
 800702c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007030:	e000      	b.n	8007034 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8007032:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007034:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007038:	2b00      	cmp	r3, #0
 800703a:	d10a      	bne.n	8007052 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800703c:	4b7b      	ldr	r3, [pc, #492]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800703e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007040:	f023 0107 	bic.w	r1, r3, #7
 8007044:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007048:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800704a:	4a78      	ldr	r2, [pc, #480]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800704c:	430b      	orrs	r3, r1
 800704e:	6513      	str	r3, [r2, #80]	@ 0x50
 8007050:	e003      	b.n	800705a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007052:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007056:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800705a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800705e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007062:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8007066:	f04f 0b00 	mov.w	fp, #0
 800706a:	ea5a 030b 	orrs.w	r3, sl, fp
 800706e:	d04c      	beq.n	800710a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8007070:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007074:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007076:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800707a:	d030      	beq.n	80070de <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800707c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007080:	d829      	bhi.n	80070d6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8007082:	2bc0      	cmp	r3, #192	@ 0xc0
 8007084:	d02d      	beq.n	80070e2 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8007086:	2bc0      	cmp	r3, #192	@ 0xc0
 8007088:	d825      	bhi.n	80070d6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800708a:	2b80      	cmp	r3, #128	@ 0x80
 800708c:	d018      	beq.n	80070c0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800708e:	2b80      	cmp	r3, #128	@ 0x80
 8007090:	d821      	bhi.n	80070d6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8007092:	2b00      	cmp	r3, #0
 8007094:	d002      	beq.n	800709c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8007096:	2b40      	cmp	r3, #64	@ 0x40
 8007098:	d007      	beq.n	80070aa <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800709a:	e01c      	b.n	80070d6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800709c:	4b63      	ldr	r3, [pc, #396]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800709e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070a0:	4a62      	ldr	r2, [pc, #392]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80070a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80070a6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80070a8:	e01c      	b.n	80070e4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80070aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070ae:	3308      	adds	r3, #8
 80070b0:	2100      	movs	r1, #0
 80070b2:	4618      	mov	r0, r3
 80070b4:	f002 fab8 	bl	8009628 <RCCEx_PLL2_Config>
 80070b8:	4603      	mov	r3, r0
 80070ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80070be:	e011      	b.n	80070e4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80070c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070c4:	3328      	adds	r3, #40	@ 0x28
 80070c6:	2100      	movs	r1, #0
 80070c8:	4618      	mov	r0, r3
 80070ca:	f002 fb5f 	bl	800978c <RCCEx_PLL3_Config>
 80070ce:	4603      	mov	r3, r0
 80070d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80070d4:	e006      	b.n	80070e4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80070d6:	2301      	movs	r3, #1
 80070d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80070dc:	e002      	b.n	80070e4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80070de:	bf00      	nop
 80070e0:	e000      	b.n	80070e4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80070e2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80070e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d10a      	bne.n	8007102 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80070ec:	4b4f      	ldr	r3, [pc, #316]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80070ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80070f0:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80070f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80070fa:	4a4c      	ldr	r2, [pc, #304]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80070fc:	430b      	orrs	r3, r1
 80070fe:	6513      	str	r3, [r2, #80]	@ 0x50
 8007100:	e003      	b.n	800710a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007102:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007106:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800710a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800710e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007112:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8007116:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800711a:	2300      	movs	r3, #0
 800711c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8007120:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8007124:	460b      	mov	r3, r1
 8007126:	4313      	orrs	r3, r2
 8007128:	d053      	beq.n	80071d2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800712a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800712e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8007132:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007136:	d035      	beq.n	80071a4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8007138:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800713c:	d82e      	bhi.n	800719c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800713e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007142:	d031      	beq.n	80071a8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8007144:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007148:	d828      	bhi.n	800719c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800714a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800714e:	d01a      	beq.n	8007186 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8007150:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007154:	d822      	bhi.n	800719c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8007156:	2b00      	cmp	r3, #0
 8007158:	d003      	beq.n	8007162 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800715a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800715e:	d007      	beq.n	8007170 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8007160:	e01c      	b.n	800719c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007162:	4b32      	ldr	r3, [pc, #200]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007164:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007166:	4a31      	ldr	r2, [pc, #196]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007168:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800716c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800716e:	e01c      	b.n	80071aa <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007170:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007174:	3308      	adds	r3, #8
 8007176:	2100      	movs	r1, #0
 8007178:	4618      	mov	r0, r3
 800717a:	f002 fa55 	bl	8009628 <RCCEx_PLL2_Config>
 800717e:	4603      	mov	r3, r0
 8007180:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8007184:	e011      	b.n	80071aa <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007186:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800718a:	3328      	adds	r3, #40	@ 0x28
 800718c:	2100      	movs	r1, #0
 800718e:	4618      	mov	r0, r3
 8007190:	f002 fafc 	bl	800978c <RCCEx_PLL3_Config>
 8007194:	4603      	mov	r3, r0
 8007196:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800719a:	e006      	b.n	80071aa <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800719c:	2301      	movs	r3, #1
 800719e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80071a2:	e002      	b.n	80071aa <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80071a4:	bf00      	nop
 80071a6:	e000      	b.n	80071aa <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80071a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80071aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d10b      	bne.n	80071ca <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80071b2:	4b1e      	ldr	r3, [pc, #120]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80071b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80071b6:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80071ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071be:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80071c2:	4a1a      	ldr	r2, [pc, #104]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80071c4:	430b      	orrs	r3, r1
 80071c6:	6593      	str	r3, [r2, #88]	@ 0x58
 80071c8:	e003      	b.n	80071d2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80071ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80071ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80071d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071da:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80071de:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80071e2:	2300      	movs	r3, #0
 80071e4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80071e8:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80071ec:	460b      	mov	r3, r1
 80071ee:	4313      	orrs	r3, r2
 80071f0:	d056      	beq.n	80072a0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80071f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071f6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80071fa:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80071fe:	d038      	beq.n	8007272 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8007200:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007204:	d831      	bhi.n	800726a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8007206:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800720a:	d034      	beq.n	8007276 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800720c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007210:	d82b      	bhi.n	800726a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8007212:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007216:	d01d      	beq.n	8007254 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8007218:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800721c:	d825      	bhi.n	800726a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800721e:	2b00      	cmp	r3, #0
 8007220:	d006      	beq.n	8007230 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8007222:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007226:	d00a      	beq.n	800723e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8007228:	e01f      	b.n	800726a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800722a:	bf00      	nop
 800722c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007230:	4ba2      	ldr	r3, [pc, #648]	@ (80074bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007232:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007234:	4aa1      	ldr	r2, [pc, #644]	@ (80074bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007236:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800723a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800723c:	e01c      	b.n	8007278 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800723e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007242:	3308      	adds	r3, #8
 8007244:	2100      	movs	r1, #0
 8007246:	4618      	mov	r0, r3
 8007248:	f002 f9ee 	bl	8009628 <RCCEx_PLL2_Config>
 800724c:	4603      	mov	r3, r0
 800724e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8007252:	e011      	b.n	8007278 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007254:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007258:	3328      	adds	r3, #40	@ 0x28
 800725a:	2100      	movs	r1, #0
 800725c:	4618      	mov	r0, r3
 800725e:	f002 fa95 	bl	800978c <RCCEx_PLL3_Config>
 8007262:	4603      	mov	r3, r0
 8007264:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007268:	e006      	b.n	8007278 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800726a:	2301      	movs	r3, #1
 800726c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007270:	e002      	b.n	8007278 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8007272:	bf00      	nop
 8007274:	e000      	b.n	8007278 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8007276:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007278:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800727c:	2b00      	cmp	r3, #0
 800727e:	d10b      	bne.n	8007298 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8007280:	4b8e      	ldr	r3, [pc, #568]	@ (80074bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007282:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007284:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8007288:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800728c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8007290:	4a8a      	ldr	r2, [pc, #552]	@ (80074bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007292:	430b      	orrs	r3, r1
 8007294:	6593      	str	r3, [r2, #88]	@ 0x58
 8007296:	e003      	b.n	80072a0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007298:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800729c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80072a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072a8:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80072ac:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80072b0:	2300      	movs	r3, #0
 80072b2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80072b6:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80072ba:	460b      	mov	r3, r1
 80072bc:	4313      	orrs	r3, r2
 80072be:	d03a      	beq.n	8007336 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80072c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80072c6:	2b30      	cmp	r3, #48	@ 0x30
 80072c8:	d01f      	beq.n	800730a <HAL_RCCEx_PeriphCLKConfig+0x416>
 80072ca:	2b30      	cmp	r3, #48	@ 0x30
 80072cc:	d819      	bhi.n	8007302 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80072ce:	2b20      	cmp	r3, #32
 80072d0:	d00c      	beq.n	80072ec <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80072d2:	2b20      	cmp	r3, #32
 80072d4:	d815      	bhi.n	8007302 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d019      	beq.n	800730e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 80072da:	2b10      	cmp	r3, #16
 80072dc:	d111      	bne.n	8007302 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80072de:	4b77      	ldr	r3, [pc, #476]	@ (80074bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80072e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072e2:	4a76      	ldr	r2, [pc, #472]	@ (80074bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80072e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80072e8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80072ea:	e011      	b.n	8007310 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80072ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072f0:	3308      	adds	r3, #8
 80072f2:	2102      	movs	r1, #2
 80072f4:	4618      	mov	r0, r3
 80072f6:	f002 f997 	bl	8009628 <RCCEx_PLL2_Config>
 80072fa:	4603      	mov	r3, r0
 80072fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8007300:	e006      	b.n	8007310 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8007302:	2301      	movs	r3, #1
 8007304:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007308:	e002      	b.n	8007310 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800730a:	bf00      	nop
 800730c:	e000      	b.n	8007310 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800730e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007310:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007314:	2b00      	cmp	r3, #0
 8007316:	d10a      	bne.n	800732e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8007318:	4b68      	ldr	r3, [pc, #416]	@ (80074bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800731a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800731c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8007320:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007324:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007326:	4a65      	ldr	r2, [pc, #404]	@ (80074bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007328:	430b      	orrs	r3, r1
 800732a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800732c:	e003      	b.n	8007336 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800732e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007332:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8007336:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800733a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800733e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8007342:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8007346:	2300      	movs	r3, #0
 8007348:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800734c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8007350:	460b      	mov	r3, r1
 8007352:	4313      	orrs	r3, r2
 8007354:	d051      	beq.n	80073fa <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8007356:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800735a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800735c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007360:	d035      	beq.n	80073ce <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8007362:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007366:	d82e      	bhi.n	80073c6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8007368:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800736c:	d031      	beq.n	80073d2 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800736e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007372:	d828      	bhi.n	80073c6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8007374:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007378:	d01a      	beq.n	80073b0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800737a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800737e:	d822      	bhi.n	80073c6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8007380:	2b00      	cmp	r3, #0
 8007382:	d003      	beq.n	800738c <HAL_RCCEx_PeriphCLKConfig+0x498>
 8007384:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007388:	d007      	beq.n	800739a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800738a:	e01c      	b.n	80073c6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800738c:	4b4b      	ldr	r3, [pc, #300]	@ (80074bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800738e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007390:	4a4a      	ldr	r2, [pc, #296]	@ (80074bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007392:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007396:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007398:	e01c      	b.n	80073d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800739a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800739e:	3308      	adds	r3, #8
 80073a0:	2100      	movs	r1, #0
 80073a2:	4618      	mov	r0, r3
 80073a4:	f002 f940 	bl	8009628 <RCCEx_PLL2_Config>
 80073a8:	4603      	mov	r3, r0
 80073aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80073ae:	e011      	b.n	80073d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80073b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073b4:	3328      	adds	r3, #40	@ 0x28
 80073b6:	2100      	movs	r1, #0
 80073b8:	4618      	mov	r0, r3
 80073ba:	f002 f9e7 	bl	800978c <RCCEx_PLL3_Config>
 80073be:	4603      	mov	r3, r0
 80073c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80073c4:	e006      	b.n	80073d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80073c6:	2301      	movs	r3, #1
 80073c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80073cc:	e002      	b.n	80073d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80073ce:	bf00      	nop
 80073d0:	e000      	b.n	80073d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80073d2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80073d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d10a      	bne.n	80073f2 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80073dc:	4b37      	ldr	r3, [pc, #220]	@ (80074bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80073de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80073e0:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80073e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073ea:	4a34      	ldr	r2, [pc, #208]	@ (80074bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80073ec:	430b      	orrs	r3, r1
 80073ee:	6513      	str	r3, [r2, #80]	@ 0x50
 80073f0:	e003      	b.n	80073fa <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80073f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80073fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007402:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8007406:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800740a:	2300      	movs	r3, #0
 800740c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8007410:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8007414:	460b      	mov	r3, r1
 8007416:	4313      	orrs	r3, r2
 8007418:	d056      	beq.n	80074c8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800741a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800741e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007420:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007424:	d033      	beq.n	800748e <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8007426:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800742a:	d82c      	bhi.n	8007486 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800742c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007430:	d02f      	beq.n	8007492 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8007432:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007436:	d826      	bhi.n	8007486 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007438:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800743c:	d02b      	beq.n	8007496 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800743e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007442:	d820      	bhi.n	8007486 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007444:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007448:	d012      	beq.n	8007470 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800744a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800744e:	d81a      	bhi.n	8007486 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007450:	2b00      	cmp	r3, #0
 8007452:	d022      	beq.n	800749a <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8007454:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007458:	d115      	bne.n	8007486 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800745a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800745e:	3308      	adds	r3, #8
 8007460:	2101      	movs	r1, #1
 8007462:	4618      	mov	r0, r3
 8007464:	f002 f8e0 	bl	8009628 <RCCEx_PLL2_Config>
 8007468:	4603      	mov	r3, r0
 800746a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800746e:	e015      	b.n	800749c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007470:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007474:	3328      	adds	r3, #40	@ 0x28
 8007476:	2101      	movs	r1, #1
 8007478:	4618      	mov	r0, r3
 800747a:	f002 f987 	bl	800978c <RCCEx_PLL3_Config>
 800747e:	4603      	mov	r3, r0
 8007480:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8007484:	e00a      	b.n	800749c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007486:	2301      	movs	r3, #1
 8007488:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800748c:	e006      	b.n	800749c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800748e:	bf00      	nop
 8007490:	e004      	b.n	800749c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8007492:	bf00      	nop
 8007494:	e002      	b.n	800749c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8007496:	bf00      	nop
 8007498:	e000      	b.n	800749c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800749a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800749c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d10d      	bne.n	80074c0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80074a4:	4b05      	ldr	r3, [pc, #20]	@ (80074bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80074a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80074a8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80074ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074b0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80074b2:	4a02      	ldr	r2, [pc, #8]	@ (80074bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80074b4:	430b      	orrs	r3, r1
 80074b6:	6513      	str	r3, [r2, #80]	@ 0x50
 80074b8:	e006      	b.n	80074c8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80074ba:	bf00      	nop
 80074bc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80074c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80074c4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80074c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074d0:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80074d4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80074d8:	2300      	movs	r3, #0
 80074da:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80074de:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80074e2:	460b      	mov	r3, r1
 80074e4:	4313      	orrs	r3, r2
 80074e6:	d055      	beq.n	8007594 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80074e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074ec:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80074f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80074f4:	d033      	beq.n	800755e <HAL_RCCEx_PeriphCLKConfig+0x66a>
 80074f6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80074fa:	d82c      	bhi.n	8007556 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80074fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007500:	d02f      	beq.n	8007562 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8007502:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007506:	d826      	bhi.n	8007556 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8007508:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800750c:	d02b      	beq.n	8007566 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800750e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007512:	d820      	bhi.n	8007556 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8007514:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007518:	d012      	beq.n	8007540 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800751a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800751e:	d81a      	bhi.n	8007556 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8007520:	2b00      	cmp	r3, #0
 8007522:	d022      	beq.n	800756a <HAL_RCCEx_PeriphCLKConfig+0x676>
 8007524:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007528:	d115      	bne.n	8007556 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800752a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800752e:	3308      	adds	r3, #8
 8007530:	2101      	movs	r1, #1
 8007532:	4618      	mov	r0, r3
 8007534:	f002 f878 	bl	8009628 <RCCEx_PLL2_Config>
 8007538:	4603      	mov	r3, r0
 800753a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800753e:	e015      	b.n	800756c <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007540:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007544:	3328      	adds	r3, #40	@ 0x28
 8007546:	2101      	movs	r1, #1
 8007548:	4618      	mov	r0, r3
 800754a:	f002 f91f 	bl	800978c <RCCEx_PLL3_Config>
 800754e:	4603      	mov	r3, r0
 8007550:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8007554:	e00a      	b.n	800756c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8007556:	2301      	movs	r3, #1
 8007558:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800755c:	e006      	b.n	800756c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800755e:	bf00      	nop
 8007560:	e004      	b.n	800756c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8007562:	bf00      	nop
 8007564:	e002      	b.n	800756c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8007566:	bf00      	nop
 8007568:	e000      	b.n	800756c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800756a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800756c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007570:	2b00      	cmp	r3, #0
 8007572:	d10b      	bne.n	800758c <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8007574:	4ba3      	ldr	r3, [pc, #652]	@ (8007804 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007576:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007578:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800757c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007580:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007584:	4a9f      	ldr	r2, [pc, #636]	@ (8007804 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007586:	430b      	orrs	r3, r1
 8007588:	6593      	str	r3, [r2, #88]	@ 0x58
 800758a:	e003      	b.n	8007594 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800758c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007590:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007594:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007598:	e9d3 2300 	ldrd	r2, r3, [r3]
 800759c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80075a0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80075a4:	2300      	movs	r3, #0
 80075a6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80075aa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80075ae:	460b      	mov	r3, r1
 80075b0:	4313      	orrs	r3, r2
 80075b2:	d037      	beq.n	8007624 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80075b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80075ba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80075be:	d00e      	beq.n	80075de <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80075c0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80075c4:	d816      	bhi.n	80075f4 <HAL_RCCEx_PeriphCLKConfig+0x700>
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d018      	beq.n	80075fc <HAL_RCCEx_PeriphCLKConfig+0x708>
 80075ca:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80075ce:	d111      	bne.n	80075f4 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80075d0:	4b8c      	ldr	r3, [pc, #560]	@ (8007804 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80075d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075d4:	4a8b      	ldr	r2, [pc, #556]	@ (8007804 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80075d6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80075da:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80075dc:	e00f      	b.n	80075fe <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80075de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075e2:	3308      	adds	r3, #8
 80075e4:	2101      	movs	r1, #1
 80075e6:	4618      	mov	r0, r3
 80075e8:	f002 f81e 	bl	8009628 <RCCEx_PLL2_Config>
 80075ec:	4603      	mov	r3, r0
 80075ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80075f2:	e004      	b.n	80075fe <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80075f4:	2301      	movs	r3, #1
 80075f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80075fa:	e000      	b.n	80075fe <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 80075fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80075fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007602:	2b00      	cmp	r3, #0
 8007604:	d10a      	bne.n	800761c <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007606:	4b7f      	ldr	r3, [pc, #508]	@ (8007804 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007608:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800760a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800760e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007612:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007614:	4a7b      	ldr	r2, [pc, #492]	@ (8007804 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007616:	430b      	orrs	r3, r1
 8007618:	6513      	str	r3, [r2, #80]	@ 0x50
 800761a:	e003      	b.n	8007624 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800761c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007620:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8007624:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800762c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8007630:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007634:	2300      	movs	r3, #0
 8007636:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800763a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800763e:	460b      	mov	r3, r1
 8007640:	4313      	orrs	r3, r2
 8007642:	d039      	beq.n	80076b8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8007644:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007648:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800764a:	2b03      	cmp	r3, #3
 800764c:	d81c      	bhi.n	8007688 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800764e:	a201      	add	r2, pc, #4	@ (adr r2, 8007654 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8007650:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007654:	08007691 	.word	0x08007691
 8007658:	08007665 	.word	0x08007665
 800765c:	08007673 	.word	0x08007673
 8007660:	08007691 	.word	0x08007691
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007664:	4b67      	ldr	r3, [pc, #412]	@ (8007804 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007666:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007668:	4a66      	ldr	r2, [pc, #408]	@ (8007804 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800766a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800766e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8007670:	e00f      	b.n	8007692 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007672:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007676:	3308      	adds	r3, #8
 8007678:	2102      	movs	r1, #2
 800767a:	4618      	mov	r0, r3
 800767c:	f001 ffd4 	bl	8009628 <RCCEx_PLL2_Config>
 8007680:	4603      	mov	r3, r0
 8007682:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8007686:	e004      	b.n	8007692 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8007688:	2301      	movs	r3, #1
 800768a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800768e:	e000      	b.n	8007692 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8007690:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007692:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007696:	2b00      	cmp	r3, #0
 8007698:	d10a      	bne.n	80076b0 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800769a:	4b5a      	ldr	r3, [pc, #360]	@ (8007804 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800769c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800769e:	f023 0103 	bic.w	r1, r3, #3
 80076a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80076a8:	4a56      	ldr	r2, [pc, #344]	@ (8007804 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80076aa:	430b      	orrs	r3, r1
 80076ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80076ae:	e003      	b.n	80076b8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80076b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80076b4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80076b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076c0:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80076c4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80076c8:	2300      	movs	r3, #0
 80076ca:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80076ce:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80076d2:	460b      	mov	r3, r1
 80076d4:	4313      	orrs	r3, r2
 80076d6:	f000 809f 	beq.w	8007818 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80076da:	4b4b      	ldr	r3, [pc, #300]	@ (8007808 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	4a4a      	ldr	r2, [pc, #296]	@ (8007808 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80076e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80076e4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80076e6:	f7f9 fe99 	bl	800141c <HAL_GetTick>
 80076ea:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80076ee:	e00b      	b.n	8007708 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80076f0:	f7f9 fe94 	bl	800141c <HAL_GetTick>
 80076f4:	4602      	mov	r2, r0
 80076f6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80076fa:	1ad3      	subs	r3, r2, r3
 80076fc:	2b64      	cmp	r3, #100	@ 0x64
 80076fe:	d903      	bls.n	8007708 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8007700:	2303      	movs	r3, #3
 8007702:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007706:	e005      	b.n	8007714 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007708:	4b3f      	ldr	r3, [pc, #252]	@ (8007808 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007710:	2b00      	cmp	r3, #0
 8007712:	d0ed      	beq.n	80076f0 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8007714:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007718:	2b00      	cmp	r3, #0
 800771a:	d179      	bne.n	8007810 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800771c:	4b39      	ldr	r3, [pc, #228]	@ (8007804 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800771e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007720:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007724:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007728:	4053      	eors	r3, r2
 800772a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800772e:	2b00      	cmp	r3, #0
 8007730:	d015      	beq.n	800775e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007732:	4b34      	ldr	r3, [pc, #208]	@ (8007804 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007734:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007736:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800773a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800773e:	4b31      	ldr	r3, [pc, #196]	@ (8007804 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007740:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007742:	4a30      	ldr	r2, [pc, #192]	@ (8007804 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007744:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007748:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800774a:	4b2e      	ldr	r3, [pc, #184]	@ (8007804 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800774c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800774e:	4a2d      	ldr	r2, [pc, #180]	@ (8007804 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007750:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007754:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8007756:	4a2b      	ldr	r2, [pc, #172]	@ (8007804 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007758:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800775c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800775e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007762:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007766:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800776a:	d118      	bne.n	800779e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800776c:	f7f9 fe56 	bl	800141c <HAL_GetTick>
 8007770:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007774:	e00d      	b.n	8007792 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007776:	f7f9 fe51 	bl	800141c <HAL_GetTick>
 800777a:	4602      	mov	r2, r0
 800777c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8007780:	1ad2      	subs	r2, r2, r3
 8007782:	f241 3388 	movw	r3, #5000	@ 0x1388
 8007786:	429a      	cmp	r2, r3
 8007788:	d903      	bls.n	8007792 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800778a:	2303      	movs	r3, #3
 800778c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8007790:	e005      	b.n	800779e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007792:	4b1c      	ldr	r3, [pc, #112]	@ (8007804 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007794:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007796:	f003 0302 	and.w	r3, r3, #2
 800779a:	2b00      	cmp	r3, #0
 800779c:	d0eb      	beq.n	8007776 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800779e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d129      	bne.n	80077fa <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80077a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077aa:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80077ae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80077b2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80077b6:	d10e      	bne.n	80077d6 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80077b8:	4b12      	ldr	r3, [pc, #72]	@ (8007804 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80077ba:	691b      	ldr	r3, [r3, #16]
 80077bc:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80077c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077c4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80077c8:	091a      	lsrs	r2, r3, #4
 80077ca:	4b10      	ldr	r3, [pc, #64]	@ (800780c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80077cc:	4013      	ands	r3, r2
 80077ce:	4a0d      	ldr	r2, [pc, #52]	@ (8007804 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80077d0:	430b      	orrs	r3, r1
 80077d2:	6113      	str	r3, [r2, #16]
 80077d4:	e005      	b.n	80077e2 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80077d6:	4b0b      	ldr	r3, [pc, #44]	@ (8007804 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80077d8:	691b      	ldr	r3, [r3, #16]
 80077da:	4a0a      	ldr	r2, [pc, #40]	@ (8007804 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80077dc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80077e0:	6113      	str	r3, [r2, #16]
 80077e2:	4b08      	ldr	r3, [pc, #32]	@ (8007804 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80077e4:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80077e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077ea:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80077ee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80077f2:	4a04      	ldr	r2, [pc, #16]	@ (8007804 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80077f4:	430b      	orrs	r3, r1
 80077f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80077f8:	e00e      	b.n	8007818 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80077fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80077fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8007802:	e009      	b.n	8007818 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8007804:	58024400 	.word	0x58024400
 8007808:	58024800 	.word	0x58024800
 800780c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007810:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007814:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8007818:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800781c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007820:	f002 0301 	and.w	r3, r2, #1
 8007824:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007828:	2300      	movs	r3, #0
 800782a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800782e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007832:	460b      	mov	r3, r1
 8007834:	4313      	orrs	r3, r2
 8007836:	f000 8089 	beq.w	800794c <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800783a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800783e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007840:	2b28      	cmp	r3, #40	@ 0x28
 8007842:	d86b      	bhi.n	800791c <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8007844:	a201      	add	r2, pc, #4	@ (adr r2, 800784c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8007846:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800784a:	bf00      	nop
 800784c:	08007925 	.word	0x08007925
 8007850:	0800791d 	.word	0x0800791d
 8007854:	0800791d 	.word	0x0800791d
 8007858:	0800791d 	.word	0x0800791d
 800785c:	0800791d 	.word	0x0800791d
 8007860:	0800791d 	.word	0x0800791d
 8007864:	0800791d 	.word	0x0800791d
 8007868:	0800791d 	.word	0x0800791d
 800786c:	080078f1 	.word	0x080078f1
 8007870:	0800791d 	.word	0x0800791d
 8007874:	0800791d 	.word	0x0800791d
 8007878:	0800791d 	.word	0x0800791d
 800787c:	0800791d 	.word	0x0800791d
 8007880:	0800791d 	.word	0x0800791d
 8007884:	0800791d 	.word	0x0800791d
 8007888:	0800791d 	.word	0x0800791d
 800788c:	08007907 	.word	0x08007907
 8007890:	0800791d 	.word	0x0800791d
 8007894:	0800791d 	.word	0x0800791d
 8007898:	0800791d 	.word	0x0800791d
 800789c:	0800791d 	.word	0x0800791d
 80078a0:	0800791d 	.word	0x0800791d
 80078a4:	0800791d 	.word	0x0800791d
 80078a8:	0800791d 	.word	0x0800791d
 80078ac:	08007925 	.word	0x08007925
 80078b0:	0800791d 	.word	0x0800791d
 80078b4:	0800791d 	.word	0x0800791d
 80078b8:	0800791d 	.word	0x0800791d
 80078bc:	0800791d 	.word	0x0800791d
 80078c0:	0800791d 	.word	0x0800791d
 80078c4:	0800791d 	.word	0x0800791d
 80078c8:	0800791d 	.word	0x0800791d
 80078cc:	08007925 	.word	0x08007925
 80078d0:	0800791d 	.word	0x0800791d
 80078d4:	0800791d 	.word	0x0800791d
 80078d8:	0800791d 	.word	0x0800791d
 80078dc:	0800791d 	.word	0x0800791d
 80078e0:	0800791d 	.word	0x0800791d
 80078e4:	0800791d 	.word	0x0800791d
 80078e8:	0800791d 	.word	0x0800791d
 80078ec:	08007925 	.word	0x08007925
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80078f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078f4:	3308      	adds	r3, #8
 80078f6:	2101      	movs	r1, #1
 80078f8:	4618      	mov	r0, r3
 80078fa:	f001 fe95 	bl	8009628 <RCCEx_PLL2_Config>
 80078fe:	4603      	mov	r3, r0
 8007900:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8007904:	e00f      	b.n	8007926 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007906:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800790a:	3328      	adds	r3, #40	@ 0x28
 800790c:	2101      	movs	r1, #1
 800790e:	4618      	mov	r0, r3
 8007910:	f001 ff3c 	bl	800978c <RCCEx_PLL3_Config>
 8007914:	4603      	mov	r3, r0
 8007916:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800791a:	e004      	b.n	8007926 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800791c:	2301      	movs	r3, #1
 800791e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007922:	e000      	b.n	8007926 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8007924:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007926:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800792a:	2b00      	cmp	r3, #0
 800792c:	d10a      	bne.n	8007944 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800792e:	4bbf      	ldr	r3, [pc, #764]	@ (8007c2c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007930:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007932:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8007936:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800793a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800793c:	4abb      	ldr	r2, [pc, #748]	@ (8007c2c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800793e:	430b      	orrs	r3, r1
 8007940:	6553      	str	r3, [r2, #84]	@ 0x54
 8007942:	e003      	b.n	800794c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007944:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007948:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800794c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007950:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007954:	f002 0302 	and.w	r3, r2, #2
 8007958:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800795c:	2300      	movs	r3, #0
 800795e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8007962:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8007966:	460b      	mov	r3, r1
 8007968:	4313      	orrs	r3, r2
 800796a:	d041      	beq.n	80079f0 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800796c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007970:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007972:	2b05      	cmp	r3, #5
 8007974:	d824      	bhi.n	80079c0 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8007976:	a201      	add	r2, pc, #4	@ (adr r2, 800797c <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8007978:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800797c:	080079c9 	.word	0x080079c9
 8007980:	08007995 	.word	0x08007995
 8007984:	080079ab 	.word	0x080079ab
 8007988:	080079c9 	.word	0x080079c9
 800798c:	080079c9 	.word	0x080079c9
 8007990:	080079c9 	.word	0x080079c9
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007994:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007998:	3308      	adds	r3, #8
 800799a:	2101      	movs	r1, #1
 800799c:	4618      	mov	r0, r3
 800799e:	f001 fe43 	bl	8009628 <RCCEx_PLL2_Config>
 80079a2:	4603      	mov	r3, r0
 80079a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80079a8:	e00f      	b.n	80079ca <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80079aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079ae:	3328      	adds	r3, #40	@ 0x28
 80079b0:	2101      	movs	r1, #1
 80079b2:	4618      	mov	r0, r3
 80079b4:	f001 feea 	bl	800978c <RCCEx_PLL3_Config>
 80079b8:	4603      	mov	r3, r0
 80079ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80079be:	e004      	b.n	80079ca <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80079c0:	2301      	movs	r3, #1
 80079c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80079c6:	e000      	b.n	80079ca <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 80079c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80079ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d10a      	bne.n	80079e8 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80079d2:	4b96      	ldr	r3, [pc, #600]	@ (8007c2c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80079d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80079d6:	f023 0107 	bic.w	r1, r3, #7
 80079da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079de:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80079e0:	4a92      	ldr	r2, [pc, #584]	@ (8007c2c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80079e2:	430b      	orrs	r3, r1
 80079e4:	6553      	str	r3, [r2, #84]	@ 0x54
 80079e6:	e003      	b.n	80079f0 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80079e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80079ec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80079f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079f8:	f002 0304 	and.w	r3, r2, #4
 80079fc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007a00:	2300      	movs	r3, #0
 8007a02:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007a06:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8007a0a:	460b      	mov	r3, r1
 8007a0c:	4313      	orrs	r3, r2
 8007a0e:	d044      	beq.n	8007a9a <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8007a10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a14:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007a18:	2b05      	cmp	r3, #5
 8007a1a:	d825      	bhi.n	8007a68 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8007a1c:	a201      	add	r2, pc, #4	@ (adr r2, 8007a24 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8007a1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a22:	bf00      	nop
 8007a24:	08007a71 	.word	0x08007a71
 8007a28:	08007a3d 	.word	0x08007a3d
 8007a2c:	08007a53 	.word	0x08007a53
 8007a30:	08007a71 	.word	0x08007a71
 8007a34:	08007a71 	.word	0x08007a71
 8007a38:	08007a71 	.word	0x08007a71
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007a3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a40:	3308      	adds	r3, #8
 8007a42:	2101      	movs	r1, #1
 8007a44:	4618      	mov	r0, r3
 8007a46:	f001 fdef 	bl	8009628 <RCCEx_PLL2_Config>
 8007a4a:	4603      	mov	r3, r0
 8007a4c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007a50:	e00f      	b.n	8007a72 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007a52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a56:	3328      	adds	r3, #40	@ 0x28
 8007a58:	2101      	movs	r1, #1
 8007a5a:	4618      	mov	r0, r3
 8007a5c:	f001 fe96 	bl	800978c <RCCEx_PLL3_Config>
 8007a60:	4603      	mov	r3, r0
 8007a62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007a66:	e004      	b.n	8007a72 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007a68:	2301      	movs	r3, #1
 8007a6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007a6e:	e000      	b.n	8007a72 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8007a70:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007a72:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d10b      	bne.n	8007a92 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007a7a:	4b6c      	ldr	r3, [pc, #432]	@ (8007c2c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007a7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a7e:	f023 0107 	bic.w	r1, r3, #7
 8007a82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a86:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007a8a:	4a68      	ldr	r2, [pc, #416]	@ (8007c2c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007a8c:	430b      	orrs	r3, r1
 8007a8e:	6593      	str	r3, [r2, #88]	@ 0x58
 8007a90:	e003      	b.n	8007a9a <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a96:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007a9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007aa2:	f002 0320 	and.w	r3, r2, #32
 8007aa6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007aaa:	2300      	movs	r3, #0
 8007aac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007ab0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007ab4:	460b      	mov	r3, r1
 8007ab6:	4313      	orrs	r3, r2
 8007ab8:	d055      	beq.n	8007b66 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8007aba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007abe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ac2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007ac6:	d033      	beq.n	8007b30 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8007ac8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007acc:	d82c      	bhi.n	8007b28 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007ace:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ad2:	d02f      	beq.n	8007b34 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8007ad4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ad8:	d826      	bhi.n	8007b28 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007ada:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007ade:	d02b      	beq.n	8007b38 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8007ae0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007ae4:	d820      	bhi.n	8007b28 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007ae6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007aea:	d012      	beq.n	8007b12 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8007aec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007af0:	d81a      	bhi.n	8007b28 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d022      	beq.n	8007b3c <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8007af6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007afa:	d115      	bne.n	8007b28 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007afc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b00:	3308      	adds	r3, #8
 8007b02:	2100      	movs	r1, #0
 8007b04:	4618      	mov	r0, r3
 8007b06:	f001 fd8f 	bl	8009628 <RCCEx_PLL2_Config>
 8007b0a:	4603      	mov	r3, r0
 8007b0c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007b10:	e015      	b.n	8007b3e <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007b12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b16:	3328      	adds	r3, #40	@ 0x28
 8007b18:	2102      	movs	r1, #2
 8007b1a:	4618      	mov	r0, r3
 8007b1c:	f001 fe36 	bl	800978c <RCCEx_PLL3_Config>
 8007b20:	4603      	mov	r3, r0
 8007b22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007b26:	e00a      	b.n	8007b3e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007b28:	2301      	movs	r3, #1
 8007b2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007b2e:	e006      	b.n	8007b3e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007b30:	bf00      	nop
 8007b32:	e004      	b.n	8007b3e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007b34:	bf00      	nop
 8007b36:	e002      	b.n	8007b3e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007b38:	bf00      	nop
 8007b3a:	e000      	b.n	8007b3e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007b3c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007b3e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d10b      	bne.n	8007b5e <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007b46:	4b39      	ldr	r3, [pc, #228]	@ (8007c2c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007b48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b4a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8007b4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b56:	4a35      	ldr	r2, [pc, #212]	@ (8007c2c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007b58:	430b      	orrs	r3, r1
 8007b5a:	6553      	str	r3, [r2, #84]	@ 0x54
 8007b5c:	e003      	b.n	8007b66 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b5e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007b62:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8007b66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b6e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8007b72:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007b76:	2300      	movs	r3, #0
 8007b78:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007b7c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8007b80:	460b      	mov	r3, r1
 8007b82:	4313      	orrs	r3, r2
 8007b84:	d058      	beq.n	8007c38 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8007b86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b8a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007b8e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007b92:	d033      	beq.n	8007bfc <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8007b94:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007b98:	d82c      	bhi.n	8007bf4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007b9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007b9e:	d02f      	beq.n	8007c00 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8007ba0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007ba4:	d826      	bhi.n	8007bf4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007ba6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007baa:	d02b      	beq.n	8007c04 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8007bac:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007bb0:	d820      	bhi.n	8007bf4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007bb2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007bb6:	d012      	beq.n	8007bde <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8007bb8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007bbc:	d81a      	bhi.n	8007bf4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d022      	beq.n	8007c08 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8007bc2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007bc6:	d115      	bne.n	8007bf4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007bc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007bcc:	3308      	adds	r3, #8
 8007bce:	2100      	movs	r1, #0
 8007bd0:	4618      	mov	r0, r3
 8007bd2:	f001 fd29 	bl	8009628 <RCCEx_PLL2_Config>
 8007bd6:	4603      	mov	r3, r0
 8007bd8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007bdc:	e015      	b.n	8007c0a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007bde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007be2:	3328      	adds	r3, #40	@ 0x28
 8007be4:	2102      	movs	r1, #2
 8007be6:	4618      	mov	r0, r3
 8007be8:	f001 fdd0 	bl	800978c <RCCEx_PLL3_Config>
 8007bec:	4603      	mov	r3, r0
 8007bee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007bf2:	e00a      	b.n	8007c0a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007bf4:	2301      	movs	r3, #1
 8007bf6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007bfa:	e006      	b.n	8007c0a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007bfc:	bf00      	nop
 8007bfe:	e004      	b.n	8007c0a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007c00:	bf00      	nop
 8007c02:	e002      	b.n	8007c0a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007c04:	bf00      	nop
 8007c06:	e000      	b.n	8007c0a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007c08:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007c0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d10e      	bne.n	8007c30 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007c12:	4b06      	ldr	r3, [pc, #24]	@ (8007c2c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007c14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c16:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8007c1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c1e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007c22:	4a02      	ldr	r2, [pc, #8]	@ (8007c2c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007c24:	430b      	orrs	r3, r1
 8007c26:	6593      	str	r3, [r2, #88]	@ 0x58
 8007c28:	e006      	b.n	8007c38 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8007c2a:	bf00      	nop
 8007c2c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c30:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007c34:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007c38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c40:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8007c44:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007c48:	2300      	movs	r3, #0
 8007c4a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007c4e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8007c52:	460b      	mov	r3, r1
 8007c54:	4313      	orrs	r3, r2
 8007c56:	d055      	beq.n	8007d04 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8007c58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c5c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007c60:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007c64:	d033      	beq.n	8007cce <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8007c66:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007c6a:	d82c      	bhi.n	8007cc6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007c6c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007c70:	d02f      	beq.n	8007cd2 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8007c72:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007c76:	d826      	bhi.n	8007cc6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007c78:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007c7c:	d02b      	beq.n	8007cd6 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8007c7e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007c82:	d820      	bhi.n	8007cc6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007c84:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007c88:	d012      	beq.n	8007cb0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8007c8a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007c8e:	d81a      	bhi.n	8007cc6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d022      	beq.n	8007cda <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8007c94:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007c98:	d115      	bne.n	8007cc6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007c9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c9e:	3308      	adds	r3, #8
 8007ca0:	2100      	movs	r1, #0
 8007ca2:	4618      	mov	r0, r3
 8007ca4:	f001 fcc0 	bl	8009628 <RCCEx_PLL2_Config>
 8007ca8:	4603      	mov	r3, r0
 8007caa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007cae:	e015      	b.n	8007cdc <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007cb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007cb4:	3328      	adds	r3, #40	@ 0x28
 8007cb6:	2102      	movs	r1, #2
 8007cb8:	4618      	mov	r0, r3
 8007cba:	f001 fd67 	bl	800978c <RCCEx_PLL3_Config>
 8007cbe:	4603      	mov	r3, r0
 8007cc0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007cc4:	e00a      	b.n	8007cdc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007cc6:	2301      	movs	r3, #1
 8007cc8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007ccc:	e006      	b.n	8007cdc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007cce:	bf00      	nop
 8007cd0:	e004      	b.n	8007cdc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007cd2:	bf00      	nop
 8007cd4:	e002      	b.n	8007cdc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007cd6:	bf00      	nop
 8007cd8:	e000      	b.n	8007cdc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007cda:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007cdc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d10b      	bne.n	8007cfc <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8007ce4:	4ba1      	ldr	r3, [pc, #644]	@ (8007f6c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007ce6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ce8:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8007cec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007cf0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007cf4:	4a9d      	ldr	r2, [pc, #628]	@ (8007f6c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007cf6:	430b      	orrs	r3, r1
 8007cf8:	6593      	str	r3, [r2, #88]	@ 0x58
 8007cfa:	e003      	b.n	8007d04 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007cfc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007d00:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8007d04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d0c:	f002 0308 	and.w	r3, r2, #8
 8007d10:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007d14:	2300      	movs	r3, #0
 8007d16:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007d1a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8007d1e:	460b      	mov	r3, r1
 8007d20:	4313      	orrs	r3, r2
 8007d22:	d01e      	beq.n	8007d62 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8007d24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d28:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007d2c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d30:	d10c      	bne.n	8007d4c <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007d32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d36:	3328      	adds	r3, #40	@ 0x28
 8007d38:	2102      	movs	r1, #2
 8007d3a:	4618      	mov	r0, r3
 8007d3c:	f001 fd26 	bl	800978c <RCCEx_PLL3_Config>
 8007d40:	4603      	mov	r3, r0
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d002      	beq.n	8007d4c <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8007d46:	2301      	movs	r3, #1
 8007d48:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8007d4c:	4b87      	ldr	r3, [pc, #540]	@ (8007f6c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007d4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d50:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007d54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d58:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007d5c:	4a83      	ldr	r2, [pc, #524]	@ (8007f6c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007d5e:	430b      	orrs	r3, r1
 8007d60:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007d62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d6a:	f002 0310 	and.w	r3, r2, #16
 8007d6e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007d72:	2300      	movs	r3, #0
 8007d74:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007d78:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8007d7c:	460b      	mov	r3, r1
 8007d7e:	4313      	orrs	r3, r2
 8007d80:	d01e      	beq.n	8007dc0 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8007d82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d86:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007d8a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007d8e:	d10c      	bne.n	8007daa <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007d90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d94:	3328      	adds	r3, #40	@ 0x28
 8007d96:	2102      	movs	r1, #2
 8007d98:	4618      	mov	r0, r3
 8007d9a:	f001 fcf7 	bl	800978c <RCCEx_PLL3_Config>
 8007d9e:	4603      	mov	r3, r0
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d002      	beq.n	8007daa <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8007da4:	2301      	movs	r3, #1
 8007da6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007daa:	4b70      	ldr	r3, [pc, #448]	@ (8007f6c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007dac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007dae:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007db2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007db6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007dba:	4a6c      	ldr	r2, [pc, #432]	@ (8007f6c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007dbc:	430b      	orrs	r3, r1
 8007dbe:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007dc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007dc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dc8:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8007dcc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007dd0:	2300      	movs	r3, #0
 8007dd2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007dd6:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8007dda:	460b      	mov	r3, r1
 8007ddc:	4313      	orrs	r3, r2
 8007dde:	d03e      	beq.n	8007e5e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8007de0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007de4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007de8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007dec:	d022      	beq.n	8007e34 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8007dee:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007df2:	d81b      	bhi.n	8007e2c <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d003      	beq.n	8007e00 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8007df8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007dfc:	d00b      	beq.n	8007e16 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8007dfe:	e015      	b.n	8007e2c <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007e00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e04:	3308      	adds	r3, #8
 8007e06:	2100      	movs	r1, #0
 8007e08:	4618      	mov	r0, r3
 8007e0a:	f001 fc0d 	bl	8009628 <RCCEx_PLL2_Config>
 8007e0e:	4603      	mov	r3, r0
 8007e10:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007e14:	e00f      	b.n	8007e36 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007e16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e1a:	3328      	adds	r3, #40	@ 0x28
 8007e1c:	2102      	movs	r1, #2
 8007e1e:	4618      	mov	r0, r3
 8007e20:	f001 fcb4 	bl	800978c <RCCEx_PLL3_Config>
 8007e24:	4603      	mov	r3, r0
 8007e26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007e2a:	e004      	b.n	8007e36 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007e2c:	2301      	movs	r3, #1
 8007e2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007e32:	e000      	b.n	8007e36 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8007e34:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007e36:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d10b      	bne.n	8007e56 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007e3e:	4b4b      	ldr	r3, [pc, #300]	@ (8007f6c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007e40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007e42:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8007e46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e4a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007e4e:	4a47      	ldr	r2, [pc, #284]	@ (8007f6c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007e50:	430b      	orrs	r3, r1
 8007e52:	6593      	str	r3, [r2, #88]	@ 0x58
 8007e54:	e003      	b.n	8007e5e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007e5a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007e5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e66:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8007e6a:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007e6c:	2300      	movs	r3, #0
 8007e6e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007e70:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8007e74:	460b      	mov	r3, r1
 8007e76:	4313      	orrs	r3, r2
 8007e78:	d03b      	beq.n	8007ef2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8007e7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e82:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007e86:	d01f      	beq.n	8007ec8 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8007e88:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007e8c:	d818      	bhi.n	8007ec0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8007e8e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007e92:	d003      	beq.n	8007e9c <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8007e94:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007e98:	d007      	beq.n	8007eaa <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8007e9a:	e011      	b.n	8007ec0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007e9c:	4b33      	ldr	r3, [pc, #204]	@ (8007f6c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007e9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ea0:	4a32      	ldr	r2, [pc, #200]	@ (8007f6c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007ea2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007ea6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8007ea8:	e00f      	b.n	8007eca <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007eaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007eae:	3328      	adds	r3, #40	@ 0x28
 8007eb0:	2101      	movs	r1, #1
 8007eb2:	4618      	mov	r0, r3
 8007eb4:	f001 fc6a 	bl	800978c <RCCEx_PLL3_Config>
 8007eb8:	4603      	mov	r3, r0
 8007eba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8007ebe:	e004      	b.n	8007eca <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007ec0:	2301      	movs	r3, #1
 8007ec2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007ec6:	e000      	b.n	8007eca <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8007ec8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007eca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d10b      	bne.n	8007eea <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007ed2:	4b26      	ldr	r3, [pc, #152]	@ (8007f6c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007ed4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ed6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8007eda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ede:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ee2:	4a22      	ldr	r2, [pc, #136]	@ (8007f6c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007ee4:	430b      	orrs	r3, r1
 8007ee6:	6553      	str	r3, [r2, #84]	@ 0x54
 8007ee8:	e003      	b.n	8007ef2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007eea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007eee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8007ef2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ef6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007efa:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8007efe:	673b      	str	r3, [r7, #112]	@ 0x70
 8007f00:	2300      	movs	r3, #0
 8007f02:	677b      	str	r3, [r7, #116]	@ 0x74
 8007f04:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8007f08:	460b      	mov	r3, r1
 8007f0a:	4313      	orrs	r3, r2
 8007f0c:	d034      	beq.n	8007f78 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8007f0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f12:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d003      	beq.n	8007f20 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8007f18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007f1c:	d007      	beq.n	8007f2e <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8007f1e:	e011      	b.n	8007f44 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007f20:	4b12      	ldr	r3, [pc, #72]	@ (8007f6c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007f22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f24:	4a11      	ldr	r2, [pc, #68]	@ (8007f6c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007f26:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007f2a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007f2c:	e00e      	b.n	8007f4c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007f2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f32:	3308      	adds	r3, #8
 8007f34:	2102      	movs	r1, #2
 8007f36:	4618      	mov	r0, r3
 8007f38:	f001 fb76 	bl	8009628 <RCCEx_PLL2_Config>
 8007f3c:	4603      	mov	r3, r0
 8007f3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007f42:	e003      	b.n	8007f4c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8007f44:	2301      	movs	r3, #1
 8007f46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007f4a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007f4c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d10d      	bne.n	8007f70 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8007f54:	4b05      	ldr	r3, [pc, #20]	@ (8007f6c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007f56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f58:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007f5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f60:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007f62:	4a02      	ldr	r2, [pc, #8]	@ (8007f6c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007f64:	430b      	orrs	r3, r1
 8007f66:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007f68:	e006      	b.n	8007f78 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8007f6a:	bf00      	nop
 8007f6c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f70:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007f74:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007f78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f80:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8007f84:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007f86:	2300      	movs	r3, #0
 8007f88:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007f8a:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8007f8e:	460b      	mov	r3, r1
 8007f90:	4313      	orrs	r3, r2
 8007f92:	d00c      	beq.n	8007fae <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007f94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f98:	3328      	adds	r3, #40	@ 0x28
 8007f9a:	2102      	movs	r1, #2
 8007f9c:	4618      	mov	r0, r3
 8007f9e:	f001 fbf5 	bl	800978c <RCCEx_PLL3_Config>
 8007fa2:	4603      	mov	r3, r0
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d002      	beq.n	8007fae <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8007fa8:	2301      	movs	r3, #1
 8007faa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8007fae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007fb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fb6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8007fba:	663b      	str	r3, [r7, #96]	@ 0x60
 8007fbc:	2300      	movs	r3, #0
 8007fbe:	667b      	str	r3, [r7, #100]	@ 0x64
 8007fc0:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8007fc4:	460b      	mov	r3, r1
 8007fc6:	4313      	orrs	r3, r2
 8007fc8:	d038      	beq.n	800803c <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8007fca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007fce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007fd2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007fd6:	d018      	beq.n	800800a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8007fd8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007fdc:	d811      	bhi.n	8008002 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8007fde:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007fe2:	d014      	beq.n	800800e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8007fe4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007fe8:	d80b      	bhi.n	8008002 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d011      	beq.n	8008012 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8007fee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007ff2:	d106      	bne.n	8008002 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007ff4:	4bc3      	ldr	r3, [pc, #780]	@ (8008304 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007ff6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ff8:	4ac2      	ldr	r2, [pc, #776]	@ (8008304 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007ffa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007ffe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8008000:	e008      	b.n	8008014 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008002:	2301      	movs	r3, #1
 8008004:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008008:	e004      	b.n	8008014 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800800a:	bf00      	nop
 800800c:	e002      	b.n	8008014 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800800e:	bf00      	nop
 8008010:	e000      	b.n	8008014 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8008012:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008014:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008018:	2b00      	cmp	r3, #0
 800801a:	d10b      	bne.n	8008034 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800801c:	4bb9      	ldr	r3, [pc, #740]	@ (8008304 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800801e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008020:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008024:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008028:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800802c:	4ab5      	ldr	r2, [pc, #724]	@ (8008304 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800802e:	430b      	orrs	r3, r1
 8008030:	6553      	str	r3, [r2, #84]	@ 0x54
 8008032:	e003      	b.n	800803c <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008034:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008038:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800803c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008040:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008044:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8008048:	65bb      	str	r3, [r7, #88]	@ 0x58
 800804a:	2300      	movs	r3, #0
 800804c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800804e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8008052:	460b      	mov	r3, r1
 8008054:	4313      	orrs	r3, r2
 8008056:	d009      	beq.n	800806c <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8008058:	4baa      	ldr	r3, [pc, #680]	@ (8008304 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800805a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800805c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8008060:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008064:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008066:	4aa7      	ldr	r2, [pc, #668]	@ (8008304 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008068:	430b      	orrs	r3, r1
 800806a:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800806c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008070:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008074:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8008078:	653b      	str	r3, [r7, #80]	@ 0x50
 800807a:	2300      	movs	r3, #0
 800807c:	657b      	str	r3, [r7, #84]	@ 0x54
 800807e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8008082:	460b      	mov	r3, r1
 8008084:	4313      	orrs	r3, r2
 8008086:	d00a      	beq.n	800809e <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8008088:	4b9e      	ldr	r3, [pc, #632]	@ (8008304 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800808a:	691b      	ldr	r3, [r3, #16]
 800808c:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8008090:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008094:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8008098:	4a9a      	ldr	r2, [pc, #616]	@ (8008304 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800809a:	430b      	orrs	r3, r1
 800809c:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800809e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080a6:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80080aa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80080ac:	2300      	movs	r3, #0
 80080ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80080b0:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80080b4:	460b      	mov	r3, r1
 80080b6:	4313      	orrs	r3, r2
 80080b8:	d009      	beq.n	80080ce <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80080ba:	4b92      	ldr	r3, [pc, #584]	@ (8008304 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80080bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80080be:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80080c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80080c8:	4a8e      	ldr	r2, [pc, #568]	@ (8008304 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80080ca:	430b      	orrs	r3, r1
 80080cc:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80080ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080d6:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80080da:	643b      	str	r3, [r7, #64]	@ 0x40
 80080dc:	2300      	movs	r3, #0
 80080de:	647b      	str	r3, [r7, #68]	@ 0x44
 80080e0:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80080e4:	460b      	mov	r3, r1
 80080e6:	4313      	orrs	r3, r2
 80080e8:	d00e      	beq.n	8008108 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80080ea:	4b86      	ldr	r3, [pc, #536]	@ (8008304 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80080ec:	691b      	ldr	r3, [r3, #16]
 80080ee:	4a85      	ldr	r2, [pc, #532]	@ (8008304 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80080f0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80080f4:	6113      	str	r3, [r2, #16]
 80080f6:	4b83      	ldr	r3, [pc, #524]	@ (8008304 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80080f8:	6919      	ldr	r1, [r3, #16]
 80080fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080fe:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8008102:	4a80      	ldr	r2, [pc, #512]	@ (8008304 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008104:	430b      	orrs	r3, r1
 8008106:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8008108:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800810c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008110:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8008114:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008116:	2300      	movs	r3, #0
 8008118:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800811a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800811e:	460b      	mov	r3, r1
 8008120:	4313      	orrs	r3, r2
 8008122:	d009      	beq.n	8008138 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8008124:	4b77      	ldr	r3, [pc, #476]	@ (8008304 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008126:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008128:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800812c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008130:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008132:	4a74      	ldr	r2, [pc, #464]	@ (8008304 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008134:	430b      	orrs	r3, r1
 8008136:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008138:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800813c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008140:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8008144:	633b      	str	r3, [r7, #48]	@ 0x30
 8008146:	2300      	movs	r3, #0
 8008148:	637b      	str	r3, [r7, #52]	@ 0x34
 800814a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800814e:	460b      	mov	r3, r1
 8008150:	4313      	orrs	r3, r2
 8008152:	d00a      	beq.n	800816a <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008154:	4b6b      	ldr	r3, [pc, #428]	@ (8008304 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008156:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008158:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800815c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008160:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008164:	4a67      	ldr	r2, [pc, #412]	@ (8008304 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008166:	430b      	orrs	r3, r1
 8008168:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800816a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800816e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008172:	2100      	movs	r1, #0
 8008174:	62b9      	str	r1, [r7, #40]	@ 0x28
 8008176:	f003 0301 	and.w	r3, r3, #1
 800817a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800817c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8008180:	460b      	mov	r3, r1
 8008182:	4313      	orrs	r3, r2
 8008184:	d011      	beq.n	80081aa <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008186:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800818a:	3308      	adds	r3, #8
 800818c:	2100      	movs	r1, #0
 800818e:	4618      	mov	r0, r3
 8008190:	f001 fa4a 	bl	8009628 <RCCEx_PLL2_Config>
 8008194:	4603      	mov	r3, r0
 8008196:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800819a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d003      	beq.n	80081aa <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80081a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80081a6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80081aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081b2:	2100      	movs	r1, #0
 80081b4:	6239      	str	r1, [r7, #32]
 80081b6:	f003 0302 	and.w	r3, r3, #2
 80081ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80081bc:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80081c0:	460b      	mov	r3, r1
 80081c2:	4313      	orrs	r3, r2
 80081c4:	d011      	beq.n	80081ea <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80081c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081ca:	3308      	adds	r3, #8
 80081cc:	2101      	movs	r1, #1
 80081ce:	4618      	mov	r0, r3
 80081d0:	f001 fa2a 	bl	8009628 <RCCEx_PLL2_Config>
 80081d4:	4603      	mov	r3, r0
 80081d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80081da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d003      	beq.n	80081ea <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80081e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80081e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80081ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081f2:	2100      	movs	r1, #0
 80081f4:	61b9      	str	r1, [r7, #24]
 80081f6:	f003 0304 	and.w	r3, r3, #4
 80081fa:	61fb      	str	r3, [r7, #28]
 80081fc:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8008200:	460b      	mov	r3, r1
 8008202:	4313      	orrs	r3, r2
 8008204:	d011      	beq.n	800822a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008206:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800820a:	3308      	adds	r3, #8
 800820c:	2102      	movs	r1, #2
 800820e:	4618      	mov	r0, r3
 8008210:	f001 fa0a 	bl	8009628 <RCCEx_PLL2_Config>
 8008214:	4603      	mov	r3, r0
 8008216:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800821a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800821e:	2b00      	cmp	r3, #0
 8008220:	d003      	beq.n	800822a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008222:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008226:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800822a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800822e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008232:	2100      	movs	r1, #0
 8008234:	6139      	str	r1, [r7, #16]
 8008236:	f003 0308 	and.w	r3, r3, #8
 800823a:	617b      	str	r3, [r7, #20]
 800823c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8008240:	460b      	mov	r3, r1
 8008242:	4313      	orrs	r3, r2
 8008244:	d011      	beq.n	800826a <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008246:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800824a:	3328      	adds	r3, #40	@ 0x28
 800824c:	2100      	movs	r1, #0
 800824e:	4618      	mov	r0, r3
 8008250:	f001 fa9c 	bl	800978c <RCCEx_PLL3_Config>
 8008254:	4603      	mov	r3, r0
 8008256:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800825a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800825e:	2b00      	cmp	r3, #0
 8008260:	d003      	beq.n	800826a <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008262:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008266:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800826a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800826e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008272:	2100      	movs	r1, #0
 8008274:	60b9      	str	r1, [r7, #8]
 8008276:	f003 0310 	and.w	r3, r3, #16
 800827a:	60fb      	str	r3, [r7, #12]
 800827c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8008280:	460b      	mov	r3, r1
 8008282:	4313      	orrs	r3, r2
 8008284:	d011      	beq.n	80082aa <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008286:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800828a:	3328      	adds	r3, #40	@ 0x28
 800828c:	2101      	movs	r1, #1
 800828e:	4618      	mov	r0, r3
 8008290:	f001 fa7c 	bl	800978c <RCCEx_PLL3_Config>
 8008294:	4603      	mov	r3, r0
 8008296:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800829a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d003      	beq.n	80082aa <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80082a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80082a6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80082aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082b2:	2100      	movs	r1, #0
 80082b4:	6039      	str	r1, [r7, #0]
 80082b6:	f003 0320 	and.w	r3, r3, #32
 80082ba:	607b      	str	r3, [r7, #4]
 80082bc:	e9d7 1200 	ldrd	r1, r2, [r7]
 80082c0:	460b      	mov	r3, r1
 80082c2:	4313      	orrs	r3, r2
 80082c4:	d011      	beq.n	80082ea <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80082c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082ca:	3328      	adds	r3, #40	@ 0x28
 80082cc:	2102      	movs	r1, #2
 80082ce:	4618      	mov	r0, r3
 80082d0:	f001 fa5c 	bl	800978c <RCCEx_PLL3_Config>
 80082d4:	4603      	mov	r3, r0
 80082d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80082da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d003      	beq.n	80082ea <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80082e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80082e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 80082ea:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d101      	bne.n	80082f6 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 80082f2:	2300      	movs	r3, #0
 80082f4:	e000      	b.n	80082f8 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 80082f6:	2301      	movs	r3, #1
}
 80082f8:	4618      	mov	r0, r3
 80082fa:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 80082fe:	46bd      	mov	sp, r7
 8008300:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008304:	58024400 	.word	0x58024400

08008308 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8008308:	b580      	push	{r7, lr}
 800830a:	b090      	sub	sp, #64	@ 0x40
 800830c:	af00      	add	r7, sp, #0
 800830e:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8008312:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008316:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800831a:	430b      	orrs	r3, r1
 800831c:	f040 8094 	bne.w	8008448 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8008320:	4b9e      	ldr	r3, [pc, #632]	@ (800859c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008322:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008324:	f003 0307 	and.w	r3, r3, #7
 8008328:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800832a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800832c:	2b04      	cmp	r3, #4
 800832e:	f200 8087 	bhi.w	8008440 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8008332:	a201      	add	r2, pc, #4	@ (adr r2, 8008338 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8008334:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008338:	0800834d 	.word	0x0800834d
 800833c:	08008375 	.word	0x08008375
 8008340:	0800839d 	.word	0x0800839d
 8008344:	08008439 	.word	0x08008439
 8008348:	080083c5 	.word	0x080083c5
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800834c:	4b93      	ldr	r3, [pc, #588]	@ (800859c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008354:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008358:	d108      	bne.n	800836c <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800835a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800835e:	4618      	mov	r0, r3
 8008360:	f001 f810 	bl	8009384 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008364:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008366:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008368:	f000 bd45 	b.w	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800836c:	2300      	movs	r3, #0
 800836e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008370:	f000 bd41 	b.w	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008374:	4b89      	ldr	r3, [pc, #548]	@ (800859c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800837c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008380:	d108      	bne.n	8008394 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008382:	f107 0318 	add.w	r3, r7, #24
 8008386:	4618      	mov	r0, r3
 8008388:	f000 fd54 	bl	8008e34 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800838c:	69bb      	ldr	r3, [r7, #24]
 800838e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008390:	f000 bd31 	b.w	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008394:	2300      	movs	r3, #0
 8008396:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008398:	f000 bd2d 	b.w	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800839c:	4b7f      	ldr	r3, [pc, #508]	@ (800859c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80083a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80083a8:	d108      	bne.n	80083bc <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80083aa:	f107 030c 	add.w	r3, r7, #12
 80083ae:	4618      	mov	r0, r3
 80083b0:	f000 fe94 	bl	80090dc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80083b8:	f000 bd1d 	b.w	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80083bc:	2300      	movs	r3, #0
 80083be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80083c0:	f000 bd19 	b.w	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80083c4:	4b75      	ldr	r3, [pc, #468]	@ (800859c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80083c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80083c8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80083cc:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80083ce:	4b73      	ldr	r3, [pc, #460]	@ (800859c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	f003 0304 	and.w	r3, r3, #4
 80083d6:	2b04      	cmp	r3, #4
 80083d8:	d10c      	bne.n	80083f4 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 80083da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d109      	bne.n	80083f4 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80083e0:	4b6e      	ldr	r3, [pc, #440]	@ (800859c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	08db      	lsrs	r3, r3, #3
 80083e6:	f003 0303 	and.w	r3, r3, #3
 80083ea:	4a6d      	ldr	r2, [pc, #436]	@ (80085a0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80083ec:	fa22 f303 	lsr.w	r3, r2, r3
 80083f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80083f2:	e01f      	b.n	8008434 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80083f4:	4b69      	ldr	r3, [pc, #420]	@ (800859c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008400:	d106      	bne.n	8008410 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8008402:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008404:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008408:	d102      	bne.n	8008410 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800840a:	4b66      	ldr	r3, [pc, #408]	@ (80085a4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800840c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800840e:	e011      	b.n	8008434 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008410:	4b62      	ldr	r3, [pc, #392]	@ (800859c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008418:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800841c:	d106      	bne.n	800842c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800841e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008420:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008424:	d102      	bne.n	800842c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008426:	4b60      	ldr	r3, [pc, #384]	@ (80085a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8008428:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800842a:	e003      	b.n	8008434 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800842c:	2300      	movs	r3, #0
 800842e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008430:	f000 bce1 	b.w	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008434:	f000 bcdf 	b.w	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008438:	4b5c      	ldr	r3, [pc, #368]	@ (80085ac <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800843a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800843c:	f000 bcdb 	b.w	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8008440:	2300      	movs	r3, #0
 8008442:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008444:	f000 bcd7 	b.w	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8008448:	e9d7 2300 	ldrd	r2, r3, [r7]
 800844c:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8008450:	430b      	orrs	r3, r1
 8008452:	f040 80ad 	bne.w	80085b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8008456:	4b51      	ldr	r3, [pc, #324]	@ (800859c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008458:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800845a:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800845e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8008460:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008462:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008466:	d056      	beq.n	8008516 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8008468:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800846a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800846e:	f200 8090 	bhi.w	8008592 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8008472:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008474:	2bc0      	cmp	r3, #192	@ 0xc0
 8008476:	f000 8088 	beq.w	800858a <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 800847a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800847c:	2bc0      	cmp	r3, #192	@ 0xc0
 800847e:	f200 8088 	bhi.w	8008592 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8008482:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008484:	2b80      	cmp	r3, #128	@ 0x80
 8008486:	d032      	beq.n	80084ee <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8008488:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800848a:	2b80      	cmp	r3, #128	@ 0x80
 800848c:	f200 8081 	bhi.w	8008592 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8008490:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008492:	2b00      	cmp	r3, #0
 8008494:	d003      	beq.n	800849e <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8008496:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008498:	2b40      	cmp	r3, #64	@ 0x40
 800849a:	d014      	beq.n	80084c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 800849c:	e079      	b.n	8008592 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800849e:	4b3f      	ldr	r3, [pc, #252]	@ (800859c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80084a6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80084aa:	d108      	bne.n	80084be <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80084ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80084b0:	4618      	mov	r0, r3
 80084b2:	f000 ff67 	bl	8009384 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80084b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80084ba:	f000 bc9c 	b.w	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80084be:	2300      	movs	r3, #0
 80084c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80084c2:	f000 bc98 	b.w	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80084c6:	4b35      	ldr	r3, [pc, #212]	@ (800859c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80084ce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80084d2:	d108      	bne.n	80084e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80084d4:	f107 0318 	add.w	r3, r7, #24
 80084d8:	4618      	mov	r0, r3
 80084da:	f000 fcab 	bl	8008e34 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80084de:	69bb      	ldr	r3, [r7, #24]
 80084e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80084e2:	f000 bc88 	b.w	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80084e6:	2300      	movs	r3, #0
 80084e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80084ea:	f000 bc84 	b.w	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80084ee:	4b2b      	ldr	r3, [pc, #172]	@ (800859c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80084f6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80084fa:	d108      	bne.n	800850e <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80084fc:	f107 030c 	add.w	r3, r7, #12
 8008500:	4618      	mov	r0, r3
 8008502:	f000 fdeb 	bl	80090dc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800850a:	f000 bc74 	b.w	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800850e:	2300      	movs	r3, #0
 8008510:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008512:	f000 bc70 	b.w	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008516:	4b21      	ldr	r3, [pc, #132]	@ (800859c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008518:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800851a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800851e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008520:	4b1e      	ldr	r3, [pc, #120]	@ (800859c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	f003 0304 	and.w	r3, r3, #4
 8008528:	2b04      	cmp	r3, #4
 800852a:	d10c      	bne.n	8008546 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 800852c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800852e:	2b00      	cmp	r3, #0
 8008530:	d109      	bne.n	8008546 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008532:	4b1a      	ldr	r3, [pc, #104]	@ (800859c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	08db      	lsrs	r3, r3, #3
 8008538:	f003 0303 	and.w	r3, r3, #3
 800853c:	4a18      	ldr	r2, [pc, #96]	@ (80085a0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800853e:	fa22 f303 	lsr.w	r3, r2, r3
 8008542:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008544:	e01f      	b.n	8008586 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008546:	4b15      	ldr	r3, [pc, #84]	@ (800859c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800854e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008552:	d106      	bne.n	8008562 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8008554:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008556:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800855a:	d102      	bne.n	8008562 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800855c:	4b11      	ldr	r3, [pc, #68]	@ (80085a4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800855e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008560:	e011      	b.n	8008586 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008562:	4b0e      	ldr	r3, [pc, #56]	@ (800859c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800856a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800856e:	d106      	bne.n	800857e <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8008570:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008572:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008576:	d102      	bne.n	800857e <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008578:	4b0b      	ldr	r3, [pc, #44]	@ (80085a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800857a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800857c:	e003      	b.n	8008586 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800857e:	2300      	movs	r3, #0
 8008580:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008582:	f000 bc38 	b.w	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008586:	f000 bc36 	b.w	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800858a:	4b08      	ldr	r3, [pc, #32]	@ (80085ac <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800858c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800858e:	f000 bc32 	b.w	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8008592:	2300      	movs	r3, #0
 8008594:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008596:	f000 bc2e 	b.w	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800859a:	bf00      	nop
 800859c:	58024400 	.word	0x58024400
 80085a0:	03d09000 	.word	0x03d09000
 80085a4:	003d0900 	.word	0x003d0900
 80085a8:	017d7840 	.word	0x017d7840
 80085ac:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 80085b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80085b4:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 80085b8:	430b      	orrs	r3, r1
 80085ba:	f040 809c 	bne.w	80086f6 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 80085be:	4b9e      	ldr	r3, [pc, #632]	@ (8008838 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80085c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80085c2:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 80085c6:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80085c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085ca:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80085ce:	d054      	beq.n	800867a <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 80085d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085d2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80085d6:	f200 808b 	bhi.w	80086f0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80085da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085dc:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80085e0:	f000 8083 	beq.w	80086ea <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 80085e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085e6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80085ea:	f200 8081 	bhi.w	80086f0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80085ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085f0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80085f4:	d02f      	beq.n	8008656 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 80085f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085f8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80085fc:	d878      	bhi.n	80086f0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80085fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008600:	2b00      	cmp	r3, #0
 8008602:	d004      	beq.n	800860e <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8008604:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008606:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800860a:	d012      	beq.n	8008632 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800860c:	e070      	b.n	80086f0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800860e:	4b8a      	ldr	r3, [pc, #552]	@ (8008838 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008616:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800861a:	d107      	bne.n	800862c <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800861c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008620:	4618      	mov	r0, r3
 8008622:	f000 feaf 	bl	8009384 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008626:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008628:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800862a:	e3e4      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800862c:	2300      	movs	r3, #0
 800862e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008630:	e3e1      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008632:	4b81      	ldr	r3, [pc, #516]	@ (8008838 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800863a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800863e:	d107      	bne.n	8008650 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008640:	f107 0318 	add.w	r3, r7, #24
 8008644:	4618      	mov	r0, r3
 8008646:	f000 fbf5 	bl	8008e34 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800864a:	69bb      	ldr	r3, [r7, #24]
 800864c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800864e:	e3d2      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008650:	2300      	movs	r3, #0
 8008652:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008654:	e3cf      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008656:	4b78      	ldr	r3, [pc, #480]	@ (8008838 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800865e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008662:	d107      	bne.n	8008674 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008664:	f107 030c 	add.w	r3, r7, #12
 8008668:	4618      	mov	r0, r3
 800866a:	f000 fd37 	bl	80090dc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008672:	e3c0      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008674:	2300      	movs	r3, #0
 8008676:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008678:	e3bd      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800867a:	4b6f      	ldr	r3, [pc, #444]	@ (8008838 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800867c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800867e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008682:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008684:	4b6c      	ldr	r3, [pc, #432]	@ (8008838 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	f003 0304 	and.w	r3, r3, #4
 800868c:	2b04      	cmp	r3, #4
 800868e:	d10c      	bne.n	80086aa <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8008690:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008692:	2b00      	cmp	r3, #0
 8008694:	d109      	bne.n	80086aa <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008696:	4b68      	ldr	r3, [pc, #416]	@ (8008838 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	08db      	lsrs	r3, r3, #3
 800869c:	f003 0303 	and.w	r3, r3, #3
 80086a0:	4a66      	ldr	r2, [pc, #408]	@ (800883c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 80086a2:	fa22 f303 	lsr.w	r3, r2, r3
 80086a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80086a8:	e01e      	b.n	80086e8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80086aa:	4b63      	ldr	r3, [pc, #396]	@ (8008838 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80086b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80086b6:	d106      	bne.n	80086c6 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 80086b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086ba:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80086be:	d102      	bne.n	80086c6 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80086c0:	4b5f      	ldr	r3, [pc, #380]	@ (8008840 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 80086c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80086c4:	e010      	b.n	80086e8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80086c6:	4b5c      	ldr	r3, [pc, #368]	@ (8008838 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80086ce:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80086d2:	d106      	bne.n	80086e2 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 80086d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086d6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80086da:	d102      	bne.n	80086e2 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80086dc:	4b59      	ldr	r3, [pc, #356]	@ (8008844 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 80086de:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80086e0:	e002      	b.n	80086e8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80086e2:	2300      	movs	r3, #0
 80086e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80086e6:	e386      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80086e8:	e385      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80086ea:	4b57      	ldr	r3, [pc, #348]	@ (8008848 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 80086ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80086ee:	e382      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 80086f0:	2300      	movs	r3, #0
 80086f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80086f4:	e37f      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 80086f6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80086fa:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 80086fe:	430b      	orrs	r3, r1
 8008700:	f040 80a7 	bne.w	8008852 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8008704:	4b4c      	ldr	r3, [pc, #304]	@ (8008838 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008706:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008708:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800870c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800870e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008710:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008714:	d055      	beq.n	80087c2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 8008716:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008718:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800871c:	f200 8096 	bhi.w	800884c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8008720:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008722:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008726:	f000 8084 	beq.w	8008832 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800872a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800872c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008730:	f200 808c 	bhi.w	800884c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8008734:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008736:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800873a:	d030      	beq.n	800879e <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 800873c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800873e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008742:	f200 8083 	bhi.w	800884c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8008746:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008748:	2b00      	cmp	r3, #0
 800874a:	d004      	beq.n	8008756 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800874c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800874e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008752:	d012      	beq.n	800877a <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8008754:	e07a      	b.n	800884c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008756:	4b38      	ldr	r3, [pc, #224]	@ (8008838 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800875e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008762:	d107      	bne.n	8008774 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008764:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008768:	4618      	mov	r0, r3
 800876a:	f000 fe0b 	bl	8009384 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800876e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008770:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008772:	e340      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008774:	2300      	movs	r3, #0
 8008776:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008778:	e33d      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800877a:	4b2f      	ldr	r3, [pc, #188]	@ (8008838 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008782:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008786:	d107      	bne.n	8008798 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008788:	f107 0318 	add.w	r3, r7, #24
 800878c:	4618      	mov	r0, r3
 800878e:	f000 fb51 	bl	8008e34 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008792:	69bb      	ldr	r3, [r7, #24]
 8008794:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008796:	e32e      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008798:	2300      	movs	r3, #0
 800879a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800879c:	e32b      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800879e:	4b26      	ldr	r3, [pc, #152]	@ (8008838 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80087a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80087aa:	d107      	bne.n	80087bc <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80087ac:	f107 030c 	add.w	r3, r7, #12
 80087b0:	4618      	mov	r0, r3
 80087b2:	f000 fc93 	bl	80090dc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80087ba:	e31c      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80087bc:	2300      	movs	r3, #0
 80087be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80087c0:	e319      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80087c2:	4b1d      	ldr	r3, [pc, #116]	@ (8008838 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80087c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80087c6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80087ca:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80087cc:	4b1a      	ldr	r3, [pc, #104]	@ (8008838 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	f003 0304 	and.w	r3, r3, #4
 80087d4:	2b04      	cmp	r3, #4
 80087d6:	d10c      	bne.n	80087f2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 80087d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d109      	bne.n	80087f2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80087de:	4b16      	ldr	r3, [pc, #88]	@ (8008838 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	08db      	lsrs	r3, r3, #3
 80087e4:	f003 0303 	and.w	r3, r3, #3
 80087e8:	4a14      	ldr	r2, [pc, #80]	@ (800883c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 80087ea:	fa22 f303 	lsr.w	r3, r2, r3
 80087ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80087f0:	e01e      	b.n	8008830 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80087f2:	4b11      	ldr	r3, [pc, #68]	@ (8008838 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80087fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80087fe:	d106      	bne.n	800880e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8008800:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008802:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008806:	d102      	bne.n	800880e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008808:	4b0d      	ldr	r3, [pc, #52]	@ (8008840 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800880a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800880c:	e010      	b.n	8008830 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800880e:	4b0a      	ldr	r3, [pc, #40]	@ (8008838 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008816:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800881a:	d106      	bne.n	800882a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 800881c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800881e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008822:	d102      	bne.n	800882a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008824:	4b07      	ldr	r3, [pc, #28]	@ (8008844 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8008826:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008828:	e002      	b.n	8008830 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800882a:	2300      	movs	r3, #0
 800882c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800882e:	e2e2      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008830:	e2e1      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008832:	4b05      	ldr	r3, [pc, #20]	@ (8008848 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8008834:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008836:	e2de      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008838:	58024400 	.word	0x58024400
 800883c:	03d09000 	.word	0x03d09000
 8008840:	003d0900 	.word	0x003d0900
 8008844:	017d7840 	.word	0x017d7840
 8008848:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 800884c:	2300      	movs	r3, #0
 800884e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008850:	e2d1      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8008852:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008856:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800885a:	430b      	orrs	r3, r1
 800885c:	f040 809c 	bne.w	8008998 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8008860:	4b93      	ldr	r3, [pc, #588]	@ (8008ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008862:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008864:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8008868:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800886a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800886c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008870:	d054      	beq.n	800891c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8008872:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008874:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008878:	f200 808b 	bhi.w	8008992 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800887c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800887e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008882:	f000 8083 	beq.w	800898c <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8008886:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008888:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800888c:	f200 8081 	bhi.w	8008992 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8008890:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008892:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008896:	d02f      	beq.n	80088f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8008898:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800889a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800889e:	d878      	bhi.n	8008992 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80088a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d004      	beq.n	80088b0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 80088a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80088ac:	d012      	beq.n	80088d4 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 80088ae:	e070      	b.n	8008992 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80088b0:	4b7f      	ldr	r3, [pc, #508]	@ (8008ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80088b8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80088bc:	d107      	bne.n	80088ce <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80088be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80088c2:	4618      	mov	r0, r3
 80088c4:	f000 fd5e 	bl	8009384 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80088c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80088cc:	e293      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80088ce:	2300      	movs	r3, #0
 80088d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80088d2:	e290      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80088d4:	4b76      	ldr	r3, [pc, #472]	@ (8008ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80088dc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80088e0:	d107      	bne.n	80088f2 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80088e2:	f107 0318 	add.w	r3, r7, #24
 80088e6:	4618      	mov	r0, r3
 80088e8:	f000 faa4 	bl	8008e34 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80088ec:	69bb      	ldr	r3, [r7, #24]
 80088ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80088f0:	e281      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80088f2:	2300      	movs	r3, #0
 80088f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80088f6:	e27e      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80088f8:	4b6d      	ldr	r3, [pc, #436]	@ (8008ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008900:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008904:	d107      	bne.n	8008916 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008906:	f107 030c 	add.w	r3, r7, #12
 800890a:	4618      	mov	r0, r3
 800890c:	f000 fbe6 	bl	80090dc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008914:	e26f      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008916:	2300      	movs	r3, #0
 8008918:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800891a:	e26c      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800891c:	4b64      	ldr	r3, [pc, #400]	@ (8008ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800891e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008920:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008924:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008926:	4b62      	ldr	r3, [pc, #392]	@ (8008ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	f003 0304 	and.w	r3, r3, #4
 800892e:	2b04      	cmp	r3, #4
 8008930:	d10c      	bne.n	800894c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 8008932:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008934:	2b00      	cmp	r3, #0
 8008936:	d109      	bne.n	800894c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008938:	4b5d      	ldr	r3, [pc, #372]	@ (8008ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	08db      	lsrs	r3, r3, #3
 800893e:	f003 0303 	and.w	r3, r3, #3
 8008942:	4a5c      	ldr	r2, [pc, #368]	@ (8008ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8008944:	fa22 f303 	lsr.w	r3, r2, r3
 8008948:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800894a:	e01e      	b.n	800898a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800894c:	4b58      	ldr	r3, [pc, #352]	@ (8008ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008954:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008958:	d106      	bne.n	8008968 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800895a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800895c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008960:	d102      	bne.n	8008968 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008962:	4b55      	ldr	r3, [pc, #340]	@ (8008ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8008964:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008966:	e010      	b.n	800898a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008968:	4b51      	ldr	r3, [pc, #324]	@ (8008ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008970:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008974:	d106      	bne.n	8008984 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8008976:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008978:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800897c:	d102      	bne.n	8008984 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800897e:	4b4f      	ldr	r3, [pc, #316]	@ (8008abc <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8008980:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008982:	e002      	b.n	800898a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008984:	2300      	movs	r3, #0
 8008986:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008988:	e235      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800898a:	e234      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800898c:	4b4c      	ldr	r3, [pc, #304]	@ (8008ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800898e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008990:	e231      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8008992:	2300      	movs	r3, #0
 8008994:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008996:	e22e      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8008998:	e9d7 2300 	ldrd	r2, r3, [r7]
 800899c:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 80089a0:	430b      	orrs	r3, r1
 80089a2:	f040 808f 	bne.w	8008ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 80089a6:	4b42      	ldr	r3, [pc, #264]	@ (8008ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80089a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80089aa:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 80089ae:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 80089b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089b2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80089b6:	d06b      	beq.n	8008a90 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 80089b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089ba:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80089be:	d874      	bhi.n	8008aaa <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 80089c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089c2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80089c6:	d056      	beq.n	8008a76 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 80089c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089ca:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80089ce:	d86c      	bhi.n	8008aaa <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 80089d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089d2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80089d6:	d03b      	beq.n	8008a50 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 80089d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089da:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80089de:	d864      	bhi.n	8008aaa <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 80089e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089e2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80089e6:	d021      	beq.n	8008a2c <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 80089e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089ea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80089ee:	d85c      	bhi.n	8008aaa <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 80089f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d004      	beq.n	8008a00 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 80089f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80089fc:	d004      	beq.n	8008a08 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 80089fe:	e054      	b.n	8008aaa <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8008a00:	f7fe fa62 	bl	8006ec8 <HAL_RCC_GetPCLK1Freq>
 8008a04:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008a06:	e1f6      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008a08:	4b29      	ldr	r3, [pc, #164]	@ (8008ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008a10:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008a14:	d107      	bne.n	8008a26 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008a16:	f107 0318 	add.w	r3, r7, #24
 8008a1a:	4618      	mov	r0, r3
 8008a1c:	f000 fa0a 	bl	8008e34 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008a20:	69fb      	ldr	r3, [r7, #28]
 8008a22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008a24:	e1e7      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008a26:	2300      	movs	r3, #0
 8008a28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a2a:	e1e4      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008a2c:	4b20      	ldr	r3, [pc, #128]	@ (8008ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008a34:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008a38:	d107      	bne.n	8008a4a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008a3a:	f107 030c 	add.w	r3, r7, #12
 8008a3e:	4618      	mov	r0, r3
 8008a40:	f000 fb4c 	bl	80090dc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008a44:	693b      	ldr	r3, [r7, #16]
 8008a46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008a48:	e1d5      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008a4a:	2300      	movs	r3, #0
 8008a4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a4e:	e1d2      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008a50:	4b17      	ldr	r3, [pc, #92]	@ (8008ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	f003 0304 	and.w	r3, r3, #4
 8008a58:	2b04      	cmp	r3, #4
 8008a5a:	d109      	bne.n	8008a70 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008a5c:	4b14      	ldr	r3, [pc, #80]	@ (8008ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	08db      	lsrs	r3, r3, #3
 8008a62:	f003 0303 	and.w	r3, r3, #3
 8008a66:	4a13      	ldr	r2, [pc, #76]	@ (8008ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8008a68:	fa22 f303 	lsr.w	r3, r2, r3
 8008a6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008a6e:	e1c2      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008a70:	2300      	movs	r3, #0
 8008a72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a74:	e1bf      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8008a76:	4b0e      	ldr	r3, [pc, #56]	@ (8008ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008a7e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008a82:	d102      	bne.n	8008a8a <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8008a84:	4b0c      	ldr	r3, [pc, #48]	@ (8008ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8008a86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008a88:	e1b5      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008a8a:	2300      	movs	r3, #0
 8008a8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a8e:	e1b2      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008a90:	4b07      	ldr	r3, [pc, #28]	@ (8008ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008a98:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008a9c:	d102      	bne.n	8008aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 8008a9e:	4b07      	ldr	r3, [pc, #28]	@ (8008abc <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8008aa0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008aa2:	e1a8      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008aa4:	2300      	movs	r3, #0
 8008aa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008aa8:	e1a5      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8008aaa:	2300      	movs	r3, #0
 8008aac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008aae:	e1a2      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008ab0:	58024400 	.word	0x58024400
 8008ab4:	03d09000 	.word	0x03d09000
 8008ab8:	003d0900 	.word	0x003d0900
 8008abc:	017d7840 	.word	0x017d7840
 8008ac0:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8008ac4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008ac8:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8008acc:	430b      	orrs	r3, r1
 8008ace:	d173      	bne.n	8008bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8008ad0:	4b9c      	ldr	r3, [pc, #624]	@ (8008d44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008ad2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008ad4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008ad8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008ada:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008adc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008ae0:	d02f      	beq.n	8008b42 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8008ae2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ae4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008ae8:	d863      	bhi.n	8008bb2 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 8008aea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d004      	beq.n	8008afa <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8008af0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008af2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008af6:	d012      	beq.n	8008b1e <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8008af8:	e05b      	b.n	8008bb2 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008afa:	4b92      	ldr	r3, [pc, #584]	@ (8008d44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008b02:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008b06:	d107      	bne.n	8008b18 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008b08:	f107 0318 	add.w	r3, r7, #24
 8008b0c:	4618      	mov	r0, r3
 8008b0e:	f000 f991 	bl	8008e34 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008b12:	69bb      	ldr	r3, [r7, #24]
 8008b14:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008b16:	e16e      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008b18:	2300      	movs	r3, #0
 8008b1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008b1c:	e16b      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008b1e:	4b89      	ldr	r3, [pc, #548]	@ (8008d44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008b26:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008b2a:	d107      	bne.n	8008b3c <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008b2c:	f107 030c 	add.w	r3, r7, #12
 8008b30:	4618      	mov	r0, r3
 8008b32:	f000 fad3 	bl	80090dc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8008b36:	697b      	ldr	r3, [r7, #20]
 8008b38:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008b3a:	e15c      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008b3c:	2300      	movs	r3, #0
 8008b3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008b40:	e159      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008b42:	4b80      	ldr	r3, [pc, #512]	@ (8008d44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008b44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008b46:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008b4a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008b4c:	4b7d      	ldr	r3, [pc, #500]	@ (8008d44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	f003 0304 	and.w	r3, r3, #4
 8008b54:	2b04      	cmp	r3, #4
 8008b56:	d10c      	bne.n	8008b72 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8008b58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d109      	bne.n	8008b72 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008b5e:	4b79      	ldr	r3, [pc, #484]	@ (8008d44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	08db      	lsrs	r3, r3, #3
 8008b64:	f003 0303 	and.w	r3, r3, #3
 8008b68:	4a77      	ldr	r2, [pc, #476]	@ (8008d48 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8008b6a:	fa22 f303 	lsr.w	r3, r2, r3
 8008b6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008b70:	e01e      	b.n	8008bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008b72:	4b74      	ldr	r3, [pc, #464]	@ (8008d44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008b7a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008b7e:	d106      	bne.n	8008b8e <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8008b80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b82:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008b86:	d102      	bne.n	8008b8e <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008b88:	4b70      	ldr	r3, [pc, #448]	@ (8008d4c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8008b8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008b8c:	e010      	b.n	8008bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008b8e:	4b6d      	ldr	r3, [pc, #436]	@ (8008d44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008b96:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008b9a:	d106      	bne.n	8008baa <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8008b9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b9e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008ba2:	d102      	bne.n	8008baa <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008ba4:	4b6a      	ldr	r3, [pc, #424]	@ (8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8008ba6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008ba8:	e002      	b.n	8008bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008baa:	2300      	movs	r3, #0
 8008bac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008bae:	e122      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008bb0:	e121      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8008bb2:	2300      	movs	r3, #0
 8008bb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008bb6:	e11e      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8008bb8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008bbc:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8008bc0:	430b      	orrs	r3, r1
 8008bc2:	d133      	bne.n	8008c2c <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8008bc4:	4b5f      	ldr	r3, [pc, #380]	@ (8008d44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008bc6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008bc8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008bcc:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008bce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d004      	beq.n	8008bde <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8008bd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bd6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008bda:	d012      	beq.n	8008c02 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8008bdc:	e023      	b.n	8008c26 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008bde:	4b59      	ldr	r3, [pc, #356]	@ (8008d44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008be6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008bea:	d107      	bne.n	8008bfc <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008bec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008bf0:	4618      	mov	r0, r3
 8008bf2:	f000 fbc7 	bl	8009384 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008bf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008bfa:	e0fc      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008bfc:	2300      	movs	r3, #0
 8008bfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c00:	e0f9      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008c02:	4b50      	ldr	r3, [pc, #320]	@ (8008d44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008c0a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008c0e:	d107      	bne.n	8008c20 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008c10:	f107 0318 	add.w	r3, r7, #24
 8008c14:	4618      	mov	r0, r3
 8008c16:	f000 f90d 	bl	8008e34 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8008c1a:	6a3b      	ldr	r3, [r7, #32]
 8008c1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008c1e:	e0ea      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008c20:	2300      	movs	r3, #0
 8008c22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c24:	e0e7      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8008c26:	2300      	movs	r3, #0
 8008c28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c2a:	e0e4      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8008c2c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008c30:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8008c34:	430b      	orrs	r3, r1
 8008c36:	f040 808d 	bne.w	8008d54 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8008c3a:	4b42      	ldr	r3, [pc, #264]	@ (8008d44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008c3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c3e:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8008c42:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008c44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c46:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008c4a:	d06b      	beq.n	8008d24 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8008c4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c4e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008c52:	d874      	bhi.n	8008d3e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8008c54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c5a:	d056      	beq.n	8008d0a <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8008c5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c62:	d86c      	bhi.n	8008d3e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8008c64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c66:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008c6a:	d03b      	beq.n	8008ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8008c6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c6e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008c72:	d864      	bhi.n	8008d3e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8008c74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c76:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008c7a:	d021      	beq.n	8008cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8008c7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c7e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008c82:	d85c      	bhi.n	8008d3e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8008c84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d004      	beq.n	8008c94 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8008c8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c8c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008c90:	d004      	beq.n	8008c9c <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8008c92:	e054      	b.n	8008d3e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8008c94:	f000 f8b8 	bl	8008e08 <HAL_RCCEx_GetD3PCLK1Freq>
 8008c98:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008c9a:	e0ac      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008c9c:	4b29      	ldr	r3, [pc, #164]	@ (8008d44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008ca4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008ca8:	d107      	bne.n	8008cba <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008caa:	f107 0318 	add.w	r3, r7, #24
 8008cae:	4618      	mov	r0, r3
 8008cb0:	f000 f8c0 	bl	8008e34 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008cb4:	69fb      	ldr	r3, [r7, #28]
 8008cb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008cb8:	e09d      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008cba:	2300      	movs	r3, #0
 8008cbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008cbe:	e09a      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008cc0:	4b20      	ldr	r3, [pc, #128]	@ (8008d44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008cc8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008ccc:	d107      	bne.n	8008cde <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008cce:	f107 030c 	add.w	r3, r7, #12
 8008cd2:	4618      	mov	r0, r3
 8008cd4:	f000 fa02 	bl	80090dc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008cd8:	693b      	ldr	r3, [r7, #16]
 8008cda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008cdc:	e08b      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008cde:	2300      	movs	r3, #0
 8008ce0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008ce2:	e088      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008ce4:	4b17      	ldr	r3, [pc, #92]	@ (8008d44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	f003 0304 	and.w	r3, r3, #4
 8008cec:	2b04      	cmp	r3, #4
 8008cee:	d109      	bne.n	8008d04 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008cf0:	4b14      	ldr	r3, [pc, #80]	@ (8008d44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	08db      	lsrs	r3, r3, #3
 8008cf6:	f003 0303 	and.w	r3, r3, #3
 8008cfa:	4a13      	ldr	r2, [pc, #76]	@ (8008d48 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8008cfc:	fa22 f303 	lsr.w	r3, r2, r3
 8008d00:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008d02:	e078      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008d04:	2300      	movs	r3, #0
 8008d06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d08:	e075      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8008d0a:	4b0e      	ldr	r3, [pc, #56]	@ (8008d44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008d12:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008d16:	d102      	bne.n	8008d1e <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8008d18:	4b0c      	ldr	r3, [pc, #48]	@ (8008d4c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8008d1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008d1c:	e06b      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008d1e:	2300      	movs	r3, #0
 8008d20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d22:	e068      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008d24:	4b07      	ldr	r3, [pc, #28]	@ (8008d44 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008d2c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008d30:	d102      	bne.n	8008d38 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 8008d32:	4b07      	ldr	r3, [pc, #28]	@ (8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8008d34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008d36:	e05e      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008d38:	2300      	movs	r3, #0
 8008d3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d3c:	e05b      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8008d3e:	2300      	movs	r3, #0
 8008d40:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d42:	e058      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008d44:	58024400 	.word	0x58024400
 8008d48:	03d09000 	.word	0x03d09000
 8008d4c:	003d0900 	.word	0x003d0900
 8008d50:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8008d54:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008d58:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8008d5c:	430b      	orrs	r3, r1
 8008d5e:	d148      	bne.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8008d60:	4b27      	ldr	r3, [pc, #156]	@ (8008e00 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8008d62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008d64:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008d68:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008d6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d6c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008d70:	d02a      	beq.n	8008dc8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 8008d72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d74:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008d78:	d838      	bhi.n	8008dec <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8008d7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d004      	beq.n	8008d8a <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8008d80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d82:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008d86:	d00d      	beq.n	8008da4 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8008d88:	e030      	b.n	8008dec <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008d8a:	4b1d      	ldr	r3, [pc, #116]	@ (8008e00 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008d92:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008d96:	d102      	bne.n	8008d9e <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8008d98:	4b1a      	ldr	r3, [pc, #104]	@ (8008e04 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8008d9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008d9c:	e02b      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008d9e:	2300      	movs	r3, #0
 8008da0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008da2:	e028      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008da4:	4b16      	ldr	r3, [pc, #88]	@ (8008e00 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008dac:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008db0:	d107      	bne.n	8008dc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008db2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008db6:	4618      	mov	r0, r3
 8008db8:	f000 fae4 	bl	8009384 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008dbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008dbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008dc0:	e019      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008dc2:	2300      	movs	r3, #0
 8008dc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008dc6:	e016      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008dc8:	4b0d      	ldr	r3, [pc, #52]	@ (8008e00 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008dd0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008dd4:	d107      	bne.n	8008de6 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008dd6:	f107 0318 	add.w	r3, r7, #24
 8008dda:	4618      	mov	r0, r3
 8008ddc:	f000 f82a 	bl	8008e34 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008de0:	69fb      	ldr	r3, [r7, #28]
 8008de2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008de4:	e007      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008de6:	2300      	movs	r3, #0
 8008de8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008dea:	e004      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8008dec:	2300      	movs	r3, #0
 8008dee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008df0:	e001      	b.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 8008df2:	2300      	movs	r3, #0
 8008df4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8008df6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8008df8:	4618      	mov	r0, r3
 8008dfa:	3740      	adds	r7, #64	@ 0x40
 8008dfc:	46bd      	mov	sp, r7
 8008dfe:	bd80      	pop	{r7, pc}
 8008e00:	58024400 	.word	0x58024400
 8008e04:	017d7840 	.word	0x017d7840

08008e08 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8008e08:	b580      	push	{r7, lr}
 8008e0a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8008e0c:	f7fe f82c 	bl	8006e68 <HAL_RCC_GetHCLKFreq>
 8008e10:	4602      	mov	r2, r0
 8008e12:	4b06      	ldr	r3, [pc, #24]	@ (8008e2c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8008e14:	6a1b      	ldr	r3, [r3, #32]
 8008e16:	091b      	lsrs	r3, r3, #4
 8008e18:	f003 0307 	and.w	r3, r3, #7
 8008e1c:	4904      	ldr	r1, [pc, #16]	@ (8008e30 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8008e1e:	5ccb      	ldrb	r3, [r1, r3]
 8008e20:	f003 031f 	and.w	r3, r3, #31
 8008e24:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8008e28:	4618      	mov	r0, r3
 8008e2a:	bd80      	pop	{r7, pc}
 8008e2c:	58024400 	.word	0x58024400
 8008e30:	0800c08c 	.word	0x0800c08c

08008e34 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8008e34:	b480      	push	{r7}
 8008e36:	b089      	sub	sp, #36	@ 0x24
 8008e38:	af00      	add	r7, sp, #0
 8008e3a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008e3c:	4ba1      	ldr	r3, [pc, #644]	@ (80090c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008e3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e40:	f003 0303 	and.w	r3, r3, #3
 8008e44:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8008e46:	4b9f      	ldr	r3, [pc, #636]	@ (80090c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008e48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e4a:	0b1b      	lsrs	r3, r3, #12
 8008e4c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008e50:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8008e52:	4b9c      	ldr	r3, [pc, #624]	@ (80090c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008e54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e56:	091b      	lsrs	r3, r3, #4
 8008e58:	f003 0301 	and.w	r3, r3, #1
 8008e5c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8008e5e:	4b99      	ldr	r3, [pc, #612]	@ (80090c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008e60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e62:	08db      	lsrs	r3, r3, #3
 8008e64:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008e68:	693a      	ldr	r2, [r7, #16]
 8008e6a:	fb02 f303 	mul.w	r3, r2, r3
 8008e6e:	ee07 3a90 	vmov	s15, r3
 8008e72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e76:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8008e7a:	697b      	ldr	r3, [r7, #20]
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	f000 8111 	beq.w	80090a4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8008e82:	69bb      	ldr	r3, [r7, #24]
 8008e84:	2b02      	cmp	r3, #2
 8008e86:	f000 8083 	beq.w	8008f90 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8008e8a:	69bb      	ldr	r3, [r7, #24]
 8008e8c:	2b02      	cmp	r3, #2
 8008e8e:	f200 80a1 	bhi.w	8008fd4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8008e92:	69bb      	ldr	r3, [r7, #24]
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d003      	beq.n	8008ea0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8008e98:	69bb      	ldr	r3, [r7, #24]
 8008e9a:	2b01      	cmp	r3, #1
 8008e9c:	d056      	beq.n	8008f4c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8008e9e:	e099      	b.n	8008fd4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008ea0:	4b88      	ldr	r3, [pc, #544]	@ (80090c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	f003 0320 	and.w	r3, r3, #32
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d02d      	beq.n	8008f08 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008eac:	4b85      	ldr	r3, [pc, #532]	@ (80090c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	08db      	lsrs	r3, r3, #3
 8008eb2:	f003 0303 	and.w	r3, r3, #3
 8008eb6:	4a84      	ldr	r2, [pc, #528]	@ (80090c8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8008eb8:	fa22 f303 	lsr.w	r3, r2, r3
 8008ebc:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008ebe:	68bb      	ldr	r3, [r7, #8]
 8008ec0:	ee07 3a90 	vmov	s15, r3
 8008ec4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008ec8:	697b      	ldr	r3, [r7, #20]
 8008eca:	ee07 3a90 	vmov	s15, r3
 8008ece:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ed2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008ed6:	4b7b      	ldr	r3, [pc, #492]	@ (80090c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008ed8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008eda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ede:	ee07 3a90 	vmov	s15, r3
 8008ee2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008ee6:	ed97 6a03 	vldr	s12, [r7, #12]
 8008eea:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80090cc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008eee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008ef2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008ef6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008efa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008efe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008f02:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8008f06:	e087      	b.n	8009018 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008f08:	697b      	ldr	r3, [r7, #20]
 8008f0a:	ee07 3a90 	vmov	s15, r3
 8008f0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f12:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80090d0 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8008f16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008f1a:	4b6a      	ldr	r3, [pc, #424]	@ (80090c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008f1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f22:	ee07 3a90 	vmov	s15, r3
 8008f26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008f2a:	ed97 6a03 	vldr	s12, [r7, #12]
 8008f2e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80090cc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008f32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008f36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008f3a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008f3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008f42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008f46:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008f4a:	e065      	b.n	8009018 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008f4c:	697b      	ldr	r3, [r7, #20]
 8008f4e:	ee07 3a90 	vmov	s15, r3
 8008f52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f56:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80090d4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008f5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008f5e:	4b59      	ldr	r3, [pc, #356]	@ (80090c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008f60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f66:	ee07 3a90 	vmov	s15, r3
 8008f6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008f6e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008f72:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80090cc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008f76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008f7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008f7e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008f82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008f86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008f8a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008f8e:	e043      	b.n	8009018 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008f90:	697b      	ldr	r3, [r7, #20]
 8008f92:	ee07 3a90 	vmov	s15, r3
 8008f96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f9a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80090d8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8008f9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008fa2:	4b48      	ldr	r3, [pc, #288]	@ (80090c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008fa4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fa6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008faa:	ee07 3a90 	vmov	s15, r3
 8008fae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008fb2:	ed97 6a03 	vldr	s12, [r7, #12]
 8008fb6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80090cc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008fba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008fbe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008fc2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008fc6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008fca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008fce:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008fd2:	e021      	b.n	8009018 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008fd4:	697b      	ldr	r3, [r7, #20]
 8008fd6:	ee07 3a90 	vmov	s15, r3
 8008fda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008fde:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80090d4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008fe2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008fe6:	4b37      	ldr	r3, [pc, #220]	@ (80090c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008fe8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008fee:	ee07 3a90 	vmov	s15, r3
 8008ff2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008ff6:	ed97 6a03 	vldr	s12, [r7, #12]
 8008ffa:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80090cc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008ffe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009002:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009006:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800900a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800900e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009012:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009016:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8009018:	4b2a      	ldr	r3, [pc, #168]	@ (80090c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800901a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800901c:	0a5b      	lsrs	r3, r3, #9
 800901e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009022:	ee07 3a90 	vmov	s15, r3
 8009026:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800902a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800902e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009032:	edd7 6a07 	vldr	s13, [r7, #28]
 8009036:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800903a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800903e:	ee17 2a90 	vmov	r2, s15
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8009046:	4b1f      	ldr	r3, [pc, #124]	@ (80090c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009048:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800904a:	0c1b      	lsrs	r3, r3, #16
 800904c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009050:	ee07 3a90 	vmov	s15, r3
 8009054:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009058:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800905c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009060:	edd7 6a07 	vldr	s13, [r7, #28]
 8009064:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009068:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800906c:	ee17 2a90 	vmov	r2, s15
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8009074:	4b13      	ldr	r3, [pc, #76]	@ (80090c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009076:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009078:	0e1b      	lsrs	r3, r3, #24
 800907a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800907e:	ee07 3a90 	vmov	s15, r3
 8009082:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009086:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800908a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800908e:	edd7 6a07 	vldr	s13, [r7, #28]
 8009092:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009096:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800909a:	ee17 2a90 	vmov	r2, s15
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80090a2:	e008      	b.n	80090b6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	2200      	movs	r2, #0
 80090a8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	2200      	movs	r2, #0
 80090ae:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	2200      	movs	r2, #0
 80090b4:	609a      	str	r2, [r3, #8]
}
 80090b6:	bf00      	nop
 80090b8:	3724      	adds	r7, #36	@ 0x24
 80090ba:	46bd      	mov	sp, r7
 80090bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c0:	4770      	bx	lr
 80090c2:	bf00      	nop
 80090c4:	58024400 	.word	0x58024400
 80090c8:	03d09000 	.word	0x03d09000
 80090cc:	46000000 	.word	0x46000000
 80090d0:	4c742400 	.word	0x4c742400
 80090d4:	4a742400 	.word	0x4a742400
 80090d8:	4bbebc20 	.word	0x4bbebc20

080090dc <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80090dc:	b480      	push	{r7}
 80090de:	b089      	sub	sp, #36	@ 0x24
 80090e0:	af00      	add	r7, sp, #0
 80090e2:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80090e4:	4ba1      	ldr	r3, [pc, #644]	@ (800936c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80090e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090e8:	f003 0303 	and.w	r3, r3, #3
 80090ec:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80090ee:	4b9f      	ldr	r3, [pc, #636]	@ (800936c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80090f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090f2:	0d1b      	lsrs	r3, r3, #20
 80090f4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80090f8:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80090fa:	4b9c      	ldr	r3, [pc, #624]	@ (800936c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80090fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090fe:	0a1b      	lsrs	r3, r3, #8
 8009100:	f003 0301 	and.w	r3, r3, #1
 8009104:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8009106:	4b99      	ldr	r3, [pc, #612]	@ (800936c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009108:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800910a:	08db      	lsrs	r3, r3, #3
 800910c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009110:	693a      	ldr	r2, [r7, #16]
 8009112:	fb02 f303 	mul.w	r3, r2, r3
 8009116:	ee07 3a90 	vmov	s15, r3
 800911a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800911e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8009122:	697b      	ldr	r3, [r7, #20]
 8009124:	2b00      	cmp	r3, #0
 8009126:	f000 8111 	beq.w	800934c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800912a:	69bb      	ldr	r3, [r7, #24]
 800912c:	2b02      	cmp	r3, #2
 800912e:	f000 8083 	beq.w	8009238 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8009132:	69bb      	ldr	r3, [r7, #24]
 8009134:	2b02      	cmp	r3, #2
 8009136:	f200 80a1 	bhi.w	800927c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800913a:	69bb      	ldr	r3, [r7, #24]
 800913c:	2b00      	cmp	r3, #0
 800913e:	d003      	beq.n	8009148 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8009140:	69bb      	ldr	r3, [r7, #24]
 8009142:	2b01      	cmp	r3, #1
 8009144:	d056      	beq.n	80091f4 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8009146:	e099      	b.n	800927c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009148:	4b88      	ldr	r3, [pc, #544]	@ (800936c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	f003 0320 	and.w	r3, r3, #32
 8009150:	2b00      	cmp	r3, #0
 8009152:	d02d      	beq.n	80091b0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009154:	4b85      	ldr	r3, [pc, #532]	@ (800936c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	08db      	lsrs	r3, r3, #3
 800915a:	f003 0303 	and.w	r3, r3, #3
 800915e:	4a84      	ldr	r2, [pc, #528]	@ (8009370 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8009160:	fa22 f303 	lsr.w	r3, r2, r3
 8009164:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009166:	68bb      	ldr	r3, [r7, #8]
 8009168:	ee07 3a90 	vmov	s15, r3
 800916c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009170:	697b      	ldr	r3, [r7, #20]
 8009172:	ee07 3a90 	vmov	s15, r3
 8009176:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800917a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800917e:	4b7b      	ldr	r3, [pc, #492]	@ (800936c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009180:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009182:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009186:	ee07 3a90 	vmov	s15, r3
 800918a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800918e:	ed97 6a03 	vldr	s12, [r7, #12]
 8009192:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8009374 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009196:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800919a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800919e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80091a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80091a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80091aa:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80091ae:	e087      	b.n	80092c0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80091b0:	697b      	ldr	r3, [r7, #20]
 80091b2:	ee07 3a90 	vmov	s15, r3
 80091b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80091ba:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8009378 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80091be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80091c2:	4b6a      	ldr	r3, [pc, #424]	@ (800936c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80091c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80091ca:	ee07 3a90 	vmov	s15, r3
 80091ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80091d2:	ed97 6a03 	vldr	s12, [r7, #12]
 80091d6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8009374 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80091da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80091de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80091e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80091e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80091ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80091ee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80091f2:	e065      	b.n	80092c0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80091f4:	697b      	ldr	r3, [r7, #20]
 80091f6:	ee07 3a90 	vmov	s15, r3
 80091fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80091fe:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800937c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8009202:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009206:	4b59      	ldr	r3, [pc, #356]	@ (800936c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009208:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800920a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800920e:	ee07 3a90 	vmov	s15, r3
 8009212:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009216:	ed97 6a03 	vldr	s12, [r7, #12]
 800921a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8009374 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800921e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009222:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009226:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800922a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800922e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009232:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009236:	e043      	b.n	80092c0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009238:	697b      	ldr	r3, [r7, #20]
 800923a:	ee07 3a90 	vmov	s15, r3
 800923e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009242:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8009380 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8009246:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800924a:	4b48      	ldr	r3, [pc, #288]	@ (800936c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800924c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800924e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009252:	ee07 3a90 	vmov	s15, r3
 8009256:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800925a:	ed97 6a03 	vldr	s12, [r7, #12]
 800925e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8009374 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009262:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009266:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800926a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800926e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009272:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009276:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800927a:	e021      	b.n	80092c0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800927c:	697b      	ldr	r3, [r7, #20]
 800927e:	ee07 3a90 	vmov	s15, r3
 8009282:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009286:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800937c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800928a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800928e:	4b37      	ldr	r3, [pc, #220]	@ (800936c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009290:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009292:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009296:	ee07 3a90 	vmov	s15, r3
 800929a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800929e:	ed97 6a03 	vldr	s12, [r7, #12]
 80092a2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8009374 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80092a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80092aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80092ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80092b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80092b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80092ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80092be:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80092c0:	4b2a      	ldr	r3, [pc, #168]	@ (800936c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80092c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092c4:	0a5b      	lsrs	r3, r3, #9
 80092c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80092ca:	ee07 3a90 	vmov	s15, r3
 80092ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80092d2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80092d6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80092da:	edd7 6a07 	vldr	s13, [r7, #28]
 80092de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80092e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80092e6:	ee17 2a90 	vmov	r2, s15
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80092ee:	4b1f      	ldr	r3, [pc, #124]	@ (800936c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80092f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092f2:	0c1b      	lsrs	r3, r3, #16
 80092f4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80092f8:	ee07 3a90 	vmov	s15, r3
 80092fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009300:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009304:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009308:	edd7 6a07 	vldr	s13, [r7, #28]
 800930c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009310:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009314:	ee17 2a90 	vmov	r2, s15
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800931c:	4b13      	ldr	r3, [pc, #76]	@ (800936c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800931e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009320:	0e1b      	lsrs	r3, r3, #24
 8009322:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009326:	ee07 3a90 	vmov	s15, r3
 800932a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800932e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009332:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009336:	edd7 6a07 	vldr	s13, [r7, #28]
 800933a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800933e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009342:	ee17 2a90 	vmov	r2, s15
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800934a:	e008      	b.n	800935e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	2200      	movs	r2, #0
 8009350:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	2200      	movs	r2, #0
 8009356:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	2200      	movs	r2, #0
 800935c:	609a      	str	r2, [r3, #8]
}
 800935e:	bf00      	nop
 8009360:	3724      	adds	r7, #36	@ 0x24
 8009362:	46bd      	mov	sp, r7
 8009364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009368:	4770      	bx	lr
 800936a:	bf00      	nop
 800936c:	58024400 	.word	0x58024400
 8009370:	03d09000 	.word	0x03d09000
 8009374:	46000000 	.word	0x46000000
 8009378:	4c742400 	.word	0x4c742400
 800937c:	4a742400 	.word	0x4a742400
 8009380:	4bbebc20 	.word	0x4bbebc20

08009384 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8009384:	b480      	push	{r7}
 8009386:	b089      	sub	sp, #36	@ 0x24
 8009388:	af00      	add	r7, sp, #0
 800938a:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800938c:	4ba0      	ldr	r3, [pc, #640]	@ (8009610 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800938e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009390:	f003 0303 	and.w	r3, r3, #3
 8009394:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8009396:	4b9e      	ldr	r3, [pc, #632]	@ (8009610 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009398:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800939a:	091b      	lsrs	r3, r3, #4
 800939c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80093a0:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 80093a2:	4b9b      	ldr	r3, [pc, #620]	@ (8009610 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80093a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093a6:	f003 0301 	and.w	r3, r3, #1
 80093aa:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80093ac:	4b98      	ldr	r3, [pc, #608]	@ (8009610 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80093ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80093b0:	08db      	lsrs	r3, r3, #3
 80093b2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80093b6:	693a      	ldr	r2, [r7, #16]
 80093b8:	fb02 f303 	mul.w	r3, r2, r3
 80093bc:	ee07 3a90 	vmov	s15, r3
 80093c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80093c4:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 80093c8:	697b      	ldr	r3, [r7, #20]
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	f000 8111 	beq.w	80095f2 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 80093d0:	69bb      	ldr	r3, [r7, #24]
 80093d2:	2b02      	cmp	r3, #2
 80093d4:	f000 8083 	beq.w	80094de <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 80093d8:	69bb      	ldr	r3, [r7, #24]
 80093da:	2b02      	cmp	r3, #2
 80093dc:	f200 80a1 	bhi.w	8009522 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 80093e0:	69bb      	ldr	r3, [r7, #24]
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d003      	beq.n	80093ee <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 80093e6:	69bb      	ldr	r3, [r7, #24]
 80093e8:	2b01      	cmp	r3, #1
 80093ea:	d056      	beq.n	800949a <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 80093ec:	e099      	b.n	8009522 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80093ee:	4b88      	ldr	r3, [pc, #544]	@ (8009610 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	f003 0320 	and.w	r3, r3, #32
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d02d      	beq.n	8009456 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80093fa:	4b85      	ldr	r3, [pc, #532]	@ (8009610 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	08db      	lsrs	r3, r3, #3
 8009400:	f003 0303 	and.w	r3, r3, #3
 8009404:	4a83      	ldr	r2, [pc, #524]	@ (8009614 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8009406:	fa22 f303 	lsr.w	r3, r2, r3
 800940a:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800940c:	68bb      	ldr	r3, [r7, #8]
 800940e:	ee07 3a90 	vmov	s15, r3
 8009412:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009416:	697b      	ldr	r3, [r7, #20]
 8009418:	ee07 3a90 	vmov	s15, r3
 800941c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009420:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009424:	4b7a      	ldr	r3, [pc, #488]	@ (8009610 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009426:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009428:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800942c:	ee07 3a90 	vmov	s15, r3
 8009430:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009434:	ed97 6a03 	vldr	s12, [r7, #12]
 8009438:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8009618 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800943c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009440:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009444:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009448:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800944c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009450:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8009454:	e087      	b.n	8009566 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009456:	697b      	ldr	r3, [r7, #20]
 8009458:	ee07 3a90 	vmov	s15, r3
 800945c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009460:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800961c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8009464:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009468:	4b69      	ldr	r3, [pc, #420]	@ (8009610 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800946a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800946c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009470:	ee07 3a90 	vmov	s15, r3
 8009474:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009478:	ed97 6a03 	vldr	s12, [r7, #12]
 800947c:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8009618 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009480:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009484:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009488:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800948c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009490:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009494:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009498:	e065      	b.n	8009566 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800949a:	697b      	ldr	r3, [r7, #20]
 800949c:	ee07 3a90 	vmov	s15, r3
 80094a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80094a4:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8009620 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 80094a8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80094ac:	4b58      	ldr	r3, [pc, #352]	@ (8009610 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80094ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80094b4:	ee07 3a90 	vmov	s15, r3
 80094b8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80094bc:	ed97 6a03 	vldr	s12, [r7, #12]
 80094c0:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8009618 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80094c4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80094c8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80094cc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80094d0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80094d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80094d8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80094dc:	e043      	b.n	8009566 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80094de:	697b      	ldr	r3, [r7, #20]
 80094e0:	ee07 3a90 	vmov	s15, r3
 80094e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80094e8:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8009624 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 80094ec:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80094f0:	4b47      	ldr	r3, [pc, #284]	@ (8009610 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80094f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80094f8:	ee07 3a90 	vmov	s15, r3
 80094fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009500:	ed97 6a03 	vldr	s12, [r7, #12]
 8009504:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8009618 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009508:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800950c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009510:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009514:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009518:	ee67 7a27 	vmul.f32	s15, s14, s15
 800951c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009520:	e021      	b.n	8009566 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009522:	697b      	ldr	r3, [r7, #20]
 8009524:	ee07 3a90 	vmov	s15, r3
 8009528:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800952c:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800961c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8009530:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009534:	4b36      	ldr	r3, [pc, #216]	@ (8009610 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009536:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009538:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800953c:	ee07 3a90 	vmov	s15, r3
 8009540:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009544:	ed97 6a03 	vldr	s12, [r7, #12]
 8009548:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8009618 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800954c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009550:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009554:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009558:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800955c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009560:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009564:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8009566:	4b2a      	ldr	r3, [pc, #168]	@ (8009610 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009568:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800956a:	0a5b      	lsrs	r3, r3, #9
 800956c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009570:	ee07 3a90 	vmov	s15, r3
 8009574:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009578:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800957c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009580:	edd7 6a07 	vldr	s13, [r7, #28]
 8009584:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009588:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800958c:	ee17 2a90 	vmov	r2, s15
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8009594:	4b1e      	ldr	r3, [pc, #120]	@ (8009610 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009596:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009598:	0c1b      	lsrs	r3, r3, #16
 800959a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800959e:	ee07 3a90 	vmov	s15, r3
 80095a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80095a6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80095aa:	ee37 7a87 	vadd.f32	s14, s15, s14
 80095ae:	edd7 6a07 	vldr	s13, [r7, #28]
 80095b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80095b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80095ba:	ee17 2a90 	vmov	r2, s15
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 80095c2:	4b13      	ldr	r3, [pc, #76]	@ (8009610 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80095c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80095c6:	0e1b      	lsrs	r3, r3, #24
 80095c8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80095cc:	ee07 3a90 	vmov	s15, r3
 80095d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80095d4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80095d8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80095dc:	edd7 6a07 	vldr	s13, [r7, #28]
 80095e0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80095e4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80095e8:	ee17 2a90 	vmov	r2, s15
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 80095f0:	e008      	b.n	8009604 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	2200      	movs	r2, #0
 80095f6:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	2200      	movs	r2, #0
 80095fc:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	2200      	movs	r2, #0
 8009602:	609a      	str	r2, [r3, #8]
}
 8009604:	bf00      	nop
 8009606:	3724      	adds	r7, #36	@ 0x24
 8009608:	46bd      	mov	sp, r7
 800960a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800960e:	4770      	bx	lr
 8009610:	58024400 	.word	0x58024400
 8009614:	03d09000 	.word	0x03d09000
 8009618:	46000000 	.word	0x46000000
 800961c:	4c742400 	.word	0x4c742400
 8009620:	4a742400 	.word	0x4a742400
 8009624:	4bbebc20 	.word	0x4bbebc20

08009628 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8009628:	b580      	push	{r7, lr}
 800962a:	b084      	sub	sp, #16
 800962c:	af00      	add	r7, sp, #0
 800962e:	6078      	str	r0, [r7, #4]
 8009630:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009632:	2300      	movs	r3, #0
 8009634:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009636:	4b53      	ldr	r3, [pc, #332]	@ (8009784 <RCCEx_PLL2_Config+0x15c>)
 8009638:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800963a:	f003 0303 	and.w	r3, r3, #3
 800963e:	2b03      	cmp	r3, #3
 8009640:	d101      	bne.n	8009646 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8009642:	2301      	movs	r3, #1
 8009644:	e099      	b.n	800977a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8009646:	4b4f      	ldr	r3, [pc, #316]	@ (8009784 <RCCEx_PLL2_Config+0x15c>)
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	4a4e      	ldr	r2, [pc, #312]	@ (8009784 <RCCEx_PLL2_Config+0x15c>)
 800964c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009650:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009652:	f7f7 fee3 	bl	800141c <HAL_GetTick>
 8009656:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009658:	e008      	b.n	800966c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800965a:	f7f7 fedf 	bl	800141c <HAL_GetTick>
 800965e:	4602      	mov	r2, r0
 8009660:	68bb      	ldr	r3, [r7, #8]
 8009662:	1ad3      	subs	r3, r2, r3
 8009664:	2b02      	cmp	r3, #2
 8009666:	d901      	bls.n	800966c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8009668:	2303      	movs	r3, #3
 800966a:	e086      	b.n	800977a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800966c:	4b45      	ldr	r3, [pc, #276]	@ (8009784 <RCCEx_PLL2_Config+0x15c>)
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009674:	2b00      	cmp	r3, #0
 8009676:	d1f0      	bne.n	800965a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8009678:	4b42      	ldr	r3, [pc, #264]	@ (8009784 <RCCEx_PLL2_Config+0x15c>)
 800967a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800967c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	031b      	lsls	r3, r3, #12
 8009686:	493f      	ldr	r1, [pc, #252]	@ (8009784 <RCCEx_PLL2_Config+0x15c>)
 8009688:	4313      	orrs	r3, r2
 800968a:	628b      	str	r3, [r1, #40]	@ 0x28
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	685b      	ldr	r3, [r3, #4]
 8009690:	3b01      	subs	r3, #1
 8009692:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	689b      	ldr	r3, [r3, #8]
 800969a:	3b01      	subs	r3, #1
 800969c:	025b      	lsls	r3, r3, #9
 800969e:	b29b      	uxth	r3, r3
 80096a0:	431a      	orrs	r2, r3
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	68db      	ldr	r3, [r3, #12]
 80096a6:	3b01      	subs	r3, #1
 80096a8:	041b      	lsls	r3, r3, #16
 80096aa:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80096ae:	431a      	orrs	r2, r3
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	691b      	ldr	r3, [r3, #16]
 80096b4:	3b01      	subs	r3, #1
 80096b6:	061b      	lsls	r3, r3, #24
 80096b8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80096bc:	4931      	ldr	r1, [pc, #196]	@ (8009784 <RCCEx_PLL2_Config+0x15c>)
 80096be:	4313      	orrs	r3, r2
 80096c0:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80096c2:	4b30      	ldr	r3, [pc, #192]	@ (8009784 <RCCEx_PLL2_Config+0x15c>)
 80096c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096c6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	695b      	ldr	r3, [r3, #20]
 80096ce:	492d      	ldr	r1, [pc, #180]	@ (8009784 <RCCEx_PLL2_Config+0x15c>)
 80096d0:	4313      	orrs	r3, r2
 80096d2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80096d4:	4b2b      	ldr	r3, [pc, #172]	@ (8009784 <RCCEx_PLL2_Config+0x15c>)
 80096d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096d8:	f023 0220 	bic.w	r2, r3, #32
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	699b      	ldr	r3, [r3, #24]
 80096e0:	4928      	ldr	r1, [pc, #160]	@ (8009784 <RCCEx_PLL2_Config+0x15c>)
 80096e2:	4313      	orrs	r3, r2
 80096e4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80096e6:	4b27      	ldr	r3, [pc, #156]	@ (8009784 <RCCEx_PLL2_Config+0x15c>)
 80096e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096ea:	4a26      	ldr	r2, [pc, #152]	@ (8009784 <RCCEx_PLL2_Config+0x15c>)
 80096ec:	f023 0310 	bic.w	r3, r3, #16
 80096f0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80096f2:	4b24      	ldr	r3, [pc, #144]	@ (8009784 <RCCEx_PLL2_Config+0x15c>)
 80096f4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80096f6:	4b24      	ldr	r3, [pc, #144]	@ (8009788 <RCCEx_PLL2_Config+0x160>)
 80096f8:	4013      	ands	r3, r2
 80096fa:	687a      	ldr	r2, [r7, #4]
 80096fc:	69d2      	ldr	r2, [r2, #28]
 80096fe:	00d2      	lsls	r2, r2, #3
 8009700:	4920      	ldr	r1, [pc, #128]	@ (8009784 <RCCEx_PLL2_Config+0x15c>)
 8009702:	4313      	orrs	r3, r2
 8009704:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8009706:	4b1f      	ldr	r3, [pc, #124]	@ (8009784 <RCCEx_PLL2_Config+0x15c>)
 8009708:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800970a:	4a1e      	ldr	r2, [pc, #120]	@ (8009784 <RCCEx_PLL2_Config+0x15c>)
 800970c:	f043 0310 	orr.w	r3, r3, #16
 8009710:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8009712:	683b      	ldr	r3, [r7, #0]
 8009714:	2b00      	cmp	r3, #0
 8009716:	d106      	bne.n	8009726 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8009718:	4b1a      	ldr	r3, [pc, #104]	@ (8009784 <RCCEx_PLL2_Config+0x15c>)
 800971a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800971c:	4a19      	ldr	r2, [pc, #100]	@ (8009784 <RCCEx_PLL2_Config+0x15c>)
 800971e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009722:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009724:	e00f      	b.n	8009746 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8009726:	683b      	ldr	r3, [r7, #0]
 8009728:	2b01      	cmp	r3, #1
 800972a:	d106      	bne.n	800973a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800972c:	4b15      	ldr	r3, [pc, #84]	@ (8009784 <RCCEx_PLL2_Config+0x15c>)
 800972e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009730:	4a14      	ldr	r2, [pc, #80]	@ (8009784 <RCCEx_PLL2_Config+0x15c>)
 8009732:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009736:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009738:	e005      	b.n	8009746 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800973a:	4b12      	ldr	r3, [pc, #72]	@ (8009784 <RCCEx_PLL2_Config+0x15c>)
 800973c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800973e:	4a11      	ldr	r2, [pc, #68]	@ (8009784 <RCCEx_PLL2_Config+0x15c>)
 8009740:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009744:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8009746:	4b0f      	ldr	r3, [pc, #60]	@ (8009784 <RCCEx_PLL2_Config+0x15c>)
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	4a0e      	ldr	r2, [pc, #56]	@ (8009784 <RCCEx_PLL2_Config+0x15c>)
 800974c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009750:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009752:	f7f7 fe63 	bl	800141c <HAL_GetTick>
 8009756:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009758:	e008      	b.n	800976c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800975a:	f7f7 fe5f 	bl	800141c <HAL_GetTick>
 800975e:	4602      	mov	r2, r0
 8009760:	68bb      	ldr	r3, [r7, #8]
 8009762:	1ad3      	subs	r3, r2, r3
 8009764:	2b02      	cmp	r3, #2
 8009766:	d901      	bls.n	800976c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8009768:	2303      	movs	r3, #3
 800976a:	e006      	b.n	800977a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800976c:	4b05      	ldr	r3, [pc, #20]	@ (8009784 <RCCEx_PLL2_Config+0x15c>)
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009774:	2b00      	cmp	r3, #0
 8009776:	d0f0      	beq.n	800975a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8009778:	7bfb      	ldrb	r3, [r7, #15]
}
 800977a:	4618      	mov	r0, r3
 800977c:	3710      	adds	r7, #16
 800977e:	46bd      	mov	sp, r7
 8009780:	bd80      	pop	{r7, pc}
 8009782:	bf00      	nop
 8009784:	58024400 	.word	0x58024400
 8009788:	ffff0007 	.word	0xffff0007

0800978c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800978c:	b580      	push	{r7, lr}
 800978e:	b084      	sub	sp, #16
 8009790:	af00      	add	r7, sp, #0
 8009792:	6078      	str	r0, [r7, #4]
 8009794:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009796:	2300      	movs	r3, #0
 8009798:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800979a:	4b53      	ldr	r3, [pc, #332]	@ (80098e8 <RCCEx_PLL3_Config+0x15c>)
 800979c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800979e:	f003 0303 	and.w	r3, r3, #3
 80097a2:	2b03      	cmp	r3, #3
 80097a4:	d101      	bne.n	80097aa <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80097a6:	2301      	movs	r3, #1
 80097a8:	e099      	b.n	80098de <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80097aa:	4b4f      	ldr	r3, [pc, #316]	@ (80098e8 <RCCEx_PLL3_Config+0x15c>)
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	4a4e      	ldr	r2, [pc, #312]	@ (80098e8 <RCCEx_PLL3_Config+0x15c>)
 80097b0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80097b4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80097b6:	f7f7 fe31 	bl	800141c <HAL_GetTick>
 80097ba:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80097bc:	e008      	b.n	80097d0 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80097be:	f7f7 fe2d 	bl	800141c <HAL_GetTick>
 80097c2:	4602      	mov	r2, r0
 80097c4:	68bb      	ldr	r3, [r7, #8]
 80097c6:	1ad3      	subs	r3, r2, r3
 80097c8:	2b02      	cmp	r3, #2
 80097ca:	d901      	bls.n	80097d0 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80097cc:	2303      	movs	r3, #3
 80097ce:	e086      	b.n	80098de <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80097d0:	4b45      	ldr	r3, [pc, #276]	@ (80098e8 <RCCEx_PLL3_Config+0x15c>)
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d1f0      	bne.n	80097be <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80097dc:	4b42      	ldr	r3, [pc, #264]	@ (80098e8 <RCCEx_PLL3_Config+0x15c>)
 80097de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097e0:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	051b      	lsls	r3, r3, #20
 80097ea:	493f      	ldr	r1, [pc, #252]	@ (80098e8 <RCCEx_PLL3_Config+0x15c>)
 80097ec:	4313      	orrs	r3, r2
 80097ee:	628b      	str	r3, [r1, #40]	@ 0x28
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	685b      	ldr	r3, [r3, #4]
 80097f4:	3b01      	subs	r3, #1
 80097f6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	689b      	ldr	r3, [r3, #8]
 80097fe:	3b01      	subs	r3, #1
 8009800:	025b      	lsls	r3, r3, #9
 8009802:	b29b      	uxth	r3, r3
 8009804:	431a      	orrs	r2, r3
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	68db      	ldr	r3, [r3, #12]
 800980a:	3b01      	subs	r3, #1
 800980c:	041b      	lsls	r3, r3, #16
 800980e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8009812:	431a      	orrs	r2, r3
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	691b      	ldr	r3, [r3, #16]
 8009818:	3b01      	subs	r3, #1
 800981a:	061b      	lsls	r3, r3, #24
 800981c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8009820:	4931      	ldr	r1, [pc, #196]	@ (80098e8 <RCCEx_PLL3_Config+0x15c>)
 8009822:	4313      	orrs	r3, r2
 8009824:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8009826:	4b30      	ldr	r3, [pc, #192]	@ (80098e8 <RCCEx_PLL3_Config+0x15c>)
 8009828:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800982a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	695b      	ldr	r3, [r3, #20]
 8009832:	492d      	ldr	r1, [pc, #180]	@ (80098e8 <RCCEx_PLL3_Config+0x15c>)
 8009834:	4313      	orrs	r3, r2
 8009836:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8009838:	4b2b      	ldr	r3, [pc, #172]	@ (80098e8 <RCCEx_PLL3_Config+0x15c>)
 800983a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800983c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	699b      	ldr	r3, [r3, #24]
 8009844:	4928      	ldr	r1, [pc, #160]	@ (80098e8 <RCCEx_PLL3_Config+0x15c>)
 8009846:	4313      	orrs	r3, r2
 8009848:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800984a:	4b27      	ldr	r3, [pc, #156]	@ (80098e8 <RCCEx_PLL3_Config+0x15c>)
 800984c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800984e:	4a26      	ldr	r2, [pc, #152]	@ (80098e8 <RCCEx_PLL3_Config+0x15c>)
 8009850:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009854:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8009856:	4b24      	ldr	r3, [pc, #144]	@ (80098e8 <RCCEx_PLL3_Config+0x15c>)
 8009858:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800985a:	4b24      	ldr	r3, [pc, #144]	@ (80098ec <RCCEx_PLL3_Config+0x160>)
 800985c:	4013      	ands	r3, r2
 800985e:	687a      	ldr	r2, [r7, #4]
 8009860:	69d2      	ldr	r2, [r2, #28]
 8009862:	00d2      	lsls	r2, r2, #3
 8009864:	4920      	ldr	r1, [pc, #128]	@ (80098e8 <RCCEx_PLL3_Config+0x15c>)
 8009866:	4313      	orrs	r3, r2
 8009868:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800986a:	4b1f      	ldr	r3, [pc, #124]	@ (80098e8 <RCCEx_PLL3_Config+0x15c>)
 800986c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800986e:	4a1e      	ldr	r2, [pc, #120]	@ (80098e8 <RCCEx_PLL3_Config+0x15c>)
 8009870:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009874:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8009876:	683b      	ldr	r3, [r7, #0]
 8009878:	2b00      	cmp	r3, #0
 800987a:	d106      	bne.n	800988a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800987c:	4b1a      	ldr	r3, [pc, #104]	@ (80098e8 <RCCEx_PLL3_Config+0x15c>)
 800987e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009880:	4a19      	ldr	r2, [pc, #100]	@ (80098e8 <RCCEx_PLL3_Config+0x15c>)
 8009882:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8009886:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009888:	e00f      	b.n	80098aa <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800988a:	683b      	ldr	r3, [r7, #0]
 800988c:	2b01      	cmp	r3, #1
 800988e:	d106      	bne.n	800989e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8009890:	4b15      	ldr	r3, [pc, #84]	@ (80098e8 <RCCEx_PLL3_Config+0x15c>)
 8009892:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009894:	4a14      	ldr	r2, [pc, #80]	@ (80098e8 <RCCEx_PLL3_Config+0x15c>)
 8009896:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800989a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800989c:	e005      	b.n	80098aa <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800989e:	4b12      	ldr	r3, [pc, #72]	@ (80098e8 <RCCEx_PLL3_Config+0x15c>)
 80098a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098a2:	4a11      	ldr	r2, [pc, #68]	@ (80098e8 <RCCEx_PLL3_Config+0x15c>)
 80098a4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80098a8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80098aa:	4b0f      	ldr	r3, [pc, #60]	@ (80098e8 <RCCEx_PLL3_Config+0x15c>)
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	4a0e      	ldr	r2, [pc, #56]	@ (80098e8 <RCCEx_PLL3_Config+0x15c>)
 80098b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80098b4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80098b6:	f7f7 fdb1 	bl	800141c <HAL_GetTick>
 80098ba:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80098bc:	e008      	b.n	80098d0 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80098be:	f7f7 fdad 	bl	800141c <HAL_GetTick>
 80098c2:	4602      	mov	r2, r0
 80098c4:	68bb      	ldr	r3, [r7, #8]
 80098c6:	1ad3      	subs	r3, r2, r3
 80098c8:	2b02      	cmp	r3, #2
 80098ca:	d901      	bls.n	80098d0 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80098cc:	2303      	movs	r3, #3
 80098ce:	e006      	b.n	80098de <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80098d0:	4b05      	ldr	r3, [pc, #20]	@ (80098e8 <RCCEx_PLL3_Config+0x15c>)
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d0f0      	beq.n	80098be <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80098dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80098de:	4618      	mov	r0, r3
 80098e0:	3710      	adds	r7, #16
 80098e2:	46bd      	mov	sp, r7
 80098e4:	bd80      	pop	{r7, pc}
 80098e6:	bf00      	nop
 80098e8:	58024400 	.word	0x58024400
 80098ec:	ffff0007 	.word	0xffff0007

080098f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80098f0:	b580      	push	{r7, lr}
 80098f2:	b082      	sub	sp, #8
 80098f4:	af00      	add	r7, sp, #0
 80098f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d101      	bne.n	8009902 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80098fe:	2301      	movs	r3, #1
 8009900:	e049      	b.n	8009996 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009908:	b2db      	uxtb	r3, r3
 800990a:	2b00      	cmp	r3, #0
 800990c:	d106      	bne.n	800991c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	2200      	movs	r2, #0
 8009912:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009916:	6878      	ldr	r0, [r7, #4]
 8009918:	f7f7 fb1e 	bl	8000f58 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	2202      	movs	r2, #2
 8009920:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	681a      	ldr	r2, [r3, #0]
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	3304      	adds	r3, #4
 800992c:	4619      	mov	r1, r3
 800992e:	4610      	mov	r0, r2
 8009930:	f000 fda6 	bl	800a480 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	2201      	movs	r2, #1
 8009938:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	2201      	movs	r2, #1
 8009940:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	2201      	movs	r2, #1
 8009948:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	2201      	movs	r2, #1
 8009950:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	2201      	movs	r2, #1
 8009958:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	2201      	movs	r2, #1
 8009960:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	2201      	movs	r2, #1
 8009968:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	2201      	movs	r2, #1
 8009970:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	2201      	movs	r2, #1
 8009978:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	2201      	movs	r2, #1
 8009980:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	2201      	movs	r2, #1
 8009988:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	2201      	movs	r2, #1
 8009990:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009994:	2300      	movs	r3, #0
}
 8009996:	4618      	mov	r0, r3
 8009998:	3708      	adds	r7, #8
 800999a:	46bd      	mov	sp, r7
 800999c:	bd80      	pop	{r7, pc}
	...

080099a0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80099a0:	b480      	push	{r7}
 80099a2:	b085      	sub	sp, #20
 80099a4:	af00      	add	r7, sp, #0
 80099a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80099ae:	b2db      	uxtb	r3, r3
 80099b0:	2b01      	cmp	r3, #1
 80099b2:	d001      	beq.n	80099b8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80099b4:	2301      	movs	r3, #1
 80099b6:	e054      	b.n	8009a62 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	2202      	movs	r2, #2
 80099bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	68da      	ldr	r2, [r3, #12]
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	f042 0201 	orr.w	r2, r2, #1
 80099ce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	4a26      	ldr	r2, [pc, #152]	@ (8009a70 <HAL_TIM_Base_Start_IT+0xd0>)
 80099d6:	4293      	cmp	r3, r2
 80099d8:	d022      	beq.n	8009a20 <HAL_TIM_Base_Start_IT+0x80>
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80099e2:	d01d      	beq.n	8009a20 <HAL_TIM_Base_Start_IT+0x80>
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	4a22      	ldr	r2, [pc, #136]	@ (8009a74 <HAL_TIM_Base_Start_IT+0xd4>)
 80099ea:	4293      	cmp	r3, r2
 80099ec:	d018      	beq.n	8009a20 <HAL_TIM_Base_Start_IT+0x80>
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	4a21      	ldr	r2, [pc, #132]	@ (8009a78 <HAL_TIM_Base_Start_IT+0xd8>)
 80099f4:	4293      	cmp	r3, r2
 80099f6:	d013      	beq.n	8009a20 <HAL_TIM_Base_Start_IT+0x80>
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	4a1f      	ldr	r2, [pc, #124]	@ (8009a7c <HAL_TIM_Base_Start_IT+0xdc>)
 80099fe:	4293      	cmp	r3, r2
 8009a00:	d00e      	beq.n	8009a20 <HAL_TIM_Base_Start_IT+0x80>
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	4a1e      	ldr	r2, [pc, #120]	@ (8009a80 <HAL_TIM_Base_Start_IT+0xe0>)
 8009a08:	4293      	cmp	r3, r2
 8009a0a:	d009      	beq.n	8009a20 <HAL_TIM_Base_Start_IT+0x80>
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	4a1c      	ldr	r2, [pc, #112]	@ (8009a84 <HAL_TIM_Base_Start_IT+0xe4>)
 8009a12:	4293      	cmp	r3, r2
 8009a14:	d004      	beq.n	8009a20 <HAL_TIM_Base_Start_IT+0x80>
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	4a1b      	ldr	r2, [pc, #108]	@ (8009a88 <HAL_TIM_Base_Start_IT+0xe8>)
 8009a1c:	4293      	cmp	r3, r2
 8009a1e:	d115      	bne.n	8009a4c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	689a      	ldr	r2, [r3, #8]
 8009a26:	4b19      	ldr	r3, [pc, #100]	@ (8009a8c <HAL_TIM_Base_Start_IT+0xec>)
 8009a28:	4013      	ands	r3, r2
 8009a2a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	2b06      	cmp	r3, #6
 8009a30:	d015      	beq.n	8009a5e <HAL_TIM_Base_Start_IT+0xbe>
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009a38:	d011      	beq.n	8009a5e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	681a      	ldr	r2, [r3, #0]
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	f042 0201 	orr.w	r2, r2, #1
 8009a48:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009a4a:	e008      	b.n	8009a5e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	681a      	ldr	r2, [r3, #0]
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	f042 0201 	orr.w	r2, r2, #1
 8009a5a:	601a      	str	r2, [r3, #0]
 8009a5c:	e000      	b.n	8009a60 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009a5e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009a60:	2300      	movs	r3, #0
}
 8009a62:	4618      	mov	r0, r3
 8009a64:	3714      	adds	r7, #20
 8009a66:	46bd      	mov	sp, r7
 8009a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a6c:	4770      	bx	lr
 8009a6e:	bf00      	nop
 8009a70:	40010000 	.word	0x40010000
 8009a74:	40000400 	.word	0x40000400
 8009a78:	40000800 	.word	0x40000800
 8009a7c:	40000c00 	.word	0x40000c00
 8009a80:	40010400 	.word	0x40010400
 8009a84:	40001800 	.word	0x40001800
 8009a88:	40014000 	.word	0x40014000
 8009a8c:	00010007 	.word	0x00010007

08009a90 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009a90:	b580      	push	{r7, lr}
 8009a92:	b082      	sub	sp, #8
 8009a94:	af00      	add	r7, sp, #0
 8009a96:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d101      	bne.n	8009aa2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009a9e:	2301      	movs	r3, #1
 8009aa0:	e049      	b.n	8009b36 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009aa8:	b2db      	uxtb	r3, r3
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d106      	bne.n	8009abc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	2200      	movs	r2, #0
 8009ab2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009ab6:	6878      	ldr	r0, [r7, #4]
 8009ab8:	f000 f841 	bl	8009b3e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	2202      	movs	r2, #2
 8009ac0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	681a      	ldr	r2, [r3, #0]
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	3304      	adds	r3, #4
 8009acc:	4619      	mov	r1, r3
 8009ace:	4610      	mov	r0, r2
 8009ad0:	f000 fcd6 	bl	800a480 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	2201      	movs	r2, #1
 8009ad8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	2201      	movs	r2, #1
 8009ae0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	2201      	movs	r2, #1
 8009ae8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	2201      	movs	r2, #1
 8009af0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	2201      	movs	r2, #1
 8009af8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	2201      	movs	r2, #1
 8009b00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	2201      	movs	r2, #1
 8009b08:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	2201      	movs	r2, #1
 8009b10:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	2201      	movs	r2, #1
 8009b18:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	2201      	movs	r2, #1
 8009b20:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	2201      	movs	r2, #1
 8009b28:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	2201      	movs	r2, #1
 8009b30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009b34:	2300      	movs	r3, #0
}
 8009b36:	4618      	mov	r0, r3
 8009b38:	3708      	adds	r7, #8
 8009b3a:	46bd      	mov	sp, r7
 8009b3c:	bd80      	pop	{r7, pc}

08009b3e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8009b3e:	b480      	push	{r7}
 8009b40:	b083      	sub	sp, #12
 8009b42:	af00      	add	r7, sp, #0
 8009b44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8009b46:	bf00      	nop
 8009b48:	370c      	adds	r7, #12
 8009b4a:	46bd      	mov	sp, r7
 8009b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b50:	4770      	bx	lr
	...

08009b54 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009b54:	b580      	push	{r7, lr}
 8009b56:	b084      	sub	sp, #16
 8009b58:	af00      	add	r7, sp, #0
 8009b5a:	6078      	str	r0, [r7, #4]
 8009b5c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009b5e:	2300      	movs	r3, #0
 8009b60:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009b62:	683b      	ldr	r3, [r7, #0]
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d109      	bne.n	8009b7c <HAL_TIM_PWM_Start_IT+0x28>
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009b6e:	b2db      	uxtb	r3, r3
 8009b70:	2b01      	cmp	r3, #1
 8009b72:	bf14      	ite	ne
 8009b74:	2301      	movne	r3, #1
 8009b76:	2300      	moveq	r3, #0
 8009b78:	b2db      	uxtb	r3, r3
 8009b7a:	e03c      	b.n	8009bf6 <HAL_TIM_PWM_Start_IT+0xa2>
 8009b7c:	683b      	ldr	r3, [r7, #0]
 8009b7e:	2b04      	cmp	r3, #4
 8009b80:	d109      	bne.n	8009b96 <HAL_TIM_PWM_Start_IT+0x42>
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8009b88:	b2db      	uxtb	r3, r3
 8009b8a:	2b01      	cmp	r3, #1
 8009b8c:	bf14      	ite	ne
 8009b8e:	2301      	movne	r3, #1
 8009b90:	2300      	moveq	r3, #0
 8009b92:	b2db      	uxtb	r3, r3
 8009b94:	e02f      	b.n	8009bf6 <HAL_TIM_PWM_Start_IT+0xa2>
 8009b96:	683b      	ldr	r3, [r7, #0]
 8009b98:	2b08      	cmp	r3, #8
 8009b9a:	d109      	bne.n	8009bb0 <HAL_TIM_PWM_Start_IT+0x5c>
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009ba2:	b2db      	uxtb	r3, r3
 8009ba4:	2b01      	cmp	r3, #1
 8009ba6:	bf14      	ite	ne
 8009ba8:	2301      	movne	r3, #1
 8009baa:	2300      	moveq	r3, #0
 8009bac:	b2db      	uxtb	r3, r3
 8009bae:	e022      	b.n	8009bf6 <HAL_TIM_PWM_Start_IT+0xa2>
 8009bb0:	683b      	ldr	r3, [r7, #0]
 8009bb2:	2b0c      	cmp	r3, #12
 8009bb4:	d109      	bne.n	8009bca <HAL_TIM_PWM_Start_IT+0x76>
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009bbc:	b2db      	uxtb	r3, r3
 8009bbe:	2b01      	cmp	r3, #1
 8009bc0:	bf14      	ite	ne
 8009bc2:	2301      	movne	r3, #1
 8009bc4:	2300      	moveq	r3, #0
 8009bc6:	b2db      	uxtb	r3, r3
 8009bc8:	e015      	b.n	8009bf6 <HAL_TIM_PWM_Start_IT+0xa2>
 8009bca:	683b      	ldr	r3, [r7, #0]
 8009bcc:	2b10      	cmp	r3, #16
 8009bce:	d109      	bne.n	8009be4 <HAL_TIM_PWM_Start_IT+0x90>
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009bd6:	b2db      	uxtb	r3, r3
 8009bd8:	2b01      	cmp	r3, #1
 8009bda:	bf14      	ite	ne
 8009bdc:	2301      	movne	r3, #1
 8009bde:	2300      	moveq	r3, #0
 8009be0:	b2db      	uxtb	r3, r3
 8009be2:	e008      	b.n	8009bf6 <HAL_TIM_PWM_Start_IT+0xa2>
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8009bea:	b2db      	uxtb	r3, r3
 8009bec:	2b01      	cmp	r3, #1
 8009bee:	bf14      	ite	ne
 8009bf0:	2301      	movne	r3, #1
 8009bf2:	2300      	moveq	r3, #0
 8009bf4:	b2db      	uxtb	r3, r3
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	d001      	beq.n	8009bfe <HAL_TIM_PWM_Start_IT+0xaa>
  {
    return HAL_ERROR;
 8009bfa:	2301      	movs	r3, #1
 8009bfc:	e0ec      	b.n	8009dd8 <HAL_TIM_PWM_Start_IT+0x284>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009bfe:	683b      	ldr	r3, [r7, #0]
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	d104      	bne.n	8009c0e <HAL_TIM_PWM_Start_IT+0xba>
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	2202      	movs	r2, #2
 8009c08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009c0c:	e023      	b.n	8009c56 <HAL_TIM_PWM_Start_IT+0x102>
 8009c0e:	683b      	ldr	r3, [r7, #0]
 8009c10:	2b04      	cmp	r3, #4
 8009c12:	d104      	bne.n	8009c1e <HAL_TIM_PWM_Start_IT+0xca>
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	2202      	movs	r2, #2
 8009c18:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009c1c:	e01b      	b.n	8009c56 <HAL_TIM_PWM_Start_IT+0x102>
 8009c1e:	683b      	ldr	r3, [r7, #0]
 8009c20:	2b08      	cmp	r3, #8
 8009c22:	d104      	bne.n	8009c2e <HAL_TIM_PWM_Start_IT+0xda>
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	2202      	movs	r2, #2
 8009c28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009c2c:	e013      	b.n	8009c56 <HAL_TIM_PWM_Start_IT+0x102>
 8009c2e:	683b      	ldr	r3, [r7, #0]
 8009c30:	2b0c      	cmp	r3, #12
 8009c32:	d104      	bne.n	8009c3e <HAL_TIM_PWM_Start_IT+0xea>
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	2202      	movs	r2, #2
 8009c38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009c3c:	e00b      	b.n	8009c56 <HAL_TIM_PWM_Start_IT+0x102>
 8009c3e:	683b      	ldr	r3, [r7, #0]
 8009c40:	2b10      	cmp	r3, #16
 8009c42:	d104      	bne.n	8009c4e <HAL_TIM_PWM_Start_IT+0xfa>
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	2202      	movs	r2, #2
 8009c48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009c4c:	e003      	b.n	8009c56 <HAL_TIM_PWM_Start_IT+0x102>
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	2202      	movs	r2, #2
 8009c52:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  switch (Channel)
 8009c56:	683b      	ldr	r3, [r7, #0]
 8009c58:	2b0c      	cmp	r3, #12
 8009c5a:	d841      	bhi.n	8009ce0 <HAL_TIM_PWM_Start_IT+0x18c>
 8009c5c:	a201      	add	r2, pc, #4	@ (adr r2, 8009c64 <HAL_TIM_PWM_Start_IT+0x110>)
 8009c5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c62:	bf00      	nop
 8009c64:	08009c99 	.word	0x08009c99
 8009c68:	08009ce1 	.word	0x08009ce1
 8009c6c:	08009ce1 	.word	0x08009ce1
 8009c70:	08009ce1 	.word	0x08009ce1
 8009c74:	08009cab 	.word	0x08009cab
 8009c78:	08009ce1 	.word	0x08009ce1
 8009c7c:	08009ce1 	.word	0x08009ce1
 8009c80:	08009ce1 	.word	0x08009ce1
 8009c84:	08009cbd 	.word	0x08009cbd
 8009c88:	08009ce1 	.word	0x08009ce1
 8009c8c:	08009ce1 	.word	0x08009ce1
 8009c90:	08009ce1 	.word	0x08009ce1
 8009c94:	08009ccf 	.word	0x08009ccf
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	68da      	ldr	r2, [r3, #12]
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	f042 0202 	orr.w	r2, r2, #2
 8009ca6:	60da      	str	r2, [r3, #12]
      break;
 8009ca8:	e01d      	b.n	8009ce6 <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	68da      	ldr	r2, [r3, #12]
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	f042 0204 	orr.w	r2, r2, #4
 8009cb8:	60da      	str	r2, [r3, #12]
      break;
 8009cba:	e014      	b.n	8009ce6 <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	68da      	ldr	r2, [r3, #12]
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	f042 0208 	orr.w	r2, r2, #8
 8009cca:	60da      	str	r2, [r3, #12]
      break;
 8009ccc:	e00b      	b.n	8009ce6 <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	68da      	ldr	r2, [r3, #12]
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	f042 0210 	orr.w	r2, r2, #16
 8009cdc:	60da      	str	r2, [r3, #12]
      break;
 8009cde:	e002      	b.n	8009ce6 <HAL_TIM_PWM_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8009ce0:	2301      	movs	r3, #1
 8009ce2:	73fb      	strb	r3, [r7, #15]
      break;
 8009ce4:	bf00      	nop
  }

  if (status == HAL_OK)
 8009ce6:	7bfb      	ldrb	r3, [r7, #15]
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d174      	bne.n	8009dd6 <HAL_TIM_PWM_Start_IT+0x282>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	2201      	movs	r2, #1
 8009cf2:	6839      	ldr	r1, [r7, #0]
 8009cf4:	4618      	mov	r0, r3
 8009cf6:	f000 ffd7 	bl	800aca8 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	4a38      	ldr	r2, [pc, #224]	@ (8009de0 <HAL_TIM_PWM_Start_IT+0x28c>)
 8009d00:	4293      	cmp	r3, r2
 8009d02:	d013      	beq.n	8009d2c <HAL_TIM_PWM_Start_IT+0x1d8>
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	4a36      	ldr	r2, [pc, #216]	@ (8009de4 <HAL_TIM_PWM_Start_IT+0x290>)
 8009d0a:	4293      	cmp	r3, r2
 8009d0c:	d00e      	beq.n	8009d2c <HAL_TIM_PWM_Start_IT+0x1d8>
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	4a35      	ldr	r2, [pc, #212]	@ (8009de8 <HAL_TIM_PWM_Start_IT+0x294>)
 8009d14:	4293      	cmp	r3, r2
 8009d16:	d009      	beq.n	8009d2c <HAL_TIM_PWM_Start_IT+0x1d8>
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	4a33      	ldr	r2, [pc, #204]	@ (8009dec <HAL_TIM_PWM_Start_IT+0x298>)
 8009d1e:	4293      	cmp	r3, r2
 8009d20:	d004      	beq.n	8009d2c <HAL_TIM_PWM_Start_IT+0x1d8>
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	4a32      	ldr	r2, [pc, #200]	@ (8009df0 <HAL_TIM_PWM_Start_IT+0x29c>)
 8009d28:	4293      	cmp	r3, r2
 8009d2a:	d101      	bne.n	8009d30 <HAL_TIM_PWM_Start_IT+0x1dc>
 8009d2c:	2301      	movs	r3, #1
 8009d2e:	e000      	b.n	8009d32 <HAL_TIM_PWM_Start_IT+0x1de>
 8009d30:	2300      	movs	r3, #0
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d007      	beq.n	8009d46 <HAL_TIM_PWM_Start_IT+0x1f2>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009d44:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	4a25      	ldr	r2, [pc, #148]	@ (8009de0 <HAL_TIM_PWM_Start_IT+0x28c>)
 8009d4c:	4293      	cmp	r3, r2
 8009d4e:	d022      	beq.n	8009d96 <HAL_TIM_PWM_Start_IT+0x242>
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009d58:	d01d      	beq.n	8009d96 <HAL_TIM_PWM_Start_IT+0x242>
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	4a25      	ldr	r2, [pc, #148]	@ (8009df4 <HAL_TIM_PWM_Start_IT+0x2a0>)
 8009d60:	4293      	cmp	r3, r2
 8009d62:	d018      	beq.n	8009d96 <HAL_TIM_PWM_Start_IT+0x242>
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	4a23      	ldr	r2, [pc, #140]	@ (8009df8 <HAL_TIM_PWM_Start_IT+0x2a4>)
 8009d6a:	4293      	cmp	r3, r2
 8009d6c:	d013      	beq.n	8009d96 <HAL_TIM_PWM_Start_IT+0x242>
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	4a22      	ldr	r2, [pc, #136]	@ (8009dfc <HAL_TIM_PWM_Start_IT+0x2a8>)
 8009d74:	4293      	cmp	r3, r2
 8009d76:	d00e      	beq.n	8009d96 <HAL_TIM_PWM_Start_IT+0x242>
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	4a19      	ldr	r2, [pc, #100]	@ (8009de4 <HAL_TIM_PWM_Start_IT+0x290>)
 8009d7e:	4293      	cmp	r3, r2
 8009d80:	d009      	beq.n	8009d96 <HAL_TIM_PWM_Start_IT+0x242>
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	4a1e      	ldr	r2, [pc, #120]	@ (8009e00 <HAL_TIM_PWM_Start_IT+0x2ac>)
 8009d88:	4293      	cmp	r3, r2
 8009d8a:	d004      	beq.n	8009d96 <HAL_TIM_PWM_Start_IT+0x242>
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	4a15      	ldr	r2, [pc, #84]	@ (8009de8 <HAL_TIM_PWM_Start_IT+0x294>)
 8009d92:	4293      	cmp	r3, r2
 8009d94:	d115      	bne.n	8009dc2 <HAL_TIM_PWM_Start_IT+0x26e>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	689a      	ldr	r2, [r3, #8]
 8009d9c:	4b19      	ldr	r3, [pc, #100]	@ (8009e04 <HAL_TIM_PWM_Start_IT+0x2b0>)
 8009d9e:	4013      	ands	r3, r2
 8009da0:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009da2:	68bb      	ldr	r3, [r7, #8]
 8009da4:	2b06      	cmp	r3, #6
 8009da6:	d015      	beq.n	8009dd4 <HAL_TIM_PWM_Start_IT+0x280>
 8009da8:	68bb      	ldr	r3, [r7, #8]
 8009daa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009dae:	d011      	beq.n	8009dd4 <HAL_TIM_PWM_Start_IT+0x280>
      {
        __HAL_TIM_ENABLE(htim);
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	681a      	ldr	r2, [r3, #0]
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	f042 0201 	orr.w	r2, r2, #1
 8009dbe:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009dc0:	e008      	b.n	8009dd4 <HAL_TIM_PWM_Start_IT+0x280>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	681a      	ldr	r2, [r3, #0]
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	f042 0201 	orr.w	r2, r2, #1
 8009dd0:	601a      	str	r2, [r3, #0]
 8009dd2:	e000      	b.n	8009dd6 <HAL_TIM_PWM_Start_IT+0x282>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009dd4:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8009dd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8009dd8:	4618      	mov	r0, r3
 8009dda:	3710      	adds	r7, #16
 8009ddc:	46bd      	mov	sp, r7
 8009dde:	bd80      	pop	{r7, pc}
 8009de0:	40010000 	.word	0x40010000
 8009de4:	40010400 	.word	0x40010400
 8009de8:	40014000 	.word	0x40014000
 8009dec:	40014400 	.word	0x40014400
 8009df0:	40014800 	.word	0x40014800
 8009df4:	40000400 	.word	0x40000400
 8009df8:	40000800 	.word	0x40000800
 8009dfc:	40000c00 	.word	0x40000c00
 8009e00:	40001800 	.word	0x40001800
 8009e04:	00010007 	.word	0x00010007

08009e08 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009e08:	b580      	push	{r7, lr}
 8009e0a:	b084      	sub	sp, #16
 8009e0c:	af00      	add	r7, sp, #0
 8009e0e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	68db      	ldr	r3, [r3, #12]
 8009e16:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	691b      	ldr	r3, [r3, #16]
 8009e1e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8009e20:	68bb      	ldr	r3, [r7, #8]
 8009e22:	f003 0302 	and.w	r3, r3, #2
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d020      	beq.n	8009e6c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	f003 0302 	and.w	r3, r3, #2
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d01b      	beq.n	8009e6c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	f06f 0202 	mvn.w	r2, #2
 8009e3c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	2201      	movs	r2, #1
 8009e42:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	699b      	ldr	r3, [r3, #24]
 8009e4a:	f003 0303 	and.w	r3, r3, #3
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d003      	beq.n	8009e5a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009e52:	6878      	ldr	r0, [r7, #4]
 8009e54:	f000 faf6 	bl	800a444 <HAL_TIM_IC_CaptureCallback>
 8009e58:	e005      	b.n	8009e66 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009e5a:	6878      	ldr	r0, [r7, #4]
 8009e5c:	f000 fae8 	bl	800a430 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009e60:	6878      	ldr	r0, [r7, #4]
 8009e62:	f000 faf9 	bl	800a458 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	2200      	movs	r2, #0
 8009e6a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8009e6c:	68bb      	ldr	r3, [r7, #8]
 8009e6e:	f003 0304 	and.w	r3, r3, #4
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d020      	beq.n	8009eb8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	f003 0304 	and.w	r3, r3, #4
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d01b      	beq.n	8009eb8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	f06f 0204 	mvn.w	r2, #4
 8009e88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	2202      	movs	r2, #2
 8009e8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	699b      	ldr	r3, [r3, #24]
 8009e96:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d003      	beq.n	8009ea6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009e9e:	6878      	ldr	r0, [r7, #4]
 8009ea0:	f000 fad0 	bl	800a444 <HAL_TIM_IC_CaptureCallback>
 8009ea4:	e005      	b.n	8009eb2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009ea6:	6878      	ldr	r0, [r7, #4]
 8009ea8:	f000 fac2 	bl	800a430 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009eac:	6878      	ldr	r0, [r7, #4]
 8009eae:	f000 fad3 	bl	800a458 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	2200      	movs	r2, #0
 8009eb6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8009eb8:	68bb      	ldr	r3, [r7, #8]
 8009eba:	f003 0308 	and.w	r3, r3, #8
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d020      	beq.n	8009f04 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	f003 0308 	and.w	r3, r3, #8
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	d01b      	beq.n	8009f04 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	f06f 0208 	mvn.w	r2, #8
 8009ed4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	2204      	movs	r2, #4
 8009eda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	69db      	ldr	r3, [r3, #28]
 8009ee2:	f003 0303 	and.w	r3, r3, #3
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d003      	beq.n	8009ef2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009eea:	6878      	ldr	r0, [r7, #4]
 8009eec:	f000 faaa 	bl	800a444 <HAL_TIM_IC_CaptureCallback>
 8009ef0:	e005      	b.n	8009efe <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009ef2:	6878      	ldr	r0, [r7, #4]
 8009ef4:	f000 fa9c 	bl	800a430 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009ef8:	6878      	ldr	r0, [r7, #4]
 8009efa:	f000 faad 	bl	800a458 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	2200      	movs	r2, #0
 8009f02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8009f04:	68bb      	ldr	r3, [r7, #8]
 8009f06:	f003 0310 	and.w	r3, r3, #16
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d020      	beq.n	8009f50 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	f003 0310 	and.w	r3, r3, #16
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	d01b      	beq.n	8009f50 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	f06f 0210 	mvn.w	r2, #16
 8009f20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	2208      	movs	r2, #8
 8009f26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	69db      	ldr	r3, [r3, #28]
 8009f2e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	d003      	beq.n	8009f3e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009f36:	6878      	ldr	r0, [r7, #4]
 8009f38:	f000 fa84 	bl	800a444 <HAL_TIM_IC_CaptureCallback>
 8009f3c:	e005      	b.n	8009f4a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009f3e:	6878      	ldr	r0, [r7, #4]
 8009f40:	f000 fa76 	bl	800a430 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009f44:	6878      	ldr	r0, [r7, #4]
 8009f46:	f000 fa87 	bl	800a458 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	2200      	movs	r2, #0
 8009f4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8009f50:	68bb      	ldr	r3, [r7, #8]
 8009f52:	f003 0301 	and.w	r3, r3, #1
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d00c      	beq.n	8009f74 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	f003 0301 	and.w	r3, r3, #1
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d007      	beq.n	8009f74 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	f06f 0201 	mvn.w	r2, #1
 8009f6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009f6e:	6878      	ldr	r0, [r7, #4]
 8009f70:	f7f6 facc 	bl	800050c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009f74:	68bb      	ldr	r3, [r7, #8]
 8009f76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d104      	bne.n	8009f88 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8009f7e:	68bb      	ldr	r3, [r7, #8]
 8009f80:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d00c      	beq.n	8009fa2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d007      	beq.n	8009fa2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8009f9a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009f9c:	6878      	ldr	r0, [r7, #4]
 8009f9e:	f000 ff41 	bl	800ae24 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8009fa2:	68bb      	ldr	r3, [r7, #8]
 8009fa4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d00c      	beq.n	8009fc6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009fb2:	2b00      	cmp	r3, #0
 8009fb4:	d007      	beq.n	8009fc6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8009fbe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009fc0:	6878      	ldr	r0, [r7, #4]
 8009fc2:	f000 ff39 	bl	800ae38 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8009fc6:	68bb      	ldr	r3, [r7, #8]
 8009fc8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d00c      	beq.n	8009fea <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8009fd0:	68fb      	ldr	r3, [r7, #12]
 8009fd2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d007      	beq.n	8009fea <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8009fe2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009fe4:	6878      	ldr	r0, [r7, #4]
 8009fe6:	f000 fa41 	bl	800a46c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8009fea:	68bb      	ldr	r3, [r7, #8]
 8009fec:	f003 0320 	and.w	r3, r3, #32
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	d00c      	beq.n	800a00e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	f003 0320 	and.w	r3, r3, #32
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	d007      	beq.n	800a00e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	f06f 0220 	mvn.w	r2, #32
 800a006:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a008:	6878      	ldr	r0, [r7, #4]
 800a00a:	f000 ff01 	bl	800ae10 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a00e:	bf00      	nop
 800a010:	3710      	adds	r7, #16
 800a012:	46bd      	mov	sp, r7
 800a014:	bd80      	pop	{r7, pc}
	...

0800a018 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a018:	b580      	push	{r7, lr}
 800a01a:	b086      	sub	sp, #24
 800a01c:	af00      	add	r7, sp, #0
 800a01e:	60f8      	str	r0, [r7, #12]
 800a020:	60b9      	str	r1, [r7, #8]
 800a022:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a024:	2300      	movs	r3, #0
 800a026:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a02e:	2b01      	cmp	r3, #1
 800a030:	d101      	bne.n	800a036 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800a032:	2302      	movs	r3, #2
 800a034:	e0ff      	b.n	800a236 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800a036:	68fb      	ldr	r3, [r7, #12]
 800a038:	2201      	movs	r2, #1
 800a03a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	2b14      	cmp	r3, #20
 800a042:	f200 80f0 	bhi.w	800a226 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800a046:	a201      	add	r2, pc, #4	@ (adr r2, 800a04c <HAL_TIM_PWM_ConfigChannel+0x34>)
 800a048:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a04c:	0800a0a1 	.word	0x0800a0a1
 800a050:	0800a227 	.word	0x0800a227
 800a054:	0800a227 	.word	0x0800a227
 800a058:	0800a227 	.word	0x0800a227
 800a05c:	0800a0e1 	.word	0x0800a0e1
 800a060:	0800a227 	.word	0x0800a227
 800a064:	0800a227 	.word	0x0800a227
 800a068:	0800a227 	.word	0x0800a227
 800a06c:	0800a123 	.word	0x0800a123
 800a070:	0800a227 	.word	0x0800a227
 800a074:	0800a227 	.word	0x0800a227
 800a078:	0800a227 	.word	0x0800a227
 800a07c:	0800a163 	.word	0x0800a163
 800a080:	0800a227 	.word	0x0800a227
 800a084:	0800a227 	.word	0x0800a227
 800a088:	0800a227 	.word	0x0800a227
 800a08c:	0800a1a5 	.word	0x0800a1a5
 800a090:	0800a227 	.word	0x0800a227
 800a094:	0800a227 	.word	0x0800a227
 800a098:	0800a227 	.word	0x0800a227
 800a09c:	0800a1e5 	.word	0x0800a1e5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a0a0:	68fb      	ldr	r3, [r7, #12]
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	68b9      	ldr	r1, [r7, #8]
 800a0a6:	4618      	mov	r0, r3
 800a0a8:	f000 fa8a 	bl	800a5c0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	699a      	ldr	r2, [r3, #24]
 800a0b2:	68fb      	ldr	r3, [r7, #12]
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	f042 0208 	orr.w	r2, r2, #8
 800a0ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	699a      	ldr	r2, [r3, #24]
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	f022 0204 	bic.w	r2, r2, #4
 800a0ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	6999      	ldr	r1, [r3, #24]
 800a0d2:	68bb      	ldr	r3, [r7, #8]
 800a0d4:	691a      	ldr	r2, [r3, #16]
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	430a      	orrs	r2, r1
 800a0dc:	619a      	str	r2, [r3, #24]
      break;
 800a0de:	e0a5      	b.n	800a22c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a0e0:	68fb      	ldr	r3, [r7, #12]
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	68b9      	ldr	r1, [r7, #8]
 800a0e6:	4618      	mov	r0, r3
 800a0e8:	f000 fafa 	bl	800a6e0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	699a      	ldr	r2, [r3, #24]
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a0fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	699a      	ldr	r2, [r3, #24]
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a10a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	6999      	ldr	r1, [r3, #24]
 800a112:	68bb      	ldr	r3, [r7, #8]
 800a114:	691b      	ldr	r3, [r3, #16]
 800a116:	021a      	lsls	r2, r3, #8
 800a118:	68fb      	ldr	r3, [r7, #12]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	430a      	orrs	r2, r1
 800a11e:	619a      	str	r2, [r3, #24]
      break;
 800a120:	e084      	b.n	800a22c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	68b9      	ldr	r1, [r7, #8]
 800a128:	4618      	mov	r0, r3
 800a12a:	f000 fb63 	bl	800a7f4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	69da      	ldr	r2, [r3, #28]
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	f042 0208 	orr.w	r2, r2, #8
 800a13c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	69da      	ldr	r2, [r3, #28]
 800a144:	68fb      	ldr	r3, [r7, #12]
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	f022 0204 	bic.w	r2, r2, #4
 800a14c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a14e:	68fb      	ldr	r3, [r7, #12]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	69d9      	ldr	r1, [r3, #28]
 800a154:	68bb      	ldr	r3, [r7, #8]
 800a156:	691a      	ldr	r2, [r3, #16]
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	430a      	orrs	r2, r1
 800a15e:	61da      	str	r2, [r3, #28]
      break;
 800a160:	e064      	b.n	800a22c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a162:	68fb      	ldr	r3, [r7, #12]
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	68b9      	ldr	r1, [r7, #8]
 800a168:	4618      	mov	r0, r3
 800a16a:	f000 fbcb 	bl	800a904 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	69da      	ldr	r2, [r3, #28]
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a17c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a17e:	68fb      	ldr	r3, [r7, #12]
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	69da      	ldr	r2, [r3, #28]
 800a184:	68fb      	ldr	r3, [r7, #12]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a18c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	69d9      	ldr	r1, [r3, #28]
 800a194:	68bb      	ldr	r3, [r7, #8]
 800a196:	691b      	ldr	r3, [r3, #16]
 800a198:	021a      	lsls	r2, r3, #8
 800a19a:	68fb      	ldr	r3, [r7, #12]
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	430a      	orrs	r2, r1
 800a1a0:	61da      	str	r2, [r3, #28]
      break;
 800a1a2:	e043      	b.n	800a22c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800a1a4:	68fb      	ldr	r3, [r7, #12]
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	68b9      	ldr	r1, [r7, #8]
 800a1aa:	4618      	mov	r0, r3
 800a1ac:	f000 fc14 	bl	800a9d8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a1b6:	68fb      	ldr	r3, [r7, #12]
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	f042 0208 	orr.w	r2, r2, #8
 800a1be:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	f022 0204 	bic.w	r2, r2, #4
 800a1ce:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800a1d0:	68fb      	ldr	r3, [r7, #12]
 800a1d2:	681b      	ldr	r3, [r3, #0]
 800a1d4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800a1d6:	68bb      	ldr	r3, [r7, #8]
 800a1d8:	691a      	ldr	r2, [r3, #16]
 800a1da:	68fb      	ldr	r3, [r7, #12]
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	430a      	orrs	r2, r1
 800a1e0:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800a1e2:	e023      	b.n	800a22c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	68b9      	ldr	r1, [r7, #8]
 800a1ea:	4618      	mov	r0, r3
 800a1ec:	f000 fc58 	bl	800aaa0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a1fe:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a20e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800a216:	68bb      	ldr	r3, [r7, #8]
 800a218:	691b      	ldr	r3, [r3, #16]
 800a21a:	021a      	lsls	r2, r3, #8
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	430a      	orrs	r2, r1
 800a222:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800a224:	e002      	b.n	800a22c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800a226:	2301      	movs	r3, #1
 800a228:	75fb      	strb	r3, [r7, #23]
      break;
 800a22a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a22c:	68fb      	ldr	r3, [r7, #12]
 800a22e:	2200      	movs	r2, #0
 800a230:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a234:	7dfb      	ldrb	r3, [r7, #23]
}
 800a236:	4618      	mov	r0, r3
 800a238:	3718      	adds	r7, #24
 800a23a:	46bd      	mov	sp, r7
 800a23c:	bd80      	pop	{r7, pc}
 800a23e:	bf00      	nop

0800a240 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a240:	b580      	push	{r7, lr}
 800a242:	b084      	sub	sp, #16
 800a244:	af00      	add	r7, sp, #0
 800a246:	6078      	str	r0, [r7, #4]
 800a248:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a24a:	2300      	movs	r3, #0
 800a24c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a254:	2b01      	cmp	r3, #1
 800a256:	d101      	bne.n	800a25c <HAL_TIM_ConfigClockSource+0x1c>
 800a258:	2302      	movs	r3, #2
 800a25a:	e0dc      	b.n	800a416 <HAL_TIM_ConfigClockSource+0x1d6>
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	2201      	movs	r2, #1
 800a260:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	2202      	movs	r2, #2
 800a268:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	689b      	ldr	r3, [r3, #8]
 800a272:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a274:	68ba      	ldr	r2, [r7, #8]
 800a276:	4b6a      	ldr	r3, [pc, #424]	@ (800a420 <HAL_TIM_ConfigClockSource+0x1e0>)
 800a278:	4013      	ands	r3, r2
 800a27a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a27c:	68bb      	ldr	r3, [r7, #8]
 800a27e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a282:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	68ba      	ldr	r2, [r7, #8]
 800a28a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a28c:	683b      	ldr	r3, [r7, #0]
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	4a64      	ldr	r2, [pc, #400]	@ (800a424 <HAL_TIM_ConfigClockSource+0x1e4>)
 800a292:	4293      	cmp	r3, r2
 800a294:	f000 80a9 	beq.w	800a3ea <HAL_TIM_ConfigClockSource+0x1aa>
 800a298:	4a62      	ldr	r2, [pc, #392]	@ (800a424 <HAL_TIM_ConfigClockSource+0x1e4>)
 800a29a:	4293      	cmp	r3, r2
 800a29c:	f200 80ae 	bhi.w	800a3fc <HAL_TIM_ConfigClockSource+0x1bc>
 800a2a0:	4a61      	ldr	r2, [pc, #388]	@ (800a428 <HAL_TIM_ConfigClockSource+0x1e8>)
 800a2a2:	4293      	cmp	r3, r2
 800a2a4:	f000 80a1 	beq.w	800a3ea <HAL_TIM_ConfigClockSource+0x1aa>
 800a2a8:	4a5f      	ldr	r2, [pc, #380]	@ (800a428 <HAL_TIM_ConfigClockSource+0x1e8>)
 800a2aa:	4293      	cmp	r3, r2
 800a2ac:	f200 80a6 	bhi.w	800a3fc <HAL_TIM_ConfigClockSource+0x1bc>
 800a2b0:	4a5e      	ldr	r2, [pc, #376]	@ (800a42c <HAL_TIM_ConfigClockSource+0x1ec>)
 800a2b2:	4293      	cmp	r3, r2
 800a2b4:	f000 8099 	beq.w	800a3ea <HAL_TIM_ConfigClockSource+0x1aa>
 800a2b8:	4a5c      	ldr	r2, [pc, #368]	@ (800a42c <HAL_TIM_ConfigClockSource+0x1ec>)
 800a2ba:	4293      	cmp	r3, r2
 800a2bc:	f200 809e 	bhi.w	800a3fc <HAL_TIM_ConfigClockSource+0x1bc>
 800a2c0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800a2c4:	f000 8091 	beq.w	800a3ea <HAL_TIM_ConfigClockSource+0x1aa>
 800a2c8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800a2cc:	f200 8096 	bhi.w	800a3fc <HAL_TIM_ConfigClockSource+0x1bc>
 800a2d0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a2d4:	f000 8089 	beq.w	800a3ea <HAL_TIM_ConfigClockSource+0x1aa>
 800a2d8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a2dc:	f200 808e 	bhi.w	800a3fc <HAL_TIM_ConfigClockSource+0x1bc>
 800a2e0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a2e4:	d03e      	beq.n	800a364 <HAL_TIM_ConfigClockSource+0x124>
 800a2e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a2ea:	f200 8087 	bhi.w	800a3fc <HAL_TIM_ConfigClockSource+0x1bc>
 800a2ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a2f2:	f000 8086 	beq.w	800a402 <HAL_TIM_ConfigClockSource+0x1c2>
 800a2f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a2fa:	d87f      	bhi.n	800a3fc <HAL_TIM_ConfigClockSource+0x1bc>
 800a2fc:	2b70      	cmp	r3, #112	@ 0x70
 800a2fe:	d01a      	beq.n	800a336 <HAL_TIM_ConfigClockSource+0xf6>
 800a300:	2b70      	cmp	r3, #112	@ 0x70
 800a302:	d87b      	bhi.n	800a3fc <HAL_TIM_ConfigClockSource+0x1bc>
 800a304:	2b60      	cmp	r3, #96	@ 0x60
 800a306:	d050      	beq.n	800a3aa <HAL_TIM_ConfigClockSource+0x16a>
 800a308:	2b60      	cmp	r3, #96	@ 0x60
 800a30a:	d877      	bhi.n	800a3fc <HAL_TIM_ConfigClockSource+0x1bc>
 800a30c:	2b50      	cmp	r3, #80	@ 0x50
 800a30e:	d03c      	beq.n	800a38a <HAL_TIM_ConfigClockSource+0x14a>
 800a310:	2b50      	cmp	r3, #80	@ 0x50
 800a312:	d873      	bhi.n	800a3fc <HAL_TIM_ConfigClockSource+0x1bc>
 800a314:	2b40      	cmp	r3, #64	@ 0x40
 800a316:	d058      	beq.n	800a3ca <HAL_TIM_ConfigClockSource+0x18a>
 800a318:	2b40      	cmp	r3, #64	@ 0x40
 800a31a:	d86f      	bhi.n	800a3fc <HAL_TIM_ConfigClockSource+0x1bc>
 800a31c:	2b30      	cmp	r3, #48	@ 0x30
 800a31e:	d064      	beq.n	800a3ea <HAL_TIM_ConfigClockSource+0x1aa>
 800a320:	2b30      	cmp	r3, #48	@ 0x30
 800a322:	d86b      	bhi.n	800a3fc <HAL_TIM_ConfigClockSource+0x1bc>
 800a324:	2b20      	cmp	r3, #32
 800a326:	d060      	beq.n	800a3ea <HAL_TIM_ConfigClockSource+0x1aa>
 800a328:	2b20      	cmp	r3, #32
 800a32a:	d867      	bhi.n	800a3fc <HAL_TIM_ConfigClockSource+0x1bc>
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d05c      	beq.n	800a3ea <HAL_TIM_ConfigClockSource+0x1aa>
 800a330:	2b10      	cmp	r3, #16
 800a332:	d05a      	beq.n	800a3ea <HAL_TIM_ConfigClockSource+0x1aa>
 800a334:	e062      	b.n	800a3fc <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a33a:	683b      	ldr	r3, [r7, #0]
 800a33c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a33e:	683b      	ldr	r3, [r7, #0]
 800a340:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a342:	683b      	ldr	r3, [r7, #0]
 800a344:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a346:	f000 fc8f 	bl	800ac68 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	689b      	ldr	r3, [r3, #8]
 800a350:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a352:	68bb      	ldr	r3, [r7, #8]
 800a354:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800a358:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	68ba      	ldr	r2, [r7, #8]
 800a360:	609a      	str	r2, [r3, #8]
      break;
 800a362:	e04f      	b.n	800a404 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a368:	683b      	ldr	r3, [r7, #0]
 800a36a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a36c:	683b      	ldr	r3, [r7, #0]
 800a36e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a370:	683b      	ldr	r3, [r7, #0]
 800a372:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a374:	f000 fc78 	bl	800ac68 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	689a      	ldr	r2, [r3, #8]
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a386:	609a      	str	r2, [r3, #8]
      break;
 800a388:	e03c      	b.n	800a404 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a38e:	683b      	ldr	r3, [r7, #0]
 800a390:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a392:	683b      	ldr	r3, [r7, #0]
 800a394:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a396:	461a      	mov	r2, r3
 800a398:	f000 fbe8 	bl	800ab6c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	2150      	movs	r1, #80	@ 0x50
 800a3a2:	4618      	mov	r0, r3
 800a3a4:	f000 fc42 	bl	800ac2c <TIM_ITRx_SetConfig>
      break;
 800a3a8:	e02c      	b.n	800a404 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a3ae:	683b      	ldr	r3, [r7, #0]
 800a3b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a3b2:	683b      	ldr	r3, [r7, #0]
 800a3b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a3b6:	461a      	mov	r2, r3
 800a3b8:	f000 fc07 	bl	800abca <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	2160      	movs	r1, #96	@ 0x60
 800a3c2:	4618      	mov	r0, r3
 800a3c4:	f000 fc32 	bl	800ac2c <TIM_ITRx_SetConfig>
      break;
 800a3c8:	e01c      	b.n	800a404 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a3ce:	683b      	ldr	r3, [r7, #0]
 800a3d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a3d2:	683b      	ldr	r3, [r7, #0]
 800a3d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a3d6:	461a      	mov	r2, r3
 800a3d8:	f000 fbc8 	bl	800ab6c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	2140      	movs	r1, #64	@ 0x40
 800a3e2:	4618      	mov	r0, r3
 800a3e4:	f000 fc22 	bl	800ac2c <TIM_ITRx_SetConfig>
      break;
 800a3e8:	e00c      	b.n	800a404 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	681a      	ldr	r2, [r3, #0]
 800a3ee:	683b      	ldr	r3, [r7, #0]
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	4619      	mov	r1, r3
 800a3f4:	4610      	mov	r0, r2
 800a3f6:	f000 fc19 	bl	800ac2c <TIM_ITRx_SetConfig>
      break;
 800a3fa:	e003      	b.n	800a404 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800a3fc:	2301      	movs	r3, #1
 800a3fe:	73fb      	strb	r3, [r7, #15]
      break;
 800a400:	e000      	b.n	800a404 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800a402:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	2201      	movs	r2, #1
 800a408:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	2200      	movs	r2, #0
 800a410:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a414:	7bfb      	ldrb	r3, [r7, #15]
}
 800a416:	4618      	mov	r0, r3
 800a418:	3710      	adds	r7, #16
 800a41a:	46bd      	mov	sp, r7
 800a41c:	bd80      	pop	{r7, pc}
 800a41e:	bf00      	nop
 800a420:	ffceff88 	.word	0xffceff88
 800a424:	00100040 	.word	0x00100040
 800a428:	00100030 	.word	0x00100030
 800a42c:	00100020 	.word	0x00100020

0800a430 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a430:	b480      	push	{r7}
 800a432:	b083      	sub	sp, #12
 800a434:	af00      	add	r7, sp, #0
 800a436:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a438:	bf00      	nop
 800a43a:	370c      	adds	r7, #12
 800a43c:	46bd      	mov	sp, r7
 800a43e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a442:	4770      	bx	lr

0800a444 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a444:	b480      	push	{r7}
 800a446:	b083      	sub	sp, #12
 800a448:	af00      	add	r7, sp, #0
 800a44a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a44c:	bf00      	nop
 800a44e:	370c      	adds	r7, #12
 800a450:	46bd      	mov	sp, r7
 800a452:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a456:	4770      	bx	lr

0800a458 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a458:	b480      	push	{r7}
 800a45a:	b083      	sub	sp, #12
 800a45c:	af00      	add	r7, sp, #0
 800a45e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a460:	bf00      	nop
 800a462:	370c      	adds	r7, #12
 800a464:	46bd      	mov	sp, r7
 800a466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a46a:	4770      	bx	lr

0800a46c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a46c:	b480      	push	{r7}
 800a46e:	b083      	sub	sp, #12
 800a470:	af00      	add	r7, sp, #0
 800a472:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a474:	bf00      	nop
 800a476:	370c      	adds	r7, #12
 800a478:	46bd      	mov	sp, r7
 800a47a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a47e:	4770      	bx	lr

0800a480 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a480:	b480      	push	{r7}
 800a482:	b085      	sub	sp, #20
 800a484:	af00      	add	r7, sp, #0
 800a486:	6078      	str	r0, [r7, #4]
 800a488:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	4a43      	ldr	r2, [pc, #268]	@ (800a5a0 <TIM_Base_SetConfig+0x120>)
 800a494:	4293      	cmp	r3, r2
 800a496:	d013      	beq.n	800a4c0 <TIM_Base_SetConfig+0x40>
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a49e:	d00f      	beq.n	800a4c0 <TIM_Base_SetConfig+0x40>
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	4a40      	ldr	r2, [pc, #256]	@ (800a5a4 <TIM_Base_SetConfig+0x124>)
 800a4a4:	4293      	cmp	r3, r2
 800a4a6:	d00b      	beq.n	800a4c0 <TIM_Base_SetConfig+0x40>
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	4a3f      	ldr	r2, [pc, #252]	@ (800a5a8 <TIM_Base_SetConfig+0x128>)
 800a4ac:	4293      	cmp	r3, r2
 800a4ae:	d007      	beq.n	800a4c0 <TIM_Base_SetConfig+0x40>
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	4a3e      	ldr	r2, [pc, #248]	@ (800a5ac <TIM_Base_SetConfig+0x12c>)
 800a4b4:	4293      	cmp	r3, r2
 800a4b6:	d003      	beq.n	800a4c0 <TIM_Base_SetConfig+0x40>
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	4a3d      	ldr	r2, [pc, #244]	@ (800a5b0 <TIM_Base_SetConfig+0x130>)
 800a4bc:	4293      	cmp	r3, r2
 800a4be:	d108      	bne.n	800a4d2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a4c0:	68fb      	ldr	r3, [r7, #12]
 800a4c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a4c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a4c8:	683b      	ldr	r3, [r7, #0]
 800a4ca:	685b      	ldr	r3, [r3, #4]
 800a4cc:	68fa      	ldr	r2, [r7, #12]
 800a4ce:	4313      	orrs	r3, r2
 800a4d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	4a32      	ldr	r2, [pc, #200]	@ (800a5a0 <TIM_Base_SetConfig+0x120>)
 800a4d6:	4293      	cmp	r3, r2
 800a4d8:	d01f      	beq.n	800a51a <TIM_Base_SetConfig+0x9a>
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a4e0:	d01b      	beq.n	800a51a <TIM_Base_SetConfig+0x9a>
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	4a2f      	ldr	r2, [pc, #188]	@ (800a5a4 <TIM_Base_SetConfig+0x124>)
 800a4e6:	4293      	cmp	r3, r2
 800a4e8:	d017      	beq.n	800a51a <TIM_Base_SetConfig+0x9a>
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	4a2e      	ldr	r2, [pc, #184]	@ (800a5a8 <TIM_Base_SetConfig+0x128>)
 800a4ee:	4293      	cmp	r3, r2
 800a4f0:	d013      	beq.n	800a51a <TIM_Base_SetConfig+0x9a>
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	4a2d      	ldr	r2, [pc, #180]	@ (800a5ac <TIM_Base_SetConfig+0x12c>)
 800a4f6:	4293      	cmp	r3, r2
 800a4f8:	d00f      	beq.n	800a51a <TIM_Base_SetConfig+0x9a>
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	4a2c      	ldr	r2, [pc, #176]	@ (800a5b0 <TIM_Base_SetConfig+0x130>)
 800a4fe:	4293      	cmp	r3, r2
 800a500:	d00b      	beq.n	800a51a <TIM_Base_SetConfig+0x9a>
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	4a2b      	ldr	r2, [pc, #172]	@ (800a5b4 <TIM_Base_SetConfig+0x134>)
 800a506:	4293      	cmp	r3, r2
 800a508:	d007      	beq.n	800a51a <TIM_Base_SetConfig+0x9a>
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	4a2a      	ldr	r2, [pc, #168]	@ (800a5b8 <TIM_Base_SetConfig+0x138>)
 800a50e:	4293      	cmp	r3, r2
 800a510:	d003      	beq.n	800a51a <TIM_Base_SetConfig+0x9a>
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	4a29      	ldr	r2, [pc, #164]	@ (800a5bc <TIM_Base_SetConfig+0x13c>)
 800a516:	4293      	cmp	r3, r2
 800a518:	d108      	bne.n	800a52c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a51a:	68fb      	ldr	r3, [r7, #12]
 800a51c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a520:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a522:	683b      	ldr	r3, [r7, #0]
 800a524:	68db      	ldr	r3, [r3, #12]
 800a526:	68fa      	ldr	r2, [r7, #12]
 800a528:	4313      	orrs	r3, r2
 800a52a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a52c:	68fb      	ldr	r3, [r7, #12]
 800a52e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a532:	683b      	ldr	r3, [r7, #0]
 800a534:	695b      	ldr	r3, [r3, #20]
 800a536:	4313      	orrs	r3, r2
 800a538:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a53a:	683b      	ldr	r3, [r7, #0]
 800a53c:	689a      	ldr	r2, [r3, #8]
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a542:	683b      	ldr	r3, [r7, #0]
 800a544:	681a      	ldr	r2, [r3, #0]
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	4a14      	ldr	r2, [pc, #80]	@ (800a5a0 <TIM_Base_SetConfig+0x120>)
 800a54e:	4293      	cmp	r3, r2
 800a550:	d00f      	beq.n	800a572 <TIM_Base_SetConfig+0xf2>
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	4a16      	ldr	r2, [pc, #88]	@ (800a5b0 <TIM_Base_SetConfig+0x130>)
 800a556:	4293      	cmp	r3, r2
 800a558:	d00b      	beq.n	800a572 <TIM_Base_SetConfig+0xf2>
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	4a15      	ldr	r2, [pc, #84]	@ (800a5b4 <TIM_Base_SetConfig+0x134>)
 800a55e:	4293      	cmp	r3, r2
 800a560:	d007      	beq.n	800a572 <TIM_Base_SetConfig+0xf2>
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	4a14      	ldr	r2, [pc, #80]	@ (800a5b8 <TIM_Base_SetConfig+0x138>)
 800a566:	4293      	cmp	r3, r2
 800a568:	d003      	beq.n	800a572 <TIM_Base_SetConfig+0xf2>
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	4a13      	ldr	r2, [pc, #76]	@ (800a5bc <TIM_Base_SetConfig+0x13c>)
 800a56e:	4293      	cmp	r3, r2
 800a570:	d103      	bne.n	800a57a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a572:	683b      	ldr	r3, [r7, #0]
 800a574:	691a      	ldr	r2, [r3, #16]
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	f043 0204 	orr.w	r2, r3, #4
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	2201      	movs	r2, #1
 800a58a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	68fa      	ldr	r2, [r7, #12]
 800a590:	601a      	str	r2, [r3, #0]
}
 800a592:	bf00      	nop
 800a594:	3714      	adds	r7, #20
 800a596:	46bd      	mov	sp, r7
 800a598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a59c:	4770      	bx	lr
 800a59e:	bf00      	nop
 800a5a0:	40010000 	.word	0x40010000
 800a5a4:	40000400 	.word	0x40000400
 800a5a8:	40000800 	.word	0x40000800
 800a5ac:	40000c00 	.word	0x40000c00
 800a5b0:	40010400 	.word	0x40010400
 800a5b4:	40014000 	.word	0x40014000
 800a5b8:	40014400 	.word	0x40014400
 800a5bc:	40014800 	.word	0x40014800

0800a5c0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a5c0:	b480      	push	{r7}
 800a5c2:	b087      	sub	sp, #28
 800a5c4:	af00      	add	r7, sp, #0
 800a5c6:	6078      	str	r0, [r7, #4]
 800a5c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	6a1b      	ldr	r3, [r3, #32]
 800a5ce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	6a1b      	ldr	r3, [r3, #32]
 800a5d4:	f023 0201 	bic.w	r2, r3, #1
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	685b      	ldr	r3, [r3, #4]
 800a5e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	699b      	ldr	r3, [r3, #24]
 800a5e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a5e8:	68fa      	ldr	r2, [r7, #12]
 800a5ea:	4b37      	ldr	r3, [pc, #220]	@ (800a6c8 <TIM_OC1_SetConfig+0x108>)
 800a5ec:	4013      	ands	r3, r2
 800a5ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	f023 0303 	bic.w	r3, r3, #3
 800a5f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a5f8:	683b      	ldr	r3, [r7, #0]
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	68fa      	ldr	r2, [r7, #12]
 800a5fe:	4313      	orrs	r3, r2
 800a600:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a602:	697b      	ldr	r3, [r7, #20]
 800a604:	f023 0302 	bic.w	r3, r3, #2
 800a608:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a60a:	683b      	ldr	r3, [r7, #0]
 800a60c:	689b      	ldr	r3, [r3, #8]
 800a60e:	697a      	ldr	r2, [r7, #20]
 800a610:	4313      	orrs	r3, r2
 800a612:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	4a2d      	ldr	r2, [pc, #180]	@ (800a6cc <TIM_OC1_SetConfig+0x10c>)
 800a618:	4293      	cmp	r3, r2
 800a61a:	d00f      	beq.n	800a63c <TIM_OC1_SetConfig+0x7c>
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	4a2c      	ldr	r2, [pc, #176]	@ (800a6d0 <TIM_OC1_SetConfig+0x110>)
 800a620:	4293      	cmp	r3, r2
 800a622:	d00b      	beq.n	800a63c <TIM_OC1_SetConfig+0x7c>
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	4a2b      	ldr	r2, [pc, #172]	@ (800a6d4 <TIM_OC1_SetConfig+0x114>)
 800a628:	4293      	cmp	r3, r2
 800a62a:	d007      	beq.n	800a63c <TIM_OC1_SetConfig+0x7c>
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	4a2a      	ldr	r2, [pc, #168]	@ (800a6d8 <TIM_OC1_SetConfig+0x118>)
 800a630:	4293      	cmp	r3, r2
 800a632:	d003      	beq.n	800a63c <TIM_OC1_SetConfig+0x7c>
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	4a29      	ldr	r2, [pc, #164]	@ (800a6dc <TIM_OC1_SetConfig+0x11c>)
 800a638:	4293      	cmp	r3, r2
 800a63a:	d10c      	bne.n	800a656 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a63c:	697b      	ldr	r3, [r7, #20]
 800a63e:	f023 0308 	bic.w	r3, r3, #8
 800a642:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a644:	683b      	ldr	r3, [r7, #0]
 800a646:	68db      	ldr	r3, [r3, #12]
 800a648:	697a      	ldr	r2, [r7, #20]
 800a64a:	4313      	orrs	r3, r2
 800a64c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a64e:	697b      	ldr	r3, [r7, #20]
 800a650:	f023 0304 	bic.w	r3, r3, #4
 800a654:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	4a1c      	ldr	r2, [pc, #112]	@ (800a6cc <TIM_OC1_SetConfig+0x10c>)
 800a65a:	4293      	cmp	r3, r2
 800a65c:	d00f      	beq.n	800a67e <TIM_OC1_SetConfig+0xbe>
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	4a1b      	ldr	r2, [pc, #108]	@ (800a6d0 <TIM_OC1_SetConfig+0x110>)
 800a662:	4293      	cmp	r3, r2
 800a664:	d00b      	beq.n	800a67e <TIM_OC1_SetConfig+0xbe>
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	4a1a      	ldr	r2, [pc, #104]	@ (800a6d4 <TIM_OC1_SetConfig+0x114>)
 800a66a:	4293      	cmp	r3, r2
 800a66c:	d007      	beq.n	800a67e <TIM_OC1_SetConfig+0xbe>
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	4a19      	ldr	r2, [pc, #100]	@ (800a6d8 <TIM_OC1_SetConfig+0x118>)
 800a672:	4293      	cmp	r3, r2
 800a674:	d003      	beq.n	800a67e <TIM_OC1_SetConfig+0xbe>
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	4a18      	ldr	r2, [pc, #96]	@ (800a6dc <TIM_OC1_SetConfig+0x11c>)
 800a67a:	4293      	cmp	r3, r2
 800a67c:	d111      	bne.n	800a6a2 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a67e:	693b      	ldr	r3, [r7, #16]
 800a680:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a684:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a686:	693b      	ldr	r3, [r7, #16]
 800a688:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a68c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a68e:	683b      	ldr	r3, [r7, #0]
 800a690:	695b      	ldr	r3, [r3, #20]
 800a692:	693a      	ldr	r2, [r7, #16]
 800a694:	4313      	orrs	r3, r2
 800a696:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a698:	683b      	ldr	r3, [r7, #0]
 800a69a:	699b      	ldr	r3, [r3, #24]
 800a69c:	693a      	ldr	r2, [r7, #16]
 800a69e:	4313      	orrs	r3, r2
 800a6a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	693a      	ldr	r2, [r7, #16]
 800a6a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	68fa      	ldr	r2, [r7, #12]
 800a6ac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a6ae:	683b      	ldr	r3, [r7, #0]
 800a6b0:	685a      	ldr	r2, [r3, #4]
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	697a      	ldr	r2, [r7, #20]
 800a6ba:	621a      	str	r2, [r3, #32]
}
 800a6bc:	bf00      	nop
 800a6be:	371c      	adds	r7, #28
 800a6c0:	46bd      	mov	sp, r7
 800a6c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6c6:	4770      	bx	lr
 800a6c8:	fffeff8f 	.word	0xfffeff8f
 800a6cc:	40010000 	.word	0x40010000
 800a6d0:	40010400 	.word	0x40010400
 800a6d4:	40014000 	.word	0x40014000
 800a6d8:	40014400 	.word	0x40014400
 800a6dc:	40014800 	.word	0x40014800

0800a6e0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a6e0:	b480      	push	{r7}
 800a6e2:	b087      	sub	sp, #28
 800a6e4:	af00      	add	r7, sp, #0
 800a6e6:	6078      	str	r0, [r7, #4]
 800a6e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	6a1b      	ldr	r3, [r3, #32]
 800a6ee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	6a1b      	ldr	r3, [r3, #32]
 800a6f4:	f023 0210 	bic.w	r2, r3, #16
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	685b      	ldr	r3, [r3, #4]
 800a700:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	699b      	ldr	r3, [r3, #24]
 800a706:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a708:	68fa      	ldr	r2, [r7, #12]
 800a70a:	4b34      	ldr	r3, [pc, #208]	@ (800a7dc <TIM_OC2_SetConfig+0xfc>)
 800a70c:	4013      	ands	r3, r2
 800a70e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a716:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a718:	683b      	ldr	r3, [r7, #0]
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	021b      	lsls	r3, r3, #8
 800a71e:	68fa      	ldr	r2, [r7, #12]
 800a720:	4313      	orrs	r3, r2
 800a722:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a724:	697b      	ldr	r3, [r7, #20]
 800a726:	f023 0320 	bic.w	r3, r3, #32
 800a72a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a72c:	683b      	ldr	r3, [r7, #0]
 800a72e:	689b      	ldr	r3, [r3, #8]
 800a730:	011b      	lsls	r3, r3, #4
 800a732:	697a      	ldr	r2, [r7, #20]
 800a734:	4313      	orrs	r3, r2
 800a736:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	4a29      	ldr	r2, [pc, #164]	@ (800a7e0 <TIM_OC2_SetConfig+0x100>)
 800a73c:	4293      	cmp	r3, r2
 800a73e:	d003      	beq.n	800a748 <TIM_OC2_SetConfig+0x68>
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	4a28      	ldr	r2, [pc, #160]	@ (800a7e4 <TIM_OC2_SetConfig+0x104>)
 800a744:	4293      	cmp	r3, r2
 800a746:	d10d      	bne.n	800a764 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a748:	697b      	ldr	r3, [r7, #20]
 800a74a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a74e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a750:	683b      	ldr	r3, [r7, #0]
 800a752:	68db      	ldr	r3, [r3, #12]
 800a754:	011b      	lsls	r3, r3, #4
 800a756:	697a      	ldr	r2, [r7, #20]
 800a758:	4313      	orrs	r3, r2
 800a75a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a75c:	697b      	ldr	r3, [r7, #20]
 800a75e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a762:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	4a1e      	ldr	r2, [pc, #120]	@ (800a7e0 <TIM_OC2_SetConfig+0x100>)
 800a768:	4293      	cmp	r3, r2
 800a76a:	d00f      	beq.n	800a78c <TIM_OC2_SetConfig+0xac>
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	4a1d      	ldr	r2, [pc, #116]	@ (800a7e4 <TIM_OC2_SetConfig+0x104>)
 800a770:	4293      	cmp	r3, r2
 800a772:	d00b      	beq.n	800a78c <TIM_OC2_SetConfig+0xac>
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	4a1c      	ldr	r2, [pc, #112]	@ (800a7e8 <TIM_OC2_SetConfig+0x108>)
 800a778:	4293      	cmp	r3, r2
 800a77a:	d007      	beq.n	800a78c <TIM_OC2_SetConfig+0xac>
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	4a1b      	ldr	r2, [pc, #108]	@ (800a7ec <TIM_OC2_SetConfig+0x10c>)
 800a780:	4293      	cmp	r3, r2
 800a782:	d003      	beq.n	800a78c <TIM_OC2_SetConfig+0xac>
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	4a1a      	ldr	r2, [pc, #104]	@ (800a7f0 <TIM_OC2_SetConfig+0x110>)
 800a788:	4293      	cmp	r3, r2
 800a78a:	d113      	bne.n	800a7b4 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a78c:	693b      	ldr	r3, [r7, #16]
 800a78e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a792:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a794:	693b      	ldr	r3, [r7, #16]
 800a796:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a79a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a79c:	683b      	ldr	r3, [r7, #0]
 800a79e:	695b      	ldr	r3, [r3, #20]
 800a7a0:	009b      	lsls	r3, r3, #2
 800a7a2:	693a      	ldr	r2, [r7, #16]
 800a7a4:	4313      	orrs	r3, r2
 800a7a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a7a8:	683b      	ldr	r3, [r7, #0]
 800a7aa:	699b      	ldr	r3, [r3, #24]
 800a7ac:	009b      	lsls	r3, r3, #2
 800a7ae:	693a      	ldr	r2, [r7, #16]
 800a7b0:	4313      	orrs	r3, r2
 800a7b2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	693a      	ldr	r2, [r7, #16]
 800a7b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	68fa      	ldr	r2, [r7, #12]
 800a7be:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a7c0:	683b      	ldr	r3, [r7, #0]
 800a7c2:	685a      	ldr	r2, [r3, #4]
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	697a      	ldr	r2, [r7, #20]
 800a7cc:	621a      	str	r2, [r3, #32]
}
 800a7ce:	bf00      	nop
 800a7d0:	371c      	adds	r7, #28
 800a7d2:	46bd      	mov	sp, r7
 800a7d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7d8:	4770      	bx	lr
 800a7da:	bf00      	nop
 800a7dc:	feff8fff 	.word	0xfeff8fff
 800a7e0:	40010000 	.word	0x40010000
 800a7e4:	40010400 	.word	0x40010400
 800a7e8:	40014000 	.word	0x40014000
 800a7ec:	40014400 	.word	0x40014400
 800a7f0:	40014800 	.word	0x40014800

0800a7f4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a7f4:	b480      	push	{r7}
 800a7f6:	b087      	sub	sp, #28
 800a7f8:	af00      	add	r7, sp, #0
 800a7fa:	6078      	str	r0, [r7, #4]
 800a7fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	6a1b      	ldr	r3, [r3, #32]
 800a802:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	6a1b      	ldr	r3, [r3, #32]
 800a808:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	685b      	ldr	r3, [r3, #4]
 800a814:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	69db      	ldr	r3, [r3, #28]
 800a81a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a81c:	68fa      	ldr	r2, [r7, #12]
 800a81e:	4b33      	ldr	r3, [pc, #204]	@ (800a8ec <TIM_OC3_SetConfig+0xf8>)
 800a820:	4013      	ands	r3, r2
 800a822:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a824:	68fb      	ldr	r3, [r7, #12]
 800a826:	f023 0303 	bic.w	r3, r3, #3
 800a82a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a82c:	683b      	ldr	r3, [r7, #0]
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	68fa      	ldr	r2, [r7, #12]
 800a832:	4313      	orrs	r3, r2
 800a834:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a836:	697b      	ldr	r3, [r7, #20]
 800a838:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a83c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a83e:	683b      	ldr	r3, [r7, #0]
 800a840:	689b      	ldr	r3, [r3, #8]
 800a842:	021b      	lsls	r3, r3, #8
 800a844:	697a      	ldr	r2, [r7, #20]
 800a846:	4313      	orrs	r3, r2
 800a848:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	4a28      	ldr	r2, [pc, #160]	@ (800a8f0 <TIM_OC3_SetConfig+0xfc>)
 800a84e:	4293      	cmp	r3, r2
 800a850:	d003      	beq.n	800a85a <TIM_OC3_SetConfig+0x66>
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	4a27      	ldr	r2, [pc, #156]	@ (800a8f4 <TIM_OC3_SetConfig+0x100>)
 800a856:	4293      	cmp	r3, r2
 800a858:	d10d      	bne.n	800a876 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a85a:	697b      	ldr	r3, [r7, #20]
 800a85c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a860:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a862:	683b      	ldr	r3, [r7, #0]
 800a864:	68db      	ldr	r3, [r3, #12]
 800a866:	021b      	lsls	r3, r3, #8
 800a868:	697a      	ldr	r2, [r7, #20]
 800a86a:	4313      	orrs	r3, r2
 800a86c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a86e:	697b      	ldr	r3, [r7, #20]
 800a870:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a874:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	4a1d      	ldr	r2, [pc, #116]	@ (800a8f0 <TIM_OC3_SetConfig+0xfc>)
 800a87a:	4293      	cmp	r3, r2
 800a87c:	d00f      	beq.n	800a89e <TIM_OC3_SetConfig+0xaa>
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	4a1c      	ldr	r2, [pc, #112]	@ (800a8f4 <TIM_OC3_SetConfig+0x100>)
 800a882:	4293      	cmp	r3, r2
 800a884:	d00b      	beq.n	800a89e <TIM_OC3_SetConfig+0xaa>
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	4a1b      	ldr	r2, [pc, #108]	@ (800a8f8 <TIM_OC3_SetConfig+0x104>)
 800a88a:	4293      	cmp	r3, r2
 800a88c:	d007      	beq.n	800a89e <TIM_OC3_SetConfig+0xaa>
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	4a1a      	ldr	r2, [pc, #104]	@ (800a8fc <TIM_OC3_SetConfig+0x108>)
 800a892:	4293      	cmp	r3, r2
 800a894:	d003      	beq.n	800a89e <TIM_OC3_SetConfig+0xaa>
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	4a19      	ldr	r2, [pc, #100]	@ (800a900 <TIM_OC3_SetConfig+0x10c>)
 800a89a:	4293      	cmp	r3, r2
 800a89c:	d113      	bne.n	800a8c6 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a89e:	693b      	ldr	r3, [r7, #16]
 800a8a0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a8a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a8a6:	693b      	ldr	r3, [r7, #16]
 800a8a8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a8ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a8ae:	683b      	ldr	r3, [r7, #0]
 800a8b0:	695b      	ldr	r3, [r3, #20]
 800a8b2:	011b      	lsls	r3, r3, #4
 800a8b4:	693a      	ldr	r2, [r7, #16]
 800a8b6:	4313      	orrs	r3, r2
 800a8b8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a8ba:	683b      	ldr	r3, [r7, #0]
 800a8bc:	699b      	ldr	r3, [r3, #24]
 800a8be:	011b      	lsls	r3, r3, #4
 800a8c0:	693a      	ldr	r2, [r7, #16]
 800a8c2:	4313      	orrs	r3, r2
 800a8c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	693a      	ldr	r2, [r7, #16]
 800a8ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	68fa      	ldr	r2, [r7, #12]
 800a8d0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a8d2:	683b      	ldr	r3, [r7, #0]
 800a8d4:	685a      	ldr	r2, [r3, #4]
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	697a      	ldr	r2, [r7, #20]
 800a8de:	621a      	str	r2, [r3, #32]
}
 800a8e0:	bf00      	nop
 800a8e2:	371c      	adds	r7, #28
 800a8e4:	46bd      	mov	sp, r7
 800a8e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ea:	4770      	bx	lr
 800a8ec:	fffeff8f 	.word	0xfffeff8f
 800a8f0:	40010000 	.word	0x40010000
 800a8f4:	40010400 	.word	0x40010400
 800a8f8:	40014000 	.word	0x40014000
 800a8fc:	40014400 	.word	0x40014400
 800a900:	40014800 	.word	0x40014800

0800a904 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a904:	b480      	push	{r7}
 800a906:	b087      	sub	sp, #28
 800a908:	af00      	add	r7, sp, #0
 800a90a:	6078      	str	r0, [r7, #4]
 800a90c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	6a1b      	ldr	r3, [r3, #32]
 800a912:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	6a1b      	ldr	r3, [r3, #32]
 800a918:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	685b      	ldr	r3, [r3, #4]
 800a924:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	69db      	ldr	r3, [r3, #28]
 800a92a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a92c:	68fa      	ldr	r2, [r7, #12]
 800a92e:	4b24      	ldr	r3, [pc, #144]	@ (800a9c0 <TIM_OC4_SetConfig+0xbc>)
 800a930:	4013      	ands	r3, r2
 800a932:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a93a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a93c:	683b      	ldr	r3, [r7, #0]
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	021b      	lsls	r3, r3, #8
 800a942:	68fa      	ldr	r2, [r7, #12]
 800a944:	4313      	orrs	r3, r2
 800a946:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a948:	693b      	ldr	r3, [r7, #16]
 800a94a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a94e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a950:	683b      	ldr	r3, [r7, #0]
 800a952:	689b      	ldr	r3, [r3, #8]
 800a954:	031b      	lsls	r3, r3, #12
 800a956:	693a      	ldr	r2, [r7, #16]
 800a958:	4313      	orrs	r3, r2
 800a95a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	4a19      	ldr	r2, [pc, #100]	@ (800a9c4 <TIM_OC4_SetConfig+0xc0>)
 800a960:	4293      	cmp	r3, r2
 800a962:	d00f      	beq.n	800a984 <TIM_OC4_SetConfig+0x80>
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	4a18      	ldr	r2, [pc, #96]	@ (800a9c8 <TIM_OC4_SetConfig+0xc4>)
 800a968:	4293      	cmp	r3, r2
 800a96a:	d00b      	beq.n	800a984 <TIM_OC4_SetConfig+0x80>
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	4a17      	ldr	r2, [pc, #92]	@ (800a9cc <TIM_OC4_SetConfig+0xc8>)
 800a970:	4293      	cmp	r3, r2
 800a972:	d007      	beq.n	800a984 <TIM_OC4_SetConfig+0x80>
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	4a16      	ldr	r2, [pc, #88]	@ (800a9d0 <TIM_OC4_SetConfig+0xcc>)
 800a978:	4293      	cmp	r3, r2
 800a97a:	d003      	beq.n	800a984 <TIM_OC4_SetConfig+0x80>
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	4a15      	ldr	r2, [pc, #84]	@ (800a9d4 <TIM_OC4_SetConfig+0xd0>)
 800a980:	4293      	cmp	r3, r2
 800a982:	d109      	bne.n	800a998 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a984:	697b      	ldr	r3, [r7, #20]
 800a986:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a98a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a98c:	683b      	ldr	r3, [r7, #0]
 800a98e:	695b      	ldr	r3, [r3, #20]
 800a990:	019b      	lsls	r3, r3, #6
 800a992:	697a      	ldr	r2, [r7, #20]
 800a994:	4313      	orrs	r3, r2
 800a996:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	697a      	ldr	r2, [r7, #20]
 800a99c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	68fa      	ldr	r2, [r7, #12]
 800a9a2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a9a4:	683b      	ldr	r3, [r7, #0]
 800a9a6:	685a      	ldr	r2, [r3, #4]
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	693a      	ldr	r2, [r7, #16]
 800a9b0:	621a      	str	r2, [r3, #32]
}
 800a9b2:	bf00      	nop
 800a9b4:	371c      	adds	r7, #28
 800a9b6:	46bd      	mov	sp, r7
 800a9b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9bc:	4770      	bx	lr
 800a9be:	bf00      	nop
 800a9c0:	feff8fff 	.word	0xfeff8fff
 800a9c4:	40010000 	.word	0x40010000
 800a9c8:	40010400 	.word	0x40010400
 800a9cc:	40014000 	.word	0x40014000
 800a9d0:	40014400 	.word	0x40014400
 800a9d4:	40014800 	.word	0x40014800

0800a9d8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a9d8:	b480      	push	{r7}
 800a9da:	b087      	sub	sp, #28
 800a9dc:	af00      	add	r7, sp, #0
 800a9de:	6078      	str	r0, [r7, #4]
 800a9e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	6a1b      	ldr	r3, [r3, #32]
 800a9e6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	6a1b      	ldr	r3, [r3, #32]
 800a9ec:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	685b      	ldr	r3, [r3, #4]
 800a9f8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a9fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800aa00:	68fa      	ldr	r2, [r7, #12]
 800aa02:	4b21      	ldr	r3, [pc, #132]	@ (800aa88 <TIM_OC5_SetConfig+0xb0>)
 800aa04:	4013      	ands	r3, r2
 800aa06:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800aa08:	683b      	ldr	r3, [r7, #0]
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	68fa      	ldr	r2, [r7, #12]
 800aa0e:	4313      	orrs	r3, r2
 800aa10:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800aa12:	693b      	ldr	r3, [r7, #16]
 800aa14:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800aa18:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800aa1a:	683b      	ldr	r3, [r7, #0]
 800aa1c:	689b      	ldr	r3, [r3, #8]
 800aa1e:	041b      	lsls	r3, r3, #16
 800aa20:	693a      	ldr	r2, [r7, #16]
 800aa22:	4313      	orrs	r3, r2
 800aa24:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	4a18      	ldr	r2, [pc, #96]	@ (800aa8c <TIM_OC5_SetConfig+0xb4>)
 800aa2a:	4293      	cmp	r3, r2
 800aa2c:	d00f      	beq.n	800aa4e <TIM_OC5_SetConfig+0x76>
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	4a17      	ldr	r2, [pc, #92]	@ (800aa90 <TIM_OC5_SetConfig+0xb8>)
 800aa32:	4293      	cmp	r3, r2
 800aa34:	d00b      	beq.n	800aa4e <TIM_OC5_SetConfig+0x76>
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	4a16      	ldr	r2, [pc, #88]	@ (800aa94 <TIM_OC5_SetConfig+0xbc>)
 800aa3a:	4293      	cmp	r3, r2
 800aa3c:	d007      	beq.n	800aa4e <TIM_OC5_SetConfig+0x76>
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	4a15      	ldr	r2, [pc, #84]	@ (800aa98 <TIM_OC5_SetConfig+0xc0>)
 800aa42:	4293      	cmp	r3, r2
 800aa44:	d003      	beq.n	800aa4e <TIM_OC5_SetConfig+0x76>
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	4a14      	ldr	r2, [pc, #80]	@ (800aa9c <TIM_OC5_SetConfig+0xc4>)
 800aa4a:	4293      	cmp	r3, r2
 800aa4c:	d109      	bne.n	800aa62 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800aa4e:	697b      	ldr	r3, [r7, #20]
 800aa50:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800aa54:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800aa56:	683b      	ldr	r3, [r7, #0]
 800aa58:	695b      	ldr	r3, [r3, #20]
 800aa5a:	021b      	lsls	r3, r3, #8
 800aa5c:	697a      	ldr	r2, [r7, #20]
 800aa5e:	4313      	orrs	r3, r2
 800aa60:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	697a      	ldr	r2, [r7, #20]
 800aa66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	68fa      	ldr	r2, [r7, #12]
 800aa6c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800aa6e:	683b      	ldr	r3, [r7, #0]
 800aa70:	685a      	ldr	r2, [r3, #4]
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	693a      	ldr	r2, [r7, #16]
 800aa7a:	621a      	str	r2, [r3, #32]
}
 800aa7c:	bf00      	nop
 800aa7e:	371c      	adds	r7, #28
 800aa80:	46bd      	mov	sp, r7
 800aa82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa86:	4770      	bx	lr
 800aa88:	fffeff8f 	.word	0xfffeff8f
 800aa8c:	40010000 	.word	0x40010000
 800aa90:	40010400 	.word	0x40010400
 800aa94:	40014000 	.word	0x40014000
 800aa98:	40014400 	.word	0x40014400
 800aa9c:	40014800 	.word	0x40014800

0800aaa0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800aaa0:	b480      	push	{r7}
 800aaa2:	b087      	sub	sp, #28
 800aaa4:	af00      	add	r7, sp, #0
 800aaa6:	6078      	str	r0, [r7, #4]
 800aaa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	6a1b      	ldr	r3, [r3, #32]
 800aaae:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	6a1b      	ldr	r3, [r3, #32]
 800aab4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	685b      	ldr	r3, [r3, #4]
 800aac0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aac6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800aac8:	68fa      	ldr	r2, [r7, #12]
 800aaca:	4b22      	ldr	r3, [pc, #136]	@ (800ab54 <TIM_OC6_SetConfig+0xb4>)
 800aacc:	4013      	ands	r3, r2
 800aace:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800aad0:	683b      	ldr	r3, [r7, #0]
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	021b      	lsls	r3, r3, #8
 800aad6:	68fa      	ldr	r2, [r7, #12]
 800aad8:	4313      	orrs	r3, r2
 800aada:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800aadc:	693b      	ldr	r3, [r7, #16]
 800aade:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800aae2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800aae4:	683b      	ldr	r3, [r7, #0]
 800aae6:	689b      	ldr	r3, [r3, #8]
 800aae8:	051b      	lsls	r3, r3, #20
 800aaea:	693a      	ldr	r2, [r7, #16]
 800aaec:	4313      	orrs	r3, r2
 800aaee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	4a19      	ldr	r2, [pc, #100]	@ (800ab58 <TIM_OC6_SetConfig+0xb8>)
 800aaf4:	4293      	cmp	r3, r2
 800aaf6:	d00f      	beq.n	800ab18 <TIM_OC6_SetConfig+0x78>
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	4a18      	ldr	r2, [pc, #96]	@ (800ab5c <TIM_OC6_SetConfig+0xbc>)
 800aafc:	4293      	cmp	r3, r2
 800aafe:	d00b      	beq.n	800ab18 <TIM_OC6_SetConfig+0x78>
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	4a17      	ldr	r2, [pc, #92]	@ (800ab60 <TIM_OC6_SetConfig+0xc0>)
 800ab04:	4293      	cmp	r3, r2
 800ab06:	d007      	beq.n	800ab18 <TIM_OC6_SetConfig+0x78>
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	4a16      	ldr	r2, [pc, #88]	@ (800ab64 <TIM_OC6_SetConfig+0xc4>)
 800ab0c:	4293      	cmp	r3, r2
 800ab0e:	d003      	beq.n	800ab18 <TIM_OC6_SetConfig+0x78>
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	4a15      	ldr	r2, [pc, #84]	@ (800ab68 <TIM_OC6_SetConfig+0xc8>)
 800ab14:	4293      	cmp	r3, r2
 800ab16:	d109      	bne.n	800ab2c <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800ab18:	697b      	ldr	r3, [r7, #20]
 800ab1a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800ab1e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800ab20:	683b      	ldr	r3, [r7, #0]
 800ab22:	695b      	ldr	r3, [r3, #20]
 800ab24:	029b      	lsls	r3, r3, #10
 800ab26:	697a      	ldr	r2, [r7, #20]
 800ab28:	4313      	orrs	r3, r2
 800ab2a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	697a      	ldr	r2, [r7, #20]
 800ab30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	68fa      	ldr	r2, [r7, #12]
 800ab36:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800ab38:	683b      	ldr	r3, [r7, #0]
 800ab3a:	685a      	ldr	r2, [r3, #4]
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	693a      	ldr	r2, [r7, #16]
 800ab44:	621a      	str	r2, [r3, #32]
}
 800ab46:	bf00      	nop
 800ab48:	371c      	adds	r7, #28
 800ab4a:	46bd      	mov	sp, r7
 800ab4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab50:	4770      	bx	lr
 800ab52:	bf00      	nop
 800ab54:	feff8fff 	.word	0xfeff8fff
 800ab58:	40010000 	.word	0x40010000
 800ab5c:	40010400 	.word	0x40010400
 800ab60:	40014000 	.word	0x40014000
 800ab64:	40014400 	.word	0x40014400
 800ab68:	40014800 	.word	0x40014800

0800ab6c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ab6c:	b480      	push	{r7}
 800ab6e:	b087      	sub	sp, #28
 800ab70:	af00      	add	r7, sp, #0
 800ab72:	60f8      	str	r0, [r7, #12]
 800ab74:	60b9      	str	r1, [r7, #8]
 800ab76:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	6a1b      	ldr	r3, [r3, #32]
 800ab7c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	6a1b      	ldr	r3, [r3, #32]
 800ab82:	f023 0201 	bic.w	r2, r3, #1
 800ab86:	68fb      	ldr	r3, [r7, #12]
 800ab88:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ab8a:	68fb      	ldr	r3, [r7, #12]
 800ab8c:	699b      	ldr	r3, [r3, #24]
 800ab8e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800ab90:	693b      	ldr	r3, [r7, #16]
 800ab92:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800ab96:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	011b      	lsls	r3, r3, #4
 800ab9c:	693a      	ldr	r2, [r7, #16]
 800ab9e:	4313      	orrs	r3, r2
 800aba0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800aba2:	697b      	ldr	r3, [r7, #20]
 800aba4:	f023 030a 	bic.w	r3, r3, #10
 800aba8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800abaa:	697a      	ldr	r2, [r7, #20]
 800abac:	68bb      	ldr	r3, [r7, #8]
 800abae:	4313      	orrs	r3, r2
 800abb0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800abb2:	68fb      	ldr	r3, [r7, #12]
 800abb4:	693a      	ldr	r2, [r7, #16]
 800abb6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800abb8:	68fb      	ldr	r3, [r7, #12]
 800abba:	697a      	ldr	r2, [r7, #20]
 800abbc:	621a      	str	r2, [r3, #32]
}
 800abbe:	bf00      	nop
 800abc0:	371c      	adds	r7, #28
 800abc2:	46bd      	mov	sp, r7
 800abc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abc8:	4770      	bx	lr

0800abca <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800abca:	b480      	push	{r7}
 800abcc:	b087      	sub	sp, #28
 800abce:	af00      	add	r7, sp, #0
 800abd0:	60f8      	str	r0, [r7, #12]
 800abd2:	60b9      	str	r1, [r7, #8]
 800abd4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800abd6:	68fb      	ldr	r3, [r7, #12]
 800abd8:	6a1b      	ldr	r3, [r3, #32]
 800abda:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800abdc:	68fb      	ldr	r3, [r7, #12]
 800abde:	6a1b      	ldr	r3, [r3, #32]
 800abe0:	f023 0210 	bic.w	r2, r3, #16
 800abe4:	68fb      	ldr	r3, [r7, #12]
 800abe6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800abe8:	68fb      	ldr	r3, [r7, #12]
 800abea:	699b      	ldr	r3, [r3, #24]
 800abec:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800abee:	693b      	ldr	r3, [r7, #16]
 800abf0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800abf4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	031b      	lsls	r3, r3, #12
 800abfa:	693a      	ldr	r2, [r7, #16]
 800abfc:	4313      	orrs	r3, r2
 800abfe:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800ac00:	697b      	ldr	r3, [r7, #20]
 800ac02:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800ac06:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800ac08:	68bb      	ldr	r3, [r7, #8]
 800ac0a:	011b      	lsls	r3, r3, #4
 800ac0c:	697a      	ldr	r2, [r7, #20]
 800ac0e:	4313      	orrs	r3, r2
 800ac10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800ac12:	68fb      	ldr	r3, [r7, #12]
 800ac14:	693a      	ldr	r2, [r7, #16]
 800ac16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	697a      	ldr	r2, [r7, #20]
 800ac1c:	621a      	str	r2, [r3, #32]
}
 800ac1e:	bf00      	nop
 800ac20:	371c      	adds	r7, #28
 800ac22:	46bd      	mov	sp, r7
 800ac24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac28:	4770      	bx	lr
	...

0800ac2c <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800ac2c:	b480      	push	{r7}
 800ac2e:	b085      	sub	sp, #20
 800ac30:	af00      	add	r7, sp, #0
 800ac32:	6078      	str	r0, [r7, #4]
 800ac34:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	689b      	ldr	r3, [r3, #8]
 800ac3a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800ac3c:	68fa      	ldr	r2, [r7, #12]
 800ac3e:	4b09      	ldr	r3, [pc, #36]	@ (800ac64 <TIM_ITRx_SetConfig+0x38>)
 800ac40:	4013      	ands	r3, r2
 800ac42:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800ac44:	683a      	ldr	r2, [r7, #0]
 800ac46:	68fb      	ldr	r3, [r7, #12]
 800ac48:	4313      	orrs	r3, r2
 800ac4a:	f043 0307 	orr.w	r3, r3, #7
 800ac4e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	68fa      	ldr	r2, [r7, #12]
 800ac54:	609a      	str	r2, [r3, #8]
}
 800ac56:	bf00      	nop
 800ac58:	3714      	adds	r7, #20
 800ac5a:	46bd      	mov	sp, r7
 800ac5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac60:	4770      	bx	lr
 800ac62:	bf00      	nop
 800ac64:	ffcfff8f 	.word	0xffcfff8f

0800ac68 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800ac68:	b480      	push	{r7}
 800ac6a:	b087      	sub	sp, #28
 800ac6c:	af00      	add	r7, sp, #0
 800ac6e:	60f8      	str	r0, [r7, #12]
 800ac70:	60b9      	str	r1, [r7, #8]
 800ac72:	607a      	str	r2, [r7, #4]
 800ac74:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	689b      	ldr	r3, [r3, #8]
 800ac7a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ac7c:	697b      	ldr	r3, [r7, #20]
 800ac7e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800ac82:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800ac84:	683b      	ldr	r3, [r7, #0]
 800ac86:	021a      	lsls	r2, r3, #8
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	431a      	orrs	r2, r3
 800ac8c:	68bb      	ldr	r3, [r7, #8]
 800ac8e:	4313      	orrs	r3, r2
 800ac90:	697a      	ldr	r2, [r7, #20]
 800ac92:	4313      	orrs	r3, r2
 800ac94:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ac96:	68fb      	ldr	r3, [r7, #12]
 800ac98:	697a      	ldr	r2, [r7, #20]
 800ac9a:	609a      	str	r2, [r3, #8]
}
 800ac9c:	bf00      	nop
 800ac9e:	371c      	adds	r7, #28
 800aca0:	46bd      	mov	sp, r7
 800aca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aca6:	4770      	bx	lr

0800aca8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800aca8:	b480      	push	{r7}
 800acaa:	b087      	sub	sp, #28
 800acac:	af00      	add	r7, sp, #0
 800acae:	60f8      	str	r0, [r7, #12]
 800acb0:	60b9      	str	r1, [r7, #8]
 800acb2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800acb4:	68bb      	ldr	r3, [r7, #8]
 800acb6:	f003 031f 	and.w	r3, r3, #31
 800acba:	2201      	movs	r2, #1
 800acbc:	fa02 f303 	lsl.w	r3, r2, r3
 800acc0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800acc2:	68fb      	ldr	r3, [r7, #12]
 800acc4:	6a1a      	ldr	r2, [r3, #32]
 800acc6:	697b      	ldr	r3, [r7, #20]
 800acc8:	43db      	mvns	r3, r3
 800acca:	401a      	ands	r2, r3
 800accc:	68fb      	ldr	r3, [r7, #12]
 800acce:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800acd0:	68fb      	ldr	r3, [r7, #12]
 800acd2:	6a1a      	ldr	r2, [r3, #32]
 800acd4:	68bb      	ldr	r3, [r7, #8]
 800acd6:	f003 031f 	and.w	r3, r3, #31
 800acda:	6879      	ldr	r1, [r7, #4]
 800acdc:	fa01 f303 	lsl.w	r3, r1, r3
 800ace0:	431a      	orrs	r2, r3
 800ace2:	68fb      	ldr	r3, [r7, #12]
 800ace4:	621a      	str	r2, [r3, #32]
}
 800ace6:	bf00      	nop
 800ace8:	371c      	adds	r7, #28
 800acea:	46bd      	mov	sp, r7
 800acec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acf0:	4770      	bx	lr
	...

0800acf4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800acf4:	b480      	push	{r7}
 800acf6:	b085      	sub	sp, #20
 800acf8:	af00      	add	r7, sp, #0
 800acfa:	6078      	str	r0, [r7, #4]
 800acfc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ad04:	2b01      	cmp	r3, #1
 800ad06:	d101      	bne.n	800ad0c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ad08:	2302      	movs	r3, #2
 800ad0a:	e06d      	b.n	800ade8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	2201      	movs	r2, #1
 800ad10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	2202      	movs	r2, #2
 800ad18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	685b      	ldr	r3, [r3, #4]
 800ad22:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	689b      	ldr	r3, [r3, #8]
 800ad2a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	4a30      	ldr	r2, [pc, #192]	@ (800adf4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800ad32:	4293      	cmp	r3, r2
 800ad34:	d004      	beq.n	800ad40 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	4a2f      	ldr	r2, [pc, #188]	@ (800adf8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800ad3c:	4293      	cmp	r3, r2
 800ad3e:	d108      	bne.n	800ad52 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800ad40:	68fb      	ldr	r3, [r7, #12]
 800ad42:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800ad46:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800ad48:	683b      	ldr	r3, [r7, #0]
 800ad4a:	685b      	ldr	r3, [r3, #4]
 800ad4c:	68fa      	ldr	r2, [r7, #12]
 800ad4e:	4313      	orrs	r3, r2
 800ad50:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ad52:	68fb      	ldr	r3, [r7, #12]
 800ad54:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ad58:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ad5a:	683b      	ldr	r3, [r7, #0]
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	68fa      	ldr	r2, [r7, #12]
 800ad60:	4313      	orrs	r3, r2
 800ad62:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	68fa      	ldr	r2, [r7, #12]
 800ad6a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	681b      	ldr	r3, [r3, #0]
 800ad70:	4a20      	ldr	r2, [pc, #128]	@ (800adf4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800ad72:	4293      	cmp	r3, r2
 800ad74:	d022      	beq.n	800adbc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ad7e:	d01d      	beq.n	800adbc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	4a1d      	ldr	r2, [pc, #116]	@ (800adfc <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800ad86:	4293      	cmp	r3, r2
 800ad88:	d018      	beq.n	800adbc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	681b      	ldr	r3, [r3, #0]
 800ad8e:	4a1c      	ldr	r2, [pc, #112]	@ (800ae00 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800ad90:	4293      	cmp	r3, r2
 800ad92:	d013      	beq.n	800adbc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	4a1a      	ldr	r2, [pc, #104]	@ (800ae04 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800ad9a:	4293      	cmp	r3, r2
 800ad9c:	d00e      	beq.n	800adbc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	4a15      	ldr	r2, [pc, #84]	@ (800adf8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800ada4:	4293      	cmp	r3, r2
 800ada6:	d009      	beq.n	800adbc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	681b      	ldr	r3, [r3, #0]
 800adac:	4a16      	ldr	r2, [pc, #88]	@ (800ae08 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800adae:	4293      	cmp	r3, r2
 800adb0:	d004      	beq.n	800adbc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	681b      	ldr	r3, [r3, #0]
 800adb6:	4a15      	ldr	r2, [pc, #84]	@ (800ae0c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800adb8:	4293      	cmp	r3, r2
 800adba:	d10c      	bne.n	800add6 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800adbc:	68bb      	ldr	r3, [r7, #8]
 800adbe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800adc2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800adc4:	683b      	ldr	r3, [r7, #0]
 800adc6:	689b      	ldr	r3, [r3, #8]
 800adc8:	68ba      	ldr	r2, [r7, #8]
 800adca:	4313      	orrs	r3, r2
 800adcc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	681b      	ldr	r3, [r3, #0]
 800add2:	68ba      	ldr	r2, [r7, #8]
 800add4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	2201      	movs	r2, #1
 800adda:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	2200      	movs	r2, #0
 800ade2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800ade6:	2300      	movs	r3, #0
}
 800ade8:	4618      	mov	r0, r3
 800adea:	3714      	adds	r7, #20
 800adec:	46bd      	mov	sp, r7
 800adee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adf2:	4770      	bx	lr
 800adf4:	40010000 	.word	0x40010000
 800adf8:	40010400 	.word	0x40010400
 800adfc:	40000400 	.word	0x40000400
 800ae00:	40000800 	.word	0x40000800
 800ae04:	40000c00 	.word	0x40000c00
 800ae08:	40001800 	.word	0x40001800
 800ae0c:	40014000 	.word	0x40014000

0800ae10 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ae10:	b480      	push	{r7}
 800ae12:	b083      	sub	sp, #12
 800ae14:	af00      	add	r7, sp, #0
 800ae16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ae18:	bf00      	nop
 800ae1a:	370c      	adds	r7, #12
 800ae1c:	46bd      	mov	sp, r7
 800ae1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae22:	4770      	bx	lr

0800ae24 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ae24:	b480      	push	{r7}
 800ae26:	b083      	sub	sp, #12
 800ae28:	af00      	add	r7, sp, #0
 800ae2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ae2c:	bf00      	nop
 800ae2e:	370c      	adds	r7, #12
 800ae30:	46bd      	mov	sp, r7
 800ae32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae36:	4770      	bx	lr

0800ae38 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800ae38:	b480      	push	{r7}
 800ae3a:	b083      	sub	sp, #12
 800ae3c:	af00      	add	r7, sp, #0
 800ae3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800ae40:	bf00      	nop
 800ae42:	370c      	adds	r7, #12
 800ae44:	46bd      	mov	sp, r7
 800ae46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae4a:	4770      	bx	lr

0800ae4c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ae4c:	b580      	push	{r7, lr}
 800ae4e:	b08a      	sub	sp, #40	@ 0x28
 800ae50:	af02      	add	r7, sp, #8
 800ae52:	60f8      	str	r0, [r7, #12]
 800ae54:	60b9      	str	r1, [r7, #8]
 800ae56:	603b      	str	r3, [r7, #0]
 800ae58:	4613      	mov	r3, r2
 800ae5a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ae5c:	68fb      	ldr	r3, [r7, #12]
 800ae5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ae62:	2b20      	cmp	r3, #32
 800ae64:	d17b      	bne.n	800af5e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800ae66:	68bb      	ldr	r3, [r7, #8]
 800ae68:	2b00      	cmp	r3, #0
 800ae6a:	d002      	beq.n	800ae72 <HAL_UART_Transmit+0x26>
 800ae6c:	88fb      	ldrh	r3, [r7, #6]
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	d101      	bne.n	800ae76 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800ae72:	2301      	movs	r3, #1
 800ae74:	e074      	b.n	800af60 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ae76:	68fb      	ldr	r3, [r7, #12]
 800ae78:	2200      	movs	r2, #0
 800ae7a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ae7e:	68fb      	ldr	r3, [r7, #12]
 800ae80:	2221      	movs	r2, #33	@ 0x21
 800ae82:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800ae86:	f7f6 fac9 	bl	800141c <HAL_GetTick>
 800ae8a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800ae8c:	68fb      	ldr	r3, [r7, #12]
 800ae8e:	88fa      	ldrh	r2, [r7, #6]
 800ae90:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800ae94:	68fb      	ldr	r3, [r7, #12]
 800ae96:	88fa      	ldrh	r2, [r7, #6]
 800ae98:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	689b      	ldr	r3, [r3, #8]
 800aea0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800aea4:	d108      	bne.n	800aeb8 <HAL_UART_Transmit+0x6c>
 800aea6:	68fb      	ldr	r3, [r7, #12]
 800aea8:	691b      	ldr	r3, [r3, #16]
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d104      	bne.n	800aeb8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800aeae:	2300      	movs	r3, #0
 800aeb0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800aeb2:	68bb      	ldr	r3, [r7, #8]
 800aeb4:	61bb      	str	r3, [r7, #24]
 800aeb6:	e003      	b.n	800aec0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800aeb8:	68bb      	ldr	r3, [r7, #8]
 800aeba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800aebc:	2300      	movs	r3, #0
 800aebe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800aec0:	e030      	b.n	800af24 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800aec2:	683b      	ldr	r3, [r7, #0]
 800aec4:	9300      	str	r3, [sp, #0]
 800aec6:	697b      	ldr	r3, [r7, #20]
 800aec8:	2200      	movs	r2, #0
 800aeca:	2180      	movs	r1, #128	@ 0x80
 800aecc:	68f8      	ldr	r0, [r7, #12]
 800aece:	f000 f84b 	bl	800af68 <UART_WaitOnFlagUntilTimeout>
 800aed2:	4603      	mov	r3, r0
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d005      	beq.n	800aee4 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800aed8:	68fb      	ldr	r3, [r7, #12]
 800aeda:	2220      	movs	r2, #32
 800aedc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800aee0:	2303      	movs	r3, #3
 800aee2:	e03d      	b.n	800af60 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800aee4:	69fb      	ldr	r3, [r7, #28]
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d10b      	bne.n	800af02 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800aeea:	69bb      	ldr	r3, [r7, #24]
 800aeec:	881b      	ldrh	r3, [r3, #0]
 800aeee:	461a      	mov	r2, r3
 800aef0:	68fb      	ldr	r3, [r7, #12]
 800aef2:	681b      	ldr	r3, [r3, #0]
 800aef4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800aef8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800aefa:	69bb      	ldr	r3, [r7, #24]
 800aefc:	3302      	adds	r3, #2
 800aefe:	61bb      	str	r3, [r7, #24]
 800af00:	e007      	b.n	800af12 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800af02:	69fb      	ldr	r3, [r7, #28]
 800af04:	781a      	ldrb	r2, [r3, #0]
 800af06:	68fb      	ldr	r3, [r7, #12]
 800af08:	681b      	ldr	r3, [r3, #0]
 800af0a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800af0c:	69fb      	ldr	r3, [r7, #28]
 800af0e:	3301      	adds	r3, #1
 800af10:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800af12:	68fb      	ldr	r3, [r7, #12]
 800af14:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800af18:	b29b      	uxth	r3, r3
 800af1a:	3b01      	subs	r3, #1
 800af1c:	b29a      	uxth	r2, r3
 800af1e:	68fb      	ldr	r3, [r7, #12]
 800af20:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800af24:	68fb      	ldr	r3, [r7, #12]
 800af26:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800af2a:	b29b      	uxth	r3, r3
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	d1c8      	bne.n	800aec2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800af30:	683b      	ldr	r3, [r7, #0]
 800af32:	9300      	str	r3, [sp, #0]
 800af34:	697b      	ldr	r3, [r7, #20]
 800af36:	2200      	movs	r2, #0
 800af38:	2140      	movs	r1, #64	@ 0x40
 800af3a:	68f8      	ldr	r0, [r7, #12]
 800af3c:	f000 f814 	bl	800af68 <UART_WaitOnFlagUntilTimeout>
 800af40:	4603      	mov	r3, r0
 800af42:	2b00      	cmp	r3, #0
 800af44:	d005      	beq.n	800af52 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800af46:	68fb      	ldr	r3, [r7, #12]
 800af48:	2220      	movs	r2, #32
 800af4a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800af4e:	2303      	movs	r3, #3
 800af50:	e006      	b.n	800af60 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800af52:	68fb      	ldr	r3, [r7, #12]
 800af54:	2220      	movs	r2, #32
 800af56:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800af5a:	2300      	movs	r3, #0
 800af5c:	e000      	b.n	800af60 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800af5e:	2302      	movs	r3, #2
  }
}
 800af60:	4618      	mov	r0, r3
 800af62:	3720      	adds	r7, #32
 800af64:	46bd      	mov	sp, r7
 800af66:	bd80      	pop	{r7, pc}

0800af68 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800af68:	b580      	push	{r7, lr}
 800af6a:	b084      	sub	sp, #16
 800af6c:	af00      	add	r7, sp, #0
 800af6e:	60f8      	str	r0, [r7, #12]
 800af70:	60b9      	str	r1, [r7, #8]
 800af72:	603b      	str	r3, [r7, #0]
 800af74:	4613      	mov	r3, r2
 800af76:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800af78:	e04f      	b.n	800b01a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800af7a:	69bb      	ldr	r3, [r7, #24]
 800af7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af80:	d04b      	beq.n	800b01a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800af82:	f7f6 fa4b 	bl	800141c <HAL_GetTick>
 800af86:	4602      	mov	r2, r0
 800af88:	683b      	ldr	r3, [r7, #0]
 800af8a:	1ad3      	subs	r3, r2, r3
 800af8c:	69ba      	ldr	r2, [r7, #24]
 800af8e:	429a      	cmp	r2, r3
 800af90:	d302      	bcc.n	800af98 <UART_WaitOnFlagUntilTimeout+0x30>
 800af92:	69bb      	ldr	r3, [r7, #24]
 800af94:	2b00      	cmp	r3, #0
 800af96:	d101      	bne.n	800af9c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800af98:	2303      	movs	r3, #3
 800af9a:	e04e      	b.n	800b03a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800af9c:	68fb      	ldr	r3, [r7, #12]
 800af9e:	681b      	ldr	r3, [r3, #0]
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	f003 0304 	and.w	r3, r3, #4
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d037      	beq.n	800b01a <UART_WaitOnFlagUntilTimeout+0xb2>
 800afaa:	68bb      	ldr	r3, [r7, #8]
 800afac:	2b80      	cmp	r3, #128	@ 0x80
 800afae:	d034      	beq.n	800b01a <UART_WaitOnFlagUntilTimeout+0xb2>
 800afb0:	68bb      	ldr	r3, [r7, #8]
 800afb2:	2b40      	cmp	r3, #64	@ 0x40
 800afb4:	d031      	beq.n	800b01a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800afb6:	68fb      	ldr	r3, [r7, #12]
 800afb8:	681b      	ldr	r3, [r3, #0]
 800afba:	69db      	ldr	r3, [r3, #28]
 800afbc:	f003 0308 	and.w	r3, r3, #8
 800afc0:	2b08      	cmp	r3, #8
 800afc2:	d110      	bne.n	800afe6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800afc4:	68fb      	ldr	r3, [r7, #12]
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	2208      	movs	r2, #8
 800afca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800afcc:	68f8      	ldr	r0, [r7, #12]
 800afce:	f000 f839 	bl	800b044 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800afd2:	68fb      	ldr	r3, [r7, #12]
 800afd4:	2208      	movs	r2, #8
 800afd6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800afda:	68fb      	ldr	r3, [r7, #12]
 800afdc:	2200      	movs	r2, #0
 800afde:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800afe2:	2301      	movs	r3, #1
 800afe4:	e029      	b.n	800b03a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800afe6:	68fb      	ldr	r3, [r7, #12]
 800afe8:	681b      	ldr	r3, [r3, #0]
 800afea:	69db      	ldr	r3, [r3, #28]
 800afec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800aff0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800aff4:	d111      	bne.n	800b01a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800aff6:	68fb      	ldr	r3, [r7, #12]
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800affe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b000:	68f8      	ldr	r0, [r7, #12]
 800b002:	f000 f81f 	bl	800b044 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b006:	68fb      	ldr	r3, [r7, #12]
 800b008:	2220      	movs	r2, #32
 800b00a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b00e:	68fb      	ldr	r3, [r7, #12]
 800b010:	2200      	movs	r2, #0
 800b012:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800b016:	2303      	movs	r3, #3
 800b018:	e00f      	b.n	800b03a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b01a:	68fb      	ldr	r3, [r7, #12]
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	69da      	ldr	r2, [r3, #28]
 800b020:	68bb      	ldr	r3, [r7, #8]
 800b022:	4013      	ands	r3, r2
 800b024:	68ba      	ldr	r2, [r7, #8]
 800b026:	429a      	cmp	r2, r3
 800b028:	bf0c      	ite	eq
 800b02a:	2301      	moveq	r3, #1
 800b02c:	2300      	movne	r3, #0
 800b02e:	b2db      	uxtb	r3, r3
 800b030:	461a      	mov	r2, r3
 800b032:	79fb      	ldrb	r3, [r7, #7]
 800b034:	429a      	cmp	r2, r3
 800b036:	d0a0      	beq.n	800af7a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b038:	2300      	movs	r3, #0
}
 800b03a:	4618      	mov	r0, r3
 800b03c:	3710      	adds	r7, #16
 800b03e:	46bd      	mov	sp, r7
 800b040:	bd80      	pop	{r7, pc}
	...

0800b044 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b044:	b480      	push	{r7}
 800b046:	b095      	sub	sp, #84	@ 0x54
 800b048:	af00      	add	r7, sp, #0
 800b04a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	681b      	ldr	r3, [r3, #0]
 800b050:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b052:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b054:	e853 3f00 	ldrex	r3, [r3]
 800b058:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b05a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b05c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b060:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	461a      	mov	r2, r3
 800b068:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b06a:	643b      	str	r3, [r7, #64]	@ 0x40
 800b06c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b06e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b070:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b072:	e841 2300 	strex	r3, r2, [r1]
 800b076:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b078:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d1e6      	bne.n	800b04c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	681b      	ldr	r3, [r3, #0]
 800b082:	3308      	adds	r3, #8
 800b084:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b086:	6a3b      	ldr	r3, [r7, #32]
 800b088:	e853 3f00 	ldrex	r3, [r3]
 800b08c:	61fb      	str	r3, [r7, #28]
   return(result);
 800b08e:	69fa      	ldr	r2, [r7, #28]
 800b090:	4b1e      	ldr	r3, [pc, #120]	@ (800b10c <UART_EndRxTransfer+0xc8>)
 800b092:	4013      	ands	r3, r2
 800b094:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	681b      	ldr	r3, [r3, #0]
 800b09a:	3308      	adds	r3, #8
 800b09c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b09e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b0a0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0a2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b0a4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b0a6:	e841 2300 	strex	r3, r2, [r1]
 800b0aa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b0ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	d1e5      	bne.n	800b07e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b0b6:	2b01      	cmp	r3, #1
 800b0b8:	d118      	bne.n	800b0ec <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0c0:	68fb      	ldr	r3, [r7, #12]
 800b0c2:	e853 3f00 	ldrex	r3, [r3]
 800b0c6:	60bb      	str	r3, [r7, #8]
   return(result);
 800b0c8:	68bb      	ldr	r3, [r7, #8]
 800b0ca:	f023 0310 	bic.w	r3, r3, #16
 800b0ce:	647b      	str	r3, [r7, #68]	@ 0x44
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	681b      	ldr	r3, [r3, #0]
 800b0d4:	461a      	mov	r2, r3
 800b0d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b0d8:	61bb      	str	r3, [r7, #24]
 800b0da:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0dc:	6979      	ldr	r1, [r7, #20]
 800b0de:	69ba      	ldr	r2, [r7, #24]
 800b0e0:	e841 2300 	strex	r3, r2, [r1]
 800b0e4:	613b      	str	r3, [r7, #16]
   return(result);
 800b0e6:	693b      	ldr	r3, [r7, #16]
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	d1e6      	bne.n	800b0ba <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	2220      	movs	r2, #32
 800b0f0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	2200      	movs	r2, #0
 800b0f8:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	2200      	movs	r2, #0
 800b0fe:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800b100:	bf00      	nop
 800b102:	3754      	adds	r7, #84	@ 0x54
 800b104:	46bd      	mov	sp, r7
 800b106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b10a:	4770      	bx	lr
 800b10c:	effffffe 	.word	0xeffffffe

0800b110 <__assert_func>:
 800b110:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b112:	4614      	mov	r4, r2
 800b114:	461a      	mov	r2, r3
 800b116:	4b09      	ldr	r3, [pc, #36]	@ (800b13c <__assert_func+0x2c>)
 800b118:	681b      	ldr	r3, [r3, #0]
 800b11a:	4605      	mov	r5, r0
 800b11c:	68d8      	ldr	r0, [r3, #12]
 800b11e:	b14c      	cbz	r4, 800b134 <__assert_func+0x24>
 800b120:	4b07      	ldr	r3, [pc, #28]	@ (800b140 <__assert_func+0x30>)
 800b122:	9100      	str	r1, [sp, #0]
 800b124:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b128:	4906      	ldr	r1, [pc, #24]	@ (800b144 <__assert_func+0x34>)
 800b12a:	462b      	mov	r3, r5
 800b12c:	f000 f8b2 	bl	800b294 <fiprintf>
 800b130:	f000 f99f 	bl	800b472 <abort>
 800b134:	4b04      	ldr	r3, [pc, #16]	@ (800b148 <__assert_func+0x38>)
 800b136:	461c      	mov	r4, r3
 800b138:	e7f3      	b.n	800b122 <__assert_func+0x12>
 800b13a:	bf00      	nop
 800b13c:	2400001c 	.word	0x2400001c
 800b140:	0800c0ac 	.word	0x0800c0ac
 800b144:	0800c0b9 	.word	0x0800c0b9
 800b148:	0800c0e7 	.word	0x0800c0e7

0800b14c <std>:
 800b14c:	2300      	movs	r3, #0
 800b14e:	b510      	push	{r4, lr}
 800b150:	4604      	mov	r4, r0
 800b152:	e9c0 3300 	strd	r3, r3, [r0]
 800b156:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b15a:	6083      	str	r3, [r0, #8]
 800b15c:	8181      	strh	r1, [r0, #12]
 800b15e:	6643      	str	r3, [r0, #100]	@ 0x64
 800b160:	81c2      	strh	r2, [r0, #14]
 800b162:	6183      	str	r3, [r0, #24]
 800b164:	4619      	mov	r1, r3
 800b166:	2208      	movs	r2, #8
 800b168:	305c      	adds	r0, #92	@ 0x5c
 800b16a:	f000 f906 	bl	800b37a <memset>
 800b16e:	4b0d      	ldr	r3, [pc, #52]	@ (800b1a4 <std+0x58>)
 800b170:	6263      	str	r3, [r4, #36]	@ 0x24
 800b172:	4b0d      	ldr	r3, [pc, #52]	@ (800b1a8 <std+0x5c>)
 800b174:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b176:	4b0d      	ldr	r3, [pc, #52]	@ (800b1ac <std+0x60>)
 800b178:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b17a:	4b0d      	ldr	r3, [pc, #52]	@ (800b1b0 <std+0x64>)
 800b17c:	6323      	str	r3, [r4, #48]	@ 0x30
 800b17e:	4b0d      	ldr	r3, [pc, #52]	@ (800b1b4 <std+0x68>)
 800b180:	6224      	str	r4, [r4, #32]
 800b182:	429c      	cmp	r4, r3
 800b184:	d006      	beq.n	800b194 <std+0x48>
 800b186:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b18a:	4294      	cmp	r4, r2
 800b18c:	d002      	beq.n	800b194 <std+0x48>
 800b18e:	33d0      	adds	r3, #208	@ 0xd0
 800b190:	429c      	cmp	r4, r3
 800b192:	d105      	bne.n	800b1a0 <std+0x54>
 800b194:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b198:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b19c:	f000 b966 	b.w	800b46c <__retarget_lock_init_recursive>
 800b1a0:	bd10      	pop	{r4, pc}
 800b1a2:	bf00      	nop
 800b1a4:	0800b2f5 	.word	0x0800b2f5
 800b1a8:	0800b317 	.word	0x0800b317
 800b1ac:	0800b34f 	.word	0x0800b34f
 800b1b0:	0800b373 	.word	0x0800b373
 800b1b4:	24000460 	.word	0x24000460

0800b1b8 <stdio_exit_handler>:
 800b1b8:	4a02      	ldr	r2, [pc, #8]	@ (800b1c4 <stdio_exit_handler+0xc>)
 800b1ba:	4903      	ldr	r1, [pc, #12]	@ (800b1c8 <stdio_exit_handler+0x10>)
 800b1bc:	4803      	ldr	r0, [pc, #12]	@ (800b1cc <stdio_exit_handler+0x14>)
 800b1be:	f000 b87b 	b.w	800b2b8 <_fwalk_sglue>
 800b1c2:	bf00      	nop
 800b1c4:	24000010 	.word	0x24000010
 800b1c8:	0800bd15 	.word	0x0800bd15
 800b1cc:	24000020 	.word	0x24000020

0800b1d0 <cleanup_stdio>:
 800b1d0:	6841      	ldr	r1, [r0, #4]
 800b1d2:	4b0c      	ldr	r3, [pc, #48]	@ (800b204 <cleanup_stdio+0x34>)
 800b1d4:	4299      	cmp	r1, r3
 800b1d6:	b510      	push	{r4, lr}
 800b1d8:	4604      	mov	r4, r0
 800b1da:	d001      	beq.n	800b1e0 <cleanup_stdio+0x10>
 800b1dc:	f000 fd9a 	bl	800bd14 <_fflush_r>
 800b1e0:	68a1      	ldr	r1, [r4, #8]
 800b1e2:	4b09      	ldr	r3, [pc, #36]	@ (800b208 <cleanup_stdio+0x38>)
 800b1e4:	4299      	cmp	r1, r3
 800b1e6:	d002      	beq.n	800b1ee <cleanup_stdio+0x1e>
 800b1e8:	4620      	mov	r0, r4
 800b1ea:	f000 fd93 	bl	800bd14 <_fflush_r>
 800b1ee:	68e1      	ldr	r1, [r4, #12]
 800b1f0:	4b06      	ldr	r3, [pc, #24]	@ (800b20c <cleanup_stdio+0x3c>)
 800b1f2:	4299      	cmp	r1, r3
 800b1f4:	d004      	beq.n	800b200 <cleanup_stdio+0x30>
 800b1f6:	4620      	mov	r0, r4
 800b1f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b1fc:	f000 bd8a 	b.w	800bd14 <_fflush_r>
 800b200:	bd10      	pop	{r4, pc}
 800b202:	bf00      	nop
 800b204:	24000460 	.word	0x24000460
 800b208:	240004c8 	.word	0x240004c8
 800b20c:	24000530 	.word	0x24000530

0800b210 <global_stdio_init.part.0>:
 800b210:	b510      	push	{r4, lr}
 800b212:	4b0b      	ldr	r3, [pc, #44]	@ (800b240 <global_stdio_init.part.0+0x30>)
 800b214:	4c0b      	ldr	r4, [pc, #44]	@ (800b244 <global_stdio_init.part.0+0x34>)
 800b216:	4a0c      	ldr	r2, [pc, #48]	@ (800b248 <global_stdio_init.part.0+0x38>)
 800b218:	601a      	str	r2, [r3, #0]
 800b21a:	4620      	mov	r0, r4
 800b21c:	2200      	movs	r2, #0
 800b21e:	2104      	movs	r1, #4
 800b220:	f7ff ff94 	bl	800b14c <std>
 800b224:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b228:	2201      	movs	r2, #1
 800b22a:	2109      	movs	r1, #9
 800b22c:	f7ff ff8e 	bl	800b14c <std>
 800b230:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b234:	2202      	movs	r2, #2
 800b236:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b23a:	2112      	movs	r1, #18
 800b23c:	f7ff bf86 	b.w	800b14c <std>
 800b240:	24000598 	.word	0x24000598
 800b244:	24000460 	.word	0x24000460
 800b248:	0800b1b9 	.word	0x0800b1b9

0800b24c <__sfp_lock_acquire>:
 800b24c:	4801      	ldr	r0, [pc, #4]	@ (800b254 <__sfp_lock_acquire+0x8>)
 800b24e:	f000 b90e 	b.w	800b46e <__retarget_lock_acquire_recursive>
 800b252:	bf00      	nop
 800b254:	240005a1 	.word	0x240005a1

0800b258 <__sfp_lock_release>:
 800b258:	4801      	ldr	r0, [pc, #4]	@ (800b260 <__sfp_lock_release+0x8>)
 800b25a:	f000 b909 	b.w	800b470 <__retarget_lock_release_recursive>
 800b25e:	bf00      	nop
 800b260:	240005a1 	.word	0x240005a1

0800b264 <__sinit>:
 800b264:	b510      	push	{r4, lr}
 800b266:	4604      	mov	r4, r0
 800b268:	f7ff fff0 	bl	800b24c <__sfp_lock_acquire>
 800b26c:	6a23      	ldr	r3, [r4, #32]
 800b26e:	b11b      	cbz	r3, 800b278 <__sinit+0x14>
 800b270:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b274:	f7ff bff0 	b.w	800b258 <__sfp_lock_release>
 800b278:	4b04      	ldr	r3, [pc, #16]	@ (800b28c <__sinit+0x28>)
 800b27a:	6223      	str	r3, [r4, #32]
 800b27c:	4b04      	ldr	r3, [pc, #16]	@ (800b290 <__sinit+0x2c>)
 800b27e:	681b      	ldr	r3, [r3, #0]
 800b280:	2b00      	cmp	r3, #0
 800b282:	d1f5      	bne.n	800b270 <__sinit+0xc>
 800b284:	f7ff ffc4 	bl	800b210 <global_stdio_init.part.0>
 800b288:	e7f2      	b.n	800b270 <__sinit+0xc>
 800b28a:	bf00      	nop
 800b28c:	0800b1d1 	.word	0x0800b1d1
 800b290:	24000598 	.word	0x24000598

0800b294 <fiprintf>:
 800b294:	b40e      	push	{r1, r2, r3}
 800b296:	b503      	push	{r0, r1, lr}
 800b298:	4601      	mov	r1, r0
 800b29a:	ab03      	add	r3, sp, #12
 800b29c:	4805      	ldr	r0, [pc, #20]	@ (800b2b4 <fiprintf+0x20>)
 800b29e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b2a2:	6800      	ldr	r0, [r0, #0]
 800b2a4:	9301      	str	r3, [sp, #4]
 800b2a6:	f000 fa0d 	bl	800b6c4 <_vfiprintf_r>
 800b2aa:	b002      	add	sp, #8
 800b2ac:	f85d eb04 	ldr.w	lr, [sp], #4
 800b2b0:	b003      	add	sp, #12
 800b2b2:	4770      	bx	lr
 800b2b4:	2400001c 	.word	0x2400001c

0800b2b8 <_fwalk_sglue>:
 800b2b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b2bc:	4607      	mov	r7, r0
 800b2be:	4688      	mov	r8, r1
 800b2c0:	4614      	mov	r4, r2
 800b2c2:	2600      	movs	r6, #0
 800b2c4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b2c8:	f1b9 0901 	subs.w	r9, r9, #1
 800b2cc:	d505      	bpl.n	800b2da <_fwalk_sglue+0x22>
 800b2ce:	6824      	ldr	r4, [r4, #0]
 800b2d0:	2c00      	cmp	r4, #0
 800b2d2:	d1f7      	bne.n	800b2c4 <_fwalk_sglue+0xc>
 800b2d4:	4630      	mov	r0, r6
 800b2d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b2da:	89ab      	ldrh	r3, [r5, #12]
 800b2dc:	2b01      	cmp	r3, #1
 800b2de:	d907      	bls.n	800b2f0 <_fwalk_sglue+0x38>
 800b2e0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b2e4:	3301      	adds	r3, #1
 800b2e6:	d003      	beq.n	800b2f0 <_fwalk_sglue+0x38>
 800b2e8:	4629      	mov	r1, r5
 800b2ea:	4638      	mov	r0, r7
 800b2ec:	47c0      	blx	r8
 800b2ee:	4306      	orrs	r6, r0
 800b2f0:	3568      	adds	r5, #104	@ 0x68
 800b2f2:	e7e9      	b.n	800b2c8 <_fwalk_sglue+0x10>

0800b2f4 <__sread>:
 800b2f4:	b510      	push	{r4, lr}
 800b2f6:	460c      	mov	r4, r1
 800b2f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b2fc:	f000 f868 	bl	800b3d0 <_read_r>
 800b300:	2800      	cmp	r0, #0
 800b302:	bfab      	itete	ge
 800b304:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b306:	89a3      	ldrhlt	r3, [r4, #12]
 800b308:	181b      	addge	r3, r3, r0
 800b30a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b30e:	bfac      	ite	ge
 800b310:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b312:	81a3      	strhlt	r3, [r4, #12]
 800b314:	bd10      	pop	{r4, pc}

0800b316 <__swrite>:
 800b316:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b31a:	461f      	mov	r7, r3
 800b31c:	898b      	ldrh	r3, [r1, #12]
 800b31e:	05db      	lsls	r3, r3, #23
 800b320:	4605      	mov	r5, r0
 800b322:	460c      	mov	r4, r1
 800b324:	4616      	mov	r6, r2
 800b326:	d505      	bpl.n	800b334 <__swrite+0x1e>
 800b328:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b32c:	2302      	movs	r3, #2
 800b32e:	2200      	movs	r2, #0
 800b330:	f000 f83c 	bl	800b3ac <_lseek_r>
 800b334:	89a3      	ldrh	r3, [r4, #12]
 800b336:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b33a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b33e:	81a3      	strh	r3, [r4, #12]
 800b340:	4632      	mov	r2, r6
 800b342:	463b      	mov	r3, r7
 800b344:	4628      	mov	r0, r5
 800b346:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b34a:	f000 b853 	b.w	800b3f4 <_write_r>

0800b34e <__sseek>:
 800b34e:	b510      	push	{r4, lr}
 800b350:	460c      	mov	r4, r1
 800b352:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b356:	f000 f829 	bl	800b3ac <_lseek_r>
 800b35a:	1c43      	adds	r3, r0, #1
 800b35c:	89a3      	ldrh	r3, [r4, #12]
 800b35e:	bf15      	itete	ne
 800b360:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b362:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b366:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b36a:	81a3      	strheq	r3, [r4, #12]
 800b36c:	bf18      	it	ne
 800b36e:	81a3      	strhne	r3, [r4, #12]
 800b370:	bd10      	pop	{r4, pc}

0800b372 <__sclose>:
 800b372:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b376:	f000 b809 	b.w	800b38c <_close_r>

0800b37a <memset>:
 800b37a:	4402      	add	r2, r0
 800b37c:	4603      	mov	r3, r0
 800b37e:	4293      	cmp	r3, r2
 800b380:	d100      	bne.n	800b384 <memset+0xa>
 800b382:	4770      	bx	lr
 800b384:	f803 1b01 	strb.w	r1, [r3], #1
 800b388:	e7f9      	b.n	800b37e <memset+0x4>
	...

0800b38c <_close_r>:
 800b38c:	b538      	push	{r3, r4, r5, lr}
 800b38e:	4d06      	ldr	r5, [pc, #24]	@ (800b3a8 <_close_r+0x1c>)
 800b390:	2300      	movs	r3, #0
 800b392:	4604      	mov	r4, r0
 800b394:	4608      	mov	r0, r1
 800b396:	602b      	str	r3, [r5, #0]
 800b398:	f7f5 fef6 	bl	8001188 <_close>
 800b39c:	1c43      	adds	r3, r0, #1
 800b39e:	d102      	bne.n	800b3a6 <_close_r+0x1a>
 800b3a0:	682b      	ldr	r3, [r5, #0]
 800b3a2:	b103      	cbz	r3, 800b3a6 <_close_r+0x1a>
 800b3a4:	6023      	str	r3, [r4, #0]
 800b3a6:	bd38      	pop	{r3, r4, r5, pc}
 800b3a8:	2400059c 	.word	0x2400059c

0800b3ac <_lseek_r>:
 800b3ac:	b538      	push	{r3, r4, r5, lr}
 800b3ae:	4d07      	ldr	r5, [pc, #28]	@ (800b3cc <_lseek_r+0x20>)
 800b3b0:	4604      	mov	r4, r0
 800b3b2:	4608      	mov	r0, r1
 800b3b4:	4611      	mov	r1, r2
 800b3b6:	2200      	movs	r2, #0
 800b3b8:	602a      	str	r2, [r5, #0]
 800b3ba:	461a      	mov	r2, r3
 800b3bc:	f7f5 ff0b 	bl	80011d6 <_lseek>
 800b3c0:	1c43      	adds	r3, r0, #1
 800b3c2:	d102      	bne.n	800b3ca <_lseek_r+0x1e>
 800b3c4:	682b      	ldr	r3, [r5, #0]
 800b3c6:	b103      	cbz	r3, 800b3ca <_lseek_r+0x1e>
 800b3c8:	6023      	str	r3, [r4, #0]
 800b3ca:	bd38      	pop	{r3, r4, r5, pc}
 800b3cc:	2400059c 	.word	0x2400059c

0800b3d0 <_read_r>:
 800b3d0:	b538      	push	{r3, r4, r5, lr}
 800b3d2:	4d07      	ldr	r5, [pc, #28]	@ (800b3f0 <_read_r+0x20>)
 800b3d4:	4604      	mov	r4, r0
 800b3d6:	4608      	mov	r0, r1
 800b3d8:	4611      	mov	r1, r2
 800b3da:	2200      	movs	r2, #0
 800b3dc:	602a      	str	r2, [r5, #0]
 800b3de:	461a      	mov	r2, r3
 800b3e0:	f7f5 fe99 	bl	8001116 <_read>
 800b3e4:	1c43      	adds	r3, r0, #1
 800b3e6:	d102      	bne.n	800b3ee <_read_r+0x1e>
 800b3e8:	682b      	ldr	r3, [r5, #0]
 800b3ea:	b103      	cbz	r3, 800b3ee <_read_r+0x1e>
 800b3ec:	6023      	str	r3, [r4, #0]
 800b3ee:	bd38      	pop	{r3, r4, r5, pc}
 800b3f0:	2400059c 	.word	0x2400059c

0800b3f4 <_write_r>:
 800b3f4:	b538      	push	{r3, r4, r5, lr}
 800b3f6:	4d07      	ldr	r5, [pc, #28]	@ (800b414 <_write_r+0x20>)
 800b3f8:	4604      	mov	r4, r0
 800b3fa:	4608      	mov	r0, r1
 800b3fc:	4611      	mov	r1, r2
 800b3fe:	2200      	movs	r2, #0
 800b400:	602a      	str	r2, [r5, #0]
 800b402:	461a      	mov	r2, r3
 800b404:	f7f5 fea4 	bl	8001150 <_write>
 800b408:	1c43      	adds	r3, r0, #1
 800b40a:	d102      	bne.n	800b412 <_write_r+0x1e>
 800b40c:	682b      	ldr	r3, [r5, #0]
 800b40e:	b103      	cbz	r3, 800b412 <_write_r+0x1e>
 800b410:	6023      	str	r3, [r4, #0]
 800b412:	bd38      	pop	{r3, r4, r5, pc}
 800b414:	2400059c 	.word	0x2400059c

0800b418 <__errno>:
 800b418:	4b01      	ldr	r3, [pc, #4]	@ (800b420 <__errno+0x8>)
 800b41a:	6818      	ldr	r0, [r3, #0]
 800b41c:	4770      	bx	lr
 800b41e:	bf00      	nop
 800b420:	2400001c 	.word	0x2400001c

0800b424 <__libc_init_array>:
 800b424:	b570      	push	{r4, r5, r6, lr}
 800b426:	4d0d      	ldr	r5, [pc, #52]	@ (800b45c <__libc_init_array+0x38>)
 800b428:	4c0d      	ldr	r4, [pc, #52]	@ (800b460 <__libc_init_array+0x3c>)
 800b42a:	1b64      	subs	r4, r4, r5
 800b42c:	10a4      	asrs	r4, r4, #2
 800b42e:	2600      	movs	r6, #0
 800b430:	42a6      	cmp	r6, r4
 800b432:	d109      	bne.n	800b448 <__libc_init_array+0x24>
 800b434:	4d0b      	ldr	r5, [pc, #44]	@ (800b464 <__libc_init_array+0x40>)
 800b436:	4c0c      	ldr	r4, [pc, #48]	@ (800b468 <__libc_init_array+0x44>)
 800b438:	f000 fe00 	bl	800c03c <_init>
 800b43c:	1b64      	subs	r4, r4, r5
 800b43e:	10a4      	asrs	r4, r4, #2
 800b440:	2600      	movs	r6, #0
 800b442:	42a6      	cmp	r6, r4
 800b444:	d105      	bne.n	800b452 <__libc_init_array+0x2e>
 800b446:	bd70      	pop	{r4, r5, r6, pc}
 800b448:	f855 3b04 	ldr.w	r3, [r5], #4
 800b44c:	4798      	blx	r3
 800b44e:	3601      	adds	r6, #1
 800b450:	e7ee      	b.n	800b430 <__libc_init_array+0xc>
 800b452:	f855 3b04 	ldr.w	r3, [r5], #4
 800b456:	4798      	blx	r3
 800b458:	3601      	adds	r6, #1
 800b45a:	e7f2      	b.n	800b442 <__libc_init_array+0x1e>
 800b45c:	0800c124 	.word	0x0800c124
 800b460:	0800c124 	.word	0x0800c124
 800b464:	0800c124 	.word	0x0800c124
 800b468:	0800c128 	.word	0x0800c128

0800b46c <__retarget_lock_init_recursive>:
 800b46c:	4770      	bx	lr

0800b46e <__retarget_lock_acquire_recursive>:
 800b46e:	4770      	bx	lr

0800b470 <__retarget_lock_release_recursive>:
 800b470:	4770      	bx	lr

0800b472 <abort>:
 800b472:	b508      	push	{r3, lr}
 800b474:	2006      	movs	r0, #6
 800b476:	f000 fd31 	bl	800bedc <raise>
 800b47a:	2001      	movs	r0, #1
 800b47c:	f7f5 fe40 	bl	8001100 <_exit>

0800b480 <_free_r>:
 800b480:	b538      	push	{r3, r4, r5, lr}
 800b482:	4605      	mov	r5, r0
 800b484:	2900      	cmp	r1, #0
 800b486:	d041      	beq.n	800b50c <_free_r+0x8c>
 800b488:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b48c:	1f0c      	subs	r4, r1, #4
 800b48e:	2b00      	cmp	r3, #0
 800b490:	bfb8      	it	lt
 800b492:	18e4      	addlt	r4, r4, r3
 800b494:	f000 f8e0 	bl	800b658 <__malloc_lock>
 800b498:	4a1d      	ldr	r2, [pc, #116]	@ (800b510 <_free_r+0x90>)
 800b49a:	6813      	ldr	r3, [r2, #0]
 800b49c:	b933      	cbnz	r3, 800b4ac <_free_r+0x2c>
 800b49e:	6063      	str	r3, [r4, #4]
 800b4a0:	6014      	str	r4, [r2, #0]
 800b4a2:	4628      	mov	r0, r5
 800b4a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b4a8:	f000 b8dc 	b.w	800b664 <__malloc_unlock>
 800b4ac:	42a3      	cmp	r3, r4
 800b4ae:	d908      	bls.n	800b4c2 <_free_r+0x42>
 800b4b0:	6820      	ldr	r0, [r4, #0]
 800b4b2:	1821      	adds	r1, r4, r0
 800b4b4:	428b      	cmp	r3, r1
 800b4b6:	bf01      	itttt	eq
 800b4b8:	6819      	ldreq	r1, [r3, #0]
 800b4ba:	685b      	ldreq	r3, [r3, #4]
 800b4bc:	1809      	addeq	r1, r1, r0
 800b4be:	6021      	streq	r1, [r4, #0]
 800b4c0:	e7ed      	b.n	800b49e <_free_r+0x1e>
 800b4c2:	461a      	mov	r2, r3
 800b4c4:	685b      	ldr	r3, [r3, #4]
 800b4c6:	b10b      	cbz	r3, 800b4cc <_free_r+0x4c>
 800b4c8:	42a3      	cmp	r3, r4
 800b4ca:	d9fa      	bls.n	800b4c2 <_free_r+0x42>
 800b4cc:	6811      	ldr	r1, [r2, #0]
 800b4ce:	1850      	adds	r0, r2, r1
 800b4d0:	42a0      	cmp	r0, r4
 800b4d2:	d10b      	bne.n	800b4ec <_free_r+0x6c>
 800b4d4:	6820      	ldr	r0, [r4, #0]
 800b4d6:	4401      	add	r1, r0
 800b4d8:	1850      	adds	r0, r2, r1
 800b4da:	4283      	cmp	r3, r0
 800b4dc:	6011      	str	r1, [r2, #0]
 800b4de:	d1e0      	bne.n	800b4a2 <_free_r+0x22>
 800b4e0:	6818      	ldr	r0, [r3, #0]
 800b4e2:	685b      	ldr	r3, [r3, #4]
 800b4e4:	6053      	str	r3, [r2, #4]
 800b4e6:	4408      	add	r0, r1
 800b4e8:	6010      	str	r0, [r2, #0]
 800b4ea:	e7da      	b.n	800b4a2 <_free_r+0x22>
 800b4ec:	d902      	bls.n	800b4f4 <_free_r+0x74>
 800b4ee:	230c      	movs	r3, #12
 800b4f0:	602b      	str	r3, [r5, #0]
 800b4f2:	e7d6      	b.n	800b4a2 <_free_r+0x22>
 800b4f4:	6820      	ldr	r0, [r4, #0]
 800b4f6:	1821      	adds	r1, r4, r0
 800b4f8:	428b      	cmp	r3, r1
 800b4fa:	bf04      	itt	eq
 800b4fc:	6819      	ldreq	r1, [r3, #0]
 800b4fe:	685b      	ldreq	r3, [r3, #4]
 800b500:	6063      	str	r3, [r4, #4]
 800b502:	bf04      	itt	eq
 800b504:	1809      	addeq	r1, r1, r0
 800b506:	6021      	streq	r1, [r4, #0]
 800b508:	6054      	str	r4, [r2, #4]
 800b50a:	e7ca      	b.n	800b4a2 <_free_r+0x22>
 800b50c:	bd38      	pop	{r3, r4, r5, pc}
 800b50e:	bf00      	nop
 800b510:	240005a8 	.word	0x240005a8

0800b514 <sbrk_aligned>:
 800b514:	b570      	push	{r4, r5, r6, lr}
 800b516:	4e0f      	ldr	r6, [pc, #60]	@ (800b554 <sbrk_aligned+0x40>)
 800b518:	460c      	mov	r4, r1
 800b51a:	6831      	ldr	r1, [r6, #0]
 800b51c:	4605      	mov	r5, r0
 800b51e:	b911      	cbnz	r1, 800b526 <sbrk_aligned+0x12>
 800b520:	f000 fcf8 	bl	800bf14 <_sbrk_r>
 800b524:	6030      	str	r0, [r6, #0]
 800b526:	4621      	mov	r1, r4
 800b528:	4628      	mov	r0, r5
 800b52a:	f000 fcf3 	bl	800bf14 <_sbrk_r>
 800b52e:	1c43      	adds	r3, r0, #1
 800b530:	d103      	bne.n	800b53a <sbrk_aligned+0x26>
 800b532:	f04f 34ff 	mov.w	r4, #4294967295
 800b536:	4620      	mov	r0, r4
 800b538:	bd70      	pop	{r4, r5, r6, pc}
 800b53a:	1cc4      	adds	r4, r0, #3
 800b53c:	f024 0403 	bic.w	r4, r4, #3
 800b540:	42a0      	cmp	r0, r4
 800b542:	d0f8      	beq.n	800b536 <sbrk_aligned+0x22>
 800b544:	1a21      	subs	r1, r4, r0
 800b546:	4628      	mov	r0, r5
 800b548:	f000 fce4 	bl	800bf14 <_sbrk_r>
 800b54c:	3001      	adds	r0, #1
 800b54e:	d1f2      	bne.n	800b536 <sbrk_aligned+0x22>
 800b550:	e7ef      	b.n	800b532 <sbrk_aligned+0x1e>
 800b552:	bf00      	nop
 800b554:	240005a4 	.word	0x240005a4

0800b558 <_malloc_r>:
 800b558:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b55c:	1ccd      	adds	r5, r1, #3
 800b55e:	f025 0503 	bic.w	r5, r5, #3
 800b562:	3508      	adds	r5, #8
 800b564:	2d0c      	cmp	r5, #12
 800b566:	bf38      	it	cc
 800b568:	250c      	movcc	r5, #12
 800b56a:	2d00      	cmp	r5, #0
 800b56c:	4606      	mov	r6, r0
 800b56e:	db01      	blt.n	800b574 <_malloc_r+0x1c>
 800b570:	42a9      	cmp	r1, r5
 800b572:	d904      	bls.n	800b57e <_malloc_r+0x26>
 800b574:	230c      	movs	r3, #12
 800b576:	6033      	str	r3, [r6, #0]
 800b578:	2000      	movs	r0, #0
 800b57a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b57e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b654 <_malloc_r+0xfc>
 800b582:	f000 f869 	bl	800b658 <__malloc_lock>
 800b586:	f8d8 3000 	ldr.w	r3, [r8]
 800b58a:	461c      	mov	r4, r3
 800b58c:	bb44      	cbnz	r4, 800b5e0 <_malloc_r+0x88>
 800b58e:	4629      	mov	r1, r5
 800b590:	4630      	mov	r0, r6
 800b592:	f7ff ffbf 	bl	800b514 <sbrk_aligned>
 800b596:	1c43      	adds	r3, r0, #1
 800b598:	4604      	mov	r4, r0
 800b59a:	d158      	bne.n	800b64e <_malloc_r+0xf6>
 800b59c:	f8d8 4000 	ldr.w	r4, [r8]
 800b5a0:	4627      	mov	r7, r4
 800b5a2:	2f00      	cmp	r7, #0
 800b5a4:	d143      	bne.n	800b62e <_malloc_r+0xd6>
 800b5a6:	2c00      	cmp	r4, #0
 800b5a8:	d04b      	beq.n	800b642 <_malloc_r+0xea>
 800b5aa:	6823      	ldr	r3, [r4, #0]
 800b5ac:	4639      	mov	r1, r7
 800b5ae:	4630      	mov	r0, r6
 800b5b0:	eb04 0903 	add.w	r9, r4, r3
 800b5b4:	f000 fcae 	bl	800bf14 <_sbrk_r>
 800b5b8:	4581      	cmp	r9, r0
 800b5ba:	d142      	bne.n	800b642 <_malloc_r+0xea>
 800b5bc:	6821      	ldr	r1, [r4, #0]
 800b5be:	1a6d      	subs	r5, r5, r1
 800b5c0:	4629      	mov	r1, r5
 800b5c2:	4630      	mov	r0, r6
 800b5c4:	f7ff ffa6 	bl	800b514 <sbrk_aligned>
 800b5c8:	3001      	adds	r0, #1
 800b5ca:	d03a      	beq.n	800b642 <_malloc_r+0xea>
 800b5cc:	6823      	ldr	r3, [r4, #0]
 800b5ce:	442b      	add	r3, r5
 800b5d0:	6023      	str	r3, [r4, #0]
 800b5d2:	f8d8 3000 	ldr.w	r3, [r8]
 800b5d6:	685a      	ldr	r2, [r3, #4]
 800b5d8:	bb62      	cbnz	r2, 800b634 <_malloc_r+0xdc>
 800b5da:	f8c8 7000 	str.w	r7, [r8]
 800b5de:	e00f      	b.n	800b600 <_malloc_r+0xa8>
 800b5e0:	6822      	ldr	r2, [r4, #0]
 800b5e2:	1b52      	subs	r2, r2, r5
 800b5e4:	d420      	bmi.n	800b628 <_malloc_r+0xd0>
 800b5e6:	2a0b      	cmp	r2, #11
 800b5e8:	d917      	bls.n	800b61a <_malloc_r+0xc2>
 800b5ea:	1961      	adds	r1, r4, r5
 800b5ec:	42a3      	cmp	r3, r4
 800b5ee:	6025      	str	r5, [r4, #0]
 800b5f0:	bf18      	it	ne
 800b5f2:	6059      	strne	r1, [r3, #4]
 800b5f4:	6863      	ldr	r3, [r4, #4]
 800b5f6:	bf08      	it	eq
 800b5f8:	f8c8 1000 	streq.w	r1, [r8]
 800b5fc:	5162      	str	r2, [r4, r5]
 800b5fe:	604b      	str	r3, [r1, #4]
 800b600:	4630      	mov	r0, r6
 800b602:	f000 f82f 	bl	800b664 <__malloc_unlock>
 800b606:	f104 000b 	add.w	r0, r4, #11
 800b60a:	1d23      	adds	r3, r4, #4
 800b60c:	f020 0007 	bic.w	r0, r0, #7
 800b610:	1ac2      	subs	r2, r0, r3
 800b612:	bf1c      	itt	ne
 800b614:	1a1b      	subne	r3, r3, r0
 800b616:	50a3      	strne	r3, [r4, r2]
 800b618:	e7af      	b.n	800b57a <_malloc_r+0x22>
 800b61a:	6862      	ldr	r2, [r4, #4]
 800b61c:	42a3      	cmp	r3, r4
 800b61e:	bf0c      	ite	eq
 800b620:	f8c8 2000 	streq.w	r2, [r8]
 800b624:	605a      	strne	r2, [r3, #4]
 800b626:	e7eb      	b.n	800b600 <_malloc_r+0xa8>
 800b628:	4623      	mov	r3, r4
 800b62a:	6864      	ldr	r4, [r4, #4]
 800b62c:	e7ae      	b.n	800b58c <_malloc_r+0x34>
 800b62e:	463c      	mov	r4, r7
 800b630:	687f      	ldr	r7, [r7, #4]
 800b632:	e7b6      	b.n	800b5a2 <_malloc_r+0x4a>
 800b634:	461a      	mov	r2, r3
 800b636:	685b      	ldr	r3, [r3, #4]
 800b638:	42a3      	cmp	r3, r4
 800b63a:	d1fb      	bne.n	800b634 <_malloc_r+0xdc>
 800b63c:	2300      	movs	r3, #0
 800b63e:	6053      	str	r3, [r2, #4]
 800b640:	e7de      	b.n	800b600 <_malloc_r+0xa8>
 800b642:	230c      	movs	r3, #12
 800b644:	6033      	str	r3, [r6, #0]
 800b646:	4630      	mov	r0, r6
 800b648:	f000 f80c 	bl	800b664 <__malloc_unlock>
 800b64c:	e794      	b.n	800b578 <_malloc_r+0x20>
 800b64e:	6005      	str	r5, [r0, #0]
 800b650:	e7d6      	b.n	800b600 <_malloc_r+0xa8>
 800b652:	bf00      	nop
 800b654:	240005a8 	.word	0x240005a8

0800b658 <__malloc_lock>:
 800b658:	4801      	ldr	r0, [pc, #4]	@ (800b660 <__malloc_lock+0x8>)
 800b65a:	f7ff bf08 	b.w	800b46e <__retarget_lock_acquire_recursive>
 800b65e:	bf00      	nop
 800b660:	240005a0 	.word	0x240005a0

0800b664 <__malloc_unlock>:
 800b664:	4801      	ldr	r0, [pc, #4]	@ (800b66c <__malloc_unlock+0x8>)
 800b666:	f7ff bf03 	b.w	800b470 <__retarget_lock_release_recursive>
 800b66a:	bf00      	nop
 800b66c:	240005a0 	.word	0x240005a0

0800b670 <__sfputc_r>:
 800b670:	6893      	ldr	r3, [r2, #8]
 800b672:	3b01      	subs	r3, #1
 800b674:	2b00      	cmp	r3, #0
 800b676:	b410      	push	{r4}
 800b678:	6093      	str	r3, [r2, #8]
 800b67a:	da08      	bge.n	800b68e <__sfputc_r+0x1e>
 800b67c:	6994      	ldr	r4, [r2, #24]
 800b67e:	42a3      	cmp	r3, r4
 800b680:	db01      	blt.n	800b686 <__sfputc_r+0x16>
 800b682:	290a      	cmp	r1, #10
 800b684:	d103      	bne.n	800b68e <__sfputc_r+0x1e>
 800b686:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b68a:	f000 bb6b 	b.w	800bd64 <__swbuf_r>
 800b68e:	6813      	ldr	r3, [r2, #0]
 800b690:	1c58      	adds	r0, r3, #1
 800b692:	6010      	str	r0, [r2, #0]
 800b694:	7019      	strb	r1, [r3, #0]
 800b696:	4608      	mov	r0, r1
 800b698:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b69c:	4770      	bx	lr

0800b69e <__sfputs_r>:
 800b69e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6a0:	4606      	mov	r6, r0
 800b6a2:	460f      	mov	r7, r1
 800b6a4:	4614      	mov	r4, r2
 800b6a6:	18d5      	adds	r5, r2, r3
 800b6a8:	42ac      	cmp	r4, r5
 800b6aa:	d101      	bne.n	800b6b0 <__sfputs_r+0x12>
 800b6ac:	2000      	movs	r0, #0
 800b6ae:	e007      	b.n	800b6c0 <__sfputs_r+0x22>
 800b6b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b6b4:	463a      	mov	r2, r7
 800b6b6:	4630      	mov	r0, r6
 800b6b8:	f7ff ffda 	bl	800b670 <__sfputc_r>
 800b6bc:	1c43      	adds	r3, r0, #1
 800b6be:	d1f3      	bne.n	800b6a8 <__sfputs_r+0xa>
 800b6c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b6c4 <_vfiprintf_r>:
 800b6c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6c8:	460d      	mov	r5, r1
 800b6ca:	b09d      	sub	sp, #116	@ 0x74
 800b6cc:	4614      	mov	r4, r2
 800b6ce:	4698      	mov	r8, r3
 800b6d0:	4606      	mov	r6, r0
 800b6d2:	b118      	cbz	r0, 800b6dc <_vfiprintf_r+0x18>
 800b6d4:	6a03      	ldr	r3, [r0, #32]
 800b6d6:	b90b      	cbnz	r3, 800b6dc <_vfiprintf_r+0x18>
 800b6d8:	f7ff fdc4 	bl	800b264 <__sinit>
 800b6dc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b6de:	07d9      	lsls	r1, r3, #31
 800b6e0:	d405      	bmi.n	800b6ee <_vfiprintf_r+0x2a>
 800b6e2:	89ab      	ldrh	r3, [r5, #12]
 800b6e4:	059a      	lsls	r2, r3, #22
 800b6e6:	d402      	bmi.n	800b6ee <_vfiprintf_r+0x2a>
 800b6e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b6ea:	f7ff fec0 	bl	800b46e <__retarget_lock_acquire_recursive>
 800b6ee:	89ab      	ldrh	r3, [r5, #12]
 800b6f0:	071b      	lsls	r3, r3, #28
 800b6f2:	d501      	bpl.n	800b6f8 <_vfiprintf_r+0x34>
 800b6f4:	692b      	ldr	r3, [r5, #16]
 800b6f6:	b99b      	cbnz	r3, 800b720 <_vfiprintf_r+0x5c>
 800b6f8:	4629      	mov	r1, r5
 800b6fa:	4630      	mov	r0, r6
 800b6fc:	f000 fb70 	bl	800bde0 <__swsetup_r>
 800b700:	b170      	cbz	r0, 800b720 <_vfiprintf_r+0x5c>
 800b702:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b704:	07dc      	lsls	r4, r3, #31
 800b706:	d504      	bpl.n	800b712 <_vfiprintf_r+0x4e>
 800b708:	f04f 30ff 	mov.w	r0, #4294967295
 800b70c:	b01d      	add	sp, #116	@ 0x74
 800b70e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b712:	89ab      	ldrh	r3, [r5, #12]
 800b714:	0598      	lsls	r0, r3, #22
 800b716:	d4f7      	bmi.n	800b708 <_vfiprintf_r+0x44>
 800b718:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b71a:	f7ff fea9 	bl	800b470 <__retarget_lock_release_recursive>
 800b71e:	e7f3      	b.n	800b708 <_vfiprintf_r+0x44>
 800b720:	2300      	movs	r3, #0
 800b722:	9309      	str	r3, [sp, #36]	@ 0x24
 800b724:	2320      	movs	r3, #32
 800b726:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b72a:	f8cd 800c 	str.w	r8, [sp, #12]
 800b72e:	2330      	movs	r3, #48	@ 0x30
 800b730:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b8e0 <_vfiprintf_r+0x21c>
 800b734:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b738:	f04f 0901 	mov.w	r9, #1
 800b73c:	4623      	mov	r3, r4
 800b73e:	469a      	mov	sl, r3
 800b740:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b744:	b10a      	cbz	r2, 800b74a <_vfiprintf_r+0x86>
 800b746:	2a25      	cmp	r2, #37	@ 0x25
 800b748:	d1f9      	bne.n	800b73e <_vfiprintf_r+0x7a>
 800b74a:	ebba 0b04 	subs.w	fp, sl, r4
 800b74e:	d00b      	beq.n	800b768 <_vfiprintf_r+0xa4>
 800b750:	465b      	mov	r3, fp
 800b752:	4622      	mov	r2, r4
 800b754:	4629      	mov	r1, r5
 800b756:	4630      	mov	r0, r6
 800b758:	f7ff ffa1 	bl	800b69e <__sfputs_r>
 800b75c:	3001      	adds	r0, #1
 800b75e:	f000 80a7 	beq.w	800b8b0 <_vfiprintf_r+0x1ec>
 800b762:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b764:	445a      	add	r2, fp
 800b766:	9209      	str	r2, [sp, #36]	@ 0x24
 800b768:	f89a 3000 	ldrb.w	r3, [sl]
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	f000 809f 	beq.w	800b8b0 <_vfiprintf_r+0x1ec>
 800b772:	2300      	movs	r3, #0
 800b774:	f04f 32ff 	mov.w	r2, #4294967295
 800b778:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b77c:	f10a 0a01 	add.w	sl, sl, #1
 800b780:	9304      	str	r3, [sp, #16]
 800b782:	9307      	str	r3, [sp, #28]
 800b784:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b788:	931a      	str	r3, [sp, #104]	@ 0x68
 800b78a:	4654      	mov	r4, sl
 800b78c:	2205      	movs	r2, #5
 800b78e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b792:	4853      	ldr	r0, [pc, #332]	@ (800b8e0 <_vfiprintf_r+0x21c>)
 800b794:	f7f4 fda4 	bl	80002e0 <memchr>
 800b798:	9a04      	ldr	r2, [sp, #16]
 800b79a:	b9d8      	cbnz	r0, 800b7d4 <_vfiprintf_r+0x110>
 800b79c:	06d1      	lsls	r1, r2, #27
 800b79e:	bf44      	itt	mi
 800b7a0:	2320      	movmi	r3, #32
 800b7a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b7a6:	0713      	lsls	r3, r2, #28
 800b7a8:	bf44      	itt	mi
 800b7aa:	232b      	movmi	r3, #43	@ 0x2b
 800b7ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b7b0:	f89a 3000 	ldrb.w	r3, [sl]
 800b7b4:	2b2a      	cmp	r3, #42	@ 0x2a
 800b7b6:	d015      	beq.n	800b7e4 <_vfiprintf_r+0x120>
 800b7b8:	9a07      	ldr	r2, [sp, #28]
 800b7ba:	4654      	mov	r4, sl
 800b7bc:	2000      	movs	r0, #0
 800b7be:	f04f 0c0a 	mov.w	ip, #10
 800b7c2:	4621      	mov	r1, r4
 800b7c4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b7c8:	3b30      	subs	r3, #48	@ 0x30
 800b7ca:	2b09      	cmp	r3, #9
 800b7cc:	d94b      	bls.n	800b866 <_vfiprintf_r+0x1a2>
 800b7ce:	b1b0      	cbz	r0, 800b7fe <_vfiprintf_r+0x13a>
 800b7d0:	9207      	str	r2, [sp, #28]
 800b7d2:	e014      	b.n	800b7fe <_vfiprintf_r+0x13a>
 800b7d4:	eba0 0308 	sub.w	r3, r0, r8
 800b7d8:	fa09 f303 	lsl.w	r3, r9, r3
 800b7dc:	4313      	orrs	r3, r2
 800b7de:	9304      	str	r3, [sp, #16]
 800b7e0:	46a2      	mov	sl, r4
 800b7e2:	e7d2      	b.n	800b78a <_vfiprintf_r+0xc6>
 800b7e4:	9b03      	ldr	r3, [sp, #12]
 800b7e6:	1d19      	adds	r1, r3, #4
 800b7e8:	681b      	ldr	r3, [r3, #0]
 800b7ea:	9103      	str	r1, [sp, #12]
 800b7ec:	2b00      	cmp	r3, #0
 800b7ee:	bfbb      	ittet	lt
 800b7f0:	425b      	neglt	r3, r3
 800b7f2:	f042 0202 	orrlt.w	r2, r2, #2
 800b7f6:	9307      	strge	r3, [sp, #28]
 800b7f8:	9307      	strlt	r3, [sp, #28]
 800b7fa:	bfb8      	it	lt
 800b7fc:	9204      	strlt	r2, [sp, #16]
 800b7fe:	7823      	ldrb	r3, [r4, #0]
 800b800:	2b2e      	cmp	r3, #46	@ 0x2e
 800b802:	d10a      	bne.n	800b81a <_vfiprintf_r+0x156>
 800b804:	7863      	ldrb	r3, [r4, #1]
 800b806:	2b2a      	cmp	r3, #42	@ 0x2a
 800b808:	d132      	bne.n	800b870 <_vfiprintf_r+0x1ac>
 800b80a:	9b03      	ldr	r3, [sp, #12]
 800b80c:	1d1a      	adds	r2, r3, #4
 800b80e:	681b      	ldr	r3, [r3, #0]
 800b810:	9203      	str	r2, [sp, #12]
 800b812:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b816:	3402      	adds	r4, #2
 800b818:	9305      	str	r3, [sp, #20]
 800b81a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b8f0 <_vfiprintf_r+0x22c>
 800b81e:	7821      	ldrb	r1, [r4, #0]
 800b820:	2203      	movs	r2, #3
 800b822:	4650      	mov	r0, sl
 800b824:	f7f4 fd5c 	bl	80002e0 <memchr>
 800b828:	b138      	cbz	r0, 800b83a <_vfiprintf_r+0x176>
 800b82a:	9b04      	ldr	r3, [sp, #16]
 800b82c:	eba0 000a 	sub.w	r0, r0, sl
 800b830:	2240      	movs	r2, #64	@ 0x40
 800b832:	4082      	lsls	r2, r0
 800b834:	4313      	orrs	r3, r2
 800b836:	3401      	adds	r4, #1
 800b838:	9304      	str	r3, [sp, #16]
 800b83a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b83e:	4829      	ldr	r0, [pc, #164]	@ (800b8e4 <_vfiprintf_r+0x220>)
 800b840:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b844:	2206      	movs	r2, #6
 800b846:	f7f4 fd4b 	bl	80002e0 <memchr>
 800b84a:	2800      	cmp	r0, #0
 800b84c:	d03f      	beq.n	800b8ce <_vfiprintf_r+0x20a>
 800b84e:	4b26      	ldr	r3, [pc, #152]	@ (800b8e8 <_vfiprintf_r+0x224>)
 800b850:	bb1b      	cbnz	r3, 800b89a <_vfiprintf_r+0x1d6>
 800b852:	9b03      	ldr	r3, [sp, #12]
 800b854:	3307      	adds	r3, #7
 800b856:	f023 0307 	bic.w	r3, r3, #7
 800b85a:	3308      	adds	r3, #8
 800b85c:	9303      	str	r3, [sp, #12]
 800b85e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b860:	443b      	add	r3, r7
 800b862:	9309      	str	r3, [sp, #36]	@ 0x24
 800b864:	e76a      	b.n	800b73c <_vfiprintf_r+0x78>
 800b866:	fb0c 3202 	mla	r2, ip, r2, r3
 800b86a:	460c      	mov	r4, r1
 800b86c:	2001      	movs	r0, #1
 800b86e:	e7a8      	b.n	800b7c2 <_vfiprintf_r+0xfe>
 800b870:	2300      	movs	r3, #0
 800b872:	3401      	adds	r4, #1
 800b874:	9305      	str	r3, [sp, #20]
 800b876:	4619      	mov	r1, r3
 800b878:	f04f 0c0a 	mov.w	ip, #10
 800b87c:	4620      	mov	r0, r4
 800b87e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b882:	3a30      	subs	r2, #48	@ 0x30
 800b884:	2a09      	cmp	r2, #9
 800b886:	d903      	bls.n	800b890 <_vfiprintf_r+0x1cc>
 800b888:	2b00      	cmp	r3, #0
 800b88a:	d0c6      	beq.n	800b81a <_vfiprintf_r+0x156>
 800b88c:	9105      	str	r1, [sp, #20]
 800b88e:	e7c4      	b.n	800b81a <_vfiprintf_r+0x156>
 800b890:	fb0c 2101 	mla	r1, ip, r1, r2
 800b894:	4604      	mov	r4, r0
 800b896:	2301      	movs	r3, #1
 800b898:	e7f0      	b.n	800b87c <_vfiprintf_r+0x1b8>
 800b89a:	ab03      	add	r3, sp, #12
 800b89c:	9300      	str	r3, [sp, #0]
 800b89e:	462a      	mov	r2, r5
 800b8a0:	4b12      	ldr	r3, [pc, #72]	@ (800b8ec <_vfiprintf_r+0x228>)
 800b8a2:	a904      	add	r1, sp, #16
 800b8a4:	4630      	mov	r0, r6
 800b8a6:	f3af 8000 	nop.w
 800b8aa:	4607      	mov	r7, r0
 800b8ac:	1c78      	adds	r0, r7, #1
 800b8ae:	d1d6      	bne.n	800b85e <_vfiprintf_r+0x19a>
 800b8b0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b8b2:	07d9      	lsls	r1, r3, #31
 800b8b4:	d405      	bmi.n	800b8c2 <_vfiprintf_r+0x1fe>
 800b8b6:	89ab      	ldrh	r3, [r5, #12]
 800b8b8:	059a      	lsls	r2, r3, #22
 800b8ba:	d402      	bmi.n	800b8c2 <_vfiprintf_r+0x1fe>
 800b8bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b8be:	f7ff fdd7 	bl	800b470 <__retarget_lock_release_recursive>
 800b8c2:	89ab      	ldrh	r3, [r5, #12]
 800b8c4:	065b      	lsls	r3, r3, #25
 800b8c6:	f53f af1f 	bmi.w	800b708 <_vfiprintf_r+0x44>
 800b8ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b8cc:	e71e      	b.n	800b70c <_vfiprintf_r+0x48>
 800b8ce:	ab03      	add	r3, sp, #12
 800b8d0:	9300      	str	r3, [sp, #0]
 800b8d2:	462a      	mov	r2, r5
 800b8d4:	4b05      	ldr	r3, [pc, #20]	@ (800b8ec <_vfiprintf_r+0x228>)
 800b8d6:	a904      	add	r1, sp, #16
 800b8d8:	4630      	mov	r0, r6
 800b8da:	f000 f879 	bl	800b9d0 <_printf_i>
 800b8de:	e7e4      	b.n	800b8aa <_vfiprintf_r+0x1e6>
 800b8e0:	0800c0e8 	.word	0x0800c0e8
 800b8e4:	0800c0f2 	.word	0x0800c0f2
 800b8e8:	00000000 	.word	0x00000000
 800b8ec:	0800b69f 	.word	0x0800b69f
 800b8f0:	0800c0ee 	.word	0x0800c0ee

0800b8f4 <_printf_common>:
 800b8f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b8f8:	4616      	mov	r6, r2
 800b8fa:	4698      	mov	r8, r3
 800b8fc:	688a      	ldr	r2, [r1, #8]
 800b8fe:	690b      	ldr	r3, [r1, #16]
 800b900:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b904:	4293      	cmp	r3, r2
 800b906:	bfb8      	it	lt
 800b908:	4613      	movlt	r3, r2
 800b90a:	6033      	str	r3, [r6, #0]
 800b90c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b910:	4607      	mov	r7, r0
 800b912:	460c      	mov	r4, r1
 800b914:	b10a      	cbz	r2, 800b91a <_printf_common+0x26>
 800b916:	3301      	adds	r3, #1
 800b918:	6033      	str	r3, [r6, #0]
 800b91a:	6823      	ldr	r3, [r4, #0]
 800b91c:	0699      	lsls	r1, r3, #26
 800b91e:	bf42      	ittt	mi
 800b920:	6833      	ldrmi	r3, [r6, #0]
 800b922:	3302      	addmi	r3, #2
 800b924:	6033      	strmi	r3, [r6, #0]
 800b926:	6825      	ldr	r5, [r4, #0]
 800b928:	f015 0506 	ands.w	r5, r5, #6
 800b92c:	d106      	bne.n	800b93c <_printf_common+0x48>
 800b92e:	f104 0a19 	add.w	sl, r4, #25
 800b932:	68e3      	ldr	r3, [r4, #12]
 800b934:	6832      	ldr	r2, [r6, #0]
 800b936:	1a9b      	subs	r3, r3, r2
 800b938:	42ab      	cmp	r3, r5
 800b93a:	dc26      	bgt.n	800b98a <_printf_common+0x96>
 800b93c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b940:	6822      	ldr	r2, [r4, #0]
 800b942:	3b00      	subs	r3, #0
 800b944:	bf18      	it	ne
 800b946:	2301      	movne	r3, #1
 800b948:	0692      	lsls	r2, r2, #26
 800b94a:	d42b      	bmi.n	800b9a4 <_printf_common+0xb0>
 800b94c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b950:	4641      	mov	r1, r8
 800b952:	4638      	mov	r0, r7
 800b954:	47c8      	blx	r9
 800b956:	3001      	adds	r0, #1
 800b958:	d01e      	beq.n	800b998 <_printf_common+0xa4>
 800b95a:	6823      	ldr	r3, [r4, #0]
 800b95c:	6922      	ldr	r2, [r4, #16]
 800b95e:	f003 0306 	and.w	r3, r3, #6
 800b962:	2b04      	cmp	r3, #4
 800b964:	bf02      	ittt	eq
 800b966:	68e5      	ldreq	r5, [r4, #12]
 800b968:	6833      	ldreq	r3, [r6, #0]
 800b96a:	1aed      	subeq	r5, r5, r3
 800b96c:	68a3      	ldr	r3, [r4, #8]
 800b96e:	bf0c      	ite	eq
 800b970:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b974:	2500      	movne	r5, #0
 800b976:	4293      	cmp	r3, r2
 800b978:	bfc4      	itt	gt
 800b97a:	1a9b      	subgt	r3, r3, r2
 800b97c:	18ed      	addgt	r5, r5, r3
 800b97e:	2600      	movs	r6, #0
 800b980:	341a      	adds	r4, #26
 800b982:	42b5      	cmp	r5, r6
 800b984:	d11a      	bne.n	800b9bc <_printf_common+0xc8>
 800b986:	2000      	movs	r0, #0
 800b988:	e008      	b.n	800b99c <_printf_common+0xa8>
 800b98a:	2301      	movs	r3, #1
 800b98c:	4652      	mov	r2, sl
 800b98e:	4641      	mov	r1, r8
 800b990:	4638      	mov	r0, r7
 800b992:	47c8      	blx	r9
 800b994:	3001      	adds	r0, #1
 800b996:	d103      	bne.n	800b9a0 <_printf_common+0xac>
 800b998:	f04f 30ff 	mov.w	r0, #4294967295
 800b99c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b9a0:	3501      	adds	r5, #1
 800b9a2:	e7c6      	b.n	800b932 <_printf_common+0x3e>
 800b9a4:	18e1      	adds	r1, r4, r3
 800b9a6:	1c5a      	adds	r2, r3, #1
 800b9a8:	2030      	movs	r0, #48	@ 0x30
 800b9aa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b9ae:	4422      	add	r2, r4
 800b9b0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b9b4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b9b8:	3302      	adds	r3, #2
 800b9ba:	e7c7      	b.n	800b94c <_printf_common+0x58>
 800b9bc:	2301      	movs	r3, #1
 800b9be:	4622      	mov	r2, r4
 800b9c0:	4641      	mov	r1, r8
 800b9c2:	4638      	mov	r0, r7
 800b9c4:	47c8      	blx	r9
 800b9c6:	3001      	adds	r0, #1
 800b9c8:	d0e6      	beq.n	800b998 <_printf_common+0xa4>
 800b9ca:	3601      	adds	r6, #1
 800b9cc:	e7d9      	b.n	800b982 <_printf_common+0x8e>
	...

0800b9d0 <_printf_i>:
 800b9d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b9d4:	7e0f      	ldrb	r7, [r1, #24]
 800b9d6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b9d8:	2f78      	cmp	r7, #120	@ 0x78
 800b9da:	4691      	mov	r9, r2
 800b9dc:	4680      	mov	r8, r0
 800b9de:	460c      	mov	r4, r1
 800b9e0:	469a      	mov	sl, r3
 800b9e2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b9e6:	d807      	bhi.n	800b9f8 <_printf_i+0x28>
 800b9e8:	2f62      	cmp	r7, #98	@ 0x62
 800b9ea:	d80a      	bhi.n	800ba02 <_printf_i+0x32>
 800b9ec:	2f00      	cmp	r7, #0
 800b9ee:	f000 80d1 	beq.w	800bb94 <_printf_i+0x1c4>
 800b9f2:	2f58      	cmp	r7, #88	@ 0x58
 800b9f4:	f000 80b8 	beq.w	800bb68 <_printf_i+0x198>
 800b9f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b9fc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ba00:	e03a      	b.n	800ba78 <_printf_i+0xa8>
 800ba02:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ba06:	2b15      	cmp	r3, #21
 800ba08:	d8f6      	bhi.n	800b9f8 <_printf_i+0x28>
 800ba0a:	a101      	add	r1, pc, #4	@ (adr r1, 800ba10 <_printf_i+0x40>)
 800ba0c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ba10:	0800ba69 	.word	0x0800ba69
 800ba14:	0800ba7d 	.word	0x0800ba7d
 800ba18:	0800b9f9 	.word	0x0800b9f9
 800ba1c:	0800b9f9 	.word	0x0800b9f9
 800ba20:	0800b9f9 	.word	0x0800b9f9
 800ba24:	0800b9f9 	.word	0x0800b9f9
 800ba28:	0800ba7d 	.word	0x0800ba7d
 800ba2c:	0800b9f9 	.word	0x0800b9f9
 800ba30:	0800b9f9 	.word	0x0800b9f9
 800ba34:	0800b9f9 	.word	0x0800b9f9
 800ba38:	0800b9f9 	.word	0x0800b9f9
 800ba3c:	0800bb7b 	.word	0x0800bb7b
 800ba40:	0800baa7 	.word	0x0800baa7
 800ba44:	0800bb35 	.word	0x0800bb35
 800ba48:	0800b9f9 	.word	0x0800b9f9
 800ba4c:	0800b9f9 	.word	0x0800b9f9
 800ba50:	0800bb9d 	.word	0x0800bb9d
 800ba54:	0800b9f9 	.word	0x0800b9f9
 800ba58:	0800baa7 	.word	0x0800baa7
 800ba5c:	0800b9f9 	.word	0x0800b9f9
 800ba60:	0800b9f9 	.word	0x0800b9f9
 800ba64:	0800bb3d 	.word	0x0800bb3d
 800ba68:	6833      	ldr	r3, [r6, #0]
 800ba6a:	1d1a      	adds	r2, r3, #4
 800ba6c:	681b      	ldr	r3, [r3, #0]
 800ba6e:	6032      	str	r2, [r6, #0]
 800ba70:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ba74:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ba78:	2301      	movs	r3, #1
 800ba7a:	e09c      	b.n	800bbb6 <_printf_i+0x1e6>
 800ba7c:	6833      	ldr	r3, [r6, #0]
 800ba7e:	6820      	ldr	r0, [r4, #0]
 800ba80:	1d19      	adds	r1, r3, #4
 800ba82:	6031      	str	r1, [r6, #0]
 800ba84:	0606      	lsls	r6, r0, #24
 800ba86:	d501      	bpl.n	800ba8c <_printf_i+0xbc>
 800ba88:	681d      	ldr	r5, [r3, #0]
 800ba8a:	e003      	b.n	800ba94 <_printf_i+0xc4>
 800ba8c:	0645      	lsls	r5, r0, #25
 800ba8e:	d5fb      	bpl.n	800ba88 <_printf_i+0xb8>
 800ba90:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ba94:	2d00      	cmp	r5, #0
 800ba96:	da03      	bge.n	800baa0 <_printf_i+0xd0>
 800ba98:	232d      	movs	r3, #45	@ 0x2d
 800ba9a:	426d      	negs	r5, r5
 800ba9c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800baa0:	4858      	ldr	r0, [pc, #352]	@ (800bc04 <_printf_i+0x234>)
 800baa2:	230a      	movs	r3, #10
 800baa4:	e011      	b.n	800baca <_printf_i+0xfa>
 800baa6:	6821      	ldr	r1, [r4, #0]
 800baa8:	6833      	ldr	r3, [r6, #0]
 800baaa:	0608      	lsls	r0, r1, #24
 800baac:	f853 5b04 	ldr.w	r5, [r3], #4
 800bab0:	d402      	bmi.n	800bab8 <_printf_i+0xe8>
 800bab2:	0649      	lsls	r1, r1, #25
 800bab4:	bf48      	it	mi
 800bab6:	b2ad      	uxthmi	r5, r5
 800bab8:	2f6f      	cmp	r7, #111	@ 0x6f
 800baba:	4852      	ldr	r0, [pc, #328]	@ (800bc04 <_printf_i+0x234>)
 800babc:	6033      	str	r3, [r6, #0]
 800babe:	bf14      	ite	ne
 800bac0:	230a      	movne	r3, #10
 800bac2:	2308      	moveq	r3, #8
 800bac4:	2100      	movs	r1, #0
 800bac6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800baca:	6866      	ldr	r6, [r4, #4]
 800bacc:	60a6      	str	r6, [r4, #8]
 800bace:	2e00      	cmp	r6, #0
 800bad0:	db05      	blt.n	800bade <_printf_i+0x10e>
 800bad2:	6821      	ldr	r1, [r4, #0]
 800bad4:	432e      	orrs	r6, r5
 800bad6:	f021 0104 	bic.w	r1, r1, #4
 800bada:	6021      	str	r1, [r4, #0]
 800badc:	d04b      	beq.n	800bb76 <_printf_i+0x1a6>
 800bade:	4616      	mov	r6, r2
 800bae0:	fbb5 f1f3 	udiv	r1, r5, r3
 800bae4:	fb03 5711 	mls	r7, r3, r1, r5
 800bae8:	5dc7      	ldrb	r7, [r0, r7]
 800baea:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800baee:	462f      	mov	r7, r5
 800baf0:	42bb      	cmp	r3, r7
 800baf2:	460d      	mov	r5, r1
 800baf4:	d9f4      	bls.n	800bae0 <_printf_i+0x110>
 800baf6:	2b08      	cmp	r3, #8
 800baf8:	d10b      	bne.n	800bb12 <_printf_i+0x142>
 800bafa:	6823      	ldr	r3, [r4, #0]
 800bafc:	07df      	lsls	r7, r3, #31
 800bafe:	d508      	bpl.n	800bb12 <_printf_i+0x142>
 800bb00:	6923      	ldr	r3, [r4, #16]
 800bb02:	6861      	ldr	r1, [r4, #4]
 800bb04:	4299      	cmp	r1, r3
 800bb06:	bfde      	ittt	le
 800bb08:	2330      	movle	r3, #48	@ 0x30
 800bb0a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800bb0e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800bb12:	1b92      	subs	r2, r2, r6
 800bb14:	6122      	str	r2, [r4, #16]
 800bb16:	f8cd a000 	str.w	sl, [sp]
 800bb1a:	464b      	mov	r3, r9
 800bb1c:	aa03      	add	r2, sp, #12
 800bb1e:	4621      	mov	r1, r4
 800bb20:	4640      	mov	r0, r8
 800bb22:	f7ff fee7 	bl	800b8f4 <_printf_common>
 800bb26:	3001      	adds	r0, #1
 800bb28:	d14a      	bne.n	800bbc0 <_printf_i+0x1f0>
 800bb2a:	f04f 30ff 	mov.w	r0, #4294967295
 800bb2e:	b004      	add	sp, #16
 800bb30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb34:	6823      	ldr	r3, [r4, #0]
 800bb36:	f043 0320 	orr.w	r3, r3, #32
 800bb3a:	6023      	str	r3, [r4, #0]
 800bb3c:	4832      	ldr	r0, [pc, #200]	@ (800bc08 <_printf_i+0x238>)
 800bb3e:	2778      	movs	r7, #120	@ 0x78
 800bb40:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800bb44:	6823      	ldr	r3, [r4, #0]
 800bb46:	6831      	ldr	r1, [r6, #0]
 800bb48:	061f      	lsls	r7, r3, #24
 800bb4a:	f851 5b04 	ldr.w	r5, [r1], #4
 800bb4e:	d402      	bmi.n	800bb56 <_printf_i+0x186>
 800bb50:	065f      	lsls	r7, r3, #25
 800bb52:	bf48      	it	mi
 800bb54:	b2ad      	uxthmi	r5, r5
 800bb56:	6031      	str	r1, [r6, #0]
 800bb58:	07d9      	lsls	r1, r3, #31
 800bb5a:	bf44      	itt	mi
 800bb5c:	f043 0320 	orrmi.w	r3, r3, #32
 800bb60:	6023      	strmi	r3, [r4, #0]
 800bb62:	b11d      	cbz	r5, 800bb6c <_printf_i+0x19c>
 800bb64:	2310      	movs	r3, #16
 800bb66:	e7ad      	b.n	800bac4 <_printf_i+0xf4>
 800bb68:	4826      	ldr	r0, [pc, #152]	@ (800bc04 <_printf_i+0x234>)
 800bb6a:	e7e9      	b.n	800bb40 <_printf_i+0x170>
 800bb6c:	6823      	ldr	r3, [r4, #0]
 800bb6e:	f023 0320 	bic.w	r3, r3, #32
 800bb72:	6023      	str	r3, [r4, #0]
 800bb74:	e7f6      	b.n	800bb64 <_printf_i+0x194>
 800bb76:	4616      	mov	r6, r2
 800bb78:	e7bd      	b.n	800baf6 <_printf_i+0x126>
 800bb7a:	6833      	ldr	r3, [r6, #0]
 800bb7c:	6825      	ldr	r5, [r4, #0]
 800bb7e:	6961      	ldr	r1, [r4, #20]
 800bb80:	1d18      	adds	r0, r3, #4
 800bb82:	6030      	str	r0, [r6, #0]
 800bb84:	062e      	lsls	r6, r5, #24
 800bb86:	681b      	ldr	r3, [r3, #0]
 800bb88:	d501      	bpl.n	800bb8e <_printf_i+0x1be>
 800bb8a:	6019      	str	r1, [r3, #0]
 800bb8c:	e002      	b.n	800bb94 <_printf_i+0x1c4>
 800bb8e:	0668      	lsls	r0, r5, #25
 800bb90:	d5fb      	bpl.n	800bb8a <_printf_i+0x1ba>
 800bb92:	8019      	strh	r1, [r3, #0]
 800bb94:	2300      	movs	r3, #0
 800bb96:	6123      	str	r3, [r4, #16]
 800bb98:	4616      	mov	r6, r2
 800bb9a:	e7bc      	b.n	800bb16 <_printf_i+0x146>
 800bb9c:	6833      	ldr	r3, [r6, #0]
 800bb9e:	1d1a      	adds	r2, r3, #4
 800bba0:	6032      	str	r2, [r6, #0]
 800bba2:	681e      	ldr	r6, [r3, #0]
 800bba4:	6862      	ldr	r2, [r4, #4]
 800bba6:	2100      	movs	r1, #0
 800bba8:	4630      	mov	r0, r6
 800bbaa:	f7f4 fb99 	bl	80002e0 <memchr>
 800bbae:	b108      	cbz	r0, 800bbb4 <_printf_i+0x1e4>
 800bbb0:	1b80      	subs	r0, r0, r6
 800bbb2:	6060      	str	r0, [r4, #4]
 800bbb4:	6863      	ldr	r3, [r4, #4]
 800bbb6:	6123      	str	r3, [r4, #16]
 800bbb8:	2300      	movs	r3, #0
 800bbba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bbbe:	e7aa      	b.n	800bb16 <_printf_i+0x146>
 800bbc0:	6923      	ldr	r3, [r4, #16]
 800bbc2:	4632      	mov	r2, r6
 800bbc4:	4649      	mov	r1, r9
 800bbc6:	4640      	mov	r0, r8
 800bbc8:	47d0      	blx	sl
 800bbca:	3001      	adds	r0, #1
 800bbcc:	d0ad      	beq.n	800bb2a <_printf_i+0x15a>
 800bbce:	6823      	ldr	r3, [r4, #0]
 800bbd0:	079b      	lsls	r3, r3, #30
 800bbd2:	d413      	bmi.n	800bbfc <_printf_i+0x22c>
 800bbd4:	68e0      	ldr	r0, [r4, #12]
 800bbd6:	9b03      	ldr	r3, [sp, #12]
 800bbd8:	4298      	cmp	r0, r3
 800bbda:	bfb8      	it	lt
 800bbdc:	4618      	movlt	r0, r3
 800bbde:	e7a6      	b.n	800bb2e <_printf_i+0x15e>
 800bbe0:	2301      	movs	r3, #1
 800bbe2:	4632      	mov	r2, r6
 800bbe4:	4649      	mov	r1, r9
 800bbe6:	4640      	mov	r0, r8
 800bbe8:	47d0      	blx	sl
 800bbea:	3001      	adds	r0, #1
 800bbec:	d09d      	beq.n	800bb2a <_printf_i+0x15a>
 800bbee:	3501      	adds	r5, #1
 800bbf0:	68e3      	ldr	r3, [r4, #12]
 800bbf2:	9903      	ldr	r1, [sp, #12]
 800bbf4:	1a5b      	subs	r3, r3, r1
 800bbf6:	42ab      	cmp	r3, r5
 800bbf8:	dcf2      	bgt.n	800bbe0 <_printf_i+0x210>
 800bbfa:	e7eb      	b.n	800bbd4 <_printf_i+0x204>
 800bbfc:	2500      	movs	r5, #0
 800bbfe:	f104 0619 	add.w	r6, r4, #25
 800bc02:	e7f5      	b.n	800bbf0 <_printf_i+0x220>
 800bc04:	0800c0f9 	.word	0x0800c0f9
 800bc08:	0800c10a 	.word	0x0800c10a

0800bc0c <__sflush_r>:
 800bc0c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bc10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc14:	0716      	lsls	r6, r2, #28
 800bc16:	4605      	mov	r5, r0
 800bc18:	460c      	mov	r4, r1
 800bc1a:	d454      	bmi.n	800bcc6 <__sflush_r+0xba>
 800bc1c:	684b      	ldr	r3, [r1, #4]
 800bc1e:	2b00      	cmp	r3, #0
 800bc20:	dc02      	bgt.n	800bc28 <__sflush_r+0x1c>
 800bc22:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	dd48      	ble.n	800bcba <__sflush_r+0xae>
 800bc28:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bc2a:	2e00      	cmp	r6, #0
 800bc2c:	d045      	beq.n	800bcba <__sflush_r+0xae>
 800bc2e:	2300      	movs	r3, #0
 800bc30:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800bc34:	682f      	ldr	r7, [r5, #0]
 800bc36:	6a21      	ldr	r1, [r4, #32]
 800bc38:	602b      	str	r3, [r5, #0]
 800bc3a:	d030      	beq.n	800bc9e <__sflush_r+0x92>
 800bc3c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800bc3e:	89a3      	ldrh	r3, [r4, #12]
 800bc40:	0759      	lsls	r1, r3, #29
 800bc42:	d505      	bpl.n	800bc50 <__sflush_r+0x44>
 800bc44:	6863      	ldr	r3, [r4, #4]
 800bc46:	1ad2      	subs	r2, r2, r3
 800bc48:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800bc4a:	b10b      	cbz	r3, 800bc50 <__sflush_r+0x44>
 800bc4c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800bc4e:	1ad2      	subs	r2, r2, r3
 800bc50:	2300      	movs	r3, #0
 800bc52:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bc54:	6a21      	ldr	r1, [r4, #32]
 800bc56:	4628      	mov	r0, r5
 800bc58:	47b0      	blx	r6
 800bc5a:	1c43      	adds	r3, r0, #1
 800bc5c:	89a3      	ldrh	r3, [r4, #12]
 800bc5e:	d106      	bne.n	800bc6e <__sflush_r+0x62>
 800bc60:	6829      	ldr	r1, [r5, #0]
 800bc62:	291d      	cmp	r1, #29
 800bc64:	d82b      	bhi.n	800bcbe <__sflush_r+0xb2>
 800bc66:	4a2a      	ldr	r2, [pc, #168]	@ (800bd10 <__sflush_r+0x104>)
 800bc68:	40ca      	lsrs	r2, r1
 800bc6a:	07d6      	lsls	r6, r2, #31
 800bc6c:	d527      	bpl.n	800bcbe <__sflush_r+0xb2>
 800bc6e:	2200      	movs	r2, #0
 800bc70:	6062      	str	r2, [r4, #4]
 800bc72:	04d9      	lsls	r1, r3, #19
 800bc74:	6922      	ldr	r2, [r4, #16]
 800bc76:	6022      	str	r2, [r4, #0]
 800bc78:	d504      	bpl.n	800bc84 <__sflush_r+0x78>
 800bc7a:	1c42      	adds	r2, r0, #1
 800bc7c:	d101      	bne.n	800bc82 <__sflush_r+0x76>
 800bc7e:	682b      	ldr	r3, [r5, #0]
 800bc80:	b903      	cbnz	r3, 800bc84 <__sflush_r+0x78>
 800bc82:	6560      	str	r0, [r4, #84]	@ 0x54
 800bc84:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bc86:	602f      	str	r7, [r5, #0]
 800bc88:	b1b9      	cbz	r1, 800bcba <__sflush_r+0xae>
 800bc8a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bc8e:	4299      	cmp	r1, r3
 800bc90:	d002      	beq.n	800bc98 <__sflush_r+0x8c>
 800bc92:	4628      	mov	r0, r5
 800bc94:	f7ff fbf4 	bl	800b480 <_free_r>
 800bc98:	2300      	movs	r3, #0
 800bc9a:	6363      	str	r3, [r4, #52]	@ 0x34
 800bc9c:	e00d      	b.n	800bcba <__sflush_r+0xae>
 800bc9e:	2301      	movs	r3, #1
 800bca0:	4628      	mov	r0, r5
 800bca2:	47b0      	blx	r6
 800bca4:	4602      	mov	r2, r0
 800bca6:	1c50      	adds	r0, r2, #1
 800bca8:	d1c9      	bne.n	800bc3e <__sflush_r+0x32>
 800bcaa:	682b      	ldr	r3, [r5, #0]
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	d0c6      	beq.n	800bc3e <__sflush_r+0x32>
 800bcb0:	2b1d      	cmp	r3, #29
 800bcb2:	d001      	beq.n	800bcb8 <__sflush_r+0xac>
 800bcb4:	2b16      	cmp	r3, #22
 800bcb6:	d11e      	bne.n	800bcf6 <__sflush_r+0xea>
 800bcb8:	602f      	str	r7, [r5, #0]
 800bcba:	2000      	movs	r0, #0
 800bcbc:	e022      	b.n	800bd04 <__sflush_r+0xf8>
 800bcbe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bcc2:	b21b      	sxth	r3, r3
 800bcc4:	e01b      	b.n	800bcfe <__sflush_r+0xf2>
 800bcc6:	690f      	ldr	r7, [r1, #16]
 800bcc8:	2f00      	cmp	r7, #0
 800bcca:	d0f6      	beq.n	800bcba <__sflush_r+0xae>
 800bccc:	0793      	lsls	r3, r2, #30
 800bcce:	680e      	ldr	r6, [r1, #0]
 800bcd0:	bf08      	it	eq
 800bcd2:	694b      	ldreq	r3, [r1, #20]
 800bcd4:	600f      	str	r7, [r1, #0]
 800bcd6:	bf18      	it	ne
 800bcd8:	2300      	movne	r3, #0
 800bcda:	eba6 0807 	sub.w	r8, r6, r7
 800bcde:	608b      	str	r3, [r1, #8]
 800bce0:	f1b8 0f00 	cmp.w	r8, #0
 800bce4:	dde9      	ble.n	800bcba <__sflush_r+0xae>
 800bce6:	6a21      	ldr	r1, [r4, #32]
 800bce8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800bcea:	4643      	mov	r3, r8
 800bcec:	463a      	mov	r2, r7
 800bcee:	4628      	mov	r0, r5
 800bcf0:	47b0      	blx	r6
 800bcf2:	2800      	cmp	r0, #0
 800bcf4:	dc08      	bgt.n	800bd08 <__sflush_r+0xfc>
 800bcf6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bcfa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bcfe:	81a3      	strh	r3, [r4, #12]
 800bd00:	f04f 30ff 	mov.w	r0, #4294967295
 800bd04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bd08:	4407      	add	r7, r0
 800bd0a:	eba8 0800 	sub.w	r8, r8, r0
 800bd0e:	e7e7      	b.n	800bce0 <__sflush_r+0xd4>
 800bd10:	20400001 	.word	0x20400001

0800bd14 <_fflush_r>:
 800bd14:	b538      	push	{r3, r4, r5, lr}
 800bd16:	690b      	ldr	r3, [r1, #16]
 800bd18:	4605      	mov	r5, r0
 800bd1a:	460c      	mov	r4, r1
 800bd1c:	b913      	cbnz	r3, 800bd24 <_fflush_r+0x10>
 800bd1e:	2500      	movs	r5, #0
 800bd20:	4628      	mov	r0, r5
 800bd22:	bd38      	pop	{r3, r4, r5, pc}
 800bd24:	b118      	cbz	r0, 800bd2e <_fflush_r+0x1a>
 800bd26:	6a03      	ldr	r3, [r0, #32]
 800bd28:	b90b      	cbnz	r3, 800bd2e <_fflush_r+0x1a>
 800bd2a:	f7ff fa9b 	bl	800b264 <__sinit>
 800bd2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bd32:	2b00      	cmp	r3, #0
 800bd34:	d0f3      	beq.n	800bd1e <_fflush_r+0xa>
 800bd36:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800bd38:	07d0      	lsls	r0, r2, #31
 800bd3a:	d404      	bmi.n	800bd46 <_fflush_r+0x32>
 800bd3c:	0599      	lsls	r1, r3, #22
 800bd3e:	d402      	bmi.n	800bd46 <_fflush_r+0x32>
 800bd40:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bd42:	f7ff fb94 	bl	800b46e <__retarget_lock_acquire_recursive>
 800bd46:	4628      	mov	r0, r5
 800bd48:	4621      	mov	r1, r4
 800bd4a:	f7ff ff5f 	bl	800bc0c <__sflush_r>
 800bd4e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bd50:	07da      	lsls	r2, r3, #31
 800bd52:	4605      	mov	r5, r0
 800bd54:	d4e4      	bmi.n	800bd20 <_fflush_r+0xc>
 800bd56:	89a3      	ldrh	r3, [r4, #12]
 800bd58:	059b      	lsls	r3, r3, #22
 800bd5a:	d4e1      	bmi.n	800bd20 <_fflush_r+0xc>
 800bd5c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bd5e:	f7ff fb87 	bl	800b470 <__retarget_lock_release_recursive>
 800bd62:	e7dd      	b.n	800bd20 <_fflush_r+0xc>

0800bd64 <__swbuf_r>:
 800bd64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd66:	460e      	mov	r6, r1
 800bd68:	4614      	mov	r4, r2
 800bd6a:	4605      	mov	r5, r0
 800bd6c:	b118      	cbz	r0, 800bd76 <__swbuf_r+0x12>
 800bd6e:	6a03      	ldr	r3, [r0, #32]
 800bd70:	b90b      	cbnz	r3, 800bd76 <__swbuf_r+0x12>
 800bd72:	f7ff fa77 	bl	800b264 <__sinit>
 800bd76:	69a3      	ldr	r3, [r4, #24]
 800bd78:	60a3      	str	r3, [r4, #8]
 800bd7a:	89a3      	ldrh	r3, [r4, #12]
 800bd7c:	071a      	lsls	r2, r3, #28
 800bd7e:	d501      	bpl.n	800bd84 <__swbuf_r+0x20>
 800bd80:	6923      	ldr	r3, [r4, #16]
 800bd82:	b943      	cbnz	r3, 800bd96 <__swbuf_r+0x32>
 800bd84:	4621      	mov	r1, r4
 800bd86:	4628      	mov	r0, r5
 800bd88:	f000 f82a 	bl	800bde0 <__swsetup_r>
 800bd8c:	b118      	cbz	r0, 800bd96 <__swbuf_r+0x32>
 800bd8e:	f04f 37ff 	mov.w	r7, #4294967295
 800bd92:	4638      	mov	r0, r7
 800bd94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bd96:	6823      	ldr	r3, [r4, #0]
 800bd98:	6922      	ldr	r2, [r4, #16]
 800bd9a:	1a98      	subs	r0, r3, r2
 800bd9c:	6963      	ldr	r3, [r4, #20]
 800bd9e:	b2f6      	uxtb	r6, r6
 800bda0:	4283      	cmp	r3, r0
 800bda2:	4637      	mov	r7, r6
 800bda4:	dc05      	bgt.n	800bdb2 <__swbuf_r+0x4e>
 800bda6:	4621      	mov	r1, r4
 800bda8:	4628      	mov	r0, r5
 800bdaa:	f7ff ffb3 	bl	800bd14 <_fflush_r>
 800bdae:	2800      	cmp	r0, #0
 800bdb0:	d1ed      	bne.n	800bd8e <__swbuf_r+0x2a>
 800bdb2:	68a3      	ldr	r3, [r4, #8]
 800bdb4:	3b01      	subs	r3, #1
 800bdb6:	60a3      	str	r3, [r4, #8]
 800bdb8:	6823      	ldr	r3, [r4, #0]
 800bdba:	1c5a      	adds	r2, r3, #1
 800bdbc:	6022      	str	r2, [r4, #0]
 800bdbe:	701e      	strb	r6, [r3, #0]
 800bdc0:	6962      	ldr	r2, [r4, #20]
 800bdc2:	1c43      	adds	r3, r0, #1
 800bdc4:	429a      	cmp	r2, r3
 800bdc6:	d004      	beq.n	800bdd2 <__swbuf_r+0x6e>
 800bdc8:	89a3      	ldrh	r3, [r4, #12]
 800bdca:	07db      	lsls	r3, r3, #31
 800bdcc:	d5e1      	bpl.n	800bd92 <__swbuf_r+0x2e>
 800bdce:	2e0a      	cmp	r6, #10
 800bdd0:	d1df      	bne.n	800bd92 <__swbuf_r+0x2e>
 800bdd2:	4621      	mov	r1, r4
 800bdd4:	4628      	mov	r0, r5
 800bdd6:	f7ff ff9d 	bl	800bd14 <_fflush_r>
 800bdda:	2800      	cmp	r0, #0
 800bddc:	d0d9      	beq.n	800bd92 <__swbuf_r+0x2e>
 800bdde:	e7d6      	b.n	800bd8e <__swbuf_r+0x2a>

0800bde0 <__swsetup_r>:
 800bde0:	b538      	push	{r3, r4, r5, lr}
 800bde2:	4b29      	ldr	r3, [pc, #164]	@ (800be88 <__swsetup_r+0xa8>)
 800bde4:	4605      	mov	r5, r0
 800bde6:	6818      	ldr	r0, [r3, #0]
 800bde8:	460c      	mov	r4, r1
 800bdea:	b118      	cbz	r0, 800bdf4 <__swsetup_r+0x14>
 800bdec:	6a03      	ldr	r3, [r0, #32]
 800bdee:	b90b      	cbnz	r3, 800bdf4 <__swsetup_r+0x14>
 800bdf0:	f7ff fa38 	bl	800b264 <__sinit>
 800bdf4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bdf8:	0719      	lsls	r1, r3, #28
 800bdfa:	d422      	bmi.n	800be42 <__swsetup_r+0x62>
 800bdfc:	06da      	lsls	r2, r3, #27
 800bdfe:	d407      	bmi.n	800be10 <__swsetup_r+0x30>
 800be00:	2209      	movs	r2, #9
 800be02:	602a      	str	r2, [r5, #0]
 800be04:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800be08:	81a3      	strh	r3, [r4, #12]
 800be0a:	f04f 30ff 	mov.w	r0, #4294967295
 800be0e:	e033      	b.n	800be78 <__swsetup_r+0x98>
 800be10:	0758      	lsls	r0, r3, #29
 800be12:	d512      	bpl.n	800be3a <__swsetup_r+0x5a>
 800be14:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800be16:	b141      	cbz	r1, 800be2a <__swsetup_r+0x4a>
 800be18:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800be1c:	4299      	cmp	r1, r3
 800be1e:	d002      	beq.n	800be26 <__swsetup_r+0x46>
 800be20:	4628      	mov	r0, r5
 800be22:	f7ff fb2d 	bl	800b480 <_free_r>
 800be26:	2300      	movs	r3, #0
 800be28:	6363      	str	r3, [r4, #52]	@ 0x34
 800be2a:	89a3      	ldrh	r3, [r4, #12]
 800be2c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800be30:	81a3      	strh	r3, [r4, #12]
 800be32:	2300      	movs	r3, #0
 800be34:	6063      	str	r3, [r4, #4]
 800be36:	6923      	ldr	r3, [r4, #16]
 800be38:	6023      	str	r3, [r4, #0]
 800be3a:	89a3      	ldrh	r3, [r4, #12]
 800be3c:	f043 0308 	orr.w	r3, r3, #8
 800be40:	81a3      	strh	r3, [r4, #12]
 800be42:	6923      	ldr	r3, [r4, #16]
 800be44:	b94b      	cbnz	r3, 800be5a <__swsetup_r+0x7a>
 800be46:	89a3      	ldrh	r3, [r4, #12]
 800be48:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800be4c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800be50:	d003      	beq.n	800be5a <__swsetup_r+0x7a>
 800be52:	4621      	mov	r1, r4
 800be54:	4628      	mov	r0, r5
 800be56:	f000 f893 	bl	800bf80 <__smakebuf_r>
 800be5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800be5e:	f013 0201 	ands.w	r2, r3, #1
 800be62:	d00a      	beq.n	800be7a <__swsetup_r+0x9a>
 800be64:	2200      	movs	r2, #0
 800be66:	60a2      	str	r2, [r4, #8]
 800be68:	6962      	ldr	r2, [r4, #20]
 800be6a:	4252      	negs	r2, r2
 800be6c:	61a2      	str	r2, [r4, #24]
 800be6e:	6922      	ldr	r2, [r4, #16]
 800be70:	b942      	cbnz	r2, 800be84 <__swsetup_r+0xa4>
 800be72:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800be76:	d1c5      	bne.n	800be04 <__swsetup_r+0x24>
 800be78:	bd38      	pop	{r3, r4, r5, pc}
 800be7a:	0799      	lsls	r1, r3, #30
 800be7c:	bf58      	it	pl
 800be7e:	6962      	ldrpl	r2, [r4, #20]
 800be80:	60a2      	str	r2, [r4, #8]
 800be82:	e7f4      	b.n	800be6e <__swsetup_r+0x8e>
 800be84:	2000      	movs	r0, #0
 800be86:	e7f7      	b.n	800be78 <__swsetup_r+0x98>
 800be88:	2400001c 	.word	0x2400001c

0800be8c <_raise_r>:
 800be8c:	291f      	cmp	r1, #31
 800be8e:	b538      	push	{r3, r4, r5, lr}
 800be90:	4605      	mov	r5, r0
 800be92:	460c      	mov	r4, r1
 800be94:	d904      	bls.n	800bea0 <_raise_r+0x14>
 800be96:	2316      	movs	r3, #22
 800be98:	6003      	str	r3, [r0, #0]
 800be9a:	f04f 30ff 	mov.w	r0, #4294967295
 800be9e:	bd38      	pop	{r3, r4, r5, pc}
 800bea0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800bea2:	b112      	cbz	r2, 800beaa <_raise_r+0x1e>
 800bea4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bea8:	b94b      	cbnz	r3, 800bebe <_raise_r+0x32>
 800beaa:	4628      	mov	r0, r5
 800beac:	f000 f830 	bl	800bf10 <_getpid_r>
 800beb0:	4622      	mov	r2, r4
 800beb2:	4601      	mov	r1, r0
 800beb4:	4628      	mov	r0, r5
 800beb6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800beba:	f000 b817 	b.w	800beec <_kill_r>
 800bebe:	2b01      	cmp	r3, #1
 800bec0:	d00a      	beq.n	800bed8 <_raise_r+0x4c>
 800bec2:	1c59      	adds	r1, r3, #1
 800bec4:	d103      	bne.n	800bece <_raise_r+0x42>
 800bec6:	2316      	movs	r3, #22
 800bec8:	6003      	str	r3, [r0, #0]
 800beca:	2001      	movs	r0, #1
 800becc:	e7e7      	b.n	800be9e <_raise_r+0x12>
 800bece:	2100      	movs	r1, #0
 800bed0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800bed4:	4620      	mov	r0, r4
 800bed6:	4798      	blx	r3
 800bed8:	2000      	movs	r0, #0
 800beda:	e7e0      	b.n	800be9e <_raise_r+0x12>

0800bedc <raise>:
 800bedc:	4b02      	ldr	r3, [pc, #8]	@ (800bee8 <raise+0xc>)
 800bede:	4601      	mov	r1, r0
 800bee0:	6818      	ldr	r0, [r3, #0]
 800bee2:	f7ff bfd3 	b.w	800be8c <_raise_r>
 800bee6:	bf00      	nop
 800bee8:	2400001c 	.word	0x2400001c

0800beec <_kill_r>:
 800beec:	b538      	push	{r3, r4, r5, lr}
 800beee:	4d07      	ldr	r5, [pc, #28]	@ (800bf0c <_kill_r+0x20>)
 800bef0:	2300      	movs	r3, #0
 800bef2:	4604      	mov	r4, r0
 800bef4:	4608      	mov	r0, r1
 800bef6:	4611      	mov	r1, r2
 800bef8:	602b      	str	r3, [r5, #0]
 800befa:	f7f5 f8f1 	bl	80010e0 <_kill>
 800befe:	1c43      	adds	r3, r0, #1
 800bf00:	d102      	bne.n	800bf08 <_kill_r+0x1c>
 800bf02:	682b      	ldr	r3, [r5, #0]
 800bf04:	b103      	cbz	r3, 800bf08 <_kill_r+0x1c>
 800bf06:	6023      	str	r3, [r4, #0]
 800bf08:	bd38      	pop	{r3, r4, r5, pc}
 800bf0a:	bf00      	nop
 800bf0c:	2400059c 	.word	0x2400059c

0800bf10 <_getpid_r>:
 800bf10:	f7f5 b8de 	b.w	80010d0 <_getpid>

0800bf14 <_sbrk_r>:
 800bf14:	b538      	push	{r3, r4, r5, lr}
 800bf16:	4d06      	ldr	r5, [pc, #24]	@ (800bf30 <_sbrk_r+0x1c>)
 800bf18:	2300      	movs	r3, #0
 800bf1a:	4604      	mov	r4, r0
 800bf1c:	4608      	mov	r0, r1
 800bf1e:	602b      	str	r3, [r5, #0]
 800bf20:	f7f5 f966 	bl	80011f0 <_sbrk>
 800bf24:	1c43      	adds	r3, r0, #1
 800bf26:	d102      	bne.n	800bf2e <_sbrk_r+0x1a>
 800bf28:	682b      	ldr	r3, [r5, #0]
 800bf2a:	b103      	cbz	r3, 800bf2e <_sbrk_r+0x1a>
 800bf2c:	6023      	str	r3, [r4, #0]
 800bf2e:	bd38      	pop	{r3, r4, r5, pc}
 800bf30:	2400059c 	.word	0x2400059c

0800bf34 <__swhatbuf_r>:
 800bf34:	b570      	push	{r4, r5, r6, lr}
 800bf36:	460c      	mov	r4, r1
 800bf38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf3c:	2900      	cmp	r1, #0
 800bf3e:	b096      	sub	sp, #88	@ 0x58
 800bf40:	4615      	mov	r5, r2
 800bf42:	461e      	mov	r6, r3
 800bf44:	da0d      	bge.n	800bf62 <__swhatbuf_r+0x2e>
 800bf46:	89a3      	ldrh	r3, [r4, #12]
 800bf48:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800bf4c:	f04f 0100 	mov.w	r1, #0
 800bf50:	bf14      	ite	ne
 800bf52:	2340      	movne	r3, #64	@ 0x40
 800bf54:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800bf58:	2000      	movs	r0, #0
 800bf5a:	6031      	str	r1, [r6, #0]
 800bf5c:	602b      	str	r3, [r5, #0]
 800bf5e:	b016      	add	sp, #88	@ 0x58
 800bf60:	bd70      	pop	{r4, r5, r6, pc}
 800bf62:	466a      	mov	r2, sp
 800bf64:	f000 f848 	bl	800bff8 <_fstat_r>
 800bf68:	2800      	cmp	r0, #0
 800bf6a:	dbec      	blt.n	800bf46 <__swhatbuf_r+0x12>
 800bf6c:	9901      	ldr	r1, [sp, #4]
 800bf6e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800bf72:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800bf76:	4259      	negs	r1, r3
 800bf78:	4159      	adcs	r1, r3
 800bf7a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bf7e:	e7eb      	b.n	800bf58 <__swhatbuf_r+0x24>

0800bf80 <__smakebuf_r>:
 800bf80:	898b      	ldrh	r3, [r1, #12]
 800bf82:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bf84:	079d      	lsls	r5, r3, #30
 800bf86:	4606      	mov	r6, r0
 800bf88:	460c      	mov	r4, r1
 800bf8a:	d507      	bpl.n	800bf9c <__smakebuf_r+0x1c>
 800bf8c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800bf90:	6023      	str	r3, [r4, #0]
 800bf92:	6123      	str	r3, [r4, #16]
 800bf94:	2301      	movs	r3, #1
 800bf96:	6163      	str	r3, [r4, #20]
 800bf98:	b003      	add	sp, #12
 800bf9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bf9c:	ab01      	add	r3, sp, #4
 800bf9e:	466a      	mov	r2, sp
 800bfa0:	f7ff ffc8 	bl	800bf34 <__swhatbuf_r>
 800bfa4:	9f00      	ldr	r7, [sp, #0]
 800bfa6:	4605      	mov	r5, r0
 800bfa8:	4639      	mov	r1, r7
 800bfaa:	4630      	mov	r0, r6
 800bfac:	f7ff fad4 	bl	800b558 <_malloc_r>
 800bfb0:	b948      	cbnz	r0, 800bfc6 <__smakebuf_r+0x46>
 800bfb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bfb6:	059a      	lsls	r2, r3, #22
 800bfb8:	d4ee      	bmi.n	800bf98 <__smakebuf_r+0x18>
 800bfba:	f023 0303 	bic.w	r3, r3, #3
 800bfbe:	f043 0302 	orr.w	r3, r3, #2
 800bfc2:	81a3      	strh	r3, [r4, #12]
 800bfc4:	e7e2      	b.n	800bf8c <__smakebuf_r+0xc>
 800bfc6:	89a3      	ldrh	r3, [r4, #12]
 800bfc8:	6020      	str	r0, [r4, #0]
 800bfca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bfce:	81a3      	strh	r3, [r4, #12]
 800bfd0:	9b01      	ldr	r3, [sp, #4]
 800bfd2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800bfd6:	b15b      	cbz	r3, 800bff0 <__smakebuf_r+0x70>
 800bfd8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bfdc:	4630      	mov	r0, r6
 800bfde:	f000 f81d 	bl	800c01c <_isatty_r>
 800bfe2:	b128      	cbz	r0, 800bff0 <__smakebuf_r+0x70>
 800bfe4:	89a3      	ldrh	r3, [r4, #12]
 800bfe6:	f023 0303 	bic.w	r3, r3, #3
 800bfea:	f043 0301 	orr.w	r3, r3, #1
 800bfee:	81a3      	strh	r3, [r4, #12]
 800bff0:	89a3      	ldrh	r3, [r4, #12]
 800bff2:	431d      	orrs	r5, r3
 800bff4:	81a5      	strh	r5, [r4, #12]
 800bff6:	e7cf      	b.n	800bf98 <__smakebuf_r+0x18>

0800bff8 <_fstat_r>:
 800bff8:	b538      	push	{r3, r4, r5, lr}
 800bffa:	4d07      	ldr	r5, [pc, #28]	@ (800c018 <_fstat_r+0x20>)
 800bffc:	2300      	movs	r3, #0
 800bffe:	4604      	mov	r4, r0
 800c000:	4608      	mov	r0, r1
 800c002:	4611      	mov	r1, r2
 800c004:	602b      	str	r3, [r5, #0]
 800c006:	f7f5 f8cb 	bl	80011a0 <_fstat>
 800c00a:	1c43      	adds	r3, r0, #1
 800c00c:	d102      	bne.n	800c014 <_fstat_r+0x1c>
 800c00e:	682b      	ldr	r3, [r5, #0]
 800c010:	b103      	cbz	r3, 800c014 <_fstat_r+0x1c>
 800c012:	6023      	str	r3, [r4, #0]
 800c014:	bd38      	pop	{r3, r4, r5, pc}
 800c016:	bf00      	nop
 800c018:	2400059c 	.word	0x2400059c

0800c01c <_isatty_r>:
 800c01c:	b538      	push	{r3, r4, r5, lr}
 800c01e:	4d06      	ldr	r5, [pc, #24]	@ (800c038 <_isatty_r+0x1c>)
 800c020:	2300      	movs	r3, #0
 800c022:	4604      	mov	r4, r0
 800c024:	4608      	mov	r0, r1
 800c026:	602b      	str	r3, [r5, #0]
 800c028:	f7f5 f8ca 	bl	80011c0 <_isatty>
 800c02c:	1c43      	adds	r3, r0, #1
 800c02e:	d102      	bne.n	800c036 <_isatty_r+0x1a>
 800c030:	682b      	ldr	r3, [r5, #0]
 800c032:	b103      	cbz	r3, 800c036 <_isatty_r+0x1a>
 800c034:	6023      	str	r3, [r4, #0]
 800c036:	bd38      	pop	{r3, r4, r5, pc}
 800c038:	2400059c 	.word	0x2400059c

0800c03c <_init>:
 800c03c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c03e:	bf00      	nop
 800c040:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c042:	bc08      	pop	{r3}
 800c044:	469e      	mov	lr, r3
 800c046:	4770      	bx	lr

0800c048 <_fini>:
 800c048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c04a:	bf00      	nop
 800c04c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c04e:	bc08      	pop	{r3}
 800c050:	469e      	mov	lr, r3
 800c052:	4770      	bx	lr
