{
  "module_name": "r819xU_phyreg.h",
  "hash_id": "516830b8734428f84a7f52e349463865d918c46d32485ec86a9abe5e5825d02c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/staging/rtl8192u/r819xU_phyreg.h",
  "human_readable_source": " \n#ifndef _R819XU_PHYREG_H\n#define _R819XU_PHYREG_H\n\n#define   RF_DATA\t\t\t\t0x1d4\t\t\t\t\t \n\n \n#define rFPGA0_RFMOD\t\t\t\t0x800   \n#define rFPGA0_TxGainStage\t\t\t0x80c\n#define rFPGA0_XA_HSSIParameter1\t0x820\n#define rFPGA0_XA_HSSIParameter2\t0x824\n#define rFPGA0_XB_HSSIParameter1\t0x828\n#define rFPGA0_XB_HSSIParameter2\t0x82c\n#define rFPGA0_XC_HSSIParameter1\t0x830\n#define rFPGA0_XC_HSSIParameter2\t0x834\n#define rFPGA0_XD_HSSIParameter1\t0x838\n#define rFPGA0_XD_HSSIParameter2\t0x83c\n#define rFPGA0_XA_LSSIParameter\t\t0x840\n#define rFPGA0_XB_LSSIParameter\t\t0x844\n#define rFPGA0_XC_LSSIParameter\t\t0x848\n#define rFPGA0_XD_LSSIParameter\t\t0x84c\n#define rFPGA0_XAB_SwitchControl\t0x858\n#define rFPGA0_XCD_SwitchControl\t0x85c\n#define rFPGA0_XA_RFInterfaceOE\t\t0x860\n#define rFPGA0_XB_RFInterfaceOE\t\t0x864\n#define rFPGA0_XC_RFInterfaceOE\t\t0x868\n#define rFPGA0_XD_RFInterfaceOE\t\t0x86c\n#define rFPGA0_XAB_RFInterfaceSW\t0x870\n#define rFPGA0_XCD_RFInterfaceSW\t0x874\n#define rFPGA0_XAB_RFParameter\t\t0x878\n#define rFPGA0_XCD_RFParameter\t\t0x87c\n#define rFPGA0_AnalogParameter1\t\t0x880\n#define rFPGA0_AnalogParameter4\t\t0x88c\n#define rFPGA0_XA_LSSIReadBack\t\t0x8a0\n#define rFPGA0_XB_LSSIReadBack\t\t0x8a4\n#define rFPGA0_XC_LSSIReadBack\t\t0x8a8\n#define rFPGA0_XD_LSSIReadBack\t\t0x8ac\n#define rFPGA0_XAB_RFInterfaceRB\t0x8e0\n#define rFPGA0_XCD_RFInterfaceRB\t0x8e4\n\n \n#define rFPGA1_RFMOD\t\t\t\t0x900   \n\n \n#define rCCK0_System\t\t\t\t0xa00\n#define rCCK0_AFESetting\t\t\t0xa04\n#define rCCK0_CCA\t\t\t\t\t0xa08\n#define rCCK0_TxFilter1\t\t\t\t0xa20\n#define rCCK0_TxFilter2\t\t\t\t0xa24\n#define rCCK0_DebugPort\t\t\t\t0xa28   \n\n \n#define rOFDM0_TRxPathEnable\t\t0xc04\n#define rOFDM0_XARxAFE\t\t\t\t0xc10   \n#define rOFDM0_XARxIQImbalance\t\t0xc14   \n#define rOFDM0_XBRxAFE\t\t\t\t0xc18\n#define rOFDM0_XBRxIQImbalance\t\t0xc1c\n#define rOFDM0_XCRxAFE\t\t\t\t0xc20\n#define rOFDM0_XCRxIQImbalance\t\t0xc24\n#define rOFDM0_XDRxAFE\t\t\t\t0xc28\n#define rOFDM0_XDRxIQImbalance\t\t0xc2c\n#define rOFDM0_RxDetector1\t\t\t0xc30   \n#define rOFDM0_RxDetector2\t\t\t0xc34   \n#define rOFDM0_RxDetector3\t\t\t0xc38   \n#define rOFDM0_ECCAThreshold\t\t0xc4c  \n#define rOFDM0_XAAGCCore1\t\t0xc50\n#define rOFDM0_XAAGCCore2\t\t0xc54\n#define rOFDM0_XBAGCCore1\t\t0xc58\n#define rOFDM0_XBAGCCore2\t\t0xc5c\n#define rOFDM0_XCAGCCore1\t\t0xc60\n#define rOFDM0_XCAGCCore2\t\t0xc64\n#define rOFDM0_XDAGCCore1\t\t0xc68\n#define rOFDM0_XDAGCCore2\t\t0xc6c\n#define rOFDM0_XATxIQImbalance\t\t0xc80\n#define rOFDM0_XATxAFE\t\t\t\t0xc84\n#define rOFDM0_XBTxIQImbalance\t\t0xc88\n#define rOFDM0_XBTxAFE\t\t\t\t0xc8c\n#define rOFDM0_XCTxIQImbalance\t\t0xc90\n#define rOFDM0_XCTxAFE\t\t\t\t0xc94\n#define rOFDM0_XDTxIQImbalance\t\t0xc98\n#define rOFDM0_XDTxAFE\t\t\t\t0xc9c\n\n \n#define rOFDM1_LSTF\t\t\t\t0xd00\n#define rOFDM1_TRxPathEnable\t\t0xd04\n\n \n#define rTxAGC_Rate18_06\t\t\t0xe00\n#define rTxAGC_Rate54_24\t\t\t0xe04\n#define rTxAGC_CCK_Mcs32\t\t\t0xe08\n#define rTxAGC_Mcs03_Mcs00\t\t\t0xe10\n#define rTxAGC_Mcs07_Mcs04\t\t\t0xe14\n#define rTxAGC_Mcs11_Mcs08\t\t\t0xe18\n#define rTxAGC_Mcs15_Mcs12\t\t\t0xe1c\n\n \n#define rZebra1_Channel\t\t\t\t0x7\n\n \n#define rGlobalCtrl\t\t\t\t0\n\n \n#define bRFMOD\t\t\t\t\t\t0x1\n#define bCCKEn\t\t\t\t\t\t0x1000000\n#define bOFDMEn\t\t\t\t\t\t0x2000000\n#define bXBTxAGC\t\t\t\t\t0xf00\n#define bXCTxAGC\t\t\t\t\t0xf000\n#define b3WireDataLength\t\t\t0x800\n#define b3WireAddressLength\t\t\t0x400\n#define bRFSI_RFENV\t\t\t\t0x10\n#define bLSSIReadAddress\t\t\t0x3f000000    \n#define bLSSIReadEdge\t\t\t\t0x80000000    \n#define bLSSIReadBackData\t\t\t0xfff\n#define bXtalCap\t\t\t\t\t0x0f000000\n\n \n#define bCCKSideBand\t\t\t\t0x10\n\n \n#define bTxAGCRateCCK\t\t\t0x7f00\n\n \n#define bZebra1_ChannelNum        0xf80\n\n \n \n#define bMaskByte0                0xff\n#define bMaskByte1                0xff00\n#define bMaskByte2                0xff0000\n#define bMaskHWord                0xffff0000\n#define bMaskLWord                0x0000ffff\n#define bMaskDWord                0xffffffff\n\n \n#define bMask12Bits               0xfff\n\n#endif\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}