<profile>

<section name = "Vivado HLS Report for 'dct'" level="0">
<item name = "Date">Fri Mar 13 22:15:21 2015
</item>
<item name = "Version">2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)</item>
<item name = "Project">DCT_HLS_Project</item>
<item name = "Solution">solution5</item>
<item name = "Product family">zynq zynq_fpv6 </item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="default">8.00, 6.38, 1.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">795, 795, 262, 262, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_read_data_fu_118">read_data, 67, 67, 67, 67, none</column>
<column name="grp_dct_Loop_Row_DCT_Loop_proc_fu_67">dct_Loop_Row_DCT_Loop_proc, 261, 261, 261, 261, none</column>
<column name="grp_dct_Loop_Xpose_Row_Outer_Loop_proc_fu_126">dct_Loop_Xpose_Row_Outer_Loop_proc, 67, 67, 67, 67, none</column>
<column name="grp_dct_Loop_Col_DCT_Loop_proc_fu_89">dct_Loop_Col_DCT_Loop_proc, 261, 261, 261, 261, none</column>
<column name="grp_dct_Loop_Xpose_Col_Outer_Loop_proc_fu_132">dct_Loop_Xpose_Col_Outer_Loop_proc, 67, 67, 67, 67, none</column>
<column name="grp_write_data_fu_111">write_data, 67, 67, 67, 67, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Expression">-, -, -, -</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">16, 16, 1002, 670</column>
<column name="Memory">10, -, 0, 0</column>
<column name="Multiplexer">-, -, -, -</column>
<column name="Register">-, -, 6, -</column>
<column name="ShiftMemory">-, -, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">9, 7, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="dct_Loop_Col_DCT_Loop_proc_U0">dct_Loop_Col_DCT_Loop_proc, 8, 8, 425, 191</column>
<column name="dct_Loop_Row_DCT_Loop_proc_U0">dct_Loop_Row_DCT_Loop_proc, 8, 8, 425, 191</column>
<column name="dct_Loop_Xpose_Col_Outer_Loop_proc_U0">dct_Loop_Xpose_Col_Outer_Loop_proc, 0, 0, 39, 73</column>
<column name="dct_Loop_Xpose_Row_Outer_Loop_proc_U0">dct_Loop_Xpose_Row_Outer_Loop_proc, 0, 0, 39, 73</column>
<column name="read_data_U0">read_data, 0, 0, 36, 71</column>
<column name="write_data_U0">write_data, 0, 0, 38, 71</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="7">Memory, Module, BRAM_18K, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="buf_2d_in_U">dct_buf_2d_in, 2, 64, 16, 2, 2048</column>
<column name="col_inbuf_U">dct_buf_2d_in, 2, 64, 16, 2, 2048</column>
<column name="row_outbuf_U">dct_row_outbuf, 2, 64, 16, 2, 2048</column>
<column name="col_outbuf_U">dct_row_outbuf, 2, 64, 16, 2, 2048</column>
<column name="buf_2d_out_U">dct_row_outbuf, 2, 64, 16, 2, 2048</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Shift register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="4">Name, FF, Bits, Const Bits</keys>
<column name="ap_reg_procdone_dct_Loop_Col_DCT_Loop_proc_U0">1, 1, 0</column>
<column name="ap_reg_procdone_dct_Loop_Row_DCT_Loop_proc_U0">1, 1, 0</column>
<column name="ap_reg_procdone_dct_Loop_Xpose_Col_Outer_Loop_proc_U0">1, 1, 0</column>
<column name="ap_reg_procdone_dct_Loop_Xpose_Row_Outer_Loop_proc_U0">1, 1, 0</column>
<column name="ap_reg_procdone_read_data_U0">1, 1, 0</column>
<column name="ap_reg_procdone_write_data_U0">1, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="input_r_address0">out, 6, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_d0">out, 16, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 16, ap_memory, input_r, array</column>
<column name="input_r_we0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_address1">out, 6, ap_memory, input_r, array</column>
<column name="input_r_ce1">out, 1, ap_memory, input_r, array</column>
<column name="input_r_d1">out, 16, ap_memory, input_r, array</column>
<column name="input_r_q1">in, 16, ap_memory, input_r, array</column>
<column name="input_r_we1">out, 1, ap_memory, input_r, array</column>
<column name="output_r_address0">out, 6, ap_memory, output_r, array</column>
<column name="output_r_ce0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d0">out, 16, ap_memory, output_r, array</column>
<column name="output_r_q0">in, 16, ap_memory, output_r, array</column>
<column name="output_r_we0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_address1">out, 6, ap_memory, output_r, array</column>
<column name="output_r_ce1">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d1">out, 16, ap_memory, output_r, array</column>
<column name="output_r_q1">in, 16, ap_memory, output_r, array</column>
<column name="output_r_we1">out, 1, ap_memory, output_r, array</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dct, return value</column>
</table>
</item>
</section>
</profile>
