#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Dec  8 16:13:41 2022
# Process ID: 28004
# Current directory: C:/Users/MagdElDin/Documents/adjust_testing
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2576 C:\Users\MagdElDin\Documents\adjust_testing\adjust_testing.xpr
# Log file: C:/Users/MagdElDin/Documents/adjust_testing/vivado.log
# Journal file: C:/Users/MagdElDin/Documents/adjust_testing\vivado.jou
# Running On: CSE-P07-2165-51, OS: Windows, CPU Frequency: 3492 MHz, CPU Physical cores: 6, Host memory: 34278 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.xpr
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 1581.766 ; gain = 0.000
update_compile_order -fileset sources_1
set_property target_constrs_file C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.srcs/constrs_1/new/top_const.xdc [current_fileset -constrset]
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1
  **** Build date : Apr 18 2022 at 16:02:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 12 2022-21:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1581.766 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AB3FA3A
open_hw_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3289.102 ; gain = 1707.336
set_property PROGRAM.FILE {C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Dec  8 16:22:13 2022] Launched synth_1...
Run output will be captured here: C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/synth_1/runme.log
[Thu Dec  8 16:22:13 2022] Launched impl_1...
Run output will be captured here: C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Dec  8 16:33:27 2022] Launched synth_1...
Run output will be captured here: C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/synth_1/runme.log
[Thu Dec  8 16:33:27 2022] Launched impl_1...
Run output will be captured here: C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Dec  8 16:34:43 2022] Launched synth_1...
Run output will be captured here: C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/synth_1/runme.log
[Thu Dec  8 16:34:43 2022] Launched impl_1...
Run output will be captured here: C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Dec  8 17:02:06 2022] Launched synth_1...
Run output will be captured here: C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/synth_1/runme.log
[Thu Dec  8 17:02:06 2022] Launched impl_1...
Run output will be captured here: C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Dec  8 17:06:07 2022] Launched synth_1...
Run output will be captured here: C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/synth_1/runme.log
[Thu Dec  8 17:06:07 2022] Launched impl_1...
Run output will be captured here: C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Dec  8 17:11:14 2022] Launched synth_1...
Run output will be captured here: C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/synth_1/runme.log
[Thu Dec  8 17:11:14 2022] Launched impl_1...
Run output will be captured here: C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Dec  8 17:16:09 2022] Launched synth_1...
Run output will be captured here: C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/synth_1/runme.log
[Thu Dec  8 17:16:09 2022] Launched impl_1...
Run output will be captured here: C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Dec  8 17:20:32 2022] Launched synth_1...
Run output will be captured here: C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/synth_1/runme.log
[Thu Dec  8 17:20:32 2022] Launched impl_1...
Run output will be captured here: C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Dec  8 17:28:25 2022] Launched synth_1...
Run output will be captured here: C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/synth_1/runme.log
[Thu Dec  8 17:28:25 2022] Launched impl_1...
Run output will be captured here: C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Dec  8 17:34:38 2022] Launched synth_1...
Run output will be captured here: C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/synth_1/runme.log
[Thu Dec  8 17:34:38 2022] Launched impl_1...
Run output will be captured here: C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Dec  8 17:39:10 2022] Launched synth_1...
Run output will be captured here: C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/synth_1/runme.log
[Thu Dec  8 17:39:10 2022] Launched impl_1...
Run output will be captured here: C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Dec  8 17:45:33 2022] Launched synth_1...
Run output will be captured here: C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/synth_1/runme.log
[Thu Dec  8 17:45:33 2022] Launched impl_1...
Run output will be captured here: C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Dec  8 17:46:31 2022] Launched synth_1...
Run output will be captured here: C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/synth_1/runme.log
[Thu Dec  8 17:46:31 2022] Launched impl_1...
Run output will be captured here: C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Dec  8 17:49:42 2022] Launched synth_1...
Run output will be captured here: C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/synth_1/runme.log
[Thu Dec  8 17:49:42 2022] Launched impl_1...
Run output will be captured here: C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Thu Dec  8 17:55:51 2022] Launched impl_1...
Run output will be captured here: C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Dec  8 17:58:57 2022] Launched synth_1...
Run output will be captured here: C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/synth_1/runme.log
[Thu Dec  8 17:58:57 2022] Launched impl_1...
Run output will be captured here: C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Dec  8 18:05:26 2022] Launched synth_1...
Run output will be captured here: C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/synth_1/runme.log
[Thu Dec  8 18:05:26 2022] Launched impl_1...
Run output will be captured here: C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Dec  8 18:12:26 2022] Launched synth_1...
Run output will be captured here: C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/synth_1/runme.log
[Thu Dec  8 18:12:26 2022] Launched impl_1...
Run output will be captured here: C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
undo
INFO: [Common 17-17] undo 'set_property PROGRAM.FILE {C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]'
undo
INFO: [Common 17-17] undo 'set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]'
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Dec  8 18:19:11 2022] Launched synth_1...
Run output will be captured here: C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/synth_1/runme.log
[Thu Dec  8 18:19:11 2022] Launched impl_1...
Run output will be captured here: C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Dec  8 18:23:11 2022] Launched synth_1...
Run output will be captured here: C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/synth_1/runme.log
[Thu Dec  8 18:23:11 2022] Launched impl_1...
Run output will be captured here: C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/MagdElDin/Documents/adjust_testing/adjust_testing.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec  8 18:28:25 2022...
