[bbv]
sampling = 0

[caching_protocol]
type = "parametric_dram_directory_msi"
variant = "mesif"                          # msi, mesi or mesif

[clock_skew_minimization]
report = "false"
scheme = "barrier"

[clock_skew_minimization/barrier]
quantum = 100

[core]
spin_loop_detection = "false"

[core/cheetah]
enabled = "false"
max_size_bits_global = 36
max_size_bits_local = 30
min_size_bits = 10

[core/hook_periodic_ins]
ins_global = 1000000
ins_per_core = 10000

[core/light_cache]
num = 0

[dvfs]
transition_latency = 2000
type = "simple"

[dvfs/simple]
cores_per_socket = 1

[fault_injection]
injector = "none"
type = "none"

[hooks]


[instruction_tracer]
type = "none"

[log]
circular_log = "false"
disabled_modules = ""
enabled = "false"
enabled_modules = ""
mutex_trace = "false"
pin_codecache_trace = "false"
stack_trace = "false"

[loop_tracer]
iter_count = 36
iter_start = 0

[network]
collect_traffic_matrix = "false"
memory_model_1 = "emesh_hop_by_hop"
system_model = "magic"

[network/bus]
ignore_local_traffic = "true"

[network/bus/queue_model]
type = "contention"

[network/emesh_hop_counter]
hop_latency = 2
link_bandwidth = 64

[network/emesh_hop_by_hop]
concentration = 4          # Number of cores per network interface (must be >= last-level-cache/shared_cores)
dimensions = 2             # Dimensions (1 for line/ring, 2 for 2-D mesh/torus)
hop_latency = 2            # Per-hop latency in core cycles
link_bandwidth = 256       # Per-link, per-direction bandwidth in bits/cycle
wrap_around = "false"      # Has wrap-around links? (false for line/mesh, true for ring/torus)
size = "2:2"               # ":" - separated list of size for each dimension, default = auto

[network/emesh_hop_by_hop/broadcast_tree]
enabled = "false"

[network/emesh_hop_by_hop/queue_model]
enabled = "true"
type = "windowed_mg1"

[osemu]
clock_replace = "true"
nprocs = 0
pthread_replace = "false"
time_start = 1337000000

[perf_model]

[perf_model/branch_predictor]
mispredict_penalty = 14
size = 4096
type = "pentium_m"

[perf_model/cache]
levels = 2

[perf_model/core]
core_model = "nehalem"
frequency = 3.0
logical_cpus = 1
type = "rob"

[perf_model/core/interval_timer]
dispatch_width = 8
issue_contention = "true"
issue_memops_at_dispatch = "false"
lll_cutoff = 30
lll_dependency_granularity = 64
memory_dependency_granularity = 8
num_outstanding_loadstores = 72
window_size = 192

[perf_model/core/rob_timer]
address_disambiguation = "true"
commit_width = 4
in_order = "false"
issue_contention = "true"
issue_memops_at_issue = "true"
mlp_histogram = "false"
outstanding_loads = 72
outstanding_stores = 42
rob_repartition = "true"
rs_entries = 60
simultaneous_issue = "true"
store_to_load_forwarding = "true"

[perf_model/core/static_instruction_costs]
add = 1
branch = 1
delay = 0
div = 10
dynamic_misc = 1
fadd = 5
fdiv = 10
fmul = 10
fsub = 5
generic = 1
jmp = 1
mem_access = 0
mul = 10
recv = 1
spawn = 0
string = 1
sub = 1
sync = 0
tlb_miss = 0
unknown = 0

[perf_model/dram]
chips_per_dimm = 1
dimms_per_controller = 4
type = "constant"                         # DRAM performance model type: "constant" or a "normal" distribution
latency = 45                              # In nanoseconds
per_controller_bandwidth = 68             # In GB/s
num_controllers = -1                       # Total Bandwidth = per_controller_bandwidth * num_controllers
controllers_interleaving = 8              # If num_controllers == -1, place a DRAM controller every N cores
controller_positions = ""
direct_access = false                     # Access DRAM controller directly from last-level cache (only when there is a single LLC)

[perf_model/dram/cache]
enabled = "false"

[perf_model/dram/normal]
standard_deviation = 0

[perf_model/dram/queue_model]
enabled = "true"
type = "history_list"

[perf_model/dram_directory]
associativity = 16
directory_cache_access_time = 10
directory_type = "full_map"
home_lookup_param = 6
locations = "llc"
total_entries = 1048576

[perf_model/dram_directory/limitless]
software_trap_penalty = 200

[perf_model/dtlb]
associativity = 4
size = 64

[perf_model/fast_forward]
model = "oneipc" # was "none"

[perf_model/fast_forward/oneipc]
include_branch_misprediction = "false"
include_memory_latency = "false"
interval = 100000

[perf_model/itlb]
associativity = 4
size = 128

[perf_model/l1_dcache]
address_hash = "mask"
associativity = 8
cache_block_size = 64
cache_size = 32
data_access_time = 3
dvfs_domain = "core"
next_level_read_bandwidth = 0
outstanding_misses = 10
passthrough = "false"
perf_model_type = "parallel"
perfect = "false"
prefetcher = "none"
replacement_policy = "lru"
shared_cores = 1
tags_access_time = 1
writeback_time = 0
writethrough = 0

[perf_model/l1_dcache/atd]

[perf_model/l1_icache]
address_hash = "mask"
associativity = 8
cache_block_size = 64
cache_size = 32
coherent = "true"
data_access_time = 3
dvfs_domain = "core"
next_level_read_bandwidth = 0
passthrough = "false"
perf_model_type = "parallel"
perfect = "false"
prefetcher = "none"
replacement_policy = "lru"
shared_cores = 1
tags_access_time = 1
writeback_time = 0
writethrough = 0

[perf_model/l1_icache/atd]

[perf_model/l2_cache]
address_hash = "mask"
associativity = 8
cache_block_size = 64
cache_size = 256
data_access_time = 8
dvfs_domain = "core"
next_level_read_bandwidth = 0
passthrough = "false"
perf_model_type = "parallel"
perfect = "false"
prefetcher = "none"
replacement_policy = "lru"
shared_cores = 1
tags_access_time = 3
writeback_time = 50
writethrough = 0

[perf_model/l2_cache/atd]

[perf_model/l3_cache]
address_hash = "mask"
associativity = 16
cache_block_size = 64
cache_size = 8192
data_access_time = 30
dvfs_domain = "global"
passthrough = "false"
perf_model_type = "parallel"
perfect = "false"
prefetcher = "none"
replacement_policy = "lru"
shared_cores = 2
tags_access_time = 10
writeback_time = 0
writethrough = 0

[perf_model/l4_cache]
passthrough = "false"
perfect = "false"

[perf_model/llc]
evict_buffers = 8

[perf_model/nuca]
address_hash = "mask"
associativity = 16
bandwidth = 64
cache_size = 8192
data_access_time = 30
enabled = "true"
replacement_policy = "lru"
tags_access_time = 10

[perf_model/nuca/queue_model]
enabled = "true"
type = "history_list"

[perf_model/stlb]
associativity = 4
size = 1024

[perf_model/sync]
reschedule_cost = 1000

[perf_model/tlb]
penalty = 30
penalty_parallel = "true"

[power]
technology_node = 22
vdd = 1.2

[progress_trace]
enabled = "false"
filename = ""
interval = 5000

[queue_model]

[queue_model/basic]
moving_avg_enabled = "true"
moving_avg_type = "arithmetic_mean"
moving_avg_window_size = 1024

[queue_model/history_list]
analytical_model_enabled = "true"
max_list_size = 100

[queue_model/windowed_mg1]
window_size = 1000

[routine_tracer]
type = "none"

[sampling]
enabled = "false"

[scheduler]
type = "pinned"

[scheduler/big_small]
debug = "false"
quantum = 100

[scheduler/pinned]
core_mask = 1
interleaving = 1
quantum = 100

[scheduler/roaming]
core_mask = 1
quantum = 100

[scheduler/static]
core_mask = 1

[tags]

