{
  "board": {
    "layer_presets": []
  },
  "boards": [],
  "cvpcb": {
    "equivalence_files": []
  },
  "erc": {
    "erc_exclusions": [],
    "meta": {
      "version": 0
    },
    "pin_map": [
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        1,
        0,
        1,
        2
      ],
      [
        0,
        1,
        0,
        0,
        0,
        0,
        1,
        1,
        2,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        2
      ],
      [
        1,
        1,
        1,
        1,
        1,
        0,
        1,
        1,
        1,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        1,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        2,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2
      ]
    ],
    "rule_severities": {
      "bus_definition_conflict": "error",
      "bus_entry_needed": "error",
      "bus_label_syntax": "error",
      "bus_to_bus_conflict": "error",
      "bus_to_net_conflict": "error",
      "different_unit_footprint": "error",
      "different_unit_net": "error",
      "duplicate_reference": "error",
      "duplicate_sheet_names": "error",
      "extra_units": "error",
      "global_label_dangling": "warning",
      "hier_label_mismatch": "error",
      "label_dangling": "error",
      "lib_symbol_issues": "warning",
      "multiple_net_names": "warning",
      "net_not_bus_member": "warning",
      "no_connect_connected": "warning",
      "no_connect_dangling": "warning",
      "pin_not_connected": "error",
      "pin_not_driven": "error",
      "pin_to_pin": "error",
      "power_pin_not_driven": "error",
      "similar_labels": "warning",
      "unannotated": "error",
      "unit_value_mismatch": "error",
      "unresolved_variable": "error",
      "wire_dangling": "error"
    }
  },
  "libraries": {
    "pinned_footprint_libs": [],
    "pinned_symbol_libs": []
  },
  "meta": {
    "filename": "DSK.kicad_pro",
    "version": 1
  },
  "net_settings": {
    "classes": [
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Address",
        "nets": [
          "/BusA_{0}",
          "/BusA_{10}",
          "/BusA_{11}",
          "/BusA_{12}",
          "/BusA_{13}",
          "/BusA_{14}",
          "/BusA_{15}",
          "/BusA_{1}",
          "/BusA_{2}",
          "/BusA_{3}",
          "/BusA_{4}",
          "/BusA_{5}",
          "/BusA_{6}",
          "/BusA_{7}",
          "/BusA_{8}",
          "/BusA_{9}",
          "/StateA_{0}",
          "/StateA_{1}",
          "/StateA_{2}",
          "/StateA_{3}",
          "/SysA_{0}",
          "/SysA_{1}",
          "/SysA_{2}",
          "/~{CylinderA_{0}}",
          "/~{CylinderA_{1}}",
          "/~{CylinderA_{2}}",
          "/~{CylinderA_{3}}",
          "/~{CylinderA_{4}}",
          "/~{CylinderA_{5}}",
          "/~{CylinderA_{6}}",
          "/~{CylinderA_{7}}",
          "/~{CylinderA_{8}}",
          "Sys.~{A_{0}}",
          "Sys.~{A_{10}}",
          "Sys.~{A_{11}}",
          "Sys.~{A_{12}}",
          "Sys.~{A_{13}}",
          "Sys.~{A_{14}}",
          "Sys.~{A_{15}}",
          "Sys.~{A_{1}}",
          "Sys.~{A_{2}}",
          "Sys.~{A_{3}}",
          "Sys.~{A_{4}}",
          "Sys.~{A_{5}}",
          "Sys.~{A_{6}}",
          "Sys.~{A_{7}}",
          "Sys.~{A_{8}}",
          "Sys.~{A_{9}}"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgb(63, 229, 83)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Data",
        "nets": [
          "/ID_{0}",
          "/ID_{1}",
          "/ID_{2}",
          "/ID_{3}",
          "/ID_{4}",
          "/ID_{5}",
          "/ID_{6}",
          "/ID_{7}",
          "/RD_{0}",
          "/RD_{1}",
          "/RD_{2}",
          "/RD_{3}",
          "/RD_{4}",
          "/RD_{5}",
          "/RD_{6}",
          "/RD_{7}",
          "/SOut.D_{0}",
          "/SOut.D_{1}",
          "/SOut.D_{2}",
          "/SOut.D_{3}",
          "/SOut.D_{4}",
          "/SOut.D_{5}",
          "/SOut.D_{6}",
          "/SOut.D_{7}",
          "Sys.~{D_{0}}",
          "Sys.~{D_{1}}",
          "Sys.~{D_{2}}",
          "Sys.~{D_{3}}",
          "Sys.~{D_{4}}",
          "Sys.~{D_{5}}",
          "Sys.~{D_{6}}",
          "Sys.~{D_{7}}"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgb(122, 76, 217)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "OCInput",
        "nets": [
          "/DSK2.~{AFA_{0}}",
          "/DSK2.~{AFA_{1}}",
          "/DSK2.~{AFA_{2}}",
          "/DSK2.~{AFA_{3}}",
          "/~{AddressAck}",
          "/~{SectorA_{0}}",
          "/~{SectorA_{1}}",
          "/~{SectorA_{2}}",
          "/~{SectorA_{3}}",
          "/~{Spare}"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgb(90, 191, 164)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "OCStatus",
        "nets": [
          "/DSK2.~{AddressError}",
          "/DSK2.~{Busy}",
          "/DSK2.~{CRCError}",
          "/DSK2.~{FormatError}",
          "/DSK2.~{TimeoutError}",
          "/~{Fault}",
          "/~{Interrupt1}",
          "/~{Interrupt2}",
          "/~{Interrupt3}",
          "/~{Interrupt4}",
          "/~{OnCylinder}",
          "/~{Ready}",
          "/~{SeekError}",
          "/~{WriteStatus}"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgb(200, 126, 54)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "PullupPower",
        "nets": [
          "/TTL5V_D2"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgb(199, 153, 197)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      }
    ],
    "meta": {
      "version": 2
    },
    "net_colors": null
  },
  "pcbnew": {
    "last_paths": {
      "gencad": "",
      "idf": "",
      "netlist": "",
      "specctra_dsn": "",
      "step": "",
      "vrml": ""
    },
    "page_layout_descr_file": ""
  },
  "schematic": {
    "annotate_start_num": 0,
    "drawing": {
      "default_line_thickness": 6.0,
      "default_text_size": 50.0,
      "field_names": [],
      "intersheets_ref_own_page": false,
      "intersheets_ref_prefix": "",
      "intersheets_ref_short": false,
      "intersheets_ref_show": false,
      "intersheets_ref_suffix": "",
      "junction_size_choice": 3,
      "label_size_ratio": 0.375,
      "pin_symbol_size": 25.0,
      "text_offset_ratio": 0.15
    },
    "legacy_lib_dir": "",
    "legacy_lib_list": [],
    "meta": {
      "version": 1
    },
    "net_format_name": "",
    "page_layout_descr_file": "",
    "plot_directory": "",
    "spice_adjust_passive_values": false,
    "spice_external_command": "spice \"%I\"",
    "subpart_first_id": 65,
    "subpart_id_separator": 0
  },
  "sheets": [
    [
      "caef91c7-f621-4436-96d1-79c694634474",
      ""
    ]
  ],
  "text_variables": {}
}
