{
  "module_name": "ccu-sun6i-a31.c",
  "hash_id": "bac3d48dccdfe02c5b9e084feb5e8048940208ba3fe21d7a250ef4547998af40",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/sunxi-ng/ccu-sun6i-a31.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/io.h>\n#include <linux/module.h>\n#include <linux/platform_device.h>\n\n#include \"ccu_common.h\"\n#include \"ccu_reset.h\"\n\n#include \"ccu_div.h\"\n#include \"ccu_gate.h\"\n#include \"ccu_mp.h\"\n#include \"ccu_mult.h\"\n#include \"ccu_mux.h\"\n#include \"ccu_nk.h\"\n#include \"ccu_nkm.h\"\n#include \"ccu_nkmp.h\"\n#include \"ccu_nm.h\"\n#include \"ccu_phase.h\"\n#include \"ccu_sdm.h\"\n\n#include \"ccu-sun6i-a31.h\"\n\nstatic SUNXI_CCU_NKM_WITH_GATE_LOCK(pll_cpu_clk, \"pll-cpu\",\n\t\t\t\t     \"osc24M\", 0x000,\n\t\t\t\t     8, 5,\t \n\t\t\t\t     4, 2,\t \n\t\t\t\t     0, 2,\t \n\t\t\t\t     BIT(31),\t \n\t\t\t\t     BIT(28),\t \n\t\t\t\t     0);\n\n \n#define SUN6I_A31_PLL_AUDIO_REG\t0x008\n\nstatic struct ccu_sdm_setting pll_audio_sdm_table[] = {\n\t{ .rate = 22579200, .pattern = 0xc0010d84, .m = 8, .n = 7 },\n\t{ .rate = 24576000, .pattern = 0xc000ac02, .m = 14, .n = 14 },\n};\n\nstatic SUNXI_CCU_NM_WITH_SDM_GATE_LOCK(pll_audio_base_clk, \"pll-audio-base\",\n\t\t\t\t       \"osc24M\", 0x008,\n\t\t\t\t       8, 7,\t \n\t\t\t\t       0, 5,\t \n\t\t\t\t       pll_audio_sdm_table, BIT(24),\n\t\t\t\t       0x284, BIT(31),\n\t\t\t\t       BIT(31),\t \n\t\t\t\t       BIT(28),\t \n\t\t\t\t       CLK_SET_RATE_UNGATE);\n\nstatic SUNXI_CCU_NM_WITH_FRAC_GATE_LOCK(pll_video0_clk, \"pll-video0\",\n\t\t\t\t\t\"osc24M\", 0x010,\n\t\t\t\t\t8, 7,\t\t \n\t\t\t\t\t0, 4,\t\t \n\t\t\t\t\tBIT(24),\t \n\t\t\t\t\tBIT(25),\t \n\t\t\t\t\t270000000,\t \n\t\t\t\t\t297000000,\t \n\t\t\t\t\tBIT(31),\t \n\t\t\t\t\tBIT(28),\t \n\t\t\t\t\tCLK_SET_RATE_UNGATE);\n\nstatic SUNXI_CCU_NM_WITH_FRAC_GATE_LOCK(pll_ve_clk, \"pll-ve\",\n\t\t\t\t\t\"osc24M\", 0x018,\n\t\t\t\t\t8, 7,\t\t \n\t\t\t\t\t0, 4,\t\t \n\t\t\t\t\tBIT(24),\t \n\t\t\t\t\tBIT(25),\t \n\t\t\t\t\t270000000,\t \n\t\t\t\t\t297000000,\t \n\t\t\t\t\tBIT(31),\t \n\t\t\t\t\tBIT(28),\t \n\t\t\t\t\tCLK_SET_RATE_UNGATE);\n\nstatic SUNXI_CCU_NKM_WITH_GATE_LOCK(pll_ddr_clk, \"pll-ddr\",\n\t\t\t\t    \"osc24M\", 0x020,\n\t\t\t\t    8, 5,\t \n\t\t\t\t    4, 2,\t \n\t\t\t\t    0, 2,\t \n\t\t\t\t    BIT(31),\t \n\t\t\t\t    BIT(28),\t \n\t\t\t\t    CLK_SET_RATE_UNGATE);\n\nstatic SUNXI_CCU_NK_WITH_GATE_LOCK_POSTDIV(pll_periph_clk, \"pll-periph\",\n\t\t\t\t\t   \"osc24M\", 0x028,\n\t\t\t\t\t   8, 5,\t \n\t\t\t\t\t   4, 2,\t \n\t\t\t\t\t   BIT(31),\t \n\t\t\t\t\t   BIT(28),\t \n\t\t\t\t\t   2,\t\t \n\t\t\t\t\t   CLK_SET_RATE_UNGATE);\n\nstatic SUNXI_CCU_NM_WITH_FRAC_GATE_LOCK(pll_video1_clk, \"pll-video1\",\n\t\t\t\t\t\"osc24M\", 0x030,\n\t\t\t\t\t8, 7,\t\t \n\t\t\t\t\t0, 4,\t\t \n\t\t\t\t\tBIT(24),\t \n\t\t\t\t\tBIT(25),\t \n\t\t\t\t\t270000000,\t \n\t\t\t\t\t297000000,\t \n\t\t\t\t\tBIT(31),\t \n\t\t\t\t\tBIT(28),\t \n\t\t\t\t\tCLK_SET_RATE_UNGATE);\n\nstatic SUNXI_CCU_NM_WITH_FRAC_GATE_LOCK(pll_gpu_clk, \"pll-gpu\",\n\t\t\t\t\t\"osc24M\", 0x038,\n\t\t\t\t\t8, 7,\t\t \n\t\t\t\t\t0, 4,\t\t \n\t\t\t\t\tBIT(24),\t \n\t\t\t\t\tBIT(25),\t \n\t\t\t\t\t270000000,\t \n\t\t\t\t\t297000000,\t \n\t\t\t\t\tBIT(31),\t \n\t\t\t\t\tBIT(28),\t \n\t\t\t\t\tCLK_SET_RATE_UNGATE);\n\n \n#define SUN6I_A31_PLL_MIPI_REG\t0x040\n\nstatic const char * const pll_mipi_parents[] = { \"pll-video0\", \"pll-video1\" };\nstatic SUNXI_CCU_NKM_WITH_MUX_GATE_LOCK(pll_mipi_clk, \"pll-mipi\",\n\t\t\t\t\tpll_mipi_parents, 0x040,\n\t\t\t\t\t8, 4,\t \n\t\t\t\t\t4, 2,\t \n\t\t\t\t\t0, 4,\t \n\t\t\t\t\t21, 0,\t \n\t\t\t\t\tBIT(31) | BIT(23) | BIT(22),  \n\t\t\t\t\tBIT(28),\t \n\t\t\t\t\tCLK_SET_RATE_UNGATE);\n\nstatic SUNXI_CCU_NM_WITH_FRAC_GATE_LOCK(pll9_clk, \"pll9\",\n\t\t\t\t\t\"osc24M\", 0x044,\n\t\t\t\t\t8, 7,\t\t \n\t\t\t\t\t0, 4,\t\t \n\t\t\t\t\tBIT(24),\t \n\t\t\t\t\tBIT(25),\t \n\t\t\t\t\t270000000,\t \n\t\t\t\t\t297000000,\t \n\t\t\t\t\tBIT(31),\t \n\t\t\t\t\tBIT(28),\t \n\t\t\t\t\tCLK_SET_RATE_UNGATE);\n\nstatic SUNXI_CCU_NM_WITH_FRAC_GATE_LOCK(pll10_clk, \"pll10\",\n\t\t\t\t\t\"osc24M\", 0x048,\n\t\t\t\t\t8, 7,\t\t \n\t\t\t\t\t0, 4,\t\t \n\t\t\t\t\tBIT(24),\t \n\t\t\t\t\tBIT(25),\t \n\t\t\t\t\t270000000,\t \n\t\t\t\t\t297000000,\t \n\t\t\t\t\tBIT(31),\t \n\t\t\t\t\tBIT(28),\t \n\t\t\t\t\tCLK_SET_RATE_UNGATE);\n\nstatic const char * const cpux_parents[] = { \"osc32k\", \"osc24M\",\n\t\t\t\t\t     \"pll-cpu\", \"pll-cpu\" };\nstatic SUNXI_CCU_MUX(cpu_clk, \"cpu\", cpux_parents,\n\t\t     0x050, 16, 2, CLK_SET_RATE_PARENT | CLK_IS_CRITICAL);\n\nstatic struct clk_div_table axi_div_table[] = {\n\t{ .val = 0, .div = 1 },\n\t{ .val = 1, .div = 2 },\n\t{ .val = 2, .div = 3 },\n\t{ .val = 3, .div = 4 },\n\t{ .val = 4, .div = 4 },\n\t{ .val = 5, .div = 4 },\n\t{ .val = 6, .div = 4 },\n\t{ .val = 7, .div = 4 },\n\t{   },\n};\n\nstatic SUNXI_CCU_DIV_TABLE(axi_clk, \"axi\", \"cpu\",\n\t\t\t   0x050, 0, 3, axi_div_table, 0);\n\n#define SUN6I_A31_AHB1_REG  0x054\n\nstatic const char * const ahb1_parents[] = { \"osc32k\", \"osc24M\",\n\t\t\t\t\t     \"axi\", \"pll-periph\" };\nstatic const struct ccu_mux_var_prediv ahb1_predivs[] = {\n\t{ .index = 3, .shift = 6, .width = 2 },\n};\n\nstatic struct ccu_div ahb1_clk = {\n\t.div\t\t= _SUNXI_CCU_DIV_FLAGS(4, 2, CLK_DIVIDER_POWER_OF_TWO),\n\n\t.mux\t\t= {\n\t\t.shift\t= 12,\n\t\t.width\t= 2,\n\n\t\t.var_predivs\t= ahb1_predivs,\n\t\t.n_var_predivs\t= ARRAY_SIZE(ahb1_predivs),\n\t},\n\n\t.common\t\t= {\n\t\t.reg\t\t= 0x054,\n\t\t.features\t= CCU_FEATURE_VARIABLE_PREDIV,\n\t\t.hw.init\t= CLK_HW_INIT_PARENTS(\"ahb1\",\n\t\t\t\t\t\t      ahb1_parents,\n\t\t\t\t\t\t      &ccu_div_ops,\n\t\t\t\t\t\t      0),\n\t},\n};\n\nstatic struct clk_div_table apb1_div_table[] = {\n\t{ .val = 0, .div = 2 },\n\t{ .val = 1, .div = 2 },\n\t{ .val = 2, .div = 4 },\n\t{ .val = 3, .div = 8 },\n\t{   },\n};\n\nstatic SUNXI_CCU_DIV_TABLE(apb1_clk, \"apb1\", \"ahb1\",\n\t\t\t   0x054, 8, 2, apb1_div_table, 0);\n\nstatic const char * const apb2_parents[] = { \"osc32k\", \"osc24M\",\n\t\t\t\t\t     \"pll-periph\", \"pll-periph\" };\nstatic SUNXI_CCU_MP_WITH_MUX(apb2_clk, \"apb2\", apb2_parents, 0x058,\n\t\t\t     0, 5,\t \n\t\t\t     16, 2,\t \n\t\t\t     24, 2,\t \n\t\t\t     0);\n\nstatic SUNXI_CCU_GATE(ahb1_mipidsi_clk,\t\"ahb1-mipidsi\",\t\"ahb1\",\n\t\t      0x060, BIT(1), 0);\nstatic SUNXI_CCU_GATE(ahb1_ss_clk,\t\"ahb1-ss\",\t\"ahb1\",\n\t\t      0x060, BIT(5), 0);\nstatic SUNXI_CCU_GATE(ahb1_dma_clk,\t\"ahb1-dma\",\t\"ahb1\",\n\t\t      0x060, BIT(6), 0);\nstatic SUNXI_CCU_GATE(ahb1_mmc0_clk,\t\"ahb1-mmc0\",\t\"ahb1\",\n\t\t      0x060, BIT(8), 0);\nstatic SUNXI_CCU_GATE(ahb1_mmc1_clk,\t\"ahb1-mmc1\",\t\"ahb1\",\n\t\t      0x060, BIT(9), 0);\nstatic SUNXI_CCU_GATE(ahb1_mmc2_clk,\t\"ahb1-mmc2\",\t\"ahb1\",\n\t\t      0x060, BIT(10), 0);\nstatic SUNXI_CCU_GATE(ahb1_mmc3_clk,\t\"ahb1-mmc3\",\t\"ahb1\",\n\t\t      0x060, BIT(11), 0);\nstatic SUNXI_CCU_GATE(ahb1_nand1_clk,\t\"ahb1-nand1\",\t\"ahb1\",\n\t\t      0x060, BIT(12), 0);\nstatic SUNXI_CCU_GATE(ahb1_nand0_clk,\t\"ahb1-nand0\",\t\"ahb1\",\n\t\t      0x060, BIT(13), 0);\nstatic SUNXI_CCU_GATE(ahb1_sdram_clk,\t\"ahb1-sdram\",\t\"ahb1\",\n\t\t      0x060, BIT(14), 0);\nstatic SUNXI_CCU_GATE(ahb1_emac_clk,\t\"ahb1-emac\",\t\"ahb1\",\n\t\t      0x060, BIT(17), 0);\nstatic SUNXI_CCU_GATE(ahb1_ts_clk,\t\"ahb1-ts\",\t\"ahb1\",\n\t\t      0x060, BIT(18), 0);\nstatic SUNXI_CCU_GATE(ahb1_hstimer_clk,\t\"ahb1-hstimer\",\t\"ahb1\",\n\t\t      0x060, BIT(19), 0);\nstatic SUNXI_CCU_GATE(ahb1_spi0_clk,\t\"ahb1-spi0\",\t\"ahb1\",\n\t\t      0x060, BIT(20), 0);\nstatic SUNXI_CCU_GATE(ahb1_spi1_clk,\t\"ahb1-spi1\",\t\"ahb1\",\n\t\t      0x060, BIT(21), 0);\nstatic SUNXI_CCU_GATE(ahb1_spi2_clk,\t\"ahb1-spi2\",\t\"ahb1\",\n\t\t      0x060, BIT(22), 0);\nstatic SUNXI_CCU_GATE(ahb1_spi3_clk,\t\"ahb1-spi3\",\t\"ahb1\",\n\t\t      0x060, BIT(23), 0);\nstatic SUNXI_CCU_GATE(ahb1_otg_clk,\t\"ahb1-otg\",\t\"ahb1\",\n\t\t      0x060, BIT(24), 0);\nstatic SUNXI_CCU_GATE(ahb1_ehci0_clk,\t\"ahb1-ehci0\",\t\"ahb1\",\n\t\t      0x060, BIT(26), 0);\nstatic SUNXI_CCU_GATE(ahb1_ehci1_clk,\t\"ahb1-ehci1\",\t\"ahb1\",\n\t\t      0x060, BIT(27), 0);\nstatic SUNXI_CCU_GATE(ahb1_ohci0_clk,\t\"ahb1-ohci0\",\t\"ahb1\",\n\t\t      0x060, BIT(29), 0);\nstatic SUNXI_CCU_GATE(ahb1_ohci1_clk,\t\"ahb1-ohci1\",\t\"ahb1\",\n\t\t      0x060, BIT(30), 0);\nstatic SUNXI_CCU_GATE(ahb1_ohci2_clk,\t\"ahb1-ohci2\",\t\"ahb1\",\n\t\t      0x060, BIT(31), 0);\n\nstatic SUNXI_CCU_GATE(ahb1_ve_clk,\t\"ahb1-ve\",\t\"ahb1\",\n\t\t      0x064, BIT(0), 0);\nstatic SUNXI_CCU_GATE(ahb1_lcd0_clk,\t\"ahb1-lcd0\",\t\"ahb1\",\n\t\t      0x064, BIT(4), 0);\nstatic SUNXI_CCU_GATE(ahb1_lcd1_clk,\t\"ahb1-lcd1\",\t\"ahb1\",\n\t\t      0x064, BIT(5), 0);\nstatic SUNXI_CCU_GATE(ahb1_csi_clk,\t\"ahb1-csi\",\t\"ahb1\",\n\t\t      0x064, BIT(8), 0);\nstatic SUNXI_CCU_GATE(ahb1_hdmi_clk,\t\"ahb1-hdmi\",\t\"ahb1\",\n\t\t      0x064, BIT(11), 0);\nstatic SUNXI_CCU_GATE(ahb1_be0_clk,\t\"ahb1-be0\",\t\"ahb1\",\n\t\t      0x064, BIT(12), 0);\nstatic SUNXI_CCU_GATE(ahb1_be1_clk,\t\"ahb1-be1\",\t\"ahb1\",\n\t\t      0x064, BIT(13), 0);\nstatic SUNXI_CCU_GATE(ahb1_fe0_clk,\t\"ahb1-fe0\",\t\"ahb1\",\n\t\t      0x064, BIT(14), 0);\nstatic SUNXI_CCU_GATE(ahb1_fe1_clk,\t\"ahb1-fe1\",\t\"ahb1\",\n\t\t      0x064, BIT(15), 0);\nstatic SUNXI_CCU_GATE(ahb1_mp_clk,\t\"ahb1-mp\",\t\"ahb1\",\n\t\t      0x064, BIT(18), 0);\nstatic SUNXI_CCU_GATE(ahb1_gpu_clk,\t\"ahb1-gpu\",\t\"ahb1\",\n\t\t      0x064, BIT(20), 0);\nstatic SUNXI_CCU_GATE(ahb1_deu0_clk,\t\"ahb1-deu0\",\t\"ahb1\",\n\t\t      0x064, BIT(23), 0);\nstatic SUNXI_CCU_GATE(ahb1_deu1_clk,\t\"ahb1-deu1\",\t\"ahb1\",\n\t\t      0x064, BIT(24), 0);\nstatic SUNXI_CCU_GATE(ahb1_drc0_clk,\t\"ahb1-drc0\",\t\"ahb1\",\n\t\t      0x064, BIT(25), 0);\nstatic SUNXI_CCU_GATE(ahb1_drc1_clk,\t\"ahb1-drc1\",\t\"ahb1\",\n\t\t      0x064, BIT(26), 0);\n\nstatic SUNXI_CCU_GATE(apb1_codec_clk,\t\"apb1-codec\",\t\"apb1\",\n\t\t      0x068, BIT(0), 0);\nstatic SUNXI_CCU_GATE(apb1_spdif_clk,\t\"apb1-spdif\",\t\"apb1\",\n\t\t      0x068, BIT(1), 0);\nstatic SUNXI_CCU_GATE(apb1_digital_mic_clk,\t\"apb1-digital-mic\",\t\"apb1\",\n\t\t      0x068, BIT(4), 0);\nstatic SUNXI_CCU_GATE(apb1_pio_clk,\t\"apb1-pio\",\t\"apb1\",\n\t\t      0x068, BIT(5), 0);\nstatic SUNXI_CCU_GATE(apb1_daudio0_clk,\t\"apb1-daudio0\",\t\"apb1\",\n\t\t      0x068, BIT(12), 0);\nstatic SUNXI_CCU_GATE(apb1_daudio1_clk,\t\"apb1-daudio1\",\t\"apb1\",\n\t\t      0x068, BIT(13), 0);\n\nstatic SUNXI_CCU_GATE(apb2_i2c0_clk,\t\"apb2-i2c0\",\t\"apb2\",\n\t\t      0x06c, BIT(0), 0);\nstatic SUNXI_CCU_GATE(apb2_i2c1_clk,\t\"apb2-i2c1\",\t\"apb2\",\n\t\t      0x06c, BIT(1), 0);\nstatic SUNXI_CCU_GATE(apb2_i2c2_clk,\t\"apb2-i2c2\",\t\"apb2\",\n\t\t      0x06c, BIT(2), 0);\nstatic SUNXI_CCU_GATE(apb2_i2c3_clk,\t\"apb2-i2c3\",\t\"apb2\",\n\t\t      0x06c, BIT(3), 0);\nstatic SUNXI_CCU_GATE(apb2_uart0_clk,\t\"apb2-uart0\",\t\"apb2\",\n\t\t      0x06c, BIT(16), 0);\nstatic SUNXI_CCU_GATE(apb2_uart1_clk,\t\"apb2-uart1\",\t\"apb2\",\n\t\t      0x06c, BIT(17), 0);\nstatic SUNXI_CCU_GATE(apb2_uart2_clk,\t\"apb2-uart2\",\t\"apb2\",\n\t\t      0x06c, BIT(18), 0);\nstatic SUNXI_CCU_GATE(apb2_uart3_clk,\t\"apb2-uart3\",\t\"apb2\",\n\t\t      0x06c, BIT(19), 0);\nstatic SUNXI_CCU_GATE(apb2_uart4_clk,\t\"apb2-uart4\",\t\"apb2\",\n\t\t      0x06c, BIT(20), 0);\nstatic SUNXI_CCU_GATE(apb2_uart5_clk,\t\"apb2-uart5\",\t\"apb2\",\n\t\t      0x06c, BIT(21), 0);\n\nstatic const char * const mod0_default_parents[] = { \"osc24M\", \"pll-periph\" };\nstatic SUNXI_CCU_MP_WITH_MUX_GATE(nand0_clk, \"nand0\", mod0_default_parents,\n\t\t\t\t  0x080,\n\t\t\t\t  0, 4,\t\t \n\t\t\t\t  16, 2,\t \n\t\t\t\t  24, 2,\t \n\t\t\t\t  BIT(31),\t \n\t\t\t\t  0);\n\nstatic SUNXI_CCU_MP_WITH_MUX_GATE(nand1_clk, \"nand1\", mod0_default_parents,\n\t\t\t\t  0x084,\n\t\t\t\t  0, 4,\t\t \n\t\t\t\t  16, 2,\t \n\t\t\t\t  24, 2,\t \n\t\t\t\t  BIT(31),\t \n\t\t\t\t  0);\n\nstatic SUNXI_CCU_MP_WITH_MUX_GATE(mmc0_clk, \"mmc0\", mod0_default_parents,\n\t\t\t\t  0x088,\n\t\t\t\t  0, 4,\t\t \n\t\t\t\t  16, 2,\t \n\t\t\t\t  24, 2,\t \n\t\t\t\t  BIT(31),\t \n\t\t\t\t  0);\n\nstatic SUNXI_CCU_PHASE(mmc0_sample_clk, \"mmc0_sample\", \"mmc0\",\n\t\t       0x088, 20, 3, 0);\nstatic SUNXI_CCU_PHASE(mmc0_output_clk, \"mmc0_output\", \"mmc0\",\n\t\t       0x088, 8, 3, 0);\n\nstatic SUNXI_CCU_MP_WITH_MUX_GATE(mmc1_clk, \"mmc1\", mod0_default_parents,\n\t\t\t\t  0x08c,\n\t\t\t\t  0, 4,\t\t \n\t\t\t\t  16, 2,\t \n\t\t\t\t  24, 2,\t \n\t\t\t\t  BIT(31),\t \n\t\t\t\t  0);\n\nstatic SUNXI_CCU_PHASE(mmc1_sample_clk, \"mmc1_sample\", \"mmc1\",\n\t\t       0x08c, 20, 3, 0);\nstatic SUNXI_CCU_PHASE(mmc1_output_clk, \"mmc1_output\", \"mmc1\",\n\t\t       0x08c, 8, 3, 0);\n\nstatic SUNXI_CCU_MP_WITH_MUX_GATE(mmc2_clk, \"mmc2\", mod0_default_parents,\n\t\t\t\t  0x090,\n\t\t\t\t  0, 4,\t\t \n\t\t\t\t  16, 2,\t \n\t\t\t\t  24, 2,\t \n\t\t\t\t  BIT(31),\t \n\t\t\t\t  0);\n\nstatic SUNXI_CCU_PHASE(mmc2_sample_clk, \"mmc2_sample\", \"mmc2\",\n\t\t       0x090, 20, 3, 0);\nstatic SUNXI_CCU_PHASE(mmc2_output_clk, \"mmc2_output\", \"mmc2\",\n\t\t       0x090, 8, 3, 0);\n\nstatic SUNXI_CCU_MP_WITH_MUX_GATE(mmc3_clk, \"mmc3\", mod0_default_parents,\n\t\t\t\t  0x094,\n\t\t\t\t  0, 4,\t\t \n\t\t\t\t  16, 2,\t \n\t\t\t\t  24, 2,\t \n\t\t\t\t  BIT(31),\t \n\t\t\t\t  0);\n\nstatic SUNXI_CCU_PHASE(mmc3_sample_clk, \"mmc3_sample\", \"mmc3\",\n\t\t       0x094, 20, 3, 0);\nstatic SUNXI_CCU_PHASE(mmc3_output_clk, \"mmc3_output\", \"mmc3\",\n\t\t       0x094, 8, 3, 0);\n\nstatic SUNXI_CCU_MP_WITH_MUX_GATE(ts_clk, \"ts\", mod0_default_parents, 0x098,\n\t\t\t\t  0, 4,\t\t \n\t\t\t\t  16, 2,\t \n\t\t\t\t  24, 2,\t \n\t\t\t\t  BIT(31),\t \n\t\t\t\t  0);\n\nstatic SUNXI_CCU_MP_WITH_MUX_GATE(ss_clk, \"ss\", mod0_default_parents, 0x09c,\n\t\t\t\t  0, 4,\t\t \n\t\t\t\t  16, 2,\t \n\t\t\t\t  24, 2,\t \n\t\t\t\t  BIT(31),\t \n\t\t\t\t  0);\n\nstatic SUNXI_CCU_MP_WITH_MUX_GATE(spi0_clk, \"spi0\", mod0_default_parents, 0x0a0,\n\t\t\t\t  0, 4,\t\t \n\t\t\t\t  16, 2,\t \n\t\t\t\t  24, 2,\t \n\t\t\t\t  BIT(31),\t \n\t\t\t\t  0);\n\nstatic SUNXI_CCU_MP_WITH_MUX_GATE(spi1_clk, \"spi1\", mod0_default_parents, 0x0a4,\n\t\t\t\t  0, 4,\t\t \n\t\t\t\t  16, 2,\t \n\t\t\t\t  24, 2,\t \n\t\t\t\t  BIT(31),\t \n\t\t\t\t  0);\nstatic SUNXI_CCU_MP_WITH_MUX_GATE(spi2_clk, \"spi2\", mod0_default_parents, 0x0a8,\n\t\t\t\t  0, 4,\t\t \n\t\t\t\t  16, 2,\t \n\t\t\t\t  24, 2,\t \n\t\t\t\t  BIT(31),\t \n\t\t\t\t  0);\n\nstatic SUNXI_CCU_MP_WITH_MUX_GATE(spi3_clk, \"spi3\", mod0_default_parents, 0x0ac,\n\t\t\t\t  0, 4,\t\t \n\t\t\t\t  16, 2,\t \n\t\t\t\t  24, 2,\t \n\t\t\t\t  BIT(31),\t \n\t\t\t\t  0);\n\nstatic const char * const daudio_parents[] = { \"pll-audio-8x\", \"pll-audio-4x\",\n\t\t\t\t\t       \"pll-audio-2x\", \"pll-audio\" };\nstatic SUNXI_CCU_MUX_WITH_GATE(daudio0_clk, \"daudio0\", daudio_parents,\n\t\t\t       0x0b0, 16, 2, BIT(31), CLK_SET_RATE_PARENT);\nstatic SUNXI_CCU_MUX_WITH_GATE(daudio1_clk, \"daudio1\", daudio_parents,\n\t\t\t       0x0b4, 16, 2, BIT(31), CLK_SET_RATE_PARENT);\n\nstatic SUNXI_CCU_MUX_WITH_GATE(spdif_clk, \"spdif\", daudio_parents,\n\t\t\t       0x0c0, 16, 2, BIT(31), CLK_SET_RATE_PARENT);\n\nstatic SUNXI_CCU_GATE(usb_phy0_clk,\t\"usb-phy0\",\t\"osc24M\",\n\t\t      0x0cc, BIT(8), 0);\nstatic SUNXI_CCU_GATE(usb_phy1_clk,\t\"usb-phy1\",\t\"osc24M\",\n\t\t      0x0cc, BIT(9), 0);\nstatic SUNXI_CCU_GATE(usb_phy2_clk,\t\"usb-phy2\",\t\"osc24M\",\n\t\t      0x0cc, BIT(10), 0);\nstatic SUNXI_CCU_GATE(usb_ohci0_clk,\t\"usb-ohci0\",\t\"osc24M\",\n\t\t      0x0cc, BIT(16), 0);\nstatic SUNXI_CCU_GATE(usb_ohci1_clk,\t\"usb-ohci1\",\t\"osc24M\",\n\t\t      0x0cc, BIT(17), 0);\nstatic SUNXI_CCU_GATE(usb_ohci2_clk,\t\"usb-ohci2\",\t\"osc24M\",\n\t\t      0x0cc, BIT(18), 0);\n\n \n\nstatic const char * const dram_parents[] = { \"pll-ddr\", \"pll-periph\" };\nstatic SUNXI_CCU_MP_WITH_MUX_GATE(mdfs_clk, \"mdfs\", dram_parents, 0x0f0,\n\t\t\t\t  0, 4,\t\t \n\t\t\t\t  16, 2,\t \n\t\t\t\t  24, 2,\t \n\t\t\t\t  BIT(31),\t \n\t\t\t\t  CLK_IS_CRITICAL);\n\nstatic SUNXI_CCU_M_WITH_MUX(sdram0_clk, \"sdram0\", dram_parents,\n\t\t\t    0x0f4, 0, 4, 4, 1, CLK_IS_CRITICAL);\nstatic SUNXI_CCU_M_WITH_MUX(sdram1_clk, \"sdram1\", dram_parents,\n\t\t\t    0x0f4, 8, 4, 12, 1, CLK_IS_CRITICAL);\n\nstatic SUNXI_CCU_GATE(dram_ve_clk,\t\"dram-ve\",\t\"mdfs\",\n\t\t      0x100, BIT(0), 0);\nstatic SUNXI_CCU_GATE(dram_csi_isp_clk,\t\"dram-csi-isp\",\t\"mdfs\",\n\t\t      0x100, BIT(1), 0);\nstatic SUNXI_CCU_GATE(dram_ts_clk,\t\"dram-ts\",\t\"mdfs\",\n\t\t      0x100, BIT(3), 0);\nstatic SUNXI_CCU_GATE(dram_drc0_clk,\t\"dram-drc0\",\t\"mdfs\",\n\t\t      0x100, BIT(16), 0);\nstatic SUNXI_CCU_GATE(dram_drc1_clk,\t\"dram-drc1\",\t\"mdfs\",\n\t\t      0x100, BIT(17), 0);\nstatic SUNXI_CCU_GATE(dram_deu0_clk,\t\"dram-deu0\",\t\"mdfs\",\n\t\t      0x100, BIT(18), 0);\nstatic SUNXI_CCU_GATE(dram_deu1_clk,\t\"dram-deu1\",\t\"mdfs\",\n\t\t      0x100, BIT(19), 0);\nstatic SUNXI_CCU_GATE(dram_fe0_clk,\t\"dram-fe0\",\t\"mdfs\",\n\t\t      0x100, BIT(24), 0);\nstatic SUNXI_CCU_GATE(dram_fe1_clk,\t\"dram-fe1\",\t\"mdfs\",\n\t\t      0x100, BIT(25), 0);\nstatic SUNXI_CCU_GATE(dram_be0_clk,\t\"dram-be0\",\t\"mdfs\",\n\t\t      0x100, BIT(26), 0);\nstatic SUNXI_CCU_GATE(dram_be1_clk,\t\"dram-be1\",\t\"mdfs\",\n\t\t      0x100, BIT(27), 0);\nstatic SUNXI_CCU_GATE(dram_mp_clk,\t\"dram-mp\",\t\"mdfs\",\n\t\t      0x100, BIT(28), 0);\n\nstatic const char * const de_parents[] = { \"pll-video0\", \"pll-video1\",\n\t\t\t\t\t   \"pll-periph-2x\", \"pll-gpu\",\n\t\t\t\t\t   \"pll9\", \"pll10\" };\nstatic SUNXI_CCU_M_WITH_MUX_GATE(be0_clk, \"be0\", de_parents,\n\t\t\t\t 0x104, 0, 4, 24, 3, BIT(31), 0);\nstatic SUNXI_CCU_M_WITH_MUX_GATE(be1_clk, \"be1\", de_parents,\n\t\t\t\t 0x108, 0, 4, 24, 3, BIT(31), 0);\nstatic SUNXI_CCU_M_WITH_MUX_GATE(fe0_clk, \"fe0\", de_parents,\n\t\t\t\t 0x10c, 0, 4, 24, 3, BIT(31), 0);\nstatic SUNXI_CCU_M_WITH_MUX_GATE(fe1_clk, \"fe1\", de_parents,\n\t\t\t\t 0x110, 0, 4, 24, 3, BIT(31), 0);\n\nstatic const char * const mp_parents[] = { \"pll-video0\", \"pll-video1\",\n\t\t\t\t\t   \"pll9\", \"pll10\" };\nstatic SUNXI_CCU_M_WITH_MUX_GATE(mp_clk, \"mp\", mp_parents,\n\t\t\t\t 0x114, 0, 4, 24, 3, BIT(31), 0);\n\nstatic const char * const lcd_ch0_parents[] = { \"pll-video0\", \"pll-video1\",\n\t\t\t\t\t\t\"pll-video0-2x\",\n\t\t\t\t\t\t\"pll-video1-2x\", \"pll-mipi\" };\nstatic SUNXI_CCU_MUX_WITH_GATE(lcd0_ch0_clk, \"lcd0-ch0\", lcd_ch0_parents,\n\t\t\t       0x118, 24, 2, BIT(31), CLK_SET_RATE_PARENT);\nstatic SUNXI_CCU_MUX_WITH_GATE(lcd1_ch0_clk, \"lcd1-ch0\", lcd_ch0_parents,\n\t\t\t       0x11c, 24, 2, BIT(31), CLK_SET_RATE_PARENT);\n\nstatic const char * const lcd_ch1_parents[] = { \"pll-video0\", \"pll-video1\",\n\t\t\t\t\t\t\"pll-video0-2x\",\n\t\t\t\t\t\t\"pll-video1-2x\" };\nstatic SUNXI_CCU_M_WITH_MUX_GATE(lcd0_ch1_clk, \"lcd0-ch1\", lcd_ch1_parents,\n\t\t\t\t 0x12c, 0, 4, 24, 3, BIT(31),\n\t\t\t\t CLK_SET_RATE_PARENT);\nstatic SUNXI_CCU_M_WITH_MUX_GATE(lcd1_ch1_clk, \"lcd1-ch1\", lcd_ch1_parents,\n\t\t\t\t 0x130, 0, 4, 24, 3, BIT(31),\n\t\t\t\t CLK_SET_RATE_PARENT);\n\nstatic const char * const csi_sclk_parents[] = { \"pll-video0\", \"pll-video1\",\n\t\t\t\t\t\t \"pll9\", \"pll10\", \"pll-mipi\",\n\t\t\t\t\t\t \"pll-ve\" };\nstatic SUNXI_CCU_M_WITH_MUX_GATE(csi0_sclk_clk, \"csi0-sclk\", csi_sclk_parents,\n\t\t\t\t 0x134, 16, 4, 24, 3, BIT(31), 0);\n\nstatic const char * const csi_mclk_parents[] = { \"pll-video0\", \"pll-video1\",\n\t\t\t\t\t\t \"osc24M\" };\nstatic const u8 csi_mclk_table[] = { 0, 1, 5 };\nstatic struct ccu_div csi0_mclk_clk = {\n\t.enable\t\t= BIT(15),\n\t.div\t\t= _SUNXI_CCU_DIV(0, 4),\n\t.mux\t\t= _SUNXI_CCU_MUX_TABLE(8, 3, csi_mclk_table),\n\t.common\t\t= {\n\t\t.reg\t\t= 0x134,\n\t\t.hw.init\t= CLK_HW_INIT_PARENTS(\"csi0-mclk\",\n\t\t\t\t\t\t      csi_mclk_parents,\n\t\t\t\t\t\t      &ccu_div_ops,\n\t\t\t\t\t\t      0),\n\t},\n};\n\nstatic struct ccu_div csi1_mclk_clk = {\n\t.enable\t\t= BIT(15),\n\t.div\t\t= _SUNXI_CCU_DIV(0, 4),\n\t.mux\t\t= _SUNXI_CCU_MUX_TABLE(8, 3, csi_mclk_table),\n\t.common\t\t= {\n\t\t.reg\t\t= 0x138,\n\t\t.hw.init\t= CLK_HW_INIT_PARENTS(\"csi1-mclk\",\n\t\t\t\t\t\t      csi_mclk_parents,\n\t\t\t\t\t\t      &ccu_div_ops,\n\t\t\t\t\t\t      0),\n\t},\n};\n\nstatic SUNXI_CCU_M_WITH_GATE(ve_clk, \"ve\", \"pll-ve\",\n\t\t\t     0x13c, 16, 3, BIT(31), 0);\n\nstatic SUNXI_CCU_GATE(codec_clk,\t\"codec\",\t\"pll-audio\",\n\t\t      0x140, BIT(31), CLK_SET_RATE_PARENT);\nstatic SUNXI_CCU_GATE(avs_clk,\t\t\"avs\",\t\t\"osc24M\",\n\t\t      0x144, BIT(31), 0);\nstatic SUNXI_CCU_GATE(digital_mic_clk,\t\"digital-mic\",\t\"pll-audio\",\n\t\t      0x148, BIT(31), CLK_SET_RATE_PARENT);\n\nstatic SUNXI_CCU_M_WITH_MUX_GATE(hdmi_clk, \"hdmi\", lcd_ch1_parents,\n\t\t\t\t 0x150, 0, 4, 24, 2, BIT(31),\n\t\t\t\t CLK_SET_RATE_PARENT);\n\nstatic SUNXI_CCU_GATE(hdmi_ddc_clk, \"ddc\", \"osc24M\", 0x150, BIT(30), 0);\n\nstatic SUNXI_CCU_GATE(ps_clk, \"ps\", \"lcd1-ch1\", 0x140, BIT(31), 0);\n\nstatic const char * const mbus_parents[] = { \"osc24M\", \"pll-periph\",\n\t\t\t\t\t     \"pll-ddr\" };\nstatic SUNXI_CCU_MP_WITH_MUX_GATE(mbus0_clk, \"mbus0\", mbus_parents, 0x15c,\n\t\t\t\t  0, 3,\t\t \n\t\t\t\t  16, 2,\t \n\t\t\t\t  24, 2,\t \n\t\t\t\t  BIT(31),\t \n\t\t\t\t  CLK_IS_CRITICAL);\n\nstatic SUNXI_CCU_MP_WITH_MUX_GATE(mbus1_clk, \"mbus1\", mbus_parents, 0x160,\n\t\t\t\t  0, 3,\t\t \n\t\t\t\t  16, 2,\t \n\t\t\t\t  24, 2,\t \n\t\t\t\t  BIT(31),\t \n\t\t\t\t  CLK_IS_CRITICAL);\n\nstatic SUNXI_CCU_M_WITH_MUX_GATE(mipi_dsi_clk, \"mipi-dsi\", lcd_ch1_parents,\n\t\t\t\t 0x168, 16, 3, 24, 2, BIT(31),\n\t\t\t\t CLK_SET_RATE_PARENT);\nstatic SUNXI_CCU_M_WITH_MUX_GATE(mipi_dsi_dphy_clk, \"mipi-dsi-dphy\",\n\t\t\t\t lcd_ch1_parents, 0x168, 0, 3, 8, 2,\n\t\t\t\t BIT(15), CLK_SET_RATE_PARENT);\nstatic SUNXI_CCU_M_WITH_MUX_GATE(mipi_csi_dphy_clk, \"mipi-csi-dphy\",\n\t\t\t\t lcd_ch1_parents, 0x16c, 0, 3, 8, 2,\n\t\t\t\t BIT(15), 0);\n\nstatic SUNXI_CCU_M_WITH_MUX_GATE(iep_drc0_clk, \"iep-drc0\", de_parents,\n\t\t\t\t 0x180, 0, 3, 24, 2, BIT(31), 0);\nstatic SUNXI_CCU_M_WITH_MUX_GATE(iep_drc1_clk, \"iep-drc1\", de_parents,\n\t\t\t\t 0x184, 0, 3, 24, 2, BIT(31), 0);\nstatic SUNXI_CCU_M_WITH_MUX_GATE(iep_deu0_clk, \"iep-deu0\", de_parents,\n\t\t\t\t 0x188, 0, 3, 24, 2, BIT(31), 0);\nstatic SUNXI_CCU_M_WITH_MUX_GATE(iep_deu1_clk, \"iep-deu1\", de_parents,\n\t\t\t\t 0x18c, 0, 3, 24, 2, BIT(31), 0);\n\nstatic const char * const gpu_parents[] = { \"pll-gpu\", \"pll-periph-2x\",\n\t\t\t\t\t    \"pll-video0\", \"pll-video1\",\n\t\t\t\t\t    \"pll9\", \"pll10\" };\nstatic const struct ccu_mux_fixed_prediv gpu_predivs[] = {\n\t{ .index = 1, .div = 3, },\n};\n\nstatic struct ccu_div gpu_core_clk = {\n\t.enable\t\t= BIT(31),\n\t.div\t\t= _SUNXI_CCU_DIV(0, 3),\n\t.mux\t\t= {\n\t\t.shift\t\t= 24,\n\t\t.width\t\t= 3,\n\t\t.fixed_predivs\t= gpu_predivs,\n\t\t.n_predivs\t= ARRAY_SIZE(gpu_predivs),\n\t},\n\t.common\t\t= {\n\t\t.reg\t\t= 0x1a0,\n\t\t.features\t= CCU_FEATURE_FIXED_PREDIV,\n\t\t.hw.init\t= CLK_HW_INIT_PARENTS(\"gpu-core\",\n\t\t\t\t\t\t      gpu_parents,\n\t\t\t\t\t\t      &ccu_div_ops,\n\t\t\t\t\t\t      0),\n\t},\n};\n\nstatic struct ccu_div gpu_memory_clk = {\n\t.enable\t\t= BIT(31),\n\t.div\t\t= _SUNXI_CCU_DIV(0, 3),\n\t.mux\t\t= {\n\t\t.shift\t\t= 24,\n\t\t.width\t\t= 3,\n\t\t.fixed_predivs\t= gpu_predivs,\n\t\t.n_predivs\t= ARRAY_SIZE(gpu_predivs),\n\t},\n\t.common\t\t= {\n\t\t.reg\t\t= 0x1a4,\n\t\t.features\t= CCU_FEATURE_FIXED_PREDIV,\n\t\t.hw.init\t= CLK_HW_INIT_PARENTS(\"gpu-memory\",\n\t\t\t\t\t\t      gpu_parents,\n\t\t\t\t\t\t      &ccu_div_ops,\n\t\t\t\t\t\t      0),\n\t},\n};\n\nstatic struct ccu_div gpu_hyd_clk = {\n\t.enable\t\t= BIT(31),\n\t.div\t\t= _SUNXI_CCU_DIV(0, 3),\n\t.mux\t\t= {\n\t\t.shift\t\t= 24,\n\t\t.width\t\t= 3,\n\t\t.fixed_predivs\t= gpu_predivs,\n\t\t.n_predivs\t= ARRAY_SIZE(gpu_predivs),\n\t},\n\t.common\t\t= {\n\t\t.reg\t\t= 0x1a8,\n\t\t.features\t= CCU_FEATURE_FIXED_PREDIV,\n\t\t.hw.init\t= CLK_HW_INIT_PARENTS(\"gpu-hyd\",\n\t\t\t\t\t\t      gpu_parents,\n\t\t\t\t\t\t      &ccu_div_ops,\n\t\t\t\t\t\t      0),\n\t},\n};\n\nstatic SUNXI_CCU_M_WITH_MUX_GATE(ats_clk, \"ats\", mod0_default_parents, 0x1b0,\n\t\t\t\t 0, 3,\t\t \n\t\t\t\t 24, 2,\t\t \n\t\t\t\t BIT(31),\t \n\t\t\t\t 0);\n\nstatic SUNXI_CCU_M_WITH_MUX_GATE(trace_clk, \"trace\", mod0_default_parents,\n\t\t\t\t 0x1b0,\n\t\t\t\t 0, 3,\t\t \n\t\t\t\t 24, 2,\t\t \n\t\t\t\t BIT(31),\t \n\t\t\t\t 0);\n\nstatic const char * const clk_out_parents[] = { \"osc24M\", \"osc32k\", \"osc24M\",\n\t\t\t\t\t\t\"axi\", \"ahb1\" };\nstatic const u8 clk_out_table[] = { 0, 1, 2, 11, 13 };\n\nstatic const struct ccu_mux_fixed_prediv clk_out_predivs[] = {\n\t{ .index = 0, .div = 750, },\n\t{ .index = 3, .div = 4, },\n\t{ .index = 4, .div = 4, },\n};\n\nstatic struct ccu_mp out_a_clk = {\n\t.enable\t\t= BIT(31),\n\t.m\t\t= _SUNXI_CCU_DIV(8, 5),\n\t.p\t\t= _SUNXI_CCU_DIV(20, 2),\n\t.mux\t\t= {\n\t\t.shift\t\t= 24,\n\t\t.width\t\t= 4,\n\t\t.table\t\t= clk_out_table,\n\t\t.fixed_predivs\t= clk_out_predivs,\n\t\t.n_predivs\t= ARRAY_SIZE(clk_out_predivs),\n\t},\n\t.common\t\t= {\n\t\t.reg\t\t= 0x300,\n\t\t.features\t= CCU_FEATURE_FIXED_PREDIV,\n\t\t.hw.init\t= CLK_HW_INIT_PARENTS(\"out-a\",\n\t\t\t\t\t\t      clk_out_parents,\n\t\t\t\t\t\t      &ccu_mp_ops,\n\t\t\t\t\t\t      0),\n\t},\n};\n\nstatic struct ccu_mp out_b_clk = {\n\t.enable\t\t= BIT(31),\n\t.m\t\t= _SUNXI_CCU_DIV(8, 5),\n\t.p\t\t= _SUNXI_CCU_DIV(20, 2),\n\t.mux\t\t= {\n\t\t.shift\t\t= 24,\n\t\t.width\t\t= 4,\n\t\t.table\t\t= clk_out_table,\n\t\t.fixed_predivs\t= clk_out_predivs,\n\t\t.n_predivs\t= ARRAY_SIZE(clk_out_predivs),\n\t},\n\t.common\t\t= {\n\t\t.reg\t\t= 0x304,\n\t\t.features\t= CCU_FEATURE_FIXED_PREDIV,\n\t\t.hw.init\t= CLK_HW_INIT_PARENTS(\"out-b\",\n\t\t\t\t\t\t      clk_out_parents,\n\t\t\t\t\t\t      &ccu_mp_ops,\n\t\t\t\t\t\t      0),\n\t},\n};\n\nstatic struct ccu_mp out_c_clk = {\n\t.enable\t\t= BIT(31),\n\t.m\t\t= _SUNXI_CCU_DIV(8, 5),\n\t.p\t\t= _SUNXI_CCU_DIV(20, 2),\n\t.mux\t\t= {\n\t\t.shift\t\t= 24,\n\t\t.width\t\t= 4,\n\t\t.table\t\t= clk_out_table,\n\t\t.fixed_predivs\t= clk_out_predivs,\n\t\t.n_predivs\t= ARRAY_SIZE(clk_out_predivs),\n\t},\n\t.common\t\t= {\n\t\t.reg\t\t= 0x308,\n\t\t.features\t= CCU_FEATURE_FIXED_PREDIV,\n\t\t.hw.init\t= CLK_HW_INIT_PARENTS(\"out-c\",\n\t\t\t\t\t\t      clk_out_parents,\n\t\t\t\t\t\t      &ccu_mp_ops,\n\t\t\t\t\t\t      0),\n\t},\n};\n\nstatic struct ccu_common *sun6i_a31_ccu_clks[] = {\n\t&pll_cpu_clk.common,\n\t&pll_audio_base_clk.common,\n\t&pll_video0_clk.common,\n\t&pll_ve_clk.common,\n\t&pll_ddr_clk.common,\n\t&pll_periph_clk.common,\n\t&pll_video1_clk.common,\n\t&pll_gpu_clk.common,\n\t&pll_mipi_clk.common,\n\t&pll9_clk.common,\n\t&pll10_clk.common,\n\t&cpu_clk.common,\n\t&axi_clk.common,\n\t&ahb1_clk.common,\n\t&apb1_clk.common,\n\t&apb2_clk.common,\n\t&ahb1_mipidsi_clk.common,\n\t&ahb1_ss_clk.common,\n\t&ahb1_dma_clk.common,\n\t&ahb1_mmc0_clk.common,\n\t&ahb1_mmc1_clk.common,\n\t&ahb1_mmc2_clk.common,\n\t&ahb1_mmc3_clk.common,\n\t&ahb1_nand1_clk.common,\n\t&ahb1_nand0_clk.common,\n\t&ahb1_sdram_clk.common,\n\t&ahb1_emac_clk.common,\n\t&ahb1_ts_clk.common,\n\t&ahb1_hstimer_clk.common,\n\t&ahb1_spi0_clk.common,\n\t&ahb1_spi1_clk.common,\n\t&ahb1_spi2_clk.common,\n\t&ahb1_spi3_clk.common,\n\t&ahb1_otg_clk.common,\n\t&ahb1_ehci0_clk.common,\n\t&ahb1_ehci1_clk.common,\n\t&ahb1_ohci0_clk.common,\n\t&ahb1_ohci1_clk.common,\n\t&ahb1_ohci2_clk.common,\n\t&ahb1_ve_clk.common,\n\t&ahb1_lcd0_clk.common,\n\t&ahb1_lcd1_clk.common,\n\t&ahb1_csi_clk.common,\n\t&ahb1_hdmi_clk.common,\n\t&ahb1_be0_clk.common,\n\t&ahb1_be1_clk.common,\n\t&ahb1_fe0_clk.common,\n\t&ahb1_fe1_clk.common,\n\t&ahb1_mp_clk.common,\n\t&ahb1_gpu_clk.common,\n\t&ahb1_deu0_clk.common,\n\t&ahb1_deu1_clk.common,\n\t&ahb1_drc0_clk.common,\n\t&ahb1_drc1_clk.common,\n\t&apb1_codec_clk.common,\n\t&apb1_spdif_clk.common,\n\t&apb1_digital_mic_clk.common,\n\t&apb1_pio_clk.common,\n\t&apb1_daudio0_clk.common,\n\t&apb1_daudio1_clk.common,\n\t&apb2_i2c0_clk.common,\n\t&apb2_i2c1_clk.common,\n\t&apb2_i2c2_clk.common,\n\t&apb2_i2c3_clk.common,\n\t&apb2_uart0_clk.common,\n\t&apb2_uart1_clk.common,\n\t&apb2_uart2_clk.common,\n\t&apb2_uart3_clk.common,\n\t&apb2_uart4_clk.common,\n\t&apb2_uart5_clk.common,\n\t&nand0_clk.common,\n\t&nand1_clk.common,\n\t&mmc0_clk.common,\n\t&mmc0_sample_clk.common,\n\t&mmc0_output_clk.common,\n\t&mmc1_clk.common,\n\t&mmc1_sample_clk.common,\n\t&mmc1_output_clk.common,\n\t&mmc2_clk.common,\n\t&mmc2_sample_clk.common,\n\t&mmc2_output_clk.common,\n\t&mmc3_clk.common,\n\t&mmc3_sample_clk.common,\n\t&mmc3_output_clk.common,\n\t&ts_clk.common,\n\t&ss_clk.common,\n\t&spi0_clk.common,\n\t&spi1_clk.common,\n\t&spi2_clk.common,\n\t&spi3_clk.common,\n\t&daudio0_clk.common,\n\t&daudio1_clk.common,\n\t&spdif_clk.common,\n\t&usb_phy0_clk.common,\n\t&usb_phy1_clk.common,\n\t&usb_phy2_clk.common,\n\t&usb_ohci0_clk.common,\n\t&usb_ohci1_clk.common,\n\t&usb_ohci2_clk.common,\n\t&mdfs_clk.common,\n\t&sdram0_clk.common,\n\t&sdram1_clk.common,\n\t&dram_ve_clk.common,\n\t&dram_csi_isp_clk.common,\n\t&dram_ts_clk.common,\n\t&dram_drc0_clk.common,\n\t&dram_drc1_clk.common,\n\t&dram_deu0_clk.common,\n\t&dram_deu1_clk.common,\n\t&dram_fe0_clk.common,\n\t&dram_fe1_clk.common,\n\t&dram_be0_clk.common,\n\t&dram_be1_clk.common,\n\t&dram_mp_clk.common,\n\t&be0_clk.common,\n\t&be1_clk.common,\n\t&fe0_clk.common,\n\t&fe1_clk.common,\n\t&mp_clk.common,\n\t&lcd0_ch0_clk.common,\n\t&lcd1_ch0_clk.common,\n\t&lcd0_ch1_clk.common,\n\t&lcd1_ch1_clk.common,\n\t&csi0_sclk_clk.common,\n\t&csi0_mclk_clk.common,\n\t&csi1_mclk_clk.common,\n\t&ve_clk.common,\n\t&codec_clk.common,\n\t&avs_clk.common,\n\t&digital_mic_clk.common,\n\t&hdmi_clk.common,\n\t&hdmi_ddc_clk.common,\n\t&ps_clk.common,\n\t&mbus0_clk.common,\n\t&mbus1_clk.common,\n\t&mipi_dsi_clk.common,\n\t&mipi_dsi_dphy_clk.common,\n\t&mipi_csi_dphy_clk.common,\n\t&iep_drc0_clk.common,\n\t&iep_drc1_clk.common,\n\t&iep_deu0_clk.common,\n\t&iep_deu1_clk.common,\n\t&gpu_core_clk.common,\n\t&gpu_memory_clk.common,\n\t&gpu_hyd_clk.common,\n\t&ats_clk.common,\n\t&trace_clk.common,\n\t&out_a_clk.common,\n\t&out_b_clk.common,\n\t&out_c_clk.common,\n};\n\nstatic const struct clk_hw *clk_parent_pll_audio[] = {\n\t&pll_audio_base_clk.common.hw\n};\n\n \nstatic CLK_FIXED_FACTOR_HWS(pll_audio_clk, \"pll-audio\",\n\t\t\t    clk_parent_pll_audio,\n\t\t\t    1, 1, CLK_SET_RATE_PARENT);\nstatic CLK_FIXED_FACTOR_HWS(pll_audio_2x_clk, \"pll-audio-2x\",\n\t\t\t    clk_parent_pll_audio,\n\t\t\t    2, 1, CLK_SET_RATE_PARENT);\nstatic CLK_FIXED_FACTOR_HWS(pll_audio_4x_clk, \"pll-audio-4x\",\n\t\t\t    clk_parent_pll_audio,\n\t\t\t    1, 1, CLK_SET_RATE_PARENT);\nstatic CLK_FIXED_FACTOR_HWS(pll_audio_8x_clk, \"pll-audio-8x\",\n\t\t\t    clk_parent_pll_audio,\n\t\t\t    1, 2, CLK_SET_RATE_PARENT);\nstatic CLK_FIXED_FACTOR_HW(pll_periph_2x_clk, \"pll-periph-2x\",\n\t\t\t   &pll_periph_clk.common.hw,\n\t\t\t   1, 2, 0);\nstatic CLK_FIXED_FACTOR_HW(pll_video0_2x_clk, \"pll-video0-2x\",\n\t\t\t   &pll_video0_clk.common.hw,\n\t\t\t   1, 2, CLK_SET_RATE_PARENT);\nstatic CLK_FIXED_FACTOR_HW(pll_video1_2x_clk, \"pll-video1-2x\",\n\t\t\t   &pll_video1_clk.common.hw,\n\t\t\t   1, 2, CLK_SET_RATE_PARENT);\n\nstatic struct clk_hw_onecell_data sun6i_a31_hw_clks = {\n\t.hws\t= {\n\t\t[CLK_PLL_CPU]\t\t= &pll_cpu_clk.common.hw,\n\t\t[CLK_PLL_AUDIO_BASE]\t= &pll_audio_base_clk.common.hw,\n\t\t[CLK_PLL_AUDIO]\t\t= &pll_audio_clk.hw,\n\t\t[CLK_PLL_AUDIO_2X]\t= &pll_audio_2x_clk.hw,\n\t\t[CLK_PLL_AUDIO_4X]\t= &pll_audio_4x_clk.hw,\n\t\t[CLK_PLL_AUDIO_8X]\t= &pll_audio_8x_clk.hw,\n\t\t[CLK_PLL_VIDEO0]\t= &pll_video0_clk.common.hw,\n\t\t[CLK_PLL_VIDEO0_2X]\t= &pll_video0_2x_clk.hw,\n\t\t[CLK_PLL_VE]\t\t= &pll_ve_clk.common.hw,\n\t\t[CLK_PLL_DDR]\t\t= &pll_ddr_clk.common.hw,\n\t\t[CLK_PLL_PERIPH]\t= &pll_periph_clk.common.hw,\n\t\t[CLK_PLL_PERIPH_2X]\t= &pll_periph_2x_clk.hw,\n\t\t[CLK_PLL_VIDEO1]\t= &pll_video1_clk.common.hw,\n\t\t[CLK_PLL_VIDEO1_2X]\t= &pll_video1_2x_clk.hw,\n\t\t[CLK_PLL_GPU]\t\t= &pll_gpu_clk.common.hw,\n\t\t[CLK_PLL_MIPI]\t\t= &pll_mipi_clk.common.hw,\n\t\t[CLK_PLL9]\t\t= &pll9_clk.common.hw,\n\t\t[CLK_PLL10]\t\t= &pll10_clk.common.hw,\n\t\t[CLK_CPU]\t\t= &cpu_clk.common.hw,\n\t\t[CLK_AXI]\t\t= &axi_clk.common.hw,\n\t\t[CLK_AHB1]\t\t= &ahb1_clk.common.hw,\n\t\t[CLK_APB1]\t\t= &apb1_clk.common.hw,\n\t\t[CLK_APB2]\t\t= &apb2_clk.common.hw,\n\t\t[CLK_AHB1_MIPIDSI]\t= &ahb1_mipidsi_clk.common.hw,\n\t\t[CLK_AHB1_SS]\t\t= &ahb1_ss_clk.common.hw,\n\t\t[CLK_AHB1_DMA]\t\t= &ahb1_dma_clk.common.hw,\n\t\t[CLK_AHB1_MMC0]\t\t= &ahb1_mmc0_clk.common.hw,\n\t\t[CLK_AHB1_MMC1]\t\t= &ahb1_mmc1_clk.common.hw,\n\t\t[CLK_AHB1_MMC2]\t\t= &ahb1_mmc2_clk.common.hw,\n\t\t[CLK_AHB1_MMC3]\t\t= &ahb1_mmc3_clk.common.hw,\n\t\t[CLK_AHB1_NAND1]\t= &ahb1_nand1_clk.common.hw,\n\t\t[CLK_AHB1_NAND0]\t= &ahb1_nand0_clk.common.hw,\n\t\t[CLK_AHB1_SDRAM]\t= &ahb1_sdram_clk.common.hw,\n\t\t[CLK_AHB1_EMAC]\t\t= &ahb1_emac_clk.common.hw,\n\t\t[CLK_AHB1_TS]\t\t= &ahb1_ts_clk.common.hw,\n\t\t[CLK_AHB1_HSTIMER]\t= &ahb1_hstimer_clk.common.hw,\n\t\t[CLK_AHB1_SPI0]\t\t= &ahb1_spi0_clk.common.hw,\n\t\t[CLK_AHB1_SPI1]\t\t= &ahb1_spi1_clk.common.hw,\n\t\t[CLK_AHB1_SPI2]\t\t= &ahb1_spi2_clk.common.hw,\n\t\t[CLK_AHB1_SPI3]\t\t= &ahb1_spi3_clk.common.hw,\n\t\t[CLK_AHB1_OTG]\t\t= &ahb1_otg_clk.common.hw,\n\t\t[CLK_AHB1_EHCI0]\t= &ahb1_ehci0_clk.common.hw,\n\t\t[CLK_AHB1_EHCI1]\t= &ahb1_ehci1_clk.common.hw,\n\t\t[CLK_AHB1_OHCI0]\t= &ahb1_ohci0_clk.common.hw,\n\t\t[CLK_AHB1_OHCI1]\t= &ahb1_ohci1_clk.common.hw,\n\t\t[CLK_AHB1_OHCI2]\t= &ahb1_ohci2_clk.common.hw,\n\t\t[CLK_AHB1_VE]\t\t= &ahb1_ve_clk.common.hw,\n\t\t[CLK_AHB1_LCD0]\t\t= &ahb1_lcd0_clk.common.hw,\n\t\t[CLK_AHB1_LCD1]\t\t= &ahb1_lcd1_clk.common.hw,\n\t\t[CLK_AHB1_CSI]\t\t= &ahb1_csi_clk.common.hw,\n\t\t[CLK_AHB1_HDMI]\t\t= &ahb1_hdmi_clk.common.hw,\n\t\t[CLK_AHB1_BE0]\t\t= &ahb1_be0_clk.common.hw,\n\t\t[CLK_AHB1_BE1]\t\t= &ahb1_be1_clk.common.hw,\n\t\t[CLK_AHB1_FE0]\t\t= &ahb1_fe0_clk.common.hw,\n\t\t[CLK_AHB1_FE1]\t\t= &ahb1_fe1_clk.common.hw,\n\t\t[CLK_AHB1_MP]\t\t= &ahb1_mp_clk.common.hw,\n\t\t[CLK_AHB1_GPU]\t\t= &ahb1_gpu_clk.common.hw,\n\t\t[CLK_AHB1_DEU0]\t\t= &ahb1_deu0_clk.common.hw,\n\t\t[CLK_AHB1_DEU1]\t\t= &ahb1_deu1_clk.common.hw,\n\t\t[CLK_AHB1_DRC0]\t\t= &ahb1_drc0_clk.common.hw,\n\t\t[CLK_AHB1_DRC1]\t\t= &ahb1_drc1_clk.common.hw,\n\t\t[CLK_APB1_CODEC]\t= &apb1_codec_clk.common.hw,\n\t\t[CLK_APB1_SPDIF]\t= &apb1_spdif_clk.common.hw,\n\t\t[CLK_APB1_DIGITAL_MIC]\t= &apb1_digital_mic_clk.common.hw,\n\t\t[CLK_APB1_PIO]\t\t= &apb1_pio_clk.common.hw,\n\t\t[CLK_APB1_DAUDIO0]\t= &apb1_daudio0_clk.common.hw,\n\t\t[CLK_APB1_DAUDIO1]\t= &apb1_daudio1_clk.common.hw,\n\t\t[CLK_APB2_I2C0]\t\t= &apb2_i2c0_clk.common.hw,\n\t\t[CLK_APB2_I2C1]\t\t= &apb2_i2c1_clk.common.hw,\n\t\t[CLK_APB2_I2C2]\t\t= &apb2_i2c2_clk.common.hw,\n\t\t[CLK_APB2_I2C3]\t\t= &apb2_i2c3_clk.common.hw,\n\t\t[CLK_APB2_UART0]\t= &apb2_uart0_clk.common.hw,\n\t\t[CLK_APB2_UART1]\t= &apb2_uart1_clk.common.hw,\n\t\t[CLK_APB2_UART2]\t= &apb2_uart2_clk.common.hw,\n\t\t[CLK_APB2_UART3]\t= &apb2_uart3_clk.common.hw,\n\t\t[CLK_APB2_UART4]\t= &apb2_uart4_clk.common.hw,\n\t\t[CLK_APB2_UART5]\t= &apb2_uart5_clk.common.hw,\n\t\t[CLK_NAND0]\t\t= &nand0_clk.common.hw,\n\t\t[CLK_NAND1]\t\t= &nand1_clk.common.hw,\n\t\t[CLK_MMC0]\t\t= &mmc0_clk.common.hw,\n\t\t[CLK_MMC0_SAMPLE]\t= &mmc0_sample_clk.common.hw,\n\t\t[CLK_MMC0_OUTPUT]\t= &mmc0_output_clk.common.hw,\n\t\t[CLK_MMC1]\t\t= &mmc1_clk.common.hw,\n\t\t[CLK_MMC1_SAMPLE]\t= &mmc1_sample_clk.common.hw,\n\t\t[CLK_MMC1_OUTPUT]\t= &mmc1_output_clk.common.hw,\n\t\t[CLK_MMC2]\t\t= &mmc2_clk.common.hw,\n\t\t[CLK_MMC2_SAMPLE]\t= &mmc2_sample_clk.common.hw,\n\t\t[CLK_MMC2_OUTPUT]\t= &mmc2_output_clk.common.hw,\n\t\t[CLK_MMC3]\t\t= &mmc3_clk.common.hw,\n\t\t[CLK_MMC3_SAMPLE]\t= &mmc3_sample_clk.common.hw,\n\t\t[CLK_MMC3_OUTPUT]\t= &mmc3_output_clk.common.hw,\n\t\t[CLK_TS]\t\t= &ts_clk.common.hw,\n\t\t[CLK_SS]\t\t= &ss_clk.common.hw,\n\t\t[CLK_SPI0]\t\t= &spi0_clk.common.hw,\n\t\t[CLK_SPI1]\t\t= &spi1_clk.common.hw,\n\t\t[CLK_SPI2]\t\t= &spi2_clk.common.hw,\n\t\t[CLK_SPI3]\t\t= &spi3_clk.common.hw,\n\t\t[CLK_DAUDIO0]\t\t= &daudio0_clk.common.hw,\n\t\t[CLK_DAUDIO1]\t\t= &daudio1_clk.common.hw,\n\t\t[CLK_SPDIF]\t\t= &spdif_clk.common.hw,\n\t\t[CLK_USB_PHY0]\t\t= &usb_phy0_clk.common.hw,\n\t\t[CLK_USB_PHY1]\t\t= &usb_phy1_clk.common.hw,\n\t\t[CLK_USB_PHY2]\t\t= &usb_phy2_clk.common.hw,\n\t\t[CLK_USB_OHCI0]\t\t= &usb_ohci0_clk.common.hw,\n\t\t[CLK_USB_OHCI1]\t\t= &usb_ohci1_clk.common.hw,\n\t\t[CLK_USB_OHCI2]\t\t= &usb_ohci2_clk.common.hw,\n\t\t[CLK_MDFS]\t\t= &mdfs_clk.common.hw,\n\t\t[CLK_SDRAM0]\t\t= &sdram0_clk.common.hw,\n\t\t[CLK_SDRAM1]\t\t= &sdram1_clk.common.hw,\n\t\t[CLK_DRAM_VE]\t\t= &dram_ve_clk.common.hw,\n\t\t[CLK_DRAM_CSI_ISP]\t= &dram_csi_isp_clk.common.hw,\n\t\t[CLK_DRAM_TS]\t\t= &dram_ts_clk.common.hw,\n\t\t[CLK_DRAM_DRC0]\t\t= &dram_drc0_clk.common.hw,\n\t\t[CLK_DRAM_DRC1]\t\t= &dram_drc1_clk.common.hw,\n\t\t[CLK_DRAM_DEU0]\t\t= &dram_deu0_clk.common.hw,\n\t\t[CLK_DRAM_DEU1]\t\t= &dram_deu1_clk.common.hw,\n\t\t[CLK_DRAM_FE0]\t\t= &dram_fe0_clk.common.hw,\n\t\t[CLK_DRAM_FE1]\t\t= &dram_fe1_clk.common.hw,\n\t\t[CLK_DRAM_BE0]\t\t= &dram_be0_clk.common.hw,\n\t\t[CLK_DRAM_BE1]\t\t= &dram_be1_clk.common.hw,\n\t\t[CLK_DRAM_MP]\t\t= &dram_mp_clk.common.hw,\n\t\t[CLK_BE0]\t\t= &be0_clk.common.hw,\n\t\t[CLK_BE1]\t\t= &be1_clk.common.hw,\n\t\t[CLK_FE0]\t\t= &fe0_clk.common.hw,\n\t\t[CLK_FE1]\t\t= &fe1_clk.common.hw,\n\t\t[CLK_MP]\t\t= &mp_clk.common.hw,\n\t\t[CLK_LCD0_CH0]\t\t= &lcd0_ch0_clk.common.hw,\n\t\t[CLK_LCD1_CH0]\t\t= &lcd1_ch0_clk.common.hw,\n\t\t[CLK_LCD0_CH1]\t\t= &lcd0_ch1_clk.common.hw,\n\t\t[CLK_LCD1_CH1]\t\t= &lcd1_ch1_clk.common.hw,\n\t\t[CLK_CSI0_SCLK]\t\t= &csi0_sclk_clk.common.hw,\n\t\t[CLK_CSI0_MCLK]\t\t= &csi0_mclk_clk.common.hw,\n\t\t[CLK_CSI1_MCLK]\t\t= &csi1_mclk_clk.common.hw,\n\t\t[CLK_VE]\t\t= &ve_clk.common.hw,\n\t\t[CLK_CODEC]\t\t= &codec_clk.common.hw,\n\t\t[CLK_AVS]\t\t= &avs_clk.common.hw,\n\t\t[CLK_DIGITAL_MIC]\t= &digital_mic_clk.common.hw,\n\t\t[CLK_HDMI]\t\t= &hdmi_clk.common.hw,\n\t\t[CLK_HDMI_DDC]\t\t= &hdmi_ddc_clk.common.hw,\n\t\t[CLK_PS]\t\t= &ps_clk.common.hw,\n\t\t[CLK_MBUS0]\t\t= &mbus0_clk.common.hw,\n\t\t[CLK_MBUS1]\t\t= &mbus1_clk.common.hw,\n\t\t[CLK_MIPI_DSI]\t\t= &mipi_dsi_clk.common.hw,\n\t\t[CLK_MIPI_DSI_DPHY]\t= &mipi_dsi_dphy_clk.common.hw,\n\t\t[CLK_MIPI_CSI_DPHY]\t= &mipi_csi_dphy_clk.common.hw,\n\t\t[CLK_IEP_DRC0]\t\t= &iep_drc0_clk.common.hw,\n\t\t[CLK_IEP_DRC1]\t\t= &iep_drc1_clk.common.hw,\n\t\t[CLK_IEP_DEU0]\t\t= &iep_deu0_clk.common.hw,\n\t\t[CLK_IEP_DEU1]\t\t= &iep_deu1_clk.common.hw,\n\t\t[CLK_GPU_CORE]\t\t= &gpu_core_clk.common.hw,\n\t\t[CLK_GPU_MEMORY]\t= &gpu_memory_clk.common.hw,\n\t\t[CLK_GPU_HYD]\t\t= &gpu_hyd_clk.common.hw,\n\t\t[CLK_ATS]\t\t= &ats_clk.common.hw,\n\t\t[CLK_TRACE]\t\t= &trace_clk.common.hw,\n\t\t[CLK_OUT_A]\t\t= &out_a_clk.common.hw,\n\t\t[CLK_OUT_B]\t\t= &out_b_clk.common.hw,\n\t\t[CLK_OUT_C]\t\t= &out_c_clk.common.hw,\n\t},\n\t.num\t= CLK_NUMBER,\n};\n\nstatic struct ccu_reset_map sun6i_a31_ccu_resets[] = {\n\t[RST_USB_PHY0]\t\t= { 0x0cc, BIT(0) },\n\t[RST_USB_PHY1]\t\t= { 0x0cc, BIT(1) },\n\t[RST_USB_PHY2]\t\t= { 0x0cc, BIT(2) },\n\n\t[RST_AHB1_MIPI_DSI]\t= { 0x2c0, BIT(1) },\n\t[RST_AHB1_SS]\t\t= { 0x2c0, BIT(5) },\n\t[RST_AHB1_DMA]\t\t= { 0x2c0, BIT(6) },\n\t[RST_AHB1_MMC0]\t\t= { 0x2c0, BIT(8) },\n\t[RST_AHB1_MMC1]\t\t= { 0x2c0, BIT(9) },\n\t[RST_AHB1_MMC2]\t\t= { 0x2c0, BIT(10) },\n\t[RST_AHB1_MMC3]\t\t= { 0x2c0, BIT(11) },\n\t[RST_AHB1_NAND1]\t= { 0x2c0, BIT(12) },\n\t[RST_AHB1_NAND0]\t= { 0x2c0, BIT(13) },\n\t[RST_AHB1_SDRAM]\t= { 0x2c0, BIT(14) },\n\t[RST_AHB1_EMAC]\t\t= { 0x2c0, BIT(17) },\n\t[RST_AHB1_TS]\t\t= { 0x2c0, BIT(18) },\n\t[RST_AHB1_HSTIMER]\t= { 0x2c0, BIT(19) },\n\t[RST_AHB1_SPI0]\t\t= { 0x2c0, BIT(20) },\n\t[RST_AHB1_SPI1]\t\t= { 0x2c0, BIT(21) },\n\t[RST_AHB1_SPI2]\t\t= { 0x2c0, BIT(22) },\n\t[RST_AHB1_SPI3]\t\t= { 0x2c0, BIT(23) },\n\t[RST_AHB1_OTG]\t\t= { 0x2c0, BIT(24) },\n\t[RST_AHB1_EHCI0]\t= { 0x2c0, BIT(26) },\n\t[RST_AHB1_EHCI1]\t= { 0x2c0, BIT(27) },\n\t[RST_AHB1_OHCI0]\t= { 0x2c0, BIT(29) },\n\t[RST_AHB1_OHCI1]\t= { 0x2c0, BIT(30) },\n\t[RST_AHB1_OHCI2]\t= { 0x2c0, BIT(31) },\n\n\t[RST_AHB1_VE]\t\t= { 0x2c4, BIT(0) },\n\t[RST_AHB1_LCD0]\t\t= { 0x2c4, BIT(4) },\n\t[RST_AHB1_LCD1]\t\t= { 0x2c4, BIT(5) },\n\t[RST_AHB1_CSI]\t\t= { 0x2c4, BIT(8) },\n\t[RST_AHB1_HDMI]\t\t= { 0x2c4, BIT(11) },\n\t[RST_AHB1_BE0]\t\t= { 0x2c4, BIT(12) },\n\t[RST_AHB1_BE1]\t\t= { 0x2c4, BIT(13) },\n\t[RST_AHB1_FE0]\t\t= { 0x2c4, BIT(14) },\n\t[RST_AHB1_FE1]\t\t= { 0x2c4, BIT(15) },\n\t[RST_AHB1_MP]\t\t= { 0x2c4, BIT(18) },\n\t[RST_AHB1_GPU]\t\t= { 0x2c4, BIT(20) },\n\t[RST_AHB1_DEU0]\t\t= { 0x2c4, BIT(23) },\n\t[RST_AHB1_DEU1]\t\t= { 0x2c4, BIT(24) },\n\t[RST_AHB1_DRC0]\t\t= { 0x2c4, BIT(25) },\n\t[RST_AHB1_DRC1]\t\t= { 0x2c4, BIT(26) },\n\t[RST_AHB1_LVDS]\t\t= { 0x2c8, BIT(0) },\n\n\t[RST_APB1_CODEC]\t= { 0x2d0, BIT(0) },\n\t[RST_APB1_SPDIF]\t= { 0x2d0, BIT(1) },\n\t[RST_APB1_DIGITAL_MIC]\t= { 0x2d0, BIT(4) },\n\t[RST_APB1_DAUDIO0]\t= { 0x2d0, BIT(12) },\n\t[RST_APB1_DAUDIO1]\t= { 0x2d0, BIT(13) },\n\n\t[RST_APB2_I2C0]\t\t= { 0x2d8, BIT(0) },\n\t[RST_APB2_I2C1]\t\t= { 0x2d8, BIT(1) },\n\t[RST_APB2_I2C2]\t\t= { 0x2d8, BIT(2) },\n\t[RST_APB2_I2C3]\t\t= { 0x2d8, BIT(3) },\n\t[RST_APB2_UART0]\t= { 0x2d8, BIT(16) },\n\t[RST_APB2_UART1]\t= { 0x2d8, BIT(17) },\n\t[RST_APB2_UART2]\t= { 0x2d8, BIT(18) },\n\t[RST_APB2_UART3]\t= { 0x2d8, BIT(19) },\n\t[RST_APB2_UART4]\t= { 0x2d8, BIT(20) },\n\t[RST_APB2_UART5]\t= { 0x2d8, BIT(21) },\n};\n\nstatic const struct sunxi_ccu_desc sun6i_a31_ccu_desc = {\n\t.ccu_clks\t= sun6i_a31_ccu_clks,\n\t.num_ccu_clks\t= ARRAY_SIZE(sun6i_a31_ccu_clks),\n\n\t.hw_clks\t= &sun6i_a31_hw_clks,\n\n\t.resets\t\t= sun6i_a31_ccu_resets,\n\t.num_resets\t= ARRAY_SIZE(sun6i_a31_ccu_resets),\n};\n\nstatic struct ccu_mux_nb sun6i_a31_cpu_nb = {\n\t.common\t\t= &cpu_clk.common,\n\t.cm\t\t= &cpu_clk.mux,\n\t.delay_us\t= 1,  \n\t.bypass_index\t= 1,  \n};\n\nstatic int sun6i_a31_ccu_probe(struct platform_device *pdev)\n{\n\tvoid __iomem *reg;\n\tint ret;\n\tu32 val;\n\n\treg = devm_platform_ioremap_resource(pdev, 0);\n\tif (IS_ERR(reg))\n\t\treturn PTR_ERR(reg);\n\n\t \n\tval = readl(reg + SUN6I_A31_PLL_AUDIO_REG);\n\tval &= ~GENMASK(19, 16);\n\twritel(val | (0 << 16), reg + SUN6I_A31_PLL_AUDIO_REG);\n\n\t \n\tval = readl(reg + SUN6I_A31_PLL_MIPI_REG);\n\tval &= BIT(16);\n\twritel(val, reg + SUN6I_A31_PLL_MIPI_REG);\n\n\t \n\tval = readl(reg + SUN6I_A31_AHB1_REG);\n\t \n\tval &= ~GENMASK(7, 6);\n\tval |= 0x2 << 6;\n\t \n\tval &= ~GENMASK(13, 12);\n\tval |= 0x3 << 12;\n\twritel(val, reg + SUN6I_A31_AHB1_REG);\n\n\tret = devm_sunxi_ccu_probe(&pdev->dev, reg, &sun6i_a31_ccu_desc);\n\tif (ret)\n\t\treturn ret;\n\n\tccu_mux_notifier_register(pll_cpu_clk.common.hw.clk,\n\t\t\t\t  &sun6i_a31_cpu_nb);\n\n\treturn 0;\n}\n\nstatic const struct of_device_id sun6i_a31_ccu_ids[] = {\n\t{ .compatible = \"allwinner,sun6i-a31-ccu\" },\n\t{ }\n};\n\nstatic struct platform_driver sun6i_a31_ccu_driver = {\n\t.probe\t= sun6i_a31_ccu_probe,\n\t.driver\t= {\n\t\t.name\t\t\t= \"sun6i-a31-ccu\",\n\t\t.suppress_bind_attrs\t= true,\n\t\t.of_match_table\t\t= sun6i_a31_ccu_ids,\n\t},\n};\nmodule_platform_driver(sun6i_a31_ccu_driver);\n\nMODULE_IMPORT_NS(SUNXI_CCU);\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}