Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/Matthew/Documents/GitHub/16-bit-ALU-mojo/work/planAhead/16-bit-ALU/16-bit-ALU.srcs/sources_1/imports/verilog/shifter_16bit_8.v" into library work
Parsing module <shifter_16bit_8>.
Analyzing Verilog file "C:/Users/Matthew/Documents/GitHub/16-bit-ALU-mojo/work/planAhead/16-bit-ALU/16-bit-ALU.srcs/sources_1/imports/verilog/pipeline_11.v" into library work
Parsing module <pipeline_11>.
Analyzing Verilog file "C:/Users/Matthew/Documents/GitHub/16-bit-ALU-mojo/work/planAhead/16-bit-ALU/16-bit-ALU.srcs/sources_1/imports/verilog/multiply_16bit_10.v" into library work
Parsing module <multiply_16bit_10>.
Analyzing Verilog file "C:/Users/Matthew/Documents/GitHub/16-bit-ALU-mojo/work/planAhead/16-bit-ALU/16-bit-ALU.srcs/sources_1/imports/verilog/compare16bit_9.v" into library work
Parsing module <compare16bit_9>.
Analyzing Verilog file "C:/Users/Matthew/Documents/GitHub/16-bit-ALU-mojo/work/planAhead/16-bit-ALU/16-bit-ALU.srcs/sources_1/imports/verilog/boolean_16bit_7.v" into library work
Parsing module <boolean_16bit_7>.
Analyzing Verilog file "C:/Users/Matthew/Documents/GitHub/16-bit-ALU-mojo/work/planAhead/16-bit-ALU/16-bit-ALU.srcs/sources_1/imports/verilog/adder_16bit_2_6.v" into library work
Parsing module <adder_16bit_2_6>.
Analyzing Verilog file "C:/Users/Matthew/Documents/GitHub/16-bit-ALU-mojo/work/planAhead/16-bit-ALU/16-bit-ALU.srcs/sources_1/imports/verilog/adder_16bit_1_5.v" into library work
Parsing module <adder_16bit_1_5>.
Analyzing Verilog file "C:/Users/Matthew/Documents/GitHub/16-bit-ALU-mojo/work/planAhead/16-bit-ALU/16-bit-ALU.srcs/sources_1/imports/verilog/reset_conditioner_2.v" into library work
Parsing module <reset_conditioner_2>.
Analyzing Verilog file "C:/Users/Matthew/Documents/GitHub/16-bit-ALU-mojo/work/planAhead/16-bit-ALU/16-bit-ALU.srcs/sources_1/imports/verilog/edge_detector_4.v" into library work
Parsing module <edge_detector_4>.
Analyzing Verilog file "C:/Users/Matthew/Documents/GitHub/16-bit-ALU-mojo/work/planAhead/16-bit-ALU/16-bit-ALU.srcs/sources_1/imports/verilog/button_conditioner_3.v" into library work
Parsing module <button_conditioner_3>.
Analyzing Verilog file "C:/Users/Matthew/Documents/GitHub/16-bit-ALU-mojo/work/planAhead/16-bit-ALU/16-bit-ALU.srcs/sources_1/imports/verilog/alu_1.v" into library work
Parsing module <alu_1>.
Analyzing Verilog file "C:/Users/Matthew/Documents/GitHub/16-bit-ALU-mojo/work/planAhead/16-bit-ALU/16-bit-ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <alu_1>.

Elaborating module <adder_16bit_1_5>.

Elaborating module <adder_16bit_2_6>.

Elaborating module <boolean_16bit_7>.

Elaborating module <shifter_16bit_8>.

Elaborating module <compare16bit_9>.

Elaborating module <multiply_16bit_10>.

Elaborating module <reset_conditioner_2>.

Elaborating module <button_conditioner_3>.

Elaborating module <pipeline_11>.

Elaborating module <edge_detector_4>.
WARNING:HDLCompiler:1127 - "C:/Users/Matthew/Documents/GitHub/16-bit-ALU-mojo/work/planAhead/16-bit-ALU/16-bit-ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 61: Assignment to M_edge_dt_out ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:/Users/Matthew/Documents/GitHub/16-bit-ALU-mojo/work/planAhead/16-bit-ALU/16-bit-ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 146: Result of 17-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:/Users/Matthew/Documents/GitHub/16-bit-ALU-mojo/work/planAhead/16-bit-ALU/16-bit-ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 156: Result of 17-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:/Users/Matthew/Documents/GitHub/16-bit-ALU-mojo/work/planAhead/16-bit-ALU/16-bit-ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 166: Result of 17-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:/Users/Matthew/Documents/GitHub/16-bit-ALU-mojo/work/planAhead/16-bit-ALU/16-bit-ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 176: Result of 14-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:/Users/Matthew/Documents/GitHub/16-bit-ALU-mojo/work/planAhead/16-bit-ALU/16-bit-ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 186: Result of 14-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:/Users/Matthew/Documents/GitHub/16-bit-ALU-mojo/work/planAhead/16-bit-ALU/16-bit-ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 196: Result of 14-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:/Users/Matthew/Documents/GitHub/16-bit-ALU-mojo/work/planAhead/16-bit-ALU/16-bit-ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 206: Result of 14-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:/Users/Matthew/Documents/GitHub/16-bit-ALU-mojo/work/planAhead/16-bit-ALU/16-bit-ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 216: Result of 14-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:/Users/Matthew/Documents/GitHub/16-bit-ALU-mojo/work/planAhead/16-bit-ALU/16-bit-ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 226: Result of 14-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:/Users/Matthew/Documents/GitHub/16-bit-ALU-mojo/work/planAhead/16-bit-ALU/16-bit-ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 236: Result of 14-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:/Users/Matthew/Documents/GitHub/16-bit-ALU-mojo/work/planAhead/16-bit-ALU/16-bit-ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 250: Result of 4-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:/Users/Matthew/Documents/GitHub/16-bit-ALU-mojo/work/planAhead/16-bit-ALU/16-bit-ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 292: Result of 11-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:/Users/Matthew/Documents/GitHub/16-bit-ALU-mojo/work/planAhead/16-bit-ALU/16-bit-ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 295: Result of 11-bit expression is truncated to fit in 4-bit target.
WARNING:Xst:2972 - "C:/Users/Matthew/Documents/GitHub/16-bit-ALU-mojo/work/planAhead/16-bit-ALU/16-bit-ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 51. All outputs of instance <btn_cond> of block <button_conditioner_3> are unconnected in block <mojo_top_0>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/Matthew/Documents/GitHub/16-bit-ALU-mojo/work/planAhead/16-bit-ALU/16-bit-ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 58. All outputs of instance <edge_dt> of block <edge_detector_4> are unconnected in block <mojo_top_0>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/Matthew/Documents/GitHub/16-bit-ALU-mojo/work/planAhead/16-bit-ALU/16-bit-ALU.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <io_button<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_dip<23:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Users/Matthew/Documents/GitHub/16-bit-ALU-mojo/work/planAhead/16-bit-ALU/16-bit-ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 58: Output port <out> of the instance <edge_dt> is unconnected or connected to loadless signal.
    Found 5-bit register for signal <M_state_q>.
    Found 28-bit register for signal <M_counter_q>.
    Found finite state machine <FSM_0> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 44                                             |
    | Inputs             | 13                                             |
    | Outputs            | 48                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | M_reset_cond_out (positive)                    |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Power Up State     | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 28-bit adder for signal <M_counter_d> created at line 106.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 87
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 87
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 87
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 87
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 87
    Found 1-bit tristate buffer for signal <avr_rx> created at line 87
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred  31 Multiplexer(s).
	inferred   6 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <alu_1>.
    Related source file is "C:/Users/Matthew/Documents/GitHub/16-bit-ALU-mojo/work/planAhead/16-bit-ALU/16-bit-ALU.srcs/sources_1/imports/verilog/alu_1.v".
    Found 16-bit 4-to-1 multiplexer for signal <s> created at line 11.
    Summary:
	inferred   3 Multiplexer(s).
Unit <alu_1> synthesized.

Synthesizing Unit <adder_16bit_1_5>.
    Related source file is "C:/Users/Matthew/Documents/GitHub/16-bit-ALU-mojo/work/planAhead/16-bit-ALU/16-bit-ALU.srcs/sources_1/imports/verilog/adder_16bit_1_5.v".
    Found 16-bit subtractor for signal <a[15]_b[15]_sub_5_OUT> created at line 22.
    Found 16-bit adder for signal <a[15]_b[15]_add_1_OUT> created at line 19.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 Multiplexer(s).
Unit <adder_16bit_1_5> synthesized.

Synthesizing Unit <adder_16bit_2_6>.
    Related source file is "C:/Users/Matthew/Documents/GitHub/16-bit-ALU-mojo/work/planAhead/16-bit-ALU/16-bit-ALU.srcs/sources_1/imports/verilog/adder_16bit_2_6.v".
WARNING:Xst:647 - Input <a<14:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <b<14:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <adder_16bit_2_6> synthesized.

Synthesizing Unit <boolean_16bit_7>.
    Related source file is "C:/Users/Matthew/Documents/GitHub/16-bit-ALU-mojo/work/planAhead/16-bit-ALU/16-bit-ALU.srcs/sources_1/imports/verilog/boolean_16bit_7.v".
    Summary:
	inferred  13 Multiplexer(s).
Unit <boolean_16bit_7> synthesized.

Synthesizing Unit <shifter_16bit_8>.
    Related source file is "C:/Users/Matthew/Documents/GitHub/16-bit-ALU-mojo/work/planAhead/16-bit-ALU/16-bit-ALU.srcs/sources_1/imports/verilog/shifter_16bit_8.v".
    Found 16-bit shifter logical right for signal <a[15]_b[3]_shift_right_2_OUT> created at line 19
    Found 16-bit shifter logical left for signal <a[15]_b[3]_shift_left_10_OUT> created at line 25
    Summary:
	inferred   4 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <shifter_16bit_8> synthesized.

Synthesizing Unit <compare16bit_9>.
    Related source file is "C:/Users/Matthew/Documents/GitHub/16-bit-ALU-mojo/work/planAhead/16-bit-ALU/16-bit-ALU.srcs/sources_1/imports/verilog/compare16bit_9.v".
WARNING:Xst:647 - Input <alufn<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alufn<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit 4-to-1 multiplexer for signal <s<0>> created at line 12.
    Summary:
	inferred   2 Multiplexer(s).
Unit <compare16bit_9> synthesized.

Synthesizing Unit <multiply_16bit_10>.
    Related source file is "C:/Users/Matthew/Documents/GitHub/16-bit-ALU-mojo/work/planAhead/16-bit-ALU/16-bit-ALU.srcs/sources_1/imports/verilog/multiply_16bit_10.v".
    Found 16x16-bit multiplier for signal <n0003> created at line 16.
    Summary:
	inferred   1 Multiplier(s).
Unit <multiply_16bit_10> synthesized.

Synthesizing Unit <reset_conditioner_2>.
    Related source file is "C:/Users/Matthew/Documents/GitHub/16-bit-ALU-mojo/work/planAhead/16-bit-ALU/16-bit-ALU.srcs/sources_1/imports/verilog/reset_conditioner_2.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_2> synthesized.

Synthesizing Unit <pipeline_11>.
    Related source file is "C:/Users/Matthew/Documents/GitHub/16-bit-ALU-mojo/work/planAhead/16-bit-ALU/16-bit-ALU.srcs/sources_1/imports/verilog/pipeline_11.v".
    Found 1-bit register for signal <M_pipe_q<1>>.
    Found 1-bit register for signal <M_pipe_q<0>>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <pipeline_11> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 2
 16-bit addsub                                         : 1
 28-bit adder                                          : 1
# Registers                                            : 2
 28-bit register                                       : 1
 4-bit register                                        : 1
# Multiplexers                                         : 57
 1-bit 2-to-1 multiplexer                              : 13
 1-bit 4-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 40
 16-bit 4-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 2
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 16-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <mojo_top_0>.
The following registers are absorbed into counter <M_counter_q>: 1 register on signal <M_counter_q>.
Unit <mojo_top_0> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 1
 16-bit addsub                                         : 1
# Counters                                             : 1
 28-bit up counter                                     : 1
# Registers                                            : 4
 Flip-Flops                                            : 4
# Multiplexers                                         : 57
 1-bit 2-to-1 multiplexer                              : 13
 1-bit 4-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 40
 16-bit 4-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 2
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# FSMs                                                 : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <M_state_q[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 00001 | 00001
 10010 | 10010
 00010 | 00010
 00011 | 00011
 00100 | 00100
 00101 | 00101
 00110 | 00110
 00111 | 00111
 01000 | 01000
 01001 | 01001
 01010 | 01010
 01011 | 01011
 01100 | 01100
 01101 | 01101
 10011 | 10011
-------------------
WARNING:Xst:2677 - Node <M_counter_q_26> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <M_counter_q_27> of sequential type is unconnected in block <mojo_top_0>.

Optimizing unit <mojo_top_0> ...

Optimizing unit <alu_1> ...
WARNING:Xst:1293 - FF/Latch <M_state_q_FSM_FFd2> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 5.

Final Macro Processing ...

Processing Unit <mojo_top_0> :
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <reset_cond/M_stage_q_3> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 34
 Flip-Flops                                            : 34

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 380
#      GND                         : 3
#      INV                         : 2
#      LUT1                        : 25
#      LUT2                        : 4
#      LUT3                        : 24
#      LUT4                        : 25
#      LUT5                        : 14
#      LUT6                        : 188
#      MUXCY                       : 40
#      MUXF7                       : 10
#      VCC                         : 3
#      XORCY                       : 42
# FlipFlops/Latches                : 34
#      FD                          : 26
#      FDR                         : 4
#      FDS                         : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 78
#      IBUF                        : 40
#      OBUF                        : 32
#      OBUFT                       : 6
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              34  out of  11440     0%  
 Number of Slice LUTs:                  282  out of   5720     4%  
    Number used as Logic:               282  out of   5720     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    312
   Number with an unused Flip Flop:     278  out of    312    89%  
   Number with an unused LUT:            30  out of    312     9%  
   Number of fully used LUT-FF pairs:     4  out of    312     1%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          97
 Number of bonded IOBs:                  79  out of    102    77%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 34    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 15.429ns (Maximum Frequency: 64.813MHz)
   Minimum input arrival time before clock: 13.377ns
   Maximum output required time after clock: 15.863ns
   Maximum combinational path delay: 13.811ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 15.429ns (frequency: 64.813MHz)
  Total number of paths / destination ports: 835057 / 37
-------------------------------------------------------------------------
Delay:               15.429ns (Levels of Logic = 11)
  Source:            M_counter_q_19 (FF)
  Destination:       M_state_q_FSM_FFd1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: M_counter_q_19 to M_state_q_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   1.181  M_counter_q_19 (M_counter_q_19)
     LUT6:I0->O            3   0.254   1.042  M_counter_q[25]_GND_1_o_equal_2_o<25>4 (M_counter_q[25]_GND_1_o_equal_2_o<25>3)
     LUT6:I2->O           19   0.254   1.261  M_counter_q[25]_GND_1_o_equal_2_o<25>5_1 (M_counter_q[25]_GND_1_o_equal_2_o<25>5)
     LUT6:I5->O           16   0.254   1.181  Mmux_M_alu_a91 (M_alu_a<15>)
     begin scope: 'alu:a<15>'
     begin scope: 'alu/mul:a<15>'
     DSP48A1:B15->M7       1   3.894   0.682  Mmult_n0003 (s<7>)
     end scope: 'alu/mul:s<7>'
     LUT6:I5->O            4   0.254   1.259  Mmux_s157 (s<7>)
     end scope: 'alu:s<7>'
     LUT6:I0->O            1   0.254   0.790  M_state_q_FSM_FFd1-In1211 (M_state_q_FSM_FFd1-In1211)
     LUT4:I2->O            1   0.250   0.682  M_state_q_FSM_FFd1-In1213 (M_state_q_FSM_FFd1-In1213)
     LUT6:I5->O            2   0.254   0.834  M_state_q_FSM_FFd1-In1214 (M_state_q_FSM_FFd1-In121)
     LUT6:I4->O            1   0.250   0.000  M_state_q_FSM_FFd1-In4 (M_state_q_FSM_FFd1-In)
     FDR:D                     0.074          M_state_q_FSM_FFd1
    ----------------------------------------
    Total                     15.429ns (6.517ns logic, 8.912ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 27824 / 8
-------------------------------------------------------------------------
Offset:              13.377ns (Levels of Logic = 10)
  Source:            io_dip<15> (PAD)
  Destination:       M_state_q_FSM_FFd1 (FF)
  Destination Clock: clk rising

  Data Path: io_dip<15> to M_state_q_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   1.137  io_dip_15_IBUF (io_dip_15_IBUF)
     LUT6:I0->O           16   0.254   1.181  Mmux_M_alu_a91 (M_alu_a<15>)
     begin scope: 'alu:a<15>'
     begin scope: 'alu/mul:a<15>'
     DSP48A1:B15->M7       1   3.894   0.682  Mmult_n0003 (s<7>)
     end scope: 'alu/mul:s<7>'
     LUT6:I5->O            4   0.254   1.259  Mmux_s157 (s<7>)
     end scope: 'alu:s<7>'
     LUT6:I0->O            1   0.254   0.790  M_state_q_FSM_FFd1-In1211 (M_state_q_FSM_FFd1-In1211)
     LUT4:I2->O            1   0.250   0.682  M_state_q_FSM_FFd1-In1213 (M_state_q_FSM_FFd1-In1213)
     LUT6:I5->O            2   0.254   0.834  M_state_q_FSM_FFd1-In1214 (M_state_q_FSM_FFd1-In121)
     LUT6:I4->O            1   0.250   0.000  M_state_q_FSM_FFd1-In4 (M_state_q_FSM_FFd1-In)
     FDR:D                     0.074          M_state_q_FSM_FFd1
    ----------------------------------------
    Total                     13.377ns (6.812ns logic, 6.565ns route)
                                       (50.9% logic, 49.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 76090 / 23
-------------------------------------------------------------------------
Offset:              15.863ns (Levels of Logic = 9)
  Source:            M_counter_q_19 (FF)
  Destination:       io_led<2> (PAD)
  Source Clock:      clk rising

  Data Path: M_counter_q_19 to io_led<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   1.181  M_counter_q_19 (M_counter_q_19)
     LUT6:I0->O            3   0.254   1.042  M_counter_q[25]_GND_1_o_equal_2_o<25>4 (M_counter_q[25]_GND_1_o_equal_2_o<25>3)
     LUT6:I2->O           19   0.254   1.261  M_counter_q[25]_GND_1_o_equal_2_o<25>5_1 (M_counter_q[25]_GND_1_o_equal_2_o<25>5)
     LUT6:I5->O           16   0.254   1.181  Mmux_M_alu_a91 (M_alu_a<15>)
     begin scope: 'alu:a<15>'
     begin scope: 'alu/mul:a<15>'
     DSP48A1:B15->M2       1   3.894   0.682  Mmult_n0003 (s<2>)
     end scope: 'alu/mul:s<2>'
     LUT6:I5->O            4   0.254   1.234  Mmux_s108 (s<2>)
     end scope: 'alu:s<2>'
     LUT5:I0->O            1   0.254   0.681  Mmux_io_led<2>11 (io_led_2_OBUF)
     OBUF:I->O                 2.912          io_led_2_OBUF (io_led<2>)
    ----------------------------------------
    Total                     15.863ns (8.601ns logic, 7.262ns route)
                                       (54.2% logic, 45.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2535 / 16
-------------------------------------------------------------------------
Delay:               13.811ns (Levels of Logic = 8)
  Source:            io_dip<15> (PAD)
  Destination:       io_led<2> (PAD)

  Data Path: io_dip<15> to io_led<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   1.137  io_dip_15_IBUF (io_dip_15_IBUF)
     LUT6:I0->O           16   0.254   1.181  Mmux_M_alu_a91 (M_alu_a<15>)
     begin scope: 'alu:a<15>'
     begin scope: 'alu/mul:a<15>'
     DSP48A1:B15->M2       1   3.894   0.682  Mmult_n0003 (s<2>)
     end scope: 'alu/mul:s<2>'
     LUT6:I5->O            4   0.254   1.234  Mmux_s108 (s<2>)
     end scope: 'alu:s<2>'
     LUT5:I0->O            1   0.254   0.681  Mmux_io_led<2>11 (io_led_2_OBUF)
     OBUF:I->O                 2.912          io_led_2_OBUF (io_led<2>)
    ----------------------------------------
    Total                     13.811ns (8.896ns logic, 4.915ns route)
                                       (64.4% logic, 35.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   15.429|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.63 secs
 
--> 

Total memory usage is 4513320 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   31 (   0 filtered)
Number of infos    :    3 (   0 filtered)

