// Seed: 3332798867
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  logic [1 : 1 'd0] id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output logic [7:0] id_3;
  output wire id_2;
  output wire id_1;
  wire id_6;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_6,
      id_6,
      id_6
  );
endmodule
module module_2;
  logic id_1;
  ;
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2
  );
  generate
    assign id_1 = 1;
  endgenerate
endmodule
