{"vcs1":{"timestamp_begin":1711538763.489285096, "rt":1.18, "ut":0.63, "st":0.10}}
{"vcselab":{"timestamp_begin":1711538764.732711542, "rt":0.69, "ut":0.31, "st":0.11}}
{"link":{"timestamp_begin":1711538765.478799517, "rt":0.26, "ut":0.15, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1711538762.979110207}
{"VCS_COMP_START_TIME": 1711538762.979110207}
{"VCS_COMP_END_TIME": 1711538767.312099665}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_pp tb.sv Bicubic.v +define+RTL -R -P /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/novas.tab /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/pli.a"}
{"vcs1": {"peak_mem": 330724}}
{"stitch_vcselab": {"peak_mem": 226168}}
