
*** Running vivado
    with args -log hdmi_text_controller_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source hdmi_text_controller_v1_0.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source hdmi_text_controller_v1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Warre/ip_repo/hdmi_text_controller_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Warre/ip_repo/hdmi_text_controller_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: synth_design -top hdmi_text_controller_v1_0 -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 82152
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'Clk', assumed default net type 'wire' [C:/Users/Warre/Downloads/lab7_1_provided_fa24/hdmi_text_controller_v1_0.sv:102]
INFO: [Synth 8-11241] undeclared symbol 'hdmi_tmds_clk_p', assumed default net type 'wire' [C:/Users/Warre/Downloads/lab7_1_provided_fa24/hdmi_text_controller_v1_0.sv:139]
INFO: [Synth 8-11241] undeclared symbol 'hdmi_tmds_clk_n', assumed default net type 'wire' [C:/Users/Warre/Downloads/lab7_1_provided_fa24/hdmi_text_controller_v1_0.sv:140]
INFO: [Synth 8-11241] undeclared symbol 'hdmi_tmds_data_p', assumed default net type 'wire' [C:/Users/Warre/Downloads/lab7_1_provided_fa24/hdmi_text_controller_v1_0.sv:141]
INFO: [Synth 8-11241] undeclared symbol 'hdmi_tmds_data_n', assumed default net type 'wire' [C:/Users/Warre/Downloads/lab7_1_provided_fa24/hdmi_text_controller_v1_0.sv:142]
INFO: [Synth 8-11241] undeclared symbol 'ballxsig', assumed default net type 'wire' [C:/Users/Warre/Downloads/lab7_1_provided_fa24/hdmi_text_controller_v1_0.sv:147]
INFO: [Synth 8-11241] undeclared symbol 'ballysig', assumed default net type 'wire' [C:/Users/Warre/Downloads/lab7_1_provided_fa24/hdmi_text_controller_v1_0.sv:148]
INFO: [Synth 8-11241] undeclared symbol 'ballsizesig', assumed default net type 'wire' [C:/Users/Warre/Downloads/lab7_1_provided_fa24/hdmi_text_controller_v1_0.sv:151]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1182.902 ; gain = 408.129
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hdmi_text_controller_v1_0' [C:/Users/Warre/Downloads/lab7_1_provided_fa24/hdmi_text_controller_v1_0.sv:10]
INFO: [Synth 8-6157] synthesizing module 'hdmi_text_controller_v1_0_AXI' [C:/Users/Warre/lab_7.1/lab_7.1.srcs/sources_1/imports/lab7_1_provided_fa24/hdmi_text_controller_v1_0_AXI.sv:28]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hdmi_text_controller_v1_0_AXI' (0#1) [C:/Users/Warre/lab_7.1/lab_7.1.srcs/sources_1/imports/lab7_1_provided_fa24/hdmi_text_controller_v1_0_AXI.sv:28]
ERROR: [Synth 8-439] module 'clk_wiz_0' not found [C:/Users/Warre/Downloads/lab7_1_provided_fa24/hdmi_text_controller_v1_0.sv:97]
ERROR: [Synth 8-6156] failed synthesizing module 'hdmi_text_controller_v1_0' [C:/Users/Warre/Downloads/lab7_1_provided_fa24/hdmi_text_controller_v1_0.sv:10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1272.984 ; gain = 498.211
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Oct 30 22:01:30 2024...
