

================================================================
== Vitis HLS Report for 'Filter_vertical_HW'
================================================================
* Date:           Wed Oct 25 22:07:25 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        ESE5320_HW7
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  3.770 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   128005|   128005|  0.854 ms|  0.854 ms|  128005|  128005|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_68_1_VITIS_LOOP_69_2  |     2846|     2846|         4|          1|          1|    2844|       yes|
        |- VITIS_LOOP_74_3_VITIS_LOOP_76_4  |   125155|   125155|        21|          1|          1|  125136|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4
  * Pipeline-1: initiation interval (II) = 1, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 2
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
  Pipeline-1 : II = 1, D = 21, States = { 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 28 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 7 
28 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%Input_tmp = alloca i64 1" [Filter.cpp:66]   --->   Operation 29 'alloca' 'Input_tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 3318> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %TempStream, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %TempStream, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %TempStream, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %outStream, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %outStream, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %outStream, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %outStream, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %TempStream, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.48ns)   --->   "%br_ln68 = br void" [Filter.cpp:68]   --->   Operation 38 'br' 'br_ln68' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 2.23>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i12 0, void %entry, i12 %add_ln68, void %.split6.i" [Filter.cpp:68]   --->   Operation 39 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%Y = phi i3 0, void %entry, i3 %select_ln68_1, void %.split6.i" [Filter.cpp:68]   --->   Operation 40 'phi' 'Y' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%X = phi i9 0, void %entry, i9 %add_ln69, void %.split6.i" [Filter.cpp:69]   --->   Operation 41 'phi' 'X' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.96ns)   --->   "%add_ln68 = add i12 %indvar_flatten, i12 1" [Filter.cpp:68]   --->   Operation 42 'add' 'add_ln68' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 43 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.86ns)   --->   "%icmp_ln68 = icmp_eq  i12 %indvar_flatten, i12 2844" [Filter.cpp:68]   --->   Operation 44 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %.split6.i, void %.preheader.i.preheader.preheader" [Filter.cpp:68]   --->   Operation 45 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.85ns)   --->   "%icmp_ln69 = icmp_eq  i9 %X, i9 474" [Filter.cpp:69]   --->   Operation 46 'icmp' 'icmp_ln69' <Predicate = (!icmp_ln68)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.45ns)   --->   "%select_ln68 = select i1 %icmp_ln69, i9 0, i9 %X" [Filter.cpp:68]   --->   Operation 47 'select' 'select_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.74ns)   --->   "%add_ln68_1 = add i3 %Y, i3 1" [Filter.cpp:68]   --->   Operation 48 'add' 'add_ln68_1' <Predicate = (!icmp_ln68)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.27ns)   --->   "%select_ln68_1 = select i1 %icmp_ln69, i3 %add_ln68_1, i3 %Y" [Filter.cpp:68]   --->   Operation 49 'select' 'select_ln68_1' <Predicate = (!icmp_ln68)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i3 %select_ln68_1" [Filter.cpp:68]   --->   Operation 50 'zext' 'zext_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 51 [3/3] (1.08ns) (grouped into DSP with root node add_ln70)   --->   "%mul_ln68 = mul i12 %zext_ln68, i12 474" [Filter.cpp:68]   --->   Operation 51 'mul' 'mul_ln68' <Predicate = (!icmp_ln68)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 52 [1/1] (0.92ns)   --->   "%add_ln69 = add i9 %select_ln68, i9 1" [Filter.cpp:69]   --->   Operation 52 'add' 'add_ln69' <Predicate = (!icmp_ln68)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.08>
ST_3 : Operation 53 [2/3] (1.08ns) (grouped into DSP with root node add_ln70)   --->   "%mul_ln68 = mul i12 %zext_ln68, i12 474" [Filter.cpp:68]   --->   Operation 53 'mul' 'mul_ln68' <Predicate = (!icmp_ln68)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.83>
ST_4 : Operation 54 [1/3] (0.00ns) (grouped into DSP with root node add_ln70)   --->   "%mul_ln68 = mul i12 %zext_ln68, i12 474" [Filter.cpp:68]   --->   Operation 54 'mul' 'mul_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%X_cast_i = zext i9 %select_ln68" [Filter.cpp:68]   --->   Operation 55 'zext' 'X_cast_i' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 56 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln70 = add i12 %mul_ln68, i12 %X_cast_i" [Filter.cpp:70]   --->   Operation 56 'add' 'add_ln70' <Predicate = (!icmp_ln68)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.29>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_68_1_VITIS_LOOP_69_2_str"   --->   Operation 57 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2844, i64 2844, i64 2844"   --->   Operation 58 'speclooptripcount' 'empty' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 59 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 60 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (1.93ns)   --->   "%tmp = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %TempStream" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 61 'read' 'tmp' <Predicate = (!icmp_ln68)> <Delay = 1.93> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 32> <FIFO>
ST_5 : Operation 62 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln70 = add i12 %mul_ln68, i12 %X_cast_i" [Filter.cpp:70]   --->   Operation 62 'add' 'add_ln70' <Predicate = (!icmp_ln68)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i12 %add_ln70" [Filter.cpp:70]   --->   Operation 63 'zext' 'zext_ln70' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%Input_tmp_addr = getelementptr i8 %Input_tmp, i64 0, i64 %zext_ln70" [Filter.cpp:70]   --->   Operation 64 'getelementptr' 'Input_tmp_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (1.35ns)   --->   "%store_ln70 = store i8 %tmp, i12 %Input_tmp_addr" [Filter.cpp:70]   --->   Operation 65 'store' 'store_ln70' <Predicate = (!icmp_ln68)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 3318> <RAM>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 66 'br' 'br_ln0' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.48>
ST_6 : Operation 67 [1/1] (0.48ns)   --->   "%br_ln65 = br void %.preheader.i.preheader" [Filter.cpp:65]   --->   Operation 67 'br' 'br_ln65' <Predicate = true> <Delay = 0.48>

State 7 <SV = 3> <Delay = 3.52>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i17 %add_ln74, void %.preheader.i, i17 0, void %.preheader.i.preheader.preheader" [Filter.cpp:74]   --->   Operation 68 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%Y_1 = phi i9 %select_ln74, void %.preheader.i, i9 0, void %.preheader.i.preheader.preheader" [Filter.cpp:74]   --->   Operation 69 'phi' 'Y_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%X_1 = phi i9 %add_ln76, void %.preheader.i, i9 0, void %.preheader.i.preheader.preheader" [Filter.cpp:76]   --->   Operation 70 'phi' 'X_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (1.02ns)   --->   "%add_ln74 = add i17 %indvar_flatten7, i17 1" [Filter.cpp:74]   --->   Operation 71 'add' 'add_ln74' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (0.92ns)   --->   "%Y_2 = add i9 %Y_1, i9 1" [Filter.cpp:74]   --->   Operation 72 'add' 'Y_2' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (0.88ns)   --->   "%icmp_ln74 = icmp_eq  i17 %indvar_flatten7, i17 125136" [Filter.cpp:74]   --->   Operation 73 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln74, void %.preheader.i, void %Filter_vertical_HW.exit" [Filter.cpp:74]   --->   Operation 74 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.85ns)   --->   "%icmp_ln76 = icmp_eq  i9 %X_1, i9 474" [Filter.cpp:76]   --->   Operation 75 'icmp' 'icmp_ln76' <Predicate = (!icmp_ln74)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.45ns)   --->   "%select_ln65 = select i1 %icmp_ln76, i9 0, i9 %X_1" [Filter.cpp:65]   --->   Operation 76 'select' 'select_ln65' <Predicate = (!icmp_ln74)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node add_ln65)   --->   "%select_ln65_1 = select i1 %icmp_ln76, i9 7, i9 6" [Filter.cpp:65]   --->   Operation 77 'select' 'select_ln65_1' <Predicate = (!icmp_ln74)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.92ns) (out node of the LUT)   --->   "%add_ln65 = add i9 %Y_1, i9 %select_ln65_1" [Filter.cpp:65]   --->   Operation 78 'add' 'add_ln65' <Predicate = (!icmp_ln74)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [13/13] (1.75ns)   --->   "%urem_ln65 = urem i9 %add_ln65, i9 7" [Filter.cpp:65]   --->   Operation 79 'urem' 'urem_ln65' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.45ns)   --->   "%select_ln74 = select i1 %icmp_ln76, i9 %Y_2, i9 %Y_1" [Filter.cpp:74]   --->   Operation 80 'select' 'select_ln74' <Predicate = (!icmp_ln74)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.92ns)   --->   "%add_ln76 = add i9 %select_ln65, i9 1" [Filter.cpp:76]   --->   Operation 81 'add' 'add_ln76' <Predicate = (!icmp_ln74)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 4> <Delay = 2.67>
ST_8 : Operation 82 [13/13] (1.75ns)   --->   "%rem15_urem_i = urem i9 %Y_1, i9 7" [Filter.cpp:74]   --->   Operation 82 'urem' 'rem15_urem_i' <Predicate = (!icmp_ln76)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [13/13] (1.75ns)   --->   "%rem15_1_urem_i = urem i9 %Y_2, i9 7" [Filter.cpp:74]   --->   Operation 83 'urem' 'rem15_1_urem_i' <Predicate = true> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [12/13] (1.75ns)   --->   "%urem_ln65 = urem i9 %add_ln65, i9 7" [Filter.cpp:65]   --->   Operation 84 'urem' 'urem_ln65' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.92ns)   --->   "%Y_2_mid1 = add i9 %Y_1, i9 2" [Filter.cpp:74]   --->   Operation 85 'add' 'Y_2_mid1' <Predicate = (!icmp_ln74 & icmp_ln76)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [13/13] (1.75ns)   --->   "%rem15_1_urem_i_mid1 = urem i9 %Y_2_mid1, i9 7" [Filter.cpp:74]   --->   Operation 86 'urem' 'rem15_1_urem_i_mid1' <Predicate = (!icmp_ln74 & icmp_ln76)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node add_ln65_1)   --->   "%select_ln65_4 = select i1 %icmp_ln76, i9 3, i9 2" [Filter.cpp:65]   --->   Operation 87 'select' 'select_ln65_4' <Predicate = (!icmp_ln74)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.92ns) (out node of the LUT)   --->   "%add_ln65_1 = add i9 %Y_1, i9 %select_ln65_4" [Filter.cpp:65]   --->   Operation 88 'add' 'add_ln65_1' <Predicate = (!icmp_ln74)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [13/13] (1.75ns)   --->   "%urem_ln65_1 = urem i9 %add_ln65_1, i9 7" [Filter.cpp:65]   --->   Operation 89 'urem' 'urem_ln65_1' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node add_ln65_2)   --->   "%select_ln65_5 = select i1 %icmp_ln76, i9 4, i9 3" [Filter.cpp:65]   --->   Operation 90 'select' 'select_ln65_5' <Predicate = (!icmp_ln74)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.92ns) (out node of the LUT)   --->   "%add_ln65_2 = add i9 %Y_1, i9 %select_ln65_5" [Filter.cpp:65]   --->   Operation 91 'add' 'add_ln65_2' <Predicate = (!icmp_ln74)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [13/13] (1.75ns)   --->   "%urem_ln65_2 = urem i9 %add_ln65_2, i9 7" [Filter.cpp:65]   --->   Operation 92 'urem' 'urem_ln65_2' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node add_ln65_3)   --->   "%select_ln65_6 = select i1 %icmp_ln76, i9 5, i9 4" [Filter.cpp:65]   --->   Operation 93 'select' 'select_ln65_6' <Predicate = (!icmp_ln74)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.92ns) (out node of the LUT)   --->   "%add_ln65_3 = add i9 %Y_1, i9 %select_ln65_6" [Filter.cpp:65]   --->   Operation 94 'add' 'add_ln65_3' <Predicate = (!icmp_ln74)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [13/13] (1.75ns)   --->   "%urem_ln65_3 = urem i9 %add_ln65_3, i9 7" [Filter.cpp:65]   --->   Operation 95 'urem' 'urem_ln65_3' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node add_ln65_4)   --->   "%select_ln65_7 = select i1 %icmp_ln76, i9 6, i9 5" [Filter.cpp:65]   --->   Operation 96 'select' 'select_ln65_7' <Predicate = (!icmp_ln74)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.92ns) (out node of the LUT)   --->   "%add_ln65_4 = add i9 %Y_1, i9 %select_ln65_7" [Filter.cpp:65]   --->   Operation 97 'add' 'add_ln65_4' <Predicate = (!icmp_ln74)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [13/13] (1.75ns)   --->   "%urem_ln65_4 = urem i9 %add_ln65_4, i9 7" [Filter.cpp:65]   --->   Operation 98 'urem' 'urem_ln65_4' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 5> <Delay = 1.75>
ST_9 : Operation 99 [12/13] (1.75ns)   --->   "%rem15_urem_i = urem i9 %Y_1, i9 7" [Filter.cpp:74]   --->   Operation 99 'urem' 'rem15_urem_i' <Predicate = (!icmp_ln76)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [12/13] (1.75ns)   --->   "%rem15_1_urem_i = urem i9 %Y_2, i9 7" [Filter.cpp:74]   --->   Operation 100 'urem' 'rem15_1_urem_i' <Predicate = true> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 101 [11/13] (1.75ns)   --->   "%urem_ln65 = urem i9 %add_ln65, i9 7" [Filter.cpp:65]   --->   Operation 101 'urem' 'urem_ln65' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [12/13] (1.75ns)   --->   "%rem15_1_urem_i_mid1 = urem i9 %Y_2_mid1, i9 7" [Filter.cpp:74]   --->   Operation 102 'urem' 'rem15_1_urem_i_mid1' <Predicate = (!icmp_ln74 & icmp_ln76)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [12/13] (1.75ns)   --->   "%urem_ln65_1 = urem i9 %add_ln65_1, i9 7" [Filter.cpp:65]   --->   Operation 103 'urem' 'urem_ln65_1' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [12/13] (1.75ns)   --->   "%urem_ln65_2 = urem i9 %add_ln65_2, i9 7" [Filter.cpp:65]   --->   Operation 104 'urem' 'urem_ln65_2' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 105 [12/13] (1.75ns)   --->   "%urem_ln65_3 = urem i9 %add_ln65_3, i9 7" [Filter.cpp:65]   --->   Operation 105 'urem' 'urem_ln65_3' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [12/13] (1.75ns)   --->   "%urem_ln65_4 = urem i9 %add_ln65_4, i9 7" [Filter.cpp:65]   --->   Operation 106 'urem' 'urem_ln65_4' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 6> <Delay = 1.75>
ST_10 : Operation 107 [11/13] (1.75ns)   --->   "%rem15_urem_i = urem i9 %Y_1, i9 7" [Filter.cpp:74]   --->   Operation 107 'urem' 'rem15_urem_i' <Predicate = (!icmp_ln76)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 108 [11/13] (1.75ns)   --->   "%rem15_1_urem_i = urem i9 %Y_2, i9 7" [Filter.cpp:74]   --->   Operation 108 'urem' 'rem15_1_urem_i' <Predicate = true> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 109 [10/13] (1.75ns)   --->   "%urem_ln65 = urem i9 %add_ln65, i9 7" [Filter.cpp:65]   --->   Operation 109 'urem' 'urem_ln65' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 110 [11/13] (1.75ns)   --->   "%rem15_1_urem_i_mid1 = urem i9 %Y_2_mid1, i9 7" [Filter.cpp:74]   --->   Operation 110 'urem' 'rem15_1_urem_i_mid1' <Predicate = (!icmp_ln74 & icmp_ln76)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 111 [11/13] (1.75ns)   --->   "%urem_ln65_1 = urem i9 %add_ln65_1, i9 7" [Filter.cpp:65]   --->   Operation 111 'urem' 'urem_ln65_1' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 112 [11/13] (1.75ns)   --->   "%urem_ln65_2 = urem i9 %add_ln65_2, i9 7" [Filter.cpp:65]   --->   Operation 112 'urem' 'urem_ln65_2' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 113 [11/13] (1.75ns)   --->   "%urem_ln65_3 = urem i9 %add_ln65_3, i9 7" [Filter.cpp:65]   --->   Operation 113 'urem' 'urem_ln65_3' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 114 [11/13] (1.75ns)   --->   "%urem_ln65_4 = urem i9 %add_ln65_4, i9 7" [Filter.cpp:65]   --->   Operation 114 'urem' 'urem_ln65_4' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 7> <Delay = 1.75>
ST_11 : Operation 115 [10/13] (1.75ns)   --->   "%rem15_urem_i = urem i9 %Y_1, i9 7" [Filter.cpp:74]   --->   Operation 115 'urem' 'rem15_urem_i' <Predicate = (!icmp_ln76)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 116 [10/13] (1.75ns)   --->   "%rem15_1_urem_i = urem i9 %Y_2, i9 7" [Filter.cpp:74]   --->   Operation 116 'urem' 'rem15_1_urem_i' <Predicate = true> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 117 [9/13] (1.75ns)   --->   "%urem_ln65 = urem i9 %add_ln65, i9 7" [Filter.cpp:65]   --->   Operation 117 'urem' 'urem_ln65' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 118 [10/13] (1.75ns)   --->   "%rem15_1_urem_i_mid1 = urem i9 %Y_2_mid1, i9 7" [Filter.cpp:74]   --->   Operation 118 'urem' 'rem15_1_urem_i_mid1' <Predicate = (!icmp_ln74 & icmp_ln76)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 119 [10/13] (1.75ns)   --->   "%urem_ln65_1 = urem i9 %add_ln65_1, i9 7" [Filter.cpp:65]   --->   Operation 119 'urem' 'urem_ln65_1' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 120 [10/13] (1.75ns)   --->   "%urem_ln65_2 = urem i9 %add_ln65_2, i9 7" [Filter.cpp:65]   --->   Operation 120 'urem' 'urem_ln65_2' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 121 [10/13] (1.75ns)   --->   "%urem_ln65_3 = urem i9 %add_ln65_3, i9 7" [Filter.cpp:65]   --->   Operation 121 'urem' 'urem_ln65_3' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 122 [10/13] (1.75ns)   --->   "%urem_ln65_4 = urem i9 %add_ln65_4, i9 7" [Filter.cpp:65]   --->   Operation 122 'urem' 'urem_ln65_4' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 8> <Delay = 1.75>
ST_12 : Operation 123 [9/13] (1.75ns)   --->   "%rem15_urem_i = urem i9 %Y_1, i9 7" [Filter.cpp:74]   --->   Operation 123 'urem' 'rem15_urem_i' <Predicate = (!icmp_ln76)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 124 [9/13] (1.75ns)   --->   "%rem15_1_urem_i = urem i9 %Y_2, i9 7" [Filter.cpp:74]   --->   Operation 124 'urem' 'rem15_1_urem_i' <Predicate = true> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 125 [8/13] (1.75ns)   --->   "%urem_ln65 = urem i9 %add_ln65, i9 7" [Filter.cpp:65]   --->   Operation 125 'urem' 'urem_ln65' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 126 [9/13] (1.75ns)   --->   "%rem15_1_urem_i_mid1 = urem i9 %Y_2_mid1, i9 7" [Filter.cpp:74]   --->   Operation 126 'urem' 'rem15_1_urem_i_mid1' <Predicate = (!icmp_ln74 & icmp_ln76)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 127 [9/13] (1.75ns)   --->   "%urem_ln65_1 = urem i9 %add_ln65_1, i9 7" [Filter.cpp:65]   --->   Operation 127 'urem' 'urem_ln65_1' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 128 [9/13] (1.75ns)   --->   "%urem_ln65_2 = urem i9 %add_ln65_2, i9 7" [Filter.cpp:65]   --->   Operation 128 'urem' 'urem_ln65_2' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 129 [9/13] (1.75ns)   --->   "%urem_ln65_3 = urem i9 %add_ln65_3, i9 7" [Filter.cpp:65]   --->   Operation 129 'urem' 'urem_ln65_3' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 130 [9/13] (1.75ns)   --->   "%urem_ln65_4 = urem i9 %add_ln65_4, i9 7" [Filter.cpp:65]   --->   Operation 130 'urem' 'urem_ln65_4' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 9> <Delay = 1.75>
ST_13 : Operation 131 [8/13] (1.75ns)   --->   "%rem15_urem_i = urem i9 %Y_1, i9 7" [Filter.cpp:74]   --->   Operation 131 'urem' 'rem15_urem_i' <Predicate = (!icmp_ln76)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 132 [8/13] (1.75ns)   --->   "%rem15_1_urem_i = urem i9 %Y_2, i9 7" [Filter.cpp:74]   --->   Operation 132 'urem' 'rem15_1_urem_i' <Predicate = true> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 133 [7/13] (1.75ns)   --->   "%urem_ln65 = urem i9 %add_ln65, i9 7" [Filter.cpp:65]   --->   Operation 133 'urem' 'urem_ln65' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 134 [8/13] (1.75ns)   --->   "%rem15_1_urem_i_mid1 = urem i9 %Y_2_mid1, i9 7" [Filter.cpp:74]   --->   Operation 134 'urem' 'rem15_1_urem_i_mid1' <Predicate = (!icmp_ln74 & icmp_ln76)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 135 [8/13] (1.75ns)   --->   "%urem_ln65_1 = urem i9 %add_ln65_1, i9 7" [Filter.cpp:65]   --->   Operation 135 'urem' 'urem_ln65_1' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 136 [8/13] (1.75ns)   --->   "%urem_ln65_2 = urem i9 %add_ln65_2, i9 7" [Filter.cpp:65]   --->   Operation 136 'urem' 'urem_ln65_2' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 137 [8/13] (1.75ns)   --->   "%urem_ln65_3 = urem i9 %add_ln65_3, i9 7" [Filter.cpp:65]   --->   Operation 137 'urem' 'urem_ln65_3' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 138 [8/13] (1.75ns)   --->   "%urem_ln65_4 = urem i9 %add_ln65_4, i9 7" [Filter.cpp:65]   --->   Operation 138 'urem' 'urem_ln65_4' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 10> <Delay = 1.75>
ST_14 : Operation 139 [7/13] (1.75ns)   --->   "%rem15_urem_i = urem i9 %Y_1, i9 7" [Filter.cpp:74]   --->   Operation 139 'urem' 'rem15_urem_i' <Predicate = (!icmp_ln76)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 140 [7/13] (1.75ns)   --->   "%rem15_1_urem_i = urem i9 %Y_2, i9 7" [Filter.cpp:74]   --->   Operation 140 'urem' 'rem15_1_urem_i' <Predicate = true> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 141 [6/13] (1.75ns)   --->   "%urem_ln65 = urem i9 %add_ln65, i9 7" [Filter.cpp:65]   --->   Operation 141 'urem' 'urem_ln65' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 142 [7/13] (1.75ns)   --->   "%rem15_1_urem_i_mid1 = urem i9 %Y_2_mid1, i9 7" [Filter.cpp:74]   --->   Operation 142 'urem' 'rem15_1_urem_i_mid1' <Predicate = (!icmp_ln74 & icmp_ln76)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 143 [7/13] (1.75ns)   --->   "%urem_ln65_1 = urem i9 %add_ln65_1, i9 7" [Filter.cpp:65]   --->   Operation 143 'urem' 'urem_ln65_1' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 144 [7/13] (1.75ns)   --->   "%urem_ln65_2 = urem i9 %add_ln65_2, i9 7" [Filter.cpp:65]   --->   Operation 144 'urem' 'urem_ln65_2' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 145 [7/13] (1.75ns)   --->   "%urem_ln65_3 = urem i9 %add_ln65_3, i9 7" [Filter.cpp:65]   --->   Operation 145 'urem' 'urem_ln65_3' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 146 [7/13] (1.75ns)   --->   "%urem_ln65_4 = urem i9 %add_ln65_4, i9 7" [Filter.cpp:65]   --->   Operation 146 'urem' 'urem_ln65_4' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 11> <Delay = 1.75>
ST_15 : Operation 147 [6/13] (1.75ns)   --->   "%rem15_urem_i = urem i9 %Y_1, i9 7" [Filter.cpp:74]   --->   Operation 147 'urem' 'rem15_urem_i' <Predicate = (!icmp_ln76)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 148 [6/13] (1.75ns)   --->   "%rem15_1_urem_i = urem i9 %Y_2, i9 7" [Filter.cpp:74]   --->   Operation 148 'urem' 'rem15_1_urem_i' <Predicate = true> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 149 [5/13] (1.75ns)   --->   "%urem_ln65 = urem i9 %add_ln65, i9 7" [Filter.cpp:65]   --->   Operation 149 'urem' 'urem_ln65' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 150 [6/13] (1.75ns)   --->   "%rem15_1_urem_i_mid1 = urem i9 %Y_2_mid1, i9 7" [Filter.cpp:74]   --->   Operation 150 'urem' 'rem15_1_urem_i_mid1' <Predicate = (!icmp_ln74 & icmp_ln76)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 151 [6/13] (1.75ns)   --->   "%urem_ln65_1 = urem i9 %add_ln65_1, i9 7" [Filter.cpp:65]   --->   Operation 151 'urem' 'urem_ln65_1' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 152 [6/13] (1.75ns)   --->   "%urem_ln65_2 = urem i9 %add_ln65_2, i9 7" [Filter.cpp:65]   --->   Operation 152 'urem' 'urem_ln65_2' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 153 [6/13] (1.75ns)   --->   "%urem_ln65_3 = urem i9 %add_ln65_3, i9 7" [Filter.cpp:65]   --->   Operation 153 'urem' 'urem_ln65_3' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 154 [6/13] (1.75ns)   --->   "%urem_ln65_4 = urem i9 %add_ln65_4, i9 7" [Filter.cpp:65]   --->   Operation 154 'urem' 'urem_ln65_4' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 12> <Delay = 1.75>
ST_16 : Operation 155 [5/13] (1.75ns)   --->   "%rem15_urem_i = urem i9 %Y_1, i9 7" [Filter.cpp:74]   --->   Operation 155 'urem' 'rem15_urem_i' <Predicate = (!icmp_ln76)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 156 [5/13] (1.75ns)   --->   "%rem15_1_urem_i = urem i9 %Y_2, i9 7" [Filter.cpp:74]   --->   Operation 156 'urem' 'rem15_1_urem_i' <Predicate = true> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 157 [4/13] (1.75ns)   --->   "%urem_ln65 = urem i9 %add_ln65, i9 7" [Filter.cpp:65]   --->   Operation 157 'urem' 'urem_ln65' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 158 [5/13] (1.75ns)   --->   "%rem15_1_urem_i_mid1 = urem i9 %Y_2_mid1, i9 7" [Filter.cpp:74]   --->   Operation 158 'urem' 'rem15_1_urem_i_mid1' <Predicate = (!icmp_ln74 & icmp_ln76)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 159 [5/13] (1.75ns)   --->   "%urem_ln65_1 = urem i9 %add_ln65_1, i9 7" [Filter.cpp:65]   --->   Operation 159 'urem' 'urem_ln65_1' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 160 [5/13] (1.75ns)   --->   "%urem_ln65_2 = urem i9 %add_ln65_2, i9 7" [Filter.cpp:65]   --->   Operation 160 'urem' 'urem_ln65_2' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 161 [5/13] (1.75ns)   --->   "%urem_ln65_3 = urem i9 %add_ln65_3, i9 7" [Filter.cpp:65]   --->   Operation 161 'urem' 'urem_ln65_3' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 162 [5/13] (1.75ns)   --->   "%urem_ln65_4 = urem i9 %add_ln65_4, i9 7" [Filter.cpp:65]   --->   Operation 162 'urem' 'urem_ln65_4' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 13> <Delay = 1.75>
ST_17 : Operation 163 [4/13] (1.75ns)   --->   "%rem15_urem_i = urem i9 %Y_1, i9 7" [Filter.cpp:74]   --->   Operation 163 'urem' 'rem15_urem_i' <Predicate = (!icmp_ln76)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 164 [4/13] (1.75ns)   --->   "%rem15_1_urem_i = urem i9 %Y_2, i9 7" [Filter.cpp:74]   --->   Operation 164 'urem' 'rem15_1_urem_i' <Predicate = true> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 165 [3/13] (1.75ns)   --->   "%urem_ln65 = urem i9 %add_ln65, i9 7" [Filter.cpp:65]   --->   Operation 165 'urem' 'urem_ln65' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 166 [4/13] (1.75ns)   --->   "%rem15_1_urem_i_mid1 = urem i9 %Y_2_mid1, i9 7" [Filter.cpp:74]   --->   Operation 166 'urem' 'rem15_1_urem_i_mid1' <Predicate = (!icmp_ln74 & icmp_ln76)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 167 [4/13] (1.75ns)   --->   "%urem_ln65_1 = urem i9 %add_ln65_1, i9 7" [Filter.cpp:65]   --->   Operation 167 'urem' 'urem_ln65_1' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 168 [4/13] (1.75ns)   --->   "%urem_ln65_2 = urem i9 %add_ln65_2, i9 7" [Filter.cpp:65]   --->   Operation 168 'urem' 'urem_ln65_2' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 169 [4/13] (1.75ns)   --->   "%urem_ln65_3 = urem i9 %add_ln65_3, i9 7" [Filter.cpp:65]   --->   Operation 169 'urem' 'urem_ln65_3' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 170 [4/13] (1.75ns)   --->   "%urem_ln65_4 = urem i9 %add_ln65_4, i9 7" [Filter.cpp:65]   --->   Operation 170 'urem' 'urem_ln65_4' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 14> <Delay = 1.75>
ST_18 : Operation 171 [3/13] (1.75ns)   --->   "%rem15_urem_i = urem i9 %Y_1, i9 7" [Filter.cpp:74]   --->   Operation 171 'urem' 'rem15_urem_i' <Predicate = (!icmp_ln76)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 172 [3/13] (1.75ns)   --->   "%rem15_1_urem_i = urem i9 %Y_2, i9 7" [Filter.cpp:74]   --->   Operation 172 'urem' 'rem15_1_urem_i' <Predicate = true> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 173 [2/13] (1.75ns)   --->   "%urem_ln65 = urem i9 %add_ln65, i9 7" [Filter.cpp:65]   --->   Operation 173 'urem' 'urem_ln65' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 174 [3/13] (1.75ns)   --->   "%rem15_1_urem_i_mid1 = urem i9 %Y_2_mid1, i9 7" [Filter.cpp:74]   --->   Operation 174 'urem' 'rem15_1_urem_i_mid1' <Predicate = (!icmp_ln74 & icmp_ln76)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 175 [3/13] (1.75ns)   --->   "%urem_ln65_1 = urem i9 %add_ln65_1, i9 7" [Filter.cpp:65]   --->   Operation 175 'urem' 'urem_ln65_1' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 176 [3/13] (1.75ns)   --->   "%urem_ln65_2 = urem i9 %add_ln65_2, i9 7" [Filter.cpp:65]   --->   Operation 176 'urem' 'urem_ln65_2' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 177 [3/13] (1.75ns)   --->   "%urem_ln65_3 = urem i9 %add_ln65_3, i9 7" [Filter.cpp:65]   --->   Operation 177 'urem' 'urem_ln65_3' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 178 [3/13] (1.75ns)   --->   "%urem_ln65_4 = urem i9 %add_ln65_4, i9 7" [Filter.cpp:65]   --->   Operation 178 'urem' 'urem_ln65_4' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 15> <Delay = 2.83>
ST_19 : Operation 179 [2/13] (1.75ns)   --->   "%rem15_urem_i = urem i9 %Y_1, i9 7" [Filter.cpp:74]   --->   Operation 179 'urem' 'rem15_urem_i' <Predicate = (!icmp_ln76)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 180 [2/13] (1.75ns)   --->   "%rem15_1_urem_i = urem i9 %Y_2, i9 7" [Filter.cpp:74]   --->   Operation 180 'urem' 'rem15_1_urem_i' <Predicate = true> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 181 [1/13] (1.75ns)   --->   "%urem_ln65 = urem i9 %add_ln65, i9 7" [Filter.cpp:65]   --->   Operation 181 'urem' 'urem_ln65' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i9 %urem_ln65" [Filter.cpp:65]   --->   Operation 182 'zext' 'zext_ln65' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_19 : Operation 183 [3/3] (1.08ns) (grouped into DSP with root node add_ln78)   --->   "%mul_ln65 = mul i12 %zext_ln65, i12 474" [Filter.cpp:65]   --->   Operation 183 'mul' 'mul_ln65' <Predicate = (!icmp_ln74)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 184 [2/13] (1.75ns)   --->   "%rem15_1_urem_i_mid1 = urem i9 %Y_2_mid1, i9 7" [Filter.cpp:74]   --->   Operation 184 'urem' 'rem15_1_urem_i_mid1' <Predicate = (!icmp_ln74 & icmp_ln76)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 185 [2/13] (1.75ns)   --->   "%urem_ln65_1 = urem i9 %add_ln65_1, i9 7" [Filter.cpp:65]   --->   Operation 185 'urem' 'urem_ln65_1' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 186 [2/13] (1.75ns)   --->   "%urem_ln65_2 = urem i9 %add_ln65_2, i9 7" [Filter.cpp:65]   --->   Operation 186 'urem' 'urem_ln65_2' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 187 [2/13] (1.75ns)   --->   "%urem_ln65_3 = urem i9 %add_ln65_3, i9 7" [Filter.cpp:65]   --->   Operation 187 'urem' 'urem_ln65_3' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 188 [2/13] (1.75ns)   --->   "%urem_ln65_4 = urem i9 %add_ln65_4, i9 7" [Filter.cpp:65]   --->   Operation 188 'urem' 'urem_ln65_4' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 16> <Delay = 2.83>
ST_20 : Operation 189 [1/13] (1.75ns)   --->   "%rem15_urem_i = urem i9 %Y_1, i9 7" [Filter.cpp:74]   --->   Operation 189 'urem' 'rem15_urem_i' <Predicate = (!icmp_ln76)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 190 [1/13] (1.75ns)   --->   "%rem15_1_urem_i = urem i9 %Y_2, i9 7" [Filter.cpp:74]   --->   Operation 190 'urem' 'rem15_1_urem_i' <Predicate = true> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 191 [2/3] (1.08ns) (grouped into DSP with root node add_ln78)   --->   "%mul_ln65 = mul i12 %zext_ln65, i12 474" [Filter.cpp:65]   --->   Operation 191 'mul' 'mul_ln65' <Predicate = (!icmp_ln74)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 192 [1/13] (1.75ns)   --->   "%rem15_1_urem_i_mid1 = urem i9 %Y_2_mid1, i9 7" [Filter.cpp:74]   --->   Operation 192 'urem' 'rem15_1_urem_i_mid1' <Predicate = (!icmp_ln74 & icmp_ln76)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 193 [1/13] (1.75ns)   --->   "%urem_ln65_1 = urem i9 %add_ln65_1, i9 7" [Filter.cpp:65]   --->   Operation 193 'urem' 'urem_ln65_1' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln65_1 = zext i9 %urem_ln65_1" [Filter.cpp:65]   --->   Operation 194 'zext' 'zext_ln65_1' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_20 : Operation 195 [3/3] (1.08ns) (grouped into DSP with root node add_ln84_2)   --->   "%mul_ln65_1 = mul i12 %zext_ln65_1, i12 474" [Filter.cpp:65]   --->   Operation 195 'mul' 'mul_ln65_1' <Predicate = (!icmp_ln74)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 196 [1/13] (1.75ns)   --->   "%urem_ln65_2 = urem i9 %add_ln65_2, i9 7" [Filter.cpp:65]   --->   Operation 196 'urem' 'urem_ln65_2' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln65_2 = zext i9 %urem_ln65_2" [Filter.cpp:65]   --->   Operation 197 'zext' 'zext_ln65_2' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_20 : Operation 198 [3/3] (1.08ns) (grouped into DSP with root node add_ln84_3)   --->   "%mul_ln65_2 = mul i12 %zext_ln65_2, i12 474" [Filter.cpp:65]   --->   Operation 198 'mul' 'mul_ln65_2' <Predicate = (!icmp_ln74)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 199 [1/13] (1.75ns)   --->   "%urem_ln65_3 = urem i9 %add_ln65_3, i9 7" [Filter.cpp:65]   --->   Operation 199 'urem' 'urem_ln65_3' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln65_3 = zext i9 %urem_ln65_3" [Filter.cpp:65]   --->   Operation 200 'zext' 'zext_ln65_3' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_20 : Operation 201 [3/3] (1.08ns) (grouped into DSP with root node add_ln84_4)   --->   "%mul_ln65_3 = mul i12 %zext_ln65_3, i12 474" [Filter.cpp:65]   --->   Operation 201 'mul' 'mul_ln65_3' <Predicate = (!icmp_ln74)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 202 [1/13] (1.75ns)   --->   "%urem_ln65_4 = urem i9 %add_ln65_4, i9 7" [Filter.cpp:65]   --->   Operation 202 'urem' 'urem_ln65_4' <Predicate = (!icmp_ln74)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln65_4 = zext i9 %urem_ln65_4" [Filter.cpp:65]   --->   Operation 203 'zext' 'zext_ln65_4' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_20 : Operation 204 [3/3] (1.08ns) (grouped into DSP with root node add_ln84_5)   --->   "%mul_ln65_4 = mul i12 %zext_ln65_4, i12 474" [Filter.cpp:65]   --->   Operation 204 'mul' 'mul_ln65_4' <Predicate = (!icmp_ln74)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 17> <Delay = 3.45>
ST_21 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i9 %rem15_urem_i" [Filter.cpp:84]   --->   Operation 205 'zext' 'zext_ln84' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_21 : Operation 206 [1/1] (2.49ns)   --->   "%mul_ln84 = mul i12 %zext_ln84, i12 474" [Filter.cpp:84]   --->   Operation 206 'mul' 'mul_ln84' <Predicate = (!icmp_ln76)> <Delay = 2.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 207 [1/1] (0.00ns)   --->   "%rem15_1_urem_cast_i = zext i9 %rem15_1_urem_i" [Filter.cpp:74]   --->   Operation 207 'zext' 'rem15_1_urem_cast_i' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 208 [1/1] (2.49ns)   --->   "%mul16_1_i = mul i12 %rem15_1_urem_cast_i, i12 474" [Filter.cpp:74]   --->   Operation 208 'mul' 'mul16_1_i' <Predicate = true> <Delay = 2.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 209 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 209 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 210 [1/3] (0.00ns) (grouped into DSP with root node add_ln78)   --->   "%mul_ln65 = mul i12 %zext_ln65, i12 474" [Filter.cpp:65]   --->   Operation 210 'mul' 'mul_ln65' <Predicate = (!icmp_ln74)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node add_ln84)   --->   "%select_ln65_2 = select i1 %icmp_ln76, i12 %mul16_1_i, i12 %mul_ln84" [Filter.cpp:65]   --->   Operation 211 'select' 'select_ln65_2' <Predicate = (!icmp_ln74)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 212 [1/1] (0.00ns)   --->   "%rem15_1_urem_cast_i_mid1 = zext i9 %rem15_1_urem_i_mid1" [Filter.cpp:74]   --->   Operation 212 'zext' 'rem15_1_urem_cast_i_mid1' <Predicate = (!icmp_ln74 & icmp_ln76)> <Delay = 0.00>
ST_21 : Operation 213 [1/1] (2.49ns)   --->   "%mul16_1_i_mid1 = mul i12 %rem15_1_urem_cast_i_mid1, i12 474" [Filter.cpp:74]   --->   Operation 213 'mul' 'mul16_1_i_mid1' <Predicate = (!icmp_ln74 & icmp_ln76)> <Delay = 2.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node add_ln84_1)   --->   "%select_ln65_3 = select i1 %icmp_ln76, i12 %mul16_1_i_mid1, i12 %mul16_1_i" [Filter.cpp:65]   --->   Operation 214 'select' 'select_ln65_3' <Predicate = (!icmp_ln74)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 215 [2/3] (1.08ns) (grouped into DSP with root node add_ln84_2)   --->   "%mul_ln65_1 = mul i12 %zext_ln65_1, i12 474" [Filter.cpp:65]   --->   Operation 215 'mul' 'mul_ln65_1' <Predicate = (!icmp_ln74)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 216 [2/3] (1.08ns) (grouped into DSP with root node add_ln84_3)   --->   "%mul_ln65_2 = mul i12 %zext_ln65_2, i12 474" [Filter.cpp:65]   --->   Operation 216 'mul' 'mul_ln65_2' <Predicate = (!icmp_ln74)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 217 [2/3] (1.08ns) (grouped into DSP with root node add_ln84_4)   --->   "%mul_ln65_3 = mul i12 %zext_ln65_3, i12 474" [Filter.cpp:65]   --->   Operation 217 'mul' 'mul_ln65_3' <Predicate = (!icmp_ln74)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 218 [2/3] (1.08ns) (grouped into DSP with root node add_ln84_5)   --->   "%mul_ln65_4 = mul i12 %zext_ln65_4, i12 474" [Filter.cpp:65]   --->   Operation 218 'mul' 'mul_ln65_4' <Predicate = (!icmp_ln74)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 219 [1/1] (0.00ns)   --->   "%X_1_cast_i = zext i9 %select_ln65" [Filter.cpp:65]   --->   Operation 219 'zext' 'X_1_cast_i' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_21 : Operation 220 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln78 = add i12 %mul_ln65, i12 %X_1_cast_i" [Filter.cpp:78]   --->   Operation 220 'add' 'add_ln78' <Predicate = (!icmp_ln74)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 221 [1/1] (0.96ns) (out node of the LUT)   --->   "%add_ln84 = add i12 %select_ln65_2, i12 %X_1_cast_i" [Filter.cpp:84]   --->   Operation 221 'add' 'add_ln84' <Predicate = (!icmp_ln74)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 222 [1/1] (0.96ns) (out node of the LUT)   --->   "%add_ln84_1 = add i12 %select_ln65_3, i12 %X_1_cast_i" [Filter.cpp:84]   --->   Operation 222 'add' 'add_ln84_1' <Predicate = (!icmp_ln74)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 18> <Delay = 3.29>
ST_22 : Operation 223 [1/3] (0.00ns) (grouped into DSP with root node add_ln84_2)   --->   "%mul_ln65_1 = mul i12 %zext_ln65_1, i12 474" [Filter.cpp:65]   --->   Operation 223 'mul' 'mul_ln65_1' <Predicate = (!icmp_ln74)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 224 [1/3] (0.00ns) (grouped into DSP with root node add_ln84_3)   --->   "%mul_ln65_2 = mul i12 %zext_ln65_2, i12 474" [Filter.cpp:65]   --->   Operation 224 'mul' 'mul_ln65_2' <Predicate = (!icmp_ln74)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 225 [1/3] (0.00ns) (grouped into DSP with root node add_ln84_4)   --->   "%mul_ln65_3 = mul i12 %zext_ln65_3, i12 474" [Filter.cpp:65]   --->   Operation 225 'mul' 'mul_ln65_3' <Predicate = (!icmp_ln74)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 226 [1/3] (0.00ns) (grouped into DSP with root node add_ln84_5)   --->   "%mul_ln65_4 = mul i12 %zext_ln65_4, i12 474" [Filter.cpp:65]   --->   Operation 226 'mul' 'mul_ln65_4' <Predicate = (!icmp_ln74)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 227 [1/1] (1.93ns)   --->   "%tmp_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %TempStream" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 227 'read' 'tmp_1' <Predicate = (!icmp_ln74)> <Delay = 1.93> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 32> <FIFO>
ST_22 : Operation 228 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln78 = add i12 %mul_ln65, i12 %X_1_cast_i" [Filter.cpp:78]   --->   Operation 228 'add' 'add_ln78' <Predicate = (!icmp_ln74)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i12 %add_ln78" [Filter.cpp:78]   --->   Operation 229 'zext' 'zext_ln78' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_22 : Operation 230 [1/1] (0.00ns)   --->   "%Input_tmp_addr_1 = getelementptr i8 %Input_tmp, i64 0, i64 %zext_ln78" [Filter.cpp:78]   --->   Operation 230 'getelementptr' 'Input_tmp_addr_1' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_22 : Operation 231 [1/1] (1.35ns)   --->   "%store_ln78 = store i8 %tmp_1, i12 %Input_tmp_addr_1" [Filter.cpp:78]   --->   Operation 231 'store' 'store_ln78' <Predicate = (!icmp_ln74)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 3318> <RAM>
ST_22 : Operation 232 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln84_2 = add i12 %mul_ln65_1, i12 %X_1_cast_i" [Filter.cpp:84]   --->   Operation 232 'add' 'add_ln84_2' <Predicate = (!icmp_ln74)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 233 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln84_3 = add i12 %mul_ln65_2, i12 %X_1_cast_i" [Filter.cpp:84]   --->   Operation 233 'add' 'add_ln84_3' <Predicate = (!icmp_ln74)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 234 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln84_4 = add i12 %mul_ln65_3, i12 %X_1_cast_i" [Filter.cpp:84]   --->   Operation 234 'add' 'add_ln84_4' <Predicate = (!icmp_ln74)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 235 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln84_5 = add i12 %mul_ln65_4, i12 %X_1_cast_i" [Filter.cpp:84]   --->   Operation 235 'add' 'add_ln84_5' <Predicate = (!icmp_ln74)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 19> <Delay = 2.18>
ST_23 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln84_1 = zext i12 %add_ln84" [Filter.cpp:84]   --->   Operation 236 'zext' 'zext_ln84_1' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_23 : Operation 237 [1/1] (0.00ns)   --->   "%Input_tmp_addr_2 = getelementptr i8 %Input_tmp, i64 0, i64 %zext_ln84_1" [Filter.cpp:84]   --->   Operation 237 'getelementptr' 'Input_tmp_addr_2' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_23 : Operation 238 [2/2] (1.35ns)   --->   "%Input_tmp_load = load i12 %Input_tmp_addr_2" [Filter.cpp:84]   --->   Operation 238 'load' 'Input_tmp_load' <Predicate = (!icmp_ln74)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 3318> <RAM>
ST_23 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln84_2 = zext i12 %add_ln84_1" [Filter.cpp:84]   --->   Operation 239 'zext' 'zext_ln84_2' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_23 : Operation 240 [1/1] (0.00ns)   --->   "%Input_tmp_addr_3 = getelementptr i8 %Input_tmp, i64 0, i64 %zext_ln84_2" [Filter.cpp:84]   --->   Operation 240 'getelementptr' 'Input_tmp_addr_3' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_23 : Operation 241 [2/2] (1.35ns)   --->   "%Input_tmp_load_1 = load i12 %Input_tmp_addr_3" [Filter.cpp:84]   --->   Operation 241 'load' 'Input_tmp_load_1' <Predicate = (!icmp_ln74)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 3318> <RAM>
ST_23 : Operation 242 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln84_2 = add i12 %mul_ln65_1, i12 %X_1_cast_i" [Filter.cpp:84]   --->   Operation 242 'add' 'add_ln84_2' <Predicate = (!icmp_ln74)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln84_4 = zext i12 %add_ln84_2" [Filter.cpp:84]   --->   Operation 243 'zext' 'zext_ln84_4' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_23 : Operation 244 [1/1] (0.00ns)   --->   "%Input_tmp_addr_4 = getelementptr i8 %Input_tmp, i64 0, i64 %zext_ln84_4" [Filter.cpp:84]   --->   Operation 244 'getelementptr' 'Input_tmp_addr_4' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_23 : Operation 245 [2/2] (1.35ns)   --->   "%Input_tmp_load_2 = load i12 %Input_tmp_addr_4" [Filter.cpp:84]   --->   Operation 245 'load' 'Input_tmp_load_2' <Predicate = (!icmp_ln74)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 3318> <RAM>
ST_23 : Operation 246 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln84_3 = add i12 %mul_ln65_2, i12 %X_1_cast_i" [Filter.cpp:84]   --->   Operation 246 'add' 'add_ln84_3' <Predicate = (!icmp_ln74)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln84_6 = zext i12 %add_ln84_3" [Filter.cpp:84]   --->   Operation 247 'zext' 'zext_ln84_6' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_23 : Operation 248 [1/1] (0.00ns)   --->   "%Input_tmp_addr_5 = getelementptr i8 %Input_tmp, i64 0, i64 %zext_ln84_6" [Filter.cpp:84]   --->   Operation 248 'getelementptr' 'Input_tmp_addr_5' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_23 : Operation 249 [2/2] (1.35ns)   --->   "%Input_tmp_load_3 = load i12 %Input_tmp_addr_5" [Filter.cpp:84]   --->   Operation 249 'load' 'Input_tmp_load_3' <Predicate = (!icmp_ln74)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 3318> <RAM>
ST_23 : Operation 250 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln84_4 = add i12 %mul_ln65_3, i12 %X_1_cast_i" [Filter.cpp:84]   --->   Operation 250 'add' 'add_ln84_4' <Predicate = (!icmp_ln74)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln84_8 = zext i12 %add_ln84_4" [Filter.cpp:84]   --->   Operation 251 'zext' 'zext_ln84_8' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_23 : Operation 252 [1/1] (0.00ns)   --->   "%Input_tmp_addr_6 = getelementptr i8 %Input_tmp, i64 0, i64 %zext_ln84_8" [Filter.cpp:84]   --->   Operation 252 'getelementptr' 'Input_tmp_addr_6' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_23 : Operation 253 [2/2] (1.35ns)   --->   "%Input_tmp_load_4 = load i12 %Input_tmp_addr_6" [Filter.cpp:84]   --->   Operation 253 'load' 'Input_tmp_load_4' <Predicate = (!icmp_ln74)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 3318> <RAM>
ST_23 : Operation 254 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln84_5 = add i12 %mul_ln65_4, i12 %X_1_cast_i" [Filter.cpp:84]   --->   Operation 254 'add' 'add_ln84_5' <Predicate = (!icmp_ln74)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln84_9 = zext i12 %add_ln84_5" [Filter.cpp:84]   --->   Operation 255 'zext' 'zext_ln84_9' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_23 : Operation 256 [1/1] (0.00ns)   --->   "%Input_tmp_addr_7 = getelementptr i8 %Input_tmp, i64 0, i64 %zext_ln84_9" [Filter.cpp:84]   --->   Operation 256 'getelementptr' 'Input_tmp_addr_7' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_23 : Operation 257 [2/2] (1.35ns)   --->   "%Input_tmp_load_5 = load i12 %Input_tmp_addr_7" [Filter.cpp:84]   --->   Operation 257 'load' 'Input_tmp_load_5' <Predicate = (!icmp_ln74)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 3318> <RAM>

State 24 <SV = 20> <Delay = 2.44>
ST_24 : Operation 258 [1/2] (1.35ns)   --->   "%Input_tmp_load = load i12 %Input_tmp_addr_2" [Filter.cpp:84]   --->   Operation 258 'load' 'Input_tmp_load' <Predicate = (!icmp_ln74)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 3318> <RAM>
ST_24 : Operation 259 [1/2] (1.35ns)   --->   "%Input_tmp_load_1 = load i12 %Input_tmp_addr_3" [Filter.cpp:84]   --->   Operation 259 'load' 'Input_tmp_load_1' <Predicate = (!icmp_ln74)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 3318> <RAM>
ST_24 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln84_3 = zext i8 %Input_tmp_load_1" [Filter.cpp:84]   --->   Operation 260 'zext' 'zext_ln84_3' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_24 : Operation 261 [1/2] (1.35ns)   --->   "%Input_tmp_load_2 = load i12 %Input_tmp_addr_4" [Filter.cpp:84]   --->   Operation 261 'load' 'Input_tmp_load_2' <Predicate = (!icmp_ln74)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 3318> <RAM>
ST_24 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln84_5 = zext i8 %Input_tmp_load_2" [Filter.cpp:84]   --->   Operation 262 'zext' 'zext_ln84_5' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_24 : Operation 263 [1/2] (1.35ns)   --->   "%Input_tmp_load_3 = load i12 %Input_tmp_addr_5" [Filter.cpp:84]   --->   Operation 263 'load' 'Input_tmp_load_3' <Predicate = (!icmp_ln74)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 3318> <RAM>
ST_24 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln84_7 = zext i8 %Input_tmp_load_3" [Filter.cpp:84]   --->   Operation 264 'zext' 'zext_ln84_7' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_24 : Operation 265 [3/3] (1.08ns) (grouped into DSP with root node add_ln84_6)   --->   "%mul_ln84_1 = mul i15 %zext_ln84_7, i15 98" [Filter.cpp:84]   --->   Operation 265 'mul' 'mul_ln84_1' <Predicate = (!icmp_ln74)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 266 [1/2] (1.35ns)   --->   "%Input_tmp_load_4 = load i12 %Input_tmp_addr_6" [Filter.cpp:84]   --->   Operation 266 'load' 'Input_tmp_load_4' <Predicate = (!icmp_ln74)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 3318> <RAM>
ST_24 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i8 %Input_tmp_load_4" [Filter.cpp:79]   --->   Operation 267 'zext' 'zext_ln79' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_24 : Operation 268 [1/2] (1.35ns)   --->   "%Input_tmp_load_5 = load i12 %Input_tmp_addr_7" [Filter.cpp:84]   --->   Operation 268 'load' 'Input_tmp_load_5' <Predicate = (!icmp_ln74)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 3318> <RAM>
ST_24 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln79_1 = zext i8 %Input_tmp_load_5" [Filter.cpp:79]   --->   Operation 269 'zext' 'zext_ln79_1' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_24 : Operation 270 [1/1] (0.90ns)   --->   "%tmp_i = add i9 %zext_ln79, i9 %zext_ln84_5" [Filter.cpp:79]   --->   Operation 270 'add' 'tmp_i' <Predicate = (!icmp_ln74)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 271 [1/1] (0.90ns)   --->   "%tmp2_i = add i9 %zext_ln79_1, i9 %zext_ln84_3" [Filter.cpp:79]   --->   Operation 271 'add' 'tmp2_i' <Predicate = (!icmp_ln74)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_2_cast_i = zext i8 %tmp_1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 272 'zext' 'tmp_2_cast_i' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_24 : Operation 273 [1/1] (0.00ns)   --->   "%Input_tmp_load_cast_i = zext i8 %Input_tmp_load" [Filter.cpp:84]   --->   Operation 273 'zext' 'Input_tmp_load_cast_i' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_24 : Operation 274 [1/1] (0.90ns)   --->   "%tmp41_i = add i9 %Input_tmp_load_cast_i, i9 %tmp_2_cast_i" [Filter.cpp:84]   --->   Operation 274 'add' 'tmp41_i' <Predicate = (!icmp_ln74)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 21> <Delay = 1.08>
ST_25 : Operation 275 [2/3] (1.08ns) (grouped into DSP with root node add_ln84_6)   --->   "%mul_ln84_1 = mul i15 %zext_ln84_7, i15 98" [Filter.cpp:84]   --->   Operation 275 'mul' 'mul_ln84_1' <Predicate = (!icmp_ln74)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 22> <Delay = 0.83>
ST_26 : Operation 276 [1/3] (0.00ns) (grouped into DSP with root node add_ln84_6)   --->   "%mul_ln84_1 = mul i15 %zext_ln84_7, i15 98" [Filter.cpp:84]   --->   Operation 276 'mul' 'mul_ln84_1' <Predicate = (!icmp_ln74)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 277 [1/1] (0.00ns)   --->   "%tmp5_i = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %tmp41_i, i1 0" [Filter.cpp:84]   --->   Operation 277 'bitconcatenate' 'tmp5_i' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_26 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln84_10 = zext i10 %tmp5_i" [Filter.cpp:84]   --->   Operation 278 'zext' 'zext_ln84_10' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_26 : Operation 279 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln84_6 = add i15 %mul_ln84_1, i15 %zext_ln84_10" [Filter.cpp:84]   --->   Operation 279 'add' 'add_ln84_6' <Predicate = (!icmp_ln74)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 23> <Delay = 3.77>
ST_27 : Operation 280 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_74_3_VITIS_LOOP_76_4_str"   --->   Operation 280 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_27 : Operation 281 [1/1] (0.00ns)   --->   "%empty_68 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 125136, i64 125136, i64 125136"   --->   Operation 281 'speclooptripcount' 'empty_68' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_27 : Operation 282 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 282 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_27 : Operation 283 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 283 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_27 : Operation 284 [1/1] (0.00ns)   --->   "%p_shl3_i = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %tmp_i, i6 0" [Filter.cpp:79]   --->   Operation 284 'bitconcatenate' 'p_shl3_i' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_27 : Operation 285 [1/1] (0.00ns)   --->   "%p_shl3_cast_i = zext i15 %p_shl3_i" [Filter.cpp:79]   --->   Operation 285 'zext' 'p_shl3_cast_i' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_27 : Operation 286 [1/1] (0.00ns)   --->   "%p_shl4_i = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %tmp_i, i1 0" [Filter.cpp:79]   --->   Operation 286 'bitconcatenate' 'p_shl4_i' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_27 : Operation 287 [1/1] (0.00ns)   --->   "%p_shl4_cast_i = zext i10 %p_shl4_i" [Filter.cpp:79]   --->   Operation 287 'zext' 'p_shl4_cast_i' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_27 : Operation 288 [1/1] (1.00ns)   --->   "%tmp1_i = sub i16 %p_shl3_cast_i, i16 %p_shl4_cast_i" [Filter.cpp:79]   --->   Operation 288 'sub' 'tmp1_i' <Predicate = (!icmp_ln74)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 289 [1/1] (0.00ns)   --->   "%tmp2_cast6_i = zext i9 %tmp2_i" [Filter.cpp:79]   --->   Operation 289 'zext' 'tmp2_cast6_i' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_27 : Operation 290 [1/1] (0.00ns)   --->   "%p_shl_i = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %tmp2_i, i4 0" [Filter.cpp:79]   --->   Operation 290 'bitconcatenate' 'p_shl_i' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_27 : Operation 291 [1/1] (0.00ns)   --->   "%p_shl_cast_i = zext i13 %p_shl_i" [Filter.cpp:79]   --->   Operation 291 'zext' 'p_shl_cast_i' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_27 : Operation 292 [1/1] (0.97ns)   --->   "%tmp3_i = sub i14 %p_shl_cast_i, i14 %tmp2_cast6_i" [Filter.cpp:79]   --->   Operation 292 'sub' 'tmp3_i' <Predicate = (!icmp_ln74)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 293 [1/1] (0.00ns)   --->   "%tmp3_cast_i = sext i14 %tmp3_i" [Filter.cpp:79]   --->   Operation 293 'sext' 'tmp3_cast_i' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_27 : Operation 294 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln84_6 = add i15 %mul_ln84_1, i15 %zext_ln84_10" [Filter.cpp:84]   --->   Operation 294 'add' 'add_ln84_6' <Predicate = (!icmp_ln74)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln84_11 = zext i15 %add_ln84_6" [Filter.cpp:84]   --->   Operation 295 'zext' 'zext_ln84_11' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_27 : Operation 296 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_7 = add i16 %zext_ln84_11, i16 %tmp3_cast_i" [Filter.cpp:84]   --->   Operation 296 'add' 'add_ln84_7' <Predicate = (!icmp_ln74)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_27 : Operation 297 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%Sum = add i16 %add_ln84_7, i16 %tmp1_i" [Filter.cpp:84]   --->   Operation 297 'add' 'Sum' <Predicate = (!icmp_ln74)> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_27 : Operation 298 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %Sum, i32 8, i32 15" [Filter.cpp:87]   --->   Operation 298 'partselect' 'trunc_ln' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_27 : Operation 299 [1/1] (1.93ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %outStream, i8 %trunc_ln" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 299 'write' 'write_ln174' <Predicate = (!icmp_ln74)> <Delay = 1.93> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 32> <FIFO>
ST_27 : Operation 300 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.i.preheader"   --->   Operation 300 'br' 'br_ln0' <Predicate = (!icmp_ln74)> <Delay = 0.00>

State 28 <SV = 18> <Delay = 0.00>
ST_28 : Operation 301 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 301 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.67ns, clock uncertainty: 1.8ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', Filter.cpp:68) with incoming values : ('add_ln68', Filter.cpp:68) [15]  (0.489 ns)

 <State 2>: 2.24ns
The critical path consists of the following:
	'phi' operation ('X', Filter.cpp:69) with incoming values : ('add_ln69', Filter.cpp:69) [17]  (0 ns)
	'icmp' operation ('icmp_ln69', Filter.cpp:69) [25]  (0.857 ns)
	'select' operation ('select_ln68', Filter.cpp:68) [26]  (0.458 ns)
	'add' operation ('add_ln69', Filter.cpp:69) [39]  (0.921 ns)

 <State 3>: 1.09ns
The critical path consists of the following:
	'mul' operation of DSP[35] ('mul_ln68', Filter.cpp:68) [30]  (1.09 ns)

 <State 4>: 0.831ns
The critical path consists of the following:
	'mul' operation of DSP[35] ('mul_ln68', Filter.cpp:68) [30]  (0 ns)
	'add' operation of DSP[35] ('add_ln70', Filter.cpp:70) [35]  (0.831 ns)

 <State 5>: 3.29ns
The critical path consists of the following:
	fifo read on port 'TempStream' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [34]  (1.94 ns)
	'store' operation ('store_ln70', Filter.cpp:70) of variable 'tmp', /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'Input_tmp', Filter.cpp:66 [38]  (1.35 ns)

 <State 6>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten7', Filter.cpp:74) with incoming values : ('add_ln74', Filter.cpp:74) [44]  (0.489 ns)

 <State 7>: 3.53ns
The critical path consists of the following:
	'phi' operation ('X', Filter.cpp:76) with incoming values : ('add_ln76', Filter.cpp:76) [46]  (0 ns)
	'icmp' operation ('icmp_ln76', Filter.cpp:76) [61]  (0.857 ns)
	'select' operation ('select_ln65_1', Filter.cpp:65) [63]  (0 ns)
	'add' operation ('add_ln65', Filter.cpp:65) [64]  (0.921 ns)
	'urem' operation ('urem_ln65', Filter.cpp:65) [65]  (1.75 ns)

 <State 8>: 2.67ns
The critical path consists of the following:
	'add' operation ('Y_2_mid1', Filter.cpp:74) [69]  (0.921 ns)
	'urem' operation ('rem15_1_urem_i_mid1', Filter.cpp:74) [70]  (1.75 ns)

 <State 9>: 1.75ns
The critical path consists of the following:
	'urem' operation ('rem15_urem_i', Filter.cpp:74) [48]  (1.75 ns)

 <State 10>: 1.75ns
The critical path consists of the following:
	'urem' operation ('rem15_urem_i', Filter.cpp:74) [48]  (1.75 ns)

 <State 11>: 1.75ns
The critical path consists of the following:
	'urem' operation ('rem15_urem_i', Filter.cpp:74) [48]  (1.75 ns)

 <State 12>: 1.75ns
The critical path consists of the following:
	'urem' operation ('rem15_urem_i', Filter.cpp:74) [48]  (1.75 ns)

 <State 13>: 1.75ns
The critical path consists of the following:
	'urem' operation ('rem15_urem_i', Filter.cpp:74) [48]  (1.75 ns)

 <State 14>: 1.75ns
The critical path consists of the following:
	'urem' operation ('rem15_urem_i', Filter.cpp:74) [48]  (1.75 ns)

 <State 15>: 1.75ns
The critical path consists of the following:
	'urem' operation ('rem15_urem_i', Filter.cpp:74) [48]  (1.75 ns)

 <State 16>: 1.75ns
The critical path consists of the following:
	'urem' operation ('rem15_urem_i', Filter.cpp:74) [48]  (1.75 ns)

 <State 17>: 1.75ns
The critical path consists of the following:
	'urem' operation ('rem15_urem_i', Filter.cpp:74) [48]  (1.75 ns)

 <State 18>: 1.75ns
The critical path consists of the following:
	'urem' operation ('rem15_urem_i', Filter.cpp:74) [48]  (1.75 ns)

 <State 19>: 2.84ns
The critical path consists of the following:
	'urem' operation ('urem_ln65', Filter.cpp:65) [65]  (1.75 ns)
	'mul' operation of DSP[99] ('mul_ln65', Filter.cpp:65) [67]  (1.09 ns)

 <State 20>: 2.84ns
The critical path consists of the following:
	'urem' operation ('urem_ln65_1', Filter.cpp:65) [76]  (1.75 ns)
	'mul' operation of DSP[112] ('mul_ln65_1', Filter.cpp:65) [78]  (1.09 ns)

 <State 21>: 3.45ns
The critical path consists of the following:
	'mul' operation ('mul_ln84', Filter.cpp:84) [50]  (2.49 ns)
	'select' operation ('select_ln65_2', Filter.cpp:65) [68]  (0 ns)
	'add' operation ('add_ln84', Filter.cpp:84) [103]  (0.962 ns)

 <State 22>: 3.29ns
The critical path consists of the following:
	fifo read on port 'TempStream' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [98]  (1.94 ns)
	'store' operation ('store_ln78', Filter.cpp:78) of variable 'tmp', /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'Input_tmp', Filter.cpp:66 [102]  (1.35 ns)

 <State 23>: 2.18ns
The critical path consists of the following:
	'add' operation of DSP[112] ('add_ln84_2', Filter.cpp:84) [112]  (0.831 ns)
	'getelementptr' operation ('Input_tmp_addr_4', Filter.cpp:84) [114]  (0 ns)
	'load' operation ('Input_tmp_load_2', Filter.cpp:84) on array 'Input_tmp', Filter.cpp:66 [115]  (1.35 ns)

 <State 24>: 2.44ns
The critical path consists of the following:
	'load' operation ('Input_tmp_load_3', Filter.cpp:84) on array 'Input_tmp', Filter.cpp:66 [120]  (1.35 ns)
	'mul' operation of DSP[150] ('mul_ln84_1', Filter.cpp:84) [122]  (1.09 ns)

 <State 25>: 1.09ns
The critical path consists of the following:
	'mul' operation of DSP[150] ('mul_ln84_1', Filter.cpp:84) [122]  (1.09 ns)

 <State 26>: 0.831ns
The critical path consists of the following:
	'mul' operation of DSP[150] ('mul_ln84_1', Filter.cpp:84) [122]  (0 ns)
	'add' operation of DSP[150] ('add_ln84_6', Filter.cpp:84) [150]  (0.831 ns)

 <State 27>: 3.77ns
The critical path consists of the following:
	'sub' operation ('tmp1_i', Filter.cpp:79) [138]  (1 ns)
	'add' operation ('Sum', Filter.cpp:84) [153]  (0.829 ns)
	fifo write on port 'outStream' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [155]  (1.94 ns)

 <State 28>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
