=====
SETUP
12.499
66.834
79.333
ALE_n_ibuf
55.555
57.869
DAL_latched_8_s0
60.988
61.220
n536_s13
63.318
63.867
n536_s11
63.869
64.331
n536_s4
64.333
64.850
n1068_s3
65.285
65.834
n1054_s0
66.008
66.335
tx_send_s0
66.834
=====
SETUP
12.828
66.505
79.333
ALE_n_ibuf
55.555
57.869
DAL_latched_8_s0
60.988
61.220
n536_s13
63.318
63.867
n536_s11
63.869
64.331
n536_s4
64.333
64.850
n1068_s3
65.285
65.834
n1068_s1
65.837
66.164
tx_data_0_s0
66.505
=====
SETUP
12.828
66.505
79.333
ALE_n_ibuf
55.555
57.869
DAL_latched_8_s0
60.988
61.220
n536_s13
63.318
63.867
n536_s11
63.869
64.331
n536_s4
64.333
64.850
n1068_s3
65.285
65.834
n1068_s1
65.837
66.164
tx_data_2_s0
66.505
=====
SETUP
12.828
66.505
79.333
ALE_n_ibuf
55.555
57.869
DAL_latched_8_s0
60.988
61.220
n536_s13
63.318
63.867
n536_s11
63.869
64.331
n536_s4
64.333
64.850
n1068_s3
65.285
65.834
n1068_s1
65.837
66.164
tx_data_3_s0
66.505
=====
SETUP
12.828
66.505
79.333
ALE_n_ibuf
55.555
57.869
DAL_latched_8_s0
60.988
61.220
n536_s13
63.318
63.867
n536_s11
63.869
64.331
n536_s4
64.333
64.850
n1068_s3
65.285
65.834
n1068_s1
65.837
66.164
tx_data_4_s0
66.505
=====
SETUP
12.828
66.505
79.333
ALE_n_ibuf
55.555
57.869
DAL_latched_8_s0
60.988
61.220
n536_s13
63.318
63.867
n536_s11
63.869
64.331
n536_s4
64.333
64.850
n1068_s3
65.285
65.834
n1068_s1
65.837
66.164
tx_data_5_s0
66.505
=====
SETUP
12.828
66.505
79.333
ALE_n_ibuf
55.555
57.869
DAL_latched_8_s0
60.988
61.220
n536_s13
63.318
63.867
n536_s11
63.869
64.331
n536_s4
64.333
64.850
n1068_s3
65.285
65.834
n1068_s1
65.837
66.164
tx_data_6_s0
66.505
=====
SETUP
13.018
66.315
79.333
ALE_n_ibuf
55.555
57.869
DAL_latched_8_s0
60.988
61.220
n536_s13
63.318
63.867
n536_s11
63.869
64.331
n536_s4
64.333
64.850
n1068_s3
65.285
65.834
n1068_s1
65.837
66.164
tx_data_1_s0
66.315
=====
SETUP
13.018
66.315
79.333
ALE_n_ibuf
55.555
57.869
DAL_latched_8_s0
60.988
61.220
n536_s13
63.318
63.867
n536_s11
63.869
64.331
n536_s4
64.333
64.850
n1068_s3
65.285
65.834
n1068_s1
65.837
66.164
tx_data_7_s0
66.315
=====
SETUP
13.091
66.243
79.333
ALE_n_ibuf
55.555
57.869
DAL_latched_8_s0
60.988
61.220
n536_s13
63.318
63.867
n536_s11
63.869
64.331
n536_s4
64.333
64.850
n654_s0
65.269
65.731
rx_clear_s0
66.243
=====
SETUP
22.142
2.088
24.230
SCTL_n_ibuf
0.000
2.088
SCTL_n0_s0
2.088
=====
SETUP
30.881
11.450
42.331
sys_clk_ibuf
0.000
2.088
onboard_rgb_led/clk_count_11_s1
5.329
5.561
onboard_rgb_led/state_0_s11
6.454
7.009
onboard_rgb_led/state_0_s10
7.702
8.272
onboard_rgb_led/state_0_s6
8.273
8.843
onboard_rgb_led/state_0_s5
9.017
9.470
onboard_rgb_led/clk_count_15_s5
10.140
10.710
onboard_rgb_led/clk_count_4_s1
11.450
=====
SETUP
31.065
11.266
42.331
sys_clk_ibuf
0.000
2.088
onboard_rgb_led/clk_count_11_s1
5.329
5.561
onboard_rgb_led/state_0_s11
6.454
7.009
onboard_rgb_led/state_0_s10
7.702
8.272
onboard_rgb_led/state_0_s6
8.273
8.843
onboard_rgb_led/state_0_s5
9.017
9.470
onboard_rgb_led/clk_count_15_s5
10.140
10.710
onboard_rgb_led/clk_count_9_s1
11.266
=====
SETUP
31.065
11.266
42.331
sys_clk_ibuf
0.000
2.088
onboard_rgb_led/clk_count_11_s1
5.329
5.561
onboard_rgb_led/state_0_s11
6.454
7.009
onboard_rgb_led/state_0_s10
7.702
8.272
onboard_rgb_led/state_0_s6
8.273
8.843
onboard_rgb_led/state_0_s5
9.017
9.470
onboard_rgb_led/clk_count_15_s5
10.140
10.710
onboard_rgb_led/clk_count_10_s1
11.266
=====
SETUP
31.065
11.266
42.331
sys_clk_ibuf
0.000
2.088
onboard_rgb_led/clk_count_11_s1
5.329
5.561
onboard_rgb_led/state_0_s11
6.454
7.009
onboard_rgb_led/state_0_s10
7.702
8.272
onboard_rgb_led/state_0_s6
8.273
8.843
onboard_rgb_led/state_0_s5
9.017
9.470
onboard_rgb_led/clk_count_15_s5
10.140
10.710
onboard_rgb_led/clk_count_14_s1
11.266
=====
SETUP
31.069
11.263
42.331
sys_clk_ibuf
0.000
2.088
onboard_rgb_led/clk_count_11_s1
5.329
5.561
onboard_rgb_led/state_0_s11
6.454
7.009
onboard_rgb_led/state_0_s10
7.702
8.272
onboard_rgb_led/state_0_s6
8.273
8.843
onboard_rgb_led/state_0_s5
9.017
9.470
onboard_rgb_led/clk_count_15_s5
10.140
10.710
onboard_rgb_led/clk_count_7_s1
11.263
=====
SETUP
31.069
11.263
42.331
sys_clk_ibuf
0.000
2.088
onboard_rgb_led/clk_count_11_s1
5.329
5.561
onboard_rgb_led/state_0_s11
6.454
7.009
onboard_rgb_led/state_0_s10
7.702
8.272
onboard_rgb_led/state_0_s6
8.273
8.843
onboard_rgb_led/state_0_s5
9.017
9.470
onboard_rgb_led/clk_count_15_s5
10.140
10.710
onboard_rgb_led/clk_count_8_s1
11.263
=====
SETUP
31.256
11.075
42.331
sys_clk_ibuf
0.000
2.088
onboard_rgb_led/clk_count_11_s1
5.329
5.561
onboard_rgb_led/state_0_s11
6.454
7.009
onboard_rgb_led/state_0_s10
7.702
8.272
onboard_rgb_led/state_0_s6
8.273
8.843
onboard_rgb_led/state_0_s5
9.017
9.470
onboard_rgb_led/clk_count_15_s5
10.140
10.710
onboard_rgb_led/clk_count_2_s1
11.075
=====
SETUP
31.256
11.075
42.331
sys_clk_ibuf
0.000
2.088
onboard_rgb_led/clk_count_11_s1
5.329
5.561
onboard_rgb_led/state_0_s11
6.454
7.009
onboard_rgb_led/state_0_s10
7.702
8.272
onboard_rgb_led/state_0_s6
8.273
8.843
onboard_rgb_led/state_0_s5
9.017
9.470
onboard_rgb_led/clk_count_15_s5
10.140
10.710
onboard_rgb_led/clk_count_3_s1
11.075
=====
SETUP
31.256
11.075
42.331
sys_clk_ibuf
0.000
2.088
onboard_rgb_led/clk_count_11_s1
5.329
5.561
onboard_rgb_led/state_0_s11
6.454
7.009
onboard_rgb_led/state_0_s10
7.702
8.272
onboard_rgb_led/state_0_s6
8.273
8.843
onboard_rgb_led/state_0_s5
9.017
9.470
onboard_rgb_led/clk_count_15_s5
10.140
10.710
onboard_rgb_led/clk_count_5_s1
11.075
=====
SETUP
31.256
11.075
42.331
sys_clk_ibuf
0.000
2.088
onboard_rgb_led/clk_count_11_s1
5.329
5.561
onboard_rgb_led/state_0_s11
6.454
7.009
onboard_rgb_led/state_0_s10
7.702
8.272
onboard_rgb_led/state_0_s6
8.273
8.843
onboard_rgb_led/state_0_s5
9.017
9.470
onboard_rgb_led/clk_count_15_s5
10.140
10.710
onboard_rgb_led/clk_count_6_s1
11.075
=====
SETUP
31.256
11.075
42.331
sys_clk_ibuf
0.000
2.088
onboard_rgb_led/clk_count_11_s1
5.329
5.561
onboard_rgb_led/state_0_s11
6.454
7.009
onboard_rgb_led/state_0_s10
7.702
8.272
onboard_rgb_led/state_0_s6
8.273
8.843
onboard_rgb_led/state_0_s5
9.017
9.470
onboard_rgb_led/clk_count_15_s5
10.140
10.710
onboard_rgb_led/clk_count_11_s1
11.075
=====
SETUP
31.256
11.075
42.331
sys_clk_ibuf
0.000
2.088
onboard_rgb_led/clk_count_11_s1
5.329
5.561
onboard_rgb_led/state_0_s11
6.454
7.009
onboard_rgb_led/state_0_s10
7.702
8.272
onboard_rgb_led/state_0_s6
8.273
8.843
onboard_rgb_led/state_0_s5
9.017
9.470
onboard_rgb_led/clk_count_15_s5
10.140
10.710
onboard_rgb_led/clk_count_12_s1
11.075
=====
SETUP
31.256
11.075
42.331
sys_clk_ibuf
0.000
2.088
onboard_rgb_led/clk_count_11_s1
5.329
5.561
onboard_rgb_led/state_0_s11
6.454
7.009
onboard_rgb_led/state_0_s10
7.702
8.272
onboard_rgb_led/state_0_s6
8.273
8.843
onboard_rgb_led/state_0_s5
9.017
9.470
onboard_rgb_led/clk_count_15_s5
10.140
10.710
onboard_rgb_led/clk_count_13_s1
11.075
=====
SETUP
31.256
11.075
42.331
sys_clk_ibuf
0.000
2.088
onboard_rgb_led/clk_count_11_s1
5.329
5.561
onboard_rgb_led/state_0_s11
6.454
7.009
onboard_rgb_led/state_0_s10
7.702
8.272
onboard_rgb_led/state_0_s6
8.273
8.843
onboard_rgb_led/state_0_s5
9.017
9.470
onboard_rgb_led/clk_count_15_s5
10.140
10.710
onboard_rgb_led/clk_count_15_s1
11.075
=====
HOLD
-2.349
168.208
170.557
SCTL_n_ibuf
166.666
168.208
SCTL_n0_s0
168.208
=====
HOLD
0.425
4.019
3.594
sys_clk_ibuf
0.000
1.392
onboard_rgb_led/sout_s5
3.583
3.785
onboard_rgb_led/n298_s16
3.787
4.019
onboard_rgb_led/sout_s5
4.019
=====
HOLD
0.425
4.019
3.594
sys_clk_ibuf
0.000
1.392
onboard_rgb_led/clk_count_15_s1
3.583
3.785
onboard_rgb_led/n302_s18
3.787
4.019
onboard_rgb_led/clk_count_15_s1
4.019
=====
HOLD
0.425
4.019
3.594
sys_clk_ibuf
0.000
1.392
onboard_rgb_led/bit_count_2_s0
3.583
3.785
onboard_rgb_led/n320_s9
3.787
4.019
onboard_rgb_led/bit_count_2_s0
4.019
=====
HOLD
0.425
4.019
3.594
sys_clk_ibuf
0.000
1.392
uart_tx_inst/cycle_cnt_6_s0
3.583
3.785
uart_tx_inst/n151_s5
3.787
4.019
uart_tx_inst/cycle_cnt_6_s0
4.019
=====
HOLD
0.425
4.019
3.594
sys_clk_ibuf
0.000
1.392
uart_rx_inst/cycle_cnt_0_s0
3.583
3.785
uart_rx_inst/n151_s2
3.787
4.019
uart_rx_inst/cycle_cnt_0_s0
4.019
=====
HOLD
0.425
4.019
3.594
sys_clk_ibuf
0.000
1.392
uart_rx_inst/cycle_cnt_6_s0
3.583
3.785
uart_rx_inst/n145_s
3.787
4.019
uart_rx_inst/cycle_cnt_6_s0
4.019
=====
HOLD
0.425
4.019
3.594
sys_clk_ibuf
0.000
1.392
uart_rx_inst/cycle_cnt_12_s0
3.583
3.785
uart_rx_inst/n139_s
3.787
4.019
uart_rx_inst/cycle_cnt_12_s0
4.019
=====
HOLD
0.425
4.019
3.594
sys_clk_ibuf
0.000
1.392
uart_rx_inst/cycle_cnt_14_s0
3.583
3.785
uart_rx_inst/n137_s
3.787
4.019
uart_rx_inst/cycle_cnt_14_s0
4.019
=====
HOLD
0.425
4.019
3.594
sys_clk_ibuf
0.000
1.392
clk_1Hz_s1
3.583
3.785
n817_s2
3.787
4.019
clk_1Hz_s1
4.019
=====
HOLD
0.425
4.019
3.594
sys_clk_ibuf
0.000
1.392
cnt_500ms_2_s0
3.583
3.785
n788_s
3.787
4.019
cnt_500ms_2_s0
4.019
=====
HOLD
0.425
4.019
3.594
sys_clk_ibuf
0.000
1.392
cnt_500ms_6_s0
3.583
3.785
n784_s
3.787
4.019
cnt_500ms_6_s0
4.019
=====
HOLD
0.425
4.019
3.594
sys_clk_ibuf
0.000
1.392
cnt_500ms_8_s0
3.583
3.785
n782_s
3.787
4.019
cnt_500ms_8_s0
4.019
=====
HOLD
0.425
4.019
3.594
sys_clk_ibuf
0.000
1.392
cnt_500ms_12_s0
3.583
3.785
n778_s
3.787
4.019
cnt_500ms_12_s0
4.019
=====
HOLD
0.425
4.019
3.594
sys_clk_ibuf
0.000
1.392
cnt_500ms_14_s0
3.583
3.785
n776_s
3.787
4.019
cnt_500ms_14_s0
4.019
=====
HOLD
0.425
4.019
3.594
sys_clk_ibuf
0.000
1.392
cnt_500ms_18_s0
3.583
3.785
n772_s
3.787
4.019
cnt_500ms_18_s0
4.019
=====
HOLD
0.425
4.019
3.594
sys_clk_ibuf
0.000
1.392
cnt_500ms_20_s0
3.583
3.785
n770_s
3.787
4.019
cnt_500ms_20_s0
4.019
=====
HOLD
0.425
4.019
3.594
sys_clk_ibuf
0.000
1.392
cnt_500ms_24_s0
3.583
3.785
n766_s
3.787
4.019
cnt_500ms_24_s0
4.019
=====
HOLD
0.425
4.019
3.594
sys_clk_ibuf
0.000
1.392
init_cnt_0_s0
3.583
3.785
n227_s2
3.787
4.019
init_cnt_0_s0
4.019
=====
HOLD
0.425
4.019
3.594
sys_clk_ibuf
0.000
1.392
init_cnt_2_s0
3.583
3.785
n225_s
3.787
4.019
init_cnt_2_s0
4.019
=====
HOLD
0.425
4.019
3.594
sys_clk_ibuf
0.000
1.392
init_cnt_6_s0
3.583
3.785
n221_s
3.787
4.019
init_cnt_6_s0
4.019
=====
HOLD
0.425
4.019
3.594
sys_clk_ibuf
0.000
1.392
init_cnt_8_s0
3.583
3.785
n219_s
3.787
4.019
init_cnt_8_s0
4.019
=====
HOLD
0.425
4.019
3.594
sys_clk_ibuf
0.000
1.392
init_cnt_12_s0
3.583
3.785
n215_s
3.787
4.019
init_cnt_12_s0
4.019
=====
HOLD
0.425
4.019
3.594
sys_clk_ibuf
0.000
1.392
init_cnt_14_s0
3.583
3.785
n213_s
3.787
4.019
init_cnt_14_s0
4.019
=====
HOLD
0.425
4.019
3.594
sys_clk_ibuf
0.000
1.392
init_cnt_18_s0
3.583
3.785
n209_s
3.787
4.019
init_cnt_18_s0
4.019
