#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x10551d690 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x10551bcd0 .scope module, "tb_simple_pattern" "tb_simple_pattern" 3 3;
 .timescale -9 -12;
P_0x10550ff70 .param/l "D" 1 3 7, +C4<00000000000000000000000000001000>;
P_0x10550ffb0 .param/l "G0" 1 3 9, C4<111>;
P_0x10550fff0 .param/l "G1" 1 3 10, C4<101>;
P_0x105510030 .param/l "K" 1 3 4, +C4<00000000000000000000000000000011>;
P_0x105510070 .param/l "M" 1 3 5, +C4<000000000000000000000000000000010>;
P_0x1055100b0 .param/l "S" 1 3 6, +C4<0000000000000000000000000000000100>;
P_0x1055100f0 .param/l "Wm" 1 3 8, +C4<00000000000000000000000000000100>;
v0x75d093b60_0 .var "clk", 0 0;
v0x75d093c00_0 .net "dec_bit", 0 0, v0x75d090aa0_0;  1 drivers
v0x75d093ca0_0 .net "dec_bit_valid", 0 0, v0x75d090b40_0;  1 drivers
v0x75d093d40_0 .var/i "dec_count", 31 0;
v0x75d093de0_0 .var "decoded_bits", 63 0;
v0x75d093e80_0 .var "enc_state", 1 0;
v0x75d093f20_0 .var "force_state0", 0 0;
v0x75d094000_0 .var/i "i", 31 0;
v0x75d0940a0_0 .var "rst", 0 0;
v0x75d094140_0 .var "rx_sym", 1 0;
v0x75d0941e0_0 .net "rx_sym_ready", 0 0, L_0x75d094500;  1 drivers
v0x75d094280_0 .var "rx_sym_valid", 0 0;
v0x75d094320_0 .var "test_pattern", 7 0;
v0x75d0943c0_0 .var "y0", 0 0;
v0x75d094460_0 .var "y1", 0 0;
S_0x105515400 .scope module, "dut" "tt_um_viterbi_core" 3 23, 4 3 0, S_0x10551bcd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "rx_sym_valid";
    .port_info 3 /OUTPUT 1 "rx_sym_ready";
    .port_info 4 /INPUT 2 "rx_sym";
    .port_info 5 /OUTPUT 1 "dec_bit_valid";
    .port_info 6 /OUTPUT 1 "dec_bit";
    .port_info 7 /INPUT 1 "force_state0";
P_0x105515e10 .param/l "D" 0 4 5, +C4<00000000000000000000000000001000>;
P_0x105515e50 .param/l "G0_OCT" 0 4 7, +C4<00000000000000000000000000000111>;
P_0x105515e90 .param/l "G1_OCT" 0 4 8, +C4<00000000000000000000000000000101>;
P_0x105515ed0 .param/l "K" 0 4 4, +C4<00000000000000000000000000000011>;
P_0x105515f10 .param/l "M" 1 4 26, +C4<00000000000000000000000000000010>;
P_0x105515f50 .param/l "MSB_MASK" 1 4 210, C4<10>;
P_0x105515f90 .param/l "S" 1 4 27, +C4<00000000000000000000000000000100>;
P_0x105515fd0 .param/l "TIME_W" 1 4 77, +C4<00000000000000000000000000000011>;
P_0x105516010 .param/l "TRACE_ADDR_W" 1 4 29, +C4<00000000000000000000000000000011>;
P_0x105516050 .param/l "Wb" 1 4 28, +C4<00000000000000000000000000000010>;
P_0x105516090 .param/l "Wm" 0 4 6, +C4<00000000000000000000000000000100>;
enum0x75cc74180 .enum4 (2)
   "ST_IDLE" 2'b00,
   "ST_SWEEP" 2'b01,
   "ST_COMMIT" 2'b10,
   "ST_TRACE" 2'b11
 ;
L_0x105514950 .functor AND 1, v0x75d094280_0, L_0x75d094500, C4<1>, C4<1>;
L_0x75cc3d570 .functor BUFZ 2, L_0x75d094960, C4<00>, C4<00>, C4<00>;
L_0x75c878208 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
L_0x1055151b0 .functor OR 2, L_0x75d094960, L_0x75c878208, C4<00>, C4<00>;
L_0x75c878010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x75d091360_0 .net/2u *"_ivl_0", 1 0, L_0x75c878010;  1 drivers
L_0x75c8780a0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x75d091400_0 .net/2u *"_ivl_10", 31 0, L_0x75c8780a0;  1 drivers
L_0x75c8780e8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x75d0914a0_0 .net/2u *"_ivl_14", 1 0, L_0x75c8780e8;  1 drivers
L_0x75c878130 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x75d091540_0 .net/2u *"_ivl_18", 1 0, L_0x75c878130;  1 drivers
L_0x75c878178 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x75d0915e0_0 .net/2u *"_ivl_22", 1 0, L_0x75c878178;  1 drivers
v0x75d091680_0 .net *"_ivl_28", 0 0, L_0x75d0948c0;  1 drivers
L_0x75c8781c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x75d091720_0 .net *"_ivl_30", 0 0, L_0x75c8781c0;  1 drivers
v0x75d0917c0_0 .net/2u *"_ivl_34", 1 0, L_0x75c878208;  1 drivers
L_0x75c8783b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x75d091860_0 .net/2u *"_ivl_40", 1 0, L_0x75c8783b8;  1 drivers
v0x75d091900_0 .net *"_ivl_6", 31 0, L_0x75d0945a0;  1 drivers
L_0x75c878058 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x75d0919a0_0 .net *"_ivl_9", 29 0, L_0x75c878058;  1 drivers
v0x75d091a40_0 .net "accept_sym", 0 0, L_0x105514950;  1 drivers
v0x75d091ae0_0 .net "base_pred", 1 0, L_0x75d094960;  1 drivers
v0x75d091b80_0 .var "best_metric", 3 0;
v0x75d091c20_0 .var "best_state", 1 0;
v0x75d091cc0_0 .net "bit_in", 0 0, L_0x75d094a00;  1 drivers
v0x75d091d60_0 .net "bm0", 1 0, L_0x75cc3d5e0;  1 drivers
v0x75d091e00_0 .net "bm1", 1 0, L_0x75cc3d650;  1 drivers
v0x75d091ea0_0 .net "clk", 0 0, v0x75d093b60_0;  1 drivers
v0x75d091f40_0 .net "dec_bit", 0 0, v0x75d090aa0_0;  alias, 1 drivers
v0x75d091fe0_0 .net "dec_bit_valid", 0 0, v0x75d090b40_0;  alias, 1 drivers
v0x75d092080_0 .net "exp0", 1 0, v0x75d062d00_0;  1 drivers
v0x75d092120_0 .net "exp1", 1 0, v0x75d062f80_0;  1 drivers
v0x75d0921c0_0 .net "force_state0", 0 0, v0x75d093f20_0;  1 drivers
v0x75d092260_0 .var "init_frame_pulse", 0 0;
v0x75d092300_0 .var "init_pending", 0 0;
v0x75d0923a0_0 .net "last_idx", 0 0, L_0x75d094640;  1 drivers
v0x75d092440_0 .net "p0", 1 0, L_0x75cc3d570;  1 drivers
v0x75d0924e0_0 .net "p1", 1 0, L_0x1055151b0;  1 drivers
v0x75d092580_0 .net "pm0", 3 0, v0x75d063660_0;  1 drivers
v0x75d092620_0 .net "pm1", 3 0, v0x75d063700_0;  1 drivers
v0x75d0926c0_0 .net "pm_out", 3 0, L_0x75d095040;  1 drivers
v0x75d092760_0 .net "pm_wr_en", 0 0, L_0x75d0946e0;  1 drivers
v0x75d092800_0 .net "prev_bank_sel", 0 0, v0x75d063480_0;  1 drivers
v0x75d0928a0_0 .net "rst", 0 0, v0x75d0940a0_0;  1 drivers
v0x75d092940_0 .net "rx_sym", 1 0, v0x75d094140_0;  1 drivers
v0x75d0929e0_0 .var "rx_sym_q", 1 0;
v0x75d092a80_0 .net "rx_sym_ready", 0 0, L_0x75d094500;  alias, 1 drivers
v0x75d092b20_0 .net "rx_sym_valid", 0 0, v0x75d094280_0;  1 drivers
v0x75d092bc0_0 .net "s_end_mux", 1 0, L_0x75d095400;  1 drivers
v0x75d092c60_0 .var "s_end_state", 1 0;
v0x75d092d00_0 .var "state", 1 0;
v0x75d092da0_0 .var "state_next", 1 0;
v0x75d092e40_0 .var "surv_row", 3 0;
v0x75d092ee0_0 .net "surv_sel", 0 0, L_0x75d094fa0;  1 drivers
v0x75d092f80_0 .net "surv_wr_en", 0 0, L_0x75d094780;  1 drivers
v0x75d093020_0 .net "surv_wr_ptr", 2 0, v0x75d0905a0_0;  1 drivers
v0x75d0930c0_0 .net "swap_banks", 0 0, L_0x75d094820;  1 drivers
v0x75d093160_0 .var "sweep_idx", 1 0;
v0x75d093200_0 .net "tb_busy", 0 0, v0x75d090960_0;  1 drivers
v0x75d0932a0_0 .var "tb_start", 0 0;
v0x75d093340_0 .var "tb_start_state", 1 0;
v0x75d0933e0_0 .var "tb_start_time", 2 0;
v0x75d093480_0 .net "tb_state", 1 0, v0x75d091180_0;  1 drivers
v0x75d093520_0 .net "tb_time", 2 0, v0x75d0912c0_0;  1 drivers
v0x75d0935c0_0 .var "tb_warmed_up", 0 0;
v0x75d093660_0 .net "trace_surv_bit", 0 0, L_0x75d095360;  1 drivers
E_0x75cc5aa00 .event anyedge, v0x75d092d00_0, v0x75d091a40_0, v0x75d0923a0_0, v0x75d090960_0;
L_0x75d094500 .cmp/eq 2, v0x75d092d00_0, L_0x75c878010;
L_0x75d0945a0 .concat [ 2 30 0 0], v0x75d093160_0, L_0x75c878058;
L_0x75d094640 .cmp/eq 32, L_0x75d0945a0, L_0x75c8780a0;
L_0x75d0946e0 .cmp/eq 2, v0x75d092d00_0, L_0x75c8780e8;
L_0x75d094780 .cmp/eq 2, v0x75d092d00_0, L_0x75c878130;
L_0x75d094820 .cmp/eq 2, v0x75d092d00_0, L_0x75c878178;
L_0x75d0948c0 .part v0x75d093160_0, 1, 1;
L_0x75d094960 .concat [ 1 1 0 0], L_0x75d0948c0, L_0x75c8781c0;
L_0x75d094a00 .part v0x75d093160_0, 0, 1;
L_0x75d095400 .functor MUXZ 2, v0x75d092c60_0, L_0x75c8783b8, v0x75d093f20_0, C4<>;
S_0x105515580 .scope module, "acs" "acs_core" 4 252, 5 1 0, S_0x105515400;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "pm0";
    .port_info 1 /INPUT 4 "pm1";
    .port_info 2 /INPUT 2 "bm0";
    .port_info 3 /INPUT 2 "bm1";
    .port_info 4 /OUTPUT 4 "pm_out";
    .port_info 5 /OUTPUT 1 "surv";
P_0x75d05c100 .param/l "Wb" 0 5 3, +C4<00000000000000000000000000000010>;
P_0x75d05c140 .param/l "Wm" 0 5 2, +C4<00000000000000000000000000000100>;
v0x75d061680_0 .net "bm0", 1 0, L_0x75cc3d5e0;  alias, 1 drivers
v0x75d061720_0 .net "bm1", 1 0, L_0x75cc3d650;  alias, 1 drivers
v0x75d0617c0_0 .net "metric0", 3 0, L_0x75cc54b40;  1 drivers
v0x75d061860_0 .net "metric1", 3 0, L_0x75cc54be0;  1 drivers
v0x75d061900_0 .net "pm0", 3 0, v0x75d063660_0;  alias, 1 drivers
v0x75d0619a0_0 .net "pm1", 3 0, v0x75d063700_0;  alias, 1 drivers
v0x75d061a40_0 .net "pm_out", 3 0, L_0x75d095040;  alias, 1 drivers
v0x75d061ae0_0 .net "surv", 0 0, L_0x75d094fa0;  alias, 1 drivers
L_0x75cc54b40 .ufunc/vec4 TD_tb_simple_pattern.dut.acs.sat_add, 4, v0x75d063660_0, L_0x75cc3d5e0 (v0x75d061400_0, v0x75d0614a0_0) S_0x105508760;
L_0x75cc54be0 .ufunc/vec4 TD_tb_simple_pattern.dut.acs.sat_add, 4, v0x75d063700_0, L_0x75cc3d650 (v0x75d061400_0, v0x75d0614a0_0) S_0x105508760;
L_0x75d094fa0 .cmp/gt 4, L_0x75cc54b40, L_0x75cc54be0;
L_0x75d095040 .functor MUXZ 4, L_0x75cc54b40, L_0x75cc54be0, L_0x75d094fa0, C4<>;
S_0x105508760 .scope autofunction.vec4.s4, "sat_add" "sat_add" 5 13, 5 13 0, S_0x105515580;
 .timescale -9 -12;
v0x75d061400_0 .var "a", 3 0;
v0x75d0614a0_0 .var "b", 1 0;
; Variable sat_add is vec4 return value of scope S_0x105508760
v0x75d0615e0_0 .var "sum", 4 0;
TD_tb_simple_pattern.dut.acs.sat_add ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x75d061400_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x75d0614a0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x75d0615e0_0, 0, 5;
    %load/vec4 v0x75d0615e0_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 15, 0, 4;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x75d0615e0_0;
    %parti/s 4, 0, 2;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %ret/vec4 0, 0, 4;  Assign to sat_add (store_vec4_to_lval)
    %end;
S_0x1055088e0 .scope module, "branch_metric_hd" "branch_metric" 4 241, 6 3 0, S_0x105515400;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "rx_sym";
    .port_info 1 /INPUT 2 "exp_sym0";
    .port_info 2 /INPUT 2 "exp_sym1";
    .port_info 3 /OUTPUT 2 "bm0";
    .port_info 4 /OUTPUT 2 "bm1";
P_0x75cc43a40 .param/l "Wb" 0 6 4, +C4<00000000000000000000000000000010>;
L_0x75cc3d5e0 .functor BUFZ 2, L_0x75d0795e0, C4<00>, C4<00>, C4<00>;
L_0x75cc3d650 .functor BUFZ 2, L_0x75d079680, C4<00>, C4<00>, C4<00>;
v0x75d062800_0 .net "bm0", 1 0, L_0x75cc3d5e0;  alias, 1 drivers
v0x75d0628a0_0 .net "bm0_raw", 1 0, L_0x75d0795e0;  1 drivers
v0x75d062940_0 .net "bm1", 1 0, L_0x75cc3d650;  alias, 1 drivers
v0x75d0629e0_0 .net "bm1_raw", 1 0, L_0x75d079680;  1 drivers
v0x75d062a80_0 .net "exp_sym0", 1 0, v0x75d062d00_0;  alias, 1 drivers
v0x75d062b20_0 .net "exp_sym1", 1 0, v0x75d062f80_0;  alias, 1 drivers
v0x75d062bc0_0 .net "rx_sym", 1 0, v0x75d0929e0_0;  1 drivers
S_0x105514eb0 .scope module, "ham0" "ham2" 6 16, 7 1 0, S_0x1055088e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 2 "c";
L_0x105508a60 .functor XOR 2, v0x75d0929e0_0, v0x75d062d00_0, C4<00>, C4<00>;
v0x75d061b80_0 .net *"_ivl_11", 0 0, L_0x75d094be0;  1 drivers
v0x75d061c20_0 .net *"_ivl_12", 1 0, L_0x75d094c80;  1 drivers
L_0x75c878250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x75d061cc0_0 .net/2u *"_ivl_2", 0 0, L_0x75c878250;  1 drivers
v0x75d061d60_0 .net *"_ivl_5", 0 0, L_0x75d094aa0;  1 drivers
v0x75d061e00_0 .net *"_ivl_6", 1 0, L_0x75d094b40;  1 drivers
L_0x75c878298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x75d061ea0_0 .net/2u *"_ivl_8", 0 0, L_0x75c878298;  1 drivers
v0x75d061f40_0 .net "a", 1 0, v0x75d0929e0_0;  alias, 1 drivers
v0x75d061fe0_0 .net "b", 1 0, v0x75d062d00_0;  alias, 1 drivers
v0x75d062080_0 .net "c", 1 0, L_0x75d0795e0;  alias, 1 drivers
v0x75d062120_0 .net "x", 1 0, L_0x105508a60;  1 drivers
L_0x75d094aa0 .part L_0x105508a60, 1, 1;
L_0x75d094b40 .concat [ 1 1 0 0], L_0x75d094aa0, L_0x75c878250;
L_0x75d094be0 .part L_0x105508a60, 0, 1;
L_0x75d094c80 .concat [ 1 1 0 0], L_0x75d094be0, L_0x75c878298;
L_0x75d0795e0 .arith/sum 2, L_0x75d094b40, L_0x75d094c80;
S_0x105515030 .scope module, "ham1" "ham2" 6 22, 7 1 0, S_0x1055088e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 2 "c";
L_0x105515700 .functor XOR 2, v0x75d0929e0_0, v0x75d062f80_0, C4<00>, C4<00>;
v0x75d0621c0_0 .net *"_ivl_11", 0 0, L_0x75d094e60;  1 drivers
v0x75d062260_0 .net *"_ivl_12", 1 0, L_0x75d094f00;  1 drivers
L_0x75c8782e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x75d062300_0 .net/2u *"_ivl_2", 0 0, L_0x75c8782e0;  1 drivers
v0x75d0623a0_0 .net *"_ivl_5", 0 0, L_0x75d094d20;  1 drivers
v0x75d062440_0 .net *"_ivl_6", 1 0, L_0x75d094dc0;  1 drivers
L_0x75c878328 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x75d0624e0_0 .net/2u *"_ivl_8", 0 0, L_0x75c878328;  1 drivers
v0x75d062580_0 .net "a", 1 0, v0x75d0929e0_0;  alias, 1 drivers
v0x75d062620_0 .net "b", 1 0, v0x75d062f80_0;  alias, 1 drivers
v0x75d0626c0_0 .net "c", 1 0, L_0x75d079680;  alias, 1 drivers
v0x75d062760_0 .net "x", 1 0, L_0x105515700;  1 drivers
L_0x75d094d20 .part L_0x105515700, 1, 1;
L_0x75d094dc0 .concat [ 1 1 0 0], L_0x75d094d20, L_0x75c8782e0;
L_0x75d094e60 .part L_0x105515700, 0, 1;
L_0x75d094f00 .concat [ 1 1 0 0], L_0x75d094e60, L_0x75c878328;
L_0x75d079680 .arith/sum 2, L_0x75d094dc0, L_0x75d094f00;
S_0x1055145f0 .scope module, "expect0" "expected_bits" 4 223, 8 16 0, S_0x105515400;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "pred";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 2 "expected";
P_0x105514770 .param/l "G0_MASK" 1 8 29, C4<111>;
P_0x1055147b0 .param/l "G0_OCT" 0 8 19, +C4<00000000000000000000000000000111>;
P_0x1055147f0 .param/l "G1_MASK" 1 8 30, C4<101>;
P_0x105514830 .param/l "G1_OCT" 0 8 20, +C4<00000000000000000000000000000101>;
P_0x105514870 .param/l "K" 0 8 17, +C4<00000000000000000000000000000011>;
P_0x1055148b0 .param/l "M" 0 8 18, +C4<000000000000000000000000000000010>;
v0x75d062c60_0 .net "b", 0 0, L_0x75d094a00;  alias, 1 drivers
v0x75d062d00_0 .var "expected", 1 0;
v0x75d062da0_0 .net "pred", 1 0, L_0x75cc3d570;  alias, 1 drivers
v0x75d062e40_0 .var "reg_vec", 2 0;
E_0x75cc5aa40 .event anyedge, v0x75d062da0_0, v0x75d062c60_0, v0x75d062e40_0;
S_0x105515a50 .scope module, "expect1" "expected_bits" 4 233, 8 16 0, S_0x105515400;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "pred";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 2 "expected";
P_0x105515bd0 .param/l "G0_MASK" 1 8 29, C4<111>;
P_0x105515c10 .param/l "G0_OCT" 0 8 19, +C4<00000000000000000000000000000111>;
P_0x105515c50 .param/l "G1_MASK" 1 8 30, C4<101>;
P_0x105515c90 .param/l "G1_OCT" 0 8 20, +C4<00000000000000000000000000000101>;
P_0x105515cd0 .param/l "K" 0 8 17, +C4<00000000000000000000000000000011>;
P_0x105515d10 .param/l "M" 0 8 18, +C4<000000000000000000000000000000010>;
v0x75d062ee0_0 .net "b", 0 0, L_0x75d094a00;  alias, 1 drivers
v0x75d062f80_0 .var "expected", 1 0;
v0x75d063020_0 .net "pred", 1 0, L_0x1055151b0;  alias, 1 drivers
v0x75d0630c0_0 .var "reg_vec", 2 0;
E_0x75cc5aa80 .event anyedge, v0x75d063020_0, v0x75d062c60_0, v0x75d0630c0_0;
S_0x105514060 .scope module, "pm_buffer" "pm_bank" 4 264, 9 1 0, S_0x105515400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "init_frame";
    .port_info 3 /INPUT 2 "rd_idx0";
    .port_info 4 /INPUT 2 "rd_idx1";
    .port_info 5 /INPUT 1 "wr_en";
    .port_info 6 /INPUT 2 "wr_idx";
    .port_info 7 /INPUT 4 "wr_pm";
    .port_info 8 /INPUT 1 "swap_banks";
    .port_info 9 /OUTPUT 4 "rd_pm0";
    .port_info 10 /OUTPUT 4 "rd_pm1";
    .port_info 11 /OUTPUT 1 "prev_A";
P_0x1055101f0 .param/l "K" 0 9 2, +C4<00000000000000000000000000000011>;
P_0x105510230 .param/l "M" 0 9 3, +C4<000000000000000000000000000000010>;
P_0x105510270 .param/l "S" 0 9 4, +C4<0000000000000000000000000000000100>;
P_0x1055102b0 .param/l "Wm" 0 9 5, +C4<00000000000000000000000000000100>;
v0x75d063160 .array "bank0", 3 0, 3 0;
v0x75d063200 .array "bank1", 3 0, 3 0;
v0x75d0632a0_0 .net "clk", 0 0, v0x75d093b60_0;  alias, 1 drivers
v0x75d063340_0 .var/i "i", 31 0;
v0x75d0633e0_0 .net "init_frame", 0 0, v0x75d092260_0;  1 drivers
v0x75d063480_0 .var "prev_A", 0 0;
v0x75d063520_0 .net "rd_idx0", 1 0, L_0x75cc3d570;  alias, 1 drivers
v0x75d0635c0_0 .net "rd_idx1", 1 0, L_0x1055151b0;  alias, 1 drivers
v0x75d063660_0 .var "rd_pm0", 3 0;
v0x75d063700_0 .var "rd_pm1", 3 0;
v0x75d0637a0_0 .net "rst", 0 0, v0x75d0940a0_0;  alias, 1 drivers
v0x75d063840_0 .net "swap_banks", 0 0, L_0x75d094820;  alias, 1 drivers
v0x75d0638e0_0 .net "wr_en", 0 0, L_0x75d0946e0;  alias, 1 drivers
v0x75d063980_0 .net "wr_idx", 1 0, v0x75d093160_0;  1 drivers
v0x75d063a20_0 .net "wr_pm", 3 0, L_0x75d095040;  alias, 1 drivers
E_0x75cc5aac0 .event posedge, v0x75d0632a0_0;
v0x75d063160_0 .array/port v0x75d063160, 0;
v0x75d063160_1 .array/port v0x75d063160, 1;
E_0x75cc5ab00/0 .event anyedge, v0x75d063480_0, v0x75d062da0_0, v0x75d063160_0, v0x75d063160_1;
v0x75d063160_2 .array/port v0x75d063160, 2;
v0x75d063160_3 .array/port v0x75d063160, 3;
v0x75d063200_0 .array/port v0x75d063200, 0;
E_0x75cc5ab00/1 .event anyedge, v0x75d063160_2, v0x75d063160_3, v0x75d063020_0, v0x75d063200_0;
v0x75d063200_1 .array/port v0x75d063200, 1;
v0x75d063200_2 .array/port v0x75d063200, 2;
v0x75d063200_3 .array/port v0x75d063200, 3;
E_0x75cc5ab00/2 .event anyedge, v0x75d063200_1, v0x75d063200_2, v0x75d063200_3;
E_0x75cc5ab00 .event/or E_0x75cc5ab00/0, E_0x75cc5ab00/1, E_0x75cc5ab00/2;
S_0x75cca4000 .scope module, "surv_mem" "survivor_mem" 4 283, 10 1 0, S_0x105515400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 4 "surv_row";
    .port_info 4 /OUTPUT 3 "wr_ptr";
    .port_info 5 /INPUT 2 "rd_state";
    .port_info 6 /INPUT 3 "rd_time";
    .port_info 7 /OUTPUT 1 "surv_bit";
P_0x75cc85040 .param/l "D" 0 10 6, +C4<00000000000000000000000000001000>;
P_0x75cc85080 .param/l "K" 0 10 2, +C4<00000000000000000000000000000011>;
P_0x75cc850c0 .param/l "M" 0 10 3, +C4<000000000000000000000000000000010>;
P_0x75cc85100 .param/l "S" 0 10 4, +C4<0000000000000000000000000000000100>;
P_0x75cc85140 .param/l "Wm" 0 10 5, +C4<00000000000000000000000000000100>;
L_0x75cc3d6c0 .functor BUFZ 3, v0x75d0905a0_0, C4<000>, C4<000>, C4<000>;
L_0x105510dd0 .functor AND 1, L_0x75d094780, L_0x75d0950e0, C4<1>, C4<1>;
v0x75d063ac0_0 .net *"_ivl_10", 4 0, L_0x75d095220;  1 drivers
L_0x75c878370 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x75d063b60_0 .net *"_ivl_13", 1 0, L_0x75c878370;  1 drivers
v0x75d063c00_0 .net *"_ivl_15", 0 0, L_0x75d0952c0;  1 drivers
v0x75d063ca0_0 .net *"_ivl_2", 0 0, L_0x75d0950e0;  1 drivers
v0x75d063d40_0 .net *"_ivl_5", 0 0, L_0x105510dd0;  1 drivers
v0x75d063de0_0 .net *"_ivl_7", 0 0, L_0x75d095180;  1 drivers
v0x75d063e80_0 .net *"_ivl_8", 3 0, L_0x75cc54c80;  1 drivers
v0x75d063f20_0 .net "clk", 0 0, v0x75d093b60_0;  alias, 1 drivers
v0x75d090000_0 .var/i "i", 31 0;
v0x75d0900a0 .array "mem", 7 0, 3 0;
v0x75d090140_0 .net "rd_state", 1 0, v0x75d091180_0;  alias, 1 drivers
v0x75d0901e0_0 .net "rd_time", 2 0, v0x75d0912c0_0;  alias, 1 drivers
v0x75d090280_0 .net "rst", 0 0, v0x75d0940a0_0;  alias, 1 drivers
v0x75d090320_0 .net "surv_bit", 0 0, L_0x75d095360;  alias, 1 drivers
v0x75d0903c0_0 .net "surv_row", 3 0, v0x75d092e40_0;  1 drivers
v0x75d090460_0 .net "wr_en", 0 0, L_0x75d094780;  alias, 1 drivers
v0x75d090500_0 .net "wr_idx", 2 0, L_0x75cc3d6c0;  1 drivers
v0x75d0905a0_0 .var "wr_ptr", 2 0;
L_0x75d0950e0 .cmp/eq 3, v0x75d0912c0_0, L_0x75cc3d6c0;
L_0x75d095180 .part/v v0x75d092e40_0, v0x75d091180_0, 1;
L_0x75cc54c80 .array/port v0x75d0900a0, L_0x75d095220;
L_0x75d095220 .concat [ 3 2 0 0], v0x75d0912c0_0, L_0x75c878370;
L_0x75d0952c0 .part/v L_0x75cc54c80, v0x75d091180_0, 1;
L_0x75d095360 .functor MUXZ 1, L_0x75d0952c0, L_0x75d095180, L_0x105510dd0, C4<>;
S_0x75cca4180 .scope module, "tb_core" "traceback_v2" 4 331, 11 3 0, S_0x105515400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 3 "start_time";
    .port_info 4 /INPUT 2 "start_state";
    .port_info 5 /INPUT 1 "force_state0";
    .port_info 6 /OUTPUT 3 "tb_time";
    .port_info 7 /OUTPUT 2 "tb_state";
    .port_info 8 /INPUT 1 "tb_surv_bit";
    .port_info 9 /OUTPUT 1 "busy";
    .port_info 10 /OUTPUT 1 "dec_bit_valid";
    .port_info 11 /OUTPUT 1 "dec_bit";
P_0x75cc85180 .param/l "COUNT_W" 1 11 26, +C4<00000000000000000000000000000011>;
P_0x75cc851c0 .param/l "D" 0 11 6, +C4<00000000000000000000000000001000>;
P_0x75cc85200 .param/l "K" 0 11 4, +C4<00000000000000000000000000000011>;
P_0x75cc85240 .param/l "M" 0 11 5, +C4<00000000000000000000000000000010>;
P_0x75cc85280 .param/l "TIME_W" 1 11 25, +C4<00000000000000000000000000000011>;
enum0x75cc75080 .enum4 (2)
   "TB_IDLE" 2'b00,
   "TB_PRIME" 2'b01,
   "TB_RUN" 2'b10
 ;
L_0x75c878400 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x75d090640_0 .net/2u *"_ivl_0", 2 0, L_0x75c878400;  1 drivers
v0x75d0906e0_0 .net *"_ivl_2", 0 0, L_0x75d0954a0;  1 drivers
L_0x75c878448 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x75d090780_0 .net/2u *"_ivl_4", 2 0, L_0x75c878448;  1 drivers
L_0x75c878490 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x75d090820_0 .net/2u *"_ivl_6", 2 0, L_0x75c878490;  1 drivers
v0x75d0908c0_0 .net *"_ivl_8", 2 0, L_0x75d079720;  1 drivers
v0x75d090960_0 .var "busy", 0 0;
v0x75d090a00_0 .net "clk", 0 0, v0x75d093b60_0;  alias, 1 drivers
v0x75d090aa0_0 .var "dec_bit", 0 0;
v0x75d090b40_0 .var "dec_bit_valid", 0 0;
v0x75d090be0_0 .var "depth", 2 0;
v0x75d090c80_0 .net "force_state0", 0 0, v0x75d093f20_0;  alias, 1 drivers
v0x75d090d20_0 .net "prev_time", 2 0, L_0x75d095540;  1 drivers
v0x75d090dc0_0 .net "rst", 0 0, v0x75d0940a0_0;  alias, 1 drivers
v0x75d090e60_0 .net "start", 0 0, v0x75d0932a0_0;  1 drivers
v0x75d090f00_0 .net "start_state", 1 0, v0x75d093340_0;  1 drivers
v0x75d090fa0_0 .net "start_time", 2 0, v0x75d0933e0_0;  1 drivers
v0x75d091040_0 .var "surv_bit_q", 0 0;
v0x75d0910e0_0 .var "tb_fsm", 1 0;
v0x75d091180_0 .var "tb_state", 1 0;
v0x75d091220_0 .net "tb_surv_bit", 0 0, L_0x75d095360;  alias, 1 drivers
v0x75d0912c0_0 .var "tb_time", 2 0;
E_0x75cc5ab40 .event posedge, v0x75d0637a0_0, v0x75d0632a0_0;
L_0x75d0954a0 .cmp/eq 3, v0x75d0912c0_0, L_0x75c878400;
L_0x75d079720 .arith/sub 3, v0x75d0912c0_0, L_0x75c878490;
L_0x75d095540 .functor MUXZ 3, L_0x75d079720, L_0x75c878448, L_0x75d0954a0, C4<>;
S_0x75cca4300 .scope autotask, "encode_bit" "encode_bit" 3 35, 3 35 0, S_0x10551bcd0;
 .timescale -9 -12;
v0x75d093700_0 .var "in_bit", 0 0;
v0x75d0937a0_0 .var "sr", 2 0;
v0x75d093840_0 .var "state_in", 1 0;
v0x75d0938e0_0 .var "state_out", 1 0;
v0x75d093980_0 .var "y0", 0 0;
v0x75d093a20_0 .var "y1", 0 0;
TD_tb_simple_pattern.encode_bit ;
    %load/vec4 v0x75d093840_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x75d093700_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x75d0938e0_0, 0, 2;
    %load/vec4 v0x75d093840_0;
    %load/vec4 v0x75d093700_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x75d0937a0_0, 0, 3;
    %load/vec4 v0x75d0937a0_0;
    %pushi/vec4 7, 0, 3;
    %and;
    %xor/r;
    %store/vec4 v0x75d093980_0, 0, 1;
    %load/vec4 v0x75d0937a0_0;
    %pushi/vec4 5, 0, 3;
    %and;
    %xor/r;
    %store/vec4 v0x75d093a20_0, 0, 1;
    %end;
S_0x75cca4480 .scope task, "send_symbol" "send_symbol" 3 49, 3 49 0, S_0x10551bcd0;
 .timescale -9 -12;
v0x75d093ac0_0 .var "sym", 1 0;
TD_tb_simple_pattern.send_symbol ;
    %wait E_0x75cc5aac0;
    %load/vec4 v0x75d093ac0_0;
    %store/vec4 v0x75d094140_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x75d094280_0, 0, 1;
T_2.2 ;
    %load/vec4 v0x75d0941e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_2.3, 8;
    %wait E_0x75cc5aac0;
    %jmp T_2.2;
T_2.3 ;
    %wait E_0x75cc5aac0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x75d094280_0, 0, 1;
    %end;
    .scope S_0x1055145f0;
T_3 ;
    %wait E_0x75cc5aa40;
    %load/vec4 v0x75d062da0_0;
    %load/vec4 v0x75d062c60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x75d062e40_0, 0, 3;
    %load/vec4 v0x75d062e40_0;
    %pushi/vec4 7, 0, 3;
    %and;
    %xor/r;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x75d062d00_0, 4, 1;
    %load/vec4 v0x75d062e40_0;
    %pushi/vec4 5, 0, 3;
    %and;
    %xor/r;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x75d062d00_0, 4, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x105515a50;
T_4 ;
    %wait E_0x75cc5aa80;
    %load/vec4 v0x75d063020_0;
    %load/vec4 v0x75d062ee0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x75d0630c0_0, 0, 3;
    %load/vec4 v0x75d0630c0_0;
    %pushi/vec4 7, 0, 3;
    %and;
    %xor/r;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x75d062f80_0, 4, 1;
    %load/vec4 v0x75d0630c0_0;
    %pushi/vec4 5, 0, 3;
    %and;
    %xor/r;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x75d062f80_0, 4, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x105514060;
T_5 ;
    %wait E_0x75cc5ab00;
    %load/vec4 v0x75d063480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x75d063520_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x75d063160, 4;
    %store/vec4 v0x75d063660_0, 0, 4;
    %load/vec4 v0x75d0635c0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x75d063160, 4;
    %store/vec4 v0x75d063700_0, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x75d063520_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x75d063200, 4;
    %store/vec4 v0x75d063660_0, 0, 4;
    %load/vec4 v0x75d0635c0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x75d063200, 4;
    %store/vec4 v0x75d063700_0, 0, 4;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x105514060;
T_6 ;
    %wait E_0x75cc5aac0;
    %load/vec4 v0x75d0637a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x75d063340_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x75d063340_0;
    %pad/s 34;
    %cmpi/s 4, 0, 34;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 3, v0x75d063340_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x75d063160, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 3, v0x75d063340_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x75d063200, 0, 4;
    %load/vec4 v0x75d063340_0;
    %addi 1, 0, 32;
    %store/vec4 v0x75d063340_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x75d063480_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x75d0633e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x75d063480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x75d063200, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x75d063340_0, 0, 32;
T_6.8 ;
    %load/vec4 v0x75d063340_0;
    %pad/s 34;
    %cmpi/s 4, 0, 34;
    %jmp/0xz T_6.9, 5;
    %pushi/vec4 15, 0, 4;
    %ix/getv/s 3, v0x75d063340_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x75d063200, 0, 4;
    %load/vec4 v0x75d063340_0;
    %addi 1, 0, 32;
    %store/vec4 v0x75d063340_0, 0, 32;
    %jmp T_6.8;
T_6.9 ;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x75d063160, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x75d063340_0, 0, 32;
T_6.10 ;
    %load/vec4 v0x75d063340_0;
    %pad/s 34;
    %cmpi/s 4, 0, 34;
    %jmp/0xz T_6.11, 5;
    %pushi/vec4 15, 0, 4;
    %ix/getv/s 3, v0x75d063340_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x75d063160, 0, 4;
    %load/vec4 v0x75d063340_0;
    %addi 1, 0, 32;
    %store/vec4 v0x75d063340_0, 0, 32;
    %jmp T_6.10;
T_6.11 ;
T_6.7 ;
T_6.4 ;
    %load/vec4 v0x75d0638e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %load/vec4 v0x75d063480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.14, 8;
    %load/vec4 v0x75d063a20_0;
    %load/vec4 v0x75d063980_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x75d063200, 0, 4;
    %jmp T_6.15;
T_6.14 ;
    %load/vec4 v0x75d063a20_0;
    %load/vec4 v0x75d063980_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x75d063160, 0, 4;
T_6.15 ;
T_6.12 ;
    %load/vec4 v0x75d063840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.16, 8;
    %load/vec4 v0x75d063480_0;
    %inv;
    %assign/vec4 v0x75d063480_0, 0;
T_6.16 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x75cca4000;
T_7 ;
    %wait E_0x75cc5aac0;
    %load/vec4 v0x75d090280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x75d0905a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x75d090000_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x75d090000_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 3, v0x75d090000_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x75d0900a0, 0, 4;
    %load/vec4 v0x75d090000_0;
    %addi 1, 0, 32;
    %store/vec4 v0x75d090000_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x75d090460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x75d0903c0_0;
    %load/vec4 v0x75d0905a0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x75d0900a0, 0, 4;
    %load/vec4 v0x75d0905a0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x75d0905a0_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0x75d0905a0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x75d0905a0_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x75cca4180;
T_8 ;
    %wait E_0x75cc5ab40;
    %load/vec4 v0x75d090dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x75d0910e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x75d090960_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x75d090be0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x75d0912c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x75d091180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x75d090b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x75d090aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x75d091040_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x75d090b40_0, 0;
    %load/vec4 v0x75d091220_0;
    %assign/vec4 v0x75d091040_0, 0;
    %load/vec4 v0x75d0910e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x75d0910e0_0, 0;
    %jmp T_8.6;
T_8.2 ;
    %load/vec4 v0x75d090e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x75d090960_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x75d090be0_0, 0;
    %load/vec4 v0x75d090fa0_0;
    %assign/vec4 v0x75d0912c0_0, 0;
    %load/vec4 v0x75d090c80_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.9, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_8.10, 8;
T_8.9 ; End of true expr.
    %load/vec4 v0x75d090f00_0;
    %jmp/0 T_8.10, 8;
 ; End of false expr.
    %blend;
T_8.10;
    %assign/vec4 v0x75d091180_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x75d0910e0_0, 0;
T_8.7 ;
    %jmp T_8.6;
T_8.3 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x75d0910e0_0, 0;
    %jmp T_8.6;
T_8.4 ;
    %load/vec4 v0x75d091040_0;
    %load/vec4 v0x75d091180_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x75d091180_0, 0;
    %load/vec4 v0x75d090d20_0;
    %assign/vec4 v0x75d0912c0_0, 0;
    %load/vec4 v0x75d090be0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x75d090be0_0, 0;
    %load/vec4 v0x75d090be0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_8.11, 4;
    %load/vec4 v0x75d091040_0;
    %assign/vec4 v0x75d090aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x75d090b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x75d090960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x75d0910e0_0, 0;
T_8.11 ;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x105515400;
T_9 ;
    %end;
    .thread T_9;
    .scope S_0x105515400;
T_10 ;
    %wait E_0x75cc5ab40;
    %load/vec4 v0x75d0928a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x75d092d00_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x75d092da0_0;
    %assign/vec4 v0x75d092d00_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x105515400;
T_11 ;
Ewait_0 .event/or E_0x75cc5aa00, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x75d092d00_0;
    %store/vec4 v0x75d092da0_0, 0, 2;
    %load/vec4 v0x75d092d00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x75d092da0_0, 0, 2;
    %jmp T_11.5;
T_11.0 ;
    %load/vec4 v0x75d091a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x75d092da0_0, 0, 2;
T_11.6 ;
    %jmp T_11.5;
T_11.1 ;
    %load/vec4 v0x75d0923a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x75d092da0_0, 0, 2;
T_11.8 ;
    %jmp T_11.5;
T_11.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x75d092da0_0, 0, 2;
    %jmp T_11.5;
T_11.3 ;
    %load/vec4 v0x75d093200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x75d092da0_0, 0, 2;
T_11.10 ;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x105515400;
T_12 ;
    %wait E_0x75cc5ab40;
    %load/vec4 v0x75d0928a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x75d0929e0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x75d091a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x75d092940_0;
    %assign/vec4 v0x75d0929e0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x105515400;
T_13 ;
    %wait E_0x75cc5ab40;
    %load/vec4 v0x75d0928a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x75d093160_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x75d091a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x75d093160_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x75d092d00_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_13.4, 4;
    %load/vec4 v0x75d0923a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x75d093160_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x75d093160_0, 0;
T_13.6 ;
T_13.4 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x105515400;
T_14 ;
    %wait E_0x75cc5ab40;
    %load/vec4 v0x75d0928a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x75d092e40_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x75d091a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x75d092e40_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x75d092d00_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_14.4, 4;
    %load/vec4 v0x75d092ee0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x75d093160_0;
    %assign/vec4/off/d v0x75d092e40_0, 4, 5;
T_14.4 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x105515400;
T_15 ;
    %wait E_0x75cc5ab40;
    %load/vec4 v0x75d0928a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x75d091b80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x75d091c20_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x75d091a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x75d091b80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x75d091c20_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x75d092d00_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_15.4, 4;
    %load/vec4 v0x75d0926c0_0;
    %load/vec4 v0x75d091b80_0;
    %cmp/u;
    %jmp/0xz  T_15.6, 5;
    %load/vec4 v0x75d0926c0_0;
    %assign/vec4 v0x75d091b80_0, 0;
    %load/vec4 v0x75d093160_0;
    %assign/vec4 v0x75d091c20_0, 0;
T_15.6 ;
T_15.4 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x105515400;
T_16 ;
    %wait E_0x75cc5ab40;
    %load/vec4 v0x75d0928a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x75d092c60_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x75d092d00_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v0x75d091c20_0;
    %assign/vec4 v0x75d092c60_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x105515400;
T_17 ;
    %wait E_0x75cc5ab40;
    %load/vec4 v0x75d0928a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x75d092300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x75d092260_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x75d092260_0, 0;
    %load/vec4 v0x75d091a40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.4, 9;
    %load/vec4 v0x75d092300_0;
    %and;
T_17.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x75d092260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x75d092300_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x105515400;
T_18 ;
    %wait E_0x75cc5ab40;
    %load/vec4 v0x75d0928a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x75d0932a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x75d0933e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x75d093340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x75d0935c0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x75d0932a0_0, 0;
    %load/vec4 v0x75d092d00_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_18.2, 4;
    %load/vec4 v0x75d093020_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_18.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x75d0935c0_0, 0;
T_18.4 ;
    %load/vec4 v0x75d0935c0_0;
    %flag_set/vec4 8;
    %jmp/1 T_18.8, 8;
    %load/vec4 v0x75d093020_0;
    %cmpi/e 0, 0, 3;
    %flag_or 8, 4;
T_18.8;
    %jmp/0xz  T_18.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x75d0932a0_0, 0;
    %load/vec4 v0x75d092bc0_0;
    %assign/vec4 v0x75d093340_0, 0;
    %load/vec4 v0x75d093020_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_18.9, 8;
    %pushi/vec4 7, 0, 3;
    %jmp/1 T_18.10, 8;
T_18.9 ; End of true expr.
    %load/vec4 v0x75d093020_0;
    %subi 1, 0, 3;
    %jmp/0 T_18.10, 8;
 ; End of false expr.
    %blend;
T_18.10;
    %assign/vec4 v0x75d0933e0_0, 0;
T_18.6 ;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x10551bcd0;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x75d093b60_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x10551bcd0;
T_20 ;
    %delay 5000, 0;
    %load/vec4 v0x75d093b60_0;
    %inv;
    %store/vec4 v0x75d093b60_0, 0, 1;
    %jmp T_20;
    .thread T_20;
    .scope S_0x10551bcd0;
T_21 ;
    %wait E_0x75cc5aac0;
    %load/vec4 v0x75d093ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x75d093c00_0;
    %ix/getv/s 4, v0x75d093d40_0;
    %store/vec4 v0x75d093de0_0, 4, 1;
    %load/vec4 v0x75d093d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x75d093d40_0, 0, 32;
    %load/vec4 v0x75d093d40_0;
    %subi 1, 0, 32;
    %vpi_call/w 3 74 "$display", "[%0t] Decoded bit %0d: %b", $time, S<0,vec4,s32>, v0x75d093c00_0 {1 0 0};
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x10551bcd0;
T_22 ;
    %wait E_0x75cc5aac0;
    %load/vec4 v0x75d093ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %vpi_call/w 3 81 "$display", "[%0t] OUTPUT: bit=%b (state=%d, busy=%b, tb_start=%b)", $time, v0x75d093c00_0, v0x75d092d00_0, v0x75d093200_0, v0x75d0932a0_0 {0 0 0};
T_22.0 ;
    %load/vec4 v0x75d0932a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %vpi_call/w 3 85 "$display", "[%0t] TB_START: time=%0d, state=%0d, s_end_mux=%0d", $time, v0x75d0933e0_0, v0x75d093340_0, v0x75d092bc0_0 {0 0 0};
T_22.2 ;
    %load/vec4 v0x75d092f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %vpi_call/w 3 89 "$display", "[%0t] SURV_WR: ptr=%0d, row=%b", $time, v0x75d093020_0, v0x75d092e40_0 {0 0 0};
T_22.4 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x10551bcd0;
T_23 ;
    %vpi_call/w 3 95 "$dumpfile", "tb_simple_pattern.vcd" {0 0 0};
    %vpi_call/w 3 96 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x10551bcd0 {0 0 0};
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x75d094320_0, 0, 8;
    %vpi_call/w 3 101 "$display", "=== Test Pattern: 01010101 ===\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x75d0940a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x75d094280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x75d093f20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x75d094140_0, 0, 2;
    %pushi/vec4 5, 0, 32;
T_23.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_23.1, 5;
    %jmp/1 T_23.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x75cc5aac0;
    %jmp T_23.0;
T_23.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x75d0940a0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_23.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_23.3, 5;
    %jmp/1 T_23.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x75cc5aac0;
    %jmp T_23.2;
T_23.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x75d093e80_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x75d093d40_0, 0, 32;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x75d093de0_0, 0, 64;
    %vpi_call/w 3 116 "$display", "Encoding:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x75d094000_0, 0, 32;
T_23.4 ;
    %load/vec4 v0x75d094000_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_23.5, 5;
    %alloc S_0x75cca4300;
    %load/vec4 v0x75d093e80_0;
    %store/vec4 v0x75d093840_0, 0, 2;
    %load/vec4 v0x75d094320_0;
    %load/vec4 v0x75d094000_0;
    %part/s 1;
    %store/vec4 v0x75d093700_0, 0, 1;
    %fork TD_tb_simple_pattern.encode_bit, S_0x75cca4300;
    %join;
    %load/vec4 v0x75d0938e0_0;
    %store/vec4 v0x75d093e80_0, 0, 2;
    %load/vec4 v0x75d093980_0;
    %store/vec4 v0x75d0943c0_0, 0, 1;
    %load/vec4 v0x75d093a20_0;
    %store/vec4 v0x75d094460_0, 0, 1;
    %free S_0x75cca4300;
    %vpi_call/w 3 119 "$display", "  Bit %0d: %b -> State %b -> Symbol %b%b", v0x75d094000_0, &PV<v0x75d094320_0, v0x75d094000_0, 1>, v0x75d093e80_0, v0x75d0943c0_0, v0x75d094460_0 {0 0 0};
    %load/vec4 v0x75d0943c0_0;
    %load/vec4 v0x75d094460_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x75d093ac0_0, 0, 2;
    %fork TD_tb_simple_pattern.send_symbol, S_0x75cca4480;
    %join;
    %load/vec4 v0x75d094000_0;
    %addi 1, 0, 32;
    %store/vec4 v0x75d094000_0, 0, 32;
    %jmp T_23.4;
T_23.5 ;
    %vpi_call/w 3 125 "$display", "\012Tail bits:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x75d094000_0, 0, 32;
T_23.6 ;
    %load/vec4 v0x75d094000_0;
    %pad/s 33;
    %cmpi/s 2, 0, 33;
    %jmp/0xz T_23.7, 5;
    %alloc S_0x75cca4300;
    %load/vec4 v0x75d093e80_0;
    %store/vec4 v0x75d093840_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x75d093700_0, 0, 1;
    %fork TD_tb_simple_pattern.encode_bit, S_0x75cca4300;
    %join;
    %load/vec4 v0x75d0938e0_0;
    %store/vec4 v0x75d093e80_0, 0, 2;
    %load/vec4 v0x75d093980_0;
    %store/vec4 v0x75d0943c0_0, 0, 1;
    %load/vec4 v0x75d093a20_0;
    %store/vec4 v0x75d094460_0, 0, 1;
    %free S_0x75cca4300;
    %vpi_call/w 3 128 "$display", "  Tail %0d: 0 -> State %b -> Symbol %b%b", v0x75d094000_0, v0x75d093e80_0, v0x75d0943c0_0, v0x75d094460_0 {0 0 0};
    %load/vec4 v0x75d0943c0_0;
    %load/vec4 v0x75d094460_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x75d093ac0_0, 0, 2;
    %fork TD_tb_simple_pattern.send_symbol, S_0x75cca4480;
    %join;
    %load/vec4 v0x75d094000_0;
    %addi 1, 0, 32;
    %store/vec4 v0x75d094000_0, 0, 32;
    %jmp T_23.6;
T_23.7 ;
    %vpi_call/w 3 134 "$display", "\012Waiting for outputs..." {0 0 0};
    %pushi/vec4 100, 0, 32;
T_23.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_23.9, 5;
    %jmp/1 T_23.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x75cc5aac0;
    %jmp T_23.8;
T_23.9 ;
    %pop/vec4 1;
    %vpi_call/w 3 138 "$display", "\012=== Comparison ===" {0 0 0};
    %vpi_call/w 3 139 "$display", "Sent     : %b", v0x75d094320_0 {0 0 0};
    %vpi_call/w 3 140 "$display", "Received : %b", &PV<v0x75d093de0_0, 0, 8> {0 0 0};
    %load/vec4 v0x75d093de0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x75d094320_0;
    %cmp/e;
    %jmp/0xz  T_23.10, 4;
    %vpi_call/w 3 143 "$display", "\342\234\223 PERFECT MATCH!" {0 0 0};
    %jmp T_23.11;
T_23.10 ;
    %vpi_call/w 3 145 "$display", "\342\234\227 MISMATCH!" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x75d094000_0, 0, 32;
T_23.12 ;
    %load/vec4 v0x75d094000_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_23.13, 5;
    %load/vec4 v0x75d093de0_0;
    %load/vec4 v0x75d094000_0;
    %part/s 1;
    %load/vec4 v0x75d094320_0;
    %load/vec4 v0x75d094000_0;
    %part/s 1;
    %cmp/ne;
    %jmp/0xz  T_23.14, 4;
    %vpi_call/w 3 148 "$display", "  Bit %0d: expected %b, got %b", v0x75d094000_0, &PV<v0x75d094320_0, v0x75d094000_0, 1>, &PV<v0x75d093de0_0, v0x75d094000_0, 1> {0 0 0};
T_23.14 ;
    %load/vec4 v0x75d094000_0;
    %addi 1, 0, 32;
    %store/vec4 v0x75d094000_0, 0, 32;
    %jmp T_23.12;
T_23.13 ;
T_23.11 ;
    %vpi_call/w 3 154 "$display", "\012Total decoded bits: %0d", v0x75d093d40_0 {0 0 0};
    %vpi_call/w 3 156 "$finish" {0 0 0};
    %end;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "tb_simple_pattern.v";
    "../src/viterbi_core.v";
    "../src/acs_core.v";
    "../src/branch_metric.v";
    "../src/ham2.v";
    "../src/expected_bits.v";
    "../src/pm_bank.v";
    "../src/survivor_mem.v";
    "../src/traceback_v2.v";
