Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Apr 20 03:50:32 2021
| Host         : egoncu-Lenovo-IdeaPad-L340-15API running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_methodology -file mcs_top_sampler_basys3_methodology_drc_routed.rpt -pb mcs_top_sampler_basys3_methodology_drc_routed.pb -rpx mcs_top_sampler_basys3_methodology_drc_routed.rpx
| Design       : mcs_top_sampler_basys3
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 82
+-----------+----------+--------------------------------------------+------------+
| Rule      | Severity | Description                                | Violations |
+-----------+----------+--------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert               | 4          |
| SYNTH-6   | Warning  | Timing of a RAM block might be sub-optimal | 4          |
| TIMING-9  | Warning  | Unknown CDC Logic                          | 1          |
| TIMING-18 | Warning  | Missing input or output delay              | 73         |
+-----------+----------+--------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell mcs_0/U0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) mcs_0/U0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Serial_Dbg_Intf.dbg_wakeup_i_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

SYNTH-6#1 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance mmio_sys_unit/user_slot4/sorter_unit/data_path_ins/ram_inst/ram_reg_0, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#2 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance mmio_sys_unit/user_slot4/sorter_unit/data_path_ins/ram_inst/ram_reg_1, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#3 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance mmio_sys_unit/user_slot4/sorter_unit/data_path_ins/ram_inst/ram_reg_2, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#4 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance mmio_sys_unit/user_slot4/sorter_unit/data_path_ins/ram_inst/ram_reg_3, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on btn[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on btn[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on btn[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on btn[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on btn[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on jb_top[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on jb_top[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on jb_top[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on jb_top[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on jc_btm[10] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on jc_btm[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on jc_btm[8] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on jc_btm[9] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on jc_top[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on jc_top[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on jc_top[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on jc_top[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on ps2c relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on ps2d relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on rx relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on sw[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on sw[10] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on sw[11] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on sw[12] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on sw[13] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on sw[14] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on sw[15] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on sw[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on sw[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on sw[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on sw[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on sw[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on sw[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on sw[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on sw[8] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on sw[9] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on an[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on an[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on an[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on an[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on ja_btm[10] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on ja_btm[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on ja_btm[8] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on ja_btm[9] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on ja_top[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on ja_top[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on ja_top[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on ja_top[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on led[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on led[10] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on led[11] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on led[12] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on led[13] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on led[14] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on led[15] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on led[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on led[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An output delay is missing on led[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An output delay is missing on led[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An output delay is missing on led[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An output delay is missing on led[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An output delay is missing on led[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An output delay is missing on led[8] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An output delay is missing on led[9] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An output delay is missing on sseg[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An output delay is missing on sseg[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An output delay is missing on sseg[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An output delay is missing on sseg[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An output delay is missing on sseg[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An output delay is missing on sseg[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An output delay is missing on sseg[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An output delay is missing on sseg[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An output delay is missing on tx relative to clock(s) sys_clk_pin
Related violations: <none>


