
----------------------------------------------------------------------------
--                            Design Analysis                             --
----------------------------------------------------------------------------
Analyze pcore master ...


----------------------------------------------------------------------------
--                            Design Analysis                             --
----------------------------------------------------------------------------
Analyze pcore master ...


----------------------------------------------------------------------------
--                            File Generation                             --
----------------------------------------------------------------------------
Creating HDL source directory ...
Generating top peripheral VHDL template ...
Generating stub user logic VHDL template ...
HDL templates successfully generated ...
Creating data directory ...
Generating XPS inteface files ...
Compiling vhdl file
"C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/family_support.vhd" in Library proc_common_v3_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file
"C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/proc_common_pkg.vhd" in Library proc_common_v3_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file
"C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/muxf_struct_f.vhd" in Library proc_common_v3_00_a.
Entity <muxf_struct> compiled.
Entity <muxf_struct> (Architecture <imp>) compiled.
Entity <muxf_struct_f> compiled.
Entity <muxf_struct_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/cntr_incr_decr_addn_f.vhd" in Library proc_common_v3_00_a.
Entity <cntr_incr_decr_addn_f> compiled.
Entity <cntr_incr_decr_addn_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/dynshreg_f.vhd" in Library proc_common_v3_00_a.
Entity <dynshreg_f> compiled.
Entity <dynshreg_f> (Architecture <behavioral>) compiled.
Compiling vhdl file
"C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/srl_fifo_rbu_f.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_rbu_f> compiled.
Entity <srl_fifo_rbu_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/or_muxcy.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/ipif_pkg.vhd" in Library proc_common_v3_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file
"C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/or_gate128.vhd" in Library proc_common_v3_00_a.
Entity <or_gate128> compiled.
Entity <or_gate128> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/pselect_f.vhd" in Library proc_common_v3_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/counter_f.vhd" in Library proc_common_v3_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/srl_fifo_f.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_f> compiled.
Entity <srl_fifo_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00
_a/hdl/vhdl/axi_master_burst_wr_demux.vhd" in Library axi_master_burst_v1_00_a.
Entity <axi_master_burst_wr_demux> compiled.
Entity <axi_master_burst_wr_demux> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00
_a/hdl/vhdl/axi_master_burst_fifo.vhd" in Library axi_master_burst_v1_00_a.
Entity <axi_master_burst_fifo> compiled.
Entity <axi_master_burst_fifo> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00
_a/hdl/vhdl/axi_master_burst_strb_gen.vhd" in Library axi_master_burst_v1_00_a.
Entity <axi_master_burst_strb_gen> compiled.
Entity <axi_master_burst_strb_gen> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00
_a/hdl/vhdl/axi_master_burst_rdmux.vhd" in Library axi_master_burst_v1_00_a.
Entity <axi_master_burst_rdmux> compiled.
Entity <axi_master_burst_rdmux> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00
_a/hdl/vhdl/axi_master_burst_pcc.vhd" in Library axi_master_burst_v1_00_a.
Entity <axi_master_burst_pcc> compiled.
Entity <axi_master_burst_pcc> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00
_a/hdl/vhdl/axi_master_burst_addr_cntl.vhd" in Library axi_master_burst_v1_00_a.
Entity <axi_master_burst_addr_cntl> compiled.
Entity <axi_master_burst_addr_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00
_a/hdl/vhdl/axi_master_burst_rddata_cntl.vhd" in Library
axi_master_burst_v1_00_a.
Entity <axi_master_burst_rddata_cntl> compiled.
Entity <axi_master_burst_rddata_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00
_a/hdl/vhdl/axi_master_burst_rd_status_cntl.vhd" in Library
axi_master_burst_v1_00_a.
Entity <axi_master_burst_rd_status_cntl> compiled.
Entity <axi_master_burst_rd_status_cntl> (Architecture <implementation>)
compiled.
Compiling vhdl file
"C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00
_a/hdl/vhdl/axi_master_burst_skid_buf.vhd" in Library axi_master_burst_v1_00_a.
Entity <axi_master_burst_skid_buf> compiled.
Entity <axi_master_burst_skid_buf> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00
_a/hdl/vhdl/axi_master_burst_wrdata_cntl.vhd" in Library
axi_master_burst_v1_00_a.
Entity <axi_master_burst_wrdata_cntl> compiled.
Entity <axi_master_burst_wrdata_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00
_a/hdl/vhdl/axi_master_burst_wr_status_cntl.vhd" in Library
axi_master_burst_v1_00_a.
Entity <axi_master_burst_wr_status_cntl> compiled.
Entity <axi_master_burst_wr_status_cntl> (Architecture <implementation>)
compiled.
Compiling vhdl file
"C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00
_a/hdl/vhdl/axi_master_burst_skid2mm_buf.vhd" in Library
axi_master_burst_v1_00_a.
Entity <axi_master_burst_skid2mm_buf> compiled.
Entity <axi_master_burst_skid2mm_buf> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00
_a/hdl/vhdl/axi_master_burst_first_stb_offset.vhd" in Library
axi_master_burst_v1_00_a.
Entity <axi_master_burst_first_stb_offset> compiled.
Entity <axi_master_burst_first_stb_offset> (Architecture <implementation>)
compiled.
Compiling vhdl file
"C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00
_a/hdl/vhdl/axi_master_burst_stbs_set.vhd" in Library axi_master_burst_v1_00_a.
Entity <axi_master_burst_stbs_set> compiled.
Entity <axi_master_burst_stbs_set> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/
hdl/vhdl/address_decoder.vhd" in Library axi_lite_ipif_v1_01_a.
Entity <address_decoder> compiled.
Entity <address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file
"C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00
_a/hdl/vhdl/axi_master_burst_reset.vhd" in Library axi_master_burst_v1_00_a.
Entity <axi_master_burst_reset> compiled.
Entity <axi_master_burst_reset> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00
_a/hdl/vhdl/axi_master_burst_cmd_status.vhd" in Library
axi_master_burst_v1_00_a.
Entity <axi_master_burst_cmd_status> compiled.
Entity <axi_master_burst_cmd_status> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00
_a/hdl/vhdl/axi_master_burst_rd_wr_cntlr.vhd" in Library
axi_master_burst_v1_00_a.
Entity <axi_master_burst_rd_wr_cntlr> compiled.
Entity <axi_master_burst_rd_wr_cntlr> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00
_a/hdl/vhdl/axi_master_burst_rd_llink.vhd" in Library axi_master_burst_v1_00_a.
Entity <axi_master_burst_rd_llink> compiled.
Entity <axi_master_burst_rd_llink> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00
_a/hdl/vhdl/axi_master_burst_wr_llink.vhd" in Library axi_master_burst_v1_00_a.
Entity <axi_master_burst_wr_llink> compiled.
Entity <axi_master_burst_wr_llink> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/
hdl/vhdl/slave_attachment.vhd" in Library axi_lite_ipif_v1_01_a.
Entity <slave_attachment> compiled.
Entity <slave_attachment> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/
hdl/vhdl/axi_lite_ipif.vhd" in Library axi_lite_ipif_v1_01_a.
Entity <axi_lite_ipif> compiled.
Entity <axi_lite_ipif> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_burst_v1_00
_a/hdl/vhdl/axi_master_burst.vhd" in Library axi_master_burst_v1_00_a.
Entity <axi_master_burst> compiled.
Entity <axi_master_burst> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/SoPC_Carlos/version4/pcores/master_v1_00_a/data/../hdl/vhdl/user_logic.vhd"
in Library master_v1_00_a.
Entity <user_logic> compiled.
Entity <user_logic> (Architecture <IMP>) compiled.
Compiling vhdl file
"C:/SoPC_Carlos/version4/pcores/master_v1_00_a/data/../hdl/vhdl/master.vhd" in
Library master_v1_00_a.
Entity <master> compiled.
Entity <master> (Architecture <IMP>) compiled.


Analyzing HDL attributes ...
Entity name = master
INFO:EDK:1607 - IPTYPE set to value : PERIPHERAL
INFO:EDK:1511 - IMP_NETLIST set to value : TRUE
INFO:EDK:1486 - HDL set to value : VHDL
WARNING:EDK:3588 - Unable to delete temporary XST project file
   C:\SoPC_Carlos\version4\pcores\master_v1_00_a\data\_master_xst.prj : 13
XPS interface files successfully generated ...
Creating development directory ...
Generating command option file ...
Generating readme file ...
Development misc files successfully generated ...
No ProjNavigator support files will be generated at this time ...
No XST synthesis support files will be generated at this time ...
No BFM simulation files will be generated at this time ...
Creating software driver data directory ...
Generating software driver XPS interface (mdd/tcl) files ...
Software driver data definition file (.mdd) successfully generated ...
Software driver data generation file (.tcl) successfully generated ...
Creating software driver src directory ...
Generating software driver template files ...
Software driver compile file (Makefile) successfully generated ...
output user master register(s) offset to software driver header ...
Software driver header file (.h) successfully generated ...
Software driver source file (.c) successfully generated ...
Software driver SelfTest file (.c) successfully generated ...
Software driver template files successfully generated ...

----------------------------------------------------------------------------
--                              Final Report                              --
----------------------------------------------------------------------------
Thank you for using Create and Import Peripheral Wizard! Please find your
peripheral hardware templates under
C:\SoPC_Carlos\version4/pcores/master_v1_00_a and peripheral software templates
under C:\SoPC_Carlos\version4/drivers/master_v1_00_a respectively.

Peripheral Summary:

  top name       : master
  version        : 1.00.a
  type           : AXI4 master slave
  features       : slave attachment
                   master attachment
                   user master model
  Note: Current Implementation does not support master & slave interfaces
connected to different clock frequencies. Please make sure they are connected to
same clock frequency.

Address Block Summary:

  user logic mst : C_BASEADDR + 0x00000000
                 : C_BASEADDR + 0x000000FF

File Summary

  - HDL source -
  C:\SoPC_Carlos\version4/pcores/master_v1_00_a/hdl
  top entity     : vhdl/master.vhd
  user logic     : vhdl/user_logic.vhd

  - XPS interface -
  C:\SoPC_Carlos\version4/pcores/master_v1_00_a/data
  mpd            : master_v2_1_0.mpd
  pao            : master_v2_1_0.pao

  - Misc file -
  C:\SoPC_Carlos\version4/pcores/master_v1_00_a/devl
  help           : README.txt
  option         : ipwiz.opt
  log            : ipwiz.log

  - Driver source -
  C:\SoPC_Carlos\version4/drivers/master_v1_00_a/src
  makefile       : Makefile
  header         : master.h
  source         : master.c
  selftest       : master_selftest.c

  - Driver interface -
  C:\SoPC_Carlos\version4/drivers/master_v1_00_a/data
  mdd            : master_v2_1_0.mdd
  tcl            : master_v2_1_0.tcl


