{"hands_on_practices": [{"introduction": "Building complex digital systems often requires creating larger components from smaller, standard parts. This first practice addresses the fundamental question of resource planning when cascading multiplexers. By working through this hypothetical scenario, you will learn to systematically calculate the total number of smaller MUXs needed to construct a much larger one, developing a key skill for designing efficient, multi-level logic circuits. [@problem_id:1920031]", "problem": "A digital systems engineer is tasked with designing a circuit that requires a single large multiplexer (MUX) with 1024 data inputs. The only available components in the parts inventory are a sufficient quantity of 8-to-1 MUXs. To achieve the required 1024-to-1 functionality, the engineer must construct a multi-level circuit by cascading the available 8-to-1 MUXs. This involves using the outputs of one level of MUXs as the inputs to the next level, continuing until a single final output is produced. Calculate the total number of 8-to-1 MUXs needed to build the 1024-to-1 MUX.", "solution": "The problem asks for the total number of 8-to-1 multiplexers (MUXs) required to construct a 1024-to-1 MUX. This can be solved by considering the structure of the cascaded MUXs level by level.\n\n**Level 1:**\nThe primary goal is to handle the 1024 initial data inputs. Since each available MUX is an 8-to-1 MUX, it can take 8 inputs and select one. To accommodate all 1024 inputs, we group them into sets of 8. The number of MUXs required for this first level is the total number of inputs divided by the number of inputs per MUX.\nNumber of MUXs in Level 1 = $\\frac{1024}{8} = 128$.\nThis first level of 128 MUXs produces 128 outputs, one from each MUX.\n\n**Level 2:**\nThe 128 outputs from Level 1 now become the inputs for the second level of the circuit. We need to select one of these 128 signals. Again, we use 8-to-1 MUXs. The number of MUXs required for this level is the number of inputs (128) divided by 8.\nNumber of MUXs in Level 2 = $\\frac{128}{8} = 16$.\nThis second level of 16 MUXs produces 16 outputs.\n\n**Level 3:**\nThe 16 outputs from Level 2 are the inputs for the third level. We need to select one of these 16 signals. The number of MUXs required is found by grouping these 16 inputs into sets of 8. Since 16 is not perfectly divisible by 8, we need to take the ceiling of the division.\nNumber of MUXs in Level 3 = $\\lceil \\frac{16}{8} \\rceil = \\lceil 2 \\rceil = 2$.\nThese two MUXs will produce 2 outputs. The first MUX will handle inputs 1 through 8, and the second MUX will handle inputs 9 through 16. The unused inputs on the second MUX are typically tied to a logic low or high value, but this doesn't change the number of MUX devices needed.\n\n**Level 4:**\nThe 2 outputs from Level 3 are the inputs for the final level of selection. We need to select one of these 2 signals to produce the final single output of the 1024-to-1 MUX. We must use an 8-to-1 MUX for this task, as it is the only component available.\nNumber of MUXs in Level 4 = $\\lceil \\frac{2}{8} \\rceil = \\lceil 0.25 \\rceil = 1$.\nThis final MUX will take the 2 inputs and produce the single final output.\n\n**Total Number of MUXs:**\nThe total number of 8-to-1 MUXs is the sum of the MUXs used in all levels.\nTotal MUXs = (MUXs in Level 1) + (MUXs in Level 2) + (MUXs in Level 3) + (MUXs in Level 4)\nTotal MUXs = $128 + 16 + 2 + 1 = 147$.\n\nTherefore, a total of 147 8-to-1 MUXs are required.", "answer": "$$\\boxed{147}$$", "id": "1920031"}, {"introduction": "Once the physical structure of a cascaded multiplexer is determined, the next crucial step is to understand its control mechanism. This exercise explores how the select lines are partitioned to manage the different stages of selection in a MUX tree. By tracing a specific input to the final output, you will gain a concrete understanding of how higher-order select bits choose a MUX block while lower-order bits select an input within that block. [@problem_id:1920039]", "problem": "In a digital systems design course, a student is tasked with creating a 16-to-1 multiplexer (MUX) by cascading smaller, readily available 4-to-1 MUX components. The overall circuit has 16 data inputs, denoted $D_0, D_1, \\dots, D_{15}$, and a single output, $Y$. The selection is controlled by a 4-bit binary number represented by the select lines $S_3S_2S_1S_0$, where $S_3$ is the most significant bit.\n\nThe design is implemented in two stages. The first stage consists of four 4-to-1 MUXs, labeled MUX-0, MUX-1, MUX-2, and MUX-3. The second stage consists of a single 4-to-1 MUX, labeled MUX-FINAL.\n\nThe wiring is configured as follows:\n- The two least significant select lines, $S_1$ and $S_0$, are connected to the select inputs of all four first-stage MUXs (MUX-0, MUX-1, MUX-2, and MUX-3). For any 4-to-1 MUX, select bits $s_1s_0$ (where $s_1$ is the MSB) select input $I_k$ where $k$ is the decimal value of $s_1s_0$.\n- The data inputs $D_0, D_1, D_2, D_3$ are connected to the inputs $I_0, I_1, I_2, I_3$ of MUX-0, respectively.\n- The data inputs $D_4, D_5, D_6, D_7$ are connected to the inputs $I_0, I_1, I_2, I_3$ of MUX-1, respectively.\n- The data inputs $D_8, D_9, D_{10}, D_{11}$ are connected to the inputs $I_0, I_1, I_2, I_3$ of MUX-2, respectively.\n- The data inputs $D_{12}, D_{13}, D_{14}, D_{15}$ are connected to the inputs $I_0, I_1, I_2, I_3$ of MUX-3, respectively.\n- The outputs of MUX-0, MUX-1, MUX-2, and MUX-3 are connected to the inputs $I_0, I_1, I_2, I_3$ of MUX-FINAL, respectively.\n- The two most significant select lines, $S_3$ and $S_2$, are connected to the select inputs of MUX-FINAL, with $S_3$ as the more significant bit.\n\nIf the global select lines are set to $S_3S_2S_1S_0 = 1011$, what is the integer index $i$ of the data input line $D_i$ that is passed through to the final output $Y$?", "solution": "A 4-to-1 MUX with select bits $s_{1}$ (MSB) and $s_{0}$ selects input $I_{k}$ where $k$ is the decimal value of $s_{1}s_{0}$, i.e., $k=2s_{1}+s_{0}$. In the two-stage cascade, the second-stage MUX (MUX-FINAL) uses $S_{3}$ (MSB) and $S_{2}$ to select which first-stage MUX output is forwarded. Thus the group index selected by MUX-FINAL is\n$$\nk_{\\text{final}}=2S_{3}+S_{2}.\n$$\nEach first-stage MUX uses $S_{1}$ (MSB) and $S_{0}$ to select one of its four inputs, so within the chosen group the index is\n$$\nk_{\\text{inner}}=2S_{1}+S_{0}.\n$$\nBecause the groups correspond to contiguous blocks of four data lines, the overall selected data index is\n$$\ni=4\\,k_{\\text{final}}+k_{\\text{inner}}=4\\left(2S_{3}+S_{2}\\right)+\\left(2S_{1}+S_{0}\\right)=8S_{3}+4S_{2}+2S_{1}+S_{0}.\n$$\nWith $S_{3}S_{2}S_{1}S_{0}=1011$, we have $S_{3}=1$, $S_{2}=0$, $S_{1}=1$, $S_{0}=1$, hence\n$$\ni=8\\cdot 1+4\\cdot 0+2\\cdot 1+1=11.\n$$\nEquivalently, $S_{3}S_{2}=10$ selects MUX-2 at MUX-FINAL, and $S_{1}S_{0}=11$ selects input $I_{3}$ within MUX-2, which is $D_{11}$.", "answer": "$$\\boxed{11}$$", "id": "1920039"}, {"introduction": "While a multi-level tree is a classic way to build a large multiplexer, it is not the only method. This final practice introduces a powerful and common alternative design that uses a decoder to manage MUXs with enable inputs. This architecture, which allows multiple MUX outputs to share a common bus, demonstrates how to use enable logic to ensure only one device is active at a time, a foundational concept in modern bus-based systems. [@problem_id:1920071]", "problem": "An engineer is tasked with designing a 16-to-1 multiplexer (MUX) to be used in a new microprocessor control unit. The design must be implemented using only a specific set of available components: several 4-to-1 MUXs and a single decoder.\n\nThe properties of the available components are as follows:\n- Each 4-to-1 MUX has four data inputs ($d_3, d_2, d_1, d_0$), two select lines ($s_1, s_0$), one output ($y$), and one active-low enable input ($E'$). When $E'$ is high (1), the MUX output $y$ is in a high-impedance state regardless of the select lines. When $E'$ is low (0), the MUX is enabled and passes the selected data input to the output.\n- The decoder to be used is a standard 2-to-4 decoder with two inputs ($A_1, A_0$) and four active-low outputs ($Y'_{3}, Y'_{2}, Y'_{1}, Y'_{0}$).\n\nThe target 16-to-1 MUX has 16 data inputs, labeled $D_{15}$ down to $D_0$, and four select lines, labeled $S_3, S_2, S_1, S_0$, where $S_3$ is the Most Significant Bit (MSB). The overall design will be constructed using four of the 4-to-1 MUXs. The inputs are arranged such that MUX 0 receives $D_3 - D_0$, MUX 1 receives $D_7 - D_4$, MUX 2 receives $D_{11} - D_8$, and MUX 3 receives $D_{15} - D_{12}$. The outputs of these four MUXs are wired together to a common bus, forming the single output of the 16-to-1 MUX. The decoder is used to control the enable lines of the four MUXs to ensure that only one is active at any time.\n\nWhich of the following describes the correct wiring scheme for the main select lines ($S_3, S_2, S_1, S_0$) to implement the 16-to-1 MUX correctly?\n\nA. The lines $S_3, S_2$ are connected to the decoder inputs $A_1, A_0$ respectively. The lines $S_1, S_0$ are connected in parallel to the select lines $s_1, s_0$ of all four 4-to-1 MUXs.\n\nB. The lines $S_1, S_0$ are connected to the decoder inputs $A_1, A_0$ respectively. The lines $S_3, S_2$ are connected in parallel to the select lines $s_1, s_0$ of all four 4-to-1 MUXs.\n\nC. All four lines $S_3, S_2, S_1, S_0$ are connected to the inputs of a 4-to-16 decoder, whose first four outputs are then used to enable the MUXs.\n\nD. The lines $S_1, S_0$ are connected in parallel to the select lines of all four 4-to-1 MUXs. The four outputs from these MUXs are then fed into a fifth 4-to-1 MUX, whose select lines are connected to $S_3, S_2$.\n\nE. The lines $S_3, S_0$ are connected to the decoder inputs $A_1, A_0$. The lines $S_2, S_1$ are connected in parallel to the select lines $s_1, s_0$ of all four 4-to-1 MUXs.", "solution": "We need a 16-to-1 MUX using four 4-to-1 MUXs with active-low enables and a single 2-to-4 decoder with active-low outputs. The 16-to-1 MUX has select lines $S_{3}$ (MSB), $S_{2}$, $S_{1}$, $S_{0}$, selecting input $D_{N}$ where the selected index is\n$$\nN=8 S_{3}+4 S_{2}+2 S_{1}+S_{0}.\n$$\nThe inputs are grouped as follows: MUX $k$ (for $k \\in \\{0,1,2,3\\}$) receives $D_{4k+3},D_{4k+2},D_{4k+1},D_{4k}$. Thus, for a fixed pair $(S_{3},S_{2})$, which defines $k=2 S_{3}+S_{2}$, the correct data line within that group is determined solely by $(S_{1},S_{0})$:\n$$\nN=4k + b,\\quad b=2 S_{1}+S_{0}.\n$$\nTherefore:\n- The within-group selection of each 4-to-1 MUX must be driven by $s_{1}=S_{1}$ and $s_{0}=S_{0}$ in parallel to all four MUXs, so that each MUX selects among its four inputs according to the two least significant bits.\n- Exactly one MUX must drive the shared output bus at a time; this is achieved by enabling only the MUX corresponding to $k=2 S_{3}+S_{2}$. A 2-to-4 decoder with inputs $(A_{1},A_{0})$ and active-low outputs $(Y'_{3},Y'_{2},Y'_{1},Y'_{0})$ will assert $Y'_{k}=0$ only for the selected $k$. By wiring $A_{1}=S_{3}$ and $A_{0}=S_{2}$, and connecting $E'_{k}=Y'_{k}$ to each MUXâ€™s active-low enable, the correct MUX is enabled while the others are tri-stated.\n\nThis wiring matches option A:\n- $S_{3},S_{2}$ to decoder inputs $A_{1},A_{0}$ respectively (to select which MUX is enabled).\n- $S_{1},S_{0}$ in parallel to $s_{1},s_{0}$ of all four MUXs (to select the input within the enabled MUX).\n\nOther options either misassign MSB/LSB roles, require unavailable components, or add an extra 4-to-1 MUX not permitted by the specification.", "answer": "$$\\boxed{A}$$", "id": "1920071"}]}