Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,137
design__inferred_latch__count,0
design__instance__count,4701
design__instance__area,38072.8
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,29
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.002340051345527172
power__switching__total,0.001504514366388321
power__leakage__total,4.6501646977503697E-8
power__total,0.003844612278044224
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.30821221447422226
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.30792688714882394
timing__hold__ws__corner:nom_tt_025C_1v80,0.34629122771685183
timing__setup__ws__corner:nom_tt_025C_1v80,4.9510050793815035
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.346291
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,5.451815
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,65
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,29
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.33481104947276064
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.3345282756603912
timing__hold__ws__corner:nom_ss_100C_1v60,0.9267391560905893
timing__setup__ws__corner:nom_ss_100C_1v60,-3.80207343037497
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-82.48638983106736
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-3.80207343037497
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.926739
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,28
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-3.802073
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,28
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,29
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2923870950336503
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.29209921419522317
timing__hold__ws__corner:nom_ff_n40C_1v95,0.1169446239613447
timing__setup__ws__corner:nom_ff_n40C_1v95,4.802079758646389
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.116945
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,6.229095
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,88
design__max_fanout_violation__count,29
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.28737971149521624
clock__skew__worst_setup,0.28721298374777776
timing__hold__ws,0.11384782328002302
timing__setup__ws,-4.140748305882883
timing__hold__tns,0.0
timing__setup__tns,-91.56698414235102
timing__hold__wns,0
timing__setup__wns,-4.140748305882883
timing__hold_vio__count,0
timing__hold_r2r__ws,0.113848
timing__hold_r2r_vio__count,0
timing__setup_vio__count,84
timing__setup_r2r__ws,-4.140749
timing__setup_r2r_vio__count,84
design__die__bbox,0.0 0.0 334.88 225.76
design__core__bbox,2.76 2.72 332.12 223.04
design__io,45
design__die__area,75602.5
design__core__area,72564.6
design__instance__count__stdcell,4701
design__instance__area__stdcell,38072.8
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.524674
design__instance__utilization__stdcell,0.524674
design__instance__count__class:buffer,8
design__instance__count__class:inverter,60
design__instance__count__class:sequential_cell,508
design__instance__count__class:multi_input_combinational_cell,2228
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,4395
design__instance__count__class:tap_cell,1037
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,103373
design__violations,0
design__instance__count__class:timing_repair_buffer,777
design__instance__count__class:clock_buffer,41
design__instance__count__class:clock_inverter,30
design__instance__count__setup_buffer,33
design__instance__count__hold_buffer,438
antenna__violating__nets,5
antenna__violating__pins,8
route__antenna_violation__count,5
antenna_diodes_count,12
design__instance__count__class:antenna_cell,12
route__net,3640
route__net__special,2
route__drc_errors__iter:1,2639
route__wirelength__iter:1,121170
route__drc_errors__iter:2,1380
route__wirelength__iter:2,119801
route__drc_errors__iter:3,1308
route__wirelength__iter:3,119645
route__drc_errors__iter:4,251
route__wirelength__iter:4,119432
route__drc_errors__iter:5,4
route__wirelength__iter:5,119380
route__drc_errors__iter:6,2
route__wirelength__iter:6,119370
route__drc_errors__iter:7,0
route__wirelength__iter:7,119369
route__drc_errors,0
route__wirelength,119369
route__vias,28294
route__vias__singlecut,28294
route__vias__multicut,0
design__disconnected_pin__count,14
design__critical_disconnected_pin__count,0
route__wirelength__max,355.94
timing__unannotated_net__count__corner:nom_tt_025C_1v80,59
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,59
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,59
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,29
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.30117650892358433
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.3010113077328479
timing__hold__ws__corner:min_tt_025C_1v80,0.3383223796876254
timing__setup__ws__corner:min_tt_025C_1v80,4.932611791967736
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.338322
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,5.578441
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,59
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,40
design__max_fanout_violation__count__corner:min_ss_100C_1v60,29
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.32445144711469126
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.32428780023623327
timing__hold__ws__corner:min_ss_100C_1v60,0.9114583790143862
timing__setup__ws__corner:min_ss_100C_1v60,-3.401005795475375
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-71.51570205121482
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-3.401005795475375
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.911458
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,28
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-3.401006
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,28
timing__unannotated_net__count__corner:min_ss_100C_1v60,59
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,29
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.28737971149521624
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.28721298374777776
timing__hold__ws__corner:min_ff_n40C_1v95,0.11384782328002302
timing__setup__ws__corner:min_ff_n40C_1v95,4.788495957511319
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.113848
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,6.278677
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,59
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,29
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.31359452033867574
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.3128779823783176
timing__hold__ws__corner:max_tt_025C_1v80,0.34907533407444424
timing__setup__ws__corner:max_tt_025C_1v80,4.971333707626533
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.349075
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,5.259179
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,59
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,88
design__max_fanout_violation__count__corner:max_ss_100C_1v60,29
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.3448979810482704
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.34418743829241477
timing__hold__ws__corner:max_ss_100C_1v60,0.9404943756655093
timing__setup__ws__corner:max_ss_100C_1v60,-4.140748305882883
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-91.56698414235102
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-4.140748305882883
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.940494
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,28
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-4.140749
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,28
timing__unannotated_net__count__corner:max_ss_100C_1v60,59
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,29
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.29722500302258226
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2965028584357912
timing__hold__ws__corner:max_ff_n40C_1v95,0.12024431790615485
timing__setup__ws__corner:max_ff_n40C_1v95,4.817553603512035
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.120244
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,6.171368
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,59
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,59
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79991
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000850223
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000101657
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000161562
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000101657
design_powergrid__voltage__worst,0.000101657
design_powergrid__voltage__worst__net:VPWR,1.79991
design_powergrid__drop__worst,0.000101657
design_powergrid__drop__worst__net:VPWR,0.0000850223
design_powergrid__voltage__worst__net:VGND,0.000101657
design_powergrid__drop__worst__net:VGND,0.000101657
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000141999999999999995691814247411599581027985550463199615478515625
ir__drop__worst,0.00008500000000000000610622663543836097232997417449951171875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
