

================================================================
== Vivado HLS Report for 'CvtColor_1'
================================================================
* Date:           Mon Feb  4 18:08:45 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        SobelVideoWorking
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tsbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    11.000|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  924481|  924481|  924481|  924481|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |               |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |- loop_height  |  924480|  924480|      1284|          -|          -|   720|    no    |
        | + loop_width  |    1281|    1281|         3|          1|          1|  1280|    yes   |
        +---------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond5)
3 --> 
	6  / (exitcond)
	4  / (!exitcond)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str397, i32 0, i32 0, [1 x i8]* @p_str398, [1 x i8]* @p_str399, [1 x i8]* @p_str400, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str401, [1 x i8]* @p_str402)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.66ns)   --->   "br label %0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1947]   --->   Operation 8 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 2.67>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%i = phi i10 [ 0, %ap_fixed_base.exit25.i.i ], [ %i_1, %3 ]"   --->   Operation 9 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 720, i64 720, i64 720)"   --->   Operation 10 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.70ns)   --->   "%exitcond5 = icmp eq i10 %i, -304" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1947]   --->   Operation 11 'icmp' 'exitcond5' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (2.12ns)   --->   "%i_1 = add i10 %i, 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1947]   --->   Operation 12 'add' 'i_1' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %4, label %1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1947]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str9) nounwind" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1947]   --->   Operation 14 'specloopname' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1947]   --->   Operation 15 'specregionbegin' 'tmp' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.66ns)   --->   "br label %2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1948]   --->   Operation 16 'br' <Predicate = (!exitcond5)> <Delay = 1.66>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "ret void" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1956]   --->   Operation 17 'ret' <Predicate = (exitcond5)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.18>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%j = phi i11 [ 0, %1 ], [ %j_1, %"operator>>.exit_ifconv" ]"   --->   Operation 18 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1280, i64 1280, i64 1280)"   --->   Operation 19 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (1.81ns)   --->   "%exitcond = icmp eq i11 %j, -768" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1948]   --->   Operation 20 'icmp' 'exitcond' <Predicate = true> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (2.12ns)   --->   "%j_1 = add i11 %j, 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1948]   --->   Operation 21 'add' 'j_1' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %"operator>>.exit_ifconv"" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1948]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str45)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:617->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1951]   --->   Operation 23 'specregionbegin' 'tmp_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str3) nounwind" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:621->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1951]   --->   Operation 24 'specprotocol' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_89 = call i8 @_ssdm_op_Read.ap_auto.volatile.i8P(i8* %p_src_data_stream_0_V)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:624->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1951]   --->   Operation 25 'read' 'tmp_89' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_90 = call i8 @_ssdm_op_Read.ap_auto.volatile.i8P(i8* %p_src_data_stream_1_V)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:624->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1951]   --->   Operation 26 'read' 'tmp_90' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_91 = call i8 @_ssdm_op_Read.ap_auto.volatile.i8P(i8* %p_src_data_stream_2_V)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:624->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1951]   --->   Operation 27 'read' 'tmp_91' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str45, i32 %tmp_s)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:626->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1951]   --->   Operation 28 'specregionend' 'empty' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%OP2_V_2_i_cast = zext i8 %tmp_91 to i29" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1477->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952]   --->   Operation 29 'zext' 'OP2_V_2_i_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (7.18ns)   --->   "%r_V_4_i = mul i29 %OP2_V_2_i_cast, 1254096" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1477->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952]   --->   Operation 30 'mul' 'r_V_4_i' <Predicate = (!exitcond)> <Delay = 7.18> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 11.0>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%OP2_V_i_cast = zext i8 %tmp_89 to i28" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1473->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952]   --->   Operation 31 'zext' 'OP2_V_i_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (3.36ns)   --->   "%r_V = mul i28 %OP2_V_i_cast, 478150" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1473->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952]   --->   Operation 32 'mul' 'r_V' <Predicate = (!exitcond)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%OP2_V_1_i_cast = zext i8 %tmp_90 to i30" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1477->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952]   --->   Operation 33 'zext' 'OP2_V_1_i_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (3.36ns)   --->   "%r_V_3_i = mul i30 %OP2_V_1_i_cast, 2462056" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1477->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952]   --->   Operation 34 'mul' 'r_V_3_i' <Predicate = (!exitcond)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp1_i_cast = zext i28 %r_V to i29" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1477->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952]   --->   Operation 35 'zext' 'tmp1_i_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (3.82ns)   --->   "%p_Val2_5 = add i29 %r_V_4_i, %tmp1_i_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1477->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952]   --->   Operation 36 'add' 'p_Val2_5' <Predicate = (!exitcond)> <Delay = 3.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_i_cast = zext i29 %p_Val2_5 to i30" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1477->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952]   --->   Operation 37 'zext' 'tmp_i_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (3.82ns)   --->   "%r_V_1 = add i30 %r_V_3_i, %tmp_i_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1477->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952]   --->   Operation 38 'add' 'r_V_1' <Predicate = (!exitcond)> <Delay = 3.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%p_Val2_7 = call i8 @_ssdm_op_PartSelect.i8.i30.i32.i32(i30 %r_V_1, i32 22, i32 29)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1478->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952]   --->   Operation 39 'partselect' 'p_Val2_7' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_85 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %r_V_1, i32 21)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1478->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952]   --->   Operation 40 'bitselect' 'tmp_85' <Predicate = (!exitcond)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.06>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str10) nounwind" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1948]   --->   Operation 41 'specloopname' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_36 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str10)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1948]   --->   Operation 42 'specregionbegin' 'tmp_36' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1950]   --->   Operation 43 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_1_i_i_i = zext i1 %tmp_85 to i8" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1478->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952]   --->   Operation 44 'zext' 'tmp_1_i_i_i' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%tmp_86 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %r_V_1, i32 29)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1478->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952]   --->   Operation 45 'bitselect' 'tmp_86' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (2.11ns)   --->   "%p_Val2_8 = add i8 %p_Val2_7, %tmp_1_i_i_i" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1478->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952]   --->   Operation 46 'add' 'p_Val2_8' <Predicate = (!exitcond)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%tmp_87 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_8, i32 7)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1478->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952]   --->   Operation 47 'bitselect' 'tmp_87' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%p_Result_1_i_i_i_n = xor i1 %tmp_86, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1478->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952]   --->   Operation 48 'xor' 'p_Result_1_i_i_i_n' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%not_carry = or i1 %tmp_87, %p_Result_1_i_i_i_n" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1478->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952]   --->   Operation 49 'or' 'not_carry' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (1.04ns) (out node of the LUT)   --->   "%p_Val2_s = select i1 %not_carry, i8 %p_Val2_8, i8 -1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1478->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1514->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1952]   --->   Operation 50 'select' 'p_Val2_s' <Predicate = (!exitcond)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str19)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:641->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1953]   --->   Operation 51 'specregionbegin' 'tmp_37' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str3) nounwind" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:645->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1953]   --->   Operation 52 'specprotocol' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (3.90ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %p_Val2_s)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1953]   --->   Operation 53 'write' <Predicate = (!exitcond)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str19, i32 %tmp_37)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:650->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1953]   --->   Operation 54 'specregionend' 'empty_83' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str10, i32 %tmp_36)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1954]   --->   Operation 55 'specregionend' 'empty_84' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "br label %2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1948]   --->   Operation 56 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%empty_85 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1955]   --->   Operation 57 'specregionend' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "br label %0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1947]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_data_stream_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_src_data_stream_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_src_data_stream_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_7         (specinterface    ) [ 0000000]
StgValue_8         (br               ) [ 0111111]
i                  (phi              ) [ 0010000]
StgValue_10        (speclooptripcount) [ 0000000]
exitcond5          (icmp             ) [ 0011111]
i_1                (add              ) [ 0111111]
StgValue_13        (br               ) [ 0000000]
StgValue_14        (specloopname     ) [ 0000000]
tmp                (specregionbegin  ) [ 0001111]
StgValue_16        (br               ) [ 0011111]
StgValue_17        (ret              ) [ 0000000]
j                  (phi              ) [ 0001000]
StgValue_19        (speclooptripcount) [ 0000000]
exitcond           (icmp             ) [ 0011111]
j_1                (add              ) [ 0011111]
StgValue_22        (br               ) [ 0000000]
tmp_s              (specregionbegin  ) [ 0000000]
StgValue_24        (specprotocol     ) [ 0000000]
tmp_89             (read             ) [ 0001100]
tmp_90             (read             ) [ 0001100]
tmp_91             (read             ) [ 0000000]
empty              (specregionend    ) [ 0000000]
OP2_V_2_i_cast     (zext             ) [ 0000000]
r_V_4_i            (mul              ) [ 0001100]
OP2_V_i_cast       (zext             ) [ 0000000]
r_V                (mul              ) [ 0000000]
OP2_V_1_i_cast     (zext             ) [ 0000000]
r_V_3_i            (mul              ) [ 0000000]
tmp1_i_cast        (zext             ) [ 0000000]
p_Val2_5           (add              ) [ 0000000]
tmp_i_cast         (zext             ) [ 0000000]
r_V_1              (add              ) [ 0001010]
p_Val2_7           (partselect       ) [ 0001010]
tmp_85             (bitselect        ) [ 0001010]
StgValue_41        (specloopname     ) [ 0000000]
tmp_36             (specregionbegin  ) [ 0000000]
StgValue_43        (specpipeline     ) [ 0000000]
tmp_1_i_i_i        (zext             ) [ 0000000]
tmp_86             (bitselect        ) [ 0000000]
p_Val2_8           (add              ) [ 0000000]
tmp_87             (bitselect        ) [ 0000000]
p_Result_1_i_i_i_n (xor              ) [ 0000000]
not_carry          (or               ) [ 0000000]
p_Val2_s           (select           ) [ 0000000]
tmp_37             (specregionbegin  ) [ 0000000]
StgValue_52        (specprotocol     ) [ 0000000]
StgValue_53        (write            ) [ 0000000]
empty_83           (specregionend    ) [ 0000000]
empty_84           (specregionend    ) [ 0000000]
StgValue_56        (br               ) [ 0011111]
empty_85           (specregionend    ) [ 0000000]
StgValue_58        (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_data_stream_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_src_data_stream_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_src_data_stream_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_dst_data_stream_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str397"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str398"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str399"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str400"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str401"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str402"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str45"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i30.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="tmp_89_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="0"/>
<pin id="103" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_89/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_90_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="0"/>
<pin id="109" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_90/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_91_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="8" slack="0"/>
<pin id="115" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_91/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="StgValue_53_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="0"/>
<pin id="121" dir="0" index="2" bw="8" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_53/5 "/>
</bind>
</comp>

<comp id="125" class="1005" name="i_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="10" slack="1"/>
<pin id="127" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="i_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="1"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="10" slack="0"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="136" class="1005" name="j_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="11" slack="1"/>
<pin id="138" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="j_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="1"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="11" slack="0"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="exitcond5_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="10" slack="0"/>
<pin id="149" dir="0" index="1" bw="10" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="i_1_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="10" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="exitcond_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="11" slack="0"/>
<pin id="161" dir="0" index="1" bw="11" slack="0"/>
<pin id="162" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="j_1_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="11" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="OP2_V_2_i_cast_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_2_i_cast/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="OP2_V_i_cast_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="1"/>
<pin id="177" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_i_cast/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="OP2_V_1_i_cast_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="1"/>
<pin id="180" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_1_i_cast/4 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_i_cast_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="29" slack="0"/>
<pin id="183" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="p_Val2_7_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="30" slack="0"/>
<pin id="187" dir="0" index="2" bw="6" slack="0"/>
<pin id="188" dir="0" index="3" bw="6" slack="0"/>
<pin id="189" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_7/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_85_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="30" slack="0"/>
<pin id="196" dir="0" index="2" bw="6" slack="0"/>
<pin id="197" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_85/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_1_i_i_i_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_i_i_i/5 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_86_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="30" slack="1"/>
<pin id="206" dir="0" index="2" bw="6" slack="0"/>
<pin id="207" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_86/5 "/>
</bind>
</comp>

<comp id="210" class="1004" name="p_Val2_8_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="1"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_8/5 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_87_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="8" slack="0"/>
<pin id="218" dir="0" index="2" bw="4" slack="0"/>
<pin id="219" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_87/5 "/>
</bind>
</comp>

<comp id="223" class="1004" name="p_Result_1_i_i_i_n_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_Result_1_i_i_i_n/5 "/>
</bind>
</comp>

<comp id="229" class="1004" name="not_carry_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="not_carry/5 "/>
</bind>
</comp>

<comp id="235" class="1004" name="p_Val2_s_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="8" slack="0"/>
<pin id="238" dir="0" index="2" bw="1" slack="0"/>
<pin id="239" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="244" class="1007" name="r_V_4_i_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="0" index="1" bw="29" slack="0"/>
<pin id="247" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_4_i/3 "/>
</bind>
</comp>

<comp id="250" class="1007" name="grp_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="0"/>
<pin id="252" dir="0" index="1" bw="28" slack="0"/>
<pin id="253" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="254" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V/4 tmp1_i_cast/4 p_Val2_5/4 "/>
</bind>
</comp>

<comp id="258" class="1007" name="grp_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="0" index="1" bw="30" slack="0"/>
<pin id="261" dir="0" index="2" bw="29" slack="0"/>
<pin id="262" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_3_i/4 r_V_1/4 "/>
</bind>
</comp>

<comp id="268" class="1005" name="exitcond5_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="1"/>
<pin id="270" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond5 "/>
</bind>
</comp>

<comp id="272" class="1005" name="i_1_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="10" slack="0"/>
<pin id="274" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="277" class="1005" name="exitcond_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="1"/>
<pin id="279" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="281" class="1005" name="j_1_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="11" slack="0"/>
<pin id="283" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="286" class="1005" name="tmp_89_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="1"/>
<pin id="288" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_89 "/>
</bind>
</comp>

<comp id="291" class="1005" name="tmp_90_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="8" slack="1"/>
<pin id="293" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_90 "/>
</bind>
</comp>

<comp id="296" class="1005" name="r_V_4_i_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="29" slack="1"/>
<pin id="298" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="r_V_4_i "/>
</bind>
</comp>

<comp id="301" class="1005" name="r_V_1_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="30" slack="1"/>
<pin id="303" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1 "/>
</bind>
</comp>

<comp id="306" class="1005" name="p_Val2_7_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="1"/>
<pin id="308" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7 "/>
</bind>
</comp>

<comp id="311" class="1005" name="tmp_85_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="1"/>
<pin id="313" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_85 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="104"><net_src comp="60" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="60" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="60" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="98" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="6" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="30" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="125" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="46" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="151"><net_src comp="129" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="36" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="129" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="38" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="140" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="50" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="140" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="52" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="174"><net_src comp="112" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="190"><net_src comp="70" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="72" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="192"><net_src comp="74" pin="0"/><net_sink comp="184" pin=3"/></net>

<net id="198"><net_src comp="76" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="78" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="208"><net_src comp="76" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="74" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="214"><net_src comp="200" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="88" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="210" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="90" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="227"><net_src comp="203" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="92" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="215" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="223" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="240"><net_src comp="229" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="210" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="94" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="243"><net_src comp="235" pin="3"/><net_sink comp="118" pin=2"/></net>

<net id="248"><net_src comp="171" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="64" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="175" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="66" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="250" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="263"><net_src comp="178" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="68" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="181" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="266"><net_src comp="258" pin="3"/><net_sink comp="184" pin=1"/></net>

<net id="267"><net_src comp="258" pin="3"/><net_sink comp="193" pin=1"/></net>

<net id="271"><net_src comp="147" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="153" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="280"><net_src comp="159" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="165" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="289"><net_src comp="100" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="294"><net_src comp="106" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="299"><net_src comp="244" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="304"><net_src comp="258" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="309"><net_src comp="184" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="314"><net_src comp="193" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="200" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_data_stream_V | {5 }
 - Input state : 
	Port: CvtColor.1 : p_src_data_stream_0_V | {3 }
	Port: CvtColor.1 : p_src_data_stream_1_V | {3 }
	Port: CvtColor.1 : p_src_data_stream_2_V | {3 }
  - Chain level:
	State 1
	State 2
		exitcond5 : 1
		i_1 : 1
		StgValue_13 : 2
	State 3
		exitcond : 1
		j_1 : 1
		StgValue_22 : 2
		empty : 1
		r_V_4_i : 1
	State 4
		r_V : 1
		r_V_3_i : 1
		tmp1_i_cast : 2
		p_Val2_5 : 3
		tmp_i_cast : 4
		r_V_1 : 5
		p_Val2_7 : 6
		tmp_85 : 6
	State 5
		p_Val2_8 : 1
		tmp_87 : 2
		p_Result_1_i_i_i_n : 1
		not_carry : 3
		p_Val2_s : 3
		StgValue_53 : 4
		empty_83 : 1
		empty_84 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |         i_1_fu_153        |    0    |    0    |    17   |
|    add   |         j_1_fu_165        |    0    |    0    |    18   |
|          |      p_Val2_8_fu_210      |    0    |    0    |    15   |
|----------|---------------------------|---------|---------|---------|
|   icmp   |      exitcond5_fu_147     |    0    |    0    |    13   |
|          |      exitcond_fu_159      |    0    |    0    |    13   |
|----------|---------------------------|---------|---------|---------|
|  select  |      p_Val2_s_fu_235      |    0    |    0    |    8    |
|----------|---------------------------|---------|---------|---------|
|    xor   | p_Result_1_i_i_i_n_fu_223 |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|    or    |      not_carry_fu_229     |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|  muladd  |         grp_fu_250        |    1    |    0    |    0    |
|          |         grp_fu_258        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|    mul   |       r_V_4_i_fu_244      |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     tmp_89_read_fu_100    |    0    |    0    |    0    |
|   read   |     tmp_90_read_fu_106    |    0    |    0    |    0    |
|          |     tmp_91_read_fu_112    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  |  StgValue_53_write_fu_118 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |   OP2_V_2_i_cast_fu_171   |    0    |    0    |    0    |
|          |    OP2_V_i_cast_fu_175    |    0    |    0    |    0    |
|   zext   |   OP2_V_1_i_cast_fu_178   |    0    |    0    |    0    |
|          |     tmp_i_cast_fu_181     |    0    |    0    |    0    |
|          |     tmp_1_i_i_i_fu_200    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|partselect|      p_Val2_7_fu_184      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |       tmp_85_fu_193       |    0    |    0    |    0    |
| bitselect|       tmp_86_fu_203       |    0    |    0    |    0    |
|          |       tmp_87_fu_215       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    3    |    0    |    88   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|exitcond5_reg_268|    1   |
| exitcond_reg_277|    1   |
|   i_1_reg_272   |   10   |
|    i_reg_125    |   10   |
|   j_1_reg_281   |   11   |
|    j_reg_136    |   11   |
| p_Val2_7_reg_306|    8   |
|  r_V_1_reg_301  |   30   |
| r_V_4_i_reg_296 |   29   |
|  tmp_85_reg_311 |    1   |
|  tmp_89_reg_286 |    8   |
|  tmp_90_reg_291 |    8   |
+-----------------+--------+
|      Total      |   128  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_250 |  p0  |   2  |   8  |   16   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   16   ||  1.664  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   88   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   128  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   128  |   97   |
+-----------+--------+--------+--------+--------+
