#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Jun  3 17:48:51 2024
# Process ID: 2685789
# Current directory: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl
# Command line: vivado -log vivado.log -applog -messageDb vivado.pb -mode batch -source vpl.tcl -notrace
# Log file: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/vivado.log
# Journal file: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/vivado.jou
# Running On: ubuntu-MS-7D30, OS: Linux, CPU Frequency: 3200.000 MHz, CPU Physical cores: 16, Host memory: 134841 MB
#-----------------------------------------------------------
source vpl.tcl -notrace
INFO: Dispatch client connection id - 46641
[17:48:53] Run vpl: Step create_project: Started
INFO: [OCL_UTIL] current step: vpl.create_project
Creating Vivado project.
INFO: [OCL_UTIL] set ::origin_dir_loc .local/hw_platform/prj
INFO: [OCL_UTIL] set ::user_project_name prj
INFO: [OCL_UTIL] internal step: source .local/hw_platform/prj/rebuild.tcl to create prj project
WARNING: [Board 49-151] The current board 'xilinx.com::vck190:3.2' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
INFO: [Project 1-1727] Source BDs should be added before importing the top BD /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/.local/hw_platform/prj/my_project.srcs/sources_1/bd/vitis_design/vitis_design.bd with BDC
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
import_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2197.000 ; gain = 81.906 ; free physical = 44847 ; free virtual = 129107
INFO: [Project 1-1727] Source BDs should be added before importing the top BD /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/.local/hw_platform/prj/my_project.srcs/sim_1/bd/xlnoc/xlnoc.bd with BDC
INFO: Project created:prj
[17:49:05] Run vpl: Step create_project: Completed
[17:49:05] Run vpl: Step create_bd: Started
INFO: [OCL_UTIL] current step: vpl.create_bd
INFO: [OCL_UTIL] set_property ip_repo_paths /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/xo/ip_repo/xilinx_com_hls_mac_1_0 .local/hw_platform/ipcache /tools/Xilinx/Vitis/2023.1/data/ip [current_project]
INFO: [OCL_UTIL] internal step: update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/xo/ip_repo/xilinx_com_hls_mac_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2023.1/data/ip'.
INFO: [OCL_UTIL] internal step: config_ip_cache -use_cache_location /home/ubuntu/Desktop/dsp_recon/system_project/.ipcache
INFO: [OCL_UTIL] set_property synth_checkpoint_mode Hierarchical [get_files -all vitis_design.bd]
INFO: [OCL_UTIL] internal step: open_bd_design -auto_upgrade [get_files vitis_design.bd]
Reading block design file </home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.srcs/sources_1/bd/vitis_design/vitis_design.bd>...
Adding component instance block -- xilinx.com:ip:versal_cips:3.3 - CIPS_0
Adding component instance block -- xilinx.com:ip:axi_noc:1.0 - cips_noc
Adding component instance block -- xilinx.com:ip:axi_noc:1.0 - noc_ddr4
Adding component instance block -- xilinx.com:ip:axi_noc:1.0 - noc_lpddr4
Adding component instance block -- xilinx.com:ip:ai_engine:2.0 - ai_engine_0
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_cascaded_1
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_parent
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:clk_wizard:1.0 - clk_wizard_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psr_104mhz
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psr_156mhz
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psr_312mhz
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psr_78mhz
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psr_208mhz
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psr_416mhz
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psr_625mhz
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - icn_ctrl_1
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - icn_ctrl_2
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - dummy_slave_0
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - dummy_slave_1
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - dummy_slave_2
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - dummy_slave_3
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - icn_ctrl_3
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - icn_ctrl_4
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - icn_ctrl_5
Successfully read diagram <vitis_design> from block design file </home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.srcs/sources_1/bd/vitis_design/vitis_design.bd>
INFO: [Device 21-403] Loading part xcvc1902-vsva2197-2MP-e-S
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3271.609 ; gain = 1011.316 ; free physical = 43837 ; free virtual = 128098
INFO: [OCL_UTIL] internal step: report locked IPs
INFO: [OCL_UTIL] internal step: source .local/dr.bd.tcl
INFO: [OCL_UTIL] internal step: save_bd_design
Wrote  : </home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.srcs/sources_1/bd/vitis_design/vitis_design.bd> 
[17:49:16] Run vpl: Step create_bd: Completed
[17:49:16] Run vpl: Step update_bd: Started
INFO: [OCL_UTIL] current step: vpl.update_bd
INFO: [OCL_UTIL] internal step: inserting profiling and debug cores
--- DPA: insert_chipscope_debug: No chipscope_debugs dict name - nothing to insert
INFO: Platform is not decorated with AXI-Lite and trace masters
INFO: Platform does not require extraction of debug/profile metadata.
--- DPA: -----------------------------------------------------------
--- DPA: Automation Dictionary:
--- DPA: -----------------------------------------------------------
WARNING: No monitor points found for BD automation.
--- DPA: Found NoC /noc_ddr4 with PFM.AXI_PORT and sptag=DDR
--- DPA: Step 1 - Add debug/profile monitors...
--- DPA: Step 2 - No trace added
--- DPA: Step 3 - Add AI engine support...
--- DPA: Step 4 - Add AXI-Lite control...
--- DPA: Step 5 - Group IP into System_DPA...
INFO: Writing /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/debug_ip_layout.rtd...
INFO: [OCL_UTIL] internal step: assign_bd_address
Slave segment '/noc_ddr4/S00_AXI/C1_DDR_LOW0' is being assigned into address space '/mac_1/Data_m_axi_gmem' at <0x0000_0000 [ 2G ]>.
Slave segment '/noc_ddr4/S00_AXI/C1_DDR_LOW1' is being assigned into address space '/mac_1/Data_m_axi_gmem' at <0x8_0000_0000 [ 6G ]>.
Slave segment '/mac_1/s_axi_control/Reg' is being assigned into address space '/CIPS_0/M_AXI_FPD' at <0xA405_0000 [ 64K ]>.
INFO: [OCL_UTIL] bd::util_cmd set_bd_source Vitis [current_bd_design]
INFO: [OCL_UTIL] internal step: writing address_map.xml
INFO: [OCL_UTIL] internal step: collect BD interface connectivity and write automation summary report
INFO: [OCL_UTIL] internal step: save_bd_design
Wrote  : </home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.srcs/sources_1/bd/vitis_design/vitis_design.bd> 
[17:49:17] Run vpl: Step update_bd: Completed
[17:49:17] Run vpl: Step generate_target: Started
INFO: [OCL_UTIL] current step: vpl.generate_target
INFO: [OCL_UTIL] internal step: generate_target all [get_files vitis_design.bd]
Generating placement and routing for NoC components
NoC TrafficSpec | Checksum: 62d1449c
NoC Constraints | Checksum: f7fcfe05
NoC Incremental Solution | Checksum: 8cee98bf
INFO: [Ipconfig 75-92] Running NOC Placement
INFO: [Ipconfig 75-122] Detailed placement phase
INFO: [Ipconfig 75-133] Running NOC Routing
NoC Compiler Finished Successfully
NoC Solution | Checksum: 53a30486
INFO: [Ipconfig 75-108] Writing file /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/common/nsln/NOC_Power.xpe.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_S_AXI_ID_WIDTH(16) on '/noc_ai_mm_0' with propagated value(2). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_S_AXI_ID_WIDTH(16) on '/noc_ai_mm_0' with propagated value(2). Command ignored
INFO: [BD 5-943] Reserving offset range <0xA400_0000 [ 64K ]> from slave interface '/icn_ctrl_1/S00_AXI' to master interface '/icn_ctrl_1/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xA500_0000 [ 64K ]> from slave interface '/icn_ctrl_1/S00_AXI' to master interface '/icn_ctrl_1/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xA405_0000 [ 64K ]> from slave interface '/icn_ctrl_1/S00_AXI' to master interface '/icn_ctrl_1/M06_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xA401_0000 [ 64K ]> from slave interface '/icn_ctrl_1/S00_AXI' to master interface '/icn_ctrl_2/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xA402_0000 [ 64K ]> from slave interface '/icn_ctrl_1/S00_AXI' to master interface '/icn_ctrl_3/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xA403_0000 [ 64K ]> from slave interface '/icn_ctrl_1/S00_AXI' to master interface '/icn_ctrl_4/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xA404_0000 [ 64K ]> from slave interface '/icn_ctrl_1/S00_AXI' to master interface '/icn_ctrl_5/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] vitis_design_icn_ctrl_1_0: SmartConnect vitis_design_icn_ctrl_1_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] vitis_design_icn_ctrl_1_0: IP vitis_design_icn_ctrl_1_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] vitis_design_icn_ctrl_1_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /vitis_design_icn_ctrl_1_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [BD 5-943] Reserving offset range <0xA401_0000 [ 64K ]> from slave interface '/icn_ctrl_2/S00_AXI' to master interface '/icn_ctrl_2/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] vitis_design_icn_ctrl_2_0: SmartConnect vitis_design_icn_ctrl_2_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] vitis_design_icn_ctrl_2_0: IP vitis_design_icn_ctrl_2_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] vitis_design_icn_ctrl_2_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /vitis_design_icn_ctrl_2_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [BD 5-943] Reserving offset range <0xA402_0000 [ 64K ]> from slave interface '/icn_ctrl_3/S00_AXI' to master interface '/icn_ctrl_3/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] vitis_design_icn_ctrl_3_0: SmartConnect vitis_design_icn_ctrl_3_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] vitis_design_icn_ctrl_3_0: IP vitis_design_icn_ctrl_3_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] vitis_design_icn_ctrl_3_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /vitis_design_icn_ctrl_3_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [BD 5-943] Reserving offset range <0xA403_0000 [ 64K ]> from slave interface '/icn_ctrl_4/S00_AXI' to master interface '/icn_ctrl_4/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] vitis_design_icn_ctrl_4_0: SmartConnect vitis_design_icn_ctrl_4_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] vitis_design_icn_ctrl_4_0: IP vitis_design_icn_ctrl_4_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] vitis_design_icn_ctrl_4_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /vitis_design_icn_ctrl_4_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [BD 5-943] Reserving offset range <0xA404_0000 [ 64K ]> from slave interface '/icn_ctrl_5/S00_AXI' to master interface '/icn_ctrl_5/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] vitis_design_icn_ctrl_5_0: SmartConnect vitis_design_icn_ctrl_5_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] vitis_design_icn_ctrl_5_0: IP vitis_design_icn_ctrl_5_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] vitis_design_icn_ctrl_5_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /vitis_design_icn_ctrl_5_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_cascaded_1: Property SENSITIVITY = "NULL" for interrupt input 31 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_cascaded_1: Property SENSITIVITY = "NULL" for interrupt input 30 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_cascaded_1: Property SENSITIVITY = "NULL" for interrupt input 29 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_cascaded_1: Property SENSITIVITY = "NULL" for interrupt input 28 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_cascaded_1: Property SENSITIVITY = "NULL" for interrupt input 27 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_cascaded_1: Property SENSITIVITY = "NULL" for interrupt input 26 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_cascaded_1: Property SENSITIVITY = "NULL" for interrupt input 25 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_cascaded_1: Property SENSITIVITY = "NULL" for interrupt input 24 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_cascaded_1: Property SENSITIVITY = "NULL" for interrupt input 23 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_cascaded_1: Property SENSITIVITY = "NULL" for interrupt input 22 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_cascaded_1: Property SENSITIVITY = "NULL" for interrupt input 21 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_cascaded_1: Property SENSITIVITY = "NULL" for interrupt input 20 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_cascaded_1: Property SENSITIVITY = "NULL" for interrupt input 19 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_cascaded_1: Property SENSITIVITY = "NULL" for interrupt input 18 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_cascaded_1: Property SENSITIVITY = "NULL" for interrupt input 17 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_cascaded_1: Property SENSITIVITY = "NULL" for interrupt input 16 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_cascaded_1: Property SENSITIVITY = "NULL" for interrupt input 15 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_cascaded_1: Property SENSITIVITY = "NULL" for interrupt input 14 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_cascaded_1: Property SENSITIVITY = "NULL" for interrupt input 13 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_cascaded_1: Property SENSITIVITY = "NULL" for interrupt input 12 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_cascaded_1: Property SENSITIVITY = "NULL" for interrupt input 11 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_cascaded_1: Property SENSITIVITY = "NULL" for interrupt input 10 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_cascaded_1: Property SENSITIVITY = "NULL" for interrupt input 9 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_cascaded_1: Property SENSITIVITY = "NULL" for interrupt input 8 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_cascaded_1: Property SENSITIVITY = "NULL" for interrupt input 7 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_cascaded_1: Property SENSITIVITY = "NULL" for interrupt input 6 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_cascaded_1: Property SENSITIVITY = "NULL" for interrupt input 5 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_cascaded_1: Property SENSITIVITY = "NULL" for interrupt input 4 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_cascaded_1: Property SENSITIVITY = "NULL" for interrupt input 3 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_cascaded_1: Property SENSITIVITY = "NULL" for interrupt input 2 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_cascaded_1: Property SENSITIVITY = "NULL" for interrupt input 0 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_parent: Property SENSITIVITY = "NULL" for interrupt input 30 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_parent: Property SENSITIVITY = "NULL" for interrupt input 29 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_parent: Property SENSITIVITY = "NULL" for interrupt input 28 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_parent: Property SENSITIVITY = "NULL" for interrupt input 27 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_parent: Property SENSITIVITY = "NULL" for interrupt input 26 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_parent: Property SENSITIVITY = "NULL" for interrupt input 25 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_parent: Property SENSITIVITY = "NULL" for interrupt input 24 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_parent: Property SENSITIVITY = "NULL" for interrupt input 23 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_parent: Property SENSITIVITY = "NULL" for interrupt input 22 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_parent: Property SENSITIVITY = "NULL" for interrupt input 21 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_parent: Property SENSITIVITY = "NULL" for interrupt input 20 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_parent: Property SENSITIVITY = "NULL" for interrupt input 19 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_parent: Property SENSITIVITY = "NULL" for interrupt input 18 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_parent: Property SENSITIVITY = "NULL" for interrupt input 17 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_parent: Property SENSITIVITY = "NULL" for interrupt input 16 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_parent: Property SENSITIVITY = "NULL" for interrupt input 15 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_parent: Property SENSITIVITY = "NULL" for interrupt input 14 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_parent: Property SENSITIVITY = "NULL" for interrupt input 13 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_parent: Property SENSITIVITY = "NULL" for interrupt input 12 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_parent: Property SENSITIVITY = "NULL" for interrupt input 11 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_parent: Property SENSITIVITY = "NULL" for interrupt input 10 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_parent: Property SENSITIVITY = "NULL" for interrupt input 9 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_parent: Property SENSITIVITY = "NULL" for interrupt input 8 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_parent: Property SENSITIVITY = "NULL" for interrupt input 7 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_parent: Property SENSITIVITY = "NULL" for interrupt input 6 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_parent: Property SENSITIVITY = "NULL" for interrupt input 5 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_parent: Property SENSITIVITY = "NULL" for interrupt input 4 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_parent: Property SENSITIVITY = "NULL" for interrupt input 3 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_parent: Property SENSITIVITY = "NULL" for interrupt input 2 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_parent: Property SENSITIVITY = "NULL" for interrupt input 1 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_parent: Property SENSITIVITY = "NULL" for interrupt input 0 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /cips_noc/S00_AXI(17) and /CIPS_0/FPD_CCI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /cips_noc/S01_AXI(17) and /CIPS_0/FPD_CCI_NOC_1(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /cips_noc/S02_AXI(17) and /CIPS_0/FPD_CCI_NOC_2(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /cips_noc/S03_AXI(17) and /CIPS_0/FPD_CCI_NOC_3(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /cips_noc/S04_AXI(17) and /CIPS_0/FPD_AXI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /cips_noc/S04_AXI(17) and /CIPS_0/FPD_AXI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /cips_noc/S05_AXI(17) and /CIPS_0/FPD_AXI_NOC_1(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /cips_noc/S05_AXI(17) and /CIPS_0/FPD_AXI_NOC_1(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /cips_noc/S06_AXI(17) and /CIPS_0/LPD_AXI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /cips_noc/S06_AXI(17) and /CIPS_0/LPD_AXI_NOC_0(0)
Wrote  : </home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.srcs/sources_1/bd/vitis_design/vitis_design.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ai_engine_0/S00_AXI_awid'(16) to pin: '/cips_noc/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/cips_noc/M00_AXI_bid'(2) to pin: '/ai_engine_0/S00_AXI_bid'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ai_engine_0/S00_AXI_arid'(16) to pin: '/cips_noc/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/cips_noc/M00_AXI_rid'(2) to pin: '/ai_engine_0/S00_AXI_rid'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/noc_ddr4/S00_AXI_awlock'(1) to pin: '/mac_1/m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/noc_ddr4/S00_AXI_arlock'(1) to pin: '/mac_1/m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/synth/vitis_design.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ai_engine_0/S00_AXI_awid'(16) to pin: '/cips_noc/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/cips_noc/M00_AXI_bid'(2) to pin: '/ai_engine_0/S00_AXI_bid'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ai_engine_0/S00_AXI_arid'(16) to pin: '/cips_noc/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/cips_noc/M00_AXI_rid'(2) to pin: '/ai_engine_0/S00_AXI_rid'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/noc_ddr4/S00_AXI_awlock'(1) to pin: '/mac_1/m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/noc_ddr4/S00_AXI_arlock'(1) to pin: '/mac_1/m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/sim/vitis_design.v
Verilog Output written to : /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/hdl/vitis_design_wrapper.v
Exporting to file /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/hw_handoff/vitis_design_CIPS_0_0.hwh
Generated Hardware Definition File /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/synth/vitis_design_CIPS_0_0.hwdef
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S00_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S01_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S02_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S03_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S04_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S05_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S06_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S07_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M00_AXI'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_27ec_S07_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_27ec_S07_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_27ec_S04_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_27ec_S04_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_27ec_S03_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_27ec_S03_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_27ec_S06_AXI_rpu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_27ec_S06_AXI_rpu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_27ec_S02_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_27ec_S02_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_27ec_S05_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_27ec_S05_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_27ec_S01_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_27ec_S01_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_27ec_S00_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_27ec_S00_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nsu:1.0-1] bd_27ec_M00_AXI_nsu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nsu:1.0-1] bd_27ec_M00_AXI_nsu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'MAXI4'. A default connection has been created.
Exporting to file /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/hw_handoff/vitis_design_cips_noc_0.hwh
Generated Hardware Definition File /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/synth/vitis_design_cips_noc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block cips_noc .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S00_AXI'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_90d1_S00_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_90d1_S00_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
Calling reg_generate
Exporting to file /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/hw_handoff/vitis_design_noc_ddr4_0.hwh
Generated Hardware Definition File /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/synth/vitis_design_noc_ddr4_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block noc_ddr4 .
Calling reg_generate
Calling reg_generate
Exporting to file /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/bd_0/hw_handoff/vitis_design_noc_lpddr4_0.hwh
Generated Hardware Definition File /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/bd_0/synth/vitis_design_noc_lpddr4_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block noc_lpddr4 .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S00_AXI'. A default connection has been created.
Calling reg_generate
Exporting to file /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_ai_engine_0_0/bd_0/hw_handoff/vitis_design_ai_engine_0_0.hwh
Generated Hardware Definition File /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_ai_engine_0_0/bd_0/synth/vitis_design_ai_engine_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block ai_engine_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_cascaded_1 .
Exporting to file /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_1_0/bd_0/hw_handoff/vitis_design_icn_ctrl_1_0.hwh
Generated Hardware Definition File /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_1_0/bd_0/synth/vitis_design_icn_ctrl_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block icn_ctrl_1 .
Exporting to file /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_2_0/bd_0/hw_handoff/vitis_design_icn_ctrl_2_0.hwh
Generated Hardware Definition File /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_2_0/bd_0/synth/vitis_design_icn_ctrl_2_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block icn_ctrl_2 .
Exporting to file /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_3_0/bd_0/hw_handoff/vitis_design_icn_ctrl_3_0.hwh
Generated Hardware Definition File /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_3_0/bd_0/synth/vitis_design_icn_ctrl_3_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block icn_ctrl_3 .
Exporting to file /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_4_0/bd_0/hw_handoff/vitis_design_icn_ctrl_4_0.hwh
Generated Hardware Definition File /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_4_0/bd_0/synth/vitis_design_icn_ctrl_4_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block icn_ctrl_4 .
Exporting to file /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_5_0/bd_0/hw_handoff/vitis_design_icn_ctrl_5_0.hwh
Generated Hardware Definition File /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_5_0/bd_0/synth/vitis_design_icn_ctrl_5_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block icn_ctrl_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mac_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_cascaded_1_intr_1_interrupt_concat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block irq_const_tieoff .
Exporting to file /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/hw_handoff/vitis_design.hwh
Generated Hardware Definition File /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/synth/vitis_design.hwdef
generate_target: Time (s): cpu = 00:02:51 ; elapsed = 00:02:56 . Memory (MB): peak = 3676.609 ; gain = 399.062 ; free physical = 42253 ; free virtual = 127361
INFO: [OCL_UTIL] internal step: config_ip_cache -export [get_ips -all -of_object [get_files vitis_design.bd]]
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'vitis_design_CIPS_0_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'vitis_design_ai_engine_0_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'vitis_design_axi_intc_cascaded_1_intr_1_interrupt_concat_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'vitis_design_irq_const_tieoff_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'vitis_design_xlconcat_0_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'xlnoc_snoc_sysc_inst_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_05a5_noc_ai_mm_0_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_27ec_M00_AXI_nsu_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_27ec_S00_AXI_nmu_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_27ec_S01_AXI_nmu_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_27ec_S02_AXI_nmu_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_27ec_S03_AXI_nmu_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_27ec_S04_AXI_nmu_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_27ec_S05_AXI_nmu_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_27ec_S06_AXI_rpu_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_27ec_S07_AXI_nmu_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_27ec_const_0_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_28ba_MC0_ddrc_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_28ba_MC1_ddrc_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_525f_m00e_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_525f_m00s2a_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_525f_one_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_525f_psr_aclk_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_525f_s00a2s_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_525f_s00mmu_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_525f_s00sic_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_525f_s00tr_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_525f_sarn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_525f_sawn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_525f_sbn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_525f_srn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_525f_swn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_53bf_m00e_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_53bf_m00s2a_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_53bf_one_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_53bf_psr_aclk_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_53bf_s00a2s_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_53bf_s00mmu_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_53bf_s00sic_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_53bf_s00tr_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_53bf_sarn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_53bf_sawn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_53bf_sbn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_53bf_srn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_53bf_swn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_57a1_pspmc_0_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_90d1_MC0_ddrc_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_90d1_S00_AXI_nmu_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_90d1_const_0_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_920e_m00e_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_920e_m00s2a_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_920e_one_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_920e_psr_aclk_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_920e_s00a2s_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_920e_s00mmu_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_920e_s00sic_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_920e_s00tr_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_920e_sarn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_920e_sawn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_920e_sbn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_920e_srn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_920e_swn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_931e_arinsw_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_931e_arni_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_931e_aroutsw_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_931e_awinsw_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_931e_awni_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_931e_awoutsw_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_931e_binsw_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_931e_bni_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_931e_boutsw_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_931e_m00arn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_931e_m00awn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_931e_m00bn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_931e_m00e_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_931e_m00rn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_931e_m00s2a_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_931e_m00wn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_931e_m01arn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_931e_m01awn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_931e_m01bn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_931e_m01e_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_931e_m01rn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_931e_m01s2a_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_931e_m01wn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_931e_m02arn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_931e_m02awn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_931e_m02bn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_931e_m02e_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_931e_m02rn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_931e_m02s2a_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_931e_m02wn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_931e_m03arn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_931e_m03awn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_931e_m03bn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_931e_m03e_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_931e_m03rn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_931e_m03s2a_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_931e_m03wn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'bd_931e_m04arn_0'; does not support IP Caching: IP instance does not support OOC synthesis.
INFO: [Common 17-14] Message 'Coretcl 2-1822' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_axi_intc_cascaded_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_axi_intc_parent_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_cips_noc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_clk_wizard_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_dummy_slave_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_dummy_slave_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_dummy_slave_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_dummy_slave_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_icn_ctrl_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_icn_ctrl_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_icn_ctrl_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_icn_ctrl_4_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_icn_ctrl_5_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_mac_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_noc_ddr4_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_noc_lpddr4_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_psr_104mhz_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_psr_156mhz_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_psr_208mhz_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_psr_312mhz_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_psr_416mhz_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_psr_625mhz_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_psr_78mhz_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_axi_intc_cascaded_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_icn_ctrl_5_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_axi_intc_parent_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_icn_ctrl_3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_cips_noc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_clk_wizard_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_noc_ddr4_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_dummy_slave_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_icn_ctrl_4_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_dummy_slave_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_mac_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_psr_156mhz_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_psr_312mhz_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_psr_416mhz_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_psr_78mhz_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_dummy_slave_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_psr_104mhz_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_psr_208mhz_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_psr_625mhz_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_dummy_slave_3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_noc_lpddr4_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_icn_ctrl_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_icn_ctrl_2_0
INFO: [OCL_UTIL] internal step: write_hwdef -force -file /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/system.hdf
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
WARNING: [Vivado_Tcl 4-1264] 'write_hwdef' with HDF extension is deprecated, please use 'write_hw_platform'
INFO: [OCL_UTIL] internal step: writing user synth clock constraints in /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/output/vitis_design_ooc_copy.xdc
INFO: [OCL_UTIL] internal step: add_files /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/output/vitis_design_ooc_copy.xdc -fileset [current_fileset -constrset]
INFO: [OCL_UTIL] set_property used_in synthesis implementation out_of_context /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/output/vitis_design_ooc_copy.xdc
INFO: [OCL_UTIL] set_property processing_order early /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/output/vitis_design_ooc_copy.xdc
[17:52:15] Run vpl: Step generate_target: Completed
[17:52:15] Run vpl: Step config_hw_runs: Started
INFO: [OCL_UTIL] current step: vpl.config_hw_runs
INFO: [OCL_UTIL] internal step: creating vpl tcl hooks for implementation run
INFO: [OCL_UTIL] internal step: source scripts/_vivado_report_commands.tcl
INFO: [Project 1-957] Report "impl_1_place_report_utilization_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_drc_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_methodology_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_power_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_timing_summary_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "synth_1_synth_report_utilization_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [OCL_UTIL] internal step: create_report_config -report_name impl_report_timing_summary_route_design_summary -report_type report_timing_summary -steps {route_design} -runs {impl_1} -options {-max_paths 10}
INFO: [OCL_UTIL] internal step: create_report_config -report_name impl_report_timing_summary_post_route_phys_opt_design_summary -report_type report_timing_summary -steps {post_route_phys_opt_design} -runs {impl_1} -options {-max_paths 10}
INFO: [OCL_UTIL] internal step: source scripts/_vivado_synth_props.tcl
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_axi_intc_cascaded_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_axi_intc_parent_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_cips_noc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_clk_wizard_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_dummy_slave_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_dummy_slave_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_dummy_slave_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_dummy_slave_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_icn_ctrl_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_icn_ctrl_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_icn_ctrl_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_icn_ctrl_4_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_icn_ctrl_5_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_mac_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_noc_ddr4_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_noc_lpddr4_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_psr_104mhz_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_psr_156mhz_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_psr_208mhz_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_psr_312mhz_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_psr_416mhz_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_psr_625mhz_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_psr_78mhz_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_axi_intc_cascaded_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_icn_ctrl_5_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_axi_intc_parent_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_icn_ctrl_4_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_cips_noc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_psr_104mhz_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_psr_156mhz_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_psr_208mhz_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_psr_312mhz_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_psr_416mhz_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_psr_625mhz_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_psr_78mhz_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_clk_wizard_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_dummy_slave_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_mac_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_noc_lpddr4_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_dummy_slave_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_icn_ctrl_3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_dummy_slave_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_dummy_slave_3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_noc_ddr4_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_icn_ctrl_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_icn_ctrl_2_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
INFO: [OCL_UTIL] internal step: source scripts/_vivado_impl_props.tcl
[17:52:15] Run vpl: Step config_hw_runs: Completed
[17:52:15] Run vpl: Step synth: Started
INFO: [OCL_UTIL] current step: vpl.synth
INFO: [OCL_UTIL] parameter general.maxThreads has value 8, set it to 1 for synthesis runs to reduce cpu and memory usage
INFO: [OCL_UTIL] internal step: launch_runs synth_1 -jobs 8  
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_mac_1_0
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_axi_intc_cascaded_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_axi_intc_parent_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_cips_noc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_clk_wizard_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_dummy_slave_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_dummy_slave_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_dummy_slave_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_dummy_slave_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_icn_ctrl_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_icn_ctrl_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_icn_ctrl_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_icn_ctrl_4_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_icn_ctrl_5_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_noc_ddr4_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_noc_lpddr4_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_psr_104mhz_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_psr_156mhz_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_psr_208mhz_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_psr_312mhz_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_psr_416mhz_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_psr_625mhz_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP vitis_design_psr_78mhz_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_axi_intc_cascaded_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_axi_intc_parent_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_icn_ctrl_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_cips_noc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_clk_wizard_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_noc_ddr4_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_dummy_slave_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_icn_ctrl_3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_dummy_slave_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_icn_ctrl_4_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_dummy_slave_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_noc_lpddr4_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_dummy_slave_3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_psr_104mhz_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_psr_156mhz_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_psr_208mhz_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_psr_312mhz_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_psr_416mhz_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_psr_625mhz_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_psr_78mhz_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_icn_ctrl_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vitis_design_icn_ctrl_5_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Mon Jun  3 17:52:16 2024] Launched vitis_design_cips_noc_0_synth_1, vitis_design_noc_ddr4_0_synth_1, vitis_design_noc_lpddr4_0_synth_1, vitis_design_axi_intc_cascaded_1_0_synth_1, vitis_design_axi_intc_parent_0_synth_1, vitis_design_clk_wizard_0_0_synth_1, vitis_design_psr_104mhz_0_synth_1, vitis_design_psr_156mhz_0_synth_1, vitis_design_psr_312mhz_0_synth_1, vitis_design_psr_78mhz_0_synth_1, vitis_design_psr_208mhz_0_synth_1, vitis_design_psr_416mhz_0_synth_1, vitis_design_psr_625mhz_0_synth_1, vitis_design_icn_ctrl_1_0_synth_1, vitis_design_icn_ctrl_2_0_synth_1, vitis_design_dummy_slave_0_0_synth_1, vitis_design_dummy_slave_1_0_synth_1, vitis_design_dummy_slave_2_0_synth_1, vitis_design_dummy_slave_3_0_synth_1, vitis_design_icn_ctrl_3_0_synth_1, vitis_design_icn_ctrl_4_0_synth_1, vitis_design_icn_ctrl_5_0_synth_1, vitis_design_mac_1_0_synth_1...
Run output will be captured here:
vitis_design_cips_noc_0_synth_1: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/vitis_design_cips_noc_0_synth_1/runme.log
vitis_design_noc_ddr4_0_synth_1: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/vitis_design_noc_ddr4_0_synth_1/runme.log
vitis_design_noc_lpddr4_0_synth_1: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/vitis_design_noc_lpddr4_0_synth_1/runme.log
vitis_design_axi_intc_cascaded_1_0_synth_1: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/vitis_design_axi_intc_cascaded_1_0_synth_1/runme.log
vitis_design_axi_intc_parent_0_synth_1: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/vitis_design_axi_intc_parent_0_synth_1/runme.log
vitis_design_clk_wizard_0_0_synth_1: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/vitis_design_clk_wizard_0_0_synth_1/runme.log
vitis_design_psr_104mhz_0_synth_1: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/vitis_design_psr_104mhz_0_synth_1/runme.log
vitis_design_psr_156mhz_0_synth_1: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/vitis_design_psr_156mhz_0_synth_1/runme.log
vitis_design_psr_312mhz_0_synth_1: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/vitis_design_psr_312mhz_0_synth_1/runme.log
vitis_design_psr_78mhz_0_synth_1: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/vitis_design_psr_78mhz_0_synth_1/runme.log
vitis_design_psr_208mhz_0_synth_1: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/vitis_design_psr_208mhz_0_synth_1/runme.log
vitis_design_psr_416mhz_0_synth_1: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/vitis_design_psr_416mhz_0_synth_1/runme.log
vitis_design_psr_625mhz_0_synth_1: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/vitis_design_psr_625mhz_0_synth_1/runme.log
vitis_design_icn_ctrl_1_0_synth_1: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/vitis_design_icn_ctrl_1_0_synth_1/runme.log
vitis_design_icn_ctrl_2_0_synth_1: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/vitis_design_icn_ctrl_2_0_synth_1/runme.log
vitis_design_dummy_slave_0_0_synth_1: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/vitis_design_dummy_slave_0_0_synth_1/runme.log
vitis_design_dummy_slave_1_0_synth_1: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/vitis_design_dummy_slave_1_0_synth_1/runme.log
vitis_design_dummy_slave_2_0_synth_1: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/vitis_design_dummy_slave_2_0_synth_1/runme.log
vitis_design_dummy_slave_3_0_synth_1: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/vitis_design_dummy_slave_3_0_synth_1/runme.log
vitis_design_icn_ctrl_3_0_synth_1: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/vitis_design_icn_ctrl_3_0_synth_1/runme.log
vitis_design_icn_ctrl_4_0_synth_1: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/vitis_design_icn_ctrl_4_0_synth_1/runme.log
vitis_design_icn_ctrl_5_0_synth_1: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/vitis_design_icn_ctrl_5_0_synth_1/runme.log
vitis_design_mac_1_0_synth_1: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/vitis_design_mac_1_0_synth_1/runme.log
[Mon Jun  3 17:52:16 2024] Launched synth_1...
Run output will be captured here: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/synth_1/runme.log
[Mon Jun  3 17:52:16 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log vitis_design_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vitis_design_wrapper.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source vitis_design_wrapper.tcl -notrace
INFO: Dispatch client connection id - 46641
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/xo/ip_repo/xilinx_com_hls_mac_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2023.1/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
Command: synth_design -top vitis_design_wrapper -part xcvc1902-vsva2197-2MP-e-S
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvc1902'
INFO: [Device 21-403] Loading part xcvc1902-vsva2197-2MP-e-S
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2692715
INFO: [Synth 8-11241] undeclared symbol 'emio_gem1_txr_fixed_lat', assumed default net type 'wire' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8127]
INFO: [Synth 8-11241] undeclared symbol 'xpipe0_phystatus', assumed default net type 'wire' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:9789]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3405.465 ; gain = 366.828 ; free physical = 38750 ; free virtual = 124605
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vitis_design_wrapper' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/hdl/vitis_design_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'vitis_design' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/synth/vitis_design.v:13]
INFO: [Synth 8-6157] synthesizing module 'vitis_design_CIPS_0_0' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/synth/vitis_design_CIPS_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_57a1' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/synth/bd_57a1.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_57a1_pspmc_0_0' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/synth/bd_57a1_pspmc_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'pspmc_v1_3_2_pspmc' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:3]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:7427]
INFO: [Synth 8-6157] synthesizing module 'BUFG_PS' [/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1754]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_PS' (0#1) [/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1754]
INFO: [Synth 8-6157] synthesizing module 'PS9' [/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:113203]
INFO: [Synth 8-6155] done synthesizing module 'PS9' (0#1) [/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:113203]
WARNING: [Synth 8-689] width (2) of port connection 'PSPLTRACEDATA' does not match port width (32) of module 'PS9' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8830]
WARNING: [Synth 8-7071] port 'CCI_NOC_0' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'CCI_NOC_1' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'CCI_NOC_2' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'CCI_NOC_3' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'FMIOFPDLPDEMIOIN' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'FMIOGEM0ADDMATCHVEC' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'FMIOGEM0RXDATABUFWRQ0' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'FMIOGEM0RXDATABUFWRQ1' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'FMIOGEM0RXWQUEUE' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'FMIOGEM0TXRQUEUE' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'FMIOGEM0TXRTIMESTAMP' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'FMIOGEM1ADDMATCHVEC' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'FMIOGEM1RXDATABUFWRQ0' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'FMIOGEM1RXDATABUFWRQ1' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'FMIOGEM1RXWQUEUE' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'FMIOGEM1TXRQUEUE' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'FMIOGEM1TXRTIMESTAMP' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'IFPSCPMPCSRECOECO' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'IFSYSMONROOTUSERMUXADDR' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'NCI_NOC_0' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'NCI_NOC_1' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'NPICLK' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'NPIRSTN' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'PCIE_NOC_0' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'PCIE_NOC_1' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'PMCERRORTOPL' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'PMC_NOC_0' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'PSMERRORTOPL' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'PSPLAFVALID' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'PSPLSYNCREQ' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'RPU_NOC_0' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'PSS_PAD_DONE' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'PSS_PAD_ERROROUT' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'PSS_PAD_JTAGTCK' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'PSS_PAD_JTAGTDI' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'PSS_PAD_JTAGTDO' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'PSS_PAD_JTAGTMS' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'PSS_PAD_MODE' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'PSS_PAD_PMCMIO' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'PSS_PAD_PUDCB' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'PSS_PAD_REFCLK' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'PSS_PAD_RTCPADI' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'PSS_PAD_RTCPADO' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'AXDS4COHDISABLE' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'FMIOFPDLPDEMIOOE' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'FMIOFPDLPDEMIOOUT' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'FMIOLPDPMCEMIOOE' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'FMIOLPDPMCEMIOOUT' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'IFPSCPMPCSRCPMPSSPARE' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'IFPSCPMPCSRPSRBISRDONE' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'IFPSCPMPCSRPSRBISRERR' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'IFPSCPMPCSRPSRCALDONE' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'IFPSCPMPCSRPSRCALERROR' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'IFPSCPMPCSRPSRINCAL' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'IFPSCPMPCSRPSRMEMCLRDONE' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'IFPSCPMPCSRPSRMEMCLRPASS' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'IFPSCPMPCSRPSRSCANCLRDONE' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'IFPSCPMPCSRPSRSCANCLRPASS' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'NOC_CCI_0' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'NOC_CCI_1' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'NOC_NCI_0' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'NOC_NCI_1' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'NOC_PCIE_0' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'NOC_PMC_0' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'NPIINTERRUPTOUT' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'PLFPDSPARE0IN' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'PLFPDSPARE1IN' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'PLLPDSPARE0IN' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'PLLPDSPARE1IN' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'PLLPDSPARE2IN' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'PLLPDSPARE3IN' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'PLLPDSPARE4IN' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'PLPMCCSSDTRIG' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'PLPMCFPGACLOCKSTOP' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'PLPSAFREADY' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'PMCPLIRQ' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'PPU1PLTRIGACKOUT' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7071] port 'PPU1PLTRIGIN' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
WARNING: [Synth 8-7023] instance 'PS9_inst' of module 'PS9' has 2286 connections declared, but only 2208 given [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:8061]
INFO: [Synth 8-6155] done synthesizing module 'pspmc_v1_3_2_pspmc' (0#1) [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:3]
WARNING: [Synth 8-7071] port 'pl_pcie0_resetn' of module 'pspmc_v1_3_2_pspmc' is unconnected for instance 'inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/synth/bd_57a1_pspmc_0_0.v:3419]
WARNING: [Synth 8-7071] port 'pl_pcie1_resetn' of module 'pspmc_v1_3_2_pspmc' is unconnected for instance 'inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/synth/bd_57a1_pspmc_0_0.v:3419]
WARNING: [Synth 8-7071] port 'dummy' of module 'pspmc_v1_3_2_pspmc' is unconnected for instance 'inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/synth/bd_57a1_pspmc_0_0.v:3419]
WARNING: [Synth 8-7071] port 'lpd_dma0_cack' of module 'pspmc_v1_3_2_pspmc' is unconnected for instance 'inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/synth/bd_57a1_pspmc_0_0.v:3419]
WARNING: [Synth 8-7071] port 'lpd_dma1_cack' of module 'pspmc_v1_3_2_pspmc' is unconnected for instance 'inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/synth/bd_57a1_pspmc_0_0.v:3419]
WARNING: [Synth 8-7071] port 'lpd_dma2_cack' of module 'pspmc_v1_3_2_pspmc' is unconnected for instance 'inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/synth/bd_57a1_pspmc_0_0.v:3419]
WARNING: [Synth 8-7071] port 'lpd_dma3_cack' of module 'pspmc_v1_3_2_pspmc' is unconnected for instance 'inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/synth/bd_57a1_pspmc_0_0.v:3419]
WARNING: [Synth 8-7071] port 'lpd_dma4_cack' of module 'pspmc_v1_3_2_pspmc' is unconnected for instance 'inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/synth/bd_57a1_pspmc_0_0.v:3419]
WARNING: [Synth 8-7071] port 'lpd_dma5_cack' of module 'pspmc_v1_3_2_pspmc' is unconnected for instance 'inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/synth/bd_57a1_pspmc_0_0.v:3419]
WARNING: [Synth 8-7071] port 'lpd_dma6_cack' of module 'pspmc_v1_3_2_pspmc' is unconnected for instance 'inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/synth/bd_57a1_pspmc_0_0.v:3419]
WARNING: [Synth 8-7071] port 'lpd_dma7_cack' of module 'pspmc_v1_3_2_pspmc' is unconnected for instance 'inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/synth/bd_57a1_pspmc_0_0.v:3419]
WARNING: [Synth 8-7071] port 'lpd_dma0_tvld' of module 'pspmc_v1_3_2_pspmc' is unconnected for instance 'inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/synth/bd_57a1_pspmc_0_0.v:3419]
WARNING: [Synth 8-7071] port 'lpd_dma1_tvld' of module 'pspmc_v1_3_2_pspmc' is unconnected for instance 'inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/synth/bd_57a1_pspmc_0_0.v:3419]
WARNING: [Synth 8-7071] port 'lpd_dma2_tvld' of module 'pspmc_v1_3_2_pspmc' is unconnected for instance 'inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/synth/bd_57a1_pspmc_0_0.v:3419]
WARNING: [Synth 8-7071] port 'lpd_dma3_tvld' of module 'pspmc_v1_3_2_pspmc' is unconnected for instance 'inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/synth/bd_57a1_pspmc_0_0.v:3419]
WARNING: [Synth 8-7071] port 'lpd_dma4_tvld' of module 'pspmc_v1_3_2_pspmc' is unconnected for instance 'inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/synth/bd_57a1_pspmc_0_0.v:3419]
WARNING: [Synth 8-7071] port 'lpd_dma5_tvld' of module 'pspmc_v1_3_2_pspmc' is unconnected for instance 'inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/synth/bd_57a1_pspmc_0_0.v:3419]
WARNING: [Synth 8-7071] port 'lpd_dma6_tvld' of module 'pspmc_v1_3_2_pspmc' is unconnected for instance 'inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/synth/bd_57a1_pspmc_0_0.v:3419]
WARNING: [Synth 8-7071] port 'lpd_dma7_tvld' of module 'pspmc_v1_3_2_pspmc' is unconnected for instance 'inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/synth/bd_57a1_pspmc_0_0.v:3419]
WARNING: [Synth 8-7071] port 'canfd0_phy_tx' of module 'pspmc_v1_3_2_pspmc' is unconnected for instance 'inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/synth/bd_57a1_pspmc_0_0.v:3419]
WARNING: [Synth 8-7071] port 'canfd1_phy_tx' of module 'pspmc_v1_3_2_pspmc' is unconnected for instance 'inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/synth/bd_57a1_pspmc_0_0.v:3419]
WARNING: [Synth 8-7071] port 'gem0_dma_bus_width' of module 'pspmc_v1_3_2_pspmc' is unconnected for instance 'inst' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/synth/bd_57a1_pspmc_0_0.v:3419]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'inst' of module 'pspmc_v1_3_2_pspmc' has 3228 connections declared, but only 1089 given [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/synth/bd_57a1_pspmc_0_0.v:3419]
INFO: [Synth 8-6155] done synthesizing module 'bd_57a1_pspmc_0_0' (0#1) [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/synth/bd_57a1_pspmc_0_0.v:53]
WARNING: [Synth 8-7023] instance 'pspmc_0' of module 'bd_57a1_pspmc_0_0' has 1089 connections declared, but only 661 given [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/synth/bd_57a1.v:1510]
INFO: [Synth 8-6155] done synthesizing module 'bd_57a1' (0#1) [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/synth/bd_57a1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'vitis_design_CIPS_0_0' (0#1) [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/synth/vitis_design_CIPS_0_0.v:53]
WARNING: [Synth 8-7023] instance 'CIPS_0' of module 'vitis_design_CIPS_0_0' has 374 connections declared, but only 372 given [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/synth/vitis_design.v:1131]
INFO: [Synth 8-6157] synthesizing module 'vitis_design_ai_engine_0_0' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_ai_engine_0_0/synth/vitis_design_ai_engine_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_05a5' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_ai_engine_0_0/bd_0/synth/bd_05a5.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_05a5_noc_ai_mm_0_0' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_ai_engine_0_0/bd_0/ip/ip_0/synth/bd_05a5_noc_ai_mm_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ai_noc_v1_0_0_ai_noc' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:3]
INFO: [Synth 8-6157] synthesizing module 'AIE_NOC_S_AXI' [/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:163]
INFO: [Synth 8-6155] done synthesizing module 'AIE_NOC_S_AXI' (0#1) [/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:163]
WARNING: [Synth 8-689] width (16) of port connection 'S_AXI_AWID' does not match port width (2) of module 'AIE_NOC_S_AXI' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:187]
WARNING: [Synth 8-689] width (16) of port connection 'S_AXI_BID' does not match port width (2) of module 'AIE_NOC_S_AXI' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:206]
WARNING: [Synth 8-689] width (2) of port connection 'S_AXI_BUSER' does not match port width (16) of module 'AIE_NOC_S_AXI' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:208]
WARNING: [Synth 8-689] width (16) of port connection 'S_AXI_ARID' does not match port width (2) of module 'AIE_NOC_S_AXI' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:211]
WARNING: [Synth 8-689] width (16) of port connection 'S_AXI_RID' does not match port width (2) of module 'AIE_NOC_S_AXI' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:224]
WARNING: [Synth 8-7023] instance 'noc_ai_mm' of module 'AIE_NOC_S_AXI' has 52 connections declared, but only 49 given [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:183]
INFO: [Synth 8-6155] done synthesizing module 'ai_noc_v1_0_0_ai_noc' (0#1) [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ipshared/fc78/hdl/ai_noc_v1_0_rfs.v:3]
WARNING: [Synth 8-7023] instance 'inst' of module 'ai_noc_v1_0_0_ai_noc' has 122 connections declared, but only 118 given [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_ai_engine_0_0/bd_0/ip/ip_0/synth/bd_05a5_noc_ai_mm_0_0.v:221]
INFO: [Synth 8-6155] done synthesizing module 'bd_05a5_noc_ai_mm_0_0' (0#1) [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_ai_engine_0_0/bd_0/ip/ip_0/synth/bd_05a5_noc_ai_mm_0_0.v:53]
WARNING: [Synth 8-7023] instance 'noc_ai_mm_0' of module 'bd_05a5_noc_ai_mm_0_0' has 46 connections declared, but only 42 given [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_ai_engine_0_0/bd_0/synth/bd_05a5.v:182]
INFO: [Synth 8-6155] done synthesizing module 'bd_05a5' (0#1) [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_ai_engine_0_0/bd_0/synth/bd_05a5.v:10]
INFO: [Synth 8-6155] done synthesizing module 'vitis_design_ai_engine_0_0' (0#1) [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_ai_engine_0_0/synth/vitis_design_ai_engine_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'vitis_design_axi_intc_cascaded_1_0' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-2692639-ubuntu-MS-7D30/realtime/vitis_design_axi_intc_cascaded_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vitis_design_axi_intc_cascaded_1_0' (0#1) [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-2692639-ubuntu-MS-7D30/realtime/vitis_design_axi_intc_cascaded_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'vitis_design_axi_intc_cascaded_1_intr_1_interrupt_concat_0' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_axi_intc_cascaded_1_intr_1_interrupt_concat_0/synth/vitis_design_axi_intc_cascaded_1_intr_1_interrupt_concat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'vitis_design_axi_intc_cascaded_1_intr_1_interrupt_concat_0' (0#1) [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_axi_intc_cascaded_1_intr_1_interrupt_concat_0/synth/vitis_design_axi_intc_cascaded_1_intr_1_interrupt_concat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'vitis_design_axi_intc_parent_0' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-2692639-ubuntu-MS-7D30/realtime/vitis_design_axi_intc_parent_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vitis_design_axi_intc_parent_0' (0#1) [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-2692639-ubuntu-MS-7D30/realtime/vitis_design_axi_intc_parent_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'vitis_design_cips_noc_0' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-2692639-ubuntu-MS-7D30/realtime/vitis_design_cips_noc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vitis_design_cips_noc_0' (0#1) [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-2692639-ubuntu-MS-7D30/realtime/vitis_design_cips_noc_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'cips_noc' of module 'vitis_design_cips_noc_0' has 404 connections declared, but only 397 given [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/synth/vitis_design.v:1625]
INFO: [Synth 8-6157] synthesizing module 'vitis_design_clk_wizard_0_0' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-2692639-ubuntu-MS-7D30/realtime/vitis_design_clk_wizard_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vitis_design_clk_wizard_0_0' (0#1) [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-2692639-ubuntu-MS-7D30/realtime/vitis_design_clk_wizard_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'vitis_design_dummy_slave_0_0' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-2692639-ubuntu-MS-7D30/realtime/vitis_design_dummy_slave_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vitis_design_dummy_slave_0_0' (0#1) [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-2692639-ubuntu-MS-7D30/realtime/vitis_design_dummy_slave_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'vitis_design_dummy_slave_1_0' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-2692639-ubuntu-MS-7D30/realtime/vitis_design_dummy_slave_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vitis_design_dummy_slave_1_0' (0#1) [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-2692639-ubuntu-MS-7D30/realtime/vitis_design_dummy_slave_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'vitis_design_dummy_slave_2_0' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-2692639-ubuntu-MS-7D30/realtime/vitis_design_dummy_slave_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vitis_design_dummy_slave_2_0' (0#1) [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-2692639-ubuntu-MS-7D30/realtime/vitis_design_dummy_slave_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'vitis_design_dummy_slave_3_0' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-2692639-ubuntu-MS-7D30/realtime/vitis_design_dummy_slave_3_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vitis_design_dummy_slave_3_0' (0#1) [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-2692639-ubuntu-MS-7D30/realtime/vitis_design_dummy_slave_3_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'vitis_design_icn_ctrl_1_0' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-2692639-ubuntu-MS-7D30/realtime/vitis_design_icn_ctrl_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vitis_design_icn_ctrl_1_0' (0#1) [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-2692639-ubuntu-MS-7D30/realtime/vitis_design_icn_ctrl_1_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'icn_ctrl_1' of module 'vitis_design_icn_ctrl_1_0' has 264 connections declared, but only 258 given [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/synth/vitis_design.v:2122]
INFO: [Synth 8-6157] synthesizing module 'vitis_design_icn_ctrl_2_0' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-2692639-ubuntu-MS-7D30/realtime/vitis_design_icn_ctrl_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vitis_design_icn_ctrl_2_0' (0#1) [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-2692639-ubuntu-MS-7D30/realtime/vitis_design_icn_ctrl_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'vitis_design_icn_ctrl_3_0' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-2692639-ubuntu-MS-7D30/realtime/vitis_design_icn_ctrl_3_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vitis_design_icn_ctrl_3_0' (0#1) [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-2692639-ubuntu-MS-7D30/realtime/vitis_design_icn_ctrl_3_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'vitis_design_icn_ctrl_4_0' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-2692639-ubuntu-MS-7D30/realtime/vitis_design_icn_ctrl_4_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vitis_design_icn_ctrl_4_0' (0#1) [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-2692639-ubuntu-MS-7D30/realtime/vitis_design_icn_ctrl_4_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'vitis_design_icn_ctrl_5_0' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-2692639-ubuntu-MS-7D30/realtime/vitis_design_icn_ctrl_5_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vitis_design_icn_ctrl_5_0' (0#1) [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-2692639-ubuntu-MS-7D30/realtime/vitis_design_icn_ctrl_5_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'vitis_design_irq_const_tieoff_0' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_irq_const_tieoff_0/synth/vitis_design_irq_const_tieoff_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ipshared/b0f2/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (0#1) [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ipshared/b0f2/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'vitis_design_irq_const_tieoff_0' (0#1) [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_irq_const_tieoff_0/synth/vitis_design_irq_const_tieoff_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'vitis_design_mac_1_0' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-2692639-ubuntu-MS-7D30/realtime/vitis_design_mac_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vitis_design_mac_1_0' (0#1) [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-2692639-ubuntu-MS-7D30/realtime/vitis_design_mac_1_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'mac_1' of module 'vitis_design_mac_1_0' has 60 connections declared, but only 59 given [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/synth/vitis_design.v:2635]
INFO: [Synth 8-6157] synthesizing module 'vitis_design_noc_ddr4_0' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-2692639-ubuntu-MS-7D30/realtime/vitis_design_noc_ddr4_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vitis_design_noc_ddr4_0' (0#1) [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-2692639-ubuntu-MS-7D30/realtime/vitis_design_noc_ddr4_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'vitis_design_noc_lpddr4_0' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-2692639-ubuntu-MS-7D30/realtime/vitis_design_noc_lpddr4_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vitis_design_noc_lpddr4_0' (0#1) [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-2692639-ubuntu-MS-7D30/realtime/vitis_design_noc_lpddr4_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'vitis_design_psr_104mhz_0' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-2692639-ubuntu-MS-7D30/realtime/vitis_design_psr_104mhz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vitis_design_psr_104mhz_0' (0#1) [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-2692639-ubuntu-MS-7D30/realtime/vitis_design_psr_104mhz_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'psr_104mhz' of module 'vitis_design_psr_104mhz_0' has 10 connections declared, but only 6 given [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/synth/vitis_design.v:2841]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/synth/vitis_design.v:2848]
INFO: [Synth 8-6157] synthesizing module 'vitis_design_psr_156mhz_0' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-2692639-ubuntu-MS-7D30/realtime/vitis_design_psr_156mhz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vitis_design_psr_156mhz_0' (0#1) [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-2692639-ubuntu-MS-7D30/realtime/vitis_design_psr_156mhz_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'psr_156mhz' of module 'vitis_design_psr_156mhz_0' has 10 connections declared, but only 5 given [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/synth/vitis_design.v:2848]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/synth/vitis_design.v:2854]
INFO: [Synth 8-6157] synthesizing module 'vitis_design_psr_208mhz_0' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-2692639-ubuntu-MS-7D30/realtime/vitis_design_psr_208mhz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vitis_design_psr_208mhz_0' (0#1) [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-2692639-ubuntu-MS-7D30/realtime/vitis_design_psr_208mhz_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'psr_208mhz' of module 'vitis_design_psr_208mhz_0' has 10 connections declared, but only 5 given [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/synth/vitis_design.v:2854]
INFO: [Synth 8-6157] synthesizing module 'vitis_design_psr_312mhz_0' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-2692639-ubuntu-MS-7D30/realtime/vitis_design_psr_312mhz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vitis_design_psr_312mhz_0' (0#1) [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-2692639-ubuntu-MS-7D30/realtime/vitis_design_psr_312mhz_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'psr_312mhz' of module 'vitis_design_psr_312mhz_0' has 10 connections declared, but only 6 given [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/synth/vitis_design.v:2860]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/synth/vitis_design.v:2867]
INFO: [Synth 8-6157] synthesizing module 'vitis_design_psr_416mhz_0' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-2692639-ubuntu-MS-7D30/realtime/vitis_design_psr_416mhz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vitis_design_psr_416mhz_0' (0#1) [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-2692639-ubuntu-MS-7D30/realtime/vitis_design_psr_416mhz_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'psr_416mhz' of module 'vitis_design_psr_416mhz_0' has 10 connections declared, but only 5 given [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/synth/vitis_design.v:2867]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/synth/vitis_design.v:2873]
INFO: [Synth 8-6157] synthesizing module 'vitis_design_psr_625mhz_0' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-2692639-ubuntu-MS-7D30/realtime/vitis_design_psr_625mhz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vitis_design_psr_625mhz_0' (0#1) [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-2692639-ubuntu-MS-7D30/realtime/vitis_design_psr_625mhz_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'psr_625mhz' of module 'vitis_design_psr_625mhz_0' has 10 connections declared, but only 5 given [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/synth/vitis_design.v:2873]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/synth/vitis_design.v:2879]
INFO: [Synth 8-6157] synthesizing module 'vitis_design_psr_78mhz_0' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-2692639-ubuntu-MS-7D30/realtime/vitis_design_psr_78mhz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vitis_design_psr_78mhz_0' (0#1) [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-2692639-ubuntu-MS-7D30/realtime/vitis_design_psr_78mhz_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'psr_78mhz' of module 'vitis_design_psr_78mhz_0' has 10 connections declared, but only 5 given [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/synth/vitis_design.v:2879]
INFO: [Synth 8-6157] synthesizing module 'vitis_design_xlconcat_0_0' [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_xlconcat_0_0/synth/vitis_design_xlconcat_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'vitis_design_xlconcat_0_0' (0#1) [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_xlconcat_0_0/synth/vitis_design_xlconcat_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'vitis_design' (0#1) [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/synth/vitis_design.v:13]
INFO: [Synth 8-6155] done synthesizing module 'vitis_design_wrapper' (0#1) [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/hdl/vitis_design_wrapper.v:13]
WARNING: [Synth 8-3848] Net pl_pcie0_resetn in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:208]
WARNING: [Synth 8-3848] Net pl_pcie1_resetn in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:209]
WARNING: [Synth 8-3848] Net dummy in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:210]
WARNING: [Synth 8-3848] Net emio_gem1_tx_r_fixed_lat in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:297]
WARNING: [Synth 8-3848] Net i2c0_scl_t in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:301]
WARNING: [Synth 8-3848] Net i2c0_scl_tn in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:302]
WARNING: [Synth 8-3848] Net i2c0_sda_t in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:304]
WARNING: [Synth 8-3848] Net i2c0_sda_tn in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:305]
WARNING: [Synth 8-3848] Net i2c1_scl_t in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:308]
WARNING: [Synth 8-3848] Net i2c1_scl_tn in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:309]
WARNING: [Synth 8-3848] Net i2c1_sda_t in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:311]
WARNING: [Synth 8-3848] Net i2c1_sda_tn in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:312]
WARNING: [Synth 8-3848] Net emio_wdt0rsto in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:382]
WARNING: [Synth 8-3848] Net emio_wdt1rsto in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:383]
WARNING: [Synth 8-3848] Net lpd_gpio_t in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:389]
WARNING: [Synth 8-3848] Net lpd_gpio_tn in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:390]
WARNING: [Synth 8-3848] Net pmc_gpio_oe in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:393]
WARNING: [Synth 8-3848] Net pmc_gpio_oen in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:394]
WARNING: [Synth 8-3848] Net pmc_gpio_out in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:395]
WARNING: [Synth 8-3848] Net pl0_sem in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:398]
WARNING: [Synth 8-3848] Net pl1_sem in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:399]
WARNING: [Synth 8-3848] Net pl2_sem in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:400]
WARNING: [Synth 8-3848] Net pl3_sem in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:401]
WARNING: [Synth 8-3848] Net m_axi_fpd_wdata_i in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:3797]
WARNING: [Synth 8-3848] Net m_axi_fpd_wstrb_i in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:3795]
WARNING: [Synth 8-3848] Net m_axi_lpd_wdata_i in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:3798]
WARNING: [Synth 8-3848] Net m_axi_lpd_wstrb_i in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:3796]
WARNING: [Synth 8-3848] Net trace_ctrl in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:1051]
WARNING: [Synth 8-3848] Net trace_data in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:1052]
WARNING: [Synth 8-3848] Net trace_clk in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:1053]
WARNING: [Synth 8-3848] Net ps_pl_trigack in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:1055]
WARNING: [Synth 8-3848] Net ps_pl_trigger in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:1056]
WARNING: [Synth 8-3848] Net ps_ps_noc_nci_axi2_clk in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:1063]
WARNING: [Synth 8-3848] Net s_axi_gp2_arready in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:1117]
WARNING: [Synth 8-3848] Net s_axi_gp2_awready in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:1118]
WARNING: [Synth 8-3848] Net s_axi_gp2_bid in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:1119]
WARNING: [Synth 8-3848] Net s_axi_gp2_bresp in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:1120]
WARNING: [Synth 8-3848] Net s_axi_gp2_bvalid in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:1121]
WARNING: [Synth 8-3848] Net s_axi_gp2_racount in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:1122]
WARNING: [Synth 8-3848] Net s_axi_gp2_rcount in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:1123]
WARNING: [Synth 8-3848] Net s_axi_gp2_rdata in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:1124]
WARNING: [Synth 8-3848] Net s_axi_gp2_rid in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:1125]
WARNING: [Synth 8-3848] Net s_axi_gp2_rlast in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:1126]
WARNING: [Synth 8-3848] Net s_axi_gp2_rresp in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:1127]
WARNING: [Synth 8-3848] Net s_axi_gp2_rvalid in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:1128]
WARNING: [Synth 8-3848] Net s_axi_gp2_wacount in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:1129]
WARNING: [Synth 8-3848] Net s_axi_gp2_wcount in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:1130]
WARNING: [Synth 8-3848] Net s_axi_gp2_wready in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:1131]
WARNING: [Synth 8-3848] Net s_cci_fpd_arready in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:1799]
WARNING: [Synth 8-3848] Net s_cci_fpd_awready in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:1800]
WARNING: [Synth 8-3848] Net s_cci_fpd_bid in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:1801]
WARNING: [Synth 8-3848] Net s_cci_fpd_bresp in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:1802]
WARNING: [Synth 8-3848] Net s_cci_fpd_bvalid in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:1803]
WARNING: [Synth 8-3848] Net s_cci_fpd_racount in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:1804]
WARNING: [Synth 8-3848] Net s_cci_fpd_rcount in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:1805]
WARNING: [Synth 8-3848] Net s_cci_fpd_rdata in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:1806]
WARNING: [Synth 8-3848] Net s_cci_fpd_rid in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:1807]
WARNING: [Synth 8-3848] Net s_cci_fpd_rlast in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:1808]
WARNING: [Synth 8-3848] Net s_cci_fpd_rresp in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:1809]
WARNING: [Synth 8-3848] Net s_cci_fpd_rvalid in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:1810]
WARNING: [Synth 8-3848] Net s_cci_fpd_wacount in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:1811]
WARNING: [Synth 8-3848] Net s_cci_fpd_wcount in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:1812]
WARNING: [Synth 8-3848] Net s_cci_fpd_wready in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:1813]
WARNING: [Synth 8-3848] Net ps_pmc_to_core in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:2056]
WARNING: [Synth 8-3848] Net dbg0 in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:2058]
WARNING: [Synth 8-3848] Net dbg0_ext in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:2059]
WARNING: [Synth 8-3848] Net dbg1 in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:2060]
WARNING: [Synth 8-3848] Net dbg1_ext in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:2061]
WARNING: [Synth 8-3848] Net dbg2 in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:2062]
WARNING: [Synth 8-3848] Net dbg2_ext in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:2063]
WARNING: [Synth 8-3848] Net dbg3 in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:2064]
WARNING: [Synth 8-3848] Net dbg3_ext in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:2065]
WARNING: [Synth 8-3848] Net dbg4 in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:2066]
WARNING: [Synth 8-3848] Net dbg4_ext in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:2067]
WARNING: [Synth 8-3848] Net cpmdpllpcie0userclk in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:2143]
WARNING: [Synth 8-3848] Net cpmdpllpcie1userclk in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:2144]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgccixedrdataratechangereq in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:2145]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgcurrentspeed in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:2146]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgedrenable in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:2147]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgerrcorout in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:2148]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgerrfatalout in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:2149]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgerrnonfatalout in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:2150]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgextfunctionnumber in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:2151]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgextreadreceived in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:2152]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgextregisternumber in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:2153]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgextwritebyteenable in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:2154]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgextwritedata in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:2155]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgextwritereceived in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:2156]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgfcnpd in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:2157]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgfcnpdscale in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:2158]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgfcnph in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:2159]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgfcnphscale in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:2160]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgfcpd in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:2161]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgfcpdscale in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:2162]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgfcph in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:2163]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgfcphscale in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:2164]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfghotresetout in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:2165]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfginterruptsent in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:2166]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfglinkpowerstate in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:2167]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfglocalerrorout in module/entity pspmc_v1_3_2_pspmc does not have driver. [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_2.v:2168]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In101[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In102[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In103[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In104[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In105[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In106[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In107[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In108[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In109[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In110[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In111[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In112[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In113[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In114[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In115[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In116[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In117[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In118[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In119[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In120[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In121[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In122[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In123[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In124[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In125[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In126[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In127[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_aclk in module ai_noc_v1_0_0_ai_noc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tready in module ai_noc_v1_0_0_ai_noc is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_aclk in module ai_noc_v1_0_0_ai_noc is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awid[15] in module ai_noc_v1_0_0_ai_noc is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3521.855 ; gain = 483.219 ; free physical = 38587 ; free virtual = 124450
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3521.855 ; gain = 483.219 ; free physical = 38587 ; free virtual = 124450
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3521.855 ; gain = 483.219 ; free physical = 38587 ; free virtual = 124450
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3529.855 ; gain = 0.000 ; free physical = 38577 ; free virtual = 124445
INFO: [Chipscope 16-579] Latest version is versal_cips_v3_3 for versal_cips_v3_2
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvc1902.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/vitis_design_cips_noc_0/vitis_design_cips_noc_0_in_context.xdc] for cell 'vitis_design_i/cips_noc'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/vitis_design_cips_noc_0/vitis_design_cips_noc_0_in_context.xdc] for cell 'vitis_design_i/cips_noc'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc] for cell 'vitis_design_i/noc_ddr4'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc] for cell 'vitis_design_i/noc_ddr4'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc] for cell 'vitis_design_i/noc_lpddr4'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc] for cell 'vitis_design_i/noc_lpddr4'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_axi_intc_cascaded_1_0/vitis_design_axi_intc_cascaded_1_0/vitis_design_axi_intc_cascaded_1_0_in_context.xdc] for cell 'vitis_design_i/axi_intc_cascaded_1'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_axi_intc_cascaded_1_0/vitis_design_axi_intc_cascaded_1_0/vitis_design_axi_intc_cascaded_1_0_in_context.xdc] for cell 'vitis_design_i/axi_intc_cascaded_1'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_axi_intc_parent_0/vitis_design_axi_intc_parent_0/vitis_design_axi_intc_parent_0_in_context.xdc] for cell 'vitis_design_i/axi_intc_parent'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_axi_intc_parent_0/vitis_design_axi_intc_parent_0/vitis_design_axi_intc_parent_0_in_context.xdc] for cell 'vitis_design_i/axi_intc_parent'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_in_context.xdc] for cell 'vitis_design_i/clk_wizard_0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_in_context.xdc] for cell 'vitis_design_i/clk_wizard_0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_104mhz_0/vitis_design_psr_104mhz_0/vitis_design_psr_104mhz_0_in_context.xdc] for cell 'vitis_design_i/psr_104mhz'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_104mhz_0/vitis_design_psr_104mhz_0/vitis_design_psr_104mhz_0_in_context.xdc] for cell 'vitis_design_i/psr_104mhz'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_156mhz_0/vitis_design_psr_156mhz_0/vitis_design_psr_156mhz_0_in_context.xdc] for cell 'vitis_design_i/psr_156mhz'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_156mhz_0/vitis_design_psr_156mhz_0/vitis_design_psr_156mhz_0_in_context.xdc] for cell 'vitis_design_i/psr_156mhz'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_312mhz_0/vitis_design_psr_312mhz_0/vitis_design_psr_312mhz_0_in_context.xdc] for cell 'vitis_design_i/psr_312mhz'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_312mhz_0/vitis_design_psr_312mhz_0/vitis_design_psr_312mhz_0_in_context.xdc] for cell 'vitis_design_i/psr_312mhz'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_78mhz_0/vitis_design_psr_78mhz_0/vitis_design_psr_78mhz_0_in_context.xdc] for cell 'vitis_design_i/psr_78mhz'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_78mhz_0/vitis_design_psr_78mhz_0/vitis_design_psr_78mhz_0_in_context.xdc] for cell 'vitis_design_i/psr_78mhz'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_208mhz_0/vitis_design_psr_208mhz_0/vitis_design_psr_208mhz_0_in_context.xdc] for cell 'vitis_design_i/psr_208mhz'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_208mhz_0/vitis_design_psr_208mhz_0/vitis_design_psr_208mhz_0_in_context.xdc] for cell 'vitis_design_i/psr_208mhz'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_416mhz_0/vitis_design_psr_416mhz_0/vitis_design_psr_416mhz_0_in_context.xdc] for cell 'vitis_design_i/psr_416mhz'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_416mhz_0/vitis_design_psr_416mhz_0/vitis_design_psr_416mhz_0_in_context.xdc] for cell 'vitis_design_i/psr_416mhz'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_625mhz_0/vitis_design_psr_625mhz_0/vitis_design_psr_625mhz_0_in_context.xdc] for cell 'vitis_design_i/psr_625mhz'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_625mhz_0/vitis_design_psr_625mhz_0/vitis_design_psr_625mhz_0_in_context.xdc] for cell 'vitis_design_i/psr_625mhz'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_1_0/vitis_design_icn_ctrl_1_0/vitis_design_icn_ctrl_1_0_in_context.xdc] for cell 'vitis_design_i/icn_ctrl_1'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_1_0/vitis_design_icn_ctrl_1_0/vitis_design_icn_ctrl_1_0_in_context.xdc] for cell 'vitis_design_i/icn_ctrl_1'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_2_0/vitis_design_icn_ctrl_2_0/vitis_design_icn_ctrl_2_0_in_context.xdc] for cell 'vitis_design_i/icn_ctrl_2'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_2_0/vitis_design_icn_ctrl_2_0/vitis_design_icn_ctrl_2_0_in_context.xdc] for cell 'vitis_design_i/icn_ctrl_2'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dummy_slave_0_0/vitis_design_dummy_slave_0_0/vitis_design_dummy_slave_0_0_in_context.xdc] for cell 'vitis_design_i/dummy_slave_0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dummy_slave_0_0/vitis_design_dummy_slave_0_0/vitis_design_dummy_slave_0_0_in_context.xdc] for cell 'vitis_design_i/dummy_slave_0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dummy_slave_1_0/vitis_design_dummy_slave_1_0/vitis_design_dummy_slave_0_0_in_context.xdc] for cell 'vitis_design_i/dummy_slave_1'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dummy_slave_1_0/vitis_design_dummy_slave_1_0/vitis_design_dummy_slave_0_0_in_context.xdc] for cell 'vitis_design_i/dummy_slave_1'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dummy_slave_2_0/vitis_design_dummy_slave_2_0/vitis_design_dummy_slave_0_0_in_context.xdc] for cell 'vitis_design_i/dummy_slave_2'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dummy_slave_2_0/vitis_design_dummy_slave_2_0/vitis_design_dummy_slave_0_0_in_context.xdc] for cell 'vitis_design_i/dummy_slave_2'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dummy_slave_3_0/vitis_design_dummy_slave_3_0/vitis_design_dummy_slave_0_0_in_context.xdc] for cell 'vitis_design_i/dummy_slave_3'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dummy_slave_3_0/vitis_design_dummy_slave_3_0/vitis_design_dummy_slave_0_0_in_context.xdc] for cell 'vitis_design_i/dummy_slave_3'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_3_0/vitis_design_icn_ctrl_3_0/vitis_design_icn_ctrl_3_0_in_context.xdc] for cell 'vitis_design_i/icn_ctrl_3'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_3_0/vitis_design_icn_ctrl_3_0/vitis_design_icn_ctrl_3_0_in_context.xdc] for cell 'vitis_design_i/icn_ctrl_3'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_4_0/vitis_design_icn_ctrl_4_0/vitis_design_icn_ctrl_4_0_in_context.xdc] for cell 'vitis_design_i/icn_ctrl_4'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_4_0/vitis_design_icn_ctrl_4_0/vitis_design_icn_ctrl_4_0_in_context.xdc] for cell 'vitis_design_i/icn_ctrl_4'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_5_0/vitis_design_icn_ctrl_5_0/vitis_design_icn_ctrl_5_0_in_context.xdc] for cell 'vitis_design_i/icn_ctrl_5'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_5_0/vitis_design_icn_ctrl_5_0/vitis_design_icn_ctrl_5_0_in_context.xdc] for cell 'vitis_design_i/icn_ctrl_5'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_mac_1_0/vitis_design_mac_1_0/vitis_design_mac_1_0_in_context.xdc] for cell 'vitis_design_i/mac_1'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_mac_1_0/vitis_design_mac_1_0/vitis_design_mac_1_0_in_context.xdc] for cell 'vitis_design_i/mac_1'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/bd_57a1_pspmc_0_0.xdc] for cell 'vitis_design_i/CIPS_0/inst/pspmc_0/inst'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/bd_57a1_pspmc_0_0.xdc] for cell 'vitis_design_i/CIPS_0/inst/pspmc_0/inst'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vitis_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vitis_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3644.406 ; gain = 0.000 ; free physical = 38471 ; free virtual = 124357
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3644.406 ; gain = 0.000 ; free physical = 38471 ; free virtual = 124357
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vitis_design_i/mac_1' at clock pin 'ap_clk' is different from the actual clock period '3.200', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3647.375 ; gain = 608.738 ; free physical = 38565 ; free virtual = 124462
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvc1902-vsva2197-2MP-e-S
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3647.375 ; gain = 608.738 ; free physical = 38565 ; free virtual = 124462
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_act_n. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_act_n. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_adr[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_adr[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_adr[10]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_adr[10]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_adr[11]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_adr[11]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_adr[12]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_adr[12]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_adr[13]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_adr[13]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_adr[14]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_adr[14]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_adr[15]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_adr[15]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_adr[16]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_adr[16]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_adr[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_adr[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_adr[2]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_adr[2]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_adr[3]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_adr[3]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_adr[4]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_adr[4]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_adr[5]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_adr[5]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_adr[6]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_adr[6]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_adr[7]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_adr[7]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_adr[8]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_adr[8]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_adr[9]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_adr[9]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_ba[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_ba[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_ba[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_ba[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_bg[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_bg[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_bg[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_bg[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_ck_c. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_ck_c. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_ck_t. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_ck_t. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_cke. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_cke. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_cs_n. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_cs_n. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dm_n[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dm_n[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dm_n[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dm_n[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dm_n[2]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dm_n[2]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dm_n[3]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dm_n[3]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dm_n[4]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dm_n[4]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dm_n[5]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dm_n[5]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dm_n[6]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dm_n[6]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dm_n[7]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dm_n[7]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[10]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[10]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[11]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[11]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[12]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[12]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[13]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[13]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[14]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[14]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[15]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[15]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[16]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[16]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[17]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[17]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[18]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[18]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[19]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[19]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[20]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[20]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[21]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[21]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[22]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[22]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[23]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[23]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[24]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[24]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[25]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[25]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[26]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[26]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[27]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[27]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[28]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[28]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[29]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[29]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[2]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[2]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[30]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[30]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[31]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[31]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[32]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[32]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[33]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[33]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[34]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[34]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[35]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[35]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[36]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[36]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[37]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[37]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[38]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[38]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[39]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[39]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[3]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[3]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[40]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[40]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[41]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[41]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[42]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[42]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[43]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[43]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[44]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[44]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[45]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[45]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[46]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[46]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[47]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[47]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[48]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[48]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[49]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[49]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[4]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[4]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[50]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[50]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[51]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[51]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[52]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[52]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[53]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[53]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[54]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[54]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[55]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[55]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[56]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[56]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[57]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[57]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[58]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[58]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[59]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[59]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[5]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[5]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[60]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[60]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[61]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[61]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[62]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[62]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[63]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[63]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[6]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[6]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[7]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[7]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[8]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[8]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dq[9]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dq[9]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dqs_c[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dqs_c[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dqs_c[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dqs_c[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dqs_c[2]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dqs_c[2]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dqs_c[3]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dqs_c[3]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dqs_c[4]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dqs_c[4]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dqs_c[5]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dqs_c[5]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dqs_c[6]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dqs_c[6]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dqs_c[7]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dqs_c[7]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dqs_t[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dqs_t[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dqs_t[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dqs_t[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dqs_t[2]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dqs_t[2]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dqs_t[3]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dqs_t[3]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dqs_t[4]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dqs_t[4]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dqs_t[5]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dqs_t[5]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dqs_t[6]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dqs_t[6]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_dqs_t[7]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_dqs_t[7]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_odt. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_odt. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_reset_n. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_reset_n. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_sma_clk_clk_n. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_sma_clk_clk_n. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dimm1_sma_clk_clk_p. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dimm1_sma_clk_clk_p. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_ca_a[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_ca_a[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_ca_a[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_ca_a[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_ca_a[2]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_ca_a[2]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_ca_a[3]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_ca_a[3]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_ca_a[4]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_ca_a[4]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_ca_a[5]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_ca_a[5]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_ca_b[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_ca_b[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_ca_b[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_ca_b[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_ca_b[2]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_ca_b[2]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_ca_b[3]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_ca_b[3]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_ca_b[4]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_ca_b[4]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_ca_b[5]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_ca_b[5]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_ck_c_a. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_ck_c_a. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_ck_c_b. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_ck_c_b. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_ck_t_a. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_ck_t_a. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_ck_t_b. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_ck_t_b. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_cke_a. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_cke_a. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_cke_b. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_cke_b. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_cs_a. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_cs_a. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_cs_b. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_cs_b. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dmi_a[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dmi_a[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dmi_a[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dmi_a[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dmi_b[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dmi_b[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dmi_b[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dmi_b[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_a[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_a[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_a[10]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_a[10]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_a[11]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_a[11]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_a[12]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_a[12]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_a[13]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_a[13]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_a[14]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_a[14]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_a[15]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_a[15]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_a[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_a[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_a[2]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_a[2]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_a[3]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_a[3]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_a[4]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_a[4]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_a[5]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_a[5]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_a[6]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_a[6]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_a[7]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_a[7]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_a[8]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_a[8]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_a[9]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_a[9]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_b[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_b[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_b[10]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_b[10]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_b[11]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_b[11]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_b[12]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_b[12]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_b[13]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_b[13]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_b[14]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_b[14]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_b[15]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_b[15]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_b[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_b[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_b[2]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_b[2]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_b[3]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_b[3]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_b[4]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_b[4]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_b[5]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_b[5]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_b[6]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_b[6]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_b[7]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_b[7]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_b[8]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_b[8]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_b[9]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dq_b[9]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dqs_c_a[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dqs_c_a[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dqs_c_a[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dqs_c_a[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dqs_c_b[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dqs_c_b[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dqs_c_b[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dqs_c_b[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dqs_t_a[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dqs_t_a[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dqs_t_a[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dqs_t_a[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dqs_t_b[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dqs_t_b[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dqs_t_b[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_dqs_t_b[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c0_reset_n. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c0_reset_n. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_ca_a[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_ca_a[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_ca_a[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_ca_a[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_ca_a[2]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_ca_a[2]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_ca_a[3]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_ca_a[3]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_ca_a[4]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_ca_a[4]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_ca_a[5]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_ca_a[5]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_ca_b[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_ca_b[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_ca_b[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_ca_b[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_ca_b[2]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_ca_b[2]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_ca_b[3]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_ca_b[3]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_ca_b[4]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_ca_b[4]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_ca_b[5]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_ca_b[5]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_ck_c_a. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_ck_c_a. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_ck_c_b. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_ck_c_b. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_ck_t_a. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_ck_t_a. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_ck_t_b. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_ck_t_b. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_cke_a. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_cke_a. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_cke_b. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_cke_b. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_cs_a. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_cs_a. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_cs_b. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_cs_b. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dmi_a[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dmi_a[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dmi_a[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dmi_a[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dmi_b[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 177).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dmi_b[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 178).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dmi_b[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 179).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dmi_b[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 180).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_a[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 181).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_a[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 182).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_a[10]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 183).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_a[10]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 184).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_a[11]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 185).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_a[11]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 186).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_a[12]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 187).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_a[12]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 188).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_a[13]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 189).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_a[13]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 190).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_a[14]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 191).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_a[14]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 192).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_a[15]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 193).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_a[15]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 194).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_a[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 195).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_a[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 196).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_a[2]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 197).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_a[2]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 198).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_a[3]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 199).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_a[3]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 200).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_a[4]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 201).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_a[4]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 202).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_a[5]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 203).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_a[5]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 204).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_a[6]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 205).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_a[6]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 206).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_a[7]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 207).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_a[7]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 208).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_a[8]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 209).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_a[8]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 210).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_a[9]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 211).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_a[9]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 212).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_b[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 213).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_b[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 214).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_b[10]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 215).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_b[10]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 216).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_b[11]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 217).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_b[11]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 218).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_b[12]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 219).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_b[12]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 220).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_b[13]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 221).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_b[13]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 222).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_b[14]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 223).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_b[14]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 224).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_b[15]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 225).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_b[15]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 226).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_b[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 227).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_b[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 228).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_b[2]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 229).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_b[2]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 230).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_b[3]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 231).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_b[3]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 232).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_b[4]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 233).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_b[4]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 234).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_b[5]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 235).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_b[5]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 236).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_b[6]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 237).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_b[6]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 238).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_b[7]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 239).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_b[7]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 240).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_b[8]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 241).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_b[8]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 242).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_b[9]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 243).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dq_b[9]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 244).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dqs_c_a[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 245).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dqs_c_a[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 246).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dqs_c_a[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 247).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dqs_c_a[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 248).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dqs_c_b[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 249).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dqs_c_b[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 250).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dqs_c_b[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 251).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dqs_c_b[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 252).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dqs_t_a[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 253).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dqs_t_a[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 254).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dqs_t_a[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 255).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dqs_t_a[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 256).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dqs_t_b[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 257).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dqs_t_b[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 258).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dqs_t_b[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 259).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_dqs_t_b[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 260).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_lpddr4_c1_reset_n. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 261).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_lpddr4_c1_reset_n. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 262).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_ca_a[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 263).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_ca_a[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 264).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_ca_a[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 265).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_ca_a[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 266).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_ca_a[2]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 267).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_ca_a[2]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 268).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_ca_a[3]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 269).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_ca_a[3]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 270).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_ca_a[4]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 271).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_ca_a[4]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 272).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_ca_a[5]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 273).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_ca_a[5]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 274).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_ca_b[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 275).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_ca_b[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 276).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_ca_b[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 277).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_ca_b[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 278).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_ca_b[2]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 279).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_ca_b[2]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 280).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_ca_b[3]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 281).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_ca_b[3]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 282).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_ca_b[4]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 283).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_ca_b[4]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 284).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_ca_b[5]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 285).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_ca_b[5]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 286).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_ck_c_a. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 287).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_ck_c_a. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 288).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_ck_c_b. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 289).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_ck_c_b. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 290).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_ck_t_a. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 291).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_ck_t_a. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 292).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_ck_t_b. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 293).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_ck_t_b. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 294).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_cke_a. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 295).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_cke_a. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 296).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_cke_b. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 297).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_cke_b. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 298).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_cs_a. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 299).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_cs_a. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 300).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_cs_b. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 301).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_cs_b. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 302).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dmi_a[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 303).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dmi_a[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 304).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dmi_a[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 305).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dmi_a[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 306).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dmi_b[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 307).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dmi_b[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 308).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dmi_b[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 309).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dmi_b[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 310).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_a[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 311).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_a[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 312).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_a[10]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 313).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_a[10]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 314).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_a[11]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 315).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_a[11]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 316).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_a[12]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 317).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_a[12]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 318).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_a[13]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 319).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_a[13]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 320).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_a[14]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 321).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_a[14]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 322).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_a[15]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 323).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_a[15]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 324).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_a[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 325).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_a[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 326).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_a[2]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 327).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_a[2]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 328).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_a[3]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 329).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_a[3]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 330).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_a[4]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 331).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_a[4]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 332).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_a[5]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 333).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_a[5]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 334).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_a[6]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 335).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_a[6]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 336).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_a[7]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 337).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_a[7]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 338).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_a[8]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 339).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_a[8]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 340).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_a[9]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 341).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_a[9]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 342).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_b[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 343).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_b[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 344).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_b[10]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 345).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_b[10]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 346).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_b[11]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 347).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_b[11]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 348).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_b[12]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 349).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_b[12]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 350).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_b[13]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 351).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_b[13]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 352).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_b[14]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 353).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_b[14]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 354).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_b[15]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 355).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_b[15]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 356).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_b[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 357).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_b[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 358).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_b[2]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 359).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_b[2]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 360).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_b[3]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 361).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_b[3]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 362).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_b[4]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 363).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_b[4]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 364).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_b[5]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 365).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_b[5]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 366).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_b[6]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 367).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_b[6]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 368).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_b[7]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 369).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_b[7]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 370).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_b[8]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 371).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_b[8]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 372).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_b[9]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 373).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dq_b[9]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 374).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dqs_c_a[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 375).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dqs_c_a[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 376).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dqs_c_a[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 377).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dqs_c_a[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 378).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dqs_c_b[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 379).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dqs_c_b[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 380).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dqs_c_b[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 381).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dqs_c_b[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 382).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dqs_t_a[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 383).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dqs_t_a[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 384).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dqs_t_a[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 385).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dqs_t_a[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 386).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dqs_t_b[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 387).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dqs_t_b[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 388).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dqs_t_b[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 389).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_dqs_t_b[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 390).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c0_reset_n. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 391).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c0_reset_n. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 392).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_ca_a[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 393).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_ca_a[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 394).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_ca_a[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 395).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_ca_a[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 396).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_ca_a[2]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 397).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_ca_a[2]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 398).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_ca_a[3]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 399).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_ca_a[3]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 400).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_ca_a[4]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 401).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_ca_a[4]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 402).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_ca_a[5]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 403).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_ca_a[5]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 404).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_ca_b[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 405).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_ca_b[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 406).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_ca_b[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 407).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_ca_b[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 408).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_ca_b[2]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 409).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_ca_b[2]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 410).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_ca_b[3]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 411).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_ca_b[3]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 412).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_ca_b[4]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 413).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_ca_b[4]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 414).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_ca_b[5]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 415).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_ca_b[5]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 416).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_ck_c_a. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 417).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_ck_c_a. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 418).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_ck_c_b. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 419).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_ck_c_b. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 420).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_ck_t_a. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 421).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_ck_t_a. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 422).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_ck_t_b. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 423).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_ck_t_b. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 424).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_cke_a. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 425).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_cke_a. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 426).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_cke_b. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 427).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_cke_b. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 428).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_cs_a. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 429).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_cs_a. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 430).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_cs_b. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 431).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_cs_b. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 432).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dmi_a[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 433).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dmi_a[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 434).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dmi_a[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 435).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dmi_a[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 436).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dmi_b[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 437).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dmi_b[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 438).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dmi_b[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 439).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dmi_b[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 440).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_a[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 441).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_a[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 442).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_a[10]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 443).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_a[10]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 444).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_a[11]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 445).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_a[11]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 446).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_a[12]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 447).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_a[12]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 448).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_a[13]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 449).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_a[13]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 450).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_a[14]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 451).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_a[14]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 452).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_a[15]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 453).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_a[15]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 454).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_a[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 455).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_a[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 456).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_a[2]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 457).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_a[2]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 458).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_a[3]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 459).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_a[3]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 460).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_a[4]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 461).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_a[4]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 462).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_a[5]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 463).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_a[5]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 464).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_a[6]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 465).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_a[6]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 466).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_a[7]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 467).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_a[7]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 468).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_a[8]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 469).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_a[8]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 470).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_a[9]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 471).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_a[9]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 472).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_b[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 473).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_b[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 474).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_b[10]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 475).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_b[10]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 476).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_b[11]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 477).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_b[11]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 478).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_b[12]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 479).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_b[12]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 480).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_b[13]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 481).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_b[13]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 482).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_b[14]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 483).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_b[14]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 484).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_b[15]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 485).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_b[15]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 486).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_b[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 487).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_b[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 488).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_b[2]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 489).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_b[2]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 490).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_b[3]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 491).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_b[3]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 492).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_b[4]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 493).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_b[4]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 494).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_b[5]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 495).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_b[5]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 496).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_b[6]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 497).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_b[6]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 498).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_b[7]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 499).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_b[7]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 500).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_b[8]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 501).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_b[8]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 502).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_b[9]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 503).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dq_b[9]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 504).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dqs_c_a[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 505).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dqs_c_a[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 506).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dqs_c_a[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 507).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dqs_c_a[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 508).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dqs_c_b[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 509).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dqs_c_b[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 510).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dqs_c_b[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 511).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dqs_c_b[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 512).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dqs_t_a[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 513).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dqs_t_a[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 514).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dqs_t_a[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 515).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dqs_t_a[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 516).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dqs_t_b[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 517).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dqs_t_b[0]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 518).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dqs_t_b[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 519).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_dqs_t_b[1]. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 520).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_lpddr4_c1_reset_n. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 521).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_lpddr4_c1_reset_n. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 522).
Applied set_property IO_BUFFER_TYPE = NONE for lpddr4_sma_clk1_clk_n. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 523).
Applied set_property CLOCK_BUFFER_TYPE = NONE for lpddr4_sma_clk1_clk_n. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 524).
Applied set_property IO_BUFFER_TYPE = NONE for lpddr4_sma_clk1_clk_p. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 525).
Applied set_property CLOCK_BUFFER_TYPE = NONE for lpddr4_sma_clk1_clk_p. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 526).
Applied set_property IO_BUFFER_TYPE = NONE for lpddr4_sma_clk2_clk_n. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 527).
Applied set_property CLOCK_BUFFER_TYPE = NONE for lpddr4_sma_clk2_clk_n. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 528).
Applied set_property IO_BUFFER_TYPE = NONE for lpddr4_sma_clk2_clk_p. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 529).
Applied set_property CLOCK_BUFFER_TYPE = NONE for lpddr4_sma_clk2_clk_p. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_in_context.xdc, line 530).
Applied set_property KEEP_HIERARCHY = SOFT for vitis_design_i/CIPS_0/inst/pspmc_0/inst. (constraint file  /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/synth_1/dont_touch.xdc, line 109).
Applied set_property KEEP_HIERARCHY = SOFT for vitis_design_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vitis_design_i/CIPS_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vitis_design_i/CIPS_0/inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vitis_design_i/CIPS_0/inst/pspmc_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vitis_design_i/cips_noc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vitis_design_i/noc_ddr4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vitis_design_i/noc_lpddr4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vitis_design_i/ai_engine_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vitis_design_i/ai_engine_0/inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vitis_design_i/ai_engine_0/inst/noc_ai_mm_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vitis_design_i/axi_intc_cascaded_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vitis_design_i/axi_intc_parent. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vitis_design_i/xlconcat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vitis_design_i/clk_wizard_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vitis_design_i/psr_104mhz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vitis_design_i/psr_156mhz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vitis_design_i/psr_312mhz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vitis_design_i/psr_78mhz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vitis_design_i/psr_208mhz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vitis_design_i/psr_416mhz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vitis_design_i/psr_625mhz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vitis_design_i/icn_ctrl_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vitis_design_i/icn_ctrl_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vitis_design_i/dummy_slave_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vitis_design_i/dummy_slave_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vitis_design_i/dummy_slave_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vitis_design_i/dummy_slave_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vitis_design_i/icn_ctrl_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vitis_design_i/icn_ctrl_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vitis_design_i/icn_ctrl_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vitis_design_i/mac_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vitis_design_i/axi_intc_cascaded_1_intr_1_interrupt_concat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vitis_design_i/irq_const_tieoff. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3647.375 ; gain = 608.738 ; free physical = 38559 ; free virtual = 124458
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3647.375 ; gain = 608.738 ; free physical = 38544 ; free virtual = 124448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1968 (col length:164)
BRAMs: 1934 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3647.375 ; gain = 608.738 ; free physical = 38564 ; free virtual = 124482
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 4319.297 ; gain = 1280.660 ; free physical = 37709 ; free virtual = 123681
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 4350.305 ; gain = 1311.668 ; free physical = 37678 ; free virtual = 123650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `pspmc_v1_3_2_pspmc`
   Worst Slack before retiming is -214748368 and worst slack after retiming is -214748368
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `pspmc_v1_3_2_pspmc' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_57a1_pspmc_0_0`
   Worst Slack before retiming is -214748368 and worst slack after retiming is -214748368
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_57a1_pspmc_0_0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_57a1`
   Worst Slack before retiming is -214748368 and worst slack after retiming is -214748368
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_57a1' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `vitis_design_CIPS_0_0`
   Worst Slack before retiming is -214748368 and worst slack after retiming is -214748368
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `vitis_design_CIPS_0_0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `ai_noc_v1_0_0_ai_noc`
   Worst Slack before retiming is -214748368 and worst slack after retiming is -214748368
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `ai_noc_v1_0_0_ai_noc' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_05a5_noc_ai_mm_0_0`
   Worst Slack before retiming is -214748368 and worst slack after retiming is -214748368
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_05a5_noc_ai_mm_0_0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `bd_05a5`
   Worst Slack before retiming is -214748368 and worst slack after retiming is -214748368
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `bd_05a5' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `vitis_design_ai_engine_0_0`
   Worst Slack before retiming is -214748368 and worst slack after retiming is -214748368
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `vitis_design_ai_engine_0_0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `vitis_design_axi_intc_cascaded_1_intr_1_interrupt_concat_0`
   Worst Slack before retiming is -214748368 and worst slack after retiming is -214748368
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `vitis_design_axi_intc_cascaded_1_intr_1_interrupt_concat_0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `vitis_design_xlconcat_0_0`
   Worst Slack before retiming is -214748368 and worst slack after retiming is -214748368
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `vitis_design_xlconcat_0_0' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `vitis_design`
   Worst Slack before retiming is -214748368 and worst slack after retiming is -214748368
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `vitis_design' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `vitis_design_wrapper`
   Worst Slack before retiming is -214748368 and worst slack after retiming is -214748368
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `vitis_design_wrapper' done


---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 4368.258 ; gain = 1329.621 ; free physical = 37658 ; free virtual = 123633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_i2c_scl_in to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_i2c_sda_in to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:uart0_ctsn to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:uart0_dcdn to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:uart0_dsrn to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:uart0_rin to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:uart0_rxd to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:fmio_uart0_sir_in to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:uart1_ctsn to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:uart1_dcdn to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:uart1_dsrn to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:uart1_rin to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:uart1_rxd to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:fmio_uart1_sir_in to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[63] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[62] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[61] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[60] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[59] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[58] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[57] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[56] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[55] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[54] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[53] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[52] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[51] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[50] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[49] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[48] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[47] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[46] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[45] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[44] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[43] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[42] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 4372.227 ; gain = 1333.590 ; free physical = 37626 ; free virtual = 123604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 4372.227 ; gain = 1333.590 ; free physical = 37626 ; free virtual = 123604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 4372.227 ; gain = 1333.590 ; free physical = 37626 ; free virtual = 123604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 4372.227 ; gain = 1333.590 ; free physical = 37626 ; free virtual = 123604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 4372.227 ; gain = 1333.590 ; free physical = 37626 ; free virtual = 123604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 4372.227 ; gain = 1333.590 ; free physical = 37626 ; free virtual = 123604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |vitis_design_axi_intc_cascaded_1_0 |         1|
|2     |vitis_design_axi_intc_parent_0     |         1|
|3     |vitis_design_cips_noc_0            |         1|
|4     |vitis_design_clk_wizard_0_0        |         1|
|5     |vitis_design_dummy_slave_0_0       |         1|
|6     |vitis_design_dummy_slave_1_0       |         1|
|7     |vitis_design_dummy_slave_2_0       |         1|
|8     |vitis_design_dummy_slave_3_0       |         1|
|9     |vitis_design_icn_ctrl_1_0          |         1|
|10    |vitis_design_icn_ctrl_2_0          |         1|
|11    |vitis_design_icn_ctrl_3_0          |         1|
|12    |vitis_design_icn_ctrl_4_0          |         1|
|13    |vitis_design_icn_ctrl_5_0          |         1|
|14    |vitis_design_mac_1_0               |         1|
|15    |vitis_design_noc_ddr4_0            |         1|
|16    |vitis_design_noc_lpddr4_0          |         1|
|17    |vitis_design_psr_104mhz_0          |         1|
|18    |vitis_design_psr_156mhz_0          |         1|
|19    |vitis_design_psr_208mhz_0          |         1|
|20    |vitis_design_psr_312mhz_0          |         1|
|21    |vitis_design_psr_416mhz_0          |         1|
|22    |vitis_design_psr_625mhz_0          |         1|
|23    |vitis_design_psr_78mhz_0           |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |vitis_design_axi_intc_cascaded_1 |     1|
|2     |vitis_design_axi_intc_parent     |     1|
|3     |vitis_design_cips_noc            |     1|
|4     |vitis_design_clk_wizard_0        |     1|
|5     |vitis_design_dummy_slave_0       |     1|
|6     |vitis_design_dummy_slave_1       |     1|
|7     |vitis_design_dummy_slave_2       |     1|
|8     |vitis_design_dummy_slave_3       |     1|
|9     |vitis_design_icn_ctrl_1          |     1|
|10    |vitis_design_icn_ctrl_2          |     1|
|11    |vitis_design_icn_ctrl_3          |     1|
|12    |vitis_design_icn_ctrl_4          |     1|
|13    |vitis_design_icn_ctrl_5          |     1|
|14    |vitis_design_mac_1               |     1|
|15    |vitis_design_noc_ddr4            |     1|
|16    |vitis_design_noc_lpddr4          |     1|
|17    |vitis_design_psr_104mhz          |     1|
|18    |vitis_design_psr_156mhz          |     1|
|19    |vitis_design_psr_208mhz          |     1|
|20    |vitis_design_psr_312mhz          |     1|
|21    |vitis_design_psr_416mhz          |     1|
|22    |vitis_design_psr_625mhz          |     1|
|23    |vitis_design_psr_78mhz           |     1|
|24    |AIE_NOC_S_AXI                    |     1|
|25    |BUFG_PS                          |     5|
|26    |PS9                              |     1|
+------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 4372.227 ; gain = 1333.590 ; free physical = 37626 ; free virtual = 123604
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 59671 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 4372.227 ; gain = 1208.070 ; free physical = 37626 ; free virtual = 123604
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 4372.234 ; gain = 1333.590 ; free physical = 37626 ; free virtual = 123604
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4372.234 ; gain = 0.000 ; free physical = 37906 ; free virtual = 123885
INFO: [Chipscope 16-579] Latest version is versal_cips_v3_3 for versal_cips_v3_2
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvc1902.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4474.883 ; gain = 0.000 ; free physical = 37817 ; free virtual = 123801
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a042d2b5
INFO: [Common 17-83] Releasing license: Synthesis
149 Infos, 431 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 4474.883 ; gain = 2282.324 ; free physical = 37817 ; free virtual = 123801
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3773.051; main = 3773.051; forked = 376.354
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4795.148; main = 4474.887; forked = 975.824
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/synth_1/vitis_design_wrapper.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Mon Jun  3 17:55:14 2024...
[Mon Jun  3 17:55:17 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:15:11 ; elapsed = 00:03:01 . Memory (MB): peak = 4164.848 ; gain = 0.000 ; free physical = 41451 ; free virtual = 127446
INFO: [OCL_UTIL] restore parameter general.maxThreads to 8
INFO: [OCL_UTIL] internal step: generating resource usage report '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/output/resource.json'
INFO: [OCL_UTIL] internal step: log_generated_reports for synthesis '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/output/generated_reports.log'
INFO: [OCL_UTIL] internal step: launched run synth_1
INFO: [OCL_UTIL] internal step: launched run vitis_design_cips_noc_0_synth_1
INFO: [OCL_UTIL] internal step: launched run vitis_design_noc_ddr4_0_synth_1
INFO: [OCL_UTIL] internal step: launched run vitis_design_noc_lpddr4_0_synth_1
INFO: [OCL_UTIL] internal step: launched run vitis_design_axi_intc_cascaded_1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run vitis_design_axi_intc_parent_0_synth_1
INFO: [OCL_UTIL] internal step: launched run vitis_design_clk_wizard_0_0_synth_1
INFO: [OCL_UTIL] internal step: launched run vitis_design_psr_104mhz_0_synth_1
INFO: [OCL_UTIL] internal step: launched run vitis_design_psr_156mhz_0_synth_1
INFO: [OCL_UTIL] internal step: launched run vitis_design_psr_312mhz_0_synth_1
INFO: [OCL_UTIL] internal step: launched run vitis_design_psr_78mhz_0_synth_1
INFO: [OCL_UTIL] internal step: launched run vitis_design_psr_208mhz_0_synth_1
INFO: [OCL_UTIL] internal step: launched run vitis_design_psr_416mhz_0_synth_1
INFO: [OCL_UTIL] internal step: launched run vitis_design_psr_625mhz_0_synth_1
INFO: [OCL_UTIL] internal step: launched run vitis_design_icn_ctrl_1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run vitis_design_icn_ctrl_2_0_synth_1
INFO: [OCL_UTIL] internal step: launched run vitis_design_dummy_slave_0_0_synth_1
INFO: [OCL_UTIL] internal step: launched run vitis_design_dummy_slave_1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run vitis_design_dummy_slave_2_0_synth_1
INFO: [OCL_UTIL] internal step: launched run vitis_design_dummy_slave_3_0_synth_1
INFO: [OCL_UTIL] internal step: launched run vitis_design_icn_ctrl_3_0_synth_1
INFO: [OCL_UTIL] internal step: launched run vitis_design_icn_ctrl_4_0_synth_1
INFO: [OCL_UTIL] internal step: launched run vitis_design_icn_ctrl_5_0_synth_1
INFO: [OCL_UTIL] internal step: launched run vitis_design_mac_1_0_synth_1
[17:55:17] Run vpl: Step synth: Completed
[17:55:17] Run vpl: Step impl: Started
INFO: [OCL_UTIL] current step: vpl.impl
INFO: [OCL_UTIL] internal step: launch_runs impl_1 -to_step write_bitstream -jobs 8  
[Mon Jun  3 17:55:17 2024] Launched impl_1...
Run output will be captured here: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/impl_1/runme.log
[Mon Jun  3 17:55:17 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log vitis_design_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source vitis_design_wrapper.tcl -notrace


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source vitis_design_wrapper.tcl -notrace
INFO: Dispatch client connection id - 46641
source /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/scripts/impl_1/_full_init_pre.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/xo/ip_repo/xilinx_com_hls_mac_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2023.1/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
Command: link_design -top vitis_design_wrapper -part xcvc1902-vsva2197-2MP-e-S
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcvc1902-vsva2197-2MP-e-S
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_axi_intc_cascaded_1_0/vitis_design_axi_intc_cascaded_1_0.dcp' for cell 'vitis_design_i/axi_intc_cascaded_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_axi_intc_parent_0/vitis_design_axi_intc_parent_0.dcp' for cell 'vitis_design_i/axi_intc_parent'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/vitis_design_cips_noc_0.dcp' for cell 'vitis_design_i/cips_noc'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0.dcp' for cell 'vitis_design_i/clk_wizard_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dummy_slave_0_0/vitis_design_dummy_slave_0_0.dcp' for cell 'vitis_design_i/dummy_slave_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dummy_slave_1_0/vitis_design_dummy_slave_1_0.dcp' for cell 'vitis_design_i/dummy_slave_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dummy_slave_2_0/vitis_design_dummy_slave_2_0.dcp' for cell 'vitis_design_i/dummy_slave_2'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dummy_slave_3_0/vitis_design_dummy_slave_3_0.dcp' for cell 'vitis_design_i/dummy_slave_3'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_1_0/vitis_design_icn_ctrl_1_0.dcp' for cell 'vitis_design_i/icn_ctrl_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_2_0/vitis_design_icn_ctrl_2_0.dcp' for cell 'vitis_design_i/icn_ctrl_2'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_3_0/vitis_design_icn_ctrl_3_0.dcp' for cell 'vitis_design_i/icn_ctrl_3'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_4_0/vitis_design_icn_ctrl_4_0.dcp' for cell 'vitis_design_i/icn_ctrl_4'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_5_0/vitis_design_icn_ctrl_5_0.dcp' for cell 'vitis_design_i/icn_ctrl_5'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_mac_1_0/vitis_design_mac_1_0.dcp' for cell 'vitis_design_i/mac_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0.dcp' for cell 'vitis_design_i/noc_ddr4'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0.dcp' for cell 'vitis_design_i/noc_lpddr4'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_104mhz_0/vitis_design_psr_104mhz_0.dcp' for cell 'vitis_design_i/psr_104mhz'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_156mhz_0/vitis_design_psr_156mhz_0.dcp' for cell 'vitis_design_i/psr_156mhz'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_208mhz_0/vitis_design_psr_208mhz_0.dcp' for cell 'vitis_design_i/psr_208mhz'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_312mhz_0/vitis_design_psr_312mhz_0.dcp' for cell 'vitis_design_i/psr_312mhz'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_416mhz_0/vitis_design_psr_416mhz_0.dcp' for cell 'vitis_design_i/psr_416mhz'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_625mhz_0/vitis_design_psr_625mhz_0.dcp' for cell 'vitis_design_i/psr_625mhz'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_78mhz_0/vitis_design_psr_78mhz_0.dcp' for cell 'vitis_design_i/psr_78mhz'
Netlist sorting complete. Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3194.812 ; gain = 4.000 ; free physical = 38988 ; free virtual = 125058
INFO: [Netlist 29-17] Analyzing 722 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Chipscope 16-579] Latest version is versal_cips_v3_3 for versal_cips_v3_2
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvc1902.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading NOC Solution File '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/synth_1/vitis_design_wrapper/vitis_design_wrapper.ncr'
Reading AI Engine Project File '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/vitis_design.aieprj' for cell 'vitis_design_i'
Reading Logical Architecture File '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/vitis_design/aiearchive/vivado/logical_arch_aie.larch' for cell 'vitis_design_i/ai_engine_0'
Reading Traffic File '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/nsln/vitis_design.nts' for cell 'vitis_design_i'
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 13 insts (0 INI), 24 paths (0 INI). After Merge: 13 insts (0 INI), 24 paths (0 INI). Noc Frequency: 1000 0 error slaves
Reading NOC Solution File '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/nsln/vitis_design.ncr' for cell 'vitis_design_i'
INFO: [Constraints 18-5243] Reading ELF File '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_2/ip_0/bd_90d1_MC0_ddrc_0_phy_ddrmc.elf' for cell 'vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main'
INFO: [Constraints 18-5243] Reading ELF File '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/bd_0/ip/ip_0/ip_0/bd_28ba_MC1_ddrc_0_phy_ddrmc.elf' for cell 'vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main'
INFO: [Constraints 18-5243] Reading ELF File '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/bd_0/ip/ip_1/ip_0/bd_28ba_MC0_ddrc_0_phy_ddrmc.elf' for cell 'vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_1_0/bd_0/ip/ip_1/bd_931e_psr0_0.xdc] for cell 'vitis_design_i/icn_ctrl_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_1_0/bd_0/ip/ip_1/bd_931e_psr0_0.xdc] for cell 'vitis_design_i/icn_ctrl_1/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_156mhz_0/vitis_design_psr_156mhz_0_board.xdc] for cell 'vitis_design_i/psr_156mhz/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_156mhz_0/vitis_design_psr_156mhz_0_board.xdc] for cell 'vitis_design_i/psr_156mhz/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_156mhz_0/vitis_design_psr_156mhz_0.xdc] for cell 'vitis_design_i/psr_156mhz/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_156mhz_0/vitis_design_psr_156mhz_0.xdc] for cell 'vitis_design_i/psr_156mhz/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_312mhz_0/vitis_design_psr_312mhz_0_board.xdc] for cell 'vitis_design_i/psr_312mhz/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_312mhz_0/vitis_design_psr_312mhz_0_board.xdc] for cell 'vitis_design_i/psr_312mhz/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_312mhz_0/vitis_design_psr_312mhz_0.xdc] for cell 'vitis_design_i/psr_312mhz/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_312mhz_0/vitis_design_psr_312mhz_0.xdc] for cell 'vitis_design_i/psr_312mhz/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_78mhz_0/vitis_design_psr_78mhz_0_board.xdc] for cell 'vitis_design_i/psr_78mhz/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_78mhz_0/vitis_design_psr_78mhz_0_board.xdc] for cell 'vitis_design_i/psr_78mhz/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_78mhz_0/vitis_design_psr_78mhz_0.xdc] for cell 'vitis_design_i/psr_78mhz/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_78mhz_0/vitis_design_psr_78mhz_0.xdc] for cell 'vitis_design_i/psr_78mhz/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_208mhz_0/vitis_design_psr_208mhz_0_board.xdc] for cell 'vitis_design_i/psr_208mhz/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_208mhz_0/vitis_design_psr_208mhz_0_board.xdc] for cell 'vitis_design_i/psr_208mhz/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_208mhz_0/vitis_design_psr_208mhz_0.xdc] for cell 'vitis_design_i/psr_208mhz/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_208mhz_0/vitis_design_psr_208mhz_0.xdc] for cell 'vitis_design_i/psr_208mhz/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_416mhz_0/vitis_design_psr_416mhz_0_board.xdc] for cell 'vitis_design_i/psr_416mhz/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_416mhz_0/vitis_design_psr_416mhz_0_board.xdc] for cell 'vitis_design_i/psr_416mhz/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_416mhz_0/vitis_design_psr_416mhz_0.xdc] for cell 'vitis_design_i/psr_416mhz/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_416mhz_0/vitis_design_psr_416mhz_0.xdc] for cell 'vitis_design_i/psr_416mhz/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_625mhz_0/vitis_design_psr_625mhz_0_board.xdc] for cell 'vitis_design_i/psr_625mhz/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_625mhz_0/vitis_design_psr_625mhz_0_board.xdc] for cell 'vitis_design_i/psr_625mhz/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_625mhz_0/vitis_design_psr_625mhz_0.xdc] for cell 'vitis_design_i/psr_625mhz/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_625mhz_0/vitis_design_psr_625mhz_0.xdc] for cell 'vitis_design_i/psr_625mhz/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_1_0/bd_0/ip/ip_1/bd_931e_psr0_0_board.xdc] for cell 'vitis_design_i/icn_ctrl_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_1_0/bd_0/ip/ip_1/bd_931e_psr0_0_board.xdc] for cell 'vitis_design_i/icn_ctrl_1/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_104mhz_0/vitis_design_psr_104mhz_0.xdc] for cell 'vitis_design_i/psr_104mhz/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_104mhz_0/vitis_design_psr_104mhz_0.xdc] for cell 'vitis_design_i/psr_104mhz/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_1_0/bd_0/ip/ip_2/bd_931e_psr_aclk_0_board.xdc] for cell 'vitis_design_i/icn_ctrl_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_1_0/bd_0/ip/ip_2/bd_931e_psr_aclk_0_board.xdc] for cell 'vitis_design_i/icn_ctrl_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_1_0/bd_0/ip/ip_2/bd_931e_psr_aclk_0.xdc] for cell 'vitis_design_i/icn_ctrl_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_1_0/bd_0/ip/ip_2/bd_931e_psr_aclk_0.xdc] for cell 'vitis_design_i/icn_ctrl_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_1_0/bd_0/ip/ip_3/bd_931e_psr_aclk2_0_board.xdc] for cell 'vitis_design_i/icn_ctrl_1/inst/clk_map/psr_aclk2/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_1_0/bd_0/ip/ip_3/bd_931e_psr_aclk2_0_board.xdc] for cell 'vitis_design_i/icn_ctrl_1/inst/clk_map/psr_aclk2/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_1_0/bd_0/ip/ip_3/bd_931e_psr_aclk2_0.xdc] for cell 'vitis_design_i/icn_ctrl_1/inst/clk_map/psr_aclk2/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_1_0/bd_0/ip/ip_3/bd_931e_psr_aclk2_0.xdc] for cell 'vitis_design_i/icn_ctrl_1/inst/clk_map/psr_aclk2/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_2_0/bd_0/ip/ip_1/bd_93ee_psr_aclk_0_board.xdc] for cell 'vitis_design_i/icn_ctrl_2/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_2_0/bd_0/ip/ip_1/bd_93ee_psr_aclk_0_board.xdc] for cell 'vitis_design_i/icn_ctrl_2/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_2_0/bd_0/ip/ip_1/bd_93ee_psr_aclk_0.xdc] for cell 'vitis_design_i/icn_ctrl_2/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_2_0/bd_0/ip/ip_1/bd_93ee_psr_aclk_0.xdc] for cell 'vitis_design_i/icn_ctrl_2/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_3_0/bd_0/ip/ip_1/bd_53bf_psr_aclk_0_board.xdc] for cell 'vitis_design_i/icn_ctrl_3/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_3_0/bd_0/ip/ip_1/bd_53bf_psr_aclk_0_board.xdc] for cell 'vitis_design_i/icn_ctrl_3/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_3_0/bd_0/ip/ip_1/bd_53bf_psr_aclk_0.xdc] for cell 'vitis_design_i/icn_ctrl_3/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_3_0/bd_0/ip/ip_1/bd_53bf_psr_aclk_0.xdc] for cell 'vitis_design_i/icn_ctrl_3/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_4_0/bd_0/ip/ip_1/bd_920e_psr_aclk_0_board.xdc] for cell 'vitis_design_i/icn_ctrl_4/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_4_0/bd_0/ip/ip_1/bd_920e_psr_aclk_0_board.xdc] for cell 'vitis_design_i/icn_ctrl_4/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_4_0/bd_0/ip/ip_1/bd_920e_psr_aclk_0.xdc] for cell 'vitis_design_i/icn_ctrl_4/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_4_0/bd_0/ip/ip_1/bd_920e_psr_aclk_0.xdc] for cell 'vitis_design_i/icn_ctrl_4/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_5_0/bd_0/ip/ip_1/bd_525f_psr_aclk_0_board.xdc] for cell 'vitis_design_i/icn_ctrl_5/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_5_0/bd_0/ip/ip_1/bd_525f_psr_aclk_0_board.xdc] for cell 'vitis_design_i/icn_ctrl_5/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_5_0/bd_0/ip/ip_1/bd_525f_psr_aclk_0.xdc] for cell 'vitis_design_i/icn_ctrl_5/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_5_0/bd_0/ip/ip_1/bd_525f_psr_aclk_0.xdc] for cell 'vitis_design_i/icn_ctrl_5/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_0/xdc/bd_90d1_S00_AXI_nmu_0.xdc] for cell 'vitis_design_i/noc_ddr4/inst/S00_AXI_nmu/bd_90d1_S00_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_0/xdc/bd_90d1_S00_AXI_nmu_0.xdc] for cell 'vitis_design_i/noc_ddr4/inst/S00_AXI_nmu/bd_90d1_S00_AXI_nmu_0_top_INST'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/pspmc_v1_3/constraints/usr_constraints.xdc] for cell 'vitis_design_i/CIPS_0/inst/pspmc_0/inst'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/pspmc_v1_3/constraints/usr_constraints.xdc] for cell 'vitis_design_i/CIPS_0/inst/pspmc_0/inst'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_0/xdc/bd_27ec_S07_AXI_nmu_0.xdc] for cell 'vitis_design_i/cips_noc/inst/S07_AXI_nmu/bd_27ec_S07_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_0/xdc/bd_27ec_S07_AXI_nmu_0.xdc] for cell 'vitis_design_i/cips_noc/inst/S07_AXI_nmu/bd_27ec_S07_AXI_nmu_0_top_INST'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_2/xdc/bd_27ec_S04_AXI_nmu_0.xdc] for cell 'vitis_design_i/cips_noc/inst/S04_AXI_nmu/bd_27ec_S04_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_2/xdc/bd_27ec_S04_AXI_nmu_0.xdc] for cell 'vitis_design_i/cips_noc/inst/S04_AXI_nmu/bd_27ec_S04_AXI_nmu_0_top_INST'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_3/xdc/bd_27ec_S03_AXI_nmu_0.xdc] for cell 'vitis_design_i/cips_noc/inst/S03_AXI_nmu/bd_27ec_S03_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_3/xdc/bd_27ec_S03_AXI_nmu_0.xdc] for cell 'vitis_design_i/cips_noc/inst/S03_AXI_nmu/bd_27ec_S03_AXI_nmu_0_top_INST'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_4/xdc/bd_27ec_S06_AXI_rpu_0.xdc] for cell 'vitis_design_i/cips_noc/inst/S06_AXI_rpu/bd_27ec_S06_AXI_rpu_0_top_INST'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_4/xdc/bd_27ec_S06_AXI_rpu_0.xdc] for cell 'vitis_design_i/cips_noc/inst/S06_AXI_rpu/bd_27ec_S06_AXI_rpu_0_top_INST'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_5/xdc/bd_27ec_S02_AXI_nmu_0.xdc] for cell 'vitis_design_i/cips_noc/inst/S02_AXI_nmu/bd_27ec_S02_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_5/xdc/bd_27ec_S02_AXI_nmu_0.xdc] for cell 'vitis_design_i/cips_noc/inst/S02_AXI_nmu/bd_27ec_S02_AXI_nmu_0_top_INST'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_6/xdc/bd_27ec_S05_AXI_nmu_0.xdc] for cell 'vitis_design_i/cips_noc/inst/S05_AXI_nmu/bd_27ec_S05_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_6/xdc/bd_27ec_S05_AXI_nmu_0.xdc] for cell 'vitis_design_i/cips_noc/inst/S05_AXI_nmu/bd_27ec_S05_AXI_nmu_0_top_INST'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_7/xdc/bd_27ec_S01_AXI_nmu_0.xdc] for cell 'vitis_design_i/cips_noc/inst/S01_AXI_nmu/bd_27ec_S01_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_7/xdc/bd_27ec_S01_AXI_nmu_0.xdc] for cell 'vitis_design_i/cips_noc/inst/S01_AXI_nmu/bd_27ec_S01_AXI_nmu_0_top_INST'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_8/xdc/bd_27ec_S00_AXI_nmu_0.xdc] for cell 'vitis_design_i/cips_noc/inst/S00_AXI_nmu/bd_27ec_S00_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_8/xdc/bd_27ec_S00_AXI_nmu_0.xdc] for cell 'vitis_design_i/cips_noc/inst/S00_AXI_nmu/bd_27ec_S00_AXI_nmu_0_top_INST'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_9/xdc/bd_27ec_M00_AXI_nsu_0.xdc] for cell 'vitis_design_i/cips_noc/inst/M00_AXI_nsu/bd_27ec_M00_AXI_nsu_0_top_INST'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_9/xdc/bd_27ec_M00_AXI_nsu_0.xdc] for cell 'vitis_design_i/cips_noc/inst/M00_AXI_nsu/bd_27ec_M00_AXI_nsu_0_top_INST'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/vitis_design_cips_noc_0_board.xdc] for cell 'vitis_design_i/cips_noc/inst'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/vitis_design_cips_noc_0_board.xdc] for cell 'vitis_design_i/cips_noc/inst'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/vitis_design_cips_noc_0.xdc] for cell 'vitis_design_i/cips_noc/inst'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/vitis_design_cips_noc_0.xdc] for cell 'vitis_design_i/cips_noc/inst'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/bd_57a1_pspmc_0_0.xdc] for cell 'vitis_design_i/CIPS_0/inst/pspmc_0/inst'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/bd_57a1_pspmc_0_0.xdc] for cell 'vitis_design_i/CIPS_0/inst/pspmc_0/inst'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_2/hdl/par/bd_90d1_MC0_ddrc_0_ip.xdc] for cell 'vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_2/hdl/par/bd_90d1_MC0_ddrc_0_ip.xdc] for cell 'vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_board.xdc] for cell 'vitis_design_i/noc_ddr4/inst'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_board.xdc] for cell 'vitis_design_i/noc_ddr4/inst'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0.xdc] for cell 'vitis_design_i/noc_ddr4/inst'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0.xdc] for cell 'vitis_design_i/noc_ddr4/inst'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/bd_0/ip/ip_0/hdl/par/bd_28ba_MC1_ddrc_0_ip.xdc] for cell 'vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/bd_0/ip/ip_0/hdl/par/bd_28ba_MC1_ddrc_0_ip.xdc] for cell 'vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/bd_0/ip/ip_1/hdl/par/bd_28ba_MC0_ddrc_0_ip.xdc] for cell 'vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/bd_0/ip/ip_1/hdl/par/bd_28ba_MC0_ddrc_0_ip.xdc] for cell 'vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_board.xdc] for cell 'vitis_design_i/noc_lpddr4/inst'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_board.xdc] for cell 'vitis_design_i/noc_lpddr4/inst'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0.xdc] for cell 'vitis_design_i/noc_lpddr4/inst'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0.xdc] for cell 'vitis_design_i/noc_lpddr4/inst'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_axi_intc_cascaded_1_0/vitis_design_axi_intc_cascaded_1_0.xdc] for cell 'vitis_design_i/axi_intc_cascaded_1/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_axi_intc_cascaded_1_0/vitis_design_axi_intc_cascaded_1_0.xdc] for cell 'vitis_design_i/axi_intc_cascaded_1/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_axi_intc_parent_0/vitis_design_axi_intc_parent_0.xdc] for cell 'vitis_design_i/axi_intc_parent/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_axi_intc_parent_0/vitis_design_axi_intc_parent_0.xdc] for cell 'vitis_design_i/axi_intc_parent/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_board.xdc] for cell 'vitis_design_i/clk_wizard_0/inst'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_board.xdc] for cell 'vitis_design_i/clk_wizard_0/inst'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0.xdc] for cell 'vitis_design_i/clk_wizard_0/inst'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0.xdc] for cell 'vitis_design_i/clk_wizard_0/inst'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_104mhz_0/vitis_design_psr_104mhz_0_board.xdc] for cell 'vitis_design_i/psr_104mhz/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_104mhz_0/vitis_design_psr_104mhz_0_board.xdc] for cell 'vitis_design_i/psr_104mhz/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_axi_intc_cascaded_1_0/vitis_design_axi_intc_cascaded_1_0_clocks.xdc] for cell 'vitis_design_i/axi_intc_cascaded_1/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_axi_intc_cascaded_1_0/vitis_design_axi_intc_cascaded_1_0_clocks.xdc] for cell 'vitis_design_i/axi_intc_cascaded_1/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_axi_intc_parent_0/vitis_design_axi_intc_parent_0_clocks.xdc] for cell 'vitis_design_i/axi_intc_parent/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_axi_intc_parent_0/vitis_design_axi_intc_parent_0_clocks.xdc] for cell 'vitis_design_i/axi_intc_parent/U0'
INFO: [Project 1-1714] 177 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4934.656 ; gain = 0.000 ; free physical = 37356 ; free virtual = 123505
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 701 instances were transformed.
  DSPFP32 => DSPFP32 (DSP_FPA_CREG, DSP_FPA_OPM_REG, DSP_FPM_PIPEREG, DSP_FPM_STAGE0, DSP_FPM_STAGE1, DSP_FP_ADDER, DSP_FP_INMUX, DSP_FP_INREG, DSP_FP_OUTPUT, DSP_FP_SRCMX_OPTINV): 1 instance 
  LUT6CY => LUT6CY (LUTCY1, LUTCY2): 696 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 4 instances

43 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 4934.656 ; gain = 2716.070 ; free physical = 37356 ; free virtual = 123505
source /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/scripts/impl_1/_full_init_post.tcl
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/output/_user_impl_clk.xdc]
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/output/_user_impl_clk.xdc]
source /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/scripts/impl_1/_full_opt_pre.tcl
Post-synthesis utilization DRC check...
available resources:
   luts      : -1
   registers : -1
   brams     : -1
   dsps      : -1
required resources:
   luts      : 2337
   registers : 2666
   brams     : 1
   dsps      : 0
WARNING: There is no resource utilization data in hardware platform, utilization DRC is skipped
INFO: System Diagram: Run step: synthed

Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvc1902'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.41 . Memory (MB): peak = 4998.688 ; gain = 64.031 ; free physical = 37445 ; free virtual = 123607

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 149b84167

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 4998.688 ; gain = 0.000 ; free physical = 37437 ; free virtual = 123598

Starting Logic Optimization Task

Phase 1 Generate And Synthesize MIG/Advanced IO Wizard Cores
INFO: [IP_Flow 19-5647] Added synthesis output to IP cache for IP bd_28ba_MC1_ddrc_0_phy, cache-ID = 0b8f745160c5b9ee
INFO: [IP_Flow 19-5647] Added synthesis output to IP cache for IP bd_28ba_MC0_ddrc_0_phy, cache-ID = 5443bcf95972565e
INFO: [IP_Flow 19-5647] Added synthesis output to IP cache for IP bd_90d1_MC0_ddrc_0_phy, cache-ID = 82a63e2eb6071b4d
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5070.422 ; gain = 0.000 ; free physical = 37190 ; free virtual = 123363
Phase 1 Generate And Synthesize MIG/Advanced IO Wizard Cores | Checksum: 137b6c3fc

Time (s): cpu = 00:01:40 ; elapsed = 00:01:42 . Memory (MB): peak = 5070.422 ; gain = 71.734 ; free physical = 37190 ; free virtual = 123363
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Phase 2 Retarget
INFO: [Opt 31-1566] Pulled 11 inverters resulting in an inversion of 99 pins
INFO: [Opt 31-138] Pushed 223 inverter(s) to 807 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1bac817b1

Time (s): cpu = 00:01:42 ; elapsed = 00:01:43 . Memory (MB): peak = 5127.422 ; gain = 128.734 ; free physical = 37167 ; free virtual = 123340
INFO: [Opt 31-389] Phase Retarget created 92 cells and removed 331 cells
INFO: [Opt 31-1021] In phase Retarget, 255 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 8 inverter(s) to 128 load pin(s).
Phase 3 Constant propagation | Checksum: 227ce5ddb

Time (s): cpu = 00:01:42 ; elapsed = 00:01:43 . Memory (MB): peak = 5127.422 ; gain = 128.734 ; free physical = 37166 ; free virtual = 123339
INFO: [Opt 31-389] Phase Constant propagation created 239 cells and removed 811 cells
INFO: [Opt 31-1021] In phase Constant propagation, 574 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
INFO: [Opt 31-120] Instance vitis_design_i/icn_ctrl_5/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler (vitis_design_icn_ctrl_5_0_sc_node_v1_0_14_mi_handler) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance vitis_design_i/icn_ctrl_4/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler (vitis_design_icn_ctrl_4_0_sc_node_v1_0_14_mi_handler) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance vitis_design_i/icn_ctrl_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler (vitis_design_icn_ctrl_3_0_sc_node_v1_0_14_mi_handler) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance vitis_design_i/icn_ctrl_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler (vitis_design_icn_ctrl_2_0_sc_node_v1_0_14_mi_handler) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
Phase 4 Sweep | Checksum: 1a5325b98

Time (s): cpu = 00:01:44 ; elapsed = 00:01:45 . Memory (MB): peak = 5127.422 ; gain = 128.734 ; free physical = 37160 ; free virtual = 123333
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3169 cells
INFO: [Opt 31-1021] In phase Sweep, 1067 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-274] Optimized connectivity to 1 cascaded buffer cells
Phase 5 BUFG optimization | Checksum: 22140c34b

Time (s): cpu = 00:01:46 ; elapsed = 00:01:47 . Memory (MB): peak = 5127.422 ; gain = 128.734 ; free physical = 37159 ; free virtual = 123331
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 1 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 1de1aae3c

Time (s): cpu = 00:01:46 ; elapsed = 00:01:47 . Memory (MB): peak = 5127.422 ; gain = 128.734 ; free physical = 37159 ; free virtual = 123331
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 2516fc065

Time (s): cpu = 00:01:46 ; elapsed = 00:01:47 . Memory (MB): peak = 5127.422 ; gain = 128.734 ; free physical = 37157 ; free virtual = 123330
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 343 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              92  |             331  |                                            255  |
|  Constant propagation         |             239  |             811  |                                            574  |
|  Sweep                        |               0  |            3169  |                                           1067  |
|  BUFG optimization            |               0  |               1  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            343  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5127.422 ; gain = 0.000 ; free physical = 37157 ; free virtual = 123329
Ending Logic Optimization Task | Checksum: 21f661830

Time (s): cpu = 00:01:48 ; elapsed = 00:01:49 . Memory (MB): peak = 5127.422 ; gain = 128.734 ; free physical = 37157 ; free virtual = 123329

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 21f661830

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5127.422 ; gain = 0.000 ; free physical = 37157 ; free virtual = 123329

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5127.422 ; gain = 0.000 ; free physical = 37157 ; free virtual = 123329
Ending Netlist Obfuscation Task | Checksum: 21f661830

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5127.422 ; gain = 0.000 ; free physical = 37157 ; free virtual = 123329
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:53 ; elapsed = 00:01:52 . Memory (MB): peak = 5127.422 ; gain = 192.766 ; free physical = 37157 ; free virtual = 123329
source /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/scripts/impl_1/_full_opt_post.tcl
source /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/scripts/impl_1/_full_place_pre.tcl
CRITICAL WARNING: [Vivado 12-4430] You are lowering the severity from an ERROR. This can potentially lead to board damage or other functionality issues on hardware. If this is not desired, please run 'reset_property SEVERITY [get_drc_checks HDPR-5]' to undo this change.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5181.250 ; gain = 0.000 ; free physical = 37145 ; free virtual = 123319
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15afc7efa

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5181.250 ; gain = 0.000 ; free physical = 37145 ; free virtual = 123319
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5181.250 ; gain = 0.000 ; free physical = 37145 ; free virtual = 123319

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: abe6475f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 5784.188 ; gain = 602.938 ; free physical = 36474 ; free virtual = 122684

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: df3eec7b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 6005.379 ; gain = 824.129 ; free physical = 36295 ; free virtual = 122507

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: df3eec7b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 6005.379 ; gain = 824.129 ; free physical = 36295 ; free virtual = 122507
Phase 1 Placer Initialization | Checksum: df3eec7b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 6005.379 ; gain = 824.129 ; free physical = 36292 ; free virtual = 122505

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: ff988d8d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 6021.387 ; gain = 840.137 ; free physical = 36259 ; free virtual = 122473

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3165] Check ILP status: ILP-based clock placer completed successfully 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6021.387 ; gain = 0.000 ; free physical = 36257 ; free virtual = 122471
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1996296b7

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 6021.387 ; gain = 840.137 ; free physical = 36263 ; free virtual = 122477

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1996296b7

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 6550.363 ; gain = 1369.113 ; free physical = 35243 ; free virtual = 121878

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 110ceb488

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 6582.379 ; gain = 1401.129 ; free physical = 35242 ; free virtual = 121878

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 110ceb488

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 6582.379 ; gain = 1401.129 ; free physical = 35242 ; free virtual = 121878
Phase 2.1.1 Partition Driven Placement | Checksum: 110ceb488

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 6582.379 ; gain = 1401.129 ; free physical = 35242 ; free virtual = 121878
Generating placement and routing for NoC components
NoC TrafficSpec | Checksum: 7a7fdf55
NoC Constraints | Checksum: b463ebc2
NoC Incremental Solution | Checksum: b0c9e48f
INFO: [Ipconfig 75-92] Running NOC Placement
INFO: [Ipconfig 75-122] Detailed placement phase
INFO: [Ipconfig 75-133] Running NOC Routing
NoC Compiler Finished Successfully
NoC Solution | Checksum: 3a5196fa
Phase 2.1 Floorplanning | Checksum: 17cd79f47

Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 6582.379 ; gain = 1401.129 ; free physical = 35245 ; free virtual = 121880

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: a9845781

Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 6582.379 ; gain = 1401.129 ; free physical = 35245 ; free virtual = 121880

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: a9845781

Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 6582.379 ; gain = 1401.129 ; free physical = 35245 ; free virtual = 121880

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: b53bc5fd

Time (s): cpu = 00:01:11 ; elapsed = 00:00:34 . Memory (MB): peak = 6750.391 ; gain = 1569.141 ; free physical = 35123 ; free virtual = 121759

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 265 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 122 nets or LUTs. Breaked 0 LUT, combined 122 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 6 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 6 nets.  Re-placed 12 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 12 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 6750.391 ; gain = 0.000 ; free physical = 35121 ; free virtual = 121758
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net vitis_design_i/mac_1/inst/ap_rst_n_inv. Replicated 10 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 10 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 10 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6750.391 ; gain = 0.000 ; free physical = 35120 ; free virtual = 121758
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6750.391 ; gain = 0.000 ; free physical = 35120 ; free virtual = 121758
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6750.391 ; gain = 0.000 ; free physical = 35120 ; free virtual = 121758

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            122  |                   122  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     6  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |           10  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           10  |            122  |                   129  |           0  |          10  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1803b2d7f

Time (s): cpu = 00:01:13 ; elapsed = 00:00:35 . Memory (MB): peak = 6750.391 ; gain = 1569.141 ; free physical = 35119 ; free virtual = 121757
Phase 2.4 Global Placement Core | Checksum: f0ed26e2

Time (s): cpu = 00:01:23 ; elapsed = 00:00:37 . Memory (MB): peak = 6750.391 ; gain = 1569.141 ; free physical = 35116 ; free virtual = 121754
Phase 2 Global Placement | Checksum: 16e7fdd78

Time (s): cpu = 00:01:23 ; elapsed = 00:00:37 . Memory (MB): peak = 6750.391 ; gain = 1569.141 ; free physical = 35116 ; free virtual = 121754

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10bafcd74

Time (s): cpu = 00:01:33 ; elapsed = 00:00:40 . Memory (MB): peak = 6750.391 ; gain = 1569.141 ; free physical = 35120 ; free virtual = 121758

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 102c66317

Time (s): cpu = 00:01:34 ; elapsed = 00:00:40 . Memory (MB): peak = 6750.391 ; gain = 1569.141 ; free physical = 35119 ; free virtual = 121757

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 149a3ad33

Time (s): cpu = 00:01:45 ; elapsed = 00:00:43 . Memory (MB): peak = 6750.391 ; gain = 1569.141 ; free physical = 35104 ; free virtual = 121743

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 1612c86df

Time (s): cpu = 00:01:45 ; elapsed = 00:00:44 . Memory (MB): peak = 6750.391 ; gain = 1569.141 ; free physical = 35104 ; free virtual = 121742

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 12420e338

Time (s): cpu = 00:01:45 ; elapsed = 00:00:44 . Memory (MB): peak = 6750.391 ; gain = 1569.141 ; free physical = 35103 ; free virtual = 121742
Phase 3.3.3 Slice Area Swap | Checksum: 12420e338

Time (s): cpu = 00:01:45 ; elapsed = 00:00:44 . Memory (MB): peak = 6750.391 ; gain = 1569.141 ; free physical = 35103 ; free virtual = 121742
Phase 3.3 Small Shape DP | Checksum: 1c5445c5f

Time (s): cpu = 00:01:47 ; elapsed = 00:00:44 . Memory (MB): peak = 6750.391 ; gain = 1569.141 ; free physical = 35103 ; free virtual = 121742

Phase 3.4 Optimize BEL assignments
Phase 3.4 Optimize BEL assignments | Checksum: 1a6bc9d28

Time (s): cpu = 00:01:52 ; elapsed = 00:00:47 . Memory (MB): peak = 6750.391 ; gain = 1569.141 ; free physical = 35105 ; free virtual = 121744

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 176199a7a

Time (s): cpu = 00:01:52 ; elapsed = 00:00:47 . Memory (MB): peak = 6750.391 ; gain = 1569.141 ; free physical = 35105 ; free virtual = 121744

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 11b0495f6

Time (s): cpu = 00:01:55 ; elapsed = 00:00:47 . Memory (MB): peak = 6750.391 ; gain = 1569.141 ; free physical = 35099 ; free virtual = 121738
Phase 3 Detail Placement | Checksum: 11b0495f6

Time (s): cpu = 00:01:55 ; elapsed = 00:00:47 . Memory (MB): peak = 6750.391 ; gain = 1569.141 ; free physical = 35098 ; free virtual = 121737

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6754.363 ; gain = 0.000 ; free physical = 35064 ; free virtual = 121703

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2a9a3700f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.501 | TNS=-13.846 |
Phase 1 Physical Synthesis Initialization | Checksum: 2cfb4991a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 6754.363 ; gain = 0.000 ; free physical = 35053 ; free virtual = 121692
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 32f72a833

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 6754.363 ; gain = 0.000 ; free physical = 35053 ; free virtual = 121692
Phase 4.1.1.1 BUFG Insertion | Checksum: 2a9a3700f

Time (s): cpu = 00:02:10 ; elapsed = 00:00:54 . Memory (MB): peak = 6754.363 ; gain = 1573.113 ; free physical = 35053 ; free virtual = 121692

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 2a9a3700f

Time (s): cpu = 00:02:10 ; elapsed = 00:00:54 . Memory (MB): peak = 6754.363 ; gain = 1573.113 ; free physical = 35053 ; free virtual = 121692

Phase 4.1.1.3 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.328. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Post Placement Timing Optimization | Checksum: 11f5410b3

Time (s): cpu = 00:02:21 ; elapsed = 00:01:04 . Memory (MB): peak = 6754.363 ; gain = 1573.113 ; free physical = 35058 ; free virtual = 121697

Time (s): cpu = 00:02:21 ; elapsed = 00:01:04 . Memory (MB): peak = 6754.363 ; gain = 1573.113 ; free physical = 35058 ; free virtual = 121697
Phase 4.1 Post Commit Optimization | Checksum: 11f5410b3

Time (s): cpu = 00:02:21 ; elapsed = 00:01:04 . Memory (MB): peak = 6754.363 ; gain = 1573.113 ; free physical = 35058 ; free virtual = 121697
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6852.363 ; gain = 0.000 ; free physical = 34977 ; free virtual = 121616

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a2f184b1

Time (s): cpu = 00:02:31 ; elapsed = 00:01:08 . Memory (MB): peak = 6852.363 ; gain = 1671.113 ; free physical = 34977 ; free virtual = 121616

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1a2f184b1

Time (s): cpu = 00:02:31 ; elapsed = 00:01:08 . Memory (MB): peak = 6852.363 ; gain = 1671.113 ; free physical = 34977 ; free virtual = 121616
Phase 4.3 Placer Reporting | Checksum: 1a2f184b1

Time (s): cpu = 00:02:31 ; elapsed = 00:01:08 . Memory (MB): peak = 6852.363 ; gain = 1671.113 ; free physical = 34977 ; free virtual = 121616

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6852.363 ; gain = 0.000 ; free physical = 34977 ; free virtual = 121616

Time (s): cpu = 00:02:31 ; elapsed = 00:01:08 . Memory (MB): peak = 6852.363 ; gain = 1671.113 ; free physical = 34977 ; free virtual = 121616
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17b13f14b

Time (s): cpu = 00:02:31 ; elapsed = 00:01:08 . Memory (MB): peak = 6852.363 ; gain = 1671.113 ; free physical = 34977 ; free virtual = 121616
Ending Placer Task | Checksum: 16b042848

Time (s): cpu = 00:02:31 ; elapsed = 00:01:08 . Memory (MB): peak = 6852.363 ; gain = 1671.113 ; free physical = 34977 ; free virtual = 121616
INFO: [Common 17-83] Releasing license: Implementation
130 Infos, 7 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:39 ; elapsed = 00:01:14 . Memory (MB): peak = 6852.363 ; gain = 1724.941 ; free physical = 34977 ; free virtual = 121616
source /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/scripts/impl_1/_full_place_post.tcl
INFO: System Diagram: Run step: placed

Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvc1902'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 6852.363 ; gain = 0.000 ; free physical = 35086 ; free virtual = 121726
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 2.57s |  WALL: 0.78s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6852.363 ; gain = 0.000 ; free physical = 35086 ; free virtual = 121726

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.328 | TNS=-8.750 |
Phase 1 Physical Synthesis Initialization | Checksum: 1f900d764

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 6852.363 ; gain = 0.000 ; free physical = 35093 ; free virtual = 121733
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.328 | TNS=-8.750 |

Phase 2 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.328 | TNS=-8.750 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.327 | TNS=-8.681 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.318 | TNS=-8.601 |
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT.FPM_DATA<31>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1.FPM_INT<31>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.306 | TNS=-8.571 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/gmem_addr_1_read_reg_375[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.306 | TNS=-8.571 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.301 | TNS=-8.533 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.298 | TNS=-8.474 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.296 | TNS=-8.458 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/gmem_addr_1_read_reg_375[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.291 | TNS=-8.323 |
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/gmem_addr_1_read_reg_375[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG.U_DATA<41>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0.U<41>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX.B_MAN_DATA<10>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG.B_DATA<10>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.288 | TNS=-8.282 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/gmem_addr_1_read_reg_375[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.287 | TNS=-8.276 |
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/FPA_OUT[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER.FPA_INT<27>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.284 | TNS=-8.190 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.283 | TNS=-8.112 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.281 | TNS=-8.080 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.275 | TNS=-7.954 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.274 | TNS=-7.874 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.273 | TNS=-7.849 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.264 | TNS=-7.755 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.263 | TNS=-7.672 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.263 | TNS=-7.579 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.263 | TNS=-7.525 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.261 | TNS=-7.440 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.260 | TNS=-7.369 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.260 | TNS=-7.353 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.259 | TNS=-7.309 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.258 | TNS=-7.229 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.258 | TNS=-7.207 |
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT.FPM_DATA<31>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1.FPM_INT<31>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.256 | TNS=-7.165 |
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/gmem_addr_1_read_reg_375[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG.U_DATA<41>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0.U<41>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX.B_MAN_DATA<10>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG.B_DATA<10>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.256 | TNS=-7.148 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.253 | TNS=-6.932 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.252 | TNS=-6.854 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.251 | TNS=-6.780 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.251 | TNS=-6.719 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.249 | TNS=-6.332 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.245 | TNS=-6.161 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.245 | TNS=-6.161 |
Phase 2 Critical Path Optimization | Checksum: 206e1d68a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 6852.363 ; gain = 0.000 ; free physical = 35093 ; free virtual = 121733

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.245 | TNS=-6.161 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.244 | TNS=-6.159 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.243 | TNS=-6.116 |
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT.FPM_DATA<31>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1.FPM_INT<31>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.241 | TNS=-6.074 |
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/gmem_addr_1_read_reg_375[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG.U_DATA<41>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0.U<41>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX.B_MAN_DATA<10>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG.B_DATA<10>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.239 | TNS=-5.974 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.239 | TNS=-5.632 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.236 | TNS=-5.461 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.234 | TNS=-5.357 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.216 | TNS=-5.267 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/gmem_addr_1_read_reg_375[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.213 | TNS=-5.240 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.210 | TNS=-5.183 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.208 | TNS=-5.054 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.206 | TNS=-4.427 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.201 | TNS=-4.343 |
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/FPA_OUT[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER.FPA_INT<1>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.198 | TNS=-4.286 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.189 | TNS=-4.229 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/gmem_addr_1_read_reg_375[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.188 | TNS=-4.220 |
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG.U_DATA<40>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0.U<40>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/add_reg_385[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/gmem_addr_1_read_reg_375[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.188 | TNS=-4.220 |
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/FPA_OUT[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER.FPA_INT<28>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/gmem_addr_1_read_reg_375[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.186 | TNS=-4.202 |
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/gmem_addr_1_read_reg_375[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX.B_MAN_DATA<9>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG.B_DATA<9>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/add_reg_385[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/gmem_addr_1_read_reg_375[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/FPA_OUT[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER.FPA_INT<28>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT.FPM_DATA<31>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1.FPM_INT<31>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG.U_DATA<41>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0.U<41>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX.B_MAN_DATA<9>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG.B_DATA<9>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.186 | TNS=-4.202 |
Phase 3 Critical Path Optimization | Checksum: 206e1d68a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 6852.363 ; gain = 0.000 ; free physical = 35090 ; free virtual = 121730
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6852.363 ; gain = 0.000 ; free physical = 35090 ; free virtual = 121730
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.186 | TNS=-4.202 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.142  |          4.548  |            0  |              0  |                    52  |           0  |           2  |  00:00:02  |
|  Total          |          0.142  |          4.548  |            0  |              0  |                    52  |           0  |           2  |  00:00:02  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 6876.375 ; gain = 0.000 ; free physical = 35090 ; free virtual = 121730
Ending Physical Synthesis Task | Checksum: 2a2c05afe

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 6876.375 ; gain = 24.012 ; free physical = 35090 ; free virtual = 121730
INFO: [Common 17-83] Releasing license: Implementation
288 Infos, 7 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 6876.375 ; gain = 24.012 ; free physical = 35090 ; free virtual = 121730
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvc1902'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 7ef61050 ConstDB: 0 ShapeSum: 66432d46 RouteDB: c951cec7
INFO: [DRC 23-27] Running DRC with 8 threads
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 6884.379 ; gain = 0.000 ; free physical = 35067 ; free virtual = 121722
Post Restoration Checksum: NetGraph: f34f1dd7 | NumContArr: 61bbfd96 | Constraints: 7e4068ef | Timing: 0
Phase 1 Build RT Design | Checksum: 1d34b845c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 6884.379 ; gain = 0.000 ; free physical = 35067 ; free virtual = 121723

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1d34b845c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 6884.379 ; gain = 0.000 ; free physical = 35067 ; free virtual = 121724

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1d34b845c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 6884.379 ; gain = 0.000 ; free physical = 35067 ; free virtual = 121724

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1af314369

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 6992.402 ; gain = 108.023 ; free physical = 34954 ; free virtual = 121611

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2008b15c4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 6992.402 ; gain = 108.023 ; free physical = 34946 ; free virtual = 121603
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.189 | TNS=-4.367 | WHS=0.036  | THS=0.000  |


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1692e1119

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 6992.402 ; gain = 108.023 ; free physical = 34946 ; free virtual = 121603
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.189 | TNS=-4.367 | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1f8f170fa

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 6992.402 ; gain = 108.023 ; free physical = 34952 ; free virtual = 121609

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 18039
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 13446
  Number of Partially Routed Nets     = 4593
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1cb2b0455

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 7032.402 ; gain = 148.023 ; free physical = 34918 ; free virtual = 121575

Phase 3 Initial Routing

Phase 3.1 Global Routing

Phase 3.1.1 SLL Assignment
Phase 3.1.1 SLL Assignment | Checksum: 1cb2b0455

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 7032.402 ; gain = 148.023 ; free physical = 34918 ; free virtual = 121575
Phase 3.1 Global Routing | Checksum: 1cb2b0455

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 7032.402 ; gain = 148.023 ; free physical = 34918 ; free virtual = 121575
Phase 3 Initial Routing | Checksum: 13ef83b96

Time (s): cpu = 00:00:31 ; elapsed = 00:00:16 . Memory (MB): peak = 7032.402 ; gain = 148.023 ; free physical = 34917 ; free virtual = 121574

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 789
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.321 | TNS=-7.559 | WHS=0.036  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1abe374c9

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 7032.402 ; gain = 148.023 ; free physical = 34914 ; free virtual = 121571

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.321 | TNS=-7.510 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1b149fda4

Time (s): cpu = 00:00:40 ; elapsed = 00:00:20 . Memory (MB): peak = 7032.402 ; gain = 148.023 ; free physical = 34914 ; free virtual = 121571
Phase 4 Rip-up And Reroute | Checksum: 1b149fda4

Time (s): cpu = 00:00:40 ; elapsed = 00:00:20 . Memory (MB): peak = 7032.402 ; gain = 148.023 ; free physical = 34914 ; free virtual = 121571

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 12d290764

Time (s): cpu = 00:00:42 ; elapsed = 00:00:20 . Memory (MB): peak = 7032.402 ; gain = 148.023 ; free physical = 34914 ; free virtual = 121571
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.321 | TNS=-7.510 | WHS=0.036  | THS=0.000  |


Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 1731a282b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:21 . Memory (MB): peak = 7032.402 ; gain = 148.023 ; free physical = 34914 ; free virtual = 121571
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.321 | TNS=-7.510 | WHS=0.036  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1eac27e9e

Time (s): cpu = 00:00:44 ; elapsed = 00:00:21 . Memory (MB): peak = 7032.402 ; gain = 148.023 ; free physical = 34914 ; free virtual = 121571

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1eac27e9e

Time (s): cpu = 00:00:44 ; elapsed = 00:00:21 . Memory (MB): peak = 7032.402 ; gain = 148.023 ; free physical = 34914 ; free virtual = 121571
Phase 5 Delay and Skew Optimization | Checksum: 1eac27e9e

Time (s): cpu = 00:00:44 ; elapsed = 00:00:21 . Memory (MB): peak = 7032.402 ; gain = 148.023 ; free physical = 34914 ; free virtual = 121571

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1eac27e9e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:21 . Memory (MB): peak = 7032.402 ; gain = 148.023 ; free physical = 34913 ; free virtual = 121570
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.321 | TNS=-7.510 | WHS=0.036  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c8cf45fe

Time (s): cpu = 00:00:45 ; elapsed = 00:00:21 . Memory (MB): peak = 7032.402 ; gain = 148.023 ; free physical = 34913 ; free virtual = 121570
Phase 6 Post Hold Fix | Checksum: 1c8cf45fe

Time (s): cpu = 00:00:45 ; elapsed = 00:00:21 . Memory (MB): peak = 7032.402 ; gain = 148.023 ; free physical = 34913 ; free virtual = 121570

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.116946 %
  Global Horizontal Routing Utilization  = 0.11417 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 39.2857%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 32.5%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 47.6562%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 48.4375%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: efffb93b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:21 . Memory (MB): peak = 7032.402 ; gain = 148.023 ; free physical = 34913 ; free virtual = 121570

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: efffb93b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:21 . Memory (MB): peak = 7032.402 ; gain = 148.023 ; free physical = 34913 ; free virtual = 121570

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: ea61a185

Time (s): cpu = 00:00:46 ; elapsed = 00:00:22 . Memory (MB): peak = 7032.402 ; gain = 148.023 ; free physical = 34913 ; free virtual = 121570

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.321 | TNS=-7.510 | WHS=0.036  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: ea61a185

Time (s): cpu = 00:00:47 ; elapsed = 00:00:22 . Memory (MB): peak = 7032.402 ; gain = 148.023 ; free physical = 34913 ; free virtual = 121570
Time taken to check if laguna hold fix is required (in secs): 0

Phase 11 Physical Synthesis in Router

Phase 11.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.321 | TNS=-7.510 | WHS=0.036 | THS=0.000 |
Phase 11.1 Physical Synthesis Initialization | Checksum: ea61a185

Time (s): cpu = 00:00:59 ; elapsed = 00:00:32 . Memory (MB): peak = 7032.402 ; gain = 148.023 ; free physical = 34907 ; free virtual = 121565

Phase 11.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.321 | TNS=-7.510 | WHS=0.036 | THS=0.000 |
INFO: [Physopt 32-952] Improved path group WNS = -0.314. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[25].
INFO: [Physopt 32-952] Improved path group WNS = -0.294. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[28].
INFO: [Physopt 32-952] Improved path group WNS = -0.292. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[12].
INFO: [Physopt 32-952] Improved path group WNS = -0.285. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[25].
INFO: [Physopt 32-952] Improved path group WNS = -0.273. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[28].
INFO: [Physopt 32-952] Improved path group WNS = -0.265. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[24].
INFO: [Physopt 32-952] Improved path group WNS = -0.260. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[12].
INFO: [Physopt 32-952] Improved path group WNS = -0.245. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[2].
INFO: [Physopt 32-952] Improved path group WNS = -0.244. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[17].
INFO: [Physopt 32-952] Improved path group WNS = -0.241. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[24].
INFO: [Physopt 32-952] Improved path group WNS = -0.239. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.231. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[8].
INFO: [Physopt 32-952] Improved path group WNS = -0.231. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[2].
INFO: [Physopt 32-952] Improved path group WNS = -0.225. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[25].
INFO: [Physopt 32-952] Improved path group WNS = -0.224. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[28].
INFO: [Physopt 32-952] Improved path group WNS = -0.212. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[1].
INFO: [Physopt 32-952] Improved path group WNS = -0.207. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.204. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[25].
INFO: [Physopt 32-952] Improved path group WNS = -0.201. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[12].
INFO: [Physopt 32-952] Improved path group WNS = -0.195. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[28].
INFO: [Physopt 32-952] Improved path group WNS = -0.188. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[1].
INFO: [Physopt 32-952] Improved path group WNS = -0.183. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[17].
INFO: [Physopt 32-952] Improved path group WNS = -0.182. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[24].
INFO: [Physopt 32-952] Improved path group WNS = -0.182. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[8].
INFO: [Physopt 32-952] Improved path group WNS = -0.180. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[25].
INFO: [Physopt 32-952] Improved path group WNS = -0.176. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[12].
INFO: [Physopt 32-952] Improved path group WNS = -0.171. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[28].
INFO: [Physopt 32-952] Improved path group WNS = -0.159. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[2].
INFO: [Physopt 32-952] Improved path group WNS = -0.159. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[17].
INFO: [Physopt 32-952] Improved path group WNS = -0.155. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[24].
INFO: [Physopt 32-952] Improved path group WNS = -0.153. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[12].
INFO: [Physopt 32-952] Improved path group WNS = -0.152. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[8].
INFO: [Physopt 32-952] Improved path group WNS = -0.149. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.147. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[25].
INFO: [Physopt 32-952] Improved path group WNS = -0.143. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[2].
INFO: [Physopt 32-952] Improved path group WNS = -0.134. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[28].
INFO: [Physopt 32-952] Improved path group WNS = -0.134. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[24].
INFO: [Physopt 32-952] Improved path group WNS = -0.128. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[1].
INFO: [Physopt 32-952] Improved path group WNS = -0.122. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.122. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[12].
INFO: [Physopt 32-952] Improved path group WNS = -0.110. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[2].
INFO: [Physopt 32-952] Improved path group WNS = -0.103. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[1].
INFO: [Physopt 32-952] Improved path group WNS = -0.101. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.098. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[24].
INFO: [Physopt 32-952] Improved path group WNS = -0.093. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[17].
INFO: [Physopt 32-952] Improved path group WNS = -0.093. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[8].
INFO: [Physopt 32-952] Improved path group WNS = -0.089. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[25].
INFO: [Physopt 32-952] Improved path group WNS = -0.086. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[2].
INFO: [Physopt 32-952] Improved path group WNS = -0.085. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[28].
INFO: [Physopt 32-952] Improved path group WNS = -0.078. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[1].
INFO: [Physopt 32-952] Improved path group WNS = -0.074. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[25].
INFO: [Physopt 32-952] Improved path group WNS = -0.072. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[17].
INFO: [Physopt 32-952] Improved path group WNS = -0.070. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[28].
INFO: [Physopt 32-952] Improved path group WNS = -0.069. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.066. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[8].
INFO: [Physopt 32-952] Improved path group WNS = -0.052. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[12].
INFO: [Physopt 32-952] Improved path group WNS = -0.051. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[1].
INFO: [Physopt 32-952] Improved path group WNS = -0.050. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[12].
INFO: [Physopt 32-952] Improved path group WNS = -0.049. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[25].
INFO: [Physopt 32-952] Improved path group WNS = -0.045. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[17].
INFO: [Physopt 32-952] Improved path group WNS = -0.044. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[24].
INFO: [Physopt 32-952] Improved path group WNS = -0.044. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[8].
INFO: [Physopt 32-952] Improved path group WNS = -0.032. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[28].
INFO: [Physopt 32-952] Improved path group WNS = -0.030. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[2].
INFO: [Physopt 32-952] Improved path group WNS = -0.024. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[24].
INFO: [Physopt 32-952] Improved path group WNS = -0.023. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[25].
INFO: [Physopt 32-952] Improved path group WNS = -0.018. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[12].
INFO: [Physopt 32-952] Improved path group WNS = -0.018. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[2].
INFO: [Physopt 32-952] Improved path group WNS = -0.016. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[28].
INFO: [Physopt 32-952] Improved path group WNS = -0.013. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[17].
INFO: [Physopt 32-952] Improved path group WNS = -0.011. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.002. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[8].
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[24]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.001 | TNS=0.000 | WHS=0.036 | THS=0.000 |
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.001 | TNS=0.000 | WHS=0.036 | THS=0.000 |
Phase 11.2 Critical Path Optimization | Checksum: ea61a185

Time (s): cpu = 00:01:03 ; elapsed = 00:00:33 . Memory (MB): peak = 7032.402 ; gain = 148.023 ; free physical = 34912 ; free virtual = 121570
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 7032.402 ; gain = 0.000 ; free physical = 34912 ; free virtual = 121570
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.001 | TNS=0.000 | WHS=0.036 | THS=0.000 |
Phase 11 Physical Synthesis in Router | Checksum: ea61a185

Time (s): cpu = 00:01:03 ; elapsed = 00:00:33 . Memory (MB): peak = 7032.402 ; gain = 148.023 ; free physical = 34912 ; free virtual = 121570
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Route 35-16] Router Completed Successfully

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 9ef7d95b

Time (s): cpu = 00:01:04 ; elapsed = 00:00:34 . Memory (MB): peak = 7064.418 ; gain = 180.039 ; free physical = 34912 ; free virtual = 121570

Time (s): cpu = 00:01:04 ; elapsed = 00:00:34 . Memory (MB): peak = 7064.418 ; gain = 180.039 ; free physical = 34912 ; free virtual = 121570
INFO: [Common 17-83] Releasing license: Implementation
383 Infos, 8 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:08 ; elapsed = 00:00:35 . Memory (MB): peak = 7064.418 ; gain = 188.043 ; free physical = 34912 ; free virtual = 121570
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file vitis_design_wrapper_timing_summary_routed.rpt -pb vitis_design_wrapper_timing_summary_routed.pb -rpx vitis_design_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2MP, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
source /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/scripts/impl_1/_full_route_post.tcl
INFO: System Diagram: Run step: routed

Writing Interface Constraints File '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/vitis_design/aiearchive/vivado/aie_interface.aieintfcst'
Writing Interface Solution File '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/vitis_design/aiearchive/vivado/aie_interface.aieintfsol' for cell 'vitis_design_i/ai_engine_0'
Writing Metadata file '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/vitis_design/aiearchive/vivado/aieprj_meta_data.json'
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 7080.426 ; gain = 16.008 ; free physical = 34860 ; free virtual = 121570
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/impl_1/vitis_design_wrapper_routed.dcp' has been generated.
source /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/scripts/impl_1/_full_write_device_image_pre.tcl
INFO: [OCL_UTIL] clock frequency scaling is disabled for this flow, perform the normal timing check instead
INFO: [OCL_UTIL] get_timing_paths -quiet -slack_lesser_than 0
Command: write_device_image -force vitis_design_wrapper.pdi
Attempting to get a license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvc1902'
Running DRC as a precondition to command write_device_image
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 53 net(s) have no routable loads. The problem bus(es) and/or net(s) are vitis_design_i/icn_ctrl_1/inst/m05_nodes/m05_r_node/inst/mi_handler_m_sc_areset_pipe, vitis_design_i/icn_ctrl_1/inst/m02_nodes/m02_b_node/inst/mi_handler_m_sc_areset_pipe, vitis_design_i/icn_ctrl_1/inst/m04_nodes/m04_r_node/inst/mi_handler_m_sc_areset_pipe, vitis_design_i/icn_ctrl_1/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset_pipe, vitis_design_i/icn_ctrl_1/inst/m02_nodes/m02_ar_node/inst/mi_handler_m_sc_areset_pipe, vitis_design_i/icn_ctrl_3/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset_pipe, vitis_design_i/icn_ctrl_1/inst/m05_nodes/m05_aw_node/inst/mi_handler_m_sc_areset_pipe, vitis_design_i/icn_ctrl_1/inst/m01_nodes/m01_b_node/inst/mi_handler_m_sc_areset_pipe, vitis_design_i/icn_ctrl_1/inst/m04_nodes/m04_b_node/inst/mi_handler_m_sc_areset_pipe, vitis_design_i/icn_ctrl_1/inst/m04_nodes/m04_aw_node/inst/mi_handler_m_sc_areset_pipe, vitis_design_i/icn_ctrl_1/inst/m05_nodes/m05_b_node/inst/mi_handler_m_sc_areset_pipe, vitis_design_i/icn_ctrl_1/inst/m02_nodes/m02_w_node/inst/mi_handler_m_sc_areset_pipe, vitis_design_i/icn_ctrl_1/inst/m00_nodes/m00_w_node/inst/mi_handler_m_sc_areset_pipe, vitis_design_i/icn_ctrl_1/inst/m01_nodes/m01_ar_node/inst/mi_handler_m_sc_areset_pipe, vitis_design_i/icn_ctrl_1/inst/m01_nodes/m01_aw_node/inst/mi_handler_m_sc_areset_pipe... and (the first 15 of 53 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Integrating Hard IP ELF/MEM with the PDI.
INFO: [Constraints 18-5160] Reading Static MEM File '_mem_tmp.mem' for cell 'vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main'
INFO: [Constraints 18-5160] Reading Static MEM File '_mem_tmp.mem' for cell 'vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main'
INFO: [Constraints 18-5160] Reading Static MEM File '_mem_tmp.mem' for cell 'vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main'
Generating PS PMC files.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
INFO: [Bitstream 40-812] Reading NPI Startup sequence definitions
INFO: [Bitstream 40-811] Reading NPI Shutdown sequence definitions
INFO: [Bitstream 40-810] Reading NPI Preconfig sequence definitions
Creating bitstream...
INFO: [Bitstream 40-283] Bitstream size = 7804032 bits
Writing CDO partition ./vitis_design_wrapper.rcdo...
Writing NPI partition ./vitis_design_wrapper.rnpi...
Generating bif file vitis_design_wrapper.bif for base design.
Generating Hard Block Files
INFO: [Hsi 55-2053] elapsed time for repository (/tools/Xilinx/Vivado/2023.1/data/embeddedsw) loading 0 seconds
/tools/Xilinx/Vivado/2023.1/gnu/microblaze/lin
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilpm_v5_0/src
Include files for this library have already been copied.
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilocp_v1_1/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_2/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/cpu_v2_17/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilloader_v1_8/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/qspipsu_v1_17/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/standalone_v8_1/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_12/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilnvm_v3_1/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/zdma_v1_16/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/ddrpsv_v1_4/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilplmi_v1_8/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_7/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/trngpsv_v1_3/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilsecure_v5_1/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/csudma_v1_13/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_8/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/ipipsu_v2_13/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilffs_v5_0/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilpuf_v2_1/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilcert_v1_0/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/cframe_v1_4/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/emacps_v3_18/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_7/src
Include files for this library have already been copied.
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/uartpsv_v1_8/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v4_0/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_8/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/sdps_v4_1/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_5/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_14/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilsecure_v5_1/src
Compiling XilSecure Library
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilcert_v1_0/src
Compiling XilCert Library
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_7/src
Compiling Xilpdi Library
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilloader_v1_8/src
Compiling XilLoader Library
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilocp_v1_1/src
Compiling XilOcp Library
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilpuf_v2_1/src
Compiling XilPuf Library
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilpm_v5_0/src
Compiling XilPM Library
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_7/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilnvm_v3_1/src
Compiling XilNvm Library
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilplmi_v1_8/src
Compiling XilPLMI Library
Finished building libraries sequentially.
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilpm_v5_0/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilocp_v1_1/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_2/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/cpu_v2_17/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilloader_v1_8/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/qspipsu_v1_17/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/standalone_v8_1/src
Include files for this library have already been copied.
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_12/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilnvm_v3_1/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/zdma_v1_16/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/ddrpsv_v1_4/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilplmi_v1_8/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_7/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/trngpsv_v1_3/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilsecure_v5_1/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/csudma_v1_13/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_8/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/ipipsu_v2_13/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilffs_v5_0/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilpuf_v2_1/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilcert_v1_0/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/cframe_v1_4/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/emacps_v3_18/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_7/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/uartpsv_v1_8/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v4_0/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_8/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/sdps_v4_1/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_5/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_14/src
Include files for this library have already been copied.
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_2/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/cpu_v2_17/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/qspipsu_v1_17/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/standalone_v8_1/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_12/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/zdma_v1_16/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/ddrpsv_v1_4/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/trngpsv_v1_3/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/csudma_v1_13/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_8/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilffs_v5_0/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/ipipsu_v2_13/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/cframe_v1_4/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/emacps_v3_18/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/uartpsv_v1_8/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v4_0/src
Compiling xsysmonpsv
microblaze_sleep.c:81:9: note: '#pragma message: For the sleep routines, assembly instructions are used'
   81 | #pragma message ("For the sleep routines, assembly instructions are used")
      |         ^~~~~~~
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_8/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/sdps_v4_1/src
xcoresightpsdcc.c:39:2: warning: #warning "The driver is supported only for ARM architecture" [-Wcpp]
   39 | #warning "The driver is supported only for ARM architecture"
      |  ^~~~~~~
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_5/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_14/src
In file included from xiomodule_g.c:16:
../../../include/xparameters.h:1325:60: warning: conversion from 'long long unsigned int' to 'unsigned int' changes value from '18446744073709551615' to '4294967295' [-Woverflow]
 1325 | #define XPAR_CIPS_0_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR 0xFFFFFFFFFFFFFFFFU
      |                                                            ^~~~~~~~~~~~~~~~~~~
xiomodule_g.c:30:17: note: in expansion of macro 'XPAR_CIPS_0_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR'
   30 |                 XPAR_CIPS_0_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR,
      |                 ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o
Finished building libraries parallelly.
/tools/Xilinx/Vivado/2023.1/gnu/microblaze/lin/x86_64-oesdk-linux/usr/bin/microblaze-xilinx-elf/microblaze-xilinx-elf-ar.real: creating CIPS_0_pspmc_0_psv_pmc_0/lib/libxil.a
Finished building libraries
lto-wrapper.real: warning: using serial compilation of 5 LTRANS jobs
lto-wrapper.real: note: see the '-flto' option documentation for more information
INFO: [Project 1-1179] Generating vitis_design_wrapper.bif file ...
Running bootgen.
Found bootgen at /tools/Xilinx/Vivado/2023.1/bin/bootgen
Running '/tools/Xilinx/Vivado/2023.1/bin/bootgen -arch versal -image vitis_design_wrapper.bif -w -o ./vitis_design_wrapper.pdi'


****** Bootgen v2023.1
  **** Build date : Apr 18 2023-23:27:00
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully

Bootgen Completed Successfully.
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
404 Infos, 10 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_device_image completed successfully
write_device_image: Time (s): cpu = 00:02:06 ; elapsed = 00:01:52 . Memory (MB): peak = 9349.531 ; gain = 2004.977 ; free physical = 32837 ; free virtual = 119554
source /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/scripts/impl_1/_full_write_device_image_post.tcl
hw_export: set_property platform.full_pdi_file ./vitis_design_wrapper.pdi [current_project]
hw_export: output_xsa is /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/vpl_gen_fixed.xsa
hw_export: set design_intent and uses_pr properties
hw_export: tool_flow = SDx
INFO: [OCL_UTIL] internal step: write_hw_platform -fixed    /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/vpl_gen_fixed.xsa
hw_export: write_hw_platform -fixed   /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/vpl_gen_fixed.xsa
INFO: [Project 1-1918] Creating Hardware Platform: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/vpl_gen_fixed.xsa ...
Writing Interface Constraints File '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/vitis_design/aiearchive/vivado/aie_interface.aieintfcst'
Writing Interface Solution File '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/vitis_design/aiearchive/vivado/aie_interface.aieintfsol' for cell 'vitis_design_i/ai_engine_0'
Writing Metadata file '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/vitis_design/aiearchive/vivado/aieprj_meta_data.json'
INFO: [Project 1-1931] Found the BD which contains AIE archive - /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.srcs/sources_1/bd/vitis_design/vitis_design.bd
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/vpl_gen_fixed.xsa
INFO: [Common 17-206] Exiting Vivado at Mon Jun  3 18:01:54 2024...
[Mon Jun  3 18:01:59 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00.74 ; elapsed = 00:06:42 . Memory (MB): peak = 4164.848 ; gain = 0.000 ; free physical = 40707 ; free virtual = 127404
INFO: [OCL_UTIL] internal step: log_generated_reports for implementation '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/output/generated_reports.log'
INFO: [OCL_UTIL] internal step: copy implementation run (impl_1) output files
Check VPL, containing 6 checks, has run: 0 errors
[18:01:59] Run vpl: Step impl: Completed
INFO: [Common 17-206] Exiting Vivado at Mon Jun  3 18:01:59 2024...
