{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1480122857689 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480122857689 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 25 20:14:17 2016 " "Processing started: Fri Nov 25 20:14:17 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480122857689 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1480122857689 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1480122857689 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1480122858236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "milestone_2.v 1 1 " "Found 1 design units, including 1 entities, in source file milestone_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Milestone_2 " "Found entity 1: Milestone_2" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480122858308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480122858308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convert_hex_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file convert_hex_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 convert_hex_to_seven_segment " "Found entity 1: convert_hex_to_seven_segment" {  } { { "convert_hex_to_seven_segment.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/convert_hex_to_seven_segment.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480122858316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480122858316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_sram_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_sram_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_SRAM_interface " "Found entity 1: UART_SRAM_interface" {  } { { "UART_SRAM_interface.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/UART_SRAM_interface.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480122858326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480122858326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sram_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_sram_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_SRAM_interface " "Found entity 1: VGA_SRAM_interface" {  } { { "VGA_SRAM_interface.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/VGA_SRAM_interface.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480122858338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480122858338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_100_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_100_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_100_PLL " "Found entity 1: Clock_100_PLL" {  } { { "Clock_100_PLL.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Clock_100_PLL.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480122858353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480122858353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project " "Found entity 1: final_project" {  } { { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480122858367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480122858367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_Controller " "Found entity 1: SRAM_Controller" {  } { { "SRAM_Controller.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/SRAM_Controller.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480122858372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480122858372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/VGA_Controller.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480122858380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480122858380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file pb_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PB_Controller " "Found entity 1: PB_Controller" {  } { { "PB_Controller.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/PB_Controller.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480122858386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480122858386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_receive_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_receive_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Receive_Controller " "Found entity 1: UART_Receive_Controller" {  } { { "UART_Receive_Controller.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/UART_Receive_Controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480122858396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480122858396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_sram_emulator.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_sram_emulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_SRAM_Emulator " "Found entity 1: tb_SRAM_Emulator" {  } { { "tb_SRAM_Emulator.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/tb_SRAM_Emulator.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480122858406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480122858406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_final_project.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_final_project.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_project_v2 " "Found entity 1: tb_project_v2" {  } { { "tb_final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/tb_final_project.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480122858414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480122858414 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Milestone_1.v(146) " "Verilog HDL information at Milestone_1.v(146): always construct contains both blocking and non-blocking assignments" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 146 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1480122858421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "milestone_1.v 1 1 " "Found 1 design units, including 1 entities, in source file milestone_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Milestone_1 " "Found entity 1: Milestone_1" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480122858422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480122858422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_port_ram0.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_port_ram0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_RAM0 " "Found entity 1: dual_port_RAM0" {  } { { "dual_port_RAM0.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM0.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480122858435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480122858435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_port_ram1.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_port_ram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_RAM1 " "Found entity 1: dual_port_RAM1" {  } { { "dual_port_RAM1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM1.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480122858446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480122858446 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_project " "Elaborating entity \"final_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1480122858623 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "done final_project.v(65) " "Verilog HDL or VHDL warning at final_project.v(65): object \"done\" assigned a value but never read" {  } { { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1480122858625 "|final_project"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "final_project.v(253) " "Verilog HDL Case Statement information at final_project.v(253): all case item expressions in this case statement are onehot" {  } { { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 253 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1480122858629 "|final_project"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lead_in_begin_M1 final_project.v(228) " "Verilog HDL Always Construct warning at final_project.v(228): inferring latch(es) for variable \"lead_in_begin_M1\", which holds its previous value in one or more paths through the always construct" {  } { { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 228 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1480122858630 "|final_project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lead_in_begin_M1 final_project.v(228) " "Inferred latch for \"lead_in_begin_M1\" at final_project.v(228)" {  } { { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 228 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858635 "|final_project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB_Controller PB_Controller:PB_unit " "Elaborating entity \"PB_Controller\" for hierarchy \"PB_Controller:PB_unit\"" {  } { { "final_project.v" "PB_unit" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SRAM_interface VGA_SRAM_interface:VGA_unit " "Elaborating entity \"VGA_SRAM_interface\" for hierarchy \"VGA_SRAM_interface:VGA_unit\"" {  } { { "final_project.v" "VGA_unit" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\"" {  } { { "VGA_SRAM_interface.v" "VGA_unit" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/VGA_SRAM_interface.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_SRAM_interface UART_SRAM_interface:UART_unit " "Elaborating entity \"UART_SRAM_interface\" for hierarchy \"UART_SRAM_interface:UART_unit\"" {  } { { "final_project.v" "UART_unit" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Receive_Controller UART_SRAM_interface:UART_unit\|UART_Receive_Controller:UART_RX " "Elaborating entity \"UART_Receive_Controller\" for hierarchy \"UART_SRAM_interface:UART_unit\|UART_Receive_Controller:UART_RX\"" {  } { { "UART_SRAM_interface.v" "UART_RX" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/UART_SRAM_interface.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_Controller SRAM_Controller:SRAM_unit " "Elaborating entity \"SRAM_Controller\" for hierarchy \"SRAM_Controller:SRAM_unit\"" {  } { { "final_project.v" "SRAM_unit" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_100_PLL SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst " "Elaborating entity \"Clock_100_PLL\" for hierarchy \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\"" {  } { { "SRAM_Controller.v" "Clock_100_PLL_inst" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/SRAM_Controller.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\"" {  } { { "Clock_100_PLL.v" "altpll_component" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Clock_100_PLL.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858855 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\"" {  } { { "Clock_100_PLL.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Clock_100_PLL.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122858864 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858865 ""}  } { { "Clock_100_PLL.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Clock_100_PLL.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1480122858865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Milestone_1 Milestone_1:M1_unit " "Elaborating entity \"Milestone_1\" for hierarchy \"Milestone_1:M1_unit\"" {  } { { "final_project.v" "M1_unit" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858874 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vga_enable Milestone_1.v(21) " "Verilog HDL or VHDL warning at Milestone_1.v(21): object \"vga_enable\" assigned a value but never read" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1480122858907 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PIXEL_ROW_END Milestone_1.v(22) " "Verilog HDL or VHDL warning at Milestone_1.v(22): object \"PIXEL_ROW_END\" assigned a value but never read" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1480122858907 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ee_buff Milestone_1.v(37) " "Verilog HDL or VHDL warning at Milestone_1.v(37): object \"ee_buff\" assigned a value but never read" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1480122858908 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eo_buff Milestone_1.v(38) " "Verilog HDL or VHDL warning at Milestone_1.v(38): object \"eo_buff\" assigned a value but never read" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1480122858908 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oo_buff Milestone_1.v(39) " "Verilog HDL or VHDL warning at Milestone_1.v(39): object \"oo_buff\" assigned a value but never read" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1480122858908 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "a_IN3 Milestone_1.v(84) " "Verilog HDL warning at Milestone_1.v(84): object a_IN3 used but never assigned" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 84 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1480122858908 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "a_IN4 Milestone_1.v(85) " "Verilog HDL warning at Milestone_1.v(85): object a_IN4 used but never assigned" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 85 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1480122858908 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "b_IN3 Milestone_1.v(89) " "Verilog HDL warning at Milestone_1.v(89): object b_IN3 used but never assigned" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 89 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1480122858908 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "b_IN4 Milestone_1.v(90) " "Verilog HDL warning at Milestone_1.v(90): object b_IN4 used but never assigned" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 90 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1480122858908 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "c_IN3 Milestone_1.v(94) " "Verilog HDL warning at Milestone_1.v(94): object c_IN3 used but never assigned" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 94 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1480122858909 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "c_IN4 Milestone_1.v(95) " "Verilog HDL warning at Milestone_1.v(95): object c_IN4 used but never assigned" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 95 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1480122858909 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_result_buff Milestone_1.v(98) " "Verilog HDL or VHDL warning at Milestone_1.v(98): object \"b_result_buff\" assigned a value but never read" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1480122858909 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(326) " "Verilog HDL assignment warning at Milestone_1.v(326): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858909 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(354) " "Verilog HDL assignment warning at Milestone_1.v(354): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858909 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(357) " "Verilog HDL assignment warning at Milestone_1.v(357): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858909 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(392) " "Verilog HDL assignment warning at Milestone_1.v(392): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858909 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 Milestone_1.v(467) " "Verilog HDL assignment warning at Milestone_1.v(467): truncated value with size 64 to match size of target (8)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858910 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 Milestone_1.v(510) " "Verilog HDL assignment warning at Milestone_1.v(510): truncated value with size 64 to match size of target (8)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858910 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 Milestone_1.v(523) " "Verilog HDL assignment warning at Milestone_1.v(523): truncated value with size 64 to match size of target (32)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858910 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(576) " "Verilog HDL assignment warning at Milestone_1.v(576): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858910 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(597) " "Verilog HDL assignment warning at Milestone_1.v(597): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858910 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(598) " "Verilog HDL assignment warning at Milestone_1.v(598): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858910 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Milestone_1.v(602) " "Verilog HDL assignment warning at Milestone_1.v(602): truncated value with size 32 to match size of target (18)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858910 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(651) " "Verilog HDL assignment warning at Milestone_1.v(651): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858911 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Milestone_1.v(656) " "Verilog HDL assignment warning at Milestone_1.v(656): truncated value with size 32 to match size of target (18)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858911 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(658) " "Verilog HDL assignment warning at Milestone_1.v(658): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858911 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(707) " "Verilog HDL assignment warning at Milestone_1.v(707): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 707 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858911 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(709) " "Verilog HDL assignment warning at Milestone_1.v(709): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858911 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Milestone_1.v(714) " "Verilog HDL assignment warning at Milestone_1.v(714): truncated value with size 32 to match size of target (18)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858911 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(716) " "Verilog HDL assignment warning at Milestone_1.v(716): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858911 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Milestone_1.v(772) " "Verilog HDL assignment warning at Milestone_1.v(772): truncated value with size 32 to match size of target (18)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858911 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(774) " "Verilog HDL assignment warning at Milestone_1.v(774): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858912 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 Milestone_1.v(782) " "Verilog HDL assignment warning at Milestone_1.v(782): truncated value with size 64 to match size of target (8)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858912 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Milestone_1.v(788) " "Verilog HDL assignment warning at Milestone_1.v(788): truncated value with size 32 to match size of target (18)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858912 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Milestone_1.v(843) " "Verilog HDL assignment warning at Milestone_1.v(843): truncated value with size 32 to match size of target (18)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 843 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858912 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 Milestone_1.v(846) " "Verilog HDL assignment warning at Milestone_1.v(846): truncated value with size 64 to match size of target (8)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 846 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858912 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 Milestone_1.v(869) " "Verilog HDL assignment warning at Milestone_1.v(869): truncated value with size 64 to match size of target (32)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 869 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858912 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(879) " "Verilog HDL assignment warning at Milestone_1.v(879): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 879 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858913 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(922) " "Verilog HDL assignment warning at Milestone_1.v(922): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 922 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858913 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(923) " "Verilog HDL assignment warning at Milestone_1.v(923): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 923 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858913 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(962) " "Verilog HDL assignment warning at Milestone_1.v(962): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 962 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858913 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Milestone_1.v(967) " "Verilog HDL assignment warning at Milestone_1.v(967): truncated value with size 32 to match size of target (18)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 967 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858913 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(969) " "Verilog HDL assignment warning at Milestone_1.v(969): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 969 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858913 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(992) " "Verilog HDL assignment warning at Milestone_1.v(992): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 992 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858913 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(994) " "Verilog HDL assignment warning at Milestone_1.v(994): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 994 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858914 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Milestone_1.v(999) " "Verilog HDL assignment warning at Milestone_1.v(999): truncated value with size 32 to match size of target (18)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858914 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(1001) " "Verilog HDL assignment warning at Milestone_1.v(1001): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 1001 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858914 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Milestone_1.v(1042) " "Verilog HDL assignment warning at Milestone_1.v(1042): truncated value with size 32 to match size of target (18)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 1042 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858914 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(1044) " "Verilog HDL assignment warning at Milestone_1.v(1044): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 1044 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858914 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 Milestone_1.v(1054) " "Verilog HDL assignment warning at Milestone_1.v(1054): truncated value with size 64 to match size of target (8)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 1054 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858914 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Milestone_1.v(1071) " "Verilog HDL assignment warning at Milestone_1.v(1071): truncated value with size 32 to match size of target (18)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 1071 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858914 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 Milestone_1.v(1101) " "Verilog HDL assignment warning at Milestone_1.v(1101): truncated value with size 64 to match size of target (8)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 1101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858915 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 Milestone_1.v(1114) " "Verilog HDL assignment warning at Milestone_1.v(1114): truncated value with size 64 to match size of target (32)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 1114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858915 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(1123) " "Verilog HDL assignment warning at Milestone_1.v(1123): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 1123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858915 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(1145) " "Verilog HDL assignment warning at Milestone_1.v(1145): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 1145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858915 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(1146) " "Verilog HDL assignment warning at Milestone_1.v(1146): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 1146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858915 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(1179) " "Verilog HDL assignment warning at Milestone_1.v(1179): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 1179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858915 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Milestone_1.v(1184) " "Verilog HDL assignment warning at Milestone_1.v(1184): truncated value with size 32 to match size of target (18)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 1184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858916 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(1186) " "Verilog HDL assignment warning at Milestone_1.v(1186): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 1186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858916 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(1214) " "Verilog HDL assignment warning at Milestone_1.v(1214): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 1214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858916 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(1216) " "Verilog HDL assignment warning at Milestone_1.v(1216): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 1216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858916 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Milestone_1.v(1221) " "Verilog HDL assignment warning at Milestone_1.v(1221): truncated value with size 32 to match size of target (18)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 1221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858919 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(1223) " "Verilog HDL assignment warning at Milestone_1.v(1223): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 1223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858919 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Milestone_1.v(1261) " "Verilog HDL assignment warning at Milestone_1.v(1261): truncated value with size 32 to match size of target (18)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 1261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858920 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(1263) " "Verilog HDL assignment warning at Milestone_1.v(1263): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 1263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858920 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 Milestone_1.v(1273) " "Verilog HDL assignment warning at Milestone_1.v(1273): truncated value with size 64 to match size of target (8)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 1273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858920 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Milestone_1.v(1290) " "Verilog HDL assignment warning at Milestone_1.v(1290): truncated value with size 32 to match size of target (18)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 1290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858920 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 Milestone_1.v(1319) " "Verilog HDL assignment warning at Milestone_1.v(1319): truncated value with size 64 to match size of target (8)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 1319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858921 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 Milestone_1.v(1332) " "Verilog HDL assignment warning at Milestone_1.v(1332): truncated value with size 64 to match size of target (32)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 1332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858921 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(1343) " "Verilog HDL assignment warning at Milestone_1.v(1343): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 1343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858922 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(1365) " "Verilog HDL assignment warning at Milestone_1.v(1365): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 1365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858923 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(1366) " "Verilog HDL assignment warning at Milestone_1.v(1366): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 1366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858923 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(1399) " "Verilog HDL assignment warning at Milestone_1.v(1399): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 1399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858924 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Milestone_1.v(1404) " "Verilog HDL assignment warning at Milestone_1.v(1404): truncated value with size 32 to match size of target (18)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 1404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858924 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(1406) " "Verilog HDL assignment warning at Milestone_1.v(1406): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 1406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858925 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(1434) " "Verilog HDL assignment warning at Milestone_1.v(1434): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 1434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858925 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(1436) " "Verilog HDL assignment warning at Milestone_1.v(1436): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 1436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858925 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Milestone_1.v(1441) " "Verilog HDL assignment warning at Milestone_1.v(1441): truncated value with size 32 to match size of target (18)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 1441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858925 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(1443) " "Verilog HDL assignment warning at Milestone_1.v(1443): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 1443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858926 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Milestone_1.v(1483) " "Verilog HDL assignment warning at Milestone_1.v(1483): truncated value with size 32 to match size of target (18)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 1483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858926 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(1485) " "Verilog HDL assignment warning at Milestone_1.v(1485): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 1485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858926 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 Milestone_1.v(1494) " "Verilog HDL assignment warning at Milestone_1.v(1494): truncated value with size 64 to match size of target (8)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 1494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858926 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 Milestone_1.v(1536) " "Verilog HDL assignment warning at Milestone_1.v(1536): truncated value with size 64 to match size of target (8)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 1536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858926 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 Milestone_1.v(1549) " "Verilog HDL assignment warning at Milestone_1.v(1549): truncated value with size 64 to match size of target (32)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 1549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858927 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(1559) " "Verilog HDL assignment warning at Milestone_1.v(1559): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 1559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858927 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(1579) " "Verilog HDL assignment warning at Milestone_1.v(1579): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 1579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858927 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(1580) " "Verilog HDL assignment warning at Milestone_1.v(1580): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 1580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858927 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(1588) " "Verilog HDL assignment warning at Milestone_1.v(1588): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 1588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858927 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Milestone_1.v(1593) " "Verilog HDL assignment warning at Milestone_1.v(1593): truncated value with size 32 to match size of target (18)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 1593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858927 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(1595) " "Verilog HDL assignment warning at Milestone_1.v(1595): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 1595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858927 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(1603) " "Verilog HDL assignment warning at Milestone_1.v(1603): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 1603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858928 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(1605) " "Verilog HDL assignment warning at Milestone_1.v(1605): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 1605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858928 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Milestone_1.v(1610) " "Verilog HDL assignment warning at Milestone_1.v(1610): truncated value with size 32 to match size of target (18)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 1610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858928 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(1612) " "Verilog HDL assignment warning at Milestone_1.v(1612): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 1612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858928 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Milestone_1.v(1622) " "Verilog HDL assignment warning at Milestone_1.v(1622): truncated value with size 32 to match size of target (18)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 1622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858928 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(1634) " "Verilog HDL assignment warning at Milestone_1.v(1634): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 1634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858928 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "a_IN3 0 Milestone_1.v(84) " "Net \"a_IN3\" at Milestone_1.v(84) has no driver or initial value, using a default initial value '0'" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1480122858929 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "a_IN4 0 Milestone_1.v(85) " "Net \"a_IN4\" at Milestone_1.v(85) has no driver or initial value, using a default initial value '0'" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 85 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1480122858929 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "b_IN3 0 Milestone_1.v(89) " "Net \"b_IN3\" at Milestone_1.v(89) has no driver or initial value, using a default initial value '0'" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 89 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1480122858929 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "b_IN4 0 Milestone_1.v(90) " "Net \"b_IN4\" at Milestone_1.v(90) has no driver or initial value, using a default initial value '0'" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 90 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1480122858929 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "c_IN3 0 Milestone_1.v(94) " "Net \"c_IN3\" at Milestone_1.v(94) has no driver or initial value, using a default initial value '0'" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1480122858929 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "c_IN4 0 Milestone_1.v(95) " "Net \"c_IN4\" at Milestone_1.v(95) has no driver or initial value, using a default initial value '0'" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1480122858929 "|final_project|Milestone_1:M1_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Milestone_2 Milestone_2:M2_unit " "Elaborating entity \"Milestone_2\" for hierarchy \"Milestone_2:M2_unit\"" {  } { { "final_project.v" "M2_unit" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122858933 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Y_sram_address Milestone_2.v(49) " "Verilog HDL or VHDL warning at Milestone_2.v(49): object \"Y_sram_address\" assigned a value but never read" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1480122858935 "|final_project|Milestone_2:M2_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "U_sram_address Milestone_2.v(50) " "Verilog HDL or VHDL warning at Milestone_2.v(50): object \"U_sram_address\" assigned a value but never read" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1480122858936 "|final_project|Milestone_2:M2_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "V_sram_address Milestone_2.v(51) " "Verilog HDL or VHDL warning at Milestone_2.v(51): object \"V_sram_address\" assigned a value but never read" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1480122858936 "|final_project|Milestone_2:M2_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_address Milestone_2.v(52) " "Verilog HDL or VHDL warning at Milestone_2.v(52): object \"write_address\" assigned a value but never read" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1480122858936 "|final_project|Milestone_2:M2_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sprime_read_address Milestone_2.v(57) " "Verilog HDL or VHDL warning at Milestone_2.v(57): object \"sprime_read_address\" assigned a value but never read" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1480122858936 "|final_project|Milestone_2:M2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Milestone_2.v(159) " "Verilog HDL assignment warning at Milestone_2.v(159): truncated value with size 32 to match size of target (18)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858940 "|final_project|Milestone_2:M2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Milestone_2.v(169) " "Verilog HDL assignment warning at Milestone_2.v(169): truncated value with size 32 to match size of target (18)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858940 "|final_project|Milestone_2:M2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Milestone_2.v(179) " "Verilog HDL assignment warning at Milestone_2.v(179): truncated value with size 32 to match size of target (18)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858941 "|final_project|Milestone_2:M2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Milestone_2.v(190) " "Verilog HDL assignment warning at Milestone_2.v(190): truncated value with size 32 to match size of target (18)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858941 "|final_project|Milestone_2:M2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Milestone_2.v(193) " "Verilog HDL assignment warning at Milestone_2.v(193): truncated value with size 32 to match size of target (7)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858941 "|final_project|Milestone_2:M2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Milestone_2.v(197) " "Verilog HDL assignment warning at Milestone_2.v(197): truncated value with size 32 to match size of target (6)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858943 "|final_project|Milestone_2:M2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Milestone_2.v(210) " "Verilog HDL assignment warning at Milestone_2.v(210): truncated value with size 32 to match size of target (7)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858943 "|final_project|Milestone_2:M2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Milestone_2.v(214) " "Verilog HDL assignment warning at Milestone_2.v(214): truncated value with size 32 to match size of target (6)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858944 "|final_project|Milestone_2:M2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Milestone_2.v(223) " "Verilog HDL assignment warning at Milestone_2.v(223): truncated value with size 32 to match size of target (18)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858944 "|final_project|Milestone_2:M2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Milestone_2.v(239) " "Verilog HDL assignment warning at Milestone_2.v(239): truncated value with size 32 to match size of target (7)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858945 "|final_project|Milestone_2:M2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Milestone_2.v(251) " "Verilog HDL assignment warning at Milestone_2.v(251): truncated value with size 32 to match size of target (7)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858945 "|final_project|Milestone_2:M2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Milestone_2.v(262) " "Verilog HDL assignment warning at Milestone_2.v(262): truncated value with size 32 to match size of target (7)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480122858946 "|final_project|Milestone_2:M2_unit"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_write_data Milestone_2.v(23) " "Output port \"SRAM_write_data\" at Milestone_2.v(23) has no driver" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480122858954 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_enable_b\[0\] Milestone_2.v(94) " "Inferred latch for \"write_enable_b\[0\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858958 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_enable_b\[1\] Milestone_2.v(94) " "Inferred latch for \"write_enable_b\[1\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858958 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_enable_a\[0\] Milestone_2.v(94) " "Inferred latch for \"write_enable_a\[0\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858958 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[0\]\[0\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[0\]\[0\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858958 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[0\]\[1\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[0\]\[1\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858958 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[0\]\[2\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[0\]\[2\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858959 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[0\]\[3\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[0\]\[3\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858959 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[0\]\[4\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[0\]\[4\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858959 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[0\]\[5\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[0\]\[5\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858959 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[0\]\[6\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[0\]\[6\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858959 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[0\]\[7\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[0\]\[7\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858959 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[0\]\[8\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[0\]\[8\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858959 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[0\]\[9\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[0\]\[9\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858959 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[0\]\[10\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[0\]\[10\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858959 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[0\]\[11\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[0\]\[11\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858959 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[0\]\[12\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[0\]\[12\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858960 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[0\]\[13\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[0\]\[13\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858960 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[0\]\[14\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[0\]\[14\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858960 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[0\]\[15\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[0\]\[15\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858960 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[0\]\[16\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[0\]\[16\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858960 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[0\]\[17\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[0\]\[17\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858960 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[0\]\[18\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[0\]\[18\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858960 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[0\]\[19\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[0\]\[19\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858960 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[0\]\[20\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[0\]\[20\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858960 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[0\]\[21\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[0\]\[21\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858960 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[0\]\[22\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[0\]\[22\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858961 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[0\]\[23\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[0\]\[23\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858961 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[0\]\[24\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[0\]\[24\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858961 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[0\]\[25\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[0\]\[25\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858961 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[0\]\[26\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[0\]\[26\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858961 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[0\]\[27\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[0\]\[27\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858961 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[0\]\[28\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[0\]\[28\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858961 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[0\]\[29\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[0\]\[29\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858961 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[0\]\[30\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[0\]\[30\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858961 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[0\]\[31\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[0\]\[31\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858961 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[1\]\[0\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[1\]\[0\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858962 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[1\]\[1\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[1\]\[1\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858962 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[1\]\[2\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[1\]\[2\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858962 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[1\]\[3\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[1\]\[3\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858962 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[1\]\[4\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[1\]\[4\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858962 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[1\]\[5\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[1\]\[5\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858962 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[1\]\[6\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[1\]\[6\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858962 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[1\]\[7\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[1\]\[7\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858962 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[1\]\[8\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[1\]\[8\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858962 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[1\]\[9\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[1\]\[9\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858963 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[1\]\[10\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[1\]\[10\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858963 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[1\]\[11\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[1\]\[11\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858963 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[1\]\[12\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[1\]\[12\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858963 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[1\]\[13\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[1\]\[13\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858963 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[1\]\[14\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[1\]\[14\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858963 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[1\]\[15\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[1\]\[15\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858963 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[1\]\[16\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[1\]\[16\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858963 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[1\]\[17\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[1\]\[17\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858963 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[1\]\[18\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[1\]\[18\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858963 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[1\]\[19\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[1\]\[19\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858964 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[1\]\[20\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[1\]\[20\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858964 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[1\]\[21\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[1\]\[21\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858964 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[1\]\[22\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[1\]\[22\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858964 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[1\]\[23\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[1\]\[23\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858964 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[1\]\[24\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[1\]\[24\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858964 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[1\]\[25\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[1\]\[25\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858964 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[1\]\[26\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[1\]\[26\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858964 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[1\]\[27\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[1\]\[27\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858964 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[1\]\[28\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[1\]\[28\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858965 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[1\]\[29\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[1\]\[29\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858965 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[1\]\[30\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[1\]\[30\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858965 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b\[1\]\[31\] Milestone_2.v(94) " "Inferred latch for \"write_data_b\[1\]\[31\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858965 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_a\[0\]\[0\] Milestone_2.v(94) " "Inferred latch for \"write_data_a\[0\]\[0\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858965 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_a\[0\]\[1\] Milestone_2.v(94) " "Inferred latch for \"write_data_a\[0\]\[1\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858965 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_a\[0\]\[2\] Milestone_2.v(94) " "Inferred latch for \"write_data_a\[0\]\[2\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858965 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_a\[0\]\[3\] Milestone_2.v(94) " "Inferred latch for \"write_data_a\[0\]\[3\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858966 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_a\[0\]\[4\] Milestone_2.v(94) " "Inferred latch for \"write_data_a\[0\]\[4\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858966 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_a\[0\]\[5\] Milestone_2.v(94) " "Inferred latch for \"write_data_a\[0\]\[5\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858966 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_a\[0\]\[6\] Milestone_2.v(94) " "Inferred latch for \"write_data_a\[0\]\[6\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858966 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_a\[0\]\[7\] Milestone_2.v(94) " "Inferred latch for \"write_data_a\[0\]\[7\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858966 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_a\[0\]\[8\] Milestone_2.v(94) " "Inferred latch for \"write_data_a\[0\]\[8\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858966 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_a\[0\]\[9\] Milestone_2.v(94) " "Inferred latch for \"write_data_a\[0\]\[9\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858966 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_a\[0\]\[10\] Milestone_2.v(94) " "Inferred latch for \"write_data_a\[0\]\[10\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858966 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_a\[0\]\[11\] Milestone_2.v(94) " "Inferred latch for \"write_data_a\[0\]\[11\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858967 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_a\[0\]\[12\] Milestone_2.v(94) " "Inferred latch for \"write_data_a\[0\]\[12\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858967 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_a\[0\]\[13\] Milestone_2.v(94) " "Inferred latch for \"write_data_a\[0\]\[13\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858967 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_a\[0\]\[14\] Milestone_2.v(94) " "Inferred latch for \"write_data_a\[0\]\[14\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858967 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_a\[0\]\[15\] Milestone_2.v(94) " "Inferred latch for \"write_data_a\[0\]\[15\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858967 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_a\[0\]\[16\] Milestone_2.v(94) " "Inferred latch for \"write_data_a\[0\]\[16\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858967 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_a\[0\]\[17\] Milestone_2.v(94) " "Inferred latch for \"write_data_a\[0\]\[17\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858967 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_a\[0\]\[18\] Milestone_2.v(94) " "Inferred latch for \"write_data_a\[0\]\[18\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858967 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_a\[0\]\[19\] Milestone_2.v(94) " "Inferred latch for \"write_data_a\[0\]\[19\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858967 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_a\[0\]\[20\] Milestone_2.v(94) " "Inferred latch for \"write_data_a\[0\]\[20\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858968 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_a\[0\]\[21\] Milestone_2.v(94) " "Inferred latch for \"write_data_a\[0\]\[21\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858968 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_a\[0\]\[22\] Milestone_2.v(94) " "Inferred latch for \"write_data_a\[0\]\[22\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858968 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_a\[0\]\[23\] Milestone_2.v(94) " "Inferred latch for \"write_data_a\[0\]\[23\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858968 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_a\[0\]\[24\] Milestone_2.v(94) " "Inferred latch for \"write_data_a\[0\]\[24\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858968 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_a\[0\]\[25\] Milestone_2.v(94) " "Inferred latch for \"write_data_a\[0\]\[25\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858968 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_a\[0\]\[26\] Milestone_2.v(94) " "Inferred latch for \"write_data_a\[0\]\[26\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858968 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_a\[0\]\[27\] Milestone_2.v(94) " "Inferred latch for \"write_data_a\[0\]\[27\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858968 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_a\[0\]\[28\] Milestone_2.v(94) " "Inferred latch for \"write_data_a\[0\]\[28\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858968 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_a\[0\]\[29\] Milestone_2.v(94) " "Inferred latch for \"write_data_a\[0\]\[29\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858969 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_a\[0\]\[30\] Milestone_2.v(94) " "Inferred latch for \"write_data_a\[0\]\[30\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858969 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_a\[0\]\[31\] Milestone_2.v(94) " "Inferred latch for \"write_data_a\[0\]\[31\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858969 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b\[0\]\[0\] Milestone_2.v(94) " "Inferred latch for \"address_b\[0\]\[0\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858970 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b\[0\]\[1\] Milestone_2.v(94) " "Inferred latch for \"address_b\[0\]\[1\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858970 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b\[0\]\[2\] Milestone_2.v(94) " "Inferred latch for \"address_b\[0\]\[2\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858970 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b\[0\]\[3\] Milestone_2.v(94) " "Inferred latch for \"address_b\[0\]\[3\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858970 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b\[0\]\[4\] Milestone_2.v(94) " "Inferred latch for \"address_b\[0\]\[4\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858970 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b\[0\]\[5\] Milestone_2.v(94) " "Inferred latch for \"address_b\[0\]\[5\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858970 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b\[0\]\[6\] Milestone_2.v(94) " "Inferred latch for \"address_b\[0\]\[6\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858971 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b\[1\]\[0\] Milestone_2.v(94) " "Inferred latch for \"address_b\[1\]\[0\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858971 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b\[1\]\[1\] Milestone_2.v(94) " "Inferred latch for \"address_b\[1\]\[1\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858971 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b\[1\]\[2\] Milestone_2.v(94) " "Inferred latch for \"address_b\[1\]\[2\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858971 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b\[1\]\[3\] Milestone_2.v(94) " "Inferred latch for \"address_b\[1\]\[3\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858971 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b\[1\]\[4\] Milestone_2.v(94) " "Inferred latch for \"address_b\[1\]\[4\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858971 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b\[1\]\[5\] Milestone_2.v(94) " "Inferred latch for \"address_b\[1\]\[5\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858971 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_b\[1\]\[6\] Milestone_2.v(94) " "Inferred latch for \"address_b\[1\]\[6\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858972 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a\[0\]\[0\] Milestone_2.v(94) " "Inferred latch for \"address_a\[0\]\[0\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858972 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a\[0\]\[1\] Milestone_2.v(94) " "Inferred latch for \"address_a\[0\]\[1\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858972 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a\[0\]\[2\] Milestone_2.v(94) " "Inferred latch for \"address_a\[0\]\[2\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858972 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a\[0\]\[3\] Milestone_2.v(94) " "Inferred latch for \"address_a\[0\]\[3\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858972 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a\[0\]\[4\] Milestone_2.v(94) " "Inferred latch for \"address_a\[0\]\[4\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858972 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a\[0\]\[5\] Milestone_2.v(94) " "Inferred latch for \"address_a\[0\]\[5\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858972 "|final_project|Milestone_2:M2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a\[0\]\[6\] Milestone_2.v(94) " "Inferred latch for \"address_a\[0\]\[6\]\" at Milestone_2.v(94)" {  } { { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480122858972 "|final_project|Milestone_2:M2_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_RAM1 Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1 " "Elaborating entity \"dual_port_RAM1\" for hierarchy \"Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\"" {  } { { "Milestone_2.v" "dual_port_RAM_inst1" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122859014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\"" {  } { { "dual_port_RAM1.v" "altsyncram_component" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM1.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122859078 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\"" {  } { { "dual_port_RAM1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM1.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859087 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122859088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122859088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122859088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122859088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122859088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122859088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dual_port_RAM1.hex " "Parameter \"init_file\" = \"dual_port_RAM1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122859088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122859088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122859088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122859088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122859088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122859088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122859088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122859088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122859088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122859088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122859088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122859088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122859088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122859088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122859088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122859088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122859088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122859088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122859088 ""}  } { { "dual_port_RAM1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM1.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1480122859088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uq92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uq92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uq92 " "Found entity 1: altsyncram_uq92" {  } { { "db/altsyncram_uq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_uq92.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480122859221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480122859221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uq92 Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated " "Elaborating entity \"altsyncram_uq92\" for hierarchy \"Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122859223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_RAM0 Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0 " "Elaborating entity \"dual_port_RAM0\" for hierarchy \"Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\"" {  } { { "Milestone_2.v" "dual_port_RAM_inst0" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122859239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\"" {  } { { "dual_port_RAM0.v" "altsyncram_component" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM0.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122859253 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\"" {  } { { "dual_port_RAM0.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM0.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859259 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component " "Instantiated megafunction \"Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122859259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122859259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122859259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122859259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122859259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122859259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dual_port_RAM0.hex " "Parameter \"init_file\" = \"dual_port_RAM0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122859259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122859259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122859259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122859259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122859259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122859259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122859259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122859259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122859259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122859259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122859259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122859259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122859259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122859259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122859259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122859259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122859259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122859259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122859259 ""}  } { { "dual_port_RAM0.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM0.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1480122859259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tq92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tq92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tq92 " "Found entity 1: altsyncram_tq92" {  } { { "db/altsyncram_tq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_tq92.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480122859396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480122859396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tq92 Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated " "Elaborating entity \"altsyncram_tq92\" for hierarchy \"Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122859398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convert_hex_to_seven_segment convert_hex_to_seven_segment:unit7 " "Elaborating entity \"convert_hex_to_seven_segment\" for hierarchy \"convert_hex_to_seven_segment:unit7\"" {  } { { "final_project.v" "unit7" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122859411 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[0\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_tq92.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM0.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM0.v" 63 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 90 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[1\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_tq92.tdf" 73 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM0.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM0.v" 63 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 90 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[2\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_tq92.tdf" 106 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM0.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM0.v" 63 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 90 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[3\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_tq92.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM0.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM0.v" 63 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 90 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[4\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_tq92.tdf" 172 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM0.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM0.v" 63 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 90 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[5\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_tq92.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM0.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM0.v" 63 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 90 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[6\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_tq92.tdf" 238 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM0.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM0.v" 63 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 90 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[7\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_tq92.tdf" 271 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM0.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM0.v" 63 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 90 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[8\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_tq92.tdf" 304 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM0.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM0.v" 63 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 90 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[9\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_tq92.tdf" 337 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM0.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM0.v" 63 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 90 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[10\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_tq92.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM0.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM0.v" 63 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 90 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[11\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_tq92.tdf" 403 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM0.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM0.v" 63 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 90 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[12\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_tq92.tdf" 436 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM0.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM0.v" 63 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 90 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[13\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_tq92.tdf" 469 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM0.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM0.v" 63 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 90 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[14\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_tq92.tdf" 502 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM0.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM0.v" 63 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 90 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[15\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_tq92.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM0.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM0.v" 63 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 90 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[16\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_tq92.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM0.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM0.v" 63 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 90 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[17\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_tq92.tdf" 601 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM0.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM0.v" 63 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 90 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[18\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_tq92.tdf" 634 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM0.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM0.v" 63 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 90 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[19\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_tq92.tdf" 667 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM0.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM0.v" 63 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 90 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[20\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_tq92.tdf" 700 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM0.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM0.v" 63 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 90 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[21\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_tq92.tdf" 733 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM0.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM0.v" 63 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 90 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[22\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_tq92.tdf" 766 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM0.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM0.v" 63 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 90 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[23\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_tq92.tdf" 799 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM0.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM0.v" 63 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 90 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[24\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_tq92.tdf" 832 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM0.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM0.v" 63 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 90 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[25\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_tq92.tdf" 865 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM0.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM0.v" 63 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 90 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[26\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_tq92.tdf" 898 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM0.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM0.v" 63 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 90 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[27\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_tq92.tdf" 931 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM0.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM0.v" 63 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 90 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[28\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_tq92.tdf" 964 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM0.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM0.v" 63 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 90 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[29\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_tq92.tdf" 997 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM0.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM0.v" 63 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 90 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[30\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_tq92.tdf" 1030 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM0.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM0.v" 63 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 90 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[31\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_tq92.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM0.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM0.v" 63 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 90 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[0\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_uq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_uq92.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM1.v" 62 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 75 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[1\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_uq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_uq92.tdf" 73 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM1.v" 62 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 75 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[2\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_uq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_uq92.tdf" 106 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM1.v" 62 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 75 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[3\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_uq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_uq92.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM1.v" 62 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 75 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[4\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_uq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_uq92.tdf" 172 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM1.v" 62 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 75 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[5\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_uq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_uq92.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM1.v" 62 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 75 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[6\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_uq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_uq92.tdf" 238 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM1.v" 62 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 75 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[7\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_uq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_uq92.tdf" 271 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM1.v" 62 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 75 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[8\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_uq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_uq92.tdf" 304 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM1.v" 62 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 75 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[9\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_uq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_uq92.tdf" 337 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM1.v" 62 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 75 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[10\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_uq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_uq92.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM1.v" 62 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 75 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[11\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_uq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_uq92.tdf" 403 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM1.v" 62 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 75 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[12\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_uq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_uq92.tdf" 436 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM1.v" 62 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 75 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[13\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_uq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_uq92.tdf" 469 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM1.v" 62 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 75 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[14\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_uq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_uq92.tdf" 502 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM1.v" 62 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 75 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[15\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_uq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_uq92.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM1.v" 62 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 75 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[16\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_uq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_uq92.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM1.v" 62 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 75 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[17\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_uq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_uq92.tdf" 601 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM1.v" 62 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 75 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[18\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_uq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_uq92.tdf" 634 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM1.v" 62 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 75 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[19\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_uq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_uq92.tdf" 667 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM1.v" 62 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 75 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[20\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_uq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_uq92.tdf" 700 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM1.v" 62 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 75 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[21\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_uq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_uq92.tdf" 733 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM1.v" 62 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 75 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[22\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_uq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_uq92.tdf" 766 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM1.v" 62 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 75 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[23\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_uq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_uq92.tdf" 799 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM1.v" 62 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 75 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[24\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_uq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_uq92.tdf" 832 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM1.v" 62 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 75 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[25\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_uq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_uq92.tdf" 865 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM1.v" 62 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 75 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[26\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_uq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_uq92.tdf" 898 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM1.v" 62 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 75 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[27\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_uq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_uq92.tdf" 931 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM1.v" 62 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 75 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[28\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_uq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_uq92.tdf" 964 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM1.v" 62 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 75 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[29\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_uq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_uq92.tdf" 997 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM1.v" 62 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 75 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[30\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_uq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_uq92.tdf" 1030 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM1.v" 62 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 75 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[31\] " "Synthesized away node \"Milestone_2:M2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_uq92.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/altsyncram_uq92.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/dual_port_RAM1.v" 62 0 0 } } { "Milestone_2.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_2.v" 75 0 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 226 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122859912 "|final_project|Milestone_2:M2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1480122859912 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1480122859912 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Milestone_1:M1_unit\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Milestone_1:M1_unit\|Mult1\"" {  } { { "Milestone_1.v" "Mult1" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 131 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122863978 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Milestone_1:M1_unit\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Milestone_1:M1_unit\|Mult0\"" {  } { { "Milestone_1.v" "Mult0" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 119 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122863978 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Milestone_1:M1_unit\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Milestone_1:M1_unit\|Mult2\"" {  } { { "Milestone_1.v" "Mult2" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 143 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122863978 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1480122863978 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Milestone_1:M1_unit\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Milestone_1:M1_unit\|lpm_mult:Mult1\"" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 131 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122864042 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Milestone_1:M1_unit\|lpm_mult:Mult1 " "Instantiated megafunction \"Milestone_1:M1_unit\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122864043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122864043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 50 " "Parameter \"LPM_WIDTHP\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122864043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 50 " "Parameter \"LPM_WIDTHR\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122864043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122864043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122864043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122864043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122864043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122864043 ""}  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 131 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1480122864043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l8t " "Found entity 1: mult_l8t" {  } { { "db/mult_l8t.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/mult_l8t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480122864128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480122864128 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Milestone_1:M1_unit\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Milestone_1:M1_unit\|lpm_mult:Mult0\"" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 119 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122864147 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Milestone_1:M1_unit\|lpm_mult:Mult0 " "Instantiated megafunction \"Milestone_1:M1_unit\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122864147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122864147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 49 " "Parameter \"LPM_WIDTHP\" = \"49\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122864147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 49 " "Parameter \"LPM_WIDTHR\" = \"49\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122864147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122864147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122864147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122864147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122864147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122864147 ""}  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 119 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1480122864147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_r8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_r8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_r8t " "Found entity 1: mult_r8t" {  } { { "db/mult_r8t.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/mult_r8t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480122864227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480122864227 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Milestone_1:M1_unit\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"Milestone_1:M1_unit\|lpm_mult:Mult2\"" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 143 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122864246 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Milestone_1:M1_unit\|lpm_mult:Mult2 " "Instantiated megafunction \"Milestone_1:M1_unit\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122864246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122864246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 47 " "Parameter \"LPM_WIDTHP\" = \"47\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122864246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 47 " "Parameter \"LPM_WIDTHR\" = \"47\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122864246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122864246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122864246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122864246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122864246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480122864246 ""}  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 143 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1480122864246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_n8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_n8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_n8t " "Found entity 1: mult_n8t" {  } { { "db/mult_n8t.tdf" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/db/mult_n8t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480122864331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480122864331 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1480122864917 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "126 " "Ignored 126 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "126 " "Ignored 126 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1480122864990 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1480122864990 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Milestone_1.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/Milestone_1.v" 16 -1 0 } } { "UART_SRAM_interface.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/UART_SRAM_interface.v" 24 -1 0 } } { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 72 -1 0 } } { "SRAM_Controller.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/SRAM_Controller.v" 30 -1 0 } } { "SRAM_Controller.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/SRAM_Controller.v" 31 -1 0 } } { "UART_Receive_Controller.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/UART_Receive_Controller.v" 29 -1 0 } } { "PB_Controller.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/PB_Controller.v" 22 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1480122865173 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1480122865174 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[3\]\[1\] GND " "Pin \"SEVEN_SEGMENT_N_O\[3\]\[1\]\" is stuck at GND" {  } { { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480122868802 "|final_project|SEVEN_SEGMENT_N_O[3][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_GREEN_O\[0\] GND " "Pin \"LED_GREEN_O\[0\]\" is stuck at GND" {  } { { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480122868802 "|final_project|LED_GREEN_O[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_GREEN_O\[8\] GND " "Pin \"LED_GREEN_O\[8\]\" is stuck at GND" {  } { { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480122868802 "|final_project|LED_GREEN_O[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_O GND " "Pin \"VGA_SYNC_O\" is stuck at GND" {  } { { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480122868802 "|final_project|VGA_SYNC_O"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TX_O VCC " "Pin \"UART_TX_O\" is stuck at VCC" {  } { { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480122868802 "|final_project|UART_TX_O"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1480122868802 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "120 " "120 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1480122873316 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.map.smsg " "Generated suppressed messages file C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1480122873538 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1480122874023 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122874023 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PUSH_BUTTON_I\[1\] " "No output dependent on input pin \"PUSH_BUTTON_I\[1\]\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122874363 "|final_project|PUSH_BUTTON_I[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PUSH_BUTTON_I\[2\] " "No output dependent on input pin \"PUSH_BUTTON_I\[2\]\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122874363 "|final_project|PUSH_BUTTON_I[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PUSH_BUTTON_I\[3\] " "No output dependent on input pin \"PUSH_BUTTON_I\[3\]\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122874363 "|final_project|PUSH_BUTTON_I[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[1\] " "No output dependent on input pin \"SWITCH_I\[1\]\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122874363 "|final_project|SWITCH_I[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[2\] " "No output dependent on input pin \"SWITCH_I\[2\]\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122874363 "|final_project|SWITCH_I[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[3\] " "No output dependent on input pin \"SWITCH_I\[3\]\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122874363 "|final_project|SWITCH_I[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[4\] " "No output dependent on input pin \"SWITCH_I\[4\]\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122874363 "|final_project|SWITCH_I[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[5\] " "No output dependent on input pin \"SWITCH_I\[5\]\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122874363 "|final_project|SWITCH_I[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[6\] " "No output dependent on input pin \"SWITCH_I\[6\]\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122874363 "|final_project|SWITCH_I[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[7\] " "No output dependent on input pin \"SWITCH_I\[7\]\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122874363 "|final_project|SWITCH_I[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[8\] " "No output dependent on input pin \"SWITCH_I\[8\]\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122874363 "|final_project|SWITCH_I[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[9\] " "No output dependent on input pin \"SWITCH_I\[9\]\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122874363 "|final_project|SWITCH_I[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[10\] " "No output dependent on input pin \"SWITCH_I\[10\]\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122874363 "|final_project|SWITCH_I[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[11\] " "No output dependent on input pin \"SWITCH_I\[11\]\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122874363 "|final_project|SWITCH_I[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[12\] " "No output dependent on input pin \"SWITCH_I\[12\]\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122874363 "|final_project|SWITCH_I[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[13\] " "No output dependent on input pin \"SWITCH_I\[13\]\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122874363 "|final_project|SWITCH_I[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[14\] " "No output dependent on input pin \"SWITCH_I\[14\]\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122874363 "|final_project|SWITCH_I[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[15\] " "No output dependent on input pin \"SWITCH_I\[15\]\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122874363 "|final_project|SWITCH_I[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[16\] " "No output dependent on input pin \"SWITCH_I\[16\]\"" {  } { { "final_project.v" "" { Text "C:/Users/jack/Desktop/verilog_image_decompression/final_project/final_project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480122874363 "|final_project|SWITCH_I[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1480122874363 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2691 " "Implemented 2691 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1480122874365 ""} { "Info" "ICUT_CUT_TM_OPINS" "124 " "Implemented 124 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1480122874365 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1480122874365 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2514 " "Implemented 2514 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1480122874365 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1480122874365 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "12 " "Implemented 12 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1480122874365 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1480122874365 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 216 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 216 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "533 " "Peak virtual memory: 533 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480122874468 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 25 20:14:34 2016 " "Processing ended: Fri Nov 25 20:14:34 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480122874468 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480122874468 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480122874468 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1480122874468 ""}
