# compile vhdl design source files
vhdl xil_defaultlib  "../../../alu4.srcs/sources_1/new/adder1.vhd"
vhdl xil_defaultlib  "../../../alu4.srcs/sources_1/new/alu1.vhd"
vhdl xil_defaultlib  "../../../alu4.srcs/sources_1/new/alu4.vhd"
vhdl xil_defaultlib  "../../../alu4.srcs/sim_1/new/Alu4_tb.vhd"

# Do not sort compile order
nosort
