VPR FPGA Placement and Routing.
Version: 8.1.0-dev+9e53e9a0a
Revision: v8.0.0-7093-g9e53e9a0a
Compiled: 2023-03-22T18:43:34
Compiler: GNU 11.3.0 on Linux-5.19.0-35-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/fizza/work/uart_receiver/run001/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_40nm/sha1/MIN_ROUTE_CHAN_WIDTH/arch/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_40nm.xml sha1.blif --route_chan_width 300 --constant_net_method route


Architecture file: /home/fizza/work/uart_receiver/run001/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_40nm/sha1/MIN_ROUTE_CHAN_WIDTH/arch/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_40nm.xml
Circuit name: sha1

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'frac_lut6' input port 'in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'frac_lut6' output port 'lut6_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 5: Model 'frac_lut6' output port 'lut5_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'frac_lut6' output port 'lut4_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'frac_logic[default]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.01 seconds (max_rss 18.6 MiB, delta_rss +1.5 MiB)

Timing analysis: ON
Circuit netlist file: sha1.net
Circuit placement file: sha1.place
Circuit routing file: sha1.route
Circuit SDC file: sha1.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 300
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 0
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 300
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
# Building complex block graph took 0.05 seconds (max_rss 22.1 MiB, delta_rss +3.5 MiB)
Circuit file: sha1.blif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.06 seconds (max_rss 29.5 MiB, delta_rss +7.2 MiB)
# Clean circuit
Absorbed 36 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 3
Swept block(s)      : 3
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 29.6 MiB, delta_rss +0.1 MiB)
# Compress circuit
# Compress circuit took 0.01 seconds (max_rss 29.6 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 29.6 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 2558
    .input :      38
    .latch :     893
    .output:      36
    6-LUT  :    1591
  Nets  : 2522
    Avg Fanout:     4.0
    Max Fanout:   893.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 12553
  Timing Graph Edges: 20026
  Timing Graph Levels: 48
# Build Timing Graph took 0.02 seconds (max_rss 31.1 MiB, delta_rss +1.4 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk_i' Fanout: 893 pins (7.1%), 893 blocks (34.9%)
# Load Timing Constraints

SDC file 'sha1.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clk_i'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clk_i' Source: 'clk_i.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 31.1 MiB, delta_rss +0.0 MiB)
# Packing
Begin packing 'sha1.blif'.

After removing unused inputs...
	total blocks: 2558, total nets: 2522, total inputs: 38, total outputs: 36
Begin prepacking.

There is one chain in this architecture called "chain" with the following starting points:
	clb[0]/fle[0]/arithmetic[0]/adder[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Packing with pin utilization targets: io:1,1 clb:0.8,1 memory:1,1 mult_36:1,1
Packing with high fanout thresholds: io:128 clb:32 memory:128 mult_36:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
    66/1672      3%                            3     5 x 5     
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
   132/1672      7%                            5     5 x 5     
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
   198/1672     11%                            7     6 x 6     
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
   264/1672     15%                            9     6 x 6     
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
   330/1672     19%                           12     6 x 6     
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
   396/1672     23%                           14     7 x 7     
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
   462/1672     27%                           17     7 x 7     
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
   528/1672     31%                           20     7 x 7     
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
   594/1672     35%                           22     8 x 8     
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
   660/1672     39%                           25     9 x 9     
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
   726/1672     43%                           28     9 x 9     
Failed route at end, repack cluster trying detailed routing at each stage.
   792/1672     47%                           31     9 x 9     
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
   858/1672     51%                           34     9 x 9     
Failed route at end, repack cluster trying detailed routing at each stage.
   924/1672     55%                           38    10 x 10    
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
   990/1672     59%                           42    10 x 10    
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
  1056/1672     63%                           45    10 x 10    
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
  1122/1672     67%                           49    10 x 10    
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
  1188/1672     71%                           52    11 x 11    
Failed route at end, repack cluster trying detailed routing at each stage.
  1254/1672     75%                           56    11 x 11    
Failed route at end, repack cluster trying detailed routing at each stage.
  1320/1672     78%                           61    11 x 11    
  1386/1672     82%                           68    12 x 12    
Failed route at end, repack cluster trying detailed routing at each stage.
  1452/1672     86%                           73    12 x 12    
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
  1518/1672     90%                           76    13 x 13    
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
  1584/1672     94%                           80    13 x 13    
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
  1650/1672     98%                           84    13 x 13    
  1716/1672    102%                           90    13 x 13    
  1782/1672    106%                           97    14 x 14    
  1848/1672    110%                          103    14 x 14    
Failed route at end, repack cluster trying detailed routing at each stage.
  1914/1672    114%                          108    14 x 14    
Failed route at end, repack cluster trying detailed routing at each stage.
  1980/1672    118%                          113    15 x 15    
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
  2046/1672    122%                          116    15 x 15    
Failed route at end, repack cluster trying detailed routing at each stage.
  2112/1672    126%                          121    15 x 15    
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
  2178/1672    130%                          125    15 x 15    
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
  2244/1672    134%                          129    15 x 15    
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
  2310/1672    138%                          133    16 x 16    
Failed route at end, repack cluster trying detailed routing at each stage.
  2376/1672    142%                          138    16 x 16    
  2442/1672    146%                          155    17 x 17    

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 1435
  LEs used for logic and registers    : 875
  LEs used for logic only             : 560
  LEs used for registers only         : 0

Incr Slack updates 1 in 0.000238305 sec
Full Max Req/Worst Slack updates 1 in 2.4277e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.00034949 sec
FPGA sized to 17 x 17 (auto)
Device Utilization: 0.54 (target 1.00)
	Block Utilization: 0.15 Type: io
	Block Utilization: 0.86 Type: clb

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         74                               0.486486                     0.513514   
       clb        147                                20.7551                      6.96599   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 1460 out of 2522 nets, 1062 nets not absorbed.

Netlist conversion complete.

# Packing took 8.81 seconds (max_rss 42.9 MiB, delta_rss +11.8 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'sha1.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.21122 seconds).
# Load packing took 0.22 seconds (max_rss 79.9 MiB, delta_rss +37.0 MiB)
Warning 7: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io         : 74
   inpad     : 38
   outpad    : 36
  clb        : 147
   fle       : 1435
    ble5     : 801
     lut5    : 794
      lut    : 794
     ff      : 364
    ble6     : 797
     lut6    : 797
      lut    : 797
     ff      : 529

# Create Device
## Build Device Grid
FPGA sized to 17 x 17: 289 grid tiles (auto)

Resource usage...
	Netlist
		74	blocks of type: io
	Architecture
		480	blocks of type: io
	Netlist
		147	blocks of type: clb
	Architecture
		171	blocks of type: clb
	Netlist
		0	blocks of type: mult_36
	Architecture
		4	blocks of type: mult_36
	Netlist
		0	blocks of type: memory
	Architecture
		14	blocks of type: memory

Device Utilization: 0.54 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.15 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.86 Logical Block: clb
	Physical Tile memory:
	Block Utilization: 0.00 Logical Block: memory
	Physical Tile mult_36:
	Block Utilization: 0.00 Logical Block: mult_36

FPGA size limited by block type(s): clb

## Build Device Grid took 0.00 seconds (max_rss 79.9 MiB, delta_rss +0.0 MiB)
Warning 8: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 300
Y-direction routing channel width is 300
## Build tileable routing resource graph took 0.93 seconds (max_rss 79.9 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 67721
  RR Graph Edges: 786093
# Create Device took 0.96 seconds (max_rss 79.9 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 1.72 seconds (max_rss 79.9 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 79.9 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 1.72 seconds (max_rss 79.9 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
## Computing delta delays took 0.11 seconds (max_rss 79.9 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.11 seconds (max_rss 79.9 MiB, delta_rss +0.0 MiB)
Using simple RL 'Softmax agent' for choosing move types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 79.9 MiB, delta_rss +0.0 MiB)

There are 2942 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 17455

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 58.184 td_cost: 2.59471e-07
Initial placement estimated Critical Path Delay (CPD): 14.2468 ns
Initial placement estimated setup Total Negative Slack (sTNS): -2931.78 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -14.2468 ns

Initial placement estimated setup slack histogram:
[ -1.4e-08: -1.3e-08)   6 (  0.6%) |
[ -1.3e-08: -1.1e-08)   5 (  0.5%) |
[ -1.1e-08:   -1e-08)   3 (  0.3%) |
[   -1e-08: -8.7e-09)   8 (  0.9%) |*
[ -8.7e-09: -7.3e-09)  34 (  3.7%) |**
[ -7.3e-09: -5.9e-09)  26 (  2.8%) |**
[ -5.9e-09: -4.5e-09)  34 (  3.7%) |**
[ -4.5e-09: -3.1e-09)  60 (  6.5%) |****
[ -3.1e-09: -1.8e-09) 691 ( 74.4%) |***********************************************
[ -1.8e-09: -3.6e-10)  62 (  6.7%) |****
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 667
Warning 9: Starting t: 94 of 221 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 4.7e-04   0.924      47.85 2.1497e-07  13.617  -2.69e+03  -13.617   0.469  0.0407   16.0     1.00       667  0.200
   2    0.0 4.5e-04   0.969      43.32 2.1243e-07  12.023  -2.66e+03  -12.023   0.444  0.0166   16.0     1.00      1334  0.950
   3    0.0 4.2e-04   0.975      40.56 2.0402e-07  11.960  -2.64e+03  -11.960   0.375  0.0140   16.0     1.00      2001  0.950
   4    0.0 4.0e-04   0.986      39.19 1.3531e-07  11.969  -2.69e+03  -11.969   0.355  0.0102   15.0     1.49      2668  0.950
   5    0.0 3.8e-04   0.990      37.79 9.7352e-08  11.782  -2.55e+03  -11.782   0.319  0.0034   13.7     2.08      3335  0.950
   6    0.0 3.6e-04   0.986      36.76 7.5614e-08  11.695  -2.55e+03  -11.695   0.336  0.0099   12.0     2.85      4002  0.950
   7    0.0 3.5e-04   0.992      35.75 6.3527e-08  11.703  -2.56e+03  -11.703   0.342  0.0040   10.8     3.43      4669  0.950
   8    0.0 3.3e-04   0.992      35.25 5.6378e-08  11.884  -2.59e+03  -11.884   0.319  0.0052    9.7     3.93      5336  0.950
   9    0.0 3.1e-04   0.997      34.86 5.2445e-08  11.666  -2.56e+03  -11.666   0.295  0.0012    8.6     4.48      6003  0.950
  10    0.0 3.0e-04   0.993      34.44 5.0301e-08  11.560  -2.57e+03  -11.560   0.319  0.0027    7.3     5.05      6670  0.950
  11    0.0 2.8e-04   0.997      34.20 4.7508e-08  11.560  -2.56e+03  -11.560   0.300  0.0024    6.4     5.46      7337  0.950
  12    0.0 2.7e-04   0.993      33.67 4.4476e-08  11.626  -2.56e+03  -11.626   0.286  0.0029    5.5     5.89      8004  0.950
  13    0.0 2.5e-04   0.997      33.28 4.3461e-08  11.497  -2.53e+03  -11.497   0.261  0.0014    4.7     6.28      8671  0.950
  14    0.0 2.4e-04   0.998      33.17 4.1855e-08  11.498  -2.52e+03  -11.498   0.267  0.0023    3.8     6.67      9338  0.950
  15    0.0 2.3e-04   0.999      32.82 4.0078e-08  11.555  -2.52e+03  -11.555   0.264  0.0010    3.2     6.98     10005  0.950
  16    0.0 2.2e-04   0.997      32.72 3.9257e-08  11.583  -2.55e+03  -11.583   0.306  0.0026    2.6     7.25     10672  0.950
  17    0.0 2.1e-04   0.995      32.31 3.9246e-08  11.525  -2.52e+03  -11.525   0.348  0.0027    2.3     7.41     11339  0.950
  18    0.0 2.0e-04   0.995      32.11 3.8595e-08  11.525  -2.52e+03  -11.525   0.339  0.0023    2.1     7.51     12006  0.950
  19    0.0 1.9e-04   0.998      31.99 3.8098e-08  11.475  -2.54e+03  -11.475   0.300  0.0020    1.8     7.60     12673  0.950
  20    0.0 1.8e-04   0.998      31.79 3.8202e-08  11.404  -2.55e+03  -11.404   0.285  0.0011    1.6     7.72     13340  0.950
  21    0.0 1.7e-04   0.999      31.77 3.7576e-08  11.405  -2.54e+03  -11.405   0.321  0.0005    1.3     7.84     14007  0.950
  22    0.0 1.6e-04   1.001      31.79 3.7279e-08  11.417  -2.54e+03  -11.417   0.313  0.0004    1.2     7.91     14674  0.950
  23    0.0 1.5e-04   0.999      31.73 3.6373e-08  11.477  -2.54e+03  -11.477   0.289  0.0008    1.0     7.98     15341  0.950
  24    0.0 1.4e-04   1.000      31.73 3.6911e-08  11.442  -2.53e+03  -11.442   0.280  0.0007    1.0     8.00     16008  0.950
  25    0.0 1.4e-04   0.999      31.72 3.6486e-08  11.450  -2.54e+03  -11.450   0.300  0.0013    1.0     8.00     16675  0.950
  26    0.0 1.3e-04   1.000      31.61 3.6562e-08  11.450  -2.54e+03  -11.450   0.256  0.0006    1.0     8.00     17342  0.950
  27    0.0 1.2e-04   0.999      31.58 3.6348e-08  11.450  -2.54e+03  -11.450   0.306  0.0008    1.0     8.00     18009  0.950
  28    0.0 1.2e-04   0.999      31.43 3.7169e-08  11.399  -2.54e+03  -11.399   0.247  0.0006    1.0     8.00     18676  0.950
  29    0.0 1.1e-04   1.000      31.38 3.7117e-08  11.400  -2.54e+03  -11.400   0.261  0.0002    1.0     8.00     19343  0.950
  30    0.0 1.1e-04   0.999      31.31 3.7096e-08  11.400  -2.54e+03  -11.400   0.243  0.0005    1.0     8.00     20010  0.950
  31    0.0 1.0e-04   0.999      31.21 3.7106e-08  11.400  -2.54e+03  -11.400   0.208  0.0003    1.0     8.00     20677  0.950
  32    0.0 9.6e-05   1.000      31.23 3.7089e-08  11.400  -2.54e+03  -11.400   0.232  0.0004    1.0     8.00     21344  0.950
  33    0.0 9.1e-05   1.000      31.19 3.7102e-08  11.400  -2.54e+03  -11.400   0.219  0.0002    1.0     8.00     22011  0.950
  34    0.0 8.7e-05   1.000      31.14 3.7135e-08  11.400  -2.55e+03  -11.400   0.211  0.0003    1.0     8.00     22678  0.950
  35    0.0 8.2e-05   0.999      31.15 3.7124e-08  11.400  -2.55e+03  -11.400   0.195  0.0004    1.0     8.00     23345  0.950
  36    0.0 7.8e-05   1.000      31.12 3.712e-08   11.400  -2.54e+03  -11.400   0.211  0.0002    1.0     8.00     24012  0.950
  37    0.0 7.4e-05   1.000      31.11 3.7096e-08  11.400  -2.54e+03  -11.400   0.208  0.0003    1.0     8.00     24679  0.950
  38    0.0 7.1e-05   1.000      31.05 3.7089e-08  11.400  -2.54e+03  -11.400   0.193  0.0002    1.0     8.00     25346  0.950
  39    0.0 6.7e-05   1.000      31.07 3.7088e-08  11.400  -2.54e+03  -11.400   0.169  0.0001    1.0     8.00     26013  0.950
  40    0.0 6.4e-05   1.000      31.05 3.7076e-08  11.400  -2.54e+03  -11.400   0.193  0.0002    1.0     8.00     26680  0.950
  41    0.0 6.0e-05   1.000      31.04 3.7081e-08  11.400  -2.54e+03  -11.400   0.207  0.0001    1.0     8.00     27347  0.950
  42    0.0 5.7e-05   1.000      31.03 3.7109e-08  11.400  -2.54e+03  -11.400   0.217  0.0002    1.0     8.00     28014  0.950
  43    0.0 5.5e-05   1.000      31.01 3.7084e-08  11.400  -2.54e+03  -11.400   0.156  0.0001    1.0     8.00     28681  0.950
  44    0.0 5.2e-05   1.000      31.00 3.7082e-08  11.400  -2.54e+03  -11.400   0.172  0.0001    1.0     8.00     29348  0.950
  45    0.0 4.9e-05   1.000      30.99 3.7081e-08  11.400  -2.54e+03  -11.400   0.168  0.0003    1.0     8.00     30015  0.950
  46    0.0 4.7e-05   1.000      30.98 3.7095e-08  11.400  -2.54e+03  -11.400   0.187  0.0002    1.0     8.00     30682  0.950
  47    0.0 4.4e-05   1.000      30.99 3.7098e-08  11.400  -2.54e+03  -11.400   0.156  0.0001    1.0     8.00     31349  0.950
  48    0.0 4.2e-05   1.000      30.99 3.7081e-08  11.400  -2.54e+03  -11.400   0.175  0.0002    1.0     8.00     32016  0.950
  49    0.0 4.0e-05   1.000      30.99 3.7082e-08  11.400  -2.54e+03  -11.400   0.183  0.0002    1.0     8.00     32683  0.950
  50    0.0 3.8e-05   1.000      30.98 3.7092e-08  11.400  -2.54e+03  -11.400   0.151  0.0002    1.0     8.00     33350  0.950
  51    0.0 3.6e-05   1.000      30.94 3.7095e-08  11.400  -2.54e+03  -11.400   0.151  0.0002    1.0     8.00     34017  0.950
  52    0.0 3.4e-05   1.000      30.94 3.7094e-08  11.400  -2.54e+03  -11.400   0.141  0.0003    1.0     8.00     34684  0.950
  53    0.0 2.8e-05   1.000      30.95 3.706e-08   11.399  -2.54e+03  -11.399   0.127  0.0002    1.0     8.00     35351  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=30.9298, TD costs=3.70875e-08, CPD= 11.400 (ns) 
  54    0.0 2.2e-05   1.000      30.91 3.7088e-08  11.400  -2.54e+03  -11.400   0.118  0.0002    1.0     8.00     36018  0.800
  55    0.0 1.8e-05   1.000      30.88 3.7089e-08  11.400  -2.54e+03  -11.400   0.088  0.0001    1.0     8.00     36685  0.800
  56    0.0 1.4e-05   1.000      30.87 3.7085e-08  11.400  -2.55e+03  -11.400   0.061  0.0000    1.0     8.00     37352  0.800
  57    0.0 1.1e-05   1.000      30.87 3.7086e-08  11.400  -2.55e+03  -11.400   0.060  0.0001    1.0     8.00     38019  0.800
  58    0.0 9.0e-06   1.000      30.86 3.7086e-08  11.400  -2.54e+03  -11.400   0.067  0.0000    1.0     8.00     38686  0.800
  59    0.0 7.2e-06   1.000      30.86 3.7086e-08  11.400  -2.55e+03  -11.400   0.061  0.0000    1.0     8.00     39353  0.800
  60    0.0 5.8e-06   1.000      30.85 3.7085e-08  11.400  -2.54e+03  -11.400   0.046  0.0000    1.0     8.00     40020  0.800
  61    0.0 0.0e+00   1.000      30.85 3.7085e-08  11.400  -2.54e+03  -11.400   0.021  0.0000    1.0     8.00     40687  0.800
## Placement Quench took 0.01 seconds (max_rss 79.9 MiB)
post-quench CPD = 11.3995 (ns) 

BB estimate of min-dist (placement) wire length: 9256

Completed placement consistency check successfully.

Swaps called: 40908

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 11.3995 ns, Fmax: 87.7228 MHz
Placement estimated setup Worst Negative Slack (sWNS): -11.3995 ns
Placement estimated setup Total Negative Slack (sTNS): -2544.47 ns

Placement estimated setup slack histogram:
[ -1.1e-08:   -1e-08)   6 (  0.6%) |
[   -1e-08: -9.2e-09)   5 (  0.5%) |
[ -9.2e-09: -8.1e-09)   6 (  0.6%) |
[ -8.1e-09:   -7e-09)  29 (  3.1%) |**
[   -7e-09: -5.9e-09)  27 (  2.9%) |**
[ -5.9e-09: -4.8e-09)  22 (  2.4%) |*
[ -4.8e-09: -3.7e-09)  40 (  4.3%) |***
[ -3.7e-09: -2.6e-09)  47 (  5.1%) |***
[ -2.6e-09: -1.5e-09) 702 ( 75.6%) |***********************************************
[ -1.5e-09: -3.6e-10)  45 (  4.8%) |***

Placement estimated geomean non-virtual intra-domain period: 11.3995 ns (87.7228 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 11.3995 ns (87.7228 MHz)

Placement cost: 0.999984, bb_cost: 30.853, td_cost: 3.70853e-08, 

Placement resource usage:
  io  implemented as io : 74
  clb implemented as clb: 147

Placement number of temperatures: 61
Placement total # of swap attempts: 40908
	Swaps accepted:  9503 (23.2 %)
	Swaps rejected: 27831 (68.0 %)
	Swaps aborted :  3574 ( 8.7 %)


Percentage of different move types:
	Uniform move: 33.56 % (acc=24.72 %, rej=73.49 %, aborted=1.78 %)
	Median move: 21.66 % (acc=23.69 %, rej=61.88 %, aborted=14.43 %)
	W. Centroid move: 17.20 % (acc=25.20 %, rej=63.99 %, aborted=10.80 %)
	Centroid move: 22.56 % (acc=23.70 %, rej=64.23 %, aborted=12.07 %)
	W. Median move: 2.10 % (acc=5.83 %, rej=73.66 %, aborted=20.51 %)
	Crit. Uniform move: 1.37 % (acc=0.00 %, rej=100.00 %, aborted=0.00 %)
	Feasible Region move: 1.56 % (acc=0.00 %, rej=100.00 %, aborted=0.00 %)

Placement Quench timing analysis took 0.00392795 seconds (0.00321074 STA, 0.000717217 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.287637 seconds (0.234477 STA, 0.0531599 slack) (63 full updates: 63 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.63 seconds (max_rss 79.9 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 938 ( 30.4%) |***********************************************
[      0.1:      0.2) 842 ( 27.3%) |******************************************
[      0.2:      0.3) 336 ( 10.9%) |*****************
[      0.3:      0.4) 226 (  7.3%) |***********
[      0.4:      0.5) 135 (  4.4%) |*******
[      0.5:      0.6) 111 (  3.6%) |******
[      0.6:      0.7) 117 (  3.8%) |******
[      0.7:      0.8)  57 (  1.8%) |***
[      0.8:      0.9)  95 (  3.1%) |*****
[      0.9:        1) 230 (  7.5%) |************
## Initializing router criticalities took 0.06 seconds (max_rss 79.9 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.1     0.0    0  251669    1061    2942    1238 ( 1.828%)   14188 (10.6%)   12.310     -2701.    -12.310      0.000      0.000      N/A
Incr Slack updates 63 in 0.0204827 sec
Full Max Req/Worst Slack updates 15 in 0.00042029 sec
Incr Max Req/Worst Slack updates 48 in 0.0022623 sec
Incr Criticality updates 35 in 0.0146804 sec
Full Criticality updates 28 in 0.0128261 sec
   2    0.0     0.5   20  197544     724    2469     348 ( 0.514%)   14205 (10.6%)   12.310     -2696.    -12.310      0.000      0.000      N/A
   3    0.0     0.6    1   83768     324     918     248 ( 0.366%)   14251 (10.7%)   12.310     -2698.    -12.310      0.000      0.000      N/A
   4    0.0     0.8    0   81408     258     815     196 ( 0.289%)   14273 (10.7%)   12.310     -2697.    -12.310      0.000      0.000      N/A
   5    0.0     1.1    2   60544     206     621     132 ( 0.195%)   14367 (10.7%)   12.310     -2703.    -12.310      0.000      0.000      N/A
   6    0.0     1.4    0   45793     148     426      93 ( 0.137%)   14405 (10.8%)   12.310     -2701.    -12.310      0.000      0.000      N/A
   7    0.0     1.9    0   35148     107     302      52 ( 0.077%)   14446 (10.8%)   12.310     -2701.    -12.310      0.000      0.000      N/A
   8    0.0     2.4    0   20927      67     188      26 ( 0.038%)   14485 (10.8%)   12.310     -2702.    -12.310      0.000      0.000      N/A
   9    0.0     3.1    0   14377      42     107      15 ( 0.022%)   14518 (10.9%)   12.310     -2702.    -12.310      0.000      0.000      N/A
  10    0.0     4.1    0    6290      26      71      11 ( 0.016%)   14540 (10.9%)   12.310     -2702.    -12.310      0.000      0.000       14
  11    0.0     5.3    0    8898      18      49       7 ( 0.010%)   14566 (10.9%)   12.310     -2702.    -12.310      0.000      0.000       14
  12    0.0     6.9    0    3602      11      32       5 ( 0.007%)   14574 (10.9%)   12.310     -2702.    -12.310      0.000      0.000       15
  13    0.0     9.0    0    3388       9      28       3 ( 0.004%)   14571 (10.9%)   12.310     -2702.    -12.310      0.000      0.000       15
  14    0.0    11.6    0    1337       4      12       1 ( 0.001%)   14575 (10.9%)   12.310     -2702.    -12.310      0.000      0.000       15
  15    0.0    15.1    0     158       2       4       0 ( 0.000%)   14575 (10.9%)   12.310     -2702.    -12.310      0.000      0.000       15
Restoring best routing
Critical path: 12.3102 ns
Successfully routed after 15 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 914 ( 29.6%) |***********************************************
[      0.1:      0.2) 764 ( 24.7%) |***************************************
[      0.2:      0.3) 443 ( 14.4%) |***********************
[      0.3:      0.4) 228 (  7.4%) |************
[      0.4:      0.5) 120 (  3.9%) |******
[      0.5:      0.6) 114 (  3.7%) |******
[      0.6:      0.7) 114 (  3.7%) |******
[      0.7:      0.8)  59 (  1.9%) |***
[      0.8:      0.9)  96 (  3.1%) |*****
[      0.9:        1) 235 (  7.6%) |************
Router Stats: total_nets_routed: 3007 total_connections_routed: 8984 total_heap_pushes: 814851 total_heap_pops: 116273
# Routing took 0.34 seconds (max_rss 79.9 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.01 seconds (max_rss 79.9 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -1468335470
Circuit successfully routed with a channel width factor of 300.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 79.9 MiB, delta_rss +0.0 MiB)
Found 3938 mismatches between routing and packing results.
Fixed 2826 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.05 seconds (max_rss 79.9 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         74                               0.486486                     0.513514   
       clb        147                                20.7551                      6.96599   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 1460 out of 2522 nets, 1062 nets not absorbed.


Average number of bends per net: 2.44015  Maximum # of bends: 78

Number of global nets: 1
Number of routed nets (nonglobal): 1061
Wire length results (in units of 1 clb segments)...
	Total wirelength: 14575, average net length: 13.7370
	Maximum net length: 272

Wire length results in terms of physical segments...
	Total wiring segments used: 4269, average wire segments per net: 4.02356
	Maximum segments used by a net: 91
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)   0 (  0.0%) |
[      0.7:      0.8)   0 (  0.0%) |
[      0.5:      0.6)   4 (  0.8%) |
[      0.4:      0.5)   4 (  0.8%) |
[      0.3:      0.4)   4 (  0.8%) |
[      0.2:      0.3)  36 (  7.0%) |****
[      0.1:      0.2)  86 ( 16.8%) |***********
[        0:      0.1) 378 ( 73.8%) |***********************************************
Maximum routing channel utilization:      0.55 at (6,6)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      78  40.118      300
                         1      19   6.412      300
                         2      44  18.176      300
                         3      24   7.529      300
                         4      55  24.588      300
                         5      27  10.059      300
                         6     165  85.118      300
                         7      30  11.529      300
                         8      65  31.235      300
                         9      27  10.588      300
                        10      61  28.000      300
                        11      29  10.353      300
                        12      83  37.235      300
                        13      56  17.353      300
                        14      11   3.471      300
                        15       9   3.294      300
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       8   3.353      300
                         1      73  40.941      300
                         2       7   3.882      300
                         3      91  51.176      300
                         4     103  52.235      300
                         5      84  43.941      300
                         6      35  17.294      300
                         7      98  55.824      300
                         8      91  53.059      300
                         9      88  52.941      300
                        10      19   7.765      300
                        11      86  45.529      300
                        12      70  36.412      300
                        13      44  19.941      300
                        14      14   6.412      300
                        15      50  21.588      300

Total tracks in x-direction: 4800, in y-direction: 4800

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 1.84719e+07
	Total used logic block area: 7.92242e+06

Routing area (in minimum width transistor areas)...
	Total routing area: 4.62242e+06, per logic tile: 15994.5

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4  26856
                                                      Y      4  21824

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            4      0.0726

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            4       0.106

Segment usage by type (index): name type utilization
                               ---- ---- -----------
                                 L4    0       0.196

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  2.9e-10:  3.9e-10) 846 ( 91.1%) |***********************************************
[  3.9e-10:  4.9e-10)  26 (  2.8%) |*
[  4.9e-10:  5.8e-10)  24 (  2.6%) |*
[  5.8e-10:  6.8e-10)  10 (  1.1%) |*
[  6.8e-10:  7.7e-10)   7 (  0.8%) |
[  7.7e-10:  8.7e-10)   6 (  0.6%) |
[  8.7e-10:  9.7e-10)   8 (  0.9%) |
[  9.7e-10:  1.1e-09)   1 (  0.1%) |
[  1.1e-09:  1.2e-09)   0 (  0.0%) |
[  1.2e-09:  1.3e-09)   1 (  0.1%) |

Final critical path delay (least slack): 12.3102 ns, Fmax: 81.2337 MHz
Final setup Worst Negative Slack (sWNS): -12.3102 ns
Final setup Total Negative Slack (sTNS): -2701.64 ns

Final setup slack histogram:
[ -1.2e-08: -1.1e-08)   6 (  0.6%) |
[ -1.1e-08: -9.9e-09)   5 (  0.5%) |
[ -9.9e-09: -8.7e-09)   5 (  0.5%) |
[ -8.7e-09: -7.6e-09)  24 (  2.6%) |**
[ -7.6e-09: -6.4e-09)  28 (  3.0%) |**
[ -6.4e-09: -5.2e-09)  21 (  2.3%) |*
[ -5.2e-09:   -4e-09)  40 (  4.3%) |***
[   -4e-09: -2.8e-09)  40 (  4.3%) |***
[ -2.8e-09: -1.6e-09) 715 ( 77.0%) |***********************************************
[ -1.6e-09: -4.3e-10)  45 (  4.8%) |***

Final geomean non-virtual intra-domain period: 12.3102 ns (81.2337 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 12.3102 ns (81.2337 MHz)

Incr Slack updates 1 in 0.000261171 sec
Full Max Req/Worst Slack updates 1 in 3.1851e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.000370081 sec
Flow timing analysis took 0.500978 seconds (0.430636 STA, 0.0703419 slack) (81 full updates: 64 setup, 0 hold, 17 combined).
VPR suceeded
The entire flow of VPR took 13.28 seconds (max_rss 79.9 MiB)

Command line to execute: exit

Confirm selected options when call command 'exit':

Finish execution with 0 errors

The entire OpenFPGA flow took 13.2875 seconds

Thank you for using OpenFPGA!
Incr Slack updates 16 in 0.00320973 sec
Full Max Req/Worst Slack updates 2 in 5.2673e-05 sec
Incr Max Req/Worst Slack updates 14 in 0.000479526 sec
Incr Criticality updates 14 in 0.00385661 sec
Full Criticality updates 2 in 0.000746024 sec
