// Seed: 3870044127
module module_0 (
    input  tri0 id_0,
    output wor  id_1,
    output wand id_2
);
  assign id_2 = 1;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd97,
    parameter id_7 = 32'd20
) (
    input wor id_0,
    input tri id_1,
    output wire _id_2#(.id_9(1)),
    input wor id_3,
    input wor id_4,
    input supply1 id_5,
    output wor id_6,
    input tri1 _id_7
);
  logic [id_2 : id_7] id_10;
  wire id_11;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_6
  );
  initial $clog2(81);
  ;
endmodule
