#ifndef _MSR_H
#define _MSR_H

enum {
   IA32_APIC_BASE = 27,
   IA32_MTRR_PHYBASE0 = 512,
   IA32_MTRR_PHYSMASK0 = 513,
   IA32_MTRR_PHYBASE1 = 514,
   IA32_MTRR_PHYSMASK1 = 515,
   IA32_MTRR_PHYBASE2 = 516,
   IA32_MTRR_PHYSMASK2 = 517,
   IA32_MTRR_PHYBASE3 = 518,
   IA32_MTRR_PHYSMASK3 = 519,
   IA32_MTRR_PHYBASE4 = 520,
   IA32_MTRR_PHYSMASK4 = 521,
   IA32_MTRR_PHYBASE5 = 522,
   IA32_MTRR_PHYSMASK5 = 523,
   IA32_MTRR_PHYBASE6 = 524,
   IA32_MTRR_PHYSMASK6 = 525,
   IA32_MTRR_PHYBASE7 = 526,
   IA32_MTRR_PHYSMASK7 = 527,
   IA32_MTRR_PHYBASE8 = 528,
   IA32_MTRR_PHYSMASK8 = 529,
   IA32_MTRR_PHYBASE9 = 530,
   IA32_MTRR_PHYSMASK9 = 531,
   IA32_MTRR_DEF_TYPE = 767,
};

#endif /* _MSR_H */
