#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x14b704220 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14b7044a0 .scope module, "addiu_tb" "addiu_tb" 3 1;
 .timescale 0 0;
v0x14b721490_0 .net "active", 0 0, L_0x14b72a810;  1 drivers
v0x14b721540_0 .var "clk", 0 0;
v0x14b721650_0 .var "clk_enable", 0 0;
v0x14b7216e0_0 .net "data_address", 31 0, v0x14b71f270_0;  1 drivers
v0x14b721770_0 .net "data_read", 0 0, L_0x14b729f70;  1 drivers
v0x14b721800_0 .var "data_readdata", 31 0;
v0x14b721890_0 .net "data_write", 0 0, L_0x14b7298e0;  1 drivers
v0x14b721920_0 .net "data_writedata", 31 0, v0x14b717f10_0;  1 drivers
v0x14b7219f0_0 .net "instr_address", 31 0, L_0x14b72a940;  1 drivers
v0x14b721b00_0 .var "instr_readdata", 31 0;
v0x14b721b90_0 .net "register_v0", 31 0, L_0x14b7281b0;  1 drivers
v0x14b721c60_0 .var "reset", 0 0;
S_0x14b704d50 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 36, 3 36 0, S_0x14b7044a0;
 .timescale 0 0;
v0x14b704ec0_0 .var "imm", 15 0;
v0x14b714f80_0 .var "imm_instr", 31 0;
v0x14b715020_0 .var "opcode", 5 0;
v0x14b7150d0_0 .var "rs", 4 0;
v0x14b715180_0 .var "rt", 4 0;
E_0x14b7041f0 .event posedge, v0x14b718280_0;
S_0x14b715270 .scope module, "dut" "mips_cpu_harvard" 3 113, 4 1 0, S_0x14b7044a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x14b723300 .functor OR 1, L_0x14b722fb0, L_0x14b7231c0, C4<0>, C4<0>;
L_0x14b7233f0 .functor BUFZ 1, L_0x14b722aa0, C4<0>, C4<0>, C4<0>;
L_0x14b723780 .functor BUFZ 1, L_0x14b722bc0, C4<0>, C4<0>, C4<0>;
L_0x14b7238d0 .functor AND 1, L_0x14b722aa0, L_0x14b723a20, C4<1>, C4<1>;
L_0x14b723bc0 .functor OR 1, L_0x14b7238d0, L_0x14b723940, C4<0>, C4<0>;
L_0x14b723d00 .functor OR 1, L_0x14b723bc0, L_0x14b7236a0, C4<0>, C4<0>;
L_0x14b723df0 .functor OR 1, L_0x14b723d00, L_0x14b725090, C4<0>, C4<0>;
L_0x14b723ee0 .functor OR 1, L_0x14b723df0, L_0x14b724b70, C4<0>, C4<0>;
L_0x14b724a30 .functor AND 1, L_0x14b724540, L_0x14b724660, C4<1>, C4<1>;
L_0x14b724b70 .functor OR 1, L_0x14b7242e0, L_0x14b724a30, C4<0>, C4<0>;
L_0x14b725090 .functor AND 1, L_0x14b724810, L_0x14b724d00, C4<1>, C4<1>;
L_0x14b725610 .functor OR 1, L_0x14b724f30, L_0x14b7252c0, C4<0>, C4<0>;
L_0x14b722850 .functor OR 1, L_0x14b7259a0, L_0x14b725c50, C4<0>, C4<0>;
L_0x14b726030 .functor AND 1, L_0x14b7235a0, L_0x14b722850, C4<1>, C4<1>;
L_0x14b7261c0 .functor OR 1, L_0x14b725e10, L_0x14b726300, C4<0>, C4<0>;
L_0x14b725fc0 .functor OR 1, L_0x14b7261c0, L_0x14b7265b0, C4<0>, C4<0>;
L_0x14b726710 .functor AND 1, L_0x14b722aa0, L_0x14b725fc0, C4<1>, C4<1>;
L_0x14b7263e0 .functor AND 1, L_0x14b722aa0, L_0x14b7268d0, C4<1>, C4<1>;
L_0x14b724950 .functor AND 1, L_0x14b722aa0, L_0x14b726450, C4<1>, C4<1>;
L_0x14b727320 .functor AND 1, v0x14b71f150_0, v0x14b721190_0, C4<1>, C4<1>;
L_0x14b727390 .functor AND 1, L_0x14b727320, L_0x14b723ee0, C4<1>, C4<1>;
L_0x14b727570 .functor OR 1, L_0x14b724b70, L_0x14b725090, C4<0>, C4<0>;
L_0x14b728220 .functor BUFZ 32, L_0x14b727e50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14b7283d0 .functor BUFZ 32, L_0x14b728100, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14b729230 .functor AND 1, v0x14b721650_0, L_0x14b726710, C4<1>, C4<1>;
L_0x14b729370 .functor AND 1, L_0x14b729230, v0x14b71f150_0, C4<1>, C4<1>;
L_0x14b727bb0 .functor AND 1, L_0x14b729370, L_0x14b729480, C4<1>, C4<1>;
L_0x14b729870 .functor AND 1, v0x14b71f150_0, v0x14b721190_0, C4<1>, C4<1>;
L_0x14b7298e0 .functor AND 1, L_0x14b729870, L_0x14b724070, C4<1>, C4<1>;
L_0x14b7295c0 .functor OR 1, L_0x14b729790, L_0x14b729ac0, C4<0>, C4<0>;
L_0x14b729e00 .functor AND 1, L_0x14b7295c0, L_0x14b7296b0, C4<1>, C4<1>;
L_0x14b729f70 .functor OR 1, L_0x14b7236a0, L_0x14b729e00, C4<0>, C4<0>;
L_0x14b72a810 .functor BUFZ 1, v0x14b71f150_0, C4<0>, C4<0>, C4<0>;
L_0x14b72a940 .functor BUFZ 32, v0x14b71f1e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14b71a2c0_0 .net *"_ivl_102", 31 0, L_0x14b724c60;  1 drivers
L_0x1400404d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14b71a350_0 .net *"_ivl_105", 25 0, L_0x1400404d8;  1 drivers
L_0x140040520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14b71a3e0_0 .net/2u *"_ivl_106", 31 0, L_0x140040520;  1 drivers
v0x14b71a470_0 .net *"_ivl_108", 0 0, L_0x14b724810;  1 drivers
v0x14b71a500_0 .net *"_ivl_111", 5 0, L_0x14b724e90;  1 drivers
L_0x140040568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x14b71a5a0_0 .net/2u *"_ivl_112", 5 0, L_0x140040568;  1 drivers
v0x14b71a650_0 .net *"_ivl_114", 0 0, L_0x14b724d00;  1 drivers
v0x14b71a6f0_0 .net *"_ivl_118", 31 0, L_0x14b725220;  1 drivers
L_0x1400400a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x14b71a7a0_0 .net/2u *"_ivl_12", 5 0, L_0x1400400a0;  1 drivers
L_0x1400405b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14b71a8b0_0 .net *"_ivl_121", 25 0, L_0x1400405b0;  1 drivers
L_0x1400405f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x14b71a960_0 .net/2u *"_ivl_122", 31 0, L_0x1400405f8;  1 drivers
v0x14b71aa10_0 .net *"_ivl_124", 0 0, L_0x14b724f30;  1 drivers
v0x14b71aab0_0 .net *"_ivl_126", 31 0, L_0x14b7253f0;  1 drivers
L_0x140040640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14b71ab60_0 .net *"_ivl_129", 25 0, L_0x140040640;  1 drivers
L_0x140040688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x14b71ac10_0 .net/2u *"_ivl_130", 31 0, L_0x140040688;  1 drivers
v0x14b71acc0_0 .net *"_ivl_132", 0 0, L_0x14b7252c0;  1 drivers
v0x14b71ad60_0 .net *"_ivl_136", 31 0, L_0x14b725700;  1 drivers
L_0x1400406d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14b71aef0_0 .net *"_ivl_139", 25 0, L_0x1400406d0;  1 drivers
L_0x140040718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14b71af80_0 .net/2u *"_ivl_140", 31 0, L_0x140040718;  1 drivers
v0x14b71b030_0 .net *"_ivl_142", 0 0, L_0x14b7235a0;  1 drivers
v0x14b71b0d0_0 .net *"_ivl_145", 5 0, L_0x14b725ab0;  1 drivers
L_0x140040760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x14b71b180_0 .net/2u *"_ivl_146", 5 0, L_0x140040760;  1 drivers
v0x14b71b230_0 .net *"_ivl_148", 0 0, L_0x14b7259a0;  1 drivers
v0x14b71b2d0_0 .net *"_ivl_151", 5 0, L_0x14b725d70;  1 drivers
L_0x1400407a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x14b71b380_0 .net/2u *"_ivl_152", 5 0, L_0x1400407a8;  1 drivers
v0x14b71b430_0 .net *"_ivl_154", 0 0, L_0x14b725c50;  1 drivers
v0x14b71b4d0_0 .net *"_ivl_157", 0 0, L_0x14b722850;  1 drivers
L_0x1400400e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x14b71b570_0 .net/2u *"_ivl_16", 5 0, L_0x1400400e8;  1 drivers
v0x14b71b620_0 .net *"_ivl_161", 1 0, L_0x14b7260e0;  1 drivers
L_0x1400407f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x14b71b6d0_0 .net/2u *"_ivl_162", 1 0, L_0x1400407f0;  1 drivers
v0x14b71b780_0 .net *"_ivl_164", 0 0, L_0x14b725e10;  1 drivers
L_0x140040838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x14b71b820_0 .net/2u *"_ivl_166", 5 0, L_0x140040838;  1 drivers
v0x14b71b8d0_0 .net *"_ivl_168", 0 0, L_0x14b726300;  1 drivers
v0x14b71ae00_0 .net *"_ivl_171", 0 0, L_0x14b7261c0;  1 drivers
L_0x140040880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x14b71bb60_0 .net/2u *"_ivl_172", 5 0, L_0x140040880;  1 drivers
v0x14b71bbf0_0 .net *"_ivl_174", 0 0, L_0x14b7265b0;  1 drivers
v0x14b71bc80_0 .net *"_ivl_177", 0 0, L_0x14b725fc0;  1 drivers
L_0x1400408c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x14b71bd10_0 .net/2u *"_ivl_180", 5 0, L_0x1400408c8;  1 drivers
v0x14b71bdb0_0 .net *"_ivl_182", 0 0, L_0x14b7268d0;  1 drivers
L_0x140040910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x14b71be50_0 .net/2u *"_ivl_186", 5 0, L_0x140040910;  1 drivers
v0x14b71bf00_0 .net *"_ivl_188", 0 0, L_0x14b726450;  1 drivers
L_0x140040958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x14b71bfa0_0 .net/2u *"_ivl_196", 4 0, L_0x140040958;  1 drivers
v0x14b71c050_0 .net *"_ivl_199", 4 0, L_0x14b726a10;  1 drivers
v0x14b71c100_0 .net *"_ivl_20", 31 0, L_0x14b722e10;  1 drivers
v0x14b71c1b0_0 .net *"_ivl_201", 4 0, L_0x14b726fd0;  1 drivers
v0x14b71c260_0 .net *"_ivl_202", 4 0, L_0x14b727070;  1 drivers
v0x14b71c310_0 .net *"_ivl_207", 0 0, L_0x14b727320;  1 drivers
v0x14b71c3b0_0 .net *"_ivl_211", 0 0, L_0x14b727570;  1 drivers
L_0x1400409a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x14b71c450_0 .net/2u *"_ivl_212", 31 0, L_0x1400409a0;  1 drivers
v0x14b71c500_0 .net *"_ivl_214", 31 0, L_0x14b7275e0;  1 drivers
v0x14b71c5b0_0 .net *"_ivl_216", 31 0, L_0x14b727110;  1 drivers
v0x14b71c660_0 .net *"_ivl_218", 31 0, L_0x14b727880;  1 drivers
v0x14b71c710_0 .net *"_ivl_220", 31 0, L_0x14b727740;  1 drivers
v0x14b71c7c0_0 .net *"_ivl_229", 0 0, L_0x14b729230;  1 drivers
L_0x140040130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14b71c860_0 .net *"_ivl_23", 25 0, L_0x140040130;  1 drivers
v0x14b71c910_0 .net *"_ivl_231", 0 0, L_0x14b729370;  1 drivers
v0x14b71c9b0_0 .net *"_ivl_232", 31 0, L_0x14b7293e0;  1 drivers
L_0x140040ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14b71ca60_0 .net *"_ivl_235", 30 0, L_0x140040ac0;  1 drivers
L_0x140040b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x14b71cb10_0 .net/2u *"_ivl_236", 31 0, L_0x140040b08;  1 drivers
v0x14b71cbc0_0 .net *"_ivl_238", 0 0, L_0x14b729480;  1 drivers
L_0x140040178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x14b71cc60_0 .net/2u *"_ivl_24", 31 0, L_0x140040178;  1 drivers
v0x14b71cd10_0 .net *"_ivl_243", 0 0, L_0x14b729870;  1 drivers
L_0x140040b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x14b71cdb0_0 .net/2u *"_ivl_246", 5 0, L_0x140040b50;  1 drivers
L_0x140040b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x14b71ce60_0 .net/2u *"_ivl_250", 5 0, L_0x140040b98;  1 drivers
v0x14b71cf10_0 .net *"_ivl_257", 0 0, L_0x14b7296b0;  1 drivers
v0x14b71b970_0 .net *"_ivl_259", 0 0, L_0x14b729e00;  1 drivers
v0x14b71ba10_0 .net *"_ivl_26", 0 0, L_0x14b722fb0;  1 drivers
L_0x140040be0 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0x14b71bab0_0 .net/2u *"_ivl_262", 5 0, L_0x140040be0;  1 drivers
L_0x140040c28 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x14b71cfa0_0 .net/2u *"_ivl_266", 5 0, L_0x140040c28;  1 drivers
v0x14b71d050_0 .net *"_ivl_271", 15 0, L_0x14b72a4b0;  1 drivers
v0x14b71d100_0 .net *"_ivl_272", 17 0, L_0x14b72a060;  1 drivers
L_0x140040cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14b71d1b0_0 .net *"_ivl_275", 1 0, L_0x140040cb8;  1 drivers
v0x14b71d260_0 .net *"_ivl_278", 15 0, L_0x14b72a770;  1 drivers
v0x14b71d310_0 .net *"_ivl_28", 31 0, L_0x14b7230d0;  1 drivers
L_0x140040d00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14b71d3c0_0 .net *"_ivl_280", 1 0, L_0x140040d00;  1 drivers
v0x14b71d470_0 .net *"_ivl_283", 0 0, L_0x14b72a690;  1 drivers
L_0x140040d48 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x14b71d520_0 .net/2u *"_ivl_284", 13 0, L_0x140040d48;  1 drivers
L_0x140040d90 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x14b71d5d0_0 .net/2u *"_ivl_286", 13 0, L_0x140040d90;  1 drivers
v0x14b71d680_0 .net *"_ivl_288", 13 0, L_0x14b72aa30;  1 drivers
L_0x1400401c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14b71d730_0 .net *"_ivl_31", 25 0, L_0x1400401c0;  1 drivers
L_0x140040208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x14b71d7e0_0 .net/2u *"_ivl_32", 31 0, L_0x140040208;  1 drivers
v0x14b71d890_0 .net *"_ivl_34", 0 0, L_0x14b7231c0;  1 drivers
v0x14b71d930_0 .net *"_ivl_4", 31 0, L_0x14b722970;  1 drivers
v0x14b71d9e0_0 .net *"_ivl_41", 2 0, L_0x14b7234a0;  1 drivers
L_0x140040250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x14b71da90_0 .net/2u *"_ivl_42", 2 0, L_0x140040250;  1 drivers
v0x14b71db40_0 .net *"_ivl_49", 2 0, L_0x14b723830;  1 drivers
L_0x140040298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x14b71dbf0_0 .net/2u *"_ivl_50", 2 0, L_0x140040298;  1 drivers
v0x14b71dca0_0 .net *"_ivl_55", 0 0, L_0x14b723a20;  1 drivers
v0x14b71dd40_0 .net *"_ivl_57", 0 0, L_0x14b7238d0;  1 drivers
v0x14b71dde0_0 .net *"_ivl_59", 0 0, L_0x14b723bc0;  1 drivers
v0x14b71de80_0 .net *"_ivl_61", 0 0, L_0x14b723d00;  1 drivers
v0x14b71df20_0 .net *"_ivl_63", 0 0, L_0x14b723df0;  1 drivers
v0x14b71dfc0_0 .net *"_ivl_67", 2 0, L_0x14b723fb0;  1 drivers
L_0x1400402e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x14b71e070_0 .net/2u *"_ivl_68", 2 0, L_0x1400402e0;  1 drivers
L_0x140040010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14b71e120_0 .net *"_ivl_7", 25 0, L_0x140040010;  1 drivers
v0x14b71e1d0_0 .net *"_ivl_72", 31 0, L_0x14b724240;  1 drivers
L_0x140040328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14b71e280_0 .net *"_ivl_75", 25 0, L_0x140040328;  1 drivers
L_0x140040370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x14b71e330_0 .net/2u *"_ivl_76", 31 0, L_0x140040370;  1 drivers
v0x14b71e3e0_0 .net *"_ivl_78", 0 0, L_0x14b7242e0;  1 drivers
L_0x140040058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14b71e480_0 .net/2u *"_ivl_8", 31 0, L_0x140040058;  1 drivers
v0x14b71e530_0 .net *"_ivl_80", 31 0, L_0x14b7244a0;  1 drivers
L_0x1400403b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14b71e5e0_0 .net *"_ivl_83", 25 0, L_0x1400403b8;  1 drivers
L_0x140040400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x14b71e690_0 .net/2u *"_ivl_84", 31 0, L_0x140040400;  1 drivers
v0x14b71e740_0 .net *"_ivl_86", 0 0, L_0x14b724540;  1 drivers
v0x14b71e7e0_0 .net *"_ivl_89", 0 0, L_0x14b724400;  1 drivers
v0x14b71e890_0 .net *"_ivl_90", 31 0, L_0x14b724710;  1 drivers
L_0x140040448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14b71e940_0 .net *"_ivl_93", 30 0, L_0x140040448;  1 drivers
L_0x140040490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x14b71e9f0_0 .net/2u *"_ivl_94", 31 0, L_0x140040490;  1 drivers
v0x14b71eaa0_0 .net *"_ivl_96", 0 0, L_0x14b724660;  1 drivers
v0x14b71eb40_0 .net *"_ivl_99", 0 0, L_0x14b724a30;  1 drivers
v0x14b71ebe0_0 .net "active", 0 0, L_0x14b72a810;  alias, 1 drivers
v0x14b71ec80_0 .net "alu_op1", 31 0, L_0x14b728220;  1 drivers
v0x14b71ed20_0 .net "alu_op2", 31 0, L_0x14b7283d0;  1 drivers
v0x14b71edc0_0 .net "alui_instr", 0 0, L_0x14b723940;  1 drivers
v0x14b71ee60_0 .net "b_flag", 0 0, v0x14b715ef0_0;  1 drivers
v0x14b71ef10_0 .net "b_imm", 17 0, L_0x14b72a570;  1 drivers
v0x14b71efa0_0 .net "b_offset", 31 0, L_0x14b72abb0;  1 drivers
v0x14b71f030_0 .net "clk", 0 0, v0x14b721540_0;  1 drivers
v0x14b71f0c0_0 .net "clk_enable", 0 0, v0x14b721650_0;  1 drivers
v0x14b71f150_0 .var "cpu_active", 0 0;
v0x14b71f1e0_0 .var "curr_addr", 31 0;
v0x14b71f270_0 .var "data_address", 31 0;
v0x14b71f310_0 .net "data_read", 0 0, L_0x14b729f70;  alias, 1 drivers
v0x14b71f3b0_0 .net "data_readdata", 31 0, v0x14b721800_0;  1 drivers
v0x14b71f490_0 .net "data_write", 0 0, L_0x14b7298e0;  alias, 1 drivers
v0x14b71f530_0 .net "data_writedata", 31 0, v0x14b717f10_0;  alias, 1 drivers
v0x14b71f5d0_0 .var "delay_slot", 31 0;
v0x14b71f670_0 .net "effective_addr", 31 0, v0x14b7162b0_0;  1 drivers
v0x14b71f710_0 .net "funct_code", 5 0, L_0x14b7228d0;  1 drivers
v0x14b71f7c0_0 .net "hi_out", 31 0, v0x14b718310_0;  1 drivers
v0x14b71f880_0 .net "hl_reg_enable", 0 0, L_0x14b727bb0;  1 drivers
v0x14b71f950_0 .net "instr_address", 31 0, L_0x14b72a940;  alias, 1 drivers
v0x14b71f9f0_0 .net "instr_opcode", 5 0, L_0x14b722770;  1 drivers
v0x14b71fa90_0 .net "instr_readdata", 31 0, v0x14b721b00_0;  1 drivers
v0x14b71fb60_0 .net "j_imm", 0 0, L_0x14b725610;  1 drivers
v0x14b71fc00_0 .net "j_reg", 0 0, L_0x14b726030;  1 drivers
v0x14b71fca0_0 .net "link_const", 0 0, L_0x14b724b70;  1 drivers
v0x14b71fd40_0 .net "link_reg", 0 0, L_0x14b725090;  1 drivers
v0x14b71fde0_0 .net "lo_out", 31 0, v0x14b718a20_0;  1 drivers
v0x14b71fe80_0 .net "load_data", 31 0, v0x14b717360_0;  1 drivers
v0x14b71ff30_0 .net "load_instr", 0 0, L_0x14b7236a0;  1 drivers
v0x14b71ffc0_0 .net "lw", 0 0, L_0x14b722bc0;  1 drivers
v0x14b720060_0 .net "lwl", 0 0, L_0x14b729a10;  1 drivers
v0x14b720100_0 .net "lwr", 0 0, L_0x14b729ba0;  1 drivers
v0x14b7201a0_0 .net "mem_to_reg", 0 0, L_0x14b723780;  1 drivers
v0x14b720240_0 .net "mfhi", 0 0, L_0x14b7263e0;  1 drivers
v0x14b7202e0_0 .net "mflo", 0 0, L_0x14b724950;  1 drivers
v0x14b720380_0 .net "movefrom", 0 0, L_0x14b723300;  1 drivers
v0x14b720420_0 .net "muldiv", 0 0, L_0x14b726710;  1 drivers
v0x14b7204c0_0 .var "next_delay_slot", 31 0;
v0x14b720570_0 .net "partial_store", 0 0, L_0x14b7295c0;  1 drivers
v0x14b720610_0 .net "r_format", 0 0, L_0x14b722aa0;  1 drivers
v0x14b7206b0_0 .net "reg_a_read_data", 31 0, L_0x14b727e50;  1 drivers
v0x14b720770_0 .net "reg_a_read_index", 4 0, L_0x14b726d70;  1 drivers
v0x14b720820_0 .net "reg_b_read_data", 31 0, L_0x14b728100;  1 drivers
v0x14b7208f0_0 .net "reg_b_read_index", 4 0, L_0x14b726970;  1 drivers
v0x14b720990_0 .net "reg_dst", 0 0, L_0x14b7233f0;  1 drivers
v0x14b720a20_0 .net "reg_write", 0 0, L_0x14b723ee0;  1 drivers
v0x14b720ac0_0 .net "reg_write_data", 31 0, L_0x14b727b10;  1 drivers
v0x14b720b80_0 .net "reg_write_enable", 0 0, L_0x14b727390;  1 drivers
v0x14b720c30_0 .net "reg_write_index", 4 0, L_0x14b726ed0;  1 drivers
v0x14b720ce0_0 .net "register_v0", 31 0, L_0x14b7281b0;  alias, 1 drivers
v0x14b720d90_0 .net "reset", 0 0, v0x14b721c60_0;  1 drivers
v0x14b720e20_0 .net "result", 31 0, v0x14b716700_0;  1 drivers
v0x14b720ed0_0 .net "result_hi", 31 0, v0x14b7160a0_0;  1 drivers
v0x14b720fa0_0 .net "result_lo", 31 0, v0x14b716200_0;  1 drivers
v0x14b721070_0 .net "sb", 0 0, L_0x14b729790;  1 drivers
v0x14b721100_0 .net "sh", 0 0, L_0x14b729ac0;  1 drivers
v0x14b721190_0 .var "state", 0 0;
v0x14b721230_0 .net "store_instr", 0 0, L_0x14b724070;  1 drivers
v0x14b7212d0_0 .net "sw", 0 0, L_0x14b722d30;  1 drivers
E_0x14b7155c0/0 .event edge, v0x14b715ef0_0, v0x14b71f5d0_0, v0x14b71efa0_0, v0x14b71fb60_0;
E_0x14b7155c0/1 .event edge, v0x14b716150_0, v0x14b71fc00_0, v0x14b7196e0_0, v0x14b71f1e0_0;
E_0x14b7155c0 .event/or E_0x14b7155c0/0, E_0x14b7155c0/1;
E_0x14b715630 .event edge, v0x14b720060_0, v0x14b720100_0, v0x14b717c10_0, v0x14b7162b0_0;
L_0x14b722770 .part v0x14b721b00_0, 26, 6;
L_0x14b7228d0 .part v0x14b721b00_0, 0, 6;
L_0x14b722970 .concat [ 6 26 0 0], L_0x14b722770, L_0x140040010;
L_0x14b722aa0 .cmp/eq 32, L_0x14b722970, L_0x140040058;
L_0x14b722bc0 .cmp/eq 6, L_0x14b722770, L_0x1400400a0;
L_0x14b722d30 .cmp/eq 6, L_0x14b722770, L_0x1400400e8;
L_0x14b722e10 .concat [ 6 26 0 0], L_0x14b722770, L_0x140040130;
L_0x14b722fb0 .cmp/eq 32, L_0x14b722e10, L_0x140040178;
L_0x14b7230d0 .concat [ 6 26 0 0], L_0x14b722770, L_0x1400401c0;
L_0x14b7231c0 .cmp/eq 32, L_0x14b7230d0, L_0x140040208;
L_0x14b7234a0 .part L_0x14b722770, 3, 3;
L_0x14b7236a0 .cmp/eq 3, L_0x14b7234a0, L_0x140040250;
L_0x14b723830 .part L_0x14b722770, 3, 3;
L_0x14b723940 .cmp/eq 3, L_0x14b723830, L_0x140040298;
L_0x14b723a20 .reduce/nor L_0x14b726710;
L_0x14b723fb0 .part L_0x14b722770, 3, 3;
L_0x14b724070 .cmp/eq 3, L_0x14b723fb0, L_0x1400402e0;
L_0x14b724240 .concat [ 6 26 0 0], L_0x14b722770, L_0x140040328;
L_0x14b7242e0 .cmp/eq 32, L_0x14b724240, L_0x140040370;
L_0x14b7244a0 .concat [ 6 26 0 0], L_0x14b722770, L_0x1400403b8;
L_0x14b724540 .cmp/eq 32, L_0x14b7244a0, L_0x140040400;
L_0x14b724400 .part v0x14b721b00_0, 20, 1;
L_0x14b724710 .concat [ 1 31 0 0], L_0x14b724400, L_0x140040448;
L_0x14b724660 .cmp/eq 32, L_0x14b724710, L_0x140040490;
L_0x14b724c60 .concat [ 6 26 0 0], L_0x14b722770, L_0x1400404d8;
L_0x14b724810 .cmp/eq 32, L_0x14b724c60, L_0x140040520;
L_0x14b724e90 .part v0x14b721b00_0, 0, 6;
L_0x14b724d00 .cmp/eq 6, L_0x14b724e90, L_0x140040568;
L_0x14b725220 .concat [ 6 26 0 0], L_0x14b722770, L_0x1400405b0;
L_0x14b724f30 .cmp/eq 32, L_0x14b725220, L_0x1400405f8;
L_0x14b7253f0 .concat [ 6 26 0 0], L_0x14b722770, L_0x140040640;
L_0x14b7252c0 .cmp/eq 32, L_0x14b7253f0, L_0x140040688;
L_0x14b725700 .concat [ 6 26 0 0], L_0x14b722770, L_0x1400406d0;
L_0x14b7235a0 .cmp/eq 32, L_0x14b725700, L_0x140040718;
L_0x14b725ab0 .part v0x14b721b00_0, 0, 6;
L_0x14b7259a0 .cmp/eq 6, L_0x14b725ab0, L_0x140040760;
L_0x14b725d70 .part v0x14b721b00_0, 0, 6;
L_0x14b725c50 .cmp/eq 6, L_0x14b725d70, L_0x1400407a8;
L_0x14b7260e0 .part L_0x14b7228d0, 3, 2;
L_0x14b725e10 .cmp/eq 2, L_0x14b7260e0, L_0x1400407f0;
L_0x14b726300 .cmp/eq 6, L_0x14b7228d0, L_0x140040838;
L_0x14b7265b0 .cmp/eq 6, L_0x14b7228d0, L_0x140040880;
L_0x14b7268d0 .cmp/eq 6, L_0x14b7228d0, L_0x1400408c8;
L_0x14b726450 .cmp/eq 6, L_0x14b7228d0, L_0x140040910;
L_0x14b726d70 .part v0x14b721b00_0, 21, 5;
L_0x14b726970 .part v0x14b721b00_0, 16, 5;
L_0x14b726a10 .part v0x14b721b00_0, 11, 5;
L_0x14b726fd0 .part v0x14b721b00_0, 16, 5;
L_0x14b727070 .functor MUXZ 5, L_0x14b726fd0, L_0x14b726a10, L_0x14b7233f0, C4<>;
L_0x14b726ed0 .functor MUXZ 5, L_0x14b727070, L_0x140040958, L_0x14b724b70, C4<>;
L_0x14b7275e0 .arith/sum 32, v0x14b71f5d0_0, L_0x1400409a0;
L_0x14b727110 .functor MUXZ 32, v0x14b716700_0, v0x14b717360_0, L_0x14b723780, C4<>;
L_0x14b727880 .functor MUXZ 32, L_0x14b727110, v0x14b718a20_0, L_0x14b724950, C4<>;
L_0x14b727740 .functor MUXZ 32, L_0x14b727880, v0x14b718310_0, L_0x14b7263e0, C4<>;
L_0x14b727b10 .functor MUXZ 32, L_0x14b727740, L_0x14b7275e0, L_0x14b727570, C4<>;
L_0x14b7293e0 .concat [ 1 31 0 0], v0x14b721190_0, L_0x140040ac0;
L_0x14b729480 .cmp/eq 32, L_0x14b7293e0, L_0x140040b08;
L_0x14b729790 .cmp/eq 6, L_0x14b722770, L_0x140040b50;
L_0x14b729ac0 .cmp/eq 6, L_0x14b722770, L_0x140040b98;
L_0x14b7296b0 .reduce/nor v0x14b721190_0;
L_0x14b729a10 .cmp/eq 6, L_0x14b722770, L_0x140040be0;
L_0x14b729ba0 .cmp/eq 6, L_0x14b722770, L_0x140040c28;
L_0x14b72a4b0 .part v0x14b721b00_0, 0, 16;
L_0x14b72a060 .concat [ 16 2 0 0], L_0x14b72a4b0, L_0x140040cb8;
L_0x14b72a770 .part L_0x14b72a060, 0, 16;
L_0x14b72a570 .concat [ 2 16 0 0], L_0x140040d00, L_0x14b72a770;
L_0x14b72a690 .part L_0x14b72a570, 17, 1;
L_0x14b72aa30 .functor MUXZ 14, L_0x140040d90, L_0x140040d48, L_0x14b72a690, C4<>;
L_0x14b72abb0 .concat [ 18 14 0 0], L_0x14b72a570, L_0x14b72aa30;
S_0x14b715660 .scope module, "cpu_alu" "alu" 4 138, 5 1 0, S_0x14b715270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x14b7159c0_0 .net *"_ivl_10", 15 0, L_0x14b728cb0;  1 drivers
L_0x140040a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14b715a80_0 .net/2u *"_ivl_14", 15 0, L_0x140040a78;  1 drivers
v0x14b715b30_0 .net *"_ivl_17", 15 0, L_0x14b728df0;  1 drivers
v0x14b715bf0_0 .net *"_ivl_5", 0 0, L_0x14b728600;  1 drivers
v0x14b715ca0_0 .net *"_ivl_6", 15 0, L_0x14b725b50;  1 drivers
v0x14b715d90_0 .net *"_ivl_9", 15 0, L_0x14b7289b0;  1 drivers
v0x14b715e40_0 .net "addr_rt", 4 0, L_0x14b728fd0;  1 drivers
v0x14b715ef0_0 .var "b_flag", 0 0;
v0x14b715f90_0 .net "funct", 5 0, L_0x14b728560;  1 drivers
v0x14b7160a0_0 .var "hi", 31 0;
v0x14b716150_0 .net "instructionword", 31 0, v0x14b721b00_0;  alias, 1 drivers
v0x14b716200_0 .var "lo", 31 0;
v0x14b7162b0_0 .var "memaddroffset", 31 0;
v0x14b716360_0 .var "multresult", 63 0;
v0x14b716410_0 .net "op1", 31 0, L_0x14b728220;  alias, 1 drivers
v0x14b7164c0_0 .net "op2", 31 0, L_0x14b7283d0;  alias, 1 drivers
v0x14b716570_0 .net "opcode", 5 0, L_0x14b7284c0;  1 drivers
v0x14b716700_0 .var "result", 31 0;
v0x14b716790_0 .net "shamt", 4 0, L_0x14b728f30;  1 drivers
v0x14b716840_0 .net/s "sign_op1", 31 0, L_0x14b728220;  alias, 1 drivers
v0x14b716900_0 .net/s "sign_op2", 31 0, L_0x14b7283d0;  alias, 1 drivers
v0x14b716990_0 .net "simmediatedata", 31 0, L_0x14b728d50;  1 drivers
v0x14b716a20_0 .net "simmediatedatas", 31 0, L_0x14b728d50;  alias, 1 drivers
v0x14b716ab0_0 .net "uimmediatedata", 31 0, L_0x14b728e90;  1 drivers
v0x14b716b40_0 .net "unsign_op1", 31 0, L_0x14b728220;  alias, 1 drivers
v0x14b716c10_0 .net "unsign_op2", 31 0, L_0x14b7283d0;  alias, 1 drivers
v0x14b716cf0_0 .var "unsigned_result", 31 0;
E_0x14b715930/0 .event edge, v0x14b716570_0, v0x14b715f90_0, v0x14b7164c0_0, v0x14b716790_0;
E_0x14b715930/1 .event edge, v0x14b716410_0, v0x14b716360_0, v0x14b715e40_0, v0x14b716990_0;
E_0x14b715930/2 .event edge, v0x14b716ab0_0, v0x14b716cf0_0;
E_0x14b715930 .event/or E_0x14b715930/0, E_0x14b715930/1, E_0x14b715930/2;
L_0x14b7284c0 .part v0x14b721b00_0, 26, 6;
L_0x14b728560 .part v0x14b721b00_0, 0, 6;
L_0x14b728600 .part v0x14b721b00_0, 15, 1;
LS_0x14b725b50_0_0 .concat [ 1 1 1 1], L_0x14b728600, L_0x14b728600, L_0x14b728600, L_0x14b728600;
LS_0x14b725b50_0_4 .concat [ 1 1 1 1], L_0x14b728600, L_0x14b728600, L_0x14b728600, L_0x14b728600;
LS_0x14b725b50_0_8 .concat [ 1 1 1 1], L_0x14b728600, L_0x14b728600, L_0x14b728600, L_0x14b728600;
LS_0x14b725b50_0_12 .concat [ 1 1 1 1], L_0x14b728600, L_0x14b728600, L_0x14b728600, L_0x14b728600;
L_0x14b725b50 .concat [ 4 4 4 4], LS_0x14b725b50_0_0, LS_0x14b725b50_0_4, LS_0x14b725b50_0_8, LS_0x14b725b50_0_12;
L_0x14b7289b0 .part v0x14b721b00_0, 0, 16;
L_0x14b728cb0 .concat [ 16 0 0 0], L_0x14b7289b0;
L_0x14b728d50 .concat [ 16 16 0 0], L_0x14b728cb0, L_0x14b725b50;
L_0x14b728df0 .part v0x14b721b00_0, 0, 16;
L_0x14b728e90 .concat [ 16 16 0 0], L_0x14b728df0, L_0x140040a78;
L_0x14b728f30 .part v0x14b721b00_0, 6, 5;
L_0x14b728fd0 .part v0x14b721b00_0, 16, 5;
S_0x14b716e40 .scope module, "cpu_load_block" "load_block" 4 151, 6 1 0, S_0x14b715270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /OUTPUT 32 "out_transformed";
v0x14b717090_0 .net "address", 31 0, v0x14b7162b0_0;  alias, 1 drivers
v0x14b717150_0 .net "datafromMem", 31 0, v0x14b721800_0;  alias, 1 drivers
v0x14b7171f0_0 .net "instr_word", 31 0, v0x14b721b00_0;  alias, 1 drivers
v0x14b7172c0_0 .net "opcode", 5 0, L_0x14b729070;  1 drivers
v0x14b717360_0 .var "out_transformed", 31 0;
v0x14b717450_0 .net "whichbyte", 1 0, L_0x14b729110;  1 drivers
E_0x14b717060 .event edge, v0x14b7172c0_0, v0x14b717150_0, v0x14b717450_0, v0x14b716150_0;
L_0x14b729070 .part v0x14b721b00_0, 26, 6;
L_0x14b729110 .part v0x14b7162b0_0, 0, 2;
S_0x14b717540 .scope module, "dut" "store_block" 4 214, 7 1 0, S_0x14b715270;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x14b717810_0 .net *"_ivl_1", 1 0, L_0x14b729c80;  1 drivers
L_0x140040c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14b7178d0_0 .net *"_ivl_5", 0 0, L_0x140040c70;  1 drivers
v0x14b717980_0 .net "bytenum", 2 0, L_0x14b72a250;  1 drivers
v0x14b717a40_0 .net "dataword", 31 0, v0x14b721800_0;  alias, 1 drivers
v0x14b717b00_0 .net "eff_addr", 31 0, v0x14b7162b0_0;  alias, 1 drivers
v0x14b717c10_0 .net "opcode", 5 0, L_0x14b722770;  alias, 1 drivers
v0x14b717ca0_0 .net "regbyte", 7 0, L_0x14b72a330;  1 drivers
v0x14b717d50_0 .net "reghalfword", 15 0, L_0x14b72a3f0;  1 drivers
v0x14b717e00_0 .net "regword", 31 0, L_0x14b728100;  alias, 1 drivers
v0x14b717f10_0 .var "storedata", 31 0;
E_0x14b7177b0/0 .event edge, v0x14b717c10_0, v0x14b717e00_0, v0x14b717980_0, v0x14b717ca0_0;
E_0x14b7177b0/1 .event edge, v0x14b717150_0, v0x14b717d50_0;
E_0x14b7177b0 .event/or E_0x14b7177b0/0, E_0x14b7177b0/1;
L_0x14b729c80 .part v0x14b7162b0_0, 0, 2;
L_0x14b72a250 .concat [ 2 1 0 0], L_0x14b729c80, L_0x140040c70;
L_0x14b72a330 .part L_0x14b728100, 0, 8;
L_0x14b72a3f0 .part L_0x14b728100, 0, 16;
S_0x14b718040 .scope module, "hi" "hl_reg" 4 174, 8 1 0, S_0x14b715270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x14b718280_0 .net "clk", 0 0, v0x14b721540_0;  alias, 1 drivers
v0x14b718310_0 .var "data", 31 0;
v0x14b7183a0_0 .net "data_in", 31 0, v0x14b7160a0_0;  alias, 1 drivers
v0x14b718470_0 .net "data_out", 31 0, v0x14b718310_0;  alias, 1 drivers
v0x14b718510_0 .net "enable", 0 0, L_0x14b727bb0;  alias, 1 drivers
v0x14b7185f0_0 .net "reset", 0 0, v0x14b721c60_0;  alias, 1 drivers
S_0x14b718710 .scope module, "lo" "hl_reg" 4 166, 8 1 0, S_0x14b715270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x14b718990_0 .net "clk", 0 0, v0x14b721540_0;  alias, 1 drivers
v0x14b718a20_0 .var "data", 31 0;
v0x14b718ab0_0 .net "data_in", 31 0, v0x14b716200_0;  alias, 1 drivers
v0x14b718b80_0 .net "data_out", 31 0, v0x14b718a20_0;  alias, 1 drivers
v0x14b718c20_0 .net "enable", 0 0, L_0x14b727bb0;  alias, 1 drivers
v0x14b718cf0_0 .net "reset", 0 0, v0x14b721c60_0;  alias, 1 drivers
S_0x14b718e00 .scope module, "register" "regfile" 4 109, 9 1 0, S_0x14b715270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x14b727e50 .functor BUFZ 32, L_0x14b7279e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14b728100 .functor BUFZ 32, L_0x14b727f40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14b719a60_2 .array/port v0x14b719a60, 2;
L_0x14b7281b0 .functor BUFZ 32, v0x14b719a60_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14b719130_0 .net *"_ivl_0", 31 0, L_0x14b7279e0;  1 drivers
v0x14b7191f0_0 .net *"_ivl_10", 6 0, L_0x14b727fe0;  1 drivers
L_0x140040a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14b719290_0 .net *"_ivl_13", 1 0, L_0x140040a30;  1 drivers
v0x14b719330_0 .net *"_ivl_2", 6 0, L_0x14b727d70;  1 drivers
L_0x1400409e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14b7193e0_0 .net *"_ivl_5", 1 0, L_0x1400409e8;  1 drivers
v0x14b7194d0_0 .net *"_ivl_8", 31 0, L_0x14b727f40;  1 drivers
v0x14b719580_0 .net "r_clk", 0 0, v0x14b721540_0;  alias, 1 drivers
v0x14b719650_0 .net "r_clk_enable", 0 0, v0x14b721650_0;  alias, 1 drivers
v0x14b7196e0_0 .net "read_data1", 31 0, L_0x14b727e50;  alias, 1 drivers
v0x14b7197f0_0 .net "read_data2", 31 0, L_0x14b728100;  alias, 1 drivers
v0x14b7198a0_0 .net "read_reg1", 4 0, L_0x14b726d70;  alias, 1 drivers
v0x14b719930_0 .net "read_reg2", 4 0, L_0x14b726970;  alias, 1 drivers
v0x14b7199c0_0 .net "register_v0", 31 0, L_0x14b7281b0;  alias, 1 drivers
v0x14b719a60 .array "registers", 0 31, 31 0;
v0x14b719e00_0 .net "reset", 0 0, v0x14b721c60_0;  alias, 1 drivers
v0x14b719ed0_0 .net "write_control", 0 0, L_0x14b727390;  alias, 1 drivers
v0x14b719f70_0 .net "write_data", 31 0, L_0x14b727b10;  alias, 1 drivers
v0x14b71a100_0 .net "write_reg", 4 0, L_0x14b726ed0;  alias, 1 drivers
L_0x14b7279e0 .array/port v0x14b719a60, L_0x14b727d70;
L_0x14b727d70 .concat [ 5 2 0 0], L_0x14b726d70, L_0x1400409e8;
L_0x14b727f40 .array/port v0x14b719a60, L_0x14b727fe0;
L_0x14b727fe0 .concat [ 5 2 0 0], L_0x14b726970, L_0x140040a30;
S_0x14b704610 .scope module, "alu_tb" "alu_tb" 10 1;
 .timescale 0 0;
S_0x14b704780 .scope module, "convert_endian" "convert_endian" 11 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x14000b5e0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14b721d70_0 .net "in", 31 0, o0x14000b5e0;  0 drivers
v0x14b721e00_0 .var "out", 31 0;
S_0x14b7048f0 .scope module, "data_ram" "data_ram" 12 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x14000b6a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x14b721e90_0 .net "clk", 0 0, o0x14000b6a0;  0 drivers
o0x14000b6d0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14b721f20_0 .net "data_address", 31 0, o0x14000b6d0;  0 drivers
o0x14000b700 .functor BUFZ 1, C4<z>; HiZ drive
v0x14b721fd0_0 .net "data_read", 0 0, o0x14000b700;  0 drivers
v0x14b722080_0 .var "data_readdata", 31 0;
o0x14000b760 .functor BUFZ 1, C4<z>; HiZ drive
v0x14b722130_0 .net "data_write", 0 0, o0x14000b760;  0 drivers
o0x14000b790 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14b722210_0 .net "data_writedata", 31 0, o0x14000b790;  0 drivers
S_0x14b704af0 .scope module, "pc" "pc" 13 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x14000b8e0 .functor BUFZ 1, C4<z>; HiZ drive
v0x14b722350_0 .net "clk", 0 0, o0x14000b8e0;  0 drivers
v0x14b722400_0 .var "curr_addr", 31 0;
o0x14000b940 .functor BUFZ 1, C4<z>; HiZ drive
v0x14b7224b0_0 .net "enable", 0 0, o0x14000b940;  0 drivers
o0x14000b970 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14b722560_0 .net "next_addr", 31 0, o0x14000b970;  0 drivers
o0x14000b9a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x14b722610_0 .net "reset", 0 0, o0x14000b9a0;  0 drivers
E_0x14b7043f0 .event posedge, v0x14b722350_0;
    .scope S_0x14b718e00;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b719a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b719a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b719a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b719a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b719a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b719a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b719a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b719a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b719a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b719a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b719a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b719a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b719a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b719a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b719a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b719a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b719a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b719a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b719a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b719a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b719a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b719a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b719a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b719a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b719a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b719a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b719a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b719a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b719a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b719a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b719a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b719a60, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x14b718e00;
T_1 ;
    %wait E_0x14b7041f0;
    %load/vec4 v0x14b719e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b719a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b719a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b719a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b719a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b719a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b719a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b719a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b719a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b719a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b719a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b719a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b719a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b719a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b719a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b719a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b719a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b719a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b719a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b719a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b719a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b719a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b719a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b719a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b719a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b719a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b719a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b719a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b719a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b719a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b719a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b719a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b719a60, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x14b719650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x14b719ed0_0;
    %load/vec4 v0x14b71a100_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x14b719f70_0;
    %load/vec4 v0x14b71a100_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b719a60, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x14b715660;
T_2 ;
    %wait E_0x14b715930;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14b715ef0_0, 0, 1;
    %load/vec4 v0x14b716570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x14b715f90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x14b716900_0;
    %ix/getv 4, v0x14b716790_0;
    %shiftl 4;
    %store/vec4 v0x14b716cf0_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x14b716900_0;
    %ix/getv 4, v0x14b716790_0;
    %shiftr 4;
    %store/vec4 v0x14b716cf0_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x14b716900_0;
    %ix/getv 4, v0x14b716790_0;
    %shiftr/s 4;
    %store/vec4 v0x14b716cf0_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x14b716900_0;
    %load/vec4 v0x14b716b40_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x14b716cf0_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x14b716900_0;
    %load/vec4 v0x14b716b40_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x14b716cf0_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x14b716900_0;
    %load/vec4 v0x14b716b40_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x14b716cf0_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x14b716840_0;
    %pad/s 64;
    %load/vec4 v0x14b716900_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x14b716360_0, 0, 64;
    %load/vec4 v0x14b716360_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x14b7160a0_0, 0, 32;
    %load/vec4 v0x14b716360_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x14b716200_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x14b716b40_0;
    %pad/u 64;
    %load/vec4 v0x14b716c10_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x14b716360_0, 0, 64;
    %load/vec4 v0x14b716360_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x14b7160a0_0, 0, 32;
    %load/vec4 v0x14b716360_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x14b716200_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x14b716840_0;
    %load/vec4 v0x14b716900_0;
    %mod/s;
    %store/vec4 v0x14b7160a0_0, 0, 32;
    %load/vec4 v0x14b716840_0;
    %load/vec4 v0x14b716900_0;
    %div/s;
    %store/vec4 v0x14b716200_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x14b716b40_0;
    %load/vec4 v0x14b716c10_0;
    %mod;
    %store/vec4 v0x14b7160a0_0, 0, 32;
    %load/vec4 v0x14b716b40_0;
    %load/vec4 v0x14b716c10_0;
    %div;
    %store/vec4 v0x14b716200_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x14b716410_0;
    %store/vec4 v0x14b7160a0_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x14b716410_0;
    %store/vec4 v0x14b716200_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x14b716840_0;
    %load/vec4 v0x14b716900_0;
    %add;
    %store/vec4 v0x14b716cf0_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x14b716b40_0;
    %load/vec4 v0x14b716c10_0;
    %add;
    %store/vec4 v0x14b716cf0_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x14b716b40_0;
    %load/vec4 v0x14b716c10_0;
    %sub;
    %store/vec4 v0x14b716cf0_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x14b716b40_0;
    %load/vec4 v0x14b716c10_0;
    %and;
    %store/vec4 v0x14b716cf0_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x14b716b40_0;
    %load/vec4 v0x14b716c10_0;
    %or;
    %store/vec4 v0x14b716cf0_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x14b716b40_0;
    %load/vec4 v0x14b716c10_0;
    %xor;
    %store/vec4 v0x14b716cf0_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x14b716b40_0;
    %load/vec4 v0x14b716c10_0;
    %or;
    %inv;
    %store/vec4 v0x14b716cf0_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x14b716840_0;
    %load/vec4 v0x14b716900_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x14b716cf0_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x14b716b40_0;
    %load/vec4 v0x14b716c10_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x14b716cf0_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x14b715e40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x14b716840_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14b715ef0_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14b715ef0_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x14b716840_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14b715ef0_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14b715ef0_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x14b716840_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14b715ef0_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14b715ef0_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x14b716840_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14b715ef0_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14b715ef0_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x14b716840_0;
    %load/vec4 v0x14b716900_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14b715ef0_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14b715ef0_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x14b716840_0;
    %load/vec4 v0x14b7164c0_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14b715ef0_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14b715ef0_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x14b716840_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14b715ef0_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14b715ef0_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x14b716840_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14b715ef0_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14b715ef0_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x14b716840_0;
    %load/vec4 v0x14b716990_0;
    %add;
    %store/vec4 v0x14b716cf0_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x14b716b40_0;
    %load/vec4 v0x14b716990_0;
    %add;
    %store/vec4 v0x14b716cf0_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x14b716840_0;
    %load/vec4 v0x14b716990_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x14b716cf0_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x14b716b40_0;
    %load/vec4 v0x14b716a20_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x14b716cf0_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x14b716b40_0;
    %load/vec4 v0x14b716ab0_0;
    %and;
    %store/vec4 v0x14b716cf0_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x14b716b40_0;
    %load/vec4 v0x14b716ab0_0;
    %or;
    %store/vec4 v0x14b716cf0_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x14b716b40_0;
    %load/vec4 v0x14b716ab0_0;
    %xor;
    %store/vec4 v0x14b716cf0_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x14b716ab0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x14b716cf0_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x14b716840_0;
    %load/vec4 v0x14b716990_0;
    %add;
    %store/vec4 v0x14b7162b0_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x14b716840_0;
    %load/vec4 v0x14b716990_0;
    %add;
    %store/vec4 v0x14b7162b0_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x14b716840_0;
    %load/vec4 v0x14b716990_0;
    %add;
    %store/vec4 v0x14b7162b0_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x14b716840_0;
    %load/vec4 v0x14b716990_0;
    %add;
    %store/vec4 v0x14b7162b0_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x14b716840_0;
    %load/vec4 v0x14b716990_0;
    %add;
    %store/vec4 v0x14b7162b0_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x14b716840_0;
    %load/vec4 v0x14b716990_0;
    %add;
    %store/vec4 v0x14b7162b0_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x14b716840_0;
    %load/vec4 v0x14b716990_0;
    %add;
    %store/vec4 v0x14b7162b0_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x14b716840_0;
    %load/vec4 v0x14b716990_0;
    %add;
    %store/vec4 v0x14b7162b0_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x14b716cf0_0;
    %store/vec4 v0x14b716700_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x14b716e40;
T_3 ;
    %wait E_0x14b717060;
    %load/vec4 v0x14b7172c0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v0x14b717150_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x14b717150_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14b717150_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14b717150_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14b717360_0, 0, 32;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v0x14b717450_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %jmp T_3.11;
T_3.7 ;
    %load/vec4 v0x14b717150_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x14b717150_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14b717360_0, 0, 32;
    %jmp T_3.11;
T_3.8 ;
    %load/vec4 v0x14b717150_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x14b717150_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14b717360_0, 0, 32;
    %jmp T_3.11;
T_3.9 ;
    %load/vec4 v0x14b717150_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x14b717150_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14b717360_0, 0, 32;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x14b717150_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x14b717150_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14b717360_0, 0, 32;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0x14b717450_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x14b717150_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14b717360_0, 0, 32;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x14b717150_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14b717360_0, 0, 32;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x14b717150_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14b717360_0, 0, 32;
    %jmp T_3.16;
T_3.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x14b717150_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14b717360_0, 0, 32;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v0x14b717450_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %jmp T_3.19;
T_3.17 ;
    %load/vec4 v0x14b717150_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x14b717150_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14b717360_0, 0, 32;
    %jmp T_3.19;
T_3.18 ;
    %load/vec4 v0x14b717150_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x14b717150_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14b717360_0, 0, 32;
    %jmp T_3.19;
T_3.19 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v0x14b717450_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %jmp T_3.22;
T_3.20 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x14b717150_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14b717360_0, 0, 32;
    %jmp T_3.22;
T_3.21 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x14b717150_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14b717360_0, 0, 32;
    %jmp T_3.22;
T_3.22 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v0x14b7171f0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x14b717360_0, 0, 32;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x14b718710;
T_4 ;
    %wait E_0x14b7041f0;
    %load/vec4 v0x14b718cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14b718a20_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x14b718c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x14b718ab0_0;
    %assign/vec4 v0x14b718a20_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x14b718040;
T_5 ;
    %wait E_0x14b7041f0;
    %load/vec4 v0x14b7185f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14b718310_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x14b718510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x14b7183a0_0;
    %assign/vec4 v0x14b718310_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x14b717540;
T_6 ;
    %wait E_0x14b7177b0;
    %load/vec4 v0x14b717c10_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x14b717e00_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14b717f10_0, 4, 8;
    %load/vec4 v0x14b717e00_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14b717f10_0, 4, 8;
    %load/vec4 v0x14b717e00_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14b717f10_0, 4, 8;
    %load/vec4 v0x14b717e00_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14b717f10_0, 4, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x14b717c10_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x14b717980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x14b717ca0_0;
    %load/vec4 v0x14b717a40_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14b717f10_0, 0, 32;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x14b717a40_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x14b717ca0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14b717a40_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x14b717f10_0, 0, 32;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x14b717a40_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x14b717ca0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14b717a40_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14b717f10_0, 0, 32;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x14b717a40_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x14b717ca0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14b717f10_0, 0, 32;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x14b717c10_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v0x14b717980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %jmp T_6.13;
T_6.11 ;
    %load/vec4 v0x14b717d50_0;
    %load/vec4 v0x14b717a40_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14b717f10_0, 0, 32;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x14b717a40_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x14b717d50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14b717f10_0, 0, 32;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
T_6.9 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x14b715270;
T_7 ;
    %wait E_0x14b715630;
    %load/vec4 v0x14b720060_0;
    %flag_set/vec4 8;
    %load/vec4 v0x14b720100_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.0, 9;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x14b71f9f0_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x14b71f670_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x14b71f270_0, 0, 32;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x14b715270;
T_8 ;
    %wait E_0x14b7155c0;
    %load/vec4 v0x14b71ee60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x14b71f5d0_0;
    %load/vec4 v0x14b71efa0_0;
    %add;
    %store/vec4 v0x14b7204c0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x14b71fb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x14b71f5d0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x14b71fa90_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x14b7204c0_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x14b71fc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x14b7206b0_0;
    %store/vec4 v0x14b7204c0_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x14b71f1e0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x14b7204c0_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x14b715270;
T_9 ;
    %wait E_0x14b7041f0;
    %load/vec4 v0x14b71f0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x14b720d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x14b71f1e0_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x14b71f5d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14b71f150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14b721190_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x14b71f150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x14b721190_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14b721190_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x14b721190_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14b721190_0, 0;
    %load/vec4 v0x14b71f5d0_0;
    %assign/vec4 v0x14b71f1e0_0, 0;
    %load/vec4 v0x14b7204c0_0;
    %assign/vec4 v0x14b71f5d0_0, 0;
T_9.8 ;
T_9.7 ;
    %load/vec4 v0x14b71f5d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14b71f150_0, 0;
T_9.10 ;
T_9.4 ;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x14b715270;
T_10 ;
    %wait E_0x14b7041f0;
    %vpi_call/w 4 281 "$display", "-------------------------------------------------------------------------------" {0 0 0};
    %vpi_call/w 4 282 "$display", "reset=%h, clk_enable=%h", v0x14b720d90_0, v0x14b71f0c0_0 {0 0 0};
    %vpi_call/w 4 283 "$display", "i_word=%b, active=%h, reg_write=%h", v0x14b71fa90_0, v0x14b71ebe0_0, v0x14b720a20_0 {0 0 0};
    %vpi_call/w 4 284 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x14b720770_0, v0x14b7208f0_0 {0 0 0};
    %vpi_call/w 4 285 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x14b7206b0_0, v0x14b720820_0 {0 0 0};
    %vpi_call/w 4 286 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x14b720ac0_0, v0x14b720e20_0, v0x14b720c30_0 {0 0 0};
    %vpi_call/w 4 287 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x14b720420_0, v0x14b720fa0_0, v0x14b720ed0_0, v0x14b71fde0_0, v0x14b71f7c0_0 {0 0 0};
    %vpi_call/w 4 288 "$display", "pc=%h, state=%h", v0x14b71f1e0_0, v0x14b721190_0 {0 0 0};
    %jmp T_10;
    .thread T_10;
    .scope S_0x14b7044a0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14b721540_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x14b721540_0;
    %inv;
    %store/vec4 v0x14b721540_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x14b7044a0;
T_12 ;
    %fork t_1, S_0x14b704d50;
    %jmp t_0;
    .scope S_0x14b704d50;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14b721c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14b721650_0, 0, 1;
    %wait E_0x14b7041f0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14b721c60_0, 0, 1;
    %wait E_0x14b7041f0;
    %wait E_0x14b7041f0;
    %delay 2, 0;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x14b715020_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x14b7150d0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x14b715180_0, 0, 5;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x14b704ec0_0, 0, 16;
    %load/vec4 v0x14b715020_0;
    %load/vec4 v0x14b7150d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14b715180_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14b704ec0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14b714f80_0, 0, 32;
    %load/vec4 v0x14b714f80_0;
    %store/vec4 v0x14b721b00_0, 0, 32;
    %wait E_0x14b7041f0;
    %wait E_0x14b7041f0;
    %delay 2, 0;
    %load/vec4 v0x14b721890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 69 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.1 ;
    %load/vec4 v0x14b721770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 70 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.3 ;
    %load/vec4 v0x14b721b90_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_12.4, 4;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 3 71 "$fatal", 32'sb00000000000000000000000000000001, "expected v0=2, got output=%d", v0x14b721b90_0 {0 0 0};
T_12.5 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x14b715020_0, 0, 6;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x14b7150d0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x14b715180_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x14b704ec0_0, 0, 16;
    %load/vec4 v0x14b715020_0;
    %load/vec4 v0x14b7150d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14b715180_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14b704ec0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14b714f80_0, 0, 32;
    %load/vec4 v0x14b714f80_0;
    %store/vec4 v0x14b721b00_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x14b721800_0, 0, 32;
    %delay 2, 0;
    %wait E_0x14b7041f0;
    %wait E_0x14b7041f0;
    %delay 2, 0;
    %load/vec4 v0x14b721890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %jmp T_12.7;
T_12.6 ;
    %vpi_call/w 3 88 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.7 ;
    %load/vec4 v0x14b721770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.8, 8;
    %jmp T_12.9;
T_12.8 ;
    %vpi_call/w 3 89 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.9 ;
    %load/vec4 v0x14b7216e0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %jmp T_12.11;
T_12.10 ;
    %vpi_call/w 3 90 "$fatal", 32'sb00000000000000000000000000000001, "expected data_addr=%h, got %h", 32'sb00000000000000000000000000000010, v0x14b7216e0_0 {0 0 0};
T_12.11 ;
    %load/vec4 v0x14b721b90_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_12.12, 4;
    %jmp T_12.13;
T_12.12 ;
    %vpi_call/w 3 91 "$fatal", 32'sb00000000000000000000000000000001, "wrong value loaded" {0 0 0};
T_12.13 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x14b715020_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x14b7150d0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x14b715180_0, 0, 5;
    %pushi/vec4 65534, 0, 16;
    %store/vec4 v0x14b704ec0_0, 0, 16;
    %vpi_call/w 3 100 "$display", "%b", v0x14b704ec0_0 {0 0 0};
    %load/vec4 v0x14b715020_0;
    %load/vec4 v0x14b7150d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14b715180_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14b704ec0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14b714f80_0, 0, 32;
    %load/vec4 v0x14b714f80_0;
    %store/vec4 v0x14b721b00_0, 0, 32;
    %wait E_0x14b7041f0;
    %wait E_0x14b7041f0;
    %delay 2, 0;
    %load/vec4 v0x14b721890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.14, 8;
    %jmp T_12.15;
T_12.14 ;
    %vpi_call/w 3 107 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.15 ;
    %load/vec4 v0x14b721770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.16, 8;
    %jmp T_12.17;
T_12.16 ;
    %vpi_call/w 3 108 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.17 ;
    %load/vec4 v0x14b721b90_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_12.18, 4;
    %jmp T_12.19;
T_12.18 ;
    %vpi_call/w 3 109 "$fatal", 32'sb00000000000000000000000000000001, "expected v0=7, got output=%d", v0x14b721b90_0 {0 0 0};
T_12.19 ;
    %end;
    .scope S_0x14b7044a0;
t_0 %join;
    %end;
    .thread T_12;
    .scope S_0x14b704af0;
T_13 ;
    %wait E_0x14b7043f0;
    %load/vec4 v0x14b722610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x14b722400_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x14b7224b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x14b722560_0;
    %assign/vec4 v0x14b722400_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/addiu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
