# system info qsys_10g on 2014.10.27.20:38:23
system_info:
name,value
DEVICE,5ASTFD5K3F40I3ES
DEVICE_FAMILY,Arria V
GENERATION_ID,1414456669
#
#
# Files generated for qsys_10g on 2014.10.27.20:38:23
files:
filepath,kind,attributes,module,is_top
simulation/qsys_10g.v,VERILOG,,qsys_10g,true
simulation/submodules/qsys_10g_eth_10g_design_example_0.v,VERILOG,,qsys_10g_eth_10g_design_example_0,false
simulation/submodules/altera_avalon_mm_bridge.v,VERILOG,,altera_avalon_mm_bridge,false
simulation/submodules/qsys_10g_mm_interconnect_0.v,VERILOG,,qsys_10g_mm_interconnect_0,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_xcvr_functions.sv,SYSTEM_VERILOG,,altera_xcvr_10gbaser,false
simulation/submodules/mentor/altera_xcvr_functions.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/alt_reset_ctrl_lego.sv,SYSTEM_VERILOG,,altera_xcvr_10gbaser,false
simulation/submodules/alt_reset_ctrl_tgx_cdrauto.sv,SYSTEM_VERILOG,,altera_xcvr_10gbaser,false
simulation/submodules/alt_xcvr_resync.sv,SYSTEM_VERILOG,,altera_xcvr_10gbaser,false
simulation/submodules/mentor/alt_reset_ctrl_lego.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/alt_reset_ctrl_tgx_cdrauto.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/alt_xcvr_resync.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/alt_xcvr_csr_common_h.sv,SYSTEM_VERILOG,,altera_xcvr_10gbaser,false
simulation/submodules/alt_xcvr_csr_common.sv,SYSTEM_VERILOG,,altera_xcvr_10gbaser,false
simulation/submodules/alt_xcvr_csr_pcs8g_h.sv,SYSTEM_VERILOG,,altera_xcvr_10gbaser,false
simulation/submodules/alt_xcvr_csr_pcs8g.sv,SYSTEM_VERILOG,,altera_xcvr_10gbaser,false
simulation/submodules/alt_xcvr_csr_selector.sv,SYSTEM_VERILOG,,altera_xcvr_10gbaser,false
simulation/submodules/alt_xcvr_mgmt2dec.sv,SYSTEM_VERILOG,,altera_xcvr_10gbaser,false
simulation/submodules/altera_wait_generate.v,VERILOG,,altera_xcvr_10gbaser,false
simulation/submodules/mentor/alt_xcvr_csr_common_h.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/alt_xcvr_csr_common.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/alt_xcvr_csr_pcs8g_h.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/alt_xcvr_csr_pcs8g.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/alt_xcvr_csr_selector.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/alt_xcvr_mgmt2dec.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/altera_wait_generate.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.v,VERILOG,,altera_xcvr_10gbaser,false
simulation/submodules/mentor/altera_avalon_st_handshake_clock_crosser.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/altera_avalon_st_clock_crosser.v,VERILOG,,altera_xcvr_10gbaser,false
simulation/submodules/mentor/altera_avalon_st_clock_crosser.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_xcvr_10gbaser,false
simulation/submodules/mentor/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/altera_avalon_st_pipeline_base.v,VERILOG,,altera_xcvr_10gbaser,false
simulation/submodules/mentor/altera_avalon_st_pipeline_base.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/alt_10gbaser_pcs.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/altera_10gbaser_phy_params.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/altera_10gbaser_phy_async_fifo_fpga.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/altera_10gbaser_phy_bitsync.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/altera_10gbaser_phy_bitsync2.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/altera_10gbaser_phy_clockcomp.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/altera_10gbaser_phy_clk_ctrl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/altera_10gbaser_phy_gearbox_exp.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/altera_10gbaser_phy_gearbox_red.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/altera_10gbaser_phy_pcs_10g.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/altera_10gbaser_phy_pcs_10g_top.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/altera_10gbaser_phy_reg_map_av.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/altera_10gbaser_phy_rx_fifo.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/altera_10gbaser_phy_rx_fifo_wrap.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/altera_10gbaser_phy_rx_top.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/altera_10gbaser_phy_tx_top.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/aldec/alt_10gbaser_pcs.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/aldec/altera_10gbaser_phy_params.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/aldec/altera_10gbaser_phy_async_fifo_fpga.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/aldec/altera_10gbaser_phy_bitsync.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/aldec/altera_10gbaser_phy_bitsync2.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/aldec/altera_10gbaser_phy_clockcomp.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/aldec/altera_10gbaser_phy_clk_ctrl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/aldec/altera_10gbaser_phy_gearbox_exp.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/aldec/altera_10gbaser_phy_gearbox_red.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/aldec/altera_10gbaser_phy_pcs_10g.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/aldec/altera_10gbaser_phy_pcs_10g_top.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/aldec/altera_10gbaser_phy_reg_map_av.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/aldec/altera_10gbaser_phy_rx_fifo.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/aldec/altera_10gbaser_phy_rx_fifo_wrap.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/aldec/altera_10gbaser_phy_rx_top.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/aldec/altera_10gbaser_phy_tx_top.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/altera_10gbaser_phy_1588_latency.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/altera_10gbaser_phy_ber.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/altera_10gbaser_phy_ber_cnt_ns.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/altera_10gbaser_phy_ber_sm.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/altera_10gbaser_phy_blksync.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/altera_10gbaser_phy_blksync_datapath.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/altera_10gbaser_phy_decode.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/altera_10gbaser_phy_decode_type.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/altera_10gbaser_phy_descramble.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/altera_10gbaser_phy_encode.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/altera_10gbaser_phy_encode_type.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/altera_10gbaser_phy_lock_sm.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/altera_10gbaser_phy_nto1mux.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/altera_10gbaser_phy_prbs_gen_xg.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/altera_10gbaser_phy_prbs_ver_xg.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/altera_10gbaser_phy_random_err_cnt_ns.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/altera_10gbaser_phy_random_gen.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/altera_10gbaser_phy_random_ver.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/altera_10gbaser_phy_random_ver_10g.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/altera_10gbaser_phy_register_with_byte_enable.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/altera_10gbaser_phy_rx_sm_datapath.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/altera_10gbaser_phy_rx_sm_ns.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/altera_10gbaser_phy_scramble.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/altera_10gbaser_phy_square_wave_gen.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/altera_10gbaser_phy_tx_sm_datapath.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/altera_10gbaser_phy_tx_sm_ns.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/altera_10gbaser_phy_word_align.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/aldec/altera_10gbaser_phy_1588_latency.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/aldec/altera_10gbaser_phy_ber.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/aldec/altera_10gbaser_phy_ber_cnt_ns.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/aldec/altera_10gbaser_phy_ber_sm.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/aldec/altera_10gbaser_phy_blksync.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/aldec/altera_10gbaser_phy_blksync_datapath.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/aldec/altera_10gbaser_phy_decode.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/aldec/altera_10gbaser_phy_decode_type.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/aldec/altera_10gbaser_phy_descramble.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/aldec/altera_10gbaser_phy_encode.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/aldec/altera_10gbaser_phy_encode_type.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/aldec/altera_10gbaser_phy_lock_sm.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/aldec/altera_10gbaser_phy_nto1mux.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/aldec/altera_10gbaser_phy_prbs_gen_xg.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/aldec/altera_10gbaser_phy_prbs_ver_xg.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/aldec/altera_10gbaser_phy_random_err_cnt_ns.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/aldec/altera_10gbaser_phy_random_gen.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/aldec/altera_10gbaser_phy_random_ver.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/aldec/altera_10gbaser_phy_random_ver_10g.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/aldec/altera_10gbaser_phy_register_with_byte_enable.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/aldec/altera_10gbaser_phy_rx_sm_datapath.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/aldec/altera_10gbaser_phy_rx_sm_ns.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/aldec/altera_10gbaser_phy_scramble.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/aldec/altera_10gbaser_phy_square_wave_gen.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/aldec/altera_10gbaser_phy_tx_sm_datapath.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/aldec/altera_10gbaser_phy_tx_sm_ns.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/aldec/altera_10gbaser_phy_word_align.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/csr_pcs10gbaser_h.sv,SYSTEM_VERILOG,,altera_xcvr_10gbaser,false
simulation/submodules/csr_pcs10gbaser.sv,SYSTEM_VERILOG,,altera_xcvr_10gbaser,false
simulation/submodules/mentor/csr_pcs10gbaser_h.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/csr_pcs10gbaser.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/sv_reconfig_bundle_to_xcvr.sv,SYSTEM_VERILOG,,altera_xcvr_10gbaser,false
simulation/submodules/sv_reconfig_bundle_to_ip.sv,SYSTEM_VERILOG,,altera_xcvr_10gbaser,false
simulation/submodules/sv_reconfig_bundle_merger.sv,SYSTEM_VERILOG,,altera_xcvr_10gbaser,false
simulation/submodules/mentor/sv_reconfig_bundle_to_xcvr.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/sv_reconfig_bundle_to_ip.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/sv_reconfig_bundle_merger.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/av_xcvr_h.sv,SYSTEM_VERILOG,,altera_xcvr_10gbaser,false
simulation/submodules/av_xcvr_avmm_csr.sv,SYSTEM_VERILOG,,altera_xcvr_10gbaser,false
simulation/submodules/av_tx_pma_ch.sv,SYSTEM_VERILOG,,altera_xcvr_10gbaser,false
simulation/submodules/av_tx_pma.sv,SYSTEM_VERILOG,,altera_xcvr_10gbaser,false
simulation/submodules/av_rx_pma.sv,SYSTEM_VERILOG,,altera_xcvr_10gbaser,false
simulation/submodules/av_pma.sv,SYSTEM_VERILOG,,altera_xcvr_10gbaser,false
simulation/submodules/av_pcs_ch.sv,SYSTEM_VERILOG,,altera_xcvr_10gbaser,false
simulation/submodules/av_pcs.sv,SYSTEM_VERILOG,,altera_xcvr_10gbaser,false
simulation/submodules/av_xcvr_avmm.sv,SYSTEM_VERILOG,,altera_xcvr_10gbaser,false
simulation/submodules/av_xcvr_native.sv,SYSTEM_VERILOG,,altera_xcvr_10gbaser,false
simulation/submodules/av_xcvr_plls.sv,SYSTEM_VERILOG,,altera_xcvr_10gbaser,false
simulation/submodules/av_xcvr_data_adapter.sv,SYSTEM_VERILOG,,altera_xcvr_10gbaser,false
simulation/submodules/av_reconfig_bundle_to_basic.sv,SYSTEM_VERILOG,,altera_xcvr_10gbaser,false
simulation/submodules/av_reconfig_bundle_to_xcvr.sv,SYSTEM_VERILOG,,altera_xcvr_10gbaser,false
simulation/submodules/mentor/av_xcvr_h.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/av_xcvr_avmm_csr.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/av_tx_pma_ch.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/av_tx_pma.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/av_rx_pma.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/av_pma.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/av_pcs_ch.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/av_pcs.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/av_xcvr_avmm.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/av_xcvr_native.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/av_xcvr_plls.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/av_xcvr_data_adapter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/av_reconfig_bundle_to_basic.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/av_reconfig_bundle_to_xcvr.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/av_hssi_8g_rx_pcs_rbc.sv,SYSTEM_VERILOG,,altera_xcvr_10gbaser,false
simulation/submodules/av_hssi_8g_tx_pcs_rbc.sv,SYSTEM_VERILOG,,altera_xcvr_10gbaser,false
simulation/submodules/av_hssi_common_pcs_pma_interface_rbc.sv,SYSTEM_VERILOG,,altera_xcvr_10gbaser,false
simulation/submodules/av_hssi_common_pld_pcs_interface_rbc.sv,SYSTEM_VERILOG,,altera_xcvr_10gbaser,false
simulation/submodules/av_hssi_pipe_gen1_2_rbc.sv,SYSTEM_VERILOG,,altera_xcvr_10gbaser,false
simulation/submodules/av_hssi_rx_pcs_pma_interface_rbc.sv,SYSTEM_VERILOG,,altera_xcvr_10gbaser,false
simulation/submodules/av_hssi_rx_pld_pcs_interface_rbc.sv,SYSTEM_VERILOG,,altera_xcvr_10gbaser,false
simulation/submodules/av_hssi_tx_pcs_pma_interface_rbc.sv,SYSTEM_VERILOG,,altera_xcvr_10gbaser,false
simulation/submodules/av_hssi_tx_pld_pcs_interface_rbc.sv,SYSTEM_VERILOG,,altera_xcvr_10gbaser,false
simulation/submodules/mentor/av_hssi_8g_rx_pcs_rbc.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/av_hssi_8g_tx_pcs_rbc.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/av_hssi_common_pcs_pma_interface_rbc.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/av_hssi_common_pld_pcs_interface_rbc.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/av_hssi_pipe_gen1_2_rbc.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/av_hssi_rx_pcs_pma_interface_rbc.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/av_hssi_rx_pld_pcs_interface_rbc.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/av_hssi_tx_pcs_pma_interface_rbc.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/av_hssi_tx_pld_pcs_interface_rbc.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/av_xcvr_10gbaser_nr.sv,SYSTEM_VERILOG,,altera_xcvr_10gbaser,false
simulation/submodules/av_xcvr_10gbaser_native.sv,SYSTEM_VERILOG,,altera_xcvr_10gbaser,false
simulation/submodules/mentor/av_xcvr_10gbaser_nr.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/av_xcvr_10gbaser_native.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/altera_xcvr_native_av_functions_h.sv,SYSTEM_VERILOG,,altera_xcvr_10gbaser,false
simulation/submodules/altera_xcvr_native_av.sv,SYSTEM_VERILOG,,altera_xcvr_10gbaser,false
simulation/submodules/mentor/altera_xcvr_native_av_functions_h.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/altera_xcvr_native_av.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/altera_xcvr_10gbaser.sv,SYSTEM_VERILOG,,altera_xcvr_10gbaser,false
simulation/submodules/mentor/altera_xcvr_10gbaser.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/altera_xcvr_reset_control.sv,SYSTEM_VERILOG,,altera_xcvr_10gbaser,false
simulation/submodules/alt_xcvr_reset_counter.sv,SYSTEM_VERILOG,,altera_xcvr_10gbaser,false
simulation/submodules/mentor/altera_xcvr_reset_control.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/alt_xcvr_reset_counter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/alt_xcvr_arbiter.sv,SYSTEM_VERILOG,,altera_xcvr_10gbaser,false
simulation/submodules/alt_xcvr_m2s.sv,SYSTEM_VERILOG,,altera_xcvr_10gbaser,false
simulation/submodules/mentor/alt_xcvr_arbiter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/mentor/alt_xcvr_m2s.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_10gbaser,false
simulation/submodules/plain_files.txt,OTHER,,altera_xcvr_10gbaser,false
simulation/submodules/mentor_files.txt,OTHER,,altera_xcvr_10gbaser,false
simulation/submodules/cadence_files.txt,OTHER,,altera_xcvr_10gbaser,false
simulation/submodules/synopsys_files.txt,OTHER,,altera_xcvr_10gbaser,false
simulation/submodules/aldec_files.txt,OTHER,,altera_xcvr_10gbaser,false
simulation/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v,VERILOG,,qsys_10g_eth_10g_design_example_0_eth_10g_mac,false
simulation/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed.v,VERILOG,,qsys_10g_eth_10g_design_example_0_eth_loopback_composed,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/altera_avalon_dc_fifo.v,VERILOG,,altera_avalon_dc_fifo,false
simulation/submodules/altera_dcfifo_synchronizer_bundle.v,VERILOG,,altera_avalon_dc_fifo,false
simulation/submodules/qsys_10g_eth_10g_design_example_0_pa_pg_before_timing_adapter.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_pa_pg_before_timing_adapter,false
simulation/submodules/qsys_10g_eth_10g_design_example_0_pa_pg_after_timing_adapter.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_pa_pg_after_timing_adapter,false
simulation/submodules/altera_eth_fifo_pause_ctrl_adapter.v,VERILOG,,altera_eth_fifo_pause_ctrl_adapter,false
simulation/submodules/altera_eth_mdio.v,VERILOG,,altera_eth_mdio,false
simulation/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0.v,VERILOG,,qsys_10g_eth_10g_design_example_0_mm_interconnect_0,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/qsys_10g_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,qsys_10g_mm_interconnect_0_router,false
simulation/submodules/qsys_10g_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,qsys_10g_mm_interconnect_0_router_001,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/qsys_10g_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,qsys_10g_mm_interconnect_0_cmd_demux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,qsys_10g_mm_interconnect_0_cmd_mux,false
simulation/submodules/qsys_10g_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,qsys_10g_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,qsys_10g_mm_interconnect_0_rsp_mux,false
simulation/submodules/qsys_10g_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,qsys_10g_mm_interconnect_0_rsp_mux,false
simulation/submodules/mentor/altera_eth_10g_tx_register_map.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_10g_tx_register_map,false
simulation/submodules/aldec/altera_eth_10g_tx_register_map.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_10g_tx_register_map,false
simulation/submodules/altera_avalon_st_clock_crosser.v,VERILOG,,altera_eth_10g_tx_register_map,false
simulation/submodules/mentor/altera_eth_packet_underflow_control.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_packet_underflow_control,false
simulation/submodules/aldec/altera_eth_packet_underflow_control.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_packet_underflow_control,false
simulation/submodules/mentor/altera_eth_pad_inserter.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_pad_inserter,false
simulation/submodules/aldec/altera_eth_pad_inserter.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_pad_inserter,false
simulation/submodules/mentor/altera_eth_pkt_backpressure_control.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_pkt_backpressure_control,false
simulation/submodules/aldec/altera_eth_pkt_backpressure_control.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_pkt_backpressure_control,false
simulation/submodules/mentor/altera_eth_pause_beat_conversion.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_pause_beat_conversion,false
simulation/submodules/aldec/altera_eth_pause_beat_conversion.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_pause_beat_conversion,false
simulation/submodules/mentor/altera_eth_pause_ctrl_gen.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_pause_ctrl_gen,false
simulation/submodules/mentor/altera_eth_pause_controller.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_pause_ctrl_gen,false
simulation/submodules/mentor/altera_eth_pause_gen.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_pause_ctrl_gen,false
simulation/submodules/aldec/altera_eth_pause_ctrl_gen.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_pause_ctrl_gen,false
simulation/submodules/aldec/altera_eth_pause_controller.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_pause_ctrl_gen,false
simulation/submodules/aldec/altera_eth_pause_gen.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_pause_ctrl_gen,false
simulation/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_pause_ctrl_error_adapter.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_pause_ctrl_error_adapter,false
simulation/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_mux_flow_control_user_frame.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_mux_flow_control_user_frame,false
simulation/submodules/mentor/altera_eth_address_inserter.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_address_inserter,false
simulation/submodules/aldec/altera_eth_address_inserter.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_address_inserter,false
simulation/submodules/mentor/altera_eth_crc.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_crc,false
simulation/submodules/mentor/crc32.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_crc,false
simulation/submodules/mentor/gf_mult32_kc.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_crc,false
simulation/submodules/aldec/altera_eth_crc.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_crc,false
simulation/submodules/aldec/crc32.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_crc,false
simulation/submodules/aldec/gf_mult32_kc.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_crc,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_avalon_st_pipeline_stage,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_avalon_st_pipeline_stage,false
simulation/submodules/altera_avalon_st_splitter.sv,SYSTEM_VERILOG,,altera_avalon_st_splitter,false
simulation/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_frame_decoder.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_frame_decoder,false
simulation/submodules/mentor/altera_eth_frame_decoder.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_frame_decoder,false
simulation/submodules/aldec/altera_eth_frame_decoder.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_frame_decoder,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_eth_frame_decoder,false
simulation/submodules/altera_avalon_st_pipeline_base.v,VERILOG,,altera_eth_frame_decoder,false
simulation/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_error_adapter_stat.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_error_adapter_stat,false
simulation/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_in.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_in,false
simulation/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_output.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_output,false
simulation/submodules/mentor/altera_eth_10gmem_statistics_collector.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_10gmem_statistics_collector,false
simulation/submodules/aldec/altera_eth_10gmem_statistics_collector.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_10gmem_statistics_collector,false
simulation/submodules/altera_avalon_st_delay.sv,SYSTEM_VERILOG,,altera_avalon_st_delay,false
simulation/submodules/mentor/altera_eth_packet_formatter.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_packet_formatter,false
simulation/submodules/aldec/altera_eth_packet_formatter.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_packet_formatter,false
simulation/submodules/mentor/altera_eth_xgmii_termination.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_xgmii_termination,false
simulation/submodules/aldec/altera_eth_xgmii_termination.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_xgmii_termination,false
simulation/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_in.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_in,false
simulation/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_out_0.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_out_0,false
simulation/submodules/mentor/altera_eth_link_fault_generation.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_link_fault_generation,false
simulation/submodules/aldec/altera_eth_link_fault_generation.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_link_fault_generation,false
simulation/submodules/mentor/altera_eth_10g_rx_register_map.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_10g_rx_register_map,false
simulation/submodules/aldec/altera_eth_10g_rx_register_map.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_10g_rx_register_map,false
simulation/submodules/altera_avalon_st_clock_crosser.v,VERILOG,,altera_eth_10g_rx_register_map,false
simulation/submodules/mentor/altera_eth_link_fault_detection.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_link_fault_detection,false
simulation/submodules/aldec/altera_eth_link_fault_detection.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_link_fault_detection,false
simulation/submodules/mentor/altera_eth_lane_decoder.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_lane_decoder,false
simulation/submodules/aldec/altera_eth_lane_decoder.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_lane_decoder,false
simulation/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_timing_adapter_frame_status_in.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_timing_adapter_frame_status_in,false
simulation/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_timing_adapter_frame_status_out_frame_decoder.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_timing_adapter_frame_status_out_frame_decoder,false
simulation/submodules/mentor/altera_eth_frame_status_merger.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_frame_status_merger,false
simulation/submodules/aldec/altera_eth_frame_status_merger.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_frame_status_merger,false
simulation/submodules/mentor/altera_eth_crc_pad_rem.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_crc_pad_rem,false
simulation/submodules/mentor/altera_eth_crc_rem.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_crc_pad_rem,false
simulation/submodules/mentor/altera_packet_stripper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_crc_pad_rem,false
simulation/submodules/aldec/altera_eth_crc_pad_rem.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_crc_pad_rem,false
simulation/submodules/aldec/altera_eth_crc_rem.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_crc_pad_rem,false
simulation/submodules/aldec/altera_packet_stripper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_crc_pad_rem,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_eth_crc_pad_rem,false
simulation/submodules/altera_avalon_st_pipeline_base.v,VERILOG,,altera_eth_crc_pad_rem,false
simulation/submodules/mentor/altera_eth_packet_overflow_control.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_packet_overflow_control,false
simulation/submodules/aldec/altera_eth_packet_overflow_control.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_packet_overflow_control,false
simulation/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_error_adapter_stat.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_error_adapter_stat,false
simulation/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_rx.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_rx,false
simulation/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_export.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_export,false
simulation/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_rx.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_rx,false
simulation/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_tx.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_tx,false
simulation/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0.v,VERILOG,,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0,false
simulation/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1.v,VERILOG,,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1,false
simulation/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2.v,VERILOG,,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2,false
simulation/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_lc_splitter_timing_adapter.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_eth_loopback_composed_lc_splitter_timing_adapter,false
simulation/submodules/altera_eth_loopback.v,VERILOG,,altera_eth_loopback,false
simulation/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_line_lb_timing_adapter.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_eth_loopback_composed_line_lb_timing_adapter,false
simulation/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0.v,VERILOG,,qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0,false
simulation/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router,false
simulation/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_demux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_mux,false
simulation/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_mux,false
simulation/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_demux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_mux,false
simulation/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router,false
simulation/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001,false
simulation/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_demux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_mux,false
simulation/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_mux,false
simulation/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_demux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_mux,false
simulation/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_mux,false
simulation/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router,false
simulation/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001,false
simulation/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_demux.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_demux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux,false
simulation/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux,false
simulation/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_mux,false
simulation/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_mux.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_mux,false
simulation/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router,false
simulation/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001,false
simulation/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_demux.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_demux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux,false
simulation/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux,false
simulation/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_mux,false
simulation/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_mux.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_mux,false
simulation/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router,false
simulation/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001,false
simulation/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_demux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_mux,false
simulation/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_mux,false
simulation/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_demux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_mux,false
simulation/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_mux,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
qsys_10g.eth_10g_design_example_0,qsys_10g_eth_10g_design_example_0
qsys_10g.eth_10g_design_example_0.altera_avalon_mm_bridge,altera_merlin_master_translator
qsys_10g.eth_10g_design_example_0.altera_10gbaser,altera_xcvr_10gbaser
qsys_10g.eth_10g_design_example_0.eth_10g_mac,qsys_10g_eth_10g_design_example_0_eth_10g_mac
qsys_10g.eth_10g_design_example_0.eth_10g_mac.merlin_master_translator,altera_merlin_master_translator
qsys_10g.eth_10g_design_example_0.eth_10g_mac.tx_bridge,altera_avalon_mm_bridge
qsys_10g.eth_10g_design_example_0.eth_10g_mac.rx_bridge,altera_avalon_mm_bridge
qsys_10g.eth_10g_design_example_0.eth_10g_mac.tx_register_map,altera_eth_10g_tx_register_map
qsys_10g.eth_10g_design_example_0.eth_10g_mac.tx_eth_packet_underflow_control,altera_eth_packet_underflow_control
qsys_10g.eth_10g_design_example_0.eth_10g_mac.tx_eth_pad_inserter,altera_eth_pad_inserter
qsys_10g.eth_10g_design_example_0.eth_10g_mac.tx_eth_pkt_backpressure_control,altera_eth_pkt_backpressure_control
qsys_10g.eth_10g_design_example_0.eth_10g_mac.rx_eth_pkt_backpressure_control,altera_eth_pkt_backpressure_control
qsys_10g.eth_10g_design_example_0.eth_10g_mac.tx_eth_pause_beat_conversion,altera_eth_pause_beat_conversion
qsys_10g.eth_10g_design_example_0.eth_10g_mac.tx_eth_pause_ctrl_gen,altera_eth_pause_ctrl_gen
qsys_10g.eth_10g_design_example_0.eth_10g_mac.tx_st_pause_ctrl_error_adapter,qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_pause_ctrl_error_adapter
qsys_10g.eth_10g_design_example_0.eth_10g_mac.tx_st_mux_flow_control_user_frame,qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_mux_flow_control_user_frame
qsys_10g.eth_10g_design_example_0.eth_10g_mac.tx_eth_address_inserter,altera_eth_address_inserter
qsys_10g.eth_10g_design_example_0.eth_10g_mac.tx_eth_crc_inserter,altera_eth_crc
qsys_10g.eth_10g_design_example_0.eth_10g_mac.rx_eth_crc_checker,altera_eth_crc
qsys_10g.eth_10g_design_example_0.eth_10g_mac.tx_st_pipeline_stage_rs,altera_avalon_st_pipeline_stage
qsys_10g.eth_10g_design_example_0.eth_10g_mac.tx_st_splitter_1,altera_avalon_st_splitter
qsys_10g.eth_10g_design_example_0.eth_10g_mac.tx_st_status_splitter,altera_avalon_st_splitter
qsys_10g.eth_10g_design_example_0.eth_10g_mac.tx_st_splitter_xgmii,altera_avalon_st_splitter
qsys_10g.eth_10g_design_example_0.eth_10g_mac.rx_st_splitter_xgmii,altera_avalon_st_splitter
qsys_10g.eth_10g_design_example_0.eth_10g_mac.rx_st_frame_status_splitter,altera_avalon_st_splitter
qsys_10g.eth_10g_design_example_0.eth_10g_mac.rx_st_status_splitter,altera_avalon_st_splitter
qsys_10g.eth_10g_design_example_0.eth_10g_mac.txrx_st_splitter_link_fault_status,altera_avalon_st_splitter
qsys_10g.eth_10g_design_example_0.eth_10g_mac.tx_st_timing_adapter_frame_decoder,qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_frame_decoder
qsys_10g.eth_10g_design_example_0.eth_10g_mac.tx_eth_frame_decoder,altera_eth_frame_decoder
qsys_10g.eth_10g_design_example_0.eth_10g_mac.rx_eth_frame_decoder,altera_eth_frame_decoder
qsys_10g.eth_10g_design_example_0.eth_10g_mac.tx_st_error_adapter_stat,qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_error_adapter_stat
qsys_10g.eth_10g_design_example_0.eth_10g_mac.tx_st_timing_adapter_splitter_status_in,qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_in
qsys_10g.eth_10g_design_example_0.eth_10g_mac.rx_st_timing_adapter_splitter_status_in,qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_in
qsys_10g.eth_10g_design_example_0.eth_10g_mac.tx_st_timing_adapter_splitter_status_output,qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_output
qsys_10g.eth_10g_design_example_0.eth_10g_mac.tx_st_timing_adapter_splitter_status_statistics,qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_output
qsys_10g.eth_10g_design_example_0.eth_10g_mac.rx_st_timing_adapter_splitter_status_statistics,qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_output
qsys_10g.eth_10g_design_example_0.eth_10g_mac.rx_st_timing_adapter_splitter_status_output,qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_output
qsys_10g.eth_10g_design_example_0.eth_10g_mac.tx_eth_statistics_collector,altera_eth_10gmem_statistics_collector
qsys_10g.eth_10g_design_example_0.eth_10g_mac.rx_eth_statistics_collector,altera_eth_10gmem_statistics_collector
qsys_10g.eth_10g_design_example_0.eth_10g_mac.tx_st_status_output_delay_to_statistic,altera_avalon_st_delay
qsys_10g.eth_10g_design_example_0.eth_10g_mac.rx_st_status_output_delay,altera_avalon_st_delay
qsys_10g.eth_10g_design_example_0.eth_10g_mac.rx_st_status_statistics_delay,altera_avalon_st_delay
qsys_10g.eth_10g_design_example_0.eth_10g_mac.tx_eth_packet_formatter,altera_eth_packet_formatter
qsys_10g.eth_10g_design_example_0.eth_10g_mac.tx_eth_xgmii_termination,altera_eth_xgmii_termination
qsys_10g.eth_10g_design_example_0.eth_10g_mac.tx_st_timing_adapter_splitter_in,qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_in
qsys_10g.eth_10g_design_example_0.eth_10g_mac.rx_st_timing_adapter_interface_conversion,qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_in
qsys_10g.eth_10g_design_example_0.eth_10g_mac.tx_st_timing_adapter_splitter_out_0,qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_out_0
qsys_10g.eth_10g_design_example_0.eth_10g_mac.rx_st_timing_adapter_lane_decoder,qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_out_0
qsys_10g.eth_10g_design_example_0.eth_10g_mac.rx_st_timing_adapter_link_fault_detection,qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_out_0
qsys_10g.eth_10g_design_example_0.eth_10g_mac.tx_eth_link_fault_generation,altera_eth_link_fault_generation
qsys_10g.eth_10g_design_example_0.eth_10g_mac.rx_register_map,altera_eth_10g_rx_register_map
qsys_10g.eth_10g_design_example_0.eth_10g_mac.rx_eth_link_fault_detection,altera_eth_link_fault_detection
qsys_10g.eth_10g_design_example_0.eth_10g_mac.rx_eth_lane_decoder,altera_eth_lane_decoder
qsys_10g.eth_10g_design_example_0.eth_10g_mac.rx_st_timing_adapter_frame_status_in,qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_timing_adapter_frame_status_in
qsys_10g.eth_10g_design_example_0.eth_10g_mac.rx_timing_adapter_frame_status_out_frame_decoder,qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_timing_adapter_frame_status_out_frame_decoder
qsys_10g.eth_10g_design_example_0.eth_10g_mac.rx_timing_adapter_frame_status_out_crc_checker,qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_timing_adapter_frame_status_out_frame_decoder
qsys_10g.eth_10g_design_example_0.eth_10g_mac.rx_eth_frame_status_merger,altera_eth_frame_status_merger
qsys_10g.eth_10g_design_example_0.eth_10g_mac.rx_eth_crc_pad_rem,altera_eth_crc_pad_rem
qsys_10g.eth_10g_design_example_0.eth_10g_mac.rx_eth_packet_overflow_control,altera_eth_packet_overflow_control
qsys_10g.eth_10g_design_example_0.eth_10g_mac.rx_st_error_adapter_stat,qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_error_adapter_stat
qsys_10g.eth_10g_design_example_0.eth_10g_mac.txrx_timing_adapter_link_fault_status_rx,qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_rx
qsys_10g.eth_10g_design_example_0.eth_10g_mac.txrx_timing_adapter_link_fault_status_export,qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_export
qsys_10g.eth_10g_design_example_0.eth_10g_mac.rxtx_timing_adapter_link_fault_status_tx,qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_export
qsys_10g.eth_10g_design_example_0.eth_10g_mac.rxtx_dc_fifo_link_fault_status,altera_avalon_dc_fifo
qsys_10g.eth_10g_design_example_0.eth_10g_mac.rxtx_dc_fifo_pauselen,altera_avalon_dc_fifo
qsys_10g.eth_10g_design_example_0.eth_10g_mac.rxtx_timing_adapter_pauselen_rx,qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_rx
qsys_10g.eth_10g_design_example_0.eth_10g_mac.rxtx_timing_adapter_pauselen_tx,qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_tx
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_0,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_0.merlin_master_translator_avalon_universal_master_0_translator,altera_merlin_master_translator
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_0.tx_bridge_s0_translator,altera_merlin_slave_translator
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_0.rx_bridge_s0_translator,altera_merlin_slave_translator
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_0.merlin_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_0.tx_bridge_s0_agent,altera_merlin_slave_agent
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_0.rx_bridge_s0_agent,altera_merlin_slave_agent
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_0.tx_bridge_s0_agent_rsp_fifo,altera_avalon_sc_fifo
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_0.tx_bridge_s0_agent_rdata_fifo,altera_avalon_sc_fifo
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_0.rx_bridge_s0_agent_rsp_fifo,altera_avalon_sc_fifo
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_0.rx_bridge_s0_agent_rdata_fifo,altera_avalon_sc_fifo
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_0.router,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_0.router_001,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_0.router_002,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_0.merlin_master_translator_avalon_universal_master_0_limiter,altera_merlin_traffic_limiter
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_0.cmd_demux,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_demux
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_0.cmd_mux,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_mux
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_0.cmd_mux_001,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_mux
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_0.rsp_demux,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_demux
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_0.rsp_demux_001,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_demux
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_0.rsp_mux,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_mux
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_0.crosser,altera_avalon_st_handshake_clock_crosser
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_0.crosser_001,altera_avalon_st_handshake_clock_crosser
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_0.crosser_002,altera_avalon_st_handshake_clock_crosser
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_0.crosser_003,altera_avalon_st_handshake_clock_crosser
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_1,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_1.tx_bridge_m0_translator,altera_merlin_master_translator
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_1.tx_eth_pkt_backpressure_control_csr_translator,altera_merlin_slave_translator
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_1.tx_eth_pad_inserter_csr_translator,altera_merlin_slave_translator
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_1.tx_eth_pause_ctrl_gen_csr_translator,altera_merlin_slave_translator
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_1.tx_eth_address_inserter_csr_translator,altera_merlin_slave_translator
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_1.tx_eth_packet_underflow_control_avalon_slave_0_translator,altera_merlin_slave_translator
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_1.tx_eth_frame_decoder_avalom_mm_csr_translator,altera_merlin_slave_translator
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_1.tx_eth_statistics_collector_csr_translator,altera_merlin_slave_translator
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_1.tx_eth_crc_inserter_csr_translator,altera_merlin_slave_translator
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_1.tx_bridge_m0_agent,altera_merlin_master_agent
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_1.tx_eth_pkt_backpressure_control_csr_agent,altera_merlin_slave_agent
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_1.tx_eth_pad_inserter_csr_agent,altera_merlin_slave_agent
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_1.tx_eth_pause_ctrl_gen_csr_agent,altera_merlin_slave_agent
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_1.tx_eth_address_inserter_csr_agent,altera_merlin_slave_agent
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_1.tx_eth_packet_underflow_control_avalon_slave_0_agent,altera_merlin_slave_agent
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_1.tx_eth_frame_decoder_avalom_mm_csr_agent,altera_merlin_slave_agent
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_1.tx_eth_statistics_collector_csr_agent,altera_merlin_slave_agent
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_1.tx_eth_crc_inserter_csr_agent,altera_merlin_slave_agent
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_1.tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo,altera_avalon_sc_fifo
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_1.tx_eth_pad_inserter_csr_agent_rsp_fifo,altera_avalon_sc_fifo
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_1.tx_eth_pause_ctrl_gen_csr_agent_rsp_fifo,altera_avalon_sc_fifo
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_1.tx_eth_address_inserter_csr_agent_rsp_fifo,altera_avalon_sc_fifo
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_1.tx_eth_packet_underflow_control_avalon_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_1.tx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo,altera_avalon_sc_fifo
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_1.tx_eth_statistics_collector_csr_agent_rsp_fifo,altera_avalon_sc_fifo
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_1.tx_eth_crc_inserter_csr_agent_rsp_fifo,altera_avalon_sc_fifo
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_1.router,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_1.router_001,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_1.router_002,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_1.router_003,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_1.router_004,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_1.router_005,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_1.router_006,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_1.router_007,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_1.router_008,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_1.tx_bridge_m0_limiter,altera_merlin_traffic_limiter
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_1.cmd_demux,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_demux
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_1.cmd_mux,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_1.cmd_mux_001,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_1.cmd_mux_002,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_1.cmd_mux_003,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_1.cmd_mux_004,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_1.cmd_mux_005,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_1.cmd_mux_006,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_1.cmd_mux_007,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_1.rsp_demux,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_1.rsp_demux_001,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_1.rsp_demux_002,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_1.rsp_demux_003,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_1.rsp_demux_004,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_1.rsp_demux_005,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_1.rsp_demux_006,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_1.rsp_demux_007,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_1.rsp_mux,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_mux
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_2,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_2.rx_bridge_m0_translator,altera_merlin_master_translator
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_2.rx_eth_pkt_backpressure_control_csr_translator,altera_merlin_slave_translator
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_2.rx_eth_crc_pad_rem_csr_translator,altera_merlin_slave_translator
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_2.rx_eth_crc_checker_csr_translator,altera_merlin_slave_translator
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_2.rx_eth_frame_decoder_avalom_mm_csr_translator,altera_merlin_slave_translator
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_2.rx_eth_packet_overflow_control_csr_translator,altera_merlin_slave_translator
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_2.rx_eth_statistics_collector_csr_translator,altera_merlin_slave_translator
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_2.rx_eth_lane_decoder_csr_translator,altera_merlin_slave_translator
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_2.rx_bridge_m0_agent,altera_merlin_master_agent
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_2.rx_eth_pkt_backpressure_control_csr_agent,altera_merlin_slave_agent
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_2.rx_eth_crc_pad_rem_csr_agent,altera_merlin_slave_agent
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_2.rx_eth_crc_checker_csr_agent,altera_merlin_slave_agent
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_2.rx_eth_frame_decoder_avalom_mm_csr_agent,altera_merlin_slave_agent
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_2.rx_eth_packet_overflow_control_csr_agent,altera_merlin_slave_agent
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_2.rx_eth_statistics_collector_csr_agent,altera_merlin_slave_agent
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_2.rx_eth_lane_decoder_csr_agent,altera_merlin_slave_agent
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_2.rx_eth_pkt_backpressure_control_csr_agent_rsp_fifo,altera_avalon_sc_fifo
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_2.rx_eth_crc_pad_rem_csr_agent_rsp_fifo,altera_avalon_sc_fifo
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_2.rx_eth_crc_checker_csr_agent_rsp_fifo,altera_avalon_sc_fifo
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_2.rx_eth_frame_decoder_avalom_mm_csr_agent_rsp_fifo,altera_avalon_sc_fifo
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_2.rx_eth_packet_overflow_control_csr_agent_rsp_fifo,altera_avalon_sc_fifo
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_2.rx_eth_statistics_collector_csr_agent_rsp_fifo,altera_avalon_sc_fifo
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_2.rx_eth_lane_decoder_csr_agent_rsp_fifo,altera_avalon_sc_fifo
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_2.router,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_2.router_001,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_2.router_002,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_2.router_003,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_2.router_004,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_2.router_005,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_2.router_006,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_2.router_007,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_2.rx_bridge_m0_limiter,altera_merlin_traffic_limiter
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_2.cmd_demux,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_demux
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_2.cmd_mux,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_2.cmd_mux_001,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_2.cmd_mux_002,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_2.cmd_mux_003,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_2.cmd_mux_004,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_2.cmd_mux_005,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_2.cmd_mux_006,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_2.rsp_demux,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_2.rsp_demux_001,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_2.rsp_demux_002,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_2.rsp_demux_003,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_2.rsp_demux_004,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_2.rsp_demux_005,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_2.rsp_demux_006,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux
qsys_10g.eth_10g_design_example_0.eth_10g_mac.mm_interconnect_2.rsp_mux,qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_mux
qsys_10g.eth_10g_design_example_0.eth_10g_mac.rst_controller,altera_reset_controller
qsys_10g.eth_10g_design_example_0.eth_10g_mac.rst_controller_001,altera_reset_controller
qsys_10g.eth_10g_design_example_0.eth_10g_mac.rst_controller_002,altera_reset_controller
qsys_10g.eth_10g_design_example_0.eth_10g_mac.rst_controller_003,altera_reset_controller
qsys_10g.eth_10g_design_example_0.eth_10g_mac.rst_controller_004,altera_reset_controller
qsys_10g.eth_10g_design_example_0.eth_loopback_composed,qsys_10g_eth_10g_design_example_0_eth_loopback_composed
qsys_10g.eth_10g_design_example_0.eth_loopback_composed.lc_splitter_timing_adapter,qsys_10g_eth_10g_design_example_0_eth_loopback_composed_lc_splitter_timing_adapter
qsys_10g.eth_10g_design_example_0.eth_loopback_composed.line_splitter_timing_adapter,qsys_10g_eth_10g_design_example_0_eth_loopback_composed_lc_splitter_timing_adapter
qsys_10g.eth_10g_design_example_0.eth_loopback_composed.local_splitter,altera_avalon_st_splitter
qsys_10g.eth_10g_design_example_0.eth_loopback_composed.line_splitter,altera_avalon_st_splitter
qsys_10g.eth_10g_design_example_0.eth_loopback_composed.line_loopback,altera_eth_loopback
qsys_10g.eth_10g_design_example_0.eth_loopback_composed.local_loopback,altera_eth_loopback
qsys_10g.eth_10g_design_example_0.eth_loopback_composed.line_lb_timing_adapter,qsys_10g_eth_10g_design_example_0_eth_loopback_composed_line_lb_timing_adapter
qsys_10g.eth_10g_design_example_0.eth_loopback_composed.lc_lb_timing_adapter,qsys_10g_eth_10g_design_example_0_eth_loopback_composed_line_lb_timing_adapter
qsys_10g.eth_10g_design_example_0.eth_loopback_composed.dc_fifo_1,altera_avalon_dc_fifo
qsys_10g.eth_10g_design_example_0.eth_loopback_composed.dc_fifo_2,altera_avalon_dc_fifo
qsys_10g.eth_10g_design_example_0.eth_loopback_composed.mm_pipeline_bridge,altera_merlin_master_translator
qsys_10g.eth_10g_design_example_0.eth_loopback_composed.mm_interconnect_0,qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0
qsys_10g.eth_10g_design_example_0.eth_loopback_composed.mm_interconnect_0.mm_pipeline_bridge_avalon_universal_master_0_translator,altera_merlin_master_translator
qsys_10g.eth_10g_design_example_0.eth_loopback_composed.mm_interconnect_0.local_loopback_control_translator,altera_merlin_slave_translator
qsys_10g.eth_10g_design_example_0.eth_loopback_composed.mm_interconnect_0.line_loopback_control_translator,altera_merlin_slave_translator
qsys_10g.eth_10g_design_example_0.eth_loopback_composed.mm_interconnect_0.mm_pipeline_bridge_avalon_universal_master_0_agent,altera_merlin_master_agent
qsys_10g.eth_10g_design_example_0.eth_loopback_composed.mm_interconnect_0.local_loopback_control_agent,altera_merlin_slave_agent
qsys_10g.eth_10g_design_example_0.eth_loopback_composed.mm_interconnect_0.line_loopback_control_agent,altera_merlin_slave_agent
qsys_10g.eth_10g_design_example_0.eth_loopback_composed.mm_interconnect_0.local_loopback_control_agent_rsp_fifo,altera_avalon_sc_fifo
qsys_10g.eth_10g_design_example_0.eth_loopback_composed.mm_interconnect_0.local_loopback_control_agent_rdata_fifo,altera_avalon_sc_fifo
qsys_10g.eth_10g_design_example_0.eth_loopback_composed.mm_interconnect_0.line_loopback_control_agent_rsp_fifo,altera_avalon_sc_fifo
qsys_10g.eth_10g_design_example_0.eth_loopback_composed.mm_interconnect_0.line_loopback_control_agent_rdata_fifo,altera_avalon_sc_fifo
qsys_10g.eth_10g_design_example_0.eth_loopback_composed.mm_interconnect_0.router,qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router
qsys_10g.eth_10g_design_example_0.eth_loopback_composed.mm_interconnect_0.router_001,qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001
qsys_10g.eth_10g_design_example_0.eth_loopback_composed.mm_interconnect_0.router_002,qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001
qsys_10g.eth_10g_design_example_0.eth_loopback_composed.mm_interconnect_0.mm_pipeline_bridge_avalon_universal_master_0_limiter,altera_merlin_traffic_limiter
qsys_10g.eth_10g_design_example_0.eth_loopback_composed.mm_interconnect_0.cmd_demux,qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_demux
qsys_10g.eth_10g_design_example_0.eth_loopback_composed.mm_interconnect_0.cmd_mux,qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_mux
qsys_10g.eth_10g_design_example_0.eth_loopback_composed.mm_interconnect_0.cmd_mux_001,qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_mux
qsys_10g.eth_10g_design_example_0.eth_loopback_composed.mm_interconnect_0.rsp_demux,qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_demux
qsys_10g.eth_10g_design_example_0.eth_loopback_composed.mm_interconnect_0.rsp_demux_001,qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_demux
qsys_10g.eth_10g_design_example_0.eth_loopback_composed.mm_interconnect_0.rsp_mux,qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_mux
qsys_10g.eth_10g_design_example_0.eth_loopback_composed.mm_interconnect_0.crosser,altera_avalon_st_handshake_clock_crosser
qsys_10g.eth_10g_design_example_0.eth_loopback_composed.mm_interconnect_0.crosser_001,altera_avalon_st_handshake_clock_crosser
qsys_10g.eth_10g_design_example_0.eth_loopback_composed.mm_interconnect_0.crosser_002,altera_avalon_st_handshake_clock_crosser
qsys_10g.eth_10g_design_example_0.eth_loopback_composed.mm_interconnect_0.crosser_003,altera_avalon_st_handshake_clock_crosser
qsys_10g.eth_10g_design_example_0.eth_loopback_composed.rst_controller,altera_reset_controller
qsys_10g.eth_10g_design_example_0.eth_loopback_composed.rst_controller_001,altera_reset_controller
qsys_10g.eth_10g_design_example_0.eth_loopback_composed.rst_controller_002,altera_reset_controller
qsys_10g.eth_10g_design_example_0.tx_sc_fifo,altera_avalon_sc_fifo
qsys_10g.eth_10g_design_example_0.rx_sc_fifo,altera_avalon_sc_fifo
qsys_10g.eth_10g_design_example_0.dc_fifo_pause_adapt_pause_gen,altera_avalon_dc_fifo
qsys_10g.eth_10g_design_example_0.pa_pg_before_timing_adapter,qsys_10g_eth_10g_design_example_0_pa_pg_before_timing_adapter
qsys_10g.eth_10g_design_example_0.pa_pg_after_timing_adapter,qsys_10g_eth_10g_design_example_0_pa_pg_after_timing_adapter
qsys_10g.eth_10g_design_example_0.eth_fifo_pause_ctrl_adapter,altera_eth_fifo_pause_ctrl_adapter
qsys_10g.eth_10g_design_example_0.eth_mdio,altera_eth_mdio
qsys_10g.eth_10g_design_example_0.mm_interconnect_0,qsys_10g_eth_10g_design_example_0_mm_interconnect_0
qsys_10g.eth_10g_design_example_0.mm_interconnect_0.altera_avalon_mm_bridge_avalon_universal_master_0_translator,altera_merlin_master_translator
qsys_10g.eth_10g_design_example_0.mm_interconnect_0.altera_10gbaser_phy_mgmt_translator,altera_merlin_slave_translator
qsys_10g.eth_10g_design_example_0.mm_interconnect_0.eth_10g_mac_csr_translator,altera_merlin_slave_translator
qsys_10g.eth_10g_design_example_0.mm_interconnect_0.eth_loopback_composed_csr_translator,altera_merlin_slave_translator
qsys_10g.eth_10g_design_example_0.mm_interconnect_0.tx_sc_fifo_csr_translator,altera_merlin_slave_translator
qsys_10g.eth_10g_design_example_0.mm_interconnect_0.rx_sc_fifo_csr_translator,altera_merlin_slave_translator
qsys_10g.eth_10g_design_example_0.mm_interconnect_0.eth_mdio_csr_translator,altera_merlin_slave_translator
qsys_10g.eth_10g_design_example_0.mm_interconnect_0.altera_avalon_mm_bridge_avalon_universal_master_0_agent,altera_merlin_master_agent
qsys_10g.eth_10g_design_example_0.mm_interconnect_0.altera_10gbaser_phy_mgmt_agent,altera_merlin_slave_agent
qsys_10g.eth_10g_design_example_0.mm_interconnect_0.eth_10g_mac_csr_agent,altera_merlin_slave_agent
qsys_10g.eth_10g_design_example_0.mm_interconnect_0.eth_loopback_composed_csr_agent,altera_merlin_slave_agent
qsys_10g.eth_10g_design_example_0.mm_interconnect_0.tx_sc_fifo_csr_agent,altera_merlin_slave_agent
qsys_10g.eth_10g_design_example_0.mm_interconnect_0.rx_sc_fifo_csr_agent,altera_merlin_slave_agent
qsys_10g.eth_10g_design_example_0.mm_interconnect_0.eth_mdio_csr_agent,altera_merlin_slave_agent
qsys_10g.eth_10g_design_example_0.mm_interconnect_0.altera_10gbaser_phy_mgmt_agent_rsp_fifo,altera_avalon_sc_fifo
qsys_10g.eth_10g_design_example_0.mm_interconnect_0.eth_10g_mac_csr_agent_rsp_fifo,altera_avalon_sc_fifo
qsys_10g.eth_10g_design_example_0.mm_interconnect_0.eth_loopback_composed_csr_agent_rsp_fifo,altera_avalon_sc_fifo
qsys_10g.eth_10g_design_example_0.mm_interconnect_0.tx_sc_fifo_csr_agent_rsp_fifo,altera_avalon_sc_fifo
qsys_10g.eth_10g_design_example_0.mm_interconnect_0.tx_sc_fifo_csr_agent_rdata_fifo,altera_avalon_sc_fifo
qsys_10g.eth_10g_design_example_0.mm_interconnect_0.rx_sc_fifo_csr_agent_rsp_fifo,altera_avalon_sc_fifo
qsys_10g.eth_10g_design_example_0.mm_interconnect_0.rx_sc_fifo_csr_agent_rdata_fifo,altera_avalon_sc_fifo
qsys_10g.eth_10g_design_example_0.mm_interconnect_0.eth_mdio_csr_agent_rsp_fifo,altera_avalon_sc_fifo
qsys_10g.eth_10g_design_example_0.mm_interconnect_0.router,qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router
qsys_10g.eth_10g_design_example_0.mm_interconnect_0.router_001,qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001
qsys_10g.eth_10g_design_example_0.mm_interconnect_0.router_002,qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001
qsys_10g.eth_10g_design_example_0.mm_interconnect_0.router_003,qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001
qsys_10g.eth_10g_design_example_0.mm_interconnect_0.router_004,qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001
qsys_10g.eth_10g_design_example_0.mm_interconnect_0.router_005,qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001
qsys_10g.eth_10g_design_example_0.mm_interconnect_0.router_006,qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001
qsys_10g.eth_10g_design_example_0.mm_interconnect_0.altera_avalon_mm_bridge_avalon_universal_master_0_limiter,altera_merlin_traffic_limiter
qsys_10g.eth_10g_design_example_0.mm_interconnect_0.cmd_demux,qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_demux
qsys_10g.eth_10g_design_example_0.mm_interconnect_0.cmd_mux,qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_mux
qsys_10g.eth_10g_design_example_0.mm_interconnect_0.cmd_mux_001,qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_mux
qsys_10g.eth_10g_design_example_0.mm_interconnect_0.cmd_mux_002,qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_mux
qsys_10g.eth_10g_design_example_0.mm_interconnect_0.cmd_mux_003,qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_mux
qsys_10g.eth_10g_design_example_0.mm_interconnect_0.cmd_mux_004,qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_mux
qsys_10g.eth_10g_design_example_0.mm_interconnect_0.cmd_mux_005,qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_mux
qsys_10g.eth_10g_design_example_0.mm_interconnect_0.rsp_demux,qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_demux
qsys_10g.eth_10g_design_example_0.mm_interconnect_0.rsp_demux_001,qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_demux
qsys_10g.eth_10g_design_example_0.mm_interconnect_0.rsp_demux_002,qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_demux
qsys_10g.eth_10g_design_example_0.mm_interconnect_0.rsp_demux_003,qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_demux
qsys_10g.eth_10g_design_example_0.mm_interconnect_0.rsp_demux_004,qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_demux
qsys_10g.eth_10g_design_example_0.mm_interconnect_0.rsp_demux_005,qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_demux
qsys_10g.eth_10g_design_example_0.mm_interconnect_0.rsp_mux,qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_mux
qsys_10g.eth_10g_design_example_0.mm_interconnect_0.crosser,altera_avalon_st_handshake_clock_crosser
qsys_10g.eth_10g_design_example_0.mm_interconnect_0.crosser_001,altera_avalon_st_handshake_clock_crosser
qsys_10g.eth_10g_design_example_0.mm_interconnect_0.crosser_002,altera_avalon_st_handshake_clock_crosser
qsys_10g.eth_10g_design_example_0.mm_interconnect_0.crosser_003,altera_avalon_st_handshake_clock_crosser
qsys_10g.eth_10g_design_example_0.rst_controller,altera_reset_controller
qsys_10g.eth_10g_design_example_0.rst_controller_001,altera_reset_controller
qsys_10g.eth_10g_design_example_0.rst_controller_002,altera_reset_controller
qsys_10g.mm_bridge,altera_avalon_mm_bridge
qsys_10g.mm_interconnect_0,qsys_10g_mm_interconnect_0
qsys_10g.mm_interconnect_0.mm_bridge_m0_translator,altera_merlin_master_translator
qsys_10g.mm_interconnect_0.eth_10g_design_example_0_mm_pipeline_bridge_translator,altera_merlin_slave_translator
qsys_10g.mm_interconnect_0.mm_bridge_m0_agent,altera_merlin_master_agent
qsys_10g.mm_interconnect_0.eth_10g_design_example_0_mm_pipeline_bridge_agent,altera_merlin_slave_agent
qsys_10g.mm_interconnect_0.eth_10g_design_example_0_mm_pipeline_bridge_agent_rsp_fifo,altera_avalon_sc_fifo
qsys_10g.mm_interconnect_0.router,qsys_10g_mm_interconnect_0_router
qsys_10g.mm_interconnect_0.router_001,qsys_10g_mm_interconnect_0_router_001
qsys_10g.mm_interconnect_0.eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter,altera_merlin_burst_adapter
qsys_10g.mm_interconnect_0.cmd_demux,qsys_10g_mm_interconnect_0_cmd_demux
qsys_10g.mm_interconnect_0.rsp_demux,qsys_10g_mm_interconnect_0_cmd_demux
qsys_10g.mm_interconnect_0.cmd_mux,qsys_10g_mm_interconnect_0_cmd_mux
qsys_10g.mm_interconnect_0.rsp_mux,qsys_10g_mm_interconnect_0_rsp_mux
qsys_10g.rst_controller,altera_reset_controller
