Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Sun Mar 15 16:47:26 2015
| Host              : DETI-PC0018 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file embedded_ROM_timing_summary_routed.rpt -rpx embedded_ROM_timing_summary_routed.rpx
| Design            : embedded_ROM
| Device            : 7a100t-csg324
| Speed File        : -3  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: div/divided_clk_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.065        0.000                      0                   45        0.250        0.000                      0                   45        4.500        0.000                       0                    46  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.065        0.000                      0                   45        0.250        0.000                      0                   45        4.500        0.000                       0                    46  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.065ns  (required time - arrival time)
  Source:                 div/internal_clock_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/divided_clk_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.393ns (47.473%)  route 0.435ns (52.527%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.810ns = ( 8.810 - 5.000 ) 
    Source Clock Delay      (SCD):    4.054ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.318     4.054    div/clk_IBUF_BUFG
    SLICE_X80Y89                                                      r  div/internal_clock_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y89         FDRE (Prop_fdre_C_Q)         0.393     4.447 r  div/internal_clock_reg[26]/Q
                         net (fo=2, routed)           0.435     4.881    div/n_0_internal_clock_reg[26]
    SLICE_X82Y89         FDRE                                         r  div/divided_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.263 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255     7.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.590 f  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.220     8.810    div/clk_IBUF_BUFG
    SLICE_X82Y89                                                      r  div/divided_clk_reg/C  (IS_INVERTED)
                         clock pessimism              0.206     9.016    
                         clock uncertainty           -0.035     8.980    
    SLICE_X82Y89         FDRE (Setup_fdre_C_D)       -0.034     8.946    div/divided_clk_reg
  -------------------------------------------------------------------
                         required time                          8.946    
                         arrival time                          -4.881    
  -------------------------------------------------------------------
                         slack                                  4.065    

Slack (MET) :             8.123ns  (required time - arrival time)
  Source:                 div/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.917ns  (logic 1.575ns (82.161%)  route 0.342ns (17.839%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.805ns = ( 13.805 - 10.000 ) 
    Source Clock Delay      (SCD):    4.048ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.313     4.048    div/clk_IBUF_BUFG
    SLICE_X80Y83                                                      r  div/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y83         FDRE (Prop_fdre_C_Q)         0.393     4.441 r  div/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.342     4.782    div/n_0_internal_clock_reg[1]
    SLICE_X80Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     5.281 r  div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.281    div/n_0_internal_clock_reg[0]_i_1
    SLICE_X80Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.373 r  div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.373    div/n_0_internal_clock_reg[4]_i_1
    SLICE_X80Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.465 r  div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.465    div/n_0_internal_clock_reg[8]_i_1
    SLICE_X80Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.557 r  div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.557    div/n_0_internal_clock_reg[12]_i_1
    SLICE_X80Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.649 r  div/internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.649    div/n_0_internal_clock_reg[16]_i_1
    SLICE_X80Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.741 r  div/internal_clock_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.741    div/n_0_internal_clock_reg[20]_i_1
    SLICE_X80Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     5.964 r  div/internal_clock_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.964    div/n_6_internal_clock_reg[24]_i_1
    SLICE_X80Y89         FDRE                                         r  div/internal_clock_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.215    13.805    div/clk_IBUF_BUFG
    SLICE_X80Y89                                                      r  div/internal_clock_reg[25]/C
                         clock pessimism              0.224    14.029    
                         clock uncertainty           -0.035    13.993    
    SLICE_X80Y89         FDRE (Setup_fdre_C_D)        0.094    14.087    div/internal_clock_reg[25]
  -------------------------------------------------------------------
                         required time                         14.087    
                         arrival time                          -5.964    
  -------------------------------------------------------------------
                         slack                                  8.123    

Slack (MET) :             8.166ns  (required time - arrival time)
  Source:                 div/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 1.532ns (81.752%)  route 0.342ns (18.248%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.805ns = ( 13.805 - 10.000 ) 
    Source Clock Delay      (SCD):    4.048ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.313     4.048    div/clk_IBUF_BUFG
    SLICE_X80Y83                                                      r  div/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y83         FDRE (Prop_fdre_C_Q)         0.393     4.441 r  div/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.342     4.782    div/n_0_internal_clock_reg[1]
    SLICE_X80Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     5.281 r  div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.281    div/n_0_internal_clock_reg[0]_i_1
    SLICE_X80Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.373 r  div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.373    div/n_0_internal_clock_reg[4]_i_1
    SLICE_X80Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.465 r  div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.465    div/n_0_internal_clock_reg[8]_i_1
    SLICE_X80Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.557 r  div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.557    div/n_0_internal_clock_reg[12]_i_1
    SLICE_X80Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.649 r  div/internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.649    div/n_0_internal_clock_reg[16]_i_1
    SLICE_X80Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.741 r  div/internal_clock_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.741    div/n_0_internal_clock_reg[20]_i_1
    SLICE_X80Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     5.921 r  div/internal_clock_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.921    div/n_5_internal_clock_reg[24]_i_1
    SLICE_X80Y89         FDRE                                         r  div/internal_clock_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.215    13.805    div/clk_IBUF_BUFG
    SLICE_X80Y89                                                      r  div/internal_clock_reg[26]/C
                         clock pessimism              0.224    14.029    
                         clock uncertainty           -0.035    13.993    
    SLICE_X80Y89         FDRE (Setup_fdre_C_D)        0.094    14.087    div/internal_clock_reg[26]
  -------------------------------------------------------------------
                         required time                         14.087    
                         arrival time                          -5.921    
  -------------------------------------------------------------------
                         slack                                  8.166    

Slack (MET) :             8.189ns  (required time - arrival time)
  Source:                 div/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 1.509ns (81.525%)  route 0.342ns (18.475%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.805ns = ( 13.805 - 10.000 ) 
    Source Clock Delay      (SCD):    4.048ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.313     4.048    div/clk_IBUF_BUFG
    SLICE_X80Y83                                                      r  div/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y83         FDRE (Prop_fdre_C_Q)         0.393     4.441 r  div/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.342     4.782    div/n_0_internal_clock_reg[1]
    SLICE_X80Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     5.281 r  div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.281    div/n_0_internal_clock_reg[0]_i_1
    SLICE_X80Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.373 r  div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.373    div/n_0_internal_clock_reg[4]_i_1
    SLICE_X80Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.465 r  div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.465    div/n_0_internal_clock_reg[8]_i_1
    SLICE_X80Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.557 r  div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.557    div/n_0_internal_clock_reg[12]_i_1
    SLICE_X80Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.649 r  div/internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.649    div/n_0_internal_clock_reg[16]_i_1
    SLICE_X80Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.741 r  div/internal_clock_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.741    div/n_0_internal_clock_reg[20]_i_1
    SLICE_X80Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.898 r  div/internal_clock_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.898    div/n_7_internal_clock_reg[24]_i_1
    SLICE_X80Y89         FDRE                                         r  div/internal_clock_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.215    13.805    div/clk_IBUF_BUFG
    SLICE_X80Y89                                                      r  div/internal_clock_reg[24]/C
                         clock pessimism              0.224    14.029    
                         clock uncertainty           -0.035    13.993    
    SLICE_X80Y89         FDRE (Setup_fdre_C_D)        0.094    14.087    div/internal_clock_reg[24]
  -------------------------------------------------------------------
                         required time                         14.087    
                         arrival time                          -5.898    
  -------------------------------------------------------------------
                         slack                                  8.189    

Slack (MET) :             8.201ns  (required time - arrival time)
  Source:                 div/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.838ns  (logic 1.496ns (81.394%)  route 0.342ns (18.606%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.804ns = ( 13.804 - 10.000 ) 
    Source Clock Delay      (SCD):    4.048ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.313     4.048    div/clk_IBUF_BUFG
    SLICE_X80Y83                                                      r  div/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y83         FDRE (Prop_fdre_C_Q)         0.393     4.441 r  div/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.342     4.782    div/n_0_internal_clock_reg[1]
    SLICE_X80Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     5.281 r  div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.281    div/n_0_internal_clock_reg[0]_i_1
    SLICE_X80Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.373 r  div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.373    div/n_0_internal_clock_reg[4]_i_1
    SLICE_X80Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.465 r  div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.465    div/n_0_internal_clock_reg[8]_i_1
    SLICE_X80Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.557 r  div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.557    div/n_0_internal_clock_reg[12]_i_1
    SLICE_X80Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.649 r  div/internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.649    div/n_0_internal_clock_reg[16]_i_1
    SLICE_X80Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.236     5.885 r  div/internal_clock_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.885    div/n_4_internal_clock_reg[20]_i_1
    SLICE_X80Y88         FDRE                                         r  div/internal_clock_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.214    13.804    div/clk_IBUF_BUFG
    SLICE_X80Y88                                                      r  div/internal_clock_reg[23]/C
                         clock pessimism              0.224    14.028    
                         clock uncertainty           -0.035    13.992    
    SLICE_X80Y88         FDRE (Setup_fdre_C_D)        0.094    14.086    div/internal_clock_reg[23]
  -------------------------------------------------------------------
                         required time                         14.086    
                         arrival time                          -5.885    
  -------------------------------------------------------------------
                         slack                                  8.201    

Slack (MET) :             8.214ns  (required time - arrival time)
  Source:                 div/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.825ns  (logic 1.483ns (81.262%)  route 0.342ns (18.738%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.804ns = ( 13.804 - 10.000 ) 
    Source Clock Delay      (SCD):    4.048ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.313     4.048    div/clk_IBUF_BUFG
    SLICE_X80Y83                                                      r  div/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y83         FDRE (Prop_fdre_C_Q)         0.393     4.441 r  div/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.342     4.782    div/n_0_internal_clock_reg[1]
    SLICE_X80Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     5.281 r  div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.281    div/n_0_internal_clock_reg[0]_i_1
    SLICE_X80Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.373 r  div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.373    div/n_0_internal_clock_reg[4]_i_1
    SLICE_X80Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.465 r  div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.465    div/n_0_internal_clock_reg[8]_i_1
    SLICE_X80Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.557 r  div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.557    div/n_0_internal_clock_reg[12]_i_1
    SLICE_X80Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.649 r  div/internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.649    div/n_0_internal_clock_reg[16]_i_1
    SLICE_X80Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     5.872 r  div/internal_clock_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.872    div/n_6_internal_clock_reg[20]_i_1
    SLICE_X80Y88         FDRE                                         r  div/internal_clock_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.214    13.804    div/clk_IBUF_BUFG
    SLICE_X80Y88                                                      r  div/internal_clock_reg[21]/C
                         clock pessimism              0.224    14.028    
                         clock uncertainty           -0.035    13.992    
    SLICE_X80Y88         FDRE (Setup_fdre_C_D)        0.094    14.086    div/internal_clock_reg[21]
  -------------------------------------------------------------------
                         required time                         14.086    
                         arrival time                          -5.872    
  -------------------------------------------------------------------
                         slack                                  8.214    

Slack (MET) :             8.257ns  (required time - arrival time)
  Source:                 div/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.782ns  (logic 1.440ns (80.810%)  route 0.342ns (19.190%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.804ns = ( 13.804 - 10.000 ) 
    Source Clock Delay      (SCD):    4.048ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.313     4.048    div/clk_IBUF_BUFG
    SLICE_X80Y83                                                      r  div/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y83         FDRE (Prop_fdre_C_Q)         0.393     4.441 r  div/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.342     4.782    div/n_0_internal_clock_reg[1]
    SLICE_X80Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     5.281 r  div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.281    div/n_0_internal_clock_reg[0]_i_1
    SLICE_X80Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.373 r  div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.373    div/n_0_internal_clock_reg[4]_i_1
    SLICE_X80Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.465 r  div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.465    div/n_0_internal_clock_reg[8]_i_1
    SLICE_X80Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.557 r  div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.557    div/n_0_internal_clock_reg[12]_i_1
    SLICE_X80Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.649 r  div/internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.649    div/n_0_internal_clock_reg[16]_i_1
    SLICE_X80Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     5.829 r  div/internal_clock_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.829    div/n_5_internal_clock_reg[20]_i_1
    SLICE_X80Y88         FDRE                                         r  div/internal_clock_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.214    13.804    div/clk_IBUF_BUFG
    SLICE_X80Y88                                                      r  div/internal_clock_reg[22]/C
                         clock pessimism              0.224    14.028    
                         clock uncertainty           -0.035    13.992    
    SLICE_X80Y88         FDRE (Setup_fdre_C_D)        0.094    14.086    div/internal_clock_reg[22]
  -------------------------------------------------------------------
                         required time                         14.086    
                         arrival time                          -5.829    
  -------------------------------------------------------------------
                         slack                                  8.257    

Slack (MET) :             8.280ns  (required time - arrival time)
  Source:                 div/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 1.417ns (80.559%)  route 0.342ns (19.441%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.804ns = ( 13.804 - 10.000 ) 
    Source Clock Delay      (SCD):    4.048ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.313     4.048    div/clk_IBUF_BUFG
    SLICE_X80Y83                                                      r  div/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y83         FDRE (Prop_fdre_C_Q)         0.393     4.441 r  div/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.342     4.782    div/n_0_internal_clock_reg[1]
    SLICE_X80Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     5.281 r  div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.281    div/n_0_internal_clock_reg[0]_i_1
    SLICE_X80Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.373 r  div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.373    div/n_0_internal_clock_reg[4]_i_1
    SLICE_X80Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.465 r  div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.465    div/n_0_internal_clock_reg[8]_i_1
    SLICE_X80Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.557 r  div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.557    div/n_0_internal_clock_reg[12]_i_1
    SLICE_X80Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.649 r  div/internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.649    div/n_0_internal_clock_reg[16]_i_1
    SLICE_X80Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.806 r  div/internal_clock_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.806    div/n_7_internal_clock_reg[20]_i_1
    SLICE_X80Y88         FDRE                                         r  div/internal_clock_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.214    13.804    div/clk_IBUF_BUFG
    SLICE_X80Y88                                                      r  div/internal_clock_reg[20]/C
                         clock pessimism              0.224    14.028    
                         clock uncertainty           -0.035    13.992    
    SLICE_X80Y88         FDRE (Setup_fdre_C_D)        0.094    14.086    div/internal_clock_reg[20]
  -------------------------------------------------------------------
                         required time                         14.086    
                         arrival time                          -5.806    
  -------------------------------------------------------------------
                         slack                                  8.280    

Slack (MET) :             8.286ns  (required time - arrival time)
  Source:                 disp_cont/div_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_cont/div_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.711ns  (logic 0.898ns (52.486%)  route 0.813ns (47.514%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.812ns = ( 13.812 - 10.000 ) 
    Source Clock Delay      (SCD):    4.059ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.323     4.059    disp_cont/clk_IBUF_BUFG
    SLICE_X86Y86                                                      r  disp_cont/div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y86         FDRE (Prop_fdre_C_Q)         0.341     4.400 r  disp_cont/div_reg[14]/Q
                         net (fo=17, routed)          0.813     5.212    disp_cont/sel0[0]
    SLICE_X86Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.610 r  disp_cont/div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.610    disp_cont/n_0_div_reg[12]_i_1
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.769 r  disp_cont/div_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.769    disp_cont/n_7_div_reg[16]_i_1
    SLICE_X86Y87         FDRE                                         r  disp_cont/div_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.222    13.812    disp_cont/clk_IBUF_BUFG
    SLICE_X86Y87                                                      r  disp_cont/div_reg[16]/C
                         clock pessimism              0.223    14.035    
                         clock uncertainty           -0.035    13.999    
    SLICE_X86Y87         FDRE (Setup_fdre_C_D)        0.056    14.055    disp_cont/div_reg[16]
  -------------------------------------------------------------------
                         required time                         14.055    
                         arrival time                          -5.769    
  -------------------------------------------------------------------
                         slack                                  8.286    

Slack (MET) :             8.293ns  (required time - arrival time)
  Source:                 div/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.746ns  (logic 1.404ns (80.414%)  route 0.342ns (19.586%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.804ns = ( 13.804 - 10.000 ) 
    Source Clock Delay      (SCD):    4.048ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.313     4.048    div/clk_IBUF_BUFG
    SLICE_X80Y83                                                      r  div/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y83         FDRE (Prop_fdre_C_Q)         0.393     4.441 r  div/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.342     4.782    div/n_0_internal_clock_reg[1]
    SLICE_X80Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     5.281 r  div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.281    div/n_0_internal_clock_reg[0]_i_1
    SLICE_X80Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.373 r  div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.373    div/n_0_internal_clock_reg[4]_i_1
    SLICE_X80Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.465 r  div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.465    div/n_0_internal_clock_reg[8]_i_1
    SLICE_X80Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.557 r  div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.557    div/n_0_internal_clock_reg[12]_i_1
    SLICE_X80Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.236     5.793 r  div/internal_clock_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.793    div/n_4_internal_clock_reg[16]_i_1
    SLICE_X80Y87         FDRE                                         r  div/internal_clock_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.214    13.804    div/clk_IBUF_BUFG
    SLICE_X80Y87                                                      r  div/internal_clock_reg[19]/C
                         clock pessimism              0.224    14.028    
                         clock uncertainty           -0.035    13.992    
    SLICE_X80Y87         FDRE (Setup_fdre_C_D)        0.094    14.086    div/internal_clock_reg[19]
  -------------------------------------------------------------------
                         required time                         14.086    
                         arrival time                          -5.793    
  -------------------------------------------------------------------
                         slack                                  8.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 div/internal_clock_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.598     1.431    div/clk_IBUF_BUFG
    SLICE_X80Y84                                                      r  div/internal_clock_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y84         FDRE (Prop_fdre_C_Q)         0.164     1.595 r  div/internal_clock_reg[6]/Q
                         net (fo=1, routed)           0.110     1.706    div/n_0_internal_clock_reg[6]
    SLICE_X80Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.816 r  div/internal_clock_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.816    div/n_5_internal_clock_reg[4]_i_1
    SLICE_X80Y84         FDRE                                         r  div/internal_clock_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.868     1.937    div/clk_IBUF_BUFG
    SLICE_X80Y84                                                      r  div/internal_clock_reg[6]/C
                         clock pessimism             -0.505     1.431    
    SLICE_X80Y84         FDRE (Hold_fdre_C_D)         0.134     1.565    div/internal_clock_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 div/internal_clock_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.598     1.431    div/clk_IBUF_BUFG
    SLICE_X80Y85                                                      r  div/internal_clock_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y85         FDRE (Prop_fdre_C_Q)         0.164     1.595 r  div/internal_clock_reg[10]/Q
                         net (fo=1, routed)           0.110     1.706    div/n_0_internal_clock_reg[10]
    SLICE_X80Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.816 r  div/internal_clock_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.816    div/n_5_internal_clock_reg[8]_i_1
    SLICE_X80Y85         FDRE                                         r  div/internal_clock_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.869     1.938    div/clk_IBUF_BUFG
    SLICE_X80Y85                                                      r  div/internal_clock_reg[10]/C
                         clock pessimism             -0.506     1.431    
    SLICE_X80Y85         FDRE (Hold_fdre_C_D)         0.134     1.565    div/internal_clock_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 div/internal_clock_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.598     1.431    div/clk_IBUF_BUFG
    SLICE_X80Y86                                                      r  div/internal_clock_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y86         FDRE (Prop_fdre_C_Q)         0.164     1.595 r  div/internal_clock_reg[14]/Q
                         net (fo=1, routed)           0.110     1.706    div/n_0_internal_clock_reg[14]
    SLICE_X80Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.816 r  div/internal_clock_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.816    div/n_5_internal_clock_reg[12]_i_1
    SLICE_X80Y86         FDRE                                         r  div/internal_clock_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.869     1.938    div/clk_IBUF_BUFG
    SLICE_X80Y86                                                      r  div/internal_clock_reg[14]/C
                         clock pessimism             -0.506     1.431    
    SLICE_X80Y86         FDRE (Hold_fdre_C_D)         0.134     1.565    div/internal_clock_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 div/internal_clock_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.599     1.432    div/clk_IBUF_BUFG
    SLICE_X80Y87                                                      r  div/internal_clock_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y87         FDRE (Prop_fdre_C_Q)         0.164     1.596 r  div/internal_clock_reg[18]/Q
                         net (fo=1, routed)           0.110     1.707    div/n_0_internal_clock_reg[18]
    SLICE_X80Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.817 r  div/internal_clock_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.817    div/n_5_internal_clock_reg[16]_i_1
    SLICE_X80Y87         FDRE                                         r  div/internal_clock_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.870     1.939    div/clk_IBUF_BUFG
    SLICE_X80Y87                                                      r  div/internal_clock_reg[18]/C
                         clock pessimism             -0.506     1.432    
    SLICE_X80Y87         FDRE (Hold_fdre_C_D)         0.134     1.566    div/internal_clock_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 div/internal_clock_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.600     1.433    div/clk_IBUF_BUFG
    SLICE_X80Y88                                                      r  div/internal_clock_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y88         FDRE (Prop_fdre_C_Q)         0.164     1.597 r  div/internal_clock_reg[22]/Q
                         net (fo=1, routed)           0.110     1.708    div/n_0_internal_clock_reg[22]
    SLICE_X80Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.818 r  div/internal_clock_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.818    div/n_5_internal_clock_reg[20]_i_1
    SLICE_X80Y88         FDRE                                         r  div/internal_clock_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.872     1.941    div/clk_IBUF_BUFG
    SLICE_X80Y88                                                      r  div/internal_clock_reg[22]/C
                         clock pessimism             -0.507     1.433    
    SLICE_X80Y88         FDRE (Hold_fdre_C_D)         0.134     1.567    div/internal_clock_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 div/internal_clock_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.274ns (69.230%)  route 0.122ns (30.770%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.600     1.433    div/clk_IBUF_BUFG
    SLICE_X80Y89                                                      r  div/internal_clock_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y89         FDRE (Prop_fdre_C_Q)         0.164     1.597 r  div/internal_clock_reg[26]/Q
                         net (fo=2, routed)           0.122     1.719    div/n_0_internal_clock_reg[26]
    SLICE_X80Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.829 r  div/internal_clock_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.829    div/n_5_internal_clock_reg[24]_i_1
    SLICE_X80Y89         FDRE                                         r  div/internal_clock_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.872     1.941    div/clk_IBUF_BUFG
    SLICE_X80Y89                                                      r  div/internal_clock_reg[26]/C
                         clock pessimism             -0.507     1.433    
    SLICE_X80Y89         FDRE (Hold_fdre_C_D)         0.134     1.567    div/internal_clock_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 disp_cont/div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_cont/div_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.252ns (68.676%)  route 0.115ns (31.324%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.603     1.436    disp_cont/clk_IBUF_BUFG
    SLICE_X86Y84                                                      r  disp_cont/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y84         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  disp_cont/div_reg[6]/Q
                         net (fo=1, routed)           0.115     1.692    disp_cont/n_0_div_reg[6]
    SLICE_X86Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.803 r  disp_cont/div_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.803    disp_cont/n_5_div_reg[4]_i_1
    SLICE_X86Y84         FDRE                                         r  disp_cont/div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.873     1.942    disp_cont/clk_IBUF_BUFG
    SLICE_X86Y84                                                      r  disp_cont/div_reg[6]/C
                         clock pessimism             -0.505     1.436    
    SLICE_X86Y84         FDRE (Hold_fdre_C_D)         0.105     1.541    disp_cont/div_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 disp_cont/div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_cont/div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.252ns (68.676%)  route 0.115ns (31.324%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.603     1.436    disp_cont/clk_IBUF_BUFG
    SLICE_X86Y85                                                      r  disp_cont/div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y85         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  disp_cont/div_reg[10]/Q
                         net (fo=1, routed)           0.115     1.692    disp_cont/n_0_div_reg[10]
    SLICE_X86Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.803 r  disp_cont/div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.803    disp_cont/n_5_div_reg[8]_i_1
    SLICE_X86Y85         FDRE                                         r  disp_cont/div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.874     1.943    disp_cont/clk_IBUF_BUFG
    SLICE_X86Y85                                                      r  disp_cont/div_reg[10]/C
                         clock pessimism             -0.506     1.436    
    SLICE_X86Y85         FDRE (Hold_fdre_C_D)         0.105     1.541    disp_cont/div_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 div/internal_clock_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.310ns (73.726%)  route 0.110ns (26.274%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.598     1.431    div/clk_IBUF_BUFG
    SLICE_X80Y84                                                      r  div/internal_clock_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y84         FDRE (Prop_fdre_C_Q)         0.164     1.595 r  div/internal_clock_reg[6]/Q
                         net (fo=1, routed)           0.110     1.706    div/n_0_internal_clock_reg[6]
    SLICE_X80Y84         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.852 r  div/internal_clock_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.852    div/n_4_internal_clock_reg[4]_i_1
    SLICE_X80Y84         FDRE                                         r  div/internal_clock_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.868     1.937    div/clk_IBUF_BUFG
    SLICE_X80Y84                                                      r  div/internal_clock_reg[7]/C
                         clock pessimism             -0.505     1.431    
    SLICE_X80Y84         FDRE (Hold_fdre_C_D)         0.134     1.565    div/internal_clock_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 div/internal_clock_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.310ns (73.726%)  route 0.110ns (26.274%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.598     1.431    div/clk_IBUF_BUFG
    SLICE_X80Y85                                                      r  div/internal_clock_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y85         FDRE (Prop_fdre_C_Q)         0.164     1.595 r  div/internal_clock_reg[10]/Q
                         net (fo=1, routed)           0.110     1.706    div/n_0_internal_clock_reg[10]
    SLICE_X80Y85         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.852 r  div/internal_clock_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.852    div/n_4_internal_clock_reg[8]_i_1
    SLICE_X80Y85         FDRE                                         r  div/internal_clock_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.869     1.938    div/clk_IBUF_BUFG
    SLICE_X80Y85                                                      r  div/internal_clock_reg[11]/C
                         clock pessimism             -0.506     1.431    
    SLICE_X80Y85         FDRE (Hold_fdre_C_D)         0.134     1.565    div/internal_clock_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.286    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location        Pin                           
Min Period        n/a     BUFG/I   n/a            1.592     10.000  8.408  BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I          
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X86Y83    disp_cont/div_reg[0]/C        
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X86Y85    disp_cont/div_reg[10]/C       
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X86Y85    disp_cont/div_reg[11]/C       
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X86Y86    disp_cont/div_reg[12]/C       
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X86Y86    disp_cont/div_reg[13]/C       
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X86Y86    disp_cont/div_reg[14]/C       
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X86Y86    disp_cont/div_reg[15]/C       
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X86Y87    disp_cont/div_reg[16]/C       
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X86Y83    disp_cont/div_reg[1]/C        
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X80Y89    div/internal_clock_reg[24]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X80Y89    div/internal_clock_reg[25]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X80Y89    div/internal_clock_reg[26]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X86Y83    disp_cont/div_reg[0]/C        
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X86Y85    disp_cont/div_reg[10]/C       
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X86Y85    disp_cont/div_reg[10]/C       
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X86Y85    disp_cont/div_reg[11]/C       
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X86Y85    disp_cont/div_reg[11]/C       
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X86Y86    disp_cont/div_reg[12]/C       
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X86Y86    disp_cont/div_reg[12]/C       
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X82Y89    div/divided_clk_reg/C         
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X80Y89    div/internal_clock_reg[24]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X80Y89    div/internal_clock_reg[25]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X80Y89    div/internal_clock_reg[26]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X86Y83    disp_cont/div_reg[0]/C        
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X86Y85    disp_cont/div_reg[10]/C       
High Pulse Width  Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X86Y85    disp_cont/div_reg[10]/C       
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X86Y85    disp_cont/div_reg[11]/C       
High Pulse Width  Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X86Y85    disp_cont/div_reg[11]/C       
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X86Y86    disp_cont/div_reg[12]/C       



