module sram_16x8_testbench;
reg [7:0]d;
reg [3:0]a;
reg wen;
reg clk;
wire [7:0]q;
sram_16x8  ram1(d,a,wen,clk,q);
initial begin // clock initialization
clk =1'b1;
forever #10 clk=~clk;
end
initial
begin
// writing data into the memory
wen=1'b1;
#20;
a=4'd0;
d=8'h10;
#20;
a=4'd2;
d=8'h11;
#20;
a=4'd7;
d=8'haf;
#20;
//reading data from the memory
wen=1'b0;
a=4'd0;
#20;
a=4'd2;
#20;
a=4'd7;
#20;
$finish;
end
endmodule