module LS161a(
    input [3:0] D,        // Parallel Input
    input CLK,            // Clock
    input CLR_n,          // Active Low Asynchronous Reset
    input LOAD_n,         // Enable Parallel Input
    input ENP,            // Count Enable Parallel
    input ENT,            // Count Enable Trickle
    output [3:0]Q,        // Parallel Output 	
    output RCO            // Ripple Carry Output (Terminal Count)
); 

always @(posedge CLK)
begin
    if (CLR_n==0)
        Q<=0000;
    else if (CLR_n==1)
    begin
        if (!LOAD_n)

            Q <=D;
        else if (ENP==1 & ENT==1)
            Q <= Q + 1;
    end 
end
assign RCO <= Q[3]& Q[2]& Q[1]& Q[0]& ENT;
endmodule

