
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118692                       # Number of seconds simulated
sim_ticks                                118691987500                       # Number of ticks simulated
final_tick                               118691987500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 181624                       # Simulator instruction rate (inst/s)
host_op_rate                                   236164                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              431145169                       # Simulator tick rate (ticks/s)
host_mem_usage                                 838532                       # Number of bytes of host memory used
host_seconds                                   275.29                       # Real time elapsed on the host
sim_insts                                    50000001                       # Number of instructions simulated
sim_ops                                      65014771                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           84288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          243584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             327872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        84288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         84288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         3840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            3840                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1317                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             3806                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5123                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            60                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 60                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             710141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            2052236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               2762377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        710141                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           710141                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           32353                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                32353                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           32353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            710141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           2052236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              2794730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        5123                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         60                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5123                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       60                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 325696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    2176                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  327872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 3840                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     34                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           93                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  115445434500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5123                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   60                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4909                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2204                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    148.762250                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    93.761589                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   218.019842                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1665     75.54%     75.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          242     10.98%     86.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           81      3.68%     90.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           51      2.31%     92.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           28      1.27%     93.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           21      0.95%     94.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           27      1.23%     95.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           11      0.50%     96.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           78      3.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2204                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean           1889                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1870.882145                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    369.109740                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1     50.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             2                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             17                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.970563                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.414214                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1     50.00%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1     50.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             2                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     53948250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               149367000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   25445000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10600.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29350.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         2.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      2.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.81                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2890                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      29                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 56.79                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                48.33                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   22273863.50                       # Average gap between requests
system.mem_ctrls.pageHitRate                    56.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  7892640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4306500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                16302000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                  58320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           7751980080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           4502146140                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          67262382000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            79545067680                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            670.214101                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 111885370000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    3963180000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2837518750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  8769600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  4785000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                23392200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 162000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           7751980080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           4763124630                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          67033453500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            79585667010                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            670.556175                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 111503431500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    3963180000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    3219457250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   34                       # Number of system calls
system.cpu.numCycles                        237383975                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    50000001                       # Number of instructions committed
system.cpu.committedOps                      65014771                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              62933723                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2948954                       # Number of float alu accesses
system.cpu.num_func_calls                      164791                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      2606578                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     62933723                       # number of integer instructions
system.cpu.num_fp_insts                       2948954                       # number of float instructions
system.cpu.num_int_register_reads           147293489                       # number of times the integer registers were read
system.cpu.num_int_register_writes           57136580                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              2505840                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2527243                       # number of times the floating registers were written
system.cpu.num_cc_register_reads             19216340                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            26132626                       # number of times the CC registers were written
system.cpu.num_mem_refs                      25502522                       # number of memory refs
system.cpu.num_load_insts                    21863458                       # Number of load instructions
system.cpu.num_store_insts                    3639064                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  237383975                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           2859400                       # Number of branches fetched
system.cpu.op_class::No_OpClass                195787      0.30%      0.30% # Class of executed instruction
system.cpu.op_class::IntAlu                  36733092     56.50%     56.80% # Class of executed instruction
system.cpu.op_class::IntMult                    70748      0.11%     56.91% # Class of executed instruction
system.cpu.op_class::IntDiv                    629626      0.97%     57.88% # Class of executed instruction
system.cpu.op_class::FloatAdd                 1882996      2.90%     60.77% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::MemRead                 21863458     33.63%     94.40% # Class of executed instruction
system.cpu.op_class::MemWrite                 3639064      5.60%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   65014771                       # Class of executed instruction
system.cpu.dcache.tags.replacements           1942647                       # number of replacements
system.cpu.dcache.tags.tagsinuse            15.999693                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            23560406                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1942663                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.127891                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle           9915500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    15.999693                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999981                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999981                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52948801                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52948801                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     20221016                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20221016                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      3339390                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3339390                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      23560406                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         23560406                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     23560406                       # number of overall hits
system.cpu.dcache.overall_hits::total        23560406                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1639995                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1639995                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       299722                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       299722                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data         2946                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2946                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      1939717                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1939717                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1942663                       # number of overall misses
system.cpu.dcache.overall_misses::total       1942663                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  21367197500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21367197500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   4090889996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4090889996                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  25458087496                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  25458087496                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  25458087496                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  25458087496                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     21861011                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21861011                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      3639112                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      3639112                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data         2946                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2946                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     25500123                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     25500123                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     25503069                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     25503069                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.075019                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.075019                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.082361                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.082361                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.076067                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.076067                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.076174                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.076174                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13028.818685                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13028.818685                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 13648.948012                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13648.948012                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13124.640087                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13124.640087                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 13104.736898                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13104.736898                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1091                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                34                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.088235                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1909948                       # number of writebacks
system.cpu.dcache.writebacks::total           1909948                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1639995                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1639995                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       299722                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       299722                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data         2946                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         2946                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1939717                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1939717                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1942663                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1942663                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  19727202500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  19727202500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   3791167996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3791167996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data     58408499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     58408499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  23518370496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  23518370496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  23576778995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  23576778995                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.075019                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.075019                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.082361                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.082361                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.076067                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.076067                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.076174                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.076174                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12028.818685                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12028.818685                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 12648.948012                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12648.948012                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 19826.374406                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 19826.374406                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 12124.640087                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12124.640087                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 12136.319575                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12136.319575                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements               161                       # number of replacements
system.cpu.icache.tags.tagsinuse          1158.204406                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            69566528                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1328                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          52384.433735                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst  1158.204406                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.565529                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.565529                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1167                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1164                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.569824                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         139137040                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        139137040                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     69566528                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        69566528                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      69566528                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         69566528                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     69566528                       # number of overall hits
system.cpu.icache.overall_hits::total        69566528                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1328                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1328                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1328                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1328                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1328                       # number of overall misses
system.cpu.icache.overall_misses::total          1328                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    103881000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    103881000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    103881000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    103881000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    103881000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    103881000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     69567856                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     69567856                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     69567856                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     69567856                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     69567856                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     69567856                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000019                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000019                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000019                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 78223.644578                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78223.644578                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 78223.644578                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78223.644578                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 78223.644578                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78223.644578                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks          161                       # number of writebacks
system.cpu.icache.writebacks::total               161                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1328                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1328                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1328                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1328                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1328                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1328                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    102553000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    102553000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    102553000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    102553000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    102553000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    102553000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 77223.644578                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77223.644578                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 77223.644578                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77223.644578                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 77223.644578                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77223.644578                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                       336                       # number of replacements
system.l2.tags.tagsinuse                  4498.247492                       # Cycle average of tags in use
system.l2.tags.total_refs                     3501985                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5134                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    682.116284                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2817.736432                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       1106.096300                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        574.414759                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.171981                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.067511                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.035059                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.274551                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4798                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          327                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1959                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2473                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.292847                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4191655                       # Number of tag accesses
system.l2.tags.data_accesses                  4191655                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      1909948                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1909948                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          161                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              161                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             296939                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                296939                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 11                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1641918                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1641918                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    11                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1938857                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1938868                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   11                       # number of overall hits
system.l2.overall_hits::cpu.data              1938857                       # number of overall hits
system.l2.overall_hits::total                 1938868                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             2783                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2783                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1317                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1317                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         1023                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1023                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1317                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                3806                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5123                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1317                       # number of overall misses
system.l2.overall_misses::cpu.data               3806                       # number of overall misses
system.l2.overall_misses::total                  5123                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    223282500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     223282500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    100430000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    100430000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     81039500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     81039500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     100430000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     304322000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        404752000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    100430000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    304322000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       404752000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1909948                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1909948                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          161                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          161                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         299722                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            299722                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1328                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1328                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1642941                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1642941                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1328                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1942663                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1943991                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1328                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1942663                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1943991                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.009285                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.009285                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.991717                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.991717                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.000623                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000623                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.991717                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.001959                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.002635                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.991717                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.001959                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.002635                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 80230.865972                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80230.865972                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 76256.643888                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76256.643888                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 79217.497556                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79217.497556                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 76256.643888                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 79958.486600                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79006.831934                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 76256.643888                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 79958.486600                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79006.831934                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                   60                       # number of writebacks
system.l2.writebacks::total                        60                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data         2783                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2783                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1317                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1317                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         1023                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1023                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1317                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           3806                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5123                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1317                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          3806                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5123                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    195452500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    195452500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     87260000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     87260000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     70809500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     70809500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     87260000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    266262000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    353522000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     87260000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    266262000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    353522000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.009285                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.009285                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.991717                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.991717                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.000623                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000623                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.991717                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.001959                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.002635                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.991717                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.001959                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.002635                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 70230.865972                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70230.865972                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 66256.643888                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66256.643888                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 69217.497556                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69217.497556                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 66256.643888                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 69958.486600                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69006.831934                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 66256.643888                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 69958.486600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69006.831934                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               2340                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           60                       # Transaction distribution
system.membus.trans_dist::CleanEvict               93                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2783                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2783                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2340                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        10399                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        10399                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10399                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       331712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       331712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  331712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              5276                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5276    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5276                       # Request fanout histogram
system.membus.reqLayer2.occupancy             5798500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           27423250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      3886799                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1942808                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            183                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          183                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           1644269                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1910008                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          161                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           32975                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           299722                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          299722                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1328                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1642941                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2817                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      5827973                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5830790                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        95296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    246567104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              246662400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             336                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          1944327                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000094                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.009701                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1944144     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    183      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1944327                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3853508500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1992000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2913994500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
