[p LITE_MODE AUTOSTATIC PIC14 PIC14E ]
[d version 1.1 ]
[d edition pro ]
[d chip 16F18877 ]
[d frameptr 6 ]
"93 D:\Embedded_programs\PIC_programs\PIC Production Firmware\uwb_tag3000_pic_host_production\git_clone\uwb_tag3000_pic_host_pro.X\mcc_generated_files/spi1.c
[e E92 . `uc
SPI1_DEFAULT 0
]
"154 D:\Embedded_programs\PIC_programs\PIC Production Firmware\uwb_tag3000_pic_host_production\git_clone\uwb_tag3000_pic_host_pro.X\deca_device.c
[e E273 . `uc
DWT_SPI_CRC_MODE_NO 0
DWT_SPI_CRC_MODE_WR 1
DWT_SPI_CRC_MODE_WRRD 2
]
"215
[e E266 . `ui
DW3000_SPI_RD_BIT 0
DW3000_SPI_WR_BIT -32768
DW3000_SPI_AND_OR_8 -32767
DW3000_SPI_AND_OR_16 -32766
DW3000_SPI_AND_OR_32 -32765
]
"752
[e E304 . `uc
DWT_DGC_SEL_CH5 0
DWT_DGC_SEL_CH9 1
]
"823
[e E308 . `uc
DWT_DGC_LOAD_FROM_SW 0
DWT_DGC_LOAD_FROM_OTP 1
]
"1209
[e E482 . `ui
CH5_DGC_LUT_0 -16131
CH5_DGC_LUT_1 -15298
CH5_DGC_LUT_2 -14658
CH5_DGC_LUT_3 -14466
CH5_DGC_LUT_4 -12490
CH5_DGC_LUT_5 -12363
CH5_DGC_LUT_6 -12299
]
"1219
[e E491 . `ui
CH9_DGC_LUT_0 -22274
CH9_DGC_LUT_1 -21450
CH9_DGC_LUT_2 -23042
CH9_DGC_LUT_3 -20674
CH9_DGC_LUT_4 -20611
CH9_DGC_LUT_5 -20555
CH9_DGC_LUT_6 -20555
]
"1336
[e E295 . `uc
DWT_STS_LEN_32 0
DWT_STS_LEN_64 1
DWT_STS_LEN_128 2
DWT_STS_LEN_256 3
DWT_STS_LEN_512 4
DWT_STS_LEN_1024 5
DWT_STS_LEN_2048 6
]
"3191
[e E474 . `uc
DBL_BUF_STATE_EN 0
DBL_BUF_STATE_DIS 1
]
[e E478 . `uc
DBL_BUF_MODE_AUTO 0
DBL_BUF_MODE_MAN 1
]
"3973
[e E290 . `uc
DWT_DISABLE_INT 0
DWT_ENABLE_INT 1
DWT_ENABLE_INT_ONLY 2
]
"4549
[e E437 . `uc
AES_key_RAM 0
AES_key_OTP 1
]
[e E433 . `uc
AES_core_type_GCM 0
AES_core_type_CCM 1
]
[e E383 . `uc
MIC_0 0
MIC_4 1
MIC_6 2
MIC_8 3
MIC_10 4
MIC_12 5
MIC_14 6
MIC_16 7
]
[e E402 . `uc
AES_KEY_Src_Register 0
AES_KEY_Src_RAMorOTP 1
]
[e E398 . `uc
AES_KEY_No_Load 0
AES_KEY_Load 1
]
[e E393 . `uc
AES_KEY_128bit 0
AES_KEY_192bit 1
AES_KEY_256bit 2
]
[e E406 . `uc
AES_Encrypt 0
AES_Decrypt 1
]
"4701
[e E410 . `uc
AES_Src_Scratch 0
AES_Src_Rx_buf_0 1
AES_Src_Rx_buf_1 2
AES_Src_Tx_buf 3
]
[e E416 . `uc
AES_Dst_Scratch 0
AES_Dst_Rx_buf_0 1
AES_Dst_Rx_buf_1 2
AES_Dst_Tx_buf 3
AES_Dst_STS_key 4
]
"17 D:\Embedded_programs\PIC_programs\PIC Production Firmware\uwb_tag3000_pic_host_production\git_clone\uwb_tag3000_pic_host_pro.X\decawave.c
[e E230 . `uc
DWT_STS_LEN_32 0
DWT_STS_LEN_64 1
DWT_STS_LEN_128 2
DWT_STS_LEN_256 3
DWT_STS_LEN_512 4
DWT_STS_LEN_1024 5
DWT_STS_LEN_2048 6
]
"130
[e E225 . `uc
DWT_DISABLE_INT 0
DWT_ENABLE_INT 1
DWT_ENABLE_INT_ONLY 2
]
"94 D:\Embedded_programs\PIC_programs\PIC Production Firmware\uwb_tag3000_pic_host_production\git_clone\uwb_tag3000_pic_host_pro.X\pic_control_fun.c
[e E15048 . `uc
SPI1_DEFAULT 0
]
"8 D:\Embedded_programs\PIC_programs\PIC Production Firmware\uwb_tag3000_pic_host_production\git_clone\uwb_tag3000_pic_host_pro.X\bq25895.c
[v _copybits8 copybits8 `(uc  1 s 1 copybits8 ]
"11
[v _init_bq25895 init_bq25895 `(uc  1 e 1 0 ]
"30
[v _bq25895_WDT_reset bq25895_WDT_reset `(uc  1 e 1 0 ]
"42
[v _i2c_multi_write i2c_multi_write `(uc  1 e 1 0 ]
"57
[v _i2c_multi_read i2c_multi_read `(*.39uc  1 e 1 0 ]
"84
[v _i2c_single_write i2c_single_write `(uc  1 e 1 0 ]
"95
[v _i2c_single_read i2c_single_read `(uc  1 e 1 0 ]
"8 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\assert.c
[v __fassert _fassert `(v  1 e 1 0 ]
"32 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\awtoft.c
[v ___awtoft __awtoft `(f  1 e 3 0 ]
"464 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\doprnt.c
[v _printf printf `(i  1 e 2 0 ]
"62 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\float.c
[v ___ftpack __ftpack `(f  1 e 3 0 ]
"86 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\ftadd.c
[v ___ftadd __ftadd `(f  1 e 3 0 ]
"56 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\ftdiv.c
[v ___ftdiv __ftdiv `(f  1 e 3 0 ]
"62 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\ftmul.c
[v ___ftmul __ftmul `(f  1 e 3 0 ]
"44 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\fttol.c
[v ___fttol __fttol `(l  1 e 4 0 ]
"35 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\lltoft.c
[v ___lltoft __lltoft `(f  1 e 3 0 ]
"6 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\lwdiv.c
[v ___lwdiv __lwdiv `(ui  1 e 2 0 ]
"6 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\lwmod.c
[v ___lwmod __lwmod `(ui  1 e 2 0 ]
"8 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\memset.c
[v _memset memset `(*.5v  1 e 1 0 ]
"15 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\Umul16.c
[v ___wmul __wmul `(ui  1 e 2 0 ]
"15 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\Umul32.c
[v ___lmul __lmul `(ul  1 e 4 0 ]
"4 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\Umul8.c
[v ___bmul __bmul `(uc  1 e 1 0 ]
"6 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\pic\eeprom.c
[v _eecpymem eecpymem `(v  1 e 1 0 ]
"39
[v _memcpyee memcpyee `(v  1 e 1 0 ]
"207 D:\Embedded_programs\PIC_programs\PIC Production Firmware\uwb_tag3000_pic_host_production\git_clone\uwb_tag3000_pic_host_pro.X\deca_device.c
[v _dwt_xfer3000 dwt_xfer3000 `(v  1 e 1 0 ]
"332
[v _dwt_writetodevice dwt_writetodevice `(v  1 e 1 0 ]
"354
[v _dwt_wakeup_ic dwt_wakeup_ic `(v  1 e 1 0 ]
"372
[v _dwt_readfromdevice dwt_readfromdevice `(v  1 e 1 0 ]
"394
[v _dwt_read32bitoffsetreg dwt_read32bitoffsetreg `(ul  1 e 4 0 ]
"423
[v _dwt_read16bitoffsetreg dwt_read16bitoffsetreg `(ui  1 e 2 0 ]
"446
[v _dwt_read8bitoffsetreg dwt_read8bitoffsetreg `(uc  1 e 1 0 ]
"467
[v _dwt_write32bitoffsetreg dwt_write32bitoffsetreg `(v  1 e 1 0 ]
"493
[v _dwt_write16bitoffsetreg dwt_write16bitoffsetreg `(v  1 e 1 0 ]
"515
[v _dwt_write8bitoffsetreg dwt_write8bitoffsetreg `(v  1 e 1 0 ]
"532
[v _dwt_modify32bitoffsetreg dwt_modify32bitoffsetreg `(v  1 e 1 0 ]
"556
[v _dwt_modify16bitoffsetreg dwt_modify16bitoffsetreg `(v  1 e 1 0 ]
"576
[v _dwt_modify8bitoffsetreg dwt_modify8bitoffsetreg `(v  1 e 1 0 ]
"639
[v _dwt_generatecrc8 dwt_generatecrc8 `(uc  1 e 1 0 ]
"696
[v __dwt_prog_ldo_and_bias_tune _dwt_prog_ldo_and_bias_tune `(v  1 s 1 _dwt_prog_ldo_and_bias_tune ]
"713
[v __dwt_kick_ops_table_on_wakeup _dwt_kick_ops_table_on_wakeup `(v  1 s 1 _dwt_kick_ops_table_on_wakeup ]
"746
[v __dwt_kick_dgc_on_wakeup _dwt_kick_dgc_on_wakeup `(v  1 s 1 _dwt_kick_dgc_on_wakeup ]
"779
[v _dwt_initialise dwt_initialise `(i  1 e 2 0 ]
"876
[v _dwt_setdwstate dwt_setdwstate `(v  1 e 1 0 ]
"946
[v _dwt_setfinegraintxseq dwt_setfinegraintxseq `(v  1 e 1 0 ]
"1081
[v _dwt_readdevid dwt_readdevid `(ul  1 e 4 0 ]
"1099
[v _dwt_configuretxrf dwt_configuretxrf `(v  1 e 1 0 ]
"1174
[v _get_sts_mnth get_sts_mnth `(ui  1 s 2 get_sts_mnth ]
"1203
[v _dwt_configmrxlut dwt_configmrxlut `(v  1 e 1 0 ]
"1247
[v _dwt_restoreconfig dwt_restoreconfig `(v  1 e 1 0 ]
"1335
[v _dwt_configure dwt_configure `(i  1 e 2 0 ]
"1592
[v _dwt_pgf_cal dwt_pgf_cal `(i  1 e 2 0 ]
"1628
[v _dwt_run_pgfcal dwt_run_pgfcal `(i  1 e 2 0 ]
"1686
[v _dwt_setrxantennadelay dwt_setrxantennadelay `(v  1 e 1 0 ]
"1703
[v _dwt_settxantennadelay dwt_settxantennadelay `(v  1 e 1 0 ]
"1728
[v _dwt_writetxdata dwt_writetxdata `(i  1 e 2 0 ]
"1773
[v _dwt_writetxfctrl dwt_writetxfctrl `(v  1 e 1 0 ]
"1811
[v _dwt_setplenfine dwt_setplenfine `(v  1 e 1 0 ]
"2302
[v _dwt_readtxtimestamp dwt_readtxtimestamp `(v  1 e 1 0 ]
"2539
[v _dwt_readsystime dwt_readsystime `(v  1 e 1 0 ]
"2661
[v _dwt_aon_read dwt_aon_read `(uc  1 e 1 0 ]
"2680
[v _dwt_aon_write dwt_aon_write `(v  1 e 1 0 ]
"2724
[v __dwt_otpread _dwt_otpread `(ul  1 e 4 0 ]
"2746
[v ___dwt_otp_write_wdata_id_reg __dwt_otp_write_wdata_id_reg `(v  1 e 1 0 ]
"2767
[v __dwt_otpprogword32 _dwt_otpprogword32 `(v  1 e 1 0 ]
"3013
[v _dwt_configuresleep dwt_configuresleep `(v  1 e 1 0 ]
"3031
[v _dwt_clearaonconfig dwt_clearaonconfig `(v  1 e 1 0 ]
"3057
[v _dwt_entersleepaftertx dwt_entersleepaftertx `(v  1 e 1 0 ]
"3080
[v _dwt_check_dev_id dwt_check_dev_id `(i  1 e 2 0 ]
"3164
[v _dwt_signal_rx_buff_free dwt_signal_rx_buff_free `(v  1 e 1 0 ]
"3294
[v _dwt_checkidlerc dwt_checkidlerc `(uc  1 e 1 0 ]
"3612
[v _dwt_force_clocks dwt_force_clocks `(v  1 s 1 dwt_force_clocks ]
"3688
[v _dwt_starttx dwt_starttx `(i  1 e 2 0 ]
"3972
[v _dwt_setinterrupt dwt_setinterrupt `(v  1 e 1 0 ]
"4143
[v _dwt_disable_rf_tx dwt_disable_rf_tx `(v  1 s 1 dwt_disable_rf_tx ]
"4169
[v _dwt_enable_rf_tx dwt_enable_rf_tx `(v  1 s 1 dwt_enable_rf_tx ]
"4211
[v _dwt_repeated_cw dwt_repeated_cw `(v  1 e 1 0 ]
"4238
[v _dwt_repeated_frames dwt_repeated_frames `(v  1 e 1 0 ]
"4262
[v _dwt_enable_rftx_blocks dwt_enable_rftx_blocks `(v  1 s 1 dwt_enable_rftx_blocks ]
"4290
[v _dwt_disable_rftx_blocks dwt_disable_rftx_blocks `(v  1 s 1 dwt_disable_rftx_blocks ]
"4478
[v _dwt_calcbandwidthadj dwt_calcbandwidthadj `(uc  1 e 1 0 ]
"4607
[v _dwt_wait_aes_poll dwt_wait_aes_poll `(uc  1 s 1 dwt_wait_aes_poll ]
"4646
[v _dwt_update_nonce_CCM dwt_update_nonce_CCM `(v  1 s 1 dwt_update_nonce_CCM ]
"4679
[v _dwt_update_nonce_GCM dwt_update_nonce_GCM `(v  1 s 1 dwt_update_nonce_GCM ]
"51 D:\Embedded_programs\PIC_programs\PIC Production Firmware\uwb_tag3000_pic_host_production\git_clone\uwb_tag3000_pic_host_pro.X\deca_mutex.c
[v _decamutexon decamutexon `(i  1 e 2 0 ]
"76
[v _decamutexoff decamutexoff `(v  1 e 1 0 ]
"18 D:\Embedded_programs\PIC_programs\PIC Production Firmware\uwb_tag3000_pic_host_production\git_clone\uwb_tag3000_pic_host_pro.X\deca_sleep.c
[v _deca_sleep deca_sleep `(v  1 e 1 0 ]
"61 D:\Embedded_programs\PIC_programs\PIC Production Firmware\uwb_tag3000_pic_host_production\git_clone\uwb_tag3000_pic_host_pro.X\deca_spi.c
[v _writetospiwithcrc writetospiwithcrc `(i  1 e 2 0 ]
"85
[v _writetospi writetospi `(i  1 e 2 0 ]
"104
[v _readfromspi readfromspi `(i  1 e 2 0 ]
"88 D:\Embedded_programs\PIC_programs\PIC Production Firmware\uwb_tag3000_pic_host_production\git_clone\uwb_tag3000_pic_host_pro.X\decawave.c
[v _dw_main dw_main `(v  1 e 1 0 ]
"181
[v _transmit_beacon_pkt transmit_beacon_pkt `(v  1 e 1 0 ]
"71 D:\Embedded_programs\PIC_programs\PIC Production Firmware\uwb_tag3000_pic_host_production\git_clone\uwb_tag3000_pic_host_pro.X\main.c
[v _main main `(v  1 e 1 0 ]
"280
[v _Sleep Sleep `(v  1 e 1 0 ]
"132 D:\Embedded_programs\PIC_programs\PIC Production Firmware\uwb_tag3000_pic_host_production\git_clone\uwb_tag3000_pic_host_pro.X\mcc_generated_files/eusart.c
[v _EUSART_Write EUSART_Write `(v  1 e 1 0 ]
"183
[v _putch putch `(v  1 e 1 0 ]
"52 D:\Embedded_programs\PIC_programs\PIC Production Firmware\uwb_tag3000_pic_host_production\git_clone\uwb_tag3000_pic_host_pro.X\mcc_generated_files/interrupt_manager.c
[v _INTERRUPT_InterruptManager INTERRUPT_InterruptManager `II(v  1 e 1 0 ]
"50 D:\Embedded_programs\PIC_programs\PIC Production Firmware\uwb_tag3000_pic_host_production\git_clone\uwb_tag3000_pic_host_pro.X\mcc_generated_files/mcc.c
[v _SYSTEM_Initialize SYSTEM_Initialize `(v  1 e 1 0 ]
"58
[v _OSCILLATOR_Initialize OSCILLATOR_Initialize `(v  1 e 1 0 ]
"72
[v _PMD_Initialize PMD_Initialize `(v  1 e 1 0 ]
"52 D:\Embedded_programs\PIC_programs\PIC Production Firmware\uwb_tag3000_pic_host_production\git_clone\uwb_tag3000_pic_host_pro.X\mcc_generated_files/pin_manager.c
[v _PIN_MANAGER_Initialize PIN_MANAGER_Initialize `(v  1 e 1 0 ]
"92 D:\Embedded_programs\PIC_programs\PIC Production Firmware\uwb_tag3000_pic_host_production\git_clone\uwb_tag3000_pic_host_pro.X\mcc_generated_files/spi1.c
[v _SPI1_Open SPI1_Open `(uc  1 e 1 0 ]
"116
[v _SPI1_ExchangeByte SPI1_ExchangeByte `(uc  1 e 1 0 ]
"137
[v _SPI1_WriteBlock SPI1_WriteBlock `(v  1 e 1 0 ]
"146
[v _SPI1_ReadBlock SPI1_ReadBlock `(v  1 e 1 0 ]
"60 D:\Embedded_programs\PIC_programs\PIC Production Firmware\uwb_tag3000_pic_host_production\git_clone\uwb_tag3000_pic_host_pro.X\mcc_generated_files/tmr0.c
[v _TMR0_Initialize TMR0_Initialize `(v  1 e 1 0 ]
"103
[v _TMR0_Reload TMR0_Reload `(v  1 e 1 0 ]
"15 D:\Embedded_programs\PIC_programs\PIC Production Firmware\uwb_tag3000_pic_host_production\git_clone\uwb_tag3000_pic_host_pro.X\pic_control_fun.c
[v _set_led_status set_led_status `(v  1 e 1 0 ]
"50
[v _set_MSSSP1_mode set_MSSSP1_mode `(v  1 e 1 0 ]
"130
[v _pmic_status_read pmic_status_read `(v  1 e 1 0 ]
"174
[v _process_pmic_status process_pmic_status `(v  1 e 1 0 ]
"243
[v _lipo_battery_level lipo_battery_level `(uc  1 e 1 0 ]
"5 D:\Embedded_programs\PIC_programs\PIC Production Firmware\uwb_tag3000_pic_host_production\git_clone\uwb_tag3000_pic_host_pro.X\pic_i2c.c
[v _i2c_init i2c_init `(v  1 e 1 0 ]
"24
[v _i2c_start i2c_start `(v  1 e 1 0 ]
"32
[v _i2c_restart i2c_restart `(v  1 e 1 0 ]
"41
[v _i2c_stop i2c_stop `(v  1 e 1 0 ]
"49
[v _i2c_write i2c_write `(uc  1 e 1 0 ]
"57
[v _i2c_read i2c_read `(uc  1 e 1 0 ]
"129 D:\Embedded_programs\PIC_programs\PIC Production Firmware\uwb_tag3000_pic_host_production\git_clone\uwb_tag3000_pic_host_pro.X\port.c
[v _reset_DWIC reset_DWIC `(v  1 e 1 0 ]
"158
[v _wakeup_device_with_io wakeup_device_with_io `(v  1 e 1 0 ]
[s S466 . 1 `uc 1 INTEDG 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
"368 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic16f18877.h
[u S471 . 1 `S466 1 . 1 0 ]
[v _INTCONbits INTCONbits `VES471  1 e 1 @11 ]
[s S2027 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
"405
[u S2036 . 1 `S2027 1 . 1 0 ]
[v _PORTAbits PORTAbits `VES2036  1 e 1 @12 ]
[s S671 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
"467
[u S680 . 1 `S671 1 . 1 0 ]
[v _PORTBbits PORTBbits `VES680  1 e 1 @13 ]
"674
[v _TRISA TRISA `VEuc  1 e 1 @17 ]
"736
[v _TRISB TRISB `VEuc  1 e 1 @18 ]
"798
[v _TRISC TRISC `VEuc  1 e 1 @19 ]
[s S53 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
"815
[u S62 . 1 `S53 1 . 1 0 ]
[v _TRISCbits TRISCbits `VES62  1 e 1 @19 ]
"860
[v _TRISD TRISD `VEuc  1 e 1 @20 ]
"922
[v _TRISE TRISE `VEuc  1 e 1 @21 ]
"954
[v _LATA LATA `VEuc  1 e 1 @22 ]
[s S97 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 LATA4 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 LATA6 1 0 :1:6 
`uc 1 LATA7 1 0 :1:7 
]
"971
[u S106 . 1 `S97 1 . 1 0 ]
[v _LATAbits LATAbits `VES106  1 e 1 @22 ]
"1016
[v _LATB LATB `VEuc  1 e 1 @23 ]
[s S625 . 1 `uc 1 LATB0 1 0 :1:0 
`uc 1 LATB1 1 0 :1:1 
`uc 1 LATB2 1 0 :1:2 
`uc 1 LATB3 1 0 :1:3 
`uc 1 LATB4 1 0 :1:4 
`uc 1 LATB5 1 0 :1:5 
`uc 1 LATB6 1 0 :1:6 
`uc 1 LATB7 1 0 :1:7 
]
"1033
[u S634 . 1 `S625 1 . 1 0 ]
[v _LATBbits LATBbits `VES634  1 e 1 @23 ]
"1078
[v _LATC LATC `VEuc  1 e 1 @24 ]
"1140
[v _LATD LATD `VEuc  1 e 1 @25 ]
[s S76 . 1 `uc 1 LATD0 1 0 :1:0 
`uc 1 LATD1 1 0 :1:1 
`uc 1 LATD2 1 0 :1:2 
`uc 1 LATD3 1 0 :1:3 
`uc 1 LATD4 1 0 :1:4 
`uc 1 LATD5 1 0 :1:5 
`uc 1 LATD6 1 0 :1:6 
`uc 1 LATD7 1 0 :1:7 
]
"1157
[u S85 . 1 `S76 1 . 1 0 ]
[v _LATDbits LATDbits `VES85  1 e 1 @25 ]
"1202
[v _LATE LATE `VEuc  1 e 1 @26 ]
"1234
[v _TMR0L TMR0L `VEuc  1 e 1 @28 ]
"1372
[v _TMR0H TMR0H `VEuc  1 e 1 @29 ]
"1626
[v _T0CON0 T0CON0 `VEuc  1 e 1 @30 ]
[s S518 . 1 `uc 1 T0OUTPS 1 0 :4:0 
`uc 1 T016BIT 1 0 :1:4 
`uc 1 T0OUT 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 T0EN 1 0 :1:7 
]
"1646
[s S524 . 1 `uc 1 T0OUTPS0 1 0 :1:0 
`uc 1 T0OUTPS1 1 0 :1:1 
`uc 1 T0OUTPS2 1 0 :1:2 
`uc 1 T0OUTPS3 1 0 :1:3 
]
[u S529 . 1 `S518 1 . 1 0 `S524 1 . 1 0 ]
[v _T0CON0bits T0CON0bits `VES529  1 e 1 @30 ]
"1691
[v _T0CON1 T0CON1 `VEuc  1 e 1 @31 ]
"3762
[v _RC1REG RC1REG `VEuc  1 e 1 @281 ]
"3816
[v _TX1REG TX1REG `VEuc  1 e 1 @282 ]
"3877
[v _SP1BRGL SP1BRGL `VEuc  1 e 1 @283 ]
"3947
[v _SP1BRGH SP1BRGH `VEuc  1 e 1 @284 ]
"4001
[v _RC1STA RC1STA `VEuc  1 e 1 @285 ]
[s S230 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
"4027
[u S239 . 1 `S230 1 . 1 0 ]
[v _RC1STAbits RC1STAbits `VES239  1 e 1 @285 ]
"4181
[v _TX1STA TX1STA `VEuc  1 e 1 @286 ]
[s S209 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
"4207
[u S218 . 1 `S209 1 . 1 0 ]
[v _TX1STAbits TX1STAbits `VES218  1 e 1 @286 ]
"4361
[v _BAUD1CON BAUD1CON `VEuc  1 e 1 @287 ]
"4607
[v _SSP1BUF SSP1BUF `VEuc  1 e 1 @396 ]
"4627
[v _SSP1ADD SSP1ADD `VEuc  1 e 1 @397 ]
"4747
[v _SSP1MSK SSP1MSK `VEuc  1 e 1 @398 ]
"4817
[v _SSP1STAT SSP1STAT `VEuc  1 e 1 @399 ]
[s S2307 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
"4926
[s S2316 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S2321 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S2326 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S2331 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[s S2336 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DAT 1 0 :1:5 
]
[s S2342 . 1 `uc 1 BF1 1 0 :1:0 
`uc 1 UA1 1 0 :1:1 
`uc 1 R 1 0 :1:2 
`uc 1 START 1 0 :1:3 
`uc 1 STOP 1 0 :1:4 
`uc 1 D 1 0 :1:5 
`uc 1 CKE1 1 0 :1:6 
`uc 1 SMP1 1 0 :1:7 
]
[s S2351 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW 1 0 :1:2 
`uc 1 START1 1 0 :1:3 
`uc 1 STOP1 1 0 :1:4 
`uc 1 DA 1 0 :1:5 
]
[s S2357 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW1 1 0 :1:2 
`uc 1 I2C_START1 1 0 :1:3 
`uc 1 I2C_STOP2 1 0 :1:4 
`uc 1 DA1 1 0 :1:5 
]
[s S2363 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ1 1 0 :1:2 
`uc 1 S2 1 0 :1:3 
`uc 1 P2 1 0 :1:4 
`uc 1 DATA_ADDRESS1 1 0 :1:5 
]
[s S2369 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A1 1 0 :1:5 
]
[s S2374 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_nA1 1 0 :1:5 
]
[s S2379 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_nW1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 I2C_DAT1 1 0 :1:5 
]
[s S2384 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW2 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA2 1 0 :1:5 
]
[s S2389 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS1 1 0 :1:5 
]
[u S2394 . 1 `S2307 1 . 1 0 `S2316 1 . 1 0 `S2321 1 . 1 0 `S2326 1 . 1 0 `S2331 1 . 1 0 `S2336 1 . 1 0 `S2342 1 . 1 0 `S2351 1 . 1 0 `S2357 1 . 1 0 `S2363 1 . 1 0 `S2369 1 . 1 0 `S2374 1 . 1 0 `S2379 1 . 1 0 `S2384 1 . 1 0 `S2389 1 . 1 0 ]
[v _SSP1STATbits SSP1STATbits `VES2394  1 e 1 @399 ]
"5181
[v _SSP1CON1 SSP1CON1 `VEuc  1 e 1 @400 ]
[s S343 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
"5211
[s S349 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[s S354 . 1 `uc 1 SSPM01 1 0 :1:0 
`uc 1 SSPM11 1 0 :1:1 
`uc 1 SSPM21 1 0 :1:2 
`uc 1 SSPM31 1 0 :1:3 
`uc 1 CKP1 1 0 :1:4 
`uc 1 SSPEN1 1 0 :1:5 
`uc 1 SSPOV1 1 0 :1:6 
`uc 1 WCOL1 1 0 :1:7 
]
[u S363 . 1 `S343 1 . 1 0 `S349 1 . 1 0 `S354 1 . 1 0 ]
[v _SSP1CON1bits SSP1CON1bits `VES363  1 e 1 @400 ]
"5301
[v _SSP1CON2 SSP1CON2 `VEuc  1 e 1 @401 ]
[s S2229 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
"5348
[s S2238 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK 1 0 :5:1 
]
[s S2241 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK1 1 0 :1:1 
`uc 1 ADMSK2 1 0 :1:2 
`uc 1 ADMSK3 1 0 :1:3 
`uc 1 ADMSK4 1 0 :1:4 
`uc 1 ADMSK5 1 0 :1:5 
]
[s S2248 . 1 `uc 1 SEN1 1 0 :1:0 
`uc 1 ADMSK11 1 0 :1:1 
`uc 1 ADMSK21 1 0 :1:2 
`uc 1 ADMSK31 1 0 :1:3 
`uc 1 ACKEN1 1 0 :1:4 
`uc 1 ACKDT1 1 0 :1:5 
`uc 1 ACKSTAT1 1 0 :1:6 
`uc 1 GCEN1 1 0 :1:7 
]
[s S2257 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RSEN1 1 0 :1:1 
`uc 1 PEN1 1 0 :1:2 
`uc 1 RCEN1 1 0 :1:3 
`uc 1 ADMSK41 1 0 :1:4 
`uc 1 ADMSK51 1 0 :1:5 
]
[u S2264 . 1 `S2229 1 . 1 0 `S2238 1 . 1 0 `S2241 1 . 1 0 `S2248 1 . 1 0 `S2257 1 . 1 0 ]
[v _SSP1CON2bits SSP1CON2bits `VES2264  1 e 1 @401 ]
"5488
[v _SSP1CON3 SSP1CON3 `VEuc  1 e 1 @402 ]
[s S449 . 1 `uc 1 INTF 1 0 :1:0 
`uc 1 . 1 0 :3:1 
`uc 1 IOCIF 1 0 :1:4 
`uc 1 TMR0IF 1 0 :1:5 
]
"21383
[u S454 . 1 `S449 1 . 1 0 ]
[v _PIR0bits PIR0bits `VES454  1 e 1 @1804 ]
[s S192 . 1 `uc 1 SSP1IF 1 0 :1:0 
`uc 1 BCL1IF 1 0 :1:1 
`uc 1 SSP2IF 1 0 :1:2 
`uc 1 BCL2IF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
]
"21490
[u S199 . 1 `S192 1 . 1 0 ]
[v _PIR3bits PIR3bits `VES199  1 e 1 @1807 ]
[s S436 . 1 `uc 1 INTE 1 0 :1:0 
`uc 1 . 1 0 :3:1 
`uc 1 IOCIE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
]
"21805
[u S441 . 1 `S436 1 . 1 0 ]
[v _PIE0bits PIE0bits `VES441  1 e 1 @1814 ]
[s S2071 . 1 `uc 1 SSP1IE 1 0 :1:0 
`uc 1 BCL1IE 1 0 :1:1 
`uc 1 SSP2IE 1 0 :1:2 
`uc 1 BCL2IE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
]
"21912
[u S2078 . 1 `S2071 1 . 1 0 ]
[v _PIE3bits PIE3bits `VES2078  1 e 1 @1817 ]
"22214
[v _PMD0 PMD0 `VEuc  1 e 1 @1942 ]
"22271
[v _PMD1 PMD1 `VEuc  1 e 1 @1943 ]
"22342
[v _PMD2 PMD2 `VEuc  1 e 1 @1944 ]
"22387
[v _PMD3 PMD3 `VEuc  1 e 1 @1945 ]
"22443
[v _PMD4 PMD4 `VEuc  1 e 1 @1946 ]
"22494
[v _PMD5 PMD5 `VEuc  1 e 1 @1947 ]
"22551
[v _WDTCON0 WDTCON0 `VEuc  1 e 1 @2060 ]
"23551
[v _OSCCON1 OSCCON1 `VEuc  1 e 1 @2189 ]
"23691
[v _OSCCON3 OSCCON3 `VEuc  1 e 1 @2191 ]
"23788
[v _OSCEN OSCEN `VEuc  1 e 1 @2193 ]
"23839
[v _OSCTUNE OSCTUNE `VEuc  1 e 1 @2194 ]
"23897
[v _OSCFRQ OSCFRQ `VEuc  1 e 1 @2195 ]
"29810
[v _PPSLOCK PPSLOCK `VEuc  1 e 1 @7823 ]
[s S46 . 1 `uc 1 PPSLOCKED 1 0 :1:0 
]
"29820
[u S48 . 1 `S46 1 . 1 0 ]
[v _PPSLOCKbits PPSLOCKbits `VES48  1 e 1 @7823 ]
"31436
[v _SSP1CLKPPS SSP1CLKPPS `VEuc  1 e 1 @7877 ]
"31488
[v _SSP1DATPPS SSP1DATPPS `VEuc  1 e 1 @7878 ]
"31748
[v _RXPPS RXPPS `VEuc  1 e 1 @7883 ]
"32702
[v _RC1PPS RC1PPS `VEuc  1 e 1 @7969 ]
"32752
[v _RC2PPS RC2PPS `VEuc  1 e 1 @7970 ]
"32802
[v _RC3PPS RC3PPS `VEuc  1 e 1 @7971 ]
"32852
[v _RC4PPS RC4PPS `VEuc  1 e 1 @7972 ]
"32902
[v _RC5PPS RC5PPS `VEuc  1 e 1 @7973 ]
"33602
[v _ANSELA ANSELA `VEuc  1 e 1 @7992 ]
"33664
[v _WPUA WPUA `VEuc  1 e 1 @7993 ]
"33726
[v _ODCONA ODCONA `VEuc  1 e 1 @7994 ]
[s S571 . 1 `uc 1 ODCA0 1 0 :1:0 
`uc 1 ODCA1 1 0 :1:1 
`uc 1 ODCA2 1 0 :1:2 
`uc 1 ODCA3 1 0 :1:3 
`uc 1 ODCA4 1 0 :1:4 
`uc 1 ODCA5 1 0 :1:5 
`uc 1 ODCA6 1 0 :1:6 
`uc 1 ODCA7 1 0 :1:7 
]
"33743
[u S580 . 1 `S571 1 . 1 0 ]
"33743
"33743
[v _ODCONAbits ODCONAbits `VES580  1 e 1 @7994 ]
"34222
[v _ANSELB ANSELB `VEuc  1 e 1 @8003 ]
"34284
[v _WPUB WPUB `VEuc  1 e 1 @8004 ]
"34346
[v _ODCONB ODCONB `VEuc  1 e 1 @8005 ]
[s S604 . 1 `uc 1 ODCB0 1 0 :1:0 
`uc 1 ODCB1 1 0 :1:1 
`uc 1 ODCB2 1 0 :1:2 
`uc 1 ODCB3 1 0 :1:3 
`uc 1 ODCB4 1 0 :1:4 
`uc 1 ODCB5 1 0 :1:5 
`uc 1 ODCB6 1 0 :1:6 
`uc 1 ODCB7 1 0 :1:7 
]
"34363
[u S613 . 1 `S604 1 . 1 0 ]
"34363
"34363
[v _ODCONBbits ODCONBbits `VES613  1 e 1 @8005 ]
"34842
[v _ANSELC ANSELC `VEuc  1 e 1 @8014 ]
"34904
[v _WPUC WPUC `VEuc  1 e 1 @8015 ]
"34966
[v _ODCONC ODCONC `VEuc  1 e 1 @8016 ]
"35462
[v _ANSELD ANSELD `VEuc  1 e 1 @8025 ]
"35524
[v _WPUD WPUD `VEuc  1 e 1 @8026 ]
"35586
[v _ODCOND ODCOND `VEuc  1 e 1 @8027 ]
"35896
[v _ANSELE ANSELE `VEuc  1 e 1 @8036 ]
"35928
[v _WPUE WPUE `VEuc  1 e 1 @8037 ]
"35966
[v _ODCONE ODCONE `VEuc  1 e 1 @8038 ]
"38062
"38062
[v _GIE GIE `VEb  1 e 0 @95 ]
"354 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\doprnt.c
[v _dpowers dpowers `DC[5]ui  1 s 10 dpowers ]
"24 D:\Embedded_programs\PIC_programs\PIC Production Firmware\uwb_tag3000_pic_host_production\git_clone\uwb_tag3000_pic_host_pro.X\deca_device.c
[v _dev_id dev_id `ul  1 e 4 0 ]
"43
[v _sts_length_factors sts_length_factors `DC[7]ui  1 e 14 0 ]
[s S747 . 9 `ul 1 status 4 0 `ui 1 status_hi 2 4 `ui 1 datalength 2 6 `uc 1 rx_flags 1 8 ]
"154
[s S754 . 46 `ul 1 partID 4 0 `ul 1 lotID 4 4 `uc 1 bias_tune 1 8 `uc 1 dgc_otp_set 1 9 `uc 1 vBatP 1 10 `uc 1 tempP 1 11 `uc 1 longFrames 1 12 `uc 1 otprev 1 13 `uc 1 init_xtrim 1 14 `uc 1 dblbuffon 1 15 `ui 1 sleep_mode 2 16 `i 1 ststhreshold 2 18 `E273 1 spicrc 1 20 `uc 1 stsconfig 1 21 `uc 1 cia_diagnostic 1 22 `S747 1 cbData 9 23 `*.37(v 1 cbSPIRDErr 2 32 `*.37(v 1 cbTxDone 2 34 `*.37(v 1 cbRxOk 2 36 `*.37(v 1 cbRxTo 2 38 `*.37(v 1 cbRxErr 2 40 `*.37(v 1 cbSPIErr 2 42 `*.37(v 1 cbSPIRdy 2 44 ]
[v _DW3000local DW3000local `[1]S754  1 s 46 DW3000local ]
"155
[v _pdw3000local pdw3000local `*.6S754  1 s 1 pdw3000local ]
"156
[v _crcTable crcTable `[256]uc  1 s 256 crcTable ]
[s S924 . 14 `uc 1 chan 1 0 `uc 1 txPreambLength 1 1 `uc 1 rxPAC 1 2 `uc 1 txCode 1 3 `uc 1 rxCode 1 4 `uc 1 sfdType 1 5 `uc 1 dataRate 1 6 `uc 1 phrMode 1 7 `uc 1 phrRate 1 8 `ui 1 sfdTO 2 9 `uc 1 stsMode 1 11 `E295 1 stsLength 1 12 `uc 1 pdoaMode 1 13 ]
"17 D:\Embedded_programs\PIC_programs\PIC Production Firmware\uwb_tag3000_pic_host_production\git_clone\uwb_tag3000_pic_host_pro.X\decawave.c
[v _config config `S924  1 s 14 config ]
[s S880 . 7 `uc 1 PGdly 1 0 `ul 1 power 4 1 `ui 1 PGcount 2 5 ]
"33
[v _txconfig_options_ch9 txconfig_options_ch9 `S880  1 e 7 0 ]
"47
[v _tx_blink_msg tx_blink_msg `[36]uc  1 s 36 tx_blink_msg ]
"63 D:\Embedded_programs\PIC_programs\PIC Production Firmware\uwb_tag3000_pic_host_production\git_clone\uwb_tag3000_pic_host_pro.X\main.c
[v _timer0_triggered timer0_triggered `uc  1 e 1 0 ]
"64
[v _ADDR ADDR `[8]uc  1 e 8 0 ]
"65
[v _enable_sleep enable_sleep `uc  1 e 1 0 ]
[s S176 . 1 `uc 1 perr 1 0 :1:0 
`uc 1 ferr 1 0 :1:1 
`uc 1 oerr 1 0 :1:2 
`uc 1 reserved 1 0 :5:3 
]
"52 D:\Embedded_programs\PIC_programs\PIC Production Firmware\uwb_tag3000_pic_host_production\git_clone\uwb_tag3000_pic_host_pro.X\mcc_generated_files/eusart.c
[u S181 . 1 `S176 1 . 1 0 `uc 1 status 1 0 ]
[v _eusartRxLastError eusartRxLastError `VES181  1 e 1 0 ]
"58
[v _EUSART_FramingErrorHandler EUSART_FramingErrorHandler `*.37(v  1 e 2 0 ]
"59
[v _EUSART_OverrunErrorHandler EUSART_OverrunErrorHandler `*.37(v  1 e 2 0 ]
"60
[v _EUSART_ErrorHandler EUSART_ErrorHandler `*.37(v  1 e 2 0 ]
[s S312 . 4 `uc 1 con1 1 0 `uc 1 stat 1 1 `uc 1 add 1 2 `uc 1 operation 1 3 ]
"60 D:\Embedded_programs\PIC_programs\PIC Production Firmware\uwb_tag3000_pic_host_production\git_clone\uwb_tag3000_pic_host_pro.X\mcc_generated_files/spi1.c
[v _spi1_configuration spi1_configuration `DC[1]S312  1 s 4 spi1_configuration ]
"55 D:\Embedded_programs\PIC_programs\PIC Production Firmware\uwb_tag3000_pic_host_production\git_clone\uwb_tag3000_pic_host_pro.X\mcc_generated_files/tmr0.c
[v _timer0ReloadVal timer0ReloadVal `VEui  1 e 2 0 ]
"8 D:\Embedded_programs\PIC_programs\PIC Production Firmware\uwb_tag3000_pic_host_production\git_clone\uwb_tag3000_pic_host_pro.X\pic_control_fun.c
[v _pmic_stat_reg pmic_stat_reg `uc  1 e 1 0 ]
"9
[v _battery_level battery_level `uc  1 e 1 0 ]
"10
[v _I2C_read_buff I2C_read_buff `[10]uc  1 e 10 0 ]
"11
[v _pic_active_mode pic_active_mode `uc  1 e 1 0 ]
"12
[v _power_connected power_connected `uc  1 e 1 0 ]
"13
[v _pic_time_counter_ms pic_time_counter_ms `ul  1 e 4 0 ]
"71 D:\Embedded_programs\PIC_programs\PIC Production Firmware\uwb_tag3000_pic_host_production\git_clone\uwb_tag3000_pic_host_pro.X\main.c
[v _main main `(v  1 e 1 0 ]
{
"140
} 0
"181 D:\Embedded_programs\PIC_programs\PIC Production Firmware\uwb_tag3000_pic_host_production\git_clone\uwb_tag3000_pic_host_pro.X\decawave.c
[v _transmit_beacon_pkt transmit_beacon_pkt `(v  1 e 1 0 ]
{
"216
} 0
"354 D:\Embedded_programs\PIC_programs\PIC Production Firmware\uwb_tag3000_pic_host_production\git_clone\uwb_tag3000_pic_host_pro.X\deca_device.c
[v _dwt_wakeup_ic dwt_wakeup_ic `(v  1 e 1 0 ]
{
"357
} 0
"158 D:\Embedded_programs\PIC_programs\PIC Production Firmware\uwb_tag3000_pic_host_production\git_clone\uwb_tag3000_pic_host_pro.X\port.c
[v _wakeup_device_with_io wakeup_device_with_io `(v  1 e 1 0 ]
{
"164
} 0
"1247 D:\Embedded_programs\PIC_programs\PIC Production Firmware\uwb_tag3000_pic_host_production\git_clone\uwb_tag3000_pic_host_pro.X\deca_device.c
[v _dwt_restoreconfig dwt_restoreconfig `(v  1 e 1 0 ]
{
"1250
[v dwt_restoreconfig@chan_ctrl chan_ctrl `ui  1 a 2 53 ]
"1249
[v dwt_restoreconfig@channel channel `uc  1 a 1 52 ]
"1286
} 0
"713
[v __dwt_kick_ops_table_on_wakeup _dwt_kick_ops_table_on_wakeup `(v  1 s 1 _dwt_kick_ops_table_on_wakeup ]
{
"732
} 0
"15 D:\Embedded_programs\PIC_programs\PIC Production Firmware\uwb_tag3000_pic_host_production\git_clone\uwb_tag3000_pic_host_pro.X\pic_control_fun.c
[v _set_led_status set_led_status `(v  1 e 1 0 ]
{
"17
[v set_led_status@tx_led_toggle_count tx_led_toggle_count `ui  1 s 2 tx_led_toggle_count ]
"48
} 0
"130
[v _pmic_status_read pmic_status_read `(v  1 e 1 0 ]
{
"133
[v pmic_status_read@interrupt_state interrupt_state `uc  1 a 1 18 ]
"134
[v pmic_status_read@pmic_stat_read_time_count pmic_stat_read_time_count `ui  1 s 2 pmic_stat_read_time_count ]
"135
[v pmic_status_read@pmic_wdt_clr_count pmic_wdt_clr_count `uc  1 s 1 pmic_wdt_clr_count ]
"173
} 0
"50
[v _set_MSSSP1_mode set_MSSSP1_mode `(v  1 e 1 0 ]
{
[v set_MSSSP1_mode@mode mode `uc  1 a 1 wreg ]
"56
[v set_MSSSP1_mode@state state `uc  1 a 1 8 ]
"50
[v set_MSSSP1_mode@mode mode `uc  1 a 1 wreg ]
"52
[v set_MSSSP1_mode@current_mode current_mode `uc  1 s 1 current_mode ]
"54
[v set_MSSSP1_mode@mode mode `uc  1 a 1 9 ]
"129
} 0
"5 D:\Embedded_programs\PIC_programs\PIC Production Firmware\uwb_tag3000_pic_host_production\git_clone\uwb_tag3000_pic_host_pro.X\pic_i2c.c
[v _i2c_init i2c_init `(v  1 e 1 0 ]
{
"21
} 0
"92 D:\Embedded_programs\PIC_programs\PIC Production Firmware\uwb_tag3000_pic_host_production\git_clone\uwb_tag3000_pic_host_pro.X\mcc_generated_files/spi1.c
[v _SPI1_Open SPI1_Open `(uc  1 e 1 0 ]
{
[v SPI1_Open@spi1UniqueConfiguration spi1UniqueConfiguration `E92  1 a 1 wreg ]
[v SPI1_Open@spi1UniqueConfiguration spi1UniqueConfiguration `E92  1 a 1 wreg ]
"95
[v SPI1_Open@spi1UniqueConfiguration spi1UniqueConfiguration `E92  1 a 1 6 ]
"109
} 0
"174 D:\Embedded_programs\PIC_programs\PIC Production Firmware\uwb_tag3000_pic_host_production\git_clone\uwb_tag3000_pic_host_pro.X\pic_control_fun.c
[v _process_pmic_status process_pmic_status `(v  1 e 1 0 ]
{
[v process_pmic_status@status status `*.5uc  1 a 1 wreg ]
"181
[v process_pmic_status@battery_volt battery_volt `ui  1 a 2 7 ]
"177
[v process_pmic_status@CHRG_STAT CHRG_STAT `uc  1 a 1 10 ]
"178
[v process_pmic_status@PG_STAT PG_STAT `uc  1 a 1 9 ]
"180
[v process_pmic_status@VSYS_STAT VSYS_STAT `uc  1 a 1 6 ]
"179
[v process_pmic_status@SDP_STAT SDP_STAT `uc  1 a 1 5 ]
"176
[v process_pmic_status@VBUS_STAT VBUS_STAT `uc  1 a 1 4 ]
"174
[v process_pmic_status@status status `*.5uc  1 a 1 wreg ]
[v process_pmic_status@length length `uc  1 p 1 1 ]
"176
[v process_pmic_status@status status `*.5uc  1 a 1 11 ]
"241
} 0
"243
[v _lipo_battery_level lipo_battery_level `(uc  1 e 1 0 ]
{
"245
[v lipo_battery_level@battery_level_cal battery_level_cal `uc  1 a 1 0 ]
"243
[v lipo_battery_level@battery_volt battery_volt `ui  1 p 2 9 ]
"260
} 0
"15 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\Umul16.c
[v ___wmul __wmul `(ui  1 e 2 0 ]
{
"17
[v ___wmul@product product `ui  1 a 2 5 ]
"15
[v ___wmul@multiplier multiplier `ui  1 p 2 1 ]
[v ___wmul@multiplicand multiplicand `ui  1 p 2 3 ]
"53
} 0
"8 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\memset.c
[v _memset memset `(*.5v  1 e 1 0 ]
{
[v memset@p1 p1 `*.5v  1 a 1 wreg ]
"15
[v memset@p p `*.5uc  1 a 1 7 ]
"8
[v memset@p1 p1 `*.5v  1 a 1 wreg ]
[v memset@c c `i  1 p 2 1 ]
[v memset@n n `ui  1 p 2 3 ]
"18
[v memset@p1 p1 `*.5v  1 a 1 6 ]
"22
} 0
"11 D:\Embedded_programs\PIC_programs\PIC Production Firmware\uwb_tag3000_pic_host_production\git_clone\uwb_tag3000_pic_host_pro.X\bq25895.c
[v _init_bq25895 init_bq25895 `(uc  1 e 1 0 ]
{
"14
[v init_bq25895@I2c_buff I2c_buff `[9]uc  1 a 9 7 ]
"13
[v init_bq25895@I2C_rsp I2C_rsp `uc  1 a 1 6 ]
"29
} 0
"42
[v _i2c_multi_write i2c_multi_write `(uc  1 e 1 0 ]
{
[v i2c_multi_write@device_addr device_addr `uc  1 a 1 wreg ]
"45
[v i2c_multi_write@j j `uc  1 a 1 9 ]
"44
[v i2c_multi_write@I2C_rsp I2C_rsp `uc  1 a 1 8 ]
"42
[v i2c_multi_write@device_addr device_addr `uc  1 a 1 wreg ]
[v i2c_multi_write@reg_addr reg_addr `uc  1 p 1 2 ]
[v i2c_multi_write@data data `*.4uc  1 p 1 3 ]
[v i2c_multi_write@length length `uc  1 p 1 4 ]
"46
[v i2c_multi_write@device_addr device_addr `uc  1 a 1 7 ]
"55
} 0
"57
[v _i2c_multi_read i2c_multi_read `(*.39uc  1 e 1 0 ]
{
[v i2c_multi_read@device_addr device_addr `uc  1 a 1 wreg ]
"60
[v i2c_multi_read@j j `uc  1 a 1 2 ]
"59
[v i2c_multi_read@I2C_rsp I2C_rsp `uc  1 a 1 0 ]
"57
[v i2c_multi_read@device_addr device_addr `uc  1 a 1 wreg ]
[v i2c_multi_read@reg_addr reg_addr `uc  1 p 1 2 ]
[v i2c_multi_read@data data `*.39uc  1 p 2 3 ]
[v i2c_multi_read@length length `uc  1 p 1 5 ]
"61
[v i2c_multi_read@device_addr device_addr `uc  1 a 1 1 ]
"82
} 0
"30
[v _bq25895_WDT_reset bq25895_WDT_reset `(uc  1 e 1 0 ]
{
"33
[v bq25895_WDT_reset@Reg_03_value Reg_03_value `uc  1 a 1 10 ]
"40
} 0
"84
[v _i2c_single_write i2c_single_write `(uc  1 e 1 0 ]
{
[v i2c_single_write@device_addr device_addr `uc  1 a 1 wreg ]
"86
[v i2c_single_write@I2C_rsp I2C_rsp `uc  1 a 1 6 ]
"84
[v i2c_single_write@device_addr device_addr `uc  1 a 1 wreg ]
[v i2c_single_write@reg_addr reg_addr `uc  1 p 1 2 ]
[v i2c_single_write@data data `uc  1 p 1 3 ]
"87
[v i2c_single_write@device_addr device_addr `uc  1 a 1 5 ]
"93
} 0
"95
[v _i2c_single_read i2c_single_read `(uc  1 e 1 0 ]
{
[v i2c_single_read@device_addr device_addr `uc  1 a 1 wreg ]
"98
[v i2c_single_read@I2C_data I2C_data `uc  1 a 1 5 ]
"97
[v i2c_single_read@I2C_rsp I2C_rsp `uc  1 a 1 4 ]
"95
[v i2c_single_read@device_addr device_addr `uc  1 a 1 wreg ]
[v i2c_single_read@reg_addr reg_addr `uc  1 p 1 2 ]
"99
[v i2c_single_read@device_addr device_addr `uc  1 a 1 6 ]
"107
} 0
"49 D:\Embedded_programs\PIC_programs\PIC Production Firmware\uwb_tag3000_pic_host_production\git_clone\uwb_tag3000_pic_host_pro.X\pic_i2c.c
[v _i2c_write i2c_write `(uc  1 e 1 0 ]
{
[v i2c_write@data data `uc  1 a 1 wreg ]
[v i2c_write@data data `uc  1 a 1 wreg ]
"51
[v i2c_write@data data `uc  1 a 1 1 ]
"55
} 0
"41
[v _i2c_stop i2c_stop `(v  1 e 1 0 ]
{
"47
} 0
"24
[v _i2c_start i2c_start `(v  1 e 1 0 ]
{
"30
} 0
"32
[v _i2c_restart i2c_restart `(v  1 e 1 0 ]
{
"38
} 0
"57
[v _i2c_read i2c_read `(uc  1 e 1 0 ]
{
[v i2c_read@ack ack `uc  1 a 1 wreg ]
[v i2c_read@ack ack `uc  1 a 1 wreg ]
"59
[v i2c_read@ack ack `uc  1 a 1 1 ]
"73
} 0
"8 D:\Embedded_programs\PIC_programs\PIC Production Firmware\uwb_tag3000_pic_host_production\git_clone\uwb_tag3000_pic_host_pro.X\bq25895.c
[v _copybits8 copybits8 `(uc  1 s 1 copybits8 ]
{
[v copybits8@value value `uc  1 a 1 wreg ]
[v copybits8@value value `uc  1 a 1 wreg ]
[v copybits8@mask mask `uc  1 p 1 1 ]
[v copybits8@new_value new_value `uc  1 p 1 2 ]
[v copybits8@value value `uc  1 a 1 3 ]
} 0
"88 D:\Embedded_programs\PIC_programs\PIC Production Firmware\uwb_tag3000_pic_host_production\git_clone\uwb_tag3000_pic_host_pro.X\decawave.c
[v _dw_main dw_main `(v  1 e 1 0 ]
{
"179
} 0
"129 D:\Embedded_programs\PIC_programs\PIC Production Firmware\uwb_tag3000_pic_host_production\git_clone\uwb_tag3000_pic_host_pro.X\port.c
[v _reset_DWIC reset_DWIC `(v  1 e 1 0 ]
{
"135
} 0
"1773 D:\Embedded_programs\PIC_programs\PIC Production Firmware\uwb_tag3000_pic_host_production\git_clone\uwb_tag3000_pic_host_pro.X\deca_device.c
[v _dwt_writetxfctrl dwt_writetxfctrl `(v  1 e 1 0 ]
{
"1775
[v dwt_writetxfctrl@reg32 reg32 `ul  1 a 4 32 ]
"1773
[v dwt_writetxfctrl@txFrameLength txFrameLength `ui  1 p 2 13 ]
[v dwt_writetxfctrl@txBufferOffset txBufferOffset `ui  1 p 2 15 ]
[v dwt_writetxfctrl@ranging ranging `uc  1 p 1 17 ]
"1797
} 0
"1728
[v _dwt_writetxdata dwt_writetxdata `(i  1 e 2 0 ]
{
[v dwt_writetxdata@txDataLength txDataLength `ui  1 p 2 18 ]
[v dwt_writetxdata@txDataBytes txDataBytes `*.6uc  1 p 1 20 ]
[v dwt_writetxdata@txBufferOffset txBufferOffset `ui  1 p 2 21 ]
"1756
} 0
"3688
[v _dwt_starttx dwt_starttx `(i  1 e 2 0 ]
{
[v dwt_starttx@mode mode `uc  1 a 1 wreg ]
"3692
[v dwt_starttx@sys_state sys_state `ul  1 a 4 26 ]
"3691
[v dwt_starttx@checkTxOK checkTxOK `ui  1 a 2 32 ]
"3690
[v dwt_starttx@retval retval `i  1 a 2 30 ]
"3688
[v dwt_starttx@mode mode `uc  1 a 1 wreg ]
"3690
[v dwt_starttx@mode mode `uc  1 a 1 34 ]
"3790
} 0
"1703
[v _dwt_settxantennadelay dwt_settxantennadelay `(v  1 e 1 0 ]
{
[v dwt_settxantennadelay@txDelay txDelay `ui  1 p 2 77 ]
"1707
} 0
"1686
[v _dwt_setrxantennadelay dwt_setrxantennadelay `(v  1 e 1 0 ]
{
[v dwt_setrxantennadelay@rxDelay rxDelay `ui  1 p 2 77 ]
"1690
} 0
"3972
[v _dwt_setinterrupt dwt_setinterrupt `(v  1 e 1 0 ]
{
"3974
[v dwt_setinterrupt@stat stat `i  1 a 2 27 ]
"3972
[v dwt_setinterrupt@bitmask_lo bitmask_lo `ul  1 p 4 18 ]
[v dwt_setinterrupt@bitmask_hi bitmask_hi `ul  1 p 4 22 ]
[v dwt_setinterrupt@INT_options INT_options `E290  1 p 1 26 ]
"3999
} 0
"51 D:\Embedded_programs\PIC_programs\PIC Production Firmware\uwb_tag3000_pic_host_production\git_clone\uwb_tag3000_pic_host_pro.X\deca_mutex.c
[v _decamutexon decamutexon `(i  1 e 2 0 ]
{
"59
} 0
"76
[v _decamutexoff decamutexoff `(v  1 e 1 0 ]
{
[v decamutexoff@s s `i  1 p 2 1 ]
"81
} 0
"779 D:\Embedded_programs\PIC_programs\PIC Production Firmware\uwb_tag3000_pic_host_production\git_clone\uwb_tag3000_pic_host_pro.X\deca_device.c
[v _dwt_initialise dwt_initialise `(i  1 e 2 0 ]
{
"783
[v dwt_initialise@ldo_tune_hi ldo_tune_hi `ul  1 a 4 45 ]
"782
[v dwt_initialise@ldo_tune_lo ldo_tune_lo `ul  1 a 4 41 ]
"779
[v dwt_initialise@mode mode `i  1 p 2 34 ]
"863
} 0
"3294
[v _dwt_checkidlerc dwt_checkidlerc `(uc  1 e 1 0 ]
{
"3298
[v dwt_checkidlerc@reg reg `ul  1 a 4 16 ]
"3300
} 0
"3080
[v _dwt_check_dev_id dwt_check_dev_id `(i  1 e 2 0 ]
{
"3091
} 0
"1081
[v _dwt_readdevid dwt_readdevid `(ul  1 e 4 0 ]
{
"1084
} 0
"696
[v __dwt_prog_ldo_and_bias_tune _dwt_prog_ldo_and_bias_tune `(v  1 s 1 _dwt_prog_ldo_and_bias_tune ]
{
"700
} 0
"2724
[v __dwt_otpread _dwt_otpread `(ul  1 e 4 0 ]
{
"2726
[v __dwt_otpread@ret_data ret_data `ul  1 a 4 30 ]
"2724
[v __dwt_otpread@address address `ui  1 p 2 26 ]
"2739
} 0
"3057
[v _dwt_entersleepaftertx dwt_entersleepaftertx `(v  1 e 1 0 ]
{
[v dwt_entersleepaftertx@enable enable `i  1 p 2 0 ]
"3068
} 0
"1099
[v _dwt_configuretxrf dwt_configuretxrf `(v  1 e 1 0 ]
{
[s S880 . 7 `uc 1 PGdly 1 0 `ul 1 power 4 1 `ui 1 PGcount 2 5 ]
[v dwt_configuretxrf@config config `*.5S880  1 a 1 wreg ]
"1107
[v dwt_configuretxrf@channel channel `uc  1 a 1 31 ]
"1099
[v dwt_configuretxrf@config config `*.5S880  1 a 1 wreg ]
"1101
"1099
[v dwt_configuretxrf@config config `*.5S880  1 a 1 32 ]
"1117
} 0
"4478
[v _dwt_calcbandwidthadj dwt_calcbandwidthadj `(uc  1 e 1 0 ]
{
[v dwt_calcbandwidthadj@target_count target_count `ui  1 p 2 23 ]
[v dwt_calcbandwidthadj@channel channel `i  1 p 2 25 ]
"4498
} 0
"4262
[v _dwt_enable_rftx_blocks dwt_enable_rftx_blocks `(v  1 s 1 dwt_enable_rftx_blocks ]
{
[v dwt_enable_rftx_blocks@channel channel `ul  1 p 4 13 ]
"4276
} 0
"4169
[v _dwt_enable_rf_tx dwt_enable_rf_tx `(v  1 s 1 dwt_enable_rf_tx ]
{
[v dwt_enable_rf_tx@channel channel `ul  1 p 4 18 ]
[v dwt_enable_rf_tx@switch_control switch_control `uc  1 p 1 22 ]
"4199
} 0
"4290
[v _dwt_disable_rftx_blocks dwt_disable_rftx_blocks `(v  1 s 1 dwt_disable_rftx_blocks ]
{
"4293
} 0
"4143
[v _dwt_disable_rf_tx dwt_disable_rf_tx `(v  1 s 1 dwt_disable_rf_tx ]
{
[v dwt_disable_rf_tx@switch_config switch_config `uc  1 a 1 wreg ]
[v dwt_disable_rf_tx@switch_config switch_config `uc  1 a 1 wreg ]
"4146
[v dwt_disable_rf_tx@switch_config switch_config `uc  1 a 1 75 ]
"4156
} 0
"3013
[v _dwt_configuresleep dwt_configuresleep `(v  1 e 1 0 ]
{
[v dwt_configuresleep@mode mode `ui  1 p 2 77 ]
[v dwt_configuresleep@wake wake `uc  1 p 1 79 ]
"3020
} 0
"1335
[v _dwt_configure dwt_configure `(i  1 e 2 0 ]
{
[s S924 . 14 `uc 1 chan 1 0 `uc 1 txPreambLength 1 1 `uc 1 rxPAC 1 2 `uc 1 txCode 1 3 `uc 1 rxCode 1 4 `uc 1 sfdType 1 5 `uc 1 dataRate 1 6 `uc 1 phrMode 1 7 `uc 1 phrRate 1 8 `ui 1 sfdTO 2 9 `uc 1 stsMode 1 11 `E295 1 stsLength 1 12 `uc 1 pdoaMode 1 13 ]
[v dwt_configure@config config `*.5S924  1 a 1 wreg ]
"1431
[v dwt_configure@sts_mnth sts_mnth `ui  1 a 2 6 ]
"1338
[v dwt_configure@temp temp `ul  1 a 4 10 ]
"1365
[v dwt_configure@preamble_len preamble_len `i  1 a 2 17 ]
"1341
[v dwt_configure@sts_len sts_len `ui  1 a 2 15 ]
"1342
[v dwt_configure@error error `i  1 a 2 4 ]
"1337
[v dwt_configure@chan chan `uc  1 a 1 19 ]
[v dwt_configure@cnt cnt `uc  1 a 1 14 ]
[v dwt_configure@flag flag `uc  1 a 1 8 ]
"1340
[v dwt_configure@mode mode `uc  1 a 1 1 ]
"1339
[v dwt_configure@scp scp `uc  1 a 1 0 ]
"1335
[v dwt_configure@config config `*.5S924  1 a 1 wreg ]
"1337
"1335
[v dwt_configure@config config `*.5S924  1 a 1 20 ]
"1579
} 0
"1174
[v _get_sts_mnth get_sts_mnth `(ui  1 s 2 get_sts_mnth ]
{
"1176
[v get_sts_mnth@value value `ul  1 a 4 14 ]
"1177
[v get_sts_mnth@mod_val mod_val `ui  1 a 2 12 ]
"1174
[v get_sts_mnth@cipher cipher `ui  1 p 2 4 ]
[v get_sts_mnth@threshold threshold `uc  1 p 1 6 ]
[v get_sts_mnth@shift_val shift_val `uc  1 p 1 7 ]
"1193
} 0
"15 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\Umul32.c
[v ___lmul __lmul `(ul  1 e 4 0 ]
{
"17
[v ___lmul@product product `ul  1 a 4 0 ]
"15
[v ___lmul@multiplier multiplier `ul  1 p 4 1 ]
[v ___lmul@multiplicand multiplicand `ul  1 p 4 5 ]
"129
} 0
"1811 D:\Embedded_programs\PIC_programs\PIC Production Firmware\uwb_tag3000_pic_host_production\git_clone\uwb_tag3000_pic_host_pro.X\deca_device.c
[v _dwt_setplenfine dwt_setplenfine `(v  1 e 1 0 ]
{
[v dwt_setplenfine@preambleLength preambleLength `uc  1 a 1 wreg ]
[v dwt_setplenfine@preambleLength preambleLength `uc  1 a 1 wreg ]
"1813
[v dwt_setplenfine@preambleLength preambleLength `uc  1 a 1 75 ]
"1814
} 0
"876
[v _dwt_setdwstate dwt_setdwstate `(v  1 e 1 0 ]
{
[v dwt_setdwstate@state state `i  1 p 2 13 ]
"904
} 0
"3612
[v _dwt_force_clocks dwt_force_clocks `(v  1 s 1 dwt_force_clocks ]
{
"3617
[v dwt_force_clocks@regvalue0 regvalue0 `ui  1 a 2 10 ]
"3612
[v dwt_force_clocks@clocks clocks `i  1 p 2 77 ]
"3635
} 0
"493
[v _dwt_write16bitoffsetreg dwt_write16bitoffsetreg `(v  1 e 1 0 ]
{
"495
[v dwt_write16bitoffsetreg@buffer buffer `[2]uc  1 a 2 75 ]
"493
[v dwt_write16bitoffsetreg@regFileID regFileID `ul  1 p 4 0 ]
[v dwt_write16bitoffsetreg@regOffset regOffset `ul  1 p 4 4 ]
[v dwt_write16bitoffsetreg@regval regval `ui  1 p 2 8 ]
"501
} 0
"1592
[v _dwt_pgf_cal dwt_pgf_cal `(i  1 e 2 0 ]
{
"1595
[v dwt_pgf_cal@val val `ui  1 a 2 44 ]
"1594
[v dwt_pgf_cal@temp temp `i  1 a 2 42 ]
"1592
[v dwt_pgf_cal@ldoen ldoen `i  1 p 2 40 ]
"1617
} 0
"1628
[v _dwt_run_pgfcal dwt_run_pgfcal `(i  1 e 2 0 ]
{
"1632
[v dwt_run_pgfcal@val val `ul  1 a 4 35 ]
"1631
[v dwt_run_pgfcal@data data `ul  1 a 4 28 ]
"1630
[v dwt_run_pgfcal@result result `i  1 a 2 33 ]
"1633
[v dwt_run_pgfcal@cnt cnt `uc  1 a 1 39 ]
[v dwt_run_pgfcal@flag flag `uc  1 a 1 32 ]
"1673
} 0
"515
[v _dwt_write8bitoffsetreg dwt_write8bitoffsetreg `(v  1 e 1 0 ]
{
[v dwt_write8bitoffsetreg@regFileID regFileID `ul  1 p 4 0 ]
[v dwt_write8bitoffsetreg@regOffset regOffset `ul  1 p 4 4 ]
[v dwt_write8bitoffsetreg@regval regval `uc  1 p 1 8 ]
"520
} 0
"446
[v _dwt_read8bitoffsetreg dwt_read8bitoffsetreg `(uc  1 e 1 0 ]
{
"448
[v dwt_read8bitoffsetreg@regval regval `uc  1 a 1 11 ]
"446
[v dwt_read8bitoffsetreg@regFileID regFileID `ul  1 p 4 63 ]
[v dwt_read8bitoffsetreg@regOffset regOffset `ul  1 p 4 67 ]
"453
} 0
"394
[v _dwt_read32bitoffsetreg dwt_read32bitoffsetreg `(ul  1 e 4 0 ]
{
"398
[v dwt_read32bitoffsetreg@buffer buffer `[4]uc  1 a 4 16 ]
"397
[v dwt_read32bitoffsetreg@regval regval `ul  1 a 4 20 ]
"396
[v dwt_read32bitoffsetreg@j j `i  1 a 2 24 ]
"394
[v dwt_read32bitoffsetreg@regFileID regFileID `ul  1 p 4 0 ]
[v dwt_read32bitoffsetreg@regOffset regOffset `ul  1 p 4 4 ]
"410
} 0
"576
[v _dwt_modify8bitoffsetreg dwt_modify8bitoffsetreg `(v  1 e 1 0 ]
{
"578
[v dwt_modify8bitoffsetreg@buf buf `[2]uc  1 a 2 73 ]
"576
[v dwt_modify8bitoffsetreg@regFileID regFileID `DCul  1 p 4 63 ]
[v dwt_modify8bitoffsetreg@regOffset regOffset `DCul  1 p 4 67 ]
[v dwt_modify8bitoffsetreg@_and _and `DCuc  1 p 1 71 ]
[v dwt_modify8bitoffsetreg@_or _or `DCuc  1 p 1 72 ]
"582
} 0
"423
[v _dwt_read16bitoffsetreg dwt_read16bitoffsetreg `(ui  1 e 2 0 ]
{
"426
[v dwt_read16bitoffsetreg@buffer buffer `[2]uc  1 a 2 10 ]
"425
[v dwt_read16bitoffsetreg@regval regval `ui  1 a 2 8 ]
"423
[v dwt_read16bitoffsetreg@regFileID regFileID `ul  1 p 4 0 ]
[v dwt_read16bitoffsetreg@regOffset regOffset `ul  1 p 4 4 ]
"433
} 0
"372
[v _dwt_readfromdevice dwt_readfromdevice `(v  1 e 1 0 ]
{
"374
[v dwt_readfromdevice@regFileID regFileID `ul  1 p 4 63 ]
"375
[v dwt_readfromdevice@index index `ui  1 p 2 67 ]
"376
[v dwt_readfromdevice@length length `ul  1 p 4 69 ]
"377
[v dwt_readfromdevice@buffer buffer `*.4uc  1 p 1 73 ]
"381
} 0
"556
[v _dwt_modify16bitoffsetreg dwt_modify16bitoffsetreg `(v  1 e 1 0 ]
{
"558
[v dwt_modify16bitoffsetreg@buf buf `[4]uc  1 a 4 75 ]
"556
[v dwt_modify16bitoffsetreg@regFileID regFileID `DCul  1 p 4 63 ]
[v dwt_modify16bitoffsetreg@regOffset regOffset `DCul  1 p 4 67 ]
[v dwt_modify16bitoffsetreg@_and _and `DCui  1 p 2 71 ]
[v dwt_modify16bitoffsetreg@_or _or `DCui  1 p 2 73 ]
"564
} 0
"1203
[v _dwt_configmrxlut dwt_configmrxlut `(v  1 e 1 0 ]
{
"1205
[v dwt_configmrxlut@lut6 lut6 `ul  1 a 4 44 ]
[v dwt_configmrxlut@lut5 lut5 `ul  1 a 4 40 ]
[v dwt_configmrxlut@lut4 lut4 `ul  1 a 4 36 ]
[v dwt_configmrxlut@lut3 lut3 `ul  1 a 4 32 ]
[v dwt_configmrxlut@lut2 lut2 `ul  1 a 4 28 ]
[v dwt_configmrxlut@lut1 lut1 `ul  1 a 4 24 ]
[v dwt_configmrxlut@lut0 lut0 `ul  1 a 4 20 ]
"1203
[v dwt_configmrxlut@channel channel `i  1 p 2 18 ]
"1236
} 0
"467
[v _dwt_write32bitoffsetreg dwt_write32bitoffsetreg `(v  1 e 1 0 ]
{
"470
[v dwt_write32bitoffsetreg@buffer buffer `[4]uc  1 a 4 12 ]
"469
[v dwt_write32bitoffsetreg@j j `i  1 a 2 16 ]
"467
[v dwt_write32bitoffsetreg@regFileID regFileID `ul  1 p 4 0 ]
[v dwt_write32bitoffsetreg@regOffset regOffset `ul  1 p 4 4 ]
[v dwt_write32bitoffsetreg@regval regval `ul  1 p 4 8 ]
"479
} 0
"332
[v _dwt_writetodevice dwt_writetodevice `(v  1 e 1 0 ]
{
"334
[v dwt_writetodevice@regFileID regFileID `ul  1 p 4 63 ]
"335
[v dwt_writetodevice@index index `ui  1 p 2 67 ]
"336
[v dwt_writetodevice@length length `ul  1 p 4 69 ]
"337
[v dwt_writetodevice@buffer buffer `*.39uc  1 p 2 73 ]
"341
} 0
"746
[v __dwt_kick_dgc_on_wakeup _dwt_kick_dgc_on_wakeup `(v  1 s 1 _dwt_kick_dgc_on_wakeup ]
{
[v __dwt_kick_dgc_on_wakeup@channel channel `c  1 a 1 wreg ]
[v __dwt_kick_dgc_on_wakeup@channel channel `c  1 a 1 wreg ]
"749
[v __dwt_kick_dgc_on_wakeup@channel channel `c  1 a 1 11 ]
"759
} 0
"532
[v _dwt_modify32bitoffsetreg dwt_modify32bitoffsetreg `(v  1 e 1 0 ]
{
"534
[v dwt_modify32bitoffsetreg@buf buf `[8]uc  1 a 8 5 ]
"532
[v dwt_modify32bitoffsetreg@regFileID regFileID `DCul  1 p 4 63 ]
[v dwt_modify32bitoffsetreg@regOffset regOffset `DCul  1 p 4 67 ]
[v dwt_modify32bitoffsetreg@_and _and `DCul  1 p 4 71 ]
[v dwt_modify32bitoffsetreg@_or _or `DCul  1 p 4 75 ]
"544
} 0
"207
[v _dwt_xfer3000 dwt_xfer3000 `(v  1 e 1 0 ]
{
"268
[v dwt_xfer3000@crc8 crc8 `uc  1 a 1 56 ]
"216
[v dwt_xfer3000@header header `[2]uc  1 a 2 59 ]
"217
[v dwt_xfer3000@cnt cnt `ui  1 a 2 61 ]
"219
[v dwt_xfer3000@reg_offset reg_offset `ui  1 a 2 57 ]
"232
[v dwt_xfer3000@addr addr `ui  1 a 2 54 ]
"218
[v dwt_xfer3000@reg_file reg_file `ui  1 a 2 52 ]
"209
[v dwt_xfer3000@regFileID regFileID `DCul  1 p 4 30 ]
"210
[v dwt_xfer3000@indx indx `DCui  1 p 2 34 ]
"211
[v dwt_xfer3000@length length `DCul  1 p 4 36 ]
"212
[v dwt_xfer3000@buffer buffer `*.39uc  1 p 2 40 ]
"213
[v dwt_xfer3000@mode mode `DCE266  1 p 2 42 ]
"316
} 0
"61 D:\Embedded_programs\PIC_programs\PIC Production Firmware\uwb_tag3000_pic_host_production\git_clone\uwb_tag3000_pic_host_pro.X\deca_spi.c
[v _writetospiwithcrc writetospiwithcrc `(i  1 e 2 0 ]
{
"62
[v writetospiwithcrc@headerLength headerLength `ui  1 p 2 0 ]
"63
[v writetospiwithcrc@headerBuffer headerBuffer `*.4DCuc  1 p 1 2 ]
"64
[v writetospiwithcrc@bodyLength bodyLength `ul  1 p 4 3 ]
"65
[v writetospiwithcrc@bodyBuffer bodyBuffer `*.39DCuc  1 p 2 7 ]
"66
[v writetospiwithcrc@crc8 crc8 `uc  1 p 1 9 ]
"75
} 0
"85
[v _writetospi writetospi `(i  1 e 2 0 ]
{
[v writetospi@headerLength headerLength `ui  1 p 2 0 ]
"86
[v writetospi@headerBuffer headerBuffer `*.4DCuc  1 p 1 2 ]
"87
[v writetospi@bodyLength bodyLength `ul  1 p 4 3 ]
"88
[v writetospi@bodyBuffer bodyBuffer `*.39DCuc  1 p 2 7 ]
"95
} 0
"104
[v _readfromspi readfromspi `(i  1 e 2 0 ]
{
[v readfromspi@headerLength headerLength `ui  1 p 2 0 ]
"105
[v readfromspi@headerBuffer headerBuffer `*.4DCuc  1 p 1 2 ]
"106
[v readfromspi@readlength readlength `ul  1 p 4 3 ]
"107
[v readfromspi@readBuffer readBuffer `*.39uc  1 p 2 7 ]
"118
} 0
"137 D:\Embedded_programs\PIC_programs\PIC Production Firmware\uwb_tag3000_pic_host_production\git_clone\uwb_tag3000_pic_host_pro.X\mcc_generated_files/spi1.c
[v _SPI1_WriteBlock SPI1_WriteBlock `(v  1 e 1 0 ]
{
"139
[v SPI1_WriteBlock@data data `*.39uc  1 a 2 6 ]
"137
[v SPI1_WriteBlock@block block `*.39v  1 p 2 2 ]
[v SPI1_WriteBlock@blockSize blockSize `ui  1 p 2 4 ]
"144
} 0
"146
[v _SPI1_ReadBlock SPI1_ReadBlock `(v  1 e 1 0 ]
{
"148
[v SPI1_ReadBlock@data data `*.39uc  1 a 2 7 ]
"146
[v SPI1_ReadBlock@block block `*.39v  1 p 2 2 ]
[v SPI1_ReadBlock@blockSize blockSize `ui  1 p 2 4 ]
"153
} 0
"116
[v _SPI1_ExchangeByte SPI1_ExchangeByte `(uc  1 e 1 0 ]
{
[v SPI1_ExchangeByte@data data `uc  1 a 1 wreg ]
[v SPI1_ExchangeByte@data data `uc  1 a 1 wreg ]
"118
[v SPI1_ExchangeByte@data data `uc  1 a 1 1 ]
"122
} 0
"639 D:\Embedded_programs\PIC_programs\PIC Production Firmware\uwb_tag3000_pic_host_production\git_clone\uwb_tag3000_pic_host_pro.X\deca_device.c
[v _dwt_generatecrc8 dwt_generatecrc8 `(uc  1 e 1 0 ]
{
"642
[v dwt_generatecrc8@byte byte `i  1 a 2 8 ]
"641
[v dwt_generatecrc8@data data `uc  1 a 1 7 ]
"639
[v dwt_generatecrc8@byteArray byteArray `*.39DCuc  1 p 2 1 ]
[v dwt_generatecrc8@len len `i  1 p 2 3 ]
[v dwt_generatecrc8@crcRemainderInit crcRemainderInit `uc  1 p 1 5 ]
"657
} 0
"8 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\assert.c
[v __fassert _fassert `(v  1 e 1 0 ]
{
[v __fassert@line line `i  1 p 2 24 ]
[v __fassert@file file `*.25DCuc  1 p 2 26 ]
[v __fassert@exp exp `*.25DCuc  1 p 2 28 ]
"12
} 0
"464 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\doprnt.c
[v _printf printf `(i  1 e 2 0 ]
{
"528
[v printf@val val `ui  1 a 2 21 ]
"530
[v printf@cp cp `*.25DCuc  1 a 2 19 ]
"499
[v printf@c c `c  1 a 1 23 ]
"466
[v printf@ap ap `[1]*.4v  1 a 1 18 ]
"506
[v printf@prec prec `c  1 a 1 17 ]
"508
[v printf@flag flag `uc  1 a 1 16 ]
"464
[v printf@f f `*.25DCuc  1 p 2 4 ]
"1541
} 0
"183 D:\Embedded_programs\PIC_programs\PIC Production Firmware\uwb_tag3000_pic_host_production\git_clone\uwb_tag3000_pic_host_pro.X\mcc_generated_files/eusart.c
[v _putch putch `(v  1 e 1 0 ]
{
[v putch@txData txData `uc  1 a 1 wreg ]
[v putch@txData txData `uc  1 a 1 wreg ]
"185
[v putch@txData txData `uc  1 a 1 2 ]
"186
} 0
"132
[v _EUSART_Write EUSART_Write `(v  1 e 1 0 ]
{
[v EUSART_Write@txData txData `uc  1 a 1 wreg ]
[v EUSART_Write@txData txData `uc  1 a 1 wreg ]
[v EUSART_Write@txData txData `uc  1 a 1 1 ]
"139
} 0
"6 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\lwmod.c
[v ___lwmod __lwmod `(ui  1 e 2 0 ]
{
"11
[v ___lwmod@counter counter `uc  1 a 1 10 ]
"6
[v ___lwmod@divisor divisor `ui  1 p 2 0 ]
[v ___lwmod@dividend dividend `ui  1 p 2 2 ]
"26
} 0
"6 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\lwdiv.c
[v ___lwdiv __lwdiv `(ui  1 e 2 0 ]
{
"11
[v ___lwdiv@quotient quotient `ui  1 a 2 7 ]
"12
[v ___lwdiv@counter counter `uc  1 a 1 6 ]
"6
[v ___lwdiv@divisor divisor `ui  1 p 2 1 ]
[v ___lwdiv@dividend dividend `ui  1 p 2 3 ]
"31
} 0
"35 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\lltoft.c
[v ___lltoft __lltoft `(f  1 e 3 0 ]
{
"37
[v ___lltoft@exp exp `uc  1 a 1 10 ]
"35
[v ___lltoft@c c `ul  1 p 4 0 ]
"46
} 0
"44 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\fttol.c
[v ___fttol __fttol `(l  1 e 4 0 ]
{
"47
[v ___fttol@lval lval `ul  1 a 4 29 ]
"46
[v ___fttol@exp1 exp1 `uc  1 a 1 33 ]
[v ___fttol@sign1 sign1 `uc  1 a 1 28 ]
"44
[v ___fttol@f1 f1 `f  1 p 3 20 ]
"73
} 0
"62 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\ftmul.c
[v ___ftmul __ftmul `(f  1 e 3 0 ]
{
"65
[v ___ftmul@f3_as_product f3_as_product `um  1 a 3 15 ]
"64
[v ___ftmul@sign sign `uc  1 a 1 19 ]
[v ___ftmul@cntr cntr `uc  1 a 1 18 ]
[v ___ftmul@exp exp `uc  1 a 1 14 ]
"62
[v ___ftmul@f1 f1 `f  1 p 3 4 ]
[v ___ftmul@f2 f2 `f  1 p 3 7 ]
"157
} 0
"62 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\float.c
[v ___ftpack __ftpack `(f  1 e 3 0 ]
{
[v ___ftpack@arg arg `um  1 p 3 1 ]
[v ___ftpack@exp exp `uc  1 p 1 4 ]
[v ___ftpack@sign sign `uc  1 p 1 5 ]
"86
} 0
"60 D:\Embedded_programs\PIC_programs\PIC Production Firmware\uwb_tag3000_pic_host_production\git_clone\uwb_tag3000_pic_host_pro.X\mcc_generated_files/tmr0.c
[v _TMR0_Initialize TMR0_Initialize `(v  1 e 1 0 ]
{
"90
} 0
"50 D:\Embedded_programs\PIC_programs\PIC Production Firmware\uwb_tag3000_pic_host_production\git_clone\uwb_tag3000_pic_host_pro.X\mcc_generated_files/mcc.c
[v _SYSTEM_Initialize SYSTEM_Initialize `(v  1 e 1 0 ]
{
"56
} 0
"72
[v _PMD_Initialize PMD_Initialize `(v  1 e 1 0 ]
{
"86
} 0
"52 D:\Embedded_programs\PIC_programs\PIC Production Firmware\uwb_tag3000_pic_host_production\git_clone\uwb_tag3000_pic_host_pro.X\mcc_generated_files/pin_manager.c
[v _PIN_MANAGER_Initialize PIN_MANAGER_Initialize `(v  1 e 1 0 ]
{
"99
[v PIN_MANAGER_Initialize@state state `uc  1 a 1 10 ]
"138
} 0
"280 D:\Embedded_programs\PIC_programs\PIC Production Firmware\uwb_tag3000_pic_host_production\git_clone\uwb_tag3000_pic_host_pro.X\main.c
[v _Sleep Sleep `(v  1 e 1 0 ]
{
"282
[v Sleep@i i `VEul  1 a 4 6 ]
"280
[v Sleep@time time `ul  1 p 4 1 ]
"286
} 0
"58 D:\Embedded_programs\PIC_programs\PIC Production Firmware\uwb_tag3000_pic_host_production\git_clone\uwb_tag3000_pic_host_pro.X\mcc_generated_files/mcc.c
[v _OSCILLATOR_Initialize OSCILLATOR_Initialize `(v  1 e 1 0 ]
{
"70
} 0
"52 D:\Embedded_programs\PIC_programs\PIC Production Firmware\uwb_tag3000_pic_host_production\git_clone\uwb_tag3000_pic_host_pro.X\mcc_generated_files/interrupt_manager.c
[v _INTERRUPT_InterruptManager INTERRUPT_InterruptManager `II(v  1 e 1 0 ]
{
"62
} 0
"103 D:\Embedded_programs\PIC_programs\PIC Production Firmware\uwb_tag3000_pic_host_production\git_clone\uwb_tag3000_pic_host_pro.X\mcc_generated_files/tmr0.c
[v _TMR0_Reload TMR0_Reload `(v  1 e 1 0 ]
{
"108
} 0
