Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Xilinx/42254/fifo/fifo_tb_isim_beh.exe -prj C:/Xilinx/42254/fifo/fifo_tb_beh.prj work.fifo_tb 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 6
Turning on mult-threading, number of parallel sub-compilation jobs: 12 
Determining compilation order of HDL files
Parsing VHDL file "C:/Xilinx/42254/fifo/fifo.vhd" into library work
Parsing VHDL file "C:/Xilinx/42254/fifo/fifo_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 161724 KB
Fuse CPU Usage: 155 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture fifo_arch of entity fifo [fifo_default]
Compiling architecture behavior of entity fifo_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable C:/Xilinx/42254/fifo/fifo_tb_isim_beh.exe
Fuse Memory Usage: 171556 KB
Fuse CPU Usage: 187 ms
