Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Mon Jun 29 17:06:00 2020
| Host         : streylab-desktop running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.913        0.000                      0                  115        0.268        0.000                      0                  115        4.500        0.000                       0                    61  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               4.913        0.000                      0                  115        0.268        0.000                      0                  115        4.500        0.000                       0                    61  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.913ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 ctr/M_ctr_q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr/M_ctr_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.057ns  (logic 1.215ns (24.024%)  route 3.842ns (75.976%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.635     5.219    ctr/CLK
    SLICE_X5Y4           FDRE                                         r  ctr/M_ctr_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.456     5.675 f  ctr/M_ctr_q_reg[25]/Q
                         net (fo=14, routed)          1.028     6.703    ctr/M_ctr_q__0[25]
    SLICE_X6Y5           LUT4 (Prop_lut4_I2_O)        0.156     6.859 r  ctr/M_ctr_q[37]_i_7/O
                         net (fo=1, routed)           0.726     7.585    ctr/M_ctr_q[37]_i_7_n_0
    SLICE_X5Y3           LUT6 (Prop_lut6_I0_O)        0.355     7.940 f  ctr/M_ctr_q[37]_i_3/O
                         net (fo=1, routed)           0.788     8.728    ctr/M_ctr_q[37]_i_3_n_0
    SLICE_X8Y4           LUT6 (Prop_lut6_I0_O)        0.124     8.852 f  ctr/M_ctr_q[37]_i_2/O
                         net (fo=37, routed)          1.301    10.153    ctr/M_ctr_q[37]_i_2_n_0
    SLICE_X4Y3           LUT2 (Prop_lut2_I1_O)        0.124    10.277 r  ctr/M_ctr_q[31]_i_1/O
                         net (fo=1, routed)           0.000    10.277    ctr/M_ctr_d[31]
    SLICE_X4Y3           FDRE                                         r  ctr/M_ctr_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.517    14.922    ctr/CLK
    SLICE_X4Y3           FDRE                                         r  ctr/M_ctr_q_reg[31]/C
                         clock pessimism              0.272    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X4Y3           FDRE (Setup_fdre_C_D)        0.031    15.190    ctr/M_ctr_q_reg[31]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                         -10.277    
  -------------------------------------------------------------------
                         slack                                  4.913    

Slack (MET) :             4.925ns  (required time - arrival time)
  Source:                 ctr/M_ctr_q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr/M_ctr_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.044ns  (logic 1.215ns (24.089%)  route 3.829ns (75.911%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.635     5.219    ctr/CLK
    SLICE_X5Y4           FDRE                                         r  ctr/M_ctr_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.456     5.675 f  ctr/M_ctr_q_reg[25]/Q
                         net (fo=14, routed)          1.028     6.703    ctr/M_ctr_q__0[25]
    SLICE_X6Y5           LUT4 (Prop_lut4_I2_O)        0.156     6.859 r  ctr/M_ctr_q[37]_i_7/O
                         net (fo=1, routed)           0.726     7.585    ctr/M_ctr_q[37]_i_7_n_0
    SLICE_X5Y3           LUT6 (Prop_lut6_I0_O)        0.355     7.940 f  ctr/M_ctr_q[37]_i_3/O
                         net (fo=1, routed)           0.788     8.728    ctr/M_ctr_q[37]_i_3_n_0
    SLICE_X8Y4           LUT6 (Prop_lut6_I0_O)        0.124     8.852 f  ctr/M_ctr_q[37]_i_2/O
                         net (fo=37, routed)          1.287    10.139    ctr/M_ctr_q[37]_i_2_n_0
    SLICE_X4Y3           LUT2 (Prop_lut2_I1_O)        0.124    10.263 r  ctr/M_ctr_q[24]_i_1/O
                         net (fo=1, routed)           0.000    10.263    ctr/M_ctr_d[24]
    SLICE_X4Y3           FDRE                                         r  ctr/M_ctr_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.517    14.922    ctr/CLK
    SLICE_X4Y3           FDRE                                         r  ctr/M_ctr_q_reg[24]/C
                         clock pessimism              0.272    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X4Y3           FDRE (Setup_fdre_C_D)        0.029    15.188    ctr/M_ctr_q_reg[24]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                         -10.263    
  -------------------------------------------------------------------
                         slack                                  4.925    

Slack (MET) :             4.927ns  (required time - arrival time)
  Source:                 ctr/M_ctr_q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr/M_ctr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.087ns  (logic 1.245ns (24.472%)  route 3.842ns (75.528%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.635     5.219    ctr/CLK
    SLICE_X5Y4           FDRE                                         r  ctr/M_ctr_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.456     5.675 f  ctr/M_ctr_q_reg[25]/Q
                         net (fo=14, routed)          1.028     6.703    ctr/M_ctr_q__0[25]
    SLICE_X6Y5           LUT4 (Prop_lut4_I2_O)        0.156     6.859 r  ctr/M_ctr_q[37]_i_7/O
                         net (fo=1, routed)           0.726     7.585    ctr/M_ctr_q[37]_i_7_n_0
    SLICE_X5Y3           LUT6 (Prop_lut6_I0_O)        0.355     7.940 f  ctr/M_ctr_q[37]_i_3/O
                         net (fo=1, routed)           0.788     8.728    ctr/M_ctr_q[37]_i_3_n_0
    SLICE_X8Y4           LUT6 (Prop_lut6_I0_O)        0.124     8.852 f  ctr/M_ctr_q[37]_i_2/O
                         net (fo=37, routed)          1.301    10.153    ctr/M_ctr_q[37]_i_2_n_0
    SLICE_X4Y3           LUT2 (Prop_lut2_I1_O)        0.154    10.307 r  ctr/M_ctr_q[9]_i_1/O
                         net (fo=1, routed)           0.000    10.307    ctr/M_ctr_d[9]
    SLICE_X4Y3           FDRE                                         r  ctr/M_ctr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.517    14.922    ctr/CLK
    SLICE_X4Y3           FDRE                                         r  ctr/M_ctr_q_reg[9]/C
                         clock pessimism              0.272    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X4Y3           FDRE (Setup_fdre_C_D)        0.075    15.234    ctr/M_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.234    
                         arrival time                         -10.307    
  -------------------------------------------------------------------
                         slack                                  4.927    

Slack (MET) :             4.943ns  (required time - arrival time)
  Source:                 ctr/M_ctr_q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.072ns  (logic 1.243ns (24.508%)  route 3.829ns (75.492%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.635     5.219    ctr/CLK
    SLICE_X5Y4           FDRE                                         r  ctr/M_ctr_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.456     5.675 f  ctr/M_ctr_q_reg[25]/Q
                         net (fo=14, routed)          1.028     6.703    ctr/M_ctr_q__0[25]
    SLICE_X6Y5           LUT4 (Prop_lut4_I2_O)        0.156     6.859 r  ctr/M_ctr_q[37]_i_7/O
                         net (fo=1, routed)           0.726     7.585    ctr/M_ctr_q[37]_i_7_n_0
    SLICE_X5Y3           LUT6 (Prop_lut6_I0_O)        0.355     7.940 f  ctr/M_ctr_q[37]_i_3/O
                         net (fo=1, routed)           0.788     8.728    ctr/M_ctr_q[37]_i_3_n_0
    SLICE_X8Y4           LUT6 (Prop_lut6_I0_O)        0.124     8.852 f  ctr/M_ctr_q[37]_i_2/O
                         net (fo=37, routed)          1.287    10.139    ctr/M_ctr_q[37]_i_2_n_0
    SLICE_X4Y3           LUT2 (Prop_lut2_I1_O)        0.152    10.291 r  ctr/M_ctr_q[4]_i_1/O
                         net (fo=1, routed)           0.000    10.291    ctr/M_ctr_d[4]
    SLICE_X4Y3           FDRE                                         r  ctr/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.517    14.922    ctr/CLK
    SLICE_X4Y3           FDRE                                         r  ctr/M_ctr_q_reg[4]/C
                         clock pessimism              0.272    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X4Y3           FDRE (Setup_fdre_C_D)        0.075    15.234    ctr/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.234    
                         arrival time                         -10.291    
  -------------------------------------------------------------------
                         slack                                  4.943    

Slack (MET) :             5.142ns  (required time - arrival time)
  Source:                 ctr/M_ctr_q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr/M_ctr_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.877ns  (logic 1.215ns (24.914%)  route 3.662ns (75.086%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.635     5.219    ctr/CLK
    SLICE_X5Y4           FDRE                                         r  ctr/M_ctr_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.456     5.675 f  ctr/M_ctr_q_reg[25]/Q
                         net (fo=14, routed)          1.028     6.703    ctr/M_ctr_q__0[25]
    SLICE_X6Y5           LUT4 (Prop_lut4_I2_O)        0.156     6.859 r  ctr/M_ctr_q[37]_i_7/O
                         net (fo=1, routed)           0.726     7.585    ctr/M_ctr_q[37]_i_7_n_0
    SLICE_X5Y3           LUT6 (Prop_lut6_I0_O)        0.355     7.940 f  ctr/M_ctr_q[37]_i_3/O
                         net (fo=1, routed)           0.788     8.728    ctr/M_ctr_q[37]_i_3_n_0
    SLICE_X8Y4           LUT6 (Prop_lut6_I0_O)        0.124     8.852 f  ctr/M_ctr_q[37]_i_2/O
                         net (fo=37, routed)          1.120     9.972    ctr/M_ctr_q[37]_i_2_n_0
    SLICE_X6Y5           LUT2 (Prop_lut2_I1_O)        0.124    10.096 r  ctr/M_ctr_q[22]_i_1/O
                         net (fo=1, routed)           0.000    10.096    ctr/M_ctr_d[22]
    SLICE_X6Y5           FDRE                                         r  ctr/M_ctr_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.517    14.922    ctr/CLK
    SLICE_X6Y5           FDRE                                         r  ctr/M_ctr_q_reg[22]/C
                         clock pessimism              0.272    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X6Y5           FDRE (Setup_fdre_C_D)        0.079    15.238    ctr/M_ctr_q_reg[22]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                         -10.096    
  -------------------------------------------------------------------
                         slack                                  5.142    

Slack (MET) :             5.144ns  (required time - arrival time)
  Source:                 ctr/M_ctr_q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.877ns  (logic 1.215ns (24.914%)  route 3.662ns (75.086%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.635     5.219    ctr/CLK
    SLICE_X5Y4           FDRE                                         r  ctr/M_ctr_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.456     5.675 f  ctr/M_ctr_q_reg[25]/Q
                         net (fo=14, routed)          1.028     6.703    ctr/M_ctr_q__0[25]
    SLICE_X6Y5           LUT4 (Prop_lut4_I2_O)        0.156     6.859 r  ctr/M_ctr_q[37]_i_7/O
                         net (fo=1, routed)           0.726     7.585    ctr/M_ctr_q[37]_i_7_n_0
    SLICE_X5Y3           LUT6 (Prop_lut6_I0_O)        0.355     7.940 f  ctr/M_ctr_q[37]_i_3/O
                         net (fo=1, routed)           0.788     8.728    ctr/M_ctr_q[37]_i_3_n_0
    SLICE_X8Y4           LUT6 (Prop_lut6_I0_O)        0.124     8.852 f  ctr/M_ctr_q[37]_i_2/O
                         net (fo=37, routed)          1.120     9.972    ctr/M_ctr_q[37]_i_2_n_0
    SLICE_X6Y4           LUT2 (Prop_lut2_I1_O)        0.124    10.096 r  ctr/M_ctr_q[19]_i_1/O
                         net (fo=1, routed)           0.000    10.096    ctr/M_ctr_d[19]
    SLICE_X6Y4           FDRE                                         r  ctr/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.517    14.922    ctr/CLK
    SLICE_X6Y4           FDRE                                         r  ctr/M_ctr_q_reg[19]/C
                         clock pessimism              0.272    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X6Y4           FDRE (Setup_fdre_C_D)        0.081    15.240    ctr/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         15.240    
                         arrival time                         -10.096    
  -------------------------------------------------------------------
                         slack                                  5.144    

Slack (MET) :             5.152ns  (required time - arrival time)
  Source:                 ctr/M_ctr_q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr/M_ctr_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.906ns  (logic 1.244ns (25.358%)  route 3.662ns (74.642%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.635     5.219    ctr/CLK
    SLICE_X5Y4           FDRE                                         r  ctr/M_ctr_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.456     5.675 f  ctr/M_ctr_q_reg[25]/Q
                         net (fo=14, routed)          1.028     6.703    ctr/M_ctr_q__0[25]
    SLICE_X6Y5           LUT4 (Prop_lut4_I2_O)        0.156     6.859 r  ctr/M_ctr_q[37]_i_7/O
                         net (fo=1, routed)           0.726     7.585    ctr/M_ctr_q[37]_i_7_n_0
    SLICE_X5Y3           LUT6 (Prop_lut6_I0_O)        0.355     7.940 f  ctr/M_ctr_q[37]_i_3/O
                         net (fo=1, routed)           0.788     8.728    ctr/M_ctr_q[37]_i_3_n_0
    SLICE_X8Y4           LUT6 (Prop_lut6_I0_O)        0.124     8.852 f  ctr/M_ctr_q[37]_i_2/O
                         net (fo=37, routed)          1.120     9.972    ctr/M_ctr_q[37]_i_2_n_0
    SLICE_X6Y5           LUT2 (Prop_lut2_I1_O)        0.153    10.125 r  ctr/M_ctr_q[23]_i_1/O
                         net (fo=1, routed)           0.000    10.125    ctr/M_ctr_d[23]
    SLICE_X6Y5           FDRE                                         r  ctr/M_ctr_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.517    14.922    ctr/CLK
    SLICE_X6Y5           FDRE                                         r  ctr/M_ctr_q_reg[23]/C
                         clock pessimism              0.272    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X6Y5           FDRE (Setup_fdre_C_D)        0.118    15.277    ctr/M_ctr_q_reg[23]
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                         -10.125    
  -------------------------------------------------------------------
                         slack                                  5.152    

Slack (MET) :             5.153ns  (required time - arrival time)
  Source:                 ctr/M_ctr_q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr/M_ctr_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 1.243ns (25.342%)  route 3.662ns (74.658%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.635     5.219    ctr/CLK
    SLICE_X5Y4           FDRE                                         r  ctr/M_ctr_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.456     5.675 f  ctr/M_ctr_q_reg[25]/Q
                         net (fo=14, routed)          1.028     6.703    ctr/M_ctr_q__0[25]
    SLICE_X6Y5           LUT4 (Prop_lut4_I2_O)        0.156     6.859 r  ctr/M_ctr_q[37]_i_7/O
                         net (fo=1, routed)           0.726     7.585    ctr/M_ctr_q[37]_i_7_n_0
    SLICE_X5Y3           LUT6 (Prop_lut6_I0_O)        0.355     7.940 f  ctr/M_ctr_q[37]_i_3/O
                         net (fo=1, routed)           0.788     8.728    ctr/M_ctr_q[37]_i_3_n_0
    SLICE_X8Y4           LUT6 (Prop_lut6_I0_O)        0.124     8.852 f  ctr/M_ctr_q[37]_i_2/O
                         net (fo=37, routed)          1.120     9.972    ctr/M_ctr_q[37]_i_2_n_0
    SLICE_X6Y4           LUT2 (Prop_lut2_I1_O)        0.152    10.124 r  ctr/M_ctr_q[20]_i_1/O
                         net (fo=1, routed)           0.000    10.124    ctr/M_ctr_d[20]
    SLICE_X6Y4           FDRE                                         r  ctr/M_ctr_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.517    14.922    ctr/CLK
    SLICE_X6Y4           FDRE                                         r  ctr/M_ctr_q_reg[20]/C
                         clock pessimism              0.272    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X6Y4           FDRE (Setup_fdre_C_D)        0.118    15.277    ctr/M_ctr_q_reg[20]
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                         -10.124    
  -------------------------------------------------------------------
                         slack                                  5.153    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 ctr/M_ctr_q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.812ns  (logic 1.215ns (25.252%)  route 3.597ns (74.748%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.635     5.219    ctr/CLK
    SLICE_X5Y4           FDRE                                         r  ctr/M_ctr_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.456     5.675 f  ctr/M_ctr_q_reg[25]/Q
                         net (fo=14, routed)          1.028     6.703    ctr/M_ctr_q__0[25]
    SLICE_X6Y5           LUT4 (Prop_lut4_I2_O)        0.156     6.859 r  ctr/M_ctr_q[37]_i_7/O
                         net (fo=1, routed)           0.726     7.585    ctr/M_ctr_q[37]_i_7_n_0
    SLICE_X5Y3           LUT6 (Prop_lut6_I0_O)        0.355     7.940 f  ctr/M_ctr_q[37]_i_3/O
                         net (fo=1, routed)           0.788     8.728    ctr/M_ctr_q[37]_i_3_n_0
    SLICE_X8Y4           LUT6 (Prop_lut6_I0_O)        0.124     8.852 f  ctr/M_ctr_q[37]_i_2/O
                         net (fo=37, routed)          1.055     9.907    ctr/M_ctr_q[37]_i_2_n_0
    SLICE_X6Y2           LUT2 (Prop_lut2_I1_O)        0.124    10.031 r  ctr/M_ctr_q[10]_i_1/O
                         net (fo=1, routed)           0.000    10.031    ctr/M_ctr_d[10]
    SLICE_X6Y2           FDRE                                         r  ctr/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.518    14.923    ctr/CLK
    SLICE_X6Y2           FDRE                                         r  ctr/M_ctr_q_reg[10]/C
                         clock pessimism              0.272    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X6Y2           FDRE (Setup_fdre_C_D)        0.077    15.237    ctr/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                         -10.031    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.221ns  (required time - arrival time)
  Source:                 ctr/M_ctr_q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr/M_ctr_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.838ns  (logic 1.241ns (25.653%)  route 3.597ns (74.347%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.635     5.219    ctr/CLK
    SLICE_X5Y4           FDRE                                         r  ctr/M_ctr_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.456     5.675 f  ctr/M_ctr_q_reg[25]/Q
                         net (fo=14, routed)          1.028     6.703    ctr/M_ctr_q__0[25]
    SLICE_X6Y5           LUT4 (Prop_lut4_I2_O)        0.156     6.859 r  ctr/M_ctr_q[37]_i_7/O
                         net (fo=1, routed)           0.726     7.585    ctr/M_ctr_q[37]_i_7_n_0
    SLICE_X5Y3           LUT6 (Prop_lut6_I0_O)        0.355     7.940 f  ctr/M_ctr_q[37]_i_3/O
                         net (fo=1, routed)           0.788     8.728    ctr/M_ctr_q[37]_i_3_n_0
    SLICE_X8Y4           LUT6 (Prop_lut6_I0_O)        0.124     8.852 f  ctr/M_ctr_q[37]_i_2/O
                         net (fo=37, routed)          1.055     9.907    ctr/M_ctr_q[37]_i_2_n_0
    SLICE_X6Y2           LUT2 (Prop_lut2_I1_O)        0.150    10.057 r  ctr/M_ctr_q[17]_i_1/O
                         net (fo=1, routed)           0.000    10.057    ctr/M_ctr_d[17]
    SLICE_X6Y2           FDRE                                         r  ctr/M_ctr_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.518    14.923    ctr/CLK
    SLICE_X6Y2           FDRE                                         r  ctr/M_ctr_q_reg[17]/C
                         clock pessimism              0.272    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X6Y2           FDRE (Setup_fdre_C_D)        0.118    15.278    ctr/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                         -10.057    
  -------------------------------------------------------------------
                         slack                                  5.221    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.314%)  route 0.190ns (53.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.596     1.540    reset_cond/CLK
    SLICE_X2Y0           FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDSE (Prop_fdse_C_Q)         0.164     1.704 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.190     1.894    reset_cond/M_stage_d[2]
    SLICE_X2Y0           FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.867     2.057    reset_cond/CLK
    SLICE_X2Y0           FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.517     1.540    
    SLICE_X2Y0           FDSE (Hold_fdse_C_D)         0.086     1.626    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.512%)  route 0.285ns (63.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.596     1.540    reset_cond/CLK
    SLICE_X2Y0           FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDSE (Prop_fdse_C_Q)         0.164     1.704 r  reset_cond/M_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.285     1.989    reset_cond/M_stage_d[3]
    SLICE_X2Y1           FDSE                                         r  reset_cond/M_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.867     2.057    reset_cond/CLK
    SLICE_X2Y1           FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
                         clock pessimism             -0.501     1.556    
    SLICE_X2Y1           FDSE (Hold_fdse_C_D)         0.089     1.645    reset_cond/M_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.495%)  route 0.285ns (63.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.596     1.540    reset_cond/CLK
    SLICE_X2Y0           FDSE                                         r  reset_cond/M_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDSE (Prop_fdse_C_Q)         0.164     1.704 r  reset_cond/M_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.285     1.989    reset_cond/M_stage_d[1]
    SLICE_X2Y0           FDSE                                         r  reset_cond/M_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.867     2.057    reset_cond/CLK
    SLICE_X2Y0           FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
                         clock pessimism             -0.517     1.540    
    SLICE_X2Y0           FDSE (Hold_fdse_C_D)         0.088     1.628    reset_cond/M_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 seg/ctr/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.185ns (32.185%)  route 0.390ns (67.815%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.596     1.540    seg/ctr/CLK
    SLICE_X3Y1           FDRE                                         r  seg/ctr/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.141     1.681 f  seg/ctr/M_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.390     2.070    seg/ctr/M_ctr_q[0]
    SLICE_X3Y1           LUT1 (Prop_lut1_I0_O)        0.044     2.114 r  seg/ctr/M_ctr_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.114    seg/ctr/M_ctr_d[0]
    SLICE_X3Y1           FDRE                                         r  seg/ctr/M_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.867     2.057    seg/ctr/CLK
    SLICE_X3Y1           FDRE                                         r  seg/ctr/M_ctr_q_reg[0]/C
                         clock pessimism             -0.517     1.540    
    SLICE_X3Y1           FDRE (Hold_fdre_C_D)         0.105     1.645    seg/ctr/M_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 ctr/M_ctr_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr/M_ctr_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.381ns (62.585%)  route 0.228ns (37.415%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.593     1.537    ctr/CLK
    SLICE_X6Y5           FDRE                                         r  ctr/M_ctr_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDRE (Prop_fdre_C_Q)         0.164     1.701 r  ctr/M_ctr_q_reg[22]/Q
                         net (fo=2, routed)           0.062     1.763    ctr/M_ctr_q__0[22]
    SLICE_X7Y5           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.873 r  ctr/M_ctr_d0_carry__4/O[1]
                         net (fo=1, routed)           0.166     2.038    ctr/M_ctr_d0_carry__4_n_6
    SLICE_X6Y5           LUT2 (Prop_lut2_I0_O)        0.107     2.145 r  ctr/M_ctr_q[22]_i_1/O
                         net (fo=1, routed)           0.000     2.145    ctr/M_ctr_d[22]
    SLICE_X6Y5           FDRE                                         r  ctr/M_ctr_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.864     2.054    ctr/CLK
    SLICE_X6Y5           FDRE                                         r  ctr/M_ctr_q_reg[22]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X6Y5           FDRE (Hold_fdre_C_D)         0.121     1.658    ctr/M_ctr_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 seg/ctr/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.277ns (45.321%)  route 0.334ns (54.679%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.596     1.540    seg/ctr/CLK
    SLICE_X3Y0           FDRE                                         r  seg/ctr/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.128     1.668 f  seg/ctr/M_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.216     1.884    seg/ctr/M_ctr_q[5]
    SLICE_X3Y1           LUT6 (Prop_lut6_I2_O)        0.098     1.982 f  seg/ctr/M_ctr_q[17]_i_2/O
                         net (fo=17, routed)          0.118     2.100    seg/ctr/M_ctr_q[17]_i_2_n_0
    SLICE_X3Y1           LUT2 (Prop_lut2_I1_O)        0.051     2.151 r  seg/ctr/M_ctr_q[8]_i_1__0/O
                         net (fo=1, routed)           0.000     2.151    seg/ctr/M_ctr_d[8]
    SLICE_X3Y1           FDRE                                         r  seg/ctr/M_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.867     2.057    seg/ctr/CLK
    SLICE_X3Y1           FDRE                                         r  seg/ctr/M_ctr_q_reg[8]/C
                         clock pessimism             -0.501     1.556    
    SLICE_X3Y1           FDRE (Hold_fdre_C_D)         0.107     1.663    seg/ctr/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 ctr/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.383ns (62.869%)  route 0.226ns (37.131%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.593     1.537    ctr/CLK
    SLICE_X6Y4           FDRE                                         r  ctr/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.164     1.701 r  ctr/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.060     1.761    ctr/M_ctr_q__0[19]
    SLICE_X7Y4           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.872 r  ctr/M_ctr_d0_carry__3/O[2]
                         net (fo=1, routed)           0.166     2.038    ctr/M_ctr_d0_carry__3_n_5
    SLICE_X6Y4           LUT2 (Prop_lut2_I0_O)        0.108     2.146 r  ctr/M_ctr_q[19]_i_1/O
                         net (fo=1, routed)           0.000     2.146    ctr/M_ctr_d[19]
    SLICE_X6Y4           FDRE                                         r  ctr/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.864     2.054    ctr/CLK
    SLICE_X6Y4           FDRE                                         r  ctr/M_ctr_q_reg[19]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X6Y4           FDRE (Hold_fdre_C_D)         0.121     1.658    ctr/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 seg/ctr/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.359ns (61.211%)  route 0.227ns (38.789%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.596     1.540    seg/ctr/CLK
    SLICE_X3Y2           FDRE                                         r  seg/ctr/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.141     1.681 r  seg/ctr/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.066     1.747    seg/ctr/M_ctr_q[11]
    SLICE_X2Y2           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.857 r  seg/ctr/M_ctr_d0_carry__1/O[2]
                         net (fo=1, routed)           0.161     2.018    seg/ctr/data0[11]
    SLICE_X3Y2           LUT2 (Prop_lut2_I0_O)        0.108     2.126 r  seg/ctr/M_ctr_q[11]_i_1__0/O
                         net (fo=1, routed)           0.000     2.126    seg/ctr/M_ctr_d[11]
    SLICE_X3Y2           FDRE                                         r  seg/ctr/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.867     2.057    seg/ctr/CLK
    SLICE_X3Y2           FDRE                                         r  seg/ctr/M_ctr_q_reg[11]/C
                         clock pessimism             -0.517     1.540    
    SLICE_X3Y2           FDRE (Hold_fdre_C_D)         0.092     1.632    seg/ctr/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 seg/ctr/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.271ns (44.779%)  route 0.334ns (55.221%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.596     1.540    seg/ctr/CLK
    SLICE_X3Y0           FDRE                                         r  seg/ctr/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.128     1.668 f  seg/ctr/M_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.216     1.884    seg/ctr/M_ctr_q[5]
    SLICE_X3Y1           LUT6 (Prop_lut6_I2_O)        0.098     1.982 f  seg/ctr/M_ctr_q[17]_i_2/O
                         net (fo=17, routed)          0.118     2.100    seg/ctr/M_ctr_q[17]_i_2_n_0
    SLICE_X3Y1           LUT2 (Prop_lut2_I1_O)        0.045     2.145 r  seg/ctr/M_ctr_q[7]_i_1__0/O
                         net (fo=1, routed)           0.000     2.145    seg/ctr/M_ctr_d[7]
    SLICE_X3Y1           FDRE                                         r  seg/ctr/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.867     2.057    seg/ctr/CLK
    SLICE_X3Y1           FDRE                                         r  seg/ctr/M_ctr_q_reg[7]/C
                         clock pessimism             -0.501     1.556    
    SLICE_X3Y1           FDRE (Hold_fdre_C_D)         0.092     1.648    seg/ctr/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 seg/ctr/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.275ns (41.339%)  route 0.390ns (58.661%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.596     1.540    seg/ctr/CLK
    SLICE_X3Y0           FDRE                                         r  seg/ctr/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.128     1.668 f  seg/ctr/M_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.216     1.884    seg/ctr/M_ctr_q[5]
    SLICE_X3Y1           LUT6 (Prop_lut6_I2_O)        0.098     1.982 f  seg/ctr/M_ctr_q[17]_i_2/O
                         net (fo=17, routed)          0.174     2.156    seg/ctr/M_ctr_q[17]_i_2_n_0
    SLICE_X3Y1           LUT2 (Prop_lut2_I1_O)        0.049     2.205 r  seg/ctr/M_ctr_q[9]_i_1__0/O
                         net (fo=1, routed)           0.000     2.205    seg/ctr/M_ctr_d[9]
    SLICE_X3Y1           FDRE                                         r  seg/ctr/M_ctr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.867     2.057    seg/ctr/CLK
    SLICE_X3Y1           FDRE                                         r  seg/ctr/M_ctr_q_reg[9]/C
                         clock pessimism             -0.501     1.556    
    SLICE_X3Y1           FDRE (Hold_fdre_C_D)         0.107     1.663    seg/ctr/M_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.542    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y5     ctr/M_ctr_q_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y5     ctr/M_ctr_q_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y5     ctr/M_ctr_q_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y3     ctr/M_ctr_q_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y4     ctr/M_ctr_q_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y4     ctr/M_ctr_q_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y3     ctr/M_ctr_q_reg[27]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y5     ctr/M_ctr_q_reg[28]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y3     ctr/M_ctr_q_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y3     ctr/M_ctr_q_reg[33]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y3     ctr/M_ctr_q_reg[34]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y3     ctr/M_ctr_q_reg[35]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y3     ctr/M_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y1     seg/ctr/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y2     seg/ctr/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y2     seg/ctr/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y2     seg/ctr/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y3     seg/ctr/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y3     ctr/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y3     ctr/M_ctr_q_reg[33]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y3     ctr/M_ctr_q_reg[34]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y3     ctr/M_ctr_q_reg[35]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y3     ctr/M_ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y1     seg/ctr/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y2     seg/ctr/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y2     seg/ctr/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y2     seg/ctr/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y3     seg/ctr/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y3     ctr/M_ctr_q_reg[12]/C



