/* Generated by Yosys 0.16+31 (git sha1 81edda473, clang 6.0.0-1ubuntu2 -fPIC -Os) */

(* cells_not_processed =  1  *)
(* src = "../vtr/verilog/stereovision3.v:6.1-1051.10" *)
module stereovision3_no_mem(tm3_clk_v0, tm3_clk_v2, tm3_vidin_llc, tm3_vidin_vs, tm3_vidin_href, tm3_vidin_cref, tm3_vidin_rts0, tm3_vidin_vpo, tm3_vidin_sda, tm3_vidin_scl, vidin_new_data, vidin_rgb_reg, vidin_addr_reg);
  (* src = "../vtr/verilog/stereovision3.v:124.4-139.7" *)
  wire _0000_;
  (* src = "../vtr/verilog/stereovision3.v:124.4-139.7" *)
  wire _0001_;
  (* src = "../vtr/verilog/stereovision3.v:124.4-139.7" *)
  wire _0002_;
  (* src = "../vtr/verilog/stereovision3.v:83.4-122.7" *)
  wire [9:0] _0003_;
  (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *)
  wire _0004_;
  (* src = "../vtr/verilog/stereovision3.v:1022.4-1050.7" *)
  wire [6:0] _0005_;
  (* src = "../vtr/verilog/stereovision3.v:141.4-638.7" *)
  wire _0006_;
  (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *)
  wire [7:0] _0007_;
  (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *)
  wire [7:0] _0008_;
  (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *)
  wire [4:0] _0009_;
  (* src = "../vtr/verilog/stereovision3.v:1022.4-1050.7" *)
  wire [4:0] _0010_;
  (* src = "../vtr/verilog/stereovision3.v:1022.4-1050.7" *)
  wire _0011_;
  (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *)
  wire _0012_;
  (* src = "../vtr/verilog/stereovision3.v:1022.4-1050.7" *)
  wire _0013_;
  (* src = "../vtr/verilog/stereovision3.v:1022.4-1050.7" *)
  wire _0014_;
  (* src = "../vtr/verilog/stereovision3.v:141.4-638.7" *)
  wire _0015_;
  (* src = "../vtr/verilog/stereovision3.v:141.4-638.7" *)
  wire _0016_;
  (* src = "../vtr/verilog/stereovision3.v:83.4-122.7" *)
  wire [7:0] _0017_;
  (* src = "../vtr/verilog/stereovision3.v:83.4-122.7" *)
  wire [18:0] _0018_;
  (* src = "../vtr/verilog/stereovision3.v:124.4-139.7" *)
  wire [18:0] _0019_;
  (* src = "../vtr/verilog/stereovision3.v:124.4-139.7" *)
  wire _0020_;
  (* src = "../vtr/verilog/stereovision3.v:83.4-122.7" *)
  wire [23:0] _0021_;
  (* src = "../vtr/verilog/stereovision3.v:83.4-122.7" *)
  wire [23:0] _0022_;
  (* src = "../vtr/verilog/stereovision3.v:124.4-139.7" *)
  wire [7:0] _0023_;
  (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *)
  wire [4:0] _0024_;
  (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *)
  wire [4:0] _0025_;
  (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *)
  wire [4:0] _0026_;
  (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *)
  wire [4:0] _0027_;
  (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *)
  wire [4:0] _0028_;
  (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *)
  wire [4:0] _0029_;
  (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *)
  wire [4:0] _0030_;
  (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *)
  wire [4:0] _0031_;
  (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *)
  wire [4:0] _0032_;
  (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *)
  wire [4:0] _0033_;
  (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *)
  wire _0034_;
  (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *)
  wire [7:0] _0035_;
  (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *)
  wire [7:0] _0036_;
  (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *)
  wire [4:0] _0037_;
  (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *)
  wire _0038_;
  (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *)
  wire [4:0] _0039_;
  (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *)
  wire [4:0] _0040_;
  (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *)
  wire [4:0] _0041_;
  (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *)
  wire [4:0] _0042_;
  (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *)
  wire [4:0] _0043_;
  (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *)
  wire [4:0] _0044_;
  (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *)
  wire [4:0] _0045_;
  (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *)
  wire [4:0] _0046_;
  (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *)
  wire [4:0] _0047_;
  (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *)
  wire [4:0] _0048_;
  (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *)
  wire [4:0] _0049_;
  (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *)
  wire [4:0] _0050_;
  (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *)
  wire [4:0] _0051_;
  (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *)
  wire [4:0] _0052_;
  (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *)
  wire [4:0] _0053_;
  (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *)
  wire [4:0] _0054_;
  (* src = "../vtr/verilog/stereovision3.v:104.24-104.32" *)
  wire [31:0] _0055_;
  (* src = "../vtr/verilog/stereovision3.v:1044.26-1044.39" *)
  wire [31:0] _0056_;
  (* src = "../vtr/verilog/stereovision3.v:93.25-93.34" *)
  wire [31:0] _0057_;
  (* src = "../vtr/verilog/stereovision3.v:102.17-102.69" *)
  wire _0058_;
  (* src = "../vtr/verilog/stereovision3.v:1034.19-1034.60" *)
  wire _0059_;
  (* src = "../vtr/verilog/stereovision3.v:129.14-129.47" *)
  wire _0060_;
  (* src = "../vtr/verilog/stereovision3.v:129.14-129.81" *)
  wire _0061_;
  (* src = "../vtr/verilog/stereovision3.v:129.14-129.114" *)
  wire _0062_;
  wire _0063_;
  wire _0064_;
  wire _0065_;
  wire _0066_;
  wire _0067_;
  wire _0068_;
  wire _0069_;
  wire _0070_;
  wire _0071_;
  wire _0072_;
  wire _0073_;
  wire _0074_;
  wire _0075_;
  wire _0076_;
  wire _0077_;
  wire _0078_;
  wire _0079_;
  wire _0080_;
  wire _0081_;
  wire _0082_;
  wire _0083_;
  wire _0084_;
  wire _0085_;
  wire _0086_;
  wire _0087_;
  wire _0088_;
  wire _0089_;
  wire _0090_;
  wire _0091_;
  wire _0092_;
  wire _0093_;
  wire _0094_;
  wire _0095_;
  wire _0096_;
  wire _0097_;
  wire _0098_;
  wire _0099_;
  wire _0100_;
  wire _0101_;
  wire _0102_;
  wire _0103_;
  wire _0104_;
  wire _0105_;
  wire _0106_;
  wire _0107_;
  wire _0108_;
  wire _0109_;
  wire _0110_;
  wire _0111_;
  wire _0112_;
  wire _0113_;
  wire _0114_;
  wire _0115_;
  wire _0116_;
  wire _0117_;
  wire _0118_;
  wire _0119_;
  wire _0120_;
  wire _0121_;
  wire _0122_;
  wire _0123_;
  wire _0124_;
  wire _0125_;
  wire _0126_;
  wire _0127_;
  wire _0128_;
  wire _0129_;
  wire _0130_;
  wire _0131_;
  wire _0132_;
  wire _0133_;
  wire _0134_;
  wire _0135_;
  wire _0136_;
  wire _0137_;
  wire _0138_;
  wire _0139_;
  wire _0140_;
  wire _0141_;
  wire _0142_;
  wire _0143_;
  wire _0144_;
  wire _0145_;
  wire _0146_;
  wire _0147_;
  wire _0148_;
  wire _0149_;
  wire _0150_;
  wire _0151_;
  wire _0152_;
  wire _0153_;
  wire _0154_;
  wire _0155_;
  wire _0156_;
  wire _0157_;
  wire _0158_;
  wire _0159_;
  wire _0160_;
  wire _0161_;
  wire _0162_;
  wire _0163_;
  wire _0164_;
  wire _0165_;
  wire _0166_;
  wire _0167_;
  wire _0168_;
  wire _0169_;
  wire _0170_;
  wire _0171_;
  wire _0172_;
  wire _0173_;
  wire _0174_;
  wire _0175_;
  wire _0176_;
  wire _0177_;
  wire _0178_;
  wire _0179_;
  wire _0180_;
  wire _0181_;
  wire _0182_;
  wire _0183_;
  wire _0184_;
  wire _0185_;
  wire _0186_;
  wire _0187_;
  wire _0188_;
  wire _0189_;
  wire _0190_;
  wire _0191_;
  wire _0192_;
  wire _0193_;
  wire _0194_;
  wire _0195_;
  wire _0196_;
  wire _0197_;
  wire _0198_;
  wire _0199_;
  wire _0200_;
  wire _0201_;
  wire _0202_;
  wire _0203_;
  wire _0204_;
  wire _0205_;
  wire _0206_;
  wire _0207_;
  wire _0208_;
  wire _0209_;
  wire _0210_;
  wire _0211_;
  wire _0212_;
  wire _0213_;
  wire _0214_;
  wire _0215_;
  wire _0216_;
  wire _0217_;
  wire _0218_;
  wire _0219_;
  wire _0220_;
  wire _0221_;
  wire _0222_;
  wire _0223_;
  wire _0224_;
  wire _0225_;
  wire _0226_;
  wire _0227_;
  wire _0228_;
  wire _0229_;
  wire _0230_;
  wire _0231_;
  wire _0232_;
  wire _0233_;
  wire _0234_;
  wire _0235_;
  wire _0236_;
  wire _0237_;
  wire _0238_;
  wire _0239_;
  wire _0240_;
  wire _0241_;
  wire _0242_;
  wire _0243_;
  wire _0244_;
  wire _0245_;
  wire _0246_;
  wire _0247_;
  wire _0248_;
  wire _0249_;
  wire _0250_;
  wire _0251_;
  wire _0252_;
  wire _0253_;
  wire _0254_;
  wire _0255_;
  wire _0256_;
  wire _0257_;
  wire _0258_;
  wire _0259_;
  wire _0260_;
  wire _0261_;
  wire _0262_;
  wire _0263_;
  wire _0264_;
  wire _0265_;
  wire _0266_;
  wire _0267_;
  wire _0268_;
  wire _0269_;
  wire _0270_;
  wire _0271_;
  wire _0272_;
  wire _0273_;
  wire _0274_;
  wire _0275_;
  wire _0276_;
  wire _0277_;
  wire _0278_;
  wire _0279_;
  wire _0280_;
  wire _0281_;
  wire _0282_;
  wire _0283_;
  wire _0284_;
  wire _0285_;
  wire _0286_;
  wire _0287_;
  wire _0288_;
  wire _0289_;
  wire _0290_;
  wire _0291_;
  wire _0292_;
  wire _0293_;
  wire _0294_;
  wire _0295_;
  wire _0296_;
  wire _0297_;
  wire _0298_;
  wire _0299_;
  wire _0300_;
  wire _0301_;
  wire _0302_;
  wire _0303_;
  wire _0304_;
  wire _0305_;
  wire _0306_;
  wire _0307_;
  wire _0308_;
  wire _0309_;
  wire _0310_;
  wire _0311_;
  wire _0312_;
  wire _0313_;
  wire _0314_;
  wire _0315_;
  wire _0316_;
  wire _0317_;
  wire _0318_;
  wire _0319_;
  wire _0320_;
  wire _0321_;
  wire _0322_;
  wire _0323_;
  wire _0324_;
  wire _0325_;
  wire _0326_;
  wire _0327_;
  wire _0328_;
  wire _0329_;
  wire _0330_;
  wire _0331_;
  wire _0332_;
  wire _0333_;
  wire _0334_;
  wire _0335_;
  wire _0336_;
  wire _0337_;
  wire _0338_;
  wire _0339_;
  wire _0340_;
  wire _0341_;
  wire _0342_;
  wire _0343_;
  wire _0344_;
  wire _0345_;
  wire _0346_;
  wire _0347_;
  wire _0348_;
  wire _0349_;
  wire _0350_;
  wire _0351_;
  wire _0352_;
  wire _0353_;
  wire _0354_;
  wire _0355_;
  wire _0356_;
  wire _0357_;
  wire _0358_;
  wire _0359_;
  wire _0360_;
  wire _0361_;
  wire _0362_;
  wire _0363_;
  wire _0364_;
  wire _0365_;
  wire _0366_;
  wire _0367_;
  wire _0368_;
  wire _0369_;
  wire _0370_;
  wire _0371_;
  wire _0372_;
  wire _0373_;
  wire _0374_;
  wire _0375_;
  wire _0376_;
  wire _0377_;
  wire _0378_;
  wire _0379_;
  wire _0380_;
  wire _0381_;
  wire _0382_;
  wire _0383_;
  wire _0384_;
  wire _0385_;
  wire _0386_;
  wire _0387_;
  wire _0388_;
  wire _0389_;
  wire _0390_;
  wire _0391_;
  wire _0392_;
  wire _0393_;
  wire _0394_;
  wire _0395_;
  wire _0396_;
  wire _0397_;
  wire _0398_;
  wire _0399_;
  (* src = "../vtr/verilog/stereovision3.v:1003.26-1003.42" *)
  wire _0400_;
  (* src = "../vtr/verilog/stereovision3.v:102.18-102.40" *)
  wire _0401_;
  (* src = "../vtr/verilog/stereovision3.v:1024.14-1024.30" *)
  wire _0402_;
  (* src = "../vtr/verilog/stereovision3.v:1030.14-1030.25" *)
  wire _0403_;
  (* src = "../vtr/verilog/stereovision3.v:1034.20-1034.37" *)
  wire _0404_;
  (* src = "../vtr/verilog/stereovision3.v:1034.42-1034.59" *)
  wire _0405_;
  (* src = "../vtr/verilog/stereovision3.v:1042.14-1042.30" *)
  wire _0406_;
  (* src = "../vtr/verilog/stereovision3.v:1046.19-1046.36" *)
  wire _0407_;
  (* src = "../vtr/verilog/stereovision3.v:107.14-107.36" *)
  wire _0408_;
  (* src = "../vtr/verilog/stereovision3.v:129.15-129.28" *)
  wire _0409_;
  (* src = "../vtr/verilog/stereovision3.v:129.33-129.46" *)
  wire _0410_;
  (* src = "../vtr/verilog/stereovision3.v:129.51-129.80" *)
  wire _0411_;
  (* src = "../vtr/verilog/stereovision3.v:129.85-129.113" *)
  wire _0412_;
  (* src = "../vtr/verilog/stereovision3.v:649.26-649.42" *)
  wire _0413_;
  (* src = "../vtr/verilog/stereovision3.v:664.26-664.42" *)
  wire _0414_;
  (* src = "../vtr/verilog/stereovision3.v:678.26-678.42" *)
  wire _0415_;
  (* src = "../vtr/verilog/stereovision3.v:692.26-692.42" *)
  wire _0416_;
  (* src = "../vtr/verilog/stereovision3.v:706.26-706.42" *)
  wire _0417_;
  (* src = "../vtr/verilog/stereovision3.v:720.26-720.42" *)
  wire _0418_;
  (* src = "../vtr/verilog/stereovision3.v:735.26-735.42" *)
  wire _0419_;
  (* src = "../vtr/verilog/stereovision3.v:749.26-749.42" *)
  wire _0420_;
  (* src = "../vtr/verilog/stereovision3.v:763.26-763.42" *)
  wire _0421_;
  (* src = "../vtr/verilog/stereovision3.v:777.26-777.42" *)
  wire _0422_;
  (* src = "../vtr/verilog/stereovision3.v:791.26-791.42" *)
  wire _0423_;
  (* src = "../vtr/verilog/stereovision3.v:806.26-806.42" *)
  wire _0424_;
  (* src = "../vtr/verilog/stereovision3.v:820.26-820.42" *)
  wire _0425_;
  (* src = "../vtr/verilog/stereovision3.v:834.26-834.42" *)
  wire _0426_;
  (* src = "../vtr/verilog/stereovision3.v:848.26-848.42" *)
  wire _0427_;
  (* src = "../vtr/verilog/stereovision3.v:85.14-85.36" *)
  wire _0428_;
  (* src = "../vtr/verilog/stereovision3.v:862.26-862.42" *)
  wire _0429_;
  (* src = "../vtr/verilog/stereovision3.v:877.26-877.42" *)
  wire _0430_;
  (* src = "../vtr/verilog/stereovision3.v:891.26-891.42" *)
  wire _0431_;
  (* src = "../vtr/verilog/stereovision3.v:905.26-905.42" *)
  wire _0432_;
  (* src = "../vtr/verilog/stereovision3.v:91.17-91.39" *)
  wire _0433_;
  (* src = "../vtr/verilog/stereovision3.v:919.26-919.42" *)
  wire _0434_;
  (* src = "../vtr/verilog/stereovision3.v:933.26-933.42" *)
  wire _0435_;
  (* src = "../vtr/verilog/stereovision3.v:947.26-947.42" *)
  wire _0436_;
  (* src = "../vtr/verilog/stereovision3.v:96.14-96.34" *)
  wire _0437_;
  (* src = "../vtr/verilog/stereovision3.v:961.26-961.42" *)
  wire _0438_;
  (* src = "../vtr/verilog/stereovision3.v:975.26-975.42" *)
  wire _0439_;
  (* src = "../vtr/verilog/stereovision3.v:989.26-989.42" *)
  wire _0440_;
  (* src = "../vtr/verilog/stereovision3.v:102.45-102.68" *)
  wire _0441_;
  wire _0442_;
  wire [4:0] _0443_;
  wire _0444_;
  wire [4:0] _0445_;
  wire _0446_;
  wire [4:0] _0447_;
  wire _0448_;
  wire [4:0] _0449_;
  wire _0450_;
  wire [4:0] _0451_;
  wire _0452_;
  wire [4:0] _0453_;
  wire _0454_;
  wire [4:0] _0455_;
  wire _0456_;
  wire [4:0] _0457_;
  wire _0458_;
  wire [4:0] _0459_;
  wire _0460_;
  wire [4:0] _0461_;
  wire _0462_;
  wire [4:0] _0463_;
  wire _0464_;
  wire [4:0] _0465_;
  wire _0466_;
  wire [4:0] _0467_;
  wire _0468_;
  wire [4:0] _0469_;
  wire _0470_;
  wire [4:0] _0471_;
  wire _0472_;
  wire [4:0] _0473_;
  wire _0474_;
  wire [4:0] _0475_;
  wire _0476_;
  wire [4:0] _0477_;
  wire _0478_;
  wire [4:0] _0479_;
  wire _0480_;
  wire [4:0] _0481_;
  wire _0482_;
  wire [4:0] _0483_;
  wire _0484_;
  wire [4:0] _0485_;
  wire _0486_;
  wire [4:0] _0487_;
  wire _0488_;
  wire [4:0] _0489_;
  wire _0490_;
  wire [4:0] _0491_;
  wire _0492_;
  wire [4:0] _0493_;
  wire _0494_;
  wire [4:0] _0495_;
  wire _0496_;
  wire [4:0] _0497_;
  wire _0498_;
  wire [4:0] _0499_;
  wire _0500_;
  wire [4:0] _0501_;
  wire _0502_;
  wire [4:0] _0503_;
  wire _0504_;
  wire [4:0] _0505_;
  wire _0506_;
  wire [4:0] _0507_;
  wire _0508_;
  wire [4:0] _0509_;
  wire _0510_;
  wire [4:0] _0511_;
  wire _0512_;
  wire [4:0] _0513_;
  wire _0514_;
  wire [4:0] _0515_;
  wire _0516_;
  wire [4:0] _0517_;
  wire _0518_;
  wire [4:0] _0519_;
  wire _0520_;
  wire [4:0] _0521_;
  wire _0522_;
  wire [4:0] _0523_;
  wire _0524_;
  wire [4:0] _0525_;
  wire _0526_;
  wire [4:0] _0527_;
  wire _0528_;
  wire [4:0] _0529_;
  wire _0530_;
  wire [4:0] _0531_;
  wire _0532_;
  wire [4:0] _0533_;
  wire _0534_;
  wire _0535_;
  wire [4:0] _0536_;
  wire _0537_;
  wire _0538_;
  wire _0539_;
  wire _0540_;
  wire _0541_;
  wire _0542_;
  wire _0543_;
  wire _0544_;
  wire _0545_;
  wire _0546_;
  wire _0547_;
  wire _0548_;
  wire _0549_;
  wire _0550_;
  wire _0551_;
  wire _0552_;
  wire _0553_;
  wire _0554_;
  wire _0555_;
  wire _0556_;
  wire _0557_;
  wire _0558_;
  wire _0559_;
  wire _0560_;
  wire _0561_;
  wire _0562_;
  wire _0563_;
  wire _0564_;
  wire _0565_;
  wire _0566_;
  wire [4:0] _0567_;
  wire _0568_;
  wire _0569_;
  wire _0570_;
  wire _0571_;
  wire _0572_;
  wire _0573_;
  wire _0574_;
  wire _0575_;
  wire _0576_;
  wire _0577_;
  wire _0578_;
  wire _0579_;
  wire _0580_;
  wire _0581_;
  wire _0582_;
  wire _0583_;
  wire _0584_;
  wire _0585_;
  wire _0586_;
  wire _0587_;
  wire _0588_;
  wire [6:0] _0589_;
  wire _0590_;
  wire _0591_;
  wire _0592_;
  wire _0593_;
  wire [7:0] _0594_;
  wire _0595_;
  wire _0596_;
  wire _0597_;
  wire _0598_;
  wire _0599_;
  wire _0600_;
  wire _0601_;
  wire _0602_;
  wire _0603_;
  wire _0604_;
  wire _0605_;
  wire _0606_;
  wire _0607_;
  wire _0608_;
  wire _0609_;
  wire _0610_;
  wire _0611_;
  wire _0612_;
  wire _0613_;
  wire _0614_;
  wire _0615_;
  wire _0616_;
  wire _0617_;
  wire _0618_;
  wire _0619_;
  wire [6:0] _0620_;
  wire _0621_;
  wire _0622_;
  wire _0623_;
  wire [7:0] _0624_;
  wire _0625_;
  wire _0626_;
  wire _0627_;
  wire _0628_;
  wire _0629_;
  wire _0630_;
  wire _0631_;
  wire _0632_;
  wire _0633_;
  wire _0634_;
  wire _0635_;
  wire _0636_;
  wire _0637_;
  wire _0638_;
  wire _0639_;
  wire _0640_;
  wire _0641_;
  wire _0642_;
  wire _0643_;
  wire _0644_;
  wire _0645_;
  wire _0646_;
  wire _0647_;
  wire _0648_;
  wire _0649_;
  wire _0650_;
  wire _0651_;
  wire _0652_;
  wire _0653_;
  wire _0654_;
  wire _0655_;
  wire _0656_;
  wire _0657_;
  wire _0658_;
  wire _0659_;
  wire _0660_;
  wire _0661_;
  wire _0662_;
  wire [4:0] _0663_;
  wire _0664_;
  wire _0665_;
  wire _0666_;
  wire _0667_;
  wire _0668_;
  wire _0669_;
  wire _0670_;
  wire _0671_;
  wire _0672_;
  wire _0673_;
  wire _0674_;
  wire _0675_;
  wire _0676_;
  wire _0677_;
  wire _0678_;
  wire _0679_;
  wire _0680_;
  wire _0681_;
  wire _0682_;
  wire _0683_;
  wire _0684_;
  wire [4:0] _0685_;
  wire _0686_;
  wire _0687_;
  wire _0688_;
  wire _0689_;
  wire _0690_;
  wire _0691_;
  wire _0692_;
  wire _0693_;
  wire _0694_;
  wire _0695_;
  wire _0696_;
  wire _0697_;
  wire _0698_;
  wire _0699_;
  wire _0700_;
  wire _0701_;
  wire _0702_;
  wire _0703_;
  wire _0704_;
  wire _0705_;
  wire _0706_;
  wire _0707_;
  wire _0708_;
  wire _0709_;
  wire _0710_;
  wire _0711_;
  wire _0712_;
  wire _0713_;
  wire _0714_;
  wire _0715_;
  wire _0716_;
  wire _0717_;
  wire _0718_;
  wire _0719_;
  wire _0720_;
  wire _0721_;
  wire _0722_;
  wire _0723_;
  wire _0724_;
  wire _0725_;
  wire _0726_;
  wire _0727_;
  wire _0728_;
  wire _0729_;
  wire _0730_;
  wire _0731_;
  wire _0732_;
  wire _0733_;
  wire _0734_;
  wire _0735_;
  wire _0736_;
  wire _0737_;
  wire _0738_;
  wire _0739_;
  wire _0740_;
  wire _0741_;
  wire _0742_;
  wire _0743_;
  wire _0744_;
  wire [4:0] _0745_;
  wire _0746_;
  wire _0747_;
  wire _0748_;
  wire _0749_;
  wire _0750_;
  wire _0751_;
  wire _0752_;
  wire _0753_;
  wire _0754_;
  wire _0755_;
  wire _0756_;
  wire _0757_;
  wire _0758_;
  wire _0759_;
  wire _0760_;
  wire _0761_;
  wire _0762_;
  wire _0763_;
  wire _0764_;
  wire _0765_;
  wire _0766_;
  wire [4:0] _0767_;
  wire _0768_;
  wire _0769_;
  wire _0770_;
  wire _0771_;
  wire _0772_;
  wire _0773_;
  wire _0774_;
  wire _0775_;
  wire _0776_;
  wire _0777_;
  wire _0778_;
  wire _0779_;
  wire _0780_;
  wire _0781_;
  wire _0782_;
  wire _0783_;
  wire _0784_;
  wire _0785_;
  wire _0786_;
  wire _0787_;
  wire _0788_;
  wire _0789_;
  wire _0790_;
  wire _0791_;
  wire _0792_;
  wire _0793_;
  wire _0794_;
  wire _0795_;
  wire _0796_;
  wire _0797_;
  wire _0798_;
  wire _0799_;
  wire _0800_;
  wire _0801_;
  wire _0802_;
  wire _0803_;
  wire _0804_;
  wire _0805_;
  wire _0806_;
  wire _0807_;
  wire _0808_;
  wire _0809_;
  wire _0810_;
  wire _0811_;
  wire _0812_;
  wire _0813_;
  wire _0814_;
  wire _0815_;
  wire _0816_;
  wire _0817_;
  wire _0818_;
  wire _0819_;
  wire _0820_;
  wire _0821_;
  wire _0822_;
  wire _0823_;
  wire _0824_;
  wire _0825_;
  wire _0826_;
  wire _0827_;
  wire _0828_;
  wire _0829_;
  wire _0830_;
  wire _0831_;
  wire _0832_;
  wire _0833_;
  wire _0834_;
  wire _0835_;
  wire _0836_;
  wire [4:0] _0837_;
  wire _0838_;
  wire _0839_;
  wire _0840_;
  wire _0841_;
  wire _0842_;
  wire _0843_;
  wire _0844_;
  wire _0845_;
  wire _0846_;
  wire _0847_;
  wire _0848_;
  wire _0849_;
  wire _0850_;
  wire _0851_;
  wire _0852_;
  wire _0853_;
  wire _0854_;
  wire _0855_;
  wire _0856_;
  wire _0857_;
  wire _0858_;
  wire [4:0] _0859_;
  wire _0860_;
  wire _0861_;
  wire _0862_;
  wire _0863_;
  wire _0864_;
  wire _0865_;
  wire _0866_;
  wire _0867_;
  wire _0868_;
  wire _0869_;
  wire _0870_;
  wire _0871_;
  wire _0872_;
  wire _0873_;
  wire _0874_;
  wire _0875_;
  wire _0876_;
  wire [18:0] _0877_;
  wire _0878_;
  wire [7:0] _0879_;
  wire _0880_;
  wire [4:0] _0881_;
  wire _0882_;
  wire [2:0] _0883_;
  wire _0884_;
  wire [1:0] _0885_;
  wire _0886_;
  wire [2:0] _0887_;
  wire _0888_;
  wire [2:0] _0889_;
  wire _0890_;
  wire [2:0] _0891_;
  wire _0892_;
  wire [4:0] _0893_;
  wire _0894_;
  wire [23:0] _0895_;
  wire _0896_;
  wire [18:0] _0897_;
  wire _0898_;
  wire [7:0] _0899_;
  wire _0900_;
  wire [7:0] _0901_;
  wire _0902_;
  wire [9:0] _0903_;
  wire _0904_;
  wire [9:0] _0905_;
  wire _0906_;
  wire [4:0] _0907_;
  (* src = "../vtr/verilog/stereovision3.v:32.8-32.13" *)
  reg creg1;
  (* src = "../vtr/verilog/stereovision3.v:33.8-33.13" *)
  reg creg2;
  (* src = "../vtr/verilog/stereovision3.v:34.8-34.13" *)
  reg creg3;
  (* src = "../vtr/verilog/stereovision3.v:30.13-30.18" *)
  reg [9:0] horiz;
  (* src = "../vtr/verilog/stereovision3.v:73.8-73.17" *)
  reg iic_start;
  (* src = "../vtr/verilog/stereovision3.v:71.13-71.22" *)
  reg [6:0] iic_state;
  (* src = "../vtr/verilog/stereovision3.v:72.8-72.16" *)
  reg iic_stop;
  (* src = "../vtr/verilog/stereovision3.v:67.13-67.20" *)
  reg [7:0] iicaddr;
  (* src = "../vtr/verilog/stereovision3.v:68.13-68.20" *)
  reg [7:0] iicdata;
  (* src = "../vtr/verilog/stereovision3.v:75.13-75.31" *)
  reg [4:0] reg_prog_nextstate;
  (* src = "../vtr/verilog/stereovision3.v:74.13-74.27" *)
  reg [4:0] reg_prog_state;
  (* src = "../vtr/verilog/stereovision3.v:65.8-65.11" *)
  reg rst;
  (* src = "../vtr/verilog/stereovision3.v:66.8-66.16" *)
  reg rst_done;
  (* src = "../vtr/verilog/stereovision3.v:28.8-28.17" *)
  reg temp_reg1;
  (* src = "../vtr/verilog/stereovision3.v:29.8-29.17" *)
  reg temp_reg2;
  (* src = "../vtr/verilog/stereovision3.v:8.10-8.20" *)
  input tm3_clk_v0;
  wire tm3_clk_v0;
  (* src = "../vtr/verilog/stereovision3.v:9.10-9.20" *)
  input tm3_clk_v2;
  wire tm3_clk_v2;
  (* src = "../vtr/verilog/stereovision3.v:13.10-13.24" *)
  input tm3_vidin_cref;
  wire tm3_vidin_cref;
  (* src = "../vtr/verilog/stereovision3.v:12.10-12.24" *)
  input tm3_vidin_href;
  wire tm3_vidin_href;
  (* src = "../vtr/verilog/stereovision3.v:10.10-10.23" *)
  input tm3_vidin_llc;
  wire tm3_vidin_llc;
  (* src = "../vtr/verilog/stereovision3.v:14.10-14.24" *)
  input tm3_vidin_rts0;
  wire tm3_vidin_rts0;
  (* src = "../vtr/verilog/stereovision3.v:19.11-19.24" *)
  output tm3_vidin_scl;
  reg tm3_vidin_scl;
  (* src = "../vtr/verilog/stereovision3.v:16.11-16.24" *)
  output tm3_vidin_sda;
  wire tm3_vidin_sda;
  (* src = "../vtr/verilog/stereovision3.v:18.8-18.27" *)
  reg tm3_vidin_sda_xhdl0;
  (* src = "../vtr/verilog/stereovision3.v:15.16-15.29" *)
  input [15:0] tm3_vidin_vpo;
  wire [15:0] tm3_vidin_vpo;
  (* src = "../vtr/verilog/stereovision3.v:11.10-11.22" *)
  input tm3_vidin_vs;
  wire tm3_vidin_vs;
  (* src = "../vtr/verilog/stereovision3.v:31.13-31.17" *)
  reg [7:0] vert;
  (* src = "../vtr/verilog/stereovision3.v:25.17-25.31" *)
  output [18:0] vidin_addr_reg;
  reg [18:0] vidin_addr_reg;
  (* src = "../vtr/verilog/stereovision3.v:35.14-35.29" *)
  reg [18:0] vidin_addr_reg1;
  (* src = "../vtr/verilog/stereovision3.v:21.11-21.25" *)
  output vidin_new_data;
  reg vidin_new_data;
  (* src = "../vtr/verilog/stereovision3.v:23.16-23.29" *)
  output [7:0] vidin_rgb_reg;
  reg [7:0] vidin_rgb_reg;
  (* src = "../vtr/verilog/stereovision3.v:36.14-36.28" *)
  reg [23:0] vidin_rgb_reg1;
  (* src = "../vtr/verilog/stereovision3.v:37.14-37.28" *)
  reg [23:0] vidin_rgb_reg2;
  assign _0055_ = vert + (* src = "../vtr/verilog/stereovision3.v:104.24-104.32" *) 32'd1;
  assign _0056_ = iic_state + (* src = "../vtr/verilog/stereovision3.v:1044.26-1044.39" *) 32'd1;
  assign _0057_ = horiz + (* src = "../vtr/verilog/stereovision3.v:93.25-93.34" *) 32'd1;
  assign _0058_ = _0401_ & (* src = "../vtr/verilog/stereovision3.v:102.17-102.69" *) _0441_;
  assign _0059_ = _0404_ & (* src = "../vtr/verilog/stereovision3.v:1034.19-1034.60" *) _0405_;
  assign _0060_ = _0409_ & (* src = "../vtr/verilog/stereovision3.v:129.14-129.47" *) _0410_;
  assign _0061_ = _0060_ & (* src = "../vtr/verilog/stereovision3.v:129.14-129.81" *) _0411_;
  assign _0062_ = _0061_ & (* src = "../vtr/verilog/stereovision3.v:129.14-129.114" *) _0412_;
  assign _0064_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0649_;
  assign _0065_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0648_;
  assign _0066_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0647_;
  assign _0067_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0646_;
  assign _0068_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0645_;
  assign _0069_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0644_;
  assign _0070_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0643_;
  assign _0071_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0642_;
  assign _0072_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0640_;
  assign _0073_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0639_;
  assign _0074_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0638_;
  assign _0075_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0637_;
  assign _0076_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0636_;
  assign _0077_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0635_;
  assign _0078_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0634_;
  assign _0079_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0633_;
  assign _0080_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0632_;
  assign _0081_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0631_;
  assign _0082_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0629_;
  assign _0083_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0628_;
  assign _0084_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0627_;
  assign _0085_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0626_;
  assign _0086_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0625_;
  assign _0088_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0623_;
  assign _0089_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0622_;
  assign _0090_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0621_;
  assign _0091_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0619_;
  assign _0092_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0618_;
  assign _0093_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0617_;
  assign _0094_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0616_;
  assign _0095_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0615_;
  assign _0096_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0614_;
  assign _0097_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0613_;
  assign _0098_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0612_;
  assign _0099_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0611_;
  assign _0100_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0610_;
  assign _0101_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0609_;
  assign _0102_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0608_;
  assign _0103_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0607_;
  assign _0104_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0606_;
  assign _0105_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0605_;
  assign _0106_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0604_;
  assign _0107_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0603_;
  assign _0108_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0602_;
  assign _0109_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0601_;
  assign _0110_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0600_;
  assign _0111_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0598_;
  assign _0112_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0597_;
  assign _0113_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0596_;
  assign _0114_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0595_;
  assign _0116_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0593_;
  assign _0117_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0592_;
  assign _0118_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0591_;
  assign _0119_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0590_;
  assign _0120_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0588_;
  assign _0121_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0587_;
  assign _0122_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0586_;
  assign _0123_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0585_;
  assign _0124_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0584_;
  assign _0125_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0583_;
  assign _0126_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0582_;
  assign _0127_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0581_;
  assign _0128_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0580_;
  assign _0129_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0579_;
  assign _0130_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0577_;
  assign _0131_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0576_;
  assign _0132_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0575_;
  assign _0133_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0574_;
  assign _0134_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0573_;
  assign _0135_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0572_;
  assign _0136_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0571_;
  assign _0137_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0570_;
  assign _0138_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0569_;
  assign _0139_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0568_;
  assign _0140_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0566_;
  assign _0141_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0565_;
  assign _0142_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0564_;
  assign _0144_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0562_;
  assign _0145_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0561_;
  assign _0146_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0560_;
  assign _0147_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0559_;
  assign _0148_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0558_;
  assign _0149_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0557_;
  assign _0150_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0556_;
  assign _0151_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0555_;
  assign _0152_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0554_;
  assign _0153_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0553_;
  assign _0154_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0552_;
  assign _0155_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0551_;
  assign _0156_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0550_;
  assign _0157_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0549_;
  assign _0158_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0548_;
  assign _0159_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0546_;
  assign _0160_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0545_;
  assign _0161_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0544_;
  assign _0162_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0543_;
  assign _0163_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0542_;
  assign _0164_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0541_;
  assign _0165_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0540_;
  assign _0166_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0539_;
  assign _0167_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0538_;
  assign _0168_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0537_;
  assign _0169_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0535_;
  assign _0170_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0534_;
  assign _0172_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0656_;
  assign _0174_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0654_;
  assign _0175_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0653_;
  assign _0176_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0651_;
  assign _0063_ = ~ (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0650_;
  assign _0292_ = _0085_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0178_;
  assign _0293_ = _0084_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0179_;
  assign _0294_ = _0083_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0180_;
  assign _0295_ = _0082_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0181_;
  assign _0296_ = _0081_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0182_;
  assign _0297_ = _0080_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0183_;
  assign _0298_ = _0079_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0184_;
  assign _0299_ = _0078_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0185_;
  assign _0300_ = _0077_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0186_;
  assign _0301_ = _0076_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0187_;
  assign _0302_ = _0075_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0188_;
  assign _0303_ = _0074_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0189_;
  assign _0304_ = _0073_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0190_;
  assign _0305_ = _0072_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0191_;
  assign _0306_ = _0071_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0192_;
  assign _0307_ = _0070_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0193_;
  assign _0308_ = _0069_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0194_;
  assign _0309_ = _0068_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0195_;
  assign _0310_ = _0067_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0196_;
  assign _0311_ = _0066_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0197_;
  assign _0312_ = _0065_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0198_;
  assign _0313_ = _0064_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0199_;
  assign _0314_ = _0063_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0200_;
  assign _0315_ = _0176_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0201_;
  assign _0316_ = _0175_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0202_;
  assign _0317_ = _0174_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0203_;
  assign _0319_ = _0113_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0206_;
  assign _0320_ = _0112_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0207_;
  assign _0321_ = _0111_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0208_;
  assign _0322_ = _0110_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0209_;
  assign _0323_ = _0109_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0210_;
  assign _0324_ = _0108_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0211_;
  assign _0325_ = _0107_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0212_;
  assign _0326_ = _0106_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0213_;
  assign _0327_ = _0105_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0214_;
  assign _0328_ = _0104_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0215_;
  assign _0329_ = _0103_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0216_;
  assign _0330_ = _0102_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0217_;
  assign _0331_ = _0101_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0218_;
  assign _0332_ = _0100_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0219_;
  assign _0333_ = _0099_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0220_;
  assign _0334_ = _0098_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0221_;
  assign _0335_ = _0097_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0222_;
  assign _0336_ = _0096_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0223_;
  assign _0337_ = _0095_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0224_;
  assign _0338_ = _0094_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0225_;
  assign _0339_ = _0093_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0226_;
  assign _0340_ = _0092_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0227_;
  assign _0341_ = _0091_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0228_;
  assign _0342_ = _0090_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0229_;
  assign _0343_ = _0089_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0230_;
  assign _0344_ = _0088_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0231_;
  assign _0346_ = _0141_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0234_;
  assign _0347_ = _0140_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0235_;
  assign _0348_ = _0139_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0236_;
  assign _0349_ = _0138_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0237_;
  assign _0350_ = _0137_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0238_;
  assign _0351_ = _0136_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0239_;
  assign _0352_ = _0135_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0240_;
  assign _0353_ = _0134_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0241_;
  assign _0354_ = _0133_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0242_;
  assign _0355_ = _0132_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0243_;
  assign _0356_ = _0131_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0244_;
  assign _0357_ = _0130_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0245_;
  assign _0358_ = _0129_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0246_;
  assign _0359_ = _0128_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0247_;
  assign _0360_ = _0127_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0248_;
  assign _0361_ = _0126_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0249_;
  assign _0362_ = _0125_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0250_;
  assign _0363_ = _0124_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0251_;
  assign _0364_ = _0123_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0252_;
  assign _0365_ = _0122_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0253_;
  assign _0366_ = _0121_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0254_;
  assign _0367_ = _0120_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0255_;
  assign _0368_ = _0119_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0256_;
  assign _0369_ = _0118_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0257_;
  assign _0370_ = _0117_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0258_;
  assign _0371_ = _0116_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0259_;
  assign _0373_ = _0169_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0262_;
  assign _0374_ = _0168_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0263_;
  assign _0375_ = _0167_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0264_;
  assign _0376_ = _0166_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0265_;
  assign _0377_ = _0165_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0266_;
  assign _0378_ = _0164_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0267_;
  assign _0379_ = _0163_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0268_;
  assign _0380_ = _0162_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0269_;
  assign _0381_ = _0161_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0270_;
  assign _0382_ = _0160_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0271_;
  assign _0383_ = _0159_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0272_;
  assign _0384_ = _0158_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0273_;
  assign _0385_ = _0157_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0274_;
  assign _0386_ = _0156_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0275_;
  assign _0387_ = _0155_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0276_;
  assign _0388_ = _0154_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0277_;
  assign _0389_ = _0153_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0278_;
  assign _0390_ = _0152_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0279_;
  assign _0391_ = _0151_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0280_;
  assign _0392_ = _0150_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0281_;
  assign _0393_ = _0149_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0282_;
  assign _0394_ = _0148_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0283_;
  assign _0395_ = _0147_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0284_;
  assign _0396_ = _0146_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0285_;
  assign _0397_ = _0145_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0286_;
  assign _0398_ = _0144_ & (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *) _0287_;
  (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *)
  always @*
    if (!_0232_) iicdata = _0594_;
  assign _0115_ = ~ _0232_;
  (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *)
  always @*
    if (!_0260_) iic_start = _0563_;
  assign _0143_ = ~ _0260_;
  (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *)
  always @*
    if (!_0288_) reg_prog_nextstate = _0533_;
  assign _0171_ = ~ _0288_;
  (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *)
  always @*
    if (_0656_) rst_done = 1'h1;
  (* src = "../vtr/verilog/stereovision3.v:640.4-1020.7" *)
  always @*
    if (!_0204_) iicaddr = _0624_;
  assign _0087_ = ~ _0204_;
  assign _0401_ = ~ (* src = "../vtr/verilog/stereovision3.v:102.18-102.40" *) tm3_vidin_href;
  assign _0403_ = ~ (* src = "../vtr/verilog/stereovision3.v:1030.14-1030.25" *) rst;
  assign _0404_ = ~ (* src = "../vtr/verilog/stereovision3.v:1034.20-1034.37" *) temp_reg1;
  assign _0406_ = ~ (* src = "../vtr/verilog/stereovision3.v:1042.14-1042.30" *) iic_stop;
  assign _0409_ = ~ (* src = "../vtr/verilog/stereovision3.v:129.15-129.28" *) creg2;
  assign _0411_ = ~ (* src = "../vtr/verilog/stereovision3.v:129.51-129.80" *) vidin_addr_reg1[10];
  assign _0412_ = ~ (* src = "../vtr/verilog/stereovision3.v:129.85-129.113" *) vidin_addr_reg1[0];
  assign _0413_ = ~ (* src = "../vtr/verilog/stereovision3.v:649.26-649.42" *) iic_stop;
  assign _0415_ = ~ (* src = "../vtr/verilog/stereovision3.v:678.26-678.42" *) iic_stop;
  assign _0417_ = ~ (* src = "../vtr/verilog/stereovision3.v:706.26-706.42" *) iic_stop;
  assign _0419_ = ~ (* src = "../vtr/verilog/stereovision3.v:735.26-735.42" *) iic_stop;
  assign _0421_ = ~ (* src = "../vtr/verilog/stereovision3.v:763.26-763.42" *) iic_stop;
  assign _0423_ = ~ (* src = "../vtr/verilog/stereovision3.v:791.26-791.42" *) iic_stop;
  assign _0425_ = ~ (* src = "../vtr/verilog/stereovision3.v:820.26-820.42" *) iic_stop;
  assign _0427_ = ~ (* src = "../vtr/verilog/stereovision3.v:848.26-848.42" *) iic_stop;
  assign _0428_ = ~ (* src = "../vtr/verilog/stereovision3.v:85.14-85.36" *) tm3_vidin_href;
  assign _0430_ = ~ (* src = "../vtr/verilog/stereovision3.v:877.26-877.42" *) iic_stop;
  assign _0432_ = ~ (* src = "../vtr/verilog/stereovision3.v:905.26-905.42" *) iic_stop;
  assign _0433_ = ~ (* src = "../vtr/verilog/stereovision3.v:91.17-91.39" *) tm3_vidin_cref;
  assign _0435_ = ~ (* src = "../vtr/verilog/stereovision3.v:933.26-933.42" *) iic_stop;
  assign _0438_ = ~ (* src = "../vtr/verilog/stereovision3.v:961.26-961.42" *) iic_stop;
  assign _0440_ = ~ (* src = "../vtr/verilog/stereovision3.v:989.26-989.42" *) iic_stop;
  assign _0441_ = | (* src = "../vtr/verilog/stereovision3.v:102.45-102.68" *) horiz;
  (* src = "../vtr/verilog/stereovision3.v:1022.4-1050.7" *)
  always @(posedge tm3_clk_v2)
    temp_reg1 <= tm3_vidin_rts0;
  (* src = "../vtr/verilog/stereovision3.v:1022.4-1050.7" *)
  always @(posedge tm3_clk_v2)
    temp_reg2 <= temp_reg1;
  (* src = "../vtr/verilog/stereovision3.v:1022.4-1050.7" *)
  always @(posedge tm3_clk_v2)
    rst <= _0641_;
  (* src = "../vtr/verilog/stereovision3.v:1022.4-1050.7" *)
  always @(posedge tm3_clk_v2)
    iic_state <= _0620_;
  (* src = "../vtr/verilog/stereovision3.v:1022.4-1050.7" *)
  always @(posedge tm3_clk_v2)
    reg_prog_state <= _0567_;
  (* src = "../vtr/verilog/stereovision3.v:141.4-638.7" *)
  always @(posedge tm3_clk_v2)
    tm3_vidin_sda_xhdl0 <= _0712_;
  (* src = "../vtr/verilog/stereovision3.v:141.4-638.7" *)
  always @(posedge tm3_clk_v2)
    tm3_vidin_scl <= _0657_;
  (* src = "../vtr/verilog/stereovision3.v:141.4-638.7" *)
  always @(posedge tm3_clk_v2)
    iic_stop <= _0790_;
  (* src = "../vtr/verilog/stereovision3.v:124.4-139.7" *)
  always @(posedge tm3_clk_v0)
    vidin_new_data <= _0875_;
  (* src = "../vtr/verilog/stereovision3.v:124.4-139.7" *)
  always @(posedge tm3_clk_v0)
    vidin_rgb_reg <= _0879_;
  (* src = "../vtr/verilog/stereovision3.v:124.4-139.7" *)
  always @(posedge tm3_clk_v0)
    vidin_addr_reg <= _0877_;
  (* src = "../vtr/verilog/stereovision3.v:124.4-139.7" *)
  always @(posedge tm3_clk_v0)
    creg1 <= tm3_vidin_cref;
  (* src = "../vtr/verilog/stereovision3.v:124.4-139.7" *)
  always @(posedge tm3_clk_v0)
    creg2 <= creg1;
  (* src = "../vtr/verilog/stereovision3.v:124.4-139.7" *)
  always @(posedge tm3_clk_v0)
    creg3 <= creg2;
  (* src = "../vtr/verilog/stereovision3.v:83.4-122.7" *)
  always @(posedge tm3_clk_v0)
    horiz <= _0905_;
  (* src = "../vtr/verilog/stereovision3.v:83.4-122.7" *)
  always @(posedge tm3_clk_v0)
    vert <= _0901_;
  (* src = "../vtr/verilog/stereovision3.v:83.4-122.7" *)
  always @(posedge tm3_clk_v0)
    vidin_addr_reg1 <= _0897_;
  (* src = "../vtr/verilog/stereovision3.v:83.4-122.7" *)
  always @(posedge tm3_clk_v0)
    vidin_rgb_reg1 <= { _0893_, _0891_, _0889_, _0887_, _0885_, _0881_, _0883_ };
  (* src = "../vtr/verilog/stereovision3.v:83.4-122.7" *)
  always @(posedge tm3_clk_v0)
    vidin_rgb_reg2 <= _0895_;
  assign _0444_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h17;
  assign _0445_ = _0446_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:947.26-947.42|../vtr/verilog/stereovision3.v:947.22-954.25" *) 5'h17 : 5'h16;
  assign _0448_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h16;
  assign _0449_ = iic_stop ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:933.26-933.42|../vtr/verilog/stereovision3.v:933.22-940.25" *) 5'h15 : 5'h16;
  assign _0452_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h15;
  assign _0453_ = _0454_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:919.26-919.42|../vtr/verilog/stereovision3.v:919.22-926.25" *) 5'h15 : 5'h14;
  assign _0456_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h14;
  assign _0457_ = iic_stop ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:905.26-905.42|../vtr/verilog/stereovision3.v:905.22-912.25" *) 5'h13 : 5'h14;
  assign _0460_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h13;
  assign _0461_ = _0462_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:891.26-891.42|../vtr/verilog/stereovision3.v:891.22-898.25" *) 5'h13 : 5'h12;
  assign _0464_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h12;
  assign _0465_ = iic_stop ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:877.26-877.42|../vtr/verilog/stereovision3.v:877.22-884.25" *) 5'h11 : 5'h12;
  assign _0468_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h11;
  assign _0469_ = _0470_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:862.26-862.42|../vtr/verilog/stereovision3.v:862.22-870.25" *) 5'h11 : 5'h10;
  assign _0472_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h10;
  assign _0473_ = iic_stop ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:848.26-848.42|../vtr/verilog/stereovision3.v:848.22-855.25" *) 5'h0f : 5'h10;
  assign _0476_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h0f;
  assign _0477_ = _0478_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:834.26-834.42|../vtr/verilog/stereovision3.v:834.22-841.25" *) 5'h0f : 5'h0e;
  assign _0480_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h0e;
  assign _0481_ = iic_stop ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:820.26-820.42|../vtr/verilog/stereovision3.v:820.22-827.25" *) 5'h0d : 5'h0e;
  assign _0484_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h0d;
  assign _0485_ = _0486_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:806.26-806.42|../vtr/verilog/stereovision3.v:806.22-813.25" *) 5'h0d : 5'h0c;
  assign _0488_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h0c;
  assign _0489_ = iic_stop ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:791.26-791.42|../vtr/verilog/stereovision3.v:791.22-799.25" *) 5'h0b : 5'h0c;
  assign _0492_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h0b;
  assign _0493_ = _0494_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:777.26-777.42|../vtr/verilog/stereovision3.v:777.22-784.25" *) 5'h0b : 5'h0a;
  assign _0496_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h0a;
  assign _0497_ = iic_stop ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:763.26-763.42|../vtr/verilog/stereovision3.v:763.22-770.25" *) 5'h09 : 5'h0a;
  assign _0500_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h09;
  assign _0501_ = _0502_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:749.26-749.42|../vtr/verilog/stereovision3.v:749.22-756.25" *) 5'h09 : 5'h08;
  assign _0504_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h08;
  assign _0505_ = iic_stop ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:735.26-735.42|../vtr/verilog/stereovision3.v:735.22-742.25" *) 5'h07 : 5'h08;
  assign _0508_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h07;
  assign _0509_ = _0510_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:720.26-720.42|../vtr/verilog/stereovision3.v:720.22-728.25" *) 5'h07 : 5'h06;
  assign _0512_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h06;
  assign _0513_ = iic_stop ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:706.26-706.42|../vtr/verilog/stereovision3.v:706.22-713.25" *) 5'h05 : 5'h06;
  assign _0516_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h05;
  assign _0517_ = _0518_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:692.26-692.42|../vtr/verilog/stereovision3.v:692.22-699.25" *) 5'h05 : 5'h04;
  assign _0520_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h04;
  assign _0521_ = iic_stop ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:678.26-678.42|../vtr/verilog/stereovision3.v:678.22-685.25" *) 5'h03 : 5'h04;
  assign _0524_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h03;
  assign _0525_ = _0526_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:664.26-664.42|../vtr/verilog/stereovision3.v:664.22-671.25" *) 5'h03 : 5'h02;
  assign _0528_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h02;
  assign _0536_ = _0547_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:1034.19-1034.60|../vtr/verilog/stereovision3.v:1034.15-1041.13" *) 5'h01 : reg_prog_nextstate;
  assign _0529_ = iic_stop ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:649.26-649.42|../vtr/verilog/stereovision3.v:649.22-656.25" *) 5'h01 : 5'h02;
  assign _0532_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h01;
  function [4:0] _1226_;
    input [4:0] a;
    input [134:0] b;
    input [26:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *)
    (* parallel_case *)
    casez (s)
      27'b??????????????????????????1:
        _1226_ = b[4:0];
      27'b?????????????????????????1?:
        _1226_ = b[9:5];
      27'b????????????????????????1??:
        _1226_ = b[14:10];
      27'b???????????????????????1???:
        _1226_ = b[19:15];
      27'b??????????????????????1????:
        _1226_ = b[24:20];
      27'b?????????????????????1?????:
        _1226_ = b[29:25];
      27'b????????????????????1??????:
        _1226_ = b[34:30];
      27'b???????????????????1???????:
        _1226_ = b[39:35];
      27'b??????????????????1????????:
        _1226_ = b[44:40];
      27'b?????????????????1?????????:
        _1226_ = b[49:45];
      27'b????????????????1??????????:
        _1226_ = b[54:50];
      27'b???????????????1???????????:
        _1226_ = b[59:55];
      27'b??????????????1????????????:
        _1226_ = b[64:60];
      27'b?????????????1?????????????:
        _1226_ = b[69:65];
      27'b????????????1??????????????:
        _1226_ = b[74:70];
      27'b???????????1???????????????:
        _1226_ = b[79:75];
      27'b??????????1????????????????:
        _1226_ = b[84:80];
      27'b?????????1?????????????????:
        _1226_ = b[89:85];
      27'b????????1??????????????????:
        _1226_ = b[94:90];
      27'b???????1???????????????????:
        _1226_ = b[99:95];
      27'b??????1????????????????????:
        _1226_ = b[104:100];
      27'b?????1?????????????????????:
        _1226_ = b[109:105];
      27'b????1??????????????????????:
        _1226_ = b[114:110];
      27'b???1???????????????????????:
        _1226_ = b[119:115];
      27'b??1????????????????????????:
        _1226_ = b[124:120];
      27'b?1?????????????????????????:
        _1226_ = b[129:125];
      27'b1??????????????????????????:
        _1226_ = b[134:130];
      default:
        _1226_ = a;
    endcase
  endfunction
  assign _0533_ = _1226_(_0047_, { _0047_, _0048_, _0049_, _0050_, _0051_, _0052_, _0053_, _0054_, _0024_, _0025_, _0026_, _0027_, _0028_, _0029_, _0030_, _0031_, _0032_, _0033_, _0039_, _0040_, _0041_, _0042_, _0043_, _0044_, _0045_, _0046_, 5'h1b }, { _0562_, _0561_, _0560_, _0559_, _0558_, _0557_, _0556_, _0555_, _0554_, _0553_, _0552_, _0551_, _0550_, _0549_, _0548_, _0546_, _0545_, _0544_, _0543_, _0542_, _0541_, _0540_, _0539_, _0538_, _0537_, _0535_, _0534_ });
  assign _0534_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h1b;
  assign _0535_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h1a;
  assign _0537_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h19;
  assign _0538_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h18;
  assign _0539_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h17;
  assign _0540_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h16;
  assign _0541_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h15;
  assign _0542_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h14;
  assign _0543_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h13;
  assign _0544_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h12;
  assign _0545_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h11;
  assign _0546_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h10;
  assign _0548_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h0f;
  assign _0549_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h0e;
  assign _0550_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h0d;
  assign _0551_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h0c;
  assign _0552_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h0b;
  assign _0553_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h0a;
  assign _0554_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h09;
  assign _0555_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h08;
  assign _0556_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h07;
  assign _0557_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h06;
  assign _0567_ = rst ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:1030.14-1030.25|../vtr/verilog/stereovision3.v:1030.10-1041.13" *) _0536_ : 5'h01;
  assign _0558_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h05;
  assign _0559_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h04;
  assign _0560_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h03;
  assign _0561_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h02;
  assign _0562_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h01;
  function [0:0] _1255_;
    input [0:0] a;
    input [26:0] b;
    input [26:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *)
    (* parallel_case *)
    casez (s)
      27'b??????????????????????????1:
        _1255_ = b[0:0];
      27'b?????????????????????????1?:
        _1255_ = b[1:1];
      27'b????????????????????????1??:
        _1255_ = b[2:2];
      27'b???????????????????????1???:
        _1255_ = b[3:3];
      27'b??????????????????????1????:
        _1255_ = b[4:4];
      27'b?????????????????????1?????:
        _1255_ = b[5:5];
      27'b????????????????????1??????:
        _1255_ = b[6:6];
      27'b???????????????????1???????:
        _1255_ = b[7:7];
      27'b??????????????????1????????:
        _1255_ = b[8:8];
      27'b?????????????????1?????????:
        _1255_ = b[9:9];
      27'b????????????????1??????????:
        _1255_ = b[10:10];
      27'b???????????????1???????????:
        _1255_ = b[11:11];
      27'b??????????????1????????????:
        _1255_ = b[12:12];
      27'b?????????????1?????????????:
        _1255_ = b[13:13];
      27'b????????????1??????????????:
        _1255_ = b[14:14];
      27'b???????????1???????????????:
        _1255_ = b[15:15];
      27'b??????????1????????????????:
        _1255_ = b[16:16];
      27'b?????????1?????????????????:
        _1255_ = b[17:17];
      27'b????????1??????????????????:
        _1255_ = b[18:18];
      27'b???????1???????????????????:
        _1255_ = b[19:19];
      27'b??????1????????????????????:
        _1255_ = b[20:20];
      27'b?????1?????????????????????:
        _1255_ = b[21:21];
      27'b????1??????????????????????:
        _1255_ = b[22:22];
      27'b???1???????????????????????:
        _1255_ = b[23:23];
      27'b??1????????????????????????:
        _1255_ = b[24:24];
      27'b?1?????????????????????????:
        _1255_ = b[25:25];
      27'b1??????????????????????????:
        _1255_ = b[26:26];
      default:
        _1255_ = a;
    endcase
  endfunction
  assign _0563_ = _1255_(1'h1, 27'h5555554, { _0593_, _0592_, _0591_, _0590_, _0588_, _0587_, _0586_, _0585_, _0584_, _0583_, _0582_, _0581_, _0580_, _0579_, _0577_, _0576_, _0575_, _0574_, _0573_, _0572_, _0571_, _0570_, _0569_, _0568_, _0566_, _0565_, _0564_ });
  assign _0564_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h1b;
  assign _0565_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h1a;
  assign _0566_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h19;
  assign _0568_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h18;
  assign _0569_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h17;
  assign _0570_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h16;
  assign _0571_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h15;
  assign _0572_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h14;
  assign _0573_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h13;
  assign _0574_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h12;
  assign _0575_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h11;
  assign _0576_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h10;
  assign _0577_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h0f;
  assign _0589_ = _0599_ ? (* src = "../vtr/verilog/stereovision3.v:1046.19-1046.36|../vtr/verilog/stereovision3.v:1046.15-1049.13" *) 7'h01 : iic_state;
  assign _0579_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h0e;
  assign _0580_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h0d;
  assign _0581_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h0c;
  assign _0582_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h0b;
  assign _0583_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h0a;
  assign _0584_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h09;
  assign _0585_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h08;
  assign _0586_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h07;
  assign _0587_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h06;
  assign _0588_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h05;
  assign _0590_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h04;
  assign _0591_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h03;
  assign _0592_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h02;
  assign _0593_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h01;
  function [7:0] _1284_;
    input [7:0] a;
    input [215:0] b;
    input [26:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *)
    (* parallel_case *)
    casez (s)
      27'b??????????????????????????1:
        _1284_ = b[7:0];
      27'b?????????????????????????1?:
        _1284_ = b[15:8];
      27'b????????????????????????1??:
        _1284_ = b[23:16];
      27'b???????????????????????1???:
        _1284_ = b[31:24];
      27'b??????????????????????1????:
        _1284_ = b[39:32];
      27'b?????????????????????1?????:
        _1284_ = b[47:40];
      27'b????????????????????1??????:
        _1284_ = b[55:48];
      27'b???????????????????1???????:
        _1284_ = b[63:56];
      27'b??????????????????1????????:
        _1284_ = b[71:64];
      27'b?????????????????1?????????:
        _1284_ = b[79:72];
      27'b????????????????1??????????:
        _1284_ = b[87:80];
      27'b???????????????1???????????:
        _1284_ = b[95:88];
      27'b??????????????1????????????:
        _1284_ = b[103:96];
      27'b?????????????1?????????????:
        _1284_ = b[111:104];
      27'b????????????1??????????????:
        _1284_ = b[119:112];
      27'b???????????1???????????????:
        _1284_ = b[127:120];
      27'b??????????1????????????????:
        _1284_ = b[135:128];
      27'b?????????1?????????????????:
        _1284_ = b[143:136];
      27'b????????1??????????????????:
        _1284_ = b[151:144];
      27'b???????1???????????????????:
        _1284_ = b[159:152];
      27'b??????1????????????????????:
        _1284_ = b[167:160];
      27'b?????1?????????????????????:
        _1284_ = b[175:168];
      27'b????1??????????????????????:
        _1284_ = b[183:176];
      27'b???1???????????????????????:
        _1284_ = b[191:184];
      27'b??1????????????????????????:
        _1284_ = b[199:192];
      27'b?1?????????????????????????:
        _1284_ = b[207:200];
      27'b1??????????????????????????:
        _1284_ = b[215:208];
      default:
        _1284_ = a;
    endcase
  endfunction
  assign _0594_ = _1284_(8'h00, 216'h00c0002300eb00e00080000100800047004000010000001c000900, { _0623_, _0622_, _0621_, _0619_, _0618_, _0617_, _0616_, _0615_, _0614_, _0613_, _0612_, _0611_, _0610_, _0609_, _0608_, _0607_, _0606_, _0605_, _0604_, _0603_, _0602_, _0601_, _0600_, _0598_, _0597_, _0596_, _0595_ });
  assign _0595_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h1b;
  assign _0596_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h1a;
  assign _0597_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h19;
  assign _0598_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h18;
  assign _0600_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h17;
  assign _0601_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h16;
  assign _0602_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h15;
  assign _0603_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h14;
  assign _0604_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h13;
  assign _0605_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h12;
  assign _0606_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h11;
  assign _0607_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h10;
  assign _0608_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h0f;
  assign _0609_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h0e;
  assign _0620_ = iic_stop ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:1042.14-1042.30|../vtr/verilog/stereovision3.v:1042.10-1049.13" *) _0589_ : _0056_[6:0];
  assign _0610_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h0d;
  assign _0611_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h0c;
  assign _0612_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h0b;
  assign _0613_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h0a;
  assign _0614_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h09;
  assign _0615_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h08;
  assign _0616_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h07;
  assign _0617_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h06;
  assign _0618_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h05;
  assign _0619_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h04;
  assign _0621_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h03;
  assign _0622_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h02;
  assign _0623_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h01;
  function [7:0] _1313_;
    input [7:0] a;
    input [215:0] b;
    input [26:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *)
    (* parallel_case *)
    casez (s)
      27'b??????????????????????????1:
        _1313_ = b[7:0];
      27'b?????????????????????????1?:
        _1313_ = b[15:8];
      27'b????????????????????????1??:
        _1313_ = b[23:16];
      27'b???????????????????????1???:
        _1313_ = b[31:24];
      27'b??????????????????????1????:
        _1313_ = b[39:32];
      27'b?????????????????????1?????:
        _1313_ = b[47:40];
      27'b????????????????????1??????:
        _1313_ = b[55:48];
      27'b???????????????????1???????:
        _1313_ = b[63:56];
      27'b??????????????????1????????:
        _1313_ = b[71:64];
      27'b?????????????????1?????????:
        _1313_ = b[79:72];
      27'b????????????????1??????????:
        _1313_ = b[87:80];
      27'b???????????????1???????????:
        _1313_ = b[95:88];
      27'b??????????????1????????????:
        _1313_ = b[103:96];
      27'b?????????????1?????????????:
        _1313_ = b[111:104];
      27'b????????????1??????????????:
        _1313_ = b[119:112];
      27'b???????????1???????????????:
        _1313_ = b[127:120];
      27'b??????????1????????????????:
        _1313_ = b[135:128];
      27'b?????????1?????????????????:
        _1313_ = b[143:136];
      27'b????????1??????????????????:
        _1313_ = b[151:144];
      27'b???????1???????????????????:
        _1313_ = b[159:152];
      27'b??????1????????????????????:
        _1313_ = b[167:160];
      27'b?????1?????????????????????:
        _1313_ = b[175:168];
      27'b????1??????????????????????:
        _1313_ = b[183:176];
      27'b???1???????????????????????:
        _1313_ = b[191:184];
      27'b??1????????????????????????:
        _1313_ = b[199:192];
      27'b?1?????????????????????????:
        _1313_ = b[207:200];
      27'b1??????????????????????????:
        _1313_ = b[215:208];
      default:
        _1313_ = a;
    endcase
  endfunction
  assign _0624_ = _1313_(8'h00, 216'h000200030006000700080009000a000b000c000e00100011001200, { _0654_, _0653_, _0651_, _0650_, _0649_, _0648_, _0647_, _0646_, _0645_, _0644_, _0643_, _0642_, _0640_, _0639_, _0638_, _0637_, _0636_, _0635_, _0634_, _0633_, _0632_, _0631_, _0629_, _0628_, _0627_, _0626_, _0625_ });
  assign _0625_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h1b;
  assign _0626_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h1a;
  assign _0627_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h19;
  assign _0628_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h18;
  assign _0629_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h17;
  assign _0641_ = _0652_ ? (* src = "../vtr/verilog/stereovision3.v:1024.14-1024.30|../vtr/verilog/stereovision3.v:1024.10-1027.13" *) 1'h1 : rst;
  assign _0631_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h16;
  assign _0632_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h15;
  assign _0633_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h14;
  assign _0634_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h13;
  assign _0635_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h12;
  assign _0636_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h11;
  assign _0637_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h10;
  assign _0638_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h0f;
  assign _0639_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h0e;
  assign _0640_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h0d;
  assign _0642_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h0c;
  assign _0643_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h0b;
  assign _0644_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h0a;
  assign _0645_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h09;
  assign _0646_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h08;
  assign _0647_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h07;
  assign _0648_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h06;
  assign _0649_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h05;
  assign _0650_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h04;
  assign _0651_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h03;
  assign _0653_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h02;
  assign _0654_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h01;
  assign _0663_ = _0674_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:1003.26-1003.42|../vtr/verilog/stereovision3.v:1003.22-1010.25" *) 5'h1b : 5'h1a;
  assign _0656_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h01;
  function [0:0] _1344_;
    input [0:0] a;
    input [49:0] b;
    input [49:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *)
    (* parallel_case *)
    casez (s)
      50'b?????????????????????????????????????????????????1:
        _1344_ = b[0:0];
      50'b????????????????????????????????????????????????1?:
        _1344_ = b[1:1];
      50'b???????????????????????????????????????????????1??:
        _1344_ = b[2:2];
      50'b??????????????????????????????????????????????1???:
        _1344_ = b[3:3];
      50'b?????????????????????????????????????????????1????:
        _1344_ = b[4:4];
      50'b????????????????????????????????????????????1?????:
        _1344_ = b[5:5];
      50'b???????????????????????????????????????????1??????:
        _1344_ = b[6:6];
      50'b??????????????????????????????????????????1???????:
        _1344_ = b[7:7];
      50'b?????????????????????????????????????????1????????:
        _1344_ = b[8:8];
      50'b????????????????????????????????????????1?????????:
        _1344_ = b[9:9];
      50'b???????????????????????????????????????1??????????:
        _1344_ = b[10:10];
      50'b??????????????????????????????????????1???????????:
        _1344_ = b[11:11];
      50'b?????????????????????????????????????1????????????:
        _1344_ = b[12:12];
      50'b????????????????????????????????????1?????????????:
        _1344_ = b[13:13];
      50'b???????????????????????????????????1??????????????:
        _1344_ = b[14:14];
      50'b??????????????????????????????????1???????????????:
        _1344_ = b[15:15];
      50'b?????????????????????????????????1????????????????:
        _1344_ = b[16:16];
      50'b????????????????????????????????1?????????????????:
        _1344_ = b[17:17];
      50'b???????????????????????????????1??????????????????:
        _1344_ = b[18:18];
      50'b??????????????????????????????1???????????????????:
        _1344_ = b[19:19];
      50'b?????????????????????????????1????????????????????:
        _1344_ = b[20:20];
      50'b????????????????????????????1?????????????????????:
        _1344_ = b[21:21];
      50'b???????????????????????????1??????????????????????:
        _1344_ = b[22:22];
      50'b??????????????????????????1???????????????????????:
        _1344_ = b[23:23];
      50'b?????????????????????????1????????????????????????:
        _1344_ = b[24:24];
      50'b????????????????????????1?????????????????????????:
        _1344_ = b[25:25];
      50'b???????????????????????1??????????????????????????:
        _1344_ = b[26:26];
      50'b??????????????????????1???????????????????????????:
        _1344_ = b[27:27];
      50'b?????????????????????1????????????????????????????:
        _1344_ = b[28:28];
      50'b????????????????????1?????????????????????????????:
        _1344_ = b[29:29];
      50'b???????????????????1??????????????????????????????:
        _1344_ = b[30:30];
      50'b??????????????????1???????????????????????????????:
        _1344_ = b[31:31];
      50'b?????????????????1????????????????????????????????:
        _1344_ = b[32:32];
      50'b????????????????1?????????????????????????????????:
        _1344_ = b[33:33];
      50'b???????????????1??????????????????????????????????:
        _1344_ = b[34:34];
      50'b??????????????1???????????????????????????????????:
        _1344_ = b[35:35];
      50'b?????????????1????????????????????????????????????:
        _1344_ = b[36:36];
      50'b????????????1?????????????????????????????????????:
        _1344_ = b[37:37];
      50'b???????????1??????????????????????????????????????:
        _1344_ = b[38:38];
      50'b??????????1???????????????????????????????????????:
        _1344_ = b[39:39];
      50'b?????????1????????????????????????????????????????:
        _1344_ = b[40:40];
      50'b????????1?????????????????????????????????????????:
        _1344_ = b[41:41];
      50'b???????1??????????????????????????????????????????:
        _1344_ = b[42:42];
      50'b??????1???????????????????????????????????????????:
        _1344_ = b[43:43];
      50'b?????1????????????????????????????????????????????:
        _1344_ = b[44:44];
      50'b????1?????????????????????????????????????????????:
        _1344_ = b[45:45];
      50'b???1??????????????????????????????????????????????:
        _1344_ = b[46:46];
      50'b??1???????????????????????????????????????????????:
        _1344_ = b[47:47];
      50'b?1????????????????????????????????????????????????:
        _1344_ = b[48:48];
      50'b1?????????????????????????????????????????????????:
        _1344_ = b[49:49];
      default:
        _1344_ = a;
    endcase
  endfunction
  assign _0657_ = _1344_(1'h1, 50'h0000000000000, { _0711_, _0710_, _0709_, _0708_, _0707_, _0706_, _0705_, _0704_, _0703_, _0702_, _0701_, _0700_, _0699_, _0698_, _0697_, _0695_, _0694_, _0693_, _0692_, _0691_, _0690_, _0689_, _0688_, _0687_, _0686_, _0684_, _0683_, _0682_, _0681_, _0680_, _0679_, _0678_, _0677_, _0676_, _0675_, _0673_, _0672_, _0671_, _0670_, _0669_, _0668_, _0667_, _0666_, _0665_, _0664_, _0662_, _0661_, _0660_, _0659_, _0658_ });
  assign _0658_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h4f;
  assign _0659_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h4d;
  assign _0660_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h4c;
  assign _0661_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h4a;
  assign _0662_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h49;
  assign _0664_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h47;
  assign _0665_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h46;
  assign _0666_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h44;
  assign _0667_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h43;
  assign _0668_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h41;
  assign _0669_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h40;
  assign _0670_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h3e;
  assign _0671_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h3d;
  assign _0672_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h3b;
  assign _0673_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h3a;
  assign _0675_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h38;
  assign _0676_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h37;
  assign _0677_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h35;
  assign _0678_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h34;
  assign _0679_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h32;
  assign _0680_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h31;
  assign _0681_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h2f;
  assign _0682_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h2e;
  assign _0683_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h2c;
  assign _0684_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h2b;
  assign _0686_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h29;
  assign _0687_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h28;
  assign _0688_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h26;
  assign _0689_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h25;
  assign _0690_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h23;
  assign _0691_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h22;
  assign _0692_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h20;
  assign _0693_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h1f;
  assign _0694_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h1d;
  assign _0695_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h1c;
  assign _0696_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h1a;
  assign _0697_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h1a;
  assign _0698_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h19;
  assign _0699_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h17;
  assign _0700_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h15;
  assign _0701_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h13;
  assign _0702_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h11;
  assign _0703_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h10;
  assign _0704_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h0e;
  assign _0705_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h0d;
  assign _0706_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h0b;
  assign _0707_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h09;
  assign _0708_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h08;
  assign _0709_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h06;
  assign _0710_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h05;
  assign _0711_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h03;
  function [0:0] _1396_;
    input [0:0] a;
    input [72:0] b;
    input [72:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *)
    (* parallel_case *)
    casez (s)
      73'b????????????????????????????????????????????????????????????????????????1:
        _1396_ = b[0:0];
      73'b???????????????????????????????????????????????????????????????????????1?:
        _1396_ = b[1:1];
      73'b??????????????????????????????????????????????????????????????????????1??:
        _1396_ = b[2:2];
      73'b?????????????????????????????????????????????????????????????????????1???:
        _1396_ = b[3:3];
      73'b????????????????????????????????????????????????????????????????????1????:
        _1396_ = b[4:4];
      73'b???????????????????????????????????????????????????????????????????1?????:
        _1396_ = b[5:5];
      73'b??????????????????????????????????????????????????????????????????1??????:
        _1396_ = b[6:6];
      73'b?????????????????????????????????????????????????????????????????1???????:
        _1396_ = b[7:7];
      73'b????????????????????????????????????????????????????????????????1????????:
        _1396_ = b[8:8];
      73'b???????????????????????????????????????????????????????????????1?????????:
        _1396_ = b[9:9];
      73'b??????????????????????????????????????????????????????????????1??????????:
        _1396_ = b[10:10];
      73'b?????????????????????????????????????????????????????????????1???????????:
        _1396_ = b[11:11];
      73'b????????????????????????????????????????????????????????????1????????????:
        _1396_ = b[12:12];
      73'b???????????????????????????????????????????????????????????1?????????????:
        _1396_ = b[13:13];
      73'b??????????????????????????????????????????????????????????1??????????????:
        _1396_ = b[14:14];
      73'b?????????????????????????????????????????????????????????1???????????????:
        _1396_ = b[15:15];
      73'b????????????????????????????????????????????????????????1????????????????:
        _1396_ = b[16:16];
      73'b???????????????????????????????????????????????????????1?????????????????:
        _1396_ = b[17:17];
      73'b??????????????????????????????????????????????????????1??????????????????:
        _1396_ = b[18:18];
      73'b?????????????????????????????????????????????????????1???????????????????:
        _1396_ = b[19:19];
      73'b????????????????????????????????????????????????????1????????????????????:
        _1396_ = b[20:20];
      73'b???????????????????????????????????????????????????1?????????????????????:
        _1396_ = b[21:21];
      73'b??????????????????????????????????????????????????1??????????????????????:
        _1396_ = b[22:22];
      73'b?????????????????????????????????????????????????1???????????????????????:
        _1396_ = b[23:23];
      73'b????????????????????????????????????????????????1????????????????????????:
        _1396_ = b[24:24];
      73'b???????????????????????????????????????????????1?????????????????????????:
        _1396_ = b[25:25];
      73'b??????????????????????????????????????????????1??????????????????????????:
        _1396_ = b[26:26];
      73'b?????????????????????????????????????????????1???????????????????????????:
        _1396_ = b[27:27];
      73'b????????????????????????????????????????????1????????????????????????????:
        _1396_ = b[28:28];
      73'b???????????????????????????????????????????1?????????????????????????????:
        _1396_ = b[29:29];
      73'b??????????????????????????????????????????1??????????????????????????????:
        _1396_ = b[30:30];
      73'b?????????????????????????????????????????1???????????????????????????????:
        _1396_ = b[31:31];
      73'b????????????????????????????????????????1????????????????????????????????:
        _1396_ = b[32:32];
      73'b???????????????????????????????????????1?????????????????????????????????:
        _1396_ = b[33:33];
      73'b??????????????????????????????????????1??????????????????????????????????:
        _1396_ = b[34:34];
      73'b?????????????????????????????????????1???????????????????????????????????:
        _1396_ = b[35:35];
      73'b????????????????????????????????????1????????????????????????????????????:
        _1396_ = b[36:36];
      73'b???????????????????????????????????1?????????????????????????????????????:
        _1396_ = b[37:37];
      73'b??????????????????????????????????1??????????????????????????????????????:
        _1396_ = b[38:38];
      73'b?????????????????????????????????1???????????????????????????????????????:
        _1396_ = b[39:39];
      73'b????????????????????????????????1????????????????????????????????????????:
        _1396_ = b[40:40];
      73'b???????????????????????????????1?????????????????????????????????????????:
        _1396_ = b[41:41];
      73'b??????????????????????????????1??????????????????????????????????????????:
        _1396_ = b[42:42];
      73'b?????????????????????????????1???????????????????????????????????????????:
        _1396_ = b[43:43];
      73'b????????????????????????????1????????????????????????????????????????????:
        _1396_ = b[44:44];
      73'b???????????????????????????1?????????????????????????????????????????????:
        _1396_ = b[45:45];
      73'b??????????????????????????1??????????????????????????????????????????????:
        _1396_ = b[46:46];
      73'b?????????????????????????1???????????????????????????????????????????????:
        _1396_ = b[47:47];
      73'b????????????????????????1????????????????????????????????????????????????:
        _1396_ = b[48:48];
      73'b???????????????????????1?????????????????????????????????????????????????:
        _1396_ = b[49:49];
      73'b??????????????????????1??????????????????????????????????????????????????:
        _1396_ = b[50:50];
      73'b?????????????????????1???????????????????????????????????????????????????:
        _1396_ = b[51:51];
      73'b????????????????????1????????????????????????????????????????????????????:
        _1396_ = b[52:52];
      73'b???????????????????1?????????????????????????????????????????????????????:
        _1396_ = b[53:53];
      73'b??????????????????1??????????????????????????????????????????????????????:
        _1396_ = b[54:54];
      73'b?????????????????1???????????????????????????????????????????????????????:
        _1396_ = b[55:55];
      73'b????????????????1????????????????????????????????????????????????????????:
        _1396_ = b[56:56];
      73'b???????????????1?????????????????????????????????????????????????????????:
        _1396_ = b[57:57];
      73'b??????????????1??????????????????????????????????????????????????????????:
        _1396_ = b[58:58];
      73'b?????????????1???????????????????????????????????????????????????????????:
        _1396_ = b[59:59];
      73'b????????????1????????????????????????????????????????????????????????????:
        _1396_ = b[60:60];
      73'b???????????1?????????????????????????????????????????????????????????????:
        _1396_ = b[61:61];
      73'b??????????1??????????????????????????????????????????????????????????????:
        _1396_ = b[62:62];
      73'b?????????1???????????????????????????????????????????????????????????????:
        _1396_ = b[63:63];
      73'b????????1????????????????????????????????????????????????????????????????:
        _1396_ = b[64:64];
      73'b???????1?????????????????????????????????????????????????????????????????:
        _1396_ = b[65:65];
      73'b??????1??????????????????????????????????????????????????????????????????:
        _1396_ = b[66:66];
      73'b?????1???????????????????????????????????????????????????????????????????:
        _1396_ = b[67:67];
      73'b????1????????????????????????????????????????????????????????????????????:
        _1396_ = b[68:68];
      73'b???1?????????????????????????????????????????????????????????????????????:
        _1396_ = b[69:69];
      73'b??1??????????????????????????????????????????????????????????????????????:
        _1396_ = b[70:70];
      73'b?1???????????????????????????????????????????????????????????????????????:
        _1396_ = b[71:71];
      73'b1????????????????????????????????????????????????????????????????????????:
        _1396_ = b[72:72];
      default:
        _1396_ = a;
    endcase
  endfunction
  assign _0712_ = _1396_(1'h1, { 18'h00000, iicaddr[7], iicaddr[7], iicaddr[7:6], iicaddr[6], iicaddr[6:5], iicaddr[5], iicaddr[5:4], iicaddr[4], iicaddr[4:3], iicaddr[3], iicaddr[3:2], iicaddr[2], iicaddr[2:1], iicaddr[1], iicaddr[1:0], iicaddr[0], iicaddr[0], 3'h0, iicdata[7], iicdata[7], iicdata[7:6], iicdata[6], iicdata[6:5], iicdata[5], iicdata[5:4], iicdata[4], iicdata[4:3], iicdata[3], iicdata[3:2], iicdata[2], iicdata[2:1], iicdata[1], iicdata[1:0], iicdata[0], iicdata[0], 4'h0 }, { _0789_, _0788_, _0787_, _0786_, _0785_, _0784_, _0783_, _0782_, _0781_, _0780_, _0779_, _0777_, _0776_, _0775_, _0774_, _0773_, _0772_, _0771_, _0770_, _0769_, _0768_, _0766_, _0765_, _0764_, _0763_, _0762_, _0761_, _0760_, _0759_, _0758_, _0757_, _0755_, _0754_, _0753_, _0752_, _0751_, _0750_, _0749_, _0748_, _0747_, _0746_, _0744_, _0743_, _0742_, _0741_, _0740_, _0739_, _0738_, _0737_, _0736_, _0735_, _0734_, _0733_, _0732_, _0731_, _0730_, _0729_, _0728_, _0727_, _0726_, _0725_, _0724_, _0723_, _0722_, _0721_, _0720_, _0719_, _0718_, _0717_, _0716_, _0715_, _0714_, _0713_ });
  assign _0713_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h50;
  assign _0714_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h4f;
  assign _0715_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h4e;
  assign _0716_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h4d;
  assign _0717_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h4c;
  assign _0718_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h4b;
  assign _0719_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h4a;
  assign _0720_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h49;
  assign _0721_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h48;
  assign _0722_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h47;
  assign _0723_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h46;
  assign _0724_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h45;
  assign _0725_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h44;
  assign _0726_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h43;
  assign _0727_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h42;
  assign _0728_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h41;
  assign _0729_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h40;
  assign _0730_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h3f;
  assign _0731_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h3e;
  assign _0732_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h3d;
  assign _0733_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h3c;
  assign _0734_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h3b;
  assign _0745_ = iic_stop ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:989.26-989.42|../vtr/verilog/stereovision3.v:989.22-996.25" *) 5'h19 : 5'h1a;
  assign _0735_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h3a;
  assign _0736_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h39;
  assign _0737_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h38;
  assign _0738_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h37;
  assign _0739_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h36;
  assign _0740_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h35;
  assign _0741_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h34;
  assign _0742_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h33;
  assign _0743_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h32;
  assign _0744_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h31;
  assign _0746_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h30;
  assign _0747_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h2f;
  assign _0748_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h2e;
  assign _0749_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h2d;
  assign _0750_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h2c;
  assign _0751_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h2b;
  assign _0752_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h2a;
  assign _0753_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h29;
  assign _0754_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h28;
  assign _0755_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h27;
  assign _0757_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h26;
  assign _0758_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h25;
  assign _0759_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h24;
  assign _0760_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h23;
  assign _0761_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h22;
  assign _0762_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h21;
  assign _0763_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h20;
  assign _0764_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h1f;
  assign _0765_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h1e;
  assign _0766_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h1d;
  assign _0768_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h1c;
  assign _0769_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h1b;
  assign _0770_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h1a;
  assign _0771_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h19;
  assign _0772_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h18;
  assign _0773_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h17;
  assign _0774_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h16;
  assign _0775_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h15;
  assign _0776_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h13;
  assign _0777_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h12;
  assign _0778_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h19;
  assign _0779_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h11;
  assign _0780_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h0d;
  assign _0781_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h0c;
  assign _0782_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h0b;
  assign _0783_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h0a;
  assign _0784_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h09;
  assign _0785_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h05;
  assign _0786_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h04;
  assign _0787_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h03;
  assign _0788_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h02;
  assign _0789_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) iic_state;
  function [0:0] _1472_;
    input [0:0] a;
    input [79:0] b;
    input [79:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *)
    (* parallel_case *)
    casez (s)
      80'b???????????????????????????????????????????????????????????????????????????????1:
        _1472_ = b[0:0];
      80'b??????????????????????????????????????????????????????????????????????????????1?:
        _1472_ = b[1:1];
      80'b?????????????????????????????????????????????????????????????????????????????1??:
        _1472_ = b[2:2];
      80'b????????????????????????????????????????????????????????????????????????????1???:
        _1472_ = b[3:3];
      80'b???????????????????????????????????????????????????????????????????????????1????:
        _1472_ = b[4:4];
      80'b??????????????????????????????????????????????????????????????????????????1?????:
        _1472_ = b[5:5];
      80'b?????????????????????????????????????????????????????????????????????????1??????:
        _1472_ = b[6:6];
      80'b????????????????????????????????????????????????????????????????????????1???????:
        _1472_ = b[7:7];
      80'b???????????????????????????????????????????????????????????????????????1????????:
        _1472_ = b[8:8];
      80'b??????????????????????????????????????????????????????????????????????1?????????:
        _1472_ = b[9:9];
      80'b?????????????????????????????????????????????????????????????????????1??????????:
        _1472_ = b[10:10];
      80'b????????????????????????????????????????????????????????????????????1???????????:
        _1472_ = b[11:11];
      80'b???????????????????????????????????????????????????????????????????1????????????:
        _1472_ = b[12:12];
      80'b??????????????????????????????????????????????????????????????????1?????????????:
        _1472_ = b[13:13];
      80'b?????????????????????????????????????????????????????????????????1??????????????:
        _1472_ = b[14:14];
      80'b????????????????????????????????????????????????????????????????1???????????????:
        _1472_ = b[15:15];
      80'b???????????????????????????????????????????????????????????????1????????????????:
        _1472_ = b[16:16];
      80'b??????????????????????????????????????????????????????????????1?????????????????:
        _1472_ = b[17:17];
      80'b?????????????????????????????????????????????????????????????1??????????????????:
        _1472_ = b[18:18];
      80'b????????????????????????????????????????????????????????????1???????????????????:
        _1472_ = b[19:19];
      80'b???????????????????????????????????????????????????????????1????????????????????:
        _1472_ = b[20:20];
      80'b??????????????????????????????????????????????????????????1?????????????????????:
        _1472_ = b[21:21];
      80'b?????????????????????????????????????????????????????????1??????????????????????:
        _1472_ = b[22:22];
      80'b????????????????????????????????????????????????????????1???????????????????????:
        _1472_ = b[23:23];
      80'b???????????????????????????????????????????????????????1????????????????????????:
        _1472_ = b[24:24];
      80'b??????????????????????????????????????????????????????1?????????????????????????:
        _1472_ = b[25:25];
      80'b?????????????????????????????????????????????????????1??????????????????????????:
        _1472_ = b[26:26];
      80'b????????????????????????????????????????????????????1???????????????????????????:
        _1472_ = b[27:27];
      80'b???????????????????????????????????????????????????1????????????????????????????:
        _1472_ = b[28:28];
      80'b??????????????????????????????????????????????????1?????????????????????????????:
        _1472_ = b[29:29];
      80'b?????????????????????????????????????????????????1??????????????????????????????:
        _1472_ = b[30:30];
      80'b????????????????????????????????????????????????1???????????????????????????????:
        _1472_ = b[31:31];
      80'b???????????????????????????????????????????????1????????????????????????????????:
        _1472_ = b[32:32];
      80'b??????????????????????????????????????????????1?????????????????????????????????:
        _1472_ = b[33:33];
      80'b?????????????????????????????????????????????1??????????????????????????????????:
        _1472_ = b[34:34];
      80'b????????????????????????????????????????????1???????????????????????????????????:
        _1472_ = b[35:35];
      80'b???????????????????????????????????????????1????????????????????????????????????:
        _1472_ = b[36:36];
      80'b??????????????????????????????????????????1?????????????????????????????????????:
        _1472_ = b[37:37];
      80'b?????????????????????????????????????????1??????????????????????????????????????:
        _1472_ = b[38:38];
      80'b????????????????????????????????????????1???????????????????????????????????????:
        _1472_ = b[39:39];
      80'b???????????????????????????????????????1????????????????????????????????????????:
        _1472_ = b[40:40];
      80'b??????????????????????????????????????1?????????????????????????????????????????:
        _1472_ = b[41:41];
      80'b?????????????????????????????????????1??????????????????????????????????????????:
        _1472_ = b[42:42];
      80'b????????????????????????????????????1???????????????????????????????????????????:
        _1472_ = b[43:43];
      80'b???????????????????????????????????1????????????????????????????????????????????:
        _1472_ = b[44:44];
      80'b??????????????????????????????????1?????????????????????????????????????????????:
        _1472_ = b[45:45];
      80'b?????????????????????????????????1??????????????????????????????????????????????:
        _1472_ = b[46:46];
      80'b????????????????????????????????1???????????????????????????????????????????????:
        _1472_ = b[47:47];
      80'b???????????????????????????????1????????????????????????????????????????????????:
        _1472_ = b[48:48];
      80'b??????????????????????????????1?????????????????????????????????????????????????:
        _1472_ = b[49:49];
      80'b?????????????????????????????1??????????????????????????????????????????????????:
        _1472_ = b[50:50];
      80'b????????????????????????????1???????????????????????????????????????????????????:
        _1472_ = b[51:51];
      80'b???????????????????????????1????????????????????????????????????????????????????:
        _1472_ = b[52:52];
      80'b??????????????????????????1?????????????????????????????????????????????????????:
        _1472_ = b[53:53];
      80'b?????????????????????????1??????????????????????????????????????????????????????:
        _1472_ = b[54:54];
      80'b????????????????????????1???????????????????????????????????????????????????????:
        _1472_ = b[55:55];
      80'b???????????????????????1????????????????????????????????????????????????????????:
        _1472_ = b[56:56];
      80'b??????????????????????1?????????????????????????????????????????????????????????:
        _1472_ = b[57:57];
      80'b?????????????????????1??????????????????????????????????????????????????????????:
        _1472_ = b[58:58];
      80'b????????????????????1???????????????????????????????????????????????????????????:
        _1472_ = b[59:59];
      80'b???????????????????1????????????????????????????????????????????????????????????:
        _1472_ = b[60:60];
      80'b??????????????????1?????????????????????????????????????????????????????????????:
        _1472_ = b[61:61];
      80'b?????????????????1??????????????????????????????????????????????????????????????:
        _1472_ = b[62:62];
      80'b????????????????1???????????????????????????????????????????????????????????????:
        _1472_ = b[63:63];
      80'b???????????????1????????????????????????????????????????????????????????????????:
        _1472_ = b[64:64];
      80'b??????????????1?????????????????????????????????????????????????????????????????:
        _1472_ = b[65:65];
      80'b?????????????1??????????????????????????????????????????????????????????????????:
        _1472_ = b[66:66];
      80'b????????????1???????????????????????????????????????????????????????????????????:
        _1472_ = b[67:67];
      80'b???????????1????????????????????????????????????????????????????????????????????:
        _1472_ = b[68:68];
      80'b??????????1?????????????????????????????????????????????????????????????????????:
        _1472_ = b[69:69];
      80'b?????????1??????????????????????????????????????????????????????????????????????:
        _1472_ = b[70:70];
      80'b????????1???????????????????????????????????????????????????????????????????????:
        _1472_ = b[71:71];
      80'b???????1????????????????????????????????????????????????????????????????????????:
        _1472_ = b[72:72];
      80'b??????1?????????????????????????????????????????????????????????????????????????:
        _1472_ = b[73:73];
      80'b?????1??????????????????????????????????????????????????????????????????????????:
        _1472_ = b[74:74];
      80'b????1???????????????????????????????????????????????????????????????????????????:
        _1472_ = b[75:75];
      80'b???1????????????????????????????????????????????????????????????????????????????:
        _1472_ = b[76:76];
      80'b??1?????????????????????????????????????????????????????????????????????????????:
        _1472_ = b[77:77];
      80'b?1??????????????????????????????????????????????????????????????????????????????:
        _1472_ = b[78:78];
      80'b1???????????????????????????????????????????????????????????????????????????????:
        _1472_ = b[79:79];
      default:
        _1472_ = a;
    endcase
  endfunction
  assign _0790_ = _1472_(1'h1, 80'h00000000000000000000, { _0874_, _0873_, _0872_, _0871_, _0869_, _0868_, _0867_, _0866_, _0865_, _0864_, _0863_, _0862_, _0861_, _0860_, _0858_, _0857_, _0856_, _0855_, _0854_, _0853_, _0852_, _0851_, _0850_, _0849_, _0847_, _0846_, _0845_, _0844_, _0843_, _0842_, _0841_, _0840_, _0839_, _0838_, _0836_, _0835_, _0834_, _0833_, _0832_, _0831_, _0830_, _0829_, _0828_, _0827_, _0826_, _0825_, _0824_, _0823_, _0822_, _0821_, _0820_, _0819_, _0818_, _0817_, _0816_, _0815_, _0814_, _0813_, _0812_, _0811_, _0810_, _0809_, _0808_, _0807_, _0806_, _0805_, _0804_, _0803_, _0802_, _0801_, _0800_, _0799_, _0798_, _0797_, _0796_, _0795_, _0794_, _0793_, _0792_, _0791_ });
  assign _0791_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h50;
  assign _0792_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h4f;
  assign _0793_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h4e;
  assign _0794_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h4d;
  assign _0795_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h4c;
  assign _0796_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h4b;
  assign _0797_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h4a;
  assign _0798_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h49;
  assign _0799_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h48;
  assign _0800_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h47;
  assign _0801_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h46;
  assign _0802_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h45;
  assign _0803_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h44;
  assign _0804_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h43;
  assign _0805_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h42;
  assign _0806_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h41;
  assign _0807_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h40;
  assign _0808_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h3f;
  assign _0809_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h3e;
  assign _0810_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h3d;
  assign _0811_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h3c;
  assign _0812_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h3b;
  assign _0813_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h3a;
  assign _0814_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h39;
  assign _0815_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h38;
  assign _0816_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h37;
  assign _0817_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h36;
  assign _0818_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h35;
  assign _0819_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h34;
  assign _0820_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h33;
  assign _0821_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h32;
  assign _0822_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h31;
  assign _0823_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h30;
  assign _0824_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h2f;
  assign _0825_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h2e;
  assign _0826_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h2d;
  assign _0837_ = _0848_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:975.26-975.42|../vtr/verilog/stereovision3.v:975.22-982.25" *) 5'h19 : 5'h18;
  assign _0827_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h2c;
  assign _0828_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h2b;
  assign _0829_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h2a;
  assign _0830_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h29;
  assign _0831_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h28;
  assign _0832_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h27;
  assign _0833_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h26;
  assign _0834_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h25;
  assign _0835_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h24;
  assign _0836_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h23;
  assign _0838_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h22;
  assign _0839_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h21;
  assign _0840_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h20;
  assign _0841_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h1f;
  assign _0842_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h1e;
  assign _0843_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h1d;
  assign _0844_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h1c;
  assign _0845_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h1b;
  assign _0846_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h1a;
  assign _0847_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h19;
  assign _0849_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h18;
  assign _0850_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h17;
  assign _0851_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h16;
  assign _0852_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h15;
  assign _0853_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h13;
  assign _0854_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h12;
  assign _0855_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h11;
  assign _0856_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h10;
  assign _0857_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h0f;
  assign _0858_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h0e;
  assign _0860_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h0d;
  assign _0861_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h0c;
  assign _0862_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h0b;
  assign _0863_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h0a;
  assign _0864_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h09;
  assign _0865_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h08;
  assign _0866_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h07;
  assign _0867_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h06;
  assign _0868_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h05;
  assign _0869_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h04;
  assign _0870_ = reg_prog_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:642.7-1019.14" *) 5'h18;
  assign _0871_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h03;
  assign _0872_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h02;
  assign _0873_ = iic_state == (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) 7'h01;
  assign _0874_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:0.0-0.0|../vtr/verilog/stereovision3.v:144.8-637.17" *) iic_state;
  assign _0875_ = _0876_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:129.14-129.114|../vtr/verilog/stereovision3.v:129.10-138.13" *) 1'h1 : 1'h0;
  assign _0877_ = _0878_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:129.14-129.114|../vtr/verilog/stereovision3.v:129.10-138.13" *) { 2'h0, vidin_addr_reg1[18:11], vidin_addr_reg1[9:1] } : vidin_addr_reg;
  assign _0879_ = _0880_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:129.14-129.114|../vtr/verilog/stereovision3.v:129.10-138.13" *) vidin_rgb_reg2[7:0] : vidin_rgb_reg;
  assign _0881_ = _0882_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:107.14-107.36|../vtr/verilog/stereovision3.v:107.10-121.13" *) vidin_rgb_reg1[7:3] : tm3_vidin_vpo[4:0];
  assign _0883_ = _0884_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:107.14-107.36|../vtr/verilog/stereovision3.v:107.10-121.13" *) tm3_vidin_vpo[2:0] : vidin_rgb_reg1[2:0];
  assign _0885_ = _0886_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:107.14-107.36|../vtr/verilog/stereovision3.v:107.10-121.13" *) tm3_vidin_vpo[4:3] : vidin_rgb_reg1[9:8];
  assign _0887_ = _0888_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:107.14-107.36|../vtr/verilog/stereovision3.v:107.10-121.13" *) vidin_rgb_reg1[12:10] : tm3_vidin_vpo[7:5];
  assign _0889_ = _0890_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:107.14-107.36|../vtr/verilog/stereovision3.v:107.10-121.13" *) tm3_vidin_vpo[10:8] : vidin_rgb_reg1[15:13];
  assign _0891_ = _0892_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:107.14-107.36|../vtr/verilog/stereovision3.v:107.10-121.13" *) tm3_vidin_vpo[7:5] : vidin_rgb_reg1[18:16];
  assign _0893_ = _0894_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:107.14-107.36|../vtr/verilog/stereovision3.v:107.10-121.13" *) tm3_vidin_vpo[15:11] : vidin_rgb_reg1[23:19];
  assign _0895_ = _0896_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:107.14-107.36|../vtr/verilog/stereovision3.v:107.10-121.13" *) vidin_rgb_reg1 : vidin_rgb_reg2;
  assign _0897_ = _0898_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:107.14-107.36|../vtr/verilog/stereovision3.v:107.10-121.13" *) vidin_addr_reg1 : { vert, tm3_vidin_rts0, horiz };
  assign _0899_ = _0900_ ? (* src = "../vtr/verilog/stereovision3.v:102.17-102.69|../vtr/verilog/stereovision3.v:102.13-105.16" *) _0055_[7:0] : vert;
  assign _0901_ = _0902_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:96.14-96.34|../vtr/verilog/stereovision3.v:96.10-106.13" *) 8'h00 : _0899_;
  assign _0903_ = tm3_vidin_cref ? (* src = "../vtr/verilog/stereovision3.v:91.17-91.39|../vtr/verilog/stereovision3.v:91.13-94.16" *) horiz : _0057_[9:0];
  assign _0905_ = tm3_vidin_href ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:85.14-85.36|../vtr/verilog/stereovision3.v:85.10-95.13" *) _0903_ : 10'h000;
  assign _0907_ = iic_stop ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/stereovision3.v:961.26-961.42|../vtr/verilog/stereovision3.v:961.22-968.25" *) 5'h17 : 5'h18;
  assign tm3_vidin_sda = tm3_vidin_sda_xhdl0;
  assign _0014_ = temp_reg1;
  assign _0013_ = tm3_vidin_rts0;
  assign _0009_ = _0037_;
  assign _0004_ = _0034_;
  assign _0008_ = _0036_;
  assign _0007_ = _0035_;
  assign _0012_ = _0038_;
  assign _0002_ = creg2;
  assign _0001_ = creg1;
  assign _0000_ = tm3_vidin_cref;
  assign _0547_ = _0059_;
  assign _0578_ = _0403_;
  assign _0010_ = _0567_;
  assign _0599_ = _0407_;
  assign _0630_ = _0406_;
  assign _0005_ = _0620_;
  assign _0652_ = _0402_;
  assign _0011_ = _0641_;
  assign _0674_ = _0400_;
  assign _0046_ = _0685_;
  assign _0756_ = _0440_;
  assign _0045_ = _0767_;
  assign _0848_ = _0439_;
  assign _0044_ = _0859_;
  assign _0442_ = _0438_;
  assign _0043_ = _0443_;
  assign _0446_ = _0436_;
  assign _0042_ = _0447_;
  assign _0450_ = _0435_;
  assign _0041_ = _0451_;
  assign _0454_ = _0434_;
  assign _0040_ = _0455_;
  assign _0458_ = _0432_;
  assign _0039_ = _0459_;
  assign _0462_ = _0431_;
  assign _0033_ = _0463_;
  assign _0466_ = _0430_;
  assign _0032_ = _0467_;
  assign _0470_ = _0429_;
  assign _0031_ = _0471_;
  assign _0474_ = _0427_;
  assign _0030_ = _0475_;
  assign _0478_ = _0426_;
  assign _0029_ = _0479_;
  assign _0482_ = _0425_;
  assign _0028_ = _0483_;
  assign _0486_ = _0424_;
  assign _0027_ = _0487_;
  assign _0490_ = _0423_;
  assign _0026_ = _0491_;
  assign _0494_ = _0422_;
  assign _0025_ = _0495_;
  assign _0498_ = _0421_;
  assign _0024_ = _0499_;
  assign _0502_ = _0420_;
  assign _0054_ = _0503_;
  assign _0506_ = _0419_;
  assign _0053_ = _0507_;
  assign _0510_ = _0418_;
  assign _0052_ = _0511_;
  assign _0514_ = _0417_;
  assign _0051_ = _0515_;
  assign _0518_ = _0416_;
  assign _0050_ = _0519_;
  assign _0522_ = _0415_;
  assign _0049_ = _0523_;
  assign _0526_ = _0414_;
  assign _0048_ = _0527_;
  assign _0530_ = _0413_;
  assign _0047_ = _0531_;
  assign _0037_ = _0533_;
  assign _0034_ = _0563_;
  assign _0036_ = _0594_;
  assign _0035_ = _0624_;
  assign _0038_ = _0655_;
  assign _0015_ = _0657_;
  assign _0016_ = _0712_;
  assign _0006_ = _0790_;
  assign _0876_ = _0062_;
  assign _0020_ = _0875_;
  assign _0878_ = _0062_;
  assign _0019_ = _0877_;
  assign _0880_ = _0062_;
  assign _0023_ = _0879_;
  assign _0882_ = _0408_;
  assign _0021_[7:3] = _0881_;
  assign _0884_ = _0408_;
  assign _0021_[2:0] = _0883_;
  assign _0886_ = _0408_;
  assign _0021_[9:8] = _0885_;
  assign _0888_ = _0408_;
  assign _0021_[12:10] = _0887_;
  assign _0890_ = _0408_;
  assign _0021_[15:13] = _0889_;
  assign _0892_ = _0408_;
  assign _0021_[18:16] = _0891_;
  assign _0894_ = _0408_;
  assign _0021_[23:19] = _0893_;
  assign _0896_ = _0408_;
  assign _0022_ = _0895_;
  assign _0898_ = _0408_;
  assign _0018_ = _0897_;
  assign _0900_ = _0058_;
  assign _0902_ = _0437_;
  assign _0017_ = _0901_;
  assign _0904_ = _0433_;
  assign _0906_ = _0428_;
  assign _0003_ = _0905_;
  assign _0437_ = tm3_vidin_vs;
  assign _0408_ = tm3_vidin_cref;
  assign _0410_ = creg3;
  assign _0414_ = iic_stop;
  assign _0416_ = iic_stop;
  assign _0418_ = iic_stop;
  assign _0420_ = iic_stop;
  assign _0422_ = iic_stop;
  assign _0424_ = iic_stop;
  assign _0426_ = iic_stop;
  assign _0429_ = iic_stop;
  assign _0431_ = iic_stop;
  assign _0434_ = iic_stop;
  assign _0436_ = iic_stop;
  assign _0439_ = iic_stop;
  assign _0400_ = iic_stop;
  assign _0402_ = rst_done;
  assign _0405_ = temp_reg2;
  assign _0407_ = iic_start;
  assign _0685_ = _0663_;
  assign _0767_ = _0745_;
  assign _0859_ = _0837_;
  assign _0443_ = _0907_;
  assign _0447_ = _0445_;
  assign _0451_ = _0449_;
  assign _0455_ = _0453_;
  assign _0459_ = _0457_;
  assign _0463_ = _0461_;
  assign _0467_ = _0465_;
  assign _0471_ = _0469_;
  assign _0475_ = _0473_;
  assign _0479_ = _0477_;
  assign _0483_ = _0481_;
  assign _0487_ = _0485_;
  assign _0491_ = _0489_;
  assign _0495_ = _0493_;
  assign _0499_ = _0497_;
  assign _0503_ = _0501_;
  assign _0507_ = _0505_;
  assign _0511_ = _0509_;
  assign _0515_ = _0513_;
  assign _0519_ = _0517_;
  assign _0523_ = _0521_;
  assign _0527_ = _0525_;
  assign _0531_ = _0529_;
  assign _0655_ = 1'h1;
  assign _0289_ = 1'h1;
  assign _0399_ = _0172_;
  assign _0290_ = _0172_;
  assign _0173_ = _0656_;
  assign _0177_ = 1'h1;
  assign _0291_ = _0086_;
  assign _0178_ = _0086_;
  assign _0179_ = _0292_;
  assign _0180_ = _0293_;
  assign _0181_ = _0294_;
  assign _0182_ = _0295_;
  assign _0183_ = _0296_;
  assign _0184_ = _0297_;
  assign _0185_ = _0298_;
  assign _0186_ = _0299_;
  assign _0187_ = _0300_;
  assign _0188_ = _0301_;
  assign _0189_ = _0302_;
  assign _0190_ = _0303_;
  assign _0191_ = _0304_;
  assign _0192_ = _0305_;
  assign _0193_ = _0306_;
  assign _0194_ = _0307_;
  assign _0195_ = _0308_;
  assign _0196_ = _0309_;
  assign _0197_ = _0310_;
  assign _0198_ = _0311_;
  assign _0199_ = _0312_;
  assign _0200_ = _0313_;
  assign _0201_ = _0314_;
  assign _0202_ = _0315_;
  assign _0203_ = _0316_;
  assign _0204_ = _0317_;
  assign _0205_ = 1'h1;
  assign _0318_ = _0114_;
  assign _0206_ = _0114_;
  assign _0207_ = _0319_;
  assign _0208_ = _0320_;
  assign _0209_ = _0321_;
  assign _0210_ = _0322_;
  assign _0211_ = _0323_;
  assign _0212_ = _0324_;
  assign _0213_ = _0325_;
  assign _0214_ = _0326_;
  assign _0215_ = _0327_;
  assign _0216_ = _0328_;
  assign _0217_ = _0329_;
  assign _0218_ = _0330_;
  assign _0219_ = _0331_;
  assign _0220_ = _0332_;
  assign _0221_ = _0333_;
  assign _0222_ = _0334_;
  assign _0223_ = _0335_;
  assign _0224_ = _0336_;
  assign _0225_ = _0337_;
  assign _0226_ = _0338_;
  assign _0227_ = _0339_;
  assign _0228_ = _0340_;
  assign _0229_ = _0341_;
  assign _0230_ = _0342_;
  assign _0231_ = _0343_;
  assign _0232_ = _0344_;
  assign _0233_ = 1'h1;
  assign _0345_ = _0142_;
  assign _0234_ = _0142_;
  assign _0235_ = _0346_;
  assign _0236_ = _0347_;
  assign _0237_ = _0348_;
  assign _0238_ = _0349_;
  assign _0239_ = _0350_;
  assign _0240_ = _0351_;
  assign _0241_ = _0352_;
  assign _0242_ = _0353_;
  assign _0243_ = _0354_;
  assign _0244_ = _0355_;
  assign _0245_ = _0356_;
  assign _0246_ = _0357_;
  assign _0247_ = _0358_;
  assign _0248_ = _0359_;
  assign _0249_ = _0360_;
  assign _0250_ = _0361_;
  assign _0251_ = _0362_;
  assign _0252_ = _0363_;
  assign _0253_ = _0364_;
  assign _0254_ = _0365_;
  assign _0255_ = _0366_;
  assign _0256_ = _0367_;
  assign _0257_ = _0368_;
  assign _0258_ = _0369_;
  assign _0259_ = _0370_;
  assign _0260_ = _0371_;
  assign _0261_ = 1'h1;
  assign _0372_ = _0170_;
  assign _0262_ = _0170_;
  assign _0263_ = _0373_;
  assign _0264_ = _0374_;
  assign _0265_ = _0375_;
  assign _0266_ = _0376_;
  assign _0267_ = _0377_;
  assign _0268_ = _0378_;
  assign _0269_ = _0379_;
  assign _0270_ = _0380_;
  assign _0271_ = _0381_;
  assign _0272_ = _0382_;
  assign _0273_ = _0383_;
  assign _0274_ = _0384_;
  assign _0275_ = _0385_;
  assign _0276_ = _0386_;
  assign _0277_ = _0387_;
  assign _0278_ = _0388_;
  assign _0279_ = _0389_;
  assign _0280_ = _0390_;
  assign _0281_ = _0391_;
  assign _0282_ = _0392_;
  assign _0283_ = _0393_;
  assign _0284_ = _0394_;
  assign _0285_ = _0395_;
  assign _0286_ = _0396_;
  assign _0287_ = _0397_;
  assign _0288_ = _0398_;
endmodule
