

================================================================
== Vitis HLS Report for 'PE'
================================================================
* Date:           Tue Feb 25 14:23:55 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SDA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p_CIV-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.108 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9231|     9231|  92.310 us|  92.310 us|  9231|  9231|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                        |                              |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                Instance                |            Module            |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70  |PE_Pipeline_VITIS_LOOP_378_5  |     9229|     9229|  92.290 us|  92.290 us|  9229|  9229|       no|
        +----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     195|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    28|     3068|    5204|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      74|    -|
|Register             |        -|     -|      164|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    28|     3232|    5473|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------+---------+----+------+------+-----+
    |                Instance                |            Module            | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------+------------------------------+---------+----+------+------+-----+
    |grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70  |PE_Pipeline_VITIS_LOOP_378_5  |        0|  28|  3068|  5204|    0|
    +----------------------------------------+------------------------------+---------+----+------+------+-----+
    |Total                                   |                              |        0|  28|  3068|  5204|    0|
    +----------------------------------------+------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add308_1_fu_106_p2  |         +|   0|  0|  39|          32|           1|
    |add308_2_fu_112_p2  |         +|   0|  0|  39|          32|           2|
    |add308_3_fu_118_p2  |         +|   0|  0|  39|          32|           2|
    |sub270_fu_100_p2    |         +|   0|  0|  39|          32|           2|
    |sub_fu_94_p2        |         +|   0|  0|  39|          32|           3|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0| 195|         160|          10|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  20|          4|    1|          4|
    |fifo_SA_A_0_0_read     |   9|          2|    1|          2|
    |fifo_SA_O_0_0_0_write  |   9|          2|    1|          2|
    |fifo_SA_O_0_0_1_write  |   9|          2|    1|          2|
    |fifo_SA_O_0_0_2_write  |   9|          2|    1|          2|
    |fifo_SA_O_0_0_3_write  |   9|          2|    1|          2|
    |fifo_SA_W_0_0_read     |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  74|         16|    7|         16|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |add308_1_reg_154                                     |  32|   0|   32|          0|
    |add308_2_reg_159                                     |  32|   0|   32|          0|
    |add308_3_reg_164                                     |  32|   0|   32|          0|
    |ap_CS_fsm                                            |   3|   0|    3|          0|
    |grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70_ap_start_reg  |   1|   0|    1|          0|
    |sub270_reg_149                                       |  32|   0|   32|          0|
    |sub_reg_144                                          |  32|   0|   32|          0|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                | 164|   0|  164|          0|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|               PE|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|               PE|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|               PE|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|               PE|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|               PE|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|               PE|  return value|
|fifo_SA_A_0_0_dout      |   in|   32|     ap_fifo|    fifo_SA_A_0_0|       pointer|
|fifo_SA_A_0_0_empty_n   |   in|    1|     ap_fifo|    fifo_SA_A_0_0|       pointer|
|fifo_SA_A_0_0_read      |  out|    1|     ap_fifo|    fifo_SA_A_0_0|       pointer|
|fifo_SA_W_0_0_dout      |   in|   32|     ap_fifo|    fifo_SA_W_0_0|       pointer|
|fifo_SA_W_0_0_empty_n   |   in|    1|     ap_fifo|    fifo_SA_W_0_0|       pointer|
|fifo_SA_W_0_0_read      |  out|    1|     ap_fifo|    fifo_SA_W_0_0|       pointer|
|fifo_SA_O_0_0_0_din     |  out|   32|     ap_fifo|  fifo_SA_O_0_0_0|       pointer|
|fifo_SA_O_0_0_0_full_n  |   in|    1|     ap_fifo|  fifo_SA_O_0_0_0|       pointer|
|fifo_SA_O_0_0_0_write   |  out|    1|     ap_fifo|  fifo_SA_O_0_0_0|       pointer|
|fifo_SA_O_0_0_1_din     |  out|   32|     ap_fifo|  fifo_SA_O_0_0_1|       pointer|
|fifo_SA_O_0_0_1_full_n  |   in|    1|     ap_fifo|  fifo_SA_O_0_0_1|       pointer|
|fifo_SA_O_0_0_1_write   |  out|    1|     ap_fifo|  fifo_SA_O_0_0_1|       pointer|
|fifo_SA_O_0_0_2_din     |  out|   32|     ap_fifo|  fifo_SA_O_0_0_2|       pointer|
|fifo_SA_O_0_0_2_full_n  |   in|    1|     ap_fifo|  fifo_SA_O_0_0_2|       pointer|
|fifo_SA_O_0_0_2_write   |  out|    1|     ap_fifo|  fifo_SA_O_0_0_2|       pointer|
|fifo_SA_O_0_0_3_din     |  out|   32|     ap_fifo|  fifo_SA_O_0_0_3|       pointer|
|fifo_SA_O_0_0_3_full_n  |   in|    1|     ap_fifo|  fifo_SA_O_0_0_3|       pointer|
|fifo_SA_O_0_0_3_write   |  out|    1|     ap_fifo|  fifo_SA_O_0_0_3|       pointer|
|num                     |   in|   32|     ap_none|              num|        scalar|
|num_a_sa                |   in|   32|     ap_none|         num_a_sa|        scalar|
|mode                    |   in|    1|     ap_none|             mode|        scalar|
+------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%mode_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mode"   --->   Operation 4 'read' 'mode_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%num_a_sa_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_a_sa"   --->   Operation 5 'read' 'num_a_sa_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%num_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num"   --->   Operation 6 'read' 'num_read' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.79>
ST_2 : Operation 7 [1/1] (0.79ns)   --->   "%sub = add i32 %num_a_sa_read, i32 6"   --->   Operation 7 'add' 'sub' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 8 [1/1] (0.79ns)   --->   "%sub270 = add i32 %num_read, i32 4294967295"   --->   Operation 8 'add' 'sub270' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.79ns)   --->   "%add308_1 = add i32 %num_a_sa_read, i32 1"   --->   Operation 9 'add' 'add308_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.79ns)   --->   "%add308_2 = add i32 %num_a_sa_read, i32 2"   --->   Operation 10 'add' 'add308_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.79ns)   --->   "%add308_3 = add i32 %num_a_sa_read, i32 3"   --->   Operation 11 'add' 'add308_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 12 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [2/2] (0.00ns)   --->   "%call_ln0 = call void @PE_Pipeline_VITIS_LOOP_378_5, i32 %sub, i1 %mode_read, i32 %sub270, i32 %num_read, i32 %num_a_sa_read, i32 %fifo_SA_W_0_0, i32 %fifo_SA_A_0_0, i32 %fifo_SA_O_0_0_0, i32 %fifo_SA_O_0_0_1, i32 %fifo_SA_O_0_0_2, i32 %fifo_SA_O_0_0_3, i32 %add308_3, i32 %add308_2, i32 %add308_1"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_0_0_0, i64 666, i64 204, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_0_0_1, i64 666, i64 204, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_0_0_2, i64 666, i64 204, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_0_0_3, i64 666, i64 204, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_0_0_3, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_0_0_2, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_0_0_1, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_0_0_0, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_W_0_0, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_A_0_0, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln0 = call void @PE_Pipeline_VITIS_LOOP_378_5, i32 %sub, i1 %mode_read, i32 %sub270, i32 %num_read, i32 %num_a_sa_read, i32 %fifo_SA_W_0_0, i32 %fifo_SA_A_0_0, i32 %fifo_SA_O_0_0_0, i32 %fifo_SA_O_0_0_1, i32 %fifo_SA_O_0_0_2, i32 %fifo_SA_O_0_0_3, i32 %add308_3, i32 %add308_2, i32 %add308_1"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln556 = ret" [tools.cpp:556]   --->   Operation 25 'ret' 'ret_ln556' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_SA_A_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_W_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_0_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_0_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_O_0_0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ num]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ num_a_sa]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mode]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
mode_read         (read         ) [ 0011]
num_a_sa_read     (read         ) [ 0011]
num_read          (read         ) [ 0011]
sub               (add          ) [ 0001]
sub270            (add          ) [ 0001]
add308_1          (add          ) [ 0001]
add308_2          (add          ) [ 0001]
add308_3          (add          ) [ 0001]
empty             (wait         ) [ 0000]
specmemcore_ln0   (specmemcore  ) [ 0000]
specmemcore_ln0   (specmemcore  ) [ 0000]
specmemcore_ln0   (specmemcore  ) [ 0000]
specmemcore_ln0   (specmemcore  ) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
call_ln0          (call         ) [ 0000]
ret_ln556         (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_SA_A_0_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_A_0_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_SA_W_0_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_W_0_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_SA_O_0_0_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_0_0_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fifo_SA_O_0_0_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_0_0_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fifo_SA_O_0_0_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_0_0_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fifo_SA_O_0_0_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_O_0_0_3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="num">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="num_a_sa">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_a_sa"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="mode">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PE_Pipeline_VITIS_LOOP_378_5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="mode_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mode_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="num_a_sa_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_a_sa_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="num_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="1" slack="1"/>
<pin id="74" dir="0" index="3" bw="32" slack="0"/>
<pin id="75" dir="0" index="4" bw="32" slack="1"/>
<pin id="76" dir="0" index="5" bw="32" slack="1"/>
<pin id="77" dir="0" index="6" bw="32" slack="0"/>
<pin id="78" dir="0" index="7" bw="32" slack="0"/>
<pin id="79" dir="0" index="8" bw="32" slack="0"/>
<pin id="80" dir="0" index="9" bw="32" slack="0"/>
<pin id="81" dir="0" index="10" bw="32" slack="0"/>
<pin id="82" dir="0" index="11" bw="32" slack="0"/>
<pin id="83" dir="0" index="12" bw="32" slack="0"/>
<pin id="84" dir="0" index="13" bw="32" slack="0"/>
<pin id="85" dir="0" index="14" bw="32" slack="0"/>
<pin id="86" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="sub_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="1"/>
<pin id="96" dir="0" index="1" bw="4" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="sub270_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="1"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub270/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="add308_1_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="1"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add308_1/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="add308_2_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="1"/>
<pin id="114" dir="0" index="1" bw="3" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add308_2/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="add308_3_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="1"/>
<pin id="120" dir="0" index="1" bw="3" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add308_3/2 "/>
</bind>
</comp>

<comp id="124" class="1005" name="mode_read_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="1"/>
<pin id="126" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="mode_read "/>
</bind>
</comp>

<comp id="129" class="1005" name="num_a_sa_read_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="1"/>
<pin id="131" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_a_sa_read "/>
</bind>
</comp>

<comp id="138" class="1005" name="num_read_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="1"/>
<pin id="140" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_read "/>
</bind>
</comp>

<comp id="144" class="1005" name="sub_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="1"/>
<pin id="146" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="149" class="1005" name="sub270_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="1"/>
<pin id="151" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub270 "/>
</bind>
</comp>

<comp id="154" class="1005" name="add308_1_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="1"/>
<pin id="156" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add308_1 "/>
</bind>
</comp>

<comp id="159" class="1005" name="add308_2_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="1"/>
<pin id="161" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add308_2 "/>
</bind>
</comp>

<comp id="164" class="1005" name="add308_3_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="1"/>
<pin id="166" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add308_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="18" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="16" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="20" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="14" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="20" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="12" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="87"><net_src comp="34" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="70" pin=6"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="70" pin=7"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="70" pin=8"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="70" pin=9"/></net>

<net id="92"><net_src comp="8" pin="0"/><net_sink comp="70" pin=10"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="70" pin=11"/></net>

<net id="98"><net_src comp="22" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="99"><net_src comp="94" pin="2"/><net_sink comp="70" pin=1"/></net>

<net id="104"><net_src comp="24" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="105"><net_src comp="100" pin="2"/><net_sink comp="70" pin=3"/></net>

<net id="110"><net_src comp="26" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="111"><net_src comp="106" pin="2"/><net_sink comp="70" pin=14"/></net>

<net id="116"><net_src comp="28" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="117"><net_src comp="112" pin="2"/><net_sink comp="70" pin=13"/></net>

<net id="122"><net_src comp="30" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="123"><net_src comp="118" pin="2"/><net_sink comp="70" pin=12"/></net>

<net id="127"><net_src comp="52" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="132"><net_src comp="58" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="134"><net_src comp="129" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="135"><net_src comp="129" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="136"><net_src comp="129" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="137"><net_src comp="129" pin="1"/><net_sink comp="70" pin=5"/></net>

<net id="141"><net_src comp="64" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="143"><net_src comp="138" pin="1"/><net_sink comp="70" pin=4"/></net>

<net id="147"><net_src comp="94" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="152"><net_src comp="100" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="70" pin=3"/></net>

<net id="157"><net_src comp="106" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="70" pin=14"/></net>

<net id="162"><net_src comp="112" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="70" pin=13"/></net>

<net id="167"><net_src comp="118" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="70" pin=12"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_SA_O_0_0_0 | {2 3 }
	Port: fifo_SA_O_0_0_1 | {2 3 }
	Port: fifo_SA_O_0_0_2 | {2 3 }
	Port: fifo_SA_O_0_0_3 | {2 3 }
 - Input state : 
	Port: PE : fifo_SA_A_0_0 | {2 3 }
	Port: PE : fifo_SA_W_0_0 | {2 3 }
	Port: PE : num | {1 }
	Port: PE : num_a_sa | {1 }
	Port: PE : mode | {1 }
  - Chain level:
	State 1
	State 2
		call_ln0 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|---------|
| Operation|             Functional Unit            |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|---------|
|   call   | grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70 |    28   |  22.532 |   3594  |   4087  |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |                sub_fu_94               |    0    |    0    |    0    |    39   |
|          |              sub270_fu_100             |    0    |    0    |    0    |    39   |
|    add   |             add308_1_fu_106            |    0    |    0    |    0    |    39   |
|          |             add308_2_fu_112            |    0    |    0    |    0    |    39   |
|          |             add308_3_fu_118            |    0    |    0    |    0    |    39   |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |          mode_read_read_fu_52          |    0    |    0    |    0    |    0    |
|   read   |        num_a_sa_read_read_fu_58        |    0    |    0    |    0    |    0    |
|          |           num_read_read_fu_64          |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|   Total  |                                        |    28   |  22.532 |   3594  |   4282  |
|----------|----------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   add308_1_reg_154  |   32   |
|   add308_2_reg_159  |   32   |
|   add308_3_reg_164  |   32   |
|  mode_read_reg_124  |    1   |
|num_a_sa_read_reg_129|   32   |
|   num_read_reg_138  |   32   |
|    sub270_reg_149   |   32   |
|     sub_reg_144     |   32   |
+---------------------+--------+
|        Total        |   225  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------|------|------|------|--------||---------||---------|
|                  Comp                  |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------|------|------|------|--------||---------||---------|
| grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70 |  p1  |   2  |  32  |   64   ||    9    |
| grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70 |  p3  |   2  |  32  |   64   ||    9    |
| grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70 |  p12 |   2  |  32  |   64   ||    9    |
| grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70 |  p13 |   2  |  32  |   64   ||    9    |
| grp_PE_Pipeline_VITIS_LOOP_378_5_fu_70 |  p14 |   2  |  32  |   64   ||    9    |
|----------------------------------------|------|------|------|--------||---------||---------|
|                  Total                 |      |      |      |   320  ||   1.81  ||    45   |
|----------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   28   |   22   |  3594  |  4282  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   45   |
|  Register |    -   |    -   |   225  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   28   |   24   |  3819  |  4327  |
+-----------+--------+--------+--------+--------+
