

================================================================
== Vitis HLS Report for 'process_data_Pipeline_first_chan_loop_first_chan_frame_loop'
================================================================
* Date:           Mon Aug  7 11:49:38 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        processapa
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.151 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    25606|    25606|  0.256 ms|  0.256 ms|  25606|  25606|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                         |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                Loop Name                |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- first_chan_loop_first_chan_frame_loop  |    25604|    25604|         6|          1|          1|  25600|       yes|
        +-----------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.94>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 9 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%iChan = alloca i32 1"   --->   Operation 11 'alloca' 'iChan' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.46ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln0 = store i9 0, i9 %iChan"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%store_ln0 = store i21 0, i21 %sum"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc43"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i15 %indvar_flatten" [kernel.cpp:104]   --->   Operation 18 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.08ns)   --->   "%icmp_ln104 = icmp_eq  i15 %indvar_flatten_load, i15 25600" [kernel.cpp:104]   --->   Operation 20 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.08ns)   --->   "%add_ln104 = add i15 %indvar_flatten_load, i15 1" [kernel.cpp:104]   --->   Operation 21 'add' 'add_ln104' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %for.inc48, void %second_chan_loop.exitStub" [kernel.cpp:104]   --->   Operation 22 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [kernel.cpp:110]   --->   Operation 23 'load' 'i_load' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%iChan_load = load i9 %iChan" [kernel.cpp:104]   --->   Operation 24 'load' 'iChan_load' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.90ns)   --->   "%iChan_3 = add i9 %iChan_load, i9 1" [kernel.cpp:104]   --->   Operation 25 'add' 'iChan_3' <Predicate = (!icmp_ln104)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.85ns)   --->   "%icmp_ln110 = icmp_eq  i7 %i_load, i7 100" [kernel.cpp:110]   --->   Operation 26 'icmp' 'icmp_ln110' <Predicate = (!icmp_ln104)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.37ns)   --->   "%select_ln104 = select i1 %icmp_ln110, i7 0, i7 %i_load" [kernel.cpp:104]   --->   Operation 27 'select' 'select_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%select_ln104_2 = select i1 %icmp_ln110, i9 %iChan_3, i9 %iChan_load" [kernel.cpp:104]   --->   Operation 28 'select' 'select_ln104_2' <Predicate = (!icmp_ln104)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%select_ln104_2_cast = zext i9 %select_ln104_2" [kernel.cpp:104]   --->   Operation 29 'zext' 'select_ln104_2_cast' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 30 [3/3] (1.08ns) (grouped into DSP with root node add_ln112)   --->   "%mul_ln112 = mul i18 %select_ln104_2_cast, i18 750" [kernel.cpp:104]   --->   Operation 30 'mul' 'mul_ln112' <Predicate = (!icmp_ln104)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty = trunc i7 %select_ln104" [kernel.cpp:104]   --->   Operation 31 'trunc' 'empty' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %select_ln104, i32 3, i32 6" [kernel.cpp:106]   --->   Operation 32 'partselect' 'lshr_ln' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.85ns)   --->   "%add_ln110 = add i7 %select_ln104, i7 1" [kernel.cpp:110]   --->   Operation 33 'add' 'add_ln110' <Predicate = (!icmp_ln104)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.85ns)   --->   "%ifzero = icmp_eq  i7 %add_ln110, i7 100" [kernel.cpp:110]   --->   Operation 34 'icmp' 'ifzero' <Predicate = (!icmp_ln104)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln110 = br i1 %ifzero, void %ifFalse, void %ifTrue" [kernel.cpp:110]   --->   Operation 35 'br' 'br_ln110' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.46ns)   --->   "%store_ln104 = store i15 %add_ln104, i15 %indvar_flatten" [kernel.cpp:104]   --->   Operation 36 'store' 'store_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.46>
ST_1 : Operation 37 [1/1] (0.46ns)   --->   "%store_ln104 = store i9 %select_ln104_2, i9 %iChan" [kernel.cpp:104]   --->   Operation 37 'store' 'store_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.46>
ST_1 : Operation 38 [1/1] (0.46ns)   --->   "%store_ln110 = store i7 %add_ln110, i7 %i" [kernel.cpp:110]   --->   Operation 38 'store' 'store_ln110' <Predicate = (!icmp_ln104)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.08>
ST_2 : Operation 39 [2/3] (1.08ns) (grouped into DSP with root node add_ln112)   --->   "%mul_ln112 = mul i18 %select_ln104_2_cast, i18 750" [kernel.cpp:104]   --->   Operation 39 'mul' 'mul_ln112' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.83>
ST_3 : Operation 40 [1/3] (0.00ns) (grouped into DSP with root node add_ln112)   --->   "%mul_ln112 = mul i18 %select_ln104_2_cast, i18 750" [kernel.cpp:104]   --->   Operation 40 'mul' 'mul_ln112' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln112_1 = zext i4 %lshr_ln" [kernel.cpp:112]   --->   Operation 41 'zext' 'zext_ln112_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln112 = add i18 %mul_ln112, i18 %zext_ln112_1" [kernel.cpp:112]   --->   Operation 42 'add' 'add_ln112' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.12>
ST_4 : Operation 43 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln112 = add i18 %mul_ln112, i18 %zext_ln112_1" [kernel.cpp:112]   --->   Operation 43 'add' 'add_ln112' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln112_2 = zext i18 %add_ln112" [kernel.cpp:112]   --->   Operation 44 'zext' 'zext_ln112_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_addr = getelementptr i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors, i64 0, i64 %zext_ln112_2" [kernel.cpp:112]   --->   Operation 45 'getelementptr' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_addr = getelementptr i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2, i64 0, i64 %zext_ln112_2" [kernel.cpp:112]   --->   Operation 46 'getelementptr' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_addr = getelementptr i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3, i64 0, i64 %zext_ln112_2" [kernel.cpp:112]   --->   Operation 47 'getelementptr' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_addr = getelementptr i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4, i64 0, i64 %zext_ln112_2" [kernel.cpp:112]   --->   Operation 48 'getelementptr' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_addr = getelementptr i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5, i64 0, i64 %zext_ln112_2" [kernel.cpp:112]   --->   Operation 49 'getelementptr' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_addr = getelementptr i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6, i64 0, i64 %zext_ln112_2" [kernel.cpp:112]   --->   Operation 50 'getelementptr' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_addr = getelementptr i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7, i64 0, i64 %zext_ln112_2" [kernel.cpp:112]   --->   Operation 51 'getelementptr' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_addr = getelementptr i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8, i64 0, i64 %zext_ln112_2" [kernel.cpp:112]   --->   Operation 52 'getelementptr' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [2/2] (1.29ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_load = load i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_addr" [kernel.cpp:112]   --->   Operation 53 'load' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_4 : Operation 54 [2/2] (1.29ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_load = load i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_addr" [kernel.cpp:112]   --->   Operation 54 'load' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_4 : Operation 55 [2/2] (1.29ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_load = load i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_addr" [kernel.cpp:112]   --->   Operation 55 'load' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_4 : Operation 56 [2/2] (1.29ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_load = load i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_addr" [kernel.cpp:112]   --->   Operation 56 'load' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_4 : Operation 57 [2/2] (1.29ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_load = load i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_addr" [kernel.cpp:112]   --->   Operation 57 'load' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_4 : Operation 58 [2/2] (1.29ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_load = load i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_addr" [kernel.cpp:112]   --->   Operation 58 'load' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_4 : Operation 59 [2/2] (1.29ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_load = load i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_addr" [kernel.cpp:112]   --->   Operation 59 'load' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_4 : Operation 60 [2/2] (1.29ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_load = load i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_addr" [kernel.cpp:112]   --->   Operation 60 'load' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>

State 5 <SV = 4> <Delay = 1.29>
ST_5 : Operation 61 [1/2] (1.29ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_load = load i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_addr" [kernel.cpp:112]   --->   Operation 61 'load' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_5 : Operation 62 [1/2] (1.29ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_load = load i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_addr" [kernel.cpp:112]   --->   Operation 62 'load' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_5 : Operation 63 [1/2] (1.29ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_load = load i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_addr" [kernel.cpp:112]   --->   Operation 63 'load' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_5 : Operation 64 [1/2] (1.29ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_load = load i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_addr" [kernel.cpp:112]   --->   Operation 64 'load' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_5 : Operation 65 [1/2] (1.29ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_load = load i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_addr" [kernel.cpp:112]   --->   Operation 65 'load' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_5 : Operation 66 [1/2] (1.29ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_load = load i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_addr" [kernel.cpp:112]   --->   Operation 66 'load' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_5 : Operation 67 [1/2] (1.29ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_load = load i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_addr" [kernel.cpp:112]   --->   Operation 67 'load' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_5 : Operation 68 [1/2] (1.29ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_load = load i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_addr" [kernel.cpp:112]   --->   Operation 68 'load' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 87 'ret' 'ret_ln0' <Predicate = (icmp_ln104)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.15>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%sum_load = load i21 %sum" [kernel.cpp:104]   --->   Operation 69 'load' 'sum_load' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @first_chan_loop_first_chan_frame_loop_str"   --->   Operation 70 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25600, i64 25600, i64 25600"   --->   Operation 71 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node sum_1)   --->   "%select_ln104_1 = select i1 %icmp_ln110, i21 0, i21 %sum_load" [kernel.cpp:104]   --->   Operation 72 'select' 'select_ln104_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i9 %select_ln104_2" [kernel.cpp:104]   --->   Operation 73 'zext' 'zext_ln104' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 74 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%specloopname_ln110 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [kernel.cpp:110]   --->   Operation 75 'specloopname' 'specloopname_ln110' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.71ns)   --->   "%tmp_5 = mux i14 @_ssdm_op_Mux.ap_auto.8i14.i3, i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_load, i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_load, i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_load, i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_load, i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_load, i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_load, i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_load, i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_load, i3 %empty" [kernel.cpp:112]   --->   Operation 76 'mux' 'tmp_5' <Predicate = true> <Delay = 0.71> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node sum_1)   --->   "%zext_ln112 = zext i14 %tmp_5" [kernel.cpp:112]   --->   Operation 77 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (1.12ns) (out node of the LUT)   --->   "%sum_1 = add i21 %zext_ln112, i21 %select_ln104_1" [kernel.cpp:112]   --->   Operation 78 'add' 'sum_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i21 %sum_1" [kernel.cpp:114]   --->   Operation 79 'zext' 'zext_ln114' <Predicate = (ifzero)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (3.01ns)   --->   "%mul_ln114 = mul i43 %zext_ln114, i43 2684355" [kernel.cpp:114]   --->   Operation 80 'mul' 'mul_ln114' <Predicate = (ifzero)> <Delay = 3.01> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.01> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i14 @_ssdm_op_PartSelect.i14.i43.i32.i32, i43 %mul_ln114, i32 28, i32 41" [kernel.cpp:114]   --->   Operation 81 'partselect' 'trunc_ln9' <Predicate = (ifzero)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%ave_addr = getelementptr i14 %ave, i64 0, i64 %zext_ln104" [kernel.cpp:114]   --->   Operation 82 'getelementptr' 'ave_addr' <Predicate = (ifzero)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (1.29ns)   --->   "%store_ln114 = store i14 %trunc_ln9, i8 %ave_addr" [kernel.cpp:114]   --->   Operation 83 'store' 'store_ln114' <Predicate = (ifzero)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 256> <RAM>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 84 'br' 'br_ln0' <Predicate = (ifzero)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.46ns)   --->   "%store_ln112 = store i21 %sum_1, i21 %sum" [kernel.cpp:112]   --->   Operation 85 'store' 'store_ln112' <Predicate = true> <Delay = 0.46>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc43"   --->   Operation 86 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.945ns
The critical path consists of the following:
	'alloca' operation ('i') [11]  (0.000 ns)
	'load' operation ('i_load', kernel.cpp:110) on local variable 'i' [27]  (0.000 ns)
	'icmp' operation ('icmp_ln110', kernel.cpp:110) [32]  (0.856 ns)
	'select' operation ('select_ln104', kernel.cpp:104) [33]  (0.378 ns)
	'add' operation ('add_ln110', kernel.cpp:110) [65]  (0.856 ns)
	'icmp' operation ('ifzero', kernel.cpp:110) [66]  (0.856 ns)

 <State 2>: 1.088ns
The critical path consists of the following:
	'mul' operation of DSP[44] ('mul_ln112', kernel.cpp:104) [38]  (1.088 ns)

 <State 3>: 0.831ns
The critical path consists of the following:
	'mul' operation of DSP[44] ('mul_ln112', kernel.cpp:104) [38]  (0.000 ns)
	'add' operation of DSP[44] ('add_ln112', kernel.cpp:112) [44]  (0.831 ns)

 <State 4>: 2.128ns
The critical path consists of the following:
	'add' operation of DSP[44] ('add_ln112', kernel.cpp:112) [44]  (0.831 ns)
	'getelementptr' operation ('process_data_int_char_FDHDChannelMapSP_int_adc_vectors_addr', kernel.cpp:112) [46]  (0.000 ns)
	'load' operation ('process_data_int_char_FDHDChannelMapSP_int_adc_vectors_load', kernel.cpp:112) on array 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors' [54]  (1.297 ns)

 <State 5>: 1.297ns
The critical path consists of the following:
	'load' operation ('process_data_int_char_FDHDChannelMapSP_int_adc_vectors_load', kernel.cpp:112) on array 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors' [54]  (1.297 ns)

 <State 6>: 6.151ns
The critical path consists of the following:
	'mux' operation ('tmp_5', kernel.cpp:112) [62]  (0.713 ns)
	'add' operation ('sum', kernel.cpp:112) [64]  (1.128 ns)
	'mul' operation ('mul_ln114', kernel.cpp:114) [70]  (3.014 ns)
	'store' operation ('store_ln114', kernel.cpp:114) of variable 'trunc_ln9', kernel.cpp:114 on array 'ave' [73]  (1.297 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
