// updown counter here the counter upcounts only if enable is 1 and downcounts if enable is 0

module counter(q,rst,clk,en);
input clk,rst;
output reg [3:0] q;
input en;
always@(posedge clk or posedge rst)
begin
if(rst)
q<=4'd0;
else if(en)
q<=q+4'd1;
else
q<=q-4'd1;
end
endmodule
