# Microsemi Physical design constraints file

# Version: PolarFire v2.0 12.200.0.17

# Design Name: top

# Input Netlist Format: EDIF 

# Family: PolarFire , Die: MPF300TS_ES , Package: FCG1152 , Speed grade: -1 

# Date generated: Thu Oct 26 17:04:20 2017 


#
# Local clock constraints
#


#
# Region constraints
#


#
# Core cell constraints
#


#set_location -inst_name PF_CCC_01_0/PF_CCC_01_0/pll_inst_0 -fixed true -x 0 -y 377

set_location -inst_name TOP_SERDES_0/XCVR_Block_0/XCVR_CLK_0/PF_XCVR_REF_CLK_C0_0/I_IO -fixed true -x 2466 -y 71
set_location -inst_name TOP_SERDES_0/XCVR_Block_0/XCVR_PLL_0_inst_0/XCVR_PLL_0_0/txpll_isnt_0 -fixed true -x 2460 -y 20
set_location -inst_name TOP_SERDES_0/XCVR_Block_0/XCVR_IF_0/I_XCVR/LANE0 -fixed true -x 2460 -y 17

set_location -inst_name DigiInterface_0/DigiLink_0/PF_XCVR_0_0/I_XCVR/LANE0 -fixed true -x 2460 -y 98
set_location -inst_name DigiInterface_0/DigiLink_0/PF_XCVR_0_0/I_XCVR/LANE1  -fixed true -x 2460 -y 125
set_location -inst_name DigiInterface_0/DigiLink_0/PF_TX_PLL_0_0/PF_TX_PLL_0_0/txpll_isnt_0 -fixed true -x 2466 -y 101
set_location -inst_name DigiInterface_0/DigiLink_0/PF_XCVR_REF_CLK_0_0/PF_XCVR_REF_CLK_0_0/I_IO -fixed true -x 2467 -y 152

set_location -inst_name DigiInterface_0/DigiLink_1/PF_XCVR_0_0/I_XCVR/LANE0 -fixed true -x 2460 -y 317
set_location -inst_name DigiInterface_0/DigiLink_1/PF_XCVR_0_0/I_XCVR/LANE1  -fixed true -x 2460 -y 344
set_location -inst_name DigiInterface_0/DigiLink_1/PF_TX_PLL_0_0/PF_TX_PLL_0_0/txpll_isnt_0 -fixed true -x 2466 -y 320
set_location -inst_name DigiInterface_0/DigiLink_1/PF_XCVR_REF_CLK_0_0/PF_XCVR_REF_CLK_0_0/I_IO -fixed true -x 2467 -y 371

set_location -inst_name DDRInterface_0/DDR3_Cntrl_0/DDRPHY_BLK_0/LANE_1_IOD_READ_TRAINING/I_IOD_0 -fixed true -x 648 -y 378
set_location -inst_name DDRInterface_0/DDR3_Cntrl_0/DLL_0/dll_inst_0 -fixed true -x 3 -y 377
set_location -inst_name DDRInterface_0/DDR3_Cntrl_0/DDRPHY_BLK_0/LANE_2_IOD_READ_TRAINING/I_IOD_0 -fixed true -x 792 -y 378
set_location -inst_name DDRInterface_0/DDR3_Cntrl_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL -fixed true -x 659 -y 378
set_location -inst_name DDRInterface_0/DDR3_Cntrl_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL -fixed true -x 503 -y 378
set_location -inst_name DDRInterface_0/DDR3_Cntrl_0/DDRPHY_BLK_0/IOD_BCLK_TRAINING/I_IOD_0 -fixed true -x 60 -y 378
set_location -inst_name DDRInterface_0/DDR3_Cntrl_0/DDRPHY_BLK_0/LANE_0_IOD_READ_TRAINING/I_IOD_0 -fixed true -x 492 -y 378
set_location -inst_name DDRInterface_0/DDR3_Cntrl_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL -fixed true -x 803 -y 378
set_location -inst_name DDRInterface_0/DDR3_Cntrl_0/CCC_0/pll_inst_0 -fixed true -x 1 -y 377
set_location -inst_name DDRInterface_0/DDR3_Cntrl_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL -fixed true -x 947 -y 378
set_location -inst_name DDRInterface_0/DDR3_Cntrl_0/DDRPHY_BLK_0/LANE_3_IOD_READ_TRAINING/I_IOD_0 -fixed true -x 936 -y 378
