ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.syntax unified
  16              		.file	"CY_EINK_SPIM.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.CY_EINK_SPIM_Interrupt,"ax",%progbits
  21              		.align	2
  22              		.thumb
  23              		.thumb_func
  24              		.type	CY_EINK_SPIM_Interrupt, %function
  25              	CY_EINK_SPIM_Interrupt:
  26              	.LFB268:
  27              		.file 1 "Generated_Source\\PSoC6\\CY_EINK_SPIM.h"
   1:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /***************************************************************************//**
   2:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * \file CY_EINK_SPIM.h
   3:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * \version 2.0
   4:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
   5:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *  This file provides constants and parameter values for the SPI component.
   6:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
   7:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ********************************************************************************
   8:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * \copyright
   9:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Copyright 2016-2017, Cypress Semiconductor Corporation. All rights reserved.
  10:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * You may use this file only in accordance with the license, terms, conditions,
  11:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * disclaimers, and limitations in the end user license agreement accompanying
  12:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * the software package with which this file was provided.
  13:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
  14:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
  15:Generated_Source\PSoC6/CY_EINK_SPIM.h **** #if !defined(CY_EINK_SPIM_CY_SCB_SPI_PDL_H)
  16:Generated_Source\PSoC6/CY_EINK_SPIM.h **** #define CY_EINK_SPIM_CY_SCB_SPI_PDL_H
  17:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
  18:Generated_Source\PSoC6/CY_EINK_SPIM.h **** #include "cyfitter.h"
  19:Generated_Source\PSoC6/CY_EINK_SPIM.h **** #include "scb/cy_scb_spi.h"
  20:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
  21:Generated_Source\PSoC6/CY_EINK_SPIM.h **** #if defined(__cplusplus)
  22:Generated_Source\PSoC6/CY_EINK_SPIM.h **** extern "C" {
  23:Generated_Source\PSoC6/CY_EINK_SPIM.h **** #endif
  24:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
  25:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /***************************************
  26:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *        Function Prototypes
  27:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ***************************************/
  28:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /**
  29:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * \addtogroup group_general
  30:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * @{
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 2


  31:Generated_Source\PSoC6/CY_EINK_SPIM.h **** */
  32:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /* Component specific functions. */
  33:Generated_Source\PSoC6/CY_EINK_SPIM.h **** void CY_EINK_SPIM_Start(void);
  34:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
  35:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /* Basic functions. */
  36:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE cy_en_scb_spi_status_t CY_EINK_SPIM_Init(cy_stc_scb_spi_config_t const *config);
  37:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_DeInit(void);
  38:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_Enable(void);
  39:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_Disable(void);
  40:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
  41:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /* Register callback. */
  42:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_RegisterCallback(cy_cb_scb_spi_handle_events_t callback);
  43:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
  44:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /* Bus state. */
  45:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE bool CY_EINK_SPIM_IsBusBusy(void);
  46:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
  47:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /* Slave select control. */
  48:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_SetActiveSlaveSelect(cy_en_scb_spi_slave_select_t slaveSelect);
  49:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_SetActiveSlaveSelectPolarity(cy_en_scb_spi_slave_select_t slaveSe
  50:Generated_Source\PSoC6/CY_EINK_SPIM.h ****                                                                    cy_en_scb_spi_polarity_t polarit
  51:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
  52:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /* Low level: read. */
  53:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_Read(void);
  54:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_ReadArray(void *buffer, uint32_t size);
  55:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_GetRxFifoStatus(void);
  56:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void     CY_EINK_SPIM_ClearRxFifoStatus(uint32_t clearMask);
  57:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_GetNumInRxFifo(void);
  58:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void     CY_EINK_SPIM_ClearRxFifo(void);
  59:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
  60:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /* Low level: write. */
  61:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_Write(uint32_t data);
  62:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_WriteArray(void *buffer, uint32_t size);
  63:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void     CY_EINK_SPIM_WriteArrayBlocking(void *buffer, uint32_t size);
  64:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_GetTxFifoStatus(void);
  65:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void     CY_EINK_SPIM_ClearTxFifoStatus(uint32_t clearMask);
  66:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_GetNumInTxFifo(void);
  67:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE bool     CY_EINK_SPIM_IsTxComplete(void);
  68:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void     CY_EINK_SPIM_ClearTxFifo(void);
  69:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
  70:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /* Master/slave specific status. */
  71:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_GetSlaveMasterStatus(void);
  72:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void     CY_EINK_SPIM_ClearSlaveMasterStatus(uint32_t clearMask);
  73:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
  74:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /* High level: transfer functions. */
  75:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE cy_en_scb_spi_status_t CY_EINK_SPIM_Transfer(void *txBuffer, void *rxBuffer, uint32
  76:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void     CY_EINK_SPIM_AbortTransfer(void);
  77:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_GetTransferStatus(void);
  78:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_GetNumTransfered(void);
  79:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
  80:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /* Interrupt handler */
  81:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_Interrupt(void);
  82:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /** @} group_general */
  83:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
  84:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
  85:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /***************************************
  86:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *    Variables with External Linkage
  87:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ***************************************/
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 3


  88:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /**
  89:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * \addtogroup group_globals
  90:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * @{
  91:Generated_Source\PSoC6/CY_EINK_SPIM.h **** */
  92:Generated_Source\PSoC6/CY_EINK_SPIM.h **** extern uint8_t CY_EINK_SPIM_initVar;
  93:Generated_Source\PSoC6/CY_EINK_SPIM.h **** extern cy_stc_scb_spi_config_t const CY_EINK_SPIM_config;
  94:Generated_Source\PSoC6/CY_EINK_SPIM.h **** extern cy_stc_scb_spi_context_t CY_EINK_SPIM_context;
  95:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /** @} group_globals */
  96:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
  97:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
  98:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /***************************************
  99:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *         Preprocessor Macros
 100:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ***************************************/
 101:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /**
 102:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * \addtogroup group_macros
 103:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * @{
 104:Generated_Source\PSoC6/CY_EINK_SPIM.h **** */
 105:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /** The pointer to the base address of the hardware */
 106:Generated_Source\PSoC6/CY_EINK_SPIM.h **** #define CY_EINK_SPIM_HW     ((CySCB_Type *) CY_EINK_SPIM_SCB__HW)
 107:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 108:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /** The slave select line 0 constant which takes into account pin placement */
 109:Generated_Source\PSoC6/CY_EINK_SPIM.h **** #define CY_EINK_SPIM_SPI_SLAVE_SELECT0    ( (cy_en_scb_spi_slave_select_t) CY_EINK_SPIM_SCB__SS0_PO
 110:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 111:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /** The slave select line 1 constant which takes into account pin placement */
 112:Generated_Source\PSoC6/CY_EINK_SPIM.h **** #define CY_EINK_SPIM_SPI_SLAVE_SELECT1    ( (cy_en_scb_spi_slave_select_t) CY_EINK_SPIM_SCB__SS1_PO
 113:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 114:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /** The slave select line 2 constant which takes into account pin placement */
 115:Generated_Source\PSoC6/CY_EINK_SPIM.h **** #define CY_EINK_SPIM_SPI_SLAVE_SELECT2    ( (cy_en_scb_spi_slave_select_t) CY_EINK_SPIM_SCB__SS2_PO
 116:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 117:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /** The slave select line 3 constant which takes into account pin placement */
 118:Generated_Source\PSoC6/CY_EINK_SPIM.h **** #define CY_EINK_SPIM_SPI_SLAVE_SELECT3    ((cy_en_scb_spi_slave_select_t) CY_EINK_SPIM_SCB__SS3_POS
 119:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /** @} group_macros */
 120:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 121:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 122:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /***************************************
 123:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *    In-line Function Implementation
 124:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ***************************************/
 125:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 126:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 127:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_Init
 128:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 129:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 130:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_Init() PDL driver function.
 131:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 132:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 133:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE cy_en_scb_spi_status_t CY_EINK_SPIM_Init(cy_stc_scb_spi_config_t const *config)
 134:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 135:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     return Cy_SCB_SPI_Init(CY_EINK_SPIM_HW, config, &CY_EINK_SPIM_context);
 136:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 137:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 138:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 139:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 140:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_DeInit
 141:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 142:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 143:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_DeInit() PDL driver function.
 144:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 4


 145:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 146:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_DeInit(void)
 147:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 148:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     Cy_SCB_SPI_DeInit(CY_EINK_SPIM_HW);
 149:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 150:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 151:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 152:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 153:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_Enable
 154:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 155:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 156:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_Enable() PDL driver function.
 157:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 158:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 159:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_Enable(void)
 160:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 161:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     Cy_SCB_SPI_Enable(CY_EINK_SPIM_HW);
 162:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 163:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 164:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 165:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 166:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_Disable
 167:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 168:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 169:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_Disable() PDL driver function.
 170:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 171:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 172:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_Disable(void)
 173:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 174:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     Cy_SCB_SPI_Disable(CY_EINK_SPIM_HW, &CY_EINK_SPIM_context);
 175:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 176:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 177:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 178:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 179:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_RegisterCallback
 180:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 181:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 182:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_RegisterCallback() PDL driver function.
 183:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 184:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 185:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_RegisterCallback(cy_cb_scb_spi_handle_events_t callback)
 186:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 187:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     Cy_SCB_SPI_RegisterCallback(CY_EINK_SPIM_HW, callback, &CY_EINK_SPIM_context);
 188:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 189:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 190:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 191:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 192:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_IsBusBusy
 193:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 194:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 195:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_IsBusBusy() PDL driver function.
 196:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 197:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 198:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE bool CY_EINK_SPIM_IsBusBusy(void)
 199:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 200:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     return Cy_SCB_SPI_IsBusBusy(CY_EINK_SPIM_HW);
 201:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 5


 202:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 203:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 204:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 205:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_SetActiveSlaveSelect
 206:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 207:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 208:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_SetActiveSlaveSelect() PDL driver function.
 209:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 210:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 211:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_SetActiveSlaveSelect(cy_en_scb_spi_slave_select_t slaveSelect)
 212:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 213:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     Cy_SCB_SPI_SetActiveSlaveSelect(CY_EINK_SPIM_HW, slaveSelect);
 214:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 215:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 216:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 217:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 218:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_SetActiveSlaveSelectPolarity
 219:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 220:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 221:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_SetActiveSlaveSelectPolarity() PDL driver function.
 222:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 223:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 224:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_SetActiveSlaveSelectPolarity(cy_en_scb_spi_slave_select_t slaveSe
 225:Generated_Source\PSoC6/CY_EINK_SPIM.h ****                                                                    cy_en_scb_spi_polarity_t polarit
 226:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 227:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     Cy_SCB_SPI_SetActiveSlaveSelectPolarity(CY_EINK_SPIM_HW, slaveSelect, polarity);
 228:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 229:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 230:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 231:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 232:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_Read
 233:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 234:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 235:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_Read() PDL driver function.
 236:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 237:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 238:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_Read(void)
 239:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 240:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     return Cy_SCB_SPI_Read(CY_EINK_SPIM_HW);
 241:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 242:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 243:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 244:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 245:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_ReadArray
 246:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 247:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 248:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_ReadArray() PDL driver function.
 249:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 250:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 251:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_ReadArray(void *buffer, uint32_t size)
 252:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 253:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     return Cy_SCB_SPI_ReadArray(CY_EINK_SPIM_HW, buffer, size);
 254:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 255:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 256:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 257:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 258:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_GetRxFifoStatus
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 6


 259:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 260:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 261:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_GetRxFifoStatus() PDL driver function.
 262:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 263:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 264:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_GetRxFifoStatus(void)
 265:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 266:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     return Cy_SCB_SPI_GetRxFifoStatus(CY_EINK_SPIM_HW);
 267:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 268:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 269:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 270:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 271:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_ClearRxFifoStatus
 272:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 273:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 274:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_ClearRxFifoStatus() PDL driver function.
 275:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 276:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 277:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_ClearRxFifoStatus(uint32_t clearMask)
 278:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 279:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     Cy_SCB_SPI_ClearRxFifoStatus(CY_EINK_SPIM_HW, clearMask);
 280:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 281:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 282:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 283:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 284:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_GetNumInRxFifo
 285:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 286:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 287:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_GetNumInRxFifo() PDL driver function.
 288:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 289:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 290:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_GetNumInRxFifo(void)
 291:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 292:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     return Cy_SCB_GetNumInRxFifo(CY_EINK_SPIM_HW);
 293:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 294:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 295:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 296:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 297:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_ClearRxFifo
 298:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 299:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 300:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_ClearRxFifo() PDL driver function.
 301:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 302:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 303:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_ClearRxFifo(void)
 304:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 305:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     Cy_SCB_SPI_ClearRxFifo(CY_EINK_SPIM_HW);
 306:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 307:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 308:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 309:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 310:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_Write
 311:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 312:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 313:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_Write() PDL driver function.
 314:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 315:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 7


 316:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_Write(uint32_t data)
 317:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 318:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     return Cy_SCB_SPI_Write(CY_EINK_SPIM_HW, data);
 319:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 320:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 321:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 322:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 323:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_WriteArray
 324:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 325:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 326:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_WriteArray() PDL driver function.
 327:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 328:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 329:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_WriteArray(void *buffer, uint32_t size)
 330:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 331:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     return Cy_SCB_SPI_WriteArray(CY_EINK_SPIM_HW, buffer, size);
 332:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 333:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 334:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 335:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 336:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_WriteArrayBlocking
 337:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 338:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 339:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_WriteArrayBlocking() PDL driver function.
 340:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 341:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 342:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_WriteArrayBlocking(void *buffer, uint32_t size)
 343:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 344:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     Cy_SCB_SPI_WriteArrayBlocking(CY_EINK_SPIM_HW, buffer, size);
 345:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 346:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 347:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 348:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 349:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_GetTxFifoStatus
 350:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 351:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 352:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_GetTxFifoStatus() PDL driver function.
 353:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 354:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 355:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_GetTxFifoStatus(void)
 356:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 357:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     return Cy_SCB_SPI_GetTxFifoStatus(CY_EINK_SPIM_HW);
 358:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 359:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 360:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 361:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 362:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_ClearTxFifoStatus
 363:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 364:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 365:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_ClearTxFifoStatus() PDL driver function.
 366:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 367:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 368:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_ClearTxFifoStatus(uint32_t clearMask)
 369:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 370:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     Cy_SCB_SPI_ClearTxFifoStatus(CY_EINK_SPIM_HW, clearMask);
 371:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 372:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 8


 373:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 374:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 375:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_GetNumInTxFifo
 376:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 377:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 378:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_GetNumInTxFifo() PDL driver function.
 379:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 380:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 381:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_GetNumInTxFifo(void)
 382:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 383:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     return Cy_SCB_SPI_GetNumInTxFifo(CY_EINK_SPIM_HW);
 384:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 385:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 386:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 387:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 388:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_IsTxComplete
 389:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 390:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 391:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_IsTxComplete() PDL driver function.
 392:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 393:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 394:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE bool CY_EINK_SPIM_IsTxComplete(void)
 395:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 396:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     return Cy_SCB_SPI_IsTxComplete(CY_EINK_SPIM_HW);
 397:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 398:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 399:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 400:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 401:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_ClearTxFifo
 402:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 403:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 404:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_ClearTxFifo() PDL driver function.
 405:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 406:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 407:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_ClearTxFifo(void)
 408:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 409:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     Cy_SCB_SPI_ClearTxFifo(CY_EINK_SPIM_HW);
 410:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 411:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 412:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 413:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 414:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_GetSlaveMasterStatus
 415:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 416:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 417:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_GetSlaveMasterStatus() PDL driver function.
 418:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 419:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 420:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_GetSlaveMasterStatus(void)
 421:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 422:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     return Cy_SCB_SPI_GetSlaveMasterStatus(CY_EINK_SPIM_HW);
 423:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 424:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 425:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 426:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 427:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_ClearSlaveMasterStatus
 428:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 429:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 9


 430:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_ClearSlaveMasterStatus() PDL driver function.
 431:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 432:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 433:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_ClearSlaveMasterStatus(uint32_t clearMask)
 434:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 435:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     Cy_SCB_SPI_ClearSlaveMasterStatus(CY_EINK_SPIM_HW, clearMask);
 436:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 437:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 438:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 439:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 440:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_Transfer
 441:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 442:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 443:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_Transfer() PDL driver function.
 444:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 445:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 446:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE cy_en_scb_spi_status_t CY_EINK_SPIM_Transfer(void *txBuffer, void *rxBuffer, uint32
 447:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 448:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     return Cy_SCB_SPI_Transfer(CY_EINK_SPIM_HW, txBuffer, rxBuffer, size, &CY_EINK_SPIM_context);
 449:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 450:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 451:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 452:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_AbortTransfer
 453:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 454:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 455:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_AbortTransfer() PDL driver function.
 456:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 457:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 458:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_AbortTransfer(void)
 459:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 460:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     Cy_SCB_SPI_AbortTransfer(CY_EINK_SPIM_HW, &CY_EINK_SPIM_context);
 461:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 462:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 463:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 464:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 465:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_GetTransferStatus
 466:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 467:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 468:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_GetTransferStatus() PDL driver function.
 469:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 470:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 471:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_GetTransferStatus(void)
 472:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 473:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     return Cy_SCB_SPI_GetTransferStatus(CY_EINK_SPIM_HW, &CY_EINK_SPIM_context);
 474:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 475:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 476:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 477:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 478:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_GetNumTransfered
 479:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 480:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 481:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_GetNumTransfered() PDL driver function.
 482:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 483:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 484:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE uint32_t CY_EINK_SPIM_GetNumTransfered(void)
 485:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
 486:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     return Cy_SCB_SPI_GetNumTransfered(CY_EINK_SPIM_HW, &CY_EINK_SPIM_context);
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 10


 487:Generated_Source\PSoC6/CY_EINK_SPIM.h **** }
 488:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 489:Generated_Source\PSoC6/CY_EINK_SPIM.h **** 
 490:Generated_Source\PSoC6/CY_EINK_SPIM.h **** /*******************************************************************************
 491:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Function Name: CY_EINK_SPIM_Interrupt
 492:Generated_Source\PSoC6/CY_EINK_SPIM.h **** ****************************************************************************//**
 493:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 494:Generated_Source\PSoC6/CY_EINK_SPIM.h **** * Invokes the Cy_SCB_SPI_Interrupt() PDL driver function.
 495:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *
 496:Generated_Source\PSoC6/CY_EINK_SPIM.h **** *******************************************************************************/
 497:Generated_Source\PSoC6/CY_EINK_SPIM.h **** __STATIC_INLINE void CY_EINK_SPIM_Interrupt(void)
 498:Generated_Source\PSoC6/CY_EINK_SPIM.h **** {
  28              		.loc 1 498 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 08B5     		push	{r3, lr}
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 3, -8
  35              		.cfi_offset 14, -4
 499:Generated_Source\PSoC6/CY_EINK_SPIM.h ****     Cy_SCB_SPI_Interrupt(CY_EINK_SPIM_HW, &CY_EINK_SPIM_context);
  36              		.loc 1 499 0
  37 0002 0249     		ldr	r1, .L3
  38 0004 0248     		ldr	r0, .L3+4
  39 0006 FFF7FEFF 		bl	Cy_SCB_SPI_Interrupt
  40              	.LVL0:
  41 000a 08BD     		pop	{r3, pc}
  42              	.L4:
  43              		.align	2
  44              	.L3:
  45 000c 00000000 		.word	CY_EINK_SPIM_context
  46 0010 00006740 		.word	1080492032
  47              		.cfi_endproc
  48              	.LFE268:
  49              		.size	CY_EINK_SPIM_Interrupt, .-CY_EINK_SPIM_Interrupt
  50              		.section	.text.CY_EINK_SPIM_Start,"ax",%progbits
  51              		.align	2
  52              		.global	CY_EINK_SPIM_Start
  53              		.thumb
  54              		.thumb_func
  55              		.type	CY_EINK_SPIM_Start, %function
  56              	CY_EINK_SPIM_Start:
  57              	.LFB272:
  58              		.file 2 "Generated_Source\\PSoC6\\CY_EINK_SPIM.c"
   1:Generated_Source\PSoC6/CY_EINK_SPIM.c **** /***************************************************************************//**
   2:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * \file CY_EINK_SPIM.c
   3:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * \version 2.0
   4:Generated_Source\PSoC6/CY_EINK_SPIM.c **** *
   5:Generated_Source\PSoC6/CY_EINK_SPIM.c **** *  This file provides the source code to the API for the SPI Component.
   6:Generated_Source\PSoC6/CY_EINK_SPIM.c **** *
   7:Generated_Source\PSoC6/CY_EINK_SPIM.c **** ********************************************************************************
   8:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * \copyright
   9:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * Copyright 2016-2017, Cypress Semiconductor Corporation. All rights reserved.
  10:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * You may use this file only in accordance with the license, terms, conditions,
  11:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * disclaimers, and limitations in the end user license agreement accompanying
  12:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * the software package with which this file was provided.
  13:Generated_Source\PSoC6/CY_EINK_SPIM.c **** *******************************************************************************/
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 11


  14:Generated_Source\PSoC6/CY_EINK_SPIM.c **** 
  15:Generated_Source\PSoC6/CY_EINK_SPIM.c **** #include "CY_EINK_SPIM.h"
  16:Generated_Source\PSoC6/CY_EINK_SPIM.c **** #include "sysint/cy_sysint.h"
  17:Generated_Source\PSoC6/CY_EINK_SPIM.c **** #include "cyfitter_sysint.h"
  18:Generated_Source\PSoC6/CY_EINK_SPIM.c **** #include "cyfitter_sysint_cfg.h"
  19:Generated_Source\PSoC6/CY_EINK_SPIM.c **** 
  20:Generated_Source\PSoC6/CY_EINK_SPIM.c **** #if defined(__cplusplus)
  21:Generated_Source\PSoC6/CY_EINK_SPIM.c **** extern "C" {
  22:Generated_Source\PSoC6/CY_EINK_SPIM.c **** #endif
  23:Generated_Source\PSoC6/CY_EINK_SPIM.c **** 
  24:Generated_Source\PSoC6/CY_EINK_SPIM.c **** /***************************************
  25:Generated_Source\PSoC6/CY_EINK_SPIM.c **** *     Global variables
  26:Generated_Source\PSoC6/CY_EINK_SPIM.c **** ***************************************/
  27:Generated_Source\PSoC6/CY_EINK_SPIM.c **** 
  28:Generated_Source\PSoC6/CY_EINK_SPIM.c **** /** CY_EINK_SPIM_initVar indicates whether the CY_EINK_SPIM
  29:Generated_Source\PSoC6/CY_EINK_SPIM.c **** *  component has been initialized. The variable is initialized to 0
  30:Generated_Source\PSoC6/CY_EINK_SPIM.c **** *  and set to 1 the first time CY_EINK_SPIM_Start() is called.
  31:Generated_Source\PSoC6/CY_EINK_SPIM.c **** *  This allows  the component to restart without reinitialization
  32:Generated_Source\PSoC6/CY_EINK_SPIM.c **** *  after the first call to the CY_EINK_SPIM_Start() routine.
  33:Generated_Source\PSoC6/CY_EINK_SPIM.c **** *
  34:Generated_Source\PSoC6/CY_EINK_SPIM.c **** *  If re-initialization of the component is required, then the
  35:Generated_Source\PSoC6/CY_EINK_SPIM.c **** *  CY_EINK_SPIM_Init() function can be called before the
  36:Generated_Source\PSoC6/CY_EINK_SPIM.c **** *  CY_EINK_SPIM_Start() or CY_EINK_SPIM_Enable() function.
  37:Generated_Source\PSoC6/CY_EINK_SPIM.c **** */
  38:Generated_Source\PSoC6/CY_EINK_SPIM.c **** uint8_t CY_EINK_SPIM_initVar = 0U;
  39:Generated_Source\PSoC6/CY_EINK_SPIM.c **** 
  40:Generated_Source\PSoC6/CY_EINK_SPIM.c **** /** The instance-specific configuration structure.
  41:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * The pointer to this structure should be passed to Cy_SCB_SPI_Init function
  42:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * to initialize component with GUI selected settings.
  43:Generated_Source\PSoC6/CY_EINK_SPIM.c **** */
  44:Generated_Source\PSoC6/CY_EINK_SPIM.c **** cy_stc_scb_spi_config_t const CY_EINK_SPIM_config =
  45:Generated_Source\PSoC6/CY_EINK_SPIM.c **** {
  46:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     .spiMode  = CY_SCB_SPI_MASTER,
  47:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     .subMode  = CY_SCB_SPI_MOTOROLA,
  48:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     .sclkMode = CY_SCB_SPI_CPHA0_CPOL0,
  49:Generated_Source\PSoC6/CY_EINK_SPIM.c **** 
  50:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     .oversample = 5UL,
  51:Generated_Source\PSoC6/CY_EINK_SPIM.c **** 
  52:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     .rxDataWidth              = 8UL,
  53:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     .txDataWidth              = 8UL,
  54:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     .enableMsbFirst           = true,
  55:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     .enableInputFilter        = false,
  56:Generated_Source\PSoC6/CY_EINK_SPIM.c **** 
  57:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     .enableFreeRunSclk        = false,
  58:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     .enableMisoLateSample     = false,
  59:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     .enableTransferSeperation = false,
  60:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     .ssPolarity               = ((((uint32_t) CY_SCB_SPI_ACTIVE_LOW) << CY_EINK_SPIM_SPI_SLAVE_SELE
  61:Generated_Source\PSoC6/CY_EINK_SPIM.c ****                                  (((uint32_t) CY_SCB_SPI_ACTIVE_LOW) << CY_EINK_SPIM_SPI_SLAVE_SELE
  62:Generated_Source\PSoC6/CY_EINK_SPIM.c ****                                  (((uint32_t) CY_SCB_SPI_ACTIVE_LOW) << CY_EINK_SPIM_SPI_SLAVE_SELE
  63:Generated_Source\PSoC6/CY_EINK_SPIM.c ****                                  (((uint32_t) CY_SCB_SPI_ACTIVE_LOW) << CY_EINK_SPIM_SPI_SLAVE_SELE
  64:Generated_Source\PSoC6/CY_EINK_SPIM.c **** 
  65:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     .enableWakeFromSleep = false,
  66:Generated_Source\PSoC6/CY_EINK_SPIM.c **** 
  67:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     .rxFifoTriggerLevel  = 0UL,
  68:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     .rxFifoIntEnableMask = 0x0UL,
  69:Generated_Source\PSoC6/CY_EINK_SPIM.c **** 
  70:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     .txFifoTriggerLevel  = 0UL,
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 12


  71:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     .txFifoIntEnableMask = 0x0UL,
  72:Generated_Source\PSoC6/CY_EINK_SPIM.c **** 
  73:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     .masterSlaveIntEnableMask = 0x0UL
  74:Generated_Source\PSoC6/CY_EINK_SPIM.c **** };
  75:Generated_Source\PSoC6/CY_EINK_SPIM.c **** 
  76:Generated_Source\PSoC6/CY_EINK_SPIM.c **** /** The instance-specific context structure.
  77:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * It is used while the driver operation for internal configuration and
  78:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * data keeping for the SPI. The user should not modify anything in this 
  79:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * structure.
  80:Generated_Source\PSoC6/CY_EINK_SPIM.c **** */
  81:Generated_Source\PSoC6/CY_EINK_SPIM.c **** cy_stc_scb_spi_context_t CY_EINK_SPIM_context;
  82:Generated_Source\PSoC6/CY_EINK_SPIM.c **** 
  83:Generated_Source\PSoC6/CY_EINK_SPIM.c **** 
  84:Generated_Source\PSoC6/CY_EINK_SPIM.c **** /*******************************************************************************
  85:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * Function Name: CY_EINK_SPIM_Start
  86:Generated_Source\PSoC6/CY_EINK_SPIM.c **** ****************************************************************************//**
  87:Generated_Source\PSoC6/CY_EINK_SPIM.c **** *
  88:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * Invokes CY_EINK_SPIM_Init() and CY_EINK_SPIM_Enable().
  89:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * Also configures interrupt if it is internal.
  90:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * After this function call the component is enabled and ready for operation.
  91:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * This is the preferred method to begin component operation.
  92:Generated_Source\PSoC6/CY_EINK_SPIM.c **** *
  93:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * \globalvars
  94:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * \ref CY_EINK_SPIM_initVar - used to check initial configuration,
  95:Generated_Source\PSoC6/CY_EINK_SPIM.c **** * modified  on first function call.
  96:Generated_Source\PSoC6/CY_EINK_SPIM.c **** *
  97:Generated_Source\PSoC6/CY_EINK_SPIM.c **** *******************************************************************************/
  98:Generated_Source\PSoC6/CY_EINK_SPIM.c **** void CY_EINK_SPIM_Start(void)
  99:Generated_Source\PSoC6/CY_EINK_SPIM.c **** {
  59              		.loc 2 99 0
  60              		.cfi_startproc
  61              		@ args = 0, pretend = 0, frame = 0
  62              		@ frame_needed = 0, uses_anonymous_args = 0
  63 0000 10B5     		push	{r4, lr}
  64              		.cfi_def_cfa_offset 8
  65              		.cfi_offset 4, -8
  66              		.cfi_offset 14, -4
 100:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     if (0U == CY_EINK_SPIM_initVar)
  67              		.loc 2 100 0
  68 0002 144B     		ldr	r3, .L9
  69 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  70 0006 83B9     		cbnz	r3, .L6
 101:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     {
 102:Generated_Source\PSoC6/CY_EINK_SPIM.c ****         /* Configure component */
 103:Generated_Source\PSoC6/CY_EINK_SPIM.c ****         (void) Cy_SCB_SPI_Init(CY_EINK_SPIM_HW, &CY_EINK_SPIM_config, &CY_EINK_SPIM_context);
  71              		.loc 2 103 0
  72 0008 134C     		ldr	r4, .L9+4
  73 000a 144A     		ldr	r2, .L9+8
  74 000c 1449     		ldr	r1, .L9+12
  75 000e 2046     		mov	r0, r4
  76 0010 FFF7FEFF 		bl	Cy_SCB_SPI_Init
  77              	.LVL1:
  78              	.LBB8:
  79              	.LBB9:
  80              		.file 3 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_spi.h"
   1:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /***************************************************************************//**
   2:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \file cy_scb_spi.h
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 13


   3:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \version 2.20
   4:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
   5:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Provides SPI API declarations of the SCB driver.
   6:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
   7:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** ********************************************************************************
   8:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \copyright
   9:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Copyright 2016-2018, Cypress Semiconductor Corporation.  All rights reserved.
  10:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * You may use this file only in accordance with the license, terms, conditions,
  11:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * disclaimers, and limitations in the end user license agreement accompanying
  12:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * the software package with which this file was provided.
  13:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *******************************************************************************/
  14:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
  15:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
  16:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \addtogroup group_scb_spi
  17:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \{
  18:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Driver API for SPI Peripheral.
  19:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
  20:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The functions and other declarations used in this part of the driver are in 
  21:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * cy_scb_spi.h. You can also include cy_pdl.h (ModusToolbox only) to get access 
  22:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * to all functions and declarations in the PDL.
  23:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
  24:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The SPI protocol is a synchronous serial interface protocol. Devices operate 
  25:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * in either master or slave mode. The master initiates the data transfer. 
  26:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The SCB supports single-master-multiple-slaves topology for SPI. Multiple 
  27:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * slaves are supported with individual slave select lines.
  28:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
  29:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Features:
  30:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * Supports master and slave functionalitySupports three types of SPI protocols:
  31:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *  * Motorola SPI - modes 0, 1, 2, and 3
  32:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *  * Texas Instruments SPI, with coinciding and preceding data frame indicator - mode 1 only
  33:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *  * National Semiconductor (MicroWire) SPI - mode 0 only
  34:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * Master supports up to four slave select lines
  35:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   * Each slave select has configurable active polarity (high or low)
  36:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   * Slave select can be programmed to stay active for a whole transfer, or 
  37:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     just for each byte
  38:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * Master supports late sampling for better timing margin
  39:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * Master supports continuous SPI clock
  40:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * Data frame size programmable from 4 bits to 16 bits
  41:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * Programmable oversampling
  42:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * MSb or LSb first
  43:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * Median filter available for inputs
  44:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
  45:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** ********************************************************************************
  46:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \section group_scb_spi_configuration Configuration Considerations
  47:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** ********************************************************************************
  48:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The SPI driver configuration can be divided to number of sequential
  49:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * steps listed below:
  50:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * \ref group_scb_spi_config
  51:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * \ref group_scb_spi_pins
  52:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * \ref group_scb_spi_clock
  53:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * \ref group_scb_spi_data_rate
  54:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * \ref group_scb_spi_intr
  55:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * \ref group_scb_spi_enable
  56:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
  57:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \note
  58:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The SPI driver is built on top of the SCB hardware block. The SCB1 instance is
  59:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * used as an example for all code snippets. Modify the code to match your
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 14


  60:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * design.
  61:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
  62:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** ********************************************************************************
  63:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \subsection group_scb_spi_config Configure SPI
  64:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** ********************************************************************************
  65:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * To set up the SPI driver, provide the configuration parameters in the
  66:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \ref cy_stc_scb_spi_config_t structure. For example: provide spiMode,
  67:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * subMode, sclkMode, oversample, rxDataWidth, and txDataWidth. The other
  68:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * parameters are optional for operation. To initialize the driver, call
  69:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \ref Cy_SCB_SPI_Init function providing a pointer to the populated
  70:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \ref cy_stc_scb_spi_config_t structure and the allocated 
  71:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \ref cy_stc_scb_spi_context_t structure.
  72:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
  73:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\spi_snippets.c SPI_CFG
  74:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
  75:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** ********************************************************************************
  76:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \subsection group_scb_spi_pins Assign and Configure Pins
  77:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** ********************************************************************************
  78:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Only dedicated SCB pins can be used for SPI operation. The HSIOM
  79:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * register must be configured to connect dedicated SCB SPI pins to the 
  80:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * SCB block. Also, the SPI output pins must be configured in Strong Drive Input 
  81:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Off mode and SPI input pins in Digital High-Z.
  82:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
  83:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\spi_snippets.c SPI_CFG_PINS
  84:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
  85:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** ********************************************************************************
  86:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \subsection group_scb_spi_clock Assign Clock Divider
  87:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** ********************************************************************************
  88:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * A clock source must be connected to the SCB block to oversample input and
  89:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * output signals, in this document this clock will be referred as clk_scb.
  90:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * You must use one of the 8-bit or 16-bit dividers. Use the \ref group_sysclk 
  91:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * driver API to do this.
  92:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
  93:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\spi_snippets.c SPI_CFG_ASSIGN_CLOCK
  94:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
  95:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** ********************************************************************************
  96:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \subsection group_scb_spi_data_rate Configure Data Rate
  97:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** ********************************************************************************
  98:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * To get the SPI slave to operate with the desired data rate, the clk_scb must be
  99:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * fast enough to provide sufficient oversampling. Use the \ref group_sysclk driver 
 100:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * API to do that.
 101:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 102:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\spi_snippets.c SPI_CFG_DATA_RATE_SLAVE
 103:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 104:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * To get the SPI master to operate with the desired data rate, multiply the 
 105:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * oversample factor by the desired data rate to determine the required 
 106:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * frequency for clk_scb. Use the \ref group_sysclk driver API to configure 
 107:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * clk_scb frequency. Set the <em><b>oversample parameter in configuration 
 108:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * structure</b></em> to define number of SCB clocks in one SCLK period. 
 109:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * When this value is even, the first and second phases of the SCLK period are 
 110:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * the same. Otherwise, the first phase is one SCB clock cycle longer than the 
 111:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * second phase. The level of the first phase of the clock period depends on CPOL
 112:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * settings: 0 - low level and 1 - high level.
 113:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 114:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\spi_snippets.c SPI_CFG_DATA_RATE_MASTER
 115:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 116:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * <b>Refer to the technical reference manual (TRM) section SPI sub-section
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 15


 117:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Oversampling and Bit Rate to get information about how to configure SPI to run 
 118:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * with desired data rate</b>.
 119:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 120:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** ********************************************************************************
 121:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \subsection group_scb_spi_intr Configure Interrupt
 122:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** ********************************************************************************
 123:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The interrupt is optional for the SPI operation. To configure the interrupt,
 124:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * the \ref Cy_SCB_SPI_Interrupt function must be called in the interrupt
 125:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * handler for the selected SCB instance. Also, this interrupt must be enabled
 126:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * in the NVIC.
 127:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The interrupt must be configured when \ref group_scb_spi_hl will be used.
 128:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 129:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\spi_snippets.c SPI_INTR_A
 130:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\spi_snippets.c SPI_INTR_B
 131:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 132:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** ********************************************************************************
 133:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \subsection group_scb_spi_enable Enable SPI
 134:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** ********************************************************************************
 135:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Finally, enable the SPI operation by calling \ref Cy_SCB_SPI_Enable.
 136:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * For the slave, this means that SPI device starts responding to the transfers.
 137:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * For the master, it is ready to execute transfers.
 138:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 139:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\spi_snippets.c SPI_ENABLE
 140:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 141:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** ********************************************************************************
 142:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \section group_scb_spi_use_cases Common Use Cases
 143:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** ********************************************************************************
 144:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The SPI API is the same for the master and slave mode operation and
 145:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * is divided into two categories: \ref group_scb_spi_low_level_functions
 146:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * and \ref group_scb_spi_high_level_functions. \n
 147:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * <em>Do not mix <b>High-Level</b> and <b>Low-Level</b> API because a Low-Level
 148:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * API can adversely affect the operation of a High-Level API.</em>
 149:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 150:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** ********************************************************************************
 151:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \subsection group_scb_spi_ll Low-Level API
 152:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** ********************************************************************************
 153:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The \ref group_scb_spi_low_level_functions functions allow
 154:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * interacting directly with the hardware and do not use \ref Cy_SCB_SPI_Interrupt.
 155:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * These functions do not require context for operation. Thus, NULL can be
 156:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * passed for context parameter in \ref Cy_SCB_SPI_Init and \ref Cy_SCB_SPI_Disable 
 157:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * instead of a pointer to the context structure.
 158:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 159:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * To write data into the TX FIFO, use one of the provided functions:
 160:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   \ref Cy_SCB_SPI_Write, \ref Cy_SCB_SPI_WriteArray or
 161:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   \ref Cy_SCB_SPI_WriteArrayBlocking.
 162:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   Note that in the master mode, putting data into the TX FIFO starts a
 163:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   transfer. Due to the nature of SPI, the received data is put into the RX FIFO.
 164:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 165:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * To read data from the RX FIFO, use one of the provided functions:
 166:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   \ref Cy_SCB_SPI_Read or \ref Cy_SCB_SPI_ReadArray. Again due to the nature 
 167:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   of SPI these functions do not start a transfer on the bus, they only read 
 168:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   data out of the RX FIFO that has already been received.
 169:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 170:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * The statuses can be polled using: \ref Cy_SCB_SPI_GetRxFifoStatus,
 171:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   \ref Cy_SCB_SPI_GetTxFifoStatus and \ref Cy_SCB_SPI_GetSlaveMasterStatus.
 172:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   <em>The statuses are <b>W1C (Write 1 to Clear)</b> and after a status
 173:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   is set, it must be cleared.</em> Note that there are statuses evaluated as level.
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 16


 174:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   These statuses remain set until an event is true. Therefore, after the clear
 175:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   operation, the status is cleared but then it is restored (if the event is still
 176:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   true).
 177:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   Also, the following functions can be used for polling as well
 178:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   \ref Cy_SCB_SPI_IsBusBusy, \ref Cy_SCB_SPI_IsTxComplete,
 179:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   \ref Cy_SCB_SPI_GetNumInRxFifo and \ref Cy_SCB_SPI_GetNumInTxFifo.
 180:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 181:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\spi_snippets.c SPI_TRANFER_DATA_LL
 182:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 183:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** ********************************************************************************
 184:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \subsection group_scb_spi_hl High-Level API
 185:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** ********************************************************************************
 186:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The \ref group_scb_spi_high_level_functions API use \ref Cy_SCB_SPI_Interrupt
 187:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * to execute the transfer. Call \ref Cy_SCB_SPI_Transfer to start communication: for master 
 188:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * mode calling this function starts a transaction with the slave. For slave mode 
 189:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * the read and write buffers are prepared for the communication with the master.
 190:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * After a transfer is started, the \ref Cy_SCB_SPI_Interrupt handles the
 191:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * transfer until its completion. Therefore, the \ref Cy_SCB_SPI_Interrupt function 
 192:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * must be called inside the user interrupt handler to make the High-Level API work. 
 193:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * To monitor the status of the transfer operation, use \ref Cy_SCB_SPI_GetTransferStatus.
 194:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Alternatively, use \ref Cy_SCB_SPI_RegisterCallback to register a callback
 195:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * function to be notified about \ref group_scb_spi_macros_callback_events.
 196:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 197:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\spi_snippets.c SPI_TRANFER_DATA
 198:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 199:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** ********************************************************************************
 200:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \section group_scb_spi_dma_trig DMA Trigger
 201:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** ********************************************************************************
 202:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The SCB provides TX and RX output trigger signals that can be routed to the
 203:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * DMA controller inputs. These signals are assigned based on the data availability
 204:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * in the TX and RX FIFOs appropriately.
 205:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 206:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * The RX trigger signal is active while the number of data
 207:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   elements in the RX FIFO is greater than the value of RX FIFO level. Use
 208:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   function \ref Cy_SCB_SetRxFifoLevel or set configuration structure
 209:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   rxFifoTriggerLevel parameter to configure RX FIFO level value. \n
 210:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   <em>For example, the RX FIFO has 8 data elements and the RX FIFO level is 0.
 211:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   The RX trigger signal is active until DMA reads all data from
 212:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   the RX FIFO.</em>
 213:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 214:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * The TX trigger signal is active while the number of data elements
 215:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   in the TX FIFO is less than the value of TX FIFO level. Use function
 216:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   \ref Cy_SCB_SetTxFifoLevel or set configuration structure txFifoTriggerLevel
 217:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   parameter to configure TX FIFO level value. \n
 218:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   <em>For example, the TX FIFO has 0 data elements (empty) and the TX FIFO level
 219:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   is 7. The TX trigger signal is active until DMA loads TX FIFO
 220:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   with 8 data elements (note that after the first TX load operation, the data 
 221:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   element goes to the shift register and TX FIFO is empty).</em>
 222:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 223:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * To route SCB TX or RX trigger signals to the DMA controller, use \ref group_trigmux
 224:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * driver API.
 225:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 226:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \note
 227:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * To properly handle DMA level request signal activation and de-activation from the SCB
 228:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * peripheral block the DMA Descriptor typically must be configured to re-trigger
 229:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * after 16 Clk_Slow cycles.
 230:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 17


 231:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** ********************************************************************************
 232:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \section group_scb_spi_lp Low Power Support
 233:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** ********************************************************************************
 234:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The SPI driver provides callback functions to handle power mode transitions.
 235:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The callback \ref Cy_SCB_SPI_DeepSleepCallback must be called
 236:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * during execution of \ref Cy_SysPm_CpuEnterDeepSleep; \ref Cy_SCB_SPI_HibernateCallback
 237:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * must be called during execution of \ref Cy_SysPm_SystemEnterHibernate. To trigger the
 238:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * callback execution, the callback must be registered before calling the
 239:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * power mode transition function. Refer to \ref group_syspm driver for more
 240:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * information about power mode transitions and callback registration.
 241:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * 
 242:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The SPI master is disabled during Deep Sleep and Hibernate and stops driving 
 243:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * the output pins. The state of the SPI master output pins SCLK, SS, and MOSI is 
 244:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * High-Z, which can cause unexpected behavior of the SPI Slave due to possible 
 245:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * glitches on these lines. These pins must keep the inactive level (the same state 
 246:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * when SPI master is enabled and does not transfer data) before entering Deep 
 247:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Sleep or Hibernate mode. To do that, write the GPIO data register of each pin 
 248:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * to the inactive level for each output pin. Then configure High-Speed Input 
 249:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Output Multiplexer (HSIOM) of each pin to be controlled by the GPIO (use 
 250:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \ref group_gpio driver API). After after exiting Deep Sleep mode the SPI 
 251:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * master must be enabled and the pins configuration restored to return the 
 252:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * SPI master control of the pins (after exiting Hibernate mode, the 
 253:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * system initialization code does the same). Copy either or 
 254:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * both \ref Cy_SCB_SPI_DeepSleepCallback and \ref Cy_SCB_SPI_HibernateCallback 
 255:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * as appropriate, and make the changes described above inside the function.
 256:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Alternately, external pull-up or pull-down resistors can be connected 
 257:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * to the appropriate SPI lines to keep them inactive during Deep-Sleep or 
 258:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Hibernate.
 259:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 260:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \note
 261:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Only applicable for <b>rev-08 of the CY8CKIT-062-BLE</b>.
 262:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * For proper operation, when the SPI slave is configured to be a wakeup
 263:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * source from Deep Sleep mode, the \ref Cy_SCB_SPI_DeepSleepCallback must be
 264:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * copied and modified. Refer to the function description to get the details.
 265:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 266:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** ********************************************************************************
 267:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \section group_scb_spi_more_information More Information
 268:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** ********************************************************************************
 269:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * For more information on the SCB peripheral, refer to the technical reference
 270:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * manual (TRM).
 271:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 272:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** ********************************************************************************
 273:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \section group_scb_spi_MISRA MISRA-C Compliance
 274:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** ********************************************************************************
 275:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * <table class="doxtable">
 276:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   <tr>
 277:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <th>MISRA Rule</th>
 278:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <th>Rule Class (Required/Advisory)</th>
 279:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <th>Rule Description</th>
 280:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <th>Description of Deviation(s)</th>
 281:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   </tr>
 282:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   <tr>
 283:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>11.4</td>
 284:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>A</td>
 285:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>A cast should not be performed between a pointer to object type and
 286:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         a different pointer to object type.</td>
 287:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 18


 288:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         * The pointer to the buffer memory is void to allow handling
 289:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         different data types: uint8_t (4-8 bits) or uint16_t (9-16 bits).
 290:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         The cast operation is safe because the configuration is verified
 291:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         before operation is performed.
 292:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         * The functions \ref Cy_SCB_SPI_DeepSleepCallback and
 293:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         \ref Cy_SCB_SPI_HibernateCallback are callback of
 294:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         \ref cy_en_syspm_status_t type. The cast operation safety in these
 295:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         functions becomes the user's responsibility because pointers are
 296:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         initialized when callback is registered in SysPm driver.</td>
 297:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   </tr>
 298:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   <tr>
 299:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>13.7</td>
 300:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>R</td>
 301:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>Boolean operations whose results are invariant shall not be
 302:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         permitted.</td>
 303:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>The SCB block parameters can be a constant false or true depends on
 304:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         the selected device and cause this violation.</td>
 305:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   </tr>
 306:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   <tr>
 307:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>14.1</td>
 308:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>R</td>
 309:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>There shall be no unreachable code.</td>
 310:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>The SCB block parameters can be a constant false or true depends on
 311:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         the selected device and cause code to be unreachable.</td>
 312:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   </tr>
 313:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   <tr>
 314:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>14.2</td>
 315:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>R</td>
 316:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>All non-null statements shall either: a) have at least one side-effect
 317:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         however executed, or b) cause control flow to change.</td>
 318:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>The unused function parameters are cast to void. This statement
 319:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         has no side-effect and is used to suppress a compiler warning.</td>
 320:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   </tr>
 321:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   <tr>
 322:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>14.7</td>
 323:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>R</td>
 324:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>A function shall have a single point of exit at the end of the
 325:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         function.</td>
 326:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>The functions can return from several points. This is done to improve
 327:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         code clarity when returning error status code if input parameters
 328:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         validation is failed.</td>
 329:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   </tr>
 330:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * </table>
 331:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 332:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \section group_scb_spi_changelog Changelog
 333:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * <table class="doxtable">
 334:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   <tr><th>Version</th><th>Changes</th><th>Reason for Change</th></tr>
 335:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   <tr>
 336:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td rowspan="2">2.20</td>
 337:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>Flattened the organization of the driver source code into the single 
 338:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         source directory and the single include directory.
 339:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     </td>
 340:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>Driver library directory-structure simplification.</td>
 341:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   </tr>
 342:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   <tr>
 343:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>Added register access layer. Use register access macros instead
 344:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         of direct register access using dereferenced pointers.</td>
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 19


 345:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>Makes register access device-independent, so that the PDL does 
 346:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         not need to be recompiled for each supported part number.</td>
 347:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   </tr>
 348:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   <tr>
 349:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>2.10</td>
 350:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>None.</td>
 351:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>SCB I2C driver updated.</td>
 352:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   </tr>
 353:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   <tr>
 354:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td rowspan="4"> 2.0</td>
 355:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>Fixed SPI callback notification when error event occurred.</td>
 356:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>The SPI callback passed incorrect event value if error event occurred.</td>
 357:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   </tr>
 358:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   <tr>
 359:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>Added parameters validation for public API.</td>
 360:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td></td>
 361:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   </tr>
 362:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   <tr>
 363:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>Replaced variables that have limited range of values with enumerated
 364:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *         types.</td>
 365:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td></td>
 366:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   </tr>
 367:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   <tr>
 368:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>Added missing "cy_cb_" to the callback function type names.</td>
 369:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td></td>
 370:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   </tr>
 371:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   <tr>
 372:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>1.0</td>
 373:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td>Initial version.</td>
 374:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *     <td></td>
 375:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   </tr>
 376:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * </table>
 377:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 378:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \defgroup group_scb_spi_macros Macros
 379:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \defgroup group_scb_spi_functions Functions
 380:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \{
 381:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \defgroup group_scb_spi_general_functions General
 382:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \defgroup group_scb_spi_high_level_functions High-Level
 383:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \defgroup group_scb_spi_low_level_functions Low-Level
 384:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \defgroup group_scb_spi_interrupt_functions Interrupt
 385:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \defgroup group_scb_spi_low_power_functions Low Power Callbacks
 386:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \}
 387:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \defgroup group_scb_spi_data_structures Data Structures
 388:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \defgroup group_scb_spi_enums Enumerated Types
 389:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 390:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 391:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #if !defined(CY_SCB_SPI_H)
 392:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_H
 393:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 394:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #include "cy_scb_common.h"
 395:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 396:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #if defined(__cplusplus)
 397:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** extern "C" {
 398:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #endif
 399:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 400:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /*******************************************************************************
 401:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *                               Enumerated Types
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 20


 402:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *******************************************************************************/
 403:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 404:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 405:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \addtogroup group_scb_spi_enums
 406:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \{
 407:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 408:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 409:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** SPI status codes */
 410:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** typedef enum
 411:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** {
 412:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /** Operation completed successfully */
 413:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_SCB_SPI_SUCCESS = 0U,
 414:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 415:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /** One or more of input parameters are invalid */
 416:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_SCB_SPI_BAD_PARAM = (CY_SCB_ID | CY_PDL_STATUS_ERROR | CY_SCB_SPI_ID | 1U),
 417:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 418:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 419:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * SPI is busy processing a transfer.
 420:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 421:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_SCB_SPI_TRANSFER_BUSY = (CY_SCB_ID | CY_PDL_STATUS_ERROR | CY_SCB_SPI_ID | 2U)
 422:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** } cy_en_scb_spi_status_t;
 423:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 424:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** SPI Modes */
 425:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** typedef enum
 426:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** {
 427:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_SCB_SPI_SLAVE,   /**< Configures SCB for SPI Slave operation  */
 428:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_SCB_SPI_MASTER,  /**< Configures SCB for SPI Master operation */
 429:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** } cy_en_scb_spi_mode_t;
 430:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 431:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** SPI Submodes */
 432:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** typedef enum
 433:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** {
 434:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /** Configures an SPI for a standard Motorola SPI operation */
 435:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_SCB_SPI_MOTOROLA     = 0x0U,
 436:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 437:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 438:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * Configures the SPI for the TI SPI operation. In the TI mode, the slave
 439:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * select is a pulse. In this case, the pulse coincides with the first bit.
 440:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 441:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_SCB_SPI_TI_COINCIDES = 0x01U,
 442:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 443:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 444:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * Configures an SPI for the National SPI operation. This is a half-duplex
 445:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * mode of operation.
 446:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 447:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_SCB_SPI_NATIONAL     = 0x02U,
 448:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 449:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 450:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * Configures an SPI for the TI SPI operation, in the TI mode. The slave
 451:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * select is a pulse. In this case the pulse precedes the first bit.
 452:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 453:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_SCB_SPI_TI_PRECEDES  = 0x05U,
 454:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** } cy_en_scb_spi_sub_mode_t;
 455:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 456:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** SPI SCLK Modes */
 457:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** typedef enum
 458:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** {
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 21


 459:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_SCB_SPI_CPHA0_CPOL0 = 0U,   /**< Clock is active low, data is changed on first edge   */
 460:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_SCB_SPI_CPHA0_CPOL1 = 1U,   /**< Clock is active high, data is changed on first edge  */
 461:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_SCB_SPI_CPHA1_CPOL0 = 2U,   /**< Clock is active low, data is changed on second edge  */
 462:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_SCB_SPI_CPHA1_CPOL1 = 3U,   /**< Clock is active high, data is changed on second edge */
 463:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** } cy_en_scb_spi_sclk_mode_t;
 464:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 465:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** SPI Slave Selects */
 466:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** typedef enum
 467:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** {
 468:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_SCB_SPI_SLAVE_SELECT0 = 0U,   /**< Master will use Slave Select 0 */
 469:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_SCB_SPI_SLAVE_SELECT1 = 1U,   /**< Master will use Slave Select 1 */
 470:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_SCB_SPI_SLAVE_SELECT2 = 2U,   /**< Master will use Slave Select 2 */
 471:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_SCB_SPI_SLAVE_SELECT3 = 3U,   /**< Master will use Slave Select 3 */
 472:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** } cy_en_scb_spi_slave_select_t;
 473:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 474:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** SPI Polarity */
 475:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** typedef enum
 476:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** {
 477:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_SCB_SPI_ACTIVE_LOW  = 0U,    /**< Signal in question is active low */
 478:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_SCB_SPI_ACTIVE_HIGH = 1U,    /**< Signal in question is active high */
 479:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** } cy_en_scb_spi_polarity_t;
 480:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 481:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** \} group_scb_spi_enums */
 482:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 483:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 484:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /*******************************************************************************
 485:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *                            Type Definitions
 486:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *******************************************************************************/
 487:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 488:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 489:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \addtogroup group_scb_spi_data_structures
 490:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \{
 491:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 492:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 493:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 494:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Provides the typedef for the callback function called in the
 495:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \ref Cy_SCB_SPI_Interrupt to notify the user about occurrences of
 496:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \ref group_scb_spi_macros_callback_events.
 497:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 498:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** typedef void (* cy_cb_scb_spi_handle_events_t)(uint32_t event);
 499:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 500:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 501:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** SPI configuration structure */
 502:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** typedef struct cy_stc_scb_spi_config
 503:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** {
 504:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /** Specifies the mode of operation */
 505:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     cy_en_scb_spi_mode_t    spiMode;
 506:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 507:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /** Specifies the submode of SPI operation */
 508:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     cy_en_scb_spi_sub_mode_t    subMode;
 509:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 510:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 511:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * Configures the SCLK operation for Motorola sub-mode, ignored for all
 512:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * other submodes
 513:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 514:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     cy_en_scb_spi_sclk_mode_t    sclkMode;
 515:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 22


 516:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 517:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * Oversample factor for SPI.
 518:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * * For the master mode, the data rate is the SCB clock / oversample
 519:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     *   (the valid range is 4 to 16, when MISO is used; if MISO is not used
 520:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     *   then the valid range is 2 to 16).
 521:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * * For the slave mode, the oversample value is ignored. The data rate is
 522:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     *   determined by the SCB clock frequency.
 523:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 524:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     uint32_t    oversample;
 525:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 526:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 527:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * The width of RX data (valid range 4-16). It must be the same as
 528:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * \ref txDataWidth except in National sub-mode.
 529:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 530:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     uint32_t    rxDataWidth;
 531:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 532:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 533:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * The width of TX data (valid range 4-16). It must be the same as
 534:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * \ref rxDataWidth except in National sub-mode.
 535:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 536:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     uint32_t    txDataWidth;
 537:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 538:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 539:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * Enables the hardware to shift out the data element MSB first, otherwise,
 540:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * LSB first
 541:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 542:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     bool        enableMsbFirst;
 543:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 544:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 545:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * Enables the master to generate a continuous SCLK regardless of whether
 546:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * there is data to send
 547:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 548:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     bool        enableFreeRunSclk;
 549:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 550:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 551:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * Enables a digital 3-tap median filter to be applied to the input
 552:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * of the RX FIFO to filter glitches on the line.
 553:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 554:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     bool        enableInputFilter;
 555:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 556:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 557:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * Enables the master to sample MISO line one half clock later to allow
 558:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * better timings.
 559:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 560:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     bool        enableMisoLateSample;
 561:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 562:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 563:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * Enables the master to transmit each data element separated by a
 564:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * de-assertion of the slave select line (only applicable for the master
 565:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * mode)
 566:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 567:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     bool        enableTransferSeperation;
 568:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 569:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 570:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * Sets active polarity of each SS line.
 571:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * This is a bit mask: bit 0 corresponds to SS0 and so on to SS3.
 572:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * 1 means active high, a 0 means active low.
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 23


 573:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 574:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     uint32_t    ssPolarity;
 575:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 576:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 577:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * When set, the slave will wake the device when the slave select line
 578:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * becomes active.
 579:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * Note that not all SCBs support this mode. Consult the device
 580:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * datasheet to determine which SCBs support wake from Deep Sleep.
 581:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 582:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     bool        enableWakeFromSleep;
 583:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 584:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 585:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * When there are more entries in the RX FIFO then this level
 586:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * the RX trigger output goes high. This output can be connected
 587:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * to a DMA channel through a trigger mux.
 588:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * Also, it controls the \ref CY_SCB_SPI_RX_TRIGGER interrupt source.
 589:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 590:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     uint32_t    rxFifoTriggerLevel;
 591:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 592:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 593:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * Bits set in this mask will allow events to cause an interrupt
 594:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * (See \ref group_scb_spi_macros_rx_fifo_status for the set of constant)
 595:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 596:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     uint32_t    rxFifoIntEnableMask;
 597:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 598:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 599:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * When there are fewer entries in the TX FIFO then this level
 600:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * the TX trigger output goes high. This output can be connected
 601:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * to a DMA channel through a trigger mux.
 602:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * Also, it controls the \ref CY_SCB_SPI_TX_TRIGGER interrupt source.
 603:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 604:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     uint32_t    txFifoTriggerLevel;
 605:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 606:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 607:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * Bits set in this mask allow events to cause an interrupt
 608:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * (See \ref group_scb_spi_macros_tx_fifo_status for the set of constants)
 609:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 610:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     uint32_t    txFifoIntEnableMask;
 611:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 612:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 613:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * Bits set in this mask allow events to cause an interrupt
 614:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * (See \ref group_scb_spi_macros_master_slave_status for the set of
 615:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * constants)
 616:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 617:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     uint32_t    masterSlaveIntEnableMask;
 618:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 619:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** }cy_stc_scb_spi_config_t;
 620:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 621:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** SPI context structure.
 622:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * All fields for the context structure are internal. Firmware never reads or
 623:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * writes these values. Firmware allocates the structure and provides the
 624:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * address of the structure to the driver in function calls. Firmware must
 625:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * ensure that the defined instance of this structure remains in scope
 626:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * while the drive is in use.
 627:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 628:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** typedef struct cy_stc_scb_spi_context
 629:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** {
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 24


 630:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /** \cond INTERNAL */
 631:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     uint32_t volatile status;       /**< The receive status */
 632:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 633:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     void    *rxBuf;                 /**< The pointer to the receive buffer */
 634:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     uint32_t rxBufSize;             /**< The receive buffer size */
 635:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     uint32_t volatile rxBufIdx;     /**< The current location in the receive buffer */
 636:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 637:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     void    *txBuf;                 /**< The pointer to the transmit buffer */
 638:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     uint32_t txBufSize;             /**< The transmit buffer size */
 639:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     uint32_t volatile txBufIdx;     /**< The current location in the transmit buffer */
 640:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 641:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /**
 642:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * The pointer to an event callback that is called when any of
 643:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     * \ref group_scb_spi_macros_callback_events occurs
 644:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     */
 645:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     cy_cb_scb_spi_handle_events_t cbEvents;
 646:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 647:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #if !defined(NDEBUG)
 648:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     uint32_t initKey;               /**< Tracks the context initialization */
 649:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #endif /* !(NDEBUG) */
 650:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     /** \endcond */
 651:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** } cy_stc_scb_spi_context_t;
 652:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 653:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** \} group_scb_spi_data_structures */
 654:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 655:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 656:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /*******************************************************************************
 657:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *                          Function Prototypes
 658:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *******************************************************************************/
 659:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 660:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 661:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \addtogroup group_scb_spi_general_functions
 662:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \{
 663:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 664:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** cy_en_scb_spi_status_t Cy_SCB_SPI_Init(CySCB_Type *base, cy_stc_scb_spi_config_t const *config,
 665:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                        cy_stc_scb_spi_context_t *context);
 666:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** void Cy_SCB_SPI_DeInit (CySCB_Type *base);
 667:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE void Cy_SCB_SPI_Enable(CySCB_Type *base);
 668:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** void Cy_SCB_SPI_Disable(CySCB_Type *base, cy_stc_scb_spi_context_t *context);
 669:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 670:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE void Cy_SCB_SPI_SetActiveSlaveSelect(CySCB_Type *base,
 671:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                     cy_en_scb_spi_slave_select_t slaveSelect);
 672:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE void Cy_SCB_SPI_SetActiveSlaveSelectPolarity(CySCB_Type *base,
 673:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                     cy_en_scb_spi_slave_select_t slaveSelect,
 674:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                     cy_en_scb_spi_polarity_t polarity);
 675:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 676:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE bool Cy_SCB_SPI_IsBusBusy(CySCB_Type const *base);
 677:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** \} group_scb_spi_general_functions */
 678:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 679:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 680:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \addtogroup group_scb_spi_high_level_functions
 681:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \{
 682:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 683:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** cy_en_scb_spi_status_t Cy_SCB_SPI_Transfer(CySCB_Type *base, void *txBuffer, void *rxBuffer, uint32
 684:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                            cy_stc_scb_spi_context_t *context);
 685:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** void     Cy_SCB_SPI_AbortTransfer    (CySCB_Type *base, cy_stc_scb_spi_context_t *context);
 686:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** uint32_t Cy_SCB_SPI_GetTransferStatus(CySCB_Type const *base, cy_stc_scb_spi_context_t const *conte
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 25


 687:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** uint32_t Cy_SCB_SPI_GetNumTransfered (CySCB_Type const *base, cy_stc_scb_spi_context_t const *conte
 688:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** \} group_scb_spi_high_level_functions */
 689:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 690:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 691:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \addtogroup group_scb_spi_low_level_functions
 692:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \{
 693:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 694:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE uint32_t Cy_SCB_SPI_Read     (CySCB_Type const *base);
 695:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE uint32_t Cy_SCB_SPI_ReadArray(CySCB_Type const *base, void *buffer, uint32_t size);
 696:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 697:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE uint32_t Cy_SCB_SPI_Write     (CySCB_Type *base, uint32_t data);
 698:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE uint32_t Cy_SCB_SPI_WriteArray(CySCB_Type *base, void *buffer, uint32_t size);
 699:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE void     Cy_SCB_SPI_WriteArrayBlocking(CySCB_Type *base, void *buffer, uint32_t siz
 700:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 701:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE uint32_t Cy_SCB_SPI_GetTxFifoStatus  (CySCB_Type const *base);
 702:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE void     Cy_SCB_SPI_ClearTxFifoStatus(CySCB_Type *base, uint32_t clearMask);
 703:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 704:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE uint32_t Cy_SCB_SPI_GetRxFifoStatus  (CySCB_Type const *base);
 705:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE void     Cy_SCB_SPI_ClearRxFifoStatus(CySCB_Type *base, uint32_t clearMask);
 706:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 707:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE uint32_t Cy_SCB_SPI_GetSlaveMasterStatus  (CySCB_Type const *base);
 708:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE void     Cy_SCB_SPI_ClearSlaveMasterStatus(CySCB_Type *base, uint32_t clearMask);
 709:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 710:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE uint32_t Cy_SCB_SPI_GetNumInTxFifo(CySCB_Type const *base);
 711:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE bool     Cy_SCB_SPI_IsTxComplete  (CySCB_Type const *base);
 712:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 713:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE uint32_t Cy_SCB_SPI_GetNumInRxFifo(CySCB_Type const *base);
 714:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 715:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE void Cy_SCB_SPI_ClearRxFifo(CySCB_Type *base);
 716:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE void Cy_SCB_SPI_ClearTxFifo(CySCB_Type *base);
 717:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** \} group_scb_spi_low_level_functions */
 718:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 719:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 720:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \addtogroup group_scb_spi_interrupt_functions
 721:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \{
 722:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 723:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** void Cy_SCB_SPI_Interrupt(CySCB_Type *base, cy_stc_scb_spi_context_t *context);
 724:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 725:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE void Cy_SCB_SPI_RegisterCallback(CySCB_Type const *base, cy_cb_scb_spi_handle_event
 726:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                                  cy_stc_scb_spi_context_t *context);
 727:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** \} group_scb_spi_interrupt_functions */
 728:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 729:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 730:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \addtogroup group_scb_spi_low_power_functions
 731:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \{
 732:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 733:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** cy_en_syspm_status_t Cy_SCB_SPI_DeepSleepCallback(cy_stc_syspm_callback_params_t *callbackParams, c
 734:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** cy_en_syspm_status_t Cy_SCB_SPI_HibernateCallback(cy_stc_syspm_callback_params_t *callbackParams, c
 735:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** \} group_scb_spi_low_power_functions */
 736:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 737:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 738:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /*******************************************************************************
 739:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *                               API Constants
 740:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *******************************************************************************/
 741:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 742:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 743:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \addtogroup group_scb_spi_macros
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 26


 744:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \{
 745:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 746:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 747:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 748:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \defgroup group_scb_spi_macros_tx_fifo_status SPI TX FIFO Statuses
 749:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Macros to check SPI TX FIFO status returned by \ref Cy_SCB_SPI_GetTxFifoStatus
 750:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * function or assign mask for \ref Cy_SCB_SPI_ClearTxFifoStatus function.
 751:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Each SPI TX FIFO status is encoded in a separate bit, therefore multiple bits
 752:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * may be set to indicate the current status.
 753:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \{
 754:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 755:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** The number of entries in the TX FIFO is less than the TX FIFO trigger level
 756:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * value
 757:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 758:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_TX_TRIGGER       (SCB_INTR_TX_TRIGGER_Msk)
 759:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 760:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** The TX FIFO is not full, there is a space for more data */
 761:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_TX_NOT_FULL      (SCB_INTR_TX_NOT_FULL_Msk)
 762:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 763:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 764:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The TX FIFO is empty, note that there may still be data in the shift register.
 765:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 766:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_TX_EMPTY         (SCB_INTR_TX_EMPTY_Msk)
 767:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 768:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** An attempt to write to the full TX FIFO */
 769:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_TX_OVERFLOW      (SCB_INTR_TX_OVERFLOW_Msk)
 770:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 771:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 772:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Applicable only for the slave mode. The master tried to read more
 773:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * data elements than available.
 774:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 775:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_TX_UNDERFLOW     (SCB_INTR_TX_UNDERFLOW_Msk)
 776:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** \} group_scb_spi_macros_tx_fifo_status */
 777:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 778:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 779:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \defgroup group_scb_spi_macros_rx_fifo_status SPI RX FIFO Statuses
 780:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \{
 781:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Macros to check SPI RX FIFO status returned by \ref Cy_SCB_SPI_GetRxFifoStatus
 782:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * function or assign mask for \ref Cy_SCB_SPI_ClearRxFifoStatus function.
 783:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Each SPI RX FIFO status is encoded in a separate bit, therefore multiple
 784:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * bits may be set to indicate the current status.
 785:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 786:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** The number of entries in the RX FIFO is more than the RX FIFO trigger
 787:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * level value.
 788:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 789:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_RX_TRIGGER       (SCB_INTR_RX_TRIGGER_Msk)
 790:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 791:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** The RX FIFO is not empty, there is data to read */
 792:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_RX_NOT_EMPTY     (SCB_INTR_RX_NOT_EMPTY_Msk)
 793:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 794:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 795:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The RX FIFO is full. There is no more space for additional data.
 796:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Any additional data will be dropped.
 797:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 798:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_RX_FULL          (SCB_INTR_RX_FULL_Msk)
 799:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 800:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 27


 801:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The RX FIFO was full and there was an attempt to write to it.
 802:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * This additional data was dropped.
 803:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 804:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_RX_OVERFLOW      (SCB_INTR_RX_OVERFLOW_Msk)
 805:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 806:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** An attempt to read from an empty RX FIFO */
 807:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_RX_UNDERFLOW     (SCB_INTR_RX_UNDERFLOW_Msk)
 808:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** \} group_scb_spi_macros_rx_fifo_status */
 809:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 810:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 811:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \defgroup group_scb_spi_macros_master_slave_status SPI Master and Slave Statuses
 812:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \{
 813:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Macros to check SPI Mater and Slave status returned by \ref Cy_SCB_SPI_GetSlaveMasterStatus
 814:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * function or assign mask for \ref Cy_SCB_SPI_ClearSlaveMasterStatus function.
 815:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 816:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** The slave was deselected at the wrong time */
 817:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_SLAVE_ERR       (SCB_INTR_S_SPI_BUS_ERROR_Msk)
 818:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 819:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** The master has transmitted all data elements from FIFO and shifter */
 820:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_MASTER_DONE     (SCB_INTR_M_SPI_DONE_Msk)
 821:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** \} group_scb_spi_macros_master_slave_status */
 822:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 823:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 824:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \defgroup group_scb_spi_macros_xfer_status SPI Transfer Status
 825:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \{
 826:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Macros to check current SPI transfer status returned by 
 827:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \ref Cy_SCB_SPI_GetTransferStatus function. 
 828:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Each SPI transfer status is encoded in a separate bit, therefore multiple bits
 829:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * may be set to indicate the current status.
 830:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 831:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 832:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Transfer operation started by \ref Cy_SCB_SPI_Transfer is in progress
 833:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 834:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_TRANSFER_ACTIVE     (0x01UL)
 835:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 836:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 837:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * All data elements specified by \ref Cy_SCB_SPI_Transfer for transmission
 838:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * have been loaded into the TX FIFO
 839:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 840:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_TRANSFER_IN_FIFO    (0x02UL)
 841:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 842:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** The slave was deselected at the wrong time. */
 843:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_SLAVE_TRANSFER_ERR  (SCB_INTR_S_SPI_BUS_ERROR_Msk)
 844:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 845:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 846:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * RX FIFO was full and there was an attempt to write to it.
 847:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * This additional data was dropped.
 848:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 849:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_TRANSFER_OVERFLOW   (SCB_INTR_RX_OVERFLOW_Msk)
 850:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 851:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 852:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Applicable only for the slave mode. The master tried to read more
 853:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * data elements than available in the TX FIFO.
 854:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 855:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_TRANSFER_UNDERFLOW  (SCB_INTR_TX_UNDERFLOW_Msk)
 856:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** \} group_scb_spi_macros_xfer_status */
 857:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 28


 858:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 859:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \defgroup group_scb_spi_macros_callback_events SPI Callback Events
 860:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \{
 861:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Macros to check SPI events passed by \ref cy_cb_scb_spi_handle_events_t callback.
 862:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Note that only single event is notified by the callback when it is called.
 863:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 864:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 865:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * All data elements specified by \ref Cy_SCB_SPI_Transfer for transmission
 866:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * have been loaded into the TX FIFO
 867:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 868:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_TRANSFER_IN_FIFO_EVENT  (0x01U)
 869:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 870:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** The transfer operation started by \ref Cy_SCB_SPI_Transfer is complete */
 871:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_TRANSFER_CMPLT_EVENT    (0x02U)
 872:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 873:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 874:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * An error occurred during the transfer. This includes overflow, underflow
 875:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * and a transfer error. Check \ref Cy_SCB_SPI_GetTransferStatus.
 876:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 877:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_TRANSFER_ERR_EVENT      (0x04U)
 878:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** \} group_scb_spi_macros_callback_events */
 879:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 880:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 881:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** Default TX value when no TX buffer is defined */
 882:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_DEFAULT_TX  (0x0000FFFFUL)
 883:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 884:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** Data returned by the hardware when an empty RX FIFO is read */
 885:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_RX_NO_DATA  (0xFFFFFFFFUL)
 886:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 887:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 888:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /*******************************************************************************
 889:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *                          Internal Constants
 890:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *******************************************************************************/
 891:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 892:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** \cond INTERNAL */
 893:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_RX_INTR_MASK  (CY_SCB_SPI_RX_TRIGGER  | CY_SCB_SPI_RX_NOT_EMPTY | CY_SCB_SPI_RX_
 894:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                   CY_SCB_SPI_RX_OVERFLOW | CY_SCB_SPI_RX_UNDERFLOW)
 895:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 896:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_TX_INTR_MASK  (CY_SCB_SPI_TX_TRIGGER  | CY_SCB_SPI_TX_NOT_FULL | CY_SCB_SPI_TX_E
 897:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                   CY_SCB_SPI_TX_OVERFLOW | CY_SCB_SPI_TX_UNDERFLOW)
 898:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 899:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_MASTER_SLAVE_INTR_MASK (CY_SCB_SPI_MASTER_DONE | CY_SCB_SPI_SLAVE_ERR)
 900:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 901:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_TRANSFER_ERR    (CY_SCB_SPI_SLAVE_TRANSFER_ERR | CY_SCB_SPI_TRANSFER_OVERFLOW | 
 902:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                     CY_SCB_SPI_TRANSFER_UNDERFLOW)
 903:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 904:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_INIT_KEY        (0x00ABCDEFUL)
 905:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 906:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_IS_MODE_VALID(mode)          ( (CY_SCB_SPI_SLAVE  == (mode)) || \
 907:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                                   (CY_SCB_SPI_MASTER == (mode)) )
 908:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 909:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_IS_SUB_MODE_VALID(subMode)   ( (CY_SCB_SPI_MOTOROLA     == (subMode)) || \
 910:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                                   (CY_SCB_SPI_TI_COINCIDES == (subMode)) || \
 911:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                                   (CY_SCB_SPI_TI_PRECEDES  == (subMode)) || \
 912:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                                   (CY_SCB_SPI_NATIONAL     == (subMode)) )
 913:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 914:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_IS_SCLK_MODE_VALID(clkMode)  ( (CY_SCB_SPI_CPHA0_CPOL0 == (clkMode)) || \
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 29


 915:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                                   (CY_SCB_SPI_CPHA0_CPOL1 == (clkMode)) || \
 916:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                                   (CY_SCB_SPI_CPHA1_CPOL0 == (clkMode)) || \
 917:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                                   (CY_SCB_SPI_CPHA1_CPOL1 == (clkMode)) )
 918:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 919:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_IS_POLARITY_VALID(polarity)  ( (CY_SCB_SPI_ACTIVE_LOW  == (polarity)) || \
 920:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                                   (CY_SCB_SPI_ACTIVE_HIGH == (polarity)) )
 921:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 922:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_IS_SLAVE_SEL_VALID(ss)       ( (CY_SCB_SPI_SLAVE_SELECT0 == (ss)) || \
 923:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                                   (CY_SCB_SPI_SLAVE_SELECT1 == (ss)) || \
 924:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                                   (CY_SCB_SPI_SLAVE_SELECT2 == (ss)) || \
 925:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                                   (CY_SCB_SPI_SLAVE_SELECT3 == (ss)) )
 926:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 927:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_IS_OVERSAMPLE_VALID(ovs, mode)   ( (CY_SCB_SPI_MASTER == (mode)) ? (((ovs) >= 2U
 928:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_IS_DATA_WIDTH_VALID(width)       ( ((width) >= 4UL) && ((width) <= 16UL) )
 929:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_IS_SS_POLARITY_VALID(polarity)   ( (0UL == ((polarity) & (~0x0FUL))) )
 930:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_IS_BUFFER_VALID(txBuffer, rxBuffer, size)  ( ((size) > 0UL)  && \
 931:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                                                  (false == ((NULL == (txBuffer)) &&
 932:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 933:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** #define CY_SCB_SPI_IS_BOTH_DATA_WIDTH_VALID(subMode, rxWidth, txWidth)  ( (CY_SCB_SPI_NATIONAL != (
 934:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****                                                                                     ((rxWidth) == (
 935:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 936:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** \endcond */
 937:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 938:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /** \} group_scb_spi_macros */
 939:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 940:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 941:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /*******************************************************************************
 942:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *                     In-line Function Implementation
 943:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *******************************************************************************/
 944:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 945:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /**
 946:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \addtogroup group_scb_spi_general_functions
 947:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \{
 948:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** */
 949:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 950:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /*******************************************************************************
 951:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Function Name: Cy_SCB_SPI_Enable
 952:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** ****************************************************************************//**
 953:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 954:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Enables the SCB block for the SPI operation.
 955:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 956:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \param base
 957:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The pointer to the SPI SCB instance.
 958:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 959:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *******************************************************************************/
 960:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE void Cy_SCB_SPI_Enable(CySCB_Type *base)
 961:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** {
 962:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     SCB_CTRL(base) |= SCB_CTRL_ENABLED_Msk;
 963:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** }
 964:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 965:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
 966:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /*******************************************************************************
 967:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Function Name: Cy_SCB_SPI_IsBusBusy
 968:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** ****************************************************************************//**
 969:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 970:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Returns whether the SPI bus is busy or not. The bus busy is determined using
 971:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * the slave select signal.
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 30


 972:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * Motorola and National Semiconductor sub-modes: the bus is busy after the
 973:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   slave select line is activated and lasts until the slave select line is
 974:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   deactivated.
 975:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * Texas Instrument sub-modes: The bus is busy the moment of the initial
 976:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   pulse on the slave select line and lasts until the transfer is complete 
 977:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   (all bytes from the TX FIFO area shifted-out on the bus).
 978:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 979:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \param base
 980:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The pointer to the SPI SCB instance.
 981:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 982:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \return
 983:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * True - the bus is busy; false - the bus is idle.
 984:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 985:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \note
 986:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * The SPI master does not assign the slave select line immediately after
 987:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   the first data element is written into the TX FIFO. It takes up to two SCLK
 988:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   clocks to assign the slave select line. Before this happens, the bus
 989:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   is considered idle.
 990:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * * If the SPI master is configured to transmit each data element separated by 
 991:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   a de-assertion of the slave select line, the bus is busy during each element
 992:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *   transfer and is free between them.
 993:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
 994:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *******************************************************************************/
 995:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE bool Cy_SCB_SPI_IsBusBusy(CySCB_Type const *base)
 996:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** {
 997:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     return _FLD2BOOL(SCB_SPI_STATUS_BUS_BUSY, SCB_SPI_STATUS(base));
 998:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** }
 999:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
1000:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
1001:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** /*******************************************************************************
1002:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Function Name: Cy_SCB_SPI_SetActiveSlaveSelect
1003:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** ****************************************************************************//**
1004:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
1005:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * Selects an active slave select line from one of four available.
1006:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * This function is applicable for the master and slave.
1007:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
1008:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \param base
1009:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The pointer to the SPI SCB instance.
1010:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
1011:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \param slaveSelect
1012:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The slave select line number.
1013:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * See \ref cy_en_scb_spi_slave_select_t for the set of constants.
1014:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
1015:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * \note
1016:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** * The SCB must be idle or disabled before calling this function.
1017:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *
1018:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** *******************************************************************************/
1019:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** __STATIC_INLINE void Cy_SCB_SPI_SetActiveSlaveSelect(CySCB_Type *base, cy_en_scb_spi_slave_select_t
1020:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** {
1021:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_ASSERT_L3(CY_SCB_SPI_IS_SLAVE_SEL_VALID(slaveSelect));
1022:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** 
1023:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h ****     CY_REG32_CLR_SET(SCB_SPI_CTRL(base), SCB_SPI_CTRL_SSEL, (uint32_t) slaveSelect);
  81              		.loc 3 1023 0
  82 0014 236A     		ldr	r3, [r4, #32]
  83 0016 23F04063 		bic	r3, r3, #201326592
  84 001a 2362     		str	r3, [r4, #32]
  85              	.LVL2:
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 31


  86              	.LBE9:
  87              	.LBE8:
 104:Generated_Source\PSoC6/CY_EINK_SPIM.c **** 
 105:Generated_Source\PSoC6/CY_EINK_SPIM.c ****         /* Set active slave select to line 0 */
 106:Generated_Source\PSoC6/CY_EINK_SPIM.c ****         Cy_SCB_SPI_SetActiveSlaveSelect(CY_EINK_SPIM_HW, CY_EINK_SPIM_SPI_SLAVE_SELECT0);
 107:Generated_Source\PSoC6/CY_EINK_SPIM.c **** 
 108:Generated_Source\PSoC6/CY_EINK_SPIM.c ****         /* Hook interrupt service routine */
 109:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     #if defined(CY_EINK_SPIM_SCB_IRQ__INTC_ASSIGNED)
 110:Generated_Source\PSoC6/CY_EINK_SPIM.c ****         (void) Cy_SysInt_Init(&CY_EINK_SPIM_SCB_IRQ_cfg, &CY_EINK_SPIM_Interrupt);
  88              		.loc 2 110 0
  89 001c 1149     		ldr	r1, .L9+16
  90 001e 1248     		ldr	r0, .L9+20
  91 0020 FFF7FEFF 		bl	Cy_SysInt_Init
  92              	.LVL3:
 111:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     #endif /* (CY_EINK_SPIM_SCB_IRQ__INTC_ASSIGNED) */
 112:Generated_Source\PSoC6/CY_EINK_SPIM.c **** 
 113:Generated_Source\PSoC6/CY_EINK_SPIM.c ****         /* Component is configured */
 114:Generated_Source\PSoC6/CY_EINK_SPIM.c ****         CY_EINK_SPIM_initVar = 1U;
  93              		.loc 2 114 0
  94 0024 0122     		movs	r2, #1
  95 0026 0B4B     		ldr	r3, .L9
  96 0028 1A70     		strb	r2, [r3]
  97              	.L6:
 115:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     }
 116:Generated_Source\PSoC6/CY_EINK_SPIM.c **** 
 117:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     /* Enable interrupt in NVIC */
 118:Generated_Source\PSoC6/CY_EINK_SPIM.c **** #if defined(CY_EINK_SPIM_SCB_IRQ__INTC_ASSIGNED)
 119:Generated_Source\PSoC6/CY_EINK_SPIM.c ****     NVIC_EnableIRQ((IRQn_Type) CY_EINK_SPIM_SCB_IRQ_cfg.intrSrc);
  98              		.loc 2 119 0
  99 002a 0F4B     		ldr	r3, .L9+20
 100 002c B3F90030 		ldrsh	r3, [r3]
 101              	.LVL4:
 102              	.LBB10:
 103              	.LBB11:
 104              		.file 4 ".\\CMSIS\\Core\\Include/core_cm4.h"
   1:.\CMSIS\Core\Include/core_cm4.h **** /**************************************************************************//**
   2:.\CMSIS\Core\Include/core_cm4.h ****  * @file     core_cm4.h
   3:.\CMSIS\Core\Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:.\CMSIS\Core\Include/core_cm4.h ****  * @version  V5.0.7
   5:.\CMSIS\Core\Include/core_cm4.h ****  * @date     28. May 2018
   6:.\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
   7:.\CMSIS\Core\Include/core_cm4.h **** /*
   8:.\CMSIS\Core\Include/core_cm4.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:.\CMSIS\Core\Include/core_cm4.h ****  *
  10:.\CMSIS\Core\Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:.\CMSIS\Core\Include/core_cm4.h ****  *
  12:.\CMSIS\Core\Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:.\CMSIS\Core\Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:.\CMSIS\Core\Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:.\CMSIS\Core\Include/core_cm4.h ****  *
  16:.\CMSIS\Core\Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:.\CMSIS\Core\Include/core_cm4.h ****  *
  18:.\CMSIS\Core\Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:.\CMSIS\Core\Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:.\CMSIS\Core\Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:.\CMSIS\Core\Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:.\CMSIS\Core\Include/core_cm4.h ****  * limitations under the License.
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 32


  23:.\CMSIS\Core\Include/core_cm4.h ****  */
  24:.\CMSIS\Core\Include/core_cm4.h **** 
  25:.\CMSIS\Core\Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:.\CMSIS\Core\Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:.\CMSIS\Core\Include/core_cm4.h **** #elif defined (__clang__)
  28:.\CMSIS\Core\Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:.\CMSIS\Core\Include/core_cm4.h **** #endif
  30:.\CMSIS\Core\Include/core_cm4.h **** 
  31:.\CMSIS\Core\Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:.\CMSIS\Core\Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:.\CMSIS\Core\Include/core_cm4.h **** 
  34:.\CMSIS\Core\Include/core_cm4.h **** #include <stdint.h>
  35:.\CMSIS\Core\Include/core_cm4.h **** 
  36:.\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
  37:.\CMSIS\Core\Include/core_cm4.h ****  extern "C" {
  38:.\CMSIS\Core\Include/core_cm4.h **** #endif
  39:.\CMSIS\Core\Include/core_cm4.h **** 
  40:.\CMSIS\Core\Include/core_cm4.h **** /**
  41:.\CMSIS\Core\Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:.\CMSIS\Core\Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:.\CMSIS\Core\Include/core_cm4.h **** 
  44:.\CMSIS\Core\Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:.\CMSIS\Core\Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:.\CMSIS\Core\Include/core_cm4.h **** 
  47:.\CMSIS\Core\Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:.\CMSIS\Core\Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:.\CMSIS\Core\Include/core_cm4.h **** 
  50:.\CMSIS\Core\Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:.\CMSIS\Core\Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:.\CMSIS\Core\Include/core_cm4.h ****  */
  53:.\CMSIS\Core\Include/core_cm4.h **** 
  54:.\CMSIS\Core\Include/core_cm4.h **** 
  55:.\CMSIS\Core\Include/core_cm4.h **** /*******************************************************************************
  56:.\CMSIS\Core\Include/core_cm4.h ****  *                 CMSIS definitions
  57:.\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
  58:.\CMSIS\Core\Include/core_cm4.h **** /**
  59:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup Cortex_M4
  60:.\CMSIS\Core\Include/core_cm4.h ****   @{
  61:.\CMSIS\Core\Include/core_cm4.h ****  */
  62:.\CMSIS\Core\Include/core_cm4.h **** 
  63:.\CMSIS\Core\Include/core_cm4.h **** #include "cmsis_version.h"
  64:.\CMSIS\Core\Include/core_cm4.h ****  
  65:.\CMSIS\Core\Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:.\CMSIS\Core\Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:.\CMSIS\Core\Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:.\CMSIS\Core\Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:.\CMSIS\Core\Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:.\CMSIS\Core\Include/core_cm4.h **** 
  71:.\CMSIS\Core\Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:.\CMSIS\Core\Include/core_cm4.h **** 
  73:.\CMSIS\Core\Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:.\CMSIS\Core\Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:.\CMSIS\Core\Include/core_cm4.h **** */
  76:.\CMSIS\Core\Include/core_cm4.h **** #if defined ( __CC_ARM )
  77:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 33


  80:.\CMSIS\Core\Include/core_cm4.h ****     #else
  81:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
  83:.\CMSIS\Core\Include/core_cm4.h ****     #endif
  84:.\CMSIS\Core\Include/core_cm4.h ****   #else
  85:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
  86:.\CMSIS\Core\Include/core_cm4.h ****   #endif
  87:.\CMSIS\Core\Include/core_cm4.h **** 
  88:.\CMSIS\Core\Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
  92:.\CMSIS\Core\Include/core_cm4.h ****     #else
  93:.\CMSIS\Core\Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
  95:.\CMSIS\Core\Include/core_cm4.h ****     #endif
  96:.\CMSIS\Core\Include/core_cm4.h ****   #else
  97:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
  98:.\CMSIS\Core\Include/core_cm4.h ****   #endif
  99:.\CMSIS\Core\Include/core_cm4.h **** 
 100:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:.\CMSIS\Core\Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 104:.\CMSIS\Core\Include/core_cm4.h ****     #else
 105:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 107:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 108:.\CMSIS\Core\Include/core_cm4.h ****   #else
 109:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 110:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 111:.\CMSIS\Core\Include/core_cm4.h **** 
 112:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __ARMVFP__
 114:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 116:.\CMSIS\Core\Include/core_cm4.h ****     #else
 117:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 119:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 120:.\CMSIS\Core\Include/core_cm4.h ****   #else
 121:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 122:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 123:.\CMSIS\Core\Include/core_cm4.h **** 
 124:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 128:.\CMSIS\Core\Include/core_cm4.h ****     #else
 129:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 131:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 132:.\CMSIS\Core\Include/core_cm4.h ****   #else
 133:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 134:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 135:.\CMSIS\Core\Include/core_cm4.h **** 
 136:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __TASKING__ )
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 34


 137:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __FPU_VFP__
 138:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 140:.\CMSIS\Core\Include/core_cm4.h ****     #else
 141:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 143:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 144:.\CMSIS\Core\Include/core_cm4.h ****   #else
 145:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 146:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 147:.\CMSIS\Core\Include/core_cm4.h **** 
 148:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:.\CMSIS\Core\Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 152:.\CMSIS\Core\Include/core_cm4.h ****     #else
 153:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 155:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 156:.\CMSIS\Core\Include/core_cm4.h ****   #else
 157:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 158:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 159:.\CMSIS\Core\Include/core_cm4.h **** 
 160:.\CMSIS\Core\Include/core_cm4.h **** #endif
 161:.\CMSIS\Core\Include/core_cm4.h **** 
 162:.\CMSIS\Core\Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:.\CMSIS\Core\Include/core_cm4.h **** 
 164:.\CMSIS\Core\Include/core_cm4.h **** 
 165:.\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
 166:.\CMSIS\Core\Include/core_cm4.h **** }
 167:.\CMSIS\Core\Include/core_cm4.h **** #endif
 168:.\CMSIS\Core\Include/core_cm4.h **** 
 169:.\CMSIS\Core\Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:.\CMSIS\Core\Include/core_cm4.h **** 
 171:.\CMSIS\Core\Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:.\CMSIS\Core\Include/core_cm4.h **** 
 173:.\CMSIS\Core\Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:.\CMSIS\Core\Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:.\CMSIS\Core\Include/core_cm4.h **** 
 176:.\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
 177:.\CMSIS\Core\Include/core_cm4.h ****  extern "C" {
 178:.\CMSIS\Core\Include/core_cm4.h **** #endif
 179:.\CMSIS\Core\Include/core_cm4.h **** 
 180:.\CMSIS\Core\Include/core_cm4.h **** /* check device defines and use defaults */
 181:.\CMSIS\Core\Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __CM4_REV
 183:.\CMSIS\Core\Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 186:.\CMSIS\Core\Include/core_cm4.h **** 
 187:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 191:.\CMSIS\Core\Include/core_cm4.h **** 
 192:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:.\CMSIS\Core\Include/core_cm4.h ****     #define __MPU_PRESENT             0U
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 35


 194:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 196:.\CMSIS\Core\Include/core_cm4.h **** 
 197:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:.\CMSIS\Core\Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 201:.\CMSIS\Core\Include/core_cm4.h **** 
 202:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:.\CMSIS\Core\Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 206:.\CMSIS\Core\Include/core_cm4.h **** #endif
 207:.\CMSIS\Core\Include/core_cm4.h **** 
 208:.\CMSIS\Core\Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:.\CMSIS\Core\Include/core_cm4.h **** /**
 210:.\CMSIS\Core\Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:.\CMSIS\Core\Include/core_cm4.h **** 
 212:.\CMSIS\Core\Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:.\CMSIS\Core\Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:.\CMSIS\Core\Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:.\CMSIS\Core\Include/core_cm4.h **** */
 216:.\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
 217:.\CMSIS\Core\Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:.\CMSIS\Core\Include/core_cm4.h **** #else
 219:.\CMSIS\Core\Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:.\CMSIS\Core\Include/core_cm4.h **** #endif
 221:.\CMSIS\Core\Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:.\CMSIS\Core\Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:.\CMSIS\Core\Include/core_cm4.h **** 
 224:.\CMSIS\Core\Include/core_cm4.h **** /* following defines should be used for structure members */
 225:.\CMSIS\Core\Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:.\CMSIS\Core\Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:.\CMSIS\Core\Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:.\CMSIS\Core\Include/core_cm4.h **** 
 229:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:.\CMSIS\Core\Include/core_cm4.h **** 
 231:.\CMSIS\Core\Include/core_cm4.h **** 
 232:.\CMSIS\Core\Include/core_cm4.h **** 
 233:.\CMSIS\Core\Include/core_cm4.h **** /*******************************************************************************
 234:.\CMSIS\Core\Include/core_cm4.h ****  *                 Register Abstraction
 235:.\CMSIS\Core\Include/core_cm4.h ****   Core Register contain:
 236:.\CMSIS\Core\Include/core_cm4.h ****   - Core Register
 237:.\CMSIS\Core\Include/core_cm4.h ****   - Core NVIC Register
 238:.\CMSIS\Core\Include/core_cm4.h ****   - Core SCB Register
 239:.\CMSIS\Core\Include/core_cm4.h ****   - Core SysTick Register
 240:.\CMSIS\Core\Include/core_cm4.h ****   - Core Debug Register
 241:.\CMSIS\Core\Include/core_cm4.h ****   - Core MPU Register
 242:.\CMSIS\Core\Include/core_cm4.h ****   - Core FPU Register
 243:.\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
 244:.\CMSIS\Core\Include/core_cm4.h **** /**
 245:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:.\CMSIS\Core\Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:.\CMSIS\Core\Include/core_cm4.h **** */
 248:.\CMSIS\Core\Include/core_cm4.h **** 
 249:.\CMSIS\Core\Include/core_cm4.h **** /**
 250:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 36


 251:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:.\CMSIS\Core\Include/core_cm4.h ****   \brief      Core Register type definitions.
 253:.\CMSIS\Core\Include/core_cm4.h ****   @{
 254:.\CMSIS\Core\Include/core_cm4.h ****  */
 255:.\CMSIS\Core\Include/core_cm4.h **** 
 256:.\CMSIS\Core\Include/core_cm4.h **** /**
 257:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:.\CMSIS\Core\Include/core_cm4.h ****  */
 259:.\CMSIS\Core\Include/core_cm4.h **** typedef union
 260:.\CMSIS\Core\Include/core_cm4.h **** {
 261:.\CMSIS\Core\Include/core_cm4.h ****   struct
 262:.\CMSIS\Core\Include/core_cm4.h ****   {
 263:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:.\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:.\CMSIS\Core\Include/core_cm4.h **** } APSR_Type;
 274:.\CMSIS\Core\Include/core_cm4.h **** 
 275:.\CMSIS\Core\Include/core_cm4.h **** /* APSR Register Definitions */
 276:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:.\CMSIS\Core\Include/core_cm4.h **** 
 279:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:.\CMSIS\Core\Include/core_cm4.h **** 
 282:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:.\CMSIS\Core\Include/core_cm4.h **** 
 285:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:.\CMSIS\Core\Include/core_cm4.h **** 
 288:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:.\CMSIS\Core\Include/core_cm4.h **** 
 291:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:.\CMSIS\Core\Include/core_cm4.h **** 
 294:.\CMSIS\Core\Include/core_cm4.h **** 
 295:.\CMSIS\Core\Include/core_cm4.h **** /**
 296:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:.\CMSIS\Core\Include/core_cm4.h ****  */
 298:.\CMSIS\Core\Include/core_cm4.h **** typedef union
 299:.\CMSIS\Core\Include/core_cm4.h **** {
 300:.\CMSIS\Core\Include/core_cm4.h ****   struct
 301:.\CMSIS\Core\Include/core_cm4.h ****   {
 302:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:.\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:.\CMSIS\Core\Include/core_cm4.h **** } IPSR_Type;
 307:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 37


 308:.\CMSIS\Core\Include/core_cm4.h **** /* IPSR Register Definitions */
 309:.\CMSIS\Core\Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:.\CMSIS\Core\Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:.\CMSIS\Core\Include/core_cm4.h **** 
 312:.\CMSIS\Core\Include/core_cm4.h **** 
 313:.\CMSIS\Core\Include/core_cm4.h **** /**
 314:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:.\CMSIS\Core\Include/core_cm4.h ****  */
 316:.\CMSIS\Core\Include/core_cm4.h **** typedef union
 317:.\CMSIS\Core\Include/core_cm4.h **** {
 318:.\CMSIS\Core\Include/core_cm4.h ****   struct
 319:.\CMSIS\Core\Include/core_cm4.h ****   {
 320:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:.\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:.\CMSIS\Core\Include/core_cm4.h **** } xPSR_Type;
 335:.\CMSIS\Core\Include/core_cm4.h **** 
 336:.\CMSIS\Core\Include/core_cm4.h **** /* xPSR Register Definitions */
 337:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:.\CMSIS\Core\Include/core_cm4.h **** 
 340:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:.\CMSIS\Core\Include/core_cm4.h **** 
 343:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:.\CMSIS\Core\Include/core_cm4.h **** 
 346:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:.\CMSIS\Core\Include/core_cm4.h **** 
 349:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:.\CMSIS\Core\Include/core_cm4.h **** 
 352:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:.\CMSIS\Core\Include/core_cm4.h **** 
 355:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:.\CMSIS\Core\Include/core_cm4.h **** 
 358:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:.\CMSIS\Core\Include/core_cm4.h **** 
 361:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:.\CMSIS\Core\Include/core_cm4.h **** 
 364:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 38


 365:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:.\CMSIS\Core\Include/core_cm4.h **** 
 367:.\CMSIS\Core\Include/core_cm4.h **** 
 368:.\CMSIS\Core\Include/core_cm4.h **** /**
 369:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:.\CMSIS\Core\Include/core_cm4.h ****  */
 371:.\CMSIS\Core\Include/core_cm4.h **** typedef union
 372:.\CMSIS\Core\Include/core_cm4.h **** {
 373:.\CMSIS\Core\Include/core_cm4.h ****   struct
 374:.\CMSIS\Core\Include/core_cm4.h ****   {
 375:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:.\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:.\CMSIS\Core\Include/core_cm4.h **** } CONTROL_Type;
 382:.\CMSIS\Core\Include/core_cm4.h **** 
 383:.\CMSIS\Core\Include/core_cm4.h **** /* CONTROL Register Definitions */
 384:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:.\CMSIS\Core\Include/core_cm4.h **** 
 387:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:.\CMSIS\Core\Include/core_cm4.h **** 
 390:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:.\CMSIS\Core\Include/core_cm4.h **** 
 393:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:.\CMSIS\Core\Include/core_cm4.h **** 
 395:.\CMSIS\Core\Include/core_cm4.h **** 
 396:.\CMSIS\Core\Include/core_cm4.h **** /**
 397:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:.\CMSIS\Core\Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:.\CMSIS\Core\Include/core_cm4.h ****   @{
 401:.\CMSIS\Core\Include/core_cm4.h ****  */
 402:.\CMSIS\Core\Include/core_cm4.h **** 
 403:.\CMSIS\Core\Include/core_cm4.h **** /**
 404:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:.\CMSIS\Core\Include/core_cm4.h ****  */
 406:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 407:.\CMSIS\Core\Include/core_cm4.h **** {
 408:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:.\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:.\CMSIS\Core\Include/core_cm4.h **** }  NVIC_Type;
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 39


 422:.\CMSIS\Core\Include/core_cm4.h **** 
 423:.\CMSIS\Core\Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:.\CMSIS\Core\Include/core_cm4.h **** 
 427:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:.\CMSIS\Core\Include/core_cm4.h **** 
 429:.\CMSIS\Core\Include/core_cm4.h **** 
 430:.\CMSIS\Core\Include/core_cm4.h **** /**
 431:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:.\CMSIS\Core\Include/core_cm4.h ****   @{
 435:.\CMSIS\Core\Include/core_cm4.h ****  */
 436:.\CMSIS\Core\Include/core_cm4.h **** 
 437:.\CMSIS\Core\Include/core_cm4.h **** /**
 438:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:.\CMSIS\Core\Include/core_cm4.h ****  */
 440:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 441:.\CMSIS\Core\Include/core_cm4.h **** {
 442:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:.\CMSIS\Core\Include/core_cm4.h **** } SCB_Type;
 464:.\CMSIS\Core\Include/core_cm4.h **** 
 465:.\CMSIS\Core\Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:.\CMSIS\Core\Include/core_cm4.h **** 
 469:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:.\CMSIS\Core\Include/core_cm4.h **** 
 472:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:.\CMSIS\Core\Include/core_cm4.h **** 
 475:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:.\CMSIS\Core\Include/core_cm4.h **** 
 478:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 40


 479:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:.\CMSIS\Core\Include/core_cm4.h **** 
 481:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:.\CMSIS\Core\Include/core_cm4.h **** 
 485:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:.\CMSIS\Core\Include/core_cm4.h **** 
 488:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:.\CMSIS\Core\Include/core_cm4.h **** 
 491:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:.\CMSIS\Core\Include/core_cm4.h **** 
 494:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:.\CMSIS\Core\Include/core_cm4.h **** 
 497:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:.\CMSIS\Core\Include/core_cm4.h **** 
 500:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:.\CMSIS\Core\Include/core_cm4.h **** 
 503:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:.\CMSIS\Core\Include/core_cm4.h **** 
 506:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:.\CMSIS\Core\Include/core_cm4.h **** 
 509:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:.\CMSIS\Core\Include/core_cm4.h **** 
 512:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:.\CMSIS\Core\Include/core_cm4.h **** 
 516:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:.\CMSIS\Core\Include/core_cm4.h **** 
 520:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:.\CMSIS\Core\Include/core_cm4.h **** 
 523:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:.\CMSIS\Core\Include/core_cm4.h **** 
 526:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:.\CMSIS\Core\Include/core_cm4.h **** 
 529:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:.\CMSIS\Core\Include/core_cm4.h **** 
 532:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:.\CMSIS\Core\Include/core_cm4.h **** 
 535:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 41


 536:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:.\CMSIS\Core\Include/core_cm4.h **** 
 538:.\CMSIS\Core\Include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:.\CMSIS\Core\Include/core_cm4.h **** 
 542:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:.\CMSIS\Core\Include/core_cm4.h **** 
 545:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:.\CMSIS\Core\Include/core_cm4.h **** 
 548:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:.\CMSIS\Core\Include/core_cm4.h **** 
 552:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:.\CMSIS\Core\Include/core_cm4.h **** 
 555:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:.\CMSIS\Core\Include/core_cm4.h **** 
 558:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:.\CMSIS\Core\Include/core_cm4.h **** 
 561:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:.\CMSIS\Core\Include/core_cm4.h **** 
 564:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:.\CMSIS\Core\Include/core_cm4.h **** 
 567:.\CMSIS\Core\Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:.\CMSIS\Core\Include/core_cm4.h **** 
 571:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:.\CMSIS\Core\Include/core_cm4.h **** 
 574:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:.\CMSIS\Core\Include/core_cm4.h **** 
 577:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:.\CMSIS\Core\Include/core_cm4.h **** 
 580:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:.\CMSIS\Core\Include/core_cm4.h **** 
 583:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:.\CMSIS\Core\Include/core_cm4.h **** 
 586:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:.\CMSIS\Core\Include/core_cm4.h **** 
 589:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:.\CMSIS\Core\Include/core_cm4.h **** 
 592:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 42


 593:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:.\CMSIS\Core\Include/core_cm4.h **** 
 595:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:.\CMSIS\Core\Include/core_cm4.h **** 
 598:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:.\CMSIS\Core\Include/core_cm4.h **** 
 601:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:.\CMSIS\Core\Include/core_cm4.h **** 
 604:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:.\CMSIS\Core\Include/core_cm4.h **** 
 607:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:.\CMSIS\Core\Include/core_cm4.h **** 
 610:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:.\CMSIS\Core\Include/core_cm4.h **** 
 614:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:.\CMSIS\Core\Include/core_cm4.h **** 
 617:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:.\CMSIS\Core\Include/core_cm4.h **** 
 620:.\CMSIS\Core\Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:.\CMSIS\Core\Include/core_cm4.h **** 
 624:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:.\CMSIS\Core\Include/core_cm4.h **** 
 627:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:.\CMSIS\Core\Include/core_cm4.h **** 
 630:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:.\CMSIS\Core\Include/core_cm4.h **** 
 633:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:.\CMSIS\Core\Include/core_cm4.h **** 
 636:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:.\CMSIS\Core\Include/core_cm4.h **** 
 639:.\CMSIS\Core\Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:.\CMSIS\Core\Include/core_cm4.h **** 
 643:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:.\CMSIS\Core\Include/core_cm4.h **** 
 646:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:.\CMSIS\Core\Include/core_cm4.h **** 
 649:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 43


 650:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:.\CMSIS\Core\Include/core_cm4.h **** 
 652:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:.\CMSIS\Core\Include/core_cm4.h **** 
 655:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:.\CMSIS\Core\Include/core_cm4.h **** 
 658:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:.\CMSIS\Core\Include/core_cm4.h **** 
 661:.\CMSIS\Core\Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:.\CMSIS\Core\Include/core_cm4.h **** 
 665:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:.\CMSIS\Core\Include/core_cm4.h **** 
 668:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:.\CMSIS\Core\Include/core_cm4.h **** 
 671:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:.\CMSIS\Core\Include/core_cm4.h **** 
 674:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:.\CMSIS\Core\Include/core_cm4.h **** 
 677:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:.\CMSIS\Core\Include/core_cm4.h **** 
 680:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:.\CMSIS\Core\Include/core_cm4.h **** 
 684:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:.\CMSIS\Core\Include/core_cm4.h **** 
 687:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:.\CMSIS\Core\Include/core_cm4.h **** 
 690:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:.\CMSIS\Core\Include/core_cm4.h **** 
 694:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:.\CMSIS\Core\Include/core_cm4.h **** 
 697:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:.\CMSIS\Core\Include/core_cm4.h **** 
 700:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:.\CMSIS\Core\Include/core_cm4.h **** 
 703:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:.\CMSIS\Core\Include/core_cm4.h **** 
 706:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 44


 707:.\CMSIS\Core\Include/core_cm4.h **** 
 708:.\CMSIS\Core\Include/core_cm4.h **** 
 709:.\CMSIS\Core\Include/core_cm4.h **** /**
 710:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:.\CMSIS\Core\Include/core_cm4.h ****   @{
 714:.\CMSIS\Core\Include/core_cm4.h ****  */
 715:.\CMSIS\Core\Include/core_cm4.h **** 
 716:.\CMSIS\Core\Include/core_cm4.h **** /**
 717:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:.\CMSIS\Core\Include/core_cm4.h ****  */
 719:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 720:.\CMSIS\Core\Include/core_cm4.h **** {
 721:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:.\CMSIS\Core\Include/core_cm4.h **** } SCnSCB_Type;
 725:.\CMSIS\Core\Include/core_cm4.h **** 
 726:.\CMSIS\Core\Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:.\CMSIS\Core\Include/core_cm4.h **** 
 730:.\CMSIS\Core\Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:.\CMSIS\Core\Include/core_cm4.h **** 
 734:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:.\CMSIS\Core\Include/core_cm4.h **** 
 737:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:.\CMSIS\Core\Include/core_cm4.h **** 
 740:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:.\CMSIS\Core\Include/core_cm4.h **** 
 743:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:.\CMSIS\Core\Include/core_cm4.h **** 
 746:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:.\CMSIS\Core\Include/core_cm4.h **** 
 748:.\CMSIS\Core\Include/core_cm4.h **** 
 749:.\CMSIS\Core\Include/core_cm4.h **** /**
 750:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:.\CMSIS\Core\Include/core_cm4.h ****   @{
 754:.\CMSIS\Core\Include/core_cm4.h ****  */
 755:.\CMSIS\Core\Include/core_cm4.h **** 
 756:.\CMSIS\Core\Include/core_cm4.h **** /**
 757:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:.\CMSIS\Core\Include/core_cm4.h ****  */
 759:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 760:.\CMSIS\Core\Include/core_cm4.h **** {
 761:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 45


 764:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:.\CMSIS\Core\Include/core_cm4.h **** } SysTick_Type;
 766:.\CMSIS\Core\Include/core_cm4.h **** 
 767:.\CMSIS\Core\Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:.\CMSIS\Core\Include/core_cm4.h **** 
 771:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:.\CMSIS\Core\Include/core_cm4.h **** 
 774:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:.\CMSIS\Core\Include/core_cm4.h **** 
 777:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:.\CMSIS\Core\Include/core_cm4.h **** 
 780:.\CMSIS\Core\Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:.\CMSIS\Core\Include/core_cm4.h **** 
 784:.\CMSIS\Core\Include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:.\CMSIS\Core\Include/core_cm4.h **** 
 788:.\CMSIS\Core\Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:.\CMSIS\Core\Include/core_cm4.h **** 
 792:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:.\CMSIS\Core\Include/core_cm4.h **** 
 795:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:.\CMSIS\Core\Include/core_cm4.h **** 
 798:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:.\CMSIS\Core\Include/core_cm4.h **** 
 800:.\CMSIS\Core\Include/core_cm4.h **** 
 801:.\CMSIS\Core\Include/core_cm4.h **** /**
 802:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:.\CMSIS\Core\Include/core_cm4.h ****   @{
 806:.\CMSIS\Core\Include/core_cm4.h ****  */
 807:.\CMSIS\Core\Include/core_cm4.h **** 
 808:.\CMSIS\Core\Include/core_cm4.h **** /**
 809:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:.\CMSIS\Core\Include/core_cm4.h ****  */
 811:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 812:.\CMSIS\Core\Include/core_cm4.h **** {
 813:.\CMSIS\Core\Include/core_cm4.h ****   __OM  union
 814:.\CMSIS\Core\Include/core_cm4.h ****   {
 815:.\CMSIS\Core\Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:.\CMSIS\Core\Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:.\CMSIS\Core\Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:.\CMSIS\Core\Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 46


 821:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:.\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:.\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:.\CMSIS\Core\Include/core_cm4.h **** } ITM_Type;
 846:.\CMSIS\Core\Include/core_cm4.h **** 
 847:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:.\CMSIS\Core\Include/core_cm4.h **** 
 851:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:.\CMSIS\Core\Include/core_cm4.h **** 
 855:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:.\CMSIS\Core\Include/core_cm4.h **** 
 858:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:.\CMSIS\Core\Include/core_cm4.h **** 
 861:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:.\CMSIS\Core\Include/core_cm4.h **** 
 864:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:.\CMSIS\Core\Include/core_cm4.h **** 
 867:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:.\CMSIS\Core\Include/core_cm4.h **** 
 870:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:.\CMSIS\Core\Include/core_cm4.h **** 
 873:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:.\CMSIS\Core\Include/core_cm4.h **** 
 876:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 47


 878:.\CMSIS\Core\Include/core_cm4.h **** 
 879:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:.\CMSIS\Core\Include/core_cm4.h **** 
 883:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:.\CMSIS\Core\Include/core_cm4.h **** 
 887:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:.\CMSIS\Core\Include/core_cm4.h **** 
 891:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:.\CMSIS\Core\Include/core_cm4.h **** 
 895:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:.\CMSIS\Core\Include/core_cm4.h **** 
 898:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:.\CMSIS\Core\Include/core_cm4.h **** 
 901:.\CMSIS\Core\Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:.\CMSIS\Core\Include/core_cm4.h **** 
 903:.\CMSIS\Core\Include/core_cm4.h **** 
 904:.\CMSIS\Core\Include/core_cm4.h **** /**
 905:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:.\CMSIS\Core\Include/core_cm4.h ****   @{
 909:.\CMSIS\Core\Include/core_cm4.h ****  */
 910:.\CMSIS\Core\Include/core_cm4.h **** 
 911:.\CMSIS\Core\Include/core_cm4.h **** /**
 912:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:.\CMSIS\Core\Include/core_cm4.h ****  */
 914:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 915:.\CMSIS\Core\Include/core_cm4.h **** {
 916:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 48


 935:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:.\CMSIS\Core\Include/core_cm4.h **** } DWT_Type;
 940:.\CMSIS\Core\Include/core_cm4.h **** 
 941:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Control Register Definitions */
 942:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:.\CMSIS\Core\Include/core_cm4.h **** 
 945:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:.\CMSIS\Core\Include/core_cm4.h **** 
 948:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:.\CMSIS\Core\Include/core_cm4.h **** 
 951:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:.\CMSIS\Core\Include/core_cm4.h **** 
 954:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:.\CMSIS\Core\Include/core_cm4.h **** 
 957:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:.\CMSIS\Core\Include/core_cm4.h **** 
 960:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:.\CMSIS\Core\Include/core_cm4.h **** 
 963:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:.\CMSIS\Core\Include/core_cm4.h **** 
 966:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:.\CMSIS\Core\Include/core_cm4.h **** 
 969:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:.\CMSIS\Core\Include/core_cm4.h **** 
 972:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:.\CMSIS\Core\Include/core_cm4.h **** 
 975:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:.\CMSIS\Core\Include/core_cm4.h **** 
 978:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:.\CMSIS\Core\Include/core_cm4.h **** 
 981:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:.\CMSIS\Core\Include/core_cm4.h **** 
 984:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:.\CMSIS\Core\Include/core_cm4.h **** 
 987:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:.\CMSIS\Core\Include/core_cm4.h **** 
 990:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 49


 992:.\CMSIS\Core\Include/core_cm4.h **** 
 993:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:.\CMSIS\Core\Include/core_cm4.h **** 
 996:.\CMSIS\Core\Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:.\CMSIS\Core\Include/core_cm4.h **** 
1000:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:.\CMSIS\Core\Include/core_cm4.h **** 
1004:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:.\CMSIS\Core\Include/core_cm4.h **** 
1008:.\CMSIS\Core\Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:.\CMSIS\Core\Include/core_cm4.h **** 
1012:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:.\CMSIS\Core\Include/core_cm4.h **** 
1016:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:.\CMSIS\Core\Include/core_cm4.h **** 
1020:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:.\CMSIS\Core\Include/core_cm4.h **** 
1024:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:.\CMSIS\Core\Include/core_cm4.h **** 
1027:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:.\CMSIS\Core\Include/core_cm4.h **** 
1030:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:.\CMSIS\Core\Include/core_cm4.h **** 
1033:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:.\CMSIS\Core\Include/core_cm4.h **** 
1036:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:.\CMSIS\Core\Include/core_cm4.h **** 
1039:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:.\CMSIS\Core\Include/core_cm4.h **** 
1042:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:.\CMSIS\Core\Include/core_cm4.h **** 
1045:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:.\CMSIS\Core\Include/core_cm4.h **** 
1048:.\CMSIS\Core\Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 50


1049:.\CMSIS\Core\Include/core_cm4.h **** 
1050:.\CMSIS\Core\Include/core_cm4.h **** 
1051:.\CMSIS\Core\Include/core_cm4.h **** /**
1052:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:.\CMSIS\Core\Include/core_cm4.h ****   @{
1056:.\CMSIS\Core\Include/core_cm4.h ****  */
1057:.\CMSIS\Core\Include/core_cm4.h **** 
1058:.\CMSIS\Core\Include/core_cm4.h **** /**
1059:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:.\CMSIS\Core\Include/core_cm4.h ****  */
1061:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
1062:.\CMSIS\Core\Include/core_cm4.h **** {
1063:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1075:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:.\CMSIS\Core\Include/core_cm4.h **** } TPI_Type;
1088:.\CMSIS\Core\Include/core_cm4.h **** 
1089:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< @Deprec
1091:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< @Deprec
1092:.\CMSIS\Core\Include/core_cm4.h **** 
1093:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Pos              0U                                         /*!< TPI ACP
1094:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Msk             (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/)    /*!< TPI ACP
1095:.\CMSIS\Core\Include/core_cm4.h **** 
1096:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1097:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1098:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1099:.\CMSIS\Core\Include/core_cm4.h **** 
1100:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1101:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1102:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1103:.\CMSIS\Core\Include/core_cm4.h **** 
1104:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1105:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 51


1106:.\CMSIS\Core\Include/core_cm4.h **** 
1107:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1108:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1109:.\CMSIS\Core\Include/core_cm4.h **** 
1110:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1111:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1112:.\CMSIS\Core\Include/core_cm4.h **** 
1113:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1114:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1115:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1116:.\CMSIS\Core\Include/core_cm4.h **** 
1117:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1118:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1119:.\CMSIS\Core\Include/core_cm4.h **** 
1120:.\CMSIS\Core\Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1121:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1122:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1123:.\CMSIS\Core\Include/core_cm4.h **** 
1124:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1125:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1126:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1127:.\CMSIS\Core\Include/core_cm4.h **** 
1128:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1129:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1130:.\CMSIS\Core\Include/core_cm4.h **** 
1131:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1132:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1133:.\CMSIS\Core\Include/core_cm4.h **** 
1134:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1135:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1136:.\CMSIS\Core\Include/core_cm4.h **** 
1137:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1138:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1139:.\CMSIS\Core\Include/core_cm4.h **** 
1140:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1141:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1142:.\CMSIS\Core\Include/core_cm4.h **** 
1143:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1144:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1145:.\CMSIS\Core\Include/core_cm4.h **** 
1146:.\CMSIS\Core\Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1147:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1148:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1149:.\CMSIS\Core\Include/core_cm4.h **** 
1150:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:.\CMSIS\Core\Include/core_cm4.h **** 
1154:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:.\CMSIS\Core\Include/core_cm4.h **** 
1157:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:.\CMSIS\Core\Include/core_cm4.h **** 
1160:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 52


1163:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:.\CMSIS\Core\Include/core_cm4.h **** 
1166:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:.\CMSIS\Core\Include/core_cm4.h **** 
1169:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:.\CMSIS\Core\Include/core_cm4.h **** 
1172:.\CMSIS\Core\Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1174:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1175:.\CMSIS\Core\Include/core_cm4.h **** 
1176:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1177:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1178:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1179:.\CMSIS\Core\Include/core_cm4.h **** 
1180:.\CMSIS\Core\Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1181:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1182:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1183:.\CMSIS\Core\Include/core_cm4.h **** 
1184:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1185:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1186:.\CMSIS\Core\Include/core_cm4.h **** 
1187:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1188:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1189:.\CMSIS\Core\Include/core_cm4.h **** 
1190:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1191:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1192:.\CMSIS\Core\Include/core_cm4.h **** 
1193:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1194:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1195:.\CMSIS\Core\Include/core_cm4.h **** 
1196:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1197:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1198:.\CMSIS\Core\Include/core_cm4.h **** 
1199:.\CMSIS\Core\Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1200:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1201:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1202:.\CMSIS\Core\Include/core_cm4.h **** 
1203:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1204:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:.\CMSIS\Core\Include/core_cm4.h **** 
1206:.\CMSIS\Core\Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1207:.\CMSIS\Core\Include/core_cm4.h **** 
1208:.\CMSIS\Core\Include/core_cm4.h **** 
1209:.\CMSIS\Core\Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1210:.\CMSIS\Core\Include/core_cm4.h **** /**
1211:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1212:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1213:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1214:.\CMSIS\Core\Include/core_cm4.h ****   @{
1215:.\CMSIS\Core\Include/core_cm4.h ****  */
1216:.\CMSIS\Core\Include/core_cm4.h **** 
1217:.\CMSIS\Core\Include/core_cm4.h **** /**
1218:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1219:.\CMSIS\Core\Include/core_cm4.h ****  */
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 53


1220:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
1221:.\CMSIS\Core\Include/core_cm4.h **** {
1222:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1223:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1224:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1225:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1226:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1227:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1228:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1229:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1230:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1231:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1232:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1233:.\CMSIS\Core\Include/core_cm4.h **** } MPU_Type;
1234:.\CMSIS\Core\Include/core_cm4.h **** 
1235:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1236:.\CMSIS\Core\Include/core_cm4.h **** 
1237:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Type Register Definitions */
1238:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1239:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1240:.\CMSIS\Core\Include/core_cm4.h **** 
1241:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1242:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1243:.\CMSIS\Core\Include/core_cm4.h **** 
1244:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1245:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1246:.\CMSIS\Core\Include/core_cm4.h **** 
1247:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Control Register Definitions */
1248:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1249:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1250:.\CMSIS\Core\Include/core_cm4.h **** 
1251:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1252:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1253:.\CMSIS\Core\Include/core_cm4.h **** 
1254:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1255:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1256:.\CMSIS\Core\Include/core_cm4.h **** 
1257:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1258:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1259:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1260:.\CMSIS\Core\Include/core_cm4.h **** 
1261:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1262:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1263:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1264:.\CMSIS\Core\Include/core_cm4.h **** 
1265:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1266:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1267:.\CMSIS\Core\Include/core_cm4.h **** 
1268:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1269:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1270:.\CMSIS\Core\Include/core_cm4.h **** 
1271:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1272:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1273:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1274:.\CMSIS\Core\Include/core_cm4.h **** 
1275:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1276:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 54


1277:.\CMSIS\Core\Include/core_cm4.h **** 
1278:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1279:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1280:.\CMSIS\Core\Include/core_cm4.h **** 
1281:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1282:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1283:.\CMSIS\Core\Include/core_cm4.h **** 
1284:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1285:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1286:.\CMSIS\Core\Include/core_cm4.h **** 
1287:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1288:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1289:.\CMSIS\Core\Include/core_cm4.h **** 
1290:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1291:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1292:.\CMSIS\Core\Include/core_cm4.h **** 
1293:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1294:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1295:.\CMSIS\Core\Include/core_cm4.h **** 
1296:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1297:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1298:.\CMSIS\Core\Include/core_cm4.h **** 
1299:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1300:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1301:.\CMSIS\Core\Include/core_cm4.h **** 
1302:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1303:.\CMSIS\Core\Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1304:.\CMSIS\Core\Include/core_cm4.h **** 
1305:.\CMSIS\Core\Include/core_cm4.h **** 
1306:.\CMSIS\Core\Include/core_cm4.h **** /**
1307:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1308:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1309:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1310:.\CMSIS\Core\Include/core_cm4.h ****   @{
1311:.\CMSIS\Core\Include/core_cm4.h ****  */
1312:.\CMSIS\Core\Include/core_cm4.h **** 
1313:.\CMSIS\Core\Include/core_cm4.h **** /**
1314:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1315:.\CMSIS\Core\Include/core_cm4.h ****  */
1316:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
1317:.\CMSIS\Core\Include/core_cm4.h **** {
1318:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1319:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1320:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1321:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1322:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1323:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1324:.\CMSIS\Core\Include/core_cm4.h **** } FPU_Type;
1325:.\CMSIS\Core\Include/core_cm4.h **** 
1326:.\CMSIS\Core\Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1327:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1328:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1329:.\CMSIS\Core\Include/core_cm4.h **** 
1330:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1331:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1332:.\CMSIS\Core\Include/core_cm4.h **** 
1333:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 55


1334:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1335:.\CMSIS\Core\Include/core_cm4.h **** 
1336:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1337:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1338:.\CMSIS\Core\Include/core_cm4.h **** 
1339:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1340:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1341:.\CMSIS\Core\Include/core_cm4.h **** 
1342:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1343:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1344:.\CMSIS\Core\Include/core_cm4.h **** 
1345:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1346:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1347:.\CMSIS\Core\Include/core_cm4.h **** 
1348:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1349:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1350:.\CMSIS\Core\Include/core_cm4.h **** 
1351:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1352:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1353:.\CMSIS\Core\Include/core_cm4.h **** 
1354:.\CMSIS\Core\Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1355:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1356:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1357:.\CMSIS\Core\Include/core_cm4.h **** 
1358:.\CMSIS\Core\Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1359:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1360:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1361:.\CMSIS\Core\Include/core_cm4.h **** 
1362:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1363:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1364:.\CMSIS\Core\Include/core_cm4.h **** 
1365:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1366:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1367:.\CMSIS\Core\Include/core_cm4.h **** 
1368:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1369:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1370:.\CMSIS\Core\Include/core_cm4.h **** 
1371:.\CMSIS\Core\Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1372:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1373:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1374:.\CMSIS\Core\Include/core_cm4.h **** 
1375:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1376:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1377:.\CMSIS\Core\Include/core_cm4.h **** 
1378:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1379:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1380:.\CMSIS\Core\Include/core_cm4.h **** 
1381:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1382:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1383:.\CMSIS\Core\Include/core_cm4.h **** 
1384:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1385:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1386:.\CMSIS\Core\Include/core_cm4.h **** 
1387:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1388:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1389:.\CMSIS\Core\Include/core_cm4.h **** 
1390:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 56


1391:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1392:.\CMSIS\Core\Include/core_cm4.h **** 
1393:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1394:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1395:.\CMSIS\Core\Include/core_cm4.h **** 
1396:.\CMSIS\Core\Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1397:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1398:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1399:.\CMSIS\Core\Include/core_cm4.h **** 
1400:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1401:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1402:.\CMSIS\Core\Include/core_cm4.h **** 
1403:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1404:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1405:.\CMSIS\Core\Include/core_cm4.h **** 
1406:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1407:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1408:.\CMSIS\Core\Include/core_cm4.h **** 
1409:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1410:.\CMSIS\Core\Include/core_cm4.h **** 
1411:.\CMSIS\Core\Include/core_cm4.h **** 
1412:.\CMSIS\Core\Include/core_cm4.h **** /**
1413:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1414:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1415:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1416:.\CMSIS\Core\Include/core_cm4.h ****   @{
1417:.\CMSIS\Core\Include/core_cm4.h ****  */
1418:.\CMSIS\Core\Include/core_cm4.h **** 
1419:.\CMSIS\Core\Include/core_cm4.h **** /**
1420:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1421:.\CMSIS\Core\Include/core_cm4.h ****  */
1422:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
1423:.\CMSIS\Core\Include/core_cm4.h **** {
1424:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1425:.\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1426:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1427:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1428:.\CMSIS\Core\Include/core_cm4.h **** } CoreDebug_Type;
1429:.\CMSIS\Core\Include/core_cm4.h **** 
1430:.\CMSIS\Core\Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1431:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1432:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1433:.\CMSIS\Core\Include/core_cm4.h **** 
1434:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1435:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1436:.\CMSIS\Core\Include/core_cm4.h **** 
1437:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1438:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1439:.\CMSIS\Core\Include/core_cm4.h **** 
1440:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1441:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1442:.\CMSIS\Core\Include/core_cm4.h **** 
1443:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1444:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1445:.\CMSIS\Core\Include/core_cm4.h **** 
1446:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1447:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 57


1448:.\CMSIS\Core\Include/core_cm4.h **** 
1449:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1450:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1451:.\CMSIS\Core\Include/core_cm4.h **** 
1452:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1453:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1454:.\CMSIS\Core\Include/core_cm4.h **** 
1455:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1456:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1457:.\CMSIS\Core\Include/core_cm4.h **** 
1458:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1459:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1460:.\CMSIS\Core\Include/core_cm4.h **** 
1461:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1462:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1463:.\CMSIS\Core\Include/core_cm4.h **** 
1464:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1465:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1466:.\CMSIS\Core\Include/core_cm4.h **** 
1467:.\CMSIS\Core\Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1468:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1469:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1470:.\CMSIS\Core\Include/core_cm4.h **** 
1471:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1472:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1473:.\CMSIS\Core\Include/core_cm4.h **** 
1474:.\CMSIS\Core\Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1475:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1476:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1477:.\CMSIS\Core\Include/core_cm4.h **** 
1478:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1479:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1480:.\CMSIS\Core\Include/core_cm4.h **** 
1481:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1482:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1483:.\CMSIS\Core\Include/core_cm4.h **** 
1484:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1485:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1486:.\CMSIS\Core\Include/core_cm4.h **** 
1487:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1488:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1489:.\CMSIS\Core\Include/core_cm4.h **** 
1490:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1491:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1492:.\CMSIS\Core\Include/core_cm4.h **** 
1493:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1494:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1495:.\CMSIS\Core\Include/core_cm4.h **** 
1496:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1497:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1498:.\CMSIS\Core\Include/core_cm4.h **** 
1499:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1500:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1501:.\CMSIS\Core\Include/core_cm4.h **** 
1502:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1503:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1504:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 58


1505:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1506:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1507:.\CMSIS\Core\Include/core_cm4.h **** 
1508:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1509:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1510:.\CMSIS\Core\Include/core_cm4.h **** 
1511:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1512:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1513:.\CMSIS\Core\Include/core_cm4.h **** 
1514:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1515:.\CMSIS\Core\Include/core_cm4.h **** 
1516:.\CMSIS\Core\Include/core_cm4.h **** 
1517:.\CMSIS\Core\Include/core_cm4.h **** /**
1518:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1519:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1520:.\CMSIS\Core\Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1521:.\CMSIS\Core\Include/core_cm4.h ****   @{
1522:.\CMSIS\Core\Include/core_cm4.h ****  */
1523:.\CMSIS\Core\Include/core_cm4.h **** 
1524:.\CMSIS\Core\Include/core_cm4.h **** /**
1525:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1526:.\CMSIS\Core\Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1527:.\CMSIS\Core\Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1528:.\CMSIS\Core\Include/core_cm4.h ****   \return           Masked and shifted value.
1529:.\CMSIS\Core\Include/core_cm4.h **** */
1530:.\CMSIS\Core\Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1531:.\CMSIS\Core\Include/core_cm4.h **** 
1532:.\CMSIS\Core\Include/core_cm4.h **** /**
1533:.\CMSIS\Core\Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1534:.\CMSIS\Core\Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1535:.\CMSIS\Core\Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1536:.\CMSIS\Core\Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1537:.\CMSIS\Core\Include/core_cm4.h **** */
1538:.\CMSIS\Core\Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1539:.\CMSIS\Core\Include/core_cm4.h **** 
1540:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1541:.\CMSIS\Core\Include/core_cm4.h **** 
1542:.\CMSIS\Core\Include/core_cm4.h **** 
1543:.\CMSIS\Core\Include/core_cm4.h **** /**
1544:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1545:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1546:.\CMSIS\Core\Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1547:.\CMSIS\Core\Include/core_cm4.h ****   @{
1548:.\CMSIS\Core\Include/core_cm4.h ****  */
1549:.\CMSIS\Core\Include/core_cm4.h **** 
1550:.\CMSIS\Core\Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1551:.\CMSIS\Core\Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1552:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1553:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1554:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1555:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1556:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1557:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1558:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1559:.\CMSIS\Core\Include/core_cm4.h **** 
1560:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1561:.\CMSIS\Core\Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 59


1562:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1563:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1564:.\CMSIS\Core\Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1565:.\CMSIS\Core\Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1566:.\CMSIS\Core\Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1567:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1568:.\CMSIS\Core\Include/core_cm4.h **** 
1569:.\CMSIS\Core\Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1570:.\CMSIS\Core\Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1571:.\CMSIS\Core\Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1572:.\CMSIS\Core\Include/core_cm4.h **** #endif
1573:.\CMSIS\Core\Include/core_cm4.h **** 
1574:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1575:.\CMSIS\Core\Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1576:.\CMSIS\Core\Include/core_cm4.h **** 
1577:.\CMSIS\Core\Include/core_cm4.h **** /*@} */
1578:.\CMSIS\Core\Include/core_cm4.h **** 
1579:.\CMSIS\Core\Include/core_cm4.h **** 
1580:.\CMSIS\Core\Include/core_cm4.h **** 
1581:.\CMSIS\Core\Include/core_cm4.h **** /*******************************************************************************
1582:.\CMSIS\Core\Include/core_cm4.h ****  *                Hardware Abstraction Layer
1583:.\CMSIS\Core\Include/core_cm4.h ****   Core Function Interface contains:
1584:.\CMSIS\Core\Include/core_cm4.h ****   - Core NVIC Functions
1585:.\CMSIS\Core\Include/core_cm4.h ****   - Core SysTick Functions
1586:.\CMSIS\Core\Include/core_cm4.h ****   - Core Debug Functions
1587:.\CMSIS\Core\Include/core_cm4.h ****   - Core Register Access Functions
1588:.\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
1589:.\CMSIS\Core\Include/core_cm4.h **** /**
1590:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1591:.\CMSIS\Core\Include/core_cm4.h **** */
1592:.\CMSIS\Core\Include/core_cm4.h **** 
1593:.\CMSIS\Core\Include/core_cm4.h **** 
1594:.\CMSIS\Core\Include/core_cm4.h **** 
1595:.\CMSIS\Core\Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1596:.\CMSIS\Core\Include/core_cm4.h **** /**
1597:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1598:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1599:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1600:.\CMSIS\Core\Include/core_cm4.h ****   @{
1601:.\CMSIS\Core\Include/core_cm4.h ****  */
1602:.\CMSIS\Core\Include/core_cm4.h **** 
1603:.\CMSIS\Core\Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1604:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1605:.\CMSIS\Core\Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1606:.\CMSIS\Core\Include/core_cm4.h ****   #endif
1607:.\CMSIS\Core\Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:.\CMSIS\Core\Include/core_cm4.h **** #else
1609:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1610:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1611:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1612:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1613:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1614:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1615:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1616:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1617:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1618:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 60


1619:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1620:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1621:.\CMSIS\Core\Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1622:.\CMSIS\Core\Include/core_cm4.h **** 
1623:.\CMSIS\Core\Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1624:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1625:.\CMSIS\Core\Include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1626:.\CMSIS\Core\Include/core_cm4.h ****   #endif
1627:.\CMSIS\Core\Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:.\CMSIS\Core\Include/core_cm4.h **** #else
1629:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1630:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1631:.\CMSIS\Core\Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1632:.\CMSIS\Core\Include/core_cm4.h **** 
1633:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1634:.\CMSIS\Core\Include/core_cm4.h **** 
1635:.\CMSIS\Core\Include/core_cm4.h **** 
1636:.\CMSIS\Core\Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1637:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1638:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1639:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1640:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1641:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1642:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1643:.\CMSIS\Core\Include/core_cm4.h **** 
1644:.\CMSIS\Core\Include/core_cm4.h **** 
1645:.\CMSIS\Core\Include/core_cm4.h **** /**
1646:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Set Priority Grouping
1647:.\CMSIS\Core\Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1648:.\CMSIS\Core\Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1649:.\CMSIS\Core\Include/core_cm4.h ****            Only values from 0..7 are used.
1650:.\CMSIS\Core\Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1651:.\CMSIS\Core\Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1652:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1653:.\CMSIS\Core\Include/core_cm4.h ****  */
1654:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1655:.\CMSIS\Core\Include/core_cm4.h **** {
1656:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t reg_value;
1657:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1658:.\CMSIS\Core\Include/core_cm4.h **** 
1659:.\CMSIS\Core\Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1660:.\CMSIS\Core\Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1661:.\CMSIS\Core\Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1662:.\CMSIS\Core\Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1663:.\CMSIS\Core\Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1664:.\CMSIS\Core\Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1665:.\CMSIS\Core\Include/core_cm4.h **** }
1666:.\CMSIS\Core\Include/core_cm4.h **** 
1667:.\CMSIS\Core\Include/core_cm4.h **** 
1668:.\CMSIS\Core\Include/core_cm4.h **** /**
1669:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Get Priority Grouping
1670:.\CMSIS\Core\Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1671:.\CMSIS\Core\Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1672:.\CMSIS\Core\Include/core_cm4.h ****  */
1673:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1674:.\CMSIS\Core\Include/core_cm4.h **** {
1675:.\CMSIS\Core\Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 61


1676:.\CMSIS\Core\Include/core_cm4.h **** }
1677:.\CMSIS\Core\Include/core_cm4.h **** 
1678:.\CMSIS\Core\Include/core_cm4.h **** 
1679:.\CMSIS\Core\Include/core_cm4.h **** /**
1680:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Enable Interrupt
1681:.\CMSIS\Core\Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1682:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1683:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1684:.\CMSIS\Core\Include/core_cm4.h ****  */
1685:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1686:.\CMSIS\Core\Include/core_cm4.h **** {
1687:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 105              		.loc 4 1687 0
 106 0030 002B     		cmp	r3, #0
 107 0032 08DB     		blt	.L7
1688:.\CMSIS\Core\Include/core_cm4.h ****   {
1689:.\CMSIS\Core\Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 108              		.loc 4 1689 0
 109 0034 5909     		lsrs	r1, r3, #5
 110 0036 03F01F03 		and	r3, r3, #31
 111              	.LVL5:
 112 003a 0122     		movs	r2, #1
 113 003c 02FA03F3 		lsl	r3, r2, r3
 114 0040 0A4A     		ldr	r2, .L9+24
 115 0042 42F82130 		str	r3, [r2, r1, lsl #2]
 116              	.L7:
 117              	.LVL6:
 118              	.LBE11:
 119              	.LBE10:
 120              	.LBB12:
 121              	.LBB13:
 962:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_spi.h **** }
 122              		.loc 3 962 0
 123 0046 044A     		ldr	r2, .L9+4
 124 0048 1368     		ldr	r3, [r2]
 125 004a 43F00043 		orr	r3, r3, #-2147483648
 126 004e 1360     		str	r3, [r2]
 127              	.LVL7:
 128 0050 10BD     		pop	{r4, pc}
 129              	.L10:
 130 0052 00BF     		.align	2
 131              	.L9:
 132 0054 00000000 		.word	.LANCHOR0
 133 0058 00006740 		.word	1080492032
 134 005c 00000000 		.word	CY_EINK_SPIM_context
 135 0060 00000000 		.word	.LANCHOR1
 136 0064 00000000 		.word	CY_EINK_SPIM_Interrupt
 137 0068 00000000 		.word	CY_EINK_SPIM_SCB_IRQ_cfg
 138 006c 00E100E0 		.word	-536813312
 139              	.LBE13:
 140              	.LBE12:
 141              		.cfi_endproc
 142              	.LFE272:
 143              		.size	CY_EINK_SPIM_Start, .-CY_EINK_SPIM_Start
 144              		.comm	CY_EINK_SPIM_context,36,4
 145              		.global	CY_EINK_SPIM_config
 146              		.global	CY_EINK_SPIM_initVar
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 62


 147              		.section	.rodata
 148              		.align	2
 149              		.set	.LANCHOR1,. + 0
 150              		.type	CY_EINK_SPIM_config, %object
 151              		.size	CY_EINK_SPIM_config, 52
 152              	CY_EINK_SPIM_config:
 153 0000 01       		.byte	1
 154 0001 00       		.byte	0
 155 0002 00       		.byte	0
 156 0003 00       		.space	1
 157 0004 05000000 		.word	5
 158 0008 08000000 		.word	8
 159 000c 08000000 		.word	8
 160 0010 01       		.byte	1
 161 0011 00       		.byte	0
 162 0012 00       		.byte	0
 163 0013 00       		.byte	0
 164 0014 00       		.byte	0
 165 0015 000000   		.space	3
 166 0018 00000000 		.word	0
 167 001c 00       		.byte	0
 168 001d 000000   		.space	3
 169 0020 00000000 		.word	0
 170 0024 00000000 		.word	0
 171 0028 00000000 		.word	0
 172 002c 00000000 		.word	0
 173 0030 00000000 		.word	0
 174              		.bss
 175              		.set	.LANCHOR0,. + 0
 176              		.type	CY_EINK_SPIM_initVar, %object
 177              		.size	CY_EINK_SPIM_initVar, 1
 178              	CY_EINK_SPIM_initVar:
 179 0000 00       		.space	1
 180              		.text
 181              	.Letext0:
 182              		.file 5 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/cy8c6347bzi_bld53.h"
 183              		.file 6 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 184              		.file 7 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 185              		.file 8 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/ip/cyip_scb.h"
 186              		.file 9 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/psoc6_01_config.h"
 187              		.file 10 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/device/cy_device.h"
 188              		.file 11 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/syslib/cy_syslib.h"
 189              		.file 12 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/sysint/cy_sysint.h"
 190              		.file 13 "Generated_Source\\PSoC6\\cyfitter_sysint_cfg.h"
 191              		.section	.debug_info,"",%progbits
 192              	.Ldebug_info0:
 193 0000 A4130000 		.4byte	0x13a4
 194 0004 0400     		.2byte	0x4
 195 0006 00000000 		.4byte	.Ldebug_abbrev0
 196 000a 04       		.byte	0x4
 197 000b 01       		.uleb128 0x1
 198 000c D9040000 		.4byte	.LASF421
 199 0010 0C       		.byte	0xc
 200 0011 CA1E0000 		.4byte	.LASF422
 201 0015 9C040000 		.4byte	.LASF423
 202 0019 00000000 		.4byte	.Ldebug_ranges0+0
 203 001d 00000000 		.4byte	0
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 63


 204 0021 00000000 		.4byte	.Ldebug_line0
 205 0025 02       		.uleb128 0x2
 206 0026 02       		.byte	0x2
 207 0027 E6030000 		.4byte	0x3e6
 208 002b 05       		.byte	0x5
 209 002c 24       		.byte	0x24
 210 002d E6030000 		.4byte	0x3e6
 211 0031 03       		.uleb128 0x3
 212 0032 F80F0000 		.4byte	.LASF0
 213 0036 71       		.sleb128 -15
 214 0037 03       		.uleb128 0x3
 215 0038 6D150000 		.4byte	.LASF1
 216 003c 72       		.sleb128 -14
 217 003d 03       		.uleb128 0x3
 218 003e 8E1C0000 		.4byte	.LASF2
 219 0042 73       		.sleb128 -13
 220 0043 03       		.uleb128 0x3
 221 0044 DD080000 		.4byte	.LASF3
 222 0048 74       		.sleb128 -12
 223 0049 03       		.uleb128 0x3
 224 004a C3100000 		.4byte	.LASF4
 225 004e 75       		.sleb128 -11
 226 004f 03       		.uleb128 0x3
 227 0050 2E1A0000 		.4byte	.LASF5
 228 0054 76       		.sleb128 -10
 229 0055 03       		.uleb128 0x3
 230 0056 FE080000 		.4byte	.LASF6
 231 005a 7B       		.sleb128 -5
 232 005b 03       		.uleb128 0x3
 233 005c 051A0000 		.4byte	.LASF7
 234 0060 7C       		.sleb128 -4
 235 0061 03       		.uleb128 0x3
 236 0062 90040000 		.4byte	.LASF8
 237 0066 7E       		.sleb128 -2
 238 0067 03       		.uleb128 0x3
 239 0068 72180000 		.4byte	.LASF9
 240 006c 7F       		.sleb128 -1
 241 006d 04       		.uleb128 0x4
 242 006e DF1D0000 		.4byte	.LASF10
 243 0072 00       		.byte	0
 244 0073 04       		.uleb128 0x4
 245 0074 4B120000 		.4byte	.LASF11
 246 0078 01       		.byte	0x1
 247 0079 04       		.uleb128 0x4
 248 007a 26030000 		.4byte	.LASF12
 249 007e 02       		.byte	0x2
 250 007f 04       		.uleb128 0x4
 251 0080 71170000 		.4byte	.LASF13
 252 0084 03       		.byte	0x3
 253 0085 04       		.uleb128 0x4
 254 0086 E9130000 		.4byte	.LASF14
 255 008a 04       		.byte	0x4
 256 008b 04       		.uleb128 0x4
 257 008c 201D0000 		.4byte	.LASF15
 258 0090 05       		.byte	0x5
 259 0091 04       		.uleb128 0x4
 260 0092 8D110000 		.4byte	.LASF16
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 64


 261 0096 06       		.byte	0x6
 262 0097 04       		.uleb128 0x4
 263 0098 A4060000 		.4byte	.LASF17
 264 009c 07       		.byte	0x7
 265 009d 04       		.uleb128 0x4
 266 009e 83160000 		.4byte	.LASF18
 267 00a2 08       		.byte	0x8
 268 00a3 04       		.uleb128 0x4
 269 00a4 F20B0000 		.4byte	.LASF19
 270 00a8 09       		.byte	0x9
 271 00a9 04       		.uleb128 0x4
 272 00aa BC0C0000 		.4byte	.LASF20
 273 00ae 0A       		.byte	0xa
 274 00af 04       		.uleb128 0x4
 275 00b0 82090000 		.4byte	.LASF21
 276 00b4 0B       		.byte	0xb
 277 00b5 04       		.uleb128 0x4
 278 00b6 C8140000 		.4byte	.LASF22
 279 00ba 0C       		.byte	0xc
 280 00bb 04       		.uleb128 0x4
 281 00bc C0060000 		.4byte	.LASF23
 282 00c0 0D       		.byte	0xd
 283 00c1 04       		.uleb128 0x4
 284 00c2 F2150000 		.4byte	.LASF24
 285 00c6 0E       		.byte	0xe
 286 00c7 04       		.uleb128 0x4
 287 00c8 40000000 		.4byte	.LASF25
 288 00cc 0F       		.byte	0xf
 289 00cd 04       		.uleb128 0x4
 290 00ce C11B0000 		.4byte	.LASF26
 291 00d2 10       		.byte	0x10
 292 00d3 04       		.uleb128 0x4
 293 00d4 520F0000 		.4byte	.LASF27
 294 00d8 11       		.byte	0x11
 295 00d9 04       		.uleb128 0x4
 296 00da 2B060000 		.4byte	.LASF28
 297 00de 12       		.byte	0x12
 298 00df 04       		.uleb128 0x4
 299 00e0 170F0000 		.4byte	.LASF29
 300 00e4 13       		.byte	0x13
 301 00e5 04       		.uleb128 0x4
 302 00e6 0A030000 		.4byte	.LASF30
 303 00ea 14       		.byte	0x14
 304 00eb 04       		.uleb128 0x4
 305 00ec 8A1E0000 		.4byte	.LASF31
 306 00f0 15       		.byte	0x15
 307 00f1 04       		.uleb128 0x4
 308 00f2 F60C0000 		.4byte	.LASF32
 309 00f6 16       		.byte	0x16
 310 00f7 04       		.uleb128 0x4
 311 00f8 B7020000 		.4byte	.LASF33
 312 00fc 17       		.byte	0x17
 313 00fd 04       		.uleb128 0x4
 314 00fe 9B080000 		.4byte	.LASF34
 315 0102 18       		.byte	0x18
 316 0103 04       		.uleb128 0x4
 317 0104 DC0F0000 		.4byte	.LASF35
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 65


 318 0108 19       		.byte	0x19
 319 0109 04       		.uleb128 0x4
 320 010a F9000000 		.4byte	.LASF36
 321 010e 1A       		.byte	0x1a
 322 010f 04       		.uleb128 0x4
 323 0110 430A0000 		.4byte	.LASF37
 324 0114 1B       		.byte	0x1b
 325 0115 04       		.uleb128 0x4
 326 0116 501F0000 		.4byte	.LASF38
 327 011a 1C       		.byte	0x1c
 328 011b 04       		.uleb128 0x4
 329 011c CB1A0000 		.4byte	.LASF39
 330 0120 1D       		.byte	0x1d
 331 0121 04       		.uleb128 0x4
 332 0122 680F0000 		.4byte	.LASF40
 333 0126 1E       		.byte	0x1e
 334 0127 04       		.uleb128 0x4
 335 0128 0F160000 		.4byte	.LASF41
 336 012c 1F       		.byte	0x1f
 337 012d 04       		.uleb128 0x4
 338 012e 20140000 		.4byte	.LASF42
 339 0132 20       		.byte	0x20
 340 0133 04       		.uleb128 0x4
 341 0134 BA090000 		.4byte	.LASF43
 342 0138 21       		.byte	0x21
 343 0139 04       		.uleb128 0x4
 344 013a 511D0000 		.4byte	.LASF44
 345 013e 22       		.byte	0x22
 346 013f 04       		.uleb128 0x4
 347 0140 0B0E0000 		.4byte	.LASF45
 348 0144 23       		.byte	0x23
 349 0145 04       		.uleb128 0x4
 350 0146 20020000 		.4byte	.LASF46
 351 014a 24       		.byte	0x24
 352 014b 04       		.uleb128 0x4
 353 014c D5150000 		.4byte	.LASF47
 354 0150 25       		.byte	0x25
 355 0151 04       		.uleb128 0x4
 356 0152 71080000 		.4byte	.LASF48
 357 0156 26       		.byte	0x26
 358 0157 04       		.uleb128 0x4
 359 0158 E31B0000 		.4byte	.LASF49
 360 015c 27       		.byte	0x27
 361 015d 04       		.uleb128 0x4
 362 015e 55100000 		.4byte	.LASF50
 363 0162 28       		.byte	0x28
 364 0163 04       		.uleb128 0x4
 365 0164 0A090000 		.4byte	.LASF51
 366 0168 29       		.byte	0x29
 367 0169 04       		.uleb128 0x4
 368 016a 5D110000 		.4byte	.LASF52
 369 016e 2A       		.byte	0x2a
 370 016f 04       		.uleb128 0x4
 371 0170 2C170000 		.4byte	.LASF53
 372 0174 2B       		.byte	0x2b
 373 0175 04       		.uleb128 0x4
 374 0176 15010000 		.4byte	.LASF54
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 66


 375 017a 2C       		.byte	0x2c
 376 017b 04       		.uleb128 0x4
 377 017c 76070000 		.4byte	.LASF55
 378 0180 2D       		.byte	0x2d
 379 0181 04       		.uleb128 0x4
 380 0182 29100000 		.4byte	.LASF56
 381 0186 2E       		.byte	0x2e
 382 0187 04       		.uleb128 0x4
 383 0188 B9150000 		.4byte	.LASF57
 384 018c 2F       		.byte	0x2f
 385 018d 04       		.uleb128 0x4
 386 018e A2130000 		.4byte	.LASF58
 387 0192 30       		.byte	0x30
 388 0193 04       		.uleb128 0x4
 389 0194 4B090000 		.4byte	.LASF59
 390 0198 31       		.byte	0x31
 391 0199 04       		.uleb128 0x4
 392 019a 1C180000 		.4byte	.LASF60
 393 019e 32       		.byte	0x32
 394 019f 04       		.uleb128 0x4
 395 01a0 590D0000 		.4byte	.LASF61
 396 01a4 33       		.byte	0x33
 397 01a5 04       		.uleb128 0x4
 398 01a6 14000000 		.4byte	.LASF62
 399 01aa 34       		.byte	0x34
 400 01ab 04       		.uleb128 0x4
 401 01ac 21120000 		.4byte	.LASF63
 402 01b0 35       		.byte	0x35
 403 01b1 04       		.uleb128 0x4
 404 01b2 23190000 		.4byte	.LASF64
 405 01b6 36       		.byte	0x36
 406 01b7 04       		.uleb128 0x4
 407 01b8 FB0E0000 		.4byte	.LASF65
 408 01bc 37       		.byte	0x37
 409 01bd 04       		.uleb128 0x4
 410 01be 850C0000 		.4byte	.LASF66
 411 01c2 38       		.byte	0x38
 412 01c3 04       		.uleb128 0x4
 413 01c4 C9000000 		.4byte	.LASF67
 414 01c8 39       		.byte	0x39
 415 01c9 04       		.uleb128 0x4
 416 01ca 6A1C0000 		.4byte	.LASF68
 417 01ce 3A       		.byte	0x3a
 418 01cf 04       		.uleb128 0x4
 419 01d0 05120000 		.4byte	.LASF69
 420 01d4 3B       		.byte	0x3b
 421 01d5 04       		.uleb128 0x4
 422 01d6 BA0B0000 		.4byte	.LASF70
 423 01da 3C       		.byte	0x3c
 424 01db 04       		.uleb128 0x4
 425 01dc 131E0000 		.4byte	.LASF71
 426 01e0 3D       		.byte	0x3d
 427 01e1 04       		.uleb128 0x4
 428 01e2 74120000 		.4byte	.LASF72
 429 01e6 3E       		.byte	0x3e
 430 01e7 04       		.uleb128 0x4
 431 01e8 4E030000 		.4byte	.LASF73
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 67


 432 01ec 3F       		.byte	0x3f
 433 01ed 04       		.uleb128 0x4
 434 01ee A0170000 		.4byte	.LASF74
 435 01f2 40       		.byte	0x40
 436 01f3 04       		.uleb128 0x4
 437 01f4 D90C0000 		.4byte	.LASF75
 438 01f8 41       		.byte	0x41
 439 01f9 04       		.uleb128 0x4
 440 01fa 4F040000 		.4byte	.LASF76
 441 01fe 42       		.byte	0x42
 442 01ff 04       		.uleb128 0x4
 443 0200 A1180000 		.4byte	.LASF77
 444 0204 43       		.byte	0x43
 445 0205 04       		.uleb128 0x4
 446 0206 A90D0000 		.4byte	.LASF78
 447 020a 44       		.byte	0x44
 448 020b 04       		.uleb128 0x4
 449 020c 4B1E0000 		.4byte	.LASF79
 450 0210 45       		.byte	0x45
 451 0211 04       		.uleb128 0x4
 452 0212 6B030000 		.4byte	.LASF80
 453 0216 46       		.byte	0x46
 454 0217 04       		.uleb128 0x4
 455 0218 BE070000 		.4byte	.LASF81
 456 021c 47       		.byte	0x47
 457 021d 04       		.uleb128 0x4
 458 021e C6170000 		.4byte	.LASF82
 459 0222 48       		.byte	0x48
 460 0223 04       		.uleb128 0x4
 461 0224 320D0000 		.4byte	.LASF83
 462 0228 49       		.byte	0x49
 463 0229 04       		.uleb128 0x4
 464 022a 3A010000 		.4byte	.LASF84
 465 022e 4A       		.byte	0x4a
 466 022f 04       		.uleb128 0x4
 467 0230 E9110000 		.4byte	.LASF85
 468 0234 4B       		.byte	0x4b
 469 0235 04       		.uleb128 0x4
 470 0236 B1120000 		.4byte	.LASF86
 471 023a 4C       		.byte	0x4c
 472 023b 04       		.uleb128 0x4
 473 023c ED070000 		.4byte	.LASF87
 474 0240 4D       		.byte	0x4d
 475 0241 04       		.uleb128 0x4
 476 0242 66160000 		.4byte	.LASF88
 477 0246 4E       		.byte	0x4e
 478 0247 04       		.uleb128 0x4
 479 0248 2C0C0000 		.4byte	.LASF89
 480 024c 4F       		.byte	0x4f
 481 024d 04       		.uleb128 0x4
 482 024e C2010000 		.4byte	.LASF90
 483 0252 50       		.byte	0x50
 484 0253 04       		.uleb128 0x4
 485 0254 0C150000 		.4byte	.LASF91
 486 0258 51       		.byte	0x51
 487 0259 04       		.uleb128 0x4
 488 025a 02020000 		.4byte	.LASF92
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 68


 489 025e 52       		.byte	0x52
 490 025f 04       		.uleb128 0x4
 491 0260 9D1D0000 		.4byte	.LASF93
 492 0264 53       		.byte	0x53
 493 0265 04       		.uleb128 0x4
 494 0266 FB1E0000 		.4byte	.LASF94
 495 026a 54       		.byte	0x54
 496 026b 04       		.uleb128 0x4
 497 026c 280E0000 		.4byte	.LASF95
 498 0270 55       		.byte	0x55
 499 0271 04       		.uleb128 0x4
 500 0272 C9110000 		.4byte	.LASF96
 501 0276 56       		.byte	0x56
 502 0277 04       		.uleb128 0x4
 503 0278 0D070000 		.4byte	.LASF97
 504 027c 57       		.byte	0x57
 505 027d 04       		.uleb128 0x4
 506 027e 8A1F0000 		.4byte	.LASF98
 507 0282 58       		.byte	0x58
 508 0283 04       		.uleb128 0x4
 509 0284 82130000 		.4byte	.LASF99
 510 0288 59       		.byte	0x59
 511 0289 04       		.uleb128 0x4
 512 028a 2B1F0000 		.4byte	.LASF100
 513 028e 5A       		.byte	0x5a
 514 028f 04       		.uleb128 0x4
 515 0290 03100000 		.4byte	.LASF101
 516 0294 5B       		.byte	0x5b
 517 0295 04       		.uleb128 0x4
 518 0296 76040000 		.4byte	.LASF102
 519 029a 5C       		.byte	0x5c
 520 029b 04       		.uleb128 0x4
 521 029c DD180000 		.4byte	.LASF103
 522 02a0 5D       		.byte	0x5d
 523 02a1 04       		.uleb128 0x4
 524 02a2 F81A0000 		.4byte	.LASF104
 525 02a6 5E       		.byte	0x5e
 526 02a7 04       		.uleb128 0x4
 527 02a8 7C100000 		.4byte	.LASF105
 528 02ac 5F       		.byte	0x5f
 529 02ad 04       		.uleb128 0x4
 530 02ae CE120000 		.4byte	.LASF106
 531 02b2 60       		.byte	0x60
 532 02b3 04       		.uleb128 0x4
 533 02b4 03040000 		.4byte	.LASF107
 534 02b8 61       		.byte	0x61
 535 02b9 04       		.uleb128 0x4
 536 02ba 3E1A0000 		.4byte	.LASF108
 537 02be 62       		.byte	0x62
 538 02bf 04       		.uleb128 0x4
 539 02c0 4A0B0000 		.4byte	.LASF109
 540 02c4 63       		.byte	0x63
 541 02c5 04       		.uleb128 0x4
 542 02c6 AA1F0000 		.4byte	.LASF110
 543 02ca 64       		.byte	0x64
 544 02cb 04       		.uleb128 0x4
 545 02cc 840F0000 		.4byte	.LASF111
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 69


 546 02d0 65       		.byte	0x65
 547 02d1 04       		.uleb128 0x4
 548 02d2 31090000 		.4byte	.LASF112
 549 02d6 66       		.byte	0x66
 550 02d7 04       		.uleb128 0x4
 551 02d8 87190000 		.4byte	.LASF113
 552 02dc 67       		.byte	0x67
 553 02dd 04       		.uleb128 0x4
 554 02de 540E0000 		.4byte	.LASF114
 555 02e2 68       		.byte	0x68
 556 02e3 04       		.uleb128 0x4
 557 02e4 7D020000 		.4byte	.LASF115
 558 02e8 69       		.byte	0x69
 559 02e9 04       		.uleb128 0x4
 560 02ea 01130000 		.4byte	.LASF116
 561 02ee 6A       		.byte	0x6a
 562 02ef 04       		.uleb128 0x4
 563 02f0 B0080000 		.4byte	.LASF117
 564 02f4 6B       		.byte	0x6b
 565 02f5 04       		.uleb128 0x4
 566 02f6 AF1E0000 		.4byte	.LASF118
 567 02fa 6C       		.byte	0x6c
 568 02fb 04       		.uleb128 0x4
 569 02fc 72110000 		.4byte	.LASF119
 570 0300 6D       		.byte	0x6d
 571 0301 04       		.uleb128 0x4
 572 0302 9F090000 		.4byte	.LASF120
 573 0306 6E       		.byte	0x6e
 574 0307 04       		.uleb128 0x4
 575 0308 B01A0000 		.4byte	.LASF121
 576 030c 6F       		.byte	0x6f
 577 030d 04       		.uleb128 0x4
 578 030e D70B0000 		.4byte	.LASF122
 579 0312 70       		.byte	0x70
 580 0313 04       		.uleb128 0x4
 581 0314 77000000 		.4byte	.LASF123
 582 0318 71       		.byte	0x71
 583 0319 04       		.uleb128 0x4
 584 031a A10C0000 		.4byte	.LASF124
 585 031e 72       		.byte	0x72
 586 031f 04       		.uleb128 0x4
 587 0320 48060000 		.4byte	.LASF125
 588 0324 73       		.byte	0x73
 589 0325 04       		.uleb128 0x4
 590 0326 EA190000 		.4byte	.LASF126
 591 032a 74       		.byte	0x74
 592 032b 04       		.uleb128 0x4
 593 032c BB0E0000 		.4byte	.LASF127
 594 0330 75       		.byte	0x75
 595 0331 04       		.uleb128 0x4
 596 0332 431C0000 		.4byte	.LASF128
 597 0336 76       		.byte	0x76
 598 0337 04       		.uleb128 0x4
 599 0338 C4030000 		.4byte	.LASF129
 600 033c 77       		.byte	0x77
 601 033d 04       		.uleb128 0x4
 602 033e E2170000 		.4byte	.LASF130
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 70


 603 0342 78       		.byte	0x78
 604 0343 04       		.uleb128 0x4
 605 0344 97030000 		.4byte	.LASF131
 606 0348 79       		.byte	0x79
 607 0349 04       		.uleb128 0x4
 608 034a C11C0000 		.4byte	.LASF132
 609 034e 7A       		.byte	0x7a
 610 034f 04       		.uleb128 0x4
 611 0350 25110000 		.4byte	.LASF133
 612 0354 7B       		.byte	0x7b
 613 0355 04       		.uleb128 0x4
 614 0356 8B070000 		.4byte	.LASF134
 615 035a 7C       		.byte	0x7c
 616 035b 04       		.uleb128 0x4
 617 035c 581A0000 		.4byte	.LASF135
 618 0360 7D       		.byte	0x7d
 619 0361 04       		.uleb128 0x4
 620 0362 640B0000 		.4byte	.LASF136
 621 0366 7E       		.byte	0x7e
 622 0367 04       		.uleb128 0x4
 623 0368 3C140000 		.4byte	.LASF137
 624 036c 7F       		.byte	0x7f
 625 036d 04       		.uleb128 0x4
 626 036e B7130000 		.4byte	.LASF138
 627 0372 80       		.byte	0x80
 628 0373 04       		.uleb128 0x4
 629 0374 15060000 		.4byte	.LASF139
 630 0378 81       		.byte	0x81
 631 0379 04       		.uleb128 0x4
 632 037a A1190000 		.4byte	.LASF140
 633 037e 82       		.byte	0x82
 634 037f 04       		.uleb128 0x4
 635 0380 6E0E0000 		.4byte	.LASF141
 636 0384 83       		.byte	0x83
 637 0385 04       		.uleb128 0x4
 638 0386 A30B0000 		.4byte	.LASF142
 639 038a 84       		.byte	0x84
 640 038b 04       		.uleb128 0x4
 641 038c 2C0A0000 		.4byte	.LASF143
 642 0390 85       		.byte	0x85
 643 0391 04       		.uleb128 0x4
 644 0392 5B180000 		.4byte	.LASF144
 645 0396 86       		.byte	0x86
 646 0397 04       		.uleb128 0x4
 647 0398 950E0000 		.4byte	.LASF145
 648 039c 87       		.byte	0x87
 649 039d 04       		.uleb128 0x4
 650 039e DF030000 		.4byte	.LASF146
 651 03a2 88       		.byte	0x88
 652 03a3 04       		.uleb128 0x4
 653 03a4 DD060000 		.4byte	.LASF147
 654 03a8 89       		.byte	0x89
 655 03a9 04       		.uleb128 0x4
 656 03aa A91C0000 		.4byte	.LASF148
 657 03ae 8A       		.byte	0x8a
 658 03af 04       		.uleb128 0x4
 659 03b0 F40A0000 		.4byte	.LASF149
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 71


 660 03b4 8B       		.byte	0x8b
 661 03b5 04       		.uleb128 0x4
 662 03b6 880B0000 		.4byte	.LASF150
 663 03ba 8C       		.byte	0x8c
 664 03bb 04       		.uleb128 0x4
 665 03bc 5E090000 		.4byte	.LASF151
 666 03c0 8D       		.byte	0x8d
 667 03c1 04       		.uleb128 0x4
 668 03c2 18170000 		.4byte	.LASF152
 669 03c6 8E       		.byte	0x8e
 670 03c7 04       		.uleb128 0x4
 671 03c8 47110000 		.4byte	.LASF153
 672 03cc 8F       		.byte	0x8f
 673 03cd 04       		.uleb128 0x4
 674 03ce 0A080000 		.4byte	.LASF154
 675 03d2 90       		.byte	0x90
 676 03d3 04       		.uleb128 0x4
 677 03d4 F50D0000 		.4byte	.LASF155
 678 03d8 91       		.byte	0x91
 679 03d9 04       		.uleb128 0x4
 680 03da 310B0000 		.4byte	.LASF156
 681 03de 92       		.byte	0x92
 682 03df 04       		.uleb128 0x4
 683 03e0 980D0000 		.4byte	.LASF157
 684 03e4 F0       		.byte	0xf0
 685 03e5 00       		.byte	0
 686 03e6 05       		.uleb128 0x5
 687 03e7 02       		.byte	0x2
 688 03e8 05       		.byte	0x5
 689 03e9 330F0000 		.4byte	.LASF158
 690 03ed 06       		.uleb128 0x6
 691 03ee 170A0000 		.4byte	.LASF160
 692 03f2 05       		.byte	0x5
 693 03f3 F4       		.byte	0xf4
 694 03f4 25000000 		.4byte	0x25
 695 03f8 05       		.uleb128 0x5
 696 03f9 01       		.byte	0x1
 697 03fa 06       		.byte	0x6
 698 03fb 9D1C0000 		.4byte	.LASF159
 699 03ff 06       		.uleb128 0x6
 700 0400 D91B0000 		.4byte	.LASF161
 701 0404 06       		.byte	0x6
 702 0405 1D       		.byte	0x1d
 703 0406 0A040000 		.4byte	0x40a
 704 040a 05       		.uleb128 0x5
 705 040b 01       		.byte	0x1
 706 040c 08       		.byte	0x8
 707 040d 6E1A0000 		.4byte	.LASF162
 708 0411 06       		.uleb128 0x6
 709 0412 72100000 		.4byte	.LASF163
 710 0416 06       		.byte	0x6
 711 0417 29       		.byte	0x29
 712 0418 E6030000 		.4byte	0x3e6
 713 041c 06       		.uleb128 0x6
 714 041d F3080000 		.4byte	.LASF164
 715 0421 06       		.byte	0x6
 716 0422 2B       		.byte	0x2b
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 72


 717 0423 27040000 		.4byte	0x427
 718 0427 05       		.uleb128 0x5
 719 0428 02       		.byte	0x2
 720 0429 07       		.byte	0x7
 721 042a 1B130000 		.4byte	.LASF165
 722 042e 06       		.uleb128 0x6
 723 042f AD020000 		.4byte	.LASF166
 724 0433 06       		.byte	0x6
 725 0434 3F       		.byte	0x3f
 726 0435 39040000 		.4byte	0x439
 727 0439 05       		.uleb128 0x5
 728 043a 04       		.byte	0x4
 729 043b 05       		.byte	0x5
 730 043c 03150000 		.4byte	.LASF167
 731 0440 06       		.uleb128 0x6
 732 0441 911A0000 		.4byte	.LASF168
 733 0445 06       		.byte	0x6
 734 0446 41       		.byte	0x41
 735 0447 4B040000 		.4byte	0x44b
 736 044b 05       		.uleb128 0x5
 737 044c 04       		.byte	0x4
 738 044d 07       		.byte	0x7
 739 044e CB180000 		.4byte	.LASF169
 740 0452 05       		.uleb128 0x5
 741 0453 08       		.byte	0x8
 742 0454 05       		.byte	0x5
 743 0455 AC0F0000 		.4byte	.LASF170
 744 0459 05       		.uleb128 0x5
 745 045a 08       		.byte	0x8
 746 045b 07       		.byte	0x7
 747 045c 31080000 		.4byte	.LASF171
 748 0460 07       		.uleb128 0x7
 749 0461 04       		.byte	0x4
 750 0462 05       		.byte	0x5
 751 0463 696E7400 		.ascii	"int\000"
 752 0467 05       		.uleb128 0x5
 753 0468 04       		.byte	0x4
 754 0469 07       		.byte	0x7
 755 046a DF010000 		.4byte	.LASF172
 756 046e 06       		.uleb128 0x6
 757 046f AC0E0000 		.4byte	.LASF173
 758 0473 07       		.byte	0x7
 759 0474 18       		.byte	0x18
 760 0475 FF030000 		.4byte	0x3ff
 761 0479 06       		.uleb128 0x6
 762 047a AE050000 		.4byte	.LASF174
 763 047e 07       		.byte	0x7
 764 047f 20       		.byte	0x20
 765 0480 11040000 		.4byte	0x411
 766 0484 06       		.uleb128 0x6
 767 0485 3A130000 		.4byte	.LASF175
 768 0489 07       		.byte	0x7
 769 048a 24       		.byte	0x24
 770 048b 1C040000 		.4byte	0x41c
 771 048f 06       		.uleb128 0x6
 772 0490 46190000 		.4byte	.LASF176
 773 0494 07       		.byte	0x7
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 73


 774 0495 2C       		.byte	0x2c
 775 0496 2E040000 		.4byte	0x42e
 776 049a 06       		.uleb128 0x6
 777 049b 75060000 		.4byte	.LASF177
 778 049f 07       		.byte	0x7
 779 04a0 30       		.byte	0x30
 780 04a1 40040000 		.4byte	0x440
 781 04a5 08       		.uleb128 0x8
 782 04a6 040E     		.2byte	0xe04
 783 04a8 04       		.byte	0x4
 784 04a9 9601     		.2byte	0x196
 785 04ab 61050000 		.4byte	0x561
 786 04af 09       		.uleb128 0x9
 787 04b0 08070000 		.4byte	.LASF178
 788 04b4 04       		.byte	0x4
 789 04b5 9801     		.2byte	0x198
 790 04b7 7D050000 		.4byte	0x57d
 791 04bb 00       		.byte	0
 792 04bc 09       		.uleb128 0x9
 793 04bd 7A140000 		.4byte	.LASF179
 794 04c1 04       		.byte	0x4
 795 04c2 9901     		.2byte	0x199
 796 04c4 82050000 		.4byte	0x582
 797 04c8 20       		.byte	0x20
 798 04c9 09       		.uleb128 0x9
 799 04ca 841B0000 		.4byte	.LASF180
 800 04ce 04       		.byte	0x4
 801 04cf 9A01     		.2byte	0x19a
 802 04d1 92050000 		.4byte	0x592
 803 04d5 80       		.byte	0x80
 804 04d6 09       		.uleb128 0x9
 805 04d7 A1070000 		.4byte	.LASF181
 806 04db 04       		.byte	0x4
 807 04dc 9B01     		.2byte	0x19b
 808 04de 82050000 		.4byte	0x582
 809 04e2 A0       		.byte	0xa0
 810 04e3 0A       		.uleb128 0xa
 811 04e4 841D0000 		.4byte	.LASF182
 812 04e8 04       		.byte	0x4
 813 04e9 9C01     		.2byte	0x19c
 814 04eb 97050000 		.4byte	0x597
 815 04ef 0001     		.2byte	0x100
 816 04f1 0A       		.uleb128 0xa
 817 04f2 96140000 		.4byte	.LASF183
 818 04f6 04       		.byte	0x4
 819 04f7 9D01     		.2byte	0x19d
 820 04f9 82050000 		.4byte	0x582
 821 04fd 2001     		.2byte	0x120
 822 04ff 0A       		.uleb128 0xa
 823 0500 6F120000 		.4byte	.LASF184
 824 0504 04       		.byte	0x4
 825 0505 9E01     		.2byte	0x19e
 826 0507 9C050000 		.4byte	0x59c
 827 050b 8001     		.2byte	0x180
 828 050d 0A       		.uleb128 0xa
 829 050e A0140000 		.4byte	.LASF185
 830 0512 04       		.byte	0x4
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 74


 831 0513 9F01     		.2byte	0x19f
 832 0515 82050000 		.4byte	0x582
 833 0519 A001     		.2byte	0x1a0
 834 051b 0A       		.uleb128 0xa
 835 051c A11B0000 		.4byte	.LASF186
 836 0520 04       		.byte	0x4
 837 0521 A001     		.2byte	0x1a0
 838 0523 A1050000 		.4byte	0x5a1
 839 0527 0002     		.2byte	0x200
 840 0529 0A       		.uleb128 0xa
 841 052a AA140000 		.4byte	.LASF187
 842 052e 04       		.byte	0x4
 843 052f A101     		.2byte	0x1a1
 844 0531 A6050000 		.4byte	0x5a6
 845 0535 2002     		.2byte	0x220
 846 0537 0B       		.uleb128 0xb
 847 0538 495000   		.ascii	"IP\000"
 848 053b 04       		.byte	0x4
 849 053c A201     		.2byte	0x1a2
 850 053e CB050000 		.4byte	0x5cb
 851 0542 0003     		.2byte	0x300
 852 0544 0A       		.uleb128 0xa
 853 0545 B4140000 		.4byte	.LASF188
 854 0549 04       		.byte	0x4
 855 054a A301     		.2byte	0x1a3
 856 054c D0050000 		.4byte	0x5d0
 857 0550 F003     		.2byte	0x3f0
 858 0552 0A       		.uleb128 0xa
 859 0553 CD130000 		.4byte	.LASF189
 860 0557 04       		.byte	0x4
 861 0558 A401     		.2byte	0x1a4
 862 055a 78050000 		.4byte	0x578
 863 055e 000E     		.2byte	0xe00
 864 0560 00       		.byte	0
 865 0561 0C       		.uleb128 0xc
 866 0562 78050000 		.4byte	0x578
 867 0566 71050000 		.4byte	0x571
 868 056a 0D       		.uleb128 0xd
 869 056b 71050000 		.4byte	0x571
 870 056f 07       		.byte	0x7
 871 0570 00       		.byte	0
 872 0571 05       		.uleb128 0x5
 873 0572 04       		.byte	0x4
 874 0573 07       		.byte	0x7
 875 0574 52140000 		.4byte	.LASF190
 876 0578 0E       		.uleb128 0xe
 877 0579 9A040000 		.4byte	0x49a
 878 057d 0E       		.uleb128 0xe
 879 057e 61050000 		.4byte	0x561
 880 0582 0C       		.uleb128 0xc
 881 0583 9A040000 		.4byte	0x49a
 882 0587 92050000 		.4byte	0x592
 883 058b 0D       		.uleb128 0xd
 884 058c 71050000 		.4byte	0x571
 885 0590 17       		.byte	0x17
 886 0591 00       		.byte	0
 887 0592 0E       		.uleb128 0xe
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 75


 888 0593 61050000 		.4byte	0x561
 889 0597 0E       		.uleb128 0xe
 890 0598 61050000 		.4byte	0x561
 891 059c 0E       		.uleb128 0xe
 892 059d 61050000 		.4byte	0x561
 893 05a1 0E       		.uleb128 0xe
 894 05a2 61050000 		.4byte	0x561
 895 05a6 0C       		.uleb128 0xc
 896 05a7 9A040000 		.4byte	0x49a
 897 05ab B6050000 		.4byte	0x5b6
 898 05af 0D       		.uleb128 0xd
 899 05b0 71050000 		.4byte	0x571
 900 05b4 37       		.byte	0x37
 901 05b5 00       		.byte	0
 902 05b6 0C       		.uleb128 0xc
 903 05b7 C6050000 		.4byte	0x5c6
 904 05bb C6050000 		.4byte	0x5c6
 905 05bf 0D       		.uleb128 0xd
 906 05c0 71050000 		.4byte	0x571
 907 05c4 EF       		.byte	0xef
 908 05c5 00       		.byte	0
 909 05c6 0E       		.uleb128 0xe
 910 05c7 6E040000 		.4byte	0x46e
 911 05cb 0E       		.uleb128 0xe
 912 05cc B6050000 		.4byte	0x5b6
 913 05d0 0C       		.uleb128 0xc
 914 05d1 9A040000 		.4byte	0x49a
 915 05d5 E1050000 		.4byte	0x5e1
 916 05d9 0F       		.uleb128 0xf
 917 05da 71050000 		.4byte	0x571
 918 05de 8302     		.2byte	0x283
 919 05e0 00       		.byte	0
 920 05e1 10       		.uleb128 0x10
 921 05e2 41170000 		.4byte	.LASF191
 922 05e6 04       		.byte	0x4
 923 05e7 A501     		.2byte	0x1a5
 924 05e9 A5040000 		.4byte	0x4a5
 925 05ed 11       		.uleb128 0x11
 926 05ee 78050000 		.4byte	0x578
 927 05f2 0C       		.uleb128 0xc
 928 05f3 ED050000 		.4byte	0x5ed
 929 05f7 02060000 		.4byte	0x602
 930 05fb 0D       		.uleb128 0xd
 931 05fc 71050000 		.4byte	0x571
 932 0600 03       		.byte	0x3
 933 0601 00       		.byte	0
 934 0602 0C       		.uleb128 0xc
 935 0603 ED050000 		.4byte	0x5ed
 936 0607 12060000 		.4byte	0x612
 937 060b 0D       		.uleb128 0xd
 938 060c 71050000 		.4byte	0x571
 939 0610 05       		.byte	0x5
 940 0611 00       		.byte	0
 941 0612 0C       		.uleb128 0xc
 942 0613 ED050000 		.4byte	0x5ed
 943 0617 22060000 		.4byte	0x622
 944 061b 0D       		.uleb128 0xd
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 76


 945 061c 71050000 		.4byte	0x571
 946 0620 7F       		.byte	0x7f
 947 0621 00       		.byte	0
 948 0622 0C       		.uleb128 0xc
 949 0623 ED050000 		.4byte	0x5ed
 950 0627 32060000 		.4byte	0x632
 951 062b 0D       		.uleb128 0xd
 952 062c 71050000 		.4byte	0x571
 953 0630 0C       		.byte	0xc
 954 0631 00       		.byte	0
 955 0632 0C       		.uleb128 0xc
 956 0633 ED050000 		.4byte	0x5ed
 957 0637 42060000 		.4byte	0x642
 958 063b 0D       		.uleb128 0xd
 959 063c 71050000 		.4byte	0x571
 960 0640 1E       		.byte	0x1e
 961 0641 00       		.byte	0
 962 0642 0C       		.uleb128 0xc
 963 0643 ED050000 		.4byte	0x5ed
 964 0647 52060000 		.4byte	0x652
 965 064b 0D       		.uleb128 0xd
 966 064c 71050000 		.4byte	0x571
 967 0650 02       		.byte	0x2
 968 0651 00       		.byte	0
 969 0652 0C       		.uleb128 0xc
 970 0653 ED050000 		.4byte	0x5ed
 971 0657 62060000 		.4byte	0x662
 972 065b 0D       		.uleb128 0xd
 973 065c 71050000 		.4byte	0x571
 974 0660 0B       		.byte	0xb
 975 0661 00       		.byte	0
 976 0662 0C       		.uleb128 0xc
 977 0663 ED050000 		.4byte	0x5ed
 978 0667 72060000 		.4byte	0x672
 979 066b 0D       		.uleb128 0xd
 980 066c 71050000 		.4byte	0x571
 981 0670 0A       		.byte	0xa
 982 0671 00       		.byte	0
 983 0672 0C       		.uleb128 0xc
 984 0673 ED050000 		.4byte	0x5ed
 985 0677 82060000 		.4byte	0x682
 986 067b 0D       		.uleb128 0xd
 987 067c 71050000 		.4byte	0x571
 988 0680 2E       		.byte	0x2e
 989 0681 00       		.byte	0
 990 0682 0C       		.uleb128 0xc
 991 0683 ED050000 		.4byte	0x5ed
 992 0687 92060000 		.4byte	0x692
 993 068b 0D       		.uleb128 0xd
 994 068c 71050000 		.4byte	0x571
 995 0690 2D       		.byte	0x2d
 996 0691 00       		.byte	0
 997 0692 0C       		.uleb128 0xc
 998 0693 78050000 		.4byte	0x578
 999 0697 A3060000 		.4byte	0x6a3
 1000 069b 0F       		.uleb128 0xf
 1001 069c 71050000 		.4byte	0x571
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 77


 1002 06a0 FF01     		.2byte	0x1ff
 1003 06a2 00       		.byte	0
 1004 06a3 0C       		.uleb128 0xc
 1005 06a4 ED050000 		.4byte	0x5ed
 1006 06a8 B3060000 		.4byte	0x6b3
 1007 06ac 0D       		.uleb128 0xd
 1008 06ad 71050000 		.4byte	0x571
 1009 06b1 62       		.byte	0x62
 1010 06b2 00       		.byte	0
 1011 06b3 12       		.uleb128 0x12
 1012 06b4 D00F     		.2byte	0xfd0
 1013 06b6 08       		.byte	0x8
 1014 06b7 21       		.byte	0x21
 1015 06b8 1D0A0000 		.4byte	0xa1d
 1016 06bc 13       		.uleb128 0x13
 1017 06bd 851F0000 		.4byte	.LASF192
 1018 06c1 08       		.byte	0x8
 1019 06c2 22       		.byte	0x22
 1020 06c3 78050000 		.4byte	0x578
 1021 06c7 00       		.byte	0
 1022 06c8 13       		.uleb128 0x13
 1023 06c9 301E0000 		.4byte	.LASF193
 1024 06cd 08       		.byte	0x8
 1025 06ce 23       		.byte	0x23
 1026 06cf ED050000 		.4byte	0x5ed
 1027 06d3 04       		.byte	0x4
 1028 06d4 13       		.uleb128 0x13
 1029 06d5 121D0000 		.4byte	.LASF194
 1030 06d9 08       		.byte	0x8
 1031 06da 24       		.byte	0x24
 1032 06db 78050000 		.4byte	0x578
 1033 06df 08       		.byte	0x8
 1034 06e0 13       		.uleb128 0x13
 1035 06e1 2A010000 		.4byte	.LASF195
 1036 06e5 08       		.byte	0x8
 1037 06e6 25       		.byte	0x25
 1038 06e7 ED050000 		.4byte	0x5ed
 1039 06eb 0C       		.byte	0xc
 1040 06ec 13       		.uleb128 0x13
 1041 06ed A5050000 		.4byte	.LASF196
 1042 06f1 08       		.byte	0x8
 1043 06f2 26       		.byte	0x26
 1044 06f3 220A0000 		.4byte	0xa22
 1045 06f7 10       		.byte	0x10
 1046 06f8 13       		.uleb128 0x13
 1047 06f9 BD170000 		.4byte	.LASF197
 1048 06fd 08       		.byte	0x8
 1049 06fe 27       		.byte	0x27
 1050 06ff 78050000 		.4byte	0x578
 1051 0703 20       		.byte	0x20
 1052 0704 13       		.uleb128 0x13
 1053 0705 DF190000 		.4byte	.LASF198
 1054 0709 08       		.byte	0x8
 1055 070a 28       		.byte	0x28
 1056 070b ED050000 		.4byte	0x5ed
 1057 070f 24       		.byte	0x24
 1058 0710 13       		.uleb128 0x13
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 78


 1059 0711 AA070000 		.4byte	.LASF199
 1060 0715 08       		.byte	0x8
 1061 0716 29       		.byte	0x29
 1062 0717 2C0A0000 		.4byte	0xa2c
 1063 071b 28       		.byte	0x28
 1064 071c 13       		.uleb128 0x13
 1065 071d D71C0000 		.4byte	.LASF200
 1066 0721 08       		.byte	0x8
 1067 0722 2A       		.byte	0x2a
 1068 0723 78050000 		.4byte	0x578
 1069 0727 40       		.byte	0x40
 1070 0728 13       		.uleb128 0x13
 1071 0729 75090000 		.4byte	.LASF201
 1072 072d 08       		.byte	0x8
 1073 072e 2B       		.byte	0x2b
 1074 072f 78050000 		.4byte	0x578
 1075 0733 44       		.byte	0x44
 1076 0734 13       		.uleb128 0x13
 1077 0735 98050000 		.4byte	.LASF202
 1078 0739 08       		.byte	0x8
 1079 073a 2C       		.byte	0x2c
 1080 073b 78050000 		.4byte	0x578
 1081 073f 48       		.byte	0x48
 1082 0740 13       		.uleb128 0x13
 1083 0741 57160000 		.4byte	.LASF203
 1084 0745 08       		.byte	0x8
 1085 0746 2D       		.byte	0x2d
 1086 0747 ED050000 		.4byte	0x5ed
 1087 074b 4C       		.byte	0x4c
 1088 074c 13       		.uleb128 0x13
 1089 074d 96100000 		.4byte	.LASF204
 1090 0751 08       		.byte	0x8
 1091 0752 2E       		.byte	0x2e
 1092 0753 78050000 		.4byte	0x578
 1093 0757 50       		.byte	0x50
 1094 0758 13       		.uleb128 0x13
 1095 0759 96140000 		.4byte	.LASF183
 1096 075d 08       		.byte	0x8
 1097 075e 2F       		.byte	0x2f
 1098 075f 360A0000 		.4byte	0xa36
 1099 0763 54       		.byte	0x54
 1100 0764 13       		.uleb128 0x13
 1101 0765 8B180000 		.4byte	.LASF205
 1102 0769 08       		.byte	0x8
 1103 076a 30       		.byte	0x30
 1104 076b 78050000 		.4byte	0x578
 1105 076f 60       		.byte	0x60
 1106 0770 13       		.uleb128 0x13
 1107 0771 36150000 		.4byte	.LASF206
 1108 0775 08       		.byte	0x8
 1109 0776 31       		.byte	0x31
 1110 0777 ED050000 		.4byte	0x5ed
 1111 077b 64       		.byte	0x64
 1112 077c 13       		.uleb128 0x13
 1113 077d B4070000 		.4byte	.LASF207
 1114 0781 08       		.byte	0x8
 1115 0782 32       		.byte	0x32
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 79


 1116 0783 78050000 		.4byte	0x578
 1117 0787 68       		.byte	0x68
 1118 0788 13       		.uleb128 0x13
 1119 0789 5B140000 		.4byte	.LASF208
 1120 078d 08       		.byte	0x8
 1121 078e 33       		.byte	0x33
 1122 078f 78050000 		.4byte	0x578
 1123 0793 6C       		.byte	0x6c
 1124 0794 13       		.uleb128 0x13
 1125 0795 40060000 		.4byte	.LASF209
 1126 0799 08       		.byte	0x8
 1127 079a 34       		.byte	0x34
 1128 079b 78050000 		.4byte	0x578
 1129 079f 70       		.byte	0x70
 1130 07a0 13       		.uleb128 0x13
 1131 07a1 A0140000 		.4byte	.LASF185
 1132 07a5 08       		.byte	0x8
 1133 07a6 35       		.byte	0x35
 1134 07a7 400A0000 		.4byte	0xa40
 1135 07ab 74       		.byte	0x74
 1136 07ac 14       		.uleb128 0x14
 1137 07ad 3B1C0000 		.4byte	.LASF210
 1138 07b1 08       		.byte	0x8
 1139 07b2 36       		.byte	0x36
 1140 07b3 78050000 		.4byte	0x578
 1141 07b7 0002     		.2byte	0x200
 1142 07b9 14       		.uleb128 0x14
 1143 07ba 4B170000 		.4byte	.LASF211
 1144 07be 08       		.byte	0x8
 1145 07bf 37       		.byte	0x37
 1146 07c0 78050000 		.4byte	0x578
 1147 07c4 0402     		.2byte	0x204
 1148 07c6 14       		.uleb128 0x14
 1149 07c7 B3010000 		.4byte	.LASF212
 1150 07cb 08       		.byte	0x8
 1151 07cc 38       		.byte	0x38
 1152 07cd ED050000 		.4byte	0x5ed
 1153 07d1 0802     		.2byte	0x208
 1154 07d3 14       		.uleb128 0x14
 1155 07d4 AA140000 		.4byte	.LASF187
 1156 07d8 08       		.byte	0x8
 1157 07d9 39       		.byte	0x39
 1158 07da 4A0A0000 		.4byte	0xa4a
 1159 07de 0C02     		.2byte	0x20c
 1160 07e0 14       		.uleb128 0x14
 1161 07e1 A61B0000 		.4byte	.LASF213
 1162 07e5 08       		.byte	0x8
 1163 07e6 3A       		.byte	0x3a
 1164 07e7 78050000 		.4byte	0x578
 1165 07eb 4002     		.2byte	0x240
 1166 07ed 14       		.uleb128 0x14
 1167 07ee B4140000 		.4byte	.LASF188
 1168 07f2 08       		.byte	0x8
 1169 07f3 3B       		.byte	0x3b
 1170 07f4 540A0000 		.4byte	0xa54
 1171 07f8 4402     		.2byte	0x244
 1172 07fa 14       		.uleb128 0x14
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 80


 1173 07fb 14180000 		.4byte	.LASF214
 1174 07ff 08       		.byte	0x8
 1175 0800 3C       		.byte	0x3c
 1176 0801 78050000 		.4byte	0x578
 1177 0805 0003     		.2byte	0x300
 1178 0807 14       		.uleb128 0x14
 1179 0808 A0020000 		.4byte	.LASF215
 1180 080c 08       		.byte	0x8
 1181 080d 3D       		.byte	0x3d
 1182 080e 78050000 		.4byte	0x578
 1183 0812 0403     		.2byte	0x304
 1184 0814 14       		.uleb128 0x14
 1185 0815 6A1B0000 		.4byte	.LASF216
 1186 0819 08       		.byte	0x8
 1187 081a 3E       		.byte	0x3e
 1188 081b ED050000 		.4byte	0x5ed
 1189 081f 0803     		.2byte	0x308
 1190 0821 14       		.uleb128 0x14
 1191 0822 BE140000 		.4byte	.LASF217
 1192 0826 08       		.byte	0x8
 1193 0827 3F       		.byte	0x3f
 1194 0828 ED050000 		.4byte	0x5ed
 1195 082c 0C03     		.2byte	0x30c
 1196 082e 14       		.uleb128 0x14
 1197 082f B80A0000 		.4byte	.LASF218
 1198 0833 08       		.byte	0x8
 1199 0834 40       		.byte	0x40
 1200 0835 78050000 		.4byte	0x578
 1201 0839 1003     		.2byte	0x310
 1202 083b 14       		.uleb128 0x14
 1203 083c 801E0000 		.4byte	.LASF219
 1204 0840 08       		.byte	0x8
 1205 0841 41       		.byte	0x41
 1206 0842 5E0A0000 		.4byte	0xa5e
 1207 0846 1403     		.2byte	0x314
 1208 0848 14       		.uleb128 0x14
 1209 0849 F01E0000 		.4byte	.LASF220
 1210 084d 08       		.byte	0x8
 1211 084e 42       		.byte	0x42
 1212 084f ED050000 		.4byte	0x5ed
 1213 0853 4003     		.2byte	0x340
 1214 0855 14       		.uleb128 0x14
 1215 0856 63060000 		.4byte	.LASF221
 1216 085a 08       		.byte	0x8
 1217 085b 43       		.byte	0x43
 1218 085c ED050000 		.4byte	0x5ed
 1219 0860 4403     		.2byte	0x344
 1220 0862 14       		.uleb128 0x14
 1221 0863 E5140000 		.4byte	.LASF222
 1222 0867 08       		.byte	0x8
 1223 0868 44       		.byte	0x44
 1224 0869 680A0000 		.4byte	0xa68
 1225 086d 4803     		.2byte	0x348
 1226 086f 14       		.uleb128 0x14
 1227 0870 7E060000 		.4byte	.LASF223
 1228 0874 08       		.byte	0x8
 1229 0875 45       		.byte	0x45
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 81


 1230 0876 6D0A0000 		.4byte	0xa6d
 1231 087a 0004     		.2byte	0x400
 1232 087c 14       		.uleb128 0x14
 1233 087d A51E0000 		.4byte	.LASF224
 1234 0881 08       		.byte	0x8
 1235 0882 46       		.byte	0x46
 1236 0883 770A0000 		.4byte	0xa77
 1237 0887 000C     		.2byte	0xc00
 1238 0889 14       		.uleb128 0x14
 1239 088a 3D020000 		.4byte	.LASF225
 1240 088e 08       		.byte	0x8
 1241 088f 47       		.byte	0x47
 1242 0890 ED050000 		.4byte	0x5ed
 1243 0894 000E     		.2byte	0xe00
 1244 0896 14       		.uleb128 0x14
 1245 0897 121B0000 		.4byte	.LASF226
 1246 089b 08       		.byte	0x8
 1247 089c 48       		.byte	0x48
 1248 089d 810A0000 		.4byte	0xa81
 1249 08a1 040E     		.2byte	0xe04
 1250 08a3 14       		.uleb128 0x14
 1251 08a4 250B0000 		.4byte	.LASF227
 1252 08a8 08       		.byte	0x8
 1253 08a9 49       		.byte	0x49
 1254 08aa 78050000 		.4byte	0x578
 1255 08ae 800E     		.2byte	0xe80
 1256 08b0 14       		.uleb128 0x14
 1257 08b1 1D1B0000 		.4byte	.LASF228
 1258 08b5 08       		.byte	0x8
 1259 08b6 4A       		.byte	0x4a
 1260 08b7 ED050000 		.4byte	0x5ed
 1261 08bb 840E     		.2byte	0xe84
 1262 08bd 14       		.uleb128 0x14
 1263 08be 43130000 		.4byte	.LASF229
 1264 08c2 08       		.byte	0x8
 1265 08c3 4B       		.byte	0x4b
 1266 08c4 78050000 		.4byte	0x578
 1267 08c8 880E     		.2byte	0xe88
 1268 08ca 14       		.uleb128 0x14
 1269 08cb E20D0000 		.4byte	.LASF230
 1270 08cf 08       		.byte	0x8
 1271 08d0 4C       		.byte	0x4c
 1272 08d1 ED050000 		.4byte	0x5ed
 1273 08d5 8C0E     		.2byte	0xe8c
 1274 08d7 14       		.uleb128 0x14
 1275 08d8 281B0000 		.4byte	.LASF231
 1276 08dc 08       		.byte	0x8
 1277 08dd 4D       		.byte	0x4d
 1278 08de 8B0A0000 		.4byte	0xa8b
 1279 08e2 900E     		.2byte	0xe90
 1280 08e4 14       		.uleb128 0x14
 1281 08e5 5F0A0000 		.4byte	.LASF232
 1282 08e9 08       		.byte	0x8
 1283 08ea 4E       		.byte	0x4e
 1284 08eb 78050000 		.4byte	0x578
 1285 08ef C00E     		.2byte	0xec0
 1286 08f1 14       		.uleb128 0x14
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 82


 1287 08f2 331B0000 		.4byte	.LASF233
 1288 08f6 08       		.byte	0x8
 1289 08f7 4F       		.byte	0x4f
 1290 08f8 ED050000 		.4byte	0x5ed
 1291 08fc C40E     		.2byte	0xec4
 1292 08fe 14       		.uleb128 0x14
 1293 08ff 0F140000 		.4byte	.LASF234
 1294 0903 08       		.byte	0x8
 1295 0904 50       		.byte	0x50
 1296 0905 78050000 		.4byte	0x578
 1297 0909 C80E     		.2byte	0xec8
 1298 090b 14       		.uleb128 0x14
 1299 090c 8D170000 		.4byte	.LASF235
 1300 0910 08       		.byte	0x8
 1301 0911 51       		.byte	0x51
 1302 0912 ED050000 		.4byte	0x5ed
 1303 0916 CC0E     		.2byte	0xecc
 1304 0918 14       		.uleb128 0x14
 1305 0919 3E1B0000 		.4byte	.LASF236
 1306 091d 08       		.byte	0x8
 1307 091e 52       		.byte	0x52
 1308 091f 950A0000 		.4byte	0xa95
 1309 0923 D00E     		.2byte	0xed0
 1310 0925 14       		.uleb128 0x14
 1311 0926 10190000 		.4byte	.LASF237
 1312 092a 08       		.byte	0x8
 1313 092b 53       		.byte	0x53
 1314 092c 78050000 		.4byte	0x578
 1315 0930 000F     		.2byte	0xf00
 1316 0932 14       		.uleb128 0x14
 1317 0933 99060000 		.4byte	.LASF238
 1318 0937 08       		.byte	0x8
 1319 0938 54       		.byte	0x54
 1320 0939 78050000 		.4byte	0x578
 1321 093d 040F     		.2byte	0xf04
 1322 093f 14       		.uleb128 0x14
 1323 0940 7B190000 		.4byte	.LASF239
 1324 0944 08       		.byte	0x8
 1325 0945 55       		.byte	0x55
 1326 0946 78050000 		.4byte	0x578
 1327 094a 080F     		.2byte	0xf08
 1328 094c 14       		.uleb128 0x14
 1329 094d 56070000 		.4byte	.LASF240
 1330 0951 08       		.byte	0x8
 1331 0952 56       		.byte	0x56
 1332 0953 ED050000 		.4byte	0x5ed
 1333 0957 0C0F     		.2byte	0xf0c
 1334 0959 14       		.uleb128 0x14
 1335 095a 491B0000 		.4byte	.LASF241
 1336 095e 08       		.byte	0x8
 1337 095f 57       		.byte	0x57
 1338 0960 9F0A0000 		.4byte	0xa9f
 1339 0964 100F     		.2byte	0xf10
 1340 0966 14       		.uleb128 0x14
 1341 0967 3F190000 		.4byte	.LASF242
 1342 096b 08       		.byte	0x8
 1343 096c 58       		.byte	0x58
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 83


 1344 096d 78050000 		.4byte	0x578
 1345 0971 400F     		.2byte	0xf40
 1346 0973 14       		.uleb128 0x14
 1347 0974 400E0000 		.4byte	.LASF243
 1348 0978 08       		.byte	0x8
 1349 0979 59       		.byte	0x59
 1350 097a 78050000 		.4byte	0x578
 1351 097e 440F     		.2byte	0xf44
 1352 0980 14       		.uleb128 0x14
 1353 0981 C50D0000 		.4byte	.LASF244
 1354 0985 08       		.byte	0x8
 1355 0986 5A       		.byte	0x5a
 1356 0987 78050000 		.4byte	0x578
 1357 098b 480F     		.2byte	0xf48
 1358 098d 14       		.uleb128 0x14
 1359 098e 7A0B0000 		.4byte	.LASF245
 1360 0992 08       		.byte	0x8
 1361 0993 5B       		.byte	0x5b
 1362 0994 ED050000 		.4byte	0x5ed
 1363 0998 4C0F     		.2byte	0xf4c
 1364 099a 14       		.uleb128 0x14
 1365 099b 541B0000 		.4byte	.LASF246
 1366 099f 08       		.byte	0x8
 1367 09a0 5C       		.byte	0x5c
 1368 09a1 A90A0000 		.4byte	0xaa9
 1369 09a5 500F     		.2byte	0xf50
 1370 09a7 14       		.uleb128 0x14
 1371 09a8 4F160000 		.4byte	.LASF247
 1372 09ac 08       		.byte	0x8
 1373 09ad 5D       		.byte	0x5d
 1374 09ae 78050000 		.4byte	0x578
 1375 09b2 800F     		.2byte	0xf80
 1376 09b4 14       		.uleb128 0x14
 1377 09b5 42030000 		.4byte	.LASF248
 1378 09b9 08       		.byte	0x8
 1379 09ba 5E       		.byte	0x5e
 1380 09bb 78050000 		.4byte	0x578
 1381 09bf 840F     		.2byte	0xf84
 1382 09c1 14       		.uleb128 0x14
 1383 09c2 56010000 		.4byte	.LASF249
 1384 09c6 08       		.byte	0x8
 1385 09c7 5F       		.byte	0x5f
 1386 09c8 78050000 		.4byte	0x578
 1387 09cc 880F     		.2byte	0xf88
 1388 09ce 14       		.uleb128 0x14
 1389 09cf 81150000 		.4byte	.LASF250
 1390 09d3 08       		.byte	0x8
 1391 09d4 60       		.byte	0x60
 1392 09d5 ED050000 		.4byte	0x5ed
 1393 09d9 8C0F     		.2byte	0xf8c
 1394 09db 14       		.uleb128 0x14
 1395 09dc 5F1B0000 		.4byte	.LASF251
 1396 09e0 08       		.byte	0x8
 1397 09e1 61       		.byte	0x61
 1398 09e2 B30A0000 		.4byte	0xab3
 1399 09e6 900F     		.2byte	0xf90
 1400 09e8 14       		.uleb128 0x14
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 84


 1401 09e9 91120000 		.4byte	.LASF252
 1402 09ed 08       		.byte	0x8
 1403 09ee 62       		.byte	0x62
 1404 09ef 78050000 		.4byte	0x578
 1405 09f3 C00F     		.2byte	0xfc0
 1406 09f5 14       		.uleb128 0x14
 1407 09f6 FB1D0000 		.4byte	.LASF253
 1408 09fa 08       		.byte	0x8
 1409 09fb 63       		.byte	0x63
 1410 09fc 78050000 		.4byte	0x578
 1411 0a00 C40F     		.2byte	0xfc4
 1412 0a02 14       		.uleb128 0x14
 1413 0a03 EF1C0000 		.4byte	.LASF254
 1414 0a07 08       		.byte	0x8
 1415 0a08 64       		.byte	0x64
 1416 0a09 78050000 		.4byte	0x578
 1417 0a0d C80F     		.2byte	0xfc8
 1418 0a0f 14       		.uleb128 0x14
 1419 0a10 6C1F0000 		.4byte	.LASF255
 1420 0a14 08       		.byte	0x8
 1421 0a15 65       		.byte	0x65
 1422 0a16 ED050000 		.4byte	0x5ed
 1423 0a1a CC0F     		.2byte	0xfcc
 1424 0a1c 00       		.byte	0
 1425 0a1d 0E       		.uleb128 0xe
 1426 0a1e F2050000 		.4byte	0x5f2
 1427 0a22 11       		.uleb128 0x11
 1428 0a23 1D0A0000 		.4byte	0xa1d
 1429 0a27 0E       		.uleb128 0xe
 1430 0a28 02060000 		.4byte	0x602
 1431 0a2c 11       		.uleb128 0x11
 1432 0a2d 270A0000 		.4byte	0xa27
 1433 0a31 0E       		.uleb128 0xe
 1434 0a32 42060000 		.4byte	0x642
 1435 0a36 11       		.uleb128 0x11
 1436 0a37 310A0000 		.4byte	0xa31
 1437 0a3b 0E       		.uleb128 0xe
 1438 0a3c A3060000 		.4byte	0x6a3
 1439 0a40 11       		.uleb128 0x11
 1440 0a41 3B0A0000 		.4byte	0xa3b
 1441 0a45 0E       		.uleb128 0xe
 1442 0a46 22060000 		.4byte	0x622
 1443 0a4a 11       		.uleb128 0x11
 1444 0a4b 450A0000 		.4byte	0xa45
 1445 0a4f 0E       		.uleb128 0xe
 1446 0a50 72060000 		.4byte	0x672
 1447 0a54 11       		.uleb128 0x11
 1448 0a55 4F0A0000 		.4byte	0xa4f
 1449 0a59 0E       		.uleb128 0xe
 1450 0a5a 62060000 		.4byte	0x662
 1451 0a5e 11       		.uleb128 0x11
 1452 0a5f 590A0000 		.4byte	0xa59
 1453 0a63 0E       		.uleb128 0xe
 1454 0a64 82060000 		.4byte	0x682
 1455 0a68 11       		.uleb128 0x11
 1456 0a69 630A0000 		.4byte	0xa63
 1457 0a6d 0E       		.uleb128 0xe
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 85


 1458 0a6e 92060000 		.4byte	0x692
 1459 0a72 0E       		.uleb128 0xe
 1460 0a73 12060000 		.4byte	0x612
 1461 0a77 11       		.uleb128 0x11
 1462 0a78 720A0000 		.4byte	0xa72
 1463 0a7c 0E       		.uleb128 0xe
 1464 0a7d 32060000 		.4byte	0x632
 1465 0a81 11       		.uleb128 0x11
 1466 0a82 7C0A0000 		.4byte	0xa7c
 1467 0a86 0E       		.uleb128 0xe
 1468 0a87 52060000 		.4byte	0x652
 1469 0a8b 11       		.uleb128 0x11
 1470 0a8c 860A0000 		.4byte	0xa86
 1471 0a90 0E       		.uleb128 0xe
 1472 0a91 52060000 		.4byte	0x652
 1473 0a95 11       		.uleb128 0x11
 1474 0a96 900A0000 		.4byte	0xa90
 1475 0a9a 0E       		.uleb128 0xe
 1476 0a9b 52060000 		.4byte	0x652
 1477 0a9f 11       		.uleb128 0x11
 1478 0aa0 9A0A0000 		.4byte	0xa9a
 1479 0aa4 0E       		.uleb128 0xe
 1480 0aa5 52060000 		.4byte	0x652
 1481 0aa9 11       		.uleb128 0x11
 1482 0aaa A40A0000 		.4byte	0xaa4
 1483 0aae 0E       		.uleb128 0xe
 1484 0aaf 52060000 		.4byte	0x652
 1485 0ab3 11       		.uleb128 0x11
 1486 0ab4 AE0A0000 		.4byte	0xaae
 1487 0ab8 06       		.uleb128 0x6
 1488 0ab9 750D0000 		.4byte	.LASF256
 1489 0abd 08       		.byte	0x8
 1490 0abe 66       		.byte	0x66
 1491 0abf B3060000 		.4byte	0x6b3
 1492 0ac3 10       		.uleb128 0x10
 1493 0ac4 0A060000 		.4byte	.LASF257
 1494 0ac8 09       		.byte	0x9
 1495 0ac9 4F06     		.2byte	0x64f
 1496 0acb B80A0000 		.4byte	0xab8
 1497 0acf 05       		.uleb128 0x5
 1498 0ad0 08       		.byte	0x8
 1499 0ad1 04       		.byte	0x4
 1500 0ad2 2E130000 		.4byte	.LASF258
 1501 0ad6 15       		.uleb128 0x15
 1502 0ad7 B8       		.byte	0xb8
 1503 0ad8 0A       		.byte	0xa
 1504 0ad9 34       		.byte	0x34
 1505 0ada E70E0000 		.4byte	0xee7
 1506 0ade 13       		.uleb128 0x13
 1507 0adf DF020000 		.4byte	.LASF259
 1508 0ae3 0A       		.byte	0xa
 1509 0ae4 37       		.byte	0x37
 1510 0ae5 9A040000 		.4byte	0x49a
 1511 0ae9 00       		.byte	0
 1512 0aea 13       		.uleb128 0x13
 1513 0aeb 4E0D0000 		.4byte	.LASF260
 1514 0aef 0A       		.byte	0xa
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 86


 1515 0af0 38       		.byte	0x38
 1516 0af1 9A040000 		.4byte	0x49a
 1517 0af5 04       		.byte	0x4
 1518 0af6 13       		.uleb128 0x13
 1519 0af7 63010000 		.4byte	.LASF261
 1520 0afb 0A       		.byte	0xa
 1521 0afc 39       		.byte	0x39
 1522 0afd 9A040000 		.4byte	0x49a
 1523 0b01 08       		.byte	0x8
 1524 0b02 13       		.uleb128 0x13
 1525 0b03 67120000 		.4byte	.LASF262
 1526 0b07 0A       		.byte	0xa
 1527 0b08 3A       		.byte	0x3a
 1528 0b09 9A040000 		.4byte	0x49a
 1529 0b0d 0C       		.byte	0xc
 1530 0b0e 13       		.uleb128 0x13
 1531 0b0f B0150000 		.4byte	.LASF263
 1532 0b13 0A       		.byte	0xa
 1533 0b14 3B       		.byte	0x3b
 1534 0b15 9A040000 		.4byte	0x49a
 1535 0b19 10       		.byte	0x10
 1536 0b1a 13       		.uleb128 0x13
 1537 0b1b A5100000 		.4byte	.LASF264
 1538 0b1f 0A       		.byte	0xa
 1539 0b20 3C       		.byte	0x3c
 1540 0b21 9A040000 		.4byte	0x49a
 1541 0b25 14       		.byte	0x14
 1542 0b26 13       		.uleb128 0x13
 1543 0b27 1C0B0000 		.4byte	.LASF265
 1544 0b2b 0A       		.byte	0xa
 1545 0b2c 3D       		.byte	0x3d
 1546 0b2d 9A040000 		.4byte	0x49a
 1547 0b31 18       		.byte	0x18
 1548 0b32 13       		.uleb128 0x13
 1549 0b33 C21D0000 		.4byte	.LASF266
 1550 0b37 0A       		.byte	0xa
 1551 0b38 3E       		.byte	0x3e
 1552 0b39 9A040000 		.4byte	0x49a
 1553 0b3d 1C       		.byte	0x1c
 1554 0b3e 13       		.uleb128 0x13
 1555 0b3f BA0F0000 		.4byte	.LASF267
 1556 0b43 0A       		.byte	0xa
 1557 0b44 3F       		.byte	0x3f
 1558 0b45 9A040000 		.4byte	0x49a
 1559 0b49 20       		.byte	0x20
 1560 0b4a 13       		.uleb128 0x13
 1561 0b4b D10F0000 		.4byte	.LASF268
 1562 0b4f 0A       		.byte	0xa
 1563 0b50 40       		.byte	0x40
 1564 0b51 9A040000 		.4byte	0x49a
 1565 0b55 24       		.byte	0x24
 1566 0b56 13       		.uleb128 0x13
 1567 0b57 29150000 		.4byte	.LASF269
 1568 0b5b 0A       		.byte	0xa
 1569 0b5c 43       		.byte	0x43
 1570 0b5d 6E040000 		.4byte	0x46e
 1571 0b61 28       		.byte	0x28
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 87


 1572 0b62 13       		.uleb128 0x13
 1573 0b63 48070000 		.4byte	.LASF270
 1574 0b67 0A       		.byte	0xa
 1575 0b68 44       		.byte	0x44
 1576 0b69 6E040000 		.4byte	0x46e
 1577 0b6d 29       		.byte	0x29
 1578 0b6e 13       		.uleb128 0x13
 1579 0b6f 05140000 		.4byte	.LASF271
 1580 0b73 0A       		.byte	0xa
 1581 0b74 45       		.byte	0x45
 1582 0b75 6E040000 		.4byte	0x46e
 1583 0b79 2A       		.byte	0x2a
 1584 0b7a 13       		.uleb128 0x13
 1585 0b7b 90150000 		.4byte	.LASF272
 1586 0b7f 0A       		.byte	0xa
 1587 0b80 46       		.byte	0x46
 1588 0b81 6E040000 		.4byte	0x46e
 1589 0b85 2B       		.byte	0x2b
 1590 0b86 13       		.uleb128 0x13
 1591 0b87 41150000 		.4byte	.LASF273
 1592 0b8b 0A       		.byte	0xa
 1593 0b8c 47       		.byte	0x47
 1594 0b8d 6E040000 		.4byte	0x46e
 1595 0b91 2C       		.byte	0x2c
 1596 0b92 13       		.uleb128 0x13
 1597 0b93 94180000 		.4byte	.LASF274
 1598 0b97 0A       		.byte	0xa
 1599 0b98 48       		.byte	0x48
 1600 0b99 6E040000 		.4byte	0x46e
 1601 0b9d 2D       		.byte	0x2d
 1602 0b9e 13       		.uleb128 0x13
 1603 0b9f 451F0000 		.4byte	.LASF275
 1604 0ba3 0A       		.byte	0xa
 1605 0ba4 49       		.byte	0x49
 1606 0ba5 6E040000 		.4byte	0x46e
 1607 0ba9 2E       		.byte	0x2e
 1608 0baa 13       		.uleb128 0x13
 1609 0bab 891D0000 		.4byte	.LASF276
 1610 0baf 0A       		.byte	0xa
 1611 0bb0 4A       		.byte	0x4a
 1612 0bb1 6E040000 		.4byte	0x46e
 1613 0bb5 2F       		.byte	0x2f
 1614 0bb6 13       		.uleb128 0x13
 1615 0bb7 8C050000 		.4byte	.LASF277
 1616 0bbb 0A       		.byte	0xa
 1617 0bbc 4B       		.byte	0x4b
 1618 0bbd 6E040000 		.4byte	0x46e
 1619 0bc1 30       		.byte	0x30
 1620 0bc2 13       		.uleb128 0x13
 1621 0bc3 A9110000 		.4byte	.LASF278
 1622 0bc7 0A       		.byte	0xa
 1623 0bc8 4E       		.byte	0x4e
 1624 0bc9 6E040000 		.4byte	0x46e
 1625 0bcd 31       		.byte	0x31
 1626 0bce 13       		.uleb128 0x13
 1627 0bcf E11C0000 		.4byte	.LASF279
 1628 0bd3 0A       		.byte	0xa
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 88


 1629 0bd4 4F       		.byte	0x4f
 1630 0bd5 6E040000 		.4byte	0x46e
 1631 0bd9 32       		.byte	0x32
 1632 0bda 13       		.uleb128 0x13
 1633 0bdb 3B110000 		.4byte	.LASF280
 1634 0bdf 0A       		.byte	0xa
 1635 0be0 50       		.byte	0x50
 1636 0be1 6E040000 		.4byte	0x46e
 1637 0be5 33       		.byte	0x33
 1638 0be6 13       		.uleb128 0x13
 1639 0be7 210D0000 		.4byte	.LASF281
 1640 0beb 0A       		.byte	0xa
 1641 0bec 51       		.byte	0x51
 1642 0bed 6E040000 		.4byte	0x46e
 1643 0bf1 34       		.byte	0x34
 1644 0bf2 13       		.uleb128 0x13
 1645 0bf3 8E080000 		.4byte	.LASF282
 1646 0bf7 0A       		.byte	0xa
 1647 0bf8 52       		.byte	0x52
 1648 0bf9 79040000 		.4byte	0x479
 1649 0bfd 36       		.byte	0x36
 1650 0bfe 13       		.uleb128 0x13
 1651 0bff FF020000 		.4byte	.LASF283
 1652 0c03 0A       		.byte	0xa
 1653 0c04 53       		.byte	0x53
 1654 0c05 79040000 		.4byte	0x479
 1655 0c09 38       		.byte	0x38
 1656 0c0a 13       		.uleb128 0x13
 1657 0c0b F7100000 		.4byte	.LASF284
 1658 0c0f 0A       		.byte	0xa
 1659 0c10 54       		.byte	0x54
 1660 0c11 79040000 		.4byte	0x479
 1661 0c15 3A       		.byte	0x3a
 1662 0c16 13       		.uleb128 0x13
 1663 0c17 D0020000 		.4byte	.LASF285
 1664 0c1b 0A       		.byte	0xa
 1665 0c1c 55       		.byte	0x55
 1666 0c1d 6E040000 		.4byte	0x46e
 1667 0c21 3C       		.byte	0x3c
 1668 0c22 13       		.uleb128 0x13
 1669 0c23 210A0000 		.4byte	.LASF286
 1670 0c27 0A       		.byte	0xa
 1671 0c28 56       		.byte	0x56
 1672 0c29 6E040000 		.4byte	0x46e
 1673 0c2d 3D       		.byte	0x3d
 1674 0c2e 13       		.uleb128 0x13
 1675 0c2f DB130000 		.4byte	.LASF287
 1676 0c33 0A       		.byte	0xa
 1677 0c34 57       		.byte	0x57
 1678 0c35 6E040000 		.4byte	0x46e
 1679 0c39 3E       		.byte	0x3e
 1680 0c3a 13       		.uleb128 0x13
 1681 0c3b 7F180000 		.4byte	.LASF288
 1682 0c3f 0A       		.byte	0xa
 1683 0c40 58       		.byte	0x58
 1684 0c41 6E040000 		.4byte	0x46e
 1685 0c45 3F       		.byte	0x3f
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 89


 1686 0c46 13       		.uleb128 0x13
 1687 0c47 48020000 		.4byte	.LASF289
 1688 0c4b 0A       		.byte	0xa
 1689 0c4c 59       		.byte	0x59
 1690 0c4d 6E040000 		.4byte	0x46e
 1691 0c51 40       		.byte	0x40
 1692 0c52 13       		.uleb128 0x13
 1693 0c53 87030000 		.4byte	.LASF290
 1694 0c57 0A       		.byte	0xa
 1695 0c58 5A       		.byte	0x5a
 1696 0c59 6E040000 		.4byte	0x46e
 1697 0c5d 41       		.byte	0x41
 1698 0c5e 13       		.uleb128 0x13
 1699 0c5f 5E1C0000 		.4byte	.LASF291
 1700 0c63 0A       		.byte	0xa
 1701 0c64 5B       		.byte	0x5b
 1702 0c65 6E040000 		.4byte	0x46e
 1703 0c69 42       		.byte	0x42
 1704 0c6a 13       		.uleb128 0x13
 1705 0c6b 190C0000 		.4byte	.LASF292
 1706 0c6f 0A       		.byte	0xa
 1707 0c70 5C       		.byte	0x5c
 1708 0c71 6E040000 		.4byte	0x46e
 1709 0c75 43       		.byte	0x43
 1710 0c76 13       		.uleb128 0x13
 1711 0c77 D10D0000 		.4byte	.LASF293
 1712 0c7b 0A       		.byte	0xa
 1713 0c7c 5D       		.byte	0x5d
 1714 0c7d 6E040000 		.4byte	0x46e
 1715 0c81 44       		.byte	0x44
 1716 0c82 13       		.uleb128 0x13
 1717 0c83 9E150000 		.4byte	.LASF294
 1718 0c87 0A       		.byte	0xa
 1719 0c88 5E       		.byte	0x5e
 1720 0c89 9A040000 		.4byte	0x49a
 1721 0c8d 48       		.byte	0x48
 1722 0c8e 13       		.uleb128 0x13
 1723 0c8f 33040000 		.4byte	.LASF295
 1724 0c93 0A       		.byte	0xa
 1725 0c94 5F       		.byte	0x5f
 1726 0c95 9A040000 		.4byte	0x49a
 1727 0c99 4C       		.byte	0x4c
 1728 0c9a 13       		.uleb128 0x13
 1729 0c9b 2A1C0000 		.4byte	.LASF296
 1730 0c9f 0A       		.byte	0xa
 1731 0ca0 60       		.byte	0x60
 1732 0ca1 6E040000 		.4byte	0x46e
 1733 0ca5 50       		.byte	0x50
 1734 0ca6 13       		.uleb128 0x13
 1735 0ca7 6B0A0000 		.4byte	.LASF297
 1736 0cab 0A       		.byte	0xa
 1737 0cac 61       		.byte	0x61
 1738 0cad 6E040000 		.4byte	0x46e
 1739 0cb1 51       		.byte	0x51
 1740 0cb2 13       		.uleb128 0x13
 1741 0cb3 21080000 		.4byte	.LASF298
 1742 0cb7 0A       		.byte	0xa
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 90


 1743 0cb8 62       		.byte	0x62
 1744 0cb9 6E040000 		.4byte	0x46e
 1745 0cbd 52       		.byte	0x52
 1746 0cbe 13       		.uleb128 0x13
 1747 0cbf 64070000 		.4byte	.LASF299
 1748 0cc3 0A       		.byte	0xa
 1749 0cc4 63       		.byte	0x63
 1750 0cc5 6E040000 		.4byte	0x46e
 1751 0cc9 53       		.byte	0x53
 1752 0cca 13       		.uleb128 0x13
 1753 0ccb D6090000 		.4byte	.LASF300
 1754 0ccf 0A       		.byte	0xa
 1755 0cd0 64       		.byte	0x64
 1756 0cd1 6E040000 		.4byte	0x46e
 1757 0cd5 54       		.byte	0x54
 1758 0cd6 13       		.uleb128 0x13
 1759 0cd7 E00A0000 		.4byte	.LASF301
 1760 0cdb 0A       		.byte	0xa
 1761 0cdc 65       		.byte	0x65
 1762 0cdd 6E040000 		.4byte	0x46e
 1763 0ce1 55       		.byte	0x55
 1764 0ce2 13       		.uleb128 0x13
 1765 0ce3 00000000 		.4byte	.LASF302
 1766 0ce7 0A       		.byte	0xa
 1767 0ce8 66       		.byte	0x66
 1768 0ce9 6E040000 		.4byte	0x46e
 1769 0ced 56       		.byte	0x56
 1770 0cee 13       		.uleb128 0x13
 1771 0cef CB1D0000 		.4byte	.LASF303
 1772 0cf3 0A       		.byte	0xa
 1773 0cf4 67       		.byte	0x67
 1774 0cf5 6E040000 		.4byte	0x46e
 1775 0cf9 57       		.byte	0x57
 1776 0cfa 13       		.uleb128 0x13
 1777 0cfb 030A0000 		.4byte	.LASF304
 1778 0cff 0A       		.byte	0xa
 1779 0d00 68       		.byte	0x68
 1780 0d01 6E040000 		.4byte	0x46e
 1781 0d05 58       		.byte	0x58
 1782 0d06 13       		.uleb128 0x13
 1783 0d07 371E0000 		.4byte	.LASF305
 1784 0d0b 0A       		.byte	0xa
 1785 0d0c 69       		.byte	0x69
 1786 0d0d 6E040000 		.4byte	0x46e
 1787 0d11 59       		.byte	0x59
 1788 0d12 13       		.uleb128 0x13
 1789 0d13 791B0000 		.4byte	.LASF306
 1790 0d17 0A       		.byte	0xa
 1791 0d18 6E       		.byte	0x6e
 1792 0d19 84040000 		.4byte	0x484
 1793 0d1d 5A       		.byte	0x5a
 1794 0d1e 13       		.uleb128 0x13
 1795 0d1f AA010000 		.4byte	.LASF307
 1796 0d23 0A       		.byte	0xa
 1797 0d24 6F       		.byte	0x6f
 1798 0d25 84040000 		.4byte	0x484
 1799 0d29 5C       		.byte	0x5c
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 91


 1800 0d2a 13       		.uleb128 0x13
 1801 0d2b C20F0000 		.4byte	.LASF308
 1802 0d2f 0A       		.byte	0xa
 1803 0d30 70       		.byte	0x70
 1804 0d31 6E040000 		.4byte	0x46e
 1805 0d35 5E       		.byte	0x5e
 1806 0d36 13       		.uleb128 0x13
 1807 0d37 FC1C0000 		.4byte	.LASF309
 1808 0d3b 0A       		.byte	0xa
 1809 0d3c 71       		.byte	0x71
 1810 0d3d 6E040000 		.4byte	0x46e
 1811 0d41 5F       		.byte	0x5f
 1812 0d42 13       		.uleb128 0x13
 1813 0d43 490C0000 		.4byte	.LASF310
 1814 0d47 0A       		.byte	0xa
 1815 0d48 72       		.byte	0x72
 1816 0d49 6E040000 		.4byte	0x46e
 1817 0d4d 60       		.byte	0x60
 1818 0d4e 13       		.uleb128 0x13
 1819 0d4f 840E0000 		.4byte	.LASF311
 1820 0d53 0A       		.byte	0xa
 1821 0d54 73       		.byte	0x73
 1822 0d55 9A040000 		.4byte	0x49a
 1823 0d59 64       		.byte	0x64
 1824 0d5a 13       		.uleb128 0x13
 1825 0d5b 960A0000 		.4byte	.LASF312
 1826 0d5f 0A       		.byte	0xa
 1827 0d60 76       		.byte	0x76
 1828 0d61 84040000 		.4byte	0x484
 1829 0d65 68       		.byte	0x68
 1830 0d66 13       		.uleb128 0x13
 1831 0d67 59130000 		.4byte	.LASF313
 1832 0d6b 0A       		.byte	0xa
 1833 0d6c 77       		.byte	0x77
 1834 0d6d 84040000 		.4byte	0x484
 1835 0d71 6A       		.byte	0x6a
 1836 0d72 13       		.uleb128 0x13
 1837 0d73 E8100000 		.4byte	.LASF314
 1838 0d77 0A       		.byte	0xa
 1839 0d78 78       		.byte	0x78
 1840 0d79 84040000 		.4byte	0x484
 1841 0d7d 6C       		.byte	0x6c
 1842 0d7e 13       		.uleb128 0x13
 1843 0d7f F6030000 		.4byte	.LASF315
 1844 0d83 0A       		.byte	0xa
 1845 0d84 79       		.byte	0x79
 1846 0d85 84040000 		.4byte	0x484
 1847 0d89 6E       		.byte	0x6e
 1848 0d8a 13       		.uleb128 0x13
 1849 0d8b E70E0000 		.4byte	.LASF316
 1850 0d8f 0A       		.byte	0xa
 1851 0d90 7B       		.byte	0x7b
 1852 0d91 6E040000 		.4byte	0x46e
 1853 0d95 70       		.byte	0x70
 1854 0d96 13       		.uleb128 0x13
 1855 0d97 DF050000 		.4byte	.LASF317
 1856 0d9b 0A       		.byte	0xa
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 92


 1857 0d9c 7C       		.byte	0x7c
 1858 0d9d 6E040000 		.4byte	0x46e
 1859 0da1 71       		.byte	0x71
 1860 0da2 13       		.uleb128 0x13
 1861 0da3 1D040000 		.4byte	.LASF318
 1862 0da7 0A       		.byte	0xa
 1863 0da8 7D       		.byte	0x7d
 1864 0da9 6E040000 		.4byte	0x46e
 1865 0dad 72       		.byte	0x72
 1866 0dae 13       		.uleb128 0x13
 1867 0daf 66020000 		.4byte	.LASF319
 1868 0db3 0A       		.byte	0xa
 1869 0db4 7E       		.byte	0x7e
 1870 0db5 6E040000 		.4byte	0x46e
 1871 0db9 73       		.byte	0x73
 1872 0dba 13       		.uleb128 0x13
 1873 0dbb 84140000 		.4byte	.LASF320
 1874 0dbf 0A       		.byte	0xa
 1875 0dc0 80       		.byte	0x80
 1876 0dc1 84040000 		.4byte	0x484
 1877 0dc5 74       		.byte	0x74
 1878 0dc6 13       		.uleb128 0x13
 1879 0dc7 EE120000 		.4byte	.LASF321
 1880 0dcb 0A       		.byte	0xa
 1881 0dcc 81       		.byte	0x81
 1882 0dcd 84040000 		.4byte	0x484
 1883 0dd1 76       		.byte	0x76
 1884 0dd2 13       		.uleb128 0x13
 1885 0dd3 830D0000 		.4byte	.LASF322
 1886 0dd7 0A       		.byte	0xa
 1887 0dd8 82       		.byte	0x82
 1888 0dd9 84040000 		.4byte	0x484
 1889 0ddd 78       		.byte	0x78
 1890 0dde 13       		.uleb128 0x13
 1891 0ddf 48080000 		.4byte	.LASF323
 1892 0de3 0A       		.byte	0xa
 1893 0de4 83       		.byte	0x83
 1894 0de5 84040000 		.4byte	0x484
 1895 0de9 7A       		.byte	0x7a
 1896 0dea 13       		.uleb128 0x13
 1897 0deb 3D0F0000 		.4byte	.LASF324
 1898 0def 0A       		.byte	0xa
 1899 0df0 86       		.byte	0x86
 1900 0df1 6E040000 		.4byte	0x46e
 1901 0df5 7C       		.byte	0x7c
 1902 0df6 13       		.uleb128 0x13
 1903 0df7 E71A0000 		.4byte	.LASF325
 1904 0dfb 0A       		.byte	0xa
 1905 0dfc 87       		.byte	0x87
 1906 0dfd 6E040000 		.4byte	0x46e
 1907 0e01 7D       		.byte	0x7d
 1908 0e02 13       		.uleb128 0x13
 1909 0e03 DA070000 		.4byte	.LASF326
 1910 0e07 0A       		.byte	0xa
 1911 0e08 88       		.byte	0x88
 1912 0e09 6E040000 		.4byte	0x46e
 1913 0e0d 7E       		.byte	0x7e
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 93


 1914 0e0e 13       		.uleb128 0x13
 1915 0e0f F4060000 		.4byte	.LASF327
 1916 0e13 0A       		.byte	0xa
 1917 0e14 89       		.byte	0x89
 1918 0e15 6E040000 		.4byte	0x46e
 1919 0e19 7F       		.byte	0x7f
 1920 0e1a 13       		.uleb128 0x13
 1921 0e1b 5D080000 		.4byte	.LASF328
 1922 0e1f 0A       		.byte	0xa
 1923 0e20 8A       		.byte	0x8a
 1924 0e21 6E040000 		.4byte	0x46e
 1925 0e25 80       		.byte	0x80
 1926 0e26 13       		.uleb128 0x13
 1927 0e27 B2000000 		.4byte	.LASF329
 1928 0e2b 0A       		.byte	0xa
 1929 0e2c 8D       		.byte	0x8d
 1930 0e2d 9A040000 		.4byte	0x49a
 1931 0e31 84       		.byte	0x84
 1932 0e32 13       		.uleb128 0x13
 1933 0e33 D1100000 		.4byte	.LASF330
 1934 0e37 0A       		.byte	0xa
 1935 0e38 8E       		.byte	0x8e
 1936 0e39 9A040000 		.4byte	0x49a
 1937 0e3d 88       		.byte	0x88
 1938 0e3e 13       		.uleb128 0x13
 1939 0e3f B4110000 		.4byte	.LASF331
 1940 0e43 0A       		.byte	0xa
 1941 0e44 8F       		.byte	0x8f
 1942 0e45 9A040000 		.4byte	0x49a
 1943 0e49 8C       		.byte	0x8c
 1944 0e4a 13       		.uleb128 0x13
 1945 0e4b CA190000 		.4byte	.LASF332
 1946 0e4f 0A       		.byte	0xa
 1947 0e50 90       		.byte	0x90
 1948 0e51 9A040000 		.4byte	0x49a
 1949 0e55 90       		.byte	0x90
 1950 0e56 13       		.uleb128 0x13
 1951 0e57 03170000 		.4byte	.LASF333
 1952 0e5b 0A       		.byte	0xa
 1953 0e5c 91       		.byte	0x91
 1954 0e5d 9A040000 		.4byte	0x49a
 1955 0e61 94       		.byte	0x94
 1956 0e62 13       		.uleb128 0x13
 1957 0e63 F4050000 		.4byte	.LASF334
 1958 0e67 0A       		.byte	0xa
 1959 0e68 92       		.byte	0x92
 1960 0e69 9A040000 		.4byte	0x49a
 1961 0e6d 98       		.byte	0x98
 1962 0e6e 13       		.uleb128 0x13
 1963 0e6f 38180000 		.4byte	.LASF335
 1964 0e73 0A       		.byte	0xa
 1965 0e74 93       		.byte	0x93
 1966 0e75 9A040000 		.4byte	0x49a
 1967 0e79 9C       		.byte	0x9c
 1968 0e7a 13       		.uleb128 0x13
 1969 0e7b EC010000 		.4byte	.LASF336
 1970 0e7f 0A       		.byte	0xa
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 94


 1971 0e80 94       		.byte	0x94
 1972 0e81 9A040000 		.4byte	0x49a
 1973 0e85 A0       		.byte	0xa0
 1974 0e86 13       		.uleb128 0x13
 1975 0e87 95010000 		.4byte	.LASF337
 1976 0e8b 0A       		.byte	0xa
 1977 0e8c 95       		.byte	0x95
 1978 0e8d 84040000 		.4byte	0x484
 1979 0e91 A4       		.byte	0xa4
 1980 0e92 13       		.uleb128 0x13
 1981 0e93 65140000 		.4byte	.LASF338
 1982 0e97 0A       		.byte	0xa
 1983 0e98 96       		.byte	0x96
 1984 0e99 84040000 		.4byte	0x484
 1985 0e9d A6       		.byte	0xa6
 1986 0e9e 13       		.uleb128 0x13
 1987 0e9f 17190000 		.4byte	.LASF339
 1988 0ea3 0A       		.byte	0xa
 1989 0ea4 97       		.byte	0x97
 1990 0ea5 84040000 		.4byte	0x484
 1991 0ea9 A8       		.byte	0xa8
 1992 0eaa 13       		.uleb128 0x13
 1993 0eab 9E0F0000 		.4byte	.LASF340
 1994 0eaf 0A       		.byte	0xa
 1995 0eb0 98       		.byte	0x98
 1996 0eb1 84040000 		.4byte	0x484
 1997 0eb5 AA       		.byte	0xaa
 1998 0eb6 13       		.uleb128 0x13
 1999 0eb7 41040000 		.4byte	.LASF341
 2000 0ebb 0A       		.byte	0xa
 2001 0ebc 99       		.byte	0x99
 2002 0ebd 84040000 		.4byte	0x484
 2003 0ec1 AC       		.byte	0xac
 2004 0ec2 13       		.uleb128 0x13
 2005 0ec3 3D120000 		.4byte	.LASF342
 2006 0ec7 0A       		.byte	0xa
 2007 0ec8 9A       		.byte	0x9a
 2008 0ec9 84040000 		.4byte	0x484
 2009 0ecd AE       		.byte	0xae
 2010 0ece 13       		.uleb128 0x13
 2011 0ecf BD180000 		.4byte	.LASF343
 2012 0ed3 0A       		.byte	0xa
 2013 0ed4 9D       		.byte	0x9d
 2014 0ed5 84040000 		.4byte	0x484
 2015 0ed9 B0       		.byte	0xb0
 2016 0eda 13       		.uleb128 0x13
 2017 0edb 9C1A0000 		.4byte	.LASF344
 2018 0edf 0A       		.byte	0xa
 2019 0ee0 9E       		.byte	0x9e
 2020 0ee1 9A040000 		.4byte	0x49a
 2021 0ee5 B4       		.byte	0xb4
 2022 0ee6 00       		.byte	0
 2023 0ee7 06       		.uleb128 0x6
 2024 0ee8 4E190000 		.4byte	.LASF345
 2025 0eec 0A       		.byte	0xa
 2026 0eed 9F       		.byte	0x9f
 2027 0eee D60A0000 		.4byte	0xad6
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 95


 2028 0ef2 10       		.uleb128 0x10
 2029 0ef3 CE150000 		.4byte	.LASF346
 2030 0ef7 0B       		.byte	0xb
 2031 0ef8 F601     		.2byte	0x1f6
 2032 0efa FE0E0000 		.4byte	0xefe
 2033 0efe 05       		.uleb128 0x5
 2034 0eff 01       		.byte	0x1
 2035 0f00 08       		.byte	0x8
 2036 0f01 E5000000 		.4byte	.LASF347
 2037 0f05 05       		.uleb128 0x5
 2038 0f06 04       		.byte	0x4
 2039 0f07 04       		.byte	0x4
 2040 0f08 2D070000 		.4byte	.LASF348
 2041 0f0c 05       		.uleb128 0x5
 2042 0f0d 08       		.byte	0x8
 2043 0f0e 04       		.byte	0x4
 2044 0f0f BB1D0000 		.4byte	.LASF349
 2045 0f13 16       		.uleb128 0x16
 2046 0f14 04       		.byte	0x4
 2047 0f15 17       		.uleb128 0x17
 2048 0f16 01       		.byte	0x1
 2049 0f17 0A040000 		.4byte	0x40a
 2050 0f1b 03       		.byte	0x3
 2051 0f1c AA01     		.2byte	0x1aa
 2052 0f1e 2F0F0000 		.4byte	0xf2f
 2053 0f22 04       		.uleb128 0x4
 2054 0f23 9C000000 		.4byte	.LASF350
 2055 0f27 00       		.byte	0
 2056 0f28 04       		.uleb128 0x4
 2057 0f29 1F090000 		.4byte	.LASF351
 2058 0f2d 01       		.byte	0x1
 2059 0f2e 00       		.byte	0
 2060 0f2f 10       		.uleb128 0x10
 2061 0f30 7C1A0000 		.4byte	.LASF352
 2062 0f34 03       		.byte	0x3
 2063 0f35 AD01     		.2byte	0x1ad
 2064 0f37 150F0000 		.4byte	0xf15
 2065 0f3b 17       		.uleb128 0x17
 2066 0f3c 01       		.byte	0x1
 2067 0f3d 0A040000 		.4byte	0x40a
 2068 0f41 03       		.byte	0x3
 2069 0f42 B101     		.2byte	0x1b1
 2070 0f44 610F0000 		.4byte	0xf61
 2071 0f48 04       		.uleb128 0x4
 2072 0f49 B6050000 		.4byte	.LASF353
 2073 0f4d 00       		.byte	0
 2074 0f4e 04       		.uleb128 0x4
 2075 0f4f 99120000 		.4byte	.LASF354
 2076 0f53 01       		.byte	0x1
 2077 0f54 04       		.uleb128 0x4
 2078 0f55 161C0000 		.4byte	.LASF355
 2079 0f59 02       		.byte	0x2
 2080 0f5a 04       		.uleb128 0x4
 2081 0f5b 0A0D0000 		.4byte	.LASF356
 2082 0f5f 05       		.byte	0x5
 2083 0f60 00       		.byte	0
 2084 0f61 10       		.uleb128 0x10
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 96


 2085 0f62 671E0000 		.4byte	.LASF357
 2086 0f66 03       		.byte	0x3
 2087 0f67 C601     		.2byte	0x1c6
 2088 0f69 3B0F0000 		.4byte	0xf3b
 2089 0f6d 17       		.uleb128 0x17
 2090 0f6e 01       		.byte	0x1
 2091 0f6f 0A040000 		.4byte	0x40a
 2092 0f73 03       		.byte	0x3
 2093 0f74 CA01     		.2byte	0x1ca
 2094 0f76 930F0000 		.4byte	0xf93
 2095 0f7a 04       		.uleb128 0x4
 2096 0f7b 6D1D0000 		.4byte	.LASF358
 2097 0f7f 00       		.byte	0
 2098 0f80 04       		.uleb128 0x4
 2099 0f81 171A0000 		.4byte	.LASF359
 2100 0f85 01       		.byte	0x1
 2101 0f86 04       		.uleb128 0x4
 2102 0f87 5A0C0000 		.4byte	.LASF360
 2103 0f8b 02       		.byte	0x2
 2104 0f8c 04       		.uleb128 0x4
 2105 0f8d EC090000 		.4byte	.LASF361
 2106 0f91 03       		.byte	0x3
 2107 0f92 00       		.byte	0
 2108 0f93 10       		.uleb128 0x10
 2109 0f94 7B010000 		.4byte	.LASF362
 2110 0f98 03       		.byte	0x3
 2111 0f99 CF01     		.2byte	0x1cf
 2112 0f9b 6D0F0000 		.4byte	0xf6d
 2113 0f9f 17       		.uleb128 0x17
 2114 0fa0 01       		.byte	0x1
 2115 0fa1 0A040000 		.4byte	0x40a
 2116 0fa5 03       		.byte	0x3
 2117 0fa6 D301     		.2byte	0x1d3
 2118 0fa8 C50F0000 		.4byte	0xfc5
 2119 0fac 04       		.uleb128 0x4
 2120 0fad 9F160000 		.4byte	.LASF363
 2121 0fb1 00       		.byte	0
 2122 0fb2 04       		.uleb128 0x4
 2123 0fb3 B8160000 		.4byte	.LASF364
 2124 0fb7 01       		.byte	0x1
 2125 0fb8 04       		.uleb128 0x4
 2126 0fb9 D1160000 		.4byte	.LASF365
 2127 0fbd 02       		.byte	0x2
 2128 0fbe 04       		.uleb128 0x4
 2129 0fbf EA160000 		.4byte	.LASF366
 2130 0fc3 03       		.byte	0x3
 2131 0fc4 00       		.byte	0
 2132 0fc5 10       		.uleb128 0x10
 2133 0fc6 5E190000 		.4byte	.LASF367
 2134 0fca 03       		.byte	0x3
 2135 0fcb D801     		.2byte	0x1d8
 2136 0fcd 9F0F0000 		.4byte	0xf9f
 2137 0fd1 17       		.uleb128 0x17
 2138 0fd2 01       		.byte	0x1
 2139 0fd3 0A040000 		.4byte	0x40a
 2140 0fd7 03       		.byte	0x3
 2141 0fd8 DC01     		.2byte	0x1dc
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 97


 2142 0fda EB0F0000 		.4byte	0xfeb
 2143 0fde 04       		.uleb128 0x4
 2144 0fdf 001C0000 		.4byte	.LASF368
 2145 0fe3 00       		.byte	0
 2146 0fe4 04       		.uleb128 0x4
 2147 0fe5 6B130000 		.4byte	.LASF369
 2148 0fe9 01       		.byte	0x1
 2149 0fea 00       		.byte	0
 2150 0feb 10       		.uleb128 0x10
 2151 0fec 59000000 		.4byte	.LASF370
 2152 0ff0 03       		.byte	0x3
 2153 0ff1 F201     		.2byte	0x1f2
 2154 0ff3 F70F0000 		.4byte	0xff7
 2155 0ff7 18       		.uleb128 0x18
 2156 0ff8 04       		.byte	0x4
 2157 0ff9 FD0F0000 		.4byte	0xffd
 2158 0ffd 19       		.uleb128 0x19
 2159 0ffe 08100000 		.4byte	0x1008
 2160 1002 1A       		.uleb128 0x1a
 2161 1003 9A040000 		.4byte	0x49a
 2162 1007 00       		.byte	0
 2163 1008 1B       		.uleb128 0x1b
 2164 1009 E9020000 		.4byte	.LASF391
 2165 100d 34       		.byte	0x34
 2166 100e 03       		.byte	0x3
 2167 100f F601     		.2byte	0x1f6
 2168 1011 00110000 		.4byte	0x1100
 2169 1015 09       		.uleb128 0x9
 2170 1016 861C0000 		.4byte	.LASF371
 2171 101a 03       		.byte	0x3
 2172 101b F901     		.2byte	0x1f9
 2173 101d 2F0F0000 		.4byte	0xf2f
 2174 1021 00       		.byte	0
 2175 1022 09       		.uleb128 0x9
 2176 1023 240C0000 		.4byte	.LASF372
 2177 1027 03       		.byte	0x3
 2178 1028 FC01     		.2byte	0x1fc
 2179 102a 610F0000 		.4byte	0xf61
 2180 102e 01       		.byte	0x1
 2181 102f 09       		.uleb128 0x9
 2182 1030 D2130000 		.4byte	.LASF373
 2183 1034 03       		.byte	0x3
 2184 1035 0202     		.2byte	0x202
 2185 1037 930F0000 		.4byte	0xf93
 2186 103b 02       		.byte	0x2
 2187 103c 09       		.uleb128 0x9
 2188 103d 0E0C0000 		.4byte	.LASF374
 2189 1041 03       		.byte	0x3
 2190 1042 0C02     		.2byte	0x20c
 2191 1044 9A040000 		.4byte	0x49a
 2192 1048 04       		.byte	0x4
 2193 1049 09       		.uleb128 0x9
 2194 104a A60A0000 		.4byte	.LASF375
 2195 104e 03       		.byte	0x3
 2196 104f 1202     		.2byte	0x212
 2197 1051 9A040000 		.4byte	0x49a
 2198 1055 08       		.byte	0x8
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 98


 2199 1056 09       		.uleb128 0x9
 2200 1057 071E0000 		.4byte	.LASF376
 2201 105b 03       		.byte	0x3
 2202 105c 1802     		.2byte	0x218
 2203 105e 9A040000 		.4byte	0x49a
 2204 1062 0C       		.byte	0xc
 2205 1063 09       		.uleb128 0x9
 2206 1064 EA000000 		.4byte	.LASF377
 2207 1068 03       		.byte	0x3
 2208 1069 1E02     		.2byte	0x21e
 2209 106b 00110000 		.4byte	0x1100
 2210 106f 10       		.byte	0x10
 2211 1070 09       		.uleb128 0x9
 2212 1071 2B160000 		.4byte	.LASF378
 2213 1075 03       		.byte	0x3
 2214 1076 2402     		.2byte	0x224
 2215 1078 00110000 		.4byte	0x1100
 2216 107c 11       		.byte	0x11
 2217 107d 09       		.uleb128 0x9
 2218 107e B2030000 		.4byte	.LASF379
 2219 1082 03       		.byte	0x3
 2220 1083 2A02     		.2byte	0x22a
 2221 1085 00110000 		.4byte	0x1100
 2222 1089 12       		.byte	0x12
 2223 108a 09       		.uleb128 0x9
 2224 108b 33070000 		.4byte	.LASF380
 2225 108f 03       		.byte	0x3
 2226 1090 3002     		.2byte	0x230
 2227 1092 00110000 		.4byte	0x1100
 2228 1096 13       		.byte	0x13
 2229 1097 09       		.uleb128 0x9
 2230 1098 F7180000 		.4byte	.LASF381
 2231 109c 03       		.byte	0x3
 2232 109d 3702     		.2byte	0x237
 2233 109f 00110000 		.4byte	0x1100
 2234 10a3 14       		.byte	0x14
 2235 10a4 09       		.uleb128 0x9
 2236 10a5 6B040000 		.4byte	.LASF382
 2237 10a9 03       		.byte	0x3
 2238 10aa 3E02     		.2byte	0x23e
 2239 10ac 9A040000 		.4byte	0x49a
 2240 10b0 18       		.byte	0x18
 2241 10b1 09       		.uleb128 0x9
 2242 10b2 AF100000 		.4byte	.LASF383
 2243 10b6 03       		.byte	0x3
 2244 10b7 4602     		.2byte	0x246
 2245 10b9 00110000 		.4byte	0x1100
 2246 10bd 1C       		.byte	0x1c
 2247 10be 09       		.uleb128 0x9
 2248 10bf 86060000 		.4byte	.LASF384
 2249 10c3 03       		.byte	0x3
 2250 10c4 4E02     		.2byte	0x24e
 2251 10c6 9A040000 		.4byte	0x49a
 2252 10ca 20       		.byte	0x20
 2253 10cb 09       		.uleb128 0x9
 2254 10cc 171F0000 		.4byte	.LASF385
 2255 10d0 03       		.byte	0x3
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 99


 2256 10d1 5402     		.2byte	0x254
 2257 10d3 9A040000 		.4byte	0x49a
 2258 10d7 24       		.byte	0x24
 2259 10d8 09       		.uleb128 0x9
 2260 10d9 B7190000 		.4byte	.LASF386
 2261 10dd 03       		.byte	0x3
 2262 10de 5C02     		.2byte	0x25c
 2263 10e0 9A040000 		.4byte	0x49a
 2264 10e4 28       		.byte	0x28
 2265 10e5 09       		.uleb128 0x9
 2266 10e6 EF140000 		.4byte	.LASF387
 2267 10ea 03       		.byte	0x3
 2268 10eb 6202     		.2byte	0x262
 2269 10ed 9A040000 		.4byte	0x49a
 2270 10f1 2C       		.byte	0x2c
 2271 10f2 09       		.uleb128 0x9
 2272 10f3 58170000 		.4byte	.LASF388
 2273 10f7 03       		.byte	0x3
 2274 10f8 6902     		.2byte	0x269
 2275 10fa 9A040000 		.4byte	0x49a
 2276 10fe 30       		.byte	0x30
 2277 10ff 00       		.byte	0
 2278 1100 05       		.uleb128 0x5
 2279 1101 01       		.byte	0x1
 2280 1102 02       		.byte	0x2
 2281 1103 B20A0000 		.4byte	.LASF389
 2282 1107 10       		.uleb128 0x10
 2283 1108 891B0000 		.4byte	.LASF390
 2284 110c 03       		.byte	0x3
 2285 110d 6B02     		.2byte	0x26b
 2286 110f 08100000 		.4byte	0x1008
 2287 1113 1B       		.uleb128 0x1b
 2288 1114 FD170000 		.4byte	.LASF392
 2289 1118 24       		.byte	0x24
 2290 1119 03       		.byte	0x3
 2291 111a 7402     		.2byte	0x274
 2292 111c 96110000 		.4byte	0x1196
 2293 1120 09       		.uleb128 0x9
 2294 1121 B40E0000 		.4byte	.LASF393
 2295 1125 03       		.byte	0x3
 2296 1126 7702     		.2byte	0x277
 2297 1128 78050000 		.4byte	0x578
 2298 112c 00       		.byte	0
 2299 112d 09       		.uleb128 0x9
 2300 112e E6090000 		.4byte	.LASF394
 2301 1132 03       		.byte	0x3
 2302 1133 7902     		.2byte	0x279
 2303 1135 130F0000 		.4byte	0xf13
 2304 1139 04       		.byte	0x4
 2305 113a 09       		.uleb128 0x9
 2306 113b 7B1F0000 		.4byte	.LASF395
 2307 113f 03       		.byte	0x3
 2308 1140 7A02     		.2byte	0x27a
 2309 1142 9A040000 		.4byte	0x49a
 2310 1146 08       		.byte	0x8
 2311 1147 09       		.uleb128 0x9
 2312 1148 4B0E0000 		.4byte	.LASF396
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 100


 2313 114c 03       		.byte	0x3
 2314 114d 7B02     		.2byte	0x27b
 2315 114f 78050000 		.4byte	0x578
 2316 1153 0C       		.byte	0xc
 2317 1154 09       		.uleb128 0x9
 2318 1155 E8120000 		.4byte	.LASF397
 2319 1159 03       		.byte	0x3
 2320 115a 7D02     		.2byte	0x27d
 2321 115c 130F0000 		.4byte	0xf13
 2322 1160 10       		.byte	0x10
 2323 1161 09       		.uleb128 0x9
 2324 1162 C10A0000 		.4byte	.LASF398
 2325 1166 03       		.byte	0x3
 2326 1167 7E02     		.2byte	0x27e
 2327 1169 9A040000 		.4byte	0x49a
 2328 116d 14       		.byte	0x14
 2329 116e 09       		.uleb128 0x9
 2330 116f 97020000 		.4byte	.LASF399
 2331 1173 03       		.byte	0x3
 2332 1174 7F02     		.2byte	0x27f
 2333 1176 78050000 		.4byte	0x578
 2334 117a 18       		.byte	0x18
 2335 117b 09       		.uleb128 0x9
 2336 117c DE0E0000 		.4byte	.LASF400
 2337 1180 03       		.byte	0x3
 2338 1181 8502     		.2byte	0x285
 2339 1183 EB0F0000 		.4byte	0xfeb
 2340 1187 1C       		.byte	0x1c
 2341 1188 09       		.uleb128 0x9
 2342 1189 951D0000 		.4byte	.LASF401
 2343 118d 03       		.byte	0x3
 2344 118e 8802     		.2byte	0x288
 2345 1190 9A040000 		.4byte	0x49a
 2346 1194 20       		.byte	0x20
 2347 1195 00       		.byte	0
 2348 1196 10       		.uleb128 0x10
 2349 1197 0C110000 		.4byte	.LASF402
 2350 119b 03       		.byte	0x3
 2351 119c 8B02     		.2byte	0x28b
 2352 119e 13110000 		.4byte	0x1113
 2353 11a2 1C       		.uleb128 0x1c
 2354 11a3 08       		.byte	0x8
 2355 11a4 0C       		.byte	0xc
 2356 11a5 2D01     		.2byte	0x12d
 2357 11a7 C6110000 		.4byte	0x11c6
 2358 11ab 09       		.uleb128 0x9
 2359 11ac D60E0000 		.4byte	.LASF403
 2360 11b0 0C       		.byte	0xc
 2361 11b1 2E01     		.2byte	0x12e
 2362 11b3 ED030000 		.4byte	0x3ed
 2363 11b7 00       		.byte	0
 2364 11b8 09       		.uleb128 0x9
 2365 11b9 4E180000 		.4byte	.LASF404
 2366 11bd 0C       		.byte	0xc
 2367 11be 3201     		.2byte	0x132
 2368 11c0 9A040000 		.4byte	0x49a
 2369 11c4 04       		.byte	0x4
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 101


 2370 11c5 00       		.byte	0
 2371 11c6 10       		.uleb128 0x10
 2372 11c7 30000000 		.4byte	.LASF405
 2373 11cb 0C       		.byte	0xc
 2374 11cc 3301     		.2byte	0x133
 2375 11ce A2110000 		.4byte	0x11a2
 2376 11d2 1D       		.uleb128 0x1d
 2377 11d3 4D150000 		.4byte	.LASF408
 2378 11d7 03       		.byte	0x3
 2379 11d8 FB03     		.2byte	0x3fb
 2380 11da 03       		.byte	0x3
 2381 11db F8110000 		.4byte	0x11f8
 2382 11df 1E       		.uleb128 0x1e
 2383 11e0 AD000000 		.4byte	.LASF406
 2384 11e4 03       		.byte	0x3
 2385 11e5 FB03     		.2byte	0x3fb
 2386 11e7 F8110000 		.4byte	0x11f8
 2387 11eb 1E       		.uleb128 0x1e
 2388 11ec 1D100000 		.4byte	.LASF407
 2389 11f0 03       		.byte	0x3
 2390 11f1 FB03     		.2byte	0x3fb
 2391 11f3 C50F0000 		.4byte	0xfc5
 2392 11f7 00       		.byte	0
 2393 11f8 18       		.uleb128 0x18
 2394 11f9 04       		.byte	0x4
 2395 11fa C30A0000 		.4byte	0xac3
 2396 11fe 1D       		.uleb128 0x1d
 2397 11ff 3D160000 		.4byte	.LASF409
 2398 1203 03       		.byte	0x3
 2399 1204 C003     		.2byte	0x3c0
 2400 1206 03       		.byte	0x3
 2401 1207 18120000 		.4byte	0x1218
 2402 120b 1E       		.uleb128 0x1e
 2403 120c AD000000 		.4byte	.LASF406
 2404 1210 03       		.byte	0x3
 2405 1211 C003     		.2byte	0x3c0
 2406 1213 F8110000 		.4byte	0x11f8
 2407 1217 00       		.byte	0
 2408 1218 1D       		.uleb128 0x1d
 2409 1219 55020000 		.4byte	.LASF410
 2410 121d 04       		.byte	0x4
 2411 121e 9506     		.2byte	0x695
 2412 1220 03       		.byte	0x3
 2413 1221 32120000 		.4byte	0x1232
 2414 1225 1E       		.uleb128 0x1e
 2415 1226 54130000 		.4byte	.LASF411
 2416 122a 04       		.byte	0x4
 2417 122b 9506     		.2byte	0x695
 2418 122d ED030000 		.4byte	0x3ed
 2419 1231 00       		.byte	0
 2420 1232 1F       		.uleb128 0x1f
 2421 1233 3E100000 		.4byte	.LASF424
 2422 1237 01       		.byte	0x1
 2423 1238 F101     		.2byte	0x1f1
 2424 123a 00000000 		.4byte	.LFB268
 2425 123e 14000000 		.4byte	.LFE268-.LFB268
 2426 1242 01       		.uleb128 0x1
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 102


 2427 1243 9C       		.byte	0x9c
 2428 1244 65120000 		.4byte	0x1265
 2429 1248 20       		.uleb128 0x20
 2430 1249 0A000000 		.4byte	.LVL0
 2431 124d 83130000 		.4byte	0x1383
 2432 1251 21       		.uleb128 0x21
 2433 1252 01       		.uleb128 0x1
 2434 1253 50       		.byte	0x50
 2435 1254 05       		.uleb128 0x5
 2436 1255 0C       		.byte	0xc
 2437 1256 00006740 		.4byte	0x40670000
 2438 125a 21       		.uleb128 0x21
 2439 125b 01       		.uleb128 0x1
 2440 125c 51       		.byte	0x51
 2441 125d 05       		.uleb128 0x5
 2442 125e 03       		.byte	0x3
 2443 125f 00000000 		.4byte	CY_EINK_SPIM_context
 2444 1263 00       		.byte	0
 2445 1264 00       		.byte	0
 2446 1265 22       		.uleb128 0x22
 2447 1266 CA080000 		.4byte	.LASF425
 2448 126a 02       		.byte	0x2
 2449 126b 62       		.byte	0x62
 2450 126c 00000000 		.4byte	.LFB272
 2451 1270 70000000 		.4byte	.LFE272-.LFB272
 2452 1274 01       		.uleb128 0x1
 2453 1275 9C       		.byte	0x9c
 2454 1276 14130000 		.4byte	0x1314
 2455 127a 23       		.uleb128 0x23
 2456 127b D2110000 		.4byte	0x11d2
 2457 127f 14000000 		.4byte	.LBB8
 2458 1283 08000000 		.4byte	.LBE8-.LBB8
 2459 1287 02       		.byte	0x2
 2460 1288 6A       		.byte	0x6a
 2461 1289 A0120000 		.4byte	0x12a0
 2462 128d 24       		.uleb128 0x24
 2463 128e EB110000 		.4byte	0x11eb
 2464 1292 00000000 		.4byte	.LLST0
 2465 1296 24       		.uleb128 0x24
 2466 1297 DF110000 		.4byte	0x11df
 2467 129b 14000000 		.4byte	.LLST1
 2468 129f 00       		.byte	0
 2469 12a0 23       		.uleb128 0x23
 2470 12a1 18120000 		.4byte	0x1218
 2471 12a5 30000000 		.4byte	.LBB10
 2472 12a9 16000000 		.4byte	.LBE10-.LBB10
 2473 12ad 02       		.byte	0x2
 2474 12ae 77       		.byte	0x77
 2475 12af BD120000 		.4byte	0x12bd
 2476 12b3 24       		.uleb128 0x24
 2477 12b4 25120000 		.4byte	0x1225
 2478 12b8 2C000000 		.4byte	.LLST2
 2479 12bc 00       		.byte	0
 2480 12bd 23       		.uleb128 0x23
 2481 12be FE110000 		.4byte	0x11fe
 2482 12c2 46000000 		.4byte	.LBB12
 2483 12c6 2A000000 		.4byte	.LBE12-.LBB12
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 103


 2484 12ca 02       		.byte	0x2
 2485 12cb 7A       		.byte	0x7a
 2486 12cc DA120000 		.4byte	0x12da
 2487 12d0 24       		.uleb128 0x24
 2488 12d1 0B120000 		.4byte	0x120b
 2489 12d5 3F000000 		.4byte	.LLST3
 2490 12d9 00       		.byte	0
 2491 12da 25       		.uleb128 0x25
 2492 12db 14000000 		.4byte	.LVL1
 2493 12df 8F130000 		.4byte	0x138f
 2494 12e3 00130000 		.4byte	0x1300
 2495 12e7 21       		.uleb128 0x21
 2496 12e8 01       		.uleb128 0x1
 2497 12e9 50       		.byte	0x50
 2498 12ea 02       		.uleb128 0x2
 2499 12eb 74       		.byte	0x74
 2500 12ec 00       		.sleb128 0
 2501 12ed 21       		.uleb128 0x21
 2502 12ee 01       		.uleb128 0x1
 2503 12ef 51       		.byte	0x51
 2504 12f0 05       		.uleb128 0x5
 2505 12f1 03       		.byte	0x3
 2506 12f2 00000000 		.4byte	.LANCHOR1
 2507 12f6 21       		.uleb128 0x21
 2508 12f7 01       		.uleb128 0x1
 2509 12f8 52       		.byte	0x52
 2510 12f9 05       		.uleb128 0x5
 2511 12fa 03       		.byte	0x3
 2512 12fb 00000000 		.4byte	CY_EINK_SPIM_context
 2513 12ff 00       		.byte	0
 2514 1300 20       		.uleb128 0x20
 2515 1301 24000000 		.4byte	.LVL3
 2516 1305 9B130000 		.4byte	0x139b
 2517 1309 21       		.uleb128 0x21
 2518 130a 01       		.uleb128 0x1
 2519 130b 51       		.byte	0x51
 2520 130c 05       		.uleb128 0x5
 2521 130d 03       		.byte	0x3
 2522 130e 00000000 		.4byte	CY_EINK_SPIM_Interrupt
 2523 1312 00       		.byte	0
 2524 1313 00       		.byte	0
 2525 1314 26       		.uleb128 0x26
 2526 1315 0F0B0000 		.4byte	.LASF412
 2527 1319 04       		.byte	0x4
 2528 131a 0108     		.2byte	0x801
 2529 131c 20130000 		.4byte	0x1320
 2530 1320 0E       		.uleb128 0xe
 2531 1321 8F040000 		.4byte	0x48f
 2532 1325 27       		.uleb128 0x27
 2533 1326 92000000 		.4byte	.LASF413
 2534 132a 0A       		.byte	0xa
 2535 132b A7       		.byte	0xa7
 2536 132c 30130000 		.4byte	0x1330
 2537 1330 18       		.uleb128 0x18
 2538 1331 04       		.byte	0x4
 2539 1332 36130000 		.4byte	0x1336
 2540 1336 11       		.uleb128 0x11
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 104


 2541 1337 E70E0000 		.4byte	0xee7
 2542 133b 28       		.uleb128 0x28
 2543 133c CA050000 		.4byte	.LASF414
 2544 1340 02       		.byte	0x2
 2545 1341 26       		.byte	0x26
 2546 1342 6E040000 		.4byte	0x46e
 2547 1346 05       		.uleb128 0x5
 2548 1347 03       		.byte	0x3
 2549 1348 00000000 		.4byte	CY_EINK_SPIM_initVar
 2550 134c 28       		.uleb128 0x28
 2551 134d 710C0000 		.4byte	.LASF415
 2552 1351 02       		.byte	0x2
 2553 1352 2C       		.byte	0x2c
 2554 1353 5D130000 		.4byte	0x135d
 2555 1357 05       		.uleb128 0x5
 2556 1358 03       		.byte	0x3
 2557 1359 00000000 		.4byte	CY_EINK_SPIM_config
 2558 135d 11       		.uleb128 0x11
 2559 135e 07110000 		.4byte	0x1107
 2560 1362 28       		.uleb128 0x28
 2561 1363 3C1D0000 		.4byte	.LASF416
 2562 1367 02       		.byte	0x2
 2563 1368 51       		.byte	0x51
 2564 1369 96110000 		.4byte	0x1196
 2565 136d 05       		.uleb128 0x5
 2566 136e 03       		.byte	0x3
 2567 136f 00000000 		.4byte	CY_EINK_SPIM_context
 2568 1373 27       		.uleb128 0x27
 2569 1374 7D0A0000 		.4byte	.LASF417
 2570 1378 0D       		.byte	0xd
 2571 1379 1F       		.byte	0x1f
 2572 137a 7E130000 		.4byte	0x137e
 2573 137e 11       		.uleb128 0x11
 2574 137f C6110000 		.4byte	0x11c6
 2575 1383 29       		.uleb128 0x29
 2576 1384 CB0A0000 		.4byte	.LASF418
 2577 1388 CB0A0000 		.4byte	.LASF418
 2578 138c 03       		.byte	0x3
 2579 138d D302     		.2byte	0x2d3
 2580 138f 29       		.uleb128 0x29
 2581 1390 B11B0000 		.4byte	.LASF419
 2582 1394 B11B0000 		.4byte	.LASF419
 2583 1398 03       		.byte	0x3
 2584 1399 9802     		.2byte	0x298
 2585 139b 29       		.uleb128 0x29
 2586 139c 6C010000 		.4byte	.LASF420
 2587 13a0 6C010000 		.4byte	.LASF420
 2588 13a4 0C       		.byte	0xc
 2589 13a5 6601     		.2byte	0x166
 2590 13a7 00       		.byte	0
 2591              		.section	.debug_abbrev,"",%progbits
 2592              	.Ldebug_abbrev0:
 2593 0000 01       		.uleb128 0x1
 2594 0001 11       		.uleb128 0x11
 2595 0002 01       		.byte	0x1
 2596 0003 25       		.uleb128 0x25
 2597 0004 0E       		.uleb128 0xe
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 105


 2598 0005 13       		.uleb128 0x13
 2599 0006 0B       		.uleb128 0xb
 2600 0007 03       		.uleb128 0x3
 2601 0008 0E       		.uleb128 0xe
 2602 0009 1B       		.uleb128 0x1b
 2603 000a 0E       		.uleb128 0xe
 2604 000b 55       		.uleb128 0x55
 2605 000c 17       		.uleb128 0x17
 2606 000d 11       		.uleb128 0x11
 2607 000e 01       		.uleb128 0x1
 2608 000f 10       		.uleb128 0x10
 2609 0010 17       		.uleb128 0x17
 2610 0011 00       		.byte	0
 2611 0012 00       		.byte	0
 2612 0013 02       		.uleb128 0x2
 2613 0014 04       		.uleb128 0x4
 2614 0015 01       		.byte	0x1
 2615 0016 0B       		.uleb128 0xb
 2616 0017 0B       		.uleb128 0xb
 2617 0018 49       		.uleb128 0x49
 2618 0019 13       		.uleb128 0x13
 2619 001a 3A       		.uleb128 0x3a
 2620 001b 0B       		.uleb128 0xb
 2621 001c 3B       		.uleb128 0x3b
 2622 001d 0B       		.uleb128 0xb
 2623 001e 01       		.uleb128 0x1
 2624 001f 13       		.uleb128 0x13
 2625 0020 00       		.byte	0
 2626 0021 00       		.byte	0
 2627 0022 03       		.uleb128 0x3
 2628 0023 28       		.uleb128 0x28
 2629 0024 00       		.byte	0
 2630 0025 03       		.uleb128 0x3
 2631 0026 0E       		.uleb128 0xe
 2632 0027 1C       		.uleb128 0x1c
 2633 0028 0D       		.uleb128 0xd
 2634 0029 00       		.byte	0
 2635 002a 00       		.byte	0
 2636 002b 04       		.uleb128 0x4
 2637 002c 28       		.uleb128 0x28
 2638 002d 00       		.byte	0
 2639 002e 03       		.uleb128 0x3
 2640 002f 0E       		.uleb128 0xe
 2641 0030 1C       		.uleb128 0x1c
 2642 0031 0B       		.uleb128 0xb
 2643 0032 00       		.byte	0
 2644 0033 00       		.byte	0
 2645 0034 05       		.uleb128 0x5
 2646 0035 24       		.uleb128 0x24
 2647 0036 00       		.byte	0
 2648 0037 0B       		.uleb128 0xb
 2649 0038 0B       		.uleb128 0xb
 2650 0039 3E       		.uleb128 0x3e
 2651 003a 0B       		.uleb128 0xb
 2652 003b 03       		.uleb128 0x3
 2653 003c 0E       		.uleb128 0xe
 2654 003d 00       		.byte	0
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 106


 2655 003e 00       		.byte	0
 2656 003f 06       		.uleb128 0x6
 2657 0040 16       		.uleb128 0x16
 2658 0041 00       		.byte	0
 2659 0042 03       		.uleb128 0x3
 2660 0043 0E       		.uleb128 0xe
 2661 0044 3A       		.uleb128 0x3a
 2662 0045 0B       		.uleb128 0xb
 2663 0046 3B       		.uleb128 0x3b
 2664 0047 0B       		.uleb128 0xb
 2665 0048 49       		.uleb128 0x49
 2666 0049 13       		.uleb128 0x13
 2667 004a 00       		.byte	0
 2668 004b 00       		.byte	0
 2669 004c 07       		.uleb128 0x7
 2670 004d 24       		.uleb128 0x24
 2671 004e 00       		.byte	0
 2672 004f 0B       		.uleb128 0xb
 2673 0050 0B       		.uleb128 0xb
 2674 0051 3E       		.uleb128 0x3e
 2675 0052 0B       		.uleb128 0xb
 2676 0053 03       		.uleb128 0x3
 2677 0054 08       		.uleb128 0x8
 2678 0055 00       		.byte	0
 2679 0056 00       		.byte	0
 2680 0057 08       		.uleb128 0x8
 2681 0058 13       		.uleb128 0x13
 2682 0059 01       		.byte	0x1
 2683 005a 0B       		.uleb128 0xb
 2684 005b 05       		.uleb128 0x5
 2685 005c 3A       		.uleb128 0x3a
 2686 005d 0B       		.uleb128 0xb
 2687 005e 3B       		.uleb128 0x3b
 2688 005f 05       		.uleb128 0x5
 2689 0060 01       		.uleb128 0x1
 2690 0061 13       		.uleb128 0x13
 2691 0062 00       		.byte	0
 2692 0063 00       		.byte	0
 2693 0064 09       		.uleb128 0x9
 2694 0065 0D       		.uleb128 0xd
 2695 0066 00       		.byte	0
 2696 0067 03       		.uleb128 0x3
 2697 0068 0E       		.uleb128 0xe
 2698 0069 3A       		.uleb128 0x3a
 2699 006a 0B       		.uleb128 0xb
 2700 006b 3B       		.uleb128 0x3b
 2701 006c 05       		.uleb128 0x5
 2702 006d 49       		.uleb128 0x49
 2703 006e 13       		.uleb128 0x13
 2704 006f 38       		.uleb128 0x38
 2705 0070 0B       		.uleb128 0xb
 2706 0071 00       		.byte	0
 2707 0072 00       		.byte	0
 2708 0073 0A       		.uleb128 0xa
 2709 0074 0D       		.uleb128 0xd
 2710 0075 00       		.byte	0
 2711 0076 03       		.uleb128 0x3
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 107


 2712 0077 0E       		.uleb128 0xe
 2713 0078 3A       		.uleb128 0x3a
 2714 0079 0B       		.uleb128 0xb
 2715 007a 3B       		.uleb128 0x3b
 2716 007b 05       		.uleb128 0x5
 2717 007c 49       		.uleb128 0x49
 2718 007d 13       		.uleb128 0x13
 2719 007e 38       		.uleb128 0x38
 2720 007f 05       		.uleb128 0x5
 2721 0080 00       		.byte	0
 2722 0081 00       		.byte	0
 2723 0082 0B       		.uleb128 0xb
 2724 0083 0D       		.uleb128 0xd
 2725 0084 00       		.byte	0
 2726 0085 03       		.uleb128 0x3
 2727 0086 08       		.uleb128 0x8
 2728 0087 3A       		.uleb128 0x3a
 2729 0088 0B       		.uleb128 0xb
 2730 0089 3B       		.uleb128 0x3b
 2731 008a 05       		.uleb128 0x5
 2732 008b 49       		.uleb128 0x49
 2733 008c 13       		.uleb128 0x13
 2734 008d 38       		.uleb128 0x38
 2735 008e 05       		.uleb128 0x5
 2736 008f 00       		.byte	0
 2737 0090 00       		.byte	0
 2738 0091 0C       		.uleb128 0xc
 2739 0092 01       		.uleb128 0x1
 2740 0093 01       		.byte	0x1
 2741 0094 49       		.uleb128 0x49
 2742 0095 13       		.uleb128 0x13
 2743 0096 01       		.uleb128 0x1
 2744 0097 13       		.uleb128 0x13
 2745 0098 00       		.byte	0
 2746 0099 00       		.byte	0
 2747 009a 0D       		.uleb128 0xd
 2748 009b 21       		.uleb128 0x21
 2749 009c 00       		.byte	0
 2750 009d 49       		.uleb128 0x49
 2751 009e 13       		.uleb128 0x13
 2752 009f 2F       		.uleb128 0x2f
 2753 00a0 0B       		.uleb128 0xb
 2754 00a1 00       		.byte	0
 2755 00a2 00       		.byte	0
 2756 00a3 0E       		.uleb128 0xe
 2757 00a4 35       		.uleb128 0x35
 2758 00a5 00       		.byte	0
 2759 00a6 49       		.uleb128 0x49
 2760 00a7 13       		.uleb128 0x13
 2761 00a8 00       		.byte	0
 2762 00a9 00       		.byte	0
 2763 00aa 0F       		.uleb128 0xf
 2764 00ab 21       		.uleb128 0x21
 2765 00ac 00       		.byte	0
 2766 00ad 49       		.uleb128 0x49
 2767 00ae 13       		.uleb128 0x13
 2768 00af 2F       		.uleb128 0x2f
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 108


 2769 00b0 05       		.uleb128 0x5
 2770 00b1 00       		.byte	0
 2771 00b2 00       		.byte	0
 2772 00b3 10       		.uleb128 0x10
 2773 00b4 16       		.uleb128 0x16
 2774 00b5 00       		.byte	0
 2775 00b6 03       		.uleb128 0x3
 2776 00b7 0E       		.uleb128 0xe
 2777 00b8 3A       		.uleb128 0x3a
 2778 00b9 0B       		.uleb128 0xb
 2779 00ba 3B       		.uleb128 0x3b
 2780 00bb 05       		.uleb128 0x5
 2781 00bc 49       		.uleb128 0x49
 2782 00bd 13       		.uleb128 0x13
 2783 00be 00       		.byte	0
 2784 00bf 00       		.byte	0
 2785 00c0 11       		.uleb128 0x11
 2786 00c1 26       		.uleb128 0x26
 2787 00c2 00       		.byte	0
 2788 00c3 49       		.uleb128 0x49
 2789 00c4 13       		.uleb128 0x13
 2790 00c5 00       		.byte	0
 2791 00c6 00       		.byte	0
 2792 00c7 12       		.uleb128 0x12
 2793 00c8 13       		.uleb128 0x13
 2794 00c9 01       		.byte	0x1
 2795 00ca 0B       		.uleb128 0xb
 2796 00cb 05       		.uleb128 0x5
 2797 00cc 3A       		.uleb128 0x3a
 2798 00cd 0B       		.uleb128 0xb
 2799 00ce 3B       		.uleb128 0x3b
 2800 00cf 0B       		.uleb128 0xb
 2801 00d0 01       		.uleb128 0x1
 2802 00d1 13       		.uleb128 0x13
 2803 00d2 00       		.byte	0
 2804 00d3 00       		.byte	0
 2805 00d4 13       		.uleb128 0x13
 2806 00d5 0D       		.uleb128 0xd
 2807 00d6 00       		.byte	0
 2808 00d7 03       		.uleb128 0x3
 2809 00d8 0E       		.uleb128 0xe
 2810 00d9 3A       		.uleb128 0x3a
 2811 00da 0B       		.uleb128 0xb
 2812 00db 3B       		.uleb128 0x3b
 2813 00dc 0B       		.uleb128 0xb
 2814 00dd 49       		.uleb128 0x49
 2815 00de 13       		.uleb128 0x13
 2816 00df 38       		.uleb128 0x38
 2817 00e0 0B       		.uleb128 0xb
 2818 00e1 00       		.byte	0
 2819 00e2 00       		.byte	0
 2820 00e3 14       		.uleb128 0x14
 2821 00e4 0D       		.uleb128 0xd
 2822 00e5 00       		.byte	0
 2823 00e6 03       		.uleb128 0x3
 2824 00e7 0E       		.uleb128 0xe
 2825 00e8 3A       		.uleb128 0x3a
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 109


 2826 00e9 0B       		.uleb128 0xb
 2827 00ea 3B       		.uleb128 0x3b
 2828 00eb 0B       		.uleb128 0xb
 2829 00ec 49       		.uleb128 0x49
 2830 00ed 13       		.uleb128 0x13
 2831 00ee 38       		.uleb128 0x38
 2832 00ef 05       		.uleb128 0x5
 2833 00f0 00       		.byte	0
 2834 00f1 00       		.byte	0
 2835 00f2 15       		.uleb128 0x15
 2836 00f3 13       		.uleb128 0x13
 2837 00f4 01       		.byte	0x1
 2838 00f5 0B       		.uleb128 0xb
 2839 00f6 0B       		.uleb128 0xb
 2840 00f7 3A       		.uleb128 0x3a
 2841 00f8 0B       		.uleb128 0xb
 2842 00f9 3B       		.uleb128 0x3b
 2843 00fa 0B       		.uleb128 0xb
 2844 00fb 01       		.uleb128 0x1
 2845 00fc 13       		.uleb128 0x13
 2846 00fd 00       		.byte	0
 2847 00fe 00       		.byte	0
 2848 00ff 16       		.uleb128 0x16
 2849 0100 0F       		.uleb128 0xf
 2850 0101 00       		.byte	0
 2851 0102 0B       		.uleb128 0xb
 2852 0103 0B       		.uleb128 0xb
 2853 0104 00       		.byte	0
 2854 0105 00       		.byte	0
 2855 0106 17       		.uleb128 0x17
 2856 0107 04       		.uleb128 0x4
 2857 0108 01       		.byte	0x1
 2858 0109 0B       		.uleb128 0xb
 2859 010a 0B       		.uleb128 0xb
 2860 010b 49       		.uleb128 0x49
 2861 010c 13       		.uleb128 0x13
 2862 010d 3A       		.uleb128 0x3a
 2863 010e 0B       		.uleb128 0xb
 2864 010f 3B       		.uleb128 0x3b
 2865 0110 05       		.uleb128 0x5
 2866 0111 01       		.uleb128 0x1
 2867 0112 13       		.uleb128 0x13
 2868 0113 00       		.byte	0
 2869 0114 00       		.byte	0
 2870 0115 18       		.uleb128 0x18
 2871 0116 0F       		.uleb128 0xf
 2872 0117 00       		.byte	0
 2873 0118 0B       		.uleb128 0xb
 2874 0119 0B       		.uleb128 0xb
 2875 011a 49       		.uleb128 0x49
 2876 011b 13       		.uleb128 0x13
 2877 011c 00       		.byte	0
 2878 011d 00       		.byte	0
 2879 011e 19       		.uleb128 0x19
 2880 011f 15       		.uleb128 0x15
 2881 0120 01       		.byte	0x1
 2882 0121 27       		.uleb128 0x27
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 110


 2883 0122 19       		.uleb128 0x19
 2884 0123 01       		.uleb128 0x1
 2885 0124 13       		.uleb128 0x13
 2886 0125 00       		.byte	0
 2887 0126 00       		.byte	0
 2888 0127 1A       		.uleb128 0x1a
 2889 0128 05       		.uleb128 0x5
 2890 0129 00       		.byte	0
 2891 012a 49       		.uleb128 0x49
 2892 012b 13       		.uleb128 0x13
 2893 012c 00       		.byte	0
 2894 012d 00       		.byte	0
 2895 012e 1B       		.uleb128 0x1b
 2896 012f 13       		.uleb128 0x13
 2897 0130 01       		.byte	0x1
 2898 0131 03       		.uleb128 0x3
 2899 0132 0E       		.uleb128 0xe
 2900 0133 0B       		.uleb128 0xb
 2901 0134 0B       		.uleb128 0xb
 2902 0135 3A       		.uleb128 0x3a
 2903 0136 0B       		.uleb128 0xb
 2904 0137 3B       		.uleb128 0x3b
 2905 0138 05       		.uleb128 0x5
 2906 0139 01       		.uleb128 0x1
 2907 013a 13       		.uleb128 0x13
 2908 013b 00       		.byte	0
 2909 013c 00       		.byte	0
 2910 013d 1C       		.uleb128 0x1c
 2911 013e 13       		.uleb128 0x13
 2912 013f 01       		.byte	0x1
 2913 0140 0B       		.uleb128 0xb
 2914 0141 0B       		.uleb128 0xb
 2915 0142 3A       		.uleb128 0x3a
 2916 0143 0B       		.uleb128 0xb
 2917 0144 3B       		.uleb128 0x3b
 2918 0145 05       		.uleb128 0x5
 2919 0146 01       		.uleb128 0x1
 2920 0147 13       		.uleb128 0x13
 2921 0148 00       		.byte	0
 2922 0149 00       		.byte	0
 2923 014a 1D       		.uleb128 0x1d
 2924 014b 2E       		.uleb128 0x2e
 2925 014c 01       		.byte	0x1
 2926 014d 03       		.uleb128 0x3
 2927 014e 0E       		.uleb128 0xe
 2928 014f 3A       		.uleb128 0x3a
 2929 0150 0B       		.uleb128 0xb
 2930 0151 3B       		.uleb128 0x3b
 2931 0152 05       		.uleb128 0x5
 2932 0153 27       		.uleb128 0x27
 2933 0154 19       		.uleb128 0x19
 2934 0155 20       		.uleb128 0x20
 2935 0156 0B       		.uleb128 0xb
 2936 0157 01       		.uleb128 0x1
 2937 0158 13       		.uleb128 0x13
 2938 0159 00       		.byte	0
 2939 015a 00       		.byte	0
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 111


 2940 015b 1E       		.uleb128 0x1e
 2941 015c 05       		.uleb128 0x5
 2942 015d 00       		.byte	0
 2943 015e 03       		.uleb128 0x3
 2944 015f 0E       		.uleb128 0xe
 2945 0160 3A       		.uleb128 0x3a
 2946 0161 0B       		.uleb128 0xb
 2947 0162 3B       		.uleb128 0x3b
 2948 0163 05       		.uleb128 0x5
 2949 0164 49       		.uleb128 0x49
 2950 0165 13       		.uleb128 0x13
 2951 0166 00       		.byte	0
 2952 0167 00       		.byte	0
 2953 0168 1F       		.uleb128 0x1f
 2954 0169 2E       		.uleb128 0x2e
 2955 016a 01       		.byte	0x1
 2956 016b 03       		.uleb128 0x3
 2957 016c 0E       		.uleb128 0xe
 2958 016d 3A       		.uleb128 0x3a
 2959 016e 0B       		.uleb128 0xb
 2960 016f 3B       		.uleb128 0x3b
 2961 0170 05       		.uleb128 0x5
 2962 0171 27       		.uleb128 0x27
 2963 0172 19       		.uleb128 0x19
 2964 0173 11       		.uleb128 0x11
 2965 0174 01       		.uleb128 0x1
 2966 0175 12       		.uleb128 0x12
 2967 0176 06       		.uleb128 0x6
 2968 0177 40       		.uleb128 0x40
 2969 0178 18       		.uleb128 0x18
 2970 0179 9742     		.uleb128 0x2117
 2971 017b 19       		.uleb128 0x19
 2972 017c 01       		.uleb128 0x1
 2973 017d 13       		.uleb128 0x13
 2974 017e 00       		.byte	0
 2975 017f 00       		.byte	0
 2976 0180 20       		.uleb128 0x20
 2977 0181 898201   		.uleb128 0x4109
 2978 0184 01       		.byte	0x1
 2979 0185 11       		.uleb128 0x11
 2980 0186 01       		.uleb128 0x1
 2981 0187 31       		.uleb128 0x31
 2982 0188 13       		.uleb128 0x13
 2983 0189 00       		.byte	0
 2984 018a 00       		.byte	0
 2985 018b 21       		.uleb128 0x21
 2986 018c 8A8201   		.uleb128 0x410a
 2987 018f 00       		.byte	0
 2988 0190 02       		.uleb128 0x2
 2989 0191 18       		.uleb128 0x18
 2990 0192 9142     		.uleb128 0x2111
 2991 0194 18       		.uleb128 0x18
 2992 0195 00       		.byte	0
 2993 0196 00       		.byte	0
 2994 0197 22       		.uleb128 0x22
 2995 0198 2E       		.uleb128 0x2e
 2996 0199 01       		.byte	0x1
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 112


 2997 019a 3F       		.uleb128 0x3f
 2998 019b 19       		.uleb128 0x19
 2999 019c 03       		.uleb128 0x3
 3000 019d 0E       		.uleb128 0xe
 3001 019e 3A       		.uleb128 0x3a
 3002 019f 0B       		.uleb128 0xb
 3003 01a0 3B       		.uleb128 0x3b
 3004 01a1 0B       		.uleb128 0xb
 3005 01a2 27       		.uleb128 0x27
 3006 01a3 19       		.uleb128 0x19
 3007 01a4 11       		.uleb128 0x11
 3008 01a5 01       		.uleb128 0x1
 3009 01a6 12       		.uleb128 0x12
 3010 01a7 06       		.uleb128 0x6
 3011 01a8 40       		.uleb128 0x40
 3012 01a9 18       		.uleb128 0x18
 3013 01aa 9742     		.uleb128 0x2117
 3014 01ac 19       		.uleb128 0x19
 3015 01ad 01       		.uleb128 0x1
 3016 01ae 13       		.uleb128 0x13
 3017 01af 00       		.byte	0
 3018 01b0 00       		.byte	0
 3019 01b1 23       		.uleb128 0x23
 3020 01b2 1D       		.uleb128 0x1d
 3021 01b3 01       		.byte	0x1
 3022 01b4 31       		.uleb128 0x31
 3023 01b5 13       		.uleb128 0x13
 3024 01b6 11       		.uleb128 0x11
 3025 01b7 01       		.uleb128 0x1
 3026 01b8 12       		.uleb128 0x12
 3027 01b9 06       		.uleb128 0x6
 3028 01ba 58       		.uleb128 0x58
 3029 01bb 0B       		.uleb128 0xb
 3030 01bc 59       		.uleb128 0x59
 3031 01bd 0B       		.uleb128 0xb
 3032 01be 01       		.uleb128 0x1
 3033 01bf 13       		.uleb128 0x13
 3034 01c0 00       		.byte	0
 3035 01c1 00       		.byte	0
 3036 01c2 24       		.uleb128 0x24
 3037 01c3 05       		.uleb128 0x5
 3038 01c4 00       		.byte	0
 3039 01c5 31       		.uleb128 0x31
 3040 01c6 13       		.uleb128 0x13
 3041 01c7 02       		.uleb128 0x2
 3042 01c8 17       		.uleb128 0x17
 3043 01c9 00       		.byte	0
 3044 01ca 00       		.byte	0
 3045 01cb 25       		.uleb128 0x25
 3046 01cc 898201   		.uleb128 0x4109
 3047 01cf 01       		.byte	0x1
 3048 01d0 11       		.uleb128 0x11
 3049 01d1 01       		.uleb128 0x1
 3050 01d2 31       		.uleb128 0x31
 3051 01d3 13       		.uleb128 0x13
 3052 01d4 01       		.uleb128 0x1
 3053 01d5 13       		.uleb128 0x13
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 113


 3054 01d6 00       		.byte	0
 3055 01d7 00       		.byte	0
 3056 01d8 26       		.uleb128 0x26
 3057 01d9 34       		.uleb128 0x34
 3058 01da 00       		.byte	0
 3059 01db 03       		.uleb128 0x3
 3060 01dc 0E       		.uleb128 0xe
 3061 01dd 3A       		.uleb128 0x3a
 3062 01de 0B       		.uleb128 0xb
 3063 01df 3B       		.uleb128 0x3b
 3064 01e0 05       		.uleb128 0x5
 3065 01e1 49       		.uleb128 0x49
 3066 01e2 13       		.uleb128 0x13
 3067 01e3 3F       		.uleb128 0x3f
 3068 01e4 19       		.uleb128 0x19
 3069 01e5 3C       		.uleb128 0x3c
 3070 01e6 19       		.uleb128 0x19
 3071 01e7 00       		.byte	0
 3072 01e8 00       		.byte	0
 3073 01e9 27       		.uleb128 0x27
 3074 01ea 34       		.uleb128 0x34
 3075 01eb 00       		.byte	0
 3076 01ec 03       		.uleb128 0x3
 3077 01ed 0E       		.uleb128 0xe
 3078 01ee 3A       		.uleb128 0x3a
 3079 01ef 0B       		.uleb128 0xb
 3080 01f0 3B       		.uleb128 0x3b
 3081 01f1 0B       		.uleb128 0xb
 3082 01f2 49       		.uleb128 0x49
 3083 01f3 13       		.uleb128 0x13
 3084 01f4 3F       		.uleb128 0x3f
 3085 01f5 19       		.uleb128 0x19
 3086 01f6 3C       		.uleb128 0x3c
 3087 01f7 19       		.uleb128 0x19
 3088 01f8 00       		.byte	0
 3089 01f9 00       		.byte	0
 3090 01fa 28       		.uleb128 0x28
 3091 01fb 34       		.uleb128 0x34
 3092 01fc 00       		.byte	0
 3093 01fd 03       		.uleb128 0x3
 3094 01fe 0E       		.uleb128 0xe
 3095 01ff 3A       		.uleb128 0x3a
 3096 0200 0B       		.uleb128 0xb
 3097 0201 3B       		.uleb128 0x3b
 3098 0202 0B       		.uleb128 0xb
 3099 0203 49       		.uleb128 0x49
 3100 0204 13       		.uleb128 0x13
 3101 0205 3F       		.uleb128 0x3f
 3102 0206 19       		.uleb128 0x19
 3103 0207 02       		.uleb128 0x2
 3104 0208 18       		.uleb128 0x18
 3105 0209 00       		.byte	0
 3106 020a 00       		.byte	0
 3107 020b 29       		.uleb128 0x29
 3108 020c 2E       		.uleb128 0x2e
 3109 020d 00       		.byte	0
 3110 020e 3F       		.uleb128 0x3f
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 114


 3111 020f 19       		.uleb128 0x19
 3112 0210 3C       		.uleb128 0x3c
 3113 0211 19       		.uleb128 0x19
 3114 0212 6E       		.uleb128 0x6e
 3115 0213 0E       		.uleb128 0xe
 3116 0214 03       		.uleb128 0x3
 3117 0215 0E       		.uleb128 0xe
 3118 0216 3A       		.uleb128 0x3a
 3119 0217 0B       		.uleb128 0xb
 3120 0218 3B       		.uleb128 0x3b
 3121 0219 05       		.uleb128 0x5
 3122 021a 00       		.byte	0
 3123 021b 00       		.byte	0
 3124 021c 00       		.byte	0
 3125              		.section	.debug_loc,"",%progbits
 3126              	.Ldebug_loc0:
 3127              	.LLST0:
 3128 0000 14000000 		.4byte	.LVL1
 3129 0004 1C000000 		.4byte	.LVL2
 3130 0008 0200     		.2byte	0x2
 3131 000a 30       		.byte	0x30
 3132 000b 9F       		.byte	0x9f
 3133 000c 00000000 		.4byte	0
 3134 0010 00000000 		.4byte	0
 3135              	.LLST1:
 3136 0014 14000000 		.4byte	.LVL1
 3137 0018 1C000000 		.4byte	.LVL2
 3138 001c 0600     		.2byte	0x6
 3139 001e 0C       		.byte	0xc
 3140 001f 00006740 		.4byte	0x40670000
 3141 0023 9F       		.byte	0x9f
 3142 0024 00000000 		.4byte	0
 3143 0028 00000000 		.4byte	0
 3144              	.LLST2:
 3145 002c 30000000 		.4byte	.LVL4
 3146 0030 3A000000 		.4byte	.LVL5
 3147 0034 0100     		.2byte	0x1
 3148 0036 53       		.byte	0x53
 3149 0037 00000000 		.4byte	0
 3150 003b 00000000 		.4byte	0
 3151              	.LLST3:
 3152 003f 46000000 		.4byte	.LVL6
 3153 0043 50000000 		.4byte	.LVL7
 3154 0047 0600     		.2byte	0x6
 3155 0049 0C       		.byte	0xc
 3156 004a 00006740 		.4byte	0x40670000
 3157 004e 9F       		.byte	0x9f
 3158 004f 00000000 		.4byte	0
 3159 0053 00000000 		.4byte	0
 3160              		.section	.debug_aranges,"",%progbits
 3161 0000 24000000 		.4byte	0x24
 3162 0004 0200     		.2byte	0x2
 3163 0006 00000000 		.4byte	.Ldebug_info0
 3164 000a 04       		.byte	0x4
 3165 000b 00       		.byte	0
 3166 000c 0000     		.2byte	0
 3167 000e 0000     		.2byte	0
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 115


 3168 0010 00000000 		.4byte	.LFB268
 3169 0014 14000000 		.4byte	.LFE268-.LFB268
 3170 0018 00000000 		.4byte	.LFB272
 3171 001c 70000000 		.4byte	.LFE272-.LFB272
 3172 0020 00000000 		.4byte	0
 3173 0024 00000000 		.4byte	0
 3174              		.section	.debug_ranges,"",%progbits
 3175              	.Ldebug_ranges0:
 3176 0000 00000000 		.4byte	.LFB268
 3177 0004 14000000 		.4byte	.LFE268
 3178 0008 00000000 		.4byte	.LFB272
 3179 000c 70000000 		.4byte	.LFE272
 3180 0010 00000000 		.4byte	0
 3181 0014 00000000 		.4byte	0
 3182              		.section	.debug_line,"",%progbits
 3183              	.Ldebug_line0:
 3184 0000 7A030000 		.section	.debug_str,"MS",%progbits,1
 3184      02003403 
 3184      00000201 
 3184      FB0E0D00 
 3184      01010101 
 3185              	.LASF302:
 3186 0000 666C6173 		.ascii	"flashCtlMainWs1Freq\000"
 3186      6843746C 
 3186      4D61696E 
 3186      57733146 
 3186      72657100 
 3187              	.LASF62:
 3188 0014 63707573 		.ascii	"cpuss_interrupts_dw0_2_IRQn\000"
 3188      735F696E 
 3188      74657272 
 3188      75707473 
 3188      5F647730 
 3189              	.LASF405:
 3190 0030 63795F73 		.ascii	"cy_stc_sysint_t\000"
 3190      74635F73 
 3190      7973696E 
 3190      745F7400 
 3191              	.LASF25:
 3192 0040 696F7373 		.ascii	"ioss_interrupt_gpio_IRQn\000"
 3192      5F696E74 
 3192      65727275 
 3192      70745F67 
 3192      70696F5F 
 3193              	.LASF370:
 3194 0059 63795F63 		.ascii	"cy_cb_scb_spi_handle_events_t\000"
 3194      625F7363 
 3194      625F7370 
 3194      695F6861 
 3194      6E646C65 
 3195              	.LASF123:
 3196 0077 74637077 		.ascii	"tcpwm_1_interrupts_15_IRQn\000"
 3196      6D5F315F 
 3196      696E7465 
 3196      72727570 
 3196      74735F31 
 3197              	.LASF413:
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 116


 3198 0092 63795F64 		.ascii	"cy_device\000"
 3198      65766963 
 3198      6500
 3199              	.LASF350:
 3200 009c 43595F53 		.ascii	"CY_SCB_SPI_SLAVE\000"
 3200      43425F53 
 3200      50495F53 
 3200      4C415645 
 3200      00
 3201              	.LASF406:
 3202 00ad 62617365 		.ascii	"base\000"
 3202      00
 3203              	.LASF329:
 3204 00b2 63707573 		.ascii	"cpussCm0ClockCtlOffset\000"
 3204      73436D30 
 3204      436C6F63 
 3204      6B43746C 
 3204      4F666673 
 3205              	.LASF67:
 3206 00c9 63707573 		.ascii	"cpuss_interrupts_dw0_7_IRQn\000"
 3206      735F696E 
 3206      74657272 
 3206      75707473 
 3206      5F647730 
 3207              	.LASF347:
 3208 00e5 63686172 		.ascii	"char\000"
 3208      00
 3209              	.LASF377:
 3210 00ea 656E6162 		.ascii	"enableMsbFirst\000"
 3210      6C654D73 
 3210      62466972 
 3210      737400
 3211              	.LASF36:
 3212 00f9 63707573 		.ascii	"cpuss_interrupts_ipc_1_IRQn\000"
 3212      735F696E 
 3212      74657272 
 3212      75707473 
 3212      5F697063 
 3213              	.LASF54:
 3214 0115 7363625F 		.ascii	"scb_3_interrupt_IRQn\000"
 3214      335F696E 
 3214      74657272 
 3214      7570745F 
 3214      4952516E 
 3215              	.LASF195:
 3216 012a 434D445F 		.ascii	"CMD_RESP_STATUS\000"
 3216      52455350 
 3216      5F535441 
 3216      54555300 
 3217              	.LASF84:
 3218 013a 63707573 		.ascii	"cpuss_interrupts_dw1_8_IRQn\000"
 3218      735F696E 
 3218      74657272 
 3218      75707473 
 3218      5F647731 
 3219              	.LASF249:
 3220 0156 494E5452 		.ascii	"INTR_TX_MASK\000"
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 117


 3220      5F54585F 
 3220      4D41534B 
 3220      00
 3221              	.LASF261:
 3222 0163 70657269 		.ascii	"periBase\000"
 3222      42617365 
 3222      00
 3223              	.LASF420:
 3224 016c 43795F53 		.ascii	"Cy_SysInt_Init\000"
 3224      7973496E 
 3224      745F496E 
 3224      697400
 3225              	.LASF362:
 3226 017b 63795F65 		.ascii	"cy_en_scb_spi_sclk_mode_t\000"
 3226      6E5F7363 
 3226      625F7370 
 3226      695F7363 
 3226      6C6B5F6D 
 3227              	.LASF337:
 3228 0195 63707573 		.ascii	"cpussCm0NmiCtlOffset\000"
 3228      73436D30 
 3228      4E6D6943 
 3228      746C4F66 
 3228      66736574 
 3229              	.LASF307:
 3230 01aa 64774368 		.ascii	"dwChSize\000"
 3230      53697A65 
 3230      00
 3231              	.LASF212:
 3232 01b3 54585F46 		.ascii	"TX_FIFO_STATUS\000"
 3232      49464F5F 
 3232      53544154 
 3232      555300
 3233              	.LASF90:
 3234 01c2 63707573 		.ascii	"cpuss_interrupts_dw1_14_IRQn\000"
 3234      735F696E 
 3234      74657272 
 3234      75707473 
 3234      5F647731 
 3235              	.LASF172:
 3236 01df 756E7369 		.ascii	"unsigned int\000"
 3236      676E6564 
 3236      20696E74 
 3236      00
 3237              	.LASF336:
 3238 01ec 63707573 		.ascii	"cpussSysTickCtlOffset\000"
 3238      73537973 
 3238      5469636B 
 3238      43746C4F 
 3238      66667365 
 3239              	.LASF92:
 3240 0202 63707573 		.ascii	"cpuss_interrupts_fault_0_IRQn\000"
 3240      735F696E 
 3240      74657272 
 3240      75707473 
 3240      5F666175 
 3241              	.LASF46:
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 118


 3242 0220 63707573 		.ascii	"cpuss_interrupts_ipc_11_IRQn\000"
 3242      735F696E 
 3242      74657272 
 3242      75707473 
 3242      5F697063 
 3243              	.LASF225:
 3244 023d 494E5452 		.ascii	"INTR_CAUSE\000"
 3244      5F434155 
 3244      534500
 3245              	.LASF289:
 3246 0248 736D6966 		.ascii	"smifDeviceNr\000"
 3246      44657669 
 3246      63654E72 
 3246      00
 3247              	.LASF410:
 3248 0255 5F5F4E56 		.ascii	"__NVIC_EnableIRQ\000"
 3248      49435F45 
 3248      6E61626C 
 3248      65495251 
 3248      00
 3249              	.LASF319:
 3250 0266 70657269 		.ascii	"periDivCmdPaTypeSelPos\000"
 3250      44697643 
 3250      6D645061 
 3250      54797065 
 3250      53656C50 
 3251              	.LASF115:
 3252 027d 74637077 		.ascii	"tcpwm_1_interrupts_7_IRQn\000"
 3252      6D5F315F 
 3252      696E7465 
 3252      72727570 
 3252      74735F37 
 3253              	.LASF399:
 3254 0297 74784275 		.ascii	"txBufIdx\000"
 3254      66496478 
 3254      00
 3255              	.LASF215:
 3256 02a0 52585F46 		.ascii	"RX_FIFO_CTRL\000"
 3256      49464F5F 
 3256      4354524C 
 3256      00
 3257              	.LASF166:
 3258 02ad 5F5F696E 		.ascii	"__int32_t\000"
 3258      7433325F 
 3258      7400
 3259              	.LASF33:
 3260 02b7 70617373 		.ascii	"pass_interrupt_ctbs_IRQn\000"
 3260      5F696E74 
 3260      65727275 
 3260      70745F63 
 3260      7462735F 
 3261              	.LASF285:
 3262 02d0 73727373 		.ascii	"srssNumClkpath\000"
 3262      4E756D43 
 3262      6C6B7061 
 3262      746800
 3263              	.LASF259:
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 119


 3264 02df 63707573 		.ascii	"cpussBase\000"
 3264      73426173 
 3264      6500
 3265              	.LASF391:
 3266 02e9 63795F73 		.ascii	"cy_stc_scb_spi_config\000"
 3266      74635F73 
 3266      63625F73 
 3266      70695F63 
 3266      6F6E6669 
 3267              	.LASF283:
 3268 02ff 63707573 		.ascii	"cpussFmIrq\000"
 3268      73466D49 
 3268      727100
 3269              	.LASF30:
 3270 030a 73727373 		.ascii	"srss_interrupt_mcwdt_1_IRQn\000"
 3270      5F696E74 
 3270      65727275 
 3270      70745F6D 
 3270      63776474 
 3271              	.LASF12:
 3272 0326 696F7373 		.ascii	"ioss_interrupts_gpio_2_IRQn\000"
 3272      5F696E74 
 3272      65727275 
 3272      7074735F 
 3272      6770696F 
 3273              	.LASF248:
 3274 0342 494E5452 		.ascii	"INTR_TX_SET\000"
 3274      5F54585F 
 3274      53455400 
 3275              	.LASF73:
 3276 034e 63707573 		.ascii	"cpuss_interrupts_dw0_13_IRQn\000"
 3276      735F696E 
 3276      74657272 
 3276      75707473 
 3276      5F647730 
 3277              	.LASF80:
 3278 036b 63707573 		.ascii	"cpuss_interrupts_dw1_4_IRQn\000"
 3278      735F696E 
 3278      74657272 
 3278      75707473 
 3278      5F647731 
 3279              	.LASF290:
 3280 0387 70617373 		.ascii	"passSarChannels\000"
 3280      53617243 
 3280      68616E6E 
 3280      656C7300 
 3281              	.LASF131:
 3282 0397 74637077 		.ascii	"tcpwm_1_interrupts_23_IRQn\000"
 3282      6D5F315F 
 3282      696E7465 
 3282      72727570 
 3282      74735F32 
 3283              	.LASF379:
 3284 03b2 656E6162 		.ascii	"enableInputFilter\000"
 3284      6C65496E 
 3284      70757446 
 3284      696C7465 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 120


 3284      7200
 3285              	.LASF129:
 3286 03c4 74637077 		.ascii	"tcpwm_1_interrupts_21_IRQn\000"
 3286      6D5F315F 
 3286      696E7465 
 3286      72727570 
 3286      74735F32 
 3287              	.LASF146:
 3288 03df 7564625F 		.ascii	"udb_interrupts_14_IRQn\000"
 3288      696E7465 
 3288      72727570 
 3288      74735F31 
 3288      345F4952 
 3289              	.LASF315:
 3290 03f6 70657269 		.ascii	"periTrGrSize\000"
 3290      54724772 
 3290      53697A65 
 3290      00
 3291              	.LASF107:
 3292 0403 74637077 		.ascii	"tcpwm_0_interrupts_7_IRQn\000"
 3292      6D5F305F 
 3292      696E7465 
 3292      72727570 
 3292      74735F37 
 3293              	.LASF318:
 3294 041d 70657269 		.ascii	"periDivCmdPaDivSelPos\000"
 3294      44697643 
 3294      6D645061 
 3294      44697653 
 3294      656C506F 
 3295              	.LASF295:
 3296 0433 63727970 		.ascii	"cryptoMemSize\000"
 3296      746F4D65 
 3296      6D53697A 
 3296      6500
 3297              	.LASF341:
 3298 0441 63707573 		.ascii	"cpussRam1Ctl0\000"
 3298      7352616D 
 3298      3143746C 
 3298      3000
 3299              	.LASF76:
 3300 044f 63707573 		.ascii	"cpuss_interrupts_dw1_0_IRQn\000"
 3300      735F696E 
 3300      74657272 
 3300      75707473 
 3300      5F647731 
 3301              	.LASF382:
 3302 046b 7373506F 		.ascii	"ssPolarity\000"
 3302      6C617269 
 3302      747900
 3303              	.LASF102:
 3304 0476 74637077 		.ascii	"tcpwm_0_interrupts_2_IRQn\000"
 3304      6D5F305F 
 3304      696E7465 
 3304      72727570 
 3304      74735F32 
 3305              	.LASF8:
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 121


 3306 0490 50656E64 		.ascii	"PendSV_IRQn\000"
 3306      53565F49 
 3306      52516E00 
 3307              	.LASF423:
 3308 049c 433A5C55 		.ascii	"C:\\Users\\nicpa\\OneDrive\\Documents\\GBM2100\\Lab"
 3308      73657273 
 3308      5C6E6963 
 3308      70615C4F 
 3308      6E654472 
 3309 04c9 6F726174 		.ascii	"oratoire3.cydsn\000"
 3309      6F697265 
 3309      332E6379 
 3309      64736E00 
 3310              	.LASF421:
 3311 04d9 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 3311      43313120 
 3311      352E342E 
 3311      31203230 
 3311      31363036 
 3312 050c 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m4 -mfloat-abi=s"
 3312      20726576 
 3312      6973696F 
 3312      6E203233 
 3312      37373135 
 3313 053f 6F667466 		.ascii	"oftfp -mfpu=fpv4-sp-d16 -mthumb -g -Og -ffunction-s"
 3313      70202D6D 
 3313      6670753D 
 3313      66707634 
 3313      2D73702D 
 3314 0572 65637469 		.ascii	"ections -ffat-lto-objects\000"
 3314      6F6E7320 
 3314      2D666661 
 3314      742D6C74 
 3314      6F2D6F62 
 3315              	.LASF277:
 3316 058c 70726F74 		.ascii	"protVersion\000"
 3316      56657273 
 3316      696F6E00 
 3317              	.LASF202:
 3318 0598 55415254 		.ascii	"UART_RX_CTRL\000"
 3318      5F52585F 
 3318      4354524C 
 3318      00
 3319              	.LASF196:
 3320 05a5 52455345 		.ascii	"RESERVED\000"
 3320      52564544 
 3320      00
 3321              	.LASF174:
 3322 05ae 696E7431 		.ascii	"int16_t\000"
 3322      365F7400 
 3323              	.LASF353:
 3324 05b6 43595F53 		.ascii	"CY_SCB_SPI_MOTOROLA\000"
 3324      43425F53 
 3324      50495F4D 
 3324      4F544F52 
 3324      4F4C4100 
 3325              	.LASF414:
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 122


 3326 05ca 43595F45 		.ascii	"CY_EINK_SPIM_initVar\000"
 3326      494E4B5F 
 3326      5350494D 
 3326      5F696E69 
 3326      74566172 
 3327              	.LASF317:
 3328 05df 70657269 		.ascii	"periDivCmdTypeSelPos\000"
 3328      44697643 
 3328      6D645479 
 3328      70655365 
 3328      6C506F73 
 3329              	.LASF334:
 3330 05f4 63707573 		.ascii	"cpussTrimRamCtlOffset\000"
 3330      73547269 
 3330      6D52616D 
 3330      43746C4F 
 3330      66667365 
 3331              	.LASF257:
 3332 060a 43795343 		.ascii	"CySCB_Type\000"
 3332      425F5479 
 3332      706500
 3333              	.LASF139:
 3334 0615 7564625F 		.ascii	"udb_interrupts_7_IRQn\000"
 3334      696E7465 
 3334      72727570 
 3334      74735F37 
 3334      5F495251 
 3335              	.LASF28:
 3336 062b 7363625F 		.ascii	"scb_8_interrupt_IRQn\000"
 3336      385F696E 
 3336      74657272 
 3336      7570745F 
 3336      4952516E 
 3337              	.LASF209:
 3338 0640 4932435F 		.ascii	"I2C_CFG\000"
 3338      43464700 
 3339              	.LASF125:
 3340 0648 74637077 		.ascii	"tcpwm_1_interrupts_17_IRQn\000"
 3340      6D5F315F 
 3340      696E7465 
 3340      72727570 
 3340      74735F31 
 3341              	.LASF221:
 3342 0663 52585F46 		.ascii	"RX_FIFO_RD_SILENT\000"
 3342      49464F5F 
 3342      52445F53 
 3342      494C454E 
 3342      5400
 3343              	.LASF177:
 3344 0675 75696E74 		.ascii	"uint32_t\000"
 3344      33325F74 
 3344      00
 3345              	.LASF223:
 3346 067e 455A5F44 		.ascii	"EZ_DATA\000"
 3346      41544100 
 3347              	.LASF384:
 3348 0686 72784669 		.ascii	"rxFifoTriggerLevel\000"
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 123


 3348      666F5472 
 3348      69676765 
 3348      724C6576 
 3348      656C00
 3349              	.LASF238:
 3350 0699 494E5452 		.ascii	"INTR_M_SET\000"
 3350      5F4D5F53 
 3350      455400
 3351              	.LASF17:
 3352 06a4 696F7373 		.ascii	"ioss_interrupts_gpio_7_IRQn\000"
 3352      5F696E74 
 3352      65727275 
 3352      7074735F 
 3352      6770696F 
 3353              	.LASF23:
 3354 06c0 696F7373 		.ascii	"ioss_interrupts_gpio_13_IRQn\000"
 3354      5F696E74 
 3354      65727275 
 3354      7074735F 
 3354      6770696F 
 3355              	.LASF147:
 3356 06dd 7564625F 		.ascii	"udb_interrupts_15_IRQn\000"
 3356      696E7465 
 3356      72727570 
 3356      74735F31 
 3356      355F4952 
 3357              	.LASF327:
 3358 06f4 6770696F 		.ascii	"gpioPrtCfgOutOffset\000"
 3358      50727443 
 3358      66674F75 
 3358      744F6666 
 3358      73657400 
 3359              	.LASF178:
 3360 0708 49534552 		.ascii	"ISER\000"
 3360      00
 3361              	.LASF97:
 3362 070d 63707573 		.ascii	"cpuss_interrupts_cm0_cti_1_IRQn\000"
 3362      735F696E 
 3362      74657272 
 3362      75707473 
 3362      5F636D30 
 3363              	.LASF348:
 3364 072d 666C6F61 		.ascii	"float\000"
 3364      7400
 3365              	.LASF380:
 3366 0733 656E6162 		.ascii	"enableMisoLateSample\000"
 3366      6C654D69 
 3366      736F4C61 
 3366      74655361 
 3366      6D706C65 
 3367              	.LASF270:
 3368 0748 63727970 		.ascii	"cryptoVersion\000"
 3368      746F5665 
 3368      7273696F 
 3368      6E00
 3369              	.LASF240:
 3370 0756 494E5452 		.ascii	"INTR_M_MASKED\000"
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 124


 3370      5F4D5F4D 
 3370      41534B45 
 3370      4400
 3371              	.LASF299:
 3372 0764 666C6173 		.ascii	"flashProgramDelay\000"
 3372      6850726F 
 3372      6772616D 
 3372      44656C61 
 3372      7900
 3373              	.LASF55:
 3374 0776 7363625F 		.ascii	"scb_4_interrupt_IRQn\000"
 3374      345F696E 
 3374      74657272 
 3374      7570745F 
 3374      4952516E 
 3375              	.LASF134:
 3376 078b 7564625F 		.ascii	"udb_interrupts_2_IRQn\000"
 3376      696E7465 
 3376      72727570 
 3376      74735F32 
 3376      5F495251 
 3377              	.LASF181:
 3378 07a1 52534552 		.ascii	"RSERVED1\000"
 3378      56454431 
 3378      00
 3379              	.LASF199:
 3380 07aa 52455345 		.ascii	"RESERVED1\000"
 3380      52564544 
 3380      3100
 3381              	.LASF207:
 3382 07b4 4932435F 		.ascii	"I2C_M_CMD\000"
 3382      4D5F434D 
 3382      4400
 3383              	.LASF81:
 3384 07be 63707573 		.ascii	"cpuss_interrupts_dw1_5_IRQn\000"
 3384      735F696E 
 3384      74657272 
 3384      75707473 
 3384      5F647731 
 3385              	.LASF326:
 3386 07da 6770696F 		.ascii	"gpioPrtCfgInOffset\000"
 3386      50727443 
 3386      6667496E 
 3386      4F666673 
 3386      657400
 3387              	.LASF87:
 3388 07ed 63707573 		.ascii	"cpuss_interrupts_dw1_11_IRQn\000"
 3388      735F696E 
 3388      74657272 
 3388      75707473 
 3388      5F647731 
 3389              	.LASF154:
 3390 080a 7573625F 		.ascii	"usb_interrupt_med_IRQn\000"
 3390      696E7465 
 3390      72727570 
 3390      745F6D65 
 3390      645F4952 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 125


 3391              	.LASF298:
 3392 0821 666C6173 		.ascii	"flashWriteDelay\000"
 3392      68577269 
 3392      74654465 
 3392      6C617900 
 3393              	.LASF171:
 3394 0831 6C6F6E67 		.ascii	"long long unsigned int\000"
 3394      206C6F6E 
 3394      6720756E 
 3394      7369676E 
 3394      65642069 
 3395              	.LASF323:
 3396 0848 70657269 		.ascii	"periDiv24_5CtlOffset\000"
 3396      44697632 
 3396      345F3543 
 3396      746C4F66 
 3396      66736574 
 3397              	.LASF328:
 3398 085d 6770696F 		.ascii	"gpioPrtCfgSioOffset\000"
 3398      50727443 
 3398      66675369 
 3398      6F4F6666 
 3398      73657400 
 3399              	.LASF48:
 3400 0871 63707573 		.ascii	"cpuss_interrupts_ipc_13_IRQn\000"
 3400      735F696E 
 3400      74657272 
 3400      75707473 
 3400      5F697063 
 3401              	.LASF282:
 3402 088e 63707573 		.ascii	"cpussIpc0Irq\000"
 3402      73497063 
 3402      30497271 
 3402      00
 3403              	.LASF34:
 3404 089b 626C6573 		.ascii	"bless_interrupt_IRQn\000"
 3404      735F696E 
 3404      74657272 
 3404      7570745F 
 3404      4952516E 
 3405              	.LASF117:
 3406 08b0 74637077 		.ascii	"tcpwm_1_interrupts_9_IRQn\000"
 3406      6D5F315F 
 3406      696E7465 
 3406      72727570 
 3406      74735F39 
 3407              	.LASF425:
 3408 08ca 43595F45 		.ascii	"CY_EINK_SPIM_Start\000"
 3408      494E4B5F 
 3408      5350494D 
 3408      5F537461 
 3408      727400
 3409              	.LASF3:
 3410 08dd 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 3410      72794D61 
 3410      6E616765 
 3410      6D656E74 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 126


 3410      5F495251 
 3411              	.LASF164:
 3412 08f3 5F5F7569 		.ascii	"__uint16_t\000"
 3412      6E743136 
 3412      5F7400
 3413              	.LASF6:
 3414 08fe 53564361 		.ascii	"SVCall_IRQn\000"
 3414      6C6C5F49 
 3414      52516E00 
 3415              	.LASF51:
 3416 090a 7363625F 		.ascii	"scb_0_interrupt_IRQn\000"
 3416      305F696E 
 3416      74657272 
 3416      7570745F 
 3416      4952516E 
 3417              	.LASF351:
 3418 091f 43595F53 		.ascii	"CY_SCB_SPI_MASTER\000"
 3418      43425F53 
 3418      50495F4D 
 3418      41535445 
 3418      5200
 3419              	.LASF112:
 3420 0931 74637077 		.ascii	"tcpwm_1_interrupts_4_IRQn\000"
 3420      6D5F315F 
 3420      696E7465 
 3420      72727570 
 3420      74735F34 
 3421              	.LASF59:
 3422 094b 6373645F 		.ascii	"csd_interrupt_IRQn\000"
 3422      696E7465 
 3422      72727570 
 3422      745F4952 
 3422      516E00
 3423              	.LASF151:
 3424 095e 70726F66 		.ascii	"profile_interrupt_IRQn\000"
 3424      696C655F 
 3424      696E7465 
 3424      72727570 
 3424      745F4952 
 3425              	.LASF201:
 3426 0975 55415254 		.ascii	"UART_TX_CTRL\000"
 3426      5F54585F 
 3426      4354524C 
 3426      00
 3427              	.LASF21:
 3428 0982 696F7373 		.ascii	"ioss_interrupts_gpio_11_IRQn\000"
 3428      5F696E74 
 3428      65727275 
 3428      7074735F 
 3428      6770696F 
 3429              	.LASF120:
 3430 099f 74637077 		.ascii	"tcpwm_1_interrupts_12_IRQn\000"
 3430      6D5F315F 
 3430      696E7465 
 3430      72727570 
 3430      74735F31 
 3431              	.LASF43:
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 127


 3432 09ba 63707573 		.ascii	"cpuss_interrupts_ipc_8_IRQn\000"
 3432      735F696E 
 3432      74657272 
 3432      75707473 
 3432      5F697063 
 3433              	.LASF300:
 3434 09d6 666C6173 		.ascii	"flashEraseDelay\000"
 3434      68457261 
 3434      73654465 
 3434      6C617900 
 3435              	.LASF394:
 3436 09e6 72784275 		.ascii	"rxBuf\000"
 3436      6600
 3437              	.LASF361:
 3438 09ec 43595F53 		.ascii	"CY_SCB_SPI_CPHA1_CPOL1\000"
 3438      43425F53 
 3438      50495F43 
 3438      50484131 
 3438      5F43504F 
 3439              	.LASF304:
 3440 0a03 666C6173 		.ascii	"flashCtlMainWs3Freq\000"
 3440      6843746C 
 3440      4D61696E 
 3440      57733346 
 3440      72657100 
 3441              	.LASF160:
 3442 0a17 4952516E 		.ascii	"IRQn_Type\000"
 3442      5F547970 
 3442      6500
 3443              	.LASF286:
 3444 0a21 73727373 		.ascii	"srssNumPll\000"
 3444      4E756D50 
 3444      6C6C00
 3445              	.LASF143:
 3446 0a2c 7564625F 		.ascii	"udb_interrupts_11_IRQn\000"
 3446      696E7465 
 3446      72727570 
 3446      74735F31 
 3446      315F4952 
 3447              	.LASF37:
 3448 0a43 63707573 		.ascii	"cpuss_interrupts_ipc_2_IRQn\000"
 3448      735F696E 
 3448      74657272 
 3448      75707473 
 3448      5F697063 
 3449              	.LASF232:
 3450 0a5f 494E5452 		.ascii	"INTR_SPI_EC\000"
 3450      5F535049 
 3450      5F454300 
 3451              	.LASF297:
 3452 0a6b 666C6173 		.ascii	"flashPipeRequired\000"
 3452      68506970 
 3452      65526571 
 3452      75697265 
 3452      6400
 3453              	.LASF417:
 3454 0a7d 43595F45 		.ascii	"CY_EINK_SPIM_SCB_IRQ_cfg\000"
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 128


 3454      494E4B5F 
 3454      5350494D 
 3454      5F534342 
 3454      5F495251 
 3455              	.LASF312:
 3456 0a96 70657269 		.ascii	"periTrCmdOffset\000"
 3456      5472436D 
 3456      644F6666 
 3456      73657400 
 3457              	.LASF375:
 3458 0aa6 72784461 		.ascii	"rxDataWidth\000"
 3458      74615769 
 3458      64746800 
 3459              	.LASF389:
 3460 0ab2 5F426F6F 		.ascii	"_Bool\000"
 3460      6C00
 3461              	.LASF218:
 3462 0ab8 52585F4D 		.ascii	"RX_MATCH\000"
 3462      41544348 
 3462      00
 3463              	.LASF398:
 3464 0ac1 74784275 		.ascii	"txBufSize\000"
 3464      6653697A 
 3464      6500
 3465              	.LASF418:
 3466 0acb 43795F53 		.ascii	"Cy_SCB_SPI_Interrupt\000"
 3466      43425F53 
 3466      50495F49 
 3466      6E746572 
 3466      72757074 
 3467              	.LASF301:
 3468 0ae0 666C6173 		.ascii	"flashCtlMainWs0Freq\000"
 3468      6843746C 
 3468      4D61696E 
 3468      57733046 
 3468      72657100 
 3469              	.LASF149:
 3470 0af4 61756469 		.ascii	"audioss_interrupt_i2s_IRQn\000"
 3470      6F73735F 
 3470      696E7465 
 3470      72727570 
 3470      745F6932 
 3471              	.LASF412:
 3472 0b0f 49544D5F 		.ascii	"ITM_RxBuffer\000"
 3472      52784275 
 3472      66666572 
 3472      00
 3473              	.LASF265:
 3474 0b1c 6770696F 		.ascii	"gpioBase\000"
 3474      42617365 
 3474      00
 3475              	.LASF227:
 3476 0b25 494E5452 		.ascii	"INTR_I2C_EC\000"
 3476      5F493243 
 3476      5F454300 
 3477              	.LASF156:
 3478 0b31 70617373 		.ascii	"pass_interrupt_dacs_IRQn\000"
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 129


 3478      5F696E74 
 3478      65727275 
 3478      70745F64 
 3478      6163735F 
 3479              	.LASF109:
 3480 0b4a 74637077 		.ascii	"tcpwm_1_interrupts_1_IRQn\000"
 3480      6D5F315F 
 3480      696E7465 
 3480      72727570 
 3480      74735F31 
 3481              	.LASF136:
 3482 0b64 7564625F 		.ascii	"udb_interrupts_4_IRQn\000"
 3482      696E7465 
 3482      72727570 
 3482      74735F34 
 3482      5F495251 
 3483              	.LASF245:
 3484 0b7a 494E5452 		.ascii	"INTR_S_MASKED\000"
 3484      5F535F4D 
 3484      41534B45 
 3484      4400
 3485              	.LASF150:
 3486 0b88 61756469 		.ascii	"audioss_interrupt_pdm_IRQn\000"
 3486      6F73735F 
 3486      696E7465 
 3486      72727570 
 3486      745F7064 
 3487              	.LASF142:
 3488 0ba3 7564625F 		.ascii	"udb_interrupts_10_IRQn\000"
 3488      696E7465 
 3488      72727570 
 3488      74735F31 
 3488      305F4952 
 3489              	.LASF70:
 3490 0bba 63707573 		.ascii	"cpuss_interrupts_dw0_10_IRQn\000"
 3490      735F696E 
 3490      74657272 
 3490      75707473 
 3490      5F647730 
 3491              	.LASF122:
 3492 0bd7 74637077 		.ascii	"tcpwm_1_interrupts_14_IRQn\000"
 3492      6D5F315F 
 3492      696E7465 
 3492      72727570 
 3492      74735F31 
 3493              	.LASF19:
 3494 0bf2 696F7373 		.ascii	"ioss_interrupts_gpio_9_IRQn\000"
 3494      5F696E74 
 3494      65727275 
 3494      7074735F 
 3494      6770696F 
 3495              	.LASF374:
 3496 0c0e 6F766572 		.ascii	"oversample\000"
 3496      73616D70 
 3496      6C6500
 3497              	.LASF292:
 3498 0c19 75646250 		.ascii	"udbPresent\000"
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 130


 3498      72657365 
 3498      6E7400
 3499              	.LASF372:
 3500 0c24 7375624D 		.ascii	"subMode\000"
 3500      6F646500 
 3501              	.LASF89:
 3502 0c2c 63707573 		.ascii	"cpuss_interrupts_dw1_13_IRQn\000"
 3502      735F696E 
 3502      74657272 
 3502      75707473 
 3502      5F647731 
 3503              	.LASF310:
 3504 0c49 64775374 		.ascii	"dwStatusChIdxPos\000"
 3504      61747573 
 3504      43684964 
 3504      78506F73 
 3504      00
 3505              	.LASF360:
 3506 0c5a 43595F53 		.ascii	"CY_SCB_SPI_CPHA1_CPOL0\000"
 3506      43425F53 
 3506      50495F43 
 3506      50484131 
 3506      5F43504F 
 3507              	.LASF415:
 3508 0c71 43595F45 		.ascii	"CY_EINK_SPIM_config\000"
 3508      494E4B5F 
 3508      5350494D 
 3508      5F636F6E 
 3508      66696700 
 3509              	.LASF66:
 3510 0c85 63707573 		.ascii	"cpuss_interrupts_dw0_6_IRQn\000"
 3510      735F696E 
 3510      74657272 
 3510      75707473 
 3510      5F647730 
 3511              	.LASF124:
 3512 0ca1 74637077 		.ascii	"tcpwm_1_interrupts_16_IRQn\000"
 3512      6D5F315F 
 3512      696E7465 
 3512      72727570 
 3512      74735F31 
 3513              	.LASF20:
 3514 0cbc 696F7373 		.ascii	"ioss_interrupts_gpio_10_IRQn\000"
 3514      5F696E74 
 3514      65727275 
 3514      7074735F 
 3514      6770696F 
 3515              	.LASF75:
 3516 0cd9 63707573 		.ascii	"cpuss_interrupts_dw0_15_IRQn\000"
 3516      735F696E 
 3516      74657272 
 3516      75707473 
 3516      5F647730 
 3517              	.LASF32:
 3518 0cf6 73727373 		.ascii	"srss_interrupt_IRQn\000"
 3518      5F696E74 
 3518      65727275 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 131


 3518      70745F49 
 3518      52516E00 
 3519              	.LASF356:
 3520 0d0a 43595F53 		.ascii	"CY_SCB_SPI_TI_PRECEDES\000"
 3520      43425F53 
 3520      50495F54 
 3520      495F5052 
 3520      45434544 
 3521              	.LASF281:
 3522 0d21 63707573 		.ascii	"cpussFlashPaSize\000"
 3522      73466C61 
 3522      73685061 
 3522      53697A65 
 3522      00
 3523              	.LASF83:
 3524 0d32 63707573 		.ascii	"cpuss_interrupts_dw1_7_IRQn\000"
 3524      735F696E 
 3524      74657272 
 3524      75707473 
 3524      5F647731 
 3525              	.LASF260:
 3526 0d4e 666C6173 		.ascii	"flashcBase\000"
 3526      68634261 
 3526      736500
 3527              	.LASF61:
 3528 0d59 63707573 		.ascii	"cpuss_interrupts_dw0_1_IRQn\000"
 3528      735F696E 
 3528      74657272 
 3528      75707473 
 3528      5F647730 
 3529              	.LASF256:
 3530 0d75 43795343 		.ascii	"CySCB_V1_Type\000"
 3530      425F5631 
 3530      5F547970 
 3530      6500
 3531              	.LASF322:
 3532 0d83 70657269 		.ascii	"periDiv16_5CtlOffset\000"
 3532      44697631 
 3532      365F3543 
 3532      746C4F66 
 3532      66736574 
 3533              	.LASF157:
 3534 0d98 756E636F 		.ascii	"unconnected_IRQn\000"
 3534      6E6E6563 
 3534      7465645F 
 3534      4952516E 
 3534      00
 3535              	.LASF78:
 3536 0da9 63707573 		.ascii	"cpuss_interrupts_dw1_2_IRQn\000"
 3536      735F696E 
 3536      74657272 
 3536      75707473 
 3536      5F647731 
 3537              	.LASF244:
 3538 0dc5 494E5452 		.ascii	"INTR_S_MASK\000"
 3538      5F535F4D 
 3538      41534B00 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 132


 3539              	.LASF293:
 3540 0dd1 73797350 		.ascii	"sysPmSimoPresent\000"
 3540      6D53696D 
 3540      6F507265 
 3540      73656E74 
 3540      00
 3541              	.LASF230:
 3542 0de2 494E5452 		.ascii	"INTR_I2C_EC_MASKED\000"
 3542      5F493243 
 3542      5F45435F 
 3542      4D41534B 
 3542      454400
 3543              	.LASF155:
 3544 0df5 7573625F 		.ascii	"usb_interrupt_lo_IRQn\000"
 3544      696E7465 
 3544      72727570 
 3544      745F6C6F 
 3544      5F495251 
 3545              	.LASF45:
 3546 0e0b 63707573 		.ascii	"cpuss_interrupts_ipc_10_IRQn\000"
 3546      735F696E 
 3546      74657272 
 3546      75707473 
 3546      5F697063 
 3547              	.LASF95:
 3548 0e28 63707573 		.ascii	"cpuss_interrupt_fm_IRQn\000"
 3548      735F696E 
 3548      74657272 
 3548      7570745F 
 3548      666D5F49 
 3549              	.LASF243:
 3550 0e40 494E5452 		.ascii	"INTR_S_SET\000"
 3550      5F535F53 
 3550      455400
 3551              	.LASF396:
 3552 0e4b 72784275 		.ascii	"rxBufIdx\000"
 3552      66496478 
 3552      00
 3553              	.LASF114:
 3554 0e54 74637077 		.ascii	"tcpwm_1_interrupts_6_IRQn\000"
 3554      6D5F315F 
 3554      696E7465 
 3554      72727570 
 3554      74735F36 
 3555              	.LASF141:
 3556 0e6e 7564625F 		.ascii	"udb_interrupts_9_IRQn\000"
 3556      696E7465 
 3556      72727570 
 3556      74735F39 
 3556      5F495251 
 3557              	.LASF311:
 3558 0e84 64775374 		.ascii	"dwStatusChIdxMsk\000"
 3558      61747573 
 3558      43684964 
 3558      784D736B 
 3558      00
 3559              	.LASF145:
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 133


 3560 0e95 7564625F 		.ascii	"udb_interrupts_13_IRQn\000"
 3560      696E7465 
 3560      72727570 
 3560      74735F31 
 3560      335F4952 
 3561              	.LASF173:
 3562 0eac 75696E74 		.ascii	"uint8_t\000"
 3562      385F7400 
 3563              	.LASF393:
 3564 0eb4 73746174 		.ascii	"status\000"
 3564      757300
 3565              	.LASF127:
 3566 0ebb 74637077 		.ascii	"tcpwm_1_interrupts_19_IRQn\000"
 3566      6D5F315F 
 3566      696E7465 
 3566      72727570 
 3566      74735F31 
 3567              	.LASF403:
 3568 0ed6 696E7472 		.ascii	"intrSrc\000"
 3568      53726300 
 3569              	.LASF400:
 3570 0ede 63624576 		.ascii	"cbEvents\000"
 3570      656E7473 
 3570      00
 3571              	.LASF316:
 3572 0ee7 70657269 		.ascii	"periDivCmdDivSelMsk\000"
 3572      44697643 
 3572      6D644469 
 3572      7653656C 
 3572      4D736B00 
 3573              	.LASF65:
 3574 0efb 63707573 		.ascii	"cpuss_interrupts_dw0_5_IRQn\000"
 3574      735F696E 
 3574      74657272 
 3574      75707473 
 3574      5F647730 
 3575              	.LASF29:
 3576 0f17 73727373 		.ascii	"srss_interrupt_mcwdt_0_IRQn\000"
 3576      5F696E74 
 3576      65727275 
 3576      70745F6D 
 3576      63776474 
 3577              	.LASF158:
 3578 0f33 73686F72 		.ascii	"short int\000"
 3578      7420696E 
 3578      7400
 3579              	.LASF324:
 3580 0f3d 6770696F 		.ascii	"gpioPrtIntrCfgOffset\000"
 3580      50727449 
 3580      6E747243 
 3580      66674F66 
 3580      66736574 
 3581              	.LASF27:
 3582 0f52 6C70636F 		.ascii	"lpcomp_interrupt_IRQn\000"
 3582      6D705F69 
 3582      6E746572 
 3582      72757074 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 134


 3582      5F495251 
 3583              	.LASF40:
 3584 0f68 63707573 		.ascii	"cpuss_interrupts_ipc_5_IRQn\000"
 3584      735F696E 
 3584      74657272 
 3584      75707473 
 3584      5F697063 
 3585              	.LASF111:
 3586 0f84 74637077 		.ascii	"tcpwm_1_interrupts_3_IRQn\000"
 3586      6D5F315F 
 3586      696E7465 
 3586      72727570 
 3586      74735F33 
 3587              	.LASF340:
 3588 0f9e 63707573 		.ascii	"cpussRam0Ctl0\000"
 3588      7352616D 
 3588      3043746C 
 3588      3000
 3589              	.LASF170:
 3590 0fac 6C6F6E67 		.ascii	"long long int\000"
 3590      206C6F6E 
 3590      6720696E 
 3590      7400
 3591              	.LASF267:
 3592 0fba 69706342 		.ascii	"ipcBase\000"
 3592      61736500 
 3593              	.LASF308:
 3594 0fc2 64774368 		.ascii	"dwChCtlPrioPos\000"
 3594      43746C50 
 3594      72696F50 
 3594      6F7300
 3595              	.LASF268:
 3596 0fd1 63727970 		.ascii	"cryptoBase\000"
 3596      746F4261 
 3596      736500
 3597              	.LASF35:
 3598 0fdc 63707573 		.ascii	"cpuss_interrupts_ipc_0_IRQn\000"
 3598      735F696E 
 3598      74657272 
 3598      75707473 
 3598      5F697063 
 3599              	.LASF0:
 3600 0ff8 52657365 		.ascii	"Reset_IRQn\000"
 3600      745F4952 
 3600      516E00
 3601              	.LASF101:
 3602 1003 74637077 		.ascii	"tcpwm_0_interrupts_1_IRQn\000"
 3602      6D5F305F 
 3602      696E7465 
 3602      72727570 
 3602      74735F31 
 3603              	.LASF407:
 3604 101d 736C6176 		.ascii	"slaveSelect\000"
 3604      6553656C 
 3604      65637400 
 3605              	.LASF56:
 3606 1029 7363625F 		.ascii	"scb_5_interrupt_IRQn\000"
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 135


 3606      355F696E 
 3606      74657272 
 3606      7570745F 
 3606      4952516E 
 3607              	.LASF424:
 3608 103e 43595F45 		.ascii	"CY_EINK_SPIM_Interrupt\000"
 3608      494E4B5F 
 3608      5350494D 
 3608      5F496E74 
 3608      65727275 
 3609              	.LASF50:
 3610 1055 63707573 		.ascii	"cpuss_interrupts_ipc_15_IRQn\000"
 3610      735F696E 
 3610      74657272 
 3610      75707473 
 3610      5F697063 
 3611              	.LASF163:
 3612 1072 5F5F696E 		.ascii	"__int16_t\000"
 3612      7431365F 
 3612      7400
 3613              	.LASF105:
 3614 107c 74637077 		.ascii	"tcpwm_0_interrupts_5_IRQn\000"
 3614      6D5F305F 
 3614      696E7465 
 3614      72727570 
 3614      74735F35 
 3615              	.LASF204:
 3616 1096 55415254 		.ascii	"UART_FLOW_CTRL\000"
 3616      5F464C4F 
 3616      575F4354 
 3616      524C00
 3617              	.LASF264:
 3618 10a5 6873696F 		.ascii	"hsiomBase\000"
 3618      6D426173 
 3618      6500
 3619              	.LASF383:
 3620 10af 656E6162 		.ascii	"enableWakeFromSleep\000"
 3620      6C655761 
 3620      6B654672 
 3620      6F6D536C 
 3620      65657000 
 3621              	.LASF4:
 3622 10c3 42757346 		.ascii	"BusFault_IRQn\000"
 3622      61756C74 
 3622      5F495251 
 3622      6E00
 3623              	.LASF330:
 3624 10d1 63707573 		.ascii	"cpussCm4ClockCtlOffset\000"
 3624      73436D34 
 3624      436C6F63 
 3624      6B43746C 
 3624      4F666673 
 3625              	.LASF314:
 3626 10e8 70657269 		.ascii	"periTrGrOffset\000"
 3626      54724772 
 3626      4F666673 
 3626      657400
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 136


 3627              	.LASF284:
 3628 10f7 63707573 		.ascii	"cpussNotConnectedIrq\000"
 3628      734E6F74 
 3628      436F6E6E 
 3628      65637465 
 3628      64497271 
 3629              	.LASF402:
 3630 110c 63795F73 		.ascii	"cy_stc_scb_spi_context_t\000"
 3630      74635F73 
 3630      63625F73 
 3630      70695F63 
 3630      6F6E7465 
 3631              	.LASF133:
 3632 1125 7564625F 		.ascii	"udb_interrupts_1_IRQn\000"
 3632      696E7465 
 3632      72727570 
 3632      74735F31 
 3632      5F495251 
 3633              	.LASF280:
 3634 113b 63707573 		.ascii	"cpussDwChNr\000"
 3634      73447743 
 3634      684E7200 
 3635              	.LASF153:
 3636 1147 7573625F 		.ascii	"usb_interrupt_hi_IRQn\000"
 3636      696E7465 
 3636      72727570 
 3636      745F6869 
 3636      5F495251 
 3637              	.LASF52:
 3638 115d 7363625F 		.ascii	"scb_1_interrupt_IRQn\000"
 3638      315F696E 
 3638      74657272 
 3638      7570745F 
 3638      4952516E 
 3639              	.LASF119:
 3640 1172 74637077 		.ascii	"tcpwm_1_interrupts_11_IRQn\000"
 3640      6D5F315F 
 3640      696E7465 
 3640      72727570 
 3640      74735F31 
 3641              	.LASF16:
 3642 118d 696F7373 		.ascii	"ioss_interrupts_gpio_6_IRQn\000"
 3642      5F696E74 
 3642      65727275 
 3642      7074735F 
 3642      6770696F 
 3643              	.LASF278:
 3644 11a9 63707573 		.ascii	"cpussIpcNr\000"
 3644      73497063 
 3644      4E7200
 3645              	.LASF331:
 3646 11b4 63707573 		.ascii	"cpussCm4StatusOffset\000"
 3646      73436D34 
 3646      53746174 
 3646      75734F66 
 3646      66736574 
 3647              	.LASF96:
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 137


 3648 11c9 63707573 		.ascii	"cpuss_interrupts_cm0_cti_0_IRQn\000"
 3648      735F696E 
 3648      74657272 
 3648      75707473 
 3648      5F636D30 
 3649              	.LASF85:
 3650 11e9 63707573 		.ascii	"cpuss_interrupts_dw1_9_IRQn\000"
 3650      735F696E 
 3650      74657272 
 3650      75707473 
 3650      5F647731 
 3651              	.LASF69:
 3652 1205 63707573 		.ascii	"cpuss_interrupts_dw0_9_IRQn\000"
 3652      735F696E 
 3652      74657272 
 3652      75707473 
 3652      5F647730 
 3653              	.LASF63:
 3654 1221 63707573 		.ascii	"cpuss_interrupts_dw0_3_IRQn\000"
 3654      735F696E 
 3654      74657272 
 3654      75707473 
 3654      5F647730 
 3655              	.LASF342:
 3656 123d 63707573 		.ascii	"cpussRam2Ctl0\000"
 3656      7352616D 
 3656      3243746C 
 3656      3000
 3657              	.LASF11:
 3658 124b 696F7373 		.ascii	"ioss_interrupts_gpio_1_IRQn\000"
 3658      5F696E74 
 3658      65727275 
 3658      7074735F 
 3658      6770696F 
 3659              	.LASF262:
 3660 1267 75646242 		.ascii	"udbBase\000"
 3660      61736500 
 3661              	.LASF184:
 3662 126f 49435052 		.ascii	"ICPR\000"
 3662      00
 3663              	.LASF72:
 3664 1274 63707573 		.ascii	"cpuss_interrupts_dw0_12_IRQn\000"
 3664      735F696E 
 3664      74657272 
 3664      75707473 
 3664      5F647730 
 3665              	.LASF252:
 3666 1291 494E5452 		.ascii	"INTR_RX\000"
 3666      5F525800 
 3667              	.LASF354:
 3668 1299 43595F53 		.ascii	"CY_SCB_SPI_TI_COINCIDES\000"
 3668      43425F53 
 3668      50495F54 
 3668      495F434F 
 3668      494E4349 
 3669              	.LASF86:
 3670 12b1 63707573 		.ascii	"cpuss_interrupts_dw1_10_IRQn\000"
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 138


 3670      735F696E 
 3670      74657272 
 3670      75707473 
 3670      5F647731 
 3671              	.LASF106:
 3672 12ce 74637077 		.ascii	"tcpwm_0_interrupts_6_IRQn\000"
 3672      6D5F305F 
 3672      696E7465 
 3672      72727570 
 3672      74735F36 
 3673              	.LASF397:
 3674 12e8 74784275 		.ascii	"txBuf\000"
 3674      6600
 3675              	.LASF321:
 3676 12ee 70657269 		.ascii	"periDiv16CtlOffset\000"
 3676      44697631 
 3676      3643746C 
 3676      4F666673 
 3676      657400
 3677              	.LASF116:
 3678 1301 74637077 		.ascii	"tcpwm_1_interrupts_8_IRQn\000"
 3678      6D5F315F 
 3678      696E7465 
 3678      72727570 
 3678      74735F38 
 3679              	.LASF165:
 3680 131b 73686F72 		.ascii	"short unsigned int\000"
 3680      7420756E 
 3680      7369676E 
 3680      65642069 
 3680      6E7400
 3681              	.LASF258:
 3682 132e 6C6F6E67 		.ascii	"long double\000"
 3682      20646F75 
 3682      626C6500 
 3683              	.LASF175:
 3684 133a 75696E74 		.ascii	"uint16_t\000"
 3684      31365F74 
 3684      00
 3685              	.LASF229:
 3686 1343 494E5452 		.ascii	"INTR_I2C_EC_MASK\000"
 3686      5F493243 
 3686      5F45435F 
 3686      4D41534B 
 3686      00
 3687              	.LASF411:
 3688 1354 4952516E 		.ascii	"IRQn\000"
 3688      00
 3689              	.LASF313:
 3690 1359 70657269 		.ascii	"periTrCmdGrSelMsk\000"
 3690      5472436D 
 3690      64477253 
 3690      656C4D73 
 3690      6B00
 3691              	.LASF369:
 3692 136b 43595F53 		.ascii	"CY_SCB_SPI_ACTIVE_HIGH\000"
 3692      43425F53 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 139


 3692      50495F41 
 3692      43544956 
 3692      455F4849 
 3693              	.LASF99:
 3694 1382 63707573 		.ascii	"cpuss_interrupts_cm4_cti_1_IRQn\000"
 3694      735F696E 
 3694      74657272 
 3694      75707473 
 3694      5F636D34 
 3695              	.LASF58:
 3696 13a2 7363625F 		.ascii	"scb_7_interrupt_IRQn\000"
 3696      375F696E 
 3696      74657272 
 3696      7570745F 
 3696      4952516E 
 3697              	.LASF138:
 3698 13b7 7564625F 		.ascii	"udb_interrupts_6_IRQn\000"
 3698      696E7465 
 3698      72727570 
 3698      74735F36 
 3698      5F495251 
 3699              	.LASF189:
 3700 13cd 53544952 		.ascii	"STIR\000"
 3700      00
 3701              	.LASF373:
 3702 13d2 73636C6B 		.ascii	"sclkMode\000"
 3702      4D6F6465 
 3702      00
 3703              	.LASF287:
 3704 13db 73727373 		.ascii	"srssNumHfroot\000"
 3704      4E756D48 
 3704      66726F6F 
 3704      7400
 3705              	.LASF14:
 3706 13e9 696F7373 		.ascii	"ioss_interrupts_gpio_4_IRQn\000"
 3706      5F696E74 
 3706      65727275 
 3706      7074735F 
 3706      6770696F 
 3707              	.LASF271:
 3708 1405 64775665 		.ascii	"dwVersion\000"
 3708      7273696F 
 3708      6E00
 3709              	.LASF234:
 3710 140f 494E5452 		.ascii	"INTR_SPI_EC_MASK\000"
 3710      5F535049 
 3710      5F45435F 
 3710      4D41534B 
 3710      00
 3711              	.LASF42:
 3712 1420 63707573 		.ascii	"cpuss_interrupts_ipc_7_IRQn\000"
 3712      735F696E 
 3712      74657272 
 3712      75707473 
 3712      5F697063 
 3713              	.LASF137:
 3714 143c 7564625F 		.ascii	"udb_interrupts_5_IRQn\000"
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 140


 3714      696E7465 
 3714      72727570 
 3714      74735F35 
 3714      5F495251 
 3715              	.LASF190:
 3716 1452 73697A65 		.ascii	"sizetype\000"
 3716      74797065 
 3716      00
 3717              	.LASF208:
 3718 145b 4932435F 		.ascii	"I2C_S_CMD\000"
 3718      535F434D 
 3718      4400
 3719              	.LASF338:
 3720 1465 63707573 		.ascii	"cpussCm4NmiCtlOffset\000"
 3720      73436D34 
 3720      4E6D6943 
 3720      746C4F66 
 3720      66736574 
 3721              	.LASF179:
 3722 147a 52455345 		.ascii	"RESERVED0\000"
 3722      52564544 
 3722      3000
 3723              	.LASF320:
 3724 1484 70657269 		.ascii	"periDiv8CtlOffset\000"
 3724      44697638 
 3724      43746C4F 
 3724      66667365 
 3724      7400
 3725              	.LASF183:
 3726 1496 52455345 		.ascii	"RESERVED2\000"
 3726      52564544 
 3726      3200
 3727              	.LASF185:
 3728 14a0 52455345 		.ascii	"RESERVED3\000"
 3728      52564544 
 3728      3300
 3729              	.LASF187:
 3730 14aa 52455345 		.ascii	"RESERVED4\000"
 3730      52564544 
 3730      3400
 3731              	.LASF188:
 3732 14b4 52455345 		.ascii	"RESERVED5\000"
 3732      52564544 
 3732      3500
 3733              	.LASF217:
 3734 14be 52455345 		.ascii	"RESERVED6\000"
 3734      52564544 
 3734      3600
 3735              	.LASF22:
 3736 14c8 696F7373 		.ascii	"ioss_interrupts_gpio_12_IRQn\000"
 3736      5F696E74 
 3736      65727275 
 3736      7074735F 
 3736      6770696F 
 3737              	.LASF222:
 3738 14e5 52455345 		.ascii	"RESERVED8\000"
 3738      52564544 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 141


 3738      3800
 3739              	.LASF387:
 3740 14ef 74784669 		.ascii	"txFifoIntEnableMask\000"
 3740      666F496E 
 3740      74456E61 
 3740      626C654D 
 3740      61736B00 
 3741              	.LASF167:
 3742 1503 6C6F6E67 		.ascii	"long int\000"
 3742      20696E74 
 3742      00
 3743              	.LASF91:
 3744 150c 63707573 		.ascii	"cpuss_interrupts_dw1_15_IRQn\000"
 3744      735F696E 
 3744      74657272 
 3744      75707473 
 3744      5F647731 
 3745              	.LASF269:
 3746 1529 63707573 		.ascii	"cpussVersion\000"
 3746      73566572 
 3746      73696F6E 
 3746      00
 3747              	.LASF206:
 3748 1536 4932435F 		.ascii	"I2C_STATUS\000"
 3748      53544154 
 3748      555300
 3749              	.LASF273:
 3750 1541 6770696F 		.ascii	"gpioVersion\000"
 3750      56657273 
 3750      696F6E00 
 3751              	.LASF408:
 3752 154d 43795F53 		.ascii	"Cy_SCB_SPI_SetActiveSlaveSelect\000"
 3752      43425F53 
 3752      50495F53 
 3752      65744163 
 3752      74697665 
 3753              	.LASF1:
 3754 156d 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 3754      61736B61 
 3754      626C6549 
 3754      6E745F49 
 3754      52516E00 
 3755              	.LASF250:
 3756 1581 494E5452 		.ascii	"INTR_TX_MASKED\000"
 3756      5F54585F 
 3756      4D41534B 
 3756      454400
 3757              	.LASF272:
 3758 1590 666C6173 		.ascii	"flashcVersion\000"
 3758      68635665 
 3758      7273696F 
 3758      6E00
 3759              	.LASF294:
 3760 159e 70726F74 		.ascii	"protBusMasterMask\000"
 3760      4275734D 
 3760      61737465 
 3760      724D6173 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 142


 3760      6B00
 3761              	.LASF263:
 3762 15b0 70726F74 		.ascii	"protBase\000"
 3762      42617365 
 3762      00
 3763              	.LASF57:
 3764 15b9 7363625F 		.ascii	"scb_6_interrupt_IRQn\000"
 3764      365F696E 
 3764      74657272 
 3764      7570745F 
 3764      4952516E 
 3765              	.LASF346:
 3766 15ce 63686172 		.ascii	"char_t\000"
 3766      5F7400
 3767              	.LASF47:
 3768 15d5 63707573 		.ascii	"cpuss_interrupts_ipc_12_IRQn\000"
 3768      735F696E 
 3768      74657272 
 3768      75707473 
 3768      5F697063 
 3769              	.LASF24:
 3770 15f2 696F7373 		.ascii	"ioss_interrupts_gpio_14_IRQn\000"
 3770      5F696E74 
 3770      65727275 
 3770      7074735F 
 3770      6770696F 
 3771              	.LASF41:
 3772 160f 63707573 		.ascii	"cpuss_interrupts_ipc_6_IRQn\000"
 3772      735F696E 
 3772      74657272 
 3772      75707473 
 3772      5F697063 
 3773              	.LASF378:
 3774 162b 656E6162 		.ascii	"enableFreeRunSclk\000"
 3774      6C654672 
 3774      65655275 
 3774      6E53636C 
 3774      6B00
 3775              	.LASF409:
 3776 163d 43795F53 		.ascii	"Cy_SCB_SPI_Enable\000"
 3776      43425F53 
 3776      50495F45 
 3776      6E61626C 
 3776      6500
 3777              	.LASF247:
 3778 164f 494E5452 		.ascii	"INTR_TX\000"
 3778      5F545800 
 3779              	.LASF203:
 3780 1657 55415254 		.ascii	"UART_RX_STATUS\000"
 3780      5F52585F 
 3780      53544154 
 3780      555300
 3781              	.LASF88:
 3782 1666 63707573 		.ascii	"cpuss_interrupts_dw1_12_IRQn\000"
 3782      735F696E 
 3782      74657272 
 3782      75707473 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 143


 3782      5F647731 
 3783              	.LASF18:
 3784 1683 696F7373 		.ascii	"ioss_interrupts_gpio_8_IRQn\000"
 3784      5F696E74 
 3784      65727275 
 3784      7074735F 
 3784      6770696F 
 3785              	.LASF363:
 3786 169f 43595F53 		.ascii	"CY_SCB_SPI_SLAVE_SELECT0\000"
 3786      43425F53 
 3786      50495F53 
 3786      4C415645 
 3786      5F53454C 
 3787              	.LASF364:
 3788 16b8 43595F53 		.ascii	"CY_SCB_SPI_SLAVE_SELECT1\000"
 3788      43425F53 
 3788      50495F53 
 3788      4C415645 
 3788      5F53454C 
 3789              	.LASF365:
 3790 16d1 43595F53 		.ascii	"CY_SCB_SPI_SLAVE_SELECT2\000"
 3790      43425F53 
 3790      50495F53 
 3790      4C415645 
 3790      5F53454C 
 3791              	.LASF366:
 3792 16ea 43595F53 		.ascii	"CY_SCB_SPI_SLAVE_SELECT3\000"
 3792      43425F53 
 3792      50495F53 
 3792      4C415645 
 3792      5F53454C 
 3793              	.LASF333:
 3794 1703 63707573 		.ascii	"cpussCm4PwrCtlOffset\000"
 3794      73436D34 
 3794      50777243 
 3794      746C4F66 
 3794      66736574 
 3795              	.LASF152:
 3796 1718 736D6966 		.ascii	"smif_interrupt_IRQn\000"
 3796      5F696E74 
 3796      65727275 
 3796      70745F49 
 3796      52516E00 
 3797              	.LASF53:
 3798 172c 7363625F 		.ascii	"scb_2_interrupt_IRQn\000"
 3798      325F696E 
 3798      74657272 
 3798      7570745F 
 3798      4952516E 
 3799              	.LASF191:
 3800 1741 4E564943 		.ascii	"NVIC_Type\000"
 3800      5F547970 
 3800      6500
 3801              	.LASF211:
 3802 174b 54585F46 		.ascii	"TX_FIFO_CTRL\000"
 3802      49464F5F 
 3802      4354524C 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 144


 3802      00
 3803              	.LASF388:
 3804 1758 6D617374 		.ascii	"masterSlaveIntEnableMask\000"
 3804      6572536C 
 3804      61766549 
 3804      6E74456E 
 3804      61626C65 
 3805              	.LASF13:
 3806 1771 696F7373 		.ascii	"ioss_interrupts_gpio_3_IRQn\000"
 3806      5F696E74 
 3806      65727275 
 3806      7074735F 
 3806      6770696F 
 3807              	.LASF235:
 3808 178d 494E5452 		.ascii	"INTR_SPI_EC_MASKED\000"
 3808      5F535049 
 3808      5F45435F 
 3808      4D41534B 
 3808      454400
 3809              	.LASF74:
 3810 17a0 63707573 		.ascii	"cpuss_interrupts_dw0_14_IRQn\000"
 3810      735F696E 
 3810      74657272 
 3810      75707473 
 3810      5F647730 
 3811              	.LASF197:
 3812 17bd 5350495F 		.ascii	"SPI_CTRL\000"
 3812      4354524C 
 3812      00
 3813              	.LASF82:
 3814 17c6 63707573 		.ascii	"cpuss_interrupts_dw1_6_IRQn\000"
 3814      735F696E 
 3814      74657272 
 3814      75707473 
 3814      5F647731 
 3815              	.LASF130:
 3816 17e2 74637077 		.ascii	"tcpwm_1_interrupts_22_IRQn\000"
 3816      6D5F315F 
 3816      696E7465 
 3816      72727570 
 3816      74735F32 
 3817              	.LASF392:
 3818 17fd 63795F73 		.ascii	"cy_stc_scb_spi_context\000"
 3818      74635F73 
 3818      63625F73 
 3818      70695F63 
 3818      6F6E7465 
 3819              	.LASF214:
 3820 1814 52585F43 		.ascii	"RX_CTRL\000"
 3820      54524C00 
 3821              	.LASF60:
 3822 181c 63707573 		.ascii	"cpuss_interrupts_dw0_0_IRQn\000"
 3822      735F696E 
 3822      74657272 
 3822      75707473 
 3822      5F647730 
 3823              	.LASF335:
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 145


 3824 1838 63707573 		.ascii	"cpussTrimRomCtlOffset\000"
 3824      73547269 
 3824      6D526F6D 
 3824      43746C4F 
 3824      66667365 
 3825              	.LASF404:
 3826 184e 696E7472 		.ascii	"intrPriority\000"
 3826      5072696F 
 3826      72697479 
 3826      00
 3827              	.LASF144:
 3828 185b 7564625F 		.ascii	"udb_interrupts_12_IRQn\000"
 3828      696E7465 
 3828      72727570 
 3828      74735F31 
 3828      325F4952 
 3829              	.LASF9:
 3830 1872 53797354 		.ascii	"SysTick_IRQn\000"
 3830      69636B5F 
 3830      4952516E 
 3830      00
 3831              	.LASF288:
 3832 187f 70657269 		.ascii	"periClockNr\000"
 3832      436C6F63 
 3832      6B4E7200 
 3833              	.LASF205:
 3834 188b 4932435F 		.ascii	"I2C_CTRL\000"
 3834      4354524C 
 3834      00
 3835              	.LASF274:
 3836 1894 6873696F 		.ascii	"hsiomVersion\000"
 3836      6D566572 
 3836      73696F6E 
 3836      00
 3837              	.LASF77:
 3838 18a1 63707573 		.ascii	"cpuss_interrupts_dw1_1_IRQn\000"
 3838      735F696E 
 3838      74657272 
 3838      75707473 
 3838      5F647731 
 3839              	.LASF343:
 3840 18bd 69706353 		.ascii	"ipcStructSize\000"
 3840      74727563 
 3840      7453697A 
 3840      6500
 3841              	.LASF169:
 3842 18cb 6C6F6E67 		.ascii	"long unsigned int\000"
 3842      20756E73 
 3842      69676E65 
 3842      6420696E 
 3842      7400
 3843              	.LASF103:
 3844 18dd 74637077 		.ascii	"tcpwm_0_interrupts_3_IRQn\000"
 3844      6D5F305F 
 3844      696E7465 
 3844      72727570 
 3844      74735F33 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 146


 3845              	.LASF381:
 3846 18f7 656E6162 		.ascii	"enableTransferSeperation\000"
 3846      6C655472 
 3846      616E7366 
 3846      65725365 
 3846      70657261 
 3847              	.LASF237:
 3848 1910 494E5452 		.ascii	"INTR_M\000"
 3848      5F4D00
 3849              	.LASF339:
 3850 1917 63707573 		.ascii	"cpussRomCtl\000"
 3850      73526F6D 
 3850      43746C00 
 3851              	.LASF64:
 3852 1923 63707573 		.ascii	"cpuss_interrupts_dw0_4_IRQn\000"
 3852      735F696E 
 3852      74657272 
 3852      75707473 
 3852      5F647730 
 3853              	.LASF242:
 3854 193f 494E5452 		.ascii	"INTR_S\000"
 3854      5F5300
 3855              	.LASF176:
 3856 1946 696E7433 		.ascii	"int32_t\000"
 3856      325F7400 
 3857              	.LASF345:
 3858 194e 63795F73 		.ascii	"cy_stc_device_t\000"
 3858      74635F64 
 3858      65766963 
 3858      655F7400 
 3859              	.LASF367:
 3860 195e 63795F65 		.ascii	"cy_en_scb_spi_slave_select_t\000"
 3860      6E5F7363 
 3860      625F7370 
 3860      695F736C 
 3860      6176655F 
 3861              	.LASF239:
 3862 197b 494E5452 		.ascii	"INTR_M_MASK\000"
 3862      5F4D5F4D 
 3862      41534B00 
 3863              	.LASF113:
 3864 1987 74637077 		.ascii	"tcpwm_1_interrupts_5_IRQn\000"
 3864      6D5F315F 
 3864      696E7465 
 3864      72727570 
 3864      74735F35 
 3865              	.LASF140:
 3866 19a1 7564625F 		.ascii	"udb_interrupts_8_IRQn\000"
 3866      696E7465 
 3866      72727570 
 3866      74735F38 
 3866      5F495251 
 3867              	.LASF386:
 3868 19b7 74784669 		.ascii	"txFifoTriggerLevel\000"
 3868      666F5472 
 3868      69676765 
 3868      724C6576 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 147


 3868      656C00
 3869              	.LASF332:
 3870 19ca 63707573 		.ascii	"cpussCm0StatusOffset\000"
 3870      73436D30 
 3870      53746174 
 3870      75734F66 
 3870      66736574 
 3871              	.LASF198:
 3872 19df 5350495F 		.ascii	"SPI_STATUS\000"
 3872      53544154 
 3872      555300
 3873              	.LASF126:
 3874 19ea 74637077 		.ascii	"tcpwm_1_interrupts_18_IRQn\000"
 3874      6D5F315F 
 3874      696E7465 
 3874      72727570 
 3874      74735F31 
 3875              	.LASF7:
 3876 1a05 44656275 		.ascii	"DebugMonitor_IRQn\000"
 3876      674D6F6E 
 3876      69746F72 
 3876      5F495251 
 3876      6E00
 3877              	.LASF359:
 3878 1a17 43595F53 		.ascii	"CY_SCB_SPI_CPHA0_CPOL1\000"
 3878      43425F53 
 3878      50495F43 
 3878      50484130 
 3878      5F43504F 
 3879              	.LASF5:
 3880 1a2e 55736167 		.ascii	"UsageFault_IRQn\000"
 3880      65466175 
 3880      6C745F49 
 3880      52516E00 
 3881              	.LASF108:
 3882 1a3e 74637077 		.ascii	"tcpwm_1_interrupts_0_IRQn\000"
 3882      6D5F315F 
 3882      696E7465 
 3882      72727570 
 3882      74735F30 
 3883              	.LASF135:
 3884 1a58 7564625F 		.ascii	"udb_interrupts_3_IRQn\000"
 3884      696E7465 
 3884      72727570 
 3884      74735F33 
 3884      5F495251 
 3885              	.LASF162:
 3886 1a6e 756E7369 		.ascii	"unsigned char\000"
 3886      676E6564 
 3886      20636861 
 3886      7200
 3887              	.LASF352:
 3888 1a7c 63795F65 		.ascii	"cy_en_scb_spi_mode_t\000"
 3888      6E5F7363 
 3888      625F7370 
 3888      695F6D6F 
 3888      64655F74 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 148


 3889              	.LASF168:
 3890 1a91 5F5F7569 		.ascii	"__uint32_t\000"
 3890      6E743332 
 3890      5F7400
 3891              	.LASF344:
 3892 1a9c 6970634C 		.ascii	"ipcLockStatusOffset\000"
 3892      6F636B53 
 3892      74617475 
 3892      734F6666 
 3892      73657400 
 3893              	.LASF121:
 3894 1ab0 74637077 		.ascii	"tcpwm_1_interrupts_13_IRQn\000"
 3894      6D5F315F 
 3894      696E7465 
 3894      72727570 
 3894      74735F31 
 3895              	.LASF39:
 3896 1acb 63707573 		.ascii	"cpuss_interrupts_ipc_4_IRQn\000"
 3896      735F696E 
 3896      74657272 
 3896      75707473 
 3896      5F697063 
 3897              	.LASF325:
 3898 1ae7 6770696F 		.ascii	"gpioPrtCfgOffset\000"
 3898      50727443 
 3898      66674F66 
 3898      66736574 
 3898      00
 3899              	.LASF104:
 3900 1af8 74637077 		.ascii	"tcpwm_0_interrupts_4_IRQn\000"
 3900      6D5F305F 
 3900      696E7465 
 3900      72727570 
 3900      74735F34 
 3901              	.LASF226:
 3902 1b12 52455345 		.ascii	"RESERVED10\000"
 3902      52564544 
 3902      313000
 3903              	.LASF228:
 3904 1b1d 52455345 		.ascii	"RESERVED11\000"
 3904      52564544 
 3904      313100
 3905              	.LASF231:
 3906 1b28 52455345 		.ascii	"RESERVED12\000"
 3906      52564544 
 3906      313200
 3907              	.LASF233:
 3908 1b33 52455345 		.ascii	"RESERVED13\000"
 3908      52564544 
 3908      313300
 3909              	.LASF236:
 3910 1b3e 52455345 		.ascii	"RESERVED14\000"
 3910      52564544 
 3910      313400
 3911              	.LASF241:
 3912 1b49 52455345 		.ascii	"RESERVED15\000"
 3912      52564544 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 149


 3912      313500
 3913              	.LASF246:
 3914 1b54 52455345 		.ascii	"RESERVED16\000"
 3914      52564544 
 3914      313600
 3915              	.LASF251:
 3916 1b5f 52455345 		.ascii	"RESERVED17\000"
 3916      52564544 
 3916      313700
 3917              	.LASF216:
 3918 1b6a 52585F46 		.ascii	"RX_FIFO_STATUS\000"
 3918      49464F5F 
 3918      53544154 
 3918      555300
 3919              	.LASF306:
 3920 1b79 64774368 		.ascii	"dwChOffset\000"
 3920      4F666673 
 3920      657400
 3921              	.LASF180:
 3922 1b84 49434552 		.ascii	"ICER\000"
 3922      00
 3923              	.LASF390:
 3924 1b89 63795F73 		.ascii	"cy_stc_scb_spi_config_t\000"
 3924      74635F73 
 3924      63625F73 
 3924      70695F63 
 3924      6F6E6669 
 3925              	.LASF186:
 3926 1ba1 49414252 		.ascii	"IABR\000"
 3926      00
 3927              	.LASF213:
 3928 1ba6 54585F46 		.ascii	"TX_FIFO_WR\000"
 3928      49464F5F 
 3928      575200
 3929              	.LASF419:
 3930 1bb1 43795F53 		.ascii	"Cy_SCB_SPI_Init\000"
 3930      43425F53 
 3930      50495F49 
 3930      6E697400 
 3931              	.LASF26:
 3932 1bc1 696F7373 		.ascii	"ioss_interrupt_vdd_IRQn\000"
 3932      5F696E74 
 3932      65727275 
 3932      70745F76 
 3932      64645F49 
 3933              	.LASF161:
 3934 1bd9 5F5F7569 		.ascii	"__uint8_t\000"
 3934      6E74385F 
 3934      7400
 3935              	.LASF49:
 3936 1be3 63707573 		.ascii	"cpuss_interrupts_ipc_14_IRQn\000"
 3936      735F696E 
 3936      74657272 
 3936      75707473 
 3936      5F697063 
 3937              	.LASF368:
 3938 1c00 43595F53 		.ascii	"CY_SCB_SPI_ACTIVE_LOW\000"
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 150


 3938      43425F53 
 3938      50495F41 
 3938      43544956 
 3938      455F4C4F 
 3939              	.LASF355:
 3940 1c16 43595F53 		.ascii	"CY_SCB_SPI_NATIONAL\000"
 3940      43425F53 
 3940      50495F4E 
 3940      4154494F 
 3940      4E414C00 
 3941              	.LASF296:
 3942 1c2a 666C6173 		.ascii	"flashRwwRequired\000"
 3942      68527777 
 3942      52657175 
 3942      69726564 
 3942      00
 3943              	.LASF210:
 3944 1c3b 54585F43 		.ascii	"TX_CTRL\000"
 3944      54524C00 
 3945              	.LASF128:
 3946 1c43 74637077 		.ascii	"tcpwm_1_interrupts_20_IRQn\000"
 3946      6D5F315F 
 3946      696E7465 
 3946      72727570 
 3946      74735F32 
 3947              	.LASF291:
 3948 1c5e 65704D6F 		.ascii	"epMonitorNr\000"
 3948      6E69746F 
 3948      724E7200 
 3949              	.LASF68:
 3950 1c6a 63707573 		.ascii	"cpuss_interrupts_dw0_8_IRQn\000"
 3950      735F696E 
 3950      74657272 
 3950      75707473 
 3950      5F647730 
 3951              	.LASF371:
 3952 1c86 7370694D 		.ascii	"spiMode\000"
 3952      6F646500 
 3953              	.LASF2:
 3954 1c8e 48617264 		.ascii	"HardFault_IRQn\000"
 3954      4661756C 
 3954      745F4952 
 3954      516E00
 3955              	.LASF159:
 3956 1c9d 7369676E 		.ascii	"signed char\000"
 3956      65642063 
 3956      68617200 
 3957              	.LASF148:
 3958 1ca9 70617373 		.ascii	"pass_interrupt_sar_IRQn\000"
 3958      5F696E74 
 3958      65727275 
 3958      70745F73 
 3958      61725F49 
 3959              	.LASF132:
 3960 1cc1 7564625F 		.ascii	"udb_interrupts_0_IRQn\000"
 3960      696E7465 
 3960      72727570 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 151


 3960      74735F30 
 3960      5F495251 
 3961              	.LASF200:
 3962 1cd7 55415254 		.ascii	"UART_CTRL\000"
 3962      5F435452 
 3962      4C00
 3963              	.LASF279:
 3964 1ce1 63707573 		.ascii	"cpussIpcIrqNr\000"
 3964      73497063 
 3964      4972714E 
 3964      7200
 3965              	.LASF254:
 3966 1cef 494E5452 		.ascii	"INTR_RX_MASK\000"
 3966      5F52585F 
 3966      4D41534B 
 3966      00
 3967              	.LASF309:
 3968 1cfc 64774368 		.ascii	"dwChCtlPreemptablePos\000"
 3968      43746C50 
 3968      7265656D 
 3968      70746162 
 3968      6C65506F 
 3969              	.LASF194:
 3970 1d12 434D445F 		.ascii	"CMD_RESP_CTRL\000"
 3970      52455350 
 3970      5F435452 
 3970      4C00
 3971              	.LASF15:
 3972 1d20 696F7373 		.ascii	"ioss_interrupts_gpio_5_IRQn\000"
 3972      5F696E74 
 3972      65727275 
 3972      7074735F 
 3972      6770696F 
 3973              	.LASF416:
 3974 1d3c 43595F45 		.ascii	"CY_EINK_SPIM_context\000"
 3974      494E4B5F 
 3974      5350494D 
 3974      5F636F6E 
 3974      74657874 
 3975              	.LASF44:
 3976 1d51 63707573 		.ascii	"cpuss_interrupts_ipc_9_IRQn\000"
 3976      735F696E 
 3976      74657272 
 3976      75707473 
 3976      5F697063 
 3977              	.LASF358:
 3978 1d6d 43595F53 		.ascii	"CY_SCB_SPI_CPHA0_CPOL0\000"
 3978      43425F53 
 3978      50495F43 
 3978      50484130 
 3978      5F43504F 
 3979              	.LASF182:
 3980 1d84 49535052 		.ascii	"ISPR\000"
 3980      00
 3981              	.LASF276:
 3982 1d89 70657269 		.ascii	"periVersion\000"
 3982      56657273 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 152


 3982      696F6E00 
 3983              	.LASF401:
 3984 1d95 696E6974 		.ascii	"initKey\000"
 3984      4B657900 
 3985              	.LASF93:
 3986 1d9d 63707573 		.ascii	"cpuss_interrupts_fault_1_IRQn\000"
 3986      735F696E 
 3986      74657272 
 3986      75707473 
 3986      5F666175 
 3987              	.LASF349:
 3988 1dbb 646F7562 		.ascii	"double\000"
 3988      6C6500
 3989              	.LASF266:
 3990 1dc2 70617373 		.ascii	"passBase\000"
 3990      42617365 
 3990      00
 3991              	.LASF303:
 3992 1dcb 666C6173 		.ascii	"flashCtlMainWs2Freq\000"
 3992      6843746C 
 3992      4D61696E 
 3992      57733246 
 3992      72657100 
 3993              	.LASF10:
 3994 1ddf 696F7373 		.ascii	"ioss_interrupts_gpio_0_IRQn\000"
 3994      5F696E74 
 3994      65727275 
 3994      7074735F 
 3994      6770696F 
 3995              	.LASF253:
 3996 1dfb 494E5452 		.ascii	"INTR_RX_SET\000"
 3996      5F52585F 
 3996      53455400 
 3997              	.LASF376:
 3998 1e07 74784461 		.ascii	"txDataWidth\000"
 3998      74615769 
 3998      64746800 
 3999              	.LASF71:
 4000 1e13 63707573 		.ascii	"cpuss_interrupts_dw0_11_IRQn\000"
 4000      735F696E 
 4000      74657272 
 4000      75707473 
 4000      5F647730 
 4001              	.LASF193:
 4002 1e30 53544154 		.ascii	"STATUS\000"
 4002      555300
 4003              	.LASF305:
 4004 1e37 666C6173 		.ascii	"flashCtlMainWs4Freq\000"
 4004      6843746C 
 4004      4D61696E 
 4004      57733446 
 4004      72657100 
 4005              	.LASF79:
 4006 1e4b 63707573 		.ascii	"cpuss_interrupts_dw1_3_IRQn\000"
 4006      735F696E 
 4006      74657272 
 4006      75707473 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 153


 4006      5F647731 
 4007              	.LASF357:
 4008 1e67 63795F65 		.ascii	"cy_en_scb_spi_sub_mode_t\000"
 4008      6E5F7363 
 4008      625F7370 
 4008      695F7375 
 4008      625F6D6F 
 4009              	.LASF219:
 4010 1e80 52455345 		.ascii	"RESERVED7\000"
 4010      52564544 
 4010      3700
 4011              	.LASF31:
 4012 1e8a 73727373 		.ascii	"srss_interrupt_backup_IRQn\000"
 4012      5F696E74 
 4012      65727275 
 4012      70745F62 
 4012      61636B75 
 4013              	.LASF224:
 4014 1ea5 52455345 		.ascii	"RESERVED9\000"
 4014      52564544 
 4014      3900
 4015              	.LASF118:
 4016 1eaf 74637077 		.ascii	"tcpwm_1_interrupts_10_IRQn\000"
 4016      6D5F315F 
 4016      696E7465 
 4016      72727570 
 4016      74735F31 
 4017              	.LASF422:
 4018 1eca 47656E65 		.ascii	"Generated_Source\\PSoC6\\CY_EINK_SPIM.c\000"
 4018      72617465 
 4018      645F536F 
 4018      75726365 
 4018      5C50536F 
 4019              	.LASF220:
 4020 1ef0 52585F46 		.ascii	"RX_FIFO_RD\000"
 4020      49464F5F 
 4020      524400
 4021              	.LASF94:
 4022 1efb 63707573 		.ascii	"cpuss_interrupt_crypto_IRQn\000"
 4022      735F696E 
 4022      74657272 
 4022      7570745F 
 4022      63727970 
 4023              	.LASF385:
 4024 1f17 72784669 		.ascii	"rxFifoIntEnableMask\000"
 4024      666F496E 
 4024      74456E61 
 4024      626C654D 
 4024      61736B00 
 4025              	.LASF100:
 4026 1f2b 74637077 		.ascii	"tcpwm_0_interrupts_0_IRQn\000"
 4026      6D5F305F 
 4026      696E7465 
 4026      72727570 
 4026      74735F30 
 4027              	.LASF275:
 4028 1f45 69706356 		.ascii	"ipcVersion\000"
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccIFCjQH.s 			page 154


 4028      65727369 
 4028      6F6E00
 4029              	.LASF38:
 4030 1f50 63707573 		.ascii	"cpuss_interrupts_ipc_3_IRQn\000"
 4030      735F696E 
 4030      74657272 
 4030      75707473 
 4030      5F697063 
 4031              	.LASF255:
 4032 1f6c 494E5452 		.ascii	"INTR_RX_MASKED\000"
 4032      5F52585F 
 4032      4D41534B 
 4032      454400
 4033              	.LASF395:
 4034 1f7b 72784275 		.ascii	"rxBufSize\000"
 4034      6653697A 
 4034      6500
 4035              	.LASF192:
 4036 1f85 4354524C 		.ascii	"CTRL\000"
 4036      00
 4037              	.LASF98:
 4038 1f8a 63707573 		.ascii	"cpuss_interrupts_cm4_cti_0_IRQn\000"
 4038      735F696E 
 4038      74657272 
 4038      75707473 
 4038      5F636D34 
 4039              	.LASF110:
 4040 1faa 74637077 		.ascii	"tcpwm_1_interrupts_2_IRQn\000"
 4040      6D5F315F 
 4040      696E7465 
 4040      72727570 
 4040      74735F32 
 4041              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
