<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Litchi: mmu.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Litchi
   </div>
   <div id="projectbrief">Bugen&#39;s toy kernel</div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('mmu_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">mmu.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="mmu_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno"><a class="line" href="mmu_8h.html#a3bcce3f54511536d260c4a3d3bfecce6">    1</a></span>&#160;<span class="comment">// Adopted from JOS/xv6</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160; </div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="preprocessor">#ifndef JOS_INC_MMU_H</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="preprocessor">#define JOS_INC_MMU_H</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160; </div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * This file contains definitions for the x86 memory management unit (MMU),</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * including paging- and segmentation-related data structures and constants,</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * the %cr0, %cr4, and %eflags registers, and traps.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160; </div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *  Part 1.  Paging data structures and constants.</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160; </div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">// A linear address &#39;la&#39; has a three-part structure as follows:</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">// +--------10------+-------10-------+---------12----------+</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">// | Page Directory |   Page Table   | Offset within Page  |</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">// |      Index     |      Index     |                     |</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">// +----------------+----------------+---------------------+</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">//  \--- PDX(la) --/ \--- PTX(la) --/ \---- PGOFF(la) ----/</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">//  \---------- PGNUM(la) ----------/</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">// The PDX, PTX, PGOFF, and PGNUM macros decompose linear addresses as shown.</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">// To construct a linear address la from PDX(la), PTX(la), and PGOFF(la),</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">// use PGADDR(PDX(la), PTX(la), PGOFF(la)).</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160; </div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">// page number field of address</span></div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="mmu_8h.html#a30d84f8395d349f02d160f8d37afcd46">   32</a></span>&#160;<span class="preprocessor">#define PGNUM(la)   (((uintptr_t) (la)) &gt;&gt; PTXSHIFT)</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160; </div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">// page directory index</span></div>
<div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="mmu_8h.html#a1b00ddfafd303030fd16bee16a42a2ce">   35</a></span>&#160;<span class="preprocessor">#define PDX(la)     ((((uintptr_t) (la)) &gt;&gt; PDXSHIFT) &amp; 0x3FF)</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160; </div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">// page table index</span></div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="mmu_8h.html#ac744451cc21b0b24f37dd8f0d51b43fc">   38</a></span>&#160;<span class="preprocessor">#define PTX(la)     ((((uintptr_t) (la)) &gt;&gt; PTXSHIFT) &amp; 0x3FF)</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160; </div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">// offset in page</span></div>
<div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="mmu_8h.html#a9fa37a88da19d40e30cff5e1ed933c21">   41</a></span>&#160;<span class="preprocessor">#define PGOFF(la)   (((uintptr_t) (la)) &amp; 0xFFF)</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160; </div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// construct linear address from indexes and offset</span></div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="mmu_8h.html#a2e162e8ad6bc81877dd299db9fc87664">   44</a></span>&#160;<span class="preprocessor">#define PGADDR(d, t, o) ((void*) ((d) &lt;&lt; PDXSHIFT | (t) &lt;&lt; PTXSHIFT | (o)))</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160; </div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">// Page directory and page table constants.</span></div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="mmu_8h.html#af60ee3ecbf249497d0378c97201edfe8">   47</a></span>&#160;<span class="preprocessor">#define NPDENTRIES  1024        // page directory entries per page directory</span></div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="mmu_8h.html#a6318b16289e829d7f9719134ba08704f">   48</a></span>&#160;<span class="preprocessor">#define NPTENTRIES  1024        // page table entries per page table</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160; </div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="mmu_8h.html#a5f96cb6ae6670e023c407cc2f77e1704">   50</a></span>&#160;<span class="preprocessor">#define PGSIZE      4096        // bytes mapped by a page</span></div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="mmu_8h.html#a20d0b7c5f64f21a3fdc19cf44afe8ff2">   51</a></span>&#160;<span class="preprocessor">#define PGSHIFT     12      // log2(PGSIZE)</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160; </div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="mmu_8h.html#a28c1229acf69809be474fd0cda5c2bfa">   53</a></span>&#160;<span class="preprocessor">#define PTSIZE      (PGSIZE*NPTENTRIES) // bytes mapped by a page directory entry</span></div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="mmu_8h.html#a2c15062f44b5767fd4be9a8d399ee3d9">   54</a></span>&#160;<span class="preprocessor">#define PTSHIFT     22      // log2(PTSIZE)</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160; </div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="mmu_8h.html#a4424facfb4be6b056c05ec638d6347de">   56</a></span>&#160;<span class="preprocessor">#define PTXSHIFT    12      // offset of PTX in a linear address</span></div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="mmu_8h.html#a6d2227e0acbc6e206494b5e50f0c5297">   57</a></span>&#160;<span class="preprocessor">#define PDXSHIFT    22      // offset of PDX in a linear address</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160; </div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">// Page table/directory entry flags.</span></div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="mmu_8h.html#a89bd860de64c44cd8ebaca8dc311b5ac">   60</a></span>&#160;<span class="preprocessor">#define PTE_P       0x001   // Present</span></div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="mmu_8h.html#a058fcbcc3e1eab2c09c68b3e5221c545">   61</a></span>&#160;<span class="preprocessor">#define PTE_W       0x002   // Writeable</span></div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="mmu_8h.html#adced9836a1dc98d72849361e6ab03cda">   62</a></span>&#160;<span class="preprocessor">#define PTE_U       0x004   // User</span></div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="mmu_8h.html#a72dca8a3a88d5e77c35551286cc25f23">   63</a></span>&#160;<span class="preprocessor">#define PTE_PWT     0x008   // Write-Through</span></div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="mmu_8h.html#a120b9b6cd80216401185944eabc566c3">   64</a></span>&#160;<span class="preprocessor">#define PTE_PCD     0x010   // Cache-Disable</span></div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="mmu_8h.html#af2d908a8af1d94a6aaf803ab40fe0951">   65</a></span>&#160;<span class="preprocessor">#define PTE_A       0x020   // Accessed</span></div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="mmu_8h.html#ae80b38f12787d02087c4575c48c36d88">   66</a></span>&#160;<span class="preprocessor">#define PTE_D       0x040   // Dirty</span></div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="mmu_8h.html#ab499d5acd1363559590a7cfdcfadab46">   67</a></span>&#160;<span class="preprocessor">#define PTE_PS      0x080   // Page Size</span></div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="mmu_8h.html#a50cfccabb1927e67c7a0e3b90e8b0635">   68</a></span>&#160;<span class="preprocessor">#define PTE_G       0x100   // Global</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160; </div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">// The PTE_AVAIL bits aren&#39;t used by the kernel or interpreted by the</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">// hardware, so user processes are allowed to set them arbitrarily.</span></div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="mmu_8h.html#a1d894716737cbda455ae8bfe1c93f6cd">   72</a></span>&#160;<span class="preprocessor">#define PTE_AVAIL   0xE00   // Available for software use</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160; </div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">// Flags in PTE_SYSCALL may be used in system calls.  (Others may not.)</span></div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="mmu_8h.html#a79446980ae8e193901f8fcbc1ac7fd33">   75</a></span>&#160;<span class="preprocessor">#define PTE_SYSCALL (PTE_AVAIL | PTE_P | PTE_W | PTE_U)</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160; </div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">// Address in page table or page directory entry</span></div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="mmu_8h.html#a74b24f9b091875a5313370892e3f37a5">   78</a></span>&#160;<span class="preprocessor">#define PTE_ADDR(pte)   ((physaddr_t) (pte) &amp; ~0xFFF)</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160; </div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">// Control Register flags</span></div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="mmu_8h.html#aa899fa0a2a7dd414343fb2fada767622">   81</a></span>&#160;<span class="preprocessor">#define CR0_PE      0x00000001  // Protection Enable</span></div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="mmu_8h.html#a301019ca375756ccb75c7f207473e02d">   82</a></span>&#160;<span class="preprocessor">#define CR0_MP      0x00000002  // Monitor coProcessor</span></div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="mmu_8h.html#a39a8caf6348b3eae36171b43146025f6">   83</a></span>&#160;<span class="preprocessor">#define CR0_EM      0x00000004  // Emulation</span></div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="mmu_8h.html#af9f6d1ac01fd24519da378e16b91b023">   84</a></span>&#160;<span class="preprocessor">#define CR0_TS      0x00000008  // Task Switched</span></div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="mmu_8h.html#ad13fdf98c38ada8515b3d490feba86e7">   85</a></span>&#160;<span class="preprocessor">#define CR0_ET      0x00000010  // Extension Type</span></div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="mmu_8h.html#a219c459acf834242afdd99cda9c6a42c">   86</a></span>&#160;<span class="preprocessor">#define CR0_NE      0x00000020  // Numeric Errror</span></div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="mmu_8h.html#a2897f244bf55b3cf87c13869db57f6c8">   87</a></span>&#160;<span class="preprocessor">#define CR0_WP      0x00010000  // Write Protect</span></div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="mmu_8h.html#a88b8c1f08a286fdaf7b58e10e4223771">   88</a></span>&#160;<span class="preprocessor">#define CR0_AM      0x00040000  // Alignment Mask</span></div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="mmu_8h.html#a0e3e94dacd9aafa4721822a934c10d9e">   89</a></span>&#160;<span class="preprocessor">#define CR0_NW      0x20000000  // Not Writethrough</span></div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="mmu_8h.html#ae2abb4033838584afd1413b3fcfe3e20">   90</a></span>&#160;<span class="preprocessor">#define CR0_CD      0x40000000  // Cache Disable</span></div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="mmu_8h.html#a4f3b70ba40d96e55cae6026acc12cfed">   91</a></span>&#160;<span class="preprocessor">#define CR0_PG      0x80000000  // Paging</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160; </div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="mmu_8h.html#a92add74eb1a9c5057034487a15b7f941">   93</a></span>&#160;<span class="preprocessor">#define CR4_PCE     0x00000100  // Performance counter enable</span></div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="mmu_8h.html#a8cdcc96465b880dc37f3210e39e26317">   94</a></span>&#160;<span class="preprocessor">#define CR4_MCE     0x00000040  // Machine Check Enable</span></div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="mmu_8h.html#acdc818c9179c6112b2d065bd9d91a420">   95</a></span>&#160;<span class="preprocessor">#define CR4_PSE     0x00000010  // Page Size Extensions</span></div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="mmu_8h.html#aa91ada39839d383d1e01bb9859e54cd5">   96</a></span>&#160;<span class="preprocessor">#define CR4_DE      0x00000008  // Debugging Extensions</span></div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="mmu_8h.html#acc96e6133fb4103b631c2cc1e6cb1115">   97</a></span>&#160;<span class="preprocessor">#define CR4_TSD     0x00000004  // Time Stamp Disable</span></div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="mmu_8h.html#ab8a1ef093092453d29b2a8248820d9bd">   98</a></span>&#160;<span class="preprocessor">#define CR4_PVI     0x00000002  // Protected-Mode Virtual Interrupts</span></div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="mmu_8h.html#a3aec83d9449f58f6f1a09855bf7d3297">   99</a></span>&#160;<span class="preprocessor">#define CR4_VME     0x00000001  // V86 Mode Extensions</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160; </div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">// Eflags register</span></div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="mmu_8h.html#a1d4cd77f3325c9f7f53fb7c0f5e49009">  102</a></span>&#160;<span class="preprocessor">#define FL_CF       0x00000001  // Carry Flag</span></div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="mmu_8h.html#a1f1a4ea59207cc41d72dada6a4b0691c">  103</a></span>&#160;<span class="preprocessor">#define FL_PF       0x00000004  // Parity Flag</span></div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="mmu_8h.html#a4927c16122d3d544048432ad6f90b689">  104</a></span>&#160;<span class="preprocessor">#define FL_AF       0x00000010  // Auxiliary carry Flag</span></div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="mmu_8h.html#a66e0b71057f84fa675ccc3bc22c73be9">  105</a></span>&#160;<span class="preprocessor">#define FL_ZF       0x00000040  // Zero Flag</span></div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="mmu_8h.html#a6619f7a7aff26d04b23afcbc6660a58e">  106</a></span>&#160;<span class="preprocessor">#define FL_SF       0x00000080  // Sign Flag</span></div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="mmu_8h.html#abd949387acf746559a2287f6e404235c">  107</a></span>&#160;<span class="preprocessor">#define FL_TF       0x00000100  // Trap Flag</span></div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="mmu_8h.html#ab481068357bb42797aafe91864a2d085">  108</a></span>&#160;<span class="preprocessor">#define FL_IF       0x00000200  // Interrupt Flag</span></div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="mmu_8h.html#afa5551d2e2438dc958983396a1f580d3">  109</a></span>&#160;<span class="preprocessor">#define FL_DF       0x00000400  // Direction Flag</span></div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="mmu_8h.html#a94b53adb28e5c5d73f529569d58da643">  110</a></span>&#160;<span class="preprocessor">#define FL_OF       0x00000800  // Overflow Flag</span></div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="mmu_8h.html#a36ddfe6c6974596cd642138eee7dbe98">  111</a></span>&#160;<span class="preprocessor">#define FL_IOPL_MASK    0x00003000  // I/O Privilege Level bitmask</span></div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="mmu_8h.html#a3ed6d494edfe9cd89957726da3c20c2f">  112</a></span>&#160;<span class="preprocessor">#define FL_IOPL_0   0x00000000  //   IOPL == 0</span></div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="mmu_8h.html#acecae3043c790b6ed399d9a864c81595">  113</a></span>&#160;<span class="preprocessor">#define FL_IOPL_1   0x00001000  //   IOPL == 1</span></div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="mmu_8h.html#a4838447d144140d70f49776a3ca493de">  114</a></span>&#160;<span class="preprocessor">#define FL_IOPL_2   0x00002000  //   IOPL == 2</span></div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="mmu_8h.html#a65d57b1678c33e6c39cadb64457b36db">  115</a></span>&#160;<span class="preprocessor">#define FL_IOPL_3   0x00003000  //   IOPL == 3</span></div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="mmu_8h.html#ad5c3f2f9272df4c9d57a9487c4e1b50b">  116</a></span>&#160;<span class="preprocessor">#define FL_NT       0x00004000  // Nested Task</span></div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="mmu_8h.html#ade9786a06c1f327c37e1fe9ca3bc32b9">  117</a></span>&#160;<span class="preprocessor">#define FL_RF       0x00010000  // Resume Flag</span></div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="mmu_8h.html#af7c82bf7715d78873a56ed04dfa9bd97">  118</a></span>&#160;<span class="preprocessor">#define FL_VM       0x00020000  // Virtual 8086 mode</span></div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="mmu_8h.html#a9c71ec24fe8944c57bd3712b87644294">  119</a></span>&#160;<span class="preprocessor">#define FL_AC       0x00040000  // Alignment Check</span></div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="mmu_8h.html#a5a8a6171bb4d6954ea080ebccf18fcf9">  120</a></span>&#160;<span class="preprocessor">#define FL_VIF      0x00080000  // Virtual Interrupt Flag</span></div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="mmu_8h.html#ab5d8e8ca1f8cf4a7908f316435e25bb9">  121</a></span>&#160;<span class="preprocessor">#define FL_VIP      0x00100000  // Virtual Interrupt Pending</span></div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="mmu_8h.html#a23f8f7b48086df377376e84d0bf65009">  122</a></span>&#160;<span class="preprocessor">#define FL_ID       0x00200000  // ID flag</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160; </div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">// Page fault error codes</span></div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="mmu_8h.html#ab2c45f170e1fdddb6ef86c2dfc83375b">  125</a></span>&#160;<span class="preprocessor">#define FEC_PR      0x1 // Page fault caused by protection violation</span></div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="mmu_8h.html#a7de6c5dad8369f7cfa204d77779cf217">  126</a></span>&#160;<span class="preprocessor">#define FEC_WR      0x2 // Page fault caused by a write</span></div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="mmu_8h.html#a227afc53cbcd1ae79573832a1810bf0b">  127</a></span>&#160;<span class="preprocessor">#define FEC_U       0x4 // Page fault occured while in user mode</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160; </div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160; </div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment"> *  Part 2.  Segmentation data structures and constants.</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160; </div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#ifdef __ASSEMBLER__</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160; </div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment"> * Macros to build GDT entries in assembly.</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define SEG_NULL                        \</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">    .word 0, 0;                     \</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">    .byte 0, 0, 0, 0</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define SEG(type,base,lim)                  \</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">    .word (((lim) &gt;&gt; 12) &amp; 0xffff), ((base) &amp; 0xffff);  \</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">    .byte (((base) &gt;&gt; 16) &amp; 0xff), (0x90 | (type)),     \</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">        (0xC0 | (((lim) &gt;&gt; 28) &amp; 0xf)), (((base) &gt;&gt; 24) &amp; 0xff)</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160; </div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#else   // not __ASSEMBLER__</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160; </div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="types_8h.html">include/types.h</a>&gt;</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160; </div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">// Segment Descriptors</span></div>
<div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="struct_seg_desc.html">  154</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_seg_desc.html">SegDesc</a> {</div>
<div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="struct_seg_desc.html#a1c15a2d401b58847675c67f9961a2868">  155</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="struct_seg_desc.html#a1c15a2d401b58847675c67f9961a2868">sd_lim_15_0</a> : 16;  <span class="comment">// Low bits of segment limit</span></div>
<div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="struct_seg_desc.html#accb9d479f6e07985d769910a445c689c">  156</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="struct_seg_desc.html#accb9d479f6e07985d769910a445c689c">sd_base_15_0</a> : 16; <span class="comment">// Low bits of segment base address</span></div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="struct_seg_desc.html#a40d6b8b73cf986962aa605e675c8ec22">  157</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="struct_seg_desc.html#a40d6b8b73cf986962aa605e675c8ec22">sd_base_23_16</a> : 8; <span class="comment">// Middle bits of segment base address</span></div>
<div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="struct_seg_desc.html#a1ff2f1113fbcdfdbce28f21189f3b001">  158</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="struct_seg_desc.html#a1ff2f1113fbcdfdbce28f21189f3b001">sd_type</a> : 4;       <span class="comment">// Segment type (see STS_ constants)</span></div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="struct_seg_desc.html#a339644a03056de15512607a64cf9466a">  159</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="struct_seg_desc.html#a339644a03056de15512607a64cf9466a">sd_s</a> : 1;          <span class="comment">// 0 = system, 1 = application</span></div>
<div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="struct_seg_desc.html#a51c31826b8ef267bc730ffad435c9413">  160</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="struct_seg_desc.html#a51c31826b8ef267bc730ffad435c9413">sd_dpl</a> : 2;        <span class="comment">// Descriptor Privilege Level</span></div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="struct_seg_desc.html#a154777e85bff707e520dfa530c8b17c1">  161</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="struct_seg_desc.html#a154777e85bff707e520dfa530c8b17c1">sd_p</a> : 1;          <span class="comment">// Present</span></div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="struct_seg_desc.html#a2ff2fc9487e7da6c76a5626ed48c8c3f">  162</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="struct_seg_desc.html#a2ff2fc9487e7da6c76a5626ed48c8c3f">sd_lim_19_16</a> : 4;  <span class="comment">// High bits of segment limit</span></div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="struct_seg_desc.html#aee8bfa2f95be376f4571a2ada8e53fe5">  163</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="struct_seg_desc.html#aee8bfa2f95be376f4571a2ada8e53fe5">sd_avl</a> : 1;        <span class="comment">// Unused (available for software use)</span></div>
<div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="struct_seg_desc.html#a8239b07839d74bf5c5496d1e79cec86a">  164</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="struct_seg_desc.html#a8239b07839d74bf5c5496d1e79cec86a">sd_rsv1</a> : 1;       <span class="comment">// Reserved</span></div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="struct_seg_desc.html#a97c1dfc924938609405d08997fcc7bcc">  165</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="struct_seg_desc.html#a97c1dfc924938609405d08997fcc7bcc">sd_db</a> : 1;         <span class="comment">// 0 = 16-bit segment, 1 = 32-bit segment</span></div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="struct_seg_desc.html#ac93d774a448499c8fd0914f893aca5fb">  166</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="struct_seg_desc.html#ac93d774a448499c8fd0914f893aca5fb">sd_g</a> : 1;          <span class="comment">// Granularity: limit scaled by 4K when set</span></div>
<div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="struct_seg_desc.html#a46b6d12f8bc856a90e7319ed4ffd45c0">  167</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="struct_seg_desc.html#a46b6d12f8bc856a90e7319ed4ffd45c0">sd_base_31_24</a> : 8; <span class="comment">// High bits of segment base address</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;};</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">// Null segment</span></div>
<div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="mmu_8h.html#a594f82f31d1ed7189ad21c3af3279269">  170</a></span>&#160;<span class="preprocessor">#define SEG_NULL    { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 }</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">// Segment that is loadable but faults when used</span></div>
<div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="mmu_8h.html#a5168ef43e1f7a8f8a7f3d2f591c8b264">  172</a></span>&#160;<span class="preprocessor">#define SEG_FAULT   { 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0 }</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">// Normal segment</span></div>
<div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="mmu_8h.html#a1594ac4688d9f212e835fd38ff63e83f">  174</a></span>&#160;<span class="preprocessor">#define SEG(type, base, lim, dpl)                   \</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">{ ((lim) &gt;&gt; 12) &amp; 0xffff, (base) &amp; 0xffff, ((base) &gt;&gt; 16) &amp; 0xff,   \</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">    type, 1, dpl, 1, (unsigned) (lim) &gt;&gt; 28, 0, 0, 1, 1,        \</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">    (unsigned) (base) &gt;&gt; 24 }</span></div>
<div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="mmu_8h.html#abe69a1dd6290e2be017d58309495adb7">  178</a></span>&#160;<span class="preprocessor">#define SEG16(type, base, lim, dpl) (struct SegDesc)            \</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">{ (lim) &amp; 0xffff, (base) &amp; 0xffff, ((base) &gt;&gt; 16) &amp; 0xff,       \</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">    type, 1, dpl, 1, (unsigned) (lim) &gt;&gt; 16, 0, 0, 1, 0,        \</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">    (unsigned) (base) &gt;&gt; 24 }</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160; </div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !__ASSEMBLER__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160; </div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">// Application segment type bits</span></div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="mmu_8h.html#af30c683a434e0712fd83781307239cb9">  186</a></span>&#160;<span class="preprocessor">#define STA_X       0x8     // Executable segment</span></div>
<div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="mmu_8h.html#ad6f4adbc6fea020a7d9d18a5f709843e">  187</a></span>&#160;<span class="preprocessor">#define STA_E       0x4     // Expand down (non-executable segments)</span></div>
<div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="mmu_8h.html#ab4829c3150ed67ae0f00a103fb448a2f">  188</a></span>&#160;<span class="preprocessor">#define STA_C       0x4     // Conforming code segment (executable only)</span></div>
<div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="mmu_8h.html#a9321b5b232838b8b230c6b681be9a882">  189</a></span>&#160;<span class="preprocessor">#define STA_W       0x2     // Writeable (non-executable segments)</span></div>
<div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="mmu_8h.html#a6545a48f34a3fae1b04cf265f13bc8f3">  190</a></span>&#160;<span class="preprocessor">#define STA_R       0x2     // Readable (executable segments)</span></div>
<div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="mmu_8h.html#a18eb795a2eb72794f4de5b8087731607">  191</a></span>&#160;<span class="preprocessor">#define STA_A       0x1     // Accessed</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160; </div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">// System segment type bits</span></div>
<div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="mmu_8h.html#a92f6e9c3a88bc7b119e356214afb18d0">  194</a></span>&#160;<span class="preprocessor">#define STS_T16A    0x1     // Available 16-bit TSS</span></div>
<div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="mmu_8h.html#af82429cbe13d9fc970aa92082aa2b24f">  195</a></span>&#160;<span class="preprocessor">#define STS_LDT     0x2     // Local Descriptor Table</span></div>
<div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="mmu_8h.html#a24f6ddb5ba92dab5a68f7f2cded0bb3a">  196</a></span>&#160;<span class="preprocessor">#define STS_T16B    0x3     // Busy 16-bit TSS</span></div>
<div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="mmu_8h.html#a892428e720dfa978188d79cdd0380630">  197</a></span>&#160;<span class="preprocessor">#define STS_CG16    0x4     // 16-bit Call Gate</span></div>
<div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="mmu_8h.html#a52ec5ba90269a2040fc29d6a11e5c14c">  198</a></span>&#160;<span class="preprocessor">#define STS_TG      0x5     // Task Gate / Coum Transmitions</span></div>
<div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="mmu_8h.html#a8543847c09da13a951ab3009e49df956">  199</a></span>&#160;<span class="preprocessor">#define STS_IG16    0x6     // 16-bit Interrupt Gate</span></div>
<div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="mmu_8h.html#a16d083797e265f35ef2a8edade986463">  200</a></span>&#160;<span class="preprocessor">#define STS_TG16    0x7     // 16-bit Trap Gate</span></div>
<div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="mmu_8h.html#a1b27d53cef04c198f3b048345d28016c">  201</a></span>&#160;<span class="preprocessor">#define STS_T32A    0x9     // Available 32-bit TSS</span></div>
<div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="mmu_8h.html#af656e12a5bedfa79c0c3e02a3f01bab6">  202</a></span>&#160;<span class="preprocessor">#define STS_T32B    0xB     // Busy 32-bit TSS</span></div>
<div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="mmu_8h.html#aa7e0b3f01699a15c5c49c54de3750107">  203</a></span>&#160;<span class="preprocessor">#define STS_CG32    0xC     // 32-bit Call Gate</span></div>
<div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="mmu_8h.html#a14b54d1a503921b0c10993cdc6ff197b">  204</a></span>&#160;<span class="preprocessor">#define STS_IG32    0xE     // 32-bit Interrupt Gate</span></div>
<div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="mmu_8h.html#a734d7f1a24c70d7b410cf3a7cbe00093">  205</a></span>&#160;<span class="preprocessor">#define STS_TG32    0xF     // 32-bit Trap Gate</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160; </div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160; </div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment"> *  Part 3.  Traps.</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160; </div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLER__</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160; </div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">// Task state segment format (as described by the Pentium architecture book)</span></div>
<div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="struct_task_state.html">  217</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_task_state.html">TaskState</a> {</div>
<div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="struct_task_state.html#a93f65d216ab8273ebb1a40059fee459a">  218</a></span>&#160;    uint32_t <a class="code" href="struct_task_state.html#a93f65d216ab8273ebb1a40059fee459a">ts_link</a>;   <span class="comment">// Old ts selector</span></div>
<div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="struct_task_state.html#a14f08f451d348f203c80aef6b97e2758">  219</a></span>&#160;    <a class="code" href="types_8h.html#a09674b9e56fd7a93a2169aa9210deec7">uintptr_t</a> <a class="code" href="struct_task_state.html#a14f08f451d348f203c80aef6b97e2758">ts_esp0</a>;  <span class="comment">// Stack pointers and segment selectors</span></div>
<div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="struct_task_state.html#a17e1071781a2446764bbd8910d630359">  220</a></span>&#160;    uint16_t <a class="code" href="struct_task_state.html#a17e1071781a2446764bbd8910d630359">ts_ss0</a>;    <span class="comment">//   after an increase in privilege level</span></div>
<div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="struct_task_state.html#aac0919254d25092e6322207b10cd2e03">  221</a></span>&#160;    uint16_t <a class="code" href="struct_task_state.html#aac0919254d25092e6322207b10cd2e03">ts_padding1</a>;</div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="struct_task_state.html#ae6c42da1ab878f85a67feea96a45fd66">  222</a></span>&#160;    <a class="code" href="types_8h.html#a09674b9e56fd7a93a2169aa9210deec7">uintptr_t</a> <a class="code" href="struct_task_state.html#ae6c42da1ab878f85a67feea96a45fd66">ts_esp1</a>;</div>
<div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="struct_task_state.html#aebda858d0723acdb0df69cf416dd09a8">  223</a></span>&#160;    uint16_t <a class="code" href="struct_task_state.html#aebda858d0723acdb0df69cf416dd09a8">ts_ss1</a>;</div>
<div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="struct_task_state.html#a12c0520f6438a29a4ca7cf71fd101168">  224</a></span>&#160;    uint16_t <a class="code" href="struct_task_state.html#a12c0520f6438a29a4ca7cf71fd101168">ts_padding2</a>;</div>
<div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="struct_task_state.html#aa4b6b2c32b43ff2244f9a34ce2cb774f">  225</a></span>&#160;    <a class="code" href="types_8h.html#a09674b9e56fd7a93a2169aa9210deec7">uintptr_t</a> <a class="code" href="struct_task_state.html#aa4b6b2c32b43ff2244f9a34ce2cb774f">ts_esp2</a>;</div>
<div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="struct_task_state.html#a4a8ee99fbf6852020cae458e688e30a1">  226</a></span>&#160;    uint16_t <a class="code" href="struct_task_state.html#a4a8ee99fbf6852020cae458e688e30a1">ts_ss2</a>;</div>
<div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="struct_task_state.html#ae2993ca4c807338bc60cf1c0b8df984c">  227</a></span>&#160;    uint16_t <a class="code" href="struct_task_state.html#ae2993ca4c807338bc60cf1c0b8df984c">ts_padding3</a>;</div>
<div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="struct_task_state.html#ac66877276e1a87ce88f00461d833e75f">  228</a></span>&#160;    <a class="code" href="types_8h.html#a352786d1b241729e28a1a8e6ab39384d">physaddr_t</a> <a class="code" href="struct_task_state.html#ac66877276e1a87ce88f00461d833e75f">ts_cr3</a>;  <span class="comment">// Page directory base</span></div>
<div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="struct_task_state.html#ae7da36c879408191ad8ecc7a5b86a572">  229</a></span>&#160;    <a class="code" href="types_8h.html#a09674b9e56fd7a93a2169aa9210deec7">uintptr_t</a> <a class="code" href="struct_task_state.html#ae7da36c879408191ad8ecc7a5b86a572">ts_eip</a>;   <span class="comment">// Saved state from last task switch</span></div>
<div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="struct_task_state.html#aeb89cfab79e816ece25c75d32cb33e8e">  230</a></span>&#160;    uint32_t <a class="code" href="struct_task_state.html#aeb89cfab79e816ece25c75d32cb33e8e">ts_eflags</a>;</div>
<div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="struct_task_state.html#a8ebdc2747f69b61f1e9b623536620671">  231</a></span>&#160;    uint32_t <a class="code" href="struct_task_state.html#a8ebdc2747f69b61f1e9b623536620671">ts_eax</a>;    <span class="comment">// More saved state (registers)</span></div>
<div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="struct_task_state.html#a96c32e148216265c37aa7ed878cd90cd">  232</a></span>&#160;    uint32_t <a class="code" href="struct_task_state.html#a96c32e148216265c37aa7ed878cd90cd">ts_ecx</a>;</div>
<div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="struct_task_state.html#aa4f6a5094c5a2b3d4d4934c1ea512d45">  233</a></span>&#160;    uint32_t <a class="code" href="struct_task_state.html#aa4f6a5094c5a2b3d4d4934c1ea512d45">ts_edx</a>;</div>
<div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="struct_task_state.html#a687fd0741ee619582af0ea8d4bc09e6c">  234</a></span>&#160;    uint32_t <a class="code" href="struct_task_state.html#a687fd0741ee619582af0ea8d4bc09e6c">ts_ebx</a>;</div>
<div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="struct_task_state.html#aee3b063960fa29d4f537ebfbaa5cc74c">  235</a></span>&#160;    <a class="code" href="types_8h.html#a09674b9e56fd7a93a2169aa9210deec7">uintptr_t</a> <a class="code" href="struct_task_state.html#aee3b063960fa29d4f537ebfbaa5cc74c">ts_esp</a>;</div>
<div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="struct_task_state.html#ac412a55f1cc0aad45380275696898ca6">  236</a></span>&#160;    <a class="code" href="types_8h.html#a09674b9e56fd7a93a2169aa9210deec7">uintptr_t</a> <a class="code" href="struct_task_state.html#ac412a55f1cc0aad45380275696898ca6">ts_ebp</a>;</div>
<div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="struct_task_state.html#ac061f28f0cdfb524873eab823a669d6b">  237</a></span>&#160;    uint32_t <a class="code" href="struct_task_state.html#ac061f28f0cdfb524873eab823a669d6b">ts_esi</a>;</div>
<div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="struct_task_state.html#a5c2824d112cea782b167dc0387243df3">  238</a></span>&#160;    uint32_t <a class="code" href="struct_task_state.html#a5c2824d112cea782b167dc0387243df3">ts_edi</a>;</div>
<div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="struct_task_state.html#aed457640ec93f57789fef18f4eaea829">  239</a></span>&#160;    uint16_t <a class="code" href="struct_task_state.html#aed457640ec93f57789fef18f4eaea829">ts_es</a>;     <span class="comment">// Even more saved state (segment selectors)</span></div>
<div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="struct_task_state.html#af309554ae9d54c1572df2bce4c200b5b">  240</a></span>&#160;    uint16_t <a class="code" href="struct_task_state.html#af309554ae9d54c1572df2bce4c200b5b">ts_padding4</a>;</div>
<div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="struct_task_state.html#a285e6608a1a46cc1c55a47b844f3cd9a">  241</a></span>&#160;    uint16_t <a class="code" href="struct_task_state.html#a285e6608a1a46cc1c55a47b844f3cd9a">ts_cs</a>;</div>
<div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="struct_task_state.html#ad47dfa7eb4b721dbb0de6ce10827c88a">  242</a></span>&#160;    uint16_t <a class="code" href="struct_task_state.html#ad47dfa7eb4b721dbb0de6ce10827c88a">ts_padding5</a>;</div>
<div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="struct_task_state.html#a67adc8406718710fc55ce5830cb6ef56">  243</a></span>&#160;    uint16_t <a class="code" href="struct_task_state.html#a67adc8406718710fc55ce5830cb6ef56">ts_ss</a>;</div>
<div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="struct_task_state.html#ac53b9ebf067c0df3a3ec462a8deb93c2">  244</a></span>&#160;    uint16_t <a class="code" href="struct_task_state.html#ac53b9ebf067c0df3a3ec462a8deb93c2">ts_padding6</a>;</div>
<div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="struct_task_state.html#a5df17a9363b317cca65c2cfafe30e940">  245</a></span>&#160;    uint16_t <a class="code" href="struct_task_state.html#a5df17a9363b317cca65c2cfafe30e940">ts_ds</a>;</div>
<div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="struct_task_state.html#a7ee8aa1047f570c2bc06b3e6d769f4a8">  246</a></span>&#160;    uint16_t <a class="code" href="struct_task_state.html#a7ee8aa1047f570c2bc06b3e6d769f4a8">ts_padding7</a>;</div>
<div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="struct_task_state.html#a7dc052baada0c4ece5da2e4128964029">  247</a></span>&#160;    uint16_t <a class="code" href="struct_task_state.html#a7dc052baada0c4ece5da2e4128964029">ts_fs</a>;</div>
<div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="struct_task_state.html#ad36d53ec6e74012ca08d6d2a831d4352">  248</a></span>&#160;    uint16_t <a class="code" href="struct_task_state.html#ad36d53ec6e74012ca08d6d2a831d4352">ts_padding8</a>;</div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="struct_task_state.html#ab6cd0931553c254477c1eb26fc46919c">  249</a></span>&#160;    uint16_t <a class="code" href="struct_task_state.html#ab6cd0931553c254477c1eb26fc46919c">ts_gs</a>;</div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="struct_task_state.html#a88863e7f74206afe749dd147b326a05e">  250</a></span>&#160;    uint16_t <a class="code" href="struct_task_state.html#a88863e7f74206afe749dd147b326a05e">ts_padding9</a>;</div>
<div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="struct_task_state.html#abe7596ac93c93489d496e5ab4f7d2a3b">  251</a></span>&#160;    uint16_t <a class="code" href="struct_task_state.html#abe7596ac93c93489d496e5ab4f7d2a3b">ts_ldt</a>;</div>
<div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="struct_task_state.html#aa14eef4ec473f78613eceb91ec068998">  252</a></span>&#160;    uint16_t <a class="code" href="struct_task_state.html#aa14eef4ec473f78613eceb91ec068998">ts_padding10</a>;</div>
<div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="struct_task_state.html#a105b0a143768a9cf79f39f1ad56861bc">  253</a></span>&#160;    uint16_t <a class="code" href="struct_task_state.html#a105b0a143768a9cf79f39f1ad56861bc">ts_t</a>;      <span class="comment">// Trap on task switch</span></div>
<div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="struct_task_state.html#ae84f8ff3413e24ef86b4bb31d0c44032">  254</a></span>&#160;    uint16_t <a class="code" href="struct_task_state.html#ae84f8ff3413e24ef86b4bb31d0c44032">ts_iomb</a>;   <span class="comment">// I/O map base address</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;};</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160; </div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">// Gate descriptors for interrupts and traps</span></div>
<div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="struct_gate_desc.html">  258</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_gate_desc.html">GateDesc</a> {</div>
<div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="struct_gate_desc.html#ab5f27f744da6196217d03566d2a91a8c">  259</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="struct_gate_desc.html#ab5f27f744da6196217d03566d2a91a8c">gd_off_15_0</a> : 16;   <span class="comment">// low 16 bits of offset in segment</span></div>
<div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="struct_gate_desc.html#ac0864ed9ccd88b3e84a5ccfb05891a1e">  260</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="struct_gate_desc.html#ac0864ed9ccd88b3e84a5ccfb05891a1e">gd_sel</a> : 16;        <span class="comment">// segment selector</span></div>
<div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="struct_gate_desc.html#afd87a019cf3b0e4a9bb1a5f85be81c99">  261</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="struct_gate_desc.html#afd87a019cf3b0e4a9bb1a5f85be81c99">gd_args</a> : 5;        <span class="comment">// # args, 0 for interrupt/trap gates</span></div>
<div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="struct_gate_desc.html#a3a2e77d2614c7658630dbf485dcd6da4">  262</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="struct_gate_desc.html#a3a2e77d2614c7658630dbf485dcd6da4">gd_rsv1</a> : 3;        <span class="comment">// reserved(should be zero I guess)</span></div>
<div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="struct_gate_desc.html#ae2dd6b69f85f66a6777e2d8b4bc0b3e6">  263</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="struct_gate_desc.html#ae2dd6b69f85f66a6777e2d8b4bc0b3e6">gd_type</a> : 4;        <span class="comment">// type(STS_{TG,IG32,TG32})</span></div>
<div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="struct_gate_desc.html#a78f19896e4e3f8968792d935481bc8e5">  264</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="struct_gate_desc.html#a78f19896e4e3f8968792d935481bc8e5">gd_s</a> : 1;           <span class="comment">// must be 0 (system)</span></div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="struct_gate_desc.html#a052af26bf871bfa7d4e18fa51829893f">  265</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="struct_gate_desc.html#a052af26bf871bfa7d4e18fa51829893f">gd_dpl</a> : 2;         <span class="comment">// descriptor(meaning new) privilege level</span></div>
<div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="struct_gate_desc.html#a1c9f25d505cb33f1cd479984c5293542">  266</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="struct_gate_desc.html#a1c9f25d505cb33f1cd479984c5293542">gd_p</a> : 1;           <span class="comment">// Present</span></div>
<div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="struct_gate_desc.html#ae6c11db7322dc23f77eeb320338c3426">  267</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="struct_gate_desc.html#ae6c11db7322dc23f77eeb320338c3426">gd_off_31_16</a> : 16;  <span class="comment">// high bits of offset in segment</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;};</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160; </div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">// Set up a normal interrupt/trap gate descriptor.</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">// - istrap: 1 for a trap (= exception) gate, 0 for an interrupt gate.</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    <span class="comment">//   see section 9.6.1.3 of the i386 reference: &quot;The difference between</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    <span class="comment">//   an interrupt gate and a trap gate is in the effect on IF (the</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    <span class="comment">//   interrupt-enable flag). An interrupt that vectors through an</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    <span class="comment">//   interrupt gate resets IF, thereby preventing other interrupts from</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    <span class="comment">//   interfering with the current interrupt handler. A subsequent IRET</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    <span class="comment">//   instruction restores IF to the value in the EFLAGS image on the</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    <span class="comment">//   stack. An interrupt through a trap gate does not change IF.&quot;</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">// - sel: Code segment selector for interrupt/trap handler</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">// - off: Offset in code segment for interrupt/trap handler</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">// - dpl: Descriptor Privilege Level -</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">//    the privilege level required for software to invoke</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">//    this interrupt/trap gate explicitly using an int instruction.</span></div>
<div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="mmu_8h.html#ac6b778fc40b5b707120a75be3b9f7225">  284</a></span>&#160;<span class="preprocessor">#define SETGATE(gate, istrap, sel, off, dpl)            \</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">{                               \</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">    (gate).gd_off_15_0 = (uint32_t) (off) &amp; 0xffff;     \</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">    (gate).gd_sel = (sel);                  \</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">    (gate).gd_args = 0;                 \</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">    (gate).gd_rsv1 = 0;                 \</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">    (gate).gd_type = (istrap) ? STS_TG32 : STS_IG32;    \</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">    (gate).gd_s = 0;                    \</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">    (gate).gd_dpl = (dpl);                  \</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">    (gate).gd_p = 1;                    \</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">    (gate).gd_off_31_16 = (uint32_t) (off) &gt;&gt; 16;       \</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">}</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160; </div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">// Set up a call gate descriptor.</span></div>
<div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="mmu_8h.html#ae7d3fee1cc0d492540f3b52b8d39bf76">  298</a></span>&#160;<span class="preprocessor">#define SETCALLGATE(gate, sel, off, dpl)                    \</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">{                               \</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">    (gate).gd_off_15_0 = (uint32_t) (off) &amp; 0xffff;     \</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">    (gate).gd_sel = (sel);                  \</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">    (gate).gd_args = 0;                 \</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">    (gate).gd_rsv1 = 0;                 \</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">    (gate).gd_type = STS_CG32;              \</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">    (gate).gd_s = 0;                    \</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">    (gate).gd_dpl = (dpl);                  \</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">    (gate).gd_p = 1;                    \</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">    (gate).gd_off_31_16 = (uint32_t) (off) &gt;&gt; 16;       \</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">}</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160; </div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">// Pseudo-descriptors used for LGDT, LLDT and LIDT instructions.</span></div>
<div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="struct_pseudo_desc.html">  312</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_pseudo_desc.html">PseudoDesc</a> {</div>
<div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="struct_pseudo_desc.html#a8fd6db8a5e86c662cb3b0ce6024f9a1d">  313</a></span>&#160;    uint16_t <a class="code" href="struct_pseudo_desc.html#a8fd6db8a5e86c662cb3b0ce6024f9a1d">pd_lim</a>;        <span class="comment">// Limit</span></div>
<div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="struct_pseudo_desc.html#aade4483aa156060435eb7140c7f10fab">  314</a></span>&#160;    uint32_t <a class="code" href="struct_pseudo_desc.html#aade4483aa156060435eb7140c7f10fab">pd_base</a>;       <span class="comment">// Base address</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;} <a class="code" href="mmu_8h.html#a2fdec52345b3d0f71a87b0bf8501992c">__attribute__</a> ((packed));</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160; </div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !__ASSEMBLER__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160; </div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !JOS_INC_MMU_H */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="astruct_task_state_html_a17e1071781a2446764bbd8910d630359"><div class="ttname"><a href="struct_task_state.html#a17e1071781a2446764bbd8910d630359">TaskState::ts_ss0</a></div><div class="ttdeci">uint16_t ts_ss0</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00220">mmu.h:220</a></div></div>
<div class="ttc" id="astruct_gate_desc_html"><div class="ttname"><a href="struct_gate_desc.html">GateDesc</a></div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00258">mmu.h:258</a></div></div>
<div class="ttc" id="astruct_task_state_html_aeb89cfab79e816ece25c75d32cb33e8e"><div class="ttname"><a href="struct_task_state.html#aeb89cfab79e816ece25c75d32cb33e8e">TaskState::ts_eflags</a></div><div class="ttdeci">uint32_t ts_eflags</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00230">mmu.h:230</a></div></div>
<div class="ttc" id="astruct_task_state_html_ac412a55f1cc0aad45380275696898ca6"><div class="ttname"><a href="struct_task_state.html#ac412a55f1cc0aad45380275696898ca6">TaskState::ts_ebp</a></div><div class="ttdeci">uintptr_t ts_ebp</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00236">mmu.h:236</a></div></div>
<div class="ttc" id="astruct_task_state_html_a93f65d216ab8273ebb1a40059fee459a"><div class="ttname"><a href="struct_task_state.html#a93f65d216ab8273ebb1a40059fee459a">TaskState::ts_link</a></div><div class="ttdeci">uint32_t ts_link</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00218">mmu.h:218</a></div></div>
<div class="ttc" id="astruct_gate_desc_html_ae6c11db7322dc23f77eeb320338c3426"><div class="ttname"><a href="struct_gate_desc.html#ae6c11db7322dc23f77eeb320338c3426">GateDesc::gd_off_31_16</a></div><div class="ttdeci">unsigned gd_off_31_16</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00267">mmu.h:267</a></div></div>
<div class="ttc" id="astruct_task_state_html_ae7da36c879408191ad8ecc7a5b86a572"><div class="ttname"><a href="struct_task_state.html#ae7da36c879408191ad8ecc7a5b86a572">TaskState::ts_eip</a></div><div class="ttdeci">uintptr_t ts_eip</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00229">mmu.h:229</a></div></div>
<div class="ttc" id="astruct_gate_desc_html_afd87a019cf3b0e4a9bb1a5f85be81c99"><div class="ttname"><a href="struct_gate_desc.html#afd87a019cf3b0e4a9bb1a5f85be81c99">GateDesc::gd_args</a></div><div class="ttdeci">unsigned gd_args</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00261">mmu.h:261</a></div></div>
<div class="ttc" id="atypes_8h_html"><div class="ttname"><a href="types_8h.html">types.h</a></div></div>
<div class="ttc" id="astruct_gate_desc_html_a78f19896e4e3f8968792d935481bc8e5"><div class="ttname"><a href="struct_gate_desc.html#a78f19896e4e3f8968792d935481bc8e5">GateDesc::gd_s</a></div><div class="ttdeci">unsigned gd_s</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00264">mmu.h:264</a></div></div>
<div class="ttc" id="astruct_gate_desc_html_ae2dd6b69f85f66a6777e2d8b4bc0b3e6"><div class="ttname"><a href="struct_gate_desc.html#ae2dd6b69f85f66a6777e2d8b4bc0b3e6">GateDesc::gd_type</a></div><div class="ttdeci">unsigned gd_type</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00263">mmu.h:263</a></div></div>
<div class="ttc" id="astruct_task_state_html_ac061f28f0cdfb524873eab823a669d6b"><div class="ttname"><a href="struct_task_state.html#ac061f28f0cdfb524873eab823a669d6b">TaskState::ts_esi</a></div><div class="ttdeci">uint32_t ts_esi</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00237">mmu.h:237</a></div></div>
<div class="ttc" id="astruct_gate_desc_html_a3a2e77d2614c7658630dbf485dcd6da4"><div class="ttname"><a href="struct_gate_desc.html#a3a2e77d2614c7658630dbf485dcd6da4">GateDesc::gd_rsv1</a></div><div class="ttdeci">unsigned gd_rsv1</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00262">mmu.h:262</a></div></div>
<div class="ttc" id="astruct_task_state_html_abe7596ac93c93489d496e5ab4f7d2a3b"><div class="ttname"><a href="struct_task_state.html#abe7596ac93c93489d496e5ab4f7d2a3b">TaskState::ts_ldt</a></div><div class="ttdeci">uint16_t ts_ldt</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00251">mmu.h:251</a></div></div>
<div class="ttc" id="astruct_task_state_html_ad36d53ec6e74012ca08d6d2a831d4352"><div class="ttname"><a href="struct_task_state.html#ad36d53ec6e74012ca08d6d2a831d4352">TaskState::ts_padding8</a></div><div class="ttdeci">uint16_t ts_padding8</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00248">mmu.h:248</a></div></div>
<div class="ttc" id="astruct_seg_desc_html_aee8bfa2f95be376f4571a2ada8e53fe5"><div class="ttname"><a href="struct_seg_desc.html#aee8bfa2f95be376f4571a2ada8e53fe5">SegDesc::sd_avl</a></div><div class="ttdeci">unsigned sd_avl</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00163">mmu.h:163</a></div></div>
<div class="ttc" id="astruct_seg_desc_html_a51c31826b8ef267bc730ffad435c9413"><div class="ttname"><a href="struct_seg_desc.html#a51c31826b8ef267bc730ffad435c9413">SegDesc::sd_dpl</a></div><div class="ttdeci">unsigned sd_dpl</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00160">mmu.h:160</a></div></div>
<div class="ttc" id="astruct_task_state_html_aac0919254d25092e6322207b10cd2e03"><div class="ttname"><a href="struct_task_state.html#aac0919254d25092e6322207b10cd2e03">TaskState::ts_padding1</a></div><div class="ttdeci">uint16_t ts_padding1</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00221">mmu.h:221</a></div></div>
<div class="ttc" id="astruct_seg_desc_html_a97c1dfc924938609405d08997fcc7bcc"><div class="ttname"><a href="struct_seg_desc.html#a97c1dfc924938609405d08997fcc7bcc">SegDesc::sd_db</a></div><div class="ttdeci">unsigned sd_db</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00165">mmu.h:165</a></div></div>
<div class="ttc" id="astruct_pseudo_desc_html"><div class="ttname"><a href="struct_pseudo_desc.html">PseudoDesc</a></div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00312">mmu.h:312</a></div></div>
<div class="ttc" id="astruct_seg_desc_html"><div class="ttname"><a href="struct_seg_desc.html">SegDesc</a></div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00154">mmu.h:154</a></div></div>
<div class="ttc" id="astruct_seg_desc_html_ac93d774a448499c8fd0914f893aca5fb"><div class="ttname"><a href="struct_seg_desc.html#ac93d774a448499c8fd0914f893aca5fb">SegDesc::sd_g</a></div><div class="ttdeci">unsigned sd_g</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00166">mmu.h:166</a></div></div>
<div class="ttc" id="astruct_pseudo_desc_html_aade4483aa156060435eb7140c7f10fab"><div class="ttname"><a href="struct_pseudo_desc.html#aade4483aa156060435eb7140c7f10fab">PseudoDesc::pd_base</a></div><div class="ttdeci">uint32_t pd_base</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00314">mmu.h:314</a></div></div>
<div class="ttc" id="astruct_task_state_html_ad47dfa7eb4b721dbb0de6ce10827c88a"><div class="ttname"><a href="struct_task_state.html#ad47dfa7eb4b721dbb0de6ce10827c88a">TaskState::ts_padding5</a></div><div class="ttdeci">uint16_t ts_padding5</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00242">mmu.h:242</a></div></div>
<div class="ttc" id="astruct_task_state_html_ac53b9ebf067c0df3a3ec462a8deb93c2"><div class="ttname"><a href="struct_task_state.html#ac53b9ebf067c0df3a3ec462a8deb93c2">TaskState::ts_padding6</a></div><div class="ttdeci">uint16_t ts_padding6</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00244">mmu.h:244</a></div></div>
<div class="ttc" id="astruct_seg_desc_html_a40d6b8b73cf986962aa605e675c8ec22"><div class="ttname"><a href="struct_seg_desc.html#a40d6b8b73cf986962aa605e675c8ec22">SegDesc::sd_base_23_16</a></div><div class="ttdeci">unsigned sd_base_23_16</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00157">mmu.h:157</a></div></div>
<div class="ttc" id="astruct_task_state_html_aee3b063960fa29d4f537ebfbaa5cc74c"><div class="ttname"><a href="struct_task_state.html#aee3b063960fa29d4f537ebfbaa5cc74c">TaskState::ts_esp</a></div><div class="ttdeci">uintptr_t ts_esp</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00235">mmu.h:235</a></div></div>
<div class="ttc" id="astruct_task_state_html_af309554ae9d54c1572df2bce4c200b5b"><div class="ttname"><a href="struct_task_state.html#af309554ae9d54c1572df2bce4c200b5b">TaskState::ts_padding4</a></div><div class="ttdeci">uint16_t ts_padding4</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00240">mmu.h:240</a></div></div>
<div class="ttc" id="astruct_task_state_html_ab6cd0931553c254477c1eb26fc46919c"><div class="ttname"><a href="struct_task_state.html#ab6cd0931553c254477c1eb26fc46919c">TaskState::ts_gs</a></div><div class="ttdeci">uint16_t ts_gs</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00249">mmu.h:249</a></div></div>
<div class="ttc" id="astruct_seg_desc_html_a1ff2f1113fbcdfdbce28f21189f3b001"><div class="ttname"><a href="struct_seg_desc.html#a1ff2f1113fbcdfdbce28f21189f3b001">SegDesc::sd_type</a></div><div class="ttdeci">unsigned sd_type</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00158">mmu.h:158</a></div></div>
<div class="ttc" id="astruct_seg_desc_html_a339644a03056de15512607a64cf9466a"><div class="ttname"><a href="struct_seg_desc.html#a339644a03056de15512607a64cf9466a">SegDesc::sd_s</a></div><div class="ttdeci">unsigned sd_s</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00159">mmu.h:159</a></div></div>
<div class="ttc" id="astruct_task_state_html_a88863e7f74206afe749dd147b326a05e"><div class="ttname"><a href="struct_task_state.html#a88863e7f74206afe749dd147b326a05e">TaskState::ts_padding9</a></div><div class="ttdeci">uint16_t ts_padding9</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00250">mmu.h:250</a></div></div>
<div class="ttc" id="astruct_pseudo_desc_html_a8fd6db8a5e86c662cb3b0ce6024f9a1d"><div class="ttname"><a href="struct_pseudo_desc.html#a8fd6db8a5e86c662cb3b0ce6024f9a1d">PseudoDesc::pd_lim</a></div><div class="ttdeci">uint16_t pd_lim</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00313">mmu.h:313</a></div></div>
<div class="ttc" id="astruct_task_state_html_a687fd0741ee619582af0ea8d4bc09e6c"><div class="ttname"><a href="struct_task_state.html#a687fd0741ee619582af0ea8d4bc09e6c">TaskState::ts_ebx</a></div><div class="ttdeci">uint32_t ts_ebx</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00234">mmu.h:234</a></div></div>
<div class="ttc" id="ammu_8h_html_a2fdec52345b3d0f71a87b0bf8501992c"><div class="ttname"><a href="mmu_8h.html#a2fdec52345b3d0f71a87b0bf8501992c">__attribute__</a></div><div class="ttdeci">struct PseudoDesc __attribute__((packed))</div></div>
<div class="ttc" id="astruct_seg_desc_html_a46b6d12f8bc856a90e7319ed4ffd45c0"><div class="ttname"><a href="struct_seg_desc.html#a46b6d12f8bc856a90e7319ed4ffd45c0">SegDesc::sd_base_31_24</a></div><div class="ttdeci">unsigned sd_base_31_24</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00167">mmu.h:167</a></div></div>
<div class="ttc" id="astruct_task_state_html_a105b0a143768a9cf79f39f1ad56861bc"><div class="ttname"><a href="struct_task_state.html#a105b0a143768a9cf79f39f1ad56861bc">TaskState::ts_t</a></div><div class="ttdeci">uint16_t ts_t</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00253">mmu.h:253</a></div></div>
<div class="ttc" id="astruct_task_state_html_ae6c42da1ab878f85a67feea96a45fd66"><div class="ttname"><a href="struct_task_state.html#ae6c42da1ab878f85a67feea96a45fd66">TaskState::ts_esp1</a></div><div class="ttdeci">uintptr_t ts_esp1</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00222">mmu.h:222</a></div></div>
<div class="ttc" id="astruct_task_state_html"><div class="ttname"><a href="struct_task_state.html">TaskState</a></div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00217">mmu.h:217</a></div></div>
<div class="ttc" id="astruct_seg_desc_html_a1c15a2d401b58847675c67f9961a2868"><div class="ttname"><a href="struct_seg_desc.html#a1c15a2d401b58847675c67f9961a2868">SegDesc::sd_lim_15_0</a></div><div class="ttdeci">unsigned sd_lim_15_0</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00155">mmu.h:155</a></div></div>
<div class="ttc" id="astruct_task_state_html_a96c32e148216265c37aa7ed878cd90cd"><div class="ttname"><a href="struct_task_state.html#a96c32e148216265c37aa7ed878cd90cd">TaskState::ts_ecx</a></div><div class="ttdeci">uint32_t ts_ecx</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00232">mmu.h:232</a></div></div>
<div class="ttc" id="astruct_task_state_html_aebda858d0723acdb0df69cf416dd09a8"><div class="ttname"><a href="struct_task_state.html#aebda858d0723acdb0df69cf416dd09a8">TaskState::ts_ss1</a></div><div class="ttdeci">uint16_t ts_ss1</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00223">mmu.h:223</a></div></div>
<div class="ttc" id="astruct_task_state_html_a285e6608a1a46cc1c55a47b844f3cd9a"><div class="ttname"><a href="struct_task_state.html#a285e6608a1a46cc1c55a47b844f3cd9a">TaskState::ts_cs</a></div><div class="ttdeci">uint16_t ts_cs</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00241">mmu.h:241</a></div></div>
<div class="ttc" id="astruct_task_state_html_a7dc052baada0c4ece5da2e4128964029"><div class="ttname"><a href="struct_task_state.html#a7dc052baada0c4ece5da2e4128964029">TaskState::ts_fs</a></div><div class="ttdeci">uint16_t ts_fs</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00247">mmu.h:247</a></div></div>
<div class="ttc" id="astruct_task_state_html_a67adc8406718710fc55ce5830cb6ef56"><div class="ttname"><a href="struct_task_state.html#a67adc8406718710fc55ce5830cb6ef56">TaskState::ts_ss</a></div><div class="ttdeci">uint16_t ts_ss</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00243">mmu.h:243</a></div></div>
<div class="ttc" id="astruct_seg_desc_html_a154777e85bff707e520dfa530c8b17c1"><div class="ttname"><a href="struct_seg_desc.html#a154777e85bff707e520dfa530c8b17c1">SegDesc::sd_p</a></div><div class="ttdeci">unsigned sd_p</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00161">mmu.h:161</a></div></div>
<div class="ttc" id="astruct_task_state_html_a4a8ee99fbf6852020cae458e688e30a1"><div class="ttname"><a href="struct_task_state.html#a4a8ee99fbf6852020cae458e688e30a1">TaskState::ts_ss2</a></div><div class="ttdeci">uint16_t ts_ss2</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00226">mmu.h:226</a></div></div>
<div class="ttc" id="astruct_gate_desc_html_ab5f27f744da6196217d03566d2a91a8c"><div class="ttname"><a href="struct_gate_desc.html#ab5f27f744da6196217d03566d2a91a8c">GateDesc::gd_off_15_0</a></div><div class="ttdeci">unsigned gd_off_15_0</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00259">mmu.h:259</a></div></div>
<div class="ttc" id="astruct_task_state_html_ac66877276e1a87ce88f00461d833e75f"><div class="ttname"><a href="struct_task_state.html#ac66877276e1a87ce88f00461d833e75f">TaskState::ts_cr3</a></div><div class="ttdeci">physaddr_t ts_cr3</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00228">mmu.h:228</a></div></div>
<div class="ttc" id="astruct_gate_desc_html_a052af26bf871bfa7d4e18fa51829893f"><div class="ttname"><a href="struct_gate_desc.html#a052af26bf871bfa7d4e18fa51829893f">GateDesc::gd_dpl</a></div><div class="ttdeci">unsigned gd_dpl</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00265">mmu.h:265</a></div></div>
<div class="ttc" id="astruct_task_state_html_aa14eef4ec473f78613eceb91ec068998"><div class="ttname"><a href="struct_task_state.html#aa14eef4ec473f78613eceb91ec068998">TaskState::ts_padding10</a></div><div class="ttdeci">uint16_t ts_padding10</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00252">mmu.h:252</a></div></div>
<div class="ttc" id="astruct_seg_desc_html_accb9d479f6e07985d769910a445c689c"><div class="ttname"><a href="struct_seg_desc.html#accb9d479f6e07985d769910a445c689c">SegDesc::sd_base_15_0</a></div><div class="ttdeci">unsigned sd_base_15_0</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00156">mmu.h:156</a></div></div>
<div class="ttc" id="astruct_seg_desc_html_a2ff2fc9487e7da6c76a5626ed48c8c3f"><div class="ttname"><a href="struct_seg_desc.html#a2ff2fc9487e7da6c76a5626ed48c8c3f">SegDesc::sd_lim_19_16</a></div><div class="ttdeci">unsigned sd_lim_19_16</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00162">mmu.h:162</a></div></div>
<div class="ttc" id="atypes_8h_html_a352786d1b241729e28a1a8e6ab39384d"><div class="ttname"><a href="types_8h.html#a352786d1b241729e28a1a8e6ab39384d">physaddr_t</a></div><div class="ttdeci">uint32_t physaddr_t</div><div class="ttdef"><b>Definition:</b> <a href="types_8h_source.html#l00042">types.h:42</a></div></div>
<div class="ttc" id="astruct_task_state_html_ae84f8ff3413e24ef86b4bb31d0c44032"><div class="ttname"><a href="struct_task_state.html#ae84f8ff3413e24ef86b4bb31d0c44032">TaskState::ts_iomb</a></div><div class="ttdeci">uint16_t ts_iomb</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00254">mmu.h:254</a></div></div>
<div class="ttc" id="astruct_task_state_html_a5c2824d112cea782b167dc0387243df3"><div class="ttname"><a href="struct_task_state.html#a5c2824d112cea782b167dc0387243df3">TaskState::ts_edi</a></div><div class="ttdeci">uint32_t ts_edi</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00238">mmu.h:238</a></div></div>
<div class="ttc" id="astruct_task_state_html_a5df17a9363b317cca65c2cfafe30e940"><div class="ttname"><a href="struct_task_state.html#a5df17a9363b317cca65c2cfafe30e940">TaskState::ts_ds</a></div><div class="ttdeci">uint16_t ts_ds</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00245">mmu.h:245</a></div></div>
<div class="ttc" id="astruct_gate_desc_html_ac0864ed9ccd88b3e84a5ccfb05891a1e"><div class="ttname"><a href="struct_gate_desc.html#ac0864ed9ccd88b3e84a5ccfb05891a1e">GateDesc::gd_sel</a></div><div class="ttdeci">unsigned gd_sel</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00260">mmu.h:260</a></div></div>
<div class="ttc" id="astruct_task_state_html_aed457640ec93f57789fef18f4eaea829"><div class="ttname"><a href="struct_task_state.html#aed457640ec93f57789fef18f4eaea829">TaskState::ts_es</a></div><div class="ttdeci">uint16_t ts_es</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00239">mmu.h:239</a></div></div>
<div class="ttc" id="astruct_gate_desc_html_a1c9f25d505cb33f1cd479984c5293542"><div class="ttname"><a href="struct_gate_desc.html#a1c9f25d505cb33f1cd479984c5293542">GateDesc::gd_p</a></div><div class="ttdeci">unsigned gd_p</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00266">mmu.h:266</a></div></div>
<div class="ttc" id="astruct_task_state_html_a8ebdc2747f69b61f1e9b623536620671"><div class="ttname"><a href="struct_task_state.html#a8ebdc2747f69b61f1e9b623536620671">TaskState::ts_eax</a></div><div class="ttdeci">uint32_t ts_eax</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00231">mmu.h:231</a></div></div>
<div class="ttc" id="astruct_task_state_html_a14f08f451d348f203c80aef6b97e2758"><div class="ttname"><a href="struct_task_state.html#a14f08f451d348f203c80aef6b97e2758">TaskState::ts_esp0</a></div><div class="ttdeci">uintptr_t ts_esp0</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00219">mmu.h:219</a></div></div>
<div class="ttc" id="astruct_task_state_html_a12c0520f6438a29a4ca7cf71fd101168"><div class="ttname"><a href="struct_task_state.html#a12c0520f6438a29a4ca7cf71fd101168">TaskState::ts_padding2</a></div><div class="ttdeci">uint16_t ts_padding2</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00224">mmu.h:224</a></div></div>
<div class="ttc" id="astruct_task_state_html_ae2993ca4c807338bc60cf1c0b8df984c"><div class="ttname"><a href="struct_task_state.html#ae2993ca4c807338bc60cf1c0b8df984c">TaskState::ts_padding3</a></div><div class="ttdeci">uint16_t ts_padding3</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00227">mmu.h:227</a></div></div>
<div class="ttc" id="astruct_task_state_html_aa4b6b2c32b43ff2244f9a34ce2cb774f"><div class="ttname"><a href="struct_task_state.html#aa4b6b2c32b43ff2244f9a34ce2cb774f">TaskState::ts_esp2</a></div><div class="ttdeci">uintptr_t ts_esp2</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00225">mmu.h:225</a></div></div>
<div class="ttc" id="atypes_8h_html_a09674b9e56fd7a93a2169aa9210deec7"><div class="ttname"><a href="types_8h.html#a09674b9e56fd7a93a2169aa9210deec7">uintptr_t</a></div><div class="ttdeci">uint32_t uintptr_t</div><div class="ttdef"><b>Definition:</b> <a href="types_8h_source.html#l00041">types.h:41</a></div></div>
<div class="ttc" id="astruct_seg_desc_html_a8239b07839d74bf5c5496d1e79cec86a"><div class="ttname"><a href="struct_seg_desc.html#a8239b07839d74bf5c5496d1e79cec86a">SegDesc::sd_rsv1</a></div><div class="ttdeci">unsigned sd_rsv1</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00164">mmu.h:164</a></div></div>
<div class="ttc" id="astruct_task_state_html_aa4f6a5094c5a2b3d4d4934c1ea512d45"><div class="ttname"><a href="struct_task_state.html#aa4f6a5094c5a2b3d4d4934c1ea512d45">TaskState::ts_edx</a></div><div class="ttdeci">uint32_t ts_edx</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00233">mmu.h:233</a></div></div>
<div class="ttc" id="astruct_task_state_html_a7ee8aa1047f570c2bc06b3e6d769f4a8"><div class="ttname"><a href="struct_task_state.html#a7ee8aa1047f570c2bc06b3e6d769f4a8">TaskState::ts_padding7</a></div><div class="ttdeci">uint16_t ts_padding7</div><div class="ttdef"><b>Definition:</b> <a href="mmu_8h_source.html#l00246">mmu.h:246</a></div></div>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="mmu_8h.html">mmu.h</a></li>
    <li class="footer">Generated by <a href="http://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
