Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sat Nov 19 22:02:55 2022
| Host         : liara running 64-bit Arch Linux
| Command      : report_utilization -hierarchical -hierarchical_depth 7 -file ./report/corr_accel_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xczu7ev-ffvc1156-2-e
| Speed File   : -2
| Design State : Physopt postRoute
--------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
|                                  Instance                                  |                                     Module                                    | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | URAM | DSP Blocks |
+----------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
| bd_0_wrapper                                                               |                                                                         (top) |       2215 |       2068 |       0 |  147 | 3084 |     18 |      0 |    0 |         12 |
|   bd_0_i                                                                   |                                                                          bd_0 |       2215 |       2068 |       0 |  147 | 3084 |     18 |      0 |    0 |         12 |
|     hls_inst                                                               |                                                               bd_0_hls_inst_0 |       2215 |       2068 |       0 |  147 | 3084 |     18 |      0 |    0 |         12 |
|       (hls_inst)                                                           |                                                               bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|       inst                                                                 |                                                    bd_0_hls_inst_0_corr_accel |       2215 |       2068 |       0 |  147 | 3084 |     18 |      0 |    0 |         12 |
|         (inst)                                                             |                                                    bd_0_hls_inst_0_corr_accel |          1 |          1 |       0 |    0 |  262 |      0 |      0 |    0 |          0 |
|         control_s_axi_U                                                    |                                      bd_0_hls_inst_0_corr_accel_control_s_axi |        198 |        198 |       0 |    0 |  312 |      0 |      0 |    0 |          0 |
|         data_m_axi_U                                                       |                                         bd_0_hls_inst_0_corr_accel_data_m_axi |       1106 |        960 |       0 |  146 | 1752 |      2 |      0 |    0 |          0 |
|           bus_read                                                         |                                    bd_0_hls_inst_0_corr_accel_data_m_axi_read |        380 |        379 |       0 |    1 |  606 |      0 |      0 |    0 |          0 |
|             (bus_read)                                                     |                                    bd_0_hls_inst_0_corr_accel_data_m_axi_read |        173 |        173 |       0 |    0 |  319 |      0 |      0 |    0 |          0 |
|             fifo_burst                                                     |                bd_0_hls_inst_0_corr_accel_data_m_axi_fifo__parameterized1_118 |         19 |         18 |       0 |    1 |   13 |      0 |      0 |    0 |          0 |
|               (fifo_burst)                                                 |                bd_0_hls_inst_0_corr_accel_data_m_axi_fifo__parameterized1_118 |         15 |         15 |       0 |    0 |   12 |      0 |      0 |    0 |          0 |
|               U_fifo_srl                                                   |                 bd_0_hls_inst_0_corr_accel_data_m_axi_srl__parameterized0_121 |          4 |          3 |       0 |    1 |    1 |      0 |      0 |    0 |          0 |
|             fifo_rctl                                                      |                bd_0_hls_inst_0_corr_accel_data_m_axi_fifo__parameterized1_119 |         20 |         20 |       0 |    0 |    8 |      0 |      0 |    0 |          0 |
|             rs_rdata                                                       |               bd_0_hls_inst_0_corr_accel_data_m_axi_reg_slice__parameterized2 |         71 |         71 |       0 |    0 |  135 |      0 |      0 |    0 |          0 |
|             rs_rreq                                                        |                           bd_0_hls_inst_0_corr_accel_data_m_axi_reg_slice_120 |         98 |         98 |       0 |    0 |  131 |      0 |      0 |    0 |          0 |
|           bus_write                                                        |                                   bd_0_hls_inst_0_corr_accel_data_m_axi_write |        524 |        446 |       0 |   78 |  797 |      0 |      0 |    0 |          0 |
|             (bus_write)                                                    |                                   bd_0_hls_inst_0_corr_accel_data_m_axi_write |        179 |        179 |       0 |    0 |  329 |      0 |      0 |    0 |          0 |
|             fifo_burst                                                     |                    bd_0_hls_inst_0_corr_accel_data_m_axi_fifo__parameterized4 |         37 |         33 |       0 |    4 |   16 |      0 |      0 |    0 |          0 |
|               (fifo_burst)                                                 |                    bd_0_hls_inst_0_corr_accel_data_m_axi_fifo__parameterized4 |         14 |         14 |       0 |    0 |   12 |      0 |      0 |    0 |          0 |
|               U_fifo_srl                                                   |                     bd_0_hls_inst_0_corr_accel_data_m_axi_srl__parameterized2 |         23 |         19 |       0 |    4 |    4 |      0 |      0 |    0 |          0 |
|             fifo_resp                                                      |                bd_0_hls_inst_0_corr_accel_data_m_axi_fifo__parameterized1_116 |         19 |         18 |       0 |    1 |   13 |      0 |      0 |    0 |          0 |
|               (fifo_resp)                                                  |                bd_0_hls_inst_0_corr_accel_data_m_axi_fifo__parameterized1_116 |         14 |         14 |       0 |    0 |   12 |      0 |      0 |    0 |          0 |
|               U_fifo_srl                                                   |                 bd_0_hls_inst_0_corr_accel_data_m_axi_srl__parameterized0_117 |          5 |          4 |       0 |    1 |    1 |      0 |      0 |    0 |          0 |
|             rs_resp                                                        |               bd_0_hls_inst_0_corr_accel_data_m_axi_reg_slice__parameterized1 |          4 |          4 |       0 |    0 |    5 |      0 |      0 |    0 |          0 |
|             rs_wreq                                                        |                               bd_0_hls_inst_0_corr_accel_data_m_axi_reg_slice |         96 |         96 |       0 |    0 |  131 |      0 |      0 |    0 |          0 |
|             wreq_throttle                                                  |                                bd_0_hls_inst_0_corr_accel_data_m_axi_throttle |        190 |        117 |       0 |   73 |  303 |      0 |      0 |    0 |          0 |
|               (wreq_throttle)                                              |                                bd_0_hls_inst_0_corr_accel_data_m_axi_throttle |          1 |          1 |       0 |    0 |    6 |      0 |      0 |    0 |          0 |
|               data_fifo                                                    |                    bd_0_hls_inst_0_corr_accel_data_m_axi_fifo__parameterized6 |         68 |         28 |       0 |   40 |   85 |      0 |      0 |    0 |          0 |
|               req_fifo                                                     |                    bd_0_hls_inst_0_corr_accel_data_m_axi_fifo__parameterized5 |         50 |         17 |       0 |   33 |   77 |      0 |      0 |    0 |          0 |
|               rs_req                                                       |               bd_0_hls_inst_0_corr_accel_data_m_axi_reg_slice__parameterized0 |         72 |         72 |       0 |    0 |  135 |      0 |      0 |    0 |          0 |
|           load_unit                                                        |                                    bd_0_hls_inst_0_corr_accel_data_m_axi_load |         85 |         52 |       0 |   33 |  173 |      1 |      0 |    0 |          0 |
|             (load_unit)                                                    |                                    bd_0_hls_inst_0_corr_accel_data_m_axi_load |          1 |          1 |       0 |    0 |   65 |      0 |      0 |    0 |          0 |
|             buff_rdata                                                     |                    bd_0_hls_inst_0_corr_accel_data_m_axi_fifo__parameterized3 |         37 |         37 |       0 |    0 |   36 |      1 |      0 |    0 |          0 |
|               (buff_rdata)                                                 |                    bd_0_hls_inst_0_corr_accel_data_m_axi_fifo__parameterized3 |         26 |         26 |       0 |    0 |   28 |      0 |      0 |    0 |          0 |
|               U_fifo_mem                                                   |                     bd_0_hls_inst_0_corr_accel_data_m_axi_mem__parameterized0 |         11 |         11 |       0 |    0 |    8 |      1 |      0 |    0 |          0 |
|             fifo_rreq                                                      |                                bd_0_hls_inst_0_corr_accel_data_m_axi_fifo_114 |         48 |         15 |       0 |   33 |   72 |      0 |      0 |    0 |          0 |
|               (fifo_rreq)                                                  |                                bd_0_hls_inst_0_corr_accel_data_m_axi_fifo_114 |         12 |         12 |       0 |    0 |   10 |      0 |      0 |    0 |          0 |
|               U_fifo_srl                                                   |                                 bd_0_hls_inst_0_corr_accel_data_m_axi_srl_115 |         36 |          3 |       0 |   33 |   62 |      0 |      0 |    0 |          0 |
|           store_unit                                                       |                                   bd_0_hls_inst_0_corr_accel_data_m_axi_store |        118 |         84 |       0 |   34 |  176 |      1 |      0 |    0 |          0 |
|             (store_unit)                                                   |                                   bd_0_hls_inst_0_corr_accel_data_m_axi_store |          1 |          1 |       0 |    0 |   64 |      0 |      0 |    0 |          0 |
|             buff_wdata                                                     |                    bd_0_hls_inst_0_corr_accel_data_m_axi_fifo__parameterized0 |         11 |         11 |       0 |    0 |   20 |      1 |      0 |    0 |          0 |
|               (buff_wdata)                                                 |                    bd_0_hls_inst_0_corr_accel_data_m_axi_fifo__parameterized0 |          9 |          9 |       0 |    0 |   16 |      0 |      0 |    0 |          0 |
|               U_fifo_mem                                                   |                                     bd_0_hls_inst_0_corr_accel_data_m_axi_mem |          2 |          2 |       0 |    0 |    4 |      1 |      0 |    0 |          0 |
|             fifo_wreq                                                      |                                    bd_0_hls_inst_0_corr_accel_data_m_axi_fifo |         78 |         45 |       0 |   33 |   72 |      0 |      0 |    0 |          0 |
|               (fifo_wreq)                                                  |                                    bd_0_hls_inst_0_corr_accel_data_m_axi_fifo |         11 |         11 |       0 |    0 |   10 |      0 |      0 |    0 |          0 |
|               U_fifo_srl                                                   |                                     bd_0_hls_inst_0_corr_accel_data_m_axi_srl |         67 |         34 |       0 |   33 |   62 |      0 |      0 |    0 |          0 |
|             fifo_wrsp                                                      |                    bd_0_hls_inst_0_corr_accel_data_m_axi_fifo__parameterized1 |         20 |         19 |       0 |    1 |   13 |      0 |      0 |    0 |          0 |
|               (fifo_wrsp)                                                  |                    bd_0_hls_inst_0_corr_accel_data_m_axi_fifo__parameterized1 |          5 |          5 |       0 |    0 |   12 |      0 |      0 |    0 |          0 |
|               U_fifo_srl                                                   |                     bd_0_hls_inst_0_corr_accel_data_m_axi_srl__parameterized0 |         15 |         14 |       0 |    1 |    1 |      0 |      0 |    0 |          0 |
|             user_resp                                                      |                    bd_0_hls_inst_0_corr_accel_data_m_axi_fifo__parameterized2 |         10 |         10 |       0 |    0 |    7 |      0 |      0 |    0 |          0 |
|         grp_compute_fu_208                                                 |                                            bd_0_hls_inst_0_corr_accel_compute |        562 |        561 |       0 |    1 |  396 |      0 |      0 |    0 |         12 |
|           (grp_compute_fu_208)                                             |                                            bd_0_hls_inst_0_corr_accel_compute |          0 |          0 |       0 |    0 |    6 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28     | bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2 |         38 |         38 |       0 |    0 |   35 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28) | bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2 |          7 |          7 |       0 |    0 |   33 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                       |         bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_113 |         31 |         31 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36     | bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4 |        524 |        523 |       0 |    1 |  355 |      0 |      0 |    0 |         12 |
|             (grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36) | bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4 |         20 |         19 |       0 |    1 |   97 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                       |          bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_16 |         43 |         43 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|             hadd_16ns_16ns_16_2_full_dsp_1_U39                             |                     bd_0_hls_inst_0_corr_accel_hadd_16ns_16ns_16_2_full_dsp_1 |         91 |         91 |       0 |    0 |   48 |      0 |      0 |    0 |          2 |
|               (hadd_16ns_16ns_16_2_full_dsp_1_U39)                         |                     bd_0_hls_inst_0_corr_accel_hadd_16ns_16ns_16_2_full_dsp_1 |          0 |          0 |       0 |    0 |   48 |      0 |      0 |    0 |          0 |
|               corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u               |               bd_0_hls_inst_0_corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_92 |         91 |         91 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|             hadd_16ns_16ns_16_2_full_dsp_1_U40                             |                  bd_0_hls_inst_0_corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_17 |         92 |         92 |       0 |    0 |   48 |      0 |      0 |    0 |          2 |
|               (hadd_16ns_16ns_16_2_full_dsp_1_U40)                         |                  bd_0_hls_inst_0_corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_17 |          0 |          0 |       0 |    0 |   48 |      0 |      0 |    0 |          0 |
|               corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u               |               bd_0_hls_inst_0_corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_71 |         92 |         92 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|             hadd_16ns_16ns_16_2_full_dsp_1_U41                             |                  bd_0_hls_inst_0_corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_18 |        105 |        105 |       0 |    0 |   32 |      0 |      0 |    0 |          2 |
|               (hadd_16ns_16ns_16_2_full_dsp_1_U41)                         |                  bd_0_hls_inst_0_corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_18 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |    0 |          0 |
|               corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u               |               bd_0_hls_inst_0_corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_50 |        105 |        105 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|             hadd_16ns_16ns_16_2_full_dsp_1_U42                             |                  bd_0_hls_inst_0_corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_19 |        105 |        105 |       0 |    0 |   32 |      0 |      0 |    0 |          2 |
|               (hadd_16ns_16ns_16_2_full_dsp_1_U42)                         |                  bd_0_hls_inst_0_corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_19 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |    0 |          0 |
|               corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u               |                  bd_0_hls_inst_0_corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip |        105 |        105 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|             hmul_16ns_16ns_16_2_max_dsp_1_U43                              |                      bd_0_hls_inst_0_corr_accel_hmul_16ns_16ns_16_2_max_dsp_1 |         34 |         34 |       0 |    0 |   48 |      0 |      0 |    0 |          2 |
|               (hmul_16ns_16ns_16_2_max_dsp_1_U43)                          |                      bd_0_hls_inst_0_corr_accel_hmul_16ns_16ns_16_2_max_dsp_1 |          0 |          0 |       0 |    0 |   48 |      0 |      0 |    0 |          0 |
|               corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u                |                bd_0_hls_inst_0_corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_24 |         34 |         34 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|             hmul_16ns_16ns_16_2_max_dsp_1_U44                              |                   bd_0_hls_inst_0_corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_20 |         34 |         34 |       0 |    0 |   48 |      0 |      0 |    0 |          2 |
|               (hmul_16ns_16ns_16_2_max_dsp_1_U44)                          |                   bd_0_hls_inst_0_corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_20 |          0 |          0 |       0 |    0 |   48 |      0 |      0 |    0 |          0 |
|               corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u                |                   bd_0_hls_inst_0_corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip |         34 |         34 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|         grp_recv_data_burst_fu_185                                         |                                    bd_0_hls_inst_0_corr_accel_recv_data_burst |        124 |        124 |       0 |    0 |  178 |      0 |      0 |    0 |          0 |
|           (grp_recv_data_burst_fu_185)                                     |                                    bd_0_hls_inst_0_corr_accel_recv_data_burst |         33 |         33 |       0 |    0 |   10 |      0 |      0 |    0 |          0 |
|           grp_recv_data_burst_Pipeline_VITIS_LOOP_39_1_fu_87               |           bd_0_hls_inst_0_corr_accel_recv_data_burst_Pipeline_VITIS_LOOP_39_1 |         91 |         91 |       0 |    0 |  168 |      0 |      0 |    0 |          0 |
|             (grp_recv_data_burst_Pipeline_VITIS_LOOP_39_1_fu_87)           |           bd_0_hls_inst_0_corr_accel_recv_data_burst_Pipeline_VITIS_LOOP_39_1 |         60 |         60 |       0 |    0 |  166 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                       |          bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_15 |         31 |         31 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|         grp_send_data_burst_fu_220                                         |                                    bd_0_hls_inst_0_corr_accel_send_data_burst |        226 |        226 |       0 |    0 |  184 |      0 |      0 |    0 |          0 |
|           (grp_send_data_burst_fu_220)                                     |                                    bd_0_hls_inst_0_corr_accel_send_data_burst |          6 |          6 |       0 |    0 |    9 |      0 |      0 |    0 |          0 |
|           grp_send_data_burst_Pipeline_VITIS_LOOP_83_1_fu_90               |           bd_0_hls_inst_0_corr_accel_send_data_burst_Pipeline_VITIS_LOOP_83_1 |        220 |        220 |       0 |    0 |  175 |      0 |      0 |    0 |          0 |
|             (grp_send_data_burst_Pipeline_VITIS_LOOP_83_1_fu_90)           |           bd_0_hls_inst_0_corr_accel_send_data_burst_Pipeline_VITIS_LOOP_83_1 |        215 |        215 |       0 |    0 |  173 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                       |             bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init |          7 |          7 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|         reg_file_10_U                                                      |                         bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_11_U                                                      |                       bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_0 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_12_U                                                      |                       bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_1 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_13_U                                                      |                       bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_2 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_14_U                                                      |                       bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_3 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_15_U                                                      |                       bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_4 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_1_U                                                       |                       bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_5 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_2_U                                                       |                       bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_6 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_3_U                                                       |                       bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_7 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_4_U                                                       |                       bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_8 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_5_U                                                       |                       bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_9 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_6_U                                                       |                      bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_10 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_7_U                                                       |                      bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_11 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_8_U                                                       |                      bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_12 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_9_U                                                       |                      bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_13 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_U                                                         |                      bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_14 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
+----------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


