 
****************************************
check_design summary:
Version:     J-2014.09-SP2
Date:        Fri May  6 16:58:23 2022
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      1
    Unconnected ports (LINT-28)                                     1
--------------------------------------------------------------------------------

Warning: In design 'remap_top', port 'num_i[0]' is not connected to any nets. (LINT-28)
1
 
****************************************
Report : qor
Design : remap_top
Version: J-2014.09-SP2
Date   : Fri May  6 16:58:23 2022
****************************************


  Timing Path Group 'VCLK'
  -----------------------------------
  Levels of Logic:              31.00
  Critical Path Length:          1.85
  Critical Path Slack:           0.00
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          1
  Hierarchical Port Count:         55
  Leaf Cell Count:               2155
  Buf/Inv Cell Count:             552
  Buf Cell Count:                  23
  Inv Cell Count:                 529
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      2155
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    14883.455816
  Noncombinational Area:     0.000000
  Buf/Inv Area:           2252.275166
  Total Buffer Area:           177.81
  Total Inverter Area:        2074.46
  Macro/Black Box Area:      9.878400
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             14893.334216
  Design Area:           14893.334216


  Design Rules
  -----------------------------------
  Total Number of Nets:          2199
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: icd2linux42

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    2.24
  Logic Optimization:                 52.43
  Mapping Optimization:               38.61
  -----------------------------------------
  Overall Compile Time:              103.89
  Overall Compile Wall Clock Time:   131.21

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
 
****************************************
Report : constraint
        -all_violators
Design : remap_top
Version: J-2014.09-SP2
Date   : Fri May  6 16:58:23 2022
****************************************


   max_leakage_power

                             Required        Actual
   Design                   Leakage Power  Leakage Power     Slack
   -----------------------------------------------------------------
   remap_top                    0.00       4238096640.00  -4238096640.00
                                                                    (VIOLATED)


1
 
****************************************
Report : power
        -analysis_effort low
Design : remap_top
Version: J-2014.09-SP2
Date   : Fri May  6 16:58:23 2022
****************************************


Library(s) Used:

    CORE90GPSVT (File: /net/vlsiapp/usr6/library/STM/cmos090/CORE90GPSVT_SNPS-AVT_2.1/SNPS/bc_1.10V_m40C_wc_0.90V_125C/PHS/CORE90GPSVT_Worst.db)
    CORX90GPSVT (File: /net/vlsiapp/usr6/library/STM/cmos090/CORX90GPSVT_SNPS-AVT_4.1/SNPS/bc_1.10V_m40C_wc_0.90V_125C/PHS/CORX90GPSVT_Worst.db)


Operating Conditions: Worst   Library: CORE90GPSVT
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
remap_top              area_12Kto18K     CORE90GPSVT
remap                  area_6Kto12K      CORE90GPSVT


Global Operating Voltage = 0.9  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


  Cell Internal Power  = 342.8466 uW   (47%)
  Net Switching Power  = 380.0860 uW   (53%)
                         ---------
Total Dynamic Power    = 722.9326 uW  (100%)

Cell Leakage Power     =   2.9274 mW

Information: report_power power group summary does not include estimated clock tree power. (PWR-789)

                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           0.0000            0.0000            0.0000            0.0000  (   0.00%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      0.3428            0.3801        2.9274e+09            3.6504  ( 100.00%)
--------------------------------------------------------------------------------------------------
Total              0.3428 mW         0.3801 mW     2.9274e+09 pW         3.6504 mW
1
 
****************************************
Report : area
Design : remap_top
Version: J-2014.09-SP2
Date   : Fri May  6 16:58:23 2022
****************************************

Library(s) Used:

    CORE90GPSVT (File: /net/vlsiapp/usr6/library/STM/cmos090/CORE90GPSVT_SNPS-AVT_2.1/SNPS/bc_1.10V_m40C_wc_0.90V_125C/PHS/CORE90GPSVT_Worst.db)
    CORX90GPSVT (File: /net/vlsiapp/usr6/library/STM/cmos090/CORX90GPSVT_SNPS-AVT_4.1/SNPS/bc_1.10V_m40C_wc_0.90V_125C/PHS/CORX90GPSVT_Worst.db)

Number of ports:                           64
Number of nets:                           536
Number of cells:                          479
Number of combinational cells:            478
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                        140
Number of references:                     125

Combinational area:              14883.455816
Buf/Inv area:                     2252.275166
Noncombinational area:               0.000000
Macro/Black Box area:                9.878400
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 14893.334216
Total area:                 undefined
1
 
****************************************
Report : design
Design : remap_top
Version: J-2014.09-SP2
Date   : Fri May  6 16:58:23 2022
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    CORE90GPSVT (File: /net/vlsiapp/usr6/library/STM/cmos090/CORE90GPSVT_SNPS-AVT_2.1/SNPS/bc_1.10V_m40C_wc_0.90V_125C/PHS/CORE90GPSVT_Worst.db)
    CORX90GPSVT (File: /net/vlsiapp/usr6/library/STM/cmos090/CORX90GPSVT_SNPS-AVT_4.1/SNPS/bc_1.10V_m40C_wc_0.90V_125C/PHS/CORX90GPSVT_Worst.db)

Local Link Library:

    {/net/vlsiapp/usr6/library/STM/cmos090/CORE90GPSVT_SNPS-AVT_2.1/SNPS//bc_1.10V_m40C_wc_0.90V_125C/PHS/CORE90GPSVT_Worst.db, /net/vlsiapp/usr6/library/STM/cmos090/PR90M7_SNPS-AVT_2.1/SNPS//bc_1.10V_m40C_wc_0.90V_125C/PHS/PR90M7_Worst.db, /net/vlsiapp/usr6/library/STM/cmos090/CORX90GPSVT_SNPS-AVT_4.1/SNPS//bc_1.10V_m40C_wc_0.90V_125C/PHS/CORX90GPSVT_Worst.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : Worst
    Library : CORE90GPSVT
    Process :   1.20
    Temperature : 125.00
    Voltage :   0.90
    Interconnect Model : balanced_tree

Wire Loading Model:

    Selected automatically from the total cell area.

Name           :   area_12Kto18K
Location       :   CORE90GPSVT
Resistance     :   1.94119
Capacitance    :   1
Area           :   0
Slope          :   0.0020759
Fanout   Length   Points Average Cap Std Deviation
--------------------------------------------------------------
     1     0.00
     2     0.00
     3     0.01
     4     0.01
     5     0.01
     6     0.01
     7     0.01
     8     0.02
     9     0.02
    10     0.02
    11     0.02
    12     0.02
    13     0.03
    14     0.03
    15     0.03



Wire Loading Model Mode: enclosed.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.
1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 15
Design : remap_top
Version: J-2014.09-SP2
Date   : Fri May  6 16:58:23 2022
****************************************

Operating Conditions: Worst   Library: CORE90GPSVT
Wire Load Model Mode: enclosed

  Startpoint: num_i[28] (input port clocked by VCLK)
  Endpoint: rslt_o[22] (output port clocked by VCLK)
  Path Group: VCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  remap_top          area_12Kto18K         CORE90GPSVT
  remap              area_6Kto12K          CORE90GPSVT

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.05       0.05 f
  num_i[28] (in)                           0.02       0.07 f
  U567/Z (NR2SVTX6)                        0.05       0.11 r
  U568/Z (ND2SVTX8)                        0.05       0.17 f
  U551/Z (IVSVTX8)                         0.04       0.20 r
  U582/Z (ND2ASVTX8)                       0.04       0.24 f
  U285/Z (IVSVTX10)                        0.05       0.29 r
  U436/Z (NR3ABSVTX2)                      0.11       0.40 r
  U501/Z (IVSVTX4)                         0.04       0.44 f
  U520/Z (AN2SVTX8)                        0.07       0.50 f
  U425/Z (AO7SVTX8)                        0.04       0.54 r
  U424/Z (MUX21NSVTX6)                     0.06       0.60 f
  U537/Z (MUX21NSVTX4)                     0.08       0.68 r
  re_map/m1[9] (remap)                     0.00       0.68 r
  re_map/U614/Z (IVSVTX6)                  0.05       0.73 f
  re_map/U589/Z (IVSVTX12)                 0.04       0.77 r
  re_map/U1197/Z (NR2SVTX2)                0.06       0.83 f
  re_map/U738/Z (IVSVTX2)                  0.05       0.88 r
  re_map/U737/Z (ND2SVTX2)                 0.05       0.93 f
  re_map/U1237/Z (NR2SVTX2)                0.08       1.00 r
  re_map/U591/Z (AO7SVTX2)                 0.08       1.09 f
  re_map/U946/Z (ND3SVTX4)                 0.06       1.15 r
  re_map/U393/Z (AO6ASVTX6)                0.06       1.21 f
  re_map/U484/Z (IVSVTX10)                 0.04       1.25 r
  re_map/U1450/Z (AO17SVTX2)               0.07       1.31 f
  re_map/U84/Z (AN2SVTX2)                  0.11       1.42 f
  re_map/U1451/Z (ND2SVTX4)                0.03       1.45 r
  re_map/U449/Z (ND3SVTX6)                 0.06       1.51 f
  re_map/U1462/Z (AO7SVTX6)                0.06       1.57 r
  re_map/U38/Z (NR2ASVTX4)                 0.11       1.68 r
  re_map/U1076/Z (ND2SVTX4)                0.06       1.74 f
  re_map/U986/Z (ND2ASVTX8)                0.04       1.78 r
  re_map/U9/Z (NR3SVTX6)                   0.04       1.83 f
  re_map/U943/Z (AO1SVTX8)                 0.07       1.90 r
  re_map/m2[22] (remap)                    0.00       1.90 r
  rslt_o[22] (out)                         0.00       1.90 r
  data arrival time                                   1.90

  max_delay                                2.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -0.05       1.90
  data required time                                  1.90
  -----------------------------------------------------------
  data required time                                  1.90
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: num_i[27] (input port clocked by VCLK)
  Endpoint: rslt_o[24] (output port clocked by VCLK)
  Path Group: VCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  remap_top          area_12Kto18K         CORE90GPSVT
  remap              area_6Kto12K          CORE90GPSVT

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.05       0.05 f
  num_i[27] (in)                           0.01       0.06 f
  U572/Z (NR2SVTX8)                        0.04       0.10 r
  U573/Z (ND2SVTX8)                        0.05       0.15 f
  U303/Z (IVSVTX8)                         0.03       0.18 r
  U297/Z (IVSVTX10)                        0.02       0.21 f
  U292/Z (NR2SVTX6)                        0.03       0.24 r
  U371/Z (ND3ABSVTX8)                      0.05       0.29 f
  U276/Z (BFSVTX8)                         0.10       0.39 f
  U262/Z (IVSVTX2)                         0.03       0.42 r
  U347/Z (ND2SVTX2)                        0.03       0.45 f
  U328/Z (ND2SVTX2)                        0.05       0.50 r
  U661/Z (ND3SVTX2)                        0.09       0.59 f
  U517/Z (ND3SVTX8)                        0.08       0.67 r
  U210/Z (IVSVTX2)                         0.05       0.72 f
  U391/Z (AO7SVTX8)                        0.05       0.78 r
  re_map/m1[21] (remap)                    0.00       0.78 r
  re_map/U277/Z (CTIVSVTX8)                0.05       0.82 f
  re_map/U270/Z (CTIVSVTX6)                0.04       0.86 r
  re_map/U1320/Z (AO7SVTX2)                0.06       0.92 f
  re_map/U1321/Z (ND2SVTX2)                0.05       0.97 r
  re_map/U500/Z (CTIVSVTX2)                0.05       1.02 f
  re_map/U1323/Z (ND2SVTX4)                0.06       1.09 r
  re_map/U794/Z (CTIVSVTX2)                0.05       1.14 f
  re_map/U1380/Z (NR2SVTX2)                0.06       1.19 r
  re_map/U1381/Z (ND2SVTX4)                0.04       1.23 f
  re_map/U463/Z (AO7ABSVTX6)               0.03       1.27 r
  re_map/U98/Z (CTIVSVTX2)                 0.03       1.30 f
  re_map/U909/Z (AN3SVTX2)                 0.10       1.40 f
  re_map/U450/Z (NR3ASVTX4)                0.11       1.51 f
  re_map/U1397/Z (NR2SVTX4)                0.04       1.56 r
  re_map/U1398/Z (ND2SVTX4)                0.05       1.60 f
  re_map/U1055/Z (ND2SVTX4)                0.04       1.64 r
  re_map/U722/Z (AO7ABSVTX6)               0.07       1.72 r
  re_map/U426/Z (IVSVTX6)                  0.03       1.74 f
  re_map/U1075/Z (ND2SVTX4)                0.05       1.79 r
  re_map/U424/Z (NR3ABSVTX4)               0.04       1.83 f
  re_map/U1509/Z (AO1SVTX8)                0.07       1.90 r
  re_map/m2[24] (remap)                    0.00       1.90 r
  rslt_o[24] (out)                         0.00       1.90 r
  data arrival time                                   1.90

  max_delay                                2.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -0.05       1.90
  data required time                                  1.90
  -----------------------------------------------------------
  data required time                                  1.90
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: num_i[28] (input port clocked by VCLK)
  Endpoint: rslt_o[18] (output port clocked by VCLK)
  Path Group: VCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  remap_top          area_12Kto18K         CORE90GPSVT
  remap              area_6Kto12K          CORE90GPSVT

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.05       0.05 r
  num_i[28] (in)                           0.02       0.07 r
  U293/Z (BFSVTX4)                         0.07       0.14 r
  U593/Z (AO21DSVTX8)                      0.05       0.19 f
  U621/Z (AO6ABSVTX2)                      0.07       0.26 r
  U622/Z (ND2SVTX4)                        0.05       0.31 f
  U623/Z (NR2SVTX8)                        0.05       0.37 r
  U364/Z (ND2SVTX6)                        0.04       0.41 f
  U629/Z (NR2SVTX8)                        0.07       0.47 r
  U630/Z (IVSVTX12)                        0.06       0.54 f
  U493/Z (ND3ASVTX2)                       0.13       0.66 f
  U208/Z (AO7SVTX4)                        0.08       0.74 r
  U677/Z (ND2ASVTX8)                       0.05       0.79 f
  re_map/m1[17] (remap)                    0.00       0.79 f
  re_map/U280/Z (IVSVTX8)                  0.04       0.83 r
  re_map/U970/Z (IVSVTX12)                 0.03       0.86 f
  re_map/U863/Z (F_ND2SVTX0H)              0.08       0.95 r
  re_map/U862/Z (ND2SVTX2)                 0.09       1.04 f
  re_map/U1154/Z (NR2SVTX4)                0.08       1.12 r
  re_map/U829/Z (IVSVTX2)                  0.06       1.18 f
  re_map/U1111/Z (ND4SVTX2)                0.07       1.25 r
  re_map/U1067/Z (IVSVTX2)                 0.05       1.31 f
  re_map/U99/Z (ND3SVTX1)                  0.09       1.40 r
  re_map/U1424/Z (AN3CSVTX6)               0.11       1.51 r
  re_map/U1561/Z (IVSVTX2)                 0.03       1.54 f
  re_map/U437/Z (ND2SVTX4)                 0.04       1.57 r
  re_map/U780/Z (ND2SVTX4)                 0.04       1.62 f
  re_map/U430/Z (NR2ASVTX4)                0.05       1.66 r
  re_map/U317/Z (AO6SVTX4)                 0.07       1.73 f
  re_map/U427/Z (AO7SVTX6)                 0.05       1.79 r
  re_map/U1564/Z (ENSVTX4)                 0.11       1.90 f
  re_map/m2[18] (remap)                    0.00       1.90 f
  rslt_o[18] (out)                         0.00       1.90 f
  data arrival time                                   1.90

  max_delay                                2.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -0.05       1.90
  data required time                                  1.90
  -----------------------------------------------------------
  data required time                                  1.90
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: num_i[28] (input port clocked by VCLK)
  Endpoint: rslt_o[25] (output port clocked by VCLK)
  Path Group: VCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  remap_top          area_12Kto18K         CORE90GPSVT
  remap              area_6Kto12K          CORE90GPSVT

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.05       0.05 r
  num_i[28] (in)                           0.02       0.07 r
  U293/Z (BFSVTX4)                         0.07       0.14 r
  U593/Z (AO21DSVTX8)                      0.05       0.19 f
  U621/Z (AO6ABSVTX2)                      0.07       0.26 r
  U622/Z (ND2SVTX4)                        0.05       0.31 f
  U623/Z (NR2SVTX8)                        0.05       0.37 r
  U364/Z (ND2SVTX6)                        0.04       0.41 f
  U629/Z (NR2SVTX8)                        0.07       0.47 r
  U630/Z (IVSVTX12)                        0.06       0.54 f
  U493/Z (ND3ASVTX2)                       0.13       0.66 f
  U208/Z (AO7SVTX4)                        0.08       0.74 r
  U677/Z (ND2ASVTX8)                       0.05       0.79 f
  re_map/m1[17] (remap)                    0.00       0.79 f
  re_map/U280/Z (IVSVTX8)                  0.04       0.83 r
  re_map/U970/Z (IVSVTX12)                 0.03       0.86 f
  re_map/U861/Z (ND2SVTX2)                 0.06       0.92 r
  re_map/U710/Z (ND2SVTX2)                 0.05       0.98 f
  re_map/U757/Z (AO3SVTX2)                 0.09       1.07 r
  re_map/U1040/Z (AO6SVTX8)                0.10       1.17 f
  re_map/U1094/Z (ND2SVTX4)                0.06       1.23 r
  re_map/U740/Z (ND3SVTX4)                 0.06       1.29 f
  re_map/U323/Z (AN3SVTX4)                 0.10       1.39 f
  re_map/U1297/Z (ND2SVTX4)                0.03       1.42 r
  re_map/U982/Z (ND3SVTX4)                 0.05       1.47 f
  re_map/U329/Z (ND3SVTX6)                 0.06       1.53 r
  re_map/U372/Z (ND2ASVTX6)                0.05       1.58 f
  re_map/U812/Z (AO1CDSVTX2)               0.14       1.72 f
  re_map/U365/Z (NR2SVTX2)                 0.05       1.76 r
  re_map/U926/Z (NR2SVTX2)                 0.06       1.82 f
  re_map/U711/Z (NR3SVTX6)                 0.08       1.90 r
  re_map/m2[25] (remap)                    0.00       1.90 r
  rslt_o[25] (out)                         0.00       1.90 r
  data arrival time                                   1.90

  max_delay                                2.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -0.05       1.90
  data required time                                  1.90
  -----------------------------------------------------------
  data required time                                  1.90
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: num_i[28] (input port clocked by VCLK)
  Endpoint: rslt_o[23] (output port clocked by VCLK)
  Path Group: VCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  remap_top          area_12Kto18K         CORE90GPSVT
  remap              area_6Kto12K          CORE90GPSVT

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.05       0.05 r
  num_i[28] (in)                           0.02       0.07 r
  U293/Z (BFSVTX4)                         0.07       0.14 r
  U593/Z (AO21DSVTX8)                      0.05       0.19 f
  U621/Z (AO6ABSVTX2)                      0.07       0.26 r
  U622/Z (ND2SVTX4)                        0.05       0.31 f
  U623/Z (NR2SVTX8)                        0.05       0.37 r
  U364/Z (ND2SVTX6)                        0.04       0.41 f
  U629/Z (NR2SVTX8)                        0.07       0.47 r
  U630/Z (IVSVTX12)                        0.06       0.54 f
  U493/Z (ND3ASVTX2)                       0.13       0.66 f
  U208/Z (AO7SVTX4)                        0.08       0.74 r
  U677/Z (ND2ASVTX8)                       0.05       0.79 f
  re_map/m1[17] (remap)                    0.00       0.79 f
  re_map/U280/Z (IVSVTX8)                  0.04       0.83 r
  re_map/U970/Z (IVSVTX12)                 0.03       0.86 f
  re_map/U861/Z (ND2SVTX2)                 0.06       0.92 r
  re_map/U710/Z (ND2SVTX2)                 0.05       0.98 f
  re_map/U757/Z (AO3SVTX2)                 0.09       1.07 r
  re_map/U1040/Z (AO6SVTX8)                0.10       1.17 f
  re_map/U1368/Z (ND2SVTX4)                0.05       1.22 r
  re_map/U294/Z (ND3ABSVTX1)               0.06       1.27 f
  re_map/U671/Z (ND3SVTX4)                 0.05       1.33 r
  re_map/U1378/Z (ND4SVTX4)                0.06       1.38 f
  re_map/U1051/Z (ND4SVTX6)                0.08       1.46 r
  re_map/U1393/Z (NR2SVTX6)                0.05       1.51 f
  re_map/U1102/Z (NR2ASVTX6)               0.05       1.57 r
  re_map/U1113/Z (NR2ASVTX6)               0.05       1.62 f
  re_map/U608/Z (IVSVTX4)                  0.03       1.65 r
  re_map/U1071/Z (NR2SVTX2)                0.04       1.69 f
  re_map/U1080/Z (ND2SVTX4)                0.05       1.73 r
  re_map/U1074/Z (IVSVTX4)                 0.03       1.77 f
  re_map/U985/Z (AO7SVTX8)                 0.04       1.80 r
  re_map/U1512/Z (ENSVTX8)                 0.09       1.90 f
  re_map/m2[23] (remap)                    0.00       1.90 f
  rslt_o[23] (out)                         0.00       1.90 f
  data arrival time                                   1.90

  max_delay                                2.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -0.05       1.90
  data required time                                  1.90
  -----------------------------------------------------------
  data required time                                  1.90
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: num_i[28] (input port clocked by VCLK)
  Endpoint: rslt_o[21] (output port clocked by VCLK)
  Path Group: VCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  remap_top          area_12Kto18K         CORE90GPSVT
  remap              area_6Kto12K          CORE90GPSVT

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.05       0.05 f
  num_i[28] (in)                           0.02       0.07 f
  U567/Z (NR2SVTX6)                        0.05       0.11 r
  U568/Z (ND2SVTX8)                        0.05       0.17 f
  U551/Z (IVSVTX8)                         0.04       0.20 r
  U582/Z (ND2ASVTX8)                       0.04       0.24 f
  U285/Z (IVSVTX10)                        0.05       0.29 r
  U436/Z (NR3ABSVTX2)                      0.11       0.40 r
  U501/Z (IVSVTX4)                         0.04       0.44 f
  U520/Z (AN2SVTX8)                        0.07       0.50 f
  U425/Z (AO7SVTX8)                        0.04       0.54 r
  U424/Z (MUX21NSVTX6)                     0.06       0.60 f
  U537/Z (MUX21NSVTX4)                     0.08       0.68 r
  re_map/m1[9] (remap)                     0.00       0.68 r
  re_map/U614/Z (IVSVTX6)                  0.05       0.73 f
  re_map/U589/Z (IVSVTX12)                 0.04       0.77 r
  re_map/U1197/Z (NR2SVTX2)                0.06       0.83 f
  re_map/U738/Z (IVSVTX2)                  0.05       0.88 r
  re_map/U737/Z (ND2SVTX2)                 0.05       0.93 f
  re_map/U1237/Z (NR2SVTX2)                0.08       1.00 r
  re_map/U591/Z (AO7SVTX2)                 0.08       1.09 f
  re_map/U946/Z (ND3SVTX4)                 0.06       1.15 r
  re_map/U393/Z (AO6ASVTX6)                0.06       1.21 f
  re_map/U484/Z (IVSVTX10)                 0.04       1.25 r
  re_map/U1450/Z (AO17SVTX2)               0.07       1.31 f
  re_map/U84/Z (AN2SVTX2)                  0.11       1.42 f
  re_map/U1451/Z (ND2SVTX4)                0.03       1.45 r
  re_map/U449/Z (ND3SVTX6)                 0.06       1.51 f
  re_map/U1462/Z (AO7SVTX6)                0.06       1.57 r
  re_map/U38/Z (NR2ASVTX4)                 0.11       1.68 r
  re_map/U1076/Z (ND2SVTX4)                0.06       1.74 f
  re_map/U761/Z (AO6SVTX6)                 0.05       1.79 r
  re_map/U4/Z (ENSVTX6)                    0.11       1.90 f
  re_map/m2[21] (remap)                    0.00       1.90 f
  rslt_o[21] (out)                         0.00       1.90 f
  data arrival time                                   1.90

  max_delay                                2.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -0.05       1.90
  data required time                                  1.90
  -----------------------------------------------------------
  data required time                                  1.90
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: num_i[21] (input port clocked by VCLK)
  Endpoint: rslt_o[19] (output port clocked by VCLK)
  Path Group: VCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  remap_top          area_12Kto18K         CORE90GPSVT
  remap              area_6Kto12K          CORE90GPSVT

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.05       0.05 f
  num_i[21] (in)                           0.01       0.06 f
  U570/Z (NR2SVTX6)                        0.04       0.10 r
  U571/Z (ND2SVTX8)                        0.06       0.16 f
  U289/Z (F_IVSVTX1)                       0.07       0.23 r
  U620/Z (ND3SVTX4)                        0.06       0.29 f
  U622/Z (ND2SVTX4)                        0.04       0.33 r
  U623/Z (NR2SVTX8)                        0.05       0.38 f
  U649/Z (NR2ASVTX6)                       0.09       0.47 f
  U345/Z (IVSVTX2)                         0.03       0.49 r
  U326/Z (OR2SVTX4)                        0.07       0.56 r
  U566/Z (NR2SVTX2)                        0.04       0.60 f
  U650/Z (AO6SVTX2)                        0.08       0.69 r
  U354/Z (ND2SVTX6)                        0.09       0.77 f
  re_map/m1[16] (remap)                    0.00       0.77 f
  re_map/U284/Z (IVSVTX8)                  0.06       0.83 r
  re_map/U269/Z (CTIVSVTX10)               0.04       0.87 f
  re_map/U1338/Z (EN3SVTX4)                0.19       1.06 f
  re_map/U1339/Z (NR2SVTX4)                0.06       1.12 r
  re_map/U1340/Z (NR2SVTX4)                0.06       1.18 f
  re_map/U1341/Z (ND2SVTX4)                0.05       1.23 r
  re_map/U1342/Z (NR2SVTX4)                0.05       1.28 f
  re_map/U782/Z (ND2SVTX4)                 0.05       1.33 r
  re_map/U1407/Z (IVSVTX4)                 0.04       1.37 f
  re_map/U1409/Z (AO7SVTX6)                0.04       1.41 r
  re_map/U451/Z (ND4ABCSVTX4)              0.04       1.45 f
  re_map/U997/Z (AO3ABSVTX4)               0.07       1.52 r
  re_map/U1072/Z (NR3SVTX8)                0.07       1.58 f
  re_map/U933/Z (NR2ASVTX4)                0.05       1.63 r
  re_map/U24/Z (BFSVTX4)                   0.08       1.71 r
  re_map/U17/Z (CTIVSVTX2)                 0.03       1.74 f
  re_map/U1565/Z (ND2SVTX2)                0.04       1.78 r
  re_map/U692/Z (ENSVTX4)                  0.12       1.90 f
  re_map/m2[19] (remap)                    0.00       1.90 f
  rslt_o[19] (out)                         0.00       1.90 f
  data arrival time                                   1.90

  max_delay                                2.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -0.05       1.90
  data required time                                  1.90
  -----------------------------------------------------------
  data required time                                  1.90
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: num_i[18] (input port clocked by VCLK)
  Endpoint: rslt_o[13] (output port clocked by VCLK)
  Path Group: VCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  remap_top          area_12Kto18K         CORE90GPSVT
  remap              area_6Kto12K          CORE90GPSVT

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.05       0.05 f
  num_i[18] (in)                           0.02       0.07 f
  U556/Z (ND3ABSVTX6)                      0.10       0.16 f
  U561/Z (NR2SVTX2)                        0.06       0.23 r
  U584/Z (ND2SVTX4)                        0.04       0.27 f
  U426/Z (ND4SVTX8)                        0.07       0.34 r
  U329/Z (IVSVTX10)                        0.06       0.40 f
  U348/Z (IVSVTX12)                        0.04       0.44 r
  U361/Z (ND2SVTX6)                        0.04       0.48 f
  U327/Z (IVSVTX6)                         0.04       0.52 r
  U204/Z (AO20DSVTX2)                      0.14       0.66 r
  U536/Z (AO1CSVTX6)                       0.07       0.74 f
  U470/Z (AO2SVTX4)                        0.09       0.83 r
  re_map/m1[27] (remap)                    0.00       0.83 r
  re_map/U260/Z (IVSVTX4)                  0.07       0.90 f
  re_map/U1004/Z (ND2SVTX4)                0.05       0.95 r
  re_map/U1005/Z (IVSVTX4)                 0.03       0.98 f
  re_map/U830/Z (AN2SVTX4)                 0.08       1.06 f
  re_map/U208/Z (ND3SVTX2)                 0.05       1.11 r
  re_map/U499/Z (AO6CSVTX4)                0.06       1.17 f
  re_map/U1282/Z (IVSVTX4)                 0.04       1.21 r
  re_map/U343/Z (ND2SVTX8)                 0.05       1.26 f
  re_map/U141/Z (IVSVTX6)                  0.04       1.30 r
  re_map/U42/Z (BFSVTX4)                   0.09       1.39 r
  re_map/U1574/Z (AO4SVTX1)                0.10       1.49 f
  re_map/U1575/Z (AO6SVTX1)                0.11       1.60 r
  re_map/U327/Z (AO7SVTX2)                 0.08       1.68 f
  re_map/U7/Z (AO6SVTX1)                   0.10       1.78 r
  re_map/U1576/Z (AO7ABSVTX2)              0.11       1.90 f
  re_map/m2[13] (remap)                    0.00       1.90 f
  rslt_o[13] (out)                         0.00       1.90 f
  data arrival time                                   1.90

  max_delay                                2.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -0.05       1.90
  data required time                                  1.90
  -----------------------------------------------------------
  data required time                                  1.90
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: num_i[13] (input port clocked by VCLK)
  Endpoint: rslt_o[26] (output port clocked by VCLK)
  Path Group: VCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  remap_top          area_12Kto18K         CORE90GPSVT
  remap              area_6Kto12K          CORE90GPSVT

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.05       0.05 f
  num_i[13] (in)                           0.01       0.06 f
  U468/Z (IVSVTX2)                         0.03       0.08 r
  U410/Z (IVSVTX4)                         0.02       0.11 f
  U576/Z (NR2SVTX4)                        0.04       0.15 r
  U294/Z (NR3ABSVTX6)                      0.09       0.24 r
  U420/Z (ND3ABSVTX4)                      0.04       0.27 f
  U398/Z (NR2ASVTX6)                       0.08       0.36 f
  U350/Z (IVSVTX6)                         0.03       0.39 r
  U269/Z (IVSVTX4)                         0.03       0.42 f
  U234/Z (F_ND2SVTX1)                      0.07       0.48 r
  U314/Z (ND2SVTX4)                        0.07       0.56 f
  U641/Z (AO4ABSVTX6)                      0.11       0.67 f
  U526/Z (AO6SVTX8)                        0.07       0.73 r
  U540/Z (MUX21NSVTX8)                     0.09       0.83 f
  re_map/m1[24] (remap)                    0.00       0.83 f
  re_map/U834/Z (NR2SVTX2)                 0.09       0.92 r
  re_map/U532/Z (CTIVSVTX2)                0.08       0.99 f
  re_map/U160/Z (AO6SVTX1)                 0.13       1.12 r
  re_map/U300/Z (NR2SVTX0H)                0.11       1.23 f
  re_map/U1003/Z (AO6SVTX1)                0.14       1.37 r
  re_map/U383/Z (F_ENSVTX2)                0.13       1.51 f
  re_map/U335/Z (AO4ABSVTX4)               0.05       1.56 r
  re_map/U382/Z (ND2ASVTX4)                0.06       1.62 f
  re_map/U16/Z (IVSVTX0H)                  0.09       1.71 r
  re_map/U375/Z (B_ND2SVTX2)               0.07       1.78 f
  re_map/U370/Z (NR2SVTX2)                 0.12       1.90 r
  re_map/m2[26] (remap)                    0.00       1.90 r
  rslt_o[26] (out)                         0.00       1.90 r
  data arrival time                                   1.90

  max_delay                                2.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -0.05       1.90
  data required time                                  1.90
  -----------------------------------------------------------
  data required time                                  1.90
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: num_i[17] (input port clocked by VCLK)
  Endpoint: rslt_o[6] (output port clocked by VCLK)
  Path Group: VCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  remap_top          area_12Kto18K         CORE90GPSVT
  remap              area_6Kto12K          CORE90GPSVT

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.05       0.05 r
  num_i[17] (in)                           0.01       0.06 r
  U446/Z (IVSVTX2)                         0.04       0.10 f
  U605/Z (ND3SVTX4)                        0.04       0.14 r
  U484/Z (AO7SVTX4)                        0.04       0.19 f
  U606/Z (ND2SVTX4)                        0.04       0.23 r
  U607/Z (AO7NSVTX8)                       0.07       0.30 r
  U634/Z (IVSVTX4)                         0.02       0.32 f
  U635/Z (OR2SVTX8)                        0.10       0.42 f
  U253/Z (IVSVTX8)                         0.03       0.45 r
  U249/Z (ND3ABSVTX4)                      0.03       0.48 f
  U544/Z (NR2SVTX2)                        0.08       0.55 r
  U539/Z (AO17SVTX4)                       0.06       0.62 f
  U509/Z (AO7SVTX6)                        0.07       0.68 r
  re_map/m1[3] (remap)                     0.00       0.68 r
  re_map/U291/Z (IVSVTX4)                  0.06       0.74 f
  re_map/U301/Z (CTIVSVTX10)               0.04       0.78 r
  re_map/U1173/Z (AO7SVTX1)                0.09       0.88 f
  re_map/U1174/Z (F_AN2SVTX2)              0.13       1.00 f
  re_map/U1176/Z (AO7SVTX4)                0.06       1.06 r
  re_map/U527/Z (AO6SVTX6)                 0.06       1.12 f
  re_map/U59/Z (IVSVTX0H)                  0.08       1.20 r
  re_map/U1177/Z (ND2SVTX2)                0.06       1.26 f
  re_map/U45/Z (AN2BSVTX2)                 0.12       1.38 f
  re_map/U1472/Z (AO7SVTX1)                0.09       1.47 r
  re_map/U1473/Z (ENSVTX0H)                0.15       1.62 r
  re_map/U457/Z (AO6ABSVTX2)               0.11       1.72 r
  re_map/U443/Z (B_ND2SVTX1)               0.17       1.89 f
  re_map/m2[6] (remap)                     0.00       1.89 f
  rslt_o[6] (out)                          0.00       1.89 f
  data arrival time                                   1.89

  max_delay                                2.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -0.05       1.90
  data required time                                  1.90
  -----------------------------------------------------------
  data required time                                  1.90
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: num_i[21] (input port clocked by VCLK)
  Endpoint: rslt_o[20] (output port clocked by VCLK)
  Path Group: VCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  remap_top          area_12Kto18K         CORE90GPSVT
  remap              area_6Kto12K          CORE90GPSVT

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.05       0.05 f
  num_i[21] (in)                           0.01       0.06 f
  U570/Z (NR2SVTX6)                        0.04       0.10 r
  U571/Z (ND2SVTX8)                        0.06       0.16 f
  U289/Z (F_IVSVTX1)                       0.07       0.23 r
  U620/Z (ND3SVTX4)                        0.06       0.29 f
  U622/Z (ND2SVTX4)                        0.04       0.33 r
  U623/Z (NR2SVTX8)                        0.05       0.38 f
  U364/Z (ND2SVTX6)                        0.04       0.42 r
  U629/Z (NR2SVTX8)                        0.06       0.48 f
  U417/Z (AN2BSVTX8)                       0.14       0.62 r
  U214/Z (B_ND2SVTX2)                      0.05       0.66 f
  U673/Z (AO7ABSVTX4)                      0.04       0.70 r
  U675/Z (ND2ASVTX8)                       0.11       0.81 r
  re_map/m1[18] (remap)                    0.00       0.81 r
  re_map/U1028/Z (IVSVTX12)                0.05       0.87 f
  re_map/U1121/Z (NR2ASVTX6)               0.09       0.96 f
  re_map/U978/Z (NR2SVTX2)                 0.06       1.01 r
  re_map/U1307/Z (AO3CDSVTX6)              0.12       1.13 r
  re_map/U791/Z (IVSVTX4)                  0.04       1.17 f
  re_map/U134/Z (AO7SVTX2)                 0.04       1.21 r
  re_map/U1457/Z (AO6SVTX2)                0.08       1.29 f
  re_map/U1458/Z (F_EOSVTX2)               0.10       1.39 f
  re_map/U990/Z (AO1SVTX4)                 0.07       1.46 r
  re_map/U681/Z (F_ND3SVTX2)               0.08       1.54 f
  re_map/U1460/Z (IVSVTX4)                 0.05       1.59 r
  re_map/U428/Z (AO2ASVTX6)                0.05       1.64 f
  re_map/U1461/Z (ND2SVTX8)                0.04       1.69 r
  re_map/U730/Z (ND2SVTX4)                 0.04       1.73 f
  re_map/U1510/Z (AO6SVTX4)                0.05       1.77 r
  re_map/U1511/Z (ENSVTX4)                 0.12       1.89 f
  re_map/m2[20] (remap)                    0.00       1.89 f
  rslt_o[20] (out)                         0.00       1.89 f
  data arrival time                                   1.89

  max_delay                                2.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -0.05       1.90
  data required time                                  1.90
  -----------------------------------------------------------
  data required time                                  1.90
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: num_i[18] (input port clocked by VCLK)
  Endpoint: rslt_o[14] (output port clocked by VCLK)
  Path Group: VCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  remap_top          area_12Kto18K         CORE90GPSVT
  remap              area_6Kto12K          CORE90GPSVT

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.05       0.05 r
  num_i[18] (in)                           0.02       0.07 r
  U556/Z (ND3ABSVTX6)                      0.09       0.16 r
  U513/Z (AO7SVTX1)                        0.10       0.26 f
  U444/Z (NR2SVTX2)                        0.10       0.36 r
  U382/Z (AO21SVTX2)                       0.08       0.44 f
  U481/Z (AO1ASVTX6)                       0.14       0.58 f
  U656/Z (MUX21NSVTX8)                     0.15       0.73 r
  re_map/m1[12] (remap)                    0.00       0.73 r
  re_map/U1272/Z (NR2SVTX2)                0.12       0.86 f
  re_map/U620/Z (AO6SVTX2)                 0.09       0.94 r
  re_map/U650/Z (AO7SVTX4)                 0.07       1.01 f
  re_map/U642/Z (AO6SVTX4)                 0.07       1.08 r
  re_map/U491/Z (AO7SVTX6)                 0.06       1.14 f
  re_map/U174/Z (BFSVTX8)                  0.08       1.22 f
  re_map/U1279/Z (AO6SVTX4)                0.04       1.26 r
  re_map/U1280/Z (AO7SVTX1)                0.08       1.34 f
  re_map/U904/Z (ENSVTX0H)                 0.15       1.49 r
  re_map/U810/Z (AO4SVTX1)                 0.10       1.59 f
  re_map/U1284/Z (AO6SVTX2)                0.08       1.68 r
  re_map/U1285/Z (AO7SVTX2)                0.07       1.75 f
  re_map/U925/Z (AO6SVTX2)                 0.08       1.83 r
  re_map/U924/Z (AO7ABSVTX4)               0.07       1.89 f
  re_map/m2[14] (remap)                    0.00       1.89 f
  rslt_o[14] (out)                         0.00       1.89 f
  data arrival time                                   1.89

  max_delay                                2.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -0.05       1.90
  data required time                                  1.90
  -----------------------------------------------------------
  data required time                                  1.90
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: num_i[30] (input port clocked by VCLK)
  Endpoint: rslt_o[12] (output port clocked by VCLK)
  Path Group: VCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  remap_top          area_12Kto18K         CORE90GPSVT
  remap              area_6Kto12K          CORE90GPSVT

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.05       0.05 r
  num_i[30] (in)                           0.02       0.07 r
  U530/Z (NR2SVTX4)                        0.05       0.12 f
  U568/Z (ND2SVTX8)                        0.05       0.17 r
  U551/Z (IVSVTX8)                         0.04       0.20 f
  U582/Z (ND2ASVTX8)                       0.04       0.24 r
  U285/Z (IVSVTX10)                        0.04       0.28 f
  U436/Z (NR3ABSVTX2)                      0.10       0.39 f
  U501/Z (IVSVTX4)                         0.03       0.42 r
  U520/Z (AN2SVTX8)                        0.06       0.49 r
  U425/Z (AO7SVTX8)                        0.04       0.52 f
  U424/Z (MUX21NSVTX6)                     0.08       0.60 r
  U415/Z (MUX21NSVTX6)                     0.06       0.66 f
  re_map/m1[8] (remap)                     0.00       0.66 f
  re_map/U289/Z (IVSVTX6)                  0.06       0.72 r
  re_map/U364/Z (IVSVTX10)                 0.05       0.77 f
  re_map/U856/Z (AN2SVTX0H)                0.12       0.89 f
  re_map/U1238/Z (AO6SVTX1)                0.14       1.02 r
  re_map/U1244/Z (AO1CDSVTX4)              0.17       1.20 r
  re_map/U687/Z (AO7SVTX2)                 0.08       1.28 f
  re_map/U47/Z (IVSVTX0H)                  0.09       1.37 r
  re_map/U1549/Z (AO7SVTX1)                0.09       1.46 f
  re_map/U1550/Z (ENSVTX0H)                0.15       1.61 r
  re_map/U1551/Z (AO4SVTX1)                0.10       1.71 f
  re_map/U1559/Z (AO1SVTX4)                0.09       1.80 r
  re_map/U1560/Z (AO7SVTX4)                0.09       1.89 f
  re_map/m2[12] (remap)                    0.00       1.89 f
  rslt_o[12] (out)                         0.00       1.89 f
  data arrival time                                   1.89

  max_delay                                2.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -0.05       1.90
  data required time                                  1.90
  -----------------------------------------------------------
  data required time                                  1.90
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: num_i[17] (input port clocked by VCLK)
  Endpoint: rslt_o[7] (output port clocked by VCLK)
  Path Group: VCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  remap_top          area_12Kto18K         CORE90GPSVT
  remap              area_6Kto12K          CORE90GPSVT

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.05       0.05 f
  num_i[17] (in)                           0.01       0.06 f
  U446/Z (IVSVTX2)                         0.04       0.10 r
  U605/Z (ND3SVTX4)                        0.04       0.14 f
  U484/Z (AO7SVTX4)                        0.05       0.18 r
  U606/Z (ND2SVTX4)                        0.04       0.23 f
  U607/Z (AO7NSVTX8)                       0.08       0.31 f
  U634/Z (IVSVTX4)                         0.02       0.33 r
  U635/Z (OR2SVTX8)                        0.09       0.42 r
  U253/Z (IVSVTX8)                         0.03       0.46 f
  U249/Z (ND3ABSVTX4)                      0.03       0.48 r
  U544/Z (NR2SVTX2)                        0.06       0.55 f
  U539/Z (AO17SVTX4)                       0.07       0.62 r
  U509/Z (AO7SVTX6)                        0.06       0.68 f
  re_map/m1[3] (remap)                     0.00       0.68 f
  re_map/U291/Z (IVSVTX4)                  0.06       0.74 r
  re_map/U301/Z (CTIVSVTX10)               0.05       0.79 f
  re_map/U1029/Z (NR3SVTX8)                0.06       0.86 r
  re_map/U1117/Z (NR3ABSVTX8)              0.10       0.96 r
  re_map/U619/Z (IVSVTX4)                  0.03       0.99 f
  re_map/U1200/Z (NR2SVTX4)                0.05       1.04 r
  re_map/U208/Z (ND3SVTX2)                 0.08       1.12 f
  re_map/U499/Z (AO6CSVTX4)                0.06       1.19 r
  re_map/U1282/Z (IVSVTX4)                 0.04       1.23 f
  re_map/U343/Z (ND2SVTX8)                 0.05       1.28 r
  re_map/U141/Z (IVSVTX6)                  0.04       1.32 f
  re_map/U42/Z (BFSVTX4)                   0.10       1.41 f
  re_map/U1586/Z (AO4SVTX1)                0.10       1.52 r
  re_map/U1587/Z (AO6SVTX1)                0.10       1.61 f
  re_map/U1588/Z (AO7SVTX2)                0.08       1.69 r
  re_map/U432/Z (AO6SVTX2)                 0.07       1.75 f
  re_map/U369/Z (AO7SVTX2)                 0.13       1.88 r
  re_map/m2[7] (remap)                     0.00       1.88 r
  rslt_o[7] (out)                          0.00       1.88 r
  data arrival time                                   1.88

  max_delay                                2.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -0.05       1.90
  data required time                                  1.90
  -----------------------------------------------------------
  data required time                                  1.90
  data arrival time                                  -1.88
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: num_i[17] (input port clocked by VCLK)
  Endpoint: rslt_o[5] (output port clocked by VCLK)
  Path Group: VCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  remap_top          area_12Kto18K         CORE90GPSVT
  remap              area_6Kto12K          CORE90GPSVT

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.05       0.05 f
  num_i[17] (in)                           0.01       0.06 f
  U446/Z (IVSVTX2)                         0.04       0.10 r
  U605/Z (ND3SVTX4)                        0.04       0.14 f
  U484/Z (AO7SVTX4)                        0.05       0.18 r
  U606/Z (ND2SVTX4)                        0.04       0.23 f
  U607/Z (AO7NSVTX8)                       0.08       0.31 f
  U634/Z (IVSVTX4)                         0.02       0.33 r
  U635/Z (OR2SVTX8)                        0.09       0.42 r
  U253/Z (IVSVTX8)                         0.03       0.46 f
  U249/Z (ND3ABSVTX4)                      0.03       0.48 r
  U544/Z (NR2SVTX2)                        0.06       0.55 f
  U539/Z (AO17SVTX4)                       0.07       0.62 r
  U509/Z (AO7SVTX6)                        0.06       0.68 f
  re_map/m1[3] (remap)                     0.00       0.68 f
  re_map/U291/Z (IVSVTX4)                  0.06       0.74 r
  re_map/U301/Z (CTIVSVTX10)               0.05       0.79 f
  re_map/U1029/Z (NR3SVTX8)                0.06       0.86 r
  re_map/U1117/Z (NR3ABSVTX8)              0.10       0.96 r
  re_map/U619/Z (IVSVTX4)                  0.03       0.99 f
  re_map/U1200/Z (NR2SVTX4)                0.05       1.04 r
  re_map/U208/Z (ND3SVTX2)                 0.08       1.12 f
  re_map/U499/Z (AO6CSVTX4)                0.06       1.19 r
  re_map/U1282/Z (IVSVTX4)                 0.04       1.23 f
  re_map/U343/Z (ND2SVTX8)                 0.05       1.28 r
  re_map/U141/Z (IVSVTX6)                  0.04       1.32 f
  re_map/U42/Z (BFSVTX4)                   0.10       1.41 f
  re_map/U1596/Z (AO4SVTX1)                0.10       1.52 r
  re_map/U1597/Z (AO6SVTX1)                0.10       1.61 f
  re_map/U1598/Z (AO7SVTX2)                0.08       1.69 r
  re_map/U431/Z (AO6SVTX2)                 0.07       1.75 f
  re_map/U367/Z (AO7SVTX2)                 0.13       1.88 r
  re_map/m2[5] (remap)                     0.00       1.88 r
  rslt_o[5] (out)                          0.00       1.88 r
  data arrival time                                   1.88

  max_delay                                2.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -0.05       1.90
  data required time                                  1.90
  -----------------------------------------------------------
  data required time                                  1.90
  data arrival time                                  -1.88
  -----------------------------------------------------------
  slack (MET)                                         0.02


1
 
****************************************
Report : cell
Design : remap_top
Version: J-2014.09-SP2
Date   : Fri May  6 16:58:23 2022
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U200                      IVSVTX0H        CORE90GPSVT     2.195200  
U201                      B_ND2SVTX2      CORX90GPSVT     4.390400  
U202                      IVSVTX10        CORE90GPSVT     8.780800  
U203                      AO4SVTX4        CORE90GPSVT     14.268800 
U204                      AO20DSVTX2      CORE90GPSVT     8.780800  
U205                      MUX21SVTX4      CORE90GPSVT     13.171200 
U206                      IVSVTX2         CORE90GPSVT     3.292800  
U207                      AO2ABSVTX4      CORX90GPSVT     13.171200 
U208                      AO7SVTX4        CORE90GPSVT     10.976000 
U209                      NR2ASVTX1       CORE90GPSVT     4.390400  
U210                      IVSVTX2         CORE90GPSVT     3.292800  
U211                      ND2ASVTX6       CORE90GPSVT     12.073600 
U212                      CTIVSVTX2       CORX90GPSVT     3.292800  
U213                      CTIVSVTX2       CORX90GPSVT     3.292800  
U214                      B_ND2SVTX2      CORX90GPSVT     4.390400  
U215                      NR2ASVTX4       CORE90GPSVT     8.780800  
U216                      AO7SVTX1        CORE90GPSVT     4.390400  
U217                      NR2ASVTX4       CORE90GPSVT     8.780800  
U218                      ND2SVTX2        CORE90GPSVT     4.390400  
U219                      MUX21NSVTX4     CORE90GPSVT     16.464001 
U220                      AO2SVTX4        CORE90GPSVT     14.268800 
U221                      MUX21NSVTX6     CORE90GPSVT     21.952000 
U222                      AO6ASVTX2       CORE90GPSVT     7.683200  
U223                      AO7ABSVTX4      CORE90GPSVT     10.976000 
U224                      BFSVTX10        CORE90GPSVT     12.073600 
U225                      BFSVTX6         CORE90GPSVT     7.683200  
U226                      IVSVTX4         CORE90GPSVT     4.390400  
U227                      IVSVTX0H        CORE90GPSVT     2.195200  
U228                      IVSVTX2         CORE90GPSVT     3.292800  
U229                      IVSVTX0H        CORE90GPSVT     2.195200  
U230                      F_ND2ASVTX2     CORX90GPSVT     5.488000  
U231                      IVSVTX2         CORE90GPSVT     3.292800  
U232                      IVSVTX4         CORE90GPSVT     4.390400  
U233                      IVSVTX0H        CORE90GPSVT     2.195200  
U234                      F_ND2SVTX1      CORX90GPSVT     4.390400  
U235                      F_ND2ASVTX2     CORX90GPSVT     5.488000  
U236                      ND3SVTX4        CORE90GPSVT     8.780800  
U237                      ND2ASVTX4       CORE90GPSVT     8.780800  
U238                      ND2ASVTX4       CORE90GPSVT     8.780800  
U239                      IVSVTX4         CORE90GPSVT     4.390400  
U240                      AO7SVTX2        CORE90GPSVT     6.585600  
U241                      IVSVTX2         CORE90GPSVT     3.292800  
U242                      CTIVSVTX4       CORX90GPSVT     4.390400  
U243                      IVSVTX0H        CORE90GPSVT     2.195200  
U244                      IVSVTX0H        CORE90GPSVT     2.195200  
U245                      IVSVTX2         CORE90GPSVT     3.292800  
U246                      B_ND2SVTX2      CORX90GPSVT     4.390400  
U247                      IVSVTX4         CORE90GPSVT     4.390400  
U248                      OR2SVTX2        CORE90GPSVT     5.488000  
U249                      ND3ABSVTX4      CORE90GPSVT     9.878400  
U250                      BFSVTX4         CORE90GPSVT     6.585600  
U251                      ND3SVTX2        CORE90GPSVT     5.488000  
U252                      CTIVSVTX2       CORX90GPSVT     3.292800  
U253                      IVSVTX8         CORE90GPSVT     7.683200  
U254                      ND2SVTX2        CORE90GPSVT     4.390400  
U255                      IVSVTX2         CORE90GPSVT     3.292800  
U256                      BFSVTX8         CORE90GPSVT     9.878400  
U257                      IVSVTX0H        CORE90GPSVT     2.195200  
U258                      CTBUFSVTX8      CORX90GPSVT     10.976000 
U259                      ND3ABSVTX4      CORE90GPSVT     9.878400  
U260                      AO7SVTX4        CORE90GPSVT     10.976000 
U261                      AO7ABSVTX2      CORE90GPSVT     6.585600  
U262                      IVSVTX2         CORE90GPSVT     3.292800  
U263                      IVSVTX0H        CORE90GPSVT     2.195200  
U264                      CTIVSVTX4       CORX90GPSVT     4.390400  
U265                      IVSVTX0H        CORE90GPSVT     2.195200  
U266                      IVSVTX0H        CORE90GPSVT     2.195200  
U267                      IVSVTX4         CORE90GPSVT     4.390400  
U268                      IVSVTX2         CORE90GPSVT     3.292800  
U269                      IVSVTX4         CORE90GPSVT     4.390400  
U270                      IVSVTX0H        CORE90GPSVT     2.195200  
U271                      OR2SVTX4        CORE90GPSVT     7.683200  
U272                      AO7ABSVTX2      CORE90GPSVT     6.585600  
U273                      AO7ABSVTX2      CORE90GPSVT     6.585600  
U274                      CTIVSVTX2       CORX90GPSVT     3.292800  
U275                      ND2ASVTX4       CORE90GPSVT     8.780800  
U276                      BFSVTX8         CORE90GPSVT     9.878400  
U277                      IVSVTX4         CORE90GPSVT     4.390400  
U278                      IVSVTX0H        CORE90GPSVT     2.195200  
U279                      BFSVTX2         CORE90GPSVT     4.390400  
U280                      IVSVTX6         CORE90GPSVT     6.585600  
U281                      NR2ASVTX1       CORE90GPSVT     4.390400  
U282                      CTIVSVTX4       CORX90GPSVT     4.390400  
U283                      ND2SVTX6        CORE90GPSVT     8.780800  
U284                      IVSVTX0H        CORE90GPSVT     2.195200  
U285                      IVSVTX10        CORE90GPSVT     8.780800  
U286                      IVSVTX1         CORE90GPSVT     3.292800  
U287                      ND3SVTX6        CORE90GPSVT     12.073600 
U288                      BFSVTX6         CORE90GPSVT     7.683200  
U289                      F_IVSVTX1       CORX90GPSVT     3.292800  
U290                      IVSVTX2         CORE90GPSVT     3.292800  
U291                      CTIVSVTX6       CORX90GPSVT     6.585600  
U292                      NR2SVTX6        CORE90GPSVT     8.780800  
U293                      BFSVTX4         CORE90GPSVT     6.585600  
U294                      NR3ABSVTX6      CORE90GPSVT     14.268800 
U295                      F_ND3SVTX2      CORX90GPSVT     6.585600  
U296                      ND4ASVTX4       CORE90GPSVT     12.073600 
U297                      IVSVTX10        CORE90GPSVT     8.780800  
U298                      IVSVTX2         CORE90GPSVT     3.292800  
U299                      IVSVTX4         CORE90GPSVT     4.390400  
U300                      IVSVTX4         CORE90GPSVT     4.390400  
U301                      IVSVTX4         CORE90GPSVT     4.390400  
U302                      BFSVTX2         CORE90GPSVT     4.390400  
U303                      IVSVTX8         CORE90GPSVT     7.683200  
U304                      IVSVTX2         CORE90GPSVT     3.292800  
U305                      IVSVTX2         CORE90GPSVT     3.292800  
U306                      IVSVTX4         CORE90GPSVT     4.390400  
U307                      IVSVTX2         CORE90GPSVT     3.292800  
U308                      IVSVTX4         CORE90GPSVT     4.390400  
U309                      IVSVTX4         CORE90GPSVT     4.390400  
U310                      IVSVTX2         CORE90GPSVT     3.292800  
U311                      IVSVTX2         CORE90GPSVT     3.292800  
U312                      NR2SVTX4        CORE90GPSVT     6.585600  
U313                      NR2SVTX6        CORE90GPSVT     8.780800  
U314                      ND2SVTX4        CORE90GPSVT     6.585600  
U315                      IVSVTX2         CORE90GPSVT     3.292800  
U316                      ND2SVTX4        CORE90GPSVT     6.585600  
U317                      ND2SVTX2        CORE90GPSVT     4.390400  
U318                      F_MUX21NSVTX1   CORX90GPSVT     7.683200  
U319                      MUX21NSVTX4     CORE90GPSVT     16.464001 
U320                      AN2SVTX0H       CORX90GPSVT     5.488000  
U321                      AO6ABSVTX4      CORE90GPSVT     10.976000 
U322                      IVSVTX4         CORE90GPSVT     4.390400  
U323                      F_AN2SVTX2      CORX90GPSVT     5.488000  
U324                      AO7SVTX4        CORE90GPSVT     10.976000 
U325                      B_ND2SVTX2      CORX90GPSVT     4.390400  
U326                      OR2SVTX4        CORE90GPSVT     7.683200  
U327                      IVSVTX6         CORE90GPSVT     6.585600  
U328                      ND2SVTX2        CORE90GPSVT     4.390400  
U329                      IVSVTX10        CORE90GPSVT     8.780800  
U330                      CTIVSVTX2       CORX90GPSVT     3.292800  
U331                      ND2SVTX8        CORE90GPSVT     12.073600 
U332                      AO2ABSVTX4      CORX90GPSVT     13.171200 
U333                      ND3SVTX6        CORE90GPSVT     12.073600 
U334                      IVSVTX2         CORE90GPSVT     3.292800  
U335                      ND2ASVTX6       CORE90GPSVT     12.073600 
U336                      OR2SVTX4        CORE90GPSVT     7.683200  
U337                      IVSVTX2         CORE90GPSVT     3.292800  
U338                      MUX21NSVTX6     CORE90GPSVT     21.952000 
U339                      B_ND2SVTX2      CORX90GPSVT     4.390400  
U340                      IVSVTX2         CORE90GPSVT     3.292800  
U341                      NR2ASVTX4       CORE90GPSVT     8.780800  
U342                      NR2SVTX4        CORE90GPSVT     6.585600  
U343                      CTIVSVTX2       CORX90GPSVT     3.292800  
U344                      IVSVTX4         CORE90GPSVT     4.390400  
U345                      IVSVTX2         CORE90GPSVT     3.292800  
U346                      IVSVTX4         CORE90GPSVT     4.390400  
U347                      ND2SVTX2        CORE90GPSVT     4.390400  
U348                      IVSVTX12        CORE90GPSVT     10.976000 
U349                      B_ND2SVTX2      CORX90GPSVT     4.390400  
U350                      IVSVTX6         CORE90GPSVT     6.585600  
U351                      NR2ASVTX2       CORE90GPSVT     5.488000  
U352                      ND3ABSVTX8      CORE90GPSVT     16.464001 
U353                      ND2SVTX6        CORE90GPSVT     8.780800  
U354                      ND2SVTX6        CORE90GPSVT     8.780800  
U355                      OR2SVTX4        CORE90GPSVT     7.683200  
U356                      ND3SVTX6        CORE90GPSVT     12.073600 
U357                      IVSVTX4         CORE90GPSVT     4.390400  
U358                      AO6ABSVTX6      CORE90GPSVT     14.268800 
U359                      MUX21NSVTX4     CORE90GPSVT     16.464001 
U360                      AO7ABSVTX4      CORE90GPSVT     10.976000 
U361                      ND2SVTX6        CORE90GPSVT     8.780800  
U362                      AO7ABSVTX2      CORE90GPSVT     6.585600  
U363                      ND2SVTX2        CORE90GPSVT     4.390400  
U364                      ND2SVTX6        CORE90GPSVT     8.780800  
U365                      B_ND2SVTX2      CORX90GPSVT     4.390400  
U366                      CTIVSVTX2       CORX90GPSVT     3.292800  
U367                      ND3SVTX6        CORE90GPSVT     12.073600 
U368                      B_ND2SVTX2      CORX90GPSVT     4.390400  
U369                      B_ND2SVTX2      CORX90GPSVT     4.390400  
U370                      IVSVTX6         CORE90GPSVT     6.585600  
U371                      ND3ABSVTX8      CORE90GPSVT     16.464001 
U372                      NR2ASVTX4       CORE90GPSVT     8.780800  
U373                      NR2SVTX2        CORE90GPSVT     4.390400  
U374                      IVSVTX2         CORE90GPSVT     3.292800  
U375                      IVSVTX4         CORE90GPSVT     4.390400  
U376                      BFSVTX2         CORE90GPSVT     4.390400  
U377                      NR2SVTX6        CORE90GPSVT     8.780800  
U378                      MUX21NSVTX4     CORE90GPSVT     16.464001 
U379                      ND2SVTX4        CORE90GPSVT     6.585600  
U380                      IVSVTX10        CORE90GPSVT     8.780800  
U381                      NR3SVTX4        CORE90GPSVT     8.780800  
U382                      AO21SVTX2       CORE90GPSVT     7.683200  
U383                      NR2SVTX2        CORE90GPSVT     4.390400  
U384                      AO4ABSVTX8      CORE90GPSVT     25.244801 
U385                      AO2SVTX4        CORE90GPSVT     14.268800 
U386                      ND3SVTX2        CORE90GPSVT     5.488000  
U387                      AO6SVTX8        CORE90GPSVT     19.756800 
U388                      AN3SVTX6        CORE90GPSVT     13.171200 
U389                      NR2SVTX0H       CORX90GPSVT     4.390400  
U390                      MUX21NSVTX6     CORE90GPSVT     21.952000 
U391                      AO7SVTX8        CORE90GPSVT     19.756800 
U392                      AO2ABSVTX4      CORX90GPSVT     13.171200 
U393                      ND2SVTX4        CORE90GPSVT     6.585600  
U394                      AO3ABSVTX8      CORX90GPSVT     20.854401 
U395                      IVSVTX4         CORE90GPSVT     4.390400  
U396                      IVSVTX8         CORE90GPSVT     7.683200  
U397                      ND3ASVTX2       CORE90GPSVT     7.683200  
U398                      NR2ASVTX6       CORE90GPSVT     10.976000 
U399                      IVSVTX6         CORE90GPSVT     6.585600  
U400                      ND2SVTX4        CORE90GPSVT     6.585600  
U401                      AO2ASVTX2       CORE90GPSVT     9.878400  
U402                      OR2SVTX8        CORE90GPSVT     13.171200 
U403                      MUX21NSVTX6     CORE90GPSVT     21.952000 
U404                      AO2ABSVTX2      CORX90GPSVT     8.780800  
U405                      IVSVTX8         CORE90GPSVT     7.683200  
U406                      ND2SVTX4        CORE90GPSVT     6.585600  
U407                      IVSVTX2         CORE90GPSVT     3.292800  
U408                      ND2SVTX2        CORE90GPSVT     4.390400  
U409                      AO6SVTX6        CORE90GPSVT     15.366400 
U410                      IVSVTX4         CORE90GPSVT     4.390400  
U411                      AN4SVTX4        CORE90GPSVT     9.878400  
U412                      ND3SVTX2        CORE90GPSVT     5.488000  
U413                      ND3SVTX4        CORE90GPSVT     8.780800  
U414                      MUX21NSVTX2     CORE90GPSVT     8.780800  
U415                      MUX21NSVTX6     CORE90GPSVT     21.952000 
U416                      AO4SVTX4        CORE90GPSVT     14.268800 
U417                      AN2BSVTX8       CORE90GPSVT     14.268800 
U418                      AO3SVTX6        CORE90GPSVT     18.659201 
U419                      AO4ABSVTX4      CORE90GPSVT     13.171200 
U420                      ND3ABSVTX4      CORE90GPSVT     9.878400  
U421                      NR3SVTX6        CORE90GPSVT     12.073600 
U422                      ND3SVTX4        CORE90GPSVT     8.780800  
U423                      ND2SVTX4        CORE90GPSVT     6.585600  
U424                      MUX21NSVTX6     CORE90GPSVT     21.952000 
U425                      AO7SVTX8        CORE90GPSVT     19.756800 
U426                      ND4SVTX8        CORE90GPSVT     19.756800 
U427                      MUX21SVTX8      CORE90GPSVT     21.952000 
U428                      ND2SVTX4        CORE90GPSVT     6.585600  
U429                      AO7SVTX4        CORE90GPSVT     10.976000 
U430                      NR3SVTX2        CORE90GPSVT     5.488000  
U431                      AO7SVTX2        CORE90GPSVT     6.585600  
U432                      NR2SVTX2        CORE90GPSVT     4.390400  
U433                      IVSVTX6         CORE90GPSVT     6.585600  
U434                      AO3CDSVTX6      CORX90GPSVT     17.561600 
U435                      IVSVTX2         CORE90GPSVT     3.292800  
U436                      NR3ABSVTX2      CORE90GPSVT     6.585600  
U437                      F_ND2ASVTX2     CORX90GPSVT     5.488000  
U438                      IVSVTX4         CORE90GPSVT     4.390400  
U439                      NR2SVTX2        CORE90GPSVT     4.390400  
U440                      IVSVTX2         CORE90GPSVT     3.292800  
U441                      ND3SVTX1        CORE90GPSVT     5.488000  
U442                      NR2SVTX2        CORE90GPSVT     4.390400  
U443                      AO6SVTX1        CORE90GPSVT     5.488000  
U444                      NR2SVTX2        CORE90GPSVT     4.390400  
U445                      BFSVTX0H        CORE90GPSVT     3.292800  
U446                      IVSVTX2         CORE90GPSVT     3.292800  
U447                      AO7SVTX2        CORE90GPSVT     6.585600  
U448                      B_ND2SVTX0H     CORX90GPSVT     4.390400  
U449                      NR2SVTX2        CORE90GPSVT     4.390400  
U450                      IVSVTX2         CORE90GPSVT     3.292800  
U451                      CTIVSVTX6       CORX90GPSVT     6.585600  
U452                      IVSVTX4         CORE90GPSVT     4.390400  
U453                      IVSVTX2         CORE90GPSVT     3.292800  
U454                      IVSVTX2         CORE90GPSVT     3.292800  
U455                      BFSVTX6         CORE90GPSVT     7.683200  
U456                      BFSVTX6         CORE90GPSVT     7.683200  
U457                      NR2ASVTX1       CORE90GPSVT     4.390400  
U458                      IVSVTX4         CORE90GPSVT     4.390400  
U459                      F_AN2SVTX2      CORX90GPSVT     5.488000  
U460                      AN2SVTX0H       CORX90GPSVT     5.488000  
U461                      AO4SVTX2        CORE90GPSVT     7.683200  
U462                      NR2ASVTX2       CORE90GPSVT     5.488000  
U463                      IVSVTX2         CORE90GPSVT     3.292800  
U464                      NR2SVTX2        CORE90GPSVT     4.390400  
U465                      CTIVSVTX12      CORX90GPSVT     10.976000 
U466                      NR2SVTX2        CORE90GPSVT     4.390400  
U467                      IVSVTX2         CORE90GPSVT     3.292800  
U468                      IVSVTX2         CORE90GPSVT     3.292800  
U469                      IVSVTX2         CORE90GPSVT     3.292800  
U470                      AO2SVTX4        CORE90GPSVT     14.268800 
U471                      MUX21NSVTX4     CORE90GPSVT     16.464001 
U472                      MUX21NSVTX4     CORE90GPSVT     16.464001 
U473                      MUX21NSVTX4     CORE90GPSVT     16.464001 
U474                      IVSVTX2         CORE90GPSVT     3.292800  
U475                      AO7SVTX2        CORE90GPSVT     6.585600  
U476                      CTIVSVTX4       CORX90GPSVT     4.390400  
U477                      OR2SVTX4        CORE90GPSVT     7.683200  
U478                      ND4SVTX2        CORE90GPSVT     6.585600  
U479                      MUX21NSVTX6     CORE90GPSVT     21.952000 
U480                      AO7ABSVTX8      CORE90GPSVT     17.561600 
U481                      AO1ASVTX6       CORE90GPSVT     20.854401 
U482                      MUX21NSVTX4     CORE90GPSVT     16.464001 
U483                      ND2SVTX4        CORE90GPSVT     6.585600  
U484                      AO7SVTX4        CORE90GPSVT     10.976000 
U485                      ND2SVTX4        CORE90GPSVT     6.585600  
U486                      IVSVTX4         CORE90GPSVT     4.390400  
U487                      AO3SVTX6        CORE90GPSVT     18.659201 
U488                      AO21ASVTX8      CORE90GPSVT     21.952000 
U489                      NR2ASVTX4       CORE90GPSVT     8.780800  
U490                      AO7ABSVTX4      CORE90GPSVT     10.976000 
U491                      NR2SVTX4        CORE90GPSVT     6.585600  
U492                      NR3ABSVTX2      CORE90GPSVT     6.585600  
U493                      ND3ASVTX2       CORE90GPSVT     7.683200  
U494                      F_AN2SVTX2      CORX90GPSVT     5.488000  
U495                      AO7NSVTX4       CORE90GPSVT     9.878400  
U496                      BFSVTX8         CORE90GPSVT     9.878400  
U497                      AO6ASVTX2       CORE90GPSVT     7.683200  
U498                      IVSVTX12        CORE90GPSVT     10.976000 
U499                      NR2SVTX2        CORE90GPSVT     4.390400  
U500                      MUX21NSVTX4     CORE90GPSVT     16.464001 
U501                      IVSVTX4         CORE90GPSVT     4.390400  
U502                      MUX21NSVTX6     CORE90GPSVT     21.952000 
U503                      ND3SVTX2        CORE90GPSVT     5.488000  
U504                      ND2SVTX4        CORE90GPSVT     6.585600  
U505                      ND4SVTX2        CORE90GPSVT     6.585600  
U506                      ND2SVTX4        CORE90GPSVT     6.585600  
U507                      MUX21NSVTX2     CORE90GPSVT     8.780800  
U508                      AO3SVTX4        CORE90GPSVT     13.171200 
U509                      AO7SVTX6        CORE90GPSVT     15.366400 
U510                      ND3ABSVTX6      CORE90GPSVT     15.366400 
U511                      IVSVTX2         CORE90GPSVT     3.292800  
U512                      ND2SVTX4        CORE90GPSVT     6.585600  
U513                      AO7SVTX1        CORE90GPSVT     4.390400  
U514                      AN3CSVTX6       CORE90GPSVT     14.268800 
U515                      ND2SVTX4        CORE90GPSVT     6.585600  
U516                      IVSVTX8         CORE90GPSVT     7.683200  
U517                      ND3SVTX8        CORE90GPSVT     15.366400 
U518                      AO2ABSVTX4      CORX90GPSVT     13.171200 
U519                      NR3SVTX6        CORE90GPSVT     12.073600 
U520                      AN2SVTX8        CORE90GPSVT     13.171200 
U521                      IVSVTX4         CORE90GPSVT     4.390400  
U522                      ND2SVTX4        CORE90GPSVT     6.585600  
U523                      NR2SVTX2        CORE90GPSVT     4.390400  
U524                      IVSVTX8         CORE90GPSVT     7.683200  
U525                      ND3ABSVTX6      CORE90GPSVT     15.366400 
U526                      AO6SVTX8        CORE90GPSVT     19.756800 
U527                      ND2SVTX4        CORE90GPSVT     6.585600  
U528                      ND2SVTX8        CORE90GPSVT     12.073600 
U529                      ND2SVTX2        CORE90GPSVT     4.390400  
U530                      NR2SVTX4        CORE90GPSVT     6.585600  
U531                      AN2BSVTX2       CORE90GPSVT     7.683200  
U532                      ND2SVTX4        CORE90GPSVT     6.585600  
U533                      AN2SVTX8        CORE90GPSVT     13.171200 
U534                      AO1CSVTX8       CORE90GPSVT     25.244801 
U535                      AO4ABSVTX6      CORE90GPSVT     19.756800 
U536                      AO1CSVTX6       CORE90GPSVT     20.854401 
U537                      MUX21NSVTX4     CORE90GPSVT     16.464001 
U538                      MUX21NSVTX6     CORE90GPSVT     21.952000 
U539                      AO17SVTX4       CORE90GPSVT     13.171200 
U540                      MUX21NSVTX8     CORE90GPSVT     29.635201 
U541                      IVSVTX4         CORE90GPSVT     4.390400  
U542                      ND2SVTX4        CORE90GPSVT     6.585600  
U543                      F_MUX21NSVTX1   CORX90GPSVT     7.683200  
U544                      NR2SVTX2        CORE90GPSVT     4.390400  
U545                      ND2SVTX4        CORE90GPSVT     6.585600  
U546                      ND2SVTX4        CORE90GPSVT     6.585600  
U547                      NR2SVTX2        CORE90GPSVT     4.390400  
U548                      NR2SVTX2        CORE90GPSVT     4.390400  
U549                      ND3SVTX4        CORE90GPSVT     8.780800  
U550                      ND3SVTX2        CORE90GPSVT     5.488000  
U551                      IVSVTX8         CORE90GPSVT     7.683200  
U552                      NR3SVTX8        CORE90GPSVT     15.366400 
U553                      IVSVTX12        CORE90GPSVT     10.976000 
U554                      AO7ABSVTX8      CORE90GPSVT     17.561600 
U555                      ND3SVTX2        CORE90GPSVT     5.488000  
U556                      ND3ABSVTX6      CORE90GPSVT     15.366400 
U557                      MUX21NSVTX8     CORE90GPSVT     29.635201 
U558                      ND2SVTX2        CORE90GPSVT     4.390400  
U559                      MUX21NSVTX6     CORE90GPSVT     21.952000 
U560                      NR2SVTX2        CORE90GPSVT     4.390400  
U561                      NR2SVTX2        CORE90GPSVT     4.390400  
U562                      IVSVTX2         CORE90GPSVT     3.292800  
U563                      ND2SVTX2        CORE90GPSVT     4.390400  
U564                      AN3SVTX6        CORE90GPSVT     13.171200 
U565                      F_AN2SVTX2      CORX90GPSVT     5.488000  
U566                      NR2SVTX2        CORE90GPSVT     4.390400  
U567                      NR2SVTX6        CORE90GPSVT     8.780800  
U568                      ND2SVTX8        CORE90GPSVT     12.073600 
U569                      NR2SVTX4        CORE90GPSVT     6.585600  
U570                      NR2SVTX6        CORE90GPSVT     8.780800  
U571                      ND2SVTX8        CORE90GPSVT     12.073600 
U572                      NR2SVTX8        CORE90GPSVT     12.073600 
U573                      ND2SVTX8        CORE90GPSVT     12.073600 
U574                      NR2SVTX2        CORE90GPSVT     4.390400  
U575                      NR2SVTX2        CORE90GPSVT     4.390400  
U576                      NR2SVTX4        CORE90GPSVT     6.585600  
U577                      ND4SVTX4        CORE90GPSVT     10.976000 
U578                      NR2SVTX6        CORE90GPSVT     8.780800  
U579                      ND2SVTX4        CORE90GPSVT     6.585600  
U580                      NR2SVTX4        CORE90GPSVT     6.585600  
U581                      ND2ASVTX8       CORE90GPSVT     13.171200 
U582                      ND2ASVTX8       CORE90GPSVT     13.171200 
U583                      NR2SVTX4        CORE90GPSVT     6.585600  
U584                      ND2SVTX4        CORE90GPSVT     6.585600  
U585                      IVSVTX2         CORE90GPSVT     3.292800  
U586                      ND2SVTX4        CORE90GPSVT     6.585600  
U587                      ND2SVTX4        CORE90GPSVT     6.585600  
U588                      AO6SVTX1        CORE90GPSVT     5.488000  
U589                      AO1ABSVTX2      CORX90GPSVT     7.683200  
U590                      ND2ASVTX8       CORE90GPSVT     13.171200 
U591                      NR2SVTX4        CORE90GPSVT     6.585600  
U592                      ND2SVTX4        CORE90GPSVT     6.585600  
U593                      AO21DSVTX8      CORE90GPSVT     21.952000 
U594                      ND2SVTX4        CORE90GPSVT     6.585600  
U595                      NR2SVTX2        CORE90GPSVT     4.390400  
U596                      ND3SVTX4        CORE90GPSVT     8.780800  
U597                      ND2ASVTX8       CORE90GPSVT     13.171200 
U598                      ND3SVTX8        CORE90GPSVT     15.366400 
U599                      NR2SVTX2        CORE90GPSVT     4.390400  
U600                      NR2SVTX2        CORE90GPSVT     4.390400  
U601                      ND2SVTX4        CORE90GPSVT     6.585600  
U602                      IVSVTX4         CORE90GPSVT     4.390400  
U603                      ND2SVTX4        CORE90GPSVT     6.585600  
U604                      IVSVTX2         CORE90GPSVT     3.292800  
U605                      ND3SVTX4        CORE90GPSVT     8.780800  
U606                      ND2SVTX4        CORE90GPSVT     6.585600  
U607                      AO7NSVTX8       CORE90GPSVT     16.464001 
U608                      AO17ASVTX8      CORE90GPSVT     25.244801 
U609                      AO7SVTX2        CORE90GPSVT     6.585600  
U610                      AN2SVTX8        CORE90GPSVT     13.171200 
U611                      ND2ASVTX8       CORE90GPSVT     13.171200 
U612                      AO2SVTX2        CORE90GPSVT     7.683200  
U613                      ND2SVTX4        CORE90GPSVT     6.585600  
U614                      IVSVTX4         CORE90GPSVT     4.390400  
U615                      AO6SVTX1        CORE90GPSVT     5.488000  
U616                      AO7NSVTX4       CORE90GPSVT     9.878400  
U617                      IVSVTX2         CORE90GPSVT     3.292800  
U618                      IVSVTX2         CORE90GPSVT     3.292800  
U619                      AO7SVTX1        CORE90GPSVT     4.390400  
U620                      ND3SVTX4        CORE90GPSVT     8.780800  
U621                      AO6ABSVTX2      CORE90GPSVT     7.683200  
U622                      ND2SVTX4        CORE90GPSVT     6.585600  
U623                      NR2SVTX8        CORE90GPSVT     12.073600 
U624                      NR3ABSVTX6      CORE90GPSVT     14.268800 
U625                      IVSVTX4         CORE90GPSVT     4.390400  
U626                      NR2SVTX2        CORE90GPSVT     4.390400  
U627                      ND2SVTX6        CORE90GPSVT     8.780800  
U628                      ND3SVTX8        CORE90GPSVT     15.366400 
U629                      NR2SVTX8        CORE90GPSVT     12.073600 
U630                      IVSVTX12        CORE90GPSVT     10.976000 
U631                      ND2SVTX4        CORE90GPSVT     6.585600  
U632                      ND2SVTX4        CORE90GPSVT     6.585600  
U633                      NR2SVTX2        CORE90GPSVT     4.390400  
U634                      IVSVTX4         CORE90GPSVT     4.390400  
U635                      OR2SVTX8        CORE90GPSVT     13.171200 
U636                      ND2SVTX2        CORE90GPSVT     4.390400  
U637                      ND2SVTX2        CORE90GPSVT     4.390400  
U638                      ND2SVTX2        CORE90GPSVT     4.390400  
U639                      AO6ASVTX8       CORE90GPSVT     21.952000 
U640                      F_ND2ASVTX2     CORX90GPSVT     5.488000  
U641                      AO4ABSVTX6      CORE90GPSVT     19.756800 
U642                      IVSVTX12        CORE90GPSVT     10.976000 
U643                      ND2SVTX2        CORE90GPSVT     4.390400  
U644                      ND3SVTX2        CORE90GPSVT     5.488000  
U645                      ND2SVTX6        CORE90GPSVT     8.780800  
U646                      ND2SVTX4        CORE90GPSVT     6.585600  
U647                      ND3SVTX4        CORE90GPSVT     8.780800  
U648                      IVSVTX2         CORE90GPSVT     3.292800  
U649                      NR2ASVTX6       CORE90GPSVT     10.976000 
U650                      AO6SVTX2        CORE90GPSVT     6.585600  
U651                      AO7ABSVTX2      CORE90GPSVT     6.585600  
U652                      ND2SVTX4        CORE90GPSVT     6.585600  
U653                      AN2SVTX0H       CORX90GPSVT     5.488000  
U654                      NR3SVTX6        CORE90GPSVT     12.073600 
U655                      NR3ABSVTX8      CORE90GPSVT     17.561600 
U656                      MUX21NSVTX8     CORE90GPSVT     29.635201 
U657                      MUX21NSVTX8     CORE90GPSVT     29.635201 
U658                      ND2SVTX4        CORE90GPSVT     6.585600  
U659                      NR2SVTX2        CORE90GPSVT     4.390400  
U660                      NR2SVTX4        CORE90GPSVT     6.585600  
U661                      ND3SVTX2        CORE90GPSVT     5.488000  
U662                      ND2ASVTX8       CORE90GPSVT     13.171200 
U663                      AO8SVTX1        CORE90GPSVT     6.585600  
U664                      AO7SVTX1        CORE90GPSVT     4.390400  
U665                      AO1SVTX2        CORE90GPSVT     7.683200  
U666                      IVSVTX4         CORE90GPSVT     4.390400  
U667                      MUX21NSVTX8     CORE90GPSVT     29.635201 
U668                      NR3SVTX2        CORE90GPSVT     5.488000  
U669                      NR2ASVTX1       CORE90GPSVT     4.390400  
U670                      ND2SVTX4        CORE90GPSVT     6.585600  
U671                      ND2SVTX2        CORE90GPSVT     4.390400  
U672                      MUX21NSVTX2     CORE90GPSVT     8.780800  
U673                      AO7ABSVTX4      CORE90GPSVT     10.976000 
U674                      NR2SVTX4        CORE90GPSVT     6.585600  
U675                      ND2ASVTX8       CORE90GPSVT     13.171200 
U676                      NR2SVTX2        CORE90GPSVT     4.390400  
U677                      ND2ASVTX8       CORE90GPSVT     13.171200 
re_map                    remap                           10850.873453
                                                                    h
--------------------------------------------------------------------------------
Total 479 cells                                           14893.334216
1
