// Seed: 922836510
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  always @(posedge id_2 or negedge -1) begin : LABEL_0
    {-1, id_4, id_3, 1'b0, 1'b0} <= -1;
  end
  supply0 id_5 = -1;
  assign id_1 = id_4 + -1 ? id_4 : 1 > 1;
  assign id_1 = -1;
endmodule
module module_1 (
    input  tri1  id_0,
    output tri0  id_1,
    input  tri0  id_2,
    output uwire id_3,
    output logic id_4,
    input  tri1  id_5
    , id_7
);
  logic id_8 = id_0, id_9;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9
  );
  assign modCall_1.id_5 = 0;
  always @(*) begin : LABEL_0
    id_7 <= -1;
    id_4 <= id_7 ~^ -1;
  end
endmodule
