// Copyright 2023 The Fleetbench Authors
//
// Licensed under the Apache License, Version 2.0 (the "License" );
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//     https://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an " AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.

// WARNING: DO NOT EDIT! This file is auto-generated.
syntax = "proto2";

package fleetbench.rpc.P1.response.Message1;

message Message1 {
  optional fixed64 f_0 = 1;
  optional double f_1 = 2;
  optional double f_2 = 3;
  optional int32 f_3 = 4;
  optional fixed64 f_4 = 5;
  optional double f_5 = 6;
  optional int32 f_6 = 7;
  optional int32 f_7 = 8;
  optional double f_8 = 9;
  optional double f_9 = 11;
  optional int32 f_10 = 12;
  optional fixed64 f_11 = 14;
  optional int32 f_12 = 16;
  optional double f_13 = 17;
  optional fixed64 f_14 = 18;
  optional fixed64 f_15 = 19;
  optional fixed64 f_16 = 20;
  optional int32 f_17 = 21;
  optional double f_18 = 22;
  optional fixed64 f_19 = 23;
  optional double f_20 = 24;
  optional double f_21 = 25;
  optional double f_22 = 26;
  optional fixed64 f_23 = 28;
  message M1 {
    optional double f_0 = 1;
    optional int32 f_1 = 2;
    optional double f_2 = 3;
    optional double f_3 = 5;
    optional int32 f_4 = 6;
    message M2 {
      optional double f_0 = 1;
      optional double f_1 = 2;
      optional double f_2 = 3;
      optional int32 f_3 = 4;
      optional fixed64 f_4 = 5;
    }
    optional M2 f_7 = 7;
    message M3 {
      optional double f_0 = 1;
    }
    optional M3 f_8 = 8;
    message M4 {
      optional int32 f_0 = 1;
      optional double f_1 = 2;
      optional double f_2 = 3;
      optional fixed64 f_3 = 4;
      optional fixed64 f_4 = 5;
    }
    optional M4 f_9 = 9;
    message M5 {
      optional double f_0 = 1;
      optional fixed64 f_1 = 2;
      optional double f_2 = 3;
    }
    optional M5 f_10 = 10;
    message M6 {
      optional double f_0 = 1;
    }
    optional M6 f_11 = 11;
    message M7 {
      optional double f_0 = 1;
    }
    optional M7 f_12 = 12;
    message M8 {
      optional fixed64 f_0 = 2;
    }
    optional M8 f_13 = 13;
    message M9 {
      optional int32 f_0 = 1;
      optional fixed64 f_1 = 2;
      optional fixed64 f_2 = 4;
      optional fixed64 f_3 = 5;
    }
    optional M9 f_14 = 14;
    message M10 {
      optional int32 f_0 = 1;
      optional int32 f_1 = 2;
      optional fixed64 f_2 = 4;
      optional int32 f_3 = 5;
      optional double f_4 = 6;
      message M16 {
        optional double f_0 = 1;
        optional fixed64 f_1 = 2;
        optional double f_2 = 3;
        optional double f_3 = 4;
        optional int32 f_4 = 5;
      }
      optional M16 f_7 = 7;
    }
    optional M10 f_15 = 15;
    message M11 {
      optional double f_0 = 1;
      optional double f_1 = 2;
    }
    optional M11 f_16 = 16;
    message M12 {
      optional int32 f_0 = 3;
      optional double f_1 = 4;
    }
    optional M12 f_17 = 17;
    message M13 {
      optional fixed64 f_0 = 1;
      message M17 {
        optional int32 f_0 = 1;
        optional fixed64 f_1 = 3;
        optional int32 f_2 = 4;
        optional int32 f_3 = 5;
      }
      optional M17 f_2 = 2;
    }
    optional M13 f_18 = 18;
    message M14 {
      optional fixed64 f_0 = 1;
    }
    optional M14 f_19 = 19;
    message M15 {
      optional int32 f_0 = 1;
      optional fixed64 f_1 = 2;
      optional double f_2 = 3;
      optional double f_3 = 5;
      repeated bool f_4 = 6 [packed = true];
    }
    optional M15 f_20 = 20;
  }
  optional M1 f_29 = 29;
}
