{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 10 08:38:14 2012 " "Info: Processing started: Tue Jan 10 08:38:14 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off multiplier -c multiplier --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off multiplier -c multiplier --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/multiplier.bdf" { { 480 -448 -280 496 "clock" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst43 " "Info: Detected gated clock \"inst43\" as buffer" {  } { { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/multiplier.bdf" { { 328 456 520 376 "inst43" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst43" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "state_machine:inst1\|inst65 " "Info: Detected gated clock \"state_machine:inst1\|inst65\" as buffer" {  } { { "state_machine.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/state_machine.bdf" { { 680 1360 1424 728 "inst65" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_machine:inst1\|inst65" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "state_machine:inst1\|inst12 " "Info: Detected gated clock \"state_machine:inst1\|inst12\" as buffer" {  } { { "state_machine.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/state_machine.bdf" { { 48 1056 1120 96 "inst12" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_machine:inst1\|inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "state_machine:inst1\|inst1 " "Info: Detected ripple clock \"state_machine:inst1\|inst1\" as buffer" {  } { { "state_machine.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/state_machine.bdf" { { 136 296 360 216 "inst1" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_machine:inst1\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "state_machine:inst1\|inst2 " "Info: Detected ripple clock \"state_machine:inst1\|inst2\" as buffer" {  } { { "state_machine.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/state_machine.bdf" { { 136 464 528 216 "inst2" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_machine:inst1\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst28 " "Info: Detected ripple clock \"inst28\" as buffer" {  } { { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/multiplier.bdf" { { 272 -224 -160 352 "inst28" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst28" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "state_machine:inst1\|inst " "Info: Detected ripple clock \"state_machine:inst1\|inst\" as buffer" {  } { { "state_machine.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/state_machine.bdf" { { 136 168 232 216 "inst" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_machine:inst1\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register np_register:inst16\|inst7 register np_register:inst16\|inst3 154.08 MHz 6.49 ns Internal " "Info: Clock \"clock\" has Internal fmax of 154.08 MHz between source register \"np_register:inst16\|inst7\" and destination register \"np_register:inst16\|inst3\" (period= 6.49 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.262 ns + Longest register register " "Info: + Longest register to register delay is 4.262 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns np_register:inst16\|inst7 1 REG LC_X41_Y30_N9 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X41_Y30_N9; Fanout = 11; REG Node = 'np_register:inst16\|inst7'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { np_register:inst16|inst7 } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/np_register.bdf" { { 136 1136 1200 216 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.095 ns) + CELL(0.101 ns) 1.196 ns add_subt_select:inst21\|inst14~293 2 COMB LC_X41_Y30_N0 3 " "Info: 2: + IC(1.095 ns) + CELL(0.101 ns) = 1.196 ns; Loc. = LC_X41_Y30_N0; Fanout = 3; COMB Node = 'add_subt_select:inst21\|inst14~293'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.196 ns" { np_register:inst16|inst7 add_subt_select:inst21|inst14~293 } "NODE_NAME" } } { "add_subt_select.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/add_subt_select.bdf" { { 208 616 680 256 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.258 ns) 2.439 ns add_subt_select:inst21\|inst15~253 3 COMB LC_X41_Y30_N3 1 " "Info: 3: + IC(0.985 ns) + CELL(0.258 ns) = 2.439 ns; Loc. = LC_X41_Y30_N3; Fanout = 1; COMB Node = 'add_subt_select:inst21\|inst15~253'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.243 ns" { add_subt_select:inst21|inst14~293 add_subt_select:inst21|inst15~253 } "NODE_NAME" } } { "add_subt_select.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/add_subt_select.bdf" { { 392 616 680 440 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.101 ns) 2.913 ns add_subt_select:inst21\|inst15~254 4 COMB LC_X41_Y30_N1 2 " "Info: 4: + IC(0.373 ns) + CELL(0.101 ns) = 2.913 ns; Loc. = LC_X41_Y30_N1; Fanout = 2; COMB Node = 'add_subt_select:inst21\|inst15~254'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { add_subt_select:inst21|inst15~253 add_subt_select:inst21|inst15~254 } "NODE_NAME" } } { "add_subt_select.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/add_subt_select.bdf" { { 392 616 680 440 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.101 ns) 3.175 ns input_select:inst9\|inst15 5 COMB LC_X41_Y30_N2 2 " "Info: 5: + IC(0.161 ns) + CELL(0.101 ns) = 3.175 ns; Loc. = LC_X41_Y30_N2; Fanout = 2; COMB Node = 'input_select:inst9\|inst15'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { add_subt_select:inst21|inst15~254 input_select:inst9|inst15 } "NODE_NAME" } } { "input_select.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/input_select.bdf" { { 784 416 480 832 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.102 ns) 4.262 ns np_register:inst16\|inst3 6 REG LC_X41_Y30_N4 6 " "Info: 6: + IC(0.985 ns) + CELL(0.102 ns) = 4.262 ns; Loc. = LC_X41_Y30_N4; Fanout = 6; REG Node = 'np_register:inst16\|inst3'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.087 ns" { input_select:inst9|inst15 np_register:inst16|inst3 } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/np_register.bdf" { { 136 656 720 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.663 ns ( 15.56 % ) " "Info: Total cell delay = 0.663 ns ( 15.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.599 ns ( 84.44 % ) " "Info: Total interconnect delay = 3.599 ns ( 84.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.262 ns" { np_register:inst16|inst7 add_subt_select:inst21|inst14~293 add_subt_select:inst21|inst15~253 add_subt_select:inst21|inst15~254 input_select:inst9|inst15 np_register:inst16|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.262 ns" { np_register:inst16|inst7 {} add_subt_select:inst21|inst14~293 {} add_subt_select:inst21|inst15~253 {} add_subt_select:inst21|inst15~254 {} input_select:inst9|inst15 {} np_register:inst16|inst3 {} } { 0.000ns 1.095ns 0.985ns 0.373ns 0.161ns 0.985ns } { 0.000ns 0.101ns 0.258ns 0.101ns 0.101ns 0.102ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.997 ns - Smallest " "Info: - Smallest clock skew is -1.997 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 10.068 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 10.068 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clock 1 CLK PIN_K6 5 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/multiplier.bdf" { { 480 -448 -280 496 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.355 ns) + CELL(0.258 ns) 2.912 ns inst43 2 COMB LC_X40_Y30_N9 9 " "Info: 2: + IC(1.355 ns) + CELL(0.258 ns) = 2.912 ns; Loc. = LC_X40_Y30_N9; Fanout = 9; COMB Node = 'inst43'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.613 ns" { clock inst43 } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/multiplier.bdf" { { 328 456 520 376 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.527 ns) + CELL(0.629 ns) 10.068 ns np_register:inst16\|inst3 3 REG LC_X41_Y30_N4 6 " "Info: 3: + IC(6.527 ns) + CELL(0.629 ns) = 10.068 ns; Loc. = LC_X41_Y30_N4; Fanout = 6; REG Node = 'np_register:inst16\|inst3'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.156 ns" { inst43 np_register:inst16|inst3 } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/np_register.bdf" { { 136 656 720 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.186 ns ( 21.71 % ) " "Info: Total cell delay = 2.186 ns ( 21.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.882 ns ( 78.29 % ) " "Info: Total interconnect delay = 7.882 ns ( 78.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.068 ns" { clock inst43 np_register:inst16|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.068 ns" { clock {} clock~out0 {} inst43 {} np_register:inst16|inst3 {} } { 0.000ns 0.000ns 1.355ns 6.527ns } { 0.000ns 1.299ns 0.258ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 12.065 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 12.065 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clock 1 CLK PIN_K6 5 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/multiplier.bdf" { { 480 -448 -280 496 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.827 ns) 2.955 ns state_machine:inst1\|inst2 2 REG LC_X39_Y30_N4 11 " "Info: 2: + IC(0.829 ns) + CELL(0.827 ns) = 2.955 ns; Loc. = LC_X39_Y30_N4; Fanout = 11; REG Node = 'state_machine:inst1\|inst2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.656 ns" { clock state_machine:inst1|inst2 } "NODE_NAME" } } { "state_machine.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/state_machine.bdf" { { 136 464 528 216 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.529 ns) + CELL(0.258 ns) 3.742 ns state_machine:inst1\|inst12 3 COMB LC_X39_Y30_N1 9 " "Info: 3: + IC(0.529 ns) + CELL(0.258 ns) = 3.742 ns; Loc. = LC_X39_Y30_N1; Fanout = 9; COMB Node = 'state_machine:inst1\|inst12'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.787 ns" { state_machine:inst1|inst2 state_machine:inst1|inst12 } "NODE_NAME" } } { "state_machine.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/state_machine.bdf" { { 48 1056 1120 96 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.645 ns) + CELL(0.522 ns) 4.909 ns inst43 4 COMB LC_X40_Y30_N9 9 " "Info: 4: + IC(0.645 ns) + CELL(0.522 ns) = 4.909 ns; Loc. = LC_X40_Y30_N9; Fanout = 9; COMB Node = 'inst43'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.167 ns" { state_machine:inst1|inst12 inst43 } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/multiplier.bdf" { { 328 456 520 376 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.527 ns) + CELL(0.629 ns) 12.065 ns np_register:inst16\|inst7 5 REG LC_X41_Y30_N9 11 " "Info: 5: + IC(6.527 ns) + CELL(0.629 ns) = 12.065 ns; Loc. = LC_X41_Y30_N9; Fanout = 11; REG Node = 'np_register:inst16\|inst7'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.156 ns" { inst43 np_register:inst16|inst7 } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/np_register.bdf" { { 136 1136 1200 216 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.535 ns ( 29.30 % ) " "Info: Total cell delay = 3.535 ns ( 29.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.530 ns ( 70.70 % ) " "Info: Total interconnect delay = 8.530 ns ( 70.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "12.065 ns" { clock state_machine:inst1|inst2 state_machine:inst1|inst12 inst43 np_register:inst16|inst7 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "12.065 ns" { clock {} clock~out0 {} state_machine:inst1|inst2 {} state_machine:inst1|inst12 {} inst43 {} np_register:inst16|inst7 {} } { 0.000ns 0.000ns 0.829ns 0.529ns 0.645ns 6.527ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.522ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.068 ns" { clock inst43 np_register:inst16|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.068 ns" { clock {} clock~out0 {} inst43 {} np_register:inst16|inst3 {} } { 0.000ns 0.000ns 1.355ns 6.527ns } { 0.000ns 1.299ns 0.258ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "12.065 ns" { clock state_machine:inst1|inst2 state_machine:inst1|inst12 inst43 np_register:inst16|inst7 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "12.065 ns" { clock {} clock~out0 {} state_machine:inst1|inst2 {} state_machine:inst1|inst12 {} inst43 {} np_register:inst16|inst7 {} } { 0.000ns 0.000ns 0.829ns 0.529ns 0.645ns 6.527ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.522ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "np_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/np_register.bdf" { { 136 1136 1200 216 "inst7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "np_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/np_register.bdf" { { 136 656 720 216 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.262 ns" { np_register:inst16|inst7 add_subt_select:inst21|inst14~293 add_subt_select:inst21|inst15~253 add_subt_select:inst21|inst15~254 input_select:inst9|inst15 np_register:inst16|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.262 ns" { np_register:inst16|inst7 {} add_subt_select:inst21|inst14~293 {} add_subt_select:inst21|inst15~253 {} add_subt_select:inst21|inst15~254 {} input_select:inst9|inst15 {} np_register:inst16|inst3 {} } { 0.000ns 1.095ns 0.985ns 0.373ns 0.161ns 0.985ns } { 0.000ns 0.101ns 0.258ns 0.101ns 0.101ns 0.102ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.068 ns" { clock inst43 np_register:inst16|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.068 ns" { clock {} clock~out0 {} inst43 {} np_register:inst16|inst3 {} } { 0.000ns 0.000ns 1.355ns 6.527ns } { 0.000ns 1.299ns 0.258ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "12.065 ns" { clock state_machine:inst1|inst2 state_machine:inst1|inst12 inst43 np_register:inst16|inst7 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "12.065 ns" { clock {} clock~out0 {} state_machine:inst1|inst2 {} state_machine:inst1|inst12 {} inst43 {} np_register:inst16|inst7 {} } { 0.000ns 0.000ns 0.829ns 0.529ns 0.645ns 6.527ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.522ns 0.629ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 23 " "Warning: Circuit may not operate. Detected 23 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "state_machine:inst1\|inst2 np_register:inst16\|inst clock 7.614 ns " "Info: Found hold time violation between source  pin or register \"state_machine:inst1\|inst2\" and destination pin or register \"np_register:inst16\|inst\" for clock \"clock\" (Hold time is 7.614 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "9.308 ns + Largest " "Info: + Largest clock skew is 9.308 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 12.065 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 12.065 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clock 1 CLK PIN_K6 5 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/multiplier.bdf" { { 480 -448 -280 496 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.827 ns) 2.955 ns state_machine:inst1\|inst2 2 REG LC_X39_Y30_N4 11 " "Info: 2: + IC(0.829 ns) + CELL(0.827 ns) = 2.955 ns; Loc. = LC_X39_Y30_N4; Fanout = 11; REG Node = 'state_machine:inst1\|inst2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.656 ns" { clock state_machine:inst1|inst2 } "NODE_NAME" } } { "state_machine.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/state_machine.bdf" { { 136 464 528 216 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.529 ns) + CELL(0.258 ns) 3.742 ns state_machine:inst1\|inst12 3 COMB LC_X39_Y30_N1 9 " "Info: 3: + IC(0.529 ns) + CELL(0.258 ns) = 3.742 ns; Loc. = LC_X39_Y30_N1; Fanout = 9; COMB Node = 'state_machine:inst1\|inst12'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.787 ns" { state_machine:inst1|inst2 state_machine:inst1|inst12 } "NODE_NAME" } } { "state_machine.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/state_machine.bdf" { { 48 1056 1120 96 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.645 ns) + CELL(0.522 ns) 4.909 ns inst43 4 COMB LC_X40_Y30_N9 9 " "Info: 4: + IC(0.645 ns) + CELL(0.522 ns) = 4.909 ns; Loc. = LC_X40_Y30_N9; Fanout = 9; COMB Node = 'inst43'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.167 ns" { state_machine:inst1|inst12 inst43 } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/multiplier.bdf" { { 328 456 520 376 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.527 ns) + CELL(0.629 ns) 12.065 ns np_register:inst16\|inst 5 REG LC_X42_Y30_N6 13 " "Info: 5: + IC(6.527 ns) + CELL(0.629 ns) = 12.065 ns; Loc. = LC_X42_Y30_N6; Fanout = 13; REG Node = 'np_register:inst16\|inst'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.156 ns" { inst43 np_register:inst16|inst } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/np_register.bdf" { { 136 296 360 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.535 ns ( 29.30 % ) " "Info: Total cell delay = 3.535 ns ( 29.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.530 ns ( 70.70 % ) " "Info: Total interconnect delay = 8.530 ns ( 70.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "12.065 ns" { clock state_machine:inst1|inst2 state_machine:inst1|inst12 inst43 np_register:inst16|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "12.065 ns" { clock {} clock~out0 {} state_machine:inst1|inst2 {} state_machine:inst1|inst12 {} inst43 {} np_register:inst16|inst {} } { 0.000ns 0.000ns 0.829ns 0.529ns 0.645ns 6.527ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.522ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.757 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clock 1 CLK PIN_K6 5 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/multiplier.bdf" { { 480 -448 -280 496 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.629 ns) 2.757 ns state_machine:inst1\|inst2 2 REG LC_X39_Y30_N4 11 " "Info: 2: + IC(0.829 ns) + CELL(0.629 ns) = 2.757 ns; Loc. = LC_X39_Y30_N4; Fanout = 11; REG Node = 'state_machine:inst1\|inst2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.458 ns" { clock state_machine:inst1|inst2 } "NODE_NAME" } } { "state_machine.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/state_machine.bdf" { { 136 464 528 216 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 69.93 % ) " "Info: Total cell delay = 1.928 ns ( 69.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.829 ns ( 30.07 % ) " "Info: Total interconnect delay = 0.829 ns ( 30.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.757 ns" { clock state_machine:inst1|inst2 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.757 ns" { clock {} clock~out0 {} state_machine:inst1|inst2 {} } { 0.000ns 0.000ns 0.829ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "12.065 ns" { clock state_machine:inst1|inst2 state_machine:inst1|inst12 inst43 np_register:inst16|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "12.065 ns" { clock {} clock~out0 {} state_machine:inst1|inst2 {} state_machine:inst1|inst12 {} inst43 {} np_register:inst16|inst {} } { 0.000ns 0.000ns 0.829ns 0.529ns 0.645ns 6.527ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.522ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.757 ns" { clock state_machine:inst1|inst2 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.757 ns" { clock {} clock~out0 {} state_machine:inst1|inst2 {} } { 0.000ns 0.000ns 0.829ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns - " "Info: - Micro clock to output delay of source is 0.198 ns" {  } { { "state_machine.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/state_machine.bdf" { { 136 464 528 216 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.509 ns - Shortest register register " "Info: - Shortest register to register delay is 1.509 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state_machine:inst1\|inst2 1 REG LC_X39_Y30_N4 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X39_Y30_N4; Fanout = 11; REG Node = 'state_machine:inst1\|inst2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { state_machine:inst1|inst2 } "NODE_NAME" } } { "state_machine.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/state_machine.bdf" { { 136 464 528 216 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.086 ns) + CELL(0.423 ns) 1.509 ns np_register:inst16\|inst 2 REG LC_X42_Y30_N6 13 " "Info: 2: + IC(1.086 ns) + CELL(0.423 ns) = 1.509 ns; Loc. = LC_X42_Y30_N6; Fanout = 13; REG Node = 'np_register:inst16\|inst'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { state_machine:inst1|inst2 np_register:inst16|inst } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/np_register.bdf" { { 136 296 360 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.423 ns ( 28.03 % ) " "Info: Total cell delay = 0.423 ns ( 28.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.086 ns ( 71.97 % ) " "Info: Total interconnect delay = 1.086 ns ( 71.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { state_machine:inst1|inst2 np_register:inst16|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "1.509 ns" { state_machine:inst1|inst2 {} np_register:inst16|inst {} } { 0.000ns 1.086ns } { 0.000ns 0.423ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "np_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/np_register.bdf" { { 136 296 360 216 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "12.065 ns" { clock state_machine:inst1|inst2 state_machine:inst1|inst12 inst43 np_register:inst16|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "12.065 ns" { clock {} clock~out0 {} state_machine:inst1|inst2 {} state_machine:inst1|inst12 {} inst43 {} np_register:inst16|inst {} } { 0.000ns 0.000ns 0.829ns 0.529ns 0.645ns 6.527ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.522ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.757 ns" { clock state_machine:inst1|inst2 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.757 ns" { clock {} clock~out0 {} state_machine:inst1|inst2 {} } { 0.000ns 0.000ns 0.829ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { state_machine:inst1|inst2 np_register:inst16|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "1.509 ns" { state_machine:inst1|inst2 {} np_register:inst16|inst {} } { 0.000ns 1.086ns } { 0.000ns 0.423ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "np_register:inst16\|inst2 b\[0\] clock 6.551 ns register " "Info: tsu for register \"np_register:inst16\|inst2\" (data pin = \"b\[0\]\", clock pin = \"clock\") is 6.551 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.586 ns + Longest pin register " "Info: + Longest pin to register delay is 16.586 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns b\[0\] 1 PIN PIN_E4 4 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_E4; Fanout = 4; PIN Node = 'b\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[0] } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/multiplier.bdf" { { -80 -248 -80 -64 "b\[0..3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.459 ns) + CELL(0.522 ns) 9.280 ns bit_flips:inst\|inst26~570 2 COMB LC_X41_Y31_N0 1 " "Info: 2: + IC(7.459 ns) + CELL(0.522 ns) = 9.280 ns; Loc. = LC_X41_Y31_N0; Fanout = 1; COMB Node = 'bit_flips:inst\|inst26~570'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.981 ns" { b[0] bit_flips:inst|inst26~570 } "NODE_NAME" } } { "bit_flips.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/bit_flips.bdf" { { 488 1048 1112 632 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.390 ns) 10.037 ns bit_flips:inst\|inst26~571 3 COMB LC_X41_Y31_N5 1 " "Info: 3: + IC(0.367 ns) + CELL(0.390 ns) = 10.037 ns; Loc. = LC_X41_Y31_N5; Fanout = 1; COMB Node = 'bit_flips:inst\|inst26~571'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.757 ns" { bit_flips:inst|inst26~570 bit_flips:inst|inst26~571 } "NODE_NAME" } } { "bit_flips.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/bit_flips.bdf" { { 488 1048 1112 632 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.390 ns) 10.793 ns bit_flips:inst\|inst26~572 4 COMB LC_X41_Y31_N3 10 " "Info: 4: + IC(0.366 ns) + CELL(0.390 ns) = 10.793 ns; Loc. = LC_X41_Y31_N3; Fanout = 10; COMB Node = 'bit_flips:inst\|inst26~572'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { bit_flips:inst|inst26~571 bit_flips:inst|inst26~572 } "NODE_NAME" } } { "bit_flips.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/bit_flips.bdf" { { 488 1048 1112 632 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.258 ns) 12.541 ns bit_flips:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_6fc:auto_generated\|result_node\[2\]~141 5 COMB LC_X43_Y30_N4 5 " "Info: 5: + IC(1.490 ns) + CELL(0.258 ns) = 12.541 ns; Loc. = LC_X43_Y30_N4; Fanout = 5; COMB Node = 'bit_flips:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_6fc:auto_generated\|result_node\[2\]~141'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { bit_flips:inst|inst26~572 bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[2]~141 } "NODE_NAME" } } { "db/mux_6fc.tdf" "" { Text "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/db/mux_6fc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.390 ns) 13.306 ns adder:inst17\|CLAadder:inst2\|Pout 6 COMB LC_X43_Y30_N8 3 " "Info: 6: + IC(0.375 ns) + CELL(0.390 ns) = 13.306 ns; Loc. = LC_X43_Y30_N8; Fanout = 3; COMB Node = 'adder:inst17\|CLAadder:inst2\|Pout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.765 ns" { bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[2]~141 adder:inst17|CLAadder:inst2|Pout } "NODE_NAME" } } { "CLAadder.vhd" "" { Text "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/CLAadder.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.101 ns) 14.432 ns add_subt_select:inst21\|inst14~295 7 COMB LC_X41_Y30_N8 1 " "Info: 7: + IC(1.025 ns) + CELL(0.101 ns) = 14.432 ns; Loc. = LC_X41_Y30_N8; Fanout = 1; COMB Node = 'add_subt_select:inst21\|inst14~295'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.126 ns" { adder:inst17|CLAadder:inst2|Pout add_subt_select:inst21|inst14~295 } "NODE_NAME" } } { "add_subt_select.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/add_subt_select.bdf" { { 208 616 680 256 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.653 ns) + CELL(0.258 ns) 15.343 ns add_subt_select:inst21\|inst14~298 8 COMB LC_X42_Y30_N1 2 " "Info: 8: + IC(0.653 ns) + CELL(0.258 ns) = 15.343 ns; Loc. = LC_X42_Y30_N1; Fanout = 2; COMB Node = 'add_subt_select:inst21\|inst14~298'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.911 ns" { add_subt_select:inst21|inst14~295 add_subt_select:inst21|inst14~298 } "NODE_NAME" } } { "add_subt_select.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/add_subt_select.bdf" { { 208 616 680 256 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.101 ns) 16.092 ns input_select:inst9\|inst16 9 COMB LC_X43_Y30_N7 2 " "Info: 9: + IC(0.648 ns) + CELL(0.101 ns) = 16.092 ns; Loc. = LC_X43_Y30_N7; Fanout = 2; COMB Node = 'input_select:inst9\|inst16'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.749 ns" { add_subt_select:inst21|inst14~298 input_select:inst9|inst16 } "NODE_NAME" } } { "input_select.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/input_select.bdf" { { 904 416 480 952 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.102 ns) 16.586 ns np_register:inst16\|inst2 10 REG LC_X43_Y30_N8 6 " "Info: 10: + IC(0.392 ns) + CELL(0.102 ns) = 16.586 ns; Loc. = LC_X43_Y30_N8; Fanout = 6; REG Node = 'np_register:inst16\|inst2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.494 ns" { input_select:inst9|inst16 np_register:inst16|inst2 } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/np_register.bdf" { { 136 536 600 216 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.811 ns ( 22.98 % ) " "Info: Total cell delay = 3.811 ns ( 22.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.775 ns ( 77.02 % ) " "Info: Total interconnect delay = 12.775 ns ( 77.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "16.586 ns" { b[0] bit_flips:inst|inst26~570 bit_flips:inst|inst26~571 bit_flips:inst|inst26~572 bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[2]~141 adder:inst17|CLAadder:inst2|Pout add_subt_select:inst21|inst14~295 add_subt_select:inst21|inst14~298 input_select:inst9|inst16 np_register:inst16|inst2 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "16.586 ns" { b[0] {} b[0]~out0 {} bit_flips:inst|inst26~570 {} bit_flips:inst|inst26~571 {} bit_flips:inst|inst26~572 {} bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[2]~141 {} adder:inst17|CLAadder:inst2|Pout {} add_subt_select:inst21|inst14~295 {} add_subt_select:inst21|inst14~298 {} input_select:inst9|inst16 {} np_register:inst16|inst2 {} } { 0.000ns 0.000ns 7.459ns 0.367ns 0.366ns 1.490ns 0.375ns 1.025ns 0.653ns 0.648ns 0.392ns } { 0.000ns 1.299ns 0.522ns 0.390ns 0.390ns 0.258ns 0.390ns 0.101ns 0.258ns 0.101ns 0.102ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "np_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/np_register.bdf" { { 136 536 600 216 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 10.068 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 10.068 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clock 1 CLK PIN_K6 5 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/multiplier.bdf" { { 480 -448 -280 496 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.355 ns) + CELL(0.258 ns) 2.912 ns inst43 2 COMB LC_X40_Y30_N9 9 " "Info: 2: + IC(1.355 ns) + CELL(0.258 ns) = 2.912 ns; Loc. = LC_X40_Y30_N9; Fanout = 9; COMB Node = 'inst43'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.613 ns" { clock inst43 } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/multiplier.bdf" { { 328 456 520 376 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.527 ns) + CELL(0.629 ns) 10.068 ns np_register:inst16\|inst2 3 REG LC_X43_Y30_N8 6 " "Info: 3: + IC(6.527 ns) + CELL(0.629 ns) = 10.068 ns; Loc. = LC_X43_Y30_N8; Fanout = 6; REG Node = 'np_register:inst16\|inst2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.156 ns" { inst43 np_register:inst16|inst2 } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/np_register.bdf" { { 136 536 600 216 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.186 ns ( 21.71 % ) " "Info: Total cell delay = 2.186 ns ( 21.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.882 ns ( 78.29 % ) " "Info: Total interconnect delay = 7.882 ns ( 78.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.068 ns" { clock inst43 np_register:inst16|inst2 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.068 ns" { clock {} clock~out0 {} inst43 {} np_register:inst16|inst2 {} } { 0.000ns 0.000ns 1.355ns 6.527ns } { 0.000ns 1.299ns 0.258ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "16.586 ns" { b[0] bit_flips:inst|inst26~570 bit_flips:inst|inst26~571 bit_flips:inst|inst26~572 bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[2]~141 adder:inst17|CLAadder:inst2|Pout add_subt_select:inst21|inst14~295 add_subt_select:inst21|inst14~298 input_select:inst9|inst16 np_register:inst16|inst2 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "16.586 ns" { b[0] {} b[0]~out0 {} bit_flips:inst|inst26~570 {} bit_flips:inst|inst26~571 {} bit_flips:inst|inst26~572 {} bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[2]~141 {} adder:inst17|CLAadder:inst2|Pout {} add_subt_select:inst21|inst14~295 {} add_subt_select:inst21|inst14~298 {} input_select:inst9|inst16 {} np_register:inst16|inst2 {} } { 0.000ns 0.000ns 7.459ns 0.367ns 0.366ns 1.490ns 0.375ns 1.025ns 0.653ns 0.648ns 0.392ns } { 0.000ns 1.299ns 0.522ns 0.390ns 0.390ns 0.258ns 0.390ns 0.101ns 0.258ns 0.101ns 0.102ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.068 ns" { clock inst43 np_register:inst16|inst2 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.068 ns" { clock {} clock~out0 {} inst43 {} np_register:inst16|inst2 {} } { 0.000ns 0.000ns 1.355ns 6.527ns } { 0.000ns 1.299ns 0.258ns 0.629ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock p_input\[8\] np_register:inst16\|inst 20.847 ns register " "Info: tco from clock \"clock\" to destination pin \"p_input\[8\]\" through register \"np_register:inst16\|inst\" is 20.847 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 12.065 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 12.065 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clock 1 CLK PIN_K6 5 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/multiplier.bdf" { { 480 -448 -280 496 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.827 ns) 2.955 ns state_machine:inst1\|inst2 2 REG LC_X39_Y30_N4 11 " "Info: 2: + IC(0.829 ns) + CELL(0.827 ns) = 2.955 ns; Loc. = LC_X39_Y30_N4; Fanout = 11; REG Node = 'state_machine:inst1\|inst2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.656 ns" { clock state_machine:inst1|inst2 } "NODE_NAME" } } { "state_machine.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/state_machine.bdf" { { 136 464 528 216 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.529 ns) + CELL(0.258 ns) 3.742 ns state_machine:inst1\|inst12 3 COMB LC_X39_Y30_N1 9 " "Info: 3: + IC(0.529 ns) + CELL(0.258 ns) = 3.742 ns; Loc. = LC_X39_Y30_N1; Fanout = 9; COMB Node = 'state_machine:inst1\|inst12'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.787 ns" { state_machine:inst1|inst2 state_machine:inst1|inst12 } "NODE_NAME" } } { "state_machine.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/state_machine.bdf" { { 48 1056 1120 96 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.645 ns) + CELL(0.522 ns) 4.909 ns inst43 4 COMB LC_X40_Y30_N9 9 " "Info: 4: + IC(0.645 ns) + CELL(0.522 ns) = 4.909 ns; Loc. = LC_X40_Y30_N9; Fanout = 9; COMB Node = 'inst43'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.167 ns" { state_machine:inst1|inst12 inst43 } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/multiplier.bdf" { { 328 456 520 376 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.527 ns) + CELL(0.629 ns) 12.065 ns np_register:inst16\|inst 5 REG LC_X42_Y30_N6 13 " "Info: 5: + IC(6.527 ns) + CELL(0.629 ns) = 12.065 ns; Loc. = LC_X42_Y30_N6; Fanout = 13; REG Node = 'np_register:inst16\|inst'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.156 ns" { inst43 np_register:inst16|inst } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/np_register.bdf" { { 136 296 360 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.535 ns ( 29.30 % ) " "Info: Total cell delay = 3.535 ns ( 29.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.530 ns ( 70.70 % ) " "Info: Total interconnect delay = 8.530 ns ( 70.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "12.065 ns" { clock state_machine:inst1|inst2 state_machine:inst1|inst12 inst43 np_register:inst16|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "12.065 ns" { clock {} clock~out0 {} state_machine:inst1|inst2 {} state_machine:inst1|inst12 {} inst43 {} np_register:inst16|inst {} } { 0.000ns 0.000ns 0.829ns 0.529ns 0.645ns 6.527ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.522ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "np_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/np_register.bdf" { { 136 296 360 216 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.584 ns + Longest register pin " "Info: + Longest register to pin delay is 8.584 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns np_register:inst16\|inst 1 REG LC_X42_Y30_N6 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X42_Y30_N6; Fanout = 13; REG Node = 'np_register:inst16\|inst'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { np_register:inst16|inst } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/np_register.bdf" { { 136 296 360 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.101 ns) 1.167 ns adder:inst17\|logic:inst\|C3~52 2 COMB LC_X43_Y30_N3 1 " "Info: 2: + IC(1.066 ns) + CELL(0.101 ns) = 1.167 ns; Loc. = LC_X43_Y30_N3; Fanout = 1; COMB Node = 'adder:inst17\|logic:inst\|C3~52'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.167 ns" { np_register:inst16|inst adder:inst17|logic:inst|C3~52 } "NODE_NAME" } } { "logic.vhd" "" { Text "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/logic.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.967 ns) + CELL(0.522 ns) 2.656 ns add_subt_select:inst21\|inst11~49 3 COMB LC_X42_Y30_N4 1 " "Info: 3: + IC(0.967 ns) + CELL(0.522 ns) = 2.656 ns; Loc. = LC_X42_Y30_N4; Fanout = 1; COMB Node = 'add_subt_select:inst21\|inst11~49'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.489 ns" { adder:inst17|logic:inst|C3~52 add_subt_select:inst21|inst11~49 } "NODE_NAME" } } { "add_subt_select.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/add_subt_select.bdf" { { 24 616 680 72 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.101 ns) 3.058 ns add_subt_select:inst21\|inst11~51 4 COMB LC_X42_Y30_N5 4 " "Info: 4: + IC(0.301 ns) + CELL(0.101 ns) = 3.058 ns; Loc. = LC_X42_Y30_N5; Fanout = 4; COMB Node = 'add_subt_select:inst21\|inst11~51'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { add_subt_select:inst21|inst11~49 add_subt_select:inst21|inst11~51 } "NODE_NAME" } } { "add_subt_select.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/add_subt_select.bdf" { { 24 616 680 72 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.101 ns) 3.320 ns input_select:inst9\|inst17 5 COMB LC_X42_Y30_N6 2 " "Info: 5: + IC(0.161 ns) + CELL(0.101 ns) = 3.320 ns; Loc. = LC_X42_Y30_N6; Fanout = 2; COMB Node = 'input_select:inst9\|inst17'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { add_subt_select:inst21|inst11~51 input_select:inst9|inst17 } "NODE_NAME" } } { "input_select.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/input_select.bdf" { { 1024 416 480 1072 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.385 ns) + CELL(1.879 ns) 8.584 ns p_input\[8\] 6 PIN PIN_D17 0 " "Info: 6: + IC(3.385 ns) + CELL(1.879 ns) = 8.584 ns; Loc. = PIN_D17; Fanout = 0; PIN Node = 'p_input\[8\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.264 ns" { input_select:inst9|inst17 p_input[8] } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/multiplier.bdf" { { 184 592 768 200 "p_input\[0..8\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.704 ns ( 31.50 % ) " "Info: Total cell delay = 2.704 ns ( 31.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.880 ns ( 68.50 % ) " "Info: Total interconnect delay = 5.880 ns ( 68.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.584 ns" { np_register:inst16|inst adder:inst17|logic:inst|C3~52 add_subt_select:inst21|inst11~49 add_subt_select:inst21|inst11~51 input_select:inst9|inst17 p_input[8] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.584 ns" { np_register:inst16|inst {} adder:inst17|logic:inst|C3~52 {} add_subt_select:inst21|inst11~49 {} add_subt_select:inst21|inst11~51 {} input_select:inst9|inst17 {} p_input[8] {} } { 0.000ns 1.066ns 0.967ns 0.301ns 0.161ns 3.385ns } { 0.000ns 0.101ns 0.522ns 0.101ns 0.101ns 1.879ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "12.065 ns" { clock state_machine:inst1|inst2 state_machine:inst1|inst12 inst43 np_register:inst16|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "12.065 ns" { clock {} clock~out0 {} state_machine:inst1|inst2 {} state_machine:inst1|inst12 {} inst43 {} np_register:inst16|inst {} } { 0.000ns 0.000ns 0.829ns 0.529ns 0.645ns 6.527ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.522ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.584 ns" { np_register:inst16|inst adder:inst17|logic:inst|C3~52 add_subt_select:inst21|inst11~49 add_subt_select:inst21|inst11~51 input_select:inst9|inst17 p_input[8] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.584 ns" { np_register:inst16|inst {} adder:inst17|logic:inst|C3~52 {} add_subt_select:inst21|inst11~49 {} add_subt_select:inst21|inst11~51 {} input_select:inst9|inst17 {} p_input[8] {} } { 0.000ns 1.066ns 0.967ns 0.301ns 0.161ns 3.385ns } { 0.000ns 0.101ns 0.522ns 0.101ns 0.101ns 1.879ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "b\[0\] p_input\[8\] 21.274 ns Longest " "Info: Longest tpd from source pin \"b\[0\]\" to destination pin \"p_input\[8\]\" is 21.274 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns b\[0\] 1 PIN PIN_E4 4 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_E4; Fanout = 4; PIN Node = 'b\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[0] } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/multiplier.bdf" { { -80 -248 -80 -64 "b\[0..3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.459 ns) + CELL(0.522 ns) 9.280 ns bit_flips:inst\|inst26~570 2 COMB LC_X41_Y31_N0 1 " "Info: 2: + IC(7.459 ns) + CELL(0.522 ns) = 9.280 ns; Loc. = LC_X41_Y31_N0; Fanout = 1; COMB Node = 'bit_flips:inst\|inst26~570'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.981 ns" { b[0] bit_flips:inst|inst26~570 } "NODE_NAME" } } { "bit_flips.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/bit_flips.bdf" { { 488 1048 1112 632 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.390 ns) 10.037 ns bit_flips:inst\|inst26~571 3 COMB LC_X41_Y31_N5 1 " "Info: 3: + IC(0.367 ns) + CELL(0.390 ns) = 10.037 ns; Loc. = LC_X41_Y31_N5; Fanout = 1; COMB Node = 'bit_flips:inst\|inst26~571'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.757 ns" { bit_flips:inst|inst26~570 bit_flips:inst|inst26~571 } "NODE_NAME" } } { "bit_flips.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/bit_flips.bdf" { { 488 1048 1112 632 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.390 ns) 10.793 ns bit_flips:inst\|inst26~572 4 COMB LC_X41_Y31_N3 10 " "Info: 4: + IC(0.366 ns) + CELL(0.390 ns) = 10.793 ns; Loc. = LC_X41_Y31_N3; Fanout = 10; COMB Node = 'bit_flips:inst\|inst26~572'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { bit_flips:inst|inst26~571 bit_flips:inst|inst26~572 } "NODE_NAME" } } { "bit_flips.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/bit_flips.bdf" { { 488 1048 1112 632 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.258 ns) 12.541 ns bit_flips:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_6fc:auto_generated\|result_node\[2\]~141 5 COMB LC_X43_Y30_N4 5 " "Info: 5: + IC(1.490 ns) + CELL(0.258 ns) = 12.541 ns; Loc. = LC_X43_Y30_N4; Fanout = 5; COMB Node = 'bit_flips:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_6fc:auto_generated\|result_node\[2\]~141'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { bit_flips:inst|inst26~572 bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[2]~141 } "NODE_NAME" } } { "db/mux_6fc.tdf" "" { Text "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/db/mux_6fc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.390 ns) 13.306 ns adder:inst17\|CLAadder:inst2\|Pout 6 COMB LC_X43_Y30_N8 3 " "Info: 6: + IC(0.375 ns) + CELL(0.390 ns) = 13.306 ns; Loc. = LC_X43_Y30_N8; Fanout = 3; COMB Node = 'adder:inst17\|CLAadder:inst2\|Pout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.765 ns" { bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[2]~141 adder:inst17|CLAadder:inst2|Pout } "NODE_NAME" } } { "CLAadder.vhd" "" { Text "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/CLAadder.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.390 ns) 14.693 ns adder:inst17\|logic:inst\|C3~53 7 COMB LC_X42_Y30_N7 1 " "Info: 7: + IC(0.997 ns) + CELL(0.390 ns) = 14.693 ns; Loc. = LC_X42_Y30_N7; Fanout = 1; COMB Node = 'adder:inst17\|logic:inst\|C3~53'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.387 ns" { adder:inst17|CLAadder:inst2|Pout adder:inst17|logic:inst|C3~53 } "NODE_NAME" } } { "logic.vhd" "" { Text "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/logic.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.258 ns) 15.346 ns add_subt_select:inst21\|inst11~49 8 COMB LC_X42_Y30_N4 1 " "Info: 8: + IC(0.395 ns) + CELL(0.258 ns) = 15.346 ns; Loc. = LC_X42_Y30_N4; Fanout = 1; COMB Node = 'add_subt_select:inst21\|inst11~49'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { adder:inst17|logic:inst|C3~53 add_subt_select:inst21|inst11~49 } "NODE_NAME" } } { "add_subt_select.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/add_subt_select.bdf" { { 24 616 680 72 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.101 ns) 15.748 ns add_subt_select:inst21\|inst11~51 9 COMB LC_X42_Y30_N5 4 " "Info: 9: + IC(0.301 ns) + CELL(0.101 ns) = 15.748 ns; Loc. = LC_X42_Y30_N5; Fanout = 4; COMB Node = 'add_subt_select:inst21\|inst11~51'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { add_subt_select:inst21|inst11~49 add_subt_select:inst21|inst11~51 } "NODE_NAME" } } { "add_subt_select.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/add_subt_select.bdf" { { 24 616 680 72 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.101 ns) 16.010 ns input_select:inst9\|inst17 10 COMB LC_X42_Y30_N6 2 " "Info: 10: + IC(0.161 ns) + CELL(0.101 ns) = 16.010 ns; Loc. = LC_X42_Y30_N6; Fanout = 2; COMB Node = 'input_select:inst9\|inst17'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { add_subt_select:inst21|inst11~51 input_select:inst9|inst17 } "NODE_NAME" } } { "input_select.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/input_select.bdf" { { 1024 416 480 1072 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.385 ns) + CELL(1.879 ns) 21.274 ns p_input\[8\] 11 PIN PIN_D17 0 " "Info: 11: + IC(3.385 ns) + CELL(1.879 ns) = 21.274 ns; Loc. = PIN_D17; Fanout = 0; PIN Node = 'p_input\[8\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.264 ns" { input_select:inst9|inst17 p_input[8] } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/multiplier.bdf" { { 184 592 768 200 "p_input\[0..8\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.978 ns ( 28.10 % ) " "Info: Total cell delay = 5.978 ns ( 28.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "15.296 ns ( 71.90 % ) " "Info: Total interconnect delay = 15.296 ns ( 71.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "21.274 ns" { b[0] bit_flips:inst|inst26~570 bit_flips:inst|inst26~571 bit_flips:inst|inst26~572 bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[2]~141 adder:inst17|CLAadder:inst2|Pout adder:inst17|logic:inst|C3~53 add_subt_select:inst21|inst11~49 add_subt_select:inst21|inst11~51 input_select:inst9|inst17 p_input[8] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "21.274 ns" { b[0] {} b[0]~out0 {} bit_flips:inst|inst26~570 {} bit_flips:inst|inst26~571 {} bit_flips:inst|inst26~572 {} bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[2]~141 {} adder:inst17|CLAadder:inst2|Pout {} adder:inst17|logic:inst|C3~53 {} add_subt_select:inst21|inst11~49 {} add_subt_select:inst21|inst11~51 {} input_select:inst9|inst17 {} p_input[8] {} } { 0.000ns 0.000ns 7.459ns 0.367ns 0.366ns 1.490ns 0.375ns 0.997ns 0.395ns 0.301ns 0.161ns 3.385ns } { 0.000ns 1.299ns 0.522ns 0.390ns 0.390ns 0.258ns 0.390ns 0.390ns 0.258ns 0.101ns 0.101ns 1.879ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "np_register:inst16\|inst6 b\[1\] clock 4.443 ns register " "Info: th for register \"np_register:inst16\|inst6\" (data pin = \"b\[1\]\", clock pin = \"clock\") is 4.443 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 12.065 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 12.065 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clock 1 CLK PIN_K6 5 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/multiplier.bdf" { { 480 -448 -280 496 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.827 ns) 2.955 ns state_machine:inst1\|inst2 2 REG LC_X39_Y30_N4 11 " "Info: 2: + IC(0.829 ns) + CELL(0.827 ns) = 2.955 ns; Loc. = LC_X39_Y30_N4; Fanout = 11; REG Node = 'state_machine:inst1\|inst2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.656 ns" { clock state_machine:inst1|inst2 } "NODE_NAME" } } { "state_machine.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/state_machine.bdf" { { 136 464 528 216 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.529 ns) + CELL(0.258 ns) 3.742 ns state_machine:inst1\|inst12 3 COMB LC_X39_Y30_N1 9 " "Info: 3: + IC(0.529 ns) + CELL(0.258 ns) = 3.742 ns; Loc. = LC_X39_Y30_N1; Fanout = 9; COMB Node = 'state_machine:inst1\|inst12'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.787 ns" { state_machine:inst1|inst2 state_machine:inst1|inst12 } "NODE_NAME" } } { "state_machine.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/state_machine.bdf" { { 48 1056 1120 96 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.645 ns) + CELL(0.522 ns) 4.909 ns inst43 4 COMB LC_X40_Y30_N9 9 " "Info: 4: + IC(0.645 ns) + CELL(0.522 ns) = 4.909 ns; Loc. = LC_X40_Y30_N9; Fanout = 9; COMB Node = 'inst43'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.167 ns" { state_machine:inst1|inst12 inst43 } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/multiplier.bdf" { { 328 456 520 376 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.527 ns) + CELL(0.629 ns) 12.065 ns np_register:inst16\|inst6 5 REG LC_X40_Y30_N2 3 " "Info: 5: + IC(6.527 ns) + CELL(0.629 ns) = 12.065 ns; Loc. = LC_X40_Y30_N2; Fanout = 3; REG Node = 'np_register:inst16\|inst6'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.156 ns" { inst43 np_register:inst16|inst6 } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/np_register.bdf" { { 136 1016 1080 216 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.535 ns ( 29.30 % ) " "Info: Total cell delay = 3.535 ns ( 29.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.530 ns ( 70.70 % ) " "Info: Total interconnect delay = 8.530 ns ( 70.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "12.065 ns" { clock state_machine:inst1|inst2 state_machine:inst1|inst12 inst43 np_register:inst16|inst6 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "12.065 ns" { clock {} clock~out0 {} state_machine:inst1|inst2 {} state_machine:inst1|inst12 {} inst43 {} np_register:inst16|inst6 {} } { 0.000ns 0.000ns 0.829ns 0.529ns 0.645ns 6.527ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.522ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "np_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/np_register.bdf" { { 136 1016 1080 216 "inst6" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.635 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.635 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns b\[1\] 1 PIN PIN_F12 7 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_F12; Fanout = 7; PIN Node = 'b\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[1] } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/multiplier.bdf" { { -80 -248 -80 -64 "b\[0..3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.488 ns) + CELL(0.101 ns) 5.894 ns bit_flips:inst\|busmux:inst41\|lpm_mux:\$00000\|mux_6fc:auto_generated\|result_node\[2\]~49 2 COMB LC_X40_Y31_N2 3 " "Info: 2: + IC(4.488 ns) + CELL(0.101 ns) = 5.894 ns; Loc. = LC_X40_Y31_N2; Fanout = 3; COMB Node = 'bit_flips:inst\|busmux:inst41\|lpm_mux:\$00000\|mux_6fc:auto_generated\|result_node\[2\]~49'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.589 ns" { b[1] bit_flips:inst|busmux:inst41|lpm_mux:$00000|mux_6fc:auto_generated|result_node[2]~49 } "NODE_NAME" } } { "db/mux_6fc.tdf" "" { Text "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/db/mux_6fc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.088 ns) + CELL(0.653 ns) 7.635 ns np_register:inst16\|inst6 3 REG LC_X40_Y30_N2 3 " "Info: 3: + IC(1.088 ns) + CELL(0.653 ns) = 7.635 ns; Loc. = LC_X40_Y30_N2; Fanout = 3; REG Node = 'np_register:inst16\|inst6'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.741 ns" { bit_flips:inst|busmux:inst41|lpm_mux:$00000|mux_6fc:auto_generated|result_node[2]~49 np_register:inst16|inst6 } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/np_register.bdf" { { 136 1016 1080 216 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.059 ns ( 26.97 % ) " "Info: Total cell delay = 2.059 ns ( 26.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.576 ns ( 73.03 % ) " "Info: Total interconnect delay = 5.576 ns ( 73.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.635 ns" { b[1] bit_flips:inst|busmux:inst41|lpm_mux:$00000|mux_6fc:auto_generated|result_node[2]~49 np_register:inst16|inst6 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.635 ns" { b[1] {} b[1]~out0 {} bit_flips:inst|busmux:inst41|lpm_mux:$00000|mux_6fc:auto_generated|result_node[2]~49 {} np_register:inst16|inst6 {} } { 0.000ns 0.000ns 4.488ns 1.088ns } { 0.000ns 1.305ns 0.101ns 0.653ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "12.065 ns" { clock state_machine:inst1|inst2 state_machine:inst1|inst12 inst43 np_register:inst16|inst6 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "12.065 ns" { clock {} clock~out0 {} state_machine:inst1|inst2 {} state_machine:inst1|inst12 {} inst43 {} np_register:inst16|inst6 {} } { 0.000ns 0.000ns 0.829ns 0.529ns 0.645ns 6.527ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.522ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.635 ns" { b[1] bit_flips:inst|busmux:inst41|lpm_mux:$00000|mux_6fc:auto_generated|result_node[2]~49 np_register:inst16|inst6 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.635 ns" { b[1] {} b[1]~out0 {} bit_flips:inst|busmux:inst41|lpm_mux:$00000|mux_6fc:auto_generated|result_node[2]~49 {} np_register:inst16|inst6 {} } { 0.000ns 0.000ns 4.488ns 1.088ns } { 0.000ns 1.305ns 0.101ns 0.653ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "122 " "Info: Peak virtual memory: 122 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 10 08:38:17 2012 " "Info: Processing ended: Tue Jan 10 08:38:17 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
