library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity test_bench is
-- Port ( );
end test_bench;
architecture tb of test_bench is
component ModnCounter port(
 Q : out std_logic_vector(3 downto 0); 
 enable :in std_logic; 
 clk : in std_logic; 
 reset : in std_logic);
 end component;
signal clk : std_logic := '0';
signal reset : std_logic := '0';
signal enable : std_logic := '0';
signal Q : std_logic_vector(3 downto 0);
constant clock_period : time:= 20 ns;
Begin
uut: ModnCounter Port Map (
clk => clk ,
reset => reset,
enable => enable,
Q => Q);
process
begin
clk <= '1';
wait for clock_period/2;
clk <= '0';
wait for clock_period/2;
END PROCESS;
PROCESS 
BEGIN 
 reset <= '1'; 
 wait for 10ns; 
 
 reset <= not reset; 
 enable <= '1';
 wait for 100ns;
 wait;
END PROCESS;