-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity GenerateProof_EvalCircuit_Pipeline_VITIS_LOOP_107_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    d_strm_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    d_strm_TVALID : OUT STD_LOGIC;
    d_strm_TREADY : IN STD_LOGIC;
    d_strm_cp_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    d_strm_cp_full_n : IN STD_LOGIC;
    d_strm_cp_write : OUT STD_LOGIC;
    d_strm_cp_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    d_strm_cp_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    V_0_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    V_0_ce0 : OUT STD_LOGIC;
    V_0_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
    V_0_address1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    V_0_ce1 : OUT STD_LOGIC;
    V_0_we1 : OUT STD_LOGIC;
    V_0_d1 : OUT STD_LOGIC_VECTOR (127 downto 0);
    V_0_q1 : IN STD_LOGIC_VECTOR (127 downto 0);
    V_1_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    V_1_ce0 : OUT STD_LOGIC;
    V_1_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
    V_1_address1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    V_1_ce1 : OUT STD_LOGIC;
    V_1_we1 : OUT STD_LOGIC;
    V_1_d1 : OUT STD_LOGIC_VECTOR (127 downto 0);
    V_1_q1 : IN STD_LOGIC_VECTOR (127 downto 0);
    a0_strm_din : OUT STD_LOGIC_VECTOR (255 downto 0);
    a0_strm_full_n : IN STD_LOGIC;
    a0_strm_write : OUT STD_LOGIC;
    a0_strm_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    a0_strm_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    a1_strm_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    a1_strm_full_n : IN STD_LOGIC;
    a1_strm_write : OUT STD_LOGIC;
    a1_strm_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    a1_strm_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    circuit_TDATA : IN STD_LOGIC_VECTOR (127 downto 0);
    circuit_TVALID : IN STD_LOGIC;
    circuit_TREADY : OUT STD_LOGIC;
    extended_witness_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
    extended_witness_ce0 : OUT STD_LOGIC;
    extended_witness_we0 : OUT STD_LOGIC;
    extended_witness_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    extended_witness_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    extended_witness_address1 : OUT STD_LOGIC_VECTOR (18 downto 0);
    extended_witness_ce1 : OUT STD_LOGIC;
    extended_witness_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
    u_0_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    u_0_ce0 : OUT STD_LOGIC;
    u_0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    u_0_address1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    u_0_ce1 : OUT STD_LOGIC;
    u_0_we1 : OUT STD_LOGIC;
    u_0_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    u_1_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    u_1_ce0 : OUT STD_LOGIC;
    u_1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    u_1_address1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    u_1_ce1 : OUT STD_LOGIC;
    u_1_we1 : OUT STD_LOGIC;
    u_1_d1 : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of GenerateProof_EvalCircuit_Pipeline_VITIS_LOOP_107_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv18_20FA1 : STD_LOGIC_VECTOR (17 downto 0) := "100000111110100001";
    constant ap_const_lv18_1 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000001";
    constant ap_const_lv128_lc_6 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_const_lv128_lc_7 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_const_lv128_lc_10 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv32_52 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010010";
    constant ap_const_lv32_61 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100001";
    constant ap_const_lv32_72 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110010";
    constant ap_const_lv128_lc_11 : STD_LOGIC_VECTOR (127 downto 0) := "11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv128_lc_1 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal icmp_ln107_reg_633 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage2 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal d_strm_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1_grp1 : BOOLEAN;
    signal gate_is_and_reg_637 : STD_LOGIC_VECTOR (0 downto 0);
    signal gate_is_and_reg_637_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal d_strm_cp_blk_n : STD_LOGIC;
    signal a0_strm_blk_n : STD_LOGIC;
    signal a1_strm_blk_n : STD_LOGIC;
    signal circuit_TDATA_blk_n : STD_LOGIC;
    signal reg_345 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal reg_350 : STD_LOGIC_VECTOR (127 downto 0);
    signal icmp_ln107_fu_363_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln107_reg_633_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln107_reg_633_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal gate_is_and_fu_380_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage1_iter0_grp1 : BOOLEAN;
    signal ap_block_state11_pp0_stage1_iter3_grp1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_grp1 : BOOLEAN;
    signal gate_is_and_reg_637_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal gate_out_reg_641 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_reg_646 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln124_1_fu_431_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln124_1_reg_653 : STD_LOGIC_VECTOR (63 downto 0);
    signal extended_witness_addr_reg_659 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_677_reg_664 : STD_LOGIC_VECTOR (0 downto 0);
    signal extended_witness_addr_1_reg_670 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_678_reg_675 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln124_1_reg_681 : STD_LOGIC_VECTOR (17 downto 0);
    signal V_0_addr_gep_fu_219_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal V_1_addr_gep_fu_226_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal V_0_addr_1_gep_fu_235_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal V_1_addr_1_gep_fu_242_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal u_0_addr_reg_726 : STD_LOGIC_VECTOR (17 downto 0);
    signal u_1_addr_reg_732 : STD_LOGIC_VECTOR (17 downto 0);
    signal xor_ln126_fu_522_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal xor_ln126_reg_748 : STD_LOGIC_VECTOR (127 downto 0);
    signal V_0_addr_5_reg_754 : STD_LOGIC_VECTOR (17 downto 0);
    signal V_1_addr_5_reg_759 : STD_LOGIC_VECTOR (17 downto 0);
    signal and_ln114_fu_528_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln114_reg_764 : STD_LOGIC_VECTOR (0 downto 0);
    signal V_0_load_1_reg_769 : STD_LOGIC_VECTOR (127 downto 0);
    signal V_1_load_1_reg_774 : STD_LOGIC_VECTOR (127 downto 0);
    signal select_ln125_fu_535_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln125_reg_789 : STD_LOGIC_VECTOR (0 downto 0);
    signal u_0_load_reg_794 : STD_LOGIC_VECTOR (0 downto 0);
    signal u_1_load_reg_799 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln119_fu_542_p3 : STD_LOGIC_VECTOR (127 downto 0);
    signal select_ln119_reg_804 : STD_LOGIC_VECTOR (127 downto 0);
    signal select_ln119_1_fu_550_p3 : STD_LOGIC_VECTOR (127 downto 0);
    signal select_ln119_1_reg_810 : STD_LOGIC_VECTOR (127 downto 0);
    signal d_fu_568_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal d_reg_816 : STD_LOGIC_VECTOR (0 downto 0);
    signal d_reg_816_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal a1_fu_612_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal a1_reg_822 : STD_LOGIC_VECTOR (127 downto 0);
    signal a1_reg_822_pp0_iter2_reg : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_gf128_clmul_fu_339_ap_return : STD_LOGIC_VECTOR (254 downto 0);
    signal a0_reg_827 : STD_LOGIC_VECTOR (254 downto 0);
    signal ap_block_pp0_stage0_11001_ignoreCallOp144 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal grp_gf128_clmul_fu_339_a : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_gf128_clmul_fu_339_b : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_gf128_clmul_fu_339_ap_ce : STD_LOGIC;
    signal ap_predicate_op117_call_state4 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp117 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_ignoreCallOp130_grp0 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage1_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage2_11001_ignoreCallOp140 : BOOLEAN;
    signal ap_block_pp0_stage0_ignoreCallOp117 : BOOLEAN;
    signal zext_ln124_fu_408_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln124_2_fu_439_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln124_3_fu_462_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln124_4_fu_488_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal zext_ln124_5_fu_492_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_13_fu_106 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal i_22_fu_369_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_block_pp0_stage1_01001_grp1 : BOOLEAN;
    signal extended_witness_ce1_local : STD_LOGIC;
    signal extended_witness_address1_local : STD_LOGIC_VECTOR (18 downto 0);
    signal extended_witness_ce0_local : STD_LOGIC;
    signal extended_witness_address0_local : STD_LOGIC_VECTOR (18 downto 0);
    signal extended_witness_we0_local : STD_LOGIC;
    signal extended_witness_d0_local : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln124_fu_501_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal V_0_ce1_local : STD_LOGIC;
    signal V_0_address1_local : STD_LOGIC_VECTOR (17 downto 0);
    signal V_0_ce0_local : STD_LOGIC;
    signal V_0_address0_local : STD_LOGIC_VECTOR (17 downto 0);
    signal V_0_we1_local : STD_LOGIC;
    signal V_1_ce1_local : STD_LOGIC;
    signal V_1_address1_local : STD_LOGIC_VECTOR (17 downto 0);
    signal V_1_ce0_local : STD_LOGIC;
    signal V_1_address0_local : STD_LOGIC_VECTOR (17 downto 0);
    signal V_1_we1_local : STD_LOGIC;
    signal u_0_ce0_local : STD_LOGIC;
    signal u_0_address0_local : STD_LOGIC_VECTOR (17 downto 0);
    signal u_0_we1_local : STD_LOGIC;
    signal xor_ln125_fu_556_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal u_0_ce1_local : STD_LOGIC;
    signal u_1_ce0_local : STD_LOGIC;
    signal u_1_address0_local : STD_LOGIC_VECTOR (17 downto 0);
    signal u_1_we1_local : STD_LOGIC;
    signal u_1_ce1_local : STD_LOGIC;
    signal gate_in1_fu_384_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal lshr_ln_fu_421_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal gate_in2_fu_392_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal lshr_ln124_s_fu_452_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln126_1_fu_515_p3 : STD_LOGIC_VECTOR (127 downto 0);
    signal select_ln126_fu_508_p3 : STD_LOGIC_VECTOR (127 downto 0);
    signal select_ln115_fu_563_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln120_1_fu_573_p3 : STD_LOGIC_VECTOR (127 downto 0);
    signal select_ln120_2_fu_586_p3 : STD_LOGIC_VECTOR (127 downto 0);
    signal and_ln120_1_fu_594_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal and_ln120_fu_581_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal add_ln120_fu_599_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal select_ln120_fu_605_p3 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_condition_exit_pp0_iter2_stage1 : STD_LOGIC;
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to3 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_condition_726 : BOOLEAN;
    signal ap_condition_729 : BOOLEAN;
    signal ap_condition_371 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component GenerateProof_gf128_clmul IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        a : IN STD_LOGIC_VECTOR (127 downto 0);
        b : IN STD_LOGIC_VECTOR (127 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (254 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component GenerateProof_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    grp_gf128_clmul_fu_339 : component GenerateProof_gf128_clmul
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a => grp_gf128_clmul_fu_339_a,
        b => grp_gf128_clmul_fu_339_b,
        ap_return => grp_gf128_clmul_fu_339_ap_return,
        ap_ce => grp_gf128_clmul_fu_339_ap_ce);

    flow_control_loop_pipe_sequential_init_U : component GenerateProof_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage2,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_block_pp0_stage1_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then 
                        ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0)) then 
                        ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage2)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter1_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to1 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter2_stage1))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter2_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to1 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter2_stage1))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
            end if; 
        end if;
    end process;

    i_13_fu_106_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln107_fu_363_p2 = ap_const_lv1_0))) then 
                    i_13_fu_106 <= i_22_fu_369_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_13_fu_106 <= ap_const_lv18_0;
                end if;
            end if; 
        end if;
    end process;

    reg_345_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                reg_345 <= V_0_q0;
            elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                reg_345 <= V_0_q1;
            end if; 
        end if;
    end process;

    reg_350_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                reg_350 <= V_1_q0;
            elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                reg_350 <= V_1_q1;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                V_0_addr_5_reg_754 <= zext_ln124_5_fu_492_p1(18 - 1 downto 0);
                V_1_addr_5_reg_759 <= zext_ln124_5_fu_492_p1(18 - 1 downto 0);
                and_ln114_reg_764 <= and_ln114_fu_528_p2;
                u_0_addr_reg_726 <= zext_ln124_5_fu_492_p1(18 - 1 downto 0);
                u_1_addr_reg_732 <= zext_ln124_5_fu_492_p1(18 - 1 downto 0);
                xor_ln126_reg_748 <= xor_ln126_fu_522_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                V_0_load_1_reg_769 <= V_0_q0;
                V_1_load_1_reg_774 <= V_1_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp144) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                a0_reg_827 <= grp_gf128_clmul_fu_339_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                a1_reg_822 <= a1_fu_612_p2;
                a1_reg_822_pp0_iter2_reg <= a1_reg_822;
                d_reg_816 <= d_fu_568_p2;
                d_reg_816_pp0_iter2_reg <= d_reg_816;
                extended_witness_addr_1_reg_670 <= zext_ln124_2_fu_439_p1(19 - 1 downto 0);
                extended_witness_addr_reg_659 <= zext_ln124_fu_408_p1(19 - 1 downto 0);
                gate_is_and_reg_637 <= gate_is_and_fu_380_p1;
                gate_is_and_reg_637_pp0_iter1_reg <= gate_is_and_reg_637;
                gate_is_and_reg_637_pp0_iter2_reg <= gate_is_and_reg_637_pp0_iter1_reg;
                gate_out_reg_641 <= circuit_TDATA(114 downto 96);
                lshr_ln124_1_reg_681 <= circuit_TDATA(114 downto 97);
                tmp_677_reg_664 <= circuit_TDATA(64 downto 64);
                tmp_678_reg_675 <= circuit_TDATA(96 downto 96);
                tmp_reg_646 <= circuit_TDATA(32 downto 32);
                    zext_ln124_1_reg_653(17 downto 0) <= zext_ln124_1_fu_431_p1(17 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln107_reg_633 <= icmp_ln107_fu_363_p2;
                icmp_ln107_reg_633_pp0_iter1_reg <= icmp_ln107_reg_633;
                icmp_ln107_reg_633_pp0_iter2_reg <= icmp_ln107_reg_633_pp0_iter1_reg;
                select_ln119_1_reg_810 <= select_ln119_1_fu_550_p3;
                select_ln119_reg_804 <= select_ln119_fu_542_p3;
                select_ln125_reg_789 <= select_ln125_fu_535_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                u_0_load_reg_794 <= u_0_q0;
                u_1_load_reg_799 <= u_1_q0;
            end if;
        end if;
    end process;
    zext_ln124_1_reg_653(63 downto 18) <= "0000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage2_subdone, ap_block_pp0_stage1_subdone, ap_condition_exit_pp0_iter2_stage1, ap_idle_pp0_0to1, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to3, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to3 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if (((ap_idle_pp0_0to1 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter2_stage1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    V_0_addr_1_gep_fu_235_p3 <= zext_ln124_3_fu_462_p1(18 - 1 downto 0);
    V_0_addr_gep_fu_219_p3 <= zext_ln124_1_fu_431_p1(18 - 1 downto 0);
    V_0_address0 <= V_0_address0_local;

    V_0_address0_local_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0_reg, V_0_addr_1_gep_fu_235_p3, zext_ln124_3_fu_462_p1, ap_block_pp0_stage2, zext_ln124_5_fu_492_p1, ap_condition_726, ap_condition_729)
    begin
        if ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                V_0_address0_local <= zext_ln124_5_fu_492_p1(18 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_729)) then 
                V_0_address0_local <= V_0_addr_1_gep_fu_235_p3;
            elsif ((ap_const_boolean_1 = ap_condition_726)) then 
                V_0_address0_local <= zext_ln124_3_fu_462_p1(18 - 1 downto 0);
            else 
                V_0_address0_local <= "XXXXXXXXXXXXXXXXXX";
            end if;
        else 
            V_0_address0_local <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    V_0_address1 <= V_0_address1_local;

    V_0_address1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0_reg, icmp_ln107_reg_633, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_grp1, gate_is_and_fu_380_p1, zext_ln124_1_fu_431_p1, V_0_addr_gep_fu_219_p3, V_0_addr_5_reg_754, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            V_0_address1_local <= V_0_addr_5_reg_754;
        elsif (((icmp_ln107_reg_633 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (gate_is_and_fu_380_p1 = ap_const_lv1_1))) then 
            V_0_address1_local <= V_0_addr_gep_fu_219_p3;
        elsif (((icmp_ln107_reg_633 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (gate_is_and_fu_380_p1 = ap_const_lv1_0))) then 
            V_0_address1_local <= zext_ln124_1_fu_431_p1(18 - 1 downto 0);
        else 
            V_0_address1_local <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    V_0_ce0 <= V_0_ce0_local;

    V_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0_reg, icmp_ln107_reg_633, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage2_11001, gate_is_and_fu_380_p1, ap_block_pp0_stage1_11001_grp1)
    begin
        if ((((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln107_reg_633 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (gate_is_and_fu_380_p1 = ap_const_lv1_1)) or ((icmp_ln107_reg_633 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (gate_is_and_fu_380_p1 = ap_const_lv1_0)))) then 
            V_0_ce0_local <= ap_const_logic_1;
        else 
            V_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    V_0_ce1 <= V_0_ce1_local;

    V_0_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0_reg, icmp_ln107_reg_633, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, gate_is_and_fu_380_p1, ap_block_pp0_stage1_11001_grp1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln107_reg_633 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (gate_is_and_fu_380_p1 = ap_const_lv1_1)) or ((icmp_ln107_reg_633 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (gate_is_and_fu_380_p1 = ap_const_lv1_0)))) then 
            V_0_ce1_local <= ap_const_logic_1;
        else 
            V_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    V_0_d1 <= xor_ln126_reg_748;
    V_0_we1 <= V_0_we1_local;

    V_0_we1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, gate_is_and_reg_637, ap_block_pp0_stage0_11001, tmp_678_reg_675)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_678_reg_675 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (gate_is_and_reg_637 = ap_const_lv1_0))) then 
            V_0_we1_local <= ap_const_logic_1;
        else 
            V_0_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    V_1_addr_1_gep_fu_242_p3 <= zext_ln124_3_fu_462_p1(18 - 1 downto 0);
    V_1_addr_gep_fu_226_p3 <= zext_ln124_1_fu_431_p1(18 - 1 downto 0);
    V_1_address0 <= V_1_address0_local;

    V_1_address0_local_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0_reg, V_1_addr_1_gep_fu_242_p3, zext_ln124_3_fu_462_p1, ap_block_pp0_stage2, zext_ln124_5_fu_492_p1, ap_condition_726, ap_condition_729)
    begin
        if ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                V_1_address0_local <= zext_ln124_5_fu_492_p1(18 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_729)) then 
                V_1_address0_local <= V_1_addr_1_gep_fu_242_p3;
            elsif ((ap_const_boolean_1 = ap_condition_726)) then 
                V_1_address0_local <= zext_ln124_3_fu_462_p1(18 - 1 downto 0);
            else 
                V_1_address0_local <= "XXXXXXXXXXXXXXXXXX";
            end if;
        else 
            V_1_address0_local <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    V_1_address1 <= V_1_address1_local;

    V_1_address1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0_reg, icmp_ln107_reg_633, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_grp1, gate_is_and_fu_380_p1, zext_ln124_1_fu_431_p1, V_1_addr_gep_fu_226_p3, V_1_addr_5_reg_759, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            V_1_address1_local <= V_1_addr_5_reg_759;
        elsif (((icmp_ln107_reg_633 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (gate_is_and_fu_380_p1 = ap_const_lv1_1))) then 
            V_1_address1_local <= V_1_addr_gep_fu_226_p3;
        elsif (((icmp_ln107_reg_633 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (gate_is_and_fu_380_p1 = ap_const_lv1_0))) then 
            V_1_address1_local <= zext_ln124_1_fu_431_p1(18 - 1 downto 0);
        else 
            V_1_address1_local <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    V_1_ce0 <= V_1_ce0_local;

    V_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0_reg, icmp_ln107_reg_633, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage2_11001, gate_is_and_fu_380_p1, ap_block_pp0_stage1_11001_grp1)
    begin
        if ((((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln107_reg_633 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (gate_is_and_fu_380_p1 = ap_const_lv1_1)) or ((icmp_ln107_reg_633 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (gate_is_and_fu_380_p1 = ap_const_lv1_0)))) then 
            V_1_ce0_local <= ap_const_logic_1;
        else 
            V_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    V_1_ce1 <= V_1_ce1_local;

    V_1_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0_reg, icmp_ln107_reg_633, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, gate_is_and_fu_380_p1, ap_block_pp0_stage1_11001_grp1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln107_reg_633 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (gate_is_and_fu_380_p1 = ap_const_lv1_1)) or ((icmp_ln107_reg_633 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (gate_is_and_fu_380_p1 = ap_const_lv1_0)))) then 
            V_1_ce1_local <= ap_const_logic_1;
        else 
            V_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    V_1_d1 <= xor_ln126_reg_748;
    V_1_we1 <= V_1_we1_local;

    V_1_we1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, gate_is_and_reg_637, ap_block_pp0_stage0_11001, tmp_678_reg_675)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_678_reg_675 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (gate_is_and_reg_637 = ap_const_lv1_0))) then 
            V_1_we1_local <= ap_const_logic_1;
        else 
            V_1_we1_local <= ap_const_logic_0;
        end if; 
    end process;


    a0_strm_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, a0_strm_full_n, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_grp1, gate_is_and_reg_637_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_grp1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (gate_is_and_reg_637_pp0_iter2_reg = ap_const_lv1_1))) then 
            a0_strm_blk_n <= a0_strm_full_n;
        else 
            a0_strm_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    a0_strm_din <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a0_reg_827),256));

    a0_strm_write_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, gate_is_and_reg_637_pp0_iter2_reg, ap_block_pp0_stage1_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (gate_is_and_reg_637_pp0_iter2_reg = ap_const_lv1_1))) then 
            a0_strm_write <= ap_const_logic_1;
        else 
            a0_strm_write <= ap_const_logic_0;
        end if; 
    end process;

    a1_fu_612_p2 <= std_logic_vector(unsigned(add_ln120_fu_599_p2) - unsigned(select_ln120_fu_605_p3));

    a1_strm_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, a1_strm_full_n, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_grp1, gate_is_and_reg_637_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_grp1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (gate_is_and_reg_637_pp0_iter2_reg = ap_const_lv1_1))) then 
            a1_strm_blk_n <= a1_strm_full_n;
        else 
            a1_strm_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    a1_strm_din <= a1_reg_822_pp0_iter2_reg;

    a1_strm_write_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, gate_is_and_reg_637_pp0_iter2_reg, ap_block_pp0_stage1_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (gate_is_and_reg_637_pp0_iter2_reg = ap_const_lv1_1))) then 
            a1_strm_write <= ap_const_logic_1;
        else 
            a1_strm_write <= ap_const_logic_0;
        end if; 
    end process;

    add_ln120_fu_599_p2 <= std_logic_vector(unsigned(and_ln120_1_fu_594_p2) + unsigned(and_ln120_fu_581_p2));
    and_ln114_fu_528_p2 <= (extended_witness_q1 and extended_witness_q0);
    and_ln120_1_fu_594_p2 <= (select_ln120_2_fu_586_p3 and select_ln119_reg_804);
    and_ln120_fu_581_p2 <= (select_ln120_1_fu_573_p3 and select_ln119_1_reg_810);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001_ignoreCallOp117 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001_ignoreCallOp144 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp117 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_01001_grp1_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter0_reg, ap_block_state2_pp0_stage1_iter0_grp1, ap_block_state11_pp0_stage1_iter3_grp1)
    begin
                ap_block_pp0_stage1_01001_grp1 <= (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage1_iter0_grp1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state11_pp0_stage1_iter3_grp1)));
    end process;


    ap_block_pp0_stage1_11001_grp1_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter0_reg, ap_block_state2_pp0_stage1_iter0_grp1, ap_block_state11_pp0_stage1_iter3_grp1)
    begin
                ap_block_pp0_stage1_11001_grp1 <= (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage1_iter0_grp1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state11_pp0_stage1_iter3_grp1)));
    end process;

        ap_block_pp0_stage1_11001_ignoreCallOp130_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter0_reg, ap_block_state2_pp0_stage1_iter0_grp1, ap_block_state11_pp0_stage1_iter3_grp1)
    begin
                ap_block_pp0_stage1_subdone <= (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage1_iter0_grp1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state11_pp0_stage1_iter3_grp1)));
    end process;

        ap_block_pp0_stage1_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001_ignoreCallOp140 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state11_pp0_stage1_iter3_grp1_assign_proc : process(d_strm_TREADY, d_strm_cp_full_n, a0_strm_full_n, a1_strm_full_n, gate_is_and_reg_637_pp0_iter2_reg)
    begin
                ap_block_state11_pp0_stage1_iter3_grp1 <= (((ap_const_logic_0 = a1_strm_full_n) and (gate_is_and_reg_637_pp0_iter2_reg = ap_const_lv1_1)) or ((ap_const_logic_0 = a0_strm_full_n) and (gate_is_and_reg_637_pp0_iter2_reg = ap_const_lv1_1)) or ((d_strm_cp_full_n = ap_const_logic_0) and (gate_is_and_reg_637_pp0_iter2_reg = ap_const_lv1_1)) or ((d_strm_TREADY = ap_const_logic_0) and (gate_is_and_reg_637_pp0_iter2_reg = ap_const_lv1_1)));
    end process;


    ap_block_state2_pp0_stage1_iter0_grp1_assign_proc : process(icmp_ln107_reg_633, circuit_TVALID)
    begin
                ap_block_state2_pp0_stage1_iter0_grp1 <= ((icmp_ln107_reg_633 = ap_const_lv1_0) and (circuit_TVALID = ap_const_logic_0));
    end process;


    ap_condition_371_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0_reg, icmp_ln107_reg_633, ap_block_pp0_stage2)
    begin
                ap_condition_371 <= ((icmp_ln107_reg_633 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2));
    end process;


    ap_condition_726_assign_proc : process(icmp_ln107_reg_633, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_grp1, gate_is_and_fu_380_p1)
    begin
                ap_condition_726 <= ((icmp_ln107_reg_633 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (gate_is_and_fu_380_p1 = ap_const_lv1_0));
    end process;


    ap_condition_729_assign_proc : process(icmp_ln107_reg_633, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_grp1, gate_is_and_fu_380_p1)
    begin
                ap_condition_729 <= ((icmp_ln107_reg_633 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (gate_is_and_fu_380_p1 = ap_const_lv1_1));
    end process;


    ap_condition_exit_pp0_iter0_stage2_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone, ap_enable_reg_pp0_iter0_reg, icmp_ln107_reg_633)
    begin
        if (((icmp_ln107_reg_633 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_condition_exit_pp0_iter0_stage2 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter2_stage1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, icmp_ln107_reg_633_pp0_iter2_reg, ap_block_pp0_stage1_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln107_reg_633_pp0_iter2_reg = ap_const_lv1_1))) then 
            ap_condition_exit_pp0_iter2_stage1 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter2_stage1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter2_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to3_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to3 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to3 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage2;

    ap_predicate_op117_call_state4_assign_proc : process(icmp_ln107_reg_633, gate_is_and_reg_637)
    begin
                ap_predicate_op117_call_state4 <= ((icmp_ln107_reg_633 = ap_const_lv1_0) and (gate_is_and_reg_637 = ap_const_lv1_1));
    end process;

    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone, ap_enable_reg_pp0_iter0_reg)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_assign_proc : process(ap_CS_fsm_pp0_stage0, i_13_fu_106, ap_loop_init, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i <= ap_const_lv18_0;
        else 
            ap_sig_allocacmp_i <= i_13_fu_106;
        end if; 
    end process;


    circuit_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter0_reg, icmp_ln107_reg_633, circuit_TVALID, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_grp1)
    begin
        if (((icmp_ln107_reg_633 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            circuit_TDATA_blk_n <= circuit_TVALID;
        else 
            circuit_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    circuit_TREADY_assign_proc : process(ap_enable_reg_pp0_iter0_reg, icmp_ln107_reg_633, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001_grp1)
    begin
        if (((icmp_ln107_reg_633 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            circuit_TREADY <= ap_const_logic_1;
        else 
            circuit_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    d_fu_568_p2 <= (select_ln115_fu_563_p3 xor and_ln114_reg_764);
    d_strm_TDATA <= std_logic_vector(IEEE.numeric_std.resize(unsigned(d_reg_816_pp0_iter2_reg),8));

    d_strm_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, d_strm_TREADY, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_grp1, gate_is_and_reg_637_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_grp1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (gate_is_and_reg_637_pp0_iter2_reg = ap_const_lv1_1))) then 
            d_strm_TDATA_blk_n <= d_strm_TREADY;
        else 
            d_strm_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    d_strm_TVALID_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, gate_is_and_reg_637_pp0_iter2_reg, ap_block_pp0_stage1_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (gate_is_and_reg_637_pp0_iter2_reg = ap_const_lv1_1))) then 
            d_strm_TVALID <= ap_const_logic_1;
        else 
            d_strm_TVALID <= ap_const_logic_0;
        end if; 
    end process;


    d_strm_cp_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, d_strm_cp_full_n, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_grp1, gate_is_and_reg_637_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_grp1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (gate_is_and_reg_637_pp0_iter2_reg = ap_const_lv1_1))) then 
            d_strm_cp_blk_n <= d_strm_cp_full_n;
        else 
            d_strm_cp_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    d_strm_cp_din <= d_reg_816_pp0_iter2_reg;

    d_strm_cp_write_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, gate_is_and_reg_637_pp0_iter2_reg, ap_block_pp0_stage1_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (gate_is_and_reg_637_pp0_iter2_reg = ap_const_lv1_1))) then 
            d_strm_cp_write <= ap_const_logic_1;
        else 
            d_strm_cp_write <= ap_const_logic_0;
        end if; 
    end process;

    extended_witness_address0 <= extended_witness_address0_local;

    extended_witness_address0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0_reg, icmp_ln107_reg_633, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_grp1, gate_is_and_reg_637, extended_witness_addr_1_reg_670, zext_ln124_2_fu_439_p1, zext_ln124_4_fu_488_p1, ap_block_pp0_stage2, ap_block_pp0_stage0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (gate_is_and_reg_637 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (gate_is_and_reg_637 = ap_const_lv1_1)))) then 
            extended_witness_address0_local <= extended_witness_addr_1_reg_670;
        elsif ((((icmp_ln107_reg_633 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (gate_is_and_reg_637 = ap_const_lv1_0)) or ((icmp_ln107_reg_633 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (gate_is_and_reg_637 = ap_const_lv1_1)))) then 
            extended_witness_address0_local <= zext_ln124_4_fu_488_p1(19 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            extended_witness_address0_local <= zext_ln124_2_fu_439_p1(19 - 1 downto 0);
        else 
            extended_witness_address0_local <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    extended_witness_address1 <= extended_witness_address1_local;

    extended_witness_address1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_grp1, extended_witness_addr_reg_659, zext_ln124_fu_408_p1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            extended_witness_address1_local <= extended_witness_addr_reg_659;
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            extended_witness_address1_local <= zext_ln124_fu_408_p1(19 - 1 downto 0);
        else 
            extended_witness_address1_local <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    extended_witness_ce0 <= extended_witness_ce0_local;

    extended_witness_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0_reg, icmp_ln107_reg_633, ap_CS_fsm_pp0_stage1, gate_is_and_reg_637, ap_block_pp0_stage2_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001_grp1)
    begin
        if ((((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (gate_is_and_reg_637 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (gate_is_and_reg_637 = ap_const_lv1_1)) or ((icmp_ln107_reg_633 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (gate_is_and_reg_637 = ap_const_lv1_0)) or ((icmp_ln107_reg_633 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (gate_is_and_reg_637 = ap_const_lv1_1)))) then 
            extended_witness_ce0_local <= ap_const_logic_1;
        else 
            extended_witness_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    extended_witness_ce1 <= extended_witness_ce1_local;

    extended_witness_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001_grp1)
    begin
        if ((((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            extended_witness_ce1_local <= ap_const_logic_1;
        else 
            extended_witness_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    extended_witness_d0 <= extended_witness_d0_local;

    extended_witness_d0_local_assign_proc : process(gate_is_and_reg_637, and_ln114_fu_528_p2, xor_ln124_fu_501_p2, ap_condition_371)
    begin
        if ((ap_const_boolean_1 = ap_condition_371)) then
            if ((gate_is_and_reg_637 = ap_const_lv1_1)) then 
                extended_witness_d0_local <= and_ln114_fu_528_p2;
            elsif ((gate_is_and_reg_637 = ap_const_lv1_0)) then 
                extended_witness_d0_local <= xor_ln124_fu_501_p2;
            else 
                extended_witness_d0_local <= "X";
            end if;
        else 
            extended_witness_d0_local <= "X";
        end if; 
    end process;

    extended_witness_we0 <= extended_witness_we0_local;

    extended_witness_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0_reg, icmp_ln107_reg_633, gate_is_and_reg_637, ap_block_pp0_stage2_11001)
    begin
        if ((((icmp_ln107_reg_633 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (gate_is_and_reg_637 = ap_const_lv1_0)) or ((icmp_ln107_reg_633 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (gate_is_and_reg_637 = ap_const_lv1_1)))) then 
            extended_witness_we0_local <= ap_const_logic_1;
        else 
            extended_witness_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    gate_in1_fu_384_p3 <= circuit_TDATA(50 downto 32);
    gate_in2_fu_392_p3 <= circuit_TDATA(82 downto 64);
    gate_is_and_fu_380_p1 <= circuit_TDATA(1 - 1 downto 0);
    grp_gf128_clmul_fu_339_a <= 
        reg_350 when (tmp_reg_646(0) = '1') else 
        reg_345;

    grp_gf128_clmul_fu_339_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001_ignoreCallOp117, ap_block_pp0_stage1_11001_ignoreCallOp130_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_ignoreCallOp140)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001_ignoreCallOp140) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_ignoreCallOp130_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp117) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_gf128_clmul_fu_339_ap_ce <= ap_const_logic_1;
        else 
            grp_gf128_clmul_fu_339_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_gf128_clmul_fu_339_b <= 
        V_1_load_1_reg_774 when (tmp_677_reg_664(0) = '1') else 
        V_0_load_1_reg_769;
    i_22_fu_369_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i) + unsigned(ap_const_lv18_1));
    icmp_ln107_fu_363_p2 <= "1" when (ap_sig_allocacmp_i = ap_const_lv18_20FA1) else "0";
    lshr_ln124_s_fu_452_p4 <= circuit_TDATA(82 downto 65);
    lshr_ln_fu_421_p4 <= circuit_TDATA(50 downto 33);
    select_ln115_fu_563_p3 <= 
        u_1_load_reg_799 when (tmp_678_reg_675(0) = '1') else 
        u_0_load_reg_794;
    select_ln119_1_fu_550_p3 <= 
        V_1_load_1_reg_774 when (tmp_677_reg_664(0) = '1') else 
        V_0_load_1_reg_769;
    select_ln119_fu_542_p3 <= 
        reg_350 when (tmp_reg_646(0) = '1') else 
        reg_345;
    select_ln120_1_fu_573_p3 <= 
        ap_const_lv128_lc_11 when (extended_witness_q1(0) = '1') else 
        ap_const_lv128_lc_1;
    select_ln120_2_fu_586_p3 <= 
        ap_const_lv128_lc_11 when (extended_witness_q0(0) = '1') else 
        ap_const_lv128_lc_1;
    select_ln120_fu_605_p3 <= 
        reg_350 when (tmp_678_reg_675(0) = '1') else 
        reg_345;
    select_ln125_fu_535_p3 <= 
        u_1_q0 when (tmp_reg_646(0) = '1') else 
        u_0_q0;
    select_ln126_1_fu_515_p3 <= 
        V_1_q0 when (tmp_677_reg_664(0) = '1') else 
        V_0_q0;
    select_ln126_fu_508_p3 <= 
        V_1_q1 when (tmp_reg_646(0) = '1') else 
        V_0_q1;
    u_0_address0 <= u_0_address0_local;

    u_0_address0_local_assign_proc : process(gate_is_and_reg_637, zext_ln124_1_reg_653, zext_ln124_5_fu_492_p1, ap_condition_371)
    begin
        if ((ap_const_boolean_1 = ap_condition_371)) then
            if ((gate_is_and_reg_637 = ap_const_lv1_1)) then 
                u_0_address0_local <= zext_ln124_5_fu_492_p1(18 - 1 downto 0);
            elsif ((gate_is_and_reg_637 = ap_const_lv1_0)) then 
                u_0_address0_local <= zext_ln124_1_reg_653(18 - 1 downto 0);
            else 
                u_0_address0_local <= "XXXXXXXXXXXXXXXXXX";
            end if;
        else 
            u_0_address0_local <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    u_0_address1 <= u_0_addr_reg_726;
    u_0_ce0 <= u_0_ce0_local;

    u_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0_reg, icmp_ln107_reg_633, gate_is_and_reg_637, ap_block_pp0_stage2_11001)
    begin
        if ((((icmp_ln107_reg_633 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (gate_is_and_reg_637 = ap_const_lv1_0)) or ((icmp_ln107_reg_633 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (gate_is_and_reg_637 = ap_const_lv1_1)))) then 
            u_0_ce0_local <= ap_const_logic_1;
        else 
            u_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    u_0_ce1 <= u_0_ce1_local;

    u_0_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            u_0_ce1_local <= ap_const_logic_1;
        else 
            u_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    u_0_d1 <= xor_ln125_fu_556_p2;
    u_0_we1 <= u_0_we1_local;

    u_0_we1_local_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, gate_is_and_reg_637, ap_block_pp0_stage1_11001_grp1, tmp_678_reg_675)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_678_reg_675 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (gate_is_and_reg_637 = ap_const_lv1_0))) then 
            u_0_we1_local <= ap_const_logic_1;
        else 
            u_0_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    u_1_address0 <= u_1_address0_local;

    u_1_address0_local_assign_proc : process(gate_is_and_reg_637, zext_ln124_1_reg_653, zext_ln124_5_fu_492_p1, ap_condition_371)
    begin
        if ((ap_const_boolean_1 = ap_condition_371)) then
            if ((gate_is_and_reg_637 = ap_const_lv1_1)) then 
                u_1_address0_local <= zext_ln124_5_fu_492_p1(18 - 1 downto 0);
            elsif ((gate_is_and_reg_637 = ap_const_lv1_0)) then 
                u_1_address0_local <= zext_ln124_1_reg_653(18 - 1 downto 0);
            else 
                u_1_address0_local <= "XXXXXXXXXXXXXXXXXX";
            end if;
        else 
            u_1_address0_local <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    u_1_address1 <= u_1_addr_reg_732;
    u_1_ce0 <= u_1_ce0_local;

    u_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0_reg, icmp_ln107_reg_633, gate_is_and_reg_637, ap_block_pp0_stage2_11001)
    begin
        if ((((icmp_ln107_reg_633 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (gate_is_and_reg_637 = ap_const_lv1_0)) or ((icmp_ln107_reg_633 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (gate_is_and_reg_637 = ap_const_lv1_1)))) then 
            u_1_ce0_local <= ap_const_logic_1;
        else 
            u_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    u_1_ce1 <= u_1_ce1_local;

    u_1_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            u_1_ce1_local <= ap_const_logic_1;
        else 
            u_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    u_1_d1 <= xor_ln125_fu_556_p2;
    u_1_we1 <= u_1_we1_local;

    u_1_we1_local_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, gate_is_and_reg_637, ap_block_pp0_stage1_11001_grp1, tmp_678_reg_675)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_678_reg_675 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (gate_is_and_reg_637 = ap_const_lv1_0))) then 
            u_1_we1_local <= ap_const_logic_1;
        else 
            u_1_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln124_fu_501_p2 <= (extended_witness_q1 xor extended_witness_q0);
    xor_ln125_fu_556_p2 <= (select_ln125_reg_789 xor extended_witness_q0);
    xor_ln126_fu_522_p2 <= (select_ln126_fu_508_p3 xor select_ln126_1_fu_515_p3);
    zext_ln124_1_fu_431_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_421_p4),64));
    zext_ln124_2_fu_439_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(gate_in2_fu_392_p3),64));
    zext_ln124_3_fu_462_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln124_s_fu_452_p4),64));
    zext_ln124_4_fu_488_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(gate_out_reg_641),64));
    zext_ln124_5_fu_492_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln124_1_reg_681),64));
    zext_ln124_fu_408_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(gate_in1_fu_384_p3),64));
end behav;
