
C:\Users\frado\template\BMTemplate/target/thumbv7em-none-eabihf/debug/template:     file format elf32-littlearm


Disassembly of section .text:

08000194 <Reset>:
 8000194:	f006 fd23 	bl	8006bde <DefaultPreInit>
 8000198:	480e      	ldr	r0, [pc, #56]	; (80001d4 <Reset+0x40>)
 800019a:	490f      	ldr	r1, [pc, #60]	; (80001d8 <Reset+0x44>)
 800019c:	2200      	movs	r2, #0
 800019e:	4281      	cmp	r1, r0
 80001a0:	d001      	beq.n	80001a6 <Reset+0x12>
 80001a2:	c004      	stmia	r0!, {r2}
 80001a4:	e7fb      	b.n	800019e <Reset+0xa>
 80001a6:	480d      	ldr	r0, [pc, #52]	; (80001dc <Reset+0x48>)
 80001a8:	490d      	ldr	r1, [pc, #52]	; (80001e0 <Reset+0x4c>)
 80001aa:	4a0e      	ldr	r2, [pc, #56]	; (80001e4 <Reset+0x50>)
 80001ac:	4281      	cmp	r1, r0
 80001ae:	d002      	beq.n	80001b6 <Reset+0x22>
 80001b0:	ca08      	ldmia	r2!, {r3}
 80001b2:	c008      	stmia	r0!, {r3}
 80001b4:	e7fa      	b.n	80001ac <Reset+0x18>
 80001b6:	480c      	ldr	r0, [pc, #48]	; (80001e8 <Reset+0x54>)
 80001b8:	f44f 0170 	mov.w	r1, #15728640	; 0xf00000
 80001bc:	6802      	ldr	r2, [r0, #0]
 80001be:	ea42 0201 	orr.w	r2, r2, r1
 80001c2:	6002      	str	r2, [r0, #0]
 80001c4:	f3bf 8f4f 	dsb	sy
 80001c8:	f3bf 8f6f 	isb	sy
 80001cc:	f000 fb34 	bl	8000838 <main>
 80001d0:	de00      	udf	#0
 80001d2:	0000      	movs	r0, r0
 80001d4:	20000004 	.word	0x20000004
 80001d8:	20000010 	.word	0x20000010
 80001dc:	20000000 	.word	0x20000000
 80001e0:	20000004 	.word	0x20000004
 80001e4:	08009600 	.word	0x08009600
 80001e8:	e000ed88 	.word	0xe000ed88

080001ec <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17h34100d0e09a8828cE>:
 80001ec:	4770      	bx	lr

080001ee <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$8_set_low28_$u7b$$u7b$closure$u7d$$u7d$17h2acaa0c790eeec95E>:
 80001ee:	b580      	push	{r7, lr}
 80001f0:	466f      	mov	r7, sp
 80001f2:	b08a      	sub	sp, #40	; 0x28
 80001f4:	4601      	mov	r1, r0
 80001f6:	9103      	str	r1, [sp, #12]
 80001f8:	9106      	str	r1, [sp, #24]
 80001fa:	2005      	movs	r0, #5
 80001fc:	f807 0c09 	strb.w	r0, [r7, #-9]
 8000200:	9108      	str	r1, [sp, #32]
 8000202:	2015      	movs	r0, #21
 8000204:	f807 0c01 	strb.w	r0, [r7, #-1]
 8000208:	9104      	str	r1, [sp, #16]
 800020a:	f88d 0014 	strb.w	r0, [sp, #20]
 800020e:	9804      	ldr	r0, [sp, #16]
 8000210:	9001      	str	r0, [sp, #4]
 8000212:	f89d 1014 	ldrb.w	r1, [sp, #20]
 8000216:	2001      	movs	r0, #1
 8000218:	f001 fb8d 	bl	8001936 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17headca2689882f40eE>
 800021c:	4601      	mov	r1, r0
 800021e:	9801      	ldr	r0, [sp, #4]
 8000220:	f001 fb75 	bl	800190e <_ZN51_$LT$u32$u20$as$u20$core..ops..bit..BitOrAssign$GT$12bitor_assign17h0fdd03c610374d6bE>
 8000224:	9804      	ldr	r0, [sp, #16]
 8000226:	b00a      	add	sp, #40	; 0x28
 8000228:	bd80      	pop	{r7, pc}

0800022a <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$8_set_low28_$u7b$$u7b$closure$u7d$$u7d$17h42996967de19be16E>:
 800022a:	b580      	push	{r7, lr}
 800022c:	466f      	mov	r7, sp
 800022e:	b08a      	sub	sp, #40	; 0x28
 8000230:	4601      	mov	r1, r0
 8000232:	9103      	str	r1, [sp, #12]
 8000234:	9106      	str	r1, [sp, #24]
 8000236:	2005      	movs	r0, #5
 8000238:	f807 0c09 	strb.w	r0, [r7, #-9]
 800023c:	9108      	str	r1, [sp, #32]
 800023e:	2015      	movs	r0, #21
 8000240:	f807 0c01 	strb.w	r0, [r7, #-1]
 8000244:	9104      	str	r1, [sp, #16]
 8000246:	f88d 0014 	strb.w	r0, [sp, #20]
 800024a:	9804      	ldr	r0, [sp, #16]
 800024c:	9001      	str	r0, [sp, #4]
 800024e:	f89d 1014 	ldrb.w	r1, [sp, #20]
 8000252:	2001      	movs	r0, #1
 8000254:	f001 fb6f 	bl	8001936 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17headca2689882f40eE>
 8000258:	4601      	mov	r1, r0
 800025a:	9801      	ldr	r0, [sp, #4]
 800025c:	f001 fb57 	bl	800190e <_ZN51_$LT$u32$u20$as$u20$core..ops..bit..BitOrAssign$GT$12bitor_assign17h0fdd03c610374d6bE>
 8000260:	9804      	ldr	r0, [sp, #16]
 8000262:	b00a      	add	sp, #40	; 0x28
 8000264:	bd80      	pop	{r7, pc}

08000266 <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$9_set_high28_$u7b$$u7b$closure$u7d$$u7d$17h273d148d047bf613E>:
 8000266:	b580      	push	{r7, lr}
 8000268:	466f      	mov	r7, sp
 800026a:	b08a      	sub	sp, #40	; 0x28
 800026c:	4601      	mov	r1, r0
 800026e:	9103      	str	r1, [sp, #12]
 8000270:	9106      	str	r1, [sp, #24]
 8000272:	2005      	movs	r0, #5
 8000274:	f807 0c09 	strb.w	r0, [r7, #-9]
 8000278:	9108      	str	r1, [sp, #32]
 800027a:	f807 0c01 	strb.w	r0, [r7, #-1]
 800027e:	9104      	str	r1, [sp, #16]
 8000280:	f88d 0014 	strb.w	r0, [sp, #20]
 8000284:	9804      	ldr	r0, [sp, #16]
 8000286:	9001      	str	r0, [sp, #4]
 8000288:	f89d 1014 	ldrb.w	r1, [sp, #20]
 800028c:	2001      	movs	r0, #1
 800028e:	f001 fb52 	bl	8001936 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17headca2689882f40eE>
 8000292:	4601      	mov	r1, r0
 8000294:	9801      	ldr	r0, [sp, #4]
 8000296:	f001 fb3a 	bl	800190e <_ZN51_$LT$u32$u20$as$u20$core..ops..bit..BitOrAssign$GT$12bitor_assign17h0fdd03c610374d6bE>
 800029a:	9804      	ldr	r0, [sp, #16]
 800029c:	b00a      	add	sp, #40	; 0x28
 800029e:	bd80      	pop	{r7, pc}

080002a0 <_ZN13stm32f4xx_hal4gpio4exti62_$LT$impl$u20$stm32f4xx_hal..gpio..Pin$LT$_$C$_$C$MODE$GT$$GT$9interrupt17hc18dbaf7e7a0d214E>:
 80002a0:	b088      	sub	sp, #32
 80002a2:	9007      	str	r0, [sp, #28]
 80002a4:	e7ff      	b.n	80002a6 <_ZN13stm32f4xx_hal4gpio4exti62_$LT$impl$u20$stm32f4xx_hal..gpio..Pin$LT$_$C$_$C$MODE$GT$$GT$9interrupt17hc18dbaf7e7a0d214E+0x6>
 80002a6:	e7ff      	b.n	80002a8 <_ZN13stm32f4xx_hal4gpio4exti62_$LT$impl$u20$stm32f4xx_hal..gpio..Pin$LT$_$C$_$C$MODE$GT$$GT$9interrupt17hc18dbaf7e7a0d214E+0x8>
 80002a8:	e7ff      	b.n	80002aa <_ZN13stm32f4xx_hal4gpio4exti62_$LT$impl$u20$stm32f4xx_hal..gpio..Pin$LT$_$C$_$C$MODE$GT$$GT$9interrupt17hc18dbaf7e7a0d214E+0xa>
 80002aa:	e7ff      	b.n	80002ac <_ZN13stm32f4xx_hal4gpio4exti62_$LT$impl$u20$stm32f4xx_hal..gpio..Pin$LT$_$C$_$C$MODE$GT$$GT$9interrupt17hc18dbaf7e7a0d214E+0xc>
 80002ac:	e7ff      	b.n	80002ae <_ZN13stm32f4xx_hal4gpio4exti62_$LT$impl$u20$stm32f4xx_hal..gpio..Pin$LT$_$C$_$C$MODE$GT$$GT$9interrupt17hc18dbaf7e7a0d214E+0xe>
 80002ae:	2028      	movs	r0, #40	; 0x28
 80002b0:	f8ad 0002 	strh.w	r0, [sp, #2]
 80002b4:	e7ff      	b.n	80002b6 <_ZN13stm32f4xx_hal4gpio4exti62_$LT$impl$u20$stm32f4xx_hal..gpio..Pin$LT$_$C$_$C$MODE$GT$$GT$9interrupt17hc18dbaf7e7a0d214E+0x16>
 80002b6:	f8bd 0002 	ldrh.w	r0, [sp, #2]
 80002ba:	b008      	add	sp, #32
 80002bc:	4770      	bx	lr

080002be <_ZN13stm32f4xx_hal4gpio7convert62_$LT$impl$u20$stm32f4xx_hal..gpio..Pin$LT$_$C$_$C$MODE$GT$$GT$21into_push_pull_output17h9fbaba46a7ef9b88E>:
 80002be:	b580      	push	{r7, lr}
 80002c0:	466f      	mov	r7, sp
 80002c2:	b0bc      	sub	sp, #240	; 0xf0
 80002c4:	f1a7 00b2 	sub.w	r0, r7, #178	; 0xb2
 80002c8:	9010      	str	r0, [sp, #64]	; 0x40
 80002ca:	f001 ff0e 	bl	80020ea <_ZN13stm32f4xx_hal4gpio5gpiox17h947e579eb97e05b7E>
 80002ce:	9011      	str	r0, [sp, #68]	; 0x44
 80002d0:	9027      	str	r0, [sp, #156]	; 0x9c
 80002d2:	3018      	adds	r0, #24
 80002d4:	900e      	str	r0, [sp, #56]	; 0x38
 80002d6:	9016      	str	r0, [sp, #88]	; 0x58
 80002d8:	2000      	movs	r0, #0
 80002da:	900d      	str	r0, [sp, #52]	; 0x34
 80002dc:	f001 fb06 	bl	80018ec <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17hff0a30f9d5639543E>
 80002e0:	4601      	mov	r1, r0
 80002e2:	980d      	ldr	r0, [sp, #52]	; 0x34
 80002e4:	f001 fb0d 	bl	8001902 <_ZN46_$LT$u32$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h264f2d095c3a539dE>
 80002e8:	990d      	ldr	r1, [sp, #52]	; 0x34
 80002ea:	f001 fb04 	bl	80018f6 <_ZN45_$LT$u32$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h04ecc2e3e0e8c1e1E>
 80002ee:	9015      	str	r0, [sp, #84]	; 0x54
 80002f0:	a815      	add	r0, sp, #84	; 0x54
 80002f2:	f7ff ff7c 	bl	80001ee <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$8_set_low28_$u7b$$u7b$closure$u7d$$u7d$17h2acaa0c790eeec95E>
 80002f6:	4601      	mov	r1, r0
 80002f8:	980e      	ldr	r0, [sp, #56]	; 0x38
 80002fa:	6809      	ldr	r1, [r1, #0]
 80002fc:	9039      	str	r0, [sp, #228]	; 0xe4
 80002fe:	913a      	str	r1, [sp, #232]	; 0xe8
 8000300:	903b      	str	r0, [sp, #236]	; 0xec
 8000302:	f006 fcde 	bl	8006cc2 <_ZN4core3ptr14write_volatile17hc6769b4b417bf8b9E>
 8000306:	a812      	add	r0, sp, #72	; 0x48
 8000308:	9014      	str	r0, [sp, #80]	; 0x50
 800030a:	f248 2034 	movw	r0, #33332	; 0x8234
 800030e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000312:	f248 2135 	movw	r1, #33333	; 0x8235
 8000316:	f6c0 0100 	movt	r1, #2048	; 0x800
 800031a:	f001 fde2 	bl	8001ee2 <_ZN4core3cmp9PartialEq2ne17h30a35e28ed79374dE>
 800031e:	b950      	cbnz	r0, 8000336 <_ZN13stm32f4xx_hal4gpio7convert62_$LT$impl$u20$stm32f4xx_hal..gpio..Pin$LT$_$C$_$C$MODE$GT$$GT$21into_push_pull_output17h9fbaba46a7ef9b88E+0x78>
 8000320:	e7ff      	b.n	8000322 <_ZN13stm32f4xx_hal4gpio7convert62_$LT$impl$u20$stm32f4xx_hal..gpio..Pin$LT$_$C$_$C$MODE$GT$$GT$21into_push_pull_output17h9fbaba46a7ef9b88E+0x64>
 8000322:	f248 2136 	movw	r1, #33334	; 0x8236
 8000326:	f6c0 0100 	movt	r1, #2048	; 0x800
 800032a:	4608      	mov	r0, r1
 800032c:	f001 fdce 	bl	8001ecc <_ZN4core3cmp9PartialEq2ne17h1059a2d71d223286E>
 8000330:	2800      	cmp	r0, #0
 8000332:	d146      	bne.n	80003c2 <_ZN13stm32f4xx_hal4gpio7convert62_$LT$impl$u20$stm32f4xx_hal..gpio..Pin$LT$_$C$_$C$MODE$GT$$GT$21into_push_pull_output17h9fbaba46a7ef9b88E+0x104>
 8000334:	e039      	b.n	80003aa <_ZN13stm32f4xx_hal4gpio7convert62_$LT$impl$u20$stm32f4xx_hal..gpio..Pin$LT$_$C$_$C$MODE$GT$$GT$21into_push_pull_output17h9fbaba46a7ef9b88E+0xec>
 8000336:	2000      	movs	r0, #0
 8000338:	f807 0ca7 	strb.w	r0, [r7, #-167]
 800033c:	f817 0ca7 	ldrb.w	r0, [r7, #-167]
 8000340:	2802      	cmp	r0, #2
 8000342:	d0ee      	beq.n	8000322 <_ZN13stm32f4xx_hal4gpio7convert62_$LT$impl$u20$stm32f4xx_hal..gpio..Pin$LT$_$C$_$C$MODE$GT$$GT$21into_push_pull_output17h9fbaba46a7ef9b88E+0x64>
 8000344:	e7ff      	b.n	8000346 <_ZN13stm32f4xx_hal4gpio7convert62_$LT$impl$u20$stm32f4xx_hal..gpio..Pin$LT$_$C$_$C$MODE$GT$$GT$21into_push_pull_output17h9fbaba46a7ef9b88E+0x88>
 8000346:	f817 0ca7 	ldrb.w	r0, [r7, #-167]
 800034a:	f000 0001 	and.w	r0, r0, #1
 800034e:	f807 0ca6 	strb.w	r0, [r7, #-166]
 8000352:	f001 feca 	bl	80020ea <_ZN13stm32f4xx_hal4gpio5gpiox17h947e579eb97e05b7E>
 8000356:	9029      	str	r0, [sp, #164]	; 0xa4
 8000358:	3004      	adds	r0, #4
 800035a:	900c      	str	r0, [sp, #48]	; 0x30
 800035c:	901e      	str	r0, [sp, #120]	; 0x78
 800035e:	f1a7 01a6 	sub.w	r1, r7, #166	; 0xa6
 8000362:	910b      	str	r1, [sp, #44]	; 0x2c
 8000364:	911f      	str	r1, [sp, #124]	; 0x7c
 8000366:	902c      	str	r0, [sp, #176]	; 0xb0
 8000368:	902d      	str	r0, [sp, #180]	; 0xb4
 800036a:	f006 fc39 	bl	8006be0 <_ZN4core3ptr13read_volatile17hee64c5a39ad146b0E>
 800036e:	9009      	str	r0, [sp, #36]	; 0x24
 8000370:	9020      	str	r0, [sp, #128]	; 0x80
 8000372:	901c      	str	r0, [sp, #112]	; 0x70
 8000374:	2000      	movs	r0, #0
 8000376:	900a      	str	r0, [sp, #40]	; 0x28
 8000378:	f001 fab8 	bl	80018ec <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17hff0a30f9d5639543E>
 800037c:	4601      	mov	r1, r0
 800037e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8000380:	f001 fabf 	bl	8001902 <_ZN46_$LT$u32$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h264f2d095c3a539dE>
 8000384:	990a      	ldr	r1, [sp, #40]	; 0x28
 8000386:	f001 fab6 	bl	80018f6 <_ZN45_$LT$u32$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h04ecc2e3e0e8c1e1E>
 800038a:	4601      	mov	r1, r0
 800038c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800038e:	911d      	str	r1, [sp, #116]	; 0x74
 8000390:	a91c      	add	r1, sp, #112	; 0x70
 8000392:	aa1d      	add	r2, sp, #116	; 0x74
 8000394:	f000 fa0d 	bl	80007b2 <_ZN13stm32f4xx_hal4gpio7convert62_$LT$impl$u20$stm32f4xx_hal..gpio..Pin$LT$_$C$_$C$MODE$GT$$GT$4mode28_$u7b$$u7b$closure$u7d$$u7d$17hfe58c7a47b4271b3E>
 8000398:	4601      	mov	r1, r0
 800039a:	980c      	ldr	r0, [sp, #48]	; 0x30
 800039c:	6809      	ldr	r1, [r1, #0]
 800039e:	9033      	str	r0, [sp, #204]	; 0xcc
 80003a0:	9134      	str	r1, [sp, #208]	; 0xd0
 80003a2:	9035      	str	r0, [sp, #212]	; 0xd4
 80003a4:	f006 fc8d 	bl	8006cc2 <_ZN4core3ptr14write_volatile17hc6769b4b417bf8b9E>
 80003a8:	e7bb      	b.n	8000322 <_ZN13stm32f4xx_hal4gpio7convert62_$LT$impl$u20$stm32f4xx_hal..gpio..Pin$LT$_$C$_$C$MODE$GT$$GT$21into_push_pull_output17h9fbaba46a7ef9b88E+0x64>
 80003aa:	f248 2035 	movw	r0, #33333	; 0x8235
 80003ae:	f6c0 0000 	movt	r0, #2048	; 0x800
 80003b2:	f248 2138 	movw	r1, #33336	; 0x8238
 80003b6:	f6c0 0100 	movt	r1, #2048	; 0x800
 80003ba:	f001 fd9d 	bl	8001ef8 <_ZN4core3cmp9PartialEq2ne17hbf4fb33c9e24fef9E>
 80003be:	bbc8      	cbnz	r0, 8000434 <_ZN13stm32f4xx_hal4gpio7convert62_$LT$impl$u20$stm32f4xx_hal..gpio..Pin$LT$_$C$_$C$MODE$GT$$GT$21into_push_pull_output17h9fbaba46a7ef9b88E+0x176>
 80003c0:	e06f      	b.n	80004a2 <_ZN13stm32f4xx_hal4gpio7convert62_$LT$impl$u20$stm32f4xx_hal..gpio..Pin$LT$_$C$_$C$MODE$GT$$GT$21into_push_pull_output17h9fbaba46a7ef9b88E+0x1e4>
 80003c2:	2000      	movs	r0, #0
 80003c4:	f807 0ca5 	strb.w	r0, [r7, #-165]
 80003c8:	f817 0ca5 	ldrb.w	r0, [r7, #-165]
 80003cc:	07c0      	lsls	r0, r0, #31
 80003ce:	2800      	cmp	r0, #0
 80003d0:	d0eb      	beq.n	80003aa <_ZN13stm32f4xx_hal4gpio7convert62_$LT$impl$u20$stm32f4xx_hal..gpio..Pin$LT$_$C$_$C$MODE$GT$$GT$21into_push_pull_output17h9fbaba46a7ef9b88E+0xec>
 80003d2:	e7ff      	b.n	80003d4 <_ZN13stm32f4xx_hal4gpio7convert62_$LT$impl$u20$stm32f4xx_hal..gpio..Pin$LT$_$C$_$C$MODE$GT$$GT$21into_push_pull_output17h9fbaba46a7ef9b88E+0x116>
 80003d4:	f817 0ca4 	ldrb.w	r0, [r7, #-164]
 80003d8:	f807 0ca3 	strb.w	r0, [r7, #-163]
 80003dc:	f001 fe85 	bl	80020ea <_ZN13stm32f4xx_hal4gpio5gpiox17h947e579eb97e05b7E>
 80003e0:	9026      	str	r0, [sp, #152]	; 0x98
 80003e2:	3020      	adds	r0, #32
 80003e4:	9008      	str	r0, [sp, #32]
 80003e6:	9023      	str	r0, [sp, #140]	; 0x8c
 80003e8:	f1a7 01a3 	sub.w	r1, r7, #163	; 0xa3
 80003ec:	9107      	str	r1, [sp, #28]
 80003ee:	9124      	str	r1, [sp, #144]	; 0x90
 80003f0:	902a      	str	r0, [sp, #168]	; 0xa8
 80003f2:	902b      	str	r0, [sp, #172]	; 0xac
 80003f4:	f006 fbf4 	bl	8006be0 <_ZN4core3ptr13read_volatile17hee64c5a39ad146b0E>
 80003f8:	9005      	str	r0, [sp, #20]
 80003fa:	9025      	str	r0, [sp, #148]	; 0x94
 80003fc:	9021      	str	r0, [sp, #132]	; 0x84
 80003fe:	2000      	movs	r0, #0
 8000400:	9006      	str	r0, [sp, #24]
 8000402:	f001 fa73 	bl	80018ec <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17hff0a30f9d5639543E>
 8000406:	4601      	mov	r1, r0
 8000408:	9805      	ldr	r0, [sp, #20]
 800040a:	f001 fa7a 	bl	8001902 <_ZN46_$LT$u32$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h264f2d095c3a539dE>
 800040e:	9906      	ldr	r1, [sp, #24]
 8000410:	f001 fa71 	bl	80018f6 <_ZN45_$LT$u32$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h04ecc2e3e0e8c1e1E>
 8000414:	4601      	mov	r1, r0
 8000416:	9807      	ldr	r0, [sp, #28]
 8000418:	9122      	str	r1, [sp, #136]	; 0x88
 800041a:	a921      	add	r1, sp, #132	; 0x84
 800041c:	aa22      	add	r2, sp, #136	; 0x88
 800041e:	f000 f94b 	bl	80006b8 <_ZN13stm32f4xx_hal4gpio7convert62_$LT$impl$u20$stm32f4xx_hal..gpio..Pin$LT$_$C$_$C$MODE$GT$$GT$4mode28_$u7b$$u7b$closure$u7d$$u7d$17hcb83b0b245bc1cedE>
 8000422:	4601      	mov	r1, r0
 8000424:	9808      	ldr	r0, [sp, #32]
 8000426:	6809      	ldr	r1, [r1, #0]
 8000428:	9030      	str	r0, [sp, #192]	; 0xc0
 800042a:	9131      	str	r1, [sp, #196]	; 0xc4
 800042c:	9032      	str	r0, [sp, #200]	; 0xc8
 800042e:	f006 fc48 	bl	8006cc2 <_ZN4core3ptr14write_volatile17hc6769b4b417bf8b9E>
 8000432:	e7ba      	b.n	80003aa <_ZN13stm32f4xx_hal4gpio7convert62_$LT$impl$u20$stm32f4xx_hal..gpio..Pin$LT$_$C$_$C$MODE$GT$$GT$21into_push_pull_output17h9fbaba46a7ef9b88E+0xec>
 8000434:	2001      	movs	r0, #1
 8000436:	f807 0ca2 	strb.w	r0, [r7, #-162]
 800043a:	f817 0ca2 	ldrb.w	r0, [r7, #-162]
 800043e:	2804      	cmp	r0, #4
 8000440:	d02f      	beq.n	80004a2 <_ZN13stm32f4xx_hal4gpio7convert62_$LT$impl$u20$stm32f4xx_hal..gpio..Pin$LT$_$C$_$C$MODE$GT$$GT$21into_push_pull_output17h9fbaba46a7ef9b88E+0x1e4>
 8000442:	e7ff      	b.n	8000444 <_ZN13stm32f4xx_hal4gpio7convert62_$LT$impl$u20$stm32f4xx_hal..gpio..Pin$LT$_$C$_$C$MODE$GT$$GT$21into_push_pull_output17h9fbaba46a7ef9b88E+0x186>
 8000444:	f817 0ca2 	ldrb.w	r0, [r7, #-162]
 8000448:	f807 0ca1 	strb.w	r0, [r7, #-161]
 800044c:	f001 fe4d 	bl	80020ea <_ZN13stm32f4xx_hal4gpio5gpiox17h947e579eb97e05b7E>
 8000450:	9004      	str	r0, [sp, #16]
 8000452:	9028      	str	r0, [sp, #160]	; 0xa0
 8000454:	9019      	str	r0, [sp, #100]	; 0x64
 8000456:	f1a7 01a1 	sub.w	r1, r7, #161	; 0xa1
 800045a:	9103      	str	r1, [sp, #12]
 800045c:	911a      	str	r1, [sp, #104]	; 0x68
 800045e:	902e      	str	r0, [sp, #184]	; 0xb8
 8000460:	902f      	str	r0, [sp, #188]	; 0xbc
 8000462:	f006 fbbd 	bl	8006be0 <_ZN4core3ptr13read_volatile17hee64c5a39ad146b0E>
 8000466:	9001      	str	r0, [sp, #4]
 8000468:	901b      	str	r0, [sp, #108]	; 0x6c
 800046a:	9017      	str	r0, [sp, #92]	; 0x5c
 800046c:	2000      	movs	r0, #0
 800046e:	9002      	str	r0, [sp, #8]
 8000470:	f001 fa3c 	bl	80018ec <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17hff0a30f9d5639543E>
 8000474:	4601      	mov	r1, r0
 8000476:	9801      	ldr	r0, [sp, #4]
 8000478:	f001 fa43 	bl	8001902 <_ZN46_$LT$u32$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h264f2d095c3a539dE>
 800047c:	9902      	ldr	r1, [sp, #8]
 800047e:	f001 fa3a 	bl	80018f6 <_ZN45_$LT$u32$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h04ecc2e3e0e8c1e1E>
 8000482:	4601      	mov	r1, r0
 8000484:	9803      	ldr	r0, [sp, #12]
 8000486:	9118      	str	r1, [sp, #96]	; 0x60
 8000488:	a917      	add	r1, sp, #92	; 0x5c
 800048a:	aa18      	add	r2, sp, #96	; 0x60
 800048c:	f000 f94e 	bl	800072c <_ZN13stm32f4xx_hal4gpio7convert62_$LT$impl$u20$stm32f4xx_hal..gpio..Pin$LT$_$C$_$C$MODE$GT$$GT$4mode28_$u7b$$u7b$closure$u7d$$u7d$17hec56cfb26ba9fc57E>
 8000490:	4601      	mov	r1, r0
 8000492:	9804      	ldr	r0, [sp, #16]
 8000494:	6809      	ldr	r1, [r1, #0]
 8000496:	9036      	str	r0, [sp, #216]	; 0xd8
 8000498:	9137      	str	r1, [sp, #220]	; 0xdc
 800049a:	9038      	str	r0, [sp, #224]	; 0xe0
 800049c:	f006 fc11 	bl	8006cc2 <_ZN4core3ptr14write_volatile17hc6769b4b417bf8b9E>
 80004a0:	e7ff      	b.n	80004a2 <_ZN13stm32f4xx_hal4gpio7convert62_$LT$impl$u20$stm32f4xx_hal..gpio..Pin$LT$_$C$_$C$MODE$GT$$GT$21into_push_pull_output17h9fbaba46a7ef9b88E+0x1e4>
 80004a2:	f7ff fea3 	bl	80001ec <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17h34100d0e09a8828cE>
 80004a6:	b03c      	add	sp, #240	; 0xf0
 80004a8:	bd80      	pop	{r7, pc}

080004aa <_ZN8cortex_m9interrupt4free17h176b52d7c1861837E>:
 80004aa:	b580      	push	{r7, lr}
 80004ac:	466f      	mov	r7, sp
 80004ae:	b082      	sub	sp, #8
 80004b0:	f000 f8d1 	bl	8000656 <_ZN8cortex_m8register7primask4read17hac51ca0fc5728b5bE>
 80004b4:	9000      	str	r0, [sp, #0]
 80004b6:	f807 0c01 	strb.w	r0, [r7, #-1]
 80004ba:	f000 f8f8 	bl	80006ae <_ZN8cortex_m9interrupt7disable17hc9c1a860199a1cfeE>
 80004be:	f006 fcee 	bl	8006e9e <_ZN10bare_metal15CriticalSection3new17h9bd189bae3307d9fE>
 80004c2:	a801      	add	r0, sp, #4
 80004c4:	f000 fffc 	bl	80014c0 <_ZN8template18__cortex_m_rt_main28_$u7b$$u7b$closure$u7d$$u7d$17hffb88ec2e7b0cf1eE>
 80004c8:	9800      	ldr	r0, [sp, #0]
 80004ca:	f000 f8dd 	bl	8000688 <_ZN8cortex_m8register7primask7Primask9is_active17hac56192daabd5521E>
 80004ce:	b910      	cbnz	r0, 80004d6 <_ZN8cortex_m9interrupt4free17h176b52d7c1861837E+0x2c>
 80004d0:	e7ff      	b.n	80004d2 <_ZN8cortex_m9interrupt4free17h176b52d7c1861837E+0x28>
 80004d2:	b002      	add	sp, #8
 80004d4:	bd80      	pop	{r7, pc}
 80004d6:	f000 f8e5 	bl	80006a4 <_ZN8cortex_m9interrupt6enable17h9d9024c9247e2dbeE>
 80004da:	e7fa      	b.n	80004d2 <_ZN8cortex_m9interrupt4free17h176b52d7c1861837E+0x28>

080004dc <_ZN8cortex_m9interrupt4free17h33e2905d11dc12bdE>:
 80004dc:	b580      	push	{r7, lr}
 80004de:	466f      	mov	r7, sp
 80004e0:	b084      	sub	sp, #16
 80004e2:	f000 f8b8 	bl	8000656 <_ZN8cortex_m8register7primask4read17hac51ca0fc5728b5bE>
 80004e6:	9000      	str	r0, [sp, #0]
 80004e8:	f807 0c05 	strb.w	r0, [r7, #-5]
 80004ec:	f000 f8df 	bl	80006ae <_ZN8cortex_m9interrupt7disable17hc9c1a860199a1cfeE>
 80004f0:	f006 fcd5 	bl	8006e9e <_ZN10bare_metal15CriticalSection3new17h9bd189bae3307d9fE>
 80004f4:	1ff8      	subs	r0, r7, #7
 80004f6:	f001 f80c 	bl	8001512 <_ZN8template18__cortex_m_rt_main28_$u7b$$u7b$closure$u7d$$u7d$17hd1bf743da7a2b862E>
 80004fa:	4601      	mov	r1, r0
 80004fc:	9800      	ldr	r0, [sp, #0]
 80004fe:	460a      	mov	r2, r1
 8000500:	9201      	str	r2, [sp, #4]
 8000502:	9103      	str	r1, [sp, #12]
 8000504:	f000 f8c0 	bl	8000688 <_ZN8cortex_m8register7primask7Primask9is_active17hac56192daabd5521E>
 8000508:	b918      	cbnz	r0, 8000512 <_ZN8cortex_m9interrupt4free17h33e2905d11dc12bdE+0x36>
 800050a:	e7ff      	b.n	800050c <_ZN8cortex_m9interrupt4free17h33e2905d11dc12bdE+0x30>
 800050c:	9801      	ldr	r0, [sp, #4]
 800050e:	b004      	add	sp, #16
 8000510:	bd80      	pop	{r7, pc}
 8000512:	f000 f8c7 	bl	80006a4 <_ZN8cortex_m9interrupt6enable17h9d9024c9247e2dbeE>
 8000516:	e7f9      	b.n	800050c <_ZN8cortex_m9interrupt4free17h33e2905d11dc12bdE+0x30>

08000518 <_ZN8cortex_m9interrupt4free17ha8a6067d8808e710E>:
 8000518:	b580      	push	{r7, lr}
 800051a:	466f      	mov	r7, sp
 800051c:	b082      	sub	sp, #8
 800051e:	f000 f89a 	bl	8000656 <_ZN8cortex_m8register7primask4read17hac51ca0fc5728b5bE>
 8000522:	9000      	str	r0, [sp, #0]
 8000524:	f807 0c01 	strb.w	r0, [r7, #-1]
 8000528:	f000 f8c1 	bl	80006ae <_ZN8cortex_m9interrupt7disable17hc9c1a860199a1cfeE>
 800052c:	f006 fcb7 	bl	8006e9e <_ZN10bare_metal15CriticalSection3new17h9bd189bae3307d9fE>
 8000530:	a801      	add	r0, sp, #4
 8000532:	f000 fffd 	bl	8001530 <_ZN8template23__cortex_m_rt_EXTI15_1028_$u7b$$u7b$closure$u7d$$u7d$17h67e2aa689e879236E>
 8000536:	9800      	ldr	r0, [sp, #0]
 8000538:	f000 f8a6 	bl	8000688 <_ZN8cortex_m8register7primask7Primask9is_active17hac56192daabd5521E>
 800053c:	b910      	cbnz	r0, 8000544 <_ZN8cortex_m9interrupt4free17ha8a6067d8808e710E+0x2c>
 800053e:	e7ff      	b.n	8000540 <_ZN8cortex_m9interrupt4free17ha8a6067d8808e710E+0x28>
 8000540:	b002      	add	sp, #8
 8000542:	bd80      	pop	{r7, pc}
 8000544:	f000 f8ae 	bl	80006a4 <_ZN8cortex_m9interrupt6enable17h9d9024c9247e2dbeE>
 8000548:	e7fa      	b.n	8000540 <_ZN8cortex_m9interrupt4free17ha8a6067d8808e710E+0x28>

0800054a <_ZN8cortex_m9interrupt4free17hca6ff11251141a74E>:
 800054a:	b580      	push	{r7, lr}
 800054c:	466f      	mov	r7, sp
 800054e:	b084      	sub	sp, #16
 8000550:	f000 f881 	bl	8000656 <_ZN8cortex_m8register7primask4read17hac51ca0fc5728b5bE>
 8000554:	9000      	str	r0, [sp, #0]
 8000556:	f807 0c05 	strb.w	r0, [r7, #-5]
 800055a:	f000 f8a8 	bl	80006ae <_ZN8cortex_m9interrupt7disable17hc9c1a860199a1cfeE>
 800055e:	f006 fc9e 	bl	8006e9e <_ZN10bare_metal15CriticalSection3new17h9bd189bae3307d9fE>
 8000562:	1ff8      	subs	r0, r7, #7
 8000564:	f000 ffc6 	bl	80014f4 <_ZN8template18__cortex_m_rt_main28_$u7b$$u7b$closure$u7d$$u7d$17hd8e2cdaf031f0cadE>
 8000568:	4601      	mov	r1, r0
 800056a:	9800      	ldr	r0, [sp, #0]
 800056c:	460a      	mov	r2, r1
 800056e:	9201      	str	r2, [sp, #4]
 8000570:	9103      	str	r1, [sp, #12]
 8000572:	f000 f889 	bl	8000688 <_ZN8cortex_m8register7primask7Primask9is_active17hac56192daabd5521E>
 8000576:	b918      	cbnz	r0, 8000580 <_ZN8cortex_m9interrupt4free17hca6ff11251141a74E+0x36>
 8000578:	e7ff      	b.n	800057a <_ZN8cortex_m9interrupt4free17hca6ff11251141a74E+0x30>
 800057a:	9801      	ldr	r0, [sp, #4]
 800057c:	b004      	add	sp, #16
 800057e:	bd80      	pop	{r7, pc}
 8000580:	f000 f890 	bl	80006a4 <_ZN8cortex_m9interrupt6enable17h9d9024c9247e2dbeE>
 8000584:	e7f9      	b.n	800057a <_ZN8cortex_m9interrupt4free17hca6ff11251141a74E+0x30>

08000586 <_ZN10bare_metal14Mutex$LT$T$GT$6borrow17h12d8efbf4c64646aE>:
 8000586:	b083      	sub	sp, #12
 8000588:	9000      	str	r0, [sp, #0]
 800058a:	9101      	str	r1, [sp, #4]
 800058c:	9002      	str	r0, [sp, #8]
 800058e:	b003      	add	sp, #12
 8000590:	4770      	bx	lr

08000592 <_ZN10bare_metal14Mutex$LT$T$GT$6borrow17h444bb5f2033f5e6bE>:
 8000592:	b083      	sub	sp, #12
 8000594:	9000      	str	r0, [sp, #0]
 8000596:	9101      	str	r1, [sp, #4]
 8000598:	9002      	str	r0, [sp, #8]
 800059a:	b003      	add	sp, #12
 800059c:	4770      	bx	lr

0800059e <_ZN51_$LT$u32$u20$as$u20$fugit..duration..ExtU32Ceil$GT$15millis_at_least17h0bfe6345ad36cbeeE>:
 800059e:	b580      	push	{r7, lr}
 80005a0:	466f      	mov	r7, sp
 80005a2:	b082      	sub	sp, #8
 80005a4:	9001      	str	r0, [sp, #4]
 80005a6:	f000 f802 	bl	80005ae <_ZN5fugit8duration27Duration$LT$u32$C$_$C$_$GT$15millis_at_least17h72063b891b7e457cE>
 80005aa:	b002      	add	sp, #8
 80005ac:	bd80      	pop	{r7, pc}

080005ae <_ZN5fugit8duration27Duration$LT$u32$C$_$C$_$GT$15millis_at_least17h72063b891b7e457cE>:
 80005ae:	b580      	push	{r7, lr}
 80005b0:	466f      	mov	r7, sp
 80005b2:	b086      	sub	sp, #24
 80005b4:	9003      	str	r0, [sp, #12]
 80005b6:	9001      	str	r0, [sp, #4]
 80005b8:	2000      	movs	r0, #0
 80005ba:	b938      	cbnz	r0, 80005cc <_ZN5fugit8duration27Duration$LT$u32$C$_$C$_$GT$15millis_at_least17h72063b891b7e457cE+0x1e>
 80005bc:	e7ff      	b.n	80005be <_ZN5fugit8duration27Duration$LT$u32$C$_$C$_$GT$15millis_at_least17h72063b891b7e457cE+0x10>
 80005be:	9801      	ldr	r0, [sp, #4]
 80005c0:	9004      	str	r0, [sp, #16]
 80005c2:	2001      	movs	r0, #1
 80005c4:	9005      	str	r0, [sp, #20]
 80005c6:	2000      	movs	r0, #0
 80005c8:	b130      	cbz	r0, 80005d8 <_ZN5fugit8duration27Duration$LT$u32$C$_$C$_$GT$15millis_at_least17h72063b891b7e457cE+0x2a>
 80005ca:	e008      	b.n	80005de <_ZN5fugit8duration27Duration$LT$u32$C$_$C$_$GT$15millis_at_least17h72063b891b7e457cE+0x30>
 80005cc:	f248 2098 	movw	r0, #33432	; 0x8298
 80005d0:	f6c0 0000 	movt	r0, #2048	; 0x800
 80005d4:	f007 fd50 	bl	8008078 <_ZN4core9panicking11panic_const24panic_const_mul_overflow17hd3d29f8f054ee19bE>
 80005d8:	9801      	ldr	r0, [sp, #4]
 80005da:	9002      	str	r0, [sp, #8]
 80005dc:	e006      	b.n	80005ec <_ZN5fugit8duration27Duration$LT$u32$C$_$C$_$GT$15millis_at_least17h72063b891b7e457cE+0x3e>
 80005de:	9901      	ldr	r1, [sp, #4]
 80005e0:	1c48      	adds	r0, r1, #1
 80005e2:	4602      	mov	r2, r0
 80005e4:	9200      	str	r2, [sp, #0]
 80005e6:	4288      	cmp	r0, r1
 80005e8:	d308      	bcc.n	80005fc <_ZN5fugit8duration27Duration$LT$u32$C$_$C$_$GT$15millis_at_least17h72063b891b7e457cE+0x4e>
 80005ea:	e004      	b.n	80005f6 <_ZN5fugit8duration27Duration$LT$u32$C$_$C$_$GT$15millis_at_least17h72063b891b7e457cE+0x48>
 80005ec:	9802      	ldr	r0, [sp, #8]
 80005ee:	f005 fe30 	bl	8006252 <_ZN5fugit8duration27Duration$LT$u32$C$_$C$_$GT$10from_ticks17h070785f2d36001d3E>
 80005f2:	b006      	add	sp, #24
 80005f4:	bd80      	pop	{r7, pc}
 80005f6:	9800      	ldr	r0, [sp, #0]
 80005f8:	9002      	str	r0, [sp, #8]
 80005fa:	e7f7      	b.n	80005ec <_ZN5fugit8duration27Duration$LT$u32$C$_$C$_$GT$15millis_at_least17h72063b891b7e457cE+0x3e>
 80005fc:	f248 2098 	movw	r0, #33432	; 0x8298
 8000600:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000604:	f007 fd12 	bl	800802c <_ZN4core9panicking11panic_const24panic_const_add_overflow17h8e8a2d960805aa64E>

08000608 <_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked18precondition_check17h248a73345b15702aE>:
 8000608:	b580      	push	{r7, lr}
 800060a:	466f      	mov	r7, sp
 800060c:	b084      	sub	sp, #16
 800060e:	9001      	str	r0, [sp, #4]
 8000610:	9002      	str	r0, [sp, #8]
 8000612:	9003      	str	r0, [sp, #12]
 8000614:	b938      	cbnz	r0, 8000626 <_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked18precondition_check17h248a73345b15702aE+0x1e>
 8000616:	e7ff      	b.n	8000618 <_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked18precondition_check17h248a73345b15702aE+0x10>
 8000618:	f248 20a8 	movw	r0, #33448	; 0x82a8
 800061c:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000620:	215d      	movs	r1, #93	; 0x5d
 8000622:	f006 fcb8 	bl	8006f96 <_ZN4core9panicking14panic_nounwind17ha7168a7a4498f4fbE>
 8000626:	b004      	add	sp, #16
 8000628:	bd80      	pop	{r7, pc}

0800062a <_ZN8cortex_m3asm3dsb17hdf01c6031a464b82E>:
 800062a:	b580      	push	{r7, lr}
 800062c:	466f      	mov	r7, sp
 800062e:	f006 fc30 	bl	8006e92 <__dsb>
 8000632:	bd80      	pop	{r7, pc}

08000634 <_ZN77_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..cmp..PartialEq$GT$2eq17hefc2e0b3850a5cfdE>:
 8000634:	b084      	sub	sp, #16
 8000636:	9000      	str	r0, [sp, #0]
 8000638:	9101      	str	r1, [sp, #4]
 800063a:	7800      	ldrb	r0, [r0, #0]
 800063c:	f000 0001 	and.w	r0, r0, #1
 8000640:	9002      	str	r0, [sp, #8]
 8000642:	7809      	ldrb	r1, [r1, #0]
 8000644:	f001 0101 	and.w	r1, r1, #1
 8000648:	9103      	str	r1, [sp, #12]
 800064a:	1a40      	subs	r0, r0, r1
 800064c:	fab0 f080 	clz	r0, r0
 8000650:	0940      	lsrs	r0, r0, #5
 8000652:	b004      	add	sp, #16
 8000654:	4770      	bx	lr

08000656 <_ZN8cortex_m8register7primask4read17hac51ca0fc5728b5bE>:
 8000656:	b580      	push	{r7, lr}
 8000658:	466f      	mov	r7, sp
 800065a:	b082      	sub	sp, #8
 800065c:	f006 fc1c 	bl	8006e98 <__primask_r>
 8000660:	9001      	str	r0, [sp, #4]
 8000662:	f000 0001 	and.w	r0, r0, #1
 8000666:	2801      	cmp	r0, #1
 8000668:	d004      	beq.n	8000674 <_ZN8cortex_m8register7primask4read17hac51ca0fc5728b5bE+0x1e>
 800066a:	e7ff      	b.n	800066c <_ZN8cortex_m8register7primask4read17hac51ca0fc5728b5bE+0x16>
 800066c:	2000      	movs	r0, #0
 800066e:	f807 0c05 	strb.w	r0, [r7, #-5]
 8000672:	e003      	b.n	800067c <_ZN8cortex_m8register7primask4read17hac51ca0fc5728b5bE+0x26>
 8000674:	2001      	movs	r0, #1
 8000676:	f807 0c05 	strb.w	r0, [r7, #-5]
 800067a:	e7ff      	b.n	800067c <_ZN8cortex_m8register7primask4read17hac51ca0fc5728b5bE+0x26>
 800067c:	f817 0c05 	ldrb.w	r0, [r7, #-5]
 8000680:	f000 0001 	and.w	r0, r0, #1
 8000684:	b002      	add	sp, #8
 8000686:	bd80      	pop	{r7, pc}

08000688 <_ZN8cortex_m8register7primask7Primask9is_active17hac56192daabd5521E>:
 8000688:	b580      	push	{r7, lr}
 800068a:	466f      	mov	r7, sp
 800068c:	b082      	sub	sp, #8
 800068e:	f807 0c01 	strb.w	r0, [r7, #-1]
 8000692:	f248 3105 	movw	r1, #33541	; 0x8305
 8000696:	f6c0 0100 	movt	r1, #2048	; 0x800
 800069a:	1e78      	subs	r0, r7, #1
 800069c:	f7ff ffca 	bl	8000634 <_ZN77_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..cmp..PartialEq$GT$2eq17hefc2e0b3850a5cfdE>
 80006a0:	b002      	add	sp, #8
 80006a2:	bd80      	pop	{r7, pc}

080006a4 <_ZN8cortex_m9interrupt6enable17h9d9024c9247e2dbeE>:
 80006a4:	b580      	push	{r7, lr}
 80006a6:	466f      	mov	r7, sp
 80006a8:	f006 fbeb 	bl	8006e82 <__cpsie>
 80006ac:	bd80      	pop	{r7, pc}

080006ae <_ZN8cortex_m9interrupt7disable17hc9c1a860199a1cfeE>:
 80006ae:	b580      	push	{r7, lr}
 80006b0:	466f      	mov	r7, sp
 80006b2:	f006 fbe4 	bl	8006e7e <__cpsid>
 80006b6:	bd80      	pop	{r7, pc}

080006b8 <_ZN13stm32f4xx_hal4gpio7convert62_$LT$impl$u20$stm32f4xx_hal..gpio..Pin$LT$_$C$_$C$MODE$GT$$GT$4mode28_$u7b$$u7b$closure$u7d$$u7d$17hcb83b0b245bc1cedE>:
 80006b8:	b580      	push	{r7, lr}
 80006ba:	466f      	mov	r7, sp
 80006bc:	b08e      	sub	sp, #56	; 0x38
 80006be:	9004      	str	r0, [sp, #16]
 80006c0:	9105      	str	r1, [sp, #20]
 80006c2:	9206      	str	r2, [sp, #24]
 80006c4:	920a      	str	r2, [sp, #40]	; 0x28
 80006c6:	2005      	movs	r0, #5
 80006c8:	f807 0c09 	strb.w	r0, [r7, #-9]
 80006cc:	920c      	str	r2, [sp, #48]	; 0x30
 80006ce:	2114      	movs	r1, #20
 80006d0:	f807 1c02 	strb.w	r1, [r7, #-2]
 80006d4:	9804      	ldr	r0, [sp, #16]
 80006d6:	7800      	ldrb	r0, [r0, #0]
 80006d8:	9002      	str	r0, [sp, #8]
 80006da:	9207      	str	r2, [sp, #28]
 80006dc:	f88d 1020 	strb.w	r1, [sp, #32]
 80006e0:	f807 0c11 	strb.w	r0, [r7, #-17]
 80006e4:	9807      	ldr	r0, [sp, #28]
 80006e6:	9001      	str	r0, [sp, #4]
 80006e8:	f006 f8cd 	bl	8006886 <_ZN15stm32f4_staging7generic8mask_u3217h3038667370972b0dE>
 80006ec:	f89d 1020 	ldrb.w	r1, [sp, #32]
 80006f0:	f001 f921 	bl	8001936 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17headca2689882f40eE>
 80006f4:	f001 f8fa 	bl	80018ec <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17hff0a30f9d5639543E>
 80006f8:	4601      	mov	r1, r0
 80006fa:	9801      	ldr	r0, [sp, #4]
 80006fc:	f001 f911 	bl	8001922 <_ZN52_$LT$u32$u20$as$u20$core..ops..bit..BitAndAssign$GT$13bitand_assign17hdb060cbf9d195fa6E>
 8000700:	9802      	ldr	r0, [sp, #8]
 8000702:	9907      	ldr	r1, [sp, #28]
 8000704:	9103      	str	r1, [sp, #12]
 8000706:	f807 0c01 	strb.w	r0, [r7, #-1]
 800070a:	f006 f8bc 	bl	8006886 <_ZN15stm32f4_staging7generic8mask_u3217h3038667370972b0dE>
 800070e:	4601      	mov	r1, r0
 8000710:	9802      	ldr	r0, [sp, #8]
 8000712:	f001 f8f6 	bl	8001902 <_ZN46_$LT$u32$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h264f2d095c3a539dE>
 8000716:	f89d 1020 	ldrb.w	r1, [sp, #32]
 800071a:	f001 f90c 	bl	8001936 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17headca2689882f40eE>
 800071e:	4601      	mov	r1, r0
 8000720:	9803      	ldr	r0, [sp, #12]
 8000722:	f001 f8f4 	bl	800190e <_ZN51_$LT$u32$u20$as$u20$core..ops..bit..BitOrAssign$GT$12bitor_assign17h0fdd03c610374d6bE>
 8000726:	9807      	ldr	r0, [sp, #28]
 8000728:	b00e      	add	sp, #56	; 0x38
 800072a:	bd80      	pop	{r7, pc}

0800072c <_ZN13stm32f4xx_hal4gpio7convert62_$LT$impl$u20$stm32f4xx_hal..gpio..Pin$LT$_$C$_$C$MODE$GT$$GT$4mode28_$u7b$$u7b$closure$u7d$$u7d$17hec56cfb26ba9fc57E>:
 800072c:	b580      	push	{r7, lr}
 800072e:	466f      	mov	r7, sp
 8000730:	b090      	sub	sp, #64	; 0x40
 8000732:	9003      	str	r0, [sp, #12]
 8000734:	9104      	str	r1, [sp, #16]
 8000736:	9205      	str	r2, [sp, #20]
 8000738:	920c      	str	r2, [sp, #48]	; 0x30
 800073a:	2005      	movs	r0, #5
 800073c:	f807 0c09 	strb.w	r0, [r7, #-9]
 8000740:	920e      	str	r2, [sp, #56]	; 0x38
 8000742:	210a      	movs	r1, #10
 8000744:	f807 1c03 	strb.w	r1, [r7, #-3]
 8000748:	9803      	ldr	r0, [sp, #12]
 800074a:	7800      	ldrb	r0, [r0, #0]
 800074c:	9206      	str	r2, [sp, #24]
 800074e:	f88d 101c 	strb.w	r1, [sp, #28]
 8000752:	f807 0c1d 	strb.w	r0, [r7, #-29]
 8000756:	f807 0c02 	strb.w	r0, [r7, #-2]
 800075a:	f817 0c02 	ldrb.w	r0, [r7, #-2]
 800075e:	9001      	str	r0, [sp, #4]
 8000760:	9209      	str	r2, [sp, #36]	; 0x24
 8000762:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8000766:	f807 0c11 	strb.w	r0, [r7, #-17]
 800076a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800076c:	9000      	str	r0, [sp, #0]
 800076e:	f006 f88e 	bl	800688e <_ZN15stm32f4_staging7generic8mask_u3217ha42b028e7d8205ffE>
 8000772:	f89d 1028 	ldrb.w	r1, [sp, #40]	; 0x28
 8000776:	f001 f8de 	bl	8001936 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17headca2689882f40eE>
 800077a:	f001 f8b7 	bl	80018ec <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17hff0a30f9d5639543E>
 800077e:	4601      	mov	r1, r0
 8000780:	9800      	ldr	r0, [sp, #0]
 8000782:	f001 f8ce 	bl	8001922 <_ZN52_$LT$u32$u20$as$u20$core..ops..bit..BitAndAssign$GT$13bitand_assign17hdb060cbf9d195fa6E>
 8000786:	9801      	ldr	r0, [sp, #4]
 8000788:	9909      	ldr	r1, [sp, #36]	; 0x24
 800078a:	9102      	str	r1, [sp, #8]
 800078c:	f807 0c01 	strb.w	r0, [r7, #-1]
 8000790:	f006 f87d 	bl	800688e <_ZN15stm32f4_staging7generic8mask_u3217ha42b028e7d8205ffE>
 8000794:	4601      	mov	r1, r0
 8000796:	9801      	ldr	r0, [sp, #4]
 8000798:	f001 f8b3 	bl	8001902 <_ZN46_$LT$u32$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h264f2d095c3a539dE>
 800079c:	f89d 1028 	ldrb.w	r1, [sp, #40]	; 0x28
 80007a0:	f001 f8c9 	bl	8001936 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17headca2689882f40eE>
 80007a4:	4601      	mov	r1, r0
 80007a6:	9802      	ldr	r0, [sp, #8]
 80007a8:	f001 f8b1 	bl	800190e <_ZN51_$LT$u32$u20$as$u20$core..ops..bit..BitOrAssign$GT$12bitor_assign17h0fdd03c610374d6bE>
 80007ac:	9809      	ldr	r0, [sp, #36]	; 0x24
 80007ae:	b010      	add	sp, #64	; 0x40
 80007b0:	bd80      	pop	{r7, pc}

080007b2 <_ZN13stm32f4xx_hal4gpio7convert62_$LT$impl$u20$stm32f4xx_hal..gpio..Pin$LT$_$C$_$C$MODE$GT$$GT$4mode28_$u7b$$u7b$closure$u7d$$u7d$17hfe58c7a47b4271b3E>:
 80007b2:	b580      	push	{r7, lr}
 80007b4:	466f      	mov	r7, sp
 80007b6:	b092      	sub	sp, #72	; 0x48
 80007b8:	9005      	str	r0, [sp, #20]
 80007ba:	9106      	str	r1, [sp, #24]
 80007bc:	9207      	str	r2, [sp, #28]
 80007be:	920e      	str	r2, [sp, #56]	; 0x38
 80007c0:	2105      	movs	r1, #5
 80007c2:	f807 1c09 	strb.w	r1, [r7, #-9]
 80007c6:	9210      	str	r2, [sp, #64]	; 0x40
 80007c8:	f807 1c02 	strb.w	r1, [r7, #-2]
 80007cc:	9805      	ldr	r0, [sp, #20]
 80007ce:	7800      	ldrb	r0, [r0, #0]
 80007d0:	9208      	str	r2, [sp, #32]
 80007d2:	f88d 1024 	strb.w	r1, [sp, #36]	; 0x24
 80007d6:	f000 0001 	and.w	r0, r0, #1
 80007da:	f807 0c1d 	strb.w	r0, [r7, #-29]
 80007de:	f807 0c11 	strb.w	r0, [r7, #-17]
 80007e2:	f817 0c11 	ldrb.w	r0, [r7, #-17]
 80007e6:	920b      	str	r2, [sp, #44]	; 0x2c
 80007e8:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
 80007ec:	f000 0001 	and.w	r0, r0, #1
 80007f0:	9002      	str	r0, [sp, #8]
 80007f2:	f807 0c12 	strb.w	r0, [r7, #-18]
 80007f6:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80007f8:	9001      	str	r0, [sp, #4]
 80007fa:	f89d 1030 	ldrb.w	r1, [sp, #48]	; 0x30
 80007fe:	2001      	movs	r0, #1
 8000800:	9003      	str	r0, [sp, #12]
 8000802:	f001 f898 	bl	8001936 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17headca2689882f40eE>
 8000806:	f001 f871 	bl	80018ec <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17hff0a30f9d5639543E>
 800080a:	4601      	mov	r1, r0
 800080c:	9801      	ldr	r0, [sp, #4]
 800080e:	f001 f888 	bl	8001922 <_ZN52_$LT$u32$u20$as$u20$core..ops..bit..BitAndAssign$GT$13bitand_assign17hdb060cbf9d195fa6E>
 8000812:	9802      	ldr	r0, [sp, #8]
 8000814:	9903      	ldr	r1, [sp, #12]
 8000816:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8000818:	9204      	str	r2, [sp, #16]
 800081a:	f807 0c01 	strb.w	r0, [r7, #-1]
 800081e:	f001 f870 	bl	8001902 <_ZN46_$LT$u32$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h264f2d095c3a539dE>
 8000822:	f89d 1030 	ldrb.w	r1, [sp, #48]	; 0x30
 8000826:	f001 f886 	bl	8001936 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17headca2689882f40eE>
 800082a:	4601      	mov	r1, r0
 800082c:	9804      	ldr	r0, [sp, #16]
 800082e:	f001 f86e 	bl	800190e <_ZN51_$LT$u32$u20$as$u20$core..ops..bit..BitOrAssign$GT$12bitor_assign17h0fdd03c610374d6bE>
 8000832:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8000834:	b012      	add	sp, #72	; 0x48
 8000836:	bd80      	pop	{r7, pc}

08000838 <main>:
 8000838:	b580      	push	{r7, lr}
 800083a:	466f      	mov	r7, sp
 800083c:	f000 f800 	bl	8000840 <_ZN8template18__cortex_m_rt_main17h6764445424aefa1dE>

08000840 <_ZN8template18__cortex_m_rt_main17h6764445424aefa1dE>:
 8000840:	b580      	push	{r7, lr}
 8000842:	466f      	mov	r7, sp
 8000844:	f5ad 6d91 	sub.w	sp, sp, #1160	; 0x488
 8000848:	f001 f890 	bl	800196c <_ZN15stm32f4_staging9stm32f40111Peripherals4take17h563e934390591ec4E>
 800084c:	f88d 020d 	strb.w	r0, [sp, #525]	; 0x20d
 8000850:	f89d 020d 	ldrb.w	r0, [sp, #525]	; 0x20d
 8000854:	07c0      	lsls	r0, r0, #31
 8000856:	b930      	cbnz	r0, 8000866 <_ZN8template18__cortex_m_rt_main17h6764445424aefa1dE+0x26>
 8000858:	e7ff      	b.n	800085a <_ZN8template18__cortex_m_rt_main17h6764445424aefa1dE+0x1a>
 800085a:	f248 30c4 	movw	r0, #33732	; 0x83c4
 800085e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000862:	f006 fb40 	bl	8006ee6 <_ZN4core6option13unwrap_failed17he8f5396282508463E>
 8000866:	a83d      	add	r0, sp, #244	; 0xf4
 8000868:	9037      	str	r0, [sp, #220]	; 0xdc
 800086a:	f005 ff32 	bl	80066d2 <_ZN82_$LT$stm32f4_staging..stm32f401..RCC$u20$as$u20$stm32f4xx_hal..rcc..f4..RccExt$GT$9constrain17h0320830bdc0d2e5eE>
 800086e:	9937      	ldr	r1, [sp, #220]	; 0xdc
 8000870:	a865      	add	r0, sp, #404	; 0x194
 8000872:	9038      	str	r0, [sp, #224]	; 0xe0
 8000874:	e8b1 501c 	ldmia.w	r1!, {r2, r3, r4, ip, lr}
 8000878:	e8a0 501c 	stmia.w	r0!, {r2, r3, r4, ip, lr}
 800087c:	e8b1 501c 	ldmia.w	r1!, {r2, r3, r4, ip, lr}
 8000880:	e8a0 501c 	stmia.w	r0!, {r2, r3, r4, ip, lr}
 8000884:	e891 501c 	ldmia.w	r1, {r2, r3, r4, ip, lr}
 8000888:	e880 501c 	stmia.w	r0, {r2, r3, r4, ip, lr}
 800088c:	2008      	movs	r0, #8
 800088e:	f001 f8df 	bl	8001a50 <_ZN43_$LT$u32$u20$as$u20$fugit..rate..ExtU32$GT$3MHz17h4e853f26f40f3768E>
 8000892:	9938      	ldr	r1, [sp, #224]	; 0xe0
 8000894:	4602      	mov	r2, r0
 8000896:	a856      	add	r0, sp, #344	; 0x158
 8000898:	9039      	str	r0, [sp, #228]	; 0xe4
 800089a:	f003 feed 	bl	8004678 <_ZN13stm32f4xx_hal3rcc2f44CFGR7use_hse17hfb2304ed435b664bE>
 800089e:	9939      	ldr	r1, [sp, #228]	; 0xe4
 80008a0:	a84c      	add	r0, sp, #304	; 0x130
 80008a2:	903a      	str	r0, [sp, #232]	; 0xe8
 80008a4:	f004 f80d 	bl	80048c2 <_ZN13stm32f4xx_hal3rcc2f44CFGR6freeze17h1ddbc18e37cc437aE>
 80008a8:	983a      	ldr	r0, [sp, #232]	; 0xe8
 80008aa:	f001 f92d 	bl	8001b08 <_ZN13stm32f4xx_hal5timer8TimerExt8delay_ms17h9c6f65b169bdae09E>
 80008ae:	f005 ff51 	bl	8006754 <_ZN13stm32f4xx_hal4gpio2f45gpioa92_$LT$impl$u20$stm32f4xx_hal..gpio..GpioExt$u20$for$u20$stm32f4_staging..stm32f401..GPIOA$GT$5split17ha000ac490b6ade11E>
 80008b2:	f7ff fd04 	bl	80002be <_ZN13stm32f4xx_hal4gpio7convert62_$LT$impl$u20$stm32f4xx_hal..gpio..Pin$LT$_$C$_$C$MODE$GT$$GT$21into_push_pull_output17h9fbaba46a7ef9b88E>
 80008b6:	f005 ff76 	bl	80067a6 <_ZN13stm32f4xx_hal4gpio2f45gpioc92_$LT$impl$u20$stm32f4xx_hal..gpio..GpioExt$u20$for$u20$stm32f4_staging..stm32f401..GPIOC$GT$5split17hb7a755d3f28c20a6E>
 80008ba:	f005 ff44 	bl	8006746 <_ZN87_$LT$stm32f4_staging..stm32f401..SYSCFG$u20$as$u20$stm32f4xx_hal..syscfg..SysCfgExt$GT$9constrain17hbdb4579fe263253aE>
 80008be:	f50d 70e9 	add.w	r0, sp, #466	; 0x1d2
 80008c2:	90b4      	str	r0, [sp, #720]	; 0x2d0
 80008c4:	f20d 11d3 	addw	r1, sp, #467	; 0x1d3
 80008c8:	91b5      	str	r1, [sp, #724]	; 0x2d4
 80008ca:	f847 0c0c 	str.w	r0, [r7, #-12]
 80008ce:	210d      	movs	r1, #13
 80008d0:	f88d 12db 	strb.w	r1, [sp, #731]	; 0x2db
 80008d4:	f847 0c04 	str.w	r0, [r7, #-4]
 80008d8:	2002      	movs	r0, #2
 80008da:	90b2      	str	r0, [sp, #712]	; 0x2c8
 80008dc:	2004      	movs	r0, #4
 80008de:	903b      	str	r0, [sp, #236]	; 0xec
 80008e0:	2000      	movs	r0, #0
 80008e2:	b930      	cbnz	r0, 80008f2 <_ZN8template18__cortex_m_rt_main17h6764445424aefa1dE+0xb2>
 80008e4:	e7ff      	b.n	80008e6 <_ZN8template18__cortex_m_rt_main17h6764445424aefa1dE+0xa6>
 80008e6:	983b      	ldr	r0, [sp, #236]	; 0xec
 80008e8:	f88d 02cf 	strb.w	r0, [sp, #719]	; 0x2cf
 80008ec:	2000      	movs	r0, #0
 80008ee:	b950      	cbnz	r0, 8000906 <_ZN8template18__cortex_m_rt_main17h6764445424aefa1dE+0xc6>
 80008f0:	e005      	b.n	80008fe <_ZN8template18__cortex_m_rt_main17h6764445424aefa1dE+0xbe>
 80008f2:	f248 3070 	movw	r0, #33648	; 0x8370
 80008f6:	f6c0 0000 	movt	r0, #2048	; 0x800
 80008fa:	f007 fbbd 	bl	8008078 <_ZN4core9panicking11panic_const24panic_const_mul_overflow17hd3d29f8f054ee19bE>
 80008fe:	2001      	movs	r0, #1
 8000900:	2800      	cmp	r0, #0
 8000902:	d13f      	bne.n	8000984 <_ZN8template18__cortex_m_rt_main17h6764445424aefa1dE+0x144>
 8000904:	e03a      	b.n	800097c <_ZN8template18__cortex_m_rt_main17h6764445424aefa1dE+0x13c>
 8000906:	f20d 10d3 	addw	r0, sp, #467	; 0x1d3
 800090a:	f847 0c48 	str.w	r0, [r7, #-72]
 800090e:	f847 0c1c 	str.w	r0, [r7, #-28]
 8000912:	f643 0000 	movw	r0, #14336	; 0x3800
 8000916:	f2c4 0001 	movt	r0, #16385	; 0x4001
 800091a:	90cf      	str	r0, [sp, #828]	; 0x33c
 800091c:	f643 0008 	movw	r0, #14344	; 0x3808
 8000920:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8000924:	9036      	str	r0, [sp, #216]	; 0xd8
 8000926:	90b9      	str	r0, [sp, #740]	; 0x2e4
 8000928:	f20d 21cf 	addw	r1, sp, #719	; 0x2cf
 800092c:	9135      	str	r1, [sp, #212]	; 0xd4
 800092e:	91ba      	str	r1, [sp, #744]	; 0x2e8
 8000930:	a9b2      	add	r1, sp, #712	; 0x2c8
 8000932:	9134      	str	r1, [sp, #208]	; 0xd0
 8000934:	91bb      	str	r1, [sp, #748]	; 0x2ec
 8000936:	90d3      	str	r0, [sp, #844]	; 0x34c
 8000938:	90d4      	str	r0, [sp, #848]	; 0x350
 800093a:	f006 f951 	bl	8006be0 <_ZN4core3ptr13read_volatile17hee64c5a39ad146b0E>
 800093e:	9032      	str	r0, [sp, #200]	; 0xc8
 8000940:	90bc      	str	r0, [sp, #752]	; 0x2f0
 8000942:	90b7      	str	r0, [sp, #732]	; 0x2dc
 8000944:	2000      	movs	r0, #0
 8000946:	9033      	str	r0, [sp, #204]	; 0xcc
 8000948:	f000 ffd0 	bl	80018ec <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17hff0a30f9d5639543E>
 800094c:	4601      	mov	r1, r0
 800094e:	9832      	ldr	r0, [sp, #200]	; 0xc8
 8000950:	f000 ffd7 	bl	8001902 <_ZN46_$LT$u32$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h264f2d095c3a539dE>
 8000954:	9933      	ldr	r1, [sp, #204]	; 0xcc
 8000956:	f000 ffce 	bl	80018f6 <_ZN45_$LT$u32$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h04ecc2e3e0e8c1e1E>
 800095a:	9934      	ldr	r1, [sp, #208]	; 0xd0
 800095c:	4602      	mov	r2, r0
 800095e:	9835      	ldr	r0, [sp, #212]	; 0xd4
 8000960:	92b8      	str	r2, [sp, #736]	; 0x2e0
 8000962:	aab7      	add	r2, sp, #732	; 0x2dc
 8000964:	abb8      	add	r3, sp, #736	; 0x2e0
 8000966:	f000 fcbb 	bl	80012e0 <_ZN58_$LT$PIN$u20$as$u20$stm32f4xx_hal..gpio..exti..ExtiPin$GT$21make_interrupt_source28_$u7b$$u7b$closure$u7d$$u7d$17hff715bd6c4c276deE>
 800096a:	4601      	mov	r1, r0
 800096c:	9836      	ldr	r0, [sp, #216]	; 0xd8
 800096e:	6809      	ldr	r1, [r1, #0]
 8000970:	90e9      	str	r0, [sp, #932]	; 0x3a4
 8000972:	91ea      	str	r1, [sp, #936]	; 0x3a8
 8000974:	90eb      	str	r0, [sp, #940]	; 0x3ac
 8000976:	f006 f9a4 	bl	8006cc2 <_ZN4core3ptr14write_volatile17hc6769b4b417bf8b9E>
 800097a:	e0cf      	b.n	8000b1c <_ZN8template18__cortex_m_rt_main17h6764445424aefa1dE+0x2dc>
 800097c:	2001      	movs	r0, #1
 800097e:	2800      	cmp	r0, #0
 8000980:	d143      	bne.n	8000a0a <_ZN8template18__cortex_m_rt_main17h6764445424aefa1dE+0x1ca>
 8000982:	e03e      	b.n	8000a02 <_ZN8template18__cortex_m_rt_main17h6764445424aefa1dE+0x1c2>
 8000984:	2001      	movs	r0, #1
 8000986:	2800      	cmp	r0, #0
 8000988:	d1f8      	bne.n	800097c <_ZN8template18__cortex_m_rt_main17h6764445424aefa1dE+0x13c>
 800098a:	e7ff      	b.n	800098c <_ZN8template18__cortex_m_rt_main17h6764445424aefa1dE+0x14c>
 800098c:	f20d 10d3 	addw	r0, sp, #467	; 0x1d3
 8000990:	f847 0c44 	str.w	r0, [r7, #-68]
 8000994:	f847 0c18 	str.w	r0, [r7, #-24]
 8000998:	f643 0000 	movw	r0, #14336	; 0x3800
 800099c:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80009a0:	90d0      	str	r0, [sp, #832]	; 0x340
 80009a2:	f643 000c 	movw	r0, #14348	; 0x380c
 80009a6:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80009aa:	9031      	str	r0, [sp, #196]	; 0xc4
 80009ac:	90c5      	str	r0, [sp, #788]	; 0x314
 80009ae:	f20d 21cf 	addw	r1, sp, #719	; 0x2cf
 80009b2:	9130      	str	r1, [sp, #192]	; 0xc0
 80009b4:	91c6      	str	r1, [sp, #792]	; 0x318
 80009b6:	a9b2      	add	r1, sp, #712	; 0x2c8
 80009b8:	912f      	str	r1, [sp, #188]	; 0xbc
 80009ba:	91c7      	str	r1, [sp, #796]	; 0x31c
 80009bc:	90d5      	str	r0, [sp, #852]	; 0x354
 80009be:	90d6      	str	r0, [sp, #856]	; 0x358
 80009c0:	f006 f90e 	bl	8006be0 <_ZN4core3ptr13read_volatile17hee64c5a39ad146b0E>
 80009c4:	902d      	str	r0, [sp, #180]	; 0xb4
 80009c6:	90c8      	str	r0, [sp, #800]	; 0x320
 80009c8:	90c3      	str	r0, [sp, #780]	; 0x30c
 80009ca:	2000      	movs	r0, #0
 80009cc:	902e      	str	r0, [sp, #184]	; 0xb8
 80009ce:	f000 ff8d 	bl	80018ec <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17hff0a30f9d5639543E>
 80009d2:	4601      	mov	r1, r0
 80009d4:	982d      	ldr	r0, [sp, #180]	; 0xb4
 80009d6:	f000 ff94 	bl	8001902 <_ZN46_$LT$u32$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h264f2d095c3a539dE>
 80009da:	992e      	ldr	r1, [sp, #184]	; 0xb8
 80009dc:	f000 ff8b 	bl	80018f6 <_ZN45_$LT$u32$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h04ecc2e3e0e8c1e1E>
 80009e0:	992f      	ldr	r1, [sp, #188]	; 0xbc
 80009e2:	4602      	mov	r2, r0
 80009e4:	9830      	ldr	r0, [sp, #192]	; 0xc0
 80009e6:	92c4      	str	r2, [sp, #784]	; 0x310
 80009e8:	aac3      	add	r2, sp, #780	; 0x30c
 80009ea:	abc4      	add	r3, sp, #784	; 0x310
 80009ec:	f000 fbc1 	bl	8001172 <_ZN58_$LT$PIN$u20$as$u20$stm32f4xx_hal..gpio..exti..ExtiPin$GT$21make_interrupt_source28_$u7b$$u7b$closure$u7d$$u7d$17h5bcea472b1da6ca7E>
 80009f0:	4601      	mov	r1, r0
 80009f2:	9831      	ldr	r0, [sp, #196]	; 0xc4
 80009f4:	6809      	ldr	r1, [r1, #0]
 80009f6:	90ec      	str	r0, [sp, #944]	; 0x3b0
 80009f8:	91ed      	str	r1, [sp, #948]	; 0x3b4
 80009fa:	90ee      	str	r0, [sp, #952]	; 0x3b8
 80009fc:	f006 f961 	bl	8006cc2 <_ZN4core3ptr14write_volatile17hc6769b4b417bf8b9E>
 8000a00:	e08c      	b.n	8000b1c <_ZN8template18__cortex_m_rt_main17h6764445424aefa1dE+0x2dc>
 8000a02:	2001      	movs	r0, #1
 8000a04:	2800      	cmp	r0, #0
 8000a06:	d14a      	bne.n	8000a9e <_ZN8template18__cortex_m_rt_main17h6764445424aefa1dE+0x25e>
 8000a08:	e03e      	b.n	8000a88 <_ZN8template18__cortex_m_rt_main17h6764445424aefa1dE+0x248>
 8000a0a:	2001      	movs	r0, #1
 8000a0c:	2800      	cmp	r0, #0
 8000a0e:	d1f8      	bne.n	8000a02 <_ZN8template18__cortex_m_rt_main17h6764445424aefa1dE+0x1c2>
 8000a10:	e7ff      	b.n	8000a12 <_ZN8template18__cortex_m_rt_main17h6764445424aefa1dE+0x1d2>
 8000a12:	f20d 10d3 	addw	r0, sp, #467	; 0x1d3
 8000a16:	f847 0c40 	str.w	r0, [r7, #-64]
 8000a1a:	f847 0c14 	str.w	r0, [r7, #-20]
 8000a1e:	f643 0000 	movw	r0, #14336	; 0x3800
 8000a22:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8000a26:	90d1      	str	r0, [sp, #836]	; 0x344
 8000a28:	f643 0010 	movw	r0, #14352	; 0x3810
 8000a2c:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8000a30:	902c      	str	r0, [sp, #176]	; 0xb0
 8000a32:	90bf      	str	r0, [sp, #764]	; 0x2fc
 8000a34:	f20d 21cf 	addw	r1, sp, #719	; 0x2cf
 8000a38:	912b      	str	r1, [sp, #172]	; 0xac
 8000a3a:	91c0      	str	r1, [sp, #768]	; 0x300
 8000a3c:	a9b2      	add	r1, sp, #712	; 0x2c8
 8000a3e:	912a      	str	r1, [sp, #168]	; 0xa8
 8000a40:	91c1      	str	r1, [sp, #772]	; 0x304
 8000a42:	90d7      	str	r0, [sp, #860]	; 0x35c
 8000a44:	90d8      	str	r0, [sp, #864]	; 0x360
 8000a46:	f006 f8cb 	bl	8006be0 <_ZN4core3ptr13read_volatile17hee64c5a39ad146b0E>
 8000a4a:	9028      	str	r0, [sp, #160]	; 0xa0
 8000a4c:	90c2      	str	r0, [sp, #776]	; 0x308
 8000a4e:	90bd      	str	r0, [sp, #756]	; 0x2f4
 8000a50:	2000      	movs	r0, #0
 8000a52:	9029      	str	r0, [sp, #164]	; 0xa4
 8000a54:	f000 ff4a 	bl	80018ec <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17hff0a30f9d5639543E>
 8000a58:	4601      	mov	r1, r0
 8000a5a:	9828      	ldr	r0, [sp, #160]	; 0xa0
 8000a5c:	f000 ff51 	bl	8001902 <_ZN46_$LT$u32$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h264f2d095c3a539dE>
 8000a60:	9929      	ldr	r1, [sp, #164]	; 0xa4
 8000a62:	f000 ff48 	bl	80018f6 <_ZN45_$LT$u32$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h04ecc2e3e0e8c1e1E>
 8000a66:	992a      	ldr	r1, [sp, #168]	; 0xa8
 8000a68:	4602      	mov	r2, r0
 8000a6a:	982b      	ldr	r0, [sp, #172]	; 0xac
 8000a6c:	92be      	str	r2, [sp, #760]	; 0x2f8
 8000a6e:	aabd      	add	r2, sp, #756	; 0x2f4
 8000a70:	abbe      	add	r3, sp, #760	; 0x2f8
 8000a72:	f000 fbbb 	bl	80011ec <_ZN58_$LT$PIN$u20$as$u20$stm32f4xx_hal..gpio..exti..ExtiPin$GT$21make_interrupt_source28_$u7b$$u7b$closure$u7d$$u7d$17h7d64bb20525fe9b2E>
 8000a76:	4601      	mov	r1, r0
 8000a78:	982c      	ldr	r0, [sp, #176]	; 0xb0
 8000a7a:	6809      	ldr	r1, [r1, #0]
 8000a7c:	90ef      	str	r0, [sp, #956]	; 0x3bc
 8000a7e:	91f0      	str	r1, [sp, #960]	; 0x3c0
 8000a80:	90f1      	str	r0, [sp, #964]	; 0x3c4
 8000a82:	f006 f91e 	bl	8006cc2 <_ZN4core3ptr14write_volatile17hc6769b4b417bf8b9E>
 8000a86:	e049      	b.n	8000b1c <_ZN8template18__cortex_m_rt_main17h6764445424aefa1dE+0x2dc>
 8000a88:	f248 3080 	movw	r0, #33664	; 0x8380
 8000a8c:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000a90:	f248 32a8 	movw	r2, #33704	; 0x83a8
 8000a94:	f6c0 0200 	movt	r2, #2048	; 0x800
 8000a98:	2128      	movs	r1, #40	; 0x28
 8000a9a:	f006 fa69 	bl	8006f70 <_ZN4core9panicking5panic17h3d328557175627ceE>
 8000a9e:	2000      	movs	r0, #0
 8000aa0:	2800      	cmp	r0, #0
 8000aa2:	d1f1      	bne.n	8000a88 <_ZN8template18__cortex_m_rt_main17h6764445424aefa1dE+0x248>
 8000aa4:	e7ff      	b.n	8000aa6 <_ZN8template18__cortex_m_rt_main17h6764445424aefa1dE+0x266>
 8000aa6:	f20d 10d3 	addw	r0, sp, #467	; 0x1d3
 8000aaa:	f847 0c3c 	str.w	r0, [r7, #-60]
 8000aae:	f847 0c10 	str.w	r0, [r7, #-16]
 8000ab2:	f643 0000 	movw	r0, #14336	; 0x3800
 8000ab6:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8000aba:	90d2      	str	r0, [sp, #840]	; 0x348
 8000abc:	f643 0014 	movw	r0, #14356	; 0x3814
 8000ac0:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8000ac4:	9027      	str	r0, [sp, #156]	; 0x9c
 8000ac6:	90cb      	str	r0, [sp, #812]	; 0x32c
 8000ac8:	f20d 21cf 	addw	r1, sp, #719	; 0x2cf
 8000acc:	9126      	str	r1, [sp, #152]	; 0x98
 8000ace:	91cc      	str	r1, [sp, #816]	; 0x330
 8000ad0:	a9b2      	add	r1, sp, #712	; 0x2c8
 8000ad2:	9125      	str	r1, [sp, #148]	; 0x94
 8000ad4:	91cd      	str	r1, [sp, #820]	; 0x334
 8000ad6:	90d9      	str	r0, [sp, #868]	; 0x364
 8000ad8:	90da      	str	r0, [sp, #872]	; 0x368
 8000ada:	f006 f881 	bl	8006be0 <_ZN4core3ptr13read_volatile17hee64c5a39ad146b0E>
 8000ade:	9023      	str	r0, [sp, #140]	; 0x8c
 8000ae0:	90ce      	str	r0, [sp, #824]	; 0x338
 8000ae2:	90c9      	str	r0, [sp, #804]	; 0x324
 8000ae4:	2000      	movs	r0, #0
 8000ae6:	9024      	str	r0, [sp, #144]	; 0x90
 8000ae8:	f000 ff00 	bl	80018ec <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17hff0a30f9d5639543E>
 8000aec:	4601      	mov	r1, r0
 8000aee:	9823      	ldr	r0, [sp, #140]	; 0x8c
 8000af0:	f000 ff07 	bl	8001902 <_ZN46_$LT$u32$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h264f2d095c3a539dE>
 8000af4:	9924      	ldr	r1, [sp, #144]	; 0x90
 8000af6:	f000 fefe 	bl	80018f6 <_ZN45_$LT$u32$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h04ecc2e3e0e8c1e1E>
 8000afa:	9925      	ldr	r1, [sp, #148]	; 0x94
 8000afc:	4602      	mov	r2, r0
 8000afe:	9826      	ldr	r0, [sp, #152]	; 0x98
 8000b00:	92ca      	str	r2, [sp, #808]	; 0x328
 8000b02:	aac9      	add	r2, sp, #804	; 0x324
 8000b04:	abca      	add	r3, sp, #808	; 0x328
 8000b06:	f000 fbae 	bl	8001266 <_ZN58_$LT$PIN$u20$as$u20$stm32f4xx_hal..gpio..exti..ExtiPin$GT$21make_interrupt_source28_$u7b$$u7b$closure$u7d$$u7d$17hd0cc9a5bec6f8128E>
 8000b0a:	4601      	mov	r1, r0
 8000b0c:	9827      	ldr	r0, [sp, #156]	; 0x9c
 8000b0e:	6809      	ldr	r1, [r1, #0]
 8000b10:	90f2      	str	r0, [sp, #968]	; 0x3c8
 8000b12:	91f3      	str	r1, [sp, #972]	; 0x3cc
 8000b14:	90f4      	str	r0, [sp, #976]	; 0x3d0
 8000b16:	f006 f8d4 	bl	8006cc2 <_ZN4core3ptr14write_volatile17hc6769b4b417bf8b9E>
 8000b1a:	e7ff      	b.n	8000b1c <_ZN8template18__cortex_m_rt_main17h6764445424aefa1dE+0x2dc>
 8000b1c:	2000      	movs	r0, #0
 8000b1e:	f88d 01d4 	strb.w	r0, [sp, #468]	; 0x1d4
 8000b22:	f89d 01d4 	ldrb.w	r0, [sp, #468]	; 0x1d4
 8000b26:	f88d 020e 	strb.w	r0, [sp, #526]	; 0x20e
 8000b2a:	f50d 70e9 	add.w	r0, sp, #466	; 0x1d2
 8000b2e:	9084      	str	r0, [sp, #528]	; 0x210
 8000b30:	f10d 01f3 	add.w	r1, sp, #243	; 0xf3
 8000b34:	9185      	str	r1, [sp, #532]	; 0x214
 8000b36:	f847 0c08 	str.w	r0, [r7, #-8]
 8000b3a:	200d      	movs	r0, #13
 8000b3c:	f88d 020f 	strb.w	r0, [sp, #527]	; 0x20f
 8000b40:	f89d 020e 	ldrb.w	r0, [sp, #526]	; 0x20e
 8000b44:	4601      	mov	r1, r0
 8000b46:	9122      	str	r1, [sp, #136]	; 0x88
 8000b48:	b130      	cbz	r0, 8000b58 <_ZN8template18__cortex_m_rt_main17h6764445424aefa1dE+0x318>
 8000b4a:	e7ff      	b.n	8000b4c <_ZN8template18__cortex_m_rt_main17h6764445424aefa1dE+0x30c>
 8000b4c:	9822      	ldr	r0, [sp, #136]	; 0x88
 8000b4e:	2801      	cmp	r0, #1
 8000b50:	d067      	beq.n	8000c22 <_ZN8template18__cortex_m_rt_main17h6764445424aefa1dE+0x3e2>
 8000b52:	e7ff      	b.n	8000b54 <_ZN8template18__cortex_m_rt_main17h6764445424aefa1dE+0x314>
 8000b54:	e0ce      	b.n	8000cf4 <_ZN8template18__cortex_m_rt_main17h6764445424aefa1dE+0x4b4>
 8000b56:	defe      	udf	#254	; 0xfe
 8000b58:	f10d 00f3 	add.w	r0, sp, #243	; 0xf3
 8000b5c:	901c      	str	r0, [sp, #112]	; 0x70
 8000b5e:	f847 0c30 	str.w	r0, [r7, #-48]
 8000b62:	f643 4000 	movw	r0, #15360	; 0x3c00
 8000b66:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8000b6a:	901d      	str	r0, [sp, #116]	; 0x74
 8000b6c:	90a9      	str	r0, [sp, #676]	; 0x2a4
 8000b6e:	f643 4008 	movw	r0, #15368	; 0x3c08
 8000b72:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8000b76:	901b      	str	r0, [sp, #108]	; 0x6c
 8000b78:	909c      	str	r0, [sp, #624]	; 0x270
 8000b7a:	f20d 210f 	addw	r1, sp, #527	; 0x20f
 8000b7e:	9120      	str	r1, [sp, #128]	; 0x80
 8000b80:	919d      	str	r1, [sp, #628]	; 0x274
 8000b82:	90df      	str	r0, [sp, #892]	; 0x37c
 8000b84:	90e0      	str	r0, [sp, #896]	; 0x380
 8000b86:	f006 f82b 	bl	8006be0 <_ZN4core3ptr13read_volatile17hee64c5a39ad146b0E>
 8000b8a:	901a      	str	r0, [sp, #104]	; 0x68
 8000b8c:	909e      	str	r0, [sp, #632]	; 0x278
 8000b8e:	909a      	str	r0, [sp, #616]	; 0x268
 8000b90:	2000      	movs	r0, #0
 8000b92:	901f      	str	r0, [sp, #124]	; 0x7c
 8000b94:	f000 feaa 	bl	80018ec <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17hff0a30f9d5639543E>
 8000b98:	4601      	mov	r1, r0
 8000b9a:	981a      	ldr	r0, [sp, #104]	; 0x68
 8000b9c:	f000 feb1 	bl	8001902 <_ZN46_$LT$u32$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h264f2d095c3a539dE>
 8000ba0:	991f      	ldr	r1, [sp, #124]	; 0x7c
 8000ba2:	f000 fea8 	bl	80018f6 <_ZN45_$LT$u32$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h04ecc2e3e0e8c1e1E>
 8000ba6:	4601      	mov	r1, r0
 8000ba8:	9820      	ldr	r0, [sp, #128]	; 0x80
 8000baa:	919b      	str	r1, [sp, #620]	; 0x26c
 8000bac:	a99a      	add	r1, sp, #616	; 0x268
 8000bae:	aa9b      	add	r2, sp, #620	; 0x26c
 8000bb0:	f000 fa79 	bl	80010a6 <_ZN58_$LT$PIN$u20$as$u20$stm32f4xx_hal..gpio..exti..ExtiPin$GT$15trigger_on_edge28_$u7b$$u7b$closure$u7d$$u7d$17hc67ee2b9d10b6b0aE>
 8000bb4:	4601      	mov	r1, r0
 8000bb6:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8000bb8:	6809      	ldr	r1, [r1, #0]
 8000bba:	90fb      	str	r0, [sp, #1004]	; 0x3ec
 8000bbc:	91fc      	str	r1, [sp, #1008]	; 0x3f0
 8000bbe:	90fd      	str	r0, [sp, #1012]	; 0x3f4
 8000bc0:	f006 f87f 	bl	8006cc2 <_ZN4core3ptr14write_volatile17hc6769b4b417bf8b9E>
 8000bc4:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8000bc6:	981d      	ldr	r0, [sp, #116]	; 0x74
 8000bc8:	9920      	ldr	r1, [sp, #128]	; 0x80
 8000bca:	f847 2c34 	str.w	r2, [r7, #-52]
 8000bce:	90a6      	str	r0, [sp, #664]	; 0x298
 8000bd0:	f643 400c 	movw	r0, #15372	; 0x3c0c
 8000bd4:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8000bd8:	9021      	str	r0, [sp, #132]	; 0x84
 8000bda:	9092      	str	r0, [sp, #584]	; 0x248
 8000bdc:	9193      	str	r1, [sp, #588]	; 0x24c
 8000bde:	90dd      	str	r0, [sp, #884]	; 0x374
 8000be0:	90de      	str	r0, [sp, #888]	; 0x378
 8000be2:	f005 fffd 	bl	8006be0 <_ZN4core3ptr13read_volatile17hee64c5a39ad146b0E>
 8000be6:	4601      	mov	r1, r0
 8000be8:	981f      	ldr	r0, [sp, #124]	; 0x7c
 8000bea:	911e      	str	r1, [sp, #120]	; 0x78
 8000bec:	9194      	str	r1, [sp, #592]	; 0x250
 8000bee:	9190      	str	r1, [sp, #576]	; 0x240
 8000bf0:	f000 fe7c 	bl	80018ec <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17hff0a30f9d5639543E>
 8000bf4:	4601      	mov	r1, r0
 8000bf6:	981e      	ldr	r0, [sp, #120]	; 0x78
 8000bf8:	f000 fe83 	bl	8001902 <_ZN46_$LT$u32$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h264f2d095c3a539dE>
 8000bfc:	991f      	ldr	r1, [sp, #124]	; 0x7c
 8000bfe:	f000 fe7a 	bl	80018f6 <_ZN45_$LT$u32$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h04ecc2e3e0e8c1e1E>
 8000c02:	4601      	mov	r1, r0
 8000c04:	9820      	ldr	r0, [sp, #128]	; 0x80
 8000c06:	9191      	str	r1, [sp, #580]	; 0x244
 8000c08:	a990      	add	r1, sp, #576	; 0x240
 8000c0a:	aa91      	add	r2, sp, #580	; 0x244
 8000c0c:	f000 fa6f 	bl	80010ee <_ZN58_$LT$PIN$u20$as$u20$stm32f4xx_hal..gpio..exti..ExtiPin$GT$15trigger_on_edge28_$u7b$$u7b$closure$u7d$$u7d$17hf3eb0990d737cd88E>
 8000c10:	4601      	mov	r1, r0
 8000c12:	9821      	ldr	r0, [sp, #132]	; 0x84
 8000c14:	6809      	ldr	r1, [r1, #0]
 8000c16:	90f8      	str	r0, [sp, #992]	; 0x3e0
 8000c18:	91f9      	str	r1, [sp, #996]	; 0x3e4
 8000c1a:	90fa      	str	r0, [sp, #1000]	; 0x3e8
 8000c1c:	f006 f851 	bl	8006cc2 <_ZN4core3ptr14write_volatile17hc6769b4b417bf8b9E>
 8000c20:	e0d3      	b.n	8000dca <_ZN8template18__cortex_m_rt_main17h6764445424aefa1dE+0x58a>
 8000c22:	f10d 00f3 	add.w	r0, sp, #243	; 0xf3
 8000c26:	9014      	str	r0, [sp, #80]	; 0x50
 8000c28:	f847 0c28 	str.w	r0, [r7, #-40]
 8000c2c:	f643 4000 	movw	r0, #15360	; 0x3c00
 8000c30:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8000c34:	9015      	str	r0, [sp, #84]	; 0x54
 8000c36:	90a5      	str	r0, [sp, #660]	; 0x294
 8000c38:	f643 400c 	movw	r0, #15372	; 0x3c0c
 8000c3c:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8000c40:	9013      	str	r0, [sp, #76]	; 0x4c
 8000c42:	9097      	str	r0, [sp, #604]	; 0x25c
 8000c44:	f20d 210f 	addw	r1, sp, #527	; 0x20f
 8000c48:	9118      	str	r1, [sp, #96]	; 0x60
 8000c4a:	9198      	str	r1, [sp, #608]	; 0x260
 8000c4c:	90e3      	str	r0, [sp, #908]	; 0x38c
 8000c4e:	90e4      	str	r0, [sp, #912]	; 0x390
 8000c50:	f005 ffc6 	bl	8006be0 <_ZN4core3ptr13read_volatile17hee64c5a39ad146b0E>
 8000c54:	9012      	str	r0, [sp, #72]	; 0x48
 8000c56:	9099      	str	r0, [sp, #612]	; 0x264
 8000c58:	9095      	str	r0, [sp, #596]	; 0x254
 8000c5a:	2000      	movs	r0, #0
 8000c5c:	9017      	str	r0, [sp, #92]	; 0x5c
 8000c5e:	f000 fe45 	bl	80018ec <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17hff0a30f9d5639543E>
 8000c62:	4601      	mov	r1, r0
 8000c64:	9812      	ldr	r0, [sp, #72]	; 0x48
 8000c66:	f000 fe4c 	bl	8001902 <_ZN46_$LT$u32$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h264f2d095c3a539dE>
 8000c6a:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8000c6c:	f000 fe43 	bl	80018f6 <_ZN45_$LT$u32$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h04ecc2e3e0e8c1e1E>
 8000c70:	4601      	mov	r1, r0
 8000c72:	9818      	ldr	r0, [sp, #96]	; 0x60
 8000c74:	9196      	str	r1, [sp, #600]	; 0x258
 8000c76:	a995      	add	r1, sp, #596	; 0x254
 8000c78:	aa96      	add	r2, sp, #600	; 0x258
 8000c7a:	f000 f9f0 	bl	800105e <_ZN58_$LT$PIN$u20$as$u20$stm32f4xx_hal..gpio..exti..ExtiPin$GT$15trigger_on_edge28_$u7b$$u7b$closure$u7d$$u7d$17ha4d5269831c2c75fE>
 8000c7e:	4601      	mov	r1, r0
 8000c80:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8000c82:	6809      	ldr	r1, [r1, #0]
 8000c84:	f847 0c84 	str.w	r0, [r7, #-132]
 8000c88:	f847 1c80 	str.w	r1, [r7, #-128]
 8000c8c:	f847 0c7c 	str.w	r0, [r7, #-124]
 8000c90:	f006 f817 	bl	8006cc2 <_ZN4core3ptr14write_volatile17hc6769b4b417bf8b9E>
 8000c94:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8000c96:	9815      	ldr	r0, [sp, #84]	; 0x54
 8000c98:	9918      	ldr	r1, [sp, #96]	; 0x60
 8000c9a:	f847 2c2c 	str.w	r2, [r7, #-44]
 8000c9e:	90a8      	str	r0, [sp, #672]	; 0x2a0
 8000ca0:	f643 4008 	movw	r0, #15368	; 0x3c08
 8000ca4:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8000ca8:	9019      	str	r0, [sp, #100]	; 0x64
 8000caa:	908d      	str	r0, [sp, #564]	; 0x234
 8000cac:	918e      	str	r1, [sp, #568]	; 0x238
 8000cae:	90e1      	str	r0, [sp, #900]	; 0x384
 8000cb0:	90e2      	str	r0, [sp, #904]	; 0x388
 8000cb2:	f005 ff95 	bl	8006be0 <_ZN4core3ptr13read_volatile17hee64c5a39ad146b0E>
 8000cb6:	4601      	mov	r1, r0
 8000cb8:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8000cba:	9116      	str	r1, [sp, #88]	; 0x58
 8000cbc:	918f      	str	r1, [sp, #572]	; 0x23c
 8000cbe:	918b      	str	r1, [sp, #556]	; 0x22c
 8000cc0:	f000 fe14 	bl	80018ec <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17hff0a30f9d5639543E>
 8000cc4:	4601      	mov	r1, r0
 8000cc6:	9816      	ldr	r0, [sp, #88]	; 0x58
 8000cc8:	f000 fe1b 	bl	8001902 <_ZN46_$LT$u32$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h264f2d095c3a539dE>
 8000ccc:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8000cce:	f000 fe12 	bl	80018f6 <_ZN45_$LT$u32$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h04ecc2e3e0e8c1e1E>
 8000cd2:	4601      	mov	r1, r0
 8000cd4:	9818      	ldr	r0, [sp, #96]	; 0x60
 8000cd6:	918c      	str	r1, [sp, #560]	; 0x230
 8000cd8:	a98b      	add	r1, sp, #556	; 0x22c
 8000cda:	aa8c      	add	r2, sp, #560	; 0x230
 8000cdc:	f000 f977 	bl	8000fce <_ZN58_$LT$PIN$u20$as$u20$stm32f4xx_hal..gpio..exti..ExtiPin$GT$15trigger_on_edge28_$u7b$$u7b$closure$u7d$$u7d$17h9e3039e6a55d9666E>
 8000ce0:	4601      	mov	r1, r0
 8000ce2:	9819      	ldr	r0, [sp, #100]	; 0x64
 8000ce4:	6809      	ldr	r1, [r1, #0]
 8000ce6:	90fe      	str	r0, [sp, #1016]	; 0x3f8
 8000ce8:	91ff      	str	r1, [sp, #1020]	; 0x3fc
 8000cea:	f847 0c88 	str.w	r0, [r7, #-136]
 8000cee:	f005 ffe8 	bl	8006cc2 <_ZN4core3ptr14write_volatile17hc6769b4b417bf8b9E>
 8000cf2:	e06a      	b.n	8000dca <_ZN8template18__cortex_m_rt_main17h6764445424aefa1dE+0x58a>
 8000cf4:	f10d 00f3 	add.w	r0, sp, #243	; 0xf3
 8000cf8:	900c      	str	r0, [sp, #48]	; 0x30
 8000cfa:	f847 0c20 	str.w	r0, [r7, #-32]
 8000cfe:	f643 4000 	movw	r0, #15360	; 0x3c00
 8000d02:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8000d06:	900d      	str	r0, [sp, #52]	; 0x34
 8000d08:	90a7      	str	r0, [sp, #668]	; 0x29c
 8000d0a:	f643 4008 	movw	r0, #15368	; 0x3c08
 8000d0e:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8000d12:	900b      	str	r0, [sp, #44]	; 0x2c
 8000d14:	9088      	str	r0, [sp, #544]	; 0x220
 8000d16:	f20d 210f 	addw	r1, sp, #527	; 0x20f
 8000d1a:	9110      	str	r1, [sp, #64]	; 0x40
 8000d1c:	9189      	str	r1, [sp, #548]	; 0x224
 8000d1e:	90e7      	str	r0, [sp, #924]	; 0x39c
 8000d20:	90e8      	str	r0, [sp, #928]	; 0x3a0
 8000d22:	f005 ff5d 	bl	8006be0 <_ZN4core3ptr13read_volatile17hee64c5a39ad146b0E>
 8000d26:	900a      	str	r0, [sp, #40]	; 0x28
 8000d28:	908a      	str	r0, [sp, #552]	; 0x228
 8000d2a:	9086      	str	r0, [sp, #536]	; 0x218
 8000d2c:	2000      	movs	r0, #0
 8000d2e:	900f      	str	r0, [sp, #60]	; 0x3c
 8000d30:	f000 fddc 	bl	80018ec <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17hff0a30f9d5639543E>
 8000d34:	4601      	mov	r1, r0
 8000d36:	980a      	ldr	r0, [sp, #40]	; 0x28
 8000d38:	f000 fde3 	bl	8001902 <_ZN46_$LT$u32$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h264f2d095c3a539dE>
 8000d3c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8000d3e:	f000 fdda 	bl	80018f6 <_ZN45_$LT$u32$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h04ecc2e3e0e8c1e1E>
 8000d42:	4601      	mov	r1, r0
 8000d44:	9810      	ldr	r0, [sp, #64]	; 0x40
 8000d46:	9187      	str	r1, [sp, #540]	; 0x21c
 8000d48:	a986      	add	r1, sp, #536	; 0x218
 8000d4a:	aa87      	add	r2, sp, #540	; 0x21c
 8000d4c:	f000 f91b 	bl	8000f86 <_ZN58_$LT$PIN$u20$as$u20$stm32f4xx_hal..gpio..exti..ExtiPin$GT$15trigger_on_edge28_$u7b$$u7b$closure$u7d$$u7d$17h88bf19300e4de6c2E>
 8000d50:	4601      	mov	r1, r0
 8000d52:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8000d54:	6809      	ldr	r1, [r1, #0]
 8000d56:	f847 0c6c 	str.w	r0, [r7, #-108]
 8000d5a:	f847 1c68 	str.w	r1, [r7, #-104]
 8000d5e:	f847 0c64 	str.w	r0, [r7, #-100]
 8000d62:	f005 ffae 	bl	8006cc2 <_ZN4core3ptr14write_volatile17hc6769b4b417bf8b9E>
 8000d66:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8000d68:	980d      	ldr	r0, [sp, #52]	; 0x34
 8000d6a:	9910      	ldr	r1, [sp, #64]	; 0x40
 8000d6c:	f847 2c24 	str.w	r2, [r7, #-36]
 8000d70:	90a4      	str	r0, [sp, #656]	; 0x290
 8000d72:	f643 400c 	movw	r0, #15372	; 0x3c0c
 8000d76:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8000d7a:	9011      	str	r0, [sp, #68]	; 0x44
 8000d7c:	90a1      	str	r0, [sp, #644]	; 0x284
 8000d7e:	91a2      	str	r1, [sp, #648]	; 0x288
 8000d80:	90e5      	str	r0, [sp, #916]	; 0x394
 8000d82:	90e6      	str	r0, [sp, #920]	; 0x398
 8000d84:	f005 ff2c 	bl	8006be0 <_ZN4core3ptr13read_volatile17hee64c5a39ad146b0E>
 8000d88:	4601      	mov	r1, r0
 8000d8a:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8000d8c:	910e      	str	r1, [sp, #56]	; 0x38
 8000d8e:	91a3      	str	r1, [sp, #652]	; 0x28c
 8000d90:	919f      	str	r1, [sp, #636]	; 0x27c
 8000d92:	f000 fdab 	bl	80018ec <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17hff0a30f9d5639543E>
 8000d96:	4601      	mov	r1, r0
 8000d98:	980e      	ldr	r0, [sp, #56]	; 0x38
 8000d9a:	f000 fdb2 	bl	8001902 <_ZN46_$LT$u32$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h264f2d095c3a539dE>
 8000d9e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8000da0:	f000 fda9 	bl	80018f6 <_ZN45_$LT$u32$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h04ecc2e3e0e8c1e1E>
 8000da4:	4601      	mov	r1, r0
 8000da6:	9810      	ldr	r0, [sp, #64]	; 0x40
 8000da8:	91a0      	str	r1, [sp, #640]	; 0x280
 8000daa:	a99f      	add	r1, sp, #636	; 0x27c
 8000dac:	aaa0      	add	r2, sp, #640	; 0x280
 8000dae:	f000 f932 	bl	8001016 <_ZN58_$LT$PIN$u20$as$u20$stm32f4xx_hal..gpio..exti..ExtiPin$GT$15trigger_on_edge28_$u7b$$u7b$closure$u7d$$u7d$17h9fea6c1a54261e87E>
 8000db2:	4601      	mov	r1, r0
 8000db4:	9811      	ldr	r0, [sp, #68]	; 0x44
 8000db6:	6809      	ldr	r1, [r1, #0]
 8000db8:	f847 0c78 	str.w	r0, [r7, #-120]
 8000dbc:	f847 1c74 	str.w	r1, [r7, #-116]
 8000dc0:	f847 0c70 	str.w	r0, [r7, #-112]
 8000dc4:	f005 ff7d 	bl	8006cc2 <_ZN4core3ptr14write_volatile17hc6769b4b417bf8b9E>
 8000dc8:	e7ff      	b.n	8000dca <_ZN8template18__cortex_m_rt_main17h6764445424aefa1dE+0x58a>
 8000dca:	f50d 71e9 	add.w	r1, sp, #466	; 0x1d2
 8000dce:	9109      	str	r1, [sp, #36]	; 0x24
 8000dd0:	91aa      	str	r1, [sp, #680]	; 0x2a8
 8000dd2:	f10d 00f3 	add.w	r0, sp, #243	; 0xf3
 8000dd6:	90ab      	str	r0, [sp, #684]	; 0x2ac
 8000dd8:	f847 0c38 	str.w	r0, [r7, #-56]
 8000ddc:	f643 4000 	movw	r0, #15360	; 0x3c00
 8000de0:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8000de4:	9008      	str	r0, [sp, #32]
 8000de6:	90b1      	str	r0, [sp, #708]	; 0x2c4
 8000de8:	90ae      	str	r0, [sp, #696]	; 0x2b8
 8000dea:	91af      	str	r1, [sp, #700]	; 0x2bc
 8000dec:	90db      	str	r0, [sp, #876]	; 0x36c
 8000dee:	90dc      	str	r0, [sp, #880]	; 0x370
 8000df0:	f005 fef6 	bl	8006be0 <_ZN4core3ptr13read_volatile17hee64c5a39ad146b0E>
 8000df4:	9006      	str	r0, [sp, #24]
 8000df6:	90b0      	str	r0, [sp, #704]	; 0x2c0
 8000df8:	90ac      	str	r0, [sp, #688]	; 0x2b0
 8000dfa:	2000      	movs	r0, #0
 8000dfc:	9007      	str	r0, [sp, #28]
 8000dfe:	f000 fd75 	bl	80018ec <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17hff0a30f9d5639543E>
 8000e02:	4601      	mov	r1, r0
 8000e04:	9806      	ldr	r0, [sp, #24]
 8000e06:	f000 fd7c 	bl	8001902 <_ZN46_$LT$u32$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h264f2d095c3a539dE>
 8000e0a:	9907      	ldr	r1, [sp, #28]
 8000e0c:	f000 fd73 	bl	80018f6 <_ZN45_$LT$u32$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h04ecc2e3e0e8c1e1E>
 8000e10:	4601      	mov	r1, r0
 8000e12:	9809      	ldr	r0, [sp, #36]	; 0x24
 8000e14:	91ad      	str	r1, [sp, #692]	; 0x2b4
 8000e16:	a9ac      	add	r1, sp, #688	; 0x2b0
 8000e18:	aaad      	add	r2, sp, #692	; 0x2b4
 8000e1a:	f000 f98c 	bl	8001136 <_ZN58_$LT$PIN$u20$as$u20$stm32f4xx_hal..gpio..exti..ExtiPin$GT$16enable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17h85e457de35ee599cE>
 8000e1e:	4601      	mov	r1, r0
 8000e20:	9808      	ldr	r0, [sp, #32]
 8000e22:	6809      	ldr	r1, [r1, #0]
 8000e24:	90f5      	str	r0, [sp, #980]	; 0x3d4
 8000e26:	91f6      	str	r1, [sp, #984]	; 0x3d8
 8000e28:	90f7      	str	r0, [sp, #988]	; 0x3dc
 8000e2a:	f005 ff4a 	bl	8006cc2 <_ZN4core3ptr14write_volatile17hc6769b4b417bf8b9E>
 8000e2e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8000e30:	f7ff fa36 	bl	80002a0 <_ZN13stm32f4xx_hal4gpio4exti62_$LT$impl$u20$stm32f4xx_hal..gpio..Pin$LT$_$C$_$C$MODE$GT$$GT$9interrupt17hc18dbaf7e7a0d214E>
 8000e34:	f000 f865 	bl	8000f02 <_ZN8cortex_m10peripheral4nvic44_$LT$impl$u20$cortex_m..peripheral..NVIC$GT$6unmask17h0a4d2dcade5a897dE>
 8000e38:	f7ff fb37 	bl	80004aa <_ZN8cortex_m9interrupt4free17h176b52d7c1861837E>
 8000e3c:	e7ff      	b.n	8000e3e <_ZN8template18__cortex_m_rt_main17h6764445424aefa1dE+0x5fe>
 8000e3e:	f20d 10d1 	addw	r0, sp, #465	; 0x1d1
 8000e42:	9002      	str	r0, [sp, #8]
 8000e44:	907a      	str	r0, [sp, #488]	; 0x1e8
 8000e46:	907b      	str	r0, [sp, #492]	; 0x1ec
 8000e48:	f001 f94f 	bl	80020ea <_ZN13stm32f4xx_hal4gpio5gpiox17h947e579eb97e05b7E>
 8000e4c:	907c      	str	r0, [sp, #496]	; 0x1f0
 8000e4e:	9081      	str	r0, [sp, #516]	; 0x204
 8000e50:	3018      	adds	r0, #24
 8000e52:	9001      	str	r0, [sp, #4]
 8000e54:	907e      	str	r0, [sp, #504]	; 0x1f8
 8000e56:	2000      	movs	r0, #0
 8000e58:	9003      	str	r0, [sp, #12]
 8000e5a:	f000 fd47 	bl	80018ec <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17hff0a30f9d5639543E>
 8000e5e:	4601      	mov	r1, r0
 8000e60:	9803      	ldr	r0, [sp, #12]
 8000e62:	f000 fd4e 	bl	8001902 <_ZN46_$LT$u32$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h264f2d095c3a539dE>
 8000e66:	9903      	ldr	r1, [sp, #12]
 8000e68:	f000 fd45 	bl	80018f6 <_ZN45_$LT$u32$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h04ecc2e3e0e8c1e1E>
 8000e6c:	907d      	str	r0, [sp, #500]	; 0x1f4
 8000e6e:	a87d      	add	r0, sp, #500	; 0x1f4
 8000e70:	f7ff f9f9 	bl	8000266 <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$9_set_high28_$u7b$$u7b$closure$u7d$$u7d$17h273d148d047bf613E>
 8000e74:	4601      	mov	r1, r0
 8000e76:	9801      	ldr	r0, [sp, #4]
 8000e78:	6809      	ldr	r1, [r1, #0]
 8000e7a:	f847 0c54 	str.w	r0, [r7, #-84]
 8000e7e:	f847 1c50 	str.w	r1, [r7, #-80]
 8000e82:	f847 0c4c 	str.w	r0, [r7, #-76]
 8000e86:	f005 ff1c 	bl	8006cc2 <_ZN4core3ptr14write_volatile17hc6769b4b417bf8b9E>
 8000e8a:	f7ff fb5e 	bl	800054a <_ZN8cortex_m9interrupt4free17hca6ff11251141a74E>
 8000e8e:	4601      	mov	r1, r0
 8000e90:	a874      	add	r0, sp, #464	; 0x1d0
 8000e92:	9005      	str	r0, [sp, #20]
 8000e94:	f000 ff99 	bl	8001dca <_ZN13stm32f4xx_hal5timer5hal_1108_$LT$impl$u20$embedded_hal..delay..DelayNs$u20$for$u20$stm32f4xx_hal..timer..delay..Delay$LT$TIM$C$_$GT$$GT$8delay_ms17ha508c855231ce94dE>
 8000e98:	9802      	ldr	r0, [sp, #8]
 8000e9a:	9077      	str	r0, [sp, #476]	; 0x1dc
 8000e9c:	9078      	str	r0, [sp, #480]	; 0x1e0
 8000e9e:	f001 f924 	bl	80020ea <_ZN13stm32f4xx_hal4gpio5gpiox17h947e579eb97e05b7E>
 8000ea2:	4601      	mov	r1, r0
 8000ea4:	9803      	ldr	r0, [sp, #12]
 8000ea6:	9179      	str	r1, [sp, #484]	; 0x1e4
 8000ea8:	9182      	str	r1, [sp, #520]	; 0x208
 8000eaa:	3118      	adds	r1, #24
 8000eac:	9104      	str	r1, [sp, #16]
 8000eae:	9180      	str	r1, [sp, #512]	; 0x200
 8000eb0:	f000 fd1c 	bl	80018ec <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17hff0a30f9d5639543E>
 8000eb4:	4601      	mov	r1, r0
 8000eb6:	9803      	ldr	r0, [sp, #12]
 8000eb8:	f000 fd23 	bl	8001902 <_ZN46_$LT$u32$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h264f2d095c3a539dE>
 8000ebc:	9903      	ldr	r1, [sp, #12]
 8000ebe:	f000 fd1a 	bl	80018f6 <_ZN45_$LT$u32$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h04ecc2e3e0e8c1e1E>
 8000ec2:	907f      	str	r0, [sp, #508]	; 0x1fc
 8000ec4:	a87f      	add	r0, sp, #508	; 0x1fc
 8000ec6:	f7ff f9b0 	bl	800022a <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$8_set_low28_$u7b$$u7b$closure$u7d$$u7d$17h42996967de19be16E>
 8000eca:	4601      	mov	r1, r0
 8000ecc:	9804      	ldr	r0, [sp, #16]
 8000ece:	6809      	ldr	r1, [r1, #0]
 8000ed0:	f847 0c60 	str.w	r0, [r7, #-96]
 8000ed4:	f847 1c5c 	str.w	r1, [r7, #-92]
 8000ed8:	f847 0c58 	str.w	r0, [r7, #-88]
 8000edc:	f005 fef1 	bl	8006cc2 <_ZN4core3ptr14write_volatile17hc6769b4b417bf8b9E>
 8000ee0:	f7ff fafc 	bl	80004dc <_ZN8cortex_m9interrupt4free17h33e2905d11dc12bdE>
 8000ee4:	4601      	mov	r1, r0
 8000ee6:	9805      	ldr	r0, [sp, #20]
 8000ee8:	f000 ff6f 	bl	8001dca <_ZN13stm32f4xx_hal5timer5hal_1108_$LT$impl$u20$embedded_hal..delay..DelayNs$u20$for$u20$stm32f4xx_hal..timer..delay..Delay$LT$TIM$C$_$GT$$GT$8delay_ms17ha508c855231ce94dE>
 8000eec:	e7a7      	b.n	8000e3e <_ZN8template18__cortex_m_rt_main17h6764445424aefa1dE+0x5fe>

08000eee <EXTI15_10>:
 8000eee:	b580      	push	{r7, lr}
 8000ef0:	466f      	mov	r7, sp
 8000ef2:	f000 f801 	bl	8000ef8 <_ZN8template23__cortex_m_rt_EXTI15_1017h383e8d8d1de00617E>
 8000ef6:	bd80      	pop	{r7, pc}

08000ef8 <_ZN8template23__cortex_m_rt_EXTI15_1017h383e8d8d1de00617E>:
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	466f      	mov	r7, sp
 8000efc:	f7ff fb0c 	bl	8000518 <_ZN8cortex_m9interrupt4free17ha8a6067d8808e710E>
 8000f00:	bd80      	pop	{r7, pc}

08000f02 <_ZN8cortex_m10peripheral4nvic44_$LT$impl$u20$cortex_m..peripheral..NVIC$GT$6unmask17h0a4d2dcade5a897dE>:
 8000f02:	b580      	push	{r7, lr}
 8000f04:	466f      	mov	r7, sp
 8000f06:	b08c      	sub	sp, #48	; 0x30
 8000f08:	f8ad 0010 	strh.w	r0, [sp, #16]
 8000f0c:	f827 0c02 	strh.w	r0, [r7, #-2]
 8000f10:	f837 0c02 	ldrh.w	r0, [r7, #-2]
 8000f14:	4601      	mov	r1, r0
 8000f16:	9102      	str	r1, [sp, #8]
 8000f18:	f827 0c1e 	strh.w	r0, [r7, #-30]
 8000f1c:	0940      	lsrs	r0, r0, #5
 8000f1e:	f827 0c12 	strh.w	r0, [r7, #-18]
 8000f22:	4601      	mov	r1, r0
 8000f24:	9103      	str	r1, [sp, #12]
 8000f26:	280f      	cmp	r0, #15
 8000f28:	d810      	bhi.n	8000f4c <_ZN8cortex_m10peripheral4nvic44_$LT$impl$u20$cortex_m..peripheral..NVIC$GT$6unmask17h0a4d2dcade5a897dE+0x4a>
 8000f2a:	e7ff      	b.n	8000f2c <_ZN8cortex_m10peripheral4nvic44_$LT$impl$u20$cortex_m..peripheral..NVIC$GT$6unmask17h0a4d2dcade5a897dE+0x2a>
 8000f2c:	9802      	ldr	r0, [sp, #8]
 8000f2e:	9a03      	ldr	r2, [sp, #12]
 8000f30:	f24e 1100 	movw	r1, #57600	; 0xe100
 8000f34:	f2ce 0100 	movt	r1, #57344	; 0xe000
 8000f38:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8000f3c:	9100      	str	r1, [sp, #0]
 8000f3e:	f000 001f 	and.w	r0, r0, #31
 8000f42:	4601      	mov	r1, r0
 8000f44:	9101      	str	r1, [sp, #4]
 8000f46:	2820      	cmp	r0, #32
 8000f48:	d308      	bcc.n	8000f5c <_ZN8cortex_m10peripheral4nvic44_$LT$impl$u20$cortex_m..peripheral..NVIC$GT$6unmask17h0a4d2dcade5a897dE+0x5a>
 8000f4a:	e016      	b.n	8000f7a <_ZN8cortex_m10peripheral4nvic44_$LT$impl$u20$cortex_m..peripheral..NVIC$GT$6unmask17h0a4d2dcade5a897dE+0x78>
 8000f4c:	9803      	ldr	r0, [sp, #12]
 8000f4e:	f248 4240 	movw	r2, #33856	; 0x8440
 8000f52:	f6c0 0200 	movt	r2, #2048	; 0x800
 8000f56:	2110      	movs	r1, #16
 8000f58:	f006 f834 	bl	8006fc4 <_ZN4core9panicking18panic_bounds_check17h533996232d7df350E>
 8000f5c:	9800      	ldr	r0, [sp, #0]
 8000f5e:	9901      	ldr	r1, [sp, #4]
 8000f60:	f001 021f 	and.w	r2, r1, #31
 8000f64:	2101      	movs	r1, #1
 8000f66:	4091      	lsls	r1, r2
 8000f68:	9005      	str	r0, [sp, #20]
 8000f6a:	9106      	str	r1, [sp, #24]
 8000f6c:	9008      	str	r0, [sp, #32]
 8000f6e:	9109      	str	r1, [sp, #36]	; 0x24
 8000f70:	900a      	str	r0, [sp, #40]	; 0x28
 8000f72:	f005 fea6 	bl	8006cc2 <_ZN4core3ptr14write_volatile17hc6769b4b417bf8b9E>
 8000f76:	b00c      	add	sp, #48	; 0x30
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	f248 4050 	movw	r0, #33872	; 0x8450
 8000f7e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000f82:	f007 f89f 	bl	80080c4 <_ZN4core9panicking11panic_const24panic_const_shl_overflow17h7d1dfb79ee113705E>

08000f86 <_ZN58_$LT$PIN$u20$as$u20$stm32f4xx_hal..gpio..exti..ExtiPin$GT$15trigger_on_edge28_$u7b$$u7b$closure$u7d$$u7d$17h88bf19300e4de6c2E>:
 8000f86:	b580      	push	{r7, lr}
 8000f88:	466f      	mov	r7, sp
 8000f8a:	b08a      	sub	sp, #40	; 0x28
 8000f8c:	9201      	str	r2, [sp, #4]
 8000f8e:	9004      	str	r0, [sp, #16]
 8000f90:	9105      	str	r1, [sp, #20]
 8000f92:	9206      	str	r2, [sp, #24]
 8000f94:	9107      	str	r1, [sp, #28]
 8000f96:	6808      	ldr	r0, [r1, #0]
 8000f98:	9002      	str	r0, [sp, #8]
 8000f9a:	9804      	ldr	r0, [sp, #16]
 8000f9c:	7800      	ldrb	r0, [r0, #0]
 8000f9e:	4601      	mov	r1, r0
 8000fa0:	9103      	str	r1, [sp, #12]
 8000fa2:	281f      	cmp	r0, #31
 8000fa4:	d80d      	bhi.n	8000fc2 <_ZN58_$LT$PIN$u20$as$u20$stm32f4xx_hal..gpio..exti..ExtiPin$GT$15trigger_on_edge28_$u7b$$u7b$closure$u7d$$u7d$17h88bf19300e4de6c2E+0x3c>
 8000fa6:	e7ff      	b.n	8000fa8 <_ZN58_$LT$PIN$u20$as$u20$stm32f4xx_hal..gpio..exti..ExtiPin$GT$15trigger_on_edge28_$u7b$$u7b$closure$u7d$$u7d$17h88bf19300e4de6c2E+0x22>
 8000fa8:	9801      	ldr	r0, [sp, #4]
 8000faa:	9902      	ldr	r1, [sp, #8]
 8000fac:	9a03      	ldr	r2, [sp, #12]
 8000fae:	f002 031f 	and.w	r3, r2, #31
 8000fb2:	2201      	movs	r2, #1
 8000fb4:	409a      	lsls	r2, r3
 8000fb6:	4311      	orrs	r1, r2
 8000fb8:	9008      	str	r0, [sp, #32]
 8000fba:	9109      	str	r1, [sp, #36]	; 0x24
 8000fbc:	6001      	str	r1, [r0, #0]
 8000fbe:	b00a      	add	sp, #40	; 0x28
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	f248 40cc 	movw	r0, #33996	; 0x84cc
 8000fc6:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000fca:	f007 f87b 	bl	80080c4 <_ZN4core9panicking11panic_const24panic_const_shl_overflow17h7d1dfb79ee113705E>

08000fce <_ZN58_$LT$PIN$u20$as$u20$stm32f4xx_hal..gpio..exti..ExtiPin$GT$15trigger_on_edge28_$u7b$$u7b$closure$u7d$$u7d$17h9e3039e6a55d9666E>:
 8000fce:	b580      	push	{r7, lr}
 8000fd0:	466f      	mov	r7, sp
 8000fd2:	b08a      	sub	sp, #40	; 0x28
 8000fd4:	9201      	str	r2, [sp, #4]
 8000fd6:	9004      	str	r0, [sp, #16]
 8000fd8:	9105      	str	r1, [sp, #20]
 8000fda:	9206      	str	r2, [sp, #24]
 8000fdc:	9107      	str	r1, [sp, #28]
 8000fde:	6808      	ldr	r0, [r1, #0]
 8000fe0:	9002      	str	r0, [sp, #8]
 8000fe2:	9804      	ldr	r0, [sp, #16]
 8000fe4:	7800      	ldrb	r0, [r0, #0]
 8000fe6:	4601      	mov	r1, r0
 8000fe8:	9103      	str	r1, [sp, #12]
 8000fea:	281f      	cmp	r0, #31
 8000fec:	d80d      	bhi.n	800100a <_ZN58_$LT$PIN$u20$as$u20$stm32f4xx_hal..gpio..exti..ExtiPin$GT$15trigger_on_edge28_$u7b$$u7b$closure$u7d$$u7d$17h9e3039e6a55d9666E+0x3c>
 8000fee:	e7ff      	b.n	8000ff0 <_ZN58_$LT$PIN$u20$as$u20$stm32f4xx_hal..gpio..exti..ExtiPin$GT$15trigger_on_edge28_$u7b$$u7b$closure$u7d$$u7d$17h9e3039e6a55d9666E+0x22>
 8000ff0:	9801      	ldr	r0, [sp, #4]
 8000ff2:	9902      	ldr	r1, [sp, #8]
 8000ff4:	9a03      	ldr	r2, [sp, #12]
 8000ff6:	f002 031f 	and.w	r3, r2, #31
 8000ffa:	2201      	movs	r2, #1
 8000ffc:	409a      	lsls	r2, r3
 8000ffe:	4391      	bics	r1, r2
 8001000:	9008      	str	r0, [sp, #32]
 8001002:	9109      	str	r1, [sp, #36]	; 0x24
 8001004:	6001      	str	r1, [r0, #0]
 8001006:	b00a      	add	sp, #40	; 0x28
 8001008:	bd80      	pop	{r7, pc}
 800100a:	f248 40dc 	movw	r0, #34012	; 0x84dc
 800100e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001012:	f007 f857 	bl	80080c4 <_ZN4core9panicking11panic_const24panic_const_shl_overflow17h7d1dfb79ee113705E>

08001016 <_ZN58_$LT$PIN$u20$as$u20$stm32f4xx_hal..gpio..exti..ExtiPin$GT$15trigger_on_edge28_$u7b$$u7b$closure$u7d$$u7d$17h9fea6c1a54261e87E>:
 8001016:	b580      	push	{r7, lr}
 8001018:	466f      	mov	r7, sp
 800101a:	b08a      	sub	sp, #40	; 0x28
 800101c:	9201      	str	r2, [sp, #4]
 800101e:	9004      	str	r0, [sp, #16]
 8001020:	9105      	str	r1, [sp, #20]
 8001022:	9206      	str	r2, [sp, #24]
 8001024:	9107      	str	r1, [sp, #28]
 8001026:	6808      	ldr	r0, [r1, #0]
 8001028:	9002      	str	r0, [sp, #8]
 800102a:	9804      	ldr	r0, [sp, #16]
 800102c:	7800      	ldrb	r0, [r0, #0]
 800102e:	4601      	mov	r1, r0
 8001030:	9103      	str	r1, [sp, #12]
 8001032:	281f      	cmp	r0, #31
 8001034:	d80d      	bhi.n	8001052 <_ZN58_$LT$PIN$u20$as$u20$stm32f4xx_hal..gpio..exti..ExtiPin$GT$15trigger_on_edge28_$u7b$$u7b$closure$u7d$$u7d$17h9fea6c1a54261e87E+0x3c>
 8001036:	e7ff      	b.n	8001038 <_ZN58_$LT$PIN$u20$as$u20$stm32f4xx_hal..gpio..exti..ExtiPin$GT$15trigger_on_edge28_$u7b$$u7b$closure$u7d$$u7d$17h9fea6c1a54261e87E+0x22>
 8001038:	9801      	ldr	r0, [sp, #4]
 800103a:	9902      	ldr	r1, [sp, #8]
 800103c:	9a03      	ldr	r2, [sp, #12]
 800103e:	f002 031f 	and.w	r3, r2, #31
 8001042:	2201      	movs	r2, #1
 8001044:	409a      	lsls	r2, r3
 8001046:	4311      	orrs	r1, r2
 8001048:	9008      	str	r0, [sp, #32]
 800104a:	9109      	str	r1, [sp, #36]	; 0x24
 800104c:	6001      	str	r1, [r0, #0]
 800104e:	b00a      	add	sp, #40	; 0x28
 8001050:	bd80      	pop	{r7, pc}
 8001052:	f248 40ec 	movw	r0, #34028	; 0x84ec
 8001056:	f6c0 0000 	movt	r0, #2048	; 0x800
 800105a:	f007 f833 	bl	80080c4 <_ZN4core9panicking11panic_const24panic_const_shl_overflow17h7d1dfb79ee113705E>

0800105e <_ZN58_$LT$PIN$u20$as$u20$stm32f4xx_hal..gpio..exti..ExtiPin$GT$15trigger_on_edge28_$u7b$$u7b$closure$u7d$$u7d$17ha4d5269831c2c75fE>:
 800105e:	b580      	push	{r7, lr}
 8001060:	466f      	mov	r7, sp
 8001062:	b08a      	sub	sp, #40	; 0x28
 8001064:	9201      	str	r2, [sp, #4]
 8001066:	9004      	str	r0, [sp, #16]
 8001068:	9105      	str	r1, [sp, #20]
 800106a:	9206      	str	r2, [sp, #24]
 800106c:	9107      	str	r1, [sp, #28]
 800106e:	6808      	ldr	r0, [r1, #0]
 8001070:	9002      	str	r0, [sp, #8]
 8001072:	9804      	ldr	r0, [sp, #16]
 8001074:	7800      	ldrb	r0, [r0, #0]
 8001076:	4601      	mov	r1, r0
 8001078:	9103      	str	r1, [sp, #12]
 800107a:	281f      	cmp	r0, #31
 800107c:	d80d      	bhi.n	800109a <_ZN58_$LT$PIN$u20$as$u20$stm32f4xx_hal..gpio..exti..ExtiPin$GT$15trigger_on_edge28_$u7b$$u7b$closure$u7d$$u7d$17ha4d5269831c2c75fE+0x3c>
 800107e:	e7ff      	b.n	8001080 <_ZN58_$LT$PIN$u20$as$u20$stm32f4xx_hal..gpio..exti..ExtiPin$GT$15trigger_on_edge28_$u7b$$u7b$closure$u7d$$u7d$17ha4d5269831c2c75fE+0x22>
 8001080:	9801      	ldr	r0, [sp, #4]
 8001082:	9902      	ldr	r1, [sp, #8]
 8001084:	9a03      	ldr	r2, [sp, #12]
 8001086:	f002 031f 	and.w	r3, r2, #31
 800108a:	2201      	movs	r2, #1
 800108c:	409a      	lsls	r2, r3
 800108e:	4311      	orrs	r1, r2
 8001090:	9008      	str	r0, [sp, #32]
 8001092:	9109      	str	r1, [sp, #36]	; 0x24
 8001094:	6001      	str	r1, [r0, #0]
 8001096:	b00a      	add	sp, #40	; 0x28
 8001098:	bd80      	pop	{r7, pc}
 800109a:	f248 40fc 	movw	r0, #34044	; 0x84fc
 800109e:	f6c0 0000 	movt	r0, #2048	; 0x800
 80010a2:	f007 f80f 	bl	80080c4 <_ZN4core9panicking11panic_const24panic_const_shl_overflow17h7d1dfb79ee113705E>

080010a6 <_ZN58_$LT$PIN$u20$as$u20$stm32f4xx_hal..gpio..exti..ExtiPin$GT$15trigger_on_edge28_$u7b$$u7b$closure$u7d$$u7d$17hc67ee2b9d10b6b0aE>:
 80010a6:	b580      	push	{r7, lr}
 80010a8:	466f      	mov	r7, sp
 80010aa:	b08a      	sub	sp, #40	; 0x28
 80010ac:	9201      	str	r2, [sp, #4]
 80010ae:	9004      	str	r0, [sp, #16]
 80010b0:	9105      	str	r1, [sp, #20]
 80010b2:	9206      	str	r2, [sp, #24]
 80010b4:	9107      	str	r1, [sp, #28]
 80010b6:	6808      	ldr	r0, [r1, #0]
 80010b8:	9002      	str	r0, [sp, #8]
 80010ba:	9804      	ldr	r0, [sp, #16]
 80010bc:	7800      	ldrb	r0, [r0, #0]
 80010be:	4601      	mov	r1, r0
 80010c0:	9103      	str	r1, [sp, #12]
 80010c2:	281f      	cmp	r0, #31
 80010c4:	d80d      	bhi.n	80010e2 <_ZN58_$LT$PIN$u20$as$u20$stm32f4xx_hal..gpio..exti..ExtiPin$GT$15trigger_on_edge28_$u7b$$u7b$closure$u7d$$u7d$17hc67ee2b9d10b6b0aE+0x3c>
 80010c6:	e7ff      	b.n	80010c8 <_ZN58_$LT$PIN$u20$as$u20$stm32f4xx_hal..gpio..exti..ExtiPin$GT$15trigger_on_edge28_$u7b$$u7b$closure$u7d$$u7d$17hc67ee2b9d10b6b0aE+0x22>
 80010c8:	9801      	ldr	r0, [sp, #4]
 80010ca:	9902      	ldr	r1, [sp, #8]
 80010cc:	9a03      	ldr	r2, [sp, #12]
 80010ce:	f002 031f 	and.w	r3, r2, #31
 80010d2:	2201      	movs	r2, #1
 80010d4:	409a      	lsls	r2, r3
 80010d6:	4311      	orrs	r1, r2
 80010d8:	9008      	str	r0, [sp, #32]
 80010da:	9109      	str	r1, [sp, #36]	; 0x24
 80010dc:	6001      	str	r1, [r0, #0]
 80010de:	b00a      	add	sp, #40	; 0x28
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	f248 500c 	movw	r0, #34060	; 0x850c
 80010e6:	f6c0 0000 	movt	r0, #2048	; 0x800
 80010ea:	f006 ffeb 	bl	80080c4 <_ZN4core9panicking11panic_const24panic_const_shl_overflow17h7d1dfb79ee113705E>

080010ee <_ZN58_$LT$PIN$u20$as$u20$stm32f4xx_hal..gpio..exti..ExtiPin$GT$15trigger_on_edge28_$u7b$$u7b$closure$u7d$$u7d$17hf3eb0990d737cd88E>:
 80010ee:	b580      	push	{r7, lr}
 80010f0:	466f      	mov	r7, sp
 80010f2:	b08a      	sub	sp, #40	; 0x28
 80010f4:	9201      	str	r2, [sp, #4]
 80010f6:	9004      	str	r0, [sp, #16]
 80010f8:	9105      	str	r1, [sp, #20]
 80010fa:	9206      	str	r2, [sp, #24]
 80010fc:	9107      	str	r1, [sp, #28]
 80010fe:	6808      	ldr	r0, [r1, #0]
 8001100:	9002      	str	r0, [sp, #8]
 8001102:	9804      	ldr	r0, [sp, #16]
 8001104:	7800      	ldrb	r0, [r0, #0]
 8001106:	4601      	mov	r1, r0
 8001108:	9103      	str	r1, [sp, #12]
 800110a:	281f      	cmp	r0, #31
 800110c:	d80d      	bhi.n	800112a <_ZN58_$LT$PIN$u20$as$u20$stm32f4xx_hal..gpio..exti..ExtiPin$GT$15trigger_on_edge28_$u7b$$u7b$closure$u7d$$u7d$17hf3eb0990d737cd88E+0x3c>
 800110e:	e7ff      	b.n	8001110 <_ZN58_$LT$PIN$u20$as$u20$stm32f4xx_hal..gpio..exti..ExtiPin$GT$15trigger_on_edge28_$u7b$$u7b$closure$u7d$$u7d$17hf3eb0990d737cd88E+0x22>
 8001110:	9801      	ldr	r0, [sp, #4]
 8001112:	9902      	ldr	r1, [sp, #8]
 8001114:	9a03      	ldr	r2, [sp, #12]
 8001116:	f002 031f 	and.w	r3, r2, #31
 800111a:	2201      	movs	r2, #1
 800111c:	409a      	lsls	r2, r3
 800111e:	4391      	bics	r1, r2
 8001120:	9008      	str	r0, [sp, #32]
 8001122:	9109      	str	r1, [sp, #36]	; 0x24
 8001124:	6001      	str	r1, [r0, #0]
 8001126:	b00a      	add	sp, #40	; 0x28
 8001128:	bd80      	pop	{r7, pc}
 800112a:	f248 501c 	movw	r0, #34076	; 0x851c
 800112e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001132:	f006 ffc7 	bl	80080c4 <_ZN4core9panicking11panic_const24panic_const_shl_overflow17h7d1dfb79ee113705E>

08001136 <_ZN58_$LT$PIN$u20$as$u20$stm32f4xx_hal..gpio..exti..ExtiPin$GT$16enable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17h85e457de35ee599cE>:
 8001136:	b580      	push	{r7, lr}
 8001138:	466f      	mov	r7, sp
 800113a:	b08a      	sub	sp, #40	; 0x28
 800113c:	9201      	str	r2, [sp, #4]
 800113e:	9003      	str	r0, [sp, #12]
 8001140:	9104      	str	r1, [sp, #16]
 8001142:	9205      	str	r2, [sp, #20]
 8001144:	9106      	str	r1, [sp, #24]
 8001146:	6808      	ldr	r0, [r1, #0]
 8001148:	9002      	str	r0, [sp, #8]
 800114a:	9803      	ldr	r0, [sp, #12]
 800114c:	9009      	str	r0, [sp, #36]	; 0x24
 800114e:	2000      	movs	r0, #0
 8001150:	b948      	cbnz	r0, 8001166 <_ZN58_$LT$PIN$u20$as$u20$stm32f4xx_hal..gpio..exti..ExtiPin$GT$16enable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17h85e457de35ee599cE+0x30>
 8001152:	e7ff      	b.n	8001154 <_ZN58_$LT$PIN$u20$as$u20$stm32f4xx_hal..gpio..exti..ExtiPin$GT$16enable_interrupt28_$u7b$$u7b$closure$u7d$$u7d$17h85e457de35ee599cE+0x1e>
 8001154:	9801      	ldr	r0, [sp, #4]
 8001156:	9902      	ldr	r1, [sp, #8]
 8001158:	f441 5100 	orr.w	r1, r1, #8192	; 0x2000
 800115c:	9007      	str	r0, [sp, #28]
 800115e:	9108      	str	r1, [sp, #32]
 8001160:	6001      	str	r1, [r0, #0]
 8001162:	b00a      	add	sp, #40	; 0x28
 8001164:	bd80      	pop	{r7, pc}
 8001166:	f248 502c 	movw	r0, #34092	; 0x852c
 800116a:	f6c0 0000 	movt	r0, #2048	; 0x800
 800116e:	f006 ffa9 	bl	80080c4 <_ZN4core9panicking11panic_const24panic_const_shl_overflow17h7d1dfb79ee113705E>

08001172 <_ZN58_$LT$PIN$u20$as$u20$stm32f4xx_hal..gpio..exti..ExtiPin$GT$21make_interrupt_source28_$u7b$$u7b$closure$u7d$$u7d$17h5bcea472b1da6ca7E>:
 8001172:	b580      	push	{r7, lr}
 8001174:	466f      	mov	r7, sp
 8001176:	b08e      	sub	sp, #56	; 0x38
 8001178:	9304      	str	r3, [sp, #16]
 800117a:	9007      	str	r0, [sp, #28]
 800117c:	9108      	str	r1, [sp, #32]
 800117e:	9209      	str	r2, [sp, #36]	; 0x24
 8001180:	930a      	str	r3, [sp, #40]	; 0x28
 8001182:	920b      	str	r2, [sp, #44]	; 0x2c
 8001184:	6810      	ldr	r0, [r2, #0]
 8001186:	9005      	str	r0, [sp, #20]
 8001188:	9807      	ldr	r0, [sp, #28]
 800118a:	7800      	ldrb	r0, [r0, #0]
 800118c:	4601      	mov	r1, r0
 800118e:	9106      	str	r1, [sp, #24]
 8001190:	281f      	cmp	r0, #31
 8001192:	d812      	bhi.n	80011ba <_ZN58_$LT$PIN$u20$as$u20$stm32f4xx_hal..gpio..exti..ExtiPin$GT$21make_interrupt_source28_$u7b$$u7b$closure$u7d$$u7d$17h5bcea472b1da6ca7E+0x48>
 8001194:	e7ff      	b.n	8001196 <_ZN58_$LT$PIN$u20$as$u20$stm32f4xx_hal..gpio..exti..ExtiPin$GT$21make_interrupt_source28_$u7b$$u7b$closure$u7d$$u7d$17h5bcea472b1da6ca7E+0x24>
 8001196:	9805      	ldr	r0, [sp, #20]
 8001198:	9906      	ldr	r1, [sp, #24]
 800119a:	f001 021f 	and.w	r2, r1, #31
 800119e:	210f      	movs	r1, #15
 80011a0:	4091      	lsls	r1, r2
 80011a2:	4388      	bics	r0, r1
 80011a4:	9001      	str	r0, [sp, #4]
 80011a6:	9807      	ldr	r0, [sp, #28]
 80011a8:	9908      	ldr	r1, [sp, #32]
 80011aa:	6809      	ldr	r1, [r1, #0]
 80011ac:	9102      	str	r1, [sp, #8]
 80011ae:	7800      	ldrb	r0, [r0, #0]
 80011b0:	4601      	mov	r1, r0
 80011b2:	9103      	str	r1, [sp, #12]
 80011b4:	2820      	cmp	r0, #32
 80011b6:	d306      	bcc.n	80011c6 <_ZN58_$LT$PIN$u20$as$u20$stm32f4xx_hal..gpio..exti..ExtiPin$GT$21make_interrupt_source28_$u7b$$u7b$closure$u7d$$u7d$17h5bcea472b1da6ca7E+0x54>
 80011b8:	e012      	b.n	80011e0 <_ZN58_$LT$PIN$u20$as$u20$stm32f4xx_hal..gpio..exti..ExtiPin$GT$21make_interrupt_source28_$u7b$$u7b$closure$u7d$$u7d$17h5bcea472b1da6ca7E+0x6e>
 80011ba:	f248 503c 	movw	r0, #34108	; 0x853c
 80011be:	f6c0 0000 	movt	r0, #2048	; 0x800
 80011c2:	f006 ff7f 	bl	80080c4 <_ZN4core9panicking11panic_const24panic_const_shl_overflow17h7d1dfb79ee113705E>
 80011c6:	9804      	ldr	r0, [sp, #16]
 80011c8:	9901      	ldr	r1, [sp, #4]
 80011ca:	9a02      	ldr	r2, [sp, #8]
 80011cc:	9b03      	ldr	r3, [sp, #12]
 80011ce:	f003 031f 	and.w	r3, r3, #31
 80011d2:	409a      	lsls	r2, r3
 80011d4:	4311      	orrs	r1, r2
 80011d6:	900c      	str	r0, [sp, #48]	; 0x30
 80011d8:	910d      	str	r1, [sp, #52]	; 0x34
 80011da:	6001      	str	r1, [r0, #0]
 80011dc:	b00e      	add	sp, #56	; 0x38
 80011de:	bd80      	pop	{r7, pc}
 80011e0:	f248 504c 	movw	r0, #34124	; 0x854c
 80011e4:	f6c0 0000 	movt	r0, #2048	; 0x800
 80011e8:	f006 ff6c 	bl	80080c4 <_ZN4core9panicking11panic_const24panic_const_shl_overflow17h7d1dfb79ee113705E>

080011ec <_ZN58_$LT$PIN$u20$as$u20$stm32f4xx_hal..gpio..exti..ExtiPin$GT$21make_interrupt_source28_$u7b$$u7b$closure$u7d$$u7d$17h7d64bb20525fe9b2E>:
 80011ec:	b580      	push	{r7, lr}
 80011ee:	466f      	mov	r7, sp
 80011f0:	b08e      	sub	sp, #56	; 0x38
 80011f2:	9304      	str	r3, [sp, #16]
 80011f4:	9007      	str	r0, [sp, #28]
 80011f6:	9108      	str	r1, [sp, #32]
 80011f8:	9209      	str	r2, [sp, #36]	; 0x24
 80011fa:	930a      	str	r3, [sp, #40]	; 0x28
 80011fc:	920b      	str	r2, [sp, #44]	; 0x2c
 80011fe:	6810      	ldr	r0, [r2, #0]
 8001200:	9005      	str	r0, [sp, #20]
 8001202:	9807      	ldr	r0, [sp, #28]
 8001204:	7800      	ldrb	r0, [r0, #0]
 8001206:	4601      	mov	r1, r0
 8001208:	9106      	str	r1, [sp, #24]
 800120a:	281f      	cmp	r0, #31
 800120c:	d812      	bhi.n	8001234 <_ZN58_$LT$PIN$u20$as$u20$stm32f4xx_hal..gpio..exti..ExtiPin$GT$21make_interrupt_source28_$u7b$$u7b$closure$u7d$$u7d$17h7d64bb20525fe9b2E+0x48>
 800120e:	e7ff      	b.n	8001210 <_ZN58_$LT$PIN$u20$as$u20$stm32f4xx_hal..gpio..exti..ExtiPin$GT$21make_interrupt_source28_$u7b$$u7b$closure$u7d$$u7d$17h7d64bb20525fe9b2E+0x24>
 8001210:	9805      	ldr	r0, [sp, #20]
 8001212:	9906      	ldr	r1, [sp, #24]
 8001214:	f001 021f 	and.w	r2, r1, #31
 8001218:	210f      	movs	r1, #15
 800121a:	4091      	lsls	r1, r2
 800121c:	4388      	bics	r0, r1
 800121e:	9001      	str	r0, [sp, #4]
 8001220:	9807      	ldr	r0, [sp, #28]
 8001222:	9908      	ldr	r1, [sp, #32]
 8001224:	6809      	ldr	r1, [r1, #0]
 8001226:	9102      	str	r1, [sp, #8]
 8001228:	7800      	ldrb	r0, [r0, #0]
 800122a:	4601      	mov	r1, r0
 800122c:	9103      	str	r1, [sp, #12]
 800122e:	2820      	cmp	r0, #32
 8001230:	d306      	bcc.n	8001240 <_ZN58_$LT$PIN$u20$as$u20$stm32f4xx_hal..gpio..exti..ExtiPin$GT$21make_interrupt_source28_$u7b$$u7b$closure$u7d$$u7d$17h7d64bb20525fe9b2E+0x54>
 8001232:	e012      	b.n	800125a <_ZN58_$LT$PIN$u20$as$u20$stm32f4xx_hal..gpio..exti..ExtiPin$GT$21make_interrupt_source28_$u7b$$u7b$closure$u7d$$u7d$17h7d64bb20525fe9b2E+0x6e>
 8001234:	f248 505c 	movw	r0, #34140	; 0x855c
 8001238:	f6c0 0000 	movt	r0, #2048	; 0x800
 800123c:	f006 ff42 	bl	80080c4 <_ZN4core9panicking11panic_const24panic_const_shl_overflow17h7d1dfb79ee113705E>
 8001240:	9804      	ldr	r0, [sp, #16]
 8001242:	9901      	ldr	r1, [sp, #4]
 8001244:	9a02      	ldr	r2, [sp, #8]
 8001246:	9b03      	ldr	r3, [sp, #12]
 8001248:	f003 031f 	and.w	r3, r3, #31
 800124c:	409a      	lsls	r2, r3
 800124e:	4311      	orrs	r1, r2
 8001250:	900c      	str	r0, [sp, #48]	; 0x30
 8001252:	910d      	str	r1, [sp, #52]	; 0x34
 8001254:	6001      	str	r1, [r0, #0]
 8001256:	b00e      	add	sp, #56	; 0x38
 8001258:	bd80      	pop	{r7, pc}
 800125a:	f248 506c 	movw	r0, #34156	; 0x856c
 800125e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001262:	f006 ff2f 	bl	80080c4 <_ZN4core9panicking11panic_const24panic_const_shl_overflow17h7d1dfb79ee113705E>

08001266 <_ZN58_$LT$PIN$u20$as$u20$stm32f4xx_hal..gpio..exti..ExtiPin$GT$21make_interrupt_source28_$u7b$$u7b$closure$u7d$$u7d$17hd0cc9a5bec6f8128E>:
 8001266:	b580      	push	{r7, lr}
 8001268:	466f      	mov	r7, sp
 800126a:	b08e      	sub	sp, #56	; 0x38
 800126c:	9304      	str	r3, [sp, #16]
 800126e:	9007      	str	r0, [sp, #28]
 8001270:	9108      	str	r1, [sp, #32]
 8001272:	9209      	str	r2, [sp, #36]	; 0x24
 8001274:	930a      	str	r3, [sp, #40]	; 0x28
 8001276:	920b      	str	r2, [sp, #44]	; 0x2c
 8001278:	6810      	ldr	r0, [r2, #0]
 800127a:	9005      	str	r0, [sp, #20]
 800127c:	9807      	ldr	r0, [sp, #28]
 800127e:	7800      	ldrb	r0, [r0, #0]
 8001280:	4601      	mov	r1, r0
 8001282:	9106      	str	r1, [sp, #24]
 8001284:	281f      	cmp	r0, #31
 8001286:	d812      	bhi.n	80012ae <_ZN58_$LT$PIN$u20$as$u20$stm32f4xx_hal..gpio..exti..ExtiPin$GT$21make_interrupt_source28_$u7b$$u7b$closure$u7d$$u7d$17hd0cc9a5bec6f8128E+0x48>
 8001288:	e7ff      	b.n	800128a <_ZN58_$LT$PIN$u20$as$u20$stm32f4xx_hal..gpio..exti..ExtiPin$GT$21make_interrupt_source28_$u7b$$u7b$closure$u7d$$u7d$17hd0cc9a5bec6f8128E+0x24>
 800128a:	9805      	ldr	r0, [sp, #20]
 800128c:	9906      	ldr	r1, [sp, #24]
 800128e:	f001 021f 	and.w	r2, r1, #31
 8001292:	210f      	movs	r1, #15
 8001294:	4091      	lsls	r1, r2
 8001296:	4388      	bics	r0, r1
 8001298:	9001      	str	r0, [sp, #4]
 800129a:	9807      	ldr	r0, [sp, #28]
 800129c:	9908      	ldr	r1, [sp, #32]
 800129e:	6809      	ldr	r1, [r1, #0]
 80012a0:	9102      	str	r1, [sp, #8]
 80012a2:	7800      	ldrb	r0, [r0, #0]
 80012a4:	4601      	mov	r1, r0
 80012a6:	9103      	str	r1, [sp, #12]
 80012a8:	2820      	cmp	r0, #32
 80012aa:	d306      	bcc.n	80012ba <_ZN58_$LT$PIN$u20$as$u20$stm32f4xx_hal..gpio..exti..ExtiPin$GT$21make_interrupt_source28_$u7b$$u7b$closure$u7d$$u7d$17hd0cc9a5bec6f8128E+0x54>
 80012ac:	e012      	b.n	80012d4 <_ZN58_$LT$PIN$u20$as$u20$stm32f4xx_hal..gpio..exti..ExtiPin$GT$21make_interrupt_source28_$u7b$$u7b$closure$u7d$$u7d$17hd0cc9a5bec6f8128E+0x6e>
 80012ae:	f248 507c 	movw	r0, #34172	; 0x857c
 80012b2:	f6c0 0000 	movt	r0, #2048	; 0x800
 80012b6:	f006 ff05 	bl	80080c4 <_ZN4core9panicking11panic_const24panic_const_shl_overflow17h7d1dfb79ee113705E>
 80012ba:	9804      	ldr	r0, [sp, #16]
 80012bc:	9901      	ldr	r1, [sp, #4]
 80012be:	9a02      	ldr	r2, [sp, #8]
 80012c0:	9b03      	ldr	r3, [sp, #12]
 80012c2:	f003 031f 	and.w	r3, r3, #31
 80012c6:	409a      	lsls	r2, r3
 80012c8:	4311      	orrs	r1, r2
 80012ca:	900c      	str	r0, [sp, #48]	; 0x30
 80012cc:	910d      	str	r1, [sp, #52]	; 0x34
 80012ce:	6001      	str	r1, [r0, #0]
 80012d0:	b00e      	add	sp, #56	; 0x38
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	f248 508c 	movw	r0, #34188	; 0x858c
 80012d8:	f6c0 0000 	movt	r0, #2048	; 0x800
 80012dc:	f006 fef2 	bl	80080c4 <_ZN4core9panicking11panic_const24panic_const_shl_overflow17h7d1dfb79ee113705E>

080012e0 <_ZN58_$LT$PIN$u20$as$u20$stm32f4xx_hal..gpio..exti..ExtiPin$GT$21make_interrupt_source28_$u7b$$u7b$closure$u7d$$u7d$17hff715bd6c4c276deE>:
 80012e0:	b580      	push	{r7, lr}
 80012e2:	466f      	mov	r7, sp
 80012e4:	b08e      	sub	sp, #56	; 0x38
 80012e6:	9304      	str	r3, [sp, #16]
 80012e8:	9007      	str	r0, [sp, #28]
 80012ea:	9108      	str	r1, [sp, #32]
 80012ec:	9209      	str	r2, [sp, #36]	; 0x24
 80012ee:	930a      	str	r3, [sp, #40]	; 0x28
 80012f0:	920b      	str	r2, [sp, #44]	; 0x2c
 80012f2:	6810      	ldr	r0, [r2, #0]
 80012f4:	9005      	str	r0, [sp, #20]
 80012f6:	9807      	ldr	r0, [sp, #28]
 80012f8:	7800      	ldrb	r0, [r0, #0]
 80012fa:	4601      	mov	r1, r0
 80012fc:	9106      	str	r1, [sp, #24]
 80012fe:	281f      	cmp	r0, #31
 8001300:	d812      	bhi.n	8001328 <_ZN58_$LT$PIN$u20$as$u20$stm32f4xx_hal..gpio..exti..ExtiPin$GT$21make_interrupt_source28_$u7b$$u7b$closure$u7d$$u7d$17hff715bd6c4c276deE+0x48>
 8001302:	e7ff      	b.n	8001304 <_ZN58_$LT$PIN$u20$as$u20$stm32f4xx_hal..gpio..exti..ExtiPin$GT$21make_interrupt_source28_$u7b$$u7b$closure$u7d$$u7d$17hff715bd6c4c276deE+0x24>
 8001304:	9805      	ldr	r0, [sp, #20]
 8001306:	9906      	ldr	r1, [sp, #24]
 8001308:	f001 021f 	and.w	r2, r1, #31
 800130c:	210f      	movs	r1, #15
 800130e:	4091      	lsls	r1, r2
 8001310:	4388      	bics	r0, r1
 8001312:	9001      	str	r0, [sp, #4]
 8001314:	9807      	ldr	r0, [sp, #28]
 8001316:	9908      	ldr	r1, [sp, #32]
 8001318:	6809      	ldr	r1, [r1, #0]
 800131a:	9102      	str	r1, [sp, #8]
 800131c:	7800      	ldrb	r0, [r0, #0]
 800131e:	4601      	mov	r1, r0
 8001320:	9103      	str	r1, [sp, #12]
 8001322:	2820      	cmp	r0, #32
 8001324:	d306      	bcc.n	8001334 <_ZN58_$LT$PIN$u20$as$u20$stm32f4xx_hal..gpio..exti..ExtiPin$GT$21make_interrupt_source28_$u7b$$u7b$closure$u7d$$u7d$17hff715bd6c4c276deE+0x54>
 8001326:	e012      	b.n	800134e <_ZN58_$LT$PIN$u20$as$u20$stm32f4xx_hal..gpio..exti..ExtiPin$GT$21make_interrupt_source28_$u7b$$u7b$closure$u7d$$u7d$17hff715bd6c4c276deE+0x6e>
 8001328:	f248 509c 	movw	r0, #34204	; 0x859c
 800132c:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001330:	f006 fec8 	bl	80080c4 <_ZN4core9panicking11panic_const24panic_const_shl_overflow17h7d1dfb79ee113705E>
 8001334:	9804      	ldr	r0, [sp, #16]
 8001336:	9901      	ldr	r1, [sp, #4]
 8001338:	9a02      	ldr	r2, [sp, #8]
 800133a:	9b03      	ldr	r3, [sp, #12]
 800133c:	f003 031f 	and.w	r3, r3, #31
 8001340:	409a      	lsls	r2, r3
 8001342:	4311      	orrs	r1, r2
 8001344:	900c      	str	r0, [sp, #48]	; 0x30
 8001346:	910d      	str	r1, [sp, #52]	; 0x34
 8001348:	6001      	str	r1, [r0, #0]
 800134a:	b00e      	add	sp, #56	; 0x38
 800134c:	bd80      	pop	{r7, pc}
 800134e:	f248 50ac 	movw	r0, #34220	; 0x85ac
 8001352:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001356:	f006 feb5 	bl	80080c4 <_ZN4core9panicking11panic_const24panic_const_shl_overflow17h7d1dfb79ee113705E>

0800135a <_ZN58_$LT$PIN$u20$as$u20$stm32f4xx_hal..gpio..exti..ExtiPin$GT$27clear_interrupt_pending_bit28_$u7b$$u7b$closure$u7d$$u7d$17hd06b5e59cce02a36E>:
 800135a:	b580      	push	{r7, lr}
 800135c:	466f      	mov	r7, sp
 800135e:	b086      	sub	sp, #24
 8001360:	9100      	str	r1, [sp, #0]
 8001362:	9001      	str	r0, [sp, #4]
 8001364:	9102      	str	r1, [sp, #8]
 8001366:	9801      	ldr	r0, [sp, #4]
 8001368:	9005      	str	r0, [sp, #20]
 800136a:	2000      	movs	r0, #0
 800136c:	b940      	cbnz	r0, 8001380 <_ZN58_$LT$PIN$u20$as$u20$stm32f4xx_hal..gpio..exti..ExtiPin$GT$27clear_interrupt_pending_bit28_$u7b$$u7b$closure$u7d$$u7d$17hd06b5e59cce02a36E+0x26>
 800136e:	e7ff      	b.n	8001370 <_ZN58_$LT$PIN$u20$as$u20$stm32f4xx_hal..gpio..exti..ExtiPin$GT$27clear_interrupt_pending_bit28_$u7b$$u7b$closure$u7d$$u7d$17hd06b5e59cce02a36E+0x16>
 8001370:	9800      	ldr	r0, [sp, #0]
 8001372:	9003      	str	r0, [sp, #12]
 8001374:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001378:	9104      	str	r1, [sp, #16]
 800137a:	6001      	str	r1, [r0, #0]
 800137c:	b006      	add	sp, #24
 800137e:	bd80      	pop	{r7, pc}
 8001380:	f248 50bc 	movw	r0, #34236	; 0x85bc
 8001384:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001388:	f006 fe9c 	bl	80080c4 <_ZN4core9panicking11panic_const24panic_const_shl_overflow17h7d1dfb79ee113705E>

0800138c <_ZN89_$LT$stm32f4_staging..stm32f401..gpioa..moder..MODER0$u20$as$u20$core..cmp..PartialEq$GT$2eq17h9b5402db58c104d0E>:
 800138c:	b083      	sub	sp, #12
 800138e:	9000      	str	r0, [sp, #0]
 8001390:	9101      	str	r1, [sp, #4]
 8001392:	7800      	ldrb	r0, [r0, #0]
 8001394:	f88d 000a 	strb.w	r0, [sp, #10]
 8001398:	7809      	ldrb	r1, [r1, #0]
 800139a:	f88d 100b 	strb.w	r1, [sp, #11]
 800139e:	1a40      	subs	r0, r0, r1
 80013a0:	fab0 f080 	clz	r0, r0
 80013a4:	0940      	lsrs	r0, r0, #5
 80013a6:	b003      	add	sp, #12
 80013a8:	4770      	bx	lr

080013aa <_ZN4core4cell13Cell$LT$T$GT$3get17h8efe93522909cd57E>:
 80013aa:	b082      	sub	sp, #8
 80013ac:	9000      	str	r0, [sp, #0]
 80013ae:	9001      	str	r0, [sp, #4]
 80013b0:	6800      	ldr	r0, [r0, #0]
 80013b2:	b002      	add	sp, #8
 80013b4:	4770      	bx	lr

080013b6 <_ZN4core4cell13Cell$LT$T$GT$3set17h6bc084b996115b9fE>:
 80013b6:	b085      	sub	sp, #20
 80013b8:	9000      	str	r0, [sp, #0]
 80013ba:	9101      	str	r1, [sp, #4]
 80013bc:	9002      	str	r0, [sp, #8]
 80013be:	9003      	str	r0, [sp, #12]
 80013c0:	6802      	ldr	r2, [r0, #0]
 80013c2:	9204      	str	r2, [sp, #16]
 80013c4:	6001      	str	r1, [r0, #0]
 80013c6:	b005      	add	sp, #20
 80013c8:	4770      	bx	lr

080013ca <_ZN4core4cell16RefCell$LT$T$GT$10borrow_mut17h8297c25bc97563c6E>:
 80013ca:	b580      	push	{r7, lr}
 80013cc:	466f      	mov	r7, sp
 80013ce:	b088      	sub	sp, #32
 80013d0:	9101      	str	r1, [sp, #4]
 80013d2:	9004      	str	r0, [sp, #16]
 80013d4:	f000 f80e 	bl	80013f4 <_ZN4core4cell16RefCell$LT$T$GT$14try_borrow_mut17h14967f19ec9bd306E>
 80013d8:	9002      	str	r0, [sp, #8]
 80013da:	9103      	str	r1, [sp, #12]
 80013dc:	9802      	ldr	r0, [sp, #8]
 80013de:	b130      	cbz	r0, 80013ee <_ZN4core4cell16RefCell$LT$T$GT$10borrow_mut17h8297c25bc97563c6E+0x24>
 80013e0:	e7ff      	b.n	80013e2 <_ZN4core4cell16RefCell$LT$T$GT$10borrow_mut17h8297c25bc97563c6E+0x18>
 80013e2:	9802      	ldr	r0, [sp, #8]
 80013e4:	9903      	ldr	r1, [sp, #12]
 80013e6:	9006      	str	r0, [sp, #24]
 80013e8:	9107      	str	r1, [sp, #28]
 80013ea:	b008      	add	sp, #32
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	9801      	ldr	r0, [sp, #4]
 80013f0:	f005 fd5f 	bl	8006eb2 <_ZN4core4cell22panic_already_borrowed17h8ed9a151d192a447E>

080013f4 <_ZN4core4cell16RefCell$LT$T$GT$14try_borrow_mut17h14967f19ec9bd306E>:
 80013f4:	b580      	push	{r7, lr}
 80013f6:	466f      	mov	r7, sp
 80013f8:	b094      	sub	sp, #80	; 0x50
 80013fa:	9002      	str	r0, [sp, #8]
 80013fc:	9006      	str	r0, [sp, #24]
 80013fe:	f04f 31ff 	mov.w	r1, #4294967295
 8001402:	9107      	str	r1, [sp, #28]
 8001404:	9108      	str	r1, [sp, #32]
 8001406:	9109      	str	r1, [sp, #36]	; 0x24
 8001408:	910a      	str	r1, [sp, #40]	; 0x28
 800140a:	900b      	str	r0, [sp, #44]	; 0x2c
 800140c:	900c      	str	r0, [sp, #48]	; 0x30
 800140e:	6800      	ldr	r0, [r0, #0]
 8001410:	b990      	cbnz	r0, 8001438 <_ZN4core4cell16RefCell$LT$T$GT$14try_borrow_mut17h14967f19ec9bd306E+0x44>
 8001412:	e7ff      	b.n	8001414 <_ZN4core4cell16RefCell$LT$T$GT$14try_borrow_mut17h14967f19ec9bd306E+0x20>
 8001414:	9802      	ldr	r0, [sp, #8]
 8001416:	900d      	str	r0, [sp, #52]	; 0x34
 8001418:	900e      	str	r0, [sp, #56]	; 0x38
 800141a:	6801      	ldr	r1, [r0, #0]
 800141c:	910f      	str	r1, [sp, #60]	; 0x3c
 800141e:	f04f 31ff 	mov.w	r1, #4294967295
 8001422:	6001      	str	r1, [r0, #0]
 8001424:	9005      	str	r0, [sp, #20]
 8001426:	9905      	ldr	r1, [sp, #20]
 8001428:	9100      	str	r1, [sp, #0]
 800142a:	9110      	str	r1, [sp, #64]	; 0x40
 800142c:	3004      	adds	r0, #4
 800142e:	9011      	str	r0, [sp, #68]	; 0x44
 8001430:	4601      	mov	r1, r0
 8001432:	9101      	str	r1, [sp, #4]
 8001434:	9012      	str	r0, [sp, #72]	; 0x48
 8001436:	e002      	b.n	800143e <_ZN4core4cell16RefCell$LT$T$GT$14try_borrow_mut17h14967f19ec9bd306E+0x4a>
 8001438:	2000      	movs	r0, #0
 800143a:	9003      	str	r0, [sp, #12]
 800143c:	e009      	b.n	8001452 <_ZN4core4cell16RefCell$LT$T$GT$14try_borrow_mut17h14967f19ec9bd306E+0x5e>
 800143e:	9801      	ldr	r0, [sp, #4]
 8001440:	f7ff f8e2 	bl	8000608 <_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked18precondition_check17h248a73345b15702aE>
 8001444:	e7ff      	b.n	8001446 <_ZN4core4cell16RefCell$LT$T$GT$14try_borrow_mut17h14967f19ec9bd306E+0x52>
 8001446:	9800      	ldr	r0, [sp, #0]
 8001448:	9901      	ldr	r1, [sp, #4]
 800144a:	9113      	str	r1, [sp, #76]	; 0x4c
 800144c:	9103      	str	r1, [sp, #12]
 800144e:	9004      	str	r0, [sp, #16]
 8001450:	e7ff      	b.n	8001452 <_ZN4core4cell16RefCell$LT$T$GT$14try_borrow_mut17h14967f19ec9bd306E+0x5e>
 8001452:	9803      	ldr	r0, [sp, #12]
 8001454:	9904      	ldr	r1, [sp, #16]
 8001456:	b014      	add	sp, #80	; 0x50
 8001458:	bd80      	pop	{r7, pc}

0800145a <_ZN4core4cell16RefCell$LT$T$GT$7replace17h8fea71fba23ba809E>:
 800145a:	b580      	push	{r7, lr}
 800145c:	466f      	mov	r7, sp
 800145e:	b08e      	sub	sp, #56	; 0x38
 8001460:	9201      	str	r2, [sp, #4]
 8001462:	460a      	mov	r2, r1
 8001464:	9202      	str	r2, [sp, #8]
 8001466:	9007      	str	r0, [sp, #28]
 8001468:	f807 1c16 	strb.w	r1, [r7, #-22]
 800146c:	f7ff ffc2 	bl	80013f4 <_ZN4core4cell16RefCell$LT$T$GT$14try_borrow_mut17h14967f19ec9bd306E>
 8001470:	9005      	str	r0, [sp, #20]
 8001472:	9106      	str	r1, [sp, #24]
 8001474:	9805      	ldr	r0, [sp, #20]
 8001476:	b1c8      	cbz	r0, 80014ac <_ZN4core4cell16RefCell$LT$T$GT$7replace17h8fea71fba23ba809E+0x52>
 8001478:	e7ff      	b.n	800147a <_ZN4core4cell16RefCell$LT$T$GT$7replace17h8fea71fba23ba809E+0x20>
 800147a:	9902      	ldr	r1, [sp, #8]
 800147c:	9a05      	ldr	r2, [sp, #20]
 800147e:	9806      	ldr	r0, [sp, #24]
 8001480:	9203      	str	r2, [sp, #12]
 8001482:	9004      	str	r0, [sp, #16]
 8001484:	a803      	add	r0, sp, #12
 8001486:	9009      	str	r0, [sp, #36]	; 0x24
 8001488:	900a      	str	r0, [sp, #40]	; 0x28
 800148a:	9a03      	ldr	r2, [sp, #12]
 800148c:	920b      	str	r2, [sp, #44]	; 0x2c
 800148e:	920c      	str	r2, [sp, #48]	; 0x30
 8001490:	7813      	ldrb	r3, [r2, #0]
 8001492:	f003 0301 	and.w	r3, r3, #1
 8001496:	9300      	str	r3, [sp, #0]
 8001498:	f807 3c01 	strb.w	r3, [r7, #-1]
 800149c:	f001 0101 	and.w	r1, r1, #1
 80014a0:	7011      	strb	r1, [r2, #0]
 80014a2:	f000 fcab 	bl	8001dfc <_ZN4core3ptr116drop_in_place$LT$core..cell..RefMut$LT$core..option..Option$LT$stm32f4xx_hal..gpio..Pin$LT$_$C$13_u8$GT$$GT$$GT$$GT$17h479972a60991f7beE>
 80014a6:	9800      	ldr	r0, [sp, #0]
 80014a8:	b00e      	add	sp, #56	; 0x38
 80014aa:	bd80      	pop	{r7, pc}
 80014ac:	9801      	ldr	r0, [sp, #4]
 80014ae:	f005 fd00 	bl	8006eb2 <_ZN4core4cell22panic_already_borrowed17h8ed9a151d192a447E>

080014b2 <_ZN74_$LT$core..cell..RefMut$LT$T$GT$$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17h42d6e7598343b96dE>:
 80014b2:	b083      	sub	sp, #12
 80014b4:	9000      	str	r0, [sp, #0]
 80014b6:	9001      	str	r0, [sp, #4]
 80014b8:	6800      	ldr	r0, [r0, #0]
 80014ba:	9002      	str	r0, [sp, #8]
 80014bc:	b003      	add	sp, #12
 80014be:	4770      	bx	lr

080014c0 <_ZN8template18__cortex_m_rt_main28_$u7b$$u7b$closure$u7d$$u7d$17hffb88ec2e7b0cf1eE>:
 80014c0:	b580      	push	{r7, lr}
 80014c2:	466f      	mov	r7, sp
 80014c4:	b084      	sub	sp, #16
 80014c6:	4601      	mov	r1, r0
 80014c8:	9102      	str	r1, [sp, #8]
 80014ca:	f240 0004 	movw	r0, #4
 80014ce:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80014d2:	f7ff f85e 	bl	8000592 <_ZN10bare_metal14Mutex$LT$T$GT$6borrow17h444bb5f2033f5e6bE>
 80014d6:	2101      	movs	r1, #1
 80014d8:	f807 1c0a 	strb.w	r1, [r7, #-10]
 80014dc:	f817 1c0a 	ldrb.w	r1, [r7, #-10]
 80014e0:	f001 0101 	and.w	r1, r1, #1
 80014e4:	f248 52d8 	movw	r2, #34264	; 0x85d8
 80014e8:	f6c0 0200 	movt	r2, #2048	; 0x800
 80014ec:	f7ff ffb5 	bl	800145a <_ZN4core4cell16RefCell$LT$T$GT$7replace17h8fea71fba23ba809E>
 80014f0:	b004      	add	sp, #16
 80014f2:	bd80      	pop	{r7, pc}

080014f4 <_ZN8template18__cortex_m_rt_main28_$u7b$$u7b$closure$u7d$$u7d$17hd8e2cdaf031f0cadE>:
 80014f4:	b580      	push	{r7, lr}
 80014f6:	466f      	mov	r7, sp
 80014f8:	b082      	sub	sp, #8
 80014fa:	4601      	mov	r1, r0
 80014fc:	9101      	str	r1, [sp, #4]
 80014fe:	f240 0000 	movw	r0, #0
 8001502:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001506:	f7ff f83e 	bl	8000586 <_ZN10bare_metal14Mutex$LT$T$GT$6borrow17h12d8efbf4c64646aE>
 800150a:	f7ff ff4e 	bl	80013aa <_ZN4core4cell13Cell$LT$T$GT$3get17h8efe93522909cd57E>
 800150e:	b002      	add	sp, #8
 8001510:	bd80      	pop	{r7, pc}

08001512 <_ZN8template18__cortex_m_rt_main28_$u7b$$u7b$closure$u7d$$u7d$17hd1bf743da7a2b862E>:
 8001512:	b580      	push	{r7, lr}
 8001514:	466f      	mov	r7, sp
 8001516:	b082      	sub	sp, #8
 8001518:	4601      	mov	r1, r0
 800151a:	9101      	str	r1, [sp, #4]
 800151c:	f240 0000 	movw	r0, #0
 8001520:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001524:	f7ff f82f 	bl	8000586 <_ZN10bare_metal14Mutex$LT$T$GT$6borrow17h12d8efbf4c64646aE>
 8001528:	f7ff ff3f 	bl	80013aa <_ZN4core4cell13Cell$LT$T$GT$3get17h8efe93522909cd57E>
 800152c:	b002      	add	sp, #8
 800152e:	bd80      	pop	{r7, pc}

08001530 <_ZN8template23__cortex_m_rt_EXTI15_1028_$u7b$$u7b$closure$u7d$$u7d$17h67e2aa689e879236E>:
 8001530:	b580      	push	{r7, lr}
 8001532:	466f      	mov	r7, sp
 8001534:	b096      	sub	sp, #88	; 0x58
 8001536:	4601      	mov	r1, r0
 8001538:	9104      	str	r1, [sp, #16]
 800153a:	910b      	str	r1, [sp, #44]	; 0x2c
 800153c:	f240 0000 	movw	r0, #0
 8001540:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001544:	9005      	str	r0, [sp, #20]
 8001546:	f7ff f81e 	bl	8000586 <_ZN10bare_metal14Mutex$LT$T$GT$6borrow17h12d8efbf4c64646aE>
 800154a:	9904      	ldr	r1, [sp, #16]
 800154c:	4602      	mov	r2, r0
 800154e:	9805      	ldr	r0, [sp, #20]
 8001550:	9206      	str	r2, [sp, #24]
 8001552:	f7ff f818 	bl	8000586 <_ZN10bare_metal14Mutex$LT$T$GT$6borrow17h12d8efbf4c64646aE>
 8001556:	f7ff ff28 	bl	80013aa <_ZN4core4cell13Cell$LT$T$GT$3get17h8efe93522909cd57E>
 800155a:	f5a0 71fa 	sub.w	r1, r0, #500	; 0x1f4
 800155e:	9107      	str	r1, [sp, #28]
 8001560:	f5b0 7ffa 	cmp.w	r0, #500	; 0x1f4
 8001564:	d311      	bcc.n	800158a <_ZN8template23__cortex_m_rt_EXTI15_1028_$u7b$$u7b$closure$u7d$$u7d$17h67e2aa689e879236E+0x5a>
 8001566:	e7ff      	b.n	8001568 <_ZN8template23__cortex_m_rt_EXTI15_1028_$u7b$$u7b$closure$u7d$$u7d$17h67e2aa689e879236E+0x38>
 8001568:	9907      	ldr	r1, [sp, #28]
 800156a:	9806      	ldr	r0, [sp, #24]
 800156c:	f7ff ff23 	bl	80013b6 <_ZN4core4cell13Cell$LT$T$GT$3set17h6bc084b996115b9fE>
 8001570:	9904      	ldr	r1, [sp, #16]
 8001572:	f240 0000 	movw	r0, #0
 8001576:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800157a:	f7ff f804 	bl	8000586 <_ZN10bare_metal14Mutex$LT$T$GT$6borrow17h12d8efbf4c64646aE>
 800157e:	f7ff ff14 	bl	80013aa <_ZN4core4cell13Cell$LT$T$GT$3get17h8efe93522909cd57E>
 8001582:	f5b0 7ffa 	cmp.w	r0, #500	; 0x1f4
 8001586:	d355      	bcc.n	8001634 <_ZN8template23__cortex_m_rt_EXTI15_1028_$u7b$$u7b$closure$u7d$$u7d$17h67e2aa689e879236E+0x104>
 8001588:	e005      	b.n	8001596 <_ZN8template23__cortex_m_rt_EXTI15_1028_$u7b$$u7b$closure$u7d$$u7d$17h67e2aa689e879236E+0x66>
 800158a:	f248 50e8 	movw	r0, #34280	; 0x85e8
 800158e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001592:	f006 fd5e 	bl	8008052 <_ZN4core9panicking11panic_const24panic_const_sub_overflow17h655aa7502feebde5E>
 8001596:	9904      	ldr	r1, [sp, #16]
 8001598:	f240 0004 	movw	r0, #4
 800159c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80015a0:	f7fe fff7 	bl	8000592 <_ZN10bare_metal14Mutex$LT$T$GT$6borrow17h444bb5f2033f5e6bE>
 80015a4:	f248 51f8 	movw	r1, #34296	; 0x85f8
 80015a8:	f6c0 0100 	movt	r1, #2048	; 0x800
 80015ac:	f7ff ff0d 	bl	80013ca <_ZN4core4cell16RefCell$LT$T$GT$10borrow_mut17h8297c25bc97563c6E>
 80015b0:	9008      	str	r0, [sp, #32]
 80015b2:	9109      	str	r1, [sp, #36]	; 0x24
 80015b4:	a808      	add	r0, sp, #32
 80015b6:	f7ff ff7c 	bl	80014b2 <_ZN74_$LT$core..cell..RefMut$LT$T$GT$$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17h42d6e7598343b96dE>
 80015ba:	f000 fca8 	bl	8001f0e <_ZN4core6option15Option$LT$T$GT$6as_mut17ha34c95246e7f4469E>
 80015be:	900c      	str	r0, [sp, #48]	; 0x30
 80015c0:	980c      	ldr	r0, [sp, #48]	; 0x30
 80015c2:	b930      	cbnz	r0, 80015d2 <_ZN8template23__cortex_m_rt_EXTI15_1028_$u7b$$u7b$closure$u7d$$u7d$17h67e2aa689e879236E+0xa2>
 80015c4:	e7ff      	b.n	80015c6 <_ZN8template23__cortex_m_rt_EXTI15_1028_$u7b$$u7b$closure$u7d$$u7d$17h67e2aa689e879236E+0x96>
 80015c6:	f248 6008 	movw	r0, #34312	; 0x8608
 80015ca:	f6c0 0000 	movt	r0, #2048	; 0x800
 80015ce:	f005 fc8a 	bl	8006ee6 <_ZN4core6option13unwrap_failed17he8f5396282508463E>
 80015d2:	980c      	ldr	r0, [sp, #48]	; 0x30
 80015d4:	9002      	str	r0, [sp, #8]
 80015d6:	900d      	str	r0, [sp, #52]	; 0x34
 80015d8:	900e      	str	r0, [sp, #56]	; 0x38
 80015da:	f643 4100 	movw	r1, #15360	; 0x3c00
 80015de:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80015e2:	9112      	str	r1, [sp, #72]	; 0x48
 80015e4:	f643 4114 	movw	r1, #15380	; 0x3c14
 80015e8:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80015ec:	9103      	str	r1, [sp, #12]
 80015ee:	9110      	str	r1, [sp, #64]	; 0x40
 80015f0:	9011      	str	r0, [sp, #68]	; 0x44
 80015f2:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80015f6:	f2c0 007f 	movt	r0, #127	; 0x7f
 80015fa:	f000 f977 	bl	80018ec <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17hff0a30f9d5639543E>
 80015fe:	4601      	mov	r1, r0
 8001600:	2000      	movs	r0, #0
 8001602:	9001      	str	r0, [sp, #4]
 8001604:	f000 f97d 	bl	8001902 <_ZN46_$LT$u32$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h264f2d095c3a539dE>
 8001608:	9901      	ldr	r1, [sp, #4]
 800160a:	f000 f974 	bl	80018f6 <_ZN45_$LT$u32$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h04ecc2e3e0e8c1e1E>
 800160e:	4601      	mov	r1, r0
 8001610:	9802      	ldr	r0, [sp, #8]
 8001612:	910f      	str	r1, [sp, #60]	; 0x3c
 8001614:	a90f      	add	r1, sp, #60	; 0x3c
 8001616:	f7ff fea0 	bl	800135a <_ZN58_$LT$PIN$u20$as$u20$stm32f4xx_hal..gpio..exti..ExtiPin$GT$27clear_interrupt_pending_bit28_$u7b$$u7b$closure$u7d$$u7d$17hd06b5e59cce02a36E>
 800161a:	4601      	mov	r1, r0
 800161c:	9803      	ldr	r0, [sp, #12]
 800161e:	6809      	ldr	r1, [r1, #0]
 8001620:	9013      	str	r0, [sp, #76]	; 0x4c
 8001622:	9114      	str	r1, [sp, #80]	; 0x50
 8001624:	9015      	str	r0, [sp, #84]	; 0x54
 8001626:	f005 fb4c 	bl	8006cc2 <_ZN4core3ptr14write_volatile17hc6769b4b417bf8b9E>
 800162a:	a808      	add	r0, sp, #32
 800162c:	f000 fbe6 	bl	8001dfc <_ZN4core3ptr116drop_in_place$LT$core..cell..RefMut$LT$core..option..Option$LT$stm32f4xx_hal..gpio..Pin$LT$_$C$13_u8$GT$$GT$$GT$$GT$17h479972a60991f7beE>
 8001630:	b016      	add	sp, #88	; 0x58
 8001632:	bd80      	pop	{r7, pc}
 8001634:	9904      	ldr	r1, [sp, #16]
 8001636:	f240 0000 	movw	r0, #0
 800163a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800163e:	f7fe ffa2 	bl	8000586 <_ZN10bare_metal14Mutex$LT$T$GT$6borrow17h12d8efbf4c64646aE>
 8001642:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8001646:	f7ff feb6 	bl	80013b6 <_ZN4core4cell13Cell$LT$T$GT$3set17h6bc084b996115b9fE>
 800164a:	e7a4      	b.n	8001596 <_ZN8template23__cortex_m_rt_EXTI15_1028_$u7b$$u7b$closure$u7d$$u7d$17h67e2aa689e879236E+0x66>

0800164c <_ZN13stm32f4xx_hal5timer100_$LT$impl$u20$stm32f4xx_hal..timer..sealed..General$u20$for$u20$stm32f4_staging..stm32f401..TIM1$GT$13set_prescaler28_$u7b$$u7b$closure$u7d$$u7d$17h19d4066333fc7f39E>:
 800164c:	b580      	push	{r7, lr}
 800164e:	466f      	mov	r7, sp
 8001650:	b08e      	sub	sp, #56	; 0x38
 8001652:	460a      	mov	r2, r1
 8001654:	9003      	str	r0, [sp, #12]
 8001656:	9204      	str	r2, [sp, #16]
 8001658:	920b      	str	r2, [sp, #44]	; 0x2c
 800165a:	920c      	str	r2, [sp, #48]	; 0x30
 800165c:	2100      	movs	r1, #0
 800165e:	f807 1c03 	strb.w	r1, [r7, #-3]
 8001662:	9803      	ldr	r0, [sp, #12]
 8001664:	8800      	ldrh	r0, [r0, #0]
 8001666:	9001      	str	r0, [sp, #4]
 8001668:	9205      	str	r2, [sp, #20]
 800166a:	f88d 1018 	strb.w	r1, [sp, #24]
 800166e:	f827 0c1a 	strh.w	r0, [r7, #-26]
 8001672:	9208      	str	r2, [sp, #32]
 8001674:	f88d 1024 	strb.w	r1, [sp, #36]	; 0x24
 8001678:	f827 0c0e 	strh.w	r0, [r7, #-14]
 800167c:	9808      	ldr	r0, [sp, #32]
 800167e:	9000      	str	r0, [sp, #0]
 8001680:	f005 f907 	bl	8006892 <_ZN15stm32f4_staging7generic8mask_u3217hde6fc4a1303956abE>
 8001684:	f89d 1024 	ldrb.w	r1, [sp, #36]	; 0x24
 8001688:	f000 f955 	bl	8001936 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17headca2689882f40eE>
 800168c:	f000 f92e 	bl	80018ec <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17hff0a30f9d5639543E>
 8001690:	4601      	mov	r1, r0
 8001692:	9800      	ldr	r0, [sp, #0]
 8001694:	f000 f945 	bl	8001922 <_ZN52_$LT$u32$u20$as$u20$core..ops..bit..BitAndAssign$GT$13bitand_assign17hdb060cbf9d195fa6E>
 8001698:	9801      	ldr	r0, [sp, #4]
 800169a:	9908      	ldr	r1, [sp, #32]
 800169c:	9102      	str	r1, [sp, #8]
 800169e:	f827 0c02 	strh.w	r0, [r7, #-2]
 80016a2:	f005 f8f6 	bl	8006892 <_ZN15stm32f4_staging7generic8mask_u3217hde6fc4a1303956abE>
 80016a6:	4601      	mov	r1, r0
 80016a8:	9801      	ldr	r0, [sp, #4]
 80016aa:	f000 f92a 	bl	8001902 <_ZN46_$LT$u32$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h264f2d095c3a539dE>
 80016ae:	f89d 1024 	ldrb.w	r1, [sp, #36]	; 0x24
 80016b2:	f000 f940 	bl	8001936 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17headca2689882f40eE>
 80016b6:	4601      	mov	r1, r0
 80016b8:	9802      	ldr	r0, [sp, #8]
 80016ba:	f000 f928 	bl	800190e <_ZN51_$LT$u32$u20$as$u20$core..ops..bit..BitOrAssign$GT$12bitor_assign17h0fdd03c610374d6bE>
 80016be:	9808      	ldr	r0, [sp, #32]
 80016c0:	b00e      	add	sp, #56	; 0x38
 80016c2:	bd80      	pop	{r7, pc}

080016c4 <_ZN13stm32f4xx_hal5timer100_$LT$impl$u20$stm32f4xx_hal..timer..sealed..General$u20$for$u20$stm32f4_staging..stm32f401..TIM1$GT$14trigger_update28_$u7b$$u7b$closure$u7d$$u7d$17h646aa29ed36e1c73E>:
 80016c4:	b580      	push	{r7, lr}
 80016c6:	466f      	mov	r7, sp
 80016c8:	b08a      	sub	sp, #40	; 0x28
 80016ca:	9003      	str	r0, [sp, #12]
 80016cc:	9104      	str	r1, [sp, #16]
 80016ce:	9107      	str	r1, [sp, #28]
 80016d0:	9108      	str	r1, [sp, #32]
 80016d2:	2002      	movs	r0, #2
 80016d4:	f807 0c01 	strb.w	r0, [r7, #-1]
 80016d8:	9105      	str	r1, [sp, #20]
 80016da:	f88d 0018 	strb.w	r0, [sp, #24]
 80016de:	9805      	ldr	r0, [sp, #20]
 80016e0:	9001      	str	r0, [sp, #4]
 80016e2:	f89d 1018 	ldrb.w	r1, [sp, #24]
 80016e6:	2001      	movs	r0, #1
 80016e8:	f000 f925 	bl	8001936 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17headca2689882f40eE>
 80016ec:	f000 f8fe 	bl	80018ec <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17hff0a30f9d5639543E>
 80016f0:	4601      	mov	r1, r0
 80016f2:	9801      	ldr	r0, [sp, #4]
 80016f4:	f000 f915 	bl	8001922 <_ZN52_$LT$u32$u20$as$u20$core..ops..bit..BitAndAssign$GT$13bitand_assign17hdb060cbf9d195fa6E>
 80016f8:	9805      	ldr	r0, [sp, #20]
 80016fa:	b00a      	add	sp, #40	; 0x28
 80016fc:	bd80      	pop	{r7, pc}

080016fe <_ZN13stm32f4xx_hal5timer100_$LT$impl$u20$stm32f4xx_hal..timer..sealed..General$u20$for$u20$stm32f4_staging..stm32f401..TIM1$GT$14trigger_update28_$u7b$$u7b$closure$u7d$$u7d$17h9c9f05eaac2fbfdfE>:
 80016fe:	b580      	push	{r7, lr}
 8001700:	466f      	mov	r7, sp
 8001702:	b08a      	sub	sp, #40	; 0x28
 8001704:	9003      	str	r0, [sp, #12]
 8001706:	9104      	str	r1, [sp, #16]
 8001708:	9107      	str	r1, [sp, #28]
 800170a:	9108      	str	r1, [sp, #32]
 800170c:	2002      	movs	r0, #2
 800170e:	f807 0c01 	strb.w	r0, [r7, #-1]
 8001712:	9105      	str	r1, [sp, #20]
 8001714:	f88d 0018 	strb.w	r0, [sp, #24]
 8001718:	9805      	ldr	r0, [sp, #20]
 800171a:	9001      	str	r0, [sp, #4]
 800171c:	f89d 1018 	ldrb.w	r1, [sp, #24]
 8001720:	2001      	movs	r0, #1
 8001722:	f000 f908 	bl	8001936 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17headca2689882f40eE>
 8001726:	4601      	mov	r1, r0
 8001728:	9801      	ldr	r0, [sp, #4]
 800172a:	f000 f8f0 	bl	800190e <_ZN51_$LT$u32$u20$as$u20$core..ops..bit..BitOrAssign$GT$12bitor_assign17h0fdd03c610374d6bE>
 800172e:	9805      	ldr	r0, [sp, #20]
 8001730:	b00a      	add	sp, #40	; 0x28
 8001732:	bd80      	pop	{r7, pc}

08001734 <_ZN13stm32f4xx_hal5timer100_$LT$impl$u20$stm32f4xx_hal..timer..sealed..General$u20$for$u20$stm32f4_staging..stm32f401..TIM1$GT$14trigger_update28_$u7b$$u7b$closure$u7d$$u7d$17hcdd4357a7e1886caE>:
 8001734:	b580      	push	{r7, lr}
 8001736:	466f      	mov	r7, sp
 8001738:	b088      	sub	sp, #32
 800173a:	4601      	mov	r1, r0
 800173c:	9102      	str	r1, [sp, #8]
 800173e:	9105      	str	r1, [sp, #20]
 8001740:	9106      	str	r1, [sp, #24]
 8001742:	2000      	movs	r0, #0
 8001744:	f807 0c01 	strb.w	r0, [r7, #-1]
 8001748:	9103      	str	r1, [sp, #12]
 800174a:	f88d 0010 	strb.w	r0, [sp, #16]
 800174e:	9803      	ldr	r0, [sp, #12]
 8001750:	9000      	str	r0, [sp, #0]
 8001752:	f89d 1010 	ldrb.w	r1, [sp, #16]
 8001756:	2001      	movs	r0, #1
 8001758:	f000 f8ed 	bl	8001936 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17headca2689882f40eE>
 800175c:	4601      	mov	r1, r0
 800175e:	9800      	ldr	r0, [sp, #0]
 8001760:	f000 f8d5 	bl	800190e <_ZN51_$LT$u32$u20$as$u20$core..ops..bit..BitOrAssign$GT$12bitor_assign17h0fdd03c610374d6bE>
 8001764:	9803      	ldr	r0, [sp, #12]
 8001766:	b008      	add	sp, #32
 8001768:	bd80      	pop	{r7, pc}

0800176a <_ZN13stm32f4xx_hal5timer100_$LT$impl$u20$stm32f4xx_hal..timer..sealed..General$u20$for$u20$stm32f4_staging..stm32f401..TIM1$GT$15start_one_pulse28_$u7b$$u7b$closure$u7d$$u7d$17h47ca4e3a972a89e7E>:
 800176a:	b580      	push	{r7, lr}
 800176c:	466f      	mov	r7, sp
 800176e:	b08c      	sub	sp, #48	; 0x30
 8001770:	9003      	str	r0, [sp, #12]
 8001772:	9104      	str	r1, [sp, #16]
 8001774:	9105      	str	r1, [sp, #20]
 8001776:	2008      	movs	r0, #8
 8001778:	9006      	str	r0, [sp, #24]
 800177a:	6008      	str	r0, [r1, #0]
 800177c:	9109      	str	r1, [sp, #36]	; 0x24
 800177e:	910a      	str	r1, [sp, #40]	; 0x28
 8001780:	2000      	movs	r0, #0
 8001782:	f807 0c01 	strb.w	r0, [r7, #-1]
 8001786:	9107      	str	r1, [sp, #28]
 8001788:	f88d 0020 	strb.w	r0, [sp, #32]
 800178c:	9807      	ldr	r0, [sp, #28]
 800178e:	9001      	str	r0, [sp, #4]
 8001790:	f89d 1020 	ldrb.w	r1, [sp, #32]
 8001794:	2001      	movs	r0, #1
 8001796:	f000 f8ce 	bl	8001936 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17headca2689882f40eE>
 800179a:	4601      	mov	r1, r0
 800179c:	9801      	ldr	r0, [sp, #4]
 800179e:	f000 f8b6 	bl	800190e <_ZN51_$LT$u32$u20$as$u20$core..ops..bit..BitOrAssign$GT$12bitor_assign17h0fdd03c610374d6bE>
 80017a2:	9807      	ldr	r0, [sp, #28]
 80017a4:	b00c      	add	sp, #48	; 0x30
 80017a6:	bd80      	pop	{r7, pc}

080017a8 <_ZN13stm32f4xx_hal5timer21FTimer$LT$TIM$C$_$GT$3new17h179c5b00a1812ebeE>:
 80017a8:	b580      	push	{r7, lr}
 80017aa:	466f      	mov	r7, sp
 80017ac:	b084      	sub	sp, #16
 80017ae:	9001      	str	r0, [sp, #4]
 80017b0:	9003      	str	r0, [sp, #12]
 80017b2:	f000 f997 	bl	8001ae4 <_ZN13stm32f4xx_hal3rcc2f46Enable16enable_unchecked17h3485507c62ca2f36E>
 80017b6:	f000 f97d 	bl	8001ab4 <_ZN13stm32f4xx_hal3rcc2f45Reset15reset_unchecked17hd509c09d8f33b8f2E>
 80017ba:	9901      	ldr	r1, [sp, #4]
 80017bc:	1fb8      	subs	r0, r7, #6
 80017be:	f000 f805 	bl	80017cc <_ZN13stm32f4xx_hal5timer21FTimer$LT$TIM$C$_$GT$9configure17hdea15f930780b34bE>
 80017c2:	b004      	add	sp, #16
 80017c4:	bd80      	pop	{r7, pc}

080017c6 <_ZN13stm32f4xx_hal5timer21FTimer$LT$TIM$C$_$GT$5delay17hcc2b63e4af40f582E>:
 80017c6:	b081      	sub	sp, #4
 80017c8:	b001      	add	sp, #4
 80017ca:	4770      	bx	lr

080017cc <_ZN13stm32f4xx_hal5timer21FTimer$LT$TIM$C$_$GT$9configure17hdea15f930780b34bE>:
 80017cc:	b580      	push	{r7, lr}
 80017ce:	466f      	mov	r7, sp
 80017d0:	b098      	sub	sp, #96	; 0x60
 80017d2:	9106      	str	r1, [sp, #24]
 80017d4:	4601      	mov	r1, r0
 80017d6:	9806      	ldr	r0, [sp, #24]
 80017d8:	9107      	str	r1, [sp, #28]
 80017da:	9109      	str	r1, [sp, #36]	; 0x24
 80017dc:	900a      	str	r0, [sp, #40]	; 0x28
 80017de:	f000 f9c0 	bl	8001b62 <_ZN55_$LT$T$u20$as$u20$stm32f4xx_hal..rcc..BusTimerClock$GT$11timer_clock17h56847b20ae488cb1E>
 80017e2:	9008      	str	r0, [sp, #32]
 80017e4:	a808      	add	r0, sp, #32
 80017e6:	f005 f835 	bl	8006854 <_ZN5fugit4rate23Rate$LT$u32$C$_$C$_$GT$3raw17h22158c4a3151c800E>
 80017ea:	f647 01d5 	movw	r1, #30933	; 0x78d5
 80017ee:	f2c2 61e9 	movt	r1, #9961	; 0x26e9
 80017f2:	4348      	muls	r0, r1
 80017f4:	ea4f 00f0 	mov.w	r0, r0, ror #3
 80017f8:	f648 1137 	movw	r1, #35127	; 0x8937
 80017fc:	f2c0 0141 	movt	r1, #65	; 0x41
 8001800:	4288      	cmp	r0, r1
 8001802:	d813      	bhi.n	800182c <_ZN13stm32f4xx_hal5timer21FTimer$LT$TIM$C$_$GT$9configure17hdea15f930780b34bE+0x60>
 8001804:	e7ff      	b.n	8001806 <_ZN13stm32f4xx_hal5timer21FTimer$LT$TIM$C$_$GT$9configure17hdea15f930780b34bE+0x3a>
 8001806:	a808      	add	r0, sp, #32
 8001808:	f005 f824 	bl	8006854 <_ZN5fugit4rate23Rate$LT$u32$C$_$C$_$GT$3raw17h22158c4a3151c800E>
 800180c:	f644 51d3 	movw	r1, #19923	; 0x4dd3
 8001810:	f2c1 0162 	movt	r1, #4194	; 0x1062
 8001814:	fba0 0201 	umull	r0, r2, r0, r1
 8001818:	0990      	lsrs	r0, r2, #6
 800181a:	900b      	str	r0, [sp, #44]	; 0x2c
 800181c:	f04f 31ff 	mov.w	r1, #4294967295
 8001820:	eb01 1192 	add.w	r1, r1, r2, lsr #6
 8001824:	9105      	str	r1, [sp, #20]
 8001826:	2800      	cmp	r0, #0
 8001828:	d05a      	beq.n	80018e0 <_ZN13stm32f4xx_hal5timer21FTimer$LT$TIM$C$_$GT$9configure17hdea15f930780b34bE+0x114>
 800182a:	e00a      	b.n	8001842 <_ZN13stm32f4xx_hal5timer21FTimer$LT$TIM$C$_$GT$9configure17hdea15f930780b34bE+0x76>
 800182c:	f248 60a0 	movw	r0, #34464	; 0x86a0
 8001830:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001834:	f248 62c8 	movw	r2, #34504	; 0x86c8
 8001838:	f6c0 0200 	movt	r2, #2048	; 0x800
 800183c:	2127      	movs	r1, #39	; 0x27
 800183e:	f005 fb97 	bl	8006f70 <_ZN4core9panicking5panic17h3d328557175627ceE>
 8001842:	9805      	ldr	r0, [sp, #20]
 8001844:	f000 fb21 	bl	8001e8a <_ZN4core7convert3num67_$LT$impl$u20$core..convert..TryFrom$LT$u32$GT$$u20$for$u20$u16$GT$8try_from17h3a5bf2d9f24fb8adE>
 8001848:	f8ad 0048 	strh.w	r0, [sp, #72]	; 0x48
 800184c:	f8ad 104a 	strh.w	r1, [sp, #74]	; 0x4a
 8001850:	f8bd 0048 	ldrh.w	r0, [sp, #72]	; 0x48
 8001854:	b198      	cbz	r0, 800187e <_ZN13stm32f4xx_hal5timer21FTimer$LT$TIM$C$_$GT$9configure17hdea15f930780b34bE+0xb2>
 8001856:	e7ff      	b.n	8001858 <_ZN13stm32f4xx_hal5timer21FTimer$LT$TIM$C$_$GT$9configure17hdea15f930780b34bE+0x8c>
 8001858:	f248 6090 	movw	r0, #34448	; 0x8690
 800185c:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001860:	4669      	mov	r1, sp
 8001862:	6008      	str	r0, [r1, #0]
 8001864:	f248 60e8 	movw	r0, #34536	; 0x86e8
 8001868:	f6c0 0000 	movt	r0, #2048	; 0x800
 800186c:	f248 63d8 	movw	r3, #34520	; 0x86d8
 8001870:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001874:	212b      	movs	r1, #43	; 0x2b
 8001876:	f1a7 0213 	sub.w	r2, r7, #19
 800187a:	f005 fbc1 	bl	8007000 <_ZN4core6result13unwrap_failed17h155735d8bdfe0abbE>
 800187e:	9807      	ldr	r0, [sp, #28]
 8001880:	f8bd 104a 	ldrh.w	r1, [sp, #74]	; 0x4a
 8001884:	f827 1c12 	strh.w	r1, [r7, #-18]
 8001888:	f827 1c2e 	strh.w	r1, [r7, #-46]
 800188c:	900d      	str	r0, [sp, #52]	; 0x34
 800188e:	9017      	str	r0, [sp, #92]	; 0x5c
 8001890:	2000      	movs	r0, #0
 8001892:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8001896:	9011      	str	r0, [sp, #68]	; 0x44
 8001898:	2028      	movs	r0, #40	; 0x28
 800189a:	f2c4 0001 	movt	r0, #16385	; 0x4001
 800189e:	9004      	str	r0, [sp, #16]
 80018a0:	900f      	str	r0, [sp, #60]	; 0x3c
 80018a2:	f1a7 002e 	sub.w	r0, r7, #46	; 0x2e
 80018a6:	9003      	str	r0, [sp, #12]
 80018a8:	9010      	str	r0, [sp, #64]	; 0x40
 80018aa:	2000      	movs	r0, #0
 80018ac:	9002      	str	r0, [sp, #8]
 80018ae:	f000 f81d 	bl	80018ec <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17hff0a30f9d5639543E>
 80018b2:	4601      	mov	r1, r0
 80018b4:	9802      	ldr	r0, [sp, #8]
 80018b6:	f000 f824 	bl	8001902 <_ZN46_$LT$u32$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h264f2d095c3a539dE>
 80018ba:	9902      	ldr	r1, [sp, #8]
 80018bc:	f000 f81b 	bl	80018f6 <_ZN45_$LT$u32$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h04ecc2e3e0e8c1e1E>
 80018c0:	4601      	mov	r1, r0
 80018c2:	9803      	ldr	r0, [sp, #12]
 80018c4:	910e      	str	r1, [sp, #56]	; 0x38
 80018c6:	a90e      	add	r1, sp, #56	; 0x38
 80018c8:	f7ff fec0 	bl	800164c <_ZN13stm32f4xx_hal5timer100_$LT$impl$u20$stm32f4xx_hal..timer..sealed..General$u20$for$u20$stm32f4_staging..stm32f401..TIM1$GT$13set_prescaler28_$u7b$$u7b$closure$u7d$$u7d$17h19d4066333fc7f39E>
 80018cc:	4601      	mov	r1, r0
 80018ce:	9804      	ldr	r0, [sp, #16]
 80018d0:	6809      	ldr	r1, [r1, #0]
 80018d2:	9014      	str	r0, [sp, #80]	; 0x50
 80018d4:	9115      	str	r1, [sp, #84]	; 0x54
 80018d6:	9016      	str	r0, [sp, #88]	; 0x58
 80018d8:	f005 f9f3 	bl	8006cc2 <_ZN4core3ptr14write_volatile17hc6769b4b417bf8b9E>
 80018dc:	b018      	add	sp, #96	; 0x60
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	f248 6080 	movw	r0, #34432	; 0x8680
 80018e4:	f6c0 0000 	movt	r0, #2048	; 0x800
 80018e8:	f006 fbb3 	bl	8008052 <_ZN4core9panicking11panic_const24panic_const_sub_overflow17h655aa7502feebde5E>

080018ec <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17hff0a30f9d5639543E>:
 80018ec:	b081      	sub	sp, #4
 80018ee:	9000      	str	r0, [sp, #0]
 80018f0:	43c0      	mvns	r0, r0
 80018f2:	b001      	add	sp, #4
 80018f4:	4770      	bx	lr

080018f6 <_ZN45_$LT$u32$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h04ecc2e3e0e8c1e1E>:
 80018f6:	b082      	sub	sp, #8
 80018f8:	9000      	str	r0, [sp, #0]
 80018fa:	9101      	str	r1, [sp, #4]
 80018fc:	4308      	orrs	r0, r1
 80018fe:	b002      	add	sp, #8
 8001900:	4770      	bx	lr

08001902 <_ZN46_$LT$u32$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h264f2d095c3a539dE>:
 8001902:	b082      	sub	sp, #8
 8001904:	9000      	str	r0, [sp, #0]
 8001906:	9101      	str	r1, [sp, #4]
 8001908:	4008      	ands	r0, r1
 800190a:	b002      	add	sp, #8
 800190c:	4770      	bx	lr

0800190e <_ZN51_$LT$u32$u20$as$u20$core..ops..bit..BitOrAssign$GT$12bitor_assign17h0fdd03c610374d6bE>:
 800190e:	b082      	sub	sp, #8
 8001910:	460a      	mov	r2, r1
 8001912:	4601      	mov	r1, r0
 8001914:	9100      	str	r1, [sp, #0]
 8001916:	9201      	str	r2, [sp, #4]
 8001918:	6808      	ldr	r0, [r1, #0]
 800191a:	4310      	orrs	r0, r2
 800191c:	6008      	str	r0, [r1, #0]
 800191e:	b002      	add	sp, #8
 8001920:	4770      	bx	lr

08001922 <_ZN52_$LT$u32$u20$as$u20$core..ops..bit..BitAndAssign$GT$13bitand_assign17hdb060cbf9d195fa6E>:
 8001922:	b082      	sub	sp, #8
 8001924:	460a      	mov	r2, r1
 8001926:	4601      	mov	r1, r0
 8001928:	9100      	str	r1, [sp, #0]
 800192a:	9201      	str	r2, [sp, #4]
 800192c:	6808      	ldr	r0, [r1, #0]
 800192e:	4010      	ands	r0, r2
 8001930:	6008      	str	r0, [r1, #0]
 8001932:	b002      	add	sp, #8
 8001934:	4770      	bx	lr

08001936 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17headca2689882f40eE>:
 8001936:	b580      	push	{r7, lr}
 8001938:	466f      	mov	r7, sp
 800193a:	b084      	sub	sp, #16
 800193c:	4602      	mov	r2, r0
 800193e:	9200      	str	r2, [sp, #0]
 8001940:	b2c8      	uxtb	r0, r1
 8001942:	460b      	mov	r3, r1
 8001944:	9301      	str	r3, [sp, #4]
 8001946:	9202      	str	r2, [sp, #8]
 8001948:	f807 1c01 	strb.w	r1, [r7, #-1]
 800194c:	281f      	cmp	r0, #31
 800194e:	d807      	bhi.n	8001960 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17headca2689882f40eE+0x2a>
 8001950:	e7ff      	b.n	8001952 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17headca2689882f40eE+0x1c>
 8001952:	9800      	ldr	r0, [sp, #0]
 8001954:	9901      	ldr	r1, [sp, #4]
 8001956:	f001 011f 	and.w	r1, r1, #31
 800195a:	4088      	lsls	r0, r1
 800195c:	b004      	add	sp, #16
 800195e:	bd80      	pop	{r7, pc}
 8001960:	f248 7084 	movw	r0, #34692	; 0x8784
 8001964:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001968:	f006 fbac 	bl	80080c4 <_ZN4core9panicking11panic_const24panic_const_shl_overflow17h7d1dfb79ee113705E>

0800196c <_ZN15stm32f4_staging9stm32f40111Peripherals4take17h563e934390591ec4E>:
 800196c:	b580      	push	{r7, lr}
 800196e:	466f      	mov	r7, sp
 8001970:	f000 f88e 	bl	8001a90 <_ZN16critical_section4with17hd95783b2427a40f5E>
 8001974:	bd80      	pop	{r7, pc}

08001976 <_ZN15stm32f4_staging9stm32f40111Peripherals5steal17h803366b361809a64E>:
 8001976:	b580      	push	{r7, lr}
 8001978:	466f      	mov	r7, sp
 800197a:	f240 010c 	movw	r1, #12
 800197e:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8001982:	2001      	movs	r0, #1
 8001984:	7008      	strb	r0, [r1, #0]
 8001986:	f005 f8f2 	bl	8006b6e <_ZN15stm32f4_staging9stm32f40110ADC_COMMON5steal17he050bfed3632aeefE>
 800198a:	f005 f8f1 	bl	8006b70 <_ZN15stm32f4_staging9stm32f4014ADC15steal17hdd6a956d686d901fE>
 800198e:	f005 f8f0 	bl	8006b72 <_ZN15stm32f4_staging9stm32f4013CRC5steal17hdee6ce974f372ddaE>
 8001992:	f005 f8ef 	bl	8006b74 <_ZN15stm32f4_staging9stm32f4016DBGMCU5steal17hc875b0da18802d03E>
 8001996:	f005 f8ee 	bl	8006b76 <_ZN15stm32f4_staging9stm32f4014EXTI5steal17hedf6ec20ce0e319fE>
 800199a:	f005 f8ed 	bl	8006b78 <_ZN15stm32f4_staging9stm32f4015FLASH5steal17h08bdfcff1b7cddc1E>
 800199e:	f005 f8ec 	bl	8006b7a <_ZN15stm32f4_staging9stm32f4014IWDG5steal17h6814269bacba7b4cE>
 80019a2:	f005 f8eb 	bl	8006b7c <_ZN15stm32f4_staging9stm32f40113OTG_FS_DEVICE5steal17hcf0b8355083a8188E>
 80019a6:	f005 f8ea 	bl	8006b7e <_ZN15stm32f4_staging9stm32f40113OTG_FS_GLOBAL5steal17h2b15aafa6c356de8E>
 80019aa:	f005 f8e9 	bl	8006b80 <_ZN15stm32f4_staging9stm32f40111OTG_FS_HOST5steal17hfc25711ebd284654E>
 80019ae:	f005 f8e8 	bl	8006b82 <_ZN15stm32f4_staging9stm32f40113OTG_FS_PWRCLK5steal17hd9999057f35ea13bE>
 80019b2:	f005 f8e7 	bl	8006b84 <_ZN15stm32f4_staging9stm32f4013PWR5steal17hcd3794da3796076aE>
 80019b6:	f005 f8e6 	bl	8006b86 <_ZN15stm32f4_staging9stm32f4013RCC5steal17h9eb49d1f1566b59cE>
 80019ba:	f005 f8e5 	bl	8006b88 <_ZN15stm32f4_staging9stm32f4013RTC5steal17h9c179be27bc4122dE>
 80019be:	f005 f8e4 	bl	8006b8a <_ZN15stm32f4_staging9stm32f4014SDIO5steal17hcb9cd086b0d44222E>
 80019c2:	f005 f8e3 	bl	8006b8c <_ZN15stm32f4_staging9stm32f4016SYSCFG5steal17hc5518a93beeda483E>
 80019c6:	f005 f8e2 	bl	8006b8e <_ZN15stm32f4_staging9stm32f4014TIM15steal17hc0e6d54ac85ea440E>
 80019ca:	f005 f8e1 	bl	8006b90 <_ZN15stm32f4_staging9stm32f4015TIM105steal17h9e235e86d7e6f2c9E>
 80019ce:	f005 f8e0 	bl	8006b92 <_ZN15stm32f4_staging9stm32f4015TIM115steal17hd1a6f6c249f1784dE>
 80019d2:	f005 f8df 	bl	8006b94 <_ZN15stm32f4_staging9stm32f4014TIM25steal17hb0efcfbb0e845d85E>
 80019d6:	f005 f8de 	bl	8006b96 <_ZN15stm32f4_staging9stm32f4014TIM35steal17hda847f892699c7d5E>
 80019da:	f005 f8dd 	bl	8006b98 <_ZN15stm32f4_staging9stm32f4014TIM45steal17h6abe7f1004fc770dE>
 80019de:	f005 f8dc 	bl	8006b9a <_ZN15stm32f4_staging9stm32f4014TIM55steal17h995d9825f6bc9041E>
 80019e2:	f005 f8db 	bl	8006b9c <_ZN15stm32f4_staging9stm32f4014TIM95steal17h0e24ba8f6343a57aE>
 80019e6:	f005 f8da 	bl	8006b9e <_ZN15stm32f4_staging9stm32f4016USART15steal17h63d92809a694af34E>
 80019ea:	f005 f8d9 	bl	8006ba0 <_ZN15stm32f4_staging9stm32f4016USART25steal17hccb1595f8b98b780E>
 80019ee:	f005 f8d8 	bl	8006ba2 <_ZN15stm32f4_staging9stm32f4016USART65steal17hcf46c961cfce0ce3E>
 80019f2:	f005 f8d7 	bl	8006ba4 <_ZN15stm32f4_staging9stm32f4014WWDG5steal17h38b14568afdf8043E>
 80019f6:	f005 f8d6 	bl	8006ba6 <_ZN15stm32f4_staging9stm32f4014DMA25steal17h63eedf0122ed4b90E>
 80019fa:	f005 f8d5 	bl	8006ba8 <_ZN15stm32f4_staging9stm32f4014DMA15steal17he84ebe92abfb6099E>
 80019fe:	f005 f8d4 	bl	8006baa <_ZN15stm32f4_staging9stm32f4015GPIOH5steal17h97e77825bdb7a42cE>
 8001a02:	f005 f8d3 	bl	8006bac <_ZN15stm32f4_staging9stm32f4015GPIOE5steal17h2a2c988d22be001dE>
 8001a06:	f005 f8d2 	bl	8006bae <_ZN15stm32f4_staging9stm32f4015GPIOD5steal17hc3980ce48245ee22E>
 8001a0a:	f005 f8d1 	bl	8006bb0 <_ZN15stm32f4_staging9stm32f4015GPIOC5steal17h2db796611ab48657E>
 8001a0e:	f005 f8d0 	bl	8006bb2 <_ZN15stm32f4_staging9stm32f4015GPIOB5steal17h4ac73418de7d7bd8E>
 8001a12:	f005 f8cf 	bl	8006bb4 <_ZN15stm32f4_staging9stm32f4015GPIOA5steal17h41c3fc8cbe5b35c1E>
 8001a16:	f005 f8ce 	bl	8006bb6 <_ZN15stm32f4_staging9stm32f4014I2C15steal17h96f5dfaf76d63a9bE>
 8001a1a:	f005 f8cd 	bl	8006bb8 <_ZN15stm32f4_staging9stm32f4014I2C35steal17he44bd06c960fbf6fE>
 8001a1e:	f005 f8cc 	bl	8006bba <_ZN15stm32f4_staging9stm32f4014I2C25steal17h93c83780145c7319E>
 8001a22:	f005 f8cb 	bl	8006bbc <_ZN15stm32f4_staging9stm32f4014SPI15steal17hf69c817f8cfee129E>
 8001a26:	f005 f8ca 	bl	8006bbe <_ZN15stm32f4_staging9stm32f4017I2S2EXT5steal17he493b02ce5a9c7d6E>
 8001a2a:	f005 f8c9 	bl	8006bc0 <_ZN15stm32f4_staging9stm32f4017I2S3EXT5steal17h6eec6c3f73ddce28E>
 8001a2e:	f005 f8c8 	bl	8006bc2 <_ZN15stm32f4_staging9stm32f4014SPI25steal17h792dec8d7619adc7E>
 8001a32:	f005 f8c7 	bl	8006bc4 <_ZN15stm32f4_staging9stm32f4014SPI35steal17hcb33427dbefae5f5E>
 8001a36:	f005 f8c6 	bl	8006bc6 <_ZN15stm32f4_staging9stm32f4014SPI45steal17h580608a1f8c4a79aE>
 8001a3a:	f005 f8c5 	bl	8006bc8 <_ZN15stm32f4_staging9stm32f4013FPU5steal17hd4da4f6add90041bE>
 8001a3e:	f005 f8c4 	bl	8006bca <_ZN15stm32f4_staging9stm32f4013STK5steal17hf6f221075550dc97E>
 8001a42:	f005 f8c3 	bl	8006bcc <_ZN15stm32f4_staging9stm32f4019NVIC_STIR5steal17h740026287dc295c9E>
 8001a46:	f005 f8c2 	bl	8006bce <_ZN15stm32f4_staging9stm32f4019FPU_CPACR5steal17h8a3fe68c5d35fe1fE>
 8001a4a:	f005 f8c1 	bl	8006bd0 <_ZN15stm32f4_staging9stm32f4019SCB_ACTRL5steal17h887eb6ffe74eb919E>
 8001a4e:	bd80      	pop	{r7, pc}

08001a50 <_ZN43_$LT$u32$u20$as$u20$fugit..rate..ExtU32$GT$3MHz17h4e853f26f40f3768E>:
 8001a50:	b580      	push	{r7, lr}
 8001a52:	466f      	mov	r7, sp
 8001a54:	b082      	sub	sp, #8
 8001a56:	9001      	str	r0, [sp, #4]
 8001a58:	f000 f802 	bl	8001a60 <_ZN5fugit4rate23Rate$LT$u32$C$_$C$_$GT$3MHz17h3c206738fe08b5a3E>
 8001a5c:	b002      	add	sp, #8
 8001a5e:	bd80      	pop	{r7, pc}

08001a60 <_ZN5fugit4rate23Rate$LT$u32$C$_$C$_$GT$3MHz17h3c206738fe08b5a3E>:
 8001a60:	b580      	push	{r7, lr}
 8001a62:	466f      	mov	r7, sp
 8001a64:	b082      	sub	sp, #8
 8001a66:	9001      	str	r0, [sp, #4]
 8001a68:	f244 2140 	movw	r1, #16960	; 0x4240
 8001a6c:	f2c0 010f 	movt	r1, #15
 8001a70:	fba0 1001 	umull	r1, r0, r0, r1
 8001a74:	9100      	str	r1, [sp, #0]
 8001a76:	b928      	cbnz	r0, 8001a84 <_ZN5fugit4rate23Rate$LT$u32$C$_$C$_$GT$3MHz17h3c206738fe08b5a3E+0x24>
 8001a78:	e7ff      	b.n	8001a7a <_ZN5fugit4rate23Rate$LT$u32$C$_$C$_$GT$3MHz17h3c206738fe08b5a3E+0x1a>
 8001a7a:	9800      	ldr	r0, [sp, #0]
 8001a7c:	f004 feef 	bl	800685e <_ZN5fugit4rate23Rate$LT$u32$C$_$C$_$GT$8from_raw17h4dfb6adeb9c3a2f3E>
 8001a80:	b002      	add	sp, #8
 8001a82:	bd80      	pop	{r7, pc}
 8001a84:	f248 70f0 	movw	r0, #34800	; 0x87f0
 8001a88:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001a8c:	f006 faf4 	bl	8008078 <_ZN4core9panicking11panic_const24panic_const_mul_overflow17hd3d29f8f054ee19bE>

08001a90 <_ZN16critical_section4with17hd95783b2427a40f5E>:
 8001a90:	b580      	push	{r7, lr}
 8001a92:	466f      	mov	r7, sp
 8001a94:	b082      	sub	sp, #8
 8001a96:	f005 f9d3 	bl	8006e40 <_critical_section_1_0_acquire>
 8001a9a:	f807 0c01 	strb.w	r0, [r7, #-1]
 8001a9e:	f807 0c03 	strb.w	r0, [r7, #-3]
 8001aa2:	f000 f839 	bl	8001b18 <_ZN15stm32f4_staging9stm32f40111Peripherals4take28_$u7b$$u7b$closure$u7d$$u7d$17hc46f8977ba49ca11E>
 8001aa6:	9000      	str	r0, [sp, #0]
 8001aa8:	1ef8      	subs	r0, r7, #3
 8001aaa:	f000 f9b8 	bl	8001e1e <_ZN4core3ptr50drop_in_place$LT$critical_section..with..Guard$GT$17hbb61852d2ea008eeE>
 8001aae:	9800      	ldr	r0, [sp, #0]
 8001ab0:	b002      	add	sp, #8
 8001ab2:	bd80      	pop	{r7, pc}

08001ab4 <_ZN13stm32f4xx_hal3rcc2f45Reset15reset_unchecked17hd509c09d8f33b8f2E>:
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	466f      	mov	r7, sp
 8001ab8:	b084      	sub	sp, #16
 8001aba:	f643 0000 	movw	r0, #14336	; 0x3800
 8001abe:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8001ac2:	9000      	str	r0, [sp, #0]
 8001ac4:	9002      	str	r0, [sp, #8]
 8001ac6:	9003      	str	r0, [sp, #12]
 8001ac8:	f003 fedc 	bl	8005884 <_ZN13stm32f4xx_hal3rcc2f44APB24rstr17h803037462b0327c6E>
 8001acc:	2100      	movs	r1, #0
 8001ace:	9101      	str	r1, [sp, #4]
 8001ad0:	f001 fc3e 	bl	8003350 <_ZN13stm32f4xx_hal2bb3set17hdf15f0ceb6627530E>
 8001ad4:	9800      	ldr	r0, [sp, #0]
 8001ad6:	f003 fed5 	bl	8005884 <_ZN13stm32f4xx_hal3rcc2f44APB24rstr17h803037462b0327c6E>
 8001ada:	9901      	ldr	r1, [sp, #4]
 8001adc:	f001 fc0c 	bl	80032f8 <_ZN13stm32f4xx_hal2bb5clear17h905cc3b21b81804cE>
 8001ae0:	b004      	add	sp, #16
 8001ae2:	bd80      	pop	{r7, pc}

08001ae4 <_ZN13stm32f4xx_hal3rcc2f46Enable16enable_unchecked17h3485507c62ca2f36E>:
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	466f      	mov	r7, sp
 8001ae8:	b082      	sub	sp, #8
 8001aea:	f643 0000 	movw	r0, #14336	; 0x3800
 8001aee:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8001af2:	9000      	str	r0, [sp, #0]
 8001af4:	9001      	str	r0, [sp, #4]
 8001af6:	f003 febf 	bl	8005878 <_ZN13stm32f4xx_hal3rcc2f44APB23enr17h1147e7813ca1a2c7E>
 8001afa:	2100      	movs	r1, #0
 8001afc:	f001 fc1d 	bl	800333a <_ZN13stm32f4xx_hal2bb3set17ha5766432cd126a5bE>
 8001b00:	f7fe fd93 	bl	800062a <_ZN8cortex_m3asm3dsb17hdf01c6031a464b82E>
 8001b04:	b002      	add	sp, #8
 8001b06:	bd80      	pop	{r7, pc}

08001b08 <_ZN13stm32f4xx_hal5timer8TimerExt8delay_ms17h9c6f65b169bdae09E>:
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	466f      	mov	r7, sp
 8001b0c:	b082      	sub	sp, #8
 8001b0e:	9001      	str	r0, [sp, #4]
 8001b10:	f000 f81d 	bl	8001b4e <_ZN54_$LT$TIM$u20$as$u20$stm32f4xx_hal..timer..TimerExt$GT$5delay17haf90e81827c30a26E>
 8001b14:	b002      	add	sp, #8
 8001b16:	bd80      	pop	{r7, pc}

08001b18 <_ZN15stm32f4_staging9stm32f40111Peripherals4take28_$u7b$$u7b$closure$u7d$$u7d$17hc46f8977ba49ca11E>:
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	466f      	mov	r7, sp
 8001b1c:	b082      	sub	sp, #8
 8001b1e:	f240 000c 	movw	r0, #12
 8001b22:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001b26:	7800      	ldrb	r0, [r0, #0]
 8001b28:	07c0      	lsls	r0, r0, #31
 8001b2a:	b930      	cbnz	r0, 8001b3a <_ZN15stm32f4_staging9stm32f40111Peripherals4take28_$u7b$$u7b$closure$u7d$$u7d$17hc46f8977ba49ca11E+0x22>
 8001b2c:	e7ff      	b.n	8001b2e <_ZN15stm32f4_staging9stm32f40111Peripherals4take28_$u7b$$u7b$closure$u7d$$u7d$17hc46f8977ba49ca11E+0x16>
 8001b2e:	f7ff ff22 	bl	8001976 <_ZN15stm32f4_staging9stm32f40111Peripherals5steal17h803366b361809a64E>
 8001b32:	2001      	movs	r0, #1
 8001b34:	f807 0c03 	strb.w	r0, [r7, #-3]
 8001b38:	e003      	b.n	8001b42 <_ZN15stm32f4_staging9stm32f40111Peripherals4take28_$u7b$$u7b$closure$u7d$$u7d$17hc46f8977ba49ca11E+0x2a>
 8001b3a:	2000      	movs	r0, #0
 8001b3c:	f807 0c03 	strb.w	r0, [r7, #-3]
 8001b40:	e7ff      	b.n	8001b42 <_ZN15stm32f4_staging9stm32f40111Peripherals4take28_$u7b$$u7b$closure$u7d$$u7d$17hc46f8977ba49ca11E+0x2a>
 8001b42:	f817 0c03 	ldrb.w	r0, [r7, #-3]
 8001b46:	f000 0001 	and.w	r0, r0, #1
 8001b4a:	b002      	add	sp, #8
 8001b4c:	bd80      	pop	{r7, pc}

08001b4e <_ZN54_$LT$TIM$u20$as$u20$stm32f4xx_hal..timer..TimerExt$GT$5delay17haf90e81827c30a26E>:
 8001b4e:	b580      	push	{r7, lr}
 8001b50:	466f      	mov	r7, sp
 8001b52:	b082      	sub	sp, #8
 8001b54:	9001      	str	r0, [sp, #4]
 8001b56:	f7ff fe27 	bl	80017a8 <_ZN13stm32f4xx_hal5timer21FTimer$LT$TIM$C$_$GT$3new17h179c5b00a1812ebeE>
 8001b5a:	f7ff fe34 	bl	80017c6 <_ZN13stm32f4xx_hal5timer21FTimer$LT$TIM$C$_$GT$5delay17hcc2b63e4af40f582E>
 8001b5e:	b002      	add	sp, #8
 8001b60:	bd80      	pop	{r7, pc}

08001b62 <_ZN55_$LT$T$u20$as$u20$stm32f4xx_hal..rcc..BusTimerClock$GT$11timer_clock17h56847b20ae488cb1E>:
 8001b62:	b580      	push	{r7, lr}
 8001b64:	466f      	mov	r7, sp
 8001b66:	b082      	sub	sp, #8
 8001b68:	9001      	str	r0, [sp, #4]
 8001b6a:	f002 fd80 	bl	800466e <_ZN82_$LT$stm32f4xx_hal..rcc..f4..APB2$u20$as$u20$stm32f4xx_hal..rcc..BusTimerClock$GT$11timer_clock17hea3401f261d2f232E>
 8001b6e:	b002      	add	sp, #8
 8001b70:	bd80      	pop	{r7, pc}

08001b72 <_ZN13stm32f4xx_hal5timer5delay20Delay$LT$TIM$C$_$GT$5delay17he0534b8eb189efb4E>:
 8001b72:	b580      	push	{r7, lr}
 8001b74:	466f      	mov	r7, sp
 8001b76:	b0d4      	sub	sp, #336	; 0x150
 8001b78:	900c      	str	r0, [sp, #48]	; 0x30
 8001b7a:	910d      	str	r1, [sp, #52]	; 0x34
 8001b7c:	900f      	str	r0, [sp, #60]	; 0x3c
 8001b7e:	a80d      	add	r0, sp, #52	; 0x34
 8001b80:	f004 fb73 	bl	800626a <_ZN5fugit8duration27Duration$LT$u32$C$_$C$_$GT$5ticks17h49ce5545a4a0630dE>
 8001b84:	900e      	str	r0, [sp, #56]	; 0x38
 8001b86:	980e      	ldr	r0, [sp, #56]	; 0x38
 8001b88:	2801      	cmp	r0, #1
 8001b8a:	d803      	bhi.n	8001b94 <_ZN13stm32f4xx_hal5timer5delay20Delay$LT$TIM$C$_$GT$5delay17he0534b8eb189efb4E+0x22>
 8001b8c:	e7ff      	b.n	8001b8e <_ZN13stm32f4xx_hal5timer5delay20Delay$LT$TIM$C$_$GT$5delay17he0534b8eb189efb4E+0x1c>
 8001b8e:	980e      	ldr	r0, [sp, #56]	; 0x38
 8001b90:	b170      	cbz	r0, 8001bb0 <_ZN13stm32f4xx_hal5timer5delay20Delay$LT$TIM$C$_$GT$5delay17he0534b8eb189efb4E+0x3e>
 8001b92:	e00f      	b.n	8001bb4 <_ZN13stm32f4xx_hal5timer5delay20Delay$LT$TIM$C$_$GT$5delay17he0534b8eb189efb4E+0x42>
 8001b94:	980e      	ldr	r0, [sp, #56]	; 0x38
 8001b96:	1e41      	subs	r1, r0, #1
 8001b98:	910b      	str	r1, [sp, #44]	; 0x2c
 8001b9a:	b118      	cbz	r0, 8001ba4 <_ZN13stm32f4xx_hal5timer5delay20Delay$LT$TIM$C$_$GT$5delay17he0534b8eb189efb4E+0x32>
 8001b9c:	e7ff      	b.n	8001b9e <_ZN13stm32f4xx_hal5timer5delay20Delay$LT$TIM$C$_$GT$5delay17he0534b8eb189efb4E+0x2c>
 8001b9e:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8001ba0:	900e      	str	r0, [sp, #56]	; 0x38
 8001ba2:	e7f4      	b.n	8001b8e <_ZN13stm32f4xx_hal5timer5delay20Delay$LT$TIM$C$_$GT$5delay17he0534b8eb189efb4E+0x1c>
 8001ba4:	f648 006c 	movw	r0, #34924	; 0x886c
 8001ba8:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001bac:	f006 fa51 	bl	8008052 <_ZN4core9panicking11panic_const24panic_const_sub_overflow17h655aa7502feebde5E>
 8001bb0:	b054      	add	sp, #336	; 0x150
 8001bb2:	bd80      	pop	{r7, pc}
 8001bb4:	980e      	ldr	r0, [sp, #56]	; 0x38
 8001bb6:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001bba:	f003 ffdb 	bl	8005b74 <_ZN4core3cmp3Ord3min17hdb5b89acf031ad7eE>
 8001bbe:	4601      	mov	r1, r0
 8001bc0:	980c      	ldr	r0, [sp, #48]	; 0x30
 8001bc2:	9109      	str	r1, [sp, #36]	; 0x24
 8001bc4:	9110      	str	r1, [sp, #64]	; 0x40
 8001bc6:	f000 f915 	bl	8001df4 <_ZN94_$LT$stm32f4xx_hal..timer..delay..Delay$LT$T$C$_$GT$$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17h2658a15b9a673e4dE>
 8001bca:	9909      	ldr	r1, [sp, #36]	; 0x24
 8001bcc:	9116      	str	r1, [sp, #88]	; 0x58
 8001bce:	9017      	str	r0, [sp, #92]	; 0x5c
 8001bd0:	904e      	str	r0, [sp, #312]	; 0x138
 8001bd2:	2000      	movs	r0, #0
 8001bd4:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8001bd8:	9008      	str	r0, [sp, #32]
 8001bda:	902a      	str	r0, [sp, #168]	; 0xa8
 8001bdc:	202c      	movs	r0, #44	; 0x2c
 8001bde:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8001be2:	9001      	str	r0, [sp, #4]
 8001be4:	901c      	str	r0, [sp, #112]	; 0x70
 8001be6:	a816      	add	r0, sp, #88	; 0x58
 8001be8:	9000      	str	r0, [sp, #0]
 8001bea:	901d      	str	r0, [sp, #116]	; 0x74
 8001bec:	2000      	movs	r0, #0
 8001bee:	9007      	str	r0, [sp, #28]
 8001bf0:	f7ff fe7c 	bl	80018ec <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17hff0a30f9d5639543E>
 8001bf4:	4601      	mov	r1, r0
 8001bf6:	9807      	ldr	r0, [sp, #28]
 8001bf8:	f7ff fe83 	bl	8001902 <_ZN46_$LT$u32$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h264f2d095c3a539dE>
 8001bfc:	9907      	ldr	r1, [sp, #28]
 8001bfe:	f7ff fe7a 	bl	80018f6 <_ZN45_$LT$u32$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h04ecc2e3e0e8c1e1E>
 8001c02:	4601      	mov	r1, r0
 8001c04:	9800      	ldr	r0, [sp, #0]
 8001c06:	911b      	str	r1, [sp, #108]	; 0x6c
 8001c08:	a91b      	add	r1, sp, #108	; 0x6c
 8001c0a:	f000 fa78 	bl	80020fe <_ZN13stm32f4xx_hal5timer100_$LT$impl$u20$stm32f4xx_hal..timer..sealed..General$u20$for$u20$stm32f4_staging..stm32f401..TIM1$GT$25set_auto_reload_unchecked28_$u7b$$u7b$closure$u7d$$u7d$17h2c89147fa6b6fa27E>
 8001c0e:	4601      	mov	r1, r0
 8001c10:	9801      	ldr	r0, [sp, #4]
 8001c12:	6809      	ldr	r1, [r1, #0]
 8001c14:	9048      	str	r0, [sp, #288]	; 0x120
 8001c16:	9149      	str	r1, [sp, #292]	; 0x124
 8001c18:	904a      	str	r0, [sp, #296]	; 0x128
 8001c1a:	f005 f852 	bl	8006cc2 <_ZN4core3ptr14write_volatile17hc6769b4b417bf8b9E>
 8001c1e:	980c      	ldr	r0, [sp, #48]	; 0x30
 8001c20:	f000 f8e8 	bl	8001df4 <_ZN94_$LT$stm32f4xx_hal..timer..delay..Delay$LT$T$C$_$GT$$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17h2658a15b9a673e4dE>
 8001c24:	4601      	mov	r1, r0
 8001c26:	9808      	ldr	r0, [sp, #32]
 8001c28:	9104      	str	r1, [sp, #16]
 8001c2a:	9111      	str	r1, [sp, #68]	; 0x44
 8001c2c:	9153      	str	r1, [sp, #332]	; 0x14c
 8001c2e:	902e      	str	r0, [sp, #184]	; 0xb8
 8001c30:	9024      	str	r0, [sp, #144]	; 0x90
 8001c32:	9039      	str	r0, [sp, #228]	; 0xe4
 8001c34:	903a      	str	r0, [sp, #232]	; 0xe8
 8001c36:	f004 ffd3 	bl	8006be0 <_ZN4core3ptr13read_volatile17hee64c5a39ad146b0E>
 8001c3a:	4601      	mov	r1, r0
 8001c3c:	9807      	ldr	r0, [sp, #28]
 8001c3e:	9102      	str	r1, [sp, #8]
 8001c40:	9125      	str	r1, [sp, #148]	; 0x94
 8001c42:	9122      	str	r1, [sp, #136]	; 0x88
 8001c44:	f7ff fe52 	bl	80018ec <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17hff0a30f9d5639543E>
 8001c48:	4601      	mov	r1, r0
 8001c4a:	9802      	ldr	r0, [sp, #8]
 8001c4c:	f7ff fe59 	bl	8001902 <_ZN46_$LT$u32$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h264f2d095c3a539dE>
 8001c50:	9907      	ldr	r1, [sp, #28]
 8001c52:	f7ff fe50 	bl	80018f6 <_ZN45_$LT$u32$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h04ecc2e3e0e8c1e1E>
 8001c56:	9023      	str	r0, [sp, #140]	; 0x8c
 8001c58:	a822      	add	r0, sp, #136	; 0x88
 8001c5a:	a923      	add	r1, sp, #140	; 0x8c
 8001c5c:	f7ff fd4f 	bl	80016fe <_ZN13stm32f4xx_hal5timer100_$LT$impl$u20$stm32f4xx_hal..timer..sealed..General$u20$for$u20$stm32f4_staging..stm32f401..TIM1$GT$14trigger_update28_$u7b$$u7b$closure$u7d$$u7d$17h9c9f05eaac2fbfdfE>
 8001c60:	4601      	mov	r1, r0
 8001c62:	9808      	ldr	r0, [sp, #32]
 8001c64:	6809      	ldr	r1, [r1, #0]
 8001c66:	9042      	str	r0, [sp, #264]	; 0x108
 8001c68:	9143      	str	r1, [sp, #268]	; 0x10c
 8001c6a:	9044      	str	r0, [sp, #272]	; 0x110
 8001c6c:	f005 f829 	bl	8006cc2 <_ZN4core3ptr14write_volatile17hc6769b4b417bf8b9E>
 8001c70:	9a04      	ldr	r2, [sp, #16]
 8001c72:	9807      	ldr	r0, [sp, #28]
 8001c74:	9908      	ldr	r1, [sp, #32]
 8001c76:	9252      	str	r2, [sp, #328]	; 0x148
 8001c78:	912f      	str	r1, [sp, #188]	; 0xbc
 8001c7a:	2114      	movs	r1, #20
 8001c7c:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8001c80:	9103      	str	r1, [sp, #12]
 8001c82:	911a      	str	r1, [sp, #104]	; 0x68
 8001c84:	f7ff fe32 	bl	80018ec <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17hff0a30f9d5639543E>
 8001c88:	4601      	mov	r1, r0
 8001c8a:	9807      	ldr	r0, [sp, #28]
 8001c8c:	f7ff fe39 	bl	8001902 <_ZN46_$LT$u32$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h264f2d095c3a539dE>
 8001c90:	9907      	ldr	r1, [sp, #28]
 8001c92:	f7ff fe30 	bl	80018f6 <_ZN45_$LT$u32$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h04ecc2e3e0e8c1e1E>
 8001c96:	9019      	str	r0, [sp, #100]	; 0x64
 8001c98:	a819      	add	r0, sp, #100	; 0x64
 8001c9a:	f7ff fd4b 	bl	8001734 <_ZN13stm32f4xx_hal5timer100_$LT$impl$u20$stm32f4xx_hal..timer..sealed..General$u20$for$u20$stm32f4_staging..stm32f401..TIM1$GT$14trigger_update28_$u7b$$u7b$closure$u7d$$u7d$17hcdd4357a7e1886caE>
 8001c9e:	4601      	mov	r1, r0
 8001ca0:	9803      	ldr	r0, [sp, #12]
 8001ca2:	6809      	ldr	r1, [r1, #0]
 8001ca4:	904b      	str	r0, [sp, #300]	; 0x12c
 8001ca6:	914c      	str	r1, [sp, #304]	; 0x130
 8001ca8:	904d      	str	r0, [sp, #308]	; 0x134
 8001caa:	f005 f80a 	bl	8006cc2 <_ZN4core3ptr14write_volatile17hc6769b4b417bf8b9E>
 8001cae:	9904      	ldr	r1, [sp, #16]
 8001cb0:	9808      	ldr	r0, [sp, #32]
 8001cb2:	9151      	str	r1, [sp, #324]	; 0x144
 8001cb4:	902d      	str	r0, [sp, #180]	; 0xb4
 8001cb6:	9020      	str	r0, [sp, #128]	; 0x80
 8001cb8:	903b      	str	r0, [sp, #236]	; 0xec
 8001cba:	903c      	str	r0, [sp, #240]	; 0xf0
 8001cbc:	f004 ff90 	bl	8006be0 <_ZN4core3ptr13read_volatile17hee64c5a39ad146b0E>
 8001cc0:	4601      	mov	r1, r0
 8001cc2:	9807      	ldr	r0, [sp, #28]
 8001cc4:	9105      	str	r1, [sp, #20]
 8001cc6:	9121      	str	r1, [sp, #132]	; 0x84
 8001cc8:	911e      	str	r1, [sp, #120]	; 0x78
 8001cca:	f7ff fe0f 	bl	80018ec <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17hff0a30f9d5639543E>
 8001cce:	4601      	mov	r1, r0
 8001cd0:	9805      	ldr	r0, [sp, #20]
 8001cd2:	f7ff fe16 	bl	8001902 <_ZN46_$LT$u32$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h264f2d095c3a539dE>
 8001cd6:	9907      	ldr	r1, [sp, #28]
 8001cd8:	f7ff fe0d 	bl	80018f6 <_ZN45_$LT$u32$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h04ecc2e3e0e8c1e1E>
 8001cdc:	901f      	str	r0, [sp, #124]	; 0x7c
 8001cde:	a81e      	add	r0, sp, #120	; 0x78
 8001ce0:	a91f      	add	r1, sp, #124	; 0x7c
 8001ce2:	f7ff fcef 	bl	80016c4 <_ZN13stm32f4xx_hal5timer100_$LT$impl$u20$stm32f4xx_hal..timer..sealed..General$u20$for$u20$stm32f4_staging..stm32f401..TIM1$GT$14trigger_update28_$u7b$$u7b$closure$u7d$$u7d$17h646aa29ed36e1c73E>
 8001ce6:	4601      	mov	r1, r0
 8001ce8:	9808      	ldr	r0, [sp, #32]
 8001cea:	6809      	ldr	r1, [r1, #0]
 8001cec:	9045      	str	r0, [sp, #276]	; 0x114
 8001cee:	9146      	str	r1, [sp, #280]	; 0x118
 8001cf0:	9047      	str	r0, [sp, #284]	; 0x11c
 8001cf2:	f004 ffe6 	bl	8006cc2 <_ZN4core3ptr14write_volatile17hc6769b4b417bf8b9E>
 8001cf6:	980c      	ldr	r0, [sp, #48]	; 0x30
 8001cf8:	f000 f87c 	bl	8001df4 <_ZN94_$LT$stm32f4xx_hal..timer..delay..Delay$LT$T$C$_$GT$$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17h2658a15b9a673e4dE>
 8001cfc:	4601      	mov	r1, r0
 8001cfe:	9808      	ldr	r0, [sp, #32]
 8001d00:	9112      	str	r1, [sp, #72]	; 0x48
 8001d02:	9150      	str	r1, [sp, #320]	; 0x140
 8001d04:	902c      	str	r0, [sp, #176]	; 0xb0
 8001d06:	9028      	str	r0, [sp, #160]	; 0xa0
 8001d08:	9037      	str	r0, [sp, #220]	; 0xdc
 8001d0a:	9038      	str	r0, [sp, #224]	; 0xe0
 8001d0c:	f004 ff68 	bl	8006be0 <_ZN4core3ptr13read_volatile17hee64c5a39ad146b0E>
 8001d10:	4601      	mov	r1, r0
 8001d12:	9807      	ldr	r0, [sp, #28]
 8001d14:	9106      	str	r1, [sp, #24]
 8001d16:	9129      	str	r1, [sp, #164]	; 0xa4
 8001d18:	9126      	str	r1, [sp, #152]	; 0x98
 8001d1a:	f7ff fde7 	bl	80018ec <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17hff0a30f9d5639543E>
 8001d1e:	4601      	mov	r1, r0
 8001d20:	9806      	ldr	r0, [sp, #24]
 8001d22:	f7ff fdee 	bl	8001902 <_ZN46_$LT$u32$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h264f2d095c3a539dE>
 8001d26:	9907      	ldr	r1, [sp, #28]
 8001d28:	f7ff fde5 	bl	80018f6 <_ZN45_$LT$u32$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h04ecc2e3e0e8c1e1E>
 8001d2c:	9027      	str	r0, [sp, #156]	; 0x9c
 8001d2e:	a826      	add	r0, sp, #152	; 0x98
 8001d30:	a927      	add	r1, sp, #156	; 0x9c
 8001d32:	f7ff fd1a 	bl	800176a <_ZN13stm32f4xx_hal5timer100_$LT$impl$u20$stm32f4xx_hal..timer..sealed..General$u20$for$u20$stm32f4_staging..stm32f401..TIM1$GT$15start_one_pulse28_$u7b$$u7b$closure$u7d$$u7d$17h47ca4e3a972a89e7E>
 8001d36:	4601      	mov	r1, r0
 8001d38:	9808      	ldr	r0, [sp, #32]
 8001d3a:	6809      	ldr	r1, [r1, #0]
 8001d3c:	903f      	str	r0, [sp, #252]	; 0xfc
 8001d3e:	9140      	str	r1, [sp, #256]	; 0x100
 8001d40:	9041      	str	r0, [sp, #260]	; 0x104
 8001d42:	f004 ffbe 	bl	8006cc2 <_ZN4core3ptr14write_volatile17hc6769b4b417bf8b9E>
 8001d46:	9909      	ldr	r1, [sp, #36]	; 0x24
 8001d48:	980e      	ldr	r0, [sp, #56]	; 0x38
 8001d4a:	1a42      	subs	r2, r0, r1
 8001d4c:	920a      	str	r2, [sp, #40]	; 0x28
 8001d4e:	4288      	cmp	r0, r1
 8001d50:	d303      	bcc.n	8001d5a <_ZN13stm32f4xx_hal5timer5delay20Delay$LT$TIM$C$_$GT$5delay17he0534b8eb189efb4E+0x1e8>
 8001d52:	e7ff      	b.n	8001d54 <_ZN13stm32f4xx_hal5timer5delay20Delay$LT$TIM$C$_$GT$5delay17he0534b8eb189efb4E+0x1e2>
 8001d54:	980a      	ldr	r0, [sp, #40]	; 0x28
 8001d56:	900e      	str	r0, [sp, #56]	; 0x38
 8001d58:	e005      	b.n	8001d66 <_ZN13stm32f4xx_hal5timer5delay20Delay$LT$TIM$C$_$GT$5delay17he0534b8eb189efb4E+0x1f4>
 8001d5a:	f648 007c 	movw	r0, #34940	; 0x887c
 8001d5e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001d62:	f006 f976 	bl	8008052 <_ZN4core9panicking11panic_const24panic_const_sub_overflow17h655aa7502feebde5E>
 8001d66:	980c      	ldr	r0, [sp, #48]	; 0x30
 8001d68:	f000 f840 	bl	8001dec <_ZN91_$LT$stm32f4xx_hal..timer..delay..Delay$LT$T$C$_$GT$$u20$as$u20$core..ops..deref..Deref$GT$5deref17h5c91df49110c3f96E>
 8001d6c:	9015      	str	r0, [sp, #84]	; 0x54
 8001d6e:	904f      	str	r0, [sp, #316]	; 0x13c
 8001d70:	2000      	movs	r0, #0
 8001d72:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8001d76:	902b      	str	r0, [sp, #172]	; 0xac
 8001d78:	9018      	str	r0, [sp, #96]	; 0x60
 8001d7a:	903d      	str	r0, [sp, #244]	; 0xf4
 8001d7c:	903e      	str	r0, [sp, #248]	; 0xf8
 8001d7e:	f004 ff2f 	bl	8006be0 <_ZN4core3ptr13read_volatile17hee64c5a39ad146b0E>
 8001d82:	9014      	str	r0, [sp, #80]	; 0x50
 8001d84:	a814      	add	r0, sp, #80	; 0x50
 8001d86:	9030      	str	r0, [sp, #192]	; 0xc0
 8001d88:	f89d 0050 	ldrb.w	r0, [sp, #80]	; 0x50
 8001d8c:	f000 0001 	and.w	r0, r0, #1
 8001d90:	f807 0c89 	strb.w	r0, [r7, #-137]
 8001d94:	f88d 004f 	strb.w	r0, [sp, #79]	; 0x4f
 8001d98:	f10d 004f 	add.w	r0, sp, #79	; 0x4f
 8001d9c:	9032      	str	r0, [sp, #200]	; 0xc8
 8001d9e:	9034      	str	r0, [sp, #208]	; 0xd0
 8001da0:	f648 018c 	movw	r1, #34956	; 0x888c
 8001da4:	f6c0 0100 	movt	r1, #2048	; 0x800
 8001da8:	9135      	str	r1, [sp, #212]	; 0xd4
 8001daa:	2101      	movs	r1, #1
 8001dac:	f807 1c75 	strb.w	r1, [r7, #-117]
 8001db0:	f817 1c75 	ldrb.w	r1, [r7, #-117]
 8001db4:	f001 0101 	and.w	r1, r1, #1
 8001db8:	f807 1c81 	strb.w	r1, [r7, #-129]
 8001dbc:	f1a7 0181 	sub.w	r1, r7, #129	; 0x81
 8001dc0:	f000 f859 	bl	8001e76 <_ZN4core3cmp5impls55_$LT$impl$u20$core..cmp..PartialEq$u20$for$u20$bool$GT$2eq17hcb795b97468a49dbE>
 8001dc4:	2800      	cmp	r0, #0
 8001dc6:	d1ce      	bne.n	8001d66 <_ZN13stm32f4xx_hal5timer5delay20Delay$LT$TIM$C$_$GT$5delay17he0534b8eb189efb4E+0x1f4>
 8001dc8:	e6e1      	b.n	8001b8e <_ZN13stm32f4xx_hal5timer5delay20Delay$LT$TIM$C$_$GT$5delay17he0534b8eb189efb4E+0x1c>

08001dca <_ZN13stm32f4xx_hal5timer5hal_1108_$LT$impl$u20$embedded_hal..delay..DelayNs$u20$for$u20$stm32f4xx_hal..timer..delay..Delay$LT$TIM$C$_$GT$$GT$8delay_ms17ha508c855231ce94dE>:
 8001dca:	b580      	push	{r7, lr}
 8001dcc:	466f      	mov	r7, sp
 8001dce:	b084      	sub	sp, #16
 8001dd0:	9100      	str	r1, [sp, #0]
 8001dd2:	4601      	mov	r1, r0
 8001dd4:	9800      	ldr	r0, [sp, #0]
 8001dd6:	9101      	str	r1, [sp, #4]
 8001dd8:	9102      	str	r1, [sp, #8]
 8001dda:	9003      	str	r0, [sp, #12]
 8001ddc:	f7fe fbdf 	bl	800059e <_ZN51_$LT$u32$u20$as$u20$fugit..duration..ExtU32Ceil$GT$15millis_at_least17h0bfe6345ad36cbeeE>
 8001de0:	4601      	mov	r1, r0
 8001de2:	9801      	ldr	r0, [sp, #4]
 8001de4:	f7ff fec5 	bl	8001b72 <_ZN13stm32f4xx_hal5timer5delay20Delay$LT$TIM$C$_$GT$5delay17he0534b8eb189efb4E>
 8001de8:	b004      	add	sp, #16
 8001dea:	bd80      	pop	{r7, pc}

08001dec <_ZN91_$LT$stm32f4xx_hal..timer..delay..Delay$LT$T$C$_$GT$$u20$as$u20$core..ops..deref..Deref$GT$5deref17h5c91df49110c3f96E>:
 8001dec:	b081      	sub	sp, #4
 8001dee:	9000      	str	r0, [sp, #0]
 8001df0:	b001      	add	sp, #4
 8001df2:	4770      	bx	lr

08001df4 <_ZN94_$LT$stm32f4xx_hal..timer..delay..Delay$LT$T$C$_$GT$$u20$as$u20$core..ops..deref..DerefMut$GT$9deref_mut17h2658a15b9a673e4dE>:
 8001df4:	b081      	sub	sp, #4
 8001df6:	9000      	str	r0, [sp, #0]
 8001df8:	b001      	add	sp, #4
 8001dfa:	4770      	bx	lr

08001dfc <_ZN4core3ptr116drop_in_place$LT$core..cell..RefMut$LT$core..option..Option$LT$stm32f4xx_hal..gpio..Pin$LT$_$C$13_u8$GT$$GT$$GT$$GT$17h479972a60991f7beE>:
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	466f      	mov	r7, sp
 8001e00:	b082      	sub	sp, #8
 8001e02:	9001      	str	r0, [sp, #4]
 8001e04:	3004      	adds	r0, #4
 8001e06:	f000 f802 	bl	8001e0e <_ZN4core3ptr45drop_in_place$LT$core..cell..BorrowRefMut$GT$17hccc239923b29b247E>
 8001e0a:	b002      	add	sp, #8
 8001e0c:	bd80      	pop	{r7, pc}

08001e0e <_ZN4core3ptr45drop_in_place$LT$core..cell..BorrowRefMut$GT$17hccc239923b29b247E>:
 8001e0e:	b580      	push	{r7, lr}
 8001e10:	466f      	mov	r7, sp
 8001e12:	b082      	sub	sp, #8
 8001e14:	9001      	str	r0, [sp, #4]
 8001e16:	f000 f810 	bl	8001e3a <_ZN66_$LT$core..cell..BorrowRefMut$u20$as$u20$core..ops..drop..Drop$GT$4drop17h818bd8d3a462a206E>
 8001e1a:	b002      	add	sp, #8
 8001e1c:	bd80      	pop	{r7, pc}

08001e1e <_ZN4core3ptr50drop_in_place$LT$critical_section..with..Guard$GT$17hbb61852d2ea008eeE>:
 8001e1e:	b580      	push	{r7, lr}
 8001e20:	466f      	mov	r7, sp
 8001e22:	b084      	sub	sp, #16
 8001e24:	9001      	str	r0, [sp, #4]
 8001e26:	9002      	str	r0, [sp, #8]
 8001e28:	7800      	ldrb	r0, [r0, #0]
 8001e2a:	f000 0001 	and.w	r0, r0, #1
 8001e2e:	f807 0c01 	strb.w	r0, [r7, #-1]
 8001e32:	f005 f80a 	bl	8006e4a <_critical_section_1_0_release>
 8001e36:	b004      	add	sp, #16
 8001e38:	bd80      	pop	{r7, pc}

08001e3a <_ZN66_$LT$core..cell..BorrowRefMut$u20$as$u20$core..ops..drop..Drop$GT$4drop17h818bd8d3a462a206E>:
 8001e3a:	b089      	sub	sp, #36	; 0x24
 8001e3c:	4601      	mov	r1, r0
 8001e3e:	9100      	str	r1, [sp, #0]
 8001e40:	6808      	ldr	r0, [r1, #0]
 8001e42:	9001      	str	r0, [sp, #4]
 8001e44:	9002      	str	r0, [sp, #8]
 8001e46:	6800      	ldr	r0, [r0, #0]
 8001e48:	9003      	str	r0, [sp, #12]
 8001e4a:	6809      	ldr	r1, [r1, #0]
 8001e4c:	9104      	str	r1, [sp, #16]
 8001e4e:	3001      	adds	r0, #1
 8001e50:	9005      	str	r0, [sp, #20]
 8001e52:	9106      	str	r1, [sp, #24]
 8001e54:	9107      	str	r1, [sp, #28]
 8001e56:	680a      	ldr	r2, [r1, #0]
 8001e58:	9208      	str	r2, [sp, #32]
 8001e5a:	6008      	str	r0, [r1, #0]
 8001e5c:	b009      	add	sp, #36	; 0x24
 8001e5e:	4770      	bx	lr

08001e60 <_ZN4core3cmp5impls53_$LT$impl$u20$core..cmp..PartialEq$u20$for$u20$u8$GT$2eq17h168f027faa7135c4E>:
 8001e60:	b082      	sub	sp, #8
 8001e62:	9000      	str	r0, [sp, #0]
 8001e64:	9101      	str	r1, [sp, #4]
 8001e66:	7800      	ldrb	r0, [r0, #0]
 8001e68:	7809      	ldrb	r1, [r1, #0]
 8001e6a:	1a40      	subs	r0, r0, r1
 8001e6c:	fab0 f080 	clz	r0, r0
 8001e70:	0940      	lsrs	r0, r0, #5
 8001e72:	b002      	add	sp, #8
 8001e74:	4770      	bx	lr

08001e76 <_ZN4core3cmp5impls55_$LT$impl$u20$core..cmp..PartialEq$u20$for$u20$bool$GT$2eq17hcb795b97468a49dbE>:
 8001e76:	b082      	sub	sp, #8
 8001e78:	9000      	str	r0, [sp, #0]
 8001e7a:	9101      	str	r1, [sp, #4]
 8001e7c:	7800      	ldrb	r0, [r0, #0]
 8001e7e:	7809      	ldrb	r1, [r1, #0]
 8001e80:	4041      	eors	r1, r0
 8001e82:	2001      	movs	r0, #1
 8001e84:	4388      	bics	r0, r1
 8001e86:	b002      	add	sp, #8
 8001e88:	4770      	bx	lr

08001e8a <_ZN4core7convert3num67_$LT$impl$u20$core..convert..TryFrom$LT$u32$GT$$u20$for$u20$u16$GT$8try_from17h3a5bf2d9f24fb8adE>:
 8001e8a:	b083      	sub	sp, #12
 8001e8c:	4601      	mov	r1, r0
 8001e8e:	9100      	str	r1, [sp, #0]
 8001e90:	9102      	str	r1, [sp, #8]
 8001e92:	2000      	movs	r0, #0
 8001e94:	ebb0 4f11 	cmp.w	r0, r1, lsr #16
 8001e98:	d107      	bne.n	8001eaa <_ZN4core7convert3num67_$LT$impl$u20$core..convert..TryFrom$LT$u32$GT$$u20$for$u20$u16$GT$8try_from17h3a5bf2d9f24fb8adE+0x20>
 8001e9a:	e7ff      	b.n	8001e9c <_ZN4core7convert3num67_$LT$impl$u20$core..convert..TryFrom$LT$u32$GT$$u20$for$u20$u16$GT$8try_from17h3a5bf2d9f24fb8adE+0x12>
 8001e9c:	9800      	ldr	r0, [sp, #0]
 8001e9e:	f8ad 0006 	strh.w	r0, [sp, #6]
 8001ea2:	2000      	movs	r0, #0
 8001ea4:	f8ad 0004 	strh.w	r0, [sp, #4]
 8001ea8:	e00a      	b.n	8001ec0 <_ZN4core7convert3num67_$LT$impl$u20$core..convert..TryFrom$LT$u32$GT$$u20$for$u20$u16$GT$8try_from17h3a5bf2d9f24fb8adE+0x36>
 8001eaa:	f648 008e 	movw	r0, #34958	; 0x888e
 8001eae:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001eb2:	8801      	ldrh	r1, [r0, #0]
 8001eb4:	8840      	ldrh	r0, [r0, #2]
 8001eb6:	f8ad 1004 	strh.w	r1, [sp, #4]
 8001eba:	f8ad 0006 	strh.w	r0, [sp, #6]
 8001ebe:	e7ff      	b.n	8001ec0 <_ZN4core7convert3num67_$LT$impl$u20$core..convert..TryFrom$LT$u32$GT$$u20$for$u20$u16$GT$8try_from17h3a5bf2d9f24fb8adE+0x36>
 8001ec0:	f8bd 0004 	ldrh.w	r0, [sp, #4]
 8001ec4:	f8bd 1006 	ldrh.w	r1, [sp, #6]
 8001ec8:	b003      	add	sp, #12
 8001eca:	4770      	bx	lr

08001ecc <_ZN4core3cmp9PartialEq2ne17h1059a2d71d223286E>:
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	466f      	mov	r7, sp
 8001ed0:	b082      	sub	sp, #8
 8001ed2:	9000      	str	r0, [sp, #0]
 8001ed4:	9101      	str	r1, [sp, #4]
 8001ed6:	f000 f88c 	bl	8001ff2 <_ZN70_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17hfc9f6939b44d7054E>
 8001eda:	f080 0001 	eor.w	r0, r0, #1
 8001ede:	b002      	add	sp, #8
 8001ee0:	bd80      	pop	{r7, pc}

08001ee2 <_ZN4core3cmp9PartialEq2ne17h30a35e28ed79374dE>:
 8001ee2:	b580      	push	{r7, lr}
 8001ee4:	466f      	mov	r7, sp
 8001ee6:	b082      	sub	sp, #8
 8001ee8:	9000      	str	r0, [sp, #0]
 8001eea:	9101      	str	r1, [sp, #4]
 8001eec:	f000 f821 	bl	8001f32 <_ZN70_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17h107925ac2f2c733dE>
 8001ef0:	f080 0001 	eor.w	r0, r0, #1
 8001ef4:	b002      	add	sp, #8
 8001ef6:	bd80      	pop	{r7, pc}

08001ef8 <_ZN4core3cmp9PartialEq2ne17hbf4fb33c9e24fef9E>:
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	466f      	mov	r7, sp
 8001efc:	b082      	sub	sp, #8
 8001efe:	9000      	str	r0, [sp, #0]
 8001f00:	9101      	str	r1, [sp, #4]
 8001f02:	f000 f846 	bl	8001f92 <_ZN70_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17hfa9fff1051d50677E>
 8001f06:	f080 0001 	eor.w	r0, r0, #1
 8001f0a:	b002      	add	sp, #8
 8001f0c:	bd80      	pop	{r7, pc}

08001f0e <_ZN4core6option15Option$LT$T$GT$6as_mut17ha34c95246e7f4469E>:
 8001f0e:	b084      	sub	sp, #16
 8001f10:	9000      	str	r0, [sp, #0]
 8001f12:	9002      	str	r0, [sp, #8]
 8001f14:	7800      	ldrb	r0, [r0, #0]
 8001f16:	07c0      	lsls	r0, r0, #31
 8001f18:	b918      	cbnz	r0, 8001f22 <_ZN4core6option15Option$LT$T$GT$6as_mut17ha34c95246e7f4469E+0x14>
 8001f1a:	e7ff      	b.n	8001f1c <_ZN4core6option15Option$LT$T$GT$6as_mut17ha34c95246e7f4469E+0xe>
 8001f1c:	2000      	movs	r0, #0
 8001f1e:	9001      	str	r0, [sp, #4]
 8001f20:	e004      	b.n	8001f2c <_ZN4core6option15Option$LT$T$GT$6as_mut17ha34c95246e7f4469E+0x1e>
 8001f22:	9800      	ldr	r0, [sp, #0]
 8001f24:	3001      	adds	r0, #1
 8001f26:	9003      	str	r0, [sp, #12]
 8001f28:	9001      	str	r0, [sp, #4]
 8001f2a:	e7ff      	b.n	8001f2c <_ZN4core6option15Option$LT$T$GT$6as_mut17ha34c95246e7f4469E+0x1e>
 8001f2c:	9801      	ldr	r0, [sp, #4]
 8001f2e:	b004      	add	sp, #16
 8001f30:	4770      	bx	lr

08001f32 <_ZN70_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17h107925ac2f2c733dE>:
 8001f32:	b580      	push	{r7, lr}
 8001f34:	466f      	mov	r7, sp
 8001f36:	b088      	sub	sp, #32
 8001f38:	9101      	str	r1, [sp, #4]
 8001f3a:	9002      	str	r0, [sp, #8]
 8001f3c:	9004      	str	r0, [sp, #16]
 8001f3e:	9105      	str	r1, [sp, #20]
 8001f40:	7800      	ldrb	r0, [r0, #0]
 8001f42:	2802      	cmp	r0, #2
 8001f44:	d105      	bne.n	8001f52 <_ZN70_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17h107925ac2f2c733dE+0x20>
 8001f46:	e7ff      	b.n	8001f48 <_ZN70_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17h107925ac2f2c733dE+0x16>
 8001f48:	9801      	ldr	r0, [sp, #4]
 8001f4a:	7800      	ldrb	r0, [r0, #0]
 8001f4c:	2802      	cmp	r0, #2
 8001f4e:	d005      	beq.n	8001f5c <_ZN70_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17h107925ac2f2c733dE+0x2a>
 8001f50:	e008      	b.n	8001f64 <_ZN70_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17h107925ac2f2c733dE+0x32>
 8001f52:	9801      	ldr	r0, [sp, #4]
 8001f54:	7800      	ldrb	r0, [r0, #0]
 8001f56:	2802      	cmp	r0, #2
 8001f58:	d00e      	beq.n	8001f78 <_ZN70_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17h107925ac2f2c733dE+0x46>
 8001f5a:	e011      	b.n	8001f80 <_ZN70_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17h107925ac2f2c733dE+0x4e>
 8001f5c:	2001      	movs	r0, #1
 8001f5e:	f807 0c11 	strb.w	r0, [r7, #-17]
 8001f62:	e003      	b.n	8001f6c <_ZN70_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17h107925ac2f2c733dE+0x3a>
 8001f64:	2000      	movs	r0, #0
 8001f66:	f807 0c11 	strb.w	r0, [r7, #-17]
 8001f6a:	e7ff      	b.n	8001f6c <_ZN70_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17h107925ac2f2c733dE+0x3a>
 8001f6c:	f817 0c11 	ldrb.w	r0, [r7, #-17]
 8001f70:	f000 0001 	and.w	r0, r0, #1
 8001f74:	b008      	add	sp, #32
 8001f76:	bd80      	pop	{r7, pc}
 8001f78:	2000      	movs	r0, #0
 8001f7a:	f807 0c11 	strb.w	r0, [r7, #-17]
 8001f7e:	e7f5      	b.n	8001f6c <_ZN70_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17h107925ac2f2c733dE+0x3a>
 8001f80:	9901      	ldr	r1, [sp, #4]
 8001f82:	9802      	ldr	r0, [sp, #8]
 8001f84:	9006      	str	r0, [sp, #24]
 8001f86:	9107      	str	r1, [sp, #28]
 8001f88:	f000 f87e 	bl	8002088 <_ZN87_$LT$stm32f4_staging..stm32f401..gpioa..otyper..OT0$u20$as$u20$core..cmp..PartialEq$GT$2eq17h163f56d1e59b52ccE>
 8001f8c:	f807 0c11 	strb.w	r0, [r7, #-17]
 8001f90:	e7ec      	b.n	8001f6c <_ZN70_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17h107925ac2f2c733dE+0x3a>

08001f92 <_ZN70_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17hfa9fff1051d50677E>:
 8001f92:	b580      	push	{r7, lr}
 8001f94:	466f      	mov	r7, sp
 8001f96:	b088      	sub	sp, #32
 8001f98:	9101      	str	r1, [sp, #4]
 8001f9a:	9002      	str	r0, [sp, #8]
 8001f9c:	9004      	str	r0, [sp, #16]
 8001f9e:	9105      	str	r1, [sp, #20]
 8001fa0:	7800      	ldrb	r0, [r0, #0]
 8001fa2:	2804      	cmp	r0, #4
 8001fa4:	d105      	bne.n	8001fb2 <_ZN70_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17hfa9fff1051d50677E+0x20>
 8001fa6:	e7ff      	b.n	8001fa8 <_ZN70_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17hfa9fff1051d50677E+0x16>
 8001fa8:	9801      	ldr	r0, [sp, #4]
 8001faa:	7800      	ldrb	r0, [r0, #0]
 8001fac:	2804      	cmp	r0, #4
 8001fae:	d005      	beq.n	8001fbc <_ZN70_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17hfa9fff1051d50677E+0x2a>
 8001fb0:	e008      	b.n	8001fc4 <_ZN70_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17hfa9fff1051d50677E+0x32>
 8001fb2:	9801      	ldr	r0, [sp, #4]
 8001fb4:	7800      	ldrb	r0, [r0, #0]
 8001fb6:	2804      	cmp	r0, #4
 8001fb8:	d00e      	beq.n	8001fd8 <_ZN70_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17hfa9fff1051d50677E+0x46>
 8001fba:	e011      	b.n	8001fe0 <_ZN70_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17hfa9fff1051d50677E+0x4e>
 8001fbc:	2001      	movs	r0, #1
 8001fbe:	f807 0c11 	strb.w	r0, [r7, #-17]
 8001fc2:	e003      	b.n	8001fcc <_ZN70_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17hfa9fff1051d50677E+0x3a>
 8001fc4:	2000      	movs	r0, #0
 8001fc6:	f807 0c11 	strb.w	r0, [r7, #-17]
 8001fca:	e7ff      	b.n	8001fcc <_ZN70_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17hfa9fff1051d50677E+0x3a>
 8001fcc:	f817 0c11 	ldrb.w	r0, [r7, #-17]
 8001fd0:	f000 0001 	and.w	r0, r0, #1
 8001fd4:	b008      	add	sp, #32
 8001fd6:	bd80      	pop	{r7, pc}
 8001fd8:	2000      	movs	r0, #0
 8001fda:	f807 0c11 	strb.w	r0, [r7, #-17]
 8001fde:	e7f5      	b.n	8001fcc <_ZN70_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17hfa9fff1051d50677E+0x3a>
 8001fe0:	9901      	ldr	r1, [sp, #4]
 8001fe2:	9802      	ldr	r0, [sp, #8]
 8001fe4:	9006      	str	r0, [sp, #24]
 8001fe6:	9107      	str	r1, [sp, #28]
 8001fe8:	f7ff f9d0 	bl	800138c <_ZN89_$LT$stm32f4_staging..stm32f401..gpioa..moder..MODER0$u20$as$u20$core..cmp..PartialEq$GT$2eq17h9b5402db58c104d0E>
 8001fec:	f807 0c11 	strb.w	r0, [r7, #-17]
 8001ff0:	e7ec      	b.n	8001fcc <_ZN70_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17hfa9fff1051d50677E+0x3a>

08001ff2 <_ZN70_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17hfc9f6939b44d7054E>:
 8001ff2:	b580      	push	{r7, lr}
 8001ff4:	466f      	mov	r7, sp
 8001ff6:	b088      	sub	sp, #32
 8001ff8:	9101      	str	r1, [sp, #4]
 8001ffa:	9002      	str	r0, [sp, #8]
 8001ffc:	9004      	str	r0, [sp, #16]
 8001ffe:	9105      	str	r1, [sp, #20]
 8002000:	7800      	ldrb	r0, [r0, #0]
 8002002:	07c0      	lsls	r0, r0, #31
 8002004:	b928      	cbnz	r0, 8002012 <_ZN70_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17hfc9f6939b44d7054E+0x20>
 8002006:	e7ff      	b.n	8002008 <_ZN70_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17hfc9f6939b44d7054E+0x16>
 8002008:	9801      	ldr	r0, [sp, #4]
 800200a:	7800      	ldrb	r0, [r0, #0]
 800200c:	07c0      	lsls	r0, r0, #31
 800200e:	b128      	cbz	r0, 800201c <_ZN70_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17hfc9f6939b44d7054E+0x2a>
 8002010:	e008      	b.n	8002024 <_ZN70_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17hfc9f6939b44d7054E+0x32>
 8002012:	9801      	ldr	r0, [sp, #4]
 8002014:	7800      	ldrb	r0, [r0, #0]
 8002016:	07c0      	lsls	r0, r0, #31
 8002018:	b170      	cbz	r0, 8002038 <_ZN70_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17hfc9f6939b44d7054E+0x46>
 800201a:	e011      	b.n	8002040 <_ZN70_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17hfc9f6939b44d7054E+0x4e>
 800201c:	2001      	movs	r0, #1
 800201e:	f807 0c11 	strb.w	r0, [r7, #-17]
 8002022:	e003      	b.n	800202c <_ZN70_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17hfc9f6939b44d7054E+0x3a>
 8002024:	2000      	movs	r0, #0
 8002026:	f807 0c11 	strb.w	r0, [r7, #-17]
 800202a:	e7ff      	b.n	800202c <_ZN70_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17hfc9f6939b44d7054E+0x3a>
 800202c:	f817 0c11 	ldrb.w	r0, [r7, #-17]
 8002030:	f000 0001 	and.w	r0, r0, #1
 8002034:	b008      	add	sp, #32
 8002036:	bd80      	pop	{r7, pc}
 8002038:	2000      	movs	r0, #0
 800203a:	f807 0c11 	strb.w	r0, [r7, #-17]
 800203e:	e7f5      	b.n	800202c <_ZN70_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17hfc9f6939b44d7054E+0x3a>
 8002040:	9901      	ldr	r1, [sp, #4]
 8002042:	9802      	ldr	r0, [sp, #8]
 8002044:	3001      	adds	r0, #1
 8002046:	9006      	str	r0, [sp, #24]
 8002048:	3101      	adds	r1, #1
 800204a:	9107      	str	r1, [sp, #28]
 800204c:	f7ff ff08 	bl	8001e60 <_ZN4core3cmp5impls53_$LT$impl$u20$core..cmp..PartialEq$u20$for$u20$u8$GT$2eq17h168f027faa7135c4E>
 8002050:	f807 0c11 	strb.w	r0, [r7, #-17]
 8002054:	e7ea      	b.n	800202c <_ZN70_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17hfc9f6939b44d7054E+0x3a>

08002056 <_ZN70_$LT$core..num..error..TryFromIntError$u20$as$u20$core..fmt..Debug$GT$3fmt17h633fd79f52ec880fE>:
 8002056:	b580      	push	{r7, lr}
 8002058:	466f      	mov	r7, sp
 800205a:	b086      	sub	sp, #24
 800205c:	9102      	str	r1, [sp, #8]
 800205e:	4601      	mov	r1, r0
 8002060:	9802      	ldr	r0, [sp, #8]
 8002062:	9104      	str	r1, [sp, #16]
 8002064:	9005      	str	r0, [sp, #20]
 8002066:	9103      	str	r1, [sp, #12]
 8002068:	f648 0198 	movw	r1, #34968	; 0x8898
 800206c:	f6c0 0100 	movt	r1, #2048	; 0x800
 8002070:	466a      	mov	r2, sp
 8002072:	6011      	str	r1, [r2, #0]
 8002074:	f648 01a8 	movw	r1, #34984	; 0x88a8
 8002078:	f6c0 0100 	movt	r1, #2048	; 0x800
 800207c:	220f      	movs	r2, #15
 800207e:	ab03      	add	r3, sp, #12
 8002080:	f005 fd1b 	bl	8007aba <_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h99c194781023e779E>
 8002084:	b006      	add	sp, #24
 8002086:	bd80      	pop	{r7, pc}

08002088 <_ZN87_$LT$stm32f4_staging..stm32f401..gpioa..otyper..OT0$u20$as$u20$core..cmp..PartialEq$GT$2eq17h163f56d1e59b52ccE>:
 8002088:	b084      	sub	sp, #16
 800208a:	9000      	str	r0, [sp, #0]
 800208c:	9101      	str	r1, [sp, #4]
 800208e:	7800      	ldrb	r0, [r0, #0]
 8002090:	f000 0001 	and.w	r0, r0, #1
 8002094:	9002      	str	r0, [sp, #8]
 8002096:	7809      	ldrb	r1, [r1, #0]
 8002098:	f001 0101 	and.w	r1, r1, #1
 800209c:	9103      	str	r1, [sp, #12]
 800209e:	1a40      	subs	r0, r0, r1
 80020a0:	fab0 f080 	clz	r0, r0
 80020a4:	0940      	lsrs	r0, r0, #5
 80020a6:	b004      	add	sp, #16
 80020a8:	4770      	bx	lr

080020aa <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17h00a8e9439a53c35fE>:
 80020aa:	4770      	bx	lr

080020ac <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17h03daa3ce01413f65E>:
 80020ac:	4770      	bx	lr

080020ae <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17h308aa7ce926b3e1aE>:
 80020ae:	4770      	bx	lr

080020b0 <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17h3a4f83777a0b0221E>:
 80020b0:	4770      	bx	lr

080020b2 <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17h3ff830eb07dd994dE>:
 80020b2:	4770      	bx	lr

080020b4 <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17h455ce7cd86b23c69E>:
 80020b4:	4770      	bx	lr

080020b6 <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17h5290e2cf6f394851E>:
 80020b6:	4770      	bx	lr

080020b8 <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17h545d6bbe8f6ccb9dE>:
 80020b8:	4770      	bx	lr

080020ba <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17h58e103b853df1b74E>:
 80020ba:	4770      	bx	lr

080020bc <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17h5dd8a7c7fd164a66E>:
 80020bc:	4770      	bx	lr

080020be <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17h61c14c859238a4deE>:
 80020be:	4770      	bx	lr

080020c0 <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17h77a0db47677fc623E>:
 80020c0:	4770      	bx	lr

080020c2 <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17h79365ba42c047f36E>:
 80020c2:	4770      	bx	lr

080020c4 <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17h7ce871744515edebE>:
 80020c4:	4770      	bx	lr

080020c6 <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17h90353fe8e12fa64bE>:
 80020c6:	4770      	bx	lr

080020c8 <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17h92e55110f027c0a9E>:
 80020c8:	4770      	bx	lr

080020ca <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17h9479db2fb45f36f4E>:
 80020ca:	4770      	bx	lr

080020cc <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17h9806ace94b7b90bdE>:
 80020cc:	4770      	bx	lr

080020ce <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17h9d0e1cbc216c2b2eE>:
 80020ce:	4770      	bx	lr

080020d0 <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17h9d28472242d5a1c1E>:
 80020d0:	4770      	bx	lr

080020d2 <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17ha2239206f605b82dE>:
 80020d2:	4770      	bx	lr

080020d4 <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17ha71d50e19c4046a0E>:
 80020d4:	4770      	bx	lr

080020d6 <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17hab4a959b72084819E>:
 80020d6:	4770      	bx	lr

080020d8 <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17hc2de416c85433e9aE>:
 80020d8:	4770      	bx	lr

080020da <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17hcae6bcda0bdb153cE>:
 80020da:	4770      	bx	lr

080020dc <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17hd9df139a5e615a46E>:
 80020dc:	4770      	bx	lr

080020de <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17hdae38b77910f2ab4E>:
 80020de:	4770      	bx	lr

080020e0 <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17hddde726c3e40d75bE>:
 80020e0:	4770      	bx	lr

080020e2 <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17he3c7aad03435934bE>:
 80020e2:	4770      	bx	lr

080020e4 <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17he552a8025eecc047E>:
 80020e4:	4770      	bx	lr

080020e6 <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17hf1b54b46aa38fcfeE>:
 80020e6:	4770      	bx	lr

080020e8 <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17hfeaf8ee37dc6b90fE>:
 80020e8:	4770      	bx	lr

080020ea <_ZN13stm32f4xx_hal4gpio5gpiox17h947e579eb97e05b7E>:
 80020ea:	b081      	sub	sp, #4
 80020ec:	e7ff      	b.n	80020ee <_ZN13stm32f4xx_hal4gpio5gpiox17h947e579eb97e05b7E+0x4>
 80020ee:	2000      	movs	r0, #0
 80020f0:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80020f4:	9000      	str	r0, [sp, #0]
 80020f6:	e7ff      	b.n	80020f8 <_ZN13stm32f4xx_hal4gpio5gpiox17h947e579eb97e05b7E+0xe>
 80020f8:	9800      	ldr	r0, [sp, #0]
 80020fa:	b001      	add	sp, #4
 80020fc:	4770      	bx	lr

080020fe <_ZN13stm32f4xx_hal5timer100_$LT$impl$u20$stm32f4xx_hal..timer..sealed..General$u20$for$u20$stm32f4_staging..stm32f401..TIM1$GT$25set_auto_reload_unchecked28_$u7b$$u7b$closure$u7d$$u7d$17h2c89147fa6b6fa27E>:
 80020fe:	b085      	sub	sp, #20
 8002100:	9100      	str	r1, [sp, #0]
 8002102:	4601      	mov	r1, r0
 8002104:	9800      	ldr	r0, [sp, #0]
 8002106:	9101      	str	r1, [sp, #4]
 8002108:	9002      	str	r0, [sp, #8]
 800210a:	9901      	ldr	r1, [sp, #4]
 800210c:	6809      	ldr	r1, [r1, #0]
 800210e:	9003      	str	r0, [sp, #12]
 8002110:	9104      	str	r1, [sp, #16]
 8002112:	6001      	str	r1, [r0, #0]
 8002114:	b005      	add	sp, #20
 8002116:	4770      	bx	lr

08002118 <_ZN100_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$11start_bound17h0750ffb58aa5af80E>:
 8002118:	b083      	sub	sp, #12
 800211a:	9002      	str	r0, [sp, #8]
 800211c:	9001      	str	r0, [sp, #4]
 800211e:	2000      	movs	r0, #0
 8002120:	9000      	str	r0, [sp, #0]
 8002122:	9800      	ldr	r0, [sp, #0]
 8002124:	9901      	ldr	r1, [sp, #4]
 8002126:	b003      	add	sp, #12
 8002128:	4770      	bx	lr

0800212a <_ZN100_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$11start_bound17h74c5ce22b03290b3E>:
 800212a:	b083      	sub	sp, #12
 800212c:	9002      	str	r0, [sp, #8]
 800212e:	9001      	str	r0, [sp, #4]
 8002130:	2000      	movs	r0, #0
 8002132:	9000      	str	r0, [sp, #0]
 8002134:	9800      	ldr	r0, [sp, #0]
 8002136:	9901      	ldr	r1, [sp, #4]
 8002138:	b003      	add	sp, #12
 800213a:	4770      	bx	lr

0800213c <_ZN100_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17h846ddce4613719edE>:
 800213c:	b084      	sub	sp, #16
 800213e:	9000      	str	r0, [sp, #0]
 8002140:	9003      	str	r0, [sp, #12]
 8002142:	7a00      	ldrb	r0, [r0, #8]
 8002144:	07c0      	lsls	r0, r0, #31
 8002146:	b930      	cbnz	r0, 8002156 <_ZN100_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17h846ddce4613719edE+0x1a>
 8002148:	e7ff      	b.n	800214a <_ZN100_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17h846ddce4613719edE+0xe>
 800214a:	9800      	ldr	r0, [sp, #0]
 800214c:	3004      	adds	r0, #4
 800214e:	9002      	str	r0, [sp, #8]
 8002150:	2000      	movs	r0, #0
 8002152:	9001      	str	r0, [sp, #4]
 8002154:	e005      	b.n	8002162 <_ZN100_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17h846ddce4613719edE+0x26>
 8002156:	9800      	ldr	r0, [sp, #0]
 8002158:	3004      	adds	r0, #4
 800215a:	9002      	str	r0, [sp, #8]
 800215c:	2001      	movs	r0, #1
 800215e:	9001      	str	r0, [sp, #4]
 8002160:	e7ff      	b.n	8002162 <_ZN100_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17h846ddce4613719edE+0x26>
 8002162:	9801      	ldr	r0, [sp, #4]
 8002164:	9902      	ldr	r1, [sp, #8]
 8002166:	b004      	add	sp, #16
 8002168:	4770      	bx	lr

0800216a <_ZN100_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17hb643ad7df834cef0E>:
 800216a:	b084      	sub	sp, #16
 800216c:	9000      	str	r0, [sp, #0]
 800216e:	9003      	str	r0, [sp, #12]
 8002170:	7a00      	ldrb	r0, [r0, #8]
 8002172:	07c0      	lsls	r0, r0, #31
 8002174:	b930      	cbnz	r0, 8002184 <_ZN100_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17hb643ad7df834cef0E+0x1a>
 8002176:	e7ff      	b.n	8002178 <_ZN100_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17hb643ad7df834cef0E+0xe>
 8002178:	9800      	ldr	r0, [sp, #0]
 800217a:	3004      	adds	r0, #4
 800217c:	9002      	str	r0, [sp, #8]
 800217e:	2000      	movs	r0, #0
 8002180:	9001      	str	r0, [sp, #4]
 8002182:	e005      	b.n	8002190 <_ZN100_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17hb643ad7df834cef0E+0x26>
 8002184:	9800      	ldr	r0, [sp, #0]
 8002186:	3004      	adds	r0, #4
 8002188:	9002      	str	r0, [sp, #8]
 800218a:	2001      	movs	r0, #1
 800218c:	9001      	str	r0, [sp, #4]
 800218e:	e7ff      	b.n	8002190 <_ZN100_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17hb643ad7df834cef0E+0x26>
 8002190:	9801      	ldr	r0, [sp, #4]
 8002192:	9902      	ldr	r1, [sp, #8]
 8002194:	b004      	add	sp, #16
 8002196:	4770      	bx	lr

08002198 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h0126359b9e843cabE>:
 8002198:	b5f0      	push	{r4, r5, r6, r7, lr}
 800219a:	af03      	add	r7, sp, #12
 800219c:	f84d 8d04 	str.w	r8, [sp, #-4]!
 80021a0:	b0da      	sub	sp, #360	; 0x168
 80021a2:	9202      	str	r2, [sp, #8]
 80021a4:	9103      	str	r1, [sp, #12]
 80021a6:	9004      	str	r0, [sp, #16]
 80021a8:	68b8      	ldr	r0, [r7, #8]
 80021aa:	9305      	str	r3, [sp, #20]
 80021ac:	9006      	str	r0, [sp, #24]
 80021ae:	9151      	str	r1, [sp, #324]	; 0x144
 80021b0:	7a08      	ldrb	r0, [r1, #8]
 80021b2:	07c0      	lsls	r0, r0, #31
 80021b4:	b948      	cbnz	r0, 80021ca <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h0126359b9e843cabE+0x32>
 80021b6:	e7ff      	b.n	80021b8 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h0126359b9e843cabE+0x20>
 80021b8:	9903      	ldr	r1, [sp, #12]
 80021ba:	1d08      	adds	r0, r1, #4
 80021bc:	9156      	str	r1, [sp, #344]	; 0x158
 80021be:	9057      	str	r0, [sp, #348]	; 0x15c
 80021c0:	6808      	ldr	r0, [r1, #0]
 80021c2:	6849      	ldr	r1, [r1, #4]
 80021c4:	4288      	cmp	r0, r1
 80021c6:	d808      	bhi.n	80021da <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h0126359b9e843cabE+0x42>
 80021c8:	e000      	b.n	80021cc <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h0126359b9e843cabE+0x34>
 80021ca:	e006      	b.n	80021da <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h0126359b9e843cabE+0x42>
 80021cc:	9902      	ldr	r1, [sp, #8]
 80021ce:	a807      	add	r0, sp, #28
 80021d0:	e891 503c 	ldmia.w	r1, {r2, r3, r4, r5, ip, lr}
 80021d4:	e880 503c 	stmia.w	r0, {r2, r3, r4, r5, ip, lr}
 80021d8:	e004      	b.n	80021e4 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h0126359b9e843cabE+0x4c>
 80021da:	9902      	ldr	r1, [sp, #8]
 80021dc:	9804      	ldr	r0, [sp, #16]
 80021de:	f000 ffc1 	bl	8003164 <_ZN94_$LT$core..ops..try_trait..NeverShortCircuit$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$11from_output17h00fc5d9273870504E>
 80021e2:	e07a      	b.n	80022da <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h0126359b9e843cabE+0x142>
 80021e4:	9903      	ldr	r1, [sp, #12]
 80021e6:	1d08      	adds	r0, r1, #4
 80021e8:	9158      	str	r1, [sp, #352]	; 0x160
 80021ea:	9059      	str	r0, [sp, #356]	; 0x164
 80021ec:	6808      	ldr	r0, [r1, #0]
 80021ee:	6849      	ldr	r1, [r1, #4]
 80021f0:	4288      	cmp	r0, r1
 80021f2:	d308      	bcc.n	8002206 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h0126359b9e843cabE+0x6e>
 80021f4:	e7ff      	b.n	80021f6 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h0126359b9e843cabE+0x5e>
 80021f6:	9803      	ldr	r0, [sp, #12]
 80021f8:	2101      	movs	r1, #1
 80021fa:	7201      	strb	r1, [r0, #8]
 80021fc:	1d01      	adds	r1, r0, #4
 80021fe:	f004 f81d 	bl	800623c <_ZN4core3cmp5impls54_$LT$impl$u20$core..cmp..PartialEq$u20$for$u20$u32$GT$2eq17hf24a696c4b0cb411E>
 8002202:	bb30      	cbnz	r0, 8002252 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h0126359b9e843cabE+0xba>
 8002204:	e024      	b.n	8002250 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h0126359b9e843cabE+0xb8>
 8002206:	9803      	ldr	r0, [sp, #12]
 8002208:	6800      	ldr	r0, [r0, #0]
 800220a:	2101      	movs	r1, #1
 800220c:	f004 f832 	bl	8006274 <_ZN47_$LT$u32$u20$as$u20$core..iter..range..Step$GT$17forward_unchecked17heeaa38ff01c28faaE>
 8002210:	9a03      	ldr	r2, [sp, #12]
 8002212:	4601      	mov	r1, r0
 8002214:	9153      	str	r1, [sp, #332]	; 0x14c
 8002216:	9254      	str	r2, [sp, #336]	; 0x150
 8002218:	6810      	ldr	r0, [r2, #0]
 800221a:	9055      	str	r0, [sp, #340]	; 0x154
 800221c:	6011      	str	r1, [r2, #0]
 800221e:	aa07      	add	r2, sp, #28
 8002220:	ab20      	add	r3, sp, #128	; 0x80
 8002222:	4619      	mov	r1, r3
 8002224:	e892 5170 	ldmia.w	r2, {r4, r5, r6, r8, ip, lr}
 8002228:	e881 5170 	stmia.w	r1, {r4, r5, r6, r8, ip, lr}
 800222c:	aa19      	add	r2, sp, #100	; 0x64
 800222e:	4611      	mov	r1, r2
 8002230:	e893 5170 	ldmia.w	r3, {r4, r5, r6, r8, ip, lr}
 8002234:	e881 5170 	stmia.w	r1, {r4, r5, r6, r8, ip, lr}
 8002238:	901f      	str	r0, [sp, #124]	; 0x7c
 800223a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800223c:	a813      	add	r0, sp, #76	; 0x4c
 800223e:	9001      	str	r0, [sp, #4]
 8002240:	a905      	add	r1, sp, #20
 8002242:	f000 fe2c 	bl	8002e9e <_ZN4core3ops9try_trait26NeverShortCircuit$LT$T$GT$10wrap_mut_228_$u7b$$u7b$closure$u7d$$u7d$17h4d0acae508d74b6fE>
 8002246:	9901      	ldr	r1, [sp, #4]
 8002248:	a80d      	add	r0, sp, #52	; 0x34
 800224a:	f000 ffa7 	bl	800319c <_ZN94_$LT$core..ops..try_trait..NeverShortCircuit$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hb09ca2bc76c25990E>
 800224e:	e037      	b.n	80022c0 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h0126359b9e843cabE+0x128>
 8002250:	e01a      	b.n	8002288 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h0126359b9e843cabE+0xf0>
 8002252:	9803      	ldr	r0, [sp, #12]
 8002254:	aa07      	add	r2, sp, #28
 8002256:	ab3f      	add	r3, sp, #252	; 0xfc
 8002258:	4619      	mov	r1, r3
 800225a:	e892 5170 	ldmia.w	r2, {r4, r5, r6, r8, ip, lr}
 800225e:	e881 5170 	stmia.w	r1, {r4, r5, r6, r8, ip, lr}
 8002262:	6800      	ldr	r0, [r0, #0]
 8002264:	aa38      	add	r2, sp, #224	; 0xe0
 8002266:	4611      	mov	r1, r2
 8002268:	e893 5170 	ldmia.w	r3, {r4, r5, r6, r8, ip, lr}
 800226c:	e881 5170 	stmia.w	r1, {r4, r5, r6, r8, ip, lr}
 8002270:	903e      	str	r0, [sp, #248]	; 0xf8
 8002272:	9b3e      	ldr	r3, [sp, #248]	; 0xf8
 8002274:	a832      	add	r0, sp, #200	; 0xc8
 8002276:	9000      	str	r0, [sp, #0]
 8002278:	a905      	add	r1, sp, #20
 800227a:	f000 fe10 	bl	8002e9e <_ZN4core3ops9try_trait26NeverShortCircuit$LT$T$GT$10wrap_mut_228_$u7b$$u7b$closure$u7d$$u7d$17h4d0acae508d74b6fE>
 800227e:	9900      	ldr	r1, [sp, #0]
 8002280:	a82c      	add	r0, sp, #176	; 0xb0
 8002282:	f000 ff8b 	bl	800319c <_ZN94_$LT$core..ops..try_trait..NeverShortCircuit$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hb09ca2bc76c25990E>
 8002286:	e00a      	b.n	800229e <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h0126359b9e843cabE+0x106>
 8002288:	9804      	ldr	r0, [sp, #16]
 800228a:	ab07      	add	r3, sp, #28
 800228c:	a94b      	add	r1, sp, #300	; 0x12c
 800228e:	460a      	mov	r2, r1
 8002290:	e893 5170 	ldmia.w	r3, {r4, r5, r6, r8, ip, lr}
 8002294:	e882 5170 	stmia.w	r2, {r4, r5, r6, r8, ip, lr}
 8002298:	f000 ff64 	bl	8003164 <_ZN94_$LT$core..ops..try_trait..NeverShortCircuit$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$11from_output17h00fc5d9273870504E>
 800229c:	e00c      	b.n	80022b8 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h0126359b9e843cabE+0x120>
 800229e:	aa2c      	add	r2, sp, #176	; 0xb0
 80022a0:	a945      	add	r1, sp, #276	; 0x114
 80022a2:	4608      	mov	r0, r1
 80022a4:	e892 5078 	ldmia.w	r2, {r3, r4, r5, r6, ip, lr}
 80022a8:	e880 5078 	stmia.w	r0, {r3, r4, r5, r6, ip, lr}
 80022ac:	a807      	add	r0, sp, #28
 80022ae:	e891 503c 	ldmia.w	r1, {r2, r3, r4, r5, ip, lr}
 80022b2:	e880 503c 	stmia.w	r0, {r2, r3, r4, r5, ip, lr}
 80022b6:	e7e7      	b.n	8002288 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h0126359b9e843cabE+0xf0>
 80022b8:	b05a      	add	sp, #360	; 0x168
 80022ba:	f85d 8b04 	ldr.w	r8, [sp], #4
 80022be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80022c0:	aa0d      	add	r2, sp, #52	; 0x34
 80022c2:	a926      	add	r1, sp, #152	; 0x98
 80022c4:	4608      	mov	r0, r1
 80022c6:	e892 5078 	ldmia.w	r2, {r3, r4, r5, r6, ip, lr}
 80022ca:	e880 5078 	stmia.w	r0, {r3, r4, r5, r6, ip, lr}
 80022ce:	a807      	add	r0, sp, #28
 80022d0:	e891 503c 	ldmia.w	r1, {r2, r3, r4, r5, ip, lr}
 80022d4:	e880 503c 	stmia.w	r0, {r2, r3, r4, r5, ip, lr}
 80022d8:	e784      	b.n	80021e4 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h0126359b9e843cabE+0x4c>
 80022da:	e7ed      	b.n	80022b8 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h0126359b9e843cabE+0x120>

080022dc <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h4696b886f863b494E>:
 80022dc:	b580      	push	{r7, lr}
 80022de:	466f      	mov	r7, sp
 80022e0:	b0aa      	sub	sp, #168	; 0xa8
 80022e2:	9102      	str	r1, [sp, #8]
 80022e4:	9003      	str	r0, [sp, #12]
 80022e6:	9204      	str	r2, [sp, #16]
 80022e8:	9121      	str	r1, [sp, #132]	; 0x84
 80022ea:	7a08      	ldrb	r0, [r1, #8]
 80022ec:	07c0      	lsls	r0, r0, #31
 80022ee:	b948      	cbnz	r0, 8002304 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h4696b886f863b494E+0x28>
 80022f0:	e7ff      	b.n	80022f2 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h4696b886f863b494E+0x16>
 80022f2:	9902      	ldr	r1, [sp, #8]
 80022f4:	1d08      	adds	r0, r1, #4
 80022f6:	9126      	str	r1, [sp, #152]	; 0x98
 80022f8:	9027      	str	r0, [sp, #156]	; 0x9c
 80022fa:	6808      	ldr	r0, [r1, #0]
 80022fc:	6849      	ldr	r1, [r1, #4]
 80022fe:	4288      	cmp	r0, r1
 8002300:	d802      	bhi.n	8002308 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h4696b886f863b494E+0x2c>
 8002302:	e000      	b.n	8002306 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h4696b886f863b494E+0x2a>
 8002304:	e000      	b.n	8002308 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h4696b886f863b494E+0x2c>
 8002306:	e003      	b.n	8002310 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h4696b886f863b494E+0x34>
 8002308:	9803      	ldr	r0, [sp, #12]
 800230a:	f000 ffbc 	bl	8003286 <_ZN95_$LT$core..ops..control_flow..ControlFlow$LT$B$C$C$GT$$u20$as$u20$core..ops..try_trait..Try$GT$11from_output17h354c859b4261ecf0E>
 800230e:	e05d      	b.n	80023cc <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h4696b886f863b494E+0xf0>
 8002310:	9902      	ldr	r1, [sp, #8]
 8002312:	1d08      	adds	r0, r1, #4
 8002314:	9128      	str	r1, [sp, #160]	; 0xa0
 8002316:	9029      	str	r0, [sp, #164]	; 0xa4
 8002318:	6808      	ldr	r0, [r1, #0]
 800231a:	6849      	ldr	r1, [r1, #4]
 800231c:	4288      	cmp	r0, r1
 800231e:	d308      	bcc.n	8002332 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h4696b886f863b494E+0x56>
 8002320:	e7ff      	b.n	8002322 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h4696b886f863b494E+0x46>
 8002322:	9802      	ldr	r0, [sp, #8]
 8002324:	2101      	movs	r1, #1
 8002326:	7201      	strb	r1, [r0, #8]
 8002328:	1d01      	adds	r1, r0, #4
 800232a:	f003 ff87 	bl	800623c <_ZN4core3cmp5impls54_$LT$impl$u20$core..cmp..PartialEq$u20$for$u20$u32$GT$2eq17hf24a696c4b0cb411E>
 800232e:	b9c0      	cbnz	r0, 8002362 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h4696b886f863b494E+0x86>
 8002330:	e016      	b.n	8002360 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h4696b886f863b494E+0x84>
 8002332:	9802      	ldr	r0, [sp, #8]
 8002334:	6800      	ldr	r0, [r0, #0]
 8002336:	2101      	movs	r1, #1
 8002338:	f003 ff9c 	bl	8006274 <_ZN47_$LT$u32$u20$as$u20$core..iter..range..Step$GT$17forward_unchecked17heeaa38ff01c28faaE>
 800233c:	9902      	ldr	r1, [sp, #8]
 800233e:	9023      	str	r0, [sp, #140]	; 0x8c
 8002340:	9124      	str	r1, [sp, #144]	; 0x90
 8002342:	680a      	ldr	r2, [r1, #0]
 8002344:	9225      	str	r2, [sp, #148]	; 0x94
 8002346:	6008      	str	r0, [r1, #0]
 8002348:	a80a      	add	r0, sp, #40	; 0x28
 800234a:	9001      	str	r0, [sp, #4]
 800234c:	a904      	add	r1, sp, #16
 800234e:	f000 fea3 	bl	8003098 <_ZN4core4iter6traits8iterator8Iterator8find_map5check28_$u7b$$u7b$closure$u7d$$u7d$17hd8aa685a1f337267E>
 8002352:	9901      	ldr	r1, [sp, #4]
 8002354:	a805      	add	r0, sp, #20
 8002356:	f000 ff9c 	bl	8003292 <_ZN95_$LT$core..ops..control_flow..ControlFlow$LT$B$C$C$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9ef2f7124420e8f7E>
 800235a:	9805      	ldr	r0, [sp, #20]
 800235c:	b330      	cbz	r0, 80023ac <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h4696b886f863b494E+0xd0>
 800235e:	e026      	b.n	80023ae <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h4696b886f863b494E+0xd2>
 8002360:	e00d      	b.n	800237e <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h4696b886f863b494E+0xa2>
 8002362:	9802      	ldr	r0, [sp, #8]
 8002364:	6802      	ldr	r2, [r0, #0]
 8002366:	a818      	add	r0, sp, #96	; 0x60
 8002368:	9000      	str	r0, [sp, #0]
 800236a:	a904      	add	r1, sp, #16
 800236c:	f000 fe94 	bl	8003098 <_ZN4core4iter6traits8iterator8Iterator8find_map5check28_$u7b$$u7b$closure$u7d$$u7d$17hd8aa685a1f337267E>
 8002370:	9900      	ldr	r1, [sp, #0]
 8002372:	a813      	add	r0, sp, #76	; 0x4c
 8002374:	f000 ff8d 	bl	8003292 <_ZN95_$LT$core..ops..control_flow..ControlFlow$LT$B$C$C$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9ef2f7124420e8f7E>
 8002378:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800237a:	b120      	cbz	r0, 8002386 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h4696b886f863b494E+0xaa>
 800237c:	e004      	b.n	8002388 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h4696b886f863b494E+0xac>
 800237e:	9803      	ldr	r0, [sp, #12]
 8002380:	f000 ff81 	bl	8003286 <_ZN95_$LT$core..ops..control_flow..ControlFlow$LT$B$C$C$GT$$u20$as$u20$core..ops..try_trait..Try$GT$11from_output17h354c859b4261ecf0E>
 8002384:	e00f      	b.n	80023a6 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h4696b886f863b494E+0xca>
 8002386:	e7fa      	b.n	800237e <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h4696b886f863b494E+0xa2>
 8002388:	9803      	ldr	r0, [sp, #12]
 800238a:	9914      	ldr	r1, [sp, #80]	; 0x50
 800238c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800238e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8002390:	f8dd c05c 	ldr.w	ip, [sp, #92]	; 0x5c
 8002394:	f8cd c080 	str.w	ip, [sp, #128]	; 0x80
 8002398:	931f      	str	r3, [sp, #124]	; 0x7c
 800239a:	921e      	str	r2, [sp, #120]	; 0x78
 800239c:	911d      	str	r1, [sp, #116]	; 0x74
 800239e:	a91d      	add	r1, sp, #116	; 0x74
 80023a0:	f000 ff3e 	bl	8003220 <_ZN185_$LT$core..ops..control_flow..ControlFlow$LT$B$C$C$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..ops..control_flow..ControlFlow$LT$B$C$core..convert..Infallible$GT$$GT$$GT$13from_residual17h5cffcfee8da6f5d1E>
 80023a4:	e001      	b.n	80023aa <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h4696b886f863b494E+0xce>
 80023a6:	b02a      	add	sp, #168	; 0xa8
 80023a8:	bd80      	pop	{r7, pc}
 80023aa:	e00f      	b.n	80023cc <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h4696b886f863b494E+0xf0>
 80023ac:	e7b0      	b.n	8002310 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h4696b886f863b494E+0x34>
 80023ae:	9803      	ldr	r0, [sp, #12]
 80023b0:	9906      	ldr	r1, [sp, #24]
 80023b2:	9a07      	ldr	r2, [sp, #28]
 80023b4:	9b08      	ldr	r3, [sp, #32]
 80023b6:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 80023ba:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
 80023be:	9311      	str	r3, [sp, #68]	; 0x44
 80023c0:	9210      	str	r2, [sp, #64]	; 0x40
 80023c2:	910f      	str	r1, [sp, #60]	; 0x3c
 80023c4:	a90f      	add	r1, sp, #60	; 0x3c
 80023c6:	f000 ff2b 	bl	8003220 <_ZN185_$LT$core..ops..control_flow..ControlFlow$LT$B$C$C$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..ops..control_flow..ControlFlow$LT$B$C$core..convert..Infallible$GT$$GT$$GT$13from_residual17h5cffcfee8da6f5d1E>
 80023ca:	e7ee      	b.n	80023aa <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h4696b886f863b494E+0xce>
 80023cc:	e7eb      	b.n	80023a6 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h4696b886f863b494E+0xca>

080023ce <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h6ecf68e1db805b0fE>:
 80023ce:	b5f0      	push	{r4, r5, r6, r7, lr}
 80023d0:	af03      	add	r7, sp, #12
 80023d2:	f84d bd04 	str.w	fp, [sp, #-4]!
 80023d6:	b0ce      	sub	sp, #312	; 0x138
 80023d8:	9202      	str	r2, [sp, #8]
 80023da:	9103      	str	r1, [sp, #12]
 80023dc:	9004      	str	r0, [sp, #16]
 80023de:	68b8      	ldr	r0, [r7, #8]
 80023e0:	9305      	str	r3, [sp, #20]
 80023e2:	9006      	str	r0, [sp, #24]
 80023e4:	9145      	str	r1, [sp, #276]	; 0x114
 80023e6:	7a08      	ldrb	r0, [r1, #8]
 80023e8:	07c0      	lsls	r0, r0, #31
 80023ea:	b948      	cbnz	r0, 8002400 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h6ecf68e1db805b0fE+0x32>
 80023ec:	e7ff      	b.n	80023ee <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h6ecf68e1db805b0fE+0x20>
 80023ee:	9903      	ldr	r1, [sp, #12]
 80023f0:	1d08      	adds	r0, r1, #4
 80023f2:	914a      	str	r1, [sp, #296]	; 0x128
 80023f4:	904b      	str	r0, [sp, #300]	; 0x12c
 80023f6:	6808      	ldr	r0, [r1, #0]
 80023f8:	6849      	ldr	r1, [r1, #4]
 80023fa:	4288      	cmp	r0, r1
 80023fc:	d808      	bhi.n	8002410 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h6ecf68e1db805b0fE+0x42>
 80023fe:	e000      	b.n	8002402 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h6ecf68e1db805b0fE+0x34>
 8002400:	e006      	b.n	8002410 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h6ecf68e1db805b0fE+0x42>
 8002402:	9902      	ldr	r1, [sp, #8]
 8002404:	a807      	add	r0, sp, #28
 8002406:	e891 501c 	ldmia.w	r1, {r2, r3, r4, ip, lr}
 800240a:	e880 501c 	stmia.w	r0, {r2, r3, r4, ip, lr}
 800240e:	e004      	b.n	800241a <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h6ecf68e1db805b0fE+0x4c>
 8002410:	9902      	ldr	r1, [sp, #8]
 8002412:	9804      	ldr	r0, [sp, #16]
 8002414:	f000 feb2 	bl	800317c <_ZN94_$LT$core..ops..try_trait..NeverShortCircuit$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$11from_output17h821607093da501f7E>
 8002418:	e07a      	b.n	8002510 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h6ecf68e1db805b0fE+0x142>
 800241a:	9903      	ldr	r1, [sp, #12]
 800241c:	1d08      	adds	r0, r1, #4
 800241e:	914c      	str	r1, [sp, #304]	; 0x130
 8002420:	904d      	str	r0, [sp, #308]	; 0x134
 8002422:	6808      	ldr	r0, [r1, #0]
 8002424:	6849      	ldr	r1, [r1, #4]
 8002426:	4288      	cmp	r0, r1
 8002428:	d308      	bcc.n	800243c <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h6ecf68e1db805b0fE+0x6e>
 800242a:	e7ff      	b.n	800242c <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h6ecf68e1db805b0fE+0x5e>
 800242c:	9803      	ldr	r0, [sp, #12]
 800242e:	2101      	movs	r1, #1
 8002430:	7201      	strb	r1, [r0, #8]
 8002432:	1d01      	adds	r1, r0, #4
 8002434:	f003 ff02 	bl	800623c <_ZN4core3cmp5impls54_$LT$impl$u20$core..cmp..PartialEq$u20$for$u20$u32$GT$2eq17hf24a696c4b0cb411E>
 8002438:	bb30      	cbnz	r0, 8002488 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h6ecf68e1db805b0fE+0xba>
 800243a:	e024      	b.n	8002486 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h6ecf68e1db805b0fE+0xb8>
 800243c:	9803      	ldr	r0, [sp, #12]
 800243e:	6800      	ldr	r0, [r0, #0]
 8002440:	2101      	movs	r1, #1
 8002442:	f003 ff17 	bl	8006274 <_ZN47_$LT$u32$u20$as$u20$core..iter..range..Step$GT$17forward_unchecked17heeaa38ff01c28faaE>
 8002446:	9a03      	ldr	r2, [sp, #12]
 8002448:	4601      	mov	r1, r0
 800244a:	9147      	str	r1, [sp, #284]	; 0x11c
 800244c:	9248      	str	r2, [sp, #288]	; 0x120
 800244e:	6810      	ldr	r0, [r2, #0]
 8002450:	9049      	str	r0, [sp, #292]	; 0x124
 8002452:	6011      	str	r1, [r2, #0]
 8002454:	aa07      	add	r2, sp, #28
 8002456:	ab1c      	add	r3, sp, #112	; 0x70
 8002458:	4619      	mov	r1, r3
 800245a:	e892 5070 	ldmia.w	r2, {r4, r5, r6, ip, lr}
 800245e:	e881 5070 	stmia.w	r1, {r4, r5, r6, ip, lr}
 8002462:	aa16      	add	r2, sp, #88	; 0x58
 8002464:	4611      	mov	r1, r2
 8002466:	e893 5070 	ldmia.w	r3, {r4, r5, r6, ip, lr}
 800246a:	e881 5070 	stmia.w	r1, {r4, r5, r6, ip, lr}
 800246e:	901b      	str	r0, [sp, #108]	; 0x6c
 8002470:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8002472:	a811      	add	r0, sp, #68	; 0x44
 8002474:	9001      	str	r0, [sp, #4]
 8002476:	a905      	add	r1, sp, #20
 8002478:	f000 fce1 	bl	8002e3e <_ZN4core3ops9try_trait26NeverShortCircuit$LT$T$GT$10wrap_mut_228_$u7b$$u7b$closure$u7d$$u7d$17h28a8da63bd78e182E>
 800247c:	9901      	ldr	r1, [sp, #4]
 800247e:	a80c      	add	r0, sp, #48	; 0x30
 8002480:	f000 feb1 	bl	80031e6 <_ZN94_$LT$core..ops..try_trait..NeverShortCircuit$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd94e30a08d87253eE>
 8002484:	e037      	b.n	80024f6 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h6ecf68e1db805b0fE+0x128>
 8002486:	e01a      	b.n	80024be <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h6ecf68e1db805b0fE+0xf0>
 8002488:	9803      	ldr	r0, [sp, #12]
 800248a:	aa07      	add	r2, sp, #28
 800248c:	ab36      	add	r3, sp, #216	; 0xd8
 800248e:	4619      	mov	r1, r3
 8002490:	e892 5070 	ldmia.w	r2, {r4, r5, r6, ip, lr}
 8002494:	e881 5070 	stmia.w	r1, {r4, r5, r6, ip, lr}
 8002498:	6800      	ldr	r0, [r0, #0]
 800249a:	aa30      	add	r2, sp, #192	; 0xc0
 800249c:	4611      	mov	r1, r2
 800249e:	e893 5070 	ldmia.w	r3, {r4, r5, r6, ip, lr}
 80024a2:	e881 5070 	stmia.w	r1, {r4, r5, r6, ip, lr}
 80024a6:	9035      	str	r0, [sp, #212]	; 0xd4
 80024a8:	9b35      	ldr	r3, [sp, #212]	; 0xd4
 80024aa:	a82b      	add	r0, sp, #172	; 0xac
 80024ac:	9000      	str	r0, [sp, #0]
 80024ae:	a905      	add	r1, sp, #20
 80024b0:	f000 fcc5 	bl	8002e3e <_ZN4core3ops9try_trait26NeverShortCircuit$LT$T$GT$10wrap_mut_228_$u7b$$u7b$closure$u7d$$u7d$17h28a8da63bd78e182E>
 80024b4:	9900      	ldr	r1, [sp, #0]
 80024b6:	a826      	add	r0, sp, #152	; 0x98
 80024b8:	f000 fe95 	bl	80031e6 <_ZN94_$LT$core..ops..try_trait..NeverShortCircuit$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd94e30a08d87253eE>
 80024bc:	e00a      	b.n	80024d4 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h6ecf68e1db805b0fE+0x106>
 80024be:	9804      	ldr	r0, [sp, #16]
 80024c0:	ab07      	add	r3, sp, #28
 80024c2:	a940      	add	r1, sp, #256	; 0x100
 80024c4:	460a      	mov	r2, r1
 80024c6:	e893 5070 	ldmia.w	r3, {r4, r5, r6, ip, lr}
 80024ca:	e882 5070 	stmia.w	r2, {r4, r5, r6, ip, lr}
 80024ce:	f000 fe55 	bl	800317c <_ZN94_$LT$core..ops..try_trait..NeverShortCircuit$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$11from_output17h821607093da501f7E>
 80024d2:	e00c      	b.n	80024ee <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h6ecf68e1db805b0fE+0x120>
 80024d4:	aa26      	add	r2, sp, #152	; 0x98
 80024d6:	a93b      	add	r1, sp, #236	; 0xec
 80024d8:	4608      	mov	r0, r1
 80024da:	e892 5038 	ldmia.w	r2, {r3, r4, r5, ip, lr}
 80024de:	e880 5038 	stmia.w	r0, {r3, r4, r5, ip, lr}
 80024e2:	a807      	add	r0, sp, #28
 80024e4:	e891 501c 	ldmia.w	r1, {r2, r3, r4, ip, lr}
 80024e8:	e880 501c 	stmia.w	r0, {r2, r3, r4, ip, lr}
 80024ec:	e7e7      	b.n	80024be <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h6ecf68e1db805b0fE+0xf0>
 80024ee:	b04e      	add	sp, #312	; 0x138
 80024f0:	f85d bb04 	ldr.w	fp, [sp], #4
 80024f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80024f6:	aa0c      	add	r2, sp, #48	; 0x30
 80024f8:	a921      	add	r1, sp, #132	; 0x84
 80024fa:	4608      	mov	r0, r1
 80024fc:	e892 5038 	ldmia.w	r2, {r3, r4, r5, ip, lr}
 8002500:	e880 5038 	stmia.w	r0, {r3, r4, r5, ip, lr}
 8002504:	a807      	add	r0, sp, #28
 8002506:	e891 501c 	ldmia.w	r1, {r2, r3, r4, ip, lr}
 800250a:	e880 501c 	stmia.w	r0, {r2, r3, r4, ip, lr}
 800250e:	e784      	b.n	800241a <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h6ecf68e1db805b0fE+0x4c>
 8002510:	e7ed      	b.n	80024ee <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h6ecf68e1db805b0fE+0x120>

08002512 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h7392752d81d64507E>:
 8002512:	b580      	push	{r7, lr}
 8002514:	466f      	mov	r7, sp
 8002516:	b0a2      	sub	sp, #136	; 0x88
 8002518:	469c      	mov	ip, r3
 800251a:	9200      	str	r2, [sp, #0]
 800251c:	9101      	str	r1, [sp, #4]
 800251e:	9002      	str	r0, [sp, #8]
 8002520:	68bb      	ldr	r3, [r7, #8]
 8002522:	f8cd c00c 	str.w	ip, [sp, #12]
 8002526:	9304      	str	r3, [sp, #16]
 8002528:	9013      	str	r0, [sp, #76]	; 0x4c
 800252a:	9114      	str	r1, [sp, #80]	; 0x50
 800252c:	9215      	str	r2, [sp, #84]	; 0x54
 800252e:	7a00      	ldrb	r0, [r0, #8]
 8002530:	07c0      	lsls	r0, r0, #31
 8002532:	b948      	cbnz	r0, 8002548 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h7392752d81d64507E+0x36>
 8002534:	e7ff      	b.n	8002536 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h7392752d81d64507E+0x24>
 8002536:	9902      	ldr	r1, [sp, #8]
 8002538:	1d08      	adds	r0, r1, #4
 800253a:	911e      	str	r1, [sp, #120]	; 0x78
 800253c:	901f      	str	r0, [sp, #124]	; 0x7c
 800253e:	6808      	ldr	r0, [r1, #0]
 8002540:	6849      	ldr	r1, [r1, #4]
 8002542:	4288      	cmp	r0, r1
 8002544:	d806      	bhi.n	8002554 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h7392752d81d64507E+0x42>
 8002546:	e000      	b.n	800254a <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h7392752d81d64507E+0x38>
 8002548:	e004      	b.n	8002554 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h7392752d81d64507E+0x42>
 800254a:	9800      	ldr	r0, [sp, #0]
 800254c:	9901      	ldr	r1, [sp, #4]
 800254e:	9107      	str	r1, [sp, #28]
 8002550:	9008      	str	r0, [sp, #32]
 8002552:	e006      	b.n	8002562 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h7392752d81d64507E+0x50>
 8002554:	9900      	ldr	r1, [sp, #0]
 8002556:	9801      	ldr	r0, [sp, #4]
 8002558:	f000 fe0b 	bl	8003172 <_ZN94_$LT$core..ops..try_trait..NeverShortCircuit$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$11from_output17h3b3ad6cad2379c67E>
 800255c:	9005      	str	r0, [sp, #20]
 800255e:	9106      	str	r1, [sp, #24]
 8002560:	e058      	b.n	8002614 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h7392752d81d64507E+0x102>
 8002562:	9902      	ldr	r1, [sp, #8]
 8002564:	1d08      	adds	r0, r1, #4
 8002566:	9120      	str	r1, [sp, #128]	; 0x80
 8002568:	9021      	str	r0, [sp, #132]	; 0x84
 800256a:	6808      	ldr	r0, [r1, #0]
 800256c:	6849      	ldr	r1, [r1, #4]
 800256e:	4288      	cmp	r0, r1
 8002570:	d308      	bcc.n	8002584 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h7392752d81d64507E+0x72>
 8002572:	e7ff      	b.n	8002574 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h7392752d81d64507E+0x62>
 8002574:	9802      	ldr	r0, [sp, #8]
 8002576:	2101      	movs	r1, #1
 8002578:	7201      	strb	r1, [r0, #8]
 800257a:	1d01      	adds	r1, r0, #4
 800257c:	f003 fe5e 	bl	800623c <_ZN4core3cmp5impls54_$LT$impl$u20$core..cmp..PartialEq$u20$for$u20$u32$GT$2eq17hf24a696c4b0cb411E>
 8002580:	b9e8      	cbnz	r0, 80025be <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h7392752d81d64507E+0xac>
 8002582:	e01b      	b.n	80025bc <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h7392752d81d64507E+0xaa>
 8002584:	9802      	ldr	r0, [sp, #8]
 8002586:	6800      	ldr	r0, [r0, #0]
 8002588:	2101      	movs	r1, #1
 800258a:	f003 fe73 	bl	8006274 <_ZN47_$LT$u32$u20$as$u20$core..iter..range..Step$GT$17forward_unchecked17heeaa38ff01c28faaE>
 800258e:	9a02      	ldr	r2, [sp, #8]
 8002590:	4601      	mov	r1, r0
 8002592:	9119      	str	r1, [sp, #100]	; 0x64
 8002594:	921a      	str	r2, [sp, #104]	; 0x68
 8002596:	6810      	ldr	r0, [r2, #0]
 8002598:	901b      	str	r0, [sp, #108]	; 0x6c
 800259a:	6011      	str	r1, [r2, #0]
 800259c:	9a07      	ldr	r2, [sp, #28]
 800259e:	9908      	ldr	r1, [sp, #32]
 80025a0:	920b      	str	r2, [sp, #44]	; 0x2c
 80025a2:	910c      	str	r1, [sp, #48]	; 0x30
 80025a4:	900d      	str	r0, [sp, #52]	; 0x34
 80025a6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80025a8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80025aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80025ac:	a803      	add	r0, sp, #12
 80025ae:	f000 fc65 	bl	8002e7c <_ZN4core3ops9try_trait26NeverShortCircuit$LT$T$GT$10wrap_mut_228_$u7b$$u7b$closure$u7d$$u7d$17h441e460153a76969E>
 80025b2:	f000 fe2c 	bl	800320e <_ZN94_$LT$core..ops..try_trait..NeverShortCircuit$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hdd9c925cd531c060E>
 80025b6:	9009      	str	r0, [sp, #36]	; 0x24
 80025b8:	910a      	str	r1, [sp, #40]	; 0x28
 80025ba:	e024      	b.n	8002606 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h7392752d81d64507E+0xf4>
 80025bc:	e011      	b.n	80025e2 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h7392752d81d64507E+0xd0>
 80025be:	9802      	ldr	r0, [sp, #8]
 80025c0:	9a07      	ldr	r2, [sp, #28]
 80025c2:	9908      	ldr	r1, [sp, #32]
 80025c4:	6800      	ldr	r0, [r0, #0]
 80025c6:	9210      	str	r2, [sp, #64]	; 0x40
 80025c8:	9111      	str	r1, [sp, #68]	; 0x44
 80025ca:	9012      	str	r0, [sp, #72]	; 0x48
 80025cc:	9910      	ldr	r1, [sp, #64]	; 0x40
 80025ce:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80025d0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80025d2:	a803      	add	r0, sp, #12
 80025d4:	f000 fc52 	bl	8002e7c <_ZN4core3ops9try_trait26NeverShortCircuit$LT$T$GT$10wrap_mut_228_$u7b$$u7b$closure$u7d$$u7d$17h441e460153a76969E>
 80025d8:	f000 fe19 	bl	800320e <_ZN94_$LT$core..ops..try_trait..NeverShortCircuit$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hdd9c925cd531c060E>
 80025dc:	900e      	str	r0, [sp, #56]	; 0x38
 80025de:	910f      	str	r1, [sp, #60]	; 0x3c
 80025e0:	e006      	b.n	80025f0 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h7392752d81d64507E+0xde>
 80025e2:	9807      	ldr	r0, [sp, #28]
 80025e4:	9908      	ldr	r1, [sp, #32]
 80025e6:	f000 fdc4 	bl	8003172 <_ZN94_$LT$core..ops..try_trait..NeverShortCircuit$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$11from_output17h3b3ad6cad2379c67E>
 80025ea:	9005      	str	r0, [sp, #20]
 80025ec:	9106      	str	r1, [sp, #24]
 80025ee:	e006      	b.n	80025fe <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h7392752d81d64507E+0xec>
 80025f0:	990e      	ldr	r1, [sp, #56]	; 0x38
 80025f2:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80025f4:	9117      	str	r1, [sp, #92]	; 0x5c
 80025f6:	9018      	str	r0, [sp, #96]	; 0x60
 80025f8:	9107      	str	r1, [sp, #28]
 80025fa:	9008      	str	r0, [sp, #32]
 80025fc:	e7f1      	b.n	80025e2 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h7392752d81d64507E+0xd0>
 80025fe:	9805      	ldr	r0, [sp, #20]
 8002600:	9906      	ldr	r1, [sp, #24]
 8002602:	b022      	add	sp, #136	; 0x88
 8002604:	bd80      	pop	{r7, pc}
 8002606:	9909      	ldr	r1, [sp, #36]	; 0x24
 8002608:	980a      	ldr	r0, [sp, #40]	; 0x28
 800260a:	911c      	str	r1, [sp, #112]	; 0x70
 800260c:	901d      	str	r0, [sp, #116]	; 0x74
 800260e:	9107      	str	r1, [sp, #28]
 8002610:	9008      	str	r0, [sp, #32]
 8002612:	e7a6      	b.n	8002562 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h7392752d81d64507E+0x50>
 8002614:	e7f3      	b.n	80025fe <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h7392752d81d64507E+0xec>

08002616 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17ha3679a6ca907f51eE>:
 8002616:	b580      	push	{r7, lr}
 8002618:	466f      	mov	r7, sp
 800261a:	b0b6      	sub	sp, #216	; 0xd8
 800261c:	9303      	str	r3, [sp, #12]
 800261e:	9204      	str	r2, [sp, #16]
 8002620:	9105      	str	r1, [sp, #20]
 8002622:	9006      	str	r0, [sp, #24]
 8002624:	912d      	str	r1, [sp, #180]	; 0xb4
 8002626:	7a08      	ldrb	r0, [r1, #8]
 8002628:	07c0      	lsls	r0, r0, #31
 800262a:	b948      	cbnz	r0, 8002640 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17ha3679a6ca907f51eE+0x2a>
 800262c:	e7ff      	b.n	800262e <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17ha3679a6ca907f51eE+0x18>
 800262e:	9905      	ldr	r1, [sp, #20]
 8002630:	1d08      	adds	r0, r1, #4
 8002632:	9132      	str	r1, [sp, #200]	; 0xc8
 8002634:	9033      	str	r0, [sp, #204]	; 0xcc
 8002636:	6808      	ldr	r0, [r1, #0]
 8002638:	6849      	ldr	r1, [r1, #4]
 800263a:	4288      	cmp	r0, r1
 800263c:	d809      	bhi.n	8002652 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17ha3679a6ca907f51eE+0x3c>
 800263e:	e000      	b.n	8002642 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17ha3679a6ca907f51eE+0x2c>
 8002640:	e007      	b.n	8002652 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17ha3679a6ca907f51eE+0x3c>
 8002642:	9a04      	ldr	r2, [sp, #16]
 8002644:	6810      	ldr	r0, [r2, #0]
 8002646:	6851      	ldr	r1, [r2, #4]
 8002648:	6892      	ldr	r2, [r2, #8]
 800264a:	9209      	str	r2, [sp, #36]	; 0x24
 800264c:	9108      	str	r1, [sp, #32]
 800264e:	9007      	str	r0, [sp, #28]
 8002650:	e004      	b.n	800265c <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17ha3679a6ca907f51eE+0x46>
 8002652:	9904      	ldr	r1, [sp, #16]
 8002654:	9806      	ldr	r0, [sp, #24]
 8002656:	f000 fd98 	bl	800318a <_ZN94_$LT$core..ops..try_trait..NeverShortCircuit$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$11from_output17hb31babf52879209aE>
 800265a:	e080      	b.n	800275e <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17ha3679a6ca907f51eE+0x148>
 800265c:	9905      	ldr	r1, [sp, #20]
 800265e:	1d08      	adds	r0, r1, #4
 8002660:	9134      	str	r1, [sp, #208]	; 0xd0
 8002662:	9035      	str	r0, [sp, #212]	; 0xd4
 8002664:	6808      	ldr	r0, [r1, #0]
 8002666:	6849      	ldr	r1, [r1, #4]
 8002668:	4288      	cmp	r0, r1
 800266a:	d308      	bcc.n	800267e <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17ha3679a6ca907f51eE+0x68>
 800266c:	e7ff      	b.n	800266e <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17ha3679a6ca907f51eE+0x58>
 800266e:	9805      	ldr	r0, [sp, #20]
 8002670:	2101      	movs	r1, #1
 8002672:	7201      	strb	r1, [r0, #8]
 8002674:	1d01      	adds	r1, r0, #4
 8002676:	f003 fde1 	bl	800623c <_ZN4core3cmp5impls54_$LT$impl$u20$core..cmp..PartialEq$u20$for$u20$u32$GT$2eq17hf24a696c4b0cb411E>
 800267a:	bb50      	cbnz	r0, 80026d2 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17ha3679a6ca907f51eE+0xbc>
 800267c:	e028      	b.n	80026d0 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17ha3679a6ca907f51eE+0xba>
 800267e:	9805      	ldr	r0, [sp, #20]
 8002680:	6800      	ldr	r0, [r0, #0]
 8002682:	2101      	movs	r1, #1
 8002684:	f003 fdf6 	bl	8006274 <_ZN47_$LT$u32$u20$as$u20$core..iter..range..Step$GT$17forward_unchecked17heeaa38ff01c28faaE>
 8002688:	9b05      	ldr	r3, [sp, #20]
 800268a:	9903      	ldr	r1, [sp, #12]
 800268c:	4602      	mov	r2, r0
 800268e:	922f      	str	r2, [sp, #188]	; 0xbc
 8002690:	9330      	str	r3, [sp, #192]	; 0xc0
 8002692:	6818      	ldr	r0, [r3, #0]
 8002694:	9031      	str	r0, [sp, #196]	; 0xc4
 8002696:	601a      	str	r2, [r3, #0]
 8002698:	9a07      	ldr	r2, [sp, #28]
 800269a:	9b08      	ldr	r3, [sp, #32]
 800269c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 80026a0:	f8cd c058 	str.w	ip, [sp, #88]	; 0x58
 80026a4:	9315      	str	r3, [sp, #84]	; 0x54
 80026a6:	9214      	str	r2, [sp, #80]	; 0x50
 80026a8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80026aa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80026ac:	f8dd c058 	ldr.w	ip, [sp, #88]	; 0x58
 80026b0:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
 80026b4:	9311      	str	r3, [sp, #68]	; 0x44
 80026b6:	9210      	str	r2, [sp, #64]	; 0x40
 80026b8:	9013      	str	r0, [sp, #76]	; 0x4c
 80026ba:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80026bc:	a80d      	add	r0, sp, #52	; 0x34
 80026be:	9002      	str	r0, [sp, #8]
 80026c0:	aa10      	add	r2, sp, #64	; 0x40
 80026c2:	f000 fb9c 	bl	8002dfe <_ZN4core3ops9try_trait26NeverShortCircuit$LT$T$GT$10wrap_mut_228_$u7b$$u7b$closure$u7d$$u7d$17h08a3ea53d6c4a3f8E>
 80026c6:	9902      	ldr	r1, [sp, #8]
 80026c8:	a80a      	add	r0, sp, #40	; 0x28
 80026ca:	f000 fd7b 	bl	80031c4 <_ZN94_$LT$core..ops..try_trait..NeverShortCircuit$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd93d9eeb5f7584ccE>
 80026ce:	e039      	b.n	8002744 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17ha3679a6ca907f51eE+0x12e>
 80026d0:	e01e      	b.n	8002710 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17ha3679a6ca907f51eE+0xfa>
 80026d2:	9903      	ldr	r1, [sp, #12]
 80026d4:	9805      	ldr	r0, [sp, #20]
 80026d6:	9a07      	ldr	r2, [sp, #28]
 80026d8:	9b08      	ldr	r3, [sp, #32]
 80026da:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 80026de:	f8cd c098 	str.w	ip, [sp, #152]	; 0x98
 80026e2:	9325      	str	r3, [sp, #148]	; 0x94
 80026e4:	9224      	str	r2, [sp, #144]	; 0x90
 80026e6:	6800      	ldr	r0, [r0, #0]
 80026e8:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80026ea:	9b25      	ldr	r3, [sp, #148]	; 0x94
 80026ec:	f8dd c098 	ldr.w	ip, [sp, #152]	; 0x98
 80026f0:	f8cd c088 	str.w	ip, [sp, #136]	; 0x88
 80026f4:	9321      	str	r3, [sp, #132]	; 0x84
 80026f6:	9220      	str	r2, [sp, #128]	; 0x80
 80026f8:	9023      	str	r0, [sp, #140]	; 0x8c
 80026fa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80026fc:	a81d      	add	r0, sp, #116	; 0x74
 80026fe:	9001      	str	r0, [sp, #4]
 8002700:	aa20      	add	r2, sp, #128	; 0x80
 8002702:	f000 fb7c 	bl	8002dfe <_ZN4core3ops9try_trait26NeverShortCircuit$LT$T$GT$10wrap_mut_228_$u7b$$u7b$closure$u7d$$u7d$17h08a3ea53d6c4a3f8E>
 8002706:	9901      	ldr	r1, [sp, #4]
 8002708:	a81a      	add	r0, sp, #104	; 0x68
 800270a:	f000 fd5b 	bl	80031c4 <_ZN94_$LT$core..ops..try_trait..NeverShortCircuit$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd93d9eeb5f7584ccE>
 800270e:	e00a      	b.n	8002726 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17ha3679a6ca907f51eE+0x110>
 8002710:	9806      	ldr	r0, [sp, #24]
 8002712:	9907      	ldr	r1, [sp, #28]
 8002714:	9a08      	ldr	r2, [sp, #32]
 8002716:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002718:	932c      	str	r3, [sp, #176]	; 0xb0
 800271a:	922b      	str	r2, [sp, #172]	; 0xac
 800271c:	912a      	str	r1, [sp, #168]	; 0xa8
 800271e:	a92a      	add	r1, sp, #168	; 0xa8
 8002720:	f000 fd33 	bl	800318a <_ZN94_$LT$core..ops..try_trait..NeverShortCircuit$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$11from_output17hb31babf52879209aE>
 8002724:	e00c      	b.n	8002740 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17ha3679a6ca907f51eE+0x12a>
 8002726:	981a      	ldr	r0, [sp, #104]	; 0x68
 8002728:	991b      	ldr	r1, [sp, #108]	; 0x6c
 800272a:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800272c:	9229      	str	r2, [sp, #164]	; 0xa4
 800272e:	9128      	str	r1, [sp, #160]	; 0xa0
 8002730:	9027      	str	r0, [sp, #156]	; 0x9c
 8002732:	9827      	ldr	r0, [sp, #156]	; 0x9c
 8002734:	9928      	ldr	r1, [sp, #160]	; 0xa0
 8002736:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 8002738:	9209      	str	r2, [sp, #36]	; 0x24
 800273a:	9108      	str	r1, [sp, #32]
 800273c:	9007      	str	r0, [sp, #28]
 800273e:	e7e7      	b.n	8002710 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17ha3679a6ca907f51eE+0xfa>
 8002740:	b036      	add	sp, #216	; 0xd8
 8002742:	bd80      	pop	{r7, pc}
 8002744:	980a      	ldr	r0, [sp, #40]	; 0x28
 8002746:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002748:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800274a:	9219      	str	r2, [sp, #100]	; 0x64
 800274c:	9118      	str	r1, [sp, #96]	; 0x60
 800274e:	9017      	str	r0, [sp, #92]	; 0x5c
 8002750:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8002752:	9918      	ldr	r1, [sp, #96]	; 0x60
 8002754:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8002756:	9209      	str	r2, [sp, #36]	; 0x24
 8002758:	9108      	str	r1, [sp, #32]
 800275a:	9007      	str	r0, [sp, #28]
 800275c:	e77e      	b.n	800265c <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17ha3679a6ca907f51eE+0x46>
 800275e:	e7ef      	b.n	8002740 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17ha3679a6ca907f51eE+0x12a>

08002760 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$9spec_next17h3f5139679206e943E>:
 8002760:	b580      	push	{r7, lr}
 8002762:	466f      	mov	r7, sp
 8002764:	b08c      	sub	sp, #48	; 0x30
 8002766:	9000      	str	r0, [sp, #0]
 8002768:	9004      	str	r0, [sp, #16]
 800276a:	7a00      	ldrb	r0, [r0, #8]
 800276c:	07c0      	lsls	r0, r0, #31
 800276e:	b948      	cbnz	r0, 8002784 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$9spec_next17h3f5139679206e943E+0x24>
 8002770:	e7ff      	b.n	8002772 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$9spec_next17h3f5139679206e943E+0x12>
 8002772:	9900      	ldr	r1, [sp, #0]
 8002774:	1d08      	adds	r0, r1, #4
 8002776:	9108      	str	r1, [sp, #32]
 8002778:	9009      	str	r0, [sp, #36]	; 0x24
 800277a:	6808      	ldr	r0, [r1, #0]
 800277c:	6849      	ldr	r1, [r1, #4]
 800277e:	4288      	cmp	r0, r1
 8002780:	d810      	bhi.n	80027a4 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$9spec_next17h3f5139679206e943E+0x44>
 8002782:	e000      	b.n	8002786 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$9spec_next17h3f5139679206e943E+0x26>
 8002784:	e00e      	b.n	80027a4 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$9spec_next17h3f5139679206e943E+0x44>
 8002786:	9900      	ldr	r1, [sp, #0]
 8002788:	1d08      	adds	r0, r1, #4
 800278a:	910a      	str	r1, [sp, #40]	; 0x28
 800278c:	900b      	str	r0, [sp, #44]	; 0x2c
 800278e:	6808      	ldr	r0, [r1, #0]
 8002790:	6849      	ldr	r1, [r1, #4]
 8002792:	2200      	movs	r2, #0
 8002794:	4288      	cmp	r0, r1
 8002796:	bf38      	it	cc
 8002798:	2201      	movcc	r2, #1
 800279a:	f807 2c19 	strb.w	r2, [r7, #-25]
 800279e:	4288      	cmp	r0, r1
 80027a0:	d309      	bcc.n	80027b6 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$9spec_next17h3f5139679206e943E+0x56>
 80027a2:	e002      	b.n	80027aa <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$9spec_next17h3f5139679206e943E+0x4a>
 80027a4:	2000      	movs	r0, #0
 80027a6:	9001      	str	r0, [sp, #4]
 80027a8:	e016      	b.n	80027d8 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$9spec_next17h3f5139679206e943E+0x78>
 80027aa:	9800      	ldr	r0, [sp, #0]
 80027ac:	2101      	movs	r1, #1
 80027ae:	7201      	strb	r1, [r0, #8]
 80027b0:	6800      	ldr	r0, [r0, #0]
 80027b2:	9003      	str	r0, [sp, #12]
 80027b4:	e00b      	b.n	80027ce <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$9spec_next17h3f5139679206e943E+0x6e>
 80027b6:	9800      	ldr	r0, [sp, #0]
 80027b8:	6800      	ldr	r0, [r0, #0]
 80027ba:	2101      	movs	r1, #1
 80027bc:	f003 fd5a 	bl	8006274 <_ZN47_$LT$u32$u20$as$u20$core..iter..range..Step$GT$17forward_unchecked17heeaa38ff01c28faaE>
 80027c0:	9900      	ldr	r1, [sp, #0]
 80027c2:	9006      	str	r0, [sp, #24]
 80027c4:	9107      	str	r1, [sp, #28]
 80027c6:	680a      	ldr	r2, [r1, #0]
 80027c8:	9203      	str	r2, [sp, #12]
 80027ca:	6008      	str	r0, [r1, #0]
 80027cc:	e7ff      	b.n	80027ce <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$9spec_next17h3f5139679206e943E+0x6e>
 80027ce:	9803      	ldr	r0, [sp, #12]
 80027d0:	9002      	str	r0, [sp, #8]
 80027d2:	2001      	movs	r0, #1
 80027d4:	9001      	str	r0, [sp, #4]
 80027d6:	e7ff      	b.n	80027d8 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$9spec_next17h3f5139679206e943E+0x78>
 80027d8:	9801      	ldr	r0, [sp, #4]
 80027da:	9902      	ldr	r1, [sp, #8]
 80027dc:	b00c      	add	sp, #48	; 0x30
 80027de:	bd80      	pop	{r7, pc}

080027e0 <_ZN4core3ops5range11RangeBounds8contains17h02bd657f8d1bae38E>:
 80027e0:	b580      	push	{r7, lr}
 80027e2:	466f      	mov	r7, sp
 80027e4:	b0a2      	sub	sp, #136	; 0x88
 80027e6:	9001      	str	r0, [sp, #4]
 80027e8:	9103      	str	r1, [sp, #12]
 80027ea:	900f      	str	r0, [sp, #60]	; 0x3c
 80027ec:	f7ff fc94 	bl	8002118 <_ZN100_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$11start_bound17h0750ffb58aa5af80E>
 80027f0:	9005      	str	r0, [sp, #20]
 80027f2:	9106      	str	r1, [sp, #24]
 80027f4:	9805      	ldr	r0, [sp, #20]
 80027f6:	9002      	str	r0, [sp, #8]
 80027f8:	b130      	cbz	r0, 8002808 <_ZN4core3ops5range11RangeBounds8contains17h02bd657f8d1bae38E+0x28>
 80027fa:	e7ff      	b.n	80027fc <_ZN4core3ops5range11RangeBounds8contains17h02bd657f8d1bae38E+0x1c>
 80027fc:	9802      	ldr	r0, [sp, #8]
 80027fe:	2801      	cmp	r0, #1
 8002800:	d017      	beq.n	8002832 <_ZN4core3ops5range11RangeBounds8contains17h02bd657f8d1bae38E+0x52>
 8002802:	e7ff      	b.n	8002804 <_ZN4core3ops5range11RangeBounds8contains17h02bd657f8d1bae38E+0x24>
 8002804:	e02a      	b.n	800285c <_ZN4core3ops5range11RangeBounds8contains17h02bd657f8d1bae38E+0x7c>
 8002806:	defe      	udf	#254	; 0xfe
 8002808:	9806      	ldr	r0, [sp, #24]
 800280a:	9007      	str	r0, [sp, #28]
 800280c:	a807      	add	r0, sp, #28
 800280e:	9010      	str	r0, [sp, #64]	; 0x40
 8002810:	9803      	ldr	r0, [sp, #12]
 8002812:	9008      	str	r0, [sp, #32]
 8002814:	a808      	add	r0, sp, #32
 8002816:	9011      	str	r0, [sp, #68]	; 0x44
 8002818:	9907      	ldr	r1, [sp, #28]
 800281a:	9803      	ldr	r0, [sp, #12]
 800281c:	911c      	str	r1, [sp, #112]	; 0x70
 800281e:	901d      	str	r0, [sp, #116]	; 0x74
 8002820:	6809      	ldr	r1, [r1, #0]
 8002822:	6802      	ldr	r2, [r0, #0]
 8002824:	2000      	movs	r0, #0
 8002826:	4291      	cmp	r1, r2
 8002828:	bf98      	it	ls
 800282a:	2001      	movls	r0, #1
 800282c:	f807 0c75 	strb.w	r0, [r7, #-117]
 8002830:	e015      	b.n	800285e <_ZN4core3ops5range11RangeBounds8contains17h02bd657f8d1bae38E+0x7e>
 8002832:	9806      	ldr	r0, [sp, #24]
 8002834:	9009      	str	r0, [sp, #36]	; 0x24
 8002836:	a809      	add	r0, sp, #36	; 0x24
 8002838:	9012      	str	r0, [sp, #72]	; 0x48
 800283a:	9803      	ldr	r0, [sp, #12]
 800283c:	900a      	str	r0, [sp, #40]	; 0x28
 800283e:	a80a      	add	r0, sp, #40	; 0x28
 8002840:	9013      	str	r0, [sp, #76]	; 0x4c
 8002842:	9909      	ldr	r1, [sp, #36]	; 0x24
 8002844:	9803      	ldr	r0, [sp, #12]
 8002846:	9120      	str	r1, [sp, #128]	; 0x80
 8002848:	9021      	str	r0, [sp, #132]	; 0x84
 800284a:	6809      	ldr	r1, [r1, #0]
 800284c:	6802      	ldr	r2, [r0, #0]
 800284e:	2000      	movs	r0, #0
 8002850:	4291      	cmp	r1, r2
 8002852:	bf38      	it	cc
 8002854:	2001      	movcc	r0, #1
 8002856:	f807 0c75 	strb.w	r0, [r7, #-117]
 800285a:	e000      	b.n	800285e <_ZN4core3ops5range11RangeBounds8contains17h02bd657f8d1bae38E+0x7e>
 800285c:	e008      	b.n	8002870 <_ZN4core3ops5range11RangeBounds8contains17h02bd657f8d1bae38E+0x90>
 800285e:	f817 0c75 	ldrb.w	r0, [r7, #-117]
 8002862:	07c0      	lsls	r0, r0, #31
 8002864:	b920      	cbnz	r0, 8002870 <_ZN4core3ops5range11RangeBounds8contains17h02bd657f8d1bae38E+0x90>
 8002866:	e7ff      	b.n	8002868 <_ZN4core3ops5range11RangeBounds8contains17h02bd657f8d1bae38E+0x88>
 8002868:	2000      	movs	r0, #0
 800286a:	f807 0c76 	strb.w	r0, [r7, #-118]
 800286e:	e00d      	b.n	800288c <_ZN4core3ops5range11RangeBounds8contains17h02bd657f8d1bae38E+0xac>
 8002870:	9801      	ldr	r0, [sp, #4]
 8002872:	f7ff fc63 	bl	800213c <_ZN100_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17h846ddce4613719edE>
 8002876:	900b      	str	r0, [sp, #44]	; 0x2c
 8002878:	910c      	str	r1, [sp, #48]	; 0x30
 800287a:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800287c:	9000      	str	r0, [sp, #0]
 800287e:	b158      	cbz	r0, 8002898 <_ZN4core3ops5range11RangeBounds8contains17h02bd657f8d1bae38E+0xb8>
 8002880:	e7ff      	b.n	8002882 <_ZN4core3ops5range11RangeBounds8contains17h02bd657f8d1bae38E+0xa2>
 8002882:	9800      	ldr	r0, [sp, #0]
 8002884:	2801      	cmp	r0, #1
 8002886:	d01a      	beq.n	80028be <_ZN4core3ops5range11RangeBounds8contains17h02bd657f8d1bae38E+0xde>
 8002888:	e7ff      	b.n	800288a <_ZN4core3ops5range11RangeBounds8contains17h02bd657f8d1bae38E+0xaa>
 800288a:	e02b      	b.n	80028e4 <_ZN4core3ops5range11RangeBounds8contains17h02bd657f8d1bae38E+0x104>
 800288c:	f817 0c76 	ldrb.w	r0, [r7, #-118]
 8002890:	f000 0001 	and.w	r0, r0, #1
 8002894:	b022      	add	sp, #136	; 0x88
 8002896:	bd80      	pop	{r7, pc}
 8002898:	980c      	ldr	r0, [sp, #48]	; 0x30
 800289a:	9014      	str	r0, [sp, #80]	; 0x50
 800289c:	a903      	add	r1, sp, #12
 800289e:	9115      	str	r1, [sp, #84]	; 0x54
 80028a0:	900d      	str	r0, [sp, #52]	; 0x34
 80028a2:	a90d      	add	r1, sp, #52	; 0x34
 80028a4:	9116      	str	r1, [sp, #88]	; 0x58
 80028a6:	9903      	ldr	r1, [sp, #12]
 80028a8:	911a      	str	r1, [sp, #104]	; 0x68
 80028aa:	901b      	str	r0, [sp, #108]	; 0x6c
 80028ac:	6809      	ldr	r1, [r1, #0]
 80028ae:	6802      	ldr	r2, [r0, #0]
 80028b0:	2000      	movs	r0, #0
 80028b2:	4291      	cmp	r1, r2
 80028b4:	bf98      	it	ls
 80028b6:	2001      	movls	r0, #1
 80028b8:	f807 0c76 	strb.w	r0, [r7, #-118]
 80028bc:	e016      	b.n	80028ec <_ZN4core3ops5range11RangeBounds8contains17h02bd657f8d1bae38E+0x10c>
 80028be:	980c      	ldr	r0, [sp, #48]	; 0x30
 80028c0:	9017      	str	r0, [sp, #92]	; 0x5c
 80028c2:	a903      	add	r1, sp, #12
 80028c4:	9118      	str	r1, [sp, #96]	; 0x60
 80028c6:	900e      	str	r0, [sp, #56]	; 0x38
 80028c8:	a90e      	add	r1, sp, #56	; 0x38
 80028ca:	9119      	str	r1, [sp, #100]	; 0x64
 80028cc:	9903      	ldr	r1, [sp, #12]
 80028ce:	911e      	str	r1, [sp, #120]	; 0x78
 80028d0:	901f      	str	r0, [sp, #124]	; 0x7c
 80028d2:	6809      	ldr	r1, [r1, #0]
 80028d4:	6802      	ldr	r2, [r0, #0]
 80028d6:	2000      	movs	r0, #0
 80028d8:	4291      	cmp	r1, r2
 80028da:	bf38      	it	cc
 80028dc:	2001      	movcc	r0, #1
 80028de:	f807 0c76 	strb.w	r0, [r7, #-118]
 80028e2:	e003      	b.n	80028ec <_ZN4core3ops5range11RangeBounds8contains17h02bd657f8d1bae38E+0x10c>
 80028e4:	2001      	movs	r0, #1
 80028e6:	f807 0c76 	strb.w	r0, [r7, #-118]
 80028ea:	e7ff      	b.n	80028ec <_ZN4core3ops5range11RangeBounds8contains17h02bd657f8d1bae38E+0x10c>
 80028ec:	e7ce      	b.n	800288c <_ZN4core3ops5range11RangeBounds8contains17h02bd657f8d1bae38E+0xac>

080028ee <_ZN4core3ops5range11RangeBounds8contains17h26f2ce37fd1c05c5E>:
 80028ee:	b580      	push	{r7, lr}
 80028f0:	466f      	mov	r7, sp
 80028f2:	b0a2      	sub	sp, #136	; 0x88
 80028f4:	9001      	str	r0, [sp, #4]
 80028f6:	9103      	str	r1, [sp, #12]
 80028f8:	900f      	str	r0, [sp, #60]	; 0x3c
 80028fa:	f7ff fc16 	bl	800212a <_ZN100_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$11start_bound17h74c5ce22b03290b3E>
 80028fe:	9005      	str	r0, [sp, #20]
 8002900:	9106      	str	r1, [sp, #24]
 8002902:	9805      	ldr	r0, [sp, #20]
 8002904:	9002      	str	r0, [sp, #8]
 8002906:	b130      	cbz	r0, 8002916 <_ZN4core3ops5range11RangeBounds8contains17h26f2ce37fd1c05c5E+0x28>
 8002908:	e7ff      	b.n	800290a <_ZN4core3ops5range11RangeBounds8contains17h26f2ce37fd1c05c5E+0x1c>
 800290a:	9802      	ldr	r0, [sp, #8]
 800290c:	2801      	cmp	r0, #1
 800290e:	d017      	beq.n	8002940 <_ZN4core3ops5range11RangeBounds8contains17h26f2ce37fd1c05c5E+0x52>
 8002910:	e7ff      	b.n	8002912 <_ZN4core3ops5range11RangeBounds8contains17h26f2ce37fd1c05c5E+0x24>
 8002912:	e02a      	b.n	800296a <_ZN4core3ops5range11RangeBounds8contains17h26f2ce37fd1c05c5E+0x7c>
 8002914:	defe      	udf	#254	; 0xfe
 8002916:	9806      	ldr	r0, [sp, #24]
 8002918:	9007      	str	r0, [sp, #28]
 800291a:	a807      	add	r0, sp, #28
 800291c:	9010      	str	r0, [sp, #64]	; 0x40
 800291e:	9803      	ldr	r0, [sp, #12]
 8002920:	9008      	str	r0, [sp, #32]
 8002922:	a808      	add	r0, sp, #32
 8002924:	9011      	str	r0, [sp, #68]	; 0x44
 8002926:	9907      	ldr	r1, [sp, #28]
 8002928:	9803      	ldr	r0, [sp, #12]
 800292a:	911c      	str	r1, [sp, #112]	; 0x70
 800292c:	901d      	str	r0, [sp, #116]	; 0x74
 800292e:	6809      	ldr	r1, [r1, #0]
 8002930:	6802      	ldr	r2, [r0, #0]
 8002932:	2000      	movs	r0, #0
 8002934:	4291      	cmp	r1, r2
 8002936:	bf98      	it	ls
 8002938:	2001      	movls	r0, #1
 800293a:	f807 0c75 	strb.w	r0, [r7, #-117]
 800293e:	e015      	b.n	800296c <_ZN4core3ops5range11RangeBounds8contains17h26f2ce37fd1c05c5E+0x7e>
 8002940:	9806      	ldr	r0, [sp, #24]
 8002942:	9009      	str	r0, [sp, #36]	; 0x24
 8002944:	a809      	add	r0, sp, #36	; 0x24
 8002946:	9012      	str	r0, [sp, #72]	; 0x48
 8002948:	9803      	ldr	r0, [sp, #12]
 800294a:	900a      	str	r0, [sp, #40]	; 0x28
 800294c:	a80a      	add	r0, sp, #40	; 0x28
 800294e:	9013      	str	r0, [sp, #76]	; 0x4c
 8002950:	9909      	ldr	r1, [sp, #36]	; 0x24
 8002952:	9803      	ldr	r0, [sp, #12]
 8002954:	9120      	str	r1, [sp, #128]	; 0x80
 8002956:	9021      	str	r0, [sp, #132]	; 0x84
 8002958:	6809      	ldr	r1, [r1, #0]
 800295a:	6802      	ldr	r2, [r0, #0]
 800295c:	2000      	movs	r0, #0
 800295e:	4291      	cmp	r1, r2
 8002960:	bf38      	it	cc
 8002962:	2001      	movcc	r0, #1
 8002964:	f807 0c75 	strb.w	r0, [r7, #-117]
 8002968:	e000      	b.n	800296c <_ZN4core3ops5range11RangeBounds8contains17h26f2ce37fd1c05c5E+0x7e>
 800296a:	e008      	b.n	800297e <_ZN4core3ops5range11RangeBounds8contains17h26f2ce37fd1c05c5E+0x90>
 800296c:	f817 0c75 	ldrb.w	r0, [r7, #-117]
 8002970:	07c0      	lsls	r0, r0, #31
 8002972:	b920      	cbnz	r0, 800297e <_ZN4core3ops5range11RangeBounds8contains17h26f2ce37fd1c05c5E+0x90>
 8002974:	e7ff      	b.n	8002976 <_ZN4core3ops5range11RangeBounds8contains17h26f2ce37fd1c05c5E+0x88>
 8002976:	2000      	movs	r0, #0
 8002978:	f807 0c76 	strb.w	r0, [r7, #-118]
 800297c:	e00d      	b.n	800299a <_ZN4core3ops5range11RangeBounds8contains17h26f2ce37fd1c05c5E+0xac>
 800297e:	9801      	ldr	r0, [sp, #4]
 8002980:	f7ff fbf3 	bl	800216a <_ZN100_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17hb643ad7df834cef0E>
 8002984:	900b      	str	r0, [sp, #44]	; 0x2c
 8002986:	910c      	str	r1, [sp, #48]	; 0x30
 8002988:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800298a:	9000      	str	r0, [sp, #0]
 800298c:	b158      	cbz	r0, 80029a6 <_ZN4core3ops5range11RangeBounds8contains17h26f2ce37fd1c05c5E+0xb8>
 800298e:	e7ff      	b.n	8002990 <_ZN4core3ops5range11RangeBounds8contains17h26f2ce37fd1c05c5E+0xa2>
 8002990:	9800      	ldr	r0, [sp, #0]
 8002992:	2801      	cmp	r0, #1
 8002994:	d01a      	beq.n	80029cc <_ZN4core3ops5range11RangeBounds8contains17h26f2ce37fd1c05c5E+0xde>
 8002996:	e7ff      	b.n	8002998 <_ZN4core3ops5range11RangeBounds8contains17h26f2ce37fd1c05c5E+0xaa>
 8002998:	e02b      	b.n	80029f2 <_ZN4core3ops5range11RangeBounds8contains17h26f2ce37fd1c05c5E+0x104>
 800299a:	f817 0c76 	ldrb.w	r0, [r7, #-118]
 800299e:	f000 0001 	and.w	r0, r0, #1
 80029a2:	b022      	add	sp, #136	; 0x88
 80029a4:	bd80      	pop	{r7, pc}
 80029a6:	980c      	ldr	r0, [sp, #48]	; 0x30
 80029a8:	9014      	str	r0, [sp, #80]	; 0x50
 80029aa:	a903      	add	r1, sp, #12
 80029ac:	9115      	str	r1, [sp, #84]	; 0x54
 80029ae:	900d      	str	r0, [sp, #52]	; 0x34
 80029b0:	a90d      	add	r1, sp, #52	; 0x34
 80029b2:	9116      	str	r1, [sp, #88]	; 0x58
 80029b4:	9903      	ldr	r1, [sp, #12]
 80029b6:	911a      	str	r1, [sp, #104]	; 0x68
 80029b8:	901b      	str	r0, [sp, #108]	; 0x6c
 80029ba:	6809      	ldr	r1, [r1, #0]
 80029bc:	6802      	ldr	r2, [r0, #0]
 80029be:	2000      	movs	r0, #0
 80029c0:	4291      	cmp	r1, r2
 80029c2:	bf98      	it	ls
 80029c4:	2001      	movls	r0, #1
 80029c6:	f807 0c76 	strb.w	r0, [r7, #-118]
 80029ca:	e016      	b.n	80029fa <_ZN4core3ops5range11RangeBounds8contains17h26f2ce37fd1c05c5E+0x10c>
 80029cc:	980c      	ldr	r0, [sp, #48]	; 0x30
 80029ce:	9017      	str	r0, [sp, #92]	; 0x5c
 80029d0:	a903      	add	r1, sp, #12
 80029d2:	9118      	str	r1, [sp, #96]	; 0x60
 80029d4:	900e      	str	r0, [sp, #56]	; 0x38
 80029d6:	a90e      	add	r1, sp, #56	; 0x38
 80029d8:	9119      	str	r1, [sp, #100]	; 0x64
 80029da:	9903      	ldr	r1, [sp, #12]
 80029dc:	911e      	str	r1, [sp, #120]	; 0x78
 80029de:	901f      	str	r0, [sp, #124]	; 0x7c
 80029e0:	6809      	ldr	r1, [r1, #0]
 80029e2:	6802      	ldr	r2, [r0, #0]
 80029e4:	2000      	movs	r0, #0
 80029e6:	4291      	cmp	r1, r2
 80029e8:	bf38      	it	cc
 80029ea:	2001      	movcc	r0, #1
 80029ec:	f807 0c76 	strb.w	r0, [r7, #-118]
 80029f0:	e003      	b.n	80029fa <_ZN4core3ops5range11RangeBounds8contains17h26f2ce37fd1c05c5E+0x10c>
 80029f2:	2001      	movs	r0, #1
 80029f4:	f807 0c76 	strb.w	r0, [r7, #-118]
 80029f8:	e7ff      	b.n	80029fa <_ZN4core3ops5range11RangeBounds8contains17h26f2ce37fd1c05c5E+0x10c>
 80029fa:	e7ce      	b.n	800299a <_ZN4core3ops5range11RangeBounds8contains17h26f2ce37fd1c05c5E+0xac>

080029fc <_ZN4core3ops5range25RangeInclusive$LT$Idx$GT$3new17he89adfbb8751d921E>:
 80029fc:	b083      	sub	sp, #12
 80029fe:	9100      	str	r1, [sp, #0]
 8002a00:	4601      	mov	r1, r0
 8002a02:	9800      	ldr	r0, [sp, #0]
 8002a04:	9001      	str	r0, [sp, #4]
 8002a06:	9202      	str	r2, [sp, #8]
 8002a08:	6008      	str	r0, [r1, #0]
 8002a0a:	604a      	str	r2, [r1, #4]
 8002a0c:	2000      	movs	r0, #0
 8002a0e:	7208      	strb	r0, [r1, #8]
 8002a10:	b003      	add	sp, #12
 8002a12:	4770      	bx	lr

08002a14 <_ZN4core3ops5range25RangeInclusive$LT$Idx$GT$8contains17h735476a0d35cf074E>:
 8002a14:	b580      	push	{r7, lr}
 8002a16:	466f      	mov	r7, sp
 8002a18:	b082      	sub	sp, #8
 8002a1a:	9000      	str	r0, [sp, #0]
 8002a1c:	9101      	str	r1, [sp, #4]
 8002a1e:	f7ff ff66 	bl	80028ee <_ZN4core3ops5range11RangeBounds8contains17h26f2ce37fd1c05c5E>
 8002a22:	b002      	add	sp, #8
 8002a24:	bd80      	pop	{r7, pc}

08002a26 <_ZN4core3ops5range25RangeInclusive$LT$Idx$GT$8contains17h86e01980658861b2E>:
 8002a26:	b580      	push	{r7, lr}
 8002a28:	466f      	mov	r7, sp
 8002a2a:	b082      	sub	sp, #8
 8002a2c:	9000      	str	r0, [sp, #0]
 8002a2e:	9101      	str	r1, [sp, #4]
 8002a30:	f7ff fed6 	bl	80027e0 <_ZN4core3ops5range11RangeBounds8contains17h02bd657f8d1bae38E>
 8002a34:	b002      	add	sp, #8
 8002a36:	bd80      	pop	{r7, pc}

08002a38 <_ZN4core4iter5range110_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..RangeInclusive$LT$A$GT$$GT$4fold17ha14f267445b50980E>:
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	466f      	mov	r7, sp
 8002a3c:	b088      	sub	sp, #32
 8002a3e:	469c      	mov	ip, r3
 8002a40:	9000      	str	r0, [sp, #0]
 8002a42:	9107      	str	r1, [sp, #28]
 8002a44:	f8dc 0000 	ldr.w	r0, [ip]
 8002a48:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8002a4c:	f8dc c008 	ldr.w	ip, [ip, #8]
 8002a50:	f8cd c018 	str.w	ip, [sp, #24]
 8002a54:	9305      	str	r3, [sp, #20]
 8002a56:	9004      	str	r0, [sp, #16]
 8002a58:	a801      	add	r0, sp, #4
 8002a5a:	ab04      	add	r3, sp, #16
 8002a5c:	f7ff fddb 	bl	8002616 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17ha3679a6ca907f51eE>
 8002a60:	9900      	ldr	r1, [sp, #0]
 8002a62:	9801      	ldr	r0, [sp, #4]
 8002a64:	9a02      	ldr	r2, [sp, #8]
 8002a66:	9b03      	ldr	r3, [sp, #12]
 8002a68:	608b      	str	r3, [r1, #8]
 8002a6a:	604a      	str	r2, [r1, #4]
 8002a6c:	6008      	str	r0, [r1, #0]
 8002a6e:	b008      	add	sp, #32
 8002a70:	bd80      	pop	{r7, pc}

08002a72 <_ZN4core4iter5range110_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..RangeInclusive$LT$A$GT$$GT$4fold17ha9ce95cb85d5baa1E>:
 8002a72:	b5b0      	push	{r4, r5, r7, lr}
 8002a74:	af02      	add	r7, sp, #8
 8002a76:	b08e      	sub	sp, #56	; 0x38
 8002a78:	9001      	str	r0, [sp, #4]
 8002a7a:	68b8      	ldr	r0, [r7, #8]
 8002a7c:	9309      	str	r3, [sp, #36]	; 0x24
 8002a7e:	900a      	str	r0, [sp, #40]	; 0x28
 8002a80:	910b      	str	r1, [sp, #44]	; 0x2c
 8002a82:	930c      	str	r3, [sp, #48]	; 0x30
 8002a84:	900d      	str	r0, [sp, #52]	; 0x34
 8002a86:	46ec      	mov	ip, sp
 8002a88:	f8cc 0000 	str.w	r0, [ip]
 8002a8c:	a803      	add	r0, sp, #12
 8002a8e:	9002      	str	r0, [sp, #8]
 8002a90:	f7ff fb82 	bl	8002198 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h0126359b9e843cabE>
 8002a94:	9801      	ldr	r0, [sp, #4]
 8002a96:	9902      	ldr	r1, [sp, #8]
 8002a98:	e891 503c 	ldmia.w	r1, {r2, r3, r4, r5, ip, lr}
 8002a9c:	e880 503c 	stmia.w	r0, {r2, r3, r4, r5, ip, lr}
 8002aa0:	b00e      	add	sp, #56	; 0x38
 8002aa2:	bdb0      	pop	{r4, r5, r7, pc}

08002aa4 <_ZN4core4iter5range110_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..RangeInclusive$LT$A$GT$$GT$4fold17hbdf197ace6250ab7E>:
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	466f      	mov	r7, sp
 8002aa8:	b088      	sub	sp, #32
 8002aaa:	f8d7 c008 	ldr.w	ip, [r7, #8]
 8002aae:	9101      	str	r1, [sp, #4]
 8002ab0:	9202      	str	r2, [sp, #8]
 8002ab2:	9303      	str	r3, [sp, #12]
 8002ab4:	f8cd c010 	str.w	ip, [sp, #16]
 8002ab8:	9005      	str	r0, [sp, #20]
 8002aba:	9306      	str	r3, [sp, #24]
 8002abc:	f8cd c01c 	str.w	ip, [sp, #28]
 8002ac0:	46ee      	mov	lr, sp
 8002ac2:	f8ce c000 	str.w	ip, [lr]
 8002ac6:	f7ff fd24 	bl	8002512 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h7392752d81d64507E>
 8002aca:	b008      	add	sp, #32
 8002acc:	bd80      	pop	{r7, pc}

08002ace <_ZN4core4iter5range110_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..RangeInclusive$LT$A$GT$$GT$4fold17hd647a60ed97055c6E>:
 8002ace:	b5d0      	push	{r4, r6, r7, lr}
 8002ad0:	af02      	add	r7, sp, #8
 8002ad2:	b08e      	sub	sp, #56	; 0x38
 8002ad4:	9002      	str	r0, [sp, #8]
 8002ad6:	68b8      	ldr	r0, [r7, #8]
 8002ad8:	9309      	str	r3, [sp, #36]	; 0x24
 8002ada:	900a      	str	r0, [sp, #40]	; 0x28
 8002adc:	910b      	str	r1, [sp, #44]	; 0x2c
 8002ade:	930c      	str	r3, [sp, #48]	; 0x30
 8002ae0:	900d      	str	r0, [sp, #52]	; 0x34
 8002ae2:	46ec      	mov	ip, sp
 8002ae4:	f8cc 0000 	str.w	r0, [ip]
 8002ae8:	a804      	add	r0, sp, #16
 8002aea:	9003      	str	r0, [sp, #12]
 8002aec:	f7ff fc6f 	bl	80023ce <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h6ecf68e1db805b0fE>
 8002af0:	9802      	ldr	r0, [sp, #8]
 8002af2:	9903      	ldr	r1, [sp, #12]
 8002af4:	e891 501c 	ldmia.w	r1, {r2, r3, r4, ip, lr}
 8002af8:	e880 501c 	stmia.w	r0, {r2, r3, r4, ip, lr}
 8002afc:	b00e      	add	sp, #56	; 0x38
 8002afe:	bdd0      	pop	{r4, r6, r7, pc}

08002b00 <_ZN4core4iter5range110_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..RangeInclusive$LT$A$GT$$GT$4next17hd322ab8142c4403aE>:
 8002b00:	b580      	push	{r7, lr}
 8002b02:	466f      	mov	r7, sp
 8002b04:	b082      	sub	sp, #8
 8002b06:	9001      	str	r0, [sp, #4]
 8002b08:	f7ff fe2a 	bl	8002760 <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$9spec_next17h3f5139679206e943E>
 8002b0c:	b002      	add	sp, #8
 8002b0e:	bd80      	pop	{r7, pc}

08002b10 <_ZN4core4iter5range110_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..RangeInclusive$LT$A$GT$$GT$8try_fold17hfabb865543124c2eE>:
 8002b10:	b580      	push	{r7, lr}
 8002b12:	466f      	mov	r7, sp
 8002b14:	b084      	sub	sp, #16
 8002b16:	9101      	str	r1, [sp, #4]
 8002b18:	9203      	str	r2, [sp, #12]
 8002b1a:	f7ff fbdf 	bl	80022dc <_ZN107_$LT$core..ops..range..RangeInclusive$LT$T$GT$$u20$as$u20$core..iter..range..RangeInclusiveIteratorImpl$GT$13spec_try_fold17h4696b886f863b494E>
 8002b1e:	b004      	add	sp, #16
 8002b20:	bd80      	pop	{r7, pc}

08002b22 <_ZN4core4iter6traits8iterator8Iterator10filter_map17hf0721db446479f5dE>:
 8002b22:	b580      	push	{r7, lr}
 8002b24:	466f      	mov	r7, sp
 8002b26:	b082      	sub	sp, #8
 8002b28:	468e      	mov	lr, r1
 8002b2a:	9200      	str	r2, [sp, #0]
 8002b2c:	9301      	str	r3, [sp, #4]
 8002b2e:	f8de 1000 	ldr.w	r1, [lr]
 8002b32:	f8de c004 	ldr.w	ip, [lr, #4]
 8002b36:	f8de e008 	ldr.w	lr, [lr, #8]
 8002b3a:	f8c0 e010 	str.w	lr, [r0, #16]
 8002b3e:	f8c0 c00c 	str.w	ip, [r0, #12]
 8002b42:	6081      	str	r1, [r0, #8]
 8002b44:	6002      	str	r2, [r0, #0]
 8002b46:	6043      	str	r3, [r0, #4]
 8002b48:	b002      	add	sp, #8
 8002b4a:	bd80      	pop	{r7, pc}

08002b4c <_ZN4core4iter6traits8iterator8Iterator10min_by_key17h0fc4331b54553e3eE>:
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	466f      	mov	r7, sp
 8002b50:	b098      	sub	sp, #96	; 0x60
 8002b52:	4613      	mov	r3, r2
 8002b54:	460a      	mov	r2, r1
 8002b56:	4601      	mov	r1, r0
 8002b58:	9210      	str	r2, [sp, #64]	; 0x40
 8002b5a:	9311      	str	r3, [sp, #68]	; 0x44
 8002b5c:	a80b      	add	r0, sp, #44	; 0x2c
 8002b5e:	9000      	str	r0, [sp, #0]
 8002b60:	f000 f874 	bl	8002c4c <_ZN4core4iter6traits8iterator8Iterator3map17h8b16c0f5f3e31162E>
 8002b64:	9900      	ldr	r1, [sp, #0]
 8002b66:	a808      	add	r0, sp, #32
 8002b68:	f003 f9d5 	bl	8005f16 <_ZN4core4iter6traits8iterator8Iterator6reduce17h97bbc08d3b3e47ddE>
 8002b6c:	9808      	ldr	r0, [sp, #32]
 8002b6e:	b918      	cbnz	r0, 8002b78 <_ZN4core4iter6traits8iterator8Iterator10min_by_key17h0fc4331b54553e3eE+0x2c>
 8002b70:	e7ff      	b.n	8002b72 <_ZN4core4iter6traits8iterator8Iterator10min_by_key17h0fc4331b54553e3eE+0x26>
 8002b72:	2000      	movs	r0, #0
 8002b74:	9001      	str	r0, [sp, #4]
 8002b76:	e013      	b.n	8002ba0 <_ZN4core4iter6traits8iterator8Iterator10min_by_key17h0fc4331b54553e3eE+0x54>
 8002b78:	9909      	ldr	r1, [sp, #36]	; 0x24
 8002b7a:	980a      	ldr	r0, [sp, #40]	; 0x28
 8002b7c:	9113      	str	r1, [sp, #76]	; 0x4c
 8002b7e:	9014      	str	r0, [sp, #80]	; 0x50
 8002b80:	9106      	str	r1, [sp, #24]
 8002b82:	9007      	str	r0, [sp, #28]
 8002b84:	2000      	movs	r0, #0
 8002b86:	9005      	str	r0, [sp, #20]
 8002b88:	9906      	ldr	r1, [sp, #24]
 8002b8a:	9807      	ldr	r0, [sp, #28]
 8002b8c:	9115      	str	r1, [sp, #84]	; 0x54
 8002b8e:	9016      	str	r0, [sp, #88]	; 0x58
 8002b90:	9103      	str	r1, [sp, #12]
 8002b92:	9004      	str	r0, [sp, #16]
 8002b94:	9804      	ldr	r0, [sp, #16]
 8002b96:	9017      	str	r0, [sp, #92]	; 0x5c
 8002b98:	9002      	str	r0, [sp, #8]
 8002b9a:	2001      	movs	r0, #1
 8002b9c:	9001      	str	r0, [sp, #4]
 8002b9e:	e7ff      	b.n	8002ba0 <_ZN4core4iter6traits8iterator8Iterator10min_by_key17h0fc4331b54553e3eE+0x54>
 8002ba0:	9801      	ldr	r0, [sp, #4]
 8002ba2:	9902      	ldr	r1, [sp, #8]
 8002ba4:	b018      	add	sp, #96	; 0x60
 8002ba6:	bd80      	pop	{r7, pc}

08002ba8 <_ZN4core4iter6traits8iterator8Iterator10min_by_key17h221b559573543dedE>:
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	466f      	mov	r7, sp
 8002bac:	b0a0      	sub	sp, #128	; 0x80
 8002bae:	460b      	mov	r3, r1
 8002bb0:	4601      	mov	r1, r0
 8002bb2:	6818      	ldr	r0, [r3, #0]
 8002bb4:	685a      	ldr	r2, [r3, #4]
 8002bb6:	689b      	ldr	r3, [r3, #8]
 8002bb8:	9317      	str	r3, [sp, #92]	; 0x5c
 8002bba:	9216      	str	r2, [sp, #88]	; 0x58
 8002bbc:	9015      	str	r0, [sp, #84]	; 0x54
 8002bbe:	a80f      	add	r0, sp, #60	; 0x3c
 8002bc0:	9001      	str	r0, [sp, #4]
 8002bc2:	aa15      	add	r2, sp, #84	; 0x54
 8002bc4:	f000 f82e 	bl	8002c24 <_ZN4core4iter6traits8iterator8Iterator3map17h0854d94d15efe227E>
 8002bc8:	9901      	ldr	r1, [sp, #4]
 8002bca:	a80b      	add	r0, sp, #44	; 0x2c
 8002bcc:	f003 f9d6 	bl	8005f7c <_ZN4core4iter6traits8iterator8Iterator6reduce17hafacd1e4a273cc8bE>
 8002bd0:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8002bd2:	b918      	cbnz	r0, 8002bdc <_ZN4core4iter6traits8iterator8Iterator10min_by_key17h221b559573543dedE+0x34>
 8002bd4:	e7ff      	b.n	8002bd6 <_ZN4core4iter6traits8iterator8Iterator10min_by_key17h221b559573543dedE+0x2e>
 8002bd6:	2000      	movs	r0, #0
 8002bd8:	9002      	str	r0, [sp, #8]
 8002bda:	e01f      	b.n	8002c1c <_ZN4core4iter6traits8iterator8Iterator10min_by_key17h221b559573543dedE+0x74>
 8002bdc:	980c      	ldr	r0, [sp, #48]	; 0x30
 8002bde:	990d      	ldr	r1, [sp, #52]	; 0x34
 8002be0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002be2:	921d      	str	r2, [sp, #116]	; 0x74
 8002be4:	911c      	str	r1, [sp, #112]	; 0x70
 8002be6:	901b      	str	r0, [sp, #108]	; 0x6c
 8002be8:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8002bea:	991c      	ldr	r1, [sp, #112]	; 0x70
 8002bec:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8002bee:	920a      	str	r2, [sp, #40]	; 0x28
 8002bf0:	9109      	str	r1, [sp, #36]	; 0x24
 8002bf2:	9008      	str	r0, [sp, #32]
 8002bf4:	2000      	movs	r0, #0
 8002bf6:	9007      	str	r0, [sp, #28]
 8002bf8:	9808      	ldr	r0, [sp, #32]
 8002bfa:	9909      	ldr	r1, [sp, #36]	; 0x24
 8002bfc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002bfe:	921a      	str	r2, [sp, #104]	; 0x68
 8002c00:	9119      	str	r1, [sp, #100]	; 0x64
 8002c02:	9018      	str	r0, [sp, #96]	; 0x60
 8002c04:	9818      	ldr	r0, [sp, #96]	; 0x60
 8002c06:	9919      	ldr	r1, [sp, #100]	; 0x64
 8002c08:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8002c0a:	9206      	str	r2, [sp, #24]
 8002c0c:	9105      	str	r1, [sp, #20]
 8002c0e:	9004      	str	r0, [sp, #16]
 8002c10:	9806      	ldr	r0, [sp, #24]
 8002c12:	901f      	str	r0, [sp, #124]	; 0x7c
 8002c14:	9003      	str	r0, [sp, #12]
 8002c16:	2001      	movs	r0, #1
 8002c18:	9002      	str	r0, [sp, #8]
 8002c1a:	e7ff      	b.n	8002c1c <_ZN4core4iter6traits8iterator8Iterator10min_by_key17h221b559573543dedE+0x74>
 8002c1c:	9802      	ldr	r0, [sp, #8]
 8002c1e:	9903      	ldr	r1, [sp, #12]
 8002c20:	b020      	add	sp, #128	; 0x80
 8002c22:	bd80      	pop	{r7, pc}

08002c24 <_ZN4core4iter6traits8iterator8Iterator3map17h0854d94d15efe227E>:
 8002c24:	4613      	mov	r3, r2
 8002c26:	468c      	mov	ip, r1
 8002c28:	4601      	mov	r1, r0
 8002c2a:	f8dc 0000 	ldr.w	r0, [ip]
 8002c2e:	f8dc 2004 	ldr.w	r2, [ip, #4]
 8002c32:	f8dc c008 	ldr.w	ip, [ip, #8]
 8002c36:	f8c1 c014 	str.w	ip, [r1, #20]
 8002c3a:	610a      	str	r2, [r1, #16]
 8002c3c:	60c8      	str	r0, [r1, #12]
 8002c3e:	6818      	ldr	r0, [r3, #0]
 8002c40:	685a      	ldr	r2, [r3, #4]
 8002c42:	689b      	ldr	r3, [r3, #8]
 8002c44:	608b      	str	r3, [r1, #8]
 8002c46:	604a      	str	r2, [r1, #4]
 8002c48:	6008      	str	r0, [r1, #0]
 8002c4a:	4770      	bx	lr

08002c4c <_ZN4core4iter6traits8iterator8Iterator3map17h8b16c0f5f3e31162E>:
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	466f      	mov	r7, sp
 8002c50:	b082      	sub	sp, #8
 8002c52:	468e      	mov	lr, r1
 8002c54:	9200      	str	r2, [sp, #0]
 8002c56:	9301      	str	r3, [sp, #4]
 8002c58:	f8de 1000 	ldr.w	r1, [lr]
 8002c5c:	f8de c004 	ldr.w	ip, [lr, #4]
 8002c60:	f8de e008 	ldr.w	lr, [lr, #8]
 8002c64:	f8c0 e010 	str.w	lr, [r0, #16]
 8002c68:	f8c0 c00c 	str.w	ip, [r0, #12]
 8002c6c:	6081      	str	r1, [r0, #8]
 8002c6e:	6002      	str	r2, [r0, #0]
 8002c70:	6043      	str	r3, [r0, #4]
 8002c72:	b002      	add	sp, #8
 8002c74:	bd80      	pop	{r7, pc}

08002c76 <_ZN4core4iter6traits8iterator8Iterator3map17hbe9bdc933f562daeE>:
 8002c76:	b580      	push	{r7, lr}
 8002c78:	466f      	mov	r7, sp
 8002c7a:	b082      	sub	sp, #8
 8002c7c:	468e      	mov	lr, r1
 8002c7e:	9200      	str	r2, [sp, #0]
 8002c80:	9301      	str	r3, [sp, #4]
 8002c82:	f8de 1000 	ldr.w	r1, [lr]
 8002c86:	f8de c004 	ldr.w	ip, [lr, #4]
 8002c8a:	f8de e008 	ldr.w	lr, [lr, #8]
 8002c8e:	f8c0 e010 	str.w	lr, [r0, #16]
 8002c92:	f8c0 c00c 	str.w	ip, [r0, #12]
 8002c96:	6081      	str	r1, [r0, #8]
 8002c98:	6002      	str	r2, [r0, #0]
 8002c9a:	6043      	str	r3, [r0, #4]
 8002c9c:	b002      	add	sp, #8
 8002c9e:	bd80      	pop	{r7, pc}

08002ca0 <_ZN4core4iter6traits8iterator8Iterator8find_map17h5fdd1c77229c8ecaE>:
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	466f      	mov	r7, sp
 8002ca4:	b08c      	sub	sp, #48	; 0x30
 8002ca6:	9000      	str	r0, [sp, #0]
 8002ca8:	910a      	str	r1, [sp, #40]	; 0x28
 8002caa:	920b      	str	r2, [sp, #44]	; 0x2c
 8002cac:	a801      	add	r0, sp, #4
 8002cae:	f7ff ff2f 	bl	8002b10 <_ZN4core4iter5range110_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..RangeInclusive$LT$A$GT$$GT$8try_fold17hfabb865543124c2eE>
 8002cb2:	9801      	ldr	r0, [sp, #4]
 8002cb4:	b920      	cbnz	r0, 8002cc0 <_ZN4core4iter6traits8iterator8Iterator8find_map17h5fdd1c77229c8ecaE+0x20>
 8002cb6:	e7ff      	b.n	8002cb8 <_ZN4core4iter6traits8iterator8Iterator8find_map17h5fdd1c77229c8ecaE+0x18>
 8002cb8:	9900      	ldr	r1, [sp, #0]
 8002cba:	2000      	movs	r0, #0
 8002cbc:	6008      	str	r0, [r1, #0]
 8002cbe:	e017      	b.n	8002cf0 <_ZN4core4iter6traits8iterator8Iterator8find_map17h5fdd1c77229c8ecaE+0x50>
 8002cc0:	9900      	ldr	r1, [sp, #0]
 8002cc2:	9802      	ldr	r0, [sp, #8]
 8002cc4:	9a03      	ldr	r2, [sp, #12]
 8002cc6:	9b04      	ldr	r3, [sp, #16]
 8002cc8:	f8dd c014 	ldr.w	ip, [sp, #20]
 8002ccc:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 8002cd0:	9308      	str	r3, [sp, #32]
 8002cd2:	9207      	str	r2, [sp, #28]
 8002cd4:	9006      	str	r0, [sp, #24]
 8002cd6:	9806      	ldr	r0, [sp, #24]
 8002cd8:	9a07      	ldr	r2, [sp, #28]
 8002cda:	9b08      	ldr	r3, [sp, #32]
 8002cdc:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 8002ce0:	f8c1 c010 	str.w	ip, [r1, #16]
 8002ce4:	60cb      	str	r3, [r1, #12]
 8002ce6:	608a      	str	r2, [r1, #8]
 8002ce8:	6048      	str	r0, [r1, #4]
 8002cea:	2001      	movs	r0, #1
 8002cec:	6008      	str	r0, [r1, #0]
 8002cee:	e7ff      	b.n	8002cf0 <_ZN4core4iter6traits8iterator8Iterator8find_map17h5fdd1c77229c8ecaE+0x50>
 8002cf0:	9801      	ldr	r0, [sp, #4]
 8002cf2:	2801      	cmp	r0, #1
 8002cf4:	d102      	bne.n	8002cfc <_ZN4core4iter6traits8iterator8Iterator8find_map17h5fdd1c77229c8ecaE+0x5c>
 8002cf6:	e7ff      	b.n	8002cf8 <_ZN4core4iter6traits8iterator8Iterator8find_map17h5fdd1c77229c8ecaE+0x58>
 8002cf8:	b00c      	add	sp, #48	; 0x30
 8002cfa:	bd80      	pop	{r7, pc}
 8002cfc:	e7fc      	b.n	8002cf8 <_ZN4core4iter6traits8iterator8Iterator8find_map17h5fdd1c77229c8ecaE+0x58>

08002cfe <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17h93a5eb9aded375c2E>:
 8002cfe:	b081      	sub	sp, #4
 8002d00:	9000      	str	r0, [sp, #0]
 8002d02:	43c0      	mvns	r0, r0
 8002d04:	b001      	add	sp, #4
 8002d06:	4770      	bx	lr

08002d08 <_ZN45_$LT$u32$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h3a35f378c4a4a0e5E>:
 8002d08:	b082      	sub	sp, #8
 8002d0a:	9000      	str	r0, [sp, #0]
 8002d0c:	9101      	str	r1, [sp, #4]
 8002d0e:	4308      	orrs	r0, r1
 8002d10:	b002      	add	sp, #8
 8002d12:	4770      	bx	lr

08002d14 <_ZN46_$LT$u32$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h7c551695950cc3a9E>:
 8002d14:	b082      	sub	sp, #8
 8002d16:	9000      	str	r0, [sp, #0]
 8002d18:	9101      	str	r1, [sp, #4]
 8002d1a:	4008      	ands	r0, r1
 8002d1c:	b002      	add	sp, #8
 8002d1e:	4770      	bx	lr

08002d20 <_ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17h03839d27e53670d8E>:
 8002d20:	b580      	push	{r7, lr}
 8002d22:	466f      	mov	r7, sp
 8002d24:	b084      	sub	sp, #16
 8002d26:	9101      	str	r1, [sp, #4]
 8002d28:	9202      	str	r2, [sp, #8]
 8002d2a:	9003      	str	r0, [sp, #12]
 8002d2c:	9901      	ldr	r1, [sp, #4]
 8002d2e:	9a02      	ldr	r2, [sp, #8]
 8002d30:	f003 fb9f 	bl	8006472 <_ZN4core3ops8function5FnMut8call_mut17h0eb5fe037fc47193E>
 8002d34:	b004      	add	sp, #16
 8002d36:	bd80      	pop	{r7, pc}

08002d38 <_ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17h423c4e89db4b6d51E>:
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	466f      	mov	r7, sp
 8002d3c:	b084      	sub	sp, #16
 8002d3e:	9101      	str	r1, [sp, #4]
 8002d40:	9202      	str	r2, [sp, #8]
 8002d42:	9003      	str	r0, [sp, #12]
 8002d44:	9901      	ldr	r1, [sp, #4]
 8002d46:	9a02      	ldr	r2, [sp, #8]
 8002d48:	f003 fbab 	bl	80064a2 <_ZN4core3ops8function5FnMut8call_mut17ha3e5e490b73bfe1aE>
 8002d4c:	b004      	add	sp, #16
 8002d4e:	bd80      	pop	{r7, pc}

08002d50 <_ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17h480ec4251bfc209aE>:
 8002d50:	b580      	push	{r7, lr}
 8002d52:	466f      	mov	r7, sp
 8002d54:	b084      	sub	sp, #16
 8002d56:	9101      	str	r1, [sp, #4]
 8002d58:	9202      	str	r2, [sp, #8]
 8002d5a:	9003      	str	r0, [sp, #12]
 8002d5c:	9901      	ldr	r1, [sp, #4]
 8002d5e:	9a02      	ldr	r2, [sp, #8]
 8002d60:	f003 fb93 	bl	800648a <_ZN4core3ops8function5FnMut8call_mut17h6f8f4e74f750745fE>
 8002d64:	b004      	add	sp, #16
 8002d66:	bd80      	pop	{r7, pc}

08002d68 <_ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17h5c72d5b2c47bcf3aE>:
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	466f      	mov	r7, sp
 8002d6c:	b086      	sub	sp, #24
 8002d6e:	4696      	mov	lr, r2
 8002d70:	f8de 2000 	ldr.w	r2, [lr]
 8002d74:	f8de 3004 	ldr.w	r3, [lr, #4]
 8002d78:	f8de c008 	ldr.w	ip, [lr, #8]
 8002d7c:	f8de e00c 	ldr.w	lr, [lr, #12]
 8002d80:	f8cd e010 	str.w	lr, [sp, #16]
 8002d84:	f8cd c00c 	str.w	ip, [sp, #12]
 8002d88:	9302      	str	r3, [sp, #8]
 8002d8a:	9201      	str	r2, [sp, #4]
 8002d8c:	9105      	str	r1, [sp, #20]
 8002d8e:	aa01      	add	r2, sp, #4
 8002d90:	f000 f8af 	bl	8002ef2 <_ZN4core4iter6traits8iterator8Iterator10min_by_key3key28_$u7b$$u7b$closure$u7d$$u7d$17h20b609823634e4b3E>
 8002d94:	b006      	add	sp, #24
 8002d96:	bd80      	pop	{r7, pc}

08002d98 <_ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17h644c534ba3138ba8E>:
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	466f      	mov	r7, sp
 8002d9c:	b084      	sub	sp, #16
 8002d9e:	9101      	str	r1, [sp, #4]
 8002da0:	9202      	str	r2, [sp, #8]
 8002da2:	9003      	str	r0, [sp, #12]
 8002da4:	9901      	ldr	r1, [sp, #4]
 8002da6:	9a02      	ldr	r2, [sp, #8]
 8002da8:	f003 fb87 	bl	80064ba <_ZN4core3ops8function5FnMut8call_mut17hb1d383154babab4eE>
 8002dac:	b004      	add	sp, #16
 8002dae:	bd80      	pop	{r7, pc}

08002db0 <_ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17h7ead5161b1b8df35E>:
 8002db0:	b580      	push	{r7, lr}
 8002db2:	466f      	mov	r7, sp
 8002db4:	b082      	sub	sp, #8
 8002db6:	9100      	str	r1, [sp, #0]
 8002db8:	9001      	str	r0, [sp, #4]
 8002dba:	9900      	ldr	r1, [sp, #0]
 8002dbc:	f000 f88e 	bl	8002edc <_ZN4core4iter6traits8iterator8Iterator10min_by_key3key28_$u7b$$u7b$closure$u7d$$u7d$17h0b69ee354f7aab0eE>
 8002dc0:	b002      	add	sp, #8
 8002dc2:	bd80      	pop	{r7, pc}

08002dc4 <_ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17h7ef97ba0cbd58111E>:
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	466f      	mov	r7, sp
 8002dc8:	b082      	sub	sp, #8
 8002dca:	9200      	str	r2, [sp, #0]
 8002dcc:	9101      	str	r1, [sp, #4]
 8002dce:	9a00      	ldr	r2, [sp, #0]
 8002dd0:	f000 f8ba 	bl	8002f48 <_ZN4core4iter6traits8iterator8Iterator10min_by_key3key28_$u7b$$u7b$closure$u7d$$u7d$17h55604ee69d685533E>
 8002dd4:	b002      	add	sp, #8
 8002dd6:	bd80      	pop	{r7, pc}

08002dd8 <_ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17ha813b3231843bf9fE>:
 8002dd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002dda:	af03      	add	r7, sp, #12
 8002ddc:	f84d 8d04 	str.w	r8, [sp, #-4]!
 8002de0:	b086      	sub	sp, #24
 8002de2:	4694      	mov	ip, r2
 8002de4:	466a      	mov	r2, sp
 8002de6:	4613      	mov	r3, r2
 8002de8:	e89c 4170 	ldmia.w	ip, {r4, r5, r6, r8, lr}
 8002dec:	e883 4170 	stmia.w	r3, {r4, r5, r6, r8, lr}
 8002df0:	9105      	str	r1, [sp, #20]
 8002df2:	f000 f8be 	bl	8002f72 <_ZN4core4iter6traits8iterator8Iterator10min_by_key3key28_$u7b$$u7b$closure$u7d$$u7d$17hed51310941ce9d85E>
 8002df6:	b006      	add	sp, #24
 8002df8:	f85d 8b04 	ldr.w	r8, [sp], #4
 8002dfc:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002dfe <_ZN4core3ops9try_trait26NeverShortCircuit$LT$T$GT$10wrap_mut_228_$u7b$$u7b$closure$u7d$$u7d$17h08a3ea53d6c4a3f8E>:
 8002dfe:	b580      	push	{r7, lr}
 8002e00:	466f      	mov	r7, sp
 8002e02:	b08a      	sub	sp, #40	; 0x28
 8002e04:	4694      	mov	ip, r2
 8002e06:	9000      	str	r0, [sp, #0]
 8002e08:	9108      	str	r1, [sp, #32]
 8002e0a:	9309      	str	r3, [sp, #36]	; 0x24
 8002e0c:	f8dc 0000 	ldr.w	r0, [ip]
 8002e10:	f8dc 2004 	ldr.w	r2, [ip, #4]
 8002e14:	f8dc c008 	ldr.w	ip, [ip, #8]
 8002e18:	f8cd c018 	str.w	ip, [sp, #24]
 8002e1c:	9205      	str	r2, [sp, #20]
 8002e1e:	9004      	str	r0, [sp, #16]
 8002e20:	9307      	str	r3, [sp, #28]
 8002e22:	9b07      	ldr	r3, [sp, #28]
 8002e24:	a801      	add	r0, sp, #4
 8002e26:	aa04      	add	r2, sp, #16
 8002e28:	f003 f93e 	bl	80060a8 <_ZN4core4iter8adapters3map8map_fold28_$u7b$$u7b$closure$u7d$$u7d$17hd2461d64a6a199ccE>
 8002e2c:	9900      	ldr	r1, [sp, #0]
 8002e2e:	9801      	ldr	r0, [sp, #4]
 8002e30:	9a02      	ldr	r2, [sp, #8]
 8002e32:	9b03      	ldr	r3, [sp, #12]
 8002e34:	608b      	str	r3, [r1, #8]
 8002e36:	604a      	str	r2, [r1, #4]
 8002e38:	6008      	str	r0, [r1, #0]
 8002e3a:	b00a      	add	sp, #40	; 0x28
 8002e3c:	bd80      	pop	{r7, pc}

08002e3e <_ZN4core3ops9try_trait26NeverShortCircuit$LT$T$GT$10wrap_mut_228_$u7b$$u7b$closure$u7d$$u7d$17h28a8da63bd78e182E>:
 8002e3e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e40:	af03      	add	r7, sp, #12
 8002e42:	f84d 8d04 	str.w	r8, [sp, #-4]!
 8002e46:	b090      	sub	sp, #64	; 0x40
 8002e48:	4694      	mov	ip, r2
 8002e4a:	9001      	str	r0, [sp, #4]
 8002e4c:	910e      	str	r1, [sp, #56]	; 0x38
 8002e4e:	930f      	str	r3, [sp, #60]	; 0x3c
 8002e50:	aa08      	add	r2, sp, #32
 8002e52:	4610      	mov	r0, r2
 8002e54:	e89c 4170 	ldmia.w	ip, {r4, r5, r6, r8, lr}
 8002e58:	e880 4170 	stmia.w	r0, {r4, r5, r6, r8, lr}
 8002e5c:	930d      	str	r3, [sp, #52]	; 0x34
 8002e5e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002e60:	a803      	add	r0, sp, #12
 8002e62:	9002      	str	r0, [sp, #8]
 8002e64:	f003 fabf 	bl	80063e6 <_ZN4core4iter8adapters10filter_map15filter_map_fold28_$u7b$$u7b$closure$u7d$$u7d$17h67cb1bb38c7dc37fE>
 8002e68:	9801      	ldr	r0, [sp, #4]
 8002e6a:	9902      	ldr	r1, [sp, #8]
 8002e6c:	e891 501c 	ldmia.w	r1, {r2, r3, r4, ip, lr}
 8002e70:	e880 501c 	stmia.w	r0, {r2, r3, r4, ip, lr}
 8002e74:	b010      	add	sp, #64	; 0x40
 8002e76:	f85d 8b04 	ldr.w	r8, [sp], #4
 8002e7a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002e7c <_ZN4core3ops9try_trait26NeverShortCircuit$LT$T$GT$10wrap_mut_228_$u7b$$u7b$closure$u7d$$u7d$17h441e460153a76969E>:
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	466f      	mov	r7, sp
 8002e80:	b088      	sub	sp, #32
 8002e82:	9004      	str	r0, [sp, #16]
 8002e84:	9105      	str	r1, [sp, #20]
 8002e86:	9206      	str	r2, [sp, #24]
 8002e88:	9307      	str	r3, [sp, #28]
 8002e8a:	9101      	str	r1, [sp, #4]
 8002e8c:	9202      	str	r2, [sp, #8]
 8002e8e:	9303      	str	r3, [sp, #12]
 8002e90:	9901      	ldr	r1, [sp, #4]
 8002e92:	9a02      	ldr	r2, [sp, #8]
 8002e94:	9b03      	ldr	r3, [sp, #12]
 8002e96:	f003 f936 	bl	8006106 <_ZN4core4iter8adapters3map8map_fold28_$u7b$$u7b$closure$u7d$$u7d$17hedbd475c5145e476E>
 8002e9a:	b008      	add	sp, #32
 8002e9c:	bd80      	pop	{r7, pc}

08002e9e <_ZN4core3ops9try_trait26NeverShortCircuit$LT$T$GT$10wrap_mut_228_$u7b$$u7b$closure$u7d$$u7d$17h4d0acae508d74b6fE>:
 8002e9e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ea0:	af03      	add	r7, sp, #12
 8002ea2:	e92d 0b00 	stmdb	sp!, {r8, r9, fp}
 8002ea6:	b092      	sub	sp, #72	; 0x48
 8002ea8:	4694      	mov	ip, r2
 8002eaa:	9001      	str	r0, [sp, #4]
 8002eac:	9110      	str	r1, [sp, #64]	; 0x40
 8002eae:	9311      	str	r3, [sp, #68]	; 0x44
 8002eb0:	aa09      	add	r2, sp, #36	; 0x24
 8002eb2:	4610      	mov	r0, r2
 8002eb4:	e89c 4370 	ldmia.w	ip, {r4, r5, r6, r8, r9, lr}
 8002eb8:	e880 4370 	stmia.w	r0, {r4, r5, r6, r8, r9, lr}
 8002ebc:	930f      	str	r3, [sp, #60]	; 0x3c
 8002ebe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8002ec0:	a803      	add	r0, sp, #12
 8002ec2:	9002      	str	r0, [sp, #8]
 8002ec4:	f003 f898 	bl	8005ff8 <_ZN4core4iter8adapters3map8map_fold28_$u7b$$u7b$closure$u7d$$u7d$17h23a84cea9de91377E>
 8002ec8:	9801      	ldr	r0, [sp, #4]
 8002eca:	9902      	ldr	r1, [sp, #8]
 8002ecc:	e891 503c 	ldmia.w	r1, {r2, r3, r4, r5, ip, lr}
 8002ed0:	e880 503c 	stmia.w	r0, {r2, r3, r4, r5, ip, lr}
 8002ed4:	b012      	add	sp, #72	; 0x48
 8002ed6:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
 8002eda:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002edc <_ZN4core4iter6traits8iterator8Iterator10min_by_key3key28_$u7b$$u7b$closure$u7d$$u7d$17h0b69ee354f7aab0eE>:
 8002edc:	b580      	push	{r7, lr}
 8002ede:	466f      	mov	r7, sp
 8002ee0:	b082      	sub	sp, #8
 8002ee2:	9100      	str	r1, [sp, #0]
 8002ee4:	9001      	str	r0, [sp, #4]
 8002ee6:	4669      	mov	r1, sp
 8002ee8:	f000 fed8 	bl	8003c9c <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup28_$u7b$$u7b$closure$u7d$$u7d$17h92cf4bd32f076233E>
 8002eec:	9900      	ldr	r1, [sp, #0]
 8002eee:	b002      	add	sp, #8
 8002ef0:	bd80      	pop	{r7, pc}

08002ef2 <_ZN4core4iter6traits8iterator8Iterator10min_by_key3key28_$u7b$$u7b$closure$u7d$$u7d$17h20b609823634e4b3E>:
 8002ef2:	b580      	push	{r7, lr}
 8002ef4:	466f      	mov	r7, sp
 8002ef6:	b088      	sub	sp, #32
 8002ef8:	9202      	str	r2, [sp, #8]
 8002efa:	460a      	mov	r2, r1
 8002efc:	9902      	ldr	r1, [sp, #8]
 8002efe:	9200      	str	r2, [sp, #0]
 8002f00:	4602      	mov	r2, r0
 8002f02:	9800      	ldr	r0, [sp, #0]
 8002f04:	9201      	str	r2, [sp, #4]
 8002f06:	9007      	str	r0, [sp, #28]
 8002f08:	f001 fba8 	bl	800465c <_ZN13stm32f4xx_hal3rcc2f43pll15SingleOutputPll8optimize28_$u7b$$u7b$closure$u7d$$u7d$17h11d8120a2e2b5cebE>
 8002f0c:	9901      	ldr	r1, [sp, #4]
 8002f0e:	f8dd e008 	ldr.w	lr, [sp, #8]
 8002f12:	f8de 2000 	ldr.w	r2, [lr]
 8002f16:	f8de 3004 	ldr.w	r3, [lr, #4]
 8002f1a:	f8de c008 	ldr.w	ip, [lr, #8]
 8002f1e:	f8de e00c 	ldr.w	lr, [lr, #12]
 8002f22:	f8cd e018 	str.w	lr, [sp, #24]
 8002f26:	f8cd c014 	str.w	ip, [sp, #20]
 8002f2a:	9304      	str	r3, [sp, #16]
 8002f2c:	9203      	str	r2, [sp, #12]
 8002f2e:	6008      	str	r0, [r1, #0]
 8002f30:	9803      	ldr	r0, [sp, #12]
 8002f32:	9a04      	ldr	r2, [sp, #16]
 8002f34:	9b05      	ldr	r3, [sp, #20]
 8002f36:	f8dd c018 	ldr.w	ip, [sp, #24]
 8002f3a:	f8c1 c010 	str.w	ip, [r1, #16]
 8002f3e:	60cb      	str	r3, [r1, #12]
 8002f40:	608a      	str	r2, [r1, #8]
 8002f42:	6048      	str	r0, [r1, #4]
 8002f44:	b008      	add	sp, #32
 8002f46:	bd80      	pop	{r7, pc}

08002f48 <_ZN4core4iter6traits8iterator8Iterator10min_by_key3key28_$u7b$$u7b$closure$u7d$$u7d$17h55604ee69d685533E>:
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	466f      	mov	r7, sp
 8002f4c:	b084      	sub	sp, #16
 8002f4e:	9100      	str	r1, [sp, #0]
 8002f50:	4601      	mov	r1, r0
 8002f52:	9800      	ldr	r0, [sp, #0]
 8002f54:	9101      	str	r1, [sp, #4]
 8002f56:	9202      	str	r2, [sp, #8]
 8002f58:	9003      	str	r0, [sp, #12]
 8002f5a:	a902      	add	r1, sp, #8
 8002f5c:	f000 fedf 	bl	8003d1e <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup28_$u7b$$u7b$closure$u7d$$u7d$17hf8ff48db260955e4E>
 8002f60:	4603      	mov	r3, r0
 8002f62:	460a      	mov	r2, r1
 8002f64:	9901      	ldr	r1, [sp, #4]
 8002f66:	9802      	ldr	r0, [sp, #8]
 8002f68:	600b      	str	r3, [r1, #0]
 8002f6a:	604a      	str	r2, [r1, #4]
 8002f6c:	6088      	str	r0, [r1, #8]
 8002f6e:	b004      	add	sp, #16
 8002f70:	bd80      	pop	{r7, pc}

08002f72 <_ZN4core4iter6traits8iterator8Iterator10min_by_key3key28_$u7b$$u7b$closure$u7d$$u7d$17hed51310941ce9d85E>:
 8002f72:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002f74:	af03      	add	r7, sp, #12
 8002f76:	f84d 8d04 	str.w	r8, [sp, #-4]!
 8002f7a:	b08a      	sub	sp, #40	; 0x28
 8002f7c:	9202      	str	r2, [sp, #8]
 8002f7e:	460a      	mov	r2, r1
 8002f80:	9902      	ldr	r1, [sp, #8]
 8002f82:	9201      	str	r2, [sp, #4]
 8002f84:	4602      	mov	r2, r0
 8002f86:	9801      	ldr	r0, [sp, #4]
 8002f88:	9203      	str	r2, [sp, #12]
 8002f8a:	9009      	str	r0, [sp, #36]	; 0x24
 8002f8c:	f001 f8de 	bl	800414c <_ZN13stm32f4xx_hal3rcc2f43pll6I2sPll5setup28_$u7b$$u7b$closure$u7d$$u7d$17hc501fb2c000f364dE>
 8002f90:	f8dd c008 	ldr.w	ip, [sp, #8]
 8002f94:	4602      	mov	r2, r0
 8002f96:	9803      	ldr	r0, [sp, #12]
 8002f98:	a904      	add	r1, sp, #16
 8002f9a:	460b      	mov	r3, r1
 8002f9c:	e89c 4170 	ldmia.w	ip, {r4, r5, r6, r8, lr}
 8002fa0:	e883 4170 	stmia.w	r3, {r4, r5, r6, r8, lr}
 8002fa4:	f840 2b04 	str.w	r2, [r0], #4
 8002fa8:	e891 501c 	ldmia.w	r1, {r2, r3, r4, ip, lr}
 8002fac:	e880 501c 	stmia.w	r0, {r2, r3, r4, ip, lr}
 8002fb0:	b00a      	add	sp, #40	; 0x28
 8002fb2:	f85d 8b04 	ldr.w	r8, [sp], #4
 8002fb6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002fb8 <_ZN4core4iter6traits8iterator8Iterator10min_by_key7compare17h4be6a94efd1b0c2eE>:
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	466f      	mov	r7, sp
 8002fbc:	b084      	sub	sp, #16
 8002fbe:	9000      	str	r0, [sp, #0]
 8002fc0:	9101      	str	r1, [sp, #4]
 8002fc2:	9002      	str	r0, [sp, #8]
 8002fc4:	9103      	str	r1, [sp, #12]
 8002fc6:	f003 f8fa 	bl	80061be <_ZN4core5tuple58_$LT$impl$u20$core..cmp..Ord$u20$for$u20$$LP$U$C$T$RP$$GT$3cmp17hede5b8d7088f75c9E>
 8002fca:	b004      	add	sp, #16
 8002fcc:	bd80      	pop	{r7, pc}

08002fce <_ZN4core4iter6traits8iterator8Iterator10min_by_key7compare17h54b1b0c7085560c3E>:
 8002fce:	b580      	push	{r7, lr}
 8002fd0:	466f      	mov	r7, sp
 8002fd2:	b084      	sub	sp, #16
 8002fd4:	9000      	str	r0, [sp, #0]
 8002fd6:	9101      	str	r1, [sp, #4]
 8002fd8:	9002      	str	r0, [sp, #8]
 8002fda:	9103      	str	r1, [sp, #12]
 8002fdc:	f003 f91f 	bl	800621e <_ZN4core3cmp5impls48_$LT$impl$u20$core..cmp..Ord$u20$for$u20$u32$GT$3cmp17he5950a34f12b1245E>
 8002fe0:	b004      	add	sp, #16
 8002fe2:	bd80      	pop	{r7, pc}

08002fe4 <_ZN4core4iter6traits8iterator8Iterator10min_by_key7compare17hd8a78097543825d7E>:
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	466f      	mov	r7, sp
 8002fe8:	b084      	sub	sp, #16
 8002fea:	9000      	str	r0, [sp, #0]
 8002fec:	9101      	str	r1, [sp, #4]
 8002fee:	9002      	str	r0, [sp, #8]
 8002ff0:	9103      	str	r1, [sp, #12]
 8002ff2:	f003 f914 	bl	800621e <_ZN4core3cmp5impls48_$LT$impl$u20$core..cmp..Ord$u20$for$u20$u32$GT$3cmp17he5950a34f12b1245E>
 8002ff6:	b004      	add	sp, #16
 8002ff8:	bd80      	pop	{r7, pc}

08002ffa <_ZN4core4iter6traits8iterator8Iterator10min_by_key7compare17hdaced5dbe47c5dc9E>:
 8002ffa:	b580      	push	{r7, lr}
 8002ffc:	466f      	mov	r7, sp
 8002ffe:	b084      	sub	sp, #16
 8003000:	9000      	str	r0, [sp, #0]
 8003002:	9101      	str	r1, [sp, #4]
 8003004:	9002      	str	r0, [sp, #8]
 8003006:	9103      	str	r1, [sp, #12]
 8003008:	f003 f909 	bl	800621e <_ZN4core3cmp5impls48_$LT$impl$u20$core..cmp..Ord$u20$for$u20$u32$GT$3cmp17he5950a34f12b1245E>
 800300c:	b004      	add	sp, #16
 800300e:	bd80      	pop	{r7, pc}

08003010 <_ZN4core4iter6traits8iterator8Iterator6min_by4fold28_$u7b$$u7b$closure$u7d$$u7d$17h2db91b1951928563E>:
 8003010:	b580      	push	{r7, lr}
 8003012:	466f      	mov	r7, sp
 8003014:	b08a      	sub	sp, #40	; 0x28
 8003016:	9302      	str	r3, [sp, #8]
 8003018:	4613      	mov	r3, r2
 800301a:	9a02      	ldr	r2, [sp, #8]
 800301c:	9303      	str	r3, [sp, #12]
 800301e:	460b      	mov	r3, r1
 8003020:	9903      	ldr	r1, [sp, #12]
 8003022:	9304      	str	r3, [sp, #16]
 8003024:	4684      	mov	ip, r0
 8003026:	9804      	ldr	r0, [sp, #16]
 8003028:	68bb      	ldr	r3, [r7, #8]
 800302a:	f8cd c014 	str.w	ip, [sp, #20]
 800302e:	9006      	str	r0, [sp, #24]
 8003030:	9107      	str	r1, [sp, #28]
 8003032:	9208      	str	r2, [sp, #32]
 8003034:	9309      	str	r3, [sp, #36]	; 0x24
 8003036:	46ee      	mov	lr, sp
 8003038:	f8ce c000 	str.w	ip, [lr]
 800303c:	f002 fddc 	bl	8005bf8 <_ZN4core3cmp6min_by17h98b6cae63e9cb24aE>
 8003040:	b00a      	add	sp, #40	; 0x28
 8003042:	bd80      	pop	{r7, pc}

08003044 <_ZN4core4iter6traits8iterator8Iterator6min_by4fold28_$u7b$$u7b$closure$u7d$$u7d$17h76ad395b6d5db7d4E>:
 8003044:	b580      	push	{r7, lr}
 8003046:	466f      	mov	r7, sp
 8003048:	b084      	sub	sp, #16
 800304a:	9301      	str	r3, [sp, #4]
 800304c:	4613      	mov	r3, r2
 800304e:	9a01      	ldr	r2, [sp, #4]
 8003050:	9302      	str	r3, [sp, #8]
 8003052:	460b      	mov	r3, r1
 8003054:	9902      	ldr	r1, [sp, #8]
 8003056:	9303      	str	r3, [sp, #12]
 8003058:	f002 fd95 	bl	8005b86 <_ZN4core3cmp6min_by17h1508af857cd54351E>
 800305c:	b004      	add	sp, #16
 800305e:	bd80      	pop	{r7, pc}

08003060 <_ZN4core4iter6traits8iterator8Iterator6min_by4fold28_$u7b$$u7b$closure$u7d$$u7d$17hb1be93c6d8fde23bE>:
 8003060:	b580      	push	{r7, lr}
 8003062:	466f      	mov	r7, sp
 8003064:	b084      	sub	sp, #16
 8003066:	9301      	str	r3, [sp, #4]
 8003068:	4613      	mov	r3, r2
 800306a:	9a01      	ldr	r2, [sp, #4]
 800306c:	9302      	str	r3, [sp, #8]
 800306e:	460b      	mov	r3, r1
 8003070:	9902      	ldr	r1, [sp, #8]
 8003072:	9303      	str	r3, [sp, #12]
 8003074:	f002 fdf5 	bl	8005c62 <_ZN4core3cmp6min_by17hccfdbdd2e3d41270E>
 8003078:	b004      	add	sp, #16
 800307a:	bd80      	pop	{r7, pc}

0800307c <_ZN4core4iter6traits8iterator8Iterator6min_by4fold28_$u7b$$u7b$closure$u7d$$u7d$17hc0aea65626fe88faE>:
 800307c:	b580      	push	{r7, lr}
 800307e:	466f      	mov	r7, sp
 8003080:	b084      	sub	sp, #16
 8003082:	9301      	str	r3, [sp, #4]
 8003084:	4613      	mov	r3, r2
 8003086:	9a01      	ldr	r2, [sp, #4]
 8003088:	9302      	str	r3, [sp, #8]
 800308a:	460b      	mov	r3, r1
 800308c:	9902      	ldr	r1, [sp, #8]
 800308e:	9303      	str	r3, [sp, #12]
 8003090:	f002 fe47 	bl	8005d22 <_ZN4core3cmp6min_by17hff558dd2adf3b693E>
 8003094:	b004      	add	sp, #16
 8003096:	bd80      	pop	{r7, pc}

08003098 <_ZN4core4iter6traits8iterator8Iterator8find_map5check28_$u7b$$u7b$closure$u7d$$u7d$17hd8aa685a1f337267E>:
 8003098:	b580      	push	{r7, lr}
 800309a:	466f      	mov	r7, sp
 800309c:	b08e      	sub	sp, #56	; 0x38
 800309e:	9001      	str	r0, [sp, #4]
 80030a0:	910b      	str	r1, [sp, #44]	; 0x2c
 80030a2:	920d      	str	r2, [sp, #52]	; 0x34
 80030a4:	a802      	add	r0, sp, #8
 80030a6:	f000 f8d9 	bl	800325c <_ZN4core3ops8function5impls79_$LT$impl$u20$core..ops..function..FnMut$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$8call_mut17hd213affca0641062E>
 80030aa:	9802      	ldr	r0, [sp, #8]
 80030ac:	b920      	cbnz	r0, 80030b8 <_ZN4core4iter6traits8iterator8Iterator8find_map5check28_$u7b$$u7b$closure$u7d$$u7d$17hd8aa685a1f337267E+0x20>
 80030ae:	e7ff      	b.n	80030b0 <_ZN4core4iter6traits8iterator8Iterator8find_map5check28_$u7b$$u7b$closure$u7d$$u7d$17hd8aa685a1f337267E+0x18>
 80030b0:	9901      	ldr	r1, [sp, #4]
 80030b2:	2000      	movs	r0, #0
 80030b4:	6008      	str	r0, [r1, #0]
 80030b6:	e017      	b.n	80030e8 <_ZN4core4iter6traits8iterator8Iterator8find_map5check28_$u7b$$u7b$closure$u7d$$u7d$17hd8aa685a1f337267E+0x50>
 80030b8:	9901      	ldr	r1, [sp, #4]
 80030ba:	9803      	ldr	r0, [sp, #12]
 80030bc:	9a04      	ldr	r2, [sp, #16]
 80030be:	9b05      	ldr	r3, [sp, #20]
 80030c0:	f8dd c018 	ldr.w	ip, [sp, #24]
 80030c4:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
 80030c8:	9309      	str	r3, [sp, #36]	; 0x24
 80030ca:	9208      	str	r2, [sp, #32]
 80030cc:	9007      	str	r0, [sp, #28]
 80030ce:	9807      	ldr	r0, [sp, #28]
 80030d0:	9a08      	ldr	r2, [sp, #32]
 80030d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80030d4:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
 80030d8:	f8c1 c010 	str.w	ip, [r1, #16]
 80030dc:	60cb      	str	r3, [r1, #12]
 80030de:	608a      	str	r2, [r1, #8]
 80030e0:	6048      	str	r0, [r1, #4]
 80030e2:	2001      	movs	r0, #1
 80030e4:	6008      	str	r0, [r1, #0]
 80030e6:	e7ff      	b.n	80030e8 <_ZN4core4iter6traits8iterator8Iterator8find_map5check28_$u7b$$u7b$closure$u7d$$u7d$17hd8aa685a1f337267E+0x50>
 80030e8:	b00e      	add	sp, #56	; 0x38
 80030ea:	bd80      	pop	{r7, pc}

080030ec <_ZN51_$LT$u32$u20$as$u20$core..ops..bit..BitOrAssign$GT$12bitor_assign17h820a7342ebe794ceE>:
 80030ec:	b082      	sub	sp, #8
 80030ee:	460a      	mov	r2, r1
 80030f0:	4601      	mov	r1, r0
 80030f2:	9100      	str	r1, [sp, #0]
 80030f4:	9201      	str	r2, [sp, #4]
 80030f6:	6808      	ldr	r0, [r1, #0]
 80030f8:	4310      	orrs	r0, r2
 80030fa:	6008      	str	r0, [r1, #0]
 80030fc:	b002      	add	sp, #8
 80030fe:	4770      	bx	lr

08003100 <_ZN52_$LT$u32$u20$as$u20$core..ops..bit..BitAndAssign$GT$13bitand_assign17he37a4b1b0d600295E>:
 8003100:	b082      	sub	sp, #8
 8003102:	460a      	mov	r2, r1
 8003104:	4601      	mov	r1, r0
 8003106:	9100      	str	r1, [sp, #0]
 8003108:	9201      	str	r2, [sp, #4]
 800310a:	6808      	ldr	r0, [r1, #0]
 800310c:	4010      	ands	r0, r2
 800310e:	6008      	str	r0, [r1, #0]
 8003110:	b002      	add	sp, #8
 8003112:	4770      	bx	lr

08003114 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17he88f88cde4877b76E>:
 8003114:	b580      	push	{r7, lr}
 8003116:	466f      	mov	r7, sp
 8003118:	b084      	sub	sp, #16
 800311a:	4602      	mov	r2, r0
 800311c:	9200      	str	r2, [sp, #0]
 800311e:	b2c8      	uxtb	r0, r1
 8003120:	460b      	mov	r3, r1
 8003122:	9301      	str	r3, [sp, #4]
 8003124:	9202      	str	r2, [sp, #8]
 8003126:	f807 1c01 	strb.w	r1, [r7, #-1]
 800312a:	281f      	cmp	r0, #31
 800312c:	d807      	bhi.n	800313e <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17he88f88cde4877b76E+0x2a>
 800312e:	e7ff      	b.n	8003130 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17he88f88cde4877b76E+0x1c>
 8003130:	9800      	ldr	r0, [sp, #0]
 8003132:	9901      	ldr	r1, [sp, #4]
 8003134:	f001 011f 	and.w	r1, r1, #31
 8003138:	4088      	lsls	r0, r1
 800313a:	b004      	add	sp, #16
 800313c:	bd80      	pop	{r7, pc}
 800313e:	f648 1028 	movw	r0, #35112	; 0x8928
 8003142:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003146:	f004 ffbd 	bl	80080c4 <_ZN4core9panicking11panic_const24panic_const_shl_overflow17h7d1dfb79ee113705E>

0800314a <_ZN8cortex_m3asm3dsb17h65891a6719c46a09E>:
 800314a:	b580      	push	{r7, lr}
 800314c:	466f      	mov	r7, sp
 800314e:	f003 fea0 	bl	8006e92 <__dsb>
 8003152:	bd80      	pop	{r7, pc}

08003154 <_ZN8cortex_m3asm5delay17hf1648eaa411e509aE>:
 8003154:	b580      	push	{r7, lr}
 8003156:	466f      	mov	r7, sp
 8003158:	b082      	sub	sp, #8
 800315a:	9001      	str	r0, [sp, #4]
 800315c:	f003 fe93 	bl	8006e86 <__delay>
 8003160:	b002      	add	sp, #8
 8003162:	bd80      	pop	{r7, pc}

08003164 <_ZN94_$LT$core..ops..try_trait..NeverShortCircuit$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$11from_output17h00fc5d9273870504E>:
 8003164:	b5b0      	push	{r4, r5, r7, lr}
 8003166:	af02      	add	r7, sp, #8
 8003168:	e891 503c 	ldmia.w	r1, {r2, r3, r4, r5, ip, lr}
 800316c:	e880 503c 	stmia.w	r0, {r2, r3, r4, r5, ip, lr}
 8003170:	bdb0      	pop	{r4, r5, r7, pc}

08003172 <_ZN94_$LT$core..ops..try_trait..NeverShortCircuit$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$11from_output17h3b3ad6cad2379c67E>:
 8003172:	b082      	sub	sp, #8
 8003174:	9000      	str	r0, [sp, #0]
 8003176:	9101      	str	r1, [sp, #4]
 8003178:	b002      	add	sp, #8
 800317a:	4770      	bx	lr

0800317c <_ZN94_$LT$core..ops..try_trait..NeverShortCircuit$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$11from_output17h821607093da501f7E>:
 800317c:	b5d0      	push	{r4, r6, r7, lr}
 800317e:	af02      	add	r7, sp, #8
 8003180:	e891 501c 	ldmia.w	r1, {r2, r3, r4, ip, lr}
 8003184:	e880 501c 	stmia.w	r0, {r2, r3, r4, ip, lr}
 8003188:	bdd0      	pop	{r4, r6, r7, pc}

0800318a <_ZN94_$LT$core..ops..try_trait..NeverShortCircuit$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$11from_output17hb31babf52879209aE>:
 800318a:	460b      	mov	r3, r1
 800318c:	4601      	mov	r1, r0
 800318e:	6818      	ldr	r0, [r3, #0]
 8003190:	685a      	ldr	r2, [r3, #4]
 8003192:	689b      	ldr	r3, [r3, #8]
 8003194:	608b      	str	r3, [r1, #8]
 8003196:	604a      	str	r2, [r1, #4]
 8003198:	6008      	str	r0, [r1, #0]
 800319a:	4770      	bx	lr

0800319c <_ZN94_$LT$core..ops..try_trait..NeverShortCircuit$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hb09ca2bc76c25990E>:
 800319c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800319e:	af03      	add	r7, sp, #12
 80031a0:	f84d 8d04 	str.w	r8, [sp, #-4]!
 80031a4:	b086      	sub	sp, #24
 80031a6:	460b      	mov	r3, r1
 80031a8:	4669      	mov	r1, sp
 80031aa:	460a      	mov	r2, r1
 80031ac:	e893 5170 	ldmia.w	r3, {r4, r5, r6, r8, ip, lr}
 80031b0:	e882 5170 	stmia.w	r2, {r4, r5, r6, r8, ip, lr}
 80031b4:	e891 503c 	ldmia.w	r1, {r2, r3, r4, r5, ip, lr}
 80031b8:	e880 503c 	stmia.w	r0, {r2, r3, r4, r5, ip, lr}
 80031bc:	b006      	add	sp, #24
 80031be:	f85d 8b04 	ldr.w	r8, [sp], #4
 80031c2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080031c4 <_ZN94_$LT$core..ops..try_trait..NeverShortCircuit$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd93d9eeb5f7584ccE>:
 80031c4:	b083      	sub	sp, #12
 80031c6:	460b      	mov	r3, r1
 80031c8:	4601      	mov	r1, r0
 80031ca:	6818      	ldr	r0, [r3, #0]
 80031cc:	685a      	ldr	r2, [r3, #4]
 80031ce:	689b      	ldr	r3, [r3, #8]
 80031d0:	9302      	str	r3, [sp, #8]
 80031d2:	9201      	str	r2, [sp, #4]
 80031d4:	9000      	str	r0, [sp, #0]
 80031d6:	9800      	ldr	r0, [sp, #0]
 80031d8:	9a01      	ldr	r2, [sp, #4]
 80031da:	9b02      	ldr	r3, [sp, #8]
 80031dc:	608b      	str	r3, [r1, #8]
 80031de:	604a      	str	r2, [r1, #4]
 80031e0:	6008      	str	r0, [r1, #0]
 80031e2:	b003      	add	sp, #12
 80031e4:	4770      	bx	lr

080031e6 <_ZN94_$LT$core..ops..try_trait..NeverShortCircuit$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd94e30a08d87253eE>:
 80031e6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80031e8:	af03      	add	r7, sp, #12
 80031ea:	f84d bd04 	str.w	fp, [sp, #-4]!
 80031ee:	b085      	sub	sp, #20
 80031f0:	460b      	mov	r3, r1
 80031f2:	4669      	mov	r1, sp
 80031f4:	460a      	mov	r2, r1
 80031f6:	e893 5070 	ldmia.w	r3, {r4, r5, r6, ip, lr}
 80031fa:	e882 5070 	stmia.w	r2, {r4, r5, r6, ip, lr}
 80031fe:	e891 501c 	ldmia.w	r1, {r2, r3, r4, ip, lr}
 8003202:	e880 501c 	stmia.w	r0, {r2, r3, r4, ip, lr}
 8003206:	b005      	add	sp, #20
 8003208:	f85d bb04 	ldr.w	fp, [sp], #4
 800320c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800320e <_ZN94_$LT$core..ops..try_trait..NeverShortCircuit$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hdd9c925cd531c060E>:
 800320e:	b084      	sub	sp, #16
 8003210:	9002      	str	r0, [sp, #8]
 8003212:	9103      	str	r1, [sp, #12]
 8003214:	9000      	str	r0, [sp, #0]
 8003216:	9101      	str	r1, [sp, #4]
 8003218:	9800      	ldr	r0, [sp, #0]
 800321a:	9901      	ldr	r1, [sp, #4]
 800321c:	b004      	add	sp, #16
 800321e:	4770      	bx	lr

08003220 <_ZN185_$LT$core..ops..control_flow..ControlFlow$LT$B$C$C$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..ops..control_flow..ControlFlow$LT$B$C$core..convert..Infallible$GT$$GT$$GT$13from_residual17h5cffcfee8da6f5d1E>:
 8003220:	b084      	sub	sp, #16
 8003222:	468c      	mov	ip, r1
 8003224:	4601      	mov	r1, r0
 8003226:	f8dc 0000 	ldr.w	r0, [ip]
 800322a:	f8dc 2004 	ldr.w	r2, [ip, #4]
 800322e:	f8dc 3008 	ldr.w	r3, [ip, #8]
 8003232:	f8dc c00c 	ldr.w	ip, [ip, #12]
 8003236:	f8cd c00c 	str.w	ip, [sp, #12]
 800323a:	9302      	str	r3, [sp, #8]
 800323c:	9201      	str	r2, [sp, #4]
 800323e:	9000      	str	r0, [sp, #0]
 8003240:	9800      	ldr	r0, [sp, #0]
 8003242:	9a01      	ldr	r2, [sp, #4]
 8003244:	9b02      	ldr	r3, [sp, #8]
 8003246:	f8dd c00c 	ldr.w	ip, [sp, #12]
 800324a:	f8c1 c010 	str.w	ip, [r1, #16]
 800324e:	60cb      	str	r3, [r1, #12]
 8003250:	608a      	str	r2, [r1, #8]
 8003252:	6048      	str	r0, [r1, #4]
 8003254:	2001      	movs	r0, #1
 8003256:	6008      	str	r0, [r1, #0]
 8003258:	b004      	add	sp, #16
 800325a:	4770      	bx	lr

0800325c <_ZN4core3ops8function5impls79_$LT$impl$u20$core..ops..function..FnMut$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$8call_mut17hd213affca0641062E>:
 800325c:	b580      	push	{r7, lr}
 800325e:	466f      	mov	r7, sp
 8003260:	b082      	sub	sp, #8
 8003262:	9200      	str	r2, [sp, #0]
 8003264:	9101      	str	r1, [sp, #4]
 8003266:	6809      	ldr	r1, [r1, #0]
 8003268:	9a00      	ldr	r2, [sp, #0]
 800326a:	f001 f961 	bl	8004530 <_ZN13stm32f4xx_hal3rcc2f43pll15SingleOutputPll8optimize28_$u7b$$u7b$closure$u7d$$u7d$17h8dd2ccfd2d716f62E>
 800326e:	b002      	add	sp, #8
 8003270:	bd80      	pop	{r7, pc}

08003272 <_ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17hda4c87ec11e90118E>:
 8003272:	b580      	push	{r7, lr}
 8003274:	466f      	mov	r7, sp
 8003276:	b082      	sub	sp, #8
 8003278:	9200      	str	r2, [sp, #0]
 800327a:	9101      	str	r1, [sp, #4]
 800327c:	9a00      	ldr	r2, [sp, #0]
 800327e:	f000 ff57 	bl	8004130 <_ZN13stm32f4xx_hal3rcc2f43pll6I2sPll5setup28_$u7b$$u7b$closure$u7d$$u7d$17h09c7efbb7657eb02E>
 8003282:	b002      	add	sp, #8
 8003284:	bd80      	pop	{r7, pc}

08003286 <_ZN95_$LT$core..ops..control_flow..ControlFlow$LT$B$C$C$GT$$u20$as$u20$core..ops..try_trait..Try$GT$11from_output17h354c859b4261ecf0E>:
 8003286:	b081      	sub	sp, #4
 8003288:	4601      	mov	r1, r0
 800328a:	2000      	movs	r0, #0
 800328c:	6008      	str	r0, [r1, #0]
 800328e:	b001      	add	sp, #4
 8003290:	4770      	bx	lr

08003292 <_ZN95_$LT$core..ops..control_flow..ControlFlow$LT$B$C$C$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9ef2f7124420e8f7E>:
 8003292:	b08b      	sub	sp, #44	; 0x2c
 8003294:	9100      	str	r1, [sp, #0]
 8003296:	9001      	str	r0, [sp, #4]
 8003298:	6808      	ldr	r0, [r1, #0]
 800329a:	b920      	cbnz	r0, 80032a6 <_ZN95_$LT$core..ops..control_flow..ControlFlow$LT$B$C$C$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9ef2f7124420e8f7E+0x14>
 800329c:	e7ff      	b.n	800329e <_ZN95_$LT$core..ops..control_flow..ControlFlow$LT$B$C$C$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9ef2f7124420e8f7E+0xc>
 800329e:	9901      	ldr	r1, [sp, #4]
 80032a0:	2000      	movs	r0, #0
 80032a2:	6008      	str	r0, [r1, #0]
 80032a4:	e026      	b.n	80032f4 <_ZN95_$LT$core..ops..control_flow..ControlFlow$LT$B$C$C$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9ef2f7124420e8f7E+0x62>
 80032a6:	9901      	ldr	r1, [sp, #4]
 80032a8:	f8dd c000 	ldr.w	ip, [sp]
 80032ac:	f8dc 0004 	ldr.w	r0, [ip, #4]
 80032b0:	f8dc 2008 	ldr.w	r2, [ip, #8]
 80032b4:	f8dc 300c 	ldr.w	r3, [ip, #12]
 80032b8:	f8dc c010 	ldr.w	ip, [ip, #16]
 80032bc:	f8cd c014 	str.w	ip, [sp, #20]
 80032c0:	9304      	str	r3, [sp, #16]
 80032c2:	9203      	str	r2, [sp, #12]
 80032c4:	9002      	str	r0, [sp, #8]
 80032c6:	9802      	ldr	r0, [sp, #8]
 80032c8:	9a03      	ldr	r2, [sp, #12]
 80032ca:	9b04      	ldr	r3, [sp, #16]
 80032cc:	f8dd c014 	ldr.w	ip, [sp, #20]
 80032d0:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 80032d4:	9308      	str	r3, [sp, #32]
 80032d6:	9207      	str	r2, [sp, #28]
 80032d8:	9006      	str	r0, [sp, #24]
 80032da:	9806      	ldr	r0, [sp, #24]
 80032dc:	9a07      	ldr	r2, [sp, #28]
 80032de:	9b08      	ldr	r3, [sp, #32]
 80032e0:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 80032e4:	f8c1 c010 	str.w	ip, [r1, #16]
 80032e8:	60cb      	str	r3, [r1, #12]
 80032ea:	608a      	str	r2, [r1, #8]
 80032ec:	6048      	str	r0, [r1, #4]
 80032ee:	2001      	movs	r0, #1
 80032f0:	6008      	str	r0, [r1, #0]
 80032f2:	e7ff      	b.n	80032f4 <_ZN95_$LT$core..ops..control_flow..ControlFlow$LT$B$C$C$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h9ef2f7124420e8f7E+0x62>
 80032f4:	b00b      	add	sp, #44	; 0x2c
 80032f6:	4770      	bx	lr

080032f8 <_ZN13stm32f4xx_hal2bb5clear17h905cc3b21b81804cE>:
 80032f8:	b580      	push	{r7, lr}
 80032fa:	466f      	mov	r7, sp
 80032fc:	b082      	sub	sp, #8
 80032fe:	9000      	str	r0, [sp, #0]
 8003300:	f807 1c01 	strb.w	r1, [r7, #-1]
 8003304:	2200      	movs	r2, #0
 8003306:	f000 f839 	bl	800337c <_ZN13stm32f4xx_hal2bb5write17h003f6fffa06a0856E>
 800330a:	b002      	add	sp, #8
 800330c:	bd80      	pop	{r7, pc}

0800330e <_ZN13stm32f4xx_hal2bb5clear17ha90ec72bf44c7c6bE>:
 800330e:	b580      	push	{r7, lr}
 8003310:	466f      	mov	r7, sp
 8003312:	b082      	sub	sp, #8
 8003314:	9000      	str	r0, [sp, #0]
 8003316:	f807 1c01 	strb.w	r1, [r7, #-1]
 800331a:	2200      	movs	r2, #0
 800331c:	f000 f8b1 	bl	8003482 <_ZN13stm32f4xx_hal2bb5write17h2ea15f7f4f05e3b4E>
 8003320:	b002      	add	sp, #8
 8003322:	bd80      	pop	{r7, pc}

08003324 <_ZN13stm32f4xx_hal2bb3set17h9bb4c1ecb52b52bcE>:
 8003324:	b580      	push	{r7, lr}
 8003326:	466f      	mov	r7, sp
 8003328:	b082      	sub	sp, #8
 800332a:	9000      	str	r0, [sp, #0]
 800332c:	f807 1c01 	strb.w	r1, [r7, #-1]
 8003330:	2201      	movs	r2, #1
 8003332:	f000 f9ac 	bl	800368e <_ZN13stm32f4xx_hal2bb5write17ha6066379bd1ff199E>
 8003336:	b002      	add	sp, #8
 8003338:	bd80      	pop	{r7, pc}

0800333a <_ZN13stm32f4xx_hal2bb3set17ha5766432cd126a5bE>:
 800333a:	b580      	push	{r7, lr}
 800333c:	466f      	mov	r7, sp
 800333e:	b082      	sub	sp, #8
 8003340:	9000      	str	r0, [sp, #0]
 8003342:	f807 1c01 	strb.w	r1, [r7, #-1]
 8003346:	2201      	movs	r2, #1
 8003348:	f000 f91e 	bl	8003588 <_ZN13stm32f4xx_hal2bb5write17h8c74398c6ae7511eE>
 800334c:	b002      	add	sp, #8
 800334e:	bd80      	pop	{r7, pc}

08003350 <_ZN13stm32f4xx_hal2bb3set17hdf15f0ceb6627530E>:
 8003350:	b580      	push	{r7, lr}
 8003352:	466f      	mov	r7, sp
 8003354:	b082      	sub	sp, #8
 8003356:	9000      	str	r0, [sp, #0]
 8003358:	f807 1c01 	strb.w	r1, [r7, #-1]
 800335c:	2201      	movs	r2, #1
 800335e:	f000 f80d 	bl	800337c <_ZN13stm32f4xx_hal2bb5write17h003f6fffa06a0856E>
 8003362:	b002      	add	sp, #8
 8003364:	bd80      	pop	{r7, pc}

08003366 <_ZN13stm32f4xx_hal2bb3set17hf6a7a6a8fdf0ea8eE>:
 8003366:	b580      	push	{r7, lr}
 8003368:	466f      	mov	r7, sp
 800336a:	b082      	sub	sp, #8
 800336c:	9000      	str	r0, [sp, #0]
 800336e:	f807 1c01 	strb.w	r1, [r7, #-1]
 8003372:	2201      	movs	r2, #1
 8003374:	f000 f885 	bl	8003482 <_ZN13stm32f4xx_hal2bb5write17h2ea15f7f4f05e3b4E>
 8003378:	b002      	add	sp, #8
 800337a:	bd80      	pop	{r7, pc}

0800337c <_ZN13stm32f4xx_hal2bb5write17h003f6fffa06a0856E>:
 800337c:	b580      	push	{r7, lr}
 800337e:	466f      	mov	r7, sp
 8003380:	b08e      	sub	sp, #56	; 0x38
 8003382:	4613      	mov	r3, r2
 8003384:	9306      	str	r3, [sp, #24]
 8003386:	460b      	mov	r3, r1
 8003388:	9307      	str	r3, [sp, #28]
 800338a:	9009      	str	r0, [sp, #36]	; 0x24
 800338c:	f807 1c0e 	strb.w	r1, [r7, #-14]
 8003390:	f807 2c0d 	strb.w	r2, [r7, #-13]
 8003394:	9008      	str	r0, [sp, #32]
 8003396:	f648 1038 	movw	r0, #35128	; 0x8938
 800339a:	f6c0 0000 	movt	r0, #2048	; 0x800
 800339e:	a908      	add	r1, sp, #32
 80033a0:	f7ff fb41 	bl	8002a26 <_ZN4core3ops5range25RangeInclusive$LT$Idx$GT$8contains17h86e01980658861b2E>
 80033a4:	b958      	cbnz	r0, 80033be <_ZN13stm32f4xx_hal2bb5write17h003f6fffa06a0856E+0x42>
 80033a6:	e7ff      	b.n	80033a8 <_ZN13stm32f4xx_hal2bb5write17h003f6fffa06a0856E+0x2c>
 80033a8:	f648 1044 	movw	r0, #35140	; 0x8944
 80033ac:	f6c0 0000 	movt	r0, #2048	; 0x800
 80033b0:	f648 12f0 	movw	r2, #35312	; 0x89f0
 80033b4:	f6c0 0200 	movt	r2, #2048	; 0x800
 80033b8:	2149      	movs	r1, #73	; 0x49
 80033ba:	f003 fdd9 	bl	8006f70 <_ZN4core9panicking5panic17h3d328557175627ceE>
 80033be:	9807      	ldr	r0, [sp, #28]
 80033c0:	b2c0      	uxtb	r0, r0
 80033c2:	2820      	cmp	r0, #32
 80033c4:	d30b      	bcc.n	80033de <_ZN13stm32f4xx_hal2bb5write17h003f6fffa06a0856E+0x62>
 80033c6:	e7ff      	b.n	80033c8 <_ZN13stm32f4xx_hal2bb5write17h003f6fffa06a0856E+0x4c>
 80033c8:	f648 2000 	movw	r0, #35328	; 0x8a00
 80033cc:	f6c0 0000 	movt	r0, #2048	; 0x800
 80033d0:	f648 221c 	movw	r2, #35356	; 0x8a1c
 80033d4:	f6c0 0200 	movt	r2, #2048	; 0x800
 80033d8:	211a      	movs	r1, #26
 80033da:	f003 fdc9 	bl	8006f70 <_ZN4core9panicking5panic17h3d328557175627ceE>
 80033de:	9807      	ldr	r0, [sp, #28]
 80033e0:	b2c0      	uxtb	r0, r0
 80033e2:	4601      	mov	r1, r0
 80033e4:	9104      	str	r1, [sp, #16]
 80033e6:	900b      	str	r0, [sp, #44]	; 0x2c
 80033e8:	9808      	ldr	r0, [sp, #32]
 80033ea:	f100 4140 	add.w	r1, r0, #3221225472	; 0xc0000000
 80033ee:	9105      	str	r1, [sp, #20]
 80033f0:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80033f4:	d306      	bcc.n	8003404 <_ZN13stm32f4xx_hal2bb5write17h003f6fffa06a0856E+0x88>
 80033f6:	e7ff      	b.n	80033f8 <_ZN13stm32f4xx_hal2bb5write17h003f6fffa06a0856E+0x7c>
 80033f8:	9805      	ldr	r0, [sp, #20]
 80033fa:	0141      	lsls	r1, r0, #5
 80033fc:	0ec0      	lsrs	r0, r0, #27
 80033fe:	9103      	str	r1, [sp, #12]
 8003400:	b970      	cbnz	r0, 8003420 <_ZN13stm32f4xx_hal2bb5write17h003f6fffa06a0856E+0xa4>
 8003402:	e005      	b.n	8003410 <_ZN13stm32f4xx_hal2bb5write17h003f6fffa06a0856E+0x94>
 8003404:	f648 202c 	movw	r0, #35372	; 0x8a2c
 8003408:	f6c0 0000 	movt	r0, #2048	; 0x800
 800340c:	f004 fe21 	bl	8008052 <_ZN4core9panicking11panic_const24panic_const_sub_overflow17h655aa7502feebde5E>
 8003410:	9903      	ldr	r1, [sp, #12]
 8003412:	f101 4084 	add.w	r0, r1, #1107296256	; 0x42000000
 8003416:	4602      	mov	r2, r0
 8003418:	9202      	str	r2, [sp, #8]
 800341a:	4288      	cmp	r0, r1
 800341c:	d30c      	bcc.n	8003438 <_ZN13stm32f4xx_hal2bb5write17h003f6fffa06a0856E+0xbc>
 800341e:	e005      	b.n	800342c <_ZN13stm32f4xx_hal2bb5write17h003f6fffa06a0856E+0xb0>
 8003420:	f648 202c 	movw	r0, #35372	; 0x8a2c
 8003424:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003428:	f004 fe26 	bl	8008078 <_ZN4core9panicking11panic_const24panic_const_mul_overflow17hd3d29f8f054ee19bE>
 800342c:	9804      	ldr	r0, [sp, #16]
 800342e:	0081      	lsls	r1, r0, #2
 8003430:	0f80      	lsrs	r0, r0, #30
 8003432:	9101      	str	r1, [sp, #4]
 8003434:	b970      	cbnz	r0, 8003454 <_ZN13stm32f4xx_hal2bb5write17h003f6fffa06a0856E+0xd8>
 8003436:	e005      	b.n	8003444 <_ZN13stm32f4xx_hal2bb5write17h003f6fffa06a0856E+0xc8>
 8003438:	f648 203c 	movw	r0, #35388	; 0x8a3c
 800343c:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003440:	f004 fdf4 	bl	800802c <_ZN4core9panicking11panic_const24panic_const_add_overflow17h8e8a2d960805aa64E>
 8003444:	9902      	ldr	r1, [sp, #8]
 8003446:	9801      	ldr	r0, [sp, #4]
 8003448:	4408      	add	r0, r1
 800344a:	4602      	mov	r2, r0
 800344c:	9200      	str	r2, [sp, #0]
 800344e:	4288      	cmp	r0, r1
 8003450:	d311      	bcc.n	8003476 <_ZN13stm32f4xx_hal2bb5write17h003f6fffa06a0856E+0xfa>
 8003452:	e005      	b.n	8003460 <_ZN13stm32f4xx_hal2bb5write17h003f6fffa06a0856E+0xe4>
 8003454:	f648 204c 	movw	r0, #35404	; 0x8a4c
 8003458:	f6c0 0000 	movt	r0, #2048	; 0x800
 800345c:	f004 fe0c 	bl	8008078 <_ZN4core9panicking11panic_const24panic_const_mul_overflow17hd3d29f8f054ee19bE>
 8003460:	9800      	ldr	r0, [sp, #0]
 8003462:	9906      	ldr	r1, [sp, #24]
 8003464:	900c      	str	r0, [sp, #48]	; 0x30
 8003466:	f001 0101 	and.w	r1, r1, #1
 800346a:	f807 1c01 	strb.w	r1, [r7, #-1]
 800346e:	f003 fc28 	bl	8006cc2 <_ZN4core3ptr14write_volatile17hc6769b4b417bf8b9E>
 8003472:	b00e      	add	sp, #56	; 0x38
 8003474:	bd80      	pop	{r7, pc}
 8003476:	f648 203c 	movw	r0, #35388	; 0x8a3c
 800347a:	f6c0 0000 	movt	r0, #2048	; 0x800
 800347e:	f004 fdd5 	bl	800802c <_ZN4core9panicking11panic_const24panic_const_add_overflow17h8e8a2d960805aa64E>

08003482 <_ZN13stm32f4xx_hal2bb5write17h2ea15f7f4f05e3b4E>:
 8003482:	b580      	push	{r7, lr}
 8003484:	466f      	mov	r7, sp
 8003486:	b08e      	sub	sp, #56	; 0x38
 8003488:	4613      	mov	r3, r2
 800348a:	9306      	str	r3, [sp, #24]
 800348c:	460b      	mov	r3, r1
 800348e:	9307      	str	r3, [sp, #28]
 8003490:	9009      	str	r0, [sp, #36]	; 0x24
 8003492:	f807 1c0e 	strb.w	r1, [r7, #-14]
 8003496:	f807 2c0d 	strb.w	r2, [r7, #-13]
 800349a:	9008      	str	r0, [sp, #32]
 800349c:	f648 1038 	movw	r0, #35128	; 0x8938
 80034a0:	f6c0 0000 	movt	r0, #2048	; 0x800
 80034a4:	a908      	add	r1, sp, #32
 80034a6:	f7ff fabe 	bl	8002a26 <_ZN4core3ops5range25RangeInclusive$LT$Idx$GT$8contains17h86e01980658861b2E>
 80034aa:	b958      	cbnz	r0, 80034c4 <_ZN13stm32f4xx_hal2bb5write17h2ea15f7f4f05e3b4E+0x42>
 80034ac:	e7ff      	b.n	80034ae <_ZN13stm32f4xx_hal2bb5write17h2ea15f7f4f05e3b4E+0x2c>
 80034ae:	f648 1044 	movw	r0, #35140	; 0x8944
 80034b2:	f6c0 0000 	movt	r0, #2048	; 0x800
 80034b6:	f648 12f0 	movw	r2, #35312	; 0x89f0
 80034ba:	f6c0 0200 	movt	r2, #2048	; 0x800
 80034be:	2149      	movs	r1, #73	; 0x49
 80034c0:	f003 fd56 	bl	8006f70 <_ZN4core9panicking5panic17h3d328557175627ceE>
 80034c4:	9807      	ldr	r0, [sp, #28]
 80034c6:	b2c0      	uxtb	r0, r0
 80034c8:	2820      	cmp	r0, #32
 80034ca:	d30b      	bcc.n	80034e4 <_ZN13stm32f4xx_hal2bb5write17h2ea15f7f4f05e3b4E+0x62>
 80034cc:	e7ff      	b.n	80034ce <_ZN13stm32f4xx_hal2bb5write17h2ea15f7f4f05e3b4E+0x4c>
 80034ce:	f648 2000 	movw	r0, #35328	; 0x8a00
 80034d2:	f6c0 0000 	movt	r0, #2048	; 0x800
 80034d6:	f648 221c 	movw	r2, #35356	; 0x8a1c
 80034da:	f6c0 0200 	movt	r2, #2048	; 0x800
 80034de:	211a      	movs	r1, #26
 80034e0:	f003 fd46 	bl	8006f70 <_ZN4core9panicking5panic17h3d328557175627ceE>
 80034e4:	9807      	ldr	r0, [sp, #28]
 80034e6:	b2c0      	uxtb	r0, r0
 80034e8:	4601      	mov	r1, r0
 80034ea:	9104      	str	r1, [sp, #16]
 80034ec:	900b      	str	r0, [sp, #44]	; 0x2c
 80034ee:	9808      	ldr	r0, [sp, #32]
 80034f0:	f100 4140 	add.w	r1, r0, #3221225472	; 0xc0000000
 80034f4:	9105      	str	r1, [sp, #20]
 80034f6:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80034fa:	d306      	bcc.n	800350a <_ZN13stm32f4xx_hal2bb5write17h2ea15f7f4f05e3b4E+0x88>
 80034fc:	e7ff      	b.n	80034fe <_ZN13stm32f4xx_hal2bb5write17h2ea15f7f4f05e3b4E+0x7c>
 80034fe:	9805      	ldr	r0, [sp, #20]
 8003500:	0141      	lsls	r1, r0, #5
 8003502:	0ec0      	lsrs	r0, r0, #27
 8003504:	9103      	str	r1, [sp, #12]
 8003506:	b970      	cbnz	r0, 8003526 <_ZN13stm32f4xx_hal2bb5write17h2ea15f7f4f05e3b4E+0xa4>
 8003508:	e005      	b.n	8003516 <_ZN13stm32f4xx_hal2bb5write17h2ea15f7f4f05e3b4E+0x94>
 800350a:	f648 202c 	movw	r0, #35372	; 0x8a2c
 800350e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003512:	f004 fd9e 	bl	8008052 <_ZN4core9panicking11panic_const24panic_const_sub_overflow17h655aa7502feebde5E>
 8003516:	9903      	ldr	r1, [sp, #12]
 8003518:	f101 4084 	add.w	r0, r1, #1107296256	; 0x42000000
 800351c:	4602      	mov	r2, r0
 800351e:	9202      	str	r2, [sp, #8]
 8003520:	4288      	cmp	r0, r1
 8003522:	d30c      	bcc.n	800353e <_ZN13stm32f4xx_hal2bb5write17h2ea15f7f4f05e3b4E+0xbc>
 8003524:	e005      	b.n	8003532 <_ZN13stm32f4xx_hal2bb5write17h2ea15f7f4f05e3b4E+0xb0>
 8003526:	f648 202c 	movw	r0, #35372	; 0x8a2c
 800352a:	f6c0 0000 	movt	r0, #2048	; 0x800
 800352e:	f004 fda3 	bl	8008078 <_ZN4core9panicking11panic_const24panic_const_mul_overflow17hd3d29f8f054ee19bE>
 8003532:	9804      	ldr	r0, [sp, #16]
 8003534:	0081      	lsls	r1, r0, #2
 8003536:	0f80      	lsrs	r0, r0, #30
 8003538:	9101      	str	r1, [sp, #4]
 800353a:	b970      	cbnz	r0, 800355a <_ZN13stm32f4xx_hal2bb5write17h2ea15f7f4f05e3b4E+0xd8>
 800353c:	e005      	b.n	800354a <_ZN13stm32f4xx_hal2bb5write17h2ea15f7f4f05e3b4E+0xc8>
 800353e:	f648 203c 	movw	r0, #35388	; 0x8a3c
 8003542:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003546:	f004 fd71 	bl	800802c <_ZN4core9panicking11panic_const24panic_const_add_overflow17h8e8a2d960805aa64E>
 800354a:	9902      	ldr	r1, [sp, #8]
 800354c:	9801      	ldr	r0, [sp, #4]
 800354e:	4408      	add	r0, r1
 8003550:	4602      	mov	r2, r0
 8003552:	9200      	str	r2, [sp, #0]
 8003554:	4288      	cmp	r0, r1
 8003556:	d311      	bcc.n	800357c <_ZN13stm32f4xx_hal2bb5write17h2ea15f7f4f05e3b4E+0xfa>
 8003558:	e005      	b.n	8003566 <_ZN13stm32f4xx_hal2bb5write17h2ea15f7f4f05e3b4E+0xe4>
 800355a:	f648 204c 	movw	r0, #35404	; 0x8a4c
 800355e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003562:	f004 fd89 	bl	8008078 <_ZN4core9panicking11panic_const24panic_const_mul_overflow17hd3d29f8f054ee19bE>
 8003566:	9800      	ldr	r0, [sp, #0]
 8003568:	9906      	ldr	r1, [sp, #24]
 800356a:	900c      	str	r0, [sp, #48]	; 0x30
 800356c:	f001 0101 	and.w	r1, r1, #1
 8003570:	f807 1c01 	strb.w	r1, [r7, #-1]
 8003574:	f003 fba5 	bl	8006cc2 <_ZN4core3ptr14write_volatile17hc6769b4b417bf8b9E>
 8003578:	b00e      	add	sp, #56	; 0x38
 800357a:	bd80      	pop	{r7, pc}
 800357c:	f648 203c 	movw	r0, #35388	; 0x8a3c
 8003580:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003584:	f004 fd52 	bl	800802c <_ZN4core9panicking11panic_const24panic_const_add_overflow17h8e8a2d960805aa64E>

08003588 <_ZN13stm32f4xx_hal2bb5write17h8c74398c6ae7511eE>:
 8003588:	b580      	push	{r7, lr}
 800358a:	466f      	mov	r7, sp
 800358c:	b08e      	sub	sp, #56	; 0x38
 800358e:	4613      	mov	r3, r2
 8003590:	9306      	str	r3, [sp, #24]
 8003592:	460b      	mov	r3, r1
 8003594:	9307      	str	r3, [sp, #28]
 8003596:	9009      	str	r0, [sp, #36]	; 0x24
 8003598:	f807 1c0e 	strb.w	r1, [r7, #-14]
 800359c:	f807 2c0d 	strb.w	r2, [r7, #-13]
 80035a0:	9008      	str	r0, [sp, #32]
 80035a2:	f648 1038 	movw	r0, #35128	; 0x8938
 80035a6:	f6c0 0000 	movt	r0, #2048	; 0x800
 80035aa:	a908      	add	r1, sp, #32
 80035ac:	f7ff fa3b 	bl	8002a26 <_ZN4core3ops5range25RangeInclusive$LT$Idx$GT$8contains17h86e01980658861b2E>
 80035b0:	b958      	cbnz	r0, 80035ca <_ZN13stm32f4xx_hal2bb5write17h8c74398c6ae7511eE+0x42>
 80035b2:	e7ff      	b.n	80035b4 <_ZN13stm32f4xx_hal2bb5write17h8c74398c6ae7511eE+0x2c>
 80035b4:	f648 1044 	movw	r0, #35140	; 0x8944
 80035b8:	f6c0 0000 	movt	r0, #2048	; 0x800
 80035bc:	f648 12f0 	movw	r2, #35312	; 0x89f0
 80035c0:	f6c0 0200 	movt	r2, #2048	; 0x800
 80035c4:	2149      	movs	r1, #73	; 0x49
 80035c6:	f003 fcd3 	bl	8006f70 <_ZN4core9panicking5panic17h3d328557175627ceE>
 80035ca:	9807      	ldr	r0, [sp, #28]
 80035cc:	b2c0      	uxtb	r0, r0
 80035ce:	2820      	cmp	r0, #32
 80035d0:	d30b      	bcc.n	80035ea <_ZN13stm32f4xx_hal2bb5write17h8c74398c6ae7511eE+0x62>
 80035d2:	e7ff      	b.n	80035d4 <_ZN13stm32f4xx_hal2bb5write17h8c74398c6ae7511eE+0x4c>
 80035d4:	f648 2000 	movw	r0, #35328	; 0x8a00
 80035d8:	f6c0 0000 	movt	r0, #2048	; 0x800
 80035dc:	f648 221c 	movw	r2, #35356	; 0x8a1c
 80035e0:	f6c0 0200 	movt	r2, #2048	; 0x800
 80035e4:	211a      	movs	r1, #26
 80035e6:	f003 fcc3 	bl	8006f70 <_ZN4core9panicking5panic17h3d328557175627ceE>
 80035ea:	9807      	ldr	r0, [sp, #28]
 80035ec:	b2c0      	uxtb	r0, r0
 80035ee:	4601      	mov	r1, r0
 80035f0:	9104      	str	r1, [sp, #16]
 80035f2:	900b      	str	r0, [sp, #44]	; 0x2c
 80035f4:	9808      	ldr	r0, [sp, #32]
 80035f6:	f100 4140 	add.w	r1, r0, #3221225472	; 0xc0000000
 80035fa:	9105      	str	r1, [sp, #20]
 80035fc:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003600:	d306      	bcc.n	8003610 <_ZN13stm32f4xx_hal2bb5write17h8c74398c6ae7511eE+0x88>
 8003602:	e7ff      	b.n	8003604 <_ZN13stm32f4xx_hal2bb5write17h8c74398c6ae7511eE+0x7c>
 8003604:	9805      	ldr	r0, [sp, #20]
 8003606:	0141      	lsls	r1, r0, #5
 8003608:	0ec0      	lsrs	r0, r0, #27
 800360a:	9103      	str	r1, [sp, #12]
 800360c:	b970      	cbnz	r0, 800362c <_ZN13stm32f4xx_hal2bb5write17h8c74398c6ae7511eE+0xa4>
 800360e:	e005      	b.n	800361c <_ZN13stm32f4xx_hal2bb5write17h8c74398c6ae7511eE+0x94>
 8003610:	f648 202c 	movw	r0, #35372	; 0x8a2c
 8003614:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003618:	f004 fd1b 	bl	8008052 <_ZN4core9panicking11panic_const24panic_const_sub_overflow17h655aa7502feebde5E>
 800361c:	9903      	ldr	r1, [sp, #12]
 800361e:	f101 4084 	add.w	r0, r1, #1107296256	; 0x42000000
 8003622:	4602      	mov	r2, r0
 8003624:	9202      	str	r2, [sp, #8]
 8003626:	4288      	cmp	r0, r1
 8003628:	d30c      	bcc.n	8003644 <_ZN13stm32f4xx_hal2bb5write17h8c74398c6ae7511eE+0xbc>
 800362a:	e005      	b.n	8003638 <_ZN13stm32f4xx_hal2bb5write17h8c74398c6ae7511eE+0xb0>
 800362c:	f648 202c 	movw	r0, #35372	; 0x8a2c
 8003630:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003634:	f004 fd20 	bl	8008078 <_ZN4core9panicking11panic_const24panic_const_mul_overflow17hd3d29f8f054ee19bE>
 8003638:	9804      	ldr	r0, [sp, #16]
 800363a:	0081      	lsls	r1, r0, #2
 800363c:	0f80      	lsrs	r0, r0, #30
 800363e:	9101      	str	r1, [sp, #4]
 8003640:	b970      	cbnz	r0, 8003660 <_ZN13stm32f4xx_hal2bb5write17h8c74398c6ae7511eE+0xd8>
 8003642:	e005      	b.n	8003650 <_ZN13stm32f4xx_hal2bb5write17h8c74398c6ae7511eE+0xc8>
 8003644:	f648 203c 	movw	r0, #35388	; 0x8a3c
 8003648:	f6c0 0000 	movt	r0, #2048	; 0x800
 800364c:	f004 fcee 	bl	800802c <_ZN4core9panicking11panic_const24panic_const_add_overflow17h8e8a2d960805aa64E>
 8003650:	9902      	ldr	r1, [sp, #8]
 8003652:	9801      	ldr	r0, [sp, #4]
 8003654:	4408      	add	r0, r1
 8003656:	4602      	mov	r2, r0
 8003658:	9200      	str	r2, [sp, #0]
 800365a:	4288      	cmp	r0, r1
 800365c:	d311      	bcc.n	8003682 <_ZN13stm32f4xx_hal2bb5write17h8c74398c6ae7511eE+0xfa>
 800365e:	e005      	b.n	800366c <_ZN13stm32f4xx_hal2bb5write17h8c74398c6ae7511eE+0xe4>
 8003660:	f648 204c 	movw	r0, #35404	; 0x8a4c
 8003664:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003668:	f004 fd06 	bl	8008078 <_ZN4core9panicking11panic_const24panic_const_mul_overflow17hd3d29f8f054ee19bE>
 800366c:	9800      	ldr	r0, [sp, #0]
 800366e:	9906      	ldr	r1, [sp, #24]
 8003670:	900c      	str	r0, [sp, #48]	; 0x30
 8003672:	f001 0101 	and.w	r1, r1, #1
 8003676:	f807 1c01 	strb.w	r1, [r7, #-1]
 800367a:	f003 fb22 	bl	8006cc2 <_ZN4core3ptr14write_volatile17hc6769b4b417bf8b9E>
 800367e:	b00e      	add	sp, #56	; 0x38
 8003680:	bd80      	pop	{r7, pc}
 8003682:	f648 203c 	movw	r0, #35388	; 0x8a3c
 8003686:	f6c0 0000 	movt	r0, #2048	; 0x800
 800368a:	f004 fccf 	bl	800802c <_ZN4core9panicking11panic_const24panic_const_add_overflow17h8e8a2d960805aa64E>

0800368e <_ZN13stm32f4xx_hal2bb5write17ha6066379bd1ff199E>:
 800368e:	b580      	push	{r7, lr}
 8003690:	466f      	mov	r7, sp
 8003692:	b08e      	sub	sp, #56	; 0x38
 8003694:	4613      	mov	r3, r2
 8003696:	9306      	str	r3, [sp, #24]
 8003698:	460b      	mov	r3, r1
 800369a:	9307      	str	r3, [sp, #28]
 800369c:	9009      	str	r0, [sp, #36]	; 0x24
 800369e:	f807 1c0e 	strb.w	r1, [r7, #-14]
 80036a2:	f807 2c0d 	strb.w	r2, [r7, #-13]
 80036a6:	9008      	str	r0, [sp, #32]
 80036a8:	f648 1038 	movw	r0, #35128	; 0x8938
 80036ac:	f6c0 0000 	movt	r0, #2048	; 0x800
 80036b0:	a908      	add	r1, sp, #32
 80036b2:	f7ff f9b8 	bl	8002a26 <_ZN4core3ops5range25RangeInclusive$LT$Idx$GT$8contains17h86e01980658861b2E>
 80036b6:	b958      	cbnz	r0, 80036d0 <_ZN13stm32f4xx_hal2bb5write17ha6066379bd1ff199E+0x42>
 80036b8:	e7ff      	b.n	80036ba <_ZN13stm32f4xx_hal2bb5write17ha6066379bd1ff199E+0x2c>
 80036ba:	f648 1044 	movw	r0, #35140	; 0x8944
 80036be:	f6c0 0000 	movt	r0, #2048	; 0x800
 80036c2:	f648 12f0 	movw	r2, #35312	; 0x89f0
 80036c6:	f6c0 0200 	movt	r2, #2048	; 0x800
 80036ca:	2149      	movs	r1, #73	; 0x49
 80036cc:	f003 fc50 	bl	8006f70 <_ZN4core9panicking5panic17h3d328557175627ceE>
 80036d0:	9807      	ldr	r0, [sp, #28]
 80036d2:	b2c0      	uxtb	r0, r0
 80036d4:	2820      	cmp	r0, #32
 80036d6:	d30b      	bcc.n	80036f0 <_ZN13stm32f4xx_hal2bb5write17ha6066379bd1ff199E+0x62>
 80036d8:	e7ff      	b.n	80036da <_ZN13stm32f4xx_hal2bb5write17ha6066379bd1ff199E+0x4c>
 80036da:	f648 2000 	movw	r0, #35328	; 0x8a00
 80036de:	f6c0 0000 	movt	r0, #2048	; 0x800
 80036e2:	f648 221c 	movw	r2, #35356	; 0x8a1c
 80036e6:	f6c0 0200 	movt	r2, #2048	; 0x800
 80036ea:	211a      	movs	r1, #26
 80036ec:	f003 fc40 	bl	8006f70 <_ZN4core9panicking5panic17h3d328557175627ceE>
 80036f0:	9807      	ldr	r0, [sp, #28]
 80036f2:	b2c0      	uxtb	r0, r0
 80036f4:	4601      	mov	r1, r0
 80036f6:	9104      	str	r1, [sp, #16]
 80036f8:	900b      	str	r0, [sp, #44]	; 0x2c
 80036fa:	9808      	ldr	r0, [sp, #32]
 80036fc:	f100 4140 	add.w	r1, r0, #3221225472	; 0xc0000000
 8003700:	9105      	str	r1, [sp, #20]
 8003702:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003706:	d306      	bcc.n	8003716 <_ZN13stm32f4xx_hal2bb5write17ha6066379bd1ff199E+0x88>
 8003708:	e7ff      	b.n	800370a <_ZN13stm32f4xx_hal2bb5write17ha6066379bd1ff199E+0x7c>
 800370a:	9805      	ldr	r0, [sp, #20]
 800370c:	0141      	lsls	r1, r0, #5
 800370e:	0ec0      	lsrs	r0, r0, #27
 8003710:	9103      	str	r1, [sp, #12]
 8003712:	b970      	cbnz	r0, 8003732 <_ZN13stm32f4xx_hal2bb5write17ha6066379bd1ff199E+0xa4>
 8003714:	e005      	b.n	8003722 <_ZN13stm32f4xx_hal2bb5write17ha6066379bd1ff199E+0x94>
 8003716:	f648 202c 	movw	r0, #35372	; 0x8a2c
 800371a:	f6c0 0000 	movt	r0, #2048	; 0x800
 800371e:	f004 fc98 	bl	8008052 <_ZN4core9panicking11panic_const24panic_const_sub_overflow17h655aa7502feebde5E>
 8003722:	9903      	ldr	r1, [sp, #12]
 8003724:	f101 4084 	add.w	r0, r1, #1107296256	; 0x42000000
 8003728:	4602      	mov	r2, r0
 800372a:	9202      	str	r2, [sp, #8]
 800372c:	4288      	cmp	r0, r1
 800372e:	d30c      	bcc.n	800374a <_ZN13stm32f4xx_hal2bb5write17ha6066379bd1ff199E+0xbc>
 8003730:	e005      	b.n	800373e <_ZN13stm32f4xx_hal2bb5write17ha6066379bd1ff199E+0xb0>
 8003732:	f648 202c 	movw	r0, #35372	; 0x8a2c
 8003736:	f6c0 0000 	movt	r0, #2048	; 0x800
 800373a:	f004 fc9d 	bl	8008078 <_ZN4core9panicking11panic_const24panic_const_mul_overflow17hd3d29f8f054ee19bE>
 800373e:	9804      	ldr	r0, [sp, #16]
 8003740:	0081      	lsls	r1, r0, #2
 8003742:	0f80      	lsrs	r0, r0, #30
 8003744:	9101      	str	r1, [sp, #4]
 8003746:	b970      	cbnz	r0, 8003766 <_ZN13stm32f4xx_hal2bb5write17ha6066379bd1ff199E+0xd8>
 8003748:	e005      	b.n	8003756 <_ZN13stm32f4xx_hal2bb5write17ha6066379bd1ff199E+0xc8>
 800374a:	f648 203c 	movw	r0, #35388	; 0x8a3c
 800374e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003752:	f004 fc6b 	bl	800802c <_ZN4core9panicking11panic_const24panic_const_add_overflow17h8e8a2d960805aa64E>
 8003756:	9902      	ldr	r1, [sp, #8]
 8003758:	9801      	ldr	r0, [sp, #4]
 800375a:	4408      	add	r0, r1
 800375c:	4602      	mov	r2, r0
 800375e:	9200      	str	r2, [sp, #0]
 8003760:	4288      	cmp	r0, r1
 8003762:	d311      	bcc.n	8003788 <_ZN13stm32f4xx_hal2bb5write17ha6066379bd1ff199E+0xfa>
 8003764:	e005      	b.n	8003772 <_ZN13stm32f4xx_hal2bb5write17ha6066379bd1ff199E+0xe4>
 8003766:	f648 204c 	movw	r0, #35404	; 0x8a4c
 800376a:	f6c0 0000 	movt	r0, #2048	; 0x800
 800376e:	f004 fc83 	bl	8008078 <_ZN4core9panicking11panic_const24panic_const_mul_overflow17hd3d29f8f054ee19bE>
 8003772:	9800      	ldr	r0, [sp, #0]
 8003774:	9906      	ldr	r1, [sp, #24]
 8003776:	900c      	str	r0, [sp, #48]	; 0x30
 8003778:	f001 0101 	and.w	r1, r1, #1
 800377c:	f807 1c01 	strb.w	r1, [r7, #-1]
 8003780:	f003 fa9f 	bl	8006cc2 <_ZN4core3ptr14write_volatile17hc6769b4b417bf8b9E>
 8003784:	b00e      	add	sp, #56	; 0x38
 8003786:	bd80      	pop	{r7, pc}
 8003788:	f648 203c 	movw	r0, #35388	; 0x8a3c
 800378c:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003790:	f004 fc4c 	bl	800802c <_ZN4core9panicking11panic_const24panic_const_add_overflow17h8e8a2d960805aa64E>

08003794 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll7use_pll17h62245f7975d7735cE>:
 8003794:	b082      	sub	sp, #8
 8003796:	9001      	str	r0, [sp, #4]
 8003798:	6800      	ldr	r0, [r0, #0]
 800379a:	2802      	cmp	r0, #2
 800379c:	d004      	beq.n	80037a8 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll7use_pll17h62245f7975d7735cE+0x14>
 800379e:	e7ff      	b.n	80037a0 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll7use_pll17h62245f7975d7735cE+0xc>
 80037a0:	2001      	movs	r0, #1
 80037a2:	f88d 0003 	strb.w	r0, [sp, #3]
 80037a6:	e003      	b.n	80037b0 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll7use_pll17h62245f7975d7735cE+0x1c>
 80037a8:	2000      	movs	r0, #0
 80037aa:	f88d 0003 	strb.w	r0, [sp, #3]
 80037ae:	e7ff      	b.n	80037b0 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll7use_pll17h62245f7975d7735cE+0x1c>
 80037b0:	f89d 0003 	ldrb.w	r0, [sp, #3]
 80037b4:	f000 0001 	and.w	r0, r0, #1
 80037b8:	b002      	add	sp, #8
 80037ba:	4770      	bx	lr

080037bc <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll9pllsysclk17h8a7ba44a578ae4d8E>:
 80037bc:	b085      	sub	sp, #20
 80037be:	9000      	str	r0, [sp, #0]
 80037c0:	9003      	str	r0, [sp, #12]
 80037c2:	6800      	ldr	r0, [r0, #0]
 80037c4:	2802      	cmp	r0, #2
 80037c6:	d007      	beq.n	80037d8 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll9pllsysclk17h8a7ba44a578ae4d8E+0x1c>
 80037c8:	e7ff      	b.n	80037ca <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll9pllsysclk17h8a7ba44a578ae4d8E+0xe>
 80037ca:	9800      	ldr	r0, [sp, #0]
 80037cc:	9004      	str	r0, [sp, #16]
 80037ce:	6801      	ldr	r1, [r0, #0]
 80037d0:	6840      	ldr	r0, [r0, #4]
 80037d2:	9101      	str	r1, [sp, #4]
 80037d4:	9002      	str	r0, [sp, #8]
 80037d6:	e002      	b.n	80037de <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll9pllsysclk17h8a7ba44a578ae4d8E+0x22>
 80037d8:	2000      	movs	r0, #0
 80037da:	9001      	str	r0, [sp, #4]
 80037dc:	e7ff      	b.n	80037de <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll9pllsysclk17h8a7ba44a578ae4d8E+0x22>
 80037de:	9801      	ldr	r0, [sp, #4]
 80037e0:	9902      	ldr	r1, [sp, #8]
 80037e2:	b005      	add	sp, #20
 80037e4:	4770      	bx	lr

080037e6 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll8pll48clk17h6f5d858ac2a17915E>:
 80037e6:	b085      	sub	sp, #20
 80037e8:	9000      	str	r0, [sp, #0]
 80037ea:	9003      	str	r0, [sp, #12]
 80037ec:	6800      	ldr	r0, [r0, #0]
 80037ee:	2802      	cmp	r0, #2
 80037f0:	d009      	beq.n	8003806 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll8pll48clk17h6f5d858ac2a17915E+0x20>
 80037f2:	e7ff      	b.n	80037f4 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll8pll48clk17h6f5d858ac2a17915E+0xe>
 80037f4:	9800      	ldr	r0, [sp, #0]
 80037f6:	f100 0108 	add.w	r1, r0, #8
 80037fa:	9104      	str	r1, [sp, #16]
 80037fc:	6881      	ldr	r1, [r0, #8]
 80037fe:	68c0      	ldr	r0, [r0, #12]
 8003800:	9101      	str	r1, [sp, #4]
 8003802:	9002      	str	r0, [sp, #8]
 8003804:	e002      	b.n	800380c <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll8pll48clk17h6f5d858ac2a17915E+0x26>
 8003806:	2000      	movs	r0, #0
 8003808:	9001      	str	r0, [sp, #4]
 800380a:	e7ff      	b.n	800380c <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll8pll48clk17h6f5d858ac2a17915E+0x26>
 800380c:	9801      	ldr	r0, [sp, #4]
 800380e:	9902      	ldr	r1, [sp, #8]
 8003810:	b005      	add	sp, #20
 8003812:	4770      	bx	lr

08003814 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll1m17hefa8e6041abc7eebE>:
 8003814:	b085      	sub	sp, #20
 8003816:	9000      	str	r0, [sp, #0]
 8003818:	9003      	str	r0, [sp, #12]
 800381a:	6800      	ldr	r0, [r0, #0]
 800381c:	2802      	cmp	r0, #2
 800381e:	d009      	beq.n	8003834 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll1m17hefa8e6041abc7eebE+0x20>
 8003820:	e7ff      	b.n	8003822 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll1m17hefa8e6041abc7eebE+0xe>
 8003822:	9800      	ldr	r0, [sp, #0]
 8003824:	f100 0110 	add.w	r1, r0, #16
 8003828:	9104      	str	r1, [sp, #16]
 800382a:	6900      	ldr	r0, [r0, #16]
 800382c:	9002      	str	r0, [sp, #8]
 800382e:	2001      	movs	r0, #1
 8003830:	9001      	str	r0, [sp, #4]
 8003832:	e002      	b.n	800383a <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll1m17hefa8e6041abc7eebE+0x26>
 8003834:	2000      	movs	r0, #0
 8003836:	9001      	str	r0, [sp, #4]
 8003838:	e7ff      	b.n	800383a <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll1m17hefa8e6041abc7eebE+0x26>
 800383a:	9801      	ldr	r0, [sp, #4]
 800383c:	9902      	ldr	r1, [sp, #8]
 800383e:	b005      	add	sp, #20
 8003840:	4770      	bx	lr

08003842 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup17h69a62d1d847d7033E>:
 8003842:	b580      	push	{r7, lr}
 8003844:	466f      	mov	r7, sp
 8003846:	b0ca      	sub	sp, #296	; 0x128
 8003848:	468c      	mov	ip, r1
 800384a:	9013      	str	r0, [sp, #76]	; 0x4c
 800384c:	68f8      	ldr	r0, [r7, #12]
 800384e:	9014      	str	r0, [sp, #80]	; 0x50
 8003850:	68b9      	ldr	r1, [r7, #8]
 8003852:	f8cd c054 	str.w	ip, [sp, #84]	; 0x54
 8003856:	f807 2ccd 	strb.w	r2, [r7, #-205]
 800385a:	9317      	str	r3, [sp, #92]	; 0x5c
 800385c:	9118      	str	r1, [sp, #96]	; 0x60
 800385e:	f807 0c61 	strb.w	r0, [r7, #-97]
 8003862:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8003864:	9918      	ldr	r1, [sp, #96]	; 0x60
 8003866:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8003868:	f003 f8ef 	bl	8006a4a <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h0dc825aa4674f653E>
 800386c:	9019      	str	r0, [sp, #100]	; 0x64
 800386e:	a817      	add	r0, sp, #92	; 0x5c
 8003870:	f003 f8c3 	bl	80069fa <_ZN4core6option15Option$LT$T$GT$7is_none17h329ab73e0028d3f5E>
 8003874:	b958      	cbnz	r0, 800388e <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup17h69a62d1d847d7033E+0x4c>
 8003876:	e7ff      	b.n	8003878 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup17h69a62d1d847d7033E+0x36>
 8003878:	9915      	ldr	r1, [sp, #84]	; 0x54
 800387a:	f248 407f 	movw	r0, #33919	; 0x847f
 800387e:	f2c0 001e 	movt	r0, #30
 8003882:	4408      	add	r0, r1
 8003884:	4602      	mov	r2, r0
 8003886:	9212      	str	r2, [sp, #72]	; 0x48
 8003888:	4288      	cmp	r0, r1
 800388a:	d34b      	bcc.n	8003924 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup17h69a62d1d847d7033E+0xe2>
 800388c:	e035      	b.n	80038fa <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup17h69a62d1d847d7033E+0xb8>
 800388e:	9814      	ldr	r0, [sp, #80]	; 0x50
 8003890:	07c0      	lsls	r0, r0, #31
 8003892:	2800      	cmp	r0, #0
 8003894:	d1f0      	bne.n	8003878 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup17h69a62d1d847d7033E+0x36>
 8003896:	e7ff      	b.n	8003898 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup17h69a62d1d847d7033E+0x56>
 8003898:	f643 0000 	movw	r0, #14336	; 0x3800
 800389c:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80038a0:	903d      	str	r0, [sp, #244]	; 0xf4
 80038a2:	f643 0004 	movw	r0, #14340	; 0x3804
 80038a6:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80038aa:	9011      	str	r0, [sp, #68]	; 0x44
 80038ac:	903a      	str	r0, [sp, #232]	; 0xe8
 80038ae:	f1a7 00cd 	sub.w	r0, r7, #205	; 0xcd
 80038b2:	9010      	str	r0, [sp, #64]	; 0x40
 80038b4:	903b      	str	r0, [sp, #236]	; 0xec
 80038b6:	2000      	movs	r0, #0
 80038b8:	900f      	str	r0, [sp, #60]	; 0x3c
 80038ba:	f7ff fa20 	bl	8002cfe <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17h93a5eb9aded375c2E>
 80038be:	4601      	mov	r1, r0
 80038c0:	f243 0010 	movw	r0, #12304	; 0x3010
 80038c4:	f2c2 4000 	movt	r0, #9216	; 0x2400
 80038c8:	f7ff fa24 	bl	8002d14 <_ZN46_$LT$u32$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h7c551695950cc3a9E>
 80038cc:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80038ce:	f7ff fa1b 	bl	8002d08 <_ZN45_$LT$u32$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h3a35f378c4a4a0e5E>
 80038d2:	4601      	mov	r1, r0
 80038d4:	9810      	ldr	r0, [sp, #64]	; 0x40
 80038d6:	9139      	str	r1, [sp, #228]	; 0xe4
 80038d8:	a939      	add	r1, sp, #228	; 0xe4
 80038da:	f000 f9a9 	bl	8003c30 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup28_$u7b$$u7b$closure$u7d$$u7d$17h67698e3d3b4407aaE>
 80038de:	4601      	mov	r1, r0
 80038e0:	9811      	ldr	r0, [sp, #68]	; 0x44
 80038e2:	6809      	ldr	r1, [r1, #0]
 80038e4:	9044      	str	r0, [sp, #272]	; 0x110
 80038e6:	9145      	str	r1, [sp, #276]	; 0x114
 80038e8:	9046      	str	r0, [sp, #280]	; 0x118
 80038ea:	f003 f9ea 	bl	8006cc2 <_ZN4core3ptr14write_volatile17hc6769b4b417bf8b9E>
 80038ee:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80038f0:	2002      	movs	r0, #2
 80038f2:	6008      	str	r0, [r1, #0]
 80038f4:	e7ff      	b.n	80038f6 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup17h69a62d1d847d7033E+0xb4>
 80038f6:	b04a      	add	sp, #296	; 0x128
 80038f8:	bd80      	pop	{r7, pc}
 80038fa:	9812      	ldr	r0, [sp, #72]	; 0x48
 80038fc:	f64d 6183 	movw	r1, #56963	; 0xde83
 8003900:	f2c4 311b 	movt	r1, #17179	; 0x431b
 8003904:	fba0 2001 	umull	r2, r0, r0, r1
 8003908:	0cc0      	lsrs	r0, r0, #19
 800390a:	4602      	mov	r2, r0
 800390c:	920d      	str	r2, [sp, #52]	; 0x34
 800390e:	9032      	str	r0, [sp, #200]	; 0xc8
 8003910:	9815      	ldr	r0, [sp, #84]	; 0x54
 8003912:	fba0 1001 	umull	r1, r0, r0, r1
 8003916:	0c80      	lsrs	r0, r0, #18
 8003918:	4601      	mov	r1, r0
 800391a:	910e      	str	r1, [sp, #56]	; 0x38
 800391c:	9033      	str	r0, [sp, #204]	; 0xcc
 800391e:	9819      	ldr	r0, [sp, #100]	; 0x64
 8003920:	b1c0      	cbz	r0, 8003954 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup17h69a62d1d847d7033E+0x112>
 8003922:	e005      	b.n	8003930 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup17h69a62d1d847d7033E+0xee>
 8003924:	f648 20f0 	movw	r0, #35568	; 0x8af0
 8003928:	f6c0 0000 	movt	r0, #2048	; 0x800
 800392c:	f004 fb7e 	bl	800802c <_ZN4core9panicking11panic_const24panic_const_add_overflow17h8e8a2d960805aa64E>
 8003930:	9919      	ldr	r1, [sp, #100]	; 0x64
 8003932:	f64c 4000 	movw	r0, #52224	; 0xcc00
 8003936:	f6c1 10bf 	movt	r0, #6591	; 0x19bf
 800393a:	fbb0 f0f1 	udiv	r0, r0, r1
 800393e:	f020 0101 	bic.w	r1, r0, #1
 8003942:	2008      	movs	r0, #8
 8003944:	f002 fca9 	bl	800629a <_ZN13stm32f4xx_hal7min_u3217hd05e7076b50b7b87E>
 8003948:	4601      	mov	r1, r0
 800394a:	9814      	ldr	r0, [sp, #80]	; 0x50
 800394c:	911a      	str	r1, [sp, #104]	; 0x68
 800394e:	07c0      	lsls	r0, r0, #31
 8003950:	b968      	cbnz	r0, 800396e <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup17h69a62d1d847d7033E+0x12c>
 8003952:	e005      	b.n	8003960 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup17h69a62d1d847d7033E+0x11e>
 8003954:	f648 3000 	movw	r0, #35584	; 0x8b00
 8003958:	f6c0 0000 	movt	r0, #2048	; 0x800
 800395c:	f004 fbc5 	bl	80080ea <_ZN4core9panicking11panic_const23panic_const_div_by_zero17h8da6a53e5835dd9aE>
 8003960:	9819      	ldr	r0, [sp, #100]	; 0x64
 8003962:	991a      	ldr	r1, [sp, #104]	; 0x68
 8003964:	fba0 1001 	umull	r1, r0, r0, r1
 8003968:	910c      	str	r1, [sp, #48]	; 0x30
 800396a:	b948      	cbnz	r0, 8003980 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup17h69a62d1d847d7033E+0x13e>
 800396c:	e005      	b.n	800397a <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup17h69a62d1d847d7033E+0x138>
 800396e:	f646 4000 	movw	r0, #27648	; 0x6c00
 8003972:	f2c0 20dc 	movt	r0, #732	; 0x2dc
 8003976:	901b      	str	r0, [sp, #108]	; 0x6c
 8003978:	e008      	b.n	800398c <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup17h69a62d1d847d7033E+0x14a>
 800397a:	980c      	ldr	r0, [sp, #48]	; 0x30
 800397c:	901b      	str	r0, [sp, #108]	; 0x6c
 800397e:	e005      	b.n	800398c <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup17h69a62d1d847d7033E+0x14a>
 8003980:	f648 3010 	movw	r0, #35600	; 0x8b10
 8003984:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003988:	f004 fb76 	bl	8008078 <_ZN4core9panicking11panic_const24panic_const_mul_overflow17hd3d29f8f054ee19bE>
 800398c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800398e:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003990:	a81d      	add	r0, sp, #116	; 0x74
 8003992:	900b      	str	r0, [sp, #44]	; 0x2c
 8003994:	f7ff f832 	bl	80029fc <_ZN4core3ops5range25RangeInclusive$LT$Idx$GT$3new17he89adfbb8751d921E>
 8003998:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800399a:	a915      	add	r1, sp, #84	; 0x54
 800399c:	aa1b      	add	r2, sp, #108	; 0x6c
 800399e:	f7ff f8d5 	bl	8002b4c <_ZN4core4iter6traits8iterator8Iterator10min_by_key17h0fc4331b54553e3eE>
 80039a2:	9041      	str	r0, [sp, #260]	; 0x104
 80039a4:	9142      	str	r1, [sp, #264]	; 0x108
 80039a6:	9841      	ldr	r0, [sp, #260]	; 0x104
 80039a8:	b930      	cbnz	r0, 80039b8 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup17h69a62d1d847d7033E+0x176>
 80039aa:	e7ff      	b.n	80039ac <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup17h69a62d1d847d7033E+0x16a>
 80039ac:	f648 3020 	movw	r0, #35616	; 0x8b20
 80039b0:	f6c0 0000 	movt	r0, #2048	; 0x800
 80039b4:	f003 fa97 	bl	8006ee6 <_ZN4core6option13unwrap_failed17he8f5396282508463E>
 80039b8:	9842      	ldr	r0, [sp, #264]	; 0x108
 80039ba:	9043      	str	r0, [sp, #268]	; 0x10c
 80039bc:	901c      	str	r0, [sp, #112]	; 0x70
 80039be:	981c      	ldr	r0, [sp, #112]	; 0x70
 80039c0:	b170      	cbz	r0, 80039e0 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup17h69a62d1d847d7033E+0x19e>
 80039c2:	e7ff      	b.n	80039c4 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup17h69a62d1d847d7033E+0x182>
 80039c4:	9815      	ldr	r0, [sp, #84]	; 0x54
 80039c6:	991c      	ldr	r1, [sp, #112]	; 0x70
 80039c8:	fbb0 f0f1 	udiv	r0, r0, r1
 80039cc:	9020      	str	r0, [sp, #128]	; 0x80
 80039ce:	f648 3040 	movw	r0, #35648	; 0x8b40
 80039d2:	f6c0 0000 	movt	r0, #2048	; 0x800
 80039d6:	a920      	add	r1, sp, #128	; 0x80
 80039d8:	f7ff f81c 	bl	8002a14 <_ZN4core3ops5range25RangeInclusive$LT$Idx$GT$8contains17h735476a0d35cf074E>
 80039dc:	b988      	cbnz	r0, 8003a02 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup17h69a62d1d847d7033E+0x1c0>
 80039de:	e005      	b.n	80039ec <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup17h69a62d1d847d7033E+0x1aa>
 80039e0:	f648 3030 	movw	r0, #35632	; 0x8b30
 80039e4:	f6c0 0000 	movt	r0, #2048	; 0x800
 80039e8:	f004 fb7f 	bl	80080ea <_ZN4core9panicking11panic_const23panic_const_div_by_zero17h8da6a53e5835dd9aE>
 80039ec:	f648 304c 	movw	r0, #35660	; 0x8b4c
 80039f0:	f6c0 0000 	movt	r0, #2048	; 0x800
 80039f4:	f648 3288 	movw	r2, #35720	; 0x8b88
 80039f8:	f6c0 0200 	movt	r2, #2048	; 0x800
 80039fc:	213b      	movs	r1, #59	; 0x3b
 80039fe:	f003 fab7 	bl	8006f70 <_ZN4core9panicking5panic17h3d328557175627ceE>
 8003a02:	9814      	ldr	r0, [sp, #80]	; 0x50
 8003a04:	07c0      	lsls	r0, r0, #31
 8003a06:	b938      	cbnz	r0, 8003a18 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup17h69a62d1d847d7033E+0x1d6>
 8003a08:	e7ff      	b.n	8003a0a <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup17h69a62d1d847d7033E+0x1c8>
 8003a0a:	9819      	ldr	r0, [sp, #100]	; 0x64
 8003a0c:	991a      	ldr	r1, [sp, #104]	; 0x68
 8003a0e:	fba0 1001 	umull	r1, r0, r0, r1
 8003a12:	910a      	str	r1, [sp, #40]	; 0x28
 8003a14:	bb50      	cbnz	r0, 8003a6c <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup17h69a62d1d847d7033E+0x22a>
 8003a16:	e026      	b.n	8003a66 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup17h69a62d1d847d7033E+0x224>
 8003a18:	a822      	add	r0, sp, #136	; 0x88
 8003a1a:	9009      	str	r0, [sp, #36]	; 0x24
 8003a1c:	2104      	movs	r1, #4
 8003a1e:	2209      	movs	r2, #9
 8003a20:	f7fe ffec 	bl	80029fc <_ZN4core3ops5range25RangeInclusive$LT$Idx$GT$3new17he89adfbb8751d921E>
 8003a24:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003a26:	a920      	add	r1, sp, #128	; 0x80
 8003a28:	9125      	str	r1, [sp, #148]	; 0x94
 8003a2a:	a919      	add	r1, sp, #100	; 0x64
 8003a2c:	9126      	str	r1, [sp, #152]	; 0x98
 8003a2e:	a91a      	add	r1, sp, #104	; 0x68
 8003a30:	9127      	str	r1, [sp, #156]	; 0x9c
 8003a32:	a925      	add	r1, sp, #148	; 0x94
 8003a34:	f7ff f8b8 	bl	8002ba8 <_ZN4core4iter6traits8iterator8Iterator10min_by_key17h221b559573543dedE>
 8003a38:	903e      	str	r0, [sp, #248]	; 0xf8
 8003a3a:	913f      	str	r1, [sp, #252]	; 0xfc
 8003a3c:	983e      	ldr	r0, [sp, #248]	; 0xf8
 8003a3e:	b930      	cbnz	r0, 8003a4e <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup17h69a62d1d847d7033E+0x20c>
 8003a40:	e7ff      	b.n	8003a42 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup17h69a62d1d847d7033E+0x200>
 8003a42:	f648 30a8 	movw	r0, #35752	; 0x8ba8
 8003a46:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003a4a:	f003 fa4c 	bl	8006ee6 <_ZN4core6option13unwrap_failed17he8f5396282508463E>
 8003a4e:	983f      	ldr	r0, [sp, #252]	; 0xfc
 8003a50:	9040      	str	r0, [sp, #256]	; 0x100
 8003a52:	9034      	str	r0, [sp, #208]	; 0xd0
 8003a54:	f646 4100 	movw	r1, #27648	; 0x6c00
 8003a58:	f2c0 21dc 	movt	r1, #732	; 0x2dc
 8003a5c:	fba0 1001 	umull	r1, r0, r0, r1
 8003a60:	9108      	str	r1, [sp, #32]
 8003a62:	bb18      	cbnz	r0, 8003aac <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup17h69a62d1d847d7033E+0x26a>
 8003a64:	e01f      	b.n	8003aa6 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup17h69a62d1d847d7033E+0x264>
 8003a66:	9820      	ldr	r0, [sp, #128]	; 0x80
 8003a68:	b160      	cbz	r0, 8003a84 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup17h69a62d1d847d7033E+0x242>
 8003a6a:	e005      	b.n	8003a78 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup17h69a62d1d847d7033E+0x236>
 8003a6c:	f648 3098 	movw	r0, #35736	; 0x8b98
 8003a70:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003a74:	f004 fb00 	bl	8008078 <_ZN4core9panicking11panic_const24panic_const_mul_overflow17hd3d29f8f054ee19bE>
 8003a78:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003a7a:	9920      	ldr	r1, [sp, #128]	; 0x80
 8003a7c:	fbb0 f0f1 	udiv	r0, r0, r1
 8003a80:	9021      	str	r0, [sp, #132]	; 0x84
 8003a82:	e005      	b.n	8003a90 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup17h69a62d1d847d7033E+0x24e>
 8003a84:	f648 3098 	movw	r0, #35736	; 0x8b98
 8003a88:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003a8c:	f004 fb2d 	bl	80080ea <_ZN4core9panicking11panic_const23panic_const_div_by_zero17h8da6a53e5835dd9aE>
 8003a90:	991a      	ldr	r1, [sp, #104]	; 0x68
 8003a92:	f04f 30ff 	mov.w	r0, #4294967295
 8003a96:	eb00 0051 	add.w	r0, r0, r1, lsr #1
 8003a9a:	9007      	str	r0, [sp, #28]
 8003a9c:	2000      	movs	r0, #0
 8003a9e:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
 8003aa2:	d01e      	beq.n	8003ae2 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup17h69a62d1d847d7033E+0x2a0>
 8003aa4:	e014      	b.n	8003ad0 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup17h69a62d1d847d7033E+0x28e>
 8003aa6:	9820      	ldr	r0, [sp, #128]	; 0x80
 8003aa8:	b160      	cbz	r0, 8003ac4 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup17h69a62d1d847d7033E+0x282>
 8003aaa:	e005      	b.n	8003ab8 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup17h69a62d1d847d7033E+0x276>
 8003aac:	f648 30b8 	movw	r0, #35768	; 0x8bb8
 8003ab0:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003ab4:	f004 fae0 	bl	8008078 <_ZN4core9panicking11panic_const24panic_const_mul_overflow17hd3d29f8f054ee19bE>
 8003ab8:	9808      	ldr	r0, [sp, #32]
 8003aba:	9920      	ldr	r1, [sp, #128]	; 0x80
 8003abc:	fbb0 f0f1 	udiv	r0, r0, r1
 8003ac0:	9021      	str	r0, [sp, #132]	; 0x84
 8003ac2:	e7e5      	b.n	8003a90 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup17h69a62d1d847d7033E+0x24e>
 8003ac4:	f648 30b8 	movw	r0, #35768	; 0x8bb8
 8003ac8:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003acc:	f004 fb0d 	bl	80080ea <_ZN4core9panicking11panic_const23panic_const_div_by_zero17h8da6a53e5835dd9aE>
 8003ad0:	9807      	ldr	r0, [sp, #28]
 8003ad2:	9028      	str	r0, [sp, #160]	; 0xa0
 8003ad4:	9921      	ldr	r1, [sp, #132]	; 0x84
 8003ad6:	9820      	ldr	r0, [sp, #128]	; 0x80
 8003ad8:	fba0 1001 	umull	r1, r0, r0, r1
 8003adc:	9106      	str	r1, [sp, #24]
 8003ade:	b988      	cbnz	r0, 8003b04 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup17h69a62d1d847d7033E+0x2c2>
 8003ae0:	e005      	b.n	8003aee <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup17h69a62d1d847d7033E+0x2ac>
 8003ae2:	f648 30c8 	movw	r0, #35784	; 0x8bc8
 8003ae6:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003aea:	f004 fab2 	bl	8008052 <_ZN4core9panicking11panic_const24panic_const_sub_overflow17h655aa7502feebde5E>
 8003aee:	9906      	ldr	r1, [sp, #24]
 8003af0:	f646 30ff 	movw	r0, #27647	; 0x6bff
 8003af4:	f2c0 20dc 	movt	r0, #732	; 0x2dc
 8003af8:	4408      	add	r0, r1
 8003afa:	4602      	mov	r2, r0
 8003afc:	9205      	str	r2, [sp, #20]
 8003afe:	4288      	cmp	r0, r1
 8003b00:	d316      	bcc.n	8003b30 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup17h69a62d1d847d7033E+0x2ee>
 8003b02:	e005      	b.n	8003b10 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup17h69a62d1d847d7033E+0x2ce>
 8003b04:	f648 30d8 	movw	r0, #35800	; 0x8bd8
 8003b08:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003b0c:	f004 fab4 	bl	8008078 <_ZN4core9panicking11panic_const24panic_const_mul_overflow17hd3d29f8f054ee19bE>
 8003b10:	9805      	ldr	r0, [sp, #20]
 8003b12:	f649 7181 	movw	r1, #40833	; 0x9f81
 8003b16:	f2c1 615e 	movt	r1, #5726	; 0x165e
 8003b1a:	fba0 1001 	umull	r1, r0, r0, r1
 8003b1e:	0d80      	lsrs	r0, r0, #22
 8003b20:	9029      	str	r0, [sp, #164]	; 0xa4
 8003b22:	9921      	ldr	r1, [sp, #132]	; 0x84
 8003b24:	9820      	ldr	r0, [sp, #128]	; 0x80
 8003b26:	fba0 1001 	umull	r1, r0, r0, r1
 8003b2a:	9104      	str	r1, [sp, #16]
 8003b2c:	b950      	cbnz	r0, 8003b44 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup17h69a62d1d847d7033E+0x302>
 8003b2e:	e005      	b.n	8003b3c <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup17h69a62d1d847d7033E+0x2fa>
 8003b30:	f648 30e8 	movw	r0, #35816	; 0x8be8
 8003b34:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003b38:	f004 fa78 	bl	800802c <_ZN4core9panicking11panic_const24panic_const_add_overflow17h8e8a2d960805aa64E>
 8003b3c:	9829      	ldr	r0, [sp, #164]	; 0xa4
 8003b3e:	2800      	cmp	r0, #0
 8003b40:	d045      	beq.n	8003bce <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup17h69a62d1d847d7033E+0x38c>
 8003b42:	e005      	b.n	8003b50 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup17h69a62d1d847d7033E+0x30e>
 8003b44:	f648 30f8 	movw	r0, #35832	; 0x8bf8
 8003b48:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003b4c:	f004 fa94 	bl	8008078 <_ZN4core9panicking11panic_const24panic_const_mul_overflow17hd3d29f8f054ee19bE>
 8003b50:	9804      	ldr	r0, [sp, #16]
 8003b52:	9929      	ldr	r1, [sp, #164]	; 0xa4
 8003b54:	fbb0 f0f1 	udiv	r0, r0, r1
 8003b58:	4601      	mov	r1, r0
 8003b5a:	9100      	str	r1, [sp, #0]
 8003b5c:	9035      	str	r0, [sp, #212]	; 0xd4
 8003b5e:	f643 0000 	movw	r0, #14336	; 0x3800
 8003b62:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8003b66:	903c      	str	r0, [sp, #240]	; 0xf0
 8003b68:	a81c      	add	r0, sp, #112	; 0x70
 8003b6a:	902a      	str	r0, [sp, #168]	; 0xa8
 8003b6c:	a821      	add	r0, sp, #132	; 0x84
 8003b6e:	902b      	str	r0, [sp, #172]	; 0xac
 8003b70:	a828      	add	r0, sp, #160	; 0xa0
 8003b72:	902c      	str	r0, [sp, #176]	; 0xb0
 8003b74:	a829      	add	r0, sp, #164	; 0xa4
 8003b76:	902d      	str	r0, [sp, #180]	; 0xb4
 8003b78:	f1a7 00cd 	sub.w	r0, r7, #205	; 0xcd
 8003b7c:	902e      	str	r0, [sp, #184]	; 0xb8
 8003b7e:	f643 0004 	movw	r0, #14340	; 0x3804
 8003b82:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8003b86:	9002      	str	r0, [sp, #8]
 8003b88:	9038      	str	r0, [sp, #224]	; 0xe0
 8003b8a:	2000      	movs	r0, #0
 8003b8c:	9001      	str	r0, [sp, #4]
 8003b8e:	f7ff f8b6 	bl	8002cfe <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17h93a5eb9aded375c2E>
 8003b92:	4601      	mov	r1, r0
 8003b94:	f243 0010 	movw	r0, #12304	; 0x3010
 8003b98:	f2c2 4000 	movt	r0, #9216	; 0x2400
 8003b9c:	f7ff f8ba 	bl	8002d14 <_ZN46_$LT$u32$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h7c551695950cc3a9E>
 8003ba0:	9901      	ldr	r1, [sp, #4]
 8003ba2:	f7ff f8b1 	bl	8002d08 <_ZN45_$LT$u32$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h3a35f378c4a4a0e5E>
 8003ba6:	9037      	str	r0, [sp, #220]	; 0xdc
 8003ba8:	a82a      	add	r0, sp, #168	; 0xa8
 8003baa:	a937      	add	r1, sp, #220	; 0xdc
 8003bac:	f000 f93a 	bl	8003e24 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup28_$u7b$$u7b$closure$u7d$$u7d$17h56c36368647d364aE>
 8003bb0:	4601      	mov	r1, r0
 8003bb2:	9802      	ldr	r0, [sp, #8]
 8003bb4:	6809      	ldr	r1, [r1, #0]
 8003bb6:	9047      	str	r0, [sp, #284]	; 0x11c
 8003bb8:	9148      	str	r1, [sp, #288]	; 0x120
 8003bba:	9049      	str	r0, [sp, #292]	; 0x124
 8003bbc:	f003 f881 	bl	8006cc2 <_ZN4core3ptr14write_volatile17hc6769b4b417bf8b9E>
 8003bc0:	9921      	ldr	r1, [sp, #132]	; 0x84
 8003bc2:	9820      	ldr	r0, [sp, #128]	; 0x80
 8003bc4:	fba0 1001 	umull	r1, r0, r0, r1
 8003bc8:	9103      	str	r1, [sp, #12]
 8003bca:	b948      	cbnz	r0, 8003be0 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup17h69a62d1d847d7033E+0x39e>
 8003bcc:	e005      	b.n	8003bda <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup17h69a62d1d847d7033E+0x398>
 8003bce:	f648 30f8 	movw	r0, #35832	; 0x8bf8
 8003bd2:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003bd6:	f004 fa88 	bl	80080ea <_ZN4core9panicking11panic_const23panic_const_div_by_zero17h8da6a53e5835dd9aE>
 8003bda:	981a      	ldr	r0, [sp, #104]	; 0x68
 8003bdc:	b310      	cbz	r0, 8003c24 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup17h69a62d1d847d7033E+0x3e2>
 8003bde:	e005      	b.n	8003bec <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup17h69a62d1d847d7033E+0x3aa>
 8003be0:	f648 4008 	movw	r0, #35848	; 0x8c08
 8003be4:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003be8:	f004 fa46 	bl	8008078 <_ZN4core9panicking11panic_const24panic_const_mul_overflow17hd3d29f8f054ee19bE>
 8003bec:	9900      	ldr	r1, [sp, #0]
 8003bee:	9814      	ldr	r0, [sp, #80]	; 0x50
 8003bf0:	9a03      	ldr	r2, [sp, #12]
 8003bf2:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8003bf4:	fbb2 f2f3 	udiv	r2, r2, r3
 8003bf8:	9236      	str	r2, [sp, #216]	; 0xd8
 8003bfa:	9230      	str	r2, [sp, #192]	; 0xc0
 8003bfc:	2201      	movs	r2, #1
 8003bfe:	922f      	str	r2, [sp, #188]	; 0xbc
 8003c00:	f000 0001 	and.w	r0, r0, #1
 8003c04:	f002 fe00 	bl	8006808 <_ZN4core4bool22_$LT$impl$u20$bool$GT$9then_some17h50148f3eed62ec4fE>
 8003c08:	4602      	mov	r2, r0
 8003c0a:	4608      	mov	r0, r1
 8003c0c:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8003c0e:	f8dd c0bc 	ldr.w	ip, [sp, #188]	; 0xbc
 8003c12:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 8003c14:	f8c1 c000 	str.w	ip, [r1]
 8003c18:	604b      	str	r3, [r1, #4]
 8003c1a:	608a      	str	r2, [r1, #8]
 8003c1c:	60c8      	str	r0, [r1, #12]
 8003c1e:	981c      	ldr	r0, [sp, #112]	; 0x70
 8003c20:	6108      	str	r0, [r1, #16]
 8003c22:	e668      	b.n	80038f6 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup17h69a62d1d847d7033E+0xb4>
 8003c24:	f648 4008 	movw	r0, #35848	; 0x8c08
 8003c28:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003c2c:	f004 fa5d 	bl	80080ea <_ZN4core9panicking11panic_const23panic_const_div_by_zero17h8da6a53e5835dd9aE>

08003c30 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup28_$u7b$$u7b$closure$u7d$$u7d$17h67698e3d3b4407aaE>:
 8003c30:	b580      	push	{r7, lr}
 8003c32:	466f      	mov	r7, sp
 8003c34:	b08c      	sub	sp, #48	; 0x30
 8003c36:	460a      	mov	r2, r1
 8003c38:	9004      	str	r0, [sp, #16]
 8003c3a:	9205      	str	r2, [sp, #20]
 8003c3c:	9209      	str	r2, [sp, #36]	; 0x24
 8003c3e:	920a      	str	r2, [sp, #40]	; 0x28
 8003c40:	2116      	movs	r1, #22
 8003c42:	f807 1c02 	strb.w	r1, [r7, #-2]
 8003c46:	9804      	ldr	r0, [sp, #16]
 8003c48:	7800      	ldrb	r0, [r0, #0]
 8003c4a:	9206      	str	r2, [sp, #24]
 8003c4c:	f88d 101c 	strb.w	r1, [sp, #28]
 8003c50:	f000 0001 	and.w	r0, r0, #1
 8003c54:	9001      	str	r0, [sp, #4]
 8003c56:	f807 0c0d 	strb.w	r0, [r7, #-13]
 8003c5a:	9806      	ldr	r0, [sp, #24]
 8003c5c:	9000      	str	r0, [sp, #0]
 8003c5e:	f89d 101c 	ldrb.w	r1, [sp, #28]
 8003c62:	2001      	movs	r0, #1
 8003c64:	9002      	str	r0, [sp, #8]
 8003c66:	f7ff fa55 	bl	8003114 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17he88f88cde4877b76E>
 8003c6a:	f7ff f848 	bl	8002cfe <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17h93a5eb9aded375c2E>
 8003c6e:	4601      	mov	r1, r0
 8003c70:	9800      	ldr	r0, [sp, #0]
 8003c72:	f7ff fa45 	bl	8003100 <_ZN52_$LT$u32$u20$as$u20$core..ops..bit..BitAndAssign$GT$13bitand_assign17he37a4b1b0d600295E>
 8003c76:	9801      	ldr	r0, [sp, #4]
 8003c78:	9902      	ldr	r1, [sp, #8]
 8003c7a:	9a06      	ldr	r2, [sp, #24]
 8003c7c:	9203      	str	r2, [sp, #12]
 8003c7e:	f807 0c01 	strb.w	r0, [r7, #-1]
 8003c82:	f7ff f847 	bl	8002d14 <_ZN46_$LT$u32$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h7c551695950cc3a9E>
 8003c86:	f89d 101c 	ldrb.w	r1, [sp, #28]
 8003c8a:	f7ff fa43 	bl	8003114 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17he88f88cde4877b76E>
 8003c8e:	4601      	mov	r1, r0
 8003c90:	9803      	ldr	r0, [sp, #12]
 8003c92:	f7ff fa2b 	bl	80030ec <_ZN51_$LT$u32$u20$as$u20$core..ops..bit..BitOrAssign$GT$12bitor_assign17h820a7342ebe794ceE>
 8003c96:	9806      	ldr	r0, [sp, #24]
 8003c98:	b00c      	add	sp, #48	; 0x30
 8003c9a:	bd80      	pop	{r7, pc}

08003c9c <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup28_$u7b$$u7b$closure$u7d$$u7d$17h92cf4bd32f076233E>:
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	466f      	mov	r7, sp
 8003ca0:	b08a      	sub	sp, #40	; 0x28
 8003ca2:	9003      	str	r0, [sp, #12]
 8003ca4:	9006      	str	r0, [sp, #24]
 8003ca6:	9107      	str	r1, [sp, #28]
 8003ca8:	6800      	ldr	r0, [r0, #0]
 8003caa:	6800      	ldr	r0, [r0, #0]
 8003cac:	f648 4218 	movw	r2, #35864	; 0x8c18
 8003cb0:	f6c0 0200 	movt	r2, #2048	; 0x800
 8003cb4:	f002 fedb 	bl	8006a6e <_ZN60_$LT$u32$u20$as$u20$core..ops..arith..Div$LT$$RF$u32$GT$$GT$3div17h0884ee93647f28bcE>
 8003cb8:	9903      	ldr	r1, [sp, #12]
 8003cba:	4602      	mov	r2, r0
 8003cbc:	9204      	str	r2, [sp, #16]
 8003cbe:	9008      	str	r0, [sp, #32]
 8003cc0:	6849      	ldr	r1, [r1, #4]
 8003cc2:	6809      	ldr	r1, [r1, #0]
 8003cc4:	9105      	str	r1, [sp, #20]
 8003cc6:	b170      	cbz	r0, 8003ce6 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup28_$u7b$$u7b$closure$u7d$$u7d$17h92cf4bd32f076233E+0x4a>
 8003cc8:	e7ff      	b.n	8003cca <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup28_$u7b$$u7b$closure$u7d$$u7d$17h92cf4bd32f076233E+0x2e>
 8003cca:	9804      	ldr	r0, [sp, #16]
 8003ccc:	9a03      	ldr	r2, [sp, #12]
 8003cce:	9905      	ldr	r1, [sp, #20]
 8003cd0:	fbb1 f1f0 	udiv	r1, r1, r0
 8003cd4:	9109      	str	r1, [sp, #36]	; 0x24
 8003cd6:	6852      	ldr	r2, [r2, #4]
 8003cd8:	6812      	ldr	r2, [r2, #0]
 8003cda:	9201      	str	r2, [sp, #4]
 8003cdc:	fba0 1001 	umull	r1, r0, r0, r1
 8003ce0:	9102      	str	r1, [sp, #8]
 8003ce2:	b968      	cbnz	r0, 8003d00 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup28_$u7b$$u7b$closure$u7d$$u7d$17h92cf4bd32f076233E+0x64>
 8003ce4:	e005      	b.n	8003cf2 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup28_$u7b$$u7b$closure$u7d$$u7d$17h92cf4bd32f076233E+0x56>
 8003ce6:	f648 4028 	movw	r0, #35880	; 0x8c28
 8003cea:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003cee:	f004 f9fc 	bl	80080ea <_ZN4core9panicking11panic_const23panic_const_div_by_zero17h8da6a53e5835dd9aE>
 8003cf2:	9801      	ldr	r0, [sp, #4]
 8003cf4:	9902      	ldr	r1, [sp, #8]
 8003cf6:	1a42      	subs	r2, r0, r1
 8003cf8:	9200      	str	r2, [sp, #0]
 8003cfa:	4288      	cmp	r0, r1
 8003cfc:	d309      	bcc.n	8003d12 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup28_$u7b$$u7b$closure$u7d$$u7d$17h92cf4bd32f076233E+0x76>
 8003cfe:	e005      	b.n	8003d0c <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup28_$u7b$$u7b$closure$u7d$$u7d$17h92cf4bd32f076233E+0x70>
 8003d00:	f648 4038 	movw	r0, #35896	; 0x8c38
 8003d04:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003d08:	f004 f9b6 	bl	8008078 <_ZN4core9panicking11panic_const24panic_const_mul_overflow17hd3d29f8f054ee19bE>
 8003d0c:	9800      	ldr	r0, [sp, #0]
 8003d0e:	b00a      	add	sp, #40	; 0x28
 8003d10:	bd80      	pop	{r7, pc}
 8003d12:	f648 4048 	movw	r0, #35912	; 0x8c48
 8003d16:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003d1a:	f004 f99a 	bl	8008052 <_ZN4core9panicking11panic_const24panic_const_sub_overflow17h655aa7502feebde5E>

08003d1e <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup28_$u7b$$u7b$closure$u7d$$u7d$17hf8ff48db260955e4E>:
 8003d1e:	b580      	push	{r7, lr}
 8003d20:	466f      	mov	r7, sp
 8003d22:	b090      	sub	sp, #64	; 0x40
 8003d24:	9107      	str	r1, [sp, #28]
 8003d26:	9008      	str	r0, [sp, #32]
 8003d28:	900b      	str	r0, [sp, #44]	; 0x2c
 8003d2a:	910c      	str	r1, [sp, #48]	; 0x30
 8003d2c:	f648 4258 	movw	r2, #35928	; 0x8c58
 8003d30:	f6c0 0200 	movt	r2, #2048	; 0x800
 8003d34:	f646 4000 	movw	r0, #27648	; 0x6c00
 8003d38:	f2c0 20dc 	movt	r0, #732	; 0x2dc
 8003d3c:	f002 feac 	bl	8006a98 <_ZN60_$LT$u32$u20$as$u20$core..ops..arith..Mul$LT$$RF$u32$GT$$GT$3mul17hc8c6637bf1715487E>
 8003d40:	4601      	mov	r1, r0
 8003d42:	9808      	ldr	r0, [sp, #32]
 8003d44:	9109      	str	r1, [sp, #36]	; 0x24
 8003d46:	6800      	ldr	r0, [r0, #0]
 8003d48:	6800      	ldr	r0, [r0, #0]
 8003d4a:	900a      	str	r0, [sp, #40]	; 0x28
 8003d4c:	b178      	cbz	r0, 8003d6e <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup28_$u7b$$u7b$closure$u7d$$u7d$17hf8ff48db260955e4E+0x50>
 8003d4e:	e7ff      	b.n	8003d50 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup28_$u7b$$u7b$closure$u7d$$u7d$17hf8ff48db260955e4E+0x32>
 8003d50:	9808      	ldr	r0, [sp, #32]
 8003d52:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003d54:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003d56:	fbb1 f1f2 	udiv	r1, r1, r2
 8003d5a:	460a      	mov	r2, r1
 8003d5c:	9205      	str	r2, [sp, #20]
 8003d5e:	910d      	str	r1, [sp, #52]	; 0x34
 8003d60:	6800      	ldr	r0, [r0, #0]
 8003d62:	6800      	ldr	r0, [r0, #0]
 8003d64:	fba0 1001 	umull	r1, r0, r0, r1
 8003d68:	9106      	str	r1, [sp, #24]
 8003d6a:	b9b8      	cbnz	r0, 8003d9c <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup28_$u7b$$u7b$closure$u7d$$u7d$17hf8ff48db260955e4E+0x7e>
 8003d6c:	e005      	b.n	8003d7a <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup28_$u7b$$u7b$closure$u7d$$u7d$17hf8ff48db260955e4E+0x5c>
 8003d6e:	f648 4058 	movw	r0, #35928	; 0x8c58
 8003d72:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003d76:	f004 f9b8 	bl	80080ea <_ZN4core9panicking11panic_const23panic_const_div_by_zero17h8da6a53e5835dd9aE>
 8003d7a:	9907      	ldr	r1, [sp, #28]
 8003d7c:	9806      	ldr	r0, [sp, #24]
 8003d7e:	f648 4268 	movw	r2, #35944	; 0x8c68
 8003d82:	f6c0 0200 	movt	r2, #2048	; 0x800
 8003d86:	f002 fe72 	bl	8006a6e <_ZN60_$LT$u32$u20$as$u20$core..ops..arith..Div$LT$$RF$u32$GT$$GT$3div17h0884ee93647f28bcE>
 8003d8a:	f646 4100 	movw	r1, #27648	; 0x6c00
 8003d8e:	f2c0 21dc 	movt	r1, #732	; 0x2dc
 8003d92:	1a0a      	subs	r2, r1, r0
 8003d94:	9204      	str	r2, [sp, #16]
 8003d96:	4288      	cmp	r0, r1
 8003d98:	d814      	bhi.n	8003dc4 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup28_$u7b$$u7b$closure$u7d$$u7d$17hf8ff48db260955e4E+0xa6>
 8003d9a:	e005      	b.n	8003da8 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup28_$u7b$$u7b$closure$u7d$$u7d$17hf8ff48db260955e4E+0x8a>
 8003d9c:	f648 4068 	movw	r0, #35944	; 0x8c68
 8003da0:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003da4:	f004 f968 	bl	8008078 <_ZN4core9panicking11panic_const24panic_const_mul_overflow17hd3d29f8f054ee19bE>
 8003da8:	9905      	ldr	r1, [sp, #20]
 8003daa:	9a08      	ldr	r2, [sp, #32]
 8003dac:	9804      	ldr	r0, [sp, #16]
 8003dae:	900e      	str	r0, [sp, #56]	; 0x38
 8003db0:	6810      	ldr	r0, [r2, #0]
 8003db2:	6852      	ldr	r2, [r2, #4]
 8003db4:	6812      	ldr	r2, [r2, #0]
 8003db6:	9202      	str	r2, [sp, #8]
 8003db8:	6800      	ldr	r0, [r0, #0]
 8003dba:	fba0 1001 	umull	r1, r0, r0, r1
 8003dbe:	9103      	str	r1, [sp, #12]
 8003dc0:	b960      	cbnz	r0, 8003ddc <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup28_$u7b$$u7b$closure$u7d$$u7d$17hf8ff48db260955e4E+0xbe>
 8003dc2:	e005      	b.n	8003dd0 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup28_$u7b$$u7b$closure$u7d$$u7d$17hf8ff48db260955e4E+0xb2>
 8003dc4:	f648 4078 	movw	r0, #35960	; 0x8c78
 8003dc8:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003dcc:	f004 f941 	bl	8008052 <_ZN4core9panicking11panic_const24panic_const_sub_overflow17h655aa7502feebde5E>
 8003dd0:	9808      	ldr	r0, [sp, #32]
 8003dd2:	6880      	ldr	r0, [r0, #8]
 8003dd4:	6800      	ldr	r0, [r0, #0]
 8003dd6:	9001      	str	r0, [sp, #4]
 8003dd8:	b180      	cbz	r0, 8003dfc <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup28_$u7b$$u7b$closure$u7d$$u7d$17hf8ff48db260955e4E+0xde>
 8003dda:	e005      	b.n	8003de8 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup28_$u7b$$u7b$closure$u7d$$u7d$17hf8ff48db260955e4E+0xca>
 8003ddc:	f648 4088 	movw	r0, #35976	; 0x8c88
 8003de0:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003de4:	f004 f948 	bl	8008078 <_ZN4core9panicking11panic_const24panic_const_mul_overflow17hd3d29f8f054ee19bE>
 8003de8:	9802      	ldr	r0, [sp, #8]
 8003dea:	9903      	ldr	r1, [sp, #12]
 8003dec:	9a01      	ldr	r2, [sp, #4]
 8003dee:	fbb1 f1f2 	udiv	r1, r1, r2
 8003df2:	1a42      	subs	r2, r0, r1
 8003df4:	9200      	str	r2, [sp, #0]
 8003df6:	4288      	cmp	r0, r1
 8003df8:	d60e      	bvs.n	8003e18 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup28_$u7b$$u7b$closure$u7d$$u7d$17hf8ff48db260955e4E+0xfa>
 8003dfa:	e005      	b.n	8003e08 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup28_$u7b$$u7b$closure$u7d$$u7d$17hf8ff48db260955e4E+0xea>
 8003dfc:	f648 4098 	movw	r0, #35992	; 0x8c98
 8003e00:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003e04:	f004 f971 	bl	80080ea <_ZN4core9panicking11panic_const23panic_const_div_by_zero17h8da6a53e5835dd9aE>
 8003e08:	9800      	ldr	r0, [sp, #0]
 8003e0a:	f002 fb88 	bl	800651e <_ZN4core3num21_$LT$impl$u20$i32$GT$3abs17hd280f7df9dadfcfcE>
 8003e0e:	4601      	mov	r1, r0
 8003e10:	9804      	ldr	r0, [sp, #16]
 8003e12:	910f      	str	r1, [sp, #60]	; 0x3c
 8003e14:	b010      	add	sp, #64	; 0x40
 8003e16:	bd80      	pop	{r7, pc}
 8003e18:	f648 40a8 	movw	r0, #36008	; 0x8ca8
 8003e1c:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003e20:	f004 f917 	bl	8008052 <_ZN4core9panicking11panic_const24panic_const_sub_overflow17h655aa7502feebde5E>

08003e24 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup28_$u7b$$u7b$closure$u7d$$u7d$17h56c36368647d364aE>:
 8003e24:	b580      	push	{r7, lr}
 8003e26:	466f      	mov	r7, sp
 8003e28:	b0b2      	sub	sp, #200	; 0xc8
 8003e2a:	460a      	mov	r2, r1
 8003e2c:	920d      	str	r2, [sp, #52]	; 0x34
 8003e2e:	900c      	str	r0, [sp, #48]	; 0x30
 8003e30:	9212      	str	r2, [sp, #72]	; 0x48
 8003e32:	9222      	str	r2, [sp, #136]	; 0x88
 8003e34:	9223      	str	r2, [sp, #140]	; 0x8c
 8003e36:	2100      	movs	r1, #0
 8003e38:	f807 1c35 	strb.w	r1, [r7, #-53]
 8003e3c:	6800      	ldr	r0, [r0, #0]
 8003e3e:	7800      	ldrb	r0, [r0, #0]
 8003e40:	9001      	str	r0, [sp, #4]
 8003e42:	921f      	str	r2, [sp, #124]	; 0x7c
 8003e44:	f88d 1080 	strb.w	r1, [sp, #128]	; 0x80
 8003e48:	f807 0c41 	strb.w	r0, [r7, #-65]
 8003e4c:	981f      	ldr	r0, [sp, #124]	; 0x7c
 8003e4e:	9000      	str	r0, [sp, #0]
 8003e50:	f002 fd17 	bl	8006882 <_ZN15stm32f4_staging7generic8mask_u3217h1dbe5de843048478E>
 8003e54:	f89d 1080 	ldrb.w	r1, [sp, #128]	; 0x80
 8003e58:	f7ff f95c 	bl	8003114 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17he88f88cde4877b76E>
 8003e5c:	f7fe ff4f 	bl	8002cfe <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17h93a5eb9aded375c2E>
 8003e60:	4601      	mov	r1, r0
 8003e62:	9800      	ldr	r0, [sp, #0]
 8003e64:	f7ff f94c 	bl	8003100 <_ZN52_$LT$u32$u20$as$u20$core..ops..bit..BitAndAssign$GT$13bitand_assign17he37a4b1b0d600295E>
 8003e68:	9801      	ldr	r0, [sp, #4]
 8003e6a:	991f      	ldr	r1, [sp, #124]	; 0x7c
 8003e6c:	9102      	str	r1, [sp, #8]
 8003e6e:	f807 0c07 	strb.w	r0, [r7, #-7]
 8003e72:	f002 fd06 	bl	8006882 <_ZN15stm32f4_staging7generic8mask_u3217h1dbe5de843048478E>
 8003e76:	4601      	mov	r1, r0
 8003e78:	9801      	ldr	r0, [sp, #4]
 8003e7a:	f7fe ff4b 	bl	8002d14 <_ZN46_$LT$u32$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h7c551695950cc3a9E>
 8003e7e:	f89d 1080 	ldrb.w	r1, [sp, #128]	; 0x80
 8003e82:	f7ff f947 	bl	8003114 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17he88f88cde4877b76E>
 8003e86:	4601      	mov	r1, r0
 8003e88:	9802      	ldr	r0, [sp, #8]
 8003e8a:	f7ff f92f 	bl	80030ec <_ZN51_$LT$u32$u20$as$u20$core..ops..bit..BitOrAssign$GT$12bitor_assign17h820a7342ebe794ceE>
 8003e8e:	980c      	ldr	r0, [sp, #48]	; 0x30
 8003e90:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8003e92:	9225      	str	r2, [sp, #148]	; 0x94
 8003e94:	9226      	str	r2, [sp, #152]	; 0x98
 8003e96:	2106      	movs	r1, #6
 8003e98:	f807 1c29 	strb.w	r1, [r7, #-41]
 8003e9c:	6840      	ldr	r0, [r0, #4]
 8003e9e:	8800      	ldrh	r0, [r0, #0]
 8003ea0:	9004      	str	r0, [sp, #16]
 8003ea2:	9216      	str	r2, [sp, #88]	; 0x58
 8003ea4:	f88d 105c 	strb.w	r1, [sp, #92]	; 0x5c
 8003ea8:	f827 0c66 	strh.w	r0, [r7, #-102]
 8003eac:	9816      	ldr	r0, [sp, #88]	; 0x58
 8003eae:	9003      	str	r0, [sp, #12]
 8003eb0:	f002 fcf2 	bl	8006898 <_ZN15stm32f4_staging7generic8mask_u3217hf0665bf84eb9c69aE>
 8003eb4:	f89d 105c 	ldrb.w	r1, [sp, #92]	; 0x5c
 8003eb8:	f7ff f92c 	bl	8003114 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17he88f88cde4877b76E>
 8003ebc:	f7fe ff1f 	bl	8002cfe <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17h93a5eb9aded375c2E>
 8003ec0:	4601      	mov	r1, r0
 8003ec2:	9803      	ldr	r0, [sp, #12]
 8003ec4:	f7ff f91c 	bl	8003100 <_ZN52_$LT$u32$u20$as$u20$core..ops..bit..BitAndAssign$GT$13bitand_assign17he37a4b1b0d600295E>
 8003ec8:	9804      	ldr	r0, [sp, #16]
 8003eca:	9916      	ldr	r1, [sp, #88]	; 0x58
 8003ecc:	9105      	str	r1, [sp, #20]
 8003ece:	f8ad 00c4 	strh.w	r0, [sp, #196]	; 0xc4
 8003ed2:	f002 fce1 	bl	8006898 <_ZN15stm32f4_staging7generic8mask_u3217hf0665bf84eb9c69aE>
 8003ed6:	4601      	mov	r1, r0
 8003ed8:	9804      	ldr	r0, [sp, #16]
 8003eda:	f7fe ff1b 	bl	8002d14 <_ZN46_$LT$u32$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h7c551695950cc3a9E>
 8003ede:	f89d 105c 	ldrb.w	r1, [sp, #92]	; 0x5c
 8003ee2:	f7ff f917 	bl	8003114 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17he88f88cde4877b76E>
 8003ee6:	4601      	mov	r1, r0
 8003ee8:	9805      	ldr	r0, [sp, #20]
 8003eea:	f7ff f8ff 	bl	80030ec <_ZN51_$LT$u32$u20$as$u20$core..ops..bit..BitOrAssign$GT$12bitor_assign17h820a7342ebe794ceE>
 8003eee:	980c      	ldr	r0, [sp, #48]	; 0x30
 8003ef0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8003ef2:	9228      	str	r2, [sp, #160]	; 0xa0
 8003ef4:	9229      	str	r2, [sp, #164]	; 0xa4
 8003ef6:	2110      	movs	r1, #16
 8003ef8:	f807 1c1d 	strb.w	r1, [r7, #-29]
 8003efc:	6880      	ldr	r0, [r0, #8]
 8003efe:	7800      	ldrb	r0, [r0, #0]
 8003f00:	9007      	str	r0, [sp, #28]
 8003f02:	9219      	str	r2, [sp, #100]	; 0x64
 8003f04:	f88d 1068 	strb.w	r1, [sp, #104]	; 0x68
 8003f08:	f807 0c59 	strb.w	r0, [r7, #-89]
 8003f0c:	9819      	ldr	r0, [sp, #100]	; 0x64
 8003f0e:	9006      	str	r0, [sp, #24]
 8003f10:	f002 fcbd 	bl	800688e <_ZN15stm32f4_staging7generic8mask_u3217ha42b028e7d8205ffE>
 8003f14:	f89d 1068 	ldrb.w	r1, [sp, #104]	; 0x68
 8003f18:	f7ff f8fc 	bl	8003114 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17he88f88cde4877b76E>
 8003f1c:	f7fe feef 	bl	8002cfe <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17h93a5eb9aded375c2E>
 8003f20:	4601      	mov	r1, r0
 8003f22:	9806      	ldr	r0, [sp, #24]
 8003f24:	f7ff f8ec 	bl	8003100 <_ZN52_$LT$u32$u20$as$u20$core..ops..bit..BitAndAssign$GT$13bitand_assign17he37a4b1b0d600295E>
 8003f28:	9807      	ldr	r0, [sp, #28]
 8003f2a:	9919      	ldr	r1, [sp, #100]	; 0x64
 8003f2c:	9108      	str	r1, [sp, #32]
 8003f2e:	f807 0c05 	strb.w	r0, [r7, #-5]
 8003f32:	f002 fcac 	bl	800688e <_ZN15stm32f4_staging7generic8mask_u3217ha42b028e7d8205ffE>
 8003f36:	4601      	mov	r1, r0
 8003f38:	9807      	ldr	r0, [sp, #28]
 8003f3a:	f7fe feeb 	bl	8002d14 <_ZN46_$LT$u32$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h7c551695950cc3a9E>
 8003f3e:	f89d 1068 	ldrb.w	r1, [sp, #104]	; 0x68
 8003f42:	f7ff f8e7 	bl	8003114 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17he88f88cde4877b76E>
 8003f46:	4601      	mov	r1, r0
 8003f48:	9808      	ldr	r0, [sp, #32]
 8003f4a:	f7ff f8cf 	bl	80030ec <_ZN51_$LT$u32$u20$as$u20$core..ops..bit..BitOrAssign$GT$12bitor_assign17h820a7342ebe794ceE>
 8003f4e:	980c      	ldr	r0, [sp, #48]	; 0x30
 8003f50:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8003f52:	922b      	str	r2, [sp, #172]	; 0xac
 8003f54:	922c      	str	r2, [sp, #176]	; 0xb0
 8003f56:	2118      	movs	r1, #24
 8003f58:	f807 1c11 	strb.w	r1, [r7, #-17]
 8003f5c:	68c0      	ldr	r0, [r0, #12]
 8003f5e:	7800      	ldrb	r0, [r0, #0]
 8003f60:	900a      	str	r0, [sp, #40]	; 0x28
 8003f62:	921c      	str	r2, [sp, #112]	; 0x70
 8003f64:	f88d 1074 	strb.w	r1, [sp, #116]	; 0x74
 8003f68:	f807 0c4d 	strb.w	r0, [r7, #-77]
 8003f6c:	981c      	ldr	r0, [sp, #112]	; 0x70
 8003f6e:	9009      	str	r0, [sp, #36]	; 0x24
 8003f70:	f002 fc89 	bl	8006886 <_ZN15stm32f4_staging7generic8mask_u3217h3038667370972b0dE>
 8003f74:	f89d 1074 	ldrb.w	r1, [sp, #116]	; 0x74
 8003f78:	f7ff f8cc 	bl	8003114 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17he88f88cde4877b76E>
 8003f7c:	f7fe febf 	bl	8002cfe <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17h93a5eb9aded375c2E>
 8003f80:	4601      	mov	r1, r0
 8003f82:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003f84:	f7ff f8bc 	bl	8003100 <_ZN52_$LT$u32$u20$as$u20$core..ops..bit..BitAndAssign$GT$13bitand_assign17he37a4b1b0d600295E>
 8003f88:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003f8a:	991c      	ldr	r1, [sp, #112]	; 0x70
 8003f8c:	910b      	str	r1, [sp, #44]	; 0x2c
 8003f8e:	f807 0c06 	strb.w	r0, [r7, #-6]
 8003f92:	f002 fc78 	bl	8006886 <_ZN15stm32f4_staging7generic8mask_u3217h3038667370972b0dE>
 8003f96:	4601      	mov	r1, r0
 8003f98:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003f9a:	f7fe febb 	bl	8002d14 <_ZN46_$LT$u32$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h7c551695950cc3a9E>
 8003f9e:	f89d 1074 	ldrb.w	r1, [sp, #116]	; 0x74
 8003fa2:	f7ff f8b7 	bl	8003114 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17he88f88cde4877b76E>
 8003fa6:	4601      	mov	r1, r0
 8003fa8:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8003faa:	f7ff f89f 	bl	80030ec <_ZN51_$LT$u32$u20$as$u20$core..ops..bit..BitOrAssign$GT$12bitor_assign17h820a7342ebe794ceE>
 8003fae:	980c      	ldr	r0, [sp, #48]	; 0x30
 8003fb0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8003fb2:	922e      	str	r2, [sp, #184]	; 0xb8
 8003fb4:	922f      	str	r2, [sp, #188]	; 0xbc
 8003fb6:	2116      	movs	r1, #22
 8003fb8:	f88d 10c0 	strb.w	r1, [sp, #192]	; 0xc0
 8003fbc:	6900      	ldr	r0, [r0, #16]
 8003fbe:	7800      	ldrb	r0, [r0, #0]
 8003fc0:	9213      	str	r2, [sp, #76]	; 0x4c
 8003fc2:	f88d 1050 	strb.w	r1, [sp, #80]	; 0x50
 8003fc6:	f000 0001 	and.w	r0, r0, #1
 8003fca:	900f      	str	r0, [sp, #60]	; 0x3c
 8003fcc:	f807 0c71 	strb.w	r0, [r7, #-113]
 8003fd0:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8003fd2:	900e      	str	r0, [sp, #56]	; 0x38
 8003fd4:	f89d 1050 	ldrb.w	r1, [sp, #80]	; 0x50
 8003fd8:	2001      	movs	r0, #1
 8003fda:	9010      	str	r0, [sp, #64]	; 0x40
 8003fdc:	f7ff f89a 	bl	8003114 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17he88f88cde4877b76E>
 8003fe0:	f7fe fe8d 	bl	8002cfe <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17h93a5eb9aded375c2E>
 8003fe4:	4601      	mov	r1, r0
 8003fe6:	980e      	ldr	r0, [sp, #56]	; 0x38
 8003fe8:	f7ff f88a 	bl	8003100 <_ZN52_$LT$u32$u20$as$u20$core..ops..bit..BitAndAssign$GT$13bitand_assign17he37a4b1b0d600295E>
 8003fec:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8003fee:	9910      	ldr	r1, [sp, #64]	; 0x40
 8003ff0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8003ff2:	9211      	str	r2, [sp, #68]	; 0x44
 8003ff4:	f807 0c01 	strb.w	r0, [r7, #-1]
 8003ff8:	f7fe fe8c 	bl	8002d14 <_ZN46_$LT$u32$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h7c551695950cc3a9E>
 8003ffc:	f89d 1050 	ldrb.w	r1, [sp, #80]	; 0x50
 8004000:	f7ff f888 	bl	8003114 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17he88f88cde4877b76E>
 8004004:	4601      	mov	r1, r0
 8004006:	9811      	ldr	r0, [sp, #68]	; 0x44
 8004008:	f7ff f870 	bl	80030ec <_ZN51_$LT$u32$u20$as$u20$core..ops..bit..BitOrAssign$GT$12bitor_assign17h820a7342ebe794ceE>
 800400c:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800400e:	b032      	add	sp, #200	; 0xc8
 8004010:	bd80      	pop	{r7, pc}

08004012 <_ZN13stm32f4xx_hal3rcc2f43pll6I2sPll7use_pll17h833243a1f400a7b2E>:
 8004012:	b082      	sub	sp, #8
 8004014:	9001      	str	r0, [sp, #4]
 8004016:	6800      	ldr	r0, [r0, #0]
 8004018:	b920      	cbnz	r0, 8004024 <_ZN13stm32f4xx_hal3rcc2f43pll6I2sPll7use_pll17h833243a1f400a7b2E+0x12>
 800401a:	e7ff      	b.n	800401c <_ZN13stm32f4xx_hal3rcc2f43pll6I2sPll7use_pll17h833243a1f400a7b2E+0xa>
 800401c:	2001      	movs	r0, #1
 800401e:	f88d 0003 	strb.w	r0, [sp, #3]
 8004022:	e003      	b.n	800402c <_ZN13stm32f4xx_hal3rcc2f43pll6I2sPll7use_pll17h833243a1f400a7b2E+0x1a>
 8004024:	2000      	movs	r0, #0
 8004026:	f88d 0003 	strb.w	r0, [sp, #3]
 800402a:	e7ff      	b.n	800402c <_ZN13stm32f4xx_hal3rcc2f43pll6I2sPll7use_pll17h833243a1f400a7b2E+0x1a>
 800402c:	f89d 0003 	ldrb.w	r0, [sp, #3]
 8004030:	f000 0001 	and.w	r0, r0, #1
 8004034:	b002      	add	sp, #8
 8004036:	4770      	bx	lr

08004038 <_ZN13stm32f4xx_hal3rcc2f43pll6I2sPll9plli2sclk17h212080b2146a0cd4E>:
 8004038:	b085      	sub	sp, #20
 800403a:	9000      	str	r0, [sp, #0]
 800403c:	9003      	str	r0, [sp, #12]
 800403e:	6800      	ldr	r0, [r0, #0]
 8004040:	b948      	cbnz	r0, 8004056 <_ZN13stm32f4xx_hal3rcc2f43pll6I2sPll9plli2sclk17h212080b2146a0cd4E+0x1e>
 8004042:	e7ff      	b.n	8004044 <_ZN13stm32f4xx_hal3rcc2f43pll6I2sPll9plli2sclk17h212080b2146a0cd4E+0xc>
 8004044:	9800      	ldr	r0, [sp, #0]
 8004046:	f100 0108 	add.w	r1, r0, #8
 800404a:	9104      	str	r1, [sp, #16]
 800404c:	6880      	ldr	r0, [r0, #8]
 800404e:	9002      	str	r0, [sp, #8]
 8004050:	2001      	movs	r0, #1
 8004052:	9001      	str	r0, [sp, #4]
 8004054:	e002      	b.n	800405c <_ZN13stm32f4xx_hal3rcc2f43pll6I2sPll9plli2sclk17h212080b2146a0cd4E+0x24>
 8004056:	2000      	movs	r0, #0
 8004058:	9001      	str	r0, [sp, #4]
 800405a:	e7ff      	b.n	800405c <_ZN13stm32f4xx_hal3rcc2f43pll6I2sPll9plli2sclk17h212080b2146a0cd4E+0x24>
 800405c:	9801      	ldr	r0, [sp, #4]
 800405e:	9902      	ldr	r1, [sp, #8]
 8004060:	b005      	add	sp, #20
 8004062:	4770      	bx	lr

08004064 <_ZN13stm32f4xx_hal3rcc2f43pll6I2sPll5setup17h3ee084a0a62dcbbaE>:
 8004064:	b580      	push	{r7, lr}
 8004066:	466f      	mov	r7, sp
 8004068:	b0a4      	sub	sp, #144	; 0x90
 800406a:	9006      	str	r0, [sp, #24]
 800406c:	9107      	str	r1, [sp, #28]
 800406e:	9208      	str	r2, [sp, #32]
 8004070:	9309      	str	r3, [sp, #36]	; 0x24
 8004072:	9808      	ldr	r0, [sp, #32]
 8004074:	2801      	cmp	r0, #1
 8004076:	d10d      	bne.n	8004094 <_ZN13stm32f4xx_hal3rcc2f43pll6I2sPll5setup17h3ee084a0a62dcbbaE+0x30>
 8004078:	e7ff      	b.n	800407a <_ZN13stm32f4xx_hal3rcc2f43pll6I2sPll5setup17h3ee084a0a62dcbbaE+0x16>
 800407a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800407c:	900a      	str	r0, [sp, #40]	; 0x28
 800407e:	9907      	ldr	r1, [sp, #28]
 8004080:	f248 407f 	movw	r0, #33919	; 0x847f
 8004084:	f2c0 001e 	movt	r0, #30
 8004088:	4408      	add	r0, r1
 800408a:	4602      	mov	r2, r0
 800408c:	9205      	str	r2, [sp, #20]
 800408e:	4288      	cmp	r0, r1
 8004090:	d346      	bcc.n	8004120 <_ZN13stm32f4xx_hal3rcc2f43pll6I2sPll5setup17h3ee084a0a62dcbbaE+0xbc>
 8004092:	e003      	b.n	800409c <_ZN13stm32f4xx_hal3rcc2f43pll6I2sPll5setup17h3ee084a0a62dcbbaE+0x38>
 8004094:	9906      	ldr	r1, [sp, #24]
 8004096:	2001      	movs	r0, #1
 8004098:	6008      	str	r0, [r1, #0]
 800409a:	e047      	b.n	800412c <_ZN13stm32f4xx_hal3rcc2f43pll6I2sPll5setup17h3ee084a0a62dcbbaE+0xc8>
 800409c:	9805      	ldr	r0, [sp, #20]
 800409e:	f64d 6283 	movw	r2, #56963	; 0xde83
 80040a2:	f2c4 321b 	movt	r2, #17179	; 0x431b
 80040a6:	fba0 1002 	umull	r1, r0, r0, r2
 80040aa:	0cc1      	lsrs	r1, r0, #19
 80040ac:	9121      	str	r1, [sp, #132]	; 0x84
 80040ae:	9807      	ldr	r0, [sp, #28]
 80040b0:	fba0 2002 	umull	r2, r0, r0, r2
 80040b4:	0c82      	lsrs	r2, r0, #18
 80040b6:	9222      	str	r2, [sp, #136]	; 0x88
 80040b8:	a81e      	add	r0, sp, #120	; 0x78
 80040ba:	9002      	str	r0, [sp, #8]
 80040bc:	f7fe fc9e 	bl	80029fc <_ZN4core3ops5range25RangeInclusive$LT$Idx$GT$3new17he89adfbb8751d921E>
 80040c0:	9902      	ldr	r1, [sp, #8]
 80040c2:	a819      	add	r0, sp, #100	; 0x64
 80040c4:	9003      	str	r0, [sp, #12]
 80040c6:	aa07      	add	r2, sp, #28
 80040c8:	ab0a      	add	r3, sp, #40	; 0x28
 80040ca:	f7fe fdd4 	bl	8002c76 <_ZN4core4iter6traits8iterator8Iterator3map17hbe9bdc933f562daeE>
 80040ce:	9903      	ldr	r1, [sp, #12]
 80040d0:	a814      	add	r0, sp, #80	; 0x50
 80040d2:	9004      	str	r0, [sp, #16]
 80040d4:	f001 fe5a 	bl	8005d8c <_ZN4core4iter6traits8iterator8Iterator10min_by_key17hb292529fd5cd6231E>
 80040d8:	9904      	ldr	r1, [sp, #16]
 80040da:	f648 40f0 	movw	r0, #36080	; 0x8cf0
 80040de:	f6c0 0000 	movt	r0, #2048	; 0x800
 80040e2:	466a      	mov	r2, sp
 80040e4:	6010      	str	r0, [r2, #0]
 80040e6:	f648 42c8 	movw	r2, #36040	; 0x8cc8
 80040ea:	f6c0 0200 	movt	r2, #2048	; 0x800
 80040ee:	a80f      	add	r0, sp, #60	; 0x3c
 80040f0:	2327      	movs	r3, #39	; 0x27
 80040f2:	f002 fc66 	bl	80069c2 <_ZN4core6option15Option$LT$T$GT$6expect17hde98f34fe52b329cE>
 80040f6:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80040f8:	9910      	ldr	r1, [sp, #64]	; 0x40
 80040fa:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80040fc:	920d      	str	r2, [sp, #52]	; 0x34
 80040fe:	910c      	str	r1, [sp, #48]	; 0x30
 8004100:	900b      	str	r0, [sp, #44]	; 0x2c
 8004102:	9812      	ldr	r0, [sp, #72]	; 0x48
 8004104:	900e      	str	r0, [sp, #56]	; 0x38
 8004106:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004108:	9023      	str	r0, [sp, #140]	; 0x8c
 800410a:	9823      	ldr	r0, [sp, #140]	; 0x8c
 800410c:	f000 f8a4 	bl	8004258 <_ZN13stm32f4xx_hal3rcc2f43pll6I2sPll12apply_config17h82d96d22103ac410E>
 8004110:	9906      	ldr	r1, [sp, #24]
 8004112:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8004114:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004116:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004118:	608b      	str	r3, [r1, #8]
 800411a:	604a      	str	r2, [r1, #4]
 800411c:	6008      	str	r0, [r1, #0]
 800411e:	e005      	b.n	800412c <_ZN13stm32f4xx_hal3rcc2f43pll6I2sPll5setup17h3ee084a0a62dcbbaE+0xc8>
 8004120:	f648 40b8 	movw	r0, #36024	; 0x8cb8
 8004124:	f6c0 0000 	movt	r0, #2048	; 0x800
 8004128:	f003 ff80 	bl	800802c <_ZN4core9panicking11panic_const24panic_const_add_overflow17h8e8a2d960805aa64E>
 800412c:	b024      	add	sp, #144	; 0x90
 800412e:	bd80      	pop	{r7, pc}

08004130 <_ZN13stm32f4xx_hal3rcc2f43pll6I2sPll5setup28_$u7b$$u7b$closure$u7d$$u7d$17h09c7efbb7657eb02E>:
 8004130:	b580      	push	{r7, lr}
 8004132:	466f      	mov	r7, sp
 8004134:	b082      	sub	sp, #8
 8004136:	460b      	mov	r3, r1
 8004138:	9300      	str	r3, [sp, #0]
 800413a:	9201      	str	r2, [sp, #4]
 800413c:	6819      	ldr	r1, [r3, #0]
 800413e:	685b      	ldr	r3, [r3, #4]
 8004140:	6809      	ldr	r1, [r1, #0]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f000 f84d 	bl	80041e2 <_ZN13stm32f4xx_hal3rcc2f43pll6I2sPll16optimize_fixed_m17h101ec397275e7374E>
 8004148:	b002      	add	sp, #8
 800414a:	bd80      	pop	{r7, pc}

0800414c <_ZN13stm32f4xx_hal3rcc2f43pll6I2sPll5setup28_$u7b$$u7b$closure$u7d$$u7d$17hc501fb2c000f364dE>:
 800414c:	b083      	sub	sp, #12
 800414e:	9000      	str	r0, [sp, #0]
 8004150:	9101      	str	r1, [sp, #4]
 8004152:	f101 0010 	add.w	r0, r1, #16
 8004156:	9002      	str	r0, [sp, #8]
 8004158:	6908      	ldr	r0, [r1, #16]
 800415a:	b003      	add	sp, #12
 800415c:	4770      	bx	lr

0800415e <_ZN13stm32f4xx_hal3rcc2f43pll6I2sPll14setup_shared_m17ha46cb50acda429c0E>:
 800415e:	b580      	push	{r7, lr}
 8004160:	466f      	mov	r7, sp
 8004162:	b094      	sub	sp, #80	; 0x50
 8004164:	4694      	mov	ip, r2
 8004166:	9101      	str	r1, [sp, #4]
 8004168:	9002      	str	r0, [sp, #8]
 800416a:	68f8      	ldr	r0, [r7, #12]
 800416c:	68ba      	ldr	r2, [r7, #8]
 800416e:	f8cd c00c 	str.w	ip, [sp, #12]
 8004172:	9304      	str	r3, [sp, #16]
 8004174:	9205      	str	r2, [sp, #20]
 8004176:	9006      	str	r0, [sp, #24]
 8004178:	9110      	str	r1, [sp, #64]	; 0x40
 800417a:	9803      	ldr	r0, [sp, #12]
 800417c:	2801      	cmp	r0, #1
 800417e:	d107      	bne.n	8004190 <_ZN13stm32f4xx_hal3rcc2f43pll6I2sPll14setup_shared_m17ha46cb50acda429c0E+0x32>
 8004180:	e7ff      	b.n	8004182 <_ZN13stm32f4xx_hal3rcc2f43pll6I2sPll14setup_shared_m17ha46cb50acda429c0E+0x24>
 8004182:	9804      	ldr	r0, [sp, #16]
 8004184:	9000      	str	r0, [sp, #0]
 8004186:	9011      	str	r0, [sp, #68]	; 0x44
 8004188:	9805      	ldr	r0, [sp, #20]
 800418a:	2801      	cmp	r0, #1
 800418c:	d007      	beq.n	800419e <_ZN13stm32f4xx_hal3rcc2f43pll6I2sPll14setup_shared_m17ha46cb50acda429c0E+0x40>
 800418e:	e022      	b.n	80041d6 <_ZN13stm32f4xx_hal3rcc2f43pll6I2sPll14setup_shared_m17ha46cb50acda429c0E+0x78>
 8004190:	9901      	ldr	r1, [sp, #4]
 8004192:	9802      	ldr	r0, [sp, #8]
 8004194:	9a05      	ldr	r2, [sp, #20]
 8004196:	9b06      	ldr	r3, [sp, #24]
 8004198:	f7ff ff64 	bl	8004064 <_ZN13stm32f4xx_hal3rcc2f43pll6I2sPll5setup17h3ee084a0a62dcbbaE>
 800419c:	e01f      	b.n	80041de <_ZN13stm32f4xx_hal3rcc2f43pll6I2sPll14setup_shared_m17ha46cb50acda429c0E+0x80>
 800419e:	9a00      	ldr	r2, [sp, #0]
 80041a0:	9901      	ldr	r1, [sp, #4]
 80041a2:	9b06      	ldr	r3, [sp, #24]
 80041a4:	9312      	str	r3, [sp, #72]	; 0x48
 80041a6:	a80b      	add	r0, sp, #44	; 0x2c
 80041a8:	f000 f81b 	bl	80041e2 <_ZN13stm32f4xx_hal3rcc2f43pll6I2sPll16optimize_fixed_m17h101ec397275e7374E>
 80041ac:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80041ae:	990c      	ldr	r1, [sp, #48]	; 0x30
 80041b0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80041b2:	9209      	str	r2, [sp, #36]	; 0x24
 80041b4:	9108      	str	r1, [sp, #32]
 80041b6:	9007      	str	r0, [sp, #28]
 80041b8:	980e      	ldr	r0, [sp, #56]	; 0x38
 80041ba:	900a      	str	r0, [sp, #40]	; 0x28
 80041bc:	980a      	ldr	r0, [sp, #40]	; 0x28
 80041be:	9013      	str	r0, [sp, #76]	; 0x4c
 80041c0:	9813      	ldr	r0, [sp, #76]	; 0x4c
 80041c2:	f000 f849 	bl	8004258 <_ZN13stm32f4xx_hal3rcc2f43pll6I2sPll12apply_config17h82d96d22103ac410E>
 80041c6:	9902      	ldr	r1, [sp, #8]
 80041c8:	9807      	ldr	r0, [sp, #28]
 80041ca:	9a08      	ldr	r2, [sp, #32]
 80041cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80041ce:	608b      	str	r3, [r1, #8]
 80041d0:	604a      	str	r2, [r1, #4]
 80041d2:	6008      	str	r0, [r1, #0]
 80041d4:	e003      	b.n	80041de <_ZN13stm32f4xx_hal3rcc2f43pll6I2sPll14setup_shared_m17ha46cb50acda429c0E+0x80>
 80041d6:	9902      	ldr	r1, [sp, #8]
 80041d8:	2001      	movs	r0, #1
 80041da:	6008      	str	r0, [r1, #0]
 80041dc:	e7ff      	b.n	80041de <_ZN13stm32f4xx_hal3rcc2f43pll6I2sPll14setup_shared_m17ha46cb50acda429c0E+0x80>
 80041de:	b014      	add	sp, #80	; 0x50
 80041e0:	bd80      	pop	{r7, pc}

080041e2 <_ZN13stm32f4xx_hal3rcc2f43pll6I2sPll16optimize_fixed_m17h101ec397275e7374E>:
 80041e2:	b580      	push	{r7, lr}
 80041e4:	466f      	mov	r7, sp
 80041e6:	b094      	sub	sp, #80	; 0x50
 80041e8:	9003      	str	r0, [sp, #12]
 80041ea:	910f      	str	r1, [sp, #60]	; 0x3c
 80041ec:	9210      	str	r2, [sp, #64]	; 0x40
 80041ee:	9311      	str	r3, [sp, #68]	; 0x44
 80041f0:	46ec      	mov	ip, sp
 80041f2:	2007      	movs	r0, #7
 80041f4:	f8cc 0004 	str.w	r0, [ip, #4]
 80041f8:	2002      	movs	r0, #2
 80041fa:	f8cc 0000 	str.w	r0, [ip]
 80041fe:	a808      	add	r0, sp, #32
 8004200:	9002      	str	r0, [sp, #8]
 8004202:	f000 f932 	bl	800446a <_ZN13stm32f4xx_hal3rcc2f43pll15SingleOutputPll8optimize17h6b1edfb4bb967287E>
 8004206:	9902      	ldr	r1, [sp, #8]
 8004208:	f648 5028 	movw	r0, #36136	; 0x8d28
 800420c:	f6c0 0000 	movt	r0, #2048	; 0x800
 8004210:	466a      	mov	r2, sp
 8004212:	6010      	str	r0, [r2, #0]
 8004214:	f648 5200 	movw	r2, #36096	; 0x8d00
 8004218:	f6c0 0200 	movt	r2, #2048	; 0x800
 800421c:	a805      	add	r0, sp, #20
 800421e:	2325      	movs	r3, #37	; 0x25
 8004220:	f002 fbb2 	bl	8006988 <_ZN4core6option15Option$LT$T$GT$6expect17h578850408895ffddE>
 8004224:	9903      	ldr	r1, [sp, #12]
 8004226:	9805      	ldr	r0, [sp, #20]
 8004228:	9004      	str	r0, [sp, #16]
 800422a:	9a06      	ldr	r2, [sp, #24]
 800422c:	9212      	str	r2, [sp, #72]	; 0x48
 800422e:	9807      	ldr	r0, [sp, #28]
 8004230:	9013      	str	r0, [sp, #76]	; 0x4c
 8004232:	f89d 3012 	ldrb.w	r3, [sp, #18]
 8004236:	930d      	str	r3, [sp, #52]	; 0x34
 8004238:	920e      	str	r2, [sp, #56]	; 0x38
 800423a:	2200      	movs	r2, #0
 800423c:	920c      	str	r2, [sp, #48]	; 0x30
 800423e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004240:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004242:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
 8004246:	f8c1 c008 	str.w	ip, [r1, #8]
 800424a:	604b      	str	r3, [r1, #4]
 800424c:	600a      	str	r2, [r1, #0]
 800424e:	9a04      	ldr	r2, [sp, #16]
 8004250:	60ca      	str	r2, [r1, #12]
 8004252:	6108      	str	r0, [r1, #16]
 8004254:	b014      	add	sp, #80	; 0x50
 8004256:	bd80      	pop	{r7, pc}

08004258 <_ZN13stm32f4xx_hal3rcc2f43pll6I2sPll12apply_config17h82d96d22103ac410E>:
 8004258:	b580      	push	{r7, lr}
 800425a:	466f      	mov	r7, sp
 800425c:	b0a4      	sub	sp, #144	; 0x90
 800425e:	900b      	str	r0, [sp, #44]	; 0x2c
 8004260:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8004262:	900a      	str	r0, [sp, #40]	; 0x28
 8004264:	f643 0000 	movw	r0, #14336	; 0x3800
 8004268:	f2c4 0002 	movt	r0, #16386	; 0x4002
 800426c:	9004      	str	r0, [sp, #16]
 800426e:	900c      	str	r0, [sp, #48]	; 0x30
 8004270:	9019      	str	r0, [sp, #100]	; 0x64
 8004272:	a80a      	add	r0, sp, #40	; 0x28
 8004274:	9008      	str	r0, [sp, #32]
 8004276:	1c81      	adds	r1, r0, #2
 8004278:	9102      	str	r1, [sp, #8]
 800427a:	f643 0004 	movw	r0, #14340	; 0x3804
 800427e:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8004282:	9003      	str	r0, [sp, #12]
 8004284:	900f      	str	r0, [sp, #60]	; 0x3c
 8004286:	9110      	str	r1, [sp, #64]	; 0x40
 8004288:	901c      	str	r0, [sp, #112]	; 0x70
 800428a:	901d      	str	r0, [sp, #116]	; 0x74
 800428c:	f002 fca8 	bl	8006be0 <_ZN4core3ptr13read_volatile17hee64c5a39ad146b0E>
 8004290:	9001      	str	r0, [sp, #4]
 8004292:	9011      	str	r0, [sp, #68]	; 0x44
 8004294:	900d      	str	r0, [sp, #52]	; 0x34
 8004296:	2000      	movs	r0, #0
 8004298:	9006      	str	r0, [sp, #24]
 800429a:	f7fe fd30 	bl	8002cfe <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17h93a5eb9aded375c2E>
 800429e:	4601      	mov	r1, r0
 80042a0:	9801      	ldr	r0, [sp, #4]
 80042a2:	f7fe fd37 	bl	8002d14 <_ZN46_$LT$u32$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h7c551695950cc3a9E>
 80042a6:	9906      	ldr	r1, [sp, #24]
 80042a8:	f7fe fd2e 	bl	8002d08 <_ZN45_$LT$u32$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h3a35f378c4a4a0e5E>
 80042ac:	4601      	mov	r1, r0
 80042ae:	9802      	ldr	r0, [sp, #8]
 80042b0:	910e      	str	r1, [sp, #56]	; 0x38
 80042b2:	a90d      	add	r1, sp, #52	; 0x34
 80042b4:	aa0e      	add	r2, sp, #56	; 0x38
 80042b6:	f000 f839 	bl	800432c <_ZN13stm32f4xx_hal3rcc2f43pll6I2sPll12apply_config28_$u7b$$u7b$closure$u7d$$u7d$17h27507d255de2838bE>
 80042ba:	4601      	mov	r1, r0
 80042bc:	9803      	ldr	r0, [sp, #12]
 80042be:	6809      	ldr	r1, [r1, #0]
 80042c0:	9021      	str	r0, [sp, #132]	; 0x84
 80042c2:	9122      	str	r1, [sp, #136]	; 0x88
 80042c4:	9023      	str	r0, [sp, #140]	; 0x8c
 80042c6:	f002 fcfc 	bl	8006cc2 <_ZN4core3ptr14write_volatile17hc6769b4b417bf8b9E>
 80042ca:	9804      	ldr	r0, [sp, #16]
 80042cc:	9a08      	ldr	r2, [sp, #32]
 80042ce:	9018      	str	r0, [sp, #96]	; 0x60
 80042d0:	1cd1      	adds	r1, r2, #3
 80042d2:	9107      	str	r1, [sp, #28]
 80042d4:	f643 0084 	movw	r0, #14468	; 0x3884
 80042d8:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80042dc:	9009      	str	r0, [sp, #36]	; 0x24
 80042de:	9014      	str	r0, [sp, #80]	; 0x50
 80042e0:	9215      	str	r2, [sp, #84]	; 0x54
 80042e2:	9116      	str	r1, [sp, #88]	; 0x58
 80042e4:	901a      	str	r0, [sp, #104]	; 0x68
 80042e6:	901b      	str	r0, [sp, #108]	; 0x6c
 80042e8:	f002 fc7a 	bl	8006be0 <_ZN4core3ptr13read_volatile17hee64c5a39ad146b0E>
 80042ec:	4601      	mov	r1, r0
 80042ee:	9806      	ldr	r0, [sp, #24]
 80042f0:	9105      	str	r1, [sp, #20]
 80042f2:	9117      	str	r1, [sp, #92]	; 0x5c
 80042f4:	9112      	str	r1, [sp, #72]	; 0x48
 80042f6:	f7fe fd02 	bl	8002cfe <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17h93a5eb9aded375c2E>
 80042fa:	4601      	mov	r1, r0
 80042fc:	9805      	ldr	r0, [sp, #20]
 80042fe:	f7fe fd09 	bl	8002d14 <_ZN46_$LT$u32$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h7c551695950cc3a9E>
 8004302:	9906      	ldr	r1, [sp, #24]
 8004304:	f7fe fd00 	bl	8002d08 <_ZN45_$LT$u32$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h3a35f378c4a4a0e5E>
 8004308:	9907      	ldr	r1, [sp, #28]
 800430a:	4602      	mov	r2, r0
 800430c:	9808      	ldr	r0, [sp, #32]
 800430e:	9213      	str	r2, [sp, #76]	; 0x4c
 8004310:	aa12      	add	r2, sp, #72	; 0x48
 8004312:	ab13      	add	r3, sp, #76	; 0x4c
 8004314:	f000 f841 	bl	800439a <_ZN13stm32f4xx_hal3rcc2f43pll6I2sPll12apply_config28_$u7b$$u7b$closure$u7d$$u7d$17h1dc5dbf5570b15f6E>
 8004318:	4601      	mov	r1, r0
 800431a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800431c:	6809      	ldr	r1, [r1, #0]
 800431e:	901e      	str	r0, [sp, #120]	; 0x78
 8004320:	911f      	str	r1, [sp, #124]	; 0x7c
 8004322:	9020      	str	r0, [sp, #128]	; 0x80
 8004324:	f002 fccd 	bl	8006cc2 <_ZN4core3ptr14write_volatile17hc6769b4b417bf8b9E>
 8004328:	b024      	add	sp, #144	; 0x90
 800432a:	bd80      	pop	{r7, pc}

0800432c <_ZN13stm32f4xx_hal3rcc2f43pll6I2sPll12apply_config28_$u7b$$u7b$closure$u7d$$u7d$17h27507d255de2838bE>:
 800432c:	b580      	push	{r7, lr}
 800432e:	466f      	mov	r7, sp
 8004330:	b08c      	sub	sp, #48	; 0x30
 8004332:	9003      	str	r0, [sp, #12]
 8004334:	9104      	str	r1, [sp, #16]
 8004336:	9205      	str	r2, [sp, #20]
 8004338:	9209      	str	r2, [sp, #36]	; 0x24
 800433a:	920a      	str	r2, [sp, #40]	; 0x28
 800433c:	2100      	movs	r1, #0
 800433e:	f807 1c02 	strb.w	r1, [r7, #-2]
 8004342:	9803      	ldr	r0, [sp, #12]
 8004344:	7800      	ldrb	r0, [r0, #0]
 8004346:	9001      	str	r0, [sp, #4]
 8004348:	9206      	str	r2, [sp, #24]
 800434a:	f88d 101c 	strb.w	r1, [sp, #28]
 800434e:	f807 0c0d 	strb.w	r0, [r7, #-13]
 8004352:	9806      	ldr	r0, [sp, #24]
 8004354:	9000      	str	r0, [sp, #0]
 8004356:	f002 fa94 	bl	8006882 <_ZN15stm32f4_staging7generic8mask_u3217h1dbe5de843048478E>
 800435a:	f89d 101c 	ldrb.w	r1, [sp, #28]
 800435e:	f7fe fed9 	bl	8003114 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17he88f88cde4877b76E>
 8004362:	f7fe fccc 	bl	8002cfe <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17h93a5eb9aded375c2E>
 8004366:	4601      	mov	r1, r0
 8004368:	9800      	ldr	r0, [sp, #0]
 800436a:	f7fe fec9 	bl	8003100 <_ZN52_$LT$u32$u20$as$u20$core..ops..bit..BitAndAssign$GT$13bitand_assign17he37a4b1b0d600295E>
 800436e:	9801      	ldr	r0, [sp, #4]
 8004370:	9906      	ldr	r1, [sp, #24]
 8004372:	9102      	str	r1, [sp, #8]
 8004374:	f807 0c01 	strb.w	r0, [r7, #-1]
 8004378:	f002 fa83 	bl	8006882 <_ZN15stm32f4_staging7generic8mask_u3217h1dbe5de843048478E>
 800437c:	4601      	mov	r1, r0
 800437e:	9801      	ldr	r0, [sp, #4]
 8004380:	f7fe fcc8 	bl	8002d14 <_ZN46_$LT$u32$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h7c551695950cc3a9E>
 8004384:	f89d 101c 	ldrb.w	r1, [sp, #28]
 8004388:	f7fe fec4 	bl	8003114 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17he88f88cde4877b76E>
 800438c:	4601      	mov	r1, r0
 800438e:	9802      	ldr	r0, [sp, #8]
 8004390:	f7fe feac 	bl	80030ec <_ZN51_$LT$u32$u20$as$u20$core..ops..bit..BitOrAssign$GT$12bitor_assign17h820a7342ebe794ceE>
 8004394:	9806      	ldr	r0, [sp, #24]
 8004396:	b00c      	add	sp, #48	; 0x30
 8004398:	bd80      	pop	{r7, pc}

0800439a <_ZN13stm32f4xx_hal3rcc2f43pll6I2sPll12apply_config28_$u7b$$u7b$closure$u7d$$u7d$17h1dc5dbf5570b15f6E>:
 800439a:	b580      	push	{r7, lr}
 800439c:	466f      	mov	r7, sp
 800439e:	b098      	sub	sp, #96	; 0x60
 80043a0:	9304      	str	r3, [sp, #16]
 80043a2:	9008      	str	r0, [sp, #32]
 80043a4:	9109      	str	r1, [sp, #36]	; 0x24
 80043a6:	920a      	str	r2, [sp, #40]	; 0x28
 80043a8:	930b      	str	r3, [sp, #44]	; 0x2c
 80043aa:	9312      	str	r3, [sp, #72]	; 0x48
 80043ac:	9313      	str	r3, [sp, #76]	; 0x4c
 80043ae:	2106      	movs	r1, #6
 80043b0:	f807 1c0d 	strb.w	r1, [r7, #-13]
 80043b4:	9808      	ldr	r0, [sp, #32]
 80043b6:	8800      	ldrh	r0, [r0, #0]
 80043b8:	9002      	str	r0, [sp, #8]
 80043ba:	930c      	str	r3, [sp, #48]	; 0x30
 80043bc:	f88d 1034 	strb.w	r1, [sp, #52]	; 0x34
 80043c0:	f827 0c26 	strh.w	r0, [r7, #-38]
 80043c4:	980c      	ldr	r0, [sp, #48]	; 0x30
 80043c6:	9001      	str	r0, [sp, #4]
 80043c8:	f002 fa66 	bl	8006898 <_ZN15stm32f4_staging7generic8mask_u3217hf0665bf84eb9c69aE>
 80043cc:	f89d 1034 	ldrb.w	r1, [sp, #52]	; 0x34
 80043d0:	f7fe fea0 	bl	8003114 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17he88f88cde4877b76E>
 80043d4:	f7fe fc93 	bl	8002cfe <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17h93a5eb9aded375c2E>
 80043d8:	4601      	mov	r1, r0
 80043da:	9801      	ldr	r0, [sp, #4]
 80043dc:	f7fe fe90 	bl	8003100 <_ZN52_$LT$u32$u20$as$u20$core..ops..bit..BitAndAssign$GT$13bitand_assign17he37a4b1b0d600295E>
 80043e0:	9802      	ldr	r0, [sp, #8]
 80043e2:	990c      	ldr	r1, [sp, #48]	; 0x30
 80043e4:	9103      	str	r1, [sp, #12]
 80043e6:	f827 0c02 	strh.w	r0, [r7, #-2]
 80043ea:	f002 fa55 	bl	8006898 <_ZN15stm32f4_staging7generic8mask_u3217hf0665bf84eb9c69aE>
 80043ee:	4601      	mov	r1, r0
 80043f0:	9802      	ldr	r0, [sp, #8]
 80043f2:	f7fe fc8f 	bl	8002d14 <_ZN46_$LT$u32$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h7c551695950cc3a9E>
 80043f6:	f89d 1034 	ldrb.w	r1, [sp, #52]	; 0x34
 80043fa:	f7fe fe8b 	bl	8003114 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17he88f88cde4877b76E>
 80043fe:	4601      	mov	r1, r0
 8004400:	9803      	ldr	r0, [sp, #12]
 8004402:	f7fe fe73 	bl	80030ec <_ZN51_$LT$u32$u20$as$u20$core..ops..bit..BitOrAssign$GT$12bitor_assign17h820a7342ebe794ceE>
 8004406:	9b04      	ldr	r3, [sp, #16]
 8004408:	9315      	str	r3, [sp, #84]	; 0x54
 800440a:	9316      	str	r3, [sp, #88]	; 0x58
 800440c:	211c      	movs	r1, #28
 800440e:	f88d 105c 	strb.w	r1, [sp, #92]	; 0x5c
 8004412:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004414:	7800      	ldrb	r0, [r0, #0]
 8004416:	9006      	str	r0, [sp, #24]
 8004418:	930f      	str	r3, [sp, #60]	; 0x3c
 800441a:	f88d 1040 	strb.w	r1, [sp, #64]	; 0x40
 800441e:	f807 0c19 	strb.w	r0, [r7, #-25]
 8004422:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8004424:	9005      	str	r0, [sp, #20]
 8004426:	f002 fa30 	bl	800688a <_ZN15stm32f4_staging7generic8mask_u3217h44442f9c7bda9bfdE>
 800442a:	f89d 1040 	ldrb.w	r1, [sp, #64]	; 0x40
 800442e:	f7fe fe71 	bl	8003114 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17he88f88cde4877b76E>
 8004432:	f7fe fc64 	bl	8002cfe <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17h93a5eb9aded375c2E>
 8004436:	4601      	mov	r1, r0
 8004438:	9805      	ldr	r0, [sp, #20]
 800443a:	f7fe fe61 	bl	8003100 <_ZN52_$LT$u32$u20$as$u20$core..ops..bit..BitAndAssign$GT$13bitand_assign17he37a4b1b0d600295E>
 800443e:	9806      	ldr	r0, [sp, #24]
 8004440:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004442:	9107      	str	r1, [sp, #28]
 8004444:	f807 0c03 	strb.w	r0, [r7, #-3]
 8004448:	f002 fa1f 	bl	800688a <_ZN15stm32f4_staging7generic8mask_u3217h44442f9c7bda9bfdE>
 800444c:	4601      	mov	r1, r0
 800444e:	9806      	ldr	r0, [sp, #24]
 8004450:	f7fe fc60 	bl	8002d14 <_ZN46_$LT$u32$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h7c551695950cc3a9E>
 8004454:	f89d 1040 	ldrb.w	r1, [sp, #64]	; 0x40
 8004458:	f7fe fe5c 	bl	8003114 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17he88f88cde4877b76E>
 800445c:	4601      	mov	r1, r0
 800445e:	9807      	ldr	r0, [sp, #28]
 8004460:	f7fe fe44 	bl	80030ec <_ZN51_$LT$u32$u20$as$u20$core..ops..bit..BitOrAssign$GT$12bitor_assign17h820a7342ebe794ceE>
 8004464:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8004466:	b018      	add	sp, #96	; 0x60
 8004468:	bd80      	pop	{r7, pc}

0800446a <_ZN13stm32f4xx_hal3rcc2f43pll15SingleOutputPll8optimize17h6b1edfb4bb967287E>:
 800446a:	b580      	push	{r7, lr}
 800446c:	466f      	mov	r7, sp
 800446e:	b0ac      	sub	sp, #176	; 0xb0
 8004470:	9204      	str	r2, [sp, #16]
 8004472:	9105      	str	r1, [sp, #20]
 8004474:	9006      	str	r0, [sp, #24]
 8004476:	68f8      	ldr	r0, [r7, #12]
 8004478:	9007      	str	r0, [sp, #28]
 800447a:	68b8      	ldr	r0, [r7, #8]
 800447c:	9008      	str	r0, [sp, #32]
 800447e:	9309      	str	r3, [sp, #36]	; 0x24
 8004480:	9125      	str	r1, [sp, #148]	; 0x94
 8004482:	9226      	str	r2, [sp, #152]	; 0x98
 8004484:	b1f2      	cbz	r2, 80044c4 <_ZN13stm32f4xx_hal3rcc2f43pll15SingleOutputPll8optimize17h6b1edfb4bb967287E+0x5a>
 8004486:	e7ff      	b.n	8004488 <_ZN13stm32f4xx_hal3rcc2f43pll15SingleOutputPll8optimize17h6b1edfb4bb967287E+0x1e>
 8004488:	9a07      	ldr	r2, [sp, #28]
 800448a:	9908      	ldr	r1, [sp, #32]
 800448c:	9805      	ldr	r0, [sp, #20]
 800448e:	9b04      	ldr	r3, [sp, #16]
 8004490:	fbb0 f0f3 	udiv	r0, r0, r3
 8004494:	900a      	str	r0, [sp, #40]	; 0x28
 8004496:	a81a      	add	r0, sp, #104	; 0x68
 8004498:	9001      	str	r0, [sp, #4]
 800449a:	f7fe faaf 	bl	80029fc <_ZN4core3ops5range25RangeInclusive$LT$Idx$GT$3new17he89adfbb8751d921E>
 800449e:	9901      	ldr	r1, [sp, #4]
 80044a0:	a815      	add	r0, sp, #84	; 0x54
 80044a2:	9002      	str	r0, [sp, #8]
 80044a4:	aa09      	add	r2, sp, #36	; 0x24
 80044a6:	ab0a      	add	r3, sp, #40	; 0x28
 80044a8:	f7fe fb3b 	bl	8002b22 <_ZN4core4iter6traits8iterator8Iterator10filter_map17hf0721db446479f5dE>
 80044ac:	9902      	ldr	r1, [sp, #8]
 80044ae:	a810      	add	r0, sp, #64	; 0x40
 80044b0:	9003      	str	r0, [sp, #12]
 80044b2:	f001 ff42 	bl	800633a <_ZN4core4iter6traits8iterator8Iterator10min_by_key17h1df5e5e8c713a9eeE>
 80044b6:	9903      	ldr	r1, [sp, #12]
 80044b8:	a80b      	add	r0, sp, #44	; 0x2c
 80044ba:	f002 fb2f 	bl	8006b1c <_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h85ae0ef4b348e905E>
 80044be:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80044c0:	b130      	cbz	r0, 80044d0 <_ZN13stm32f4xx_hal3rcc2f43pll15SingleOutputPll8optimize17h6b1edfb4bb967287E+0x66>
 80044c2:	e02f      	b.n	8004524 <_ZN13stm32f4xx_hal3rcc2f43pll15SingleOutputPll8optimize17h6b1edfb4bb967287E+0xba>
 80044c4:	f648 5038 	movw	r0, #36152	; 0x8d38
 80044c8:	f6c0 0000 	movt	r0, #2048	; 0x800
 80044cc:	f003 fe0d 	bl	80080ea <_ZN4core9panicking11panic_const23panic_const_div_by_zero17h8da6a53e5835dd9aE>
 80044d0:	9906      	ldr	r1, [sp, #24]
 80044d2:	f8dd e010 	ldr.w	lr, [sp, #16]
 80044d6:	980c      	ldr	r0, [sp, #48]	; 0x30
 80044d8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80044da:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80044dc:	f8dd c03c 	ldr.w	ip, [sp, #60]	; 0x3c
 80044e0:	f8cd c080 	str.w	ip, [sp, #128]	; 0x80
 80044e4:	931f      	str	r3, [sp, #124]	; 0x7c
 80044e6:	921e      	str	r2, [sp, #120]	; 0x78
 80044e8:	901d      	str	r0, [sp, #116]	; 0x74
 80044ea:	f8dd c074 	ldr.w	ip, [sp, #116]	; 0x74
 80044ee:	f8cd c0a0 	str.w	ip, [sp, #160]	; 0xa0
 80044f2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80044f4:	9329      	str	r3, [sp, #164]	; 0xa4
 80044f6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80044f8:	922a      	str	r2, [sp, #168]	; 0xa8
 80044fa:	9820      	ldr	r0, [sp, #128]	; 0x80
 80044fc:	902b      	str	r0, [sp, #172]	; 0xac
 80044fe:	f88d e092 	strb.w	lr, [sp, #146]	; 0x92
 8004502:	f8ad c090 	strh.w	ip, [sp, #144]	; 0x90
 8004506:	f88d 3093 	strb.w	r3, [sp, #147]	; 0x93
 800450a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800450c:	9321      	str	r3, [sp, #132]	; 0x84
 800450e:	9222      	str	r2, [sp, #136]	; 0x88
 8004510:	9023      	str	r0, [sp, #140]	; 0x8c
 8004512:	9821      	ldr	r0, [sp, #132]	; 0x84
 8004514:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8004516:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004518:	60cb      	str	r3, [r1, #12]
 800451a:	608a      	str	r2, [r1, #8]
 800451c:	6048      	str	r0, [r1, #4]
 800451e:	2001      	movs	r0, #1
 8004520:	6008      	str	r0, [r1, #0]
 8004522:	e003      	b.n	800452c <_ZN13stm32f4xx_hal3rcc2f43pll15SingleOutputPll8optimize17h6b1edfb4bb967287E+0xc2>
 8004524:	9806      	ldr	r0, [sp, #24]
 8004526:	f002 f9a6 	bl	8006876 <_ZN145_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..option..Option$LT$core..convert..Infallible$GT$$GT$$GT$13from_residual17hb112064e12fa6ed6E>
 800452a:	e7ff      	b.n	800452c <_ZN13stm32f4xx_hal3rcc2f43pll15SingleOutputPll8optimize17h6b1edfb4bb967287E+0xc2>
 800452c:	b02c      	add	sp, #176	; 0xb0
 800452e:	bd80      	pop	{r7, pc}

08004530 <_ZN13stm32f4xx_hal3rcc2f43pll15SingleOutputPll8optimize28_$u7b$$u7b$closure$u7d$$u7d$17h8dd2ccfd2d716f62E>:
 8004530:	b580      	push	{r7, lr}
 8004532:	466f      	mov	r7, sp
 8004534:	b096      	sub	sp, #88	; 0x58
 8004536:	9206      	str	r2, [sp, #24]
 8004538:	460a      	mov	r2, r1
 800453a:	9906      	ldr	r1, [sp, #24]
 800453c:	9207      	str	r2, [sp, #28]
 800453e:	4602      	mov	r2, r0
 8004540:	9807      	ldr	r0, [sp, #28]
 8004542:	9208      	str	r2, [sp, #32]
 8004544:	9010      	str	r0, [sp, #64]	; 0x40
 8004546:	9111      	str	r1, [sp, #68]	; 0x44
 8004548:	6800      	ldr	r0, [r0, #0]
 800454a:	6800      	ldr	r0, [r0, #0]
 800454c:	f002 f804 	bl	8006558 <_ZN4core3num21_$LT$impl$u20$u32$GT$11checked_mul17h5e9e947b3dbc0587E>
 8004550:	9009      	str	r0, [sp, #36]	; 0x24
 8004552:	910a      	str	r1, [sp, #40]	; 0x28
 8004554:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004556:	b920      	cbnz	r0, 8004562 <_ZN13stm32f4xx_hal3rcc2f43pll15SingleOutputPll8optimize28_$u7b$$u7b$closure$u7d$$u7d$17h8dd2ccfd2d716f62E+0x32>
 8004558:	e7ff      	b.n	800455a <_ZN13stm32f4xx_hal3rcc2f43pll15SingleOutputPll8optimize28_$u7b$$u7b$closure$u7d$$u7d$17h8dd2ccfd2d716f62E+0x2a>
 800455a:	9908      	ldr	r1, [sp, #32]
 800455c:	2000      	movs	r0, #0
 800455e:	6008      	str	r0, [r1, #0]
 8004560:	e00b      	b.n	800457a <_ZN13stm32f4xx_hal3rcc2f43pll15SingleOutputPll8optimize28_$u7b$$u7b$closure$u7d$$u7d$17h8dd2ccfd2d716f62E+0x4a>
 8004562:	9807      	ldr	r0, [sp, #28]
 8004564:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004566:	9112      	str	r1, [sp, #72]	; 0x48
 8004568:	6840      	ldr	r0, [r0, #4]
 800456a:	6800      	ldr	r0, [r0, #0]
 800456c:	eb01 0050 	add.w	r0, r1, r0, lsr #1
 8004570:	4602      	mov	r2, r0
 8004572:	9205      	str	r2, [sp, #20]
 8004574:	4288      	cmp	r0, r1
 8004576:	d308      	bcc.n	800458a <_ZN13stm32f4xx_hal3rcc2f43pll15SingleOutputPll8optimize28_$u7b$$u7b$closure$u7d$$u7d$17h8dd2ccfd2d716f62E+0x5a>
 8004578:	e001      	b.n	800457e <_ZN13stm32f4xx_hal3rcc2f43pll15SingleOutputPll8optimize28_$u7b$$u7b$closure$u7d$$u7d$17h8dd2ccfd2d716f62E+0x4e>
 800457a:	b016      	add	sp, #88	; 0x58
 800457c:	bd80      	pop	{r7, pc}
 800457e:	9807      	ldr	r0, [sp, #28]
 8004580:	6840      	ldr	r0, [r0, #4]
 8004582:	6800      	ldr	r0, [r0, #0]
 8004584:	9004      	str	r0, [sp, #16]
 8004586:	b1a8      	cbz	r0, 80045b4 <_ZN13stm32f4xx_hal3rcc2f43pll15SingleOutputPll8optimize28_$u7b$$u7b$closure$u7d$$u7d$17h8dd2ccfd2d716f62E+0x84>
 8004588:	e005      	b.n	8004596 <_ZN13stm32f4xx_hal3rcc2f43pll15SingleOutputPll8optimize28_$u7b$$u7b$closure$u7d$$u7d$17h8dd2ccfd2d716f62E+0x66>
 800458a:	f648 5048 	movw	r0, #36168	; 0x8d48
 800458e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8004592:	f003 fd4b 	bl	800802c <_ZN4core9panicking11panic_const24panic_const_add_overflow17h8e8a2d960805aa64E>
 8004596:	9807      	ldr	r0, [sp, #28]
 8004598:	9905      	ldr	r1, [sp, #20]
 800459a:	9a04      	ldr	r2, [sp, #16]
 800459c:	fbb1 f1f2 	udiv	r1, r1, r2
 80045a0:	460a      	mov	r2, r1
 80045a2:	9202      	str	r2, [sp, #8]
 80045a4:	9113      	str	r1, [sp, #76]	; 0x4c
 80045a6:	6840      	ldr	r0, [r0, #4]
 80045a8:	6800      	ldr	r0, [r0, #0]
 80045aa:	fba0 1001 	umull	r1, r0, r0, r1
 80045ae:	9103      	str	r1, [sp, #12]
 80045b0:	b988      	cbnz	r0, 80045d6 <_ZN13stm32f4xx_hal3rcc2f43pll15SingleOutputPll8optimize28_$u7b$$u7b$closure$u7d$$u7d$17h8dd2ccfd2d716f62E+0xa6>
 80045b2:	e005      	b.n	80045c0 <_ZN13stm32f4xx_hal3rcc2f43pll15SingleOutputPll8optimize28_$u7b$$u7b$closure$u7d$$u7d$17h8dd2ccfd2d716f62E+0x90>
 80045b4:	f648 5048 	movw	r0, #36168	; 0x8d48
 80045b8:	f6c0 0000 	movt	r0, #2048	; 0x800
 80045bc:	f003 fd95 	bl	80080ea <_ZN4core9panicking11panic_const23panic_const_div_by_zero17h8da6a53e5835dd9aE>
 80045c0:	9803      	ldr	r0, [sp, #12]
 80045c2:	900b      	str	r0, [sp, #44]	; 0x2c
 80045c4:	f648 5068 	movw	r0, #36200	; 0x8d68
 80045c8:	f6c0 0000 	movt	r0, #2048	; 0x800
 80045cc:	a90b      	add	r1, sp, #44	; 0x2c
 80045ce:	f7fe fa21 	bl	8002a14 <_ZN4core3ops5range25RangeInclusive$LT$Idx$GT$8contains17h735476a0d35cf074E>
 80045d2:	b950      	cbnz	r0, 80045ea <_ZN13stm32f4xx_hal3rcc2f43pll15SingleOutputPll8optimize28_$u7b$$u7b$closure$u7d$$u7d$17h8dd2ccfd2d716f62E+0xba>
 80045d4:	e005      	b.n	80045e2 <_ZN13stm32f4xx_hal3rcc2f43pll15SingleOutputPll8optimize28_$u7b$$u7b$closure$u7d$$u7d$17h8dd2ccfd2d716f62E+0xb2>
 80045d6:	f648 5058 	movw	r0, #36184	; 0x8d58
 80045da:	f6c0 0000 	movt	r0, #2048	; 0x800
 80045de:	f003 fd4b 	bl	8008078 <_ZN4core9panicking11panic_const24panic_const_mul_overflow17hd3d29f8f054ee19bE>
 80045e2:	9908      	ldr	r1, [sp, #32]
 80045e4:	2000      	movs	r0, #0
 80045e6:	6008      	str	r0, [r1, #0]
 80045e8:	e7c7      	b.n	800457a <_ZN13stm32f4xx_hal3rcc2f43pll15SingleOutputPll8optimize28_$u7b$$u7b$closure$u7d$$u7d$17h8dd2ccfd2d716f62E+0x4a>
 80045ea:	9806      	ldr	r0, [sp, #24]
 80045ec:	b178      	cbz	r0, 800460e <_ZN13stm32f4xx_hal3rcc2f43pll15SingleOutputPll8optimize28_$u7b$$u7b$closure$u7d$$u7d$17h8dd2ccfd2d716f62E+0xde>
 80045ee:	e7ff      	b.n	80045f0 <_ZN13stm32f4xx_hal3rcc2f43pll15SingleOutputPll8optimize28_$u7b$$u7b$closure$u7d$$u7d$17h8dd2ccfd2d716f62E+0xc0>
 80045f0:	9907      	ldr	r1, [sp, #28]
 80045f2:	9a06      	ldr	r2, [sp, #24]
 80045f4:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80045f6:	fbb0 f0f2 	udiv	r0, r0, r2
 80045fa:	4602      	mov	r2, r0
 80045fc:	9200      	str	r2, [sp, #0]
 80045fe:	9014      	str	r0, [sp, #80]	; 0x50
 8004600:	6809      	ldr	r1, [r1, #0]
 8004602:	6809      	ldr	r1, [r1, #0]
 8004604:	1a42      	subs	r2, r0, r1
 8004606:	9201      	str	r2, [sp, #4]
 8004608:	4288      	cmp	r0, r1
 800460a:	d621      	bvs.n	8004650 <_ZN13stm32f4xx_hal3rcc2f43pll15SingleOutputPll8optimize28_$u7b$$u7b$closure$u7d$$u7d$17h8dd2ccfd2d716f62E+0x120>
 800460c:	e005      	b.n	800461a <_ZN13stm32f4xx_hal3rcc2f43pll15SingleOutputPll8optimize28_$u7b$$u7b$closure$u7d$$u7d$17h8dd2ccfd2d716f62E+0xea>
 800460e:	f648 5074 	movw	r0, #36212	; 0x8d74
 8004612:	f6c0 0000 	movt	r0, #2048	; 0x800
 8004616:	f003 fd68 	bl	80080ea <_ZN4core9panicking11panic_const23panic_const_div_by_zero17h8da6a53e5835dd9aE>
 800461a:	9801      	ldr	r0, [sp, #4]
 800461c:	f001 ff6d 	bl	80064fa <_ZN4core3num21_$LT$impl$u20$i32$GT$12unsigned_abs17h26784c3876cb9a0eE>
 8004620:	f8dd c008 	ldr.w	ip, [sp, #8]
 8004624:	9b06      	ldr	r3, [sp, #24]
 8004626:	9a00      	ldr	r2, [sp, #0]
 8004628:	9908      	ldr	r1, [sp, #32]
 800462a:	9015      	str	r0, [sp, #84]	; 0x54
 800462c:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
 8004630:	930d      	str	r3, [sp, #52]	; 0x34
 8004632:	920e      	str	r2, [sp, #56]	; 0x38
 8004634:	900f      	str	r0, [sp, #60]	; 0x3c
 8004636:	980c      	ldr	r0, [sp, #48]	; 0x30
 8004638:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800463a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800463c:	f8dd c03c 	ldr.w	ip, [sp, #60]	; 0x3c
 8004640:	f8c1 c010 	str.w	ip, [r1, #16]
 8004644:	60cb      	str	r3, [r1, #12]
 8004646:	608a      	str	r2, [r1, #8]
 8004648:	6048      	str	r0, [r1, #4]
 800464a:	2001      	movs	r0, #1
 800464c:	6008      	str	r0, [r1, #0]
 800464e:	e794      	b.n	800457a <_ZN13stm32f4xx_hal3rcc2f43pll15SingleOutputPll8optimize28_$u7b$$u7b$closure$u7d$$u7d$17h8dd2ccfd2d716f62E+0x4a>
 8004650:	f648 5084 	movw	r0, #36228	; 0x8d84
 8004654:	f6c0 0000 	movt	r0, #2048	; 0x800
 8004658:	f003 fcfb 	bl	8008052 <_ZN4core9panicking11panic_const24panic_const_sub_overflow17h655aa7502feebde5E>

0800465c <_ZN13stm32f4xx_hal3rcc2f43pll15SingleOutputPll8optimize28_$u7b$$u7b$closure$u7d$$u7d$17h11d8120a2e2b5cebE>:
 800465c:	b083      	sub	sp, #12
 800465e:	9000      	str	r0, [sp, #0]
 8004660:	9101      	str	r1, [sp, #4]
 8004662:	f101 000c 	add.w	r0, r1, #12
 8004666:	9002      	str	r0, [sp, #8]
 8004668:	68c8      	ldr	r0, [r1, #12]
 800466a:	b003      	add	sp, #12
 800466c:	4770      	bx	lr

0800466e <_ZN82_$LT$stm32f4xx_hal..rcc..f4..APB2$u20$as$u20$stm32f4xx_hal..rcc..BusTimerClock$GT$11timer_clock17hea3401f261d2f232E>:
 800466e:	b081      	sub	sp, #4
 8004670:	9000      	str	r0, [sp, #0]
 8004672:	6a00      	ldr	r0, [r0, #32]
 8004674:	b001      	add	sp, #4
 8004676:	4770      	bx	lr

08004678 <_ZN13stm32f4xx_hal3rcc2f44CFGR7use_hse17hfb2304ed435b664bE>:
 8004678:	b5d0      	push	{r4, r6, r7, lr}
 800467a:	af02      	add	r7, sp, #8
 800467c:	b086      	sub	sp, #24
 800467e:	9101      	str	r1, [sp, #4]
 8004680:	9002      	str	r0, [sp, #8]
 8004682:	9203      	str	r2, [sp, #12]
 8004684:	a803      	add	r0, sp, #12
 8004686:	f002 f8e5 	bl	8006854 <_ZN5fugit4rate23Rate$LT$u32$C$_$C$_$GT$3raw17h22158c4a3151c800E>
 800468a:	9901      	ldr	r1, [sp, #4]
 800468c:	4602      	mov	r2, r0
 800468e:	9802      	ldr	r0, [sp, #8]
 8004690:	9205      	str	r2, [sp, #20]
 8004692:	2201      	movs	r2, #1
 8004694:	9204      	str	r2, [sp, #16]
 8004696:	9b04      	ldr	r3, [sp, #16]
 8004698:	9a05      	ldr	r2, [sp, #20]
 800469a:	600b      	str	r3, [r1, #0]
 800469c:	604a      	str	r2, [r1, #4]
 800469e:	e8b1 501c 	ldmia.w	r1!, {r2, r3, r4, ip, lr}
 80046a2:	e8a0 501c 	stmia.w	r0!, {r2, r3, r4, ip, lr}
 80046a6:	e8b1 501c 	ldmia.w	r1!, {r2, r3, r4, ip, lr}
 80046aa:	e8a0 501c 	stmia.w	r0!, {r2, r3, r4, ip, lr}
 80046ae:	e891 501c 	ldmia.w	r1, {r2, r3, r4, ip, lr}
 80046b2:	e880 501c 	stmia.w	r0, {r2, r3, r4, ip, lr}
 80046b6:	b006      	add	sp, #24
 80046b8:	bdd0      	pop	{r4, r6, r7, pc}

080046ba <_ZN13stm32f4xx_hal3rcc2f44CFGR10i2s_clocks17h0ffe4ef3e703c499E>:
 80046ba:	b580      	push	{r7, lr}
 80046bc:	466f      	mov	r7, sp
 80046be:	b086      	sub	sp, #24
 80046c0:	9100      	str	r1, [sp, #0]
 80046c2:	9001      	str	r0, [sp, #4]
 80046c4:	9105      	str	r1, [sp, #20]
 80046c6:	f101 0030 	add.w	r0, r1, #48	; 0x30
 80046ca:	f002 f9aa 	bl	8006a22 <_ZN4core6option15Option$LT$T$GT$7is_some17hddefbe0b07295f1aE>
 80046ce:	b920      	cbnz	r0, 80046da <_ZN13stm32f4xx_hal3rcc2f44CFGR10i2s_clocks17h0ffe4ef3e703c499E+0x20>
 80046d0:	e7ff      	b.n	80046d2 <_ZN13stm32f4xx_hal3rcc2f44CFGR10i2s_clocks17h0ffe4ef3e703c499E+0x18>
 80046d2:	2000      	movs	r0, #0
 80046d4:	f807 0c0d 	strb.w	r0, [r7, #-13]
 80046d8:	e008      	b.n	80046ec <_ZN13stm32f4xx_hal3rcc2f44CFGR10i2s_clocks17h0ffe4ef3e703c499E+0x32>
 80046da:	9900      	ldr	r1, [sp, #0]
 80046dc:	f101 0030 	add.w	r0, r1, #48	; 0x30
 80046e0:	3128      	adds	r1, #40	; 0x28
 80046e2:	f002 f9ec 	bl	8006abe <_ZN70_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17h324e333d93775e6cE>
 80046e6:	f807 0c0d 	strb.w	r0, [r7, #-13]
 80046ea:	e7ff      	b.n	80046ec <_ZN13stm32f4xx_hal3rcc2f44CFGR10i2s_clocks17h0ffe4ef3e703c499E+0x32>
 80046ec:	f817 0c0d 	ldrb.w	r0, [r7, #-13]
 80046f0:	07c0      	lsls	r0, r0, #31
 80046f2:	b930      	cbnz	r0, 8004702 <_ZN13stm32f4xx_hal3rcc2f44CFGR10i2s_clocks17h0ffe4ef3e703c499E+0x48>
 80046f4:	e7ff      	b.n	80046f6 <_ZN13stm32f4xx_hal3rcc2f44CFGR10i2s_clocks17h0ffe4ef3e703c499E+0x3c>
 80046f6:	9800      	ldr	r0, [sp, #0]
 80046f8:	6b01      	ldr	r1, [r0, #48]	; 0x30
 80046fa:	6b40      	ldr	r0, [r0, #52]	; 0x34
 80046fc:	9103      	str	r1, [sp, #12]
 80046fe:	9004      	str	r0, [sp, #16]
 8004700:	e002      	b.n	8004708 <_ZN13stm32f4xx_hal3rcc2f44CFGR10i2s_clocks17h0ffe4ef3e703c499E+0x4e>
 8004702:	2000      	movs	r0, #0
 8004704:	9003      	str	r0, [sp, #12]
 8004706:	e7ff      	b.n	8004708 <_ZN13stm32f4xx_hal3rcc2f44CFGR10i2s_clocks17h0ffe4ef3e703c499E+0x4e>
 8004708:	9901      	ldr	r1, [sp, #4]
 800470a:	f817 3c0d 	ldrb.w	r3, [r7, #-13]
 800470e:	9a03      	ldr	r2, [sp, #12]
 8004710:	9804      	ldr	r0, [sp, #16]
 8004712:	f003 0301 	and.w	r3, r3, #1
 8004716:	720b      	strb	r3, [r1, #8]
 8004718:	600a      	str	r2, [r1, #0]
 800471a:	6048      	str	r0, [r1, #4]
 800471c:	b006      	add	sp, #24
 800471e:	bd80      	pop	{r7, pc}

08004720 <_ZN13stm32f4xx_hal3rcc2f44CFGR11flash_setup17h01023dd7c161f6d9E>:
 8004720:	b580      	push	{r7, lr}
 8004722:	466f      	mov	r7, sp
 8004724:	b094      	sub	sp, #80	; 0x50
 8004726:	9005      	str	r0, [sp, #20]
 8004728:	f24c 3080 	movw	r0, #50048	; 0xc380
 800472c:	f2c0 10c9 	movt	r0, #457	; 0x1c9
 8004730:	9006      	str	r0, [sp, #24]
 8004732:	f643 4000 	movw	r0, #15360	; 0x3c00
 8004736:	f2c4 0002 	movt	r0, #16386	; 0x4002
 800473a:	9004      	str	r0, [sp, #16]
 800473c:	9007      	str	r0, [sp, #28]
 800473e:	900e      	str	r0, [sp, #56]	; 0x38
 8004740:	900a      	str	r0, [sp, #40]	; 0x28
 8004742:	a905      	add	r1, sp, #20
 8004744:	9103      	str	r1, [sp, #12]
 8004746:	910b      	str	r1, [sp, #44]	; 0x2c
 8004748:	a906      	add	r1, sp, #24
 800474a:	9102      	str	r1, [sp, #8]
 800474c:	910c      	str	r1, [sp, #48]	; 0x30
 800474e:	900f      	str	r0, [sp, #60]	; 0x3c
 8004750:	9010      	str	r0, [sp, #64]	; 0x40
 8004752:	f002 fa45 	bl	8006be0 <_ZN4core3ptr13read_volatile17hee64c5a39ad146b0E>
 8004756:	9000      	str	r0, [sp, #0]
 8004758:	900d      	str	r0, [sp, #52]	; 0x34
 800475a:	9008      	str	r0, [sp, #32]
 800475c:	2000      	movs	r0, #0
 800475e:	9001      	str	r0, [sp, #4]
 8004760:	f7fe facd 	bl	8002cfe <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17h93a5eb9aded375c2E>
 8004764:	4601      	mov	r1, r0
 8004766:	9800      	ldr	r0, [sp, #0]
 8004768:	f7fe fad4 	bl	8002d14 <_ZN46_$LT$u32$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h7c551695950cc3a9E>
 800476c:	9901      	ldr	r1, [sp, #4]
 800476e:	f7fe facb 	bl	8002d08 <_ZN45_$LT$u32$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h3a35f378c4a4a0e5E>
 8004772:	9902      	ldr	r1, [sp, #8]
 8004774:	4602      	mov	r2, r0
 8004776:	9803      	ldr	r0, [sp, #12]
 8004778:	9209      	str	r2, [sp, #36]	; 0x24
 800477a:	aa08      	add	r2, sp, #32
 800477c:	ab09      	add	r3, sp, #36	; 0x24
 800477e:	f000 f80a 	bl	8004796 <_ZN13stm32f4xx_hal3rcc2f44CFGR11flash_setup28_$u7b$$u7b$closure$u7d$$u7d$17hdd49c956588b5674E>
 8004782:	4601      	mov	r1, r0
 8004784:	9804      	ldr	r0, [sp, #16]
 8004786:	6809      	ldr	r1, [r1, #0]
 8004788:	9011      	str	r0, [sp, #68]	; 0x44
 800478a:	9112      	str	r1, [sp, #72]	; 0x48
 800478c:	9013      	str	r0, [sp, #76]	; 0x4c
 800478e:	f002 fa98 	bl	8006cc2 <_ZN4core3ptr14write_volatile17hc6769b4b417bf8b9E>
 8004792:	b014      	add	sp, #80	; 0x50
 8004794:	bd80      	pop	{r7, pc}

08004796 <_ZN13stm32f4xx_hal3rcc2f44CFGR11flash_setup28_$u7b$$u7b$closure$u7d$$u7d$17hdd49c956588b5674E>:
 8004796:	b580      	push	{r7, lr}
 8004798:	466f      	mov	r7, sp
 800479a:	b0a6      	sub	sp, #152	; 0x98
 800479c:	9309      	str	r3, [sp, #36]	; 0x24
 800479e:	900d      	str	r0, [sp, #52]	; 0x34
 80047a0:	910e      	str	r1, [sp, #56]	; 0x38
 80047a2:	920f      	str	r2, [sp, #60]	; 0x3c
 80047a4:	9310      	str	r3, [sp, #64]	; 0x40
 80047a6:	9323      	str	r3, [sp, #140]	; 0x8c
 80047a8:	9324      	str	r3, [sp, #144]	; 0x90
 80047aa:	2000      	movs	r0, #0
 80047ac:	f807 0c02 	strb.w	r0, [r7, #-2]
 80047b0:	930a      	str	r3, [sp, #40]	; 0x28
 80047b2:	900b      	str	r0, [sp, #44]	; 0x2c
 80047b4:	980d      	ldr	r0, [sp, #52]	; 0x34
 80047b6:	6800      	ldr	r0, [r0, #0]
 80047b8:	1e41      	subs	r1, r0, #1
 80047ba:	910c      	str	r1, [sp, #48]	; 0x30
 80047bc:	b130      	cbz	r0, 80047cc <_ZN13stm32f4xx_hal3rcc2f44CFGR11flash_setup28_$u7b$$u7b$closure$u7d$$u7d$17hdd49c956588b5674E+0x36>
 80047be:	e7ff      	b.n	80047c0 <_ZN13stm32f4xx_hal3rcc2f44CFGR11flash_setup28_$u7b$$u7b$closure$u7d$$u7d$17hdd49c956588b5674E+0x2a>
 80047c0:	980e      	ldr	r0, [sp, #56]	; 0x38
 80047c2:	6800      	ldr	r0, [r0, #0]
 80047c4:	9008      	str	r0, [sp, #32]
 80047c6:	2800      	cmp	r0, #0
 80047c8:	d075      	beq.n	80048b6 <_ZN13stm32f4xx_hal3rcc2f44CFGR11flash_setup28_$u7b$$u7b$closure$u7d$$u7d$17hdd49c956588b5674E+0x120>
 80047ca:	e005      	b.n	80047d8 <_ZN13stm32f4xx_hal3rcc2f44CFGR11flash_setup28_$u7b$$u7b$closure$u7d$$u7d$17hdd49c956588b5674E+0x42>
 80047cc:	f648 6000 	movw	r0, #36352	; 0x8e00
 80047d0:	f6c0 0000 	movt	r0, #2048	; 0x800
 80047d4:	f003 fc3d 	bl	8008052 <_ZN4core9panicking11panic_const24panic_const_sub_overflow17h655aa7502feebde5E>
 80047d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80047da:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80047dc:	980c      	ldr	r0, [sp, #48]	; 0x30
 80047de:	9b08      	ldr	r3, [sp, #32]
 80047e0:	fbb0 f0f3 	udiv	r0, r0, r3
 80047e4:	9001      	str	r0, [sp, #4]
 80047e6:	9217      	str	r2, [sp, #92]	; 0x5c
 80047e8:	f88d 1060 	strb.w	r1, [sp, #96]	; 0x60
 80047ec:	f807 0c31 	strb.w	r0, [r7, #-49]
 80047f0:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80047f2:	9000      	str	r0, [sp, #0]
 80047f4:	f002 f847 	bl	8006886 <_ZN15stm32f4_staging7generic8mask_u3217h3038667370972b0dE>
 80047f8:	f89d 1060 	ldrb.w	r1, [sp, #96]	; 0x60
 80047fc:	f7fe fc8a 	bl	8003114 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17he88f88cde4877b76E>
 8004800:	f7fe fa7d 	bl	8002cfe <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17h93a5eb9aded375c2E>
 8004804:	4601      	mov	r1, r0
 8004806:	9800      	ldr	r0, [sp, #0]
 8004808:	f7fe fc7a 	bl	8003100 <_ZN52_$LT$u32$u20$as$u20$core..ops..bit..BitAndAssign$GT$13bitand_assign17he37a4b1b0d600295E>
 800480c:	9801      	ldr	r0, [sp, #4]
 800480e:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8004810:	9103      	str	r1, [sp, #12]
 8004812:	f807 0c01 	strb.w	r0, [r7, #-1]
 8004816:	b2c0      	uxtb	r0, r0
 8004818:	9002      	str	r0, [sp, #8]
 800481a:	f002 f834 	bl	8006886 <_ZN15stm32f4_staging7generic8mask_u3217h3038667370972b0dE>
 800481e:	4601      	mov	r1, r0
 8004820:	9802      	ldr	r0, [sp, #8]
 8004822:	f7fe fa77 	bl	8002d14 <_ZN46_$LT$u32$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h7c551695950cc3a9E>
 8004826:	f89d 1060 	ldrb.w	r1, [sp, #96]	; 0x60
 800482a:	f7fe fc73 	bl	8003114 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17he88f88cde4877b76E>
 800482e:	4601      	mov	r1, r0
 8004830:	9803      	ldr	r0, [sp, #12]
 8004832:	f7fe fc5b 	bl	80030ec <_ZN51_$LT$u32$u20$as$u20$core..ops..bit..BitOrAssign$GT$12bitor_assign17h820a7342ebe794ceE>
 8004836:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004838:	9120      	str	r1, [sp, #128]	; 0x80
 800483a:	9121      	str	r1, [sp, #132]	; 0x84
 800483c:	2008      	movs	r0, #8
 800483e:	f807 0c0d 	strb.w	r0, [r7, #-13]
 8004842:	9113      	str	r1, [sp, #76]	; 0x4c
 8004844:	f88d 0050 	strb.w	r0, [sp, #80]	; 0x50
 8004848:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800484a:	9004      	str	r0, [sp, #16]
 800484c:	f89d 1050 	ldrb.w	r1, [sp, #80]	; 0x50
 8004850:	2001      	movs	r0, #1
 8004852:	9006      	str	r0, [sp, #24]
 8004854:	f7fe fc5e 	bl	8003114 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17he88f88cde4877b76E>
 8004858:	4601      	mov	r1, r0
 800485a:	9804      	ldr	r0, [sp, #16]
 800485c:	f7fe fc46 	bl	80030ec <_ZN51_$LT$u32$u20$as$u20$core..ops..bit..BitOrAssign$GT$12bitor_assign17h820a7342ebe794ceE>
 8004860:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004862:	9806      	ldr	r0, [sp, #24]
 8004864:	921d      	str	r2, [sp, #116]	; 0x74
 8004866:	921e      	str	r2, [sp, #120]	; 0x78
 8004868:	2109      	movs	r1, #9
 800486a:	f807 1c19 	strb.w	r1, [r7, #-25]
 800486e:	9211      	str	r2, [sp, #68]	; 0x44
 8004870:	f88d 1048 	strb.w	r1, [sp, #72]	; 0x48
 8004874:	9911      	ldr	r1, [sp, #68]	; 0x44
 8004876:	9105      	str	r1, [sp, #20]
 8004878:	f89d 1048 	ldrb.w	r1, [sp, #72]	; 0x48
 800487c:	f7fe fc4a 	bl	8003114 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17he88f88cde4877b76E>
 8004880:	4601      	mov	r1, r0
 8004882:	9805      	ldr	r0, [sp, #20]
 8004884:	f7fe fc32 	bl	80030ec <_ZN51_$LT$u32$u20$as$u20$core..ops..bit..BitOrAssign$GT$12bitor_assign17h820a7342ebe794ceE>
 8004888:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800488a:	9806      	ldr	r0, [sp, #24]
 800488c:	921a      	str	r2, [sp, #104]	; 0x68
 800488e:	921b      	str	r2, [sp, #108]	; 0x6c
 8004890:	210a      	movs	r1, #10
 8004892:	f807 1c25 	strb.w	r1, [r7, #-37]
 8004896:	9215      	str	r2, [sp, #84]	; 0x54
 8004898:	f88d 1058 	strb.w	r1, [sp, #88]	; 0x58
 800489c:	9915      	ldr	r1, [sp, #84]	; 0x54
 800489e:	9107      	str	r1, [sp, #28]
 80048a0:	f89d 1058 	ldrb.w	r1, [sp, #88]	; 0x58
 80048a4:	f7fe fc36 	bl	8003114 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17he88f88cde4877b76E>
 80048a8:	4601      	mov	r1, r0
 80048aa:	9807      	ldr	r0, [sp, #28]
 80048ac:	f7fe fc1e 	bl	80030ec <_ZN51_$LT$u32$u20$as$u20$core..ops..bit..BitOrAssign$GT$12bitor_assign17h820a7342ebe794ceE>
 80048b0:	9815      	ldr	r0, [sp, #84]	; 0x54
 80048b2:	b026      	add	sp, #152	; 0x98
 80048b4:	bd80      	pop	{r7, pc}
 80048b6:	f648 6010 	movw	r0, #36368	; 0x8e10
 80048ba:	f6c0 0000 	movt	r0, #2048	; 0x800
 80048be:	f003 fc14 	bl	80080ea <_ZN4core9panicking11panic_const23panic_const_div_by_zero17h8da6a53e5835dd9aE>

080048c2 <_ZN13stm32f4xx_hal3rcc2f44CFGR6freeze17h1ddbc18e37cc437aE>:
 80048c2:	b580      	push	{r7, lr}
 80048c4:	466f      	mov	r7, sp
 80048c6:	2200      	movs	r2, #0
 80048c8:	f000 f801 	bl	80048ce <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E>
 80048cc:	bd80      	pop	{r7, pc}

080048ce <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E>:
 80048ce:	b5f0      	push	{r4, r5, r6, r7, lr}
 80048d0:	af03      	add	r7, sp, #12
 80048d2:	e92d 0b00 	stmdb	sp!, {r8, r9, fp}
 80048d6:	f5ad 7d54 	sub.w	sp, sp, #848	; 0x350
 80048da:	9134      	str	r1, [sp, #208]	; 0xd0
 80048dc:	902c      	str	r0, [sp, #176]	; 0xb0
 80048de:	4610      	mov	r0, r2
 80048e0:	902d      	str	r0, [sp, #180]	; 0xb4
 80048e2:	f88d 218f 	strb.w	r2, [sp, #399]	; 0x18f
 80048e6:	f643 0000 	movw	r0, #14336	; 0x3800
 80048ea:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80048ee:	9064      	str	r0, [sp, #400]	; 0x190
 80048f0:	6808      	ldr	r0, [r1, #0]
 80048f2:	6849      	ldr	r1, [r1, #4]
 80048f4:	f242 4200 	movw	r2, #9216	; 0x2400
 80048f8:	f2c0 02f4 	movt	r2, #244	; 0xf4
 80048fc:	f002 f8a5 	bl	8006a4a <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h0dc825aa4674f653E>
 8004900:	9934      	ldr	r1, [sp, #208]	; 0xd0
 8004902:	4602      	mov	r2, r0
 8004904:	9231      	str	r2, [sp, #196]	; 0xc4
 8004906:	9265      	str	r2, [sp, #404]	; 0x194
 8004908:	6a08      	ldr	r0, [r1, #32]
 800490a:	6a49      	ldr	r1, [r1, #36]	; 0x24
 800490c:	f002 f89d 	bl	8006a4a <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h0dc825aa4674f653E>
 8004910:	4601      	mov	r1, r0
 8004912:	9831      	ldr	r0, [sp, #196]	; 0xc4
 8004914:	460a      	mov	r2, r1
 8004916:	922e      	str	r2, [sp, #184]	; 0xb8
 8004918:	9166      	str	r1, [sp, #408]	; 0x198
 800491a:	1a08      	subs	r0, r1, r0
 800491c:	bf18      	it	ne
 800491e:	2001      	movne	r0, #1
 8004920:	f88d 00f3 	strb.w	r0, [sp, #243]	; 0xf3
 8004924:	f89d 00f3 	ldrb.w	r0, [sp, #243]	; 0xf3
 8004928:	f000 0001 	and.w	r0, r0, #1
 800492c:	f001 ff6c 	bl	8006808 <_ZN4core4bool22_$LT$impl$u20$bool$GT$9then_some17h50148f3eed62ec4fE>
 8004930:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8004932:	4602      	mov	r2, r0
 8004934:	922f      	str	r2, [sp, #188]	; 0xbc
 8004936:	4608      	mov	r0, r1
 8004938:	9934      	ldr	r1, [sp, #208]	; 0xd0
 800493a:	9030      	str	r0, [sp, #192]	; 0xc0
 800493c:	91d0      	str	r1, [sp, #832]	; 0x340
 800493e:	93d1      	str	r3, [sp, #836]	; 0x344
 8004940:	92d2      	str	r2, [sp, #840]	; 0x348
 8004942:	90d3      	str	r0, [sp, #844]	; 0x34c
 8004944:	a8c2      	add	r0, sp, #776	; 0x308
 8004946:	9035      	str	r0, [sp, #212]	; 0xd4
 8004948:	f7ff feb7 	bl	80046ba <_ZN13stm32f4xx_hal3rcc2f44CFGR10i2s_clocks17h0ffe4ef3e703c499E>
 800494c:	9834      	ldr	r0, [sp, #208]	; 0xd0
 800494e:	f002 f868 	bl	8006a22 <_ZN4core6option15Option$LT$T$GT$7is_some17hddefbe0b07295f1aE>
 8004952:	9b2f      	ldr	r3, [sp, #188]	; 0xbc
 8004954:	9931      	ldr	r1, [sp, #196]	; 0xc4
 8004956:	f8dd c0d0 	ldr.w	ip, [sp, #208]	; 0xd0
 800495a:	4602      	mov	r2, r0
 800495c:	9830      	ldr	r0, [sp, #192]	; 0xc0
 800495e:	f89c c039 	ldrb.w	ip, [ip, #57]	; 0x39
 8004962:	f00c 0e01 	and.w	lr, ip, #1
 8004966:	46ec      	mov	ip, sp
 8004968:	f8cc e004 	str.w	lr, [ip, #4]
 800496c:	f8cc 0000 	str.w	r0, [ip]
 8004970:	a8c5      	add	r0, sp, #788	; 0x314
 8004972:	9032      	str	r0, [sp, #200]	; 0xc8
 8004974:	f7fe ff65 	bl	8003842 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll10fast_setup17h69a62d1d847d7033E>
 8004978:	9832      	ldr	r0, [sp, #200]	; 0xc8
 800497a:	f7fe ff4b 	bl	8003814 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll1m17hefa8e6041abc7eebE>
 800497e:	4602      	mov	r2, r0
 8004980:	460b      	mov	r3, r1
 8004982:	9931      	ldr	r1, [sp, #196]	; 0xc4
 8004984:	98c2      	ldr	r0, [sp, #776]	; 0x308
 8004986:	f8dd e30c 	ldr.w	lr, [sp, #780]	; 0x30c
 800498a:	46ec      	mov	ip, sp
 800498c:	f8cc e004 	str.w	lr, [ip, #4]
 8004990:	f8cc 0000 	str.w	r0, [ip]
 8004994:	a8ca      	add	r0, sp, #808	; 0x328
 8004996:	9033      	str	r0, [sp, #204]	; 0xcc
 8004998:	f7ff fbe1 	bl	800415e <_ZN13stm32f4xx_hal3rcc2f43pll6I2sPll14setup_shared_m17ha46cb50acda429c0E>
 800499c:	9832      	ldr	r0, [sp, #200]	; 0xc8
 800499e:	f7fe fef9 	bl	8003794 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll7use_pll17h62245f7975d7735cE>
 80049a2:	4601      	mov	r1, r0
 80049a4:	9832      	ldr	r0, [sp, #200]	; 0xc8
 80049a6:	913b      	str	r1, [sp, #236]	; 0xec
 80049a8:	f7fe ff08 	bl	80037bc <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll9pllsysclk17h8a7ba44a578ae4d8E>
 80049ac:	4602      	mov	r2, r0
 80049ae:	9832      	ldr	r0, [sp, #200]	; 0xc8
 80049b0:	9236      	str	r2, [sp, #216]	; 0xd8
 80049b2:	9137      	str	r1, [sp, #220]	; 0xdc
 80049b4:	f7fe ff17 	bl	80037e6 <_ZN13stm32f4xx_hal3rcc2f43pll7MainPll8pll48clk17h6f5d858ac2a17915E>
 80049b8:	4602      	mov	r2, r0
 80049ba:	9833      	ldr	r0, [sp, #204]	; 0xcc
 80049bc:	9238      	str	r2, [sp, #224]	; 0xe0
 80049be:	9139      	str	r1, [sp, #228]	; 0xe4
 80049c0:	f7ff fb27 	bl	8004012 <_ZN13stm32f4xx_hal3rcc2f43pll6I2sPll7use_pll17h833243a1f400a7b2E>
 80049c4:	4601      	mov	r1, r0
 80049c6:	9833      	ldr	r0, [sp, #204]	; 0xcc
 80049c8:	913a      	str	r1, [sp, #232]	; 0xe8
 80049ca:	f7ff fb35 	bl	8004038 <_ZN13stm32f4xx_hal3rcc2f43pll6I2sPll9plli2sclk17h212080b2146a0cd4E>
 80049ce:	f8dd c0d0 	ldr.w	ip, [sp, #208]	; 0xd0
 80049d2:	4602      	mov	r2, r0
 80049d4:	460b      	mov	r3, r1
 80049d6:	9935      	ldr	r1, [sp, #212]	; 0xd4
 80049d8:	f8dc 0028 	ldr.w	r0, [ip, #40]	; 0x28
 80049dc:	f8dc e02c 	ldr.w	lr, [ip, #44]	; 0x2c
 80049e0:	46ec      	mov	ip, sp
 80049e2:	f8cc e004 	str.w	lr, [ip, #4]
 80049e6:	f8cc 0000 	str.w	r0, [ip]
 80049ea:	a8cd      	add	r0, sp, #820	; 0x334
 80049ec:	f000 fe2a 	bl	8005644 <_ZN13stm32f4xx_hal3rcc2f49I2sClocks4real17h71ec7e75ae037c80E>
 80049f0:	f8dd c0d8 	ldr.w	ip, [sp, #216]	; 0xd8
 80049f4:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 80049f6:	9a38      	ldr	r2, [sp, #224]	; 0xe0
 80049f8:	9939      	ldr	r1, [sp, #228]	; 0xe4
 80049fa:	983a      	ldr	r0, [sp, #232]	; 0xe8
 80049fc:	f8dd e0ec 	ldr.w	lr, [sp, #236]	; 0xec
 8004a00:	f88d e110 	strb.w	lr, [sp, #272]	; 0x110
 8004a04:	f8cd c0f4 	str.w	ip, [sp, #244]	; 0xf4
 8004a08:	933e      	str	r3, [sp, #248]	; 0xf8
 8004a0a:	923f      	str	r2, [sp, #252]	; 0xfc
 8004a0c:	9140      	str	r1, [sp, #256]	; 0x100
 8004a0e:	f88d 0111 	strb.w	r0, [sp, #273]	; 0x111
 8004a12:	98cd      	ldr	r0, [sp, #820]	; 0x334
 8004a14:	99ce      	ldr	r1, [sp, #824]	; 0x338
 8004a16:	9acf      	ldr	r2, [sp, #828]	; 0x33c
 8004a18:	9243      	str	r2, [sp, #268]	; 0x10c
 8004a1a:	9142      	str	r1, [sp, #264]	; 0x108
 8004a1c:	9041      	str	r0, [sp, #260]	; 0x104
 8004a1e:	f89d 00f3 	ldrb.w	r0, [sp, #243]	; 0xf3
 8004a22:	07c0      	lsls	r0, r0, #31
 8004a24:	b918      	cbnz	r0, 8004a2e <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x160>
 8004a26:	e7ff      	b.n	8004a28 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x15a>
 8004a28:	982e      	ldr	r0, [sp, #184]	; 0xb8
 8004a2a:	9045      	str	r0, [sp, #276]	; 0x114
 8004a2c:	e010      	b.n	8004a50 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x182>
 8004a2e:	993d      	ldr	r1, [sp, #244]	; 0xf4
 8004a30:	983e      	ldr	r0, [sp, #248]	; 0xf8
 8004a32:	919f      	str	r1, [sp, #636]	; 0x27c
 8004a34:	90a0      	str	r0, [sp, #640]	; 0x280
 8004a36:	989f      	ldr	r0, [sp, #636]	; 0x27c
 8004a38:	b930      	cbnz	r0, 8004a48 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x17a>
 8004a3a:	e7ff      	b.n	8004a3c <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x16e>
 8004a3c:	f648 6020 	movw	r0, #36384	; 0x8e20
 8004a40:	f6c0 0000 	movt	r0, #2048	; 0x800
 8004a44:	f002 fa4f 	bl	8006ee6 <_ZN4core6option13unwrap_failed17he8f5396282508463E>
 8004a48:	98a0      	ldr	r0, [sp, #640]	; 0x280
 8004a4a:	90a1      	str	r0, [sp, #644]	; 0x284
 8004a4c:	9045      	str	r0, [sp, #276]	; 0x114
 8004a4e:	e7ff      	b.n	8004a50 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x182>
 8004a50:	982d      	ldr	r0, [sp, #180]	; 0xb4
 8004a52:	07c0      	lsls	r0, r0, #31
 8004a54:	b928      	cbnz	r0, 8004a62 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x194>
 8004a56:	e7ff      	b.n	8004a58 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x18a>
 8004a58:	f89d 00f3 	ldrb.w	r0, [sp, #243]	; 0xf3
 8004a5c:	07c0      	lsls	r0, r0, #31
 8004a5e:	b980      	cbnz	r0, 8004a82 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x1b4>
 8004a60:	e7ff      	b.n	8004a62 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x194>
 8004a62:	9934      	ldr	r1, [sp, #208]	; 0xd0
 8004a64:	6888      	ldr	r0, [r1, #8]
 8004a66:	68c9      	ldr	r1, [r1, #12]
 8004a68:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8004a6a:	f001 ffee 	bl	8006a4a <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h0dc825aa4674f653E>
 8004a6e:	4601      	mov	r1, r0
 8004a70:	912a      	str	r1, [sp, #168]	; 0xa8
 8004a72:	9067      	str	r0, [sp, #412]	; 0x19c
 8004a74:	9945      	ldr	r1, [sp, #276]	; 0x114
 8004a76:	4408      	add	r0, r1
 8004a78:	4602      	mov	r2, r0
 8004a7a:	922b      	str	r2, [sp, #172]	; 0xac
 8004a7c:	4288      	cmp	r0, r1
 8004a7e:	d31a      	bcc.n	8004ab6 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x1e8>
 8004a80:	e014      	b.n	8004aac <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x1de>
 8004a82:	f648 6030 	movw	r0, #36400	; 0x8e30
 8004a86:	f6c0 0000 	movt	r0, #2048	; 0x800
 8004a8a:	a945      	add	r1, sp, #276	; 0x114
 8004a8c:	f7fd ffc2 	bl	8002a14 <_ZN4core3ops5range25RangeInclusive$LT$Idx$GT$8contains17h735476a0d35cf074E>
 8004a90:	2800      	cmp	r0, #0
 8004a92:	d1e6      	bne.n	8004a62 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x194>
 8004a94:	e7ff      	b.n	8004a96 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x1c8>
 8004a96:	f648 603c 	movw	r0, #36412	; 0x8e3c
 8004a9a:	f6c0 0000 	movt	r0, #2048	; 0x800
 8004a9e:	f648 6298 	movw	r2, #36504	; 0x8e98
 8004aa2:	f6c0 0200 	movt	r2, #2048	; 0x800
 8004aa6:	215c      	movs	r1, #92	; 0x5c
 8004aa8:	f002 fa62 	bl	8006f70 <_ZN4core9panicking5panic17h3d328557175627ceE>
 8004aac:	982b      	ldr	r0, [sp, #172]	; 0xac
 8004aae:	1e41      	subs	r1, r0, #1
 8004ab0:	9129      	str	r1, [sp, #164]	; 0xa4
 8004ab2:	b148      	cbz	r0, 8004ac8 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x1fa>
 8004ab4:	e005      	b.n	8004ac2 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x1f4>
 8004ab6:	f648 60a8 	movw	r0, #36520	; 0x8ea8
 8004aba:	f6c0 0000 	movt	r0, #2048	; 0x800
 8004abe:	f003 fab5 	bl	800802c <_ZN4core9panicking11panic_const24panic_const_add_overflow17h8e8a2d960805aa64E>
 8004ac2:	982a      	ldr	r0, [sp, #168]	; 0xa8
 8004ac4:	b1b0      	cbz	r0, 8004af4 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x226>
 8004ac6:	e005      	b.n	8004ad4 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x206>
 8004ac8:	f648 60b8 	movw	r0, #36536	; 0x8eb8
 8004acc:	f6c0 0000 	movt	r0, #2048	; 0x800
 8004ad0:	f003 fabf 	bl	8008052 <_ZN4core9panicking11panic_const24panic_const_sub_overflow17h655aa7502feebde5E>
 8004ad4:	9829      	ldr	r0, [sp, #164]	; 0xa4
 8004ad6:	992a      	ldr	r1, [sp, #168]	; 0xa8
 8004ad8:	fbb0 f0f1 	udiv	r0, r0, r1
 8004adc:	4601      	mov	r1, r0
 8004ade:	9128      	str	r1, [sp, #160]	; 0xa0
 8004ae0:	b190      	cbz	r0, 8004b08 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x23a>
 8004ae2:	e7ff      	b.n	8004ae4 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x216>
 8004ae4:	9828      	ldr	r0, [sp, #160]	; 0xa0
 8004ae6:	2801      	cmp	r0, #1
 8004ae8:	d019      	beq.n	8004b1e <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x250>
 8004aea:	e7ff      	b.n	8004aec <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x21e>
 8004aec:	9828      	ldr	r0, [sp, #160]	; 0xa0
 8004aee:	2802      	cmp	r0, #2
 8004af0:	d01f      	beq.n	8004b32 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x264>
 8004af2:	e005      	b.n	8004b00 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x232>
 8004af4:	f648 60b8 	movw	r0, #36536	; 0x8eb8
 8004af8:	f6c0 0000 	movt	r0, #2048	; 0x800
 8004afc:	f003 faf5 	bl	80080ea <_ZN4core9panicking11panic_const23panic_const_div_by_zero17h8da6a53e5835dd9aE>
 8004b00:	9828      	ldr	r0, [sp, #160]	; 0xa0
 8004b02:	2802      	cmp	r0, #2
 8004b04:	d830      	bhi.n	8004b68 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x29a>
 8004b06:	e02b      	b.n	8004b60 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x292>
 8004b08:	f648 205c 	movw	r0, #35420	; 0x8a5c
 8004b0c:	f6c0 0000 	movt	r0, #2048	; 0x800
 8004b10:	f648 62c8 	movw	r2, #36552	; 0x8ec8
 8004b14:	f6c0 0200 	movt	r2, #2048	; 0x800
 8004b18:	2128      	movs	r1, #40	; 0x28
 8004b1a:	f002 fa29 	bl	8006f70 <_ZN4core9panicking5panic17h3d328557175627ceE>
 8004b1e:	2000      	movs	r0, #0
 8004b20:	f88d 0127 	strb.w	r0, [sp, #295]	; 0x127
 8004b24:	f89d 0127 	ldrb.w	r0, [sp, #295]	; 0x127
 8004b28:	f88d 011c 	strb.w	r0, [sp, #284]	; 0x11c
 8004b2c:	2001      	movs	r0, #1
 8004b2e:	9048      	str	r0, [sp, #288]	; 0x120
 8004b30:	e009      	b.n	8004b46 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x278>
 8004b32:	2008      	movs	r0, #8
 8004b34:	f88d 0128 	strb.w	r0, [sp, #296]	; 0x128
 8004b38:	f89d 0128 	ldrb.w	r0, [sp, #296]	; 0x128
 8004b3c:	f88d 011c 	strb.w	r0, [sp, #284]	; 0x11c
 8004b40:	2002      	movs	r0, #2
 8004b42:	9048      	str	r0, [sp, #288]	; 0x120
 8004b44:	e7ff      	b.n	8004b46 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x278>
 8004b46:	f89d 011c 	ldrb.w	r0, [sp, #284]	; 0x11c
 8004b4a:	f88d 011b 	strb.w	r0, [sp, #283]	; 0x11b
 8004b4e:	9848      	ldr	r0, [sp, #288]	; 0x120
 8004b50:	9026      	str	r0, [sp, #152]	; 0x98
 8004b52:	9068      	str	r0, [sp, #416]	; 0x1a0
 8004b54:	9945      	ldr	r1, [sp, #276]	; 0x114
 8004b56:	9127      	str	r1, [sp, #156]	; 0x9c
 8004b58:	2800      	cmp	r0, #0
 8004b5a:	f000 808f 	beq.w	8004c7c <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x3ae>
 8004b5e:	e074      	b.n	8004c4a <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x37c>
 8004b60:	9828      	ldr	r0, [sp, #160]	; 0xa0
 8004b62:	2805      	cmp	r0, #5
 8004b64:	d812      	bhi.n	8004b8c <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x2be>
 8004b66:	e00d      	b.n	8004b84 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x2b6>
 8004b68:	9828      	ldr	r0, [sp, #160]	; 0xa0
 8004b6a:	2805      	cmp	r0, #5
 8004b6c:	d8f8      	bhi.n	8004b60 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x292>
 8004b6e:	e7ff      	b.n	8004b70 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x2a2>
 8004b70:	2009      	movs	r0, #9
 8004b72:	f88d 0129 	strb.w	r0, [sp, #297]	; 0x129
 8004b76:	f89d 0129 	ldrb.w	r0, [sp, #297]	; 0x129
 8004b7a:	f88d 011c 	strb.w	r0, [sp, #284]	; 0x11c
 8004b7e:	2004      	movs	r0, #4
 8004b80:	9048      	str	r0, [sp, #288]	; 0x120
 8004b82:	e7e0      	b.n	8004b46 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x278>
 8004b84:	9828      	ldr	r0, [sp, #160]	; 0xa0
 8004b86:	280b      	cmp	r0, #11
 8004b88:	d812      	bhi.n	8004bb0 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x2e2>
 8004b8a:	e00d      	b.n	8004ba8 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x2da>
 8004b8c:	9828      	ldr	r0, [sp, #160]	; 0xa0
 8004b8e:	280b      	cmp	r0, #11
 8004b90:	d8f8      	bhi.n	8004b84 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x2b6>
 8004b92:	e7ff      	b.n	8004b94 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x2c6>
 8004b94:	200a      	movs	r0, #10
 8004b96:	f88d 012a 	strb.w	r0, [sp, #298]	; 0x12a
 8004b9a:	f89d 012a 	ldrb.w	r0, [sp, #298]	; 0x12a
 8004b9e:	f88d 011c 	strb.w	r0, [sp, #284]	; 0x11c
 8004ba2:	2008      	movs	r0, #8
 8004ba4:	9048      	str	r0, [sp, #288]	; 0x120
 8004ba6:	e7ce      	b.n	8004b46 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x278>
 8004ba8:	9828      	ldr	r0, [sp, #160]	; 0xa0
 8004baa:	2827      	cmp	r0, #39	; 0x27
 8004bac:	d812      	bhi.n	8004bd4 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x306>
 8004bae:	e00d      	b.n	8004bcc <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x2fe>
 8004bb0:	9828      	ldr	r0, [sp, #160]	; 0xa0
 8004bb2:	2827      	cmp	r0, #39	; 0x27
 8004bb4:	d8f8      	bhi.n	8004ba8 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x2da>
 8004bb6:	e7ff      	b.n	8004bb8 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x2ea>
 8004bb8:	200b      	movs	r0, #11
 8004bba:	f88d 012b 	strb.w	r0, [sp, #299]	; 0x12b
 8004bbe:	f89d 012b 	ldrb.w	r0, [sp, #299]	; 0x12b
 8004bc2:	f88d 011c 	strb.w	r0, [sp, #284]	; 0x11c
 8004bc6:	2010      	movs	r0, #16
 8004bc8:	9048      	str	r0, [sp, #288]	; 0x120
 8004bca:	e7bc      	b.n	8004b46 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x278>
 8004bcc:	9828      	ldr	r0, [sp, #160]	; 0xa0
 8004bce:	285f      	cmp	r0, #95	; 0x5f
 8004bd0:	d812      	bhi.n	8004bf8 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x32a>
 8004bd2:	e00d      	b.n	8004bf0 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x322>
 8004bd4:	9828      	ldr	r0, [sp, #160]	; 0xa0
 8004bd6:	285f      	cmp	r0, #95	; 0x5f
 8004bd8:	d8f8      	bhi.n	8004bcc <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x2fe>
 8004bda:	e7ff      	b.n	8004bdc <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x30e>
 8004bdc:	200c      	movs	r0, #12
 8004bde:	f88d 012c 	strb.w	r0, [sp, #300]	; 0x12c
 8004be2:	f89d 012c 	ldrb.w	r0, [sp, #300]	; 0x12c
 8004be6:	f88d 011c 	strb.w	r0, [sp, #284]	; 0x11c
 8004bea:	2040      	movs	r0, #64	; 0x40
 8004bec:	9048      	str	r0, [sp, #288]	; 0x120
 8004bee:	e7aa      	b.n	8004b46 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x278>
 8004bf0:	9828      	ldr	r0, [sp, #160]	; 0xa0
 8004bf2:	28bf      	cmp	r0, #191	; 0xbf
 8004bf4:	d819      	bhi.n	8004c2a <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x35c>
 8004bf6:	e00d      	b.n	8004c14 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x346>
 8004bf8:	9828      	ldr	r0, [sp, #160]	; 0xa0
 8004bfa:	28bf      	cmp	r0, #191	; 0xbf
 8004bfc:	d8f8      	bhi.n	8004bf0 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x322>
 8004bfe:	e7ff      	b.n	8004c00 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x332>
 8004c00:	200d      	movs	r0, #13
 8004c02:	f88d 012d 	strb.w	r0, [sp, #301]	; 0x12d
 8004c06:	f89d 012d 	ldrb.w	r0, [sp, #301]	; 0x12d
 8004c0a:	f88d 011c 	strb.w	r0, [sp, #284]	; 0x11c
 8004c0e:	2080      	movs	r0, #128	; 0x80
 8004c10:	9048      	str	r0, [sp, #288]	; 0x120
 8004c12:	e798      	b.n	8004b46 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x278>
 8004c14:	200f      	movs	r0, #15
 8004c16:	f88d 012f 	strb.w	r0, [sp, #303]	; 0x12f
 8004c1a:	f89d 012f 	ldrb.w	r0, [sp, #303]	; 0x12f
 8004c1e:	f88d 011c 	strb.w	r0, [sp, #284]	; 0x11c
 8004c22:	f44f 7000 	mov.w	r0, #512	; 0x200
 8004c26:	9048      	str	r0, [sp, #288]	; 0x120
 8004c28:	e78d      	b.n	8004b46 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x278>
 8004c2a:	9828      	ldr	r0, [sp, #160]	; 0xa0
 8004c2c:	09c0      	lsrs	r0, r0, #7
 8004c2e:	2802      	cmp	r0, #2
 8004c30:	d8f0      	bhi.n	8004c14 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x346>
 8004c32:	e7ff      	b.n	8004c34 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x366>
 8004c34:	200e      	movs	r0, #14
 8004c36:	f88d 012e 	strb.w	r0, [sp, #302]	; 0x12e
 8004c3a:	f89d 012e 	ldrb.w	r0, [sp, #302]	; 0x12e
 8004c3e:	f88d 011c 	strb.w	r0, [sp, #284]	; 0x11c
 8004c42:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004c46:	9048      	str	r0, [sp, #288]	; 0x120
 8004c48:	e77d      	b.n	8004b46 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x278>
 8004c4a:	9934      	ldr	r1, [sp, #208]	; 0xd0
 8004c4c:	9827      	ldr	r0, [sp, #156]	; 0x9c
 8004c4e:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8004c50:	fbb0 f0f2 	udiv	r0, r0, r2
 8004c54:	904c      	str	r0, [sp, #304]	; 0x130
 8004c56:	6908      	ldr	r0, [r1, #16]
 8004c58:	6949      	ldr	r1, [r1, #20]
 8004c5a:	f648 63e8 	movw	r3, #36584	; 0x8ee8
 8004c5e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004c62:	aa4c      	add	r2, sp, #304	; 0x130
 8004c64:	f001 fe1b 	bl	800689e <_ZN4core6option15Option$LT$T$GT$14unwrap_or_else17h53cc5f34b9c759b1E>
 8004c68:	4601      	mov	r1, r0
 8004c6a:	9124      	str	r1, [sp, #144]	; 0x90
 8004c6c:	9069      	str	r0, [sp, #420]	; 0x1a4
 8004c6e:	994c      	ldr	r1, [sp, #304]	; 0x130
 8004c70:	4408      	add	r0, r1
 8004c72:	4602      	mov	r2, r0
 8004c74:	9225      	str	r2, [sp, #148]	; 0x94
 8004c76:	4288      	cmp	r0, r1
 8004c78:	d30b      	bcc.n	8004c92 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x3c4>
 8004c7a:	e005      	b.n	8004c88 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x3ba>
 8004c7c:	f648 60d8 	movw	r0, #36568	; 0x8ed8
 8004c80:	f6c0 0000 	movt	r0, #2048	; 0x800
 8004c84:	f003 fa31 	bl	80080ea <_ZN4core9panicking11panic_const23panic_const_div_by_zero17h8da6a53e5835dd9aE>
 8004c88:	9825      	ldr	r0, [sp, #148]	; 0x94
 8004c8a:	1e41      	subs	r1, r0, #1
 8004c8c:	9123      	str	r1, [sp, #140]	; 0x8c
 8004c8e:	b148      	cbz	r0, 8004ca4 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x3d6>
 8004c90:	e005      	b.n	8004c9e <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x3d0>
 8004c92:	f648 60f8 	movw	r0, #36600	; 0x8ef8
 8004c96:	f6c0 0000 	movt	r0, #2048	; 0x800
 8004c9a:	f003 f9c7 	bl	800802c <_ZN4core9panicking11panic_const24panic_const_add_overflow17h8e8a2d960805aa64E>
 8004c9e:	9824      	ldr	r0, [sp, #144]	; 0x90
 8004ca0:	b1b0      	cbz	r0, 8004cd0 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x402>
 8004ca2:	e005      	b.n	8004cb0 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x3e2>
 8004ca4:	f648 7008 	movw	r0, #36616	; 0x8f08
 8004ca8:	f6c0 0000 	movt	r0, #2048	; 0x800
 8004cac:	f003 f9d1 	bl	8008052 <_ZN4core9panicking11panic_const24panic_const_sub_overflow17h655aa7502feebde5E>
 8004cb0:	9823      	ldr	r0, [sp, #140]	; 0x8c
 8004cb2:	9924      	ldr	r1, [sp, #144]	; 0x90
 8004cb4:	fbb0 f0f1 	udiv	r0, r0, r1
 8004cb8:	4601      	mov	r1, r0
 8004cba:	9122      	str	r1, [sp, #136]	; 0x88
 8004cbc:	b190      	cbz	r0, 8004ce4 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x416>
 8004cbe:	e7ff      	b.n	8004cc0 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x3f2>
 8004cc0:	9822      	ldr	r0, [sp, #136]	; 0x88
 8004cc2:	2801      	cmp	r0, #1
 8004cc4:	d019      	beq.n	8004cfa <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x42c>
 8004cc6:	e7ff      	b.n	8004cc8 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x3fa>
 8004cc8:	9822      	ldr	r0, [sp, #136]	; 0x88
 8004cca:	2802      	cmp	r0, #2
 8004ccc:	d01c      	beq.n	8004d08 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x43a>
 8004cce:	e005      	b.n	8004cdc <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x40e>
 8004cd0:	f648 7008 	movw	r0, #36616	; 0x8f08
 8004cd4:	f6c0 0000 	movt	r0, #2048	; 0x800
 8004cd8:	f003 fa07 	bl	80080ea <_ZN4core9panicking11panic_const23panic_const_div_by_zero17h8da6a53e5835dd9aE>
 8004cdc:	9822      	ldr	r0, [sp, #136]	; 0x88
 8004cde:	2802      	cmp	r0, #2
 8004ce0:	d82d      	bhi.n	8004d3e <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x470>
 8004ce2:	e028      	b.n	8004d36 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x468>
 8004ce4:	f648 205c 	movw	r0, #35420	; 0x8a5c
 8004ce8:	f6c0 0000 	movt	r0, #2048	; 0x800
 8004cec:	f648 7218 	movw	r2, #36632	; 0x8f18
 8004cf0:	f6c0 0200 	movt	r2, #2048	; 0x800
 8004cf4:	2128      	movs	r1, #40	; 0x28
 8004cf6:	f002 f93b 	bl	8006f70 <_ZN4core9panicking5panic17h3d328557175627ceE>
 8004cfa:	2000      	movs	r0, #0
 8004cfc:	f88d 0136 	strb.w	r0, [sp, #310]	; 0x136
 8004d00:	2001      	movs	r0, #1
 8004d02:	f88d 0137 	strb.w	r0, [sp, #311]	; 0x137
 8004d06:	e006      	b.n	8004d16 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x448>
 8004d08:	2004      	movs	r0, #4
 8004d0a:	f88d 0136 	strb.w	r0, [sp, #310]	; 0x136
 8004d0e:	2002      	movs	r0, #2
 8004d10:	f88d 0137 	strb.w	r0, [sp, #311]	; 0x137
 8004d14:	e7ff      	b.n	8004d16 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x448>
 8004d16:	f89d 0136 	ldrb.w	r0, [sp, #310]	; 0x136
 8004d1a:	f88d 0135 	strb.w	r0, [sp, #309]	; 0x135
 8004d1e:	f89d 0137 	ldrb.w	r0, [sp, #311]	; 0x137
 8004d22:	4601      	mov	r1, r0
 8004d24:	9120      	str	r1, [sp, #128]	; 0x80
 8004d26:	f88d 01ab 	strb.w	r0, [sp, #427]	; 0x1ab
 8004d2a:	f807 0cdd 	strb.w	r0, [r7, #-221]
 8004d2e:	4601      	mov	r1, r0
 8004d30:	9121      	str	r1, [sp, #132]	; 0x84
 8004d32:	b360      	cbz	r0, 8004d8e <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x4c0>
 8004d34:	e020      	b.n	8004d78 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x4aa>
 8004d36:	9822      	ldr	r0, [sp, #136]	; 0x88
 8004d38:	2805      	cmp	r0, #5
 8004d3a:	d812      	bhi.n	8004d62 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x494>
 8004d3c:	e00a      	b.n	8004d54 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x486>
 8004d3e:	9822      	ldr	r0, [sp, #136]	; 0x88
 8004d40:	2805      	cmp	r0, #5
 8004d42:	d8f8      	bhi.n	8004d36 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x468>
 8004d44:	e7ff      	b.n	8004d46 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x478>
 8004d46:	2005      	movs	r0, #5
 8004d48:	f88d 0136 	strb.w	r0, [sp, #310]	; 0x136
 8004d4c:	2004      	movs	r0, #4
 8004d4e:	f88d 0137 	strb.w	r0, [sp, #311]	; 0x137
 8004d52:	e7e0      	b.n	8004d16 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x448>
 8004d54:	2007      	movs	r0, #7
 8004d56:	f88d 0136 	strb.w	r0, [sp, #310]	; 0x136
 8004d5a:	2010      	movs	r0, #16
 8004d5c:	f88d 0137 	strb.w	r0, [sp, #311]	; 0x137
 8004d60:	e7d9      	b.n	8004d16 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x448>
 8004d62:	9822      	ldr	r0, [sp, #136]	; 0x88
 8004d64:	280b      	cmp	r0, #11
 8004d66:	d8f5      	bhi.n	8004d54 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x486>
 8004d68:	e7ff      	b.n	8004d6a <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x49c>
 8004d6a:	2006      	movs	r0, #6
 8004d6c:	f88d 0136 	strb.w	r0, [sp, #310]	; 0x136
 8004d70:	2008      	movs	r0, #8
 8004d72:	f88d 0137 	strb.w	r0, [sp, #311]	; 0x137
 8004d76:	e7ce      	b.n	8004d16 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x448>
 8004d78:	982d      	ldr	r0, [sp, #180]	; 0xb4
 8004d7a:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004d7c:	994c      	ldr	r1, [sp, #304]	; 0x130
 8004d7e:	fbb1 f1f2 	udiv	r1, r1, r2
 8004d82:	460a      	mov	r2, r1
 8004d84:	921f      	str	r2, [sp, #124]	; 0x7c
 8004d86:	916b      	str	r1, [sp, #428]	; 0x1ac
 8004d88:	07c0      	lsls	r0, r0, #31
 8004d8a:	b970      	cbnz	r0, 8004daa <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x4dc>
 8004d8c:	e005      	b.n	8004d9a <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x4cc>
 8004d8e:	f648 7028 	movw	r0, #36648	; 0x8f28
 8004d92:	f6c0 0000 	movt	r0, #2048	; 0x800
 8004d96:	f003 f9a8 	bl	80080ea <_ZN4core9panicking11panic_const23panic_const_div_by_zero17h8da6a53e5835dd9aE>
 8004d9a:	981f      	ldr	r0, [sp, #124]	; 0x7c
 8004d9c:	f64d 6180 	movw	r1, #56960	; 0xde80
 8004da0:	f2c0 2180 	movt	r1, #640	; 0x280
 8004da4:	4288      	cmp	r0, r1
 8004da6:	d814      	bhi.n	8004dd2 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x504>
 8004da8:	e7ff      	b.n	8004daa <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x4dc>
 8004daa:	9934      	ldr	r1, [sp, #208]	; 0xd0
 8004dac:	6988      	ldr	r0, [r1, #24]
 8004dae:	69c9      	ldr	r1, [r1, #28]
 8004db0:	f648 737c 	movw	r3, #36732	; 0x8f7c
 8004db4:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004db8:	aa4c      	add	r2, sp, #304	; 0x130
 8004dba:	f001 fd86 	bl	80068ca <_ZN4core6option15Option$LT$T$GT$14unwrap_or_else17hd665c3b237962549E>
 8004dbe:	4601      	mov	r1, r0
 8004dc0:	911d      	str	r1, [sp, #116]	; 0x74
 8004dc2:	906c      	str	r0, [sp, #432]	; 0x1b0
 8004dc4:	994c      	ldr	r1, [sp, #304]	; 0x130
 8004dc6:	4408      	add	r0, r1
 8004dc8:	4602      	mov	r2, r0
 8004dca:	921e      	str	r2, [sp, #120]	; 0x78
 8004dcc:	4288      	cmp	r0, r1
 8004dce:	d310      	bcc.n	8004df2 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x524>
 8004dd0:	e00a      	b.n	8004de8 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x51a>
 8004dd2:	f648 7038 	movw	r0, #36664	; 0x8f38
 8004dd6:	f6c0 0000 	movt	r0, #2048	; 0x800
 8004dda:	f648 726c 	movw	r2, #36716	; 0x8f6c
 8004dde:	f6c0 0200 	movt	r2, #2048	; 0x800
 8004de2:	2131      	movs	r1, #49	; 0x31
 8004de4:	f002 f8c4 	bl	8006f70 <_ZN4core9panicking5panic17h3d328557175627ceE>
 8004de8:	981e      	ldr	r0, [sp, #120]	; 0x78
 8004dea:	1e41      	subs	r1, r0, #1
 8004dec:	911c      	str	r1, [sp, #112]	; 0x70
 8004dee:	b148      	cbz	r0, 8004e04 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x536>
 8004df0:	e005      	b.n	8004dfe <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x530>
 8004df2:	f648 708c 	movw	r0, #36748	; 0x8f8c
 8004df6:	f6c0 0000 	movt	r0, #2048	; 0x800
 8004dfa:	f003 f917 	bl	800802c <_ZN4core9panicking11panic_const24panic_const_add_overflow17h8e8a2d960805aa64E>
 8004dfe:	981d      	ldr	r0, [sp, #116]	; 0x74
 8004e00:	b1b0      	cbz	r0, 8004e30 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x562>
 8004e02:	e005      	b.n	8004e10 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x542>
 8004e04:	f648 709c 	movw	r0, #36764	; 0x8f9c
 8004e08:	f6c0 0000 	movt	r0, #2048	; 0x800
 8004e0c:	f003 f921 	bl	8008052 <_ZN4core9panicking11panic_const24panic_const_sub_overflow17h655aa7502feebde5E>
 8004e10:	981c      	ldr	r0, [sp, #112]	; 0x70
 8004e12:	991d      	ldr	r1, [sp, #116]	; 0x74
 8004e14:	fbb0 f0f1 	udiv	r0, r0, r1
 8004e18:	4601      	mov	r1, r0
 8004e1a:	911b      	str	r1, [sp, #108]	; 0x6c
 8004e1c:	b190      	cbz	r0, 8004e44 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x576>
 8004e1e:	e7ff      	b.n	8004e20 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x552>
 8004e20:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8004e22:	2801      	cmp	r0, #1
 8004e24:	d019      	beq.n	8004e5a <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x58c>
 8004e26:	e7ff      	b.n	8004e28 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x55a>
 8004e28:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8004e2a:	2802      	cmp	r0, #2
 8004e2c:	d01c      	beq.n	8004e68 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x59a>
 8004e2e:	e005      	b.n	8004e3c <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x56e>
 8004e30:	f648 709c 	movw	r0, #36764	; 0x8f9c
 8004e34:	f6c0 0000 	movt	r0, #2048	; 0x800
 8004e38:	f003 f957 	bl	80080ea <_ZN4core9panicking11panic_const23panic_const_div_by_zero17h8da6a53e5835dd9aE>
 8004e3c:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8004e3e:	2802      	cmp	r0, #2
 8004e40:	d82d      	bhi.n	8004e9e <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x5d0>
 8004e42:	e028      	b.n	8004e96 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x5c8>
 8004e44:	f648 205c 	movw	r0, #35420	; 0x8a5c
 8004e48:	f6c0 0000 	movt	r0, #2048	; 0x800
 8004e4c:	f648 72ac 	movw	r2, #36780	; 0x8fac
 8004e50:	f6c0 0200 	movt	r2, #2048	; 0x800
 8004e54:	2128      	movs	r1, #40	; 0x28
 8004e56:	f002 f88b 	bl	8006f70 <_ZN4core9panicking5panic17h3d328557175627ceE>
 8004e5a:	2000      	movs	r0, #0
 8004e5c:	f88d 0139 	strb.w	r0, [sp, #313]	; 0x139
 8004e60:	2001      	movs	r0, #1
 8004e62:	f88d 013a 	strb.w	r0, [sp, #314]	; 0x13a
 8004e66:	e006      	b.n	8004e76 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x5a8>
 8004e68:	2004      	movs	r0, #4
 8004e6a:	f88d 0139 	strb.w	r0, [sp, #313]	; 0x139
 8004e6e:	2002      	movs	r0, #2
 8004e70:	f88d 013a 	strb.w	r0, [sp, #314]	; 0x13a
 8004e74:	e7ff      	b.n	8004e76 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x5a8>
 8004e76:	f89d 0139 	ldrb.w	r0, [sp, #313]	; 0x139
 8004e7a:	f88d 0138 	strb.w	r0, [sp, #312]	; 0x138
 8004e7e:	f89d 013a 	ldrb.w	r0, [sp, #314]	; 0x13a
 8004e82:	4601      	mov	r1, r0
 8004e84:	9119      	str	r1, [sp, #100]	; 0x64
 8004e86:	f88d 01b7 	strb.w	r0, [sp, #439]	; 0x1b7
 8004e8a:	f807 0cde 	strb.w	r0, [r7, #-222]
 8004e8e:	4601      	mov	r1, r0
 8004e90:	911a      	str	r1, [sp, #104]	; 0x68
 8004e92:	b360      	cbz	r0, 8004eee <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x620>
 8004e94:	e020      	b.n	8004ed8 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x60a>
 8004e96:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8004e98:	2805      	cmp	r0, #5
 8004e9a:	d812      	bhi.n	8004ec2 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x5f4>
 8004e9c:	e00a      	b.n	8004eb4 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x5e6>
 8004e9e:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8004ea0:	2805      	cmp	r0, #5
 8004ea2:	d8f8      	bhi.n	8004e96 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x5c8>
 8004ea4:	e7ff      	b.n	8004ea6 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x5d8>
 8004ea6:	2005      	movs	r0, #5
 8004ea8:	f88d 0139 	strb.w	r0, [sp, #313]	; 0x139
 8004eac:	2004      	movs	r0, #4
 8004eae:	f88d 013a 	strb.w	r0, [sp, #314]	; 0x13a
 8004eb2:	e7e0      	b.n	8004e76 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x5a8>
 8004eb4:	2007      	movs	r0, #7
 8004eb6:	f88d 0139 	strb.w	r0, [sp, #313]	; 0x139
 8004eba:	2010      	movs	r0, #16
 8004ebc:	f88d 013a 	strb.w	r0, [sp, #314]	; 0x13a
 8004ec0:	e7d9      	b.n	8004e76 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x5a8>
 8004ec2:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8004ec4:	280b      	cmp	r0, #11
 8004ec6:	d8f5      	bhi.n	8004eb4 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x5e6>
 8004ec8:	e7ff      	b.n	8004eca <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x5fc>
 8004eca:	2006      	movs	r0, #6
 8004ecc:	f88d 0139 	strb.w	r0, [sp, #313]	; 0x139
 8004ed0:	2008      	movs	r0, #8
 8004ed2:	f88d 013a 	strb.w	r0, [sp, #314]	; 0x13a
 8004ed6:	e7ce      	b.n	8004e76 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x5a8>
 8004ed8:	982d      	ldr	r0, [sp, #180]	; 0xb4
 8004eda:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8004edc:	994c      	ldr	r1, [sp, #304]	; 0x130
 8004ede:	fbb1 f1f2 	udiv	r1, r1, r2
 8004ee2:	460a      	mov	r2, r1
 8004ee4:	9218      	str	r2, [sp, #96]	; 0x60
 8004ee6:	916e      	str	r1, [sp, #440]	; 0x1b8
 8004ee8:	07c0      	lsls	r0, r0, #31
 8004eea:	b970      	cbnz	r0, 8004f0a <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x63c>
 8004eec:	e005      	b.n	8004efa <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x62c>
 8004eee:	f648 70bc 	movw	r0, #36796	; 0x8fbc
 8004ef2:	f6c0 0000 	movt	r0, #2048	; 0x800
 8004ef6:	f003 f8f8 	bl	80080ea <_ZN4core9panicking11panic_const23panic_const_div_by_zero17h8da6a53e5835dd9aE>
 8004efa:	9818      	ldr	r0, [sp, #96]	; 0x60
 8004efc:	f64b 5100 	movw	r1, #48384	; 0xbd00
 8004f00:	f2c0 5101 	movt	r1, #1281	; 0x501
 8004f04:	4288      	cmp	r0, r1
 8004f06:	d808      	bhi.n	8004f1a <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x64c>
 8004f08:	e7ff      	b.n	8004f0a <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x63c>
 8004f0a:	9845      	ldr	r0, [sp, #276]	; 0x114
 8004f0c:	f7ff fc08 	bl	8004720 <_ZN13stm32f4xx_hal3rcc2f44CFGR11flash_setup17h01023dd7c161f6d9E>
 8004f10:	9834      	ldr	r0, [sp, #208]	; 0xd0
 8004f12:	f001 fd86 	bl	8006a22 <_ZN4core6option15Option$LT$T$GT$7is_some17hddefbe0b07295f1aE>
 8004f16:	b988      	cbnz	r0, 8004f3c <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x66e>
 8004f18:	e00a      	b.n	8004f30 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x662>
 8004f1a:	f648 70cc 	movw	r0, #36812	; 0x8fcc
 8004f1e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8004f22:	f249 0200 	movw	r2, #36864	; 0x9000
 8004f26:	f6c0 0200 	movt	r2, #2048	; 0x800
 8004f2a:	2131      	movs	r1, #49	; 0x31
 8004f2c:	f002 f820 	bl	8006f70 <_ZN4core9panicking5panic17h3d328557175627ceE>
 8004f30:	f89d 0110 	ldrb.w	r0, [sp, #272]	; 0x110
 8004f34:	07c0      	lsls	r0, r0, #31
 8004f36:	2800      	cmp	r0, #0
 8004f38:	d152      	bne.n	8004fe0 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x712>
 8004f3a:	e04a      	b.n	8004fd2 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x704>
 8004f3c:	9934      	ldr	r1, [sp, #208]	; 0xd0
 8004f3e:	f643 0000 	movw	r0, #14336	; 0x3800
 8004f42:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8004f46:	9017      	str	r0, [sp, #92]	; 0x5c
 8004f48:	9096      	str	r0, [sp, #600]	; 0x258
 8004f4a:	3138      	adds	r1, #56	; 0x38
 8004f4c:	9116      	str	r1, [sp, #88]	; 0x58
 8004f4e:	9088      	str	r0, [sp, #544]	; 0x220
 8004f50:	9189      	str	r1, [sp, #548]	; 0x224
 8004f52:	90a3      	str	r0, [sp, #652]	; 0x28c
 8004f54:	90a4      	str	r0, [sp, #656]	; 0x290
 8004f56:	f001 fe43 	bl	8006be0 <_ZN4core3ptr13read_volatile17hee64c5a39ad146b0E>
 8004f5a:	9014      	str	r0, [sp, #80]	; 0x50
 8004f5c:	908a      	str	r0, [sp, #552]	; 0x228
 8004f5e:	9086      	str	r0, [sp, #536]	; 0x218
 8004f60:	2000      	movs	r0, #0
 8004f62:	9015      	str	r0, [sp, #84]	; 0x54
 8004f64:	f7fd fecb 	bl	8002cfe <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17h93a5eb9aded375c2E>
 8004f68:	4601      	mov	r1, r0
 8004f6a:	9814      	ldr	r0, [sp, #80]	; 0x50
 8004f6c:	f7fd fed2 	bl	8002d14 <_ZN46_$LT$u32$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h7c551695950cc3a9E>
 8004f70:	9915      	ldr	r1, [sp, #84]	; 0x54
 8004f72:	f7fd fec9 	bl	8002d08 <_ZN45_$LT$u32$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h3a35f378c4a4a0e5E>
 8004f76:	4601      	mov	r1, r0
 8004f78:	9816      	ldr	r0, [sp, #88]	; 0x58
 8004f7a:	9187      	str	r1, [sp, #540]	; 0x21c
 8004f7c:	a986      	add	r1, sp, #536	; 0x218
 8004f7e:	aa87      	add	r2, sp, #540	; 0x21c
 8004f80:	f000 f9cc 	bl	800531c <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal28_$u7b$$u7b$closure$u7d$$u7d$17h88147b057fcfe1c1E>
 8004f84:	4601      	mov	r1, r0
 8004f86:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8004f88:	6809      	ldr	r1, [r1, #0]
 8004f8a:	90b3      	str	r0, [sp, #716]	; 0x2cc
 8004f8c:	91b4      	str	r1, [sp, #720]	; 0x2d0
 8004f8e:	90b5      	str	r0, [sp, #724]	; 0x2d4
 8004f90:	f001 fe97 	bl	8006cc2 <_ZN4core3ptr14write_volatile17hc6769b4b417bf8b9E>
 8004f94:	e7ff      	b.n	8004f96 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x6c8>
 8004f96:	f643 0000 	movw	r0, #14336	; 0x3800
 8004f9a:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8004f9e:	9095      	str	r0, [sp, #596]	; 0x254
 8004fa0:	9073      	str	r0, [sp, #460]	; 0x1cc
 8004fa2:	90ad      	str	r0, [sp, #692]	; 0x2b4
 8004fa4:	90ae      	str	r0, [sp, #696]	; 0x2b8
 8004fa6:	f001 fe1b 	bl	8006be0 <_ZN4core3ptr13read_volatile17hee64c5a39ad146b0E>
 8004faa:	904f      	str	r0, [sp, #316]	; 0x13c
 8004fac:	a84f      	add	r0, sp, #316	; 0x13c
 8004fae:	9099      	str	r0, [sp, #612]	; 0x264
 8004fb0:	984f      	ldr	r0, [sp, #316]	; 0x13c
 8004fb2:	f3c0 4040 	ubfx	r0, r0, #17, #1
 8004fb6:	f807 0cfd 	strb.w	r0, [r7, #-253]
 8004fba:	f88d 013b 	strb.w	r0, [sp, #315]	; 0x13b
 8004fbe:	f20d 103b 	addw	r0, sp, #315	; 0x13b
 8004fc2:	908d      	str	r0, [sp, #564]	; 0x234
 8004fc4:	908e      	str	r0, [sp, #568]	; 0x238
 8004fc6:	f89d 013b 	ldrb.w	r0, [sp, #315]	; 0x13b
 8004fca:	07c0      	lsls	r0, r0, #31
 8004fcc:	2800      	cmp	r0, #0
 8004fce:	d0e2      	beq.n	8004f96 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x6c8>
 8004fd0:	e7ae      	b.n	8004f30 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x662>
 8004fd2:	f89d 0111 	ldrb.w	r0, [sp, #273]	; 0x111
 8004fd6:	07c0      	lsls	r0, r0, #31
 8004fd8:	2800      	cmp	r0, #0
 8004fda:	f040 80b2 	bne.w	8005142 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x874>
 8004fde:	e044      	b.n	800506a <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x79c>
 8004fe0:	f643 0000 	movw	r0, #14336	; 0x3800
 8004fe4:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8004fe8:	9013      	str	r0, [sp, #76]	; 0x4c
 8004fea:	9094      	str	r0, [sp, #592]	; 0x250
 8004fec:	907e      	str	r0, [sp, #504]	; 0x1f8
 8004fee:	90a7      	str	r0, [sp, #668]	; 0x29c
 8004ff0:	90a8      	str	r0, [sp, #672]	; 0x2a0
 8004ff2:	f001 fdf5 	bl	8006be0 <_ZN4core3ptr13read_volatile17hee64c5a39ad146b0E>
 8004ff6:	9011      	str	r0, [sp, #68]	; 0x44
 8004ff8:	907f      	str	r0, [sp, #508]	; 0x1fc
 8004ffa:	907c      	str	r0, [sp, #496]	; 0x1f0
 8004ffc:	2000      	movs	r0, #0
 8004ffe:	9012      	str	r0, [sp, #72]	; 0x48
 8005000:	f7fd fe7d 	bl	8002cfe <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17h93a5eb9aded375c2E>
 8005004:	4601      	mov	r1, r0
 8005006:	9811      	ldr	r0, [sp, #68]	; 0x44
 8005008:	f7fd fe84 	bl	8002d14 <_ZN46_$LT$u32$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h7c551695950cc3a9E>
 800500c:	9912      	ldr	r1, [sp, #72]	; 0x48
 800500e:	f7fd fe7b 	bl	8002d08 <_ZN45_$LT$u32$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h3a35f378c4a4a0e5E>
 8005012:	907d      	str	r0, [sp, #500]	; 0x1f4
 8005014:	a87c      	add	r0, sp, #496	; 0x1f0
 8005016:	a97d      	add	r1, sp, #500	; 0x1f4
 8005018:	f000 f9e2 	bl	80053e0 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal28_$u7b$$u7b$closure$u7d$$u7d$17h64703f415c486718E>
 800501c:	4601      	mov	r1, r0
 800501e:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8005020:	6809      	ldr	r1, [r1, #0]
 8005022:	90b9      	str	r0, [sp, #740]	; 0x2e4
 8005024:	91ba      	str	r1, [sp, #744]	; 0x2e8
 8005026:	90bb      	str	r0, [sp, #748]	; 0x2ec
 8005028:	f001 fe4b 	bl	8006cc2 <_ZN4core3ptr14write_volatile17hc6769b4b417bf8b9E>
 800502c:	e7ff      	b.n	800502e <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x760>
 800502e:	f643 0000 	movw	r0, #14336	; 0x3800
 8005032:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8005036:	9093      	str	r0, [sp, #588]	; 0x24c
 8005038:	9072      	str	r0, [sp, #456]	; 0x1c8
 800503a:	90af      	str	r0, [sp, #700]	; 0x2bc
 800503c:	90b0      	str	r0, [sp, #704]	; 0x2c0
 800503e:	f001 fdcf 	bl	8006be0 <_ZN4core3ptr13read_volatile17hee64c5a39ad146b0E>
 8005042:	9051      	str	r0, [sp, #324]	; 0x144
 8005044:	a851      	add	r0, sp, #324	; 0x144
 8005046:	909b      	str	r0, [sp, #620]	; 0x26c
 8005048:	9851      	ldr	r0, [sp, #324]	; 0x144
 800504a:	f3c0 6040 	ubfx	r0, r0, #25, #1
 800504e:	f807 0cf5 	strb.w	r0, [r7, #-245]
 8005052:	f88d 0143 	strb.w	r0, [sp, #323]	; 0x143
 8005056:	f20d 1043 	addw	r0, sp, #323	; 0x143
 800505a:	908c      	str	r0, [sp, #560]	; 0x230
 800505c:	908f      	str	r0, [sp, #572]	; 0x23c
 800505e:	f89d 0143 	ldrb.w	r0, [sp, #323]	; 0x143
 8005062:	07c0      	lsls	r0, r0, #31
 8005064:	2800      	cmp	r0, #0
 8005066:	d0e2      	beq.n	800502e <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x760>
 8005068:	e7b3      	b.n	8004fd2 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x704>
 800506a:	a83d      	add	r0, sp, #244	; 0xf4
 800506c:	3010      	adds	r0, #16
 800506e:	f000 fb14 	bl	800569a <_ZN13stm32f4xx_hal3rcc2f412RealI2sClock15config_clocksel17h1ccf83116ff5a6c2E>
 8005072:	f643 0000 	movw	r0, #14336	; 0x3800
 8005076:	f2c4 0002 	movt	r0, #16386	; 0x4002
 800507a:	900c      	str	r0, [sp, #48]	; 0x30
 800507c:	9098      	str	r0, [sp, #608]	; 0x260
 800507e:	a84e      	add	r0, sp, #312	; 0x138
 8005080:	9054      	str	r0, [sp, #336]	; 0x150
 8005082:	f20d 1035 	addw	r0, sp, #309	; 0x135
 8005086:	9055      	str	r0, [sp, #340]	; 0x154
 8005088:	f20d 101b 	addw	r0, sp, #283	; 0x11b
 800508c:	9056      	str	r0, [sp, #344]	; 0x158
 800508e:	f643 0008 	movw	r0, #14344	; 0x3808
 8005092:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8005096:	9010      	str	r0, [sp, #64]	; 0x40
 8005098:	907a      	str	r0, [sp, #488]	; 0x1e8
 800509a:	90a9      	str	r0, [sp, #676]	; 0x2a4
 800509c:	90aa      	str	r0, [sp, #680]	; 0x2a8
 800509e:	f001 fd9f 	bl	8006be0 <_ZN4core3ptr13read_volatile17hee64c5a39ad146b0E>
 80050a2:	900b      	str	r0, [sp, #44]	; 0x2c
 80050a4:	907b      	str	r0, [sp, #492]	; 0x1ec
 80050a6:	9078      	str	r0, [sp, #480]	; 0x1e0
 80050a8:	2000      	movs	r0, #0
 80050aa:	900e      	str	r0, [sp, #56]	; 0x38
 80050ac:	f7fd fe27 	bl	8002cfe <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17h93a5eb9aded375c2E>
 80050b0:	4601      	mov	r1, r0
 80050b2:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80050b4:	f7fd fe2e 	bl	8002d14 <_ZN46_$LT$u32$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h7c551695950cc3a9E>
 80050b8:	990e      	ldr	r1, [sp, #56]	; 0x38
 80050ba:	f7fd fe25 	bl	8002d08 <_ZN45_$LT$u32$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h3a35f378c4a4a0e5E>
 80050be:	9079      	str	r0, [sp, #484]	; 0x1e4
 80050c0:	a854      	add	r0, sp, #336	; 0x150
 80050c2:	a978      	add	r1, sp, #480	; 0x1e0
 80050c4:	aa79      	add	r2, sp, #484	; 0x1e4
 80050c6:	f000 f9c1 	bl	800544c <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal28_$u7b$$u7b$closure$u7d$$u7d$17h42eac4f0e15f2fe7E>
 80050ca:	4601      	mov	r1, r0
 80050cc:	9810      	ldr	r0, [sp, #64]	; 0x40
 80050ce:	6809      	ldr	r1, [r1, #0]
 80050d0:	90bc      	str	r0, [sp, #752]	; 0x2f0
 80050d2:	91bd      	str	r1, [sp, #756]	; 0x2f4
 80050d4:	90be      	str	r0, [sp, #760]	; 0x2f8
 80050d6:	f001 fdf4 	bl	8006cc2 <_ZN4core3ptr14write_volatile17hc6769b4b417bf8b9E>
 80050da:	2010      	movs	r0, #16
 80050dc:	f7fe f83a 	bl	8003154 <_ZN8cortex_m3asm5delay17hf1648eaa411e509aE>
 80050e0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80050e2:	9934      	ldr	r1, [sp, #208]	; 0xd0
 80050e4:	9810      	ldr	r0, [sp, #64]	; 0x40
 80050e6:	9297      	str	r2, [sp, #604]	; 0x25c
 80050e8:	9082      	str	r0, [sp, #520]	; 0x208
 80050ea:	f10d 02f3 	add.w	r2, sp, #243	; 0xf3
 80050ee:	920f      	str	r2, [sp, #60]	; 0x3c
 80050f0:	9283      	str	r2, [sp, #524]	; 0x20c
 80050f2:	9184      	str	r1, [sp, #528]	; 0x210
 80050f4:	90a5      	str	r0, [sp, #660]	; 0x294
 80050f6:	90a6      	str	r0, [sp, #664]	; 0x298
 80050f8:	f001 fd72 	bl	8006be0 <_ZN4core3ptr13read_volatile17hee64c5a39ad146b0E>
 80050fc:	4601      	mov	r1, r0
 80050fe:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005100:	910d      	str	r1, [sp, #52]	; 0x34
 8005102:	9185      	str	r1, [sp, #532]	; 0x214
 8005104:	9180      	str	r1, [sp, #512]	; 0x200
 8005106:	f7fd fdfa 	bl	8002cfe <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17h93a5eb9aded375c2E>
 800510a:	4601      	mov	r1, r0
 800510c:	980d      	ldr	r0, [sp, #52]	; 0x34
 800510e:	f7fd fe01 	bl	8002d14 <_ZN46_$LT$u32$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h7c551695950cc3a9E>
 8005112:	990e      	ldr	r1, [sp, #56]	; 0x38
 8005114:	f7fd fdf8 	bl	8002d08 <_ZN45_$LT$u32$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h3a35f378c4a4a0e5E>
 8005118:	9934      	ldr	r1, [sp, #208]	; 0xd0
 800511a:	4602      	mov	r2, r0
 800511c:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800511e:	9281      	str	r2, [sp, #516]	; 0x204
 8005120:	aa80      	add	r2, sp, #512	; 0x200
 8005122:	ab81      	add	r3, sp, #516	; 0x204
 8005124:	f000 fa33 	bl	800558e <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal28_$u7b$$u7b$closure$u7d$$u7d$17h75da830160af7959E>
 8005128:	4601      	mov	r1, r0
 800512a:	9810      	ldr	r0, [sp, #64]	; 0x40
 800512c:	6809      	ldr	r1, [r1, #0]
 800512e:	90b6      	str	r0, [sp, #728]	; 0x2d8
 8005130:	91b7      	str	r1, [sp, #732]	; 0x2dc
 8005132:	90b8      	str	r0, [sp, #736]	; 0x2e0
 8005134:	f001 fdc5 	bl	8006cc2 <_ZN4core3ptr14write_volatile17hc6769b4b417bf8b9E>
 8005138:	9820      	ldr	r0, [sp, #128]	; 0x80
 800513a:	b2c0      	uxtb	r0, r0
 800513c:	2801      	cmp	r0, #1
 800513e:	d045      	beq.n	80051cc <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x8fe>
 8005140:	e047      	b.n	80051d2 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x904>
 8005142:	f643 0000 	movw	r0, #14336	; 0x3800
 8005146:	f2c4 0002 	movt	r0, #16386	; 0x4002
 800514a:	900a      	str	r0, [sp, #40]	; 0x28
 800514c:	9092      	str	r0, [sp, #584]	; 0x248
 800514e:	9076      	str	r0, [sp, #472]	; 0x1d8
 8005150:	90ab      	str	r0, [sp, #684]	; 0x2ac
 8005152:	90ac      	str	r0, [sp, #688]	; 0x2b0
 8005154:	f001 fd44 	bl	8006be0 <_ZN4core3ptr13read_volatile17hee64c5a39ad146b0E>
 8005158:	9008      	str	r0, [sp, #32]
 800515a:	9077      	str	r0, [sp, #476]	; 0x1dc
 800515c:	9074      	str	r0, [sp, #464]	; 0x1d0
 800515e:	2000      	movs	r0, #0
 8005160:	9009      	str	r0, [sp, #36]	; 0x24
 8005162:	f7fd fdcc 	bl	8002cfe <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17h93a5eb9aded375c2E>
 8005166:	4601      	mov	r1, r0
 8005168:	9808      	ldr	r0, [sp, #32]
 800516a:	f7fd fdd3 	bl	8002d14 <_ZN46_$LT$u32$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h7c551695950cc3a9E>
 800516e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005170:	f7fd fdca 	bl	8002d08 <_ZN45_$LT$u32$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h3a35f378c4a4a0e5E>
 8005174:	9075      	str	r0, [sp, #468]	; 0x1d4
 8005176:	a874      	add	r0, sp, #464	; 0x1d0
 8005178:	a975      	add	r1, sp, #468	; 0x1d4
 800517a:	f000 f94c 	bl	8005416 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal28_$u7b$$u7b$closure$u7d$$u7d$17h04edd8e3a2957ca3E>
 800517e:	4601      	mov	r1, r0
 8005180:	980a      	ldr	r0, [sp, #40]	; 0x28
 8005182:	6809      	ldr	r1, [r1, #0]
 8005184:	90bf      	str	r0, [sp, #764]	; 0x2fc
 8005186:	91c0      	str	r1, [sp, #768]	; 0x300
 8005188:	90c1      	str	r0, [sp, #772]	; 0x304
 800518a:	f001 fd9a 	bl	8006cc2 <_ZN4core3ptr14write_volatile17hc6769b4b417bf8b9E>
 800518e:	e7ff      	b.n	8005190 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x8c2>
 8005190:	f643 0000 	movw	r0, #14336	; 0x3800
 8005194:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8005198:	9091      	str	r0, [sp, #580]	; 0x244
 800519a:	9071      	str	r0, [sp, #452]	; 0x1c4
 800519c:	90b1      	str	r0, [sp, #708]	; 0x2c4
 800519e:	90b2      	str	r0, [sp, #712]	; 0x2c8
 80051a0:	f001 fd1e 	bl	8006be0 <_ZN4core3ptr13read_volatile17hee64c5a39ad146b0E>
 80051a4:	9053      	str	r0, [sp, #332]	; 0x14c
 80051a6:	a853      	add	r0, sp, #332	; 0x14c
 80051a8:	909d      	str	r0, [sp, #628]	; 0x274
 80051aa:	9853      	ldr	r0, [sp, #332]	; 0x14c
 80051ac:	f3c0 60c0 	ubfx	r0, r0, #27, #1
 80051b0:	f807 0ced 	strb.w	r0, [r7, #-237]
 80051b4:	f88d 014b 	strb.w	r0, [sp, #331]	; 0x14b
 80051b8:	f20d 104b 	addw	r0, sp, #331	; 0x14b
 80051bc:	908b      	str	r0, [sp, #556]	; 0x22c
 80051be:	9090      	str	r0, [sp, #576]	; 0x240
 80051c0:	f89d 014b 	ldrb.w	r0, [sp, #331]	; 0x14b
 80051c4:	07c0      	lsls	r0, r0, #31
 80051c6:	2800      	cmp	r0, #0
 80051c8:	d0e2      	beq.n	8005190 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x8c2>
 80051ca:	e74e      	b.n	800506a <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x79c>
 80051cc:	2001      	movs	r0, #1
 80051ce:	9057      	str	r0, [sp, #348]	; 0x15c
 80051d0:	e002      	b.n	80051d8 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x90a>
 80051d2:	2002      	movs	r0, #2
 80051d4:	9057      	str	r0, [sp, #348]	; 0x15c
 80051d6:	e7ff      	b.n	80051d8 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x90a>
 80051d8:	981f      	ldr	r0, [sp, #124]	; 0x7c
 80051da:	9957      	ldr	r1, [sp, #348]	; 0x15c
 80051dc:	fba0 1001 	umull	r1, r0, r0, r1
 80051e0:	9107      	str	r1, [sp, #28]
 80051e2:	b960      	cbnz	r0, 80051fe <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x930>
 80051e4:	e7ff      	b.n	80051e6 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x918>
 80051e6:	9807      	ldr	r0, [sp, #28]
 80051e8:	f001 fb39 	bl	800685e <_ZN5fugit4rate23Rate$LT$u32$C$_$C$_$GT$8from_raw17h4dfb6adeb9c3a2f3E>
 80051ec:	4601      	mov	r1, r0
 80051ee:	9819      	ldr	r0, [sp, #100]	; 0x64
 80051f0:	460a      	mov	r2, r1
 80051f2:	9206      	str	r2, [sp, #24]
 80051f4:	916f      	str	r1, [sp, #444]	; 0x1bc
 80051f6:	b2c0      	uxtb	r0, r0
 80051f8:	2801      	cmp	r0, #1
 80051fa:	d006      	beq.n	800520a <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x93c>
 80051fc:	e008      	b.n	8005210 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x942>
 80051fe:	f249 0010 	movw	r0, #36880	; 0x9010
 8005202:	f6c0 0000 	movt	r0, #2048	; 0x800
 8005206:	f002 ff37 	bl	8008078 <_ZN4core9panicking11panic_const24panic_const_mul_overflow17hd3d29f8f054ee19bE>
 800520a:	2001      	movs	r0, #1
 800520c:	9058      	str	r0, [sp, #352]	; 0x160
 800520e:	e002      	b.n	8005216 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x948>
 8005210:	2002      	movs	r0, #2
 8005212:	9058      	str	r0, [sp, #352]	; 0x160
 8005214:	e7ff      	b.n	8005216 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x948>
 8005216:	9818      	ldr	r0, [sp, #96]	; 0x60
 8005218:	9958      	ldr	r1, [sp, #352]	; 0x160
 800521a:	fba0 1001 	umull	r1, r0, r0, r1
 800521e:	9105      	str	r1, [sp, #20]
 8005220:	bbd0      	cbnz	r0, 8005298 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x9ca>
 8005222:	e7ff      	b.n	8005224 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x956>
 8005224:	9d06      	ldr	r5, [sp, #24]
 8005226:	9805      	ldr	r0, [sp, #20]
 8005228:	f001 fb19 	bl	800685e <_ZN5fugit4rate23Rate$LT$u32$C$_$C$_$GT$8from_raw17h4dfb6adeb9c3a2f3E>
 800522c:	4604      	mov	r4, r0
 800522e:	9470      	str	r4, [sp, #448]	; 0x1c0
 8005230:	984c      	ldr	r0, [sp, #304]	; 0x130
 8005232:	f001 fae1 	bl	80067f8 <_ZN43_$LT$u32$u20$as$u20$fugit..rate..ExtU32$GT$2Hz17h9755634163a52ceaE>
 8005236:	4681      	mov	r9, r0
 8005238:	981f      	ldr	r0, [sp, #124]	; 0x7c
 800523a:	f001 fadd 	bl	80067f8 <_ZN43_$LT$u32$u20$as$u20$fugit..rate..ExtU32$GT$2Hz17h9755634163a52ceaE>
 800523e:	4680      	mov	r8, r0
 8005240:	9818      	ldr	r0, [sp, #96]	; 0x60
 8005242:	f001 fad9 	bl	80067f8 <_ZN43_$LT$u32$u20$as$u20$fugit..rate..ExtU32$GT$2Hz17h9755634163a52ceaE>
 8005246:	4606      	mov	r6, r0
 8005248:	9845      	ldr	r0, [sp, #276]	; 0x114
 800524a:	f001 fad5 	bl	80067f8 <_ZN43_$LT$u32$u20$as$u20$fugit..rate..ExtU32$GT$2Hz17h9755634163a52ceaE>
 800524e:	9004      	str	r0, [sp, #16]
 8005250:	983f      	ldr	r0, [sp, #252]	; 0xfc
 8005252:	9940      	ldr	r1, [sp, #256]	; 0x100
 8005254:	f001 fb81 	bl	800695a <_ZN4core6option15Option$LT$T$GT$3map17hdb8d47962bb1c638E>
 8005258:	9002      	str	r0, [sp, #8]
 800525a:	9103      	str	r1, [sp, #12]
 800525c:	9841      	ldr	r0, [sp, #260]	; 0x104
 800525e:	9942      	ldr	r1, [sp, #264]	; 0x108
 8005260:	f001 fb7b 	bl	800695a <_ZN4core6option15Option$LT$T$GT$3map17hdb8d47962bb1c638E>
 8005264:	f8dd c008 	ldr.w	ip, [sp, #8]
 8005268:	9b03      	ldr	r3, [sp, #12]
 800526a:	f8dd e010 	ldr.w	lr, [sp, #16]
 800526e:	4602      	mov	r2, r0
 8005270:	9834      	ldr	r0, [sp, #208]	; 0xd0
 8005272:	f8cd 9174 	str.w	r9, [sp, #372]	; 0x174
 8005276:	f8cd 8178 	str.w	r8, [sp, #376]	; 0x178
 800527a:	965f      	str	r6, [sp, #380]	; 0x17c
 800527c:	9560      	str	r5, [sp, #384]	; 0x180
 800527e:	9461      	str	r4, [sp, #388]	; 0x184
 8005280:	f8cd e188 	str.w	lr, [sp, #392]	; 0x188
 8005284:	f8cd c164 	str.w	ip, [sp, #356]	; 0x164
 8005288:	935a      	str	r3, [sp, #360]	; 0x168
 800528a:	925b      	str	r2, [sp, #364]	; 0x16c
 800528c:	915c      	str	r1, [sp, #368]	; 0x170
 800528e:	f890 0039 	ldrb.w	r0, [r0, #57]	; 0x39
 8005292:	07c0      	lsls	r0, r0, #31
 8005294:	b9a8      	cbnz	r0, 80052c2 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x9f4>
 8005296:	e005      	b.n	80052a4 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x9d6>
 8005298:	f249 0020 	movw	r0, #36896	; 0x9020
 800529c:	f6c0 0000 	movt	r0, #2048	; 0x800
 80052a0:	f002 feea 	bl	8008078 <_ZN4core9panicking11panic_const24panic_const_mul_overflow17hd3d29f8f054ee19bE>
 80052a4:	982c      	ldr	r0, [sp, #176]	; 0xb0
 80052a6:	a959      	add	r1, sp, #356	; 0x164
 80052a8:	e8b1 501c 	ldmia.w	r1!, {r2, r3, r4, ip, lr}
 80052ac:	e8a0 501c 	stmia.w	r0!, {r2, r3, r4, ip, lr}
 80052b0:	e891 501c 	ldmia.w	r1, {r2, r3, r4, ip, lr}
 80052b4:	e880 501c 	stmia.w	r0, {r2, r3, r4, ip, lr}
 80052b8:	f50d 7d54 	add.w	sp, sp, #848	; 0x350
 80052bc:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
 80052c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80052c2:	a859      	add	r0, sp, #356	; 0x164
 80052c4:	f000 fab2 	bl	800582c <_ZN13stm32f4xx_hal3rcc2f46Clocks17is_pll48clk_valid17h2a2dda4471e754aaE>
 80052c8:	2800      	cmp	r0, #0
 80052ca:	d1eb      	bne.n	80052a4 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0x9d6>
 80052cc:	e7ff      	b.n	80052ce <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal17h8bd5990c53c43208E+0xa00>
 80052ce:	f249 0030 	movw	r0, #36912	; 0x9030
 80052d2:	f6c0 0000 	movt	r0, #2048	; 0x800
 80052d6:	f249 025c 	movw	r2, #36956	; 0x905c
 80052da:	f6c0 0200 	movt	r2, #2048	; 0x800
 80052de:	212c      	movs	r1, #44	; 0x2c
 80052e0:	f001 fe46 	bl	8006f70 <_ZN4core9panicking5panic17h3d328557175627ceE>

080052e4 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal28_$u7b$$u7b$closure$u7d$$u7d$17heae01c1ae1d96fcaE>:
 80052e4:	b580      	push	{r7, lr}
 80052e6:	466f      	mov	r7, sp
 80052e8:	b082      	sub	sp, #8
 80052ea:	9001      	str	r0, [sp, #4]
 80052ec:	9801      	ldr	r0, [sp, #4]
 80052ee:	6801      	ldr	r1, [r0, #0]
 80052f0:	f64d 6080 	movw	r0, #56960	; 0xde80
 80052f4:	f2c0 2080 	movt	r0, #640	; 0x280
 80052f8:	f000 ffcf 	bl	800629a <_ZN13stm32f4xx_hal7min_u3217hd05e7076b50b7b87E>
 80052fc:	b002      	add	sp, #8
 80052fe:	bd80      	pop	{r7, pc}

08005300 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal28_$u7b$$u7b$closure$u7d$$u7d$17h5b2257465ecbd055E>:
 8005300:	b580      	push	{r7, lr}
 8005302:	466f      	mov	r7, sp
 8005304:	b082      	sub	sp, #8
 8005306:	9001      	str	r0, [sp, #4]
 8005308:	9801      	ldr	r0, [sp, #4]
 800530a:	6801      	ldr	r1, [r0, #0]
 800530c:	f64b 5000 	movw	r0, #48384	; 0xbd00
 8005310:	f2c0 5001 	movt	r0, #1281	; 0x501
 8005314:	f000 ffc1 	bl	800629a <_ZN13stm32f4xx_hal7min_u3217hd05e7076b50b7b87E>
 8005318:	b002      	add	sp, #8
 800531a:	bd80      	pop	{r7, pc}

0800531c <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal28_$u7b$$u7b$closure$u7d$$u7d$17h88147b057fcfe1c1E>:
 800531c:	b580      	push	{r7, lr}
 800531e:	466f      	mov	r7, sp
 8005320:	b09a      	sub	sp, #104	; 0x68
 8005322:	9205      	str	r2, [sp, #20]
 8005324:	9006      	str	r0, [sp, #24]
 8005326:	9107      	str	r1, [sp, #28]
 8005328:	9208      	str	r2, [sp, #32]
 800532a:	9806      	ldr	r0, [sp, #24]
 800532c:	7800      	ldrb	r0, [r0, #0]
 800532e:	07c0      	lsls	r0, r0, #31
 8005330:	b9b8      	cbnz	r0, 8005362 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal28_$u7b$$u7b$closure$u7d$$u7d$17h88147b057fcfe1c1E+0x46>
 8005332:	e7ff      	b.n	8005334 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal28_$u7b$$u7b$closure$u7d$$u7d$17h88147b057fcfe1c1E+0x18>
 8005334:	9905      	ldr	r1, [sp, #20]
 8005336:	9114      	str	r1, [sp, #80]	; 0x50
 8005338:	9115      	str	r1, [sp, #84]	; 0x54
 800533a:	2010      	movs	r0, #16
 800533c:	f807 0c0d 	strb.w	r0, [r7, #-13]
 8005340:	9109      	str	r1, [sp, #36]	; 0x24
 8005342:	f88d 0028 	strb.w	r0, [sp, #40]	; 0x28
 8005346:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005348:	9004      	str	r0, [sp, #16]
 800534a:	f89d 1028 	ldrb.w	r1, [sp, #40]	; 0x28
 800534e:	2001      	movs	r0, #1
 8005350:	f7fd fee0 	bl	8003114 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17he88f88cde4877b76E>
 8005354:	4601      	mov	r1, r0
 8005356:	9804      	ldr	r0, [sp, #16]
 8005358:	f7fd fec8 	bl	80030ec <_ZN51_$LT$u32$u20$as$u20$core..ops..bit..BitOrAssign$GT$12bitor_assign17h820a7342ebe794ceE>
 800535c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800535e:	b01a      	add	sp, #104	; 0x68
 8005360:	bd80      	pop	{r7, pc}
 8005362:	9b05      	ldr	r3, [sp, #20]
 8005364:	9317      	str	r3, [sp, #92]	; 0x5c
 8005366:	9318      	str	r3, [sp, #96]	; 0x60
 8005368:	2212      	movs	r2, #18
 800536a:	f807 2c02 	strb.w	r2, [r7, #-2]
 800536e:	930c      	str	r3, [sp, #48]	; 0x30
 8005370:	f88d 2034 	strb.w	r2, [sp, #52]	; 0x34
 8005374:	2001      	movs	r0, #1
 8005376:	9002      	str	r0, [sp, #8]
 8005378:	f807 0c39 	strb.w	r0, [r7, #-57]
 800537c:	f817 1c39 	ldrb.w	r1, [r7, #-57]
 8005380:	930e      	str	r3, [sp, #56]	; 0x38
 8005382:	f88d 203c 	strb.w	r2, [sp, #60]	; 0x3c
 8005386:	f001 0101 	and.w	r1, r1, #1
 800538a:	f807 1c25 	strb.w	r1, [r7, #-37]
 800538e:	f807 1c19 	strb.w	r1, [r7, #-25]
 8005392:	f817 1c19 	ldrb.w	r1, [r7, #-25]
 8005396:	9311      	str	r3, [sp, #68]	; 0x44
 8005398:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
 800539c:	f001 0101 	and.w	r1, r1, #1
 80053a0:	9101      	str	r1, [sp, #4]
 80053a2:	f807 1c1a 	strb.w	r1, [r7, #-26]
 80053a6:	9911      	ldr	r1, [sp, #68]	; 0x44
 80053a8:	9100      	str	r1, [sp, #0]
 80053aa:	f89d 1048 	ldrb.w	r1, [sp, #72]	; 0x48
 80053ae:	f7fd feb1 	bl	8003114 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17he88f88cde4877b76E>
 80053b2:	f7fd fca4 	bl	8002cfe <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17h93a5eb9aded375c2E>
 80053b6:	4601      	mov	r1, r0
 80053b8:	9800      	ldr	r0, [sp, #0]
 80053ba:	f7fd fea1 	bl	8003100 <_ZN52_$LT$u32$u20$as$u20$core..ops..bit..BitAndAssign$GT$13bitand_assign17he37a4b1b0d600295E>
 80053be:	9801      	ldr	r0, [sp, #4]
 80053c0:	9902      	ldr	r1, [sp, #8]
 80053c2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80053c4:	9203      	str	r2, [sp, #12]
 80053c6:	f807 0c01 	strb.w	r0, [r7, #-1]
 80053ca:	f7fd fca3 	bl	8002d14 <_ZN46_$LT$u32$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h7c551695950cc3a9E>
 80053ce:	f89d 1048 	ldrb.w	r1, [sp, #72]	; 0x48
 80053d2:	f7fd fe9f 	bl	8003114 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17he88f88cde4877b76E>
 80053d6:	4601      	mov	r1, r0
 80053d8:	9803      	ldr	r0, [sp, #12]
 80053da:	f7fd fe87 	bl	80030ec <_ZN51_$LT$u32$u20$as$u20$core..ops..bit..BitOrAssign$GT$12bitor_assign17h820a7342ebe794ceE>
 80053de:	e7a9      	b.n	8005334 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal28_$u7b$$u7b$closure$u7d$$u7d$17h88147b057fcfe1c1E+0x18>

080053e0 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal28_$u7b$$u7b$closure$u7d$$u7d$17h64703f415c486718E>:
 80053e0:	b580      	push	{r7, lr}
 80053e2:	466f      	mov	r7, sp
 80053e4:	b08a      	sub	sp, #40	; 0x28
 80053e6:	9003      	str	r0, [sp, #12]
 80053e8:	9104      	str	r1, [sp, #16]
 80053ea:	9107      	str	r1, [sp, #28]
 80053ec:	9108      	str	r1, [sp, #32]
 80053ee:	2018      	movs	r0, #24
 80053f0:	f807 0c01 	strb.w	r0, [r7, #-1]
 80053f4:	9105      	str	r1, [sp, #20]
 80053f6:	f88d 0018 	strb.w	r0, [sp, #24]
 80053fa:	9805      	ldr	r0, [sp, #20]
 80053fc:	9001      	str	r0, [sp, #4]
 80053fe:	f89d 1018 	ldrb.w	r1, [sp, #24]
 8005402:	2001      	movs	r0, #1
 8005404:	f7fd fe86 	bl	8003114 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17he88f88cde4877b76E>
 8005408:	4601      	mov	r1, r0
 800540a:	9801      	ldr	r0, [sp, #4]
 800540c:	f7fd fe6e 	bl	80030ec <_ZN51_$LT$u32$u20$as$u20$core..ops..bit..BitOrAssign$GT$12bitor_assign17h820a7342ebe794ceE>
 8005410:	9805      	ldr	r0, [sp, #20]
 8005412:	b00a      	add	sp, #40	; 0x28
 8005414:	bd80      	pop	{r7, pc}

08005416 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal28_$u7b$$u7b$closure$u7d$$u7d$17h04edd8e3a2957ca3E>:
 8005416:	b580      	push	{r7, lr}
 8005418:	466f      	mov	r7, sp
 800541a:	b08a      	sub	sp, #40	; 0x28
 800541c:	9003      	str	r0, [sp, #12]
 800541e:	9104      	str	r1, [sp, #16]
 8005420:	9107      	str	r1, [sp, #28]
 8005422:	9108      	str	r1, [sp, #32]
 8005424:	201a      	movs	r0, #26
 8005426:	f807 0c01 	strb.w	r0, [r7, #-1]
 800542a:	9105      	str	r1, [sp, #20]
 800542c:	f88d 0018 	strb.w	r0, [sp, #24]
 8005430:	9805      	ldr	r0, [sp, #20]
 8005432:	9001      	str	r0, [sp, #4]
 8005434:	f89d 1018 	ldrb.w	r1, [sp, #24]
 8005438:	2001      	movs	r0, #1
 800543a:	f7fd fe6b 	bl	8003114 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17he88f88cde4877b76E>
 800543e:	4601      	mov	r1, r0
 8005440:	9801      	ldr	r0, [sp, #4]
 8005442:	f7fd fe53 	bl	80030ec <_ZN51_$LT$u32$u20$as$u20$core..ops..bit..BitOrAssign$GT$12bitor_assign17h820a7342ebe794ceE>
 8005446:	9805      	ldr	r0, [sp, #20]
 8005448:	b00a      	add	sp, #40	; 0x28
 800544a:	bd80      	pop	{r7, pc}

0800544c <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal28_$u7b$$u7b$closure$u7d$$u7d$17h42eac4f0e15f2fe7E>:
 800544c:	b580      	push	{r7, lr}
 800544e:	466f      	mov	r7, sp
 8005450:	b0a2      	sub	sp, #136	; 0x88
 8005452:	9207      	str	r2, [sp, #28]
 8005454:	9006      	str	r0, [sp, #24]
 8005456:	910b      	str	r1, [sp, #44]	; 0x2c
 8005458:	920c      	str	r2, [sp, #48]	; 0x30
 800545a:	921f      	str	r2, [sp, #124]	; 0x7c
 800545c:	9220      	str	r2, [sp, #128]	; 0x80
 800545e:	210d      	movs	r1, #13
 8005460:	f88d 1084 	strb.w	r1, [sp, #132]	; 0x84
 8005464:	6800      	ldr	r0, [r0, #0]
 8005466:	7800      	ldrb	r0, [r0, #0]
 8005468:	9001      	str	r0, [sp, #4]
 800546a:	9210      	str	r2, [sp, #64]	; 0x40
 800546c:	f88d 1044 	strb.w	r1, [sp, #68]	; 0x44
 8005470:	f807 0c3d 	strb.w	r0, [r7, #-61]
 8005474:	9810      	ldr	r0, [sp, #64]	; 0x40
 8005476:	9000      	str	r0, [sp, #0]
 8005478:	f001 fa07 	bl	800688a <_ZN15stm32f4_staging7generic8mask_u3217h44442f9c7bda9bfdE>
 800547c:	f89d 1044 	ldrb.w	r1, [sp, #68]	; 0x44
 8005480:	f7fd fe48 	bl	8003114 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17he88f88cde4877b76E>
 8005484:	f7fd fc3b 	bl	8002cfe <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17h93a5eb9aded375c2E>
 8005488:	4601      	mov	r1, r0
 800548a:	9800      	ldr	r0, [sp, #0]
 800548c:	f7fd fe38 	bl	8003100 <_ZN52_$LT$u32$u20$as$u20$core..ops..bit..BitAndAssign$GT$13bitand_assign17he37a4b1b0d600295E>
 8005490:	9801      	ldr	r0, [sp, #4]
 8005492:	9910      	ldr	r1, [sp, #64]	; 0x40
 8005494:	9102      	str	r1, [sp, #8]
 8005496:	f807 0c02 	strb.w	r0, [r7, #-2]
 800549a:	f001 f9f6 	bl	800688a <_ZN15stm32f4_staging7generic8mask_u3217h44442f9c7bda9bfdE>
 800549e:	4601      	mov	r1, r0
 80054a0:	9801      	ldr	r0, [sp, #4]
 80054a2:	f7fd fc37 	bl	8002d14 <_ZN46_$LT$u32$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h7c551695950cc3a9E>
 80054a6:	f89d 1044 	ldrb.w	r1, [sp, #68]	; 0x44
 80054aa:	f7fd fe33 	bl	8003114 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17he88f88cde4877b76E>
 80054ae:	4601      	mov	r1, r0
 80054b0:	9802      	ldr	r0, [sp, #8]
 80054b2:	f7fd fe1b 	bl	80030ec <_ZN51_$LT$u32$u20$as$u20$core..ops..bit..BitOrAssign$GT$12bitor_assign17h820a7342ebe794ceE>
 80054b6:	9806      	ldr	r0, [sp, #24]
 80054b8:	9a07      	ldr	r2, [sp, #28]
 80054ba:	921c      	str	r2, [sp, #112]	; 0x70
 80054bc:	921d      	str	r2, [sp, #116]	; 0x74
 80054be:	210a      	movs	r1, #10
 80054c0:	f807 1c0d 	strb.w	r1, [r7, #-13]
 80054c4:	6840      	ldr	r0, [r0, #4]
 80054c6:	7800      	ldrb	r0, [r0, #0]
 80054c8:	9004      	str	r0, [sp, #16]
 80054ca:	920d      	str	r2, [sp, #52]	; 0x34
 80054cc:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
 80054d0:	f807 0c49 	strb.w	r0, [r7, #-73]
 80054d4:	980d      	ldr	r0, [sp, #52]	; 0x34
 80054d6:	9003      	str	r0, [sp, #12]
 80054d8:	f001 f9d7 	bl	800688a <_ZN15stm32f4_staging7generic8mask_u3217h44442f9c7bda9bfdE>
 80054dc:	f89d 1038 	ldrb.w	r1, [sp, #56]	; 0x38
 80054e0:	f7fd fe18 	bl	8003114 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17he88f88cde4877b76E>
 80054e4:	f7fd fc0b 	bl	8002cfe <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17h93a5eb9aded375c2E>
 80054e8:	4601      	mov	r1, r0
 80054ea:	9803      	ldr	r0, [sp, #12]
 80054ec:	f7fd fe08 	bl	8003100 <_ZN52_$LT$u32$u20$as$u20$core..ops..bit..BitAndAssign$GT$13bitand_assign17he37a4b1b0d600295E>
 80054f0:	9804      	ldr	r0, [sp, #16]
 80054f2:	990d      	ldr	r1, [sp, #52]	; 0x34
 80054f4:	9105      	str	r1, [sp, #20]
 80054f6:	f807 0c01 	strb.w	r0, [r7, #-1]
 80054fa:	f001 f9c6 	bl	800688a <_ZN15stm32f4_staging7generic8mask_u3217h44442f9c7bda9bfdE>
 80054fe:	4601      	mov	r1, r0
 8005500:	9804      	ldr	r0, [sp, #16]
 8005502:	f7fd fc07 	bl	8002d14 <_ZN46_$LT$u32$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h7c551695950cc3a9E>
 8005506:	f89d 1038 	ldrb.w	r1, [sp, #56]	; 0x38
 800550a:	f7fd fe03 	bl	8003114 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17he88f88cde4877b76E>
 800550e:	4601      	mov	r1, r0
 8005510:	9805      	ldr	r0, [sp, #20]
 8005512:	f7fd fdeb 	bl	80030ec <_ZN51_$LT$u32$u20$as$u20$core..ops..bit..BitOrAssign$GT$12bitor_assign17h820a7342ebe794ceE>
 8005516:	9806      	ldr	r0, [sp, #24]
 8005518:	9a07      	ldr	r2, [sp, #28]
 800551a:	9219      	str	r2, [sp, #100]	; 0x64
 800551c:	921a      	str	r2, [sp, #104]	; 0x68
 800551e:	2104      	movs	r1, #4
 8005520:	f807 1c19 	strb.w	r1, [r7, #-25]
 8005524:	6880      	ldr	r0, [r0, #8]
 8005526:	7800      	ldrb	r0, [r0, #0]
 8005528:	9213      	str	r2, [sp, #76]	; 0x4c
 800552a:	f88d 1050 	strb.w	r1, [sp, #80]	; 0x50
 800552e:	f807 0c31 	strb.w	r0, [r7, #-49]
 8005532:	f807 0c25 	strb.w	r0, [r7, #-37]
 8005536:	f817 0c25 	ldrb.w	r0, [r7, #-37]
 800553a:	9009      	str	r0, [sp, #36]	; 0x24
 800553c:	9216      	str	r2, [sp, #88]	; 0x58
 800553e:	f88d 105c 	strb.w	r1, [sp, #92]	; 0x5c
 8005542:	f807 0c26 	strb.w	r0, [r7, #-38]
 8005546:	9816      	ldr	r0, [sp, #88]	; 0x58
 8005548:	9008      	str	r0, [sp, #32]
 800554a:	f001 f99c 	bl	8006886 <_ZN15stm32f4_staging7generic8mask_u3217h3038667370972b0dE>
 800554e:	f89d 105c 	ldrb.w	r1, [sp, #92]	; 0x5c
 8005552:	f7fd fddf 	bl	8003114 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17he88f88cde4877b76E>
 8005556:	f7fd fbd2 	bl	8002cfe <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17h93a5eb9aded375c2E>
 800555a:	4601      	mov	r1, r0
 800555c:	9808      	ldr	r0, [sp, #32]
 800555e:	f7fd fdcf 	bl	8003100 <_ZN52_$LT$u32$u20$as$u20$core..ops..bit..BitAndAssign$GT$13bitand_assign17he37a4b1b0d600295E>
 8005562:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005564:	9916      	ldr	r1, [sp, #88]	; 0x58
 8005566:	910a      	str	r1, [sp, #40]	; 0x28
 8005568:	f807 0c03 	strb.w	r0, [r7, #-3]
 800556c:	f001 f98b 	bl	8006886 <_ZN15stm32f4_staging7generic8mask_u3217h3038667370972b0dE>
 8005570:	4601      	mov	r1, r0
 8005572:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005574:	f7fd fbce 	bl	8002d14 <_ZN46_$LT$u32$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h7c551695950cc3a9E>
 8005578:	f89d 105c 	ldrb.w	r1, [sp, #92]	; 0x5c
 800557c:	f7fd fdca 	bl	8003114 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17he88f88cde4877b76E>
 8005580:	4601      	mov	r1, r0
 8005582:	980a      	ldr	r0, [sp, #40]	; 0x28
 8005584:	f7fd fdb2 	bl	80030ec <_ZN51_$LT$u32$u20$as$u20$core..ops..bit..BitOrAssign$GT$12bitor_assign17h820a7342ebe794ceE>
 8005588:	9816      	ldr	r0, [sp, #88]	; 0x58
 800558a:	b022      	add	sp, #136	; 0x88
 800558c:	bd80      	pop	{r7, pc}

0800558e <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal28_$u7b$$u7b$closure$u7d$$u7d$17h75da830160af7959E>:
 800558e:	b580      	push	{r7, lr}
 8005590:	466f      	mov	r7, sp
 8005592:	b094      	sub	sp, #80	; 0x50
 8005594:	9006      	str	r0, [sp, #24]
 8005596:	9107      	str	r1, [sp, #28]
 8005598:	9209      	str	r2, [sp, #36]	; 0x24
 800559a:	930a      	str	r3, [sp, #40]	; 0x28
 800559c:	9311      	str	r3, [sp, #68]	; 0x44
 800559e:	9312      	str	r3, [sp, #72]	; 0x48
 80055a0:	2000      	movs	r0, #0
 80055a2:	f807 0c02 	strb.w	r0, [r7, #-2]
 80055a6:	9304      	str	r3, [sp, #16]
 80055a8:	9005      	str	r0, [sp, #20]
 80055aa:	9806      	ldr	r0, [sp, #24]
 80055ac:	7800      	ldrb	r0, [r0, #0]
 80055ae:	07c0      	lsls	r0, r0, #31
 80055b0:	b928      	cbnz	r0, 80055be <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal28_$u7b$$u7b$closure$u7d$$u7d$17h75da830160af7959E+0x30>
 80055b2:	e7ff      	b.n	80055b4 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal28_$u7b$$u7b$closure$u7d$$u7d$17h75da830160af7959E+0x26>
 80055b4:	9807      	ldr	r0, [sp, #28]
 80055b6:	f001 fa34 	bl	8006a22 <_ZN4core6option15Option$LT$T$GT$7is_some17hddefbe0b07295f1aE>
 80055ba:	b940      	cbnz	r0, 80055ce <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal28_$u7b$$u7b$closure$u7d$$u7d$17h75da830160af7959E+0x40>
 80055bc:	e003      	b.n	80055c6 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal28_$u7b$$u7b$closure$u7d$$u7d$17h75da830160af7959E+0x38>
 80055be:	2002      	movs	r0, #2
 80055c0:	f807 0c2d 	strb.w	r0, [r7, #-45]
 80055c4:	e007      	b.n	80055d6 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal28_$u7b$$u7b$closure$u7d$$u7d$17h75da830160af7959E+0x48>
 80055c6:	2000      	movs	r0, #0
 80055c8:	f807 0c2d 	strb.w	r0, [r7, #-45]
 80055cc:	e003      	b.n	80055d6 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal28_$u7b$$u7b$closure$u7d$$u7d$17h75da830160af7959E+0x48>
 80055ce:	2001      	movs	r0, #1
 80055d0:	f807 0c2d 	strb.w	r0, [r7, #-45]
 80055d4:	e7ff      	b.n	80055d6 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal28_$u7b$$u7b$closure$u7d$$u7d$17h75da830160af7959E+0x48>
 80055d6:	9905      	ldr	r1, [sp, #20]
 80055d8:	9a04      	ldr	r2, [sp, #16]
 80055da:	f817 0c2d 	ldrb.w	r0, [r7, #-45]
 80055de:	920b      	str	r2, [sp, #44]	; 0x2c
 80055e0:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
 80055e4:	f807 0c19 	strb.w	r0, [r7, #-25]
 80055e8:	f807 0c0d 	strb.w	r0, [r7, #-13]
 80055ec:	f817 0c0d 	ldrb.w	r0, [r7, #-13]
 80055f0:	9002      	str	r0, [sp, #8]
 80055f2:	920e      	str	r2, [sp, #56]	; 0x38
 80055f4:	f88d 103c 	strb.w	r1, [sp, #60]	; 0x3c
 80055f8:	f807 0c0e 	strb.w	r0, [r7, #-14]
 80055fc:	980e      	ldr	r0, [sp, #56]	; 0x38
 80055fe:	9001      	str	r0, [sp, #4]
 8005600:	f001 f945 	bl	800688e <_ZN15stm32f4_staging7generic8mask_u3217ha42b028e7d8205ffE>
 8005604:	f89d 103c 	ldrb.w	r1, [sp, #60]	; 0x3c
 8005608:	f7fd fd84 	bl	8003114 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17he88f88cde4877b76E>
 800560c:	f7fd fb77 	bl	8002cfe <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17h93a5eb9aded375c2E>
 8005610:	4601      	mov	r1, r0
 8005612:	9801      	ldr	r0, [sp, #4]
 8005614:	f7fd fd74 	bl	8003100 <_ZN52_$LT$u32$u20$as$u20$core..ops..bit..BitAndAssign$GT$13bitand_assign17he37a4b1b0d600295E>
 8005618:	9802      	ldr	r0, [sp, #8]
 800561a:	990e      	ldr	r1, [sp, #56]	; 0x38
 800561c:	9103      	str	r1, [sp, #12]
 800561e:	f807 0c01 	strb.w	r0, [r7, #-1]
 8005622:	f001 f934 	bl	800688e <_ZN15stm32f4_staging7generic8mask_u3217ha42b028e7d8205ffE>
 8005626:	4601      	mov	r1, r0
 8005628:	9802      	ldr	r0, [sp, #8]
 800562a:	f7fd fb73 	bl	8002d14 <_ZN46_$LT$u32$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h7c551695950cc3a9E>
 800562e:	f89d 103c 	ldrb.w	r1, [sp, #60]	; 0x3c
 8005632:	f7fd fd6f 	bl	8003114 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17he88f88cde4877b76E>
 8005636:	4601      	mov	r1, r0
 8005638:	9803      	ldr	r0, [sp, #12]
 800563a:	f7fd fd57 	bl	80030ec <_ZN51_$LT$u32$u20$as$u20$core..ops..bit..BitOrAssign$GT$12bitor_assign17h820a7342ebe794ceE>
 800563e:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005640:	b014      	add	sp, #80	; 0x50
 8005642:	bd80      	pop	{r7, pc}

08005644 <_ZN13stm32f4xx_hal3rcc2f49I2sClocks4real17h71ec7e75ae037c80E>:
 8005644:	b08d      	sub	sp, #52	; 0x34
 8005646:	9300      	str	r3, [sp, #0]
 8005648:	4694      	mov	ip, r2
 800564a:	f8cd c004 	str.w	ip, [sp, #4]
 800564e:	9002      	str	r0, [sp, #8]
 8005650:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005652:	9003      	str	r0, [sp, #12]
 8005654:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005656:	9204      	str	r2, [sp, #16]
 8005658:	9108      	str	r1, [sp, #32]
 800565a:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 800565e:	930a      	str	r3, [sp, #40]	; 0x28
 8005660:	920b      	str	r2, [sp, #44]	; 0x2c
 8005662:	900c      	str	r0, [sp, #48]	; 0x30
 8005664:	7a08      	ldrb	r0, [r1, #8]
 8005666:	4601      	mov	r1, r0
 8005668:	9105      	str	r1, [sp, #20]
 800566a:	07c0      	lsls	r0, r0, #31
 800566c:	b928      	cbnz	r0, 800567a <_ZN13stm32f4xx_hal3rcc2f49I2sClocks4real17h71ec7e75ae037c80E+0x36>
 800566e:	e7ff      	b.n	8005670 <_ZN13stm32f4xx_hal3rcc2f49I2sClocks4real17h71ec7e75ae037c80E+0x2c>
 8005670:	9800      	ldr	r0, [sp, #0]
 8005672:	9901      	ldr	r1, [sp, #4]
 8005674:	9106      	str	r1, [sp, #24]
 8005676:	9007      	str	r0, [sp, #28]
 8005678:	e004      	b.n	8005684 <_ZN13stm32f4xx_hal3rcc2f49I2sClocks4real17h71ec7e75ae037c80E+0x40>
 800567a:	9803      	ldr	r0, [sp, #12]
 800567c:	9904      	ldr	r1, [sp, #16]
 800567e:	9106      	str	r1, [sp, #24]
 8005680:	9007      	str	r0, [sp, #28]
 8005682:	e7ff      	b.n	8005684 <_ZN13stm32f4xx_hal3rcc2f49I2sClocks4real17h71ec7e75ae037c80E+0x40>
 8005684:	9902      	ldr	r1, [sp, #8]
 8005686:	9805      	ldr	r0, [sp, #20]
 8005688:	f000 0001 	and.w	r0, r0, #1
 800568c:	7208      	strb	r0, [r1, #8]
 800568e:	9a06      	ldr	r2, [sp, #24]
 8005690:	9807      	ldr	r0, [sp, #28]
 8005692:	600a      	str	r2, [r1, #0]
 8005694:	6048      	str	r0, [r1, #4]
 8005696:	b00d      	add	sp, #52	; 0x34
 8005698:	4770      	bx	lr

0800569a <_ZN13stm32f4xx_hal3rcc2f412RealI2sClock15config_clocksel17h1ccf83116ff5a6c2E>:
 800569a:	b580      	push	{r7, lr}
 800569c:	466f      	mov	r7, sp
 800569e:	b092      	sub	sp, #72	; 0x48
 80056a0:	4601      	mov	r1, r0
 80056a2:	9103      	str	r1, [sp, #12]
 80056a4:	9105      	str	r1, [sp, #20]
 80056a6:	f643 0000 	movw	r0, #14336	; 0x3800
 80056aa:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80056ae:	9006      	str	r0, [sp, #24]
 80056b0:	900c      	str	r0, [sp, #48]	; 0x30
 80056b2:	f643 0008 	movw	r0, #14344	; 0x3808
 80056b6:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80056ba:	9004      	str	r0, [sp, #16]
 80056bc:	9009      	str	r0, [sp, #36]	; 0x24
 80056be:	910a      	str	r1, [sp, #40]	; 0x28
 80056c0:	900d      	str	r0, [sp, #52]	; 0x34
 80056c2:	900e      	str	r0, [sp, #56]	; 0x38
 80056c4:	f001 fa8c 	bl	8006be0 <_ZN4core3ptr13read_volatile17hee64c5a39ad146b0E>
 80056c8:	9001      	str	r0, [sp, #4]
 80056ca:	900b      	str	r0, [sp, #44]	; 0x2c
 80056cc:	9007      	str	r0, [sp, #28]
 80056ce:	2000      	movs	r0, #0
 80056d0:	9002      	str	r0, [sp, #8]
 80056d2:	f7fd fb14 	bl	8002cfe <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17h93a5eb9aded375c2E>
 80056d6:	4601      	mov	r1, r0
 80056d8:	9801      	ldr	r0, [sp, #4]
 80056da:	f7fd fb1b 	bl	8002d14 <_ZN46_$LT$u32$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h7c551695950cc3a9E>
 80056de:	9902      	ldr	r1, [sp, #8]
 80056e0:	f7fd fb12 	bl	8002d08 <_ZN45_$LT$u32$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h3a35f378c4a4a0e5E>
 80056e4:	4601      	mov	r1, r0
 80056e6:	9803      	ldr	r0, [sp, #12]
 80056e8:	9108      	str	r1, [sp, #32]
 80056ea:	a907      	add	r1, sp, #28
 80056ec:	aa08      	add	r2, sp, #32
 80056ee:	f000 f80a 	bl	8005706 <_ZN13stm32f4xx_hal3rcc2f412RealI2sClock15config_clocksel28_$u7b$$u7b$closure$u7d$$u7d$17hdd80a4427086ad50E>
 80056f2:	4601      	mov	r1, r0
 80056f4:	9804      	ldr	r0, [sp, #16]
 80056f6:	6809      	ldr	r1, [r1, #0]
 80056f8:	900f      	str	r0, [sp, #60]	; 0x3c
 80056fa:	9110      	str	r1, [sp, #64]	; 0x40
 80056fc:	9011      	str	r0, [sp, #68]	; 0x44
 80056fe:	f001 fae0 	bl	8006cc2 <_ZN4core3ptr14write_volatile17hc6769b4b417bf8b9E>
 8005702:	b012      	add	sp, #72	; 0x48
 8005704:	bd80      	pop	{r7, pc}

08005706 <_ZN13stm32f4xx_hal3rcc2f412RealI2sClock15config_clocksel28_$u7b$$u7b$closure$u7d$$u7d$17hdd80a4427086ad50E>:
 8005706:	b580      	push	{r7, lr}
 8005708:	466f      	mov	r7, sp
 800570a:	b0a4      	sub	sp, #144	; 0x90
 800570c:	9209      	str	r2, [sp, #36]	; 0x24
 800570e:	900a      	str	r0, [sp, #40]	; 0x28
 8005710:	910c      	str	r1, [sp, #48]	; 0x30
 8005712:	920d      	str	r2, [sp, #52]	; 0x34
 8005714:	980a      	ldr	r0, [sp, #40]	; 0x28
 8005716:	7a00      	ldrb	r0, [r0, #8]
 8005718:	07c0      	lsls	r0, r0, #31
 800571a:	2800      	cmp	r0, #0
 800571c:	d142      	bne.n	80057a4 <_ZN13stm32f4xx_hal3rcc2f412RealI2sClock15config_clocksel28_$u7b$$u7b$closure$u7d$$u7d$17hdd80a4427086ad50E+0x9e>
 800571e:	e7ff      	b.n	8005720 <_ZN13stm32f4xx_hal3rcc2f412RealI2sClock15config_clocksel28_$u7b$$u7b$closure$u7d$$u7d$17hdd80a4427086ad50E+0x1a>
 8005720:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005722:	9211      	str	r2, [sp, #68]	; 0x44
 8005724:	9212      	str	r2, [sp, #72]	; 0x48
 8005726:	2117      	movs	r1, #23
 8005728:	f807 1c42 	strb.w	r1, [r7, #-66]
 800572c:	921c      	str	r2, [sp, #112]	; 0x70
 800572e:	f88d 1074 	strb.w	r1, [sp, #116]	; 0x74
 8005732:	2000      	movs	r0, #0
 8005734:	f807 0c21 	strb.w	r0, [r7, #-33]
 8005738:	f817 0c21 	ldrb.w	r0, [r7, #-33]
 800573c:	921e      	str	r2, [sp, #120]	; 0x78
 800573e:	f88d 107c 	strb.w	r1, [sp, #124]	; 0x7c
 8005742:	f000 0001 	and.w	r0, r0, #1
 8005746:	f807 0c0d 	strb.w	r0, [r7, #-13]
 800574a:	f807 0c03 	strb.w	r0, [r7, #-3]
 800574e:	f817 0c03 	ldrb.w	r0, [r7, #-3]
 8005752:	9221      	str	r2, [sp, #132]	; 0x84
 8005754:	f88d 1088 	strb.w	r1, [sp, #136]	; 0x88
 8005758:	f000 0001 	and.w	r0, r0, #1
 800575c:	9006      	str	r0, [sp, #24]
 800575e:	f88d 008c 	strb.w	r0, [sp, #140]	; 0x8c
 8005762:	9821      	ldr	r0, [sp, #132]	; 0x84
 8005764:	9005      	str	r0, [sp, #20]
 8005766:	f89d 1088 	ldrb.w	r1, [sp, #136]	; 0x88
 800576a:	2001      	movs	r0, #1
 800576c:	9007      	str	r0, [sp, #28]
 800576e:	f7fd fcd1 	bl	8003114 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17he88f88cde4877b76E>
 8005772:	f7fd fac4 	bl	8002cfe <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17h93a5eb9aded375c2E>
 8005776:	4601      	mov	r1, r0
 8005778:	9805      	ldr	r0, [sp, #20]
 800577a:	f7fd fcc1 	bl	8003100 <_ZN52_$LT$u32$u20$as$u20$core..ops..bit..BitAndAssign$GT$13bitand_assign17he37a4b1b0d600295E>
 800577e:	9806      	ldr	r0, [sp, #24]
 8005780:	9907      	ldr	r1, [sp, #28]
 8005782:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005784:	9208      	str	r2, [sp, #32]
 8005786:	f807 0c02 	strb.w	r0, [r7, #-2]
 800578a:	f7fd fac3 	bl	8002d14 <_ZN46_$LT$u32$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h7c551695950cc3a9E>
 800578e:	f89d 1088 	ldrb.w	r1, [sp, #136]	; 0x88
 8005792:	f7fd fcbf 	bl	8003114 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17he88f88cde4877b76E>
 8005796:	4601      	mov	r1, r0
 8005798:	9808      	ldr	r0, [sp, #32]
 800579a:	f7fd fca7 	bl	80030ec <_ZN51_$LT$u32$u20$as$u20$core..ops..bit..BitOrAssign$GT$12bitor_assign17h820a7342ebe794ceE>
 800579e:	9821      	ldr	r0, [sp, #132]	; 0x84
 80057a0:	900b      	str	r0, [sp, #44]	; 0x2c
 80057a2:	e040      	b.n	8005826 <_ZN13stm32f4xx_hal3rcc2f412RealI2sClock15config_clocksel28_$u7b$$u7b$closure$u7d$$u7d$17hdd80a4427086ad50E+0x120>
 80057a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80057a6:	930e      	str	r3, [sp, #56]	; 0x38
 80057a8:	930f      	str	r3, [sp, #60]	; 0x3c
 80057aa:	2217      	movs	r2, #23
 80057ac:	f807 2c4d 	strb.w	r2, [r7, #-77]
 80057b0:	9314      	str	r3, [sp, #80]	; 0x50
 80057b2:	f88d 2054 	strb.w	r2, [sp, #84]	; 0x54
 80057b6:	2001      	movs	r0, #1
 80057b8:	9003      	str	r0, [sp, #12]
 80057ba:	f807 0c41 	strb.w	r0, [r7, #-65]
 80057be:	f817 1c41 	ldrb.w	r1, [r7, #-65]
 80057c2:	9316      	str	r3, [sp, #88]	; 0x58
 80057c4:	f88d 205c 	strb.w	r2, [sp, #92]	; 0x5c
 80057c8:	f001 0101 	and.w	r1, r1, #1
 80057cc:	f807 1c2d 	strb.w	r1, [r7, #-45]
 80057d0:	f807 1c22 	strb.w	r1, [r7, #-34]
 80057d4:	f817 1c22 	ldrb.w	r1, [r7, #-34]
 80057d8:	9319      	str	r3, [sp, #100]	; 0x64
 80057da:	f88d 2068 	strb.w	r2, [sp, #104]	; 0x68
 80057de:	f001 0101 	and.w	r1, r1, #1
 80057e2:	9102      	str	r1, [sp, #8]
 80057e4:	f807 1c23 	strb.w	r1, [r7, #-35]
 80057e8:	9919      	ldr	r1, [sp, #100]	; 0x64
 80057ea:	9101      	str	r1, [sp, #4]
 80057ec:	f89d 1068 	ldrb.w	r1, [sp, #104]	; 0x68
 80057f0:	f7fd fc90 	bl	8003114 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17he88f88cde4877b76E>
 80057f4:	f7fd fa83 	bl	8002cfe <_ZN43_$LT$u32$u20$as$u20$core..ops..bit..Not$GT$3not17h93a5eb9aded375c2E>
 80057f8:	4601      	mov	r1, r0
 80057fa:	9801      	ldr	r0, [sp, #4]
 80057fc:	f7fd fc80 	bl	8003100 <_ZN52_$LT$u32$u20$as$u20$core..ops..bit..BitAndAssign$GT$13bitand_assign17he37a4b1b0d600295E>
 8005800:	9802      	ldr	r0, [sp, #8]
 8005802:	9903      	ldr	r1, [sp, #12]
 8005804:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8005806:	9204      	str	r2, [sp, #16]
 8005808:	f807 0c01 	strb.w	r0, [r7, #-1]
 800580c:	f7fd fa82 	bl	8002d14 <_ZN46_$LT$u32$u20$as$u20$core..ops..bit..BitAnd$GT$6bitand17h7c551695950cc3a9E>
 8005810:	f89d 1068 	ldrb.w	r1, [sp, #104]	; 0x68
 8005814:	f7fd fc7e 	bl	8003114 <_ZN53_$LT$u32$u20$as$u20$core..ops..bit..Shl$LT$u8$GT$$GT$3shl17he88f88cde4877b76E>
 8005818:	4601      	mov	r1, r0
 800581a:	9804      	ldr	r0, [sp, #16]
 800581c:	f7fd fc66 	bl	80030ec <_ZN51_$LT$u32$u20$as$u20$core..ops..bit..BitOrAssign$GT$12bitor_assign17h820a7342ebe794ceE>
 8005820:	9819      	ldr	r0, [sp, #100]	; 0x64
 8005822:	900b      	str	r0, [sp, #44]	; 0x2c
 8005824:	e7ff      	b.n	8005826 <_ZN13stm32f4xx_hal3rcc2f412RealI2sClock15config_clocksel28_$u7b$$u7b$closure$u7d$$u7d$17hdd80a4427086ad50E+0x120>
 8005826:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8005828:	b024      	add	sp, #144	; 0x90
 800582a:	bd80      	pop	{r7, pc}

0800582c <_ZN13stm32f4xx_hal3rcc2f46Clocks17is_pll48clk_valid17h2a2dda4471e754aaE>:
 800582c:	b580      	push	{r7, lr}
 800582e:	466f      	mov	r7, sp
 8005830:	b082      	sub	sp, #8
 8005832:	4601      	mov	r1, r0
 8005834:	9101      	str	r1, [sp, #4]
 8005836:	6808      	ldr	r0, [r1, #0]
 8005838:	6849      	ldr	r1, [r1, #4]
 800583a:	f001 f877 	bl	800692c <_ZN4core6option15Option$LT$T$GT$3map17h8dbc93f0bb62a81aE>
 800583e:	f001 f85a 	bl	80068f6 <_ZN4core6option15Option$LT$T$GT$17unwrap_or_default17hab5bd95742981b01E>
 8005842:	b002      	add	sp, #8
 8005844:	bd80      	pop	{r7, pc}

08005846 <_ZN13stm32f4xx_hal3rcc2f46Clocks17is_pll48clk_valid28_$u7b$$u7b$closure$u7d$$u7d$17hc27d7e7052eaf3d9E>:
 8005846:	b580      	push	{r7, lr}
 8005848:	466f      	mov	r7, sp
 800584a:	b082      	sub	sp, #8
 800584c:	9000      	str	r0, [sp, #0]
 800584e:	4668      	mov	r0, sp
 8005850:	f001 f800 	bl	8006854 <_ZN5fugit4rate23Rate$LT$u32$C$_$C$_$GT$3raw17h22158c4a3151c800E>
 8005854:	4601      	mov	r1, r0
 8005856:	f646 4000 	movw	r0, #27648	; 0x6c00
 800585a:	f2c0 20dc 	movt	r0, #732	; 0x2dc
 800585e:	f000 febd 	bl	80065dc <_ZN4core3num21_$LT$impl$u20$u32$GT$8abs_diff17h63c80d52647b3028E>
 8005862:	4601      	mov	r1, r0
 8005864:	f24d 42c1 	movw	r2, #54465	; 0xd4c1
 8005868:	f2c0 0201 	movt	r2, #1
 800586c:	2000      	movs	r0, #0
 800586e:	4291      	cmp	r1, r2
 8005870:	bf38      	it	cc
 8005872:	2001      	movcc	r0, #1
 8005874:	b002      	add	sp, #8
 8005876:	bd80      	pop	{r7, pc}

08005878 <_ZN13stm32f4xx_hal3rcc2f44APB23enr17h1147e7813ca1a2c7E>:
 8005878:	b082      	sub	sp, #8
 800587a:	9000      	str	r0, [sp, #0]
 800587c:	9001      	str	r0, [sp, #4]
 800587e:	3044      	adds	r0, #68	; 0x44
 8005880:	b002      	add	sp, #8
 8005882:	4770      	bx	lr

08005884 <_ZN13stm32f4xx_hal3rcc2f44APB24rstr17h803037462b0327c6E>:
 8005884:	b082      	sub	sp, #8
 8005886:	9000      	str	r0, [sp, #0]
 8005888:	9001      	str	r0, [sp, #4]
 800588a:	3024      	adds	r0, #36	; 0x24
 800588c:	b002      	add	sp, #8
 800588e:	4770      	bx	lr

08005890 <_ZN13stm32f4xx_hal3rcc2f44AHB13enr17h1cab51421b0c2befE>:
 8005890:	b082      	sub	sp, #8
 8005892:	9000      	str	r0, [sp, #0]
 8005894:	9001      	str	r0, [sp, #4]
 8005896:	3030      	adds	r0, #48	; 0x30
 8005898:	b002      	add	sp, #8
 800589a:	4770      	bx	lr

0800589c <_ZN13stm32f4xx_hal3rcc2f44AHB14rstr17hf18de432d3975db5E>:
 800589c:	b082      	sub	sp, #8
 800589e:	9000      	str	r0, [sp, #0]
 80058a0:	9001      	str	r0, [sp, #4]
 80058a2:	3010      	adds	r0, #16
 80058a4:	b002      	add	sp, #8
 80058a6:	4770      	bx	lr

080058a8 <_ZN102_$LT$core..iter..adapters..map..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4fold17h7156e82bbee95758E>:
 80058a8:	b580      	push	{r7, lr}
 80058aa:	466f      	mov	r7, sp
 80058ac:	b08a      	sub	sp, #40	; 0x28
 80058ae:	468c      	mov	ip, r1
 80058b0:	f8dc 100c 	ldr.w	r1, [ip, #12]
 80058b4:	f8dc 3010 	ldr.w	r3, [ip, #16]
 80058b8:	f8dc e014 	ldr.w	lr, [ip, #20]
 80058bc:	f8cd e008 	str.w	lr, [sp, #8]
 80058c0:	9301      	str	r3, [sp, #4]
 80058c2:	9100      	str	r1, [sp, #0]
 80058c4:	f8dc 1000 	ldr.w	r1, [ip]
 80058c8:	f8dc 3004 	ldr.w	r3, [ip, #4]
 80058cc:	f8dc c008 	ldr.w	ip, [ip, #8]
 80058d0:	f8cd c020 	str.w	ip, [sp, #32]
 80058d4:	9307      	str	r3, [sp, #28]
 80058d6:	9106      	str	r1, [sp, #24]
 80058d8:	9906      	ldr	r1, [sp, #24]
 80058da:	9b07      	ldr	r3, [sp, #28]
 80058dc:	f8dd c020 	ldr.w	ip, [sp, #32]
 80058e0:	f8cd c014 	str.w	ip, [sp, #20]
 80058e4:	9304      	str	r3, [sp, #16]
 80058e6:	9103      	str	r1, [sp, #12]
 80058e8:	4669      	mov	r1, sp
 80058ea:	ab03      	add	r3, sp, #12
 80058ec:	f7fd f8a4 	bl	8002a38 <_ZN4core4iter5range110_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..RangeInclusive$LT$A$GT$$GT$4fold17ha14f267445b50980E>
 80058f0:	b00a      	add	sp, #40	; 0x28
 80058f2:	bd80      	pop	{r7, pc}

080058f4 <_ZN102_$LT$core..iter..adapters..map..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4fold17hcfde756ebbb24ed9E>:
 80058f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80058f6:	af03      	add	r7, sp, #12
 80058f8:	f84d 8d04 	str.w	r8, [sp, #-4]!
 80058fc:	b086      	sub	sp, #24
 80058fe:	468c      	mov	ip, r1
 8005900:	4669      	mov	r1, sp
 8005902:	460b      	mov	r3, r1
 8005904:	e89c 4170 	ldmia.w	ip, {r4, r5, r6, r8, lr}
 8005908:	e883 4170 	stmia.w	r3, {r4, r5, r6, r8, lr}
 800590c:	f000 f804 	bl	8005918 <_ZN102_$LT$core..iter..adapters..map..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4fold17hcffeafe87951aaa2E>
 8005910:	b006      	add	sp, #24
 8005912:	f85d 8b04 	ldr.w	r8, [sp], #4
 8005916:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005918 <_ZN102_$LT$core..iter..adapters..map..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4fold17hcffeafe87951aaa2E>:
 8005918:	b580      	push	{r7, lr}
 800591a:	466f      	mov	r7, sp
 800591c:	b088      	sub	sp, #32
 800591e:	688b      	ldr	r3, [r1, #8]
 8005920:	f8d1 c00c 	ldr.w	ip, [r1, #12]
 8005924:	f8d1 e010 	ldr.w	lr, [r1, #16]
 8005928:	f8cd e010 	str.w	lr, [sp, #16]
 800592c:	f8cd c00c 	str.w	ip, [sp, #12]
 8005930:	9302      	str	r3, [sp, #8]
 8005932:	680b      	ldr	r3, [r1, #0]
 8005934:	6849      	ldr	r1, [r1, #4]
 8005936:	9306      	str	r3, [sp, #24]
 8005938:	9107      	str	r1, [sp, #28]
 800593a:	46ec      	mov	ip, sp
 800593c:	f8cc 1000 	str.w	r1, [ip]
 8005940:	a902      	add	r1, sp, #8
 8005942:	f7fd f896 	bl	8002a72 <_ZN4core4iter5range110_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..RangeInclusive$LT$A$GT$$GT$4fold17ha9ce95cb85d5baa1E>
 8005946:	b008      	add	sp, #32
 8005948:	bd80      	pop	{r7, pc}

0800594a <_ZN102_$LT$core..iter..adapters..map..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4fold17hd495602444739192E>:
 800594a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800594c:	af03      	add	r7, sp, #12
 800594e:	f84d 8d04 	str.w	r8, [sp, #-4]!
 8005952:	b086      	sub	sp, #24
 8005954:	468c      	mov	ip, r1
 8005956:	4669      	mov	r1, sp
 8005958:	460b      	mov	r3, r1
 800595a:	e89c 4170 	ldmia.w	ip, {r4, r5, r6, r8, lr}
 800595e:	e883 4170 	stmia.w	r3, {r4, r5, r6, r8, lr}
 8005962:	f000 fcab 	bl	80062bc <_ZN115_$LT$core..iter..adapters..filter_map..FilterMap$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4fold17hd3327f7e76f1eb48E>
 8005966:	b006      	add	sp, #24
 8005968:	f85d 8b04 	ldr.w	r8, [sp], #4
 800596c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800596e <_ZN102_$LT$core..iter..adapters..map..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4fold17hf9cc2c9255d1d4d3E>:
 800596e:	b580      	push	{r7, lr}
 8005970:	466f      	mov	r7, sp
 8005972:	b08a      	sub	sp, #40	; 0x28
 8005974:	9105      	str	r1, [sp, #20]
 8005976:	9206      	str	r2, [sp, #24]
 8005978:	6883      	ldr	r3, [r0, #8]
 800597a:	f8d0 c00c 	ldr.w	ip, [r0, #12]
 800597e:	f8d0 e010 	ldr.w	lr, [r0, #16]
 8005982:	f8cd e010 	str.w	lr, [sp, #16]
 8005986:	f8cd c00c 	str.w	ip, [sp, #12]
 800598a:	9302      	str	r3, [sp, #8]
 800598c:	6803      	ldr	r3, [r0, #0]
 800598e:	6840      	ldr	r0, [r0, #4]
 8005990:	9308      	str	r3, [sp, #32]
 8005992:	9009      	str	r0, [sp, #36]	; 0x24
 8005994:	46ec      	mov	ip, sp
 8005996:	f8cc 0000 	str.w	r0, [ip]
 800599a:	a802      	add	r0, sp, #8
 800599c:	f7fd f882 	bl	8002aa4 <_ZN4core4iter5range110_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..RangeInclusive$LT$A$GT$$GT$4fold17hbdf197ace6250ab7E>
 80059a0:	b00a      	add	sp, #40	; 0x28
 80059a2:	bd80      	pop	{r7, pc}

080059a4 <_ZN102_$LT$core..iter..adapters..map..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h345a32c6fb5eb91fE>:
 80059a4:	b5d0      	push	{r4, r6, r7, lr}
 80059a6:	af02      	add	r7, sp, #8
 80059a8:	b08e      	sub	sp, #56	; 0x38
 80059aa:	9103      	str	r1, [sp, #12]
 80059ac:	9002      	str	r0, [sp, #8]
 80059ae:	910b      	str	r1, [sp, #44]	; 0x2c
 80059b0:	f101 0008 	add.w	r0, r1, #8
 80059b4:	f7fd f8a4 	bl	8002b00 <_ZN4core4iter5range110_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..RangeInclusive$LT$A$GT$$GT$4next17hd322ab8142c4403aE>
 80059b8:	4602      	mov	r2, r0
 80059ba:	4608      	mov	r0, r1
 80059bc:	9903      	ldr	r1, [sp, #12]
 80059be:	9204      	str	r2, [sp, #16]
 80059c0:	9005      	str	r0, [sp, #20]
 80059c2:	910c      	str	r1, [sp, #48]	; 0x30
 80059c4:	9804      	ldr	r0, [sp, #16]
 80059c6:	b920      	cbnz	r0, 80059d2 <_ZN102_$LT$core..iter..adapters..map..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h345a32c6fb5eb91fE+0x2e>
 80059c8:	e7ff      	b.n	80059ca <_ZN102_$LT$core..iter..adapters..map..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h345a32c6fb5eb91fE+0x26>
 80059ca:	9902      	ldr	r1, [sp, #8]
 80059cc:	2002      	movs	r0, #2
 80059ce:	6008      	str	r0, [r1, #0]
 80059d0:	e00d      	b.n	80059ee <_ZN102_$LT$core..iter..adapters..map..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h345a32c6fb5eb91fE+0x4a>
 80059d2:	9903      	ldr	r1, [sp, #12]
 80059d4:	9a05      	ldr	r2, [sp, #20]
 80059d6:	920d      	str	r2, [sp, #52]	; 0x34
 80059d8:	a806      	add	r0, sp, #24
 80059da:	9001      	str	r0, [sp, #4]
 80059dc:	f7fd fc49 	bl	8003272 <_ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17hda4c87ec11e90118E>
 80059e0:	9802      	ldr	r0, [sp, #8]
 80059e2:	9901      	ldr	r1, [sp, #4]
 80059e4:	e891 501c 	ldmia.w	r1, {r2, r3, r4, ip, lr}
 80059e8:	e880 501c 	stmia.w	r0, {r2, r3, r4, ip, lr}
 80059ec:	e7ff      	b.n	80059ee <_ZN102_$LT$core..iter..adapters..map..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h345a32c6fb5eb91fE+0x4a>
 80059ee:	b00e      	add	sp, #56	; 0x38
 80059f0:	bdd0      	pop	{r4, r6, r7, pc}

080059f2 <_ZN102_$LT$core..iter..adapters..map..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h41381eff85a84c5dE>:
 80059f2:	b580      	push	{r7, lr}
 80059f4:	466f      	mov	r7, sp
 80059f6:	b08a      	sub	sp, #40	; 0x28
 80059f8:	9101      	str	r1, [sp, #4]
 80059fa:	9000      	str	r0, [sp, #0]
 80059fc:	9107      	str	r1, [sp, #28]
 80059fe:	f101 000c 	add.w	r0, r1, #12
 8005a02:	f7fd f87d 	bl	8002b00 <_ZN4core4iter5range110_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..RangeInclusive$LT$A$GT$$GT$4next17hd322ab8142c4403aE>
 8005a06:	4602      	mov	r2, r0
 8005a08:	4608      	mov	r0, r1
 8005a0a:	9901      	ldr	r1, [sp, #4]
 8005a0c:	9202      	str	r2, [sp, #8]
 8005a0e:	9003      	str	r0, [sp, #12]
 8005a10:	9108      	str	r1, [sp, #32]
 8005a12:	9802      	ldr	r0, [sp, #8]
 8005a14:	b920      	cbnz	r0, 8005a20 <_ZN102_$LT$core..iter..adapters..map..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h41381eff85a84c5dE+0x2e>
 8005a16:	e7ff      	b.n	8005a18 <_ZN102_$LT$core..iter..adapters..map..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h41381eff85a84c5dE+0x26>
 8005a18:	9900      	ldr	r1, [sp, #0]
 8005a1a:	2000      	movs	r0, #0
 8005a1c:	6008      	str	r0, [r1, #0]
 8005a1e:	e00f      	b.n	8005a40 <_ZN102_$LT$core..iter..adapters..map..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h41381eff85a84c5dE+0x4e>
 8005a20:	9901      	ldr	r1, [sp, #4]
 8005a22:	9a03      	ldr	r2, [sp, #12]
 8005a24:	9209      	str	r2, [sp, #36]	; 0x24
 8005a26:	a804      	add	r0, sp, #16
 8005a28:	f7fd f9cc 	bl	8002dc4 <_ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17h7ef97ba0cbd58111E>
 8005a2c:	9900      	ldr	r1, [sp, #0]
 8005a2e:	9804      	ldr	r0, [sp, #16]
 8005a30:	9a05      	ldr	r2, [sp, #20]
 8005a32:	9b06      	ldr	r3, [sp, #24]
 8005a34:	60cb      	str	r3, [r1, #12]
 8005a36:	608a      	str	r2, [r1, #8]
 8005a38:	6048      	str	r0, [r1, #4]
 8005a3a:	2001      	movs	r0, #1
 8005a3c:	6008      	str	r0, [r1, #0]
 8005a3e:	e7ff      	b.n	8005a40 <_ZN102_$LT$core..iter..adapters..map..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h41381eff85a84c5dE+0x4e>
 8005a40:	b00a      	add	sp, #40	; 0x28
 8005a42:	bd80      	pop	{r7, pc}

08005a44 <_ZN102_$LT$core..iter..adapters..map..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h605e120d43e52b15E>:
 8005a44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005a46:	af03      	add	r7, sp, #12
 8005a48:	f84d bd04 	str.w	fp, [sp, #-4]!
 8005a4c:	b09c      	sub	sp, #112	; 0x70
 8005a4e:	9103      	str	r1, [sp, #12]
 8005a50:	9002      	str	r0, [sp, #8]
 8005a52:	911a      	str	r1, [sp, #104]	; 0x68
 8005a54:	a805      	add	r0, sp, #20
 8005a56:	f7ff ffa5 	bl	80059a4 <_ZN102_$LT$core..iter..adapters..map..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h345a32c6fb5eb91fE>
 8005a5a:	9903      	ldr	r1, [sp, #12]
 8005a5c:	f101 0014 	add.w	r0, r1, #20
 8005a60:	4601      	mov	r1, r0
 8005a62:	9104      	str	r1, [sp, #16]
 8005a64:	901b      	str	r0, [sp, #108]	; 0x6c
 8005a66:	9805      	ldr	r0, [sp, #20]
 8005a68:	2802      	cmp	r0, #2
 8005a6a:	d104      	bne.n	8005a76 <_ZN102_$LT$core..iter..adapters..map..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h605e120d43e52b15E+0x32>
 8005a6c:	e7ff      	b.n	8005a6e <_ZN102_$LT$core..iter..adapters..map..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h605e120d43e52b15E+0x2a>
 8005a6e:	9902      	ldr	r1, [sp, #8]
 8005a70:	2002      	movs	r0, #2
 8005a72:	6048      	str	r0, [r1, #4]
 8005a74:	e018      	b.n	8005aa8 <_ZN102_$LT$core..iter..adapters..map..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h605e120d43e52b15E+0x64>
 8005a76:	9904      	ldr	r1, [sp, #16]
 8005a78:	aa05      	add	r2, sp, #20
 8005a7a:	ab0a      	add	r3, sp, #40	; 0x28
 8005a7c:	4618      	mov	r0, r3
 8005a7e:	e892 5070 	ldmia.w	r2, {r4, r5, r6, ip, lr}
 8005a82:	e880 5070 	stmia.w	r0, {r4, r5, r6, ip, lr}
 8005a86:	aa15      	add	r2, sp, #84	; 0x54
 8005a88:	4610      	mov	r0, r2
 8005a8a:	e893 5070 	ldmia.w	r3, {r4, r5, r6, ip, lr}
 8005a8e:	e880 5070 	stmia.w	r0, {r4, r5, r6, ip, lr}
 8005a92:	a80f      	add	r0, sp, #60	; 0x3c
 8005a94:	9001      	str	r0, [sp, #4]
 8005a96:	f7fd f99f 	bl	8002dd8 <_ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17ha813b3231843bf9fE>
 8005a9a:	9802      	ldr	r0, [sp, #8]
 8005a9c:	9901      	ldr	r1, [sp, #4]
 8005a9e:	e891 503c 	ldmia.w	r1, {r2, r3, r4, r5, ip, lr}
 8005aa2:	e880 503c 	stmia.w	r0, {r2, r3, r4, r5, ip, lr}
 8005aa6:	e7ff      	b.n	8005aa8 <_ZN102_$LT$core..iter..adapters..map..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h605e120d43e52b15E+0x64>
 8005aa8:	b01c      	add	sp, #112	; 0x70
 8005aaa:	f85d bb04 	ldr.w	fp, [sp], #4
 8005aae:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005ab0 <_ZN102_$LT$core..iter..adapters..map..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h9317bddeb2a6cd43E>:
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	466f      	mov	r7, sp
 8005ab4:	b088      	sub	sp, #32
 8005ab6:	9102      	str	r1, [sp, #8]
 8005ab8:	9001      	str	r0, [sp, #4]
 8005aba:	9105      	str	r1, [sp, #20]
 8005abc:	f101 0008 	add.w	r0, r1, #8
 8005ac0:	f7fd f81e 	bl	8002b00 <_ZN4core4iter5range110_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..RangeInclusive$LT$A$GT$$GT$4next17hd322ab8142c4403aE>
 8005ac4:	4602      	mov	r2, r0
 8005ac6:	4608      	mov	r0, r1
 8005ac8:	9902      	ldr	r1, [sp, #8]
 8005aca:	9203      	str	r2, [sp, #12]
 8005acc:	9004      	str	r0, [sp, #16]
 8005ace:	9106      	str	r1, [sp, #24]
 8005ad0:	9803      	ldr	r0, [sp, #12]
 8005ad2:	b920      	cbnz	r0, 8005ade <_ZN102_$LT$core..iter..adapters..map..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h9317bddeb2a6cd43E+0x2e>
 8005ad4:	e7ff      	b.n	8005ad6 <_ZN102_$LT$core..iter..adapters..map..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h9317bddeb2a6cd43E+0x26>
 8005ad6:	9901      	ldr	r1, [sp, #4]
 8005ad8:	2000      	movs	r0, #0
 8005ada:	6008      	str	r0, [r1, #0]
 8005adc:	e00c      	b.n	8005af8 <_ZN102_$LT$core..iter..adapters..map..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h9317bddeb2a6cd43E+0x48>
 8005ade:	9802      	ldr	r0, [sp, #8]
 8005ae0:	9904      	ldr	r1, [sp, #16]
 8005ae2:	9107      	str	r1, [sp, #28]
 8005ae4:	f7fd f964 	bl	8002db0 <_ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17h7ead5161b1b8df35E>
 8005ae8:	4602      	mov	r2, r0
 8005aea:	4608      	mov	r0, r1
 8005aec:	9901      	ldr	r1, [sp, #4]
 8005aee:	604a      	str	r2, [r1, #4]
 8005af0:	6088      	str	r0, [r1, #8]
 8005af2:	2001      	movs	r0, #1
 8005af4:	6008      	str	r0, [r1, #0]
 8005af6:	e7ff      	b.n	8005af8 <_ZN102_$LT$core..iter..adapters..map..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h9317bddeb2a6cd43E+0x48>
 8005af8:	b008      	add	sp, #32
 8005afa:	bd80      	pop	{r7, pc}

08005afc <_ZN102_$LT$core..iter..adapters..map..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hecab8894a4ab1276E>:
 8005afc:	b5b0      	push	{r4, r5, r7, lr}
 8005afe:	af02      	add	r7, sp, #8
 8005b00:	b098      	sub	sp, #96	; 0x60
 8005b02:	9102      	str	r1, [sp, #8]
 8005b04:	9001      	str	r0, [sp, #4]
 8005b06:	9116      	str	r1, [sp, #88]	; 0x58
 8005b08:	a804      	add	r0, sp, #16
 8005b0a:	f000 fbf0 	bl	80062ee <_ZN115_$LT$core..iter..adapters..filter_map..FilterMap$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hfad364761622b2fcE>
 8005b0e:	9902      	ldr	r1, [sp, #8]
 8005b10:	f101 0014 	add.w	r0, r1, #20
 8005b14:	4601      	mov	r1, r0
 8005b16:	9103      	str	r1, [sp, #12]
 8005b18:	9017      	str	r0, [sp, #92]	; 0x5c
 8005b1a:	9804      	ldr	r0, [sp, #16]
 8005b1c:	b920      	cbnz	r0, 8005b28 <_ZN102_$LT$core..iter..adapters..map..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hecab8894a4ab1276E+0x2c>
 8005b1e:	e7ff      	b.n	8005b20 <_ZN102_$LT$core..iter..adapters..map..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hecab8894a4ab1276E+0x24>
 8005b20:	9901      	ldr	r1, [sp, #4]
 8005b22:	2000      	movs	r0, #0
 8005b24:	6008      	str	r0, [r1, #0]
 8005b26:	e023      	b.n	8005b70 <_ZN102_$LT$core..iter..adapters..map..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hecab8894a4ab1276E+0x74>
 8005b28:	9903      	ldr	r1, [sp, #12]
 8005b2a:	9805      	ldr	r0, [sp, #20]
 8005b2c:	9a06      	ldr	r2, [sp, #24]
 8005b2e:	9b07      	ldr	r3, [sp, #28]
 8005b30:	f8dd c020 	ldr.w	ip, [sp, #32]
 8005b34:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
 8005b38:	930b      	str	r3, [sp, #44]	; 0x2c
 8005b3a:	920a      	str	r2, [sp, #40]	; 0x28
 8005b3c:	9009      	str	r0, [sp, #36]	; 0x24
 8005b3e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005b40:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005b42:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005b44:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
 8005b48:	f8cd c054 	str.w	ip, [sp, #84]	; 0x54
 8005b4c:	9314      	str	r3, [sp, #80]	; 0x50
 8005b4e:	9213      	str	r2, [sp, #76]	; 0x4c
 8005b50:	9012      	str	r0, [sp, #72]	; 0x48
 8005b52:	a80d      	add	r0, sp, #52	; 0x34
 8005b54:	9000      	str	r0, [sp, #0]
 8005b56:	aa12      	add	r2, sp, #72	; 0x48
 8005b58:	f7fd f906 	bl	8002d68 <_ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17h5c72d5b2c47bcf3aE>
 8005b5c:	9a00      	ldr	r2, [sp, #0]
 8005b5e:	9901      	ldr	r1, [sp, #4]
 8005b60:	1d08      	adds	r0, r1, #4
 8005b62:	e892 5038 	ldmia.w	r2, {r3, r4, r5, ip, lr}
 8005b66:	e880 5038 	stmia.w	r0, {r3, r4, r5, ip, lr}
 8005b6a:	2001      	movs	r0, #1
 8005b6c:	6008      	str	r0, [r1, #0]
 8005b6e:	e7ff      	b.n	8005b70 <_ZN102_$LT$core..iter..adapters..map..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hecab8894a4ab1276E+0x74>
 8005b70:	b018      	add	sp, #96	; 0x60
 8005b72:	bdb0      	pop	{r4, r5, r7, pc}

08005b74 <_ZN4core3cmp3Ord3min17hdb5b89acf031ad7eE>:
 8005b74:	b580      	push	{r7, lr}
 8005b76:	466f      	mov	r7, sp
 8005b78:	b082      	sub	sp, #8
 8005b7a:	9000      	str	r0, [sp, #0]
 8005b7c:	9101      	str	r1, [sp, #4]
 8005b7e:	f000 f8a5 	bl	8005ccc <_ZN4core3cmp6min_by17he9fc888d5e980a37E>
 8005b82:	b002      	add	sp, #8
 8005b84:	bd80      	pop	{r7, pc}

08005b86 <_ZN4core3cmp6min_by17h1508af857cd54351E>:
 8005b86:	b580      	push	{r7, lr}
 8005b88:	466f      	mov	r7, sp
 8005b8a:	b086      	sub	sp, #24
 8005b8c:	9302      	str	r3, [sp, #8]
 8005b8e:	9200      	str	r2, [sp, #0]
 8005b90:	9101      	str	r1, [sp, #4]
 8005b92:	4603      	mov	r3, r0
 8005b94:	9802      	ldr	r0, [sp, #8]
 8005b96:	9303      	str	r3, [sp, #12]
 8005b98:	9005      	str	r0, [sp, #20]
 8005b9a:	2301      	movs	r3, #1
 8005b9c:	f807 3c05 	strb.w	r3, [r7, #-5]
 8005ba0:	f7fd f8d6 	bl	8002d50 <_ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17h480ec4251bfc209aE>
 8005ba4:	f807 0c06 	strb.w	r0, [r7, #-6]
 8005ba8:	f817 1c06 	ldrb.w	r1, [r7, #-6]
 8005bac:	1c48      	adds	r0, r1, #1
 8005bae:	b2c0      	uxtb	r0, r0
 8005bb0:	2802      	cmp	r0, #2
 8005bb2:	d302      	bcc.n	8005bba <_ZN4core3cmp6min_by17h1508af857cd54351E+0x34>
 8005bb4:	e7ff      	b.n	8005bb6 <_ZN4core3cmp6min_by17h1508af857cd54351E+0x30>
 8005bb6:	e00c      	b.n	8005bd2 <_ZN4core3cmp6min_by17h1508af857cd54351E+0x4c>
 8005bb8:	defe      	udf	#254	; 0xfe
 8005bba:	9903      	ldr	r1, [sp, #12]
 8005bbc:	9b01      	ldr	r3, [sp, #4]
 8005bbe:	2000      	movs	r0, #0
 8005bc0:	f807 0c05 	strb.w	r0, [r7, #-5]
 8005bc4:	6818      	ldr	r0, [r3, #0]
 8005bc6:	685a      	ldr	r2, [r3, #4]
 8005bc8:	689b      	ldr	r3, [r3, #8]
 8005bca:	608b      	str	r3, [r1, #8]
 8005bcc:	604a      	str	r2, [r1, #4]
 8005bce:	6008      	str	r0, [r1, #0]
 8005bd0:	e008      	b.n	8005be4 <_ZN4core3cmp6min_by17h1508af857cd54351E+0x5e>
 8005bd2:	9903      	ldr	r1, [sp, #12]
 8005bd4:	9b00      	ldr	r3, [sp, #0]
 8005bd6:	6818      	ldr	r0, [r3, #0]
 8005bd8:	685a      	ldr	r2, [r3, #4]
 8005bda:	689b      	ldr	r3, [r3, #8]
 8005bdc:	608b      	str	r3, [r1, #8]
 8005bde:	604a      	str	r2, [r1, #4]
 8005be0:	6008      	str	r0, [r1, #0]
 8005be2:	e002      	b.n	8005bea <_ZN4core3cmp6min_by17h1508af857cd54351E+0x64>
 8005be4:	e7ff      	b.n	8005be6 <_ZN4core3cmp6min_by17h1508af857cd54351E+0x60>
 8005be6:	b006      	add	sp, #24
 8005be8:	bd80      	pop	{r7, pc}
 8005bea:	f817 0c05 	ldrb.w	r0, [r7, #-5]
 8005bee:	07c0      	lsls	r0, r0, #31
 8005bf0:	2800      	cmp	r0, #0
 8005bf2:	d0f8      	beq.n	8005be6 <_ZN4core3cmp6min_by17h1508af857cd54351E+0x60>
 8005bf4:	e7ff      	b.n	8005bf6 <_ZN4core3cmp6min_by17h1508af857cd54351E+0x70>
 8005bf6:	e7f6      	b.n	8005be6 <_ZN4core3cmp6min_by17h1508af857cd54351E+0x60>

08005bf8 <_ZN4core3cmp6min_by17h98b6cae63e9cb24aE>:
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	466f      	mov	r7, sp
 8005bfc:	b088      	sub	sp, #32
 8005bfe:	4684      	mov	ip, r0
 8005c00:	68b8      	ldr	r0, [r7, #8]
 8005c02:	f8cd c004 	str.w	ip, [sp, #4]
 8005c06:	9102      	str	r1, [sp, #8]
 8005c08:	9203      	str	r2, [sp, #12]
 8005c0a:	9304      	str	r3, [sp, #16]
 8005c0c:	2101      	movs	r1, #1
 8005c0e:	f807 1c01 	strb.w	r1, [r7, #-1]
 8005c12:	a901      	add	r1, sp, #4
 8005c14:	aa03      	add	r2, sp, #12
 8005c16:	f7fd f8bf 	bl	8002d98 <_ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17h644c534ba3138ba8E>
 8005c1a:	f807 0c02 	strb.w	r0, [r7, #-2]
 8005c1e:	f817 1c02 	ldrb.w	r1, [r7, #-2]
 8005c22:	1c48      	adds	r0, r1, #1
 8005c24:	b2c0      	uxtb	r0, r0
 8005c26:	2802      	cmp	r0, #2
 8005c28:	d302      	bcc.n	8005c30 <_ZN4core3cmp6min_by17h98b6cae63e9cb24aE+0x38>
 8005c2a:	e7ff      	b.n	8005c2c <_ZN4core3cmp6min_by17h98b6cae63e9cb24aE+0x34>
 8005c2c:	e008      	b.n	8005c40 <_ZN4core3cmp6min_by17h98b6cae63e9cb24aE+0x48>
 8005c2e:	defe      	udf	#254	; 0xfe
 8005c30:	2000      	movs	r0, #0
 8005c32:	f807 0c01 	strb.w	r0, [r7, #-1]
 8005c36:	9901      	ldr	r1, [sp, #4]
 8005c38:	9802      	ldr	r0, [sp, #8]
 8005c3a:	9105      	str	r1, [sp, #20]
 8005c3c:	9006      	str	r0, [sp, #24]
 8005c3e:	e004      	b.n	8005c4a <_ZN4core3cmp6min_by17h98b6cae63e9cb24aE+0x52>
 8005c40:	9903      	ldr	r1, [sp, #12]
 8005c42:	9804      	ldr	r0, [sp, #16]
 8005c44:	9105      	str	r1, [sp, #20]
 8005c46:	9006      	str	r0, [sp, #24]
 8005c48:	e004      	b.n	8005c54 <_ZN4core3cmp6min_by17h98b6cae63e9cb24aE+0x5c>
 8005c4a:	e7ff      	b.n	8005c4c <_ZN4core3cmp6min_by17h98b6cae63e9cb24aE+0x54>
 8005c4c:	9805      	ldr	r0, [sp, #20]
 8005c4e:	9906      	ldr	r1, [sp, #24]
 8005c50:	b008      	add	sp, #32
 8005c52:	bd80      	pop	{r7, pc}
 8005c54:	f817 0c01 	ldrb.w	r0, [r7, #-1]
 8005c58:	07c0      	lsls	r0, r0, #31
 8005c5a:	2800      	cmp	r0, #0
 8005c5c:	d0f6      	beq.n	8005c4c <_ZN4core3cmp6min_by17h98b6cae63e9cb24aE+0x54>
 8005c5e:	e7ff      	b.n	8005c60 <_ZN4core3cmp6min_by17h98b6cae63e9cb24aE+0x68>
 8005c60:	e7f4      	b.n	8005c4c <_ZN4core3cmp6min_by17h98b6cae63e9cb24aE+0x54>

08005c62 <_ZN4core3cmp6min_by17hccfdbdd2e3d41270E>:
 8005c62:	b5d0      	push	{r4, r6, r7, lr}
 8005c64:	af02      	add	r7, sp, #8
 8005c66:	b086      	sub	sp, #24
 8005c68:	9302      	str	r3, [sp, #8]
 8005c6a:	9200      	str	r2, [sp, #0]
 8005c6c:	9101      	str	r1, [sp, #4]
 8005c6e:	4603      	mov	r3, r0
 8005c70:	9802      	ldr	r0, [sp, #8]
 8005c72:	9303      	str	r3, [sp, #12]
 8005c74:	9005      	str	r0, [sp, #20]
 8005c76:	2301      	movs	r3, #1
 8005c78:	f807 3c0d 	strb.w	r3, [r7, #-13]
 8005c7c:	f7fd f85c 	bl	8002d38 <_ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17h423c4e89db4b6d51E>
 8005c80:	f807 0c0e 	strb.w	r0, [r7, #-14]
 8005c84:	f817 1c0e 	ldrb.w	r1, [r7, #-14]
 8005c88:	1c48      	adds	r0, r1, #1
 8005c8a:	b2c0      	uxtb	r0, r0
 8005c8c:	2802      	cmp	r0, #2
 8005c8e:	d302      	bcc.n	8005c96 <_ZN4core3cmp6min_by17hccfdbdd2e3d41270E+0x34>
 8005c90:	e7ff      	b.n	8005c92 <_ZN4core3cmp6min_by17hccfdbdd2e3d41270E+0x30>
 8005c92:	e00a      	b.n	8005caa <_ZN4core3cmp6min_by17hccfdbdd2e3d41270E+0x48>
 8005c94:	defe      	udf	#254	; 0xfe
 8005c96:	9901      	ldr	r1, [sp, #4]
 8005c98:	9803      	ldr	r0, [sp, #12]
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	f807 2c0d 	strb.w	r2, [r7, #-13]
 8005ca0:	e891 501c 	ldmia.w	r1, {r2, r3, r4, ip, lr}
 8005ca4:	e880 501c 	stmia.w	r0, {r2, r3, r4, ip, lr}
 8005ca8:	e006      	b.n	8005cb8 <_ZN4core3cmp6min_by17hccfdbdd2e3d41270E+0x56>
 8005caa:	9900      	ldr	r1, [sp, #0]
 8005cac:	9803      	ldr	r0, [sp, #12]
 8005cae:	e891 501c 	ldmia.w	r1, {r2, r3, r4, ip, lr}
 8005cb2:	e880 501c 	stmia.w	r0, {r2, r3, r4, ip, lr}
 8005cb6:	e002      	b.n	8005cbe <_ZN4core3cmp6min_by17hccfdbdd2e3d41270E+0x5c>
 8005cb8:	e7ff      	b.n	8005cba <_ZN4core3cmp6min_by17hccfdbdd2e3d41270E+0x58>
 8005cba:	b006      	add	sp, #24
 8005cbc:	bdd0      	pop	{r4, r6, r7, pc}
 8005cbe:	f817 0c0d 	ldrb.w	r0, [r7, #-13]
 8005cc2:	07c0      	lsls	r0, r0, #31
 8005cc4:	2800      	cmp	r0, #0
 8005cc6:	d0f8      	beq.n	8005cba <_ZN4core3cmp6min_by17hccfdbdd2e3d41270E+0x58>
 8005cc8:	e7ff      	b.n	8005cca <_ZN4core3cmp6min_by17hccfdbdd2e3d41270E+0x68>
 8005cca:	e7f6      	b.n	8005cba <_ZN4core3cmp6min_by17hccfdbdd2e3d41270E+0x58>

08005ccc <_ZN4core3cmp6min_by17he9fc888d5e980a37E>:
 8005ccc:	b580      	push	{r7, lr}
 8005cce:	466f      	mov	r7, sp
 8005cd0:	b084      	sub	sp, #16
 8005cd2:	9000      	str	r0, [sp, #0]
 8005cd4:	9101      	str	r1, [sp, #4]
 8005cd6:	2001      	movs	r0, #1
 8005cd8:	f807 0c02 	strb.w	r0, [r7, #-2]
 8005cdc:	4668      	mov	r0, sp
 8005cde:	a901      	add	r1, sp, #4
 8005ce0:	f000 fc00 	bl	80064e4 <_ZN4core3ops8function6FnOnce9call_once17hf8217654782bd99aE>
 8005ce4:	f807 0c03 	strb.w	r0, [r7, #-3]
 8005ce8:	f817 1c03 	ldrb.w	r1, [r7, #-3]
 8005cec:	1c48      	adds	r0, r1, #1
 8005cee:	b2c0      	uxtb	r0, r0
 8005cf0:	2802      	cmp	r0, #2
 8005cf2:	d302      	bcc.n	8005cfa <_ZN4core3cmp6min_by17he9fc888d5e980a37E+0x2e>
 8005cf4:	e7ff      	b.n	8005cf6 <_ZN4core3cmp6min_by17he9fc888d5e980a37E+0x2a>
 8005cf6:	e006      	b.n	8005d06 <_ZN4core3cmp6min_by17he9fc888d5e980a37E+0x3a>
 8005cf8:	defe      	udf	#254	; 0xfe
 8005cfa:	2000      	movs	r0, #0
 8005cfc:	f807 0c02 	strb.w	r0, [r7, #-2]
 8005d00:	9800      	ldr	r0, [sp, #0]
 8005d02:	9002      	str	r0, [sp, #8]
 8005d04:	e002      	b.n	8005d0c <_ZN4core3cmp6min_by17he9fc888d5e980a37E+0x40>
 8005d06:	9801      	ldr	r0, [sp, #4]
 8005d08:	9002      	str	r0, [sp, #8]
 8005d0a:	e003      	b.n	8005d14 <_ZN4core3cmp6min_by17he9fc888d5e980a37E+0x48>
 8005d0c:	e7ff      	b.n	8005d0e <_ZN4core3cmp6min_by17he9fc888d5e980a37E+0x42>
 8005d0e:	9802      	ldr	r0, [sp, #8]
 8005d10:	b004      	add	sp, #16
 8005d12:	bd80      	pop	{r7, pc}
 8005d14:	f817 0c02 	ldrb.w	r0, [r7, #-2]
 8005d18:	07c0      	lsls	r0, r0, #31
 8005d1a:	2800      	cmp	r0, #0
 8005d1c:	d0f7      	beq.n	8005d0e <_ZN4core3cmp6min_by17he9fc888d5e980a37E+0x42>
 8005d1e:	e7ff      	b.n	8005d20 <_ZN4core3cmp6min_by17he9fc888d5e980a37E+0x54>
 8005d20:	e7f5      	b.n	8005d0e <_ZN4core3cmp6min_by17he9fc888d5e980a37E+0x42>

08005d22 <_ZN4core3cmp6min_by17hff558dd2adf3b693E>:
 8005d22:	b5b0      	push	{r4, r5, r7, lr}
 8005d24:	af02      	add	r7, sp, #8
 8005d26:	b086      	sub	sp, #24
 8005d28:	9302      	str	r3, [sp, #8]
 8005d2a:	9200      	str	r2, [sp, #0]
 8005d2c:	9101      	str	r1, [sp, #4]
 8005d2e:	4603      	mov	r3, r0
 8005d30:	9802      	ldr	r0, [sp, #8]
 8005d32:	9303      	str	r3, [sp, #12]
 8005d34:	9005      	str	r0, [sp, #20]
 8005d36:	2301      	movs	r3, #1
 8005d38:	f807 3c0d 	strb.w	r3, [r7, #-13]
 8005d3c:	f7fc fff0 	bl	8002d20 <_ZN4core3ops8function5impls80_$LT$impl$u20$core..ops..function..FnOnce$LT$A$GT$$u20$for$u20$$RF$mut$u20$F$GT$9call_once17h03839d27e53670d8E>
 8005d40:	f807 0c0e 	strb.w	r0, [r7, #-14]
 8005d44:	f817 1c0e 	ldrb.w	r1, [r7, #-14]
 8005d48:	1c48      	adds	r0, r1, #1
 8005d4a:	b2c0      	uxtb	r0, r0
 8005d4c:	2802      	cmp	r0, #2
 8005d4e:	d302      	bcc.n	8005d56 <_ZN4core3cmp6min_by17hff558dd2adf3b693E+0x34>
 8005d50:	e7ff      	b.n	8005d52 <_ZN4core3cmp6min_by17hff558dd2adf3b693E+0x30>
 8005d52:	e00a      	b.n	8005d6a <_ZN4core3cmp6min_by17hff558dd2adf3b693E+0x48>
 8005d54:	defe      	udf	#254	; 0xfe
 8005d56:	9901      	ldr	r1, [sp, #4]
 8005d58:	9803      	ldr	r0, [sp, #12]
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	f807 2c0d 	strb.w	r2, [r7, #-13]
 8005d60:	e891 503c 	ldmia.w	r1, {r2, r3, r4, r5, ip, lr}
 8005d64:	e880 503c 	stmia.w	r0, {r2, r3, r4, r5, ip, lr}
 8005d68:	e006      	b.n	8005d78 <_ZN4core3cmp6min_by17hff558dd2adf3b693E+0x56>
 8005d6a:	9900      	ldr	r1, [sp, #0]
 8005d6c:	9803      	ldr	r0, [sp, #12]
 8005d6e:	e891 503c 	ldmia.w	r1, {r2, r3, r4, r5, ip, lr}
 8005d72:	e880 503c 	stmia.w	r0, {r2, r3, r4, r5, ip, lr}
 8005d76:	e002      	b.n	8005d7e <_ZN4core3cmp6min_by17hff558dd2adf3b693E+0x5c>
 8005d78:	e7ff      	b.n	8005d7a <_ZN4core3cmp6min_by17hff558dd2adf3b693E+0x58>
 8005d7a:	b006      	add	sp, #24
 8005d7c:	bdb0      	pop	{r4, r5, r7, pc}
 8005d7e:	f817 0c0d 	ldrb.w	r0, [r7, #-13]
 8005d82:	07c0      	lsls	r0, r0, #31
 8005d84:	2800      	cmp	r0, #0
 8005d86:	d0f8      	beq.n	8005d7a <_ZN4core3cmp6min_by17hff558dd2adf3b693E+0x58>
 8005d88:	e7ff      	b.n	8005d8a <_ZN4core3cmp6min_by17hff558dd2adf3b693E+0x68>
 8005d8a:	e7f6      	b.n	8005d7a <_ZN4core3cmp6min_by17hff558dd2adf3b693E+0x58>

08005d8c <_ZN4core4iter6traits8iterator8Iterator10min_by_key17hb292529fd5cd6231E>:
 8005d8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005d8e:	af03      	add	r7, sp, #12
 8005d90:	f84d 8d04 	str.w	r8, [sp, #-4]!
 8005d94:	b0ac      	sub	sp, #176	; 0xb0
 8005d96:	9000      	str	r0, [sp, #0]
 8005d98:	a819      	add	r0, sp, #100	; 0x64
 8005d9a:	9001      	str	r0, [sp, #4]
 8005d9c:	f000 f836 	bl	8005e0c <_ZN4core4iter6traits8iterator8Iterator3map17hffa5fa25690f2c38E>
 8005da0:	9901      	ldr	r1, [sp, #4]
 8005da2:	a813      	add	r0, sp, #76	; 0x4c
 8005da4:	f000 f83b 	bl	8005e1e <_ZN4core4iter6traits8iterator8Iterator6reduce17h634b22a9dd179f95E>
 8005da8:	9814      	ldr	r0, [sp, #80]	; 0x50
 8005daa:	2802      	cmp	r0, #2
 8005dac:	d104      	bne.n	8005db8 <_ZN4core4iter6traits8iterator8Iterator10min_by_key17hb292529fd5cd6231E+0x2c>
 8005dae:	e7ff      	b.n	8005db0 <_ZN4core4iter6traits8iterator8Iterator10min_by_key17hb292529fd5cd6231E+0x24>
 8005db0:	9900      	ldr	r1, [sp, #0]
 8005db2:	2002      	movs	r0, #2
 8005db4:	6008      	str	r0, [r1, #0]
 8005db6:	e025      	b.n	8005e04 <_ZN4core4iter6traits8iterator8Iterator10min_by_key17hb292529fd5cd6231E+0x78>
 8005db8:	9800      	ldr	r0, [sp, #0]
 8005dba:	aa13      	add	r2, sp, #76	; 0x4c
 8005dbc:	ab24      	add	r3, sp, #144	; 0x90
 8005dbe:	4619      	mov	r1, r3
 8005dc0:	e892 5170 	ldmia.w	r2, {r4, r5, r6, r8, ip, lr}
 8005dc4:	e881 5170 	stmia.w	r1, {r4, r5, r6, r8, ip, lr}
 8005dc8:	aa0d      	add	r2, sp, #52	; 0x34
 8005dca:	4611      	mov	r1, r2
 8005dcc:	e893 5170 	ldmia.w	r3, {r4, r5, r6, r8, ip, lr}
 8005dd0:	e881 5170 	stmia.w	r1, {r4, r5, r6, r8, ip, lr}
 8005dd4:	ab1e      	add	r3, sp, #120	; 0x78
 8005dd6:	4619      	mov	r1, r3
 8005dd8:	e892 5170 	ldmia.w	r2, {r4, r5, r6, r8, ip, lr}
 8005ddc:	e881 5170 	stmia.w	r1, {r4, r5, r6, r8, ip, lr}
 8005de0:	a907      	add	r1, sp, #28
 8005de2:	460a      	mov	r2, r1
 8005de4:	e893 5170 	ldmia.w	r3, {r4, r5, r6, r8, ip, lr}
 8005de8:	e882 5170 	stmia.w	r2, {r4, r5, r6, r8, ip, lr}
 8005dec:	1d0b      	adds	r3, r1, #4
 8005dee:	a902      	add	r1, sp, #8
 8005df0:	460a      	mov	r2, r1
 8005df2:	e893 5070 	ldmia.w	r3, {r4, r5, r6, ip, lr}
 8005df6:	e882 5070 	stmia.w	r2, {r4, r5, r6, ip, lr}
 8005dfa:	e891 501c 	ldmia.w	r1, {r2, r3, r4, ip, lr}
 8005dfe:	e880 501c 	stmia.w	r0, {r2, r3, r4, ip, lr}
 8005e02:	e7ff      	b.n	8005e04 <_ZN4core4iter6traits8iterator8Iterator10min_by_key17hb292529fd5cd6231E+0x78>
 8005e04:	b02c      	add	sp, #176	; 0xb0
 8005e06:	f85d 8b04 	ldr.w	r8, [sp], #4
 8005e0a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005e0c <_ZN4core4iter6traits8iterator8Iterator3map17hffa5fa25690f2c38E>:
 8005e0c:	b5d0      	push	{r4, r6, r7, lr}
 8005e0e:	af02      	add	r7, sp, #8
 8005e10:	b081      	sub	sp, #4
 8005e12:	e891 501c 	ldmia.w	r1, {r2, r3, r4, ip, lr}
 8005e16:	e880 501c 	stmia.w	r0, {r2, r3, r4, ip, lr}
 8005e1a:	b001      	add	sp, #4
 8005e1c:	bdd0      	pop	{r4, r6, r7, pc}

08005e1e <_ZN4core4iter6traits8iterator8Iterator6reduce17h634b22a9dd179f95E>:
 8005e1e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005e20:	af03      	add	r7, sp, #12
 8005e22:	f84d 8d04 	str.w	r8, [sp, #-4]!
 8005e26:	b0a8      	sub	sp, #160	; 0xa0
 8005e28:	9102      	str	r1, [sp, #8]
 8005e2a:	9003      	str	r0, [sp, #12]
 8005e2c:	a80a      	add	r0, sp, #40	; 0x28
 8005e2e:	f7ff fe09 	bl	8005a44 <_ZN102_$LT$core..iter..adapters..map..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h605e120d43e52b15E>
 8005e32:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8005e34:	2802      	cmp	r0, #2
 8005e36:	d104      	bne.n	8005e42 <_ZN4core4iter6traits8iterator8Iterator6reduce17h634b22a9dd179f95E+0x24>
 8005e38:	e7ff      	b.n	8005e3a <_ZN4core4iter6traits8iterator8Iterator6reduce17h634b22a9dd179f95E+0x1c>
 8005e3a:	9903      	ldr	r1, [sp, #12]
 8005e3c:	2002      	movs	r0, #2
 8005e3e:	6048      	str	r0, [r1, #4]
 8005e40:	e024      	b.n	8005e8c <_ZN4core4iter6traits8iterator8Iterator6reduce17h634b22a9dd179f95E+0x6e>
 8005e42:	9b02      	ldr	r3, [sp, #8]
 8005e44:	a90a      	add	r1, sp, #40	; 0x28
 8005e46:	aa21      	add	r2, sp, #132	; 0x84
 8005e48:	4610      	mov	r0, r2
 8005e4a:	e891 5170 	ldmia.w	r1, {r4, r5, r6, r8, ip, lr}
 8005e4e:	e880 5170 	stmia.w	r0, {r4, r5, r6, r8, ip, lr}
 8005e52:	a904      	add	r1, sp, #16
 8005e54:	4608      	mov	r0, r1
 8005e56:	e892 5170 	ldmia.w	r2, {r4, r5, r6, r8, ip, lr}
 8005e5a:	e880 5170 	stmia.w	r0, {r4, r5, r6, r8, ip, lr}
 8005e5e:	aa10      	add	r2, sp, #64	; 0x40
 8005e60:	4610      	mov	r0, r2
 8005e62:	e891 5170 	ldmia.w	r1, {r4, r5, r6, r8, ip, lr}
 8005e66:	e880 5170 	stmia.w	r0, {r4, r5, r6, r8, ip, lr}
 8005e6a:	a91c      	add	r1, sp, #112	; 0x70
 8005e6c:	4608      	mov	r0, r1
 8005e6e:	e893 5070 	ldmia.w	r3, {r4, r5, r6, ip, lr}
 8005e72:	e880 5070 	stmia.w	r0, {r4, r5, r6, ip, lr}
 8005e76:	a816      	add	r0, sp, #88	; 0x58
 8005e78:	9001      	str	r0, [sp, #4]
 8005e7a:	f7ff fd3b 	bl	80058f4 <_ZN102_$LT$core..iter..adapters..map..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4fold17hcfde756ebbb24ed9E>
 8005e7e:	9803      	ldr	r0, [sp, #12]
 8005e80:	9901      	ldr	r1, [sp, #4]
 8005e82:	e891 503c 	ldmia.w	r1, {r2, r3, r4, r5, ip, lr}
 8005e86:	e880 503c 	stmia.w	r0, {r2, r3, r4, r5, ip, lr}
 8005e8a:	e7ff      	b.n	8005e8c <_ZN4core4iter6traits8iterator8Iterator6reduce17h634b22a9dd179f95E+0x6e>
 8005e8c:	b028      	add	sp, #160	; 0xa0
 8005e8e:	f85d 8b04 	ldr.w	r8, [sp], #4
 8005e92:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005e94 <_ZN4core4iter6traits8iterator8Iterator6reduce17h82f6e0677e574cacE>:
 8005e94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005e96:	af03      	add	r7, sp, #12
 8005e98:	f84d bd04 	str.w	fp, [sp, #-4]!
 8005e9c:	b0a4      	sub	sp, #144	; 0x90
 8005e9e:	9101      	str	r1, [sp, #4]
 8005ea0:	9002      	str	r0, [sp, #8]
 8005ea2:	a809      	add	r0, sp, #36	; 0x24
 8005ea4:	f7ff fe2a 	bl	8005afc <_ZN102_$LT$core..iter..adapters..map..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hecab8894a4ab1276E>
 8005ea8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005eaa:	b920      	cbnz	r0, 8005eb6 <_ZN4core4iter6traits8iterator8Iterator6reduce17h82f6e0677e574cacE+0x22>
 8005eac:	e7ff      	b.n	8005eae <_ZN4core4iter6traits8iterator8Iterator6reduce17h82f6e0677e574cacE+0x1a>
 8005eae:	9902      	ldr	r1, [sp, #8]
 8005eb0:	2000      	movs	r0, #0
 8005eb2:	6008      	str	r0, [r1, #0]
 8005eb4:	e02b      	b.n	8005f0e <_ZN4core4iter6traits8iterator8Iterator6reduce17h82f6e0677e574cacE+0x7a>
 8005eb6:	9b01      	ldr	r3, [sp, #4]
 8005eb8:	a809      	add	r0, sp, #36	; 0x24
 8005eba:	1d01      	adds	r1, r0, #4
 8005ebc:	aa1e      	add	r2, sp, #120	; 0x78
 8005ebe:	4610      	mov	r0, r2
 8005ec0:	e891 5070 	ldmia.w	r1, {r4, r5, r6, ip, lr}
 8005ec4:	e880 5070 	stmia.w	r0, {r4, r5, r6, ip, lr}
 8005ec8:	a803      	add	r0, sp, #12
 8005eca:	1d01      	adds	r1, r0, #4
 8005ecc:	4608      	mov	r0, r1
 8005ece:	e892 5070 	ldmia.w	r2, {r4, r5, r6, ip, lr}
 8005ed2:	e880 5070 	stmia.w	r0, {r4, r5, r6, ip, lr}
 8005ed6:	2000      	movs	r0, #0
 8005ed8:	9003      	str	r0, [sp, #12]
 8005eda:	aa0f      	add	r2, sp, #60	; 0x3c
 8005edc:	4610      	mov	r0, r2
 8005ede:	e891 5070 	ldmia.w	r1, {r4, r5, r6, ip, lr}
 8005ee2:	e880 5070 	stmia.w	r0, {r4, r5, r6, ip, lr}
 8005ee6:	a919      	add	r1, sp, #100	; 0x64
 8005ee8:	4608      	mov	r0, r1
 8005eea:	e893 5070 	ldmia.w	r3, {r4, r5, r6, ip, lr}
 8005eee:	e880 5070 	stmia.w	r0, {r4, r5, r6, ip, lr}
 8005ef2:	a814      	add	r0, sp, #80	; 0x50
 8005ef4:	9000      	str	r0, [sp, #0]
 8005ef6:	f7ff fd28 	bl	800594a <_ZN102_$LT$core..iter..adapters..map..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4fold17hd495602444739192E>
 8005efa:	9a00      	ldr	r2, [sp, #0]
 8005efc:	9902      	ldr	r1, [sp, #8]
 8005efe:	1d08      	adds	r0, r1, #4
 8005f00:	e892 5038 	ldmia.w	r2, {r3, r4, r5, ip, lr}
 8005f04:	e880 5038 	stmia.w	r0, {r3, r4, r5, ip, lr}
 8005f08:	2001      	movs	r0, #1
 8005f0a:	6008      	str	r0, [r1, #0]
 8005f0c:	e7ff      	b.n	8005f0e <_ZN4core4iter6traits8iterator8Iterator6reduce17h82f6e0677e574cacE+0x7a>
 8005f0e:	b024      	add	sp, #144	; 0x90
 8005f10:	f85d bb04 	ldr.w	fp, [sp], #4
 8005f14:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005f16 <_ZN4core4iter6traits8iterator8Iterator6reduce17h97bbc08d3b3e47ddE>:
 8005f16:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005f18:	af03      	add	r7, sp, #12
 8005f1a:	f84d 8d04 	str.w	r8, [sp, #-4]!
 8005f1e:	b092      	sub	sp, #72	; 0x48
 8005f20:	9100      	str	r1, [sp, #0]
 8005f22:	9001      	str	r0, [sp, #4]
 8005f24:	a805      	add	r0, sp, #20
 8005f26:	f7ff fdc3 	bl	8005ab0 <_ZN102_$LT$core..iter..adapters..map..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h9317bddeb2a6cd43E>
 8005f2a:	9805      	ldr	r0, [sp, #20]
 8005f2c:	b920      	cbnz	r0, 8005f38 <_ZN4core4iter6traits8iterator8Iterator6reduce17h97bbc08d3b3e47ddE+0x22>
 8005f2e:	e7ff      	b.n	8005f30 <_ZN4core4iter6traits8iterator8Iterator6reduce17h97bbc08d3b3e47ddE+0x1a>
 8005f30:	9901      	ldr	r1, [sp, #4]
 8005f32:	2000      	movs	r0, #0
 8005f34:	6008      	str	r0, [r1, #0]
 8005f36:	e01d      	b.n	8005f74 <_ZN4core4iter6traits8iterator8Iterator6reduce17h97bbc08d3b3e47ddE+0x5e>
 8005f38:	f8dd c000 	ldr.w	ip, [sp]
 8005f3c:	9906      	ldr	r1, [sp, #24]
 8005f3e:	9807      	ldr	r0, [sp, #28]
 8005f40:	910e      	str	r1, [sp, #56]	; 0x38
 8005f42:	900f      	str	r0, [sp, #60]	; 0x3c
 8005f44:	9103      	str	r1, [sp, #12]
 8005f46:	9004      	str	r0, [sp, #16]
 8005f48:	2000      	movs	r0, #0
 8005f4a:	9002      	str	r0, [sp, #8]
 8005f4c:	9903      	ldr	r1, [sp, #12]
 8005f4e:	9a04      	ldr	r2, [sp, #16]
 8005f50:	9110      	str	r1, [sp, #64]	; 0x40
 8005f52:	9211      	str	r2, [sp, #68]	; 0x44
 8005f54:	a808      	add	r0, sp, #32
 8005f56:	4603      	mov	r3, r0
 8005f58:	e89c 4170 	ldmia.w	ip, {r4, r5, r6, r8, lr}
 8005f5c:	e883 4170 	stmia.w	r3, {r4, r5, r6, r8, lr}
 8005f60:	f7ff fd05 	bl	800596e <_ZN102_$LT$core..iter..adapters..map..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4fold17hf9cc2c9255d1d4d3E>
 8005f64:	4602      	mov	r2, r0
 8005f66:	4608      	mov	r0, r1
 8005f68:	9901      	ldr	r1, [sp, #4]
 8005f6a:	604a      	str	r2, [r1, #4]
 8005f6c:	6088      	str	r0, [r1, #8]
 8005f6e:	2001      	movs	r0, #1
 8005f70:	6008      	str	r0, [r1, #0]
 8005f72:	e7ff      	b.n	8005f74 <_ZN4core4iter6traits8iterator8Iterator6reduce17h97bbc08d3b3e47ddE+0x5e>
 8005f74:	b012      	add	sp, #72	; 0x48
 8005f76:	f85d 8b04 	ldr.w	r8, [sp], #4
 8005f7a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005f7c <_ZN4core4iter6traits8iterator8Iterator6reduce17hafacd1e4a273cc8bE>:
 8005f7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005f7e:	af03      	add	r7, sp, #12
 8005f80:	f84d bd04 	str.w	fp, [sp, #-4]!
 8005f84:	b09a      	sub	sp, #104	; 0x68
 8005f86:	9100      	str	r1, [sp, #0]
 8005f88:	9001      	str	r0, [sp, #4]
 8005f8a:	a806      	add	r0, sp, #24
 8005f8c:	f7ff fd31 	bl	80059f2 <_ZN102_$LT$core..iter..adapters..map..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h41381eff85a84c5dE>
 8005f90:	9806      	ldr	r0, [sp, #24]
 8005f92:	b920      	cbnz	r0, 8005f9e <_ZN4core4iter6traits8iterator8Iterator6reduce17hafacd1e4a273cc8bE+0x22>
 8005f94:	e7ff      	b.n	8005f96 <_ZN4core4iter6traits8iterator8Iterator6reduce17hafacd1e4a273cc8bE+0x1a>
 8005f96:	9901      	ldr	r1, [sp, #4]
 8005f98:	2000      	movs	r0, #0
 8005f9a:	6008      	str	r0, [r1, #0]
 8005f9c:	e028      	b.n	8005ff0 <_ZN4core4iter6traits8iterator8Iterator6reduce17hafacd1e4a273cc8bE+0x74>
 8005f9e:	9a00      	ldr	r2, [sp, #0]
 8005fa0:	9807      	ldr	r0, [sp, #28]
 8005fa2:	9908      	ldr	r1, [sp, #32]
 8005fa4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005fa6:	9318      	str	r3, [sp, #96]	; 0x60
 8005fa8:	9117      	str	r1, [sp, #92]	; 0x5c
 8005faa:	9016      	str	r0, [sp, #88]	; 0x58
 8005fac:	9816      	ldr	r0, [sp, #88]	; 0x58
 8005fae:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8005fb0:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8005fb2:	9305      	str	r3, [sp, #20]
 8005fb4:	9104      	str	r1, [sp, #16]
 8005fb6:	9003      	str	r0, [sp, #12]
 8005fb8:	2000      	movs	r0, #0
 8005fba:	9002      	str	r0, [sp, #8]
 8005fbc:	9803      	ldr	r0, [sp, #12]
 8005fbe:	9904      	ldr	r1, [sp, #16]
 8005fc0:	9b05      	ldr	r3, [sp, #20]
 8005fc2:	930c      	str	r3, [sp, #48]	; 0x30
 8005fc4:	910b      	str	r1, [sp, #44]	; 0x2c
 8005fc6:	900a      	str	r0, [sp, #40]	; 0x28
 8005fc8:	a910      	add	r1, sp, #64	; 0x40
 8005fca:	4608      	mov	r0, r1
 8005fcc:	e892 5078 	ldmia.w	r2, {r3, r4, r5, r6, ip, lr}
 8005fd0:	e880 5078 	stmia.w	r0, {r3, r4, r5, r6, ip, lr}
 8005fd4:	a80d      	add	r0, sp, #52	; 0x34
 8005fd6:	aa0a      	add	r2, sp, #40	; 0x28
 8005fd8:	f7ff fc66 	bl	80058a8 <_ZN102_$LT$core..iter..adapters..map..Map$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4fold17h7156e82bbee95758E>
 8005fdc:	9901      	ldr	r1, [sp, #4]
 8005fde:	980d      	ldr	r0, [sp, #52]	; 0x34
 8005fe0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005fe2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005fe4:	60cb      	str	r3, [r1, #12]
 8005fe6:	608a      	str	r2, [r1, #8]
 8005fe8:	6048      	str	r0, [r1, #4]
 8005fea:	2001      	movs	r0, #1
 8005fec:	6008      	str	r0, [r1, #0]
 8005fee:	e7ff      	b.n	8005ff0 <_ZN4core4iter6traits8iterator8Iterator6reduce17hafacd1e4a273cc8bE+0x74>
 8005ff0:	b01a      	add	sp, #104	; 0x68
 8005ff2:	f85d bb04 	ldr.w	fp, [sp], #4
 8005ff6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005ff8 <_ZN4core4iter8adapters3map8map_fold28_$u7b$$u7b$closure$u7d$$u7d$17h23a84cea9de91377E>:
 8005ff8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005ffa:	af03      	add	r7, sp, #12
 8005ffc:	e92d 0700 	stmdb	sp!, {r8, r9, sl}
 8006000:	b098      	sub	sp, #96	; 0x60
 8006002:	9301      	str	r3, [sp, #4]
 8006004:	4613      	mov	r3, r2
 8006006:	9a01      	ldr	r2, [sp, #4]
 8006008:	9302      	str	r3, [sp, #8]
 800600a:	9003      	str	r0, [sp, #12]
 800600c:	9116      	str	r1, [sp, #88]	; 0x58
 800600e:	9217      	str	r2, [sp, #92]	; 0x5c
 8006010:	f101 0008 	add.w	r0, r1, #8
 8006014:	9004      	str	r0, [sp, #16]
 8006016:	a811      	add	r0, sp, #68	; 0x44
 8006018:	9005      	str	r0, [sp, #20]
 800601a:	f7fe f889 	bl	8004130 <_ZN13stm32f4xx_hal3rcc2f43pll6I2sPll5setup28_$u7b$$u7b$closure$u7d$$u7d$17h09c7efbb7657eb02E>
 800601e:	f8dd c008 	ldr.w	ip, [sp, #8]
 8006022:	9803      	ldr	r0, [sp, #12]
 8006024:	9904      	ldr	r1, [sp, #16]
 8006026:	f8dd e014 	ldr.w	lr, [sp, #20]
 800602a:	aa06      	add	r2, sp, #24
 800602c:	4613      	mov	r3, r2
 800602e:	e89c 0770 	ldmia.w	ip, {r4, r5, r6, r8, r9, sl}
 8006032:	e883 0770 	stmia.w	r3, {r4, r5, r6, r8, r9, sl}
 8006036:	f102 0318 	add.w	r3, r2, #24
 800603a:	469c      	mov	ip, r3
 800603c:	e89e 0370 	ldmia.w	lr, {r4, r5, r6, r8, r9}
 8006040:	e88c 0370 	stmia.w	ip, {r4, r5, r6, r8, r9}
 8006044:	f000 f804 	bl	8006050 <_ZN4core4iter8adapters3map8map_fold28_$u7b$$u7b$closure$u7d$$u7d$17h6ea6b026808e31a9E>
 8006048:	b018      	add	sp, #96	; 0x60
 800604a:	e8bd 0700 	ldmia.w	sp!, {r8, r9, sl}
 800604e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006050 <_ZN4core4iter8adapters3map8map_fold28_$u7b$$u7b$closure$u7d$$u7d$17h6ea6b026808e31a9E>:
 8006050:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006052:	af03      	add	r7, sp, #12
 8006054:	e92d 0700 	stmdb	sp!, {r8, r9, sl}
 8006058:	b09c      	sub	sp, #112	; 0x70
 800605a:	9200      	str	r2, [sp, #0]
 800605c:	9102      	str	r1, [sp, #8]
 800605e:	9001      	str	r0, [sp, #4]
 8006060:	911b      	str	r1, [sp, #108]	; 0x6c
 8006062:	aa16      	add	r2, sp, #88	; 0x58
 8006064:	4610      	mov	r0, r2
 8006066:	e893 5070 	ldmia.w	r3, {r4, r5, r6, ip, lr}
 800606a:	e880 5070 	stmia.w	r0, {r4, r5, r6, ip, lr}
 800606e:	a810      	add	r0, sp, #64	; 0x40
 8006070:	9003      	str	r0, [sp, #12]
 8006072:	f7fc ff7e 	bl	8002f72 <_ZN4core4iter6traits8iterator8Iterator10min_by_key3key28_$u7b$$u7b$closure$u7d$$u7d$17hed51310941ce9d85E>
 8006076:	f8dd c000 	ldr.w	ip, [sp]
 800607a:	9801      	ldr	r0, [sp, #4]
 800607c:	9902      	ldr	r1, [sp, #8]
 800607e:	f8dd e00c 	ldr.w	lr, [sp, #12]
 8006082:	aa04      	add	r2, sp, #16
 8006084:	4613      	mov	r3, r2
 8006086:	e89c 0770 	ldmia.w	ip, {r4, r5, r6, r8, r9, sl}
 800608a:	e883 0770 	stmia.w	r3, {r4, r5, r6, r8, r9, sl}
 800608e:	f102 0318 	add.w	r3, r2, #24
 8006092:	469c      	mov	ip, r3
 8006094:	e89e 0770 	ldmia.w	lr, {r4, r5, r6, r8, r9, sl}
 8006098:	e88c 0770 	stmia.w	ip, {r4, r5, r6, r8, r9, sl}
 800609c:	f7fc ffee 	bl	800307c <_ZN4core4iter6traits8iterator8Iterator6min_by4fold28_$u7b$$u7b$closure$u7d$$u7d$17hc0aea65626fe88faE>
 80060a0:	b01c      	add	sp, #112	; 0x70
 80060a2:	e8bd 0700 	ldmia.w	sp!, {r8, r9, sl}
 80060a6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080060a8 <_ZN4core4iter8adapters3map8map_fold28_$u7b$$u7b$closure$u7d$$u7d$17hd2461d64a6a199ccE>:
 80060a8:	b5d0      	push	{r4, r6, r7, lr}
 80060aa:	af02      	add	r7, sp, #8
 80060ac:	b090      	sub	sp, #64	; 0x40
 80060ae:	9301      	str	r3, [sp, #4]
 80060b0:	4613      	mov	r3, r2
 80060b2:	9a01      	ldr	r2, [sp, #4]
 80060b4:	9302      	str	r3, [sp, #8]
 80060b6:	9003      	str	r0, [sp, #12]
 80060b8:	910e      	str	r1, [sp, #56]	; 0x38
 80060ba:	920f      	str	r2, [sp, #60]	; 0x3c
 80060bc:	f101 000c 	add.w	r0, r1, #12
 80060c0:	9004      	str	r0, [sp, #16]
 80060c2:	a80b      	add	r0, sp, #44	; 0x2c
 80060c4:	f7fc ff40 	bl	8002f48 <_ZN4core4iter6traits8iterator8Iterator10min_by_key3key28_$u7b$$u7b$closure$u7d$$u7d$17h55604ee69d685533E>
 80060c8:	f8dd c008 	ldr.w	ip, [sp, #8]
 80060cc:	9803      	ldr	r0, [sp, #12]
 80060ce:	9904      	ldr	r1, [sp, #16]
 80060d0:	f8dc 2000 	ldr.w	r2, [ip]
 80060d4:	f8dc 3004 	ldr.w	r3, [ip, #4]
 80060d8:	f8dc c008 	ldr.w	ip, [ip, #8]
 80060dc:	f8cd c01c 	str.w	ip, [sp, #28]
 80060e0:	9306      	str	r3, [sp, #24]
 80060e2:	9205      	str	r2, [sp, #20]
 80060e4:	aa05      	add	r2, sp, #20
 80060e6:	f102 030c 	add.w	r3, r2, #12
 80060ea:	f8dd c02c 	ldr.w	ip, [sp, #44]	; 0x2c
 80060ee:	f8dd e030 	ldr.w	lr, [sp, #48]	; 0x30
 80060f2:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 80060f4:	940a      	str	r4, [sp, #40]	; 0x28
 80060f6:	f8cd e024 	str.w	lr, [sp, #36]	; 0x24
 80060fa:	f8cd c020 	str.w	ip, [sp, #32]
 80060fe:	f7fc ffa1 	bl	8003044 <_ZN4core4iter6traits8iterator8Iterator6min_by4fold28_$u7b$$u7b$closure$u7d$$u7d$17h76ad395b6d5db7d4E>
 8006102:	b010      	add	sp, #64	; 0x40
 8006104:	bdd0      	pop	{r4, r6, r7, pc}

08006106 <_ZN4core4iter8adapters3map8map_fold28_$u7b$$u7b$closure$u7d$$u7d$17hedbd475c5145e476E>:
 8006106:	b580      	push	{r7, lr}
 8006108:	466f      	mov	r7, sp
 800610a:	b08e      	sub	sp, #56	; 0x38
 800610c:	9302      	str	r3, [sp, #8]
 800610e:	9204      	str	r2, [sp, #16]
 8006110:	460b      	mov	r3, r1
 8006112:	9902      	ldr	r1, [sp, #8]
 8006114:	9303      	str	r3, [sp, #12]
 8006116:	900a      	str	r0, [sp, #40]	; 0x28
 8006118:	930b      	str	r3, [sp, #44]	; 0x2c
 800611a:	920c      	str	r2, [sp, #48]	; 0x30
 800611c:	910d      	str	r1, [sp, #52]	; 0x34
 800611e:	f100 0208 	add.w	r2, r0, #8
 8006122:	9205      	str	r2, [sp, #20]
 8006124:	f7fc feda 	bl	8002edc <_ZN4core4iter6traits8iterator8Iterator10min_by_key3key28_$u7b$$u7b$closure$u7d$$u7d$17h0b69ee354f7aab0eE>
 8006128:	f8dd c00c 	ldr.w	ip, [sp, #12]
 800612c:	9b04      	ldr	r3, [sp, #16]
 800612e:	4602      	mov	r2, r0
 8006130:	9805      	ldr	r0, [sp, #20]
 8006132:	f8cd c018 	str.w	ip, [sp, #24]
 8006136:	9307      	str	r3, [sp, #28]
 8006138:	9208      	str	r2, [sp, #32]
 800613a:	9109      	str	r1, [sp, #36]	; 0x24
 800613c:	9906      	ldr	r1, [sp, #24]
 800613e:	9a07      	ldr	r2, [sp, #28]
 8006140:	9b08      	ldr	r3, [sp, #32]
 8006142:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 8006146:	46ee      	mov	lr, sp
 8006148:	f8ce c000 	str.w	ip, [lr]
 800614c:	f7fc ff60 	bl	8003010 <_ZN4core4iter6traits8iterator8Iterator6min_by4fold28_$u7b$$u7b$closure$u7d$$u7d$17h2db91b1951928563E>
 8006150:	b00e      	add	sp, #56	; 0x38
 8006152:	bd80      	pop	{r7, pc}

08006154 <_ZN4core4iter8adapters3map8map_fold28_$u7b$$u7b$closure$u7d$$u7d$17hf8c3939665294524E>:
 8006154:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006156:	af03      	add	r7, sp, #12
 8006158:	e92d 0b00 	stmdb	sp!, {r8, r9, fp}
 800615c:	b098      	sub	sp, #96	; 0x60
 800615e:	469c      	mov	ip, r3
 8006160:	9200      	str	r2, [sp, #0]
 8006162:	9102      	str	r1, [sp, #8]
 8006164:	9001      	str	r0, [sp, #4]
 8006166:	9117      	str	r1, [sp, #92]	; 0x5c
 8006168:	f8dc 0000 	ldr.w	r0, [ip]
 800616c:	f8dc 2004 	ldr.w	r2, [ip, #4]
 8006170:	f8dc 3008 	ldr.w	r3, [ip, #8]
 8006174:	f8dc c00c 	ldr.w	ip, [ip, #12]
 8006178:	f8cd c058 	str.w	ip, [sp, #88]	; 0x58
 800617c:	9315      	str	r3, [sp, #84]	; 0x54
 800617e:	9214      	str	r2, [sp, #80]	; 0x50
 8006180:	9013      	str	r0, [sp, #76]	; 0x4c
 8006182:	a80e      	add	r0, sp, #56	; 0x38
 8006184:	9003      	str	r0, [sp, #12]
 8006186:	aa13      	add	r2, sp, #76	; 0x4c
 8006188:	f7fc feb3 	bl	8002ef2 <_ZN4core4iter6traits8iterator8Iterator10min_by_key3key28_$u7b$$u7b$closure$u7d$$u7d$17h20b609823634e4b3E>
 800618c:	f8dd c000 	ldr.w	ip, [sp]
 8006190:	9801      	ldr	r0, [sp, #4]
 8006192:	9902      	ldr	r1, [sp, #8]
 8006194:	f8dd e00c 	ldr.w	lr, [sp, #12]
 8006198:	aa04      	add	r2, sp, #16
 800619a:	4613      	mov	r3, r2
 800619c:	e89c 0370 	ldmia.w	ip, {r4, r5, r6, r8, r9}
 80061a0:	e883 0370 	stmia.w	r3, {r4, r5, r6, r8, r9}
 80061a4:	f102 0314 	add.w	r3, r2, #20
 80061a8:	469c      	mov	ip, r3
 80061aa:	e89e 0370 	ldmia.w	lr, {r4, r5, r6, r8, r9}
 80061ae:	e88c 0370 	stmia.w	ip, {r4, r5, r6, r8, r9}
 80061b2:	f7fc ff55 	bl	8003060 <_ZN4core4iter6traits8iterator8Iterator6min_by4fold28_$u7b$$u7b$closure$u7d$$u7d$17hb1be93c6d8fde23bE>
 80061b6:	b018      	add	sp, #96	; 0x60
 80061b8:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
 80061bc:	bdf0      	pop	{r4, r5, r6, r7, pc}

080061be <_ZN4core5tuple58_$LT$impl$u20$core..cmp..Ord$u20$for$u20$$LP$U$C$T$RP$$GT$3cmp17hede5b8d7088f75c9E>:
 80061be:	b580      	push	{r7, lr}
 80061c0:	466f      	mov	r7, sp
 80061c2:	b086      	sub	sp, #24
 80061c4:	9101      	str	r1, [sp, #4]
 80061c6:	9002      	str	r0, [sp, #8]
 80061c8:	9004      	str	r0, [sp, #16]
 80061ca:	9105      	str	r1, [sp, #20]
 80061cc:	f000 f827 	bl	800621e <_ZN4core3cmp5impls48_$LT$impl$u20$core..cmp..Ord$u20$for$u20$u32$GT$3cmp17he5950a34f12b1245E>
 80061d0:	f807 0c09 	strb.w	r0, [r7, #-9]
 80061d4:	f817 0c09 	ldrb.w	r0, [r7, #-9]
 80061d8:	b948      	cbnz	r0, 80061ee <_ZN4core5tuple58_$LT$impl$u20$core..cmp..Ord$u20$for$u20$$LP$U$C$T$RP$$GT$3cmp17hede5b8d7088f75c9E+0x30>
 80061da:	e7ff      	b.n	80061dc <_ZN4core5tuple58_$LT$impl$u20$core..cmp..Ord$u20$for$u20$$LP$U$C$T$RP$$GT$3cmp17hede5b8d7088f75c9E+0x1e>
 80061dc:	9901      	ldr	r1, [sp, #4]
 80061de:	9802      	ldr	r0, [sp, #8]
 80061e0:	3004      	adds	r0, #4
 80061e2:	3104      	adds	r1, #4
 80061e4:	f000 f80c 	bl	8006200 <_ZN4core3cmp5impls48_$LT$impl$u20$core..cmp..Ord$u20$for$u20$i32$GT$3cmp17he945d5e4cb22fcb4E>
 80061e8:	f807 0c0a 	strb.w	r0, [r7, #-10]
 80061ec:	e004      	b.n	80061f8 <_ZN4core5tuple58_$LT$impl$u20$core..cmp..Ord$u20$for$u20$$LP$U$C$T$RP$$GT$3cmp17hede5b8d7088f75c9E+0x3a>
 80061ee:	f817 0c09 	ldrb.w	r0, [r7, #-9]
 80061f2:	f807 0c0a 	strb.w	r0, [r7, #-10]
 80061f6:	e7ff      	b.n	80061f8 <_ZN4core5tuple58_$LT$impl$u20$core..cmp..Ord$u20$for$u20$$LP$U$C$T$RP$$GT$3cmp17hede5b8d7088f75c9E+0x3a>
 80061f8:	f817 0c0a 	ldrb.w	r0, [r7, #-10]
 80061fc:	b006      	add	sp, #24
 80061fe:	bd80      	pop	{r7, pc}

08006200 <_ZN4core3cmp5impls48_$LT$impl$u20$core..cmp..Ord$u20$for$u20$i32$GT$3cmp17he945d5e4cb22fcb4E>:
 8006200:	b082      	sub	sp, #8
 8006202:	9000      	str	r0, [sp, #0]
 8006204:	9101      	str	r1, [sp, #4]
 8006206:	6802      	ldr	r2, [r0, #0]
 8006208:	680b      	ldr	r3, [r1, #0]
 800620a:	2000      	movs	r0, #0
 800620c:	429a      	cmp	r2, r3
 800620e:	bfc8      	it	gt
 8006210:	2001      	movgt	r0, #1
 8006212:	1e41      	subs	r1, r0, #1
 8006214:	429a      	cmp	r2, r3
 8006216:	bfb8      	it	lt
 8006218:	4608      	movlt	r0, r1
 800621a:	b002      	add	sp, #8
 800621c:	4770      	bx	lr

0800621e <_ZN4core3cmp5impls48_$LT$impl$u20$core..cmp..Ord$u20$for$u20$u32$GT$3cmp17he5950a34f12b1245E>:
 800621e:	b082      	sub	sp, #8
 8006220:	9000      	str	r0, [sp, #0]
 8006222:	9101      	str	r1, [sp, #4]
 8006224:	6802      	ldr	r2, [r0, #0]
 8006226:	680b      	ldr	r3, [r1, #0]
 8006228:	2000      	movs	r0, #0
 800622a:	429a      	cmp	r2, r3
 800622c:	bf88      	it	hi
 800622e:	2001      	movhi	r0, #1
 8006230:	1e41      	subs	r1, r0, #1
 8006232:	429a      	cmp	r2, r3
 8006234:	bf38      	it	cc
 8006236:	4608      	movcc	r0, r1
 8006238:	b002      	add	sp, #8
 800623a:	4770      	bx	lr

0800623c <_ZN4core3cmp5impls54_$LT$impl$u20$core..cmp..PartialEq$u20$for$u20$u32$GT$2eq17hf24a696c4b0cb411E>:
 800623c:	b082      	sub	sp, #8
 800623e:	9000      	str	r0, [sp, #0]
 8006240:	9101      	str	r1, [sp, #4]
 8006242:	6800      	ldr	r0, [r0, #0]
 8006244:	6809      	ldr	r1, [r1, #0]
 8006246:	1a40      	subs	r0, r0, r1
 8006248:	fab0 f080 	clz	r0, r0
 800624c:	0940      	lsrs	r0, r0, #5
 800624e:	b002      	add	sp, #8
 8006250:	4770      	bx	lr

08006252 <_ZN5fugit8duration27Duration$LT$u32$C$_$C$_$GT$10from_ticks17h070785f2d36001d3E>:
 8006252:	b580      	push	{r7, lr}
 8006254:	466f      	mov	r7, sp
 8006256:	b082      	sub	sp, #8
 8006258:	9000      	str	r0, [sp, #0]
 800625a:	9001      	str	r0, [sp, #4]
 800625c:	f000 f907 	bl	800646e <_ZN5fugit7helpers14greater_than_017hd0d850fb6b1c0d18E>
 8006260:	f000 f906 	bl	8006470 <_ZN5fugit7helpers14greater_than_017he5e9fc7dce518d89E>
 8006264:	9800      	ldr	r0, [sp, #0]
 8006266:	b002      	add	sp, #8
 8006268:	bd80      	pop	{r7, pc}

0800626a <_ZN5fugit8duration27Duration$LT$u32$C$_$C$_$GT$5ticks17h49ce5545a4a0630dE>:
 800626a:	b081      	sub	sp, #4
 800626c:	9000      	str	r0, [sp, #0]
 800626e:	6800      	ldr	r0, [r0, #0]
 8006270:	b001      	add	sp, #4
 8006272:	4770      	bx	lr

08006274 <_ZN47_$LT$u32$u20$as$u20$core..iter..range..Step$GT$17forward_unchecked17heeaa38ff01c28faaE>:
 8006274:	b580      	push	{r7, lr}
 8006276:	466f      	mov	r7, sp
 8006278:	b086      	sub	sp, #24
 800627a:	9101      	str	r1, [sp, #4]
 800627c:	9002      	str	r0, [sp, #8]
 800627e:	9003      	str	r0, [sp, #12]
 8006280:	9104      	str	r1, [sp, #16]
 8006282:	9105      	str	r1, [sp, #20]
 8006284:	e7ff      	b.n	8006286 <_ZN47_$LT$u32$u20$as$u20$core..iter..range..Step$GT$17forward_unchecked17heeaa38ff01c28faaE+0x12>
 8006286:	9901      	ldr	r1, [sp, #4]
 8006288:	9802      	ldr	r0, [sp, #8]
 800628a:	f000 f98b 	bl	80065a4 <_ZN4core3num21_$LT$impl$u20$u32$GT$13unchecked_add18precondition_check17h0aadd11914c8436cE>
 800628e:	e7ff      	b.n	8006290 <_ZN47_$LT$u32$u20$as$u20$core..iter..range..Step$GT$17forward_unchecked17heeaa38ff01c28faaE+0x1c>
 8006290:	9802      	ldr	r0, [sp, #8]
 8006292:	9901      	ldr	r1, [sp, #4]
 8006294:	4408      	add	r0, r1
 8006296:	b006      	add	sp, #24
 8006298:	bd80      	pop	{r7, pc}

0800629a <_ZN13stm32f4xx_hal7min_u3217hd05e7076b50b7b87E>:
 800629a:	b085      	sub	sp, #20
 800629c:	9100      	str	r1, [sp, #0]
 800629e:	9001      	str	r0, [sp, #4]
 80062a0:	9003      	str	r0, [sp, #12]
 80062a2:	9104      	str	r1, [sp, #16]
 80062a4:	4281      	cmp	r1, r0
 80062a6:	d303      	bcc.n	80062b0 <_ZN13stm32f4xx_hal7min_u3217hd05e7076b50b7b87E+0x16>
 80062a8:	e7ff      	b.n	80062aa <_ZN13stm32f4xx_hal7min_u3217hd05e7076b50b7b87E+0x10>
 80062aa:	9801      	ldr	r0, [sp, #4]
 80062ac:	9002      	str	r0, [sp, #8]
 80062ae:	e002      	b.n	80062b6 <_ZN13stm32f4xx_hal7min_u3217hd05e7076b50b7b87E+0x1c>
 80062b0:	9800      	ldr	r0, [sp, #0]
 80062b2:	9002      	str	r0, [sp, #8]
 80062b4:	e7ff      	b.n	80062b6 <_ZN13stm32f4xx_hal7min_u3217hd05e7076b50b7b87E+0x1c>
 80062b6:	9802      	ldr	r0, [sp, #8]
 80062b8:	b005      	add	sp, #20
 80062ba:	4770      	bx	lr

080062bc <_ZN115_$LT$core..iter..adapters..filter_map..FilterMap$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4fold17hd3327f7e76f1eb48E>:
 80062bc:	b580      	push	{r7, lr}
 80062be:	466f      	mov	r7, sp
 80062c0:	b088      	sub	sp, #32
 80062c2:	688b      	ldr	r3, [r1, #8]
 80062c4:	f8d1 c00c 	ldr.w	ip, [r1, #12]
 80062c8:	f8d1 e010 	ldr.w	lr, [r1, #16]
 80062cc:	f8cd e010 	str.w	lr, [sp, #16]
 80062d0:	f8cd c00c 	str.w	ip, [sp, #12]
 80062d4:	9302      	str	r3, [sp, #8]
 80062d6:	680b      	ldr	r3, [r1, #0]
 80062d8:	6849      	ldr	r1, [r1, #4]
 80062da:	9306      	str	r3, [sp, #24]
 80062dc:	9107      	str	r1, [sp, #28]
 80062de:	46ec      	mov	ip, sp
 80062e0:	f8cc 1000 	str.w	r1, [ip]
 80062e4:	a902      	add	r1, sp, #8
 80062e6:	f7fc fbf2 	bl	8002ace <_ZN4core4iter5range110_$LT$impl$u20$core..iter..traits..iterator..Iterator$u20$for$u20$core..ops..range..RangeInclusive$LT$A$GT$$GT$4fold17hd647a60ed97055c6E>
 80062ea:	b008      	add	sp, #32
 80062ec:	bd80      	pop	{r7, pc}

080062ee <_ZN115_$LT$core..iter..adapters..filter_map..FilterMap$LT$I$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hfad364761622b2fcE>:
 80062ee:	b580      	push	{r7, lr}
 80062f0:	466f      	mov	r7, sp
 80062f2:	b082      	sub	sp, #8
 80062f4:	460a      	mov	r2, r1
 80062f6:	9201      	str	r2, [sp, #4]
 80062f8:	f102 0108 	add.w	r1, r2, #8
 80062fc:	f7fc fcd0 	bl	8002ca0 <_ZN4core4iter6traits8iterator8Iterator8find_map17h5fdd1c77229c8ecaE>
 8006300:	b002      	add	sp, #8
 8006302:	bd80      	pop	{r7, pc}

08006304 <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hcf40a2a2a4928d15E>:
 8006304:	b580      	push	{r7, lr}
 8006306:	466f      	mov	r7, sp
 8006308:	b082      	sub	sp, #8
 800630a:	9000      	str	r0, [sp, #0]
 800630c:	9101      	str	r1, [sp, #4]
 800630e:	6800      	ldr	r0, [r0, #0]
 8006310:	f000 f802 	bl	8006318 <_ZN45_$LT$$LP$$RP$$u20$as$u20$core..fmt..Debug$GT$3fmt17h34ba04a540621e88E>
 8006314:	b002      	add	sp, #8
 8006316:	bd80      	pop	{r7, pc}

08006318 <_ZN45_$LT$$LP$$RP$$u20$as$u20$core..fmt..Debug$GT$3fmt17h34ba04a540621e88E>:
 8006318:	b580      	push	{r7, lr}
 800631a:	466f      	mov	r7, sp
 800631c:	b084      	sub	sp, #16
 800631e:	9101      	str	r1, [sp, #4]
 8006320:	4601      	mov	r1, r0
 8006322:	9801      	ldr	r0, [sp, #4]
 8006324:	9102      	str	r1, [sp, #8]
 8006326:	9003      	str	r0, [sp, #12]
 8006328:	f249 016c 	movw	r1, #36972	; 0x906c
 800632c:	f6c0 0100 	movt	r1, #2048	; 0x800
 8006330:	2202      	movs	r2, #2
 8006332:	f001 fabf 	bl	80078b4 <_ZN4core3fmt9Formatter3pad17h3b34e20a8eeb34cfE>
 8006336:	b004      	add	sp, #16
 8006338:	bd80      	pop	{r7, pc}

0800633a <_ZN4core4iter6traits8iterator8Iterator10min_by_key17h1df5e5e8c713a9eeE>:
 800633a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800633c:	af03      	add	r7, sp, #12
 800633e:	f84d bd04 	str.w	fp, [sp, #-4]!
 8006342:	b0a8      	sub	sp, #160	; 0xa0
 8006344:	9000      	str	r0, [sp, #0]
 8006346:	a817      	add	r0, sp, #92	; 0x5c
 8006348:	9001      	str	r0, [sp, #4]
 800634a:	f000 f843 	bl	80063d4 <_ZN4core4iter6traits8iterator8Iterator3map17h956860d04ad1f273E>
 800634e:	9901      	ldr	r1, [sp, #4]
 8006350:	a811      	add	r0, sp, #68	; 0x44
 8006352:	f7ff fd9f 	bl	8005e94 <_ZN4core4iter6traits8iterator8Iterator6reduce17h82f6e0677e574cacE>
 8006356:	9811      	ldr	r0, [sp, #68]	; 0x44
 8006358:	b920      	cbnz	r0, 8006364 <_ZN4core4iter6traits8iterator8Iterator10min_by_key17h1df5e5e8c713a9eeE+0x2a>
 800635a:	e7ff      	b.n	800635c <_ZN4core4iter6traits8iterator8Iterator10min_by_key17h1df5e5e8c713a9eeE+0x22>
 800635c:	9900      	ldr	r1, [sp, #0]
 800635e:	2000      	movs	r0, #0
 8006360:	6008      	str	r0, [r1, #0]
 8006362:	e033      	b.n	80063cc <_ZN4core4iter6traits8iterator8Iterator10min_by_key17h1df5e5e8c713a9eeE+0x92>
 8006364:	9900      	ldr	r1, [sp, #0]
 8006366:	a811      	add	r0, sp, #68	; 0x44
 8006368:	1d03      	adds	r3, r0, #4
 800636a:	aa21      	add	r2, sp, #132	; 0x84
 800636c:	4610      	mov	r0, r2
 800636e:	e893 5070 	ldmia.w	r3, {r4, r5, r6, ip, lr}
 8006372:	e880 5070 	stmia.w	r0, {r4, r5, r6, ip, lr}
 8006376:	a80b      	add	r0, sp, #44	; 0x2c
 8006378:	1d03      	adds	r3, r0, #4
 800637a:	4618      	mov	r0, r3
 800637c:	e892 5070 	ldmia.w	r2, {r4, r5, r6, ip, lr}
 8006380:	e880 5070 	stmia.w	r0, {r4, r5, r6, ip, lr}
 8006384:	2000      	movs	r0, #0
 8006386:	900b      	str	r0, [sp, #44]	; 0x2c
 8006388:	aa1c      	add	r2, sp, #112	; 0x70
 800638a:	4610      	mov	r0, r2
 800638c:	e893 5070 	ldmia.w	r3, {r4, r5, r6, ip, lr}
 8006390:	e880 5070 	stmia.w	r0, {r4, r5, r6, ip, lr}
 8006394:	a806      	add	r0, sp, #24
 8006396:	e892 5038 	ldmia.w	r2, {r3, r4, r5, ip, lr}
 800639a:	e880 5038 	stmia.w	r0, {r3, r4, r5, ip, lr}
 800639e:	9807      	ldr	r0, [sp, #28]
 80063a0:	9a08      	ldr	r2, [sp, #32]
 80063a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063a4:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
 80063a8:	f8cd c014 	str.w	ip, [sp, #20]
 80063ac:	9304      	str	r3, [sp, #16]
 80063ae:	9203      	str	r2, [sp, #12]
 80063b0:	9002      	str	r0, [sp, #8]
 80063b2:	9802      	ldr	r0, [sp, #8]
 80063b4:	9a03      	ldr	r2, [sp, #12]
 80063b6:	9b04      	ldr	r3, [sp, #16]
 80063b8:	f8dd c014 	ldr.w	ip, [sp, #20]
 80063bc:	f8c1 c010 	str.w	ip, [r1, #16]
 80063c0:	60cb      	str	r3, [r1, #12]
 80063c2:	608a      	str	r2, [r1, #8]
 80063c4:	6048      	str	r0, [r1, #4]
 80063c6:	2001      	movs	r0, #1
 80063c8:	6008      	str	r0, [r1, #0]
 80063ca:	e7ff      	b.n	80063cc <_ZN4core4iter6traits8iterator8Iterator10min_by_key17h1df5e5e8c713a9eeE+0x92>
 80063cc:	b028      	add	sp, #160	; 0xa0
 80063ce:	f85d bb04 	ldr.w	fp, [sp], #4
 80063d2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080063d4 <_ZN4core4iter6traits8iterator8Iterator3map17h956860d04ad1f273E>:
 80063d4:	b5d0      	push	{r4, r6, r7, lr}
 80063d6:	af02      	add	r7, sp, #8
 80063d8:	b081      	sub	sp, #4
 80063da:	e891 501c 	ldmia.w	r1, {r2, r3, r4, ip, lr}
 80063de:	e880 501c 	stmia.w	r0, {r2, r3, r4, ip, lr}
 80063e2:	b001      	add	sp, #4
 80063e4:	bdd0      	pop	{r4, r6, r7, pc}

080063e6 <_ZN4core4iter8adapters10filter_map15filter_map_fold28_$u7b$$u7b$closure$u7d$$u7d$17h67cb1bb38c7dc37fE>:
 80063e6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80063e8:	af03      	add	r7, sp, #12
 80063ea:	f84d 8d04 	str.w	r8, [sp, #-4]!
 80063ee:	b098      	sub	sp, #96	; 0x60
 80063f0:	9300      	str	r3, [sp, #0]
 80063f2:	4613      	mov	r3, r2
 80063f4:	9a00      	ldr	r2, [sp, #0]
 80063f6:	9301      	str	r3, [sp, #4]
 80063f8:	9102      	str	r1, [sp, #8]
 80063fa:	9003      	str	r0, [sp, #12]
 80063fc:	9116      	str	r1, [sp, #88]	; 0x58
 80063fe:	9217      	str	r2, [sp, #92]	; 0x5c
 8006400:	a804      	add	r0, sp, #16
 8006402:	f7fe f895 	bl	8004530 <_ZN13stm32f4xx_hal3rcc2f43pll15SingleOutputPll8optimize28_$u7b$$u7b$closure$u7d$$u7d$17h8dd2ccfd2d716f62E>
 8006406:	9804      	ldr	r0, [sp, #16]
 8006408:	b938      	cbnz	r0, 800641a <_ZN4core4iter8adapters10filter_map15filter_map_fold28_$u7b$$u7b$closure$u7d$$u7d$17h67cb1bb38c7dc37fE+0x34>
 800640a:	e7ff      	b.n	800640c <_ZN4core4iter8adapters10filter_map15filter_map_fold28_$u7b$$u7b$closure$u7d$$u7d$17h67cb1bb38c7dc37fE+0x26>
 800640c:	9901      	ldr	r1, [sp, #4]
 800640e:	9803      	ldr	r0, [sp, #12]
 8006410:	e891 501c 	ldmia.w	r1, {r2, r3, r4, ip, lr}
 8006414:	e880 501c 	stmia.w	r0, {r2, r3, r4, ip, lr}
 8006418:	e025      	b.n	8006466 <_ZN4core4iter8adapters10filter_map15filter_map_fold28_$u7b$$u7b$closure$u7d$$u7d$17h67cb1bb38c7dc37fE+0x80>
 800641a:	9803      	ldr	r0, [sp, #12]
 800641c:	f8dd c004 	ldr.w	ip, [sp, #4]
 8006420:	9902      	ldr	r1, [sp, #8]
 8006422:	9a05      	ldr	r2, [sp, #20]
 8006424:	9b06      	ldr	r3, [sp, #24]
 8006426:	f8dd e01c 	ldr.w	lr, [sp, #28]
 800642a:	9c08      	ldr	r4, [sp, #32]
 800642c:	940c      	str	r4, [sp, #48]	; 0x30
 800642e:	f8cd e02c 	str.w	lr, [sp, #44]	; 0x2c
 8006432:	930a      	str	r3, [sp, #40]	; 0x28
 8006434:	9209      	str	r2, [sp, #36]	; 0x24
 8006436:	3108      	adds	r1, #8
 8006438:	aa0d      	add	r2, sp, #52	; 0x34
 800643a:	4613      	mov	r3, r2
 800643c:	e89c 4170 	ldmia.w	ip, {r4, r5, r6, r8, lr}
 8006440:	e883 4170 	stmia.w	r3, {r4, r5, r6, r8, lr}
 8006444:	f102 0314 	add.w	r3, r2, #20
 8006448:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 800644c:	f8dd e028 	ldr.w	lr, [sp, #40]	; 0x28
 8006450:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8006452:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006454:	9515      	str	r5, [sp, #84]	; 0x54
 8006456:	9414      	str	r4, [sp, #80]	; 0x50
 8006458:	f8cd e04c 	str.w	lr, [sp, #76]	; 0x4c
 800645c:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
 8006460:	f7ff fe78 	bl	8006154 <_ZN4core4iter8adapters3map8map_fold28_$u7b$$u7b$closure$u7d$$u7d$17hf8c3939665294524E>
 8006464:	e7ff      	b.n	8006466 <_ZN4core4iter8adapters10filter_map15filter_map_fold28_$u7b$$u7b$closure$u7d$$u7d$17h67cb1bb38c7dc37fE+0x80>
 8006466:	b018      	add	sp, #96	; 0x60
 8006468:	f85d 8b04 	ldr.w	r8, [sp], #4
 800646c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800646e <_ZN5fugit7helpers14greater_than_017hd0d850fb6b1c0d18E>:
 800646e:	4770      	bx	lr

08006470 <_ZN5fugit7helpers14greater_than_017he5e9fc7dce518d89E>:
 8006470:	4770      	bx	lr

08006472 <_ZN4core3ops8function5FnMut8call_mut17h0eb5fe037fc47193E>:
 8006472:	b580      	push	{r7, lr}
 8006474:	466f      	mov	r7, sp
 8006476:	b084      	sub	sp, #16
 8006478:	9101      	str	r1, [sp, #4]
 800647a:	9202      	str	r2, [sp, #8]
 800647c:	9003      	str	r0, [sp, #12]
 800647e:	9801      	ldr	r0, [sp, #4]
 8006480:	9902      	ldr	r1, [sp, #8]
 8006482:	f7fc fdaf 	bl	8002fe4 <_ZN4core4iter6traits8iterator8Iterator10min_by_key7compare17hd8a78097543825d7E>
 8006486:	b004      	add	sp, #16
 8006488:	bd80      	pop	{r7, pc}

0800648a <_ZN4core3ops8function5FnMut8call_mut17h6f8f4e74f750745fE>:
 800648a:	b580      	push	{r7, lr}
 800648c:	466f      	mov	r7, sp
 800648e:	b084      	sub	sp, #16
 8006490:	9101      	str	r1, [sp, #4]
 8006492:	9202      	str	r2, [sp, #8]
 8006494:	9003      	str	r0, [sp, #12]
 8006496:	9801      	ldr	r0, [sp, #4]
 8006498:	9902      	ldr	r1, [sp, #8]
 800649a:	f7fc fd8d 	bl	8002fb8 <_ZN4core4iter6traits8iterator8Iterator10min_by_key7compare17h4be6a94efd1b0c2eE>
 800649e:	b004      	add	sp, #16
 80064a0:	bd80      	pop	{r7, pc}

080064a2 <_ZN4core3ops8function5FnMut8call_mut17ha3e5e490b73bfe1aE>:
 80064a2:	b580      	push	{r7, lr}
 80064a4:	466f      	mov	r7, sp
 80064a6:	b084      	sub	sp, #16
 80064a8:	9101      	str	r1, [sp, #4]
 80064aa:	9202      	str	r2, [sp, #8]
 80064ac:	9003      	str	r0, [sp, #12]
 80064ae:	9801      	ldr	r0, [sp, #4]
 80064b0:	9902      	ldr	r1, [sp, #8]
 80064b2:	f7fc fd8c 	bl	8002fce <_ZN4core4iter6traits8iterator8Iterator10min_by_key7compare17h54b1b0c7085560c3E>
 80064b6:	b004      	add	sp, #16
 80064b8:	bd80      	pop	{r7, pc}

080064ba <_ZN4core3ops8function5FnMut8call_mut17hb1d383154babab4eE>:
 80064ba:	b580      	push	{r7, lr}
 80064bc:	466f      	mov	r7, sp
 80064be:	b084      	sub	sp, #16
 80064c0:	9101      	str	r1, [sp, #4]
 80064c2:	9202      	str	r2, [sp, #8]
 80064c4:	9003      	str	r0, [sp, #12]
 80064c6:	9801      	ldr	r0, [sp, #4]
 80064c8:	9902      	ldr	r1, [sp, #8]
 80064ca:	f7fc fd96 	bl	8002ffa <_ZN4core4iter6traits8iterator8Iterator10min_by_key7compare17hdaced5dbe47c5dc9E>
 80064ce:	b004      	add	sp, #16
 80064d0:	bd80      	pop	{r7, pc}

080064d2 <_ZN4core3ops8function6FnOnce9call_once17h43ab606c9511ba82E>:
 80064d2:	b580      	push	{r7, lr}
 80064d4:	466f      	mov	r7, sp
 80064d6:	b082      	sub	sp, #8
 80064d8:	9000      	str	r0, [sp, #0]
 80064da:	9800      	ldr	r0, [sp, #0]
 80064dc:	f000 f9bf 	bl	800685e <_ZN5fugit4rate23Rate$LT$u32$C$_$C$_$GT$8from_raw17h4dfb6adeb9c3a2f3E>
 80064e0:	b002      	add	sp, #8
 80064e2:	bd80      	pop	{r7, pc}

080064e4 <_ZN4core3ops8function6FnOnce9call_once17hf8217654782bd99aE>:
 80064e4:	b580      	push	{r7, lr}
 80064e6:	466f      	mov	r7, sp
 80064e8:	b084      	sub	sp, #16
 80064ea:	9001      	str	r0, [sp, #4]
 80064ec:	9102      	str	r1, [sp, #8]
 80064ee:	9801      	ldr	r0, [sp, #4]
 80064f0:	9902      	ldr	r1, [sp, #8]
 80064f2:	f7ff fe94 	bl	800621e <_ZN4core3cmp5impls48_$LT$impl$u20$core..cmp..Ord$u20$for$u20$u32$GT$3cmp17he5950a34f12b1245E>
 80064f6:	b004      	add	sp, #16
 80064f8:	bd80      	pop	{r7, pc}

080064fa <_ZN4core3num21_$LT$impl$u20$i32$GT$12unsigned_abs17h26784c3876cb9a0eE>:
 80064fa:	b084      	sub	sp, #16
 80064fc:	9000      	str	r0, [sp, #0]
 80064fe:	9002      	str	r0, [sp, #8]
 8006500:	2100      	movs	r1, #0
 8006502:	9103      	str	r1, [sp, #12]
 8006504:	2800      	cmp	r0, #0
 8006506:	d403      	bmi.n	8006510 <_ZN4core3num21_$LT$impl$u20$i32$GT$12unsigned_abs17h26784c3876cb9a0eE+0x16>
 8006508:	e7ff      	b.n	800650a <_ZN4core3num21_$LT$impl$u20$i32$GT$12unsigned_abs17h26784c3876cb9a0eE+0x10>
 800650a:	9800      	ldr	r0, [sp, #0]
 800650c:	9001      	str	r0, [sp, #4]
 800650e:	e003      	b.n	8006518 <_ZN4core3num21_$LT$impl$u20$i32$GT$12unsigned_abs17h26784c3876cb9a0eE+0x1e>
 8006510:	9800      	ldr	r0, [sp, #0]
 8006512:	4240      	negs	r0, r0
 8006514:	9001      	str	r0, [sp, #4]
 8006516:	e7ff      	b.n	8006518 <_ZN4core3num21_$LT$impl$u20$i32$GT$12unsigned_abs17h26784c3876cb9a0eE+0x1e>
 8006518:	9801      	ldr	r0, [sp, #4]
 800651a:	b004      	add	sp, #16
 800651c:	4770      	bx	lr

0800651e <_ZN4core3num21_$LT$impl$u20$i32$GT$3abs17hd280f7df9dadfcfcE>:
 800651e:	b580      	push	{r7, lr}
 8006520:	466f      	mov	r7, sp
 8006522:	b084      	sub	sp, #16
 8006524:	9001      	str	r0, [sp, #4]
 8006526:	9003      	str	r0, [sp, #12]
 8006528:	2800      	cmp	r0, #0
 800652a:	d403      	bmi.n	8006534 <_ZN4core3num21_$LT$impl$u20$i32$GT$3abs17hd280f7df9dadfcfcE+0x16>
 800652c:	e7ff      	b.n	800652e <_ZN4core3num21_$LT$impl$u20$i32$GT$3abs17hd280f7df9dadfcfcE+0x10>
 800652e:	9801      	ldr	r0, [sp, #4]
 8006530:	9002      	str	r0, [sp, #8]
 8006532:	e004      	b.n	800653e <_ZN4core3num21_$LT$impl$u20$i32$GT$3abs17hd280f7df9dadfcfcE+0x20>
 8006534:	9801      	ldr	r0, [sp, #4]
 8006536:	f1b0 4f00 	cmp.w	r0, #2147483648	; 0x80000000
 800653a:	d007      	beq.n	800654c <_ZN4core3num21_$LT$impl$u20$i32$GT$3abs17hd280f7df9dadfcfcE+0x2e>
 800653c:	e002      	b.n	8006544 <_ZN4core3num21_$LT$impl$u20$i32$GT$3abs17hd280f7df9dadfcfcE+0x26>
 800653e:	9802      	ldr	r0, [sp, #8]
 8006540:	b004      	add	sp, #16
 8006542:	bd80      	pop	{r7, pc}
 8006544:	9801      	ldr	r0, [sp, #4]
 8006546:	4240      	negs	r0, r0
 8006548:	9002      	str	r0, [sp, #8]
 800654a:	e7f8      	b.n	800653e <_ZN4core3num21_$LT$impl$u20$i32$GT$3abs17hd280f7df9dadfcfcE+0x20>
 800654c:	f249 00f4 	movw	r0, #37108	; 0x90f4
 8006550:	f6c0 0000 	movt	r0, #2048	; 0x800
 8006554:	f001 fda3 	bl	800809e <_ZN4core9panicking11panic_const24panic_const_neg_overflow17hcc5aabbafac832e7E>

08006558 <_ZN4core3num21_$LT$impl$u20$u32$GT$11checked_mul17h5e9e947b3dbc0587E>:
 8006558:	b087      	sub	sp, #28
 800655a:	9003      	str	r0, [sp, #12]
 800655c:	9104      	str	r1, [sp, #16]
 800655e:	fba0 1001 	umull	r1, r0, r0, r1
 8006562:	2800      	cmp	r0, #0
 8006564:	bf18      	it	ne
 8006566:	2001      	movne	r0, #1
 8006568:	460a      	mov	r2, r1
 800656a:	9200      	str	r2, [sp, #0]
 800656c:	9105      	str	r1, [sp, #20]
 800656e:	f88d 001a 	strb.w	r0, [sp, #26]
 8006572:	f88d 001b 	strb.w	r0, [sp, #27]
 8006576:	f89d 001b 	ldrb.w	r0, [sp, #27]
 800657a:	07c0      	lsls	r0, r0, #31
 800657c:	b928      	cbnz	r0, 800658a <_ZN4core3num21_$LT$impl$u20$u32$GT$11checked_mul17h5e9e947b3dbc0587E+0x32>
 800657e:	e7ff      	b.n	8006580 <_ZN4core3num21_$LT$impl$u20$u32$GT$11checked_mul17h5e9e947b3dbc0587E+0x28>
 8006580:	9800      	ldr	r0, [sp, #0]
 8006582:	9002      	str	r0, [sp, #8]
 8006584:	2001      	movs	r0, #1
 8006586:	9001      	str	r0, [sp, #4]
 8006588:	e008      	b.n	800659c <_ZN4core3num21_$LT$impl$u20$u32$GT$11checked_mul17h5e9e947b3dbc0587E+0x44>
 800658a:	f249 0078 	movw	r0, #36984	; 0x9078
 800658e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8006592:	6801      	ldr	r1, [r0, #0]
 8006594:	6840      	ldr	r0, [r0, #4]
 8006596:	9101      	str	r1, [sp, #4]
 8006598:	9002      	str	r0, [sp, #8]
 800659a:	e7ff      	b.n	800659c <_ZN4core3num21_$LT$impl$u20$u32$GT$11checked_mul17h5e9e947b3dbc0587E+0x44>
 800659c:	9801      	ldr	r0, [sp, #4]
 800659e:	9902      	ldr	r1, [sp, #8]
 80065a0:	b007      	add	sp, #28
 80065a2:	4770      	bx	lr

080065a4 <_ZN4core3num21_$LT$impl$u20$u32$GT$13unchecked_add18precondition_check17h0aadd11914c8436cE>:
 80065a4:	b580      	push	{r7, lr}
 80065a6:	466f      	mov	r7, sp
 80065a8:	b086      	sub	sp, #24
 80065aa:	9101      	str	r1, [sp, #4]
 80065ac:	4601      	mov	r1, r0
 80065ae:	9801      	ldr	r0, [sp, #4]
 80065b0:	9102      	str	r1, [sp, #8]
 80065b2:	9003      	str	r0, [sp, #12]
 80065b4:	1840      	adds	r0, r0, r1
 80065b6:	f04f 0200 	mov.w	r2, #0
 80065ba:	f142 0200 	adc.w	r2, r2, #0
 80065be:	9004      	str	r0, [sp, #16]
 80065c0:	f807 2c01 	strb.w	r2, [r7, #-1]
 80065c4:	4288      	cmp	r0, r1
 80065c6:	d302      	bcc.n	80065ce <_ZN4core3num21_$LT$impl$u20$u32$GT$13unchecked_add18precondition_check17h0aadd11914c8436cE+0x2a>
 80065c8:	e7ff      	b.n	80065ca <_ZN4core3num21_$LT$impl$u20$u32$GT$13unchecked_add18precondition_check17h0aadd11914c8436cE+0x26>
 80065ca:	b006      	add	sp, #24
 80065cc:	bd80      	pop	{r7, pc}
 80065ce:	f249 1004 	movw	r0, #37124	; 0x9104
 80065d2:	f6c0 0000 	movt	r0, #2048	; 0x800
 80065d6:	2143      	movs	r1, #67	; 0x43
 80065d8:	f000 fcdd 	bl	8006f96 <_ZN4core9panicking14panic_nounwind17ha7168a7a4498f4fbE>

080065dc <_ZN4core3num21_$LT$impl$u20$u32$GT$8abs_diff17h63c80d52647b3028E>:
 80065dc:	b085      	sub	sp, #20
 80065de:	9100      	str	r1, [sp, #0]
 80065e0:	9001      	str	r0, [sp, #4]
 80065e2:	9003      	str	r0, [sp, #12]
 80065e4:	9104      	str	r1, [sp, #16]
 80065e6:	4288      	cmp	r0, r1
 80065e8:	d305      	bcc.n	80065f6 <_ZN4core3num21_$LT$impl$u20$u32$GT$8abs_diff17h63c80d52647b3028E+0x1a>
 80065ea:	e7ff      	b.n	80065ec <_ZN4core3num21_$LT$impl$u20$u32$GT$8abs_diff17h63c80d52647b3028E+0x10>
 80065ec:	9801      	ldr	r0, [sp, #4]
 80065ee:	9900      	ldr	r1, [sp, #0]
 80065f0:	1a40      	subs	r0, r0, r1
 80065f2:	9002      	str	r0, [sp, #8]
 80065f4:	e004      	b.n	8006600 <_ZN4core3num21_$LT$impl$u20$u32$GT$8abs_diff17h63c80d52647b3028E+0x24>
 80065f6:	9800      	ldr	r0, [sp, #0]
 80065f8:	9901      	ldr	r1, [sp, #4]
 80065fa:	1a40      	subs	r0, r0, r1
 80065fc:	9002      	str	r0, [sp, #8]
 80065fe:	e7ff      	b.n	8006600 <_ZN4core3num21_$LT$impl$u20$u32$GT$8abs_diff17h63c80d52647b3028E+0x24>
 8006600:	9802      	ldr	r0, [sp, #8]
 8006602:	b005      	add	sp, #20
 8006604:	4770      	bx	lr

08006606 <_ZN13stm32f4xx_hal3rcc2f46Enable16enable_unchecked17h13f4734817e31230E>:
 8006606:	b580      	push	{r7, lr}
 8006608:	466f      	mov	r7, sp
 800660a:	b082      	sub	sp, #8
 800660c:	f643 0000 	movw	r0, #14336	; 0x3800
 8006610:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8006614:	9000      	str	r0, [sp, #0]
 8006616:	9001      	str	r0, [sp, #4]
 8006618:	f7ff f92e 	bl	8005878 <_ZN13stm32f4xx_hal3rcc2f44APB23enr17h1147e7813ca1a2c7E>
 800661c:	210e      	movs	r1, #14
 800661e:	f7fc fe8c 	bl	800333a <_ZN13stm32f4xx_hal2bb3set17ha5766432cd126a5bE>
 8006622:	f7fc fd92 	bl	800314a <_ZN8cortex_m3asm3dsb17h65891a6719c46a09E>
 8006626:	b002      	add	sp, #8
 8006628:	bd80      	pop	{r7, pc}

0800662a <_ZN13stm32f4xx_hal3rcc2f46Enable16enable_unchecked17h975c6dea656ab811E>:
 800662a:	b580      	push	{r7, lr}
 800662c:	466f      	mov	r7, sp
 800662e:	b082      	sub	sp, #8
 8006630:	f643 0000 	movw	r0, #14336	; 0x3800
 8006634:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8006638:	9000      	str	r0, [sp, #0]
 800663a:	9001      	str	r0, [sp, #4]
 800663c:	f7ff f928 	bl	8005890 <_ZN13stm32f4xx_hal3rcc2f44AHB13enr17h1cab51421b0c2befE>
 8006640:	2100      	movs	r1, #0
 8006642:	f7fc fe6f 	bl	8003324 <_ZN13stm32f4xx_hal2bb3set17h9bb4c1ecb52b52bcE>
 8006646:	f7fc fd80 	bl	800314a <_ZN8cortex_m3asm3dsb17h65891a6719c46a09E>
 800664a:	b002      	add	sp, #8
 800664c:	bd80      	pop	{r7, pc}

0800664e <_ZN13stm32f4xx_hal3rcc2f46Enable16enable_unchecked17h9fdeb5a5fb4cef40E>:
 800664e:	b580      	push	{r7, lr}
 8006650:	466f      	mov	r7, sp
 8006652:	b082      	sub	sp, #8
 8006654:	f643 0000 	movw	r0, #14336	; 0x3800
 8006658:	f2c4 0002 	movt	r0, #16386	; 0x4002
 800665c:	9000      	str	r0, [sp, #0]
 800665e:	9001      	str	r0, [sp, #4]
 8006660:	f7ff f916 	bl	8005890 <_ZN13stm32f4xx_hal3rcc2f44AHB13enr17h1cab51421b0c2befE>
 8006664:	2102      	movs	r1, #2
 8006666:	f7fc fe5d 	bl	8003324 <_ZN13stm32f4xx_hal2bb3set17h9bb4c1ecb52b52bcE>
 800666a:	f7fc fd6e 	bl	800314a <_ZN8cortex_m3asm3dsb17h65891a6719c46a09E>
 800666e:	b002      	add	sp, #8
 8006670:	bd80      	pop	{r7, pc}

08006672 <_ZN13stm32f4xx_hal3rcc2f45Reset15reset_unchecked17h58144a65404273beE>:
 8006672:	b580      	push	{r7, lr}
 8006674:	466f      	mov	r7, sp
 8006676:	b084      	sub	sp, #16
 8006678:	f643 0000 	movw	r0, #14336	; 0x3800
 800667c:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8006680:	9000      	str	r0, [sp, #0]
 8006682:	9002      	str	r0, [sp, #8]
 8006684:	9003      	str	r0, [sp, #12]
 8006686:	f7ff f909 	bl	800589c <_ZN13stm32f4xx_hal3rcc2f44AHB14rstr17hf18de432d3975db5E>
 800668a:	2102      	movs	r1, #2
 800668c:	9101      	str	r1, [sp, #4]
 800668e:	f7fc fe6a 	bl	8003366 <_ZN13stm32f4xx_hal2bb3set17hf6a7a6a8fdf0ea8eE>
 8006692:	9800      	ldr	r0, [sp, #0]
 8006694:	f7ff f902 	bl	800589c <_ZN13stm32f4xx_hal3rcc2f44AHB14rstr17hf18de432d3975db5E>
 8006698:	9901      	ldr	r1, [sp, #4]
 800669a:	f7fc fe38 	bl	800330e <_ZN13stm32f4xx_hal2bb5clear17ha90ec72bf44c7c6bE>
 800669e:	b004      	add	sp, #16
 80066a0:	bd80      	pop	{r7, pc}

080066a2 <_ZN13stm32f4xx_hal3rcc2f45Reset15reset_unchecked17hbc7a014cad2339a0E>:
 80066a2:	b580      	push	{r7, lr}
 80066a4:	466f      	mov	r7, sp
 80066a6:	b084      	sub	sp, #16
 80066a8:	f643 0000 	movw	r0, #14336	; 0x3800
 80066ac:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80066b0:	9000      	str	r0, [sp, #0]
 80066b2:	9002      	str	r0, [sp, #8]
 80066b4:	9003      	str	r0, [sp, #12]
 80066b6:	f7ff f8f1 	bl	800589c <_ZN13stm32f4xx_hal3rcc2f44AHB14rstr17hf18de432d3975db5E>
 80066ba:	2100      	movs	r1, #0
 80066bc:	9101      	str	r1, [sp, #4]
 80066be:	f7fc fe52 	bl	8003366 <_ZN13stm32f4xx_hal2bb3set17hf6a7a6a8fdf0ea8eE>
 80066c2:	9800      	ldr	r0, [sp, #0]
 80066c4:	f7ff f8ea 	bl	800589c <_ZN13stm32f4xx_hal3rcc2f44AHB14rstr17hf18de432d3975db5E>
 80066c8:	9901      	ldr	r1, [sp, #4]
 80066ca:	f7fc fe20 	bl	800330e <_ZN13stm32f4xx_hal2bb5clear17ha90ec72bf44c7c6bE>
 80066ce:	b004      	add	sp, #16
 80066d0:	bd80      	pop	{r7, pc}

080066d2 <_ZN82_$LT$stm32f4_staging..stm32f401..RCC$u20$as$u20$stm32f4xx_hal..rcc..f4..RccExt$GT$9constrain17h0320830bdc0d2e5eE>:
 80066d2:	b5d0      	push	{r4, r6, r7, lr}
 80066d4:	af02      	add	r7, sp, #8
 80066d6:	b09e      	sub	sp, #120	; 0x78
 80066d8:	2100      	movs	r1, #0
 80066da:	910f      	str	r1, [sp, #60]	; 0x3c
 80066dc:	9111      	str	r1, [sp, #68]	; 0x44
 80066de:	9113      	str	r1, [sp, #76]	; 0x4c
 80066e0:	9115      	str	r1, [sp, #84]	; 0x54
 80066e2:	9117      	str	r1, [sp, #92]	; 0x5c
 80066e4:	9119      	str	r1, [sp, #100]	; 0x64
 80066e6:	911b      	str	r1, [sp, #108]	; 0x6c
 80066e8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80066ea:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80066ec:	9300      	str	r3, [sp, #0]
 80066ee:	9201      	str	r2, [sp, #4]
 80066f0:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
 80066f4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80066f6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80066f8:	9302      	str	r3, [sp, #8]
 80066fa:	9203      	str	r2, [sp, #12]
 80066fc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80066fe:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006700:	9304      	str	r3, [sp, #16]
 8006702:	9205      	str	r2, [sp, #20]
 8006704:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006706:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8006708:	9306      	str	r3, [sp, #24]
 800670a:	9207      	str	r2, [sp, #28]
 800670c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800670e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8006710:	9308      	str	r3, [sp, #32]
 8006712:	9209      	str	r2, [sp, #36]	; 0x24
 8006714:	f88d 1039 	strb.w	r1, [sp, #57]	; 0x39
 8006718:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800671a:	991a      	ldr	r1, [sp, #104]	; 0x68
 800671c:	920a      	str	r2, [sp, #40]	; 0x28
 800671e:	910b      	str	r1, [sp, #44]	; 0x2c
 8006720:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8006722:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006724:	920c      	str	r2, [sp, #48]	; 0x30
 8006726:	910d      	str	r1, [sp, #52]	; 0x34
 8006728:	4669      	mov	r1, sp
 800672a:	e8b1 501c 	ldmia.w	r1!, {r2, r3, r4, ip, lr}
 800672e:	e8a0 501c 	stmia.w	r0!, {r2, r3, r4, ip, lr}
 8006732:	e8b1 501c 	ldmia.w	r1!, {r2, r3, r4, ip, lr}
 8006736:	e8a0 501c 	stmia.w	r0!, {r2, r3, r4, ip, lr}
 800673a:	e891 501c 	ldmia.w	r1, {r2, r3, r4, ip, lr}
 800673e:	e880 501c 	stmia.w	r0, {r2, r3, r4, ip, lr}
 8006742:	b01e      	add	sp, #120	; 0x78
 8006744:	bdd0      	pop	{r4, r6, r7, pc}

08006746 <_ZN87_$LT$stm32f4_staging..stm32f401..SYSCFG$u20$as$u20$stm32f4xx_hal..syscfg..SysCfgExt$GT$9constrain17hbdb4579fe263253aE>:
 8006746:	b580      	push	{r7, lr}
 8006748:	466f      	mov	r7, sp
 800674a:	b082      	sub	sp, #8
 800674c:	f7ff ff5b 	bl	8006606 <_ZN13stm32f4xx_hal3rcc2f46Enable16enable_unchecked17h13f4734817e31230E>
 8006750:	b002      	add	sp, #8
 8006752:	bd80      	pop	{r7, pc}

08006754 <_ZN13stm32f4xx_hal4gpio2f45gpioa92_$LT$impl$u20$stm32f4xx_hal..gpio..GpioExt$u20$for$u20$stm32f4_staging..stm32f401..GPIOA$GT$5split17ha000ac490b6ade11E>:
 8006754:	b580      	push	{r7, lr}
 8006756:	466f      	mov	r7, sp
 8006758:	b082      	sub	sp, #8
 800675a:	f7ff ff66 	bl	800662a <_ZN13stm32f4xx_hal3rcc2f46Enable16enable_unchecked17h975c6dea656ab811E>
 800675e:	f7ff ffa0 	bl	80066a2 <_ZN13stm32f4xx_hal3rcc2f45Reset15reset_unchecked17hbc7a014cad2339a0E>
 8006762:	f7fb fca5 	bl	80020b0 <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17h3a4f83777a0b0221E>
 8006766:	f7fb fcab 	bl	80020c0 <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17h77a0db47677fc623E>
 800676a:	f7fb fcad 	bl	80020c8 <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17h92e55110f027c0a9E>
 800676e:	f7fb fcba 	bl	80020e6 <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17hf1b54b46aa38fcfeE>
 8006772:	f7fb fca6 	bl	80020c2 <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17h79365ba42c047f36E>
 8006776:	f7fb fc99 	bl	80020ac <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17h03daa3ce01413f65E>
 800677a:	f7fb fc98 	bl	80020ae <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17h308aa7ce926b3e1aE>
 800677e:	f7fb fc98 	bl	80020b2 <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17h3ff830eb07dd994dE>
 8006782:	f7fb fcab 	bl	80020dc <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17hd9df139a5e615a46E>
 8006786:	f7fb fcad 	bl	80020e4 <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17he552a8025eecc047E>
 800678a:	f7fb fc93 	bl	80020b4 <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17h455ce7cd86b23c69E>
 800678e:	f7fb fc92 	bl	80020b6 <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17h5290e2cf6f394851E>
 8006792:	f7fb fc9d 	bl	80020d0 <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17h9d28472242d5a1c1E>
 8006796:	f7fb fc88 	bl	80020aa <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17h00a8e9439a53c35fE>
 800679a:	f7fb fc9c 	bl	80020d6 <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17hab4a959b72084819E>
 800679e:	f7fb fc8c 	bl	80020ba <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17h58e103b853df1b74E>
 80067a2:	b002      	add	sp, #8
 80067a4:	bd80      	pop	{r7, pc}

080067a6 <_ZN13stm32f4xx_hal4gpio2f45gpioc92_$LT$impl$u20$stm32f4xx_hal..gpio..GpioExt$u20$for$u20$stm32f4_staging..stm32f401..GPIOC$GT$5split17hb7a755d3f28c20a6E>:
 80067a6:	b580      	push	{r7, lr}
 80067a8:	466f      	mov	r7, sp
 80067aa:	b082      	sub	sp, #8
 80067ac:	f7ff ff4f 	bl	800664e <_ZN13stm32f4xx_hal3rcc2f46Enable16enable_unchecked17h9fdeb5a5fb4cef40E>
 80067b0:	f7ff ff5f 	bl	8006672 <_ZN13stm32f4xx_hal3rcc2f45Reset15reset_unchecked17h58144a65404273beE>
 80067b4:	f7fb fc8e 	bl	80020d4 <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17ha71d50e19c4046a0E>
 80067b8:	f7fb fc89 	bl	80020ce <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17h9d0e1cbc216c2b2eE>
 80067bc:	f7fb fc89 	bl	80020d2 <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17ha2239206f605b82dE>
 80067c0:	f7fb fc8d 	bl	80020de <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17hdae38b77910f2ab4E>
 80067c4:	f7fb fc7f 	bl	80020c6 <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17h90353fe8e12fa64bE>
 80067c8:	f7fb fc7c 	bl	80020c4 <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17h7ce871744515edebE>
 80067cc:	f7fb fc7e 	bl	80020cc <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17h9806ace94b7b90bdE>
 80067d0:	f7fb fc83 	bl	80020da <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17hcae6bcda0bdb153cE>
 80067d4:	f7fb fc88 	bl	80020e8 <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17hfeaf8ee37dc6b90fE>
 80067d8:	f7fb fc70 	bl	80020bc <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17h5dd8a7c7fd164a66E>
 80067dc:	f7fb fc81 	bl	80020e2 <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17he3c7aad03435934bE>
 80067e0:	f7fb fc7e 	bl	80020e0 <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17hddde726c3e40d75bE>
 80067e4:	f7fb fc78 	bl	80020d8 <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17hc2de416c85433e9aE>
 80067e8:	f7fb fc66 	bl	80020b8 <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17h545d6bbe8f6ccb9dE>
 80067ec:	f7fb fc6d 	bl	80020ca <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17h9479db2fb45f36f4E>
 80067f0:	f7fb fc65 	bl	80020be <_ZN13stm32f4xx_hal4gpio23Pin$LT$_$C$_$C$MODE$GT$3new17h61c14c859238a4deE>
 80067f4:	b002      	add	sp, #8
 80067f6:	bd80      	pop	{r7, pc}

080067f8 <_ZN43_$LT$u32$u20$as$u20$fugit..rate..ExtU32$GT$2Hz17h9755634163a52ceaE>:
 80067f8:	b580      	push	{r7, lr}
 80067fa:	466f      	mov	r7, sp
 80067fc:	b082      	sub	sp, #8
 80067fe:	9001      	str	r0, [sp, #4]
 8006800:	f000 f815 	bl	800682e <_ZN5fugit4rate23Rate$LT$u32$C$_$C$_$GT$2Hz17h18a61c8632d8272dE>
 8006804:	b002      	add	sp, #8
 8006806:	bd80      	pop	{r7, pc}

08006808 <_ZN4core4bool22_$LT$impl$u20$bool$GT$9then_some17h50148f3eed62ec4fE>:
 8006808:	b085      	sub	sp, #20
 800680a:	9100      	str	r1, [sp, #0]
 800680c:	f88d 000f 	strb.w	r0, [sp, #15]
 8006810:	9104      	str	r1, [sp, #16]
 8006812:	b918      	cbnz	r0, 800681c <_ZN4core4bool22_$LT$impl$u20$bool$GT$9then_some17h50148f3eed62ec4fE+0x14>
 8006814:	e7ff      	b.n	8006816 <_ZN4core4bool22_$LT$impl$u20$bool$GT$9then_some17h50148f3eed62ec4fE+0xe>
 8006816:	2000      	movs	r0, #0
 8006818:	9001      	str	r0, [sp, #4]
 800681a:	e004      	b.n	8006826 <_ZN4core4bool22_$LT$impl$u20$bool$GT$9then_some17h50148f3eed62ec4fE+0x1e>
 800681c:	9800      	ldr	r0, [sp, #0]
 800681e:	9002      	str	r0, [sp, #8]
 8006820:	2001      	movs	r0, #1
 8006822:	9001      	str	r0, [sp, #4]
 8006824:	e7ff      	b.n	8006826 <_ZN4core4bool22_$LT$impl$u20$bool$GT$9then_some17h50148f3eed62ec4fE+0x1e>
 8006826:	9801      	ldr	r0, [sp, #4]
 8006828:	9902      	ldr	r1, [sp, #8]
 800682a:	b005      	add	sp, #20
 800682c:	4770      	bx	lr

0800682e <_ZN5fugit4rate23Rate$LT$u32$C$_$C$_$GT$2Hz17h18a61c8632d8272dE>:
 800682e:	b580      	push	{r7, lr}
 8006830:	466f      	mov	r7, sp
 8006832:	b082      	sub	sp, #8
 8006834:	9001      	str	r0, [sp, #4]
 8006836:	9000      	str	r0, [sp, #0]
 8006838:	2000      	movs	r0, #0
 800683a:	b928      	cbnz	r0, 8006848 <_ZN5fugit4rate23Rate$LT$u32$C$_$C$_$GT$2Hz17h18a61c8632d8272dE+0x1a>
 800683c:	e7ff      	b.n	800683e <_ZN5fugit4rate23Rate$LT$u32$C$_$C$_$GT$2Hz17h18a61c8632d8272dE+0x10>
 800683e:	9800      	ldr	r0, [sp, #0]
 8006840:	f000 f80d 	bl	800685e <_ZN5fugit4rate23Rate$LT$u32$C$_$C$_$GT$8from_raw17h4dfb6adeb9c3a2f3E>
 8006844:	b002      	add	sp, #8
 8006846:	bd80      	pop	{r7, pc}
 8006848:	f249 10a4 	movw	r0, #37284	; 0x91a4
 800684c:	f6c0 0000 	movt	r0, #2048	; 0x800
 8006850:	f001 fc12 	bl	8008078 <_ZN4core9panicking11panic_const24panic_const_mul_overflow17hd3d29f8f054ee19bE>

08006854 <_ZN5fugit4rate23Rate$LT$u32$C$_$C$_$GT$3raw17h22158c4a3151c800E>:
 8006854:	b081      	sub	sp, #4
 8006856:	9000      	str	r0, [sp, #0]
 8006858:	6800      	ldr	r0, [r0, #0]
 800685a:	b001      	add	sp, #4
 800685c:	4770      	bx	lr

0800685e <_ZN5fugit4rate23Rate$LT$u32$C$_$C$_$GT$8from_raw17h4dfb6adeb9c3a2f3E>:
 800685e:	b580      	push	{r7, lr}
 8006860:	466f      	mov	r7, sp
 8006862:	b082      	sub	sp, #8
 8006864:	9000      	str	r0, [sp, #0]
 8006866:	9001      	str	r0, [sp, #4]
 8006868:	f7ff fe01 	bl	800646e <_ZN5fugit7helpers14greater_than_017hd0d850fb6b1c0d18E>
 800686c:	f7ff fdff 	bl	800646e <_ZN5fugit7helpers14greater_than_017hd0d850fb6b1c0d18E>
 8006870:	9800      	ldr	r0, [sp, #0]
 8006872:	b002      	add	sp, #8
 8006874:	bd80      	pop	{r7, pc}

08006876 <_ZN145_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..option..Option$LT$core..convert..Infallible$GT$$GT$$GT$13from_residual17hb112064e12fa6ed6E>:
 8006876:	b081      	sub	sp, #4
 8006878:	4601      	mov	r1, r0
 800687a:	2000      	movs	r0, #0
 800687c:	6008      	str	r0, [r1, #0]
 800687e:	b001      	add	sp, #4
 8006880:	4770      	bx	lr

08006882 <_ZN15stm32f4_staging7generic8mask_u3217h1dbe5de843048478E>:
 8006882:	203f      	movs	r0, #63	; 0x3f
 8006884:	4770      	bx	lr

08006886 <_ZN15stm32f4_staging7generic8mask_u3217h3038667370972b0dE>:
 8006886:	200f      	movs	r0, #15
 8006888:	4770      	bx	lr

0800688a <_ZN15stm32f4_staging7generic8mask_u3217h44442f9c7bda9bfdE>:
 800688a:	2007      	movs	r0, #7
 800688c:	4770      	bx	lr

0800688e <_ZN15stm32f4_staging7generic8mask_u3217ha42b028e7d8205ffE>:
 800688e:	2003      	movs	r0, #3
 8006890:	4770      	bx	lr

08006892 <_ZN15stm32f4_staging7generic8mask_u3217hde6fc4a1303956abE>:
 8006892:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8006896:	4770      	bx	lr

08006898 <_ZN15stm32f4_staging7generic8mask_u3217hf0665bf84eb9c69aE>:
 8006898:	f240 10ff 	movw	r0, #511	; 0x1ff
 800689c:	4770      	bx	lr

0800689e <_ZN4core6option15Option$LT$T$GT$14unwrap_or_else17h53cc5f34b9c759b1E>:
 800689e:	b580      	push	{r7, lr}
 80068a0:	466f      	mov	r7, sp
 80068a2:	b086      	sub	sp, #24
 80068a4:	9200      	str	r2, [sp, #0]
 80068a6:	9001      	str	r0, [sp, #4]
 80068a8:	9102      	str	r1, [sp, #8]
 80068aa:	9204      	str	r2, [sp, #16]
 80068ac:	9801      	ldr	r0, [sp, #4]
 80068ae:	b928      	cbnz	r0, 80068bc <_ZN4core6option15Option$LT$T$GT$14unwrap_or_else17h53cc5f34b9c759b1E+0x1e>
 80068b0:	e7ff      	b.n	80068b2 <_ZN4core6option15Option$LT$T$GT$14unwrap_or_else17h53cc5f34b9c759b1E+0x14>
 80068b2:	9800      	ldr	r0, [sp, #0]
 80068b4:	f7fe fd16 	bl	80052e4 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal28_$u7b$$u7b$closure$u7d$$u7d$17heae01c1ae1d96fcaE>
 80068b8:	9003      	str	r0, [sp, #12]
 80068ba:	e003      	b.n	80068c4 <_ZN4core6option15Option$LT$T$GT$14unwrap_or_else17h53cc5f34b9c759b1E+0x26>
 80068bc:	9802      	ldr	r0, [sp, #8]
 80068be:	9005      	str	r0, [sp, #20]
 80068c0:	9003      	str	r0, [sp, #12]
 80068c2:	e7ff      	b.n	80068c4 <_ZN4core6option15Option$LT$T$GT$14unwrap_or_else17h53cc5f34b9c759b1E+0x26>
 80068c4:	9803      	ldr	r0, [sp, #12]
 80068c6:	b006      	add	sp, #24
 80068c8:	bd80      	pop	{r7, pc}

080068ca <_ZN4core6option15Option$LT$T$GT$14unwrap_or_else17hd665c3b237962549E>:
 80068ca:	b580      	push	{r7, lr}
 80068cc:	466f      	mov	r7, sp
 80068ce:	b086      	sub	sp, #24
 80068d0:	9200      	str	r2, [sp, #0]
 80068d2:	9001      	str	r0, [sp, #4]
 80068d4:	9102      	str	r1, [sp, #8]
 80068d6:	9204      	str	r2, [sp, #16]
 80068d8:	9801      	ldr	r0, [sp, #4]
 80068da:	b928      	cbnz	r0, 80068e8 <_ZN4core6option15Option$LT$T$GT$14unwrap_or_else17hd665c3b237962549E+0x1e>
 80068dc:	e7ff      	b.n	80068de <_ZN4core6option15Option$LT$T$GT$14unwrap_or_else17hd665c3b237962549E+0x14>
 80068de:	9800      	ldr	r0, [sp, #0]
 80068e0:	f7fe fd0e 	bl	8005300 <_ZN13stm32f4xx_hal3rcc2f44CFGR15freeze_internal28_$u7b$$u7b$closure$u7d$$u7d$17h5b2257465ecbd055E>
 80068e4:	9003      	str	r0, [sp, #12]
 80068e6:	e003      	b.n	80068f0 <_ZN4core6option15Option$LT$T$GT$14unwrap_or_else17hd665c3b237962549E+0x26>
 80068e8:	9802      	ldr	r0, [sp, #8]
 80068ea:	9005      	str	r0, [sp, #20]
 80068ec:	9003      	str	r0, [sp, #12]
 80068ee:	e7ff      	b.n	80068f0 <_ZN4core6option15Option$LT$T$GT$14unwrap_or_else17hd665c3b237962549E+0x26>
 80068f0:	9803      	ldr	r0, [sp, #12]
 80068f2:	b006      	add	sp, #24
 80068f4:	bd80      	pop	{r7, pc}

080068f6 <_ZN4core6option15Option$LT$T$GT$17unwrap_or_default17hab5bd95742981b01E>:
 80068f6:	b081      	sub	sp, #4
 80068f8:	f88d 0001 	strb.w	r0, [sp, #1]
 80068fc:	f89d 0001 	ldrb.w	r0, [sp, #1]
 8006900:	2802      	cmp	r0, #2
 8006902:	d104      	bne.n	800690e <_ZN4core6option15Option$LT$T$GT$17unwrap_or_default17hab5bd95742981b01E+0x18>
 8006904:	e7ff      	b.n	8006906 <_ZN4core6option15Option$LT$T$GT$17unwrap_or_default17hab5bd95742981b01E+0x10>
 8006906:	2000      	movs	r0, #0
 8006908:	f88d 0002 	strb.w	r0, [sp, #2]
 800690c:	e008      	b.n	8006920 <_ZN4core6option15Option$LT$T$GT$17unwrap_or_default17hab5bd95742981b01E+0x2a>
 800690e:	f89d 0001 	ldrb.w	r0, [sp, #1]
 8006912:	f000 0001 	and.w	r0, r0, #1
 8006916:	f88d 0003 	strb.w	r0, [sp, #3]
 800691a:	f88d 0002 	strb.w	r0, [sp, #2]
 800691e:	e7ff      	b.n	8006920 <_ZN4core6option15Option$LT$T$GT$17unwrap_or_default17hab5bd95742981b01E+0x2a>
 8006920:	f89d 0002 	ldrb.w	r0, [sp, #2]
 8006924:	f000 0001 	and.w	r0, r0, #1
 8006928:	b001      	add	sp, #4
 800692a:	4770      	bx	lr

0800692c <_ZN4core6option15Option$LT$T$GT$3map17h8dbc93f0bb62a81aE>:
 800692c:	b580      	push	{r7, lr}
 800692e:	466f      	mov	r7, sp
 8006930:	b084      	sub	sp, #16
 8006932:	9000      	str	r0, [sp, #0]
 8006934:	9101      	str	r1, [sp, #4]
 8006936:	9800      	ldr	r0, [sp, #0]
 8006938:	b920      	cbnz	r0, 8006944 <_ZN4core6option15Option$LT$T$GT$3map17h8dbc93f0bb62a81aE+0x18>
 800693a:	e7ff      	b.n	800693c <_ZN4core6option15Option$LT$T$GT$3map17h8dbc93f0bb62a81aE+0x10>
 800693c:	2002      	movs	r0, #2
 800693e:	f807 0c06 	strb.w	r0, [r7, #-6]
 8006942:	e006      	b.n	8006952 <_ZN4core6option15Option$LT$T$GT$3map17h8dbc93f0bb62a81aE+0x26>
 8006944:	9801      	ldr	r0, [sp, #4]
 8006946:	9003      	str	r0, [sp, #12]
 8006948:	f7fe ff7d 	bl	8005846 <_ZN13stm32f4xx_hal3rcc2f46Clocks17is_pll48clk_valid28_$u7b$$u7b$closure$u7d$$u7d$17hc27d7e7052eaf3d9E>
 800694c:	f807 0c06 	strb.w	r0, [r7, #-6]
 8006950:	e7ff      	b.n	8006952 <_ZN4core6option15Option$LT$T$GT$3map17h8dbc93f0bb62a81aE+0x26>
 8006952:	f817 0c06 	ldrb.w	r0, [r7, #-6]
 8006956:	b004      	add	sp, #16
 8006958:	bd80      	pop	{r7, pc}

0800695a <_ZN4core6option15Option$LT$T$GT$3map17hdb8d47962bb1c638E>:
 800695a:	b580      	push	{r7, lr}
 800695c:	466f      	mov	r7, sp
 800695e:	b086      	sub	sp, #24
 8006960:	9000      	str	r0, [sp, #0]
 8006962:	9101      	str	r1, [sp, #4]
 8006964:	9800      	ldr	r0, [sp, #0]
 8006966:	b918      	cbnz	r0, 8006970 <_ZN4core6option15Option$LT$T$GT$3map17hdb8d47962bb1c638E+0x16>
 8006968:	e7ff      	b.n	800696a <_ZN4core6option15Option$LT$T$GT$3map17hdb8d47962bb1c638E+0x10>
 800696a:	2000      	movs	r0, #0
 800696c:	9002      	str	r0, [sp, #8]
 800696e:	e007      	b.n	8006980 <_ZN4core6option15Option$LT$T$GT$3map17hdb8d47962bb1c638E+0x26>
 8006970:	9801      	ldr	r0, [sp, #4]
 8006972:	9005      	str	r0, [sp, #20]
 8006974:	f7ff fdad 	bl	80064d2 <_ZN4core3ops8function6FnOnce9call_once17h43ab606c9511ba82E>
 8006978:	9003      	str	r0, [sp, #12]
 800697a:	2001      	movs	r0, #1
 800697c:	9002      	str	r0, [sp, #8]
 800697e:	e7ff      	b.n	8006980 <_ZN4core6option15Option$LT$T$GT$3map17hdb8d47962bb1c638E+0x26>
 8006980:	9802      	ldr	r0, [sp, #8]
 8006982:	9903      	ldr	r1, [sp, #12]
 8006984:	b006      	add	sp, #24
 8006986:	bd80      	pop	{r7, pc}

08006988 <_ZN4core6option15Option$LT$T$GT$6expect17h578850408895ffddE>:
 8006988:	b580      	push	{r7, lr}
 800698a:	466f      	mov	r7, sp
 800698c:	b088      	sub	sp, #32
 800698e:	9301      	str	r3, [sp, #4]
 8006990:	9202      	str	r2, [sp, #8]
 8006992:	9103      	str	r1, [sp, #12]
 8006994:	9004      	str	r0, [sp, #16]
 8006996:	68b8      	ldr	r0, [r7, #8]
 8006998:	9005      	str	r0, [sp, #20]
 800699a:	9206      	str	r2, [sp, #24]
 800699c:	9307      	str	r3, [sp, #28]
 800699e:	6808      	ldr	r0, [r1, #0]
 80069a0:	b928      	cbnz	r0, 80069ae <_ZN4core6option15Option$LT$T$GT$6expect17h578850408895ffddE+0x26>
 80069a2:	e7ff      	b.n	80069a4 <_ZN4core6option15Option$LT$T$GT$6expect17h578850408895ffddE+0x1c>
 80069a4:	9a05      	ldr	r2, [sp, #20]
 80069a6:	9901      	ldr	r1, [sp, #4]
 80069a8:	9802      	ldr	r0, [sp, #8]
 80069aa:	f000 faa6 	bl	8006efa <_ZN4core6option13expect_failed17hb8cbd1cd2662a847E>
 80069ae:	9904      	ldr	r1, [sp, #16]
 80069b0:	9b03      	ldr	r3, [sp, #12]
 80069b2:	6858      	ldr	r0, [r3, #4]
 80069b4:	689a      	ldr	r2, [r3, #8]
 80069b6:	68db      	ldr	r3, [r3, #12]
 80069b8:	608b      	str	r3, [r1, #8]
 80069ba:	604a      	str	r2, [r1, #4]
 80069bc:	6008      	str	r0, [r1, #0]
 80069be:	b008      	add	sp, #32
 80069c0:	bd80      	pop	{r7, pc}

080069c2 <_ZN4core6option15Option$LT$T$GT$6expect17hde98f34fe52b329cE>:
 80069c2:	b5d0      	push	{r4, r6, r7, lr}
 80069c4:	af02      	add	r7, sp, #8
 80069c6:	b088      	sub	sp, #32
 80069c8:	9301      	str	r3, [sp, #4]
 80069ca:	9202      	str	r2, [sp, #8]
 80069cc:	9103      	str	r1, [sp, #12]
 80069ce:	9004      	str	r0, [sp, #16]
 80069d0:	68b8      	ldr	r0, [r7, #8]
 80069d2:	9005      	str	r0, [sp, #20]
 80069d4:	9206      	str	r2, [sp, #24]
 80069d6:	9307      	str	r3, [sp, #28]
 80069d8:	6808      	ldr	r0, [r1, #0]
 80069da:	2802      	cmp	r0, #2
 80069dc:	d105      	bne.n	80069ea <_ZN4core6option15Option$LT$T$GT$6expect17hde98f34fe52b329cE+0x28>
 80069de:	e7ff      	b.n	80069e0 <_ZN4core6option15Option$LT$T$GT$6expect17hde98f34fe52b329cE+0x1e>
 80069e0:	9a05      	ldr	r2, [sp, #20]
 80069e2:	9901      	ldr	r1, [sp, #4]
 80069e4:	9802      	ldr	r0, [sp, #8]
 80069e6:	f000 fa88 	bl	8006efa <_ZN4core6option13expect_failed17hb8cbd1cd2662a847E>
 80069ea:	9903      	ldr	r1, [sp, #12]
 80069ec:	9804      	ldr	r0, [sp, #16]
 80069ee:	e891 501c 	ldmia.w	r1, {r2, r3, r4, ip, lr}
 80069f2:	e880 501c 	stmia.w	r0, {r2, r3, r4, ip, lr}
 80069f6:	b008      	add	sp, #32
 80069f8:	bdd0      	pop	{r4, r6, r7, pc}

080069fa <_ZN4core6option15Option$LT$T$GT$7is_none17h329ab73e0028d3f5E>:
 80069fa:	b082      	sub	sp, #8
 80069fc:	9001      	str	r0, [sp, #4]
 80069fe:	6800      	ldr	r0, [r0, #0]
 8006a00:	2801      	cmp	r0, #1
 8006a02:	d104      	bne.n	8006a0e <_ZN4core6option15Option$LT$T$GT$7is_none17h329ab73e0028d3f5E+0x14>
 8006a04:	e7ff      	b.n	8006a06 <_ZN4core6option15Option$LT$T$GT$7is_none17h329ab73e0028d3f5E+0xc>
 8006a06:	2001      	movs	r0, #1
 8006a08:	f88d 0003 	strb.w	r0, [sp, #3]
 8006a0c:	e003      	b.n	8006a16 <_ZN4core6option15Option$LT$T$GT$7is_none17h329ab73e0028d3f5E+0x1c>
 8006a0e:	2000      	movs	r0, #0
 8006a10:	f88d 0003 	strb.w	r0, [sp, #3]
 8006a14:	e7ff      	b.n	8006a16 <_ZN4core6option15Option$LT$T$GT$7is_none17h329ab73e0028d3f5E+0x1c>
 8006a16:	f89d 1003 	ldrb.w	r1, [sp, #3]
 8006a1a:	2001      	movs	r0, #1
 8006a1c:	4388      	bics	r0, r1
 8006a1e:	b002      	add	sp, #8
 8006a20:	4770      	bx	lr

08006a22 <_ZN4core6option15Option$LT$T$GT$7is_some17hddefbe0b07295f1aE>:
 8006a22:	b082      	sub	sp, #8
 8006a24:	9001      	str	r0, [sp, #4]
 8006a26:	6800      	ldr	r0, [r0, #0]
 8006a28:	2801      	cmp	r0, #1
 8006a2a:	d104      	bne.n	8006a36 <_ZN4core6option15Option$LT$T$GT$7is_some17hddefbe0b07295f1aE+0x14>
 8006a2c:	e7ff      	b.n	8006a2e <_ZN4core6option15Option$LT$T$GT$7is_some17hddefbe0b07295f1aE+0xc>
 8006a2e:	2001      	movs	r0, #1
 8006a30:	f88d 0003 	strb.w	r0, [sp, #3]
 8006a34:	e003      	b.n	8006a3e <_ZN4core6option15Option$LT$T$GT$7is_some17hddefbe0b07295f1aE+0x1c>
 8006a36:	2000      	movs	r0, #0
 8006a38:	f88d 0003 	strb.w	r0, [sp, #3]
 8006a3c:	e7ff      	b.n	8006a3e <_ZN4core6option15Option$LT$T$GT$7is_some17hddefbe0b07295f1aE+0x1c>
 8006a3e:	f89d 0003 	ldrb.w	r0, [sp, #3]
 8006a42:	f000 0001 	and.w	r0, r0, #1
 8006a46:	b002      	add	sp, #8
 8006a48:	4770      	bx	lr

08006a4a <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h0dc825aa4674f653E>:
 8006a4a:	b086      	sub	sp, #24
 8006a4c:	9200      	str	r2, [sp, #0]
 8006a4e:	9001      	str	r0, [sp, #4]
 8006a50:	9102      	str	r1, [sp, #8]
 8006a52:	9204      	str	r2, [sp, #16]
 8006a54:	9801      	ldr	r0, [sp, #4]
 8006a56:	b918      	cbnz	r0, 8006a60 <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h0dc825aa4674f653E+0x16>
 8006a58:	e7ff      	b.n	8006a5a <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h0dc825aa4674f653E+0x10>
 8006a5a:	9800      	ldr	r0, [sp, #0]
 8006a5c:	9003      	str	r0, [sp, #12]
 8006a5e:	e003      	b.n	8006a68 <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h0dc825aa4674f653E+0x1e>
 8006a60:	9802      	ldr	r0, [sp, #8]
 8006a62:	9005      	str	r0, [sp, #20]
 8006a64:	9003      	str	r0, [sp, #12]
 8006a66:	e7ff      	b.n	8006a68 <_ZN4core6option15Option$LT$T$GT$9unwrap_or17h0dc825aa4674f653E+0x1e>
 8006a68:	9803      	ldr	r0, [sp, #12]
 8006a6a:	b006      	add	sp, #24
 8006a6c:	4770      	bx	lr

08006a6e <_ZN60_$LT$u32$u20$as$u20$core..ops..arith..Div$LT$$RF$u32$GT$$GT$3div17h0884ee93647f28bcE>:
 8006a6e:	b580      	push	{r7, lr}
 8006a70:	466f      	mov	r7, sp
 8006a72:	b086      	sub	sp, #24
 8006a74:	9200      	str	r2, [sp, #0]
 8006a76:	9001      	str	r0, [sp, #4]
 8006a78:	9003      	str	r0, [sp, #12]
 8006a7a:	9104      	str	r1, [sp, #16]
 8006a7c:	6808      	ldr	r0, [r1, #0]
 8006a7e:	9002      	str	r0, [sp, #8]
 8006a80:	9005      	str	r0, [sp, #20]
 8006a82:	b130      	cbz	r0, 8006a92 <_ZN60_$LT$u32$u20$as$u20$core..ops..arith..Div$LT$$RF$u32$GT$$GT$3div17h0884ee93647f28bcE+0x24>
 8006a84:	e7ff      	b.n	8006a86 <_ZN60_$LT$u32$u20$as$u20$core..ops..arith..Div$LT$$RF$u32$GT$$GT$3div17h0884ee93647f28bcE+0x18>
 8006a86:	9801      	ldr	r0, [sp, #4]
 8006a88:	9902      	ldr	r1, [sp, #8]
 8006a8a:	fbb0 f0f1 	udiv	r0, r0, r1
 8006a8e:	b006      	add	sp, #24
 8006a90:	bd80      	pop	{r7, pc}
 8006a92:	9800      	ldr	r0, [sp, #0]
 8006a94:	f001 fb29 	bl	80080ea <_ZN4core9panicking11panic_const23panic_const_div_by_zero17h8da6a53e5835dd9aE>

08006a98 <_ZN60_$LT$u32$u20$as$u20$core..ops..arith..Mul$LT$$RF$u32$GT$$GT$3mul17hc8c6637bf1715487E>:
 8006a98:	b580      	push	{r7, lr}
 8006a9a:	466f      	mov	r7, sp
 8006a9c:	b086      	sub	sp, #24
 8006a9e:	9201      	str	r2, [sp, #4]
 8006aa0:	9003      	str	r0, [sp, #12]
 8006aa2:	9104      	str	r1, [sp, #16]
 8006aa4:	6809      	ldr	r1, [r1, #0]
 8006aa6:	9105      	str	r1, [sp, #20]
 8006aa8:	fba0 1001 	umull	r1, r0, r0, r1
 8006aac:	9102      	str	r1, [sp, #8]
 8006aae:	b918      	cbnz	r0, 8006ab8 <_ZN60_$LT$u32$u20$as$u20$core..ops..arith..Mul$LT$$RF$u32$GT$$GT$3mul17hc8c6637bf1715487E+0x20>
 8006ab0:	e7ff      	b.n	8006ab2 <_ZN60_$LT$u32$u20$as$u20$core..ops..arith..Mul$LT$$RF$u32$GT$$GT$3mul17hc8c6637bf1715487E+0x1a>
 8006ab2:	9802      	ldr	r0, [sp, #8]
 8006ab4:	b006      	add	sp, #24
 8006ab6:	bd80      	pop	{r7, pc}
 8006ab8:	9801      	ldr	r0, [sp, #4]
 8006aba:	f001 fadd 	bl	8008078 <_ZN4core9panicking11panic_const24panic_const_mul_overflow17hd3d29f8f054ee19bE>

08006abe <_ZN70_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17h324e333d93775e6cE>:
 8006abe:	b580      	push	{r7, lr}
 8006ac0:	466f      	mov	r7, sp
 8006ac2:	b088      	sub	sp, #32
 8006ac4:	9101      	str	r1, [sp, #4]
 8006ac6:	9002      	str	r0, [sp, #8]
 8006ac8:	9004      	str	r0, [sp, #16]
 8006aca:	9105      	str	r1, [sp, #20]
 8006acc:	6800      	ldr	r0, [r0, #0]
 8006ace:	b920      	cbnz	r0, 8006ada <_ZN70_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17h324e333d93775e6cE+0x1c>
 8006ad0:	e7ff      	b.n	8006ad2 <_ZN70_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17h324e333d93775e6cE+0x14>
 8006ad2:	9801      	ldr	r0, [sp, #4]
 8006ad4:	6800      	ldr	r0, [r0, #0]
 8006ad6:	b120      	cbz	r0, 8006ae2 <_ZN70_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17h324e333d93775e6cE+0x24>
 8006ad8:	e007      	b.n	8006aea <_ZN70_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17h324e333d93775e6cE+0x2c>
 8006ada:	9801      	ldr	r0, [sp, #4]
 8006adc:	6800      	ldr	r0, [r0, #0]
 8006ade:	b170      	cbz	r0, 8006afe <_ZN70_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17h324e333d93775e6cE+0x40>
 8006ae0:	e011      	b.n	8006b06 <_ZN70_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17h324e333d93775e6cE+0x48>
 8006ae2:	2001      	movs	r0, #1
 8006ae4:	f807 0c11 	strb.w	r0, [r7, #-17]
 8006ae8:	e003      	b.n	8006af2 <_ZN70_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17h324e333d93775e6cE+0x34>
 8006aea:	2000      	movs	r0, #0
 8006aec:	f807 0c11 	strb.w	r0, [r7, #-17]
 8006af0:	e7ff      	b.n	8006af2 <_ZN70_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17h324e333d93775e6cE+0x34>
 8006af2:	f817 0c11 	ldrb.w	r0, [r7, #-17]
 8006af6:	f000 0001 	and.w	r0, r0, #1
 8006afa:	b008      	add	sp, #32
 8006afc:	bd80      	pop	{r7, pc}
 8006afe:	2000      	movs	r0, #0
 8006b00:	f807 0c11 	strb.w	r0, [r7, #-17]
 8006b04:	e7f5      	b.n	8006af2 <_ZN70_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17h324e333d93775e6cE+0x34>
 8006b06:	9901      	ldr	r1, [sp, #4]
 8006b08:	9802      	ldr	r0, [sp, #8]
 8006b0a:	3004      	adds	r0, #4
 8006b0c:	9006      	str	r0, [sp, #24]
 8006b0e:	3104      	adds	r1, #4
 8006b10:	9107      	str	r1, [sp, #28]
 8006b12:	f7ff fb93 	bl	800623c <_ZN4core3cmp5impls54_$LT$impl$u20$core..cmp..PartialEq$u20$for$u20$u32$GT$2eq17hf24a696c4b0cb411E>
 8006b16:	f807 0c11 	strb.w	r0, [r7, #-17]
 8006b1a:	e7ea      	b.n	8006af2 <_ZN70_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..cmp..PartialEq$GT$2eq17h324e333d93775e6cE+0x34>

08006b1c <_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h85ae0ef4b348e905E>:
 8006b1c:	b086      	sub	sp, #24
 8006b1e:	9100      	str	r1, [sp, #0]
 8006b20:	9001      	str	r0, [sp, #4]
 8006b22:	6808      	ldr	r0, [r1, #0]
 8006b24:	b920      	cbnz	r0, 8006b30 <_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h85ae0ef4b348e905E+0x14>
 8006b26:	e7ff      	b.n	8006b28 <_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h85ae0ef4b348e905E+0xc>
 8006b28:	9901      	ldr	r1, [sp, #4]
 8006b2a:	2001      	movs	r0, #1
 8006b2c:	6008      	str	r0, [r1, #0]
 8006b2e:	e01c      	b.n	8006b6a <_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h85ae0ef4b348e905E+0x4e>
 8006b30:	9901      	ldr	r1, [sp, #4]
 8006b32:	f8dd c000 	ldr.w	ip, [sp]
 8006b36:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8006b3a:	f8dc 2008 	ldr.w	r2, [ip, #8]
 8006b3e:	f8dc 300c 	ldr.w	r3, [ip, #12]
 8006b42:	f8dc c010 	ldr.w	ip, [ip, #16]
 8006b46:	f8cd c014 	str.w	ip, [sp, #20]
 8006b4a:	9304      	str	r3, [sp, #16]
 8006b4c:	9203      	str	r2, [sp, #12]
 8006b4e:	9002      	str	r0, [sp, #8]
 8006b50:	9802      	ldr	r0, [sp, #8]
 8006b52:	9a03      	ldr	r2, [sp, #12]
 8006b54:	9b04      	ldr	r3, [sp, #16]
 8006b56:	f8dd c014 	ldr.w	ip, [sp, #20]
 8006b5a:	f8c1 c010 	str.w	ip, [r1, #16]
 8006b5e:	60cb      	str	r3, [r1, #12]
 8006b60:	608a      	str	r2, [r1, #8]
 8006b62:	6048      	str	r0, [r1, #4]
 8006b64:	2000      	movs	r0, #0
 8006b66:	6008      	str	r0, [r1, #0]
 8006b68:	e7ff      	b.n	8006b6a <_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h85ae0ef4b348e905E+0x4e>
 8006b6a:	b006      	add	sp, #24
 8006b6c:	4770      	bx	lr

08006b6e <_ZN15stm32f4_staging9stm32f40110ADC_COMMON5steal17he050bfed3632aeefE>:
 8006b6e:	4770      	bx	lr

08006b70 <_ZN15stm32f4_staging9stm32f4014ADC15steal17hdd6a956d686d901fE>:
 8006b70:	4770      	bx	lr

08006b72 <_ZN15stm32f4_staging9stm32f4013CRC5steal17hdee6ce974f372ddaE>:
 8006b72:	4770      	bx	lr

08006b74 <_ZN15stm32f4_staging9stm32f4016DBGMCU5steal17hc875b0da18802d03E>:
 8006b74:	4770      	bx	lr

08006b76 <_ZN15stm32f4_staging9stm32f4014EXTI5steal17hedf6ec20ce0e319fE>:
 8006b76:	4770      	bx	lr

08006b78 <_ZN15stm32f4_staging9stm32f4015FLASH5steal17h08bdfcff1b7cddc1E>:
 8006b78:	4770      	bx	lr

08006b7a <_ZN15stm32f4_staging9stm32f4014IWDG5steal17h6814269bacba7b4cE>:
 8006b7a:	4770      	bx	lr

08006b7c <_ZN15stm32f4_staging9stm32f40113OTG_FS_DEVICE5steal17hcf0b8355083a8188E>:
 8006b7c:	4770      	bx	lr

08006b7e <_ZN15stm32f4_staging9stm32f40113OTG_FS_GLOBAL5steal17h2b15aafa6c356de8E>:
 8006b7e:	4770      	bx	lr

08006b80 <_ZN15stm32f4_staging9stm32f40111OTG_FS_HOST5steal17hfc25711ebd284654E>:
 8006b80:	4770      	bx	lr

08006b82 <_ZN15stm32f4_staging9stm32f40113OTG_FS_PWRCLK5steal17hd9999057f35ea13bE>:
 8006b82:	4770      	bx	lr

08006b84 <_ZN15stm32f4_staging9stm32f4013PWR5steal17hcd3794da3796076aE>:
 8006b84:	4770      	bx	lr

08006b86 <_ZN15stm32f4_staging9stm32f4013RCC5steal17h9eb49d1f1566b59cE>:
 8006b86:	4770      	bx	lr

08006b88 <_ZN15stm32f4_staging9stm32f4013RTC5steal17h9c179be27bc4122dE>:
 8006b88:	4770      	bx	lr

08006b8a <_ZN15stm32f4_staging9stm32f4014SDIO5steal17hcb9cd086b0d44222E>:
 8006b8a:	4770      	bx	lr

08006b8c <_ZN15stm32f4_staging9stm32f4016SYSCFG5steal17hc5518a93beeda483E>:
 8006b8c:	4770      	bx	lr

08006b8e <_ZN15stm32f4_staging9stm32f4014TIM15steal17hc0e6d54ac85ea440E>:
 8006b8e:	4770      	bx	lr

08006b90 <_ZN15stm32f4_staging9stm32f4015TIM105steal17h9e235e86d7e6f2c9E>:
 8006b90:	4770      	bx	lr

08006b92 <_ZN15stm32f4_staging9stm32f4015TIM115steal17hd1a6f6c249f1784dE>:
 8006b92:	4770      	bx	lr

08006b94 <_ZN15stm32f4_staging9stm32f4014TIM25steal17hb0efcfbb0e845d85E>:
 8006b94:	4770      	bx	lr

08006b96 <_ZN15stm32f4_staging9stm32f4014TIM35steal17hda847f892699c7d5E>:
 8006b96:	4770      	bx	lr

08006b98 <_ZN15stm32f4_staging9stm32f4014TIM45steal17h6abe7f1004fc770dE>:
 8006b98:	4770      	bx	lr

08006b9a <_ZN15stm32f4_staging9stm32f4014TIM55steal17h995d9825f6bc9041E>:
 8006b9a:	4770      	bx	lr

08006b9c <_ZN15stm32f4_staging9stm32f4014TIM95steal17h0e24ba8f6343a57aE>:
 8006b9c:	4770      	bx	lr

08006b9e <_ZN15stm32f4_staging9stm32f4016USART15steal17h63d92809a694af34E>:
 8006b9e:	4770      	bx	lr

08006ba0 <_ZN15stm32f4_staging9stm32f4016USART25steal17hccb1595f8b98b780E>:
 8006ba0:	4770      	bx	lr

08006ba2 <_ZN15stm32f4_staging9stm32f4016USART65steal17hcf46c961cfce0ce3E>:
 8006ba2:	4770      	bx	lr

08006ba4 <_ZN15stm32f4_staging9stm32f4014WWDG5steal17h38b14568afdf8043E>:
 8006ba4:	4770      	bx	lr

08006ba6 <_ZN15stm32f4_staging9stm32f4014DMA25steal17h63eedf0122ed4b90E>:
 8006ba6:	4770      	bx	lr

08006ba8 <_ZN15stm32f4_staging9stm32f4014DMA15steal17he84ebe92abfb6099E>:
 8006ba8:	4770      	bx	lr

08006baa <_ZN15stm32f4_staging9stm32f4015GPIOH5steal17h97e77825bdb7a42cE>:
 8006baa:	4770      	bx	lr

08006bac <_ZN15stm32f4_staging9stm32f4015GPIOE5steal17h2a2c988d22be001dE>:
 8006bac:	4770      	bx	lr

08006bae <_ZN15stm32f4_staging9stm32f4015GPIOD5steal17hc3980ce48245ee22E>:
 8006bae:	4770      	bx	lr

08006bb0 <_ZN15stm32f4_staging9stm32f4015GPIOC5steal17h2db796611ab48657E>:
 8006bb0:	4770      	bx	lr

08006bb2 <_ZN15stm32f4_staging9stm32f4015GPIOB5steal17h4ac73418de7d7bd8E>:
 8006bb2:	4770      	bx	lr

08006bb4 <_ZN15stm32f4_staging9stm32f4015GPIOA5steal17h41c3fc8cbe5b35c1E>:
 8006bb4:	4770      	bx	lr

08006bb6 <_ZN15stm32f4_staging9stm32f4014I2C15steal17h96f5dfaf76d63a9bE>:
 8006bb6:	4770      	bx	lr

08006bb8 <_ZN15stm32f4_staging9stm32f4014I2C35steal17he44bd06c960fbf6fE>:
 8006bb8:	4770      	bx	lr

08006bba <_ZN15stm32f4_staging9stm32f4014I2C25steal17h93c83780145c7319E>:
 8006bba:	4770      	bx	lr

08006bbc <_ZN15stm32f4_staging9stm32f4014SPI15steal17hf69c817f8cfee129E>:
 8006bbc:	4770      	bx	lr

08006bbe <_ZN15stm32f4_staging9stm32f4017I2S2EXT5steal17he493b02ce5a9c7d6E>:
 8006bbe:	4770      	bx	lr

08006bc0 <_ZN15stm32f4_staging9stm32f4017I2S3EXT5steal17h6eec6c3f73ddce28E>:
 8006bc0:	4770      	bx	lr

08006bc2 <_ZN15stm32f4_staging9stm32f4014SPI25steal17h792dec8d7619adc7E>:
 8006bc2:	4770      	bx	lr

08006bc4 <_ZN15stm32f4_staging9stm32f4014SPI35steal17hcb33427dbefae5f5E>:
 8006bc4:	4770      	bx	lr

08006bc6 <_ZN15stm32f4_staging9stm32f4014SPI45steal17h580608a1f8c4a79aE>:
 8006bc6:	4770      	bx	lr

08006bc8 <_ZN15stm32f4_staging9stm32f4013FPU5steal17hd4da4f6add90041bE>:
 8006bc8:	4770      	bx	lr

08006bca <_ZN15stm32f4_staging9stm32f4013STK5steal17hf6f221075550dc97E>:
 8006bca:	4770      	bx	lr

08006bcc <_ZN15stm32f4_staging9stm32f4019NVIC_STIR5steal17h740026287dc295c9E>:
 8006bcc:	4770      	bx	lr

08006bce <_ZN15stm32f4_staging9stm32f4019FPU_CPACR5steal17h8a3fe68c5d35fe1fE>:
 8006bce:	4770      	bx	lr

08006bd0 <_ZN15stm32f4_staging9stm32f4019SCB_ACTRL5steal17h887eb6ffe74eb919E>:
 8006bd0:	4770      	bx	lr

08006bd2 <rust_begin_unwind>:
 8006bd2:	b081      	sub	sp, #4
 8006bd4:	9000      	str	r0, [sp, #0]
 8006bd6:	e7ff      	b.n	8006bd8 <rust_begin_unwind+0x6>
 8006bd8:	e7fe      	b.n	8006bd8 <rust_begin_unwind+0x6>

08006bda <DefaultHandler_>:
 8006bda:	e7ff      	b.n	8006bdc <DefaultHandler_+0x2>
 8006bdc:	e7fe      	b.n	8006bdc <DefaultHandler_+0x2>

08006bde <DefaultPreInit>:
 8006bde:	4770      	bx	lr

08006be0 <_ZN4core3ptr13read_volatile17hee64c5a39ad146b0E>:
 8006be0:	b580      	push	{r7, lr}
 8006be2:	466f      	mov	r7, sp
 8006be4:	b084      	sub	sp, #16
 8006be6:	9001      	str	r0, [sp, #4]
 8006be8:	9002      	str	r0, [sp, #8]
 8006bea:	e7ff      	b.n	8006bec <_ZN4core3ptr13read_volatile17hee64c5a39ad146b0E+0xc>
 8006bec:	9801      	ldr	r0, [sp, #4]
 8006bee:	2104      	movs	r1, #4
 8006bf0:	2200      	movs	r2, #0
 8006bf2:	f000 f807 	bl	8006c04 <_ZN4core3ptr13read_volatile18precondition_check17hb6593d7b76b74da0E>
 8006bf6:	e7ff      	b.n	8006bf8 <_ZN4core3ptr13read_volatile17hee64c5a39ad146b0E+0x18>
 8006bf8:	9801      	ldr	r0, [sp, #4]
 8006bfa:	6800      	ldr	r0, [r0, #0]
 8006bfc:	9003      	str	r0, [sp, #12]
 8006bfe:	9803      	ldr	r0, [sp, #12]
 8006c00:	b004      	add	sp, #16
 8006c02:	bd80      	pop	{r7, pc}

08006c04 <_ZN4core3ptr13read_volatile18precondition_check17hb6593d7b76b74da0E>:
 8006c04:	b580      	push	{r7, lr}
 8006c06:	466f      	mov	r7, sp
 8006c08:	b090      	sub	sp, #64	; 0x40
 8006c0a:	9101      	str	r1, [sp, #4]
 8006c0c:	9002      	str	r0, [sp, #8]
 8006c0e:	4613      	mov	r3, r2
 8006c10:	9303      	str	r3, [sp, #12]
 8006c12:	900a      	str	r0, [sp, #40]	; 0x28
 8006c14:	910b      	str	r1, [sp, #44]	; 0x2c
 8006c16:	f807 2c0d 	strb.w	r2, [r7, #-13]
 8006c1a:	f249 10e0 	movw	r0, #37344	; 0x91e0
 8006c1e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8006c22:	900d      	str	r0, [sp, #52]	; 0x34
 8006c24:	f04f 3055 	mov.w	r0, #1431655765	; 0x55555555
 8006c28:	ea00 0051 	and.w	r0, r0, r1, lsr #1
 8006c2c:	1a08      	subs	r0, r1, r0
 8006c2e:	f04f 3133 	mov.w	r1, #858993459	; 0x33333333
 8006c32:	ea01 0190 	and.w	r1, r1, r0, lsr #2
 8006c36:	f020 30cc 	bic.w	r0, r0, #3435973836	; 0xcccccccc
 8006c3a:	4408      	add	r0, r1
 8006c3c:	eb00 1010 	add.w	r0, r0, r0, lsr #4
 8006c40:	f020 30f0 	bic.w	r0, r0, #4042322160	; 0xf0f0f0f0
 8006c44:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 8006c48:	4348      	muls	r0, r1
 8006c4a:	0e00      	lsrs	r0, r0, #24
 8006c4c:	900e      	str	r0, [sp, #56]	; 0x38
 8006c4e:	980e      	ldr	r0, [sp, #56]	; 0x38
 8006c50:	2801      	cmp	r0, #1
 8006c52:	d108      	bne.n	8006c66 <_ZN4core3ptr13read_volatile18precondition_check17hb6593d7b76b74da0E+0x62>
 8006c54:	e7ff      	b.n	8006c56 <_ZN4core3ptr13read_volatile18precondition_check17hb6593d7b76b74da0E+0x52>
 8006c56:	9802      	ldr	r0, [sp, #8]
 8006c58:	9901      	ldr	r1, [sp, #4]
 8006c5a:	4602      	mov	r2, r0
 8006c5c:	9200      	str	r2, [sp, #0]
 8006c5e:	3901      	subs	r1, #1
 8006c60:	4208      	tst	r0, r1
 8006c62:	d01a      	beq.n	8006c9a <_ZN4core3ptr13read_volatile18precondition_check17hb6593d7b76b74da0E+0x96>
 8006c64:	e01d      	b.n	8006ca2 <_ZN4core3ptr13read_volatile18precondition_check17hb6593d7b76b74da0E+0x9e>
 8006c66:	f249 10e0 	movw	r0, #37344	; 0x91e0
 8006c6a:	f6c0 0000 	movt	r0, #2048	; 0x800
 8006c6e:	9004      	str	r0, [sp, #16]
 8006c70:	2001      	movs	r0, #1
 8006c72:	9005      	str	r0, [sp, #20]
 8006c74:	f249 0078 	movw	r0, #36984	; 0x9078
 8006c78:	f6c0 0000 	movt	r0, #2048	; 0x800
 8006c7c:	6801      	ldr	r1, [r0, #0]
 8006c7e:	6840      	ldr	r0, [r0, #4]
 8006c80:	9108      	str	r1, [sp, #32]
 8006c82:	9009      	str	r0, [sp, #36]	; 0x24
 8006c84:	2004      	movs	r0, #4
 8006c86:	9006      	str	r0, [sp, #24]
 8006c88:	2000      	movs	r0, #0
 8006c8a:	9007      	str	r0, [sp, #28]
 8006c8c:	f249 21d0 	movw	r1, #37584	; 0x92d0
 8006c90:	f6c0 0100 	movt	r1, #2048	; 0x800
 8006c94:	a804      	add	r0, sp, #16
 8006c96:	f000 f94c 	bl	8006f32 <_ZN4core9panicking9panic_fmt17h9bd7242b2f9f3cdaE>
 8006c9a:	9803      	ldr	r0, [sp, #12]
 8006c9c:	07c0      	lsls	r0, r0, #31
 8006c9e:	b930      	cbnz	r0, 8006cae <_ZN4core3ptr13read_volatile18precondition_check17hb6593d7b76b74da0E+0xaa>
 8006ca0:	e000      	b.n	8006ca4 <_ZN4core3ptr13read_volatile18precondition_check17hb6593d7b76b74da0E+0xa0>
 8006ca2:	e005      	b.n	8006cb0 <_ZN4core3ptr13read_volatile18precondition_check17hb6593d7b76b74da0E+0xac>
 8006ca4:	9800      	ldr	r0, [sp, #0]
 8006ca6:	9902      	ldr	r1, [sp, #8]
 8006ca8:	910f      	str	r1, [sp, #60]	; 0x3c
 8006caa:	b940      	cbnz	r0, 8006cbe <_ZN4core3ptr13read_volatile18precondition_check17hb6593d7b76b74da0E+0xba>
 8006cac:	e000      	b.n	8006cb0 <_ZN4core3ptr13read_volatile18precondition_check17hb6593d7b76b74da0E+0xac>
 8006cae:	e006      	b.n	8006cbe <_ZN4core3ptr13read_volatile18precondition_check17hb6593d7b76b74da0E+0xba>
 8006cb0:	f249 10e8 	movw	r0, #37352	; 0x91e8
 8006cb4:	f6c0 0000 	movt	r0, #2048	; 0x800
 8006cb8:	216e      	movs	r1, #110	; 0x6e
 8006cba:	f000 f96c 	bl	8006f96 <_ZN4core9panicking14panic_nounwind17ha7168a7a4498f4fbE>
 8006cbe:	b010      	add	sp, #64	; 0x40
 8006cc0:	bd80      	pop	{r7, pc}

08006cc2 <_ZN4core3ptr14write_volatile17hc6769b4b417bf8b9E>:
 8006cc2:	b580      	push	{r7, lr}
 8006cc4:	466f      	mov	r7, sp
 8006cc6:	b084      	sub	sp, #16
 8006cc8:	9100      	str	r1, [sp, #0]
 8006cca:	9001      	str	r0, [sp, #4]
 8006ccc:	9002      	str	r0, [sp, #8]
 8006cce:	9103      	str	r1, [sp, #12]
 8006cd0:	e7ff      	b.n	8006cd2 <_ZN4core3ptr14write_volatile17hc6769b4b417bf8b9E+0x10>
 8006cd2:	9801      	ldr	r0, [sp, #4]
 8006cd4:	2104      	movs	r1, #4
 8006cd6:	2200      	movs	r2, #0
 8006cd8:	f000 f806 	bl	8006ce8 <_ZN4core3ptr14write_volatile18precondition_check17h59a19ad1aed191f8E>
 8006cdc:	e7ff      	b.n	8006cde <_ZN4core3ptr14write_volatile17hc6769b4b417bf8b9E+0x1c>
 8006cde:	9800      	ldr	r0, [sp, #0]
 8006ce0:	9901      	ldr	r1, [sp, #4]
 8006ce2:	6008      	str	r0, [r1, #0]
 8006ce4:	b004      	add	sp, #16
 8006ce6:	bd80      	pop	{r7, pc}

08006ce8 <_ZN4core3ptr14write_volatile18precondition_check17h59a19ad1aed191f8E>:
 8006ce8:	b580      	push	{r7, lr}
 8006cea:	466f      	mov	r7, sp
 8006cec:	b092      	sub	sp, #72	; 0x48
 8006cee:	9102      	str	r1, [sp, #8]
 8006cf0:	9003      	str	r0, [sp, #12]
 8006cf2:	4613      	mov	r3, r2
 8006cf4:	9304      	str	r3, [sp, #16]
 8006cf6:	900b      	str	r0, [sp, #44]	; 0x2c
 8006cf8:	910c      	str	r1, [sp, #48]	; 0x30
 8006cfa:	f807 2c11 	strb.w	r2, [r7, #-17]
 8006cfe:	f249 12e0 	movw	r2, #37344	; 0x91e0
 8006d02:	f6c0 0200 	movt	r2, #2048	; 0x800
 8006d06:	920e      	str	r2, [sp, #56]	; 0x38
 8006d08:	900f      	str	r0, [sp, #60]	; 0x3c
 8006d0a:	f04f 3055 	mov.w	r0, #1431655765	; 0x55555555
 8006d0e:	ea00 0051 	and.w	r0, r0, r1, lsr #1
 8006d12:	1a08      	subs	r0, r1, r0
 8006d14:	f04f 3133 	mov.w	r1, #858993459	; 0x33333333
 8006d18:	ea01 0190 	and.w	r1, r1, r0, lsr #2
 8006d1c:	f020 30cc 	bic.w	r0, r0, #3435973836	; 0xcccccccc
 8006d20:	4408      	add	r0, r1
 8006d22:	eb00 1010 	add.w	r0, r0, r0, lsr #4
 8006d26:	f020 30f0 	bic.w	r0, r0, #4042322160	; 0xf0f0f0f0
 8006d2a:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
 8006d2e:	4348      	muls	r0, r1
 8006d30:	0e00      	lsrs	r0, r0, #24
 8006d32:	9010      	str	r0, [sp, #64]	; 0x40
 8006d34:	9810      	ldr	r0, [sp, #64]	; 0x40
 8006d36:	2801      	cmp	r0, #1
 8006d38:	d108      	bne.n	8006d4c <_ZN4core3ptr14write_volatile18precondition_check17h59a19ad1aed191f8E+0x64>
 8006d3a:	e7ff      	b.n	8006d3c <_ZN4core3ptr14write_volatile18precondition_check17h59a19ad1aed191f8E+0x54>
 8006d3c:	9803      	ldr	r0, [sp, #12]
 8006d3e:	9902      	ldr	r1, [sp, #8]
 8006d40:	4602      	mov	r2, r0
 8006d42:	9201      	str	r2, [sp, #4]
 8006d44:	3901      	subs	r1, #1
 8006d46:	4208      	tst	r0, r1
 8006d48:	d01a      	beq.n	8006d80 <_ZN4core3ptr14write_volatile18precondition_check17h59a19ad1aed191f8E+0x98>
 8006d4a:	e01d      	b.n	8006d88 <_ZN4core3ptr14write_volatile18precondition_check17h59a19ad1aed191f8E+0xa0>
 8006d4c:	f249 10e0 	movw	r0, #37344	; 0x91e0
 8006d50:	f6c0 0000 	movt	r0, #2048	; 0x800
 8006d54:	9005      	str	r0, [sp, #20]
 8006d56:	2001      	movs	r0, #1
 8006d58:	9006      	str	r0, [sp, #24]
 8006d5a:	f249 0078 	movw	r0, #36984	; 0x9078
 8006d5e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8006d62:	6801      	ldr	r1, [r0, #0]
 8006d64:	6840      	ldr	r0, [r0, #4]
 8006d66:	9109      	str	r1, [sp, #36]	; 0x24
 8006d68:	900a      	str	r0, [sp, #40]	; 0x28
 8006d6a:	2004      	movs	r0, #4
 8006d6c:	9007      	str	r0, [sp, #28]
 8006d6e:	2000      	movs	r0, #0
 8006d70:	9008      	str	r0, [sp, #32]
 8006d72:	f249 21d0 	movw	r1, #37584	; 0x92d0
 8006d76:	f6c0 0100 	movt	r1, #2048	; 0x800
 8006d7a:	a805      	add	r0, sp, #20
 8006d7c:	f000 f8d9 	bl	8006f32 <_ZN4core9panicking9panic_fmt17h9bd7242b2f9f3cdaE>
 8006d80:	9804      	ldr	r0, [sp, #16]
 8006d82:	07c0      	lsls	r0, r0, #31
 8006d84:	b930      	cbnz	r0, 8006d94 <_ZN4core3ptr14write_volatile18precondition_check17h59a19ad1aed191f8E+0xac>
 8006d86:	e000      	b.n	8006d8a <_ZN4core3ptr14write_volatile18precondition_check17h59a19ad1aed191f8E+0xa2>
 8006d88:	e005      	b.n	8006d96 <_ZN4core3ptr14write_volatile18precondition_check17h59a19ad1aed191f8E+0xae>
 8006d8a:	9801      	ldr	r0, [sp, #4]
 8006d8c:	9903      	ldr	r1, [sp, #12]
 8006d8e:	9111      	str	r1, [sp, #68]	; 0x44
 8006d90:	b940      	cbnz	r0, 8006da4 <_ZN4core3ptr14write_volatile18precondition_check17h59a19ad1aed191f8E+0xbc>
 8006d92:	e000      	b.n	8006d96 <_ZN4core3ptr14write_volatile18precondition_check17h59a19ad1aed191f8E+0xae>
 8006d94:	e006      	b.n	8006da4 <_ZN4core3ptr14write_volatile18precondition_check17h59a19ad1aed191f8E+0xbc>
 8006d96:	f249 20e0 	movw	r0, #37600	; 0x92e0
 8006d9a:	f6c0 0000 	movt	r0, #2048	; 0x800
 8006d9e:	216f      	movs	r1, #111	; 0x6f
 8006da0:	f000 f8f9 	bl	8006f96 <_ZN4core9panicking14panic_nounwind17ha7168a7a4498f4fbE>
 8006da4:	b012      	add	sp, #72	; 0x48
 8006da6:	bd80      	pop	{r7, pc}

08006da8 <_ZN126_$LT$cortex_m..critical_section..single_core_critical_section..SingleCoreCriticalSection$u20$as$u20$critical_section..Impl$GT$7acquire17ha8da76da91e6f9e1E>:
 8006da8:	b580      	push	{r7, lr}
 8006daa:	466f      	mov	r7, sp
 8006dac:	b082      	sub	sp, #8
 8006dae:	f000 f82e 	bl	8006e0e <_ZN8cortex_m8register7primask4read17hdca9a50e7eb25bcfE>
 8006db2:	f000 f81e 	bl	8006df2 <_ZN8cortex_m8register7primask7Primask9is_active17hc231a4f22b270afdE>
 8006db6:	9000      	str	r0, [sp, #0]
 8006db8:	f807 0c01 	strb.w	r0, [r7, #-1]
 8006dbc:	f000 f80f 	bl	8006dde <_ZN8cortex_m9interrupt7disable17hd97b69f60f6a19f6E>
 8006dc0:	9800      	ldr	r0, [sp, #0]
 8006dc2:	b002      	add	sp, #8
 8006dc4:	bd80      	pop	{r7, pc}

08006dc6 <_ZN126_$LT$cortex_m..critical_section..single_core_critical_section..SingleCoreCriticalSection$u20$as$u20$critical_section..Impl$GT$7release17h392ccc7ddd610888E>:
 8006dc6:	b580      	push	{r7, lr}
 8006dc8:	466f      	mov	r7, sp
 8006dca:	b082      	sub	sp, #8
 8006dcc:	f807 0c01 	strb.w	r0, [r7, #-1]
 8006dd0:	b910      	cbnz	r0, 8006dd8 <_ZN126_$LT$cortex_m..critical_section..single_core_critical_section..SingleCoreCriticalSection$u20$as$u20$critical_section..Impl$GT$7release17h392ccc7ddd610888E+0x12>
 8006dd2:	e7ff      	b.n	8006dd4 <_ZN126_$LT$cortex_m..critical_section..single_core_critical_section..SingleCoreCriticalSection$u20$as$u20$critical_section..Impl$GT$7release17h392ccc7ddd610888E+0xe>
 8006dd4:	b002      	add	sp, #8
 8006dd6:	bd80      	pop	{r7, pc}
 8006dd8:	f000 f806 	bl	8006de8 <_ZN8cortex_m9interrupt6enable17h97e00e4a89a71899E>
 8006ddc:	e7fa      	b.n	8006dd4 <_ZN126_$LT$cortex_m..critical_section..single_core_critical_section..SingleCoreCriticalSection$u20$as$u20$critical_section..Impl$GT$7release17h392ccc7ddd610888E+0xe>

08006dde <_ZN8cortex_m9interrupt7disable17hd97b69f60f6a19f6E>:
 8006dde:	b580      	push	{r7, lr}
 8006de0:	466f      	mov	r7, sp
 8006de2:	f000 f84c 	bl	8006e7e <__cpsid>
 8006de6:	bd80      	pop	{r7, pc}

08006de8 <_ZN8cortex_m9interrupt6enable17h97e00e4a89a71899E>:
 8006de8:	b580      	push	{r7, lr}
 8006dea:	466f      	mov	r7, sp
 8006dec:	f000 f849 	bl	8006e82 <__cpsie>
 8006df0:	bd80      	pop	{r7, pc}

08006df2 <_ZN8cortex_m8register7primask7Primask9is_active17hc231a4f22b270afdE>:
 8006df2:	b580      	push	{r7, lr}
 8006df4:	466f      	mov	r7, sp
 8006df6:	b082      	sub	sp, #8
 8006df8:	f807 0c01 	strb.w	r0, [r7, #-1]
 8006dfc:	f249 314f 	movw	r1, #37711	; 0x934f
 8006e00:	f6c0 0100 	movt	r1, #2048	; 0x800
 8006e04:	1e78      	subs	r0, r7, #1
 8006e06:	f000 f829 	bl	8006e5c <_ZN77_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..cmp..PartialEq$GT$2eq17h964d5a2027a39aa9E>
 8006e0a:	b002      	add	sp, #8
 8006e0c:	bd80      	pop	{r7, pc}

08006e0e <_ZN8cortex_m8register7primask4read17hdca9a50e7eb25bcfE>:
 8006e0e:	b580      	push	{r7, lr}
 8006e10:	466f      	mov	r7, sp
 8006e12:	b082      	sub	sp, #8
 8006e14:	f000 f840 	bl	8006e98 <__primask_r>
 8006e18:	9001      	str	r0, [sp, #4]
 8006e1a:	f000 0001 	and.w	r0, r0, #1
 8006e1e:	2801      	cmp	r0, #1
 8006e20:	d004      	beq.n	8006e2c <_ZN8cortex_m8register7primask4read17hdca9a50e7eb25bcfE+0x1e>
 8006e22:	e7ff      	b.n	8006e24 <_ZN8cortex_m8register7primask4read17hdca9a50e7eb25bcfE+0x16>
 8006e24:	2000      	movs	r0, #0
 8006e26:	f807 0c05 	strb.w	r0, [r7, #-5]
 8006e2a:	e003      	b.n	8006e34 <_ZN8cortex_m8register7primask4read17hdca9a50e7eb25bcfE+0x26>
 8006e2c:	2001      	movs	r0, #1
 8006e2e:	f807 0c05 	strb.w	r0, [r7, #-5]
 8006e32:	e7ff      	b.n	8006e34 <_ZN8cortex_m8register7primask4read17hdca9a50e7eb25bcfE+0x26>
 8006e34:	f817 0c05 	ldrb.w	r0, [r7, #-5]
 8006e38:	f000 0001 	and.w	r0, r0, #1
 8006e3c:	b002      	add	sp, #8
 8006e3e:	bd80      	pop	{r7, pc}

08006e40 <_critical_section_1_0_acquire>:
 8006e40:	b580      	push	{r7, lr}
 8006e42:	466f      	mov	r7, sp
 8006e44:	f7ff ffb0 	bl	8006da8 <_ZN126_$LT$cortex_m..critical_section..single_core_critical_section..SingleCoreCriticalSection$u20$as$u20$critical_section..Impl$GT$7acquire17ha8da76da91e6f9e1E>
 8006e48:	bd80      	pop	{r7, pc}

08006e4a <_critical_section_1_0_release>:
 8006e4a:	b580      	push	{r7, lr}
 8006e4c:	466f      	mov	r7, sp
 8006e4e:	b082      	sub	sp, #8
 8006e50:	f807 0c01 	strb.w	r0, [r7, #-1]
 8006e54:	f7ff ffb7 	bl	8006dc6 <_ZN126_$LT$cortex_m..critical_section..single_core_critical_section..SingleCoreCriticalSection$u20$as$u20$critical_section..Impl$GT$7release17h392ccc7ddd610888E>
 8006e58:	b002      	add	sp, #8
 8006e5a:	bd80      	pop	{r7, pc}

08006e5c <_ZN77_$LT$cortex_m..register..primask..Primask$u20$as$u20$core..cmp..PartialEq$GT$2eq17h964d5a2027a39aa9E>:
 8006e5c:	b084      	sub	sp, #16
 8006e5e:	9000      	str	r0, [sp, #0]
 8006e60:	9101      	str	r1, [sp, #4]
 8006e62:	7800      	ldrb	r0, [r0, #0]
 8006e64:	f000 0001 	and.w	r0, r0, #1
 8006e68:	9002      	str	r0, [sp, #8]
 8006e6a:	7809      	ldrb	r1, [r1, #0]
 8006e6c:	f001 0101 	and.w	r1, r1, #1
 8006e70:	9103      	str	r1, [sp, #12]
 8006e72:	1a40      	subs	r0, r0, r1
 8006e74:	fab0 f080 	clz	r0, r0
 8006e78:	0940      	lsrs	r0, r0, #5
 8006e7a:	b004      	add	sp, #16
 8006e7c:	4770      	bx	lr

08006e7e <__cpsid>:
 8006e7e:	b672      	cpsid	i
 8006e80:	4770      	bx	lr

08006e82 <__cpsie>:
 8006e82:	b662      	cpsie	i
 8006e84:	4770      	bx	lr

08006e86 <__delay>:
 8006e86:	2101      	movs	r1, #1
 8006e88:	eb01 0050 	add.w	r0, r1, r0, lsr #1
 8006e8c:	3801      	subs	r0, #1
 8006e8e:	d1fd      	bne.n	8006e8c <__delay+0x6>
 8006e90:	4770      	bx	lr

08006e92 <__dsb>:
 8006e92:	f3bf 8f4f 	dsb	sy
 8006e96:	4770      	bx	lr

08006e98 <__primask_r>:
 8006e98:	f3ef 8010 	mrs	r0, PRIMASK
 8006e9c:	4770      	bx	lr

08006e9e <_ZN10bare_metal15CriticalSection3new17h9bd189bae3307d9fE>:
 8006e9e:	4770      	bx	lr

08006ea0 <_ZN63_$LT$core..cell..BorrowMutError$u20$as$u20$core..fmt..Debug$GT$3fmt17h80dc976152ce7d0eE>:
 8006ea0:	e9d1 0205 	ldrd	r0, r2, [r1, #20]
 8006ea4:	f249 4121 	movw	r1, #37921	; 0x9421
 8006ea8:	68d3      	ldr	r3, [r2, #12]
 8006eaa:	f6c0 0100 	movt	r1, #2048	; 0x800
 8006eae:	220e      	movs	r2, #14
 8006eb0:	4718      	bx	r3

08006eb2 <_ZN4core4cell22panic_already_borrowed17h8ed9a151d192a447E>:
 8006eb2:	b580      	push	{r7, lr}
 8006eb4:	466f      	mov	r7, sp
 8006eb6:	b08a      	sub	sp, #40	; 0x28
 8006eb8:	4601      	mov	r1, r0
 8006eba:	2000      	movs	r0, #0
 8006ebc:	9005      	str	r0, [sp, #20]
 8006ebe:	2001      	movs	r0, #1
 8006ec0:	9002      	str	r0, [sp, #8]
 8006ec2:	f249 4244 	movw	r2, #37956	; 0x9444
 8006ec6:	9004      	str	r0, [sp, #16]
 8006ec8:	a807      	add	r0, sp, #28
 8006eca:	9003      	str	r0, [sp, #12]
 8006ecc:	f646 60a1 	movw	r0, #28321	; 0x6ea1
 8006ed0:	f6c0 0000 	movt	r0, #2048	; 0x800
 8006ed4:	f6c0 0200 	movt	r2, #2048	; 0x800
 8006ed8:	9008      	str	r0, [sp, #32]
 8006eda:	1e78      	subs	r0, r7, #1
 8006edc:	9007      	str	r0, [sp, #28]
 8006ede:	a801      	add	r0, sp, #4
 8006ee0:	9201      	str	r2, [sp, #4]
 8006ee2:	f000 f826 	bl	8006f32 <_ZN4core9panicking9panic_fmt17h9bd7242b2f9f3cdaE>

08006ee6 <_ZN4core6option13unwrap_failed17he8f5396282508463E>:
 8006ee6:	b580      	push	{r7, lr}
 8006ee8:	466f      	mov	r7, sp
 8006eea:	4602      	mov	r2, r0
 8006eec:	f249 404c 	movw	r0, #37964	; 0x944c
 8006ef0:	f6c0 0000 	movt	r0, #2048	; 0x800
 8006ef4:	212b      	movs	r1, #43	; 0x2b
 8006ef6:	f000 f83b 	bl	8006f70 <_ZN4core9panicking5panic17h3d328557175627ceE>

08006efa <_ZN4core6option13expect_failed17hb8cbd1cd2662a847E>:
 8006efa:	b580      	push	{r7, lr}
 8006efc:	466f      	mov	r7, sp
 8006efe:	b08a      	sub	sp, #40	; 0x28
 8006f00:	e9cd 0100 	strd	r0, r1, [sp]
 8006f04:	2000      	movs	r0, #0
 8006f06:	9006      	str	r0, [sp, #24]
 8006f08:	2001      	movs	r0, #1
 8006f0a:	9003      	str	r0, [sp, #12]
 8006f0c:	f249 0170 	movw	r1, #36976	; 0x9070
 8006f10:	9005      	str	r0, [sp, #20]
 8006f12:	a808      	add	r0, sp, #32
 8006f14:	9004      	str	r0, [sp, #16]
 8006f16:	f248 2007 	movw	r0, #33287	; 0x8207
 8006f1a:	f6c0 0000 	movt	r0, #2048	; 0x800
 8006f1e:	f6c0 0100 	movt	r1, #2048	; 0x800
 8006f22:	9009      	str	r0, [sp, #36]	; 0x24
 8006f24:	4668      	mov	r0, sp
 8006f26:	9008      	str	r0, [sp, #32]
 8006f28:	a802      	add	r0, sp, #8
 8006f2a:	9102      	str	r1, [sp, #8]
 8006f2c:	4611      	mov	r1, r2
 8006f2e:	f000 f800 	bl	8006f32 <_ZN4core9panicking9panic_fmt17h9bd7242b2f9f3cdaE>

08006f32 <_ZN4core9panicking9panic_fmt17h9bd7242b2f9f3cdaE>:
 8006f32:	b580      	push	{r7, lr}
 8006f34:	466f      	mov	r7, sp
 8006f36:	b084      	sub	sp, #16
 8006f38:	e9cd 0101 	strd	r0, r1, [sp, #4]
 8006f3c:	a801      	add	r0, sp, #4
 8006f3e:	2201      	movs	r2, #1
 8006f40:	f8ad 200c 	strh.w	r2, [sp, #12]
 8006f44:	f7ff fe45 	bl	8006bd2 <rust_begin_unwind>

08006f48 <_ZN4core9panicking18panic_nounwind_fmt17h7659526d20701f50E>:
 8006f48:	b580      	push	{r7, lr}
 8006f4a:	466f      	mov	r7, sp
 8006f4c:	b08a      	sub	sp, #40	; 0x28
 8006f4e:	f10d 0c04 	add.w	ip, sp, #4
 8006f52:	e890 4370 	ldmia.w	r0, {r4, r5, r6, r8, r9, lr}
 8006f56:	2000      	movs	r0, #0
 8006f58:	4663      	mov	r3, ip
 8006f5a:	e883 4370 	stmia.w	r3, {r4, r5, r6, r8, r9, lr}
 8006f5e:	f88d 0024 	strb.w	r0, [sp, #36]	; 0x24
 8006f62:	a807      	add	r0, sp, #28
 8006f64:	f88d 1025 	strb.w	r1, [sp, #37]	; 0x25
 8006f68:	e9cd c207 	strd	ip, r2, [sp, #28]
 8006f6c:	f7ff fe31 	bl	8006bd2 <rust_begin_unwind>

08006f70 <_ZN4core9panicking5panic17h3d328557175627ceE>:
 8006f70:	b580      	push	{r7, lr}
 8006f72:	466f      	mov	r7, sp
 8006f74:	b088      	sub	sp, #32
 8006f76:	4694      	mov	ip, r2
 8006f78:	2201      	movs	r2, #1
 8006f7a:	9201      	str	r2, [sp, #4]
 8006f7c:	aa06      	add	r2, sp, #24
 8006f7e:	2300      	movs	r3, #0
 8006f80:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006f84:	9200      	str	r2, [sp, #0]
 8006f86:	2204      	movs	r2, #4
 8006f88:	4668      	mov	r0, sp
 8006f8a:	4661      	mov	r1, ip
 8006f8c:	9304      	str	r3, [sp, #16]
 8006f8e:	9303      	str	r3, [sp, #12]
 8006f90:	9202      	str	r2, [sp, #8]
 8006f92:	f7ff ffce 	bl	8006f32 <_ZN4core9panicking9panic_fmt17h9bd7242b2f9f3cdaE>

08006f96 <_ZN4core9panicking14panic_nounwind17ha7168a7a4498f4fbE>:
 8006f96:	b580      	push	{r7, lr}
 8006f98:	466f      	mov	r7, sp
 8006f9a:	b088      	sub	sp, #32
 8006f9c:	2200      	movs	r2, #0
 8006f9e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006fa2:	9204      	str	r2, [sp, #16]
 8006fa4:	2301      	movs	r3, #1
 8006fa6:	9203      	str	r2, [sp, #12]
 8006fa8:	2204      	movs	r2, #4
 8006faa:	9202      	str	r2, [sp, #8]
 8006fac:	f249 428c 	movw	r2, #38028	; 0x948c
 8006fb0:	f6c0 0200 	movt	r2, #2048	; 0x800
 8006fb4:	4668      	mov	r0, sp
 8006fb6:	2100      	movs	r1, #0
 8006fb8:	9301      	str	r3, [sp, #4]
 8006fba:	ab06      	add	r3, sp, #24
 8006fbc:	9300      	str	r3, [sp, #0]
 8006fbe:	f7ff ffc3 	bl	8006f48 <_ZN4core9panicking18panic_nounwind_fmt17h7659526d20701f50E>
 8006fc2:	d4d4      	bmi.n	8006f6e <_ZN4core9panicking18panic_nounwind_fmt17h7659526d20701f50E+0x26>

08006fc4 <_ZN4core9panicking18panic_bounds_check17h533996232d7df350E>:
 8006fc4:	b580      	push	{r7, lr}
 8006fc6:	466f      	mov	r7, sp
 8006fc8:	b08c      	sub	sp, #48	; 0x30
 8006fca:	e9cd 0100 	strd	r0, r1, [sp]
 8006fce:	2000      	movs	r0, #0
 8006fd0:	9006      	str	r0, [sp, #24]
 8006fd2:	2002      	movs	r0, #2
 8006fd4:	4908      	ldr	r1, [pc, #32]	; (8006ff8 <_ZN4core9panicking18panic_bounds_check17h533996232d7df350E+0x34>)
 8006fd6:	9102      	str	r1, [sp, #8]
 8006fd8:	4669      	mov	r1, sp
 8006fda:	9003      	str	r0, [sp, #12]
 8006fdc:	9005      	str	r0, [sp, #20]
 8006fde:	a808      	add	r0, sp, #32
 8006fe0:	9004      	str	r0, [sp, #16]
 8006fe2:	4806      	ldr	r0, [pc, #24]	; (8006ffc <_ZN4core9panicking18panic_bounds_check17h533996232d7df350E+0x38>)
 8006fe4:	e9cd 0109 	strd	r0, r1, [sp, #36]	; 0x24
 8006fe8:	4611      	mov	r1, r2
 8006fea:	900b      	str	r0, [sp, #44]	; 0x2c
 8006fec:	a801      	add	r0, sp, #4
 8006fee:	9008      	str	r0, [sp, #32]
 8006ff0:	a802      	add	r0, sp, #8
 8006ff2:	f7ff ff9e 	bl	8006f32 <_ZN4core9panicking9panic_fmt17h9bd7242b2f9f3cdaE>
 8006ff6:	bf00      	nop
 8006ff8:	080094d0 	.word	0x080094d0
 8006ffc:	08008111 	.word	0x08008111

08007000 <_ZN4core6result13unwrap_failed17h155735d8bdfe0abbE>:
 8007000:	b580      	push	{r7, lr}
 8007002:	466f      	mov	r7, sp
 8007004:	b08e      	sub	sp, #56	; 0x38
 8007006:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800700a:	2000      	movs	r0, #0
 800700c:	f249 41e4 	movw	r1, #38116	; 0x94e4
 8007010:	9008      	str	r0, [sp, #32]
 8007012:	2002      	movs	r0, #2
 8007014:	9005      	str	r0, [sp, #20]
 8007016:	f6c0 0100 	movt	r1, #2048	; 0x800
 800701a:	9007      	str	r0, [sp, #28]
 800701c:	a80a      	add	r0, sp, #40	; 0x28
 800701e:	9006      	str	r0, [sp, #24]
 8007020:	f248 10ff 	movw	r0, #33279	; 0x81ff
 8007024:	f6c0 0000 	movt	r0, #2048	; 0x800
 8007028:	f8d7 c008 	ldr.w	ip, [r7, #8]
 800702c:	900d      	str	r0, [sp, #52]	; 0x34
 800702e:	a802      	add	r0, sp, #8
 8007030:	900c      	str	r0, [sp, #48]	; 0x30
 8007032:	f248 2007 	movw	r0, #33287	; 0x8207
 8007036:	f6c0 0000 	movt	r0, #2048	; 0x800
 800703a:	9104      	str	r1, [sp, #16]
 800703c:	900b      	str	r0, [sp, #44]	; 0x2c
 800703e:	4668      	mov	r0, sp
 8007040:	900a      	str	r0, [sp, #40]	; 0x28
 8007042:	a804      	add	r0, sp, #16
 8007044:	4661      	mov	r1, ip
 8007046:	f7ff ff74 	bl	8006f32 <_ZN4core9panicking9panic_fmt17h9bd7242b2f9f3cdaE>

0800704a <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE>:
 800704a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800704c:	af03      	add	r7, sp, #12
 800704e:	e92d 0f00 	stmdb	sp!, {r8, r9, sl, fp}
 8007052:	b08b      	sub	sp, #44	; 0x2c
 8007054:	4690      	mov	r8, r2
 8007056:	460a      	mov	r2, r1
 8007058:	6801      	ldr	r1, [r0, #0]
 800705a:	f04f 0b00 	mov.w	fp, #0
 800705e:	9108      	str	r1, [sp, #32]
 8007060:	f04f 0a00 	mov.w	sl, #0
 8007064:	6841      	ldr	r1, [r0, #4]
 8007066:	2600      	movs	r6, #0
 8007068:	6880      	ldr	r0, [r0, #8]
 800706a:	9009      	str	r0, [sp, #36]	; 0x24
 800706c:	1c50      	adds	r0, r2, #1
 800706e:	9002      	str	r0, [sp, #8]
 8007070:	f1c8 0001 	rsb	r0, r8, #1
 8007074:	9001      	str	r0, [sp, #4]
 8007076:	f1c8 0000 	rsb	r0, r8, #0
 800707a:	9006      	str	r0, [sp, #24]
 800707c:	1e50      	subs	r0, r2, #1
 800707e:	9107      	str	r1, [sp, #28]
 8007080:	920a      	str	r2, [sp, #40]	; 0x28
 8007082:	9005      	str	r0, [sp, #20]
 8007084:	f8cd 800c 	str.w	r8, [sp, #12]
 8007088:	e013      	b.n	80070b2 <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x68>
 800708a:	9805      	ldr	r0, [sp, #20]
 800708c:	5d00      	ldrb	r0, [r0, r4]
 800708e:	380a      	subs	r0, #10
 8007090:	fab0 f080 	clz	r0, r0
 8007094:	0940      	lsrs	r0, r0, #5
 8007096:	9b07      	ldr	r3, [sp, #28]
 8007098:	eba4 020b 	sub.w	r2, r4, fp
 800709c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800709e:	990a      	ldr	r1, [sp, #40]	; 0x28
 80070a0:	68db      	ldr	r3, [r3, #12]
 80070a2:	7028      	strb	r0, [r5, #0]
 80070a4:	4459      	add	r1, fp
 80070a6:	9808      	ldr	r0, [sp, #32]
 80070a8:	4798      	blx	r3
 80070aa:	2800      	cmp	r0, #0
 80070ac:	46cb      	mov	fp, r9
 80070ae:	f040 8112 	bne.w	80072d6 <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x28c>
 80070b2:	07f0      	lsls	r0, r6, #31
 80070b4:	f040 810a 	bne.w	80072cc <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x282>
 80070b8:	4650      	mov	r0, sl
 80070ba:	45c2      	cmp	sl, r8
 80070bc:	f200 80ee 	bhi.w	800729c <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x252>
 80070c0:	9604      	str	r6, [sp, #16]
 80070c2:	e002      	b.n	80070ca <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x80>
 80070c4:	4540      	cmp	r0, r8
 80070c6:	f200 80e9 	bhi.w	800729c <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x252>
 80070ca:	990a      	ldr	r1, [sp, #40]	; 0x28
 80070cc:	eba8 0e00 	sub.w	lr, r8, r0
 80070d0:	f1be 0f07 	cmp.w	lr, #7
 80070d4:	eb01 0900 	add.w	r9, r1, r0
 80070d8:	d826      	bhi.n	8007128 <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0xde>
 80070da:	4580      	cmp	r8, r0
 80070dc:	f000 80dd 	beq.w	800729a <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x250>
 80070e0:	9906      	ldr	r1, [sp, #24]
 80070e2:	2200      	movs	r2, #0
 80070e4:	4401      	add	r1, r0
 80070e6:	f819 3002 	ldrb.w	r3, [r9, r2]
 80070ea:	2b0a      	cmp	r3, #10
 80070ec:	f000 80ba 	beq.w	8007264 <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x21a>
 80070f0:	188b      	adds	r3, r1, r2
 80070f2:	1c5e      	adds	r6, r3, #1
 80070f4:	f000 80d1 	beq.w	800729a <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x250>
 80070f8:	eb09 0602 	add.w	r6, r9, r2
 80070fc:	7875      	ldrb	r5, [r6, #1]
 80070fe:	2d0a      	cmp	r5, #10
 8007100:	f000 8091 	beq.w	8007226 <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x1dc>
 8007104:	1c9d      	adds	r5, r3, #2
 8007106:	f000 80c8 	beq.w	800729a <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x250>
 800710a:	78b5      	ldrb	r5, [r6, #2]
 800710c:	2d0a      	cmp	r5, #10
 800710e:	f000 8090 	beq.w	8007232 <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x1e8>
 8007112:	3303      	adds	r3, #3
 8007114:	f000 80c1 	beq.w	800729a <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x250>
 8007118:	78f3      	ldrb	r3, [r6, #3]
 800711a:	2b0a      	cmp	r3, #10
 800711c:	f000 8090 	beq.w	8007240 <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x1f6>
 8007120:	3204      	adds	r2, #4
 8007122:	188b      	adds	r3, r1, r2
 8007124:	d1df      	bne.n	80070e6 <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x9c>
 8007126:	e0b8      	b.n	800729a <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x250>
 8007128:	f109 0103 	add.w	r1, r9, #3
 800712c:	f021 0c03 	bic.w	ip, r1, #3
 8007130:	ebbc 0109 	subs.w	r1, ip, r9
 8007134:	d022      	beq.n	800717c <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x132>
 8007136:	1e8d      	subs	r5, r1, #2
 8007138:	f1a1 0a03 	sub.w	sl, r1, #3
 800713c:	1e4c      	subs	r4, r1, #1
 800713e:	2200      	movs	r2, #0
 8007140:	f819 3002 	ldrb.w	r3, [r9, r2]
 8007144:	2b0a      	cmp	r3, #10
 8007146:	f000 808b 	beq.w	8007260 <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x216>
 800714a:	4294      	cmp	r4, r2
 800714c:	d01a      	beq.n	8007184 <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x13a>
 800714e:	eb09 0302 	add.w	r3, r9, r2
 8007152:	f893 8001 	ldrb.w	r8, [r3, #1]
 8007156:	f1b8 0f0a 	cmp.w	r8, #10
 800715a:	d078      	beq.n	800724e <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x204>
 800715c:	4295      	cmp	r5, r2
 800715e:	d011      	beq.n	8007184 <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x13a>
 8007160:	789e      	ldrb	r6, [r3, #2]
 8007162:	2e0a      	cmp	r6, #10
 8007164:	d077      	beq.n	8007256 <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x20c>
 8007166:	4592      	cmp	sl, r2
 8007168:	d00c      	beq.n	8007184 <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x13a>
 800716a:	78db      	ldrb	r3, [r3, #3]
 800716c:	2b0a      	cmp	r3, #10
 800716e:	d076      	beq.n	800725e <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x214>
 8007170:	3204      	adds	r2, #4
 8007172:	f819 3002 	ldrb.w	r3, [r9, r2]
 8007176:	2b0a      	cmp	r3, #10
 8007178:	d1e7      	bne.n	800714a <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x100>
 800717a:	e071      	b.n	8007260 <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x216>
 800717c:	f1ae 0208 	sub.w	r2, lr, #8
 8007180:	4682      	mov	sl, r0
 8007182:	e006      	b.n	8007192 <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x148>
 8007184:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007188:	f1ae 0208 	sub.w	r2, lr, #8
 800718c:	4682      	mov	sl, r0
 800718e:	4291      	cmp	r1, r2
 8007190:	d81a      	bhi.n	80071c8 <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x17e>
 8007192:	f240 1000 	movw	r0, #256	; 0x100
 8007196:	2304      	movs	r3, #4
 8007198:	eb03 060c 	add.w	r6, r3, ip
 800719c:	f2c0 1001 	movt	r0, #257	; 0x101
 80071a0:	e956 5301 	ldrd	r5, r3, [r6, #-4]
 80071a4:	f083 340a 	eor.w	r4, r3, #168430090	; 0xa0a0a0a
 80071a8:	1b04      	subs	r4, r0, r4
 80071aa:	4323      	orrs	r3, r4
 80071ac:	f085 340a 	eor.w	r4, r5, #168430090	; 0xa0a0a0a
 80071b0:	1b04      	subs	r4, r0, r4
 80071b2:	4325      	orrs	r5, r4
 80071b4:	402b      	ands	r3, r5
 80071b6:	f023 337f 	bic.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80071ba:	f1b3 3f80 	cmp.w	r3, #2155905152	; 0x80808080
 80071be:	d103      	bne.n	80071c8 <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x17e>
 80071c0:	3108      	adds	r1, #8
 80071c2:	3608      	adds	r6, #8
 80071c4:	4291      	cmp	r1, r2
 80071c6:	d9eb      	bls.n	80071a0 <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x156>
 80071c8:	ebbe 0301 	subs.w	r3, lr, r1
 80071cc:	d065      	beq.n	800729a <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x250>
 80071ce:	9e02      	ldr	r6, [sp, #8]
 80071d0:	eb01 020a 	add.w	r2, r1, sl
 80071d4:	9c06      	ldr	r4, [sp, #24]
 80071d6:	4650      	mov	r0, sl
 80071d8:	eb06 0e02 	add.w	lr, r6, r2
 80071dc:	9e01      	ldr	r6, [sp, #4]
 80071de:	4414      	add	r4, r2
 80071e0:	eb02 0c06 	add.w	ip, r2, r6
 80071e4:	2203      	movs	r2, #3
 80071e6:	eb0e 0502 	add.w	r5, lr, r2
 80071ea:	f815 6c04 	ldrb.w	r6, [r5, #-4]
 80071ee:	2e0a      	cmp	r6, #10
 80071f0:	d02f      	beq.n	8007252 <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x208>
 80071f2:	eb0c 0602 	add.w	r6, ip, r2
 80071f6:	2e03      	cmp	r6, #3
 80071f8:	d04f      	beq.n	800729a <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x250>
 80071fa:	f815 6c03 	ldrb.w	r6, [r5, #-3]
 80071fe:	2e0a      	cmp	r6, #10
 8007200:	d02b      	beq.n	800725a <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x210>
 8007202:	18a6      	adds	r6, r4, r2
 8007204:	2e01      	cmp	r6, #1
 8007206:	d048      	beq.n	800729a <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x250>
 8007208:	f815 6c02 	ldrb.w	r6, [r5, #-2]
 800720c:	2e0a      	cmp	r6, #10
 800720e:	d02f      	beq.n	8007270 <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x226>
 8007210:	4293      	cmp	r3, r2
 8007212:	d042      	beq.n	800729a <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x250>
 8007214:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 8007218:	2d0a      	cmp	r5, #10
 800721a:	d02a      	beq.n	8007272 <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x228>
 800721c:	3204      	adds	r2, #4
 800721e:	18a5      	adds	r5, r4, r2
 8007220:	2d03      	cmp	r5, #3
 8007222:	d1e0      	bne.n	80071e6 <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x19c>
 8007224:	e039      	b.n	800729a <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x250>
 8007226:	3201      	adds	r2, #1
 8007228:	1811      	adds	r1, r2, r0
 800722a:	1c48      	adds	r0, r1, #1
 800722c:	4541      	cmp	r1, r8
 800722e:	d326      	bcc.n	800727e <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x234>
 8007230:	e748      	b.n	80070c4 <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x7a>
 8007232:	3202      	adds	r2, #2
 8007234:	1811      	adds	r1, r2, r0
 8007236:	1c48      	adds	r0, r1, #1
 8007238:	4541      	cmp	r1, r8
 800723a:	f4bf af43 	bcs.w	80070c4 <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x7a>
 800723e:	e01e      	b.n	800727e <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x234>
 8007240:	3203      	adds	r2, #3
 8007242:	1811      	adds	r1, r2, r0
 8007244:	1c48      	adds	r0, r1, #1
 8007246:	4541      	cmp	r1, r8
 8007248:	f4bf af3c 	bcs.w	80070c4 <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x7a>
 800724c:	e017      	b.n	800727e <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x234>
 800724e:	3201      	adds	r2, #1
 8007250:	e006      	b.n	8007260 <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x216>
 8007252:	3a03      	subs	r2, #3
 8007254:	e00d      	b.n	8007272 <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x228>
 8007256:	3202      	adds	r2, #2
 8007258:	e002      	b.n	8007260 <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x216>
 800725a:	3a02      	subs	r2, #2
 800725c:	e009      	b.n	8007272 <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x228>
 800725e:	3203      	adds	r2, #3
 8007260:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007264:	1811      	adds	r1, r2, r0
 8007266:	1c48      	adds	r0, r1, #1
 8007268:	4541      	cmp	r1, r8
 800726a:	f4bf af2b 	bcs.w	80070c4 <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x7a>
 800726e:	e006      	b.n	800727e <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x234>
 8007270:	3a01      	subs	r2, #1
 8007272:	440a      	add	r2, r1
 8007274:	1811      	adds	r1, r2, r0
 8007276:	1c48      	adds	r0, r1, #1
 8007278:	4541      	cmp	r1, r8
 800727a:	f4bf af23 	bcs.w	80070c4 <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x7a>
 800727e:	4682      	mov	sl, r0
 8007280:	f819 0002 	ldrb.w	r0, [r9, r2]
 8007284:	280a      	cmp	r0, #10
 8007286:	4650      	mov	r0, sl
 8007288:	f47f af1c 	bne.w	80070c4 <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x7a>
 800728c:	9e04      	ldr	r6, [sp, #16]
 800728e:	4681      	mov	r9, r0
 8007290:	4604      	mov	r4, r0
 8007292:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007294:	7800      	ldrb	r0, [r0, #0]
 8007296:	b950      	cbnz	r0, 80072ae <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x264>
 8007298:	e013      	b.n	80072c2 <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x278>
 800729a:	4640      	mov	r0, r8
 800729c:	45c3      	cmp	fp, r8
 800729e:	d015      	beq.n	80072cc <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x282>
 80072a0:	4682      	mov	sl, r0
 80072a2:	2601      	movs	r6, #1
 80072a4:	46d9      	mov	r9, fp
 80072a6:	4644      	mov	r4, r8
 80072a8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80072aa:	7800      	ldrb	r0, [r0, #0]
 80072ac:	b148      	cbz	r0, 80072c2 <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x278>
 80072ae:	9807      	ldr	r0, [sp, #28]
 80072b0:	f648 0192 	movw	r1, #34962	; 0x8892
 80072b4:	f6c0 0100 	movt	r1, #2048	; 0x800
 80072b8:	2204      	movs	r2, #4
 80072ba:	68c3      	ldr	r3, [r0, #12]
 80072bc:	9808      	ldr	r0, [sp, #32]
 80072be:	4798      	blx	r3
 80072c0:	b948      	cbnz	r0, 80072d6 <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x28c>
 80072c2:	455c      	cmp	r4, fp
 80072c4:	f47f aee1 	bne.w	800708a <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x40>
 80072c8:	2000      	movs	r0, #0
 80072ca:	e6e4      	b.n	8007096 <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$9write_str17h9ba235d59bb7f4dbE+0x4c>
 80072cc:	2000      	movs	r0, #0
 80072ce:	b00b      	add	sp, #44	; 0x2c
 80072d0:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 80072d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80072d6:	2001      	movs	r0, #1
 80072d8:	b00b      	add	sp, #44	; 0x2c
 80072da:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 80072de:	bdf0      	pop	{r4, r5, r6, r7, pc}

080072e0 <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$10write_char17hf8581890a827e240E>:
 80072e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80072e2:	af03      	add	r7, sp, #12
 80072e4:	f84d 8d04 	str.w	r8, [sp, #-4]!
 80072e8:	6885      	ldr	r5, [r0, #8]
 80072ea:	e9d0 4600 	ldrd	r4, r6, [r0]
 80072ee:	7828      	ldrb	r0, [r5, #0]
 80072f0:	b178      	cbz	r0, 8007312 <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$10write_char17hf8581890a827e240E+0x32>
 80072f2:	f648 0292 	movw	r2, #34962	; 0x8892
 80072f6:	68f3      	ldr	r3, [r6, #12]
 80072f8:	f6c0 0200 	movt	r2, #2048	; 0x800
 80072fc:	4688      	mov	r8, r1
 80072fe:	4611      	mov	r1, r2
 8007300:	4620      	mov	r0, r4
 8007302:	2204      	movs	r2, #4
 8007304:	4798      	blx	r3
 8007306:	4641      	mov	r1, r8
 8007308:	b118      	cbz	r0, 8007312 <_ZN68_$LT$core..fmt..builders..PadAdapter$u20$as$u20$core..fmt..Write$GT$10write_char17hf8581890a827e240E+0x32>
 800730a:	2001      	movs	r0, #1
 800730c:	f85d 8b04 	ldr.w	r8, [sp], #4
 8007310:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007312:	f1a1 000a 	sub.w	r0, r1, #10
 8007316:	6932      	ldr	r2, [r6, #16]
 8007318:	fab0 f080 	clz	r0, r0
 800731c:	0940      	lsrs	r0, r0, #5
 800731e:	7028      	strb	r0, [r5, #0]
 8007320:	4620      	mov	r0, r4
 8007322:	f85d 8b04 	ldr.w	r8, [sp], #4
 8007326:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800732a:	4710      	bx	r2

0800732c <_ZN4core3fmt8builders10DebugTuple5field17h5b4273accbec3386E>:
 800732c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800732e:	af03      	add	r7, sp, #12
 8007330:	e92d 0700 	stmdb	sp!, {r8, r9, sl}
 8007334:	b08e      	sub	sp, #56	; 0x38
 8007336:	4603      	mov	r3, r0
 8007338:	6806      	ldr	r6, [r0, #0]
 800733a:	7a00      	ldrb	r0, [r0, #8]
 800733c:	b108      	cbz	r0, 8007342 <_ZN4core3fmt8builders10DebugTuple5field17h5b4273accbec3386E+0x16>
 800733e:	2001      	movs	r0, #1
 8007340:	e063      	b.n	800740a <_ZN4core3fmt8builders10DebugTuple5field17h5b4273accbec3386E+0xde>
 8007342:	685c      	ldr	r4, [r3, #4]
 8007344:	4698      	mov	r8, r3
 8007346:	69e0      	ldr	r0, [r4, #28]
 8007348:	0743      	lsls	r3, r0, #29
 800734a:	d41a      	bmi.n	8007382 <_ZN4core3fmt8builders10DebugTuple5field17h5b4273accbec3386E+0x56>
 800734c:	4689      	mov	r9, r1
 800734e:	f249 510c 	movw	r1, #38156	; 0x950c
 8007352:	4615      	mov	r5, r2
 8007354:	f249 5210 	movw	r2, #38160	; 0x9510
 8007358:	e9d4 0305 	ldrd	r0, r3, [r4, #20]
 800735c:	f6c0 0100 	movt	r1, #2048	; 0x800
 8007360:	f6c0 0200 	movt	r2, #2048	; 0x800
 8007364:	2e00      	cmp	r6, #0
 8007366:	bf08      	it	eq
 8007368:	4611      	moveq	r1, r2
 800736a:	68db      	ldr	r3, [r3, #12]
 800736c:	f04f 0202 	mov.w	r2, #2
 8007370:	bf08      	it	eq
 8007372:	2201      	moveq	r2, #1
 8007374:	4798      	blx	r3
 8007376:	bbe0      	cbnz	r0, 80073f2 <_ZN4core3fmt8builders10DebugTuple5field17h5b4273accbec3386E+0xc6>
 8007378:	68ea      	ldr	r2, [r5, #12]
 800737a:	4648      	mov	r0, r9
 800737c:	4621      	mov	r1, r4
 800737e:	4790      	blx	r2
 8007380:	e042      	b.n	8007408 <_ZN4core3fmt8builders10DebugTuple5field17h5b4273accbec3386E+0xdc>
 8007382:	b976      	cbnz	r6, 80073a2 <_ZN4core3fmt8builders10DebugTuple5field17h5b4273accbec3386E+0x76>
 8007384:	460d      	mov	r5, r1
 8007386:	e9d4 0105 	ldrd	r0, r1, [r4, #20]
 800738a:	68cb      	ldr	r3, [r1, #12]
 800738c:	f249 5111 	movw	r1, #38161	; 0x9511
 8007390:	4691      	mov	r9, r2
 8007392:	f6c0 0100 	movt	r1, #2048	; 0x800
 8007396:	2202      	movs	r2, #2
 8007398:	4798      	blx	r3
 800739a:	bb50      	cbnz	r0, 80073f2 <_ZN4core3fmt8builders10DebugTuple5field17h5b4273accbec3386E+0xc6>
 800739c:	69e0      	ldr	r0, [r4, #28]
 800739e:	4629      	mov	r1, r5
 80073a0:	464a      	mov	r2, r9
 80073a2:	2301      	movs	r3, #1
 80073a4:	f249 45f4 	movw	r5, #38132	; 0x94f4
 80073a8:	f807 3c3d 	strb.w	r3, [r7, #-61]
 80073ac:	f1a7 033d 	sub.w	r3, r7, #61	; 0x3d
 80073b0:	9303      	str	r3, [sp, #12]
 80073b2:	ab01      	add	r3, sp, #4
 80073b4:	f6c0 0500 	movt	r5, #2048	; 0x800
 80073b8:	900c      	str	r0, [sp, #48]	; 0x30
 80073ba:	930a      	str	r3, [sp, #40]	; 0x28
 80073bc:	e9d4 3002 	ldrd	r3, r0, [r4, #8]
 80073c0:	e9d4 9a00 	ldrd	r9, sl, [r4]
 80073c4:	e9cd 3007 	strd	r3, r0, [sp, #28]
 80073c8:	4608      	mov	r0, r1
 80073ca:	f8d4 c010 	ldr.w	ip, [r4, #16]
 80073ce:	f894 e020 	ldrb.w	lr, [r4, #32]
 80073d2:	950b      	str	r5, [sp, #44]	; 0x2c
 80073d4:	6965      	ldr	r5, [r4, #20]
 80073d6:	69a4      	ldr	r4, [r4, #24]
 80073d8:	68d3      	ldr	r3, [r2, #12]
 80073da:	aa05      	add	r2, sp, #20
 80073dc:	f88d e034 	strb.w	lr, [sp, #52]	; 0x34
 80073e0:	4611      	mov	r1, r2
 80073e2:	e9cd 5401 	strd	r5, r4, [sp, #4]
 80073e6:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 80073ea:	e9cd 9a05 	strd	r9, sl, [sp, #20]
 80073ee:	4798      	blx	r3
 80073f0:	b108      	cbz	r0, 80073f6 <_ZN4core3fmt8builders10DebugTuple5field17h5b4273accbec3386E+0xca>
 80073f2:	2001      	movs	r0, #1
 80073f4:	e008      	b.n	8007408 <_ZN4core3fmt8builders10DebugTuple5field17h5b4273accbec3386E+0xdc>
 80073f6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80073fa:	2202      	movs	r2, #2
 80073fc:	68cb      	ldr	r3, [r1, #12]
 80073fe:	f249 510e 	movw	r1, #38158	; 0x950e
 8007402:	f6c0 0100 	movt	r1, #2048	; 0x800
 8007406:	4798      	blx	r3
 8007408:	4643      	mov	r3, r8
 800740a:	1c71      	adds	r1, r6, #1
 800740c:	7218      	strb	r0, [r3, #8]
 800740e:	6019      	str	r1, [r3, #0]
 8007410:	4618      	mov	r0, r3
 8007412:	b00e      	add	sp, #56	; 0x38
 8007414:	e8bd 0700 	ldmia.w	sp!, {r8, r9, sl}
 8007418:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800741a <_ZN4core3fmt5Write9write_fmt17h6afd2dfce9955a1dE>:
 800741a:	460a      	mov	r2, r1
 800741c:	f249 41f4 	movw	r1, #38132	; 0x94f4
 8007420:	f6c0 0100 	movt	r1, #2048	; 0x800
 8007424:	f000 b800 	b.w	8007428 <_ZN4core3fmt5write17he7420f7359ec273aE>

08007428 <_ZN4core3fmt5write17he7420f7359ec273aE>:
 8007428:	b5f0      	push	{r4, r5, r6, r7, lr}
 800742a:	af03      	add	r7, sp, #12
 800742c:	e92d 0f00 	stmdb	sp!, {r8, r9, sl, fp}
 8007430:	b08d      	sub	sp, #52	; 0x34
 8007432:	2303      	movs	r3, #3
 8007434:	6916      	ldr	r6, [r2, #16]
 8007436:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
 800743a:	2320      	movs	r3, #32
 800743c:	9308      	str	r3, [sp, #32]
 800743e:	2300      	movs	r3, #0
 8007440:	2e00      	cmp	r6, #0
 8007442:	e9cd 130a 	strd	r1, r3, [sp, #40]	; 0x28
 8007446:	9009      	str	r0, [sp, #36]	; 0x24
 8007448:	9306      	str	r3, [sp, #24]
 800744a:	9304      	str	r3, [sp, #16]
 800744c:	d069      	beq.n	8007522 <_ZN4core3fmt5write17he7420f7359ec273aE+0xfa>
 800744e:	6950      	ldr	r0, [r2, #20]
 8007450:	2800      	cmp	r0, #0
 8007452:	f000 8091 	beq.w	8007578 <_ZN4core3fmt5write17he7420f7359ec273aE+0x150>
 8007456:	f8d2 a000 	ldr.w	sl, [r2]
 800745a:	0141      	lsls	r1, r0, #5
 800745c:	f8d2 b008 	ldr.w	fp, [r2, #8]
 8007460:	3801      	subs	r0, #1
 8007462:	f020 4078 	bic.w	r0, r0, #4160749568	; 0xf8000000
 8007466:	f04f 0800 	mov.w	r8, #0
 800746a:	f04f 0900 	mov.w	r9, #0
 800746e:	3001      	adds	r0, #1
 8007470:	9202      	str	r2, [sp, #8]
 8007472:	9103      	str	r1, [sp, #12]
 8007474:	9001      	str	r0, [sp, #4]
 8007476:	eb0a 0109 	add.w	r1, sl, r9
 800747a:	684a      	ldr	r2, [r1, #4]
 800747c:	b13a      	cbz	r2, 800748e <_ZN4core3fmt5write17he7420f7359ec273aE+0x66>
 800747e:	e9dd 0309 	ldrd	r0, r3, [sp, #36]	; 0x24
 8007482:	6809      	ldr	r1, [r1, #0]
 8007484:	68db      	ldr	r3, [r3, #12]
 8007486:	4798      	blx	r3
 8007488:	2800      	cmp	r0, #0
 800748a:	f040 8085 	bne.w	8007598 <_ZN4core3fmt5write17he7420f7359ec273aE+0x170>
 800748e:	eb06 0008 	add.w	r0, r6, r8
 8007492:	6903      	ldr	r3, [r0, #16]
 8007494:	eb06 0089 	add.w	r0, r6, r9, lsl #2
 8007498:	e9d0 2102 	ldrd	r2, r1, [r0, #8]
 800749c:	7f05      	ldrb	r5, [r0, #28]
 800749e:	6984      	ldr	r4, [r0, #24]
 80074a0:	9308      	str	r3, [sp, #32]
 80074a2:	f88d 5030 	strb.w	r5, [sp, #48]	; 0x30
 80074a6:	940b      	str	r4, [sp, #44]	; 0x2c
 80074a8:	b17a      	cbz	r2, 80074ca <_ZN4core3fmt5write17he7420f7359ec273aE+0xa2>
 80074aa:	2a01      	cmp	r2, #1
 80074ac:	d102      	bne.n	80074b4 <_ZN4core3fmt5write17he7420f7359ec273aE+0x8c>
 80074ae:	f85b 2031 	ldr.w	r2, [fp, r1, lsl #3]
 80074b2:	b13a      	cbz	r2, 80074c4 <_ZN4core3fmt5write17he7420f7359ec273aE+0x9c>
 80074b4:	2200      	movs	r2, #0
 80074b6:	f856 3008 	ldr.w	r3, [r6, r8]
 80074ba:	e9cd 2104 	strd	r2, r1, [sp, #16]
 80074be:	2b02      	cmp	r3, #2
 80074c0:	d10a      	bne.n	80074d8 <_ZN4core3fmt5write17he7420f7359ec273aE+0xb0>
 80074c2:	e00f      	b.n	80074e4 <_ZN4core3fmt5write17he7420f7359ec273aE+0xbc>
 80074c4:	eb0b 01c1 	add.w	r1, fp, r1, lsl #3
 80074c8:	6849      	ldr	r1, [r1, #4]
 80074ca:	2201      	movs	r2, #1
 80074cc:	f856 3008 	ldr.w	r3, [r6, r8]
 80074d0:	e9cd 2104 	strd	r2, r1, [sp, #16]
 80074d4:	2b02      	cmp	r3, #2
 80074d6:	d005      	beq.n	80074e4 <_ZN4core3fmt5write17he7420f7359ec273aE+0xbc>
 80074d8:	6841      	ldr	r1, [r0, #4]
 80074da:	2b01      	cmp	r3, #1
 80074dc:	d107      	bne.n	80074ee <_ZN4core3fmt5write17he7420f7359ec273aE+0xc6>
 80074de:	f85b 2031 	ldr.w	r2, [fp, r1, lsl #3]
 80074e2:	b10a      	cbz	r2, 80074e8 <_ZN4core3fmt5write17he7420f7359ec273aE+0xc0>
 80074e4:	2200      	movs	r2, #0
 80074e6:	e003      	b.n	80074f0 <_ZN4core3fmt5write17he7420f7359ec273aE+0xc8>
 80074e8:	eb0b 01c1 	add.w	r1, fp, r1, lsl #3
 80074ec:	6849      	ldr	r1, [r1, #4]
 80074ee:	2201      	movs	r2, #1
 80074f0:	6943      	ldr	r3, [r0, #20]
 80074f2:	9107      	str	r1, [sp, #28]
 80074f4:	9206      	str	r2, [sp, #24]
 80074f6:	eb0b 01c3 	add.w	r1, fp, r3, lsl #3
 80074fa:	f85b 0033 	ldr.w	r0, [fp, r3, lsl #3]
 80074fe:	684b      	ldr	r3, [r1, #4]
 8007500:	a904      	add	r1, sp, #16
 8007502:	4798      	blx	r3
 8007504:	2800      	cmp	r0, #0
 8007506:	d147      	bne.n	8007598 <_ZN4core3fmt5write17he7420f7359ec273aE+0x170>
 8007508:	9803      	ldr	r0, [sp, #12]
 800750a:	f108 0820 	add.w	r8, r8, #32
 800750e:	f109 0908 	add.w	r9, r9, #8
 8007512:	4540      	cmp	r0, r8
 8007514:	d1af      	bne.n	8007476 <_ZN4core3fmt5write17he7420f7359ec273aE+0x4e>
 8007516:	e9dd a201 	ldrd	sl, r2, [sp, #4]
 800751a:	6850      	ldr	r0, [r2, #4]
 800751c:	4582      	cmp	sl, r0
 800751e:	d330      	bcc.n	8007582 <_ZN4core3fmt5write17he7420f7359ec273aE+0x15a>
 8007520:	e03f      	b.n	80075a2 <_ZN4core3fmt5write17he7420f7359ec273aE+0x17a>
 8007522:	68d0      	ldr	r0, [r2, #12]
 8007524:	b340      	cbz	r0, 8007578 <_ZN4core3fmt5write17he7420f7359ec273aE+0x150>
 8007526:	6894      	ldr	r4, [r2, #8]
 8007528:	f10d 0810 	add.w	r8, sp, #16
 800752c:	f8d2 b000 	ldr.w	fp, [r2]
 8007530:	2600      	movs	r6, #0
 8007532:	eb04 09c0 	add.w	r9, r4, r0, lsl #3
 8007536:	3801      	subs	r0, #1
 8007538:	f020 4060 	bic.w	r0, r0, #3758096384	; 0xe0000000
 800753c:	9202      	str	r2, [sp, #8]
 800753e:	f100 0a01 	add.w	sl, r0, #1
 8007542:	eb0b 01c6 	add.w	r1, fp, r6, lsl #3
 8007546:	684a      	ldr	r2, [r1, #4]
 8007548:	b12a      	cbz	r2, 8007556 <_ZN4core3fmt5write17he7420f7359ec273aE+0x12e>
 800754a:	e9dd 0309 	ldrd	r0, r3, [sp, #36]	; 0x24
 800754e:	6809      	ldr	r1, [r1, #0]
 8007550:	68db      	ldr	r3, [r3, #12]
 8007552:	4798      	blx	r3
 8007554:	bb00      	cbnz	r0, 8007598 <_ZN4core3fmt5write17he7420f7359ec273aE+0x170>
 8007556:	eb04 05c6 	add.w	r5, r4, r6, lsl #3
 800755a:	4641      	mov	r1, r8
 800755c:	e9d5 0200 	ldrd	r0, r2, [r5]
 8007560:	4790      	blx	r2
 8007562:	b9c8      	cbnz	r0, 8007598 <_ZN4core3fmt5write17he7420f7359ec273aE+0x170>
 8007564:	f105 0008 	add.w	r0, r5, #8
 8007568:	3601      	adds	r6, #1
 800756a:	4548      	cmp	r0, r9
 800756c:	d1e9      	bne.n	8007542 <_ZN4core3fmt5write17he7420f7359ec273aE+0x11a>
 800756e:	9a02      	ldr	r2, [sp, #8]
 8007570:	6850      	ldr	r0, [r2, #4]
 8007572:	4582      	cmp	sl, r0
 8007574:	d305      	bcc.n	8007582 <_ZN4core3fmt5write17he7420f7359ec273aE+0x15a>
 8007576:	e014      	b.n	80075a2 <_ZN4core3fmt5write17he7420f7359ec273aE+0x17a>
 8007578:	f04f 0a00 	mov.w	sl, #0
 800757c:	6850      	ldr	r0, [r2, #4]
 800757e:	4582      	cmp	sl, r0
 8007580:	d20f      	bcs.n	80075a2 <_ZN4core3fmt5write17he7420f7359ec273aE+0x17a>
 8007582:	6812      	ldr	r2, [r2, #0]
 8007584:	e9dd 0109 	ldrd	r0, r1, [sp, #36]	; 0x24
 8007588:	68cb      	ldr	r3, [r1, #12]
 800758a:	f852 103a 	ldr.w	r1, [r2, sl, lsl #3]
 800758e:	eb02 02ca 	add.w	r2, r2, sl, lsl #3
 8007592:	6852      	ldr	r2, [r2, #4]
 8007594:	4798      	blx	r3
 8007596:	b120      	cbz	r0, 80075a2 <_ZN4core3fmt5write17he7420f7359ec273aE+0x17a>
 8007598:	2001      	movs	r0, #1
 800759a:	b00d      	add	sp, #52	; 0x34
 800759c:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 80075a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80075a2:	2000      	movs	r0, #0
 80075a4:	b00d      	add	sp, #52	; 0x34
 80075a6:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 80075aa:	bdf0      	pop	{r4, r5, r6, r7, pc}

080075ac <_ZN4core3fmt9Formatter12pad_integral17hbec66179281cb47dE>:
 80075ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80075ae:	af03      	add	r7, sp, #12
 80075b0:	e92d 0f00 	stmdb	sp!, {r8, r9, sl, fp}
 80075b4:	b087      	sub	sp, #28
 80075b6:	f8d7 900c 	ldr.w	r9, [r7, #12]
 80075ba:	461c      	mov	r4, r3
 80075bc:	4615      	mov	r5, r2
 80075be:	2900      	cmp	r1, #0
 80075c0:	d04e      	beq.n	8007660 <_ZN4core3fmt9Formatter12pad_integral17hbec66179281cb47dE+0xb4>
 80075c2:	f8d0 b01c 	ldr.w	fp, [r0, #28]
 80075c6:	222b      	movs	r2, #43	; 0x2b
 80075c8:	f01b 0101 	ands.w	r1, fp, #1
 80075cc:	bf08      	it	eq
 80075ce:	f44f 1288 	moveq.w	r2, #1114112	; 0x110000
 80075d2:	eb01 0a09 	add.w	sl, r1, r9
 80075d6:	f8d7 8008 	ldr.w	r8, [r7, #8]
 80075da:	ea5f 714b 	movs.w	r1, fp, lsl #29
 80075de:	d549      	bpl.n	8007674 <_ZN4core3fmt9Formatter12pad_integral17hbec66179281cb47dE+0xc8>
 80075e0:	2c10      	cmp	r4, #16
 80075e2:	9206      	str	r2, [sp, #24]
 80075e4:	d258      	bcs.n	8007698 <_ZN4core3fmt9Formatter12pad_integral17hbec66179281cb47dE+0xec>
 80075e6:	2c00      	cmp	r4, #0
 80075e8:	d062      	beq.n	80076b0 <_ZN4core3fmt9Formatter12pad_integral17hbec66179281cb47dE+0x104>
 80075ea:	f004 0c03 	and.w	ip, r4, #3
 80075ee:	08a2      	lsrs	r2, r4, #2
 80075f0:	f04f 0100 	mov.w	r1, #0
 80075f4:	d05e      	beq.n	80076b4 <_ZN4core3fmt9Formatter12pad_integral17hbec66179281cb47dE+0x108>
 80075f6:	f002 0203 	and.w	r2, r2, #3
 80075fa:	f8cd 8010 	str.w	r8, [sp, #16]
 80075fe:	f105 0801 	add.w	r8, r5, #1
 8007602:	e9cd 4902 	strd	r4, r9, [sp, #8]
 8007606:	eba1 0e82 	sub.w	lr, r1, r2, lsl #2
 800760a:	f06f 0203 	mvn.w	r2, #3
 800760e:	9505      	str	r5, [sp, #20]
 8007610:	eb08 0502 	add.w	r5, r8, r2
 8007614:	3204      	adds	r2, #4
 8007616:	f995 3003 	ldrsb.w	r3, [r5, #3]
 800761a:	f995 4006 	ldrsb.w	r4, [r5, #6]
 800761e:	f995 6005 	ldrsb.w	r6, [r5, #5]
 8007622:	f113 0f41 	cmn.w	r3, #65	; 0x41
 8007626:	f995 5004 	ldrsb.w	r5, [r5, #4]
 800762a:	bfc8      	it	gt
 800762c:	3101      	addgt	r1, #1
 800762e:	eb0e 0302 	add.w	r3, lr, r2
 8007632:	f115 0f41 	cmn.w	r5, #65	; 0x41
 8007636:	bfc8      	it	gt
 8007638:	3101      	addgt	r1, #1
 800763a:	f116 0f41 	cmn.w	r6, #65	; 0x41
 800763e:	bfc8      	it	gt
 8007640:	3101      	addgt	r1, #1
 8007642:	f114 0f41 	cmn.w	r4, #65	; 0x41
 8007646:	bfc8      	it	gt
 8007648:	3101      	addgt	r1, #1
 800764a:	3304      	adds	r3, #4
 800764c:	d1e0      	bne.n	8007610 <_ZN4core3fmt9Formatter12pad_integral17hbec66179281cb47dE+0x64>
 800764e:	e9dd 8504 	ldrd	r8, r5, [sp, #16]
 8007652:	3204      	adds	r2, #4
 8007654:	e9dd 4902 	ldrd	r4, r9, [sp, #8]
 8007658:	f1bc 0f00 	cmp.w	ip, #0
 800765c:	d12e      	bne.n	80076bc <_ZN4core3fmt9Formatter12pad_integral17hbec66179281cb47dE+0x110>
 800765e:	e045      	b.n	80076ec <_ZN4core3fmt9Formatter12pad_integral17hbec66179281cb47dE+0x140>
 8007660:	f8d0 b01c 	ldr.w	fp, [r0, #28]
 8007664:	f109 0a01 	add.w	sl, r9, #1
 8007668:	222d      	movs	r2, #45	; 0x2d
 800766a:	f8d7 8008 	ldr.w	r8, [r7, #8]
 800766e:	ea5f 714b 	movs.w	r1, fp, lsl #29
 8007672:	d4b5      	bmi.n	80075e0 <_ZN4core3fmt9Formatter12pad_integral17hbec66179281cb47dE+0x34>
 8007674:	2500      	movs	r5, #0
 8007676:	6801      	ldr	r1, [r0, #0]
 8007678:	bbe9      	cbnz	r1, 80076f6 <_ZN4core3fmt9Formatter12pad_integral17hbec66179281cb47dE+0x14a>
 800767a:	4621      	mov	r1, r4
 800767c:	e9d0 4605 	ldrd	r4, r6, [r0, #20]
 8007680:	9100      	str	r1, [sp, #0]
 8007682:	4631      	mov	r1, r6
 8007684:	462b      	mov	r3, r5
 8007686:	4620      	mov	r0, r4
 8007688:	f000 f8f1 	bl	800786e <_ZN4core3fmt9Formatter12pad_integral12write_prefix17ha1589e2b1349d165E>
 800768c:	b160      	cbz	r0, 80076a8 <_ZN4core3fmt9Formatter12pad_integral17hbec66179281cb47dE+0xfc>
 800768e:	2001      	movs	r0, #1
 8007690:	b007      	add	sp, #28
 8007692:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 8007696:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007698:	4606      	mov	r6, r0
 800769a:	4628      	mov	r0, r5
 800769c:	4621      	mov	r1, r4
 800769e:	f000 fa60 	bl	8007b62 <_ZN4core3str5count14do_count_chars17h272bd3abab41287cE>
 80076a2:	4601      	mov	r1, r0
 80076a4:	4630      	mov	r0, r6
 80076a6:	e021      	b.n	80076ec <_ZN4core3fmt9Formatter12pad_integral17hbec66179281cb47dE+0x140>
 80076a8:	68f3      	ldr	r3, [r6, #12]
 80076aa:	4620      	mov	r0, r4
 80076ac:	4641      	mov	r1, r8
 80076ae:	e078      	b.n	80077a2 <_ZN4core3fmt9Formatter12pad_integral17hbec66179281cb47dE+0x1f6>
 80076b0:	2100      	movs	r1, #0
 80076b2:	e01b      	b.n	80076ec <_ZN4core3fmt9Formatter12pad_integral17hbec66179281cb47dE+0x140>
 80076b4:	2200      	movs	r2, #0
 80076b6:	f1bc 0f00 	cmp.w	ip, #0
 80076ba:	d017      	beq.n	80076ec <_ZN4core3fmt9Formatter12pad_integral17hbec66179281cb47dE+0x140>
 80076bc:	56ab      	ldrsb	r3, [r5, r2]
 80076be:	f113 0f41 	cmn.w	r3, #65	; 0x41
 80076c2:	bfc8      	it	gt
 80076c4:	3101      	addgt	r1, #1
 80076c6:	f1bc 0f01 	cmp.w	ip, #1
 80076ca:	d00f      	beq.n	80076ec <_ZN4core3fmt9Formatter12pad_integral17hbec66179281cb47dE+0x140>
 80076cc:	442a      	add	r2, r5
 80076ce:	f992 3001 	ldrsb.w	r3, [r2, #1]
 80076d2:	f113 0f41 	cmn.w	r3, #65	; 0x41
 80076d6:	bfc8      	it	gt
 80076d8:	3101      	addgt	r1, #1
 80076da:	f1bc 0f02 	cmp.w	ip, #2
 80076de:	d005      	beq.n	80076ec <_ZN4core3fmt9Formatter12pad_integral17hbec66179281cb47dE+0x140>
 80076e0:	f992 2002 	ldrsb.w	r2, [r2, #2]
 80076e4:	f112 0f41 	cmn.w	r2, #65	; 0x41
 80076e8:	bfc8      	it	gt
 80076ea:	3101      	addgt	r1, #1
 80076ec:	9a06      	ldr	r2, [sp, #24]
 80076ee:	448a      	add	sl, r1
 80076f0:	6801      	ldr	r1, [r0, #0]
 80076f2:	2900      	cmp	r1, #0
 80076f4:	d0c1      	beq.n	800767a <_ZN4core3fmt9Formatter12pad_integral17hbec66179281cb47dE+0xce>
 80076f6:	e9cd 8504 	strd	r8, r5, [sp, #16]
 80076fa:	f8d0 8004 	ldr.w	r8, [r0, #4]
 80076fe:	45d0      	cmp	r8, sl
 8007700:	d912      	bls.n	8007728 <_ZN4core3fmt9Formatter12pad_integral17hbec66179281cb47dE+0x17c>
 8007702:	ea5f 710b 	movs.w	r1, fp, lsl #28
 8007706:	d41e      	bmi.n	8007746 <_ZN4core3fmt9Formatter12pad_integral17hbec66179281cb47dE+0x19a>
 8007708:	f890 1020 	ldrb.w	r1, [r0, #32]
 800770c:	eba8 030a 	sub.w	r3, r8, sl
 8007710:	9206      	str	r2, [sp, #24]
 8007712:	46ca      	mov	sl, r9
 8007714:	46a3      	mov	fp, r4
 8007716:	4699      	mov	r9, r3
 8007718:	e8df f001 	tbb	[pc, r1]
 800771c:	0255025b 	.word	0x0255025b
 8007720:	4649      	mov	r1, r9
 8007722:	f04f 0900 	mov.w	r9, #0
 8007726:	e054      	b.n	80077d2 <_ZN4core3fmt9Formatter12pad_integral17hbec66179281cb47dE+0x226>
 8007728:	4621      	mov	r1, r4
 800772a:	e9d0 4605 	ldrd	r4, r6, [r0, #20]
 800772e:	9100      	str	r1, [sp, #0]
 8007730:	4631      	mov	r1, r6
 8007732:	9b05      	ldr	r3, [sp, #20]
 8007734:	4620      	mov	r0, r4
 8007736:	f000 f89a 	bl	800786e <_ZN4core3fmt9Formatter12pad_integral12write_prefix17ha1589e2b1349d165E>
 800773a:	b378      	cbz	r0, 800779c <_ZN4core3fmt9Formatter12pad_integral17hbec66179281cb47dE+0x1f0>
 800773c:	2001      	movs	r0, #1
 800773e:	b007      	add	sp, #28
 8007740:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 8007744:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007746:	2130      	movs	r1, #48	; 0x30
 8007748:	f8d0 b010 	ldr.w	fp, [r0, #16]
 800774c:	4623      	mov	r3, r4
 800774e:	6101      	str	r1, [r0, #16]
 8007750:	2101      	movs	r1, #1
 8007752:	f890 5020 	ldrb.w	r5, [r0, #32]
 8007756:	e9d0 4605 	ldrd	r4, r6, [r0, #20]
 800775a:	f880 1020 	strb.w	r1, [r0, #32]
 800775e:	4631      	mov	r1, r6
 8007760:	9003      	str	r0, [sp, #12]
 8007762:	9300      	str	r3, [sp, #0]
 8007764:	4620      	mov	r0, r4
 8007766:	9b05      	ldr	r3, [sp, #20]
 8007768:	f000 f881 	bl	800786e <_ZN4core3fmt9Formatter12pad_integral12write_prefix17ha1589e2b1349d165E>
 800776c:	4601      	mov	r1, r0
 800776e:	2001      	movs	r0, #1
 8007770:	2900      	cmp	r1, #0
 8007772:	f47f af8d 	bne.w	8007690 <_ZN4core3fmt9Formatter12pad_integral17hbec66179281cb47dE+0xe4>
 8007776:	9506      	str	r5, [sp, #24]
 8007778:	eba8 000a 	sub.w	r0, r8, sl
 800777c:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8007780:	1c45      	adds	r5, r0, #1
 8007782:	3d01      	subs	r5, #1
 8007784:	d014      	beq.n	80077b0 <_ZN4core3fmt9Formatter12pad_integral17hbec66179281cb47dE+0x204>
 8007786:	6932      	ldr	r2, [r6, #16]
 8007788:	4620      	mov	r0, r4
 800778a:	2130      	movs	r1, #48	; 0x30
 800778c:	4790      	blx	r2
 800778e:	2800      	cmp	r0, #0
 8007790:	d0f7      	beq.n	8007782 <_ZN4core3fmt9Formatter12pad_integral17hbec66179281cb47dE+0x1d6>
 8007792:	2001      	movs	r0, #1
 8007794:	b007      	add	sp, #28
 8007796:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 800779a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800779c:	68f3      	ldr	r3, [r6, #12]
 800779e:	4620      	mov	r0, r4
 80077a0:	9904      	ldr	r1, [sp, #16]
 80077a2:	464a      	mov	r2, r9
 80077a4:	b007      	add	sp, #28
 80077a6:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 80077aa:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80077ae:	4718      	bx	r3
 80077b0:	68f3      	ldr	r3, [r6, #12]
 80077b2:	4620      	mov	r0, r4
 80077b4:	4641      	mov	r1, r8
 80077b6:	464a      	mov	r2, r9
 80077b8:	4798      	blx	r3
 80077ba:	b3b8      	cbz	r0, 800782c <_ZN4core3fmt9Formatter12pad_integral17hbec66179281cb47dE+0x280>
 80077bc:	2001      	movs	r0, #1
 80077be:	b007      	add	sp, #28
 80077c0:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 80077c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80077c6:	f109 0201 	add.w	r2, r9, #1
 80077ca:	ea4f 0159 	mov.w	r1, r9, lsr #1
 80077ce:	ea4f 0952 	mov.w	r9, r2, lsr #1
 80077d2:	e9d0 6404 	ldrd	r6, r4, [r0, #16]
 80077d6:	1c4d      	adds	r5, r1, #1
 80077d8:	f8d0 8018 	ldr.w	r8, [r0, #24]
 80077dc:	3d01      	subs	r5, #1
 80077de:	d00b      	beq.n	80077f8 <_ZN4core3fmt9Formatter12pad_integral17hbec66179281cb47dE+0x24c>
 80077e0:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80077e4:	4620      	mov	r0, r4
 80077e6:	4631      	mov	r1, r6
 80077e8:	4790      	blx	r2
 80077ea:	2800      	cmp	r0, #0
 80077ec:	d0f6      	beq.n	80077dc <_ZN4core3fmt9Formatter12pad_integral17hbec66179281cb47dE+0x230>
 80077ee:	2001      	movs	r0, #1
 80077f0:	b007      	add	sp, #28
 80077f2:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 80077f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80077f8:	f8cd b000 	str.w	fp, [sp]
 80077fc:	4620      	mov	r0, r4
 80077fe:	e9dd 3205 	ldrd	r3, r2, [sp, #20]
 8007802:	4641      	mov	r1, r8
 8007804:	f000 f833 	bl	800786e <_ZN4core3fmt9Formatter12pad_integral12write_prefix17ha1589e2b1349d165E>
 8007808:	b120      	cbz	r0, 8007814 <_ZN4core3fmt9Formatter12pad_integral17hbec66179281cb47dE+0x268>
 800780a:	2001      	movs	r0, #1
 800780c:	b007      	add	sp, #28
 800780e:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 8007812:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007814:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007818:	4620      	mov	r0, r4
 800781a:	9904      	ldr	r1, [sp, #16]
 800781c:	4652      	mov	r2, sl
 800781e:	4798      	blx	r3
 8007820:	b178      	cbz	r0, 8007842 <_ZN4core3fmt9Formatter12pad_integral17hbec66179281cb47dE+0x296>
 8007822:	2001      	movs	r0, #1
 8007824:	b007      	add	sp, #28
 8007826:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 800782a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800782c:	9803      	ldr	r0, [sp, #12]
 800782e:	9906      	ldr	r1, [sp, #24]
 8007830:	f880 1020 	strb.w	r1, [r0, #32]
 8007834:	f8c0 b010 	str.w	fp, [r0, #16]
 8007838:	2000      	movs	r0, #0
 800783a:	b007      	add	sp, #28
 800783c:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 8007840:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007842:	2500      	movs	r5, #0
 8007844:	45a9      	cmp	r9, r5
 8007846:	d009      	beq.n	800785c <_ZN4core3fmt9Formatter12pad_integral17hbec66179281cb47dE+0x2b0>
 8007848:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800784c:	4620      	mov	r0, r4
 800784e:	4631      	mov	r1, r6
 8007850:	4790      	blx	r2
 8007852:	3501      	adds	r5, #1
 8007854:	2800      	cmp	r0, #0
 8007856:	d0f5      	beq.n	8007844 <_ZN4core3fmt9Formatter12pad_integral17hbec66179281cb47dE+0x298>
 8007858:	1e69      	subs	r1, r5, #1
 800785a:	e000      	b.n	800785e <_ZN4core3fmt9Formatter12pad_integral17hbec66179281cb47dE+0x2b2>
 800785c:	4649      	mov	r1, r9
 800785e:	2000      	movs	r0, #0
 8007860:	4549      	cmp	r1, r9
 8007862:	bf38      	it	cc
 8007864:	2001      	movcc	r0, #1
 8007866:	b007      	add	sp, #28
 8007868:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 800786c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800786e <_ZN4core3fmt9Formatter12pad_integral12write_prefix17ha1589e2b1349d165E>:
 800786e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007870:	af03      	add	r7, sp, #12
 8007872:	f84d 8d04 	str.w	r8, [sp, #-4]!
 8007876:	f8d7 8008 	ldr.w	r8, [r7, #8]
 800787a:	461c      	mov	r4, r3
 800787c:	460e      	mov	r6, r1
 800787e:	f5b2 1f88 	cmp.w	r2, #1114112	; 0x110000
 8007882:	d00a      	beq.n	800789a <_ZN4core3fmt9Formatter12pad_integral12write_prefix17ha1589e2b1349d165E+0x2c>
 8007884:	6933      	ldr	r3, [r6, #16]
 8007886:	4611      	mov	r1, r2
 8007888:	4605      	mov	r5, r0
 800788a:	4798      	blx	r3
 800788c:	4601      	mov	r1, r0
 800788e:	4628      	mov	r0, r5
 8007890:	b119      	cbz	r1, 800789a <_ZN4core3fmt9Formatter12pad_integral12write_prefix17ha1589e2b1349d165E+0x2c>
 8007892:	2001      	movs	r0, #1
 8007894:	f85d 8b04 	ldr.w	r8, [sp], #4
 8007898:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800789a:	b13c      	cbz	r4, 80078ac <_ZN4core3fmt9Formatter12pad_integral12write_prefix17ha1589e2b1349d165E+0x3e>
 800789c:	68f3      	ldr	r3, [r6, #12]
 800789e:	4621      	mov	r1, r4
 80078a0:	4642      	mov	r2, r8
 80078a2:	f85d 8b04 	ldr.w	r8, [sp], #4
 80078a6:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80078aa:	4718      	bx	r3
 80078ac:	2000      	movs	r0, #0
 80078ae:	f85d 8b04 	ldr.w	r8, [sp], #4
 80078b2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080078b4 <_ZN4core3fmt9Formatter3pad17h3b34e20a8eeb34cfE>:
 80078b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80078b6:	af03      	add	r7, sp, #12
 80078b8:	e92d 0f00 	stmdb	sp!, {r8, r9, sl, fp}
 80078bc:	b081      	sub	sp, #4
 80078be:	460d      	mov	r5, r1
 80078c0:	f8d0 c000 	ldr.w	ip, [r0]
 80078c4:	6881      	ldr	r1, [r0, #8]
 80078c6:	f1bc 0f00 	cmp.w	ip, #0
 80078ca:	bf08      	it	eq
 80078cc:	ea5f 73c1 	movseq.w	r3, r1, lsl #31
 80078d0:	d037      	beq.n	8007942 <_ZN4core3fmt9Formatter3pad17h3b34e20a8eeb34cfE+0x8e>
 80078d2:	07c9      	lsls	r1, r1, #31
 80078d4:	d030      	beq.n	8007938 <_ZN4core3fmt9Formatter3pad17h3b34e20a8eeb34cfE+0x84>
 80078d6:	68c6      	ldr	r6, [r0, #12]
 80078d8:	eb05 0e02 	add.w	lr, r5, r2
 80078dc:	f04f 0800 	mov.w	r8, #0
 80078e0:	4629      	mov	r1, r5
 80078e2:	b9e6      	cbnz	r6, 800791e <_ZN4core3fmt9Formatter3pad17h3b34e20a8eeb34cfE+0x6a>
 80078e4:	4571      	cmp	r1, lr
 80078e6:	d027      	beq.n	8007938 <_ZN4core3fmt9Formatter3pad17h3b34e20a8eeb34cfE+0x84>
 80078e8:	f991 1000 	ldrsb.w	r1, [r1]
 80078ec:	f1b1 3fff 	cmp.w	r1, #4294967295
 80078f0:	bfdc      	itt	le
 80078f2:	b2c9      	uxtble	r1, r1
 80078f4:	29e0      	cmple	r1, #224	; 0xe0
 80078f6:	f1b8 0f00 	cmp.w	r8, #0
 80078fa:	d026      	beq.n	800794a <_ZN4core3fmt9Formatter3pad17h3b34e20a8eeb34cfE+0x96>
 80078fc:	4590      	cmp	r8, r2
 80078fe:	d223      	bcs.n	8007948 <_ZN4core3fmt9Formatter3pad17h3b34e20a8eeb34cfE+0x94>
 8007900:	f915 1008 	ldrsb.w	r1, [r5, r8]
 8007904:	f111 0f40 	cmn.w	r1, #64	; 0x40
 8007908:	da1f      	bge.n	800794a <_ZN4core3fmt9Formatter3pad17h3b34e20a8eeb34cfE+0x96>
 800790a:	2100      	movs	r1, #0
 800790c:	e01e      	b.n	800794c <_ZN4core3fmt9Formatter3pad17h3b34e20a8eeb34cfE+0x98>
 800790e:	29f0      	cmp	r1, #240	; 0xf0
 8007910:	bf2c      	ite	cs
 8007912:	1d21      	addcs	r1, r4, #4
 8007914:	1ce1      	addcc	r1, r4, #3
 8007916:	1b0b      	subs	r3, r1, r4
 8007918:	3e01      	subs	r6, #1
 800791a:	4498      	add	r8, r3
 800791c:	d0e2      	beq.n	80078e4 <_ZN4core3fmt9Formatter3pad17h3b34e20a8eeb34cfE+0x30>
 800791e:	4571      	cmp	r1, lr
 8007920:	d00a      	beq.n	8007938 <_ZN4core3fmt9Formatter3pad17h3b34e20a8eeb34cfE+0x84>
 8007922:	460c      	mov	r4, r1
 8007924:	f911 3b01 	ldrsb.w	r3, [r1], #1
 8007928:	f1b3 3fff 	cmp.w	r3, #4294967295
 800792c:	dcf3      	bgt.n	8007916 <_ZN4core3fmt9Formatter3pad17h3b34e20a8eeb34cfE+0x62>
 800792e:	b2d9      	uxtb	r1, r3
 8007930:	29e0      	cmp	r1, #224	; 0xe0
 8007932:	d2ec      	bcs.n	800790e <_ZN4core3fmt9Formatter3pad17h3b34e20a8eeb34cfE+0x5a>
 8007934:	1ca1      	adds	r1, r4, #2
 8007936:	e7ee      	b.n	8007916 <_ZN4core3fmt9Formatter3pad17h3b34e20a8eeb34cfE+0x62>
 8007938:	4690      	mov	r8, r2
 800793a:	f1bc 0f00 	cmp.w	ip, #0
 800793e:	d10c      	bne.n	800795a <_ZN4core3fmt9Formatter3pad17h3b34e20a8eeb34cfE+0xa6>
 8007940:	e07d      	b.n	8007a3e <_ZN4core3fmt9Formatter3pad17h3b34e20a8eeb34cfE+0x18a>
 8007942:	e9d0 0105 	ldrd	r0, r1, [r0, #20]
 8007946:	e07d      	b.n	8007a44 <_ZN4core3fmt9Formatter3pad17h3b34e20a8eeb34cfE+0x190>
 8007948:	d1df      	bne.n	800790a <_ZN4core3fmt9Formatter3pad17h3b34e20a8eeb34cfE+0x56>
 800794a:	4629      	mov	r1, r5
 800794c:	2900      	cmp	r1, #0
 800794e:	bf0c      	ite	eq
 8007950:	4690      	moveq	r8, r2
 8007952:	460d      	movne	r5, r1
 8007954:	f1bc 0f00 	cmp.w	ip, #0
 8007958:	d071      	beq.n	8007a3e <_ZN4core3fmt9Formatter3pad17h3b34e20a8eeb34cfE+0x18a>
 800795a:	f8d0 9004 	ldr.w	r9, [r0, #4]
 800795e:	f1b8 0f10 	cmp.w	r8, #16
 8007962:	d237      	bcs.n	80079d4 <_ZN4core3fmt9Formatter3pad17h3b34e20a8eeb34cfE+0x120>
 8007964:	f1b8 0f00 	cmp.w	r8, #0
 8007968:	d03c      	beq.n	80079e4 <_ZN4core3fmt9Formatter3pad17h3b34e20a8eeb34cfE+0x130>
 800796a:	f008 0c03 	and.w	ip, r8, #3
 800796e:	ea5f 0298 	movs.w	r2, r8, lsr #2
 8007972:	f04f 0100 	mov.w	r1, #0
 8007976:	d037      	beq.n	80079e8 <_ZN4core3fmt9Formatter3pad17h3b34e20a8eeb34cfE+0x134>
 8007978:	f002 0203 	and.w	r2, r2, #3
 800797c:	f105 0a01 	add.w	sl, r5, #1
 8007980:	46ab      	mov	fp, r5
 8007982:	eba1 0e82 	sub.w	lr, r1, r2, lsl #2
 8007986:	f06f 0203 	mvn.w	r2, #3
 800798a:	eb0a 0402 	add.w	r4, sl, r2
 800798e:	3204      	adds	r2, #4
 8007990:	f994 6003 	ldrsb.w	r6, [r4, #3]
 8007994:	f994 3006 	ldrsb.w	r3, [r4, #6]
 8007998:	f994 5005 	ldrsb.w	r5, [r4, #5]
 800799c:	f116 0f41 	cmn.w	r6, #65	; 0x41
 80079a0:	f994 4004 	ldrsb.w	r4, [r4, #4]
 80079a4:	bfc8      	it	gt
 80079a6:	3101      	addgt	r1, #1
 80079a8:	f114 0f41 	cmn.w	r4, #65	; 0x41
 80079ac:	bfc8      	it	gt
 80079ae:	3101      	addgt	r1, #1
 80079b0:	f115 0f41 	cmn.w	r5, #65	; 0x41
 80079b4:	bfc8      	it	gt
 80079b6:	3101      	addgt	r1, #1
 80079b8:	f113 0f41 	cmn.w	r3, #65	; 0x41
 80079bc:	eb0e 0302 	add.w	r3, lr, r2
 80079c0:	bfc8      	it	gt
 80079c2:	3101      	addgt	r1, #1
 80079c4:	3304      	adds	r3, #4
 80079c6:	d1e0      	bne.n	800798a <_ZN4core3fmt9Formatter3pad17h3b34e20a8eeb34cfE+0xd6>
 80079c8:	3204      	adds	r2, #4
 80079ca:	465d      	mov	r5, fp
 80079cc:	f1bc 0f00 	cmp.w	ip, #0
 80079d0:	d10e      	bne.n	80079f0 <_ZN4core3fmt9Formatter3pad17h3b34e20a8eeb34cfE+0x13c>
 80079d2:	e025      	b.n	8007a20 <_ZN4core3fmt9Formatter3pad17h3b34e20a8eeb34cfE+0x16c>
 80079d4:	4606      	mov	r6, r0
 80079d6:	4628      	mov	r0, r5
 80079d8:	4641      	mov	r1, r8
 80079da:	f000 f8c2 	bl	8007b62 <_ZN4core3str5count14do_count_chars17h272bd3abab41287cE>
 80079de:	4601      	mov	r1, r0
 80079e0:	4630      	mov	r0, r6
 80079e2:	e01d      	b.n	8007a20 <_ZN4core3fmt9Formatter3pad17h3b34e20a8eeb34cfE+0x16c>
 80079e4:	2100      	movs	r1, #0
 80079e6:	e01b      	b.n	8007a20 <_ZN4core3fmt9Formatter3pad17h3b34e20a8eeb34cfE+0x16c>
 80079e8:	2200      	movs	r2, #0
 80079ea:	f1bc 0f00 	cmp.w	ip, #0
 80079ee:	d017      	beq.n	8007a20 <_ZN4core3fmt9Formatter3pad17h3b34e20a8eeb34cfE+0x16c>
 80079f0:	56ab      	ldrsb	r3, [r5, r2]
 80079f2:	f113 0f41 	cmn.w	r3, #65	; 0x41
 80079f6:	bfc8      	it	gt
 80079f8:	3101      	addgt	r1, #1
 80079fa:	f1bc 0f01 	cmp.w	ip, #1
 80079fe:	d00f      	beq.n	8007a20 <_ZN4core3fmt9Formatter3pad17h3b34e20a8eeb34cfE+0x16c>
 8007a00:	442a      	add	r2, r5
 8007a02:	f992 3001 	ldrsb.w	r3, [r2, #1]
 8007a06:	f113 0f41 	cmn.w	r3, #65	; 0x41
 8007a0a:	bfc8      	it	gt
 8007a0c:	3101      	addgt	r1, #1
 8007a0e:	f1bc 0f02 	cmp.w	ip, #2
 8007a12:	d005      	beq.n	8007a20 <_ZN4core3fmt9Formatter3pad17h3b34e20a8eeb34cfE+0x16c>
 8007a14:	f992 2002 	ldrsb.w	r2, [r2, #2]
 8007a18:	f112 0f41 	cmn.w	r2, #65	; 0x41
 8007a1c:	bfc8      	it	gt
 8007a1e:	3101      	addgt	r1, #1
 8007a20:	4589      	cmp	r9, r1
 8007a22:	d90c      	bls.n	8007a3e <_ZN4core3fmt9Formatter3pad17h3b34e20a8eeb34cfE+0x18a>
 8007a24:	f890 2020 	ldrb.w	r2, [r0, #32]
 8007a28:	eba9 0901 	sub.w	r9, r9, r1
 8007a2c:	2100      	movs	r1, #0
 8007a2e:	e8df f002 	tbb	[pc, r2]
 8007a32:	0217      	.short	0x0217
 8007a34:	1711      	.short	0x1711
 8007a36:	4649      	mov	r1, r9
 8007a38:	f04f 0900 	mov.w	r9, #0
 8007a3c:	e010      	b.n	8007a60 <_ZN4core3fmt9Formatter3pad17h3b34e20a8eeb34cfE+0x1ac>
 8007a3e:	e9d0 0105 	ldrd	r0, r1, [r0, #20]
 8007a42:	4642      	mov	r2, r8
 8007a44:	68cb      	ldr	r3, [r1, #12]
 8007a46:	4629      	mov	r1, r5
 8007a48:	b001      	add	sp, #4
 8007a4a:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 8007a4e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8007a52:	4718      	bx	r3
 8007a54:	f109 0201 	add.w	r2, r9, #1
 8007a58:	ea4f 0159 	mov.w	r1, r9, lsr #1
 8007a5c:	ea4f 0952 	mov.w	r9, r2, lsr #1
 8007a60:	e9d0 ab04 	ldrd	sl, fp, [r0, #16]
 8007a64:	1c4c      	adds	r4, r1, #1
 8007a66:	6986      	ldr	r6, [r0, #24]
 8007a68:	3c01      	subs	r4, #1
 8007a6a:	d006      	beq.n	8007a7a <_ZN4core3fmt9Formatter3pad17h3b34e20a8eeb34cfE+0x1c6>
 8007a6c:	6932      	ldr	r2, [r6, #16]
 8007a6e:	4658      	mov	r0, fp
 8007a70:	4651      	mov	r1, sl
 8007a72:	4790      	blx	r2
 8007a74:	2800      	cmp	r0, #0
 8007a76:	d0f7      	beq.n	8007a68 <_ZN4core3fmt9Formatter3pad17h3b34e20a8eeb34cfE+0x1b4>
 8007a78:	e005      	b.n	8007a86 <_ZN4core3fmt9Formatter3pad17h3b34e20a8eeb34cfE+0x1d2>
 8007a7a:	68f3      	ldr	r3, [r6, #12]
 8007a7c:	4658      	mov	r0, fp
 8007a7e:	4629      	mov	r1, r5
 8007a80:	4642      	mov	r2, r8
 8007a82:	4798      	blx	r3
 8007a84:	b120      	cbz	r0, 8007a90 <_ZN4core3fmt9Formatter3pad17h3b34e20a8eeb34cfE+0x1dc>
 8007a86:	2001      	movs	r0, #1
 8007a88:	b001      	add	sp, #4
 8007a8a:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 8007a8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007a90:	2500      	movs	r5, #0
 8007a92:	45a9      	cmp	r9, r5
 8007a94:	d008      	beq.n	8007aa8 <_ZN4core3fmt9Formatter3pad17h3b34e20a8eeb34cfE+0x1f4>
 8007a96:	6932      	ldr	r2, [r6, #16]
 8007a98:	4658      	mov	r0, fp
 8007a9a:	4651      	mov	r1, sl
 8007a9c:	4790      	blx	r2
 8007a9e:	3501      	adds	r5, #1
 8007aa0:	2800      	cmp	r0, #0
 8007aa2:	d0f6      	beq.n	8007a92 <_ZN4core3fmt9Formatter3pad17h3b34e20a8eeb34cfE+0x1de>
 8007aa4:	1e69      	subs	r1, r5, #1
 8007aa6:	e000      	b.n	8007aaa <_ZN4core3fmt9Formatter3pad17h3b34e20a8eeb34cfE+0x1f6>
 8007aa8:	4649      	mov	r1, r9
 8007aaa:	2000      	movs	r0, #0
 8007aac:	4549      	cmp	r1, r9
 8007aae:	bf38      	it	cc
 8007ab0:	2001      	movcc	r0, #1
 8007ab2:	b001      	add	sp, #4
 8007ab4:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 8007ab8:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007aba <_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h99c194781023e779E>:
 8007aba:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007abc:	af03      	add	r7, sp, #12
 8007abe:	f84d bd04 	str.w	fp, [sp, #-4]!
 8007ac2:	b084      	sub	sp, #16
 8007ac4:	4615      	mov	r5, r2
 8007ac6:	4606      	mov	r6, r0
 8007ac8:	e9d0 0205 	ldrd	r0, r2, [r0, #20]
 8007acc:	461c      	mov	r4, r3
 8007ace:	68d3      	ldr	r3, [r2, #12]
 8007ad0:	462a      	mov	r2, r5
 8007ad2:	4798      	blx	r3
 8007ad4:	f88d 000c 	strb.w	r0, [sp, #12]
 8007ad8:	fab5 f085 	clz	r0, r5
 8007adc:	68ba      	ldr	r2, [r7, #8]
 8007ade:	a901      	add	r1, sp, #4
 8007ae0:	0940      	lsrs	r0, r0, #5
 8007ae2:	9602      	str	r6, [sp, #8]
 8007ae4:	f88d 000d 	strb.w	r0, [sp, #13]
 8007ae8:	2000      	movs	r0, #0
 8007aea:	9001      	str	r0, [sp, #4]
 8007aec:	4608      	mov	r0, r1
 8007aee:	4621      	mov	r1, r4
 8007af0:	f7ff fc1c 	bl	800732c <_ZN4core3fmt8builders10DebugTuple5field17h5b4273accbec3386E>
 8007af4:	9901      	ldr	r1, [sp, #4]
 8007af6:	f89d 200c 	ldrb.w	r2, [sp, #12]
 8007afa:	2900      	cmp	r1, #0
 8007afc:	4608      	mov	r0, r1
 8007afe:	bf18      	it	ne
 8007b00:	2001      	movne	r0, #1
 8007b02:	ea40 0002 	orr.w	r0, r0, r2
 8007b06:	d016      	beq.n	8007b36 <_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h99c194781023e779E+0x7c>
 8007b08:	07d2      	lsls	r2, r2, #31
 8007b0a:	d114      	bne.n	8007b36 <_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h99c194781023e779E+0x7c>
 8007b0c:	2901      	cmp	r1, #1
 8007b0e:	d118      	bne.n	8007b42 <_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h99c194781023e779E+0x88>
 8007b10:	f89d 000d 	ldrb.w	r0, [sp, #13]
 8007b14:	9c02      	ldr	r4, [sp, #8]
 8007b16:	b1a8      	cbz	r0, 8007b44 <_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h99c194781023e779E+0x8a>
 8007b18:	7f20      	ldrb	r0, [r4, #28]
 8007b1a:	0740      	lsls	r0, r0, #29
 8007b1c:	d412      	bmi.n	8007b44 <_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h99c194781023e779E+0x8a>
 8007b1e:	e9d4 0105 	ldrd	r0, r1, [r4, #20]
 8007b22:	2201      	movs	r2, #1
 8007b24:	68cb      	ldr	r3, [r1, #12]
 8007b26:	f249 5113 	movw	r1, #38163	; 0x9513
 8007b2a:	f6c0 0100 	movt	r1, #2048	; 0x800
 8007b2e:	4798      	blx	r3
 8007b30:	4601      	mov	r1, r0
 8007b32:	2001      	movs	r0, #1
 8007b34:	b131      	cbz	r1, 8007b44 <_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h99c194781023e779E+0x8a>
 8007b36:	f000 0001 	and.w	r0, r0, #1
 8007b3a:	b004      	add	sp, #16
 8007b3c:	f85d bb04 	ldr.w	fp, [sp], #4
 8007b40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007b42:	9c02      	ldr	r4, [sp, #8]
 8007b44:	e9d4 0105 	ldrd	r0, r1, [r4, #20]
 8007b48:	2201      	movs	r2, #1
 8007b4a:	68cb      	ldr	r3, [r1, #12]
 8007b4c:	f249 4120 	movw	r1, #37920	; 0x9420
 8007b50:	f6c0 0100 	movt	r1, #2048	; 0x800
 8007b54:	4798      	blx	r3
 8007b56:	f000 0001 	and.w	r0, r0, #1
 8007b5a:	b004      	add	sp, #16
 8007b5c:	f85d bb04 	ldr.w	fp, [sp], #4
 8007b60:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007b62 <_ZN4core3str5count14do_count_chars17h272bd3abab41287cE>:
 8007b62:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007b64:	af03      	add	r7, sp, #12
 8007b66:	e92d 0f00 	stmdb	sp!, {r8, r9, sl, fp}
 8007b6a:	b082      	sub	sp, #8
 8007b6c:	4681      	mov	r9, r0
 8007b6e:	3003      	adds	r0, #3
 8007b70:	f020 0a03 	bic.w	sl, r0, #3
 8007b74:	ebaa 0809 	sub.w	r8, sl, r9
 8007b78:	4541      	cmp	r1, r8
 8007b7a:	d30a      	bcc.n	8007b92 <_ZN4core3str5count14do_count_chars17h272bd3abab41287cE+0x30>
 8007b7c:	eba1 0e08 	sub.w	lr, r1, r8
 8007b80:	ea5f 0c9e 	movs.w	ip, lr, lsr #2
 8007b84:	d005      	beq.n	8007b92 <_ZN4core3str5count14do_count_chars17h272bd3abab41287cE+0x30>
 8007b86:	f00e 0203 	and.w	r2, lr, #3
 8007b8a:	45ca      	cmp	sl, r9
 8007b8c:	d15a      	bne.n	8007c44 <_ZN4core3str5count14do_count_chars17h272bd3abab41287cE+0xe2>
 8007b8e:	2000      	movs	r0, #0
 8007b90:	e0a0      	b.n	8007cd4 <_ZN4core3str5count14do_count_chars17h272bd3abab41287cE+0x172>
 8007b92:	b389      	cbz	r1, 8007bf8 <_ZN4core3str5count14do_count_chars17h272bd3abab41287cE+0x96>
 8007b94:	f001 0c03 	and.w	ip, r1, #3
 8007b98:	088a      	lsrs	r2, r1, #2
 8007b9a:	f04f 0000 	mov.w	r0, #0
 8007b9e:	d030      	beq.n	8007c02 <_ZN4core3str5count14do_count_chars17h272bd3abab41287cE+0xa0>
 8007ba0:	eba0 0e82 	sub.w	lr, r0, r2, lsl #2
 8007ba4:	f109 0601 	add.w	r6, r9, #1
 8007ba8:	f06f 0503 	mvn.w	r5, #3
 8007bac:	1973      	adds	r3, r6, r5
 8007bae:	3504      	adds	r5, #4
 8007bb0:	f993 1003 	ldrsb.w	r1, [r3, #3]
 8007bb4:	f993 4006 	ldrsb.w	r4, [r3, #6]
 8007bb8:	f993 2005 	ldrsb.w	r2, [r3, #5]
 8007bbc:	f111 0f41 	cmn.w	r1, #65	; 0x41
 8007bc0:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8007bc4:	bfc8      	it	gt
 8007bc6:	3001      	addgt	r0, #1
 8007bc8:	eb0e 0105 	add.w	r1, lr, r5
 8007bcc:	f113 0f41 	cmn.w	r3, #65	; 0x41
 8007bd0:	bfc8      	it	gt
 8007bd2:	3001      	addgt	r0, #1
 8007bd4:	f112 0f41 	cmn.w	r2, #65	; 0x41
 8007bd8:	bfc8      	it	gt
 8007bda:	3001      	addgt	r0, #1
 8007bdc:	f114 0f41 	cmn.w	r4, #65	; 0x41
 8007be0:	bfc8      	it	gt
 8007be2:	3001      	addgt	r0, #1
 8007be4:	3104      	adds	r1, #4
 8007be6:	d1e1      	bne.n	8007bac <_ZN4core3str5count14do_count_chars17h272bd3abab41287cE+0x4a>
 8007be8:	1d2a      	adds	r2, r5, #4
 8007bea:	f1bc 0f00 	cmp.w	ip, #0
 8007bee:	d10c      	bne.n	8007c0a <_ZN4core3str5count14do_count_chars17h272bd3abab41287cE+0xa8>
 8007bf0:	b002      	add	sp, #8
 8007bf2:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 8007bf6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007bf8:	2000      	movs	r0, #0
 8007bfa:	b002      	add	sp, #8
 8007bfc:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 8007c00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007c02:	2200      	movs	r2, #0
 8007c04:	f1bc 0f00 	cmp.w	ip, #0
 8007c08:	d0f2      	beq.n	8007bf0 <_ZN4core3str5count14do_count_chars17h272bd3abab41287cE+0x8e>
 8007c0a:	f919 1002 	ldrsb.w	r1, [r9, r2]
 8007c0e:	f111 0f41 	cmn.w	r1, #65	; 0x41
 8007c12:	bfc8      	it	gt
 8007c14:	3001      	addgt	r0, #1
 8007c16:	f1bc 0f01 	cmp.w	ip, #1
 8007c1a:	d0e9      	beq.n	8007bf0 <_ZN4core3str5count14do_count_chars17h272bd3abab41287cE+0x8e>
 8007c1c:	444a      	add	r2, r9
 8007c1e:	f992 1001 	ldrsb.w	r1, [r2, #1]
 8007c22:	f111 0f41 	cmn.w	r1, #65	; 0x41
 8007c26:	bfc8      	it	gt
 8007c28:	3001      	addgt	r0, #1
 8007c2a:	f1bc 0f02 	cmp.w	ip, #2
 8007c2e:	d0df      	beq.n	8007bf0 <_ZN4core3str5count14do_count_chars17h272bd3abab41287cE+0x8e>
 8007c30:	f992 1002 	ldrsb.w	r1, [r2, #2]
 8007c34:	f111 0f41 	cmn.w	r1, #65	; 0x41
 8007c38:	bfc8      	it	gt
 8007c3a:	3001      	addgt	r0, #1
 8007c3c:	b002      	add	sp, #8
 8007c3e:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 8007c42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007c44:	eba9 000a 	sub.w	r0, r9, sl
 8007c48:	f110 0f04 	cmn.w	r0, #4
 8007c4c:	d902      	bls.n	8007c54 <_ZN4core3str5count14do_count_chars17h272bd3abab41287cE+0xf2>
 8007c4e:	2000      	movs	r0, #0
 8007c50:	2500      	movs	r5, #0
 8007c52:	e023      	b.n	8007c9c <_ZN4core3str5count14do_count_chars17h272bd3abab41287cE+0x13a>
 8007c54:	f109 0b01 	add.w	fp, r9, #1
 8007c58:	2000      	movs	r0, #0
 8007c5a:	f06f 0603 	mvn.w	r6, #3
 8007c5e:	eb0b 0506 	add.w	r5, fp, r6
 8007c62:	f995 4003 	ldrsb.w	r4, [r5, #3]
 8007c66:	f995 3006 	ldrsb.w	r3, [r5, #6]
 8007c6a:	f995 1005 	ldrsb.w	r1, [r5, #5]
 8007c6e:	f114 0f41 	cmn.w	r4, #65	; 0x41
 8007c72:	f995 5004 	ldrsb.w	r5, [r5, #4]
 8007c76:	bfc8      	it	gt
 8007c78:	3001      	addgt	r0, #1
 8007c7a:	f115 0f41 	cmn.w	r5, #65	; 0x41
 8007c7e:	bfc8      	it	gt
 8007c80:	3001      	addgt	r0, #1
 8007c82:	f111 0f41 	cmn.w	r1, #65	; 0x41
 8007c86:	bfc8      	it	gt
 8007c88:	3001      	addgt	r0, #1
 8007c8a:	f113 0f41 	cmn.w	r3, #65	; 0x41
 8007c8e:	bfc8      	it	gt
 8007c90:	3001      	addgt	r0, #1
 8007c92:	f116 0508 	adds.w	r5, r6, #8
 8007c96:	f106 0604 	add.w	r6, r6, #4
 8007c9a:	d1e0      	bne.n	8007c5e <_ZN4core3str5count14do_count_chars17h272bd3abab41287cE+0xfc>
 8007c9c:	45ca      	cmp	sl, r9
 8007c9e:	d019      	beq.n	8007cd4 <_ZN4core3str5count14do_count_chars17h272bd3abab41287cE+0x172>
 8007ca0:	f919 1005 	ldrsb.w	r1, [r9, r5]
 8007ca4:	f111 0f41 	cmn.w	r1, #65	; 0x41
 8007ca8:	bfc8      	it	gt
 8007caa:	3001      	addgt	r0, #1
 8007cac:	f1b8 0f01 	cmp.w	r8, #1
 8007cb0:	d010      	beq.n	8007cd4 <_ZN4core3str5count14do_count_chars17h272bd3abab41287cE+0x172>
 8007cb2:	eb09 0105 	add.w	r1, r9, r5
 8007cb6:	f991 3001 	ldrsb.w	r3, [r1, #1]
 8007cba:	f113 0f41 	cmn.w	r3, #65	; 0x41
 8007cbe:	bfc8      	it	gt
 8007cc0:	3001      	addgt	r0, #1
 8007cc2:	f1b8 0f02 	cmp.w	r8, #2
 8007cc6:	d005      	beq.n	8007cd4 <_ZN4core3str5count14do_count_chars17h272bd3abab41287cE+0x172>
 8007cc8:	f991 1002 	ldrsb.w	r1, [r1, #2]
 8007ccc:	f111 0f41 	cmn.w	r1, #65	; 0x41
 8007cd0:	bfc8      	it	gt
 8007cd2:	3001      	addgt	r0, #1
 8007cd4:	eb09 0408 	add.w	r4, r9, r8
 8007cd8:	2300      	movs	r3, #0
 8007cda:	b1c2      	cbz	r2, 8007d0e <_ZN4core3str5count14do_count_chars17h272bd3abab41287cE+0x1ac>
 8007cdc:	f02e 0103 	bic.w	r1, lr, #3
 8007ce0:	4421      	add	r1, r4
 8007ce2:	f991 6000 	ldrsb.w	r6, [r1]
 8007ce6:	f116 0f41 	cmn.w	r6, #65	; 0x41
 8007cea:	bfc8      	it	gt
 8007cec:	2301      	movgt	r3, #1
 8007cee:	2a01      	cmp	r2, #1
 8007cf0:	d00d      	beq.n	8007d0e <_ZN4core3str5count14do_count_chars17h272bd3abab41287cE+0x1ac>
 8007cf2:	f991 6001 	ldrsb.w	r6, [r1, #1]
 8007cf6:	f116 0f41 	cmn.w	r6, #65	; 0x41
 8007cfa:	bfc8      	it	gt
 8007cfc:	3301      	addgt	r3, #1
 8007cfe:	2a02      	cmp	r2, #2
 8007d00:	d005      	beq.n	8007d0e <_ZN4core3str5count14do_count_chars17h272bd3abab41287cE+0x1ac>
 8007d02:	f991 1002 	ldrsb.w	r1, [r1, #2]
 8007d06:	f111 0f41 	cmn.w	r1, #65	; 0x41
 8007d0a:	bfc8      	it	gt
 8007d0c:	3301      	addgt	r3, #1
 8007d0e:	4418      	add	r0, r3
 8007d10:	e012      	b.n	8007d38 <_ZN4core3str5count14do_count_chars17h272bd3abab41287cE+0x1d6>
 8007d12:	f04f 0800 	mov.w	r8, #0
 8007d16:	fa3f f288 	uxtb16	r2, r8
 8007d1a:	fa3f f398 	uxtb16	r3, r8, ror #8
 8007d1e:	441a      	add	r2, r3
 8007d20:	ebac 0c0b 	sub.w	ip, ip, fp
 8007d24:	eb0a 048b 	add.w	r4, sl, fp, lsl #2
 8007d28:	f01b 0103 	ands.w	r1, fp, #3
 8007d2c:	eb02 4202 	add.w	r2, r2, r2, lsl #16
 8007d30:	eb00 4012 	add.w	r0, r0, r2, lsr #16
 8007d34:	f040 8149 	bne.w	8007fca <_ZN4core3str5count14do_count_chars17h272bd3abab41287cE+0x468>
 8007d38:	f1bc 0f00 	cmp.w	ip, #0
 8007d3c:	f43f af58 	beq.w	8007bf0 <_ZN4core3str5count14do_count_chars17h272bd3abab41287cE+0x8e>
 8007d40:	f1bc 0fc0 	cmp.w	ip, #192	; 0xc0
 8007d44:	46e3      	mov	fp, ip
 8007d46:	bf28      	it	cs
 8007d48:	f04f 0bc0 	movcs.w	fp, #192	; 0xc0
 8007d4c:	46a2      	mov	sl, r4
 8007d4e:	f1bc 0f04 	cmp.w	ip, #4
 8007d52:	d3de      	bcc.n	8007d12 <_ZN4core3str5count14do_count_chars17h272bd3abab41287cE+0x1b0>
 8007d54:	f06f 010f 	mvn.w	r1, #15
 8007d58:	2201      	movs	r2, #1
 8007d5a:	eb01 018b 	add.w	r1, r1, fp, lsl #2
 8007d5e:	2930      	cmp	r1, #48	; 0x30
 8007d60:	eb02 1211 	add.w	r2, r2, r1, lsr #4
 8007d64:	e9cd 2a00 	strd	r2, sl, [sp]
 8007d68:	d203      	bcs.n	8007d72 <_ZN4core3str5count14do_count_chars17h272bd3abab41287cE+0x210>
 8007d6a:	f04f 0800 	mov.w	r8, #0
 8007d6e:	4654      	mov	r4, sl
 8007d70:	e0ab      	b.n	8007eca <_ZN4core3str5count14do_count_chars17h272bd3abab41287cE+0x368>
 8007d72:	f022 0903 	bic.w	r9, r2, #3
 8007d76:	f04f 0800 	mov.w	r8, #0
 8007d7a:	4654      	mov	r4, sl
 8007d7c:	e894 040e 	ldmia.w	r4, {r1, r2, r3, sl}
 8007d80:	f1b9 0904 	subs.w	r9, r9, #4
 8007d84:	69a6      	ldr	r6, [r4, #24]
 8007d86:	ea6f 0e01 	mvn.w	lr, r1
 8007d8a:	ea4f 15de 	mov.w	r5, lr, lsr #7
 8007d8e:	ea45 1191 	orr.w	r1, r5, r1, lsr #6
 8007d92:	ea6f 0502 	mvn.w	r5, r2
 8007d96:	f021 31fe 	bic.w	r1, r1, #4278124286	; 0xfefefefe
 8007d9a:	ea4f 15d5 	mov.w	r5, r5, lsr #7
 8007d9e:	ea45 1292 	orr.w	r2, r5, r2, lsr #6
 8007da2:	4441      	add	r1, r8
 8007da4:	f022 32fe 	bic.w	r2, r2, #4278124286	; 0xfefefefe
 8007da8:	440a      	add	r2, r1
 8007daa:	ea6f 0103 	mvn.w	r1, r3
 8007dae:	ea4f 15d1 	mov.w	r5, r1, lsr #7
 8007db2:	ea45 1393 	orr.w	r3, r5, r3, lsr #6
 8007db6:	f023 33fe 	bic.w	r3, r3, #4278124286	; 0xfefefefe
 8007dba:	6925      	ldr	r5, [r4, #16]
 8007dbc:	441a      	add	r2, r3
 8007dbe:	ea6f 030a 	mvn.w	r3, sl
 8007dc2:	ea4f 13d3 	mov.w	r3, r3, lsr #7
 8007dc6:	6961      	ldr	r1, [r4, #20]
 8007dc8:	ea43 139a 	orr.w	r3, r3, sl, lsr #6
 8007dcc:	f8d4 8038 	ldr.w	r8, [r4, #56]	; 0x38
 8007dd0:	f023 33fe 	bic.w	r3, r3, #4278124286	; 0xfefefefe
 8007dd4:	f8d4 e03c 	ldr.w	lr, [r4, #60]	; 0x3c
 8007dd8:	441a      	add	r2, r3
 8007dda:	ea6f 0305 	mvn.w	r3, r5
 8007dde:	ea4f 13d3 	mov.w	r3, r3, lsr #7
 8007de2:	ea43 1395 	orr.w	r3, r3, r5, lsr #6
 8007de6:	69e5      	ldr	r5, [r4, #28]
 8007de8:	f023 33fe 	bic.w	r3, r3, #4278124286	; 0xfefefefe
 8007dec:	441a      	add	r2, r3
 8007dee:	ea6f 0301 	mvn.w	r3, r1
 8007df2:	ea4f 13d3 	mov.w	r3, r3, lsr #7
 8007df6:	ea43 1191 	orr.w	r1, r3, r1, lsr #6
 8007dfa:	f021 31fe 	bic.w	r1, r1, #4278124286	; 0xfefefefe
 8007dfe:	6a23      	ldr	r3, [r4, #32]
 8007e00:	4411      	add	r1, r2
 8007e02:	ea6f 0206 	mvn.w	r2, r6
 8007e06:	ea4f 12d2 	mov.w	r2, r2, lsr #7
 8007e0a:	ea42 1296 	orr.w	r2, r2, r6, lsr #6
 8007e0e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007e10:	f022 32fe 	bic.w	r2, r2, #4278124286	; 0xfefefefe
 8007e14:	4411      	add	r1, r2
 8007e16:	ea6f 0205 	mvn.w	r2, r5
 8007e1a:	ea4f 12d2 	mov.w	r2, r2, lsr #7
 8007e1e:	ea42 1295 	orr.w	r2, r2, r5, lsr #6
 8007e22:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8007e24:	f022 32fe 	bic.w	r2, r2, #4278124286	; 0xfefefefe
 8007e28:	4411      	add	r1, r2
 8007e2a:	ea6f 0203 	mvn.w	r2, r3
 8007e2e:	ea4f 12d2 	mov.w	r2, r2, lsr #7
 8007e32:	ea42 1293 	orr.w	r2, r2, r3, lsr #6
 8007e36:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8007e38:	f022 32fe 	bic.w	r2, r2, #4278124286	; 0xfefefefe
 8007e3c:	4411      	add	r1, r2
 8007e3e:	ea6f 0206 	mvn.w	r2, r6
 8007e42:	ea4f 12d2 	mov.w	r2, r2, lsr #7
 8007e46:	ea42 1296 	orr.w	r2, r2, r6, lsr #6
 8007e4a:	6b26      	ldr	r6, [r4, #48]	; 0x30
 8007e4c:	f022 32fe 	bic.w	r2, r2, #4278124286	; 0xfefefefe
 8007e50:	4411      	add	r1, r2
 8007e52:	ea6f 0205 	mvn.w	r2, r5
 8007e56:	ea4f 12d2 	mov.w	r2, r2, lsr #7
 8007e5a:	ea42 1295 	orr.w	r2, r2, r5, lsr #6
 8007e5e:	6b65      	ldr	r5, [r4, #52]	; 0x34
 8007e60:	f022 32fe 	bic.w	r2, r2, #4278124286	; 0xfefefefe
 8007e64:	f104 0440 	add.w	r4, r4, #64	; 0x40
 8007e68:	4411      	add	r1, r2
 8007e6a:	ea6f 0203 	mvn.w	r2, r3
 8007e6e:	ea4f 12d2 	mov.w	r2, r2, lsr #7
 8007e72:	ea42 1293 	orr.w	r2, r2, r3, lsr #6
 8007e76:	f022 32fe 	bic.w	r2, r2, #4278124286	; 0xfefefefe
 8007e7a:	4411      	add	r1, r2
 8007e7c:	ea6f 0206 	mvn.w	r2, r6
 8007e80:	ea4f 12d2 	mov.w	r2, r2, lsr #7
 8007e84:	ea42 1296 	orr.w	r2, r2, r6, lsr #6
 8007e88:	f022 32fe 	bic.w	r2, r2, #4278124286	; 0xfefefefe
 8007e8c:	4411      	add	r1, r2
 8007e8e:	ea6f 0205 	mvn.w	r2, r5
 8007e92:	ea4f 12d2 	mov.w	r2, r2, lsr #7
 8007e96:	ea42 1295 	orr.w	r2, r2, r5, lsr #6
 8007e9a:	f022 32fe 	bic.w	r2, r2, #4278124286	; 0xfefefefe
 8007e9e:	4411      	add	r1, r2
 8007ea0:	ea6f 0208 	mvn.w	r2, r8
 8007ea4:	ea4f 12d2 	mov.w	r2, r2, lsr #7
 8007ea8:	ea42 1298 	orr.w	r2, r2, r8, lsr #6
 8007eac:	f022 32fe 	bic.w	r2, r2, #4278124286	; 0xfefefefe
 8007eb0:	4411      	add	r1, r2
 8007eb2:	ea6f 020e 	mvn.w	r2, lr
 8007eb6:	ea4f 12d2 	mov.w	r2, r2, lsr #7
 8007eba:	ea42 129e 	orr.w	r2, r2, lr, lsr #6
 8007ebe:	f022 32fe 	bic.w	r2, r2, #4278124286	; 0xfefefefe
 8007ec2:	eb02 0801 	add.w	r8, r2, r1
 8007ec6:	f47f af59 	bne.w	8007d7c <_ZN4core3str5count14do_count_chars17h272bd3abab41287cE+0x21a>
 8007eca:	9900      	ldr	r1, [sp, #0]
 8007ecc:	f8dd a004 	ldr.w	sl, [sp, #4]
 8007ed0:	f011 0e03 	ands.w	lr, r1, #3
 8007ed4:	f43f af1f 	beq.w	8007d16 <_ZN4core3str5count14do_count_chars17h272bd3abab41287cE+0x1b4>
 8007ed8:	e894 004c 	ldmia.w	r4, {r2, r3, r6}
 8007edc:	f1be 0f01 	cmp.w	lr, #1
 8007ee0:	68e5      	ldr	r5, [r4, #12]
 8007ee2:	ea6f 0102 	mvn.w	r1, r2
 8007ee6:	ea4f 11d1 	mov.w	r1, r1, lsr #7
 8007eea:	ea41 1192 	orr.w	r1, r1, r2, lsr #6
 8007eee:	ea6f 0203 	mvn.w	r2, r3
 8007ef2:	ea4f 12d2 	mov.w	r2, r2, lsr #7
 8007ef6:	f021 31fe 	bic.w	r1, r1, #4278124286	; 0xfefefefe
 8007efa:	ea42 1293 	orr.w	r2, r2, r3, lsr #6
 8007efe:	4441      	add	r1, r8
 8007f00:	f022 32fe 	bic.w	r2, r2, #4278124286	; 0xfefefefe
 8007f04:	4411      	add	r1, r2
 8007f06:	ea6f 0206 	mvn.w	r2, r6
 8007f0a:	ea4f 12d2 	mov.w	r2, r2, lsr #7
 8007f0e:	ea42 1296 	orr.w	r2, r2, r6, lsr #6
 8007f12:	f022 32fe 	bic.w	r2, r2, #4278124286	; 0xfefefefe
 8007f16:	4411      	add	r1, r2
 8007f18:	ea6f 0205 	mvn.w	r2, r5
 8007f1c:	ea4f 12d2 	mov.w	r2, r2, lsr #7
 8007f20:	ea42 1295 	orr.w	r2, r2, r5, lsr #6
 8007f24:	f022 32fe 	bic.w	r2, r2, #4278124286	; 0xfefefefe
 8007f28:	eb02 0801 	add.w	r8, r2, r1
 8007f2c:	f43f aef3 	beq.w	8007d16 <_ZN4core3str5count14do_count_chars17h272bd3abab41287cE+0x1b4>
 8007f30:	f104 0510 	add.w	r5, r4, #16
 8007f34:	f1be 0f02 	cmp.w	lr, #2
 8007f38:	cd2e      	ldmia	r5, {r1, r2, r3, r5}
 8007f3a:	ea6f 0601 	mvn.w	r6, r1
 8007f3e:	ea4f 16d6 	mov.w	r6, r6, lsr #7
 8007f42:	ea46 1191 	orr.w	r1, r6, r1, lsr #6
 8007f46:	ea6f 0602 	mvn.w	r6, r2
 8007f4a:	f021 31fe 	bic.w	r1, r1, #4278124286	; 0xfefefefe
 8007f4e:	ea4f 16d6 	mov.w	r6, r6, lsr #7
 8007f52:	ea46 1292 	orr.w	r2, r6, r2, lsr #6
 8007f56:	4441      	add	r1, r8
 8007f58:	f022 32fe 	bic.w	r2, r2, #4278124286	; 0xfefefefe
 8007f5c:	4411      	add	r1, r2
 8007f5e:	ea6f 0203 	mvn.w	r2, r3
 8007f62:	ea4f 12d2 	mov.w	r2, r2, lsr #7
 8007f66:	ea42 1293 	orr.w	r2, r2, r3, lsr #6
 8007f6a:	f022 32fe 	bic.w	r2, r2, #4278124286	; 0xfefefefe
 8007f6e:	4411      	add	r1, r2
 8007f70:	ea6f 0205 	mvn.w	r2, r5
 8007f74:	ea4f 12d2 	mov.w	r2, r2, lsr #7
 8007f78:	ea42 1295 	orr.w	r2, r2, r5, lsr #6
 8007f7c:	f022 32fe 	bic.w	r2, r2, #4278124286	; 0xfefefefe
 8007f80:	eb02 0801 	add.w	r8, r2, r1
 8007f84:	f43f aec7 	beq.w	8007d16 <_ZN4core3str5count14do_count_chars17h272bd3abab41287cE+0x1b4>
 8007f88:	f104 0620 	add.w	r6, r4, #32
 8007f8c:	ce4e      	ldmia	r6, {r1, r2, r3, r6}
 8007f8e:	43cd      	mvns	r5, r1
 8007f90:	09ed      	lsrs	r5, r5, #7
 8007f92:	ea45 1191 	orr.w	r1, r5, r1, lsr #6
 8007f96:	43d5      	mvns	r5, r2
 8007f98:	f021 31fe 	bic.w	r1, r1, #4278124286	; 0xfefefefe
 8007f9c:	09ed      	lsrs	r5, r5, #7
 8007f9e:	ea45 1292 	orr.w	r2, r5, r2, lsr #6
 8007fa2:	4441      	add	r1, r8
 8007fa4:	f022 32fe 	bic.w	r2, r2, #4278124286	; 0xfefefefe
 8007fa8:	4411      	add	r1, r2
 8007faa:	43da      	mvns	r2, r3
 8007fac:	09d2      	lsrs	r2, r2, #7
 8007fae:	ea42 1293 	orr.w	r2, r2, r3, lsr #6
 8007fb2:	f022 32fe 	bic.w	r2, r2, #4278124286	; 0xfefefefe
 8007fb6:	4411      	add	r1, r2
 8007fb8:	43f2      	mvns	r2, r6
 8007fba:	09d2      	lsrs	r2, r2, #7
 8007fbc:	ea42 1296 	orr.w	r2, r2, r6, lsr #6
 8007fc0:	f022 32fe 	bic.w	r2, r2, #4278124286	; 0xfefefefe
 8007fc4:	eb02 0801 	add.w	r8, r2, r1
 8007fc8:	e6a5      	b.n	8007d16 <_ZN4core3str5count14do_count_chars17h272bd3abab41287cE+0x1b4>
 8007fca:	f00b 03fc 	and.w	r3, fp, #252	; 0xfc
 8007fce:	2901      	cmp	r1, #1
 8007fd0:	f85a 2023 	ldr.w	r2, [sl, r3, lsl #2]
 8007fd4:	ea6f 0602 	mvn.w	r6, r2
 8007fd8:	ea4f 16d6 	mov.w	r6, r6, lsr #7
 8007fdc:	ea46 1292 	orr.w	r2, r6, r2, lsr #6
 8007fe0:	f022 32fe 	bic.w	r2, r2, #4278124286	; 0xfefefefe
 8007fe4:	d015      	beq.n	8008012 <_ZN4core3str5count14do_count_chars17h272bd3abab41287cE+0x4b0>
 8007fe6:	eb0a 0383 	add.w	r3, sl, r3, lsl #2
 8007fea:	2902      	cmp	r1, #2
 8007fec:	685e      	ldr	r6, [r3, #4]
 8007fee:	ea6f 0506 	mvn.w	r5, r6
 8007ff2:	ea4f 15d5 	mov.w	r5, r5, lsr #7
 8007ff6:	ea45 1696 	orr.w	r6, r5, r6, lsr #6
 8007ffa:	f026 36fe 	bic.w	r6, r6, #4278124286	; 0xfefefefe
 8007ffe:	4432      	add	r2, r6
 8008000:	d007      	beq.n	8008012 <_ZN4core3str5count14do_count_chars17h272bd3abab41287cE+0x4b0>
 8008002:	6899      	ldr	r1, [r3, #8]
 8008004:	43cb      	mvns	r3, r1
 8008006:	09db      	lsrs	r3, r3, #7
 8008008:	ea43 1191 	orr.w	r1, r3, r1, lsr #6
 800800c:	f021 31fe 	bic.w	r1, r1, #4278124286	; 0xfefefefe
 8008010:	440a      	add	r2, r1
 8008012:	fa3f f182 	uxtb16	r1, r2
 8008016:	fa3f f292 	uxtb16	r2, r2, ror #8
 800801a:	4411      	add	r1, r2
 800801c:	eb01 4101 	add.w	r1, r1, r1, lsl #16
 8008020:	eb00 4011 	add.w	r0, r0, r1, lsr #16
 8008024:	b002      	add	sp, #8
 8008026:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 800802a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800802c <_ZN4core9panicking11panic_const24panic_const_add_overflow17h8e8a2d960805aa64E>:
 800802c:	b580      	push	{r7, lr}
 800802e:	466f      	mov	r7, sp
 8008030:	b086      	sub	sp, #24
 8008032:	4601      	mov	r1, r0
 8008034:	2000      	movs	r0, #0
 8008036:	2201      	movs	r2, #1
 8008038:	9004      	str	r0, [sp, #16]
 800803a:	9201      	str	r2, [sp, #4]
 800803c:	f249 326c 	movw	r2, #37740	; 0x936c
 8008040:	9003      	str	r0, [sp, #12]
 8008042:	2004      	movs	r0, #4
 8008044:	f6c0 0200 	movt	r2, #2048	; 0x800
 8008048:	9002      	str	r0, [sp, #8]
 800804a:	4668      	mov	r0, sp
 800804c:	9200      	str	r2, [sp, #0]
 800804e:	f7fe ff70 	bl	8006f32 <_ZN4core9panicking9panic_fmt17h9bd7242b2f9f3cdaE>

08008052 <_ZN4core9panicking11panic_const24panic_const_sub_overflow17h655aa7502feebde5E>:
 8008052:	b580      	push	{r7, lr}
 8008054:	466f      	mov	r7, sp
 8008056:	b086      	sub	sp, #24
 8008058:	4601      	mov	r1, r0
 800805a:	2000      	movs	r0, #0
 800805c:	2201      	movs	r2, #1
 800805e:	9004      	str	r0, [sp, #16]
 8008060:	9201      	str	r2, [sp, #4]
 8008062:	f249 3298 	movw	r2, #37784	; 0x9398
 8008066:	9003      	str	r0, [sp, #12]
 8008068:	2004      	movs	r0, #4
 800806a:	f6c0 0200 	movt	r2, #2048	; 0x800
 800806e:	9002      	str	r0, [sp, #8]
 8008070:	4668      	mov	r0, sp
 8008072:	9200      	str	r2, [sp, #0]
 8008074:	f7fe ff5d 	bl	8006f32 <_ZN4core9panicking9panic_fmt17h9bd7242b2f9f3cdaE>

08008078 <_ZN4core9panicking11panic_const24panic_const_mul_overflow17hd3d29f8f054ee19bE>:
 8008078:	b580      	push	{r7, lr}
 800807a:	466f      	mov	r7, sp
 800807c:	b086      	sub	sp, #24
 800807e:	4601      	mov	r1, r0
 8008080:	2000      	movs	r0, #0
 8008082:	2201      	movs	r2, #1
 8008084:	9004      	str	r0, [sp, #16]
 8008086:	9201      	str	r2, [sp, #4]
 8008088:	f249 32c4 	movw	r2, #37828	; 0x93c4
 800808c:	9003      	str	r0, [sp, #12]
 800808e:	2004      	movs	r0, #4
 8008090:	f6c0 0200 	movt	r2, #2048	; 0x800
 8008094:	9002      	str	r0, [sp, #8]
 8008096:	4668      	mov	r0, sp
 8008098:	9200      	str	r2, [sp, #0]
 800809a:	f7fe ff4a 	bl	8006f32 <_ZN4core9panicking9panic_fmt17h9bd7242b2f9f3cdaE>

0800809e <_ZN4core9panicking11panic_const24panic_const_neg_overflow17hcc5aabbafac832e7E>:
 800809e:	b580      	push	{r7, lr}
 80080a0:	466f      	mov	r7, sp
 80080a2:	b086      	sub	sp, #24
 80080a4:	4601      	mov	r1, r0
 80080a6:	2000      	movs	r0, #0
 80080a8:	2201      	movs	r2, #1
 80080aa:	9004      	str	r0, [sp, #16]
 80080ac:	9201      	str	r2, [sp, #4]
 80080ae:	f249 32ec 	movw	r2, #37868	; 0x93ec
 80080b2:	9003      	str	r0, [sp, #12]
 80080b4:	2004      	movs	r0, #4
 80080b6:	f6c0 0200 	movt	r2, #2048	; 0x800
 80080ba:	9002      	str	r0, [sp, #8]
 80080bc:	4668      	mov	r0, sp
 80080be:	9200      	str	r2, [sp, #0]
 80080c0:	f7fe ff37 	bl	8006f32 <_ZN4core9panicking9panic_fmt17h9bd7242b2f9f3cdaE>

080080c4 <_ZN4core9panicking11panic_const24panic_const_shl_overflow17h7d1dfb79ee113705E>:
 80080c4:	b580      	push	{r7, lr}
 80080c6:	466f      	mov	r7, sp
 80080c8:	b086      	sub	sp, #24
 80080ca:	4601      	mov	r1, r0
 80080cc:	2000      	movs	r0, #0
 80080ce:	2201      	movs	r2, #1
 80080d0:	9004      	str	r0, [sp, #16]
 80080d2:	9201      	str	r2, [sp, #4]
 80080d4:	f249 4218 	movw	r2, #37912	; 0x9418
 80080d8:	9003      	str	r0, [sp, #12]
 80080da:	2004      	movs	r0, #4
 80080dc:	f6c0 0200 	movt	r2, #2048	; 0x800
 80080e0:	9002      	str	r0, [sp, #8]
 80080e2:	4668      	mov	r0, sp
 80080e4:	9200      	str	r2, [sp, #0]
 80080e6:	f7fe ff24 	bl	8006f32 <_ZN4core9panicking9panic_fmt17h9bd7242b2f9f3cdaE>

080080ea <_ZN4core9panicking11panic_const23panic_const_div_by_zero17h8da6a53e5835dd9aE>:
 80080ea:	b580      	push	{r7, lr}
 80080ec:	466f      	mov	r7, sp
 80080ee:	b086      	sub	sp, #24
 80080f0:	4601      	mov	r1, r0
 80080f2:	2000      	movs	r0, #0
 80080f4:	2201      	movs	r2, #1
 80080f6:	9004      	str	r0, [sp, #16]
 80080f8:	9201      	str	r2, [sp, #4]
 80080fa:	f249 52f8 	movw	r2, #38392	; 0x95f8
 80080fe:	9003      	str	r0, [sp, #12]
 8008100:	2004      	movs	r0, #4
 8008102:	f6c0 0200 	movt	r2, #2048	; 0x800
 8008106:	9002      	str	r0, [sp, #8]
 8008108:	4668      	mov	r0, sp
 800810a:	9200      	str	r2, [sp, #0]
 800810c:	f7fe ff11 	bl	8006f32 <_ZN4core9panicking9panic_fmt17h9bd7242b2f9f3cdaE>

08008110 <_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u32$GT$3fmt17h6c0276df117cfb31E>:
 8008110:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008112:	af03      	add	r7, sp, #12
 8008114:	e92d 0f00 	stmdb	sp!, {r8, r9, sl, fp}
 8008118:	b087      	sub	sp, #28
 800811a:	6804      	ldr	r4, [r0, #0]
 800811c:	f249 5014 	movw	r0, #38164	; 0x9514
 8008120:	f242 7e10 	movw	lr, #10000	; 0x2710
 8008124:	460d      	mov	r5, r1
 8008126:	4574      	cmp	r4, lr
 8008128:	f6c0 0000 	movt	r0, #2048	; 0x800
 800812c:	d33d      	bcc.n	80081aa <_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u32$GT$3fmt17h6c0276df117cfb31E+0x9a>
 800812e:	f241 7859 	movw	r8, #5977	; 0x1759
 8008132:	f24e 03ff 	movw	r3, #57599	; 0xe0ff
 8008136:	f1a7 0b26 	sub.w	fp, r7, #38	; 0x26
 800813a:	2100      	movs	r1, #0
 800813c:	f2cd 18b7 	movt	r8, #53687	; 0xd1b7
 8008140:	f241 497b 	movw	r9, #5243	; 0x147b
 8008144:	f04f 0a64 	mov.w	sl, #100	; 0x64
 8008148:	f2c0 53f5 	movt	r3, #1525	; 0x5f5
 800814c:	9503      	str	r5, [sp, #12]
 800814e:	fba4 2508 	umull	r2, r5, r4, r8
 8008152:	eb0b 0c01 	add.w	ip, fp, r1
 8008156:	3904      	subs	r1, #4
 8008158:	429c      	cmp	r4, r3
 800815a:	ea4f 3255 	mov.w	r2, r5, lsr #13
 800815e:	fb02 451e 	mls	r5, r2, lr, r4
 8008162:	4614      	mov	r4, r2
 8008164:	b2ae      	uxth	r6, r5
 8008166:	ea4f 0696 	mov.w	r6, r6, lsr #2
 800816a:	fb06 f609 	mul.w	r6, r6, r9
 800816e:	ea4f 4656 	mov.w	r6, r6, lsr #17
 8008172:	fb06 551a 	mls	r5, r6, sl, r5
 8008176:	f830 6016 	ldrh.w	r6, [r0, r6, lsl #1]
 800817a:	f8ac 6006 	strh.w	r6, [ip, #6]
 800817e:	b2ad      	uxth	r5, r5
 8008180:	f830 5015 	ldrh.w	r5, [r0, r5, lsl #1]
 8008184:	f8ac 5008 	strh.w	r5, [ip, #8]
 8008188:	d8e1      	bhi.n	800814e <_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u32$GT$3fmt17h6c0276df117cfb31E+0x3e>
 800818a:	9d03      	ldr	r5, [sp, #12]
 800818c:	f101 030a 	add.w	r3, r1, #10
 8008190:	4614      	mov	r4, r2
 8008192:	2c63      	cmp	r4, #99	; 0x63
 8008194:	d80c      	bhi.n	80081b0 <_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u32$GT$3fmt17h6c0276df117cfb31E+0xa0>
 8008196:	4621      	mov	r1, r4
 8008198:	290a      	cmp	r1, #10
 800819a:	d31b      	bcc.n	80081d4 <_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u32$GT$3fmt17h6c0276df117cfb31E+0xc4>
 800819c:	f830 0011 	ldrh.w	r0, [r0, r1, lsl #1]
 80081a0:	1e9a      	subs	r2, r3, #2
 80081a2:	f1a7 0126 	sub.w	r1, r7, #38	; 0x26
 80081a6:	5288      	strh	r0, [r1, r2]
 80081a8:	e01a      	b.n	80081e0 <_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u32$GT$3fmt17h6c0276df117cfb31E+0xd0>
 80081aa:	230a      	movs	r3, #10
 80081ac:	2c63      	cmp	r4, #99	; 0x63
 80081ae:	d9f2      	bls.n	8008196 <_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u32$GT$3fmt17h6c0276df117cfb31E+0x86>
 80081b0:	b2a1      	uxth	r1, r4
 80081b2:	f241 427b 	movw	r2, #5243	; 0x147b
 80081b6:	0889      	lsrs	r1, r1, #2
 80081b8:	3b02      	subs	r3, #2
 80081ba:	4351      	muls	r1, r2
 80081bc:	2264      	movs	r2, #100	; 0x64
 80081be:	f1a7 0626 	sub.w	r6, r7, #38	; 0x26
 80081c2:	0c49      	lsrs	r1, r1, #17
 80081c4:	fb01 4212 	mls	r2, r1, r2, r4
 80081c8:	b292      	uxth	r2, r2
 80081ca:	f830 2012 	ldrh.w	r2, [r0, r2, lsl #1]
 80081ce:	52f2      	strh	r2, [r6, r3]
 80081d0:	290a      	cmp	r1, #10
 80081d2:	d2e3      	bcs.n	800819c <_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u32$GT$3fmt17h6c0276df117cfb31E+0x8c>
 80081d4:	f041 0030 	orr.w	r0, r1, #48	; 0x30
 80081d8:	1e5a      	subs	r2, r3, #1
 80081da:	f1a7 0126 	sub.w	r1, r7, #38	; 0x26
 80081de:	5488      	strb	r0, [r1, r2]
 80081e0:	f1c2 000a 	rsb	r0, r2, #10
 80081e4:	4411      	add	r1, r2
 80081e6:	2201      	movs	r2, #1
 80081e8:	2300      	movs	r3, #0
 80081ea:	e9cd 1000 	strd	r1, r0, [sp]
 80081ee:	4628      	mov	r0, r5
 80081f0:	2101      	movs	r1, #1
 80081f2:	f7ff f9db 	bl	80075ac <_ZN4core3fmt9Formatter12pad_integral17hbec66179281cb47dE>
 80081f6:	b007      	add	sp, #28
 80081f8:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 80081fc:	bdf0      	pop	{r4, r5, r6, r7, pc}

080081fe <_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hbe6c04ecd9e7425fE>:
 80081fe:	e9d0 0200 	ldrd	r0, r2, [r0]
 8008202:	68d2      	ldr	r2, [r2, #12]
 8008204:	4710      	bx	r2

08008206 <_ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17hdab14d95c39de264E>:
 8008206:	460b      	mov	r3, r1
 8008208:	e9d0 1200 	ldrd	r1, r2, [r0]
 800820c:	4618      	mov	r0, r3
 800820e:	f7ff bb51 	b.w	80078b4 <_ZN4core3fmt9Formatter3pad17h3b34e20a8eeb34cfE>

08008212 <HardFaultTrampoline>:
 8008212:	4670      	mov	r0, lr
 8008214:	2104      	movs	r1, #4
 8008216:	4208      	tst	r0, r1
 8008218:	d103      	bne.n	8008222 <HardFaultTrampoline+0x10>
 800821a:	f3ef 8008 	mrs	r0, MSP
 800821e:	f000 b804 	b.w	800822a <HardFault_>
 8008222:	f3ef 8009 	mrs	r0, PSP
 8008226:	f000 b800 	b.w	800822a <HardFault_>

0800822a <HardFault_>:
 800822a:	b081      	sub	sp, #4
 800822c:	9000      	str	r0, [sp, #0]
 800822e:	e7ff      	b.n	8008230 <HardFault_+0x6>
 8008230:	e7fe      	b.n	8008230 <HardFault_+0x6>
 8008232:	d4d4      	bmi.n	80081de <_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u32$GT$3fmt17h6c0276df117cfb31E+0xce>
