Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Oct  8 13:59:00 2024
| Host         : Laptop-Chanatpakorn running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (37)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (53)
5. checking no_input_delay (14)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (37)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].fDiv/clkDiv_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: genblk1[18].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].fDiv/clkDiv_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (53)
-------------------------------------------------
 There are 53 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     98.405        0.000                      0                    1        0.451        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        98.405        0.000                      0                    1        0.451        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       98.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.451ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.405ns  (required time - arrival time)
  Source:                 genblk1[0].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            genblk1[0].fDiv/clkDiv_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.580ns (36.502%)  route 1.009ns (63.498%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 104.781 - 100.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.557     5.078    genblk1[0].fDiv/clk
    SLICE_X55Y28         FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  genblk1[0].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           1.009     6.543    genblk1[0].fDiv/clkDiv_reg_0
    SLICE_X55Y28         LUT1 (Prop_lut1_I0_O)        0.124     6.667 r  genblk1[0].fDiv/clkDiv_i_1/O
                         net (fo=1, routed)           0.000     6.667    genblk1[0].fDiv/p_0_in
    SLICE_X55Y28         FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.440   104.781    genblk1[0].fDiv/clk
    SLICE_X55Y28         FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/C
                         clock pessimism              0.297   105.078    
                         clock uncertainty           -0.035   105.043    
    SLICE_X55Y28         FDRE (Setup_fdre_C_D)        0.029   105.072    genblk1[0].fDiv/clkDiv_reg
  -------------------------------------------------------------------
                         required time                        105.072    
                         arrival time                          -6.667    
  -------------------------------------------------------------------
                         slack                                 98.405    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 genblk1[0].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            genblk1[0].fDiv/clkDiv_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.320%)  route 0.356ns (65.680%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.556     1.439    genblk1[0].fDiv/clk
    SLICE_X55Y28         FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  genblk1[0].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.356     1.936    genblk1[0].fDiv/clkDiv_reg_0
    SLICE_X55Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.981 r  genblk1[0].fDiv/clkDiv_i_1/O
                         net (fo=1, routed)           0.000     1.981    genblk1[0].fDiv/p_0_in
    SLICE_X55Y28         FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.825     1.952    genblk1[0].fDiv/clk
    SLICE_X55Y28         FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/C
                         clock pessimism             -0.513     1.439    
    SLICE_X55Y28         FDRE (Hold_fdre_C_D)         0.091     1.530    genblk1[0].fDiv/clkDiv_reg
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.451    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X55Y28   genblk1[0].fDiv/clkDiv_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         95.000      94.500     SLICE_X55Y28   genblk1[0].fDiv/clkDiv_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         95.000      94.500     SLICE_X55Y28   genblk1[0].fDiv/clkDiv_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y28   genblk1[0].fDiv/clkDiv_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y28   genblk1[0].fDiv/clkDiv_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            nolabel_line58/num2_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.781ns  (logic 5.566ns (33.168%)  route 11.215ns (66.832%))
  Logic Levels:           14  (CARRY4=4 IBUF=1 LUT3=2 LUT4=2 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=25, routed)          4.312     5.763    nolabel_line58/sw_IBUF[4]
    SLICE_X63Y25         LUT3 (Prop_lut3_I0_O)        0.150     5.913 r  nolabel_line58/num21__1_carry__2_i_11/O
                         net (fo=1, routed)           0.436     6.349    nolabel_line58/num21__1_carry__2_i_11_n_0
    SLICE_X63Y25         LUT5 (Prop_lut5_I4_O)        0.326     6.675 r  nolabel_line58/num21__1_carry__2_i_4/O
                         net (fo=2, routed)           0.856     7.532    nolabel_line58/num21__1_carry__2_i_4_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.656 r  nolabel_line58/num21__1_carry__2_i_8/O
                         net (fo=1, routed)           0.000     7.656    nolabel_line58/num21__1_carry__2_i_8_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.262 r  nolabel_line58/num21__1_carry__2/O[3]
                         net (fo=14, routed)          1.536     9.797    nolabel_line58/num21__1_carry__2_n_4
    SLICE_X61Y24         LUT4 (Prop_lut4_I2_O)        0.306    10.103 r  nolabel_line58/num21__50_carry_i_6/O
                         net (fo=1, routed)           0.000    10.103    nolabel_line58/num21__50_carry_i_6_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.653 r  nolabel_line58/num21__50_carry/CO[3]
                         net (fo=1, routed)           0.009    10.662    nolabel_line58/num21__50_carry_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.996 r  nolabel_line58/num21__50_carry__0/O[1]
                         net (fo=3, routed)           0.823    11.819    nolabel_line58/num21__50_carry__0_n_6
    SLICE_X60Y25         LUT4 (Prop_lut4_I1_O)        0.303    12.122 r  nolabel_line58/num21__74_carry__1_i_6/O
                         net (fo=1, routed)           0.000    12.122    nolabel_line58/num21__74_carry__1_i_6_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    12.660 r  nolabel_line58/num21__74_carry__1/CO[2]
                         net (fo=6, routed)           0.451    13.112    nolabel_line58/num21__74_carry__1_n_1
    SLICE_X58Y26         LUT3 (Prop_lut3_I2_O)        0.304    13.416 r  nolabel_line58/num2[3]_i_13/O
                         net (fo=4, routed)           0.850    14.265    nolabel_line58/num2[3]_i_13_n_0
    SLICE_X58Y24         LUT5 (Prop_lut5_I2_O)        0.326    14.591 r  nolabel_line58/num2[3]_i_7/O
                         net (fo=6, routed)           0.895    15.486    nolabel_line58/num21[3]
    SLICE_X58Y26         LUT6 (Prop_lut6_I0_O)        0.124    15.610 r  nolabel_line58/num2[3]_i_2/O
                         net (fo=3, routed)           1.047    16.657    nolabel_line58/num2[3]_i_2_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I0_O)        0.124    16.781 r  nolabel_line58/num2[3]_i_1/O
                         net (fo=1, routed)           0.000    16.781    nolabel_line58/num2[3]_i_1_n_0
    SLICE_X58Y24         FDRE                                         r  nolabel_line58/num2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            nolabel_line58/num2_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.457ns  (logic 5.566ns (33.820%)  route 10.891ns (66.180%))
  Logic Levels:           14  (CARRY4=4 IBUF=1 LUT3=2 LUT4=2 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=25, routed)          4.312     5.763    nolabel_line58/sw_IBUF[4]
    SLICE_X63Y25         LUT3 (Prop_lut3_I0_O)        0.150     5.913 r  nolabel_line58/num21__1_carry__2_i_11/O
                         net (fo=1, routed)           0.436     6.349    nolabel_line58/num21__1_carry__2_i_11_n_0
    SLICE_X63Y25         LUT5 (Prop_lut5_I4_O)        0.326     6.675 r  nolabel_line58/num21__1_carry__2_i_4/O
                         net (fo=2, routed)           0.856     7.532    nolabel_line58/num21__1_carry__2_i_4_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.656 r  nolabel_line58/num21__1_carry__2_i_8/O
                         net (fo=1, routed)           0.000     7.656    nolabel_line58/num21__1_carry__2_i_8_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.262 r  nolabel_line58/num21__1_carry__2/O[3]
                         net (fo=14, routed)          1.536     9.797    nolabel_line58/num21__1_carry__2_n_4
    SLICE_X61Y24         LUT4 (Prop_lut4_I2_O)        0.306    10.103 r  nolabel_line58/num21__50_carry_i_6/O
                         net (fo=1, routed)           0.000    10.103    nolabel_line58/num21__50_carry_i_6_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.653 r  nolabel_line58/num21__50_carry/CO[3]
                         net (fo=1, routed)           0.009    10.662    nolabel_line58/num21__50_carry_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.996 r  nolabel_line58/num21__50_carry__0/O[1]
                         net (fo=3, routed)           0.823    11.819    nolabel_line58/num21__50_carry__0_n_6
    SLICE_X60Y25         LUT4 (Prop_lut4_I1_O)        0.303    12.122 r  nolabel_line58/num21__74_carry__1_i_6/O
                         net (fo=1, routed)           0.000    12.122    nolabel_line58/num21__74_carry__1_i_6_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    12.660 r  nolabel_line58/num21__74_carry__1/CO[2]
                         net (fo=6, routed)           0.451    13.112    nolabel_line58/num21__74_carry__1_n_1
    SLICE_X58Y26         LUT3 (Prop_lut3_I2_O)        0.304    13.416 r  nolabel_line58/num2[3]_i_13/O
                         net (fo=4, routed)           0.850    14.265    nolabel_line58/num2[3]_i_13_n_0
    SLICE_X58Y24         LUT5 (Prop_lut5_I2_O)        0.326    14.591 r  nolabel_line58/num2[3]_i_7/O
                         net (fo=6, routed)           0.730    15.321    nolabel_line58/num21[3]
    SLICE_X58Y26         LUT6 (Prop_lut6_I5_O)        0.124    15.445 r  nolabel_line58/num2[3]_i_6/O
                         net (fo=3, routed)           0.888    16.333    nolabel_line58/num2[3]_i_6_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I2_O)        0.124    16.457 r  nolabel_line58/num2[1]_i_1/O
                         net (fo=1, routed)           0.000    16.457    nolabel_line58/num2[1]_i_1_n_0
    SLICE_X58Y24         FDRE                                         r  nolabel_line58/num2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            nolabel_line58/num2_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.449ns  (logic 5.566ns (33.836%)  route 10.883ns (66.164%))
  Logic Levels:           14  (CARRY4=4 IBUF=1 LUT3=2 LUT4=2 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=25, routed)          4.312     5.763    nolabel_line58/sw_IBUF[4]
    SLICE_X63Y25         LUT3 (Prop_lut3_I0_O)        0.150     5.913 r  nolabel_line58/num21__1_carry__2_i_11/O
                         net (fo=1, routed)           0.436     6.349    nolabel_line58/num21__1_carry__2_i_11_n_0
    SLICE_X63Y25         LUT5 (Prop_lut5_I4_O)        0.326     6.675 r  nolabel_line58/num21__1_carry__2_i_4/O
                         net (fo=2, routed)           0.856     7.532    nolabel_line58/num21__1_carry__2_i_4_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.656 r  nolabel_line58/num21__1_carry__2_i_8/O
                         net (fo=1, routed)           0.000     7.656    nolabel_line58/num21__1_carry__2_i_8_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.262 r  nolabel_line58/num21__1_carry__2/O[3]
                         net (fo=14, routed)          1.536     9.797    nolabel_line58/num21__1_carry__2_n_4
    SLICE_X61Y24         LUT4 (Prop_lut4_I2_O)        0.306    10.103 r  nolabel_line58/num21__50_carry_i_6/O
                         net (fo=1, routed)           0.000    10.103    nolabel_line58/num21__50_carry_i_6_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.653 r  nolabel_line58/num21__50_carry/CO[3]
                         net (fo=1, routed)           0.009    10.662    nolabel_line58/num21__50_carry_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.996 r  nolabel_line58/num21__50_carry__0/O[1]
                         net (fo=3, routed)           0.823    11.819    nolabel_line58/num21__50_carry__0_n_6
    SLICE_X60Y25         LUT4 (Prop_lut4_I1_O)        0.303    12.122 r  nolabel_line58/num21__74_carry__1_i_6/O
                         net (fo=1, routed)           0.000    12.122    nolabel_line58/num21__74_carry__1_i_6_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    12.660 r  nolabel_line58/num21__74_carry__1/CO[2]
                         net (fo=6, routed)           0.451    13.112    nolabel_line58/num21__74_carry__1_n_1
    SLICE_X58Y26         LUT3 (Prop_lut3_I2_O)        0.304    13.416 r  nolabel_line58/num2[3]_i_13/O
                         net (fo=4, routed)           0.850    14.265    nolabel_line58/num2[3]_i_13_n_0
    SLICE_X58Y24         LUT5 (Prop_lut5_I2_O)        0.326    14.591 r  nolabel_line58/num2[3]_i_7/O
                         net (fo=6, routed)           0.730    15.321    nolabel_line58/num21[3]
    SLICE_X58Y26         LUT6 (Prop_lut6_I5_O)        0.124    15.445 r  nolabel_line58/num2[3]_i_6/O
                         net (fo=3, routed)           0.880    16.325    nolabel_line58/num2[3]_i_6_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I2_O)        0.124    16.449 r  nolabel_line58/num2[2]_i_1/O
                         net (fo=1, routed)           0.000    16.449    nolabel_line58/num2[2]_i_1_n_0
    SLICE_X58Y24         FDRE                                         r  nolabel_line58/num2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            nolabel_line58/num2_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.331ns  (logic 5.026ns (35.070%)  route 9.305ns (64.930%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT3=1 LUT4=3 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=25, routed)          4.312     5.763    nolabel_line58/sw_IBUF[4]
    SLICE_X63Y25         LUT3 (Prop_lut3_I0_O)        0.150     5.913 r  nolabel_line58/num21__1_carry__2_i_11/O
                         net (fo=1, routed)           0.436     6.349    nolabel_line58/num21__1_carry__2_i_11_n_0
    SLICE_X63Y25         LUT5 (Prop_lut5_I4_O)        0.326     6.675 r  nolabel_line58/num21__1_carry__2_i_4/O
                         net (fo=2, routed)           0.856     7.532    nolabel_line58/num21__1_carry__2_i_4_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.656 r  nolabel_line58/num21__1_carry__2_i_8/O
                         net (fo=1, routed)           0.000     7.656    nolabel_line58/num21__1_carry__2_i_8_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.262 r  nolabel_line58/num21__1_carry__2/O[3]
                         net (fo=14, routed)          1.536     9.797    nolabel_line58/num21__1_carry__2_n_4
    SLICE_X61Y24         LUT4 (Prop_lut4_I2_O)        0.306    10.103 r  nolabel_line58/num21__50_carry_i_6/O
                         net (fo=1, routed)           0.000    10.103    nolabel_line58/num21__50_carry_i_6_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.653 r  nolabel_line58/num21__50_carry/CO[3]
                         net (fo=1, routed)           0.009    10.662    nolabel_line58/num21__50_carry_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.996 r  nolabel_line58/num21__50_carry__0/O[1]
                         net (fo=3, routed)           0.823    11.819    nolabel_line58/num21__50_carry__0_n_6
    SLICE_X60Y25         LUT4 (Prop_lut4_I1_O)        0.303    12.122 r  nolabel_line58/num21__74_carry__1_i_6/O
                         net (fo=1, routed)           0.000    12.122    nolabel_line58/num21__74_carry__1_i_6_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    12.660 r  nolabel_line58/num21__74_carry__1/CO[2]
                         net (fo=6, routed)           1.005    13.665    nolabel_line58/num21__74_carry__1_n_1
    SLICE_X58Y23         LUT4 (Prop_lut4_I0_O)        0.338    14.003 r  nolabel_line58/num2[0]_i_1/O
                         net (fo=1, routed)           0.328    14.331    nolabel_line58/num2[0]_i_1_n_0
    SLICE_X60Y23         FDRE                                         r  nolabel_line58/num2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            nolabel_line58/num3_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.619ns  (logic 4.485ns (38.600%)  route 7.134ns (61.400%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LUT2=1 LUT3=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=41, routed)          3.716     5.180    nolabel_line58/sw_IBUF[11]
    SLICE_X63Y17         LUT2 (Prop_lut2_I1_O)        0.152     5.332 r  nolabel_line58/num31_carry_i_2/O
                         net (fo=2, routed)           0.637     5.969    nolabel_line58/num31_carry_i_2_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.739     6.708 r  nolabel_line58/num31_carry/O[2]
                         net (fo=3, routed)           1.130     7.837    nolabel_line58/num31_carry_n_5
    SLICE_X65Y17         LUT3 (Prop_lut3_I0_O)        0.302     8.139 r  nolabel_line58/num31__18_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.139    nolabel_line58/num31__18_carry__0_i_2_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.540 r  nolabel_line58/num31__18_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.540    nolabel_line58/num31__18_carry__0_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.874 r  nolabel_line58/num31__18_carry__1/O[1]
                         net (fo=3, routed)           0.870     9.744    nolabel_line58/num31__18_carry__1_n_6
    SLICE_X64Y18         LUT4 (Prop_lut4_I1_O)        0.303    10.047 r  nolabel_line58/num31__45_carry__1_i_4/O
                         net (fo=1, routed)           0.000    10.047    nolabel_line58/num31__45_carry__1_i_4_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    10.505 r  nolabel_line58/num31__45_carry__1/CO[1]
                         net (fo=4, routed)           0.782    11.287    nolabel_line58/num31__45_carry__1_n_2
    SLICE_X64Y21         LUT4 (Prop_lut4_I0_O)        0.332    11.619 r  nolabel_line58/num3[0]_i_1/O
                         net (fo=1, routed)           0.000    11.619    nolabel_line58/p_1_in[0]
    SLICE_X64Y21         FDRE                                         r  nolabel_line58/num3_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            nolabel_line58/num3_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.602ns  (logic 4.485ns (38.656%)  route 7.117ns (61.344%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=41, routed)          3.716     5.180    nolabel_line58/sw_IBUF[11]
    SLICE_X63Y17         LUT2 (Prop_lut2_I1_O)        0.152     5.332 r  nolabel_line58/num31_carry_i_2/O
                         net (fo=2, routed)           0.637     5.969    nolabel_line58/num31_carry_i_2_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.739     6.708 r  nolabel_line58/num31_carry/O[2]
                         net (fo=3, routed)           1.130     7.837    nolabel_line58/num31_carry_n_5
    SLICE_X65Y17         LUT3 (Prop_lut3_I0_O)        0.302     8.139 r  nolabel_line58/num31__18_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.139    nolabel_line58/num31__18_carry__0_i_2_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.540 r  nolabel_line58/num31__18_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.540    nolabel_line58/num31__18_carry__0_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.874 r  nolabel_line58/num31__18_carry__1/O[1]
                         net (fo=3, routed)           0.870     9.744    nolabel_line58/num31__18_carry__1_n_6
    SLICE_X64Y18         LUT4 (Prop_lut4_I1_O)        0.303    10.047 r  nolabel_line58/num31__45_carry__1_i_4/O
                         net (fo=1, routed)           0.000    10.047    nolabel_line58/num31__45_carry__1_i_4_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    10.505 r  nolabel_line58/num31__45_carry__1/CO[1]
                         net (fo=4, routed)           0.765    11.270    nolabel_line58/num31__45_carry__1_n_2
    SLICE_X64Y21         LUT6 (Prop_lut6_I3_O)        0.332    11.602 r  nolabel_line58/num3[2]_i_1/O
                         net (fo=1, routed)           0.000    11.602    nolabel_line58/p_1_in[2]
    SLICE_X64Y21         FDRE                                         r  nolabel_line58/num3_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            nolabel_line58/num3_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.602ns  (logic 4.485ns (38.656%)  route 7.117ns (61.344%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=41, routed)          3.716     5.180    nolabel_line58/sw_IBUF[11]
    SLICE_X63Y17         LUT2 (Prop_lut2_I1_O)        0.152     5.332 r  nolabel_line58/num31_carry_i_2/O
                         net (fo=2, routed)           0.637     5.969    nolabel_line58/num31_carry_i_2_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.739     6.708 r  nolabel_line58/num31_carry/O[2]
                         net (fo=3, routed)           1.130     7.837    nolabel_line58/num31_carry_n_5
    SLICE_X65Y17         LUT3 (Prop_lut3_I0_O)        0.302     8.139 r  nolabel_line58/num31__18_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.139    nolabel_line58/num31__18_carry__0_i_2_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.540 r  nolabel_line58/num31__18_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.540    nolabel_line58/num31__18_carry__0_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.874 r  nolabel_line58/num31__18_carry__1/O[1]
                         net (fo=3, routed)           0.870     9.744    nolabel_line58/num31__18_carry__1_n_6
    SLICE_X64Y18         LUT4 (Prop_lut4_I1_O)        0.303    10.047 r  nolabel_line58/num31__45_carry__1_i_4/O
                         net (fo=1, routed)           0.000    10.047    nolabel_line58/num31__45_carry__1_i_4_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    10.505 r  nolabel_line58/num31__45_carry__1/CO[1]
                         net (fo=4, routed)           0.765    11.270    nolabel_line58/num31__45_carry__1_n_2
    SLICE_X64Y21         LUT6 (Prop_lut6_I3_O)        0.332    11.602 r  nolabel_line58/num3[3]_i_2/O
                         net (fo=1, routed)           0.000    11.602    nolabel_line58/p_1_in[3]
    SLICE_X64Y21         FDRE                                         r  nolabel_line58/num3_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            nolabel_line58/num3_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.318ns  (logic 4.485ns (39.626%)  route 6.833ns (60.374%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=41, routed)          3.716     5.180    nolabel_line58/sw_IBUF[11]
    SLICE_X63Y17         LUT2 (Prop_lut2_I1_O)        0.152     5.332 r  nolabel_line58/num31_carry_i_2/O
                         net (fo=2, routed)           0.637     5.969    nolabel_line58/num31_carry_i_2_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.739     6.708 r  nolabel_line58/num31_carry/O[2]
                         net (fo=3, routed)           1.130     7.837    nolabel_line58/num31_carry_n_5
    SLICE_X65Y17         LUT3 (Prop_lut3_I0_O)        0.302     8.139 r  nolabel_line58/num31__18_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.139    nolabel_line58/num31__18_carry__0_i_2_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.540 r  nolabel_line58/num31__18_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.540    nolabel_line58/num31__18_carry__0_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.874 r  nolabel_line58/num31__18_carry__1/O[1]
                         net (fo=3, routed)           0.870     9.744    nolabel_line58/num31__18_carry__1_n_6
    SLICE_X64Y18         LUT4 (Prop_lut4_I1_O)        0.303    10.047 r  nolabel_line58/num31__45_carry__1_i_4/O
                         net (fo=1, routed)           0.000    10.047    nolabel_line58/num31__45_carry__1_i_4_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    10.505 r  nolabel_line58/num31__45_carry__1/CO[1]
                         net (fo=4, routed)           0.481    10.986    nolabel_line58/num31__45_carry__1_n_2
    SLICE_X64Y21         LUT6 (Prop_lut6_I2_O)        0.332    11.318 r  nolabel_line58/num3[1]_i_1/O
                         net (fo=1, routed)           0.000    11.318    nolabel_line58/p_1_in[1]
    SLICE_X64Y21         FDRE                                         r  nolabel_line58/num3_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            nolabel_line58/num1_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.180ns  (logic 2.079ns (20.422%)  route 8.101ns (79.578%))
  Logic Levels:           6  (IBUF=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=28, routed)          3.986     5.445    nolabel_line58/sw_IBUF[7]
    SLICE_X62Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.569 r  nolabel_line58/num1[3]_i_21/O
                         net (fo=7, routed)           0.334     5.903    nolabel_line58/num11[6]
    SLICE_X63Y25         LUT6 (Prop_lut6_I3_O)        0.124     6.027 r  nolabel_line58/num1[3]_i_14/O
                         net (fo=11, routed)          1.461     7.488    nolabel_line58/num11[5]
    SLICE_X64Y25         LUT6 (Prop_lut6_I4_O)        0.124     7.612 r  nolabel_line58/num1[3]_i_8/O
                         net (fo=1, routed)           0.670     8.282    nolabel_line58/num1[3]_i_8_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.406 r  nolabel_line58/num1[3]_i_2/O
                         net (fo=7, routed)           1.650    10.056    nolabel_line58/num11[1]
    SLICE_X62Y27         LUT6 (Prop_lut6_I0_O)        0.124    10.180 r  nolabel_line58/num1[3]_i_1/O
                         net (fo=1, routed)           0.000    10.180    nolabel_line58/num1[3]_i_1_n_0
    SLICE_X62Y27         FDRE                                         r  nolabel_line58/num1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            nolabel_line58/num1_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.177ns  (logic 2.079ns (20.427%)  route 8.098ns (79.573%))
  Logic Levels:           6  (IBUF=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=28, routed)          3.986     5.445    nolabel_line58/sw_IBUF[7]
    SLICE_X62Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.569 r  nolabel_line58/num1[3]_i_21/O
                         net (fo=7, routed)           0.334     5.903    nolabel_line58/num11[6]
    SLICE_X63Y25         LUT6 (Prop_lut6_I3_O)        0.124     6.027 r  nolabel_line58/num1[3]_i_14/O
                         net (fo=11, routed)          1.461     7.488    nolabel_line58/num11[5]
    SLICE_X64Y25         LUT6 (Prop_lut6_I4_O)        0.124     7.612 r  nolabel_line58/num1[3]_i_8/O
                         net (fo=1, routed)           0.670     8.282    nolabel_line58/num1[3]_i_8_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.406 r  nolabel_line58/num1[3]_i_2/O
                         net (fo=7, routed)           1.647    10.053    nolabel_line58/num11[1]
    SLICE_X63Y27         LUT6 (Prop_lut6_I5_O)        0.124    10.177 r  nolabel_line58/num1[1]_i_1/O
                         net (fo=1, routed)           0.000    10.177    nolabel_line58/num1[1]_i_1_n_0
    SLICE_X63Y27         FDRE                                         r  nolabel_line58/num1_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1[14].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[14].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDRE                         0.000     0.000 r  genblk1[14].fDiv/clkDiv_reg/C
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[14].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    genblk1[14].fDiv/clkDiv_reg_0
    SLICE_X59Y28         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  genblk1[14].fDiv/clkDiv_i_1__13/O
                         net (fo=1, routed)           0.000     0.354    genblk1[14].fDiv/clkDiv_i_1__13_n_0
    SLICE_X59Y28         FDRE                                         r  genblk1[14].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[15].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[15].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE                         0.000     0.000 r  genblk1[15].fDiv/clkDiv_reg/C
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[15].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    genblk1[15].fDiv/clkDiv_reg_0
    SLICE_X59Y27         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  genblk1[15].fDiv/clkDiv_i_1__14/O
                         net (fo=1, routed)           0.000     0.354    genblk1[15].fDiv/clkDiv_i_1__14_n_0
    SLICE_X59Y27         FDRE                                         r  genblk1[15].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[4].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[4].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE                         0.000     0.000 r  genblk1[4].fDiv/clkDiv_reg/C
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[4].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    genblk1[4].fDiv/clkDiv_reg_0
    SLICE_X55Y30         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  genblk1[4].fDiv/clkDiv_i_1__3/O
                         net (fo=1, routed)           0.000     0.354    genblk1[4].fDiv/clkDiv_i_1__3_n_0
    SLICE_X55Y30         FDRE                                         r  genblk1[4].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[6].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[6].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE                         0.000     0.000 r  genblk1[6].fDiv/clkDiv_reg/C
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[6].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    genblk1[6].fDiv/clkDiv_reg_0
    SLICE_X57Y30         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  genblk1[6].fDiv/clkDiv_i_1__5/O
                         net (fo=1, routed)           0.000     0.354    genblk1[6].fDiv/clkDiv_i_1__5_n_0
    SLICE_X57Y30         FDRE                                         r  genblk1[6].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[7].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[7].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE                         0.000     0.000 r  genblk1[7].fDiv/clkDiv_reg/C
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[7].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    genblk1[7].fDiv/clkDiv_reg_0
    SLICE_X59Y30         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  genblk1[7].fDiv/clkDiv_i_1__6/O
                         net (fo=1, routed)           0.000     0.354    genblk1[7].fDiv/clkDiv_i_1__6_n_0
    SLICE_X59Y30         FDRE                                         r  genblk1[7].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[10].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[10].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y31         FDRE                         0.000     0.000 r  genblk1[10].fDiv/clkDiv_reg/C
    SLICE_X58Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[10].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.185     0.326    genblk1[10].fDiv/clkDiv_reg_0
    SLICE_X58Y31         LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  genblk1[10].fDiv/clkDiv_i_1__9/O
                         net (fo=1, routed)           0.000     0.371    genblk1[10].fDiv/clkDiv_i_1__9_n_0
    SLICE_X58Y31         FDRE                                         r  genblk1[10].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[11].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[11].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDRE                         0.000     0.000 r  genblk1[11].fDiv/clkDiv_reg/C
    SLICE_X58Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[11].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.185     0.326    genblk1[11].fDiv/clkDiv_reg_0
    SLICE_X58Y30         LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  genblk1[11].fDiv/clkDiv_i_1__10/O
                         net (fo=1, routed)           0.000     0.371    genblk1[11].fDiv/clkDiv_i_1__10_n_0
    SLICE_X58Y30         FDRE                                         r  genblk1[11].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[12].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[12].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDRE                         0.000     0.000 r  genblk1[12].fDiv/clkDiv_reg/C
    SLICE_X58Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[12].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.185     0.326    genblk1[12].fDiv/clkDiv_reg_0
    SLICE_X58Y29         LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  genblk1[12].fDiv/clkDiv_i_1__11/O
                         net (fo=1, routed)           0.000     0.371    genblk1[12].fDiv/clkDiv_i_1__11_n_0
    SLICE_X58Y29         FDRE                                         r  genblk1[12].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[9].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[9].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDRE                         0.000     0.000 r  genblk1[9].fDiv/clkDiv_reg/C
    SLICE_X58Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[9].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.185     0.326    genblk1[9].fDiv/clkDiv_reg_0
    SLICE_X58Y32         LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  genblk1[9].fDiv/clkDiv_i_1__8/O
                         net (fo=1, routed)           0.000     0.371    genblk1[9].fDiv/clkDiv_i_1__8_n_0
    SLICE_X58Y32         FDRE                                         r  genblk1[9].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            q7seg/ps_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.186ns (49.266%)  route 0.192ns (50.734%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          0.192     0.333    q7seg/Q[0]
    SLICE_X65Y24         LUT1 (Prop_lut1_I0_O)        0.045     0.378 r  q7seg/ps[0]_i_1/O
                         net (fo=1, routed)           0.000     0.378    q7seg/ps[0]_i_1_n_0
    SLICE_X65Y24         FDRE                                         r  q7seg/ps_reg[0]/D
  -------------------------------------------------------------------    -------------------





