{
  "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
  "modules": {
    "controller": {
      "attributes": {
        "hdlname": "controller",
        "dynports": "00000000000000000000000000000001",
        "top": "00000000000000000000000000000001",
        "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:7.1-49.10"
      },
      "parameter_default_values": {
        "NUM_BITS": "00000000000000000000000000001000"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "comp": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "rst_n": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "dac_in": {
          "direction": "output",
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12 ]
        },
        "adc_out": {
          "direction": "output",
          "bits": [ 13, 14, 15, 16, 17, 18, 19, 20 ]
        }
      },
      "cells": {
        "$add$/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:40$23": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:40.33-40.40"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 21, 22, 23, 24 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56 ]
          }
        },
        "$add$/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:42$32": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:42.33-42.40"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 21, 22, 23, 24 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88 ]
          }
        },
        "$add$/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:44$41": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:44.29-44.38"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 21, 22, 23, 24 ],
            "B": [ "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120 ]
          }
        },
        "$add$/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:45$50": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:45.18-45.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 21, 22, 23, 24 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152 ]
          }
        },
        "$and$/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0$28": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7, 8, 9, 10, 11, 12 ],
            "B": [ 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184 ],
            "Y": [ 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216 ]
          }
        },
        "$and$/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0$37": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7, 8, 9, 10, 11, 12 ],
            "B": [ 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248 ],
            "Y": [ 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280 ]
          }
        },
        "$and$/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0$46": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 281, 282, 283, 284, 285, 286, 287, 288 ],
            "B": [ 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320 ],
            "Y": [ 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352 ]
          }
        },
        "$eq$/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:30$15": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:30.11-30.30"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 21, 22, 23, 24 ],
            "B": [ "0", "0", "0", "1" ],
            "Y": [ 353 ]
          }
        },
        "$neg$/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0$25": {
          "hide_name": 1,
          "type": "$neg",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000100001",
            "Y_WIDTH": "00000000000000000000000000100001"
          },
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, "0" ],
            "Y": [ 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418 ]
          }
        },
        "$neg$/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0$29": {
          "hide_name": 1,
          "type": "$neg",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000100001",
            "Y_WIDTH": "00000000000000000000000000100001"
          },
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, "0" ],
            "Y": [ 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451 ]
          }
        },
        "$neg$/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0$34": {
          "hide_name": 1,
          "type": "$neg",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000100001",
            "Y_WIDTH": "00000000000000000000000000100001"
          },
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, "0" ],
            "Y": [ 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516 ]
          }
        },
        "$neg$/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0$38": {
          "hide_name": 1,
          "type": "$neg",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000100001",
            "Y_WIDTH": "00000000000000000000000000100001"
          },
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, "0" ],
            "Y": [ 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549 ]
          }
        },
        "$neg$/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0$43": {
          "hide_name": 1,
          "type": "$neg",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000100001",
            "Y_WIDTH": "00000000000000000000000000100001"
          },
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, "0" ],
            "Y": [ 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614 ]
          }
        },
        "$neg$/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0$47": {
          "hide_name": 1,
          "type": "$neg",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000100001",
            "Y_WIDTH": "00000000000000000000000000100001"
          },
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, "0" ],
            "Y": [ 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647 ]
          }
        },
        "$not$/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0$27": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679 ],
            "Y": [ 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184 ]
          }
        },
        "$not$/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0$36": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711 ],
            "Y": [ 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248 ]
          }
        },
        "$not$/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0$45": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743 ],
            "Y": [ 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320 ]
          }
        },
        "$or$/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0$31": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216 ],
            "B": [ 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775 ],
            "Y": [ 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807 ]
          }
        },
        "$or$/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0$40": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280 ],
            "B": [ 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839 ],
            "Y": [ 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871 ]
          }
        },
        "$or$/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0$49": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352 ],
            "B": [ 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903 ],
            "Y": [ 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935 ]
          }
        },
        "$procdff$126": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:22.3-47.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 936, 937, 938, 939, 940, 941, 942, 943 ],
            "Q": [ 13, 14, 15, 16, 17, 18, 19, 20 ]
          }
        },
        "$procdff$127": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:22.3-47.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 944, 945, 946, 947, 948, 949, 950, 951 ],
            "Q": [ 5, 6, 7, 8, 9, 10, 11, 12 ]
          }
        },
        "$procdff$128": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:22.3-47.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 952, 953, 954, 955 ],
            "Q": [ 21, 22, 23, 24 ]
          }
        },
        "$procmux$103": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:24.9-24.15|/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:24.5-46.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "1" ],
            "B": [ 956, 957, 958, 959, 960, 961, 962, 963 ],
            "S": [ 4 ],
            "Y": [ 944, 945, 946, 947, 948, 949, 950, 951 ]
          }
        },
        "$procmux$106": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:30.11-30.30|/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:30.7-46.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 121, 122, 123, 124 ],
            "B": [ "0", "0", "0", "0" ],
            "S": [ 353 ],
            "Y": [ 964, 965, 966, 967 ]
          }
        },
        "$procmux$109": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:24.9-24.15|/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:24.5-46.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0" ],
            "B": [ 964, 965, 966, 967 ],
            "S": [ 4 ],
            "Y": [ 952, 953, 954, 955 ]
          }
        },
        "$procmux$121": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:30.11-30.30|/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:30.7-46.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 13, 14, 15, 16, 17, 18, 19, 20 ],
            "B": [ 5, 6, 7, 8, 9, 10, 11, 12 ],
            "S": [ 353 ],
            "Y": [ 968, 969, 970, 971, 972, 973, 974, 975 ]
          }
        },
        "$procmux$124": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:24.9-24.15|/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:24.5-46.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 13, 14, 15, 16, 17, 18, 19, 20 ],
            "B": [ 968, 969, 970, 971, 972, 973, 974, 975 ],
            "S": [ 4 ],
            "Y": [ 936, 937, 938, 939, 940, 941, 942, 943 ]
          }
        },
        "$procmux$51": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0.0-0.0|/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:38.9-43.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 840, 841, 842, 843, 844, 845, 846, 847, 776, 777, 778, 779, 780, 781, 782, 783 ],
            "S": [ 976, 3 ],
            "Y": [ 977, 978, 979, 980, 981, 982, 983, 984 ]
          }
        },
        "$procmux$52_CMP0": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0.0-0.0|/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:38.9-43.16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "Y": [ 976 ]
          }
        },
        "$procmux$55": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:30.11-30.30|/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:30.7-46.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 977, 978, 979, 980, 981, 982, 983, 984 ],
            "B": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "S": [ 353 ],
            "Y": [ 985, 986, 987, 988, 989, 990, 991, 992 ]
          }
        },
        "$procmux$58": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:24.9-24.15|/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:24.5-46.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 985, 986, 987, 988, 989, 990, 991, 992 ],
            "S": [ 4 ],
            "Y": [ 281, 282, 283, 284, 285, 286, 287, 288 ]
          }
        },
        "$procmux$79": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:30.11-30.30|/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:30.7-46.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 904, 905, 906, 907, 908, 909, 910, 911 ],
            "B": [ "0", "0", "0", "0", "0", "0", "1", "0" ],
            "S": [ 353 ],
            "Y": [ 993, 994, 995, 996, 997, 998, 999, 1000 ]
          }
        },
        "$procmux$82": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:24.9-24.15|/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:24.5-46.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 993, 994, 995, 996, 997, 998, 999, 1000 ],
            "S": [ 4 ],
            "Y": [ 956, 957, 958, 959, 960, 961, 962, 963 ]
          }
        },
        "$shift$/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0$26": {
          "hide_name": 1,
          "type": "$shift",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000100001",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418 ],
            "Y": [ 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679 ]
          }
        },
        "$shift$/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0$30": {
          "hide_name": 1,
          "type": "$shift",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000100001",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451 ],
            "Y": [ 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775 ]
          }
        },
        "$shift$/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0$35": {
          "hide_name": 1,
          "type": "$shift",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000100001",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516 ],
            "Y": [ 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711 ]
          }
        },
        "$shift$/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0$39": {
          "hide_name": 1,
          "type": "$shift",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000100001",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549 ],
            "Y": [ 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839 ]
          }
        },
        "$shift$/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0$44": {
          "hide_name": 1,
          "type": "$shift",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000100001",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614 ],
            "Y": [ 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743 ]
          }
        },
        "$shift$/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0$48": {
          "hide_name": 1,
          "type": "$shift",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000100001",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647 ],
            "Y": [ 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903 ]
          }
        },
        "$sub$/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:40$24": {
          "hide_name": 1,
          "type": "$sub",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:40.21-40.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56 ],
            "Y": [ 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385 ]
          }
        },
        "$sub$/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:42$33": {
          "hide_name": 1,
          "type": "$sub",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:42.21-42.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88 ],
            "Y": [ 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483 ]
          }
        },
        "$sub$/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:44$42": {
          "hide_name": 1,
          "type": "$sub",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:44.17-44.39"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120 ],
            "Y": [ 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581 ]
          }
        }
      },
      "netnames": {
        "$0$lookahead\\sar_reg$4[7:0]$9": {
          "hide_name": 1,
          "bits": [ 944, 945, 946, 947, 948, 949, 950, 951 ],
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:22.3-47.6"
          }
        },
        "$0\\adc_out[7:0]": {
          "hide_name": 1,
          "bits": [ 936, 937, 938, 939, 940, 941, 942, 943 ],
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:22.3-47.6"
          }
        },
        "$0\\count[3:0]": {
          "hide_name": 1,
          "bits": [ 952, 953, 954, 955 ],
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:22.3-47.6"
          }
        },
        "$2$lookahead\\sar_reg$4[7:0]$19": {
          "hide_name": 1,
          "bits": [ 956, 957, 958, 959, 960, 961, 962, 963 ],
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:22.3-47.6"
          }
        },
        "$3$lookahead\\sar_reg$4[7:0]$22": {
          "hide_name": 1,
          "bits": [ 281, 282, 283, 284, 285, 286, 287, 288 ],
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:22.3-47.6"
          }
        },
        "$add$/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:40$23_Y": {
          "hide_name": 1,
          "bits": [ 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56 ],
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:40.33-40.40"
          }
        },
        "$add$/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:42$32_Y": {
          "hide_name": 1,
          "bits": [ 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88 ],
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:42.33-42.40"
          }
        },
        "$add$/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:44$41_Y": {
          "hide_name": 1,
          "bits": [ 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120 ],
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:44.29-44.38"
          }
        },
        "$add$/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:45$50_Y": {
          "hide_name": 1,
          "bits": [ 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152 ],
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:45.18-45.27",
            "unused_bits": "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$and$/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0$28_Y": {
          "hide_name": 1,
          "bits": [ 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216 ],
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0.0-0.0"
          }
        },
        "$and$/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0$37_Y": {
          "hide_name": 1,
          "bits": [ 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280 ],
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0.0-0.0"
          }
        },
        "$and$/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0$46_Y": {
          "hide_name": 1,
          "bits": [ 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352 ],
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0.0-0.0"
          }
        },
        "$eq$/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:30$15_Y": {
          "hide_name": 1,
          "bits": [ 353 ],
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:30.11-30.30"
          }
        },
        "$neg$/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0$25_Y": {
          "hide_name": 1,
          "bits": [ 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418 ],
          "signed": 1,
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0.0-0.0"
          }
        },
        "$neg$/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0$29_Y": {
          "hide_name": 1,
          "bits": [ 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451 ],
          "signed": 1,
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0.0-0.0"
          }
        },
        "$neg$/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0$34_Y": {
          "hide_name": 1,
          "bits": [ 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516 ],
          "signed": 1,
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0.0-0.0"
          }
        },
        "$neg$/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0$38_Y": {
          "hide_name": 1,
          "bits": [ 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549 ],
          "signed": 1,
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0.0-0.0"
          }
        },
        "$neg$/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0$43_Y": {
          "hide_name": 1,
          "bits": [ 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614 ],
          "signed": 1,
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0.0-0.0"
          }
        },
        "$neg$/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0$47_Y": {
          "hide_name": 1,
          "bits": [ 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647 ],
          "signed": 1,
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0.0-0.0"
          }
        },
        "$not$/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0$27_Y": {
          "hide_name": 1,
          "bits": [ 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184 ],
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0.0-0.0"
          }
        },
        "$not$/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0$36_Y": {
          "hide_name": 1,
          "bits": [ 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248 ],
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0.0-0.0"
          }
        },
        "$not$/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0$45_Y": {
          "hide_name": 1,
          "bits": [ 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320 ],
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0.0-0.0"
          }
        },
        "$or$/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0$31_Y": {
          "hide_name": 1,
          "bits": [ 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807 ],
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0.0-0.0",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$or$/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0$40_Y": {
          "hide_name": 1,
          "bits": [ 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871 ],
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0.0-0.0",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$or$/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0$49_Y": {
          "hide_name": 1,
          "bits": [ 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935 ],
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0.0-0.0",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$procmux$106_Y": {
          "hide_name": 1,
          "bits": [ 964, 965, 966, 967 ],
          "attributes": {
          }
        },
        "$procmux$121_Y": {
          "hide_name": 1,
          "bits": [ 968, 969, 970, 971, 972, 973, 974, 975 ],
          "attributes": {
          }
        },
        "$procmux$51_Y": {
          "hide_name": 1,
          "bits": [ 977, 978, 979, 980, 981, 982, 983, 984 ],
          "attributes": {
          }
        },
        "$procmux$52_CMP": {
          "hide_name": 1,
          "bits": [ 976 ],
          "attributes": {
          }
        },
        "$procmux$55_Y": {
          "hide_name": 1,
          "bits": [ 985, 986, 987, 988, 989, 990, 991, 992 ],
          "attributes": {
          }
        },
        "$procmux$79_Y": {
          "hide_name": 1,
          "bits": [ 993, 994, 995, 996, 997, 998, 999, 1000 ],
          "attributes": {
          }
        },
        "$shift$/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0$26_Y": {
          "hide_name": 1,
          "bits": [ 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679 ],
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0.0-0.0"
          }
        },
        "$shift$/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0$30_Y": {
          "hide_name": 1,
          "bits": [ 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775 ],
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0.0-0.0"
          }
        },
        "$shift$/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0$35_Y": {
          "hide_name": 1,
          "bits": [ 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711 ],
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0.0-0.0"
          }
        },
        "$shift$/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0$39_Y": {
          "hide_name": 1,
          "bits": [ 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839 ],
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0.0-0.0"
          }
        },
        "$shift$/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0$44_Y": {
          "hide_name": 1,
          "bits": [ 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743 ],
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0.0-0.0"
          }
        },
        "$shift$/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0$48_Y": {
          "hide_name": 1,
          "bits": [ 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903 ],
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:0.0-0.0"
          }
        },
        "$sub$/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:40$24_Y": {
          "hide_name": 1,
          "bits": [ 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385 ],
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:40.21-40.41"
          }
        },
        "$sub$/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:42$33_Y": {
          "hide_name": 1,
          "bits": [ 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483 ],
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:42.21-42.41"
          }
        },
        "$sub$/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:44$42_Y": {
          "hide_name": 1,
          "bits": [ 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581 ],
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:44.17-44.39"
          }
        },
        "adc_out": {
          "hide_name": 0,
          "bits": [ 13, 14, 15, 16, 17, 18, 19, 20 ],
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:14.33-14.40"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:10.11-10.14"
          }
        },
        "comp": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:11.11-11.15"
          }
        },
        "count": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24 ],
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:20.28-20.33"
          }
        },
        "dac_in": {
          "hide_name": 0,
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12 ],
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:13.34-13.40"
          }
        },
        "rst_n": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/dt/Documents/madvlsi/final/schematics/controller/librelane/controller.v:12.11-12.16"
          }
        }
      }
    }
  }
}
