{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 53,
   "id": "f8a4cf2e-5e71-4e5b-bf7d-ed5ff82cb110",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING. <__main__.WindowedRegisterOption object at 0x7607e7f5b3d0> overwrites register AR0\n",
      "WARNING. <__main__.WindowedRegisterOption object at 0x7607e7f5b3d0> overwrites register AR1\n",
      "WARNING. <__main__.WindowedRegisterOption object at 0x7607e7f5b3d0> overwrites register AR2\n",
      "WARNING. <__main__.WindowedRegisterOption object at 0x7607e7f5b3d0> overwrites register AR3\n",
      "WARNING. <__main__.WindowedRegisterOption object at 0x7607e7f5b3d0> overwrites register AR4\n",
      "WARNING. <__main__.WindowedRegisterOption object at 0x7607e7f5b3d0> overwrites register AR5\n",
      "WARNING. <__main__.WindowedRegisterOption object at 0x7607e7f5b3d0> overwrites register AR6\n",
      "WARNING. <__main__.WindowedRegisterOption object at 0x7607e7f5b3d0> overwrites register AR7\n",
      "WARNING. <__main__.WindowedRegisterOption object at 0x7607e7f5b3d0> overwrites register AR8\n",
      "WARNING. <__main__.WindowedRegisterOption object at 0x7607e7f5b3d0> overwrites register AR9\n",
      "WARNING. <__main__.WindowedRegisterOption object at 0x7607e7f5b3d0> overwrites register AR10\n",
      "WARNING. <__main__.WindowedRegisterOption object at 0x7607e7f5b3d0> overwrites register AR11\n",
      "WARNING. <__main__.WindowedRegisterOption object at 0x7607e7f5b3d0> overwrites register AR12\n",
      "WARNING. <__main__.WindowedRegisterOption object at 0x7607e7f5b3d0> overwrites register AR13\n",
      "WARNING. <__main__.WindowedRegisterOption object at 0x7607e7f5b3d0> overwrites register AR14\n",
      "WARNING. <__main__.WindowedRegisterOption object at 0x7607e7f5b3d0> overwrites register AR15\n",
      "L16SI at, as, 0..510\n",
      "AR0 132\n",
      "AR3 1024\n",
      "AR0 = 21? _AR0 [132, 0, 0, 128]\n",
      "AR3 = 768? _AR3 [0, 4, 0, 0]\n",
      "AR4 = 13? _AR4 [0, 0, 0, 0]\n",
      "AR0 = 132? 0\n",
      "AR3 = 1024? 0\n",
      "AR10 = 21? 0\n",
      "AR12 = 13? 0\n"
     ]
    }
   ],
   "source": [
    "from collections import OrderedDict\n",
    "def uint32(v): return (v & 0xFFFFFFFF)\n",
    "def uint40(v): return (v & 0xFFFFFFFFFF)\n",
    "\n",
    "def warn(msg):\n",
    "    print(\"WARNING\", msg)\n",
    "\n",
    "class Register:\n",
    "    def __init__(self, number, hardware_name, assembly_name, bits):\n",
    "        self.number = number\n",
    "        self.name = hardware_name\n",
    "        self.hardware_name = hardware_name\n",
    "        self.assembly_name = assembly_name\n",
    "        self.bits = bits\n",
    "        self.data = [0] * (bits // 8)\n",
    "\n",
    "    def __str__(self):\n",
    "        if self.number >= 0:\n",
    "            r = f\"{self.assembly_name} [{self.hardware_name}={self.number}]\"\n",
    "        elif self.hardware_name != self.assembly_name and self.assembly_name is not None:\n",
    "            r = f\"{self.assembly_name} [{self.hardware_name}]\"\n",
    "        else:\n",
    "            r = self.hardware_name\n",
    "        return r + \" \" + str(self.data)\n",
    "        \n",
    "    @property\n",
    "    def int(self):\n",
    "        v = self.uint\n",
    "        if v & 0x80000000:\n",
    "            v &= 0x7FFFFFFF\n",
    "            v -= 0x80000000\n",
    "        return v\n",
    "\n",
    "    @int.setter\n",
    "    def int(self, value):\n",
    "        if value < -(1<<self.bits-1):\n",
    "            warn(\"value < min when setting uint32\")\n",
    "        if value >= 1 << (self.bits-1):\n",
    "            warn(\"value > max when setting uint32\")\n",
    "        for i in range(len(self.data)):\n",
    "            self.data[i] = (value >> (i<<3)) & 0xFF\n",
    "            \n",
    "        v = value \n",
    "    \n",
    "    @property\n",
    "    def uint(self):\n",
    "        return sum(d << (i << 3) for i,d in enumerate(self.data)) \n",
    "\n",
    "    @uint.setter\n",
    "    def uint(self, value):\n",
    "        if value < 0:\n",
    "            warn(\"value < min when setting uint32\")\n",
    "        if value >= 1 << self.bits:\n",
    "            warn(\"value > max when setting uint32\")\n",
    "        for i in range(len(self.data)):\n",
    "            self.data[i] = (value >> (i<<3)) & 0xFF\n",
    "            \n",
    "class InstructionFormat(OrderedDict):\n",
    "    def __init__(self, name=\"---\"):\n",
    "        if name == \"RRR\": super().__init__(dict(op2=4, op1=4, r=4, s=4, t=4, op0=4))\n",
    "        elif name == \"RRI4\": super().__init__(dict(imm4=4, op1=4, r=4, s=4, t=4, op0=4))\n",
    "        elif name == \"RRI8\": super().__init__(dict(imm8=8, r=4, s=4, t=4, op0=4))\n",
    "        elif name == \"RI16\": super().__init__(dict(imm16=16, t=4, op0=4))\n",
    "        elif name == \"RSR\": super().__init__(dict(op2=4, op1=4, rs=8, t=4, op0=4))\n",
    "        elif name == \"CALL\": super().__init__(dict(ofset=18, n=2, op0=4))\n",
    "        elif name == \"CALLX\": super().__init__(dict(op2=4, op1=4, r=4, s=4, m=2, n=2, op0=4))\n",
    "        elif name == \"BRI8\": super().__init__(dict(imm8=8, r=4, s=4, m=2, n=2, op0=4))\n",
    "        elif name == \"BRI12\": super().__init__(dict(imm12=12, s=4, m=2, n=2, op0=4))\n",
    "        elif name == \"RRRN\": super().__init__(dict(r=4, s=4, t=4, op0=4))\n",
    "        elif name == \"RI7\": super().__init__(dict(imm7_l=4,s=4, i_imm7_h=4, op0=4))\n",
    "        elif name == \"RI6\": super().__init__(dict(imm6_l=4, s=4, i_z_imm6_h=4, op0=4))\n",
    "        else: super().__init__(dict(op0=24))\n",
    "        self.name = name\n",
    "\n",
    "class InstructionDescriptor(object):\n",
    "    def __init__(self, template, format, description, cb=None):\n",
    "        self.template = template\n",
    "        self.name, *argument_names = template.split(\" \",1)\n",
    "        self.argument_names = argument_names[0].replace(\" \",\"\").split(\",\") if argument_names else []\n",
    "        self.format = format\n",
    "        self.description = description\n",
    "        self.callback = cb\n",
    "\n",
    "    def __str__(self):\n",
    "        return \"[\" + \", \".join(self.argument_names) + \"] \" + self.description\n",
    "\n",
    "class Instruction(object):\n",
    "    def __init__(self, context, descriptor, arguments):\n",
    "        self.context = context\n",
    "        self.descriptor = descriptor\n",
    "        self.arguments = arguments\n",
    "\n",
    "    @classmethod\n",
    "    def parse(cls, context, line):\n",
    "        name, arguments = line.split(\" \",1)\n",
    "        arguments = arguments.replace(\" \",\"\").split(\",\")\n",
    "        descriptor = context.find_instruction(name)\n",
    "        return cls(context, descriptor, arguments)\n",
    "\n",
    "    def __str__(self):\n",
    "        line = \" \".join((self.descriptor.name, \", \".join(self.arguments)))\n",
    "        return line + (\" \" * (32-len(line)) if len(line) < 32 else \" \") + \"# \" + str(self.descriptor)\n",
    "        \n",
    "class InstructionSet(object):\n",
    "    def __init__(self, name=\"\"):\n",
    "        self.name = name\n",
    "        self.parent = None\n",
    "        self.registers = {}\n",
    "        self.instructions = {}\n",
    "        self.expansions = {}\n",
    "        self.endianness = \"le\"\n",
    "        self.options = {}\n",
    "\n",
    "    def find_instruction(self, instruction):\n",
    "        while isinstance(instruction,str):\n",
    "            name = instruction\n",
    "            if name not in self.instructions and self.parent is not None:\n",
    "                return self.parent.find_instruction(name)\n",
    "            instruction = self.instructions[name]\n",
    "            if isinstance(instruction, InstructionSetOption):\n",
    "                return instruction.find_instruction(name)\n",
    "        assert isinstance(instruction, InstructionDescriptor)\n",
    "        return instruction\n",
    "\n",
    "\n",
    "    def find_register(self, register):\n",
    "        while isinstance(register, str):\n",
    "            name = register\n",
    "            if name not in self.registers and self.parent is not None:\n",
    "                return self.parent.find_register(name)\n",
    "            register = self.registers[name]\n",
    "            if isinstance(register, InstructionSetOption):\n",
    "                return register.find_register(name)\n",
    "        assert isinstance(register, Register)\n",
    "        return register\n",
    "        \n",
    "    def extend(self, option):\n",
    "        option.parent = self\n",
    "        self.options[option.name] = option\n",
    "        \n",
    "        for r in option.registers:\n",
    "            if r in self.registers:\n",
    "                print(f\"WARNING. {option} overwrites register {r}\")\n",
    "            self.registers[r] = option #.registers[r]\n",
    "        for i in option.instructions:\n",
    "            if i in self.instructions:\n",
    "                print(f\"WARNING. {option} overwrites instruction {i}\")\n",
    "            self.instructions[i] = option #.instructions[i]\n",
    "\n",
    "        \n",
    "class InstructionSetOption(InstructionSet): ...\n",
    "class CoreInstructionSet(InstructionSet): \n",
    "    def __init__(self):\n",
    "        super().__init__(\"core\")\n",
    "        self.registers = {\n",
    "            \"AR0\": Register(0, \"AR0\", \"a0\", 32),\n",
    "            \"AR1\": Register(1, \"AR1\", \"a1\", 32),\n",
    "            \"AR2\": Register(2, \"AR0\", \"a2\", 32),\n",
    "            \"AR3\": Register(3, \"AR1\", \"a3\", 32),\n",
    "            \"AR4\": Register(4, \"AR0\", \"a4\", 32),\n",
    "            \"AR5\": Register(5, \"AR1\", \"a5\", 32),\n",
    "            \"AR6\": Register(6, \"AR0\", \"a6\", 32),\n",
    "            \"AR7\": Register(7, \"AR1\", \"a7\", 32),\n",
    "            \"AR8\": Register(8, \"AR0\", \"a8\", 32),\n",
    "            \"AR9\": Register(9, \"AR9\", \"a9\", 32),\n",
    "            \"AR10\": Register(10, \"AR10\", \"a10\", 32),\n",
    "            \"AR11\": Register(11, \"AR11\", \"a11\", 32),\n",
    "            \"AR12\": Register(12, \"AR12\", \"a12\", 32),\n",
    "            \"AR13\": Register(13, \"AR13\", \"a13\", 32),\n",
    "            \"AR14\": Register(14, \"AR14\", \"a14\", 32),\n",
    "            \"AR15\": Register(15, \"AR15\", \"a15\", 32),\n",
    "            \"PC\": Register(-1, \"PC\", \"PC\", 32),\n",
    "            \"SAR\": Register(-1, \"SAR\",\"SAR\", 8),    \n",
    "        }\n",
    "\n",
    "        self.instructions = {\n",
    "            \"L8UI\": InstructionDescriptor(\"L8UI at, as, 0..255\", InstructionFormat(\"RRI8\"), \"8-bit unsigned load (8-bit offset)\"),\n",
    "            \"L16SI\": InstructionDescriptor(\"L16SI at, as, 0..510\", InstructionFormat(\"RRI8\"), \"16-bit signed load (8-bit shifted offset)\"),\n",
    "            \"L16UI\": InstructionDescriptor(\"L16UI at, as, 0..510\", InstructionFormat(\"RRI8\"), \"16-bit unsigned load (8-bit shifted offset)\"),\n",
    "            \"L32I\": InstructionDescriptor(\"L32I at, as, 0..1020\", InstructionFormat(\"RRI8\"), \"32-bit load (8-bit shifted offset)\"),\n",
    "            \"L32R\": InstructionDescriptor(\"L32R at, label\", InstructionFormat(\"RI16\"), \"32-bit load PC-relative (16-bit negative word offset)\"),\n",
    "            \"S8I\": InstructionDescriptor(\"S8I at, as, 0..255\", InstructionFormat(\"RRI8\"), \"8-bit store (8-bit offset)\"),\n",
    "            \"S16I\": InstructionDescriptor(\"S16I at, as, 0..510\", InstructionFormat(\"RRI8\"), \"16-bit store (8-bit shifted offset)\"),\n",
    "            \"S32I\": InstructionDescriptor(\"S32I at, as, 0..1020\", InstructionFormat(\"RRI8\"), \"32-bit store (8-bit shifted offset)\"),\n",
    "            \"MEMW\": InstructionDescriptor(\"MEMW\", InstructionFormat(\"RRR\"), \"Order memory accesses before with memory access after\"),\n",
    "            \"EXTW\": InstructionDescriptor(\"EXTW\", InstructionFormat(\"RRR\"), \"Order all external effects before with all external effects after\"),\n",
    "            \"CALLO\": InstructionDescriptor(\"CALL0 label\", InstructionFormat(\"CALL\"), \"Call subroutine, PC-relative\"),\n",
    "            \"CALLX0\": InstructionDescriptor(\"CALLX0 label\", InstructionFormat(\"CALLX\"), \"Call subroutine, address in register\"),\n",
    "            \"RET\": InstructionDescriptor(\"RET\", InstructionFormat(\"CALLX\"), \"Subroutine return -- jump to return address\"),\n",
    "            \"J\": InstructionDescriptor(\"J label\", InstructionFormat(\"CALLX\"),\"Unconditional jump, PC-relative\"),\n",
    "            \"JX\": InstructionDescriptor(\"JX as\", InstructionFormat(\"CALLX\"), \"Unconditional jump, address in register\"),\n",
    "            \"BALL\": InstructionDescriptor(\"BALL as, at, label\", InstructionFormat(\"RRI8\"), \"Branch if all of the masked bits are set\"),\n",
    "            \"BNALL\": InstructionDescriptor(\"BNALL as, at, label\", InstructionFormat(\"RRI8\"),\"Branch if not all of the masked bits are set\"),\n",
    "            \"BANY\": InstructionDescriptor(\"BANY as, at, label\", InstructionFormat(\"RRI8\"), \"Branch if any of the masked bits are set\"),\n",
    "            \"BNONE\": InstructionDescriptor(\"BNONE as, at, label\", InstructionFormat(\"RRI8\"), \"Branch if none of the masked bits are set (All Clear)\"),\n",
    "            \"BBC\": InstructionDescriptor(\"BBC as, at, label\", InstructionFormat(\"RRI8\"), \"Branch if bit clear\"),\n",
    "            \"BBCI\": InstructionDescriptor(\"BBCI as, 0..31, label\", InstructionFormat(\"RRI8\"), \"Branch if bit clear immediate\"),\n",
    "            \"BBS\": InstructionDescriptor(\"BBS as, at, label\", InstructionFormat(\"RRI8\"), \"Branch if bit set\"),\n",
    "            \"BBSI\": InstructionDescriptor(\"BBSI as, 0..31, label\", InstructionFormat(\"RRI8\"), \"Branch is bit set immediate\"),\n",
    "            \"BEQ\": InstructionDescriptor(\"BEQ as, at, label\", InstructionFormat(\"RRI8\"), \"Branch if equal\"),\n",
    "            \"BEQI\": InstructionDescriptor(\"BEQI as, imm, label\", InstructionFormat(\"BRI8\"), \"Branch if equal immediate\"),\n",
    "            \"BEQZ\": InstructionDescriptor(\"BEQZ as, label\", InstructionFormat(\"BRI12\"), \"Branch is equal to zero\"),\n",
    "            \"BNE\": InstructionDescriptor(\"BNE as, at, label\", InstructionFormat(\"RRI8\"), \"Branch if not equal\"),\n",
    "            \"BNEI\": InstructionDescriptor(\"BNEI as, imm, label\", InstructionFormat(\"BRI8\"), \"Branch if not equal to immediate\"),\n",
    "            \"BNEZ\": InstructionDescriptor(\"BNEZ as, label\", InstructionFormat(\"BRI12\"), \"Branch if not equal to zero\"),\n",
    "            \"BGE\": InstructionDescriptor(\"BGE as, at, label\", InstructionFormat(\"RRI8\"), \"Branch if greater than or equal\"),\n",
    "            \"BGEI\": InstructionDescriptor(\"BGEI as, imm, label\", InstructionFormat(\"BRI8\"),\"Branch if greater than or equal to immediate\"),\n",
    "            \"BGEU\": InstructionDescriptor(\"BGEU as, at, label\", InstructionFormat(\"RRI8\"), \"Branch if greater than or equal unsigned\"),\n",
    "            \"BGEUI\": InstructionDescriptor(\"BGEUI as, imm, label\", InstructionFormat(\"BRI8\"), \"Branch if greater than or equal to unsigned immediate\"),\n",
    "            \"BGEZ\": InstructionDescriptor(\"BGEZ as, label\", InstructionFormat(\"BRI12\"), \"Branch to greater than or equal to zero\"),\n",
    "            \"BLT\": InstructionDescriptor(\"BLT as, at, label\", InstructionFormat(\"RRI8\"),\"Branch if less than\"),\n",
    "            \"BLTI\": InstructionDescriptor(\"BLTI as, imm, label\", InstructionFormat(\"BRI8\"), \"Branch if less than immediate\"),\n",
    "            \"BLTU\": InstructionDescriptor(\"BLTU as, at, label\", InstructionFormat(\"RRI8\"), \"Branch if less than unsigned\"),\n",
    "            \"BLTUI\": InstructionDescriptor(\"BLTUI as, imm, label\", InstructionFormat(\"BRI8\"), \"Branch if less than unsigned immediate\"),\n",
    "            \"BLTZ\": InstructionDescriptor(\"BLTZ as, label\", InstructionFormat(\"RRI8\"), \"Branch if less than zero\"),\n",
    "            \"MOVI\": InstructionDescriptor(\"MOVI at, -2048..2047\", InstructionFormat(\"RRI8\"), \"Load register with 12-bit signed constant\"),\n",
    "            \"MOVEQZ\": InstructionDescriptor(\"MOVEQZ ar, as, at\", InstructionFormat(\"RRR\"), \"Conditional move if zero\"),\n",
    "            \"MOVNEZ\": InstructionDescriptor(\"MOVNEZ ar, as, at\", InstructionFormat(\"RRR\"), \"Conditional move if non-zero\"),\n",
    "            \"MOVLTZ\": InstructionDescriptor(\"MOVLTZ ar, as, at\", InstructionFormat(\"RRR\"), \"Conditional move if less than zero\"),\n",
    "            \"MOVGEZ\": InstructionDescriptor(\"MOVGEZ ar, as, at\", InstructionFormat(\"RRR\"), \"Conditional move if greater than or equal to zero\"),\n",
    "            \"ADD\": InstructionDescriptor(\"ADD ar, as, at\", InstructionFormat(\"RRR\"), \"Add two registers\"),\n",
    "            \"ADDI\": InstructionDescriptor(\"ADDI at, as, -128..127\", InstructionFormat(\"RRI8\"), \"Add signed constant to register\"),\n",
    "            \"ADDMI\": InstructionDescriptor(\"ADDMI at, as, -32768..32512\", InstructionFormat(\"RRI8\"), \"Add signed constant shifted by 8 to register\"),\n",
    "            \"ADDX2\": InstructionDescriptor(\"ADDX2 ar, as, at\", InstructionFormat(\"RRR\"), \"Add register to register shifted by 1\"),\n",
    "            \"ADDX4\": InstructionDescriptor(\"ADDX4 ar, as, at\", InstructionFormat(\"RRR\"), \"Add register to register shifted by 2\"),\n",
    "            \"ADDX8\": InstructionDescriptor(\"ADDX8 ar, as, at\", InstructionFormat(\"RRR\"), \"Add register to register shifted by 3\"),\n",
    "            \"SUB\": InstructionDescriptor(\"SUB ar, as, at\", InstructionFormat(\"RRR\"), \"Subtract two registers\"),\n",
    "            \"SUBX2\": InstructionDescriptor(\"SUBX2 ar, as, at\", InstructionFormat(\"RRR\"), \"Subtract register from register shifted by 1\"),\n",
    "            \"SUBX4\": InstructionDescriptor(\"SUBX4 ar, as, at\", InstructionFormat(\"RRR\"), \"Subtract register from register shifted by 2\"),\n",
    "            \"SUBX8\": InstructionDescriptor(\"SUBX8 ar, as, at\", InstructionFormat(\"RRR\"), \"Subtract register from register shifted by 3\"),\n",
    "            \"NEG\": InstructionDescriptor(\"NEG ar, at\", InstructionFormat(\"RRR\"), \"Negate\"),\n",
    "            \"ABS\": InstructionDescriptor(\"ABS ar, at\", InstructionFormat(\"RRR\"), \"Absolute value\"),\n",
    "            \"SALT\": InstructionDescriptor(\"SALT ar, as, at\", InstructionFormat(\"RRR\"), \"Set AR if less than\"),\n",
    "            \"SALTU\": InstructionDescriptor(\"SALTU ar, as, at\", InstructionFormat(\"RRR\"), \"Set AR if less than unsigned\"),\n",
    "            \"AND\": InstructionDescriptor(\"AND ar, as, at\", InstructionFormat(\"RRR\"), \"Bitwise logical and\"),\n",
    "            \"OR\": InstructionDescriptor(\"OR ar, as, at\", InstructionFormat(\"RRR\"), \"Bitwise logical or\"),\n",
    "            \"XOR\": InstructionDescriptor(\"XOR ar, as, at\", InstructionFormat(\"RRR\"), \"Bitwise logical xor\"),\n",
    "            \"EXTUI\": InstructionDescriptor(\"EXTUI ar, at, shiftimm, maskimm\", InstructionFormat(\"RRR\"), \"Extract unsigned field immediate\"),\n",
    "            \"SRLI\": InstructionDescriptor(\"SRLI ar, at, 0..15\", InstructionFormat(\"RRR\"), \"Shift right logical immediate\"),\n",
    "            \"SRAI\": InstructionDescriptor(\"SRAI ar, at, 0..15\", InstructionFormat(\"RRR\"), \"Shift right arithmetic immediate\"),\n",
    "            \"SLLI\": InstructionDescriptor(\"SLLI ar, at, 0..15\", InstructionFormat(\"RRR\"), \"Shift left logical immediate\"),\n",
    "            \"SRC\": InstructionDescriptor(\"SRC ar, as, at\", InstructionFormat(\"RRR\"), \"Shift right combined\"),\n",
    "            \"SLL\": InstructionDescriptor(\"SLL ar, at\", InstructionFormat(\"RRR\"), \"Shift left logical\"),\n",
    "            \"SRL\": InstructionDescriptor(\"SRL ar, at\", InstructionFormat(\"RRR\"), \"Shift right logical\"),\n",
    "            \"SRA\": InstructionDescriptor(\"SRA ar, at\", InstructionFormat(\"RRR\"), \"Shift right arithmetic\"),\n",
    "            \"SSL\": InstructionDescriptor(\"SSL as\", InstructionFormat(\"RRR\"), \"Set shift amount register for shift left logical\"),\n",
    "            \"SSR\": InstructionDescriptor(\"SSR as\", InstructionFormat(\"RRR\"), \"Set shift amount register for shift right logical\"),\n",
    "            \"SSAI\":InstructionDescriptor(\"SRAI ar, at, 0..31\", InstructionFormat(\"RRR\"), \"Set shift amount register immediate\"),\n",
    "            \"SSA8B\":InstructionDescriptor(\"SSA8B as\", InstructionFormat(\"RRR\"), \"Set shift amount register for big-endian byte align\"),\n",
    "            \"SSA8L\": InstructionDescriptor(\"SSA8L as\", InstructionFormat(\"RRR\"), \"Set shift amount register for little-endian byte align\"),\n",
    "            \"RSR\": InstructionDescriptor(\"RSR ar, sr\", InstructionFormat(\"RSR\"), \"Read special register\"),\n",
    "            \"WSR\": InstructionDescriptor(\"WSR at, sr\", InstructionFormat(\"RSR\"), \"Write special register\"),\n",
    "            \"XSR\": InstructionDescriptor(\"XSR at, sr\", InstructionFormat(\"RSR\"), \"Exchange special register\"),\n",
    "            \"RUR\": InstructionDescriptor(\"RUR ar, sr\", InstructionFormat(\"RUR\"), \"Read user defined register\"),\n",
    "            \"WUR\": InstructionDescriptor(\"WUR at, sr\", InstructionFormat(\"RUR\"), \"Write user defined register\"),\n",
    "            \"ISYNC\": InstructionDescriptor(\"ISYNC\", InstructionFormat(\"RRR\"), \"Instruction fetch synchronize\"),\n",
    "            \"RSYNC\": InstructionDescriptor(\"RSYNC\", InstructionFormat(\"RRR\"), \"Instruction register synchronize\"),\n",
    "            \"ESYNC\": InstructionDescriptor(\"ESYNC\", InstructionFormat(\"RRR\"), \"Register value synchronize\"),\n",
    "            \"DSYNC\": InstructionDescriptor(\"DSYNC\", InstructionFormat(\"RRR\"), \"Load/store synchronize\"),\n",
    "            \"FSYNC\": InstructionDescriptor(\"FSYNC\", InstructionFormat(\"RRR\"), \"Fetch synchronize\"),\n",
    "            \"NOP\": InstructionDescriptor(\"NOP\", InstructionFormat(\"RRR\"), \"No operation\"),\n",
    "        }\n",
    "\n",
    "        self.b4const = [-1,1,2,3,4,5,6,7,8,10,12,16,32,64,128,256]\n",
    "        self.b4constu = [32768, 65536, 2,3,4,5,6,7,8,10,12,16,32,64,128,256]\n",
    "        \n",
    "        self.memory = [0] * (1<<23) # 8MB\n",
    "        def _load(self, address, bits):\n",
    "            return self.memory[address:address+(bits//8)]\n",
    "\n",
    "        def _store(self, address, value):\n",
    "            self.memory[address:address+len(value)] = value\n",
    "\n",
    "class MAC16Option(InstructionSetOption):\n",
    "    def __init__(self):\n",
    "        super().__init__(\"mac16\")\n",
    "        self.registers = {\n",
    "            \"ACCHI\": [0,0,0,0],\n",
    "            \"ACCLO\": [0],\n",
    "            \"MR[0]\": [0,0,0,0],\n",
    "            \"MR[1]\": [0,0,0,0],\n",
    "            \"MR[2]\": [0,0,0,0],\n",
    "            \"MR[3]\": [0,0,0,0],\n",
    "            \"m0\": \"MR[0]\",\n",
    "            \"m1\": \"MR[1]\",\n",
    "            \"m2\": \"MR[2]\",\n",
    "            \"m3\": \"MR[3]\"\n",
    "        }\n",
    "        \n",
    "        self.instructions = {\n",
    "            \"LDDEC\": [\"RRR\", \"Load MAC16 data register (MR) with auto decrement\"],\n",
    "            \"LDINC\": [\"RRR\", \"Load MAC16 data register (MR) with auto increment\"],\n",
    "            \"MUL.AA.qq\": [\"RRR\", \"Signed multiply of two address registers\"],\n",
    "            \"MUL.AD.qq\": [\"RRR\", \"Signed multiply of an address register and a MAC16 data register\"],\n",
    "            \"MUL.DA.qq\": [\"RRR\", \"Signed multiply of a MAC16 data register and an address register\"],\n",
    "            \"MUL.DD.qq\": [\"RRR\", \"Signed multiply of two MAC16 data registers\"],\n",
    "            \"MULA.AA.qq\": [\"RRR\", \"Signed multiply-accumulate of two address registers\"],\n",
    "            \"MULA.AD.qq\": [\"RRR\", \"Signed multiply-accumulate of an address register and a MAC16 data register\"],\n",
    "            \"MULA.DA.qq\": [\"RRR\", \"Signed multiply-accumulate of a MAC16 data register and an address register\"],\n",
    "            \"MULA.DD.qq\": [\"RRR\", \"Signed multiply-accumulate of two MAC16 data registers\"],\n",
    "            \"MULS.AA.qq\": [\"RRR\", \"Signed multiply/subtract of two address registers\"],\n",
    "            \"MULS.AD.qq\": [\"RRR\", \"Signed multiply/subtract of an address register and a MAC16 data register\"],\n",
    "            \"MULS.DA.qq\": [\"RRR\", \"Signed multiply/subtract of a MAC16 data register and an address register\"],\n",
    "            \"MULS.DD.qq\": [\"RRR\", \"Signed multiply/subtract of two MAC16 data registers\"],\n",
    "            \"MULA.DA.qq.LDDEC\": [\"RRR\", \"Signed multiply-accumulate of a MAC16 data register and an address register, and load a MAC16 data register with auto decrement\"],\n",
    "            \"MULA.DA.qq.LDINC\": [\"RRR\", \"Signed multiply-accumulate of a MAC16 data register and an address register, and load a MAC16 data register with auto increment\"],\n",
    "            \"MULA.DD.qq.LDDEC\": [\"RRR\", \"Signed multiply-accumulate of two MAC16 data registers, and load a MAC16 data register with auto decrement\"],\n",
    "            \"MULA.DD.qq.LDINC\": [\"RRR\", \"Signed multiply-accumulate of two MAC16 data registers, and load a MAC16 data register with auto increment\"],\n",
    "            \"UMUL.AA.qq\": [\"RRR\", \"Unsigned multiply of two address registers\"],\n",
    "        }\n",
    "\n",
    "        self.expansions = {\n",
    "            \"qq\": [\"LL\",\"HL\",\"LH\",\"HH\"],\n",
    "        }\n",
    "\n",
    "class WindowedRegisterOption(InstructionSetOption):\n",
    "    def __init__(self):\n",
    "        super().__init__(\"windowed_register\")\n",
    "        self.registers = {\n",
    "            \"_AR0\": Register(-1, \"_AR0\", None, 32),\n",
    "            \"_AR1\": Register(-1, \"_AR1\", None, 32),\n",
    "            \"_AR2\": Register(-1, \"_AR2\", None, 32),\n",
    "            \"_AR3\": Register(-1, \"_AR3\", None, 32),\n",
    "            \"_AR4\": Register(-1, \"_AR4\", None, 32),\n",
    "            \"_AR5\": Register(-1, \"_AR5\", None, 32),\n",
    "            \"_AR6\": Register(-1, \"_AR6\", None, 32),\n",
    "            \"_AR7\": Register(-1, \"_AR7\", None, 32),\n",
    "            \"_AR8\": Register(-1, \"_AR8\", None, 32),\n",
    "            \"_AR9\": Register(-1, \"_AR9\", None, 32),\n",
    "            \"_AR10\": Register(-1, \"_AR10\", None, 32),\n",
    "            \"_AR11\": Register(-1, \"_AR11\", None, 32),\n",
    "            \"_AR12\": Register(-1, \"_AR12\", None, 32),\n",
    "            \"_AR13\": Register(-1, \"_AR13\", None, 32),\n",
    "            \"_AR14\": Register(-1, \"_AR14\", None, 32),\n",
    "            \"_AR15\": Register(-1, \"_AR15\", None, 32),\n",
    "            \"_AR16\": Register(-1, \"_AR16\", None, 32),\n",
    "            \"_AR17\": Register(-1, \"_AR17\", None, 32),\n",
    "            \"_AR18\": Register(-1, \"_AR18\", None, 32),\n",
    "            \"_AR19\": Register(-1, \"_AR19\", None, 32),\n",
    "            \"_AR20\": Register(-1, \"_AR20\", None, 32),\n",
    "            \"_AR21\": Register(-1, \"_AR21\", None, 32),\n",
    "            \"_AR22\": Register(-1, \"_AR22\", None, 32),\n",
    "            \"_AR23\": Register(-1, \"_AR23\", None, 32),\n",
    "            \"_AR24\": Register(-1, \"_AR24\", None, 32),\n",
    "            \"_AR25\": Register(-1, \"_AR25\", None, 32),\n",
    "            \"_AR26\": Register(-1, \"_AR26\", None, 32),\n",
    "            \"_AR27\": Register(-1, \"_AR27\", None, 32),\n",
    "            \"_AR28\": Register(-1, \"_AR28\", None, 32),\n",
    "            \"_AR29\": Register(-1, \"_AR29\", None, 32),\n",
    "            \"_AR30\": Register(-1, \"_AR30\", None, 32),\n",
    "            \"_AR31\": Register(-1, \"_AR31\", None, 32),\n",
    "            \"_AR32\": Register(-1, \"_AR32\", None, 32),\n",
    "            \"_AR33\": Register(-1, \"_AR33\", None, 32),\n",
    "            \"_AR34\": Register(-1, \"_AR34\", None, 32),\n",
    "            \"_AR35\": Register(-1, \"_AR35\", None, 32),\n",
    "            \"_AR36\": Register(-1, \"_AR36\", None, 32),\n",
    "            \"_AR37\": Register(-1, \"_AR37\", None, 32),\n",
    "            \"_AR38\": Register(-1, \"_AR38\", None, 32),\n",
    "            \"_AR39\": Register(-1, \"_AR39\", None, 32),\n",
    "            \"_AR40\": Register(-1, \"_AR40\", None, 32),\n",
    "            \"_AR41\": Register(-1, \"_AR41\", None, 32),\n",
    "            \"_AR42\": Register(-1, \"_AR42\", None, 32),\n",
    "            \"_AR43\": Register(-1, \"_AR43\", None, 32),\n",
    "            \"_AR44\": Register(-1, \"_AR44\", None, 32),\n",
    "            \"_AR45\": Register(-1, \"_AR45\", None, 32),\n",
    "            \"_AR46\": Register(-1, \"_AR46\", None, 32),\n",
    "            \"_AR47\": Register(-1, \"_AR47\", None, 32),\n",
    "            \"_AR48\": Register(-1, \"_AR48\", None, 32),\n",
    "            \"_AR49\": Register(-1, \"_AR49\", None, 32),\n",
    "            \"_AR50\": Register(-1, \"_AR50\", None, 32),\n",
    "            \"_AR51\": Register(-1, \"_AR51\", None, 32),\n",
    "            \"_AR52\": Register(-1, \"_AR52\", None, 32),\n",
    "            \"_AR53\": Register(-1, \"_AR53\", None, 32),\n",
    "            \"_AR54\": Register(-1, \"_AR54\", None, 32),\n",
    "            \"_AR55\": Register(-1, \"_AR55\", None, 32),\n",
    "            \"_AR56\": Register(-1, \"_AR56\", None, 32),\n",
    "            \"_AR57\": Register(-1, \"_AR57\", None, 32),\n",
    "            \"_AR58\": Register(-1, \"_AR58\", None, 32),\n",
    "            \"_AR59\": Register(-1, \"_AR59\", None, 32),\n",
    "            \"_AR60\": Register(-1, \"_AR60\", None, 32),\n",
    "            \"_AR61\": Register(-1, \"_AR61\", None, 32),\n",
    "            \"_AR62\": Register(-1, \"_AR62\", None, 32),\n",
    "            \"_AR63\": Register(-1, \"_AR63\", None, 32),\n",
    "            \"AR0\": \"_AR0\",\n",
    "            \"AR1\": \"_AR1\",\n",
    "            \"AR2\": \"_AR2\",\n",
    "            \"AR3\": \"_AR3\",\n",
    "            \"AR4\": \"_AR4\",\n",
    "            \"AR5\": \"_AR5\",\n",
    "            \"AR6\": \"_AR6\",\n",
    "            \"AR7\": \"_AR7\",\n",
    "            \"AR8\": \"_AR8\",\n",
    "            \"AR9\": \"_AR9\",\n",
    "            \"AR10\": \"_AR10\",\n",
    "            \"AR11\": \"_AR11\",\n",
    "            \"AR12\": \"_AR12\",\n",
    "            \"AR13\": \"_AR13\",\n",
    "            \"AR14\": \"_AR14\",\n",
    "            \"AR15\": \"_AR15\",\n",
    "            \"WindowBase\": Register(-1, \"WindowBase\", \"WindowBase\", 8),\n",
    "            \"WindowStart\": Register(-1,\"WindowStart\", \"WindowStart\",8),\n",
    "            \"PS.CALLINC\": Register(-1, \"PS.CALLINC\", \"PS.CALLINC\", 8),\n",
    "            \"PS.OWB\": Register(-1, \"PS.OWB\", \"PS.OWB\", 8),\n",
    "            \"PS.WOE\": Register(-1, \"PS.WOE\", \"PS.WOE\", 8),\n",
    "        }\n",
    "\n",
    "        self.instructions = {\n",
    "            \"MOVSP\": InstructionDescriptor(\"MOVSP at, as\", InstructionFormat(\"RRR\"), \"Atomic check window and move\"),\n",
    "            \"CALL4\": InstructionDescriptor(\"CALL4 label\", InstructionFormat(\"CALLX\"), \"Call subroutine, PC-relative, hide four registers\"),\n",
    "            \"CALL8\": InstructionDescriptor(\"CALL8 label\", InstructionFormat(\"CALLX\"), \"Call subroutine, PC-relative, hide eight registers\"),\n",
    "            \"CALL12\": InstructionDescriptor(\"CALL12 label\", InstructionFormat(\"CALLX\"), \"Call subroutine, PC-relative, hide twelve registers\"),\n",
    "            \"CALLX4\": InstructionDescriptor(\"CALLX4 as\", InstructionFormat(\"CALLX\"), \"Call subroutine, address in register, hide four registers\"),\n",
    "            \"CALLX8\": InstructionDescriptor(\"CALLX8 as\", InstructionFormat(\"CALLX\"), \"Call subroutine, address in register, hide eight registers\"),\n",
    "            \"CALLX12\": InstructionDescriptor(\"CALLX12 as\", InstructionFormat(\"CALLX\"), \"Call subroutine, address in register, hide twelve registers\"),\n",
    "            \"ENTRY\": InstructionDescriptor(\"ENTRY as, 0..32760\", InstructionFormat(\"BRI12\"), \"Subroutine entry, rotate registers, adjust stack pointer\"),\n",
    "            \"RETW\": InstructionDescriptor(\"RETW\", InstructionFormat(\"CALLX\"), \"Subroutine return, unrotate registers, jump to return address\"),\n",
    "            \"RETW.N\": InstructionDescriptor(\"RETW.N\", InstructionFormat(\"CALLX\"), \"Subroutine return, unrotate registers, jump to return address (16-bit encoding)\"),\n",
    "            \"ROTW\": InstructionDescriptor(\"ROTW -8..7\", InstructionFormat(\"RRR\"), \"Rotate window by a constant\"),\n",
    "            \"L32E\": InstructionDescriptor(\"L32E at, as, -64..-4\", InstructionFormat(\"RRI4\"), \"Load 32 bits for window exception\"),\n",
    "            \"S32E\": InstructionDescriptor(\"S32E at, as, -64..-4\", InstructionFormat(\"RRI4\"), \"Store 32 bits for window exception\"),\n",
    "            \"RFWO\": InstructionDescriptor(\"RFWO\", InstructionFormat(\"RRR\"), \"Return from window overflow exception\"),\n",
    "            \"RFWU\": InstructionDescriptor(\"RFWU\", InstructionFormat(\"RRR\"), \"Return from window underflow exception\"),\n",
    "        }\n",
    "\n",
    "    def _entry(self, imm12, s):\n",
    "        assert s >= 0 and s <= 3\n",
    "        \n",
    "        callinc = self.find_register(\"PS.CALLINC\").uint\n",
    "        window_base = self.find_register(\"WindowBase\").uint\n",
    "        window_start = self.find_register(\"WindowStart\").uint\n",
    "        window_start |= 1 << window_base\n",
    "        self.find_register(\"WindowBase\").uint = window_base + (callinc << 2)\n",
    "        self.find_register(\"WindowStart\").uint = window_start\n",
    "        \n",
    "        sp_reg = \"AR\" + str(s)\n",
    "        sp_val = self.find_register(sp_reg).uint\n",
    "        self.find_register(sp_reg).uint = sp_val - imm12\n",
    "        for i in range(16):\n",
    "            dst = i + window_base\n",
    "            self.registers[\"AR\" + str(i)] = (\"_AR\" + str(dst)) if dst < 64 else None\n",
    "        self.find_register(sp_reg).uint = sp_val\n",
    "        a0 = self.find_register(\"AR0\").uint\n",
    "        self.find_register(\"AR0\").uint =  (a0 & 0x3FFFFFFF) | (callinc << 30)\n",
    "        return self\n",
    "\n",
    "    def _retw(self):\n",
    "        # TODO window overflow / underflow + exceptions\n",
    "        pc = self.find_register(\"PC\").uint\n",
    "        ws = self.find_register(\"WindowStart\").uint\n",
    "        address = self.find_register(\"AR0\").uint\n",
    "        callinc = (address >> 30) & 0x3\n",
    "        address = (address & 0x3FFFFFFF) | (pc & 0xC0000000)\n",
    "        window_base = self.find_register(\"WindowBase\").uint\n",
    "        self.find_register(\"WindowBase\").uint = window_base - (callinc << 2)\n",
    "        for i in range(16):\n",
    "            dst = i + window_base\n",
    "            self.registers[\"AR\" + str(i)] = (\"_AR\" + str(dst)) if dst < 64 else None\n",
    "        if ws & (1<<window_base):\n",
    "            ws &= ~(1<<window_base)\n",
    "            self.find_register(\"WindowStart\").uint =  ws\n",
    "            self.find_register(\"PS.CALLINC\").uint = callinc\n",
    "            self.find_register(\"PC\").uint = address\n",
    "        \n",
    "class MiscellaneousOperationsOption(InstructionSetOption):\n",
    "    def __init__(self):\n",
    "        super().__init__(\"miscellaneous\")\n",
    "        self.registers = {}\n",
    "        self.instructions = {\n",
    "            \"CLAMPS\": [\"RRR\", \"Clamp to signed power of two range\"],\n",
    "            \"MAX\": [\"RRR\", \"Max value signed\"],\n",
    "            \"MAXU\": [\"RRR\", \"Max value unsigned\"],\n",
    "            \"MIN\": [\"RRR\", \"Min value signed\"],\n",
    "            \"MINU\": [\"RRR\", \"Min value signed\"],\n",
    "            \"NSA\": [\"RRR\", \"Normalization shift amount signed\"],\n",
    "            \"NSAU\": [\"RRR\", \"Normalization shift amount unsigned\"],\n",
    "            \"SEXT\": [\"RRR\", \"Sign extend\"]\n",
    "        }\n",
    "\n",
    "class FloatingPointCoprocessorOption(InstructionSetOption):\n",
    "    def __init__(self, double_precision=True):\n",
    "        super().__init__(\"floating_point_coprocessor\")\n",
    "        self.registers = {\n",
    "            \"FR0\": [0,0,0,0,0,0,0,0] if double_precision else [0,0,0,0],\n",
    "            \"FR1\": [0,0,0,0,0,0,0,0] if double_precision else [0,0,0,0],\n",
    "            \"FR2\": [0,0,0,0,0,0,0,0] if double_precision else [0,0,0,0],\n",
    "            \"FR3\": [0,0,0,0,0,0,0,0] if double_precision else [0,0,0,0],\n",
    "            \"FR4\": [0,0,0,0,0,0,0,0] if double_precision else [0,0,0,0],\n",
    "            \"FR5\": [0,0,0,0,0,0,0,0] if double_precision else [0,0,0,0],\n",
    "            \"FR6\": [0,0,0,0,0,0,0,0] if double_precision else [0,0,0,0],\n",
    "            \"FR7\": [0,0,0,0,0,0,0,0] if double_precision else [0,0,0,0],\n",
    "            \"FR8\": [0,0,0,0,0,0,0,0] if double_precision else [0,0,0,0],\n",
    "            \"FR9\": [0,0,0,0,0,0,0,0] if double_precision else [0,0,0,0],\n",
    "            \"FR10\": [0,0,0,0,0,0,0,0] if double_precision else [0,0,0,0],\n",
    "            \"FR11\": [0,0,0,0,0,0,0,0] if double_precision else [0,0,0,0],\n",
    "            \"FR12\": [0,0,0,0,0,0,0,0] if double_precision else [0,0,0,0],\n",
    "            \"FR13\": [0,0,0,0,0,0,0,0] if double_precision else [0,0,0,0],\n",
    "            \"FR14\": [0,0,0,0,0,0,0,0] if double_precision else [0,0,0,0],\n",
    "            \"FR15\": [0,0,0,0,0,0,0,0] if double_precision else [0,0,0,0],\n",
    "            \"FCR\": [0,0,0,0],\n",
    "            \"FSR\": [0,0,0,0],\n",
    "        }\n",
    "\n",
    "        self.instructions = {\n",
    "            \"ABS.p\": [\"RRR\", \"Absolute value\", [0b1111, \"p\", \"fr\",\"fs\", 0b0001, 0b0000]],\n",
    "            \"ADD.p\": [\"RRR\", \"Add\", [0b0000, \"p\", \"fr\",\"fs\",\"ft\", 0b0000]],\n",
    "            \"ADDEXP.p\": [\"RRR\", \"Add exponent\", [0b1111, \"p\",\"fr\",\"fs\",0b1110, 0b0000]],\n",
    "            \"ADDEXPM.p\": [\"RRR\", \"Add exponent from mantissa segment\", [0b1111, \"p\", \"fr\",\"fs\",0b1111,0b0000]],\n",
    "            \"CEIL.p\": [\"RRR\", \"Floating-point to signed integer conversion with round to +inf\"],\n",
    "            \"CONST.p\": [\"RRR\", \"Create floating-point constant\"],\n",
    "            \"DIV0.p\": [\"RRR\", \"IEEE divide initial step\"],\n",
    "            \"DIVN.p\": [\"RRR\", \"IEEE divide final step\"],\n",
    "            \"FLOAT.p\": [\"RRR\", \"Signed integer to floating-point conversion (current rounding mode\"],\n",
    "            \"FLOOR.p\": [\"RRR\", \"Floating-point to signed integer conversion with round to -inf\"],\n",
    "            \"LpI\": [\"RRI8\", \"Load immediate\"],\n",
    "            \"LpIP\": [\"RRI8\", \"Load immediate with base post-increment\"],\n",
    "            \"LpX\": [\"RRR\", \"Load indexed\"],\n",
    "            \"LpXP\": [\"RRR\", \"Load with base post-increment\"],\n",
    "            \"MADD.p\": [\"RRR\", \"Multiply-add\"],\n",
    "            \"MADDN.p\": [\"RRR\", \"Multiply-add with round mode override to round-to-nearest\"],\n",
    "            \"MKDADJ.p\": [\"RRR\", \"Make divide adjust amounts\"],\n",
    "            \"MKSADJ.p\": [\"RRR\", \"Make square-root adjust amounts\"],\n",
    "            \"MOV.p\": [\"RRR\", \"Move\"],\n",
    "            \"MOVEQZ.p\": [\"RRR\", \"Move if equal to zero\"],\n",
    "            \"MOVF.p\": [\"RRR\", \"Move if boolean condition false\"],\n",
    "            \"MOVGEZ.p\": [\"RRR\", \"Move if greater than or equal to zero\"],\n",
    "            \"MOVLTZ.p\": [\"RRR\", \"Move if less than zero\"],\n",
    "            \"MOVNEZ.p\": [\"RRR\", \"Move if not equal to zero\"],\n",
    "            \"MOVT.p\": [\"RRR\", \"Move if boolean condition true\"],\n",
    "            \"MSUB.p\": [\"RRR\", \"Multiply-subtract\"],\n",
    "            \"MUL.p\": [\"RRR\", \"Multiply\"],\n",
    "            \"NEG.p\": [\"RRR\", \"Negate\"],\n",
    "            \"NEXP01.p\": [\"RRR\", \"Narrow exponent\"],\n",
    "            \"OEQ.p\": [\"RRR\", \"Compare equal\"],\n",
    "            \"OLE.p\": [\"RRR\", \"Compare less than or equal\"],\n",
    "            \"OLT.p\": [\"RRR\", \"Compare less than\"],\n",
    "            \"RECIP0.p\": [\"RRR\", \"Reciprocal initial step\"],\n",
    "            \"RFR\": [\"RRR\", \"Read floating-point register (FR to AR)\"],\n",
    "            \"ROUND.p\": [\"RRR\", \"Floating-point to signed integer conversion with round to nearest\"],\n",
    "            \"RSQRT0.p\": [\"RRR\", \"Reciprocal square root initial step\"],\n",
    "            \"RUR.FCR\": [\"RRR\", \"Read floating-point control register (to AR)\"],\n",
    "            \"RUR.FSR\": [\"RRR\", \"Read floating-point status register (to AR)\"],\n",
    "            \"SQRT0.p\": [\"RRR\", \"Square root initial step\"],\n",
    "            \"SSI\": [\"RRI8\", \"Store immediate\"],\n",
    "            \"SSIP\": [\"RRI8\", \"Store immidiate with base post-increment\"],\n",
    "            \"SSX\": [\"RRR\", \"Store indexed\"],\n",
    "            \"SSXP\": [\"RRR\", \"Store indexed with base post-increment\"],\n",
    "            \"SUB.p\": [\"RRR\", \"Subtract\"],\n",
    "            \"TRUNC.p\": [\"RRR\", \"Floating-point to signed integer conversion with round to 0\"],\n",
    "            \"UEQ.p\": [\"RRR\", \"Compare unordered or equal\"],\n",
    "            \"UFLOAT.p\": [\"RRR\", \"Unsigned integer to floating-point conversion (current rounding mode\"],\n",
    "            \"ULE.p\": [\"RRR\", \"Compare unordered or less than or equal\"],\n",
    "            \"ULT.p\": [\"RRR\", \"Compare unordered or less than\"],\n",
    "            \"UN.p\": [\"RRR\", \"Compare unordered\"],\n",
    "            \"UTRUNC.p\": [\"RRR\", \"Floating-point to unsigned integer conversion with round to 0\"],\n",
    "            \"WFR\": [\"RRR\", \"Write floating-point register (AR to FR)\"],\n",
    "            \"RUR.FCR\": [\"RRR\", \"Write floating-point control register\"],\n",
    "            \"RUR.FSR\": [\"RRR\", \"Write floating-point status register\"],\n",
    "            # double precision only\n",
    "            \"CVTD.S\": [\"RRR\", \"Convert single-precision to double-precision\"],\n",
    "            \"CVTS.D\": [\"RRR\", \"Convert double-precision to single-precision\"],\n",
    "            \"RFRD\": [\"RRR\", \"Read floating-point register upper (FR to AR)\"],\n",
    "        }\n",
    "\n",
    "        self.expansions = {\n",
    "            \"p\": { \"S\": 0b1010, \"D\":0b1111 } \n",
    "        }\n",
    "\n",
    "class ESPS3ExtensionOption(InstructionSetOption):\n",
    "    def __init__(self):\n",
    "        super().__init__(\"esp32s3_extension\")\n",
    "        self.registers = {\n",
    "            \"Q0\": [0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],\n",
    "            \"Q1\": [0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],\n",
    "            \"Q2\": [0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],\n",
    "            \"Q3\": [0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],\n",
    "            \"Q4\": [0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],\n",
    "            \"Q5\": [0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],\n",
    "            \"Q6\": [0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],\n",
    "            \"Q7\": [0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],\n",
    "            \"q0\": \"Q0\",\n",
    "            \"q1\": \"Q1\",\n",
    "            \"q2\": \"Q2\",\n",
    "            \"q3\": \"Q3\",\n",
    "            \"q4\": \"Q4\",\n",
    "            \"q5\": \"Q5\",\n",
    "            \"q6\": \"Q6\",\n",
    "            \"q7\": \"Q7\",\n",
    "            \"SAR_BYTE\": [0],\n",
    "            \"ACCX\": [0,0,0,0,0],\n",
    "            \"QACC_H\": [0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],\n",
    "            \"QACC_L\": [0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],\n",
    "            \"FFT_BIT_WIDTH\": [0],\n",
    "            \"UA_STATE\": [0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],\n",
    "        }\n",
    "\n",
    "        self.instructions = {\n",
    "            \"LD.QR\": [\"\",\"Load 16-byte data to QR\"],\n",
    "            \"EE.VLD.128.p\": [\"\", \"Read the 16-byte data, then add a value to the access address.\"],\n",
    "            \"EE.VLD.hl.64.p\": [\"\", \"Read the 8-byte data, then add a value to the access address\"],\n",
    "            \"EE.VLDBC.n32.q\": [],\n",
    "            \"EE.VLDHBC.16.INCP\": [],\n",
    "            \"EE.LDF.m.p\": [],\n",
    "            \"EE.LD.128.USAR.p\": [],\n",
    "            \"EE.LDQA.usn16.128.p\": [],\n",
    "            \"EE.LD.QACC_hl.z.IP\": [],\n",
    "            \"EE.LD.ACCX.IP\": [],\n",
    "            \"EE.LD.UA_STATE.IP\": [],\n",
    "            \"EE.LDXQ.32\": [],\n",
    "            \"ST.QR\": [],\n",
    "            \"EE.VST.128.p\": [],\n",
    "            \"EE.VST.hl.64.p\": [],\n",
    "            \"EE.STF.m.p\": [],\n",
    "            \"EE.ST.QACC_hl.z.IP\": [],\n",
    "            \"EE.ST.ACCX.IP\": [],\n",
    "            \"EE.ST.UA_STATE.IP\": [],\n",
    "            \"EE.STXQ.32\": [],\n",
    "            \"MV.QR\": [],\n",
    "            \"EE.MOVI.32.A\": [],\n",
    "            \"EE.MOVI.32.Q\": [],\n",
    "            \"EE.VZIP.n32\": [],\n",
    "            \"EE.VUNZIP.n32\": [],\n",
    "            \"EE.ZERO.Q\": [],\n",
    "            \"EE.ZERO.QACC\": [],\n",
    "            \"EE.ZERO.ACCX\": [],\n",
    "            \"EE.MOV.usn16.QACC\": [],\n",
    "            \"EE.VADDS.Sn32.w1\": [],\n",
    "            \"EE.VSUBS.Sn32.w1\": [],\n",
    "            \"EE.VMUL.usn16.w1\": [],\n",
    "            \"EE.CMUL.S16.w1\": [],\n",
    "            \"EE.VMULAS.usn16.ACCX.w2\": [],\n",
    "            \"EE.VMULAS.usn16.QACC.w3\": [],\n",
    "            \"EE.VMULAS.usn16.ACCX.w2.QUP\": [],\n",
    "            \"EE.VMULAS.usn16.QACC.w3.QUP\": [],\n",
    "            \"EE.SMULAS.Sn16.QACC.w4\": [],\n",
    "            \"EE.SRCMB.Sn16.QACC\": [],\n",
    "            \"EE.SRS.ACCX\": [],\n",
    "            \"EE.VRELU.Sn8\": [],\n",
    "            \"EE.VPRELU.Sn16\": [],\n",
    "            \"EE.VMAX.Sn32.w1\": [],\n",
    "            \"EE.VMIN.Sn32.w1\": [],\n",
    "            \"EE.VCMP.ee.Sn32\": [],\n",
    "            \"EE.ORQ\": [],\n",
    "            \"EE.XORQ\": [],\n",
    "            \"EE.ANDQ\": [],\n",
    "            \"EE.NOTQ\": [],\n",
    "            \"EE.SRC.Q\": [],\n",
    "            \"EE.SRC.Q.QUP\": [],\n",
    "            \"EE.SRC.Q.LD.p\": [],\n",
    "            \"EE.SLCI.2Q\": [],\n",
    "            \"EE.SLCXXP.2Q\": [],\n",
    "            \"EE.SRCI.2Q\": [],\n",
    "            \"EE.SRCXXP.2Q\": [],\n",
    "            \"EE.SRCQ.128.ST.INCP\": [],\n",
    "            \"EE.VSR.32\": [],\n",
    "            \"EE.VSL.32\": [],\n",
    "            \"EE.FFT.R2BF.S16\": [],\n",
    "            \"EE.FFT.R2BF.S16.ST.INCP\": [],\n",
    "            \"EE.FFT.CMUL.S16.w5\": [],\n",
    "            \"EE.BITREV\": [],\n",
    "            \"EE.FFT.AMS.S16.w6\": [],\n",
    "            \"EE.FFT.VST.R32.DECP\": [],\n",
    "            \"EE.WR_MASK_GPIO_OUT\": [],\n",
    "            \"EE.SET_BIT_GPIO_OUT\": [],\n",
    "            \"EE.CLR_BIT_GPIO_OUT\": [],\n",
    "            \"EE.GET_GPIO_IN\": [],\n",
    "        }\n",
    "\n",
    "        self.expansions = {\n",
    "            \"p\": { \"IP\": 1, \"XP\":2 },\n",
    "            \"q\": { \"\": 0, \"IP\": 1, \"XP\": 2 },\n",
    "            \"n16\": { \"8\": 3, \"16\": 4 },\n",
    "            \"n32\": { \"8\": 3, \"16\": 4, \"32\": 5 },\n",
    "            \"m\": { \"64\": 0, \"128\": 1 },\n",
    "            \"us\": { \"U\": 0x0000, \"S\": 0x0001 },\n",
    "            \"hl\": { \"H\": 0b0000, \"L\": 0b0001 },\n",
    "            \"z\": {\"H.32\": 0, \"L.128\":1 },\n",
    "            \"w1\": { \"\": 0, \"LD.INCP\": 1, \"ST.INCP\": 0 },\n",
    "            \"w2\": { \"\": 0, \"LD.IP\": 1, \"LD.XP\": 2},\n",
    "            \"w3\": { \"\": 0, \"LD.IP\": 1, \"LD.XP\": 2, \"LDBC.INCP\":3},\n",
    "            \"w4\": { \"\": 0, \"LD.INCP\": 1},\n",
    "            \"w5\": { \"LD.XP\": 0, \"ST.XP\": 1 },\n",
    "            \"w6\": { \"LD.INCP.UAUP\":0, \"LD.INCP\": 1, \"LD.R32.DECP\": 2, \"ST.INCP\": 3 },\n",
    "            \"ee\": { \"EQ\": 0, \"LT\": 1, \"GT\": 2 },\n",
    "        }\n",
    "        \n",
    "core = CoreInstructionSet()\n",
    "core.extend(MAC16Option())\n",
    "core.extend(WindowedRegisterOption())\n",
    "\n",
    "instruction = core.find_instruction(\"L16SI\")\n",
    "print(instruction.template)\n",
    "\n",
    "instruction = Instruction.parse(core, \"BBCI a2, 24, my_label\")\n",
    "core.find_register(\"PC\").uint = 128\n",
    "core.find_register(\"AR3\").uint = 1024\n",
    "core.find_register(\"AR12\").uint = 13\n",
    "core.find_register(\"AR0\").uint = 132\n",
    "\n",
    "print(\"AR0\", core.find_register(\"AR0\").uint)\n",
    "print(\"AR3\", core.find_register(\"AR3\").uint)\n",
    "\n",
    "core.find_register(\"PS.CALLINC\").uint = 2\n",
    "core.options[\"windowed_register\"]._entry(256, 3)\n",
    "core.find_register(\"AR2\").uint = 21\n",
    "\n",
    "print(\"AR0 = 21?\", core.find_register(\"AR0\"))\n",
    "print(\"AR3 = 768?\", core.find_register(\"AR3\"))\n",
    "print(\"AR4 = 13?\", core.find_register(\"AR4\"))\n",
    "\n",
    "core.options[\"windowed_register\"]._retw()\n",
    "print(\"AR0 = 132?\", core.find_register(\"AR0\").uint)\n",
    "print(\"AR3 = 1024?\", core.find_register(\"AR3\").uint)\n",
    "print(\"AR10 = 21?\", core.find_register(\"AR10\").uint)\n",
    "print(\"AR12 = 13?\", core.find_register(\"AR12\").uint)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "bd8c9b7f-002d-4fd4-a2f3-57c117faa50c",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.12"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
