
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1407.848 ; gain = 80.039 ; free physical = 390 ; free virtual = 6388
Command: link_design -top design_1_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/non_stop_ETC/non_stop_ETC.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/non_stop_ETC/non_stop_ETC.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/non_stop_ETC/non_stop_ETC.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/non_stop_ETC/non_stop_ETC.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/non_stop_ETC/non_stop_ETC.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2214.273 ; gain = 535.594 ; free physical = 321 ; free virtual = 6114
Finished Parsing XDC File [/home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/non_stop_ETC/non_stop_ETC.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/non_stop_ETC/non_stop_ETC.srcs/constrs_1/new/IO.xdc]
Finished Parsing XDC File [/home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/non_stop_ETC/non_stop_ETC.srcs/constrs_1/new/IO.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2214.273 ; gain = 0.000 ; free physical = 322 ; free virtual = 6115
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2214.273 ; gain = 806.426 ; free physical = 321 ; free virtual = 6115
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2278.305 ; gain = 64.031 ; free physical = 309 ; free virtual = 6104

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 20fe1ef05

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2278.305 ; gain = 0.000 ; free physical = 309 ; free virtual = 6103

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c429764f

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2327.289 ; gain = 0.000 ; free physical = 248 ; free virtual = 6043
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1c429764f

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2327.289 ; gain = 0.000 ; free physical = 248 ; free virtual = 6043
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 19895188f

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2327.289 ; gain = 0.000 ; free physical = 248 ; free virtual = 6043
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0_BUFG_inst to drive 0 load(s) on clock net design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 25e073ab7

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2327.289 ; gain = 0.000 ; free physical = 248 ; free virtual = 6043
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1ee0cafcf

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2327.289 ; gain = 0.000 ; free physical = 248 ; free virtual = 6042
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1abfbe8fd

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2327.289 ; gain = 0.000 ; free physical = 248 ; free virtual = 6042
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2327.289 ; gain = 0.000 ; free physical = 248 ; free virtual = 6042
Ending Logic Optimization Task | Checksum: 2184b4e8e

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2327.289 ; gain = 0.000 ; free physical = 248 ; free virtual = 6042

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2184b4e8e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2327.289 ; gain = 0.000 ; free physical = 243 ; free virtual = 6042

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2184b4e8e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2327.289 ; gain = 0.000 ; free physical = 243 ; free virtual = 6042

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2327.289 ; gain = 0.000 ; free physical = 243 ; free virtual = 6042
Ending Netlist Obfuscation Task | Checksum: 2184b4e8e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2327.289 ; gain = 0.000 ; free physical = 243 ; free virtual = 6042
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2327.289 ; gain = 0.000 ; free physical = 243 ; free virtual = 6042
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2327.289 ; gain = 0.000 ; free physical = 240 ; free virtual = 6041
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2327.289 ; gain = 0.000 ; free physical = 230 ; free virtual = 6035
INFO: [Common 17-1381] The checkpoint '/home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/non_stop_ETC/non_stop_ETC.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/non_stop_ETC/non_stop_ETC.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2407.328 ; gain = 0.000 ; free physical = 232 ; free virtual = 6028
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18b087314

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2407.328 ; gain = 0.000 ; free physical = 232 ; free virtual = 6028
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2407.328 ; gain = 0.000 ; free physical = 232 ; free virtual = 6028

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f4f1f1df

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2407.328 ; gain = 0.000 ; free physical = 221 ; free virtual = 6016

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19cab03b3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2407.328 ; gain = 0.000 ; free physical = 235 ; free virtual = 6030

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19cab03b3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2407.328 ; gain = 0.000 ; free physical = 235 ; free virtual = 6030
Phase 1 Placer Initialization | Checksum: 19cab03b3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2407.328 ; gain = 0.000 ; free physical = 235 ; free virtual = 6030

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1cf96448c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2407.328 ; gain = 0.000 ; free physical = 232 ; free virtual = 6027

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2407.328 ; gain = 0.000 ; free physical = 215 ; free virtual = 6010

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1b5a6ae12

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2407.328 ; gain = 0.000 ; free physical = 215 ; free virtual = 6010
Phase 2 Global Placement | Checksum: 1578a9b27

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2407.328 ; gain = 0.000 ; free physical = 214 ; free virtual = 6009

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1578a9b27

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2407.328 ; gain = 0.000 ; free physical = 214 ; free virtual = 6009

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f0dfe6ef

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2407.328 ; gain = 0.000 ; free physical = 215 ; free virtual = 6010

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1158bd040

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2407.328 ; gain = 0.000 ; free physical = 215 ; free virtual = 6010

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 959d6a33

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2407.328 ; gain = 0.000 ; free physical = 215 ; free virtual = 6010

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 10b81610d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2407.328 ; gain = 0.000 ; free physical = 212 ; free virtual = 6007

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 141f8209c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2407.328 ; gain = 0.000 ; free physical = 212 ; free virtual = 6007

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1c1d9c297

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2407.328 ; gain = 0.000 ; free physical = 212 ; free virtual = 6007
Phase 3 Detail Placement | Checksum: 1c1d9c297

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2407.328 ; gain = 0.000 ; free physical = 212 ; free virtual = 6007

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 24541d17a

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 24541d17a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2407.328 ; gain = 0.000 ; free physical = 213 ; free virtual = 6008
INFO: [Place 30-746] Post Placement Timing Summary WNS=96.126. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 22210aa81

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2407.328 ; gain = 0.000 ; free physical = 213 ; free virtual = 6008
Phase 4.1 Post Commit Optimization | Checksum: 22210aa81

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2407.328 ; gain = 0.000 ; free physical = 213 ; free virtual = 6008

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 22210aa81

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2407.328 ; gain = 0.000 ; free physical = 213 ; free virtual = 6008

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 22210aa81

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2407.328 ; gain = 0.000 ; free physical = 213 ; free virtual = 6008

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2407.328 ; gain = 0.000 ; free physical = 213 ; free virtual = 6008
Phase 4.4 Final Placement Cleanup | Checksum: 1a83019a9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2407.328 ; gain = 0.000 ; free physical = 213 ; free virtual = 6008
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a83019a9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2407.328 ; gain = 0.000 ; free physical = 213 ; free virtual = 6008
Ending Placer Task | Checksum: f3c189c6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2407.328 ; gain = 0.000 ; free physical = 226 ; free virtual = 6021
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2407.328 ; gain = 0.000 ; free physical = 226 ; free virtual = 6021
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2407.328 ; gain = 0.000 ; free physical = 226 ; free virtual = 6021
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2407.328 ; gain = 0.000 ; free physical = 228 ; free virtual = 6024
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2407.328 ; gain = 0.000 ; free physical = 222 ; free virtual = 6024
INFO: [Common 17-1381] The checkpoint '/home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/non_stop_ETC/non_stop_ETC.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2407.328 ; gain = 0.000 ; free physical = 212 ; free virtual = 6013
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2407.328 ; gain = 0.000 ; free physical = 220 ; free virtual = 6020
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: bc98b2ce ConstDB: 0 ShapeSum: 3728d6f8 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d3442167

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 2457.465 ; gain = 50.137 ; free physical = 146 ; free virtual = 5886
Post Restoration Checksum: NetGraph: 690a909b NumContArr: 6a3990cc Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d3442167

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 2482.461 ; gain = 75.133 ; free physical = 124 ; free virtual = 5853

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d3442167

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 2513.461 ; gain = 106.133 ; free physical = 131 ; free virtual = 5821

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d3442167

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 2513.461 ; gain = 106.133 ; free physical = 131 ; free virtual = 5821
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: b597bae8

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 2527.516 ; gain = 120.188 ; free physical = 125 ; free virtual = 5811
INFO: [Route 35-416] Intermediate Timing Summary | WNS=96.079 | TNS=0.000  | WHS=-0.158 | THS=-3.836 |

Phase 2 Router Initialization | Checksum: d92e3906

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 2527.516 ; gain = 120.188 ; free physical = 124 ; free virtual = 5811

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: b6c5b437

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 2530.219 ; gain = 122.891 ; free physical = 126 ; free virtual = 5813

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=95.216 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1fb966ec0

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 2530.219 ; gain = 122.891 ; free physical = 124 ; free virtual = 5812

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=95.216 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1c2acf2f9

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 2530.219 ; gain = 122.891 ; free physical = 124 ; free virtual = 5812
Phase 4 Rip-up And Reroute | Checksum: 1c2acf2f9

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 2530.219 ; gain = 122.891 ; free physical = 124 ; free virtual = 5812

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1c2acf2f9

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 2530.219 ; gain = 122.891 ; free physical = 124 ; free virtual = 5812

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c2acf2f9

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 2530.219 ; gain = 122.891 ; free physical = 124 ; free virtual = 5812
Phase 5 Delay and Skew Optimization | Checksum: 1c2acf2f9

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 2530.219 ; gain = 122.891 ; free physical = 124 ; free virtual = 5812

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 216de9715

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 2530.219 ; gain = 122.891 ; free physical = 123 ; free virtual = 5810
INFO: [Route 35-416] Intermediate Timing Summary | WNS=95.370 | TNS=0.000  | WHS=0.133  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 216de9715

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 2530.219 ; gain = 122.891 ; free physical = 122 ; free virtual = 5810
Phase 6 Post Hold Fix | Checksum: 216de9715

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 2530.219 ; gain = 122.891 ; free physical = 122 ; free virtual = 5810

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0587139 %
  Global Horizontal Routing Utilization  = 0.0798682 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 216de9715

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 2530.219 ; gain = 122.891 ; free physical = 122 ; free virtual = 5810

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 216de9715

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 2530.219 ; gain = 122.891 ; free physical = 121 ; free virtual = 5809

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 24c6fc2d5

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 2530.219 ; gain = 122.891 ; free physical = 121 ; free virtual = 5809

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=95.370 | TNS=0.000  | WHS=0.133  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 24c6fc2d5

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 2530.219 ; gain = 122.891 ; free physical = 121 ; free virtual = 5809
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 2530.219 ; gain = 122.891 ; free physical = 155 ; free virtual = 5843

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 2530.219 ; gain = 122.891 ; free physical = 155 ; free virtual = 5843
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2530.219 ; gain = 0.000 ; free physical = 155 ; free virtual = 5843
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2530.219 ; gain = 0.000 ; free physical = 150 ; free virtual = 5840
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2530.219 ; gain = 0.000 ; free physical = 147 ; free virtual = 5841
INFO: [Common 17-1381] The checkpoint '/home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/non_stop_ETC/non_stop_ETC.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/non_stop_ETC/non_stop_ETC.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/non_stop_ETC/non_stop_ETC.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
88 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/push_data_DUT/data_reg[7]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/push_data_DUT/data_reg[7]_i_2/O, cell design_1_i/top_0/inst/push_data_DUT/data_reg[7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/uart_fifo_transmitter/read_fifo_transmitter_reg_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/uart_fifo_transmitter/read_fifo_transmitter_reg_i_2/O, cell design_1_i/top_0/inst/uart_fifo_transmitter/read_fifo_transmitter_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_0/inst/uart_fifo_transmitter/write_fifo_receiver_reg_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_0/inst/uart_fifo_transmitter/write_fifo_receiver_reg_i_2/O, cell design_1_i/top_0/inst/uart_fifo_transmitter/write_fifo_receiver_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 2879.605 ; gain = 229.293 ; free physical = 474 ; free virtual = 5838
INFO: [Common 17-206] Exiting Vivado at Sat Jun 25 15:08:30 2022...
